
FunctionGeneratorCortexM4_SW_V1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00012b2c  080001e0  080001e0  000101e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000014b8  08012d10  08012d10  00022d10  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080141c8  080141c8  00031e80  2**0
                  CONTENTS
  4 .ARM          00000000  080141c8  080141c8  00031e80  2**0
                  CONTENTS
  5 .preinit_array 00000000  080141c8  080141c8  00031e80  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080141c8  080141c8  000241c8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080141cc  080141cc  000241cc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00001e80  20000000  080141d0  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000ad4  20001e80  08016050  00031e80  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20002954  08016050  00032954  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00031e80  2**0
                  CONTENTS, READONLY
 12 .debug_info   00045cf5  00000000  00000000  00031eb0  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000079a2  00000000  00000000  00077ba5  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00002260  00000000  00000000  0007f548  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001e18  00000000  00000000  000817a8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00035341  00000000  00000000  000835c0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0002eeec  00000000  00000000  000b8901  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    001267c9  00000000  00000000  000e77ed  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0020dfb6  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000096f8  00000000  00000000  0020e034  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	; (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	; (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20001e80 	.word	0x20001e80
 80001fc:	00000000 	.word	0x00000000
 8000200:	08012cf4 	.word	0x08012cf4

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	; (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	; (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	; (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	20001e84 	.word	0x20001e84
 800021c:	08012cf4 	.word	0x08012cf4

08000220 <strlen>:
 8000220:	4603      	mov	r3, r0
 8000222:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000226:	2a00      	cmp	r2, #0
 8000228:	d1fb      	bne.n	8000222 <strlen+0x2>
 800022a:	1a18      	subs	r0, r3, r0
 800022c:	3801      	subs	r0, #1
 800022e:	4770      	bx	lr

08000230 <memchr>:
 8000230:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000234:	2a10      	cmp	r2, #16
 8000236:	db2b      	blt.n	8000290 <memchr+0x60>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	d008      	beq.n	8000250 <memchr+0x20>
 800023e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000242:	3a01      	subs	r2, #1
 8000244:	428b      	cmp	r3, r1
 8000246:	d02d      	beq.n	80002a4 <memchr+0x74>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	b342      	cbz	r2, 80002a0 <memchr+0x70>
 800024e:	d1f6      	bne.n	800023e <memchr+0xe>
 8000250:	b4f0      	push	{r4, r5, r6, r7}
 8000252:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000256:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800025a:	f022 0407 	bic.w	r4, r2, #7
 800025e:	f07f 0700 	mvns.w	r7, #0
 8000262:	2300      	movs	r3, #0
 8000264:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000268:	3c08      	subs	r4, #8
 800026a:	ea85 0501 	eor.w	r5, r5, r1
 800026e:	ea86 0601 	eor.w	r6, r6, r1
 8000272:	fa85 f547 	uadd8	r5, r5, r7
 8000276:	faa3 f587 	sel	r5, r3, r7
 800027a:	fa86 f647 	uadd8	r6, r6, r7
 800027e:	faa5 f687 	sel	r6, r5, r7
 8000282:	b98e      	cbnz	r6, 80002a8 <memchr+0x78>
 8000284:	d1ee      	bne.n	8000264 <memchr+0x34>
 8000286:	bcf0      	pop	{r4, r5, r6, r7}
 8000288:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800028c:	f002 0207 	and.w	r2, r2, #7
 8000290:	b132      	cbz	r2, 80002a0 <memchr+0x70>
 8000292:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000296:	3a01      	subs	r2, #1
 8000298:	ea83 0301 	eor.w	r3, r3, r1
 800029c:	b113      	cbz	r3, 80002a4 <memchr+0x74>
 800029e:	d1f8      	bne.n	8000292 <memchr+0x62>
 80002a0:	2000      	movs	r0, #0
 80002a2:	4770      	bx	lr
 80002a4:	3801      	subs	r0, #1
 80002a6:	4770      	bx	lr
 80002a8:	2d00      	cmp	r5, #0
 80002aa:	bf06      	itte	eq
 80002ac:	4635      	moveq	r5, r6
 80002ae:	3803      	subeq	r0, #3
 80002b0:	3807      	subne	r0, #7
 80002b2:	f015 0f01 	tst.w	r5, #1
 80002b6:	d107      	bne.n	80002c8 <memchr+0x98>
 80002b8:	3001      	adds	r0, #1
 80002ba:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002be:	bf02      	ittt	eq
 80002c0:	3001      	addeq	r0, #1
 80002c2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002c6:	3001      	addeq	r0, #1
 80002c8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ca:	3801      	subs	r0, #1
 80002cc:	4770      	bx	lr
 80002ce:	bf00      	nop

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	; 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800040e:	f1a4 0401 	sub.w	r4, r4, #1
 8000412:	d1e9      	bne.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_d2uiz>:
 8000bf8:	004a      	lsls	r2, r1, #1
 8000bfa:	d211      	bcs.n	8000c20 <__aeabi_d2uiz+0x28>
 8000bfc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000c00:	d211      	bcs.n	8000c26 <__aeabi_d2uiz+0x2e>
 8000c02:	d50d      	bpl.n	8000c20 <__aeabi_d2uiz+0x28>
 8000c04:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000c08:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c0c:	d40e      	bmi.n	8000c2c <__aeabi_d2uiz+0x34>
 8000c0e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c12:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000c16:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c1a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c1e:	4770      	bx	lr
 8000c20:	f04f 0000 	mov.w	r0, #0
 8000c24:	4770      	bx	lr
 8000c26:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c2a:	d102      	bne.n	8000c32 <__aeabi_d2uiz+0x3a>
 8000c2c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000c30:	4770      	bx	lr
 8000c32:	f04f 0000 	mov.w	r0, #0
 8000c36:	4770      	bx	lr

08000c38 <__aeabi_d2f>:
 8000c38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c3c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c40:	bf24      	itt	cs
 8000c42:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c46:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c4a:	d90d      	bls.n	8000c68 <__aeabi_d2f+0x30>
 8000c4c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c50:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c54:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c58:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c5c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c60:	bf08      	it	eq
 8000c62:	f020 0001 	biceq.w	r0, r0, #1
 8000c66:	4770      	bx	lr
 8000c68:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c6c:	d121      	bne.n	8000cb2 <__aeabi_d2f+0x7a>
 8000c6e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c72:	bfbc      	itt	lt
 8000c74:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c78:	4770      	bxlt	lr
 8000c7a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c7e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c82:	f1c2 0218 	rsb	r2, r2, #24
 8000c86:	f1c2 0c20 	rsb	ip, r2, #32
 8000c8a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c8e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c92:	bf18      	it	ne
 8000c94:	f040 0001 	orrne.w	r0, r0, #1
 8000c98:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c9c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000ca0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000ca4:	ea40 000c 	orr.w	r0, r0, ip
 8000ca8:	fa23 f302 	lsr.w	r3, r3, r2
 8000cac:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000cb0:	e7cc      	b.n	8000c4c <__aeabi_d2f+0x14>
 8000cb2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000cb6:	d107      	bne.n	8000cc8 <__aeabi_d2f+0x90>
 8000cb8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cbc:	bf1e      	ittt	ne
 8000cbe:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000cc2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000cc6:	4770      	bxne	lr
 8000cc8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000ccc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000cd0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cd4:	4770      	bx	lr
 8000cd6:	bf00      	nop

08000cd8 <BiasMenu_DrawMenu>:
 *	@param None
 *	@retval None
 *
 */
void BiasMenu_DrawMenu(eBiasMenu_Status pMenu)
{
 8000cd8:	b580      	push	{r7, lr}
 8000cda:	b082      	sub	sp, #8
 8000cdc:	af00      	add	r7, sp, #0
 8000cde:	4603      	mov	r3, r0
 8000ce0:	71fb      	strb	r3, [r7, #7]
	switch(pMenu)
 8000ce2:	79fb      	ldrb	r3, [r7, #7]
 8000ce4:	2b01      	cmp	r3, #1
 8000ce6:	d000      	beq.n	8000cea <BiasMenu_DrawMenu+0x12>
		case ENABLE_BIAS_MENU:
			BiasMenu_DrawMainMenu();
			break;

		default:
			break;
 8000ce8:	e002      	b.n	8000cf0 <BiasMenu_DrawMenu+0x18>
			BiasMenu_DrawMainMenu();
 8000cea:	f000 f805 	bl	8000cf8 <BiasMenu_DrawMainMenu>
			break;
 8000cee:	bf00      	nop

	}
}
 8000cf0:	bf00      	nop
 8000cf2:	3708      	adds	r7, #8
 8000cf4:	46bd      	mov	sp, r7
 8000cf6:	bd80      	pop	{r7, pc}

08000cf8 <BiasMenu_DrawMainMenu>:
 *	@param None
 *	@retval None
 *
 */
void BiasMenu_DrawMainMenu()
{
 8000cf8:	b580      	push	{r7, lr}
 8000cfa:	b082      	sub	sp, #8
 8000cfc:	af02      	add	r7, sp, #8
	ILI9341_Draw_Text("OUT->BIAS", 	10, 10, BREADTRAIL_FGCOLOUR, 2, BREADTRAIL_BGCOLOUR);
 8000cfe:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000d02:	9301      	str	r3, [sp, #4]
 8000d04:	2302      	movs	r3, #2
 8000d06:	9300      	str	r3, [sp, #0]
 8000d08:	2300      	movs	r3, #0
 8000d0a:	220a      	movs	r2, #10
 8000d0c:	210a      	movs	r1, #10
 8000d0e:	4804      	ldr	r0, [pc, #16]	; (8000d20 <BiasMenu_DrawMainMenu+0x28>)
 8000d10:	f00d f9e4 	bl	800e0dc <ILI9341_Draw_Text>

	DM_DisplayFormattedOutput();
 8000d14:	f000 f92e 	bl	8000f74 <DM_DisplayFormattedOutput>

}
 8000d18:	bf00      	nop
 8000d1a:	46bd      	mov	sp, r7
 8000d1c:	bd80      	pop	{r7, pc}
 8000d1e:	bf00      	nop
 8000d20:	08012d10 	.word	0x08012d10

08000d24 <DM_Init>:
 *	@param None
 *	@retval None
 *
 */
void DM_Init()
{
 8000d24:	b580      	push	{r7, lr}
 8000d26:	af00      	add	r7, sp, #0
	  ILI9341_Init();
 8000d28:	f00d fa19 	bl	800e15e <ILI9341_Init>
	  ILI9341_Set_Rotation(SCREEN_HORIZONTAL_2);
 8000d2c:	2003      	movs	r0, #3
 8000d2e:	f00d fe6f 	bl	800ea10 <ILI9341_Set_Rotation>
	  ILI9341_Fill_Screen(WHITE);
 8000d32:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8000d36:	f00d fc51 	bl	800e5dc <ILI9341_Fill_Screen>

}
 8000d3a:	bf00      	nop
 8000d3c:	bd80      	pop	{r7, pc}
	...

08000d40 <DM_PostInit>:
 *	@param None
 *	@retval None
 *
 */
void DM_PostInit()
{
 8000d40:	b580      	push	{r7, lr}
 8000d42:	b082      	sub	sp, #8
 8000d44:	af02      	add	r7, sp, #8

	ILI9341_Draw_Text("Initialising", 10, 10, NORMAL_TEXT_FGCOLOUR, 1, NORMAL_TEXT_BGCOLOUR);
 8000d46:	2300      	movs	r3, #0
 8000d48:	9301      	str	r3, [sp, #4]
 8000d4a:	2301      	movs	r3, #1
 8000d4c:	9300      	str	r3, [sp, #0]
 8000d4e:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8000d52:	220a      	movs	r2, #10
 8000d54:	210a      	movs	r1, #10
 8000d56:	4807      	ldr	r0, [pc, #28]	; (8000d74 <DM_PostInit+0x34>)
 8000d58:	f00d f9c0 	bl	800e0dc <ILI9341_Draw_Text>
	HAL_Delay(500);
 8000d5c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000d60:	f007 f954 	bl	800800c <HAL_Delay>

	DM_RefreshScreen();
 8000d64:	f000 fbc6 	bl	80014f4 <DM_RefreshScreen>

	#ifdef SWV_DEBUG_ENABLED
		  printf("Init Completed\n");
 8000d68:	4803      	ldr	r0, [pc, #12]	; (8000d78 <DM_PostInit+0x38>)
 8000d6a:	f00e fd53 	bl	800f814 <puts>
	#endif


}
 8000d6e:	bf00      	nop
 8000d70:	46bd      	mov	sp, r7
 8000d72:	bd80      	pop	{r7, pc}
 8000d74:	08012d1c 	.word	0x08012d1c
 8000d78:	08012d2c 	.word	0x08012d2c

08000d7c <DM_UpdateDisplay>:
 *	@param None
 *	@retval None
 *
 */
void DM_UpdateDisplay()
{
 8000d7c:	b580      	push	{r7, lr}
 8000d7e:	b09c      	sub	sp, #112	; 0x70
 8000d80:	af02      	add	r7, sp, #8
	/*
	 * 	Top level menu
	 */
	if(ToplevelMenu_getStatus())
 8000d82:	f003 fffb 	bl	8004d7c <ToplevelMenu_getStatus>
 8000d86:	4603      	mov	r3, r0
 8000d88:	2b00      	cmp	r3, #0
 8000d8a:	d018      	beq.n	8000dbe <DM_UpdateDisplay+0x42>
	{

		#ifdef SWV_DEBUG_ENABLED
			  printf("FuncMenu_DrawMenu\n");
 8000d8c:	4870      	ldr	r0, [pc, #448]	; (8000f50 <DM_UpdateDisplay+0x1d4>)
 8000d8e:	f00e fd41 	bl	800f814 <puts>
		#endif

		switch(ToplevelMenu_getStatus())
 8000d92:	f003 fff3 	bl	8004d7c <ToplevelMenu_getStatus>
 8000d96:	4603      	mov	r3, r0
 8000d98:	2b02      	cmp	r3, #2
 8000d9a:	d008      	beq.n	8000dae <DM_UpdateDisplay+0x32>
 8000d9c:	2b03      	cmp	r3, #3
 8000d9e:	d00a      	beq.n	8000db6 <DM_UpdateDisplay+0x3a>
 8000da0:	2b01      	cmp	r3, #1
 8000da2:	d000      	beq.n	8000da6 <DM_UpdateDisplay+0x2a>

				ToplevelMenu_DrawMenu(ENABLE_TOPLEVEL_INPUT_MENU);
				break;

			default:
				break;
 8000da4:	e089      	b.n	8000eba <DM_UpdateDisplay+0x13e>
				ToplevelMenu_DrawMenu(ENABLE_TOPLEVEL_MAIN_MENU);
 8000da6:	2001      	movs	r0, #1
 8000da8:	f002 fe8e 	bl	8003ac8 <ToplevelMenu_DrawMenu>
				break;
 8000dac:	e085      	b.n	8000eba <DM_UpdateDisplay+0x13e>
				ToplevelMenu_DrawMenu(ENABLE_TOPLEVEL_OUTPUT_MENU);
 8000dae:	2002      	movs	r0, #2
 8000db0:	f002 fe8a 	bl	8003ac8 <ToplevelMenu_DrawMenu>
				break;
 8000db4:	e081      	b.n	8000eba <DM_UpdateDisplay+0x13e>
				ToplevelMenu_DrawMenu(ENABLE_TOPLEVEL_INPUT_MENU);
 8000db6:	2003      	movs	r0, #3
 8000db8:	f002 fe86 	bl	8003ac8 <ToplevelMenu_DrawMenu>
				break;
 8000dbc:	e07d      	b.n	8000eba <DM_UpdateDisplay+0x13e>
	}

	/*
	 * 	Function menus
	 */
	else if(FuncMenu_getStatus())		//  != DISABLE_FUNC_MENU
 8000dbe:	f003 fd75 	bl	80048ac <FuncMenu_getStatus>
 8000dc2:	4603      	mov	r3, r0
 8000dc4:	2b00      	cmp	r3, #0
 8000dc6:	d018      	beq.n	8000dfa <DM_UpdateDisplay+0x7e>
	{

		#ifdef SWV_DEBUG_ENABLED
			  printf("FuncMenu_DrawMenu\n");
 8000dc8:	4861      	ldr	r0, [pc, #388]	; (8000f50 <DM_UpdateDisplay+0x1d4>)
 8000dca:	f00e fd23 	bl	800f814 <puts>
		#endif

		switch(FuncMenu_getStatus())
 8000dce:	f003 fd6d 	bl	80048ac <FuncMenu_getStatus>
 8000dd2:	4603      	mov	r3, r0
 8000dd4:	2b02      	cmp	r3, #2
 8000dd6:	d008      	beq.n	8000dea <DM_UpdateDisplay+0x6e>
 8000dd8:	2b03      	cmp	r3, #3
 8000dda:	d00a      	beq.n	8000df2 <DM_UpdateDisplay+0x76>
 8000ddc:	2b01      	cmp	r3, #1
 8000dde:	d000      	beq.n	8000de2 <DM_UpdateDisplay+0x66>
				FuncMenu_DrawMenu(ENABLE_FUNC_SYNC_MENU);

				break;

			default:
				break;
 8000de0:	e06b      	b.n	8000eba <DM_UpdateDisplay+0x13e>
				FuncMenu_DrawMenu(ENABLE_FUNC_MAIN_MENU);
 8000de2:	2001      	movs	r0, #1
 8000de4:	f002 f934 	bl	8003050 <FuncMenu_DrawMenu>
				break;
 8000de8:	e067      	b.n	8000eba <DM_UpdateDisplay+0x13e>
				FuncMenu_DrawMenu(ENABLE_FUNC_SIGNAL_MENU);
 8000dea:	2002      	movs	r0, #2
 8000dec:	f002 f930 	bl	8003050 <FuncMenu_DrawMenu>
				break;
 8000df0:	e063      	b.n	8000eba <DM_UpdateDisplay+0x13e>
				FuncMenu_DrawMenu(ENABLE_FUNC_SYNC_MENU);
 8000df2:	2003      	movs	r0, #3
 8000df4:	f002 f92c 	bl	8003050 <FuncMenu_DrawMenu>
				break;
 8000df8:	e05f      	b.n	8000eba <DM_UpdateDisplay+0x13e>

	}
	/*
	 * 	Gain menus
	 */
	else if(GainMenu_getStatus())		//  != DISABLE_GAIN_MENU
 8000dfa:	f003 fea1 	bl	8004b40 <GainMenu_getStatus>
 8000dfe:	4603      	mov	r3, r0
 8000e00:	2b00      	cmp	r3, #0
 8000e02:	d018      	beq.n	8000e36 <DM_UpdateDisplay+0xba>
	{

		#ifdef SWV_DEBUG_ENABLED
			  printf("GainMenu_DrawMenu\n");
 8000e04:	4853      	ldr	r0, [pc, #332]	; (8000f54 <DM_UpdateDisplay+0x1d8>)
 8000e06:	f00e fd05 	bl	800f814 <puts>
		#endif

		switch(GainMenu_getStatus())
 8000e0a:	f003 fe99 	bl	8004b40 <GainMenu_getStatus>
 8000e0e:	4603      	mov	r3, r0
 8000e10:	2b02      	cmp	r3, #2
 8000e12:	d008      	beq.n	8000e26 <DM_UpdateDisplay+0xaa>
 8000e14:	2b03      	cmp	r3, #3
 8000e16:	d00a      	beq.n	8000e2e <DM_UpdateDisplay+0xb2>
 8000e18:	2b01      	cmp	r3, #1
 8000e1a:	d000      	beq.n	8000e1e <DM_UpdateDisplay+0xa2>
				GainMenu_DrawMenu(ENABLE_GAIN_SYNC_MENU);

				break;

			default:
				break;
 8000e1c:	e04d      	b.n	8000eba <DM_UpdateDisplay+0x13e>
				GainMenu_DrawMenu(ENABLE_GAIN_MAIN_MENU);
 8000e1e:	2001      	movs	r0, #1
 8000e20:	f002 fdc4 	bl	80039ac <GainMenu_DrawMenu>
				break;
 8000e24:	e049      	b.n	8000eba <DM_UpdateDisplay+0x13e>
				GainMenu_DrawMenu(ENABLE_GAIN_SIGNAL_MENU);
 8000e26:	2002      	movs	r0, #2
 8000e28:	f002 fdc0 	bl	80039ac <GainMenu_DrawMenu>
				break;
 8000e2c:	e045      	b.n	8000eba <DM_UpdateDisplay+0x13e>
				GainMenu_DrawMenu(ENABLE_GAIN_SYNC_MENU);
 8000e2e:	2003      	movs	r0, #3
 8000e30:	f002 fdbc 	bl	80039ac <GainMenu_DrawMenu>
				break;
 8000e34:	e041      	b.n	8000eba <DM_UpdateDisplay+0x13e>
	}

	/*
	 * 	 Frequency menus
	 */
	else if(FreqMenu_getStatus())		//  != DISABLE_FREQ_MENU
 8000e36:	f003 fd2d 	bl	8004894 <FreqMenu_getStatus>
 8000e3a:	4603      	mov	r3, r0
 8000e3c:	2b00      	cmp	r3, #0
 8000e3e:	d023      	beq.n	8000e88 <DM_UpdateDisplay+0x10c>
	{

		#ifdef SWV_DEBUG_ENABLED
			  printf("FreqMenu_DrawMenu\n");
 8000e40:	4845      	ldr	r0, [pc, #276]	; (8000f58 <DM_UpdateDisplay+0x1dc>)
 8000e42:	f00e fce7 	bl	800f814 <puts>
		#endif

		//ILI9341_Draw_Text("FREQUENCY MENU", 	30, 10, WHITE, 3, BLACK);

		switch(FreqMenu_getStatus())
 8000e46:	f003 fd25 	bl	8004894 <FreqMenu_getStatus>
 8000e4a:	4603      	mov	r3, r0
 8000e4c:	3b01      	subs	r3, #1
 8000e4e:	2b03      	cmp	r3, #3
 8000e50:	d832      	bhi.n	8000eb8 <DM_UpdateDisplay+0x13c>
 8000e52:	a201      	add	r2, pc, #4	; (adr r2, 8000e58 <DM_UpdateDisplay+0xdc>)
 8000e54:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000e58:	08000e69 	.word	0x08000e69
 8000e5c:	08000e71 	.word	0x08000e71
 8000e60:	08000e79 	.word	0x08000e79
 8000e64:	08000e81 	.word	0x08000e81
		{
			case ENABLE_FREQ_MAIN_MENU:

				FreqMenu_DrawMenu(ENABLE_FREQ_MAIN_MENU);
 8000e68:	2001      	movs	r0, #1
 8000e6a:	f000 fb9b 	bl	80015a4 <FreqMenu_DrawMenu>

				break;
 8000e6e:	e024      	b.n	8000eba <DM_UpdateDisplay+0x13e>

			case ENABLE_FREQ_PRESET_MENU:

				FreqMenu_DrawMenu(ENABLE_FREQ_PRESET_MENU);
 8000e70:	2002      	movs	r0, #2
 8000e72:	f000 fb97 	bl	80015a4 <FreqMenu_DrawMenu>
				break;
 8000e76:	e020      	b.n	8000eba <DM_UpdateDisplay+0x13e>

			case ENABLE_FREQ_ADJUST_MENU:


				FreqMenu_DrawMenu(ENABLE_FREQ_ADJUST_MENU);
 8000e78:	2003      	movs	r0, #3
 8000e7a:	f000 fb93 	bl	80015a4 <FreqMenu_DrawMenu>

				break;
 8000e7e:	e01c      	b.n	8000eba <DM_UpdateDisplay+0x13e>

			case ENABLE_FREQ_SWEEP_MENU:

				FreqMenu_DrawMenu(ENABLE_FREQ_SWEEP_MENU);
 8000e80:	2004      	movs	r0, #4
 8000e82:	f000 fb8f 	bl	80015a4 <FreqMenu_DrawMenu>
				break;
 8000e86:	e018      	b.n	8000eba <DM_UpdateDisplay+0x13e>
	}

	/*
	 * 	Bias menu
	 */
	else if(BiasMenu_getStatus())		//  != DISABLE_BIAS_MENU
 8000e88:	f002 fed8 	bl	8003c3c <BiasMenu_getStatus>
 8000e8c:	4603      	mov	r3, r0
 8000e8e:	2b00      	cmp	r3, #0
 8000e90:	d006      	beq.n	8000ea0 <DM_UpdateDisplay+0x124>
	{

		#ifdef SWV_DEBUG_ENABLED
			  printf("BiasMenu_DrawMenu\n");
 8000e92:	4832      	ldr	r0, [pc, #200]	; (8000f5c <DM_UpdateDisplay+0x1e0>)
 8000e94:	f00e fcbe 	bl	800f814 <puts>
		#endif

		BiasMenu_DrawMenu(ENABLE_BIAS_MENU);
 8000e98:	2001      	movs	r0, #1
 8000e9a:	f7ff ff1d 	bl	8000cd8 <BiasMenu_DrawMenu>
 8000e9e:	e00c      	b.n	8000eba <DM_UpdateDisplay+0x13e>
	/*
	 * 		Error
	 */
	else
	{
		ILI9341_Draw_Text("DisplayManager: no menu status set!", 10, 50, ERR_FGCOLOUR, 1, ERR_BGCOLOUR);
 8000ea0:	f64d 03c3 	movw	r3, #55491	; 0xd8c3
 8000ea4:	9301      	str	r3, [sp, #4]
 8000ea6:	2301      	movs	r3, #1
 8000ea8:	9300      	str	r3, [sp, #0]
 8000eaa:	2300      	movs	r3, #0
 8000eac:	2232      	movs	r2, #50	; 0x32
 8000eae:	210a      	movs	r1, #10
 8000eb0:	482b      	ldr	r0, [pc, #172]	; (8000f60 <DM_UpdateDisplay+0x1e4>)
 8000eb2:	f00d f913 	bl	800e0dc <ILI9341_Draw_Text>
 8000eb6:	e000      	b.n	8000eba <DM_UpdateDisplay+0x13e>
				break;
 8000eb8:	bf00      	nop
	 * 	Debug messages
	 */

	//TODO
	#ifdef ENCODER_DEBUG
		char tim5_text[50] = "";
 8000eba:	2300      	movs	r3, #0
 8000ebc:	637b      	str	r3, [r7, #52]	; 0x34
 8000ebe:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8000ec2:	222e      	movs	r2, #46	; 0x2e
 8000ec4:	2100      	movs	r1, #0
 8000ec6:	4618      	mov	r0, r3
 8000ec8:	f00d ffe4 	bl	800ee94 <memset>
		snprintf(tim5_text, sizeof(tim5_text), "OFFSET: %5lu", BO_GetOutputBias());
 8000ecc:	f004 f986 	bl	80051dc <BO_GetOutputBias>
 8000ed0:	4603      	mov	r3, r0
 8000ed2:	f107 0034 	add.w	r0, r7, #52	; 0x34
 8000ed6:	4a23      	ldr	r2, [pc, #140]	; (8000f64 <DM_UpdateDisplay+0x1e8>)
 8000ed8:	2132      	movs	r1, #50	; 0x32
 8000eda:	f00e fca3 	bl	800f824 <sniprintf>
		ILI9341_Draw_Text(tim5_text, 100, 180, ERR_FGCOLOUR, 1, ERR_BGCOLOUR);
 8000ede:	f107 0034 	add.w	r0, r7, #52	; 0x34
 8000ee2:	f64d 03c3 	movw	r3, #55491	; 0xd8c3
 8000ee6:	9301      	str	r3, [sp, #4]
 8000ee8:	2301      	movs	r3, #1
 8000eea:	9300      	str	r3, [sp, #0]
 8000eec:	2300      	movs	r3, #0
 8000eee:	22b4      	movs	r2, #180	; 0xb4
 8000ef0:	2164      	movs	r1, #100	; 0x64
 8000ef2:	f00d f8f3 	bl	800e0dc <ILI9341_Draw_Text>

		char encoder_value[50] = "";
 8000ef6:	2300      	movs	r3, #0
 8000ef8:	603b      	str	r3, [r7, #0]
 8000efa:	1d3b      	adds	r3, r7, #4
 8000efc:	222e      	movs	r2, #46	; 0x2e
 8000efe:	2100      	movs	r1, #0
 8000f00:	4618      	mov	r0, r3
 8000f02:	f00d ffc7 	bl	800ee94 <memset>
		snprintf(encoder_value, sizeof(encoder_value), "ENCODER: %5lu", ENCODER_TIMER->CNT);
 8000f06:	4b18      	ldr	r3, [pc, #96]	; (8000f68 <DM_UpdateDisplay+0x1ec>)
 8000f08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000f0a:	4638      	mov	r0, r7
 8000f0c:	4a17      	ldr	r2, [pc, #92]	; (8000f6c <DM_UpdateDisplay+0x1f0>)
 8000f0e:	2132      	movs	r1, #50	; 0x32
 8000f10:	f00e fc88 	bl	800f824 <sniprintf>
		ILI9341_Draw_Text(encoder_value, 100, 190, ERR_FGCOLOUR, 1, ERR_BGCOLOUR);
 8000f14:	4638      	mov	r0, r7
 8000f16:	f64d 03c3 	movw	r3, #55491	; 0xd8c3
 8000f1a:	9301      	str	r3, [sp, #4]
 8000f1c:	2301      	movs	r3, #1
 8000f1e:	9300      	str	r3, [sp, #0]
 8000f20:	2300      	movs	r3, #0
 8000f22:	22be      	movs	r2, #190	; 0xbe
 8000f24:	2164      	movs	r1, #100	; 0x64
 8000f26:	f00d f8d9 	bl	800e0dc <ILI9341_Draw_Text>
	#endif //ENCODER_DEBUG

	if(*ErrorDebugMsg)
 8000f2a:	4b11      	ldr	r3, [pc, #68]	; (8000f70 <DM_UpdateDisplay+0x1f4>)
 8000f2c:	781b      	ldrb	r3, [r3, #0]
 8000f2e:	2b00      	cmp	r3, #0
 8000f30:	d00a      	beq.n	8000f48 <DM_UpdateDisplay+0x1cc>
		ILI9341_Draw_Text(ErrorDebugMsg, 10, 190, ERR_FGCOLOUR, 1, ERR_BGCOLOUR);
 8000f32:	f64d 03c3 	movw	r3, #55491	; 0xd8c3
 8000f36:	9301      	str	r3, [sp, #4]
 8000f38:	2301      	movs	r3, #1
 8000f3a:	9300      	str	r3, [sp, #0]
 8000f3c:	2300      	movs	r3, #0
 8000f3e:	22be      	movs	r2, #190	; 0xbe
 8000f40:	210a      	movs	r1, #10
 8000f42:	480b      	ldr	r0, [pc, #44]	; (8000f70 <DM_UpdateDisplay+0x1f4>)
 8000f44:	f00d f8ca 	bl	800e0dc <ILI9341_Draw_Text>

}
 8000f48:	bf00      	nop
 8000f4a:	3768      	adds	r7, #104	; 0x68
 8000f4c:	46bd      	mov	sp, r7
 8000f4e:	bd80      	pop	{r7, pc}
 8000f50:	08012d3c 	.word	0x08012d3c
 8000f54:	08012d50 	.word	0x08012d50
 8000f58:	08012d64 	.word	0x08012d64
 8000f5c:	08012d78 	.word	0x08012d78
 8000f60:	08012d8c 	.word	0x08012d8c
 8000f64:	08012db0 	.word	0x08012db0
 8000f68:	40012c00 	.word	0x40012c00
 8000f6c:	08012dc0 	.word	0x08012dc0
 8000f70:	20001e9c 	.word	0x20001e9c

08000f74 <DM_DisplayFormattedOutput>:
 *	@param None
 *	@retval None
 *
 */
void DM_DisplayFormattedOutput()
{
 8000f74:	b590      	push	{r4, r7, lr}
 8000f76:	b09f      	sub	sp, #124	; 0x7c
 8000f78:	af04      	add	r7, sp, #16
	uint8_t text_size = 2;
 8000f7a:	2302      	movs	r3, #2
 8000f7c:	f887 3063 	strb.w	r3, [r7, #99]	; 0x63

	char out_hertz[15] = "";
 8000f80:	2300      	movs	r3, #0
 8000f82:	63fb      	str	r3, [r7, #60]	; 0x3c
 8000f84:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8000f88:	2200      	movs	r2, #0
 8000f8a:	601a      	str	r2, [r3, #0]
 8000f8c:	605a      	str	r2, [r3, #4]
 8000f8e:	f8c3 2007 	str.w	r2, [r3, #7]
	uint8_t out_hertz_x = 140;
 8000f92:	238c      	movs	r3, #140	; 0x8c
 8000f94:	f887 3062 	strb.w	r3, [r7, #98]	; 0x62
	uint8_t out_hertz_y = 40;
 8000f98:	2328      	movs	r3, #40	; 0x28
 8000f9a:	f887 3061 	strb.w	r3, [r7, #97]	; 0x61

	char out_vpp[18] = "";
 8000f9e:	2300      	movs	r3, #0
 8000fa0:	62bb      	str	r3, [r7, #40]	; 0x28
 8000fa2:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000fa6:	2200      	movs	r2, #0
 8000fa8:	601a      	str	r2, [r3, #0]
 8000faa:	605a      	str	r2, [r3, #4]
 8000fac:	609a      	str	r2, [r3, #8]
 8000fae:	819a      	strh	r2, [r3, #12]
	uint8_t out_vpp_x = 175;
 8000fb0:	23af      	movs	r3, #175	; 0xaf
 8000fb2:	f887 3060 	strb.w	r3, [r7, #96]	; 0x60
	uint8_t out_vpp_y = 70;
 8000fb6:	2346      	movs	r3, #70	; 0x46
 8000fb8:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

	char out_decibels[20] = "";
 8000fbc:	2300      	movs	r3, #0
 8000fbe:	617b      	str	r3, [r7, #20]
 8000fc0:	f107 0318 	add.w	r3, r7, #24
 8000fc4:	2200      	movs	r2, #0
 8000fc6:	601a      	str	r2, [r3, #0]
 8000fc8:	605a      	str	r2, [r3, #4]
 8000fca:	609a      	str	r2, [r3, #8]
 8000fcc:	60da      	str	r2, [r3, #12]
	uint8_t out_decibels_x = 138;
 8000fce:	238a      	movs	r3, #138	; 0x8a
 8000fd0:	f887 305e 	strb.w	r3, [r7, #94]	; 0x5e
	uint8_t out_decibels_y = 100;
 8000fd4:	2364      	movs	r3, #100	; 0x64
 8000fd6:	f887 305d 	strb.w	r3, [r7, #93]	; 0x5d


	float volts_per_thou = 0.00075;
 8000fda:	4bc4      	ldr	r3, [pc, #784]	; (80012ec <DM_DisplayFormattedOutput+0x378>)
 8000fdc:	65bb      	str	r3, [r7, #88]	; 0x58
	char out_dcvolts[12] = "";
 8000fde:	2300      	movs	r3, #0
 8000fe0:	60bb      	str	r3, [r7, #8]
 8000fe2:	f107 030c 	add.w	r3, r7, #12
 8000fe6:	2200      	movs	r2, #0
 8000fe8:	601a      	str	r2, [r3, #0]
 8000fea:	605a      	str	r2, [r3, #4]
	uint8_t out_dcvolts_x = 161;
 8000fec:	23a1      	movs	r3, #161	; 0xa1
 8000fee:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	uint8_t out_dcvolts_y = 130;
 8000ff2:	2382      	movs	r3, #130	; 0x82
 8000ff4:	f887 3056 	strb.w	r3, [r7, #86]	; 0x56

	ILI9341_Draw_Text(" FREQ   ....", 3, out_hertz_y , NORMAL_TEXT_FGCOLOUR, text_size, NORMAL_TEXT_BGCOLOUR);
 8000ff8:	f897 3061 	ldrb.w	r3, [r7, #97]	; 0x61
 8000ffc:	b299      	uxth	r1, r3
 8000ffe:	f897 3063 	ldrb.w	r3, [r7, #99]	; 0x63
 8001002:	b29b      	uxth	r3, r3
 8001004:	2200      	movs	r2, #0
 8001006:	9201      	str	r2, [sp, #4]
 8001008:	9300      	str	r3, [sp, #0]
 800100a:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800100e:	460a      	mov	r2, r1
 8001010:	2103      	movs	r1, #3
 8001012:	48b7      	ldr	r0, [pc, #732]	; (80012f0 <DM_DisplayFormattedOutput+0x37c>)
 8001014:	f00d f862 	bl	800e0dc <ILI9341_Draw_Text>
	ILI9341_Draw_Text(" VPP    ....", 3, out_vpp_y, NORMAL_TEXT_FGCOLOUR, text_size, NORMAL_TEXT_BGCOLOUR);
 8001018:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800101c:	b299      	uxth	r1, r3
 800101e:	f897 3063 	ldrb.w	r3, [r7, #99]	; 0x63
 8001022:	b29b      	uxth	r3, r3
 8001024:	2200      	movs	r2, #0
 8001026:	9201      	str	r2, [sp, #4]
 8001028:	9300      	str	r3, [sp, #0]
 800102a:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800102e:	460a      	mov	r2, r1
 8001030:	2103      	movs	r1, #3
 8001032:	48b0      	ldr	r0, [pc, #704]	; (80012f4 <DM_DisplayFormattedOutput+0x380>)
 8001034:	f00d f852 	bl	800e0dc <ILI9341_Draw_Text>
	ILI9341_Draw_Text(" GAIN   ....", 3, out_decibels_y, NORMAL_TEXT_FGCOLOUR, text_size, NORMAL_TEXT_BGCOLOUR);
 8001038:	f897 305d 	ldrb.w	r3, [r7, #93]	; 0x5d
 800103c:	b299      	uxth	r1, r3
 800103e:	f897 3063 	ldrb.w	r3, [r7, #99]	; 0x63
 8001042:	b29b      	uxth	r3, r3
 8001044:	2200      	movs	r2, #0
 8001046:	9201      	str	r2, [sp, #4]
 8001048:	9300      	str	r3, [sp, #0]
 800104a:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800104e:	460a      	mov	r2, r1
 8001050:	2103      	movs	r1, #3
 8001052:	48a9      	ldr	r0, [pc, #676]	; (80012f8 <DM_DisplayFormattedOutput+0x384>)
 8001054:	f00d f842 	bl	800e0dc <ILI9341_Draw_Text>
	ILI9341_Draw_Text(" OFFSET ....", 3, out_dcvolts_y, NORMAL_TEXT_FGCOLOUR, text_size, NORMAL_TEXT_BGCOLOUR);
 8001058:	f897 3056 	ldrb.w	r3, [r7, #86]	; 0x56
 800105c:	b299      	uxth	r1, r3
 800105e:	f897 3063 	ldrb.w	r3, [r7, #99]	; 0x63
 8001062:	b29b      	uxth	r3, r3
 8001064:	2200      	movs	r2, #0
 8001066:	9201      	str	r2, [sp, #4]
 8001068:	9300      	str	r3, [sp, #0]
 800106a:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800106e:	460a      	mov	r2, r1
 8001070:	2103      	movs	r1, #3
 8001072:	48a2      	ldr	r0, [pc, #648]	; (80012fc <DM_DisplayFormattedOutput+0x388>)
 8001074:	f00d f832 	bl	800e0dc <ILI9341_Draw_Text>

	// display output in hertz
	snprintf(out_hertz, sizeof(out_hertz), " %4.2f   Hz ", SM_GetOutputInHertz());
 8001078:	f005 f80c 	bl	8006094 <SM_GetOutputInHertz>
 800107c:	ee10 3a10 	vmov	r3, s0
 8001080:	4618      	mov	r0, r3
 8001082:	f7ff fa89 	bl	8000598 <__aeabi_f2d>
 8001086:	4603      	mov	r3, r0
 8001088:	460c      	mov	r4, r1
 800108a:	f107 003c 	add.w	r0, r7, #60	; 0x3c
 800108e:	e9cd 3400 	strd	r3, r4, [sp]
 8001092:	4a9b      	ldr	r2, [pc, #620]	; (8001300 <DM_DisplayFormattedOutput+0x38c>)
 8001094:	210f      	movs	r1, #15
 8001096:	f00e fbc5 	bl	800f824 <sniprintf>
	ILI9341_Draw_Text(out_hertz, out_hertz_x, out_hertz_y, NORMAL_TEXT_FGCOLOUR, text_size, NORMAL_TEXT_BGCOLOUR);
 800109a:	f897 3062 	ldrb.w	r3, [r7, #98]	; 0x62
 800109e:	b299      	uxth	r1, r3
 80010a0:	f897 3061 	ldrb.w	r3, [r7, #97]	; 0x61
 80010a4:	b29c      	uxth	r4, r3
 80010a6:	f897 3063 	ldrb.w	r3, [r7, #99]	; 0x63
 80010aa:	b29b      	uxth	r3, r3
 80010ac:	f107 003c 	add.w	r0, r7, #60	; 0x3c
 80010b0:	2200      	movs	r2, #0
 80010b2:	9201      	str	r2, [sp, #4]
 80010b4:	9300      	str	r3, [sp, #0]
 80010b6:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80010ba:	4622      	mov	r2, r4
 80010bc:	f00d f80e 	bl	800e0dc <ILI9341_Draw_Text>

	// display output in volts peak-to-peak and decibels
	AmplitudeProfile_t* pTmpVppPreset = SM_GetOutputChannel(SIGNAL_CHANNEL)->amp_profile;
 80010c0:	2000      	movs	r0, #0
 80010c2:	f004 fe3f 	bl	8005d44 <SM_GetOutputChannel>
 80010c6:	4603      	mov	r3, r0
 80010c8:	f8d3 31ec 	ldr.w	r3, [r3, #492]	; 0x1ec
 80010cc:	653b      	str	r3, [r7, #80]	; 0x50

	if(pTmpVppPreset)
 80010ce:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80010d0:	2b00      	cmp	r3, #0
 80010d2:	d01d      	beq.n	8001110 <DM_DisplayFormattedOutput+0x19c>
	{
		snprintf(out_vpp, sizeof(out_vpp), " %2.2f   V ", pTmpVppPreset->amp_value);
 80010d4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80010d6:	685b      	ldr	r3, [r3, #4]
 80010d8:	4618      	mov	r0, r3
 80010da:	f7ff fa5d 	bl	8000598 <__aeabi_f2d>
 80010de:	4603      	mov	r3, r0
 80010e0:	460c      	mov	r4, r1
 80010e2:	f107 0028 	add.w	r0, r7, #40	; 0x28
 80010e6:	e9cd 3400 	strd	r3, r4, [sp]
 80010ea:	4a86      	ldr	r2, [pc, #536]	; (8001304 <DM_DisplayFormattedOutput+0x390>)
 80010ec:	2112      	movs	r1, #18
 80010ee:	f00e fb99 	bl	800f824 <sniprintf>
		snprintf(out_decibels, sizeof(out_decibels), " %+7.2f ", pTmpVppPreset->gain_decibels);
 80010f2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80010f4:	68db      	ldr	r3, [r3, #12]
 80010f6:	4618      	mov	r0, r3
 80010f8:	f7ff fa4e 	bl	8000598 <__aeabi_f2d>
 80010fc:	4603      	mov	r3, r0
 80010fe:	460c      	mov	r4, r1
 8001100:	f107 0014 	add.w	r0, r7, #20
 8001104:	e9cd 3400 	strd	r3, r4, [sp]
 8001108:	4a7f      	ldr	r2, [pc, #508]	; (8001308 <DM_DisplayFormattedOutput+0x394>)
 800110a:	2114      	movs	r1, #20
 800110c:	f00e fb8a 	bl	800f824 <sniprintf>
	}
	ILI9341_Draw_Text(out_vpp, out_vpp_x, out_vpp_y, NORMAL_TEXT_FGCOLOUR, text_size, NORMAL_TEXT_BGCOLOUR);
 8001110:	f897 3060 	ldrb.w	r3, [r7, #96]	; 0x60
 8001114:	b299      	uxth	r1, r3
 8001116:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800111a:	b29c      	uxth	r4, r3
 800111c:	f897 3063 	ldrb.w	r3, [r7, #99]	; 0x63
 8001120:	b29b      	uxth	r3, r3
 8001122:	f107 0028 	add.w	r0, r7, #40	; 0x28
 8001126:	2200      	movs	r2, #0
 8001128:	9201      	str	r2, [sp, #4]
 800112a:	9300      	str	r3, [sp, #0]
 800112c:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001130:	4622      	mov	r2, r4
 8001132:	f00c ffd3 	bl	800e0dc <ILI9341_Draw_Text>
	ILI9341_Draw_Text(out_decibels, out_decibels_x, out_decibels_y, NORMAL_TEXT_FGCOLOUR, text_size, NORMAL_TEXT_BGCOLOUR);
 8001136:	f897 305e 	ldrb.w	r3, [r7, #94]	; 0x5e
 800113a:	b299      	uxth	r1, r3
 800113c:	f897 305d 	ldrb.w	r3, [r7, #93]	; 0x5d
 8001140:	b29c      	uxth	r4, r3
 8001142:	f897 3063 	ldrb.w	r3, [r7, #99]	; 0x63
 8001146:	b29b      	uxth	r3, r3
 8001148:	f107 0014 	add.w	r0, r7, #20
 800114c:	2200      	movs	r2, #0
 800114e:	9201      	str	r2, [sp, #4]
 8001150:	9300      	str	r3, [sp, #0]
 8001152:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001156:	4622      	mov	r2, r4
 8001158:	f00c ffc0 	bl	800e0dc <ILI9341_Draw_Text>
	ILI9341_Draw_Text("dBmV", out_decibels_x + 128, out_decibels_y, NORMAL_TEXT_FGCOLOUR, text_size, NORMAL_TEXT_BGCOLOUR);
 800115c:	f897 305e 	ldrb.w	r3, [r7, #94]	; 0x5e
 8001160:	b29b      	uxth	r3, r3
 8001162:	3380      	adds	r3, #128	; 0x80
 8001164:	b299      	uxth	r1, r3
 8001166:	f897 305d 	ldrb.w	r3, [r7, #93]	; 0x5d
 800116a:	b298      	uxth	r0, r3
 800116c:	f897 3063 	ldrb.w	r3, [r7, #99]	; 0x63
 8001170:	b29b      	uxth	r3, r3
 8001172:	2200      	movs	r2, #0
 8001174:	9201      	str	r2, [sp, #4]
 8001176:	9300      	str	r3, [sp, #0]
 8001178:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800117c:	4602      	mov	r2, r0
 800117e:	4863      	ldr	r0, [pc, #396]	; (800130c <DM_DisplayFormattedOutput+0x398>)
 8001180:	f00c ffac 	bl	800e0dc <ILI9341_Draw_Text>


	// display output bias in +/- Volts
	float dc_volts;
	(BO_GetOutputBias() == 0) ? (dc_volts = 0) : (dc_volts = volts_per_thou * (float)BO_GetOutputBias());
 8001184:	f004 f82a 	bl	80051dc <BO_GetOutputBias>
 8001188:	4603      	mov	r3, r0
 800118a:	2b00      	cmp	r3, #0
 800118c:	d103      	bne.n	8001196 <DM_DisplayFormattedOutput+0x222>
 800118e:	f04f 0300 	mov.w	r3, #0
 8001192:	667b      	str	r3, [r7, #100]	; 0x64
 8001194:	e00b      	b.n	80011ae <DM_DisplayFormattedOutput+0x23a>
 8001196:	f004 f821 	bl	80051dc <BO_GetOutputBias>
 800119a:	ee07 0a90 	vmov	s15, r0
 800119e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80011a2:	ed97 7a16 	vldr	s14, [r7, #88]	; 0x58
 80011a6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80011aa:	edc7 7a19 	vstr	s15, [r7, #100]	; 0x64

	snprintf(out_dcvolts, sizeof(out_dcvolts), "%05.2f   v ", dc_volts);
 80011ae:	6e78      	ldr	r0, [r7, #100]	; 0x64
 80011b0:	f7ff f9f2 	bl	8000598 <__aeabi_f2d>
 80011b4:	4603      	mov	r3, r0
 80011b6:	460c      	mov	r4, r1
 80011b8:	f107 0008 	add.w	r0, r7, #8
 80011bc:	e9cd 3400 	strd	r3, r4, [sp]
 80011c0:	4a53      	ldr	r2, [pc, #332]	; (8001310 <DM_DisplayFormattedOutput+0x39c>)
 80011c2:	210c      	movs	r1, #12
 80011c4:	f00e fb2e 	bl	800f824 <sniprintf>
	if(BO_GetBiasPolarity())
 80011c8:	f003 ffa8 	bl	800511c <BO_GetBiasPolarity>
 80011cc:	4603      	mov	r3, r0
 80011ce:	2b00      	cmp	r3, #0
 80011d0:	d022      	beq.n	8001218 <DM_DisplayFormattedOutput+0x2a4>
	{
		char symbol[3] = "+\0";
 80011d2:	4a50      	ldr	r2, [pc, #320]	; (8001314 <DM_DisplayFormattedOutput+0x3a0>)
 80011d4:	1d3b      	adds	r3, r7, #4
 80011d6:	6812      	ldr	r2, [r2, #0]
 80011d8:	4611      	mov	r1, r2
 80011da:	8019      	strh	r1, [r3, #0]
 80011dc:	3302      	adds	r3, #2
 80011de:	0c12      	lsrs	r2, r2, #16
 80011e0:	701a      	strb	r2, [r3, #0]
		ILI9341_Draw_Text(strcat(symbol, out_dcvolts), out_dcvolts_x, out_dcvolts_y, NORMAL_TEXT_FGCOLOUR, text_size, NORMAL_TEXT_BGCOLOUR);
 80011e2:	f107 0208 	add.w	r2, r7, #8
 80011e6:	1d3b      	adds	r3, r7, #4
 80011e8:	4611      	mov	r1, r2
 80011ea:	4618      	mov	r0, r3
 80011ec:	f00e fb4e 	bl	800f88c <strcat>
 80011f0:	4604      	mov	r4, r0
 80011f2:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80011f6:	b299      	uxth	r1, r3
 80011f8:	f897 3056 	ldrb.w	r3, [r7, #86]	; 0x56
 80011fc:	b298      	uxth	r0, r3
 80011fe:	f897 3063 	ldrb.w	r3, [r7, #99]	; 0x63
 8001202:	b29b      	uxth	r3, r3
 8001204:	2200      	movs	r2, #0
 8001206:	9201      	str	r2, [sp, #4]
 8001208:	9300      	str	r3, [sp, #0]
 800120a:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800120e:	4602      	mov	r2, r0
 8001210:	4620      	mov	r0, r4
 8001212:	f00c ff63 	bl	800e0dc <ILI9341_Draw_Text>
 8001216:	e021      	b.n	800125c <DM_DisplayFormattedOutput+0x2e8>
	}
	else
	{
		char symbol[3] = "-\0";
 8001218:	4a3f      	ldr	r2, [pc, #252]	; (8001318 <DM_DisplayFormattedOutput+0x3a4>)
 800121a:	463b      	mov	r3, r7
 800121c:	6812      	ldr	r2, [r2, #0]
 800121e:	4611      	mov	r1, r2
 8001220:	8019      	strh	r1, [r3, #0]
 8001222:	3302      	adds	r3, #2
 8001224:	0c12      	lsrs	r2, r2, #16
 8001226:	701a      	strb	r2, [r3, #0]
		ILI9341_Draw_Text(strcat(symbol, out_dcvolts), out_dcvolts_x, out_dcvolts_y, NORMAL_TEXT_FGCOLOUR, text_size, NORMAL_TEXT_BGCOLOUR);
 8001228:	f107 0208 	add.w	r2, r7, #8
 800122c:	463b      	mov	r3, r7
 800122e:	4611      	mov	r1, r2
 8001230:	4618      	mov	r0, r3
 8001232:	f00e fb2b 	bl	800f88c <strcat>
 8001236:	4604      	mov	r4, r0
 8001238:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800123c:	b299      	uxth	r1, r3
 800123e:	f897 3056 	ldrb.w	r3, [r7, #86]	; 0x56
 8001242:	b298      	uxth	r0, r3
 8001244:	f897 3063 	ldrb.w	r3, [r7, #99]	; 0x63
 8001248:	b29b      	uxth	r3, r3
 800124a:	2200      	movs	r2, #0
 800124c:	9201      	str	r2, [sp, #4]
 800124e:	9300      	str	r3, [sp, #0]
 8001250:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001254:	4602      	mov	r2, r0
 8001256:	4620      	mov	r0, r4
 8001258:	f00c ff40 	bl	800e0dc <ILI9341_Draw_Text>
	}

	ILI9341_Draw_Text(" OUT:", 3, 170, NORMAL_TEXT_FGCOLOUR, text_size, NORMAL_TEXT_BGCOLOUR);
 800125c:	f897 3063 	ldrb.w	r3, [r7, #99]	; 0x63
 8001260:	b29b      	uxth	r3, r3
 8001262:	2200      	movs	r2, #0
 8001264:	9201      	str	r2, [sp, #4]
 8001266:	9300      	str	r3, [sp, #0]
 8001268:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800126c:	22aa      	movs	r2, #170	; 0xaa
 800126e:	2103      	movs	r1, #3
 8001270:	482a      	ldr	r0, [pc, #168]	; (800131c <DM_DisplayFormattedOutput+0x3a8>)
 8001272:	f00c ff33 	bl	800e0dc <ILI9341_Draw_Text>
	eOutput_mode signal_output_func = SM_GetOutputChannel(SIGNAL_CHANNEL)->func_profile->func;
 8001276:	2000      	movs	r0, #0
 8001278:	f004 fd64 	bl	8005d44 <SM_GetOutputChannel>
 800127c:	4603      	mov	r3, r0
 800127e:	f8d3 31e8 	ldr.w	r3, [r3, #488]	; 0x1e8
 8001282:	781b      	ldrb	r3, [r3, #0]
 8001284:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
	switch(signal_output_func)
 8001288:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 800128c:	2b06      	cmp	r3, #6
 800128e:	f200 8091 	bhi.w	80013b4 <DM_DisplayFormattedOutput+0x440>
 8001292:	a201      	add	r2, pc, #4	; (adr r2, 8001298 <DM_DisplayFormattedOutput+0x324>)
 8001294:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001298:	080012b5 	.word	0x080012b5
 800129c:	080012d1 	.word	0x080012d1
 80012a0:	08001329 	.word	0x08001329
 80012a4:	08001345 	.word	0x08001345
 80012a8:	08001361 	.word	0x08001361
 80012ac:	0800137d 	.word	0x0800137d
 80012b0:	08001399 	.word	0x08001399
	{
		case SINE_FUNC_MODE:

			ILI9341_Draw_Wave(80, 140, 3, SIGNAL_OUTPUT_ICON, 100, sineicon_data_table_1300, SINEICON_DATA_SIZE);
 80012b4:	233c      	movs	r3, #60	; 0x3c
 80012b6:	9302      	str	r3, [sp, #8]
 80012b8:	4b19      	ldr	r3, [pc, #100]	; (8001320 <DM_DisplayFormattedOutput+0x3ac>)
 80012ba:	9301      	str	r3, [sp, #4]
 80012bc:	2364      	movs	r3, #100	; 0x64
 80012be:	9300      	str	r3, [sp, #0]
 80012c0:	f240 23fd 	movw	r3, #765	; 0x2fd
 80012c4:	2203      	movs	r2, #3
 80012c6:	218c      	movs	r1, #140	; 0x8c
 80012c8:	2050      	movs	r0, #80	; 0x50
 80012ca:	f00c fd63 	bl	800dd94 <ILI9341_Draw_Wave>
			break;
 80012ce:	e071      	b.n	80013b4 <DM_DisplayFormattedOutput+0x440>
		case SQUARE_FUNC_MODE:
			ILI9341_Draw_Wave(80, 160, 3, SIGNAL_OUTPUT_ICON, 200, squareicon_data_table_3600, SQUAREICON_DATA_SIZE);
 80012d0:	233c      	movs	r3, #60	; 0x3c
 80012d2:	9302      	str	r3, [sp, #8]
 80012d4:	4b13      	ldr	r3, [pc, #76]	; (8001324 <DM_DisplayFormattedOutput+0x3b0>)
 80012d6:	9301      	str	r3, [sp, #4]
 80012d8:	23c8      	movs	r3, #200	; 0xc8
 80012da:	9300      	str	r3, [sp, #0]
 80012dc:	f240 23fd 	movw	r3, #765	; 0x2fd
 80012e0:	2203      	movs	r2, #3
 80012e2:	21a0      	movs	r1, #160	; 0xa0
 80012e4:	2050      	movs	r0, #80	; 0x50
 80012e6:	f00c fd55 	bl	800dd94 <ILI9341_Draw_Wave>
			break;
 80012ea:	e063      	b.n	80013b4 <DM_DisplayFormattedOutput+0x440>
 80012ec:	3a449ba6 	.word	0x3a449ba6
 80012f0:	08012dd0 	.word	0x08012dd0
 80012f4:	08012de0 	.word	0x08012de0
 80012f8:	08012df0 	.word	0x08012df0
 80012fc:	08012e00 	.word	0x08012e00
 8001300:	08012e10 	.word	0x08012e10
 8001304:	08012e20 	.word	0x08012e20
 8001308:	08012e2c 	.word	0x08012e2c
 800130c:	08012e38 	.word	0x08012e38
 8001310:	08012e40 	.word	0x08012e40
 8001314:	08012e60 	.word	0x08012e60
 8001318:	08012e64 	.word	0x08012e64
 800131c:	08012e4c 	.word	0x08012e4c
 8001320:	20000e9c 	.word	0x20000e9c
 8001324:	20000f8c 	.word	0x20000f8c
		case SAW_FUNC_MODE:
			ILI9341_Draw_Wave(80, 160, 3, SIGNAL_OUTPUT_ICON, 200, sawicon_data_table_3600, SAWICON_DATA_SIZE);
 8001328:	233c      	movs	r3, #60	; 0x3c
 800132a:	9302      	str	r3, [sp, #8]
 800132c:	4b6a      	ldr	r3, [pc, #424]	; (80014d8 <DM_DisplayFormattedOutput+0x564>)
 800132e:	9301      	str	r3, [sp, #4]
 8001330:	23c8      	movs	r3, #200	; 0xc8
 8001332:	9300      	str	r3, [sp, #0]
 8001334:	f240 23fd 	movw	r3, #765	; 0x2fd
 8001338:	2203      	movs	r2, #3
 800133a:	21a0      	movs	r1, #160	; 0xa0
 800133c:	2050      	movs	r0, #80	; 0x50
 800133e:	f00c fd29 	bl	800dd94 <ILI9341_Draw_Wave>
			break;
 8001342:	e037      	b.n	80013b4 <DM_DisplayFormattedOutput+0x440>
		case REV_SAW_FUNC_MODE:
			ILI9341_Draw_Wave(80, 160, 3, SIGNAL_OUTPUT_ICON, 200, sawicon_rev_data_table_3600, SAWICON_REV_DATA_SIZE);
 8001344:	233c      	movs	r3, #60	; 0x3c
 8001346:	9302      	str	r3, [sp, #8]
 8001348:	4b64      	ldr	r3, [pc, #400]	; (80014dc <DM_DisplayFormattedOutput+0x568>)
 800134a:	9301      	str	r3, [sp, #4]
 800134c:	23c8      	movs	r3, #200	; 0xc8
 800134e:	9300      	str	r3, [sp, #0]
 8001350:	f240 23fd 	movw	r3, #765	; 0x2fd
 8001354:	2203      	movs	r2, #3
 8001356:	21a0      	movs	r1, #160	; 0xa0
 8001358:	2050      	movs	r0, #80	; 0x50
 800135a:	f00c fd1b 	bl	800dd94 <ILI9341_Draw_Wave>
			break;
 800135e:	e029      	b.n	80013b4 <DM_DisplayFormattedOutput+0x440>
		case TRIANGLE_FUNC_MODE:
			ILI9341_Draw_Wave(80, 160, 3, SIGNAL_OUTPUT_ICON, 200, triangleicon_data_table_3600, TRIANGLEICON_DATA_SIZE);
 8001360:	233c      	movs	r3, #60	; 0x3c
 8001362:	9302      	str	r3, [sp, #8]
 8001364:	4b5e      	ldr	r3, [pc, #376]	; (80014e0 <DM_DisplayFormattedOutput+0x56c>)
 8001366:	9301      	str	r3, [sp, #4]
 8001368:	23c8      	movs	r3, #200	; 0xc8
 800136a:	9300      	str	r3, [sp, #0]
 800136c:	f240 23fd 	movw	r3, #765	; 0x2fd
 8001370:	2203      	movs	r2, #3
 8001372:	21a0      	movs	r1, #160	; 0xa0
 8001374:	2050      	movs	r0, #80	; 0x50
 8001376:	f00c fd0d 	bl	800dd94 <ILI9341_Draw_Wave>
			break;
 800137a:	e01b      	b.n	80013b4 <DM_DisplayFormattedOutput+0x440>
		case IMPULSE_FUNC_MODE:
			ILI9341_Draw_Wave(80, 160, 3, SIGNAL_OUTPUT_ICON, 200, triangleicon_data_table_3600, TRIANGLEICON_DATA_SIZE);
 800137c:	233c      	movs	r3, #60	; 0x3c
 800137e:	9302      	str	r3, [sp, #8]
 8001380:	4b57      	ldr	r3, [pc, #348]	; (80014e0 <DM_DisplayFormattedOutput+0x56c>)
 8001382:	9301      	str	r3, [sp, #4]
 8001384:	23c8      	movs	r3, #200	; 0xc8
 8001386:	9300      	str	r3, [sp, #0]
 8001388:	f240 23fd 	movw	r3, #765	; 0x2fd
 800138c:	2203      	movs	r2, #3
 800138e:	21a0      	movs	r1, #160	; 0xa0
 8001390:	2050      	movs	r0, #80	; 0x50
 8001392:	f00c fcff 	bl	800dd94 <ILI9341_Draw_Wave>
			break;
 8001396:	e00d      	b.n	80013b4 <DM_DisplayFormattedOutput+0x440>
		case PWM_FUNC_MODE:
			ILI9341_Draw_Text("PWM", 80, 170, SIGNAL_OUTPUT_ICON, text_size, NORMAL_TEXT_BGCOLOUR);
 8001398:	f897 3063 	ldrb.w	r3, [r7, #99]	; 0x63
 800139c:	b29b      	uxth	r3, r3
 800139e:	2200      	movs	r2, #0
 80013a0:	9201      	str	r2, [sp, #4]
 80013a2:	9300      	str	r3, [sp, #0]
 80013a4:	f240 23fd 	movw	r3, #765	; 0x2fd
 80013a8:	22aa      	movs	r2, #170	; 0xaa
 80013aa:	2150      	movs	r1, #80	; 0x50
 80013ac:	484d      	ldr	r0, [pc, #308]	; (80014e4 <DM_DisplayFormattedOutput+0x570>)
 80013ae:	f00c fe95 	bl	800e0dc <ILI9341_Draw_Text>
			break;
 80013b2:	bf00      	nop
	}

	ILI9341_Draw_Text("AUX:", 180, 170, NORMAL_TEXT_FGCOLOUR, text_size, NORMAL_TEXT_BGCOLOUR);
 80013b4:	f897 3063 	ldrb.w	r3, [r7, #99]	; 0x63
 80013b8:	b29b      	uxth	r3, r3
 80013ba:	2200      	movs	r2, #0
 80013bc:	9201      	str	r2, [sp, #4]
 80013be:	9300      	str	r3, [sp, #0]
 80013c0:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80013c4:	22aa      	movs	r2, #170	; 0xaa
 80013c6:	21b4      	movs	r1, #180	; 0xb4
 80013c8:	4847      	ldr	r0, [pc, #284]	; (80014e8 <DM_DisplayFormattedOutput+0x574>)
 80013ca:	f00c fe87 	bl	800e0dc <ILI9341_Draw_Text>
	eOutput_mode sync_output_func = SM_GetOutputChannel(SYNC_CHANNEL)->func_profile->func;
 80013ce:	2001      	movs	r0, #1
 80013d0:	f004 fcb8 	bl	8005d44 <SM_GetOutputChannel>
 80013d4:	4603      	mov	r3, r0
 80013d6:	f8d3 31e8 	ldr.w	r3, [r3, #488]	; 0x1e8
 80013da:	781b      	ldrb	r3, [r3, #0]
 80013dc:	f887 304e 	strb.w	r3, [r7, #78]	; 0x4e
	switch(sync_output_func)
 80013e0:	f897 304e 	ldrb.w	r3, [r7, #78]	; 0x4e
 80013e4:	2b06      	cmp	r3, #6
 80013e6:	d873      	bhi.n	80014d0 <DM_DisplayFormattedOutput+0x55c>
 80013e8:	a201      	add	r2, pc, #4	; (adr r2, 80013f0 <DM_DisplayFormattedOutput+0x47c>)
 80013ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80013ee:	bf00      	nop
 80013f0:	0800140d 	.word	0x0800140d
 80013f4:	08001429 	.word	0x08001429
 80013f8:	08001445 	.word	0x08001445
 80013fc:	08001461 	.word	0x08001461
 8001400:	0800147d 	.word	0x0800147d
 8001404:	08001499 	.word	0x08001499
 8001408:	080014b5 	.word	0x080014b5
	{
		case SINE_FUNC_MODE:

			ILI9341_Draw_Wave(245, 140, 3, SYNC_OUTPUT_ICON, 100, sineicon_data_table_1300, SINEICON_DATA_SIZE);
 800140c:	233c      	movs	r3, #60	; 0x3c
 800140e:	9302      	str	r3, [sp, #8]
 8001410:	4b36      	ldr	r3, [pc, #216]	; (80014ec <DM_DisplayFormattedOutput+0x578>)
 8001412:	9301      	str	r3, [sp, #4]
 8001414:	2364      	movs	r3, #100	; 0x64
 8001416:	9300      	str	r3, [sp, #0]
 8001418:	f64d 03c3 	movw	r3, #55491	; 0xd8c3
 800141c:	2203      	movs	r2, #3
 800141e:	218c      	movs	r1, #140	; 0x8c
 8001420:	20f5      	movs	r0, #245	; 0xf5
 8001422:	f00c fcb7 	bl	800dd94 <ILI9341_Draw_Wave>
			break;
 8001426:	e053      	b.n	80014d0 <DM_DisplayFormattedOutput+0x55c>
		case SQUARE_FUNC_MODE:
			ILI9341_Draw_Wave(245, 160, 3, SYNC_OUTPUT_ICON, 200, squareicon_data_table_3600, SQUAREICON_DATA_SIZE);
 8001428:	233c      	movs	r3, #60	; 0x3c
 800142a:	9302      	str	r3, [sp, #8]
 800142c:	4b30      	ldr	r3, [pc, #192]	; (80014f0 <DM_DisplayFormattedOutput+0x57c>)
 800142e:	9301      	str	r3, [sp, #4]
 8001430:	23c8      	movs	r3, #200	; 0xc8
 8001432:	9300      	str	r3, [sp, #0]
 8001434:	f64d 03c3 	movw	r3, #55491	; 0xd8c3
 8001438:	2203      	movs	r2, #3
 800143a:	21a0      	movs	r1, #160	; 0xa0
 800143c:	20f5      	movs	r0, #245	; 0xf5
 800143e:	f00c fca9 	bl	800dd94 <ILI9341_Draw_Wave>
			break;
 8001442:	e045      	b.n	80014d0 <DM_DisplayFormattedOutput+0x55c>
		case SAW_FUNC_MODE:
			ILI9341_Draw_Wave(245, 160, 3, SYNC_OUTPUT_ICON, 200, sawicon_data_table_3600, SAWICON_DATA_SIZE);
 8001444:	233c      	movs	r3, #60	; 0x3c
 8001446:	9302      	str	r3, [sp, #8]
 8001448:	4b23      	ldr	r3, [pc, #140]	; (80014d8 <DM_DisplayFormattedOutput+0x564>)
 800144a:	9301      	str	r3, [sp, #4]
 800144c:	23c8      	movs	r3, #200	; 0xc8
 800144e:	9300      	str	r3, [sp, #0]
 8001450:	f64d 03c3 	movw	r3, #55491	; 0xd8c3
 8001454:	2203      	movs	r2, #3
 8001456:	21a0      	movs	r1, #160	; 0xa0
 8001458:	20f5      	movs	r0, #245	; 0xf5
 800145a:	f00c fc9b 	bl	800dd94 <ILI9341_Draw_Wave>
			break;
 800145e:	e037      	b.n	80014d0 <DM_DisplayFormattedOutput+0x55c>
		case REV_SAW_FUNC_MODE:
			ILI9341_Draw_Wave(245, 160, 3, SYNC_OUTPUT_ICON, 200, sawicon_rev_data_table_3600, SAWICON_REV_DATA_SIZE);
 8001460:	233c      	movs	r3, #60	; 0x3c
 8001462:	9302      	str	r3, [sp, #8]
 8001464:	4b1d      	ldr	r3, [pc, #116]	; (80014dc <DM_DisplayFormattedOutput+0x568>)
 8001466:	9301      	str	r3, [sp, #4]
 8001468:	23c8      	movs	r3, #200	; 0xc8
 800146a:	9300      	str	r3, [sp, #0]
 800146c:	f64d 03c3 	movw	r3, #55491	; 0xd8c3
 8001470:	2203      	movs	r2, #3
 8001472:	21a0      	movs	r1, #160	; 0xa0
 8001474:	20f5      	movs	r0, #245	; 0xf5
 8001476:	f00c fc8d 	bl	800dd94 <ILI9341_Draw_Wave>
			break;
 800147a:	e029      	b.n	80014d0 <DM_DisplayFormattedOutput+0x55c>
		case TRIANGLE_FUNC_MODE:
			ILI9341_Draw_Wave(245, 160, 3, SYNC_OUTPUT_ICON, 200, triangleicon_data_table_3600, TRIANGLEICON_DATA_SIZE);
 800147c:	233c      	movs	r3, #60	; 0x3c
 800147e:	9302      	str	r3, [sp, #8]
 8001480:	4b17      	ldr	r3, [pc, #92]	; (80014e0 <DM_DisplayFormattedOutput+0x56c>)
 8001482:	9301      	str	r3, [sp, #4]
 8001484:	23c8      	movs	r3, #200	; 0xc8
 8001486:	9300      	str	r3, [sp, #0]
 8001488:	f64d 03c3 	movw	r3, #55491	; 0xd8c3
 800148c:	2203      	movs	r2, #3
 800148e:	21a0      	movs	r1, #160	; 0xa0
 8001490:	20f5      	movs	r0, #245	; 0xf5
 8001492:	f00c fc7f 	bl	800dd94 <ILI9341_Draw_Wave>
			break;
 8001496:	e01b      	b.n	80014d0 <DM_DisplayFormattedOutput+0x55c>
		case IMPULSE_FUNC_MODE:
			ILI9341_Draw_Wave(245, 160, 3, SYNC_OUTPUT_ICON, 200, triangleicon_data_table_3600, TRIANGLEICON_DATA_SIZE);
 8001498:	233c      	movs	r3, #60	; 0x3c
 800149a:	9302      	str	r3, [sp, #8]
 800149c:	4b10      	ldr	r3, [pc, #64]	; (80014e0 <DM_DisplayFormattedOutput+0x56c>)
 800149e:	9301      	str	r3, [sp, #4]
 80014a0:	23c8      	movs	r3, #200	; 0xc8
 80014a2:	9300      	str	r3, [sp, #0]
 80014a4:	f64d 03c3 	movw	r3, #55491	; 0xd8c3
 80014a8:	2203      	movs	r2, #3
 80014aa:	21a0      	movs	r1, #160	; 0xa0
 80014ac:	20f5      	movs	r0, #245	; 0xf5
 80014ae:	f00c fc71 	bl	800dd94 <ILI9341_Draw_Wave>
			break;
 80014b2:	e00d      	b.n	80014d0 <DM_DisplayFormattedOutput+0x55c>
		case PWM_FUNC_MODE:
			ILI9341_Draw_Text("PWM", 245, 170, SYNC_OUTPUT_ICON, text_size, NORMAL_TEXT_BGCOLOUR);
 80014b4:	f897 3063 	ldrb.w	r3, [r7, #99]	; 0x63
 80014b8:	b29b      	uxth	r3, r3
 80014ba:	2200      	movs	r2, #0
 80014bc:	9201      	str	r2, [sp, #4]
 80014be:	9300      	str	r3, [sp, #0]
 80014c0:	f64d 03c3 	movw	r3, #55491	; 0xd8c3
 80014c4:	22aa      	movs	r2, #170	; 0xaa
 80014c6:	21f5      	movs	r1, #245	; 0xf5
 80014c8:	4806      	ldr	r0, [pc, #24]	; (80014e4 <DM_DisplayFormattedOutput+0x570>)
 80014ca:	f00c fe07 	bl	800e0dc <ILI9341_Draw_Text>
			break;
 80014ce:	bf00      	nop
	}



}
 80014d0:	bf00      	nop
 80014d2:	376c      	adds	r7, #108	; 0x6c
 80014d4:	46bd      	mov	sp, r7
 80014d6:	bd90      	pop	{r4, r7, pc}
 80014d8:	20000cbc 	.word	0x20000cbc
 80014dc:	20000dac 	.word	0x20000dac
 80014e0:	2000107c 	.word	0x2000107c
 80014e4:	08012e54 	.word	0x08012e54
 80014e8:	08012e58 	.word	0x08012e58
 80014ec:	20000e9c 	.word	0x20000e9c
 80014f0:	20000f8c 	.word	0x20000f8c

080014f4 <DM_RefreshScreen>:
 *	@param None
 *	@retval None
 *
 */
void DM_RefreshScreen()
{
 80014f4:	b580      	push	{r7, lr}
 80014f6:	b084      	sub	sp, #16
 80014f8:	af04      	add	r7, sp, #16



	// pause display interrupts
	HAL_TIM_Base_Stop_IT(&htim15);
 80014fa:	4820      	ldr	r0, [pc, #128]	; (800157c <DM_RefreshScreen+0x88>)
 80014fc:	f00a fcd4 	bl	800bea8 <HAL_TIM_Base_Stop_IT>


	ILI9341_Fill_Screen(SCREEN_BGCOLOUR);
 8001500:	2000      	movs	r0, #0
 8001502:	f00d f86b 	bl	800e5dc <ILI9341_Fill_Screen>
	GUI_DrawPolygon(Points, 3, RED);
	GUI_FillPolygon(Points2, 3, BLUE);
	GUI_DrawEllipse(250, 110, 20, 30, GREEN);
	GUI_FillEllipse(250, 110, 20, 30, WHITE);
*/
	ILI9341_Draw_Bordered_Filled_Rectangle_Coord(	0,
 8001506:	2300      	movs	r3, #0
 8001508:	9302      	str	r3, [sp, #8]
 800150a:	2302      	movs	r3, #2
 800150c:	9301      	str	r3, [sp, #4]
 800150e:	f240 23fd 	movw	r3, #765	; 0x2fd
 8001512:	9300      	str	r3, [sp, #0]
 8001514:	2328      	movs	r3, #40	; 0x28
 8001516:	2250      	movs	r2, #80	; 0x50
 8001518:	21c8      	movs	r1, #200	; 0xc8
 800151a:	2000      	movs	r0, #0
 800151c:	f00c fc7b 	bl	800de16 <ILI9341_Draw_Bordered_Filled_Rectangle_Coord>
													BTN_HEIGHT,
													BTN1_FILL_COLOUR,
													BTN1_BORDER_WEIGHT,
													BTN1_BORDER_COLOUR);

	ILI9341_Draw_Bordered_Filled_Rectangle_Coord(	BTN_WIDTH,
 8001520:	2300      	movs	r3, #0
 8001522:	9302      	str	r3, [sp, #8]
 8001524:	2302      	movs	r3, #2
 8001526:	9301      	str	r3, [sp, #4]
 8001528:	f241 43a2 	movw	r3, #5282	; 0x14a2
 800152c:	9300      	str	r3, [sp, #0]
 800152e:	2328      	movs	r3, #40	; 0x28
 8001530:	2250      	movs	r2, #80	; 0x50
 8001532:	21c8      	movs	r1, #200	; 0xc8
 8001534:	2050      	movs	r0, #80	; 0x50
 8001536:	f00c fc6e 	bl	800de16 <ILI9341_Draw_Bordered_Filled_Rectangle_Coord>
													BTN_HEIGHT,
													BTN2_FILL_COLOUR,
													BTN2_BORDER_WEIGHT,
													BTN2_BORDER_COLOUR);

	ILI9341_Draw_Bordered_Filled_Rectangle_Coord(	BTN_WIDTH*2,
 800153a:	2300      	movs	r3, #0
 800153c:	9302      	str	r3, [sp, #8]
 800153e:	2302      	movs	r3, #2
 8001540:	9301      	str	r3, [sp, #4]
 8001542:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 8001546:	9300      	str	r3, [sp, #0]
 8001548:	2328      	movs	r3, #40	; 0x28
 800154a:	2250      	movs	r2, #80	; 0x50
 800154c:	21c8      	movs	r1, #200	; 0xc8
 800154e:	20a0      	movs	r0, #160	; 0xa0
 8001550:	f00c fc61 	bl	800de16 <ILI9341_Draw_Bordered_Filled_Rectangle_Coord>
													BTN_HEIGHT,
													BTN3_FILL_COLOUR,
													BTN3_BORDER_WEIGHT,
													BTN3_BORDER_COLOUR);

	ILI9341_Draw_Bordered_Filled_Rectangle_Coord(	BTN_WIDTH*3,
 8001554:	2300      	movs	r3, #0
 8001556:	9302      	str	r3, [sp, #8]
 8001558:	2302      	movs	r3, #2
 800155a:	9301      	str	r3, [sp, #4]
 800155c:	f64d 03c3 	movw	r3, #55491	; 0xd8c3
 8001560:	9300      	str	r3, [sp, #0]
 8001562:	2328      	movs	r3, #40	; 0x28
 8001564:	2250      	movs	r2, #80	; 0x50
 8001566:	21c8      	movs	r1, #200	; 0xc8
 8001568:	20f0      	movs	r0, #240	; 0xf0
 800156a:	f00c fc54 	bl	800de16 <ILI9341_Draw_Bordered_Filled_Rectangle_Coord>
													BTN4_FILL_COLOUR,
													BTN4_BORDER_WEIGHT,
													BTN4_BORDER_COLOUR);

	// resume diaplay interrupts
	HAL_TIM_Base_Start_IT(&htim15);
 800156e:	4803      	ldr	r0, [pc, #12]	; (800157c <DM_RefreshScreen+0x88>)
 8001570:	f00a fc64 	bl	800be3c <HAL_TIM_Base_Start_IT>


}
 8001574:	bf00      	nop
 8001576:	46bd      	mov	sp, r7
 8001578:	bd80      	pop	{r7, pc}
 800157a:	bf00      	nop
 800157c:	200027d0 	.word	0x200027d0

08001580 <DM_SetErrorDebugMsg>:
	ILI9341_Draw_Text("- SINE", 	10, 30, WHITE, 2, BLACK);
	*/
}

void DM_SetErrorDebugMsg(char* msg)
{
 8001580:	b580      	push	{r7, lr}
 8001582:	b082      	sub	sp, #8
 8001584:	af00      	add	r7, sp, #0
 8001586:	6078      	str	r0, [r7, #4]
	snprintf(ErrorDebugMsg, sizeof(ErrorDebugMsg), "%s", msg);
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	4a04      	ldr	r2, [pc, #16]	; (800159c <DM_SetErrorDebugMsg+0x1c>)
 800158c:	212d      	movs	r1, #45	; 0x2d
 800158e:	4804      	ldr	r0, [pc, #16]	; (80015a0 <DM_SetErrorDebugMsg+0x20>)
 8001590:	f00e f948 	bl	800f824 <sniprintf>
}
 8001594:	bf00      	nop
 8001596:	3708      	adds	r7, #8
 8001598:	46bd      	mov	sp, r7
 800159a:	bd80      	pop	{r7, pc}
 800159c:	08012ee4 	.word	0x08012ee4
 80015a0:	20001e9c 	.word	0x20001e9c

080015a4 <FreqMenu_DrawMenu>:
 *	@param None
 *	@retval None
 *
 */
void FreqMenu_DrawMenu(eFreqMenu_Status pMenu)
{
 80015a4:	b580      	push	{r7, lr}
 80015a6:	b082      	sub	sp, #8
 80015a8:	af00      	add	r7, sp, #0
 80015aa:	4603      	mov	r3, r0
 80015ac:	71fb      	strb	r3, [r7, #7]
	switch(pMenu)
 80015ae:	79fb      	ldrb	r3, [r7, #7]
 80015b0:	3b01      	subs	r3, #1
 80015b2:	2b03      	cmp	r3, #3
 80015b4:	d816      	bhi.n	80015e4 <FreqMenu_DrawMenu+0x40>
 80015b6:	a201      	add	r2, pc, #4	; (adr r2, 80015bc <FreqMenu_DrawMenu+0x18>)
 80015b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80015bc:	080015cd 	.word	0x080015cd
 80015c0:	080015d3 	.word	0x080015d3
 80015c4:	080015d9 	.word	0x080015d9
 80015c8:	080015df 	.word	0x080015df
	{
		case ENABLE_FREQ_MAIN_MENU:
			FreqMenu_DrawMainMenu();
 80015cc:	f000 f810 	bl	80015f0 <FreqMenu_DrawMainMenu>
			break;
 80015d0:	e009      	b.n	80015e6 <FreqMenu_DrawMenu+0x42>
		case ENABLE_FREQ_PRESET_MENU:
			FreqMenu_DrawPresetMenu();
 80015d2:	f000 f849 	bl	8001668 <FreqMenu_DrawPresetMenu>
			break;
 80015d6:	e006      	b.n	80015e6 <FreqMenu_DrawMenu+0x42>
		case ENABLE_FREQ_ADJUST_MENU:
			FreqMenu_DrawAdjustMenu();
 80015d8:	f001 faf4 	bl	8002bc4 <FreqMenu_DrawAdjustMenu>
			break;
 80015dc:	e003      	b.n	80015e6 <FreqMenu_DrawMenu+0x42>
		case ENABLE_FREQ_SWEEP_MENU:
			FreqMenu_DrawSweepMenu();
 80015de:	f001 fb07 	bl	8002bf0 <FreqMenu_DrawSweepMenu>
			break;
 80015e2:	e000      	b.n	80015e6 <FreqMenu_DrawMenu+0x42>

		default:
			break;
 80015e4:	bf00      	nop

	}
}
 80015e6:	bf00      	nop
 80015e8:	3708      	adds	r7, #8
 80015ea:	46bd      	mov	sp, r7
 80015ec:	bd80      	pop	{r7, pc}
 80015ee:	bf00      	nop

080015f0 <FreqMenu_DrawMainMenu>:
 *	@param None
 *	@retval None
 *
 */
void FreqMenu_DrawMainMenu()
{
 80015f0:	b580      	push	{r7, lr}
 80015f2:	b082      	sub	sp, #8
 80015f4:	af02      	add	r7, sp, #8
	// main
	ILI9341_Draw_Text("OUT->FREQ", 	5, 10, BREADTRAIL_FGCOLOUR, 2, BREADTRAIL_BGCOLOUR);
 80015f6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80015fa:	9301      	str	r3, [sp, #4]
 80015fc:	2302      	movs	r3, #2
 80015fe:	9300      	str	r3, [sp, #0]
 8001600:	2300      	movs	r3, #0
 8001602:	220a      	movs	r2, #10
 8001604:	2105      	movs	r1, #5
 8001606:	4814      	ldr	r0, [pc, #80]	; (8001658 <FreqMenu_DrawMainMenu+0x68>)
 8001608:	f00c fd68 	bl	800e0dc <ILI9341_Draw_Text>
//	ILI9341_Draw_Text("Select an option below", 	30, 165, BLACK, 2, WHITE);

	DM_DisplayFormattedOutput();
 800160c:	f7ff fcb2 	bl	8000f74 <DM_DisplayFormattedOutput>

	// buttons
	ILI9341_Draw_Text("PRESET", 5,   210, BTN1_TEXT_FGCOLOUR, 2, BTN1_TEXT_BGCOLOUR);
 8001610:	f240 23fd 	movw	r3, #765	; 0x2fd
 8001614:	9301      	str	r3, [sp, #4]
 8001616:	2302      	movs	r3, #2
 8001618:	9300      	str	r3, [sp, #0]
 800161a:	2300      	movs	r3, #0
 800161c:	22d2      	movs	r2, #210	; 0xd2
 800161e:	2105      	movs	r1, #5
 8001620:	480e      	ldr	r0, [pc, #56]	; (800165c <FreqMenu_DrawMainMenu+0x6c>)
 8001622:	f00c fd5b 	bl	800e0dc <ILI9341_Draw_Text>
	ILI9341_Draw_Text("ADJUST", 87,  210, BTN2_TEXT_FGCOLOUR, 2, BTN2_TEXT_BGCOLOUR);
 8001626:	f241 43a2 	movw	r3, #5282	; 0x14a2
 800162a:	9301      	str	r3, [sp, #4]
 800162c:	2302      	movs	r3, #2
 800162e:	9300      	str	r3, [sp, #0]
 8001630:	2300      	movs	r3, #0
 8001632:	22d2      	movs	r2, #210	; 0xd2
 8001634:	2157      	movs	r1, #87	; 0x57
 8001636:	480a      	ldr	r0, [pc, #40]	; (8001660 <FreqMenu_DrawMainMenu+0x70>)
 8001638:	f00c fd50 	bl	800e0dc <ILI9341_Draw_Text>
	ILI9341_Draw_Text("SWEEP",  174, 210, BTN3_TEXT_FGCOLOUR, 2, BTN3_TEXT_BGCOLOUR);
 800163c:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 8001640:	9301      	str	r3, [sp, #4]
 8001642:	2302      	movs	r3, #2
 8001644:	9300      	str	r3, [sp, #0]
 8001646:	2300      	movs	r3, #0
 8001648:	22d2      	movs	r2, #210	; 0xd2
 800164a:	21ae      	movs	r1, #174	; 0xae
 800164c:	4805      	ldr	r0, [pc, #20]	; (8001664 <FreqMenu_DrawMainMenu+0x74>)
 800164e:	f00c fd45 	bl	800e0dc <ILI9341_Draw_Text>
	//ILI9341_Draw_Text("    ", 260, 210, BTN4_TEXT_FGCOLOUR, 2, BTN4_TEXT_BGCOLOUR);
}
 8001652:	bf00      	nop
 8001654:	46bd      	mov	sp, r7
 8001656:	bd80      	pop	{r7, pc}
 8001658:	08012ee8 	.word	0x08012ee8
 800165c:	08012ef4 	.word	0x08012ef4
 8001660:	08012efc 	.word	0x08012efc
 8001664:	08012f04 	.word	0x08012f04

08001668 <FreqMenu_DrawPresetMenu>:
 *	@param None
 *	@retval None
 *
 */
void FreqMenu_DrawPresetMenu()
{
 8001668:	b580      	push	{r7, lr}
 800166a:	b086      	sub	sp, #24
 800166c:	af02      	add	r7, sp, #8

	ILI9341_Draw_Text("OUT->FREQ->PRESET", 	5, 10, BREADTRAIL_FGCOLOUR, 2, BREADTRAIL_BGCOLOUR);
 800166e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001672:	9301      	str	r3, [sp, #4]
 8001674:	2302      	movs	r3, #2
 8001676:	9300      	str	r3, [sp, #0]
 8001678:	2300      	movs	r3, #0
 800167a:	220a      	movs	r2, #10
 800167c:	2105      	movs	r1, #5
 800167e:	4886      	ldr	r0, [pc, #536]	; (8001898 <FreqMenu_DrawPresetMenu+0x230>)
 8001680:	f00c fd2c 	bl	800e0dc <ILI9341_Draw_Text>
	uint8_t menu_pos_y1 = 40;
 8001684:	2328      	movs	r3, #40	; 0x28
 8001686:	73fb      	strb	r3, [r7, #15]
	uint8_t menu_pos_y2 = 60;
 8001688:	233c      	movs	r3, #60	; 0x3c
 800168a:	73bb      	strb	r3, [r7, #14]
	uint8_t menu_pos_y3 = 80;
 800168c:	2350      	movs	r3, #80	; 0x50
 800168e:	737b      	strb	r3, [r7, #13]
	uint8_t menu_pos_y4 = 100;
 8001690:	2364      	movs	r3, #100	; 0x64
 8001692:	733b      	strb	r3, [r7, #12]
	uint8_t menu_pos_y5 = 120;
 8001694:	2378      	movs	r3, #120	; 0x78
 8001696:	72fb      	strb	r3, [r7, #11]
	uint8_t menu_pos_y6 = 140;
 8001698:	238c      	movs	r3, #140	; 0x8c
 800169a:	72bb      	strb	r3, [r7, #10]
	uint8_t menu_pos_y7 = 160;
 800169c:	23a0      	movs	r3, #160	; 0xa0
 800169e:	727b      	strb	r3, [r7, #9]
	FreqProfile_t *pFreqPresetTmp =  FreqO_GetFPresetObject();
 80016a0:	f003 ff98 	bl	80055d4 <FreqO_GetFPresetObject>
 80016a4:	6078      	str	r0, [r7, #4]
	if(pFreqPresetTmp)
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	2b00      	cmp	r3, #0
 80016aa:	f001 825d 	beq.w	8002b68 <FreqMenu_DrawPresetMenu+0x1500>
	{
		switch(pFreqPresetTmp->hertz)
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	681b      	ldr	r3, [r3, #0]
 80016b2:	f240 22ee 	movw	r2, #750	; 0x2ee
 80016b6:	4293      	cmp	r3, r2
 80016b8:	f000 849a 	beq.w	8001ff0 <FreqMenu_DrawPresetMenu+0x988>
 80016bc:	f240 22ee 	movw	r2, #750	; 0x2ee
 80016c0:	4293      	cmp	r3, r2
 80016c2:	d817      	bhi.n	80016f4 <FreqMenu_DrawPresetMenu+0x8c>
 80016c4:	2b32      	cmp	r3, #50	; 0x32
 80016c6:	f000 81b3 	beq.w	8001a30 <FreqMenu_DrawPresetMenu+0x3c8>
 80016ca:	2b32      	cmp	r3, #50	; 0x32
 80016cc:	d806      	bhi.n	80016dc <FreqMenu_DrawPresetMenu+0x74>
 80016ce:	2b01      	cmp	r3, #1
 80016d0:	d038      	beq.n	8001744 <FreqMenu_DrawPresetMenu+0xdc>
 80016d2:	2b0a      	cmp	r3, #10
 80016d4:	f000 8102 	beq.w	80018dc <FreqMenu_DrawPresetMenu+0x274>
	else
	{
		ILI9341_Draw_Text("FreqMenus::FreqMenu_DrawFreqPresetMenu() Error", 		5, 180, ERR_FGCOLOUR, 1, ERR_BGCOLOUR);
	}

}
 80016d8:	f001 ba52 	b.w	8002b80 <FreqMenu_DrawPresetMenu+0x1518>
		switch(pFreqPresetTmp->hertz)
 80016dc:	2bfa      	cmp	r3, #250	; 0xfa
 80016de:	f000 8317 	beq.w	8001d10 <FreqMenu_DrawPresetMenu+0x6a8>
 80016e2:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 80016e6:	f000 83d9 	beq.w	8001e9c <FreqMenu_DrawPresetMenu+0x834>
 80016ea:	2b64      	cmp	r3, #100	; 0x64
 80016ec:	f000 8266 	beq.w	8001bbc <FreqMenu_DrawPresetMenu+0x554>
}
 80016f0:	f001 ba46 	b.w	8002b80 <FreqMenu_DrawPresetMenu+0x1518>
		switch(pFreqPresetTmp->hertz)
 80016f4:	f246 12a8 	movw	r2, #25000	; 0x61a8
 80016f8:	4293      	cmp	r3, r2
 80016fa:	f000 8758 	beq.w	80025ae <FreqMenu_DrawPresetMenu+0xf46>
 80016fe:	f246 12a8 	movw	r2, #25000	; 0x61a8
 8001702:	4293      	cmp	r3, r2
 8001704:	d80f      	bhi.n	8001726 <FreqMenu_DrawPresetMenu+0xbe>
 8001706:	f241 3288 	movw	r2, #5000	; 0x1388
 800170a:	4293      	cmp	r3, r2
 800170c:	f000 85e0 	beq.w	80022d0 <FreqMenu_DrawPresetMenu+0xc68>
 8001710:	f242 7210 	movw	r2, #10000	; 0x2710
 8001714:	4293      	cmp	r3, r2
 8001716:	f000 86a1 	beq.w	800245c <FreqMenu_DrawPresetMenu+0xdf4>
 800171a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800171e:	f000 852d 	beq.w	800217c <FreqMenu_DrawPresetMenu+0xb14>
}
 8001722:	f001 ba2d 	b.w	8002b80 <FreqMenu_DrawPresetMenu+0x1518>
		switch(pFreqPresetTmp->hertz)
 8001726:	4a5d      	ldr	r2, [pc, #372]	; (800189c <FreqMenu_DrawPresetMenu+0x234>)
 8001728:	4293      	cmp	r3, r2
 800172a:	f001 80ae 	beq.w	800288a <FreqMenu_DrawPresetMenu+0x1222>
 800172e:	4a5c      	ldr	r2, [pc, #368]	; (80018a0 <FreqMenu_DrawPresetMenu+0x238>)
 8001730:	4293      	cmp	r3, r2
 8001732:	f001 816f 	beq.w	8002a14 <FreqMenu_DrawPresetMenu+0x13ac>
 8001736:	f24c 3250 	movw	r2, #50000	; 0xc350
 800173a:	4293      	cmp	r3, r2
 800173c:	f000 87fc 	beq.w	8002738 <FreqMenu_DrawPresetMenu+0x10d0>
}
 8001740:	f001 ba1e 	b.w	8002b80 <FreqMenu_DrawPresetMenu+0x1518>
				ILI9341_Draw_Text("- 1Hz", 		5, menu_pos_y1, HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 8001744:	7bfb      	ldrb	r3, [r7, #15]
 8001746:	b29a      	uxth	r2, r3
 8001748:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 800174c:	9301      	str	r3, [sp, #4]
 800174e:	2302      	movs	r3, #2
 8001750:	9300      	str	r3, [sp, #0]
 8001752:	2300      	movs	r3, #0
 8001754:	2105      	movs	r1, #5
 8001756:	4853      	ldr	r0, [pc, #332]	; (80018a4 <FreqMenu_DrawPresetMenu+0x23c>)
 8001758:	f00c fcc0 	bl	800e0dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10Hz", 	5, menu_pos_y2, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800175c:	7bbb      	ldrb	r3, [r7, #14]
 800175e:	b29a      	uxth	r2, r3
 8001760:	2300      	movs	r3, #0
 8001762:	9301      	str	r3, [sp, #4]
 8001764:	2302      	movs	r3, #2
 8001766:	9300      	str	r3, [sp, #0]
 8001768:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800176c:	2105      	movs	r1, #5
 800176e:	484e      	ldr	r0, [pc, #312]	; (80018a8 <FreqMenu_DrawPresetMenu+0x240>)
 8001770:	f00c fcb4 	bl	800e0dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50Hz", 	5, menu_pos_y3, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001774:	7b7b      	ldrb	r3, [r7, #13]
 8001776:	b29a      	uxth	r2, r3
 8001778:	2300      	movs	r3, #0
 800177a:	9301      	str	r3, [sp, #4]
 800177c:	2302      	movs	r3, #2
 800177e:	9300      	str	r3, [sp, #0]
 8001780:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001784:	2105      	movs	r1, #5
 8001786:	4849      	ldr	r0, [pc, #292]	; (80018ac <FreqMenu_DrawPresetMenu+0x244>)
 8001788:	f00c fca8 	bl	800e0dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100Hz", 	5, menu_pos_y4, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800178c:	7b3b      	ldrb	r3, [r7, #12]
 800178e:	b29a      	uxth	r2, r3
 8001790:	2300      	movs	r3, #0
 8001792:	9301      	str	r3, [sp, #4]
 8001794:	2302      	movs	r3, #2
 8001796:	9300      	str	r3, [sp, #0]
 8001798:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800179c:	2105      	movs	r1, #5
 800179e:	4844      	ldr	r0, [pc, #272]	; (80018b0 <FreqMenu_DrawPresetMenu+0x248>)
 80017a0:	f00c fc9c 	bl	800e0dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 250Hz", 	5, menu_pos_y5, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80017a4:	7afb      	ldrb	r3, [r7, #11]
 80017a6:	b29a      	uxth	r2, r3
 80017a8:	2300      	movs	r3, #0
 80017aa:	9301      	str	r3, [sp, #4]
 80017ac:	2302      	movs	r3, #2
 80017ae:	9300      	str	r3, [sp, #0]
 80017b0:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80017b4:	2105      	movs	r1, #5
 80017b6:	483f      	ldr	r0, [pc, #252]	; (80018b4 <FreqMenu_DrawPresetMenu+0x24c>)
 80017b8:	f00c fc90 	bl	800e0dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 500Hz",	5, menu_pos_y6, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80017bc:	7abb      	ldrb	r3, [r7, #10]
 80017be:	b29a      	uxth	r2, r3
 80017c0:	2300      	movs	r3, #0
 80017c2:	9301      	str	r3, [sp, #4]
 80017c4:	2302      	movs	r3, #2
 80017c6:	9300      	str	r3, [sp, #0]
 80017c8:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80017cc:	2105      	movs	r1, #5
 80017ce:	483a      	ldr	r0, [pc, #232]	; (80018b8 <FreqMenu_DrawPresetMenu+0x250>)
 80017d0:	f00c fc84 	bl	800e0dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 750Hz", 	5, menu_pos_y7, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80017d4:	7a7b      	ldrb	r3, [r7, #9]
 80017d6:	b29a      	uxth	r2, r3
 80017d8:	2300      	movs	r3, #0
 80017da:	9301      	str	r3, [sp, #4]
 80017dc:	2302      	movs	r3, #2
 80017de:	9300      	str	r3, [sp, #0]
 80017e0:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80017e4:	2105      	movs	r1, #5
 80017e6:	4835      	ldr	r0, [pc, #212]	; (80018bc <FreqMenu_DrawPresetMenu+0x254>)
 80017e8:	f00c fc78 	bl	800e0dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 1KHz", 	120, menu_pos_y1, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80017ec:	7bfb      	ldrb	r3, [r7, #15]
 80017ee:	b29a      	uxth	r2, r3
 80017f0:	2300      	movs	r3, #0
 80017f2:	9301      	str	r3, [sp, #4]
 80017f4:	2302      	movs	r3, #2
 80017f6:	9300      	str	r3, [sp, #0]
 80017f8:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80017fc:	2178      	movs	r1, #120	; 0x78
 80017fe:	4830      	ldr	r0, [pc, #192]	; (80018c0 <FreqMenu_DrawPresetMenu+0x258>)
 8001800:	f00c fc6c 	bl	800e0dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 5KHz", 	120, menu_pos_y2, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001804:	7bbb      	ldrb	r3, [r7, #14]
 8001806:	b29a      	uxth	r2, r3
 8001808:	2300      	movs	r3, #0
 800180a:	9301      	str	r3, [sp, #4]
 800180c:	2302      	movs	r3, #2
 800180e:	9300      	str	r3, [sp, #0]
 8001810:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001814:	2178      	movs	r1, #120	; 0x78
 8001816:	482b      	ldr	r0, [pc, #172]	; (80018c4 <FreqMenu_DrawPresetMenu+0x25c>)
 8001818:	f00c fc60 	bl	800e0dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10KHz", 	120, menu_pos_y3, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800181c:	7b7b      	ldrb	r3, [r7, #13]
 800181e:	b29a      	uxth	r2, r3
 8001820:	2300      	movs	r3, #0
 8001822:	9301      	str	r3, [sp, #4]
 8001824:	2302      	movs	r3, #2
 8001826:	9300      	str	r3, [sp, #0]
 8001828:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800182c:	2178      	movs	r1, #120	; 0x78
 800182e:	4826      	ldr	r0, [pc, #152]	; (80018c8 <FreqMenu_DrawPresetMenu+0x260>)
 8001830:	f00c fc54 	bl	800e0dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 25KHz", 	120, menu_pos_y4, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001834:	7b3b      	ldrb	r3, [r7, #12]
 8001836:	b29a      	uxth	r2, r3
 8001838:	2300      	movs	r3, #0
 800183a:	9301      	str	r3, [sp, #4]
 800183c:	2302      	movs	r3, #2
 800183e:	9300      	str	r3, [sp, #0]
 8001840:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001844:	2178      	movs	r1, #120	; 0x78
 8001846:	4821      	ldr	r0, [pc, #132]	; (80018cc <FreqMenu_DrawPresetMenu+0x264>)
 8001848:	f00c fc48 	bl	800e0dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50KHz", 	120, menu_pos_y5, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800184c:	7afb      	ldrb	r3, [r7, #11]
 800184e:	b29a      	uxth	r2, r3
 8001850:	2300      	movs	r3, #0
 8001852:	9301      	str	r3, [sp, #4]
 8001854:	2302      	movs	r3, #2
 8001856:	9300      	str	r3, [sp, #0]
 8001858:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800185c:	2178      	movs	r1, #120	; 0x78
 800185e:	481c      	ldr	r0, [pc, #112]	; (80018d0 <FreqMenu_DrawPresetMenu+0x268>)
 8001860:	f00c fc3c 	bl	800e0dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 75KHz",	120, menu_pos_y6, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001864:	7abb      	ldrb	r3, [r7, #10]
 8001866:	b29a      	uxth	r2, r3
 8001868:	2300      	movs	r3, #0
 800186a:	9301      	str	r3, [sp, #4]
 800186c:	2302      	movs	r3, #2
 800186e:	9300      	str	r3, [sp, #0]
 8001870:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001874:	2178      	movs	r1, #120	; 0x78
 8001876:	4817      	ldr	r0, [pc, #92]	; (80018d4 <FreqMenu_DrawPresetMenu+0x26c>)
 8001878:	f00c fc30 	bl	800e0dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100KHz", 	120, menu_pos_y7, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800187c:	7a7b      	ldrb	r3, [r7, #9]
 800187e:	b29a      	uxth	r2, r3
 8001880:	2300      	movs	r3, #0
 8001882:	9301      	str	r3, [sp, #4]
 8001884:	2302      	movs	r3, #2
 8001886:	9300      	str	r3, [sp, #0]
 8001888:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800188c:	2178      	movs	r1, #120	; 0x78
 800188e:	4812      	ldr	r0, [pc, #72]	; (80018d8 <FreqMenu_DrawPresetMenu+0x270>)
 8001890:	f00c fc24 	bl	800e0dc <ILI9341_Draw_Text>
				break;
 8001894:	f001 b974 	b.w	8002b80 <FreqMenu_DrawPresetMenu+0x1518>
 8001898:	08012f0c 	.word	0x08012f0c
 800189c:	000124f8 	.word	0x000124f8
 80018a0:	000186a0 	.word	0x000186a0
 80018a4:	08012f20 	.word	0x08012f20
 80018a8:	08012f28 	.word	0x08012f28
 80018ac:	08012f30 	.word	0x08012f30
 80018b0:	08012f38 	.word	0x08012f38
 80018b4:	08012f40 	.word	0x08012f40
 80018b8:	08012f48 	.word	0x08012f48
 80018bc:	08012f50 	.word	0x08012f50
 80018c0:	08012f58 	.word	0x08012f58
 80018c4:	08012f60 	.word	0x08012f60
 80018c8:	08012f68 	.word	0x08012f68
 80018cc:	08012f70 	.word	0x08012f70
 80018d0:	08012f78 	.word	0x08012f78
 80018d4:	08012f80 	.word	0x08012f80
 80018d8:	08012f88 	.word	0x08012f88
				ILI9341_Draw_Text("- 1Hz", 		5, menu_pos_y1, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80018dc:	7bfb      	ldrb	r3, [r7, #15]
 80018de:	b29a      	uxth	r2, r3
 80018e0:	2300      	movs	r3, #0
 80018e2:	9301      	str	r3, [sp, #4]
 80018e4:	2302      	movs	r3, #2
 80018e6:	9300      	str	r3, [sp, #0]
 80018e8:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80018ec:	2105      	movs	r1, #5
 80018ee:	48a5      	ldr	r0, [pc, #660]	; (8001b84 <FreqMenu_DrawPresetMenu+0x51c>)
 80018f0:	f00c fbf4 	bl	800e0dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10Hz", 	5, menu_pos_y2, HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 80018f4:	7bbb      	ldrb	r3, [r7, #14]
 80018f6:	b29a      	uxth	r2, r3
 80018f8:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 80018fc:	9301      	str	r3, [sp, #4]
 80018fe:	2302      	movs	r3, #2
 8001900:	9300      	str	r3, [sp, #0]
 8001902:	2300      	movs	r3, #0
 8001904:	2105      	movs	r1, #5
 8001906:	48a0      	ldr	r0, [pc, #640]	; (8001b88 <FreqMenu_DrawPresetMenu+0x520>)
 8001908:	f00c fbe8 	bl	800e0dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50Hz", 	5, menu_pos_y3, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800190c:	7b7b      	ldrb	r3, [r7, #13]
 800190e:	b29a      	uxth	r2, r3
 8001910:	2300      	movs	r3, #0
 8001912:	9301      	str	r3, [sp, #4]
 8001914:	2302      	movs	r3, #2
 8001916:	9300      	str	r3, [sp, #0]
 8001918:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800191c:	2105      	movs	r1, #5
 800191e:	489b      	ldr	r0, [pc, #620]	; (8001b8c <FreqMenu_DrawPresetMenu+0x524>)
 8001920:	f00c fbdc 	bl	800e0dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100Hz", 	5, menu_pos_y4, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001924:	7b3b      	ldrb	r3, [r7, #12]
 8001926:	b29a      	uxth	r2, r3
 8001928:	2300      	movs	r3, #0
 800192a:	9301      	str	r3, [sp, #4]
 800192c:	2302      	movs	r3, #2
 800192e:	9300      	str	r3, [sp, #0]
 8001930:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001934:	2105      	movs	r1, #5
 8001936:	4896      	ldr	r0, [pc, #600]	; (8001b90 <FreqMenu_DrawPresetMenu+0x528>)
 8001938:	f00c fbd0 	bl	800e0dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 250Hz", 	5, menu_pos_y5, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800193c:	7afb      	ldrb	r3, [r7, #11]
 800193e:	b29a      	uxth	r2, r3
 8001940:	2300      	movs	r3, #0
 8001942:	9301      	str	r3, [sp, #4]
 8001944:	2302      	movs	r3, #2
 8001946:	9300      	str	r3, [sp, #0]
 8001948:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800194c:	2105      	movs	r1, #5
 800194e:	4891      	ldr	r0, [pc, #580]	; (8001b94 <FreqMenu_DrawPresetMenu+0x52c>)
 8001950:	f00c fbc4 	bl	800e0dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 500Hz",	5, menu_pos_y6, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001954:	7abb      	ldrb	r3, [r7, #10]
 8001956:	b29a      	uxth	r2, r3
 8001958:	2300      	movs	r3, #0
 800195a:	9301      	str	r3, [sp, #4]
 800195c:	2302      	movs	r3, #2
 800195e:	9300      	str	r3, [sp, #0]
 8001960:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001964:	2105      	movs	r1, #5
 8001966:	488c      	ldr	r0, [pc, #560]	; (8001b98 <FreqMenu_DrawPresetMenu+0x530>)
 8001968:	f00c fbb8 	bl	800e0dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 750Hz", 	5, menu_pos_y7, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800196c:	7a7b      	ldrb	r3, [r7, #9]
 800196e:	b29a      	uxth	r2, r3
 8001970:	2300      	movs	r3, #0
 8001972:	9301      	str	r3, [sp, #4]
 8001974:	2302      	movs	r3, #2
 8001976:	9300      	str	r3, [sp, #0]
 8001978:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800197c:	2105      	movs	r1, #5
 800197e:	4887      	ldr	r0, [pc, #540]	; (8001b9c <FreqMenu_DrawPresetMenu+0x534>)
 8001980:	f00c fbac 	bl	800e0dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 1KHz", 	120, menu_pos_y1, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001984:	7bfb      	ldrb	r3, [r7, #15]
 8001986:	b29a      	uxth	r2, r3
 8001988:	2300      	movs	r3, #0
 800198a:	9301      	str	r3, [sp, #4]
 800198c:	2302      	movs	r3, #2
 800198e:	9300      	str	r3, [sp, #0]
 8001990:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001994:	2178      	movs	r1, #120	; 0x78
 8001996:	4882      	ldr	r0, [pc, #520]	; (8001ba0 <FreqMenu_DrawPresetMenu+0x538>)
 8001998:	f00c fba0 	bl	800e0dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 5KHz", 	120, menu_pos_y2, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800199c:	7bbb      	ldrb	r3, [r7, #14]
 800199e:	b29a      	uxth	r2, r3
 80019a0:	2300      	movs	r3, #0
 80019a2:	9301      	str	r3, [sp, #4]
 80019a4:	2302      	movs	r3, #2
 80019a6:	9300      	str	r3, [sp, #0]
 80019a8:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80019ac:	2178      	movs	r1, #120	; 0x78
 80019ae:	487d      	ldr	r0, [pc, #500]	; (8001ba4 <FreqMenu_DrawPresetMenu+0x53c>)
 80019b0:	f00c fb94 	bl	800e0dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10KHz", 	120, menu_pos_y3, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80019b4:	7b7b      	ldrb	r3, [r7, #13]
 80019b6:	b29a      	uxth	r2, r3
 80019b8:	2300      	movs	r3, #0
 80019ba:	9301      	str	r3, [sp, #4]
 80019bc:	2302      	movs	r3, #2
 80019be:	9300      	str	r3, [sp, #0]
 80019c0:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80019c4:	2178      	movs	r1, #120	; 0x78
 80019c6:	4878      	ldr	r0, [pc, #480]	; (8001ba8 <FreqMenu_DrawPresetMenu+0x540>)
 80019c8:	f00c fb88 	bl	800e0dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 25KHz", 	120, menu_pos_y4, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80019cc:	7b3b      	ldrb	r3, [r7, #12]
 80019ce:	b29a      	uxth	r2, r3
 80019d0:	2300      	movs	r3, #0
 80019d2:	9301      	str	r3, [sp, #4]
 80019d4:	2302      	movs	r3, #2
 80019d6:	9300      	str	r3, [sp, #0]
 80019d8:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80019dc:	2178      	movs	r1, #120	; 0x78
 80019de:	4873      	ldr	r0, [pc, #460]	; (8001bac <FreqMenu_DrawPresetMenu+0x544>)
 80019e0:	f00c fb7c 	bl	800e0dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50KHz", 	120, menu_pos_y5, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80019e4:	7afb      	ldrb	r3, [r7, #11]
 80019e6:	b29a      	uxth	r2, r3
 80019e8:	2300      	movs	r3, #0
 80019ea:	9301      	str	r3, [sp, #4]
 80019ec:	2302      	movs	r3, #2
 80019ee:	9300      	str	r3, [sp, #0]
 80019f0:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80019f4:	2178      	movs	r1, #120	; 0x78
 80019f6:	486e      	ldr	r0, [pc, #440]	; (8001bb0 <FreqMenu_DrawPresetMenu+0x548>)
 80019f8:	f00c fb70 	bl	800e0dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 75KHz",	120, menu_pos_y6, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80019fc:	7abb      	ldrb	r3, [r7, #10]
 80019fe:	b29a      	uxth	r2, r3
 8001a00:	2300      	movs	r3, #0
 8001a02:	9301      	str	r3, [sp, #4]
 8001a04:	2302      	movs	r3, #2
 8001a06:	9300      	str	r3, [sp, #0]
 8001a08:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001a0c:	2178      	movs	r1, #120	; 0x78
 8001a0e:	4869      	ldr	r0, [pc, #420]	; (8001bb4 <FreqMenu_DrawPresetMenu+0x54c>)
 8001a10:	f00c fb64 	bl	800e0dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100KHz", 	120, menu_pos_y7, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001a14:	7a7b      	ldrb	r3, [r7, #9]
 8001a16:	b29a      	uxth	r2, r3
 8001a18:	2300      	movs	r3, #0
 8001a1a:	9301      	str	r3, [sp, #4]
 8001a1c:	2302      	movs	r3, #2
 8001a1e:	9300      	str	r3, [sp, #0]
 8001a20:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001a24:	2178      	movs	r1, #120	; 0x78
 8001a26:	4864      	ldr	r0, [pc, #400]	; (8001bb8 <FreqMenu_DrawPresetMenu+0x550>)
 8001a28:	f00c fb58 	bl	800e0dc <ILI9341_Draw_Text>
				break;
 8001a2c:	f001 b8a8 	b.w	8002b80 <FreqMenu_DrawPresetMenu+0x1518>
				ILI9341_Draw_Text("- 1Hz", 		5, menu_pos_y1, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001a30:	7bfb      	ldrb	r3, [r7, #15]
 8001a32:	b29a      	uxth	r2, r3
 8001a34:	2300      	movs	r3, #0
 8001a36:	9301      	str	r3, [sp, #4]
 8001a38:	2302      	movs	r3, #2
 8001a3a:	9300      	str	r3, [sp, #0]
 8001a3c:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001a40:	2105      	movs	r1, #5
 8001a42:	4850      	ldr	r0, [pc, #320]	; (8001b84 <FreqMenu_DrawPresetMenu+0x51c>)
 8001a44:	f00c fb4a 	bl	800e0dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10Hz", 	5, menu_pos_y2, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001a48:	7bbb      	ldrb	r3, [r7, #14]
 8001a4a:	b29a      	uxth	r2, r3
 8001a4c:	2300      	movs	r3, #0
 8001a4e:	9301      	str	r3, [sp, #4]
 8001a50:	2302      	movs	r3, #2
 8001a52:	9300      	str	r3, [sp, #0]
 8001a54:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001a58:	2105      	movs	r1, #5
 8001a5a:	484b      	ldr	r0, [pc, #300]	; (8001b88 <FreqMenu_DrawPresetMenu+0x520>)
 8001a5c:	f00c fb3e 	bl	800e0dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50Hz", 	5, menu_pos_y3, HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 8001a60:	7b7b      	ldrb	r3, [r7, #13]
 8001a62:	b29a      	uxth	r2, r3
 8001a64:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 8001a68:	9301      	str	r3, [sp, #4]
 8001a6a:	2302      	movs	r3, #2
 8001a6c:	9300      	str	r3, [sp, #0]
 8001a6e:	2300      	movs	r3, #0
 8001a70:	2105      	movs	r1, #5
 8001a72:	4846      	ldr	r0, [pc, #280]	; (8001b8c <FreqMenu_DrawPresetMenu+0x524>)
 8001a74:	f00c fb32 	bl	800e0dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100Hz", 	5, menu_pos_y4, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001a78:	7b3b      	ldrb	r3, [r7, #12]
 8001a7a:	b29a      	uxth	r2, r3
 8001a7c:	2300      	movs	r3, #0
 8001a7e:	9301      	str	r3, [sp, #4]
 8001a80:	2302      	movs	r3, #2
 8001a82:	9300      	str	r3, [sp, #0]
 8001a84:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001a88:	2105      	movs	r1, #5
 8001a8a:	4841      	ldr	r0, [pc, #260]	; (8001b90 <FreqMenu_DrawPresetMenu+0x528>)
 8001a8c:	f00c fb26 	bl	800e0dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 250Hz", 	5, menu_pos_y5, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001a90:	7afb      	ldrb	r3, [r7, #11]
 8001a92:	b29a      	uxth	r2, r3
 8001a94:	2300      	movs	r3, #0
 8001a96:	9301      	str	r3, [sp, #4]
 8001a98:	2302      	movs	r3, #2
 8001a9a:	9300      	str	r3, [sp, #0]
 8001a9c:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001aa0:	2105      	movs	r1, #5
 8001aa2:	483c      	ldr	r0, [pc, #240]	; (8001b94 <FreqMenu_DrawPresetMenu+0x52c>)
 8001aa4:	f00c fb1a 	bl	800e0dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 500Hz",	5, menu_pos_y6, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001aa8:	7abb      	ldrb	r3, [r7, #10]
 8001aaa:	b29a      	uxth	r2, r3
 8001aac:	2300      	movs	r3, #0
 8001aae:	9301      	str	r3, [sp, #4]
 8001ab0:	2302      	movs	r3, #2
 8001ab2:	9300      	str	r3, [sp, #0]
 8001ab4:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001ab8:	2105      	movs	r1, #5
 8001aba:	4837      	ldr	r0, [pc, #220]	; (8001b98 <FreqMenu_DrawPresetMenu+0x530>)
 8001abc:	f00c fb0e 	bl	800e0dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 750Hz", 	5, menu_pos_y7, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001ac0:	7a7b      	ldrb	r3, [r7, #9]
 8001ac2:	b29a      	uxth	r2, r3
 8001ac4:	2300      	movs	r3, #0
 8001ac6:	9301      	str	r3, [sp, #4]
 8001ac8:	2302      	movs	r3, #2
 8001aca:	9300      	str	r3, [sp, #0]
 8001acc:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001ad0:	2105      	movs	r1, #5
 8001ad2:	4832      	ldr	r0, [pc, #200]	; (8001b9c <FreqMenu_DrawPresetMenu+0x534>)
 8001ad4:	f00c fb02 	bl	800e0dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 1KHz", 	120, menu_pos_y1, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001ad8:	7bfb      	ldrb	r3, [r7, #15]
 8001ada:	b29a      	uxth	r2, r3
 8001adc:	2300      	movs	r3, #0
 8001ade:	9301      	str	r3, [sp, #4]
 8001ae0:	2302      	movs	r3, #2
 8001ae2:	9300      	str	r3, [sp, #0]
 8001ae4:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001ae8:	2178      	movs	r1, #120	; 0x78
 8001aea:	482d      	ldr	r0, [pc, #180]	; (8001ba0 <FreqMenu_DrawPresetMenu+0x538>)
 8001aec:	f00c faf6 	bl	800e0dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 5KHz", 	120, menu_pos_y2, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001af0:	7bbb      	ldrb	r3, [r7, #14]
 8001af2:	b29a      	uxth	r2, r3
 8001af4:	2300      	movs	r3, #0
 8001af6:	9301      	str	r3, [sp, #4]
 8001af8:	2302      	movs	r3, #2
 8001afa:	9300      	str	r3, [sp, #0]
 8001afc:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001b00:	2178      	movs	r1, #120	; 0x78
 8001b02:	4828      	ldr	r0, [pc, #160]	; (8001ba4 <FreqMenu_DrawPresetMenu+0x53c>)
 8001b04:	f00c faea 	bl	800e0dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10KHz", 	120, menu_pos_y3, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001b08:	7b7b      	ldrb	r3, [r7, #13]
 8001b0a:	b29a      	uxth	r2, r3
 8001b0c:	2300      	movs	r3, #0
 8001b0e:	9301      	str	r3, [sp, #4]
 8001b10:	2302      	movs	r3, #2
 8001b12:	9300      	str	r3, [sp, #0]
 8001b14:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001b18:	2178      	movs	r1, #120	; 0x78
 8001b1a:	4823      	ldr	r0, [pc, #140]	; (8001ba8 <FreqMenu_DrawPresetMenu+0x540>)
 8001b1c:	f00c fade 	bl	800e0dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 25KHz", 	120, menu_pos_y4, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001b20:	7b3b      	ldrb	r3, [r7, #12]
 8001b22:	b29a      	uxth	r2, r3
 8001b24:	2300      	movs	r3, #0
 8001b26:	9301      	str	r3, [sp, #4]
 8001b28:	2302      	movs	r3, #2
 8001b2a:	9300      	str	r3, [sp, #0]
 8001b2c:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001b30:	2178      	movs	r1, #120	; 0x78
 8001b32:	481e      	ldr	r0, [pc, #120]	; (8001bac <FreqMenu_DrawPresetMenu+0x544>)
 8001b34:	f00c fad2 	bl	800e0dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50KHz", 	120, menu_pos_y5, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001b38:	7afb      	ldrb	r3, [r7, #11]
 8001b3a:	b29a      	uxth	r2, r3
 8001b3c:	2300      	movs	r3, #0
 8001b3e:	9301      	str	r3, [sp, #4]
 8001b40:	2302      	movs	r3, #2
 8001b42:	9300      	str	r3, [sp, #0]
 8001b44:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001b48:	2178      	movs	r1, #120	; 0x78
 8001b4a:	4819      	ldr	r0, [pc, #100]	; (8001bb0 <FreqMenu_DrawPresetMenu+0x548>)
 8001b4c:	f00c fac6 	bl	800e0dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 75KHz",	120, menu_pos_y6, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001b50:	7abb      	ldrb	r3, [r7, #10]
 8001b52:	b29a      	uxth	r2, r3
 8001b54:	2300      	movs	r3, #0
 8001b56:	9301      	str	r3, [sp, #4]
 8001b58:	2302      	movs	r3, #2
 8001b5a:	9300      	str	r3, [sp, #0]
 8001b5c:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001b60:	2178      	movs	r1, #120	; 0x78
 8001b62:	4814      	ldr	r0, [pc, #80]	; (8001bb4 <FreqMenu_DrawPresetMenu+0x54c>)
 8001b64:	f00c faba 	bl	800e0dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100KHz", 	120, menu_pos_y7, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001b68:	7a7b      	ldrb	r3, [r7, #9]
 8001b6a:	b29a      	uxth	r2, r3
 8001b6c:	2300      	movs	r3, #0
 8001b6e:	9301      	str	r3, [sp, #4]
 8001b70:	2302      	movs	r3, #2
 8001b72:	9300      	str	r3, [sp, #0]
 8001b74:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001b78:	2178      	movs	r1, #120	; 0x78
 8001b7a:	480f      	ldr	r0, [pc, #60]	; (8001bb8 <FreqMenu_DrawPresetMenu+0x550>)
 8001b7c:	f00c faae 	bl	800e0dc <ILI9341_Draw_Text>
				break;
 8001b80:	f000 bffe 	b.w	8002b80 <FreqMenu_DrawPresetMenu+0x1518>
 8001b84:	08012f20 	.word	0x08012f20
 8001b88:	08012f28 	.word	0x08012f28
 8001b8c:	08012f30 	.word	0x08012f30
 8001b90:	08012f38 	.word	0x08012f38
 8001b94:	08012f40 	.word	0x08012f40
 8001b98:	08012f48 	.word	0x08012f48
 8001b9c:	08012f50 	.word	0x08012f50
 8001ba0:	08012f58 	.word	0x08012f58
 8001ba4:	08012f60 	.word	0x08012f60
 8001ba8:	08012f68 	.word	0x08012f68
 8001bac:	08012f70 	.word	0x08012f70
 8001bb0:	08012f78 	.word	0x08012f78
 8001bb4:	08012f80 	.word	0x08012f80
 8001bb8:	08012f88 	.word	0x08012f88
				ILI9341_Draw_Text("- 1Hz", 		5, menu_pos_y1, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001bbc:	7bfb      	ldrb	r3, [r7, #15]
 8001bbe:	b29a      	uxth	r2, r3
 8001bc0:	2300      	movs	r3, #0
 8001bc2:	9301      	str	r3, [sp, #4]
 8001bc4:	2302      	movs	r3, #2
 8001bc6:	9300      	str	r3, [sp, #0]
 8001bc8:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001bcc:	2105      	movs	r1, #5
 8001bce:	48a5      	ldr	r0, [pc, #660]	; (8001e64 <FreqMenu_DrawPresetMenu+0x7fc>)
 8001bd0:	f00c fa84 	bl	800e0dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10Hz", 	5, menu_pos_y2, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001bd4:	7bbb      	ldrb	r3, [r7, #14]
 8001bd6:	b29a      	uxth	r2, r3
 8001bd8:	2300      	movs	r3, #0
 8001bda:	9301      	str	r3, [sp, #4]
 8001bdc:	2302      	movs	r3, #2
 8001bde:	9300      	str	r3, [sp, #0]
 8001be0:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001be4:	2105      	movs	r1, #5
 8001be6:	48a0      	ldr	r0, [pc, #640]	; (8001e68 <FreqMenu_DrawPresetMenu+0x800>)
 8001be8:	f00c fa78 	bl	800e0dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50Hz", 	5, menu_pos_y3, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001bec:	7b7b      	ldrb	r3, [r7, #13]
 8001bee:	b29a      	uxth	r2, r3
 8001bf0:	2300      	movs	r3, #0
 8001bf2:	9301      	str	r3, [sp, #4]
 8001bf4:	2302      	movs	r3, #2
 8001bf6:	9300      	str	r3, [sp, #0]
 8001bf8:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001bfc:	2105      	movs	r1, #5
 8001bfe:	489b      	ldr	r0, [pc, #620]	; (8001e6c <FreqMenu_DrawPresetMenu+0x804>)
 8001c00:	f00c fa6c 	bl	800e0dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100Hz", 	5, menu_pos_y4, HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 8001c04:	7b3b      	ldrb	r3, [r7, #12]
 8001c06:	b29a      	uxth	r2, r3
 8001c08:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 8001c0c:	9301      	str	r3, [sp, #4]
 8001c0e:	2302      	movs	r3, #2
 8001c10:	9300      	str	r3, [sp, #0]
 8001c12:	2300      	movs	r3, #0
 8001c14:	2105      	movs	r1, #5
 8001c16:	4896      	ldr	r0, [pc, #600]	; (8001e70 <FreqMenu_DrawPresetMenu+0x808>)
 8001c18:	f00c fa60 	bl	800e0dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 250Hz", 	5, menu_pos_y5, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001c1c:	7afb      	ldrb	r3, [r7, #11]
 8001c1e:	b29a      	uxth	r2, r3
 8001c20:	2300      	movs	r3, #0
 8001c22:	9301      	str	r3, [sp, #4]
 8001c24:	2302      	movs	r3, #2
 8001c26:	9300      	str	r3, [sp, #0]
 8001c28:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001c2c:	2105      	movs	r1, #5
 8001c2e:	4891      	ldr	r0, [pc, #580]	; (8001e74 <FreqMenu_DrawPresetMenu+0x80c>)
 8001c30:	f00c fa54 	bl	800e0dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 500Hz",	5, menu_pos_y6, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001c34:	7abb      	ldrb	r3, [r7, #10]
 8001c36:	b29a      	uxth	r2, r3
 8001c38:	2300      	movs	r3, #0
 8001c3a:	9301      	str	r3, [sp, #4]
 8001c3c:	2302      	movs	r3, #2
 8001c3e:	9300      	str	r3, [sp, #0]
 8001c40:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001c44:	2105      	movs	r1, #5
 8001c46:	488c      	ldr	r0, [pc, #560]	; (8001e78 <FreqMenu_DrawPresetMenu+0x810>)
 8001c48:	f00c fa48 	bl	800e0dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 750Hz", 	5, menu_pos_y7, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001c4c:	7a7b      	ldrb	r3, [r7, #9]
 8001c4e:	b29a      	uxth	r2, r3
 8001c50:	2300      	movs	r3, #0
 8001c52:	9301      	str	r3, [sp, #4]
 8001c54:	2302      	movs	r3, #2
 8001c56:	9300      	str	r3, [sp, #0]
 8001c58:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001c5c:	2105      	movs	r1, #5
 8001c5e:	4887      	ldr	r0, [pc, #540]	; (8001e7c <FreqMenu_DrawPresetMenu+0x814>)
 8001c60:	f00c fa3c 	bl	800e0dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 1KHz", 	120, menu_pos_y1, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001c64:	7bfb      	ldrb	r3, [r7, #15]
 8001c66:	b29a      	uxth	r2, r3
 8001c68:	2300      	movs	r3, #0
 8001c6a:	9301      	str	r3, [sp, #4]
 8001c6c:	2302      	movs	r3, #2
 8001c6e:	9300      	str	r3, [sp, #0]
 8001c70:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001c74:	2178      	movs	r1, #120	; 0x78
 8001c76:	4882      	ldr	r0, [pc, #520]	; (8001e80 <FreqMenu_DrawPresetMenu+0x818>)
 8001c78:	f00c fa30 	bl	800e0dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 5KHz", 	120, menu_pos_y2, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001c7c:	7bbb      	ldrb	r3, [r7, #14]
 8001c7e:	b29a      	uxth	r2, r3
 8001c80:	2300      	movs	r3, #0
 8001c82:	9301      	str	r3, [sp, #4]
 8001c84:	2302      	movs	r3, #2
 8001c86:	9300      	str	r3, [sp, #0]
 8001c88:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001c8c:	2178      	movs	r1, #120	; 0x78
 8001c8e:	487d      	ldr	r0, [pc, #500]	; (8001e84 <FreqMenu_DrawPresetMenu+0x81c>)
 8001c90:	f00c fa24 	bl	800e0dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10KHz", 	120, menu_pos_y3, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001c94:	7b7b      	ldrb	r3, [r7, #13]
 8001c96:	b29a      	uxth	r2, r3
 8001c98:	2300      	movs	r3, #0
 8001c9a:	9301      	str	r3, [sp, #4]
 8001c9c:	2302      	movs	r3, #2
 8001c9e:	9300      	str	r3, [sp, #0]
 8001ca0:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001ca4:	2178      	movs	r1, #120	; 0x78
 8001ca6:	4878      	ldr	r0, [pc, #480]	; (8001e88 <FreqMenu_DrawPresetMenu+0x820>)
 8001ca8:	f00c fa18 	bl	800e0dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 25KHz", 	120, menu_pos_y4, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001cac:	7b3b      	ldrb	r3, [r7, #12]
 8001cae:	b29a      	uxth	r2, r3
 8001cb0:	2300      	movs	r3, #0
 8001cb2:	9301      	str	r3, [sp, #4]
 8001cb4:	2302      	movs	r3, #2
 8001cb6:	9300      	str	r3, [sp, #0]
 8001cb8:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001cbc:	2178      	movs	r1, #120	; 0x78
 8001cbe:	4873      	ldr	r0, [pc, #460]	; (8001e8c <FreqMenu_DrawPresetMenu+0x824>)
 8001cc0:	f00c fa0c 	bl	800e0dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50KHz", 	120, menu_pos_y5, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001cc4:	7afb      	ldrb	r3, [r7, #11]
 8001cc6:	b29a      	uxth	r2, r3
 8001cc8:	2300      	movs	r3, #0
 8001cca:	9301      	str	r3, [sp, #4]
 8001ccc:	2302      	movs	r3, #2
 8001cce:	9300      	str	r3, [sp, #0]
 8001cd0:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001cd4:	2178      	movs	r1, #120	; 0x78
 8001cd6:	486e      	ldr	r0, [pc, #440]	; (8001e90 <FreqMenu_DrawPresetMenu+0x828>)
 8001cd8:	f00c fa00 	bl	800e0dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 75KHz",	120, menu_pos_y6, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001cdc:	7abb      	ldrb	r3, [r7, #10]
 8001cde:	b29a      	uxth	r2, r3
 8001ce0:	2300      	movs	r3, #0
 8001ce2:	9301      	str	r3, [sp, #4]
 8001ce4:	2302      	movs	r3, #2
 8001ce6:	9300      	str	r3, [sp, #0]
 8001ce8:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001cec:	2178      	movs	r1, #120	; 0x78
 8001cee:	4869      	ldr	r0, [pc, #420]	; (8001e94 <FreqMenu_DrawPresetMenu+0x82c>)
 8001cf0:	f00c f9f4 	bl	800e0dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100KHz", 	120, menu_pos_y7, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001cf4:	7a7b      	ldrb	r3, [r7, #9]
 8001cf6:	b29a      	uxth	r2, r3
 8001cf8:	2300      	movs	r3, #0
 8001cfa:	9301      	str	r3, [sp, #4]
 8001cfc:	2302      	movs	r3, #2
 8001cfe:	9300      	str	r3, [sp, #0]
 8001d00:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001d04:	2178      	movs	r1, #120	; 0x78
 8001d06:	4864      	ldr	r0, [pc, #400]	; (8001e98 <FreqMenu_DrawPresetMenu+0x830>)
 8001d08:	f00c f9e8 	bl	800e0dc <ILI9341_Draw_Text>
				break;
 8001d0c:	f000 bf38 	b.w	8002b80 <FreqMenu_DrawPresetMenu+0x1518>
				ILI9341_Draw_Text("- 1Hz", 		5, menu_pos_y1, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001d10:	7bfb      	ldrb	r3, [r7, #15]
 8001d12:	b29a      	uxth	r2, r3
 8001d14:	2300      	movs	r3, #0
 8001d16:	9301      	str	r3, [sp, #4]
 8001d18:	2302      	movs	r3, #2
 8001d1a:	9300      	str	r3, [sp, #0]
 8001d1c:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001d20:	2105      	movs	r1, #5
 8001d22:	4850      	ldr	r0, [pc, #320]	; (8001e64 <FreqMenu_DrawPresetMenu+0x7fc>)
 8001d24:	f00c f9da 	bl	800e0dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10Hz", 	5, menu_pos_y2, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001d28:	7bbb      	ldrb	r3, [r7, #14]
 8001d2a:	b29a      	uxth	r2, r3
 8001d2c:	2300      	movs	r3, #0
 8001d2e:	9301      	str	r3, [sp, #4]
 8001d30:	2302      	movs	r3, #2
 8001d32:	9300      	str	r3, [sp, #0]
 8001d34:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001d38:	2105      	movs	r1, #5
 8001d3a:	484b      	ldr	r0, [pc, #300]	; (8001e68 <FreqMenu_DrawPresetMenu+0x800>)
 8001d3c:	f00c f9ce 	bl	800e0dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50Hz", 	5, menu_pos_y3, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001d40:	7b7b      	ldrb	r3, [r7, #13]
 8001d42:	b29a      	uxth	r2, r3
 8001d44:	2300      	movs	r3, #0
 8001d46:	9301      	str	r3, [sp, #4]
 8001d48:	2302      	movs	r3, #2
 8001d4a:	9300      	str	r3, [sp, #0]
 8001d4c:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001d50:	2105      	movs	r1, #5
 8001d52:	4846      	ldr	r0, [pc, #280]	; (8001e6c <FreqMenu_DrawPresetMenu+0x804>)
 8001d54:	f00c f9c2 	bl	800e0dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100Hz", 	5, menu_pos_y4, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001d58:	7b3b      	ldrb	r3, [r7, #12]
 8001d5a:	b29a      	uxth	r2, r3
 8001d5c:	2300      	movs	r3, #0
 8001d5e:	9301      	str	r3, [sp, #4]
 8001d60:	2302      	movs	r3, #2
 8001d62:	9300      	str	r3, [sp, #0]
 8001d64:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001d68:	2105      	movs	r1, #5
 8001d6a:	4841      	ldr	r0, [pc, #260]	; (8001e70 <FreqMenu_DrawPresetMenu+0x808>)
 8001d6c:	f00c f9b6 	bl	800e0dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 250Hz", 	5, menu_pos_y5, HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 8001d70:	7afb      	ldrb	r3, [r7, #11]
 8001d72:	b29a      	uxth	r2, r3
 8001d74:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 8001d78:	9301      	str	r3, [sp, #4]
 8001d7a:	2302      	movs	r3, #2
 8001d7c:	9300      	str	r3, [sp, #0]
 8001d7e:	2300      	movs	r3, #0
 8001d80:	2105      	movs	r1, #5
 8001d82:	483c      	ldr	r0, [pc, #240]	; (8001e74 <FreqMenu_DrawPresetMenu+0x80c>)
 8001d84:	f00c f9aa 	bl	800e0dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 500Hz",	5, menu_pos_y6, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001d88:	7abb      	ldrb	r3, [r7, #10]
 8001d8a:	b29a      	uxth	r2, r3
 8001d8c:	2300      	movs	r3, #0
 8001d8e:	9301      	str	r3, [sp, #4]
 8001d90:	2302      	movs	r3, #2
 8001d92:	9300      	str	r3, [sp, #0]
 8001d94:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001d98:	2105      	movs	r1, #5
 8001d9a:	4837      	ldr	r0, [pc, #220]	; (8001e78 <FreqMenu_DrawPresetMenu+0x810>)
 8001d9c:	f00c f99e 	bl	800e0dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 750Hz", 	5, menu_pos_y7, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001da0:	7a7b      	ldrb	r3, [r7, #9]
 8001da2:	b29a      	uxth	r2, r3
 8001da4:	2300      	movs	r3, #0
 8001da6:	9301      	str	r3, [sp, #4]
 8001da8:	2302      	movs	r3, #2
 8001daa:	9300      	str	r3, [sp, #0]
 8001dac:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001db0:	2105      	movs	r1, #5
 8001db2:	4832      	ldr	r0, [pc, #200]	; (8001e7c <FreqMenu_DrawPresetMenu+0x814>)
 8001db4:	f00c f992 	bl	800e0dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 1KHz", 	120, menu_pos_y1, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001db8:	7bfb      	ldrb	r3, [r7, #15]
 8001dba:	b29a      	uxth	r2, r3
 8001dbc:	2300      	movs	r3, #0
 8001dbe:	9301      	str	r3, [sp, #4]
 8001dc0:	2302      	movs	r3, #2
 8001dc2:	9300      	str	r3, [sp, #0]
 8001dc4:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001dc8:	2178      	movs	r1, #120	; 0x78
 8001dca:	482d      	ldr	r0, [pc, #180]	; (8001e80 <FreqMenu_DrawPresetMenu+0x818>)
 8001dcc:	f00c f986 	bl	800e0dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 5KHz", 	120, menu_pos_y2, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001dd0:	7bbb      	ldrb	r3, [r7, #14]
 8001dd2:	b29a      	uxth	r2, r3
 8001dd4:	2300      	movs	r3, #0
 8001dd6:	9301      	str	r3, [sp, #4]
 8001dd8:	2302      	movs	r3, #2
 8001dda:	9300      	str	r3, [sp, #0]
 8001ddc:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001de0:	2178      	movs	r1, #120	; 0x78
 8001de2:	4828      	ldr	r0, [pc, #160]	; (8001e84 <FreqMenu_DrawPresetMenu+0x81c>)
 8001de4:	f00c f97a 	bl	800e0dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10KHz", 	120, menu_pos_y3, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001de8:	7b7b      	ldrb	r3, [r7, #13]
 8001dea:	b29a      	uxth	r2, r3
 8001dec:	2300      	movs	r3, #0
 8001dee:	9301      	str	r3, [sp, #4]
 8001df0:	2302      	movs	r3, #2
 8001df2:	9300      	str	r3, [sp, #0]
 8001df4:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001df8:	2178      	movs	r1, #120	; 0x78
 8001dfa:	4823      	ldr	r0, [pc, #140]	; (8001e88 <FreqMenu_DrawPresetMenu+0x820>)
 8001dfc:	f00c f96e 	bl	800e0dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 25KHz", 	120, menu_pos_y4, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001e00:	7b3b      	ldrb	r3, [r7, #12]
 8001e02:	b29a      	uxth	r2, r3
 8001e04:	2300      	movs	r3, #0
 8001e06:	9301      	str	r3, [sp, #4]
 8001e08:	2302      	movs	r3, #2
 8001e0a:	9300      	str	r3, [sp, #0]
 8001e0c:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001e10:	2178      	movs	r1, #120	; 0x78
 8001e12:	481e      	ldr	r0, [pc, #120]	; (8001e8c <FreqMenu_DrawPresetMenu+0x824>)
 8001e14:	f00c f962 	bl	800e0dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50KHz", 	120, menu_pos_y5, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001e18:	7afb      	ldrb	r3, [r7, #11]
 8001e1a:	b29a      	uxth	r2, r3
 8001e1c:	2300      	movs	r3, #0
 8001e1e:	9301      	str	r3, [sp, #4]
 8001e20:	2302      	movs	r3, #2
 8001e22:	9300      	str	r3, [sp, #0]
 8001e24:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001e28:	2178      	movs	r1, #120	; 0x78
 8001e2a:	4819      	ldr	r0, [pc, #100]	; (8001e90 <FreqMenu_DrawPresetMenu+0x828>)
 8001e2c:	f00c f956 	bl	800e0dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 75KHz",	120, menu_pos_y6, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001e30:	7abb      	ldrb	r3, [r7, #10]
 8001e32:	b29a      	uxth	r2, r3
 8001e34:	2300      	movs	r3, #0
 8001e36:	9301      	str	r3, [sp, #4]
 8001e38:	2302      	movs	r3, #2
 8001e3a:	9300      	str	r3, [sp, #0]
 8001e3c:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001e40:	2178      	movs	r1, #120	; 0x78
 8001e42:	4814      	ldr	r0, [pc, #80]	; (8001e94 <FreqMenu_DrawPresetMenu+0x82c>)
 8001e44:	f00c f94a 	bl	800e0dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100KHz", 	120, menu_pos_y7, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001e48:	7a7b      	ldrb	r3, [r7, #9]
 8001e4a:	b29a      	uxth	r2, r3
 8001e4c:	2300      	movs	r3, #0
 8001e4e:	9301      	str	r3, [sp, #4]
 8001e50:	2302      	movs	r3, #2
 8001e52:	9300      	str	r3, [sp, #0]
 8001e54:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001e58:	2178      	movs	r1, #120	; 0x78
 8001e5a:	480f      	ldr	r0, [pc, #60]	; (8001e98 <FreqMenu_DrawPresetMenu+0x830>)
 8001e5c:	f00c f93e 	bl	800e0dc <ILI9341_Draw_Text>
				break;
 8001e60:	f000 be8e 	b.w	8002b80 <FreqMenu_DrawPresetMenu+0x1518>
 8001e64:	08012f20 	.word	0x08012f20
 8001e68:	08012f28 	.word	0x08012f28
 8001e6c:	08012f30 	.word	0x08012f30
 8001e70:	08012f38 	.word	0x08012f38
 8001e74:	08012f40 	.word	0x08012f40
 8001e78:	08012f48 	.word	0x08012f48
 8001e7c:	08012f50 	.word	0x08012f50
 8001e80:	08012f58 	.word	0x08012f58
 8001e84:	08012f60 	.word	0x08012f60
 8001e88:	08012f68 	.word	0x08012f68
 8001e8c:	08012f70 	.word	0x08012f70
 8001e90:	08012f78 	.word	0x08012f78
 8001e94:	08012f80 	.word	0x08012f80
 8001e98:	08012f88 	.word	0x08012f88
				ILI9341_Draw_Text("- 1Hz", 		5, menu_pos_y1, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001e9c:	7bfb      	ldrb	r3, [r7, #15]
 8001e9e:	b29a      	uxth	r2, r3
 8001ea0:	2300      	movs	r3, #0
 8001ea2:	9301      	str	r3, [sp, #4]
 8001ea4:	2302      	movs	r3, #2
 8001ea6:	9300      	str	r3, [sp, #0]
 8001ea8:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001eac:	2105      	movs	r1, #5
 8001eae:	48a5      	ldr	r0, [pc, #660]	; (8002144 <FreqMenu_DrawPresetMenu+0xadc>)
 8001eb0:	f00c f914 	bl	800e0dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10Hz", 	5, menu_pos_y2, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001eb4:	7bbb      	ldrb	r3, [r7, #14]
 8001eb6:	b29a      	uxth	r2, r3
 8001eb8:	2300      	movs	r3, #0
 8001eba:	9301      	str	r3, [sp, #4]
 8001ebc:	2302      	movs	r3, #2
 8001ebe:	9300      	str	r3, [sp, #0]
 8001ec0:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001ec4:	2105      	movs	r1, #5
 8001ec6:	48a0      	ldr	r0, [pc, #640]	; (8002148 <FreqMenu_DrawPresetMenu+0xae0>)
 8001ec8:	f00c f908 	bl	800e0dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50Hz", 	5, menu_pos_y3, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001ecc:	7b7b      	ldrb	r3, [r7, #13]
 8001ece:	b29a      	uxth	r2, r3
 8001ed0:	2300      	movs	r3, #0
 8001ed2:	9301      	str	r3, [sp, #4]
 8001ed4:	2302      	movs	r3, #2
 8001ed6:	9300      	str	r3, [sp, #0]
 8001ed8:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001edc:	2105      	movs	r1, #5
 8001ede:	489b      	ldr	r0, [pc, #620]	; (800214c <FreqMenu_DrawPresetMenu+0xae4>)
 8001ee0:	f00c f8fc 	bl	800e0dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100Hz", 	5, menu_pos_y4, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001ee4:	7b3b      	ldrb	r3, [r7, #12]
 8001ee6:	b29a      	uxth	r2, r3
 8001ee8:	2300      	movs	r3, #0
 8001eea:	9301      	str	r3, [sp, #4]
 8001eec:	2302      	movs	r3, #2
 8001eee:	9300      	str	r3, [sp, #0]
 8001ef0:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001ef4:	2105      	movs	r1, #5
 8001ef6:	4896      	ldr	r0, [pc, #600]	; (8002150 <FreqMenu_DrawPresetMenu+0xae8>)
 8001ef8:	f00c f8f0 	bl	800e0dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 250Hz", 	5, menu_pos_y5, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001efc:	7afb      	ldrb	r3, [r7, #11]
 8001efe:	b29a      	uxth	r2, r3
 8001f00:	2300      	movs	r3, #0
 8001f02:	9301      	str	r3, [sp, #4]
 8001f04:	2302      	movs	r3, #2
 8001f06:	9300      	str	r3, [sp, #0]
 8001f08:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001f0c:	2105      	movs	r1, #5
 8001f0e:	4891      	ldr	r0, [pc, #580]	; (8002154 <FreqMenu_DrawPresetMenu+0xaec>)
 8001f10:	f00c f8e4 	bl	800e0dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 500Hz",	5, menu_pos_y6, HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 8001f14:	7abb      	ldrb	r3, [r7, #10]
 8001f16:	b29a      	uxth	r2, r3
 8001f18:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 8001f1c:	9301      	str	r3, [sp, #4]
 8001f1e:	2302      	movs	r3, #2
 8001f20:	9300      	str	r3, [sp, #0]
 8001f22:	2300      	movs	r3, #0
 8001f24:	2105      	movs	r1, #5
 8001f26:	488c      	ldr	r0, [pc, #560]	; (8002158 <FreqMenu_DrawPresetMenu+0xaf0>)
 8001f28:	f00c f8d8 	bl	800e0dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 750Hz", 	5, menu_pos_y7, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001f2c:	7a7b      	ldrb	r3, [r7, #9]
 8001f2e:	b29a      	uxth	r2, r3
 8001f30:	2300      	movs	r3, #0
 8001f32:	9301      	str	r3, [sp, #4]
 8001f34:	2302      	movs	r3, #2
 8001f36:	9300      	str	r3, [sp, #0]
 8001f38:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001f3c:	2105      	movs	r1, #5
 8001f3e:	4887      	ldr	r0, [pc, #540]	; (800215c <FreqMenu_DrawPresetMenu+0xaf4>)
 8001f40:	f00c f8cc 	bl	800e0dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 1KHz", 	120, menu_pos_y1, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001f44:	7bfb      	ldrb	r3, [r7, #15]
 8001f46:	b29a      	uxth	r2, r3
 8001f48:	2300      	movs	r3, #0
 8001f4a:	9301      	str	r3, [sp, #4]
 8001f4c:	2302      	movs	r3, #2
 8001f4e:	9300      	str	r3, [sp, #0]
 8001f50:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001f54:	2178      	movs	r1, #120	; 0x78
 8001f56:	4882      	ldr	r0, [pc, #520]	; (8002160 <FreqMenu_DrawPresetMenu+0xaf8>)
 8001f58:	f00c f8c0 	bl	800e0dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 5KHz", 	120, menu_pos_y2, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001f5c:	7bbb      	ldrb	r3, [r7, #14]
 8001f5e:	b29a      	uxth	r2, r3
 8001f60:	2300      	movs	r3, #0
 8001f62:	9301      	str	r3, [sp, #4]
 8001f64:	2302      	movs	r3, #2
 8001f66:	9300      	str	r3, [sp, #0]
 8001f68:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001f6c:	2178      	movs	r1, #120	; 0x78
 8001f6e:	487d      	ldr	r0, [pc, #500]	; (8002164 <FreqMenu_DrawPresetMenu+0xafc>)
 8001f70:	f00c f8b4 	bl	800e0dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10KHz", 	120, menu_pos_y3, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001f74:	7b7b      	ldrb	r3, [r7, #13]
 8001f76:	b29a      	uxth	r2, r3
 8001f78:	2300      	movs	r3, #0
 8001f7a:	9301      	str	r3, [sp, #4]
 8001f7c:	2302      	movs	r3, #2
 8001f7e:	9300      	str	r3, [sp, #0]
 8001f80:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001f84:	2178      	movs	r1, #120	; 0x78
 8001f86:	4878      	ldr	r0, [pc, #480]	; (8002168 <FreqMenu_DrawPresetMenu+0xb00>)
 8001f88:	f00c f8a8 	bl	800e0dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 25KHz", 	120, menu_pos_y4, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001f8c:	7b3b      	ldrb	r3, [r7, #12]
 8001f8e:	b29a      	uxth	r2, r3
 8001f90:	2300      	movs	r3, #0
 8001f92:	9301      	str	r3, [sp, #4]
 8001f94:	2302      	movs	r3, #2
 8001f96:	9300      	str	r3, [sp, #0]
 8001f98:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001f9c:	2178      	movs	r1, #120	; 0x78
 8001f9e:	4873      	ldr	r0, [pc, #460]	; (800216c <FreqMenu_DrawPresetMenu+0xb04>)
 8001fa0:	f00c f89c 	bl	800e0dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50KHz", 	120, menu_pos_y5, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001fa4:	7afb      	ldrb	r3, [r7, #11]
 8001fa6:	b29a      	uxth	r2, r3
 8001fa8:	2300      	movs	r3, #0
 8001faa:	9301      	str	r3, [sp, #4]
 8001fac:	2302      	movs	r3, #2
 8001fae:	9300      	str	r3, [sp, #0]
 8001fb0:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001fb4:	2178      	movs	r1, #120	; 0x78
 8001fb6:	486e      	ldr	r0, [pc, #440]	; (8002170 <FreqMenu_DrawPresetMenu+0xb08>)
 8001fb8:	f00c f890 	bl	800e0dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 75KHz",	120, menu_pos_y6, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001fbc:	7abb      	ldrb	r3, [r7, #10]
 8001fbe:	b29a      	uxth	r2, r3
 8001fc0:	2300      	movs	r3, #0
 8001fc2:	9301      	str	r3, [sp, #4]
 8001fc4:	2302      	movs	r3, #2
 8001fc6:	9300      	str	r3, [sp, #0]
 8001fc8:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001fcc:	2178      	movs	r1, #120	; 0x78
 8001fce:	4869      	ldr	r0, [pc, #420]	; (8002174 <FreqMenu_DrawPresetMenu+0xb0c>)
 8001fd0:	f00c f884 	bl	800e0dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100KHz", 	120, menu_pos_y7, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001fd4:	7a7b      	ldrb	r3, [r7, #9]
 8001fd6:	b29a      	uxth	r2, r3
 8001fd8:	2300      	movs	r3, #0
 8001fda:	9301      	str	r3, [sp, #4]
 8001fdc:	2302      	movs	r3, #2
 8001fde:	9300      	str	r3, [sp, #0]
 8001fe0:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001fe4:	2178      	movs	r1, #120	; 0x78
 8001fe6:	4864      	ldr	r0, [pc, #400]	; (8002178 <FreqMenu_DrawPresetMenu+0xb10>)
 8001fe8:	f00c f878 	bl	800e0dc <ILI9341_Draw_Text>
				break;
 8001fec:	f000 bdc8 	b.w	8002b80 <FreqMenu_DrawPresetMenu+0x1518>
				ILI9341_Draw_Text("- 1Hz", 		5, menu_pos_y1, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001ff0:	7bfb      	ldrb	r3, [r7, #15]
 8001ff2:	b29a      	uxth	r2, r3
 8001ff4:	2300      	movs	r3, #0
 8001ff6:	9301      	str	r3, [sp, #4]
 8001ff8:	2302      	movs	r3, #2
 8001ffa:	9300      	str	r3, [sp, #0]
 8001ffc:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002000:	2105      	movs	r1, #5
 8002002:	4850      	ldr	r0, [pc, #320]	; (8002144 <FreqMenu_DrawPresetMenu+0xadc>)
 8002004:	f00c f86a 	bl	800e0dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10Hz", 	5, menu_pos_y2, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002008:	7bbb      	ldrb	r3, [r7, #14]
 800200a:	b29a      	uxth	r2, r3
 800200c:	2300      	movs	r3, #0
 800200e:	9301      	str	r3, [sp, #4]
 8002010:	2302      	movs	r3, #2
 8002012:	9300      	str	r3, [sp, #0]
 8002014:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002018:	2105      	movs	r1, #5
 800201a:	484b      	ldr	r0, [pc, #300]	; (8002148 <FreqMenu_DrawPresetMenu+0xae0>)
 800201c:	f00c f85e 	bl	800e0dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50Hz", 	5, menu_pos_y3, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002020:	7b7b      	ldrb	r3, [r7, #13]
 8002022:	b29a      	uxth	r2, r3
 8002024:	2300      	movs	r3, #0
 8002026:	9301      	str	r3, [sp, #4]
 8002028:	2302      	movs	r3, #2
 800202a:	9300      	str	r3, [sp, #0]
 800202c:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002030:	2105      	movs	r1, #5
 8002032:	4846      	ldr	r0, [pc, #280]	; (800214c <FreqMenu_DrawPresetMenu+0xae4>)
 8002034:	f00c f852 	bl	800e0dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100Hz", 	5, menu_pos_y4, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002038:	7b3b      	ldrb	r3, [r7, #12]
 800203a:	b29a      	uxth	r2, r3
 800203c:	2300      	movs	r3, #0
 800203e:	9301      	str	r3, [sp, #4]
 8002040:	2302      	movs	r3, #2
 8002042:	9300      	str	r3, [sp, #0]
 8002044:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002048:	2105      	movs	r1, #5
 800204a:	4841      	ldr	r0, [pc, #260]	; (8002150 <FreqMenu_DrawPresetMenu+0xae8>)
 800204c:	f00c f846 	bl	800e0dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 250Hz", 	5, menu_pos_y5, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002050:	7afb      	ldrb	r3, [r7, #11]
 8002052:	b29a      	uxth	r2, r3
 8002054:	2300      	movs	r3, #0
 8002056:	9301      	str	r3, [sp, #4]
 8002058:	2302      	movs	r3, #2
 800205a:	9300      	str	r3, [sp, #0]
 800205c:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002060:	2105      	movs	r1, #5
 8002062:	483c      	ldr	r0, [pc, #240]	; (8002154 <FreqMenu_DrawPresetMenu+0xaec>)
 8002064:	f00c f83a 	bl	800e0dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 500Hz",	5, menu_pos_y6, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002068:	7abb      	ldrb	r3, [r7, #10]
 800206a:	b29a      	uxth	r2, r3
 800206c:	2300      	movs	r3, #0
 800206e:	9301      	str	r3, [sp, #4]
 8002070:	2302      	movs	r3, #2
 8002072:	9300      	str	r3, [sp, #0]
 8002074:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002078:	2105      	movs	r1, #5
 800207a:	4837      	ldr	r0, [pc, #220]	; (8002158 <FreqMenu_DrawPresetMenu+0xaf0>)
 800207c:	f00c f82e 	bl	800e0dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 750Hz", 	5, menu_pos_y7, HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 8002080:	7a7b      	ldrb	r3, [r7, #9]
 8002082:	b29a      	uxth	r2, r3
 8002084:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 8002088:	9301      	str	r3, [sp, #4]
 800208a:	2302      	movs	r3, #2
 800208c:	9300      	str	r3, [sp, #0]
 800208e:	2300      	movs	r3, #0
 8002090:	2105      	movs	r1, #5
 8002092:	4832      	ldr	r0, [pc, #200]	; (800215c <FreqMenu_DrawPresetMenu+0xaf4>)
 8002094:	f00c f822 	bl	800e0dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 1KHz", 	120, menu_pos_y1, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002098:	7bfb      	ldrb	r3, [r7, #15]
 800209a:	b29a      	uxth	r2, r3
 800209c:	2300      	movs	r3, #0
 800209e:	9301      	str	r3, [sp, #4]
 80020a0:	2302      	movs	r3, #2
 80020a2:	9300      	str	r3, [sp, #0]
 80020a4:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80020a8:	2178      	movs	r1, #120	; 0x78
 80020aa:	482d      	ldr	r0, [pc, #180]	; (8002160 <FreqMenu_DrawPresetMenu+0xaf8>)
 80020ac:	f00c f816 	bl	800e0dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 5KHz", 	120, menu_pos_y2, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80020b0:	7bbb      	ldrb	r3, [r7, #14]
 80020b2:	b29a      	uxth	r2, r3
 80020b4:	2300      	movs	r3, #0
 80020b6:	9301      	str	r3, [sp, #4]
 80020b8:	2302      	movs	r3, #2
 80020ba:	9300      	str	r3, [sp, #0]
 80020bc:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80020c0:	2178      	movs	r1, #120	; 0x78
 80020c2:	4828      	ldr	r0, [pc, #160]	; (8002164 <FreqMenu_DrawPresetMenu+0xafc>)
 80020c4:	f00c f80a 	bl	800e0dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10KHz", 	120, menu_pos_y3, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80020c8:	7b7b      	ldrb	r3, [r7, #13]
 80020ca:	b29a      	uxth	r2, r3
 80020cc:	2300      	movs	r3, #0
 80020ce:	9301      	str	r3, [sp, #4]
 80020d0:	2302      	movs	r3, #2
 80020d2:	9300      	str	r3, [sp, #0]
 80020d4:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80020d8:	2178      	movs	r1, #120	; 0x78
 80020da:	4823      	ldr	r0, [pc, #140]	; (8002168 <FreqMenu_DrawPresetMenu+0xb00>)
 80020dc:	f00b fffe 	bl	800e0dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 25KHz", 	120, menu_pos_y4, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80020e0:	7b3b      	ldrb	r3, [r7, #12]
 80020e2:	b29a      	uxth	r2, r3
 80020e4:	2300      	movs	r3, #0
 80020e6:	9301      	str	r3, [sp, #4]
 80020e8:	2302      	movs	r3, #2
 80020ea:	9300      	str	r3, [sp, #0]
 80020ec:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80020f0:	2178      	movs	r1, #120	; 0x78
 80020f2:	481e      	ldr	r0, [pc, #120]	; (800216c <FreqMenu_DrawPresetMenu+0xb04>)
 80020f4:	f00b fff2 	bl	800e0dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50KHz", 	120, menu_pos_y5, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80020f8:	7afb      	ldrb	r3, [r7, #11]
 80020fa:	b29a      	uxth	r2, r3
 80020fc:	2300      	movs	r3, #0
 80020fe:	9301      	str	r3, [sp, #4]
 8002100:	2302      	movs	r3, #2
 8002102:	9300      	str	r3, [sp, #0]
 8002104:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002108:	2178      	movs	r1, #120	; 0x78
 800210a:	4819      	ldr	r0, [pc, #100]	; (8002170 <FreqMenu_DrawPresetMenu+0xb08>)
 800210c:	f00b ffe6 	bl	800e0dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 75KHz",	120, menu_pos_y6, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002110:	7abb      	ldrb	r3, [r7, #10]
 8002112:	b29a      	uxth	r2, r3
 8002114:	2300      	movs	r3, #0
 8002116:	9301      	str	r3, [sp, #4]
 8002118:	2302      	movs	r3, #2
 800211a:	9300      	str	r3, [sp, #0]
 800211c:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002120:	2178      	movs	r1, #120	; 0x78
 8002122:	4814      	ldr	r0, [pc, #80]	; (8002174 <FreqMenu_DrawPresetMenu+0xb0c>)
 8002124:	f00b ffda 	bl	800e0dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100KHz", 	120, menu_pos_y7, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002128:	7a7b      	ldrb	r3, [r7, #9]
 800212a:	b29a      	uxth	r2, r3
 800212c:	2300      	movs	r3, #0
 800212e:	9301      	str	r3, [sp, #4]
 8002130:	2302      	movs	r3, #2
 8002132:	9300      	str	r3, [sp, #0]
 8002134:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002138:	2178      	movs	r1, #120	; 0x78
 800213a:	480f      	ldr	r0, [pc, #60]	; (8002178 <FreqMenu_DrawPresetMenu+0xb10>)
 800213c:	f00b ffce 	bl	800e0dc <ILI9341_Draw_Text>
				break;
 8002140:	f000 bd1e 	b.w	8002b80 <FreqMenu_DrawPresetMenu+0x1518>
 8002144:	08012f20 	.word	0x08012f20
 8002148:	08012f28 	.word	0x08012f28
 800214c:	08012f30 	.word	0x08012f30
 8002150:	08012f38 	.word	0x08012f38
 8002154:	08012f40 	.word	0x08012f40
 8002158:	08012f48 	.word	0x08012f48
 800215c:	08012f50 	.word	0x08012f50
 8002160:	08012f58 	.word	0x08012f58
 8002164:	08012f60 	.word	0x08012f60
 8002168:	08012f68 	.word	0x08012f68
 800216c:	08012f70 	.word	0x08012f70
 8002170:	08012f78 	.word	0x08012f78
 8002174:	08012f80 	.word	0x08012f80
 8002178:	08012f88 	.word	0x08012f88
				ILI9341_Draw_Text("- 1Hz", 		5, menu_pos_y1, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800217c:	7bfb      	ldrb	r3, [r7, #15]
 800217e:	b29a      	uxth	r2, r3
 8002180:	2300      	movs	r3, #0
 8002182:	9301      	str	r3, [sp, #4]
 8002184:	2302      	movs	r3, #2
 8002186:	9300      	str	r3, [sp, #0]
 8002188:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800218c:	2105      	movs	r1, #5
 800218e:	48a5      	ldr	r0, [pc, #660]	; (8002424 <FreqMenu_DrawPresetMenu+0xdbc>)
 8002190:	f00b ffa4 	bl	800e0dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10Hz", 	5, menu_pos_y2, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002194:	7bbb      	ldrb	r3, [r7, #14]
 8002196:	b29a      	uxth	r2, r3
 8002198:	2300      	movs	r3, #0
 800219a:	9301      	str	r3, [sp, #4]
 800219c:	2302      	movs	r3, #2
 800219e:	9300      	str	r3, [sp, #0]
 80021a0:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80021a4:	2105      	movs	r1, #5
 80021a6:	48a0      	ldr	r0, [pc, #640]	; (8002428 <FreqMenu_DrawPresetMenu+0xdc0>)
 80021a8:	f00b ff98 	bl	800e0dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50Hz", 	5, menu_pos_y3, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80021ac:	7b7b      	ldrb	r3, [r7, #13]
 80021ae:	b29a      	uxth	r2, r3
 80021b0:	2300      	movs	r3, #0
 80021b2:	9301      	str	r3, [sp, #4]
 80021b4:	2302      	movs	r3, #2
 80021b6:	9300      	str	r3, [sp, #0]
 80021b8:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80021bc:	2105      	movs	r1, #5
 80021be:	489b      	ldr	r0, [pc, #620]	; (800242c <FreqMenu_DrawPresetMenu+0xdc4>)
 80021c0:	f00b ff8c 	bl	800e0dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100Hz", 	5, menu_pos_y4, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80021c4:	7b3b      	ldrb	r3, [r7, #12]
 80021c6:	b29a      	uxth	r2, r3
 80021c8:	2300      	movs	r3, #0
 80021ca:	9301      	str	r3, [sp, #4]
 80021cc:	2302      	movs	r3, #2
 80021ce:	9300      	str	r3, [sp, #0]
 80021d0:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80021d4:	2105      	movs	r1, #5
 80021d6:	4896      	ldr	r0, [pc, #600]	; (8002430 <FreqMenu_DrawPresetMenu+0xdc8>)
 80021d8:	f00b ff80 	bl	800e0dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 250Hz", 	5, menu_pos_y5, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80021dc:	7afb      	ldrb	r3, [r7, #11]
 80021de:	b29a      	uxth	r2, r3
 80021e0:	2300      	movs	r3, #0
 80021e2:	9301      	str	r3, [sp, #4]
 80021e4:	2302      	movs	r3, #2
 80021e6:	9300      	str	r3, [sp, #0]
 80021e8:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80021ec:	2105      	movs	r1, #5
 80021ee:	4891      	ldr	r0, [pc, #580]	; (8002434 <FreqMenu_DrawPresetMenu+0xdcc>)
 80021f0:	f00b ff74 	bl	800e0dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 500Hz",	5, menu_pos_y6, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80021f4:	7abb      	ldrb	r3, [r7, #10]
 80021f6:	b29a      	uxth	r2, r3
 80021f8:	2300      	movs	r3, #0
 80021fa:	9301      	str	r3, [sp, #4]
 80021fc:	2302      	movs	r3, #2
 80021fe:	9300      	str	r3, [sp, #0]
 8002200:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002204:	2105      	movs	r1, #5
 8002206:	488c      	ldr	r0, [pc, #560]	; (8002438 <FreqMenu_DrawPresetMenu+0xdd0>)
 8002208:	f00b ff68 	bl	800e0dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 750Hz", 	5, menu_pos_y7, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800220c:	7a7b      	ldrb	r3, [r7, #9]
 800220e:	b29a      	uxth	r2, r3
 8002210:	2300      	movs	r3, #0
 8002212:	9301      	str	r3, [sp, #4]
 8002214:	2302      	movs	r3, #2
 8002216:	9300      	str	r3, [sp, #0]
 8002218:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800221c:	2105      	movs	r1, #5
 800221e:	4887      	ldr	r0, [pc, #540]	; (800243c <FreqMenu_DrawPresetMenu+0xdd4>)
 8002220:	f00b ff5c 	bl	800e0dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 1KHz", 	120, menu_pos_y1, HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 8002224:	7bfb      	ldrb	r3, [r7, #15]
 8002226:	b29a      	uxth	r2, r3
 8002228:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 800222c:	9301      	str	r3, [sp, #4]
 800222e:	2302      	movs	r3, #2
 8002230:	9300      	str	r3, [sp, #0]
 8002232:	2300      	movs	r3, #0
 8002234:	2178      	movs	r1, #120	; 0x78
 8002236:	4882      	ldr	r0, [pc, #520]	; (8002440 <FreqMenu_DrawPresetMenu+0xdd8>)
 8002238:	f00b ff50 	bl	800e0dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 5KHz", 	120, menu_pos_y2, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800223c:	7bbb      	ldrb	r3, [r7, #14]
 800223e:	b29a      	uxth	r2, r3
 8002240:	2300      	movs	r3, #0
 8002242:	9301      	str	r3, [sp, #4]
 8002244:	2302      	movs	r3, #2
 8002246:	9300      	str	r3, [sp, #0]
 8002248:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800224c:	2178      	movs	r1, #120	; 0x78
 800224e:	487d      	ldr	r0, [pc, #500]	; (8002444 <FreqMenu_DrawPresetMenu+0xddc>)
 8002250:	f00b ff44 	bl	800e0dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10KHz", 	120, menu_pos_y3, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002254:	7b7b      	ldrb	r3, [r7, #13]
 8002256:	b29a      	uxth	r2, r3
 8002258:	2300      	movs	r3, #0
 800225a:	9301      	str	r3, [sp, #4]
 800225c:	2302      	movs	r3, #2
 800225e:	9300      	str	r3, [sp, #0]
 8002260:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002264:	2178      	movs	r1, #120	; 0x78
 8002266:	4878      	ldr	r0, [pc, #480]	; (8002448 <FreqMenu_DrawPresetMenu+0xde0>)
 8002268:	f00b ff38 	bl	800e0dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 25KHz", 	120, menu_pos_y4, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800226c:	7b3b      	ldrb	r3, [r7, #12]
 800226e:	b29a      	uxth	r2, r3
 8002270:	2300      	movs	r3, #0
 8002272:	9301      	str	r3, [sp, #4]
 8002274:	2302      	movs	r3, #2
 8002276:	9300      	str	r3, [sp, #0]
 8002278:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800227c:	2178      	movs	r1, #120	; 0x78
 800227e:	4873      	ldr	r0, [pc, #460]	; (800244c <FreqMenu_DrawPresetMenu+0xde4>)
 8002280:	f00b ff2c 	bl	800e0dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50KHz", 	120, menu_pos_y5, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002284:	7afb      	ldrb	r3, [r7, #11]
 8002286:	b29a      	uxth	r2, r3
 8002288:	2300      	movs	r3, #0
 800228a:	9301      	str	r3, [sp, #4]
 800228c:	2302      	movs	r3, #2
 800228e:	9300      	str	r3, [sp, #0]
 8002290:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002294:	2178      	movs	r1, #120	; 0x78
 8002296:	486e      	ldr	r0, [pc, #440]	; (8002450 <FreqMenu_DrawPresetMenu+0xde8>)
 8002298:	f00b ff20 	bl	800e0dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 75KHz",	120, menu_pos_y6, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800229c:	7abb      	ldrb	r3, [r7, #10]
 800229e:	b29a      	uxth	r2, r3
 80022a0:	2300      	movs	r3, #0
 80022a2:	9301      	str	r3, [sp, #4]
 80022a4:	2302      	movs	r3, #2
 80022a6:	9300      	str	r3, [sp, #0]
 80022a8:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80022ac:	2178      	movs	r1, #120	; 0x78
 80022ae:	4869      	ldr	r0, [pc, #420]	; (8002454 <FreqMenu_DrawPresetMenu+0xdec>)
 80022b0:	f00b ff14 	bl	800e0dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100KHz", 	120, menu_pos_y7, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80022b4:	7a7b      	ldrb	r3, [r7, #9]
 80022b6:	b29a      	uxth	r2, r3
 80022b8:	2300      	movs	r3, #0
 80022ba:	9301      	str	r3, [sp, #4]
 80022bc:	2302      	movs	r3, #2
 80022be:	9300      	str	r3, [sp, #0]
 80022c0:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80022c4:	2178      	movs	r1, #120	; 0x78
 80022c6:	4864      	ldr	r0, [pc, #400]	; (8002458 <FreqMenu_DrawPresetMenu+0xdf0>)
 80022c8:	f00b ff08 	bl	800e0dc <ILI9341_Draw_Text>
				break;
 80022cc:	f000 bc58 	b.w	8002b80 <FreqMenu_DrawPresetMenu+0x1518>
				ILI9341_Draw_Text("- 1Hz", 		5, menu_pos_y1, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80022d0:	7bfb      	ldrb	r3, [r7, #15]
 80022d2:	b29a      	uxth	r2, r3
 80022d4:	2300      	movs	r3, #0
 80022d6:	9301      	str	r3, [sp, #4]
 80022d8:	2302      	movs	r3, #2
 80022da:	9300      	str	r3, [sp, #0]
 80022dc:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80022e0:	2105      	movs	r1, #5
 80022e2:	4850      	ldr	r0, [pc, #320]	; (8002424 <FreqMenu_DrawPresetMenu+0xdbc>)
 80022e4:	f00b fefa 	bl	800e0dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10Hz", 	5, menu_pos_y2, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80022e8:	7bbb      	ldrb	r3, [r7, #14]
 80022ea:	b29a      	uxth	r2, r3
 80022ec:	2300      	movs	r3, #0
 80022ee:	9301      	str	r3, [sp, #4]
 80022f0:	2302      	movs	r3, #2
 80022f2:	9300      	str	r3, [sp, #0]
 80022f4:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80022f8:	2105      	movs	r1, #5
 80022fa:	484b      	ldr	r0, [pc, #300]	; (8002428 <FreqMenu_DrawPresetMenu+0xdc0>)
 80022fc:	f00b feee 	bl	800e0dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50Hz", 	5, menu_pos_y3, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002300:	7b7b      	ldrb	r3, [r7, #13]
 8002302:	b29a      	uxth	r2, r3
 8002304:	2300      	movs	r3, #0
 8002306:	9301      	str	r3, [sp, #4]
 8002308:	2302      	movs	r3, #2
 800230a:	9300      	str	r3, [sp, #0]
 800230c:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002310:	2105      	movs	r1, #5
 8002312:	4846      	ldr	r0, [pc, #280]	; (800242c <FreqMenu_DrawPresetMenu+0xdc4>)
 8002314:	f00b fee2 	bl	800e0dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100Hz", 	5, menu_pos_y4, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002318:	7b3b      	ldrb	r3, [r7, #12]
 800231a:	b29a      	uxth	r2, r3
 800231c:	2300      	movs	r3, #0
 800231e:	9301      	str	r3, [sp, #4]
 8002320:	2302      	movs	r3, #2
 8002322:	9300      	str	r3, [sp, #0]
 8002324:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002328:	2105      	movs	r1, #5
 800232a:	4841      	ldr	r0, [pc, #260]	; (8002430 <FreqMenu_DrawPresetMenu+0xdc8>)
 800232c:	f00b fed6 	bl	800e0dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 250Hz", 	5, menu_pos_y5, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002330:	7afb      	ldrb	r3, [r7, #11]
 8002332:	b29a      	uxth	r2, r3
 8002334:	2300      	movs	r3, #0
 8002336:	9301      	str	r3, [sp, #4]
 8002338:	2302      	movs	r3, #2
 800233a:	9300      	str	r3, [sp, #0]
 800233c:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002340:	2105      	movs	r1, #5
 8002342:	483c      	ldr	r0, [pc, #240]	; (8002434 <FreqMenu_DrawPresetMenu+0xdcc>)
 8002344:	f00b feca 	bl	800e0dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 500Hz",	5, menu_pos_y6, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002348:	7abb      	ldrb	r3, [r7, #10]
 800234a:	b29a      	uxth	r2, r3
 800234c:	2300      	movs	r3, #0
 800234e:	9301      	str	r3, [sp, #4]
 8002350:	2302      	movs	r3, #2
 8002352:	9300      	str	r3, [sp, #0]
 8002354:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002358:	2105      	movs	r1, #5
 800235a:	4837      	ldr	r0, [pc, #220]	; (8002438 <FreqMenu_DrawPresetMenu+0xdd0>)
 800235c:	f00b febe 	bl	800e0dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 750Hz", 	5, menu_pos_y7, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002360:	7a7b      	ldrb	r3, [r7, #9]
 8002362:	b29a      	uxth	r2, r3
 8002364:	2300      	movs	r3, #0
 8002366:	9301      	str	r3, [sp, #4]
 8002368:	2302      	movs	r3, #2
 800236a:	9300      	str	r3, [sp, #0]
 800236c:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002370:	2105      	movs	r1, #5
 8002372:	4832      	ldr	r0, [pc, #200]	; (800243c <FreqMenu_DrawPresetMenu+0xdd4>)
 8002374:	f00b feb2 	bl	800e0dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 1KHz", 	120, menu_pos_y1, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002378:	7bfb      	ldrb	r3, [r7, #15]
 800237a:	b29a      	uxth	r2, r3
 800237c:	2300      	movs	r3, #0
 800237e:	9301      	str	r3, [sp, #4]
 8002380:	2302      	movs	r3, #2
 8002382:	9300      	str	r3, [sp, #0]
 8002384:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002388:	2178      	movs	r1, #120	; 0x78
 800238a:	482d      	ldr	r0, [pc, #180]	; (8002440 <FreqMenu_DrawPresetMenu+0xdd8>)
 800238c:	f00b fea6 	bl	800e0dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 5KHz", 	120, menu_pos_y2, HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 8002390:	7bbb      	ldrb	r3, [r7, #14]
 8002392:	b29a      	uxth	r2, r3
 8002394:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 8002398:	9301      	str	r3, [sp, #4]
 800239a:	2302      	movs	r3, #2
 800239c:	9300      	str	r3, [sp, #0]
 800239e:	2300      	movs	r3, #0
 80023a0:	2178      	movs	r1, #120	; 0x78
 80023a2:	4828      	ldr	r0, [pc, #160]	; (8002444 <FreqMenu_DrawPresetMenu+0xddc>)
 80023a4:	f00b fe9a 	bl	800e0dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10KHz", 	120, menu_pos_y3, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80023a8:	7b7b      	ldrb	r3, [r7, #13]
 80023aa:	b29a      	uxth	r2, r3
 80023ac:	2300      	movs	r3, #0
 80023ae:	9301      	str	r3, [sp, #4]
 80023b0:	2302      	movs	r3, #2
 80023b2:	9300      	str	r3, [sp, #0]
 80023b4:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80023b8:	2178      	movs	r1, #120	; 0x78
 80023ba:	4823      	ldr	r0, [pc, #140]	; (8002448 <FreqMenu_DrawPresetMenu+0xde0>)
 80023bc:	f00b fe8e 	bl	800e0dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 25KHz", 	120, menu_pos_y4, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80023c0:	7b3b      	ldrb	r3, [r7, #12]
 80023c2:	b29a      	uxth	r2, r3
 80023c4:	2300      	movs	r3, #0
 80023c6:	9301      	str	r3, [sp, #4]
 80023c8:	2302      	movs	r3, #2
 80023ca:	9300      	str	r3, [sp, #0]
 80023cc:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80023d0:	2178      	movs	r1, #120	; 0x78
 80023d2:	481e      	ldr	r0, [pc, #120]	; (800244c <FreqMenu_DrawPresetMenu+0xde4>)
 80023d4:	f00b fe82 	bl	800e0dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50KHz", 	120, menu_pos_y5, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80023d8:	7afb      	ldrb	r3, [r7, #11]
 80023da:	b29a      	uxth	r2, r3
 80023dc:	2300      	movs	r3, #0
 80023de:	9301      	str	r3, [sp, #4]
 80023e0:	2302      	movs	r3, #2
 80023e2:	9300      	str	r3, [sp, #0]
 80023e4:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80023e8:	2178      	movs	r1, #120	; 0x78
 80023ea:	4819      	ldr	r0, [pc, #100]	; (8002450 <FreqMenu_DrawPresetMenu+0xde8>)
 80023ec:	f00b fe76 	bl	800e0dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 75KHz",	120, menu_pos_y6, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80023f0:	7abb      	ldrb	r3, [r7, #10]
 80023f2:	b29a      	uxth	r2, r3
 80023f4:	2300      	movs	r3, #0
 80023f6:	9301      	str	r3, [sp, #4]
 80023f8:	2302      	movs	r3, #2
 80023fa:	9300      	str	r3, [sp, #0]
 80023fc:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002400:	2178      	movs	r1, #120	; 0x78
 8002402:	4814      	ldr	r0, [pc, #80]	; (8002454 <FreqMenu_DrawPresetMenu+0xdec>)
 8002404:	f00b fe6a 	bl	800e0dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100KHz", 	120, menu_pos_y7, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002408:	7a7b      	ldrb	r3, [r7, #9]
 800240a:	b29a      	uxth	r2, r3
 800240c:	2300      	movs	r3, #0
 800240e:	9301      	str	r3, [sp, #4]
 8002410:	2302      	movs	r3, #2
 8002412:	9300      	str	r3, [sp, #0]
 8002414:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002418:	2178      	movs	r1, #120	; 0x78
 800241a:	480f      	ldr	r0, [pc, #60]	; (8002458 <FreqMenu_DrawPresetMenu+0xdf0>)
 800241c:	f00b fe5e 	bl	800e0dc <ILI9341_Draw_Text>
				break;
 8002420:	e3ae      	b.n	8002b80 <FreqMenu_DrawPresetMenu+0x1518>
 8002422:	bf00      	nop
 8002424:	08012f20 	.word	0x08012f20
 8002428:	08012f28 	.word	0x08012f28
 800242c:	08012f30 	.word	0x08012f30
 8002430:	08012f38 	.word	0x08012f38
 8002434:	08012f40 	.word	0x08012f40
 8002438:	08012f48 	.word	0x08012f48
 800243c:	08012f50 	.word	0x08012f50
 8002440:	08012f58 	.word	0x08012f58
 8002444:	08012f60 	.word	0x08012f60
 8002448:	08012f68 	.word	0x08012f68
 800244c:	08012f70 	.word	0x08012f70
 8002450:	08012f78 	.word	0x08012f78
 8002454:	08012f80 	.word	0x08012f80
 8002458:	08012f88 	.word	0x08012f88
				ILI9341_Draw_Text("- 1Hz", 		5, menu_pos_y1, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800245c:	7bfb      	ldrb	r3, [r7, #15]
 800245e:	b29a      	uxth	r2, r3
 8002460:	2300      	movs	r3, #0
 8002462:	9301      	str	r3, [sp, #4]
 8002464:	2302      	movs	r3, #2
 8002466:	9300      	str	r3, [sp, #0]
 8002468:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800246c:	2105      	movs	r1, #5
 800246e:	48a4      	ldr	r0, [pc, #656]	; (8002700 <FreqMenu_DrawPresetMenu+0x1098>)
 8002470:	f00b fe34 	bl	800e0dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10Hz", 	5, menu_pos_y2, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002474:	7bbb      	ldrb	r3, [r7, #14]
 8002476:	b29a      	uxth	r2, r3
 8002478:	2300      	movs	r3, #0
 800247a:	9301      	str	r3, [sp, #4]
 800247c:	2302      	movs	r3, #2
 800247e:	9300      	str	r3, [sp, #0]
 8002480:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002484:	2105      	movs	r1, #5
 8002486:	489f      	ldr	r0, [pc, #636]	; (8002704 <FreqMenu_DrawPresetMenu+0x109c>)
 8002488:	f00b fe28 	bl	800e0dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50Hz", 	5, menu_pos_y3, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800248c:	7b7b      	ldrb	r3, [r7, #13]
 800248e:	b29a      	uxth	r2, r3
 8002490:	2300      	movs	r3, #0
 8002492:	9301      	str	r3, [sp, #4]
 8002494:	2302      	movs	r3, #2
 8002496:	9300      	str	r3, [sp, #0]
 8002498:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800249c:	2105      	movs	r1, #5
 800249e:	489a      	ldr	r0, [pc, #616]	; (8002708 <FreqMenu_DrawPresetMenu+0x10a0>)
 80024a0:	f00b fe1c 	bl	800e0dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100Hz", 	5, menu_pos_y4, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80024a4:	7b3b      	ldrb	r3, [r7, #12]
 80024a6:	b29a      	uxth	r2, r3
 80024a8:	2300      	movs	r3, #0
 80024aa:	9301      	str	r3, [sp, #4]
 80024ac:	2302      	movs	r3, #2
 80024ae:	9300      	str	r3, [sp, #0]
 80024b0:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80024b4:	2105      	movs	r1, #5
 80024b6:	4895      	ldr	r0, [pc, #596]	; (800270c <FreqMenu_DrawPresetMenu+0x10a4>)
 80024b8:	f00b fe10 	bl	800e0dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 250Hz", 	5, menu_pos_y5, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80024bc:	7afb      	ldrb	r3, [r7, #11]
 80024be:	b29a      	uxth	r2, r3
 80024c0:	2300      	movs	r3, #0
 80024c2:	9301      	str	r3, [sp, #4]
 80024c4:	2302      	movs	r3, #2
 80024c6:	9300      	str	r3, [sp, #0]
 80024c8:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80024cc:	2105      	movs	r1, #5
 80024ce:	4890      	ldr	r0, [pc, #576]	; (8002710 <FreqMenu_DrawPresetMenu+0x10a8>)
 80024d0:	f00b fe04 	bl	800e0dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 500Hz",	5, menu_pos_y6, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80024d4:	7abb      	ldrb	r3, [r7, #10]
 80024d6:	b29a      	uxth	r2, r3
 80024d8:	2300      	movs	r3, #0
 80024da:	9301      	str	r3, [sp, #4]
 80024dc:	2302      	movs	r3, #2
 80024de:	9300      	str	r3, [sp, #0]
 80024e0:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80024e4:	2105      	movs	r1, #5
 80024e6:	488b      	ldr	r0, [pc, #556]	; (8002714 <FreqMenu_DrawPresetMenu+0x10ac>)
 80024e8:	f00b fdf8 	bl	800e0dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 750Hz", 	5, menu_pos_y7, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80024ec:	7a7b      	ldrb	r3, [r7, #9]
 80024ee:	b29a      	uxth	r2, r3
 80024f0:	2300      	movs	r3, #0
 80024f2:	9301      	str	r3, [sp, #4]
 80024f4:	2302      	movs	r3, #2
 80024f6:	9300      	str	r3, [sp, #0]
 80024f8:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80024fc:	2105      	movs	r1, #5
 80024fe:	4886      	ldr	r0, [pc, #536]	; (8002718 <FreqMenu_DrawPresetMenu+0x10b0>)
 8002500:	f00b fdec 	bl	800e0dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 1KHz", 	120, menu_pos_y1, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002504:	7bfb      	ldrb	r3, [r7, #15]
 8002506:	b29a      	uxth	r2, r3
 8002508:	2300      	movs	r3, #0
 800250a:	9301      	str	r3, [sp, #4]
 800250c:	2302      	movs	r3, #2
 800250e:	9300      	str	r3, [sp, #0]
 8002510:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002514:	2178      	movs	r1, #120	; 0x78
 8002516:	4881      	ldr	r0, [pc, #516]	; (800271c <FreqMenu_DrawPresetMenu+0x10b4>)
 8002518:	f00b fde0 	bl	800e0dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 5KHz", 	120, menu_pos_y2, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800251c:	7bbb      	ldrb	r3, [r7, #14]
 800251e:	b29a      	uxth	r2, r3
 8002520:	2300      	movs	r3, #0
 8002522:	9301      	str	r3, [sp, #4]
 8002524:	2302      	movs	r3, #2
 8002526:	9300      	str	r3, [sp, #0]
 8002528:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800252c:	2178      	movs	r1, #120	; 0x78
 800252e:	487c      	ldr	r0, [pc, #496]	; (8002720 <FreqMenu_DrawPresetMenu+0x10b8>)
 8002530:	f00b fdd4 	bl	800e0dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10KHz", 	120, menu_pos_y3, HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 8002534:	7b7b      	ldrb	r3, [r7, #13]
 8002536:	b29a      	uxth	r2, r3
 8002538:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 800253c:	9301      	str	r3, [sp, #4]
 800253e:	2302      	movs	r3, #2
 8002540:	9300      	str	r3, [sp, #0]
 8002542:	2300      	movs	r3, #0
 8002544:	2178      	movs	r1, #120	; 0x78
 8002546:	4877      	ldr	r0, [pc, #476]	; (8002724 <FreqMenu_DrawPresetMenu+0x10bc>)
 8002548:	f00b fdc8 	bl	800e0dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 25KHz", 	120, menu_pos_y4, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800254c:	7b3b      	ldrb	r3, [r7, #12]
 800254e:	b29a      	uxth	r2, r3
 8002550:	2300      	movs	r3, #0
 8002552:	9301      	str	r3, [sp, #4]
 8002554:	2302      	movs	r3, #2
 8002556:	9300      	str	r3, [sp, #0]
 8002558:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800255c:	2178      	movs	r1, #120	; 0x78
 800255e:	4872      	ldr	r0, [pc, #456]	; (8002728 <FreqMenu_DrawPresetMenu+0x10c0>)
 8002560:	f00b fdbc 	bl	800e0dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50KHz", 	120, menu_pos_y5, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002564:	7afb      	ldrb	r3, [r7, #11]
 8002566:	b29a      	uxth	r2, r3
 8002568:	2300      	movs	r3, #0
 800256a:	9301      	str	r3, [sp, #4]
 800256c:	2302      	movs	r3, #2
 800256e:	9300      	str	r3, [sp, #0]
 8002570:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002574:	2178      	movs	r1, #120	; 0x78
 8002576:	486d      	ldr	r0, [pc, #436]	; (800272c <FreqMenu_DrawPresetMenu+0x10c4>)
 8002578:	f00b fdb0 	bl	800e0dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 75KHz",	120, menu_pos_y6, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800257c:	7abb      	ldrb	r3, [r7, #10]
 800257e:	b29a      	uxth	r2, r3
 8002580:	2300      	movs	r3, #0
 8002582:	9301      	str	r3, [sp, #4]
 8002584:	2302      	movs	r3, #2
 8002586:	9300      	str	r3, [sp, #0]
 8002588:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800258c:	2178      	movs	r1, #120	; 0x78
 800258e:	4868      	ldr	r0, [pc, #416]	; (8002730 <FreqMenu_DrawPresetMenu+0x10c8>)
 8002590:	f00b fda4 	bl	800e0dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100KHz", 	120, menu_pos_y7, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002594:	7a7b      	ldrb	r3, [r7, #9]
 8002596:	b29a      	uxth	r2, r3
 8002598:	2300      	movs	r3, #0
 800259a:	9301      	str	r3, [sp, #4]
 800259c:	2302      	movs	r3, #2
 800259e:	9300      	str	r3, [sp, #0]
 80025a0:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80025a4:	2178      	movs	r1, #120	; 0x78
 80025a6:	4863      	ldr	r0, [pc, #396]	; (8002734 <FreqMenu_DrawPresetMenu+0x10cc>)
 80025a8:	f00b fd98 	bl	800e0dc <ILI9341_Draw_Text>
				break;
 80025ac:	e2e8      	b.n	8002b80 <FreqMenu_DrawPresetMenu+0x1518>
				ILI9341_Draw_Text("- 1Hz", 		5, menu_pos_y1, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80025ae:	7bfb      	ldrb	r3, [r7, #15]
 80025b0:	b29a      	uxth	r2, r3
 80025b2:	2300      	movs	r3, #0
 80025b4:	9301      	str	r3, [sp, #4]
 80025b6:	2302      	movs	r3, #2
 80025b8:	9300      	str	r3, [sp, #0]
 80025ba:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80025be:	2105      	movs	r1, #5
 80025c0:	484f      	ldr	r0, [pc, #316]	; (8002700 <FreqMenu_DrawPresetMenu+0x1098>)
 80025c2:	f00b fd8b 	bl	800e0dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10Hz", 	5, menu_pos_y2, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80025c6:	7bbb      	ldrb	r3, [r7, #14]
 80025c8:	b29a      	uxth	r2, r3
 80025ca:	2300      	movs	r3, #0
 80025cc:	9301      	str	r3, [sp, #4]
 80025ce:	2302      	movs	r3, #2
 80025d0:	9300      	str	r3, [sp, #0]
 80025d2:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80025d6:	2105      	movs	r1, #5
 80025d8:	484a      	ldr	r0, [pc, #296]	; (8002704 <FreqMenu_DrawPresetMenu+0x109c>)
 80025da:	f00b fd7f 	bl	800e0dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50Hz", 	5, menu_pos_y3, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80025de:	7b7b      	ldrb	r3, [r7, #13]
 80025e0:	b29a      	uxth	r2, r3
 80025e2:	2300      	movs	r3, #0
 80025e4:	9301      	str	r3, [sp, #4]
 80025e6:	2302      	movs	r3, #2
 80025e8:	9300      	str	r3, [sp, #0]
 80025ea:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80025ee:	2105      	movs	r1, #5
 80025f0:	4845      	ldr	r0, [pc, #276]	; (8002708 <FreqMenu_DrawPresetMenu+0x10a0>)
 80025f2:	f00b fd73 	bl	800e0dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100Hz", 	5, menu_pos_y4, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80025f6:	7b3b      	ldrb	r3, [r7, #12]
 80025f8:	b29a      	uxth	r2, r3
 80025fa:	2300      	movs	r3, #0
 80025fc:	9301      	str	r3, [sp, #4]
 80025fe:	2302      	movs	r3, #2
 8002600:	9300      	str	r3, [sp, #0]
 8002602:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002606:	2105      	movs	r1, #5
 8002608:	4840      	ldr	r0, [pc, #256]	; (800270c <FreqMenu_DrawPresetMenu+0x10a4>)
 800260a:	f00b fd67 	bl	800e0dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 250Hz", 	5, menu_pos_y5, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800260e:	7afb      	ldrb	r3, [r7, #11]
 8002610:	b29a      	uxth	r2, r3
 8002612:	2300      	movs	r3, #0
 8002614:	9301      	str	r3, [sp, #4]
 8002616:	2302      	movs	r3, #2
 8002618:	9300      	str	r3, [sp, #0]
 800261a:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800261e:	2105      	movs	r1, #5
 8002620:	483b      	ldr	r0, [pc, #236]	; (8002710 <FreqMenu_DrawPresetMenu+0x10a8>)
 8002622:	f00b fd5b 	bl	800e0dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 500Hz",	5, menu_pos_y6, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002626:	7abb      	ldrb	r3, [r7, #10]
 8002628:	b29a      	uxth	r2, r3
 800262a:	2300      	movs	r3, #0
 800262c:	9301      	str	r3, [sp, #4]
 800262e:	2302      	movs	r3, #2
 8002630:	9300      	str	r3, [sp, #0]
 8002632:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002636:	2105      	movs	r1, #5
 8002638:	4836      	ldr	r0, [pc, #216]	; (8002714 <FreqMenu_DrawPresetMenu+0x10ac>)
 800263a:	f00b fd4f 	bl	800e0dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 750Hz", 	5, menu_pos_y7, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800263e:	7a7b      	ldrb	r3, [r7, #9]
 8002640:	b29a      	uxth	r2, r3
 8002642:	2300      	movs	r3, #0
 8002644:	9301      	str	r3, [sp, #4]
 8002646:	2302      	movs	r3, #2
 8002648:	9300      	str	r3, [sp, #0]
 800264a:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800264e:	2105      	movs	r1, #5
 8002650:	4831      	ldr	r0, [pc, #196]	; (8002718 <FreqMenu_DrawPresetMenu+0x10b0>)
 8002652:	f00b fd43 	bl	800e0dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 1KHz", 	120, menu_pos_y1, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002656:	7bfb      	ldrb	r3, [r7, #15]
 8002658:	b29a      	uxth	r2, r3
 800265a:	2300      	movs	r3, #0
 800265c:	9301      	str	r3, [sp, #4]
 800265e:	2302      	movs	r3, #2
 8002660:	9300      	str	r3, [sp, #0]
 8002662:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002666:	2178      	movs	r1, #120	; 0x78
 8002668:	482c      	ldr	r0, [pc, #176]	; (800271c <FreqMenu_DrawPresetMenu+0x10b4>)
 800266a:	f00b fd37 	bl	800e0dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 5KHz", 	120, menu_pos_y2, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800266e:	7bbb      	ldrb	r3, [r7, #14]
 8002670:	b29a      	uxth	r2, r3
 8002672:	2300      	movs	r3, #0
 8002674:	9301      	str	r3, [sp, #4]
 8002676:	2302      	movs	r3, #2
 8002678:	9300      	str	r3, [sp, #0]
 800267a:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800267e:	2178      	movs	r1, #120	; 0x78
 8002680:	4827      	ldr	r0, [pc, #156]	; (8002720 <FreqMenu_DrawPresetMenu+0x10b8>)
 8002682:	f00b fd2b 	bl	800e0dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10KHz", 	120, menu_pos_y3, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002686:	7b7b      	ldrb	r3, [r7, #13]
 8002688:	b29a      	uxth	r2, r3
 800268a:	2300      	movs	r3, #0
 800268c:	9301      	str	r3, [sp, #4]
 800268e:	2302      	movs	r3, #2
 8002690:	9300      	str	r3, [sp, #0]
 8002692:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002696:	2178      	movs	r1, #120	; 0x78
 8002698:	4822      	ldr	r0, [pc, #136]	; (8002724 <FreqMenu_DrawPresetMenu+0x10bc>)
 800269a:	f00b fd1f 	bl	800e0dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 25KHz", 	120, menu_pos_y4, HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 800269e:	7b3b      	ldrb	r3, [r7, #12]
 80026a0:	b29a      	uxth	r2, r3
 80026a2:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 80026a6:	9301      	str	r3, [sp, #4]
 80026a8:	2302      	movs	r3, #2
 80026aa:	9300      	str	r3, [sp, #0]
 80026ac:	2300      	movs	r3, #0
 80026ae:	2178      	movs	r1, #120	; 0x78
 80026b0:	481d      	ldr	r0, [pc, #116]	; (8002728 <FreqMenu_DrawPresetMenu+0x10c0>)
 80026b2:	f00b fd13 	bl	800e0dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50KHz", 	120, menu_pos_y5, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80026b6:	7afb      	ldrb	r3, [r7, #11]
 80026b8:	b29a      	uxth	r2, r3
 80026ba:	2300      	movs	r3, #0
 80026bc:	9301      	str	r3, [sp, #4]
 80026be:	2302      	movs	r3, #2
 80026c0:	9300      	str	r3, [sp, #0]
 80026c2:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80026c6:	2178      	movs	r1, #120	; 0x78
 80026c8:	4818      	ldr	r0, [pc, #96]	; (800272c <FreqMenu_DrawPresetMenu+0x10c4>)
 80026ca:	f00b fd07 	bl	800e0dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 75KHz",	120, menu_pos_y6, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80026ce:	7abb      	ldrb	r3, [r7, #10]
 80026d0:	b29a      	uxth	r2, r3
 80026d2:	2300      	movs	r3, #0
 80026d4:	9301      	str	r3, [sp, #4]
 80026d6:	2302      	movs	r3, #2
 80026d8:	9300      	str	r3, [sp, #0]
 80026da:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80026de:	2178      	movs	r1, #120	; 0x78
 80026e0:	4813      	ldr	r0, [pc, #76]	; (8002730 <FreqMenu_DrawPresetMenu+0x10c8>)
 80026e2:	f00b fcfb 	bl	800e0dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100KHz", 	120, menu_pos_y7, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80026e6:	7a7b      	ldrb	r3, [r7, #9]
 80026e8:	b29a      	uxth	r2, r3
 80026ea:	2300      	movs	r3, #0
 80026ec:	9301      	str	r3, [sp, #4]
 80026ee:	2302      	movs	r3, #2
 80026f0:	9300      	str	r3, [sp, #0]
 80026f2:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80026f6:	2178      	movs	r1, #120	; 0x78
 80026f8:	480e      	ldr	r0, [pc, #56]	; (8002734 <FreqMenu_DrawPresetMenu+0x10cc>)
 80026fa:	f00b fcef 	bl	800e0dc <ILI9341_Draw_Text>
				break;
 80026fe:	e23f      	b.n	8002b80 <FreqMenu_DrawPresetMenu+0x1518>
 8002700:	08012f20 	.word	0x08012f20
 8002704:	08012f28 	.word	0x08012f28
 8002708:	08012f30 	.word	0x08012f30
 800270c:	08012f38 	.word	0x08012f38
 8002710:	08012f40 	.word	0x08012f40
 8002714:	08012f48 	.word	0x08012f48
 8002718:	08012f50 	.word	0x08012f50
 800271c:	08012f58 	.word	0x08012f58
 8002720:	08012f60 	.word	0x08012f60
 8002724:	08012f68 	.word	0x08012f68
 8002728:	08012f70 	.word	0x08012f70
 800272c:	08012f78 	.word	0x08012f78
 8002730:	08012f80 	.word	0x08012f80
 8002734:	08012f88 	.word	0x08012f88
				ILI9341_Draw_Text("- 1Hz", 		5, menu_pos_y1, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002738:	7bfb      	ldrb	r3, [r7, #15]
 800273a:	b29a      	uxth	r2, r3
 800273c:	2300      	movs	r3, #0
 800273e:	9301      	str	r3, [sp, #4]
 8002740:	2302      	movs	r3, #2
 8002742:	9300      	str	r3, [sp, #0]
 8002744:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002748:	2105      	movs	r1, #5
 800274a:	48a4      	ldr	r0, [pc, #656]	; (80029dc <FreqMenu_DrawPresetMenu+0x1374>)
 800274c:	f00b fcc6 	bl	800e0dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10Hz", 	5, menu_pos_y2, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002750:	7bbb      	ldrb	r3, [r7, #14]
 8002752:	b29a      	uxth	r2, r3
 8002754:	2300      	movs	r3, #0
 8002756:	9301      	str	r3, [sp, #4]
 8002758:	2302      	movs	r3, #2
 800275a:	9300      	str	r3, [sp, #0]
 800275c:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002760:	2105      	movs	r1, #5
 8002762:	489f      	ldr	r0, [pc, #636]	; (80029e0 <FreqMenu_DrawPresetMenu+0x1378>)
 8002764:	f00b fcba 	bl	800e0dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50Hz", 	5, menu_pos_y3, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002768:	7b7b      	ldrb	r3, [r7, #13]
 800276a:	b29a      	uxth	r2, r3
 800276c:	2300      	movs	r3, #0
 800276e:	9301      	str	r3, [sp, #4]
 8002770:	2302      	movs	r3, #2
 8002772:	9300      	str	r3, [sp, #0]
 8002774:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002778:	2105      	movs	r1, #5
 800277a:	489a      	ldr	r0, [pc, #616]	; (80029e4 <FreqMenu_DrawPresetMenu+0x137c>)
 800277c:	f00b fcae 	bl	800e0dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100Hz", 	5, menu_pos_y4, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002780:	7b3b      	ldrb	r3, [r7, #12]
 8002782:	b29a      	uxth	r2, r3
 8002784:	2300      	movs	r3, #0
 8002786:	9301      	str	r3, [sp, #4]
 8002788:	2302      	movs	r3, #2
 800278a:	9300      	str	r3, [sp, #0]
 800278c:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002790:	2105      	movs	r1, #5
 8002792:	4895      	ldr	r0, [pc, #596]	; (80029e8 <FreqMenu_DrawPresetMenu+0x1380>)
 8002794:	f00b fca2 	bl	800e0dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 250Hz", 	5, menu_pos_y5, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002798:	7afb      	ldrb	r3, [r7, #11]
 800279a:	b29a      	uxth	r2, r3
 800279c:	2300      	movs	r3, #0
 800279e:	9301      	str	r3, [sp, #4]
 80027a0:	2302      	movs	r3, #2
 80027a2:	9300      	str	r3, [sp, #0]
 80027a4:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80027a8:	2105      	movs	r1, #5
 80027aa:	4890      	ldr	r0, [pc, #576]	; (80029ec <FreqMenu_DrawPresetMenu+0x1384>)
 80027ac:	f00b fc96 	bl	800e0dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 500Hz",	5, menu_pos_y6, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80027b0:	7abb      	ldrb	r3, [r7, #10]
 80027b2:	b29a      	uxth	r2, r3
 80027b4:	2300      	movs	r3, #0
 80027b6:	9301      	str	r3, [sp, #4]
 80027b8:	2302      	movs	r3, #2
 80027ba:	9300      	str	r3, [sp, #0]
 80027bc:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80027c0:	2105      	movs	r1, #5
 80027c2:	488b      	ldr	r0, [pc, #556]	; (80029f0 <FreqMenu_DrawPresetMenu+0x1388>)
 80027c4:	f00b fc8a 	bl	800e0dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 750Hz", 	5, menu_pos_y7, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80027c8:	7a7b      	ldrb	r3, [r7, #9]
 80027ca:	b29a      	uxth	r2, r3
 80027cc:	2300      	movs	r3, #0
 80027ce:	9301      	str	r3, [sp, #4]
 80027d0:	2302      	movs	r3, #2
 80027d2:	9300      	str	r3, [sp, #0]
 80027d4:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80027d8:	2105      	movs	r1, #5
 80027da:	4886      	ldr	r0, [pc, #536]	; (80029f4 <FreqMenu_DrawPresetMenu+0x138c>)
 80027dc:	f00b fc7e 	bl	800e0dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 1KHz", 	120, menu_pos_y1, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80027e0:	7bfb      	ldrb	r3, [r7, #15]
 80027e2:	b29a      	uxth	r2, r3
 80027e4:	2300      	movs	r3, #0
 80027e6:	9301      	str	r3, [sp, #4]
 80027e8:	2302      	movs	r3, #2
 80027ea:	9300      	str	r3, [sp, #0]
 80027ec:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80027f0:	2178      	movs	r1, #120	; 0x78
 80027f2:	4881      	ldr	r0, [pc, #516]	; (80029f8 <FreqMenu_DrawPresetMenu+0x1390>)
 80027f4:	f00b fc72 	bl	800e0dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 5KHz", 	120, menu_pos_y2, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80027f8:	7bbb      	ldrb	r3, [r7, #14]
 80027fa:	b29a      	uxth	r2, r3
 80027fc:	2300      	movs	r3, #0
 80027fe:	9301      	str	r3, [sp, #4]
 8002800:	2302      	movs	r3, #2
 8002802:	9300      	str	r3, [sp, #0]
 8002804:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002808:	2178      	movs	r1, #120	; 0x78
 800280a:	487c      	ldr	r0, [pc, #496]	; (80029fc <FreqMenu_DrawPresetMenu+0x1394>)
 800280c:	f00b fc66 	bl	800e0dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10KHz", 	120, menu_pos_y3, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002810:	7b7b      	ldrb	r3, [r7, #13]
 8002812:	b29a      	uxth	r2, r3
 8002814:	2300      	movs	r3, #0
 8002816:	9301      	str	r3, [sp, #4]
 8002818:	2302      	movs	r3, #2
 800281a:	9300      	str	r3, [sp, #0]
 800281c:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002820:	2178      	movs	r1, #120	; 0x78
 8002822:	4877      	ldr	r0, [pc, #476]	; (8002a00 <FreqMenu_DrawPresetMenu+0x1398>)
 8002824:	f00b fc5a 	bl	800e0dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 25KHz", 	120, menu_pos_y4, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002828:	7b3b      	ldrb	r3, [r7, #12]
 800282a:	b29a      	uxth	r2, r3
 800282c:	2300      	movs	r3, #0
 800282e:	9301      	str	r3, [sp, #4]
 8002830:	2302      	movs	r3, #2
 8002832:	9300      	str	r3, [sp, #0]
 8002834:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002838:	2178      	movs	r1, #120	; 0x78
 800283a:	4872      	ldr	r0, [pc, #456]	; (8002a04 <FreqMenu_DrawPresetMenu+0x139c>)
 800283c:	f00b fc4e 	bl	800e0dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50KHz", 	120, menu_pos_y5, HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 8002840:	7afb      	ldrb	r3, [r7, #11]
 8002842:	b29a      	uxth	r2, r3
 8002844:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 8002848:	9301      	str	r3, [sp, #4]
 800284a:	2302      	movs	r3, #2
 800284c:	9300      	str	r3, [sp, #0]
 800284e:	2300      	movs	r3, #0
 8002850:	2178      	movs	r1, #120	; 0x78
 8002852:	486d      	ldr	r0, [pc, #436]	; (8002a08 <FreqMenu_DrawPresetMenu+0x13a0>)
 8002854:	f00b fc42 	bl	800e0dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 75KHz",	120, menu_pos_y6, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002858:	7abb      	ldrb	r3, [r7, #10]
 800285a:	b29a      	uxth	r2, r3
 800285c:	2300      	movs	r3, #0
 800285e:	9301      	str	r3, [sp, #4]
 8002860:	2302      	movs	r3, #2
 8002862:	9300      	str	r3, [sp, #0]
 8002864:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002868:	2178      	movs	r1, #120	; 0x78
 800286a:	4868      	ldr	r0, [pc, #416]	; (8002a0c <FreqMenu_DrawPresetMenu+0x13a4>)
 800286c:	f00b fc36 	bl	800e0dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100KHz", 	120, menu_pos_y7, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002870:	7a7b      	ldrb	r3, [r7, #9]
 8002872:	b29a      	uxth	r2, r3
 8002874:	2300      	movs	r3, #0
 8002876:	9301      	str	r3, [sp, #4]
 8002878:	2302      	movs	r3, #2
 800287a:	9300      	str	r3, [sp, #0]
 800287c:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002880:	2178      	movs	r1, #120	; 0x78
 8002882:	4863      	ldr	r0, [pc, #396]	; (8002a10 <FreqMenu_DrawPresetMenu+0x13a8>)
 8002884:	f00b fc2a 	bl	800e0dc <ILI9341_Draw_Text>
			break;
 8002888:	e17a      	b.n	8002b80 <FreqMenu_DrawPresetMenu+0x1518>
				ILI9341_Draw_Text("- 1Hz", 		5, menu_pos_y1, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800288a:	7bfb      	ldrb	r3, [r7, #15]
 800288c:	b29a      	uxth	r2, r3
 800288e:	2300      	movs	r3, #0
 8002890:	9301      	str	r3, [sp, #4]
 8002892:	2302      	movs	r3, #2
 8002894:	9300      	str	r3, [sp, #0]
 8002896:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800289a:	2105      	movs	r1, #5
 800289c:	484f      	ldr	r0, [pc, #316]	; (80029dc <FreqMenu_DrawPresetMenu+0x1374>)
 800289e:	f00b fc1d 	bl	800e0dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10Hz", 	5, menu_pos_y2, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80028a2:	7bbb      	ldrb	r3, [r7, #14]
 80028a4:	b29a      	uxth	r2, r3
 80028a6:	2300      	movs	r3, #0
 80028a8:	9301      	str	r3, [sp, #4]
 80028aa:	2302      	movs	r3, #2
 80028ac:	9300      	str	r3, [sp, #0]
 80028ae:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80028b2:	2105      	movs	r1, #5
 80028b4:	484a      	ldr	r0, [pc, #296]	; (80029e0 <FreqMenu_DrawPresetMenu+0x1378>)
 80028b6:	f00b fc11 	bl	800e0dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50Hz", 	5, menu_pos_y3, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80028ba:	7b7b      	ldrb	r3, [r7, #13]
 80028bc:	b29a      	uxth	r2, r3
 80028be:	2300      	movs	r3, #0
 80028c0:	9301      	str	r3, [sp, #4]
 80028c2:	2302      	movs	r3, #2
 80028c4:	9300      	str	r3, [sp, #0]
 80028c6:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80028ca:	2105      	movs	r1, #5
 80028cc:	4845      	ldr	r0, [pc, #276]	; (80029e4 <FreqMenu_DrawPresetMenu+0x137c>)
 80028ce:	f00b fc05 	bl	800e0dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100Hz", 	5, menu_pos_y4, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80028d2:	7b3b      	ldrb	r3, [r7, #12]
 80028d4:	b29a      	uxth	r2, r3
 80028d6:	2300      	movs	r3, #0
 80028d8:	9301      	str	r3, [sp, #4]
 80028da:	2302      	movs	r3, #2
 80028dc:	9300      	str	r3, [sp, #0]
 80028de:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80028e2:	2105      	movs	r1, #5
 80028e4:	4840      	ldr	r0, [pc, #256]	; (80029e8 <FreqMenu_DrawPresetMenu+0x1380>)
 80028e6:	f00b fbf9 	bl	800e0dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 250Hz", 	5, menu_pos_y5, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80028ea:	7afb      	ldrb	r3, [r7, #11]
 80028ec:	b29a      	uxth	r2, r3
 80028ee:	2300      	movs	r3, #0
 80028f0:	9301      	str	r3, [sp, #4]
 80028f2:	2302      	movs	r3, #2
 80028f4:	9300      	str	r3, [sp, #0]
 80028f6:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80028fa:	2105      	movs	r1, #5
 80028fc:	483b      	ldr	r0, [pc, #236]	; (80029ec <FreqMenu_DrawPresetMenu+0x1384>)
 80028fe:	f00b fbed 	bl	800e0dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 500Hz",	5, menu_pos_y6, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002902:	7abb      	ldrb	r3, [r7, #10]
 8002904:	b29a      	uxth	r2, r3
 8002906:	2300      	movs	r3, #0
 8002908:	9301      	str	r3, [sp, #4]
 800290a:	2302      	movs	r3, #2
 800290c:	9300      	str	r3, [sp, #0]
 800290e:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002912:	2105      	movs	r1, #5
 8002914:	4836      	ldr	r0, [pc, #216]	; (80029f0 <FreqMenu_DrawPresetMenu+0x1388>)
 8002916:	f00b fbe1 	bl	800e0dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 750Hz", 	5, menu_pos_y7, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800291a:	7a7b      	ldrb	r3, [r7, #9]
 800291c:	b29a      	uxth	r2, r3
 800291e:	2300      	movs	r3, #0
 8002920:	9301      	str	r3, [sp, #4]
 8002922:	2302      	movs	r3, #2
 8002924:	9300      	str	r3, [sp, #0]
 8002926:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800292a:	2105      	movs	r1, #5
 800292c:	4831      	ldr	r0, [pc, #196]	; (80029f4 <FreqMenu_DrawPresetMenu+0x138c>)
 800292e:	f00b fbd5 	bl	800e0dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 1KHz", 	120, menu_pos_y1, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002932:	7bfb      	ldrb	r3, [r7, #15]
 8002934:	b29a      	uxth	r2, r3
 8002936:	2300      	movs	r3, #0
 8002938:	9301      	str	r3, [sp, #4]
 800293a:	2302      	movs	r3, #2
 800293c:	9300      	str	r3, [sp, #0]
 800293e:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002942:	2178      	movs	r1, #120	; 0x78
 8002944:	482c      	ldr	r0, [pc, #176]	; (80029f8 <FreqMenu_DrawPresetMenu+0x1390>)
 8002946:	f00b fbc9 	bl	800e0dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 5KHz", 	120, menu_pos_y2, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800294a:	7bbb      	ldrb	r3, [r7, #14]
 800294c:	b29a      	uxth	r2, r3
 800294e:	2300      	movs	r3, #0
 8002950:	9301      	str	r3, [sp, #4]
 8002952:	2302      	movs	r3, #2
 8002954:	9300      	str	r3, [sp, #0]
 8002956:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800295a:	2178      	movs	r1, #120	; 0x78
 800295c:	4827      	ldr	r0, [pc, #156]	; (80029fc <FreqMenu_DrawPresetMenu+0x1394>)
 800295e:	f00b fbbd 	bl	800e0dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10KHz", 	120, menu_pos_y3, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002962:	7b7b      	ldrb	r3, [r7, #13]
 8002964:	b29a      	uxth	r2, r3
 8002966:	2300      	movs	r3, #0
 8002968:	9301      	str	r3, [sp, #4]
 800296a:	2302      	movs	r3, #2
 800296c:	9300      	str	r3, [sp, #0]
 800296e:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002972:	2178      	movs	r1, #120	; 0x78
 8002974:	4822      	ldr	r0, [pc, #136]	; (8002a00 <FreqMenu_DrawPresetMenu+0x1398>)
 8002976:	f00b fbb1 	bl	800e0dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 25KHz", 	120, menu_pos_y4, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800297a:	7b3b      	ldrb	r3, [r7, #12]
 800297c:	b29a      	uxth	r2, r3
 800297e:	2300      	movs	r3, #0
 8002980:	9301      	str	r3, [sp, #4]
 8002982:	2302      	movs	r3, #2
 8002984:	9300      	str	r3, [sp, #0]
 8002986:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800298a:	2178      	movs	r1, #120	; 0x78
 800298c:	481d      	ldr	r0, [pc, #116]	; (8002a04 <FreqMenu_DrawPresetMenu+0x139c>)
 800298e:	f00b fba5 	bl	800e0dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50KHz", 	120, menu_pos_y5, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002992:	7afb      	ldrb	r3, [r7, #11]
 8002994:	b29a      	uxth	r2, r3
 8002996:	2300      	movs	r3, #0
 8002998:	9301      	str	r3, [sp, #4]
 800299a:	2302      	movs	r3, #2
 800299c:	9300      	str	r3, [sp, #0]
 800299e:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80029a2:	2178      	movs	r1, #120	; 0x78
 80029a4:	4818      	ldr	r0, [pc, #96]	; (8002a08 <FreqMenu_DrawPresetMenu+0x13a0>)
 80029a6:	f00b fb99 	bl	800e0dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 75KHz",	120, menu_pos_y6, HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 80029aa:	7abb      	ldrb	r3, [r7, #10]
 80029ac:	b29a      	uxth	r2, r3
 80029ae:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 80029b2:	9301      	str	r3, [sp, #4]
 80029b4:	2302      	movs	r3, #2
 80029b6:	9300      	str	r3, [sp, #0]
 80029b8:	2300      	movs	r3, #0
 80029ba:	2178      	movs	r1, #120	; 0x78
 80029bc:	4813      	ldr	r0, [pc, #76]	; (8002a0c <FreqMenu_DrawPresetMenu+0x13a4>)
 80029be:	f00b fb8d 	bl	800e0dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100KHz", 	120, menu_pos_y7, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80029c2:	7a7b      	ldrb	r3, [r7, #9]
 80029c4:	b29a      	uxth	r2, r3
 80029c6:	2300      	movs	r3, #0
 80029c8:	9301      	str	r3, [sp, #4]
 80029ca:	2302      	movs	r3, #2
 80029cc:	9300      	str	r3, [sp, #0]
 80029ce:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80029d2:	2178      	movs	r1, #120	; 0x78
 80029d4:	480e      	ldr	r0, [pc, #56]	; (8002a10 <FreqMenu_DrawPresetMenu+0x13a8>)
 80029d6:	f00b fb81 	bl	800e0dc <ILI9341_Draw_Text>
			break;
 80029da:	e0d1      	b.n	8002b80 <FreqMenu_DrawPresetMenu+0x1518>
 80029dc:	08012f20 	.word	0x08012f20
 80029e0:	08012f28 	.word	0x08012f28
 80029e4:	08012f30 	.word	0x08012f30
 80029e8:	08012f38 	.word	0x08012f38
 80029ec:	08012f40 	.word	0x08012f40
 80029f0:	08012f48 	.word	0x08012f48
 80029f4:	08012f50 	.word	0x08012f50
 80029f8:	08012f58 	.word	0x08012f58
 80029fc:	08012f60 	.word	0x08012f60
 8002a00:	08012f68 	.word	0x08012f68
 8002a04:	08012f70 	.word	0x08012f70
 8002a08:	08012f78 	.word	0x08012f78
 8002a0c:	08012f80 	.word	0x08012f80
 8002a10:	08012f88 	.word	0x08012f88
				ILI9341_Draw_Text("- 1Hz", 		5, menu_pos_y1, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002a14:	7bfb      	ldrb	r3, [r7, #15]
 8002a16:	b29a      	uxth	r2, r3
 8002a18:	2300      	movs	r3, #0
 8002a1a:	9301      	str	r3, [sp, #4]
 8002a1c:	2302      	movs	r3, #2
 8002a1e:	9300      	str	r3, [sp, #0]
 8002a20:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002a24:	2105      	movs	r1, #5
 8002a26:	4858      	ldr	r0, [pc, #352]	; (8002b88 <FreqMenu_DrawPresetMenu+0x1520>)
 8002a28:	f00b fb58 	bl	800e0dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10Hz", 	5, menu_pos_y2, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002a2c:	7bbb      	ldrb	r3, [r7, #14]
 8002a2e:	b29a      	uxth	r2, r3
 8002a30:	2300      	movs	r3, #0
 8002a32:	9301      	str	r3, [sp, #4]
 8002a34:	2302      	movs	r3, #2
 8002a36:	9300      	str	r3, [sp, #0]
 8002a38:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002a3c:	2105      	movs	r1, #5
 8002a3e:	4853      	ldr	r0, [pc, #332]	; (8002b8c <FreqMenu_DrawPresetMenu+0x1524>)
 8002a40:	f00b fb4c 	bl	800e0dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50Hz", 	5, menu_pos_y3, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002a44:	7b7b      	ldrb	r3, [r7, #13]
 8002a46:	b29a      	uxth	r2, r3
 8002a48:	2300      	movs	r3, #0
 8002a4a:	9301      	str	r3, [sp, #4]
 8002a4c:	2302      	movs	r3, #2
 8002a4e:	9300      	str	r3, [sp, #0]
 8002a50:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002a54:	2105      	movs	r1, #5
 8002a56:	484e      	ldr	r0, [pc, #312]	; (8002b90 <FreqMenu_DrawPresetMenu+0x1528>)
 8002a58:	f00b fb40 	bl	800e0dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100Hz", 	5, menu_pos_y4, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002a5c:	7b3b      	ldrb	r3, [r7, #12]
 8002a5e:	b29a      	uxth	r2, r3
 8002a60:	2300      	movs	r3, #0
 8002a62:	9301      	str	r3, [sp, #4]
 8002a64:	2302      	movs	r3, #2
 8002a66:	9300      	str	r3, [sp, #0]
 8002a68:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002a6c:	2105      	movs	r1, #5
 8002a6e:	4849      	ldr	r0, [pc, #292]	; (8002b94 <FreqMenu_DrawPresetMenu+0x152c>)
 8002a70:	f00b fb34 	bl	800e0dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 250Hz", 	5, menu_pos_y5, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002a74:	7afb      	ldrb	r3, [r7, #11]
 8002a76:	b29a      	uxth	r2, r3
 8002a78:	2300      	movs	r3, #0
 8002a7a:	9301      	str	r3, [sp, #4]
 8002a7c:	2302      	movs	r3, #2
 8002a7e:	9300      	str	r3, [sp, #0]
 8002a80:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002a84:	2105      	movs	r1, #5
 8002a86:	4844      	ldr	r0, [pc, #272]	; (8002b98 <FreqMenu_DrawPresetMenu+0x1530>)
 8002a88:	f00b fb28 	bl	800e0dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 500Hz",	5, menu_pos_y6, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002a8c:	7abb      	ldrb	r3, [r7, #10]
 8002a8e:	b29a      	uxth	r2, r3
 8002a90:	2300      	movs	r3, #0
 8002a92:	9301      	str	r3, [sp, #4]
 8002a94:	2302      	movs	r3, #2
 8002a96:	9300      	str	r3, [sp, #0]
 8002a98:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002a9c:	2105      	movs	r1, #5
 8002a9e:	483f      	ldr	r0, [pc, #252]	; (8002b9c <FreqMenu_DrawPresetMenu+0x1534>)
 8002aa0:	f00b fb1c 	bl	800e0dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 750Hz", 	5, menu_pos_y7, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002aa4:	7a7b      	ldrb	r3, [r7, #9]
 8002aa6:	b29a      	uxth	r2, r3
 8002aa8:	2300      	movs	r3, #0
 8002aaa:	9301      	str	r3, [sp, #4]
 8002aac:	2302      	movs	r3, #2
 8002aae:	9300      	str	r3, [sp, #0]
 8002ab0:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002ab4:	2105      	movs	r1, #5
 8002ab6:	483a      	ldr	r0, [pc, #232]	; (8002ba0 <FreqMenu_DrawPresetMenu+0x1538>)
 8002ab8:	f00b fb10 	bl	800e0dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 1KHz", 	120, menu_pos_y1, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002abc:	7bfb      	ldrb	r3, [r7, #15]
 8002abe:	b29a      	uxth	r2, r3
 8002ac0:	2300      	movs	r3, #0
 8002ac2:	9301      	str	r3, [sp, #4]
 8002ac4:	2302      	movs	r3, #2
 8002ac6:	9300      	str	r3, [sp, #0]
 8002ac8:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002acc:	2178      	movs	r1, #120	; 0x78
 8002ace:	4835      	ldr	r0, [pc, #212]	; (8002ba4 <FreqMenu_DrawPresetMenu+0x153c>)
 8002ad0:	f00b fb04 	bl	800e0dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 5KHz", 	120, menu_pos_y2, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002ad4:	7bbb      	ldrb	r3, [r7, #14]
 8002ad6:	b29a      	uxth	r2, r3
 8002ad8:	2300      	movs	r3, #0
 8002ada:	9301      	str	r3, [sp, #4]
 8002adc:	2302      	movs	r3, #2
 8002ade:	9300      	str	r3, [sp, #0]
 8002ae0:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002ae4:	2178      	movs	r1, #120	; 0x78
 8002ae6:	4830      	ldr	r0, [pc, #192]	; (8002ba8 <FreqMenu_DrawPresetMenu+0x1540>)
 8002ae8:	f00b faf8 	bl	800e0dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10KHz", 	120, menu_pos_y3, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002aec:	7b7b      	ldrb	r3, [r7, #13]
 8002aee:	b29a      	uxth	r2, r3
 8002af0:	2300      	movs	r3, #0
 8002af2:	9301      	str	r3, [sp, #4]
 8002af4:	2302      	movs	r3, #2
 8002af6:	9300      	str	r3, [sp, #0]
 8002af8:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002afc:	2178      	movs	r1, #120	; 0x78
 8002afe:	482b      	ldr	r0, [pc, #172]	; (8002bac <FreqMenu_DrawPresetMenu+0x1544>)
 8002b00:	f00b faec 	bl	800e0dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 25KHz", 	120, menu_pos_y4, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002b04:	7b3b      	ldrb	r3, [r7, #12]
 8002b06:	b29a      	uxth	r2, r3
 8002b08:	2300      	movs	r3, #0
 8002b0a:	9301      	str	r3, [sp, #4]
 8002b0c:	2302      	movs	r3, #2
 8002b0e:	9300      	str	r3, [sp, #0]
 8002b10:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002b14:	2178      	movs	r1, #120	; 0x78
 8002b16:	4826      	ldr	r0, [pc, #152]	; (8002bb0 <FreqMenu_DrawPresetMenu+0x1548>)
 8002b18:	f00b fae0 	bl	800e0dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50KHz", 	120, menu_pos_y5, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002b1c:	7afb      	ldrb	r3, [r7, #11]
 8002b1e:	b29a      	uxth	r2, r3
 8002b20:	2300      	movs	r3, #0
 8002b22:	9301      	str	r3, [sp, #4]
 8002b24:	2302      	movs	r3, #2
 8002b26:	9300      	str	r3, [sp, #0]
 8002b28:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002b2c:	2178      	movs	r1, #120	; 0x78
 8002b2e:	4821      	ldr	r0, [pc, #132]	; (8002bb4 <FreqMenu_DrawPresetMenu+0x154c>)
 8002b30:	f00b fad4 	bl	800e0dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 75KHz",	120, menu_pos_y6, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002b34:	7abb      	ldrb	r3, [r7, #10]
 8002b36:	b29a      	uxth	r2, r3
 8002b38:	2300      	movs	r3, #0
 8002b3a:	9301      	str	r3, [sp, #4]
 8002b3c:	2302      	movs	r3, #2
 8002b3e:	9300      	str	r3, [sp, #0]
 8002b40:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002b44:	2178      	movs	r1, #120	; 0x78
 8002b46:	481c      	ldr	r0, [pc, #112]	; (8002bb8 <FreqMenu_DrawPresetMenu+0x1550>)
 8002b48:	f00b fac8 	bl	800e0dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100KHz", 	120, menu_pos_y7, HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 8002b4c:	7a7b      	ldrb	r3, [r7, #9]
 8002b4e:	b29a      	uxth	r2, r3
 8002b50:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 8002b54:	9301      	str	r3, [sp, #4]
 8002b56:	2302      	movs	r3, #2
 8002b58:	9300      	str	r3, [sp, #0]
 8002b5a:	2300      	movs	r3, #0
 8002b5c:	2178      	movs	r1, #120	; 0x78
 8002b5e:	4817      	ldr	r0, [pc, #92]	; (8002bbc <FreqMenu_DrawPresetMenu+0x1554>)
 8002b60:	f00b fabc 	bl	800e0dc <ILI9341_Draw_Text>
			break;
 8002b64:	bf00      	nop
 8002b66:	e00b      	b.n	8002b80 <FreqMenu_DrawPresetMenu+0x1518>
		ILI9341_Draw_Text("FreqMenus::FreqMenu_DrawFreqPresetMenu() Error", 		5, 180, ERR_FGCOLOUR, 1, ERR_BGCOLOUR);
 8002b68:	f64d 03c3 	movw	r3, #55491	; 0xd8c3
 8002b6c:	9301      	str	r3, [sp, #4]
 8002b6e:	2301      	movs	r3, #1
 8002b70:	9300      	str	r3, [sp, #0]
 8002b72:	2300      	movs	r3, #0
 8002b74:	22b4      	movs	r2, #180	; 0xb4
 8002b76:	2105      	movs	r1, #5
 8002b78:	4811      	ldr	r0, [pc, #68]	; (8002bc0 <FreqMenu_DrawPresetMenu+0x1558>)
 8002b7a:	f00b faaf 	bl	800e0dc <ILI9341_Draw_Text>
}
 8002b7e:	e7ff      	b.n	8002b80 <FreqMenu_DrawPresetMenu+0x1518>
 8002b80:	bf00      	nop
 8002b82:	3710      	adds	r7, #16
 8002b84:	46bd      	mov	sp, r7
 8002b86:	bd80      	pop	{r7, pc}
 8002b88:	08012f20 	.word	0x08012f20
 8002b8c:	08012f28 	.word	0x08012f28
 8002b90:	08012f30 	.word	0x08012f30
 8002b94:	08012f38 	.word	0x08012f38
 8002b98:	08012f40 	.word	0x08012f40
 8002b9c:	08012f48 	.word	0x08012f48
 8002ba0:	08012f50 	.word	0x08012f50
 8002ba4:	08012f58 	.word	0x08012f58
 8002ba8:	08012f60 	.word	0x08012f60
 8002bac:	08012f68 	.word	0x08012f68
 8002bb0:	08012f70 	.word	0x08012f70
 8002bb4:	08012f78 	.word	0x08012f78
 8002bb8:	08012f80 	.word	0x08012f80
 8002bbc:	08012f88 	.word	0x08012f88
 8002bc0:	08012f94 	.word	0x08012f94

08002bc4 <FreqMenu_DrawAdjustMenu>:
 *	@param None
 *	@retval None
 *
 */
void FreqMenu_DrawAdjustMenu()
{
 8002bc4:	b580      	push	{r7, lr}
 8002bc6:	b082      	sub	sp, #8
 8002bc8:	af02      	add	r7, sp, #8
	ILI9341_Draw_Text("OUT->FREQ->ADJUST", 5, 10, BREADTRAIL_FGCOLOUR, 2, BREADTRAIL_BGCOLOUR);
 8002bca:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002bce:	9301      	str	r3, [sp, #4]
 8002bd0:	2302      	movs	r3, #2
 8002bd2:	9300      	str	r3, [sp, #0]
 8002bd4:	2300      	movs	r3, #0
 8002bd6:	220a      	movs	r2, #10
 8002bd8:	2105      	movs	r1, #5
 8002bda:	4804      	ldr	r0, [pc, #16]	; (8002bec <FreqMenu_DrawAdjustMenu+0x28>)
 8002bdc:	f00b fa7e 	bl	800e0dc <ILI9341_Draw_Text>

	DM_DisplayFormattedOutput();
 8002be0:	f7fe f9c8 	bl	8000f74 <DM_DisplayFormattedOutput>
	//snprintf(freq, sizeof(freq), "%u", (uint8_t)FreqO_GetOutputFreq());
	if(DM_AddDigitPadding((uint16_t)FreqO_GetOutputFreq(), freq, sizeof(freq)) == 0)
		ILI9341_Draw_Text(freq, 250, 150, WHITE, 1, BLACK);
*/

}
 8002be4:	bf00      	nop
 8002be6:	46bd      	mov	sp, r7
 8002be8:	bd80      	pop	{r7, pc}
 8002bea:	bf00      	nop
 8002bec:	08012fc4 	.word	0x08012fc4

08002bf0 <FreqMenu_DrawSweepMenu>:
 *	@param None
 *	@retval None
 *
 */
void FreqMenu_DrawSweepMenu()
{
 8002bf0:	b5b0      	push	{r4, r5, r7, lr}
 8002bf2:	b0a0      	sub	sp, #128	; 0x80
 8002bf4:	af02      	add	r7, sp, #8
	ILI9341_Draw_Text("OUT->FREQ->SWEEP", 	5, 10, BREADTRAIL_FGCOLOUR, 2, BREADTRAIL_BGCOLOUR);
 8002bf6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002bfa:	9301      	str	r3, [sp, #4]
 8002bfc:	2302      	movs	r3, #2
 8002bfe:	9300      	str	r3, [sp, #0]
 8002c00:	2300      	movs	r3, #0
 8002c02:	220a      	movs	r2, #10
 8002c04:	2105      	movs	r1, #5
 8002c06:	48a1      	ldr	r0, [pc, #644]	; (8002e8c <FreqMenu_DrawSweepMenu+0x29c>)
 8002c08:	f00b fa68 	bl	800e0dc <ILI9341_Draw_Text>


	// draw enabled status


	char enabled_text[20] = "";
 8002c0c:	2300      	movs	r3, #0
 8002c0e:	667b      	str	r3, [r7, #100]	; 0x64
 8002c10:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8002c14:	2200      	movs	r2, #0
 8002c16:	601a      	str	r2, [r3, #0]
 8002c18:	605a      	str	r2, [r3, #4]
 8002c1a:	609a      	str	r2, [r3, #8]
 8002c1c:	60da      	str	r2, [r3, #12]
	if((SWEEP_TIMER->CR1 & TIM_CR1_CEN) == TIM_CR1_CEN)
 8002c1e:	4b9c      	ldr	r3, [pc, #624]	; (8002e90 <FreqMenu_DrawSweepMenu+0x2a0>)
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	f003 0301 	and.w	r3, r3, #1
 8002c26:	2b01      	cmp	r3, #1
 8002c28:	d109      	bne.n	8002c3e <FreqMenu_DrawSweepMenu+0x4e>
	{
		snprintf(enabled_text, sizeof(enabled_text), "STATUS:  RUNNING");
 8002c2a:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8002c2e:	4a99      	ldr	r2, [pc, #612]	; (8002e94 <FreqMenu_DrawSweepMenu+0x2a4>)
 8002c30:	461c      	mov	r4, r3
 8002c32:	4615      	mov	r5, r2
 8002c34:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002c36:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002c38:	682b      	ldr	r3, [r5, #0]
 8002c3a:	7023      	strb	r3, [r4, #0]
 8002c3c:	e008      	b.n	8002c50 <FreqMenu_DrawSweepMenu+0x60>
	}
	else
	{
		snprintf(enabled_text, sizeof(enabled_text), "STATUS:  STOPPED");
 8002c3e:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8002c42:	4a95      	ldr	r2, [pc, #596]	; (8002e98 <FreqMenu_DrawSweepMenu+0x2a8>)
 8002c44:	461c      	mov	r4, r3
 8002c46:	4615      	mov	r5, r2
 8002c48:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002c4a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002c4c:	682b      	ldr	r3, [r5, #0]
 8002c4e:	7023      	strb	r3, [r4, #0]
	}

	ILI9341_Draw_Text(enabled_text, 5, 40, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002c50:	f107 0064 	add.w	r0, r7, #100	; 0x64
 8002c54:	2300      	movs	r3, #0
 8002c56:	9301      	str	r3, [sp, #4]
 8002c58:	2302      	movs	r3, #2
 8002c5a:	9300      	str	r3, [sp, #0]
 8002c5c:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002c60:	2228      	movs	r2, #40	; 0x28
 8002c62:	2105      	movs	r1, #5
 8002c64:	f00b fa3a 	bl	800e0dc <ILI9341_Draw_Text>

	// draw output freq status
	char out_hertz[25] = "";
 8002c68:	2300      	movs	r3, #0
 8002c6a:	64bb      	str	r3, [r7, #72]	; 0x48
 8002c6c:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8002c70:	2200      	movs	r2, #0
 8002c72:	601a      	str	r2, [r3, #0]
 8002c74:	605a      	str	r2, [r3, #4]
 8002c76:	609a      	str	r2, [r3, #8]
 8002c78:	60da      	str	r2, [r3, #12]
 8002c7a:	611a      	str	r2, [r3, #16]
 8002c7c:	751a      	strb	r2, [r3, #20]
	snprintf(out_hertz, sizeof(out_hertz), "OUTPUT: %7.2f Hz", SM_GetOutputInHertz());
 8002c7e:	f003 fa09 	bl	8006094 <SM_GetOutputInHertz>
 8002c82:	ee10 3a10 	vmov	r3, s0
 8002c86:	4618      	mov	r0, r3
 8002c88:	f7fd fc86 	bl	8000598 <__aeabi_f2d>
 8002c8c:	4603      	mov	r3, r0
 8002c8e:	460c      	mov	r4, r1
 8002c90:	f107 0048 	add.w	r0, r7, #72	; 0x48
 8002c94:	e9cd 3400 	strd	r3, r4, [sp]
 8002c98:	4a80      	ldr	r2, [pc, #512]	; (8002e9c <FreqMenu_DrawSweepMenu+0x2ac>)
 8002c9a:	2119      	movs	r1, #25
 8002c9c:	f00c fdc2 	bl	800f824 <sniprintf>
	ILI9341_Draw_Text(out_hertz, 5, 60, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002ca0:	f107 0048 	add.w	r0, r7, #72	; 0x48
 8002ca4:	2300      	movs	r3, #0
 8002ca6:	9301      	str	r3, [sp, #4]
 8002ca8:	2302      	movs	r3, #2
 8002caa:	9300      	str	r3, [sp, #0]
 8002cac:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002cb0:	223c      	movs	r2, #60	; 0x3c
 8002cb2:	2105      	movs	r1, #5
 8002cb4:	f00b fa12 	bl	800e0dc <ILI9341_Draw_Text>
		//snprintf(dir_text, sizeof(dir_text), "DIRECTION:  N/A");
	}
	else
	{
*/
		ILI9341_Draw_Text("SWEEP MODE:", 5, 100, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002cb8:	2300      	movs	r3, #0
 8002cba:	9301      	str	r3, [sp, #4]
 8002cbc:	2302      	movs	r3, #2
 8002cbe:	9300      	str	r3, [sp, #0]
 8002cc0:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002cc4:	2264      	movs	r2, #100	; 0x64
 8002cc6:	2105      	movs	r1, #5
 8002cc8:	4875      	ldr	r0, [pc, #468]	; (8002ea0 <FreqMenu_DrawSweepMenu+0x2b0>)
 8002cca:	f00b fa07 	bl	800e0dc <ILI9341_Draw_Text>

		// get direction
		if((SWEEP_TIMER->CR1 & TIM_CR1_DIR) == TIM_CR1_DIR)
 8002cce:	4b70      	ldr	r3, [pc, #448]	; (8002e90 <FreqMenu_DrawSweepMenu+0x2a0>)
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	f003 0310 	and.w	r3, r3, #16
 8002cd6:	2b10      	cmp	r3, #16
 8002cd8:	d117      	bne.n	8002d0a <FreqMenu_DrawSweepMenu+0x11a>
		{
			ILI9341_Draw_Text("UP", 235, 100, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002cda:	2300      	movs	r3, #0
 8002cdc:	9301      	str	r3, [sp, #4]
 8002cde:	2302      	movs	r3, #2
 8002ce0:	9300      	str	r3, [sp, #0]
 8002ce2:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002ce6:	2264      	movs	r2, #100	; 0x64
 8002ce8:	21eb      	movs	r1, #235	; 0xeb
 8002cea:	486e      	ldr	r0, [pc, #440]	; (8002ea4 <FreqMenu_DrawSweepMenu+0x2b4>)
 8002cec:	f00b f9f6 	bl	800e0dc <ILI9341_Draw_Text>
			ILI9341_Draw_Text("DOWN", 265, 100, HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 8002cf0:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 8002cf4:	9301      	str	r3, [sp, #4]
 8002cf6:	2302      	movs	r3, #2
 8002cf8:	9300      	str	r3, [sp, #0]
 8002cfa:	2300      	movs	r3, #0
 8002cfc:	2264      	movs	r2, #100	; 0x64
 8002cfe:	f240 1109 	movw	r1, #265	; 0x109
 8002d02:	4869      	ldr	r0, [pc, #420]	; (8002ea8 <FreqMenu_DrawSweepMenu+0x2b8>)
 8002d04:	f00b f9ea 	bl	800e0dc <ILI9341_Draw_Text>
 8002d08:	e016      	b.n	8002d38 <FreqMenu_DrawSweepMenu+0x148>
		}
		else
		{
			ILI9341_Draw_Text("DOWN", 265, 100, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002d0a:	2300      	movs	r3, #0
 8002d0c:	9301      	str	r3, [sp, #4]
 8002d0e:	2302      	movs	r3, #2
 8002d10:	9300      	str	r3, [sp, #0]
 8002d12:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002d16:	2264      	movs	r2, #100	; 0x64
 8002d18:	f240 1109 	movw	r1, #265	; 0x109
 8002d1c:	4862      	ldr	r0, [pc, #392]	; (8002ea8 <FreqMenu_DrawSweepMenu+0x2b8>)
 8002d1e:	f00b f9dd 	bl	800e0dc <ILI9341_Draw_Text>
			ILI9341_Draw_Text("UP", 235, 100, HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 8002d22:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 8002d26:	9301      	str	r3, [sp, #4]
 8002d28:	2302      	movs	r3, #2
 8002d2a:	9300      	str	r3, [sp, #0]
 8002d2c:	2300      	movs	r3, #0
 8002d2e:	2264      	movs	r2, #100	; 0x64
 8002d30:	21eb      	movs	r1, #235	; 0xeb
 8002d32:	485c      	ldr	r0, [pc, #368]	; (8002ea4 <FreqMenu_DrawSweepMenu+0x2b4>)
 8002d34:	f00b f9d2 	bl	800e0dc <ILI9341_Draw_Text>




	// draw rate status
	if(theCurrentEncoderSweepFunction == ENCODER_SWEEP_SPEED_FUNCTION)
 8002d38:	4b5c      	ldr	r3, [pc, #368]	; (8002eac <FreqMenu_DrawSweepMenu+0x2bc>)
 8002d3a:	781b      	ldrb	r3, [r3, #0]
 8002d3c:	2b00      	cmp	r3, #0
 8002d3e:	d10b      	bne.n	8002d58 <FreqMenu_DrawSweepMenu+0x168>
	{
		ILI9341_Draw_Text("SWEEP SPEED:", 5, 120, HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 8002d40:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 8002d44:	9301      	str	r3, [sp, #4]
 8002d46:	2302      	movs	r3, #2
 8002d48:	9300      	str	r3, [sp, #0]
 8002d4a:	2300      	movs	r3, #0
 8002d4c:	2278      	movs	r2, #120	; 0x78
 8002d4e:	2105      	movs	r1, #5
 8002d50:	4857      	ldr	r0, [pc, #348]	; (8002eb0 <FreqMenu_DrawSweepMenu+0x2c0>)
 8002d52:	f00b f9c3 	bl	800e0dc <ILI9341_Draw_Text>
 8002d56:	e00a      	b.n	8002d6e <FreqMenu_DrawSweepMenu+0x17e>
	}
	else
	{
		ILI9341_Draw_Text("SWEEP SPEED:", 5, 120, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002d58:	2300      	movs	r3, #0
 8002d5a:	9301      	str	r3, [sp, #4]
 8002d5c:	2302      	movs	r3, #2
 8002d5e:	9300      	str	r3, [sp, #0]
 8002d60:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002d64:	2278      	movs	r2, #120	; 0x78
 8002d66:	2105      	movs	r1, #5
 8002d68:	4851      	ldr	r0, [pc, #324]	; (8002eb0 <FreqMenu_DrawSweepMenu+0x2c0>)
 8002d6a:	f00b f9b7 	bl	800e0dc <ILI9341_Draw_Text>
	}
	char arr_text[25] = "";
 8002d6e:	2300      	movs	r3, #0
 8002d70:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002d72:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002d76:	2200      	movs	r2, #0
 8002d78:	601a      	str	r2, [r3, #0]
 8002d7a:	605a      	str	r2, [r3, #4]
 8002d7c:	609a      	str	r2, [r3, #8]
 8002d7e:	60da      	str	r2, [r3, #12]
 8002d80:	611a      	str	r2, [r3, #16]
 8002d82:	751a      	strb	r2, [r3, #20]
	snprintf(arr_text, sizeof(arr_text), "%8.3f Hz", calculated_sweep_in_hertz);
 8002d84:	4b4b      	ldr	r3, [pc, #300]	; (8002eb4 <FreqMenu_DrawSweepMenu+0x2c4>)
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	4618      	mov	r0, r3
 8002d8a:	f7fd fc05 	bl	8000598 <__aeabi_f2d>
 8002d8e:	4603      	mov	r3, r0
 8002d90:	460c      	mov	r4, r1
 8002d92:	f107 002c 	add.w	r0, r7, #44	; 0x2c
 8002d96:	e9cd 3400 	strd	r3, r4, [sp]
 8002d9a:	4a47      	ldr	r2, [pc, #284]	; (8002eb8 <FreqMenu_DrawSweepMenu+0x2c8>)
 8002d9c:	2119      	movs	r1, #25
 8002d9e:	f00c fd41 	bl	800f824 <sniprintf>
	ILI9341_Draw_Text(arr_text, 182, 120, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002da2:	f107 002c 	add.w	r0, r7, #44	; 0x2c
 8002da6:	2300      	movs	r3, #0
 8002da8:	9301      	str	r3, [sp, #4]
 8002daa:	2302      	movs	r3, #2
 8002dac:	9300      	str	r3, [sp, #0]
 8002dae:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002db2:	2278      	movs	r2, #120	; 0x78
 8002db4:	21b6      	movs	r1, #182	; 0xb6
 8002db6:	f00b f991 	bl	800e0dc <ILI9341_Draw_Text>


	// draw upper sweep bounds
	if( (theCurrentEncoderSweepFunction == ENCODER_SWEEP_LIMIT_FUNCTION) && (active_sweep_mode == SWEEP_MODE_UP) )
 8002dba:	4b3c      	ldr	r3, [pc, #240]	; (8002eac <FreqMenu_DrawSweepMenu+0x2bc>)
 8002dbc:	781b      	ldrb	r3, [r3, #0]
 8002dbe:	2b01      	cmp	r3, #1
 8002dc0:	d10f      	bne.n	8002de2 <FreqMenu_DrawSweepMenu+0x1f2>
 8002dc2:	4b3e      	ldr	r3, [pc, #248]	; (8002ebc <FreqMenu_DrawSweepMenu+0x2cc>)
 8002dc4:	781b      	ldrb	r3, [r3, #0]
 8002dc6:	2b00      	cmp	r3, #0
 8002dc8:	d10b      	bne.n	8002de2 <FreqMenu_DrawSweepMenu+0x1f2>
	{
		ILI9341_Draw_Text("SWEEP UPPER:", 5, 140, HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);	// highlighted
 8002dca:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 8002dce:	9301      	str	r3, [sp, #4]
 8002dd0:	2302      	movs	r3, #2
 8002dd2:	9300      	str	r3, [sp, #0]
 8002dd4:	2300      	movs	r3, #0
 8002dd6:	228c      	movs	r2, #140	; 0x8c
 8002dd8:	2105      	movs	r1, #5
 8002dda:	4839      	ldr	r0, [pc, #228]	; (8002ec0 <FreqMenu_DrawSweepMenu+0x2d0>)
 8002ddc:	f00b f97e 	bl	800e0dc <ILI9341_Draw_Text>
 8002de0:	e00a      	b.n	8002df8 <FreqMenu_DrawSweepMenu+0x208>
		//ILI9341_Draw_Arrow(ARROW_UP, 280, 120, 10, BLACK);
	}
	else
	{
		ILI9341_Draw_Text("SWEEP UPPER:", 5, 140, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002de2:	2300      	movs	r3, #0
 8002de4:	9301      	str	r3, [sp, #4]
 8002de6:	2302      	movs	r3, #2
 8002de8:	9300      	str	r3, [sp, #0]
 8002dea:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002dee:	228c      	movs	r2, #140	; 0x8c
 8002df0:	2105      	movs	r1, #5
 8002df2:	4833      	ldr	r0, [pc, #204]	; (8002ec0 <FreqMenu_DrawSweepMenu+0x2d0>)
 8002df4:	f00b f972 	bl	800e0dc <ILI9341_Draw_Text>
	}
	char sweep_lower_text[20] = "";
 8002df8:	2300      	movs	r3, #0
 8002dfa:	61bb      	str	r3, [r7, #24]
 8002dfc:	f107 031c 	add.w	r3, r7, #28
 8002e00:	2200      	movs	r2, #0
 8002e02:	601a      	str	r2, [r3, #0]
 8002e04:	605a      	str	r2, [r3, #4]
 8002e06:	609a      	str	r2, [r3, #8]
 8002e08:	60da      	str	r2, [r3, #12]
	snprintf(sweep_lower_text, sizeof(sweep_lower_text), "%9.2f  Hz", SM_ConvertPeriodToHertz(sweep_lower_bounds_shortest_output_arr, OUTPUT_TIMER->PSC) /SM_FSAMP);
 8002e0a:	4b2e      	ldr	r3, [pc, #184]	; (8002ec4 <FreqMenu_DrawSweepMenu+0x2d4>)
 8002e0c:	edd3 7a00 	vldr	s15, [r3]
 8002e10:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002e14:	4b2c      	ldr	r3, [pc, #176]	; (8002ec8 <FreqMenu_DrawSweepMenu+0x2d8>)
 8002e16:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e18:	b29b      	uxth	r3, r3
 8002e1a:	4619      	mov	r1, r3
 8002e1c:	ee17 0a90 	vmov	r0, s15
 8002e20:	f003 f97c 	bl	800611c <SM_ConvertPeriodToHertz>
 8002e24:	eeb0 7a40 	vmov.f32	s14, s0
 8002e28:	eddf 7a28 	vldr	s15, [pc, #160]	; 8002ecc <FreqMenu_DrawSweepMenu+0x2dc>
 8002e2c:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8002e30:	ee16 0a90 	vmov	r0, s13
 8002e34:	f7fd fbb0 	bl	8000598 <__aeabi_f2d>
 8002e38:	4603      	mov	r3, r0
 8002e3a:	460c      	mov	r4, r1
 8002e3c:	f107 0018 	add.w	r0, r7, #24
 8002e40:	e9cd 3400 	strd	r3, r4, [sp]
 8002e44:	4a22      	ldr	r2, [pc, #136]	; (8002ed0 <FreqMenu_DrawSweepMenu+0x2e0>)
 8002e46:	2114      	movs	r1, #20
 8002e48:	f00c fcec 	bl	800f824 <sniprintf>
	ILI9341_Draw_Text(sweep_lower_text, 158, 140, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002e4c:	f107 0018 	add.w	r0, r7, #24
 8002e50:	2300      	movs	r3, #0
 8002e52:	9301      	str	r3, [sp, #4]
 8002e54:	2302      	movs	r3, #2
 8002e56:	9300      	str	r3, [sp, #0]
 8002e58:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002e5c:	228c      	movs	r2, #140	; 0x8c
 8002e5e:	219e      	movs	r1, #158	; 0x9e
 8002e60:	f00b f93c 	bl	800e0dc <ILI9341_Draw_Text>


	// draw lower sweep bounds
	if( (theCurrentEncoderSweepFunction == ENCODER_SWEEP_LIMIT_FUNCTION) && (active_sweep_mode == SWEEP_MODE_DOWN) )
 8002e64:	4b11      	ldr	r3, [pc, #68]	; (8002eac <FreqMenu_DrawSweepMenu+0x2bc>)
 8002e66:	781b      	ldrb	r3, [r3, #0]
 8002e68:	2b01      	cmp	r3, #1
 8002e6a:	d135      	bne.n	8002ed8 <FreqMenu_DrawSweepMenu+0x2e8>
 8002e6c:	4b13      	ldr	r3, [pc, #76]	; (8002ebc <FreqMenu_DrawSweepMenu+0x2cc>)
 8002e6e:	781b      	ldrb	r3, [r3, #0]
 8002e70:	2b01      	cmp	r3, #1
 8002e72:	d131      	bne.n	8002ed8 <FreqMenu_DrawSweepMenu+0x2e8>
	{
		ILI9341_Draw_Text("SWEEP LOWER:", 5, 160, HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR); 	// highlighted
 8002e74:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 8002e78:	9301      	str	r3, [sp, #4]
 8002e7a:	2302      	movs	r3, #2
 8002e7c:	9300      	str	r3, [sp, #0]
 8002e7e:	2300      	movs	r3, #0
 8002e80:	22a0      	movs	r2, #160	; 0xa0
 8002e82:	2105      	movs	r1, #5
 8002e84:	4813      	ldr	r0, [pc, #76]	; (8002ed4 <FreqMenu_DrawSweepMenu+0x2e4>)
 8002e86:	f00b f929 	bl	800e0dc <ILI9341_Draw_Text>
 8002e8a:	e030      	b.n	8002eee <FreqMenu_DrawSweepMenu+0x2fe>
 8002e8c:	08012fd8 	.word	0x08012fd8
 8002e90:	40000c00 	.word	0x40000c00
 8002e94:	08012fec 	.word	0x08012fec
 8002e98:	08013000 	.word	0x08013000
 8002e9c:	08013014 	.word	0x08013014
 8002ea0:	08013028 	.word	0x08013028
 8002ea4:	08013034 	.word	0x08013034
 8002ea8:	08013038 	.word	0x08013038
 8002eac:	20001ecd 	.word	0x20001ecd
 8002eb0:	08013040 	.word	0x08013040
 8002eb4:	20001f20 	.word	0x20001f20
 8002eb8:	08013050 	.word	0x08013050
 8002ebc:	20001ecc 	.word	0x20001ecc
 8002ec0:	0801305c 	.word	0x0801305c
 8002ec4:	20000000 	.word	0x20000000
 8002ec8:	40013400 	.word	0x40013400
 8002ecc:	42f00000 	.word	0x42f00000
 8002ed0:	0801306c 	.word	0x0801306c
 8002ed4:	08013078 	.word	0x08013078
		//ILI9341_Draw_Arrow(ARROW_DOWN, 280, 130, 10, BLACK);
	}
	else
	{
		ILI9341_Draw_Text("SWEEP LOWER:", 5, 160, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002ed8:	2300      	movs	r3, #0
 8002eda:	9301      	str	r3, [sp, #4]
 8002edc:	2302      	movs	r3, #2
 8002ede:	9300      	str	r3, [sp, #0]
 8002ee0:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002ee4:	22a0      	movs	r2, #160	; 0xa0
 8002ee6:	2105      	movs	r1, #5
 8002ee8:	484d      	ldr	r0, [pc, #308]	; (8003020 <FreqMenu_DrawSweepMenu+0x430>)
 8002eea:	f00b f8f7 	bl	800e0dc <ILI9341_Draw_Text>
	}
	char sweep_upper_text[20] = "";
 8002eee:	2300      	movs	r3, #0
 8002ef0:	607b      	str	r3, [r7, #4]
 8002ef2:	f107 0308 	add.w	r3, r7, #8
 8002ef6:	2200      	movs	r2, #0
 8002ef8:	601a      	str	r2, [r3, #0]
 8002efa:	605a      	str	r2, [r3, #4]
 8002efc:	609a      	str	r2, [r3, #8]
 8002efe:	60da      	str	r2, [r3, #12]
	snprintf(sweep_upper_text, sizeof(sweep_upper_text), "%8.2f  Hz", SM_ConvertPeriodToHertz(sweep_upper_bounds_longest_output_arr, OUTPUT_TIMER->PSC) /SM_FSAMP );
 8002f00:	4b48      	ldr	r3, [pc, #288]	; (8003024 <FreqMenu_DrawSweepMenu+0x434>)
 8002f02:	edd3 7a00 	vldr	s15, [r3]
 8002f06:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002f0a:	4b47      	ldr	r3, [pc, #284]	; (8003028 <FreqMenu_DrawSweepMenu+0x438>)
 8002f0c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f0e:	b29b      	uxth	r3, r3
 8002f10:	4619      	mov	r1, r3
 8002f12:	ee17 0a90 	vmov	r0, s15
 8002f16:	f003 f901 	bl	800611c <SM_ConvertPeriodToHertz>
 8002f1a:	eeb0 7a40 	vmov.f32	s14, s0
 8002f1e:	eddf 7a43 	vldr	s15, [pc, #268]	; 800302c <FreqMenu_DrawSweepMenu+0x43c>
 8002f22:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8002f26:	ee16 0a90 	vmov	r0, s13
 8002f2a:	f7fd fb35 	bl	8000598 <__aeabi_f2d>
 8002f2e:	4603      	mov	r3, r0
 8002f30:	460c      	mov	r4, r1
 8002f32:	1d38      	adds	r0, r7, #4
 8002f34:	e9cd 3400 	strd	r3, r4, [sp]
 8002f38:	4a3d      	ldr	r2, [pc, #244]	; (8003030 <FreqMenu_DrawSweepMenu+0x440>)
 8002f3a:	2114      	movs	r1, #20
 8002f3c:	f00c fc72 	bl	800f824 <sniprintf>
	ILI9341_Draw_Text(sweep_upper_text, 170, 160, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002f40:	1d38      	adds	r0, r7, #4
 8002f42:	2300      	movs	r3, #0
 8002f44:	9301      	str	r3, [sp, #4]
 8002f46:	2302      	movs	r3, #2
 8002f48:	9300      	str	r3, [sp, #0]
 8002f4a:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002f4e:	22a0      	movs	r2, #160	; 0xa0
 8002f50:	21aa      	movs	r1, #170	; 0xaa
 8002f52:	f00b f8c3 	bl	800e0dc <ILI9341_Draw_Text>


	// draw bottom menu button text
	if((SWEEP_TIMER->CR1 & TIM_CR1_CEN) == TIM_CR1_CEN)
 8002f56:	4b37      	ldr	r3, [pc, #220]	; (8003034 <FreqMenu_DrawSweepMenu+0x444>)
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	f003 0301 	and.w	r3, r3, #1
 8002f5e:	2b01      	cmp	r3, #1
 8002f60:	d10b      	bne.n	8002f7a <FreqMenu_DrawSweepMenu+0x38a>
		ILI9341_Draw_Text("PAUSE ", 6, 213, BTN1_TEXT_FGCOLOUR, 2, BTN1_TEXT_BGCOLOUR);
 8002f62:	f240 23fd 	movw	r3, #765	; 0x2fd
 8002f66:	9301      	str	r3, [sp, #4]
 8002f68:	2302      	movs	r3, #2
 8002f6a:	9300      	str	r3, [sp, #0]
 8002f6c:	2300      	movs	r3, #0
 8002f6e:	22d5      	movs	r2, #213	; 0xd5
 8002f70:	2106      	movs	r1, #6
 8002f72:	4831      	ldr	r0, [pc, #196]	; (8003038 <FreqMenu_DrawSweepMenu+0x448>)
 8002f74:	f00b f8b2 	bl	800e0dc <ILI9341_Draw_Text>
 8002f78:	e00a      	b.n	8002f90 <FreqMenu_DrawSweepMenu+0x3a0>
	else
		ILI9341_Draw_Text("RESUME", 5, 213, BTN1_TEXT_FGCOLOUR, 2, BTN1_TEXT_BGCOLOUR);
 8002f7a:	f240 23fd 	movw	r3, #765	; 0x2fd
 8002f7e:	9301      	str	r3, [sp, #4]
 8002f80:	2302      	movs	r3, #2
 8002f82:	9300      	str	r3, [sp, #0]
 8002f84:	2300      	movs	r3, #0
 8002f86:	22d5      	movs	r2, #213	; 0xd5
 8002f88:	2105      	movs	r1, #5
 8002f8a:	482c      	ldr	r0, [pc, #176]	; (800303c <FreqMenu_DrawSweepMenu+0x44c>)
 8002f8c:	f00b f8a6 	bl	800e0dc <ILI9341_Draw_Text>

	ILI9341_Draw_Text("SET", 	105,	204, BTN2_TEXT_FGCOLOUR, 2, BTN2_TEXT_BGCOLOUR);
 8002f90:	f241 43a2 	movw	r3, #5282	; 0x14a2
 8002f94:	9301      	str	r3, [sp, #4]
 8002f96:	2302      	movs	r3, #2
 8002f98:	9300      	str	r3, [sp, #0]
 8002f9a:	2300      	movs	r3, #0
 8002f9c:	22cc      	movs	r2, #204	; 0xcc
 8002f9e:	2169      	movs	r1, #105	; 0x69
 8002fa0:	4827      	ldr	r0, [pc, #156]	; (8003040 <FreqMenu_DrawSweepMenu+0x450>)
 8002fa2:	f00b f89b 	bl	800e0dc <ILI9341_Draw_Text>
	ILI9341_Draw_Text("MODE",	98, 	222, BTN2_TEXT_FGCOLOUR, 2, BTN2_TEXT_BGCOLOUR);
 8002fa6:	f241 43a2 	movw	r3, #5282	; 0x14a2
 8002faa:	9301      	str	r3, [sp, #4]
 8002fac:	2302      	movs	r3, #2
 8002fae:	9300      	str	r3, [sp, #0]
 8002fb0:	2300      	movs	r3, #0
 8002fb2:	22de      	movs	r2, #222	; 0xde
 8002fb4:	2162      	movs	r1, #98	; 0x62
 8002fb6:	4823      	ldr	r0, [pc, #140]	; (8003044 <FreqMenu_DrawSweepMenu+0x454>)
 8002fb8:	f00b f890 	bl	800e0dc <ILI9341_Draw_Text>

	ILI9341_Draw_Text("SET", 	183,	204, BTN3_TEXT_FGCOLOUR, 2, BTN3_TEXT_BGCOLOUR);
 8002fbc:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 8002fc0:	9301      	str	r3, [sp, #4]
 8002fc2:	2302      	movs	r3, #2
 8002fc4:	9300      	str	r3, [sp, #0]
 8002fc6:	2300      	movs	r3, #0
 8002fc8:	22cc      	movs	r2, #204	; 0xcc
 8002fca:	21b7      	movs	r1, #183	; 0xb7
 8002fcc:	481c      	ldr	r0, [pc, #112]	; (8003040 <FreqMenu_DrawSweepMenu+0x450>)
 8002fce:	f00b f885 	bl	800e0dc <ILI9341_Draw_Text>
	ILI9341_Draw_Text("SPEED",	173, 	222, BTN3_TEXT_FGCOLOUR, 2, BTN3_TEXT_BGCOLOUR);
 8002fd2:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 8002fd6:	9301      	str	r3, [sp, #4]
 8002fd8:	2302      	movs	r3, #2
 8002fda:	9300      	str	r3, [sp, #0]
 8002fdc:	2300      	movs	r3, #0
 8002fde:	22de      	movs	r2, #222	; 0xde
 8002fe0:	21ad      	movs	r1, #173	; 0xad
 8002fe2:	4819      	ldr	r0, [pc, #100]	; (8003048 <FreqMenu_DrawSweepMenu+0x458>)
 8002fe4:	f00b f87a 	bl	800e0dc <ILI9341_Draw_Text>

	ILI9341_Draw_Text("SET", 	263, 	204, BTN4_TEXT_FGCOLOUR, 2, BTN4_TEXT_BGCOLOUR);
 8002fe8:	f64d 03c3 	movw	r3, #55491	; 0xd8c3
 8002fec:	9301      	str	r3, [sp, #4]
 8002fee:	2302      	movs	r3, #2
 8002ff0:	9300      	str	r3, [sp, #0]
 8002ff2:	2300      	movs	r3, #0
 8002ff4:	22cc      	movs	r2, #204	; 0xcc
 8002ff6:	f240 1107 	movw	r1, #263	; 0x107
 8002ffa:	4811      	ldr	r0, [pc, #68]	; (8003040 <FreqMenu_DrawSweepMenu+0x450>)
 8002ffc:	f00b f86e 	bl	800e0dc <ILI9341_Draw_Text>
	ILI9341_Draw_Text("LIMIT", 	252, 	222, BTN4_TEXT_FGCOLOUR, 2, BTN4_TEXT_BGCOLOUR);
 8003000:	f64d 03c3 	movw	r3, #55491	; 0xd8c3
 8003004:	9301      	str	r3, [sp, #4]
 8003006:	2302      	movs	r3, #2
 8003008:	9300      	str	r3, [sp, #0]
 800300a:	2300      	movs	r3, #0
 800300c:	22de      	movs	r2, #222	; 0xde
 800300e:	21fc      	movs	r1, #252	; 0xfc
 8003010:	480e      	ldr	r0, [pc, #56]	; (800304c <FreqMenu_DrawSweepMenu+0x45c>)
 8003012:	f00b f863 	bl	800e0dc <ILI9341_Draw_Text>
}
 8003016:	bf00      	nop
 8003018:	3778      	adds	r7, #120	; 0x78
 800301a:	46bd      	mov	sp, r7
 800301c:	bdb0      	pop	{r4, r5, r7, pc}
 800301e:	bf00      	nop
 8003020:	08013078 	.word	0x08013078
 8003024:	20000004 	.word	0x20000004
 8003028:	40013400 	.word	0x40013400
 800302c:	42f00000 	.word	0x42f00000
 8003030:	08013088 	.word	0x08013088
 8003034:	40000c00 	.word	0x40000c00
 8003038:	08013094 	.word	0x08013094
 800303c:	0801309c 	.word	0x0801309c
 8003040:	080130a4 	.word	0x080130a4
 8003044:	080130a8 	.word	0x080130a8
 8003048:	080130b0 	.word	0x080130b0
 800304c:	080130b8 	.word	0x080130b8

08003050 <FuncMenu_DrawMenu>:
 *	@param None
 *	@retval None
 *
 */
void FuncMenu_DrawMenu(eFuncMenu_Status pMenu)
{
 8003050:	b580      	push	{r7, lr}
 8003052:	b082      	sub	sp, #8
 8003054:	af00      	add	r7, sp, #0
 8003056:	4603      	mov	r3, r0
 8003058:	71fb      	strb	r3, [r7, #7]
	switch(pMenu)
 800305a:	79fb      	ldrb	r3, [r7, #7]
 800305c:	2b02      	cmp	r3, #2
 800305e:	d007      	beq.n	8003070 <FuncMenu_DrawMenu+0x20>
 8003060:	2b03      	cmp	r3, #3
 8003062:	d009      	beq.n	8003078 <FuncMenu_DrawMenu+0x28>
 8003064:	2b01      	cmp	r3, #1
 8003066:	d000      	beq.n	800306a <FuncMenu_DrawMenu+0x1a>
		case ENABLE_FUNC_SYNC_MENU:
			FuncMenu_DrawOutputMenu(SYNC_CHANNEL);
			break;

		default:
			break;
 8003068:	e00a      	b.n	8003080 <FuncMenu_DrawMenu+0x30>
			FuncMenu_DrawMainMenu();
 800306a:	f000 f80d 	bl	8003088 <FuncMenu_DrawMainMenu>
			break;
 800306e:	e007      	b.n	8003080 <FuncMenu_DrawMenu+0x30>
			FuncMenu_DrawOutputMenu(SIGNAL_CHANNEL);
 8003070:	2000      	movs	r0, #0
 8003072:	f000 f851 	bl	8003118 <FuncMenu_DrawOutputMenu>
			break;
 8003076:	e003      	b.n	8003080 <FuncMenu_DrawMenu+0x30>
			FuncMenu_DrawOutputMenu(SYNC_CHANNEL);
 8003078:	2001      	movs	r0, #1
 800307a:	f000 f84d 	bl	8003118 <FuncMenu_DrawOutputMenu>
			break;
 800307e:	bf00      	nop

	}
}
 8003080:	bf00      	nop
 8003082:	3708      	adds	r7, #8
 8003084:	46bd      	mov	sp, r7
 8003086:	bd80      	pop	{r7, pc}

08003088 <FuncMenu_DrawMainMenu>:
 *	@param None
 *	@retval None
 *
 */
void FuncMenu_DrawMainMenu()
{
 8003088:	b580      	push	{r7, lr}
 800308a:	b082      	sub	sp, #8
 800308c:	af02      	add	r7, sp, #8
	ILI9341_Draw_Text("OUT->FUNC", 	10, 10, BREADTRAIL_FGCOLOUR, 2, BREADTRAIL_BGCOLOUR);
 800308e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003092:	9301      	str	r3, [sp, #4]
 8003094:	2302      	movs	r3, #2
 8003096:	9300      	str	r3, [sp, #0]
 8003098:	2300      	movs	r3, #0
 800309a:	220a      	movs	r2, #10
 800309c:	210a      	movs	r1, #10
 800309e:	481a      	ldr	r0, [pc, #104]	; (8003108 <FuncMenu_DrawMainMenu+0x80>)
 80030a0:	f00b f81c 	bl	800e0dc <ILI9341_Draw_Text>

	DM_DisplayFormattedOutput();
 80030a4:	f7fd ff66 	bl	8000f74 <DM_DisplayFormattedOutput>

 	// coloured menu btn labels
	ILI9341_Draw_Text("SIGNAL", 5,   210, BTN1_TEXT_FGCOLOUR, 2, BTN1_TEXT_BGCOLOUR);
 80030a8:	f240 23fd 	movw	r3, #765	; 0x2fd
 80030ac:	9301      	str	r3, [sp, #4]
 80030ae:	2302      	movs	r3, #2
 80030b0:	9300      	str	r3, [sp, #0]
 80030b2:	2300      	movs	r3, #0
 80030b4:	22d2      	movs	r2, #210	; 0xd2
 80030b6:	2105      	movs	r1, #5
 80030b8:	4814      	ldr	r0, [pc, #80]	; (800310c <FuncMenu_DrawMainMenu+0x84>)
 80030ba:	f00b f80f 	bl	800e0dc <ILI9341_Draw_Text>
	ILI9341_Draw_Text("SYNC", 	97,  210, BTN2_TEXT_FGCOLOUR, 2, BTN2_TEXT_BGCOLOUR);
 80030be:	f241 43a2 	movw	r3, #5282	; 0x14a2
 80030c2:	9301      	str	r3, [sp, #4]
 80030c4:	2302      	movs	r3, #2
 80030c6:	9300      	str	r3, [sp, #0]
 80030c8:	2300      	movs	r3, #0
 80030ca:	22d2      	movs	r2, #210	; 0xd2
 80030cc:	2161      	movs	r1, #97	; 0x61
 80030ce:	4810      	ldr	r0, [pc, #64]	; (8003110 <FuncMenu_DrawMainMenu+0x88>)
 80030d0:	f00b f804 	bl	800e0dc <ILI9341_Draw_Text>
	ILI9341_Draw_Text("    ", 	175, 210, BTN3_TEXT_FGCOLOUR, 2, BTN3_TEXT_BGCOLOUR);
 80030d4:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 80030d8:	9301      	str	r3, [sp, #4]
 80030da:	2302      	movs	r3, #2
 80030dc:	9300      	str	r3, [sp, #0]
 80030de:	2300      	movs	r3, #0
 80030e0:	22d2      	movs	r2, #210	; 0xd2
 80030e2:	21af      	movs	r1, #175	; 0xaf
 80030e4:	480b      	ldr	r0, [pc, #44]	; (8003114 <FuncMenu_DrawMainMenu+0x8c>)
 80030e6:	f00a fff9 	bl	800e0dc <ILI9341_Draw_Text>
	ILI9341_Draw_Text("    ", 	260, 210, BTN4_TEXT_FGCOLOUR, 2, BTN4_TEXT_BGCOLOUR);
 80030ea:	f64d 03c3 	movw	r3, #55491	; 0xd8c3
 80030ee:	9301      	str	r3, [sp, #4]
 80030f0:	2302      	movs	r3, #2
 80030f2:	9300      	str	r3, [sp, #0]
 80030f4:	2300      	movs	r3, #0
 80030f6:	22d2      	movs	r2, #210	; 0xd2
 80030f8:	f44f 7182 	mov.w	r1, #260	; 0x104
 80030fc:	4805      	ldr	r0, [pc, #20]	; (8003114 <FuncMenu_DrawMainMenu+0x8c>)
 80030fe:	f00a ffed 	bl	800e0dc <ILI9341_Draw_Text>
}
 8003102:	bf00      	nop
 8003104:	46bd      	mov	sp, r7
 8003106:	bd80      	pop	{r7, pc}
 8003108:	080130c0 	.word	0x080130c0
 800310c:	080130cc 	.word	0x080130cc
 8003110:	080130d4 	.word	0x080130d4
 8003114:	080130dc 	.word	0x080130dc

08003118 <FuncMenu_DrawOutputMenu>:
 *	@param None
 *	@retval None
 *
 */
void FuncMenu_DrawOutputMenu(eOutputChannel_t pOutChan)
{
 8003118:	b590      	push	{r4, r7, lr}
 800311a:	b089      	sub	sp, #36	; 0x24
 800311c:	af02      	add	r7, sp, #8
 800311e:	4603      	mov	r3, r0
 8003120:	71fb      	strb	r3, [r7, #7]
	if(pOutChan)
 8003122:	79fb      	ldrb	r3, [r7, #7]
 8003124:	2b00      	cmp	r3, #0
 8003126:	d00b      	beq.n	8003140 <FuncMenu_DrawOutputMenu+0x28>
		ILI9341_Draw_Text("OUT->FUNC->SYNC", 	10, 10, BREADTRAIL_FGCOLOUR, 2, BREADTRAIL_BGCOLOUR);
 8003128:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800312c:	9301      	str	r3, [sp, #4]
 800312e:	2302      	movs	r3, #2
 8003130:	9300      	str	r3, [sp, #0]
 8003132:	2300      	movs	r3, #0
 8003134:	220a      	movs	r2, #10
 8003136:	210a      	movs	r1, #10
 8003138:	4893      	ldr	r0, [pc, #588]	; (8003388 <FuncMenu_DrawOutputMenu+0x270>)
 800313a:	f00a ffcf 	bl	800e0dc <ILI9341_Draw_Text>
 800313e:	e00a      	b.n	8003156 <FuncMenu_DrawOutputMenu+0x3e>
	else
		ILI9341_Draw_Text("OUT->FUNC->SIG", 	10, 10, BREADTRAIL_FGCOLOUR, 2, BREADTRAIL_BGCOLOUR);
 8003140:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003144:	9301      	str	r3, [sp, #4]
 8003146:	2302      	movs	r3, #2
 8003148:	9300      	str	r3, [sp, #0]
 800314a:	2300      	movs	r3, #0
 800314c:	220a      	movs	r2, #10
 800314e:	210a      	movs	r1, #10
 8003150:	488e      	ldr	r0, [pc, #568]	; (800338c <FuncMenu_DrawOutputMenu+0x274>)
 8003152:	f00a ffc3 	bl	800e0dc <ILI9341_Draw_Text>

	//FunctionProfile_t *func_profileTmp = FuncO_GetSignalFPresetObject();
	FunctionProfile_t *func_profileTmp = SM_GetOutputChannel(pOutChan)->func_profile;
 8003156:	79fb      	ldrb	r3, [r7, #7]
 8003158:	4618      	mov	r0, r3
 800315a:	f002 fdf3 	bl	8005d44 <SM_GetOutputChannel>
 800315e:	4603      	mov	r3, r0
 8003160:	f8d3 31e8 	ldr.w	r3, [r3, #488]	; 0x1e8
 8003164:	617b      	str	r3, [r7, #20]
	if(func_profileTmp)
 8003166:	697b      	ldr	r3, [r7, #20]
 8003168:	2b00      	cmp	r3, #0
 800316a:	f000 83ff 	beq.w	800396c <FuncMenu_DrawOutputMenu+0x854>
	{
		switch(func_profileTmp->func)
 800316e:	697b      	ldr	r3, [r7, #20]
 8003170:	781b      	ldrb	r3, [r3, #0]
 8003172:	2b06      	cmp	r3, #6
 8003174:	f200 83fa 	bhi.w	800396c <FuncMenu_DrawOutputMenu+0x854>
 8003178:	a201      	add	r2, pc, #4	; (adr r2, 8003180 <FuncMenu_DrawOutputMenu+0x68>)
 800317a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800317e:	bf00      	nop
 8003180:	0800319d 	.word	0x0800319d
 8003184:	08003293 	.word	0x08003293
 8003188:	080033b1 	.word	0x080033b1
 800318c:	080034a7 	.word	0x080034a7
 8003190:	0800359d 	.word	0x0800359d
 8003194:	080036cd 	.word	0x080036cd
 8003198:	080037d9 	.word	0x080037d9
		{
			case SINE_FUNC_MODE:
				ILI9341_Draw_Text("- SINE", 	10, 50,  HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 800319c:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 80031a0:	9301      	str	r3, [sp, #4]
 80031a2:	2302      	movs	r3, #2
 80031a4:	9300      	str	r3, [sp, #0]
 80031a6:	2300      	movs	r3, #0
 80031a8:	2232      	movs	r2, #50	; 0x32
 80031aa:	210a      	movs	r1, #10
 80031ac:	4878      	ldr	r0, [pc, #480]	; (8003390 <FuncMenu_DrawOutputMenu+0x278>)
 80031ae:	f00a ff95 	bl	800e0dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- SQUARE", 	10, 70,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80031b2:	2300      	movs	r3, #0
 80031b4:	9301      	str	r3, [sp, #4]
 80031b6:	2302      	movs	r3, #2
 80031b8:	9300      	str	r3, [sp, #0]
 80031ba:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80031be:	2246      	movs	r2, #70	; 0x46
 80031c0:	210a      	movs	r1, #10
 80031c2:	4874      	ldr	r0, [pc, #464]	; (8003394 <FuncMenu_DrawOutputMenu+0x27c>)
 80031c4:	f00a ff8a 	bl	800e0dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- SAW", 		10, 90,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80031c8:	2300      	movs	r3, #0
 80031ca:	9301      	str	r3, [sp, #4]
 80031cc:	2302      	movs	r3, #2
 80031ce:	9300      	str	r3, [sp, #0]
 80031d0:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80031d4:	225a      	movs	r2, #90	; 0x5a
 80031d6:	210a      	movs	r1, #10
 80031d8:	486f      	ldr	r0, [pc, #444]	; (8003398 <FuncMenu_DrawOutputMenu+0x280>)
 80031da:	f00a ff7f 	bl	800e0dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- REV SAW", 	10, 110, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80031de:	2300      	movs	r3, #0
 80031e0:	9301      	str	r3, [sp, #4]
 80031e2:	2302      	movs	r3, #2
 80031e4:	9300      	str	r3, [sp, #0]
 80031e6:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80031ea:	226e      	movs	r2, #110	; 0x6e
 80031ec:	210a      	movs	r1, #10
 80031ee:	486b      	ldr	r0, [pc, #428]	; (800339c <FuncMenu_DrawOutputMenu+0x284>)
 80031f0:	f00a ff74 	bl	800e0dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- TRIANGLE",	10, 130, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80031f4:	2300      	movs	r3, #0
 80031f6:	9301      	str	r3, [sp, #4]
 80031f8:	2302      	movs	r3, #2
 80031fa:	9300      	str	r3, [sp, #0]
 80031fc:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8003200:	2282      	movs	r2, #130	; 0x82
 8003202:	210a      	movs	r1, #10
 8003204:	4866      	ldr	r0, [pc, #408]	; (80033a0 <FuncMenu_DrawOutputMenu+0x288>)
 8003206:	f00a ff69 	bl	800e0dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- UNIT", 	10, 150, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800320a:	2300      	movs	r3, #0
 800320c:	9301      	str	r3, [sp, #4]
 800320e:	2302      	movs	r3, #2
 8003210:	9300      	str	r3, [sp, #0]
 8003212:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8003216:	2296      	movs	r2, #150	; 0x96
 8003218:	210a      	movs	r1, #10
 800321a:	4862      	ldr	r0, [pc, #392]	; (80033a4 <FuncMenu_DrawOutputMenu+0x28c>)
 800321c:	f00a ff5e 	bl	800e0dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- PWM", 		10, 170, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8003220:	2300      	movs	r3, #0
 8003222:	9301      	str	r3, [sp, #4]
 8003224:	2302      	movs	r3, #2
 8003226:	9300      	str	r3, [sp, #0]
 8003228:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800322c:	22aa      	movs	r2, #170	; 0xaa
 800322e:	210a      	movs	r1, #10
 8003230:	485d      	ldr	r0, [pc, #372]	; (80033a8 <FuncMenu_DrawOutputMenu+0x290>)
 8003232:	f00a ff53 	bl	800e0dc <ILI9341_Draw_Text>
			 	// coloured menu btn labels
				ILI9341_Draw_Text("    ", 5,   210, BTN1_TEXT_FGCOLOUR, 2, BTN1_TEXT_BGCOLOUR);
 8003236:	f240 23fd 	movw	r3, #765	; 0x2fd
 800323a:	9301      	str	r3, [sp, #4]
 800323c:	2302      	movs	r3, #2
 800323e:	9300      	str	r3, [sp, #0]
 8003240:	2300      	movs	r3, #0
 8003242:	22d2      	movs	r2, #210	; 0xd2
 8003244:	2105      	movs	r1, #5
 8003246:	4859      	ldr	r0, [pc, #356]	; (80033ac <FuncMenu_DrawOutputMenu+0x294>)
 8003248:	f00a ff48 	bl	800e0dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("    ", 	97,  210, BTN2_TEXT_FGCOLOUR, 2, BTN2_TEXT_BGCOLOUR);
 800324c:	f241 43a2 	movw	r3, #5282	; 0x14a2
 8003250:	9301      	str	r3, [sp, #4]
 8003252:	2302      	movs	r3, #2
 8003254:	9300      	str	r3, [sp, #0]
 8003256:	2300      	movs	r3, #0
 8003258:	22d2      	movs	r2, #210	; 0xd2
 800325a:	2161      	movs	r1, #97	; 0x61
 800325c:	4853      	ldr	r0, [pc, #332]	; (80033ac <FuncMenu_DrawOutputMenu+0x294>)
 800325e:	f00a ff3d 	bl	800e0dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("    ", 	175, 210, BTN3_TEXT_FGCOLOUR, 2, BTN3_TEXT_BGCOLOUR);
 8003262:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 8003266:	9301      	str	r3, [sp, #4]
 8003268:	2302      	movs	r3, #2
 800326a:	9300      	str	r3, [sp, #0]
 800326c:	2300      	movs	r3, #0
 800326e:	22d2      	movs	r2, #210	; 0xd2
 8003270:	21af      	movs	r1, #175	; 0xaf
 8003272:	484e      	ldr	r0, [pc, #312]	; (80033ac <FuncMenu_DrawOutputMenu+0x294>)
 8003274:	f00a ff32 	bl	800e0dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("    ", 	260, 210, BTN4_TEXT_FGCOLOUR, 2, BTN4_TEXT_BGCOLOUR);
 8003278:	f64d 03c3 	movw	r3, #55491	; 0xd8c3
 800327c:	9301      	str	r3, [sp, #4]
 800327e:	2302      	movs	r3, #2
 8003280:	9300      	str	r3, [sp, #0]
 8003282:	2300      	movs	r3, #0
 8003284:	22d2      	movs	r2, #210	; 0xd2
 8003286:	f44f 7182 	mov.w	r1, #260	; 0x104
 800328a:	4848      	ldr	r0, [pc, #288]	; (80033ac <FuncMenu_DrawOutputMenu+0x294>)
 800328c:	f00a ff26 	bl	800e0dc <ILI9341_Draw_Text>
				break;
 8003290:	e36c      	b.n	800396c <FuncMenu_DrawOutputMenu+0x854>
			case SQUARE_FUNC_MODE:
				ILI9341_Draw_Text("- SINE", 	10, 50,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8003292:	2300      	movs	r3, #0
 8003294:	9301      	str	r3, [sp, #4]
 8003296:	2302      	movs	r3, #2
 8003298:	9300      	str	r3, [sp, #0]
 800329a:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800329e:	2232      	movs	r2, #50	; 0x32
 80032a0:	210a      	movs	r1, #10
 80032a2:	483b      	ldr	r0, [pc, #236]	; (8003390 <FuncMenu_DrawOutputMenu+0x278>)
 80032a4:	f00a ff1a 	bl	800e0dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- SQUARE", 	10, 70,  HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 80032a8:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 80032ac:	9301      	str	r3, [sp, #4]
 80032ae:	2302      	movs	r3, #2
 80032b0:	9300      	str	r3, [sp, #0]
 80032b2:	2300      	movs	r3, #0
 80032b4:	2246      	movs	r2, #70	; 0x46
 80032b6:	210a      	movs	r1, #10
 80032b8:	4836      	ldr	r0, [pc, #216]	; (8003394 <FuncMenu_DrawOutputMenu+0x27c>)
 80032ba:	f00a ff0f 	bl	800e0dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- SAW", 		10, 90,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80032be:	2300      	movs	r3, #0
 80032c0:	9301      	str	r3, [sp, #4]
 80032c2:	2302      	movs	r3, #2
 80032c4:	9300      	str	r3, [sp, #0]
 80032c6:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80032ca:	225a      	movs	r2, #90	; 0x5a
 80032cc:	210a      	movs	r1, #10
 80032ce:	4832      	ldr	r0, [pc, #200]	; (8003398 <FuncMenu_DrawOutputMenu+0x280>)
 80032d0:	f00a ff04 	bl	800e0dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- REV SAW", 	10, 110, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80032d4:	2300      	movs	r3, #0
 80032d6:	9301      	str	r3, [sp, #4]
 80032d8:	2302      	movs	r3, #2
 80032da:	9300      	str	r3, [sp, #0]
 80032dc:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80032e0:	226e      	movs	r2, #110	; 0x6e
 80032e2:	210a      	movs	r1, #10
 80032e4:	482d      	ldr	r0, [pc, #180]	; (800339c <FuncMenu_DrawOutputMenu+0x284>)
 80032e6:	f00a fef9 	bl	800e0dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- TRIANGLE",	10, 130, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80032ea:	2300      	movs	r3, #0
 80032ec:	9301      	str	r3, [sp, #4]
 80032ee:	2302      	movs	r3, #2
 80032f0:	9300      	str	r3, [sp, #0]
 80032f2:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80032f6:	2282      	movs	r2, #130	; 0x82
 80032f8:	210a      	movs	r1, #10
 80032fa:	4829      	ldr	r0, [pc, #164]	; (80033a0 <FuncMenu_DrawOutputMenu+0x288>)
 80032fc:	f00a feee 	bl	800e0dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- UNIT", 	10, 150, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8003300:	2300      	movs	r3, #0
 8003302:	9301      	str	r3, [sp, #4]
 8003304:	2302      	movs	r3, #2
 8003306:	9300      	str	r3, [sp, #0]
 8003308:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800330c:	2296      	movs	r2, #150	; 0x96
 800330e:	210a      	movs	r1, #10
 8003310:	4824      	ldr	r0, [pc, #144]	; (80033a4 <FuncMenu_DrawOutputMenu+0x28c>)
 8003312:	f00a fee3 	bl	800e0dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- PWM", 		10, 170, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8003316:	2300      	movs	r3, #0
 8003318:	9301      	str	r3, [sp, #4]
 800331a:	2302      	movs	r3, #2
 800331c:	9300      	str	r3, [sp, #0]
 800331e:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8003322:	22aa      	movs	r2, #170	; 0xaa
 8003324:	210a      	movs	r1, #10
 8003326:	4820      	ldr	r0, [pc, #128]	; (80033a8 <FuncMenu_DrawOutputMenu+0x290>)
 8003328:	f00a fed8 	bl	800e0dc <ILI9341_Draw_Text>
			 	// coloured menu btn labels
				ILI9341_Draw_Text("    ", 5,   210, BTN1_TEXT_FGCOLOUR, 2, BTN1_TEXT_BGCOLOUR);
 800332c:	f240 23fd 	movw	r3, #765	; 0x2fd
 8003330:	9301      	str	r3, [sp, #4]
 8003332:	2302      	movs	r3, #2
 8003334:	9300      	str	r3, [sp, #0]
 8003336:	2300      	movs	r3, #0
 8003338:	22d2      	movs	r2, #210	; 0xd2
 800333a:	2105      	movs	r1, #5
 800333c:	481b      	ldr	r0, [pc, #108]	; (80033ac <FuncMenu_DrawOutputMenu+0x294>)
 800333e:	f00a fecd 	bl	800e0dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("    ", 	97,  210, BTN2_TEXT_FGCOLOUR, 2, BTN2_TEXT_BGCOLOUR);
 8003342:	f241 43a2 	movw	r3, #5282	; 0x14a2
 8003346:	9301      	str	r3, [sp, #4]
 8003348:	2302      	movs	r3, #2
 800334a:	9300      	str	r3, [sp, #0]
 800334c:	2300      	movs	r3, #0
 800334e:	22d2      	movs	r2, #210	; 0xd2
 8003350:	2161      	movs	r1, #97	; 0x61
 8003352:	4816      	ldr	r0, [pc, #88]	; (80033ac <FuncMenu_DrawOutputMenu+0x294>)
 8003354:	f00a fec2 	bl	800e0dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("    ", 	175, 210, BTN3_TEXT_FGCOLOUR, 2, BTN3_TEXT_BGCOLOUR);
 8003358:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 800335c:	9301      	str	r3, [sp, #4]
 800335e:	2302      	movs	r3, #2
 8003360:	9300      	str	r3, [sp, #0]
 8003362:	2300      	movs	r3, #0
 8003364:	22d2      	movs	r2, #210	; 0xd2
 8003366:	21af      	movs	r1, #175	; 0xaf
 8003368:	4810      	ldr	r0, [pc, #64]	; (80033ac <FuncMenu_DrawOutputMenu+0x294>)
 800336a:	f00a feb7 	bl	800e0dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("    ", 	260, 210, BTN4_TEXT_FGCOLOUR, 2, BTN4_TEXT_BGCOLOUR);
 800336e:	f64d 03c3 	movw	r3, #55491	; 0xd8c3
 8003372:	9301      	str	r3, [sp, #4]
 8003374:	2302      	movs	r3, #2
 8003376:	9300      	str	r3, [sp, #0]
 8003378:	2300      	movs	r3, #0
 800337a:	22d2      	movs	r2, #210	; 0xd2
 800337c:	f44f 7182 	mov.w	r1, #260	; 0x104
 8003380:	480a      	ldr	r0, [pc, #40]	; (80033ac <FuncMenu_DrawOutputMenu+0x294>)
 8003382:	f00a feab 	bl	800e0dc <ILI9341_Draw_Text>
				break;
 8003386:	e2f1      	b.n	800396c <FuncMenu_DrawOutputMenu+0x854>
 8003388:	080130e4 	.word	0x080130e4
 800338c:	080130f4 	.word	0x080130f4
 8003390:	08013104 	.word	0x08013104
 8003394:	0801310c 	.word	0x0801310c
 8003398:	08013118 	.word	0x08013118
 800339c:	08013120 	.word	0x08013120
 80033a0:	0801312c 	.word	0x0801312c
 80033a4:	08013138 	.word	0x08013138
 80033a8:	08013140 	.word	0x08013140
 80033ac:	080130dc 	.word	0x080130dc
			case SAW_FUNC_MODE:
				ILI9341_Draw_Text("- SINE", 	10, 50,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80033b0:	2300      	movs	r3, #0
 80033b2:	9301      	str	r3, [sp, #4]
 80033b4:	2302      	movs	r3, #2
 80033b6:	9300      	str	r3, [sp, #0]
 80033b8:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80033bc:	2232      	movs	r2, #50	; 0x32
 80033be:	210a      	movs	r1, #10
 80033c0:	48b9      	ldr	r0, [pc, #740]	; (80036a8 <FuncMenu_DrawOutputMenu+0x590>)
 80033c2:	f00a fe8b 	bl	800e0dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- SQUARE", 	10, 70,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80033c6:	2300      	movs	r3, #0
 80033c8:	9301      	str	r3, [sp, #4]
 80033ca:	2302      	movs	r3, #2
 80033cc:	9300      	str	r3, [sp, #0]
 80033ce:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80033d2:	2246      	movs	r2, #70	; 0x46
 80033d4:	210a      	movs	r1, #10
 80033d6:	48b5      	ldr	r0, [pc, #724]	; (80036ac <FuncMenu_DrawOutputMenu+0x594>)
 80033d8:	f00a fe80 	bl	800e0dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- SAW", 		10, 90,  HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 80033dc:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 80033e0:	9301      	str	r3, [sp, #4]
 80033e2:	2302      	movs	r3, #2
 80033e4:	9300      	str	r3, [sp, #0]
 80033e6:	2300      	movs	r3, #0
 80033e8:	225a      	movs	r2, #90	; 0x5a
 80033ea:	210a      	movs	r1, #10
 80033ec:	48b0      	ldr	r0, [pc, #704]	; (80036b0 <FuncMenu_DrawOutputMenu+0x598>)
 80033ee:	f00a fe75 	bl	800e0dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- REV SAW", 	10, 110, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80033f2:	2300      	movs	r3, #0
 80033f4:	9301      	str	r3, [sp, #4]
 80033f6:	2302      	movs	r3, #2
 80033f8:	9300      	str	r3, [sp, #0]
 80033fa:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80033fe:	226e      	movs	r2, #110	; 0x6e
 8003400:	210a      	movs	r1, #10
 8003402:	48ac      	ldr	r0, [pc, #688]	; (80036b4 <FuncMenu_DrawOutputMenu+0x59c>)
 8003404:	f00a fe6a 	bl	800e0dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- TRIANGLE",	10, 130, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8003408:	2300      	movs	r3, #0
 800340a:	9301      	str	r3, [sp, #4]
 800340c:	2302      	movs	r3, #2
 800340e:	9300      	str	r3, [sp, #0]
 8003410:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8003414:	2282      	movs	r2, #130	; 0x82
 8003416:	210a      	movs	r1, #10
 8003418:	48a7      	ldr	r0, [pc, #668]	; (80036b8 <FuncMenu_DrawOutputMenu+0x5a0>)
 800341a:	f00a fe5f 	bl	800e0dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- UNIT", 	10, 150, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800341e:	2300      	movs	r3, #0
 8003420:	9301      	str	r3, [sp, #4]
 8003422:	2302      	movs	r3, #2
 8003424:	9300      	str	r3, [sp, #0]
 8003426:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800342a:	2296      	movs	r2, #150	; 0x96
 800342c:	210a      	movs	r1, #10
 800342e:	48a3      	ldr	r0, [pc, #652]	; (80036bc <FuncMenu_DrawOutputMenu+0x5a4>)
 8003430:	f00a fe54 	bl	800e0dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- PWM", 		10, 170, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8003434:	2300      	movs	r3, #0
 8003436:	9301      	str	r3, [sp, #4]
 8003438:	2302      	movs	r3, #2
 800343a:	9300      	str	r3, [sp, #0]
 800343c:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8003440:	22aa      	movs	r2, #170	; 0xaa
 8003442:	210a      	movs	r1, #10
 8003444:	489e      	ldr	r0, [pc, #632]	; (80036c0 <FuncMenu_DrawOutputMenu+0x5a8>)
 8003446:	f00a fe49 	bl	800e0dc <ILI9341_Draw_Text>
			 	// coloured menu btn labels
				ILI9341_Draw_Text("    ", 5,   210, BTN1_TEXT_FGCOLOUR, 2, BTN1_TEXT_BGCOLOUR);
 800344a:	f240 23fd 	movw	r3, #765	; 0x2fd
 800344e:	9301      	str	r3, [sp, #4]
 8003450:	2302      	movs	r3, #2
 8003452:	9300      	str	r3, [sp, #0]
 8003454:	2300      	movs	r3, #0
 8003456:	22d2      	movs	r2, #210	; 0xd2
 8003458:	2105      	movs	r1, #5
 800345a:	489a      	ldr	r0, [pc, #616]	; (80036c4 <FuncMenu_DrawOutputMenu+0x5ac>)
 800345c:	f00a fe3e 	bl	800e0dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("    ", 	97,  210, BTN2_TEXT_FGCOLOUR, 2, BTN2_TEXT_BGCOLOUR);
 8003460:	f241 43a2 	movw	r3, #5282	; 0x14a2
 8003464:	9301      	str	r3, [sp, #4]
 8003466:	2302      	movs	r3, #2
 8003468:	9300      	str	r3, [sp, #0]
 800346a:	2300      	movs	r3, #0
 800346c:	22d2      	movs	r2, #210	; 0xd2
 800346e:	2161      	movs	r1, #97	; 0x61
 8003470:	4894      	ldr	r0, [pc, #592]	; (80036c4 <FuncMenu_DrawOutputMenu+0x5ac>)
 8003472:	f00a fe33 	bl	800e0dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("    ", 	175, 210, BTN3_TEXT_FGCOLOUR, 2, BTN3_TEXT_BGCOLOUR);
 8003476:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 800347a:	9301      	str	r3, [sp, #4]
 800347c:	2302      	movs	r3, #2
 800347e:	9300      	str	r3, [sp, #0]
 8003480:	2300      	movs	r3, #0
 8003482:	22d2      	movs	r2, #210	; 0xd2
 8003484:	21af      	movs	r1, #175	; 0xaf
 8003486:	488f      	ldr	r0, [pc, #572]	; (80036c4 <FuncMenu_DrawOutputMenu+0x5ac>)
 8003488:	f00a fe28 	bl	800e0dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("    ", 	260, 210, BTN4_TEXT_FGCOLOUR, 2, BTN4_TEXT_BGCOLOUR);
 800348c:	f64d 03c3 	movw	r3, #55491	; 0xd8c3
 8003490:	9301      	str	r3, [sp, #4]
 8003492:	2302      	movs	r3, #2
 8003494:	9300      	str	r3, [sp, #0]
 8003496:	2300      	movs	r3, #0
 8003498:	22d2      	movs	r2, #210	; 0xd2
 800349a:	f44f 7182 	mov.w	r1, #260	; 0x104
 800349e:	4889      	ldr	r0, [pc, #548]	; (80036c4 <FuncMenu_DrawOutputMenu+0x5ac>)
 80034a0:	f00a fe1c 	bl	800e0dc <ILI9341_Draw_Text>
				break;
 80034a4:	e262      	b.n	800396c <FuncMenu_DrawOutputMenu+0x854>
			case REV_SAW_FUNC_MODE:
				ILI9341_Draw_Text("- SINE", 	10, 50,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80034a6:	2300      	movs	r3, #0
 80034a8:	9301      	str	r3, [sp, #4]
 80034aa:	2302      	movs	r3, #2
 80034ac:	9300      	str	r3, [sp, #0]
 80034ae:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80034b2:	2232      	movs	r2, #50	; 0x32
 80034b4:	210a      	movs	r1, #10
 80034b6:	487c      	ldr	r0, [pc, #496]	; (80036a8 <FuncMenu_DrawOutputMenu+0x590>)
 80034b8:	f00a fe10 	bl	800e0dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- SQUARE", 	10, 70,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80034bc:	2300      	movs	r3, #0
 80034be:	9301      	str	r3, [sp, #4]
 80034c0:	2302      	movs	r3, #2
 80034c2:	9300      	str	r3, [sp, #0]
 80034c4:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80034c8:	2246      	movs	r2, #70	; 0x46
 80034ca:	210a      	movs	r1, #10
 80034cc:	4877      	ldr	r0, [pc, #476]	; (80036ac <FuncMenu_DrawOutputMenu+0x594>)
 80034ce:	f00a fe05 	bl	800e0dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- SAW", 		10, 90,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80034d2:	2300      	movs	r3, #0
 80034d4:	9301      	str	r3, [sp, #4]
 80034d6:	2302      	movs	r3, #2
 80034d8:	9300      	str	r3, [sp, #0]
 80034da:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80034de:	225a      	movs	r2, #90	; 0x5a
 80034e0:	210a      	movs	r1, #10
 80034e2:	4873      	ldr	r0, [pc, #460]	; (80036b0 <FuncMenu_DrawOutputMenu+0x598>)
 80034e4:	f00a fdfa 	bl	800e0dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- REV SAW", 	10, 110, HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 80034e8:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 80034ec:	9301      	str	r3, [sp, #4]
 80034ee:	2302      	movs	r3, #2
 80034f0:	9300      	str	r3, [sp, #0]
 80034f2:	2300      	movs	r3, #0
 80034f4:	226e      	movs	r2, #110	; 0x6e
 80034f6:	210a      	movs	r1, #10
 80034f8:	486e      	ldr	r0, [pc, #440]	; (80036b4 <FuncMenu_DrawOutputMenu+0x59c>)
 80034fa:	f00a fdef 	bl	800e0dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- TRIANGLE",	10, 130, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80034fe:	2300      	movs	r3, #0
 8003500:	9301      	str	r3, [sp, #4]
 8003502:	2302      	movs	r3, #2
 8003504:	9300      	str	r3, [sp, #0]
 8003506:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800350a:	2282      	movs	r2, #130	; 0x82
 800350c:	210a      	movs	r1, #10
 800350e:	486a      	ldr	r0, [pc, #424]	; (80036b8 <FuncMenu_DrawOutputMenu+0x5a0>)
 8003510:	f00a fde4 	bl	800e0dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- UNIT", 	10, 150, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8003514:	2300      	movs	r3, #0
 8003516:	9301      	str	r3, [sp, #4]
 8003518:	2302      	movs	r3, #2
 800351a:	9300      	str	r3, [sp, #0]
 800351c:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8003520:	2296      	movs	r2, #150	; 0x96
 8003522:	210a      	movs	r1, #10
 8003524:	4865      	ldr	r0, [pc, #404]	; (80036bc <FuncMenu_DrawOutputMenu+0x5a4>)
 8003526:	f00a fdd9 	bl	800e0dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- PWM", 		10, 170, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800352a:	2300      	movs	r3, #0
 800352c:	9301      	str	r3, [sp, #4]
 800352e:	2302      	movs	r3, #2
 8003530:	9300      	str	r3, [sp, #0]
 8003532:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8003536:	22aa      	movs	r2, #170	; 0xaa
 8003538:	210a      	movs	r1, #10
 800353a:	4861      	ldr	r0, [pc, #388]	; (80036c0 <FuncMenu_DrawOutputMenu+0x5a8>)
 800353c:	f00a fdce 	bl	800e0dc <ILI9341_Draw_Text>
			 	// coloured menu btn labels
				ILI9341_Draw_Text("    ", 5,   210, BTN1_TEXT_FGCOLOUR, 2, BTN1_TEXT_BGCOLOUR);
 8003540:	f240 23fd 	movw	r3, #765	; 0x2fd
 8003544:	9301      	str	r3, [sp, #4]
 8003546:	2302      	movs	r3, #2
 8003548:	9300      	str	r3, [sp, #0]
 800354a:	2300      	movs	r3, #0
 800354c:	22d2      	movs	r2, #210	; 0xd2
 800354e:	2105      	movs	r1, #5
 8003550:	485c      	ldr	r0, [pc, #368]	; (80036c4 <FuncMenu_DrawOutputMenu+0x5ac>)
 8003552:	f00a fdc3 	bl	800e0dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("    ", 	97,  210, BTN2_TEXT_FGCOLOUR, 2, BTN2_TEXT_BGCOLOUR);
 8003556:	f241 43a2 	movw	r3, #5282	; 0x14a2
 800355a:	9301      	str	r3, [sp, #4]
 800355c:	2302      	movs	r3, #2
 800355e:	9300      	str	r3, [sp, #0]
 8003560:	2300      	movs	r3, #0
 8003562:	22d2      	movs	r2, #210	; 0xd2
 8003564:	2161      	movs	r1, #97	; 0x61
 8003566:	4857      	ldr	r0, [pc, #348]	; (80036c4 <FuncMenu_DrawOutputMenu+0x5ac>)
 8003568:	f00a fdb8 	bl	800e0dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("    ", 	175, 210, BTN3_TEXT_FGCOLOUR, 2, BTN3_TEXT_BGCOLOUR);
 800356c:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 8003570:	9301      	str	r3, [sp, #4]
 8003572:	2302      	movs	r3, #2
 8003574:	9300      	str	r3, [sp, #0]
 8003576:	2300      	movs	r3, #0
 8003578:	22d2      	movs	r2, #210	; 0xd2
 800357a:	21af      	movs	r1, #175	; 0xaf
 800357c:	4851      	ldr	r0, [pc, #324]	; (80036c4 <FuncMenu_DrawOutputMenu+0x5ac>)
 800357e:	f00a fdad 	bl	800e0dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("    ", 	260, 210, BTN4_TEXT_FGCOLOUR, 2, BTN4_TEXT_BGCOLOUR);
 8003582:	f64d 03c3 	movw	r3, #55491	; 0xd8c3
 8003586:	9301      	str	r3, [sp, #4]
 8003588:	2302      	movs	r3, #2
 800358a:	9300      	str	r3, [sp, #0]
 800358c:	2300      	movs	r3, #0
 800358e:	22d2      	movs	r2, #210	; 0xd2
 8003590:	f44f 7182 	mov.w	r1, #260	; 0x104
 8003594:	484b      	ldr	r0, [pc, #300]	; (80036c4 <FuncMenu_DrawOutputMenu+0x5ac>)
 8003596:	f00a fda1 	bl	800e0dc <ILI9341_Draw_Text>
				break;
 800359a:	e1e7      	b.n	800396c <FuncMenu_DrawOutputMenu+0x854>
			case TRIANGLE_FUNC_MODE:
				ILI9341_Draw_Text("- SINE", 	10, 50,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800359c:	2300      	movs	r3, #0
 800359e:	9301      	str	r3, [sp, #4]
 80035a0:	2302      	movs	r3, #2
 80035a2:	9300      	str	r3, [sp, #0]
 80035a4:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80035a8:	2232      	movs	r2, #50	; 0x32
 80035aa:	210a      	movs	r1, #10
 80035ac:	483e      	ldr	r0, [pc, #248]	; (80036a8 <FuncMenu_DrawOutputMenu+0x590>)
 80035ae:	f00a fd95 	bl	800e0dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- SQUARE", 	10, 70,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80035b2:	2300      	movs	r3, #0
 80035b4:	9301      	str	r3, [sp, #4]
 80035b6:	2302      	movs	r3, #2
 80035b8:	9300      	str	r3, [sp, #0]
 80035ba:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80035be:	2246      	movs	r2, #70	; 0x46
 80035c0:	210a      	movs	r1, #10
 80035c2:	483a      	ldr	r0, [pc, #232]	; (80036ac <FuncMenu_DrawOutputMenu+0x594>)
 80035c4:	f00a fd8a 	bl	800e0dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- SAW", 		10, 90,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80035c8:	2300      	movs	r3, #0
 80035ca:	9301      	str	r3, [sp, #4]
 80035cc:	2302      	movs	r3, #2
 80035ce:	9300      	str	r3, [sp, #0]
 80035d0:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80035d4:	225a      	movs	r2, #90	; 0x5a
 80035d6:	210a      	movs	r1, #10
 80035d8:	4835      	ldr	r0, [pc, #212]	; (80036b0 <FuncMenu_DrawOutputMenu+0x598>)
 80035da:	f00a fd7f 	bl	800e0dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- REV SAW", 	10, 110, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80035de:	2300      	movs	r3, #0
 80035e0:	9301      	str	r3, [sp, #4]
 80035e2:	2302      	movs	r3, #2
 80035e4:	9300      	str	r3, [sp, #0]
 80035e6:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80035ea:	226e      	movs	r2, #110	; 0x6e
 80035ec:	210a      	movs	r1, #10
 80035ee:	4831      	ldr	r0, [pc, #196]	; (80036b4 <FuncMenu_DrawOutputMenu+0x59c>)
 80035f0:	f00a fd74 	bl	800e0dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- TRIANGLE",	10, 130, HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 80035f4:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 80035f8:	9301      	str	r3, [sp, #4]
 80035fa:	2302      	movs	r3, #2
 80035fc:	9300      	str	r3, [sp, #0]
 80035fe:	2300      	movs	r3, #0
 8003600:	2282      	movs	r2, #130	; 0x82
 8003602:	210a      	movs	r1, #10
 8003604:	482c      	ldr	r0, [pc, #176]	; (80036b8 <FuncMenu_DrawOutputMenu+0x5a0>)
 8003606:	f00a fd69 	bl	800e0dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- UNIT", 	10, 150, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800360a:	2300      	movs	r3, #0
 800360c:	9301      	str	r3, [sp, #4]
 800360e:	2302      	movs	r3, #2
 8003610:	9300      	str	r3, [sp, #0]
 8003612:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8003616:	2296      	movs	r2, #150	; 0x96
 8003618:	210a      	movs	r1, #10
 800361a:	4828      	ldr	r0, [pc, #160]	; (80036bc <FuncMenu_DrawOutputMenu+0x5a4>)
 800361c:	f00a fd5e 	bl	800e0dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- PWM", 		10, 170, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8003620:	2300      	movs	r3, #0
 8003622:	9301      	str	r3, [sp, #4]
 8003624:	2302      	movs	r3, #2
 8003626:	9300      	str	r3, [sp, #0]
 8003628:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800362c:	22aa      	movs	r2, #170	; 0xaa
 800362e:	210a      	movs	r1, #10
 8003630:	4823      	ldr	r0, [pc, #140]	; (80036c0 <FuncMenu_DrawOutputMenu+0x5a8>)
 8003632:	f00a fd53 	bl	800e0dc <ILI9341_Draw_Text>
			 	// coloured menu btn labels
				ILI9341_Draw_Text("    ", 5,   210, BTN1_TEXT_FGCOLOUR, 2, BTN1_TEXT_BGCOLOUR);
 8003636:	f240 23fd 	movw	r3, #765	; 0x2fd
 800363a:	9301      	str	r3, [sp, #4]
 800363c:	2302      	movs	r3, #2
 800363e:	9300      	str	r3, [sp, #0]
 8003640:	2300      	movs	r3, #0
 8003642:	22d2      	movs	r2, #210	; 0xd2
 8003644:	2105      	movs	r1, #5
 8003646:	481f      	ldr	r0, [pc, #124]	; (80036c4 <FuncMenu_DrawOutputMenu+0x5ac>)
 8003648:	f00a fd48 	bl	800e0dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("    ", 	97,  210, BTN2_TEXT_FGCOLOUR, 2, BTN2_TEXT_BGCOLOUR);
 800364c:	f241 43a2 	movw	r3, #5282	; 0x14a2
 8003650:	9301      	str	r3, [sp, #4]
 8003652:	2302      	movs	r3, #2
 8003654:	9300      	str	r3, [sp, #0]
 8003656:	2300      	movs	r3, #0
 8003658:	22d2      	movs	r2, #210	; 0xd2
 800365a:	2161      	movs	r1, #97	; 0x61
 800365c:	4819      	ldr	r0, [pc, #100]	; (80036c4 <FuncMenu_DrawOutputMenu+0x5ac>)
 800365e:	f00a fd3d 	bl	800e0dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("    ", 	175, 210, BTN3_TEXT_FGCOLOUR, 2, BTN3_TEXT_BGCOLOUR);
 8003662:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 8003666:	9301      	str	r3, [sp, #4]
 8003668:	2302      	movs	r3, #2
 800366a:	9300      	str	r3, [sp, #0]
 800366c:	2300      	movs	r3, #0
 800366e:	22d2      	movs	r2, #210	; 0xd2
 8003670:	21af      	movs	r1, #175	; 0xaf
 8003672:	4814      	ldr	r0, [pc, #80]	; (80036c4 <FuncMenu_DrawOutputMenu+0x5ac>)
 8003674:	f00a fd32 	bl	800e0dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("    ", 	260, 210, BTN4_TEXT_FGCOLOUR, 2, BTN4_TEXT_BGCOLOUR);
 8003678:	f64d 03c3 	movw	r3, #55491	; 0xd8c3
 800367c:	9301      	str	r3, [sp, #4]
 800367e:	2302      	movs	r3, #2
 8003680:	9300      	str	r3, [sp, #0]
 8003682:	2300      	movs	r3, #0
 8003684:	22d2      	movs	r2, #210	; 0xd2
 8003686:	f44f 7182 	mov.w	r1, #260	; 0x104
 800368a:	480e      	ldr	r0, [pc, #56]	; (80036c4 <FuncMenu_DrawOutputMenu+0x5ac>)
 800368c:	f00a fd26 	bl	800e0dc <ILI9341_Draw_Text>

				ILI9341_Draw_Text("               ", 	150, 50,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8003690:	2300      	movs	r3, #0
 8003692:	9301      	str	r3, [sp, #4]
 8003694:	2302      	movs	r3, #2
 8003696:	9300      	str	r3, [sp, #0]
 8003698:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800369c:	2232      	movs	r2, #50	; 0x32
 800369e:	2196      	movs	r1, #150	; 0x96
 80036a0:	4809      	ldr	r0, [pc, #36]	; (80036c8 <FuncMenu_DrawOutputMenu+0x5b0>)
 80036a2:	f00a fd1b 	bl	800e0dc <ILI9341_Draw_Text>
				break;
 80036a6:	e161      	b.n	800396c <FuncMenu_DrawOutputMenu+0x854>
 80036a8:	08013104 	.word	0x08013104
 80036ac:	0801310c 	.word	0x0801310c
 80036b0:	08013118 	.word	0x08013118
 80036b4:	08013120 	.word	0x08013120
 80036b8:	0801312c 	.word	0x0801312c
 80036bc:	08013138 	.word	0x08013138
 80036c0:	08013140 	.word	0x08013140
 80036c4:	080130dc 	.word	0x080130dc
 80036c8:	08013148 	.word	0x08013148
			case IMPULSE_FUNC_MODE:
				ILI9341_Draw_Text("- SINE", 	10, 50,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80036cc:	2300      	movs	r3, #0
 80036ce:	9301      	str	r3, [sp, #4]
 80036d0:	2302      	movs	r3, #2
 80036d2:	9300      	str	r3, [sp, #0]
 80036d4:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80036d8:	2232      	movs	r2, #50	; 0x32
 80036da:	210a      	movs	r1, #10
 80036dc:	48a5      	ldr	r0, [pc, #660]	; (8003974 <FuncMenu_DrawOutputMenu+0x85c>)
 80036de:	f00a fcfd 	bl	800e0dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- SQUARE", 	10, 70,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80036e2:	2300      	movs	r3, #0
 80036e4:	9301      	str	r3, [sp, #4]
 80036e6:	2302      	movs	r3, #2
 80036e8:	9300      	str	r3, [sp, #0]
 80036ea:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80036ee:	2246      	movs	r2, #70	; 0x46
 80036f0:	210a      	movs	r1, #10
 80036f2:	48a1      	ldr	r0, [pc, #644]	; (8003978 <FuncMenu_DrawOutputMenu+0x860>)
 80036f4:	f00a fcf2 	bl	800e0dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- SAW", 		10, 90,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80036f8:	2300      	movs	r3, #0
 80036fa:	9301      	str	r3, [sp, #4]
 80036fc:	2302      	movs	r3, #2
 80036fe:	9300      	str	r3, [sp, #0]
 8003700:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8003704:	225a      	movs	r2, #90	; 0x5a
 8003706:	210a      	movs	r1, #10
 8003708:	489c      	ldr	r0, [pc, #624]	; (800397c <FuncMenu_DrawOutputMenu+0x864>)
 800370a:	f00a fce7 	bl	800e0dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- REV SAW", 	10, 110, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800370e:	2300      	movs	r3, #0
 8003710:	9301      	str	r3, [sp, #4]
 8003712:	2302      	movs	r3, #2
 8003714:	9300      	str	r3, [sp, #0]
 8003716:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800371a:	226e      	movs	r2, #110	; 0x6e
 800371c:	210a      	movs	r1, #10
 800371e:	4898      	ldr	r0, [pc, #608]	; (8003980 <FuncMenu_DrawOutputMenu+0x868>)
 8003720:	f00a fcdc 	bl	800e0dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- TRIANGLE",	10, 130, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8003724:	2300      	movs	r3, #0
 8003726:	9301      	str	r3, [sp, #4]
 8003728:	2302      	movs	r3, #2
 800372a:	9300      	str	r3, [sp, #0]
 800372c:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8003730:	2282      	movs	r2, #130	; 0x82
 8003732:	210a      	movs	r1, #10
 8003734:	4893      	ldr	r0, [pc, #588]	; (8003984 <FuncMenu_DrawOutputMenu+0x86c>)
 8003736:	f00a fcd1 	bl	800e0dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- UNIT", 	10, 150, HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 800373a:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 800373e:	9301      	str	r3, [sp, #4]
 8003740:	2302      	movs	r3, #2
 8003742:	9300      	str	r3, [sp, #0]
 8003744:	2300      	movs	r3, #0
 8003746:	2296      	movs	r2, #150	; 0x96
 8003748:	210a      	movs	r1, #10
 800374a:	488f      	ldr	r0, [pc, #572]	; (8003988 <FuncMenu_DrawOutputMenu+0x870>)
 800374c:	f00a fcc6 	bl	800e0dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- PWM", 		10, 170, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8003750:	2300      	movs	r3, #0
 8003752:	9301      	str	r3, [sp, #4]
 8003754:	2302      	movs	r3, #2
 8003756:	9300      	str	r3, [sp, #0]
 8003758:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800375c:	22aa      	movs	r2, #170	; 0xaa
 800375e:	210a      	movs	r1, #10
 8003760:	488a      	ldr	r0, [pc, #552]	; (800398c <FuncMenu_DrawOutputMenu+0x874>)
 8003762:	f00a fcbb 	bl	800e0dc <ILI9341_Draw_Text>
			 	// coloured menu btn labels
				ILI9341_Draw_Text("    ", 5,   210, BTN1_TEXT_FGCOLOUR, 2, BTN1_TEXT_BGCOLOUR);
 8003766:	f240 23fd 	movw	r3, #765	; 0x2fd
 800376a:	9301      	str	r3, [sp, #4]
 800376c:	2302      	movs	r3, #2
 800376e:	9300      	str	r3, [sp, #0]
 8003770:	2300      	movs	r3, #0
 8003772:	22d2      	movs	r2, #210	; 0xd2
 8003774:	2105      	movs	r1, #5
 8003776:	4886      	ldr	r0, [pc, #536]	; (8003990 <FuncMenu_DrawOutputMenu+0x878>)
 8003778:	f00a fcb0 	bl	800e0dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("    ", 	97,  210, BTN2_TEXT_FGCOLOUR, 2, BTN2_TEXT_BGCOLOUR);
 800377c:	f241 43a2 	movw	r3, #5282	; 0x14a2
 8003780:	9301      	str	r3, [sp, #4]
 8003782:	2302      	movs	r3, #2
 8003784:	9300      	str	r3, [sp, #0]
 8003786:	2300      	movs	r3, #0
 8003788:	22d2      	movs	r2, #210	; 0xd2
 800378a:	2161      	movs	r1, #97	; 0x61
 800378c:	4880      	ldr	r0, [pc, #512]	; (8003990 <FuncMenu_DrawOutputMenu+0x878>)
 800378e:	f00a fca5 	bl	800e0dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("    ", 	175, 210, BTN3_TEXT_FGCOLOUR, 2, BTN3_TEXT_BGCOLOUR);
 8003792:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 8003796:	9301      	str	r3, [sp, #4]
 8003798:	2302      	movs	r3, #2
 800379a:	9300      	str	r3, [sp, #0]
 800379c:	2300      	movs	r3, #0
 800379e:	22d2      	movs	r2, #210	; 0xd2
 80037a0:	21af      	movs	r1, #175	; 0xaf
 80037a2:	487b      	ldr	r0, [pc, #492]	; (8003990 <FuncMenu_DrawOutputMenu+0x878>)
 80037a4:	f00a fc9a 	bl	800e0dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("    ", 	260, 210, BTN4_TEXT_FGCOLOUR, 2, BTN4_TEXT_BGCOLOUR);
 80037a8:	f64d 03c3 	movw	r3, #55491	; 0xd8c3
 80037ac:	9301      	str	r3, [sp, #4]
 80037ae:	2302      	movs	r3, #2
 80037b0:	9300      	str	r3, [sp, #0]
 80037b2:	2300      	movs	r3, #0
 80037b4:	22d2      	movs	r2, #210	; 0xd2
 80037b6:	f44f 7182 	mov.w	r1, #260	; 0x104
 80037ba:	4875      	ldr	r0, [pc, #468]	; (8003990 <FuncMenu_DrawOutputMenu+0x878>)
 80037bc:	f00a fc8e 	bl	800e0dc <ILI9341_Draw_Text>

				ILI9341_Draw_Text("               ", 	150, 50,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80037c0:	2300      	movs	r3, #0
 80037c2:	9301      	str	r3, [sp, #4]
 80037c4:	2302      	movs	r3, #2
 80037c6:	9300      	str	r3, [sp, #0]
 80037c8:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80037cc:	2232      	movs	r2, #50	; 0x32
 80037ce:	2196      	movs	r1, #150	; 0x96
 80037d0:	4870      	ldr	r0, [pc, #448]	; (8003994 <FuncMenu_DrawOutputMenu+0x87c>)
 80037d2:	f00a fc83 	bl	800e0dc <ILI9341_Draw_Text>
				break;
 80037d6:	e0c9      	b.n	800396c <FuncMenu_DrawOutputMenu+0x854>
			case PWM_FUNC_MODE:
				ILI9341_Draw_Text("- SINE", 	10, 50,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80037d8:	2300      	movs	r3, #0
 80037da:	9301      	str	r3, [sp, #4]
 80037dc:	2302      	movs	r3, #2
 80037de:	9300      	str	r3, [sp, #0]
 80037e0:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80037e4:	2232      	movs	r2, #50	; 0x32
 80037e6:	210a      	movs	r1, #10
 80037e8:	4862      	ldr	r0, [pc, #392]	; (8003974 <FuncMenu_DrawOutputMenu+0x85c>)
 80037ea:	f00a fc77 	bl	800e0dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- SQUARE", 	10, 70,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80037ee:	2300      	movs	r3, #0
 80037f0:	9301      	str	r3, [sp, #4]
 80037f2:	2302      	movs	r3, #2
 80037f4:	9300      	str	r3, [sp, #0]
 80037f6:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80037fa:	2246      	movs	r2, #70	; 0x46
 80037fc:	210a      	movs	r1, #10
 80037fe:	485e      	ldr	r0, [pc, #376]	; (8003978 <FuncMenu_DrawOutputMenu+0x860>)
 8003800:	f00a fc6c 	bl	800e0dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- SAW", 		10, 90,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8003804:	2300      	movs	r3, #0
 8003806:	9301      	str	r3, [sp, #4]
 8003808:	2302      	movs	r3, #2
 800380a:	9300      	str	r3, [sp, #0]
 800380c:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8003810:	225a      	movs	r2, #90	; 0x5a
 8003812:	210a      	movs	r1, #10
 8003814:	4859      	ldr	r0, [pc, #356]	; (800397c <FuncMenu_DrawOutputMenu+0x864>)
 8003816:	f00a fc61 	bl	800e0dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- REV SAW", 	10, 110, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800381a:	2300      	movs	r3, #0
 800381c:	9301      	str	r3, [sp, #4]
 800381e:	2302      	movs	r3, #2
 8003820:	9300      	str	r3, [sp, #0]
 8003822:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8003826:	226e      	movs	r2, #110	; 0x6e
 8003828:	210a      	movs	r1, #10
 800382a:	4855      	ldr	r0, [pc, #340]	; (8003980 <FuncMenu_DrawOutputMenu+0x868>)
 800382c:	f00a fc56 	bl	800e0dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- TRIANGLE",	10, 130, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8003830:	2300      	movs	r3, #0
 8003832:	9301      	str	r3, [sp, #4]
 8003834:	2302      	movs	r3, #2
 8003836:	9300      	str	r3, [sp, #0]
 8003838:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800383c:	2282      	movs	r2, #130	; 0x82
 800383e:	210a      	movs	r1, #10
 8003840:	4850      	ldr	r0, [pc, #320]	; (8003984 <FuncMenu_DrawOutputMenu+0x86c>)
 8003842:	f00a fc4b 	bl	800e0dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- UNIT", 	10, 150, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8003846:	2300      	movs	r3, #0
 8003848:	9301      	str	r3, [sp, #4]
 800384a:	2302      	movs	r3, #2
 800384c:	9300      	str	r3, [sp, #0]
 800384e:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8003852:	2296      	movs	r2, #150	; 0x96
 8003854:	210a      	movs	r1, #10
 8003856:	484c      	ldr	r0, [pc, #304]	; (8003988 <FuncMenu_DrawOutputMenu+0x870>)
 8003858:	f00a fc40 	bl	800e0dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- PWM", 		10, 170, HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 800385c:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 8003860:	9301      	str	r3, [sp, #4]
 8003862:	2302      	movs	r3, #2
 8003864:	9300      	str	r3, [sp, #0]
 8003866:	2300      	movs	r3, #0
 8003868:	22aa      	movs	r2, #170	; 0xaa
 800386a:	210a      	movs	r1, #10
 800386c:	4847      	ldr	r0, [pc, #284]	; (800398c <FuncMenu_DrawOutputMenu+0x874>)
 800386e:	f00a fc35 	bl	800e0dc <ILI9341_Draw_Text>
			 	// coloured menu btn labels
				ILI9341_Draw_Text("    ", 5,   210, BTN1_TEXT_FGCOLOUR, 2, BTN1_TEXT_BGCOLOUR);
 8003872:	f240 23fd 	movw	r3, #765	; 0x2fd
 8003876:	9301      	str	r3, [sp, #4]
 8003878:	2302      	movs	r3, #2
 800387a:	9300      	str	r3, [sp, #0]
 800387c:	2300      	movs	r3, #0
 800387e:	22d2      	movs	r2, #210	; 0xd2
 8003880:	2105      	movs	r1, #5
 8003882:	4843      	ldr	r0, [pc, #268]	; (8003990 <FuncMenu_DrawOutputMenu+0x878>)
 8003884:	f00a fc2a 	bl	800e0dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("    ", 	97,  210, BTN2_TEXT_FGCOLOUR, 2, BTN2_TEXT_BGCOLOUR);
 8003888:	f241 43a2 	movw	r3, #5282	; 0x14a2
 800388c:	9301      	str	r3, [sp, #4]
 800388e:	2302      	movs	r3, #2
 8003890:	9300      	str	r3, [sp, #0]
 8003892:	2300      	movs	r3, #0
 8003894:	22d2      	movs	r2, #210	; 0xd2
 8003896:	2161      	movs	r1, #97	; 0x61
 8003898:	483d      	ldr	r0, [pc, #244]	; (8003990 <FuncMenu_DrawOutputMenu+0x878>)
 800389a:	f00a fc1f 	bl	800e0dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("DUTY", 	175, 210, BTN3_TEXT_FGCOLOUR, 2, BTN3_TEXT_BGCOLOUR);
 800389e:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 80038a2:	9301      	str	r3, [sp, #4]
 80038a4:	2302      	movs	r3, #2
 80038a6:	9300      	str	r3, [sp, #0]
 80038a8:	2300      	movs	r3, #0
 80038aa:	22d2      	movs	r2, #210	; 0xd2
 80038ac:	21af      	movs	r1, #175	; 0xaf
 80038ae:	483a      	ldr	r0, [pc, #232]	; (8003998 <FuncMenu_DrawOutputMenu+0x880>)
 80038b0:	f00a fc14 	bl	800e0dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("    ", 	260, 210, BTN4_TEXT_FGCOLOUR, 2, BTN4_TEXT_BGCOLOUR);
 80038b4:	f64d 03c3 	movw	r3, #55491	; 0xd8c3
 80038b8:	9301      	str	r3, [sp, #4]
 80038ba:	2302      	movs	r3, #2
 80038bc:	9300      	str	r3, [sp, #0]
 80038be:	2300      	movs	r3, #0
 80038c0:	22d2      	movs	r2, #210	; 0xd2
 80038c2:	f44f 7182 	mov.w	r1, #260	; 0x104
 80038c6:	4832      	ldr	r0, [pc, #200]	; (8003990 <FuncMenu_DrawOutputMenu+0x878>)
 80038c8:	f00a fc08 	bl	800e0dc <ILI9341_Draw_Text>

				if(SM_IsFuncPwmDutyMode())
 80038cc:	f002 fc4c 	bl	8006168 <SM_IsFuncPwmDutyMode>
 80038d0:	4603      	mov	r3, r0
 80038d2:	2b00      	cmp	r3, #0
 80038d4:	d00b      	beq.n	80038ee <FuncMenu_DrawOutputMenu+0x7d6>
					ILI9341_Draw_Text("DUTY:", 	150, 50,  HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 80038d6:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 80038da:	9301      	str	r3, [sp, #4]
 80038dc:	2302      	movs	r3, #2
 80038de:	9300      	str	r3, [sp, #0]
 80038e0:	2300      	movs	r3, #0
 80038e2:	2232      	movs	r2, #50	; 0x32
 80038e4:	2196      	movs	r1, #150	; 0x96
 80038e6:	482d      	ldr	r0, [pc, #180]	; (800399c <FuncMenu_DrawOutputMenu+0x884>)
 80038e8:	f00a fbf8 	bl	800e0dc <ILI9341_Draw_Text>
 80038ec:	e00a      	b.n	8003904 <FuncMenu_DrawOutputMenu+0x7ec>
				else
					ILI9341_Draw_Text("DUTY:", 	150, 50,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80038ee:	2300      	movs	r3, #0
 80038f0:	9301      	str	r3, [sp, #4]
 80038f2:	2302      	movs	r3, #2
 80038f4:	9300      	str	r3, [sp, #0]
 80038f6:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80038fa:	2232      	movs	r2, #50	; 0x32
 80038fc:	2196      	movs	r1, #150	; 0x96
 80038fe:	4827      	ldr	r0, [pc, #156]	; (800399c <FuncMenu_DrawOutputMenu+0x884>)
 8003900:	f00a fbec 	bl	800e0dc <ILI9341_Draw_Text>

				char duty[10] = "";
 8003904:	2300      	movs	r3, #0
 8003906:	60bb      	str	r3, [r7, #8]
 8003908:	f107 030c 	add.w	r3, r7, #12
 800390c:	2200      	movs	r2, #0
 800390e:	601a      	str	r2, [r3, #0]
 8003910:	809a      	strh	r2, [r3, #4]
				snprintf(duty, sizeof(duty), "%0.2f%%", ((float)TIM3->CCR1 / (float)TIM3->ARR) * 100);
 8003912:	4b23      	ldr	r3, [pc, #140]	; (80039a0 <FuncMenu_DrawOutputMenu+0x888>)
 8003914:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003916:	ee07 3a90 	vmov	s15, r3
 800391a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800391e:	4b20      	ldr	r3, [pc, #128]	; (80039a0 <FuncMenu_DrawOutputMenu+0x888>)
 8003920:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003922:	ee07 3a90 	vmov	s15, r3
 8003926:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800392a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800392e:	ed9f 7a1d 	vldr	s14, [pc, #116]	; 80039a4 <FuncMenu_DrawOutputMenu+0x88c>
 8003932:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003936:	ee17 0a90 	vmov	r0, s15
 800393a:	f7fc fe2d 	bl	8000598 <__aeabi_f2d>
 800393e:	4603      	mov	r3, r0
 8003940:	460c      	mov	r4, r1
 8003942:	f107 0008 	add.w	r0, r7, #8
 8003946:	e9cd 3400 	strd	r3, r4, [sp]
 800394a:	4a17      	ldr	r2, [pc, #92]	; (80039a8 <FuncMenu_DrawOutputMenu+0x890>)
 800394c:	210a      	movs	r1, #10
 800394e:	f00b ff69 	bl	800f824 <sniprintf>
				ILI9341_Draw_Text(duty, 	220, 50,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8003952:	f107 0008 	add.w	r0, r7, #8
 8003956:	2300      	movs	r3, #0
 8003958:	9301      	str	r3, [sp, #4]
 800395a:	2302      	movs	r3, #2
 800395c:	9300      	str	r3, [sp, #0]
 800395e:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8003962:	2232      	movs	r2, #50	; 0x32
 8003964:	21dc      	movs	r1, #220	; 0xdc
 8003966:	f00a fbb9 	bl	800e0dc <ILI9341_Draw_Text>
				break;
 800396a:	bf00      	nop
		}

	}


}
 800396c:	bf00      	nop
 800396e:	371c      	adds	r7, #28
 8003970:	46bd      	mov	sp, r7
 8003972:	bd90      	pop	{r4, r7, pc}
 8003974:	08013104 	.word	0x08013104
 8003978:	0801310c 	.word	0x0801310c
 800397c:	08013118 	.word	0x08013118
 8003980:	08013120 	.word	0x08013120
 8003984:	0801312c 	.word	0x0801312c
 8003988:	08013138 	.word	0x08013138
 800398c:	08013140 	.word	0x08013140
 8003990:	080130dc 	.word	0x080130dc
 8003994:	08013148 	.word	0x08013148
 8003998:	08013158 	.word	0x08013158
 800399c:	08013160 	.word	0x08013160
 80039a0:	40000400 	.word	0x40000400
 80039a4:	42c80000 	.word	0x42c80000
 80039a8:	08013168 	.word	0x08013168

080039ac <GainMenu_DrawMenu>:
 *	@param None
 *	@retval None
 *
 */
void GainMenu_DrawMenu(eGainMenu_Status pMenu)
{
 80039ac:	b580      	push	{r7, lr}
 80039ae:	b082      	sub	sp, #8
 80039b0:	af00      	add	r7, sp, #0
 80039b2:	4603      	mov	r3, r0
 80039b4:	71fb      	strb	r3, [r7, #7]
	switch(pMenu)
 80039b6:	79fb      	ldrb	r3, [r7, #7]
 80039b8:	2b02      	cmp	r3, #2
 80039ba:	d007      	beq.n	80039cc <GainMenu_DrawMenu+0x20>
 80039bc:	2b03      	cmp	r3, #3
 80039be:	d008      	beq.n	80039d2 <GainMenu_DrawMenu+0x26>
 80039c0:	2b01      	cmp	r3, #1
 80039c2:	d000      	beq.n	80039c6 <GainMenu_DrawMenu+0x1a>
		case ENABLE_GAIN_SYNC_MENU:
			GainMenu_DrawSyncMenu();
			break;

		default:
			break;
 80039c4:	e008      	b.n	80039d8 <GainMenu_DrawMenu+0x2c>
			GainMenu_DrawMainMenu();
 80039c6:	f000 f80b 	bl	80039e0 <GainMenu_DrawMainMenu>
			break;
 80039ca:	e005      	b.n	80039d8 <GainMenu_DrawMenu+0x2c>
			GainMenu_DrawSignalMenu();
 80039cc:	f000 f850 	bl	8003a70 <GainMenu_DrawSignalMenu>
			break;
 80039d0:	e002      	b.n	80039d8 <GainMenu_DrawMenu+0x2c>
			GainMenu_DrawSyncMenu();
 80039d2:	f000 f863 	bl	8003a9c <GainMenu_DrawSyncMenu>
			break;
 80039d6:	bf00      	nop

	}
}
 80039d8:	bf00      	nop
 80039da:	3708      	adds	r7, #8
 80039dc:	46bd      	mov	sp, r7
 80039de:	bd80      	pop	{r7, pc}

080039e0 <GainMenu_DrawMainMenu>:
 *	@param None
 *	@retval None
 *
 */
void GainMenu_DrawMainMenu()
{
 80039e0:	b580      	push	{r7, lr}
 80039e2:	b082      	sub	sp, #8
 80039e4:	af02      	add	r7, sp, #8

	ILI9341_Draw_Text("OUT->GAIN", 	10, 10, BREADTRAIL_FGCOLOUR, 2, BREADTRAIL_BGCOLOUR);
 80039e6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80039ea:	9301      	str	r3, [sp, #4]
 80039ec:	2302      	movs	r3, #2
 80039ee:	9300      	str	r3, [sp, #0]
 80039f0:	2300      	movs	r3, #0
 80039f2:	220a      	movs	r2, #10
 80039f4:	210a      	movs	r1, #10
 80039f6:	481a      	ldr	r0, [pc, #104]	; (8003a60 <GainMenu_DrawMainMenu+0x80>)
 80039f8:	f00a fb70 	bl	800e0dc <ILI9341_Draw_Text>

	DM_DisplayFormattedOutput();
 80039fc:	f7fd faba 	bl	8000f74 <DM_DisplayFormattedOutput>

	// coloured menu btn labels
	ILI9341_Draw_Text("SIGNAL", 5, 	 210, BTN1_TEXT_FGCOLOUR, 2, BTN1_TEXT_BGCOLOUR);
 8003a00:	f240 23fd 	movw	r3, #765	; 0x2fd
 8003a04:	9301      	str	r3, [sp, #4]
 8003a06:	2302      	movs	r3, #2
 8003a08:	9300      	str	r3, [sp, #0]
 8003a0a:	2300      	movs	r3, #0
 8003a0c:	22d2      	movs	r2, #210	; 0xd2
 8003a0e:	2105      	movs	r1, #5
 8003a10:	4814      	ldr	r0, [pc, #80]	; (8003a64 <GainMenu_DrawMainMenu+0x84>)
 8003a12:	f00a fb63 	bl	800e0dc <ILI9341_Draw_Text>
	ILI9341_Draw_Text("SYNC",	97,  210, BTN2_TEXT_FGCOLOUR, 2, BTN2_TEXT_BGCOLOUR);
 8003a16:	f241 43a2 	movw	r3, #5282	; 0x14a2
 8003a1a:	9301      	str	r3, [sp, #4]
 8003a1c:	2302      	movs	r3, #2
 8003a1e:	9300      	str	r3, [sp, #0]
 8003a20:	2300      	movs	r3, #0
 8003a22:	22d2      	movs	r2, #210	; 0xd2
 8003a24:	2161      	movs	r1, #97	; 0x61
 8003a26:	4810      	ldr	r0, [pc, #64]	; (8003a68 <GainMenu_DrawMainMenu+0x88>)
 8003a28:	f00a fb58 	bl	800e0dc <ILI9341_Draw_Text>
	ILI9341_Draw_Text("    ", 	175, 210, BTN3_TEXT_FGCOLOUR, 2, BTN3_TEXT_BGCOLOUR);
 8003a2c:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 8003a30:	9301      	str	r3, [sp, #4]
 8003a32:	2302      	movs	r3, #2
 8003a34:	9300      	str	r3, [sp, #0]
 8003a36:	2300      	movs	r3, #0
 8003a38:	22d2      	movs	r2, #210	; 0xd2
 8003a3a:	21af      	movs	r1, #175	; 0xaf
 8003a3c:	480b      	ldr	r0, [pc, #44]	; (8003a6c <GainMenu_DrawMainMenu+0x8c>)
 8003a3e:	f00a fb4d 	bl	800e0dc <ILI9341_Draw_Text>
	ILI9341_Draw_Text("    ", 	260, 210, BTN4_TEXT_FGCOLOUR, 2, BTN4_TEXT_BGCOLOUR);
 8003a42:	f64d 03c3 	movw	r3, #55491	; 0xd8c3
 8003a46:	9301      	str	r3, [sp, #4]
 8003a48:	2302      	movs	r3, #2
 8003a4a:	9300      	str	r3, [sp, #0]
 8003a4c:	2300      	movs	r3, #0
 8003a4e:	22d2      	movs	r2, #210	; 0xd2
 8003a50:	f44f 7182 	mov.w	r1, #260	; 0x104
 8003a54:	4805      	ldr	r0, [pc, #20]	; (8003a6c <GainMenu_DrawMainMenu+0x8c>)
 8003a56:	f00a fb41 	bl	800e0dc <ILI9341_Draw_Text>
}
 8003a5a:	bf00      	nop
 8003a5c:	46bd      	mov	sp, r7
 8003a5e:	bd80      	pop	{r7, pc}
 8003a60:	08013170 	.word	0x08013170
 8003a64:	0801317c 	.word	0x0801317c
 8003a68:	08013184 	.word	0x08013184
 8003a6c:	0801318c 	.word	0x0801318c

08003a70 <GainMenu_DrawSignalMenu>:
 *	@param None
 *	@retval None
 *
 */
void GainMenu_DrawSignalMenu()
{
 8003a70:	b580      	push	{r7, lr}
 8003a72:	b082      	sub	sp, #8
 8003a74:	af02      	add	r7, sp, #8
	ILI9341_Draw_Text("OUT->GAIN->SIG", 10, 10, BREADTRAIL_FGCOLOUR, 2, BREADTRAIL_BGCOLOUR);
 8003a76:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003a7a:	9301      	str	r3, [sp, #4]
 8003a7c:	2302      	movs	r3, #2
 8003a7e:	9300      	str	r3, [sp, #0]
 8003a80:	2300      	movs	r3, #0
 8003a82:	220a      	movs	r2, #10
 8003a84:	210a      	movs	r1, #10
 8003a86:	4804      	ldr	r0, [pc, #16]	; (8003a98 <GainMenu_DrawSignalMenu+0x28>)
 8003a88:	f00a fb28 	bl	800e0dc <ILI9341_Draw_Text>

	DM_DisplayFormattedOutput();
 8003a8c:	f7fd fa72 	bl	8000f74 <DM_DisplayFormattedOutput>
}
 8003a90:	bf00      	nop
 8003a92:	46bd      	mov	sp, r7
 8003a94:	bd80      	pop	{r7, pc}
 8003a96:	bf00      	nop
 8003a98:	08013194 	.word	0x08013194

08003a9c <GainMenu_DrawSyncMenu>:
 *	@param None
 *	@retval None
 *
 */
void GainMenu_DrawSyncMenu()
{
 8003a9c:	b580      	push	{r7, lr}
 8003a9e:	b082      	sub	sp, #8
 8003aa0:	af02      	add	r7, sp, #8
	ILI9341_Draw_Text("OUT->GAIN->SYNC", 10, 10, BREADTRAIL_FGCOLOUR, 2, BREADTRAIL_BGCOLOUR);
 8003aa2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003aa6:	9301      	str	r3, [sp, #4]
 8003aa8:	2302      	movs	r3, #2
 8003aaa:	9300      	str	r3, [sp, #0]
 8003aac:	2300      	movs	r3, #0
 8003aae:	220a      	movs	r2, #10
 8003ab0:	210a      	movs	r1, #10
 8003ab2:	4804      	ldr	r0, [pc, #16]	; (8003ac4 <GainMenu_DrawSyncMenu+0x28>)
 8003ab4:	f00a fb12 	bl	800e0dc <ILI9341_Draw_Text>

	DM_DisplayFormattedOutput();
 8003ab8:	f7fd fa5c 	bl	8000f74 <DM_DisplayFormattedOutput>
}
 8003abc:	bf00      	nop
 8003abe:	46bd      	mov	sp, r7
 8003ac0:	bd80      	pop	{r7, pc}
 8003ac2:	bf00      	nop
 8003ac4:	080131a4 	.word	0x080131a4

08003ac8 <ToplevelMenu_DrawMenu>:
 *	@param None
 *	@retval None
 *
 */
void ToplevelMenu_DrawMenu(eToplevelMenu_Status pMenu)
{
 8003ac8:	b580      	push	{r7, lr}
 8003aca:	b082      	sub	sp, #8
 8003acc:	af00      	add	r7, sp, #0
 8003ace:	4603      	mov	r3, r0
 8003ad0:	71fb      	strb	r3, [r7, #7]
	switch(pMenu)
 8003ad2:	79fb      	ldrb	r3, [r7, #7]
 8003ad4:	2b02      	cmp	r3, #2
 8003ad6:	d007      	beq.n	8003ae8 <ToplevelMenu_DrawMenu+0x20>
 8003ad8:	2b03      	cmp	r3, #3
 8003ada:	d008      	beq.n	8003aee <ToplevelMenu_DrawMenu+0x26>
 8003adc:	2b01      	cmp	r3, #1
 8003ade:	d000      	beq.n	8003ae2 <ToplevelMenu_DrawMenu+0x1a>
		case ENABLE_TOPLEVEL_INPUT_MENU:
			ToplevelMenu_DrawInputMenu();
			break;

		default:
			break;
 8003ae0:	e008      	b.n	8003af4 <ToplevelMenu_DrawMenu+0x2c>
			ToplevelMenu_DrawMainMenu();
 8003ae2:	f000 f80b 	bl	8003afc <ToplevelMenu_DrawMainMenu>
			break;
 8003ae6:	e005      	b.n	8003af4 <ToplevelMenu_DrawMenu+0x2c>
			ToplevelMenu_DrawOutputMenu();
 8003ae8:	f000 f848 	bl	8003b7c <ToplevelMenu_DrawOutputMenu>
			break;
 8003aec:	e002      	b.n	8003af4 <ToplevelMenu_DrawMenu+0x2c>
			ToplevelMenu_DrawInputMenu();
 8003aee:	f000 f88f 	bl	8003c10 <ToplevelMenu_DrawInputMenu>
			break;
 8003af2:	bf00      	nop

	}
}
 8003af4:	bf00      	nop
 8003af6:	3708      	adds	r7, #8
 8003af8:	46bd      	mov	sp, r7
 8003afa:	bd80      	pop	{r7, pc}

08003afc <ToplevelMenu_DrawMainMenu>:
 *	@param None
 *	@retval None
 *
 */
void ToplevelMenu_DrawMainMenu()
{
 8003afc:	b580      	push	{r7, lr}
 8003afe:	b082      	sub	sp, #8
 8003b00:	af02      	add	r7, sp, #8
	// Top Level screen
	#ifdef SWV_DEBUG_ENABLED
		  printf("Drawing Main screen\n");
 8003b02:	481a      	ldr	r0, [pc, #104]	; (8003b6c <ToplevelMenu_DrawMainMenu+0x70>)
 8003b04:	f00b fe86 	bl	800f814 <puts>
	#endif

	// Main screen
	//ILI9341_Draw_Text("SIGNAL GENERATOR", 	10, 10, WHITE, 2, BLACK);

	DM_DisplayFormattedOutput();
 8003b08:	f7fd fa34 	bl	8000f74 <DM_DisplayFormattedOutput>

	ILI9341_Draw_Text("OUTPUT", 6, 210, BTN1_TEXT_FGCOLOUR, 2, BTN1_TEXT_BGCOLOUR);
 8003b0c:	f240 23fd 	movw	r3, #765	; 0x2fd
 8003b10:	9301      	str	r3, [sp, #4]
 8003b12:	2302      	movs	r3, #2
 8003b14:	9300      	str	r3, [sp, #0]
 8003b16:	2300      	movs	r3, #0
 8003b18:	22d2      	movs	r2, #210	; 0xd2
 8003b1a:	2106      	movs	r1, #6
 8003b1c:	4814      	ldr	r0, [pc, #80]	; (8003b70 <ToplevelMenu_DrawMainMenu+0x74>)
 8003b1e:	f00a fadd 	bl	800e0dc <ILI9341_Draw_Text>
	ILI9341_Draw_Text("INPUT", 93, 210, BTN2_TEXT_FGCOLOUR, 2, BTN2_TEXT_BGCOLOUR);
 8003b22:	f241 43a2 	movw	r3, #5282	; 0x14a2
 8003b26:	9301      	str	r3, [sp, #4]
 8003b28:	2302      	movs	r3, #2
 8003b2a:	9300      	str	r3, [sp, #0]
 8003b2c:	2300      	movs	r3, #0
 8003b2e:	22d2      	movs	r2, #210	; 0xd2
 8003b30:	215d      	movs	r1, #93	; 0x5d
 8003b32:	4810      	ldr	r0, [pc, #64]	; (8003b74 <ToplevelMenu_DrawMainMenu+0x78>)
 8003b34:	f00a fad2 	bl	800e0dc <ILI9341_Draw_Text>
	ILI9341_Draw_Text("    ", 175, 210, BTN3_TEXT_FGCOLOUR, 2, BTN3_TEXT_BGCOLOUR);
 8003b38:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 8003b3c:	9301      	str	r3, [sp, #4]
 8003b3e:	2302      	movs	r3, #2
 8003b40:	9300      	str	r3, [sp, #0]
 8003b42:	2300      	movs	r3, #0
 8003b44:	22d2      	movs	r2, #210	; 0xd2
 8003b46:	21af      	movs	r1, #175	; 0xaf
 8003b48:	480b      	ldr	r0, [pc, #44]	; (8003b78 <ToplevelMenu_DrawMainMenu+0x7c>)
 8003b4a:	f00a fac7 	bl	800e0dc <ILI9341_Draw_Text>
	ILI9341_Draw_Text("    ", 260, 210, BTN4_TEXT_FGCOLOUR, 2, BTN4_TEXT_BGCOLOUR);
 8003b4e:	f64d 03c3 	movw	r3, #55491	; 0xd8c3
 8003b52:	9301      	str	r3, [sp, #4]
 8003b54:	2302      	movs	r3, #2
 8003b56:	9300      	str	r3, [sp, #0]
 8003b58:	2300      	movs	r3, #0
 8003b5a:	22d2      	movs	r2, #210	; 0xd2
 8003b5c:	f44f 7182 	mov.w	r1, #260	; 0x104
 8003b60:	4805      	ldr	r0, [pc, #20]	; (8003b78 <ToplevelMenu_DrawMainMenu+0x7c>)
 8003b62:	f00a fabb 	bl	800e0dc <ILI9341_Draw_Text>


}
 8003b66:	bf00      	nop
 8003b68:	46bd      	mov	sp, r7
 8003b6a:	bd80      	pop	{r7, pc}
 8003b6c:	080131b4 	.word	0x080131b4
 8003b70:	080131c8 	.word	0x080131c8
 8003b74:	080131d0 	.word	0x080131d0
 8003b78:	080131d8 	.word	0x080131d8

08003b7c <ToplevelMenu_DrawOutputMenu>:
 *	@param None
 *	@retval None
 *
 */
void ToplevelMenu_DrawOutputMenu()
{
 8003b7c:	b580      	push	{r7, lr}
 8003b7e:	b082      	sub	sp, #8
 8003b80:	af02      	add	r7, sp, #8
	ILI9341_Draw_Text("OUT->", 10, 10, BREADTRAIL_FGCOLOUR, 2, BREADTRAIL_BGCOLOUR);
 8003b82:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003b86:	9301      	str	r3, [sp, #4]
 8003b88:	2302      	movs	r3, #2
 8003b8a:	9300      	str	r3, [sp, #0]
 8003b8c:	2300      	movs	r3, #0
 8003b8e:	220a      	movs	r2, #10
 8003b90:	210a      	movs	r1, #10
 8003b92:	481a      	ldr	r0, [pc, #104]	; (8003bfc <ToplevelMenu_DrawOutputMenu+0x80>)
 8003b94:	f00a faa2 	bl	800e0dc <ILI9341_Draw_Text>

	DM_DisplayFormattedOutput();
 8003b98:	f7fd f9ec 	bl	8000f74 <DM_DisplayFormattedOutput>

	ILI9341_Draw_Text("FUNC", 13,  210, BTN1_TEXT_FGCOLOUR, 2, BTN1_TEXT_BGCOLOUR);
 8003b9c:	f240 23fd 	movw	r3, #765	; 0x2fd
 8003ba0:	9301      	str	r3, [sp, #4]
 8003ba2:	2302      	movs	r3, #2
 8003ba4:	9300      	str	r3, [sp, #0]
 8003ba6:	2300      	movs	r3, #0
 8003ba8:	22d2      	movs	r2, #210	; 0xd2
 8003baa:	210d      	movs	r1, #13
 8003bac:	4814      	ldr	r0, [pc, #80]	; (8003c00 <ToplevelMenu_DrawOutputMenu+0x84>)
 8003bae:	f00a fa95 	bl	800e0dc <ILI9341_Draw_Text>
	ILI9341_Draw_Text("FREQ", 99,  210, BTN2_TEXT_FGCOLOUR, 2, BTN2_TEXT_BGCOLOUR);
 8003bb2:	f241 43a2 	movw	r3, #5282	; 0x14a2
 8003bb6:	9301      	str	r3, [sp, #4]
 8003bb8:	2302      	movs	r3, #2
 8003bba:	9300      	str	r3, [sp, #0]
 8003bbc:	2300      	movs	r3, #0
 8003bbe:	22d2      	movs	r2, #210	; 0xd2
 8003bc0:	2163      	movs	r1, #99	; 0x63
 8003bc2:	4810      	ldr	r0, [pc, #64]	; (8003c04 <ToplevelMenu_DrawOutputMenu+0x88>)
 8003bc4:	f00a fa8a 	bl	800e0dc <ILI9341_Draw_Text>
	ILI9341_Draw_Text("GAIN", 176, 210, BTN3_TEXT_FGCOLOUR, 2, BTN3_TEXT_BGCOLOUR);
 8003bc8:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 8003bcc:	9301      	str	r3, [sp, #4]
 8003bce:	2302      	movs	r3, #2
 8003bd0:	9300      	str	r3, [sp, #0]
 8003bd2:	2300      	movs	r3, #0
 8003bd4:	22d2      	movs	r2, #210	; 0xd2
 8003bd6:	21b0      	movs	r1, #176	; 0xb0
 8003bd8:	480b      	ldr	r0, [pc, #44]	; (8003c08 <ToplevelMenu_DrawOutputMenu+0x8c>)
 8003bda:	f00a fa7f 	bl	800e0dc <ILI9341_Draw_Text>
	ILI9341_Draw_Text("OFFSET", 245, 210, BTN4_TEXT_FGCOLOUR, 2, BTN4_TEXT_BGCOLOUR);
 8003bde:	f64d 03c3 	movw	r3, #55491	; 0xd8c3
 8003be2:	9301      	str	r3, [sp, #4]
 8003be4:	2302      	movs	r3, #2
 8003be6:	9300      	str	r3, [sp, #0]
 8003be8:	2300      	movs	r3, #0
 8003bea:	22d2      	movs	r2, #210	; 0xd2
 8003bec:	21f5      	movs	r1, #245	; 0xf5
 8003bee:	4807      	ldr	r0, [pc, #28]	; (8003c0c <ToplevelMenu_DrawOutputMenu+0x90>)
 8003bf0:	f00a fa74 	bl	800e0dc <ILI9341_Draw_Text>
}
 8003bf4:	bf00      	nop
 8003bf6:	46bd      	mov	sp, r7
 8003bf8:	bd80      	pop	{r7, pc}
 8003bfa:	bf00      	nop
 8003bfc:	080131e0 	.word	0x080131e0
 8003c00:	080131e8 	.word	0x080131e8
 8003c04:	080131f0 	.word	0x080131f0
 8003c08:	080131f8 	.word	0x080131f8
 8003c0c:	08013200 	.word	0x08013200

08003c10 <ToplevelMenu_DrawInputMenu>:
 *	@param None
 *	@retval None
 *
 */
void ToplevelMenu_DrawInputMenu()
{
 8003c10:	b580      	push	{r7, lr}
 8003c12:	b082      	sub	sp, #8
 8003c14:	af02      	add	r7, sp, #8
	ILI9341_Draw_Text("IN->", 10, 10, BREADTRAIL_FGCOLOUR, 2, BREADTRAIL_BGCOLOUR);
 8003c16:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003c1a:	9301      	str	r3, [sp, #4]
 8003c1c:	2302      	movs	r3, #2
 8003c1e:	9300      	str	r3, [sp, #0]
 8003c20:	2300      	movs	r3, #0
 8003c22:	220a      	movs	r2, #10
 8003c24:	210a      	movs	r1, #10
 8003c26:	4804      	ldr	r0, [pc, #16]	; (8003c38 <ToplevelMenu_DrawInputMenu+0x28>)
 8003c28:	f00a fa58 	bl	800e0dc <ILI9341_Draw_Text>

	DM_DisplayFormattedOutput();
 8003c2c:	f7fd f9a2 	bl	8000f74 <DM_DisplayFormattedOutput>
}
 8003c30:	bf00      	nop
 8003c32:	46bd      	mov	sp, r7
 8003c34:	bd80      	pop	{r7, pc}
 8003c36:	bf00      	nop
 8003c38:	08013208 	.word	0x08013208

08003c3c <BiasMenu_getStatus>:
 *	@param None
 *	@retval None
 *
 */
eBiasMenu_Status BiasMenu_getStatus()
{
 8003c3c:	b480      	push	{r7}
 8003c3e:	af00      	add	r7, sp, #0
	return eNextBiasMenuStatus;
 8003c40:	4b03      	ldr	r3, [pc, #12]	; (8003c50 <BiasMenu_getStatus+0x14>)
 8003c42:	781b      	ldrb	r3, [r3, #0]
}
 8003c44:	4618      	mov	r0, r3
 8003c46:	46bd      	mov	sp, r7
 8003c48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c4c:	4770      	bx	lr
 8003c4e:	bf00      	nop
 8003c50:	20001ec9 	.word	0x20001ec9

08003c54 <BiasMenuEntryHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState BiasMenuEntryHandler()
{
 8003c54:	b580      	push	{r7, lr}
 8003c56:	af00      	add	r7, sp, #0
	#ifdef SWV_DEBUG_ENABLED
		printf("BiasMenuEntryHandler Event captured\n");
 8003c58:	480b      	ldr	r0, [pc, #44]	; (8003c88 <BiasMenuEntryHandler+0x34>)
 8003c5a:	f00b fddb 	bl	800f814 <puts>
	#endif

	DM_RefreshScreen();
 8003c5e:	f7fd fc49 	bl	80014f4 <DM_RefreshScreen>

	eNextBiasMenuStatus = ENABLE_BIAS_MENU;
 8003c62:	4b0a      	ldr	r3, [pc, #40]	; (8003c8c <BiasMenuEntryHandler+0x38>)
 8003c64:	2201      	movs	r2, #1
 8003c66:	701a      	strb	r2, [r3, #0]

	ENCODER_TIMER->ARR = BIAS_MAX;
 8003c68:	4b09      	ldr	r3, [pc, #36]	; (8003c90 <BiasMenuEntryHandler+0x3c>)
 8003c6a:	f44f 7248 	mov.w	r2, #800	; 0x320
 8003c6e:	62da      	str	r2, [r3, #44]	; 0x2c
	ENCODER_TIMER->CNT = BO_GetDcBiasEncoderValue();
 8003c70:	f001 fa60 	bl	8005134 <BO_GetDcBiasEncoderValue>
 8003c74:	4603      	mov	r3, r0
 8003c76:	461a      	mov	r2, r3
 8003c78:	4b05      	ldr	r3, [pc, #20]	; (8003c90 <BiasMenuEntryHandler+0x3c>)
 8003c7a:	625a      	str	r2, [r3, #36]	; 0x24

	eNewEvent = evIdle;
 8003c7c:	4b05      	ldr	r3, [pc, #20]	; (8003c94 <BiasMenuEntryHandler+0x40>)
 8003c7e:	2200      	movs	r2, #0
 8003c80:	701a      	strb	r2, [r3, #0]
	return Bias_Menu_State;
 8003c82:	230e      	movs	r3, #14
}
 8003c84:	4618      	mov	r0, r3
 8003c86:	bd80      	pop	{r7, pc}
 8003c88:	08013210 	.word	0x08013210
 8003c8c:	20001ec9 	.word	0x20001ec9
 8003c90:	40012c00 	.word	0x40012c00
 8003c94:	20001ecb 	.word	0x20001ecb

08003c98 <BiasMenuInputHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState BiasMenuInputHandler()
{
 8003c98:	b580      	push	{r7, lr}
 8003c9a:	af00      	add	r7, sp, #0
	#ifdef SWV_DEBUG_ENABLED
		printf("BiasMenuInputHandler Event captured\n");
 8003c9c:	4807      	ldr	r0, [pc, #28]	; (8003cbc <BiasMenuInputHandler+0x24>)
 8003c9e:	f00b fdb9 	bl	800f814 <puts>
	#endif

	BO_MapEncoderPositionToSignalOutput(SM_GetEncoderValue(ENCODER_REVERSE));
 8003ca2:	2001      	movs	r0, #1
 8003ca4:	f002 f9da 	bl	800605c <SM_GetEncoderValue>
 8003ca8:	4603      	mov	r3, r0
 8003caa:	4618      	mov	r0, r3
 8003cac:	f001 fa4e 	bl	800514c <BO_MapEncoderPositionToSignalOutput>

	eNewEvent = evIdle;
 8003cb0:	4b03      	ldr	r3, [pc, #12]	; (8003cc0 <BiasMenuInputHandler+0x28>)
 8003cb2:	2200      	movs	r2, #0
 8003cb4:	701a      	strb	r2, [r3, #0]
	return Bias_Menu_State;
 8003cb6:	230e      	movs	r3, #14
}
 8003cb8:	4618      	mov	r0, r3
 8003cba:	bd80      	pop	{r7, pc}
 8003cbc:	08013234 	.word	0x08013234
 8003cc0:	20001ecb 	.word	0x20001ecb

08003cc4 <BiasMenuExitHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState BiasMenuExitHandler()
{
 8003cc4:	b580      	push	{r7, lr}
 8003cc6:	af00      	add	r7, sp, #0
	#ifdef SWV_DEBUG_ENABLED
		printf("BiasMenuExitHandler Event captured\n");
 8003cc8:	4808      	ldr	r0, [pc, #32]	; (8003cec <BiasMenuExitHandler+0x28>)
 8003cca:	f00b fda3 	bl	800f814 <puts>
	#endif


	// disable the menu
	eNextBiasMenuStatus = DISABLE_BIAS_MENU;
 8003cce:	4b08      	ldr	r3, [pc, #32]	; (8003cf0 <BiasMenuExitHandler+0x2c>)
 8003cd0:	2200      	movs	r2, #0
 8003cd2:	701a      	strb	r2, [r3, #0]

	// reset the encoder range

	//ENCODER_TIMER->ARR = 1024;

	DM_RefreshScreen();
 8003cd4:	f7fd fc0e 	bl	80014f4 <DM_RefreshScreen>

	#ifdef SWV_DEBUG_ENABLED
		  printf("returning to Idle State\n");
 8003cd8:	4806      	ldr	r0, [pc, #24]	; (8003cf4 <BiasMenuExitHandler+0x30>)
 8003cda:	f00b fd9b 	bl	800f814 <puts>
	#endif

	eNewEvent = evIdle;
 8003cde:	4b06      	ldr	r3, [pc, #24]	; (8003cf8 <BiasMenuExitHandler+0x34>)
 8003ce0:	2200      	movs	r2, #0
 8003ce2:	701a      	strb	r2, [r3, #0]
	return Toplevel_Output_Menu_State;
 8003ce4:	2301      	movs	r3, #1
}
 8003ce6:	4618      	mov	r0, r3
 8003ce8:	bd80      	pop	{r7, pc}
 8003cea:	bf00      	nop
 8003cec:	08013258 	.word	0x08013258
 8003cf0:	20001ec9 	.word	0x20001ec9
 8003cf4:	0801327c 	.word	0x0801327c
 8003cf8:	20001ecb 	.word	0x20001ecb

08003cfc <EM_ProcessEvent>:
 *	@param None
 *	@retval None
 *
 */
void EM_ProcessEvent()
{
 8003cfc:	b580      	push	{r7, lr}
 8003cfe:	af00      	add	r7, sp, #0

	switch(eNextState)
 8003d00:	4bbb      	ldr	r3, [pc, #748]	; (8003ff0 <EM_ProcessEvent+0x2f4>)
 8003d02:	781b      	ldrb	r3, [r3, #0]
 8003d04:	2b0e      	cmp	r3, #14
 8003d06:	f200 821c 	bhi.w	8004142 <EM_ProcessEvent+0x446>
 8003d0a:	a201      	add	r2, pc, #4	; (adr r2, 8003d10 <EM_ProcessEvent+0x14>)
 8003d0c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003d10:	08003d4d 	.word	0x08003d4d
 8003d14:	08003d7f 	.word	0x08003d7f
 8003d18:	08003e05 	.word	0x08003e05
 8003d1c:	08003e23 	.word	0x08003e23
 8003d20:	08003e69 	.word	0x08003e69
 8003d24:	08003e9b 	.word	0x08003e9b
 8003d28:	08003ee1 	.word	0x08003ee1
 8003d2c:	08003f2d 	.word	0x08003f2d
 8003d30:	08003f5f 	.word	0x08003f5f
 8003d34:	08004143 	.word	0x08004143
 8003d38:	08003f91 	.word	0x08003f91
 8003d3c:	08004021 	.word	0x08004021
 8003d40:	08004053 	.word	0x08004053
 8003d44:	08004083 	.word	0x08004083
 8003d48:	0800410d 	.word	0x0800410d
// MAIN MENU
		case Idle_State:


			#ifdef SWV_DEBUG_ENABLED
			  printf("Idle_State\n");
 8003d4c:	48a9      	ldr	r0, [pc, #676]	; (8003ff4 <EM_ProcessEvent+0x2f8>)
 8003d4e:	f00b fd61 	bl	800f814 <puts>
			#endif

			if(eNewEvent == evBlueBtn)
 8003d52:	4ba9      	ldr	r3, [pc, #676]	; (8003ff8 <EM_ProcessEvent+0x2fc>)
 8003d54:	781b      	ldrb	r3, [r3, #0]
 8003d56:	2b01      	cmp	r3, #1
 8003d58:	d105      	bne.n	8003d66 <EM_ProcessEvent+0x6a>
			{
				eNextState = ToplevelOutputMenuEntryHandler();
 8003d5a:	f001 f82b 	bl	8004db4 <ToplevelOutputMenuEntryHandler>
 8003d5e:	4603      	mov	r3, r0
 8003d60:	461a      	mov	r2, r3
 8003d62:	4ba3      	ldr	r3, [pc, #652]	; (8003ff0 <EM_ProcessEvent+0x2f4>)
 8003d64:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evGreenBtn)
 8003d66:	4ba4      	ldr	r3, [pc, #656]	; (8003ff8 <EM_ProcessEvent+0x2fc>)
 8003d68:	781b      	ldrb	r3, [r3, #0]
 8003d6a:	2b02      	cmp	r3, #2
 8003d6c:	f040 81eb 	bne.w	8004146 <EM_ProcessEvent+0x44a>
			{
				eNextState = ToplevelInputMenuEntryHandler();
 8003d70:	f001 f84c 	bl	8004e0c <ToplevelInputMenuEntryHandler>
 8003d74:	4603      	mov	r3, r0
 8003d76:	461a      	mov	r2, r3
 8003d78:	4b9d      	ldr	r3, [pc, #628]	; (8003ff0 <EM_ProcessEvent+0x2f4>)
 8003d7a:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evRedBtn)
			{
				// no menu action
			}
			break;
 8003d7c:	e1e3      	b.n	8004146 <EM_ProcessEvent+0x44a>

		case Toplevel_Output_Menu_State:

			#ifdef SWV_DEBUG_ENABLED
			  printf("Toplevel_Output_Menu_State\n");
 8003d7e:	489f      	ldr	r0, [pc, #636]	; (8003ffc <EM_ProcessEvent+0x300>)
 8003d80:	f00b fd48 	bl	800f814 <puts>
			#endif

			if(eNewEvent == evEncoderPush)
 8003d84:	4b9c      	ldr	r3, [pc, #624]	; (8003ff8 <EM_ProcessEvent+0x2fc>)
 8003d86:	781b      	ldrb	r3, [r3, #0]
 8003d88:	2b06      	cmp	r3, #6
 8003d8a:	d105      	bne.n	8003d98 <EM_ProcessEvent+0x9c>
			{
				eNextState = ToplevelOutputMenuExitHandler();
 8003d8c:	f001 f828 	bl	8004de0 <ToplevelOutputMenuExitHandler>
 8003d90:	4603      	mov	r3, r0
 8003d92:	461a      	mov	r2, r3
 8003d94:	4b96      	ldr	r3, [pc, #600]	; (8003ff0 <EM_ProcessEvent+0x2f4>)
 8003d96:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evBlueBtn)
 8003d98:	4b97      	ldr	r3, [pc, #604]	; (8003ff8 <EM_ProcessEvent+0x2fc>)
 8003d9a:	781b      	ldrb	r3, [r3, #0]
 8003d9c:	2b01      	cmp	r3, #1
 8003d9e:	d108      	bne.n	8003db2 <EM_ProcessEvent+0xb6>
			{
				ToplevelMenu_setStatus(DISABLE_TOPLEVEL_MENU);
 8003da0:	2000      	movs	r0, #0
 8003da2:	f000 fff7 	bl	8004d94 <ToplevelMenu_setStatus>
				eNextState = FuncMainMenuEntryHandler();
 8003da6:	f000 fd8d 	bl	80048c4 <FuncMainMenuEntryHandler>
 8003daa:	4603      	mov	r3, r0
 8003dac:	461a      	mov	r2, r3
 8003dae:	4b90      	ldr	r3, [pc, #576]	; (8003ff0 <EM_ProcessEvent+0x2f4>)
 8003db0:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evGreenBtn)
 8003db2:	4b91      	ldr	r3, [pc, #580]	; (8003ff8 <EM_ProcessEvent+0x2fc>)
 8003db4:	781b      	ldrb	r3, [r3, #0]
 8003db6:	2b02      	cmp	r3, #2
 8003db8:	d108      	bne.n	8003dcc <EM_ProcessEvent+0xd0>
			{
				ToplevelMenu_setStatus(DISABLE_TOPLEVEL_MENU);
 8003dba:	2000      	movs	r0, #0
 8003dbc:	f000 ffea 	bl	8004d94 <ToplevelMenu_setStatus>
				eNextState = FreqMainMenuEntryHandler();
 8003dc0:	f000 fb62 	bl	8004488 <FreqMainMenuEntryHandler>
 8003dc4:	4603      	mov	r3, r0
 8003dc6:	461a      	mov	r2, r3
 8003dc8:	4b89      	ldr	r3, [pc, #548]	; (8003ff0 <EM_ProcessEvent+0x2f4>)
 8003dca:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evYellowBtn)
 8003dcc:	4b8a      	ldr	r3, [pc, #552]	; (8003ff8 <EM_ProcessEvent+0x2fc>)
 8003dce:	781b      	ldrb	r3, [r3, #0]
 8003dd0:	2b03      	cmp	r3, #3
 8003dd2:	d108      	bne.n	8003de6 <EM_ProcessEvent+0xea>
			{
				ToplevelMenu_setStatus(DISABLE_TOPLEVEL_MENU);
 8003dd4:	2000      	movs	r0, #0
 8003dd6:	f000 ffdd 	bl	8004d94 <ToplevelMenu_setStatus>
				eNextState = GainMainMenuEntryHandler();
 8003dda:	f000 febd 	bl	8004b58 <GainMainMenuEntryHandler>
 8003dde:	4603      	mov	r3, r0
 8003de0:	461a      	mov	r2, r3
 8003de2:	4b83      	ldr	r3, [pc, #524]	; (8003ff0 <EM_ProcessEvent+0x2f4>)
 8003de4:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evRedBtn)
 8003de6:	4b84      	ldr	r3, [pc, #528]	; (8003ff8 <EM_ProcessEvent+0x2fc>)
 8003de8:	781b      	ldrb	r3, [r3, #0]
 8003dea:	2b04      	cmp	r3, #4
 8003dec:	f040 81ad 	bne.w	800414a <EM_ProcessEvent+0x44e>
			{
				ToplevelMenu_setStatus(DISABLE_TOPLEVEL_MENU);
 8003df0:	2000      	movs	r0, #0
 8003df2:	f000 ffcf 	bl	8004d94 <ToplevelMenu_setStatus>
				eNextState = BiasMenuEntryHandler();
 8003df6:	f7ff ff2d 	bl	8003c54 <BiasMenuEntryHandler>
 8003dfa:	4603      	mov	r3, r0
 8003dfc:	461a      	mov	r2, r3
 8003dfe:	4b7c      	ldr	r3, [pc, #496]	; (8003ff0 <EM_ProcessEvent+0x2f4>)
 8003e00:	701a      	strb	r2, [r3, #0]
			}
			break;
 8003e02:	e1a2      	b.n	800414a <EM_ProcessEvent+0x44e>

		case Toplevel_Input_Menu_State:

			#ifdef SWV_DEBUG_ENABLED
			  printf("Toplevel_Input_Menu_State\n");
 8003e04:	487e      	ldr	r0, [pc, #504]	; (8004000 <EM_ProcessEvent+0x304>)
 8003e06:	f00b fd05 	bl	800f814 <puts>
			#endif

			if(eNewEvent == evEncoderPush)
 8003e0a:	4b7b      	ldr	r3, [pc, #492]	; (8003ff8 <EM_ProcessEvent+0x2fc>)
 8003e0c:	781b      	ldrb	r3, [r3, #0]
 8003e0e:	2b06      	cmp	r3, #6
 8003e10:	f040 819d 	bne.w	800414e <EM_ProcessEvent+0x452>
			{
				eNextState = ToplevelInputMenuExitHandler();
 8003e14:	f001 f810 	bl	8004e38 <ToplevelInputMenuExitHandler>
 8003e18:	4603      	mov	r3, r0
 8003e1a:	461a      	mov	r2, r3
 8003e1c:	4b74      	ldr	r3, [pc, #464]	; (8003ff0 <EM_ProcessEvent+0x2f4>)
 8003e1e:	701a      	strb	r2, [r3, #0]
			}
			break;
 8003e20:	e195      	b.n	800414e <EM_ProcessEvent+0x452>
// FUNC MENUS

		case Func_Main_Menu_State:

			#ifdef SWV_DEBUG_ENABLED
				  printf("Func_Main_Menu_State\n");
 8003e22:	4878      	ldr	r0, [pc, #480]	; (8004004 <EM_ProcessEvent+0x308>)
 8003e24:	f00b fcf6 	bl	800f814 <puts>

			if(eNewEvent == evEncoderSet)
			{
				// No menu action
			}
			if(eNewEvent == evEncoderPush)
 8003e28:	4b73      	ldr	r3, [pc, #460]	; (8003ff8 <EM_ProcessEvent+0x2fc>)
 8003e2a:	781b      	ldrb	r3, [r3, #0]
 8003e2c:	2b06      	cmp	r3, #6
 8003e2e:	d105      	bne.n	8003e3c <EM_ProcessEvent+0x140>
			{
				eNextState = FuncMainMenuExitHandler();
 8003e30:	f000 fd5e 	bl	80048f0 <FuncMainMenuExitHandler>
 8003e34:	4603      	mov	r3, r0
 8003e36:	461a      	mov	r2, r3
 8003e38:	4b6d      	ldr	r3, [pc, #436]	; (8003ff0 <EM_ProcessEvent+0x2f4>)
 8003e3a:	701a      	strb	r2, [r3, #0]

			}
			if(eNewEvent == evBlueBtn)
 8003e3c:	4b6e      	ldr	r3, [pc, #440]	; (8003ff8 <EM_ProcessEvent+0x2fc>)
 8003e3e:	781b      	ldrb	r3, [r3, #0]
 8003e40:	2b01      	cmp	r3, #1
 8003e42:	d105      	bne.n	8003e50 <EM_ProcessEvent+0x154>
			{
				eNextState = FuncSignalMenuEntryHandler();
 8003e44:	f000 fd72 	bl	800492c <FuncSignalMenuEntryHandler>
 8003e48:	4603      	mov	r3, r0
 8003e4a:	461a      	mov	r2, r3
 8003e4c:	4b68      	ldr	r3, [pc, #416]	; (8003ff0 <EM_ProcessEvent+0x2f4>)
 8003e4e:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evGreenBtn)
 8003e50:	4b69      	ldr	r3, [pc, #420]	; (8003ff8 <EM_ProcessEvent+0x2fc>)
 8003e52:	781b      	ldrb	r3, [r3, #0]
 8003e54:	2b02      	cmp	r3, #2
 8003e56:	f040 817c 	bne.w	8004152 <EM_ProcessEvent+0x456>
			{
				eNextState = FuncSyncMenuEntryHandler();
 8003e5a:	f000 fdcd 	bl	80049f8 <FuncSyncMenuEntryHandler>
 8003e5e:	4603      	mov	r3, r0
 8003e60:	461a      	mov	r2, r3
 8003e62:	4b63      	ldr	r3, [pc, #396]	; (8003ff0 <EM_ProcessEvent+0x2f4>)
 8003e64:	701a      	strb	r2, [r3, #0]
			}

			break;
 8003e66:	e174      	b.n	8004152 <EM_ProcessEvent+0x456>

		case Func_Signal_Menu_State:

			#ifdef SWV_DEBUG_ENABLED
				  printf("Func_Signal_Menu_State\n");
 8003e68:	4867      	ldr	r0, [pc, #412]	; (8004008 <EM_ProcessEvent+0x30c>)
 8003e6a:	f00b fcd3 	bl	800f814 <puts>
			#endif

			if(eNewEvent == evEncoderSet)
 8003e6e:	4b62      	ldr	r3, [pc, #392]	; (8003ff8 <EM_ProcessEvent+0x2fc>)
 8003e70:	781b      	ldrb	r3, [r3, #0]
 8003e72:	2b05      	cmp	r3, #5
 8003e74:	d105      	bne.n	8003e82 <EM_ProcessEvent+0x186>
			{
				eNextState = FuncSignalMenuInputHandler();
 8003e76:	f000 fd91 	bl	800499c <FuncSignalMenuInputHandler>
 8003e7a:	4603      	mov	r3, r0
 8003e7c:	461a      	mov	r2, r3
 8003e7e:	4b5c      	ldr	r3, [pc, #368]	; (8003ff0 <EM_ProcessEvent+0x2f4>)
 8003e80:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evEncoderPush)
 8003e82:	4b5d      	ldr	r3, [pc, #372]	; (8003ff8 <EM_ProcessEvent+0x2fc>)
 8003e84:	781b      	ldrb	r3, [r3, #0]
 8003e86:	2b06      	cmp	r3, #6
 8003e88:	f040 8165 	bne.w	8004156 <EM_ProcessEvent+0x45a>
			{
				eNextState = FuncSignalMenuExitHandler();
 8003e8c:	f000 fd9c 	bl	80049c8 <FuncSignalMenuExitHandler>
 8003e90:	4603      	mov	r3, r0
 8003e92:	461a      	mov	r2, r3
 8003e94:	4b56      	ldr	r3, [pc, #344]	; (8003ff0 <EM_ProcessEvent+0x2f4>)
 8003e96:	701a      	strb	r2, [r3, #0]
			}


			break;
 8003e98:	e15d      	b.n	8004156 <EM_ProcessEvent+0x45a>

		case Func_Sync_Menu_State:

			#ifdef SWV_DEBUG_ENABLED
				  printf("Func_Sync_Menu_State\n");
 8003e9a:	485c      	ldr	r0, [pc, #368]	; (800400c <EM_ProcessEvent+0x310>)
 8003e9c:	f00b fcba 	bl	800f814 <puts>
			#endif

			if(eNewEvent == evEncoderSet)
 8003ea0:	4b55      	ldr	r3, [pc, #340]	; (8003ff8 <EM_ProcessEvent+0x2fc>)
 8003ea2:	781b      	ldrb	r3, [r3, #0]
 8003ea4:	2b05      	cmp	r3, #5
 8003ea6:	d105      	bne.n	8003eb4 <EM_ProcessEvent+0x1b8>
			{
				eNextState = FuncSyncMenuInputHandler();
 8003ea8:	f000 fdde 	bl	8004a68 <FuncSyncMenuInputHandler>
 8003eac:	4603      	mov	r3, r0
 8003eae:	461a      	mov	r2, r3
 8003eb0:	4b4f      	ldr	r3, [pc, #316]	; (8003ff0 <EM_ProcessEvent+0x2f4>)
 8003eb2:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evEncoderPush)
 8003eb4:	4b50      	ldr	r3, [pc, #320]	; (8003ff8 <EM_ProcessEvent+0x2fc>)
 8003eb6:	781b      	ldrb	r3, [r3, #0]
 8003eb8:	2b06      	cmp	r3, #6
 8003eba:	d105      	bne.n	8003ec8 <EM_ProcessEvent+0x1cc>
			{
				eNextState = FuncSyncMenuExitHandler();
 8003ebc:	f000 fe28 	bl	8004b10 <FuncSyncMenuExitHandler>
 8003ec0:	4603      	mov	r3, r0
 8003ec2:	461a      	mov	r2, r3
 8003ec4:	4b4a      	ldr	r3, [pc, #296]	; (8003ff0 <EM_ProcessEvent+0x2f4>)
 8003ec6:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evYellowBtn)
 8003ec8:	4b4b      	ldr	r3, [pc, #300]	; (8003ff8 <EM_ProcessEvent+0x2fc>)
 8003eca:	781b      	ldrb	r3, [r3, #0]
 8003ecc:	2b03      	cmp	r3, #3
 8003ece:	f040 8144 	bne.w	800415a <EM_ProcessEvent+0x45e>
			{
				eNextState = FuncSyncToggleDutyMode();
 8003ed2:	f000 fe0b 	bl	8004aec <FuncSyncToggleDutyMode>
 8003ed6:	4603      	mov	r3, r0
 8003ed8:	461a      	mov	r2, r3
 8003eda:	4b45      	ldr	r3, [pc, #276]	; (8003ff0 <EM_ProcessEvent+0x2f4>)
 8003edc:	701a      	strb	r2, [r3, #0]
			}

			break;
 8003ede:	e13c      	b.n	800415a <EM_ProcessEvent+0x45e>
// GAIN MENUS

		case Gain_Main_Menu_State:

			#ifdef SWV_DEBUG_ENABLED
				  printf("Gain_Main_Menu_State\n");
 8003ee0:	484b      	ldr	r0, [pc, #300]	; (8004010 <EM_ProcessEvent+0x314>)
 8003ee2:	f00b fc97 	bl	800f814 <puts>
			#endif
			if(eNewEvent == evEncoderSet)
			{
				// No menu action
			}
			if(eNewEvent == evEncoderPush)
 8003ee6:	4b44      	ldr	r3, [pc, #272]	; (8003ff8 <EM_ProcessEvent+0x2fc>)
 8003ee8:	781b      	ldrb	r3, [r3, #0]
 8003eea:	2b06      	cmp	r3, #6
 8003eec:	d108      	bne.n	8003f00 <EM_ProcessEvent+0x204>
			{
				eNextState = GainMainMenuExitHandler();
 8003eee:	f000 fe49 	bl	8004b84 <GainMainMenuExitHandler>
 8003ef2:	4603      	mov	r3, r0
 8003ef4:	461a      	mov	r2, r3
 8003ef6:	4b3e      	ldr	r3, [pc, #248]	; (8003ff0 <EM_ProcessEvent+0x2f4>)
 8003ef8:	701a      	strb	r2, [r3, #0]
				ToplevelMenu_setStatus(ENABLE_TOPLEVEL_OUTPUT_MENU);
 8003efa:	2002      	movs	r0, #2
 8003efc:	f000 ff4a 	bl	8004d94 <ToplevelMenu_setStatus>
			}
			if(eNewEvent == evBlueBtn)
 8003f00:	4b3d      	ldr	r3, [pc, #244]	; (8003ff8 <EM_ProcessEvent+0x2fc>)
 8003f02:	781b      	ldrb	r3, [r3, #0]
 8003f04:	2b01      	cmp	r3, #1
 8003f06:	d105      	bne.n	8003f14 <EM_ProcessEvent+0x218>
			{
				eNextState = GainSignalMenuEntryHandler();
 8003f08:	f000 fe58 	bl	8004bbc <GainSignalMenuEntryHandler>
 8003f0c:	4603      	mov	r3, r0
 8003f0e:	461a      	mov	r2, r3
 8003f10:	4b37      	ldr	r3, [pc, #220]	; (8003ff0 <EM_ProcessEvent+0x2f4>)
 8003f12:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evGreenBtn)
 8003f14:	4b38      	ldr	r3, [pc, #224]	; (8003ff8 <EM_ProcessEvent+0x2fc>)
 8003f16:	781b      	ldrb	r3, [r3, #0]
 8003f18:	2b02      	cmp	r3, #2
 8003f1a:	f040 8120 	bne.w	800415e <EM_ProcessEvent+0x462>
			{
				eNextState = GainSyncMenuEntryHandler();
 8003f1e:	f000 fecb 	bl	8004cb8 <GainSyncMenuEntryHandler>
 8003f22:	4603      	mov	r3, r0
 8003f24:	461a      	mov	r2, r3
 8003f26:	4b32      	ldr	r3, [pc, #200]	; (8003ff0 <EM_ProcessEvent+0x2f4>)
 8003f28:	701a      	strb	r2, [r3, #0]
			}

			break;
 8003f2a:	e118      	b.n	800415e <EM_ProcessEvent+0x462>

		case Gain_Signal_Menu_State:

			#ifdef SWV_DEBUG_ENABLED
				  printf("Gain_Signal_Menu_State\n");
 8003f2c:	4839      	ldr	r0, [pc, #228]	; (8004014 <EM_ProcessEvent+0x318>)
 8003f2e:	f00b fc71 	bl	800f814 <puts>
			#endif

			if(eNewEvent == evEncoderSet)
 8003f32:	4b31      	ldr	r3, [pc, #196]	; (8003ff8 <EM_ProcessEvent+0x2fc>)
 8003f34:	781b      	ldrb	r3, [r3, #0]
 8003f36:	2b05      	cmp	r3, #5
 8003f38:	d105      	bne.n	8003f46 <EM_ProcessEvent+0x24a>
			{
				eNextState = GainSignalMenuInputHandler();
 8003f3a:	f000 fe77 	bl	8004c2c <GainSignalMenuInputHandler>
 8003f3e:	4603      	mov	r3, r0
 8003f40:	461a      	mov	r2, r3
 8003f42:	4b2b      	ldr	r3, [pc, #172]	; (8003ff0 <EM_ProcessEvent+0x2f4>)
 8003f44:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evEncoderPush)
 8003f46:	4b2c      	ldr	r3, [pc, #176]	; (8003ff8 <EM_ProcessEvent+0x2fc>)
 8003f48:	781b      	ldrb	r3, [r3, #0]
 8003f4a:	2b06      	cmp	r3, #6
 8003f4c:	f040 8109 	bne.w	8004162 <EM_ProcessEvent+0x466>
			{
				eNextState = GainSignalMenuExitHandler();
 8003f50:	f000 fe9c 	bl	8004c8c <GainSignalMenuExitHandler>
 8003f54:	4603      	mov	r3, r0
 8003f56:	461a      	mov	r2, r3
 8003f58:	4b25      	ldr	r3, [pc, #148]	; (8003ff0 <EM_ProcessEvent+0x2f4>)
 8003f5a:	701a      	strb	r2, [r3, #0]
			}

			break;
 8003f5c:	e101      	b.n	8004162 <EM_ProcessEvent+0x466>

		case Gain_Sync_Menu_State:

			#ifdef SWV_DEBUG_ENABLED
				  printf("Gain_Sync_Menu_State\n");
 8003f5e:	482e      	ldr	r0, [pc, #184]	; (8004018 <EM_ProcessEvent+0x31c>)
 8003f60:	f00b fc58 	bl	800f814 <puts>
			#endif

			if(eNewEvent == evEncoderSet)
 8003f64:	4b24      	ldr	r3, [pc, #144]	; (8003ff8 <EM_ProcessEvent+0x2fc>)
 8003f66:	781b      	ldrb	r3, [r3, #0]
 8003f68:	2b05      	cmp	r3, #5
 8003f6a:	d105      	bne.n	8003f78 <EM_ProcessEvent+0x27c>
			{
				eNextState = GainSyncMenuInputHandler();
 8003f6c:	f000 feda 	bl	8004d24 <GainSyncMenuInputHandler>
 8003f70:	4603      	mov	r3, r0
 8003f72:	461a      	mov	r2, r3
 8003f74:	4b1e      	ldr	r3, [pc, #120]	; (8003ff0 <EM_ProcessEvent+0x2f4>)
 8003f76:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evEncoderPush)
 8003f78:	4b1f      	ldr	r3, [pc, #124]	; (8003ff8 <EM_ProcessEvent+0x2fc>)
 8003f7a:	781b      	ldrb	r3, [r3, #0]
 8003f7c:	2b06      	cmp	r3, #6
 8003f7e:	f040 80f2 	bne.w	8004166 <EM_ProcessEvent+0x46a>
			{
				eNextState = GainSyncMenuExitHandler();
 8003f82:	f000 fee5 	bl	8004d50 <GainSyncMenuExitHandler>
 8003f86:	4603      	mov	r3, r0
 8003f88:	461a      	mov	r2, r3
 8003f8a:	4b19      	ldr	r3, [pc, #100]	; (8003ff0 <EM_ProcessEvent+0x2f4>)
 8003f8c:	701a      	strb	r2, [r3, #0]
			}

			break;
 8003f8e:	e0ea      	b.n	8004166 <EM_ProcessEvent+0x46a>
// FREQ MENUS

		case Freq_Main_Menu_State:

			#ifdef SWV_DEBUG_ENABLED
				  printf("Freq_Main_Menu_State\n");
 8003f90:	4822      	ldr	r0, [pc, #136]	; (800401c <EM_ProcessEvent+0x320>)
 8003f92:	f00b fc3f 	bl	800f814 <puts>
			#endif

			if(eNewEvent == evEncoderPush)
 8003f96:	4b18      	ldr	r3, [pc, #96]	; (8003ff8 <EM_ProcessEvent+0x2fc>)
 8003f98:	781b      	ldrb	r3, [r3, #0]
 8003f9a:	2b06      	cmp	r3, #6
 8003f9c:	d108      	bne.n	8003fb0 <EM_ProcessEvent+0x2b4>
			{
				eNextState = FreqMainMenuExitHandler();
 8003f9e:	f000 fa89 	bl	80044b4 <FreqMainMenuExitHandler>
 8003fa2:	4603      	mov	r3, r0
 8003fa4:	461a      	mov	r2, r3
 8003fa6:	4b12      	ldr	r3, [pc, #72]	; (8003ff0 <EM_ProcessEvent+0x2f4>)
 8003fa8:	701a      	strb	r2, [r3, #0]
				ToplevelMenu_setStatus(ENABLE_TOPLEVEL_OUTPUT_MENU);
 8003faa:	2002      	movs	r0, #2
 8003fac:	f000 fef2 	bl	8004d94 <ToplevelMenu_setStatus>
			}
			if(eNewEvent == evBlueBtn)
 8003fb0:	4b11      	ldr	r3, [pc, #68]	; (8003ff8 <EM_ProcessEvent+0x2fc>)
 8003fb2:	781b      	ldrb	r3, [r3, #0]
 8003fb4:	2b01      	cmp	r3, #1
 8003fb6:	d105      	bne.n	8003fc4 <EM_ProcessEvent+0x2c8>
			{
				eNextState = FreqPresetMenuEntryHandler();
 8003fb8:	f000 fa9e 	bl	80044f8 <FreqPresetMenuEntryHandler>
 8003fbc:	4603      	mov	r3, r0
 8003fbe:	461a      	mov	r2, r3
 8003fc0:	4b0b      	ldr	r3, [pc, #44]	; (8003ff0 <EM_ProcessEvent+0x2f4>)
 8003fc2:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evGreenBtn)
 8003fc4:	4b0c      	ldr	r3, [pc, #48]	; (8003ff8 <EM_ProcessEvent+0x2fc>)
 8003fc6:	781b      	ldrb	r3, [r3, #0]
 8003fc8:	2b02      	cmp	r3, #2
 8003fca:	d105      	bne.n	8003fd8 <EM_ProcessEvent+0x2dc>
			{
				eNextState = FreqAdjustMenuEntryHandler();
 8003fcc:	f000 faf4 	bl	80045b8 <FreqAdjustMenuEntryHandler>
 8003fd0:	4603      	mov	r3, r0
 8003fd2:	461a      	mov	r2, r3
 8003fd4:	4b06      	ldr	r3, [pc, #24]	; (8003ff0 <EM_ProcessEvent+0x2f4>)
 8003fd6:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evYellowBtn)
 8003fd8:	4b07      	ldr	r3, [pc, #28]	; (8003ff8 <EM_ProcessEvent+0x2fc>)
 8003fda:	781b      	ldrb	r3, [r3, #0]
 8003fdc:	2b03      	cmp	r3, #3
 8003fde:	f040 80c4 	bne.w	800416a <EM_ProcessEvent+0x46e>
			{
				eNextState = FreqSweepMenuEntryHandler();
 8003fe2:	f000 f8e9 	bl	80041b8 <FreqSweepMenuEntryHandler>
 8003fe6:	4603      	mov	r3, r0
 8003fe8:	461a      	mov	r2, r3
 8003fea:	4b01      	ldr	r3, [pc, #4]	; (8003ff0 <EM_ProcessEvent+0x2f4>)
 8003fec:	701a      	strb	r2, [r3, #0]
			}

			break;
 8003fee:	e0bc      	b.n	800416a <EM_ProcessEvent+0x46e>
 8003ff0:	20001eca 	.word	0x20001eca
 8003ff4:	08013294 	.word	0x08013294
 8003ff8:	20001ecb 	.word	0x20001ecb
 8003ffc:	080132a0 	.word	0x080132a0
 8004000:	080132bc 	.word	0x080132bc
 8004004:	080132d8 	.word	0x080132d8
 8004008:	080132f0 	.word	0x080132f0
 800400c:	08013308 	.word	0x08013308
 8004010:	08013320 	.word	0x08013320
 8004014:	08013338 	.word	0x08013338
 8004018:	08013350 	.word	0x08013350
 800401c:	08013368 	.word	0x08013368

		case Freq_Preset_Menu_State:

			#ifdef SWV_DEBUG_ENABLED
				  printf("Freq_Preset_Menu_State\n");
 8004020:	4857      	ldr	r0, [pc, #348]	; (8004180 <EM_ProcessEvent+0x484>)
 8004022:	f00b fbf7 	bl	800f814 <puts>
			#endif

			if(eNewEvent == evEncoderSet)
 8004026:	4b57      	ldr	r3, [pc, #348]	; (8004184 <EM_ProcessEvent+0x488>)
 8004028:	781b      	ldrb	r3, [r3, #0]
 800402a:	2b05      	cmp	r3, #5
 800402c:	d105      	bne.n	800403a <EM_ProcessEvent+0x33e>
			{
				eNextState = FreqPresetMenuInputHandler();
 800402e:	f000 fa97 	bl	8004560 <FreqPresetMenuInputHandler>
 8004032:	4603      	mov	r3, r0
 8004034:	461a      	mov	r2, r3
 8004036:	4b54      	ldr	r3, [pc, #336]	; (8004188 <EM_ProcessEvent+0x48c>)
 8004038:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evEncoderPush)
 800403a:	4b52      	ldr	r3, [pc, #328]	; (8004184 <EM_ProcessEvent+0x488>)
 800403c:	781b      	ldrb	r3, [r3, #0]
 800403e:	2b06      	cmp	r3, #6
 8004040:	f040 8095 	bne.w	800416e <EM_ProcessEvent+0x472>
			{
				eNextState = FreqPresetMenuExitHandler();
 8004044:	f000 faa2 	bl	800458c <FreqPresetMenuExitHandler>
 8004048:	4603      	mov	r3, r0
 800404a:	461a      	mov	r2, r3
 800404c:	4b4e      	ldr	r3, [pc, #312]	; (8004188 <EM_ProcessEvent+0x48c>)
 800404e:	701a      	strb	r2, [r3, #0]
			}
			break;
 8004050:	e08d      	b.n	800416e <EM_ProcessEvent+0x472>

		case Freq_Adjust_Menu_State:

			#ifdef SWV_DEBUG_ENABLED
				  printf("Freq_Adjust_Menu_State\n");
 8004052:	484e      	ldr	r0, [pc, #312]	; (800418c <EM_ProcessEvent+0x490>)
 8004054:	f00b fbde 	bl	800f814 <puts>
			#endif

			if(eNewEvent == evEncoderSet)
 8004058:	4b4a      	ldr	r3, [pc, #296]	; (8004184 <EM_ProcessEvent+0x488>)
 800405a:	781b      	ldrb	r3, [r3, #0]
 800405c:	2b05      	cmp	r3, #5
 800405e:	d105      	bne.n	800406c <EM_ProcessEvent+0x370>
			{
				eNextState = FreqAdjustMenuInputHandler();
 8004060:	f000 facc 	bl	80045fc <FreqAdjustMenuInputHandler>
 8004064:	4603      	mov	r3, r0
 8004066:	461a      	mov	r2, r3
 8004068:	4b47      	ldr	r3, [pc, #284]	; (8004188 <EM_ProcessEvent+0x48c>)
 800406a:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evEncoderPush)
 800406c:	4b45      	ldr	r3, [pc, #276]	; (8004184 <EM_ProcessEvent+0x488>)
 800406e:	781b      	ldrb	r3, [r3, #0]
 8004070:	2b06      	cmp	r3, #6
 8004072:	d17e      	bne.n	8004172 <EM_ProcessEvent+0x476>
			{
				eNextState = FreqAdjustMenuExitHandler();
 8004074:	f000 fad4 	bl	8004620 <FreqAdjustMenuExitHandler>
 8004078:	4603      	mov	r3, r0
 800407a:	461a      	mov	r2, r3
 800407c:	4b42      	ldr	r3, [pc, #264]	; (8004188 <EM_ProcessEvent+0x48c>)
 800407e:	701a      	strb	r2, [r3, #0]
			}
			break;
 8004080:	e077      	b.n	8004172 <EM_ProcessEvent+0x476>

		case Freq_Sweep_Menu_State:

			#ifdef SWV_DEBUG_ENABLED
				  printf("Freq_Sweep_Menu_State\n");
 8004082:	4843      	ldr	r0, [pc, #268]	; (8004190 <EM_ProcessEvent+0x494>)
 8004084:	f00b fbc6 	bl	800f814 <puts>
			#endif

			if(eNewEvent == evBlueBtn)
 8004088:	4b3e      	ldr	r3, [pc, #248]	; (8004184 <EM_ProcessEvent+0x488>)
 800408a:	781b      	ldrb	r3, [r3, #0]
 800408c:	2b01      	cmp	r3, #1
 800408e:	d106      	bne.n	800409e <EM_ProcessEvent+0x3a2>
			{
				// enable
				eNextState = FreqSweepMenuInputHandler(evSweepEnableBtn);
 8004090:	2007      	movs	r0, #7
 8004092:	f000 f8ed 	bl	8004270 <FreqSweepMenuInputHandler>
 8004096:	4603      	mov	r3, r0
 8004098:	461a      	mov	r2, r3
 800409a:	4b3b      	ldr	r3, [pc, #236]	; (8004188 <EM_ProcessEvent+0x48c>)
 800409c:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evGreenBtn)
 800409e:	4b39      	ldr	r3, [pc, #228]	; (8004184 <EM_ProcessEvent+0x488>)
 80040a0:	781b      	ldrb	r3, [r3, #0]
 80040a2:	2b02      	cmp	r3, #2
 80040a4:	d106      	bne.n	80040b4 <EM_ProcessEvent+0x3b8>
			{
				// direction
				eNextState = FreqSweepMenuInputHandler(evSweepModeBtn);
 80040a6:	2008      	movs	r0, #8
 80040a8:	f000 f8e2 	bl	8004270 <FreqSweepMenuInputHandler>
 80040ac:	4603      	mov	r3, r0
 80040ae:	461a      	mov	r2, r3
 80040b0:	4b35      	ldr	r3, [pc, #212]	; (8004188 <EM_ProcessEvent+0x48c>)
 80040b2:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evYellowBtn)
 80040b4:	4b33      	ldr	r3, [pc, #204]	; (8004184 <EM_ProcessEvent+0x488>)
 80040b6:	781b      	ldrb	r3, [r3, #0]
 80040b8:	2b03      	cmp	r3, #3
 80040ba:	d106      	bne.n	80040ca <EM_ProcessEvent+0x3ce>
			{
				// set sweep speed
				eNextState = FreqSweepMenuInputHandler(evSweepSpeedBtn);
 80040bc:	2009      	movs	r0, #9
 80040be:	f000 f8d7 	bl	8004270 <FreqSweepMenuInputHandler>
 80040c2:	4603      	mov	r3, r0
 80040c4:	461a      	mov	r2, r3
 80040c6:	4b30      	ldr	r3, [pc, #192]	; (8004188 <EM_ProcessEvent+0x48c>)
 80040c8:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evRedBtn)
 80040ca:	4b2e      	ldr	r3, [pc, #184]	; (8004184 <EM_ProcessEvent+0x488>)
 80040cc:	781b      	ldrb	r3, [r3, #0]
 80040ce:	2b04      	cmp	r3, #4
 80040d0:	d106      	bne.n	80040e0 <EM_ProcessEvent+0x3e4>
			{
				// set lower/upper sweep limit
				eNextState = FreqSweepMenuInputHandler(evSweepLimitBtn);
 80040d2:	200a      	movs	r0, #10
 80040d4:	f000 f8cc 	bl	8004270 <FreqSweepMenuInputHandler>
 80040d8:	4603      	mov	r3, r0
 80040da:	461a      	mov	r2, r3
 80040dc:	4b2a      	ldr	r3, [pc, #168]	; (8004188 <EM_ProcessEvent+0x48c>)
 80040de:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evEncoderSet)
 80040e0:	4b28      	ldr	r3, [pc, #160]	; (8004184 <EM_ProcessEvent+0x488>)
 80040e2:	781b      	ldrb	r3, [r3, #0]
 80040e4:	2b05      	cmp	r3, #5
 80040e6:	d106      	bne.n	80040f6 <EM_ProcessEvent+0x3fa>
			{
				eNextState = FreqSweepMenuInputHandler(evEncoderSweep);
 80040e8:	200b      	movs	r0, #11
 80040ea:	f000 f8c1 	bl	8004270 <FreqSweepMenuInputHandler>
 80040ee:	4603      	mov	r3, r0
 80040f0:	461a      	mov	r2, r3
 80040f2:	4b25      	ldr	r3, [pc, #148]	; (8004188 <EM_ProcessEvent+0x48c>)
 80040f4:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evEncoderPush)
 80040f6:	4b23      	ldr	r3, [pc, #140]	; (8004184 <EM_ProcessEvent+0x488>)
 80040f8:	781b      	ldrb	r3, [r3, #0]
 80040fa:	2b06      	cmp	r3, #6
 80040fc:	d13b      	bne.n	8004176 <EM_ProcessEvent+0x47a>
			{
				eNextState = FreqSweepMenuExitHandler();
 80040fe:	f000 f99f 	bl	8004440 <FreqSweepMenuExitHandler>
 8004102:	4603      	mov	r3, r0
 8004104:	461a      	mov	r2, r3
 8004106:	4b20      	ldr	r3, [pc, #128]	; (8004188 <EM_ProcessEvent+0x48c>)
 8004108:	701a      	strb	r2, [r3, #0]
			}

			break;
 800410a:	e034      	b.n	8004176 <EM_ProcessEvent+0x47a>
// BIAS MENUS

		case Bias_Menu_State:

			#ifdef SWV_DEBUG_ENABLED
				  printf("Bias_Menu_State\n");
 800410c:	4821      	ldr	r0, [pc, #132]	; (8004194 <EM_ProcessEvent+0x498>)
 800410e:	f00b fb81 	bl	800f814 <puts>
			#endif

			if(eNewEvent == evEncoderSet)
 8004112:	4b1c      	ldr	r3, [pc, #112]	; (8004184 <EM_ProcessEvent+0x488>)
 8004114:	781b      	ldrb	r3, [r3, #0]
 8004116:	2b05      	cmp	r3, #5
 8004118:	d105      	bne.n	8004126 <EM_ProcessEvent+0x42a>
			{
				eNextState = BiasMenuInputHandler();
 800411a:	f7ff fdbd 	bl	8003c98 <BiasMenuInputHandler>
 800411e:	4603      	mov	r3, r0
 8004120:	461a      	mov	r2, r3
 8004122:	4b19      	ldr	r3, [pc, #100]	; (8004188 <EM_ProcessEvent+0x48c>)
 8004124:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evEncoderPush)
 8004126:	4b17      	ldr	r3, [pc, #92]	; (8004184 <EM_ProcessEvent+0x488>)
 8004128:	781b      	ldrb	r3, [r3, #0]
 800412a:	2b06      	cmp	r3, #6
 800412c:	d125      	bne.n	800417a <EM_ProcessEvent+0x47e>
			{
				eNextState = BiasMenuExitHandler();
 800412e:	f7ff fdc9 	bl	8003cc4 <BiasMenuExitHandler>
 8004132:	4603      	mov	r3, r0
 8004134:	461a      	mov	r2, r3
 8004136:	4b14      	ldr	r3, [pc, #80]	; (8004188 <EM_ProcessEvent+0x48c>)
 8004138:	701a      	strb	r2, [r3, #0]
				ToplevelMenu_setStatus(ENABLE_TOPLEVEL_OUTPUT_MENU);
 800413a:	2002      	movs	r0, #2
 800413c:	f000 fe2a 	bl	8004d94 <ToplevelMenu_setStatus>
			}

			break;
 8004140:	e01b      	b.n	800417a <EM_ProcessEvent+0x47e>

		default:
			break;
 8004142:	bf00      	nop
 8004144:	e01a      	b.n	800417c <EM_ProcessEvent+0x480>
			break;
 8004146:	bf00      	nop
 8004148:	e018      	b.n	800417c <EM_ProcessEvent+0x480>
			break;
 800414a:	bf00      	nop
 800414c:	e016      	b.n	800417c <EM_ProcessEvent+0x480>
			break;
 800414e:	bf00      	nop
 8004150:	e014      	b.n	800417c <EM_ProcessEvent+0x480>
			break;
 8004152:	bf00      	nop
 8004154:	e012      	b.n	800417c <EM_ProcessEvent+0x480>
			break;
 8004156:	bf00      	nop
 8004158:	e010      	b.n	800417c <EM_ProcessEvent+0x480>
			break;
 800415a:	bf00      	nop
 800415c:	e00e      	b.n	800417c <EM_ProcessEvent+0x480>
			break;
 800415e:	bf00      	nop
 8004160:	e00c      	b.n	800417c <EM_ProcessEvent+0x480>
			break;
 8004162:	bf00      	nop
 8004164:	e00a      	b.n	800417c <EM_ProcessEvent+0x480>
			break;
 8004166:	bf00      	nop
 8004168:	e008      	b.n	800417c <EM_ProcessEvent+0x480>
			break;
 800416a:	bf00      	nop
 800416c:	e006      	b.n	800417c <EM_ProcessEvent+0x480>
			break;
 800416e:	bf00      	nop
 8004170:	e004      	b.n	800417c <EM_ProcessEvent+0x480>
			break;
 8004172:	bf00      	nop
 8004174:	e002      	b.n	800417c <EM_ProcessEvent+0x480>
			break;
 8004176:	bf00      	nop
 8004178:	e000      	b.n	800417c <EM_ProcessEvent+0x480>
			break;
 800417a:	bf00      	nop
	}

}
 800417c:	bf00      	nop
 800417e:	bd80      	pop	{r7, pc}
 8004180:	08013380 	.word	0x08013380
 8004184:	20001ecb 	.word	0x20001ecb
 8004188:	20001eca 	.word	0x20001eca
 800418c:	08013398 	.word	0x08013398
 8004190:	080133b0 	.word	0x080133b0
 8004194:	080133c8 	.word	0x080133c8

08004198 <EM_SetNewEvent>:
 *	@param None
 *	@retval None
 *
 */
void EM_SetNewEvent(eSystemEvent pEvent)
{
 8004198:	b480      	push	{r7}
 800419a:	b083      	sub	sp, #12
 800419c:	af00      	add	r7, sp, #0
 800419e:	4603      	mov	r3, r0
 80041a0:	71fb      	strb	r3, [r7, #7]
	eNewEvent = pEvent;
 80041a2:	4a04      	ldr	r2, [pc, #16]	; (80041b4 <EM_SetNewEvent+0x1c>)
 80041a4:	79fb      	ldrb	r3, [r7, #7]
 80041a6:	7013      	strb	r3, [r2, #0]
}
 80041a8:	bf00      	nop
 80041aa:	370c      	adds	r7, #12
 80041ac:	46bd      	mov	sp, r7
 80041ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041b2:	4770      	bx	lr
 80041b4:	20001ecb 	.word	0x20001ecb

080041b8 <FreqSweepMenuEntryHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState FreqSweepMenuEntryHandler()
{
 80041b8:	b580      	push	{r7, lr}
 80041ba:	af00      	add	r7, sp, #0
	#ifdef SWV_DEBUG_ENABLED
		printf("FreqSweepMenuEntryHandler captured\n");
 80041bc:	4825      	ldr	r0, [pc, #148]	; (8004254 <FreqSweepMenuEntryHandler+0x9c>)
 80041be:	f00b fb29 	bl	800f814 <puts>
	#endif

	DM_RefreshScreen();
 80041c2:	f7fd f997 	bl	80014f4 <DM_RefreshScreen>

	if( sweep_upper_bounds_longest_output_arr != OUTPUT_TIMER->ARR)
 80041c6:	4b24      	ldr	r3, [pc, #144]	; (8004258 <FreqSweepMenuEntryHandler+0xa0>)
 80041c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80041ca:	ee07 3a90 	vmov	s15, r3
 80041ce:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80041d2:	4b22      	ldr	r3, [pc, #136]	; (800425c <FreqSweepMenuEntryHandler+0xa4>)
 80041d4:	edd3 7a00 	vldr	s15, [r3]
 80041d8:	eeb4 7a67 	vcmp.f32	s14, s15
 80041dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80041e0:	d008      	beq.n	80041f4 <FreqSweepMenuEntryHandler+0x3c>
		sweep_upper_bounds_longest_output_arr  = OUTPUT_TIMER->ARR;
 80041e2:	4b1d      	ldr	r3, [pc, #116]	; (8004258 <FreqSweepMenuEntryHandler+0xa0>)
 80041e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80041e6:	ee07 3a90 	vmov	s15, r3
 80041ea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80041ee:	4b1b      	ldr	r3, [pc, #108]	; (800425c <FreqSweepMenuEntryHandler+0xa4>)
 80041f0:	edc3 7a00 	vstr	s15, [r3]

	if( sweep_upper_bounds_longest_output_arr == MIN_OUTPUT_ARR)
 80041f4:	4b19      	ldr	r3, [pc, #100]	; (800425c <FreqSweepMenuEntryHandler+0xa4>)
 80041f6:	edd3 7a00 	vldr	s15, [r3]
 80041fa:	eeb2 7a0a 	vmov.f32	s14, #42	; 0x41500000  13.0
 80041fe:	eef4 7a47 	vcmp.f32	s15, s14
 8004202:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004206:	d101      	bne.n	800420c <FreqSweepMenuEntryHandler+0x54>
	{
		_setSweepModeDown();
 8004208:	f000 fa20 	bl	800464c <_setSweepModeDown>
	}

	_setEncoderControlMode(ENCODER_SWEEP_SPEED_FUNCTION);
 800420c:	2000      	movs	r0, #0
 800420e:	f000 fa77 	bl	8004700 <_setEncoderControlMode>
	_setSweepTimerAutoReloadForEncoderControl(ENCODER_SWEEP_SPEED_FUNCTION);
 8004212:	2000      	movs	r0, #0
 8004214:	f000 fad4 	bl	80047c0 <_setSweepTimerAutoReloadForEncoderControl>
	calculated_sweep_in_hertz = _getCalculatedSweepFrequencyInHertz();
 8004218:	f000 fb0e 	bl	8004838 <_getCalculatedSweepFrequencyInHertz>
 800421c:	eef0 7a40 	vmov.f32	s15, s0
 8004220:	4b0f      	ldr	r3, [pc, #60]	; (8004260 <FreqSweepMenuEntryHandler+0xa8>)
 8004222:	edc3 7a00 	vstr	s15, [r3]

	// reset sweep start value
	SWEEP_TIMER->CNT = 0;
 8004226:	4b0f      	ldr	r3, [pc, #60]	; (8004264 <FreqSweepMenuEntryHandler+0xac>)
 8004228:	2200      	movs	r2, #0
 800422a:	625a      	str	r2, [r3, #36]	; 0x24

	// set default mode to sweep speed control
	FreqSweepMenuInputHandler(evSweepSpeedBtn);
 800422c:	2009      	movs	r0, #9
 800422e:	f000 f81f 	bl	8004270 <FreqSweepMenuInputHandler>

	// sweep start speed
	SWEEP_TIMER->ARR = MIN_SWEEP_ARR;
 8004232:	4b0c      	ldr	r3, [pc, #48]	; (8004264 <FreqSweepMenuEntryHandler+0xac>)
 8004234:	f244 12a0 	movw	r2, #16800	; 0x41a0
 8004238:	62da      	str	r2, [r3, #44]	; 0x2c
	SWEEP_TIMER->PSC = 0;
 800423a:	4b0a      	ldr	r3, [pc, #40]	; (8004264 <FreqSweepMenuEntryHandler+0xac>)
 800423c:	2200      	movs	r2, #0
 800423e:	629a      	str	r2, [r3, #40]	; 0x28



	// get ready to load menu
	eNextFreqMenuStatus = ENABLE_FREQ_SWEEP_MENU;
 8004240:	4b09      	ldr	r3, [pc, #36]	; (8004268 <FreqSweepMenuEntryHandler+0xb0>)
 8004242:	2204      	movs	r2, #4
 8004244:	701a      	strb	r2, [r3, #0]


	// stay in this state
	eNewEvent = evIdle;
 8004246:	4b09      	ldr	r3, [pc, #36]	; (800426c <FreqSweepMenuEntryHandler+0xb4>)
 8004248:	2200      	movs	r2, #0
 800424a:	701a      	strb	r2, [r3, #0]
	return Freq_Sweep_Menu_State;
 800424c:	230d      	movs	r3, #13
}
 800424e:	4618      	mov	r0, r3
 8004250:	bd80      	pop	{r7, pc}
 8004252:	bf00      	nop
 8004254:	080133d8 	.word	0x080133d8
 8004258:	40013400 	.word	0x40013400
 800425c:	20000004 	.word	0x20000004
 8004260:	20001f20 	.word	0x20001f20
 8004264:	40000c00 	.word	0x40000c00
 8004268:	20001ece 	.word	0x20001ece
 800426c:	20001ecb 	.word	0x20001ecb

08004270 <FreqSweepMenuInputHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState FreqSweepMenuInputHandler(eSystemEvent pEvent)
{
 8004270:	b580      	push	{r7, lr}
 8004272:	b082      	sub	sp, #8
 8004274:	af00      	add	r7, sp, #0
 8004276:	4603      	mov	r3, r0
 8004278:	71fb      	strb	r3, [r7, #7]
	#ifdef SWV_DEBUG_ENABLED
		printf("FreqAdjustMenuInputHandler Event captured\n");
 800427a:	4865      	ldr	r0, [pc, #404]	; (8004410 <FreqSweepMenuInputHandler+0x1a0>)
 800427c:	f00b faca 	bl	800f814 <puts>
	#endif



	switch(pEvent)
 8004280:	79fb      	ldrb	r3, [r7, #7]
 8004282:	3b07      	subs	r3, #7
 8004284:	2b04      	cmp	r3, #4
 8004286:	f200 80ba 	bhi.w	80043fe <FreqSweepMenuInputHandler+0x18e>
 800428a:	a201      	add	r2, pc, #4	; (adr r2, 8004290 <FreqSweepMenuInputHandler+0x20>)
 800428c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004290:	080042a5 	.word	0x080042a5
 8004294:	080042c5 	.word	0x080042c5
 8004298:	080043ef 	.word	0x080043ef
 800429c:	080043f7 	.word	0x080043f7
 80042a0:	08004305 	.word	0x08004305
	{
		case evSweepEnableBtn:

			#ifdef SWV_DEBUG_ENABLED
				printf("evSweepEnable captured\n");
 80042a4:	485b      	ldr	r0, [pc, #364]	; (8004414 <FreqSweepMenuInputHandler+0x1a4>)
 80042a6:	f00b fab5 	bl	800f814 <puts>
			#endif

			// toggle enable/disable
			SWEEP_TIMER->DIER 	^= TIM_DIER_UIE;
 80042aa:	4b5b      	ldr	r3, [pc, #364]	; (8004418 <FreqSweepMenuInputHandler+0x1a8>)
 80042ac:	68db      	ldr	r3, [r3, #12]
 80042ae:	4a5a      	ldr	r2, [pc, #360]	; (8004418 <FreqSweepMenuInputHandler+0x1a8>)
 80042b0:	f083 0301 	eor.w	r3, r3, #1
 80042b4:	60d3      	str	r3, [r2, #12]
			SWEEP_TIMER->CR1	^= TIM_CR1_CEN;
 80042b6:	4b58      	ldr	r3, [pc, #352]	; (8004418 <FreqSweepMenuInputHandler+0x1a8>)
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	4a57      	ldr	r2, [pc, #348]	; (8004418 <FreqSweepMenuInputHandler+0x1a8>)
 80042bc:	f083 0301 	eor.w	r3, r3, #1
 80042c0:	6013      	str	r3, [r2, #0]
			break;
 80042c2:	e09d      	b.n	8004400 <FreqSweepMenuInputHandler+0x190>

		case evSweepModeBtn:

			#ifdef SWV_DEBUG_ENABLED
				printf("evSweepMode captured\n");
 80042c4:	4855      	ldr	r0, [pc, #340]	; (800441c <FreqSweepMenuInputHandler+0x1ac>)
 80042c6:	f00b faa5 	bl	800f814 <puts>
			#endif

			// flip between 0:Upcounter and 1:Downcounter
			active_sweep_mode ^= 1U;
 80042ca:	4b55      	ldr	r3, [pc, #340]	; (8004420 <FreqSweepMenuInputHandler+0x1b0>)
 80042cc:	781b      	ldrb	r3, [r3, #0]
 80042ce:	f083 0301 	eor.w	r3, r3, #1
 80042d2:	b2da      	uxtb	r2, r3
 80042d4:	4b52      	ldr	r3, [pc, #328]	; (8004420 <FreqSweepMenuInputHandler+0x1b0>)
 80042d6:	701a      	strb	r2, [r3, #0]

			switch(active_sweep_mode)
 80042d8:	4b51      	ldr	r3, [pc, #324]	; (8004420 <FreqSweepMenuInputHandler+0x1b0>)
 80042da:	781b      	ldrb	r3, [r3, #0]
 80042dc:	2b01      	cmp	r3, #1
 80042de:	d004      	beq.n	80042ea <FreqSweepMenuInputHandler+0x7a>
 80042e0:	2b02      	cmp	r3, #2
 80042e2:	d008      	beq.n	80042f6 <FreqSweepMenuInputHandler+0x86>
 80042e4:	2b00      	cmp	r3, #0
 80042e6:	d003      	beq.n	80042f0 <FreqSweepMenuInputHandler+0x80>
 80042e8:	e006      	b.n	80042f8 <FreqSweepMenuInputHandler+0x88>
			{
				case SWEEP_MODE_DOWN:
					_setSweepModeDown();
 80042ea:	f000 f9af 	bl	800464c <_setSweepModeDown>
					break;
 80042ee:	e003      	b.n	80042f8 <FreqSweepMenuInputHandler+0x88>

				case SWEEP_MODE_UP:
					_setSweepModeUp();
 80042f0:	f000 f9dc 	bl	80046ac <_setSweepModeUp>
					break;
 80042f4:	e000      	b.n	80042f8 <FreqSweepMenuInputHandler+0x88>

				case SWEEP_MODE_BIDIR:	// not used
					//SWEEP_TIMER->CR1 |= (TIM_CR1_CMS_0);
					break;
 80042f6:	bf00      	nop
			}
			// switch(active_sweep_mode)
			// TODO
			_setEncoderControlMode(theCurrentEncoderSweepFunction);
 80042f8:	4b4a      	ldr	r3, [pc, #296]	; (8004424 <FreqSweepMenuInputHandler+0x1b4>)
 80042fa:	781b      	ldrb	r3, [r3, #0]
 80042fc:	4618      	mov	r0, r3
 80042fe:	f000 f9ff 	bl	8004700 <_setEncoderControlMode>

			break;
 8004302:	e07d      	b.n	8004400 <FreqSweepMenuInputHandler+0x190>

		// rotary encoder is turned
		case evEncoderSweep:

			#ifdef SWV_DEBUG_ENABLED
				printf("evEncoderSweep captured\n");
 8004304:	4848      	ldr	r0, [pc, #288]	; (8004428 <FreqSweepMenuInputHandler+0x1b8>)
 8004306:	f00b fa85 	bl	800f814 <puts>
			#endif

			switch(theCurrentEncoderSweepFunction)
 800430a:	4b46      	ldr	r3, [pc, #280]	; (8004424 <FreqSweepMenuInputHandler+0x1b4>)
 800430c:	781b      	ldrb	r3, [r3, #0]
 800430e:	2b00      	cmp	r3, #0
 8004310:	d002      	beq.n	8004318 <FreqSweepMenuInputHandler+0xa8>
 8004312:	2b01      	cmp	r3, #1
 8004314:	d00b      	beq.n	800432e <FreqSweepMenuInputHandler+0xbe>
					break;

			}
			// switch(theCurrentEncoderSweepFunction)

			break;
 8004316:	e073      	b.n	8004400 <FreqSweepMenuInputHandler+0x190>
					_setSweepTimerAutoReloadForEncoderControl(ENCODER_SWEEP_SPEED_FUNCTION);
 8004318:	2000      	movs	r0, #0
 800431a:	f000 fa51 	bl	80047c0 <_setSweepTimerAutoReloadForEncoderControl>
					calculated_sweep_in_hertz = _getCalculatedSweepFrequencyInHertz();
 800431e:	f000 fa8b 	bl	8004838 <_getCalculatedSweepFrequencyInHertz>
 8004322:	eef0 7a40 	vmov.f32	s15, s0
 8004326:	4b41      	ldr	r3, [pc, #260]	; (800442c <FreqSweepMenuInputHandler+0x1bc>)
 8004328:	edc3 7a00 	vstr	s15, [r3]
					break;
 800432c:	e05e      	b.n	80043ec <FreqSweepMenuInputHandler+0x17c>
					switch(active_sweep_mode)
 800432e:	4b3c      	ldr	r3, [pc, #240]	; (8004420 <FreqSweepMenuInputHandler+0x1b0>)
 8004330:	781b      	ldrb	r3, [r3, #0]
 8004332:	2b00      	cmp	r3, #0
 8004334:	d002      	beq.n	800433c <FreqSweepMenuInputHandler+0xcc>
 8004336:	2b01      	cmp	r3, #1
 8004338:	d02a      	beq.n	8004390 <FreqSweepMenuInputHandler+0x120>
							break;
 800433a:	e056      	b.n	80043ea <FreqSweepMenuInputHandler+0x17a>
							if(ENCODER_TIMER->CNT < MIN_OUTPUT_ARR)
 800433c:	4b3c      	ldr	r3, [pc, #240]	; (8004430 <FreqSweepMenuInputHandler+0x1c0>)
 800433e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004340:	2b0c      	cmp	r3, #12
 8004342:	d803      	bhi.n	800434c <FreqSweepMenuInputHandler+0xdc>
								ENCODER_TIMER->CNT = MIN_OUTPUT_ARR;
 8004344:	4b3a      	ldr	r3, [pc, #232]	; (8004430 <FreqSweepMenuInputHandler+0x1c0>)
 8004346:	220d      	movs	r2, #13
 8004348:	625a      	str	r2, [r3, #36]	; 0x24
							break;
 800434a:	e04e      	b.n	80043ea <FreqSweepMenuInputHandler+0x17a>
							else if (ENCODER_TIMER->CNT > sweep_upper_bounds_longest_output_arr)
 800434c:	4b38      	ldr	r3, [pc, #224]	; (8004430 <FreqSweepMenuInputHandler+0x1c0>)
 800434e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004350:	ee07 3a90 	vmov	s15, r3
 8004354:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8004358:	4b36      	ldr	r3, [pc, #216]	; (8004434 <FreqSweepMenuInputHandler+0x1c4>)
 800435a:	edd3 7a00 	vldr	s15, [r3]
 800435e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004362:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004366:	dd09      	ble.n	800437c <FreqSweepMenuInputHandler+0x10c>
								ENCODER_TIMER->CNT = sweep_upper_bounds_longest_output_arr;
 8004368:	4b32      	ldr	r3, [pc, #200]	; (8004434 <FreqSweepMenuInputHandler+0x1c4>)
 800436a:	edd3 7a00 	vldr	s15, [r3]
 800436e:	4b30      	ldr	r3, [pc, #192]	; (8004430 <FreqSweepMenuInputHandler+0x1c0>)
 8004370:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004374:	ee17 2a90 	vmov	r2, s15
 8004378:	625a      	str	r2, [r3, #36]	; 0x24
							break;
 800437a:	e036      	b.n	80043ea <FreqSweepMenuInputHandler+0x17a>
								sweep_lower_bounds_shortest_output_arr = ENCODER_TIMER->CNT;
 800437c:	4b2c      	ldr	r3, [pc, #176]	; (8004430 <FreqSweepMenuInputHandler+0x1c0>)
 800437e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004380:	ee07 3a90 	vmov	s15, r3
 8004384:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004388:	4b2b      	ldr	r3, [pc, #172]	; (8004438 <FreqSweepMenuInputHandler+0x1c8>)
 800438a:	edc3 7a00 	vstr	s15, [r3]
							break;
 800438e:	e02c      	b.n	80043ea <FreqSweepMenuInputHandler+0x17a>
							if(ENCODER_TIMER->CNT >= MAX_OUTPUT_ARR)
 8004390:	4b27      	ldr	r3, [pc, #156]	; (8004430 <FreqSweepMenuInputHandler+0x1c0>)
 8004392:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004394:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8004398:	4293      	cmp	r3, r2
 800439a:	d904      	bls.n	80043a6 <FreqSweepMenuInputHandler+0x136>
								ENCODER_TIMER->CNT = MAX_OUTPUT_ARR;
 800439c:	4b24      	ldr	r3, [pc, #144]	; (8004430 <FreqSweepMenuInputHandler+0x1c0>)
 800439e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80043a2:	625a      	str	r2, [r3, #36]	; 0x24
							break;
 80043a4:	e020      	b.n	80043e8 <FreqSweepMenuInputHandler+0x178>
							else if (ENCODER_TIMER->CNT < sweep_lower_bounds_shortest_output_arr)
 80043a6:	4b22      	ldr	r3, [pc, #136]	; (8004430 <FreqSweepMenuInputHandler+0x1c0>)
 80043a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043aa:	ee07 3a90 	vmov	s15, r3
 80043ae:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80043b2:	4b21      	ldr	r3, [pc, #132]	; (8004438 <FreqSweepMenuInputHandler+0x1c8>)
 80043b4:	edd3 7a00 	vldr	s15, [r3]
 80043b8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80043bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80043c0:	d509      	bpl.n	80043d6 <FreqSweepMenuInputHandler+0x166>
								ENCODER_TIMER->CNT = sweep_lower_bounds_shortest_output_arr;
 80043c2:	4b1d      	ldr	r3, [pc, #116]	; (8004438 <FreqSweepMenuInputHandler+0x1c8>)
 80043c4:	edd3 7a00 	vldr	s15, [r3]
 80043c8:	4b19      	ldr	r3, [pc, #100]	; (8004430 <FreqSweepMenuInputHandler+0x1c0>)
 80043ca:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80043ce:	ee17 2a90 	vmov	r2, s15
 80043d2:	625a      	str	r2, [r3, #36]	; 0x24
							break;
 80043d4:	e008      	b.n	80043e8 <FreqSweepMenuInputHandler+0x178>
								sweep_upper_bounds_longest_output_arr = ENCODER_TIMER->CNT;
 80043d6:	4b16      	ldr	r3, [pc, #88]	; (8004430 <FreqSweepMenuInputHandler+0x1c0>)
 80043d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043da:	ee07 3a90 	vmov	s15, r3
 80043de:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80043e2:	4b14      	ldr	r3, [pc, #80]	; (8004434 <FreqSweepMenuInputHandler+0x1c4>)
 80043e4:	edc3 7a00 	vstr	s15, [r3]
							break;
 80043e8:	bf00      	nop
					break;
 80043ea:	bf00      	nop
			break;
 80043ec:	e008      	b.n	8004400 <FreqSweepMenuInputHandler+0x190>

		// set sweep speed button
		case evSweepSpeedBtn:
			_setEncoderControlMode(ENCODER_SWEEP_SPEED_FUNCTION);
 80043ee:	2000      	movs	r0, #0
 80043f0:	f000 f986 	bl	8004700 <_setEncoderControlMode>

			break;
 80043f4:	e004      	b.n	8004400 <FreqSweepMenuInputHandler+0x190>

		// set sweep limit button
		case evSweepLimitBtn:
			_setEncoderControlMode(ENCODER_SWEEP_LIMIT_FUNCTION);
 80043f6:	2001      	movs	r0, #1
 80043f8:	f000 f982 	bl	8004700 <_setEncoderControlMode>
					break;
			}
			*/
			// switch(active_sweep_mode)

			break;
 80043fc:	e000      	b.n	8004400 <FreqSweepMenuInputHandler+0x190>

		default:
			break;
 80043fe:	bf00      	nop
	}
	// switch(pEvent)


	// stay in this state
	eNewEvent = evIdle;
 8004400:	4b0e      	ldr	r3, [pc, #56]	; (800443c <FreqSweepMenuInputHandler+0x1cc>)
 8004402:	2200      	movs	r2, #0
 8004404:	701a      	strb	r2, [r3, #0]
	return Freq_Sweep_Menu_State;
 8004406:	230d      	movs	r3, #13
}
 8004408:	4618      	mov	r0, r3
 800440a:	3708      	adds	r7, #8
 800440c:	46bd      	mov	sp, r7
 800440e:	bd80      	pop	{r7, pc}
 8004410:	080133fc 	.word	0x080133fc
 8004414:	08013428 	.word	0x08013428
 8004418:	40000c00 	.word	0x40000c00
 800441c:	08013440 	.word	0x08013440
 8004420:	20001ecc 	.word	0x20001ecc
 8004424:	20001ecd 	.word	0x20001ecd
 8004428:	08013458 	.word	0x08013458
 800442c:	20001f20 	.word	0x20001f20
 8004430:	40012c00 	.word	0x40012c00
 8004434:	20000004 	.word	0x20000004
 8004438:	20000000 	.word	0x20000000
 800443c:	20001ecb 	.word	0x20001ecb

08004440 <FreqSweepMenuExitHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState FreqSweepMenuExitHandler()
{
 8004440:	b580      	push	{r7, lr}
 8004442:	af00      	add	r7, sp, #0
	#ifdef SWV_DEBUG_ENABLED
		printf("FreqSweepMenuExitHandler Event captured\n");
 8004444:	480c      	ldr	r0, [pc, #48]	; (8004478 <FreqSweepMenuExitHandler+0x38>)
 8004446:	f00b f9e5 	bl	800f814 <puts>
	#endif

	DM_RefreshScreen();
 800444a:	f7fd f853 	bl	80014f4 <DM_RefreshScreen>

	// disable sweep timer and interrupts
	SWEEP_TIMER->DIER 	&= ~(TIM_DIER_UIE);
 800444e:	4b0b      	ldr	r3, [pc, #44]	; (800447c <FreqSweepMenuExitHandler+0x3c>)
 8004450:	68db      	ldr	r3, [r3, #12]
 8004452:	4a0a      	ldr	r2, [pc, #40]	; (800447c <FreqSweepMenuExitHandler+0x3c>)
 8004454:	f023 0301 	bic.w	r3, r3, #1
 8004458:	60d3      	str	r3, [r2, #12]
	SWEEP_TIMER->CR1 	&= ~(TIM_CR1_CEN);
 800445a:	4b08      	ldr	r3, [pc, #32]	; (800447c <FreqSweepMenuExitHandler+0x3c>)
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	4a07      	ldr	r2, [pc, #28]	; (800447c <FreqSweepMenuExitHandler+0x3c>)
 8004460:	f023 0301 	bic.w	r3, r3, #1
 8004464:	6013      	str	r3, [r2, #0]



	// disable the menu
	eNextFreqMenuStatus = ENABLE_FREQ_MAIN_MENU;
 8004466:	4b06      	ldr	r3, [pc, #24]	; (8004480 <FreqSweepMenuExitHandler+0x40>)
 8004468:	2201      	movs	r2, #1
 800446a:	701a      	strb	r2, [r3, #0]

	// back to main freq menu
	eNewEvent = evIdle;
 800446c:	4b05      	ldr	r3, [pc, #20]	; (8004484 <FreqSweepMenuExitHandler+0x44>)
 800446e:	2200      	movs	r2, #0
 8004470:	701a      	strb	r2, [r3, #0]
	return Freq_Main_Menu_State;
 8004472:	230a      	movs	r3, #10
}
 8004474:	4618      	mov	r0, r3
 8004476:	bd80      	pop	{r7, pc}
 8004478:	08013470 	.word	0x08013470
 800447c:	40000c00 	.word	0x40000c00
 8004480:	20001ece 	.word	0x20001ece
 8004484:	20001ecb 	.word	0x20001ecb

08004488 <FreqMainMenuEntryHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState FreqMainMenuEntryHandler()
{
 8004488:	b580      	push	{r7, lr}
 800448a:	af00      	add	r7, sp, #0
	#ifdef SWV_DEBUG_ENABLED
		printf("FreqMainMenuEntryHandler Event captured\n");
 800448c:	4806      	ldr	r0, [pc, #24]	; (80044a8 <FreqMainMenuEntryHandler+0x20>)
 800448e:	f00b f9c1 	bl	800f814 <puts>
	#endif

	DM_RefreshScreen();
 8004492:	f7fd f82f 	bl	80014f4 <DM_RefreshScreen>

	eNextFreqMenuStatus = ENABLE_FREQ_MAIN_MENU;
 8004496:	4b05      	ldr	r3, [pc, #20]	; (80044ac <FreqMainMenuEntryHandler+0x24>)
 8004498:	2201      	movs	r2, #1
 800449a:	701a      	strb	r2, [r3, #0]

	// stay in this state
	eNewEvent = evIdle;
 800449c:	4b04      	ldr	r3, [pc, #16]	; (80044b0 <FreqMainMenuEntryHandler+0x28>)
 800449e:	2200      	movs	r2, #0
 80044a0:	701a      	strb	r2, [r3, #0]
	return Freq_Main_Menu_State;
 80044a2:	230a      	movs	r3, #10
}
 80044a4:	4618      	mov	r0, r3
 80044a6:	bd80      	pop	{r7, pc}
 80044a8:	08013498 	.word	0x08013498
 80044ac:	20001ece 	.word	0x20001ece
 80044b0:	20001ecb 	.word	0x20001ecb

080044b4 <FreqMainMenuExitHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState FreqMainMenuExitHandler()
{
 80044b4:	b580      	push	{r7, lr}
 80044b6:	af00      	add	r7, sp, #0
	#ifdef SWV_DEBUG_ENABLED
		printf("FreqMainMenuExitHandler Event captured\n");
 80044b8:	480a      	ldr	r0, [pc, #40]	; (80044e4 <FreqMainMenuExitHandler+0x30>)
 80044ba:	f00b f9ab 	bl	800f814 <puts>
	#endif


	// disable the menu
	eNextFreqMenuStatus = DISABLE_FREQ_MENU;
 80044be:	4b0a      	ldr	r3, [pc, #40]	; (80044e8 <FreqMainMenuExitHandler+0x34>)
 80044c0:	2200      	movs	r2, #0
 80044c2:	701a      	strb	r2, [r3, #0]

	// reset the encoder range

	ENCODER_TIMER->ARR = 1024;
 80044c4:	4b09      	ldr	r3, [pc, #36]	; (80044ec <FreqMainMenuExitHandler+0x38>)
 80044c6:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80044ca:	62da      	str	r2, [r3, #44]	; 0x2c

	DM_RefreshScreen();
 80044cc:	f7fd f812 	bl	80014f4 <DM_RefreshScreen>

	#ifdef SWV_DEBUG_ENABLED
		  printf("returning to Idle State\n");
 80044d0:	4807      	ldr	r0, [pc, #28]	; (80044f0 <FreqMainMenuExitHandler+0x3c>)
 80044d2:	f00b f99f 	bl	800f814 <puts>
	#endif

	eNewEvent = evIdle;
 80044d6:	4b07      	ldr	r3, [pc, #28]	; (80044f4 <FreqMainMenuExitHandler+0x40>)
 80044d8:	2200      	movs	r2, #0
 80044da:	701a      	strb	r2, [r3, #0]
	return Toplevel_Output_Menu_State;
 80044dc:	2301      	movs	r3, #1
}
 80044de:	4618      	mov	r0, r3
 80044e0:	bd80      	pop	{r7, pc}
 80044e2:	bf00      	nop
 80044e4:	080134e8 	.word	0x080134e8
 80044e8:	20001ece 	.word	0x20001ece
 80044ec:	40012c00 	.word	0x40012c00
 80044f0:	08013510 	.word	0x08013510
 80044f4:	20001ecb 	.word	0x20001ecb

080044f8 <FreqPresetMenuEntryHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState FreqPresetMenuEntryHandler()
{
 80044f8:	b580      	push	{r7, lr}
 80044fa:	b082      	sub	sp, #8
 80044fc:	af00      	add	r7, sp, #0
	#ifdef SWV_DEBUG_ENABLED
		printf("FreqPresetMenuEntryHandler Event captured\n");
 80044fe:	4813      	ldr	r0, [pc, #76]	; (800454c <FreqPresetMenuEntryHandler+0x54>)
 8004500:	f00b f988 	bl	800f814 <puts>
	#endif

	DM_RefreshScreen();
 8004504:	f7fc fff6 	bl	80014f4 <DM_RefreshScreen>
	FreqO_ResetLastEncoderValue();
 8004508:	f000 ff1e 	bl	8005348 <FreqO_ResetLastEncoderValue>

	eNextFreqMenuStatus = ENABLE_FREQ_PRESET_MENU;
 800450c:	4b10      	ldr	r3, [pc, #64]	; (8004550 <FreqPresetMenuEntryHandler+0x58>)
 800450e:	2202      	movs	r2, #2
 8004510:	701a      	strb	r2, [r3, #0]

	FreqProfile_t *pFreqPresetTmp =  FreqO_GetFPresetObject();
 8004512:	f001 f85f 	bl	80055d4 <FreqO_GetFPresetObject>
 8004516:	6078      	str	r0, [r7, #4]
	if(pFreqPresetTmp)
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	2b00      	cmp	r3, #0
 800451c:	d00a      	beq.n	8004534 <FreqPresetMenuEntryHandler+0x3c>
	{
		ENCODER_TIMER->CNT = pFreqPresetTmp->epos;
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	791a      	ldrb	r2, [r3, #4]
 8004522:	4b0c      	ldr	r3, [pc, #48]	; (8004554 <FreqPresetMenuEntryHandler+0x5c>)
 8004524:	625a      	str	r2, [r3, #36]	; 0x24
		ENCODER_TIMER->ARR = FreqO_GetFreqPresetEncoderRange();
 8004526:	f001 f887 	bl	8005638 <FreqO_GetFreqPresetEncoderRange>
 800452a:	4603      	mov	r3, r0
 800452c:	461a      	mov	r2, r3
 800452e:	4b09      	ldr	r3, [pc, #36]	; (8004554 <FreqPresetMenuEntryHandler+0x5c>)
 8004530:	62da      	str	r2, [r3, #44]	; 0x2c
 8004532:	e002      	b.n	800453a <FreqPresetMenuEntryHandler+0x42>
	}
	else
	{
		DM_SetErrorDebugMsg("_FreqPresetMenuEntryHandler: pFreqPresetTmp null pointer");
 8004534:	4808      	ldr	r0, [pc, #32]	; (8004558 <FreqPresetMenuEntryHandler+0x60>)
 8004536:	f7fd f823 	bl	8001580 <DM_SetErrorDebugMsg>
	}


	// stay in this state
	eNewEvent = evIdle;
 800453a:	4b08      	ldr	r3, [pc, #32]	; (800455c <FreqPresetMenuEntryHandler+0x64>)
 800453c:	2200      	movs	r2, #0
 800453e:	701a      	strb	r2, [r3, #0]
	return Freq_Preset_Menu_State;
 8004540:	230b      	movs	r3, #11
}
 8004542:	4618      	mov	r0, r3
 8004544:	3708      	adds	r7, #8
 8004546:	46bd      	mov	sp, r7
 8004548:	bd80      	pop	{r7, pc}
 800454a:	bf00      	nop
 800454c:	08013528 	.word	0x08013528
 8004550:	20001ece 	.word	0x20001ece
 8004554:	40012c00 	.word	0x40012c00
 8004558:	08013554 	.word	0x08013554
 800455c:	20001ecb 	.word	0x20001ecb

08004560 <FreqPresetMenuInputHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState FreqPresetMenuInputHandler()
{
 8004560:	b580      	push	{r7, lr}
 8004562:	af00      	add	r7, sp, #0
	#ifdef SWV_DEBUG_ENABLED
		printf("FreqPresetMenuInputHandler Event captured\n");
 8004564:	4807      	ldr	r0, [pc, #28]	; (8004584 <FreqPresetMenuInputHandler+0x24>)
 8004566:	f00b f955 	bl	800f814 <puts>
	#endif

	FreqO_MapEncoderPositionToBothOutput(SM_GetEncoderValue(ENCODER_REVERSE));
 800456a:	2001      	movs	r0, #1
 800456c:	f001 fd76 	bl	800605c <SM_GetEncoderValue>
 8004570:	4603      	mov	r3, r0
 8004572:	4618      	mov	r0, r3
 8004574:	f000 ff22 	bl	80053bc <FreqO_MapEncoderPositionToBothOutput>

	// stay in this state
	eNewEvent = evIdle;
 8004578:	4b03      	ldr	r3, [pc, #12]	; (8004588 <FreqPresetMenuInputHandler+0x28>)
 800457a:	2200      	movs	r2, #0
 800457c:	701a      	strb	r2, [r3, #0]
	return Freq_Preset_Menu_State;
 800457e:	230b      	movs	r3, #11
}
 8004580:	4618      	mov	r0, r3
 8004582:	bd80      	pop	{r7, pc}
 8004584:	08013590 	.word	0x08013590
 8004588:	20001ecb 	.word	0x20001ecb

0800458c <FreqPresetMenuExitHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState FreqPresetMenuExitHandler()
{
 800458c:	b580      	push	{r7, lr}
 800458e:	af00      	add	r7, sp, #0
	#ifdef SWV_DEBUG_ENABLED
		printf("FreqPresetMenuExitHandler Event captured\n");
 8004590:	4806      	ldr	r0, [pc, #24]	; (80045ac <FreqPresetMenuExitHandler+0x20>)
 8004592:	f00b f93f 	bl	800f814 <puts>
	#endif

	DM_RefreshScreen();
 8004596:	f7fc ffad 	bl	80014f4 <DM_RefreshScreen>

	// disable the menu
	eNextFreqMenuStatus = ENABLE_FREQ_MAIN_MENU;
 800459a:	4b05      	ldr	r3, [pc, #20]	; (80045b0 <FreqPresetMenuExitHandler+0x24>)
 800459c:	2201      	movs	r2, #1
 800459e:	701a      	strb	r2, [r3, #0]

	// back to main freq menu
	eNewEvent = evIdle;
 80045a0:	4b04      	ldr	r3, [pc, #16]	; (80045b4 <FreqPresetMenuExitHandler+0x28>)
 80045a2:	2200      	movs	r2, #0
 80045a4:	701a      	strb	r2, [r3, #0]
	return Freq_Main_Menu_State;
 80045a6:	230a      	movs	r3, #10
}
 80045a8:	4618      	mov	r0, r3
 80045aa:	bd80      	pop	{r7, pc}
 80045ac:	080135bc 	.word	0x080135bc
 80045b0:	20001ece 	.word	0x20001ece
 80045b4:	20001ecb 	.word	0x20001ecb

080045b8 <FreqAdjustMenuEntryHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState FreqAdjustMenuEntryHandler()
{
 80045b8:	b580      	push	{r7, lr}
 80045ba:	af00      	add	r7, sp, #0
	#ifdef SWV_DEBUG_ENABLED
		printf("FreqAdjustMenuEntryHandler Event captured\n");
 80045bc:	480a      	ldr	r0, [pc, #40]	; (80045e8 <FreqAdjustMenuEntryHandler+0x30>)
 80045be:	f00b f929 	bl	800f814 <puts>
	#endif

	DM_RefreshScreen();
 80045c2:	f7fc ff97 	bl	80014f4 <DM_RefreshScreen>

	eNextFreqMenuStatus = ENABLE_FREQ_ADJUST_MENU;
 80045c6:	4b09      	ldr	r3, [pc, #36]	; (80045ec <FreqAdjustMenuEntryHandler+0x34>)
 80045c8:	2203      	movs	r2, #3
 80045ca:	701a      	strb	r2, [r3, #0]

	// set the rotary encoder limits to 0-? for this menu
	ENCODER_TIMER->CNT = OUTPUT_TIMER->ARR;
 80045cc:	4b08      	ldr	r3, [pc, #32]	; (80045f0 <FreqAdjustMenuEntryHandler+0x38>)
 80045ce:	4a09      	ldr	r2, [pc, #36]	; (80045f4 <FreqAdjustMenuEntryHandler+0x3c>)
 80045d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80045d2:	6253      	str	r3, [r2, #36]	; 0x24
	ENCODER_TIMER->ARR = 65535;
 80045d4:	4b07      	ldr	r3, [pc, #28]	; (80045f4 <FreqAdjustMenuEntryHandler+0x3c>)
 80045d6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80045da:	62da      	str	r2, [r3, #44]	; 0x2c

	// stay in this state
	eNewEvent = evIdle;
 80045dc:	4b06      	ldr	r3, [pc, #24]	; (80045f8 <FreqAdjustMenuEntryHandler+0x40>)
 80045de:	2200      	movs	r2, #0
 80045e0:	701a      	strb	r2, [r3, #0]
	return Freq_Adjust_Menu_State;
 80045e2:	230c      	movs	r3, #12
}
 80045e4:	4618      	mov	r0, r3
 80045e6:	bd80      	pop	{r7, pc}
 80045e8:	080135e8 	.word	0x080135e8
 80045ec:	20001ece 	.word	0x20001ece
 80045f0:	40013400 	.word	0x40013400
 80045f4:	40012c00 	.word	0x40012c00
 80045f8:	20001ecb 	.word	0x20001ecb

080045fc <FreqAdjustMenuInputHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState FreqAdjustMenuInputHandler()
{
 80045fc:	b580      	push	{r7, lr}
 80045fe:	af00      	add	r7, sp, #0
	#ifdef SWV_DEBUG_ENABLED
		printf("FreqAdjustMenuInputHandler Event captured\n");
 8004600:	4805      	ldr	r0, [pc, #20]	; (8004618 <FreqAdjustMenuInputHandler+0x1c>)
 8004602:	f00b f907 	bl	800f814 <puts>
	#endif

	FreqO_AdjustFreq();
 8004606:	f000 feab 	bl	8005360 <FreqO_AdjustFreq>

	// stay in this state
	eNewEvent = evIdle;
 800460a:	4b04      	ldr	r3, [pc, #16]	; (800461c <FreqAdjustMenuInputHandler+0x20>)
 800460c:	2200      	movs	r2, #0
 800460e:	701a      	strb	r2, [r3, #0]
	return Freq_Adjust_Menu_State;
 8004610:	230c      	movs	r3, #12
}
 8004612:	4618      	mov	r0, r3
 8004614:	bd80      	pop	{r7, pc}
 8004616:	bf00      	nop
 8004618:	080133fc 	.word	0x080133fc
 800461c:	20001ecb 	.word	0x20001ecb

08004620 <FreqAdjustMenuExitHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState FreqAdjustMenuExitHandler()
{
 8004620:	b580      	push	{r7, lr}
 8004622:	af00      	add	r7, sp, #0
	#ifdef SWV_DEBUG_ENABLED
		printf("FreqAdjustMenuExitHandler Event captured\n");
 8004624:	4806      	ldr	r0, [pc, #24]	; (8004640 <FreqAdjustMenuExitHandler+0x20>)
 8004626:	f00b f8f5 	bl	800f814 <puts>
	#endif

	DM_RefreshScreen();
 800462a:	f7fc ff63 	bl	80014f4 <DM_RefreshScreen>

	// disable the menu
	eNextFreqMenuStatus = ENABLE_FREQ_MAIN_MENU;
 800462e:	4b05      	ldr	r3, [pc, #20]	; (8004644 <FreqAdjustMenuExitHandler+0x24>)
 8004630:	2201      	movs	r2, #1
 8004632:	701a      	strb	r2, [r3, #0]

	// back to main freq menu
	eNewEvent = evIdle;
 8004634:	4b04      	ldr	r3, [pc, #16]	; (8004648 <FreqAdjustMenuExitHandler+0x28>)
 8004636:	2200      	movs	r2, #0
 8004638:	701a      	strb	r2, [r3, #0]
	return Freq_Main_Menu_State;
 800463a:	230a      	movs	r3, #10
}
 800463c:	4618      	mov	r0, r3
 800463e:	bd80      	pop	{r7, pc}
 8004640:	08013614 	.word	0x08013614
 8004644:	20001ece 	.word	0x20001ece
 8004648:	20001ecb 	.word	0x20001ecb

0800464c <_setSweepModeDown>:
 *	@param None
 *	@retval None
 *
 */
void _setSweepModeDown()
{
 800464c:	b480      	push	{r7}
 800464e:	af00      	add	r7, sp, #0
	// "Center-aligned" mode sets direction register to readonly,
	// so disable "Center-aligned" mode first
	SWEEP_TIMER->CR1 &= ~((TIM_CR1_CMS_0) | (TIM_CR1_CMS_1));
 8004650:	4b10      	ldr	r3, [pc, #64]	; (8004694 <_setSweepModeDown+0x48>)
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	4a0f      	ldr	r2, [pc, #60]	; (8004694 <_setSweepModeDown+0x48>)
 8004656:	f023 0360 	bic.w	r3, r3, #96	; 0x60
 800465a:	6013      	str	r3, [r2, #0]

	// 0: Counter used as upcounter
	SWEEP_TIMER->CR1 |= (TIM_CR1_DIR);
 800465c:	4b0d      	ldr	r3, [pc, #52]	; (8004694 <_setSweepModeDown+0x48>)
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	4a0c      	ldr	r2, [pc, #48]	; (8004694 <_setSweepModeDown+0x48>)
 8004662:	f043 0310 	orr.w	r3, r3, #16
 8004666:	6013      	str	r3, [r2, #0]

	sweep_lower_bounds_shortest_output_arr  = OUTPUT_TIMER->ARR;
 8004668:	4b0b      	ldr	r3, [pc, #44]	; (8004698 <_setSweepModeDown+0x4c>)
 800466a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800466c:	ee07 3a90 	vmov	s15, r3
 8004670:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004674:	4b09      	ldr	r3, [pc, #36]	; (800469c <_setSweepModeDown+0x50>)
 8004676:	edc3 7a00 	vstr	s15, [r3]
	sweep_upper_bounds_longest_output_arr  = MAX_OUTPUT_ARR;
 800467a:	4b09      	ldr	r3, [pc, #36]	; (80046a0 <_setSweepModeDown+0x54>)
 800467c:	4a09      	ldr	r2, [pc, #36]	; (80046a4 <_setSweepModeDown+0x58>)
 800467e:	601a      	str	r2, [r3, #0]
	ENCODER_TIMER->CNT = MAX_OUTPUT_ARR;
 8004680:	4b09      	ldr	r3, [pc, #36]	; (80046a8 <_setSweepModeDown+0x5c>)
 8004682:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8004686:	625a      	str	r2, [r3, #36]	; 0x24

}
 8004688:	bf00      	nop
 800468a:	46bd      	mov	sp, r7
 800468c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004690:	4770      	bx	lr
 8004692:	bf00      	nop
 8004694:	40000c00 	.word	0x40000c00
 8004698:	40013400 	.word	0x40013400
 800469c:	20000000 	.word	0x20000000
 80046a0:	20000004 	.word	0x20000004
 80046a4:	477fff00 	.word	0x477fff00
 80046a8:	40012c00 	.word	0x40012c00

080046ac <_setSweepModeUp>:
 *	@param None
 *	@retval None
 *
 */
void _setSweepModeUp()
{
 80046ac:	b480      	push	{r7}
 80046ae:	af00      	add	r7, sp, #0

	// "Center-aligned" mode sets direction register to readonly,
	// so disable "Center-aligned" mode first
	SWEEP_TIMER->CR1 &= ~((TIM_CR1_CMS_0) | (TIM_CR1_CMS_1));
 80046b0:	4b0e      	ldr	r3, [pc, #56]	; (80046ec <_setSweepModeUp+0x40>)
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	4a0d      	ldr	r2, [pc, #52]	; (80046ec <_setSweepModeUp+0x40>)
 80046b6:	f023 0360 	bic.w	r3, r3, #96	; 0x60
 80046ba:	6013      	str	r3, [r2, #0]

	// 1: Counter used as downcounter
	SWEEP_TIMER->CR1 &= ~(TIM_CR1_DIR);
 80046bc:	4b0b      	ldr	r3, [pc, #44]	; (80046ec <_setSweepModeUp+0x40>)
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	4a0a      	ldr	r2, [pc, #40]	; (80046ec <_setSweepModeUp+0x40>)
 80046c2:	f023 0310 	bic.w	r3, r3, #16
 80046c6:	6013      	str	r3, [r2, #0]

	sweep_upper_bounds_longest_output_arr  = OUTPUT_TIMER->ARR;
 80046c8:	4b09      	ldr	r3, [pc, #36]	; (80046f0 <_setSweepModeUp+0x44>)
 80046ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80046cc:	ee07 3a90 	vmov	s15, r3
 80046d0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80046d4:	4b07      	ldr	r3, [pc, #28]	; (80046f4 <_setSweepModeUp+0x48>)
 80046d6:	edc3 7a00 	vstr	s15, [r3]
	sweep_lower_bounds_shortest_output_arr  = MIN_OUTPUT_ARR;
 80046da:	4b07      	ldr	r3, [pc, #28]	; (80046f8 <_setSweepModeUp+0x4c>)
 80046dc:	4a07      	ldr	r2, [pc, #28]	; (80046fc <_setSweepModeUp+0x50>)
 80046de:	601a      	str	r2, [r3, #0]


}
 80046e0:	bf00      	nop
 80046e2:	46bd      	mov	sp, r7
 80046e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046e8:	4770      	bx	lr
 80046ea:	bf00      	nop
 80046ec:	40000c00 	.word	0x40000c00
 80046f0:	40013400 	.word	0x40013400
 80046f4:	20000004 	.word	0x20000004
 80046f8:	20000000 	.word	0x20000000
 80046fc:	41500000 	.word	0x41500000

08004700 <_setEncoderControlMode>:

void _setEncoderControlMode(eEncoderSweepFunctions pFunction)
{
 8004700:	b480      	push	{r7}
 8004702:	b083      	sub	sp, #12
 8004704:	af00      	add	r7, sp, #0
 8004706:	4603      	mov	r3, r0
 8004708:	71fb      	strb	r3, [r7, #7]
	if(pFunction)
 800470a:	79fb      	ldrb	r3, [r7, #7]
 800470c:	2b00      	cmp	r3, #0
 800470e:	d038      	beq.n	8004782 <_setEncoderControlMode+0x82>
	{
		//	ENCODER_SWEEP_LIMIT_FUNCTION
		theCurrentEncoderSweepFunction = pFunction;
 8004710:	4a24      	ldr	r2, [pc, #144]	; (80047a4 <_setEncoderControlMode+0xa4>)
 8004712:	79fb      	ldrb	r3, [r7, #7]
 8004714:	7013      	strb	r3, [r2, #0]
		ENCODER_TIMER->CNT = MIN_OUTPUT_ARR;
 8004716:	4b24      	ldr	r3, [pc, #144]	; (80047a8 <_setEncoderControlMode+0xa8>)
 8004718:	220d      	movs	r2, #13
 800471a:	625a      	str	r2, [r3, #36]	; 0x24
		ENCODER_TIMER->ARR = MAX_OUTPUT_ARR;
 800471c:	4b22      	ldr	r3, [pc, #136]	; (80047a8 <_setEncoderControlMode+0xa8>)
 800471e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8004722:	62da      	str	r2, [r3, #44]	; 0x2c

		switch(active_sweep_mode)
 8004724:	4b21      	ldr	r3, [pc, #132]	; (80047ac <_setEncoderControlMode+0xac>)
 8004726:	781b      	ldrb	r3, [r3, #0]
 8004728:	2b00      	cmp	r3, #0
 800472a:	d002      	beq.n	8004732 <_setEncoderControlMode+0x32>
 800472c:	2b01      	cmp	r3, #1
 800472e:	d014      	beq.n	800475a <_setEncoderControlMode+0x5a>
					// if encoder position is below the lower bounds set it above it
					if(ENCODER_TIMER->CNT < sweep_lower_bounds_shortest_output_arr)
						ENCODER_TIMER->CNT = OUTPUT_TIMER->ARR;
				break;
			default:
				break;
 8004730:	e031      	b.n	8004796 <_setEncoderControlMode+0x96>
					if(ENCODER_TIMER->CNT > sweep_upper_bounds_longest_output_arr)
 8004732:	4b1d      	ldr	r3, [pc, #116]	; (80047a8 <_setEncoderControlMode+0xa8>)
 8004734:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004736:	ee07 3a90 	vmov	s15, r3
 800473a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800473e:	4b1c      	ldr	r3, [pc, #112]	; (80047b0 <_setEncoderControlMode+0xb0>)
 8004740:	edd3 7a00 	vldr	s15, [r3]
 8004744:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004748:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800474c:	dc00      	bgt.n	8004750 <_setEncoderControlMode+0x50>
				break;
 800474e:	e022      	b.n	8004796 <_setEncoderControlMode+0x96>
						 ENCODER_TIMER->CNT = OUTPUT_TIMER->ARR;
 8004750:	4b18      	ldr	r3, [pc, #96]	; (80047b4 <_setEncoderControlMode+0xb4>)
 8004752:	4a15      	ldr	r2, [pc, #84]	; (80047a8 <_setEncoderControlMode+0xa8>)
 8004754:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004756:	6253      	str	r3, [r2, #36]	; 0x24
				break;
 8004758:	e01d      	b.n	8004796 <_setEncoderControlMode+0x96>
					if(ENCODER_TIMER->CNT < sweep_lower_bounds_shortest_output_arr)
 800475a:	4b13      	ldr	r3, [pc, #76]	; (80047a8 <_setEncoderControlMode+0xa8>)
 800475c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800475e:	ee07 3a90 	vmov	s15, r3
 8004762:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8004766:	4b14      	ldr	r3, [pc, #80]	; (80047b8 <_setEncoderControlMode+0xb8>)
 8004768:	edd3 7a00 	vldr	s15, [r3]
 800476c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004770:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004774:	d400      	bmi.n	8004778 <_setEncoderControlMode+0x78>
				break;
 8004776:	e00e      	b.n	8004796 <_setEncoderControlMode+0x96>
						ENCODER_TIMER->CNT = OUTPUT_TIMER->ARR;
 8004778:	4b0e      	ldr	r3, [pc, #56]	; (80047b4 <_setEncoderControlMode+0xb4>)
 800477a:	4a0b      	ldr	r2, [pc, #44]	; (80047a8 <_setEncoderControlMode+0xa8>)
 800477c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800477e:	6253      	str	r3, [r2, #36]	; 0x24
				break;
 8004780:	e009      	b.n	8004796 <_setEncoderControlMode+0x96>
		// switch(active_sweep_mode)
	}
	else
	{
		// ENCODER_SWEEP_SPEED_FUNCTION
		theCurrentEncoderSweepFunction = pFunction;
 8004782:	4a08      	ldr	r2, [pc, #32]	; (80047a4 <_setEncoderControlMode+0xa4>)
 8004784:	79fb      	ldrb	r3, [r7, #7]
 8004786:	7013      	strb	r3, [r2, #0]
		// encoder start value
		ENCODER_TIMER->CNT = 1;
 8004788:	4b07      	ldr	r3, [pc, #28]	; (80047a8 <_setEncoderControlMode+0xa8>)
 800478a:	2201      	movs	r2, #1
 800478c:	625a      	str	r2, [r3, #36]	; 0x24
		// encoder limit for default (set speed)
		ENCODER_TIMER->ARR = 1600;
 800478e:	4b06      	ldr	r3, [pc, #24]	; (80047a8 <_setEncoderControlMode+0xa8>)
 8004790:	f44f 62c8 	mov.w	r2, #1600	; 0x640
 8004794:	62da      	str	r2, [r3, #44]	; 0x2c
	}



}
 8004796:	bf00      	nop
 8004798:	370c      	adds	r7, #12
 800479a:	46bd      	mov	sp, r7
 800479c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047a0:	4770      	bx	lr
 80047a2:	bf00      	nop
 80047a4:	20001ecd 	.word	0x20001ecd
 80047a8:	40012c00 	.word	0x40012c00
 80047ac:	20001ecc 	.word	0x20001ecc
 80047b0:	20000004 	.word	0x20000004
 80047b4:	40013400 	.word	0x40013400
 80047b8:	20000000 	.word	0x20000000
 80047bc:	00000000 	.word	0x00000000

080047c0 <_setSweepTimerAutoReloadForEncoderControl>:


void _setSweepTimerAutoReloadForEncoderControl(eEncoderSweepFunctions pFunction)
{
 80047c0:	b590      	push	{r4, r7, lr}
 80047c2:	b085      	sub	sp, #20
 80047c4:	af00      	add	r7, sp, #0
 80047c6:	4603      	mov	r3, r0
 80047c8:	71fb      	strb	r3, [r7, #7]
	uint32_t next_sweep_tim_arr;

	if(pFunction)
 80047ca:	79fb      	ldrb	r3, [r7, #7]
 80047cc:	2b00      	cmp	r3, #0
 80047ce:	d122      	bne.n	8004816 <_setSweepTimerAutoReloadForEncoderControl+0x56>

	}
	else
	{
		// get logarithmic curve to speed up turns at low end
		next_sweep_tim_arr = MIN_SWEEP_ARR + (pow(ENCODER_TIMER->CNT, 3));
 80047d0:	4b17      	ldr	r3, [pc, #92]	; (8004830 <_setSweepTimerAutoReloadForEncoderControl+0x70>)
 80047d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047d4:	4618      	mov	r0, r3
 80047d6:	f7fb febd 	bl	8000554 <__aeabi_ui2d>
 80047da:	4603      	mov	r3, r0
 80047dc:	460c      	mov	r4, r1
 80047de:	ed9f 1b10 	vldr	d1, [pc, #64]	; 8004820 <_setSweepTimerAutoReloadForEncoderControl+0x60>
 80047e2:	ec44 3b10 	vmov	d0, r3, r4
 80047e6:	f00c ffef 	bl	80117c8 <pow>
 80047ea:	ec51 0b10 	vmov	r0, r1, d0
 80047ee:	a30e      	add	r3, pc, #56	; (adr r3, 8004828 <_setSweepTimerAutoReloadForEncoderControl+0x68>)
 80047f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80047f4:	f7fb fd72 	bl	80002dc <__adddf3>
 80047f8:	4603      	mov	r3, r0
 80047fa:	460c      	mov	r4, r1
 80047fc:	4618      	mov	r0, r3
 80047fe:	4621      	mov	r1, r4
 8004800:	f7fc f9fa 	bl	8000bf8 <__aeabi_d2uiz>
 8004804:	4603      	mov	r3, r0
 8004806:	60fb      	str	r3, [r7, #12]

		if(next_sweep_tim_arr < 0xFFFFFFFF)
 8004808:	68fb      	ldr	r3, [r7, #12]
 800480a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800480e:	d002      	beq.n	8004816 <_setSweepTimerAutoReloadForEncoderControl+0x56>
		{
			SWEEP_TIMER->ARR = next_sweep_tim_arr;
 8004810:	4a08      	ldr	r2, [pc, #32]	; (8004834 <_setSweepTimerAutoReloadForEncoderControl+0x74>)
 8004812:	68fb      	ldr	r3, [r7, #12]
 8004814:	62d3      	str	r3, [r2, #44]	; 0x2c

		}
	}
}
 8004816:	bf00      	nop
 8004818:	3714      	adds	r7, #20
 800481a:	46bd      	mov	sp, r7
 800481c:	bd90      	pop	{r4, r7, pc}
 800481e:	bf00      	nop
 8004820:	00000000 	.word	0x00000000
 8004824:	40080000 	.word	0x40080000
 8004828:	00000000 	.word	0x00000000
 800482c:	40d06800 	.word	0x40d06800
 8004830:	40012c00 	.word	0x40012c00
 8004834:	40000c00 	.word	0x40000c00

08004838 <_getCalculatedSweepFrequencyInHertz>:

float _getCalculatedSweepFrequencyInHertz()
{
 8004838:	b480      	push	{r7}
 800483a:	af00      	add	r7, sp, #0
	if(SWEEP_TIMER->PSC == 0)
 800483c:	4b13      	ldr	r3, [pc, #76]	; (800488c <_getCalculatedSweepFrequencyInHertz+0x54>)
 800483e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004840:	2b00      	cmp	r3, #0
 8004842:	d10a      	bne.n	800485a <_getCalculatedSweepFrequencyInHertz+0x22>
	{
		return (float)SM_MCLK / ((float)1 * (float)SWEEP_TIMER->ARR);
 8004844:	4b11      	ldr	r3, [pc, #68]	; (800488c <_getCalculatedSweepFrequencyInHertz+0x54>)
 8004846:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004848:	ee07 3a90 	vmov	s15, r3
 800484c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8004850:	eddf 6a0f 	vldr	s13, [pc, #60]	; 8004890 <_getCalculatedSweepFrequencyInHertz+0x58>
 8004854:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004858:	e011      	b.n	800487e <_getCalculatedSweepFrequencyInHertz+0x46>
	}
	else
	{
		return (float)SM_MCLK / ((float)SWEEP_TIMER->PSC * (float)SWEEP_TIMER->ARR);
 800485a:	4b0c      	ldr	r3, [pc, #48]	; (800488c <_getCalculatedSweepFrequencyInHertz+0x54>)
 800485c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800485e:	ee07 3a90 	vmov	s15, r3
 8004862:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8004866:	4b09      	ldr	r3, [pc, #36]	; (800488c <_getCalculatedSweepFrequencyInHertz+0x54>)
 8004868:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800486a:	ee07 3a90 	vmov	s15, r3
 800486e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004872:	ee27 7a27 	vmul.f32	s14, s14, s15
 8004876:	eddf 6a06 	vldr	s13, [pc, #24]	; 8004890 <_getCalculatedSweepFrequencyInHertz+0x58>
 800487a:	eec6 7a87 	vdiv.f32	s15, s13, s14
	}

}
 800487e:	eeb0 0a67 	vmov.f32	s0, s15
 8004882:	46bd      	mov	sp, r7
 8004884:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004888:	4770      	bx	lr
 800488a:	bf00      	nop
 800488c:	40000c00 	.word	0x40000c00
 8004890:	4d2037a0 	.word	0x4d2037a0

08004894 <FreqMenu_getStatus>:
 *	@param None
 *	@retval None
 *
 */
eFreqMenu_Status FreqMenu_getStatus()
{
 8004894:	b480      	push	{r7}
 8004896:	af00      	add	r7, sp, #0
	return eNextFreqMenuStatus;
 8004898:	4b03      	ldr	r3, [pc, #12]	; (80048a8 <FreqMenu_getStatus+0x14>)
 800489a:	781b      	ldrb	r3, [r3, #0]
}
 800489c:	4618      	mov	r0, r3
 800489e:	46bd      	mov	sp, r7
 80048a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048a4:	4770      	bx	lr
 80048a6:	bf00      	nop
 80048a8:	20001ece 	.word	0x20001ece

080048ac <FuncMenu_getStatus>:
eFuncMenu_Status eNextFuncMenuStatus = 	DISABLE_FUNC_MENU;



eFuncMenu_Status FuncMenu_getStatus()
{
 80048ac:	b480      	push	{r7}
 80048ae:	af00      	add	r7, sp, #0
	return eNextFuncMenuStatus;
 80048b0:	4b03      	ldr	r3, [pc, #12]	; (80048c0 <FuncMenu_getStatus+0x14>)
 80048b2:	781b      	ldrb	r3, [r3, #0]
}
 80048b4:	4618      	mov	r0, r3
 80048b6:	46bd      	mov	sp, r7
 80048b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048bc:	4770      	bx	lr
 80048be:	bf00      	nop
 80048c0:	20001ecf 	.word	0x20001ecf

080048c4 <FuncMainMenuEntryHandler>:
 *	@param None
 *	@retval eSystemState enum for next system state
 *
 */
eSystemState FuncMainMenuEntryHandler(void)
{
 80048c4:	b580      	push	{r7, lr}
 80048c6:	af00      	add	r7, sp, #0
	#ifdef SWV_DEBUG_ENABLED
		printf("FuncMainMenuEntryHandler Event captured\n");
 80048c8:	4806      	ldr	r0, [pc, #24]	; (80048e4 <FuncMainMenuEntryHandler+0x20>)
 80048ca:	f00a ffa3 	bl	800f814 <puts>
	#endif

	DM_RefreshScreen();
 80048ce:	f7fc fe11 	bl	80014f4 <DM_RefreshScreen>



	eNextFuncMenuStatus = 	ENABLE_FUNC_MAIN_MENU;
 80048d2:	4b05      	ldr	r3, [pc, #20]	; (80048e8 <FuncMainMenuEntryHandler+0x24>)
 80048d4:	2201      	movs	r2, #1
 80048d6:	701a      	strb	r2, [r3, #0]
	else
	{
		DM_SetErrorDebugMsg("_FuncMenuEntryHandler: func_profileTmp null pointer");
	}
*/
	eNewEvent = evIdle;
 80048d8:	4b04      	ldr	r3, [pc, #16]	; (80048ec <FuncMainMenuEntryHandler+0x28>)
 80048da:	2200      	movs	r2, #0
 80048dc:	701a      	strb	r2, [r3, #0]
	return Func_Main_Menu_State;
 80048de:	2303      	movs	r3, #3
}
 80048e0:	4618      	mov	r0, r3
 80048e2:	bd80      	pop	{r7, pc}
 80048e4:	08013640 	.word	0x08013640
 80048e8:	20001ecf 	.word	0x20001ecf
 80048ec:	20001ecb 	.word	0x20001ecb

080048f0 <FuncMainMenuExitHandler>:
 *	@param None
 *	@retval eSystemState enum for next system state
 *
 */
eSystemState FuncMainMenuExitHandler()
{
 80048f0:	b580      	push	{r7, lr}
 80048f2:	af00      	add	r7, sp, #0
	#ifdef SWV_DEBUG_ENABLED
		printf("FuncMainMenuExitHandler Event captured\n");
 80048f4:	4809      	ldr	r0, [pc, #36]	; (800491c <FuncMainMenuExitHandler+0x2c>)
 80048f6:	f00a ff8d 	bl	800f814 <puts>
	#endif

	// disable the menu

	eNextFuncMenuStatus = 	DISABLE_FUNC_MENU;
 80048fa:	4b09      	ldr	r3, [pc, #36]	; (8004920 <FuncMainMenuExitHandler+0x30>)
 80048fc:	2200      	movs	r2, #0
 80048fe:	701a      	strb	r2, [r3, #0]

	// reset the encoder range
	ToplevelMenu_setStatus(ENABLE_TOPLEVEL_OUTPUT_MENU);
 8004900:	2002      	movs	r0, #2
 8004902:	f000 fa47 	bl	8004d94 <ToplevelMenu_setStatus>
//	ENCODER_TIMER->ARR = 1024;

	DM_RefreshScreen();
 8004906:	f7fc fdf5 	bl	80014f4 <DM_RefreshScreen>

	#ifdef SWV_DEBUG_ENABLED
		  printf("returning to Idle State\n");
 800490a:	4806      	ldr	r0, [pc, #24]	; (8004924 <FuncMainMenuExitHandler+0x34>)
 800490c:	f00a ff82 	bl	800f814 <puts>
	#endif

	eNewEvent = evIdle;
 8004910:	4b05      	ldr	r3, [pc, #20]	; (8004928 <FuncMainMenuExitHandler+0x38>)
 8004912:	2200      	movs	r2, #0
 8004914:	701a      	strb	r2, [r3, #0]
	return Toplevel_Output_Menu_State;
 8004916:	2301      	movs	r3, #1
}
 8004918:	4618      	mov	r0, r3
 800491a:	bd80      	pop	{r7, pc}
 800491c:	08013690 	.word	0x08013690
 8004920:	20001ecf 	.word	0x20001ecf
 8004924:	080136b8 	.word	0x080136b8
 8004928:	20001ecb 	.word	0x20001ecb

0800492c <FuncSignalMenuEntryHandler>:
 *	@param None
 *	@retval eSystemState enum for next system state
 *
 */
eSystemState FuncSignalMenuEntryHandler(void)
{
 800492c:	b580      	push	{r7, lr}
 800492e:	b082      	sub	sp, #8
 8004930:	af00      	add	r7, sp, #0
	#ifdef SWV_DEBUG_ENABLED
		printf("FuncSignalMenuEntryHandler Event captured\n");
 8004932:	4815      	ldr	r0, [pc, #84]	; (8004988 <FuncSignalMenuEntryHandler+0x5c>)
 8004934:	f00a ff6e 	bl	800f814 <puts>
	#endif

	DM_RefreshScreen();
 8004938:	f7fc fddc 	bl	80014f4 <DM_RefreshScreen>
	FuncO_ResetLastEncoderValue();
 800493c:	f000 fe88 	bl	8005650 <FuncO_ResetLastEncoderValue>

	eNextFuncMenuStatus = 	ENABLE_FUNC_SIGNAL_MENU;
 8004940:	4b12      	ldr	r3, [pc, #72]	; (800498c <FuncSignalMenuEntryHandler+0x60>)
 8004942:	2202      	movs	r2, #2
 8004944:	701a      	strb	r2, [r3, #0]

	//FunctionProfile_t *func_profileTmp =  FuncO_GetSignalFPresetObject();
	FunctionProfile_t *func_profileTmp = SM_GetOutputChannel(SIGNAL_CHANNEL)->func_profile;
 8004946:	2000      	movs	r0, #0
 8004948:	f001 f9fc 	bl	8005d44 <SM_GetOutputChannel>
 800494c:	4603      	mov	r3, r0
 800494e:	f8d3 31e8 	ldr.w	r3, [r3, #488]	; 0x1e8
 8004952:	607b      	str	r3, [r7, #4]
	if(func_profileTmp)
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	2b00      	cmp	r3, #0
 8004958:	d00a      	beq.n	8004970 <FuncSignalMenuEntryHandler+0x44>
	{
		ENCODER_TIMER->CNT = func_profileTmp->epos;
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	785a      	ldrb	r2, [r3, #1]
 800495e:	4b0c      	ldr	r3, [pc, #48]	; (8004990 <FuncSignalMenuEntryHandler+0x64>)
 8004960:	625a      	str	r2, [r3, #36]	; 0x24
		ENCODER_TIMER->ARR = FuncO_GetFuncPresetEncoderRange();
 8004962:	f000 ffed 	bl	8005940 <FuncO_GetFuncPresetEncoderRange>
 8004966:	4603      	mov	r3, r0
 8004968:	461a      	mov	r2, r3
 800496a:	4b09      	ldr	r3, [pc, #36]	; (8004990 <FuncSignalMenuEntryHandler+0x64>)
 800496c:	62da      	str	r2, [r3, #44]	; 0x2c
 800496e:	e002      	b.n	8004976 <FuncSignalMenuEntryHandler+0x4a>
	}
	else
	{
		DM_SetErrorDebugMsg("_FuncMenuEntryHandler: func_profileTmp null pointer");
 8004970:	4808      	ldr	r0, [pc, #32]	; (8004994 <FuncSignalMenuEntryHandler+0x68>)
 8004972:	f7fc fe05 	bl	8001580 <DM_SetErrorDebugMsg>
	}

	eNewEvent = evIdle;
 8004976:	4b08      	ldr	r3, [pc, #32]	; (8004998 <FuncSignalMenuEntryHandler+0x6c>)
 8004978:	2200      	movs	r2, #0
 800497a:	701a      	strb	r2, [r3, #0]
	return Func_Signal_Menu_State;
 800497c:	2304      	movs	r3, #4
}
 800497e:	4618      	mov	r0, r3
 8004980:	3708      	adds	r7, #8
 8004982:	46bd      	mov	sp, r7
 8004984:	bd80      	pop	{r7, pc}
 8004986:	bf00      	nop
 8004988:	080136d0 	.word	0x080136d0
 800498c:	20001ecf 	.word	0x20001ecf
 8004990:	40012c00 	.word	0x40012c00
 8004994:	080136fc 	.word	0x080136fc
 8004998:	20001ecb 	.word	0x20001ecb

0800499c <FuncSignalMenuInputHandler>:
 *	@param None
 *	@retval eSystemState enum for next system state
 *
 */
eSystemState FuncSignalMenuInputHandler(void)
{
 800499c:	b580      	push	{r7, lr}
 800499e:	af00      	add	r7, sp, #0
	#ifdef SWV_DEBUG_ENABLED
		printf("FuncSignalMenuInputHandler Event captured\n");
 80049a0:	4807      	ldr	r0, [pc, #28]	; (80049c0 <FuncSignalMenuInputHandler+0x24>)
 80049a2:	f00a ff37 	bl	800f814 <puts>
	#endif


	FuncO_MapEncoderPositionToSignalOutput(SM_GetEncoderValue(ENCODER_REVERSE));
 80049a6:	2001      	movs	r0, #1
 80049a8:	f001 fb58 	bl	800605c <SM_GetEncoderValue>
 80049ac:	4603      	mov	r3, r0
 80049ae:	4618      	mov	r0, r3
 80049b0:	f000 fe5a 	bl	8005668 <FuncO_MapEncoderPositionToSignalOutput>


	eNewEvent = evIdle;
 80049b4:	4b03      	ldr	r3, [pc, #12]	; (80049c4 <FuncSignalMenuInputHandler+0x28>)
 80049b6:	2200      	movs	r2, #0
 80049b8:	701a      	strb	r2, [r3, #0]
	return Func_Signal_Menu_State;
 80049ba:	2304      	movs	r3, #4
}
 80049bc:	4618      	mov	r0, r3
 80049be:	bd80      	pop	{r7, pc}
 80049c0:	08013730 	.word	0x08013730
 80049c4:	20001ecb 	.word	0x20001ecb

080049c8 <FuncSignalMenuExitHandler>:
 *	@param None
 *	@retval eSystemState enum for next system state
 *
 */
eSystemState FuncSignalMenuExitHandler()
{
 80049c8:	b580      	push	{r7, lr}
 80049ca:	af00      	add	r7, sp, #0
	#ifdef SWV_DEBUG_ENABLED
		printf("FuncSignalMenuExitHandler Event captured\n");
 80049cc:	4807      	ldr	r0, [pc, #28]	; (80049ec <FuncSignalMenuExitHandler+0x24>)
 80049ce:	f00a ff21 	bl	800f814 <puts>
	#endif

	// disable the menu

	eNextFuncMenuStatus = 	ENABLE_FUNC_MAIN_MENU;
 80049d2:	4b07      	ldr	r3, [pc, #28]	; (80049f0 <FuncSignalMenuExitHandler+0x28>)
 80049d4:	2201      	movs	r2, #1
 80049d6:	701a      	strb	r2, [r3, #0]

	// reset the encoder range

//	ENCODER_TIMER->ARR = 1024;

	DM_RefreshScreen();
 80049d8:	f7fc fd8c 	bl	80014f4 <DM_RefreshScreen>
	SM_ResetFuncPwmDutyMode();
 80049dc:	f001 fbe0 	bl	80061a0 <SM_ResetFuncPwmDutyMode>
	eNewEvent = evIdle;
 80049e0:	4b04      	ldr	r3, [pc, #16]	; (80049f4 <FuncSignalMenuExitHandler+0x2c>)
 80049e2:	2200      	movs	r2, #0
 80049e4:	701a      	strb	r2, [r3, #0]
	return Func_Main_Menu_State;
 80049e6:	2303      	movs	r3, #3
}
 80049e8:	4618      	mov	r0, r3
 80049ea:	bd80      	pop	{r7, pc}
 80049ec:	0801375c 	.word	0x0801375c
 80049f0:	20001ecf 	.word	0x20001ecf
 80049f4:	20001ecb 	.word	0x20001ecb

080049f8 <FuncSyncMenuEntryHandler>:
 *	@param None
 *	@retval eSystemState enum for next system state
 *
 */
eSystemState FuncSyncMenuEntryHandler(void)
{
 80049f8:	b580      	push	{r7, lr}
 80049fa:	b082      	sub	sp, #8
 80049fc:	af00      	add	r7, sp, #0
	#ifdef SWV_DEBUG_ENABLED
		printf("FuncSyncMenuEntryHandler Event captured\n");
 80049fe:	4815      	ldr	r0, [pc, #84]	; (8004a54 <FuncSyncMenuEntryHandler+0x5c>)
 8004a00:	f00a ff08 	bl	800f814 <puts>
	#endif

	DM_RefreshScreen();
 8004a04:	f7fc fd76 	bl	80014f4 <DM_RefreshScreen>
	FuncO_ResetLastEncoderValue();
 8004a08:	f000 fe22 	bl	8005650 <FuncO_ResetLastEncoderValue>

	eNextFuncMenuStatus = 	ENABLE_FUNC_SYNC_MENU;
 8004a0c:	4b12      	ldr	r3, [pc, #72]	; (8004a58 <FuncSyncMenuEntryHandler+0x60>)
 8004a0e:	2203      	movs	r2, #3
 8004a10:	701a      	strb	r2, [r3, #0]

	//FunctionProfile_t *func_profileTmp =  FuncO_GetSyncFPresetObject();
	FunctionProfile_t *func_profileTmp = SM_GetOutputChannel(SYNC_CHANNEL)->func_profile;
 8004a12:	2001      	movs	r0, #1
 8004a14:	f001 f996 	bl	8005d44 <SM_GetOutputChannel>
 8004a18:	4603      	mov	r3, r0
 8004a1a:	f8d3 31e8 	ldr.w	r3, [r3, #488]	; 0x1e8
 8004a1e:	607b      	str	r3, [r7, #4]
	if(func_profileTmp)
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	2b00      	cmp	r3, #0
 8004a24:	d00a      	beq.n	8004a3c <FuncSyncMenuEntryHandler+0x44>
	{
		ENCODER_TIMER->CNT = func_profileTmp->epos;
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	785a      	ldrb	r2, [r3, #1]
 8004a2a:	4b0c      	ldr	r3, [pc, #48]	; (8004a5c <FuncSyncMenuEntryHandler+0x64>)
 8004a2c:	625a      	str	r2, [r3, #36]	; 0x24
		ENCODER_TIMER->ARR = FuncO_GetFuncPresetEncoderRange();
 8004a2e:	f000 ff87 	bl	8005940 <FuncO_GetFuncPresetEncoderRange>
 8004a32:	4603      	mov	r3, r0
 8004a34:	461a      	mov	r2, r3
 8004a36:	4b09      	ldr	r3, [pc, #36]	; (8004a5c <FuncSyncMenuEntryHandler+0x64>)
 8004a38:	62da      	str	r2, [r3, #44]	; 0x2c
 8004a3a:	e002      	b.n	8004a42 <FuncSyncMenuEntryHandler+0x4a>
	}
	else
	{
		DM_SetErrorDebugMsg("_FuncMenuEntryHandler: func_profileTmp null pointer");
 8004a3c:	4808      	ldr	r0, [pc, #32]	; (8004a60 <FuncSyncMenuEntryHandler+0x68>)
 8004a3e:	f7fc fd9f 	bl	8001580 <DM_SetErrorDebugMsg>
	}

	eNewEvent = evIdle;
 8004a42:	4b08      	ldr	r3, [pc, #32]	; (8004a64 <FuncSyncMenuEntryHandler+0x6c>)
 8004a44:	2200      	movs	r2, #0
 8004a46:	701a      	strb	r2, [r3, #0]
	return Func_Sync_Menu_State;
 8004a48:	2305      	movs	r3, #5
}
 8004a4a:	4618      	mov	r0, r3
 8004a4c:	3708      	adds	r7, #8
 8004a4e:	46bd      	mov	sp, r7
 8004a50:	bd80      	pop	{r7, pc}
 8004a52:	bf00      	nop
 8004a54:	08013788 	.word	0x08013788
 8004a58:	20001ecf 	.word	0x20001ecf
 8004a5c:	40012c00 	.word	0x40012c00
 8004a60:	080136fc 	.word	0x080136fc
 8004a64:	20001ecb 	.word	0x20001ecb

08004a68 <FuncSyncMenuInputHandler>:
 *	@param None
 *	@retval eSystemState enum for next system state
 *
 */
eSystemState FuncSyncMenuInputHandler(void)
{
 8004a68:	b590      	push	{r4, r7, lr}
 8004a6a:	b083      	sub	sp, #12
 8004a6c:	af00      	add	r7, sp, #0
	#ifdef SWV_DEBUG_ENABLED
		printf("FuncSyncMenuInputHandler Event captured\n");
 8004a6e:	481c      	ldr	r0, [pc, #112]	; (8004ae0 <FuncSyncMenuInputHandler+0x78>)
 8004a70:	f00a fed0 	bl	800f814 <puts>
	#endif

	// PWM ADJUST
	if(SM_IsFuncPwmDutyMode())
 8004a74:	f001 fb78 	bl	8006168 <SM_IsFuncPwmDutyMode>
 8004a78:	4603      	mov	r3, r0
 8004a7a:	2b00      	cmp	r3, #0
 8004a7c:	d01a      	beq.n	8004ab4 <FuncSyncMenuInputHandler+0x4c>
	{
		uint16_t enc_value = SM_GetEncoderValue(ENCODER_FORWARD);
 8004a7e:	2000      	movs	r0, #0
 8004a80:	f001 faec 	bl	800605c <SM_GetEncoderValue>
 8004a84:	4603      	mov	r3, r0
 8004a86:	80fb      	strh	r3, [r7, #6]
		TIM3->CCR1 = (pow(enc_value, 2));
 8004a88:	88fb      	ldrh	r3, [r7, #6]
 8004a8a:	4618      	mov	r0, r3
 8004a8c:	f7fb fd62 	bl	8000554 <__aeabi_ui2d>
 8004a90:	4603      	mov	r3, r0
 8004a92:	460c      	mov	r4, r1
 8004a94:	ed9f 1b10 	vldr	d1, [pc, #64]	; 8004ad8 <FuncSyncMenuInputHandler+0x70>
 8004a98:	ec44 3b10 	vmov	d0, r3, r4
 8004a9c:	f00c fe94 	bl	80117c8 <pow>
 8004aa0:	ec53 2b10 	vmov	r2, r3, d0
 8004aa4:	4c0f      	ldr	r4, [pc, #60]	; (8004ae4 <FuncSyncMenuInputHandler+0x7c>)
 8004aa6:	4610      	mov	r0, r2
 8004aa8:	4619      	mov	r1, r3
 8004aaa:	f7fc f8a5 	bl	8000bf8 <__aeabi_d2uiz>
 8004aae:	4603      	mov	r3, r0
 8004ab0:	6363      	str	r3, [r4, #52]	; 0x34
 8004ab2:	e006      	b.n	8004ac2 <FuncSyncMenuInputHandler+0x5a>
		//BO_SetPwmSignalOffsetForDuty(BO_GetOutputBias() + SM_GetEncoderValue(ENCODER_FORWARD));

	}
	else
	{
		FuncO_MapEncoderPositionToSyncOutput(SM_GetEncoderValue(ENCODER_REVERSE));
 8004ab4:	2001      	movs	r0, #1
 8004ab6:	f001 fad1 	bl	800605c <SM_GetEncoderValue>
 8004aba:	4603      	mov	r3, r0
 8004abc:	4618      	mov	r0, r3
 8004abe:	f000 fe0d 	bl	80056dc <FuncO_MapEncoderPositionToSyncOutput>
	}

	eNewEvent = evIdle;
 8004ac2:	4b09      	ldr	r3, [pc, #36]	; (8004ae8 <FuncSyncMenuInputHandler+0x80>)
 8004ac4:	2200      	movs	r2, #0
 8004ac6:	701a      	strb	r2, [r3, #0]
	return Func_Sync_Menu_State;
 8004ac8:	2305      	movs	r3, #5
}
 8004aca:	4618      	mov	r0, r3
 8004acc:	370c      	adds	r7, #12
 8004ace:	46bd      	mov	sp, r7
 8004ad0:	bd90      	pop	{r4, r7, pc}
 8004ad2:	bf00      	nop
 8004ad4:	f3af 8000 	nop.w
 8004ad8:	00000000 	.word	0x00000000
 8004adc:	40000000 	.word	0x40000000
 8004ae0:	080137b0 	.word	0x080137b0
 8004ae4:	40000400 	.word	0x40000400
 8004ae8:	20001ecb 	.word	0x20001ecb

08004aec <FuncSyncToggleDutyMode>:
 *	@param None
 *	@retval None
 *
 */
eSystemState FuncSyncToggleDutyMode()
{
 8004aec:	b580      	push	{r7, lr}
 8004aee:	af00      	add	r7, sp, #0
	SM_ToggleFuncPwmDutyMode();
 8004af0:	f001 fb46 	bl	8006180 <SM_ToggleFuncPwmDutyMode>
	ENCODER_TIMER->ARR = 16384;
 8004af4:	4b04      	ldr	r3, [pc, #16]	; (8004b08 <FuncSyncToggleDutyMode+0x1c>)
 8004af6:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8004afa:	62da      	str	r2, [r3, #44]	; 0x2c
	eNewEvent = evIdle;
 8004afc:	4b03      	ldr	r3, [pc, #12]	; (8004b0c <FuncSyncToggleDutyMode+0x20>)
 8004afe:	2200      	movs	r2, #0
 8004b00:	701a      	strb	r2, [r3, #0]
	return Func_Sync_Menu_State;
 8004b02:	2305      	movs	r3, #5
}
 8004b04:	4618      	mov	r0, r3
 8004b06:	bd80      	pop	{r7, pc}
 8004b08:	40012c00 	.word	0x40012c00
 8004b0c:	20001ecb 	.word	0x20001ecb

08004b10 <FuncSyncMenuExitHandler>:
 *	@param None
 *	@retval eSystemState enum for next system state
 *
 */
eSystemState FuncSyncMenuExitHandler()
{
 8004b10:	b580      	push	{r7, lr}
 8004b12:	af00      	add	r7, sp, #0
	#ifdef SWV_DEBUG_ENABLED
		printf("FuncSyncMenuExitHandler Event captured\n");
 8004b14:	4807      	ldr	r0, [pc, #28]	; (8004b34 <FuncSyncMenuExitHandler+0x24>)
 8004b16:	f00a fe7d 	bl	800f814 <puts>
	#endif

	// disable the menu

	eNextFuncMenuStatus = 	ENABLE_FUNC_MAIN_MENU;
 8004b1a:	4b07      	ldr	r3, [pc, #28]	; (8004b38 <FuncSyncMenuExitHandler+0x28>)
 8004b1c:	2201      	movs	r2, #1
 8004b1e:	701a      	strb	r2, [r3, #0]

	// reset the encoder range

	//ENCODER_TIMER->ARR = 1024;
	SM_ResetFuncPwmDutyMode();
 8004b20:	f001 fb3e 	bl	80061a0 <SM_ResetFuncPwmDutyMode>
	DM_RefreshScreen();
 8004b24:	f7fc fce6 	bl	80014f4 <DM_RefreshScreen>

	eNewEvent = evIdle;
 8004b28:	4b04      	ldr	r3, [pc, #16]	; (8004b3c <FuncSyncMenuExitHandler+0x2c>)
 8004b2a:	2200      	movs	r2, #0
 8004b2c:	701a      	strb	r2, [r3, #0]
	return Func_Main_Menu_State;
 8004b2e:	2303      	movs	r3, #3
}
 8004b30:	4618      	mov	r0, r3
 8004b32:	bd80      	pop	{r7, pc}
 8004b34:	080137d8 	.word	0x080137d8
 8004b38:	20001ecf 	.word	0x20001ecf
 8004b3c:	20001ecb 	.word	0x20001ecb

08004b40 <GainMenu_getStatus>:
#include <stdio.h>

eGainMenu_Status eNextGainMenuStatus = 	DISABLE_GAIN_MENU;

eGainMenu_Status GainMenu_getStatus()
{
 8004b40:	b480      	push	{r7}
 8004b42:	af00      	add	r7, sp, #0
	return eNextGainMenuStatus;
 8004b44:	4b03      	ldr	r3, [pc, #12]	; (8004b54 <GainMenu_getStatus+0x14>)
 8004b46:	781b      	ldrb	r3, [r3, #0]
}
 8004b48:	4618      	mov	r0, r3
 8004b4a:	46bd      	mov	sp, r7
 8004b4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b50:	4770      	bx	lr
 8004b52:	bf00      	nop
 8004b54:	20001ed0 	.word	0x20001ed0

08004b58 <GainMainMenuEntryHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState GainMainMenuEntryHandler()
{
 8004b58:	b580      	push	{r7, lr}
 8004b5a:	af00      	add	r7, sp, #0
	#ifdef SWV_DEBUG_ENABLED
		printf("GainMainMenuEntryHandler Event captured\n");
 8004b5c:	4806      	ldr	r0, [pc, #24]	; (8004b78 <GainMainMenuEntryHandler+0x20>)
 8004b5e:	f00a fe59 	bl	800f814 <puts>
	#endif

	DM_RefreshScreen();
 8004b62:	f7fc fcc7 	bl	80014f4 <DM_RefreshScreen>

	eNextGainMenuStatus = ENABLE_GAIN_MAIN_MENU;
 8004b66:	4b05      	ldr	r3, [pc, #20]	; (8004b7c <GainMainMenuEntryHandler+0x24>)
 8004b68:	2201      	movs	r2, #1
 8004b6a:	701a      	strb	r2, [r3, #0]

	eNewEvent = evIdle;
 8004b6c:	4b04      	ldr	r3, [pc, #16]	; (8004b80 <GainMainMenuEntryHandler+0x28>)
 8004b6e:	2200      	movs	r2, #0
 8004b70:	701a      	strb	r2, [r3, #0]
	return Gain_Main_Menu_State;
 8004b72:	2306      	movs	r3, #6
}
 8004b74:	4618      	mov	r0, r3
 8004b76:	bd80      	pop	{r7, pc}
 8004b78:	08013800 	.word	0x08013800
 8004b7c:	20001ed0 	.word	0x20001ed0
 8004b80:	20001ecb 	.word	0x20001ecb

08004b84 <GainMainMenuExitHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState GainMainMenuExitHandler()
{
 8004b84:	b580      	push	{r7, lr}
 8004b86:	af00      	add	r7, sp, #0
	#ifdef SWV_DEBUG_ENABLED
		printf("GainMainMenuExitHandler Event captured\n");
 8004b88:	4808      	ldr	r0, [pc, #32]	; (8004bac <GainMainMenuExitHandler+0x28>)
 8004b8a:	f00a fe43 	bl	800f814 <puts>
	#endif

	eNextGainMenuStatus = DISABLE_GAIN_MENU;
 8004b8e:	4b08      	ldr	r3, [pc, #32]	; (8004bb0 <GainMainMenuExitHandler+0x2c>)
 8004b90:	2200      	movs	r2, #0
 8004b92:	701a      	strb	r2, [r3, #0]

	DM_RefreshScreen();
 8004b94:	f7fc fcae 	bl	80014f4 <DM_RefreshScreen>

	#ifdef SWV_DEBUG_ENABLED
		  printf("returning to Idle State\n");
 8004b98:	4806      	ldr	r0, [pc, #24]	; (8004bb4 <GainMainMenuExitHandler+0x30>)
 8004b9a:	f00a fe3b 	bl	800f814 <puts>
	#endif

	eNewEvent = evIdle;
 8004b9e:	4b06      	ldr	r3, [pc, #24]	; (8004bb8 <GainMainMenuExitHandler+0x34>)
 8004ba0:	2200      	movs	r2, #0
 8004ba2:	701a      	strb	r2, [r3, #0]
	return Toplevel_Output_Menu_State;
 8004ba4:	2301      	movs	r3, #1
}
 8004ba6:	4618      	mov	r0, r3
 8004ba8:	bd80      	pop	{r7, pc}
 8004baa:	bf00      	nop
 8004bac:	08013850 	.word	0x08013850
 8004bb0:	20001ed0 	.word	0x20001ed0
 8004bb4:	08013878 	.word	0x08013878
 8004bb8:	20001ecb 	.word	0x20001ecb

08004bbc <GainSignalMenuEntryHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState GainSignalMenuEntryHandler()
{
 8004bbc:	b580      	push	{r7, lr}
 8004bbe:	b082      	sub	sp, #8
 8004bc0:	af00      	add	r7, sp, #0
	#ifdef SWV_DEBUG_ENABLED
		printf("GainSignalMenuEntryHandler Event captured\n");
 8004bc2:	4815      	ldr	r0, [pc, #84]	; (8004c18 <GainSignalMenuEntryHandler+0x5c>)
 8004bc4:	f00a fe26 	bl	800f814 <puts>
	#endif

	DM_RefreshScreen();
 8004bc8:	f7fc fc94 	bl	80014f4 <DM_RefreshScreen>
	GO_ResetLastEncoderValue();
 8004bcc:	f000 fec4 	bl	8005958 <GO_ResetLastEncoderValue>
	VPP_ResetLastEncoderValue();
 8004bd0:	f001 faf2 	bl	80061b8 <VPP_ResetLastEncoderValue>

	eNextGainMenuStatus = ENABLE_GAIN_SIGNAL_MENU;
 8004bd4:	4b11      	ldr	r3, [pc, #68]	; (8004c1c <GainSignalMenuEntryHandler+0x60>)
 8004bd6:	2202      	movs	r2, #2
 8004bd8:	701a      	strb	r2, [r3, #0]

	AmplitudeProfile_t* pTmpVppPreset = SM_GetOutputChannel(SIGNAL_CHANNEL)->amp_profile;
 8004bda:	2000      	movs	r0, #0
 8004bdc:	f001 f8b2 	bl	8005d44 <SM_GetOutputChannel>
 8004be0:	4603      	mov	r3, r0
 8004be2:	f8d3 31ec 	ldr.w	r3, [r3, #492]	; 0x1ec
 8004be6:	607b      	str	r3, [r7, #4]

	if(pTmpVppPreset)
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	2b00      	cmp	r3, #0
 8004bec:	d008      	beq.n	8004c00 <GainSignalMenuEntryHandler+0x44>
	{
		ENCODER_TIMER->CNT = pTmpVppPreset->epos;
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	8b1a      	ldrh	r2, [r3, #24]
 8004bf2:	4b0b      	ldr	r3, [pc, #44]	; (8004c20 <GainSignalMenuEntryHandler+0x64>)
 8004bf4:	625a      	str	r2, [r3, #36]	; 0x24
		ENCODER_TIMER->ARR = MAX_VPP_ENCODER_RANGE;
 8004bf6:	4b0a      	ldr	r3, [pc, #40]	; (8004c20 <GainSignalMenuEntryHandler+0x64>)
 8004bf8:	f44f 72c7 	mov.w	r2, #398	; 0x18e
 8004bfc:	62da      	str	r2, [r3, #44]	; 0x2c
 8004bfe:	e002      	b.n	8004c06 <GainSignalMenuEntryHandler+0x4a>
	}
	else
	{
		DM_SetErrorDebugMsg("GainMainMenuEntryHandler: pVppPresetTmp null pointer");
 8004c00:	4808      	ldr	r0, [pc, #32]	; (8004c24 <GainSignalMenuEntryHandler+0x68>)
 8004c02:	f7fc fcbd 	bl	8001580 <DM_SetErrorDebugMsg>
	}

	eNewEvent = evIdle;
 8004c06:	4b08      	ldr	r3, [pc, #32]	; (8004c28 <GainSignalMenuEntryHandler+0x6c>)
 8004c08:	2200      	movs	r2, #0
 8004c0a:	701a      	strb	r2, [r3, #0]
	return Gain_Signal_Menu_State;
 8004c0c:	2307      	movs	r3, #7
}
 8004c0e:	4618      	mov	r0, r3
 8004c10:	3708      	adds	r7, #8
 8004c12:	46bd      	mov	sp, r7
 8004c14:	bd80      	pop	{r7, pc}
 8004c16:	bf00      	nop
 8004c18:	08013890 	.word	0x08013890
 8004c1c:	20001ed0 	.word	0x20001ed0
 8004c20:	40012c00 	.word	0x40012c00
 8004c24:	080138bc 	.word	0x080138bc
 8004c28:	20001ecb 	.word	0x20001ecb

08004c2c <GainSignalMenuInputHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState GainSignalMenuInputHandler()
{
 8004c2c:	b580      	push	{r7, lr}
 8004c2e:	b082      	sub	sp, #8
 8004c30:	af00      	add	r7, sp, #0
	#ifdef SWV_DEBUG_ENABLED
		printf("GainSignalMenuInputHandler Event captured\n");
 8004c32:	4814      	ldr	r0, [pc, #80]	; (8004c84 <GainSignalMenuInputHandler+0x58>)
 8004c34:	f00a fdee 	bl	800f814 <puts>
	#endif

	FunctionProfile_t *tmpFuncProfile = SM_GetOutputChannel(SIGNAL_CHANNEL)->func_profile;
 8004c38:	2000      	movs	r0, #0
 8004c3a:	f001 f883 	bl	8005d44 <SM_GetOutputChannel>
 8004c3e:	4603      	mov	r3, r0
 8004c40:	f8d3 31e8 	ldr.w	r3, [r3, #488]	; 0x1e8
 8004c44:	607b      	str	r3, [r7, #4]
	if(tmpFuncProfile)
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	2b00      	cmp	r3, #0
 8004c4a:	d012      	beq.n	8004c72 <GainSignalMenuInputHandler+0x46>
	{
		if(tmpFuncProfile->func == PWM_FUNC_MODE)
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	781b      	ldrb	r3, [r3, #0]
 8004c50:	2b06      	cmp	r3, #6
 8004c52:	d107      	bne.n	8004c64 <GainSignalMenuInputHandler+0x38>
		{
			GO_MapEncoderPositionToSignalOutput(SM_GetEncoderValue(ENCODER_REVERSE));
 8004c54:	2001      	movs	r0, #1
 8004c56:	f001 fa01 	bl	800605c <SM_GetEncoderValue>
 8004c5a:	4603      	mov	r3, r0
 8004c5c:	4618      	mov	r0, r3
 8004c5e:	f000 fe87 	bl	8005970 <GO_MapEncoderPositionToSignalOutput>
 8004c62:	e006      	b.n	8004c72 <GainSignalMenuInputHandler+0x46>

		}
		else
		{
			VPP_MapEncoderPositionToSignalOutput(SM_GetEncoderValue(ENCODER_REVERSE));
 8004c64:	2001      	movs	r0, #1
 8004c66:	f001 f9f9 	bl	800605c <SM_GetEncoderValue>
 8004c6a:	4603      	mov	r3, r0
 8004c6c:	4618      	mov	r0, r3
 8004c6e:	f001 fc15 	bl	800649c <VPP_MapEncoderPositionToSignalOutput>
		}
	}
	//GO_ModifyOutput(SMGetEncoderValue(ENCODER_REVERSE));
	//

	eNewEvent = evYellowBtn;
 8004c72:	4b05      	ldr	r3, [pc, #20]	; (8004c88 <GainSignalMenuInputHandler+0x5c>)
 8004c74:	2203      	movs	r2, #3
 8004c76:	701a      	strb	r2, [r3, #0]
	return Gain_Signal_Menu_State;
 8004c78:	2307      	movs	r3, #7
}
 8004c7a:	4618      	mov	r0, r3
 8004c7c:	3708      	adds	r7, #8
 8004c7e:	46bd      	mov	sp, r7
 8004c80:	bd80      	pop	{r7, pc}
 8004c82:	bf00      	nop
 8004c84:	080138f4 	.word	0x080138f4
 8004c88:	20001ecb 	.word	0x20001ecb

08004c8c <GainSignalMenuExitHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState GainSignalMenuExitHandler()
{
 8004c8c:	b580      	push	{r7, lr}
 8004c8e:	af00      	add	r7, sp, #0
	#ifdef SWV_DEBUG_ENABLED
		printf("GainSignalMenuExitHandler Event captured\n");
 8004c90:	4806      	ldr	r0, [pc, #24]	; (8004cac <GainSignalMenuExitHandler+0x20>)
 8004c92:	f00a fdbf 	bl	800f814 <puts>
	#endif

	eNextGainMenuStatus = ENABLE_GAIN_MAIN_MENU;
 8004c96:	4b06      	ldr	r3, [pc, #24]	; (8004cb0 <GainSignalMenuExitHandler+0x24>)
 8004c98:	2201      	movs	r2, #1
 8004c9a:	701a      	strb	r2, [r3, #0]

	DM_RefreshScreen();
 8004c9c:	f7fc fc2a 	bl	80014f4 <DM_RefreshScreen>

	eNewEvent = evIdle;
 8004ca0:	4b04      	ldr	r3, [pc, #16]	; (8004cb4 <GainSignalMenuExitHandler+0x28>)
 8004ca2:	2200      	movs	r2, #0
 8004ca4:	701a      	strb	r2, [r3, #0]
	return Gain_Main_Menu_State;
 8004ca6:	2306      	movs	r3, #6
}
 8004ca8:	4618      	mov	r0, r3
 8004caa:	bd80      	pop	{r7, pc}
 8004cac:	08013920 	.word	0x08013920
 8004cb0:	20001ed0 	.word	0x20001ed0
 8004cb4:	20001ecb 	.word	0x20001ecb

08004cb8 <GainSyncMenuEntryHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState GainSyncMenuEntryHandler()
{
 8004cb8:	b580      	push	{r7, lr}
 8004cba:	b082      	sub	sp, #8
 8004cbc:	af00      	add	r7, sp, #0
	#ifdef SWV_DEBUG_ENABLED
		printf("GainSyncMenuEntryHandler Event captured\n");
 8004cbe:	4814      	ldr	r0, [pc, #80]	; (8004d10 <GainSyncMenuEntryHandler+0x58>)
 8004cc0:	f00a fda8 	bl	800f814 <puts>
	#endif

	DM_RefreshScreen();
 8004cc4:	f7fc fc16 	bl	80014f4 <DM_RefreshScreen>
	VPP_ResetLastEncoderValue();
 8004cc8:	f001 fa76 	bl	80061b8 <VPP_ResetLastEncoderValue>

	eNextGainMenuStatus = ENABLE_GAIN_SYNC_MENU;
 8004ccc:	4b11      	ldr	r3, [pc, #68]	; (8004d14 <GainSyncMenuEntryHandler+0x5c>)
 8004cce:	2203      	movs	r2, #3
 8004cd0:	701a      	strb	r2, [r3, #0]

	AmplitudeProfile_t* pTmpVppPreset = SM_GetOutputChannel(SYNC_CHANNEL)->amp_profile;
 8004cd2:	2001      	movs	r0, #1
 8004cd4:	f001 f836 	bl	8005d44 <SM_GetOutputChannel>
 8004cd8:	4603      	mov	r3, r0
 8004cda:	f8d3 31ec 	ldr.w	r3, [r3, #492]	; 0x1ec
 8004cde:	607b      	str	r3, [r7, #4]

	if(pTmpVppPreset)
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	2b00      	cmp	r3, #0
 8004ce4:	d008      	beq.n	8004cf8 <GainSyncMenuEntryHandler+0x40>
	{
		ENCODER_TIMER->CNT = pTmpVppPreset->epos;
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	8b1a      	ldrh	r2, [r3, #24]
 8004cea:	4b0b      	ldr	r3, [pc, #44]	; (8004d18 <GainSyncMenuEntryHandler+0x60>)
 8004cec:	625a      	str	r2, [r3, #36]	; 0x24
		ENCODER_TIMER->ARR = MAX_VPP_ENCODER_RANGE;
 8004cee:	4b0a      	ldr	r3, [pc, #40]	; (8004d18 <GainSyncMenuEntryHandler+0x60>)
 8004cf0:	f44f 72c7 	mov.w	r2, #398	; 0x18e
 8004cf4:	62da      	str	r2, [r3, #44]	; 0x2c
 8004cf6:	e002      	b.n	8004cfe <GainSyncMenuEntryHandler+0x46>
	}
	else
	{
		DM_SetErrorDebugMsg("GainMainMenuEntryHandler: pVppPresetTmp null pointer");
 8004cf8:	4808      	ldr	r0, [pc, #32]	; (8004d1c <GainSyncMenuEntryHandler+0x64>)
 8004cfa:	f7fc fc41 	bl	8001580 <DM_SetErrorDebugMsg>
	}

	eNewEvent = evIdle;
 8004cfe:	4b08      	ldr	r3, [pc, #32]	; (8004d20 <GainSyncMenuEntryHandler+0x68>)
 8004d00:	2200      	movs	r2, #0
 8004d02:	701a      	strb	r2, [r3, #0]
	return Gain_Sync_Menu_State;
 8004d04:	2308      	movs	r3, #8
}
 8004d06:	4618      	mov	r0, r3
 8004d08:	3708      	adds	r7, #8
 8004d0a:	46bd      	mov	sp, r7
 8004d0c:	bd80      	pop	{r7, pc}
 8004d0e:	bf00      	nop
 8004d10:	0801394c 	.word	0x0801394c
 8004d14:	20001ed0 	.word	0x20001ed0
 8004d18:	40012c00 	.word	0x40012c00
 8004d1c:	080138bc 	.word	0x080138bc
 8004d20:	20001ecb 	.word	0x20001ecb

08004d24 <GainSyncMenuInputHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState GainSyncMenuInputHandler()
{
 8004d24:	b580      	push	{r7, lr}
 8004d26:	af00      	add	r7, sp, #0
	#ifdef SWV_DEBUG_ENABLED
		printf("GainSyncMenuInputHandler Event captured\n");
 8004d28:	4807      	ldr	r0, [pc, #28]	; (8004d48 <GainSyncMenuInputHandler+0x24>)
 8004d2a:	f00a fd73 	bl	800f814 <puts>
	#endif

	//GO_ModifyOutput(SMGetEncoderValue(ENCODER_REVERSE));
	VPP_MapEncoderPositionToSyncOutput(SM_GetEncoderValue(ENCODER_REVERSE));
 8004d2e:	2001      	movs	r0, #1
 8004d30:	f001 f994 	bl	800605c <SM_GetEncoderValue>
 8004d34:	4603      	mov	r3, r0
 8004d36:	4618      	mov	r0, r3
 8004d38:	f001 fbea 	bl	8006510 <VPP_MapEncoderPositionToSyncOutput>

	eNewEvent = evYellowBtn;
 8004d3c:	4b03      	ldr	r3, [pc, #12]	; (8004d4c <GainSyncMenuInputHandler+0x28>)
 8004d3e:	2203      	movs	r2, #3
 8004d40:	701a      	strb	r2, [r3, #0]
	return Gain_Sync_Menu_State;
 8004d42:	2308      	movs	r3, #8
}
 8004d44:	4618      	mov	r0, r3
 8004d46:	bd80      	pop	{r7, pc}
 8004d48:	08013974 	.word	0x08013974
 8004d4c:	20001ecb 	.word	0x20001ecb

08004d50 <GainSyncMenuExitHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState GainSyncMenuExitHandler()
{
 8004d50:	b580      	push	{r7, lr}
 8004d52:	af00      	add	r7, sp, #0
	#ifdef SWV_DEBUG_ENABLED
		printf("GainSyncMenuExitHandler Event captured\n");
 8004d54:	4806      	ldr	r0, [pc, #24]	; (8004d70 <GainSyncMenuExitHandler+0x20>)
 8004d56:	f00a fd5d 	bl	800f814 <puts>
	#endif

	eNextGainMenuStatus = ENABLE_GAIN_MAIN_MENU;
 8004d5a:	4b06      	ldr	r3, [pc, #24]	; (8004d74 <GainSyncMenuExitHandler+0x24>)
 8004d5c:	2201      	movs	r2, #1
 8004d5e:	701a      	strb	r2, [r3, #0]

	DM_RefreshScreen();
 8004d60:	f7fc fbc8 	bl	80014f4 <DM_RefreshScreen>

	eNewEvent = evIdle;
 8004d64:	4b04      	ldr	r3, [pc, #16]	; (8004d78 <GainSyncMenuExitHandler+0x28>)
 8004d66:	2200      	movs	r2, #0
 8004d68:	701a      	strb	r2, [r3, #0]
	return Gain_Main_Menu_State;
 8004d6a:	2306      	movs	r3, #6
}
 8004d6c:	4618      	mov	r0, r3
 8004d6e:	bd80      	pop	{r7, pc}
 8004d70:	0801399c 	.word	0x0801399c
 8004d74:	20001ed0 	.word	0x20001ed0
 8004d78:	20001ecb 	.word	0x20001ecb

08004d7c <ToplevelMenu_getStatus>:
eToplevelMenu_Status eNextToplevelMenuStatus = 	ENABLE_TOPLEVEL_MAIN_MENU;



eToplevelMenu_Status ToplevelMenu_getStatus()
{
 8004d7c:	b480      	push	{r7}
 8004d7e:	af00      	add	r7, sp, #0
	return eNextToplevelMenuStatus;
 8004d80:	4b03      	ldr	r3, [pc, #12]	; (8004d90 <ToplevelMenu_getStatus+0x14>)
 8004d82:	781b      	ldrb	r3, [r3, #0]
}
 8004d84:	4618      	mov	r0, r3
 8004d86:	46bd      	mov	sp, r7
 8004d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d8c:	4770      	bx	lr
 8004d8e:	bf00      	nop
 8004d90:	20000008 	.word	0x20000008

08004d94 <ToplevelMenu_setStatus>:

void ToplevelMenu_setStatus(eToplevelMenu_Status pStatus)
{
 8004d94:	b480      	push	{r7}
 8004d96:	b083      	sub	sp, #12
 8004d98:	af00      	add	r7, sp, #0
 8004d9a:	4603      	mov	r3, r0
 8004d9c:	71fb      	strb	r3, [r7, #7]
	eNextToplevelMenuStatus = pStatus;
 8004d9e:	4a04      	ldr	r2, [pc, #16]	; (8004db0 <ToplevelMenu_setStatus+0x1c>)
 8004da0:	79fb      	ldrb	r3, [r7, #7]
 8004da2:	7013      	strb	r3, [r2, #0]
}
 8004da4:	bf00      	nop
 8004da6:	370c      	adds	r7, #12
 8004da8:	46bd      	mov	sp, r7
 8004daa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dae:	4770      	bx	lr
 8004db0:	20000008 	.word	0x20000008

08004db4 <ToplevelOutputMenuEntryHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState ToplevelOutputMenuEntryHandler()
{
 8004db4:	b580      	push	{r7, lr}
 8004db6:	af00      	add	r7, sp, #0
	#ifdef SWV_DEBUG_ENABLED
		printf("ToplevelOutputMenuEntryHandler Event captured\n");
 8004db8:	4806      	ldr	r0, [pc, #24]	; (8004dd4 <ToplevelOutputMenuEntryHandler+0x20>)
 8004dba:	f00a fd2b 	bl	800f814 <puts>
	#endif

	DM_RefreshScreen();
 8004dbe:	f7fc fb99 	bl	80014f4 <DM_RefreshScreen>

	eNextToplevelMenuStatus = ENABLE_TOPLEVEL_OUTPUT_MENU;
 8004dc2:	4b05      	ldr	r3, [pc, #20]	; (8004dd8 <ToplevelOutputMenuEntryHandler+0x24>)
 8004dc4:	2202      	movs	r2, #2
 8004dc6:	701a      	strb	r2, [r3, #0]




	// stay in this state
	eNewEvent = evIdle;
 8004dc8:	4b04      	ldr	r3, [pc, #16]	; (8004ddc <ToplevelOutputMenuEntryHandler+0x28>)
 8004dca:	2200      	movs	r2, #0
 8004dcc:	701a      	strb	r2, [r3, #0]
	return Toplevel_Output_Menu_State;
 8004dce:	2301      	movs	r3, #1
}
 8004dd0:	4618      	mov	r0, r3
 8004dd2:	bd80      	pop	{r7, pc}
 8004dd4:	08013a60 	.word	0x08013a60
 8004dd8:	20000008 	.word	0x20000008
 8004ddc:	20001ecb 	.word	0x20001ecb

08004de0 <ToplevelOutputMenuExitHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState ToplevelOutputMenuExitHandler()
{
 8004de0:	b580      	push	{r7, lr}
 8004de2:	af00      	add	r7, sp, #0
	#ifdef SWV_DEBUG_ENABLED
		printf("ToplevelOutputMenuExitHandler Event captured\n");
 8004de4:	4806      	ldr	r0, [pc, #24]	; (8004e00 <ToplevelOutputMenuExitHandler+0x20>)
 8004de6:	f00a fd15 	bl	800f814 <puts>
	#endif

	DM_RefreshScreen();
 8004dea:	f7fc fb83 	bl	80014f4 <DM_RefreshScreen>

	// disable the menu
	eNextToplevelMenuStatus = ENABLE_TOPLEVEL_MAIN_MENU;
 8004dee:	4b05      	ldr	r3, [pc, #20]	; (8004e04 <ToplevelOutputMenuExitHandler+0x24>)
 8004df0:	2201      	movs	r2, #1
 8004df2:	701a      	strb	r2, [r3, #0]

	// back to main freq menu
	eNewEvent = evIdle;
 8004df4:	4b04      	ldr	r3, [pc, #16]	; (8004e08 <ToplevelOutputMenuExitHandler+0x28>)
 8004df6:	2200      	movs	r2, #0
 8004df8:	701a      	strb	r2, [r3, #0]
	return Idle_State;
 8004dfa:	2300      	movs	r3, #0
}
 8004dfc:	4618      	mov	r0, r3
 8004dfe:	bd80      	pop	{r7, pc}
 8004e00:	08013ac0 	.word	0x08013ac0
 8004e04:	20000008 	.word	0x20000008
 8004e08:	20001ecb 	.word	0x20001ecb

08004e0c <ToplevelInputMenuEntryHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState ToplevelInputMenuEntryHandler()
{
 8004e0c:	b580      	push	{r7, lr}
 8004e0e:	af00      	add	r7, sp, #0
	#ifdef SWV_DEBUG_ENABLED
		printf("ToplevelInputMenuEntryHandler Event captured\n");
 8004e10:	4806      	ldr	r0, [pc, #24]	; (8004e2c <ToplevelInputMenuEntryHandler+0x20>)
 8004e12:	f00a fcff 	bl	800f814 <puts>
	#endif

	DM_RefreshScreen();
 8004e16:	f7fc fb6d 	bl	80014f4 <DM_RefreshScreen>

	eNextToplevelMenuStatus = ENABLE_TOPLEVEL_INPUT_MENU;
 8004e1a:	4b05      	ldr	r3, [pc, #20]	; (8004e30 <ToplevelInputMenuEntryHandler+0x24>)
 8004e1c:	2203      	movs	r2, #3
 8004e1e:	701a      	strb	r2, [r3, #0]




	// stay in this state
	eNewEvent = evIdle;
 8004e20:	4b04      	ldr	r3, [pc, #16]	; (8004e34 <ToplevelInputMenuEntryHandler+0x28>)
 8004e22:	2200      	movs	r2, #0
 8004e24:	701a      	strb	r2, [r3, #0]
	return Toplevel_Input_Menu_State;
 8004e26:	2302      	movs	r3, #2
}
 8004e28:	4618      	mov	r0, r3
 8004e2a:	bd80      	pop	{r7, pc}
 8004e2c:	08013af0 	.word	0x08013af0
 8004e30:	20000008 	.word	0x20000008
 8004e34:	20001ecb 	.word	0x20001ecb

08004e38 <ToplevelInputMenuExitHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState ToplevelInputMenuExitHandler()
{
 8004e38:	b580      	push	{r7, lr}
 8004e3a:	af00      	add	r7, sp, #0
	#ifdef SWV_DEBUG_ENABLED
		printf("ToplevelInputMenuExitHandler Event captured\n");
 8004e3c:	4806      	ldr	r0, [pc, #24]	; (8004e58 <ToplevelInputMenuExitHandler+0x20>)
 8004e3e:	f00a fce9 	bl	800f814 <puts>
	#endif

	DM_RefreshScreen();
 8004e42:	f7fc fb57 	bl	80014f4 <DM_RefreshScreen>

	// disable the menu
	eNextToplevelMenuStatus = ENABLE_TOPLEVEL_MAIN_MENU;
 8004e46:	4b05      	ldr	r3, [pc, #20]	; (8004e5c <ToplevelInputMenuExitHandler+0x24>)
 8004e48:	2201      	movs	r2, #1
 8004e4a:	701a      	strb	r2, [r3, #0]

	// back to main freq menu
	eNewEvent = evIdle;
 8004e4c:	4b04      	ldr	r3, [pc, #16]	; (8004e60 <ToplevelInputMenuExitHandler+0x28>)
 8004e4e:	2200      	movs	r2, #0
 8004e50:	701a      	strb	r2, [r3, #0]
	return Idle_State;
 8004e52:	2300      	movs	r3, #0
}
 8004e54:	4618      	mov	r0, r3
 8004e56:	bd80      	pop	{r7, pc}
 8004e58:	08013b50 	.word	0x08013b50
 8004e5c:	20000008 	.word	0x20000008
 8004e60:	20001ecb 	.word	0x20001ecb

08004e64 <LL_EXTI_IsActiveFlag_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_EXTI_IsActiveFlag_0_31(uint32_t ExtiLine)
{
 8004e64:	b480      	push	{r7}
 8004e66:	b083      	sub	sp, #12
 8004e68:	af00      	add	r7, sp, #0
 8004e6a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(EXTI->PR1, ExtiLine) == (ExtiLine)) ? 1UL : 0UL);
 8004e6c:	4b07      	ldr	r3, [pc, #28]	; (8004e8c <LL_EXTI_IsActiveFlag_0_31+0x28>)
 8004e6e:	695a      	ldr	r2, [r3, #20]
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	4013      	ands	r3, r2
 8004e74:	687a      	ldr	r2, [r7, #4]
 8004e76:	429a      	cmp	r2, r3
 8004e78:	d101      	bne.n	8004e7e <LL_EXTI_IsActiveFlag_0_31+0x1a>
 8004e7a:	2301      	movs	r3, #1
 8004e7c:	e000      	b.n	8004e80 <LL_EXTI_IsActiveFlag_0_31+0x1c>
 8004e7e:	2300      	movs	r3, #0
}
 8004e80:	4618      	mov	r0, r3
 8004e82:	370c      	adds	r7, #12
 8004e84:	46bd      	mov	sp, r7
 8004e86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e8a:	4770      	bx	lr
 8004e8c:	40010400 	.word	0x40010400

08004e90 <IM_Init>:
uint16_t btn4_last_interrupt_time = 0;
uint16_t encbtn_last_interrupt_time = 0;


void IM_Init()
{
 8004e90:	b480      	push	{r7}
 8004e92:	af00      	add	r7, sp, #0
	  // debounce timer
	  DEBOUNCE_TIMER->CR1 |= TIM_CR1_CEN;
 8004e94:	4b05      	ldr	r3, [pc, #20]	; (8004eac <IM_Init+0x1c>)
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	4a04      	ldr	r2, [pc, #16]	; (8004eac <IM_Init+0x1c>)
 8004e9a:	f043 0301 	orr.w	r3, r3, #1
 8004e9e:	6013      	str	r3, [r2, #0]
}
 8004ea0:	bf00      	nop
 8004ea2:	46bd      	mov	sp, r7
 8004ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ea8:	4770      	bx	lr
 8004eaa:	bf00      	nop
 8004eac:	40014400 	.word	0x40014400

08004eb0 <IM_SWEEP_UPDATE_TIM_IRQHandler>:
 *	@param None
 *	@retval None
 *
 */
void IM_SWEEP_UPDATE_TIM_IRQHandler()
{
 8004eb0:	b480      	push	{r7}
 8004eb2:	af00      	add	r7, sp, #0
	// upcounter (decreasing freq)
	if((SWEEP_TIMER->CR1 & TIM_CR1_DIR) == TIM_CR1_DIR)
 8004eb4:	4b26      	ldr	r3, [pc, #152]	; (8004f50 <IM_SWEEP_UPDATE_TIM_IRQHandler+0xa0>)
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	f003 0310 	and.w	r3, r3, #16
 8004ebc:	2b10      	cmp	r3, #16
 8004ebe:	d11c      	bne.n	8004efa <IM_SWEEP_UPDATE_TIM_IRQHandler+0x4a>
	{
		// if we reach lower freq limit for sweep, reset to highest freq limit
		if(OUTPUT_TIMER->ARR >= sweep_upper_bounds_longest_output_arr)
 8004ec0:	4b24      	ldr	r3, [pc, #144]	; (8004f54 <IM_SWEEP_UPDATE_TIM_IRQHandler+0xa4>)
 8004ec2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ec4:	ee07 3a90 	vmov	s15, r3
 8004ec8:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8004ecc:	4b22      	ldr	r3, [pc, #136]	; (8004f58 <IM_SWEEP_UPDATE_TIM_IRQHandler+0xa8>)
 8004ece:	edd3 7a00 	vldr	s15, [r3]
 8004ed2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004ed6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004eda:	db09      	blt.n	8004ef0 <IM_SWEEP_UPDATE_TIM_IRQHandler+0x40>
		{
			OUTPUT_TIMER->ARR = sweep_lower_bounds_shortest_output_arr;
 8004edc:	4b1f      	ldr	r3, [pc, #124]	; (8004f5c <IM_SWEEP_UPDATE_TIM_IRQHandler+0xac>)
 8004ede:	edd3 7a00 	vldr	s15, [r3]
 8004ee2:	4b1c      	ldr	r3, [pc, #112]	; (8004f54 <IM_SWEEP_UPDATE_TIM_IRQHandler+0xa4>)
 8004ee4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004ee8:	ee17 2a90 	vmov	r2, s15
 8004eec:	62da      	str	r2, [r3, #44]	; 0x2c
			}
		}
	}

	//SWEEP_TIMER->ARR--;
}
 8004eee:	e029      	b.n	8004f44 <IM_SWEEP_UPDATE_TIM_IRQHandler+0x94>
			OUTPUT_TIMER->ARR++;
 8004ef0:	4b18      	ldr	r3, [pc, #96]	; (8004f54 <IM_SWEEP_UPDATE_TIM_IRQHandler+0xa4>)
 8004ef2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004ef4:	3201      	adds	r2, #1
 8004ef6:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8004ef8:	e024      	b.n	8004f44 <IM_SWEEP_UPDATE_TIM_IRQHandler+0x94>
		if(OUTPUT_TIMER->ARR == 0x1U)
 8004efa:	4b16      	ldr	r3, [pc, #88]	; (8004f54 <IM_SWEEP_UPDATE_TIM_IRQHandler+0xa4>)
 8004efc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004efe:	2b01      	cmp	r3, #1
 8004f00:	d104      	bne.n	8004f0c <IM_SWEEP_UPDATE_TIM_IRQHandler+0x5c>
			OUTPUT_TIMER->ARR = MAX_OUTPUT_ARR;
 8004f02:	4b14      	ldr	r3, [pc, #80]	; (8004f54 <IM_SWEEP_UPDATE_TIM_IRQHandler+0xa4>)
 8004f04:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8004f08:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8004f0a:	e01b      	b.n	8004f44 <IM_SWEEP_UPDATE_TIM_IRQHandler+0x94>
			if(OUTPUT_TIMER->ARR <= sweep_lower_bounds_shortest_output_arr)
 8004f0c:	4b11      	ldr	r3, [pc, #68]	; (8004f54 <IM_SWEEP_UPDATE_TIM_IRQHandler+0xa4>)
 8004f0e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f10:	ee07 3a90 	vmov	s15, r3
 8004f14:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8004f18:	4b10      	ldr	r3, [pc, #64]	; (8004f5c <IM_SWEEP_UPDATE_TIM_IRQHandler+0xac>)
 8004f1a:	edd3 7a00 	vldr	s15, [r3]
 8004f1e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004f22:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004f26:	d809      	bhi.n	8004f3c <IM_SWEEP_UPDATE_TIM_IRQHandler+0x8c>
				OUTPUT_TIMER->ARR = sweep_upper_bounds_longest_output_arr;
 8004f28:	4b0b      	ldr	r3, [pc, #44]	; (8004f58 <IM_SWEEP_UPDATE_TIM_IRQHandler+0xa8>)
 8004f2a:	edd3 7a00 	vldr	s15, [r3]
 8004f2e:	4b09      	ldr	r3, [pc, #36]	; (8004f54 <IM_SWEEP_UPDATE_TIM_IRQHandler+0xa4>)
 8004f30:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004f34:	ee17 2a90 	vmov	r2, s15
 8004f38:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8004f3a:	e003      	b.n	8004f44 <IM_SWEEP_UPDATE_TIM_IRQHandler+0x94>
				OUTPUT_TIMER->ARR--;
 8004f3c:	4b05      	ldr	r3, [pc, #20]	; (8004f54 <IM_SWEEP_UPDATE_TIM_IRQHandler+0xa4>)
 8004f3e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004f40:	3a01      	subs	r2, #1
 8004f42:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8004f44:	bf00      	nop
 8004f46:	46bd      	mov	sp, r7
 8004f48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f4c:	4770      	bx	lr
 8004f4e:	bf00      	nop
 8004f50:	40000c00 	.word	0x40000c00
 8004f54:	40013400 	.word	0x40013400
 8004f58:	20000004 	.word	0x20000004
 8004f5c:	20000000 	.word	0x20000000

08004f60 <IM_BTN1_EXTI14_Handler>:
 *	@param None
 *	@retval None
 *
 */
void IM_BTN1_EXTI14_Handler()
{
 8004f60:	b580      	push	{r7, lr}
 8004f62:	b082      	sub	sp, #8
 8004f64:	af00      	add	r7, sp, #0
	uint16_t interrupt_time = DEBOUNCE_TIMER->CNT;
 8004f66:	4b0f      	ldr	r3, [pc, #60]	; (8004fa4 <IM_BTN1_EXTI14_Handler+0x44>)
 8004f68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f6a:	80fb      	strh	r3, [r7, #6]
	if ((interrupt_time - btn1_last_interrupt_time) > MAX_DEBOUNCE_DELAY)
 8004f6c:	88fb      	ldrh	r3, [r7, #6]
 8004f6e:	4a0e      	ldr	r2, [pc, #56]	; (8004fa8 <IM_BTN1_EXTI14_Handler+0x48>)
 8004f70:	8812      	ldrh	r2, [r2, #0]
 8004f72:	1a9b      	subs	r3, r3, r2
 8004f74:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004f78:	dd0c      	ble.n	8004f94 <IM_BTN1_EXTI14_Handler+0x34>
	{
		if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_14))
 8004f7a:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8004f7e:	f7ff ff71 	bl	8004e64 <LL_EXTI_IsActiveFlag_0_31>
 8004f82:	4603      	mov	r3, r0
 8004f84:	2b00      	cmp	r3, #0
 8004f86:	d005      	beq.n	8004f94 <IM_BTN1_EXTI14_Handler+0x34>
		{

			EM_SetNewEvent(evBlueBtn);
 8004f88:	2001      	movs	r0, #1
 8004f8a:	f7ff f905 	bl	8004198 <EM_SetNewEvent>
			printf("'Blue' BTN1_EXTI14_Pin\n");
 8004f8e:	4807      	ldr	r0, [pc, #28]	; (8004fac <IM_BTN1_EXTI14_Handler+0x4c>)
 8004f90:	f00a fc40 	bl	800f814 <puts>
		}
	}
	btn1_last_interrupt_time = interrupt_time;
 8004f94:	4a04      	ldr	r2, [pc, #16]	; (8004fa8 <IM_BTN1_EXTI14_Handler+0x48>)
 8004f96:	88fb      	ldrh	r3, [r7, #6]
 8004f98:	8013      	strh	r3, [r2, #0]


}
 8004f9a:	bf00      	nop
 8004f9c:	3708      	adds	r7, #8
 8004f9e:	46bd      	mov	sp, r7
 8004fa0:	bd80      	pop	{r7, pc}
 8004fa2:	bf00      	nop
 8004fa4:	40014400 	.word	0x40014400
 8004fa8:	20001ed2 	.word	0x20001ed2
 8004fac:	08013b7c 	.word	0x08013b7c

08004fb0 <IM_BTN2_EXTI15_Handler>:
 *	@param None
 *	@retval None
 *
 */
void IM_BTN2_EXTI15_Handler()
{
 8004fb0:	b580      	push	{r7, lr}
 8004fb2:	b082      	sub	sp, #8
 8004fb4:	af00      	add	r7, sp, #0
	uint16_t interrupt_time = DEBOUNCE_TIMER->CNT;
 8004fb6:	4b0f      	ldr	r3, [pc, #60]	; (8004ff4 <IM_BTN2_EXTI15_Handler+0x44>)
 8004fb8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004fba:	80fb      	strh	r3, [r7, #6]
	if ((interrupt_time - btn2_last_interrupt_time) > MAX_DEBOUNCE_DELAY)
 8004fbc:	88fb      	ldrh	r3, [r7, #6]
 8004fbe:	4a0e      	ldr	r2, [pc, #56]	; (8004ff8 <IM_BTN2_EXTI15_Handler+0x48>)
 8004fc0:	8812      	ldrh	r2, [r2, #0]
 8004fc2:	1a9b      	subs	r3, r3, r2
 8004fc4:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004fc8:	dd0c      	ble.n	8004fe4 <IM_BTN2_EXTI15_Handler+0x34>
	{
		if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_15))
 8004fca:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8004fce:	f7ff ff49 	bl	8004e64 <LL_EXTI_IsActiveFlag_0_31>
 8004fd2:	4603      	mov	r3, r0
 8004fd4:	2b00      	cmp	r3, #0
 8004fd6:	d005      	beq.n	8004fe4 <IM_BTN2_EXTI15_Handler+0x34>
		{
			EM_SetNewEvent(evYellowBtn);
 8004fd8:	2003      	movs	r0, #3
 8004fda:	f7ff f8dd 	bl	8004198 <EM_SetNewEvent>
			printf("'Yellow' BTN2_EXTI15_Pin\n");
 8004fde:	4807      	ldr	r0, [pc, #28]	; (8004ffc <IM_BTN2_EXTI15_Handler+0x4c>)
 8004fe0:	f00a fc18 	bl	800f814 <puts>
		}
	}
	btn2_last_interrupt_time = interrupt_time;
 8004fe4:	4a04      	ldr	r2, [pc, #16]	; (8004ff8 <IM_BTN2_EXTI15_Handler+0x48>)
 8004fe6:	88fb      	ldrh	r3, [r7, #6]
 8004fe8:	8013      	strh	r3, [r2, #0]


}
 8004fea:	bf00      	nop
 8004fec:	3708      	adds	r7, #8
 8004fee:	46bd      	mov	sp, r7
 8004ff0:	bd80      	pop	{r7, pc}
 8004ff2:	bf00      	nop
 8004ff4:	40014400 	.word	0x40014400
 8004ff8:	20001ed4 	.word	0x20001ed4
 8004ffc:	08013b94 	.word	0x08013b94

08005000 <IM_BTN3_EXTI0_Handler>:
 *	@param None
 *	@retval None
 *
 */
void IM_BTN3_EXTI0_Handler()
{
 8005000:	b580      	push	{r7, lr}
 8005002:	b082      	sub	sp, #8
 8005004:	af00      	add	r7, sp, #0
	uint16_t interrupt_time = DEBOUNCE_TIMER->CNT;
 8005006:	4b0e      	ldr	r3, [pc, #56]	; (8005040 <IM_BTN3_EXTI0_Handler+0x40>)
 8005008:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800500a:	80fb      	strh	r3, [r7, #6]
	if ((interrupt_time - btn3_last_interrupt_time) > MAX_DEBOUNCE_DELAY)
 800500c:	88fb      	ldrh	r3, [r7, #6]
 800500e:	4a0d      	ldr	r2, [pc, #52]	; (8005044 <IM_BTN3_EXTI0_Handler+0x44>)
 8005010:	8812      	ldrh	r2, [r2, #0]
 8005012:	1a9b      	subs	r3, r3, r2
 8005014:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005018:	dd0b      	ble.n	8005032 <IM_BTN3_EXTI0_Handler+0x32>
	{
		if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_0))
 800501a:	2001      	movs	r0, #1
 800501c:	f7ff ff22 	bl	8004e64 <LL_EXTI_IsActiveFlag_0_31>
 8005020:	4603      	mov	r3, r0
 8005022:	2b00      	cmp	r3, #0
 8005024:	d005      	beq.n	8005032 <IM_BTN3_EXTI0_Handler+0x32>
		{
			EM_SetNewEvent(evRedBtn);
 8005026:	2004      	movs	r0, #4
 8005028:	f7ff f8b6 	bl	8004198 <EM_SetNewEvent>
			printf("'Red' BTN3_EXTI0_Pin\n");
 800502c:	4806      	ldr	r0, [pc, #24]	; (8005048 <IM_BTN3_EXTI0_Handler+0x48>)
 800502e:	f00a fbf1 	bl	800f814 <puts>
		}
	}
	btn3_last_interrupt_time = interrupt_time;
 8005032:	4a04      	ldr	r2, [pc, #16]	; (8005044 <IM_BTN3_EXTI0_Handler+0x44>)
 8005034:	88fb      	ldrh	r3, [r7, #6]
 8005036:	8013      	strh	r3, [r2, #0]


}
 8005038:	bf00      	nop
 800503a:	3708      	adds	r7, #8
 800503c:	46bd      	mov	sp, r7
 800503e:	bd80      	pop	{r7, pc}
 8005040:	40014400 	.word	0x40014400
 8005044:	20001ed6 	.word	0x20001ed6
 8005048:	08013bb0 	.word	0x08013bb0

0800504c <IM_BTN4_EXTI1_Handler>:
 *	@param None
 *	@retval None
 *
 */
void IM_BTN4_EXTI1_Handler()
{
 800504c:	b580      	push	{r7, lr}
 800504e:	b082      	sub	sp, #8
 8005050:	af00      	add	r7, sp, #0
	uint16_t interrupt_time = DEBOUNCE_TIMER->CNT;
 8005052:	4b0e      	ldr	r3, [pc, #56]	; (800508c <IM_BTN4_EXTI1_Handler+0x40>)
 8005054:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005056:	80fb      	strh	r3, [r7, #6]
	if ((interrupt_time - btn4_last_interrupt_time) > MAX_DEBOUNCE_DELAY)
 8005058:	88fb      	ldrh	r3, [r7, #6]
 800505a:	4a0d      	ldr	r2, [pc, #52]	; (8005090 <IM_BTN4_EXTI1_Handler+0x44>)
 800505c:	8812      	ldrh	r2, [r2, #0]
 800505e:	1a9b      	subs	r3, r3, r2
 8005060:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005064:	dd0b      	ble.n	800507e <IM_BTN4_EXTI1_Handler+0x32>
	{
		if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_1))
 8005066:	2002      	movs	r0, #2
 8005068:	f7ff fefc 	bl	8004e64 <LL_EXTI_IsActiveFlag_0_31>
 800506c:	4603      	mov	r3, r0
 800506e:	2b00      	cmp	r3, #0
 8005070:	d005      	beq.n	800507e <IM_BTN4_EXTI1_Handler+0x32>
		{
			EM_SetNewEvent(evGreenBtn);
 8005072:	2002      	movs	r0, #2
 8005074:	f7ff f890 	bl	8004198 <EM_SetNewEvent>
			printf("'Green' BTN4_EXTI1_Pin\n");
 8005078:	4806      	ldr	r0, [pc, #24]	; (8005094 <IM_BTN4_EXTI1_Handler+0x48>)
 800507a:	f00a fbcb 	bl	800f814 <puts>
		}
	}
	btn4_last_interrupt_time = interrupt_time;
 800507e:	4a04      	ldr	r2, [pc, #16]	; (8005090 <IM_BTN4_EXTI1_Handler+0x44>)
 8005080:	88fb      	ldrh	r3, [r7, #6]
 8005082:	8013      	strh	r3, [r2, #0]


}
 8005084:	bf00      	nop
 8005086:	3708      	adds	r7, #8
 8005088:	46bd      	mov	sp, r7
 800508a:	bd80      	pop	{r7, pc}
 800508c:	40014400 	.word	0x40014400
 8005090:	20001ed8 	.word	0x20001ed8
 8005094:	08013bc8 	.word	0x08013bc8

08005098 <IM_ENC_EXTI2_Handler>:
 *	@param None
 *	@retval None
 *
 */
void IM_ENC_EXTI2_Handler()
{
 8005098:	b580      	push	{r7, lr}
 800509a:	b082      	sub	sp, #8
 800509c:	af00      	add	r7, sp, #0
	uint16_t interrupt_time = DEBOUNCE_TIMER->CNT;
 800509e:	4b0e      	ldr	r3, [pc, #56]	; (80050d8 <IM_ENC_EXTI2_Handler+0x40>)
 80050a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050a2:	80fb      	strh	r3, [r7, #6]
	if ((interrupt_time - encbtn_last_interrupt_time) > MAX_DEBOUNCE_DELAY)
 80050a4:	88fb      	ldrh	r3, [r7, #6]
 80050a6:	4a0d      	ldr	r2, [pc, #52]	; (80050dc <IM_ENC_EXTI2_Handler+0x44>)
 80050a8:	8812      	ldrh	r2, [r2, #0]
 80050aa:	1a9b      	subs	r3, r3, r2
 80050ac:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80050b0:	dd0b      	ble.n	80050ca <IM_ENC_EXTI2_Handler+0x32>
	{
		if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_2))
 80050b2:	2004      	movs	r0, #4
 80050b4:	f7ff fed6 	bl	8004e64 <LL_EXTI_IsActiveFlag_0_31>
 80050b8:	4603      	mov	r3, r0
 80050ba:	2b00      	cmp	r3, #0
 80050bc:	d005      	beq.n	80050ca <IM_ENC_EXTI2_Handler+0x32>
		{
			EM_SetNewEvent(evEncoderPush);
 80050be:	2006      	movs	r0, #6
 80050c0:	f7ff f86a 	bl	8004198 <EM_SetNewEvent>
			printf("'EncoderPush' ENC_EXTI2_Pin\n");
 80050c4:	4806      	ldr	r0, [pc, #24]	; (80050e0 <IM_ENC_EXTI2_Handler+0x48>)
 80050c6:	f00a fba5 	bl	800f814 <puts>
		}
	}
	encbtn_last_interrupt_time = interrupt_time;
 80050ca:	4a04      	ldr	r2, [pc, #16]	; (80050dc <IM_ENC_EXTI2_Handler+0x44>)
 80050cc:	88fb      	ldrh	r3, [r7, #6]
 80050ce:	8013      	strh	r3, [r2, #0]


}
 80050d0:	bf00      	nop
 80050d2:	3708      	adds	r7, #8
 80050d4:	46bd      	mov	sp, r7
 80050d6:	bd80      	pop	{r7, pc}
 80050d8:	40014400 	.word	0x40014400
 80050dc:	20001eda 	.word	0x20001eda
 80050e0:	08013be0 	.word	0x08013be0

080050e4 <IM_ENC_DIRF_Handler>:
 *	@param None
 *	@retval None
 *
 */
void IM_ENC_DIRF_Handler()
{
 80050e4:	b580      	push	{r7, lr}
 80050e6:	af00      	add	r7, sp, #0

	if((TIM1->SR & TIM_SR_DIRF) == TIM_SR_DIRF)
 80050e8:	4b0a      	ldr	r3, [pc, #40]	; (8005114 <IM_ENC_DIRF_Handler+0x30>)
 80050ea:	691b      	ldr	r3, [r3, #16]
 80050ec:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80050f0:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80050f4:	d10b      	bne.n	800510e <IM_ENC_DIRF_Handler+0x2a>
	{
		EM_SetNewEvent(evEncoderSet);
 80050f6:	2005      	movs	r0, #5
 80050f8:	f7ff f84e 	bl	8004198 <EM_SetNewEvent>
		printf("Encoder new direction\n");
 80050fc:	4806      	ldr	r0, [pc, #24]	; (8005118 <IM_ENC_DIRF_Handler+0x34>)
 80050fe:	f00a fb89 	bl	800f814 <puts>
		TIM1->SR &= ~(TIM_SR_DIRF);
 8005102:	4b04      	ldr	r3, [pc, #16]	; (8005114 <IM_ENC_DIRF_Handler+0x30>)
 8005104:	691b      	ldr	r3, [r3, #16]
 8005106:	4a03      	ldr	r2, [pc, #12]	; (8005114 <IM_ENC_DIRF_Handler+0x30>)
 8005108:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800510c:	6113      	str	r3, [r2, #16]

	}
}
 800510e:	bf00      	nop
 8005110:	bd80      	pop	{r7, pc}
 8005112:	bf00      	nop
 8005114:	40012c00 	.word	0x40012c00
 8005118:	08013bfc 	.word	0x08013bfc

0800511c <BO_GetBiasPolarity>:
 *	@param None
 *	@retval None
 *
 */
eBias_Polarity BO_GetBiasPolarity()
{
 800511c:	b480      	push	{r7}
 800511e:	af00      	add	r7, sp, #0
	return eBiasPolarity;
 8005120:	4b03      	ldr	r3, [pc, #12]	; (8005130 <BO_GetBiasPolarity+0x14>)
 8005122:	781b      	ldrb	r3, [r3, #0]
}
 8005124:	4618      	mov	r0, r3
 8005126:	46bd      	mov	sp, r7
 8005128:	f85d 7b04 	ldr.w	r7, [sp], #4
 800512c:	4770      	bx	lr
 800512e:	bf00      	nop
 8005130:	20000009 	.word	0x20000009

08005134 <BO_GetDcBiasEncoderValue>:
 *	@param None
 *	@retval None
 *
 */
uint16_t BO_GetDcBiasEncoderValue()
{
 8005134:	b480      	push	{r7}
 8005136:	af00      	add	r7, sp, #0
	return dc_bias_encoder_value;
 8005138:	4b03      	ldr	r3, [pc, #12]	; (8005148 <BO_GetDcBiasEncoderValue+0x14>)
 800513a:	881b      	ldrh	r3, [r3, #0]
}
 800513c:	4618      	mov	r0, r3
 800513e:	46bd      	mov	sp, r7
 8005140:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005144:	4770      	bx	lr
 8005146:	bf00      	nop
 8005148:	2000000a 	.word	0x2000000a

0800514c <BO_MapEncoderPositionToSignalOutput>:
 *	@param None
 *	@retval None
 *
 */
void BO_MapEncoderPositionToSignalOutput(uint16_t pEncoderValue)
{
 800514c:	b580      	push	{r7, lr}
 800514e:	b082      	sub	sp, #8
 8005150:	af00      	add	r7, sp, #0
 8005152:	4603      	mov	r3, r0
 8005154:	80fb      	strh	r3, [r7, #6]
	// pEncoderValue is reversed for correct rotary encoder operation.
	// However, we want to retain the forward direction value to prevent polarity flip!
	dc_bias_encoder_value = SM_GetEncoderValue(ENCODER_FORWARD);
 8005156:	2000      	movs	r0, #0
 8005158:	f000 ff80 	bl	800605c <SM_GetEncoderValue>
 800515c:	4603      	mov	r3, r0
 800515e:	461a      	mov	r2, r3
 8005160:	4b1b      	ldr	r3, [pc, #108]	; (80051d0 <BO_MapEncoderPositionToSignalOutput+0x84>)
 8005162:	801a      	strh	r2, [r3, #0]

	// apply negative dc bias
	if(pEncoderValue < BIAS_CENTER) {
 8005164:	88fb      	ldrh	r3, [r7, #6]
 8005166:	f5b3 7fc8 	cmp.w	r3, #400	; 0x190
 800516a:	d214      	bcs.n	8005196 <BO_MapEncoderPositionToSignalOutput+0x4a>

		eBiasPolarity = INVERSEBIAS;
 800516c:	4b19      	ldr	r3, [pc, #100]	; (80051d4 <BO_MapEncoderPositionToSignalOutput+0x88>)
 800516e:	2200      	movs	r2, #0
 8005170:	701a      	strb	r2, [r3, #0]


		HAL_DAC_SetValue(	&hdac1,
							DAC1_CHANNEL_2,
							DAC_ALIGN_12B_R,
							((BIAS_CENTER - pEncoderValue) * BIAS_MAG));
 8005172:	88fb      	ldrh	r3, [r7, #6]
 8005174:	f5c3 72c8 	rsb	r2, r3, #400	; 0x190
 8005178:	4613      	mov	r3, r2
 800517a:	009b      	lsls	r3, r3, #2
 800517c:	4413      	add	r3, r2
 800517e:	005b      	lsls	r3, r3, #1
		HAL_DAC_SetValue(	&hdac1,
 8005180:	2200      	movs	r2, #0
 8005182:	2110      	movs	r1, #16
 8005184:	4814      	ldr	r0, [pc, #80]	; (80051d8 <BO_MapEncoderPositionToSignalOutput+0x8c>)
 8005186:	f004 fd6f 	bl	8009c68 <HAL_DAC_SetValue>

		HAL_GPIO_WritePin(	DCBIAS_INVERT_GPIO_Port,
 800518a:	2201      	movs	r2, #1
 800518c:	2108      	movs	r1, #8
 800518e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8005192:	f005 fd2b 	bl	800abec <HAL_GPIO_WritePin>
							DCBIAS_INVERT_Pin,
							GPIO_PIN_SET);
	}
	// apply positive dc bias
	if(pEncoderValue >= BIAS_CENTER) {
 8005196:	88fb      	ldrh	r3, [r7, #6]
 8005198:	f5b3 7fc8 	cmp.w	r3, #400	; 0x190
 800519c:	d314      	bcc.n	80051c8 <BO_MapEncoderPositionToSignalOutput+0x7c>

		eBiasPolarity = NORMALBIAS;
 800519e:	4b0d      	ldr	r3, [pc, #52]	; (80051d4 <BO_MapEncoderPositionToSignalOutput+0x88>)
 80051a0:	2201      	movs	r2, #1
 80051a2:	701a      	strb	r2, [r3, #0]
		//TIM1->CNT = pEncoderValue;

		HAL_DAC_SetValue(	&hdac1,
							DAC1_CHANNEL_2,
							DAC_ALIGN_12B_R,
							((pEncoderValue - BIAS_CENTER) * BIAS_MAG));
 80051a4:	88fb      	ldrh	r3, [r7, #6]
 80051a6:	f5a3 72c8 	sub.w	r2, r3, #400	; 0x190
 80051aa:	4613      	mov	r3, r2
 80051ac:	009b      	lsls	r3, r3, #2
 80051ae:	4413      	add	r3, r2
 80051b0:	005b      	lsls	r3, r3, #1
		HAL_DAC_SetValue(	&hdac1,
 80051b2:	2200      	movs	r2, #0
 80051b4:	2110      	movs	r1, #16
 80051b6:	4808      	ldr	r0, [pc, #32]	; (80051d8 <BO_MapEncoderPositionToSignalOutput+0x8c>)
 80051b8:	f004 fd56 	bl	8009c68 <HAL_DAC_SetValue>

		HAL_GPIO_WritePin(	DCBIAS_INVERT_GPIO_Port,
 80051bc:	2200      	movs	r2, #0
 80051be:	2108      	movs	r1, #8
 80051c0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80051c4:	f005 fd12 	bl	800abec <HAL_GPIO_WritePin>
							DCBIAS_INVERT_Pin,
							GPIO_PIN_RESET);
	}
}
 80051c8:	bf00      	nop
 80051ca:	3708      	adds	r7, #8
 80051cc:	46bd      	mov	sp, r7
 80051ce:	bd80      	pop	{r7, pc}
 80051d0:	2000000a 	.word	0x2000000a
 80051d4:	20000009 	.word	0x20000009
 80051d8:	200026ac 	.word	0x200026ac

080051dc <BO_GetOutputBias>:
 *	@param None
 *	@retval None
 *
 */
uint32_t BO_GetOutputBias()
{
 80051dc:	b580      	push	{r7, lr}
 80051de:	af00      	add	r7, sp, #0
	return HAL_DAC_GetValue(&hdac1, DAC1_CHANNEL_2);
 80051e0:	2110      	movs	r1, #16
 80051e2:	4803      	ldr	r0, [pc, #12]	; (80051f0 <BO_GetOutputBias+0x14>)
 80051e4:	f004 fd86 	bl	8009cf4 <HAL_DAC_GetValue>
 80051e8:	4603      	mov	r3, r0
}
 80051ea:	4618      	mov	r0, r3
 80051ec:	bd80      	pop	{r7, pc}
 80051ee:	bf00      	nop
 80051f0:	200026ac 	.word	0x200026ac

080051f4 <DT_InitRegister>:
 *	@param None
 *	@retval None
 *
 */
void DT_InitRegister()
{
 80051f4:	b480      	push	{r7}
 80051f6:	b083      	sub	sp, #12
 80051f8:	af00      	add	r7, sp, #0
	for(int i = 0; i < MAX_DAC_TIMER_SETTINGS; i++)
 80051fa:	2300      	movs	r3, #0
 80051fc:	607b      	str	r3, [r7, #4]
 80051fe:	e06b      	b.n	80052d8 <DT_InitRegister+0xe4>
	{
		// prevent divide by zero (prescaler)
		if(DacTimerReg[i].psc == 0)
 8005200:	493a      	ldr	r1, [pc, #232]	; (80052ec <DT_InitRegister+0xf8>)
 8005202:	687a      	ldr	r2, [r7, #4]
 8005204:	4613      	mov	r3, r2
 8005206:	009b      	lsls	r3, r3, #2
 8005208:	4413      	add	r3, r2
 800520a:	009b      	lsls	r3, r3, #2
 800520c:	440b      	add	r3, r1
 800520e:	3308      	adds	r3, #8
 8005210:	681b      	ldr	r3, [r3, #0]
 8005212:	2b00      	cmp	r3, #0
 8005214:	d129      	bne.n	800526a <DT_InitRegister+0x76>
			DacTimerReg[i].arr = ((SM_MCLK / DacTimerReg[i].hertz) / SM_FSAMP) * DacTimerReg[i].error;
 8005216:	4935      	ldr	r1, [pc, #212]	; (80052ec <DT_InitRegister+0xf8>)
 8005218:	687a      	ldr	r2, [r7, #4]
 800521a:	4613      	mov	r3, r2
 800521c:	009b      	lsls	r3, r3, #2
 800521e:	4413      	add	r3, r2
 8005220:	009b      	lsls	r3, r3, #2
 8005222:	440b      	add	r3, r1
 8005224:	3304      	adds	r3, #4
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	4a31      	ldr	r2, [pc, #196]	; (80052f0 <DT_InitRegister+0xfc>)
 800522a:	fbb2 f3f3 	udiv	r3, r2, r3
 800522e:	ee07 3a90 	vmov	s15, r3
 8005232:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8005236:	492d      	ldr	r1, [pc, #180]	; (80052ec <DT_InitRegister+0xf8>)
 8005238:	687a      	ldr	r2, [r7, #4]
 800523a:	4613      	mov	r3, r2
 800523c:	009b      	lsls	r3, r3, #2
 800523e:	4413      	add	r3, r2
 8005240:	009b      	lsls	r3, r3, #2
 8005242:	440b      	add	r3, r1
 8005244:	3310      	adds	r3, #16
 8005246:	edd3 7a00 	vldr	s15, [r3]
 800524a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800524e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005252:	ee17 0a90 	vmov	r0, s15
 8005256:	4925      	ldr	r1, [pc, #148]	; (80052ec <DT_InitRegister+0xf8>)
 8005258:	687a      	ldr	r2, [r7, #4]
 800525a:	4613      	mov	r3, r2
 800525c:	009b      	lsls	r3, r3, #2
 800525e:	4413      	add	r3, r2
 8005260:	009b      	lsls	r3, r3, #2
 8005262:	440b      	add	r3, r1
 8005264:	330c      	adds	r3, #12
 8005266:	6018      	str	r0, [r3, #0]
 8005268:	e033      	b.n	80052d2 <DT_InitRegister+0xde>
		else
			DacTimerReg[i].arr = (((SM_MCLK / DacTimerReg[i].hertz) / DacTimerReg[i].psc) / SM_FSAMP) * DacTimerReg[i].error;
 800526a:	4920      	ldr	r1, [pc, #128]	; (80052ec <DT_InitRegister+0xf8>)
 800526c:	687a      	ldr	r2, [r7, #4]
 800526e:	4613      	mov	r3, r2
 8005270:	009b      	lsls	r3, r3, #2
 8005272:	4413      	add	r3, r2
 8005274:	009b      	lsls	r3, r3, #2
 8005276:	440b      	add	r3, r1
 8005278:	3304      	adds	r3, #4
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	4a1c      	ldr	r2, [pc, #112]	; (80052f0 <DT_InitRegister+0xfc>)
 800527e:	fbb2 f1f3 	udiv	r1, r2, r3
 8005282:	481a      	ldr	r0, [pc, #104]	; (80052ec <DT_InitRegister+0xf8>)
 8005284:	687a      	ldr	r2, [r7, #4]
 8005286:	4613      	mov	r3, r2
 8005288:	009b      	lsls	r3, r3, #2
 800528a:	4413      	add	r3, r2
 800528c:	009b      	lsls	r3, r3, #2
 800528e:	4403      	add	r3, r0
 8005290:	3308      	adds	r3, #8
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	fbb1 f3f3 	udiv	r3, r1, r3
 8005298:	ee07 3a90 	vmov	s15, r3
 800529c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80052a0:	4912      	ldr	r1, [pc, #72]	; (80052ec <DT_InitRegister+0xf8>)
 80052a2:	687a      	ldr	r2, [r7, #4]
 80052a4:	4613      	mov	r3, r2
 80052a6:	009b      	lsls	r3, r3, #2
 80052a8:	4413      	add	r3, r2
 80052aa:	009b      	lsls	r3, r3, #2
 80052ac:	440b      	add	r3, r1
 80052ae:	3310      	adds	r3, #16
 80052b0:	edd3 7a00 	vldr	s15, [r3]
 80052b4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80052b8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80052bc:	ee17 0a90 	vmov	r0, s15
 80052c0:	490a      	ldr	r1, [pc, #40]	; (80052ec <DT_InitRegister+0xf8>)
 80052c2:	687a      	ldr	r2, [r7, #4]
 80052c4:	4613      	mov	r3, r2
 80052c6:	009b      	lsls	r3, r3, #2
 80052c8:	4413      	add	r3, r2
 80052ca:	009b      	lsls	r3, r3, #2
 80052cc:	440b      	add	r3, r1
 80052ce:	330c      	adds	r3, #12
 80052d0:	6018      	str	r0, [r3, #0]
	for(int i = 0; i < MAX_DAC_TIMER_SETTINGS; i++)
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	3301      	adds	r3, #1
 80052d6:	607b      	str	r3, [r7, #4]
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	2b0d      	cmp	r3, #13
 80052dc:	dd90      	ble.n	8005200 <DT_InitRegister+0xc>
	}
}
 80052de:	bf00      	nop
 80052e0:	370c      	adds	r7, #12
 80052e2:	46bd      	mov	sp, r7
 80052e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052e8:	4770      	bx	lr
 80052ea:	bf00      	nop
 80052ec:	2000000c 	.word	0x2000000c
 80052f0:	00155cc0 	.word	0x00155cc0

080052f4 <DT_GetRegisterByEnum>:
 *	@param pEnum Enummeration (eFreqSettings_t) search criteria. Not an index
 *	@retval Pointer to the found DacTimeReg_t struct. Null if no result!
 *
 */
DacTimeReg_t* DT_GetRegisterByEnum(eFreqSettings_t pEnum)
{
 80052f4:	b480      	push	{r7}
 80052f6:	b085      	sub	sp, #20
 80052f8:	af00      	add	r7, sp, #0
 80052fa:	6078      	str	r0, [r7, #4]
	for(int i = 0; i < MAX_DAC_TIMER_SETTINGS; i++)
 80052fc:	2300      	movs	r3, #0
 80052fe:	60fb      	str	r3, [r7, #12]
 8005300:	e016      	b.n	8005330 <DT_GetRegisterByEnum+0x3c>
		if(DacTimerReg[i].hertz == pEnum)
 8005302:	4910      	ldr	r1, [pc, #64]	; (8005344 <DT_GetRegisterByEnum+0x50>)
 8005304:	68fa      	ldr	r2, [r7, #12]
 8005306:	4613      	mov	r3, r2
 8005308:	009b      	lsls	r3, r3, #2
 800530a:	4413      	add	r3, r2
 800530c:	009b      	lsls	r3, r3, #2
 800530e:	440b      	add	r3, r1
 8005310:	3304      	adds	r3, #4
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	687a      	ldr	r2, [r7, #4]
 8005316:	429a      	cmp	r2, r3
 8005318:	d107      	bne.n	800532a <DT_GetRegisterByEnum+0x36>
			return &DacTimerReg[i];
 800531a:	68fa      	ldr	r2, [r7, #12]
 800531c:	4613      	mov	r3, r2
 800531e:	009b      	lsls	r3, r3, #2
 8005320:	4413      	add	r3, r2
 8005322:	009b      	lsls	r3, r3, #2
 8005324:	4a07      	ldr	r2, [pc, #28]	; (8005344 <DT_GetRegisterByEnum+0x50>)
 8005326:	4413      	add	r3, r2
 8005328:	e006      	b.n	8005338 <DT_GetRegisterByEnum+0x44>
	for(int i = 0; i < MAX_DAC_TIMER_SETTINGS; i++)
 800532a:	68fb      	ldr	r3, [r7, #12]
 800532c:	3301      	adds	r3, #1
 800532e:	60fb      	str	r3, [r7, #12]
 8005330:	68fb      	ldr	r3, [r7, #12]
 8005332:	2b0d      	cmp	r3, #13
 8005334:	dde5      	ble.n	8005302 <DT_GetRegisterByEnum+0xe>

	return 0;
 8005336:	2300      	movs	r3, #0
}
 8005338:	4618      	mov	r0, r3
 800533a:	3714      	adds	r7, #20
 800533c:	46bd      	mov	sp, r7
 800533e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005342:	4770      	bx	lr
 8005344:	2000000c 	.word	0x2000000c

08005348 <FreqO_ResetLastEncoderValue>:
uint8_t FreqPresetEncoderRange = 56;

uint16_t freq_last_encoder_value = 0;

void FreqO_ResetLastEncoderValue()
{
 8005348:	b480      	push	{r7}
 800534a:	af00      	add	r7, sp, #0
	freq_last_encoder_value = 0;
 800534c:	4b03      	ldr	r3, [pc, #12]	; (800535c <FreqO_ResetLastEncoderValue+0x14>)
 800534e:	2200      	movs	r2, #0
 8005350:	801a      	strh	r2, [r3, #0]
}
 8005352:	bf00      	nop
 8005354:	46bd      	mov	sp, r7
 8005356:	f85d 7b04 	ldr.w	r7, [sp], #4
 800535a:	4770      	bx	lr
 800535c:	20001edc 	.word	0x20001edc

08005360 <FreqO_AdjustFreq>:
 *	@param None
 *	@retval None
 *
 */
void FreqO_AdjustFreq()
{
 8005360:	b580      	push	{r7, lr}
 8005362:	b082      	sub	sp, #8
 8005364:	af00      	add	r7, sp, #0

		OUTPUT_TIMER->ARR = SM_GetEncoderValue(ENCODER_FORWARD); //* FREQ_ENCODER_MIDFREQ_MAG;
 8005366:	2000      	movs	r0, #0
 8005368:	f000 fe78 	bl	800605c <SM_GetEncoderValue>
 800536c:	4603      	mov	r3, r0
 800536e:	461a      	mov	r2, r3
 8005370:	4b10      	ldr	r3, [pc, #64]	; (80053b4 <FreqO_AdjustFreq+0x54>)
 8005372:	62da      	str	r2, [r3, #44]	; 0x2c

		eOutput_mode tmpOut = SM_GetOutputChannel(SYNC_CHANNEL)->func_profile->func;
 8005374:	2001      	movs	r0, #1
 8005376:	f000 fce5 	bl	8005d44 <SM_GetOutputChannel>
 800537a:	4603      	mov	r3, r0
 800537c:	f8d3 31e8 	ldr.w	r3, [r3, #488]	; 0x1e8
 8005380:	781b      	ldrb	r3, [r3, #0]
 8005382:	71fb      	strb	r3, [r7, #7]
		if(tmpOut == PWM_FUNC_MODE)
 8005384:	79fb      	ldrb	r3, [r7, #7]
 8005386:	2b06      	cmp	r3, #6
 8005388:	d110      	bne.n	80053ac <FreqO_AdjustFreq+0x4c>
		{
			// duty cycle of PWM require slower settings to get the
			// same frequency as normal output functions
			TIM3->PSC = 256;
 800538a:	4b0b      	ldr	r3, [pc, #44]	; (80053b8 <FreqO_AdjustFreq+0x58>)
 800538c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8005390:	629a      	str	r2, [r3, #40]	; 0x28
			TIM3->ARR = SM_GetEncoderValue(ENCODER_FORWARD)/2;
 8005392:	2000      	movs	r0, #0
 8005394:	f000 fe62 	bl	800605c <SM_GetEncoderValue>
 8005398:	4603      	mov	r3, r0
 800539a:	085b      	lsrs	r3, r3, #1
 800539c:	b29a      	uxth	r2, r3
 800539e:	4b06      	ldr	r3, [pc, #24]	; (80053b8 <FreqO_AdjustFreq+0x58>)
 80053a0:	62da      	str	r2, [r3, #44]	; 0x2c
			TIM3->CCR1 = TIM3->ARR/2;
 80053a2:	4b05      	ldr	r3, [pc, #20]	; (80053b8 <FreqO_AdjustFreq+0x58>)
 80053a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80053a6:	4a04      	ldr	r2, [pc, #16]	; (80053b8 <FreqO_AdjustFreq+0x58>)
 80053a8:	085b      	lsrs	r3, r3, #1
 80053aa:	6353      	str	r3, [r2, #52]	; 0x34

		}
}
 80053ac:	bf00      	nop
 80053ae:	3708      	adds	r7, #8
 80053b0:	46bd      	mov	sp, r7
 80053b2:	bd80      	pop	{r7, pc}
 80053b4:	40013400 	.word	0x40013400
 80053b8:	40000400 	.word	0x40000400

080053bc <FreqO_MapEncoderPositionToBothOutput>:
 *	@param None
 *	@retval None
 *
 */
void FreqO_MapEncoderPositionToBothOutput(uint16_t pEncValue)
{
 80053bc:	b580      	push	{r7, lr}
 80053be:	b082      	sub	sp, #8
 80053c0:	af00      	add	r7, sp, #0
 80053c2:	4603      	mov	r3, r0
 80053c4:	80fb      	strh	r3, [r7, #6]

	switch(pEncValue)
 80053c6:	88fb      	ldrh	r3, [r7, #6]
 80053c8:	2b38      	cmp	r3, #56	; 0x38
 80053ca:	f200 80b4 	bhi.w	8005536 <FreqO_MapEncoderPositionToBothOutput+0x17a>
 80053ce:	a201      	add	r2, pc, #4	; (adr r2, 80053d4 <FreqO_MapEncoderPositionToBothOutput+0x18>)
 80053d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80053d4:	080054b9 	.word	0x080054b9
 80053d8:	080054b9 	.word	0x080054b9
 80053dc:	080054b9 	.word	0x080054b9
 80053e0:	080054b9 	.word	0x080054b9
 80053e4:	080054c1 	.word	0x080054c1
 80053e8:	080054c1 	.word	0x080054c1
 80053ec:	080054c1 	.word	0x080054c1
 80053f0:	080054c1 	.word	0x080054c1
 80053f4:	080054c9 	.word	0x080054c9
 80053f8:	080054c9 	.word	0x080054c9
 80053fc:	080054c9 	.word	0x080054c9
 8005400:	080054c9 	.word	0x080054c9
 8005404:	080054d1 	.word	0x080054d1
 8005408:	080054d1 	.word	0x080054d1
 800540c:	080054d1 	.word	0x080054d1
 8005410:	080054d1 	.word	0x080054d1
 8005414:	080054d9 	.word	0x080054d9
 8005418:	080054d9 	.word	0x080054d9
 800541c:	080054d9 	.word	0x080054d9
 8005420:	080054d9 	.word	0x080054d9
 8005424:	080054e1 	.word	0x080054e1
 8005428:	080054e1 	.word	0x080054e1
 800542c:	080054e1 	.word	0x080054e1
 8005430:	080054e1 	.word	0x080054e1
 8005434:	080054eb 	.word	0x080054eb
 8005438:	080054eb 	.word	0x080054eb
 800543c:	080054eb 	.word	0x080054eb
 8005440:	080054eb 	.word	0x080054eb
 8005444:	080054f5 	.word	0x080054f5
 8005448:	080054f5 	.word	0x080054f5
 800544c:	080054f5 	.word	0x080054f5
 8005450:	08005537 	.word	0x08005537
 8005454:	080054f5 	.word	0x080054f5
 8005458:	080054ff 	.word	0x080054ff
 800545c:	080054ff 	.word	0x080054ff
 8005460:	080054ff 	.word	0x080054ff
 8005464:	080054ff 	.word	0x080054ff
 8005468:	08005509 	.word	0x08005509
 800546c:	08005509 	.word	0x08005509
 8005470:	08005509 	.word	0x08005509
 8005474:	08005509 	.word	0x08005509
 8005478:	08005513 	.word	0x08005513
 800547c:	08005513 	.word	0x08005513
 8005480:	08005513 	.word	0x08005513
 8005484:	08005513 	.word	0x08005513
 8005488:	0800551d 	.word	0x0800551d
 800548c:	0800551d 	.word	0x0800551d
 8005490:	0800551d 	.word	0x0800551d
 8005494:	0800551d 	.word	0x0800551d
 8005498:	08005527 	.word	0x08005527
 800549c:	08005527 	.word	0x08005527
 80054a0:	08005527 	.word	0x08005527
 80054a4:	08005527 	.word	0x08005527
 80054a8:	0800552f 	.word	0x0800552f
 80054ac:	0800552f 	.word	0x0800552f
 80054b0:	0800552f 	.word	0x0800552f
 80054b4:	0800552f 	.word	0x0800552f
	{
		case 0:
		case 1:
		case 2:
		case 3:
			FreqO_ApplyPreset(FPRESET_1HZ);
 80054b8:	2001      	movs	r0, #1
 80054ba:	f000 f845 	bl	8005548 <FreqO_ApplyPreset>
			break;
 80054be:	e03a      	b.n	8005536 <FreqO_MapEncoderPositionToBothOutput+0x17a>
		case 4:
		case 5:
		case 6:
		case 7:
			FreqO_ApplyPreset(FPRESET_10HZ);
 80054c0:	200a      	movs	r0, #10
 80054c2:	f000 f841 	bl	8005548 <FreqO_ApplyPreset>
			break;
 80054c6:	e036      	b.n	8005536 <FreqO_MapEncoderPositionToBothOutput+0x17a>
		case 8:
		case 9:
		case 10:
		case 11:
			FreqO_ApplyPreset(FPRESET_50HZ);
 80054c8:	2032      	movs	r0, #50	; 0x32
 80054ca:	f000 f83d 	bl	8005548 <FreqO_ApplyPreset>
			break;
 80054ce:	e032      	b.n	8005536 <FreqO_MapEncoderPositionToBothOutput+0x17a>
		case 12:
		case 13:
		case 14:
		case 15:
			FreqO_ApplyPreset(FPRESET_100HZ);
 80054d0:	2064      	movs	r0, #100	; 0x64
 80054d2:	f000 f839 	bl	8005548 <FreqO_ApplyPreset>
			break;
 80054d6:	e02e      	b.n	8005536 <FreqO_MapEncoderPositionToBothOutput+0x17a>
		case 16:
		case 17:
		case 18:
		case 19:
			FreqO_ApplyPreset(FPRESET_250HZ);
 80054d8:	20fa      	movs	r0, #250	; 0xfa
 80054da:	f000 f835 	bl	8005548 <FreqO_ApplyPreset>
			break;
 80054de:	e02a      	b.n	8005536 <FreqO_MapEncoderPositionToBothOutput+0x17a>
		case 20:
		case 21:
		case 22:
		case 23:
			FreqO_ApplyPreset(FPRESET_500HZ);
 80054e0:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80054e4:	f000 f830 	bl	8005548 <FreqO_ApplyPreset>
			break;
 80054e8:	e025      	b.n	8005536 <FreqO_MapEncoderPositionToBothOutput+0x17a>
		case 24:
		case 25:
		case 26:
		case 27:
			FreqO_ApplyPreset(FPRESET_750HZ);
 80054ea:	f240 20ee 	movw	r0, #750	; 0x2ee
 80054ee:	f000 f82b 	bl	8005548 <FreqO_ApplyPreset>
			break;
 80054f2:	e020      	b.n	8005536 <FreqO_MapEncoderPositionToBothOutput+0x17a>
		case 28:
		case 29:
		case 30:
		case 32:
			FreqO_ApplyPreset(FPRESET_1KHZ);
 80054f4:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80054f8:	f000 f826 	bl	8005548 <FreqO_ApplyPreset>
			break;
 80054fc:	e01b      	b.n	8005536 <FreqO_MapEncoderPositionToBothOutput+0x17a>
		case 33:
		case 34:
		case 35:
		case 36:
			FreqO_ApplyPreset(FPRESET_5KHZ);
 80054fe:	f241 3088 	movw	r0, #5000	; 0x1388
 8005502:	f000 f821 	bl	8005548 <FreqO_ApplyPreset>
			break;
 8005506:	e016      	b.n	8005536 <FreqO_MapEncoderPositionToBothOutput+0x17a>
		case 37:
		case 38:
		case 39:
		case 40:
			FreqO_ApplyPreset(FPRESET_10KHZ);
 8005508:	f242 7010 	movw	r0, #10000	; 0x2710
 800550c:	f000 f81c 	bl	8005548 <FreqO_ApplyPreset>
			break;
 8005510:	e011      	b.n	8005536 <FreqO_MapEncoderPositionToBothOutput+0x17a>
		case 41:
		case 42:
		case 43:
		case 44:
			FreqO_ApplyPreset(FPRESET_25KHZ);
 8005512:	f246 10a8 	movw	r0, #25000	; 0x61a8
 8005516:	f000 f817 	bl	8005548 <FreqO_ApplyPreset>
			break;
 800551a:	e00c      	b.n	8005536 <FreqO_MapEncoderPositionToBothOutput+0x17a>
		case 45:
		case 46:
		case 47:
		case 48:
			FreqO_ApplyPreset(FPRESET_50KHZ);
 800551c:	f24c 3050 	movw	r0, #50000	; 0xc350
 8005520:	f000 f812 	bl	8005548 <FreqO_ApplyPreset>
			break;
 8005524:	e007      	b.n	8005536 <FreqO_MapEncoderPositionToBothOutput+0x17a>
		case 49:
		case 50:
		case 51:
		case 52:
			FreqO_ApplyPreset(FPRESET_75KHZ);
 8005526:	4806      	ldr	r0, [pc, #24]	; (8005540 <FreqO_MapEncoderPositionToBothOutput+0x184>)
 8005528:	f000 f80e 	bl	8005548 <FreqO_ApplyPreset>
			break;
 800552c:	e003      	b.n	8005536 <FreqO_MapEncoderPositionToBothOutput+0x17a>
		case 53:
		case 54:
		case 55:
		case 56:
			FreqO_ApplyPreset(FPRESET_100KHZ);
 800552e:	4805      	ldr	r0, [pc, #20]	; (8005544 <FreqO_MapEncoderPositionToBothOutput+0x188>)
 8005530:	f000 f80a 	bl	8005548 <FreqO_ApplyPreset>
			break;
 8005534:	bf00      	nop
		if(tmpFreqIndex > MAX_NUM_FREQ_PRESETS-1) tmpFreqIndex = FPRESET_100KHZ;
		FreqO_ApplyPreset_Fast(_FindFPresetObjectByIndex(tmpFreqIndex));
	}
	freq_last_encoder_value = pEncValue;
	*/
}
 8005536:	bf00      	nop
 8005538:	3708      	adds	r7, #8
 800553a:	46bd      	mov	sp, r7
 800553c:	bd80      	pop	{r7, pc}
 800553e:	bf00      	nop
 8005540:	000124f8 	.word	0x000124f8
 8005544:	000186a0 	.word	0x000186a0

08005548 <FreqO_ApplyPreset>:

 *	@retval None
 *
 */
void FreqO_ApplyPreset(eFreqSettings_t pPresetEnum)
{
 8005548:	b580      	push	{r7, lr}
 800554a:	b086      	sub	sp, #24
 800554c:	af00      	add	r7, sp, #0
 800554e:	6078      	str	r0, [r7, #4]
	DacTimeReg_t* tmpDT = DT_GetRegisterByEnum(pPresetEnum);
 8005550:	6878      	ldr	r0, [r7, #4]
 8005552:	f7ff fecf 	bl	80052f4 <DT_GetRegisterByEnum>
 8005556:	6178      	str	r0, [r7, #20]
	if(tmpDT)
 8005558:	697b      	ldr	r3, [r7, #20]
 800555a:	2b00      	cmp	r3, #0
 800555c:	d02e      	beq.n	80055bc <FreqO_ApplyPreset+0x74>
	{
		OUTPUT_TIMER->PSC = tmpDT->psc;
 800555e:	4a19      	ldr	r2, [pc, #100]	; (80055c4 <FreqO_ApplyPreset+0x7c>)
 8005560:	697b      	ldr	r3, [r7, #20]
 8005562:	689b      	ldr	r3, [r3, #8]
 8005564:	6293      	str	r3, [r2, #40]	; 0x28
		OUTPUT_TIMER->ARR = tmpDT->arr;
 8005566:	4a17      	ldr	r2, [pc, #92]	; (80055c4 <FreqO_ApplyPreset+0x7c>)
 8005568:	697b      	ldr	r3, [r7, #20]
 800556a:	68db      	ldr	r3, [r3, #12]
 800556c:	62d3      	str	r3, [r2, #44]	; 0x2c

		eOutput_mode tmpOut = SM_GetOutputChannel(SYNC_CHANNEL)->func_profile->func;
 800556e:	2001      	movs	r0, #1
 8005570:	f000 fbe8 	bl	8005d44 <SM_GetOutputChannel>
 8005574:	4603      	mov	r3, r0
 8005576:	f8d3 31e8 	ldr.w	r3, [r3, #488]	; 0x1e8
 800557a:	781b      	ldrb	r3, [r3, #0]
 800557c:	74fb      	strb	r3, [r7, #19]
		if(tmpOut == PWM_FUNC_MODE)
 800557e:	7cfb      	ldrb	r3, [r7, #19]
 8005580:	2b06      	cmp	r3, #6
 8005582:	d10d      	bne.n	80055a0 <FreqO_ApplyPreset+0x58>
		{
			// duty cycle of PWM require slower settings to get the
			// same frequency as normal output functions
			TIM3->PSC = 256;
 8005584:	4b10      	ldr	r3, [pc, #64]	; (80055c8 <FreqO_ApplyPreset+0x80>)
 8005586:	f44f 7280 	mov.w	r2, #256	; 0x100
 800558a:	629a      	str	r2, [r3, #40]	; 0x28
			TIM3->ARR = tmpDT->arr/2;
 800558c:	697b      	ldr	r3, [r7, #20]
 800558e:	68db      	ldr	r3, [r3, #12]
 8005590:	4a0d      	ldr	r2, [pc, #52]	; (80055c8 <FreqO_ApplyPreset+0x80>)
 8005592:	085b      	lsrs	r3, r3, #1
 8005594:	62d3      	str	r3, [r2, #44]	; 0x2c
			TIM3->CCR1 = TIM3->ARR/2;
 8005596:	4b0c      	ldr	r3, [pc, #48]	; (80055c8 <FreqO_ApplyPreset+0x80>)
 8005598:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800559a:	4a0b      	ldr	r2, [pc, #44]	; (80055c8 <FreqO_ApplyPreset+0x80>)
 800559c:	085b      	lsrs	r3, r3, #1
 800559e:	6353      	str	r3, [r2, #52]	; 0x34
		}

		//eNewFreqPreset = pPresetEnum;
		FreqProfile_t * tmpFreq = FreqO_FindFPresetObject(pPresetEnum);
 80055a0:	6878      	ldr	r0, [r7, #4]
 80055a2:	f000 f823 	bl	80055ec <FreqO_FindFPresetObject>
 80055a6:	60f8      	str	r0, [r7, #12]
		if(tmpFreq)
 80055a8:	68fb      	ldr	r3, [r7, #12]
 80055aa:	2b00      	cmp	r3, #0
 80055ac:	d003      	beq.n	80055b6 <FreqO_ApplyPreset+0x6e>
		{
			freq_profile = tmpFreq;
 80055ae:	4a07      	ldr	r2, [pc, #28]	; (80055cc <FreqO_ApplyPreset+0x84>)
 80055b0:	68fb      	ldr	r3, [r7, #12]
 80055b2:	6013      	str	r3, [r2, #0]
		}



	}
}
 80055b4:	e002      	b.n	80055bc <FreqO_ApplyPreset+0x74>
			DM_SetErrorDebugMsg("FreqO_ApplyPreset() null pointer error");
 80055b6:	4806      	ldr	r0, [pc, #24]	; (80055d0 <FreqO_ApplyPreset+0x88>)
 80055b8:	f7fb ffe2 	bl	8001580 <DM_SetErrorDebugMsg>
}
 80055bc:	bf00      	nop
 80055be:	3718      	adds	r7, #24
 80055c0:	46bd      	mov	sp, r7
 80055c2:	bd80      	pop	{r7, pc}
 80055c4:	40013400 	.word	0x40013400
 80055c8:	40000400 	.word	0x40000400
 80055cc:	20000198 	.word	0x20000198
 80055d0:	08013c14 	.word	0x08013c14

080055d4 <FreqO_GetFPresetObject>:
 *	@param None
 *	@retval pointer to FreqProfile_t struct
 *
 */
FreqProfile_t * FreqO_GetFPresetObject()
{
 80055d4:	b480      	push	{r7}
 80055d6:	af00      	add	r7, sp, #0
	return freq_profile;
 80055d8:	4b03      	ldr	r3, [pc, #12]	; (80055e8 <FreqO_GetFPresetObject+0x14>)
 80055da:	681b      	ldr	r3, [r3, #0]
}
 80055dc:	4618      	mov	r0, r3
 80055de:	46bd      	mov	sp, r7
 80055e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055e4:	4770      	bx	lr
 80055e6:	bf00      	nop
 80055e8:	20000198 	.word	0x20000198

080055ec <FreqO_FindFPresetObject>:

 *	@retval pointer to FreqProfile_t struct
 *
 */
FreqProfile_t * FreqO_FindFPresetObject(eFreqSettings_t pEnum)
{
 80055ec:	b580      	push	{r7, lr}
 80055ee:	b084      	sub	sp, #16
 80055f0:	af00      	add	r7, sp, #0
 80055f2:	6078      	str	r0, [r7, #4]
	for(int i = 0; i < MAX_NUM_FREQ_PRESETS; i++ )
 80055f4:	2300      	movs	r3, #0
 80055f6:	60fb      	str	r3, [r7, #12]
 80055f8:	e00e      	b.n	8005618 <FreqO_FindFPresetObject+0x2c>
	{
		if(theFreqProfiles[i].hertz == pEnum)
 80055fa:	4a0d      	ldr	r2, [pc, #52]	; (8005630 <FreqO_FindFPresetObject+0x44>)
 80055fc:	68fb      	ldr	r3, [r7, #12]
 80055fe:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8005602:	687a      	ldr	r2, [r7, #4]
 8005604:	429a      	cmp	r2, r3
 8005606:	d104      	bne.n	8005612 <FreqO_FindFPresetObject+0x26>
		{
			return &theFreqProfiles[i];
 8005608:	68fb      	ldr	r3, [r7, #12]
 800560a:	00db      	lsls	r3, r3, #3
 800560c:	4a08      	ldr	r2, [pc, #32]	; (8005630 <FreqO_FindFPresetObject+0x44>)
 800560e:	4413      	add	r3, r2
 8005610:	e009      	b.n	8005626 <FreqO_FindFPresetObject+0x3a>
	for(int i = 0; i < MAX_NUM_FREQ_PRESETS; i++ )
 8005612:	68fb      	ldr	r3, [r7, #12]
 8005614:	3301      	adds	r3, #1
 8005616:	60fb      	str	r3, [r7, #12]
 8005618:	68fb      	ldr	r3, [r7, #12]
 800561a:	2b0d      	cmp	r3, #13
 800561c:	dded      	ble.n	80055fa <FreqO_FindFPresetObject+0xe>
		}
	}
	// error!
	DM_SetErrorDebugMsg("FreqO_FindFPresetObject(): no FPreset obj found");
 800561e:	4805      	ldr	r0, [pc, #20]	; (8005634 <FreqO_FindFPresetObject+0x48>)
 8005620:	f7fb ffae 	bl	8001580 <DM_SetErrorDebugMsg>
	return 0;
 8005624:	2300      	movs	r3, #0
}
 8005626:	4618      	mov	r0, r3
 8005628:	3710      	adds	r7, #16
 800562a:	46bd      	mov	sp, r7
 800562c:	bd80      	pop	{r7, pc}
 800562e:	bf00      	nop
 8005630:	20000128 	.word	0x20000128
 8005634:	08013c3c 	.word	0x08013c3c

08005638 <FreqO_GetFreqPresetEncoderRange>:
 *	@param None
 *	@retval uint8_t
 *
 */
uint8_t FreqO_GetFreqPresetEncoderRange()
{
 8005638:	b480      	push	{r7}
 800563a:	af00      	add	r7, sp, #0
	return FreqPresetEncoderRange;
 800563c:	4b03      	ldr	r3, [pc, #12]	; (800564c <FreqO_GetFreqPresetEncoderRange+0x14>)
 800563e:	781b      	ldrb	r3, [r3, #0]
}
 8005640:	4618      	mov	r0, r3
 8005642:	46bd      	mov	sp, r7
 8005644:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005648:	4770      	bx	lr
 800564a:	bf00      	nop
 800564c:	20000124 	.word	0x20000124

08005650 <FuncO_ResetLastEncoderValue>:
 *	@param None
 *	@retval None
 *
 */
void FuncO_ResetLastEncoderValue()
{
 8005650:	b480      	push	{r7}
 8005652:	af00      	add	r7, sp, #0
	func_last_encoder_value = 0;
 8005654:	4b03      	ldr	r3, [pc, #12]	; (8005664 <FuncO_ResetLastEncoderValue+0x14>)
 8005656:	2200      	movs	r2, #0
 8005658:	801a      	strh	r2, [r3, #0]
}
 800565a:	bf00      	nop
 800565c:	46bd      	mov	sp, r7
 800565e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005662:	4770      	bx	lr
 8005664:	20001f0a 	.word	0x20001f0a

08005668 <FuncO_MapEncoderPositionToSignalOutput>:
 *	@param pEncoderValue rotary encoder value
 *	@retval None
 *
 */
void FuncO_MapEncoderPositionToSignalOutput(uint16_t pEncoderValue)
{
 8005668:	b580      	push	{r7, lr}
 800566a:	b084      	sub	sp, #16
 800566c:	af00      	add	r7, sp, #0
 800566e:	4603      	mov	r3, r0
 8005670:	80fb      	strh	r3, [r7, #6]
	eOutput_mode tmpFunc = SM_GetOutputChannel(SIGNAL_CHANNEL)->func_profile->func;
 8005672:	2000      	movs	r0, #0
 8005674:	f000 fb66 	bl	8005d44 <SM_GetOutputChannel>
 8005678:	4603      	mov	r3, r0
 800567a:	f8d3 31e8 	ldr.w	r3, [r3, #488]	; 0x1e8
 800567e:	781b      	ldrb	r3, [r3, #0]
 8005680:	73fb      	strb	r3, [r7, #15]
	if(pEncoderValue > func_last_encoder_value)
 8005682:	4b15      	ldr	r3, [pc, #84]	; (80056d8 <FuncO_MapEncoderPositionToSignalOutput+0x70>)
 8005684:	881b      	ldrh	r3, [r3, #0]
 8005686:	88fa      	ldrh	r2, [r7, #6]
 8005688:	429a      	cmp	r2, r3
 800568a:	d90c      	bls.n	80056a6 <FuncO_MapEncoderPositionToSignalOutput+0x3e>
	{
		tmpFunc++;
 800568c:	7bfb      	ldrb	r3, [r7, #15]
 800568e:	3301      	adds	r3, #1
 8005690:	73fb      	strb	r3, [r7, #15]
		if(tmpFunc > MAX_NUM_FUNC_PRESETS-1) tmpFunc = PWM_FUNC_MODE;
 8005692:	7bfb      	ldrb	r3, [r7, #15]
 8005694:	2b06      	cmp	r3, #6
 8005696:	d901      	bls.n	800569c <FuncO_MapEncoderPositionToSignalOutput+0x34>
 8005698:	2306      	movs	r3, #6
 800569a:	73fb      	strb	r3, [r7, #15]
		FuncO_ApplyPresetToSignal(tmpFunc);
 800569c:	7bfb      	ldrb	r3, [r7, #15]
 800569e:	4618      	mov	r0, r3
 80056a0:	f000 f856 	bl	8005750 <FuncO_ApplyPresetToSignal>
 80056a4:	e010      	b.n	80056c8 <FuncO_MapEncoderPositionToSignalOutput+0x60>
	}
	else if (pEncoderValue < func_last_encoder_value)
 80056a6:	4b0c      	ldr	r3, [pc, #48]	; (80056d8 <FuncO_MapEncoderPositionToSignalOutput+0x70>)
 80056a8:	881b      	ldrh	r3, [r3, #0]
 80056aa:	88fa      	ldrh	r2, [r7, #6]
 80056ac:	429a      	cmp	r2, r3
 80056ae:	d20b      	bcs.n	80056c8 <FuncO_MapEncoderPositionToSignalOutput+0x60>
	{
		tmpFunc--;
 80056b0:	7bfb      	ldrb	r3, [r7, #15]
 80056b2:	3b01      	subs	r3, #1
 80056b4:	73fb      	strb	r3, [r7, #15]
		if(tmpFunc > MAX_NUM_FUNC_PRESETS-1) tmpFunc = SINE_FUNC_MODE;
 80056b6:	7bfb      	ldrb	r3, [r7, #15]
 80056b8:	2b06      	cmp	r3, #6
 80056ba:	d901      	bls.n	80056c0 <FuncO_MapEncoderPositionToSignalOutput+0x58>
 80056bc:	2300      	movs	r3, #0
 80056be:	73fb      	strb	r3, [r7, #15]
		FuncO_ApplyPresetToSignal(tmpFunc);
 80056c0:	7bfb      	ldrb	r3, [r7, #15]
 80056c2:	4618      	mov	r0, r3
 80056c4:	f000 f844 	bl	8005750 <FuncO_ApplyPresetToSignal>
	}
	func_last_encoder_value = pEncoderValue;
 80056c8:	4a03      	ldr	r2, [pc, #12]	; (80056d8 <FuncO_MapEncoderPositionToSignalOutput+0x70>)
 80056ca:	88fb      	ldrh	r3, [r7, #6]
 80056cc:	8013      	strh	r3, [r2, #0]
}
 80056ce:	bf00      	nop
 80056d0:	3710      	adds	r7, #16
 80056d2:	46bd      	mov	sp, r7
 80056d4:	bd80      	pop	{r7, pc}
 80056d6:	bf00      	nop
 80056d8:	20001f0a 	.word	0x20001f0a

080056dc <FuncO_MapEncoderPositionToSyncOutput>:
 *	@param pEncoderValue rotary encoder value
 *	@retval None
 *
 */
void FuncO_MapEncoderPositionToSyncOutput(uint16_t pEncoderValue)
{
 80056dc:	b580      	push	{r7, lr}
 80056de:	b084      	sub	sp, #16
 80056e0:	af00      	add	r7, sp, #0
 80056e2:	4603      	mov	r3, r0
 80056e4:	80fb      	strh	r3, [r7, #6]
	eOutput_mode tmpFunc = SM_GetOutputChannel(SYNC_CHANNEL)->func_profile->func;
 80056e6:	2001      	movs	r0, #1
 80056e8:	f000 fb2c 	bl	8005d44 <SM_GetOutputChannel>
 80056ec:	4603      	mov	r3, r0
 80056ee:	f8d3 31e8 	ldr.w	r3, [r3, #488]	; 0x1e8
 80056f2:	781b      	ldrb	r3, [r3, #0]
 80056f4:	73fb      	strb	r3, [r7, #15]
	if(pEncoderValue > func_last_encoder_value)
 80056f6:	4b15      	ldr	r3, [pc, #84]	; (800574c <FuncO_MapEncoderPositionToSyncOutput+0x70>)
 80056f8:	881b      	ldrh	r3, [r3, #0]
 80056fa:	88fa      	ldrh	r2, [r7, #6]
 80056fc:	429a      	cmp	r2, r3
 80056fe:	d90c      	bls.n	800571a <FuncO_MapEncoderPositionToSyncOutput+0x3e>
	{
		tmpFunc++;
 8005700:	7bfb      	ldrb	r3, [r7, #15]
 8005702:	3301      	adds	r3, #1
 8005704:	73fb      	strb	r3, [r7, #15]
		if(tmpFunc > MAX_NUM_FUNC_PRESETS-1) tmpFunc = PWM_FUNC_MODE;
 8005706:	7bfb      	ldrb	r3, [r7, #15]
 8005708:	2b06      	cmp	r3, #6
 800570a:	d901      	bls.n	8005710 <FuncO_MapEncoderPositionToSyncOutput+0x34>
 800570c:	2306      	movs	r3, #6
 800570e:	73fb      	strb	r3, [r7, #15]
		FuncO_ApplyPresetToSync(tmpFunc);
 8005710:	7bfb      	ldrb	r3, [r7, #15]
 8005712:	4618      	mov	r0, r3
 8005714:	f000 f87c 	bl	8005810 <FuncO_ApplyPresetToSync>
 8005718:	e010      	b.n	800573c <FuncO_MapEncoderPositionToSyncOutput+0x60>
	}
	else if (pEncoderValue < func_last_encoder_value)
 800571a:	4b0c      	ldr	r3, [pc, #48]	; (800574c <FuncO_MapEncoderPositionToSyncOutput+0x70>)
 800571c:	881b      	ldrh	r3, [r3, #0]
 800571e:	88fa      	ldrh	r2, [r7, #6]
 8005720:	429a      	cmp	r2, r3
 8005722:	d20b      	bcs.n	800573c <FuncO_MapEncoderPositionToSyncOutput+0x60>
	{
		tmpFunc--;
 8005724:	7bfb      	ldrb	r3, [r7, #15]
 8005726:	3b01      	subs	r3, #1
 8005728:	73fb      	strb	r3, [r7, #15]
		if(tmpFunc > MAX_NUM_FUNC_PRESETS-1) tmpFunc = SINE_FUNC_MODE;
 800572a:	7bfb      	ldrb	r3, [r7, #15]
 800572c:	2b06      	cmp	r3, #6
 800572e:	d901      	bls.n	8005734 <FuncO_MapEncoderPositionToSyncOutput+0x58>
 8005730:	2300      	movs	r3, #0
 8005732:	73fb      	strb	r3, [r7, #15]
		FuncO_ApplyPresetToSync(tmpFunc);
 8005734:	7bfb      	ldrb	r3, [r7, #15]
 8005736:	4618      	mov	r0, r3
 8005738:	f000 f86a 	bl	8005810 <FuncO_ApplyPresetToSync>
//		if(tmpFunc == SINE_FUNC_MODE)
//			ENCODER_TIMER->CNT = 20;
	}
	func_last_encoder_value = pEncoderValue;
 800573c:	4a03      	ldr	r2, [pc, #12]	; (800574c <FuncO_MapEncoderPositionToSyncOutput+0x70>)
 800573e:	88fb      	ldrh	r3, [r7, #6]
 8005740:	8013      	strh	r3, [r2, #0]
}
 8005742:	bf00      	nop
 8005744:	3710      	adds	r7, #16
 8005746:	46bd      	mov	sp, r7
 8005748:	bd80      	pop	{r7, pc}
 800574a:	bf00      	nop
 800574c:	20001f0a 	.word	0x20001f0a

08005750 <FuncO_ApplyPresetToSignal>:

 *	@retval None
 *
 */
void FuncO_ApplyPresetToSignal(eOutput_mode pPresetEnum)
{
 8005750:	b590      	push	{r4, r7, lr}
 8005752:	b087      	sub	sp, #28
 8005754:	af02      	add	r7, sp, #8
 8005756:	4603      	mov	r3, r0
 8005758:	71fb      	strb	r3, [r7, #7]
	// set the next function output
	SM_GetOutputChannel(SIGNAL_CHANNEL)->func_profile = &theFuncProfiles[pPresetEnum];
 800575a:	79fc      	ldrb	r4, [r7, #7]
 800575c:	2000      	movs	r0, #0
 800575e:	f000 faf1 	bl	8005d44 <SM_GetOutputChannel>
 8005762:	4601      	mov	r1, r0
 8005764:	00e3      	lsls	r3, r4, #3
 8005766:	4a26      	ldr	r2, [pc, #152]	; (8005800 <FuncO_ApplyPresetToSignal+0xb0>)
 8005768:	4413      	add	r3, r2
 800576a:	f8c1 31e8 	str.w	r3, [r1, #488]	; 0x1e8
	}
	else
	{
	*/
		// copy the lookup table for the next output function in to SignalChannel object
		SM_GetOutputChannel(SIGNAL_CHANNEL)->ref_lut_data = theFuncProfiles[pPresetEnum].lookup_table_data;
 800576e:	79fc      	ldrb	r4, [r7, #7]
 8005770:	2000      	movs	r0, #0
 8005772:	f000 fae7 	bl	8005d44 <SM_GetOutputChannel>
 8005776:	4601      	mov	r1, r0
 8005778:	4a21      	ldr	r2, [pc, #132]	; (8005800 <FuncO_ApplyPresetToSignal+0xb0>)
 800577a:	00e3      	lsls	r3, r4, #3
 800577c:	4413      	add	r3, r2
 800577e:	685b      	ldr	r3, [r3, #4]
 8005780:	604b      	str	r3, [r1, #4]

		// set preset for PGA gain and dsp amplitude adjustment
		eAmpSettings_t eTmpVppPreset = SM_GetOutputChannel(SIGNAL_CHANNEL)->amp_profile->amp_setting;
 8005782:	2000      	movs	r0, #0
 8005784:	f000 fade 	bl	8005d44 <SM_GetOutputChannel>
 8005788:	4603      	mov	r3, r0
 800578a:	f8d3 31ec 	ldr.w	r3, [r3, #492]	; 0x1ec
 800578e:	781b      	ldrb	r3, [r3, #0]
 8005790:	73fb      	strb	r3, [r7, #15]
		VPP_ApplyProfileToSignal(eTmpVppPreset);
 8005792:	7bfb      	ldrb	r3, [r7, #15]
 8005794:	4618      	mov	r0, r3
 8005796:	f000 fd1b 	bl	80061d0 <VPP_ApplyProfileToSignal>

		// pause timer to resync both outputs
		OUTPUT_TIMER->CR1 &= ~(TIM_CR1_CEN);
 800579a:	4b1a      	ldr	r3, [pc, #104]	; (8005804 <FuncO_ApplyPresetToSignal+0xb4>)
 800579c:	681b      	ldr	r3, [r3, #0]
 800579e:	4a19      	ldr	r2, [pc, #100]	; (8005804 <FuncO_ApplyPresetToSignal+0xb4>)
 80057a0:	f023 0301 	bic.w	r3, r3, #1
 80057a4:	6013      	str	r3, [r2, #0]
		//HAL_TIM_Base_Stop(&htim8);

		// restart the DAC with the new data
		HAL_DAC_Stop_DMA(&hdac1, DAC1_CHANNEL_1);
 80057a6:	2100      	movs	r1, #0
 80057a8:	4817      	ldr	r0, [pc, #92]	; (8005808 <FuncO_ApplyPresetToSignal+0xb8>)
 80057aa:	f004 fa07 	bl	8009bbc <HAL_DAC_Stop_DMA>
		HAL_DAC_Start_DMA(&hdac1, DAC1_CHANNEL_1, (uint32_t*)SM_GetOutputChannel(SIGNAL_CHANNEL)->dsp_lut_data, SINE_DATA_SIZE, DAC_ALIGN_12B_R);
 80057ae:	2000      	movs	r0, #0
 80057b0:	f000 fac8 	bl	8005d44 <SM_GetOutputChannel>
 80057b4:	4603      	mov	r3, r0
 80057b6:	f103 0208 	add.w	r2, r3, #8
 80057ba:	2300      	movs	r3, #0
 80057bc:	9300      	str	r3, [sp, #0]
 80057be:	2378      	movs	r3, #120	; 0x78
 80057c0:	2100      	movs	r1, #0
 80057c2:	4811      	ldr	r0, [pc, #68]	; (8005808 <FuncO_ApplyPresetToSignal+0xb8>)
 80057c4:	f004 f938 	bl	8009a38 <HAL_DAC_Start_DMA>

		// restart the the other DAC
		HAL_DAC_Stop_DMA(&hdac2, DAC1_CHANNEL_1);
 80057c8:	2100      	movs	r1, #0
 80057ca:	4810      	ldr	r0, [pc, #64]	; (800580c <FuncO_ApplyPresetToSignal+0xbc>)
 80057cc:	f004 f9f6 	bl	8009bbc <HAL_DAC_Stop_DMA>
		HAL_DAC_Start_DMA(&hdac2, DAC1_CHANNEL_1, (uint32_t*)SM_GetOutputChannel(SYNC_CHANNEL)->dsp_lut_data, SINE_DATA_SIZE, DAC_ALIGN_12B_R);
 80057d0:	2001      	movs	r0, #1
 80057d2:	f000 fab7 	bl	8005d44 <SM_GetOutputChannel>
 80057d6:	4603      	mov	r3, r0
 80057d8:	f103 0208 	add.w	r2, r3, #8
 80057dc:	2300      	movs	r3, #0
 80057de:	9300      	str	r3, [sp, #0]
 80057e0:	2378      	movs	r3, #120	; 0x78
 80057e2:	2100      	movs	r1, #0
 80057e4:	4809      	ldr	r0, [pc, #36]	; (800580c <FuncO_ApplyPresetToSignal+0xbc>)
 80057e6:	f004 f927 	bl	8009a38 <HAL_DAC_Start_DMA>

		// resume timer to resync both outputs
		//HAL_TIM_Base_Start(&htim8);
		OUTPUT_TIMER->CR1 |= (TIM_CR1_CEN);
 80057ea:	4b06      	ldr	r3, [pc, #24]	; (8005804 <FuncO_ApplyPresetToSignal+0xb4>)
 80057ec:	681b      	ldr	r3, [r3, #0]
 80057ee:	4a05      	ldr	r2, [pc, #20]	; (8005804 <FuncO_ApplyPresetToSignal+0xb4>)
 80057f0:	f043 0301 	orr.w	r3, r3, #1
 80057f4:	6013      	str	r3, [r2, #0]

	//}

}
 80057f6:	bf00      	nop
 80057f8:	3714      	adds	r7, #20
 80057fa:	46bd      	mov	sp, r7
 80057fc:	bd90      	pop	{r4, r7, pc}
 80057fe:	bf00      	nop
 8005800:	200001a0 	.word	0x200001a0
 8005804:	40013400 	.word	0x40013400
 8005808:	200026ac 	.word	0x200026ac
 800580c:	20002698 	.word	0x20002698

08005810 <FuncO_ApplyPresetToSync>:

 *	@retval None
 *
 */
void FuncO_ApplyPresetToSync(eOutput_mode pPresetEnum)
{
 8005810:	b590      	push	{r4, r7, lr}
 8005812:	b087      	sub	sp, #28
 8005814:	af02      	add	r7, sp, #8
 8005816:	4603      	mov	r3, r0
 8005818:	71fb      	strb	r3, [r7, #7]
	// set the next output function
	SM_GetOutputChannel(SYNC_CHANNEL)->func_profile = &theFuncProfiles[pPresetEnum];
 800581a:	79fc      	ldrb	r4, [r7, #7]
 800581c:	2001      	movs	r0, #1
 800581e:	f000 fa91 	bl	8005d44 <SM_GetOutputChannel>
 8005822:	4601      	mov	r1, r0
 8005824:	00e3      	lsls	r3, r4, #3
 8005826:	4a42      	ldr	r2, [pc, #264]	; (8005930 <FuncO_ApplyPresetToSync+0x120>)
 8005828:	4413      	add	r3, r2
 800582a:	f8c1 31e8 	str.w	r3, [r1, #488]	; 0x1e8

	if(pPresetEnum == PWM_FUNC_MODE)
 800582e:	79fb      	ldrb	r3, [r7, #7]
 8005830:	2b06      	cmp	r3, #6
 8005832:	d107      	bne.n	8005844 <FuncO_ApplyPresetToSync+0x34>
	{
		// switch output signal from DAC to PWM
		SM_DisableDacToSync();
 8005834:	f000 fc08 	bl	8006048 <SM_DisableDacToSync>
		SM_EnablePwmToSync();
 8005838:	f000 fa9a 	bl	8005d70 <SM_EnablePwmToSync>

		last_output_mode_was_pwm = 1;
 800583c:	4b3d      	ldr	r3, [pc, #244]	; (8005934 <FuncO_ApplyPresetToSync+0x124>)
 800583e:	2201      	movs	r2, #1
 8005840:	701a      	strb	r2, [r3, #0]

		// resume timer to resync both outputs
		//HAL_TIM_Base_Start(&htim8);
		OUTPUT_TIMER->CR1 |= (TIM_CR1_CEN);
	}
}
 8005842:	e071      	b.n	8005928 <FuncO_ApplyPresetToSync+0x118>
	else if(last_output_mode_was_pwm)
 8005844:	4b3b      	ldr	r3, [pc, #236]	; (8005934 <FuncO_ApplyPresetToSync+0x124>)
 8005846:	781b      	ldrb	r3, [r3, #0]
 8005848:	2b00      	cmp	r3, #0
 800584a:	d03a      	beq.n	80058c2 <FuncO_ApplyPresetToSync+0xb2>
		SM_DisablePwmToSync();
 800584c:	f000 fb50 	bl	8005ef0 <SM_DisablePwmToSync>
		SM_EnableDacToSync();
 8005850:	f000 fb5e 	bl	8005f10 <SM_EnableDacToSync>
		SM_GetOutputChannel(SYNC_CHANNEL)->ref_lut_data = theFuncProfiles[pPresetEnum].lookup_table_data;
 8005854:	79fc      	ldrb	r4, [r7, #7]
 8005856:	2001      	movs	r0, #1
 8005858:	f000 fa74 	bl	8005d44 <SM_GetOutputChannel>
 800585c:	4601      	mov	r1, r0
 800585e:	4a34      	ldr	r2, [pc, #208]	; (8005930 <FuncO_ApplyPresetToSync+0x120>)
 8005860:	00e3      	lsls	r3, r4, #3
 8005862:	4413      	add	r3, r2
 8005864:	685b      	ldr	r3, [r3, #4]
 8005866:	604b      	str	r3, [r1, #4]
		eAmpSettings_t eTmpVppPreset = SM_GetOutputChannel(SYNC_CHANNEL)->amp_profile->amp_setting;
 8005868:	2001      	movs	r0, #1
 800586a:	f000 fa6b 	bl	8005d44 <SM_GetOutputChannel>
 800586e:	4603      	mov	r3, r0
 8005870:	f8d3 31ec 	ldr.w	r3, [r3, #492]	; 0x1ec
 8005874:	781b      	ldrb	r3, [r3, #0]
 8005876:	73bb      	strb	r3, [r7, #14]
		VPP_ApplyProfileToSync(eTmpVppPreset);
 8005878:	7bbb      	ldrb	r3, [r7, #14]
 800587a:	4618      	mov	r0, r3
 800587c:	f000 fcd6 	bl	800622c <VPP_ApplyProfileToSync>
		OUTPUT_TIMER->CR1 &= ~(TIM_CR1_CEN);
 8005880:	4b2d      	ldr	r3, [pc, #180]	; (8005938 <FuncO_ApplyPresetToSync+0x128>)
 8005882:	681b      	ldr	r3, [r3, #0]
 8005884:	4a2c      	ldr	r2, [pc, #176]	; (8005938 <FuncO_ApplyPresetToSync+0x128>)
 8005886:	f023 0301 	bic.w	r3, r3, #1
 800588a:	6013      	str	r3, [r2, #0]
		HAL_DAC_Stop_DMA(&hdac1, DAC1_CHANNEL_1);
 800588c:	2100      	movs	r1, #0
 800588e:	482b      	ldr	r0, [pc, #172]	; (800593c <FuncO_ApplyPresetToSync+0x12c>)
 8005890:	f004 f994 	bl	8009bbc <HAL_DAC_Stop_DMA>
		HAL_DAC_Start_DMA(&hdac1, DAC1_CHANNEL_1, (uint32_t*)SM_GetOutputChannel(SIGNAL_CHANNEL)->dsp_lut_data, SINE_DATA_SIZE, DAC_ALIGN_12B_R);
 8005894:	2000      	movs	r0, #0
 8005896:	f000 fa55 	bl	8005d44 <SM_GetOutputChannel>
 800589a:	4603      	mov	r3, r0
 800589c:	f103 0208 	add.w	r2, r3, #8
 80058a0:	2300      	movs	r3, #0
 80058a2:	9300      	str	r3, [sp, #0]
 80058a4:	2378      	movs	r3, #120	; 0x78
 80058a6:	2100      	movs	r1, #0
 80058a8:	4824      	ldr	r0, [pc, #144]	; (800593c <FuncO_ApplyPresetToSync+0x12c>)
 80058aa:	f004 f8c5 	bl	8009a38 <HAL_DAC_Start_DMA>
		OUTPUT_TIMER->CR1 |= (TIM_CR1_CEN);
 80058ae:	4b22      	ldr	r3, [pc, #136]	; (8005938 <FuncO_ApplyPresetToSync+0x128>)
 80058b0:	681b      	ldr	r3, [r3, #0]
 80058b2:	4a21      	ldr	r2, [pc, #132]	; (8005938 <FuncO_ApplyPresetToSync+0x128>)
 80058b4:	f043 0301 	orr.w	r3, r3, #1
 80058b8:	6013      	str	r3, [r2, #0]
		last_output_mode_was_pwm = 0;
 80058ba:	4b1e      	ldr	r3, [pc, #120]	; (8005934 <FuncO_ApplyPresetToSync+0x124>)
 80058bc:	2200      	movs	r2, #0
 80058be:	701a      	strb	r2, [r3, #0]
}
 80058c0:	e032      	b.n	8005928 <FuncO_ApplyPresetToSync+0x118>
		SM_GetOutputChannel(SYNC_CHANNEL)->ref_lut_data = theFuncProfiles[pPresetEnum].lookup_table_data;
 80058c2:	79fc      	ldrb	r4, [r7, #7]
 80058c4:	2001      	movs	r0, #1
 80058c6:	f000 fa3d 	bl	8005d44 <SM_GetOutputChannel>
 80058ca:	4601      	mov	r1, r0
 80058cc:	4a18      	ldr	r2, [pc, #96]	; (8005930 <FuncO_ApplyPresetToSync+0x120>)
 80058ce:	00e3      	lsls	r3, r4, #3
 80058d0:	4413      	add	r3, r2
 80058d2:	685b      	ldr	r3, [r3, #4]
 80058d4:	604b      	str	r3, [r1, #4]
		eAmpSettings_t eTmpVppPreset = SM_GetOutputChannel(SYNC_CHANNEL)->amp_profile->amp_setting;
 80058d6:	2001      	movs	r0, #1
 80058d8:	f000 fa34 	bl	8005d44 <SM_GetOutputChannel>
 80058dc:	4603      	mov	r3, r0
 80058de:	f8d3 31ec 	ldr.w	r3, [r3, #492]	; 0x1ec
 80058e2:	781b      	ldrb	r3, [r3, #0]
 80058e4:	73fb      	strb	r3, [r7, #15]
		VPP_ApplyProfileToSync(eTmpVppPreset);
 80058e6:	7bfb      	ldrb	r3, [r7, #15]
 80058e8:	4618      	mov	r0, r3
 80058ea:	f000 fc9f 	bl	800622c <VPP_ApplyProfileToSync>
		OUTPUT_TIMER->CR1 &= ~(TIM_CR1_CEN);
 80058ee:	4b12      	ldr	r3, [pc, #72]	; (8005938 <FuncO_ApplyPresetToSync+0x128>)
 80058f0:	681b      	ldr	r3, [r3, #0]
 80058f2:	4a11      	ldr	r2, [pc, #68]	; (8005938 <FuncO_ApplyPresetToSync+0x128>)
 80058f4:	f023 0301 	bic.w	r3, r3, #1
 80058f8:	6013      	str	r3, [r2, #0]
		HAL_DAC_Stop_DMA(&hdac1, DAC1_CHANNEL_1);
 80058fa:	2100      	movs	r1, #0
 80058fc:	480f      	ldr	r0, [pc, #60]	; (800593c <FuncO_ApplyPresetToSync+0x12c>)
 80058fe:	f004 f95d 	bl	8009bbc <HAL_DAC_Stop_DMA>
		HAL_DAC_Start_DMA(&hdac1, DAC1_CHANNEL_1, (uint32_t*)SM_GetOutputChannel(SIGNAL_CHANNEL)->dsp_lut_data, SINE_DATA_SIZE, DAC_ALIGN_12B_R);
 8005902:	2000      	movs	r0, #0
 8005904:	f000 fa1e 	bl	8005d44 <SM_GetOutputChannel>
 8005908:	4603      	mov	r3, r0
 800590a:	f103 0208 	add.w	r2, r3, #8
 800590e:	2300      	movs	r3, #0
 8005910:	9300      	str	r3, [sp, #0]
 8005912:	2378      	movs	r3, #120	; 0x78
 8005914:	2100      	movs	r1, #0
 8005916:	4809      	ldr	r0, [pc, #36]	; (800593c <FuncO_ApplyPresetToSync+0x12c>)
 8005918:	f004 f88e 	bl	8009a38 <HAL_DAC_Start_DMA>
		OUTPUT_TIMER->CR1 |= (TIM_CR1_CEN);
 800591c:	4b06      	ldr	r3, [pc, #24]	; (8005938 <FuncO_ApplyPresetToSync+0x128>)
 800591e:	681b      	ldr	r3, [r3, #0]
 8005920:	4a05      	ldr	r2, [pc, #20]	; (8005938 <FuncO_ApplyPresetToSync+0x128>)
 8005922:	f043 0301 	orr.w	r3, r3, #1
 8005926:	6013      	str	r3, [r2, #0]
}
 8005928:	bf00      	nop
 800592a:	3714      	adds	r7, #20
 800592c:	46bd      	mov	sp, r7
 800592e:	bd90      	pop	{r4, r7, pc}
 8005930:	200001a0 	.word	0x200001a0
 8005934:	20001f08 	.word	0x20001f08
 8005938:	40013400 	.word	0x40013400
 800593c:	200026ac 	.word	0x200026ac

08005940 <FuncO_GetFuncPresetEncoderRange>:
 *	@param None
 *	@retval uint8_t
 *
 */
uint8_t FuncO_GetFuncPresetEncoderRange()
{
 8005940:	b480      	push	{r7}
 8005942:	af00      	add	r7, sp, #0
	return FuncPresetEncoderRange;
 8005944:	4b03      	ldr	r3, [pc, #12]	; (8005954 <FuncO_GetFuncPresetEncoderRange+0x14>)
 8005946:	781b      	ldrb	r3, [r3, #0]
}
 8005948:	4618      	mov	r0, r3
 800594a:	46bd      	mov	sp, r7
 800594c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005950:	4770      	bx	lr
 8005952:	bf00      	nop
 8005954:	2000019c 	.word	0x2000019c

08005958 <GO_ResetLastEncoderValue>:
 *	@param None
 *	@retval None
 *
 */
void GO_ResetLastEncoderValue()
{
 8005958:	b480      	push	{r7}
 800595a:	af00      	add	r7, sp, #0
	gain_last_encoder_value = 0;
 800595c:	4b03      	ldr	r3, [pc, #12]	; (800596c <GO_ResetLastEncoderValue+0x14>)
 800595e:	2200      	movs	r2, #0
 8005960:	801a      	strh	r2, [r3, #0]
}
 8005962:	bf00      	nop
 8005964:	46bd      	mov	sp, r7
 8005966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800596a:	4770      	bx	lr
 800596c:	20001f0c 	.word	0x20001f0c

08005970 <GO_MapEncoderPositionToSignalOutput>:
 *	@param None
 *	@retval None
 *
 */
void GO_MapEncoderPositionToSignalOutput(uint16_t pEncoderValue)
{
 8005970:	b580      	push	{r7, lr}
 8005972:	b084      	sub	sp, #16
 8005974:	af00      	add	r7, sp, #0
 8005976:	4603      	mov	r3, r0
 8005978:	80fb      	strh	r3, [r7, #6]
	eGainSettings_t temp_gain = SM_GetOutputChannel(SIGNAL_CHANNEL)->gain_profile->gain;
 800597a:	2000      	movs	r0, #0
 800597c:	f000 f9e2 	bl	8005d44 <SM_GetOutputChannel>
 8005980:	4603      	mov	r3, r0
 8005982:	f8d3 31f0 	ldr.w	r3, [r3, #496]	; 0x1f0
 8005986:	781b      	ldrb	r3, [r3, #0]
 8005988:	73fb      	strb	r3, [r7, #15]
	if(pEncoderValue > gain_last_encoder_value)
 800598a:	4b15      	ldr	r3, [pc, #84]	; (80059e0 <GO_MapEncoderPositionToSignalOutput+0x70>)
 800598c:	881b      	ldrh	r3, [r3, #0]
 800598e:	88fa      	ldrh	r2, [r7, #6]
 8005990:	429a      	cmp	r2, r3
 8005992:	d90c      	bls.n	80059ae <GO_MapEncoderPositionToSignalOutput+0x3e>
	{
		temp_gain++;
 8005994:	7bfb      	ldrb	r3, [r7, #15]
 8005996:	3301      	adds	r3, #1
 8005998:	73fb      	strb	r3, [r7, #15]
		if(temp_gain > MAX_NUM_GAIN_PRESETS-1) temp_gain = SEVEN_GAIN;
 800599a:	7bfb      	ldrb	r3, [r7, #15]
 800599c:	2b07      	cmp	r3, #7
 800599e:	d901      	bls.n	80059a4 <GO_MapEncoderPositionToSignalOutput+0x34>
 80059a0:	2307      	movs	r3, #7
 80059a2:	73fb      	strb	r3, [r7, #15]
		GO_ApplyPresetToSignal(temp_gain);
 80059a4:	7bfb      	ldrb	r3, [r7, #15]
 80059a6:	4618      	mov	r0, r3
 80059a8:	f000 f81c 	bl	80059e4 <GO_ApplyPresetToSignal>
 80059ac:	e010      	b.n	80059d0 <GO_MapEncoderPositionToSignalOutput+0x60>

	}
	else if (pEncoderValue < gain_last_encoder_value)
 80059ae:	4b0c      	ldr	r3, [pc, #48]	; (80059e0 <GO_MapEncoderPositionToSignalOutput+0x70>)
 80059b0:	881b      	ldrh	r3, [r3, #0]
 80059b2:	88fa      	ldrh	r2, [r7, #6]
 80059b4:	429a      	cmp	r2, r3
 80059b6:	d20b      	bcs.n	80059d0 <GO_MapEncoderPositionToSignalOutput+0x60>
	{
		temp_gain--;
 80059b8:	7bfb      	ldrb	r3, [r7, #15]
 80059ba:	3b01      	subs	r3, #1
 80059bc:	73fb      	strb	r3, [r7, #15]
		if(temp_gain > MAX_NUM_GAIN_PRESETS-1) temp_gain = ZERO_GAIN;
 80059be:	7bfb      	ldrb	r3, [r7, #15]
 80059c0:	2b07      	cmp	r3, #7
 80059c2:	d901      	bls.n	80059c8 <GO_MapEncoderPositionToSignalOutput+0x58>
 80059c4:	2300      	movs	r3, #0
 80059c6:	73fb      	strb	r3, [r7, #15]
		GO_ApplyPresetToSignal(temp_gain);
 80059c8:	7bfb      	ldrb	r3, [r7, #15]
 80059ca:	4618      	mov	r0, r3
 80059cc:	f000 f80a 	bl	80059e4 <GO_ApplyPresetToSignal>
	}
	gain_last_encoder_value = pEncoderValue;
 80059d0:	4a03      	ldr	r2, [pc, #12]	; (80059e0 <GO_MapEncoderPositionToSignalOutput+0x70>)
 80059d2:	88fb      	ldrh	r3, [r7, #6]
 80059d4:	8013      	strh	r3, [r2, #0]

	// artifically offset PWM signal above DC
	//BO_SetPwmSignalOffsetForGain(temp_gain);

}
 80059d6:	bf00      	nop
 80059d8:	3710      	adds	r7, #16
 80059da:	46bd      	mov	sp, r7
 80059dc:	bd80      	pop	{r7, pc}
 80059de:	bf00      	nop
 80059e0:	20001f0c 	.word	0x20001f0c

080059e4 <GO_ApplyPresetToSignal>:
 *	@param None
 *	@retval None
 *
 */
void GO_ApplyPresetToSignal(eGainSettings_t pPresetEnum)
{
 80059e4:	b590      	push	{r4, r7, lr}
 80059e6:	b083      	sub	sp, #12
 80059e8:	af00      	add	r7, sp, #0
 80059ea:	4603      	mov	r3, r0
 80059ec:	71fb      	strb	r3, [r7, #7]




	SM_GetOutputChannel(SIGNAL_CHANNEL)->gain_profile = &theGainProfiles[pPresetEnum];
 80059ee:	79fc      	ldrb	r4, [r7, #7]
 80059f0:	2000      	movs	r0, #0
 80059f2:	f000 f9a7 	bl	8005d44 <SM_GetOutputChannel>
 80059f6:	4601      	mov	r1, r0
 80059f8:	4623      	mov	r3, r4
 80059fa:	005b      	lsls	r3, r3, #1
 80059fc:	4423      	add	r3, r4
 80059fe:	4a4f      	ldr	r2, [pc, #316]	; (8005b3c <GO_ApplyPresetToSignal+0x158>)
 8005a00:	4413      	add	r3, r2
 8005a02:	f8c1 31f0 	str.w	r3, [r1, #496]	; 0x1f0

	switch(pPresetEnum)
 8005a06:	79fb      	ldrb	r3, [r7, #7]
 8005a08:	2b07      	cmp	r3, #7
 8005a0a:	f200 8093 	bhi.w	8005b34 <GO_ApplyPresetToSignal+0x150>
 8005a0e:	a201      	add	r2, pc, #4	; (adr r2, 8005a14 <GO_ApplyPresetToSignal+0x30>)
 8005a10:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005a14:	08005a35 	.word	0x08005a35
 8005a18:	08005a55 	.word	0x08005a55
 8005a1c:	08005a75 	.word	0x08005a75
 8005a20:	08005a95 	.word	0x08005a95
 8005a24:	08005ab5 	.word	0x08005ab5
 8005a28:	08005ad5 	.word	0x08005ad5
 8005a2c:	08005af5 	.word	0x08005af5
 8005a30:	08005b15 	.word	0x08005b15
	{
		case ZERO_GAIN:
			HAL_GPIO_WritePin(SG0_GPIO_Port, SG0_Pin, GPIO_PIN_RESET);
 8005a34:	2200      	movs	r2, #0
 8005a36:	2101      	movs	r1, #1
 8005a38:	4841      	ldr	r0, [pc, #260]	; (8005b40 <GO_ApplyPresetToSignal+0x15c>)
 8005a3a:	f005 f8d7 	bl	800abec <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG1_GPIO_Port, SG1_Pin, GPIO_PIN_RESET);
 8005a3e:	2200      	movs	r2, #0
 8005a40:	2120      	movs	r1, #32
 8005a42:	4840      	ldr	r0, [pc, #256]	; (8005b44 <GO_ApplyPresetToSignal+0x160>)
 8005a44:	f005 f8d2 	bl	800abec <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG2_GPIO_Port, SG2_Pin, GPIO_PIN_RESET);
 8005a48:	2200      	movs	r2, #0
 8005a4a:	2110      	movs	r1, #16
 8005a4c:	483d      	ldr	r0, [pc, #244]	; (8005b44 <GO_ApplyPresetToSignal+0x160>)
 8005a4e:	f005 f8cd 	bl	800abec <HAL_GPIO_WritePin>
			break;
 8005a52:	e06f      	b.n	8005b34 <GO_ApplyPresetToSignal+0x150>

		case ONE_GAIN:
			HAL_GPIO_WritePin(SG0_GPIO_Port, SG0_Pin, GPIO_PIN_SET);
 8005a54:	2201      	movs	r2, #1
 8005a56:	2101      	movs	r1, #1
 8005a58:	4839      	ldr	r0, [pc, #228]	; (8005b40 <GO_ApplyPresetToSignal+0x15c>)
 8005a5a:	f005 f8c7 	bl	800abec <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG1_GPIO_Port, SG1_Pin, GPIO_PIN_RESET);
 8005a5e:	2200      	movs	r2, #0
 8005a60:	2120      	movs	r1, #32
 8005a62:	4838      	ldr	r0, [pc, #224]	; (8005b44 <GO_ApplyPresetToSignal+0x160>)
 8005a64:	f005 f8c2 	bl	800abec <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG2_GPIO_Port, SG2_Pin, GPIO_PIN_RESET);
 8005a68:	2200      	movs	r2, #0
 8005a6a:	2110      	movs	r1, #16
 8005a6c:	4835      	ldr	r0, [pc, #212]	; (8005b44 <GO_ApplyPresetToSignal+0x160>)
 8005a6e:	f005 f8bd 	bl	800abec <HAL_GPIO_WritePin>
			break;
 8005a72:	e05f      	b.n	8005b34 <GO_ApplyPresetToSignal+0x150>

		case TWO_GAIN:
			HAL_GPIO_WritePin(SG0_GPIO_Port, SG0_Pin, GPIO_PIN_RESET);
 8005a74:	2200      	movs	r2, #0
 8005a76:	2101      	movs	r1, #1
 8005a78:	4831      	ldr	r0, [pc, #196]	; (8005b40 <GO_ApplyPresetToSignal+0x15c>)
 8005a7a:	f005 f8b7 	bl	800abec <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG1_GPIO_Port, SG1_Pin, GPIO_PIN_SET);
 8005a7e:	2201      	movs	r2, #1
 8005a80:	2120      	movs	r1, #32
 8005a82:	4830      	ldr	r0, [pc, #192]	; (8005b44 <GO_ApplyPresetToSignal+0x160>)
 8005a84:	f005 f8b2 	bl	800abec <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG2_GPIO_Port, SG2_Pin, GPIO_PIN_RESET);
 8005a88:	2200      	movs	r2, #0
 8005a8a:	2110      	movs	r1, #16
 8005a8c:	482d      	ldr	r0, [pc, #180]	; (8005b44 <GO_ApplyPresetToSignal+0x160>)
 8005a8e:	f005 f8ad 	bl	800abec <HAL_GPIO_WritePin>
			break;
 8005a92:	e04f      	b.n	8005b34 <GO_ApplyPresetToSignal+0x150>

		case THREE_GAIN:
			HAL_GPIO_WritePin(SG0_GPIO_Port, SG0_Pin, GPIO_PIN_SET);
 8005a94:	2201      	movs	r2, #1
 8005a96:	2101      	movs	r1, #1
 8005a98:	4829      	ldr	r0, [pc, #164]	; (8005b40 <GO_ApplyPresetToSignal+0x15c>)
 8005a9a:	f005 f8a7 	bl	800abec <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG1_GPIO_Port, SG1_Pin, GPIO_PIN_SET);
 8005a9e:	2201      	movs	r2, #1
 8005aa0:	2120      	movs	r1, #32
 8005aa2:	4828      	ldr	r0, [pc, #160]	; (8005b44 <GO_ApplyPresetToSignal+0x160>)
 8005aa4:	f005 f8a2 	bl	800abec <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG2_GPIO_Port, SG2_Pin, GPIO_PIN_RESET);
 8005aa8:	2200      	movs	r2, #0
 8005aaa:	2110      	movs	r1, #16
 8005aac:	4825      	ldr	r0, [pc, #148]	; (8005b44 <GO_ApplyPresetToSignal+0x160>)
 8005aae:	f005 f89d 	bl	800abec <HAL_GPIO_WritePin>
			break;
 8005ab2:	e03f      	b.n	8005b34 <GO_ApplyPresetToSignal+0x150>

		case FOUR_GAIN:
			HAL_GPIO_WritePin(SG0_GPIO_Port, SG0_Pin, GPIO_PIN_RESET);
 8005ab4:	2200      	movs	r2, #0
 8005ab6:	2101      	movs	r1, #1
 8005ab8:	4821      	ldr	r0, [pc, #132]	; (8005b40 <GO_ApplyPresetToSignal+0x15c>)
 8005aba:	f005 f897 	bl	800abec <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG1_GPIO_Port, SG1_Pin, GPIO_PIN_RESET);
 8005abe:	2200      	movs	r2, #0
 8005ac0:	2120      	movs	r1, #32
 8005ac2:	4820      	ldr	r0, [pc, #128]	; (8005b44 <GO_ApplyPresetToSignal+0x160>)
 8005ac4:	f005 f892 	bl	800abec <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG2_GPIO_Port, SG2_Pin, GPIO_PIN_SET);
 8005ac8:	2201      	movs	r2, #1
 8005aca:	2110      	movs	r1, #16
 8005acc:	481d      	ldr	r0, [pc, #116]	; (8005b44 <GO_ApplyPresetToSignal+0x160>)
 8005ace:	f005 f88d 	bl	800abec <HAL_GPIO_WritePin>
			break;
 8005ad2:	e02f      	b.n	8005b34 <GO_ApplyPresetToSignal+0x150>

		case FIVE_GAIN:
			HAL_GPIO_WritePin(SG0_GPIO_Port, SG0_Pin, GPIO_PIN_SET);
 8005ad4:	2201      	movs	r2, #1
 8005ad6:	2101      	movs	r1, #1
 8005ad8:	4819      	ldr	r0, [pc, #100]	; (8005b40 <GO_ApplyPresetToSignal+0x15c>)
 8005ada:	f005 f887 	bl	800abec <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG1_GPIO_Port, SG1_Pin, GPIO_PIN_RESET);
 8005ade:	2200      	movs	r2, #0
 8005ae0:	2120      	movs	r1, #32
 8005ae2:	4818      	ldr	r0, [pc, #96]	; (8005b44 <GO_ApplyPresetToSignal+0x160>)
 8005ae4:	f005 f882 	bl	800abec <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG2_GPIO_Port, SG2_Pin, GPIO_PIN_SET);
 8005ae8:	2201      	movs	r2, #1
 8005aea:	2110      	movs	r1, #16
 8005aec:	4815      	ldr	r0, [pc, #84]	; (8005b44 <GO_ApplyPresetToSignal+0x160>)
 8005aee:	f005 f87d 	bl	800abec <HAL_GPIO_WritePin>
			break;
 8005af2:	e01f      	b.n	8005b34 <GO_ApplyPresetToSignal+0x150>

		case SIX_GAIN:
			HAL_GPIO_WritePin(SG0_GPIO_Port, SG0_Pin, GPIO_PIN_RESET);
 8005af4:	2200      	movs	r2, #0
 8005af6:	2101      	movs	r1, #1
 8005af8:	4811      	ldr	r0, [pc, #68]	; (8005b40 <GO_ApplyPresetToSignal+0x15c>)
 8005afa:	f005 f877 	bl	800abec <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG1_GPIO_Port, SG1_Pin, GPIO_PIN_SET);
 8005afe:	2201      	movs	r2, #1
 8005b00:	2120      	movs	r1, #32
 8005b02:	4810      	ldr	r0, [pc, #64]	; (8005b44 <GO_ApplyPresetToSignal+0x160>)
 8005b04:	f005 f872 	bl	800abec <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG2_GPIO_Port, SG2_Pin, GPIO_PIN_SET);
 8005b08:	2201      	movs	r2, #1
 8005b0a:	2110      	movs	r1, #16
 8005b0c:	480d      	ldr	r0, [pc, #52]	; (8005b44 <GO_ApplyPresetToSignal+0x160>)
 8005b0e:	f005 f86d 	bl	800abec <HAL_GPIO_WritePin>
			break;
 8005b12:	e00f      	b.n	8005b34 <GO_ApplyPresetToSignal+0x150>

		case SEVEN_GAIN:
			HAL_GPIO_WritePin(SG0_GPIO_Port, SG0_Pin, GPIO_PIN_SET);
 8005b14:	2201      	movs	r2, #1
 8005b16:	2101      	movs	r1, #1
 8005b18:	4809      	ldr	r0, [pc, #36]	; (8005b40 <GO_ApplyPresetToSignal+0x15c>)
 8005b1a:	f005 f867 	bl	800abec <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG1_GPIO_Port, SG1_Pin, GPIO_PIN_SET);
 8005b1e:	2201      	movs	r2, #1
 8005b20:	2120      	movs	r1, #32
 8005b22:	4808      	ldr	r0, [pc, #32]	; (8005b44 <GO_ApplyPresetToSignal+0x160>)
 8005b24:	f005 f862 	bl	800abec <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG2_GPIO_Port, SG2_Pin, GPIO_PIN_SET);
 8005b28:	2201      	movs	r2, #1
 8005b2a:	2110      	movs	r1, #16
 8005b2c:	4805      	ldr	r0, [pc, #20]	; (8005b44 <GO_ApplyPresetToSignal+0x160>)
 8005b2e:	f005 f85d 	bl	800abec <HAL_GPIO_WritePin>
			break;
 8005b32:	bf00      	nop
	}

}
 8005b34:	bf00      	nop
 8005b36:	370c      	adds	r7, #12
 8005b38:	46bd      	mov	sp, r7
 8005b3a:	bd90      	pop	{r4, r7, pc}
 8005b3c:	200001d8 	.word	0x200001d8
 8005b40:	48000400 	.word	0x48000400
 8005b44:	48000800 	.word	0x48000800

08005b48 <SM_Init>:
void _InitOutputChannels();
void _InitNegGainCoefficients();
void _InitGainInDecibels();

void SM_Init()
{
 8005b48:	b580      	push	{r7, lr}
 8005b4a:	af00      	add	r7, sp, #0

	_InitOutputChannels();
 8005b4c:	f000 f89a 	bl	8005c84 <_InitOutputChannels>
	_InitNegGainCoefficients();
 8005b50:	f000 f850 	bl	8005bf4 <_InitNegGainCoefficients>
	_InitGainInDecibels();
 8005b54:	f000 f802 	bl	8005b5c <_InitGainInDecibels>

}
 8005b58:	bf00      	nop
 8005b5a:	bd80      	pop	{r7, pc}

08005b5c <_InitGainInDecibels>:

void _InitGainInDecibels()
{
 8005b5c:	b590      	push	{r4, r7, lr}
 8005b5e:	b085      	sub	sp, #20
 8005b60:	af00      	add	r7, sp, #0

	// =20*LOG10(TARGETVPP/0.001)
	for(int i = 0; i < MAX_VPP_PRESETS; i++)
 8005b62:	2300      	movs	r3, #0
 8005b64:	60fb      	str	r3, [r7, #12]
 8005b66:	e037      	b.n	8005bd8 <_InitGainInDecibels+0x7c>
	{
		float decibel_mvolt_ref = 0.001;
 8005b68:	4b1f      	ldr	r3, [pc, #124]	; (8005be8 <_InitGainInDecibels+0x8c>)
 8005b6a:	60bb      	str	r3, [r7, #8]
		float this_amp_value = theAmpProfiles[i].amp_value;
 8005b6c:	491f      	ldr	r1, [pc, #124]	; (8005bec <_InitGainInDecibels+0x90>)
 8005b6e:	68fa      	ldr	r2, [r7, #12]
 8005b70:	4613      	mov	r3, r2
 8005b72:	00db      	lsls	r3, r3, #3
 8005b74:	1a9b      	subs	r3, r3, r2
 8005b76:	009b      	lsls	r3, r3, #2
 8005b78:	440b      	add	r3, r1
 8005b7a:	3304      	adds	r3, #4
 8005b7c:	681b      	ldr	r3, [r3, #0]
 8005b7e:	607b      	str	r3, [r7, #4]
		float new_gain_decibels = 20 * log10( this_amp_value / decibel_mvolt_ref );
 8005b80:	ed97 7a01 	vldr	s14, [r7, #4]
 8005b84:	edd7 7a02 	vldr	s15, [r7, #8]
 8005b88:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8005b8c:	ee16 0a90 	vmov	r0, s13
 8005b90:	f7fa fd02 	bl	8000598 <__aeabi_f2d>
 8005b94:	4603      	mov	r3, r0
 8005b96:	460c      	mov	r4, r1
 8005b98:	ec44 3b10 	vmov	d0, r3, r4
 8005b9c:	f00b fd94 	bl	80116c8 <log10>
 8005ba0:	ec51 0b10 	vmov	r0, r1, d0
 8005ba4:	f04f 0200 	mov.w	r2, #0
 8005ba8:	4b11      	ldr	r3, [pc, #68]	; (8005bf0 <_InitGainInDecibels+0x94>)
 8005baa:	f7fa fd4d 	bl	8000648 <__aeabi_dmul>
 8005bae:	4603      	mov	r3, r0
 8005bb0:	460c      	mov	r4, r1
 8005bb2:	4618      	mov	r0, r3
 8005bb4:	4621      	mov	r1, r4
 8005bb6:	f7fb f83f 	bl	8000c38 <__aeabi_d2f>
 8005bba:	4603      	mov	r3, r0
 8005bbc:	603b      	str	r3, [r7, #0]
		theAmpProfiles[i].gain_decibels = new_gain_decibels;
 8005bbe:	490b      	ldr	r1, [pc, #44]	; (8005bec <_InitGainInDecibels+0x90>)
 8005bc0:	68fa      	ldr	r2, [r7, #12]
 8005bc2:	4613      	mov	r3, r2
 8005bc4:	00db      	lsls	r3, r3, #3
 8005bc6:	1a9b      	subs	r3, r3, r2
 8005bc8:	009b      	lsls	r3, r3, #2
 8005bca:	440b      	add	r3, r1
 8005bcc:	330c      	adds	r3, #12
 8005bce:	683a      	ldr	r2, [r7, #0]
 8005bd0:	601a      	str	r2, [r3, #0]
	for(int i = 0; i < MAX_VPP_PRESETS; i++)
 8005bd2:	68fb      	ldr	r3, [r7, #12]
 8005bd4:	3301      	adds	r3, #1
 8005bd6:	60fb      	str	r3, [r7, #12]
 8005bd8:	68fb      	ldr	r3, [r7, #12]
 8005bda:	2b61      	cmp	r3, #97	; 0x61
 8005bdc:	ddc4      	ble.n	8005b68 <_InitGainInDecibels+0xc>

	}
}
 8005bde:	bf00      	nop
 8005be0:	3714      	adds	r7, #20
 8005be2:	46bd      	mov	sp, r7
 8005be4:	bd90      	pop	{r4, r7, pc}
 8005be6:	bf00      	nop
 8005be8:	3a83126f 	.word	0x3a83126f
 8005bec:	200001f0 	.word	0x200001f0
 8005bf0:	40340000 	.word	0x40340000

08005bf4 <_InitNegGainCoefficients>:

void _InitNegGainCoefficients()
{
 8005bf4:	b480      	push	{r7}
 8005bf6:	b087      	sub	sp, #28
 8005bf8:	af00      	add	r7, sp, #0

	// =(TARGETVPP/LUTVPP)/GAIN
	for(int i = 0; i < MAX_VPP_PRESETS; i++)
 8005bfa:	2300      	movs	r3, #0
 8005bfc:	617b      	str	r3, [r7, #20]
 8005bfe:	e033      	b.n	8005c68 <_InitNegGainCoefficients+0x74>
	{
		float this_amp_value = theAmpProfiles[i].amp_value;
 8005c00:	491e      	ldr	r1, [pc, #120]	; (8005c7c <_InitNegGainCoefficients+0x88>)
 8005c02:	697a      	ldr	r2, [r7, #20]
 8005c04:	4613      	mov	r3, r2
 8005c06:	00db      	lsls	r3, r3, #3
 8005c08:	1a9b      	subs	r3, r3, r2
 8005c0a:	009b      	lsls	r3, r3, #2
 8005c0c:	440b      	add	r3, r1
 8005c0e:	3304      	adds	r3, #4
 8005c10:	681b      	ldr	r3, [r3, #0]
 8005c12:	613b      	str	r3, [r7, #16]
		float this_lut_vpp = LUT_VPP;
 8005c14:	4b1a      	ldr	r3, [pc, #104]	; (8005c80 <_InitNegGainCoefficients+0x8c>)
 8005c16:	60fb      	str	r3, [r7, #12]
		float this_gain_preset = (float)theAmpProfiles[i].gain_preset;
 8005c18:	4918      	ldr	r1, [pc, #96]	; (8005c7c <_InitNegGainCoefficients+0x88>)
 8005c1a:	697a      	ldr	r2, [r7, #20]
 8005c1c:	4613      	mov	r3, r2
 8005c1e:	00db      	lsls	r3, r3, #3
 8005c20:	1a9b      	subs	r3, r3, r2
 8005c22:	009b      	lsls	r3, r3, #2
 8005c24:	440b      	add	r3, r1
 8005c26:	3308      	adds	r3, #8
 8005c28:	781b      	ldrb	r3, [r3, #0]
 8005c2a:	ee07 3a90 	vmov	s15, r3
 8005c2e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005c32:	edc7 7a02 	vstr	s15, [r7, #8]
		float new_ngc = ( (this_amp_value / this_lut_vpp) / this_gain_preset);
 8005c36:	ed97 7a04 	vldr	s14, [r7, #16]
 8005c3a:	edd7 7a03 	vldr	s15, [r7, #12]
 8005c3e:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8005c42:	ed97 7a02 	vldr	s14, [r7, #8]
 8005c46:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005c4a:	edc7 7a01 	vstr	s15, [r7, #4]
		theAmpProfiles[i].neg_gain_coeff = new_ngc;
 8005c4e:	490b      	ldr	r1, [pc, #44]	; (8005c7c <_InitNegGainCoefficients+0x88>)
 8005c50:	697a      	ldr	r2, [r7, #20]
 8005c52:	4613      	mov	r3, r2
 8005c54:	00db      	lsls	r3, r3, #3
 8005c56:	1a9b      	subs	r3, r3, r2
 8005c58:	009b      	lsls	r3, r3, #2
 8005c5a:	440b      	add	r3, r1
 8005c5c:	3310      	adds	r3, #16
 8005c5e:	687a      	ldr	r2, [r7, #4]
 8005c60:	601a      	str	r2, [r3, #0]
	for(int i = 0; i < MAX_VPP_PRESETS; i++)
 8005c62:	697b      	ldr	r3, [r7, #20]
 8005c64:	3301      	adds	r3, #1
 8005c66:	617b      	str	r3, [r7, #20]
 8005c68:	697b      	ldr	r3, [r7, #20]
 8005c6a:	2b61      	cmp	r3, #97	; 0x61
 8005c6c:	ddc8      	ble.n	8005c00 <_InitNegGainCoefficients+0xc>
	}
}
 8005c6e:	bf00      	nop
 8005c70:	371c      	adds	r7, #28
 8005c72:	46bd      	mov	sp, r7
 8005c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c78:	4770      	bx	lr
 8005c7a:	bf00      	nop
 8005c7c:	200001f0 	.word	0x200001f0
 8005c80:	402ccccd 	.word	0x402ccccd

08005c84 <_InitOutputChannels>:

void _InitOutputChannels()
{
 8005c84:	b480      	push	{r7}
 8005c86:	b083      	sub	sp, #12
 8005c88:	af00      	add	r7, sp, #0
	// initialise the SIGNAL output channel
	SignalChannel.channel = SIGNAL_CHANNEL;
 8005c8a:	4b28      	ldr	r3, [pc, #160]	; (8005d2c <_InitOutputChannels+0xa8>)
 8005c8c:	2200      	movs	r2, #0
 8005c8e:	701a      	strb	r2, [r3, #0]
	SignalChannel.ref_lut_data = theFuncProfiles[SINE_FUNC_MODE].lookup_table_data;
 8005c90:	4b27      	ldr	r3, [pc, #156]	; (8005d30 <_InitOutputChannels+0xac>)
 8005c92:	685b      	ldr	r3, [r3, #4]
 8005c94:	4a25      	ldr	r2, [pc, #148]	; (8005d2c <_InitOutputChannels+0xa8>)
 8005c96:	6053      	str	r3, [r2, #4]
	SignalChannel.func_profile = &theFuncProfiles[eDefaultFuncPreset];
 8005c98:	4b24      	ldr	r3, [pc, #144]	; (8005d2c <_InitOutputChannels+0xa8>)
 8005c9a:	4a25      	ldr	r2, [pc, #148]	; (8005d30 <_InitOutputChannels+0xac>)
 8005c9c:	f8c3 21e8 	str.w	r2, [r3, #488]	; 0x1e8

	for(int i = 0; i < SINE_DATA_SIZE; i++)
 8005ca0:	2300      	movs	r3, #0
 8005ca2:	607b      	str	r3, [r7, #4]
 8005ca4:	e00b      	b.n	8005cbe <_InitOutputChannels+0x3a>
		SignalChannel.dsp_lut_data[i] = sine_data_table_3600[i];
 8005ca6:	4a23      	ldr	r2, [pc, #140]	; (8005d34 <_InitOutputChannels+0xb0>)
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8005cae:	491f      	ldr	r1, [pc, #124]	; (8005d2c <_InitOutputChannels+0xa8>)
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	3302      	adds	r3, #2
 8005cb4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	for(int i = 0; i < SINE_DATA_SIZE; i++)
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	3301      	adds	r3, #1
 8005cbc:	607b      	str	r3, [r7, #4]
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	2b77      	cmp	r3, #119	; 0x77
 8005cc2:	ddf0      	ble.n	8005ca6 <_InitOutputChannels+0x22>

	SignalChannel.amp_profile = &theAmpProfiles[eDefaultVppPreset];
 8005cc4:	4b19      	ldr	r3, [pc, #100]	; (8005d2c <_InitOutputChannels+0xa8>)
 8005cc6:	4a1c      	ldr	r2, [pc, #112]	; (8005d38 <_InitOutputChannels+0xb4>)
 8005cc8:	f8c3 21ec 	str.w	r2, [r3, #492]	; 0x1ec
	SignalChannel.gain_profile = &theGainProfiles[eDefaultGainPreset];
 8005ccc:	4b17      	ldr	r3, [pc, #92]	; (8005d2c <_InitOutputChannels+0xa8>)
 8005cce:	4a1b      	ldr	r2, [pc, #108]	; (8005d3c <_InitOutputChannels+0xb8>)
 8005cd0:	f8c3 21f0 	str.w	r2, [r3, #496]	; 0x1f0

	// initialise the SYNC output channel
	SyncChannel.channel = SYNC_CHANNEL;
 8005cd4:	4b1a      	ldr	r3, [pc, #104]	; (8005d40 <_InitOutputChannels+0xbc>)
 8005cd6:	2201      	movs	r2, #1
 8005cd8:	701a      	strb	r2, [r3, #0]
	SyncChannel.ref_lut_data = theFuncProfiles[SINE_FUNC_MODE].lookup_table_data;
 8005cda:	4b15      	ldr	r3, [pc, #84]	; (8005d30 <_InitOutputChannels+0xac>)
 8005cdc:	685b      	ldr	r3, [r3, #4]
 8005cde:	4a18      	ldr	r2, [pc, #96]	; (8005d40 <_InitOutputChannels+0xbc>)
 8005ce0:	6053      	str	r3, [r2, #4]
	SyncChannel.func_profile = &theFuncProfiles[eDefaultFuncPreset];
 8005ce2:	4b17      	ldr	r3, [pc, #92]	; (8005d40 <_InitOutputChannels+0xbc>)
 8005ce4:	4a12      	ldr	r2, [pc, #72]	; (8005d30 <_InitOutputChannels+0xac>)
 8005ce6:	f8c3 21e8 	str.w	r2, [r3, #488]	; 0x1e8

	for(int i = 0; i < SINE_DATA_SIZE; i++)
 8005cea:	2300      	movs	r3, #0
 8005cec:	603b      	str	r3, [r7, #0]
 8005cee:	e00b      	b.n	8005d08 <_InitOutputChannels+0x84>
		SyncChannel.dsp_lut_data[i] = sine_data_table_3600[i];
 8005cf0:	4a10      	ldr	r2, [pc, #64]	; (8005d34 <_InitOutputChannels+0xb0>)
 8005cf2:	683b      	ldr	r3, [r7, #0]
 8005cf4:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8005cf8:	4911      	ldr	r1, [pc, #68]	; (8005d40 <_InitOutputChannels+0xbc>)
 8005cfa:	683b      	ldr	r3, [r7, #0]
 8005cfc:	3302      	adds	r3, #2
 8005cfe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	for(int i = 0; i < SINE_DATA_SIZE; i++)
 8005d02:	683b      	ldr	r3, [r7, #0]
 8005d04:	3301      	adds	r3, #1
 8005d06:	603b      	str	r3, [r7, #0]
 8005d08:	683b      	ldr	r3, [r7, #0]
 8005d0a:	2b77      	cmp	r3, #119	; 0x77
 8005d0c:	ddf0      	ble.n	8005cf0 <_InitOutputChannels+0x6c>

	SyncChannel.amp_profile = &theAmpProfiles[eDefaultVppPreset];
 8005d0e:	4b0c      	ldr	r3, [pc, #48]	; (8005d40 <_InitOutputChannels+0xbc>)
 8005d10:	4a09      	ldr	r2, [pc, #36]	; (8005d38 <_InitOutputChannels+0xb4>)
 8005d12:	f8c3 21ec 	str.w	r2, [r3, #492]	; 0x1ec
	SyncChannel.gain_profile = &theGainProfiles[eDefaultGainPreset];
 8005d16:	4b0a      	ldr	r3, [pc, #40]	; (8005d40 <_InitOutputChannels+0xbc>)
 8005d18:	4a08      	ldr	r2, [pc, #32]	; (8005d3c <_InitOutputChannels+0xb8>)
 8005d1a:	f8c3 21f0 	str.w	r2, [r3, #496]	; 0x1f0
}
 8005d1e:	bf00      	nop
 8005d20:	370c      	adds	r7, #12
 8005d22:	46bd      	mov	sp, r7
 8005d24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d28:	4770      	bx	lr
 8005d2a:	bf00      	nop
 8005d2c:	200021d4 	.word	0x200021d4
 8005d30:	200001a0 	.word	0x200001a0
 8005d34:	2000152c 	.word	0x2000152c
 8005d38:	20000bac 	.word	0x20000bac
 8005d3c:	200001ed 	.word	0x200001ed
 8005d40:	20001fe0 	.word	0x20001fe0

08005d44 <SM_GetOutputChannel>:

sOutputChannel_t * SM_GetOutputChannel(eOutputChannel_t pChannel)
{
 8005d44:	b480      	push	{r7}
 8005d46:	b083      	sub	sp, #12
 8005d48:	af00      	add	r7, sp, #0
 8005d4a:	4603      	mov	r3, r0
 8005d4c:	71fb      	strb	r3, [r7, #7]
	if(!pChannel)
 8005d4e:	79fb      	ldrb	r3, [r7, #7]
 8005d50:	2b00      	cmp	r3, #0
 8005d52:	d101      	bne.n	8005d58 <SM_GetOutputChannel+0x14>
		return &SignalChannel;
 8005d54:	4b04      	ldr	r3, [pc, #16]	; (8005d68 <SM_GetOutputChannel+0x24>)
 8005d56:	e000      	b.n	8005d5a <SM_GetOutputChannel+0x16>
	else
		return &SyncChannel;
 8005d58:	4b04      	ldr	r3, [pc, #16]	; (8005d6c <SM_GetOutputChannel+0x28>)
}
 8005d5a:	4618      	mov	r0, r3
 8005d5c:	370c      	adds	r7, #12
 8005d5e:	46bd      	mov	sp, r7
 8005d60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d64:	4770      	bx	lr
 8005d66:	bf00      	nop
 8005d68:	200021d4 	.word	0x200021d4
 8005d6c:	20001fe0 	.word	0x20001fe0

08005d70 <SM_EnablePwmToSync>:
 *	@param None
 *	@retval None
 *
 */
void SM_EnablePwmToSync()
{
 8005d70:	b580      	push	{r7, lr}
 8005d72:	b096      	sub	sp, #88	; 0x58
 8005d74:	af00      	add	r7, sp, #0
	TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8005d76:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8005d7a:	2200      	movs	r2, #0
 8005d7c:	601a      	str	r2, [r3, #0]
 8005d7e:	605a      	str	r2, [r3, #4]
 8005d80:	609a      	str	r2, [r3, #8]
 8005d82:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005d84:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8005d88:	2200      	movs	r2, #0
 8005d8a:	601a      	str	r2, [r3, #0]
 8005d8c:	605a      	str	r2, [r3, #4]
 8005d8e:	609a      	str	r2, [r3, #8]
	TIM_OC_InitTypeDef sConfigOC = {0};
 8005d90:	f107 0320 	add.w	r3, r7, #32
 8005d94:	2200      	movs	r2, #0
 8005d96:	601a      	str	r2, [r3, #0]
 8005d98:	605a      	str	r2, [r3, #4]
 8005d9a:	609a      	str	r2, [r3, #8]
 8005d9c:	60da      	str	r2, [r3, #12]
 8005d9e:	611a      	str	r2, [r3, #16]
 8005da0:	615a      	str	r2, [r3, #20]
 8005da2:	619a      	str	r2, [r3, #24]
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005da4:	f107 030c 	add.w	r3, r7, #12
 8005da8:	2200      	movs	r2, #0
 8005daa:	601a      	str	r2, [r3, #0]
 8005dac:	605a      	str	r2, [r3, #4]
 8005dae:	609a      	str	r2, [r3, #8]
 8005db0:	60da      	str	r2, [r3, #12]
 8005db2:	611a      	str	r2, [r3, #16]


	htim3.Instance = TIM3;
 8005db4:	4b4b      	ldr	r3, [pc, #300]	; (8005ee4 <SM_EnablePwmToSync+0x174>)
 8005db6:	4a4c      	ldr	r2, [pc, #304]	; (8005ee8 <SM_EnablePwmToSync+0x178>)
 8005db8:	601a      	str	r2, [r3, #0]
	htim3.Init.Prescaler = 0;
 8005dba:	4b4a      	ldr	r3, [pc, #296]	; (8005ee4 <SM_EnablePwmToSync+0x174>)
 8005dbc:	2200      	movs	r2, #0
 8005dbe:	605a      	str	r2, [r3, #4]
	htim3.Init.CounterMode = TIM_COUNTERMODE_DOWN;
 8005dc0:	4b48      	ldr	r3, [pc, #288]	; (8005ee4 <SM_EnablePwmToSync+0x174>)
 8005dc2:	2210      	movs	r2, #16
 8005dc4:	609a      	str	r2, [r3, #8]
	htim3.Init.Period = 1;
 8005dc6:	4b47      	ldr	r3, [pc, #284]	; (8005ee4 <SM_EnablePwmToSync+0x174>)
 8005dc8:	2201      	movs	r2, #1
 8005dca:	60da      	str	r2, [r3, #12]
	htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV4;
 8005dcc:	4b45      	ldr	r3, [pc, #276]	; (8005ee4 <SM_EnablePwmToSync+0x174>)
 8005dce:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005dd2:	611a      	str	r2, [r3, #16]
	htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8005dd4:	4b43      	ldr	r3, [pc, #268]	; (8005ee4 <SM_EnablePwmToSync+0x174>)
 8005dd6:	2280      	movs	r2, #128	; 0x80
 8005dd8:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8005dda:	4842      	ldr	r0, [pc, #264]	; (8005ee4 <SM_EnablePwmToSync+0x174>)
 8005ddc:	f005 ffa8 	bl	800bd30 <HAL_TIM_Base_Init>
 8005de0:	4603      	mov	r3, r0
 8005de2:	2b00      	cmp	r3, #0
 8005de4:	d001      	beq.n	8005dea <SM_EnablePwmToSync+0x7a>
	{
		Error_Handler();
 8005de6:	f001 fac7 	bl	8007378 <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8005dea:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005dee:	64bb      	str	r3, [r7, #72]	; 0x48
	if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8005df0:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8005df4:	4619      	mov	r1, r3
 8005df6:	483b      	ldr	r0, [pc, #236]	; (8005ee4 <SM_EnablePwmToSync+0x174>)
 8005df8:	f006 fcf6 	bl	800c7e8 <HAL_TIM_ConfigClockSource>
 8005dfc:	4603      	mov	r3, r0
 8005dfe:	2b00      	cmp	r3, #0
 8005e00:	d001      	beq.n	8005e06 <SM_EnablePwmToSync+0x96>
	{
		Error_Handler();
 8005e02:	f001 fab9 	bl	8007378 <Error_Handler>
	}
	if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8005e06:	4837      	ldr	r0, [pc, #220]	; (8005ee4 <SM_EnablePwmToSync+0x174>)
 8005e08:	f006 f87d 	bl	800bf06 <HAL_TIM_PWM_Init>
 8005e0c:	4603      	mov	r3, r0
 8005e0e:	2b00      	cmp	r3, #0
 8005e10:	d001      	beq.n	8005e16 <SM_EnablePwmToSync+0xa6>
	{
		Error_Handler();
 8005e12:	f001 fab1 	bl	8007378 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8005e16:	2320      	movs	r3, #32
 8005e18:	63fb      	str	r3, [r7, #60]	; 0x3c
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005e1a:	2300      	movs	r3, #0
 8005e1c:	647b      	str	r3, [r7, #68]	; 0x44
	if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8005e1e:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8005e22:	4619      	mov	r1, r3
 8005e24:	482f      	ldr	r0, [pc, #188]	; (8005ee4 <SM_EnablePwmToSync+0x174>)
 8005e26:	f007 fa95 	bl	800d354 <HAL_TIMEx_MasterConfigSynchronization>
 8005e2a:	4603      	mov	r3, r0
 8005e2c:	2b00      	cmp	r3, #0
 8005e2e:	d001      	beq.n	8005e34 <SM_EnablePwmToSync+0xc4>
	{
		Error_Handler();
 8005e30:	f001 faa2 	bl	8007378 <Error_Handler>
	}
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8005e34:	2360      	movs	r3, #96	; 0x60
 8005e36:	623b      	str	r3, [r7, #32]
	sConfigOC.Pulse = 0;
 8005e38:	2300      	movs	r3, #0
 8005e3a:	627b      	str	r3, [r7, #36]	; 0x24
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8005e3c:	2300      	movs	r3, #0
 8005e3e:	62bb      	str	r3, [r7, #40]	; 0x28
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8005e40:	2300      	movs	r3, #0
 8005e42:	633b      	str	r3, [r7, #48]	; 0x30
	if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8005e44:	f107 0320 	add.w	r3, r7, #32
 8005e48:	2200      	movs	r2, #0
 8005e4a:	4619      	mov	r1, r3
 8005e4c:	4825      	ldr	r0, [pc, #148]	; (8005ee4 <SM_EnablePwmToSync+0x174>)
 8005e4e:	f006 fbbb 	bl	800c5c8 <HAL_TIM_PWM_ConfigChannel>
 8005e52:	4603      	mov	r3, r0
 8005e54:	2b00      	cmp	r3, #0
 8005e56:	d001      	beq.n	8005e5c <SM_EnablePwmToSync+0xec>
	{
		Error_Handler();
 8005e58:	f001 fa8e 	bl	8007378 <Error_Handler>
	}


	// Timer Post Initialization

	__HAL_RCC_GPIOA_CLK_ENABLE();
 8005e5c:	4b23      	ldr	r3, [pc, #140]	; (8005eec <SM_EnablePwmToSync+0x17c>)
 8005e5e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005e60:	4a22      	ldr	r2, [pc, #136]	; (8005eec <SM_EnablePwmToSync+0x17c>)
 8005e62:	f043 0301 	orr.w	r3, r3, #1
 8005e66:	64d3      	str	r3, [r2, #76]	; 0x4c
 8005e68:	4b20      	ldr	r3, [pc, #128]	; (8005eec <SM_EnablePwmToSync+0x17c>)
 8005e6a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005e6c:	f003 0301 	and.w	r3, r3, #1
 8005e70:	60bb      	str	r3, [r7, #8]
 8005e72:	68bb      	ldr	r3, [r7, #8]
	/**TIM3 GPIO Configuration
	PA4     ------> TIM3_CH2
	*/
	GPIO_InitStruct.Pin = GPIO_PIN_6;
 8005e74:	2340      	movs	r3, #64	; 0x40
 8005e76:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005e78:	2302      	movs	r3, #2
 8005e7a:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005e7c:	2300      	movs	r3, #0
 8005e7e:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005e80:	2300      	movs	r3, #0
 8005e82:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8005e84:	2302      	movs	r3, #2
 8005e86:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005e88:	f107 030c 	add.w	r3, r7, #12
 8005e8c:	4619      	mov	r1, r3
 8005e8e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8005e92:	f004 fc47 	bl	800a724 <HAL_GPIO_Init>


	// TIM3_MspInit 0

	/* TIM3 clock enable */
	__HAL_RCC_TIM3_CLK_ENABLE();
 8005e96:	4b15      	ldr	r3, [pc, #84]	; (8005eec <SM_EnablePwmToSync+0x17c>)
 8005e98:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005e9a:	4a14      	ldr	r2, [pc, #80]	; (8005eec <SM_EnablePwmToSync+0x17c>)
 8005e9c:	f043 0302 	orr.w	r3, r3, #2
 8005ea0:	6593      	str	r3, [r2, #88]	; 0x58
 8005ea2:	4b12      	ldr	r3, [pc, #72]	; (8005eec <SM_EnablePwmToSync+0x17c>)
 8005ea4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005ea6:	f003 0302 	and.w	r3, r3, #2
 8005eaa:	607b      	str	r3, [r7, #4]
 8005eac:	687b      	ldr	r3, [r7, #4]

	/* TIM3 interrupt Init */
	HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8005eae:	2200      	movs	r2, #0
 8005eb0:	2100      	movs	r1, #0
 8005eb2:	201d      	movs	r0, #29
 8005eb4:	f003 fd09 	bl	80098ca <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8005eb8:	201d      	movs	r0, #29
 8005eba:	f003 fd20 	bl	80098fe <HAL_NVIC_EnableIRQ>
	/* USER CODE BEGIN TIM3_MspInit 1 */

	/* USER CODE END TIM3_MspInit 1 */

	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 8005ebe:	2100      	movs	r1, #0
 8005ec0:	4808      	ldr	r0, [pc, #32]	; (8005ee4 <SM_EnablePwmToSync+0x174>)
 8005ec2:	f006 f881 	bl	800bfc8 <HAL_TIM_PWM_Start>
	GO_ApplyPresetToSignal(eDefaultGainPreset);
 8005ec6:	2007      	movs	r0, #7
 8005ec8:	f7ff fd8c 	bl	80059e4 <GO_ApplyPresetToSignal>
	// 50% duty cycle
	TIM3->CCR1 = 32768;
 8005ecc:	4b06      	ldr	r3, [pc, #24]	; (8005ee8 <SM_EnablePwmToSync+0x178>)
 8005ece:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8005ed2:	635a      	str	r2, [r3, #52]	; 0x34
	TIM3->ARR = 65535;
 8005ed4:	4b04      	ldr	r3, [pc, #16]	; (8005ee8 <SM_EnablePwmToSync+0x178>)
 8005ed6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005eda:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8005edc:	bf00      	nop
 8005ede:	3758      	adds	r7, #88	; 0x58
 8005ee0:	46bd      	mov	sp, r7
 8005ee2:	bd80      	pop	{r7, pc}
 8005ee4:	20001f90 	.word	0x20001f90
 8005ee8:	40000400 	.word	0x40000400
 8005eec:	40021000 	.word	0x40021000

08005ef0 <SM_DisablePwmToSync>:
 *	@param None
 *	@retval None
 *
 */
void SM_DisablePwmToSync()
{
 8005ef0:	b580      	push	{r7, lr}
 8005ef2:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN TIM3_MspDeInit 0 */

	/* USER CODE END TIM3_MspDeInit 0 */
	/* Peripheral clock disable */
	__HAL_RCC_TIM3_CLK_DISABLE();
 8005ef4:	4b05      	ldr	r3, [pc, #20]	; (8005f0c <SM_DisablePwmToSync+0x1c>)
 8005ef6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005ef8:	4a04      	ldr	r2, [pc, #16]	; (8005f0c <SM_DisablePwmToSync+0x1c>)
 8005efa:	f023 0302 	bic.w	r3, r3, #2
 8005efe:	6593      	str	r3, [r2, #88]	; 0x58

	/* TIM3 interrupt Deinit */
	HAL_NVIC_DisableIRQ(TIM3_IRQn);
 8005f00:	201d      	movs	r0, #29
 8005f02:	f003 fd0a 	bl	800991a <HAL_NVIC_DisableIRQ>
	/* USER CODE BEGIN TIM3_MspDeInit 1 */

	/* USER CODE END TIM3_MspDeInit 1 */
}
 8005f06:	bf00      	nop
 8005f08:	bd80      	pop	{r7, pc}
 8005f0a:	bf00      	nop
 8005f0c:	40021000 	.word	0x40021000

08005f10 <SM_EnableDacToSync>:
 *	@param None
 *	@retval None
 *
 */
void SM_EnableDacToSync()
{
 8005f10:	b580      	push	{r7, lr}
 8005f12:	b0b0      	sub	sp, #192	; 0xc0
 8005f14:	af00      	add	r7, sp, #0
	DAC_ChannelConfTypeDef sConfig = {0};
 8005f16:	f107 0390 	add.w	r3, r7, #144	; 0x90
 8005f1a:	2230      	movs	r2, #48	; 0x30
 8005f1c:	2100      	movs	r1, #0
 8005f1e:	4618      	mov	r0, r3
 8005f20:	f008 ffb8 	bl	800ee94 <memset>
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005f24:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8005f28:	2200      	movs	r2, #0
 8005f2a:	601a      	str	r2, [r3, #0]
 8005f2c:	605a      	str	r2, [r3, #4]
 8005f2e:	609a      	str	r2, [r3, #8]
 8005f30:	60da      	str	r2, [r3, #12]
 8005f32:	611a      	str	r2, [r3, #16]
	DAC_HandleTypeDef hdac2;
	DMA_HandleTypeDef hdma_dac2_ch1;
	/** DAC Initialization
	*/
	hdac2.Instance = DAC2;
 8005f34:	4b41      	ldr	r3, [pc, #260]	; (800603c <SM_EnableDacToSync+0x12c>)
 8005f36:	66bb      	str	r3, [r7, #104]	; 0x68
	if (HAL_DAC_Init(&hdac2) != HAL_OK)
 8005f38:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8005f3c:	4618      	mov	r0, r3
 8005f3e:	f003 fd06 	bl	800994e <HAL_DAC_Init>
 8005f42:	4603      	mov	r3, r0
 8005f44:	2b00      	cmp	r3, #0
 8005f46:	d001      	beq.n	8005f4c <SM_EnableDacToSync+0x3c>
	{
		Error_Handler();
 8005f48:	f001 fa16 	bl	8007378 <Error_Handler>
	}
	/** DAC channel OUT1 config
	*/
	sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 8005f4c:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8005f50:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
	sConfig.DAC_DMADoubleDataMode = DISABLE;
 8005f54:	2300      	movs	r3, #0
 8005f56:	f887 3094 	strb.w	r3, [r7, #148]	; 0x94
	sConfig.DAC_SignedFormat = DISABLE;
 8005f5a:	2300      	movs	r3, #0
 8005f5c:	f887 3095 	strb.w	r3, [r7, #149]	; 0x95
	sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8005f60:	2300      	movs	r3, #0
 8005f62:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
	sConfig.DAC_Trigger = DAC_TRIGGER_T8_TRGO;
 8005f66:	2306      	movs	r3, #6
 8005f68:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
	sConfig.DAC_Trigger2 = DAC_TRIGGER_NONE;
 8005f6c:	2300      	movs	r3, #0
 8005f6e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
	sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8005f72:	2300      	movs	r3, #0
 8005f74:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
	sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_DISABLE;
 8005f78:	2301      	movs	r3, #1
 8005f7a:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
	sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8005f7e:	2300      	movs	r3, #0
 8005f80:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
	if (HAL_DAC_ConfigChannel(&hdac2, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8005f84:	f107 0190 	add.w	r1, r7, #144	; 0x90
 8005f88:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8005f8c:	2200      	movs	r2, #0
 8005f8e:	4618      	mov	r0, r3
 8005f90:	f003 fec6 	bl	8009d20 <HAL_DAC_ConfigChannel>
 8005f94:	4603      	mov	r3, r0
 8005f96:	2b00      	cmp	r3, #0
 8005f98:	d001      	beq.n	8005f9e <SM_EnableDacToSync+0x8e>
	{
		Error_Handler();
 8005f9a:	f001 f9ed 	bl	8007378 <Error_Handler>

	/* USER CODE BEGIN DAC2_MspInit 0 */

	/* USER CODE END DAC2_MspInit 0 */
	/* DAC2 clock enable */
	__HAL_RCC_DAC2_CLK_ENABLE();
 8005f9e:	4b28      	ldr	r3, [pc, #160]	; (8006040 <SM_EnableDacToSync+0x130>)
 8005fa0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005fa2:	4a27      	ldr	r2, [pc, #156]	; (8006040 <SM_EnableDacToSync+0x130>)
 8005fa4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005fa8:	64d3      	str	r3, [r2, #76]	; 0x4c
 8005faa:	4b25      	ldr	r3, [pc, #148]	; (8006040 <SM_EnableDacToSync+0x130>)
 8005fac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005fae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005fb2:	607b      	str	r3, [r7, #4]
 8005fb4:	687b      	ldr	r3, [r7, #4]

	__HAL_RCC_GPIOA_CLK_ENABLE();
 8005fb6:	4b22      	ldr	r3, [pc, #136]	; (8006040 <SM_EnableDacToSync+0x130>)
 8005fb8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005fba:	4a21      	ldr	r2, [pc, #132]	; (8006040 <SM_EnableDacToSync+0x130>)
 8005fbc:	f043 0301 	orr.w	r3, r3, #1
 8005fc0:	64d3      	str	r3, [r2, #76]	; 0x4c
 8005fc2:	4b1f      	ldr	r3, [pc, #124]	; (8006040 <SM_EnableDacToSync+0x130>)
 8005fc4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005fc6:	f003 0301 	and.w	r3, r3, #1
 8005fca:	603b      	str	r3, [r7, #0]
 8005fcc:	683b      	ldr	r3, [r7, #0]
	/**DAC2 GPIO Configuration
	PA6     ------> DAC2_OUT1
	*/
	GPIO_InitStruct.Pin = GPIO_PIN_6;
 8005fce:	2340      	movs	r3, #64	; 0x40
 8005fd0:	67fb      	str	r3, [r7, #124]	; 0x7c
	GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8005fd2:	2303      	movs	r3, #3
 8005fd4:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005fd8:	2300      	movs	r3, #0
 8005fda:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005fde:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8005fe2:	4619      	mov	r1, r3
 8005fe4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8005fe8:	f004 fb9c 	bl	800a724 <HAL_GPIO_Init>

	/* DAC2 DMA Init */
	/* DAC2_CH1 Init */
	hdma_dac2_ch1.Instance = DMA1_Channel3;
 8005fec:	4b15      	ldr	r3, [pc, #84]	; (8006044 <SM_EnableDacToSync+0x134>)
 8005fee:	60bb      	str	r3, [r7, #8]
	hdma_dac2_ch1.Init.Request = DMA_REQUEST_DAC2_CHANNEL1;
 8005ff0:	2329      	movs	r3, #41	; 0x29
 8005ff2:	60fb      	str	r3, [r7, #12]
	hdma_dac2_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8005ff4:	2310      	movs	r3, #16
 8005ff6:	613b      	str	r3, [r7, #16]
	hdma_dac2_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8005ff8:	2300      	movs	r3, #0
 8005ffa:	617b      	str	r3, [r7, #20]
	hdma_dac2_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8005ffc:	2380      	movs	r3, #128	; 0x80
 8005ffe:	61bb      	str	r3, [r7, #24]
	hdma_dac2_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8006000:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006004:	61fb      	str	r3, [r7, #28]
	hdma_dac2_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8006006:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800600a:	623b      	str	r3, [r7, #32]
	hdma_dac2_ch1.Init.Mode = DMA_CIRCULAR;
 800600c:	2320      	movs	r3, #32
 800600e:	627b      	str	r3, [r7, #36]	; 0x24
	hdma_dac2_ch1.Init.Priority = DMA_PRIORITY_LOW;
 8006010:	2300      	movs	r3, #0
 8006012:	62bb      	str	r3, [r7, #40]	; 0x28
	if (HAL_DMA_Init(&hdma_dac2_ch1) != HAL_OK)
 8006014:	f107 0308 	add.w	r3, r7, #8
 8006018:	4618      	mov	r0, r3
 800601a:	f004 f8b7 	bl	800a18c <HAL_DMA_Init>
 800601e:	4603      	mov	r3, r0
 8006020:	2b00      	cmp	r3, #0
 8006022:	d001      	beq.n	8006028 <SM_EnableDacToSync+0x118>
	{
	  Error_Handler();
 8006024:	f001 f9a8 	bl	8007378 <Error_Handler>
	}

	__HAL_LINKDMA(&hdac2,DMA_Handle1,hdma_dac2_ch1);
 8006028:	f107 0308 	add.w	r3, r7, #8
 800602c:	673b      	str	r3, [r7, #112]	; 0x70
 800602e:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8006032:	633b      	str	r3, [r7, #48]	; 0x30

    //GO_ApplyPresetToSync(eDefaultGainPreset);
}
 8006034:	bf00      	nop
 8006036:	37c0      	adds	r7, #192	; 0xc0
 8006038:	46bd      	mov	sp, r7
 800603a:	bd80      	pop	{r7, pc}
 800603c:	50000c00 	.word	0x50000c00
 8006040:	40021000 	.word	0x40021000
 8006044:	40020030 	.word	0x40020030

08006048 <SM_DisableDacToSync>:
 *	@param None
 *	@retval None
 *
 */
void SM_DisableDacToSync()
{
 8006048:	b580      	push	{r7, lr}
 800604a:	af00      	add	r7, sp, #0
    //__HAL_RCC_DAC2_CLK_DISABLE();

    /**DAC2 GPIO Configuration
    PA6     ------> DAC2_OUT1
    */
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_6);
 800604c:	2140      	movs	r1, #64	; 0x40
 800604e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8006052:	f004 fce9 	bl	800aa28 <HAL_GPIO_DeInit>
}
 8006056:	bf00      	nop
 8006058:	bd80      	pop	{r7, pc}
	...

0800605c <SM_GetEncoderValue>:
 *	@param None
 *	@retval None
 *
 */
uint16_t SM_GetEncoderValue(eEncoder_Direction direction)
{
 800605c:	b480      	push	{r7}
 800605e:	b083      	sub	sp, #12
 8006060:	af00      	add	r7, sp, #0
 8006062:	4603      	mov	r3, r0
 8006064:	71fb      	strb	r3, [r7, #7]
	if(direction)
 8006066:	79fb      	ldrb	r3, [r7, #7]
 8006068:	2b00      	cmp	r3, #0
 800606a:	d008      	beq.n	800607e <SM_GetEncoderValue+0x22>
	{
		return ENCODER_TIMER->ARR - ENCODER_TIMER->CNT;
 800606c:	4b08      	ldr	r3, [pc, #32]	; (8006090 <SM_GetEncoderValue+0x34>)
 800606e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006070:	b29a      	uxth	r2, r3
 8006072:	4b07      	ldr	r3, [pc, #28]	; (8006090 <SM_GetEncoderValue+0x34>)
 8006074:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006076:	b29b      	uxth	r3, r3
 8006078:	1ad3      	subs	r3, r2, r3
 800607a:	b29b      	uxth	r3, r3
 800607c:	e002      	b.n	8006084 <SM_GetEncoderValue+0x28>
	}
	else
	{
		return ENCODER_TIMER->CNT;
 800607e:	4b04      	ldr	r3, [pc, #16]	; (8006090 <SM_GetEncoderValue+0x34>)
 8006080:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006082:	b29b      	uxth	r3, r3
	}
}
 8006084:	4618      	mov	r0, r3
 8006086:	370c      	adds	r7, #12
 8006088:	46bd      	mov	sp, r7
 800608a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800608e:	4770      	bx	lr
 8006090:	40012c00 	.word	0x40012c00

08006094 <SM_GetOutputInHertz>:
 *	@param None
 *	@retval None
 *
 */
float SM_GetOutputInHertz()
{
 8006094:	b480      	push	{r7}
 8006096:	b085      	sub	sp, #20
 8006098:	af00      	add	r7, sp, #0
	volatile float output_tm_psc;
	volatile float output_tm_arr;

	// safe-guard against divide by zero
	(OUTPUT_TIMER->PSC == 0) ? (output_tm_psc = 1) : (output_tm_psc = OUTPUT_TIMER->PSC);
 800609a:	4b1d      	ldr	r3, [pc, #116]	; (8006110 <SM_GetOutputInHertz+0x7c>)
 800609c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800609e:	2b00      	cmp	r3, #0
 80060a0:	d103      	bne.n	80060aa <SM_GetOutputInHertz+0x16>
 80060a2:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 80060a6:	60bb      	str	r3, [r7, #8]
 80060a8:	e007      	b.n	80060ba <SM_GetOutputInHertz+0x26>
 80060aa:	4b19      	ldr	r3, [pc, #100]	; (8006110 <SM_GetOutputInHertz+0x7c>)
 80060ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80060ae:	ee07 3a90 	vmov	s15, r3
 80060b2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80060b6:	edc7 7a02 	vstr	s15, [r7, #8]
	(OUTPUT_TIMER->ARR == 0) ? (output_tm_arr = 1) : (output_tm_arr = OUTPUT_TIMER->ARR);
 80060ba:	4b15      	ldr	r3, [pc, #84]	; (8006110 <SM_GetOutputInHertz+0x7c>)
 80060bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80060be:	2b00      	cmp	r3, #0
 80060c0:	d103      	bne.n	80060ca <SM_GetOutputInHertz+0x36>
 80060c2:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 80060c6:	607b      	str	r3, [r7, #4]
 80060c8:	e007      	b.n	80060da <SM_GetOutputInHertz+0x46>
 80060ca:	4b11      	ldr	r3, [pc, #68]	; (8006110 <SM_GetOutputInHertz+0x7c>)
 80060cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80060ce:	ee07 3a90 	vmov	s15, r3
 80060d2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80060d6:	edc7 7a01 	vstr	s15, [r7, #4]

	float output_tm_freq = SM_MCLK / (output_tm_psc * output_tm_arr);
 80060da:	ed97 7a02 	vldr	s14, [r7, #8]
 80060de:	edd7 7a01 	vldr	s15, [r7, #4]
 80060e2:	ee27 7a27 	vmul.f32	s14, s14, s15
 80060e6:	eddf 6a0b 	vldr	s13, [pc, #44]	; 8006114 <SM_GetOutputInHertz+0x80>
 80060ea:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80060ee:	edc7 7a03 	vstr	s15, [r7, #12]


	return output_tm_freq / SM_FSAMP;
 80060f2:	edd7 7a03 	vldr	s15, [r7, #12]
 80060f6:	ed9f 7a08 	vldr	s14, [pc, #32]	; 8006118 <SM_GetOutputInHertz+0x84>
 80060fa:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80060fe:	eef0 7a66 	vmov.f32	s15, s13
}
 8006102:	eeb0 0a67 	vmov.f32	s0, s15
 8006106:	3714      	adds	r7, #20
 8006108:	46bd      	mov	sp, r7
 800610a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800610e:	4770      	bx	lr
 8006110:	40013400 	.word	0x40013400
 8006114:	4d2037a0 	.word	0x4d2037a0
 8006118:	42f00000 	.word	0x42f00000

0800611c <SM_ConvertPeriodToHertz>:


float SM_ConvertPeriodToHertz(uint32_t period, uint16_t psc)
{
 800611c:	b480      	push	{r7}
 800611e:	b083      	sub	sp, #12
 8006120:	af00      	add	r7, sp, #0
 8006122:	6078      	str	r0, [r7, #4]
 8006124:	460b      	mov	r3, r1
 8006126:	807b      	strh	r3, [r7, #2]
	(psc == 0) ? (psc = 1) : psc;
 8006128:	887b      	ldrh	r3, [r7, #2]
 800612a:	2b00      	cmp	r3, #0
 800612c:	d101      	bne.n	8006132 <SM_ConvertPeriodToHertz+0x16>
 800612e:	2301      	movs	r3, #1
 8006130:	807b      	strh	r3, [r7, #2]

	return (float)SM_MCLK / ( (float)psc * (float)period );
 8006132:	887b      	ldrh	r3, [r7, #2]
 8006134:	ee07 3a90 	vmov	s15, r3
 8006138:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	ee07 3a90 	vmov	s15, r3
 8006142:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006146:	ee67 7a27 	vmul.f32	s15, s14, s15
 800614a:	ed9f 7a06 	vldr	s14, [pc, #24]	; 8006164 <SM_ConvertPeriodToHertz+0x48>
 800614e:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8006152:	eef0 7a66 	vmov.f32	s15, s13
}
 8006156:	eeb0 0a67 	vmov.f32	s0, s15
 800615a:	370c      	adds	r7, #12
 800615c:	46bd      	mov	sp, r7
 800615e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006162:	4770      	bx	lr
 8006164:	4d2037a0 	.word	0x4d2037a0

08006168 <SM_IsFuncPwmDutyMode>:
	return (SM_MCLK / hertz) / psc;
}


uint8_t SM_IsFuncPwmDutyMode()
{
 8006168:	b480      	push	{r7}
 800616a:	af00      	add	r7, sp, #0
	return duty_adjust_mode;
 800616c:	4b03      	ldr	r3, [pc, #12]	; (800617c <SM_IsFuncPwmDutyMode+0x14>)
 800616e:	781b      	ldrb	r3, [r3, #0]
}
 8006170:	4618      	mov	r0, r3
 8006172:	46bd      	mov	sp, r7
 8006174:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006178:	4770      	bx	lr
 800617a:	bf00      	nop
 800617c:	20001f0e 	.word	0x20001f0e

08006180 <SM_ToggleFuncPwmDutyMode>:

void SM_ToggleFuncPwmDutyMode()
{
 8006180:	b480      	push	{r7}
 8006182:	af00      	add	r7, sp, #0
	duty_adjust_mode ^= 1;
 8006184:	4b05      	ldr	r3, [pc, #20]	; (800619c <SM_ToggleFuncPwmDutyMode+0x1c>)
 8006186:	781b      	ldrb	r3, [r3, #0]
 8006188:	f083 0301 	eor.w	r3, r3, #1
 800618c:	b2da      	uxtb	r2, r3
 800618e:	4b03      	ldr	r3, [pc, #12]	; (800619c <SM_ToggleFuncPwmDutyMode+0x1c>)
 8006190:	701a      	strb	r2, [r3, #0]
}
 8006192:	bf00      	nop
 8006194:	46bd      	mov	sp, r7
 8006196:	f85d 7b04 	ldr.w	r7, [sp], #4
 800619a:	4770      	bx	lr
 800619c:	20001f0e 	.word	0x20001f0e

080061a0 <SM_ResetFuncPwmDutyMode>:

void SM_ResetFuncPwmDutyMode()
{
 80061a0:	b480      	push	{r7}
 80061a2:	af00      	add	r7, sp, #0
	duty_adjust_mode = 0;
 80061a4:	4b03      	ldr	r3, [pc, #12]	; (80061b4 <SM_ResetFuncPwmDutyMode+0x14>)
 80061a6:	2200      	movs	r2, #0
 80061a8:	701a      	strb	r2, [r3, #0]

}
 80061aa:	bf00      	nop
 80061ac:	46bd      	mov	sp, r7
 80061ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061b2:	4770      	bx	lr
 80061b4:	20001f0e 	.word	0x20001f0e

080061b8 <VPP_ResetLastEncoderValue>:
 *	@param None
 *	@retval None
 *
 */
void VPP_ResetLastEncoderValue()
{
 80061b8:	b480      	push	{r7}
 80061ba:	af00      	add	r7, sp, #0
	amp_last_encoder_value = 0;
 80061bc:	4b03      	ldr	r3, [pc, #12]	; (80061cc <VPP_ResetLastEncoderValue+0x14>)
 80061be:	2200      	movs	r2, #0
 80061c0:	801a      	strh	r2, [r3, #0]
}
 80061c2:	bf00      	nop
 80061c4:	46bd      	mov	sp, r7
 80061c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061ca:	4770      	bx	lr
 80061cc:	20001f10 	.word	0x20001f10

080061d0 <VPP_ApplyProfileToSignal>:
 *	@param None
 *	@retval None
 *
 */
void VPP_ApplyProfileToSignal(eAmpSettings_t pPresetEnum)
{
 80061d0:	b580      	push	{r7, lr}
 80061d2:	b084      	sub	sp, #16
 80061d4:	af00      	add	r7, sp, #0
 80061d6:	4603      	mov	r3, r0
 80061d8:	71fb      	strb	r3, [r7, #7]
	// retrieve the next preset
	AmplitudeProfile_t* pNextEncPreset = &theAmpProfiles[pPresetEnum];
 80061da:	79fa      	ldrb	r2, [r7, #7]
 80061dc:	4613      	mov	r3, r2
 80061de:	00db      	lsls	r3, r3, #3
 80061e0:	1a9b      	subs	r3, r3, r2
 80061e2:	009b      	lsls	r3, r3, #2
 80061e4:	4a10      	ldr	r2, [pc, #64]	; (8006228 <VPP_ApplyProfileToSignal+0x58>)
 80061e6:	4413      	add	r3, r2
 80061e8:	60fb      	str	r3, [r7, #12]

	// Set the new  amp profile to the SignalChannel object
	SM_GetOutputChannel(SIGNAL_CHANNEL)->amp_profile = pNextEncPreset;
 80061ea:	2000      	movs	r0, #0
 80061ec:	f7ff fdaa 	bl	8005d44 <SM_GetOutputChannel>
 80061f0:	4602      	mov	r2, r0
 80061f2:	68fb      	ldr	r3, [r7, #12]
 80061f4:	f8c2 31ec 	str.w	r3, [r2, #492]	; 0x1ec

    // set the gain preset
	GO_ApplyPresetToSignal(pNextEncPreset->gain_preset);
 80061f8:	68fb      	ldr	r3, [r7, #12]
 80061fa:	7a1b      	ldrb	r3, [r3, #8]
 80061fc:	4618      	mov	r0, r3
 80061fe:	f7ff fbf1 	bl	80059e4 <GO_ApplyPresetToSignal>

    // Apply the next amplitude setting to the SignalChannel object
    _ProcessSignalDataTable(pNextEncPreset->neg_gain_coeff, pNextEncPreset->amp_offset , pNextEncPreset->epos);
 8006202:	68fb      	ldr	r3, [r7, #12]
 8006204:	edd3 7a04 	vldr	s15, [r3, #16]
 8006208:	68fb      	ldr	r3, [r7, #12]
 800620a:	ed93 7a05 	vldr	s14, [r3, #20]
 800620e:	68fb      	ldr	r3, [r7, #12]
 8006210:	8b1b      	ldrh	r3, [r3, #24]
 8006212:	4618      	mov	r0, r3
 8006214:	eef0 0a47 	vmov.f32	s1, s14
 8006218:	eeb0 0a67 	vmov.f32	s0, s15
 800621c:	f000 f830 	bl	8006280 <_ProcessSignalDataTable>


}
 8006220:	bf00      	nop
 8006222:	3710      	adds	r7, #16
 8006224:	46bd      	mov	sp, r7
 8006226:	bd80      	pop	{r7, pc}
 8006228:	200001f0 	.word	0x200001f0

0800622c <VPP_ApplyProfileToSync>:
 *	@param None
 *	@retval None
 *
 */
void VPP_ApplyProfileToSync(eAmpSettings_t pPresetEnum)
{
 800622c:	b580      	push	{r7, lr}
 800622e:	b084      	sub	sp, #16
 8006230:	af00      	add	r7, sp, #0
 8006232:	4603      	mov	r3, r0
 8006234:	71fb      	strb	r3, [r7, #7]
	// retrieve the next preset
	AmplitudeProfile_t* pNextEncPreset = &theAmpProfiles[pPresetEnum];
 8006236:	79fa      	ldrb	r2, [r7, #7]
 8006238:	4613      	mov	r3, r2
 800623a:	00db      	lsls	r3, r3, #3
 800623c:	1a9b      	subs	r3, r3, r2
 800623e:	009b      	lsls	r3, r3, #2
 8006240:	4a0e      	ldr	r2, [pc, #56]	; (800627c <VPP_ApplyProfileToSync+0x50>)
 8006242:	4413      	add	r3, r2
 8006244:	60fb      	str	r3, [r7, #12]

	// Set the new VPP Preset to the SyncChannel object
	SM_GetOutputChannel(SYNC_CHANNEL)->amp_profile = pNextEncPreset;
 8006246:	2001      	movs	r0, #1
 8006248:	f7ff fd7c 	bl	8005d44 <SM_GetOutputChannel>
 800624c:	4602      	mov	r2, r0
 800624e:	68fb      	ldr	r3, [r7, #12]
 8006250:	f8c2 31ec 	str.w	r3, [r2, #492]	; 0x1ec

	 // set the gain preset
	//GO_ApplyPresetToSync(pNextEncPreset->gain_preset);

	// Apply the next amplitude setting to the SyncChannel object
	_ProcessSyncDataTable(pNextEncPreset->neg_gain_coeff, pNextEncPreset->amp_offset , pNextEncPreset->epos);
 8006254:	68fb      	ldr	r3, [r7, #12]
 8006256:	edd3 7a04 	vldr	s15, [r3, #16]
 800625a:	68fb      	ldr	r3, [r7, #12]
 800625c:	ed93 7a05 	vldr	s14, [r3, #20]
 8006260:	68fb      	ldr	r3, [r7, #12]
 8006262:	8b1b      	ldrh	r3, [r3, #24]
 8006264:	4618      	mov	r0, r3
 8006266:	eef0 0a47 	vmov.f32	s1, s14
 800626a:	eeb0 0a67 	vmov.f32	s0, s15
 800626e:	f000 f88d 	bl	800638c <_ProcessSyncDataTable>



}
 8006272:	bf00      	nop
 8006274:	3710      	adds	r7, #16
 8006276:	46bd      	mov	sp, r7
 8006278:	bd80      	pop	{r7, pc}
 800627a:	bf00      	nop
 800627c:	200001f0 	.word	0x200001f0

08006280 <_ProcessSignalDataTable>:
 *	@param None
 *	@retval None
 *
 */
void _ProcessSignalDataTable(float _neg_gain_coeff, float amp_offset, uint16_t _encoder_value)
{
 8006280:	b580      	push	{r7, lr}
 8006282:	b08a      	sub	sp, #40	; 0x28
 8006284:	af00      	add	r7, sp, #0
 8006286:	ed87 0a03 	vstr	s0, [r7, #12]
 800628a:	edc7 0a02 	vstr	s1, [r7, #8]
 800628e:	4603      	mov	r3, r0
 8006290:	80fb      	strh	r3, [r7, #6]
	sOutputChannel_t * pTmpOutputChannel = SM_GetOutputChannel(SIGNAL_CHANNEL);
 8006292:	2000      	movs	r0, #0
 8006294:	f7ff fd56 	bl	8005d44 <SM_GetOutputChannel>
 8006298:	6178      	str	r0, [r7, #20]
	if(pTmpOutputChannel->func_profile->func != PWM_FUNC_MODE)
 800629a:	697b      	ldr	r3, [r7, #20]
 800629c:	f8d3 31e8 	ldr.w	r3, [r3, #488]	; 0x1e8
 80062a0:	781b      	ldrb	r3, [r3, #0]
 80062a2:	2b06      	cmp	r3, #6
 80062a4:	d06b      	beq.n	800637e <_ProcessSignalDataTable+0xfe>
	{
		// copy refer lookup datat table from SignalChannel object
		for(int i = 0; i < SINE_DATA_SIZE; i++)
 80062a6:	2300      	movs	r3, #0
 80062a8:	627b      	str	r3, [r7, #36]	; 0x24
 80062aa:	e00c      	b.n	80062c6 <_ProcessSignalDataTable+0x46>
		{
			tmpDataTable[i] = pTmpOutputChannel->ref_lut_data[i];
 80062ac:	697b      	ldr	r3, [r7, #20]
 80062ae:	685a      	ldr	r2, [r3, #4]
 80062b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80062b2:	009b      	lsls	r3, r3, #2
 80062b4:	4413      	add	r3, r2
 80062b6:	681a      	ldr	r2, [r3, #0]
 80062b8:	4933      	ldr	r1, [pc, #204]	; (8006388 <_ProcessSignalDataTable+0x108>)
 80062ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80062bc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		for(int i = 0; i < SINE_DATA_SIZE; i++)
 80062c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80062c2:	3301      	adds	r3, #1
 80062c4:	627b      	str	r3, [r7, #36]	; 0x24
 80062c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80062c8:	2b77      	cmp	r3, #119	; 0x77
 80062ca:	ddef      	ble.n	80062ac <_ProcessSignalDataTable+0x2c>
		}

		// calculate positive offset coefficient from encoder position
		float pos_offset_coeff = 1;
 80062cc:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 80062d0:	623b      	str	r3, [r7, #32]
		if(_encoder_value)
 80062d2:	88fb      	ldrh	r3, [r7, #6]
 80062d4:	2b00      	cmp	r3, #0
 80062d6:	d008      	beq.n	80062ea <_ProcessSignalDataTable+0x6a>
		{
			pos_offset_coeff = (_encoder_value/4);
 80062d8:	88fb      	ldrh	r3, [r7, #6]
 80062da:	089b      	lsrs	r3, r3, #2
 80062dc:	b29b      	uxth	r3, r3
 80062de:	ee07 3a90 	vmov	s15, r3
 80062e2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80062e6:	edc7 7a08 	vstr	s15, [r7, #32]
		}

		// adjust amplitude and offset of lookup table copy
		for(int i = 0; i < SINE_DATA_SIZE; i++)
 80062ea:	2300      	movs	r3, #0
 80062ec:	61fb      	str	r3, [r7, #28]
 80062ee:	e02e      	b.n	800634e <_ProcessSignalDataTable+0xce>
		{
			tmpDataTable[i] = tmpDataTable[i] * (_neg_gain_coeff);
 80062f0:	4a25      	ldr	r2, [pc, #148]	; (8006388 <_ProcessSignalDataTable+0x108>)
 80062f2:	69fb      	ldr	r3, [r7, #28]
 80062f4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80062f8:	ee07 3a90 	vmov	s15, r3
 80062fc:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8006300:	edd7 7a03 	vldr	s15, [r7, #12]
 8006304:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006308:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800630c:	ee17 1a90 	vmov	r1, s15
 8006310:	4a1d      	ldr	r2, [pc, #116]	; (8006388 <_ProcessSignalDataTable+0x108>)
 8006312:	69fb      	ldr	r3, [r7, #28]
 8006314:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
			tmpDataTable[i] = tmpDataTable[i] + (AMP_OFFSET * pos_offset_coeff);
 8006318:	4a1b      	ldr	r2, [pc, #108]	; (8006388 <_ProcessSignalDataTable+0x108>)
 800631a:	69fb      	ldr	r3, [r7, #28]
 800631c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006320:	ee07 3a90 	vmov	s15, r3
 8006324:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8006328:	edd7 7a08 	vldr	s15, [r7, #32]
 800632c:	eef3 6a04 	vmov.f32	s13, #52	; 0x41a00000  20.0
 8006330:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8006334:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006338:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800633c:	ee17 1a90 	vmov	r1, s15
 8006340:	4a11      	ldr	r2, [pc, #68]	; (8006388 <_ProcessSignalDataTable+0x108>)
 8006342:	69fb      	ldr	r3, [r7, #28]
 8006344:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		for(int i = 0; i < SINE_DATA_SIZE; i++)
 8006348:	69fb      	ldr	r3, [r7, #28]
 800634a:	3301      	adds	r3, #1
 800634c:	61fb      	str	r3, [r7, #28]
 800634e:	69fb      	ldr	r3, [r7, #28]
 8006350:	2b77      	cmp	r3, #119	; 0x77
 8006352:	ddcd      	ble.n	80062f0 <_ProcessSignalDataTable+0x70>
		}

		// restore lookup table copy to active lookup table in SignalChannel object
		for(int i = 0; i < SINE_DATA_SIZE; i++)
 8006354:	2300      	movs	r3, #0
 8006356:	61bb      	str	r3, [r7, #24]
 8006358:	e00e      	b.n	8006378 <_ProcessSignalDataTable+0xf8>
		{
			SM_GetOutputChannel(SIGNAL_CHANNEL)->dsp_lut_data[i] = tmpDataTable[i];
 800635a:	2000      	movs	r0, #0
 800635c:	f7ff fcf2 	bl	8005d44 <SM_GetOutputChannel>
 8006360:	4601      	mov	r1, r0
 8006362:	4a09      	ldr	r2, [pc, #36]	; (8006388 <_ProcessSignalDataTable+0x108>)
 8006364:	69bb      	ldr	r3, [r7, #24]
 8006366:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800636a:	69bb      	ldr	r3, [r7, #24]
 800636c:	3302      	adds	r3, #2
 800636e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		for(int i = 0; i < SINE_DATA_SIZE; i++)
 8006372:	69bb      	ldr	r3, [r7, #24]
 8006374:	3301      	adds	r3, #1
 8006376:	61bb      	str	r3, [r7, #24]
 8006378:	69bb      	ldr	r3, [r7, #24]
 800637a:	2b77      	cmp	r3, #119	; 0x77
 800637c:	dded      	ble.n	800635a <_ProcessSignalDataTable+0xda>
		}
	}

}
 800637e:	bf00      	nop
 8006380:	3728      	adds	r7, #40	; 0x28
 8006382:	46bd      	mov	sp, r7
 8006384:	bd80      	pop	{r7, pc}
 8006386:	bf00      	nop
 8006388:	200023c8 	.word	0x200023c8

0800638c <_ProcessSyncDataTable>:
 *	@param None
 *	@retval None
 *
 */
void _ProcessSyncDataTable(float _neg_gain_coeff, float amp_offset, uint16_t _encoder_value)
{
 800638c:	b580      	push	{r7, lr}
 800638e:	b088      	sub	sp, #32
 8006390:	af00      	add	r7, sp, #0
 8006392:	ed87 0a03 	vstr	s0, [r7, #12]
 8006396:	edc7 0a02 	vstr	s1, [r7, #8]
 800639a:	4603      	mov	r3, r0
 800639c:	80fb      	strh	r3, [r7, #6]
	if(SM_GetOutputChannel(SYNC_CHANNEL)->func_profile->func != PWM_FUNC_MODE)
 800639e:	2001      	movs	r0, #1
 80063a0:	f7ff fcd0 	bl	8005d44 <SM_GetOutputChannel>
 80063a4:	4603      	mov	r3, r0
 80063a6:	f8d3 31e8 	ldr.w	r3, [r3, #488]	; 0x1e8
 80063aa:	781b      	ldrb	r3, [r3, #0]
 80063ac:	2b06      	cmp	r3, #6
 80063ae:	d059      	beq.n	8006464 <_ProcessSyncDataTable+0xd8>
	{
		// copy refer lookup datat table from SyncChannel object
		for(int i = 0; i < SINE_DATA_SIZE; i++)
 80063b0:	2300      	movs	r3, #0
 80063b2:	61fb      	str	r3, [r7, #28]
 80063b4:	e00f      	b.n	80063d6 <_ProcessSyncDataTable+0x4a>
		{
			tmpDataTable[i] = SM_GetOutputChannel(SYNC_CHANNEL)->ref_lut_data[i];
 80063b6:	2001      	movs	r0, #1
 80063b8:	f7ff fcc4 	bl	8005d44 <SM_GetOutputChannel>
 80063bc:	4603      	mov	r3, r0
 80063be:	685a      	ldr	r2, [r3, #4]
 80063c0:	69fb      	ldr	r3, [r7, #28]
 80063c2:	009b      	lsls	r3, r3, #2
 80063c4:	4413      	add	r3, r2
 80063c6:	681a      	ldr	r2, [r3, #0]
 80063c8:	4933      	ldr	r1, [pc, #204]	; (8006498 <_ProcessSyncDataTable+0x10c>)
 80063ca:	69fb      	ldr	r3, [r7, #28]
 80063cc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		for(int i = 0; i < SINE_DATA_SIZE; i++)
 80063d0:	69fb      	ldr	r3, [r7, #28]
 80063d2:	3301      	adds	r3, #1
 80063d4:	61fb      	str	r3, [r7, #28]
 80063d6:	69fb      	ldr	r3, [r7, #28]
 80063d8:	2b77      	cmp	r3, #119	; 0x77
 80063da:	ddec      	ble.n	80063b6 <_ProcessSyncDataTable+0x2a>
		}

		// calculate positive offset coefficient from encoder position
		float pos_offset_coeff = 1;
 80063dc:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 80063e0:	61bb      	str	r3, [r7, #24]
		if(_encoder_value)
 80063e2:	88fb      	ldrh	r3, [r7, #6]
 80063e4:	2b00      	cmp	r3, #0
 80063e6:	d008      	beq.n	80063fa <_ProcessSyncDataTable+0x6e>
		{
			pos_offset_coeff = (_encoder_value/4);
 80063e8:	88fb      	ldrh	r3, [r7, #6]
 80063ea:	089b      	lsrs	r3, r3, #2
 80063ec:	b29b      	uxth	r3, r3
 80063ee:	ee07 3a90 	vmov	s15, r3
 80063f2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80063f6:	edc7 7a06 	vstr	s15, [r7, #24]
		}

		// adjust amplitude and offset of lookup table copy
		for(int i = 0; i < SINE_DATA_SIZE; i++)
 80063fa:	2300      	movs	r3, #0
 80063fc:	617b      	str	r3, [r7, #20]
 80063fe:	e02e      	b.n	800645e <_ProcessSyncDataTable+0xd2>
		{

			tmpDataTable[i] = tmpDataTable[i] * (_neg_gain_coeff);
 8006400:	4a25      	ldr	r2, [pc, #148]	; (8006498 <_ProcessSyncDataTable+0x10c>)
 8006402:	697b      	ldr	r3, [r7, #20]
 8006404:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006408:	ee07 3a90 	vmov	s15, r3
 800640c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8006410:	edd7 7a03 	vldr	s15, [r7, #12]
 8006414:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006418:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800641c:	ee17 1a90 	vmov	r1, s15
 8006420:	4a1d      	ldr	r2, [pc, #116]	; (8006498 <_ProcessSyncDataTable+0x10c>)
 8006422:	697b      	ldr	r3, [r7, #20]
 8006424:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
			tmpDataTable[i] = tmpDataTable[i] + (AMP_OFFSET * pos_offset_coeff);
 8006428:	4a1b      	ldr	r2, [pc, #108]	; (8006498 <_ProcessSyncDataTable+0x10c>)
 800642a:	697b      	ldr	r3, [r7, #20]
 800642c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006430:	ee07 3a90 	vmov	s15, r3
 8006434:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8006438:	edd7 7a06 	vldr	s15, [r7, #24]
 800643c:	eef3 6a04 	vmov.f32	s13, #52	; 0x41a00000  20.0
 8006440:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8006444:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006448:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800644c:	ee17 1a90 	vmov	r1, s15
 8006450:	4a11      	ldr	r2, [pc, #68]	; (8006498 <_ProcessSyncDataTable+0x10c>)
 8006452:	697b      	ldr	r3, [r7, #20]
 8006454:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		for(int i = 0; i < SINE_DATA_SIZE; i++)
 8006458:	697b      	ldr	r3, [r7, #20]
 800645a:	3301      	adds	r3, #1
 800645c:	617b      	str	r3, [r7, #20]
 800645e:	697b      	ldr	r3, [r7, #20]
 8006460:	2b77      	cmp	r3, #119	; 0x77
 8006462:	ddcd      	ble.n	8006400 <_ProcessSyncDataTable+0x74>
		}
	}


	// restore lookup table copy to active lookup table in SignalChannel object
	for(int i = 0; i < SINE_DATA_SIZE; i++)
 8006464:	2300      	movs	r3, #0
 8006466:	613b      	str	r3, [r7, #16]
 8006468:	e00e      	b.n	8006488 <_ProcessSyncDataTable+0xfc>
	{
		SM_GetOutputChannel(SYNC_CHANNEL)->dsp_lut_data[i] = tmpDataTable[i];
 800646a:	2001      	movs	r0, #1
 800646c:	f7ff fc6a 	bl	8005d44 <SM_GetOutputChannel>
 8006470:	4601      	mov	r1, r0
 8006472:	4a09      	ldr	r2, [pc, #36]	; (8006498 <_ProcessSyncDataTable+0x10c>)
 8006474:	693b      	ldr	r3, [r7, #16]
 8006476:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800647a:	693b      	ldr	r3, [r7, #16]
 800647c:	3302      	adds	r3, #2
 800647e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	for(int i = 0; i < SINE_DATA_SIZE; i++)
 8006482:	693b      	ldr	r3, [r7, #16]
 8006484:	3301      	adds	r3, #1
 8006486:	613b      	str	r3, [r7, #16]
 8006488:	693b      	ldr	r3, [r7, #16]
 800648a:	2b77      	cmp	r3, #119	; 0x77
 800648c:	dded      	ble.n	800646a <_ProcessSyncDataTable+0xde>
	}
}
 800648e:	bf00      	nop
 8006490:	3720      	adds	r7, #32
 8006492:	46bd      	mov	sp, r7
 8006494:	bd80      	pop	{r7, pc}
 8006496:	bf00      	nop
 8006498:	200023c8 	.word	0x200023c8

0800649c <VPP_MapEncoderPositionToSignalOutput>:
 *
 *	@retval None
 *
 */
void VPP_MapEncoderPositionToSignalOutput(uint16_t pEncoderValue)
{
 800649c:	b580      	push	{r7, lr}
 800649e:	b084      	sub	sp, #16
 80064a0:	af00      	add	r7, sp, #0
 80064a2:	4603      	mov	r3, r0
 80064a4:	80fb      	strh	r3, [r7, #6]
	eAmpSettings_t tmpAmp = SM_GetOutputChannel(SIGNAL_CHANNEL)->amp_profile->amp_setting;
 80064a6:	2000      	movs	r0, #0
 80064a8:	f7ff fc4c 	bl	8005d44 <SM_GetOutputChannel>
 80064ac:	4603      	mov	r3, r0
 80064ae:	f8d3 31ec 	ldr.w	r3, [r3, #492]	; 0x1ec
 80064b2:	781b      	ldrb	r3, [r3, #0]
 80064b4:	73fb      	strb	r3, [r7, #15]
	if(pEncoderValue > amp_last_encoder_value)
 80064b6:	4b15      	ldr	r3, [pc, #84]	; (800650c <VPP_MapEncoderPositionToSignalOutput+0x70>)
 80064b8:	881b      	ldrh	r3, [r3, #0]
 80064ba:	88fa      	ldrh	r2, [r7, #6]
 80064bc:	429a      	cmp	r2, r3
 80064be:	d90c      	bls.n	80064da <VPP_MapEncoderPositionToSignalOutput+0x3e>
	{
		tmpAmp++;
 80064c0:	7bfb      	ldrb	r3, [r7, #15]
 80064c2:	3301      	adds	r3, #1
 80064c4:	73fb      	strb	r3, [r7, #15]
		if(tmpAmp > MAX_VPP_PRESETS-1) tmpAmp = VPP98;
 80064c6:	7bfb      	ldrb	r3, [r7, #15]
 80064c8:	2b61      	cmp	r3, #97	; 0x61
 80064ca:	d901      	bls.n	80064d0 <VPP_MapEncoderPositionToSignalOutput+0x34>
 80064cc:	2361      	movs	r3, #97	; 0x61
 80064ce:	73fb      	strb	r3, [r7, #15]
		VPP_ApplyProfileToSignal(tmpAmp);
 80064d0:	7bfb      	ldrb	r3, [r7, #15]
 80064d2:	4618      	mov	r0, r3
 80064d4:	f7ff fe7c 	bl	80061d0 <VPP_ApplyProfileToSignal>
 80064d8:	e010      	b.n	80064fc <VPP_MapEncoderPositionToSignalOutput+0x60>
	}
	else if (pEncoderValue < amp_last_encoder_value)
 80064da:	4b0c      	ldr	r3, [pc, #48]	; (800650c <VPP_MapEncoderPositionToSignalOutput+0x70>)
 80064dc:	881b      	ldrh	r3, [r3, #0]
 80064de:	88fa      	ldrh	r2, [r7, #6]
 80064e0:	429a      	cmp	r2, r3
 80064e2:	d20b      	bcs.n	80064fc <VPP_MapEncoderPositionToSignalOutput+0x60>
	{
		tmpAmp--;
 80064e4:	7bfb      	ldrb	r3, [r7, #15]
 80064e6:	3b01      	subs	r3, #1
 80064e8:	73fb      	strb	r3, [r7, #15]
		if(tmpAmp > MAX_VPP_PRESETS-1) tmpAmp = VPP01;
 80064ea:	7bfb      	ldrb	r3, [r7, #15]
 80064ec:	2b61      	cmp	r3, #97	; 0x61
 80064ee:	d901      	bls.n	80064f4 <VPP_MapEncoderPositionToSignalOutput+0x58>
 80064f0:	2300      	movs	r3, #0
 80064f2:	73fb      	strb	r3, [r7, #15]
		VPP_ApplyProfileToSignal(tmpAmp);
 80064f4:	7bfb      	ldrb	r3, [r7, #15]
 80064f6:	4618      	mov	r0, r3
 80064f8:	f7ff fe6a 	bl	80061d0 <VPP_ApplyProfileToSignal>
	}
	amp_last_encoder_value = pEncoderValue;
 80064fc:	4a03      	ldr	r2, [pc, #12]	; (800650c <VPP_MapEncoderPositionToSignalOutput+0x70>)
 80064fe:	88fb      	ldrh	r3, [r7, #6]
 8006500:	8013      	strh	r3, [r2, #0]

}
 8006502:	bf00      	nop
 8006504:	3710      	adds	r7, #16
 8006506:	46bd      	mov	sp, r7
 8006508:	bd80      	pop	{r7, pc}
 800650a:	bf00      	nop
 800650c:	20001f10 	.word	0x20001f10

08006510 <VPP_MapEncoderPositionToSyncOutput>:
 *
 *	@retval None
 *
 */
void VPP_MapEncoderPositionToSyncOutput(uint16_t pEncoderValue)
{
 8006510:	b580      	push	{r7, lr}
 8006512:	b084      	sub	sp, #16
 8006514:	af00      	add	r7, sp, #0
 8006516:	4603      	mov	r3, r0
 8006518:	80fb      	strh	r3, [r7, #6]

	eAmpSettings_t tmpAmp = SM_GetOutputChannel(SYNC_CHANNEL)->amp_profile->amp_setting;
 800651a:	2001      	movs	r0, #1
 800651c:	f7ff fc12 	bl	8005d44 <SM_GetOutputChannel>
 8006520:	4603      	mov	r3, r0
 8006522:	f8d3 31ec 	ldr.w	r3, [r3, #492]	; 0x1ec
 8006526:	781b      	ldrb	r3, [r3, #0]
 8006528:	73fb      	strb	r3, [r7, #15]
	if(pEncoderValue > amp_last_encoder_value)
 800652a:	4b15      	ldr	r3, [pc, #84]	; (8006580 <VPP_MapEncoderPositionToSyncOutput+0x70>)
 800652c:	881b      	ldrh	r3, [r3, #0]
 800652e:	88fa      	ldrh	r2, [r7, #6]
 8006530:	429a      	cmp	r2, r3
 8006532:	d90c      	bls.n	800654e <VPP_MapEncoderPositionToSyncOutput+0x3e>
	{
		tmpAmp++;
 8006534:	7bfb      	ldrb	r3, [r7, #15]
 8006536:	3301      	adds	r3, #1
 8006538:	73fb      	strb	r3, [r7, #15]
		if(tmpAmp > MAX_VPP_PRESETS-1) tmpAmp = VPP98;
 800653a:	7bfb      	ldrb	r3, [r7, #15]
 800653c:	2b61      	cmp	r3, #97	; 0x61
 800653e:	d901      	bls.n	8006544 <VPP_MapEncoderPositionToSyncOutput+0x34>
 8006540:	2361      	movs	r3, #97	; 0x61
 8006542:	73fb      	strb	r3, [r7, #15]
		VPP_ApplyProfileToSync(tmpAmp);
 8006544:	7bfb      	ldrb	r3, [r7, #15]
 8006546:	4618      	mov	r0, r3
 8006548:	f7ff fe70 	bl	800622c <VPP_ApplyProfileToSync>
 800654c:	e010      	b.n	8006570 <VPP_MapEncoderPositionToSyncOutput+0x60>
	}
	else if (pEncoderValue < amp_last_encoder_value)
 800654e:	4b0c      	ldr	r3, [pc, #48]	; (8006580 <VPP_MapEncoderPositionToSyncOutput+0x70>)
 8006550:	881b      	ldrh	r3, [r3, #0]
 8006552:	88fa      	ldrh	r2, [r7, #6]
 8006554:	429a      	cmp	r2, r3
 8006556:	d20b      	bcs.n	8006570 <VPP_MapEncoderPositionToSyncOutput+0x60>
	{
		tmpAmp--;
 8006558:	7bfb      	ldrb	r3, [r7, #15]
 800655a:	3b01      	subs	r3, #1
 800655c:	73fb      	strb	r3, [r7, #15]
		if(tmpAmp > MAX_VPP_PRESETS-1) tmpAmp = VPP01;
 800655e:	7bfb      	ldrb	r3, [r7, #15]
 8006560:	2b61      	cmp	r3, #97	; 0x61
 8006562:	d901      	bls.n	8006568 <VPP_MapEncoderPositionToSyncOutput+0x58>
 8006564:	2300      	movs	r3, #0
 8006566:	73fb      	strb	r3, [r7, #15]
		VPP_ApplyProfileToSync(tmpAmp);
 8006568:	7bfb      	ldrb	r3, [r7, #15]
 800656a:	4618      	mov	r0, r3
 800656c:	f7ff fe5e 	bl	800622c <VPP_ApplyProfileToSync>
	}
	amp_last_encoder_value = pEncoderValue;
 8006570:	4a03      	ldr	r2, [pc, #12]	; (8006580 <VPP_MapEncoderPositionToSyncOutput+0x70>)
 8006572:	88fb      	ldrh	r3, [r7, #6]
 8006574:	8013      	strh	r3, [r2, #0]

}
 8006576:	bf00      	nop
 8006578:	3710      	adds	r7, #16
 800657a:	46bd      	mov	sp, r7
 800657c:	bd80      	pop	{r7, pc}
 800657e:	bf00      	nop
 8006580:	20001f10 	.word	0x20001f10

08006584 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8006584:	b580      	push	{r7, lr}
 8006586:	b08c      	sub	sp, #48	; 0x30
 8006588:	af00      	add	r7, sp, #0
  ADC_MultiModeTypeDef multimode = {0};
 800658a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800658e:	2200      	movs	r2, #0
 8006590:	601a      	str	r2, [r3, #0]
 8006592:	605a      	str	r2, [r3, #4]
 8006594:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8006596:	1d3b      	adds	r3, r7, #4
 8006598:	2220      	movs	r2, #32
 800659a:	2100      	movs	r1, #0
 800659c:	4618      	mov	r0, r3
 800659e:	f008 fc79 	bl	800ee94 <memset>

  /** Common config 
  */
  hadc1.Instance = ADC1;
 80065a2:	4b32      	ldr	r3, [pc, #200]	; (800666c <MX_ADC1_Init+0xe8>)
 80065a4:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 80065a8:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV4;
 80065aa:	4b30      	ldr	r3, [pc, #192]	; (800666c <MX_ADC1_Init+0xe8>)
 80065ac:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 80065b0:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80065b2:	4b2e      	ldr	r3, [pc, #184]	; (800666c <MX_ADC1_Init+0xe8>)
 80065b4:	2200      	movs	r2, #0
 80065b6:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80065b8:	4b2c      	ldr	r3, [pc, #176]	; (800666c <MX_ADC1_Init+0xe8>)
 80065ba:	2200      	movs	r2, #0
 80065bc:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 80065be:	4b2b      	ldr	r3, [pc, #172]	; (800666c <MX_ADC1_Init+0xe8>)
 80065c0:	2200      	movs	r2, #0
 80065c2:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80065c4:	4b29      	ldr	r3, [pc, #164]	; (800666c <MX_ADC1_Init+0xe8>)
 80065c6:	2200      	movs	r2, #0
 80065c8:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80065ca:	4b28      	ldr	r3, [pc, #160]	; (800666c <MX_ADC1_Init+0xe8>)
 80065cc:	2204      	movs	r2, #4
 80065ce:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80065d0:	4b26      	ldr	r3, [pc, #152]	; (800666c <MX_ADC1_Init+0xe8>)
 80065d2:	2200      	movs	r2, #0
 80065d4:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80065d6:	4b25      	ldr	r3, [pc, #148]	; (800666c <MX_ADC1_Init+0xe8>)
 80065d8:	2201      	movs	r2, #1
 80065da:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 1;
 80065dc:	4b23      	ldr	r3, [pc, #140]	; (800666c <MX_ADC1_Init+0xe8>)
 80065de:	2201      	movs	r2, #1
 80065e0:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80065e2:	4b22      	ldr	r3, [pc, #136]	; (800666c <MX_ADC1_Init+0xe8>)
 80065e4:	2200      	movs	r2, #0
 80065e6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80065ea:	4b20      	ldr	r3, [pc, #128]	; (800666c <MX_ADC1_Init+0xe8>)
 80065ec:	2200      	movs	r2, #0
 80065ee:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80065f0:	4b1e      	ldr	r3, [pc, #120]	; (800666c <MX_ADC1_Init+0xe8>)
 80065f2:	2200      	movs	r2, #0
 80065f4:	631a      	str	r2, [r3, #48]	; 0x30
  hadc1.Init.DMAContinuousRequests = ENABLE;
 80065f6:	4b1d      	ldr	r3, [pc, #116]	; (800666c <MX_ADC1_Init+0xe8>)
 80065f8:	2201      	movs	r2, #1
 80065fa:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 80065fe:	4b1b      	ldr	r3, [pc, #108]	; (800666c <MX_ADC1_Init+0xe8>)
 8006600:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8006604:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 8006606:	4b19      	ldr	r3, [pc, #100]	; (800666c <MX_ADC1_Init+0xe8>)
 8006608:	2200      	movs	r2, #0
 800660a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800660e:	4817      	ldr	r0, [pc, #92]	; (800666c <MX_ADC1_Init+0xe8>)
 8006610:	f001 fee0 	bl	80083d4 <HAL_ADC_Init>
 8006614:	4603      	mov	r3, r0
 8006616:	2b00      	cmp	r3, #0
 8006618:	d001      	beq.n	800661e <MX_ADC1_Init+0x9a>
  {
    Error_Handler();
 800661a:	f000 fead 	bl	8007378 <Error_Handler>
  }
  /** Configure the ADC multi-mode 
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 800661e:	2300      	movs	r3, #0
 8006620:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8006622:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8006626:	4619      	mov	r1, r3
 8006628:	4810      	ldr	r0, [pc, #64]	; (800666c <MX_ADC1_Init+0xe8>)
 800662a:	f002 fc69 	bl	8008f00 <HAL_ADCEx_MultiModeConfigChannel>
 800662e:	4603      	mov	r3, r0
 8006630:	2b00      	cmp	r3, #0
 8006632:	d001      	beq.n	8006638 <MX_ADC1_Init+0xb4>
  {
    Error_Handler();
 8006634:	f000 fea0 	bl	8007378 <Error_Handler>
  }
  /** Configure Regular Channel 
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8006638:	4b0d      	ldr	r3, [pc, #52]	; (8006670 <MX_ADC1_Init+0xec>)
 800663a:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800663c:	2306      	movs	r3, #6
 800663e:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8006640:	2300      	movs	r3, #0
 8006642:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8006644:	237f      	movs	r3, #127	; 0x7f
 8006646:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8006648:	2304      	movs	r3, #4
 800664a:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 800664c:	2300      	movs	r3, #0
 800664e:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8006650:	1d3b      	adds	r3, r7, #4
 8006652:	4619      	mov	r1, r3
 8006654:	4805      	ldr	r0, [pc, #20]	; (800666c <MX_ADC1_Init+0xe8>)
 8006656:	f002 f87d 	bl	8008754 <HAL_ADC_ConfigChannel>
 800665a:	4603      	mov	r3, r0
 800665c:	2b00      	cmp	r3, #0
 800665e:	d001      	beq.n	8006664 <MX_ADC1_Init+0xe0>
  {
    Error_Handler();
 8006660:	f000 fe8a 	bl	8007378 <Error_Handler>
  }

}
 8006664:	bf00      	nop
 8006666:	3730      	adds	r7, #48	; 0x30
 8006668:	46bd      	mov	sp, r7
 800666a:	bd80      	pop	{r7, pc}
 800666c:	200025a8 	.word	0x200025a8
 8006670:	0c900008 	.word	0x0c900008

08006674 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8006674:	b580      	push	{r7, lr}
 8006676:	b08a      	sub	sp, #40	; 0x28
 8006678:	af00      	add	r7, sp, #0
 800667a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800667c:	f107 0314 	add.w	r3, r7, #20
 8006680:	2200      	movs	r2, #0
 8006682:	601a      	str	r2, [r3, #0]
 8006684:	605a      	str	r2, [r3, #4]
 8006686:	609a      	str	r2, [r3, #8]
 8006688:	60da      	str	r2, [r3, #12]
 800668a:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	681b      	ldr	r3, [r3, #0]
 8006690:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8006694:	d14f      	bne.n	8006736 <HAL_ADC_MspInit+0xc2>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8006696:	4b2a      	ldr	r3, [pc, #168]	; (8006740 <HAL_ADC_MspInit+0xcc>)
 8006698:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800669a:	4a29      	ldr	r2, [pc, #164]	; (8006740 <HAL_ADC_MspInit+0xcc>)
 800669c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80066a0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80066a2:	4b27      	ldr	r3, [pc, #156]	; (8006740 <HAL_ADC_MspInit+0xcc>)
 80066a4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80066a6:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80066aa:	613b      	str	r3, [r7, #16]
 80066ac:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80066ae:	4b24      	ldr	r3, [pc, #144]	; (8006740 <HAL_ADC_MspInit+0xcc>)
 80066b0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80066b2:	4a23      	ldr	r2, [pc, #140]	; (8006740 <HAL_ADC_MspInit+0xcc>)
 80066b4:	f043 0301 	orr.w	r3, r3, #1
 80066b8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80066ba:	4b21      	ldr	r3, [pc, #132]	; (8006740 <HAL_ADC_MspInit+0xcc>)
 80066bc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80066be:	f003 0301 	and.w	r3, r3, #1
 80066c2:	60fb      	str	r3, [r7, #12]
 80066c4:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration    
    PA2     ------> ADC1_IN3 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80066c6:	2304      	movs	r3, #4
 80066c8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80066ca:	2303      	movs	r3, #3
 80066cc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80066ce:	2300      	movs	r3, #0
 80066d0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80066d2:	f107 0314 	add.w	r3, r7, #20
 80066d6:	4619      	mov	r1, r3
 80066d8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80066dc:	f004 f822 	bl	800a724 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 80066e0:	4b18      	ldr	r3, [pc, #96]	; (8006744 <HAL_ADC_MspInit+0xd0>)
 80066e2:	4a19      	ldr	r2, [pc, #100]	; (8006748 <HAL_ADC_MspInit+0xd4>)
 80066e4:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 80066e6:	4b17      	ldr	r3, [pc, #92]	; (8006744 <HAL_ADC_MspInit+0xd0>)
 80066e8:	2205      	movs	r2, #5
 80066ea:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80066ec:	4b15      	ldr	r3, [pc, #84]	; (8006744 <HAL_ADC_MspInit+0xd0>)
 80066ee:	2200      	movs	r2, #0
 80066f0:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80066f2:	4b14      	ldr	r3, [pc, #80]	; (8006744 <HAL_ADC_MspInit+0xd0>)
 80066f4:	2200      	movs	r2, #0
 80066f6:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80066f8:	4b12      	ldr	r3, [pc, #72]	; (8006744 <HAL_ADC_MspInit+0xd0>)
 80066fa:	2280      	movs	r2, #128	; 0x80
 80066fc:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80066fe:	4b11      	ldr	r3, [pc, #68]	; (8006744 <HAL_ADC_MspInit+0xd0>)
 8006700:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006704:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8006706:	4b0f      	ldr	r3, [pc, #60]	; (8006744 <HAL_ADC_MspInit+0xd0>)
 8006708:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800670c:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800670e:	4b0d      	ldr	r3, [pc, #52]	; (8006744 <HAL_ADC_MspInit+0xd0>)
 8006710:	2220      	movs	r2, #32
 8006712:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8006714:	4b0b      	ldr	r3, [pc, #44]	; (8006744 <HAL_ADC_MspInit+0xd0>)
 8006716:	2200      	movs	r2, #0
 8006718:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800671a:	480a      	ldr	r0, [pc, #40]	; (8006744 <HAL_ADC_MspInit+0xd0>)
 800671c:	f003 fd36 	bl	800a18c <HAL_DMA_Init>
 8006720:	4603      	mov	r3, r0
 8006722:	2b00      	cmp	r3, #0
 8006724:	d001      	beq.n	800672a <HAL_ADC_MspInit+0xb6>
    {
      Error_Handler();
 8006726:	f000 fe27 	bl	8007378 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	4a05      	ldr	r2, [pc, #20]	; (8006744 <HAL_ADC_MspInit+0xd0>)
 800672e:	655a      	str	r2, [r3, #84]	; 0x54
 8006730:	4a04      	ldr	r2, [pc, #16]	; (8006744 <HAL_ADC_MspInit+0xd0>)
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	6293      	str	r3, [r2, #40]	; 0x28

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8006736:	bf00      	nop
 8006738:	3728      	adds	r7, #40	; 0x28
 800673a:	46bd      	mov	sp, r7
 800673c:	bd80      	pop	{r7, pc}
 800673e:	bf00      	nop
 8006740:	40021000 	.word	0x40021000
 8006744:	20002614 	.word	0x20002614
 8006748:	40020008 	.word	0x40020008

0800674c <MX_COMP1_Init>:

COMP_HandleTypeDef hcomp1;

/* COMP1 init function */
void MX_COMP1_Init(void)
{
 800674c:	b580      	push	{r7, lr}
 800674e:	af00      	add	r7, sp, #0

  hcomp1.Instance = COMP1;
 8006750:	4b0f      	ldr	r3, [pc, #60]	; (8006790 <MX_COMP1_Init+0x44>)
 8006752:	4a10      	ldr	r2, [pc, #64]	; (8006794 <MX_COMP1_Init+0x48>)
 8006754:	601a      	str	r2, [r3, #0]
  hcomp1.Init.InputPlus = COMP_INPUT_PLUS_IO1;
 8006756:	4b0e      	ldr	r3, [pc, #56]	; (8006790 <MX_COMP1_Init+0x44>)
 8006758:	2200      	movs	r2, #0
 800675a:	605a      	str	r2, [r3, #4]
  hcomp1.Init.InputMinus = COMP_INPUT_MINUS_VREFINT;
 800675c:	4b0c      	ldr	r3, [pc, #48]	; (8006790 <MX_COMP1_Init+0x44>)
 800675e:	4a0e      	ldr	r2, [pc, #56]	; (8006798 <MX_COMP1_Init+0x4c>)
 8006760:	609a      	str	r2, [r3, #8]
  hcomp1.Init.OutputPol = COMP_OUTPUTPOL_NONINVERTED;
 8006762:	4b0b      	ldr	r3, [pc, #44]	; (8006790 <MX_COMP1_Init+0x44>)
 8006764:	2200      	movs	r2, #0
 8006766:	611a      	str	r2, [r3, #16]
  hcomp1.Init.Hysteresis = COMP_HYSTERESIS_NONE;
 8006768:	4b09      	ldr	r3, [pc, #36]	; (8006790 <MX_COMP1_Init+0x44>)
 800676a:	2200      	movs	r2, #0
 800676c:	60da      	str	r2, [r3, #12]
  hcomp1.Init.BlankingSrce = COMP_BLANKINGSRC_NONE;
 800676e:	4b08      	ldr	r3, [pc, #32]	; (8006790 <MX_COMP1_Init+0x44>)
 8006770:	2200      	movs	r2, #0
 8006772:	615a      	str	r2, [r3, #20]
  hcomp1.Init.TriggerMode = COMP_TRIGGERMODE_NONE;
 8006774:	4b06      	ldr	r3, [pc, #24]	; (8006790 <MX_COMP1_Init+0x44>)
 8006776:	2200      	movs	r2, #0
 8006778:	619a      	str	r2, [r3, #24]
  if (HAL_COMP_Init(&hcomp1) != HAL_OK)
 800677a:	4805      	ldr	r0, [pc, #20]	; (8006790 <MX_COMP1_Init+0x44>)
 800677c:	f002 fe14 	bl	80093a8 <HAL_COMP_Init>
 8006780:	4603      	mov	r3, r0
 8006782:	2b00      	cmp	r3, #0
 8006784:	d001      	beq.n	800678a <MX_COMP1_Init+0x3e>
  {
    Error_Handler();
 8006786:	f000 fdf7 	bl	8007378 <Error_Handler>
  }

}
 800678a:	bf00      	nop
 800678c:	bd80      	pop	{r7, pc}
 800678e:	bf00      	nop
 8006790:	20002674 	.word	0x20002674
 8006794:	40010200 	.word	0x40010200
 8006798:	00800030 	.word	0x00800030

0800679c <HAL_COMP_MspInit>:

void HAL_COMP_MspInit(COMP_HandleTypeDef* compHandle)
{
 800679c:	b580      	push	{r7, lr}
 800679e:	b088      	sub	sp, #32
 80067a0:	af00      	add	r7, sp, #0
 80067a2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80067a4:	f107 030c 	add.w	r3, r7, #12
 80067a8:	2200      	movs	r2, #0
 80067aa:	601a      	str	r2, [r3, #0]
 80067ac:	605a      	str	r2, [r3, #4]
 80067ae:	609a      	str	r2, [r3, #8]
 80067b0:	60da      	str	r2, [r3, #12]
 80067b2:	611a      	str	r2, [r3, #16]
  if(compHandle->Instance==COMP1)
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	681b      	ldr	r3, [r3, #0]
 80067b8:	4a0f      	ldr	r2, [pc, #60]	; (80067f8 <HAL_COMP_MspInit+0x5c>)
 80067ba:	4293      	cmp	r3, r2
 80067bc:	d118      	bne.n	80067f0 <HAL_COMP_MspInit+0x54>
  {
  /* USER CODE BEGIN COMP1_MspInit 0 */

  /* USER CODE END COMP1_MspInit 0 */
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80067be:	4b0f      	ldr	r3, [pc, #60]	; (80067fc <HAL_COMP_MspInit+0x60>)
 80067c0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80067c2:	4a0e      	ldr	r2, [pc, #56]	; (80067fc <HAL_COMP_MspInit+0x60>)
 80067c4:	f043 0301 	orr.w	r3, r3, #1
 80067c8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80067ca:	4b0c      	ldr	r3, [pc, #48]	; (80067fc <HAL_COMP_MspInit+0x60>)
 80067cc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80067ce:	f003 0301 	and.w	r3, r3, #1
 80067d2:	60bb      	str	r3, [r7, #8]
 80067d4:	68bb      	ldr	r3, [r7, #8]
    /**COMP1 GPIO Configuration    
    PA1     ------> COMP1_INP 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 80067d6:	2302      	movs	r3, #2
 80067d8:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80067da:	2303      	movs	r3, #3
 80067dc:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80067de:	2300      	movs	r3, #0
 80067e0:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80067e2:	f107 030c 	add.w	r3, r7, #12
 80067e6:	4619      	mov	r1, r3
 80067e8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80067ec:	f003 ff9a 	bl	800a724 <HAL_GPIO_Init>

  /* USER CODE BEGIN COMP1_MspInit 1 */

  /* USER CODE END COMP1_MspInit 1 */
  }
}
 80067f0:	bf00      	nop
 80067f2:	3720      	adds	r7, #32
 80067f4:	46bd      	mov	sp, r7
 80067f6:	bd80      	pop	{r7, pc}
 80067f8:	40010200 	.word	0x40010200
 80067fc:	40021000 	.word	0x40021000

08006800 <MX_DAC1_Init>:
DMA_HandleTypeDef hdma_dac1_ch1;
DMA_HandleTypeDef hdma_dac2_ch1;

/* DAC1 init function */
void MX_DAC1_Init(void)
{
 8006800:	b580      	push	{r7, lr}
 8006802:	b08c      	sub	sp, #48	; 0x30
 8006804:	af00      	add	r7, sp, #0
  DAC_ChannelConfTypeDef sConfig = {0};
 8006806:	463b      	mov	r3, r7
 8006808:	2230      	movs	r2, #48	; 0x30
 800680a:	2100      	movs	r1, #0
 800680c:	4618      	mov	r0, r3
 800680e:	f008 fb41 	bl	800ee94 <memset>

  /** DAC Initialization 
  */
  hdac1.Instance = DAC1;
 8006812:	4b1e      	ldr	r3, [pc, #120]	; (800688c <MX_DAC1_Init+0x8c>)
 8006814:	4a1e      	ldr	r2, [pc, #120]	; (8006890 <MX_DAC1_Init+0x90>)
 8006816:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 8006818:	481c      	ldr	r0, [pc, #112]	; (800688c <MX_DAC1_Init+0x8c>)
 800681a:	f003 f898 	bl	800994e <HAL_DAC_Init>
 800681e:	4603      	mov	r3, r0
 8006820:	2b00      	cmp	r3, #0
 8006822:	d001      	beq.n	8006828 <MX_DAC1_Init+0x28>
  {
    Error_Handler();
 8006824:	f000 fda8 	bl	8007378 <Error_Handler>
  }
  /** DAC channel OUT1 config 
  */
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 8006828:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800682c:	603b      	str	r3, [r7, #0]
  sConfig.DAC_DMADoubleDataMode = DISABLE;
 800682e:	2300      	movs	r3, #0
 8006830:	713b      	strb	r3, [r7, #4]
  sConfig.DAC_SignedFormat = DISABLE;
 8006832:	2300      	movs	r3, #0
 8006834:	717b      	strb	r3, [r7, #5]
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8006836:	2300      	movs	r3, #0
 8006838:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_Trigger = DAC_TRIGGER_T8_TRGO;
 800683a:	2306      	movs	r3, #6
 800683c:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_Trigger2 = DAC_TRIGGER_NONE;
 800683e:	2300      	movs	r3, #0
 8006840:	613b      	str	r3, [r7, #16]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8006842:	2300      	movs	r3, #0
 8006844:	617b      	str	r3, [r7, #20]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_DISABLE;
 8006846:	2301      	movs	r3, #1
 8006848:	61bb      	str	r3, [r7, #24]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 800684a:	2300      	movs	r3, #0
 800684c:	61fb      	str	r3, [r7, #28]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 800684e:	463b      	mov	r3, r7
 8006850:	2200      	movs	r2, #0
 8006852:	4619      	mov	r1, r3
 8006854:	480d      	ldr	r0, [pc, #52]	; (800688c <MX_DAC1_Init+0x8c>)
 8006856:	f003 fa63 	bl	8009d20 <HAL_DAC_ConfigChannel>
 800685a:	4603      	mov	r3, r0
 800685c:	2b00      	cmp	r3, #0
 800685e:	d001      	beq.n	8006864 <MX_DAC1_Init+0x64>
  {
    Error_Handler();
 8006860:	f000 fd8a 	bl	8007378 <Error_Handler>
  }
  /** DAC channel OUT2 config 
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8006864:	2300      	movs	r3, #0
 8006866:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_DISABLE;
 8006868:	2301      	movs	r3, #1
 800686a:	61bb      	str	r3, [r7, #24]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 800686c:	463b      	mov	r3, r7
 800686e:	2210      	movs	r2, #16
 8006870:	4619      	mov	r1, r3
 8006872:	4806      	ldr	r0, [pc, #24]	; (800688c <MX_DAC1_Init+0x8c>)
 8006874:	f003 fa54 	bl	8009d20 <HAL_DAC_ConfigChannel>
 8006878:	4603      	mov	r3, r0
 800687a:	2b00      	cmp	r3, #0
 800687c:	d001      	beq.n	8006882 <MX_DAC1_Init+0x82>
  {
    Error_Handler();
 800687e:	f000 fd7b 	bl	8007378 <Error_Handler>
  }

}
 8006882:	bf00      	nop
 8006884:	3730      	adds	r7, #48	; 0x30
 8006886:	46bd      	mov	sp, r7
 8006888:	bd80      	pop	{r7, pc}
 800688a:	bf00      	nop
 800688c:	200026ac 	.word	0x200026ac
 8006890:	50000800 	.word	0x50000800

08006894 <MX_DAC2_Init>:
/* DAC2 init function */
void MX_DAC2_Init(void)
{
 8006894:	b580      	push	{r7, lr}
 8006896:	b08c      	sub	sp, #48	; 0x30
 8006898:	af00      	add	r7, sp, #0
  DAC_ChannelConfTypeDef sConfig = {0};
 800689a:	463b      	mov	r3, r7
 800689c:	2230      	movs	r2, #48	; 0x30
 800689e:	2100      	movs	r1, #0
 80068a0:	4618      	mov	r0, r3
 80068a2:	f008 faf7 	bl	800ee94 <memset>

  /** DAC Initialization 
  */
  hdac2.Instance = DAC2;
 80068a6:	4b16      	ldr	r3, [pc, #88]	; (8006900 <MX_DAC2_Init+0x6c>)
 80068a8:	4a16      	ldr	r2, [pc, #88]	; (8006904 <MX_DAC2_Init+0x70>)
 80068aa:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac2) != HAL_OK)
 80068ac:	4814      	ldr	r0, [pc, #80]	; (8006900 <MX_DAC2_Init+0x6c>)
 80068ae:	f003 f84e 	bl	800994e <HAL_DAC_Init>
 80068b2:	4603      	mov	r3, r0
 80068b4:	2b00      	cmp	r3, #0
 80068b6:	d001      	beq.n	80068bc <MX_DAC2_Init+0x28>
  {
    Error_Handler();
 80068b8:	f000 fd5e 	bl	8007378 <Error_Handler>
  }
  /** DAC channel OUT1 config 
  */
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 80068bc:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80068c0:	603b      	str	r3, [r7, #0]
  sConfig.DAC_DMADoubleDataMode = DISABLE;
 80068c2:	2300      	movs	r3, #0
 80068c4:	713b      	strb	r3, [r7, #4]
  sConfig.DAC_SignedFormat = DISABLE;
 80068c6:	2300      	movs	r3, #0
 80068c8:	717b      	strb	r3, [r7, #5]
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 80068ca:	2300      	movs	r3, #0
 80068cc:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_Trigger = DAC_TRIGGER_T8_TRGO;
 80068ce:	2306      	movs	r3, #6
 80068d0:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_Trigger2 = DAC_TRIGGER_NONE;
 80068d2:	2300      	movs	r3, #0
 80068d4:	613b      	str	r3, [r7, #16]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 80068d6:	2300      	movs	r3, #0
 80068d8:	617b      	str	r3, [r7, #20]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_DISABLE;
 80068da:	2301      	movs	r3, #1
 80068dc:	61bb      	str	r3, [r7, #24]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 80068de:	2300      	movs	r3, #0
 80068e0:	61fb      	str	r3, [r7, #28]
  if (HAL_DAC_ConfigChannel(&hdac2, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 80068e2:	463b      	mov	r3, r7
 80068e4:	2200      	movs	r2, #0
 80068e6:	4619      	mov	r1, r3
 80068e8:	4805      	ldr	r0, [pc, #20]	; (8006900 <MX_DAC2_Init+0x6c>)
 80068ea:	f003 fa19 	bl	8009d20 <HAL_DAC_ConfigChannel>
 80068ee:	4603      	mov	r3, r0
 80068f0:	2b00      	cmp	r3, #0
 80068f2:	d001      	beq.n	80068f8 <MX_DAC2_Init+0x64>
  {
    Error_Handler();
 80068f4:	f000 fd40 	bl	8007378 <Error_Handler>
  }

}
 80068f8:	bf00      	nop
 80068fa:	3730      	adds	r7, #48	; 0x30
 80068fc:	46bd      	mov	sp, r7
 80068fe:	bd80      	pop	{r7, pc}
 8006900:	20002698 	.word	0x20002698
 8006904:	50000c00 	.word	0x50000c00

08006908 <HAL_DAC_MspInit>:

void HAL_DAC_MspInit(DAC_HandleTypeDef* dacHandle)
{
 8006908:	b580      	push	{r7, lr}
 800690a:	b08c      	sub	sp, #48	; 0x30
 800690c:	af00      	add	r7, sp, #0
 800690e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006910:	f107 031c 	add.w	r3, r7, #28
 8006914:	2200      	movs	r2, #0
 8006916:	601a      	str	r2, [r3, #0]
 8006918:	605a      	str	r2, [r3, #4]
 800691a:	609a      	str	r2, [r3, #8]
 800691c:	60da      	str	r2, [r3, #12]
 800691e:	611a      	str	r2, [r3, #16]
  if(dacHandle->Instance==DAC1)
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	681b      	ldr	r3, [r3, #0]
 8006924:	4a56      	ldr	r2, [pc, #344]	; (8006a80 <HAL_DAC_MspInit+0x178>)
 8006926:	4293      	cmp	r3, r2
 8006928:	d150      	bne.n	80069cc <HAL_DAC_MspInit+0xc4>
  {
  /* USER CODE BEGIN DAC1_MspInit 0 */

  /* USER CODE END DAC1_MspInit 0 */
    /* DAC1 clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 800692a:	4b56      	ldr	r3, [pc, #344]	; (8006a84 <HAL_DAC_MspInit+0x17c>)
 800692c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800692e:	4a55      	ldr	r2, [pc, #340]	; (8006a84 <HAL_DAC_MspInit+0x17c>)
 8006930:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006934:	64d3      	str	r3, [r2, #76]	; 0x4c
 8006936:	4b53      	ldr	r3, [pc, #332]	; (8006a84 <HAL_DAC_MspInit+0x17c>)
 8006938:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800693a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800693e:	61bb      	str	r3, [r7, #24]
 8006940:	69bb      	ldr	r3, [r7, #24]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006942:	4b50      	ldr	r3, [pc, #320]	; (8006a84 <HAL_DAC_MspInit+0x17c>)
 8006944:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006946:	4a4f      	ldr	r2, [pc, #316]	; (8006a84 <HAL_DAC_MspInit+0x17c>)
 8006948:	f043 0301 	orr.w	r3, r3, #1
 800694c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800694e:	4b4d      	ldr	r3, [pc, #308]	; (8006a84 <HAL_DAC_MspInit+0x17c>)
 8006950:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006952:	f003 0301 	and.w	r3, r3, #1
 8006956:	617b      	str	r3, [r7, #20]
 8006958:	697b      	ldr	r3, [r7, #20]
    /**DAC1 GPIO Configuration    
    PA4     ------> DAC1_OUT1
    PA5     ------> DAC1_OUT2 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 800695a:	2330      	movs	r3, #48	; 0x30
 800695c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800695e:	2303      	movs	r3, #3
 8006960:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006962:	2300      	movs	r3, #0
 8006964:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006966:	f107 031c 	add.w	r3, r7, #28
 800696a:	4619      	mov	r1, r3
 800696c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8006970:	f003 fed8 	bl	800a724 <HAL_GPIO_Init>

    /* DAC1 DMA Init */
    /* DAC1_CH1 Init */
    hdma_dac1_ch1.Instance = DMA1_Channel2;
 8006974:	4b44      	ldr	r3, [pc, #272]	; (8006a88 <HAL_DAC_MspInit+0x180>)
 8006976:	4a45      	ldr	r2, [pc, #276]	; (8006a8c <HAL_DAC_MspInit+0x184>)
 8006978:	601a      	str	r2, [r3, #0]
    hdma_dac1_ch1.Init.Request = DMA_REQUEST_DAC1_CHANNEL1;
 800697a:	4b43      	ldr	r3, [pc, #268]	; (8006a88 <HAL_DAC_MspInit+0x180>)
 800697c:	2206      	movs	r2, #6
 800697e:	605a      	str	r2, [r3, #4]
    hdma_dac1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8006980:	4b41      	ldr	r3, [pc, #260]	; (8006a88 <HAL_DAC_MspInit+0x180>)
 8006982:	2210      	movs	r2, #16
 8006984:	609a      	str	r2, [r3, #8]
    hdma_dac1_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8006986:	4b40      	ldr	r3, [pc, #256]	; (8006a88 <HAL_DAC_MspInit+0x180>)
 8006988:	2200      	movs	r2, #0
 800698a:	60da      	str	r2, [r3, #12]
    hdma_dac1_ch1.Init.MemInc = DMA_MINC_ENABLE;
 800698c:	4b3e      	ldr	r3, [pc, #248]	; (8006a88 <HAL_DAC_MspInit+0x180>)
 800698e:	2280      	movs	r2, #128	; 0x80
 8006990:	611a      	str	r2, [r3, #16]
    hdma_dac1_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8006992:	4b3d      	ldr	r3, [pc, #244]	; (8006a88 <HAL_DAC_MspInit+0x180>)
 8006994:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006998:	615a      	str	r2, [r3, #20]
    hdma_dac1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800699a:	4b3b      	ldr	r3, [pc, #236]	; (8006a88 <HAL_DAC_MspInit+0x180>)
 800699c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80069a0:	619a      	str	r2, [r3, #24]
    hdma_dac1_ch1.Init.Mode = DMA_CIRCULAR;
 80069a2:	4b39      	ldr	r3, [pc, #228]	; (8006a88 <HAL_DAC_MspInit+0x180>)
 80069a4:	2220      	movs	r2, #32
 80069a6:	61da      	str	r2, [r3, #28]
    hdma_dac1_ch1.Init.Priority = DMA_PRIORITY_LOW;
 80069a8:	4b37      	ldr	r3, [pc, #220]	; (8006a88 <HAL_DAC_MspInit+0x180>)
 80069aa:	2200      	movs	r2, #0
 80069ac:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_dac1_ch1) != HAL_OK)
 80069ae:	4836      	ldr	r0, [pc, #216]	; (8006a88 <HAL_DAC_MspInit+0x180>)
 80069b0:	f003 fbec 	bl	800a18c <HAL_DMA_Init>
 80069b4:	4603      	mov	r3, r0
 80069b6:	2b00      	cmp	r3, #0
 80069b8:	d001      	beq.n	80069be <HAL_DAC_MspInit+0xb6>
    {
      Error_Handler();
 80069ba:	f000 fcdd 	bl	8007378 <Error_Handler>
    }

    __HAL_LINKDMA(dacHandle,DMA_Handle1,hdma_dac1_ch1);
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	4a31      	ldr	r2, [pc, #196]	; (8006a88 <HAL_DAC_MspInit+0x180>)
 80069c2:	609a      	str	r2, [r3, #8]
 80069c4:	4a30      	ldr	r2, [pc, #192]	; (8006a88 <HAL_DAC_MspInit+0x180>)
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	6293      	str	r3, [r2, #40]	; 0x28

  /* USER CODE BEGIN DAC2_MspInit 1 */

  /* USER CODE END DAC2_MspInit 1 */
  }
}
 80069ca:	e054      	b.n	8006a76 <HAL_DAC_MspInit+0x16e>
  else if(dacHandle->Instance==DAC2)
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	681b      	ldr	r3, [r3, #0]
 80069d0:	4a2f      	ldr	r2, [pc, #188]	; (8006a90 <HAL_DAC_MspInit+0x188>)
 80069d2:	4293      	cmp	r3, r2
 80069d4:	d14f      	bne.n	8006a76 <HAL_DAC_MspInit+0x16e>
    __HAL_RCC_DAC2_CLK_ENABLE();
 80069d6:	4b2b      	ldr	r3, [pc, #172]	; (8006a84 <HAL_DAC_MspInit+0x17c>)
 80069d8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80069da:	4a2a      	ldr	r2, [pc, #168]	; (8006a84 <HAL_DAC_MspInit+0x17c>)
 80069dc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80069e0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80069e2:	4b28      	ldr	r3, [pc, #160]	; (8006a84 <HAL_DAC_MspInit+0x17c>)
 80069e4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80069e6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80069ea:	613b      	str	r3, [r7, #16]
 80069ec:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80069ee:	4b25      	ldr	r3, [pc, #148]	; (8006a84 <HAL_DAC_MspInit+0x17c>)
 80069f0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80069f2:	4a24      	ldr	r2, [pc, #144]	; (8006a84 <HAL_DAC_MspInit+0x17c>)
 80069f4:	f043 0301 	orr.w	r3, r3, #1
 80069f8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80069fa:	4b22      	ldr	r3, [pc, #136]	; (8006a84 <HAL_DAC_MspInit+0x17c>)
 80069fc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80069fe:	f003 0301 	and.w	r3, r3, #1
 8006a02:	60fb      	str	r3, [r7, #12]
 8006a04:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8006a06:	2340      	movs	r3, #64	; 0x40
 8006a08:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8006a0a:	2303      	movs	r3, #3
 8006a0c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006a0e:	2300      	movs	r3, #0
 8006a10:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006a12:	f107 031c 	add.w	r3, r7, #28
 8006a16:	4619      	mov	r1, r3
 8006a18:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8006a1c:	f003 fe82 	bl	800a724 <HAL_GPIO_Init>
    hdma_dac2_ch1.Instance = DMA1_Channel3;
 8006a20:	4b1c      	ldr	r3, [pc, #112]	; (8006a94 <HAL_DAC_MspInit+0x18c>)
 8006a22:	4a1d      	ldr	r2, [pc, #116]	; (8006a98 <HAL_DAC_MspInit+0x190>)
 8006a24:	601a      	str	r2, [r3, #0]
    hdma_dac2_ch1.Init.Request = DMA_REQUEST_DAC2_CHANNEL1;
 8006a26:	4b1b      	ldr	r3, [pc, #108]	; (8006a94 <HAL_DAC_MspInit+0x18c>)
 8006a28:	2229      	movs	r2, #41	; 0x29
 8006a2a:	605a      	str	r2, [r3, #4]
    hdma_dac2_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8006a2c:	4b19      	ldr	r3, [pc, #100]	; (8006a94 <HAL_DAC_MspInit+0x18c>)
 8006a2e:	2210      	movs	r2, #16
 8006a30:	609a      	str	r2, [r3, #8]
    hdma_dac2_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8006a32:	4b18      	ldr	r3, [pc, #96]	; (8006a94 <HAL_DAC_MspInit+0x18c>)
 8006a34:	2200      	movs	r2, #0
 8006a36:	60da      	str	r2, [r3, #12]
    hdma_dac2_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8006a38:	4b16      	ldr	r3, [pc, #88]	; (8006a94 <HAL_DAC_MspInit+0x18c>)
 8006a3a:	2280      	movs	r2, #128	; 0x80
 8006a3c:	611a      	str	r2, [r3, #16]
    hdma_dac2_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8006a3e:	4b15      	ldr	r3, [pc, #84]	; (8006a94 <HAL_DAC_MspInit+0x18c>)
 8006a40:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006a44:	615a      	str	r2, [r3, #20]
    hdma_dac2_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8006a46:	4b13      	ldr	r3, [pc, #76]	; (8006a94 <HAL_DAC_MspInit+0x18c>)
 8006a48:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006a4c:	619a      	str	r2, [r3, #24]
    hdma_dac2_ch1.Init.Mode = DMA_CIRCULAR;
 8006a4e:	4b11      	ldr	r3, [pc, #68]	; (8006a94 <HAL_DAC_MspInit+0x18c>)
 8006a50:	2220      	movs	r2, #32
 8006a52:	61da      	str	r2, [r3, #28]
    hdma_dac2_ch1.Init.Priority = DMA_PRIORITY_LOW;
 8006a54:	4b0f      	ldr	r3, [pc, #60]	; (8006a94 <HAL_DAC_MspInit+0x18c>)
 8006a56:	2200      	movs	r2, #0
 8006a58:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_dac2_ch1) != HAL_OK)
 8006a5a:	480e      	ldr	r0, [pc, #56]	; (8006a94 <HAL_DAC_MspInit+0x18c>)
 8006a5c:	f003 fb96 	bl	800a18c <HAL_DMA_Init>
 8006a60:	4603      	mov	r3, r0
 8006a62:	2b00      	cmp	r3, #0
 8006a64:	d001      	beq.n	8006a6a <HAL_DAC_MspInit+0x162>
      Error_Handler();
 8006a66:	f000 fc87 	bl	8007378 <Error_Handler>
    __HAL_LINKDMA(dacHandle,DMA_Handle1,hdma_dac2_ch1);
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	4a09      	ldr	r2, [pc, #36]	; (8006a94 <HAL_DAC_MspInit+0x18c>)
 8006a6e:	609a      	str	r2, [r3, #8]
 8006a70:	4a08      	ldr	r2, [pc, #32]	; (8006a94 <HAL_DAC_MspInit+0x18c>)
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	6293      	str	r3, [r2, #40]	; 0x28
}
 8006a76:	bf00      	nop
 8006a78:	3730      	adds	r7, #48	; 0x30
 8006a7a:	46bd      	mov	sp, r7
 8006a7c:	bd80      	pop	{r7, pc}
 8006a7e:	bf00      	nop
 8006a80:	50000800 	.word	0x50000800
 8006a84:	40021000 	.word	0x40021000
 8006a88:	20001f24 	.word	0x20001f24
 8006a8c:	4002001c 	.word	0x4002001c
 8006a90:	50000c00 	.word	0x50000c00
 8006a94:	200026c0 	.word	0x200026c0
 8006a98:	40020030 	.word	0x40020030

08006a9c <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
void MX_DMA_Init(void) 
{
 8006a9c:	b580      	push	{r7, lr}
 8006a9e:	b082      	sub	sp, #8
 8006aa0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8006aa2:	4b1a      	ldr	r3, [pc, #104]	; (8006b0c <MX_DMA_Init+0x70>)
 8006aa4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006aa6:	4a19      	ldr	r2, [pc, #100]	; (8006b0c <MX_DMA_Init+0x70>)
 8006aa8:	f043 0304 	orr.w	r3, r3, #4
 8006aac:	6493      	str	r3, [r2, #72]	; 0x48
 8006aae:	4b17      	ldr	r3, [pc, #92]	; (8006b0c <MX_DMA_Init+0x70>)
 8006ab0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006ab2:	f003 0304 	and.w	r3, r3, #4
 8006ab6:	607b      	str	r3, [r7, #4]
 8006ab8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8006aba:	4b14      	ldr	r3, [pc, #80]	; (8006b0c <MX_DMA_Init+0x70>)
 8006abc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006abe:	4a13      	ldr	r2, [pc, #76]	; (8006b0c <MX_DMA_Init+0x70>)
 8006ac0:	f043 0301 	orr.w	r3, r3, #1
 8006ac4:	6493      	str	r3, [r2, #72]	; 0x48
 8006ac6:	4b11      	ldr	r3, [pc, #68]	; (8006b0c <MX_DMA_Init+0x70>)
 8006ac8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006aca:	f003 0301 	and.w	r3, r3, #1
 8006ace:	603b      	str	r3, [r7, #0]
 8006ad0:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 1, 0);
 8006ad2:	2200      	movs	r2, #0
 8006ad4:	2101      	movs	r1, #1
 8006ad6:	200b      	movs	r0, #11
 8006ad8:	f002 fef7 	bl	80098ca <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8006adc:	200b      	movs	r0, #11
 8006ade:	f002 ff0e 	bl	80098fe <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8006ae2:	2200      	movs	r2, #0
 8006ae4:	2100      	movs	r1, #0
 8006ae6:	200c      	movs	r0, #12
 8006ae8:	f002 feef 	bl	80098ca <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8006aec:	200c      	movs	r0, #12
 8006aee:	f002 ff06 	bl	80098fe <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 8006af2:	2200      	movs	r2, #0
 8006af4:	2100      	movs	r1, #0
 8006af6:	200d      	movs	r0, #13
 8006af8:	f002 fee7 	bl	80098ca <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8006afc:	200d      	movs	r0, #13
 8006afe:	f002 fefe 	bl	80098fe <HAL_NVIC_EnableIRQ>

}
 8006b02:	bf00      	nop
 8006b04:	3708      	adds	r7, #8
 8006b06:	46bd      	mov	sp, r7
 8006b08:	bd80      	pop	{r7, pc}
 8006b0a:	bf00      	nop
 8006b0c:	40021000 	.word	0x40021000

08006b10 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8006b10:	b480      	push	{r7}
 8006b12:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8006b14:	4b04      	ldr	r3, [pc, #16]	; (8006b28 <__NVIC_GetPriorityGrouping+0x18>)
 8006b16:	68db      	ldr	r3, [r3, #12]
 8006b18:	0a1b      	lsrs	r3, r3, #8
 8006b1a:	f003 0307 	and.w	r3, r3, #7
}
 8006b1e:	4618      	mov	r0, r3
 8006b20:	46bd      	mov	sp, r7
 8006b22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b26:	4770      	bx	lr
 8006b28:	e000ed00 	.word	0xe000ed00

08006b2c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006b2c:	b480      	push	{r7}
 8006b2e:	b083      	sub	sp, #12
 8006b30:	af00      	add	r7, sp, #0
 8006b32:	4603      	mov	r3, r0
 8006b34:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006b36:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006b3a:	2b00      	cmp	r3, #0
 8006b3c:	db0b      	blt.n	8006b56 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8006b3e:	79fb      	ldrb	r3, [r7, #7]
 8006b40:	f003 021f 	and.w	r2, r3, #31
 8006b44:	4907      	ldr	r1, [pc, #28]	; (8006b64 <__NVIC_EnableIRQ+0x38>)
 8006b46:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006b4a:	095b      	lsrs	r3, r3, #5
 8006b4c:	2001      	movs	r0, #1
 8006b4e:	fa00 f202 	lsl.w	r2, r0, r2
 8006b52:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8006b56:	bf00      	nop
 8006b58:	370c      	adds	r7, #12
 8006b5a:	46bd      	mov	sp, r7
 8006b5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b60:	4770      	bx	lr
 8006b62:	bf00      	nop
 8006b64:	e000e100 	.word	0xe000e100

08006b68 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8006b68:	b480      	push	{r7}
 8006b6a:	b083      	sub	sp, #12
 8006b6c:	af00      	add	r7, sp, #0
 8006b6e:	4603      	mov	r3, r0
 8006b70:	6039      	str	r1, [r7, #0]
 8006b72:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006b74:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006b78:	2b00      	cmp	r3, #0
 8006b7a:	db0a      	blt.n	8006b92 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006b7c:	683b      	ldr	r3, [r7, #0]
 8006b7e:	b2da      	uxtb	r2, r3
 8006b80:	490c      	ldr	r1, [pc, #48]	; (8006bb4 <__NVIC_SetPriority+0x4c>)
 8006b82:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006b86:	0112      	lsls	r2, r2, #4
 8006b88:	b2d2      	uxtb	r2, r2
 8006b8a:	440b      	add	r3, r1
 8006b8c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8006b90:	e00a      	b.n	8006ba8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006b92:	683b      	ldr	r3, [r7, #0]
 8006b94:	b2da      	uxtb	r2, r3
 8006b96:	4908      	ldr	r1, [pc, #32]	; (8006bb8 <__NVIC_SetPriority+0x50>)
 8006b98:	79fb      	ldrb	r3, [r7, #7]
 8006b9a:	f003 030f 	and.w	r3, r3, #15
 8006b9e:	3b04      	subs	r3, #4
 8006ba0:	0112      	lsls	r2, r2, #4
 8006ba2:	b2d2      	uxtb	r2, r2
 8006ba4:	440b      	add	r3, r1
 8006ba6:	761a      	strb	r2, [r3, #24]
}
 8006ba8:	bf00      	nop
 8006baa:	370c      	adds	r7, #12
 8006bac:	46bd      	mov	sp, r7
 8006bae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bb2:	4770      	bx	lr
 8006bb4:	e000e100 	.word	0xe000e100
 8006bb8:	e000ed00 	.word	0xe000ed00

08006bbc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8006bbc:	b480      	push	{r7}
 8006bbe:	b089      	sub	sp, #36	; 0x24
 8006bc0:	af00      	add	r7, sp, #0
 8006bc2:	60f8      	str	r0, [r7, #12]
 8006bc4:	60b9      	str	r1, [r7, #8]
 8006bc6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8006bc8:	68fb      	ldr	r3, [r7, #12]
 8006bca:	f003 0307 	and.w	r3, r3, #7
 8006bce:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8006bd0:	69fb      	ldr	r3, [r7, #28]
 8006bd2:	f1c3 0307 	rsb	r3, r3, #7
 8006bd6:	2b04      	cmp	r3, #4
 8006bd8:	bf28      	it	cs
 8006bda:	2304      	movcs	r3, #4
 8006bdc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8006bde:	69fb      	ldr	r3, [r7, #28]
 8006be0:	3304      	adds	r3, #4
 8006be2:	2b06      	cmp	r3, #6
 8006be4:	d902      	bls.n	8006bec <NVIC_EncodePriority+0x30>
 8006be6:	69fb      	ldr	r3, [r7, #28]
 8006be8:	3b03      	subs	r3, #3
 8006bea:	e000      	b.n	8006bee <NVIC_EncodePriority+0x32>
 8006bec:	2300      	movs	r3, #0
 8006bee:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006bf0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8006bf4:	69bb      	ldr	r3, [r7, #24]
 8006bf6:	fa02 f303 	lsl.w	r3, r2, r3
 8006bfa:	43da      	mvns	r2, r3
 8006bfc:	68bb      	ldr	r3, [r7, #8]
 8006bfe:	401a      	ands	r2, r3
 8006c00:	697b      	ldr	r3, [r7, #20]
 8006c02:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8006c04:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8006c08:	697b      	ldr	r3, [r7, #20]
 8006c0a:	fa01 f303 	lsl.w	r3, r1, r3
 8006c0e:	43d9      	mvns	r1, r3
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006c14:	4313      	orrs	r3, r2
         );
}
 8006c16:	4618      	mov	r0, r3
 8006c18:	3724      	adds	r7, #36	; 0x24
 8006c1a:	46bd      	mov	sp, r7
 8006c1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c20:	4770      	bx	lr
	...

08006c24 <LL_SYSCFG_SetEXTISource>:
  *         @arg @ref LL_SYSCFG_EXTI_LINE14
  *         @arg @ref LL_SYSCFG_EXTI_LINE15
  * @retval None
  */
__STATIC_INLINE void LL_SYSCFG_SetEXTISource(uint32_t Port, uint32_t Line)
{
 8006c24:	b480      	push	{r7}
 8006c26:	b085      	sub	sp, #20
 8006c28:	af00      	add	r7, sp, #0
 8006c2a:	6078      	str	r0, [r7, #4]
 8006c2c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SYSCFG->EXTICR[Line & 0x3U], (Line >> 16U), Port << (POSITION_VAL((Line >> 16U)) & 0x1FU) );
 8006c2e:	4a14      	ldr	r2, [pc, #80]	; (8006c80 <LL_SYSCFG_SetEXTISource+0x5c>)
 8006c30:	683b      	ldr	r3, [r7, #0]
 8006c32:	f003 0303 	and.w	r3, r3, #3
 8006c36:	3302      	adds	r3, #2
 8006c38:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8006c3c:	683b      	ldr	r3, [r7, #0]
 8006c3e:	0c1b      	lsrs	r3, r3, #16
 8006c40:	43db      	mvns	r3, r3
 8006c42:	ea02 0103 	and.w	r1, r2, r3
 8006c46:	683b      	ldr	r3, [r7, #0]
 8006c48:	0c1b      	lsrs	r3, r3, #16
 8006c4a:	60fb      	str	r3, [r7, #12]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006c4c:	68fb      	ldr	r3, [r7, #12]
 8006c4e:	fa93 f3a3 	rbit	r3, r3
 8006c52:	60bb      	str	r3, [r7, #8]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8006c54:	68bb      	ldr	r3, [r7, #8]
 8006c56:	fab3 f383 	clz	r3, r3
 8006c5a:	b2db      	uxtb	r3, r3
 8006c5c:	f003 031f 	and.w	r3, r3, #31
 8006c60:	687a      	ldr	r2, [r7, #4]
 8006c62:	409a      	lsls	r2, r3
 8006c64:	4806      	ldr	r0, [pc, #24]	; (8006c80 <LL_SYSCFG_SetEXTISource+0x5c>)
 8006c66:	683b      	ldr	r3, [r7, #0]
 8006c68:	f003 0303 	and.w	r3, r3, #3
 8006c6c:	430a      	orrs	r2, r1
 8006c6e:	3302      	adds	r3, #2
 8006c70:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
}
 8006c74:	bf00      	nop
 8006c76:	3714      	adds	r7, #20
 8006c78:	46bd      	mov	sp, r7
 8006c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c7e:	4770      	bx	lr
 8006c80:	40010000 	.word	0x40010000

08006c84 <LL_GPIO_SetPinMode>:
  *         @arg @ref LL_GPIO_MODE_ALTERNATE
  *         @arg @ref LL_GPIO_MODE_ANALOG
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Mode)
{
 8006c84:	b480      	push	{r7}
 8006c86:	b089      	sub	sp, #36	; 0x24
 8006c88:	af00      	add	r7, sp, #0
 8006c8a:	60f8      	str	r0, [r7, #12]
 8006c8c:	60b9      	str	r1, [r7, #8]
 8006c8e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODE0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 8006c90:	68fb      	ldr	r3, [r7, #12]
 8006c92:	681a      	ldr	r2, [r3, #0]
 8006c94:	68bb      	ldr	r3, [r7, #8]
 8006c96:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006c98:	697b      	ldr	r3, [r7, #20]
 8006c9a:	fa93 f3a3 	rbit	r3, r3
 8006c9e:	613b      	str	r3, [r7, #16]
  return result;
 8006ca0:	693b      	ldr	r3, [r7, #16]
 8006ca2:	fab3 f383 	clz	r3, r3
 8006ca6:	b2db      	uxtb	r3, r3
 8006ca8:	005b      	lsls	r3, r3, #1
 8006caa:	2103      	movs	r1, #3
 8006cac:	fa01 f303 	lsl.w	r3, r1, r3
 8006cb0:	43db      	mvns	r3, r3
 8006cb2:	401a      	ands	r2, r3
 8006cb4:	68bb      	ldr	r3, [r7, #8]
 8006cb6:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006cb8:	69fb      	ldr	r3, [r7, #28]
 8006cba:	fa93 f3a3 	rbit	r3, r3
 8006cbe:	61bb      	str	r3, [r7, #24]
  return result;
 8006cc0:	69bb      	ldr	r3, [r7, #24]
 8006cc2:	fab3 f383 	clz	r3, r3
 8006cc6:	b2db      	uxtb	r3, r3
 8006cc8:	005b      	lsls	r3, r3, #1
 8006cca:	6879      	ldr	r1, [r7, #4]
 8006ccc:	fa01 f303 	lsl.w	r3, r1, r3
 8006cd0:	431a      	orrs	r2, r3
 8006cd2:	68fb      	ldr	r3, [r7, #12]
 8006cd4:	601a      	str	r2, [r3, #0]
}
 8006cd6:	bf00      	nop
 8006cd8:	3724      	adds	r7, #36	; 0x24
 8006cda:	46bd      	mov	sp, r7
 8006cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ce0:	4770      	bx	lr

08006ce2 <LL_GPIO_SetPinPull>:
  *         @arg @ref LL_GPIO_PULL_UP
  *         @arg @ref LL_GPIO_PULL_DOWN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Pull)
{
 8006ce2:	b480      	push	{r7}
 8006ce4:	b089      	sub	sp, #36	; 0x24
 8006ce6:	af00      	add	r7, sp, #0
 8006ce8:	60f8      	str	r0, [r7, #12]
 8006cea:	60b9      	str	r1, [r7, #8]
 8006cec:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPD0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 8006cee:	68fb      	ldr	r3, [r7, #12]
 8006cf0:	68da      	ldr	r2, [r3, #12]
 8006cf2:	68bb      	ldr	r3, [r7, #8]
 8006cf4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006cf6:	697b      	ldr	r3, [r7, #20]
 8006cf8:	fa93 f3a3 	rbit	r3, r3
 8006cfc:	613b      	str	r3, [r7, #16]
  return result;
 8006cfe:	693b      	ldr	r3, [r7, #16]
 8006d00:	fab3 f383 	clz	r3, r3
 8006d04:	b2db      	uxtb	r3, r3
 8006d06:	005b      	lsls	r3, r3, #1
 8006d08:	2103      	movs	r1, #3
 8006d0a:	fa01 f303 	lsl.w	r3, r1, r3
 8006d0e:	43db      	mvns	r3, r3
 8006d10:	401a      	ands	r2, r3
 8006d12:	68bb      	ldr	r3, [r7, #8]
 8006d14:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006d16:	69fb      	ldr	r3, [r7, #28]
 8006d18:	fa93 f3a3 	rbit	r3, r3
 8006d1c:	61bb      	str	r3, [r7, #24]
  return result;
 8006d1e:	69bb      	ldr	r3, [r7, #24]
 8006d20:	fab3 f383 	clz	r3, r3
 8006d24:	b2db      	uxtb	r3, r3
 8006d26:	005b      	lsls	r3, r3, #1
 8006d28:	6879      	ldr	r1, [r7, #4]
 8006d2a:	fa01 f303 	lsl.w	r3, r1, r3
 8006d2e:	431a      	orrs	r2, r3
 8006d30:	68fb      	ldr	r3, [r7, #12]
 8006d32:	60da      	str	r2, [r3, #12]
}
 8006d34:	bf00      	nop
 8006d36:	3724      	adds	r7, #36	; 0x24
 8006d38:	46bd      	mov	sp, r7
 8006d3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d3e:	4770      	bx	lr

08006d40 <LL_GPIO_ResetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8006d40:	b480      	push	{r7}
 8006d42:	b083      	sub	sp, #12
 8006d44:	af00      	add	r7, sp, #0
 8006d46:	6078      	str	r0, [r7, #4]
 8006d48:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BRR, PinMask);
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	683a      	ldr	r2, [r7, #0]
 8006d4e:	629a      	str	r2, [r3, #40]	; 0x28
}
 8006d50:	bf00      	nop
 8006d52:	370c      	adds	r7, #12
 8006d54:	46bd      	mov	sp, r7
 8006d56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d5a:	4770      	bx	lr

08006d5c <LL_AHB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 8006d5c:	b480      	push	{r7}
 8006d5e:	b085      	sub	sp, #20
 8006d60:	af00      	add	r7, sp, #0
 8006d62:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 8006d64:	4b08      	ldr	r3, [pc, #32]	; (8006d88 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8006d66:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8006d68:	4907      	ldr	r1, [pc, #28]	; (8006d88 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	4313      	orrs	r3, r2
 8006d6e:	64cb      	str	r3, [r1, #76]	; 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8006d70:	4b05      	ldr	r3, [pc, #20]	; (8006d88 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8006d72:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	4013      	ands	r3, r2
 8006d78:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8006d7a:	68fb      	ldr	r3, [r7, #12]
}
 8006d7c:	bf00      	nop
 8006d7e:	3714      	adds	r7, #20
 8006d80:	46bd      	mov	sp, r7
 8006d82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d86:	4770      	bx	lr
 8006d88:	40021000 	.word	0x40021000

08006d8c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8006d8c:	b580      	push	{r7, lr}
 8006d8e:	b08a      	sub	sp, #40	; 0x28
 8006d90:	af00      	add	r7, sp, #0

  LL_EXTI_InitTypeDef EXTI_InitStruct = {0};
 8006d92:	f107 031c 	add.w	r3, r7, #28
 8006d96:	2200      	movs	r2, #0
 8006d98:	601a      	str	r2, [r3, #0]
 8006d9a:	605a      	str	r2, [r3, #4]
 8006d9c:	609a      	str	r2, [r3, #8]
  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006d9e:	1d3b      	adds	r3, r7, #4
 8006da0:	2200      	movs	r2, #0
 8006da2:	601a      	str	r2, [r3, #0]
 8006da4:	605a      	str	r2, [r3, #4]
 8006da6:	609a      	str	r2, [r3, #8]
 8006da8:	60da      	str	r2, [r3, #12]
 8006daa:	611a      	str	r2, [r3, #16]
 8006dac:	615a      	str	r2, [r3, #20]

  /* GPIO Ports Clock Enable */
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOC);
 8006dae:	2004      	movs	r0, #4
 8006db0:	f7ff ffd4 	bl	8006d5c <LL_AHB2_GRP1_EnableClock>
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOF);
 8006db4:	2020      	movs	r0, #32
 8006db6:	f7ff ffd1 	bl	8006d5c <LL_AHB2_GRP1_EnableClock>
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOA);
 8006dba:	2001      	movs	r0, #1
 8006dbc:	f7ff ffce 	bl	8006d5c <LL_AHB2_GRP1_EnableClock>
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOB);
 8006dc0:	2002      	movs	r0, #2
 8006dc2:	f7ff ffcb 	bl	8006d5c <LL_AHB2_GRP1_EnableClock>

  /**/
  LL_GPIO_ResetOutputPin(TRIGMODE_GPIO_Port, TRIGMODE_Pin);
 8006dc6:	2108      	movs	r1, #8
 8006dc8:	48d3      	ldr	r0, [pc, #844]	; (8007118 <MX_GPIO_Init+0x38c>)
 8006dca:	f7ff ffb9 	bl	8006d40 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(DCBIAS_INVERT_GPIO_Port, DCBIAS_INVERT_Pin);
 8006dce:	2108      	movs	r1, #8
 8006dd0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8006dd4:	f7ff ffb4 	bl	8006d40 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(SG2_GPIO_Port, SG2_Pin);
 8006dd8:	2110      	movs	r1, #16
 8006dda:	48cf      	ldr	r0, [pc, #828]	; (8007118 <MX_GPIO_Init+0x38c>)
 8006ddc:	f7ff ffb0 	bl	8006d40 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(SG1_GPIO_Port, SG1_Pin);
 8006de0:	2120      	movs	r1, #32
 8006de2:	48cd      	ldr	r0, [pc, #820]	; (8007118 <MX_GPIO_Init+0x38c>)
 8006de4:	f7ff ffac 	bl	8006d40 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(SG0_GPIO_Port, SG0_Pin);
 8006de8:	2101      	movs	r1, #1
 8006dea:	48cc      	ldr	r0, [pc, #816]	; (800711c <MX_GPIO_Init+0x390>)
 8006dec:	f7ff ffa8 	bl	8006d40 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(TRIGMUX1_GPIO_Port, TRIGMUX1_Pin);
 8006df0:	f44f 7180 	mov.w	r1, #256	; 0x100
 8006df4:	48c8      	ldr	r0, [pc, #800]	; (8007118 <MX_GPIO_Init+0x38c>)
 8006df6:	f7ff ffa3 	bl	8006d40 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(TRIGMUX2_GPIO_Port, TRIGMUX2_Pin);
 8006dfa:	f44f 7100 	mov.w	r1, #512	; 0x200
 8006dfe:	48c6      	ldr	r0, [pc, #792]	; (8007118 <MX_GPIO_Init+0x38c>)
 8006e00:	f7ff ff9e 	bl	8006d40 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(DC_GPIO_Port, DC_Pin);
 8006e04:	2140      	movs	r1, #64	; 0x40
 8006e06:	48c5      	ldr	r0, [pc, #788]	; (800711c <MX_GPIO_Init+0x390>)
 8006e08:	f7ff ff9a 	bl	8006d40 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(CS_GPIO_Port, CS_Pin);
 8006e0c:	2180      	movs	r1, #128	; 0x80
 8006e0e:	48c3      	ldr	r0, [pc, #780]	; (800711c <MX_GPIO_Init+0x390>)
 8006e10:	f7ff ff96 	bl	8006d40 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(RST_GPIO_Port, RST_Pin);
 8006e14:	f44f 7100 	mov.w	r1, #512	; 0x200
 8006e18:	48c0      	ldr	r0, [pc, #768]	; (800711c <MX_GPIO_Init+0x390>)
 8006e1a:	f7ff ff91 	bl	8006d40 <LL_GPIO_ResetOutputPin>

  /**/
  LL_SYSCFG_SetEXTISource(LL_SYSCFG_EXTI_PORTC, LL_SYSCFG_EXTI_LINE14);
 8006e1e:	49c0      	ldr	r1, [pc, #768]	; (8007120 <MX_GPIO_Init+0x394>)
 8006e20:	2002      	movs	r0, #2
 8006e22:	f7ff feff 	bl	8006c24 <LL_SYSCFG_SetEXTISource>

  /**/
  LL_SYSCFG_SetEXTISource(LL_SYSCFG_EXTI_PORTC, LL_SYSCFG_EXTI_LINE15);
 8006e26:	49bf      	ldr	r1, [pc, #764]	; (8007124 <MX_GPIO_Init+0x398>)
 8006e28:	2002      	movs	r0, #2
 8006e2a:	f7ff fefb 	bl	8006c24 <LL_SYSCFG_SetEXTISource>

  /**/
  LL_SYSCFG_SetEXTISource(LL_SYSCFG_EXTI_PORTF, LL_SYSCFG_EXTI_LINE0);
 8006e2e:	f44f 2170 	mov.w	r1, #983040	; 0xf0000
 8006e32:	2005      	movs	r0, #5
 8006e34:	f7ff fef6 	bl	8006c24 <LL_SYSCFG_SetEXTISource>

  /**/
  LL_SYSCFG_SetEXTISource(LL_SYSCFG_EXTI_PORTF, LL_SYSCFG_EXTI_LINE1);
 8006e38:	f44f 0170 	mov.w	r1, #15728640	; 0xf00000
 8006e3c:	2005      	movs	r0, #5
 8006e3e:	f7ff fef1 	bl	8006c24 <LL_SYSCFG_SetEXTISource>

  /**/
  LL_SYSCFG_SetEXTISource(LL_SYSCFG_EXTI_PORTC, LL_SYSCFG_EXTI_LINE2);
 8006e42:	f04f 6170 	mov.w	r1, #251658240	; 0xf000000
 8006e46:	2002      	movs	r0, #2
 8006e48:	f7ff feec 	bl	8006c24 <LL_SYSCFG_SetEXTISource>

  /**/
  EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_14;
 8006e4c:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8006e50:	61fb      	str	r3, [r7, #28]
  EXTI_InitStruct.LineCommand = ENABLE;
 8006e52:	2301      	movs	r3, #1
 8006e54:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;
 8006e58:	2300      	movs	r3, #0
 8006e5a:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_FALLING;
 8006e5e:	2302      	movs	r3, #2
 8006e60:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  LL_EXTI_Init(&EXTI_InitStruct);
 8006e64:	f107 031c 	add.w	r3, r7, #28
 8006e68:	4618      	mov	r0, r3
 8006e6a:	f006 fd31 	bl	800d8d0 <LL_EXTI_Init>

  /**/
  EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_15;
 8006e6e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006e72:	61fb      	str	r3, [r7, #28]
  EXTI_InitStruct.LineCommand = ENABLE;
 8006e74:	2301      	movs	r3, #1
 8006e76:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;
 8006e7a:	2300      	movs	r3, #0
 8006e7c:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_FALLING;
 8006e80:	2302      	movs	r3, #2
 8006e82:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  LL_EXTI_Init(&EXTI_InitStruct);
 8006e86:	f107 031c 	add.w	r3, r7, #28
 8006e8a:	4618      	mov	r0, r3
 8006e8c:	f006 fd20 	bl	800d8d0 <LL_EXTI_Init>

  /**/
  EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_0;
 8006e90:	2301      	movs	r3, #1
 8006e92:	61fb      	str	r3, [r7, #28]
  EXTI_InitStruct.LineCommand = ENABLE;
 8006e94:	2301      	movs	r3, #1
 8006e96:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;
 8006e9a:	2300      	movs	r3, #0
 8006e9c:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_FALLING;
 8006ea0:	2302      	movs	r3, #2
 8006ea2:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  LL_EXTI_Init(&EXTI_InitStruct);
 8006ea6:	f107 031c 	add.w	r3, r7, #28
 8006eaa:	4618      	mov	r0, r3
 8006eac:	f006 fd10 	bl	800d8d0 <LL_EXTI_Init>

  /**/
  EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_1;
 8006eb0:	2302      	movs	r3, #2
 8006eb2:	61fb      	str	r3, [r7, #28]
  EXTI_InitStruct.LineCommand = ENABLE;
 8006eb4:	2301      	movs	r3, #1
 8006eb6:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;
 8006eba:	2300      	movs	r3, #0
 8006ebc:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_FALLING;
 8006ec0:	2302      	movs	r3, #2
 8006ec2:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  LL_EXTI_Init(&EXTI_InitStruct);
 8006ec6:	f107 031c 	add.w	r3, r7, #28
 8006eca:	4618      	mov	r0, r3
 8006ecc:	f006 fd00 	bl	800d8d0 <LL_EXTI_Init>

  /**/
  EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_2;
 8006ed0:	2304      	movs	r3, #4
 8006ed2:	61fb      	str	r3, [r7, #28]
  EXTI_InitStruct.LineCommand = ENABLE;
 8006ed4:	2301      	movs	r3, #1
 8006ed6:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;
 8006eda:	2300      	movs	r3, #0
 8006edc:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_FALLING;
 8006ee0:	2302      	movs	r3, #2
 8006ee2:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  LL_EXTI_Init(&EXTI_InitStruct);
 8006ee6:	f107 031c 	add.w	r3, r7, #28
 8006eea:	4618      	mov	r0, r3
 8006eec:	f006 fcf0 	bl	800d8d0 <LL_EXTI_Init>

  /**/
  LL_GPIO_SetPinPull(BTN1_EXTI14_GPIO_Port, BTN1_EXTI14_Pin, LL_GPIO_PULL_UP);
 8006ef0:	2201      	movs	r2, #1
 8006ef2:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8006ef6:	4888      	ldr	r0, [pc, #544]	; (8007118 <MX_GPIO_Init+0x38c>)
 8006ef8:	f7ff fef3 	bl	8006ce2 <LL_GPIO_SetPinPull>

  /**/
  LL_GPIO_SetPinPull(BTN2_EXTI15_GPIO_Port, BTN2_EXTI15_Pin, LL_GPIO_PULL_UP);
 8006efc:	2201      	movs	r2, #1
 8006efe:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8006f02:	4885      	ldr	r0, [pc, #532]	; (8007118 <MX_GPIO_Init+0x38c>)
 8006f04:	f7ff feed 	bl	8006ce2 <LL_GPIO_SetPinPull>

  /**/
  LL_GPIO_SetPinPull(BTN3_EXTI0_GPIO_Port, BTN3_EXTI0_Pin, LL_GPIO_PULL_UP);
 8006f08:	2201      	movs	r2, #1
 8006f0a:	2101      	movs	r1, #1
 8006f0c:	4886      	ldr	r0, [pc, #536]	; (8007128 <MX_GPIO_Init+0x39c>)
 8006f0e:	f7ff fee8 	bl	8006ce2 <LL_GPIO_SetPinPull>

  /**/
  LL_GPIO_SetPinPull(BTN4_EXTI1_GPIO_Port, BTN4_EXTI1_Pin, LL_GPIO_PULL_UP);
 8006f12:	2201      	movs	r2, #1
 8006f14:	2102      	movs	r1, #2
 8006f16:	4884      	ldr	r0, [pc, #528]	; (8007128 <MX_GPIO_Init+0x39c>)
 8006f18:	f7ff fee3 	bl	8006ce2 <LL_GPIO_SetPinPull>

  /**/
  LL_GPIO_SetPinPull(ENC_EXTI2_GPIO_Port, ENC_EXTI2_Pin, LL_GPIO_PULL_UP);
 8006f1c:	2201      	movs	r2, #1
 8006f1e:	2104      	movs	r1, #4
 8006f20:	487d      	ldr	r0, [pc, #500]	; (8007118 <MX_GPIO_Init+0x38c>)
 8006f22:	f7ff fede 	bl	8006ce2 <LL_GPIO_SetPinPull>

  /**/
  LL_GPIO_SetPinMode(BTN1_EXTI14_GPIO_Port, BTN1_EXTI14_Pin, LL_GPIO_MODE_INPUT);
 8006f26:	2200      	movs	r2, #0
 8006f28:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8006f2c:	487a      	ldr	r0, [pc, #488]	; (8007118 <MX_GPIO_Init+0x38c>)
 8006f2e:	f7ff fea9 	bl	8006c84 <LL_GPIO_SetPinMode>

  /**/
  LL_GPIO_SetPinMode(BTN2_EXTI15_GPIO_Port, BTN2_EXTI15_Pin, LL_GPIO_MODE_INPUT);
 8006f32:	2200      	movs	r2, #0
 8006f34:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8006f38:	4877      	ldr	r0, [pc, #476]	; (8007118 <MX_GPIO_Init+0x38c>)
 8006f3a:	f7ff fea3 	bl	8006c84 <LL_GPIO_SetPinMode>

  /**/
  LL_GPIO_SetPinMode(BTN3_EXTI0_GPIO_Port, BTN3_EXTI0_Pin, LL_GPIO_MODE_INPUT);
 8006f3e:	2200      	movs	r2, #0
 8006f40:	2101      	movs	r1, #1
 8006f42:	4879      	ldr	r0, [pc, #484]	; (8007128 <MX_GPIO_Init+0x39c>)
 8006f44:	f7ff fe9e 	bl	8006c84 <LL_GPIO_SetPinMode>

  /**/
  LL_GPIO_SetPinMode(BTN4_EXTI1_GPIO_Port, BTN4_EXTI1_Pin, LL_GPIO_MODE_INPUT);
 8006f48:	2200      	movs	r2, #0
 8006f4a:	2102      	movs	r1, #2
 8006f4c:	4876      	ldr	r0, [pc, #472]	; (8007128 <MX_GPIO_Init+0x39c>)
 8006f4e:	f7ff fe99 	bl	8006c84 <LL_GPIO_SetPinMode>

  /**/
  LL_GPIO_SetPinMode(ENC_EXTI2_GPIO_Port, ENC_EXTI2_Pin, LL_GPIO_MODE_INPUT);
 8006f52:	2200      	movs	r2, #0
 8006f54:	2104      	movs	r1, #4
 8006f56:	4870      	ldr	r0, [pc, #448]	; (8007118 <MX_GPIO_Init+0x38c>)
 8006f58:	f7ff fe94 	bl	8006c84 <LL_GPIO_SetPinMode>

  /**/
  GPIO_InitStruct.Pin = TRIGMODE_Pin;
 8006f5c:	2308      	movs	r3, #8
 8006f5e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8006f60:	2301      	movs	r3, #1
 8006f62:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8006f64:	2300      	movs	r3, #0
 8006f66:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8006f68:	2300      	movs	r3, #0
 8006f6a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_DOWN;
 8006f6c:	2302      	movs	r3, #2
 8006f6e:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(TRIGMODE_GPIO_Port, &GPIO_InitStruct);
 8006f70:	1d3b      	adds	r3, r7, #4
 8006f72:	4619      	mov	r1, r3
 8006f74:	4868      	ldr	r0, [pc, #416]	; (8007118 <MX_GPIO_Init+0x38c>)
 8006f76:	f006 fe9e 	bl	800dcb6 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = DCBIAS_INVERT_Pin;
 8006f7a:	2308      	movs	r3, #8
 8006f7c:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8006f7e:	2301      	movs	r3, #1
 8006f80:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8006f82:	2300      	movs	r3, #0
 8006f84:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8006f86:	2300      	movs	r3, #0
 8006f88:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8006f8a:	2300      	movs	r3, #0
 8006f8c:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(DCBIAS_INVERT_GPIO_Port, &GPIO_InitStruct);
 8006f8e:	1d3b      	adds	r3, r7, #4
 8006f90:	4619      	mov	r1, r3
 8006f92:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8006f96:	f006 fe8e 	bl	800dcb6 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = SG2_Pin;
 8006f9a:	2310      	movs	r3, #16
 8006f9c:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8006f9e:	2301      	movs	r3, #1
 8006fa0:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8006fa2:	2300      	movs	r3, #0
 8006fa4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8006fa6:	2300      	movs	r3, #0
 8006fa8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8006faa:	2300      	movs	r3, #0
 8006fac:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(SG2_GPIO_Port, &GPIO_InitStruct);
 8006fae:	1d3b      	adds	r3, r7, #4
 8006fb0:	4619      	mov	r1, r3
 8006fb2:	4859      	ldr	r0, [pc, #356]	; (8007118 <MX_GPIO_Init+0x38c>)
 8006fb4:	f006 fe7f 	bl	800dcb6 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = SG1_Pin;
 8006fb8:	2320      	movs	r3, #32
 8006fba:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8006fbc:	2301      	movs	r3, #1
 8006fbe:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8006fc0:	2300      	movs	r3, #0
 8006fc2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8006fc4:	2300      	movs	r3, #0
 8006fc6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8006fc8:	2300      	movs	r3, #0
 8006fca:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(SG1_GPIO_Port, &GPIO_InitStruct);
 8006fcc:	1d3b      	adds	r3, r7, #4
 8006fce:	4619      	mov	r1, r3
 8006fd0:	4851      	ldr	r0, [pc, #324]	; (8007118 <MX_GPIO_Init+0x38c>)
 8006fd2:	f006 fe70 	bl	800dcb6 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = SG0_Pin;
 8006fd6:	2301      	movs	r3, #1
 8006fd8:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8006fda:	2301      	movs	r3, #1
 8006fdc:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8006fde:	2300      	movs	r3, #0
 8006fe0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8006fe2:	2300      	movs	r3, #0
 8006fe4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8006fe6:	2300      	movs	r3, #0
 8006fe8:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(SG0_GPIO_Port, &GPIO_InitStruct);
 8006fea:	1d3b      	adds	r3, r7, #4
 8006fec:	4619      	mov	r1, r3
 8006fee:	484b      	ldr	r0, [pc, #300]	; (800711c <MX_GPIO_Init+0x390>)
 8006ff0:	f006 fe61 	bl	800dcb6 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = TRIGMUX1_Pin;
 8006ff4:	f44f 7380 	mov.w	r3, #256	; 0x100
 8006ff8:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8006ffa:	2301      	movs	r3, #1
 8006ffc:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8006ffe:	2300      	movs	r3, #0
 8007000:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8007002:	2300      	movs	r3, #0
 8007004:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8007006:	2300      	movs	r3, #0
 8007008:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(TRIGMUX1_GPIO_Port, &GPIO_InitStruct);
 800700a:	1d3b      	adds	r3, r7, #4
 800700c:	4619      	mov	r1, r3
 800700e:	4842      	ldr	r0, [pc, #264]	; (8007118 <MX_GPIO_Init+0x38c>)
 8007010:	f006 fe51 	bl	800dcb6 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = TRIGMUX2_Pin;
 8007014:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007018:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 800701a:	2301      	movs	r3, #1
 800701c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 800701e:	2300      	movs	r3, #0
 8007020:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8007022:	2300      	movs	r3, #0
 8007024:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8007026:	2300      	movs	r3, #0
 8007028:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(TRIGMUX2_GPIO_Port, &GPIO_InitStruct);
 800702a:	1d3b      	adds	r3, r7, #4
 800702c:	4619      	mov	r1, r3
 800702e:	483a      	ldr	r0, [pc, #232]	; (8007118 <MX_GPIO_Init+0x38c>)
 8007030:	f006 fe41 	bl	800dcb6 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = DC_Pin;
 8007034:	2340      	movs	r3, #64	; 0x40
 8007036:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8007038:	2301      	movs	r3, #1
 800703a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 800703c:	2303      	movs	r3, #3
 800703e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8007040:	2300      	movs	r3, #0
 8007042:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8007044:	2300      	movs	r3, #0
 8007046:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(DC_GPIO_Port, &GPIO_InitStruct);
 8007048:	1d3b      	adds	r3, r7, #4
 800704a:	4619      	mov	r1, r3
 800704c:	4833      	ldr	r0, [pc, #204]	; (800711c <MX_GPIO_Init+0x390>)
 800704e:	f006 fe32 	bl	800dcb6 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = CS_Pin;
 8007052:	2380      	movs	r3, #128	; 0x80
 8007054:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8007056:	2301      	movs	r3, #1
 8007058:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 800705a:	2303      	movs	r3, #3
 800705c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800705e:	2300      	movs	r3, #0
 8007060:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8007062:	2300      	movs	r3, #0
 8007064:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(CS_GPIO_Port, &GPIO_InitStruct);
 8007066:	1d3b      	adds	r3, r7, #4
 8007068:	4619      	mov	r1, r3
 800706a:	482c      	ldr	r0, [pc, #176]	; (800711c <MX_GPIO_Init+0x390>)
 800706c:	f006 fe23 	bl	800dcb6 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = RST_Pin;
 8007070:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007074:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8007076:	2301      	movs	r3, #1
 8007078:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 800707a:	2303      	movs	r3, #3
 800707c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800707e:	2300      	movs	r3, #0
 8007080:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8007082:	2300      	movs	r3, #0
 8007084:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(RST_GPIO_Port, &GPIO_InitStruct);
 8007086:	1d3b      	adds	r3, r7, #4
 8007088:	4619      	mov	r1, r3
 800708a:	4824      	ldr	r0, [pc, #144]	; (800711c <MX_GPIO_Init+0x390>)
 800708c:	f006 fe13 	bl	800dcb6 <LL_GPIO_Init>

  /* EXTI interrupt init*/
  NVIC_SetPriority(EXTI0_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8007090:	f7ff fd3e 	bl	8006b10 <__NVIC_GetPriorityGrouping>
 8007094:	4603      	mov	r3, r0
 8007096:	2200      	movs	r2, #0
 8007098:	2100      	movs	r1, #0
 800709a:	4618      	mov	r0, r3
 800709c:	f7ff fd8e 	bl	8006bbc <NVIC_EncodePriority>
 80070a0:	4603      	mov	r3, r0
 80070a2:	4619      	mov	r1, r3
 80070a4:	2006      	movs	r0, #6
 80070a6:	f7ff fd5f 	bl	8006b68 <__NVIC_SetPriority>
  NVIC_EnableIRQ(EXTI0_IRQn);
 80070aa:	2006      	movs	r0, #6
 80070ac:	f7ff fd3e 	bl	8006b2c <__NVIC_EnableIRQ>
  NVIC_SetPriority(EXTI1_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 80070b0:	f7ff fd2e 	bl	8006b10 <__NVIC_GetPriorityGrouping>
 80070b4:	4603      	mov	r3, r0
 80070b6:	2200      	movs	r2, #0
 80070b8:	2100      	movs	r1, #0
 80070ba:	4618      	mov	r0, r3
 80070bc:	f7ff fd7e 	bl	8006bbc <NVIC_EncodePriority>
 80070c0:	4603      	mov	r3, r0
 80070c2:	4619      	mov	r1, r3
 80070c4:	2007      	movs	r0, #7
 80070c6:	f7ff fd4f 	bl	8006b68 <__NVIC_SetPriority>
  NVIC_EnableIRQ(EXTI1_IRQn);
 80070ca:	2007      	movs	r0, #7
 80070cc:	f7ff fd2e 	bl	8006b2c <__NVIC_EnableIRQ>
  NVIC_SetPriority(EXTI2_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 80070d0:	f7ff fd1e 	bl	8006b10 <__NVIC_GetPriorityGrouping>
 80070d4:	4603      	mov	r3, r0
 80070d6:	2200      	movs	r2, #0
 80070d8:	2100      	movs	r1, #0
 80070da:	4618      	mov	r0, r3
 80070dc:	f7ff fd6e 	bl	8006bbc <NVIC_EncodePriority>
 80070e0:	4603      	mov	r3, r0
 80070e2:	4619      	mov	r1, r3
 80070e4:	2008      	movs	r0, #8
 80070e6:	f7ff fd3f 	bl	8006b68 <__NVIC_SetPriority>
  NVIC_EnableIRQ(EXTI2_IRQn);
 80070ea:	2008      	movs	r0, #8
 80070ec:	f7ff fd1e 	bl	8006b2c <__NVIC_EnableIRQ>
  NVIC_SetPriority(EXTI15_10_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 80070f0:	f7ff fd0e 	bl	8006b10 <__NVIC_GetPriorityGrouping>
 80070f4:	4603      	mov	r3, r0
 80070f6:	2200      	movs	r2, #0
 80070f8:	2100      	movs	r1, #0
 80070fa:	4618      	mov	r0, r3
 80070fc:	f7ff fd5e 	bl	8006bbc <NVIC_EncodePriority>
 8007100:	4603      	mov	r3, r0
 8007102:	4619      	mov	r1, r3
 8007104:	2028      	movs	r0, #40	; 0x28
 8007106:	f7ff fd2f 	bl	8006b68 <__NVIC_SetPriority>
  NVIC_EnableIRQ(EXTI15_10_IRQn);
 800710a:	2028      	movs	r0, #40	; 0x28
 800710c:	f7ff fd0e 	bl	8006b2c <__NVIC_EnableIRQ>

}
 8007110:	bf00      	nop
 8007112:	3728      	adds	r7, #40	; 0x28
 8007114:	46bd      	mov	sp, r7
 8007116:	e009      	b.n	800712c <MX_GPIO_Init+0x3a0>
 8007118:	48000800 	.word	0x48000800
 800711c:	48000400 	.word	0x48000400
 8007120:	0f000003 	.word	0x0f000003
 8007124:	f0000003 	.word	0xf0000003
 8007128:	48001400 	.word	0x48001400
 800712c:	bd80      	pop	{r7, pc}
 800712e:	bf00      	nop

08007130 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 8007130:	b480      	push	{r7}
 8007132:	b083      	sub	sp, #12
 8007134:	af00      	add	r7, sp, #0
 8007136:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8007138:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 800713c:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	; 0xe80
 8007140:	f003 0301 	and.w	r3, r3, #1
 8007144:	2b00      	cmp	r3, #0
 8007146:	d013      	beq.n	8007170 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8007148:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 800714c:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 8007150:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8007154:	2b00      	cmp	r3, #0
 8007156:	d00b      	beq.n	8007170 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 8007158:	e000      	b.n	800715c <ITM_SendChar+0x2c>
    {
      __NOP();
 800715a:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 800715c:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8007160:	681b      	ldr	r3, [r3, #0]
 8007162:	2b00      	cmp	r3, #0
 8007164:	d0f9      	beq.n	800715a <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 8007166:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 800716a:	687a      	ldr	r2, [r7, #4]
 800716c:	b2d2      	uxtb	r2, r2
 800716e:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 8007170:	687b      	ldr	r3, [r7, #4]
}
 8007172:	4618      	mov	r0, r3
 8007174:	370c      	adds	r7, #12
 8007176:	46bd      	mov	sp, r7
 8007178:	f85d 7b04 	ldr.w	r7, [sp], #4
 800717c:	4770      	bx	lr

0800717e <_write>:
/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

// redirect printf to SWV
int _write(int file, char *ptr, int len)
{
 800717e:	b580      	push	{r7, lr}
 8007180:	b086      	sub	sp, #24
 8007182:	af00      	add	r7, sp, #0
 8007184:	60f8      	str	r0, [r7, #12]
 8007186:	60b9      	str	r1, [r7, #8]
 8007188:	607a      	str	r2, [r7, #4]
  int i=0;
 800718a:	2300      	movs	r3, #0
 800718c:	617b      	str	r3, [r7, #20]
  for(i=0 ; i<len ; i++)
 800718e:	2300      	movs	r3, #0
 8007190:	617b      	str	r3, [r7, #20]
 8007192:	e009      	b.n	80071a8 <_write+0x2a>
    ITM_SendChar((*ptr++));
 8007194:	68bb      	ldr	r3, [r7, #8]
 8007196:	1c5a      	adds	r2, r3, #1
 8007198:	60ba      	str	r2, [r7, #8]
 800719a:	781b      	ldrb	r3, [r3, #0]
 800719c:	4618      	mov	r0, r3
 800719e:	f7ff ffc7 	bl	8007130 <ITM_SendChar>
  for(i=0 ; i<len ; i++)
 80071a2:	697b      	ldr	r3, [r7, #20]
 80071a4:	3301      	adds	r3, #1
 80071a6:	617b      	str	r3, [r7, #20]
 80071a8:	697a      	ldr	r2, [r7, #20]
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	429a      	cmp	r2, r3
 80071ae:	dbf1      	blt.n	8007194 <_write+0x16>
  return len;
 80071b0:	687b      	ldr	r3, [r7, #4]
}
 80071b2:	4618      	mov	r0, r3
 80071b4:	3718      	adds	r7, #24
 80071b6:	46bd      	mov	sp, r7
 80071b8:	bd80      	pop	{r7, pc}
	...

080071bc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80071bc:	b580      	push	{r7, lr}
 80071be:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80071c0:	f000 feb3 	bl	8007f2a <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80071c4:	f000 f86a 	bl	800729c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80071c8:	f7ff fde0 	bl	8006d8c <MX_GPIO_Init>
  MX_DMA_Init();
 80071cc:	f7ff fc66 	bl	8006a9c <MX_DMA_Init>
  MX_DAC1_Init();
 80071d0:	f7ff fb16 	bl	8006800 <MX_DAC1_Init>
  MX_ADC1_Init();
 80071d4:	f7ff f9d6 	bl	8006584 <MX_ADC1_Init>
  MX_COMP1_Init();
 80071d8:	f7ff fab8 	bl	800674c <MX_COMP1_Init>
  MX_TIM2_Init();
 80071dc:	f000 fbaa 	bl	8007934 <MX_TIM2_Init>
  MX_SPI3_Init();
 80071e0:	f000 f908 	bl	80073f4 <MX_SPI3_Init>
  MX_RNG_Init();
 80071e4:	f000 f8f8 	bl	80073d8 <MX_RNG_Init>
  MX_TIM1_Init();
 80071e8:	f000 fb34 	bl	8007854 <MX_TIM1_Init>
  MX_TIM8_Init();
 80071ec:	f000 fc8a 	bl	8007b04 <MX_TIM8_Init>
  MX_TIM16_Init();
 80071f0:	f000 fd42 	bl	8007c78 <MX_TIM16_Init>
  MX_TIM15_Init();
 80071f4:	f000 fcee 	bl	8007bd4 <MX_TIM15_Init>
  MX_TIM5_Init();
 80071f8:	f000 fc36 	bl	8007a68 <MX_TIM5_Init>
  MX_TIM3_Init();
 80071fc:	f000 fbe6 	bl	80079cc <MX_TIM3_Init>
  MX_DAC2_Init();
 8007200:	f7ff fb48 	bl	8006894 <MX_DAC2_Init>
//  SM_DisablePwmToSignal();
  //SM_EnableDacToSignal();



  DT_InitRegister();
 8007204:	f7fd fff6 	bl	80051f4 <DT_InitRegister>

  // main signal function output (external)
  SM_Init();
 8007208:	f7fe fc9e 	bl	8005b48 <SM_Init>
  FuncO_ApplyPresetToSignal(eDefaultFuncPreset);
 800720c:	2000      	movs	r0, #0
 800720e:	f7fe fa9f 	bl	8005750 <FuncO_ApplyPresetToSignal>
  FuncO_ApplyPresetToSync(eDefaultFuncPreset);
 8007212:	2000      	movs	r0, #0
 8007214:	f7fe fafc 	bl	8005810 <FuncO_ApplyPresetToSync>

  // DC bias output (internal)
  HAL_DAC_Start(&hdac1, DAC1_CHANNEL_2);
 8007218:	2110      	movs	r1, #16
 800721a:	481b      	ldr	r0, [pc, #108]	; (8007288 <main+0xcc>)
 800721c:	f002 fbb9 	bl	8009992 <HAL_DAC_Start>

  // send trigger input out to dac
  //HAL_DAC_Start_DMA(&hdac2, DAC2_CHANNEL_1, trigger_input, TRIGGER_DATA_SIZE, DAC_ALIGN_12B_R);

  // TIM2 - DAC TIMER
  OUTPUT_TIMER->CR1 |= (TIM_CR1_CEN);
 8007220:	4b1a      	ldr	r3, [pc, #104]	; (800728c <main+0xd0>)
 8007222:	681b      	ldr	r3, [r3, #0]
 8007224:	4a19      	ldr	r2, [pc, #100]	; (800728c <main+0xd0>)
 8007226:	f043 0301 	orr.w	r3, r3, #1
 800722a:	6013      	str	r3, [r2, #0]
  FreqO_ApplyPreset(eDefaultFreqPreset);
 800722c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8007230:	f7fe f98a 	bl	8005548 <FreqO_ApplyPreset>



  // DC bias inversion
  HAL_GPIO_WritePin(DCBIAS_INVERT_GPIO_Port, DCBIAS_INVERT_Pin, GPIO_PIN_SET);
 8007234:	2201      	movs	r2, #1
 8007236:	2108      	movs	r1, #8
 8007238:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800723c:	f003 fcd6 	bl	800abec <HAL_GPIO_WritePin>

  // PGA gain
  //GO_ApplyPreset_Fast(eDefaultGainPreset);
  VPP_ApplyProfileToSignal(eDefaultVppPreset);
 8007240:	2059      	movs	r0, #89	; 0x59
 8007242:	f7fe ffc5 	bl	80061d0 <VPP_ApplyProfileToSignal>


// http://www.ti.com/lit/ds/symlink/ts5a3357.pdf
  HAL_GPIO_WritePin(TRIGMUX1_GPIO_Port, TRIGMUX1_Pin, GPIO_PIN_RESET);	// TS5A3357 Pin6
 8007246:	2200      	movs	r2, #0
 8007248:	f44f 7180 	mov.w	r1, #256	; 0x100
 800724c:	4810      	ldr	r0, [pc, #64]	; (8007290 <main+0xd4>)
 800724e:	f003 fccd 	bl	800abec <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(TRIGMUX2_GPIO_Port, TRIGMUX2_Pin, GPIO_PIN_RESET);	// TS5A3357 Pin5
 8007252:	2200      	movs	r2, #0
 8007254:	f44f 7100 	mov.w	r1, #512	; 0x200
 8007258:	480d      	ldr	r0, [pc, #52]	; (8007290 <main+0xd4>)
 800725a:	f003 fcc7 	bl	800abec <HAL_GPIO_WritePin>



#ifndef DISABLE_ALL_TIMERS
  // encoder input
  HAL_TIM_Base_Start(&htim1);		// enable encoder timer
 800725e:	480d      	ldr	r0, [pc, #52]	; (8007294 <main+0xd8>)
 8007260:	f004 fdbe 	bl	800bde0 <HAL_TIM_Base_Start>
  //TIM1->DIER |= TIM_DIER_IDXIE;		// enable index interrupts

#endif	//DISABLE_ALL_TIMERS

  TIM6->PSC = 65535;
 8007264:	4b0c      	ldr	r3, [pc, #48]	; (8007298 <main+0xdc>)
 8007266:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800726a:	629a      	str	r2, [r3, #40]	; 0x28
  TIM6->ARR = 65535;
 800726c:	4b0a      	ldr	r3, [pc, #40]	; (8007298 <main+0xdc>)
 800726e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8007272:	62da      	str	r2, [r3, #44]	; 0x2c



  // TFT lib enable
  DM_Init();
 8007274:	f7f9 fd56 	bl	8000d24 <DM_Init>
  DM_PostInit();
 8007278:	f7f9 fd62 	bl	8000d40 <DM_PostInit>

  // Intialise interrupt manager
  IM_Init();
 800727c:	f7fd fe08 	bl	8004e90 <IM_Init>
  /* USER CODE BEGIN WHILE */
  while (1)
  {


	EM_ProcessEvent();
 8007280:	f7fc fd3c 	bl	8003cfc <EM_ProcessEvent>
 8007284:	e7fc      	b.n	8007280 <main+0xc4>
 8007286:	bf00      	nop
 8007288:	200026ac 	.word	0x200026ac
 800728c:	40013400 	.word	0x40013400
 8007290:	48000800 	.word	0x48000800
 8007294:	20002868 	.word	0x20002868
 8007298:	40001000 	.word	0x40001000

0800729c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800729c:	b580      	push	{r7, lr}
 800729e:	b0a8      	sub	sp, #160	; 0xa0
 80072a0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80072a2:	f107 0368 	add.w	r3, r7, #104	; 0x68
 80072a6:	2238      	movs	r2, #56	; 0x38
 80072a8:	2100      	movs	r1, #0
 80072aa:	4618      	mov	r0, r3
 80072ac:	f007 fdf2 	bl	800ee94 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80072b0:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80072b4:	2200      	movs	r2, #0
 80072b6:	601a      	str	r2, [r3, #0]
 80072b8:	605a      	str	r2, [r3, #4]
 80072ba:	609a      	str	r2, [r3, #8]
 80072bc:	60da      	str	r2, [r3, #12]
 80072be:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80072c0:	463b      	mov	r3, r7
 80072c2:	2254      	movs	r2, #84	; 0x54
 80072c4:	2100      	movs	r1, #0
 80072c6:	4618      	mov	r0, r3
 80072c8:	f007 fde4 	bl	800ee94 <memset>

  /** Configure the main internal regulator output voltage 
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 80072cc:	2000      	movs	r0, #0
 80072ce:	f003 fca5 	bl	800ac1c <HAL_PWREx_ControlVoltageScaling>
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSI48;
 80072d2:	2322      	movs	r3, #34	; 0x22
 80072d4:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80072d6:	f44f 7380 	mov.w	r3, #256	; 0x100
 80072da:	677b      	str	r3, [r7, #116]	; 0x74
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80072dc:	2340      	movs	r3, #64	; 0x40
 80072de:	67bb      	str	r3, [r7, #120]	; 0x78
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 80072e0:	2301      	movs	r3, #1
 80072e2:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80072e6:	2302      	movs	r3, #2
 80072e8:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80072ec:	2302      	movs	r3, #2
 80072ee:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV2;
 80072f2:	2302      	movs	r3, #2
 80072f4:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_OscInitStruct.PLL.PLLN = 42;
 80072f8:	232a      	movs	r3, #42	; 0x2a
 80072fa:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV30;
 80072fe:	231e      	movs	r3, #30
 8007300:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV4;
 8007304:	2304      	movs	r3, #4
 8007306:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800730a:	2302      	movs	r3, #2
 800730c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8007310:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8007314:	4618      	mov	r0, r3
 8007316:	f003 fd25 	bl	800ad64 <HAL_RCC_OscConfig>
 800731a:	4603      	mov	r3, r0
 800731c:	2b00      	cmp	r3, #0
 800731e:	d001      	beq.n	8007324 <SystemClock_Config+0x88>
  {
    Error_Handler();
 8007320:	f000 f82a 	bl	8007378 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8007324:	230f      	movs	r3, #15
 8007326:	657b      	str	r3, [r7, #84]	; 0x54
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8007328:	2303      	movs	r3, #3
 800732a:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800732c:	2300      	movs	r3, #0
 800732e:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8007330:	2300      	movs	r3, #0
 8007332:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8007334:	2300      	movs	r3, #0
 8007336:	667b      	str	r3, [r7, #100]	; 0x64

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_8) != HAL_OK)
 8007338:	f107 0354 	add.w	r3, r7, #84	; 0x54
 800733c:	2108      	movs	r1, #8
 800733e:	4618      	mov	r0, r3
 8007340:	f004 f828 	bl	800b394 <HAL_RCC_ClockConfig>
 8007344:	4603      	mov	r3, r0
 8007346:	2b00      	cmp	r3, #0
 8007348:	d001      	beq.n	800734e <SystemClock_Config+0xb2>
  {
    Error_Handler();
 800734a:	f000 f815 	bl	8007378 <Error_Handler>
  }
  /** Initializes the peripherals clocks 
  */
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RNG|RCC_PERIPHCLK_ADC12;
 800734e:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8007352:	603b      	str	r3, [r7, #0]
  PeriphClkInit.RngClockSelection = RCC_RNGCLKSOURCE_HSI48;
 8007354:	2300      	movs	r3, #0
 8007356:	643b      	str	r3, [r7, #64]	; 0x40
  PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_PLL;
 8007358:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800735c:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800735e:	463b      	mov	r3, r7
 8007360:	4618      	mov	r0, r3
 8007362:	f004 fa07 	bl	800b774 <HAL_RCCEx_PeriphCLKConfig>
 8007366:	4603      	mov	r3, r0
 8007368:	2b00      	cmp	r3, #0
 800736a:	d001      	beq.n	8007370 <SystemClock_Config+0xd4>
  {
    Error_Handler();
 800736c:	f000 f804 	bl	8007378 <Error_Handler>
  }
}
 8007370:	bf00      	nop
 8007372:	37a0      	adds	r7, #160	; 0xa0
 8007374:	46bd      	mov	sp, r7
 8007376:	bd80      	pop	{r7, pc}

08007378 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8007378:	b480      	push	{r7}
 800737a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 800737c:	bf00      	nop
 800737e:	46bd      	mov	sp, r7
 8007380:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007384:	4770      	bx	lr

08007386 <LL_RNG_Enable>:
  * @rmtoll CR           RNGEN         LL_RNG_Enable
  * @param  RNGx RNG Instance
  * @retval None
  */
__STATIC_INLINE void LL_RNG_Enable(RNG_TypeDef *RNGx)
{
 8007386:	b480      	push	{r7}
 8007388:	b083      	sub	sp, #12
 800738a:	af00      	add	r7, sp, #0
 800738c:	6078      	str	r0, [r7, #4]
  SET_BIT(RNGx->CR, RNG_CR_RNGEN);
 800738e:	687b      	ldr	r3, [r7, #4]
 8007390:	681b      	ldr	r3, [r3, #0]
 8007392:	f043 0204 	orr.w	r2, r3, #4
 8007396:	687b      	ldr	r3, [r7, #4]
 8007398:	601a      	str	r2, [r3, #0]
}
 800739a:	bf00      	nop
 800739c:	370c      	adds	r7, #12
 800739e:	46bd      	mov	sp, r7
 80073a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073a4:	4770      	bx	lr
	...

080073a8 <LL_AHB2_GRP1_EnableClock>:
{
 80073a8:	b480      	push	{r7}
 80073aa:	b085      	sub	sp, #20
 80073ac:	af00      	add	r7, sp, #0
 80073ae:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 80073b0:	4b08      	ldr	r3, [pc, #32]	; (80073d4 <LL_AHB2_GRP1_EnableClock+0x2c>)
 80073b2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80073b4:	4907      	ldr	r1, [pc, #28]	; (80073d4 <LL_AHB2_GRP1_EnableClock+0x2c>)
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	4313      	orrs	r3, r2
 80073ba:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 80073bc:	4b05      	ldr	r3, [pc, #20]	; (80073d4 <LL_AHB2_GRP1_EnableClock+0x2c>)
 80073be:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	4013      	ands	r3, r2
 80073c4:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80073c6:	68fb      	ldr	r3, [r7, #12]
}
 80073c8:	bf00      	nop
 80073ca:	3714      	adds	r7, #20
 80073cc:	46bd      	mov	sp, r7
 80073ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073d2:	4770      	bx	lr
 80073d4:	40021000 	.word	0x40021000

080073d8 <MX_RNG_Init>:

/* USER CODE END 0 */

/* RNG init function */
void MX_RNG_Init(void)
{
 80073d8:	b580      	push	{r7, lr}
 80073da:	af00      	add	r7, sp, #0

  /* Peripheral clock enable */
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_RNG);
 80073dc:	f04f 6080 	mov.w	r0, #67108864	; 0x4000000
 80073e0:	f7ff ffe2 	bl	80073a8 <LL_AHB2_GRP1_EnableClock>

  LL_RNG_Enable(RNG);
 80073e4:	4802      	ldr	r0, [pc, #8]	; (80073f0 <MX_RNG_Init+0x18>)
 80073e6:	f7ff ffce 	bl	8007386 <LL_RNG_Enable>

}
 80073ea:	bf00      	nop
 80073ec:	bd80      	pop	{r7, pc}
 80073ee:	bf00      	nop
 80073f0:	50060800 	.word	0x50060800

080073f4 <MX_SPI3_Init>:

SPI_HandleTypeDef hspi3;

/* SPI3 init function */
void MX_SPI3_Init(void)
{
 80073f4:	b580      	push	{r7, lr}
 80073f6:	af00      	add	r7, sp, #0

  hspi3.Instance = SPI3;
 80073f8:	4b1b      	ldr	r3, [pc, #108]	; (8007468 <MX_SPI3_Init+0x74>)
 80073fa:	4a1c      	ldr	r2, [pc, #112]	; (800746c <MX_SPI3_Init+0x78>)
 80073fc:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 80073fe:	4b1a      	ldr	r3, [pc, #104]	; (8007468 <MX_SPI3_Init+0x74>)
 8007400:	f44f 7282 	mov.w	r2, #260	; 0x104
 8007404:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8007406:	4b18      	ldr	r3, [pc, #96]	; (8007468 <MX_SPI3_Init+0x74>)
 8007408:	2200      	movs	r2, #0
 800740a:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 800740c:	4b16      	ldr	r3, [pc, #88]	; (8007468 <MX_SPI3_Init+0x74>)
 800740e:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8007412:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8007414:	4b14      	ldr	r3, [pc, #80]	; (8007468 <MX_SPI3_Init+0x74>)
 8007416:	2200      	movs	r2, #0
 8007418:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 800741a:	4b13      	ldr	r3, [pc, #76]	; (8007468 <MX_SPI3_Init+0x74>)
 800741c:	2200      	movs	r2, #0
 800741e:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8007420:	4b11      	ldr	r3, [pc, #68]	; (8007468 <MX_SPI3_Init+0x74>)
 8007422:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007426:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8007428:	4b0f      	ldr	r3, [pc, #60]	; (8007468 <MX_SPI3_Init+0x74>)
 800742a:	2210      	movs	r2, #16
 800742c:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800742e:	4b0e      	ldr	r3, [pc, #56]	; (8007468 <MX_SPI3_Init+0x74>)
 8007430:	2200      	movs	r2, #0
 8007432:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8007434:	4b0c      	ldr	r3, [pc, #48]	; (8007468 <MX_SPI3_Init+0x74>)
 8007436:	2200      	movs	r2, #0
 8007438:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800743a:	4b0b      	ldr	r3, [pc, #44]	; (8007468 <MX_SPI3_Init+0x74>)
 800743c:	2200      	movs	r2, #0
 800743e:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 7;
 8007440:	4b09      	ldr	r3, [pc, #36]	; (8007468 <MX_SPI3_Init+0x74>)
 8007442:	2207      	movs	r2, #7
 8007444:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8007446:	4b08      	ldr	r3, [pc, #32]	; (8007468 <MX_SPI3_Init+0x74>)
 8007448:	2200      	movs	r2, #0
 800744a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 800744c:	4b06      	ldr	r3, [pc, #24]	; (8007468 <MX_SPI3_Init+0x74>)
 800744e:	2208      	movs	r2, #8
 8007450:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8007452:	4805      	ldr	r0, [pc, #20]	; (8007468 <MX_SPI3_Init+0x74>)
 8007454:	f004 fbda 	bl	800bc0c <HAL_SPI_Init>
 8007458:	4603      	mov	r3, r0
 800745a:	2b00      	cmp	r3, #0
 800745c:	d001      	beq.n	8007462 <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 800745e:	f7ff ff8b 	bl	8007378 <Error_Handler>
  }

}
 8007462:	bf00      	nop
 8007464:	bd80      	pop	{r7, pc}
 8007466:	bf00      	nop
 8007468:	20002720 	.word	0x20002720
 800746c:	40003c00 	.word	0x40003c00

08007470 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8007470:	b580      	push	{r7, lr}
 8007472:	b08a      	sub	sp, #40	; 0x28
 8007474:	af00      	add	r7, sp, #0
 8007476:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007478:	f107 0314 	add.w	r3, r7, #20
 800747c:	2200      	movs	r2, #0
 800747e:	601a      	str	r2, [r3, #0]
 8007480:	605a      	str	r2, [r3, #4]
 8007482:	609a      	str	r2, [r3, #8]
 8007484:	60da      	str	r2, [r3, #12]
 8007486:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI3)
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	681b      	ldr	r3, [r3, #0]
 800748c:	4a17      	ldr	r2, [pc, #92]	; (80074ec <HAL_SPI_MspInit+0x7c>)
 800748e:	4293      	cmp	r3, r2
 8007490:	d128      	bne.n	80074e4 <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* SPI3 clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8007492:	4b17      	ldr	r3, [pc, #92]	; (80074f0 <HAL_SPI_MspInit+0x80>)
 8007494:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007496:	4a16      	ldr	r2, [pc, #88]	; (80074f0 <HAL_SPI_MspInit+0x80>)
 8007498:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800749c:	6593      	str	r3, [r2, #88]	; 0x58
 800749e:	4b14      	ldr	r3, [pc, #80]	; (80074f0 <HAL_SPI_MspInit+0x80>)
 80074a0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80074a2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80074a6:	613b      	str	r3, [r7, #16]
 80074a8:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80074aa:	4b11      	ldr	r3, [pc, #68]	; (80074f0 <HAL_SPI_MspInit+0x80>)
 80074ac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80074ae:	4a10      	ldr	r2, [pc, #64]	; (80074f0 <HAL_SPI_MspInit+0x80>)
 80074b0:	f043 0304 	orr.w	r3, r3, #4
 80074b4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80074b6:	4b0e      	ldr	r3, [pc, #56]	; (80074f0 <HAL_SPI_MspInit+0x80>)
 80074b8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80074ba:	f003 0304 	and.w	r3, r3, #4
 80074be:	60fb      	str	r3, [r7, #12]
 80074c0:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration    
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PC12     ------> SPI3_MOSI 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 80074c2:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 80074c6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80074c8:	2302      	movs	r3, #2
 80074ca:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80074cc:	2300      	movs	r3, #0
 80074ce:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80074d0:	2300      	movs	r3, #0
 80074d2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80074d4:	2306      	movs	r3, #6
 80074d6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80074d8:	f107 0314 	add.w	r3, r7, #20
 80074dc:	4619      	mov	r1, r3
 80074de:	4805      	ldr	r0, [pc, #20]	; (80074f4 <HAL_SPI_MspInit+0x84>)
 80074e0:	f003 f920 	bl	800a724 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 80074e4:	bf00      	nop
 80074e6:	3728      	adds	r7, #40	; 0x28
 80074e8:	46bd      	mov	sp, r7
 80074ea:	bd80      	pop	{r7, pc}
 80074ec:	40003c00 	.word	0x40003c00
 80074f0:	40021000 	.word	0x40021000
 80074f4:	48000800 	.word	0x48000800

080074f8 <LL_PWR_DisableUCPDDeadBattery>:
  *         control to the UCPD (which should therefore be initialized before doing the disable).
  * @rmtoll CR3          UCPD_DBDIS           LL_PWR_DisableUCPDDeadBattery
  * @retval None
  */
__STATIC_INLINE void LL_PWR_DisableUCPDDeadBattery(void)
{
 80074f8:	b480      	push	{r7}
 80074fa:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 80074fc:	4b05      	ldr	r3, [pc, #20]	; (8007514 <LL_PWR_DisableUCPDDeadBattery+0x1c>)
 80074fe:	689b      	ldr	r3, [r3, #8]
 8007500:	4a04      	ldr	r2, [pc, #16]	; (8007514 <LL_PWR_DisableUCPDDeadBattery+0x1c>)
 8007502:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8007506:	6093      	str	r3, [r2, #8]
}
 8007508:	bf00      	nop
 800750a:	46bd      	mov	sp, r7
 800750c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007510:	4770      	bx	lr
 8007512:	bf00      	nop
 8007514:	40007000 	.word	0x40007000

08007518 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8007518:	b580      	push	{r7, lr}
 800751a:	b082      	sub	sp, #8
 800751c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800751e:	4b0f      	ldr	r3, [pc, #60]	; (800755c <HAL_MspInit+0x44>)
 8007520:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007522:	4a0e      	ldr	r2, [pc, #56]	; (800755c <HAL_MspInit+0x44>)
 8007524:	f043 0301 	orr.w	r3, r3, #1
 8007528:	6613      	str	r3, [r2, #96]	; 0x60
 800752a:	4b0c      	ldr	r3, [pc, #48]	; (800755c <HAL_MspInit+0x44>)
 800752c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800752e:	f003 0301 	and.w	r3, r3, #1
 8007532:	607b      	str	r3, [r7, #4]
 8007534:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8007536:	4b09      	ldr	r3, [pc, #36]	; (800755c <HAL_MspInit+0x44>)
 8007538:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800753a:	4a08      	ldr	r2, [pc, #32]	; (800755c <HAL_MspInit+0x44>)
 800753c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007540:	6593      	str	r3, [r2, #88]	; 0x58
 8007542:	4b06      	ldr	r3, [pc, #24]	; (800755c <HAL_MspInit+0x44>)
 8007544:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007546:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800754a:	603b      	str	r3, [r7, #0]
 800754c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral 
  */
  LL_PWR_DisableDeadBatteryPD();
 800754e:	f7ff ffd3 	bl	80074f8 <LL_PWR_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8007552:	bf00      	nop
 8007554:	3708      	adds	r7, #8
 8007556:	46bd      	mov	sp, r7
 8007558:	bd80      	pop	{r7, pc}
 800755a:	bf00      	nop
 800755c:	40021000 	.word	0x40021000

08007560 <LL_EXTI_IsActiveFlag_0_31>:
{
 8007560:	b480      	push	{r7}
 8007562:	b083      	sub	sp, #12
 8007564:	af00      	add	r7, sp, #0
 8007566:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(EXTI->PR1, ExtiLine) == (ExtiLine)) ? 1UL : 0UL);
 8007568:	4b07      	ldr	r3, [pc, #28]	; (8007588 <LL_EXTI_IsActiveFlag_0_31+0x28>)
 800756a:	695a      	ldr	r2, [r3, #20]
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	4013      	ands	r3, r2
 8007570:	687a      	ldr	r2, [r7, #4]
 8007572:	429a      	cmp	r2, r3
 8007574:	d101      	bne.n	800757a <LL_EXTI_IsActiveFlag_0_31+0x1a>
 8007576:	2301      	movs	r3, #1
 8007578:	e000      	b.n	800757c <LL_EXTI_IsActiveFlag_0_31+0x1c>
 800757a:	2300      	movs	r3, #0
}
 800757c:	4618      	mov	r0, r3
 800757e:	370c      	adds	r7, #12
 8007580:	46bd      	mov	sp, r7
 8007582:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007586:	4770      	bx	lr
 8007588:	40010400 	.word	0x40010400

0800758c <LL_EXTI_ClearFlag_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_ClearFlag_0_31(uint32_t ExtiLine)
{
 800758c:	b480      	push	{r7}
 800758e:	b083      	sub	sp, #12
 8007590:	af00      	add	r7, sp, #0
 8007592:	6078      	str	r0, [r7, #4]
  WRITE_REG(EXTI->PR1, ExtiLine);
 8007594:	4a04      	ldr	r2, [pc, #16]	; (80075a8 <LL_EXTI_ClearFlag_0_31+0x1c>)
 8007596:	687b      	ldr	r3, [r7, #4]
 8007598:	6153      	str	r3, [r2, #20]
}
 800759a:	bf00      	nop
 800759c:	370c      	adds	r7, #12
 800759e:	46bd      	mov	sp, r7
 80075a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075a4:	4770      	bx	lr
 80075a6:	bf00      	nop
 80075a8:	40010400 	.word	0x40010400

080075ac <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80075ac:	b480      	push	{r7}
 80075ae:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80075b0:	bf00      	nop
 80075b2:	46bd      	mov	sp, r7
 80075b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075b8:	4770      	bx	lr

080075ba <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80075ba:	b480      	push	{r7}
 80075bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80075be:	e7fe      	b.n	80075be <HardFault_Handler+0x4>

080075c0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80075c0:	b480      	push	{r7}
 80075c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80075c4:	e7fe      	b.n	80075c4 <MemManage_Handler+0x4>

080075c6 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80075c6:	b480      	push	{r7}
 80075c8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80075ca:	e7fe      	b.n	80075ca <BusFault_Handler+0x4>

080075cc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80075cc:	b480      	push	{r7}
 80075ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80075d0:	e7fe      	b.n	80075d0 <UsageFault_Handler+0x4>

080075d2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80075d2:	b480      	push	{r7}
 80075d4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80075d6:	bf00      	nop
 80075d8:	46bd      	mov	sp, r7
 80075da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075de:	4770      	bx	lr

080075e0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80075e0:	b480      	push	{r7}
 80075e2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80075e4:	bf00      	nop
 80075e6:	46bd      	mov	sp, r7
 80075e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075ec:	4770      	bx	lr

080075ee <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80075ee:	b480      	push	{r7}
 80075f0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80075f2:	bf00      	nop
 80075f4:	46bd      	mov	sp, r7
 80075f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075fa:	4770      	bx	lr

080075fc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80075fc:	b580      	push	{r7, lr}
 80075fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8007600:	f000 fce6 	bl	8007fd0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8007604:	bf00      	nop
 8007606:	bd80      	pop	{r7, pc}

08007608 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8007608:	b580      	push	{r7, lr}
 800760a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

	IM_BTN3_EXTI0_Handler();
 800760c:	f7fd fcf8 	bl	8005000 <IM_BTN3_EXTI0_Handler>

  /* USER CODE END EXTI0_IRQn 0 */
  if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_0) != RESET)
 8007610:	2001      	movs	r0, #1
 8007612:	f7ff ffa5 	bl	8007560 <LL_EXTI_IsActiveFlag_0_31>
 8007616:	4603      	mov	r3, r0
 8007618:	2b00      	cmp	r3, #0
 800761a:	d002      	beq.n	8007622 <EXTI0_IRQHandler+0x1a>
  {
    LL_EXTI_ClearFlag_0_31(LL_EXTI_LINE_0);
 800761c:	2001      	movs	r0, #1
 800761e:	f7ff ffb5 	bl	800758c <LL_EXTI_ClearFlag_0_31>
    /* USER CODE END LL_EXTI_LINE_0 */
  }
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8007622:	bf00      	nop
 8007624:	bd80      	pop	{r7, pc}

08007626 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8007626:	b580      	push	{r7, lr}
 8007628:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

	IM_BTN4_EXTI1_Handler();
 800762a:	f7fd fd0f 	bl	800504c <IM_BTN4_EXTI1_Handler>

  /* USER CODE END EXTI1_IRQn 0 */
  if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_1) != RESET)
 800762e:	2002      	movs	r0, #2
 8007630:	f7ff ff96 	bl	8007560 <LL_EXTI_IsActiveFlag_0_31>
 8007634:	4603      	mov	r3, r0
 8007636:	2b00      	cmp	r3, #0
 8007638:	d002      	beq.n	8007640 <EXTI1_IRQHandler+0x1a>
  {
    LL_EXTI_ClearFlag_0_31(LL_EXTI_LINE_1);
 800763a:	2002      	movs	r0, #2
 800763c:	f7ff ffa6 	bl	800758c <LL_EXTI_ClearFlag_0_31>
    /* USER CODE END LL_EXTI_LINE_1 */
  }
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 8007640:	bf00      	nop
 8007642:	bd80      	pop	{r7, pc}

08007644 <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 8007644:	b580      	push	{r7, lr}
 8007646:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

	IM_ENC_EXTI2_Handler();
 8007648:	f7fd fd26 	bl	8005098 <IM_ENC_EXTI2_Handler>

  /* USER CODE END EXTI2_IRQn 0 */
  if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_2) != RESET)
 800764c:	2004      	movs	r0, #4
 800764e:	f7ff ff87 	bl	8007560 <LL_EXTI_IsActiveFlag_0_31>
 8007652:	4603      	mov	r3, r0
 8007654:	2b00      	cmp	r3, #0
 8007656:	d002      	beq.n	800765e <EXTI2_IRQHandler+0x1a>
  {
    LL_EXTI_ClearFlag_0_31(LL_EXTI_LINE_2);
 8007658:	2004      	movs	r0, #4
 800765a:	f7ff ff97 	bl	800758c <LL_EXTI_ClearFlag_0_31>
    /* USER CODE END LL_EXTI_LINE_2 */
  }
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 800765e:	bf00      	nop
 8007660:	bd80      	pop	{r7, pc}
	...

08007664 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8007664:	b580      	push	{r7, lr}
 8007666:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8007668:	4802      	ldr	r0, [pc, #8]	; (8007674 <DMA1_Channel1_IRQHandler+0x10>)
 800766a:	f002 ff0b 	bl	800a484 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 800766e:	bf00      	nop
 8007670:	bd80      	pop	{r7, pc}
 8007672:	bf00      	nop
 8007674:	20002614 	.word	0x20002614

08007678 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8007678:	b580      	push	{r7, lr}
 800767a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac1_ch1);
 800767c:	4802      	ldr	r0, [pc, #8]	; (8007688 <DMA1_Channel2_IRQHandler+0x10>)
 800767e:	f002 ff01 	bl	800a484 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8007682:	bf00      	nop
 8007684:	bd80      	pop	{r7, pc}
 8007686:	bf00      	nop
 8007688:	20001f24 	.word	0x20001f24

0800768c <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 800768c:	b580      	push	{r7, lr}
 800768e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac2_ch1);
 8007690:	4802      	ldr	r0, [pc, #8]	; (800769c <DMA1_Channel3_IRQHandler+0x10>)
 8007692:	f002 fef7 	bl	800a484 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 8007696:	bf00      	nop
 8007698:	bd80      	pop	{r7, pc}
 800769a:	bf00      	nop
 800769c:	200026c0 	.word	0x200026c0

080076a0 <TIM1_BRK_TIM15_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt and TIM15 global interrupt.
  */
void TIM1_BRK_TIM15_IRQHandler(void)
{
 80076a0:	b580      	push	{r7, lr}
 80076a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_TIM15_IRQn 0 */

	DM_UpdateDisplay();
 80076a4:	f7f9 fb6a 	bl	8000d7c <DM_UpdateDisplay>

	IM_ENC_DIRF_Handler();
 80076a8:	f7fd fd1c 	bl	80050e4 <IM_ENC_DIRF_Handler>

  /* USER CODE END TIM1_BRK_TIM15_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80076ac:	4803      	ldr	r0, [pc, #12]	; (80076bc <TIM1_BRK_TIM15_IRQHandler+0x1c>)
 80076ae:	f004 fe0b 	bl	800c2c8 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim15);
 80076b2:	4803      	ldr	r0, [pc, #12]	; (80076c0 <TIM1_BRK_TIM15_IRQHandler+0x20>)
 80076b4:	f004 fe08 	bl	800c2c8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_TIM15_IRQn 1 */

  /* USER CODE END TIM1_BRK_TIM15_IRQn 1 */
}
 80076b8:	bf00      	nop
 80076ba:	bd80      	pop	{r7, pc}
 80076bc:	20002868 	.word	0x20002868
 80076c0:	200027d0 	.word	0x200027d0

080076c4 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80076c4:	b580      	push	{r7, lr}
 80076c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80076c8:	4802      	ldr	r0, [pc, #8]	; (80076d4 <TIM3_IRQHandler+0x10>)
 80076ca:	f004 fdfd 	bl	800c2c8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80076ce:	bf00      	nop
 80076d0:	bd80      	pop	{r7, pc}
 80076d2:	bf00      	nop
 80076d4:	20001f90 	.word	0x20001f90

080076d8 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80076d8:	b580      	push	{r7, lr}
 80076da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

	IM_BTN1_EXTI14_Handler();
 80076dc:	f7fd fc40 	bl	8004f60 <IM_BTN1_EXTI14_Handler>
	IM_BTN2_EXTI15_Handler();
 80076e0:	f7fd fc66 	bl	8004fb0 <IM_BTN2_EXTI15_Handler>

  /* USER CODE END EXTI15_10_IRQn 0 */
  if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_14) != RESET)
 80076e4:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 80076e8:	f7ff ff3a 	bl	8007560 <LL_EXTI_IsActiveFlag_0_31>
 80076ec:	4603      	mov	r3, r0
 80076ee:	2b00      	cmp	r3, #0
 80076f0:	d003      	beq.n	80076fa <EXTI15_10_IRQHandler+0x22>
  {
    LL_EXTI_ClearFlag_0_31(LL_EXTI_LINE_14);
 80076f2:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 80076f6:	f7ff ff49 	bl	800758c <LL_EXTI_ClearFlag_0_31>
    /* USER CODE BEGIN LL_EXTI_LINE_14 */
    
    /* USER CODE END LL_EXTI_LINE_14 */
  }
  if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_15) != RESET)
 80076fa:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 80076fe:	f7ff ff2f 	bl	8007560 <LL_EXTI_IsActiveFlag_0_31>
 8007702:	4603      	mov	r3, r0
 8007704:	2b00      	cmp	r3, #0
 8007706:	d003      	beq.n	8007710 <EXTI15_10_IRQHandler+0x38>
  {
    LL_EXTI_ClearFlag_0_31(LL_EXTI_LINE_15);
 8007708:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 800770c:	f7ff ff3e 	bl	800758c <LL_EXTI_ClearFlag_0_31>
    /* USER CODE END LL_EXTI_LINE_15 */
  }
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8007710:	bf00      	nop
 8007712:	bd80      	pop	{r7, pc}

08007714 <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 8007714:	b580      	push	{r7, lr}
 8007716:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */
	IM_SWEEP_UPDATE_TIM_IRQHandler();
 8007718:	f7fd fbca 	bl	8004eb0 <IM_SWEEP_UPDATE_TIM_IRQHandler>
  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 800771c:	4802      	ldr	r0, [pc, #8]	; (8007728 <TIM5_IRQHandler+0x14>)
 800771e:	f004 fdd3 	bl	800c2c8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 8007722:	bf00      	nop
 8007724:	bd80      	pop	{r7, pc}
 8007726:	bf00      	nop
 8007728:	2000281c 	.word	0x2000281c

0800772c <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800772c:	b580      	push	{r7, lr}
 800772e:	b086      	sub	sp, #24
 8007730:	af00      	add	r7, sp, #0
 8007732:	60f8      	str	r0, [r7, #12]
 8007734:	60b9      	str	r1, [r7, #8]
 8007736:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8007738:	2300      	movs	r3, #0
 800773a:	617b      	str	r3, [r7, #20]
 800773c:	e00a      	b.n	8007754 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800773e:	f3af 8000 	nop.w
 8007742:	4601      	mov	r1, r0
 8007744:	68bb      	ldr	r3, [r7, #8]
 8007746:	1c5a      	adds	r2, r3, #1
 8007748:	60ba      	str	r2, [r7, #8]
 800774a:	b2ca      	uxtb	r2, r1
 800774c:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800774e:	697b      	ldr	r3, [r7, #20]
 8007750:	3301      	adds	r3, #1
 8007752:	617b      	str	r3, [r7, #20]
 8007754:	697a      	ldr	r2, [r7, #20]
 8007756:	687b      	ldr	r3, [r7, #4]
 8007758:	429a      	cmp	r2, r3
 800775a:	dbf0      	blt.n	800773e <_read+0x12>
	}

return len;
 800775c:	687b      	ldr	r3, [r7, #4]
}
 800775e:	4618      	mov	r0, r3
 8007760:	3718      	adds	r7, #24
 8007762:	46bd      	mov	sp, r7
 8007764:	bd80      	pop	{r7, pc}

08007766 <_close>:
	}
	return len;
}

int _close(int file)
{
 8007766:	b480      	push	{r7}
 8007768:	b083      	sub	sp, #12
 800776a:	af00      	add	r7, sp, #0
 800776c:	6078      	str	r0, [r7, #4]
	return -1;
 800776e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8007772:	4618      	mov	r0, r3
 8007774:	370c      	adds	r7, #12
 8007776:	46bd      	mov	sp, r7
 8007778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800777c:	4770      	bx	lr

0800777e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800777e:	b480      	push	{r7}
 8007780:	b083      	sub	sp, #12
 8007782:	af00      	add	r7, sp, #0
 8007784:	6078      	str	r0, [r7, #4]
 8007786:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8007788:	683b      	ldr	r3, [r7, #0]
 800778a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800778e:	605a      	str	r2, [r3, #4]
	return 0;
 8007790:	2300      	movs	r3, #0
}
 8007792:	4618      	mov	r0, r3
 8007794:	370c      	adds	r7, #12
 8007796:	46bd      	mov	sp, r7
 8007798:	f85d 7b04 	ldr.w	r7, [sp], #4
 800779c:	4770      	bx	lr

0800779e <_isatty>:

int _isatty(int file)
{
 800779e:	b480      	push	{r7}
 80077a0:	b083      	sub	sp, #12
 80077a2:	af00      	add	r7, sp, #0
 80077a4:	6078      	str	r0, [r7, #4]
	return 1;
 80077a6:	2301      	movs	r3, #1
}
 80077a8:	4618      	mov	r0, r3
 80077aa:	370c      	adds	r7, #12
 80077ac:	46bd      	mov	sp, r7
 80077ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077b2:	4770      	bx	lr

080077b4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80077b4:	b480      	push	{r7}
 80077b6:	b085      	sub	sp, #20
 80077b8:	af00      	add	r7, sp, #0
 80077ba:	60f8      	str	r0, [r7, #12]
 80077bc:	60b9      	str	r1, [r7, #8]
 80077be:	607a      	str	r2, [r7, #4]
	return 0;
 80077c0:	2300      	movs	r3, #0
}
 80077c2:	4618      	mov	r0, r3
 80077c4:	3714      	adds	r7, #20
 80077c6:	46bd      	mov	sp, r7
 80077c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077cc:	4770      	bx	lr
	...

080077d0 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 80077d0:	b580      	push	{r7, lr}
 80077d2:	b084      	sub	sp, #16
 80077d4:	af00      	add	r7, sp, #0
 80077d6:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 80077d8:	4b11      	ldr	r3, [pc, #68]	; (8007820 <_sbrk+0x50>)
 80077da:	681b      	ldr	r3, [r3, #0]
 80077dc:	2b00      	cmp	r3, #0
 80077de:	d102      	bne.n	80077e6 <_sbrk+0x16>
		heap_end = &end;
 80077e0:	4b0f      	ldr	r3, [pc, #60]	; (8007820 <_sbrk+0x50>)
 80077e2:	4a10      	ldr	r2, [pc, #64]	; (8007824 <_sbrk+0x54>)
 80077e4:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 80077e6:	4b0e      	ldr	r3, [pc, #56]	; (8007820 <_sbrk+0x50>)
 80077e8:	681b      	ldr	r3, [r3, #0]
 80077ea:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 80077ec:	4b0c      	ldr	r3, [pc, #48]	; (8007820 <_sbrk+0x50>)
 80077ee:	681a      	ldr	r2, [r3, #0]
 80077f0:	687b      	ldr	r3, [r7, #4]
 80077f2:	4413      	add	r3, r2
 80077f4:	466a      	mov	r2, sp
 80077f6:	4293      	cmp	r3, r2
 80077f8:	d907      	bls.n	800780a <_sbrk+0x3a>
	{
		errno = ENOMEM;
 80077fa:	f007 fb21 	bl	800ee40 <__errno>
 80077fe:	4602      	mov	r2, r0
 8007800:	230c      	movs	r3, #12
 8007802:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8007804:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8007808:	e006      	b.n	8007818 <_sbrk+0x48>
	}

	heap_end += incr;
 800780a:	4b05      	ldr	r3, [pc, #20]	; (8007820 <_sbrk+0x50>)
 800780c:	681a      	ldr	r2, [r3, #0]
 800780e:	687b      	ldr	r3, [r7, #4]
 8007810:	4413      	add	r3, r2
 8007812:	4a03      	ldr	r2, [pc, #12]	; (8007820 <_sbrk+0x50>)
 8007814:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8007816:	68fb      	ldr	r3, [r7, #12]
}
 8007818:	4618      	mov	r0, r3
 800781a:	3710      	adds	r7, #16
 800781c:	46bd      	mov	sp, r7
 800781e:	bd80      	pop	{r7, pc}
 8007820:	20001f14 	.word	0x20001f14
 8007824:	20002958 	.word	0x20002958

08007828 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8007828:	b480      	push	{r7}
 800782a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 800782c:	4b08      	ldr	r3, [pc, #32]	; (8007850 <SystemInit+0x28>)
 800782e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007832:	4a07      	ldr	r2, [pc, #28]	; (8007850 <SystemInit+0x28>)
 8007834:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8007838:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800783c:	4b04      	ldr	r3, [pc, #16]	; (8007850 <SystemInit+0x28>)
 800783e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8007842:	609a      	str	r2, [r3, #8]
#endif
}
 8007844:	bf00      	nop
 8007846:	46bd      	mov	sp, r7
 8007848:	f85d 7b04 	ldr.w	r7, [sp], #4
 800784c:	4770      	bx	lr
 800784e:	bf00      	nop
 8007850:	e000ed00 	.word	0xe000ed00

08007854 <MX_TIM1_Init>:
TIM_HandleTypeDef htim15;
TIM_HandleTypeDef htim16;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8007854:	b580      	push	{r7, lr}
 8007856:	b09a      	sub	sp, #104	; 0x68
 8007858:	af00      	add	r7, sp, #0
  TIM_Encoder_InitTypeDef sConfig = {0};
 800785a:	f107 0344 	add.w	r3, r7, #68	; 0x44
 800785e:	2224      	movs	r2, #36	; 0x24
 8007860:	2100      	movs	r1, #0
 8007862:	4618      	mov	r0, r3
 8007864:	f007 fb16 	bl	800ee94 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8007868:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800786c:	2200      	movs	r2, #0
 800786e:	601a      	str	r2, [r3, #0]
 8007870:	605a      	str	r2, [r3, #4]
 8007872:	609a      	str	r2, [r3, #8]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8007874:	1d3b      	adds	r3, r7, #4
 8007876:	2234      	movs	r2, #52	; 0x34
 8007878:	2100      	movs	r1, #0
 800787a:	4618      	mov	r0, r3
 800787c:	f007 fb0a 	bl	800ee94 <memset>

  htim1.Instance = TIM1;
 8007880:	4b2a      	ldr	r3, [pc, #168]	; (800792c <MX_TIM1_Init+0xd8>)
 8007882:	4a2b      	ldr	r2, [pc, #172]	; (8007930 <MX_TIM1_Init+0xdc>)
 8007884:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8007886:	4b29      	ldr	r3, [pc, #164]	; (800792c <MX_TIM1_Init+0xd8>)
 8007888:	2200      	movs	r2, #0
 800788a:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED3;
 800788c:	4b27      	ldr	r3, [pc, #156]	; (800792c <MX_TIM1_Init+0xd8>)
 800788e:	2260      	movs	r2, #96	; 0x60
 8007890:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1024;
 8007892:	4b26      	ldr	r3, [pc, #152]	; (800792c <MX_TIM1_Init+0xd8>)
 8007894:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8007898:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800789a:	4b24      	ldr	r3, [pc, #144]	; (800792c <MX_TIM1_Init+0xd8>)
 800789c:	2200      	movs	r2, #0
 800789e:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80078a0:	4b22      	ldr	r3, [pc, #136]	; (800792c <MX_TIM1_Init+0xd8>)
 80078a2:	2200      	movs	r2, #0
 80078a4:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80078a6:	4b21      	ldr	r3, [pc, #132]	; (800792c <MX_TIM1_Init+0xd8>)
 80078a8:	2280      	movs	r2, #128	; 0x80
 80078aa:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI2;
 80078ac:	2302      	movs	r3, #2
 80078ae:	647b      	str	r3, [r7, #68]	; 0x44
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80078b0:	2300      	movs	r3, #0
 80078b2:	64bb      	str	r3, [r7, #72]	; 0x48
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80078b4:	2301      	movs	r3, #1
 80078b6:	64fb      	str	r3, [r7, #76]	; 0x4c
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80078b8:	2300      	movs	r3, #0
 80078ba:	653b      	str	r3, [r7, #80]	; 0x50
  sConfig.IC1Filter = 0;
 80078bc:	2300      	movs	r3, #0
 80078be:	657b      	str	r3, [r7, #84]	; 0x54
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80078c0:	2300      	movs	r3, #0
 80078c2:	65bb      	str	r3, [r7, #88]	; 0x58
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80078c4:	2301      	movs	r3, #1
 80078c6:	65fb      	str	r3, [r7, #92]	; 0x5c
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80078c8:	2300      	movs	r3, #0
 80078ca:	663b      	str	r3, [r7, #96]	; 0x60
  sConfig.IC2Filter = 0;
 80078cc:	2300      	movs	r3, #0
 80078ce:	667b      	str	r3, [r7, #100]	; 0x64
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 80078d0:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80078d4:	4619      	mov	r1, r3
 80078d6:	4815      	ldr	r0, [pc, #84]	; (800792c <MX_TIM1_Init+0xd8>)
 80078d8:	f004 fc50 	bl	800c17c <HAL_TIM_Encoder_Init>
 80078dc:	4603      	mov	r3, r0
 80078de:	2b00      	cmp	r3, #0
 80078e0:	d001      	beq.n	80078e6 <MX_TIM1_Init+0x92>
  {
    Error_Handler();
 80078e2:	f7ff fd49 	bl	8007378 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80078e6:	2320      	movs	r3, #32
 80078e8:	63bb      	str	r3, [r7, #56]	; 0x38
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80078ea:	2300      	movs	r3, #0
 80078ec:	63fb      	str	r3, [r7, #60]	; 0x3c
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80078ee:	2300      	movs	r3, #0
 80078f0:	643b      	str	r3, [r7, #64]	; 0x40
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80078f2:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80078f6:	4619      	mov	r1, r3
 80078f8:	480c      	ldr	r0, [pc, #48]	; (800792c <MX_TIM1_Init+0xd8>)
 80078fa:	f005 fd2b 	bl	800d354 <HAL_TIMEx_MasterConfigSynchronization>
 80078fe:	4603      	mov	r3, r0
 8007900:	2b00      	cmp	r3, #0
 8007902:	d001      	beq.n	8007908 <MX_TIM1_Init+0xb4>
  {
    Error_Handler();
 8007904:	f7ff fd38 	bl	8007378 <Error_Handler>
  }
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8007908:	2300      	movs	r3, #0
 800790a:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 800790c:	2300      	movs	r3, #0
 800790e:	633b      	str	r3, [r7, #48]	; 0x30
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8007910:	1d3b      	adds	r3, r7, #4
 8007912:	4619      	mov	r1, r3
 8007914:	4805      	ldr	r0, [pc, #20]	; (800792c <MX_TIM1_Init+0xd8>)
 8007916:	f005 fdb3 	bl	800d480 <HAL_TIMEx_ConfigBreakDeadTime>
 800791a:	4603      	mov	r3, r0
 800791c:	2b00      	cmp	r3, #0
 800791e:	d001      	beq.n	8007924 <MX_TIM1_Init+0xd0>
  {
    Error_Handler();
 8007920:	f7ff fd2a 	bl	8007378 <Error_Handler>
  }

}
 8007924:	bf00      	nop
 8007926:	3768      	adds	r7, #104	; 0x68
 8007928:	46bd      	mov	sp, r7
 800792a:	bd80      	pop	{r7, pc}
 800792c:	20002868 	.word	0x20002868
 8007930:	40012c00 	.word	0x40012c00

08007934 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8007934:	b580      	push	{r7, lr}
 8007936:	b088      	sub	sp, #32
 8007938:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800793a:	f107 0310 	add.w	r3, r7, #16
 800793e:	2200      	movs	r2, #0
 8007940:	601a      	str	r2, [r3, #0]
 8007942:	605a      	str	r2, [r3, #4]
 8007944:	609a      	str	r2, [r3, #8]
 8007946:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8007948:	1d3b      	adds	r3, r7, #4
 800794a:	2200      	movs	r2, #0
 800794c:	601a      	str	r2, [r3, #0]
 800794e:	605a      	str	r2, [r3, #4]
 8007950:	609a      	str	r2, [r3, #8]

  htim2.Instance = TIM2;
 8007952:	4b1d      	ldr	r3, [pc, #116]	; (80079c8 <MX_TIM2_Init+0x94>)
 8007954:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8007958:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 800795a:	4b1b      	ldr	r3, [pc, #108]	; (80079c8 <MX_TIM2_Init+0x94>)
 800795c:	2200      	movs	r2, #0
 800795e:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8007960:	4b19      	ldr	r3, [pc, #100]	; (80079c8 <MX_TIM2_Init+0x94>)
 8007962:	2200      	movs	r2, #0
 8007964:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1;
 8007966:	4b18      	ldr	r3, [pc, #96]	; (80079c8 <MX_TIM2_Init+0x94>)
 8007968:	2201      	movs	r2, #1
 800796a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800796c:	4b16      	ldr	r3, [pc, #88]	; (80079c8 <MX_TIM2_Init+0x94>)
 800796e:	2200      	movs	r2, #0
 8007970:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8007972:	4b15      	ldr	r3, [pc, #84]	; (80079c8 <MX_TIM2_Init+0x94>)
 8007974:	2280      	movs	r2, #128	; 0x80
 8007976:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8007978:	4813      	ldr	r0, [pc, #76]	; (80079c8 <MX_TIM2_Init+0x94>)
 800797a:	f004 f9d9 	bl	800bd30 <HAL_TIM_Base_Init>
 800797e:	4603      	mov	r3, r0
 8007980:	2b00      	cmp	r3, #0
 8007982:	d001      	beq.n	8007988 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8007984:	f7ff fcf8 	bl	8007378 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8007988:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800798c:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800798e:	f107 0310 	add.w	r3, r7, #16
 8007992:	4619      	mov	r1, r3
 8007994:	480c      	ldr	r0, [pc, #48]	; (80079c8 <MX_TIM2_Init+0x94>)
 8007996:	f004 ff27 	bl	800c7e8 <HAL_TIM_ConfigClockSource>
 800799a:	4603      	mov	r3, r0
 800799c:	2b00      	cmp	r3, #0
 800799e:	d001      	beq.n	80079a4 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 80079a0:	f7ff fcea 	bl	8007378 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80079a4:	2320      	movs	r3, #32
 80079a6:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80079a8:	2300      	movs	r3, #0
 80079aa:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80079ac:	1d3b      	adds	r3, r7, #4
 80079ae:	4619      	mov	r1, r3
 80079b0:	4805      	ldr	r0, [pc, #20]	; (80079c8 <MX_TIM2_Init+0x94>)
 80079b2:	f005 fccf 	bl	800d354 <HAL_TIMEx_MasterConfigSynchronization>
 80079b6:	4603      	mov	r3, r0
 80079b8:	2b00      	cmp	r3, #0
 80079ba:	d001      	beq.n	80079c0 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 80079bc:	f7ff fcdc 	bl	8007378 <Error_Handler>
  }

}
 80079c0:	bf00      	nop
 80079c2:	3720      	adds	r7, #32
 80079c4:	46bd      	mov	sp, r7
 80079c6:	bd80      	pop	{r7, pc}
 80079c8:	200028b4 	.word	0x200028b4

080079cc <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 80079cc:	b580      	push	{r7, lr}
 80079ce:	b088      	sub	sp, #32
 80079d0:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80079d2:	f107 0310 	add.w	r3, r7, #16
 80079d6:	2200      	movs	r2, #0
 80079d8:	601a      	str	r2, [r3, #0]
 80079da:	605a      	str	r2, [r3, #4]
 80079dc:	609a      	str	r2, [r3, #8]
 80079de:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80079e0:	1d3b      	adds	r3, r7, #4
 80079e2:	2200      	movs	r2, #0
 80079e4:	601a      	str	r2, [r3, #0]
 80079e6:	605a      	str	r2, [r3, #4]
 80079e8:	609a      	str	r2, [r3, #8]

  htim3.Instance = TIM3;
 80079ea:	4b1d      	ldr	r3, [pc, #116]	; (8007a60 <MX_TIM3_Init+0x94>)
 80079ec:	4a1d      	ldr	r2, [pc, #116]	; (8007a64 <MX_TIM3_Init+0x98>)
 80079ee:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 80079f0:	4b1b      	ldr	r3, [pc, #108]	; (8007a60 <MX_TIM3_Init+0x94>)
 80079f2:	2200      	movs	r2, #0
 80079f4:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_DOWN;
 80079f6:	4b1a      	ldr	r3, [pc, #104]	; (8007a60 <MX_TIM3_Init+0x94>)
 80079f8:	2210      	movs	r2, #16
 80079fa:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 1;
 80079fc:	4b18      	ldr	r3, [pc, #96]	; (8007a60 <MX_TIM3_Init+0x94>)
 80079fe:	2201      	movs	r2, #1
 8007a00:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV4;
 8007a02:	4b17      	ldr	r3, [pc, #92]	; (8007a60 <MX_TIM3_Init+0x94>)
 8007a04:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007a08:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8007a0a:	4b15      	ldr	r3, [pc, #84]	; (8007a60 <MX_TIM3_Init+0x94>)
 8007a0c:	2280      	movs	r2, #128	; 0x80
 8007a0e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8007a10:	4813      	ldr	r0, [pc, #76]	; (8007a60 <MX_TIM3_Init+0x94>)
 8007a12:	f004 f98d 	bl	800bd30 <HAL_TIM_Base_Init>
 8007a16:	4603      	mov	r3, r0
 8007a18:	2b00      	cmp	r3, #0
 8007a1a:	d001      	beq.n	8007a20 <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 8007a1c:	f7ff fcac 	bl	8007378 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8007a20:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8007a24:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8007a26:	f107 0310 	add.w	r3, r7, #16
 8007a2a:	4619      	mov	r1, r3
 8007a2c:	480c      	ldr	r0, [pc, #48]	; (8007a60 <MX_TIM3_Init+0x94>)
 8007a2e:	f004 fedb 	bl	800c7e8 <HAL_TIM_ConfigClockSource>
 8007a32:	4603      	mov	r3, r0
 8007a34:	2b00      	cmp	r3, #0
 8007a36:	d001      	beq.n	8007a3c <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 8007a38:	f7ff fc9e 	bl	8007378 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8007a3c:	2320      	movs	r3, #32
 8007a3e:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8007a40:	2300      	movs	r3, #0
 8007a42:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8007a44:	1d3b      	adds	r3, r7, #4
 8007a46:	4619      	mov	r1, r3
 8007a48:	4805      	ldr	r0, [pc, #20]	; (8007a60 <MX_TIM3_Init+0x94>)
 8007a4a:	f005 fc83 	bl	800d354 <HAL_TIMEx_MasterConfigSynchronization>
 8007a4e:	4603      	mov	r3, r0
 8007a50:	2b00      	cmp	r3, #0
 8007a52:	d001      	beq.n	8007a58 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 8007a54:	f7ff fc90 	bl	8007378 <Error_Handler>
  }

}
 8007a58:	bf00      	nop
 8007a5a:	3720      	adds	r7, #32
 8007a5c:	46bd      	mov	sp, r7
 8007a5e:	bd80      	pop	{r7, pc}
 8007a60:	20001f90 	.word	0x20001f90
 8007a64:	40000400 	.word	0x40000400

08007a68 <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 8007a68:	b580      	push	{r7, lr}
 8007a6a:	b088      	sub	sp, #32
 8007a6c:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8007a6e:	f107 0310 	add.w	r3, r7, #16
 8007a72:	2200      	movs	r2, #0
 8007a74:	601a      	str	r2, [r3, #0]
 8007a76:	605a      	str	r2, [r3, #4]
 8007a78:	609a      	str	r2, [r3, #8]
 8007a7a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8007a7c:	1d3b      	adds	r3, r7, #4
 8007a7e:	2200      	movs	r2, #0
 8007a80:	601a      	str	r2, [r3, #0]
 8007a82:	605a      	str	r2, [r3, #4]
 8007a84:	609a      	str	r2, [r3, #8]

  htim5.Instance = TIM5;
 8007a86:	4b1d      	ldr	r3, [pc, #116]	; (8007afc <MX_TIM5_Init+0x94>)
 8007a88:	4a1d      	ldr	r2, [pc, #116]	; (8007b00 <MX_TIM5_Init+0x98>)
 8007a8a:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 8007a8c:	4b1b      	ldr	r3, [pc, #108]	; (8007afc <MX_TIM5_Init+0x94>)
 8007a8e:	2200      	movs	r2, #0
 8007a90:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8007a92:	4b1a      	ldr	r3, [pc, #104]	; (8007afc <MX_TIM5_Init+0x94>)
 8007a94:	2200      	movs	r2, #0
 8007a96:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 1024;
 8007a98:	4b18      	ldr	r3, [pc, #96]	; (8007afc <MX_TIM5_Init+0x94>)
 8007a9a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8007a9e:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8007aa0:	4b16      	ldr	r3, [pc, #88]	; (8007afc <MX_TIM5_Init+0x94>)
 8007aa2:	2200      	movs	r2, #0
 8007aa4:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8007aa6:	4b15      	ldr	r3, [pc, #84]	; (8007afc <MX_TIM5_Init+0x94>)
 8007aa8:	2280      	movs	r2, #128	; 0x80
 8007aaa:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8007aac:	4813      	ldr	r0, [pc, #76]	; (8007afc <MX_TIM5_Init+0x94>)
 8007aae:	f004 f93f 	bl	800bd30 <HAL_TIM_Base_Init>
 8007ab2:	4603      	mov	r3, r0
 8007ab4:	2b00      	cmp	r3, #0
 8007ab6:	d001      	beq.n	8007abc <MX_TIM5_Init+0x54>
  {
    Error_Handler();
 8007ab8:	f7ff fc5e 	bl	8007378 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8007abc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8007ac0:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8007ac2:	f107 0310 	add.w	r3, r7, #16
 8007ac6:	4619      	mov	r1, r3
 8007ac8:	480c      	ldr	r0, [pc, #48]	; (8007afc <MX_TIM5_Init+0x94>)
 8007aca:	f004 fe8d 	bl	800c7e8 <HAL_TIM_ConfigClockSource>
 8007ace:	4603      	mov	r3, r0
 8007ad0:	2b00      	cmp	r3, #0
 8007ad2:	d001      	beq.n	8007ad8 <MX_TIM5_Init+0x70>
  {
    Error_Handler();
 8007ad4:	f7ff fc50 	bl	8007378 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8007ad8:	2300      	movs	r3, #0
 8007ada:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8007adc:	2300      	movs	r3, #0
 8007ade:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8007ae0:	1d3b      	adds	r3, r7, #4
 8007ae2:	4619      	mov	r1, r3
 8007ae4:	4805      	ldr	r0, [pc, #20]	; (8007afc <MX_TIM5_Init+0x94>)
 8007ae6:	f005 fc35 	bl	800d354 <HAL_TIMEx_MasterConfigSynchronization>
 8007aea:	4603      	mov	r3, r0
 8007aec:	2b00      	cmp	r3, #0
 8007aee:	d001      	beq.n	8007af4 <MX_TIM5_Init+0x8c>
  {
    Error_Handler();
 8007af0:	f7ff fc42 	bl	8007378 <Error_Handler>
  }

}
 8007af4:	bf00      	nop
 8007af6:	3720      	adds	r7, #32
 8007af8:	46bd      	mov	sp, r7
 8007afa:	bd80      	pop	{r7, pc}
 8007afc:	2000281c 	.word	0x2000281c
 8007b00:	40000c00 	.word	0x40000c00

08007b04 <MX_TIM8_Init>:
/* TIM8 init function */
void MX_TIM8_Init(void)
{
 8007b04:	b580      	push	{r7, lr}
 8007b06:	b094      	sub	sp, #80	; 0x50
 8007b08:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8007b0a:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8007b0e:	2200      	movs	r2, #0
 8007b10:	601a      	str	r2, [r3, #0]
 8007b12:	605a      	str	r2, [r3, #4]
 8007b14:	609a      	str	r2, [r3, #8]
 8007b16:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8007b18:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8007b1c:	2200      	movs	r2, #0
 8007b1e:	601a      	str	r2, [r3, #0]
 8007b20:	605a      	str	r2, [r3, #4]
 8007b22:	609a      	str	r2, [r3, #8]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8007b24:	463b      	mov	r3, r7
 8007b26:	2234      	movs	r2, #52	; 0x34
 8007b28:	2100      	movs	r1, #0
 8007b2a:	4618      	mov	r0, r3
 8007b2c:	f007 f9b2 	bl	800ee94 <memset>

  htim8.Instance = TIM8;
 8007b30:	4b26      	ldr	r3, [pc, #152]	; (8007bcc <MX_TIM8_Init+0xc8>)
 8007b32:	4a27      	ldr	r2, [pc, #156]	; (8007bd0 <MX_TIM8_Init+0xcc>)
 8007b34:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 8007b36:	4b25      	ldr	r3, [pc, #148]	; (8007bcc <MX_TIM8_Init+0xc8>)
 8007b38:	2200      	movs	r2, #0
 8007b3a:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8007b3c:	4b23      	ldr	r3, [pc, #140]	; (8007bcc <MX_TIM8_Init+0xc8>)
 8007b3e:	2200      	movs	r2, #0
 8007b40:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 1;
 8007b42:	4b22      	ldr	r3, [pc, #136]	; (8007bcc <MX_TIM8_Init+0xc8>)
 8007b44:	2201      	movs	r2, #1
 8007b46:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8007b48:	4b20      	ldr	r3, [pc, #128]	; (8007bcc <MX_TIM8_Init+0xc8>)
 8007b4a:	2200      	movs	r2, #0
 8007b4c:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8007b4e:	4b1f      	ldr	r3, [pc, #124]	; (8007bcc <MX_TIM8_Init+0xc8>)
 8007b50:	2200      	movs	r2, #0
 8007b52:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8007b54:	4b1d      	ldr	r3, [pc, #116]	; (8007bcc <MX_TIM8_Init+0xc8>)
 8007b56:	2280      	movs	r2, #128	; 0x80
 8007b58:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 8007b5a:	481c      	ldr	r0, [pc, #112]	; (8007bcc <MX_TIM8_Init+0xc8>)
 8007b5c:	f004 f8e8 	bl	800bd30 <HAL_TIM_Base_Init>
 8007b60:	4603      	mov	r3, r0
 8007b62:	2b00      	cmp	r3, #0
 8007b64:	d001      	beq.n	8007b6a <MX_TIM8_Init+0x66>
  {
    Error_Handler();
 8007b66:	f7ff fc07 	bl	8007378 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8007b6a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8007b6e:	643b      	str	r3, [r7, #64]	; 0x40
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 8007b70:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8007b74:	4619      	mov	r1, r3
 8007b76:	4815      	ldr	r0, [pc, #84]	; (8007bcc <MX_TIM8_Init+0xc8>)
 8007b78:	f004 fe36 	bl	800c7e8 <HAL_TIM_ConfigClockSource>
 8007b7c:	4603      	mov	r3, r0
 8007b7e:	2b00      	cmp	r3, #0
 8007b80:	d001      	beq.n	8007b86 <MX_TIM8_Init+0x82>
  {
    Error_Handler();
 8007b82:	f7ff fbf9 	bl	8007378 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8007b86:	2320      	movs	r3, #32
 8007b88:	637b      	str	r3, [r7, #52]	; 0x34
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8007b8a:	2300      	movs	r3, #0
 8007b8c:	63bb      	str	r3, [r7, #56]	; 0x38
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8007b8e:	2300      	movs	r3, #0
 8007b90:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8007b92:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8007b96:	4619      	mov	r1, r3
 8007b98:	480c      	ldr	r0, [pc, #48]	; (8007bcc <MX_TIM8_Init+0xc8>)
 8007b9a:	f005 fbdb 	bl	800d354 <HAL_TIMEx_MasterConfigSynchronization>
 8007b9e:	4603      	mov	r3, r0
 8007ba0:	2b00      	cmp	r3, #0
 8007ba2:	d001      	beq.n	8007ba8 <MX_TIM8_Init+0xa4>
  {
    Error_Handler();
 8007ba4:	f7ff fbe8 	bl	8007378 <Error_Handler>
  }
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8007ba8:	2300      	movs	r3, #0
 8007baa:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8007bac:	2300      	movs	r3, #0
 8007bae:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 8007bb0:	463b      	mov	r3, r7
 8007bb2:	4619      	mov	r1, r3
 8007bb4:	4805      	ldr	r0, [pc, #20]	; (8007bcc <MX_TIM8_Init+0xc8>)
 8007bb6:	f005 fc63 	bl	800d480 <HAL_TIMEx_ConfigBreakDeadTime>
 8007bba:	4603      	mov	r3, r0
 8007bbc:	2b00      	cmp	r3, #0
 8007bbe:	d001      	beq.n	8007bc4 <MX_TIM8_Init+0xc0>
  {
    Error_Handler();
 8007bc0:	f7ff fbda 	bl	8007378 <Error_Handler>
  }

}
 8007bc4:	bf00      	nop
 8007bc6:	3750      	adds	r7, #80	; 0x50
 8007bc8:	46bd      	mov	sp, r7
 8007bca:	bd80      	pop	{r7, pc}
 8007bcc:	20002784 	.word	0x20002784
 8007bd0:	40013400 	.word	0x40013400

08007bd4 <MX_TIM15_Init>:
/* TIM15 init function */
void MX_TIM15_Init(void)
{
 8007bd4:	b580      	push	{r7, lr}
 8007bd6:	b088      	sub	sp, #32
 8007bd8:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8007bda:	f107 0310 	add.w	r3, r7, #16
 8007bde:	2200      	movs	r2, #0
 8007be0:	601a      	str	r2, [r3, #0]
 8007be2:	605a      	str	r2, [r3, #4]
 8007be4:	609a      	str	r2, [r3, #8]
 8007be6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8007be8:	1d3b      	adds	r3, r7, #4
 8007bea:	2200      	movs	r2, #0
 8007bec:	601a      	str	r2, [r3, #0]
 8007bee:	605a      	str	r2, [r3, #4]
 8007bf0:	609a      	str	r2, [r3, #8]

  htim15.Instance = TIM15;
 8007bf2:	4b1f      	ldr	r3, [pc, #124]	; (8007c70 <MX_TIM15_Init+0x9c>)
 8007bf4:	4a1f      	ldr	r2, [pc, #124]	; (8007c74 <MX_TIM15_Init+0xa0>)
 8007bf6:	601a      	str	r2, [r3, #0]
  htim15.Init.Prescaler = 1024;
 8007bf8:	4b1d      	ldr	r3, [pc, #116]	; (8007c70 <MX_TIM15_Init+0x9c>)
 8007bfa:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8007bfe:	605a      	str	r2, [r3, #4]
  htim15.Init.CounterMode = TIM_COUNTERMODE_UP;
 8007c00:	4b1b      	ldr	r3, [pc, #108]	; (8007c70 <MX_TIM15_Init+0x9c>)
 8007c02:	2200      	movs	r2, #0
 8007c04:	609a      	str	r2, [r3, #8]
  htim15.Init.Period = 1024;
 8007c06:	4b1a      	ldr	r3, [pc, #104]	; (8007c70 <MX_TIM15_Init+0x9c>)
 8007c08:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8007c0c:	60da      	str	r2, [r3, #12]
  htim15.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8007c0e:	4b18      	ldr	r3, [pc, #96]	; (8007c70 <MX_TIM15_Init+0x9c>)
 8007c10:	2200      	movs	r2, #0
 8007c12:	611a      	str	r2, [r3, #16]
  htim15.Init.RepetitionCounter = 0;
 8007c14:	4b16      	ldr	r3, [pc, #88]	; (8007c70 <MX_TIM15_Init+0x9c>)
 8007c16:	2200      	movs	r2, #0
 8007c18:	615a      	str	r2, [r3, #20]
  htim15.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8007c1a:	4b15      	ldr	r3, [pc, #84]	; (8007c70 <MX_TIM15_Init+0x9c>)
 8007c1c:	2200      	movs	r2, #0
 8007c1e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim15) != HAL_OK)
 8007c20:	4813      	ldr	r0, [pc, #76]	; (8007c70 <MX_TIM15_Init+0x9c>)
 8007c22:	f004 f885 	bl	800bd30 <HAL_TIM_Base_Init>
 8007c26:	4603      	mov	r3, r0
 8007c28:	2b00      	cmp	r3, #0
 8007c2a:	d001      	beq.n	8007c30 <MX_TIM15_Init+0x5c>
  {
    Error_Handler();
 8007c2c:	f7ff fba4 	bl	8007378 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8007c30:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8007c34:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim15, &sClockSourceConfig) != HAL_OK)
 8007c36:	f107 0310 	add.w	r3, r7, #16
 8007c3a:	4619      	mov	r1, r3
 8007c3c:	480c      	ldr	r0, [pc, #48]	; (8007c70 <MX_TIM15_Init+0x9c>)
 8007c3e:	f004 fdd3 	bl	800c7e8 <HAL_TIM_ConfigClockSource>
 8007c42:	4603      	mov	r3, r0
 8007c44:	2b00      	cmp	r3, #0
 8007c46:	d001      	beq.n	8007c4c <MX_TIM15_Init+0x78>
  {
    Error_Handler();
 8007c48:	f7ff fb96 	bl	8007378 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8007c4c:	2300      	movs	r3, #0
 8007c4e:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8007c50:	2300      	movs	r3, #0
 8007c52:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim15, &sMasterConfig) != HAL_OK)
 8007c54:	1d3b      	adds	r3, r7, #4
 8007c56:	4619      	mov	r1, r3
 8007c58:	4805      	ldr	r0, [pc, #20]	; (8007c70 <MX_TIM15_Init+0x9c>)
 8007c5a:	f005 fb7b 	bl	800d354 <HAL_TIMEx_MasterConfigSynchronization>
 8007c5e:	4603      	mov	r3, r0
 8007c60:	2b00      	cmp	r3, #0
 8007c62:	d001      	beq.n	8007c68 <MX_TIM15_Init+0x94>
  {
    Error_Handler();
 8007c64:	f7ff fb88 	bl	8007378 <Error_Handler>
  }

}
 8007c68:	bf00      	nop
 8007c6a:	3720      	adds	r7, #32
 8007c6c:	46bd      	mov	sp, r7
 8007c6e:	bd80      	pop	{r7, pc}
 8007c70:	200027d0 	.word	0x200027d0
 8007c74:	40014000 	.word	0x40014000

08007c78 <MX_TIM16_Init>:
/* TIM16 init function */
void MX_TIM16_Init(void)
{
 8007c78:	b580      	push	{r7, lr}
 8007c7a:	af00      	add	r7, sp, #0

  htim16.Instance = TIM16;
 8007c7c:	4b10      	ldr	r3, [pc, #64]	; (8007cc0 <MX_TIM16_Init+0x48>)
 8007c7e:	4a11      	ldr	r2, [pc, #68]	; (8007cc4 <MX_TIM16_Init+0x4c>)
 8007c80:	601a      	str	r2, [r3, #0]
  htim16.Init.Prescaler = 65535;
 8007c82:	4b0f      	ldr	r3, [pc, #60]	; (8007cc0 <MX_TIM16_Init+0x48>)
 8007c84:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8007c88:	605a      	str	r2, [r3, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 8007c8a:	4b0d      	ldr	r3, [pc, #52]	; (8007cc0 <MX_TIM16_Init+0x48>)
 8007c8c:	2200      	movs	r2, #0
 8007c8e:	609a      	str	r2, [r3, #8]
  htim16.Init.Period = 65535;
 8007c90:	4b0b      	ldr	r3, [pc, #44]	; (8007cc0 <MX_TIM16_Init+0x48>)
 8007c92:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8007c96:	60da      	str	r2, [r3, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8007c98:	4b09      	ldr	r3, [pc, #36]	; (8007cc0 <MX_TIM16_Init+0x48>)
 8007c9a:	2200      	movs	r2, #0
 8007c9c:	611a      	str	r2, [r3, #16]
  htim16.Init.RepetitionCounter = 0;
 8007c9e:	4b08      	ldr	r3, [pc, #32]	; (8007cc0 <MX_TIM16_Init+0x48>)
 8007ca0:	2200      	movs	r2, #0
 8007ca2:	615a      	str	r2, [r3, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8007ca4:	4b06      	ldr	r3, [pc, #24]	; (8007cc0 <MX_TIM16_Init+0x48>)
 8007ca6:	2200      	movs	r2, #0
 8007ca8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 8007caa:	4805      	ldr	r0, [pc, #20]	; (8007cc0 <MX_TIM16_Init+0x48>)
 8007cac:	f004 f840 	bl	800bd30 <HAL_TIM_Base_Init>
 8007cb0:	4603      	mov	r3, r0
 8007cb2:	2b00      	cmp	r3, #0
 8007cb4:	d001      	beq.n	8007cba <MX_TIM16_Init+0x42>
  {
    Error_Handler();
 8007cb6:	f7ff fb5f 	bl	8007378 <Error_Handler>
  }

}
 8007cba:	bf00      	nop
 8007cbc:	bd80      	pop	{r7, pc}
 8007cbe:	bf00      	nop
 8007cc0:	20002900 	.word	0x20002900
 8007cc4:	40014400 	.word	0x40014400

08007cc8 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8007cc8:	b580      	push	{r7, lr}
 8007cca:	b08a      	sub	sp, #40	; 0x28
 8007ccc:	af00      	add	r7, sp, #0
 8007cce:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007cd0:	f107 0314 	add.w	r3, r7, #20
 8007cd4:	2200      	movs	r2, #0
 8007cd6:	601a      	str	r2, [r3, #0]
 8007cd8:	605a      	str	r2, [r3, #4]
 8007cda:	609a      	str	r2, [r3, #8]
 8007cdc:	60da      	str	r2, [r3, #12]
 8007cde:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM1)
 8007ce0:	687b      	ldr	r3, [r7, #4]
 8007ce2:	681b      	ldr	r3, [r3, #0]
 8007ce4:	4a1b      	ldr	r2, [pc, #108]	; (8007d54 <HAL_TIM_Encoder_MspInit+0x8c>)
 8007ce6:	4293      	cmp	r3, r2
 8007ce8:	d12f      	bne.n	8007d4a <HAL_TIM_Encoder_MspInit+0x82>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8007cea:	4b1b      	ldr	r3, [pc, #108]	; (8007d58 <HAL_TIM_Encoder_MspInit+0x90>)
 8007cec:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007cee:	4a1a      	ldr	r2, [pc, #104]	; (8007d58 <HAL_TIM_Encoder_MspInit+0x90>)
 8007cf0:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8007cf4:	6613      	str	r3, [r2, #96]	; 0x60
 8007cf6:	4b18      	ldr	r3, [pc, #96]	; (8007d58 <HAL_TIM_Encoder_MspInit+0x90>)
 8007cf8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007cfa:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007cfe:	613b      	str	r3, [r7, #16]
 8007d00:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8007d02:	4b15      	ldr	r3, [pc, #84]	; (8007d58 <HAL_TIM_Encoder_MspInit+0x90>)
 8007d04:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007d06:	4a14      	ldr	r2, [pc, #80]	; (8007d58 <HAL_TIM_Encoder_MspInit+0x90>)
 8007d08:	f043 0304 	orr.w	r3, r3, #4
 8007d0c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8007d0e:	4b12      	ldr	r3, [pc, #72]	; (8007d58 <HAL_TIM_Encoder_MspInit+0x90>)
 8007d10:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007d12:	f003 0304 	and.w	r3, r3, #4
 8007d16:	60fb      	str	r3, [r7, #12]
 8007d18:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration    
    PC0     ------> TIM1_CH1
    PC1     ------> TIM1_CH2 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8007d1a:	2303      	movs	r3, #3
 8007d1c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007d1e:	2302      	movs	r3, #2
 8007d20:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007d22:	2300      	movs	r3, #0
 8007d24:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007d26:	2300      	movs	r3, #0
 8007d28:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 8007d2a:	2302      	movs	r3, #2
 8007d2c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8007d2e:	f107 0314 	add.w	r3, r7, #20
 8007d32:	4619      	mov	r1, r3
 8007d34:	4809      	ldr	r0, [pc, #36]	; (8007d5c <HAL_TIM_Encoder_MspInit+0x94>)
 8007d36:	f002 fcf5 	bl	800a724 <HAL_GPIO_Init>

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_TIM15_IRQn, 0, 0);
 8007d3a:	2200      	movs	r2, #0
 8007d3c:	2100      	movs	r1, #0
 8007d3e:	2018      	movs	r0, #24
 8007d40:	f001 fdc3 	bl	80098ca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM15_IRQn);
 8007d44:	2018      	movs	r0, #24
 8007d46:	f001 fdda 	bl	80098fe <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 8007d4a:	bf00      	nop
 8007d4c:	3728      	adds	r7, #40	; 0x28
 8007d4e:	46bd      	mov	sp, r7
 8007d50:	bd80      	pop	{r7, pc}
 8007d52:	bf00      	nop
 8007d54:	40012c00 	.word	0x40012c00
 8007d58:	40021000 	.word	0x40021000
 8007d5c:	48000800 	.word	0x48000800

08007d60 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8007d60:	b580      	push	{r7, lr}
 8007d62:	b08e      	sub	sp, #56	; 0x38
 8007d64:	af00      	add	r7, sp, #0
 8007d66:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007d68:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8007d6c:	2200      	movs	r2, #0
 8007d6e:	601a      	str	r2, [r3, #0]
 8007d70:	605a      	str	r2, [r3, #4]
 8007d72:	609a      	str	r2, [r3, #8]
 8007d74:	60da      	str	r2, [r3, #12]
 8007d76:	611a      	str	r2, [r3, #16]
  if(tim_baseHandle->Instance==TIM2)
 8007d78:	687b      	ldr	r3, [r7, #4]
 8007d7a:	681b      	ldr	r3, [r3, #0]
 8007d7c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007d80:	d10c      	bne.n	8007d9c <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8007d82:	4b4f      	ldr	r3, [pc, #316]	; (8007ec0 <HAL_TIM_Base_MspInit+0x160>)
 8007d84:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007d86:	4a4e      	ldr	r2, [pc, #312]	; (8007ec0 <HAL_TIM_Base_MspInit+0x160>)
 8007d88:	f043 0301 	orr.w	r3, r3, #1
 8007d8c:	6593      	str	r3, [r2, #88]	; 0x58
 8007d8e:	4b4c      	ldr	r3, [pc, #304]	; (8007ec0 <HAL_TIM_Base_MspInit+0x160>)
 8007d90:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007d92:	f003 0301 	and.w	r3, r3, #1
 8007d96:	623b      	str	r3, [r7, #32]
 8007d98:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_TIM16_CLK_ENABLE();
  /* USER CODE BEGIN TIM16_MspInit 1 */

  /* USER CODE END TIM16_MspInit 1 */
  }
}
 8007d9a:	e08d      	b.n	8007eb8 <HAL_TIM_Base_MspInit+0x158>
  else if(tim_baseHandle->Instance==TIM3)
 8007d9c:	687b      	ldr	r3, [r7, #4]
 8007d9e:	681b      	ldr	r3, [r3, #0]
 8007da0:	4a48      	ldr	r2, [pc, #288]	; (8007ec4 <HAL_TIM_Base_MspInit+0x164>)
 8007da2:	4293      	cmp	r3, r2
 8007da4:	d114      	bne.n	8007dd0 <HAL_TIM_Base_MspInit+0x70>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8007da6:	4b46      	ldr	r3, [pc, #280]	; (8007ec0 <HAL_TIM_Base_MspInit+0x160>)
 8007da8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007daa:	4a45      	ldr	r2, [pc, #276]	; (8007ec0 <HAL_TIM_Base_MspInit+0x160>)
 8007dac:	f043 0302 	orr.w	r3, r3, #2
 8007db0:	6593      	str	r3, [r2, #88]	; 0x58
 8007db2:	4b43      	ldr	r3, [pc, #268]	; (8007ec0 <HAL_TIM_Base_MspInit+0x160>)
 8007db4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007db6:	f003 0302 	and.w	r3, r3, #2
 8007dba:	61fb      	str	r3, [r7, #28]
 8007dbc:	69fb      	ldr	r3, [r7, #28]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8007dbe:	2200      	movs	r2, #0
 8007dc0:	2100      	movs	r1, #0
 8007dc2:	201d      	movs	r0, #29
 8007dc4:	f001 fd81 	bl	80098ca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8007dc8:	201d      	movs	r0, #29
 8007dca:	f001 fd98 	bl	80098fe <HAL_NVIC_EnableIRQ>
}
 8007dce:	e073      	b.n	8007eb8 <HAL_TIM_Base_MspInit+0x158>
  else if(tim_baseHandle->Instance==TIM5)
 8007dd0:	687b      	ldr	r3, [r7, #4]
 8007dd2:	681b      	ldr	r3, [r3, #0]
 8007dd4:	4a3c      	ldr	r2, [pc, #240]	; (8007ec8 <HAL_TIM_Base_MspInit+0x168>)
 8007dd6:	4293      	cmp	r3, r2
 8007dd8:	d131      	bne.n	8007e3e <HAL_TIM_Base_MspInit+0xde>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8007dda:	4b39      	ldr	r3, [pc, #228]	; (8007ec0 <HAL_TIM_Base_MspInit+0x160>)
 8007ddc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007dde:	4a38      	ldr	r2, [pc, #224]	; (8007ec0 <HAL_TIM_Base_MspInit+0x160>)
 8007de0:	f043 0308 	orr.w	r3, r3, #8
 8007de4:	6593      	str	r3, [r2, #88]	; 0x58
 8007de6:	4b36      	ldr	r3, [pc, #216]	; (8007ec0 <HAL_TIM_Base_MspInit+0x160>)
 8007de8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007dea:	f003 0308 	and.w	r3, r3, #8
 8007dee:	61bb      	str	r3, [r7, #24]
 8007df0:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8007df2:	4b33      	ldr	r3, [pc, #204]	; (8007ec0 <HAL_TIM_Base_MspInit+0x160>)
 8007df4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007df6:	4a32      	ldr	r2, [pc, #200]	; (8007ec0 <HAL_TIM_Base_MspInit+0x160>)
 8007df8:	f043 0301 	orr.w	r3, r3, #1
 8007dfc:	64d3      	str	r3, [r2, #76]	; 0x4c
 8007dfe:	4b30      	ldr	r3, [pc, #192]	; (8007ec0 <HAL_TIM_Base_MspInit+0x160>)
 8007e00:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007e02:	f003 0301 	and.w	r3, r3, #1
 8007e06:	617b      	str	r3, [r7, #20]
 8007e08:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8007e0a:	2301      	movs	r3, #1
 8007e0c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007e0e:	2302      	movs	r3, #2
 8007e10:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007e12:	2300      	movs	r3, #0
 8007e14:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007e16:	2300      	movs	r3, #0
 8007e18:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8007e1a:	2302      	movs	r3, #2
 8007e1c:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007e1e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8007e22:	4619      	mov	r1, r3
 8007e24:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8007e28:	f002 fc7c 	bl	800a724 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM5_IRQn, 2, 0);
 8007e2c:	2200      	movs	r2, #0
 8007e2e:	2102      	movs	r1, #2
 8007e30:	2032      	movs	r0, #50	; 0x32
 8007e32:	f001 fd4a 	bl	80098ca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 8007e36:	2032      	movs	r0, #50	; 0x32
 8007e38:	f001 fd61 	bl	80098fe <HAL_NVIC_EnableIRQ>
}
 8007e3c:	e03c      	b.n	8007eb8 <HAL_TIM_Base_MspInit+0x158>
  else if(tim_baseHandle->Instance==TIM8)
 8007e3e:	687b      	ldr	r3, [r7, #4]
 8007e40:	681b      	ldr	r3, [r3, #0]
 8007e42:	4a22      	ldr	r2, [pc, #136]	; (8007ecc <HAL_TIM_Base_MspInit+0x16c>)
 8007e44:	4293      	cmp	r3, r2
 8007e46:	d10c      	bne.n	8007e62 <HAL_TIM_Base_MspInit+0x102>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8007e48:	4b1d      	ldr	r3, [pc, #116]	; (8007ec0 <HAL_TIM_Base_MspInit+0x160>)
 8007e4a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007e4c:	4a1c      	ldr	r2, [pc, #112]	; (8007ec0 <HAL_TIM_Base_MspInit+0x160>)
 8007e4e:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8007e52:	6613      	str	r3, [r2, #96]	; 0x60
 8007e54:	4b1a      	ldr	r3, [pc, #104]	; (8007ec0 <HAL_TIM_Base_MspInit+0x160>)
 8007e56:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007e58:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8007e5c:	613b      	str	r3, [r7, #16]
 8007e5e:	693b      	ldr	r3, [r7, #16]
}
 8007e60:	e02a      	b.n	8007eb8 <HAL_TIM_Base_MspInit+0x158>
  else if(tim_baseHandle->Instance==TIM15)
 8007e62:	687b      	ldr	r3, [r7, #4]
 8007e64:	681b      	ldr	r3, [r3, #0]
 8007e66:	4a1a      	ldr	r2, [pc, #104]	; (8007ed0 <HAL_TIM_Base_MspInit+0x170>)
 8007e68:	4293      	cmp	r3, r2
 8007e6a:	d114      	bne.n	8007e96 <HAL_TIM_Base_MspInit+0x136>
    __HAL_RCC_TIM15_CLK_ENABLE();
 8007e6c:	4b14      	ldr	r3, [pc, #80]	; (8007ec0 <HAL_TIM_Base_MspInit+0x160>)
 8007e6e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007e70:	4a13      	ldr	r2, [pc, #76]	; (8007ec0 <HAL_TIM_Base_MspInit+0x160>)
 8007e72:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007e76:	6613      	str	r3, [r2, #96]	; 0x60
 8007e78:	4b11      	ldr	r3, [pc, #68]	; (8007ec0 <HAL_TIM_Base_MspInit+0x160>)
 8007e7a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007e7c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007e80:	60fb      	str	r3, [r7, #12]
 8007e82:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM1_BRK_TIM15_IRQn, 0, 0);
 8007e84:	2200      	movs	r2, #0
 8007e86:	2100      	movs	r1, #0
 8007e88:	2018      	movs	r0, #24
 8007e8a:	f001 fd1e 	bl	80098ca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM15_IRQn);
 8007e8e:	2018      	movs	r0, #24
 8007e90:	f001 fd35 	bl	80098fe <HAL_NVIC_EnableIRQ>
}
 8007e94:	e010      	b.n	8007eb8 <HAL_TIM_Base_MspInit+0x158>
  else if(tim_baseHandle->Instance==TIM16)
 8007e96:	687b      	ldr	r3, [r7, #4]
 8007e98:	681b      	ldr	r3, [r3, #0]
 8007e9a:	4a0e      	ldr	r2, [pc, #56]	; (8007ed4 <HAL_TIM_Base_MspInit+0x174>)
 8007e9c:	4293      	cmp	r3, r2
 8007e9e:	d10b      	bne.n	8007eb8 <HAL_TIM_Base_MspInit+0x158>
    __HAL_RCC_TIM16_CLK_ENABLE();
 8007ea0:	4b07      	ldr	r3, [pc, #28]	; (8007ec0 <HAL_TIM_Base_MspInit+0x160>)
 8007ea2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007ea4:	4a06      	ldr	r2, [pc, #24]	; (8007ec0 <HAL_TIM_Base_MspInit+0x160>)
 8007ea6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007eaa:	6613      	str	r3, [r2, #96]	; 0x60
 8007eac:	4b04      	ldr	r3, [pc, #16]	; (8007ec0 <HAL_TIM_Base_MspInit+0x160>)
 8007eae:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007eb0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007eb4:	60bb      	str	r3, [r7, #8]
 8007eb6:	68bb      	ldr	r3, [r7, #8]
}
 8007eb8:	bf00      	nop
 8007eba:	3738      	adds	r7, #56	; 0x38
 8007ebc:	46bd      	mov	sp, r7
 8007ebe:	bd80      	pop	{r7, pc}
 8007ec0:	40021000 	.word	0x40021000
 8007ec4:	40000400 	.word	0x40000400
 8007ec8:	40000c00 	.word	0x40000c00
 8007ecc:	40013400 	.word	0x40013400
 8007ed0:	40014000 	.word	0x40014000
 8007ed4:	40014400 	.word	0x40014400

08007ed8 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8007ed8:	480d      	ldr	r0, [pc, #52]	; (8007f10 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8007eda:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8007edc:	480d      	ldr	r0, [pc, #52]	; (8007f14 <LoopForever+0x6>)
  ldr r1, =_edata
 8007ede:	490e      	ldr	r1, [pc, #56]	; (8007f18 <LoopForever+0xa>)
  ldr r2, =_sidata
 8007ee0:	4a0e      	ldr	r2, [pc, #56]	; (8007f1c <LoopForever+0xe>)
  movs r3, #0
 8007ee2:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8007ee4:	e002      	b.n	8007eec <LoopCopyDataInit>

08007ee6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8007ee6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8007ee8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8007eea:	3304      	adds	r3, #4

08007eec <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8007eec:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8007eee:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8007ef0:	d3f9      	bcc.n	8007ee6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8007ef2:	4a0b      	ldr	r2, [pc, #44]	; (8007f20 <LoopForever+0x12>)
  ldr r4, =_ebss
 8007ef4:	4c0b      	ldr	r4, [pc, #44]	; (8007f24 <LoopForever+0x16>)
  movs r3, #0
 8007ef6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8007ef8:	e001      	b.n	8007efe <LoopFillZerobss>

08007efa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8007efa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8007efc:	3204      	adds	r2, #4

08007efe <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8007efe:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8007f00:	d3fb      	bcc.n	8007efa <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8007f02:	f7ff fc91 	bl	8007828 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8007f06:	f006 ffa1 	bl	800ee4c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8007f0a:	f7ff f957 	bl	80071bc <main>

08007f0e <LoopForever>:

LoopForever:
    b LoopForever
 8007f0e:	e7fe      	b.n	8007f0e <LoopForever>
  ldr   r0, =_estack
 8007f10:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8007f14:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8007f18:	20001e80 	.word	0x20001e80
  ldr r2, =_sidata
 8007f1c:	080141d0 	.word	0x080141d0
  ldr r2, =_sbss
 8007f20:	20001e80 	.word	0x20001e80
  ldr r4, =_ebss
 8007f24:	20002954 	.word	0x20002954

08007f28 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8007f28:	e7fe      	b.n	8007f28 <ADC1_2_IRQHandler>

08007f2a <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8007f2a:	b580      	push	{r7, lr}
 8007f2c:	b082      	sub	sp, #8
 8007f2e:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8007f30:	2300      	movs	r3, #0
 8007f32:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8007f34:	2003      	movs	r0, #3
 8007f36:	f001 fcbd 	bl	80098b4 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8007f3a:	2000      	movs	r0, #0
 8007f3c:	f000 f80e 	bl	8007f5c <HAL_InitTick>
 8007f40:	4603      	mov	r3, r0
 8007f42:	2b00      	cmp	r3, #0
 8007f44:	d002      	beq.n	8007f4c <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8007f46:	2301      	movs	r3, #1
 8007f48:	71fb      	strb	r3, [r7, #7]
 8007f4a:	e001      	b.n	8007f50 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8007f4c:	f7ff fae4 	bl	8007518 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8007f50:	79fb      	ldrb	r3, [r7, #7]

}
 8007f52:	4618      	mov	r0, r3
 8007f54:	3708      	adds	r7, #8
 8007f56:	46bd      	mov	sp, r7
 8007f58:	bd80      	pop	{r7, pc}
	...

08007f5c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8007f5c:	b580      	push	{r7, lr}
 8007f5e:	b084      	sub	sp, #16
 8007f60:	af00      	add	r7, sp, #0
 8007f62:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8007f64:	2300      	movs	r3, #0
 8007f66:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8007f68:	4b16      	ldr	r3, [pc, #88]	; (8007fc4 <HAL_InitTick+0x68>)
 8007f6a:	681b      	ldr	r3, [r3, #0]
 8007f6c:	2b00      	cmp	r3, #0
 8007f6e:	d022      	beq.n	8007fb6 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8007f70:	4b15      	ldr	r3, [pc, #84]	; (8007fc8 <HAL_InitTick+0x6c>)
 8007f72:	681a      	ldr	r2, [r3, #0]
 8007f74:	4b13      	ldr	r3, [pc, #76]	; (8007fc4 <HAL_InitTick+0x68>)
 8007f76:	681b      	ldr	r3, [r3, #0]
 8007f78:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8007f7c:	fbb1 f3f3 	udiv	r3, r1, r3
 8007f80:	fbb2 f3f3 	udiv	r3, r2, r3
 8007f84:	4618      	mov	r0, r3
 8007f86:	f001 fcd6 	bl	8009936 <HAL_SYSTICK_Config>
 8007f8a:	4603      	mov	r3, r0
 8007f8c:	2b00      	cmp	r3, #0
 8007f8e:	d10f      	bne.n	8007fb0 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8007f90:	687b      	ldr	r3, [r7, #4]
 8007f92:	2b0f      	cmp	r3, #15
 8007f94:	d809      	bhi.n	8007faa <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8007f96:	2200      	movs	r2, #0
 8007f98:	6879      	ldr	r1, [r7, #4]
 8007f9a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007f9e:	f001 fc94 	bl	80098ca <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8007fa2:	4a0a      	ldr	r2, [pc, #40]	; (8007fcc <HAL_InitTick+0x70>)
 8007fa4:	687b      	ldr	r3, [r7, #4]
 8007fa6:	6013      	str	r3, [r2, #0]
 8007fa8:	e007      	b.n	8007fba <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8007faa:	2301      	movs	r3, #1
 8007fac:	73fb      	strb	r3, [r7, #15]
 8007fae:	e004      	b.n	8007fba <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8007fb0:	2301      	movs	r3, #1
 8007fb2:	73fb      	strb	r3, [r7, #15]
 8007fb4:	e001      	b.n	8007fba <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8007fb6:	2301      	movs	r3, #1
 8007fb8:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8007fba:	7bfb      	ldrb	r3, [r7, #15]
}
 8007fbc:	4618      	mov	r0, r3
 8007fbe:	3710      	adds	r7, #16
 8007fc0:	46bd      	mov	sp, r7
 8007fc2:	bd80      	pop	{r7, pc}
 8007fc4:	20000cb0 	.word	0x20000cb0
 8007fc8:	20000ca8 	.word	0x20000ca8
 8007fcc:	20000cac 	.word	0x20000cac

08007fd0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8007fd0:	b480      	push	{r7}
 8007fd2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8007fd4:	4b05      	ldr	r3, [pc, #20]	; (8007fec <HAL_IncTick+0x1c>)
 8007fd6:	681a      	ldr	r2, [r3, #0]
 8007fd8:	4b05      	ldr	r3, [pc, #20]	; (8007ff0 <HAL_IncTick+0x20>)
 8007fda:	681b      	ldr	r3, [r3, #0]
 8007fdc:	4413      	add	r3, r2
 8007fde:	4a03      	ldr	r2, [pc, #12]	; (8007fec <HAL_IncTick+0x1c>)
 8007fe0:	6013      	str	r3, [r2, #0]
}
 8007fe2:	bf00      	nop
 8007fe4:	46bd      	mov	sp, r7
 8007fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fea:	4770      	bx	lr
 8007fec:	2000294c 	.word	0x2000294c
 8007ff0:	20000cb0 	.word	0x20000cb0

08007ff4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8007ff4:	b480      	push	{r7}
 8007ff6:	af00      	add	r7, sp, #0
  return uwTick;
 8007ff8:	4b03      	ldr	r3, [pc, #12]	; (8008008 <HAL_GetTick+0x14>)
 8007ffa:	681b      	ldr	r3, [r3, #0]
}
 8007ffc:	4618      	mov	r0, r3
 8007ffe:	46bd      	mov	sp, r7
 8008000:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008004:	4770      	bx	lr
 8008006:	bf00      	nop
 8008008:	2000294c 	.word	0x2000294c

0800800c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800800c:	b580      	push	{r7, lr}
 800800e:	b084      	sub	sp, #16
 8008010:	af00      	add	r7, sp, #0
 8008012:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8008014:	f7ff ffee 	bl	8007ff4 <HAL_GetTick>
 8008018:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800801a:	687b      	ldr	r3, [r7, #4]
 800801c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800801e:	68fb      	ldr	r3, [r7, #12]
 8008020:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8008024:	d004      	beq.n	8008030 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8008026:	4b09      	ldr	r3, [pc, #36]	; (800804c <HAL_Delay+0x40>)
 8008028:	681b      	ldr	r3, [r3, #0]
 800802a:	68fa      	ldr	r2, [r7, #12]
 800802c:	4413      	add	r3, r2
 800802e:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8008030:	bf00      	nop
 8008032:	f7ff ffdf 	bl	8007ff4 <HAL_GetTick>
 8008036:	4602      	mov	r2, r0
 8008038:	68bb      	ldr	r3, [r7, #8]
 800803a:	1ad3      	subs	r3, r2, r3
 800803c:	68fa      	ldr	r2, [r7, #12]
 800803e:	429a      	cmp	r2, r3
 8008040:	d8f7      	bhi.n	8008032 <HAL_Delay+0x26>
  {
  }
}
 8008042:	bf00      	nop
 8008044:	3710      	adds	r7, #16
 8008046:	46bd      	mov	sp, r7
 8008048:	bd80      	pop	{r7, pc}
 800804a:	bf00      	nop
 800804c:	20000cb0 	.word	0x20000cb0

08008050 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8008050:	b480      	push	{r7}
 8008052:	b083      	sub	sp, #12
 8008054:	af00      	add	r7, sp, #0
 8008056:	6078      	str	r0, [r7, #4]
 8008058:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 800805a:	687b      	ldr	r3, [r7, #4]
 800805c:	689b      	ldr	r3, [r3, #8]
 800805e:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 8008062:	683b      	ldr	r3, [r7, #0]
 8008064:	431a      	orrs	r2, r3
 8008066:	687b      	ldr	r3, [r7, #4]
 8008068:	609a      	str	r2, [r3, #8]
}
 800806a:	bf00      	nop
 800806c:	370c      	adds	r7, #12
 800806e:	46bd      	mov	sp, r7
 8008070:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008074:	4770      	bx	lr

08008076 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8008076:	b480      	push	{r7}
 8008078:	b083      	sub	sp, #12
 800807a:	af00      	add	r7, sp, #0
 800807c:	6078      	str	r0, [r7, #4]
 800807e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8008080:	687b      	ldr	r3, [r7, #4]
 8008082:	689b      	ldr	r3, [r3, #8]
 8008084:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8008088:	683b      	ldr	r3, [r7, #0]
 800808a:	431a      	orrs	r2, r3
 800808c:	687b      	ldr	r3, [r7, #4]
 800808e:	609a      	str	r2, [r3, #8]
}
 8008090:	bf00      	nop
 8008092:	370c      	adds	r7, #12
 8008094:	46bd      	mov	sp, r7
 8008096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800809a:	4770      	bx	lr

0800809c <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 800809c:	b480      	push	{r7}
 800809e:	b083      	sub	sp, #12
 80080a0:	af00      	add	r7, sp, #0
 80080a2:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 80080a4:	687b      	ldr	r3, [r7, #4]
 80080a6:	689b      	ldr	r3, [r3, #8]
 80080a8:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 80080ac:	4618      	mov	r0, r3
 80080ae:	370c      	adds	r7, #12
 80080b0:	46bd      	mov	sp, r7
 80080b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080b6:	4770      	bx	lr

080080b8 <LL_ADC_SetOffset>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 80080b8:	b490      	push	{r4, r7}
 80080ba:	b084      	sub	sp, #16
 80080bc:	af00      	add	r7, sp, #0
 80080be:	60f8      	str	r0, [r7, #12]
 80080c0:	60b9      	str	r1, [r7, #8]
 80080c2:	607a      	str	r2, [r7, #4]
 80080c4:	603b      	str	r3, [r7, #0]
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80080c6:	68fb      	ldr	r3, [r7, #12]
 80080c8:	3360      	adds	r3, #96	; 0x60
 80080ca:	461a      	mov	r2, r3
 80080cc:	68bb      	ldr	r3, [r7, #8]
 80080ce:	009b      	lsls	r3, r3, #2
 80080d0:	4413      	add	r3, r2
 80080d2:	461c      	mov	r4, r3

  MODIFY_REG(*preg,
 80080d4:	6822      	ldr	r2, [r4, #0]
 80080d6:	4b08      	ldr	r3, [pc, #32]	; (80080f8 <LL_ADC_SetOffset+0x40>)
 80080d8:	4013      	ands	r3, r2
 80080da:	687a      	ldr	r2, [r7, #4]
 80080dc:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 80080e0:	683a      	ldr	r2, [r7, #0]
 80080e2:	430a      	orrs	r2, r1
 80080e4:	4313      	orrs	r3, r2
 80080e6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80080ea:	6023      	str	r3, [r4, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 80080ec:	bf00      	nop
 80080ee:	3710      	adds	r7, #16
 80080f0:	46bd      	mov	sp, r7
 80080f2:	bc90      	pop	{r4, r7}
 80080f4:	4770      	bx	lr
 80080f6:	bf00      	nop
 80080f8:	03fff000 	.word	0x03fff000

080080fc <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 80080fc:	b490      	push	{r4, r7}
 80080fe:	b082      	sub	sp, #8
 8008100:	af00      	add	r7, sp, #0
 8008102:	6078      	str	r0, [r7, #4]
 8008104:	6039      	str	r1, [r7, #0]
  register const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8008106:	687b      	ldr	r3, [r7, #4]
 8008108:	3360      	adds	r3, #96	; 0x60
 800810a:	461a      	mov	r2, r3
 800810c:	683b      	ldr	r3, [r7, #0]
 800810e:	009b      	lsls	r3, r3, #2
 8008110:	4413      	add	r3, r2
 8008112:	461c      	mov	r4, r3

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8008114:	6823      	ldr	r3, [r4, #0]
 8008116:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 800811a:	4618      	mov	r0, r3
 800811c:	3708      	adds	r7, #8
 800811e:	46bd      	mov	sp, r7
 8008120:	bc90      	pop	{r4, r7}
 8008122:	4770      	bx	lr

08008124 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8008124:	b490      	push	{r4, r7}
 8008126:	b084      	sub	sp, #16
 8008128:	af00      	add	r7, sp, #0
 800812a:	60f8      	str	r0, [r7, #12]
 800812c:	60b9      	str	r1, [r7, #8]
 800812e:	607a      	str	r2, [r7, #4]
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8008130:	68fb      	ldr	r3, [r7, #12]
 8008132:	3360      	adds	r3, #96	; 0x60
 8008134:	461a      	mov	r2, r3
 8008136:	68bb      	ldr	r3, [r7, #8]
 8008138:	009b      	lsls	r3, r3, #2
 800813a:	4413      	add	r3, r2
 800813c:	461c      	mov	r4, r3

  MODIFY_REG(*preg,
 800813e:	6823      	ldr	r3, [r4, #0]
 8008140:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8008144:	687b      	ldr	r3, [r7, #4]
 8008146:	4313      	orrs	r3, r2
 8008148:	6023      	str	r3, [r4, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 800814a:	bf00      	nop
 800814c:	3710      	adds	r7, #16
 800814e:	46bd      	mov	sp, r7
 8008150:	bc90      	pop	{r4, r7}
 8008152:	4770      	bx	lr

08008154 <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8008154:	b490      	push	{r4, r7}
 8008156:	b084      	sub	sp, #16
 8008158:	af00      	add	r7, sp, #0
 800815a:	60f8      	str	r0, [r7, #12]
 800815c:	60b9      	str	r1, [r7, #8]
 800815e:	607a      	str	r2, [r7, #4]
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8008160:	68fb      	ldr	r3, [r7, #12]
 8008162:	3360      	adds	r3, #96	; 0x60
 8008164:	461a      	mov	r2, r3
 8008166:	68bb      	ldr	r3, [r7, #8]
 8008168:	009b      	lsls	r3, r3, #2
 800816a:	4413      	add	r3, r2
 800816c:	461c      	mov	r4, r3

  MODIFY_REG(*preg,
 800816e:	6823      	ldr	r3, [r4, #0]
 8008170:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8008174:	687b      	ldr	r3, [r7, #4]
 8008176:	4313      	orrs	r3, r2
 8008178:	6023      	str	r3, [r4, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 800817a:	bf00      	nop
 800817c:	3710      	adds	r7, #16
 800817e:	46bd      	mov	sp, r7
 8008180:	bc90      	pop	{r4, r7}
 8008182:	4770      	bx	lr

08008184 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8008184:	b490      	push	{r4, r7}
 8008186:	b084      	sub	sp, #16
 8008188:	af00      	add	r7, sp, #0
 800818a:	60f8      	str	r0, [r7, #12]
 800818c:	60b9      	str	r1, [r7, #8]
 800818e:	607a      	str	r2, [r7, #4]
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8008190:	68fb      	ldr	r3, [r7, #12]
 8008192:	3360      	adds	r3, #96	; 0x60
 8008194:	461a      	mov	r2, r3
 8008196:	68bb      	ldr	r3, [r7, #8]
 8008198:	009b      	lsls	r3, r3, #2
 800819a:	4413      	add	r3, r2
 800819c:	461c      	mov	r4, r3

  MODIFY_REG(*preg,
 800819e:	6823      	ldr	r3, [r4, #0]
 80081a0:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 80081a4:	687b      	ldr	r3, [r7, #4]
 80081a6:	4313      	orrs	r3, r2
 80081a8:	6023      	str	r3, [r4, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 80081aa:	bf00      	nop
 80081ac:	3710      	adds	r7, #16
 80081ae:	46bd      	mov	sp, r7
 80081b0:	bc90      	pop	{r4, r7}
 80081b2:	4770      	bx	lr

080081b4 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 80081b4:	b480      	push	{r7}
 80081b6:	b083      	sub	sp, #12
 80081b8:	af00      	add	r7, sp, #0
 80081ba:	6078      	str	r0, [r7, #4]
 80081bc:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 80081be:	687b      	ldr	r3, [r7, #4]
 80081c0:	695b      	ldr	r3, [r3, #20]
 80081c2:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80081c6:	683b      	ldr	r3, [r7, #0]
 80081c8:	431a      	orrs	r2, r3
 80081ca:	687b      	ldr	r3, [r7, #4]
 80081cc:	615a      	str	r2, [r3, #20]
}
 80081ce:	bf00      	nop
 80081d0:	370c      	adds	r7, #12
 80081d2:	46bd      	mov	sp, r7
 80081d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081d8:	4770      	bx	lr

080081da <LL_ADC_REG_SetSequencerRanks>:
  *         (8) On STM32G4, fast channel allows: 2.5 (sampling) + 12.5 (conversion) = 15 ADC clock cycles (fADC) to convert in 12-bit resolution.
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80081da:	b490      	push	{r4, r7}
 80081dc:	b084      	sub	sp, #16
 80081de:	af00      	add	r7, sp, #0
 80081e0:	60f8      	str	r0, [r7, #12]
 80081e2:	60b9      	str	r1, [r7, #8]
 80081e4:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 80081e6:	68fb      	ldr	r3, [r7, #12]
 80081e8:	3330      	adds	r3, #48	; 0x30
 80081ea:	461a      	mov	r2, r3
 80081ec:	68bb      	ldr	r3, [r7, #8]
 80081ee:	0a1b      	lsrs	r3, r3, #8
 80081f0:	009b      	lsls	r3, r3, #2
 80081f2:	f003 030c 	and.w	r3, r3, #12
 80081f6:	4413      	add	r3, r2
 80081f8:	461c      	mov	r4, r3

  MODIFY_REG(*preg,
 80081fa:	6822      	ldr	r2, [r4, #0]
 80081fc:	68bb      	ldr	r3, [r7, #8]
 80081fe:	f003 031f 	and.w	r3, r3, #31
 8008202:	211f      	movs	r1, #31
 8008204:	fa01 f303 	lsl.w	r3, r1, r3
 8008208:	43db      	mvns	r3, r3
 800820a:	401a      	ands	r2, r3
 800820c:	687b      	ldr	r3, [r7, #4]
 800820e:	0e9b      	lsrs	r3, r3, #26
 8008210:	f003 011f 	and.w	r1, r3, #31
 8008214:	68bb      	ldr	r3, [r7, #8]
 8008216:	f003 031f 	and.w	r3, r3, #31
 800821a:	fa01 f303 	lsl.w	r3, r1, r3
 800821e:	4313      	orrs	r3, r2
 8008220:	6023      	str	r3, [r4, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8008222:	bf00      	nop
 8008224:	3710      	adds	r7, #16
 8008226:	46bd      	mov	sp, r7
 8008228:	bc90      	pop	{r4, r7}
 800822a:	4770      	bx	lr

0800822c <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 800822c:	b490      	push	{r4, r7}
 800822e:	b084      	sub	sp, #16
 8008230:	af00      	add	r7, sp, #0
 8008232:	60f8      	str	r0, [r7, #12]
 8008234:	60b9      	str	r1, [r7, #8]
 8008236:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8008238:	68fb      	ldr	r3, [r7, #12]
 800823a:	3314      	adds	r3, #20
 800823c:	461a      	mov	r2, r3
 800823e:	68bb      	ldr	r3, [r7, #8]
 8008240:	0e5b      	lsrs	r3, r3, #25
 8008242:	009b      	lsls	r3, r3, #2
 8008244:	f003 0304 	and.w	r3, r3, #4
 8008248:	4413      	add	r3, r2
 800824a:	461c      	mov	r4, r3

  MODIFY_REG(*preg,
 800824c:	6822      	ldr	r2, [r4, #0]
 800824e:	68bb      	ldr	r3, [r7, #8]
 8008250:	0d1b      	lsrs	r3, r3, #20
 8008252:	f003 031f 	and.w	r3, r3, #31
 8008256:	2107      	movs	r1, #7
 8008258:	fa01 f303 	lsl.w	r3, r1, r3
 800825c:	43db      	mvns	r3, r3
 800825e:	401a      	ands	r2, r3
 8008260:	68bb      	ldr	r3, [r7, #8]
 8008262:	0d1b      	lsrs	r3, r3, #20
 8008264:	f003 031f 	and.w	r3, r3, #31
 8008268:	6879      	ldr	r1, [r7, #4]
 800826a:	fa01 f303 	lsl.w	r3, r1, r3
 800826e:	4313      	orrs	r3, r2
 8008270:	6023      	str	r3, [r4, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8008272:	bf00      	nop
 8008274:	3710      	adds	r7, #16
 8008276:	46bd      	mov	sp, r7
 8008278:	bc90      	pop	{r4, r7}
 800827a:	4770      	bx	lr

0800827c <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 800827c:	b480      	push	{r7}
 800827e:	b085      	sub	sp, #20
 8008280:	af00      	add	r7, sp, #0
 8008282:	60f8      	str	r0, [r7, #12]
 8008284:	60b9      	str	r1, [r7, #8]
 8008286:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8008288:	68fb      	ldr	r3, [r7, #12]
 800828a:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 800828e:	68bb      	ldr	r3, [r7, #8]
 8008290:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008294:	43db      	mvns	r3, r3
 8008296:	401a      	ands	r2, r3
 8008298:	687b      	ldr	r3, [r7, #4]
 800829a:	f003 0318 	and.w	r3, r3, #24
 800829e:	4908      	ldr	r1, [pc, #32]	; (80082c0 <LL_ADC_SetChannelSingleDiff+0x44>)
 80082a0:	40d9      	lsrs	r1, r3
 80082a2:	68bb      	ldr	r3, [r7, #8]
 80082a4:	400b      	ands	r3, r1
 80082a6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80082aa:	431a      	orrs	r2, r3
 80082ac:	68fb      	ldr	r3, [r7, #12]
 80082ae:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 80082b2:	bf00      	nop
 80082b4:	3714      	adds	r7, #20
 80082b6:	46bd      	mov	sp, r7
 80082b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082bc:	4770      	bx	lr
 80082be:	bf00      	nop
 80082c0:	0007ffff 	.word	0x0007ffff

080082c4 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 80082c4:	b480      	push	{r7}
 80082c6:	b083      	sub	sp, #12
 80082c8:	af00      	add	r7, sp, #0
 80082ca:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80082cc:	687b      	ldr	r3, [r7, #4]
 80082ce:	689b      	ldr	r3, [r3, #8]
 80082d0:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 80082d4:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80082d8:	687a      	ldr	r2, [r7, #4]
 80082da:	6093      	str	r3, [r2, #8]
}
 80082dc:	bf00      	nop
 80082de:	370c      	adds	r7, #12
 80082e0:	46bd      	mov	sp, r7
 80082e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082e6:	4770      	bx	lr

080082e8 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 80082e8:	b480      	push	{r7}
 80082ea:	b083      	sub	sp, #12
 80082ec:	af00      	add	r7, sp, #0
 80082ee:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 80082f0:	687b      	ldr	r3, [r7, #4]
 80082f2:	689b      	ldr	r3, [r3, #8]
 80082f4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80082f8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80082fc:	d101      	bne.n	8008302 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 80082fe:	2301      	movs	r3, #1
 8008300:	e000      	b.n	8008304 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8008302:	2300      	movs	r3, #0
}
 8008304:	4618      	mov	r0, r3
 8008306:	370c      	adds	r7, #12
 8008308:	46bd      	mov	sp, r7
 800830a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800830e:	4770      	bx	lr

08008310 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8008310:	b480      	push	{r7}
 8008312:	b083      	sub	sp, #12
 8008314:	af00      	add	r7, sp, #0
 8008316:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8008318:	687b      	ldr	r3, [r7, #4]
 800831a:	689b      	ldr	r3, [r3, #8]
 800831c:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8008320:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8008324:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8008328:	687b      	ldr	r3, [r7, #4]
 800832a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 800832c:	bf00      	nop
 800832e:	370c      	adds	r7, #12
 8008330:	46bd      	mov	sp, r7
 8008332:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008336:	4770      	bx	lr

08008338 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8008338:	b480      	push	{r7}
 800833a:	b083      	sub	sp, #12
 800833c:	af00      	add	r7, sp, #0
 800833e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8008340:	687b      	ldr	r3, [r7, #4]
 8008342:	689b      	ldr	r3, [r3, #8]
 8008344:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008348:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800834c:	d101      	bne.n	8008352 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 800834e:	2301      	movs	r3, #1
 8008350:	e000      	b.n	8008354 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8008352:	2300      	movs	r3, #0
}
 8008354:	4618      	mov	r0, r3
 8008356:	370c      	adds	r7, #12
 8008358:	46bd      	mov	sp, r7
 800835a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800835e:	4770      	bx	lr

08008360 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8008360:	b480      	push	{r7}
 8008362:	b083      	sub	sp, #12
 8008364:	af00      	add	r7, sp, #0
 8008366:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8008368:	687b      	ldr	r3, [r7, #4]
 800836a:	689b      	ldr	r3, [r3, #8]
 800836c:	f003 0301 	and.w	r3, r3, #1
 8008370:	2b01      	cmp	r3, #1
 8008372:	d101      	bne.n	8008378 <LL_ADC_IsEnabled+0x18>
 8008374:	2301      	movs	r3, #1
 8008376:	e000      	b.n	800837a <LL_ADC_IsEnabled+0x1a>
 8008378:	2300      	movs	r3, #0
}
 800837a:	4618      	mov	r0, r3
 800837c:	370c      	adds	r7, #12
 800837e:	46bd      	mov	sp, r7
 8008380:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008384:	4770      	bx	lr

08008386 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8008386:	b480      	push	{r7}
 8008388:	b083      	sub	sp, #12
 800838a:	af00      	add	r7, sp, #0
 800838c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800838e:	687b      	ldr	r3, [r7, #4]
 8008390:	689b      	ldr	r3, [r3, #8]
 8008392:	f003 0304 	and.w	r3, r3, #4
 8008396:	2b04      	cmp	r3, #4
 8008398:	d101      	bne.n	800839e <LL_ADC_REG_IsConversionOngoing+0x18>
 800839a:	2301      	movs	r3, #1
 800839c:	e000      	b.n	80083a0 <LL_ADC_REG_IsConversionOngoing+0x1a>
 800839e:	2300      	movs	r3, #0
}
 80083a0:	4618      	mov	r0, r3
 80083a2:	370c      	adds	r7, #12
 80083a4:	46bd      	mov	sp, r7
 80083a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083aa:	4770      	bx	lr

080083ac <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 80083ac:	b480      	push	{r7}
 80083ae:	b083      	sub	sp, #12
 80083b0:	af00      	add	r7, sp, #0
 80083b2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80083b4:	687b      	ldr	r3, [r7, #4]
 80083b6:	689b      	ldr	r3, [r3, #8]
 80083b8:	f003 0308 	and.w	r3, r3, #8
 80083bc:	2b08      	cmp	r3, #8
 80083be:	d101      	bne.n	80083c4 <LL_ADC_INJ_IsConversionOngoing+0x18>
 80083c0:	2301      	movs	r3, #1
 80083c2:	e000      	b.n	80083c6 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 80083c4:	2300      	movs	r3, #0
}
 80083c6:	4618      	mov	r0, r3
 80083c8:	370c      	adds	r7, #12
 80083ca:	46bd      	mov	sp, r7
 80083cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083d0:	4770      	bx	lr
	...

080083d4 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80083d4:	b590      	push	{r4, r7, lr}
 80083d6:	b089      	sub	sp, #36	; 0x24
 80083d8:	af00      	add	r7, sp, #0
 80083da:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80083dc:	2300      	movs	r3, #0
 80083de:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 80083e0:	2300      	movs	r3, #0
 80083e2:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 80083e4:	687b      	ldr	r3, [r7, #4]
 80083e6:	2b00      	cmp	r3, #0
 80083e8:	d101      	bne.n	80083ee <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 80083ea:	2301      	movs	r3, #1
 80083ec:	e1ad      	b.n	800874a <HAL_ADC_Init+0x376>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80083ee:	687b      	ldr	r3, [r7, #4]
 80083f0:	695b      	ldr	r3, [r3, #20]
 80083f2:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80083f4:	687b      	ldr	r3, [r7, #4]
 80083f6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80083f8:	2b00      	cmp	r3, #0
 80083fa:	d109      	bne.n	8008410 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80083fc:	6878      	ldr	r0, [r7, #4]
 80083fe:	f7fe f939 	bl	8006674 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8008402:	687b      	ldr	r3, [r7, #4]
 8008404:	2200      	movs	r2, #0
 8008406:	661a      	str	r2, [r3, #96]	; 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8008408:	687b      	ldr	r3, [r7, #4]
 800840a:	2200      	movs	r2, #0
 800840c:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8008410:	687b      	ldr	r3, [r7, #4]
 8008412:	681b      	ldr	r3, [r3, #0]
 8008414:	4618      	mov	r0, r3
 8008416:	f7ff ff67 	bl	80082e8 <LL_ADC_IsDeepPowerDownEnabled>
 800841a:	4603      	mov	r3, r0
 800841c:	2b00      	cmp	r3, #0
 800841e:	d004      	beq.n	800842a <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8008420:	687b      	ldr	r3, [r7, #4]
 8008422:	681b      	ldr	r3, [r3, #0]
 8008424:	4618      	mov	r0, r3
 8008426:	f7ff ff4d 	bl	80082c4 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800842a:	687b      	ldr	r3, [r7, #4]
 800842c:	681b      	ldr	r3, [r3, #0]
 800842e:	4618      	mov	r0, r3
 8008430:	f7ff ff82 	bl	8008338 <LL_ADC_IsInternalRegulatorEnabled>
 8008434:	4603      	mov	r3, r0
 8008436:	2b00      	cmp	r3, #0
 8008438:	d113      	bne.n	8008462 <HAL_ADC_Init+0x8e>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 800843a:	687b      	ldr	r3, [r7, #4]
 800843c:	681b      	ldr	r3, [r3, #0]
 800843e:	4618      	mov	r0, r3
 8008440:	f7ff ff66 	bl	8008310 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 8008444:	4b9e      	ldr	r3, [pc, #632]	; (80086c0 <HAL_ADC_Init+0x2ec>)
 8008446:	681b      	ldr	r3, [r3, #0]
 8008448:	099b      	lsrs	r3, r3, #6
 800844a:	4a9e      	ldr	r2, [pc, #632]	; (80086c4 <HAL_ADC_Init+0x2f0>)
 800844c:	fba2 2303 	umull	r2, r3, r2, r3
 8008450:	099b      	lsrs	r3, r3, #6
 8008452:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8008454:	e002      	b.n	800845c <HAL_ADC_Init+0x88>
    {
      wait_loop_index--;
 8008456:	68bb      	ldr	r3, [r7, #8]
 8008458:	3b01      	subs	r3, #1
 800845a:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 800845c:	68bb      	ldr	r3, [r7, #8]
 800845e:	2b00      	cmp	r3, #0
 8008460:	d1f9      	bne.n	8008456 <HAL_ADC_Init+0x82>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8008462:	687b      	ldr	r3, [r7, #4]
 8008464:	681b      	ldr	r3, [r3, #0]
 8008466:	4618      	mov	r0, r3
 8008468:	f7ff ff66 	bl	8008338 <LL_ADC_IsInternalRegulatorEnabled>
 800846c:	4603      	mov	r3, r0
 800846e:	2b00      	cmp	r3, #0
 8008470:	d10d      	bne.n	800848e <HAL_ADC_Init+0xba>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8008472:	687b      	ldr	r3, [r7, #4]
 8008474:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008476:	f043 0210 	orr.w	r2, r3, #16
 800847a:	687b      	ldr	r3, [r7, #4]
 800847c:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800847e:	687b      	ldr	r3, [r7, #4]
 8008480:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008482:	f043 0201 	orr.w	r2, r3, #1
 8008486:	687b      	ldr	r3, [r7, #4]
 8008488:	661a      	str	r2, [r3, #96]	; 0x60

    tmp_hal_status = HAL_ERROR;
 800848a:	2301      	movs	r3, #1
 800848c:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800848e:	687b      	ldr	r3, [r7, #4]
 8008490:	681b      	ldr	r3, [r3, #0]
 8008492:	4618      	mov	r0, r3
 8008494:	f7ff ff77 	bl	8008386 <LL_ADC_REG_IsConversionOngoing>
 8008498:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800849a:	687b      	ldr	r3, [r7, #4]
 800849c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800849e:	f003 0310 	and.w	r3, r3, #16
 80084a2:	2b00      	cmp	r3, #0
 80084a4:	f040 8148 	bne.w	8008738 <HAL_ADC_Init+0x364>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 80084a8:	697b      	ldr	r3, [r7, #20]
 80084aa:	2b00      	cmp	r3, #0
 80084ac:	f040 8144 	bne.w	8008738 <HAL_ADC_Init+0x364>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80084b0:	687b      	ldr	r3, [r7, #4]
 80084b2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80084b4:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 80084b8:	f043 0202 	orr.w	r2, r3, #2
 80084bc:	687b      	ldr	r3, [r7, #4]
 80084be:	65da      	str	r2, [r3, #92]	; 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80084c0:	687b      	ldr	r3, [r7, #4]
 80084c2:	681b      	ldr	r3, [r3, #0]
 80084c4:	4618      	mov	r0, r3
 80084c6:	f7ff ff4b 	bl	8008360 <LL_ADC_IsEnabled>
 80084ca:	4603      	mov	r3, r0
 80084cc:	2b00      	cmp	r3, #0
 80084ce:	d141      	bne.n	8008554 <HAL_ADC_Init+0x180>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80084d0:	687b      	ldr	r3, [r7, #4]
 80084d2:	681b      	ldr	r3, [r3, #0]
 80084d4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80084d8:	d004      	beq.n	80084e4 <HAL_ADC_Init+0x110>
 80084da:	687b      	ldr	r3, [r7, #4]
 80084dc:	681b      	ldr	r3, [r3, #0]
 80084de:	4a7a      	ldr	r2, [pc, #488]	; (80086c8 <HAL_ADC_Init+0x2f4>)
 80084e0:	4293      	cmp	r3, r2
 80084e2:	d10f      	bne.n	8008504 <HAL_ADC_Init+0x130>
 80084e4:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 80084e8:	f7ff ff3a 	bl	8008360 <LL_ADC_IsEnabled>
 80084ec:	4604      	mov	r4, r0
 80084ee:	4876      	ldr	r0, [pc, #472]	; (80086c8 <HAL_ADC_Init+0x2f4>)
 80084f0:	f7ff ff36 	bl	8008360 <LL_ADC_IsEnabled>
 80084f4:	4603      	mov	r3, r0
 80084f6:	4323      	orrs	r3, r4
 80084f8:	2b00      	cmp	r3, #0
 80084fa:	bf0c      	ite	eq
 80084fc:	2301      	moveq	r3, #1
 80084fe:	2300      	movne	r3, #0
 8008500:	b2db      	uxtb	r3, r3
 8008502:	e012      	b.n	800852a <HAL_ADC_Init+0x156>
 8008504:	4871      	ldr	r0, [pc, #452]	; (80086cc <HAL_ADC_Init+0x2f8>)
 8008506:	f7ff ff2b 	bl	8008360 <LL_ADC_IsEnabled>
 800850a:	4604      	mov	r4, r0
 800850c:	4870      	ldr	r0, [pc, #448]	; (80086d0 <HAL_ADC_Init+0x2fc>)
 800850e:	f7ff ff27 	bl	8008360 <LL_ADC_IsEnabled>
 8008512:	4603      	mov	r3, r0
 8008514:	431c      	orrs	r4, r3
 8008516:	486f      	ldr	r0, [pc, #444]	; (80086d4 <HAL_ADC_Init+0x300>)
 8008518:	f7ff ff22 	bl	8008360 <LL_ADC_IsEnabled>
 800851c:	4603      	mov	r3, r0
 800851e:	4323      	orrs	r3, r4
 8008520:	2b00      	cmp	r3, #0
 8008522:	bf0c      	ite	eq
 8008524:	2301      	moveq	r3, #1
 8008526:	2300      	movne	r3, #0
 8008528:	b2db      	uxtb	r3, r3
 800852a:	2b00      	cmp	r3, #0
 800852c:	d012      	beq.n	8008554 <HAL_ADC_Init+0x180>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 800852e:	687b      	ldr	r3, [r7, #4]
 8008530:	681b      	ldr	r3, [r3, #0]
 8008532:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8008536:	d004      	beq.n	8008542 <HAL_ADC_Init+0x16e>
 8008538:	687b      	ldr	r3, [r7, #4]
 800853a:	681b      	ldr	r3, [r3, #0]
 800853c:	4a62      	ldr	r2, [pc, #392]	; (80086c8 <HAL_ADC_Init+0x2f4>)
 800853e:	4293      	cmp	r3, r2
 8008540:	d101      	bne.n	8008546 <HAL_ADC_Init+0x172>
 8008542:	4a65      	ldr	r2, [pc, #404]	; (80086d8 <HAL_ADC_Init+0x304>)
 8008544:	e000      	b.n	8008548 <HAL_ADC_Init+0x174>
 8008546:	4a65      	ldr	r2, [pc, #404]	; (80086dc <HAL_ADC_Init+0x308>)
 8008548:	687b      	ldr	r3, [r7, #4]
 800854a:	685b      	ldr	r3, [r3, #4]
 800854c:	4619      	mov	r1, r3
 800854e:	4610      	mov	r0, r2
 8008550:	f7ff fd7e 	bl	8008050 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8008554:	687b      	ldr	r3, [r7, #4]
 8008556:	7f5b      	ldrb	r3, [r3, #29]
 8008558:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 800855a:	687b      	ldr	r3, [r7, #4]
 800855c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800855e:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 8008560:	687b      	ldr	r3, [r7, #4]
 8008562:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 8008564:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 8008566:	687b      	ldr	r3, [r7, #4]
 8008568:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 800856a:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 800856c:	687b      	ldr	r3, [r7, #4]
 800856e:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8008572:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8008574:	4313      	orrs	r3, r2
 8008576:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8008578:	687b      	ldr	r3, [r7, #4]
 800857a:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800857e:	2b01      	cmp	r3, #1
 8008580:	d106      	bne.n	8008590 <HAL_ADC_Init+0x1bc>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8008582:	687b      	ldr	r3, [r7, #4]
 8008584:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008586:	3b01      	subs	r3, #1
 8008588:	045b      	lsls	r3, r3, #17
 800858a:	69ba      	ldr	r2, [r7, #24]
 800858c:	4313      	orrs	r3, r2
 800858e:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8008590:	687b      	ldr	r3, [r7, #4]
 8008592:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008594:	2b00      	cmp	r3, #0
 8008596:	d009      	beq.n	80085ac <HAL_ADC_Init+0x1d8>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8008598:	687b      	ldr	r3, [r7, #4]
 800859a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800859c:	f403 7278 	and.w	r2, r3, #992	; 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 80085a0:	687b      	ldr	r3, [r7, #4]
 80085a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80085a4:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80085a6:	69ba      	ldr	r2, [r7, #24]
 80085a8:	4313      	orrs	r3, r2
 80085aa:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 80085ac:	687b      	ldr	r3, [r7, #4]
 80085ae:	681b      	ldr	r3, [r3, #0]
 80085b0:	68da      	ldr	r2, [r3, #12]
 80085b2:	4b4b      	ldr	r3, [pc, #300]	; (80086e0 <HAL_ADC_Init+0x30c>)
 80085b4:	4013      	ands	r3, r2
 80085b6:	687a      	ldr	r2, [r7, #4]
 80085b8:	6812      	ldr	r2, [r2, #0]
 80085ba:	69b9      	ldr	r1, [r7, #24]
 80085bc:	430b      	orrs	r3, r1
 80085be:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 80085c0:	687b      	ldr	r3, [r7, #4]
 80085c2:	681b      	ldr	r3, [r3, #0]
 80085c4:	691b      	ldr	r3, [r3, #16]
 80085c6:	f023 6140 	bic.w	r1, r3, #201326592	; 0xc000000
 80085ca:	687b      	ldr	r3, [r7, #4]
 80085cc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80085ce:	687b      	ldr	r3, [r7, #4]
 80085d0:	681b      	ldr	r3, [r3, #0]
 80085d2:	430a      	orrs	r2, r1
 80085d4:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80085d6:	687b      	ldr	r3, [r7, #4]
 80085d8:	681b      	ldr	r3, [r3, #0]
 80085da:	4618      	mov	r0, r3
 80085dc:	f7ff fed3 	bl	8008386 <LL_ADC_REG_IsConversionOngoing>
 80085e0:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80085e2:	687b      	ldr	r3, [r7, #4]
 80085e4:	681b      	ldr	r3, [r3, #0]
 80085e6:	4618      	mov	r0, r3
 80085e8:	f7ff fee0 	bl	80083ac <LL_ADC_INJ_IsConversionOngoing>
 80085ec:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80085ee:	693b      	ldr	r3, [r7, #16]
 80085f0:	2b00      	cmp	r3, #0
 80085f2:	d17f      	bne.n	80086f4 <HAL_ADC_Init+0x320>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80085f4:	68fb      	ldr	r3, [r7, #12]
 80085f6:	2b00      	cmp	r3, #0
 80085f8:	d17c      	bne.n	80086f4 <HAL_ADC_Init+0x320>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80085fa:	687b      	ldr	r3, [r7, #4]
 80085fc:	7f1b      	ldrb	r3, [r3, #28]
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 80085fe:	039a      	lsls	r2, r3, #14
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8008600:	687b      	ldr	r3, [r7, #4]
 8008602:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8008606:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8008608:	4313      	orrs	r3, r2
 800860a:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 800860c:	687b      	ldr	r3, [r7, #4]
 800860e:	681b      	ldr	r3, [r3, #0]
 8008610:	68db      	ldr	r3, [r3, #12]
 8008612:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8008616:	f023 0302 	bic.w	r3, r3, #2
 800861a:	687a      	ldr	r2, [r7, #4]
 800861c:	6812      	ldr	r2, [r2, #0]
 800861e:	69b9      	ldr	r1, [r7, #24]
 8008620:	430b      	orrs	r3, r1
 8008622:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 8008624:	687b      	ldr	r3, [r7, #4]
 8008626:	691b      	ldr	r3, [r3, #16]
 8008628:	2b00      	cmp	r3, #0
 800862a:	d017      	beq.n	800865c <HAL_ADC_Init+0x288>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 800862c:	687b      	ldr	r3, [r7, #4]
 800862e:	681b      	ldr	r3, [r3, #0]
 8008630:	691a      	ldr	r2, [r3, #16]
 8008632:	687b      	ldr	r3, [r7, #4]
 8008634:	681b      	ldr	r3, [r3, #0]
 8008636:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 800863a:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 800863c:	687b      	ldr	r3, [r7, #4]
 800863e:	681b      	ldr	r3, [r3, #0]
 8008640:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8008644:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8008648:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800864c:	687a      	ldr	r2, [r7, #4]
 800864e:	6911      	ldr	r1, [r2, #16]
 8008650:	687a      	ldr	r2, [r7, #4]
 8008652:	6812      	ldr	r2, [r2, #0]
 8008654:	430b      	orrs	r3, r1
 8008656:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
 800865a:	e013      	b.n	8008684 <HAL_ADC_Init+0x2b0>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 800865c:	687b      	ldr	r3, [r7, #4]
 800865e:	681b      	ldr	r3, [r3, #0]
 8008660:	691a      	ldr	r2, [r3, #16]
 8008662:	687b      	ldr	r3, [r7, #4]
 8008664:	681b      	ldr	r3, [r3, #0]
 8008666:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800866a:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 800866c:	687b      	ldr	r3, [r7, #4]
 800866e:	681b      	ldr	r3, [r3, #0]
 8008670:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8008674:	687a      	ldr	r2, [r7, #4]
 8008676:	6812      	ldr	r2, [r2, #0]
 8008678:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 800867c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8008680:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 8008684:	687b      	ldr	r3, [r7, #4]
 8008686:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800868a:	2b01      	cmp	r3, #1
 800868c:	d12a      	bne.n	80086e4 <HAL_ADC_Init+0x310>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 800868e:	687b      	ldr	r3, [r7, #4]
 8008690:	681b      	ldr	r3, [r3, #0]
 8008692:	691b      	ldr	r3, [r3, #16]
 8008694:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8008698:	f023 0304 	bic.w	r3, r3, #4
 800869c:	687a      	ldr	r2, [r7, #4]
 800869e:	6c51      	ldr	r1, [r2, #68]	; 0x44
 80086a0:	687a      	ldr	r2, [r7, #4]
 80086a2:	6c92      	ldr	r2, [r2, #72]	; 0x48
 80086a4:	4311      	orrs	r1, r2
 80086a6:	687a      	ldr	r2, [r7, #4]
 80086a8:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 80086aa:	4311      	orrs	r1, r2
 80086ac:	687a      	ldr	r2, [r7, #4]
 80086ae:	6d12      	ldr	r2, [r2, #80]	; 0x50
 80086b0:	430a      	orrs	r2, r1
 80086b2:	431a      	orrs	r2, r3
 80086b4:	687b      	ldr	r3, [r7, #4]
 80086b6:	681b      	ldr	r3, [r3, #0]
 80086b8:	f042 0201 	orr.w	r2, r2, #1
 80086bc:	611a      	str	r2, [r3, #16]
 80086be:	e019      	b.n	80086f4 <HAL_ADC_Init+0x320>
 80086c0:	20000ca8 	.word	0x20000ca8
 80086c4:	053e2d63 	.word	0x053e2d63
 80086c8:	50000100 	.word	0x50000100
 80086cc:	50000400 	.word	0x50000400
 80086d0:	50000500 	.word	0x50000500
 80086d4:	50000600 	.word	0x50000600
 80086d8:	50000300 	.word	0x50000300
 80086dc:	50000700 	.word	0x50000700
 80086e0:	fff04007 	.word	0xfff04007
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80086e4:	687b      	ldr	r3, [r7, #4]
 80086e6:	681b      	ldr	r3, [r3, #0]
 80086e8:	691a      	ldr	r2, [r3, #16]
 80086ea:	687b      	ldr	r3, [r7, #4]
 80086ec:	681b      	ldr	r3, [r3, #0]
 80086ee:	f022 0201 	bic.w	r2, r2, #1
 80086f2:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80086f4:	687b      	ldr	r3, [r7, #4]
 80086f6:	695b      	ldr	r3, [r3, #20]
 80086f8:	2b01      	cmp	r3, #1
 80086fa:	d10c      	bne.n	8008716 <HAL_ADC_Init+0x342>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 80086fc:	687b      	ldr	r3, [r7, #4]
 80086fe:	681b      	ldr	r3, [r3, #0]
 8008700:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008702:	f023 010f 	bic.w	r1, r3, #15
 8008706:	687b      	ldr	r3, [r7, #4]
 8008708:	6a1b      	ldr	r3, [r3, #32]
 800870a:	1e5a      	subs	r2, r3, #1
 800870c:	687b      	ldr	r3, [r7, #4]
 800870e:	681b      	ldr	r3, [r3, #0]
 8008710:	430a      	orrs	r2, r1
 8008712:	631a      	str	r2, [r3, #48]	; 0x30
 8008714:	e007      	b.n	8008726 <HAL_ADC_Init+0x352>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8008716:	687b      	ldr	r3, [r7, #4]
 8008718:	681b      	ldr	r3, [r3, #0]
 800871a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800871c:	687b      	ldr	r3, [r7, #4]
 800871e:	681b      	ldr	r3, [r3, #0]
 8008720:	f022 020f 	bic.w	r2, r2, #15
 8008724:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8008726:	687b      	ldr	r3, [r7, #4]
 8008728:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800872a:	f023 0303 	bic.w	r3, r3, #3
 800872e:	f043 0201 	orr.w	r2, r3, #1
 8008732:	687b      	ldr	r3, [r7, #4]
 8008734:	65da      	str	r2, [r3, #92]	; 0x5c
 8008736:	e007      	b.n	8008748 <HAL_ADC_Init+0x374>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8008738:	687b      	ldr	r3, [r7, #4]
 800873a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800873c:	f043 0210 	orr.w	r2, r3, #16
 8008740:	687b      	ldr	r3, [r7, #4]
 8008742:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8008744:	2301      	movs	r3, #1
 8008746:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8008748:	7ffb      	ldrb	r3, [r7, #31]
}
 800874a:	4618      	mov	r0, r3
 800874c:	3724      	adds	r7, #36	; 0x24
 800874e:	46bd      	mov	sp, r7
 8008750:	bd90      	pop	{r4, r7, pc}
 8008752:	bf00      	nop

08008754 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8008754:	b580      	push	{r7, lr}
 8008756:	b0a6      	sub	sp, #152	; 0x98
 8008758:	af00      	add	r7, sp, #0
 800875a:	6078      	str	r0, [r7, #4]
 800875c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800875e:	2300      	movs	r3, #0
 8008760:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 8008764:	2300      	movs	r3, #0
 8008766:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8008768:	687b      	ldr	r3, [r7, #4]
 800876a:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 800876e:	2b01      	cmp	r3, #1
 8008770:	d101      	bne.n	8008776 <HAL_ADC_ConfigChannel+0x22>
 8008772:	2302      	movs	r3, #2
 8008774:	e38e      	b.n	8008e94 <HAL_ADC_ConfigChannel+0x740>
 8008776:	687b      	ldr	r3, [r7, #4]
 8008778:	2201      	movs	r2, #1
 800877a:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800877e:	687b      	ldr	r3, [r7, #4]
 8008780:	681b      	ldr	r3, [r3, #0]
 8008782:	4618      	mov	r0, r3
 8008784:	f7ff fdff 	bl	8008386 <LL_ADC_REG_IsConversionOngoing>
 8008788:	4603      	mov	r3, r0
 800878a:	2b00      	cmp	r3, #0
 800878c:	f040 836f 	bne.w	8008e6e <HAL_ADC_ConfigChannel+0x71a>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8008790:	687b      	ldr	r3, [r7, #4]
 8008792:	6818      	ldr	r0, [r3, #0]
 8008794:	683b      	ldr	r3, [r7, #0]
 8008796:	6859      	ldr	r1, [r3, #4]
 8008798:	683b      	ldr	r3, [r7, #0]
 800879a:	681b      	ldr	r3, [r3, #0]
 800879c:	461a      	mov	r2, r3
 800879e:	f7ff fd1c 	bl	80081da <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80087a2:	687b      	ldr	r3, [r7, #4]
 80087a4:	681b      	ldr	r3, [r3, #0]
 80087a6:	4618      	mov	r0, r3
 80087a8:	f7ff fded 	bl	8008386 <LL_ADC_REG_IsConversionOngoing>
 80087ac:	f8c7 0090 	str.w	r0, [r7, #144]	; 0x90
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80087b0:	687b      	ldr	r3, [r7, #4]
 80087b2:	681b      	ldr	r3, [r3, #0]
 80087b4:	4618      	mov	r0, r3
 80087b6:	f7ff fdf9 	bl	80083ac <LL_ADC_INJ_IsConversionOngoing>
 80087ba:	f8c7 008c 	str.w	r0, [r7, #140]	; 0x8c
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80087be:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80087c2:	2b00      	cmp	r3, #0
 80087c4:	f040 817b 	bne.w	8008abe <HAL_ADC_ConfigChannel+0x36a>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80087c8:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80087cc:	2b00      	cmp	r3, #0
 80087ce:	f040 8176 	bne.w	8008abe <HAL_ADC_ConfigChannel+0x36a>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (sConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 80087d2:	683b      	ldr	r3, [r7, #0]
 80087d4:	689b      	ldr	r3, [r3, #8]
 80087d6:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80087da:	d10f      	bne.n	80087fc <HAL_ADC_ConfigChannel+0xa8>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 80087dc:	687b      	ldr	r3, [r7, #4]
 80087de:	6818      	ldr	r0, [r3, #0]
 80087e0:	683b      	ldr	r3, [r7, #0]
 80087e2:	681b      	ldr	r3, [r3, #0]
 80087e4:	2200      	movs	r2, #0
 80087e6:	4619      	mov	r1, r3
 80087e8:	f7ff fd20 	bl	800822c <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 80087ec:	687b      	ldr	r3, [r7, #4]
 80087ee:	681b      	ldr	r3, [r3, #0]
 80087f0:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 80087f4:	4618      	mov	r0, r3
 80087f6:	f7ff fcdd 	bl	80081b4 <LL_ADC_SetSamplingTimeCommonConfig>
 80087fa:	e00e      	b.n	800881a <HAL_ADC_ConfigChannel+0xc6>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 80087fc:	687b      	ldr	r3, [r7, #4]
 80087fe:	6818      	ldr	r0, [r3, #0]
 8008800:	683b      	ldr	r3, [r7, #0]
 8008802:	6819      	ldr	r1, [r3, #0]
 8008804:	683b      	ldr	r3, [r7, #0]
 8008806:	689b      	ldr	r3, [r3, #8]
 8008808:	461a      	mov	r2, r3
 800880a:	f7ff fd0f 	bl	800822c <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 800880e:	687b      	ldr	r3, [r7, #4]
 8008810:	681b      	ldr	r3, [r3, #0]
 8008812:	2100      	movs	r1, #0
 8008814:	4618      	mov	r0, r3
 8008816:	f7ff fccd 	bl	80081b4 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 800881a:	683b      	ldr	r3, [r7, #0]
 800881c:	695a      	ldr	r2, [r3, #20]
 800881e:	687b      	ldr	r3, [r7, #4]
 8008820:	681b      	ldr	r3, [r3, #0]
 8008822:	68db      	ldr	r3, [r3, #12]
 8008824:	08db      	lsrs	r3, r3, #3
 8008826:	f003 0303 	and.w	r3, r3, #3
 800882a:	005b      	lsls	r3, r3, #1
 800882c:	fa02 f303 	lsl.w	r3, r2, r3
 8008830:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8008834:	683b      	ldr	r3, [r7, #0]
 8008836:	691b      	ldr	r3, [r3, #16]
 8008838:	2b04      	cmp	r3, #4
 800883a:	d022      	beq.n	8008882 <HAL_ADC_ConfigChannel+0x12e>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 800883c:	687b      	ldr	r3, [r7, #4]
 800883e:	6818      	ldr	r0, [r3, #0]
 8008840:	683b      	ldr	r3, [r7, #0]
 8008842:	6919      	ldr	r1, [r3, #16]
 8008844:	683b      	ldr	r3, [r7, #0]
 8008846:	681a      	ldr	r2, [r3, #0]
 8008848:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800884c:	f7ff fc34 	bl	80080b8 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(sConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, sConfig->OffsetNumber, sConfig->OffsetSign);
 8008850:	687b      	ldr	r3, [r7, #4]
 8008852:	6818      	ldr	r0, [r3, #0]
 8008854:	683b      	ldr	r3, [r7, #0]
 8008856:	6919      	ldr	r1, [r3, #16]
 8008858:	683b      	ldr	r3, [r7, #0]
 800885a:	699b      	ldr	r3, [r3, #24]
 800885c:	461a      	mov	r2, r3
 800885e:	f7ff fc79 	bl	8008154 <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSaturation == ENABLE) ? LL_ADC_OFFSET_SATURATION_ENABLE : LL_ADC_OFFSET_SATURATION_DISABLE);
 8008862:	687b      	ldr	r3, [r7, #4]
 8008864:	6818      	ldr	r0, [r3, #0]
 8008866:	683b      	ldr	r3, [r7, #0]
 8008868:	6919      	ldr	r1, [r3, #16]
 800886a:	683b      	ldr	r3, [r7, #0]
 800886c:	7f1b      	ldrb	r3, [r3, #28]
 800886e:	2b01      	cmp	r3, #1
 8008870:	d102      	bne.n	8008878 <HAL_ADC_ConfigChannel+0x124>
 8008872:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8008876:	e000      	b.n	800887a <HAL_ADC_ConfigChannel+0x126>
 8008878:	2300      	movs	r3, #0
 800887a:	461a      	mov	r2, r3
 800887c:	f7ff fc82 	bl	8008184 <LL_ADC_SetOffsetSaturation>
 8008880:	e11d      	b.n	8008abe <HAL_ADC_ConfigChannel+0x36a>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8008882:	687b      	ldr	r3, [r7, #4]
 8008884:	681b      	ldr	r3, [r3, #0]
 8008886:	2100      	movs	r1, #0
 8008888:	4618      	mov	r0, r3
 800888a:	f7ff fc37 	bl	80080fc <LL_ADC_GetOffsetChannel>
 800888e:	4603      	mov	r3, r0
 8008890:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008894:	2b00      	cmp	r3, #0
 8008896:	d10a      	bne.n	80088ae <HAL_ADC_ConfigChannel+0x15a>
 8008898:	687b      	ldr	r3, [r7, #4]
 800889a:	681b      	ldr	r3, [r3, #0]
 800889c:	2100      	movs	r1, #0
 800889e:	4618      	mov	r0, r3
 80088a0:	f7ff fc2c 	bl	80080fc <LL_ADC_GetOffsetChannel>
 80088a4:	4603      	mov	r3, r0
 80088a6:	0e9b      	lsrs	r3, r3, #26
 80088a8:	f003 021f 	and.w	r2, r3, #31
 80088ac:	e012      	b.n	80088d4 <HAL_ADC_ConfigChannel+0x180>
 80088ae:	687b      	ldr	r3, [r7, #4]
 80088b0:	681b      	ldr	r3, [r3, #0]
 80088b2:	2100      	movs	r1, #0
 80088b4:	4618      	mov	r0, r3
 80088b6:	f7ff fc21 	bl	80080fc <LL_ADC_GetOffsetChannel>
 80088ba:	4603      	mov	r3, r0
 80088bc:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80088c0:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80088c4:	fa93 f3a3 	rbit	r3, r3
 80088c8:	67fb      	str	r3, [r7, #124]	; 0x7c
  return result;
 80088ca:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80088cc:	fab3 f383 	clz	r3, r3
 80088d0:	b2db      	uxtb	r3, r3
 80088d2:	461a      	mov	r2, r3
 80088d4:	683b      	ldr	r3, [r7, #0]
 80088d6:	681b      	ldr	r3, [r3, #0]
 80088d8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80088dc:	2b00      	cmp	r3, #0
 80088de:	d105      	bne.n	80088ec <HAL_ADC_ConfigChannel+0x198>
 80088e0:	683b      	ldr	r3, [r7, #0]
 80088e2:	681b      	ldr	r3, [r3, #0]
 80088e4:	0e9b      	lsrs	r3, r3, #26
 80088e6:	f003 031f 	and.w	r3, r3, #31
 80088ea:	e00a      	b.n	8008902 <HAL_ADC_ConfigChannel+0x1ae>
 80088ec:	683b      	ldr	r3, [r7, #0]
 80088ee:	681b      	ldr	r3, [r3, #0]
 80088f0:	67bb      	str	r3, [r7, #120]	; 0x78
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80088f2:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80088f4:	fa93 f3a3 	rbit	r3, r3
 80088f8:	677b      	str	r3, [r7, #116]	; 0x74
  return result;
 80088fa:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80088fc:	fab3 f383 	clz	r3, r3
 8008900:	b2db      	uxtb	r3, r3
 8008902:	429a      	cmp	r2, r3
 8008904:	d106      	bne.n	8008914 <HAL_ADC_ConfigChannel+0x1c0>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8008906:	687b      	ldr	r3, [r7, #4]
 8008908:	681b      	ldr	r3, [r3, #0]
 800890a:	2200      	movs	r2, #0
 800890c:	2100      	movs	r1, #0
 800890e:	4618      	mov	r0, r3
 8008910:	f7ff fc08 	bl	8008124 <LL_ADC_SetOffsetState>
        }
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8008914:	687b      	ldr	r3, [r7, #4]
 8008916:	681b      	ldr	r3, [r3, #0]
 8008918:	2101      	movs	r1, #1
 800891a:	4618      	mov	r0, r3
 800891c:	f7ff fbee 	bl	80080fc <LL_ADC_GetOffsetChannel>
 8008920:	4603      	mov	r3, r0
 8008922:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008926:	2b00      	cmp	r3, #0
 8008928:	d10a      	bne.n	8008940 <HAL_ADC_ConfigChannel+0x1ec>
 800892a:	687b      	ldr	r3, [r7, #4]
 800892c:	681b      	ldr	r3, [r3, #0]
 800892e:	2101      	movs	r1, #1
 8008930:	4618      	mov	r0, r3
 8008932:	f7ff fbe3 	bl	80080fc <LL_ADC_GetOffsetChannel>
 8008936:	4603      	mov	r3, r0
 8008938:	0e9b      	lsrs	r3, r3, #26
 800893a:	f003 021f 	and.w	r2, r3, #31
 800893e:	e010      	b.n	8008962 <HAL_ADC_ConfigChannel+0x20e>
 8008940:	687b      	ldr	r3, [r7, #4]
 8008942:	681b      	ldr	r3, [r3, #0]
 8008944:	2101      	movs	r1, #1
 8008946:	4618      	mov	r0, r3
 8008948:	f7ff fbd8 	bl	80080fc <LL_ADC_GetOffsetChannel>
 800894c:	4603      	mov	r3, r0
 800894e:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008950:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8008952:	fa93 f3a3 	rbit	r3, r3
 8008956:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 8008958:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800895a:	fab3 f383 	clz	r3, r3
 800895e:	b2db      	uxtb	r3, r3
 8008960:	461a      	mov	r2, r3
 8008962:	683b      	ldr	r3, [r7, #0]
 8008964:	681b      	ldr	r3, [r3, #0]
 8008966:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800896a:	2b00      	cmp	r3, #0
 800896c:	d105      	bne.n	800897a <HAL_ADC_ConfigChannel+0x226>
 800896e:	683b      	ldr	r3, [r7, #0]
 8008970:	681b      	ldr	r3, [r3, #0]
 8008972:	0e9b      	lsrs	r3, r3, #26
 8008974:	f003 031f 	and.w	r3, r3, #31
 8008978:	e00a      	b.n	8008990 <HAL_ADC_ConfigChannel+0x23c>
 800897a:	683b      	ldr	r3, [r7, #0]
 800897c:	681b      	ldr	r3, [r3, #0]
 800897e:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008980:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8008982:	fa93 f3a3 	rbit	r3, r3
 8008986:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 8008988:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800898a:	fab3 f383 	clz	r3, r3
 800898e:	b2db      	uxtb	r3, r3
 8008990:	429a      	cmp	r2, r3
 8008992:	d106      	bne.n	80089a2 <HAL_ADC_ConfigChannel+0x24e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8008994:	687b      	ldr	r3, [r7, #4]
 8008996:	681b      	ldr	r3, [r3, #0]
 8008998:	2200      	movs	r2, #0
 800899a:	2101      	movs	r1, #1
 800899c:	4618      	mov	r0, r3
 800899e:	f7ff fbc1 	bl	8008124 <LL_ADC_SetOffsetState>
        }
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80089a2:	687b      	ldr	r3, [r7, #4]
 80089a4:	681b      	ldr	r3, [r3, #0]
 80089a6:	2102      	movs	r1, #2
 80089a8:	4618      	mov	r0, r3
 80089aa:	f7ff fba7 	bl	80080fc <LL_ADC_GetOffsetChannel>
 80089ae:	4603      	mov	r3, r0
 80089b0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80089b4:	2b00      	cmp	r3, #0
 80089b6:	d10a      	bne.n	80089ce <HAL_ADC_ConfigChannel+0x27a>
 80089b8:	687b      	ldr	r3, [r7, #4]
 80089ba:	681b      	ldr	r3, [r3, #0]
 80089bc:	2102      	movs	r1, #2
 80089be:	4618      	mov	r0, r3
 80089c0:	f7ff fb9c 	bl	80080fc <LL_ADC_GetOffsetChannel>
 80089c4:	4603      	mov	r3, r0
 80089c6:	0e9b      	lsrs	r3, r3, #26
 80089c8:	f003 021f 	and.w	r2, r3, #31
 80089cc:	e010      	b.n	80089f0 <HAL_ADC_ConfigChannel+0x29c>
 80089ce:	687b      	ldr	r3, [r7, #4]
 80089d0:	681b      	ldr	r3, [r3, #0]
 80089d2:	2102      	movs	r1, #2
 80089d4:	4618      	mov	r0, r3
 80089d6:	f7ff fb91 	bl	80080fc <LL_ADC_GetOffsetChannel>
 80089da:	4603      	mov	r3, r0
 80089dc:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80089de:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80089e0:	fa93 f3a3 	rbit	r3, r3
 80089e4:	65fb      	str	r3, [r7, #92]	; 0x5c
  return result;
 80089e6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80089e8:	fab3 f383 	clz	r3, r3
 80089ec:	b2db      	uxtb	r3, r3
 80089ee:	461a      	mov	r2, r3
 80089f0:	683b      	ldr	r3, [r7, #0]
 80089f2:	681b      	ldr	r3, [r3, #0]
 80089f4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80089f8:	2b00      	cmp	r3, #0
 80089fa:	d105      	bne.n	8008a08 <HAL_ADC_ConfigChannel+0x2b4>
 80089fc:	683b      	ldr	r3, [r7, #0]
 80089fe:	681b      	ldr	r3, [r3, #0]
 8008a00:	0e9b      	lsrs	r3, r3, #26
 8008a02:	f003 031f 	and.w	r3, r3, #31
 8008a06:	e00a      	b.n	8008a1e <HAL_ADC_ConfigChannel+0x2ca>
 8008a08:	683b      	ldr	r3, [r7, #0]
 8008a0a:	681b      	ldr	r3, [r3, #0]
 8008a0c:	65bb      	str	r3, [r7, #88]	; 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008a0e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8008a10:	fa93 f3a3 	rbit	r3, r3
 8008a14:	657b      	str	r3, [r7, #84]	; 0x54
  return result;
 8008a16:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008a18:	fab3 f383 	clz	r3, r3
 8008a1c:	b2db      	uxtb	r3, r3
 8008a1e:	429a      	cmp	r2, r3
 8008a20:	d106      	bne.n	8008a30 <HAL_ADC_ConfigChannel+0x2dc>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8008a22:	687b      	ldr	r3, [r7, #4]
 8008a24:	681b      	ldr	r3, [r3, #0]
 8008a26:	2200      	movs	r2, #0
 8008a28:	2102      	movs	r1, #2
 8008a2a:	4618      	mov	r0, r3
 8008a2c:	f7ff fb7a 	bl	8008124 <LL_ADC_SetOffsetState>
        }
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8008a30:	687b      	ldr	r3, [r7, #4]
 8008a32:	681b      	ldr	r3, [r3, #0]
 8008a34:	2103      	movs	r1, #3
 8008a36:	4618      	mov	r0, r3
 8008a38:	f7ff fb60 	bl	80080fc <LL_ADC_GetOffsetChannel>
 8008a3c:	4603      	mov	r3, r0
 8008a3e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008a42:	2b00      	cmp	r3, #0
 8008a44:	d10a      	bne.n	8008a5c <HAL_ADC_ConfigChannel+0x308>
 8008a46:	687b      	ldr	r3, [r7, #4]
 8008a48:	681b      	ldr	r3, [r3, #0]
 8008a4a:	2103      	movs	r1, #3
 8008a4c:	4618      	mov	r0, r3
 8008a4e:	f7ff fb55 	bl	80080fc <LL_ADC_GetOffsetChannel>
 8008a52:	4603      	mov	r3, r0
 8008a54:	0e9b      	lsrs	r3, r3, #26
 8008a56:	f003 021f 	and.w	r2, r3, #31
 8008a5a:	e010      	b.n	8008a7e <HAL_ADC_ConfigChannel+0x32a>
 8008a5c:	687b      	ldr	r3, [r7, #4]
 8008a5e:	681b      	ldr	r3, [r3, #0]
 8008a60:	2103      	movs	r1, #3
 8008a62:	4618      	mov	r0, r3
 8008a64:	f7ff fb4a 	bl	80080fc <LL_ADC_GetOffsetChannel>
 8008a68:	4603      	mov	r3, r0
 8008a6a:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008a6c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008a6e:	fa93 f3a3 	rbit	r3, r3
 8008a72:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8008a74:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008a76:	fab3 f383 	clz	r3, r3
 8008a7a:	b2db      	uxtb	r3, r3
 8008a7c:	461a      	mov	r2, r3
 8008a7e:	683b      	ldr	r3, [r7, #0]
 8008a80:	681b      	ldr	r3, [r3, #0]
 8008a82:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008a86:	2b00      	cmp	r3, #0
 8008a88:	d105      	bne.n	8008a96 <HAL_ADC_ConfigChannel+0x342>
 8008a8a:	683b      	ldr	r3, [r7, #0]
 8008a8c:	681b      	ldr	r3, [r3, #0]
 8008a8e:	0e9b      	lsrs	r3, r3, #26
 8008a90:	f003 031f 	and.w	r3, r3, #31
 8008a94:	e00a      	b.n	8008aac <HAL_ADC_ConfigChannel+0x358>
 8008a96:	683b      	ldr	r3, [r7, #0]
 8008a98:	681b      	ldr	r3, [r3, #0]
 8008a9a:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008a9c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008a9e:	fa93 f3a3 	rbit	r3, r3
 8008aa2:	647b      	str	r3, [r7, #68]	; 0x44
  return result;
 8008aa4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008aa6:	fab3 f383 	clz	r3, r3
 8008aaa:	b2db      	uxtb	r3, r3
 8008aac:	429a      	cmp	r2, r3
 8008aae:	d106      	bne.n	8008abe <HAL_ADC_ConfigChannel+0x36a>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8008ab0:	687b      	ldr	r3, [r7, #4]
 8008ab2:	681b      	ldr	r3, [r3, #0]
 8008ab4:	2200      	movs	r2, #0
 8008ab6:	2103      	movs	r1, #3
 8008ab8:	4618      	mov	r0, r3
 8008aba:	f7ff fb33 	bl	8008124 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8008abe:	687b      	ldr	r3, [r7, #4]
 8008ac0:	681b      	ldr	r3, [r3, #0]
 8008ac2:	4618      	mov	r0, r3
 8008ac4:	f7ff fc4c 	bl	8008360 <LL_ADC_IsEnabled>
 8008ac8:	4603      	mov	r3, r0
 8008aca:	2b00      	cmp	r3, #0
 8008acc:	f040 810c 	bne.w	8008ce8 <HAL_ADC_ConfigChannel+0x594>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8008ad0:	687b      	ldr	r3, [r7, #4]
 8008ad2:	6818      	ldr	r0, [r3, #0]
 8008ad4:	683b      	ldr	r3, [r7, #0]
 8008ad6:	6819      	ldr	r1, [r3, #0]
 8008ad8:	683b      	ldr	r3, [r7, #0]
 8008ada:	68db      	ldr	r3, [r3, #12]
 8008adc:	461a      	mov	r2, r3
 8008ade:	f7ff fbcd 	bl	800827c <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8008ae2:	683b      	ldr	r3, [r7, #0]
 8008ae4:	68db      	ldr	r3, [r3, #12]
 8008ae6:	4aaf      	ldr	r2, [pc, #700]	; (8008da4 <HAL_ADC_ConfigChannel+0x650>)
 8008ae8:	4293      	cmp	r3, r2
 8008aea:	f040 80fd 	bne.w	8008ce8 <HAL_ADC_ConfigChannel+0x594>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8008aee:	687b      	ldr	r3, [r7, #4]
 8008af0:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8008af2:	683b      	ldr	r3, [r7, #0]
 8008af4:	681b      	ldr	r3, [r3, #0]
 8008af6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008afa:	2b00      	cmp	r3, #0
 8008afc:	d10b      	bne.n	8008b16 <HAL_ADC_ConfigChannel+0x3c2>
 8008afe:	683b      	ldr	r3, [r7, #0]
 8008b00:	681b      	ldr	r3, [r3, #0]
 8008b02:	0e9b      	lsrs	r3, r3, #26
 8008b04:	3301      	adds	r3, #1
 8008b06:	f003 031f 	and.w	r3, r3, #31
 8008b0a:	2b09      	cmp	r3, #9
 8008b0c:	bf94      	ite	ls
 8008b0e:	2301      	movls	r3, #1
 8008b10:	2300      	movhi	r3, #0
 8008b12:	b2db      	uxtb	r3, r3
 8008b14:	e012      	b.n	8008b3c <HAL_ADC_ConfigChannel+0x3e8>
 8008b16:	683b      	ldr	r3, [r7, #0]
 8008b18:	681b      	ldr	r3, [r3, #0]
 8008b1a:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008b1c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008b1e:	fa93 f3a3 	rbit	r3, r3
 8008b22:	63fb      	str	r3, [r7, #60]	; 0x3c
  return result;
 8008b24:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008b26:	fab3 f383 	clz	r3, r3
 8008b2a:	b2db      	uxtb	r3, r3
 8008b2c:	3301      	adds	r3, #1
 8008b2e:	f003 031f 	and.w	r3, r3, #31
 8008b32:	2b09      	cmp	r3, #9
 8008b34:	bf94      	ite	ls
 8008b36:	2301      	movls	r3, #1
 8008b38:	2300      	movhi	r3, #0
 8008b3a:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8008b3c:	2b00      	cmp	r3, #0
 8008b3e:	d064      	beq.n	8008c0a <HAL_ADC_ConfigChannel+0x4b6>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8008b40:	683b      	ldr	r3, [r7, #0]
 8008b42:	681b      	ldr	r3, [r3, #0]
 8008b44:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008b48:	2b00      	cmp	r3, #0
 8008b4a:	d107      	bne.n	8008b5c <HAL_ADC_ConfigChannel+0x408>
 8008b4c:	683b      	ldr	r3, [r7, #0]
 8008b4e:	681b      	ldr	r3, [r3, #0]
 8008b50:	0e9b      	lsrs	r3, r3, #26
 8008b52:	3301      	adds	r3, #1
 8008b54:	069b      	lsls	r3, r3, #26
 8008b56:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8008b5a:	e00e      	b.n	8008b7a <HAL_ADC_ConfigChannel+0x426>
 8008b5c:	683b      	ldr	r3, [r7, #0]
 8008b5e:	681b      	ldr	r3, [r3, #0]
 8008b60:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008b62:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008b64:	fa93 f3a3 	rbit	r3, r3
 8008b68:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8008b6a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008b6c:	fab3 f383 	clz	r3, r3
 8008b70:	b2db      	uxtb	r3, r3
 8008b72:	3301      	adds	r3, #1
 8008b74:	069b      	lsls	r3, r3, #26
 8008b76:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8008b7a:	683b      	ldr	r3, [r7, #0]
 8008b7c:	681b      	ldr	r3, [r3, #0]
 8008b7e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008b82:	2b00      	cmp	r3, #0
 8008b84:	d109      	bne.n	8008b9a <HAL_ADC_ConfigChannel+0x446>
 8008b86:	683b      	ldr	r3, [r7, #0]
 8008b88:	681b      	ldr	r3, [r3, #0]
 8008b8a:	0e9b      	lsrs	r3, r3, #26
 8008b8c:	3301      	adds	r3, #1
 8008b8e:	f003 031f 	and.w	r3, r3, #31
 8008b92:	2101      	movs	r1, #1
 8008b94:	fa01 f303 	lsl.w	r3, r1, r3
 8008b98:	e010      	b.n	8008bbc <HAL_ADC_ConfigChannel+0x468>
 8008b9a:	683b      	ldr	r3, [r7, #0]
 8008b9c:	681b      	ldr	r3, [r3, #0]
 8008b9e:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008ba0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008ba2:	fa93 f3a3 	rbit	r3, r3
 8008ba6:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8008ba8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008baa:	fab3 f383 	clz	r3, r3
 8008bae:	b2db      	uxtb	r3, r3
 8008bb0:	3301      	adds	r3, #1
 8008bb2:	f003 031f 	and.w	r3, r3, #31
 8008bb6:	2101      	movs	r1, #1
 8008bb8:	fa01 f303 	lsl.w	r3, r1, r3
 8008bbc:	ea42 0103 	orr.w	r1, r2, r3
 8008bc0:	683b      	ldr	r3, [r7, #0]
 8008bc2:	681b      	ldr	r3, [r3, #0]
 8008bc4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008bc8:	2b00      	cmp	r3, #0
 8008bca:	d10a      	bne.n	8008be2 <HAL_ADC_ConfigChannel+0x48e>
 8008bcc:	683b      	ldr	r3, [r7, #0]
 8008bce:	681b      	ldr	r3, [r3, #0]
 8008bd0:	0e9b      	lsrs	r3, r3, #26
 8008bd2:	3301      	adds	r3, #1
 8008bd4:	f003 021f 	and.w	r2, r3, #31
 8008bd8:	4613      	mov	r3, r2
 8008bda:	005b      	lsls	r3, r3, #1
 8008bdc:	4413      	add	r3, r2
 8008bde:	051b      	lsls	r3, r3, #20
 8008be0:	e011      	b.n	8008c06 <HAL_ADC_ConfigChannel+0x4b2>
 8008be2:	683b      	ldr	r3, [r7, #0]
 8008be4:	681b      	ldr	r3, [r3, #0]
 8008be6:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008be8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008bea:	fa93 f3a3 	rbit	r3, r3
 8008bee:	627b      	str	r3, [r7, #36]	; 0x24
  return result;
 8008bf0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008bf2:	fab3 f383 	clz	r3, r3
 8008bf6:	b2db      	uxtb	r3, r3
 8008bf8:	3301      	adds	r3, #1
 8008bfa:	f003 021f 	and.w	r2, r3, #31
 8008bfe:	4613      	mov	r3, r2
 8008c00:	005b      	lsls	r3, r3, #1
 8008c02:	4413      	add	r3, r2
 8008c04:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8008c06:	430b      	orrs	r3, r1
 8008c08:	e069      	b.n	8008cde <HAL_ADC_ConfigChannel+0x58a>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8008c0a:	683b      	ldr	r3, [r7, #0]
 8008c0c:	681b      	ldr	r3, [r3, #0]
 8008c0e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008c12:	2b00      	cmp	r3, #0
 8008c14:	d107      	bne.n	8008c26 <HAL_ADC_ConfigChannel+0x4d2>
 8008c16:	683b      	ldr	r3, [r7, #0]
 8008c18:	681b      	ldr	r3, [r3, #0]
 8008c1a:	0e9b      	lsrs	r3, r3, #26
 8008c1c:	3301      	adds	r3, #1
 8008c1e:	069b      	lsls	r3, r3, #26
 8008c20:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8008c24:	e00e      	b.n	8008c44 <HAL_ADC_ConfigChannel+0x4f0>
 8008c26:	683b      	ldr	r3, [r7, #0]
 8008c28:	681b      	ldr	r3, [r3, #0]
 8008c2a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008c2c:	6a3b      	ldr	r3, [r7, #32]
 8008c2e:	fa93 f3a3 	rbit	r3, r3
 8008c32:	61fb      	str	r3, [r7, #28]
  return result;
 8008c34:	69fb      	ldr	r3, [r7, #28]
 8008c36:	fab3 f383 	clz	r3, r3
 8008c3a:	b2db      	uxtb	r3, r3
 8008c3c:	3301      	adds	r3, #1
 8008c3e:	069b      	lsls	r3, r3, #26
 8008c40:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8008c44:	683b      	ldr	r3, [r7, #0]
 8008c46:	681b      	ldr	r3, [r3, #0]
 8008c48:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008c4c:	2b00      	cmp	r3, #0
 8008c4e:	d109      	bne.n	8008c64 <HAL_ADC_ConfigChannel+0x510>
 8008c50:	683b      	ldr	r3, [r7, #0]
 8008c52:	681b      	ldr	r3, [r3, #0]
 8008c54:	0e9b      	lsrs	r3, r3, #26
 8008c56:	3301      	adds	r3, #1
 8008c58:	f003 031f 	and.w	r3, r3, #31
 8008c5c:	2101      	movs	r1, #1
 8008c5e:	fa01 f303 	lsl.w	r3, r1, r3
 8008c62:	e010      	b.n	8008c86 <HAL_ADC_ConfigChannel+0x532>
 8008c64:	683b      	ldr	r3, [r7, #0]
 8008c66:	681b      	ldr	r3, [r3, #0]
 8008c68:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008c6a:	69bb      	ldr	r3, [r7, #24]
 8008c6c:	fa93 f3a3 	rbit	r3, r3
 8008c70:	617b      	str	r3, [r7, #20]
  return result;
 8008c72:	697b      	ldr	r3, [r7, #20]
 8008c74:	fab3 f383 	clz	r3, r3
 8008c78:	b2db      	uxtb	r3, r3
 8008c7a:	3301      	adds	r3, #1
 8008c7c:	f003 031f 	and.w	r3, r3, #31
 8008c80:	2101      	movs	r1, #1
 8008c82:	fa01 f303 	lsl.w	r3, r1, r3
 8008c86:	ea42 0103 	orr.w	r1, r2, r3
 8008c8a:	683b      	ldr	r3, [r7, #0]
 8008c8c:	681b      	ldr	r3, [r3, #0]
 8008c8e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008c92:	2b00      	cmp	r3, #0
 8008c94:	d10d      	bne.n	8008cb2 <HAL_ADC_ConfigChannel+0x55e>
 8008c96:	683b      	ldr	r3, [r7, #0]
 8008c98:	681b      	ldr	r3, [r3, #0]
 8008c9a:	0e9b      	lsrs	r3, r3, #26
 8008c9c:	3301      	adds	r3, #1
 8008c9e:	f003 021f 	and.w	r2, r3, #31
 8008ca2:	4613      	mov	r3, r2
 8008ca4:	005b      	lsls	r3, r3, #1
 8008ca6:	4413      	add	r3, r2
 8008ca8:	3b1e      	subs	r3, #30
 8008caa:	051b      	lsls	r3, r3, #20
 8008cac:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8008cb0:	e014      	b.n	8008cdc <HAL_ADC_ConfigChannel+0x588>
 8008cb2:	683b      	ldr	r3, [r7, #0]
 8008cb4:	681b      	ldr	r3, [r3, #0]
 8008cb6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008cb8:	693b      	ldr	r3, [r7, #16]
 8008cba:	fa93 f3a3 	rbit	r3, r3
 8008cbe:	60fb      	str	r3, [r7, #12]
  return result;
 8008cc0:	68fb      	ldr	r3, [r7, #12]
 8008cc2:	fab3 f383 	clz	r3, r3
 8008cc6:	b2db      	uxtb	r3, r3
 8008cc8:	3301      	adds	r3, #1
 8008cca:	f003 021f 	and.w	r2, r3, #31
 8008cce:	4613      	mov	r3, r2
 8008cd0:	005b      	lsls	r3, r3, #1
 8008cd2:	4413      	add	r3, r2
 8008cd4:	3b1e      	subs	r3, #30
 8008cd6:	051b      	lsls	r3, r3, #20
 8008cd8:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8008cdc:	430b      	orrs	r3, r1
 8008cde:	683a      	ldr	r2, [r7, #0]
 8008ce0:	6892      	ldr	r2, [r2, #8]
 8008ce2:	4619      	mov	r1, r3
 8008ce4:	f7ff faa2 	bl	800822c <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8008ce8:	683b      	ldr	r3, [r7, #0]
 8008cea:	681a      	ldr	r2, [r3, #0]
 8008cec:	4b2e      	ldr	r3, [pc, #184]	; (8008da8 <HAL_ADC_ConfigChannel+0x654>)
 8008cee:	4013      	ands	r3, r2
 8008cf0:	2b00      	cmp	r3, #0
 8008cf2:	f000 80c9 	beq.w	8008e88 <HAL_ADC_ConfigChannel+0x734>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8008cf6:	687b      	ldr	r3, [r7, #4]
 8008cf8:	681b      	ldr	r3, [r3, #0]
 8008cfa:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8008cfe:	d004      	beq.n	8008d0a <HAL_ADC_ConfigChannel+0x5b6>
 8008d00:	687b      	ldr	r3, [r7, #4]
 8008d02:	681b      	ldr	r3, [r3, #0]
 8008d04:	4a29      	ldr	r2, [pc, #164]	; (8008dac <HAL_ADC_ConfigChannel+0x658>)
 8008d06:	4293      	cmp	r3, r2
 8008d08:	d101      	bne.n	8008d0e <HAL_ADC_ConfigChannel+0x5ba>
 8008d0a:	4b29      	ldr	r3, [pc, #164]	; (8008db0 <HAL_ADC_ConfigChannel+0x65c>)
 8008d0c:	e000      	b.n	8008d10 <HAL_ADC_ConfigChannel+0x5bc>
 8008d0e:	4b29      	ldr	r3, [pc, #164]	; (8008db4 <HAL_ADC_ConfigChannel+0x660>)
 8008d10:	4618      	mov	r0, r3
 8008d12:	f7ff f9c3 	bl	800809c <LL_ADC_GetCommonPathInternalCh>
 8008d16:	f8c7 0084 	str.w	r0, [r7, #132]	; 0x84

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8008d1a:	683b      	ldr	r3, [r7, #0]
 8008d1c:	681b      	ldr	r3, [r3, #0]
 8008d1e:	4a26      	ldr	r2, [pc, #152]	; (8008db8 <HAL_ADC_ConfigChannel+0x664>)
 8008d20:	4293      	cmp	r3, r2
 8008d22:	d004      	beq.n	8008d2e <HAL_ADC_ConfigChannel+0x5da>
 8008d24:	683b      	ldr	r3, [r7, #0]
 8008d26:	681b      	ldr	r3, [r3, #0]
 8008d28:	4a24      	ldr	r2, [pc, #144]	; (8008dbc <HAL_ADC_ConfigChannel+0x668>)
 8008d2a:	4293      	cmp	r3, r2
 8008d2c:	d14e      	bne.n	8008dcc <HAL_ADC_ConfigChannel+0x678>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8008d2e:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8008d32:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8008d36:	2b00      	cmp	r3, #0
 8008d38:	d148      	bne.n	8008dcc <HAL_ADC_ConfigChannel+0x678>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8008d3a:	687b      	ldr	r3, [r7, #4]
 8008d3c:	681b      	ldr	r3, [r3, #0]
 8008d3e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8008d42:	d005      	beq.n	8008d50 <HAL_ADC_ConfigChannel+0x5fc>
 8008d44:	687b      	ldr	r3, [r7, #4]
 8008d46:	681b      	ldr	r3, [r3, #0]
 8008d48:	4a1d      	ldr	r2, [pc, #116]	; (8008dc0 <HAL_ADC_ConfigChannel+0x66c>)
 8008d4a:	4293      	cmp	r3, r2
 8008d4c:	f040 8099 	bne.w	8008e82 <HAL_ADC_ConfigChannel+0x72e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8008d50:	687b      	ldr	r3, [r7, #4]
 8008d52:	681b      	ldr	r3, [r3, #0]
 8008d54:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8008d58:	d004      	beq.n	8008d64 <HAL_ADC_ConfigChannel+0x610>
 8008d5a:	687b      	ldr	r3, [r7, #4]
 8008d5c:	681b      	ldr	r3, [r3, #0]
 8008d5e:	4a13      	ldr	r2, [pc, #76]	; (8008dac <HAL_ADC_ConfigChannel+0x658>)
 8008d60:	4293      	cmp	r3, r2
 8008d62:	d101      	bne.n	8008d68 <HAL_ADC_ConfigChannel+0x614>
 8008d64:	4a12      	ldr	r2, [pc, #72]	; (8008db0 <HAL_ADC_ConfigChannel+0x65c>)
 8008d66:	e000      	b.n	8008d6a <HAL_ADC_ConfigChannel+0x616>
 8008d68:	4a12      	ldr	r2, [pc, #72]	; (8008db4 <HAL_ADC_ConfigChannel+0x660>)
 8008d6a:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8008d6e:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8008d72:	4619      	mov	r1, r3
 8008d74:	4610      	mov	r0, r2
 8008d76:	f7ff f97e 	bl	8008076 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 8008d7a:	4b12      	ldr	r3, [pc, #72]	; (8008dc4 <HAL_ADC_ConfigChannel+0x670>)
 8008d7c:	681b      	ldr	r3, [r3, #0]
 8008d7e:	099b      	lsrs	r3, r3, #6
 8008d80:	4a11      	ldr	r2, [pc, #68]	; (8008dc8 <HAL_ADC_ConfigChannel+0x674>)
 8008d82:	fba2 2303 	umull	r2, r3, r2, r3
 8008d86:	099a      	lsrs	r2, r3, #6
 8008d88:	4613      	mov	r3, r2
 8008d8a:	005b      	lsls	r3, r3, #1
 8008d8c:	4413      	add	r3, r2
 8008d8e:	009b      	lsls	r3, r3, #2
 8008d90:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8008d92:	e002      	b.n	8008d9a <HAL_ADC_ConfigChannel+0x646>
          {
            wait_loop_index--;
 8008d94:	68bb      	ldr	r3, [r7, #8]
 8008d96:	3b01      	subs	r3, #1
 8008d98:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8008d9a:	68bb      	ldr	r3, [r7, #8]
 8008d9c:	2b00      	cmp	r3, #0
 8008d9e:	d1f9      	bne.n	8008d94 <HAL_ADC_ConfigChannel+0x640>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8008da0:	e06f      	b.n	8008e82 <HAL_ADC_ConfigChannel+0x72e>
 8008da2:	bf00      	nop
 8008da4:	407f0000 	.word	0x407f0000
 8008da8:	80080000 	.word	0x80080000
 8008dac:	50000100 	.word	0x50000100
 8008db0:	50000300 	.word	0x50000300
 8008db4:	50000700 	.word	0x50000700
 8008db8:	c3210000 	.word	0xc3210000
 8008dbc:	90c00010 	.word	0x90c00010
 8008dc0:	50000600 	.word	0x50000600
 8008dc4:	20000ca8 	.word	0x20000ca8
 8008dc8:	053e2d63 	.word	0x053e2d63
          }
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8008dcc:	683b      	ldr	r3, [r7, #0]
 8008dce:	681b      	ldr	r3, [r3, #0]
 8008dd0:	4a32      	ldr	r2, [pc, #200]	; (8008e9c <HAL_ADC_ConfigChannel+0x748>)
 8008dd2:	4293      	cmp	r3, r2
 8008dd4:	d125      	bne.n	8008e22 <HAL_ADC_ConfigChannel+0x6ce>
 8008dd6:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8008dda:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8008dde:	2b00      	cmp	r3, #0
 8008de0:	d11f      	bne.n	8008e22 <HAL_ADC_ConfigChannel+0x6ce>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8008de2:	687b      	ldr	r3, [r7, #4]
 8008de4:	681b      	ldr	r3, [r3, #0]
 8008de6:	4a2e      	ldr	r2, [pc, #184]	; (8008ea0 <HAL_ADC_ConfigChannel+0x74c>)
 8008de8:	4293      	cmp	r3, r2
 8008dea:	d104      	bne.n	8008df6 <HAL_ADC_ConfigChannel+0x6a2>
 8008dec:	687b      	ldr	r3, [r7, #4]
 8008dee:	681b      	ldr	r3, [r3, #0]
 8008df0:	4a2c      	ldr	r2, [pc, #176]	; (8008ea4 <HAL_ADC_ConfigChannel+0x750>)
 8008df2:	4293      	cmp	r3, r2
 8008df4:	d047      	beq.n	8008e86 <HAL_ADC_ConfigChannel+0x732>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8008df6:	687b      	ldr	r3, [r7, #4]
 8008df8:	681b      	ldr	r3, [r3, #0]
 8008dfa:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8008dfe:	d004      	beq.n	8008e0a <HAL_ADC_ConfigChannel+0x6b6>
 8008e00:	687b      	ldr	r3, [r7, #4]
 8008e02:	681b      	ldr	r3, [r3, #0]
 8008e04:	4a26      	ldr	r2, [pc, #152]	; (8008ea0 <HAL_ADC_ConfigChannel+0x74c>)
 8008e06:	4293      	cmp	r3, r2
 8008e08:	d101      	bne.n	8008e0e <HAL_ADC_ConfigChannel+0x6ba>
 8008e0a:	4a27      	ldr	r2, [pc, #156]	; (8008ea8 <HAL_ADC_ConfigChannel+0x754>)
 8008e0c:	e000      	b.n	8008e10 <HAL_ADC_ConfigChannel+0x6bc>
 8008e0e:	4a27      	ldr	r2, [pc, #156]	; (8008eac <HAL_ADC_ConfigChannel+0x758>)
 8008e10:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8008e14:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8008e18:	4619      	mov	r1, r3
 8008e1a:	4610      	mov	r0, r2
 8008e1c:	f7ff f92b 	bl	8008076 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8008e20:	e031      	b.n	8008e86 <HAL_ADC_ConfigChannel+0x732>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 8008e22:	683b      	ldr	r3, [r7, #0]
 8008e24:	681b      	ldr	r3, [r3, #0]
 8008e26:	4a22      	ldr	r2, [pc, #136]	; (8008eb0 <HAL_ADC_ConfigChannel+0x75c>)
 8008e28:	4293      	cmp	r3, r2
 8008e2a:	d12d      	bne.n	8008e88 <HAL_ADC_ConfigChannel+0x734>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8008e2c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8008e30:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8008e34:	2b00      	cmp	r3, #0
 8008e36:	d127      	bne.n	8008e88 <HAL_ADC_ConfigChannel+0x734>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8008e38:	687b      	ldr	r3, [r7, #4]
 8008e3a:	681b      	ldr	r3, [r3, #0]
 8008e3c:	4a18      	ldr	r2, [pc, #96]	; (8008ea0 <HAL_ADC_ConfigChannel+0x74c>)
 8008e3e:	4293      	cmp	r3, r2
 8008e40:	d022      	beq.n	8008e88 <HAL_ADC_ConfigChannel+0x734>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8008e42:	687b      	ldr	r3, [r7, #4]
 8008e44:	681b      	ldr	r3, [r3, #0]
 8008e46:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8008e4a:	d004      	beq.n	8008e56 <HAL_ADC_ConfigChannel+0x702>
 8008e4c:	687b      	ldr	r3, [r7, #4]
 8008e4e:	681b      	ldr	r3, [r3, #0]
 8008e50:	4a13      	ldr	r2, [pc, #76]	; (8008ea0 <HAL_ADC_ConfigChannel+0x74c>)
 8008e52:	4293      	cmp	r3, r2
 8008e54:	d101      	bne.n	8008e5a <HAL_ADC_ConfigChannel+0x706>
 8008e56:	4a14      	ldr	r2, [pc, #80]	; (8008ea8 <HAL_ADC_ConfigChannel+0x754>)
 8008e58:	e000      	b.n	8008e5c <HAL_ADC_ConfigChannel+0x708>
 8008e5a:	4a14      	ldr	r2, [pc, #80]	; (8008eac <HAL_ADC_ConfigChannel+0x758>)
 8008e5c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8008e60:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8008e64:	4619      	mov	r1, r3
 8008e66:	4610      	mov	r0, r2
 8008e68:	f7ff f905 	bl	8008076 <LL_ADC_SetCommonPathInternalCh>
 8008e6c:	e00c      	b.n	8008e88 <HAL_ADC_ConfigChannel+0x734>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8008e6e:	687b      	ldr	r3, [r7, #4]
 8008e70:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008e72:	f043 0220 	orr.w	r2, r3, #32
 8008e76:	687b      	ldr	r3, [r7, #4]
 8008e78:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8008e7a:	2301      	movs	r3, #1
 8008e7c:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
 8008e80:	e002      	b.n	8008e88 <HAL_ADC_ConfigChannel+0x734>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8008e82:	bf00      	nop
 8008e84:	e000      	b.n	8008e88 <HAL_ADC_ConfigChannel+0x734>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8008e86:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8008e88:	687b      	ldr	r3, [r7, #4]
 8008e8a:	2200      	movs	r2, #0
 8008e8c:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 8008e90:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
}
 8008e94:	4618      	mov	r0, r3
 8008e96:	3798      	adds	r7, #152	; 0x98
 8008e98:	46bd      	mov	sp, r7
 8008e9a:	bd80      	pop	{r7, pc}
 8008e9c:	c7520000 	.word	0xc7520000
 8008ea0:	50000100 	.word	0x50000100
 8008ea4:	50000500 	.word	0x50000500
 8008ea8:	50000300 	.word	0x50000300
 8008eac:	50000700 	.word	0x50000700
 8008eb0:	cb840000 	.word	0xcb840000

08008eb4 <LL_ADC_IsEnabled>:
{
 8008eb4:	b480      	push	{r7}
 8008eb6:	b083      	sub	sp, #12
 8008eb8:	af00      	add	r7, sp, #0
 8008eba:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8008ebc:	687b      	ldr	r3, [r7, #4]
 8008ebe:	689b      	ldr	r3, [r3, #8]
 8008ec0:	f003 0301 	and.w	r3, r3, #1
 8008ec4:	2b01      	cmp	r3, #1
 8008ec6:	d101      	bne.n	8008ecc <LL_ADC_IsEnabled+0x18>
 8008ec8:	2301      	movs	r3, #1
 8008eca:	e000      	b.n	8008ece <LL_ADC_IsEnabled+0x1a>
 8008ecc:	2300      	movs	r3, #0
}
 8008ece:	4618      	mov	r0, r3
 8008ed0:	370c      	adds	r7, #12
 8008ed2:	46bd      	mov	sp, r7
 8008ed4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ed8:	4770      	bx	lr

08008eda <LL_ADC_REG_IsConversionOngoing>:
{
 8008eda:	b480      	push	{r7}
 8008edc:	b083      	sub	sp, #12
 8008ede:	af00      	add	r7, sp, #0
 8008ee0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8008ee2:	687b      	ldr	r3, [r7, #4]
 8008ee4:	689b      	ldr	r3, [r3, #8]
 8008ee6:	f003 0304 	and.w	r3, r3, #4
 8008eea:	2b04      	cmp	r3, #4
 8008eec:	d101      	bne.n	8008ef2 <LL_ADC_REG_IsConversionOngoing+0x18>
 8008eee:	2301      	movs	r3, #1
 8008ef0:	e000      	b.n	8008ef4 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8008ef2:	2300      	movs	r3, #0
}
 8008ef4:	4618      	mov	r0, r3
 8008ef6:	370c      	adds	r7, #12
 8008ef8:	46bd      	mov	sp, r7
 8008efa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008efe:	4770      	bx	lr

08008f00 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 8008f00:	b590      	push	{r4, r7, lr}
 8008f02:	b0a1      	sub	sp, #132	; 0x84
 8008f04:	af00      	add	r7, sp, #0
 8008f06:	6078      	str	r0, [r7, #4]
 8008f08:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8008f0a:	2300      	movs	r3, #0
 8008f0c:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8008f10:	687b      	ldr	r3, [r7, #4]
 8008f12:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8008f16:	2b01      	cmp	r3, #1
 8008f18:	d101      	bne.n	8008f1e <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8008f1a:	2302      	movs	r3, #2
 8008f1c:	e0e3      	b.n	80090e6 <HAL_ADCEx_MultiModeConfigChannel+0x1e6>
 8008f1e:	687b      	ldr	r3, [r7, #4]
 8008f20:	2201      	movs	r2, #1
 8008f22:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8008f26:	687b      	ldr	r3, [r7, #4]
 8008f28:	681b      	ldr	r3, [r3, #0]
 8008f2a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8008f2e:	d102      	bne.n	8008f36 <HAL_ADCEx_MultiModeConfigChannel+0x36>
 8008f30:	4b6f      	ldr	r3, [pc, #444]	; (80090f0 <HAL_ADCEx_MultiModeConfigChannel+0x1f0>)
 8008f32:	60bb      	str	r3, [r7, #8]
 8008f34:	e009      	b.n	8008f4a <HAL_ADCEx_MultiModeConfigChannel+0x4a>
 8008f36:	687b      	ldr	r3, [r7, #4]
 8008f38:	681b      	ldr	r3, [r3, #0]
 8008f3a:	4a6e      	ldr	r2, [pc, #440]	; (80090f4 <HAL_ADCEx_MultiModeConfigChannel+0x1f4>)
 8008f3c:	4293      	cmp	r3, r2
 8008f3e:	d102      	bne.n	8008f46 <HAL_ADCEx_MultiModeConfigChannel+0x46>
 8008f40:	4b6d      	ldr	r3, [pc, #436]	; (80090f8 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8008f42:	60bb      	str	r3, [r7, #8]
 8008f44:	e001      	b.n	8008f4a <HAL_ADCEx_MultiModeConfigChannel+0x4a>
 8008f46:	2300      	movs	r3, #0
 8008f48:	60bb      	str	r3, [r7, #8]

  if (tmphadcSlave.Instance == NULL)
 8008f4a:	68bb      	ldr	r3, [r7, #8]
 8008f4c:	2b00      	cmp	r3, #0
 8008f4e:	d10b      	bne.n	8008f68 <HAL_ADCEx_MultiModeConfigChannel+0x68>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8008f50:	687b      	ldr	r3, [r7, #4]
 8008f52:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008f54:	f043 0220 	orr.w	r2, r3, #32
 8008f58:	687b      	ldr	r3, [r7, #4]
 8008f5a:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8008f5c:	687b      	ldr	r3, [r7, #4]
 8008f5e:	2200      	movs	r2, #0
 8008f60:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

    return HAL_ERROR;
 8008f64:	2301      	movs	r3, #1
 8008f66:	e0be      	b.n	80090e6 <HAL_ADCEx_MultiModeConfigChannel+0x1e6>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 8008f68:	68bb      	ldr	r3, [r7, #8]
 8008f6a:	4618      	mov	r0, r3
 8008f6c:	f7ff ffb5 	bl	8008eda <LL_ADC_REG_IsConversionOngoing>
 8008f70:	67b8      	str	r0, [r7, #120]	; 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8008f72:	687b      	ldr	r3, [r7, #4]
 8008f74:	681b      	ldr	r3, [r3, #0]
 8008f76:	4618      	mov	r0, r3
 8008f78:	f7ff ffaf 	bl	8008eda <LL_ADC_REG_IsConversionOngoing>
 8008f7c:	4603      	mov	r3, r0
 8008f7e:	2b00      	cmp	r3, #0
 8008f80:	f040 80a0 	bne.w	80090c4 <HAL_ADCEx_MultiModeConfigChannel+0x1c4>
      && (tmphadcSlave_conversion_on_going == 0UL))
 8008f84:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8008f86:	2b00      	cmp	r3, #0
 8008f88:	f040 809c 	bne.w	80090c4 <HAL_ADCEx_MultiModeConfigChannel+0x1c4>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8008f8c:	687b      	ldr	r3, [r7, #4]
 8008f8e:	681b      	ldr	r3, [r3, #0]
 8008f90:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8008f94:	d004      	beq.n	8008fa0 <HAL_ADCEx_MultiModeConfigChannel+0xa0>
 8008f96:	687b      	ldr	r3, [r7, #4]
 8008f98:	681b      	ldr	r3, [r3, #0]
 8008f9a:	4a55      	ldr	r2, [pc, #340]	; (80090f0 <HAL_ADCEx_MultiModeConfigChannel+0x1f0>)
 8008f9c:	4293      	cmp	r3, r2
 8008f9e:	d101      	bne.n	8008fa4 <HAL_ADCEx_MultiModeConfigChannel+0xa4>
 8008fa0:	4b56      	ldr	r3, [pc, #344]	; (80090fc <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8008fa2:	e000      	b.n	8008fa6 <HAL_ADCEx_MultiModeConfigChannel+0xa6>
 8008fa4:	4b56      	ldr	r3, [pc, #344]	; (8009100 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8008fa6:	677b      	str	r3, [r7, #116]	; 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8008fa8:	683b      	ldr	r3, [r7, #0]
 8008faa:	681b      	ldr	r3, [r3, #0]
 8008fac:	2b00      	cmp	r3, #0
 8008fae:	d04b      	beq.n	8009048 <HAL_ADCEx_MultiModeConfigChannel+0x148>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8008fb0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008fb2:	689b      	ldr	r3, [r3, #8]
 8008fb4:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8008fb8:	683b      	ldr	r3, [r7, #0]
 8008fba:	6859      	ldr	r1, [r3, #4]
 8008fbc:	687b      	ldr	r3, [r7, #4]
 8008fbe:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8008fc2:	035b      	lsls	r3, r3, #13
 8008fc4:	430b      	orrs	r3, r1
 8008fc6:	431a      	orrs	r2, r3
 8008fc8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008fca:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8008fcc:	687b      	ldr	r3, [r7, #4]
 8008fce:	681b      	ldr	r3, [r3, #0]
 8008fd0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8008fd4:	d004      	beq.n	8008fe0 <HAL_ADCEx_MultiModeConfigChannel+0xe0>
 8008fd6:	687b      	ldr	r3, [r7, #4]
 8008fd8:	681b      	ldr	r3, [r3, #0]
 8008fda:	4a45      	ldr	r2, [pc, #276]	; (80090f0 <HAL_ADCEx_MultiModeConfigChannel+0x1f0>)
 8008fdc:	4293      	cmp	r3, r2
 8008fde:	d10f      	bne.n	8009000 <HAL_ADCEx_MultiModeConfigChannel+0x100>
 8008fe0:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8008fe4:	f7ff ff66 	bl	8008eb4 <LL_ADC_IsEnabled>
 8008fe8:	4604      	mov	r4, r0
 8008fea:	4841      	ldr	r0, [pc, #260]	; (80090f0 <HAL_ADCEx_MultiModeConfigChannel+0x1f0>)
 8008fec:	f7ff ff62 	bl	8008eb4 <LL_ADC_IsEnabled>
 8008ff0:	4603      	mov	r3, r0
 8008ff2:	4323      	orrs	r3, r4
 8008ff4:	2b00      	cmp	r3, #0
 8008ff6:	bf0c      	ite	eq
 8008ff8:	2301      	moveq	r3, #1
 8008ffa:	2300      	movne	r3, #0
 8008ffc:	b2db      	uxtb	r3, r3
 8008ffe:	e012      	b.n	8009026 <HAL_ADCEx_MultiModeConfigChannel+0x126>
 8009000:	483c      	ldr	r0, [pc, #240]	; (80090f4 <HAL_ADCEx_MultiModeConfigChannel+0x1f4>)
 8009002:	f7ff ff57 	bl	8008eb4 <LL_ADC_IsEnabled>
 8009006:	4604      	mov	r4, r0
 8009008:	483b      	ldr	r0, [pc, #236]	; (80090f8 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 800900a:	f7ff ff53 	bl	8008eb4 <LL_ADC_IsEnabled>
 800900e:	4603      	mov	r3, r0
 8009010:	431c      	orrs	r4, r3
 8009012:	483c      	ldr	r0, [pc, #240]	; (8009104 <HAL_ADCEx_MultiModeConfigChannel+0x204>)
 8009014:	f7ff ff4e 	bl	8008eb4 <LL_ADC_IsEnabled>
 8009018:	4603      	mov	r3, r0
 800901a:	4323      	orrs	r3, r4
 800901c:	2b00      	cmp	r3, #0
 800901e:	bf0c      	ite	eq
 8009020:	2301      	moveq	r3, #1
 8009022:	2300      	movne	r3, #0
 8009024:	b2db      	uxtb	r3, r3
 8009026:	2b00      	cmp	r3, #0
 8009028:	d056      	beq.n	80090d8 <HAL_ADCEx_MultiModeConfigChannel+0x1d8>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 800902a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800902c:	689b      	ldr	r3, [r3, #8]
 800902e:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8009032:	f023 030f 	bic.w	r3, r3, #15
 8009036:	683a      	ldr	r2, [r7, #0]
 8009038:	6811      	ldr	r1, [r2, #0]
 800903a:	683a      	ldr	r2, [r7, #0]
 800903c:	6892      	ldr	r2, [r2, #8]
 800903e:	430a      	orrs	r2, r1
 8009040:	431a      	orrs	r2, r3
 8009042:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8009044:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8009046:	e047      	b.n	80090d8 <HAL_ADCEx_MultiModeConfigChannel+0x1d8>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8009048:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800904a:	689b      	ldr	r3, [r3, #8]
 800904c:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8009050:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8009052:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8009054:	687b      	ldr	r3, [r7, #4]
 8009056:	681b      	ldr	r3, [r3, #0]
 8009058:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800905c:	d004      	beq.n	8009068 <HAL_ADCEx_MultiModeConfigChannel+0x168>
 800905e:	687b      	ldr	r3, [r7, #4]
 8009060:	681b      	ldr	r3, [r3, #0]
 8009062:	4a23      	ldr	r2, [pc, #140]	; (80090f0 <HAL_ADCEx_MultiModeConfigChannel+0x1f0>)
 8009064:	4293      	cmp	r3, r2
 8009066:	d10f      	bne.n	8009088 <HAL_ADCEx_MultiModeConfigChannel+0x188>
 8009068:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 800906c:	f7ff ff22 	bl	8008eb4 <LL_ADC_IsEnabled>
 8009070:	4604      	mov	r4, r0
 8009072:	481f      	ldr	r0, [pc, #124]	; (80090f0 <HAL_ADCEx_MultiModeConfigChannel+0x1f0>)
 8009074:	f7ff ff1e 	bl	8008eb4 <LL_ADC_IsEnabled>
 8009078:	4603      	mov	r3, r0
 800907a:	4323      	orrs	r3, r4
 800907c:	2b00      	cmp	r3, #0
 800907e:	bf0c      	ite	eq
 8009080:	2301      	moveq	r3, #1
 8009082:	2300      	movne	r3, #0
 8009084:	b2db      	uxtb	r3, r3
 8009086:	e012      	b.n	80090ae <HAL_ADCEx_MultiModeConfigChannel+0x1ae>
 8009088:	481a      	ldr	r0, [pc, #104]	; (80090f4 <HAL_ADCEx_MultiModeConfigChannel+0x1f4>)
 800908a:	f7ff ff13 	bl	8008eb4 <LL_ADC_IsEnabled>
 800908e:	4604      	mov	r4, r0
 8009090:	4819      	ldr	r0, [pc, #100]	; (80090f8 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8009092:	f7ff ff0f 	bl	8008eb4 <LL_ADC_IsEnabled>
 8009096:	4603      	mov	r3, r0
 8009098:	431c      	orrs	r4, r3
 800909a:	481a      	ldr	r0, [pc, #104]	; (8009104 <HAL_ADCEx_MultiModeConfigChannel+0x204>)
 800909c:	f7ff ff0a 	bl	8008eb4 <LL_ADC_IsEnabled>
 80090a0:	4603      	mov	r3, r0
 80090a2:	4323      	orrs	r3, r4
 80090a4:	2b00      	cmp	r3, #0
 80090a6:	bf0c      	ite	eq
 80090a8:	2301      	moveq	r3, #1
 80090aa:	2300      	movne	r3, #0
 80090ac:	b2db      	uxtb	r3, r3
 80090ae:	2b00      	cmp	r3, #0
 80090b0:	d012      	beq.n	80090d8 <HAL_ADCEx_MultiModeConfigChannel+0x1d8>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 80090b2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80090b4:	689b      	ldr	r3, [r3, #8]
 80090b6:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 80090ba:	f023 030f 	bic.w	r3, r3, #15
 80090be:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 80090c0:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80090c2:	e009      	b.n	80090d8 <HAL_ADCEx_MultiModeConfigChannel+0x1d8>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80090c4:	687b      	ldr	r3, [r7, #4]
 80090c6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80090c8:	f043 0220 	orr.w	r2, r3, #32
 80090cc:	687b      	ldr	r3, [r7, #4]
 80090ce:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 80090d0:	2301      	movs	r3, #1
 80090d2:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
 80090d6:	e000      	b.n	80090da <HAL_ADCEx_MultiModeConfigChannel+0x1da>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80090d8:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80090da:	687b      	ldr	r3, [r7, #4]
 80090dc:	2200      	movs	r2, #0
 80090de:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 80090e2:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
}
 80090e6:	4618      	mov	r0, r3
 80090e8:	3784      	adds	r7, #132	; 0x84
 80090ea:	46bd      	mov	sp, r7
 80090ec:	bd90      	pop	{r4, r7, pc}
 80090ee:	bf00      	nop
 80090f0:	50000100 	.word	0x50000100
 80090f4:	50000400 	.word	0x50000400
 80090f8:	50000500 	.word	0x50000500
 80090fc:	50000300 	.word	0x50000300
 8009100:	50000700 	.word	0x50000700
 8009104:	50000600 	.word	0x50000600

08009108 <LL_EXTI_EnableIT_0_31>:
{
 8009108:	b480      	push	{r7}
 800910a:	b083      	sub	sp, #12
 800910c:	af00      	add	r7, sp, #0
 800910e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR1, ExtiLine);
 8009110:	4b05      	ldr	r3, [pc, #20]	; (8009128 <LL_EXTI_EnableIT_0_31+0x20>)
 8009112:	681a      	ldr	r2, [r3, #0]
 8009114:	4904      	ldr	r1, [pc, #16]	; (8009128 <LL_EXTI_EnableIT_0_31+0x20>)
 8009116:	687b      	ldr	r3, [r7, #4]
 8009118:	4313      	orrs	r3, r2
 800911a:	600b      	str	r3, [r1, #0]
}
 800911c:	bf00      	nop
 800911e:	370c      	adds	r7, #12
 8009120:	46bd      	mov	sp, r7
 8009122:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009126:	4770      	bx	lr
 8009128:	40010400 	.word	0x40010400

0800912c <LL_EXTI_EnableIT_32_63>:
{
 800912c:	b480      	push	{r7}
 800912e:	b083      	sub	sp, #12
 8009130:	af00      	add	r7, sp, #0
 8009132:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR2, ExtiLine);
 8009134:	4b05      	ldr	r3, [pc, #20]	; (800914c <LL_EXTI_EnableIT_32_63+0x20>)
 8009136:	6a1a      	ldr	r2, [r3, #32]
 8009138:	4904      	ldr	r1, [pc, #16]	; (800914c <LL_EXTI_EnableIT_32_63+0x20>)
 800913a:	687b      	ldr	r3, [r7, #4]
 800913c:	4313      	orrs	r3, r2
 800913e:	620b      	str	r3, [r1, #32]
}
 8009140:	bf00      	nop
 8009142:	370c      	adds	r7, #12
 8009144:	46bd      	mov	sp, r7
 8009146:	f85d 7b04 	ldr.w	r7, [sp], #4
 800914a:	4770      	bx	lr
 800914c:	40010400 	.word	0x40010400

08009150 <LL_EXTI_DisableIT_0_31>:
{
 8009150:	b480      	push	{r7}
 8009152:	b083      	sub	sp, #12
 8009154:	af00      	add	r7, sp, #0
 8009156:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR1, ExtiLine);
 8009158:	4b06      	ldr	r3, [pc, #24]	; (8009174 <LL_EXTI_DisableIT_0_31+0x24>)
 800915a:	681a      	ldr	r2, [r3, #0]
 800915c:	687b      	ldr	r3, [r7, #4]
 800915e:	43db      	mvns	r3, r3
 8009160:	4904      	ldr	r1, [pc, #16]	; (8009174 <LL_EXTI_DisableIT_0_31+0x24>)
 8009162:	4013      	ands	r3, r2
 8009164:	600b      	str	r3, [r1, #0]
}
 8009166:	bf00      	nop
 8009168:	370c      	adds	r7, #12
 800916a:	46bd      	mov	sp, r7
 800916c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009170:	4770      	bx	lr
 8009172:	bf00      	nop
 8009174:	40010400 	.word	0x40010400

08009178 <LL_EXTI_DisableIT_32_63>:
{
 8009178:	b480      	push	{r7}
 800917a:	b083      	sub	sp, #12
 800917c:	af00      	add	r7, sp, #0
 800917e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR2, ExtiLine);
 8009180:	4b06      	ldr	r3, [pc, #24]	; (800919c <LL_EXTI_DisableIT_32_63+0x24>)
 8009182:	6a1a      	ldr	r2, [r3, #32]
 8009184:	687b      	ldr	r3, [r7, #4]
 8009186:	43db      	mvns	r3, r3
 8009188:	4904      	ldr	r1, [pc, #16]	; (800919c <LL_EXTI_DisableIT_32_63+0x24>)
 800918a:	4013      	ands	r3, r2
 800918c:	620b      	str	r3, [r1, #32]
}
 800918e:	bf00      	nop
 8009190:	370c      	adds	r7, #12
 8009192:	46bd      	mov	sp, r7
 8009194:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009198:	4770      	bx	lr
 800919a:	bf00      	nop
 800919c:	40010400 	.word	0x40010400

080091a0 <LL_EXTI_EnableEvent_0_31>:
{
 80091a0:	b480      	push	{r7}
 80091a2:	b083      	sub	sp, #12
 80091a4:	af00      	add	r7, sp, #0
 80091a6:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR1, ExtiLine);
 80091a8:	4b05      	ldr	r3, [pc, #20]	; (80091c0 <LL_EXTI_EnableEvent_0_31+0x20>)
 80091aa:	685a      	ldr	r2, [r3, #4]
 80091ac:	4904      	ldr	r1, [pc, #16]	; (80091c0 <LL_EXTI_EnableEvent_0_31+0x20>)
 80091ae:	687b      	ldr	r3, [r7, #4]
 80091b0:	4313      	orrs	r3, r2
 80091b2:	604b      	str	r3, [r1, #4]
}
 80091b4:	bf00      	nop
 80091b6:	370c      	adds	r7, #12
 80091b8:	46bd      	mov	sp, r7
 80091ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091be:	4770      	bx	lr
 80091c0:	40010400 	.word	0x40010400

080091c4 <LL_EXTI_EnableEvent_32_63>:
{
 80091c4:	b480      	push	{r7}
 80091c6:	b083      	sub	sp, #12
 80091c8:	af00      	add	r7, sp, #0
 80091ca:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR2, ExtiLine);
 80091cc:	4b05      	ldr	r3, [pc, #20]	; (80091e4 <LL_EXTI_EnableEvent_32_63+0x20>)
 80091ce:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80091d0:	4904      	ldr	r1, [pc, #16]	; (80091e4 <LL_EXTI_EnableEvent_32_63+0x20>)
 80091d2:	687b      	ldr	r3, [r7, #4]
 80091d4:	4313      	orrs	r3, r2
 80091d6:	624b      	str	r3, [r1, #36]	; 0x24
}
 80091d8:	bf00      	nop
 80091da:	370c      	adds	r7, #12
 80091dc:	46bd      	mov	sp, r7
 80091de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091e2:	4770      	bx	lr
 80091e4:	40010400 	.word	0x40010400

080091e8 <LL_EXTI_DisableEvent_0_31>:
{
 80091e8:	b480      	push	{r7}
 80091ea:	b083      	sub	sp, #12
 80091ec:	af00      	add	r7, sp, #0
 80091ee:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR1, ExtiLine);
 80091f0:	4b06      	ldr	r3, [pc, #24]	; (800920c <LL_EXTI_DisableEvent_0_31+0x24>)
 80091f2:	685a      	ldr	r2, [r3, #4]
 80091f4:	687b      	ldr	r3, [r7, #4]
 80091f6:	43db      	mvns	r3, r3
 80091f8:	4904      	ldr	r1, [pc, #16]	; (800920c <LL_EXTI_DisableEvent_0_31+0x24>)
 80091fa:	4013      	ands	r3, r2
 80091fc:	604b      	str	r3, [r1, #4]
}
 80091fe:	bf00      	nop
 8009200:	370c      	adds	r7, #12
 8009202:	46bd      	mov	sp, r7
 8009204:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009208:	4770      	bx	lr
 800920a:	bf00      	nop
 800920c:	40010400 	.word	0x40010400

08009210 <LL_EXTI_DisableEvent_32_63>:
{
 8009210:	b480      	push	{r7}
 8009212:	b083      	sub	sp, #12
 8009214:	af00      	add	r7, sp, #0
 8009216:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR2, ExtiLine);
 8009218:	4b06      	ldr	r3, [pc, #24]	; (8009234 <LL_EXTI_DisableEvent_32_63+0x24>)
 800921a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800921c:	687b      	ldr	r3, [r7, #4]
 800921e:	43db      	mvns	r3, r3
 8009220:	4904      	ldr	r1, [pc, #16]	; (8009234 <LL_EXTI_DisableEvent_32_63+0x24>)
 8009222:	4013      	ands	r3, r2
 8009224:	624b      	str	r3, [r1, #36]	; 0x24
}
 8009226:	bf00      	nop
 8009228:	370c      	adds	r7, #12
 800922a:	46bd      	mov	sp, r7
 800922c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009230:	4770      	bx	lr
 8009232:	bf00      	nop
 8009234:	40010400 	.word	0x40010400

08009238 <LL_EXTI_EnableRisingTrig_0_31>:
{
 8009238:	b480      	push	{r7}
 800923a:	b083      	sub	sp, #12
 800923c:	af00      	add	r7, sp, #0
 800923e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR1, ExtiLine);
 8009240:	4b05      	ldr	r3, [pc, #20]	; (8009258 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 8009242:	689a      	ldr	r2, [r3, #8]
 8009244:	4904      	ldr	r1, [pc, #16]	; (8009258 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 8009246:	687b      	ldr	r3, [r7, #4]
 8009248:	4313      	orrs	r3, r2
 800924a:	608b      	str	r3, [r1, #8]
}
 800924c:	bf00      	nop
 800924e:	370c      	adds	r7, #12
 8009250:	46bd      	mov	sp, r7
 8009252:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009256:	4770      	bx	lr
 8009258:	40010400 	.word	0x40010400

0800925c <LL_EXTI_EnableRisingTrig_32_63>:
{
 800925c:	b480      	push	{r7}
 800925e:	b083      	sub	sp, #12
 8009260:	af00      	add	r7, sp, #0
 8009262:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR2, ExtiLine);
 8009264:	4b05      	ldr	r3, [pc, #20]	; (800927c <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 8009266:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8009268:	4904      	ldr	r1, [pc, #16]	; (800927c <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 800926a:	687b      	ldr	r3, [r7, #4]
 800926c:	4313      	orrs	r3, r2
 800926e:	628b      	str	r3, [r1, #40]	; 0x28
}
 8009270:	bf00      	nop
 8009272:	370c      	adds	r7, #12
 8009274:	46bd      	mov	sp, r7
 8009276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800927a:	4770      	bx	lr
 800927c:	40010400 	.word	0x40010400

08009280 <LL_EXTI_DisableRisingTrig_0_31>:
{
 8009280:	b480      	push	{r7}
 8009282:	b083      	sub	sp, #12
 8009284:	af00      	add	r7, sp, #0
 8009286:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR1, ExtiLine);
 8009288:	4b06      	ldr	r3, [pc, #24]	; (80092a4 <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 800928a:	689a      	ldr	r2, [r3, #8]
 800928c:	687b      	ldr	r3, [r7, #4]
 800928e:	43db      	mvns	r3, r3
 8009290:	4904      	ldr	r1, [pc, #16]	; (80092a4 <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 8009292:	4013      	ands	r3, r2
 8009294:	608b      	str	r3, [r1, #8]
}
 8009296:	bf00      	nop
 8009298:	370c      	adds	r7, #12
 800929a:	46bd      	mov	sp, r7
 800929c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092a0:	4770      	bx	lr
 80092a2:	bf00      	nop
 80092a4:	40010400 	.word	0x40010400

080092a8 <LL_EXTI_DisableRisingTrig_32_63>:
{
 80092a8:	b480      	push	{r7}
 80092aa:	b083      	sub	sp, #12
 80092ac:	af00      	add	r7, sp, #0
 80092ae:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR2, ExtiLine);
 80092b0:	4b06      	ldr	r3, [pc, #24]	; (80092cc <LL_EXTI_DisableRisingTrig_32_63+0x24>)
 80092b2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80092b4:	687b      	ldr	r3, [r7, #4]
 80092b6:	43db      	mvns	r3, r3
 80092b8:	4904      	ldr	r1, [pc, #16]	; (80092cc <LL_EXTI_DisableRisingTrig_32_63+0x24>)
 80092ba:	4013      	ands	r3, r2
 80092bc:	628b      	str	r3, [r1, #40]	; 0x28
}
 80092be:	bf00      	nop
 80092c0:	370c      	adds	r7, #12
 80092c2:	46bd      	mov	sp, r7
 80092c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092c8:	4770      	bx	lr
 80092ca:	bf00      	nop
 80092cc:	40010400 	.word	0x40010400

080092d0 <LL_EXTI_EnableFallingTrig_0_31>:
{
 80092d0:	b480      	push	{r7}
 80092d2:	b083      	sub	sp, #12
 80092d4:	af00      	add	r7, sp, #0
 80092d6:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR1, ExtiLine);
 80092d8:	4b05      	ldr	r3, [pc, #20]	; (80092f0 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 80092da:	68da      	ldr	r2, [r3, #12]
 80092dc:	4904      	ldr	r1, [pc, #16]	; (80092f0 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 80092de:	687b      	ldr	r3, [r7, #4]
 80092e0:	4313      	orrs	r3, r2
 80092e2:	60cb      	str	r3, [r1, #12]
}
 80092e4:	bf00      	nop
 80092e6:	370c      	adds	r7, #12
 80092e8:	46bd      	mov	sp, r7
 80092ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092ee:	4770      	bx	lr
 80092f0:	40010400 	.word	0x40010400

080092f4 <LL_EXTI_EnableFallingTrig_32_63>:
{
 80092f4:	b480      	push	{r7}
 80092f6:	b083      	sub	sp, #12
 80092f8:	af00      	add	r7, sp, #0
 80092fa:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR2, ExtiLine);
 80092fc:	4b05      	ldr	r3, [pc, #20]	; (8009314 <LL_EXTI_EnableFallingTrig_32_63+0x20>)
 80092fe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009300:	4904      	ldr	r1, [pc, #16]	; (8009314 <LL_EXTI_EnableFallingTrig_32_63+0x20>)
 8009302:	687b      	ldr	r3, [r7, #4]
 8009304:	4313      	orrs	r3, r2
 8009306:	62cb      	str	r3, [r1, #44]	; 0x2c
}
 8009308:	bf00      	nop
 800930a:	370c      	adds	r7, #12
 800930c:	46bd      	mov	sp, r7
 800930e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009312:	4770      	bx	lr
 8009314:	40010400 	.word	0x40010400

08009318 <LL_EXTI_DisableFallingTrig_0_31>:
{
 8009318:	b480      	push	{r7}
 800931a:	b083      	sub	sp, #12
 800931c:	af00      	add	r7, sp, #0
 800931e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR1, ExtiLine);
 8009320:	4b06      	ldr	r3, [pc, #24]	; (800933c <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 8009322:	68da      	ldr	r2, [r3, #12]
 8009324:	687b      	ldr	r3, [r7, #4]
 8009326:	43db      	mvns	r3, r3
 8009328:	4904      	ldr	r1, [pc, #16]	; (800933c <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 800932a:	4013      	ands	r3, r2
 800932c:	60cb      	str	r3, [r1, #12]
}
 800932e:	bf00      	nop
 8009330:	370c      	adds	r7, #12
 8009332:	46bd      	mov	sp, r7
 8009334:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009338:	4770      	bx	lr
 800933a:	bf00      	nop
 800933c:	40010400 	.word	0x40010400

08009340 <LL_EXTI_DisableFallingTrig_32_63>:
{
 8009340:	b480      	push	{r7}
 8009342:	b083      	sub	sp, #12
 8009344:	af00      	add	r7, sp, #0
 8009346:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR2, ExtiLine);
 8009348:	4b06      	ldr	r3, [pc, #24]	; (8009364 <LL_EXTI_DisableFallingTrig_32_63+0x24>)
 800934a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800934c:	687b      	ldr	r3, [r7, #4]
 800934e:	43db      	mvns	r3, r3
 8009350:	4904      	ldr	r1, [pc, #16]	; (8009364 <LL_EXTI_DisableFallingTrig_32_63+0x24>)
 8009352:	4013      	ands	r3, r2
 8009354:	62cb      	str	r3, [r1, #44]	; 0x2c
}
 8009356:	bf00      	nop
 8009358:	370c      	adds	r7, #12
 800935a:	46bd      	mov	sp, r7
 800935c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009360:	4770      	bx	lr
 8009362:	bf00      	nop
 8009364:	40010400 	.word	0x40010400

08009368 <LL_EXTI_ClearFlag_0_31>:
{
 8009368:	b480      	push	{r7}
 800936a:	b083      	sub	sp, #12
 800936c:	af00      	add	r7, sp, #0
 800936e:	6078      	str	r0, [r7, #4]
  WRITE_REG(EXTI->PR1, ExtiLine);
 8009370:	4a04      	ldr	r2, [pc, #16]	; (8009384 <LL_EXTI_ClearFlag_0_31+0x1c>)
 8009372:	687b      	ldr	r3, [r7, #4]
 8009374:	6153      	str	r3, [r2, #20]
}
 8009376:	bf00      	nop
 8009378:	370c      	adds	r7, #12
 800937a:	46bd      	mov	sp, r7
 800937c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009380:	4770      	bx	lr
 8009382:	bf00      	nop
 8009384:	40010400 	.word	0x40010400

08009388 <LL_EXTI_ClearFlag_32_63>:
  *         @arg @ref LL_EXTI_LINE_41
  * @note   (*): Available in some devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_ClearFlag_32_63(uint32_t ExtiLine)
{
 8009388:	b480      	push	{r7}
 800938a:	b083      	sub	sp, #12
 800938c:	af00      	add	r7, sp, #0
 800938e:	6078      	str	r0, [r7, #4]
  WRITE_REG(EXTI->PR2, ExtiLine);
 8009390:	4a04      	ldr	r2, [pc, #16]	; (80093a4 <LL_EXTI_ClearFlag_32_63+0x1c>)
 8009392:	687b      	ldr	r3, [r7, #4]
 8009394:	6353      	str	r3, [r2, #52]	; 0x34
}
 8009396:	bf00      	nop
 8009398:	370c      	adds	r7, #12
 800939a:	46bd      	mov	sp, r7
 800939c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093a0:	4770      	bx	lr
 80093a2:	bf00      	nop
 80093a4:	40010400 	.word	0x40010400

080093a8 <HAL_COMP_Init>:
  *         To unlock the configuration, perform a system reset.
  * @param  hcomp  COMP handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_COMP_Init(COMP_HandleTypeDef *hcomp)
{
 80093a8:	b580      	push	{r7, lr}
 80093aa:	b088      	sub	sp, #32
 80093ac:	af00      	add	r7, sp, #0
 80093ae:	6078      	str	r0, [r7, #4]
  uint32_t tmp_csr;
  uint32_t exti_line;
  uint32_t comp_voltage_scaler_initialized; /* Value "0" if comparator voltage scaler is not initialized */
  __IO uint32_t wait_loop_index = 0UL;
 80093b0:	2300      	movs	r3, #0
 80093b2:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef status = HAL_OK;
 80093b4:	2300      	movs	r3, #0
 80093b6:	77fb      	strb	r3, [r7, #31]

  /* Check the COMP handle allocation and lock status */
  if(hcomp == NULL)
 80093b8:	687b      	ldr	r3, [r7, #4]
 80093ba:	2b00      	cmp	r3, #0
 80093bc:	d102      	bne.n	80093c4 <HAL_COMP_Init+0x1c>
  {
    status = HAL_ERROR;
 80093be:	2301      	movs	r3, #1
 80093c0:	77fb      	strb	r3, [r7, #31]
 80093c2:	e180      	b.n	80096c6 <HAL_COMP_Init+0x31e>
  }
  else if(__HAL_COMP_IS_LOCKED(hcomp))
 80093c4:	687b      	ldr	r3, [r7, #4]
 80093c6:	681b      	ldr	r3, [r3, #0]
 80093c8:	681b      	ldr	r3, [r3, #0]
 80093ca:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80093ce:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80093d2:	d102      	bne.n	80093da <HAL_COMP_Init+0x32>
  {
    status = HAL_ERROR;
 80093d4:	2301      	movs	r3, #1
 80093d6:	77fb      	strb	r3, [r7, #31]
 80093d8:	e175      	b.n	80096c6 <HAL_COMP_Init+0x31e>
    assert_param(IS_COMP_OUTPUTPOL(hcomp->Init.OutputPol));
    assert_param(IS_COMP_HYSTERESIS(hcomp->Init.Hysteresis));
    assert_param(IS_COMP_BLANKINGSRC_INSTANCE(hcomp->Instance, hcomp->Init.BlankingSrce));
    assert_param(IS_COMP_TRIGGERMODE(hcomp->Init.TriggerMode));

    if(hcomp->State == HAL_COMP_STATE_RESET)
 80093da:	687b      	ldr	r3, [r7, #4]
 80093dc:	7f5b      	ldrb	r3, [r3, #29]
 80093de:	b2db      	uxtb	r3, r3
 80093e0:	2b00      	cmp	r3, #0
 80093e2:	d108      	bne.n	80093f6 <HAL_COMP_Init+0x4e>
    {
      /* Allocate lock resource and initialize it */
      hcomp->Lock = HAL_UNLOCKED;
 80093e4:	687b      	ldr	r3, [r7, #4]
 80093e6:	2200      	movs	r2, #0
 80093e8:	771a      	strb	r2, [r3, #28]

      /* Set COMP error code to none */
      COMP_CLEAR_ERRORCODE(hcomp);
 80093ea:	687b      	ldr	r3, [r7, #4]
 80093ec:	2200      	movs	r2, #0
 80093ee:	621a      	str	r2, [r3, #32]
#else
      /* Init the low level hardware */
      /* Note: Internal control clock of the comparators must                 */
      /*       be enabled in "HAL_COMP_MspInit()"                             */
      /*       using "__HAL_RCC_SYSCFG_CLK_ENABLE()".                         */
      HAL_COMP_MspInit(hcomp);
 80093f0:	6878      	ldr	r0, [r7, #4]
 80093f2:	f7fd f9d3 	bl	800679c <HAL_COMP_MspInit>
#endif /* USE_HAL_COMP_REGISTER_CALLBACKS */
    }

    /* Memorize voltage scaler state before initialization */
    comp_voltage_scaler_initialized = READ_BIT(hcomp->Instance->CSR, COMP_CSR_SCALEN);
 80093f6:	687b      	ldr	r3, [r7, #4]
 80093f8:	681b      	ldr	r3, [r3, #0]
 80093fa:	681b      	ldr	r3, [r3, #0]
 80093fc:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8009400:	61bb      	str	r3, [r7, #24]

    /* Set COMP parameters */
    tmp_csr = (  hcomp->Init.InputMinus
 8009402:	687b      	ldr	r3, [r7, #4]
 8009404:	689a      	ldr	r2, [r3, #8]
               | hcomp->Init.InputPlus
 8009406:	687b      	ldr	r3, [r7, #4]
 8009408:	685b      	ldr	r3, [r3, #4]
 800940a:	431a      	orrs	r2, r3
               | hcomp->Init.BlankingSrce
 800940c:	687b      	ldr	r3, [r7, #4]
 800940e:	695b      	ldr	r3, [r3, #20]
 8009410:	431a      	orrs	r2, r3
               | hcomp->Init.Hysteresis
 8009412:	687b      	ldr	r3, [r7, #4]
 8009414:	68db      	ldr	r3, [r3, #12]
 8009416:	431a      	orrs	r2, r3
               | hcomp->Init.OutputPol
 8009418:	687b      	ldr	r3, [r7, #4]
 800941a:	691b      	ldr	r3, [r3, #16]
    tmp_csr = (  hcomp->Init.InputMinus
 800941c:	4313      	orrs	r3, r2
 800941e:	617b      	str	r3, [r7, #20]
              );

    /* Set parameters in COMP register */
    /* Note: Update all bits except read-only, lock and enable bits */
    MODIFY_REG(hcomp->Instance->CSR,
 8009420:	687b      	ldr	r3, [r7, #4]
 8009422:	681b      	ldr	r3, [r3, #0]
 8009424:	681a      	ldr	r2, [r3, #0]
 8009426:	4b98      	ldr	r3, [pc, #608]	; (8009688 <HAL_COMP_Init+0x2e0>)
 8009428:	4013      	ands	r3, r2
 800942a:	687a      	ldr	r2, [r7, #4]
 800942c:	6812      	ldr	r2, [r2, #0]
 800942e:	6979      	ldr	r1, [r7, #20]
 8009430:	430b      	orrs	r3, r1
 8009432:	6013      	str	r3, [r2, #0]
               tmp_csr
              );

    /* Delay for COMP scaler bridge voltage stabilization */
    /* Apply the delay if voltage scaler bridge is required and not already enabled */
    if ((READ_BIT(hcomp->Instance->CSR, COMP_CSR_SCALEN) != 0UL) &&
 8009434:	687b      	ldr	r3, [r7, #4]
 8009436:	681b      	ldr	r3, [r3, #0]
 8009438:	681b      	ldr	r3, [r3, #0]
 800943a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800943e:	2b00      	cmp	r3, #0
 8009440:	d015      	beq.n	800946e <HAL_COMP_Init+0xc6>
 8009442:	69bb      	ldr	r3, [r7, #24]
 8009444:	2b00      	cmp	r3, #0
 8009446:	d112      	bne.n	800946e <HAL_COMP_Init+0xc6>
    {
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((COMP_DELAY_VOLTAGE_SCALER_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 8009448:	4b90      	ldr	r3, [pc, #576]	; (800968c <HAL_COMP_Init+0x2e4>)
 800944a:	681b      	ldr	r3, [r3, #0]
 800944c:	099b      	lsrs	r3, r3, #6
 800944e:	4a90      	ldr	r2, [pc, #576]	; (8009690 <HAL_COMP_Init+0x2e8>)
 8009450:	fba2 2303 	umull	r2, r3, r2, r3
 8009454:	099a      	lsrs	r2, r3, #6
 8009456:	4613      	mov	r3, r2
 8009458:	009b      	lsls	r3, r3, #2
 800945a:	4413      	add	r3, r2
 800945c:	009b      	lsls	r3, r3, #2
 800945e:	60fb      	str	r3, [r7, #12]
      while(wait_loop_index != 0UL)
 8009460:	e002      	b.n	8009468 <HAL_COMP_Init+0xc0>
      {
        wait_loop_index--;
 8009462:	68fb      	ldr	r3, [r7, #12]
 8009464:	3b01      	subs	r3, #1
 8009466:	60fb      	str	r3, [r7, #12]
      while(wait_loop_index != 0UL)
 8009468:	68fb      	ldr	r3, [r7, #12]
 800946a:	2b00      	cmp	r3, #0
 800946c:	d1f9      	bne.n	8009462 <HAL_COMP_Init+0xba>
      }
    }

    /* Get the EXTI line corresponding to the selected COMP instance */
    exti_line = COMP_GET_EXTI_LINE(hcomp->Instance);
 800946e:	687b      	ldr	r3, [r7, #4]
 8009470:	681b      	ldr	r3, [r3, #0]
 8009472:	4a88      	ldr	r2, [pc, #544]	; (8009694 <HAL_COMP_Init+0x2ec>)
 8009474:	4293      	cmp	r3, r2
 8009476:	d028      	beq.n	80094ca <HAL_COMP_Init+0x122>
 8009478:	687b      	ldr	r3, [r7, #4]
 800947a:	681b      	ldr	r3, [r3, #0]
 800947c:	4a86      	ldr	r2, [pc, #536]	; (8009698 <HAL_COMP_Init+0x2f0>)
 800947e:	4293      	cmp	r3, r2
 8009480:	d020      	beq.n	80094c4 <HAL_COMP_Init+0x11c>
 8009482:	687b      	ldr	r3, [r7, #4]
 8009484:	681b      	ldr	r3, [r3, #0]
 8009486:	4a85      	ldr	r2, [pc, #532]	; (800969c <HAL_COMP_Init+0x2f4>)
 8009488:	4293      	cmp	r3, r2
 800948a:	d018      	beq.n	80094be <HAL_COMP_Init+0x116>
 800948c:	687b      	ldr	r3, [r7, #4]
 800948e:	681b      	ldr	r3, [r3, #0]
 8009490:	4a83      	ldr	r2, [pc, #524]	; (80096a0 <HAL_COMP_Init+0x2f8>)
 8009492:	4293      	cmp	r3, r2
 8009494:	d010      	beq.n	80094b8 <HAL_COMP_Init+0x110>
 8009496:	687b      	ldr	r3, [r7, #4]
 8009498:	681b      	ldr	r3, [r3, #0]
 800949a:	4a82      	ldr	r2, [pc, #520]	; (80096a4 <HAL_COMP_Init+0x2fc>)
 800949c:	4293      	cmp	r3, r2
 800949e:	d008      	beq.n	80094b2 <HAL_COMP_Init+0x10a>
 80094a0:	687b      	ldr	r3, [r7, #4]
 80094a2:	681b      	ldr	r3, [r3, #0]
 80094a4:	4a80      	ldr	r2, [pc, #512]	; (80096a8 <HAL_COMP_Init+0x300>)
 80094a6:	4293      	cmp	r3, r2
 80094a8:	d101      	bne.n	80094ae <HAL_COMP_Init+0x106>
 80094aa:	2301      	movs	r3, #1
 80094ac:	e00f      	b.n	80094ce <HAL_COMP_Init+0x126>
 80094ae:	2302      	movs	r3, #2
 80094b0:	e00d      	b.n	80094ce <HAL_COMP_Init+0x126>
 80094b2:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 80094b6:	e00a      	b.n	80094ce <HAL_COMP_Init+0x126>
 80094b8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80094bc:	e007      	b.n	80094ce <HAL_COMP_Init+0x126>
 80094be:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 80094c2:	e004      	b.n	80094ce <HAL_COMP_Init+0x126>
 80094c4:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80094c8:	e001      	b.n	80094ce <HAL_COMP_Init+0x126>
 80094ca:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80094ce:	613b      	str	r3, [r7, #16]

    /* Manage EXTI settings */
    if((hcomp->Init.TriggerMode & (COMP_EXTI_IT | COMP_EXTI_EVENT)) != 0UL)
 80094d0:	687b      	ldr	r3, [r7, #4]
 80094d2:	699b      	ldr	r3, [r3, #24]
 80094d4:	f003 0303 	and.w	r3, r3, #3
 80094d8:	2b00      	cmp	r3, #0
 80094da:	f000 80b6 	beq.w	800964a <HAL_COMP_Init+0x2a2>
    {
      /* Configure EXTI rising edge */
      if((hcomp->Init.TriggerMode & COMP_EXTI_RISING) != 0UL)
 80094de:	687b      	ldr	r3, [r7, #4]
 80094e0:	699b      	ldr	r3, [r3, #24]
 80094e2:	f003 0310 	and.w	r3, r3, #16
 80094e6:	2b00      	cmp	r3, #0
 80094e8:	d011      	beq.n	800950e <HAL_COMP_Init+0x166>
      {
#if defined(STM32G474xx) || defined(STM32G484xx) || defined(STM32G473xx) || defined(STM32G483xx)
        if((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 80094ea:	687b      	ldr	r3, [r7, #4]
 80094ec:	681b      	ldr	r3, [r3, #0]
 80094ee:	4a6e      	ldr	r2, [pc, #440]	; (80096a8 <HAL_COMP_Init+0x300>)
 80094f0:	4293      	cmp	r3, r2
 80094f2:	d004      	beq.n	80094fe <HAL_COMP_Init+0x156>
 80094f4:	687b      	ldr	r3, [r7, #4]
 80094f6:	681b      	ldr	r3, [r3, #0]
 80094f8:	4a6c      	ldr	r2, [pc, #432]	; (80096ac <HAL_COMP_Init+0x304>)
 80094fa:	4293      	cmp	r3, r2
 80094fc:	d103      	bne.n	8009506 <HAL_COMP_Init+0x15e>
        {
          LL_EXTI_EnableRisingTrig_32_63(exti_line);
 80094fe:	6938      	ldr	r0, [r7, #16]
 8009500:	f7ff feac 	bl	800925c <LL_EXTI_EnableRisingTrig_32_63>
 8009504:	e014      	b.n	8009530 <HAL_COMP_Init+0x188>
        }
        else
        {
          LL_EXTI_EnableRisingTrig_0_31(exti_line);
 8009506:	6938      	ldr	r0, [r7, #16]
 8009508:	f7ff fe96 	bl	8009238 <LL_EXTI_EnableRisingTrig_0_31>
 800950c:	e010      	b.n	8009530 <HAL_COMP_Init+0x188>
#endif
      }
      else
      {
#if defined(STM32G474xx) || defined(STM32G484xx) || defined(STM32G473xx) || defined(STM32G483xx)
        if((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 800950e:	687b      	ldr	r3, [r7, #4]
 8009510:	681b      	ldr	r3, [r3, #0]
 8009512:	4a65      	ldr	r2, [pc, #404]	; (80096a8 <HAL_COMP_Init+0x300>)
 8009514:	4293      	cmp	r3, r2
 8009516:	d004      	beq.n	8009522 <HAL_COMP_Init+0x17a>
 8009518:	687b      	ldr	r3, [r7, #4]
 800951a:	681b      	ldr	r3, [r3, #0]
 800951c:	4a63      	ldr	r2, [pc, #396]	; (80096ac <HAL_COMP_Init+0x304>)
 800951e:	4293      	cmp	r3, r2
 8009520:	d103      	bne.n	800952a <HAL_COMP_Init+0x182>
        {
          LL_EXTI_DisableRisingTrig_32_63(exti_line);
 8009522:	6938      	ldr	r0, [r7, #16]
 8009524:	f7ff fec0 	bl	80092a8 <LL_EXTI_DisableRisingTrig_32_63>
 8009528:	e002      	b.n	8009530 <HAL_COMP_Init+0x188>
        }
        else
        {
          LL_EXTI_DisableRisingTrig_0_31(exti_line);
 800952a:	6938      	ldr	r0, [r7, #16]
 800952c:	f7ff fea8 	bl	8009280 <LL_EXTI_DisableRisingTrig_0_31>
        LL_EXTI_DisableRisingTrig_0_31(exti_line);
#endif
      }

      /* Configure EXTI falling edge */
      if((hcomp->Init.TriggerMode & COMP_EXTI_FALLING) != 0UL)
 8009530:	687b      	ldr	r3, [r7, #4]
 8009532:	699b      	ldr	r3, [r3, #24]
 8009534:	f003 0320 	and.w	r3, r3, #32
 8009538:	2b00      	cmp	r3, #0
 800953a:	d011      	beq.n	8009560 <HAL_COMP_Init+0x1b8>
      {
#if defined(STM32G474xx) || defined(STM32G484xx) || defined(STM32G473xx) || defined(STM32G483xx)
        if((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 800953c:	687b      	ldr	r3, [r7, #4]
 800953e:	681b      	ldr	r3, [r3, #0]
 8009540:	4a59      	ldr	r2, [pc, #356]	; (80096a8 <HAL_COMP_Init+0x300>)
 8009542:	4293      	cmp	r3, r2
 8009544:	d004      	beq.n	8009550 <HAL_COMP_Init+0x1a8>
 8009546:	687b      	ldr	r3, [r7, #4]
 8009548:	681b      	ldr	r3, [r3, #0]
 800954a:	4a58      	ldr	r2, [pc, #352]	; (80096ac <HAL_COMP_Init+0x304>)
 800954c:	4293      	cmp	r3, r2
 800954e:	d103      	bne.n	8009558 <HAL_COMP_Init+0x1b0>
        {
          LL_EXTI_EnableFallingTrig_32_63(exti_line);
 8009550:	6938      	ldr	r0, [r7, #16]
 8009552:	f7ff fecf 	bl	80092f4 <LL_EXTI_EnableFallingTrig_32_63>
 8009556:	e014      	b.n	8009582 <HAL_COMP_Init+0x1da>
        }
        else
        {
          LL_EXTI_EnableFallingTrig_0_31(exti_line);
 8009558:	6938      	ldr	r0, [r7, #16]
 800955a:	f7ff feb9 	bl	80092d0 <LL_EXTI_EnableFallingTrig_0_31>
 800955e:	e010      	b.n	8009582 <HAL_COMP_Init+0x1da>
#endif
      }
      else
      {
#if defined(STM32G474xx) || defined(STM32G484xx) || defined(STM32G473xx) || defined(STM32G483xx)
        if((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 8009560:	687b      	ldr	r3, [r7, #4]
 8009562:	681b      	ldr	r3, [r3, #0]
 8009564:	4a50      	ldr	r2, [pc, #320]	; (80096a8 <HAL_COMP_Init+0x300>)
 8009566:	4293      	cmp	r3, r2
 8009568:	d004      	beq.n	8009574 <HAL_COMP_Init+0x1cc>
 800956a:	687b      	ldr	r3, [r7, #4]
 800956c:	681b      	ldr	r3, [r3, #0]
 800956e:	4a4f      	ldr	r2, [pc, #316]	; (80096ac <HAL_COMP_Init+0x304>)
 8009570:	4293      	cmp	r3, r2
 8009572:	d103      	bne.n	800957c <HAL_COMP_Init+0x1d4>
        {
          LL_EXTI_DisableFallingTrig_32_63(exti_line);
 8009574:	6938      	ldr	r0, [r7, #16]
 8009576:	f7ff fee3 	bl	8009340 <LL_EXTI_DisableFallingTrig_32_63>
 800957a:	e002      	b.n	8009582 <HAL_COMP_Init+0x1da>
        }
        else
        {
          LL_EXTI_DisableFallingTrig_0_31(exti_line);
 800957c:	6938      	ldr	r0, [r7, #16]
 800957e:	f7ff fecb 	bl	8009318 <LL_EXTI_DisableFallingTrig_0_31>
#endif
      }

      /* Clear COMP EXTI pending bit (if any) */
#if defined(STM32G474xx) || defined(STM32G484xx) || defined(STM32G473xx) || defined(STM32G483xx)
      if((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 8009582:	687b      	ldr	r3, [r7, #4]
 8009584:	681b      	ldr	r3, [r3, #0]
 8009586:	4a48      	ldr	r2, [pc, #288]	; (80096a8 <HAL_COMP_Init+0x300>)
 8009588:	4293      	cmp	r3, r2
 800958a:	d004      	beq.n	8009596 <HAL_COMP_Init+0x1ee>
 800958c:	687b      	ldr	r3, [r7, #4]
 800958e:	681b      	ldr	r3, [r3, #0]
 8009590:	4a46      	ldr	r2, [pc, #280]	; (80096ac <HAL_COMP_Init+0x304>)
 8009592:	4293      	cmp	r3, r2
 8009594:	d103      	bne.n	800959e <HAL_COMP_Init+0x1f6>
      {
        LL_EXTI_ClearFlag_32_63(exti_line);
 8009596:	6938      	ldr	r0, [r7, #16]
 8009598:	f7ff fef6 	bl	8009388 <LL_EXTI_ClearFlag_32_63>
 800959c:	e002      	b.n	80095a4 <HAL_COMP_Init+0x1fc>
      }
      else
      {
        LL_EXTI_ClearFlag_0_31(exti_line);
 800959e:	6938      	ldr	r0, [r7, #16]
 80095a0:	f7ff fee2 	bl	8009368 <LL_EXTI_ClearFlag_0_31>
#else
      LL_EXTI_ClearFlag_0_31(exti_line);
#endif

      /* Configure EXTI event mode */
      if((hcomp->Init.TriggerMode & COMP_EXTI_EVENT) != 0UL)
 80095a4:	687b      	ldr	r3, [r7, #4]
 80095a6:	699b      	ldr	r3, [r3, #24]
 80095a8:	f003 0302 	and.w	r3, r3, #2
 80095ac:	2b00      	cmp	r3, #0
 80095ae:	d011      	beq.n	80095d4 <HAL_COMP_Init+0x22c>
      {
#if defined(STM32G474xx) || defined(STM32G484xx) || defined(STM32G473xx) || defined(STM32G483xx)
        if((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 80095b0:	687b      	ldr	r3, [r7, #4]
 80095b2:	681b      	ldr	r3, [r3, #0]
 80095b4:	4a3c      	ldr	r2, [pc, #240]	; (80096a8 <HAL_COMP_Init+0x300>)
 80095b6:	4293      	cmp	r3, r2
 80095b8:	d004      	beq.n	80095c4 <HAL_COMP_Init+0x21c>
 80095ba:	687b      	ldr	r3, [r7, #4]
 80095bc:	681b      	ldr	r3, [r3, #0]
 80095be:	4a3b      	ldr	r2, [pc, #236]	; (80096ac <HAL_COMP_Init+0x304>)
 80095c0:	4293      	cmp	r3, r2
 80095c2:	d103      	bne.n	80095cc <HAL_COMP_Init+0x224>
        {
          LL_EXTI_EnableEvent_32_63(exti_line);
 80095c4:	6938      	ldr	r0, [r7, #16]
 80095c6:	f7ff fdfd 	bl	80091c4 <LL_EXTI_EnableEvent_32_63>
 80095ca:	e014      	b.n	80095f6 <HAL_COMP_Init+0x24e>
        }
        else
        {
          LL_EXTI_EnableEvent_0_31(exti_line);
 80095cc:	6938      	ldr	r0, [r7, #16]
 80095ce:	f7ff fde7 	bl	80091a0 <LL_EXTI_EnableEvent_0_31>
 80095d2:	e010      	b.n	80095f6 <HAL_COMP_Init+0x24e>
#endif
      }
      else
      {
#if defined(STM32G474xx) || defined(STM32G484xx) || defined(STM32G473xx) || defined(STM32G483xx)
        if((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 80095d4:	687b      	ldr	r3, [r7, #4]
 80095d6:	681b      	ldr	r3, [r3, #0]
 80095d8:	4a33      	ldr	r2, [pc, #204]	; (80096a8 <HAL_COMP_Init+0x300>)
 80095da:	4293      	cmp	r3, r2
 80095dc:	d004      	beq.n	80095e8 <HAL_COMP_Init+0x240>
 80095de:	687b      	ldr	r3, [r7, #4]
 80095e0:	681b      	ldr	r3, [r3, #0]
 80095e2:	4a32      	ldr	r2, [pc, #200]	; (80096ac <HAL_COMP_Init+0x304>)
 80095e4:	4293      	cmp	r3, r2
 80095e6:	d103      	bne.n	80095f0 <HAL_COMP_Init+0x248>
        {
          LL_EXTI_DisableEvent_32_63(exti_line);
 80095e8:	6938      	ldr	r0, [r7, #16]
 80095ea:	f7ff fe11 	bl	8009210 <LL_EXTI_DisableEvent_32_63>
 80095ee:	e002      	b.n	80095f6 <HAL_COMP_Init+0x24e>
        }
        else
        {
          LL_EXTI_DisableEvent_0_31(exti_line);
 80095f0:	6938      	ldr	r0, [r7, #16]
 80095f2:	f7ff fdf9 	bl	80091e8 <LL_EXTI_DisableEvent_0_31>
        LL_EXTI_DisableEvent_0_31(exti_line);
#endif
      }

      /* Configure EXTI interrupt mode */
      if((hcomp->Init.TriggerMode & COMP_EXTI_IT) != 0UL)
 80095f6:	687b      	ldr	r3, [r7, #4]
 80095f8:	699b      	ldr	r3, [r3, #24]
 80095fa:	f003 0301 	and.w	r3, r3, #1
 80095fe:	2b00      	cmp	r3, #0
 8009600:	d011      	beq.n	8009626 <HAL_COMP_Init+0x27e>
      {
#if defined(STM32G474xx) || defined(STM32G484xx) || defined(STM32G473xx) || defined(STM32G483xx)
        if((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 8009602:	687b      	ldr	r3, [r7, #4]
 8009604:	681b      	ldr	r3, [r3, #0]
 8009606:	4a28      	ldr	r2, [pc, #160]	; (80096a8 <HAL_COMP_Init+0x300>)
 8009608:	4293      	cmp	r3, r2
 800960a:	d004      	beq.n	8009616 <HAL_COMP_Init+0x26e>
 800960c:	687b      	ldr	r3, [r7, #4]
 800960e:	681b      	ldr	r3, [r3, #0]
 8009610:	4a26      	ldr	r2, [pc, #152]	; (80096ac <HAL_COMP_Init+0x304>)
 8009612:	4293      	cmp	r3, r2
 8009614:	d103      	bne.n	800961e <HAL_COMP_Init+0x276>
        {
          LL_EXTI_EnableIT_32_63(exti_line);
 8009616:	6938      	ldr	r0, [r7, #16]
 8009618:	f7ff fd88 	bl	800912c <LL_EXTI_EnableIT_32_63>
 800961c:	e04b      	b.n	80096b6 <HAL_COMP_Init+0x30e>
        }
        else
        {
          LL_EXTI_EnableIT_0_31(exti_line);
 800961e:	6938      	ldr	r0, [r7, #16]
 8009620:	f7ff fd72 	bl	8009108 <LL_EXTI_EnableIT_0_31>
 8009624:	e047      	b.n	80096b6 <HAL_COMP_Init+0x30e>
#endif
      }
      else
      {
#if defined(STM32G474xx) || defined(STM32G484xx) || defined(STM32G473xx) || defined(STM32G483xx)
        if((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 8009626:	687b      	ldr	r3, [r7, #4]
 8009628:	681b      	ldr	r3, [r3, #0]
 800962a:	4a1f      	ldr	r2, [pc, #124]	; (80096a8 <HAL_COMP_Init+0x300>)
 800962c:	4293      	cmp	r3, r2
 800962e:	d004      	beq.n	800963a <HAL_COMP_Init+0x292>
 8009630:	687b      	ldr	r3, [r7, #4]
 8009632:	681b      	ldr	r3, [r3, #0]
 8009634:	4a1d      	ldr	r2, [pc, #116]	; (80096ac <HAL_COMP_Init+0x304>)
 8009636:	4293      	cmp	r3, r2
 8009638:	d103      	bne.n	8009642 <HAL_COMP_Init+0x29a>
        {
          LL_EXTI_DisableIT_32_63(exti_line);
 800963a:	6938      	ldr	r0, [r7, #16]
 800963c:	f7ff fd9c 	bl	8009178 <LL_EXTI_DisableIT_32_63>
 8009640:	e039      	b.n	80096b6 <HAL_COMP_Init+0x30e>
        }
        else
        {
          LL_EXTI_DisableIT_0_31(exti_line);
 8009642:	6938      	ldr	r0, [r7, #16]
 8009644:	f7ff fd84 	bl	8009150 <LL_EXTI_DisableIT_0_31>
 8009648:	e035      	b.n	80096b6 <HAL_COMP_Init+0x30e>
    }
    else
    {
      /* Disable EXTI event mode */
#if defined(STM32G474xx) || defined(STM32G484xx) || defined(STM32G473xx) || defined(STM32G483xx)
      if((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 800964a:	687b      	ldr	r3, [r7, #4]
 800964c:	681b      	ldr	r3, [r3, #0]
 800964e:	4a16      	ldr	r2, [pc, #88]	; (80096a8 <HAL_COMP_Init+0x300>)
 8009650:	4293      	cmp	r3, r2
 8009652:	d004      	beq.n	800965e <HAL_COMP_Init+0x2b6>
 8009654:	687b      	ldr	r3, [r7, #4]
 8009656:	681b      	ldr	r3, [r3, #0]
 8009658:	4a14      	ldr	r2, [pc, #80]	; (80096ac <HAL_COMP_Init+0x304>)
 800965a:	4293      	cmp	r3, r2
 800965c:	d103      	bne.n	8009666 <HAL_COMP_Init+0x2be>
      {
        LL_EXTI_DisableEvent_32_63(exti_line);
 800965e:	6938      	ldr	r0, [r7, #16]
 8009660:	f7ff fdd6 	bl	8009210 <LL_EXTI_DisableEvent_32_63>
 8009664:	e002      	b.n	800966c <HAL_COMP_Init+0x2c4>
      }
      else
      {
        LL_EXTI_DisableEvent_0_31(exti_line);
 8009666:	6938      	ldr	r0, [r7, #16]
 8009668:	f7ff fdbe 	bl	80091e8 <LL_EXTI_DisableEvent_0_31>
      LL_EXTI_DisableEvent_0_31(exti_line);
#endif

      /* Disable EXTI interrupt mode */
#if defined(STM32G474xx) || defined(STM32G484xx) || defined(STM32G473xx) || defined(STM32G483xx)
      if((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 800966c:	687b      	ldr	r3, [r7, #4]
 800966e:	681b      	ldr	r3, [r3, #0]
 8009670:	4a0d      	ldr	r2, [pc, #52]	; (80096a8 <HAL_COMP_Init+0x300>)
 8009672:	4293      	cmp	r3, r2
 8009674:	d004      	beq.n	8009680 <HAL_COMP_Init+0x2d8>
 8009676:	687b      	ldr	r3, [r7, #4]
 8009678:	681b      	ldr	r3, [r3, #0]
 800967a:	4a0c      	ldr	r2, [pc, #48]	; (80096ac <HAL_COMP_Init+0x304>)
 800967c:	4293      	cmp	r3, r2
 800967e:	d117      	bne.n	80096b0 <HAL_COMP_Init+0x308>
      {
        LL_EXTI_DisableIT_32_63(exti_line);
 8009680:	6938      	ldr	r0, [r7, #16]
 8009682:	f7ff fd79 	bl	8009178 <LL_EXTI_DisableIT_32_63>
 8009686:	e016      	b.n	80096b6 <HAL_COMP_Init+0x30e>
 8009688:	ff007e0f 	.word	0xff007e0f
 800968c:	20000ca8 	.word	0x20000ca8
 8009690:	053e2d63 	.word	0x053e2d63
 8009694:	40010200 	.word	0x40010200
 8009698:	40010204 	.word	0x40010204
 800969c:	40010208 	.word	0x40010208
 80096a0:	4001020c 	.word	0x4001020c
 80096a4:	40010210 	.word	0x40010210
 80096a8:	40010214 	.word	0x40010214
 80096ac:	40010218 	.word	0x40010218
      }
      else
      {
        LL_EXTI_DisableIT_0_31(exti_line);
 80096b0:	6938      	ldr	r0, [r7, #16]
 80096b2:	f7ff fd4d 	bl	8009150 <LL_EXTI_DisableIT_0_31>
    }

    /* Set HAL COMP handle state */
    /* Note: Transition from state reset to state ready,                      */
    /*       otherwise (coming from state ready or busy) no state update.     */
    if (hcomp->State == HAL_COMP_STATE_RESET)
 80096b6:	687b      	ldr	r3, [r7, #4]
 80096b8:	7f5b      	ldrb	r3, [r3, #29]
 80096ba:	b2db      	uxtb	r3, r3
 80096bc:	2b00      	cmp	r3, #0
 80096be:	d102      	bne.n	80096c6 <HAL_COMP_Init+0x31e>
    {
      hcomp->State = HAL_COMP_STATE_READY;
 80096c0:	687b      	ldr	r3, [r7, #4]
 80096c2:	2201      	movs	r2, #1
 80096c4:	775a      	strb	r2, [r3, #29]
    }
  }

  return status;
 80096c6:	7ffb      	ldrb	r3, [r7, #31]
}
 80096c8:	4618      	mov	r0, r3
 80096ca:	3720      	adds	r7, #32
 80096cc:	46bd      	mov	sp, r7
 80096ce:	bd80      	pop	{r7, pc}

080096d0 <__NVIC_SetPriorityGrouping>:
{
 80096d0:	b480      	push	{r7}
 80096d2:	b085      	sub	sp, #20
 80096d4:	af00      	add	r7, sp, #0
 80096d6:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80096d8:	687b      	ldr	r3, [r7, #4]
 80096da:	f003 0307 	and.w	r3, r3, #7
 80096de:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80096e0:	4b0c      	ldr	r3, [pc, #48]	; (8009714 <__NVIC_SetPriorityGrouping+0x44>)
 80096e2:	68db      	ldr	r3, [r3, #12]
 80096e4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80096e6:	68ba      	ldr	r2, [r7, #8]
 80096e8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80096ec:	4013      	ands	r3, r2
 80096ee:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80096f0:	68fb      	ldr	r3, [r7, #12]
 80096f2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80096f4:	68bb      	ldr	r3, [r7, #8]
 80096f6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80096f8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80096fc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8009700:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8009702:	4a04      	ldr	r2, [pc, #16]	; (8009714 <__NVIC_SetPriorityGrouping+0x44>)
 8009704:	68bb      	ldr	r3, [r7, #8]
 8009706:	60d3      	str	r3, [r2, #12]
}
 8009708:	bf00      	nop
 800970a:	3714      	adds	r7, #20
 800970c:	46bd      	mov	sp, r7
 800970e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009712:	4770      	bx	lr
 8009714:	e000ed00 	.word	0xe000ed00

08009718 <__NVIC_GetPriorityGrouping>:
{
 8009718:	b480      	push	{r7}
 800971a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800971c:	4b04      	ldr	r3, [pc, #16]	; (8009730 <__NVIC_GetPriorityGrouping+0x18>)
 800971e:	68db      	ldr	r3, [r3, #12]
 8009720:	0a1b      	lsrs	r3, r3, #8
 8009722:	f003 0307 	and.w	r3, r3, #7
}
 8009726:	4618      	mov	r0, r3
 8009728:	46bd      	mov	sp, r7
 800972a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800972e:	4770      	bx	lr
 8009730:	e000ed00 	.word	0xe000ed00

08009734 <__NVIC_EnableIRQ>:
{
 8009734:	b480      	push	{r7}
 8009736:	b083      	sub	sp, #12
 8009738:	af00      	add	r7, sp, #0
 800973a:	4603      	mov	r3, r0
 800973c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800973e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009742:	2b00      	cmp	r3, #0
 8009744:	db0b      	blt.n	800975e <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8009746:	79fb      	ldrb	r3, [r7, #7]
 8009748:	f003 021f 	and.w	r2, r3, #31
 800974c:	4907      	ldr	r1, [pc, #28]	; (800976c <__NVIC_EnableIRQ+0x38>)
 800974e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009752:	095b      	lsrs	r3, r3, #5
 8009754:	2001      	movs	r0, #1
 8009756:	fa00 f202 	lsl.w	r2, r0, r2
 800975a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800975e:	bf00      	nop
 8009760:	370c      	adds	r7, #12
 8009762:	46bd      	mov	sp, r7
 8009764:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009768:	4770      	bx	lr
 800976a:	bf00      	nop
 800976c:	e000e100 	.word	0xe000e100

08009770 <__NVIC_DisableIRQ>:
{
 8009770:	b480      	push	{r7}
 8009772:	b083      	sub	sp, #12
 8009774:	af00      	add	r7, sp, #0
 8009776:	4603      	mov	r3, r0
 8009778:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800977a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800977e:	2b00      	cmp	r3, #0
 8009780:	db10      	blt.n	80097a4 <__NVIC_DisableIRQ+0x34>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8009782:	79fb      	ldrb	r3, [r7, #7]
 8009784:	f003 021f 	and.w	r2, r3, #31
 8009788:	4909      	ldr	r1, [pc, #36]	; (80097b0 <__NVIC_DisableIRQ+0x40>)
 800978a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800978e:	095b      	lsrs	r3, r3, #5
 8009790:	2001      	movs	r0, #1
 8009792:	fa00 f202 	lsl.w	r2, r0, r2
 8009796:	3320      	adds	r3, #32
 8009798:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 800979c:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 80097a0:	f3bf 8f6f 	isb	sy
}
 80097a4:	bf00      	nop
 80097a6:	370c      	adds	r7, #12
 80097a8:	46bd      	mov	sp, r7
 80097aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097ae:	4770      	bx	lr
 80097b0:	e000e100 	.word	0xe000e100

080097b4 <__NVIC_SetPriority>:
{
 80097b4:	b480      	push	{r7}
 80097b6:	b083      	sub	sp, #12
 80097b8:	af00      	add	r7, sp, #0
 80097ba:	4603      	mov	r3, r0
 80097bc:	6039      	str	r1, [r7, #0]
 80097be:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80097c0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80097c4:	2b00      	cmp	r3, #0
 80097c6:	db0a      	blt.n	80097de <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80097c8:	683b      	ldr	r3, [r7, #0]
 80097ca:	b2da      	uxtb	r2, r3
 80097cc:	490c      	ldr	r1, [pc, #48]	; (8009800 <__NVIC_SetPriority+0x4c>)
 80097ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80097d2:	0112      	lsls	r2, r2, #4
 80097d4:	b2d2      	uxtb	r2, r2
 80097d6:	440b      	add	r3, r1
 80097d8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80097dc:	e00a      	b.n	80097f4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80097de:	683b      	ldr	r3, [r7, #0]
 80097e0:	b2da      	uxtb	r2, r3
 80097e2:	4908      	ldr	r1, [pc, #32]	; (8009804 <__NVIC_SetPriority+0x50>)
 80097e4:	79fb      	ldrb	r3, [r7, #7]
 80097e6:	f003 030f 	and.w	r3, r3, #15
 80097ea:	3b04      	subs	r3, #4
 80097ec:	0112      	lsls	r2, r2, #4
 80097ee:	b2d2      	uxtb	r2, r2
 80097f0:	440b      	add	r3, r1
 80097f2:	761a      	strb	r2, [r3, #24]
}
 80097f4:	bf00      	nop
 80097f6:	370c      	adds	r7, #12
 80097f8:	46bd      	mov	sp, r7
 80097fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097fe:	4770      	bx	lr
 8009800:	e000e100 	.word	0xe000e100
 8009804:	e000ed00 	.word	0xe000ed00

08009808 <NVIC_EncodePriority>:
{
 8009808:	b480      	push	{r7}
 800980a:	b089      	sub	sp, #36	; 0x24
 800980c:	af00      	add	r7, sp, #0
 800980e:	60f8      	str	r0, [r7, #12]
 8009810:	60b9      	str	r1, [r7, #8]
 8009812:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8009814:	68fb      	ldr	r3, [r7, #12]
 8009816:	f003 0307 	and.w	r3, r3, #7
 800981a:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800981c:	69fb      	ldr	r3, [r7, #28]
 800981e:	f1c3 0307 	rsb	r3, r3, #7
 8009822:	2b04      	cmp	r3, #4
 8009824:	bf28      	it	cs
 8009826:	2304      	movcs	r3, #4
 8009828:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800982a:	69fb      	ldr	r3, [r7, #28]
 800982c:	3304      	adds	r3, #4
 800982e:	2b06      	cmp	r3, #6
 8009830:	d902      	bls.n	8009838 <NVIC_EncodePriority+0x30>
 8009832:	69fb      	ldr	r3, [r7, #28]
 8009834:	3b03      	subs	r3, #3
 8009836:	e000      	b.n	800983a <NVIC_EncodePriority+0x32>
 8009838:	2300      	movs	r3, #0
 800983a:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800983c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8009840:	69bb      	ldr	r3, [r7, #24]
 8009842:	fa02 f303 	lsl.w	r3, r2, r3
 8009846:	43da      	mvns	r2, r3
 8009848:	68bb      	ldr	r3, [r7, #8]
 800984a:	401a      	ands	r2, r3
 800984c:	697b      	ldr	r3, [r7, #20]
 800984e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8009850:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8009854:	697b      	ldr	r3, [r7, #20]
 8009856:	fa01 f303 	lsl.w	r3, r1, r3
 800985a:	43d9      	mvns	r1, r3
 800985c:	687b      	ldr	r3, [r7, #4]
 800985e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8009860:	4313      	orrs	r3, r2
}
 8009862:	4618      	mov	r0, r3
 8009864:	3724      	adds	r7, #36	; 0x24
 8009866:	46bd      	mov	sp, r7
 8009868:	f85d 7b04 	ldr.w	r7, [sp], #4
 800986c:	4770      	bx	lr
	...

08009870 <SysTick_Config>:
{
 8009870:	b580      	push	{r7, lr}
 8009872:	b082      	sub	sp, #8
 8009874:	af00      	add	r7, sp, #0
 8009876:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8009878:	687b      	ldr	r3, [r7, #4]
 800987a:	3b01      	subs	r3, #1
 800987c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8009880:	d301      	bcc.n	8009886 <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 8009882:	2301      	movs	r3, #1
 8009884:	e00f      	b.n	80098a6 <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8009886:	4a0a      	ldr	r2, [pc, #40]	; (80098b0 <SysTick_Config+0x40>)
 8009888:	687b      	ldr	r3, [r7, #4]
 800988a:	3b01      	subs	r3, #1
 800988c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800988e:	210f      	movs	r1, #15
 8009890:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8009894:	f7ff ff8e 	bl	80097b4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8009898:	4b05      	ldr	r3, [pc, #20]	; (80098b0 <SysTick_Config+0x40>)
 800989a:	2200      	movs	r2, #0
 800989c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800989e:	4b04      	ldr	r3, [pc, #16]	; (80098b0 <SysTick_Config+0x40>)
 80098a0:	2207      	movs	r2, #7
 80098a2:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 80098a4:	2300      	movs	r3, #0
}
 80098a6:	4618      	mov	r0, r3
 80098a8:	3708      	adds	r7, #8
 80098aa:	46bd      	mov	sp, r7
 80098ac:	bd80      	pop	{r7, pc}
 80098ae:	bf00      	nop
 80098b0:	e000e010 	.word	0xe000e010

080098b4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80098b4:	b580      	push	{r7, lr}
 80098b6:	b082      	sub	sp, #8
 80098b8:	af00      	add	r7, sp, #0
 80098ba:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80098bc:	6878      	ldr	r0, [r7, #4]
 80098be:	f7ff ff07 	bl	80096d0 <__NVIC_SetPriorityGrouping>
}
 80098c2:	bf00      	nop
 80098c4:	3708      	adds	r7, #8
 80098c6:	46bd      	mov	sp, r7
 80098c8:	bd80      	pop	{r7, pc}

080098ca <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80098ca:	b580      	push	{r7, lr}
 80098cc:	b086      	sub	sp, #24
 80098ce:	af00      	add	r7, sp, #0
 80098d0:	4603      	mov	r3, r0
 80098d2:	60b9      	str	r1, [r7, #8]
 80098d4:	607a      	str	r2, [r7, #4]
 80098d6:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80098d8:	f7ff ff1e 	bl	8009718 <__NVIC_GetPriorityGrouping>
 80098dc:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80098de:	687a      	ldr	r2, [r7, #4]
 80098e0:	68b9      	ldr	r1, [r7, #8]
 80098e2:	6978      	ldr	r0, [r7, #20]
 80098e4:	f7ff ff90 	bl	8009808 <NVIC_EncodePriority>
 80098e8:	4602      	mov	r2, r0
 80098ea:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80098ee:	4611      	mov	r1, r2
 80098f0:	4618      	mov	r0, r3
 80098f2:	f7ff ff5f 	bl	80097b4 <__NVIC_SetPriority>
}
 80098f6:	bf00      	nop
 80098f8:	3718      	adds	r7, #24
 80098fa:	46bd      	mov	sp, r7
 80098fc:	bd80      	pop	{r7, pc}

080098fe <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80098fe:	b580      	push	{r7, lr}
 8009900:	b082      	sub	sp, #8
 8009902:	af00      	add	r7, sp, #0
 8009904:	4603      	mov	r3, r0
 8009906:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8009908:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800990c:	4618      	mov	r0, r3
 800990e:	f7ff ff11 	bl	8009734 <__NVIC_EnableIRQ>
}
 8009912:	bf00      	nop
 8009914:	3708      	adds	r7, #8
 8009916:	46bd      	mov	sp, r7
 8009918:	bd80      	pop	{r7, pc}

0800991a <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 800991a:	b580      	push	{r7, lr}
 800991c:	b082      	sub	sp, #8
 800991e:	af00      	add	r7, sp, #0
 8009920:	4603      	mov	r3, r0
 8009922:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8009924:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009928:	4618      	mov	r0, r3
 800992a:	f7ff ff21 	bl	8009770 <__NVIC_DisableIRQ>
}
 800992e:	bf00      	nop
 8009930:	3708      	adds	r7, #8
 8009932:	46bd      	mov	sp, r7
 8009934:	bd80      	pop	{r7, pc}

08009936 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8009936:	b580      	push	{r7, lr}
 8009938:	b082      	sub	sp, #8
 800993a:	af00      	add	r7, sp, #0
 800993c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800993e:	6878      	ldr	r0, [r7, #4]
 8009940:	f7ff ff96 	bl	8009870 <SysTick_Config>
 8009944:	4603      	mov	r3, r0
}
 8009946:	4618      	mov	r0, r3
 8009948:	3708      	adds	r7, #8
 800994a:	46bd      	mov	sp, r7
 800994c:	bd80      	pop	{r7, pc}

0800994e <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 800994e:	b580      	push	{r7, lr}
 8009950:	b082      	sub	sp, #8
 8009952:	af00      	add	r7, sp, #0
 8009954:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if (hdac == NULL)
 8009956:	687b      	ldr	r3, [r7, #4]
 8009958:	2b00      	cmp	r3, #0
 800995a:	d101      	bne.n	8009960 <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 800995c:	2301      	movs	r3, #1
 800995e:	e014      	b.n	800998a <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8009960:	687b      	ldr	r3, [r7, #4]
 8009962:	791b      	ldrb	r3, [r3, #4]
 8009964:	b2db      	uxtb	r3, r3
 8009966:	2b00      	cmp	r3, #0
 8009968:	d105      	bne.n	8009976 <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 800996a:	687b      	ldr	r3, [r7, #4]
 800996c:	2200      	movs	r2, #0
 800996e:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8009970:	6878      	ldr	r0, [r7, #4]
 8009972:	f7fc ffc9 	bl	8006908 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8009976:	687b      	ldr	r3, [r7, #4]
 8009978:	2202      	movs	r2, #2
 800997a:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 800997c:	687b      	ldr	r3, [r7, #4]
 800997e:	2200      	movs	r2, #0
 8009980:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8009982:	687b      	ldr	r3, [r7, #4]
 8009984:	2201      	movs	r2, #1
 8009986:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8009988:	2300      	movs	r3, #0
}
 800998a:	4618      	mov	r0, r3
 800998c:	3708      	adds	r7, #8
 800998e:	46bd      	mov	sp, r7
 8009990:	bd80      	pop	{r7, pc}

08009992 <HAL_DAC_Start>:
  *         (1) On this STM32 serie, parameter not available on all instances.
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 8009992:	b580      	push	{r7, lr}
 8009994:	b082      	sub	sp, #8
 8009996:	af00      	add	r7, sp, #0
 8009998:	6078      	str	r0, [r7, #4]
 800999a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 800999c:	687b      	ldr	r3, [r7, #4]
 800999e:	795b      	ldrb	r3, [r3, #5]
 80099a0:	2b01      	cmp	r3, #1
 80099a2:	d101      	bne.n	80099a8 <HAL_DAC_Start+0x16>
 80099a4:	2302      	movs	r3, #2
 80099a6:	e043      	b.n	8009a30 <HAL_DAC_Start+0x9e>
 80099a8:	687b      	ldr	r3, [r7, #4]
 80099aa:	2201      	movs	r2, #1
 80099ac:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 80099ae:	687b      	ldr	r3, [r7, #4]
 80099b0:	2202      	movs	r2, #2
 80099b2:	711a      	strb	r2, [r3, #4]

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 80099b4:	687b      	ldr	r3, [r7, #4]
 80099b6:	681b      	ldr	r3, [r3, #0]
 80099b8:	6819      	ldr	r1, [r3, #0]
 80099ba:	683b      	ldr	r3, [r7, #0]
 80099bc:	f003 0310 	and.w	r3, r3, #16
 80099c0:	2201      	movs	r2, #1
 80099c2:	409a      	lsls	r2, r3
 80099c4:	687b      	ldr	r3, [r7, #4]
 80099c6:	681b      	ldr	r3, [r3, #0]
 80099c8:	430a      	orrs	r2, r1
 80099ca:	601a      	str	r2, [r3, #0]
  /* Ensure minimum wait before using peripheral after enabling it */
  HAL_Delay(1);
 80099cc:	2001      	movs	r0, #1
 80099ce:	f7fe fb1d 	bl	800800c <HAL_Delay>

  if (Channel == DAC_CHANNEL_1)
 80099d2:	683b      	ldr	r3, [r7, #0]
 80099d4:	2b00      	cmp	r3, #0
 80099d6:	d10f      	bne.n	80099f8 <HAL_DAC_Start+0x66>
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 80099d8:	687b      	ldr	r3, [r7, #4]
 80099da:	681b      	ldr	r3, [r3, #0]
 80099dc:	681b      	ldr	r3, [r3, #0]
 80099de:	f003 033e 	and.w	r3, r3, #62	; 0x3e
 80099e2:	2b02      	cmp	r3, #2
 80099e4:	d11d      	bne.n	8009a22 <HAL_DAC_Start+0x90>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 80099e6:	687b      	ldr	r3, [r7, #4]
 80099e8:	681b      	ldr	r3, [r3, #0]
 80099ea:	685a      	ldr	r2, [r3, #4]
 80099ec:	687b      	ldr	r3, [r7, #4]
 80099ee:	681b      	ldr	r3, [r3, #0]
 80099f0:	f042 0201 	orr.w	r2, r2, #1
 80099f4:	605a      	str	r2, [r3, #4]
 80099f6:	e014      	b.n	8009a22 <HAL_DAC_Start+0x90>
    }
  }
  else
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_TRIGGER_SOFTWARE << (Channel & 0x10UL)))
 80099f8:	687b      	ldr	r3, [r7, #4]
 80099fa:	681b      	ldr	r3, [r3, #0]
 80099fc:	681b      	ldr	r3, [r3, #0]
 80099fe:	f403 1278 	and.w	r2, r3, #4063232	; 0x3e0000
 8009a02:	683b      	ldr	r3, [r7, #0]
 8009a04:	f003 0310 	and.w	r3, r3, #16
 8009a08:	2102      	movs	r1, #2
 8009a0a:	fa01 f303 	lsl.w	r3, r1, r3
 8009a0e:	429a      	cmp	r2, r3
 8009a10:	d107      	bne.n	8009a22 <HAL_DAC_Start+0x90>
    {
      /* Enable the selected DAC software conversion*/
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 8009a12:	687b      	ldr	r3, [r7, #4]
 8009a14:	681b      	ldr	r3, [r3, #0]
 8009a16:	685a      	ldr	r2, [r3, #4]
 8009a18:	687b      	ldr	r3, [r7, #4]
 8009a1a:	681b      	ldr	r3, [r3, #0]
 8009a1c:	f042 0202 	orr.w	r2, r2, #2
 8009a20:	605a      	str	r2, [r3, #4]
    }
  }

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8009a22:	687b      	ldr	r3, [r7, #4]
 8009a24:	2201      	movs	r2, #1
 8009a26:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8009a28:	687b      	ldr	r3, [r7, #4]
 8009a2a:	2200      	movs	r2, #0
 8009a2c:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8009a2e:	2300      	movs	r3, #0
}
 8009a30:	4618      	mov	r0, r3
 8009a32:	3708      	adds	r7, #8
 8009a34:	46bd      	mov	sp, r7
 8009a36:	bd80      	pop	{r7, pc}

08009a38 <HAL_DAC_Start_DMA>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t *pData, uint32_t Length,
                                    uint32_t Alignment)
{
 8009a38:	b580      	push	{r7, lr}
 8009a3a:	b086      	sub	sp, #24
 8009a3c:	af00      	add	r7, sp, #0
 8009a3e:	60f8      	str	r0, [r7, #12]
 8009a40:	60b9      	str	r1, [r7, #8]
 8009a42:	607a      	str	r2, [r7, #4]
 8009a44:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tmpreg = 0U;
 8009a46:	2300      	movs	r3, #0
 8009a48:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_DAC_ALIGN(Alignment));

  /* Process locked */
  __HAL_LOCK(hdac);
 8009a4a:	68fb      	ldr	r3, [r7, #12]
 8009a4c:	795b      	ldrb	r3, [r3, #5]
 8009a4e:	2b01      	cmp	r3, #1
 8009a50:	d101      	bne.n	8009a56 <HAL_DAC_Start_DMA+0x1e>
 8009a52:	2302      	movs	r3, #2
 8009a54:	e0a1      	b.n	8009b9a <HAL_DAC_Start_DMA+0x162>
 8009a56:	68fb      	ldr	r3, [r7, #12]
 8009a58:	2201      	movs	r2, #1
 8009a5a:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8009a5c:	68fb      	ldr	r3, [r7, #12]
 8009a5e:	2202      	movs	r2, #2
 8009a60:	711a      	strb	r2, [r3, #4]

  if (Channel == DAC_CHANNEL_1)
 8009a62:	68bb      	ldr	r3, [r7, #8]
 8009a64:	2b00      	cmp	r3, #0
 8009a66:	d12a      	bne.n	8009abe <HAL_DAC_Start_DMA+0x86>
  {
    /* Set the DMA transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 8009a68:	68fb      	ldr	r3, [r7, #12]
 8009a6a:	689b      	ldr	r3, [r3, #8]
 8009a6c:	4a4d      	ldr	r2, [pc, #308]	; (8009ba4 <HAL_DAC_Start_DMA+0x16c>)
 8009a6e:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the DMA half transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh1;
 8009a70:	68fb      	ldr	r3, [r7, #12]
 8009a72:	689b      	ldr	r3, [r3, #8]
 8009a74:	4a4c      	ldr	r2, [pc, #304]	; (8009ba8 <HAL_DAC_Start_DMA+0x170>)
 8009a76:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA error callback for channel1 */
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;
 8009a78:	68fb      	ldr	r3, [r7, #12]
 8009a7a:	689b      	ldr	r3, [r3, #8]
 8009a7c:	4a4b      	ldr	r2, [pc, #300]	; (8009bac <HAL_DAC_Start_DMA+0x174>)
 8009a7e:	635a      	str	r2, [r3, #52]	; 0x34

    /* Enable the selected DAC channel1 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 8009a80:	68fb      	ldr	r3, [r7, #12]
 8009a82:	681b      	ldr	r3, [r3, #0]
 8009a84:	681a      	ldr	r2, [r3, #0]
 8009a86:	68fb      	ldr	r3, [r7, #12]
 8009a88:	681b      	ldr	r3, [r3, #0]
 8009a8a:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8009a8e:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 1 */
    switch (Alignment)
 8009a90:	6a3b      	ldr	r3, [r7, #32]
 8009a92:	2b04      	cmp	r3, #4
 8009a94:	d009      	beq.n	8009aaa <HAL_DAC_Start_DMA+0x72>
 8009a96:	2b08      	cmp	r3, #8
 8009a98:	d00c      	beq.n	8009ab4 <HAL_DAC_Start_DMA+0x7c>
 8009a9a:	2b00      	cmp	r3, #0
 8009a9c:	d000      	beq.n	8009aa0 <HAL_DAC_Start_DMA+0x68>
      case DAC_ALIGN_8B_R:
        /* Get DHR8R1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
        break;
      default:
        break;
 8009a9e:	e039      	b.n	8009b14 <HAL_DAC_Start_DMA+0xdc>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R1;
 8009aa0:	68fb      	ldr	r3, [r7, #12]
 8009aa2:	681b      	ldr	r3, [r3, #0]
 8009aa4:	3308      	adds	r3, #8
 8009aa6:	613b      	str	r3, [r7, #16]
        break;
 8009aa8:	e034      	b.n	8009b14 <HAL_DAC_Start_DMA+0xdc>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L1;
 8009aaa:	68fb      	ldr	r3, [r7, #12]
 8009aac:	681b      	ldr	r3, [r3, #0]
 8009aae:	330c      	adds	r3, #12
 8009ab0:	613b      	str	r3, [r7, #16]
        break;
 8009ab2:	e02f      	b.n	8009b14 <HAL_DAC_Start_DMA+0xdc>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
 8009ab4:	68fb      	ldr	r3, [r7, #12]
 8009ab6:	681b      	ldr	r3, [r3, #0]
 8009ab8:	3310      	adds	r3, #16
 8009aba:	613b      	str	r3, [r7, #16]
        break;
 8009abc:	e02a      	b.n	8009b14 <HAL_DAC_Start_DMA+0xdc>
    }
  }
  else
  {
    /* Set the DMA transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 8009abe:	68fb      	ldr	r3, [r7, #12]
 8009ac0:	68db      	ldr	r3, [r3, #12]
 8009ac2:	4a3b      	ldr	r2, [pc, #236]	; (8009bb0 <HAL_DAC_Start_DMA+0x178>)
 8009ac4:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the DMA half transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh2;
 8009ac6:	68fb      	ldr	r3, [r7, #12]
 8009ac8:	68db      	ldr	r3, [r3, #12]
 8009aca:	4a3a      	ldr	r2, [pc, #232]	; (8009bb4 <HAL_DAC_Start_DMA+0x17c>)
 8009acc:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA error callback for channel2 */
    hdac->DMA_Handle2->XferErrorCallback = DAC_DMAErrorCh2;
 8009ace:	68fb      	ldr	r3, [r7, #12]
 8009ad0:	68db      	ldr	r3, [r3, #12]
 8009ad2:	4a39      	ldr	r2, [pc, #228]	; (8009bb8 <HAL_DAC_Start_DMA+0x180>)
 8009ad4:	635a      	str	r2, [r3, #52]	; 0x34

    /* Enable the selected DAC channel2 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 8009ad6:	68fb      	ldr	r3, [r7, #12]
 8009ad8:	681b      	ldr	r3, [r3, #0]
 8009ada:	681a      	ldr	r2, [r3, #0]
 8009adc:	68fb      	ldr	r3, [r7, #12]
 8009ade:	681b      	ldr	r3, [r3, #0]
 8009ae0:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8009ae4:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 2 */
    switch (Alignment)
 8009ae6:	6a3b      	ldr	r3, [r7, #32]
 8009ae8:	2b04      	cmp	r3, #4
 8009aea:	d009      	beq.n	8009b00 <HAL_DAC_Start_DMA+0xc8>
 8009aec:	2b08      	cmp	r3, #8
 8009aee:	d00c      	beq.n	8009b0a <HAL_DAC_Start_DMA+0xd2>
 8009af0:	2b00      	cmp	r3, #0
 8009af2:	d000      	beq.n	8009af6 <HAL_DAC_Start_DMA+0xbe>
      case DAC_ALIGN_8B_R:
        /* Get DHR8R2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
        break;
      default:
        break;
 8009af4:	e00e      	b.n	8009b14 <HAL_DAC_Start_DMA+0xdc>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R2;
 8009af6:	68fb      	ldr	r3, [r7, #12]
 8009af8:	681b      	ldr	r3, [r3, #0]
 8009afa:	3314      	adds	r3, #20
 8009afc:	613b      	str	r3, [r7, #16]
        break;
 8009afe:	e009      	b.n	8009b14 <HAL_DAC_Start_DMA+0xdc>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L2;
 8009b00:	68fb      	ldr	r3, [r7, #12]
 8009b02:	681b      	ldr	r3, [r3, #0]
 8009b04:	3318      	adds	r3, #24
 8009b06:	613b      	str	r3, [r7, #16]
        break;
 8009b08:	e004      	b.n	8009b14 <HAL_DAC_Start_DMA+0xdc>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
 8009b0a:	68fb      	ldr	r3, [r7, #12]
 8009b0c:	681b      	ldr	r3, [r3, #0]
 8009b0e:	331c      	adds	r3, #28
 8009b10:	613b      	str	r3, [r7, #16]
        break;
 8009b12:	bf00      	nop
    }
  }

  /* Enable the DMA channel */
  if (Channel == DAC_CHANNEL_1)
 8009b14:	68bb      	ldr	r3, [r7, #8]
 8009b16:	2b00      	cmp	r3, #0
 8009b18:	d111      	bne.n	8009b3e <HAL_DAC_Start_DMA+0x106>
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR1);
 8009b1a:	68fb      	ldr	r3, [r7, #12]
 8009b1c:	681b      	ldr	r3, [r3, #0]
 8009b1e:	681a      	ldr	r2, [r3, #0]
 8009b20:	68fb      	ldr	r3, [r7, #12]
 8009b22:	681b      	ldr	r3, [r3, #0]
 8009b24:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8009b28:	601a      	str	r2, [r3, #0]

    /* Enable the DMA channel */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle1, (uint32_t)pData, tmpreg, Length);
 8009b2a:	68fb      	ldr	r3, [r7, #12]
 8009b2c:	6898      	ldr	r0, [r3, #8]
 8009b2e:	6879      	ldr	r1, [r7, #4]
 8009b30:	683b      	ldr	r3, [r7, #0]
 8009b32:	693a      	ldr	r2, [r7, #16]
 8009b34:	f000 fbd2 	bl	800a2dc <HAL_DMA_Start_IT>
 8009b38:	4603      	mov	r3, r0
 8009b3a:	75fb      	strb	r3, [r7, #23]
 8009b3c:	e010      	b.n	8009b60 <HAL_DAC_Start_DMA+0x128>
  }
  else
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 8009b3e:	68fb      	ldr	r3, [r7, #12]
 8009b40:	681b      	ldr	r3, [r3, #0]
 8009b42:	681a      	ldr	r2, [r3, #0]
 8009b44:	68fb      	ldr	r3, [r7, #12]
 8009b46:	681b      	ldr	r3, [r3, #0]
 8009b48:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 8009b4c:	601a      	str	r2, [r3, #0]

    /* Enable the DMA channel */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 8009b4e:	68fb      	ldr	r3, [r7, #12]
 8009b50:	68d8      	ldr	r0, [r3, #12]
 8009b52:	6879      	ldr	r1, [r7, #4]
 8009b54:	683b      	ldr	r3, [r7, #0]
 8009b56:	693a      	ldr	r2, [r7, #16]
 8009b58:	f000 fbc0 	bl	800a2dc <HAL_DMA_Start_IT>
 8009b5c:	4603      	mov	r3, r0
 8009b5e:	75fb      	strb	r3, [r7, #23]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hdac);
 8009b60:	68fb      	ldr	r3, [r7, #12]
 8009b62:	2200      	movs	r2, #0
 8009b64:	715a      	strb	r2, [r3, #5]

  if (status == HAL_OK)
 8009b66:	7dfb      	ldrb	r3, [r7, #23]
 8009b68:	2b00      	cmp	r3, #0
 8009b6a:	d10f      	bne.n	8009b8c <HAL_DAC_Start_DMA+0x154>
  {
    /* Enable the Peripheral */
    __HAL_DAC_ENABLE(hdac, Channel);
 8009b6c:	68fb      	ldr	r3, [r7, #12]
 8009b6e:	681b      	ldr	r3, [r3, #0]
 8009b70:	6819      	ldr	r1, [r3, #0]
 8009b72:	68bb      	ldr	r3, [r7, #8]
 8009b74:	f003 0310 	and.w	r3, r3, #16
 8009b78:	2201      	movs	r2, #1
 8009b7a:	409a      	lsls	r2, r3
 8009b7c:	68fb      	ldr	r3, [r7, #12]
 8009b7e:	681b      	ldr	r3, [r3, #0]
 8009b80:	430a      	orrs	r2, r1
 8009b82:	601a      	str	r2, [r3, #0]
    /* Ensure minimum wait before using peripheral after enabling it */
    HAL_Delay(1);
 8009b84:	2001      	movs	r0, #1
 8009b86:	f7fe fa41 	bl	800800c <HAL_Delay>
 8009b8a:	e005      	b.n	8009b98 <HAL_DAC_Start_DMA+0x160>
  }
  else
  {
    hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8009b8c:	68fb      	ldr	r3, [r7, #12]
 8009b8e:	691b      	ldr	r3, [r3, #16]
 8009b90:	f043 0204 	orr.w	r2, r3, #4
 8009b94:	68fb      	ldr	r3, [r7, #12]
 8009b96:	611a      	str	r2, [r3, #16]
  }

  /* Return function status */
  return status;
 8009b98:	7dfb      	ldrb	r3, [r7, #23]
}
 8009b9a:	4618      	mov	r0, r3
 8009b9c:	3718      	adds	r7, #24
 8009b9e:	46bd      	mov	sp, r7
 8009ba0:	bd80      	pop	{r7, pc}
 8009ba2:	bf00      	nop
 8009ba4:	0800a079 	.word	0x0800a079
 8009ba8:	0800a09b 	.word	0x0800a09b
 8009bac:	0800a0b7 	.word	0x0800a0b7
 8009bb0:	0800a121 	.word	0x0800a121
 8009bb4:	0800a143 	.word	0x0800a143
 8009bb8:	0800a15f 	.word	0x0800a15f

08009bbc <HAL_DAC_Stop_DMA>:
  *         (1) On this STM32 serie, parameter not available on all instances.
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Stop_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 8009bbc:	b580      	push	{r7, lr}
 8009bbe:	b084      	sub	sp, #16
 8009bc0:	af00      	add	r7, sp, #0
 8009bc2:	6078      	str	r0, [r7, #4]
 8009bc4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));

  /* Disable the selected DAC channel DMA request */
  hdac->Instance->CR &= ~(DAC_CR_DMAEN1 << (Channel & 0x10UL));
 8009bc6:	687b      	ldr	r3, [r7, #4]
 8009bc8:	681b      	ldr	r3, [r3, #0]
 8009bca:	6819      	ldr	r1, [r3, #0]
 8009bcc:	683b      	ldr	r3, [r7, #0]
 8009bce:	f003 0310 	and.w	r3, r3, #16
 8009bd2:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8009bd6:	fa02 f303 	lsl.w	r3, r2, r3
 8009bda:	43da      	mvns	r2, r3
 8009bdc:	687b      	ldr	r3, [r7, #4]
 8009bde:	681b      	ldr	r3, [r3, #0]
 8009be0:	400a      	ands	r2, r1
 8009be2:	601a      	str	r2, [r3, #0]

  /* Disable the Peripheral */
  __HAL_DAC_DISABLE(hdac, Channel);
 8009be4:	687b      	ldr	r3, [r7, #4]
 8009be6:	681b      	ldr	r3, [r3, #0]
 8009be8:	6819      	ldr	r1, [r3, #0]
 8009bea:	683b      	ldr	r3, [r7, #0]
 8009bec:	f003 0310 	and.w	r3, r3, #16
 8009bf0:	2201      	movs	r2, #1
 8009bf2:	fa02 f303 	lsl.w	r3, r2, r3
 8009bf6:	43da      	mvns	r2, r3
 8009bf8:	687b      	ldr	r3, [r7, #4]
 8009bfa:	681b      	ldr	r3, [r3, #0]
 8009bfc:	400a      	ands	r2, r1
 8009bfe:	601a      	str	r2, [r3, #0]
  /* Ensure minimum wait before enabling peripheral after disabling it */
  HAL_Delay(1);
 8009c00:	2001      	movs	r0, #1
 8009c02:	f7fe fa03 	bl	800800c <HAL_Delay>

  /* Disable the DMA channel */

  /* Channel1 is used */
  if (Channel == DAC_CHANNEL_1)
 8009c06:	683b      	ldr	r3, [r7, #0]
 8009c08:	2b00      	cmp	r3, #0
 8009c0a:	d10f      	bne.n	8009c2c <HAL_DAC_Stop_DMA+0x70>
  {
    /* Disable the DMA channel */
    status = HAL_DMA_Abort(hdac->DMA_Handle1);
 8009c0c:	687b      	ldr	r3, [r7, #4]
 8009c0e:	689b      	ldr	r3, [r3, #8]
 8009c10:	4618      	mov	r0, r3
 8009c12:	f000 fbde 	bl	800a3d2 <HAL_DMA_Abort>
 8009c16:	4603      	mov	r3, r0
 8009c18:	73fb      	strb	r3, [r7, #15]

    /* Disable the DAC DMA underrun interrupt */
    __HAL_DAC_DISABLE_IT(hdac, DAC_IT_DMAUDR1);
 8009c1a:	687b      	ldr	r3, [r7, #4]
 8009c1c:	681b      	ldr	r3, [r3, #0]
 8009c1e:	681a      	ldr	r2, [r3, #0]
 8009c20:	687b      	ldr	r3, [r7, #4]
 8009c22:	681b      	ldr	r3, [r3, #0]
 8009c24:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8009c28:	601a      	str	r2, [r3, #0]
 8009c2a:	e00e      	b.n	8009c4a <HAL_DAC_Stop_DMA+0x8e>
  }
  else /* Channel2 is used for */
  {
    /* Disable the DMA channel */
    status = HAL_DMA_Abort(hdac->DMA_Handle2);
 8009c2c:	687b      	ldr	r3, [r7, #4]
 8009c2e:	68db      	ldr	r3, [r3, #12]
 8009c30:	4618      	mov	r0, r3
 8009c32:	f000 fbce 	bl	800a3d2 <HAL_DMA_Abort>
 8009c36:	4603      	mov	r3, r0
 8009c38:	73fb      	strb	r3, [r7, #15]

    /* Disable the DAC DMA underrun interrupt */
    __HAL_DAC_DISABLE_IT(hdac, DAC_IT_DMAUDR2);
 8009c3a:	687b      	ldr	r3, [r7, #4]
 8009c3c:	681b      	ldr	r3, [r3, #0]
 8009c3e:	681a      	ldr	r2, [r3, #0]
 8009c40:	687b      	ldr	r3, [r7, #4]
 8009c42:	681b      	ldr	r3, [r3, #0]
 8009c44:	f022 5200 	bic.w	r2, r2, #536870912	; 0x20000000
 8009c48:	601a      	str	r2, [r3, #0]
  }

  /* Check if DMA Channel effectively disabled */
  if (status != HAL_OK)
 8009c4a:	7bfb      	ldrb	r3, [r7, #15]
 8009c4c:	2b00      	cmp	r3, #0
 8009c4e:	d003      	beq.n	8009c58 <HAL_DAC_Stop_DMA+0x9c>
  {
    /* Update DAC state machine to error */
    hdac->State = HAL_DAC_STATE_ERROR;
 8009c50:	687b      	ldr	r3, [r7, #4]
 8009c52:	2204      	movs	r2, #4
 8009c54:	711a      	strb	r2, [r3, #4]
 8009c56:	e002      	b.n	8009c5e <HAL_DAC_Stop_DMA+0xa2>
  }
  else
  {
    /* Change DAC state */
    hdac->State = HAL_DAC_STATE_READY;
 8009c58:	687b      	ldr	r3, [r7, #4]
 8009c5a:	2201      	movs	r2, #1
 8009c5c:	711a      	strb	r2, [r3, #4]
  }

  /* Return function status */
  return status;
 8009c5e:	7bfb      	ldrb	r3, [r7, #15]
}
 8009c60:	4618      	mov	r0, r3
 8009c62:	3710      	adds	r7, #16
 8009c64:	46bd      	mov	sp, r7
 8009c66:	bd80      	pop	{r7, pc}

08009c68 <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{
 8009c68:	b480      	push	{r7}
 8009c6a:	b087      	sub	sp, #28
 8009c6c:	af00      	add	r7, sp, #0
 8009c6e:	60f8      	str	r0, [r7, #12]
 8009c70:	60b9      	str	r1, [r7, #8]
 8009c72:	607a      	str	r2, [r7, #4]
 8009c74:	603b      	str	r3, [r7, #0]
  __IO uint32_t tmp = 0;
 8009c76:	2300      	movs	r3, #0
 8009c78:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  /* In case DMA Double data mode is activated, DATA range is almost full uin32_t one: no check */
  if ((hdac->Instance->MCR & (DAC_MCR_DMADOUBLE1 << (Channel & 0x10UL))) == 0UL)
 8009c7a:	68fb      	ldr	r3, [r7, #12]
 8009c7c:	681b      	ldr	r3, [r3, #0]
 8009c7e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
  {
    assert_param(IS_DAC_DATA(Data));
  }

  tmp = (uint32_t)hdac->Instance;
 8009c80:	68fb      	ldr	r3, [r7, #12]
 8009c82:	681b      	ldr	r3, [r3, #0]
 8009c84:	617b      	str	r3, [r7, #20]
  if (Channel == DAC_CHANNEL_1)
 8009c86:	68bb      	ldr	r3, [r7, #8]
 8009c88:	2b00      	cmp	r3, #0
 8009c8a:	d105      	bne.n	8009c98 <HAL_DAC_SetValue+0x30>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 8009c8c:	697a      	ldr	r2, [r7, #20]
 8009c8e:	687b      	ldr	r3, [r7, #4]
 8009c90:	4413      	add	r3, r2
 8009c92:	3308      	adds	r3, #8
 8009c94:	617b      	str	r3, [r7, #20]
 8009c96:	e004      	b.n	8009ca2 <HAL_DAC_SetValue+0x3a>
  }
  else
  {
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 8009c98:	697a      	ldr	r2, [r7, #20]
 8009c9a:	687b      	ldr	r3, [r7, #4]
 8009c9c:	4413      	add	r3, r2
 8009c9e:	3314      	adds	r3, #20
 8009ca0:	617b      	str	r3, [r7, #20]
  }

  /* Set the DAC channel selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 8009ca2:	697b      	ldr	r3, [r7, #20]
 8009ca4:	461a      	mov	r2, r3
 8009ca6:	683b      	ldr	r3, [r7, #0]
 8009ca8:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 8009caa:	2300      	movs	r3, #0
}
 8009cac:	4618      	mov	r0, r3
 8009cae:	371c      	adds	r7, #28
 8009cb0:	46bd      	mov	sp, r7
 8009cb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cb6:	4770      	bx	lr

08009cb8 <HAL_DAC_ConvCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8009cb8:	b480      	push	{r7}
 8009cba:	b083      	sub	sp, #12
 8009cbc:	af00      	add	r7, sp, #0
 8009cbe:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvCpltCallbackCh1 could be implemented in the user file
   */
}
 8009cc0:	bf00      	nop
 8009cc2:	370c      	adds	r7, #12
 8009cc4:	46bd      	mov	sp, r7
 8009cc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cca:	4770      	bx	lr

08009ccc <HAL_DAC_ConvHalfCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvHalfCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8009ccc:	b480      	push	{r7}
 8009cce:	b083      	sub	sp, #12
 8009cd0:	af00      	add	r7, sp, #0
 8009cd2:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvHalfCpltCallbackCh1 could be implemented in the user file
   */
}
 8009cd4:	bf00      	nop
 8009cd6:	370c      	adds	r7, #12
 8009cd8:	46bd      	mov	sp, r7
 8009cda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cde:	4770      	bx	lr

08009ce0 <HAL_DAC_ErrorCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ErrorCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8009ce0:	b480      	push	{r7}
 8009ce2:	b083      	sub	sp, #12
 8009ce4:	af00      	add	r7, sp, #0
 8009ce6:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ErrorCallbackCh1 could be implemented in the user file
   */
}
 8009ce8:	bf00      	nop
 8009cea:	370c      	adds	r7, #12
 8009cec:	46bd      	mov	sp, r7
 8009cee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cf2:	4770      	bx	lr

08009cf4 <HAL_DAC_GetValue>:
  *         (1) On this STM32 serie, parameter not available on all instances.
  *             Refer to device datasheet for channels availability.
  * @retval The selected DAC channel data output value.
  */
uint32_t HAL_DAC_GetValue(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 8009cf4:	b480      	push	{r7}
 8009cf6:	b083      	sub	sp, #12
 8009cf8:	af00      	add	r7, sp, #0
 8009cfa:	6078      	str	r0, [r7, #4]
 8009cfc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));

  /* Returns the DAC channel data output register value */
  if (Channel == DAC_CHANNEL_1)
 8009cfe:	683b      	ldr	r3, [r7, #0]
 8009d00:	2b00      	cmp	r3, #0
 8009d02:	d103      	bne.n	8009d0c <HAL_DAC_GetValue+0x18>
  {
    return hdac->Instance->DOR1;
 8009d04:	687b      	ldr	r3, [r7, #4]
 8009d06:	681b      	ldr	r3, [r3, #0]
 8009d08:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009d0a:	e002      	b.n	8009d12 <HAL_DAC_GetValue+0x1e>
  }
  else
  {
    return hdac->Instance->DOR2;
 8009d0c:	687b      	ldr	r3, [r7, #4]
 8009d0e:	681b      	ldr	r3, [r3, #0]
 8009d10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  }
}
 8009d12:	4618      	mov	r0, r3
 8009d14:	370c      	adds	r7, #12
 8009d16:	46bd      	mov	sp, r7
 8009d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d1c:	4770      	bx	lr
	...

08009d20 <HAL_DAC_ConfigChannel>:
  *         (1) On this STM32 serie, parameter not available on all instances.
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8009d20:	b580      	push	{r7, lr}
 8009d22:	b08a      	sub	sp, #40	; 0x28
 8009d24:	af00      	add	r7, sp, #0
 8009d26:	60f8      	str	r0, [r7, #12]
 8009d28:	60b9      	str	r1, [r7, #8]
 8009d2a:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg1;
  uint32_t tmpreg2;
  uint32_t tickstart = 0U;
 8009d2c:	2300      	movs	r3, #0
 8009d2e:	61fb      	str	r3, [r7, #28]
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_DMADoubleDataMode));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_SignedFormat));

  /* Process locked */
  __HAL_LOCK(hdac);
 8009d30:	68fb      	ldr	r3, [r7, #12]
 8009d32:	795b      	ldrb	r3, [r3, #5]
 8009d34:	2b01      	cmp	r3, #1
 8009d36:	d101      	bne.n	8009d3c <HAL_DAC_ConfigChannel+0x1c>
 8009d38:	2302      	movs	r3, #2
 8009d3a:	e194      	b.n	800a066 <HAL_DAC_ConfigChannel+0x346>
 8009d3c:	68fb      	ldr	r3, [r7, #12]
 8009d3e:	2201      	movs	r2, #1
 8009d40:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8009d42:	68fb      	ldr	r3, [r7, #12]
 8009d44:	2202      	movs	r2, #2
 8009d46:	711a      	strb	r2, [r3, #4]

  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 8009d48:	68bb      	ldr	r3, [r7, #8]
 8009d4a:	689b      	ldr	r3, [r3, #8]
 8009d4c:	2b04      	cmp	r3, #4
 8009d4e:	d174      	bne.n	8009e3a <HAL_DAC_ConfigChannel+0x11a>
    /* Sample on old configuration */
  {
    /* SampleTime */
    if (Channel == DAC_CHANNEL_1)
 8009d50:	687b      	ldr	r3, [r7, #4]
 8009d52:	2b00      	cmp	r3, #0
 8009d54:	d137      	bne.n	8009dc6 <HAL_DAC_ConfigChannel+0xa6>
    {
      /* Get timeout */
      tickstart = HAL_GetTick();
 8009d56:	f7fe f94d 	bl	8007ff4 <HAL_GetTick>
 8009d5a:	61f8      	str	r0, [r7, #28]

      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8009d5c:	e011      	b.n	8009d82 <HAL_DAC_ConfigChannel+0x62>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8009d5e:	f7fe f949 	bl	8007ff4 <HAL_GetTick>
 8009d62:	4602      	mov	r2, r0
 8009d64:	69fb      	ldr	r3, [r7, #28]
 8009d66:	1ad3      	subs	r3, r2, r3
 8009d68:	2b01      	cmp	r3, #1
 8009d6a:	d90a      	bls.n	8009d82 <HAL_DAC_ConfigChannel+0x62>
        {
          /* Update error code */
          SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8009d6c:	68fb      	ldr	r3, [r7, #12]
 8009d6e:	691b      	ldr	r3, [r3, #16]
 8009d70:	f043 0208 	orr.w	r2, r3, #8
 8009d74:	68fb      	ldr	r3, [r7, #12]
 8009d76:	611a      	str	r2, [r3, #16]

          /* Change the DMA state */
          hdac->State = HAL_DAC_STATE_TIMEOUT;
 8009d78:	68fb      	ldr	r3, [r7, #12]
 8009d7a:	2203      	movs	r2, #3
 8009d7c:	711a      	strb	r2, [r3, #4]

          return HAL_TIMEOUT;
 8009d7e:	2303      	movs	r3, #3
 8009d80:	e171      	b.n	800a066 <HAL_DAC_ConfigChannel+0x346>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8009d82:	68fb      	ldr	r3, [r7, #12]
 8009d84:	681b      	ldr	r3, [r3, #0]
 8009d86:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009d88:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8009d8c:	2b00      	cmp	r3, #0
 8009d8e:	d1e6      	bne.n	8009d5e <HAL_DAC_ConfigChannel+0x3e>
        }
      }
      HAL_Delay(1);
 8009d90:	2001      	movs	r0, #1
 8009d92:	f7fe f93b 	bl	800800c <HAL_Delay>
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8009d96:	68fb      	ldr	r3, [r7, #12]
 8009d98:	681b      	ldr	r3, [r3, #0]
 8009d9a:	68ba      	ldr	r2, [r7, #8]
 8009d9c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8009d9e:	641a      	str	r2, [r3, #64]	; 0x40
 8009da0:	e01e      	b.n	8009de0 <HAL_DAC_ConfigChannel+0xc0>
      /* SHSR2 can be written when BWST2 is cleared */

      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8009da2:	f7fe f927 	bl	8007ff4 <HAL_GetTick>
 8009da6:	4602      	mov	r2, r0
 8009da8:	69fb      	ldr	r3, [r7, #28]
 8009daa:	1ad3      	subs	r3, r2, r3
 8009dac:	2b01      	cmp	r3, #1
 8009dae:	d90a      	bls.n	8009dc6 <HAL_DAC_ConfigChannel+0xa6>
        {
          /* Update error code */
          SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8009db0:	68fb      	ldr	r3, [r7, #12]
 8009db2:	691b      	ldr	r3, [r3, #16]
 8009db4:	f043 0208 	orr.w	r2, r3, #8
 8009db8:	68fb      	ldr	r3, [r7, #12]
 8009dba:	611a      	str	r2, [r3, #16]

          /* Change the DMA state */
          hdac->State = HAL_DAC_STATE_TIMEOUT;
 8009dbc:	68fb      	ldr	r3, [r7, #12]
 8009dbe:	2203      	movs	r2, #3
 8009dc0:	711a      	strb	r2, [r3, #4]

          return HAL_TIMEOUT;
 8009dc2:	2303      	movs	r3, #3
 8009dc4:	e14f      	b.n	800a066 <HAL_DAC_ConfigChannel+0x346>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8009dc6:	68fb      	ldr	r3, [r7, #12]
 8009dc8:	681b      	ldr	r3, [r3, #0]
 8009dca:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009dcc:	2b00      	cmp	r3, #0
 8009dce:	dbe8      	blt.n	8009da2 <HAL_DAC_ConfigChannel+0x82>
        }
      }
      HAL_Delay(1U);
 8009dd0:	2001      	movs	r0, #1
 8009dd2:	f7fe f91b 	bl	800800c <HAL_Delay>
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8009dd6:	68fb      	ldr	r3, [r7, #12]
 8009dd8:	681b      	ldr	r3, [r3, #0]
 8009dda:	68ba      	ldr	r2, [r7, #8]
 8009ddc:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8009dde:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
 8009de0:	68fb      	ldr	r3, [r7, #12]
 8009de2:	681b      	ldr	r3, [r3, #0]
 8009de4:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8009de6:	687b      	ldr	r3, [r7, #4]
 8009de8:	f003 0310 	and.w	r3, r3, #16
 8009dec:	f240 31ff 	movw	r1, #1023	; 0x3ff
 8009df0:	fa01 f303 	lsl.w	r3, r1, r3
 8009df4:	43db      	mvns	r3, r3
 8009df6:	ea02 0103 	and.w	r1, r2, r3
 8009dfa:	68bb      	ldr	r3, [r7, #8]
 8009dfc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8009dfe:	687b      	ldr	r3, [r7, #4]
 8009e00:	f003 0310 	and.w	r3, r3, #16
 8009e04:	409a      	lsls	r2, r3
 8009e06:	68fb      	ldr	r3, [r7, #12]
 8009e08:	681b      	ldr	r3, [r3, #0]
 8009e0a:	430a      	orrs	r2, r1
 8009e0c:	649a      	str	r2, [r3, #72]	; 0x48
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
 8009e0e:	68fb      	ldr	r3, [r7, #12]
 8009e10:	681b      	ldr	r3, [r3, #0]
 8009e12:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8009e14:	687b      	ldr	r3, [r7, #4]
 8009e16:	f003 0310 	and.w	r3, r3, #16
 8009e1a:	21ff      	movs	r1, #255	; 0xff
 8009e1c:	fa01 f303 	lsl.w	r3, r1, r3
 8009e20:	43db      	mvns	r3, r3
 8009e22:	ea02 0103 	and.w	r1, r2, r3
 8009e26:	68bb      	ldr	r3, [r7, #8]
 8009e28:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009e2a:	687b      	ldr	r3, [r7, #4]
 8009e2c:	f003 0310 	and.w	r3, r3, #16
 8009e30:	409a      	lsls	r2, r3
 8009e32:	68fb      	ldr	r3, [r7, #12]
 8009e34:	681b      	ldr	r3, [r3, #0]
 8009e36:	430a      	orrs	r2, r1
 8009e38:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 8009e3a:	68bb      	ldr	r3, [r7, #8]
 8009e3c:	69db      	ldr	r3, [r3, #28]
 8009e3e:	2b01      	cmp	r3, #1
 8009e40:	d11d      	bne.n	8009e7e <HAL_DAC_ConfigChannel+0x15e>
    /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 8009e42:	68fb      	ldr	r3, [r7, #12]
 8009e44:	681b      	ldr	r3, [r3, #0]
 8009e46:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009e48:	627b      	str	r3, [r7, #36]	; 0x24
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 8009e4a:	687b      	ldr	r3, [r7, #4]
 8009e4c:	f003 0310 	and.w	r3, r3, #16
 8009e50:	221f      	movs	r2, #31
 8009e52:	fa02 f303 	lsl.w	r3, r2, r3
 8009e56:	43db      	mvns	r3, r3
 8009e58:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009e5a:	4013      	ands	r3, r2
 8009e5c:	627b      	str	r3, [r7, #36]	; 0x24
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 8009e5e:	68bb      	ldr	r3, [r7, #8]
 8009e60:	6a1b      	ldr	r3, [r3, #32]
 8009e62:	61bb      	str	r3, [r7, #24]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8009e64:	687b      	ldr	r3, [r7, #4]
 8009e66:	f003 0310 	and.w	r3, r3, #16
 8009e6a:	69ba      	ldr	r2, [r7, #24]
 8009e6c:	fa02 f303 	lsl.w	r3, r2, r3
 8009e70:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009e72:	4313      	orrs	r3, r2
 8009e74:	627b      	str	r3, [r7, #36]	; 0x24
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 8009e76:	68fb      	ldr	r3, [r7, #12]
 8009e78:	681b      	ldr	r3, [r3, #0]
 8009e7a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009e7c:	639a      	str	r2, [r3, #56]	; 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 8009e7e:	68fb      	ldr	r3, [r7, #12]
 8009e80:	681b      	ldr	r3, [r3, #0]
 8009e82:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009e84:	627b      	str	r3, [r7, #36]	; 0x24
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 8009e86:	687b      	ldr	r3, [r7, #4]
 8009e88:	f003 0310 	and.w	r3, r3, #16
 8009e8c:	2207      	movs	r2, #7
 8009e8e:	fa02 f303 	lsl.w	r3, r2, r3
 8009e92:	43db      	mvns	r3, r3
 8009e94:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009e96:	4013      	ands	r3, r2
 8009e98:	627b      	str	r3, [r7, #36]	; 0x24
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */
  if ((sConfig->DAC_ConnectOnChipPeripheral & DAC_CHIPCONNECT_EXTERNAL) == DAC_CHIPCONNECT_EXTERNAL)
 8009e9a:	68bb      	ldr	r3, [r7, #8]
 8009e9c:	699b      	ldr	r3, [r3, #24]
 8009e9e:	f003 0301 	and.w	r3, r3, #1
 8009ea2:	2b00      	cmp	r3, #0
 8009ea4:	d002      	beq.n	8009eac <HAL_DAC_ConfigChannel+0x18c>
  {
    connectOnChip = 0x00000000UL;
 8009ea6:	2300      	movs	r3, #0
 8009ea8:	623b      	str	r3, [r7, #32]
 8009eaa:	e011      	b.n	8009ed0 <HAL_DAC_ConfigChannel+0x1b0>
  }
  else if ((sConfig->DAC_ConnectOnChipPeripheral & DAC_CHIPCONNECT_INTERNAL) == DAC_CHIPCONNECT_INTERNAL)
 8009eac:	68bb      	ldr	r3, [r7, #8]
 8009eae:	699b      	ldr	r3, [r3, #24]
 8009eb0:	f003 0302 	and.w	r3, r3, #2
 8009eb4:	2b00      	cmp	r3, #0
 8009eb6:	d002      	beq.n	8009ebe <HAL_DAC_ConfigChannel+0x19e>
  {
    connectOnChip = DAC_MCR_MODE1_0;
 8009eb8:	2301      	movs	r3, #1
 8009eba:	623b      	str	r3, [r7, #32]
 8009ebc:	e008      	b.n	8009ed0 <HAL_DAC_ConfigChannel+0x1b0>
  }
  else /* (sConfig->DAC_ConnectOnChipPeripheral & DAC_CHIPCONNECT_BOTH) == DAC_CHIPCONNECT_BOTH */
  {
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 8009ebe:	68bb      	ldr	r3, [r7, #8]
 8009ec0:	695b      	ldr	r3, [r3, #20]
 8009ec2:	2b00      	cmp	r3, #0
 8009ec4:	d102      	bne.n	8009ecc <HAL_DAC_ConfigChannel+0x1ac>
    {
      connectOnChip = DAC_MCR_MODE1_0;
 8009ec6:	2301      	movs	r3, #1
 8009ec8:	623b      	str	r3, [r7, #32]
 8009eca:	e001      	b.n	8009ed0 <HAL_DAC_ConfigChannel+0x1b0>
    }
    else
    {
      connectOnChip = 0x00000000UL;
 8009ecc:	2300      	movs	r3, #0
 8009ece:	623b      	str	r3, [r7, #32]
    }
  }
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 8009ed0:	68bb      	ldr	r3, [r7, #8]
 8009ed2:	689a      	ldr	r2, [r3, #8]
 8009ed4:	68bb      	ldr	r3, [r7, #8]
 8009ed6:	695b      	ldr	r3, [r3, #20]
 8009ed8:	4313      	orrs	r3, r2
 8009eda:	6a3a      	ldr	r2, [r7, #32]
 8009edc:	4313      	orrs	r3, r2
 8009ede:	61bb      	str	r3, [r7, #24]
  /* Clear DAC_MCR_DMADOUBLEx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_DMADOUBLE1)) << (Channel & 0x10UL));
 8009ee0:	687b      	ldr	r3, [r7, #4]
 8009ee2:	f003 0310 	and.w	r3, r3, #16
 8009ee6:	f44f 7280 	mov.w	r2, #256	; 0x100
 8009eea:	fa02 f303 	lsl.w	r3, r2, r3
 8009eee:	43db      	mvns	r3, r3
 8009ef0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009ef2:	4013      	ands	r3, r2
 8009ef4:	627b      	str	r3, [r7, #36]	; 0x24
  /* Configure for the selected DAC channel: DMA double data mode */
  tmpreg2 |= (sConfig->DAC_DMADoubleDataMode == ENABLE) ? DAC_MCR_DMADOUBLE1 : 0UL;
 8009ef6:	68bb      	ldr	r3, [r7, #8]
 8009ef8:	791b      	ldrb	r3, [r3, #4]
 8009efa:	2b01      	cmp	r3, #1
 8009efc:	d102      	bne.n	8009f04 <HAL_DAC_ConfigChannel+0x1e4>
 8009efe:	f44f 7380 	mov.w	r3, #256	; 0x100
 8009f02:	e000      	b.n	8009f06 <HAL_DAC_ConfigChannel+0x1e6>
 8009f04:	2300      	movs	r3, #0
 8009f06:	69ba      	ldr	r2, [r7, #24]
 8009f08:	4313      	orrs	r3, r2
 8009f0a:	61bb      	str	r3, [r7, #24]
  /* Clear DAC_MCR_SINFORMATx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_SINFORMAT1)) << (Channel & 0x10UL));
 8009f0c:	687b      	ldr	r3, [r7, #4]
 8009f0e:	f003 0310 	and.w	r3, r3, #16
 8009f12:	f44f 7200 	mov.w	r2, #512	; 0x200
 8009f16:	fa02 f303 	lsl.w	r3, r2, r3
 8009f1a:	43db      	mvns	r3, r3
 8009f1c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009f1e:	4013      	ands	r3, r2
 8009f20:	627b      	str	r3, [r7, #36]	; 0x24
  /* Configure for the selected DAC channel: Signed format */
  tmpreg2 |= (sConfig->DAC_SignedFormat == ENABLE) ? DAC_MCR_SINFORMAT1 : 0UL;
 8009f22:	68bb      	ldr	r3, [r7, #8]
 8009f24:	795b      	ldrb	r3, [r3, #5]
 8009f26:	2b01      	cmp	r3, #1
 8009f28:	d102      	bne.n	8009f30 <HAL_DAC_ConfigChannel+0x210>
 8009f2a:	f44f 7300 	mov.w	r3, #512	; 0x200
 8009f2e:	e000      	b.n	8009f32 <HAL_DAC_ConfigChannel+0x212>
 8009f30:	2300      	movs	r3, #0
 8009f32:	69ba      	ldr	r2, [r7, #24]
 8009f34:	4313      	orrs	r3, r2
 8009f36:	61bb      	str	r3, [r7, #24]
  /* Clear DAC_MCR_HFSEL bits */
  tmpreg1 &= ~(DAC_MCR_HFSEL);
 8009f38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009f3a:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8009f3e:	627b      	str	r3, [r7, #36]	; 0x24
  /* Configure for both DAC channels: high frequency mode */
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC == sConfig->DAC_HighFrequency)
 8009f40:	68bb      	ldr	r3, [r7, #8]
 8009f42:	681b      	ldr	r3, [r3, #0]
 8009f44:	2b02      	cmp	r3, #2
 8009f46:	d114      	bne.n	8009f72 <HAL_DAC_ConfigChannel+0x252>
  {
    hclkfreq = HAL_RCC_GetHCLKFreq();
 8009f48:	f001 fbc2 	bl	800b6d0 <HAL_RCC_GetHCLKFreq>
 8009f4c:	6178      	str	r0, [r7, #20]
    if (hclkfreq > HFSEL_ENABLE_THRESHOLD_160MHZ)
 8009f4e:	697b      	ldr	r3, [r7, #20]
 8009f50:	4a47      	ldr	r2, [pc, #284]	; (800a070 <HAL_DAC_ConfigChannel+0x350>)
 8009f52:	4293      	cmp	r3, r2
 8009f54:	d904      	bls.n	8009f60 <HAL_DAC_ConfigChannel+0x240>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_160MHZ;
 8009f56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009f58:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009f5c:	627b      	str	r3, [r7, #36]	; 0x24
 8009f5e:	e00d      	b.n	8009f7c <HAL_DAC_ConfigChannel+0x25c>
    }
    else if (hclkfreq > HFSEL_ENABLE_THRESHOLD_80MHZ)
 8009f60:	697b      	ldr	r3, [r7, #20]
 8009f62:	4a44      	ldr	r2, [pc, #272]	; (800a074 <HAL_DAC_ConfigChannel+0x354>)
 8009f64:	4293      	cmp	r3, r2
 8009f66:	d909      	bls.n	8009f7c <HAL_DAC_ConfigChannel+0x25c>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 8009f68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009f6a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8009f6e:	627b      	str	r3, [r7, #36]	; 0x24
 8009f70:	e004      	b.n	8009f7c <HAL_DAC_ConfigChannel+0x25c>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
    }
  }
  else
  {
    tmpreg1 |= sConfig->DAC_HighFrequency;
 8009f72:	68bb      	ldr	r3, [r7, #8]
 8009f74:	681b      	ldr	r3, [r3, #0]
 8009f76:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009f78:	4313      	orrs	r3, r2
 8009f7a:	627b      	str	r3, [r7, #36]	; 0x24
  }
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8009f7c:	687b      	ldr	r3, [r7, #4]
 8009f7e:	f003 0310 	and.w	r3, r3, #16
 8009f82:	69ba      	ldr	r2, [r7, #24]
 8009f84:	fa02 f303 	lsl.w	r3, r2, r3
 8009f88:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009f8a:	4313      	orrs	r3, r2
 8009f8c:	627b      	str	r3, [r7, #36]	; 0x24
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 8009f8e:	68fb      	ldr	r3, [r7, #12]
 8009f90:	681b      	ldr	r3, [r3, #0]
 8009f92:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009f94:	63da      	str	r2, [r3, #60]	; 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 8009f96:	68fb      	ldr	r3, [r7, #12]
 8009f98:	681b      	ldr	r3, [r3, #0]
 8009f9a:	6819      	ldr	r1, [r3, #0]
 8009f9c:	687b      	ldr	r3, [r7, #4]
 8009f9e:	f003 0310 	and.w	r3, r3, #16
 8009fa2:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8009fa6:	fa02 f303 	lsl.w	r3, r2, r3
 8009faa:	43da      	mvns	r2, r3
 8009fac:	68fb      	ldr	r3, [r7, #12]
 8009fae:	681b      	ldr	r3, [r3, #0]
 8009fb0:	400a      	ands	r2, r1
 8009fb2:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8009fb4:	68fb      	ldr	r3, [r7, #12]
 8009fb6:	681b      	ldr	r3, [r3, #0]
 8009fb8:	681b      	ldr	r3, [r3, #0]
 8009fba:	627b      	str	r3, [r7, #36]	; 0x24
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 8009fbc:	687b      	ldr	r3, [r7, #4]
 8009fbe:	f003 0310 	and.w	r3, r3, #16
 8009fc2:	f640 72fe 	movw	r2, #4094	; 0xffe
 8009fc6:	fa02 f303 	lsl.w	r3, r2, r3
 8009fca:	43db      	mvns	r3, r3
 8009fcc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009fce:	4013      	ands	r3, r2
 8009fd0:	627b      	str	r3, [r7, #36]	; 0x24
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 8009fd2:	68bb      	ldr	r3, [r7, #8]
 8009fd4:	68db      	ldr	r3, [r3, #12]
 8009fd6:	61bb      	str	r3, [r7, #24]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8009fd8:	687b      	ldr	r3, [r7, #4]
 8009fda:	f003 0310 	and.w	r3, r3, #16
 8009fde:	69ba      	ldr	r2, [r7, #24]
 8009fe0:	fa02 f303 	lsl.w	r3, r2, r3
 8009fe4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009fe6:	4313      	orrs	r3, r2
 8009fe8:	627b      	str	r3, [r7, #36]	; 0x24
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8009fea:	68fb      	ldr	r3, [r7, #12]
 8009fec:	681b      	ldr	r3, [r3, #0]
 8009fee:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009ff0:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << (Channel & 0x10UL));
 8009ff2:	68fb      	ldr	r3, [r7, #12]
 8009ff4:	681b      	ldr	r3, [r3, #0]
 8009ff6:	6819      	ldr	r1, [r3, #0]
 8009ff8:	687b      	ldr	r3, [r7, #4]
 8009ffa:	f003 0310 	and.w	r3, r3, #16
 8009ffe:	22c0      	movs	r2, #192	; 0xc0
 800a000:	fa02 f303 	lsl.w	r3, r2, r3
 800a004:	43da      	mvns	r2, r3
 800a006:	68fb      	ldr	r3, [r7, #12]
 800a008:	681b      	ldr	r3, [r3, #0]
 800a00a:	400a      	ands	r2, r1
 800a00c:	601a      	str	r2, [r3, #0]

  /* Set STRSTTRIGSELx and STINCTRIGSELx bits according to DAC_Trigger & DAC_Trigger2 values */
  tmpreg2 = ((sConfig->DAC_Trigger & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STRSTTRIGSEL1_Pos;
 800a00e:	68bb      	ldr	r3, [r7, #8]
 800a010:	68db      	ldr	r3, [r3, #12]
 800a012:	089b      	lsrs	r3, r3, #2
 800a014:	f003 030f 	and.w	r3, r3, #15
 800a018:	61bb      	str	r3, [r7, #24]
  tmpreg2 |= ((sConfig->DAC_Trigger2 & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STINCTRIGSEL1_Pos;
 800a01a:	68bb      	ldr	r3, [r7, #8]
 800a01c:	691b      	ldr	r3, [r3, #16]
 800a01e:	089b      	lsrs	r3, r3, #2
 800a020:	021b      	lsls	r3, r3, #8
 800a022:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 800a026:	69ba      	ldr	r2, [r7, #24]
 800a028:	4313      	orrs	r3, r2
 800a02a:	61bb      	str	r3, [r7, #24]
  /* Modify STMODR register value depending on DAC_Channel */
  MODIFY_REG(hdac->Instance->STMODR, (DAC_STMODR_STINCTRIGSEL1 | DAC_STMODR_STRSTTRIGSEL1) << (Channel & 0x10UL), tmpreg2 << (Channel & 0x10UL));
 800a02c:	68fb      	ldr	r3, [r7, #12]
 800a02e:	681b      	ldr	r3, [r3, #0]
 800a030:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800a032:	687b      	ldr	r3, [r7, #4]
 800a034:	f003 0310 	and.w	r3, r3, #16
 800a038:	f640 710f 	movw	r1, #3855	; 0xf0f
 800a03c:	fa01 f303 	lsl.w	r3, r1, r3
 800a040:	43db      	mvns	r3, r3
 800a042:	ea02 0103 	and.w	r1, r2, r3
 800a046:	687b      	ldr	r3, [r7, #4]
 800a048:	f003 0310 	and.w	r3, r3, #16
 800a04c:	69ba      	ldr	r2, [r7, #24]
 800a04e:	409a      	lsls	r2, r3
 800a050:	68fb      	ldr	r3, [r7, #12]
 800a052:	681b      	ldr	r3, [r3, #0]
 800a054:	430a      	orrs	r2, r1
 800a056:	661a      	str	r2, [r3, #96]	; 0x60
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 800a058:	68fb      	ldr	r3, [r7, #12]
 800a05a:	2201      	movs	r2, #1
 800a05c:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 800a05e:	68fb      	ldr	r3, [r7, #12]
 800a060:	2200      	movs	r2, #0
 800a062:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 800a064:	2300      	movs	r3, #0
}
 800a066:	4618      	mov	r0, r3
 800a068:	3728      	adds	r7, #40	; 0x28
 800a06a:	46bd      	mov	sp, r7
 800a06c:	bd80      	pop	{r7, pc}
 800a06e:	bf00      	nop
 800a070:	09896800 	.word	0x09896800
 800a074:	04c4b400 	.word	0x04c4b400

0800a078 <DAC_DMAConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 800a078:	b580      	push	{r7, lr}
 800a07a:	b084      	sub	sp, #16
 800a07c:	af00      	add	r7, sp, #0
 800a07e:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800a080:	687b      	ldr	r3, [r7, #4]
 800a082:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a084:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvCpltCallbackCh1(hdac);
 800a086:	68f8      	ldr	r0, [r7, #12]
 800a088:	f7ff fe16 	bl	8009cb8 <HAL_DAC_ConvCpltCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 800a08c:	68fb      	ldr	r3, [r7, #12]
 800a08e:	2201      	movs	r2, #1
 800a090:	711a      	strb	r2, [r3, #4]
}
 800a092:	bf00      	nop
 800a094:	3710      	adds	r7, #16
 800a096:	46bd      	mov	sp, r7
 800a098:	bd80      	pop	{r7, pc}

0800a09a <DAC_DMAHalfConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 800a09a:	b580      	push	{r7, lr}
 800a09c:	b084      	sub	sp, #16
 800a09e:	af00      	add	r7, sp, #0
 800a0a0:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800a0a2:	687b      	ldr	r3, [r7, #4]
 800a0a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a0a6:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvHalfCpltCallbackCh1(hdac);
 800a0a8:	68f8      	ldr	r0, [r7, #12]
 800a0aa:	f7ff fe0f 	bl	8009ccc <HAL_DAC_ConvHalfCpltCallbackCh1>
#endif  /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 800a0ae:	bf00      	nop
 800a0b0:	3710      	adds	r7, #16
 800a0b2:	46bd      	mov	sp, r7
 800a0b4:	bd80      	pop	{r7, pc}

0800a0b6 <DAC_DMAErrorCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh1(DMA_HandleTypeDef *hdma)
{
 800a0b6:	b580      	push	{r7, lr}
 800a0b8:	b084      	sub	sp, #16
 800a0ba:	af00      	add	r7, sp, #0
 800a0bc:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800a0be:	687b      	ldr	r3, [r7, #4]
 800a0c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a0c2:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 800a0c4:	68fb      	ldr	r3, [r7, #12]
 800a0c6:	691b      	ldr	r3, [r3, #16]
 800a0c8:	f043 0204 	orr.w	r2, r3, #4
 800a0cc:	68fb      	ldr	r3, [r7, #12]
 800a0ce:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh1(hdac);
#else
  HAL_DAC_ErrorCallbackCh1(hdac);
 800a0d0:	68f8      	ldr	r0, [r7, #12]
 800a0d2:	f7ff fe05 	bl	8009ce0 <HAL_DAC_ErrorCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 800a0d6:	68fb      	ldr	r3, [r7, #12]
 800a0d8:	2201      	movs	r2, #1
 800a0da:	711a      	strb	r2, [r3, #4]
}
 800a0dc:	bf00      	nop
 800a0de:	3710      	adds	r7, #16
 800a0e0:	46bd      	mov	sp, r7
 800a0e2:	bd80      	pop	{r7, pc}

0800a0e4 <HAL_DACEx_ConvCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 800a0e4:	b480      	push	{r7}
 800a0e6:	b083      	sub	sp, #12
 800a0e8:	af00      	add	r7, sp, #0
 800a0ea:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvCpltCallbackCh2 could be implemented in the user file
   */
}
 800a0ec:	bf00      	nop
 800a0ee:	370c      	adds	r7, #12
 800a0f0:	46bd      	mov	sp, r7
 800a0f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0f6:	4770      	bx	lr

0800a0f8 <HAL_DACEx_ConvHalfCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvHalfCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 800a0f8:	b480      	push	{r7}
 800a0fa:	b083      	sub	sp, #12
 800a0fc:	af00      	add	r7, sp, #0
 800a0fe:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvHalfCpltCallbackCh2 could be implemented in the user file
   */
}
 800a100:	bf00      	nop
 800a102:	370c      	adds	r7, #12
 800a104:	46bd      	mov	sp, r7
 800a106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a10a:	4770      	bx	lr

0800a10c <HAL_DACEx_ErrorCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ErrorCallbackCh2(DAC_HandleTypeDef *hdac)
{
 800a10c:	b480      	push	{r7}
 800a10e:	b083      	sub	sp, #12
 800a110:	af00      	add	r7, sp, #0
 800a112:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ErrorCallbackCh2 could be implemented in the user file
   */
}
 800a114:	bf00      	nop
 800a116:	370c      	adds	r7, #12
 800a118:	46bd      	mov	sp, r7
 800a11a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a11e:	4770      	bx	lr

0800a120 <DAC_DMAConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 800a120:	b580      	push	{r7, lr}
 800a122:	b084      	sub	sp, #16
 800a124:	af00      	add	r7, sp, #0
 800a126:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800a128:	687b      	ldr	r3, [r7, #4]
 800a12a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a12c:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvCpltCallbackCh2(hdac);
 800a12e:	68f8      	ldr	r0, [r7, #12]
 800a130:	f7ff ffd8 	bl	800a0e4 <HAL_DACEx_ConvCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 800a134:	68fb      	ldr	r3, [r7, #12]
 800a136:	2201      	movs	r2, #1
 800a138:	711a      	strb	r2, [r3, #4]
}
 800a13a:	bf00      	nop
 800a13c:	3710      	adds	r7, #16
 800a13e:	46bd      	mov	sp, r7
 800a140:	bd80      	pop	{r7, pc}

0800a142 <DAC_DMAHalfConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 800a142:	b580      	push	{r7, lr}
 800a144:	b084      	sub	sp, #16
 800a146:	af00      	add	r7, sp, #0
 800a148:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800a14a:	687b      	ldr	r3, [r7, #4]
 800a14c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a14e:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvHalfCpltCallbackCh2(hdac);
 800a150:	68f8      	ldr	r0, [r7, #12]
 800a152:	f7ff ffd1 	bl	800a0f8 <HAL_DACEx_ConvHalfCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 800a156:	bf00      	nop
 800a158:	3710      	adds	r7, #16
 800a15a:	46bd      	mov	sp, r7
 800a15c:	bd80      	pop	{r7, pc}

0800a15e <DAC_DMAErrorCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh2(DMA_HandleTypeDef *hdma)
{
 800a15e:	b580      	push	{r7, lr}
 800a160:	b084      	sub	sp, #16
 800a162:	af00      	add	r7, sp, #0
 800a164:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800a166:	687b      	ldr	r3, [r7, #4]
 800a168:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a16a:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 800a16c:	68fb      	ldr	r3, [r7, #12]
 800a16e:	691b      	ldr	r3, [r3, #16]
 800a170:	f043 0204 	orr.w	r2, r3, #4
 800a174:	68fb      	ldr	r3, [r7, #12]
 800a176:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh2(hdac);
#else
  HAL_DACEx_ErrorCallbackCh2(hdac);
 800a178:	68f8      	ldr	r0, [r7, #12]
 800a17a:	f7ff ffc7 	bl	800a10c <HAL_DACEx_ErrorCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 800a17e:	68fb      	ldr	r3, [r7, #12]
 800a180:	2201      	movs	r2, #1
 800a182:	711a      	strb	r2, [r3, #4]
}
 800a184:	bf00      	nop
 800a186:	3710      	adds	r7, #16
 800a188:	46bd      	mov	sp, r7
 800a18a:	bd80      	pop	{r7, pc}

0800a18c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800a18c:	b580      	push	{r7, lr}
 800a18e:	b084      	sub	sp, #16
 800a190:	af00      	add	r7, sp, #0
 800a192:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 800a194:	687b      	ldr	r3, [r7, #4]
 800a196:	2b00      	cmp	r3, #0
 800a198:	d101      	bne.n	800a19e <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 800a19a:	2301      	movs	r3, #1
 800a19c:	e08d      	b.n	800a2ba <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800a19e:	687b      	ldr	r3, [r7, #4]
 800a1a0:	681b      	ldr	r3, [r3, #0]
 800a1a2:	461a      	mov	r2, r3
 800a1a4:	4b47      	ldr	r3, [pc, #284]	; (800a2c4 <HAL_DMA_Init+0x138>)
 800a1a6:	429a      	cmp	r2, r3
 800a1a8:	d80f      	bhi.n	800a1ca <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800a1aa:	687b      	ldr	r3, [r7, #4]
 800a1ac:	681b      	ldr	r3, [r3, #0]
 800a1ae:	461a      	mov	r2, r3
 800a1b0:	4b45      	ldr	r3, [pc, #276]	; (800a2c8 <HAL_DMA_Init+0x13c>)
 800a1b2:	4413      	add	r3, r2
 800a1b4:	4a45      	ldr	r2, [pc, #276]	; (800a2cc <HAL_DMA_Init+0x140>)
 800a1b6:	fba2 2303 	umull	r2, r3, r2, r3
 800a1ba:	091b      	lsrs	r3, r3, #4
 800a1bc:	009a      	lsls	r2, r3, #2
 800a1be:	687b      	ldr	r3, [r7, #4]
 800a1c0:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 800a1c2:	687b      	ldr	r3, [r7, #4]
 800a1c4:	4a42      	ldr	r2, [pc, #264]	; (800a2d0 <HAL_DMA_Init+0x144>)
 800a1c6:	641a      	str	r2, [r3, #64]	; 0x40
 800a1c8:	e00e      	b.n	800a1e8 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 800a1ca:	687b      	ldr	r3, [r7, #4]
 800a1cc:	681b      	ldr	r3, [r3, #0]
 800a1ce:	461a      	mov	r2, r3
 800a1d0:	4b40      	ldr	r3, [pc, #256]	; (800a2d4 <HAL_DMA_Init+0x148>)
 800a1d2:	4413      	add	r3, r2
 800a1d4:	4a3d      	ldr	r2, [pc, #244]	; (800a2cc <HAL_DMA_Init+0x140>)
 800a1d6:	fba2 2303 	umull	r2, r3, r2, r3
 800a1da:	091b      	lsrs	r3, r3, #4
 800a1dc:	009a      	lsls	r2, r3, #2
 800a1de:	687b      	ldr	r3, [r7, #4]
 800a1e0:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 800a1e2:	687b      	ldr	r3, [r7, #4]
 800a1e4:	4a3c      	ldr	r2, [pc, #240]	; (800a2d8 <HAL_DMA_Init+0x14c>)
 800a1e6:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800a1e8:	687b      	ldr	r3, [r7, #4]
 800a1ea:	2202      	movs	r2, #2
 800a1ec:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 800a1f0:	687b      	ldr	r3, [r7, #4]
 800a1f2:	681b      	ldr	r3, [r3, #0]
 800a1f4:	681b      	ldr	r3, [r3, #0]
 800a1f6:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 800a1f8:	68fb      	ldr	r3, [r7, #12]
 800a1fa:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 800a1fe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a202:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800a204:	687b      	ldr	r3, [r7, #4]
 800a206:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800a208:	687b      	ldr	r3, [r7, #4]
 800a20a:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 800a20c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800a20e:	687b      	ldr	r3, [r7, #4]
 800a210:	691b      	ldr	r3, [r3, #16]
 800a212:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800a214:	687b      	ldr	r3, [r7, #4]
 800a216:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800a218:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800a21a:	687b      	ldr	r3, [r7, #4]
 800a21c:	699b      	ldr	r3, [r3, #24]
 800a21e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800a220:	687b      	ldr	r3, [r7, #4]
 800a222:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800a224:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800a226:	687b      	ldr	r3, [r7, #4]
 800a228:	6a1b      	ldr	r3, [r3, #32]
 800a22a:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 800a22c:	68fa      	ldr	r2, [r7, #12]
 800a22e:	4313      	orrs	r3, r2
 800a230:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800a232:	687b      	ldr	r3, [r7, #4]
 800a234:	681b      	ldr	r3, [r3, #0]
 800a236:	68fa      	ldr	r2, [r7, #12]
 800a238:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 800a23a:	6878      	ldr	r0, [r7, #4]
 800a23c:	f000 fa10 	bl	800a660 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 800a240:	687b      	ldr	r3, [r7, #4]
 800a242:	689b      	ldr	r3, [r3, #8]
 800a244:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800a248:	d102      	bne.n	800a250 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 800a24a:	687b      	ldr	r3, [r7, #4]
 800a24c:	2200      	movs	r2, #0
 800a24e:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 800a250:	687b      	ldr	r3, [r7, #4]
 800a252:	685a      	ldr	r2, [r3, #4]
 800a254:	687b      	ldr	r3, [r7, #4]
 800a256:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800a258:	b2d2      	uxtb	r2, r2
 800a25a:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800a25c:	687b      	ldr	r3, [r7, #4]
 800a25e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a260:	687a      	ldr	r2, [r7, #4]
 800a262:	6d12      	ldr	r2, [r2, #80]	; 0x50
 800a264:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 800a266:	687b      	ldr	r3, [r7, #4]
 800a268:	685b      	ldr	r3, [r3, #4]
 800a26a:	2b00      	cmp	r3, #0
 800a26c:	d010      	beq.n	800a290 <HAL_DMA_Init+0x104>
 800a26e:	687b      	ldr	r3, [r7, #4]
 800a270:	685b      	ldr	r3, [r3, #4]
 800a272:	2b04      	cmp	r3, #4
 800a274:	d80c      	bhi.n	800a290 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 800a276:	6878      	ldr	r0, [r7, #4]
 800a278:	f000 fa30 	bl	800a6dc <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 800a27c:	687b      	ldr	r3, [r7, #4]
 800a27e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a280:	2200      	movs	r2, #0
 800a282:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800a284:	687b      	ldr	r3, [r7, #4]
 800a286:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a288:	687a      	ldr	r2, [r7, #4]
 800a28a:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 800a28c:	605a      	str	r2, [r3, #4]
 800a28e:	e008      	b.n	800a2a2 <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 800a290:	687b      	ldr	r3, [r7, #4]
 800a292:	2200      	movs	r2, #0
 800a294:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 800a296:	687b      	ldr	r3, [r7, #4]
 800a298:	2200      	movs	r2, #0
 800a29a:	659a      	str	r2, [r3, #88]	; 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 800a29c:	687b      	ldr	r3, [r7, #4]
 800a29e:	2200      	movs	r2, #0
 800a2a0:	65da      	str	r2, [r3, #92]	; 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800a2a2:	687b      	ldr	r3, [r7, #4]
 800a2a4:	2200      	movs	r2, #0
 800a2a6:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 800a2a8:	687b      	ldr	r3, [r7, #4]
 800a2aa:	2201      	movs	r2, #1
 800a2ac:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800a2b0:	687b      	ldr	r3, [r7, #4]
 800a2b2:	2200      	movs	r2, #0
 800a2b4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 800a2b8:	2300      	movs	r3, #0
}
 800a2ba:	4618      	mov	r0, r3
 800a2bc:	3710      	adds	r7, #16
 800a2be:	46bd      	mov	sp, r7
 800a2c0:	bd80      	pop	{r7, pc}
 800a2c2:	bf00      	nop
 800a2c4:	40020407 	.word	0x40020407
 800a2c8:	bffdfff8 	.word	0xbffdfff8
 800a2cc:	cccccccd 	.word	0xcccccccd
 800a2d0:	40020000 	.word	0x40020000
 800a2d4:	bffdfbf8 	.word	0xbffdfbf8
 800a2d8:	40020400 	.word	0x40020400

0800a2dc <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 800a2dc:	b580      	push	{r7, lr}
 800a2de:	b086      	sub	sp, #24
 800a2e0:	af00      	add	r7, sp, #0
 800a2e2:	60f8      	str	r0, [r7, #12]
 800a2e4:	60b9      	str	r1, [r7, #8]
 800a2e6:	607a      	str	r2, [r7, #4]
 800a2e8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800a2ea:	2300      	movs	r3, #0
 800a2ec:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800a2ee:	68fb      	ldr	r3, [r7, #12]
 800a2f0:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800a2f4:	2b01      	cmp	r3, #1
 800a2f6:	d101      	bne.n	800a2fc <HAL_DMA_Start_IT+0x20>
 800a2f8:	2302      	movs	r3, #2
 800a2fa:	e066      	b.n	800a3ca <HAL_DMA_Start_IT+0xee>
 800a2fc:	68fb      	ldr	r3, [r7, #12]
 800a2fe:	2201      	movs	r2, #1
 800a300:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 800a304:	68fb      	ldr	r3, [r7, #12]
 800a306:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800a30a:	b2db      	uxtb	r3, r3
 800a30c:	2b01      	cmp	r3, #1
 800a30e:	d155      	bne.n	800a3bc <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800a310:	68fb      	ldr	r3, [r7, #12]
 800a312:	2202      	movs	r2, #2
 800a314:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800a318:	68fb      	ldr	r3, [r7, #12]
 800a31a:	2200      	movs	r2, #0
 800a31c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800a31e:	68fb      	ldr	r3, [r7, #12]
 800a320:	681b      	ldr	r3, [r3, #0]
 800a322:	681a      	ldr	r2, [r3, #0]
 800a324:	68fb      	ldr	r3, [r7, #12]
 800a326:	681b      	ldr	r3, [r3, #0]
 800a328:	f022 0201 	bic.w	r2, r2, #1
 800a32c:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800a32e:	683b      	ldr	r3, [r7, #0]
 800a330:	687a      	ldr	r2, [r7, #4]
 800a332:	68b9      	ldr	r1, [r7, #8]
 800a334:	68f8      	ldr	r0, [r7, #12]
 800a336:	f000 f954 	bl	800a5e2 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 800a33a:	68fb      	ldr	r3, [r7, #12]
 800a33c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a33e:	2b00      	cmp	r3, #0
 800a340:	d008      	beq.n	800a354 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800a342:	68fb      	ldr	r3, [r7, #12]
 800a344:	681b      	ldr	r3, [r3, #0]
 800a346:	681a      	ldr	r2, [r3, #0]
 800a348:	68fb      	ldr	r3, [r7, #12]
 800a34a:	681b      	ldr	r3, [r3, #0]
 800a34c:	f042 020e 	orr.w	r2, r2, #14
 800a350:	601a      	str	r2, [r3, #0]
 800a352:	e00f      	b.n	800a374 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800a354:	68fb      	ldr	r3, [r7, #12]
 800a356:	681b      	ldr	r3, [r3, #0]
 800a358:	681a      	ldr	r2, [r3, #0]
 800a35a:	68fb      	ldr	r3, [r7, #12]
 800a35c:	681b      	ldr	r3, [r3, #0]
 800a35e:	f022 0204 	bic.w	r2, r2, #4
 800a362:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 800a364:	68fb      	ldr	r3, [r7, #12]
 800a366:	681b      	ldr	r3, [r3, #0]
 800a368:	681a      	ldr	r2, [r3, #0]
 800a36a:	68fb      	ldr	r3, [r7, #12]
 800a36c:	681b      	ldr	r3, [r3, #0]
 800a36e:	f042 020a 	orr.w	r2, r2, #10
 800a372:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 800a374:	68fb      	ldr	r3, [r7, #12]
 800a376:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800a378:	681b      	ldr	r3, [r3, #0]
 800a37a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800a37e:	2b00      	cmp	r3, #0
 800a380:	d007      	beq.n	800a392 <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 800a382:	68fb      	ldr	r3, [r7, #12]
 800a384:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800a386:	681a      	ldr	r2, [r3, #0]
 800a388:	68fb      	ldr	r3, [r7, #12]
 800a38a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800a38c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800a390:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 800a392:	68fb      	ldr	r3, [r7, #12]
 800a394:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a396:	2b00      	cmp	r3, #0
 800a398:	d007      	beq.n	800a3aa <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 800a39a:	68fb      	ldr	r3, [r7, #12]
 800a39c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a39e:	681a      	ldr	r2, [r3, #0]
 800a3a0:	68fb      	ldr	r3, [r7, #12]
 800a3a2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a3a4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800a3a8:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800a3aa:	68fb      	ldr	r3, [r7, #12]
 800a3ac:	681b      	ldr	r3, [r3, #0]
 800a3ae:	681a      	ldr	r2, [r3, #0]
 800a3b0:	68fb      	ldr	r3, [r7, #12]
 800a3b2:	681b      	ldr	r3, [r3, #0]
 800a3b4:	f042 0201 	orr.w	r2, r2, #1
 800a3b8:	601a      	str	r2, [r3, #0]
 800a3ba:	e005      	b.n	800a3c8 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800a3bc:	68fb      	ldr	r3, [r7, #12]
 800a3be:	2200      	movs	r2, #0
 800a3c0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 800a3c4:	2302      	movs	r3, #2
 800a3c6:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 800a3c8:	7dfb      	ldrb	r3, [r7, #23]
}
 800a3ca:	4618      	mov	r0, r3
 800a3cc:	3718      	adds	r7, #24
 800a3ce:	46bd      	mov	sp, r7
 800a3d0:	bd80      	pop	{r7, pc}

0800a3d2 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800a3d2:	b480      	push	{r7}
 800a3d4:	b085      	sub	sp, #20
 800a3d6:	af00      	add	r7, sp, #0
 800a3d8:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800a3da:	2300      	movs	r3, #0
 800a3dc:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 800a3de:	687b      	ldr	r3, [r7, #4]
 800a3e0:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800a3e4:	b2db      	uxtb	r3, r3
 800a3e6:	2b02      	cmp	r3, #2
 800a3e8:	d005      	beq.n	800a3f6 <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800a3ea:	687b      	ldr	r3, [r7, #4]
 800a3ec:	2204      	movs	r2, #4
 800a3ee:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 800a3f0:	2301      	movs	r3, #1
 800a3f2:	73fb      	strb	r3, [r7, #15]
 800a3f4:	e037      	b.n	800a466 <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800a3f6:	687b      	ldr	r3, [r7, #4]
 800a3f8:	681b      	ldr	r3, [r3, #0]
 800a3fa:	681a      	ldr	r2, [r3, #0]
 800a3fc:	687b      	ldr	r3, [r7, #4]
 800a3fe:	681b      	ldr	r3, [r3, #0]
 800a400:	f022 020e 	bic.w	r2, r2, #14
 800a404:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800a406:	687b      	ldr	r3, [r7, #4]
 800a408:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800a40a:	681a      	ldr	r2, [r3, #0]
 800a40c:	687b      	ldr	r3, [r7, #4]
 800a40e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800a410:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800a414:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 800a416:	687b      	ldr	r3, [r7, #4]
 800a418:	681b      	ldr	r3, [r3, #0]
 800a41a:	681a      	ldr	r2, [r3, #0]
 800a41c:	687b      	ldr	r3, [r7, #4]
 800a41e:	681b      	ldr	r3, [r3, #0]
 800a420:	f022 0201 	bic.w	r2, r2, #1
 800a424:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800a426:	687b      	ldr	r3, [r7, #4]
 800a428:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a42a:	f003 021f 	and.w	r2, r3, #31
 800a42e:	687b      	ldr	r3, [r7, #4]
 800a430:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a432:	2101      	movs	r1, #1
 800a434:	fa01 f202 	lsl.w	r2, r1, r2
 800a438:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800a43a:	687b      	ldr	r3, [r7, #4]
 800a43c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a43e:	687a      	ldr	r2, [r7, #4]
 800a440:	6d12      	ldr	r2, [r2, #80]	; 0x50
 800a442:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 800a444:	687b      	ldr	r3, [r7, #4]
 800a446:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a448:	2b00      	cmp	r3, #0
 800a44a:	d00c      	beq.n	800a466 <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800a44c:	687b      	ldr	r3, [r7, #4]
 800a44e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a450:	681a      	ldr	r2, [r3, #0]
 800a452:	687b      	ldr	r3, [r7, #4]
 800a454:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a456:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800a45a:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800a45c:	687b      	ldr	r3, [r7, #4]
 800a45e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a460:	687a      	ldr	r2, [r7, #4]
 800a462:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 800a464:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800a466:	687b      	ldr	r3, [r7, #4]
 800a468:	2201      	movs	r2, #1
 800a46a:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 800a46e:	687b      	ldr	r3, [r7, #4]
 800a470:	2200      	movs	r2, #0
 800a472:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return status;
 800a476:	7bfb      	ldrb	r3, [r7, #15]
}
 800a478:	4618      	mov	r0, r3
 800a47a:	3714      	adds	r7, #20
 800a47c:	46bd      	mov	sp, r7
 800a47e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a482:	4770      	bx	lr

0800a484 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800a484:	b580      	push	{r7, lr}
 800a486:	b084      	sub	sp, #16
 800a488:	af00      	add	r7, sp, #0
 800a48a:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800a48c:	687b      	ldr	r3, [r7, #4]
 800a48e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a490:	681b      	ldr	r3, [r3, #0]
 800a492:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800a494:	687b      	ldr	r3, [r7, #4]
 800a496:	681b      	ldr	r3, [r3, #0]
 800a498:	681b      	ldr	r3, [r3, #0]
 800a49a:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 800a49c:	687b      	ldr	r3, [r7, #4]
 800a49e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a4a0:	f003 031f 	and.w	r3, r3, #31
 800a4a4:	2204      	movs	r2, #4
 800a4a6:	409a      	lsls	r2, r3
 800a4a8:	68fb      	ldr	r3, [r7, #12]
 800a4aa:	4013      	ands	r3, r2
 800a4ac:	2b00      	cmp	r3, #0
 800a4ae:	d026      	beq.n	800a4fe <HAL_DMA_IRQHandler+0x7a>
 800a4b0:	68bb      	ldr	r3, [r7, #8]
 800a4b2:	f003 0304 	and.w	r3, r3, #4
 800a4b6:	2b00      	cmp	r3, #0
 800a4b8:	d021      	beq.n	800a4fe <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800a4ba:	687b      	ldr	r3, [r7, #4]
 800a4bc:	681b      	ldr	r3, [r3, #0]
 800a4be:	681b      	ldr	r3, [r3, #0]
 800a4c0:	f003 0320 	and.w	r3, r3, #32
 800a4c4:	2b00      	cmp	r3, #0
 800a4c6:	d107      	bne.n	800a4d8 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800a4c8:	687b      	ldr	r3, [r7, #4]
 800a4ca:	681b      	ldr	r3, [r3, #0]
 800a4cc:	681a      	ldr	r2, [r3, #0]
 800a4ce:	687b      	ldr	r3, [r7, #4]
 800a4d0:	681b      	ldr	r3, [r3, #0]
 800a4d2:	f022 0204 	bic.w	r2, r2, #4
 800a4d6:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 800a4d8:	687b      	ldr	r3, [r7, #4]
 800a4da:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a4dc:	f003 021f 	and.w	r2, r3, #31
 800a4e0:	687b      	ldr	r3, [r7, #4]
 800a4e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a4e4:	2104      	movs	r1, #4
 800a4e6:	fa01 f202 	lsl.w	r2, r1, r2
 800a4ea:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 800a4ec:	687b      	ldr	r3, [r7, #4]
 800a4ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a4f0:	2b00      	cmp	r3, #0
 800a4f2:	d071      	beq.n	800a5d8 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 800a4f4:	687b      	ldr	r3, [r7, #4]
 800a4f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a4f8:	6878      	ldr	r0, [r7, #4]
 800a4fa:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 800a4fc:	e06c      	b.n	800a5d8 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 800a4fe:	687b      	ldr	r3, [r7, #4]
 800a500:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a502:	f003 031f 	and.w	r3, r3, #31
 800a506:	2202      	movs	r2, #2
 800a508:	409a      	lsls	r2, r3
 800a50a:	68fb      	ldr	r3, [r7, #12]
 800a50c:	4013      	ands	r3, r2
 800a50e:	2b00      	cmp	r3, #0
 800a510:	d02e      	beq.n	800a570 <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 800a512:	68bb      	ldr	r3, [r7, #8]
 800a514:	f003 0302 	and.w	r3, r3, #2
 800a518:	2b00      	cmp	r3, #0
 800a51a:	d029      	beq.n	800a570 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800a51c:	687b      	ldr	r3, [r7, #4]
 800a51e:	681b      	ldr	r3, [r3, #0]
 800a520:	681b      	ldr	r3, [r3, #0]
 800a522:	f003 0320 	and.w	r3, r3, #32
 800a526:	2b00      	cmp	r3, #0
 800a528:	d10b      	bne.n	800a542 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800a52a:	687b      	ldr	r3, [r7, #4]
 800a52c:	681b      	ldr	r3, [r3, #0]
 800a52e:	681a      	ldr	r2, [r3, #0]
 800a530:	687b      	ldr	r3, [r7, #4]
 800a532:	681b      	ldr	r3, [r3, #0]
 800a534:	f022 020a 	bic.w	r2, r2, #10
 800a538:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800a53a:	687b      	ldr	r3, [r7, #4]
 800a53c:	2201      	movs	r2, #1
 800a53e:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 800a542:	687b      	ldr	r3, [r7, #4]
 800a544:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a546:	f003 021f 	and.w	r2, r3, #31
 800a54a:	687b      	ldr	r3, [r7, #4]
 800a54c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a54e:	2102      	movs	r1, #2
 800a550:	fa01 f202 	lsl.w	r2, r1, r2
 800a554:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800a556:	687b      	ldr	r3, [r7, #4]
 800a558:	2200      	movs	r2, #0
 800a55a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferCpltCallback != NULL)
 800a55e:	687b      	ldr	r3, [r7, #4]
 800a560:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a562:	2b00      	cmp	r3, #0
 800a564:	d038      	beq.n	800a5d8 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 800a566:	687b      	ldr	r3, [r7, #4]
 800a568:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a56a:	6878      	ldr	r0, [r7, #4]
 800a56c:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 800a56e:	e033      	b.n	800a5d8 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 800a570:	687b      	ldr	r3, [r7, #4]
 800a572:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a574:	f003 031f 	and.w	r3, r3, #31
 800a578:	2208      	movs	r2, #8
 800a57a:	409a      	lsls	r2, r3
 800a57c:	68fb      	ldr	r3, [r7, #12]
 800a57e:	4013      	ands	r3, r2
 800a580:	2b00      	cmp	r3, #0
 800a582:	d02a      	beq.n	800a5da <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 800a584:	68bb      	ldr	r3, [r7, #8]
 800a586:	f003 0308 	and.w	r3, r3, #8
 800a58a:	2b00      	cmp	r3, #0
 800a58c:	d025      	beq.n	800a5da <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800a58e:	687b      	ldr	r3, [r7, #4]
 800a590:	681b      	ldr	r3, [r3, #0]
 800a592:	681a      	ldr	r2, [r3, #0]
 800a594:	687b      	ldr	r3, [r7, #4]
 800a596:	681b      	ldr	r3, [r3, #0]
 800a598:	f022 020e 	bic.w	r2, r2, #14
 800a59c:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800a59e:	687b      	ldr	r3, [r7, #4]
 800a5a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a5a2:	f003 021f 	and.w	r2, r3, #31
 800a5a6:	687b      	ldr	r3, [r7, #4]
 800a5a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a5aa:	2101      	movs	r1, #1
 800a5ac:	fa01 f202 	lsl.w	r2, r1, r2
 800a5b0:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800a5b2:	687b      	ldr	r3, [r7, #4]
 800a5b4:	2201      	movs	r2, #1
 800a5b6:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800a5b8:	687b      	ldr	r3, [r7, #4]
 800a5ba:	2201      	movs	r2, #1
 800a5bc:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800a5c0:	687b      	ldr	r3, [r7, #4]
 800a5c2:	2200      	movs	r2, #0
 800a5c4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 800a5c8:	687b      	ldr	r3, [r7, #4]
 800a5ca:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a5cc:	2b00      	cmp	r3, #0
 800a5ce:	d004      	beq.n	800a5da <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800a5d0:	687b      	ldr	r3, [r7, #4]
 800a5d2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a5d4:	6878      	ldr	r0, [r7, #4]
 800a5d6:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 800a5d8:	bf00      	nop
 800a5da:	bf00      	nop
}
 800a5dc:	3710      	adds	r7, #16
 800a5de:	46bd      	mov	sp, r7
 800a5e0:	bd80      	pop	{r7, pc}

0800a5e2 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800a5e2:	b480      	push	{r7}
 800a5e4:	b085      	sub	sp, #20
 800a5e6:	af00      	add	r7, sp, #0
 800a5e8:	60f8      	str	r0, [r7, #12]
 800a5ea:	60b9      	str	r1, [r7, #8]
 800a5ec:	607a      	str	r2, [r7, #4]
 800a5ee:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800a5f0:	68fb      	ldr	r3, [r7, #12]
 800a5f2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a5f4:	68fa      	ldr	r2, [r7, #12]
 800a5f6:	6d12      	ldr	r2, [r2, #80]	; 0x50
 800a5f8:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 800a5fa:	68fb      	ldr	r3, [r7, #12]
 800a5fc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a5fe:	2b00      	cmp	r3, #0
 800a600:	d004      	beq.n	800a60c <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800a602:	68fb      	ldr	r3, [r7, #12]
 800a604:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a606:	68fa      	ldr	r2, [r7, #12]
 800a608:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 800a60a:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800a60c:	68fb      	ldr	r3, [r7, #12]
 800a60e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a610:	f003 021f 	and.w	r2, r3, #31
 800a614:	68fb      	ldr	r3, [r7, #12]
 800a616:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a618:	2101      	movs	r1, #1
 800a61a:	fa01 f202 	lsl.w	r2, r1, r2
 800a61e:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800a620:	68fb      	ldr	r3, [r7, #12]
 800a622:	681b      	ldr	r3, [r3, #0]
 800a624:	683a      	ldr	r2, [r7, #0]
 800a626:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800a628:	68fb      	ldr	r3, [r7, #12]
 800a62a:	689b      	ldr	r3, [r3, #8]
 800a62c:	2b10      	cmp	r3, #16
 800a62e:	d108      	bne.n	800a642 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800a630:	68fb      	ldr	r3, [r7, #12]
 800a632:	681b      	ldr	r3, [r3, #0]
 800a634:	687a      	ldr	r2, [r7, #4]
 800a636:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800a638:	68fb      	ldr	r3, [r7, #12]
 800a63a:	681b      	ldr	r3, [r3, #0]
 800a63c:	68ba      	ldr	r2, [r7, #8]
 800a63e:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800a640:	e007      	b.n	800a652 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 800a642:	68fb      	ldr	r3, [r7, #12]
 800a644:	681b      	ldr	r3, [r3, #0]
 800a646:	68ba      	ldr	r2, [r7, #8]
 800a648:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 800a64a:	68fb      	ldr	r3, [r7, #12]
 800a64c:	681b      	ldr	r3, [r3, #0]
 800a64e:	687a      	ldr	r2, [r7, #4]
 800a650:	60da      	str	r2, [r3, #12]
}
 800a652:	bf00      	nop
 800a654:	3714      	adds	r7, #20
 800a656:	46bd      	mov	sp, r7
 800a658:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a65c:	4770      	bx	lr
	...

0800a660 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800a660:	b480      	push	{r7}
 800a662:	b087      	sub	sp, #28
 800a664:	af00      	add	r7, sp, #0
 800a666:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 800a668:	687b      	ldr	r3, [r7, #4]
 800a66a:	681b      	ldr	r3, [r3, #0]
 800a66c:	461a      	mov	r2, r3
 800a66e:	4b16      	ldr	r3, [pc, #88]	; (800a6c8 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 800a670:	429a      	cmp	r2, r3
 800a672:	d802      	bhi.n	800a67a <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 800a674:	4b15      	ldr	r3, [pc, #84]	; (800a6cc <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 800a676:	617b      	str	r3, [r7, #20]
 800a678:	e001      	b.n	800a67e <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  }
  else
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G483xx) || defined (STM32G484xx)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
 800a67a:	4b15      	ldr	r3, [pc, #84]	; (800a6d0 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 800a67c:	617b      	str	r3, [r7, #20]
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 800a67e:	697b      	ldr	r3, [r7, #20]
 800a680:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 800a682:	687b      	ldr	r3, [r7, #4]
 800a684:	681b      	ldr	r3, [r3, #0]
 800a686:	b2db      	uxtb	r3, r3
 800a688:	3b08      	subs	r3, #8
 800a68a:	4a12      	ldr	r2, [pc, #72]	; (800a6d4 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 800a68c:	fba2 2303 	umull	r2, r3, r2, r3
 800a690:	091b      	lsrs	r3, r3, #4
 800a692:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 800a694:	687b      	ldr	r3, [r7, #4]
 800a696:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a698:	089b      	lsrs	r3, r3, #2
 800a69a:	009a      	lsls	r2, r3, #2
 800a69c:	693b      	ldr	r3, [r7, #16]
 800a69e:	4413      	add	r3, r2
 800a6a0:	461a      	mov	r2, r3
 800a6a2:	687b      	ldr	r3, [r7, #4]
 800a6a4:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 800a6a6:	687b      	ldr	r3, [r7, #4]
 800a6a8:	4a0b      	ldr	r2, [pc, #44]	; (800a6d8 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 800a6aa:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 800a6ac:	68fb      	ldr	r3, [r7, #12]
 800a6ae:	f003 031f 	and.w	r3, r3, #31
 800a6b2:	2201      	movs	r2, #1
 800a6b4:	409a      	lsls	r2, r3
 800a6b6:	687b      	ldr	r3, [r7, #4]
 800a6b8:	651a      	str	r2, [r3, #80]	; 0x50
}
 800a6ba:	bf00      	nop
 800a6bc:	371c      	adds	r7, #28
 800a6be:	46bd      	mov	sp, r7
 800a6c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6c4:	4770      	bx	lr
 800a6c6:	bf00      	nop
 800a6c8:	40020407 	.word	0x40020407
 800a6cc:	40020800 	.word	0x40020800
 800a6d0:	40020820 	.word	0x40020820
 800a6d4:	cccccccd 	.word	0xcccccccd
 800a6d8:	40020880 	.word	0x40020880

0800a6dc <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800a6dc:	b480      	push	{r7}
 800a6de:	b085      	sub	sp, #20
 800a6e0:	af00      	add	r7, sp, #0
 800a6e2:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 800a6e4:	687b      	ldr	r3, [r7, #4]
 800a6e6:	685b      	ldr	r3, [r3, #4]
 800a6e8:	b2db      	uxtb	r3, r3
 800a6ea:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 800a6ec:	68fa      	ldr	r2, [r7, #12]
 800a6ee:	4b0b      	ldr	r3, [pc, #44]	; (800a71c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 800a6f0:	4413      	add	r3, r2
 800a6f2:	009b      	lsls	r3, r3, #2
 800a6f4:	461a      	mov	r2, r3
 800a6f6:	687b      	ldr	r3, [r7, #4]
 800a6f8:	655a      	str	r2, [r3, #84]	; 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 800a6fa:	687b      	ldr	r3, [r7, #4]
 800a6fc:	4a08      	ldr	r2, [pc, #32]	; (800a720 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 800a6fe:	659a      	str	r2, [r3, #88]	; 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 800a700:	68fb      	ldr	r3, [r7, #12]
 800a702:	3b01      	subs	r3, #1
 800a704:	f003 031f 	and.w	r3, r3, #31
 800a708:	2201      	movs	r2, #1
 800a70a:	409a      	lsls	r2, r3
 800a70c:	687b      	ldr	r3, [r7, #4]
 800a70e:	65da      	str	r2, [r3, #92]	; 0x5c
}
 800a710:	bf00      	nop
 800a712:	3714      	adds	r7, #20
 800a714:	46bd      	mov	sp, r7
 800a716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a71a:	4770      	bx	lr
 800a71c:	1000823f 	.word	0x1000823f
 800a720:	40020940 	.word	0x40020940

0800a724 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800a724:	b480      	push	{r7}
 800a726:	b087      	sub	sp, #28
 800a728:	af00      	add	r7, sp, #0
 800a72a:	6078      	str	r0, [r7, #4]
 800a72c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800a72e:	2300      	movs	r3, #0
 800a730:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 800a732:	e15a      	b.n	800a9ea <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 800a734:	683b      	ldr	r3, [r7, #0]
 800a736:	681a      	ldr	r2, [r3, #0]
 800a738:	2101      	movs	r1, #1
 800a73a:	697b      	ldr	r3, [r7, #20]
 800a73c:	fa01 f303 	lsl.w	r3, r1, r3
 800a740:	4013      	ands	r3, r2
 800a742:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800a744:	68fb      	ldr	r3, [r7, #12]
 800a746:	2b00      	cmp	r3, #0
 800a748:	f000 814c 	beq.w	800a9e4 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800a74c:	683b      	ldr	r3, [r7, #0]
 800a74e:	685b      	ldr	r3, [r3, #4]
 800a750:	2b01      	cmp	r3, #1
 800a752:	d00b      	beq.n	800a76c <HAL_GPIO_Init+0x48>
 800a754:	683b      	ldr	r3, [r7, #0]
 800a756:	685b      	ldr	r3, [r3, #4]
 800a758:	2b02      	cmp	r3, #2
 800a75a:	d007      	beq.n	800a76c <HAL_GPIO_Init+0x48>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800a75c:	683b      	ldr	r3, [r7, #0]
 800a75e:	685b      	ldr	r3, [r3, #4]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800a760:	2b11      	cmp	r3, #17
 800a762:	d003      	beq.n	800a76c <HAL_GPIO_Init+0x48>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800a764:	683b      	ldr	r3, [r7, #0]
 800a766:	685b      	ldr	r3, [r3, #4]
 800a768:	2b12      	cmp	r3, #18
 800a76a:	d130      	bne.n	800a7ce <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800a76c:	687b      	ldr	r3, [r7, #4]
 800a76e:	689b      	ldr	r3, [r3, #8]
 800a770:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800a772:	697b      	ldr	r3, [r7, #20]
 800a774:	005b      	lsls	r3, r3, #1
 800a776:	2203      	movs	r2, #3
 800a778:	fa02 f303 	lsl.w	r3, r2, r3
 800a77c:	43db      	mvns	r3, r3
 800a77e:	693a      	ldr	r2, [r7, #16]
 800a780:	4013      	ands	r3, r2
 800a782:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800a784:	683b      	ldr	r3, [r7, #0]
 800a786:	68da      	ldr	r2, [r3, #12]
 800a788:	697b      	ldr	r3, [r7, #20]
 800a78a:	005b      	lsls	r3, r3, #1
 800a78c:	fa02 f303 	lsl.w	r3, r2, r3
 800a790:	693a      	ldr	r2, [r7, #16]
 800a792:	4313      	orrs	r3, r2
 800a794:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800a796:	687b      	ldr	r3, [r7, #4]
 800a798:	693a      	ldr	r2, [r7, #16]
 800a79a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800a79c:	687b      	ldr	r3, [r7, #4]
 800a79e:	685b      	ldr	r3, [r3, #4]
 800a7a0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800a7a2:	2201      	movs	r2, #1
 800a7a4:	697b      	ldr	r3, [r7, #20]
 800a7a6:	fa02 f303 	lsl.w	r3, r2, r3
 800a7aa:	43db      	mvns	r3, r3
 800a7ac:	693a      	ldr	r2, [r7, #16]
 800a7ae:	4013      	ands	r3, r2
 800a7b0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800a7b2:	683b      	ldr	r3, [r7, #0]
 800a7b4:	685b      	ldr	r3, [r3, #4]
 800a7b6:	091b      	lsrs	r3, r3, #4
 800a7b8:	f003 0201 	and.w	r2, r3, #1
 800a7bc:	697b      	ldr	r3, [r7, #20]
 800a7be:	fa02 f303 	lsl.w	r3, r2, r3
 800a7c2:	693a      	ldr	r2, [r7, #16]
 800a7c4:	4313      	orrs	r3, r2
 800a7c6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800a7c8:	687b      	ldr	r3, [r7, #4]
 800a7ca:	693a      	ldr	r2, [r7, #16]
 800a7cc:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800a7ce:	687b      	ldr	r3, [r7, #4]
 800a7d0:	68db      	ldr	r3, [r3, #12]
 800a7d2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800a7d4:	697b      	ldr	r3, [r7, #20]
 800a7d6:	005b      	lsls	r3, r3, #1
 800a7d8:	2203      	movs	r2, #3
 800a7da:	fa02 f303 	lsl.w	r3, r2, r3
 800a7de:	43db      	mvns	r3, r3
 800a7e0:	693a      	ldr	r2, [r7, #16]
 800a7e2:	4013      	ands	r3, r2
 800a7e4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800a7e6:	683b      	ldr	r3, [r7, #0]
 800a7e8:	689a      	ldr	r2, [r3, #8]
 800a7ea:	697b      	ldr	r3, [r7, #20]
 800a7ec:	005b      	lsls	r3, r3, #1
 800a7ee:	fa02 f303 	lsl.w	r3, r2, r3
 800a7f2:	693a      	ldr	r2, [r7, #16]
 800a7f4:	4313      	orrs	r3, r2
 800a7f6:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 800a7f8:	687b      	ldr	r3, [r7, #4]
 800a7fa:	693a      	ldr	r2, [r7, #16]
 800a7fc:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800a7fe:	683b      	ldr	r3, [r7, #0]
 800a800:	685b      	ldr	r3, [r3, #4]
 800a802:	2b02      	cmp	r3, #2
 800a804:	d003      	beq.n	800a80e <HAL_GPIO_Init+0xea>
 800a806:	683b      	ldr	r3, [r7, #0]
 800a808:	685b      	ldr	r3, [r3, #4]
 800a80a:	2b12      	cmp	r3, #18
 800a80c:	d123      	bne.n	800a856 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800a80e:	697b      	ldr	r3, [r7, #20]
 800a810:	08da      	lsrs	r2, r3, #3
 800a812:	687b      	ldr	r3, [r7, #4]
 800a814:	3208      	adds	r2, #8
 800a816:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a81a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800a81c:	697b      	ldr	r3, [r7, #20]
 800a81e:	f003 0307 	and.w	r3, r3, #7
 800a822:	009b      	lsls	r3, r3, #2
 800a824:	220f      	movs	r2, #15
 800a826:	fa02 f303 	lsl.w	r3, r2, r3
 800a82a:	43db      	mvns	r3, r3
 800a82c:	693a      	ldr	r2, [r7, #16]
 800a82e:	4013      	ands	r3, r2
 800a830:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800a832:	683b      	ldr	r3, [r7, #0]
 800a834:	691a      	ldr	r2, [r3, #16]
 800a836:	697b      	ldr	r3, [r7, #20]
 800a838:	f003 0307 	and.w	r3, r3, #7
 800a83c:	009b      	lsls	r3, r3, #2
 800a83e:	fa02 f303 	lsl.w	r3, r2, r3
 800a842:	693a      	ldr	r2, [r7, #16]
 800a844:	4313      	orrs	r3, r2
 800a846:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 800a848:	697b      	ldr	r3, [r7, #20]
 800a84a:	08da      	lsrs	r2, r3, #3
 800a84c:	687b      	ldr	r3, [r7, #4]
 800a84e:	3208      	adds	r2, #8
 800a850:	6939      	ldr	r1, [r7, #16]
 800a852:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800a856:	687b      	ldr	r3, [r7, #4]
 800a858:	681b      	ldr	r3, [r3, #0]
 800a85a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800a85c:	697b      	ldr	r3, [r7, #20]
 800a85e:	005b      	lsls	r3, r3, #1
 800a860:	2203      	movs	r2, #3
 800a862:	fa02 f303 	lsl.w	r3, r2, r3
 800a866:	43db      	mvns	r3, r3
 800a868:	693a      	ldr	r2, [r7, #16]
 800a86a:	4013      	ands	r3, r2
 800a86c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800a86e:	683b      	ldr	r3, [r7, #0]
 800a870:	685b      	ldr	r3, [r3, #4]
 800a872:	f003 0203 	and.w	r2, r3, #3
 800a876:	697b      	ldr	r3, [r7, #20]
 800a878:	005b      	lsls	r3, r3, #1
 800a87a:	fa02 f303 	lsl.w	r3, r2, r3
 800a87e:	693a      	ldr	r2, [r7, #16]
 800a880:	4313      	orrs	r3, r2
 800a882:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800a884:	687b      	ldr	r3, [r7, #4]
 800a886:	693a      	ldr	r2, [r7, #16]
 800a888:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800a88a:	683b      	ldr	r3, [r7, #0]
 800a88c:	685b      	ldr	r3, [r3, #4]
 800a88e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800a892:	2b00      	cmp	r3, #0
 800a894:	f000 80a6 	beq.w	800a9e4 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800a898:	4b5b      	ldr	r3, [pc, #364]	; (800aa08 <HAL_GPIO_Init+0x2e4>)
 800a89a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a89c:	4a5a      	ldr	r2, [pc, #360]	; (800aa08 <HAL_GPIO_Init+0x2e4>)
 800a89e:	f043 0301 	orr.w	r3, r3, #1
 800a8a2:	6613      	str	r3, [r2, #96]	; 0x60
 800a8a4:	4b58      	ldr	r3, [pc, #352]	; (800aa08 <HAL_GPIO_Init+0x2e4>)
 800a8a6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a8a8:	f003 0301 	and.w	r3, r3, #1
 800a8ac:	60bb      	str	r3, [r7, #8]
 800a8ae:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 800a8b0:	4a56      	ldr	r2, [pc, #344]	; (800aa0c <HAL_GPIO_Init+0x2e8>)
 800a8b2:	697b      	ldr	r3, [r7, #20]
 800a8b4:	089b      	lsrs	r3, r3, #2
 800a8b6:	3302      	adds	r3, #2
 800a8b8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a8bc:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800a8be:	697b      	ldr	r3, [r7, #20]
 800a8c0:	f003 0303 	and.w	r3, r3, #3
 800a8c4:	009b      	lsls	r3, r3, #2
 800a8c6:	220f      	movs	r2, #15
 800a8c8:	fa02 f303 	lsl.w	r3, r2, r3
 800a8cc:	43db      	mvns	r3, r3
 800a8ce:	693a      	ldr	r2, [r7, #16]
 800a8d0:	4013      	ands	r3, r2
 800a8d2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800a8d4:	687b      	ldr	r3, [r7, #4]
 800a8d6:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800a8da:	d01f      	beq.n	800a91c <HAL_GPIO_Init+0x1f8>
 800a8dc:	687b      	ldr	r3, [r7, #4]
 800a8de:	4a4c      	ldr	r2, [pc, #304]	; (800aa10 <HAL_GPIO_Init+0x2ec>)
 800a8e0:	4293      	cmp	r3, r2
 800a8e2:	d019      	beq.n	800a918 <HAL_GPIO_Init+0x1f4>
 800a8e4:	687b      	ldr	r3, [r7, #4]
 800a8e6:	4a4b      	ldr	r2, [pc, #300]	; (800aa14 <HAL_GPIO_Init+0x2f0>)
 800a8e8:	4293      	cmp	r3, r2
 800a8ea:	d013      	beq.n	800a914 <HAL_GPIO_Init+0x1f0>
 800a8ec:	687b      	ldr	r3, [r7, #4]
 800a8ee:	4a4a      	ldr	r2, [pc, #296]	; (800aa18 <HAL_GPIO_Init+0x2f4>)
 800a8f0:	4293      	cmp	r3, r2
 800a8f2:	d00d      	beq.n	800a910 <HAL_GPIO_Init+0x1ec>
 800a8f4:	687b      	ldr	r3, [r7, #4]
 800a8f6:	4a49      	ldr	r2, [pc, #292]	; (800aa1c <HAL_GPIO_Init+0x2f8>)
 800a8f8:	4293      	cmp	r3, r2
 800a8fa:	d007      	beq.n	800a90c <HAL_GPIO_Init+0x1e8>
 800a8fc:	687b      	ldr	r3, [r7, #4]
 800a8fe:	4a48      	ldr	r2, [pc, #288]	; (800aa20 <HAL_GPIO_Init+0x2fc>)
 800a900:	4293      	cmp	r3, r2
 800a902:	d101      	bne.n	800a908 <HAL_GPIO_Init+0x1e4>
 800a904:	2305      	movs	r3, #5
 800a906:	e00a      	b.n	800a91e <HAL_GPIO_Init+0x1fa>
 800a908:	2306      	movs	r3, #6
 800a90a:	e008      	b.n	800a91e <HAL_GPIO_Init+0x1fa>
 800a90c:	2304      	movs	r3, #4
 800a90e:	e006      	b.n	800a91e <HAL_GPIO_Init+0x1fa>
 800a910:	2303      	movs	r3, #3
 800a912:	e004      	b.n	800a91e <HAL_GPIO_Init+0x1fa>
 800a914:	2302      	movs	r3, #2
 800a916:	e002      	b.n	800a91e <HAL_GPIO_Init+0x1fa>
 800a918:	2301      	movs	r3, #1
 800a91a:	e000      	b.n	800a91e <HAL_GPIO_Init+0x1fa>
 800a91c:	2300      	movs	r3, #0
 800a91e:	697a      	ldr	r2, [r7, #20]
 800a920:	f002 0203 	and.w	r2, r2, #3
 800a924:	0092      	lsls	r2, r2, #2
 800a926:	4093      	lsls	r3, r2
 800a928:	693a      	ldr	r2, [r7, #16]
 800a92a:	4313      	orrs	r3, r2
 800a92c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800a92e:	4937      	ldr	r1, [pc, #220]	; (800aa0c <HAL_GPIO_Init+0x2e8>)
 800a930:	697b      	ldr	r3, [r7, #20]
 800a932:	089b      	lsrs	r3, r3, #2
 800a934:	3302      	adds	r3, #2
 800a936:	693a      	ldr	r2, [r7, #16]
 800a938:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800a93c:	4b39      	ldr	r3, [pc, #228]	; (800aa24 <HAL_GPIO_Init+0x300>)
 800a93e:	681b      	ldr	r3, [r3, #0]
 800a940:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800a942:	68fb      	ldr	r3, [r7, #12]
 800a944:	43db      	mvns	r3, r3
 800a946:	693a      	ldr	r2, [r7, #16]
 800a948:	4013      	ands	r3, r2
 800a94a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800a94c:	683b      	ldr	r3, [r7, #0]
 800a94e:	685b      	ldr	r3, [r3, #4]
 800a950:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800a954:	2b00      	cmp	r3, #0
 800a956:	d003      	beq.n	800a960 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 800a958:	693a      	ldr	r2, [r7, #16]
 800a95a:	68fb      	ldr	r3, [r7, #12]
 800a95c:	4313      	orrs	r3, r2
 800a95e:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800a960:	4a30      	ldr	r2, [pc, #192]	; (800aa24 <HAL_GPIO_Init+0x300>)
 800a962:	693b      	ldr	r3, [r7, #16]
 800a964:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 800a966:	4b2f      	ldr	r3, [pc, #188]	; (800aa24 <HAL_GPIO_Init+0x300>)
 800a968:	685b      	ldr	r3, [r3, #4]
 800a96a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800a96c:	68fb      	ldr	r3, [r7, #12]
 800a96e:	43db      	mvns	r3, r3
 800a970:	693a      	ldr	r2, [r7, #16]
 800a972:	4013      	ands	r3, r2
 800a974:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800a976:	683b      	ldr	r3, [r7, #0]
 800a978:	685b      	ldr	r3, [r3, #4]
 800a97a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a97e:	2b00      	cmp	r3, #0
 800a980:	d003      	beq.n	800a98a <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 800a982:	693a      	ldr	r2, [r7, #16]
 800a984:	68fb      	ldr	r3, [r7, #12]
 800a986:	4313      	orrs	r3, r2
 800a988:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800a98a:	4a26      	ldr	r2, [pc, #152]	; (800aa24 <HAL_GPIO_Init+0x300>)
 800a98c:	693b      	ldr	r3, [r7, #16]
 800a98e:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800a990:	4b24      	ldr	r3, [pc, #144]	; (800aa24 <HAL_GPIO_Init+0x300>)
 800a992:	689b      	ldr	r3, [r3, #8]
 800a994:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800a996:	68fb      	ldr	r3, [r7, #12]
 800a998:	43db      	mvns	r3, r3
 800a99a:	693a      	ldr	r2, [r7, #16]
 800a99c:	4013      	ands	r3, r2
 800a99e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800a9a0:	683b      	ldr	r3, [r7, #0]
 800a9a2:	685b      	ldr	r3, [r3, #4]
 800a9a4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800a9a8:	2b00      	cmp	r3, #0
 800a9aa:	d003      	beq.n	800a9b4 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 800a9ac:	693a      	ldr	r2, [r7, #16]
 800a9ae:	68fb      	ldr	r3, [r7, #12]
 800a9b0:	4313      	orrs	r3, r2
 800a9b2:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800a9b4:	4a1b      	ldr	r2, [pc, #108]	; (800aa24 <HAL_GPIO_Init+0x300>)
 800a9b6:	693b      	ldr	r3, [r7, #16]
 800a9b8:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800a9ba:	4b1a      	ldr	r3, [pc, #104]	; (800aa24 <HAL_GPIO_Init+0x300>)
 800a9bc:	68db      	ldr	r3, [r3, #12]
 800a9be:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800a9c0:	68fb      	ldr	r3, [r7, #12]
 800a9c2:	43db      	mvns	r3, r3
 800a9c4:	693a      	ldr	r2, [r7, #16]
 800a9c6:	4013      	ands	r3, r2
 800a9c8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800a9ca:	683b      	ldr	r3, [r7, #0]
 800a9cc:	685b      	ldr	r3, [r3, #4]
 800a9ce:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800a9d2:	2b00      	cmp	r3, #0
 800a9d4:	d003      	beq.n	800a9de <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 800a9d6:	693a      	ldr	r2, [r7, #16]
 800a9d8:	68fb      	ldr	r3, [r7, #12]
 800a9da:	4313      	orrs	r3, r2
 800a9dc:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800a9de:	4a11      	ldr	r2, [pc, #68]	; (800aa24 <HAL_GPIO_Init+0x300>)
 800a9e0:	693b      	ldr	r3, [r7, #16]
 800a9e2:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 800a9e4:	697b      	ldr	r3, [r7, #20]
 800a9e6:	3301      	adds	r3, #1
 800a9e8:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 800a9ea:	683b      	ldr	r3, [r7, #0]
 800a9ec:	681a      	ldr	r2, [r3, #0]
 800a9ee:	697b      	ldr	r3, [r7, #20]
 800a9f0:	fa22 f303 	lsr.w	r3, r2, r3
 800a9f4:	2b00      	cmp	r3, #0
 800a9f6:	f47f ae9d 	bne.w	800a734 <HAL_GPIO_Init+0x10>
  }
}
 800a9fa:	bf00      	nop
 800a9fc:	371c      	adds	r7, #28
 800a9fe:	46bd      	mov	sp, r7
 800aa00:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa04:	4770      	bx	lr
 800aa06:	bf00      	nop
 800aa08:	40021000 	.word	0x40021000
 800aa0c:	40010000 	.word	0x40010000
 800aa10:	48000400 	.word	0x48000400
 800aa14:	48000800 	.word	0x48000800
 800aa18:	48000c00 	.word	0x48000c00
 800aa1c:	48001000 	.word	0x48001000
 800aa20:	48001400 	.word	0x48001400
 800aa24:	40010400 	.word	0x40010400

0800aa28 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 800aa28:	b480      	push	{r7}
 800aa2a:	b087      	sub	sp, #28
 800aa2c:	af00      	add	r7, sp, #0
 800aa2e:	6078      	str	r0, [r7, #4]
 800aa30:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800aa32:	2300      	movs	r3, #0
 800aa34:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0U)
 800aa36:	e0bd      	b.n	800abb4 <HAL_GPIO_DeInit+0x18c>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1UL << position);
 800aa38:	2201      	movs	r2, #1
 800aa3a:	697b      	ldr	r3, [r7, #20]
 800aa3c:	fa02 f303 	lsl.w	r3, r2, r3
 800aa40:	683a      	ldr	r2, [r7, #0]
 800aa42:	4013      	ands	r3, r2
 800aa44:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 800aa46:	693b      	ldr	r3, [r7, #16]
 800aa48:	2b00      	cmp	r3, #0
 800aa4a:	f000 80b0 	beq.w	800abae <HAL_GPIO_DeInit+0x186>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2U];
 800aa4e:	4a60      	ldr	r2, [pc, #384]	; (800abd0 <HAL_GPIO_DeInit+0x1a8>)
 800aa50:	697b      	ldr	r3, [r7, #20]
 800aa52:	089b      	lsrs	r3, r3, #2
 800aa54:	3302      	adds	r3, #2
 800aa56:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800aa5a:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FUL << (4U * (position & 0x03U)));
 800aa5c:	697b      	ldr	r3, [r7, #20]
 800aa5e:	f003 0303 	and.w	r3, r3, #3
 800aa62:	009b      	lsls	r3, r3, #2
 800aa64:	220f      	movs	r2, #15
 800aa66:	fa02 f303 	lsl.w	r3, r2, r3
 800aa6a:	68fa      	ldr	r2, [r7, #12]
 800aa6c:	4013      	ands	r3, r2
 800aa6e:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U))))
 800aa70:	687b      	ldr	r3, [r7, #4]
 800aa72:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800aa76:	d01f      	beq.n	800aab8 <HAL_GPIO_DeInit+0x90>
 800aa78:	687b      	ldr	r3, [r7, #4]
 800aa7a:	4a56      	ldr	r2, [pc, #344]	; (800abd4 <HAL_GPIO_DeInit+0x1ac>)
 800aa7c:	4293      	cmp	r3, r2
 800aa7e:	d019      	beq.n	800aab4 <HAL_GPIO_DeInit+0x8c>
 800aa80:	687b      	ldr	r3, [r7, #4]
 800aa82:	4a55      	ldr	r2, [pc, #340]	; (800abd8 <HAL_GPIO_DeInit+0x1b0>)
 800aa84:	4293      	cmp	r3, r2
 800aa86:	d013      	beq.n	800aab0 <HAL_GPIO_DeInit+0x88>
 800aa88:	687b      	ldr	r3, [r7, #4]
 800aa8a:	4a54      	ldr	r2, [pc, #336]	; (800abdc <HAL_GPIO_DeInit+0x1b4>)
 800aa8c:	4293      	cmp	r3, r2
 800aa8e:	d00d      	beq.n	800aaac <HAL_GPIO_DeInit+0x84>
 800aa90:	687b      	ldr	r3, [r7, #4]
 800aa92:	4a53      	ldr	r2, [pc, #332]	; (800abe0 <HAL_GPIO_DeInit+0x1b8>)
 800aa94:	4293      	cmp	r3, r2
 800aa96:	d007      	beq.n	800aaa8 <HAL_GPIO_DeInit+0x80>
 800aa98:	687b      	ldr	r3, [r7, #4]
 800aa9a:	4a52      	ldr	r2, [pc, #328]	; (800abe4 <HAL_GPIO_DeInit+0x1bc>)
 800aa9c:	4293      	cmp	r3, r2
 800aa9e:	d101      	bne.n	800aaa4 <HAL_GPIO_DeInit+0x7c>
 800aaa0:	2305      	movs	r3, #5
 800aaa2:	e00a      	b.n	800aaba <HAL_GPIO_DeInit+0x92>
 800aaa4:	2306      	movs	r3, #6
 800aaa6:	e008      	b.n	800aaba <HAL_GPIO_DeInit+0x92>
 800aaa8:	2304      	movs	r3, #4
 800aaaa:	e006      	b.n	800aaba <HAL_GPIO_DeInit+0x92>
 800aaac:	2303      	movs	r3, #3
 800aaae:	e004      	b.n	800aaba <HAL_GPIO_DeInit+0x92>
 800aab0:	2302      	movs	r3, #2
 800aab2:	e002      	b.n	800aaba <HAL_GPIO_DeInit+0x92>
 800aab4:	2301      	movs	r3, #1
 800aab6:	e000      	b.n	800aaba <HAL_GPIO_DeInit+0x92>
 800aab8:	2300      	movs	r3, #0
 800aaba:	697a      	ldr	r2, [r7, #20]
 800aabc:	f002 0203 	and.w	r2, r2, #3
 800aac0:	0092      	lsls	r2, r2, #2
 800aac2:	4093      	lsls	r3, r2
 800aac4:	68fa      	ldr	r2, [r7, #12]
 800aac6:	429a      	cmp	r2, r3
 800aac8:	d132      	bne.n	800ab30 <HAL_GPIO_DeInit+0x108>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 800aaca:	4b47      	ldr	r3, [pc, #284]	; (800abe8 <HAL_GPIO_DeInit+0x1c0>)
 800aacc:	681a      	ldr	r2, [r3, #0]
 800aace:	693b      	ldr	r3, [r7, #16]
 800aad0:	43db      	mvns	r3, r3
 800aad2:	4945      	ldr	r1, [pc, #276]	; (800abe8 <HAL_GPIO_DeInit+0x1c0>)
 800aad4:	4013      	ands	r3, r2
 800aad6:	600b      	str	r3, [r1, #0]
        EXTI->EMR1 &= ~(iocurrent);
 800aad8:	4b43      	ldr	r3, [pc, #268]	; (800abe8 <HAL_GPIO_DeInit+0x1c0>)
 800aada:	685a      	ldr	r2, [r3, #4]
 800aadc:	693b      	ldr	r3, [r7, #16]
 800aade:	43db      	mvns	r3, r3
 800aae0:	4941      	ldr	r1, [pc, #260]	; (800abe8 <HAL_GPIO_DeInit+0x1c0>)
 800aae2:	4013      	ands	r3, r2
 800aae4:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->RTSR1 &= ~(iocurrent);
 800aae6:	4b40      	ldr	r3, [pc, #256]	; (800abe8 <HAL_GPIO_DeInit+0x1c0>)
 800aae8:	689a      	ldr	r2, [r3, #8]
 800aaea:	693b      	ldr	r3, [r7, #16]
 800aaec:	43db      	mvns	r3, r3
 800aaee:	493e      	ldr	r1, [pc, #248]	; (800abe8 <HAL_GPIO_DeInit+0x1c0>)
 800aaf0:	4013      	ands	r3, r2
 800aaf2:	608b      	str	r3, [r1, #8]
        EXTI->FTSR1 &= ~(iocurrent);
 800aaf4:	4b3c      	ldr	r3, [pc, #240]	; (800abe8 <HAL_GPIO_DeInit+0x1c0>)
 800aaf6:	68da      	ldr	r2, [r3, #12]
 800aaf8:	693b      	ldr	r3, [r7, #16]
 800aafa:	43db      	mvns	r3, r3
 800aafc:	493a      	ldr	r1, [pc, #232]	; (800abe8 <HAL_GPIO_DeInit+0x1c0>)
 800aafe:	4013      	ands	r3, r2
 800ab00:	60cb      	str	r3, [r1, #12]

        tmp = 0x0FUL << (4U * (position & 0x03U));
 800ab02:	697b      	ldr	r3, [r7, #20]
 800ab04:	f003 0303 	and.w	r3, r3, #3
 800ab08:	009b      	lsls	r3, r3, #2
 800ab0a:	220f      	movs	r2, #15
 800ab0c:	fa02 f303 	lsl.w	r3, r2, r3
 800ab10:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 800ab12:	4a2f      	ldr	r2, [pc, #188]	; (800abd0 <HAL_GPIO_DeInit+0x1a8>)
 800ab14:	697b      	ldr	r3, [r7, #20]
 800ab16:	089b      	lsrs	r3, r3, #2
 800ab18:	3302      	adds	r3, #2
 800ab1a:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 800ab1e:	68fb      	ldr	r3, [r7, #12]
 800ab20:	43da      	mvns	r2, r3
 800ab22:	482b      	ldr	r0, [pc, #172]	; (800abd0 <HAL_GPIO_DeInit+0x1a8>)
 800ab24:	697b      	ldr	r3, [r7, #20]
 800ab26:	089b      	lsrs	r3, r3, #2
 800ab28:	400a      	ands	r2, r1
 800ab2a:	3302      	adds	r3, #2
 800ab2c:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 800ab30:	687b      	ldr	r3, [r7, #4]
 800ab32:	681a      	ldr	r2, [r3, #0]
 800ab34:	697b      	ldr	r3, [r7, #20]
 800ab36:	005b      	lsls	r3, r3, #1
 800ab38:	2103      	movs	r1, #3
 800ab3a:	fa01 f303 	lsl.w	r3, r1, r3
 800ab3e:	431a      	orrs	r2, r3
 800ab40:	687b      	ldr	r3, [r7, #4]
 800ab42:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((position & 0x07u) * 4u));
 800ab44:	697b      	ldr	r3, [r7, #20]
 800ab46:	08da      	lsrs	r2, r3, #3
 800ab48:	687b      	ldr	r3, [r7, #4]
 800ab4a:	3208      	adds	r2, #8
 800ab4c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800ab50:	697b      	ldr	r3, [r7, #20]
 800ab52:	f003 0307 	and.w	r3, r3, #7
 800ab56:	009b      	lsls	r3, r3, #2
 800ab58:	220f      	movs	r2, #15
 800ab5a:	fa02 f303 	lsl.w	r3, r2, r3
 800ab5e:	43db      	mvns	r3, r3
 800ab60:	697a      	ldr	r2, [r7, #20]
 800ab62:	08d2      	lsrs	r2, r2, #3
 800ab64:	4019      	ands	r1, r3
 800ab66:	687b      	ldr	r3, [r7, #4]
 800ab68:	3208      	adds	r2, #8
 800ab6a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 800ab6e:	687b      	ldr	r3, [r7, #4]
 800ab70:	68da      	ldr	r2, [r3, #12]
 800ab72:	697b      	ldr	r3, [r7, #20]
 800ab74:	005b      	lsls	r3, r3, #1
 800ab76:	2103      	movs	r1, #3
 800ab78:	fa01 f303 	lsl.w	r3, r1, r3
 800ab7c:	43db      	mvns	r3, r3
 800ab7e:	401a      	ands	r2, r3
 800ab80:	687b      	ldr	r3, [r7, #4]
 800ab82:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position);
 800ab84:	687b      	ldr	r3, [r7, #4]
 800ab86:	685a      	ldr	r2, [r3, #4]
 800ab88:	2101      	movs	r1, #1
 800ab8a:	697b      	ldr	r3, [r7, #20]
 800ab8c:	fa01 f303 	lsl.w	r3, r1, r3
 800ab90:	43db      	mvns	r3, r3
 800ab92:	401a      	ands	r2, r3
 800ab94:	687b      	ldr	r3, [r7, #4]
 800ab96:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800ab98:	687b      	ldr	r3, [r7, #4]
 800ab9a:	689a      	ldr	r2, [r3, #8]
 800ab9c:	697b      	ldr	r3, [r7, #20]
 800ab9e:	005b      	lsls	r3, r3, #1
 800aba0:	2103      	movs	r1, #3
 800aba2:	fa01 f303 	lsl.w	r3, r1, r3
 800aba6:	43db      	mvns	r3, r3
 800aba8:	401a      	ands	r2, r3
 800abaa:	687b      	ldr	r3, [r7, #4]
 800abac:	609a      	str	r2, [r3, #8]
    }

    position++;
 800abae:	697b      	ldr	r3, [r7, #20]
 800abb0:	3301      	adds	r3, #1
 800abb2:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0U)
 800abb4:	683a      	ldr	r2, [r7, #0]
 800abb6:	697b      	ldr	r3, [r7, #20]
 800abb8:	fa22 f303 	lsr.w	r3, r2, r3
 800abbc:	2b00      	cmp	r3, #0
 800abbe:	f47f af3b 	bne.w	800aa38 <HAL_GPIO_DeInit+0x10>
  }
}
 800abc2:	bf00      	nop
 800abc4:	371c      	adds	r7, #28
 800abc6:	46bd      	mov	sp, r7
 800abc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abcc:	4770      	bx	lr
 800abce:	bf00      	nop
 800abd0:	40010000 	.word	0x40010000
 800abd4:	48000400 	.word	0x48000400
 800abd8:	48000800 	.word	0x48000800
 800abdc:	48000c00 	.word	0x48000c00
 800abe0:	48001000 	.word	0x48001000
 800abe4:	48001400 	.word	0x48001400
 800abe8:	40010400 	.word	0x40010400

0800abec <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800abec:	b480      	push	{r7}
 800abee:	b083      	sub	sp, #12
 800abf0:	af00      	add	r7, sp, #0
 800abf2:	6078      	str	r0, [r7, #4]
 800abf4:	460b      	mov	r3, r1
 800abf6:	807b      	strh	r3, [r7, #2]
 800abf8:	4613      	mov	r3, r2
 800abfa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800abfc:	787b      	ldrb	r3, [r7, #1]
 800abfe:	2b00      	cmp	r3, #0
 800ac00:	d003      	beq.n	800ac0a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800ac02:	887a      	ldrh	r2, [r7, #2]
 800ac04:	687b      	ldr	r3, [r7, #4]
 800ac06:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800ac08:	e002      	b.n	800ac10 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800ac0a:	887a      	ldrh	r2, [r7, #2]
 800ac0c:	687b      	ldr	r3, [r7, #4]
 800ac0e:	629a      	str	r2, [r3, #40]	; 0x28
}
 800ac10:	bf00      	nop
 800ac12:	370c      	adds	r7, #12
 800ac14:	46bd      	mov	sp, r7
 800ac16:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac1a:	4770      	bx	lr

0800ac1c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800ac1c:	b480      	push	{r7}
 800ac1e:	b085      	sub	sp, #20
 800ac20:	af00      	add	r7, sp, #0
 800ac22:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 800ac24:	687b      	ldr	r3, [r7, #4]
 800ac26:	2b00      	cmp	r3, #0
 800ac28:	d141      	bne.n	800acae <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800ac2a:	4b4b      	ldr	r3, [pc, #300]	; (800ad58 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800ac2c:	681b      	ldr	r3, [r3, #0]
 800ac2e:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800ac32:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800ac36:	d131      	bne.n	800ac9c <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800ac38:	4b47      	ldr	r3, [pc, #284]	; (800ad58 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800ac3a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800ac3e:	4a46      	ldr	r2, [pc, #280]	; (800ad58 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800ac40:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800ac44:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800ac48:	4b43      	ldr	r3, [pc, #268]	; (800ad58 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800ac4a:	681b      	ldr	r3, [r3, #0]
 800ac4c:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800ac50:	4a41      	ldr	r2, [pc, #260]	; (800ad58 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800ac52:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800ac56:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800ac58:	4b40      	ldr	r3, [pc, #256]	; (800ad5c <HAL_PWREx_ControlVoltageScaling+0x140>)
 800ac5a:	681b      	ldr	r3, [r3, #0]
 800ac5c:	2232      	movs	r2, #50	; 0x32
 800ac5e:	fb02 f303 	mul.w	r3, r2, r3
 800ac62:	4a3f      	ldr	r2, [pc, #252]	; (800ad60 <HAL_PWREx_ControlVoltageScaling+0x144>)
 800ac64:	fba2 2303 	umull	r2, r3, r2, r3
 800ac68:	0c9b      	lsrs	r3, r3, #18
 800ac6a:	3301      	adds	r3, #1
 800ac6c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800ac6e:	e002      	b.n	800ac76 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 800ac70:	68fb      	ldr	r3, [r7, #12]
 800ac72:	3b01      	subs	r3, #1
 800ac74:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800ac76:	4b38      	ldr	r3, [pc, #224]	; (800ad58 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800ac78:	695b      	ldr	r3, [r3, #20]
 800ac7a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800ac7e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800ac82:	d102      	bne.n	800ac8a <HAL_PWREx_ControlVoltageScaling+0x6e>
 800ac84:	68fb      	ldr	r3, [r7, #12]
 800ac86:	2b00      	cmp	r3, #0
 800ac88:	d1f2      	bne.n	800ac70 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800ac8a:	4b33      	ldr	r3, [pc, #204]	; (800ad58 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800ac8c:	695b      	ldr	r3, [r3, #20]
 800ac8e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800ac92:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800ac96:	d158      	bne.n	800ad4a <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800ac98:	2303      	movs	r3, #3
 800ac9a:	e057      	b.n	800ad4c <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800ac9c:	4b2e      	ldr	r3, [pc, #184]	; (800ad58 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800ac9e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800aca2:	4a2d      	ldr	r2, [pc, #180]	; (800ad58 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800aca4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800aca8:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 800acac:	e04d      	b.n	800ad4a <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800acae:	687b      	ldr	r3, [r7, #4]
 800acb0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800acb4:	d141      	bne.n	800ad3a <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800acb6:	4b28      	ldr	r3, [pc, #160]	; (800ad58 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800acb8:	681b      	ldr	r3, [r3, #0]
 800acba:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800acbe:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800acc2:	d131      	bne.n	800ad28 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800acc4:	4b24      	ldr	r3, [pc, #144]	; (800ad58 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800acc6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800acca:	4a23      	ldr	r2, [pc, #140]	; (800ad58 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800accc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800acd0:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800acd4:	4b20      	ldr	r3, [pc, #128]	; (800ad58 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800acd6:	681b      	ldr	r3, [r3, #0]
 800acd8:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800acdc:	4a1e      	ldr	r2, [pc, #120]	; (800ad58 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800acde:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800ace2:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800ace4:	4b1d      	ldr	r3, [pc, #116]	; (800ad5c <HAL_PWREx_ControlVoltageScaling+0x140>)
 800ace6:	681b      	ldr	r3, [r3, #0]
 800ace8:	2232      	movs	r2, #50	; 0x32
 800acea:	fb02 f303 	mul.w	r3, r2, r3
 800acee:	4a1c      	ldr	r2, [pc, #112]	; (800ad60 <HAL_PWREx_ControlVoltageScaling+0x144>)
 800acf0:	fba2 2303 	umull	r2, r3, r2, r3
 800acf4:	0c9b      	lsrs	r3, r3, #18
 800acf6:	3301      	adds	r3, #1
 800acf8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800acfa:	e002      	b.n	800ad02 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 800acfc:	68fb      	ldr	r3, [r7, #12]
 800acfe:	3b01      	subs	r3, #1
 800ad00:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800ad02:	4b15      	ldr	r3, [pc, #84]	; (800ad58 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800ad04:	695b      	ldr	r3, [r3, #20]
 800ad06:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800ad0a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800ad0e:	d102      	bne.n	800ad16 <HAL_PWREx_ControlVoltageScaling+0xfa>
 800ad10:	68fb      	ldr	r3, [r7, #12]
 800ad12:	2b00      	cmp	r3, #0
 800ad14:	d1f2      	bne.n	800acfc <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800ad16:	4b10      	ldr	r3, [pc, #64]	; (800ad58 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800ad18:	695b      	ldr	r3, [r3, #20]
 800ad1a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800ad1e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800ad22:	d112      	bne.n	800ad4a <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800ad24:	2303      	movs	r3, #3
 800ad26:	e011      	b.n	800ad4c <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800ad28:	4b0b      	ldr	r3, [pc, #44]	; (800ad58 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800ad2a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800ad2e:	4a0a      	ldr	r2, [pc, #40]	; (800ad58 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800ad30:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800ad34:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 800ad38:	e007      	b.n	800ad4a <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800ad3a:	4b07      	ldr	r3, [pc, #28]	; (800ad58 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800ad3c:	681b      	ldr	r3, [r3, #0]
 800ad3e:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800ad42:	4a05      	ldr	r2, [pc, #20]	; (800ad58 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800ad44:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800ad48:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 800ad4a:	2300      	movs	r3, #0
}
 800ad4c:	4618      	mov	r0, r3
 800ad4e:	3714      	adds	r7, #20
 800ad50:	46bd      	mov	sp, r7
 800ad52:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad56:	4770      	bx	lr
 800ad58:	40007000 	.word	0x40007000
 800ad5c:	20000ca8 	.word	0x20000ca8
 800ad60:	431bde83 	.word	0x431bde83

0800ad64 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800ad64:	b580      	push	{r7, lr}
 800ad66:	b088      	sub	sp, #32
 800ad68:	af00      	add	r7, sp, #0
 800ad6a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800ad6c:	687b      	ldr	r3, [r7, #4]
 800ad6e:	2b00      	cmp	r3, #0
 800ad70:	d101      	bne.n	800ad76 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800ad72:	2301      	movs	r3, #1
 800ad74:	e308      	b.n	800b388 <HAL_RCC_OscConfig+0x624>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800ad76:	687b      	ldr	r3, [r7, #4]
 800ad78:	681b      	ldr	r3, [r3, #0]
 800ad7a:	f003 0301 	and.w	r3, r3, #1
 800ad7e:	2b00      	cmp	r3, #0
 800ad80:	d075      	beq.n	800ae6e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800ad82:	4ba3      	ldr	r3, [pc, #652]	; (800b010 <HAL_RCC_OscConfig+0x2ac>)
 800ad84:	689b      	ldr	r3, [r3, #8]
 800ad86:	f003 030c 	and.w	r3, r3, #12
 800ad8a:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800ad8c:	4ba0      	ldr	r3, [pc, #640]	; (800b010 <HAL_RCC_OscConfig+0x2ac>)
 800ad8e:	68db      	ldr	r3, [r3, #12]
 800ad90:	f003 0303 	and.w	r3, r3, #3
 800ad94:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 800ad96:	69bb      	ldr	r3, [r7, #24]
 800ad98:	2b0c      	cmp	r3, #12
 800ad9a:	d102      	bne.n	800ada2 <HAL_RCC_OscConfig+0x3e>
 800ad9c:	697b      	ldr	r3, [r7, #20]
 800ad9e:	2b03      	cmp	r3, #3
 800ada0:	d002      	beq.n	800ada8 <HAL_RCC_OscConfig+0x44>
 800ada2:	69bb      	ldr	r3, [r7, #24]
 800ada4:	2b08      	cmp	r3, #8
 800ada6:	d10b      	bne.n	800adc0 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800ada8:	4b99      	ldr	r3, [pc, #612]	; (800b010 <HAL_RCC_OscConfig+0x2ac>)
 800adaa:	681b      	ldr	r3, [r3, #0]
 800adac:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800adb0:	2b00      	cmp	r3, #0
 800adb2:	d05b      	beq.n	800ae6c <HAL_RCC_OscConfig+0x108>
 800adb4:	687b      	ldr	r3, [r7, #4]
 800adb6:	685b      	ldr	r3, [r3, #4]
 800adb8:	2b00      	cmp	r3, #0
 800adba:	d157      	bne.n	800ae6c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800adbc:	2301      	movs	r3, #1
 800adbe:	e2e3      	b.n	800b388 <HAL_RCC_OscConfig+0x624>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800adc0:	687b      	ldr	r3, [r7, #4]
 800adc2:	685b      	ldr	r3, [r3, #4]
 800adc4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800adc8:	d106      	bne.n	800add8 <HAL_RCC_OscConfig+0x74>
 800adca:	4b91      	ldr	r3, [pc, #580]	; (800b010 <HAL_RCC_OscConfig+0x2ac>)
 800adcc:	681b      	ldr	r3, [r3, #0]
 800adce:	4a90      	ldr	r2, [pc, #576]	; (800b010 <HAL_RCC_OscConfig+0x2ac>)
 800add0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800add4:	6013      	str	r3, [r2, #0]
 800add6:	e01d      	b.n	800ae14 <HAL_RCC_OscConfig+0xb0>
 800add8:	687b      	ldr	r3, [r7, #4]
 800adda:	685b      	ldr	r3, [r3, #4]
 800addc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800ade0:	d10c      	bne.n	800adfc <HAL_RCC_OscConfig+0x98>
 800ade2:	4b8b      	ldr	r3, [pc, #556]	; (800b010 <HAL_RCC_OscConfig+0x2ac>)
 800ade4:	681b      	ldr	r3, [r3, #0]
 800ade6:	4a8a      	ldr	r2, [pc, #552]	; (800b010 <HAL_RCC_OscConfig+0x2ac>)
 800ade8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800adec:	6013      	str	r3, [r2, #0]
 800adee:	4b88      	ldr	r3, [pc, #544]	; (800b010 <HAL_RCC_OscConfig+0x2ac>)
 800adf0:	681b      	ldr	r3, [r3, #0]
 800adf2:	4a87      	ldr	r2, [pc, #540]	; (800b010 <HAL_RCC_OscConfig+0x2ac>)
 800adf4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800adf8:	6013      	str	r3, [r2, #0]
 800adfa:	e00b      	b.n	800ae14 <HAL_RCC_OscConfig+0xb0>
 800adfc:	4b84      	ldr	r3, [pc, #528]	; (800b010 <HAL_RCC_OscConfig+0x2ac>)
 800adfe:	681b      	ldr	r3, [r3, #0]
 800ae00:	4a83      	ldr	r2, [pc, #524]	; (800b010 <HAL_RCC_OscConfig+0x2ac>)
 800ae02:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800ae06:	6013      	str	r3, [r2, #0]
 800ae08:	4b81      	ldr	r3, [pc, #516]	; (800b010 <HAL_RCC_OscConfig+0x2ac>)
 800ae0a:	681b      	ldr	r3, [r3, #0]
 800ae0c:	4a80      	ldr	r2, [pc, #512]	; (800b010 <HAL_RCC_OscConfig+0x2ac>)
 800ae0e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800ae12:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800ae14:	687b      	ldr	r3, [r7, #4]
 800ae16:	685b      	ldr	r3, [r3, #4]
 800ae18:	2b00      	cmp	r3, #0
 800ae1a:	d013      	beq.n	800ae44 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800ae1c:	f7fd f8ea 	bl	8007ff4 <HAL_GetTick>
 800ae20:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800ae22:	e008      	b.n	800ae36 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800ae24:	f7fd f8e6 	bl	8007ff4 <HAL_GetTick>
 800ae28:	4602      	mov	r2, r0
 800ae2a:	693b      	ldr	r3, [r7, #16]
 800ae2c:	1ad3      	subs	r3, r2, r3
 800ae2e:	2b64      	cmp	r3, #100	; 0x64
 800ae30:	d901      	bls.n	800ae36 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800ae32:	2303      	movs	r3, #3
 800ae34:	e2a8      	b.n	800b388 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800ae36:	4b76      	ldr	r3, [pc, #472]	; (800b010 <HAL_RCC_OscConfig+0x2ac>)
 800ae38:	681b      	ldr	r3, [r3, #0]
 800ae3a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800ae3e:	2b00      	cmp	r3, #0
 800ae40:	d0f0      	beq.n	800ae24 <HAL_RCC_OscConfig+0xc0>
 800ae42:	e014      	b.n	800ae6e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800ae44:	f7fd f8d6 	bl	8007ff4 <HAL_GetTick>
 800ae48:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800ae4a:	e008      	b.n	800ae5e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800ae4c:	f7fd f8d2 	bl	8007ff4 <HAL_GetTick>
 800ae50:	4602      	mov	r2, r0
 800ae52:	693b      	ldr	r3, [r7, #16]
 800ae54:	1ad3      	subs	r3, r2, r3
 800ae56:	2b64      	cmp	r3, #100	; 0x64
 800ae58:	d901      	bls.n	800ae5e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800ae5a:	2303      	movs	r3, #3
 800ae5c:	e294      	b.n	800b388 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800ae5e:	4b6c      	ldr	r3, [pc, #432]	; (800b010 <HAL_RCC_OscConfig+0x2ac>)
 800ae60:	681b      	ldr	r3, [r3, #0]
 800ae62:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800ae66:	2b00      	cmp	r3, #0
 800ae68:	d1f0      	bne.n	800ae4c <HAL_RCC_OscConfig+0xe8>
 800ae6a:	e000      	b.n	800ae6e <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800ae6c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800ae6e:	687b      	ldr	r3, [r7, #4]
 800ae70:	681b      	ldr	r3, [r3, #0]
 800ae72:	f003 0302 	and.w	r3, r3, #2
 800ae76:	2b00      	cmp	r3, #0
 800ae78:	d075      	beq.n	800af66 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800ae7a:	4b65      	ldr	r3, [pc, #404]	; (800b010 <HAL_RCC_OscConfig+0x2ac>)
 800ae7c:	689b      	ldr	r3, [r3, #8]
 800ae7e:	f003 030c 	and.w	r3, r3, #12
 800ae82:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800ae84:	4b62      	ldr	r3, [pc, #392]	; (800b010 <HAL_RCC_OscConfig+0x2ac>)
 800ae86:	68db      	ldr	r3, [r3, #12]
 800ae88:	f003 0303 	and.w	r3, r3, #3
 800ae8c:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 800ae8e:	69bb      	ldr	r3, [r7, #24]
 800ae90:	2b0c      	cmp	r3, #12
 800ae92:	d102      	bne.n	800ae9a <HAL_RCC_OscConfig+0x136>
 800ae94:	697b      	ldr	r3, [r7, #20]
 800ae96:	2b02      	cmp	r3, #2
 800ae98:	d002      	beq.n	800aea0 <HAL_RCC_OscConfig+0x13c>
 800ae9a:	69bb      	ldr	r3, [r7, #24]
 800ae9c:	2b04      	cmp	r3, #4
 800ae9e:	d11f      	bne.n	800aee0 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800aea0:	4b5b      	ldr	r3, [pc, #364]	; (800b010 <HAL_RCC_OscConfig+0x2ac>)
 800aea2:	681b      	ldr	r3, [r3, #0]
 800aea4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800aea8:	2b00      	cmp	r3, #0
 800aeaa:	d005      	beq.n	800aeb8 <HAL_RCC_OscConfig+0x154>
 800aeac:	687b      	ldr	r3, [r7, #4]
 800aeae:	68db      	ldr	r3, [r3, #12]
 800aeb0:	2b00      	cmp	r3, #0
 800aeb2:	d101      	bne.n	800aeb8 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 800aeb4:	2301      	movs	r3, #1
 800aeb6:	e267      	b.n	800b388 <HAL_RCC_OscConfig+0x624>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800aeb8:	4b55      	ldr	r3, [pc, #340]	; (800b010 <HAL_RCC_OscConfig+0x2ac>)
 800aeba:	685b      	ldr	r3, [r3, #4]
 800aebc:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800aec0:	687b      	ldr	r3, [r7, #4]
 800aec2:	691b      	ldr	r3, [r3, #16]
 800aec4:	061b      	lsls	r3, r3, #24
 800aec6:	4952      	ldr	r1, [pc, #328]	; (800b010 <HAL_RCC_OscConfig+0x2ac>)
 800aec8:	4313      	orrs	r3, r2
 800aeca:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800aecc:	4b51      	ldr	r3, [pc, #324]	; (800b014 <HAL_RCC_OscConfig+0x2b0>)
 800aece:	681b      	ldr	r3, [r3, #0]
 800aed0:	4618      	mov	r0, r3
 800aed2:	f7fd f843 	bl	8007f5c <HAL_InitTick>
 800aed6:	4603      	mov	r3, r0
 800aed8:	2b00      	cmp	r3, #0
 800aeda:	d043      	beq.n	800af64 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 800aedc:	2301      	movs	r3, #1
 800aede:	e253      	b.n	800b388 <HAL_RCC_OscConfig+0x624>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800aee0:	687b      	ldr	r3, [r7, #4]
 800aee2:	68db      	ldr	r3, [r3, #12]
 800aee4:	2b00      	cmp	r3, #0
 800aee6:	d023      	beq.n	800af30 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800aee8:	4b49      	ldr	r3, [pc, #292]	; (800b010 <HAL_RCC_OscConfig+0x2ac>)
 800aeea:	681b      	ldr	r3, [r3, #0]
 800aeec:	4a48      	ldr	r2, [pc, #288]	; (800b010 <HAL_RCC_OscConfig+0x2ac>)
 800aeee:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800aef2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800aef4:	f7fd f87e 	bl	8007ff4 <HAL_GetTick>
 800aef8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800aefa:	e008      	b.n	800af0e <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800aefc:	f7fd f87a 	bl	8007ff4 <HAL_GetTick>
 800af00:	4602      	mov	r2, r0
 800af02:	693b      	ldr	r3, [r7, #16]
 800af04:	1ad3      	subs	r3, r2, r3
 800af06:	2b02      	cmp	r3, #2
 800af08:	d901      	bls.n	800af0e <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800af0a:	2303      	movs	r3, #3
 800af0c:	e23c      	b.n	800b388 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800af0e:	4b40      	ldr	r3, [pc, #256]	; (800b010 <HAL_RCC_OscConfig+0x2ac>)
 800af10:	681b      	ldr	r3, [r3, #0]
 800af12:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800af16:	2b00      	cmp	r3, #0
 800af18:	d0f0      	beq.n	800aefc <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800af1a:	4b3d      	ldr	r3, [pc, #244]	; (800b010 <HAL_RCC_OscConfig+0x2ac>)
 800af1c:	685b      	ldr	r3, [r3, #4]
 800af1e:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800af22:	687b      	ldr	r3, [r7, #4]
 800af24:	691b      	ldr	r3, [r3, #16]
 800af26:	061b      	lsls	r3, r3, #24
 800af28:	4939      	ldr	r1, [pc, #228]	; (800b010 <HAL_RCC_OscConfig+0x2ac>)
 800af2a:	4313      	orrs	r3, r2
 800af2c:	604b      	str	r3, [r1, #4]
 800af2e:	e01a      	b.n	800af66 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800af30:	4b37      	ldr	r3, [pc, #220]	; (800b010 <HAL_RCC_OscConfig+0x2ac>)
 800af32:	681b      	ldr	r3, [r3, #0]
 800af34:	4a36      	ldr	r2, [pc, #216]	; (800b010 <HAL_RCC_OscConfig+0x2ac>)
 800af36:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800af3a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800af3c:	f7fd f85a 	bl	8007ff4 <HAL_GetTick>
 800af40:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800af42:	e008      	b.n	800af56 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800af44:	f7fd f856 	bl	8007ff4 <HAL_GetTick>
 800af48:	4602      	mov	r2, r0
 800af4a:	693b      	ldr	r3, [r7, #16]
 800af4c:	1ad3      	subs	r3, r2, r3
 800af4e:	2b02      	cmp	r3, #2
 800af50:	d901      	bls.n	800af56 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 800af52:	2303      	movs	r3, #3
 800af54:	e218      	b.n	800b388 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800af56:	4b2e      	ldr	r3, [pc, #184]	; (800b010 <HAL_RCC_OscConfig+0x2ac>)
 800af58:	681b      	ldr	r3, [r3, #0]
 800af5a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800af5e:	2b00      	cmp	r3, #0
 800af60:	d1f0      	bne.n	800af44 <HAL_RCC_OscConfig+0x1e0>
 800af62:	e000      	b.n	800af66 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800af64:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800af66:	687b      	ldr	r3, [r7, #4]
 800af68:	681b      	ldr	r3, [r3, #0]
 800af6a:	f003 0308 	and.w	r3, r3, #8
 800af6e:	2b00      	cmp	r3, #0
 800af70:	d03c      	beq.n	800afec <HAL_RCC_OscConfig+0x288>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800af72:	687b      	ldr	r3, [r7, #4]
 800af74:	695b      	ldr	r3, [r3, #20]
 800af76:	2b00      	cmp	r3, #0
 800af78:	d01c      	beq.n	800afb4 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800af7a:	4b25      	ldr	r3, [pc, #148]	; (800b010 <HAL_RCC_OscConfig+0x2ac>)
 800af7c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800af80:	4a23      	ldr	r2, [pc, #140]	; (800b010 <HAL_RCC_OscConfig+0x2ac>)
 800af82:	f043 0301 	orr.w	r3, r3, #1
 800af86:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800af8a:	f7fd f833 	bl	8007ff4 <HAL_GetTick>
 800af8e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800af90:	e008      	b.n	800afa4 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800af92:	f7fd f82f 	bl	8007ff4 <HAL_GetTick>
 800af96:	4602      	mov	r2, r0
 800af98:	693b      	ldr	r3, [r7, #16]
 800af9a:	1ad3      	subs	r3, r2, r3
 800af9c:	2b02      	cmp	r3, #2
 800af9e:	d901      	bls.n	800afa4 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 800afa0:	2303      	movs	r3, #3
 800afa2:	e1f1      	b.n	800b388 <HAL_RCC_OscConfig+0x624>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800afa4:	4b1a      	ldr	r3, [pc, #104]	; (800b010 <HAL_RCC_OscConfig+0x2ac>)
 800afa6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800afaa:	f003 0302 	and.w	r3, r3, #2
 800afae:	2b00      	cmp	r3, #0
 800afb0:	d0ef      	beq.n	800af92 <HAL_RCC_OscConfig+0x22e>
 800afb2:	e01b      	b.n	800afec <HAL_RCC_OscConfig+0x288>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800afb4:	4b16      	ldr	r3, [pc, #88]	; (800b010 <HAL_RCC_OscConfig+0x2ac>)
 800afb6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800afba:	4a15      	ldr	r2, [pc, #84]	; (800b010 <HAL_RCC_OscConfig+0x2ac>)
 800afbc:	f023 0301 	bic.w	r3, r3, #1
 800afc0:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800afc4:	f7fd f816 	bl	8007ff4 <HAL_GetTick>
 800afc8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800afca:	e008      	b.n	800afde <HAL_RCC_OscConfig+0x27a>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800afcc:	f7fd f812 	bl	8007ff4 <HAL_GetTick>
 800afd0:	4602      	mov	r2, r0
 800afd2:	693b      	ldr	r3, [r7, #16]
 800afd4:	1ad3      	subs	r3, r2, r3
 800afd6:	2b02      	cmp	r3, #2
 800afd8:	d901      	bls.n	800afde <HAL_RCC_OscConfig+0x27a>
        {
          return HAL_TIMEOUT;
 800afda:	2303      	movs	r3, #3
 800afdc:	e1d4      	b.n	800b388 <HAL_RCC_OscConfig+0x624>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800afde:	4b0c      	ldr	r3, [pc, #48]	; (800b010 <HAL_RCC_OscConfig+0x2ac>)
 800afe0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800afe4:	f003 0302 	and.w	r3, r3, #2
 800afe8:	2b00      	cmp	r3, #0
 800afea:	d1ef      	bne.n	800afcc <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800afec:	687b      	ldr	r3, [r7, #4]
 800afee:	681b      	ldr	r3, [r3, #0]
 800aff0:	f003 0304 	and.w	r3, r3, #4
 800aff4:	2b00      	cmp	r3, #0
 800aff6:	f000 80ab 	beq.w	800b150 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 800affa:	2300      	movs	r3, #0
 800affc:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800affe:	4b04      	ldr	r3, [pc, #16]	; (800b010 <HAL_RCC_OscConfig+0x2ac>)
 800b000:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b002:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800b006:	2b00      	cmp	r3, #0
 800b008:	d106      	bne.n	800b018 <HAL_RCC_OscConfig+0x2b4>
 800b00a:	2301      	movs	r3, #1
 800b00c:	e005      	b.n	800b01a <HAL_RCC_OscConfig+0x2b6>
 800b00e:	bf00      	nop
 800b010:	40021000 	.word	0x40021000
 800b014:	20000cac 	.word	0x20000cac
 800b018:	2300      	movs	r3, #0
 800b01a:	2b00      	cmp	r3, #0
 800b01c:	d00d      	beq.n	800b03a <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800b01e:	4baf      	ldr	r3, [pc, #700]	; (800b2dc <HAL_RCC_OscConfig+0x578>)
 800b020:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b022:	4aae      	ldr	r2, [pc, #696]	; (800b2dc <HAL_RCC_OscConfig+0x578>)
 800b024:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800b028:	6593      	str	r3, [r2, #88]	; 0x58
 800b02a:	4bac      	ldr	r3, [pc, #688]	; (800b2dc <HAL_RCC_OscConfig+0x578>)
 800b02c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b02e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800b032:	60fb      	str	r3, [r7, #12]
 800b034:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800b036:	2301      	movs	r3, #1
 800b038:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800b03a:	4ba9      	ldr	r3, [pc, #676]	; (800b2e0 <HAL_RCC_OscConfig+0x57c>)
 800b03c:	681b      	ldr	r3, [r3, #0]
 800b03e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b042:	2b00      	cmp	r3, #0
 800b044:	d118      	bne.n	800b078 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800b046:	4ba6      	ldr	r3, [pc, #664]	; (800b2e0 <HAL_RCC_OscConfig+0x57c>)
 800b048:	681b      	ldr	r3, [r3, #0]
 800b04a:	4aa5      	ldr	r2, [pc, #660]	; (800b2e0 <HAL_RCC_OscConfig+0x57c>)
 800b04c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800b050:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800b052:	f7fc ffcf 	bl	8007ff4 <HAL_GetTick>
 800b056:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800b058:	e008      	b.n	800b06c <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800b05a:	f7fc ffcb 	bl	8007ff4 <HAL_GetTick>
 800b05e:	4602      	mov	r2, r0
 800b060:	693b      	ldr	r3, [r7, #16]
 800b062:	1ad3      	subs	r3, r2, r3
 800b064:	2b02      	cmp	r3, #2
 800b066:	d901      	bls.n	800b06c <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 800b068:	2303      	movs	r3, #3
 800b06a:	e18d      	b.n	800b388 <HAL_RCC_OscConfig+0x624>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800b06c:	4b9c      	ldr	r3, [pc, #624]	; (800b2e0 <HAL_RCC_OscConfig+0x57c>)
 800b06e:	681b      	ldr	r3, [r3, #0]
 800b070:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b074:	2b00      	cmp	r3, #0
 800b076:	d0f0      	beq.n	800b05a <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800b078:	687b      	ldr	r3, [r7, #4]
 800b07a:	689b      	ldr	r3, [r3, #8]
 800b07c:	2b01      	cmp	r3, #1
 800b07e:	d108      	bne.n	800b092 <HAL_RCC_OscConfig+0x32e>
 800b080:	4b96      	ldr	r3, [pc, #600]	; (800b2dc <HAL_RCC_OscConfig+0x578>)
 800b082:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b086:	4a95      	ldr	r2, [pc, #596]	; (800b2dc <HAL_RCC_OscConfig+0x578>)
 800b088:	f043 0301 	orr.w	r3, r3, #1
 800b08c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800b090:	e024      	b.n	800b0dc <HAL_RCC_OscConfig+0x378>
 800b092:	687b      	ldr	r3, [r7, #4]
 800b094:	689b      	ldr	r3, [r3, #8]
 800b096:	2b05      	cmp	r3, #5
 800b098:	d110      	bne.n	800b0bc <HAL_RCC_OscConfig+0x358>
 800b09a:	4b90      	ldr	r3, [pc, #576]	; (800b2dc <HAL_RCC_OscConfig+0x578>)
 800b09c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b0a0:	4a8e      	ldr	r2, [pc, #568]	; (800b2dc <HAL_RCC_OscConfig+0x578>)
 800b0a2:	f043 0304 	orr.w	r3, r3, #4
 800b0a6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800b0aa:	4b8c      	ldr	r3, [pc, #560]	; (800b2dc <HAL_RCC_OscConfig+0x578>)
 800b0ac:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b0b0:	4a8a      	ldr	r2, [pc, #552]	; (800b2dc <HAL_RCC_OscConfig+0x578>)
 800b0b2:	f043 0301 	orr.w	r3, r3, #1
 800b0b6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800b0ba:	e00f      	b.n	800b0dc <HAL_RCC_OscConfig+0x378>
 800b0bc:	4b87      	ldr	r3, [pc, #540]	; (800b2dc <HAL_RCC_OscConfig+0x578>)
 800b0be:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b0c2:	4a86      	ldr	r2, [pc, #536]	; (800b2dc <HAL_RCC_OscConfig+0x578>)
 800b0c4:	f023 0301 	bic.w	r3, r3, #1
 800b0c8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800b0cc:	4b83      	ldr	r3, [pc, #524]	; (800b2dc <HAL_RCC_OscConfig+0x578>)
 800b0ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b0d2:	4a82      	ldr	r2, [pc, #520]	; (800b2dc <HAL_RCC_OscConfig+0x578>)
 800b0d4:	f023 0304 	bic.w	r3, r3, #4
 800b0d8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800b0dc:	687b      	ldr	r3, [r7, #4]
 800b0de:	689b      	ldr	r3, [r3, #8]
 800b0e0:	2b00      	cmp	r3, #0
 800b0e2:	d016      	beq.n	800b112 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b0e4:	f7fc ff86 	bl	8007ff4 <HAL_GetTick>
 800b0e8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800b0ea:	e00a      	b.n	800b102 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800b0ec:	f7fc ff82 	bl	8007ff4 <HAL_GetTick>
 800b0f0:	4602      	mov	r2, r0
 800b0f2:	693b      	ldr	r3, [r7, #16]
 800b0f4:	1ad3      	subs	r3, r2, r3
 800b0f6:	f241 3288 	movw	r2, #5000	; 0x1388
 800b0fa:	4293      	cmp	r3, r2
 800b0fc:	d901      	bls.n	800b102 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 800b0fe:	2303      	movs	r3, #3
 800b100:	e142      	b.n	800b388 <HAL_RCC_OscConfig+0x624>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800b102:	4b76      	ldr	r3, [pc, #472]	; (800b2dc <HAL_RCC_OscConfig+0x578>)
 800b104:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b108:	f003 0302 	and.w	r3, r3, #2
 800b10c:	2b00      	cmp	r3, #0
 800b10e:	d0ed      	beq.n	800b0ec <HAL_RCC_OscConfig+0x388>
 800b110:	e015      	b.n	800b13e <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b112:	f7fc ff6f 	bl	8007ff4 <HAL_GetTick>
 800b116:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800b118:	e00a      	b.n	800b130 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800b11a:	f7fc ff6b 	bl	8007ff4 <HAL_GetTick>
 800b11e:	4602      	mov	r2, r0
 800b120:	693b      	ldr	r3, [r7, #16]
 800b122:	1ad3      	subs	r3, r2, r3
 800b124:	f241 3288 	movw	r2, #5000	; 0x1388
 800b128:	4293      	cmp	r3, r2
 800b12a:	d901      	bls.n	800b130 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 800b12c:	2303      	movs	r3, #3
 800b12e:	e12b      	b.n	800b388 <HAL_RCC_OscConfig+0x624>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800b130:	4b6a      	ldr	r3, [pc, #424]	; (800b2dc <HAL_RCC_OscConfig+0x578>)
 800b132:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b136:	f003 0302 	and.w	r3, r3, #2
 800b13a:	2b00      	cmp	r3, #0
 800b13c:	d1ed      	bne.n	800b11a <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800b13e:	7ffb      	ldrb	r3, [r7, #31]
 800b140:	2b01      	cmp	r3, #1
 800b142:	d105      	bne.n	800b150 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800b144:	4b65      	ldr	r3, [pc, #404]	; (800b2dc <HAL_RCC_OscConfig+0x578>)
 800b146:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b148:	4a64      	ldr	r2, [pc, #400]	; (800b2dc <HAL_RCC_OscConfig+0x578>)
 800b14a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800b14e:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800b150:	687b      	ldr	r3, [r7, #4]
 800b152:	681b      	ldr	r3, [r3, #0]
 800b154:	f003 0320 	and.w	r3, r3, #32
 800b158:	2b00      	cmp	r3, #0
 800b15a:	d03c      	beq.n	800b1d6 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800b15c:	687b      	ldr	r3, [r7, #4]
 800b15e:	699b      	ldr	r3, [r3, #24]
 800b160:	2b00      	cmp	r3, #0
 800b162:	d01c      	beq.n	800b19e <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800b164:	4b5d      	ldr	r3, [pc, #372]	; (800b2dc <HAL_RCC_OscConfig+0x578>)
 800b166:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800b16a:	4a5c      	ldr	r2, [pc, #368]	; (800b2dc <HAL_RCC_OscConfig+0x578>)
 800b16c:	f043 0301 	orr.w	r3, r3, #1
 800b170:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b174:	f7fc ff3e 	bl	8007ff4 <HAL_GetTick>
 800b178:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800b17a:	e008      	b.n	800b18e <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800b17c:	f7fc ff3a 	bl	8007ff4 <HAL_GetTick>
 800b180:	4602      	mov	r2, r0
 800b182:	693b      	ldr	r3, [r7, #16]
 800b184:	1ad3      	subs	r3, r2, r3
 800b186:	2b02      	cmp	r3, #2
 800b188:	d901      	bls.n	800b18e <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 800b18a:	2303      	movs	r3, #3
 800b18c:	e0fc      	b.n	800b388 <HAL_RCC_OscConfig+0x624>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800b18e:	4b53      	ldr	r3, [pc, #332]	; (800b2dc <HAL_RCC_OscConfig+0x578>)
 800b190:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800b194:	f003 0302 	and.w	r3, r3, #2
 800b198:	2b00      	cmp	r3, #0
 800b19a:	d0ef      	beq.n	800b17c <HAL_RCC_OscConfig+0x418>
 800b19c:	e01b      	b.n	800b1d6 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800b19e:	4b4f      	ldr	r3, [pc, #316]	; (800b2dc <HAL_RCC_OscConfig+0x578>)
 800b1a0:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800b1a4:	4a4d      	ldr	r2, [pc, #308]	; (800b2dc <HAL_RCC_OscConfig+0x578>)
 800b1a6:	f023 0301 	bic.w	r3, r3, #1
 800b1aa:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b1ae:	f7fc ff21 	bl	8007ff4 <HAL_GetTick>
 800b1b2:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800b1b4:	e008      	b.n	800b1c8 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800b1b6:	f7fc ff1d 	bl	8007ff4 <HAL_GetTick>
 800b1ba:	4602      	mov	r2, r0
 800b1bc:	693b      	ldr	r3, [r7, #16]
 800b1be:	1ad3      	subs	r3, r2, r3
 800b1c0:	2b02      	cmp	r3, #2
 800b1c2:	d901      	bls.n	800b1c8 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 800b1c4:	2303      	movs	r3, #3
 800b1c6:	e0df      	b.n	800b388 <HAL_RCC_OscConfig+0x624>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800b1c8:	4b44      	ldr	r3, [pc, #272]	; (800b2dc <HAL_RCC_OscConfig+0x578>)
 800b1ca:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800b1ce:	f003 0302 	and.w	r3, r3, #2
 800b1d2:	2b00      	cmp	r3, #0
 800b1d4:	d1ef      	bne.n	800b1b6 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800b1d6:	687b      	ldr	r3, [r7, #4]
 800b1d8:	69db      	ldr	r3, [r3, #28]
 800b1da:	2b00      	cmp	r3, #0
 800b1dc:	f000 80d3 	beq.w	800b386 <HAL_RCC_OscConfig+0x622>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800b1e0:	4b3e      	ldr	r3, [pc, #248]	; (800b2dc <HAL_RCC_OscConfig+0x578>)
 800b1e2:	689b      	ldr	r3, [r3, #8]
 800b1e4:	f003 030c 	and.w	r3, r3, #12
 800b1e8:	2b0c      	cmp	r3, #12
 800b1ea:	f000 808d 	beq.w	800b308 <HAL_RCC_OscConfig+0x5a4>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800b1ee:	687b      	ldr	r3, [r7, #4]
 800b1f0:	69db      	ldr	r3, [r3, #28]
 800b1f2:	2b02      	cmp	r3, #2
 800b1f4:	d15a      	bne.n	800b2ac <HAL_RCC_OscConfig+0x548>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800b1f6:	4b39      	ldr	r3, [pc, #228]	; (800b2dc <HAL_RCC_OscConfig+0x578>)
 800b1f8:	681b      	ldr	r3, [r3, #0]
 800b1fa:	4a38      	ldr	r2, [pc, #224]	; (800b2dc <HAL_RCC_OscConfig+0x578>)
 800b1fc:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800b200:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b202:	f7fc fef7 	bl	8007ff4 <HAL_GetTick>
 800b206:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800b208:	e008      	b.n	800b21c <HAL_RCC_OscConfig+0x4b8>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800b20a:	f7fc fef3 	bl	8007ff4 <HAL_GetTick>
 800b20e:	4602      	mov	r2, r0
 800b210:	693b      	ldr	r3, [r7, #16]
 800b212:	1ad3      	subs	r3, r2, r3
 800b214:	2b02      	cmp	r3, #2
 800b216:	d901      	bls.n	800b21c <HAL_RCC_OscConfig+0x4b8>
          {
            return HAL_TIMEOUT;
 800b218:	2303      	movs	r3, #3
 800b21a:	e0b5      	b.n	800b388 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800b21c:	4b2f      	ldr	r3, [pc, #188]	; (800b2dc <HAL_RCC_OscConfig+0x578>)
 800b21e:	681b      	ldr	r3, [r3, #0]
 800b220:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800b224:	2b00      	cmp	r3, #0
 800b226:	d1f0      	bne.n	800b20a <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800b228:	4b2c      	ldr	r3, [pc, #176]	; (800b2dc <HAL_RCC_OscConfig+0x578>)
 800b22a:	68da      	ldr	r2, [r3, #12]
 800b22c:	4b2d      	ldr	r3, [pc, #180]	; (800b2e4 <HAL_RCC_OscConfig+0x580>)
 800b22e:	4013      	ands	r3, r2
 800b230:	687a      	ldr	r2, [r7, #4]
 800b232:	6a11      	ldr	r1, [r2, #32]
 800b234:	687a      	ldr	r2, [r7, #4]
 800b236:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800b238:	3a01      	subs	r2, #1
 800b23a:	0112      	lsls	r2, r2, #4
 800b23c:	4311      	orrs	r1, r2
 800b23e:	687a      	ldr	r2, [r7, #4]
 800b240:	6a92      	ldr	r2, [r2, #40]	; 0x28
 800b242:	0212      	lsls	r2, r2, #8
 800b244:	4311      	orrs	r1, r2
 800b246:	687a      	ldr	r2, [r7, #4]
 800b248:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800b24a:	0852      	lsrs	r2, r2, #1
 800b24c:	3a01      	subs	r2, #1
 800b24e:	0552      	lsls	r2, r2, #21
 800b250:	4311      	orrs	r1, r2
 800b252:	687a      	ldr	r2, [r7, #4]
 800b254:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800b256:	0852      	lsrs	r2, r2, #1
 800b258:	3a01      	subs	r2, #1
 800b25a:	0652      	lsls	r2, r2, #25
 800b25c:	4311      	orrs	r1, r2
 800b25e:	687a      	ldr	r2, [r7, #4]
 800b260:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800b262:	06d2      	lsls	r2, r2, #27
 800b264:	430a      	orrs	r2, r1
 800b266:	491d      	ldr	r1, [pc, #116]	; (800b2dc <HAL_RCC_OscConfig+0x578>)
 800b268:	4313      	orrs	r3, r2
 800b26a:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800b26c:	4b1b      	ldr	r3, [pc, #108]	; (800b2dc <HAL_RCC_OscConfig+0x578>)
 800b26e:	681b      	ldr	r3, [r3, #0]
 800b270:	4a1a      	ldr	r2, [pc, #104]	; (800b2dc <HAL_RCC_OscConfig+0x578>)
 800b272:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800b276:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800b278:	4b18      	ldr	r3, [pc, #96]	; (800b2dc <HAL_RCC_OscConfig+0x578>)
 800b27a:	68db      	ldr	r3, [r3, #12]
 800b27c:	4a17      	ldr	r2, [pc, #92]	; (800b2dc <HAL_RCC_OscConfig+0x578>)
 800b27e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800b282:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b284:	f7fc feb6 	bl	8007ff4 <HAL_GetTick>
 800b288:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800b28a:	e008      	b.n	800b29e <HAL_RCC_OscConfig+0x53a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800b28c:	f7fc feb2 	bl	8007ff4 <HAL_GetTick>
 800b290:	4602      	mov	r2, r0
 800b292:	693b      	ldr	r3, [r7, #16]
 800b294:	1ad3      	subs	r3, r2, r3
 800b296:	2b02      	cmp	r3, #2
 800b298:	d901      	bls.n	800b29e <HAL_RCC_OscConfig+0x53a>
          {
            return HAL_TIMEOUT;
 800b29a:	2303      	movs	r3, #3
 800b29c:	e074      	b.n	800b388 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800b29e:	4b0f      	ldr	r3, [pc, #60]	; (800b2dc <HAL_RCC_OscConfig+0x578>)
 800b2a0:	681b      	ldr	r3, [r3, #0]
 800b2a2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800b2a6:	2b00      	cmp	r3, #0
 800b2a8:	d0f0      	beq.n	800b28c <HAL_RCC_OscConfig+0x528>
 800b2aa:	e06c      	b.n	800b386 <HAL_RCC_OscConfig+0x622>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800b2ac:	4b0b      	ldr	r3, [pc, #44]	; (800b2dc <HAL_RCC_OscConfig+0x578>)
 800b2ae:	681b      	ldr	r3, [r3, #0]
 800b2b0:	4a0a      	ldr	r2, [pc, #40]	; (800b2dc <HAL_RCC_OscConfig+0x578>)
 800b2b2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800b2b6:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 800b2b8:	4b08      	ldr	r3, [pc, #32]	; (800b2dc <HAL_RCC_OscConfig+0x578>)
 800b2ba:	68db      	ldr	r3, [r3, #12]
 800b2bc:	4a07      	ldr	r2, [pc, #28]	; (800b2dc <HAL_RCC_OscConfig+0x578>)
 800b2be:	f023 0303 	bic.w	r3, r3, #3
 800b2c2:	60d3      	str	r3, [r2, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 800b2c4:	4b05      	ldr	r3, [pc, #20]	; (800b2dc <HAL_RCC_OscConfig+0x578>)
 800b2c6:	68db      	ldr	r3, [r3, #12]
 800b2c8:	4a04      	ldr	r2, [pc, #16]	; (800b2dc <HAL_RCC_OscConfig+0x578>)
 800b2ca:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 800b2ce:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800b2d2:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b2d4:	f7fc fe8e 	bl	8007ff4 <HAL_GetTick>
 800b2d8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800b2da:	e00e      	b.n	800b2fa <HAL_RCC_OscConfig+0x596>
 800b2dc:	40021000 	.word	0x40021000
 800b2e0:	40007000 	.word	0x40007000
 800b2e4:	019f800c 	.word	0x019f800c
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800b2e8:	f7fc fe84 	bl	8007ff4 <HAL_GetTick>
 800b2ec:	4602      	mov	r2, r0
 800b2ee:	693b      	ldr	r3, [r7, #16]
 800b2f0:	1ad3      	subs	r3, r2, r3
 800b2f2:	2b02      	cmp	r3, #2
 800b2f4:	d901      	bls.n	800b2fa <HAL_RCC_OscConfig+0x596>
          {
            return HAL_TIMEOUT;
 800b2f6:	2303      	movs	r3, #3
 800b2f8:	e046      	b.n	800b388 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800b2fa:	4b25      	ldr	r3, [pc, #148]	; (800b390 <HAL_RCC_OscConfig+0x62c>)
 800b2fc:	681b      	ldr	r3, [r3, #0]
 800b2fe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800b302:	2b00      	cmp	r3, #0
 800b304:	d1f0      	bne.n	800b2e8 <HAL_RCC_OscConfig+0x584>
 800b306:	e03e      	b.n	800b386 <HAL_RCC_OscConfig+0x622>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800b308:	687b      	ldr	r3, [r7, #4]
 800b30a:	69db      	ldr	r3, [r3, #28]
 800b30c:	2b01      	cmp	r3, #1
 800b30e:	d101      	bne.n	800b314 <HAL_RCC_OscConfig+0x5b0>
      {
        return HAL_ERROR;
 800b310:	2301      	movs	r3, #1
 800b312:	e039      	b.n	800b388 <HAL_RCC_OscConfig+0x624>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 800b314:	4b1e      	ldr	r3, [pc, #120]	; (800b390 <HAL_RCC_OscConfig+0x62c>)
 800b316:	68db      	ldr	r3, [r3, #12]
 800b318:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800b31a:	697b      	ldr	r3, [r7, #20]
 800b31c:	f003 0203 	and.w	r2, r3, #3
 800b320:	687b      	ldr	r3, [r7, #4]
 800b322:	6a1b      	ldr	r3, [r3, #32]
 800b324:	429a      	cmp	r2, r3
 800b326:	d12c      	bne.n	800b382 <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800b328:	697b      	ldr	r3, [r7, #20]
 800b32a:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 800b32e:	687b      	ldr	r3, [r7, #4]
 800b330:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b332:	3b01      	subs	r3, #1
 800b334:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800b336:	429a      	cmp	r2, r3
 800b338:	d123      	bne.n	800b382 <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800b33a:	697b      	ldr	r3, [r7, #20]
 800b33c:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 800b340:	687b      	ldr	r3, [r7, #4]
 800b342:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b344:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800b346:	429a      	cmp	r2, r3
 800b348:	d11b      	bne.n	800b382 <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800b34a:	697b      	ldr	r3, [r7, #20]
 800b34c:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 800b350:	687b      	ldr	r3, [r7, #4]
 800b352:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b354:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800b356:	429a      	cmp	r2, r3
 800b358:	d113      	bne.n	800b382 <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800b35a:	697b      	ldr	r3, [r7, #20]
 800b35c:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 800b360:	687b      	ldr	r3, [r7, #4]
 800b362:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b364:	085b      	lsrs	r3, r3, #1
 800b366:	3b01      	subs	r3, #1
 800b368:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800b36a:	429a      	cmp	r2, r3
 800b36c:	d109      	bne.n	800b382 <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800b36e:	697b      	ldr	r3, [r7, #20]
 800b370:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 800b374:	687b      	ldr	r3, [r7, #4]
 800b376:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b378:	085b      	lsrs	r3, r3, #1
 800b37a:	3b01      	subs	r3, #1
 800b37c:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800b37e:	429a      	cmp	r2, r3
 800b380:	d001      	beq.n	800b386 <HAL_RCC_OscConfig+0x622>
      {
        return HAL_ERROR;
 800b382:	2301      	movs	r3, #1
 800b384:	e000      	b.n	800b388 <HAL_RCC_OscConfig+0x624>
      }
    }
  }
  }

  return HAL_OK;
 800b386:	2300      	movs	r3, #0
}
 800b388:	4618      	mov	r0, r3
 800b38a:	3720      	adds	r7, #32
 800b38c:	46bd      	mov	sp, r7
 800b38e:	bd80      	pop	{r7, pc}
 800b390:	40021000 	.word	0x40021000

0800b394 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800b394:	b580      	push	{r7, lr}
 800b396:	b086      	sub	sp, #24
 800b398:	af00      	add	r7, sp, #0
 800b39a:	6078      	str	r0, [r7, #4]
 800b39c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800b39e:	2300      	movs	r3, #0
 800b3a0:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800b3a2:	687b      	ldr	r3, [r7, #4]
 800b3a4:	2b00      	cmp	r3, #0
 800b3a6:	d101      	bne.n	800b3ac <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800b3a8:	2301      	movs	r3, #1
 800b3aa:	e11e      	b.n	800b5ea <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800b3ac:	4b91      	ldr	r3, [pc, #580]	; (800b5f4 <HAL_RCC_ClockConfig+0x260>)
 800b3ae:	681b      	ldr	r3, [r3, #0]
 800b3b0:	f003 030f 	and.w	r3, r3, #15
 800b3b4:	683a      	ldr	r2, [r7, #0]
 800b3b6:	429a      	cmp	r2, r3
 800b3b8:	d910      	bls.n	800b3dc <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800b3ba:	4b8e      	ldr	r3, [pc, #568]	; (800b5f4 <HAL_RCC_ClockConfig+0x260>)
 800b3bc:	681b      	ldr	r3, [r3, #0]
 800b3be:	f023 020f 	bic.w	r2, r3, #15
 800b3c2:	498c      	ldr	r1, [pc, #560]	; (800b5f4 <HAL_RCC_ClockConfig+0x260>)
 800b3c4:	683b      	ldr	r3, [r7, #0]
 800b3c6:	4313      	orrs	r3, r2
 800b3c8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800b3ca:	4b8a      	ldr	r3, [pc, #552]	; (800b5f4 <HAL_RCC_ClockConfig+0x260>)
 800b3cc:	681b      	ldr	r3, [r3, #0]
 800b3ce:	f003 030f 	and.w	r3, r3, #15
 800b3d2:	683a      	ldr	r2, [r7, #0]
 800b3d4:	429a      	cmp	r2, r3
 800b3d6:	d001      	beq.n	800b3dc <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800b3d8:	2301      	movs	r3, #1
 800b3da:	e106      	b.n	800b5ea <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800b3dc:	687b      	ldr	r3, [r7, #4]
 800b3de:	681b      	ldr	r3, [r3, #0]
 800b3e0:	f003 0301 	and.w	r3, r3, #1
 800b3e4:	2b00      	cmp	r3, #0
 800b3e6:	d073      	beq.n	800b4d0 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800b3e8:	687b      	ldr	r3, [r7, #4]
 800b3ea:	685b      	ldr	r3, [r3, #4]
 800b3ec:	2b03      	cmp	r3, #3
 800b3ee:	d129      	bne.n	800b444 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800b3f0:	4b81      	ldr	r3, [pc, #516]	; (800b5f8 <HAL_RCC_ClockConfig+0x264>)
 800b3f2:	681b      	ldr	r3, [r3, #0]
 800b3f4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800b3f8:	2b00      	cmp	r3, #0
 800b3fa:	d101      	bne.n	800b400 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 800b3fc:	2301      	movs	r3, #1
 800b3fe:	e0f4      	b.n	800b5ea <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 800b400:	f000 f972 	bl	800b6e8 <RCC_GetSysClockFreqFromPLLSource>
 800b404:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 800b406:	693b      	ldr	r3, [r7, #16]
 800b408:	4a7c      	ldr	r2, [pc, #496]	; (800b5fc <HAL_RCC_ClockConfig+0x268>)
 800b40a:	4293      	cmp	r3, r2
 800b40c:	d93f      	bls.n	800b48e <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800b40e:	4b7a      	ldr	r3, [pc, #488]	; (800b5f8 <HAL_RCC_ClockConfig+0x264>)
 800b410:	689b      	ldr	r3, [r3, #8]
 800b412:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800b416:	2b00      	cmp	r3, #0
 800b418:	d009      	beq.n	800b42e <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800b41a:	687b      	ldr	r3, [r7, #4]
 800b41c:	681b      	ldr	r3, [r3, #0]
 800b41e:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800b422:	2b00      	cmp	r3, #0
 800b424:	d033      	beq.n	800b48e <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 800b426:	687b      	ldr	r3, [r7, #4]
 800b428:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800b42a:	2b00      	cmp	r3, #0
 800b42c:	d12f      	bne.n	800b48e <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800b42e:	4b72      	ldr	r3, [pc, #456]	; (800b5f8 <HAL_RCC_ClockConfig+0x264>)
 800b430:	689b      	ldr	r3, [r3, #8]
 800b432:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800b436:	4a70      	ldr	r2, [pc, #448]	; (800b5f8 <HAL_RCC_ClockConfig+0x264>)
 800b438:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b43c:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800b43e:	2380      	movs	r3, #128	; 0x80
 800b440:	617b      	str	r3, [r7, #20]
 800b442:	e024      	b.n	800b48e <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800b444:	687b      	ldr	r3, [r7, #4]
 800b446:	685b      	ldr	r3, [r3, #4]
 800b448:	2b02      	cmp	r3, #2
 800b44a:	d107      	bne.n	800b45c <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800b44c:	4b6a      	ldr	r3, [pc, #424]	; (800b5f8 <HAL_RCC_ClockConfig+0x264>)
 800b44e:	681b      	ldr	r3, [r3, #0]
 800b450:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800b454:	2b00      	cmp	r3, #0
 800b456:	d109      	bne.n	800b46c <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800b458:	2301      	movs	r3, #1
 800b45a:	e0c6      	b.n	800b5ea <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800b45c:	4b66      	ldr	r3, [pc, #408]	; (800b5f8 <HAL_RCC_ClockConfig+0x264>)
 800b45e:	681b      	ldr	r3, [r3, #0]
 800b460:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800b464:	2b00      	cmp	r3, #0
 800b466:	d101      	bne.n	800b46c <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800b468:	2301      	movs	r3, #1
 800b46a:	e0be      	b.n	800b5ea <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 800b46c:	f000 f8ce 	bl	800b60c <HAL_RCC_GetSysClockFreq>
 800b470:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 800b472:	693b      	ldr	r3, [r7, #16]
 800b474:	4a61      	ldr	r2, [pc, #388]	; (800b5fc <HAL_RCC_ClockConfig+0x268>)
 800b476:	4293      	cmp	r3, r2
 800b478:	d909      	bls.n	800b48e <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800b47a:	4b5f      	ldr	r3, [pc, #380]	; (800b5f8 <HAL_RCC_ClockConfig+0x264>)
 800b47c:	689b      	ldr	r3, [r3, #8]
 800b47e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800b482:	4a5d      	ldr	r2, [pc, #372]	; (800b5f8 <HAL_RCC_ClockConfig+0x264>)
 800b484:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b488:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 800b48a:	2380      	movs	r3, #128	; 0x80
 800b48c:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800b48e:	4b5a      	ldr	r3, [pc, #360]	; (800b5f8 <HAL_RCC_ClockConfig+0x264>)
 800b490:	689b      	ldr	r3, [r3, #8]
 800b492:	f023 0203 	bic.w	r2, r3, #3
 800b496:	687b      	ldr	r3, [r7, #4]
 800b498:	685b      	ldr	r3, [r3, #4]
 800b49a:	4957      	ldr	r1, [pc, #348]	; (800b5f8 <HAL_RCC_ClockConfig+0x264>)
 800b49c:	4313      	orrs	r3, r2
 800b49e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800b4a0:	f7fc fda8 	bl	8007ff4 <HAL_GetTick>
 800b4a4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800b4a6:	e00a      	b.n	800b4be <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800b4a8:	f7fc fda4 	bl	8007ff4 <HAL_GetTick>
 800b4ac:	4602      	mov	r2, r0
 800b4ae:	68fb      	ldr	r3, [r7, #12]
 800b4b0:	1ad3      	subs	r3, r2, r3
 800b4b2:	f241 3288 	movw	r2, #5000	; 0x1388
 800b4b6:	4293      	cmp	r3, r2
 800b4b8:	d901      	bls.n	800b4be <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 800b4ba:	2303      	movs	r3, #3
 800b4bc:	e095      	b.n	800b5ea <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800b4be:	4b4e      	ldr	r3, [pc, #312]	; (800b5f8 <HAL_RCC_ClockConfig+0x264>)
 800b4c0:	689b      	ldr	r3, [r3, #8]
 800b4c2:	f003 020c 	and.w	r2, r3, #12
 800b4c6:	687b      	ldr	r3, [r7, #4]
 800b4c8:	685b      	ldr	r3, [r3, #4]
 800b4ca:	009b      	lsls	r3, r3, #2
 800b4cc:	429a      	cmp	r2, r3
 800b4ce:	d1eb      	bne.n	800b4a8 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800b4d0:	687b      	ldr	r3, [r7, #4]
 800b4d2:	681b      	ldr	r3, [r3, #0]
 800b4d4:	f003 0302 	and.w	r3, r3, #2
 800b4d8:	2b00      	cmp	r3, #0
 800b4da:	d023      	beq.n	800b524 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800b4dc:	687b      	ldr	r3, [r7, #4]
 800b4de:	681b      	ldr	r3, [r3, #0]
 800b4e0:	f003 0304 	and.w	r3, r3, #4
 800b4e4:	2b00      	cmp	r3, #0
 800b4e6:	d005      	beq.n	800b4f4 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800b4e8:	4b43      	ldr	r3, [pc, #268]	; (800b5f8 <HAL_RCC_ClockConfig+0x264>)
 800b4ea:	689b      	ldr	r3, [r3, #8]
 800b4ec:	4a42      	ldr	r2, [pc, #264]	; (800b5f8 <HAL_RCC_ClockConfig+0x264>)
 800b4ee:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800b4f2:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800b4f4:	687b      	ldr	r3, [r7, #4]
 800b4f6:	681b      	ldr	r3, [r3, #0]
 800b4f8:	f003 0308 	and.w	r3, r3, #8
 800b4fc:	2b00      	cmp	r3, #0
 800b4fe:	d007      	beq.n	800b510 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 800b500:	4b3d      	ldr	r3, [pc, #244]	; (800b5f8 <HAL_RCC_ClockConfig+0x264>)
 800b502:	689b      	ldr	r3, [r3, #8]
 800b504:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 800b508:	4a3b      	ldr	r2, [pc, #236]	; (800b5f8 <HAL_RCC_ClockConfig+0x264>)
 800b50a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800b50e:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800b510:	4b39      	ldr	r3, [pc, #228]	; (800b5f8 <HAL_RCC_ClockConfig+0x264>)
 800b512:	689b      	ldr	r3, [r3, #8]
 800b514:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800b518:	687b      	ldr	r3, [r7, #4]
 800b51a:	689b      	ldr	r3, [r3, #8]
 800b51c:	4936      	ldr	r1, [pc, #216]	; (800b5f8 <HAL_RCC_ClockConfig+0x264>)
 800b51e:	4313      	orrs	r3, r2
 800b520:	608b      	str	r3, [r1, #8]
 800b522:	e008      	b.n	800b536 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 800b524:	697b      	ldr	r3, [r7, #20]
 800b526:	2b80      	cmp	r3, #128	; 0x80
 800b528:	d105      	bne.n	800b536 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 800b52a:	4b33      	ldr	r3, [pc, #204]	; (800b5f8 <HAL_RCC_ClockConfig+0x264>)
 800b52c:	689b      	ldr	r3, [r3, #8]
 800b52e:	4a32      	ldr	r2, [pc, #200]	; (800b5f8 <HAL_RCC_ClockConfig+0x264>)
 800b530:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800b534:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800b536:	4b2f      	ldr	r3, [pc, #188]	; (800b5f4 <HAL_RCC_ClockConfig+0x260>)
 800b538:	681b      	ldr	r3, [r3, #0]
 800b53a:	f003 030f 	and.w	r3, r3, #15
 800b53e:	683a      	ldr	r2, [r7, #0]
 800b540:	429a      	cmp	r2, r3
 800b542:	d21d      	bcs.n	800b580 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800b544:	4b2b      	ldr	r3, [pc, #172]	; (800b5f4 <HAL_RCC_ClockConfig+0x260>)
 800b546:	681b      	ldr	r3, [r3, #0]
 800b548:	f023 020f 	bic.w	r2, r3, #15
 800b54c:	4929      	ldr	r1, [pc, #164]	; (800b5f4 <HAL_RCC_ClockConfig+0x260>)
 800b54e:	683b      	ldr	r3, [r7, #0]
 800b550:	4313      	orrs	r3, r2
 800b552:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800b554:	f7fc fd4e 	bl	8007ff4 <HAL_GetTick>
 800b558:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800b55a:	e00a      	b.n	800b572 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800b55c:	f7fc fd4a 	bl	8007ff4 <HAL_GetTick>
 800b560:	4602      	mov	r2, r0
 800b562:	68fb      	ldr	r3, [r7, #12]
 800b564:	1ad3      	subs	r3, r2, r3
 800b566:	f241 3288 	movw	r2, #5000	; 0x1388
 800b56a:	4293      	cmp	r3, r2
 800b56c:	d901      	bls.n	800b572 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 800b56e:	2303      	movs	r3, #3
 800b570:	e03b      	b.n	800b5ea <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800b572:	4b20      	ldr	r3, [pc, #128]	; (800b5f4 <HAL_RCC_ClockConfig+0x260>)
 800b574:	681b      	ldr	r3, [r3, #0]
 800b576:	f003 030f 	and.w	r3, r3, #15
 800b57a:	683a      	ldr	r2, [r7, #0]
 800b57c:	429a      	cmp	r2, r3
 800b57e:	d1ed      	bne.n	800b55c <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800b580:	687b      	ldr	r3, [r7, #4]
 800b582:	681b      	ldr	r3, [r3, #0]
 800b584:	f003 0304 	and.w	r3, r3, #4
 800b588:	2b00      	cmp	r3, #0
 800b58a:	d008      	beq.n	800b59e <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800b58c:	4b1a      	ldr	r3, [pc, #104]	; (800b5f8 <HAL_RCC_ClockConfig+0x264>)
 800b58e:	689b      	ldr	r3, [r3, #8]
 800b590:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800b594:	687b      	ldr	r3, [r7, #4]
 800b596:	68db      	ldr	r3, [r3, #12]
 800b598:	4917      	ldr	r1, [pc, #92]	; (800b5f8 <HAL_RCC_ClockConfig+0x264>)
 800b59a:	4313      	orrs	r3, r2
 800b59c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800b59e:	687b      	ldr	r3, [r7, #4]
 800b5a0:	681b      	ldr	r3, [r3, #0]
 800b5a2:	f003 0308 	and.w	r3, r3, #8
 800b5a6:	2b00      	cmp	r3, #0
 800b5a8:	d009      	beq.n	800b5be <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800b5aa:	4b13      	ldr	r3, [pc, #76]	; (800b5f8 <HAL_RCC_ClockConfig+0x264>)
 800b5ac:	689b      	ldr	r3, [r3, #8]
 800b5ae:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800b5b2:	687b      	ldr	r3, [r7, #4]
 800b5b4:	691b      	ldr	r3, [r3, #16]
 800b5b6:	00db      	lsls	r3, r3, #3
 800b5b8:	490f      	ldr	r1, [pc, #60]	; (800b5f8 <HAL_RCC_ClockConfig+0x264>)
 800b5ba:	4313      	orrs	r3, r2
 800b5bc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800b5be:	f000 f825 	bl	800b60c <HAL_RCC_GetSysClockFreq>
 800b5c2:	4601      	mov	r1, r0
 800b5c4:	4b0c      	ldr	r3, [pc, #48]	; (800b5f8 <HAL_RCC_ClockConfig+0x264>)
 800b5c6:	689b      	ldr	r3, [r3, #8]
 800b5c8:	091b      	lsrs	r3, r3, #4
 800b5ca:	f003 030f 	and.w	r3, r3, #15
 800b5ce:	4a0c      	ldr	r2, [pc, #48]	; (800b600 <HAL_RCC_ClockConfig+0x26c>)
 800b5d0:	5cd3      	ldrb	r3, [r2, r3]
 800b5d2:	f003 031f 	and.w	r3, r3, #31
 800b5d6:	fa21 f303 	lsr.w	r3, r1, r3
 800b5da:	4a0a      	ldr	r2, [pc, #40]	; (800b604 <HAL_RCC_ClockConfig+0x270>)
 800b5dc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800b5de:	4b0a      	ldr	r3, [pc, #40]	; (800b608 <HAL_RCC_ClockConfig+0x274>)
 800b5e0:	681b      	ldr	r3, [r3, #0]
 800b5e2:	4618      	mov	r0, r3
 800b5e4:	f7fc fcba 	bl	8007f5c <HAL_InitTick>
 800b5e8:	4603      	mov	r3, r0
}
 800b5ea:	4618      	mov	r0, r3
 800b5ec:	3718      	adds	r7, #24
 800b5ee:	46bd      	mov	sp, r7
 800b5f0:	bd80      	pop	{r7, pc}
 800b5f2:	bf00      	nop
 800b5f4:	40022000 	.word	0x40022000
 800b5f8:	40021000 	.word	0x40021000
 800b5fc:	04c4b400 	.word	0x04c4b400
 800b600:	08013c6c 	.word	0x08013c6c
 800b604:	20000ca8 	.word	0x20000ca8
 800b608:	20000cac 	.word	0x20000cac

0800b60c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800b60c:	b480      	push	{r7}
 800b60e:	b087      	sub	sp, #28
 800b610:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800b612:	4b2c      	ldr	r3, [pc, #176]	; (800b6c4 <HAL_RCC_GetSysClockFreq+0xb8>)
 800b614:	689b      	ldr	r3, [r3, #8]
 800b616:	f003 030c 	and.w	r3, r3, #12
 800b61a:	2b04      	cmp	r3, #4
 800b61c:	d102      	bne.n	800b624 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800b61e:	4b2a      	ldr	r3, [pc, #168]	; (800b6c8 <HAL_RCC_GetSysClockFreq+0xbc>)
 800b620:	613b      	str	r3, [r7, #16]
 800b622:	e047      	b.n	800b6b4 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 800b624:	4b27      	ldr	r3, [pc, #156]	; (800b6c4 <HAL_RCC_GetSysClockFreq+0xb8>)
 800b626:	689b      	ldr	r3, [r3, #8]
 800b628:	f003 030c 	and.w	r3, r3, #12
 800b62c:	2b08      	cmp	r3, #8
 800b62e:	d102      	bne.n	800b636 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800b630:	4b26      	ldr	r3, [pc, #152]	; (800b6cc <HAL_RCC_GetSysClockFreq+0xc0>)
 800b632:	613b      	str	r3, [r7, #16]
 800b634:	e03e      	b.n	800b6b4 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 800b636:	4b23      	ldr	r3, [pc, #140]	; (800b6c4 <HAL_RCC_GetSysClockFreq+0xb8>)
 800b638:	689b      	ldr	r3, [r3, #8]
 800b63a:	f003 030c 	and.w	r3, r3, #12
 800b63e:	2b0c      	cmp	r3, #12
 800b640:	d136      	bne.n	800b6b0 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800b642:	4b20      	ldr	r3, [pc, #128]	; (800b6c4 <HAL_RCC_GetSysClockFreq+0xb8>)
 800b644:	68db      	ldr	r3, [r3, #12]
 800b646:	f003 0303 	and.w	r3, r3, #3
 800b64a:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800b64c:	4b1d      	ldr	r3, [pc, #116]	; (800b6c4 <HAL_RCC_GetSysClockFreq+0xb8>)
 800b64e:	68db      	ldr	r3, [r3, #12]
 800b650:	091b      	lsrs	r3, r3, #4
 800b652:	f003 030f 	and.w	r3, r3, #15
 800b656:	3301      	adds	r3, #1
 800b658:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800b65a:	68fb      	ldr	r3, [r7, #12]
 800b65c:	2b03      	cmp	r3, #3
 800b65e:	d10c      	bne.n	800b67a <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800b660:	4a1a      	ldr	r2, [pc, #104]	; (800b6cc <HAL_RCC_GetSysClockFreq+0xc0>)
 800b662:	68bb      	ldr	r3, [r7, #8]
 800b664:	fbb2 f3f3 	udiv	r3, r2, r3
 800b668:	4a16      	ldr	r2, [pc, #88]	; (800b6c4 <HAL_RCC_GetSysClockFreq+0xb8>)
 800b66a:	68d2      	ldr	r2, [r2, #12]
 800b66c:	0a12      	lsrs	r2, r2, #8
 800b66e:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800b672:	fb02 f303 	mul.w	r3, r2, r3
 800b676:	617b      	str	r3, [r7, #20]
      break;
 800b678:	e00c      	b.n	800b694 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800b67a:	4a13      	ldr	r2, [pc, #76]	; (800b6c8 <HAL_RCC_GetSysClockFreq+0xbc>)
 800b67c:	68bb      	ldr	r3, [r7, #8]
 800b67e:	fbb2 f3f3 	udiv	r3, r2, r3
 800b682:	4a10      	ldr	r2, [pc, #64]	; (800b6c4 <HAL_RCC_GetSysClockFreq+0xb8>)
 800b684:	68d2      	ldr	r2, [r2, #12]
 800b686:	0a12      	lsrs	r2, r2, #8
 800b688:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800b68c:	fb02 f303 	mul.w	r3, r2, r3
 800b690:	617b      	str	r3, [r7, #20]
      break;
 800b692:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800b694:	4b0b      	ldr	r3, [pc, #44]	; (800b6c4 <HAL_RCC_GetSysClockFreq+0xb8>)
 800b696:	68db      	ldr	r3, [r3, #12]
 800b698:	0e5b      	lsrs	r3, r3, #25
 800b69a:	f003 0303 	and.w	r3, r3, #3
 800b69e:	3301      	adds	r3, #1
 800b6a0:	005b      	lsls	r3, r3, #1
 800b6a2:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 800b6a4:	697a      	ldr	r2, [r7, #20]
 800b6a6:	687b      	ldr	r3, [r7, #4]
 800b6a8:	fbb2 f3f3 	udiv	r3, r2, r3
 800b6ac:	613b      	str	r3, [r7, #16]
 800b6ae:	e001      	b.n	800b6b4 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 800b6b0:	2300      	movs	r3, #0
 800b6b2:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 800b6b4:	693b      	ldr	r3, [r7, #16]
}
 800b6b6:	4618      	mov	r0, r3
 800b6b8:	371c      	adds	r7, #28
 800b6ba:	46bd      	mov	sp, r7
 800b6bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6c0:	4770      	bx	lr
 800b6c2:	bf00      	nop
 800b6c4:	40021000 	.word	0x40021000
 800b6c8:	00f42400 	.word	0x00f42400
 800b6cc:	007a1200 	.word	0x007a1200

0800b6d0 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800b6d0:	b480      	push	{r7}
 800b6d2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800b6d4:	4b03      	ldr	r3, [pc, #12]	; (800b6e4 <HAL_RCC_GetHCLKFreq+0x14>)
 800b6d6:	681b      	ldr	r3, [r3, #0]
}
 800b6d8:	4618      	mov	r0, r3
 800b6da:	46bd      	mov	sp, r7
 800b6dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6e0:	4770      	bx	lr
 800b6e2:	bf00      	nop
 800b6e4:	20000ca8 	.word	0x20000ca8

0800b6e8 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 800b6e8:	b480      	push	{r7}
 800b6ea:	b087      	sub	sp, #28
 800b6ec:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800b6ee:	4b1e      	ldr	r3, [pc, #120]	; (800b768 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800b6f0:	68db      	ldr	r3, [r3, #12]
 800b6f2:	f003 0303 	and.w	r3, r3, #3
 800b6f6:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800b6f8:	4b1b      	ldr	r3, [pc, #108]	; (800b768 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800b6fa:	68db      	ldr	r3, [r3, #12]
 800b6fc:	091b      	lsrs	r3, r3, #4
 800b6fe:	f003 030f 	and.w	r3, r3, #15
 800b702:	3301      	adds	r3, #1
 800b704:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 800b706:	693b      	ldr	r3, [r7, #16]
 800b708:	2b03      	cmp	r3, #3
 800b70a:	d10c      	bne.n	800b726 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800b70c:	4a17      	ldr	r2, [pc, #92]	; (800b76c <RCC_GetSysClockFreqFromPLLSource+0x84>)
 800b70e:	68fb      	ldr	r3, [r7, #12]
 800b710:	fbb2 f3f3 	udiv	r3, r2, r3
 800b714:	4a14      	ldr	r2, [pc, #80]	; (800b768 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800b716:	68d2      	ldr	r2, [r2, #12]
 800b718:	0a12      	lsrs	r2, r2, #8
 800b71a:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800b71e:	fb02 f303 	mul.w	r3, r2, r3
 800b722:	617b      	str	r3, [r7, #20]
    break;
 800b724:	e00c      	b.n	800b740 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800b726:	4a12      	ldr	r2, [pc, #72]	; (800b770 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 800b728:	68fb      	ldr	r3, [r7, #12]
 800b72a:	fbb2 f3f3 	udiv	r3, r2, r3
 800b72e:	4a0e      	ldr	r2, [pc, #56]	; (800b768 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800b730:	68d2      	ldr	r2, [r2, #12]
 800b732:	0a12      	lsrs	r2, r2, #8
 800b734:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800b738:	fb02 f303 	mul.w	r3, r2, r3
 800b73c:	617b      	str	r3, [r7, #20]
    break;
 800b73e:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800b740:	4b09      	ldr	r3, [pc, #36]	; (800b768 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800b742:	68db      	ldr	r3, [r3, #12]
 800b744:	0e5b      	lsrs	r3, r3, #25
 800b746:	f003 0303 	and.w	r3, r3, #3
 800b74a:	3301      	adds	r3, #1
 800b74c:	005b      	lsls	r3, r3, #1
 800b74e:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 800b750:	697a      	ldr	r2, [r7, #20]
 800b752:	68bb      	ldr	r3, [r7, #8]
 800b754:	fbb2 f3f3 	udiv	r3, r2, r3
 800b758:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 800b75a:	687b      	ldr	r3, [r7, #4]
}
 800b75c:	4618      	mov	r0, r3
 800b75e:	371c      	adds	r7, #28
 800b760:	46bd      	mov	sp, r7
 800b762:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b766:	4770      	bx	lr
 800b768:	40021000 	.word	0x40021000
 800b76c:	007a1200 	.word	0x007a1200
 800b770:	00f42400 	.word	0x00f42400

0800b774 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800b774:	b580      	push	{r7, lr}
 800b776:	b086      	sub	sp, #24
 800b778:	af00      	add	r7, sp, #0
 800b77a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800b77c:	2300      	movs	r3, #0
 800b77e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800b780:	2300      	movs	r3, #0
 800b782:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800b784:	687b      	ldr	r3, [r7, #4]
 800b786:	681b      	ldr	r3, [r3, #0]
 800b788:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800b78c:	2b00      	cmp	r3, #0
 800b78e:	f000 8098 	beq.w	800b8c2 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800b792:	2300      	movs	r3, #0
 800b794:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800b796:	4b43      	ldr	r3, [pc, #268]	; (800b8a4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800b798:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b79a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800b79e:	2b00      	cmp	r3, #0
 800b7a0:	d10d      	bne.n	800b7be <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800b7a2:	4b40      	ldr	r3, [pc, #256]	; (800b8a4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800b7a4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b7a6:	4a3f      	ldr	r2, [pc, #252]	; (800b8a4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800b7a8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800b7ac:	6593      	str	r3, [r2, #88]	; 0x58
 800b7ae:	4b3d      	ldr	r3, [pc, #244]	; (800b8a4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800b7b0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b7b2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800b7b6:	60bb      	str	r3, [r7, #8]
 800b7b8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800b7ba:	2301      	movs	r3, #1
 800b7bc:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800b7be:	4b3a      	ldr	r3, [pc, #232]	; (800b8a8 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800b7c0:	681b      	ldr	r3, [r3, #0]
 800b7c2:	4a39      	ldr	r2, [pc, #228]	; (800b8a8 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800b7c4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800b7c8:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800b7ca:	f7fc fc13 	bl	8007ff4 <HAL_GetTick>
 800b7ce:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800b7d0:	e009      	b.n	800b7e6 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800b7d2:	f7fc fc0f 	bl	8007ff4 <HAL_GetTick>
 800b7d6:	4602      	mov	r2, r0
 800b7d8:	68fb      	ldr	r3, [r7, #12]
 800b7da:	1ad3      	subs	r3, r2, r3
 800b7dc:	2b02      	cmp	r3, #2
 800b7de:	d902      	bls.n	800b7e6 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 800b7e0:	2303      	movs	r3, #3
 800b7e2:	74fb      	strb	r3, [r7, #19]
        break;
 800b7e4:	e005      	b.n	800b7f2 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800b7e6:	4b30      	ldr	r3, [pc, #192]	; (800b8a8 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800b7e8:	681b      	ldr	r3, [r3, #0]
 800b7ea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b7ee:	2b00      	cmp	r3, #0
 800b7f0:	d0ef      	beq.n	800b7d2 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 800b7f2:	7cfb      	ldrb	r3, [r7, #19]
 800b7f4:	2b00      	cmp	r3, #0
 800b7f6:	d159      	bne.n	800b8ac <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800b7f8:	4b2a      	ldr	r3, [pc, #168]	; (800b8a4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800b7fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b7fe:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800b802:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800b804:	697b      	ldr	r3, [r7, #20]
 800b806:	2b00      	cmp	r3, #0
 800b808:	d01e      	beq.n	800b848 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800b80a:	687b      	ldr	r3, [r7, #4]
 800b80c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b80e:	697a      	ldr	r2, [r7, #20]
 800b810:	429a      	cmp	r2, r3
 800b812:	d019      	beq.n	800b848 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800b814:	4b23      	ldr	r3, [pc, #140]	; (800b8a4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800b816:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b81a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800b81e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800b820:	4b20      	ldr	r3, [pc, #128]	; (800b8a4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800b822:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b826:	4a1f      	ldr	r2, [pc, #124]	; (800b8a4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800b828:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800b82c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800b830:	4b1c      	ldr	r3, [pc, #112]	; (800b8a4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800b832:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b836:	4a1b      	ldr	r2, [pc, #108]	; (800b8a4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800b838:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800b83c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800b840:	4a18      	ldr	r2, [pc, #96]	; (800b8a4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800b842:	697b      	ldr	r3, [r7, #20]
 800b844:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800b848:	697b      	ldr	r3, [r7, #20]
 800b84a:	f003 0301 	and.w	r3, r3, #1
 800b84e:	2b00      	cmp	r3, #0
 800b850:	d016      	beq.n	800b880 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b852:	f7fc fbcf 	bl	8007ff4 <HAL_GetTick>
 800b856:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800b858:	e00b      	b.n	800b872 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800b85a:	f7fc fbcb 	bl	8007ff4 <HAL_GetTick>
 800b85e:	4602      	mov	r2, r0
 800b860:	68fb      	ldr	r3, [r7, #12]
 800b862:	1ad3      	subs	r3, r2, r3
 800b864:	f241 3288 	movw	r2, #5000	; 0x1388
 800b868:	4293      	cmp	r3, r2
 800b86a:	d902      	bls.n	800b872 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 800b86c:	2303      	movs	r3, #3
 800b86e:	74fb      	strb	r3, [r7, #19]
            break;
 800b870:	e006      	b.n	800b880 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800b872:	4b0c      	ldr	r3, [pc, #48]	; (800b8a4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800b874:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b878:	f003 0302 	and.w	r3, r3, #2
 800b87c:	2b00      	cmp	r3, #0
 800b87e:	d0ec      	beq.n	800b85a <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 800b880:	7cfb      	ldrb	r3, [r7, #19]
 800b882:	2b00      	cmp	r3, #0
 800b884:	d10b      	bne.n	800b89e <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800b886:	4b07      	ldr	r3, [pc, #28]	; (800b8a4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800b888:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b88c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800b890:	687b      	ldr	r3, [r7, #4]
 800b892:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b894:	4903      	ldr	r1, [pc, #12]	; (800b8a4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800b896:	4313      	orrs	r3, r2
 800b898:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 800b89c:	e008      	b.n	800b8b0 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800b89e:	7cfb      	ldrb	r3, [r7, #19]
 800b8a0:	74bb      	strb	r3, [r7, #18]
 800b8a2:	e005      	b.n	800b8b0 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 800b8a4:	40021000 	.word	0x40021000
 800b8a8:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b8ac:	7cfb      	ldrb	r3, [r7, #19]
 800b8ae:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800b8b0:	7c7b      	ldrb	r3, [r7, #17]
 800b8b2:	2b01      	cmp	r3, #1
 800b8b4:	d105      	bne.n	800b8c2 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800b8b6:	4baf      	ldr	r3, [pc, #700]	; (800bb74 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800b8b8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b8ba:	4aae      	ldr	r2, [pc, #696]	; (800bb74 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800b8bc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800b8c0:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800b8c2:	687b      	ldr	r3, [r7, #4]
 800b8c4:	681b      	ldr	r3, [r3, #0]
 800b8c6:	f003 0301 	and.w	r3, r3, #1
 800b8ca:	2b00      	cmp	r3, #0
 800b8cc:	d00a      	beq.n	800b8e4 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800b8ce:	4ba9      	ldr	r3, [pc, #676]	; (800bb74 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800b8d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b8d4:	f023 0203 	bic.w	r2, r3, #3
 800b8d8:	687b      	ldr	r3, [r7, #4]
 800b8da:	685b      	ldr	r3, [r3, #4]
 800b8dc:	49a5      	ldr	r1, [pc, #660]	; (800bb74 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800b8de:	4313      	orrs	r3, r2
 800b8e0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800b8e4:	687b      	ldr	r3, [r7, #4]
 800b8e6:	681b      	ldr	r3, [r3, #0]
 800b8e8:	f003 0302 	and.w	r3, r3, #2
 800b8ec:	2b00      	cmp	r3, #0
 800b8ee:	d00a      	beq.n	800b906 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800b8f0:	4ba0      	ldr	r3, [pc, #640]	; (800bb74 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800b8f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b8f6:	f023 020c 	bic.w	r2, r3, #12
 800b8fa:	687b      	ldr	r3, [r7, #4]
 800b8fc:	689b      	ldr	r3, [r3, #8]
 800b8fe:	499d      	ldr	r1, [pc, #628]	; (800bb74 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800b900:	4313      	orrs	r3, r2
 800b902:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800b906:	687b      	ldr	r3, [r7, #4]
 800b908:	681b      	ldr	r3, [r3, #0]
 800b90a:	f003 0304 	and.w	r3, r3, #4
 800b90e:	2b00      	cmp	r3, #0
 800b910:	d00a      	beq.n	800b928 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800b912:	4b98      	ldr	r3, [pc, #608]	; (800bb74 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800b914:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b918:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 800b91c:	687b      	ldr	r3, [r7, #4]
 800b91e:	68db      	ldr	r3, [r3, #12]
 800b920:	4994      	ldr	r1, [pc, #592]	; (800bb74 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800b922:	4313      	orrs	r3, r2
 800b924:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800b928:	687b      	ldr	r3, [r7, #4]
 800b92a:	681b      	ldr	r3, [r3, #0]
 800b92c:	f003 0308 	and.w	r3, r3, #8
 800b930:	2b00      	cmp	r3, #0
 800b932:	d00a      	beq.n	800b94a <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800b934:	4b8f      	ldr	r3, [pc, #572]	; (800bb74 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800b936:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b93a:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800b93e:	687b      	ldr	r3, [r7, #4]
 800b940:	691b      	ldr	r3, [r3, #16]
 800b942:	498c      	ldr	r1, [pc, #560]	; (800bb74 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800b944:	4313      	orrs	r3, r2
 800b946:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800b94a:	687b      	ldr	r3, [r7, #4]
 800b94c:	681b      	ldr	r3, [r3, #0]
 800b94e:	f003 0310 	and.w	r3, r3, #16
 800b952:	2b00      	cmp	r3, #0
 800b954:	d00a      	beq.n	800b96c <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800b956:	4b87      	ldr	r3, [pc, #540]	; (800bb74 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800b958:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b95c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800b960:	687b      	ldr	r3, [r7, #4]
 800b962:	695b      	ldr	r3, [r3, #20]
 800b964:	4983      	ldr	r1, [pc, #524]	; (800bb74 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800b966:	4313      	orrs	r3, r2
 800b968:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800b96c:	687b      	ldr	r3, [r7, #4]
 800b96e:	681b      	ldr	r3, [r3, #0]
 800b970:	f003 0320 	and.w	r3, r3, #32
 800b974:	2b00      	cmp	r3, #0
 800b976:	d00a      	beq.n	800b98e <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800b978:	4b7e      	ldr	r3, [pc, #504]	; (800bb74 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800b97a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b97e:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800b982:	687b      	ldr	r3, [r7, #4]
 800b984:	699b      	ldr	r3, [r3, #24]
 800b986:	497b      	ldr	r1, [pc, #492]	; (800bb74 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800b988:	4313      	orrs	r3, r2
 800b98a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800b98e:	687b      	ldr	r3, [r7, #4]
 800b990:	681b      	ldr	r3, [r3, #0]
 800b992:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b996:	2b00      	cmp	r3, #0
 800b998:	d00a      	beq.n	800b9b0 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800b99a:	4b76      	ldr	r3, [pc, #472]	; (800bb74 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800b99c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b9a0:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800b9a4:	687b      	ldr	r3, [r7, #4]
 800b9a6:	69db      	ldr	r3, [r3, #28]
 800b9a8:	4972      	ldr	r1, [pc, #456]	; (800bb74 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800b9aa:	4313      	orrs	r3, r2
 800b9ac:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800b9b0:	687b      	ldr	r3, [r7, #4]
 800b9b2:	681b      	ldr	r3, [r3, #0]
 800b9b4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b9b8:	2b00      	cmp	r3, #0
 800b9ba:	d00a      	beq.n	800b9d2 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800b9bc:	4b6d      	ldr	r3, [pc, #436]	; (800bb74 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800b9be:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b9c2:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800b9c6:	687b      	ldr	r3, [r7, #4]
 800b9c8:	6a1b      	ldr	r3, [r3, #32]
 800b9ca:	496a      	ldr	r1, [pc, #424]	; (800bb74 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800b9cc:	4313      	orrs	r3, r2
 800b9ce:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800b9d2:	687b      	ldr	r3, [r7, #4]
 800b9d4:	681b      	ldr	r3, [r3, #0]
 800b9d6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b9da:	2b00      	cmp	r3, #0
 800b9dc:	d00a      	beq.n	800b9f4 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800b9de:	4b65      	ldr	r3, [pc, #404]	; (800bb74 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800b9e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b9e4:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800b9e8:	687b      	ldr	r3, [r7, #4]
 800b9ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b9ec:	4961      	ldr	r1, [pc, #388]	; (800bb74 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800b9ee:	4313      	orrs	r3, r2
 800b9f0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C4)  

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800b9f4:	687b      	ldr	r3, [r7, #4]
 800b9f6:	681b      	ldr	r3, [r3, #0]
 800b9f8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800b9fc:	2b00      	cmp	r3, #0
 800b9fe:	d00a      	beq.n	800ba16 <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800ba00:	4b5c      	ldr	r3, [pc, #368]	; (800bb74 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800ba02:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800ba06:	f023 0203 	bic.w	r2, r3, #3
 800ba0a:	687b      	ldr	r3, [r7, #4]
 800ba0c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ba0e:	4959      	ldr	r1, [pc, #356]	; (800bb74 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800ba10:	4313      	orrs	r3, r2
 800ba12:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800ba16:	687b      	ldr	r3, [r7, #4]
 800ba18:	681b      	ldr	r3, [r3, #0]
 800ba1a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800ba1e:	2b00      	cmp	r3, #0
 800ba20:	d00a      	beq.n	800ba38 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800ba22:	4b54      	ldr	r3, [pc, #336]	; (800bb74 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800ba24:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800ba28:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 800ba2c:	687b      	ldr	r3, [r7, #4]
 800ba2e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ba30:	4950      	ldr	r1, [pc, #320]	; (800bb74 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800ba32:	4313      	orrs	r3, r2
 800ba34:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800ba38:	687b      	ldr	r3, [r7, #4]
 800ba3a:	681b      	ldr	r3, [r3, #0]
 800ba3c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800ba40:	2b00      	cmp	r3, #0
 800ba42:	d015      	beq.n	800ba70 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800ba44:	4b4b      	ldr	r3, [pc, #300]	; (800bb74 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800ba46:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800ba4a:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800ba4e:	687b      	ldr	r3, [r7, #4]
 800ba50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ba52:	4948      	ldr	r1, [pc, #288]	; (800bb74 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800ba54:	4313      	orrs	r3, r2
 800ba56:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 800ba5a:	687b      	ldr	r3, [r7, #4]
 800ba5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ba5e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800ba62:	d105      	bne.n	800ba70 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800ba64:	4b43      	ldr	r3, [pc, #268]	; (800bb74 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800ba66:	68db      	ldr	r3, [r3, #12]
 800ba68:	4a42      	ldr	r2, [pc, #264]	; (800bb74 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800ba6a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800ba6e:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 800ba70:	687b      	ldr	r3, [r7, #4]
 800ba72:	681b      	ldr	r3, [r3, #0]
 800ba74:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800ba78:	2b00      	cmp	r3, #0
 800ba7a:	d015      	beq.n	800baa8 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800ba7c:	4b3d      	ldr	r3, [pc, #244]	; (800bb74 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800ba7e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800ba82:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800ba86:	687b      	ldr	r3, [r7, #4]
 800ba88:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ba8a:	493a      	ldr	r1, [pc, #232]	; (800bb74 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800ba8c:	4313      	orrs	r3, r2
 800ba8e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 800ba92:	687b      	ldr	r3, [r7, #4]
 800ba94:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ba96:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800ba9a:	d105      	bne.n	800baa8 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800ba9c:	4b35      	ldr	r3, [pc, #212]	; (800bb74 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800ba9e:	68db      	ldr	r3, [r3, #12]
 800baa0:	4a34      	ldr	r2, [pc, #208]	; (800bb74 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800baa2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800baa6:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800baa8:	687b      	ldr	r3, [r7, #4]
 800baaa:	681b      	ldr	r3, [r3, #0]
 800baac:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800bab0:	2b00      	cmp	r3, #0
 800bab2:	d015      	beq.n	800bae0 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800bab4:	4b2f      	ldr	r3, [pc, #188]	; (800bb74 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800bab6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800baba:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 800babe:	687b      	ldr	r3, [r7, #4]
 800bac0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bac2:	492c      	ldr	r1, [pc, #176]	; (800bb74 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800bac4:	4313      	orrs	r3, r2
 800bac6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 800baca:	687b      	ldr	r3, [r7, #4]
 800bacc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bace:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800bad2:	d105      	bne.n	800bae0 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800bad4:	4b27      	ldr	r3, [pc, #156]	; (800bb74 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800bad6:	68db      	ldr	r3, [r3, #12]
 800bad8:	4a26      	ldr	r2, [pc, #152]	; (800bb74 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800bada:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800bade:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800bae0:	687b      	ldr	r3, [r7, #4]
 800bae2:	681b      	ldr	r3, [r3, #0]
 800bae4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800bae8:	2b00      	cmp	r3, #0
 800baea:	d015      	beq.n	800bb18 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800baec:	4b21      	ldr	r3, [pc, #132]	; (800bb74 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800baee:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800baf2:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800baf6:	687b      	ldr	r3, [r7, #4]
 800baf8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800bafa:	491e      	ldr	r1, [pc, #120]	; (800bb74 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800bafc:	4313      	orrs	r3, r2
 800bafe:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800bb02:	687b      	ldr	r3, [r7, #4]
 800bb04:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800bb06:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800bb0a:	d105      	bne.n	800bb18 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800bb0c:	4b19      	ldr	r3, [pc, #100]	; (800bb74 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800bb0e:	68db      	ldr	r3, [r3, #12]
 800bb10:	4a18      	ldr	r2, [pc, #96]	; (800bb74 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800bb12:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800bb16:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800bb18:	687b      	ldr	r3, [r7, #4]
 800bb1a:	681b      	ldr	r3, [r3, #0]
 800bb1c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800bb20:	2b00      	cmp	r3, #0
 800bb22:	d015      	beq.n	800bb50 <HAL_RCCEx_PeriphCLKConfig+0x3dc>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800bb24:	4b13      	ldr	r3, [pc, #76]	; (800bb74 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800bb26:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800bb2a:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800bb2e:	687b      	ldr	r3, [r7, #4]
 800bb30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bb32:	4910      	ldr	r1, [pc, #64]	; (800bb74 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800bb34:	4313      	orrs	r3, r2
 800bb36:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800bb3a:	687b      	ldr	r3, [r7, #4]
 800bb3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bb3e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800bb42:	d105      	bne.n	800bb50 <HAL_RCCEx_PeriphCLKConfig+0x3dc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800bb44:	4b0b      	ldr	r3, [pc, #44]	; (800bb74 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800bb46:	68db      	ldr	r3, [r3, #12]
 800bb48:	4a0a      	ldr	r2, [pc, #40]	; (800bb74 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800bb4a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800bb4e:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 800bb50:	687b      	ldr	r3, [r7, #4]
 800bb52:	681b      	ldr	r3, [r3, #0]
 800bb54:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800bb58:	2b00      	cmp	r3, #0
 800bb5a:	d018      	beq.n	800bb8e <HAL_RCCEx_PeriphCLKConfig+0x41a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 800bb5c:	4b05      	ldr	r3, [pc, #20]	; (800bb74 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800bb5e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800bb62:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800bb66:	687b      	ldr	r3, [r7, #4]
 800bb68:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800bb6a:	4902      	ldr	r1, [pc, #8]	; (800bb74 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800bb6c:	4313      	orrs	r3, r2
 800bb6e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 800bb72:	e001      	b.n	800bb78 <HAL_RCCEx_PeriphCLKConfig+0x404>
 800bb74:	40021000 	.word	0x40021000
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 800bb78:	687b      	ldr	r3, [r7, #4]
 800bb7a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800bb7c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800bb80:	d105      	bne.n	800bb8e <HAL_RCCEx_PeriphCLKConfig+0x41a>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800bb82:	4b21      	ldr	r3, [pc, #132]	; (800bc08 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 800bb84:	68db      	ldr	r3, [r3, #12]
 800bb86:	4a20      	ldr	r2, [pc, #128]	; (800bc08 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 800bb88:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800bb8c:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 800bb8e:	687b      	ldr	r3, [r7, #4]
 800bb90:	681b      	ldr	r3, [r3, #0]
 800bb92:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800bb96:	2b00      	cmp	r3, #0
 800bb98:	d015      	beq.n	800bbc6 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 800bb9a:	4b1b      	ldr	r3, [pc, #108]	; (800bc08 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 800bb9c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800bba0:	f023 4240 	bic.w	r2, r3, #3221225472	; 0xc0000000
 800bba4:	687b      	ldr	r3, [r7, #4]
 800bba6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800bba8:	4917      	ldr	r1, [pc, #92]	; (800bc08 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 800bbaa:	4313      	orrs	r3, r2
 800bbac:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 800bbb0:	687b      	ldr	r3, [r7, #4]
 800bbb2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800bbb4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800bbb8:	d105      	bne.n	800bbc6 <HAL_RCCEx_PeriphCLKConfig+0x452>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800bbba:	4b13      	ldr	r3, [pc, #76]	; (800bc08 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 800bbbc:	68db      	ldr	r3, [r3, #12]
 800bbbe:	4a12      	ldr	r2, [pc, #72]	; (800bc08 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 800bbc0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800bbc4:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 800bbc6:	687b      	ldr	r3, [r7, #4]
 800bbc8:	681b      	ldr	r3, [r3, #0]
 800bbca:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800bbce:	2b00      	cmp	r3, #0
 800bbd0:	d015      	beq.n	800bbfe <HAL_RCCEx_PeriphCLKConfig+0x48a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 800bbd2:	4b0d      	ldr	r3, [pc, #52]	; (800bc08 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 800bbd4:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800bbd8:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800bbdc:	687b      	ldr	r3, [r7, #4]
 800bbde:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800bbe0:	4909      	ldr	r1, [pc, #36]	; (800bc08 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 800bbe2:	4313      	orrs	r3, r2
 800bbe4:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 800bbe8:	687b      	ldr	r3, [r7, #4]
 800bbea:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800bbec:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800bbf0:	d105      	bne.n	800bbfe <HAL_RCCEx_PeriphCLKConfig+0x48a>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800bbf2:	4b05      	ldr	r3, [pc, #20]	; (800bc08 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 800bbf4:	68db      	ldr	r3, [r3, #12]
 800bbf6:	4a04      	ldr	r2, [pc, #16]	; (800bc08 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 800bbf8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800bbfc:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 800bbfe:	7cbb      	ldrb	r3, [r7, #18]
}
 800bc00:	4618      	mov	r0, r3
 800bc02:	3718      	adds	r7, #24
 800bc04:	46bd      	mov	sp, r7
 800bc06:	bd80      	pop	{r7, pc}
 800bc08:	40021000 	.word	0x40021000

0800bc0c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800bc0c:	b580      	push	{r7, lr}
 800bc0e:	b084      	sub	sp, #16
 800bc10:	af00      	add	r7, sp, #0
 800bc12:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800bc14:	687b      	ldr	r3, [r7, #4]
 800bc16:	2b00      	cmp	r3, #0
 800bc18:	d101      	bne.n	800bc1e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800bc1a:	2301      	movs	r3, #1
 800bc1c:	e084      	b.n	800bd28 <HAL_SPI_Init+0x11c>
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800bc1e:	687b      	ldr	r3, [r7, #4]
 800bc20:	2200      	movs	r2, #0
 800bc22:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800bc24:	687b      	ldr	r3, [r7, #4]
 800bc26:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800bc2a:	b2db      	uxtb	r3, r3
 800bc2c:	2b00      	cmp	r3, #0
 800bc2e:	d106      	bne.n	800bc3e <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800bc30:	687b      	ldr	r3, [r7, #4]
 800bc32:	2200      	movs	r2, #0
 800bc34:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800bc38:	6878      	ldr	r0, [r7, #4]
 800bc3a:	f7fb fc19 	bl	8007470 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800bc3e:	687b      	ldr	r3, [r7, #4]
 800bc40:	2202      	movs	r2, #2
 800bc42:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800bc46:	687b      	ldr	r3, [r7, #4]
 800bc48:	681b      	ldr	r3, [r3, #0]
 800bc4a:	681a      	ldr	r2, [r3, #0]
 800bc4c:	687b      	ldr	r3, [r7, #4]
 800bc4e:	681b      	ldr	r3, [r3, #0]
 800bc50:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800bc54:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800bc56:	687b      	ldr	r3, [r7, #4]
 800bc58:	68db      	ldr	r3, [r3, #12]
 800bc5a:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800bc5e:	d902      	bls.n	800bc66 <HAL_SPI_Init+0x5a>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800bc60:	2300      	movs	r3, #0
 800bc62:	60fb      	str	r3, [r7, #12]
 800bc64:	e002      	b.n	800bc6c <HAL_SPI_Init+0x60>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800bc66:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800bc6a:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800bc6c:	687b      	ldr	r3, [r7, #4]
 800bc6e:	68db      	ldr	r3, [r3, #12]
 800bc70:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 800bc74:	d007      	beq.n	800bc86 <HAL_SPI_Init+0x7a>
 800bc76:	687b      	ldr	r3, [r7, #4]
 800bc78:	68db      	ldr	r3, [r3, #12]
 800bc7a:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800bc7e:	d002      	beq.n	800bc86 <HAL_SPI_Init+0x7a>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800bc80:	687b      	ldr	r3, [r7, #4]
 800bc82:	2200      	movs	r2, #0
 800bc84:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Align the CRC Length on the data size */
  if (hspi->Init.CRCLength == SPI_CRC_LENGTH_DATASIZE)
 800bc86:	687b      	ldr	r3, [r7, #4]
 800bc88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bc8a:	2b00      	cmp	r3, #0
 800bc8c:	d10b      	bne.n	800bca6 <HAL_SPI_Init+0x9a>
  {
    /* CRC Length aligned on the data size : value set by default */
    if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800bc8e:	687b      	ldr	r3, [r7, #4]
 800bc90:	68db      	ldr	r3, [r3, #12]
 800bc92:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800bc96:	d903      	bls.n	800bca0 <HAL_SPI_Init+0x94>
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_16BIT;
 800bc98:	687b      	ldr	r3, [r7, #4]
 800bc9a:	2202      	movs	r2, #2
 800bc9c:	631a      	str	r2, [r3, #48]	; 0x30
 800bc9e:	e002      	b.n	800bca6 <HAL_SPI_Init+0x9a>
    }
    else
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_8BIT;
 800bca0:	687b      	ldr	r3, [r7, #4]
 800bca2:	2201      	movs	r2, #1
 800bca4:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction |
 800bca6:	687b      	ldr	r3, [r7, #4]
 800bca8:	685a      	ldr	r2, [r3, #4]
 800bcaa:	687b      	ldr	r3, [r7, #4]
 800bcac:	689b      	ldr	r3, [r3, #8]
 800bcae:	431a      	orrs	r2, r3
 800bcb0:	687b      	ldr	r3, [r7, #4]
 800bcb2:	691b      	ldr	r3, [r3, #16]
 800bcb4:	431a      	orrs	r2, r3
 800bcb6:	687b      	ldr	r3, [r7, #4]
 800bcb8:	695b      	ldr	r3, [r3, #20]
 800bcba:	431a      	orrs	r2, r3
 800bcbc:	687b      	ldr	r3, [r7, #4]
 800bcbe:	699b      	ldr	r3, [r3, #24]
 800bcc0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800bcc4:	431a      	orrs	r2, r3
 800bcc6:	687b      	ldr	r3, [r7, #4]
 800bcc8:	69db      	ldr	r3, [r3, #28]
 800bcca:	431a      	orrs	r2, r3
 800bccc:	687b      	ldr	r3, [r7, #4]
 800bcce:	6a1b      	ldr	r3, [r3, #32]
 800bcd0:	ea42 0103 	orr.w	r1, r2, r3
 800bcd4:	687b      	ldr	r3, [r7, #4]
 800bcd6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800bcd8:	687b      	ldr	r3, [r7, #4]
 800bcda:	681b      	ldr	r3, [r3, #0]
 800bcdc:	430a      	orrs	r2, r1
 800bcde:	601a      	str	r2, [r3, #0]
    hspi->Instance->CR1 |= SPI_CR1_CRCL;
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode |
 800bce0:	687b      	ldr	r3, [r7, #4]
 800bce2:	699b      	ldr	r3, [r3, #24]
 800bce4:	0c1b      	lsrs	r3, r3, #16
 800bce6:	f003 0204 	and.w	r2, r3, #4
 800bcea:	687b      	ldr	r3, [r7, #4]
 800bcec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bcee:	431a      	orrs	r2, r3
 800bcf0:	687b      	ldr	r3, [r7, #4]
 800bcf2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800bcf4:	431a      	orrs	r2, r3
 800bcf6:	687b      	ldr	r3, [r7, #4]
 800bcf8:	68db      	ldr	r3, [r3, #12]
 800bcfa:	ea42 0103 	orr.w	r1, r2, r3
 800bcfe:	687b      	ldr	r3, [r7, #4]
 800bd00:	681b      	ldr	r3, [r3, #0]
 800bd02:	68fa      	ldr	r2, [r7, #12]
 800bd04:	430a      	orrs	r2, r1
 800bd06:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800bd08:	687b      	ldr	r3, [r7, #4]
 800bd0a:	681b      	ldr	r3, [r3, #0]
 800bd0c:	69da      	ldr	r2, [r3, #28]
 800bd0e:	687b      	ldr	r3, [r7, #4]
 800bd10:	681b      	ldr	r3, [r3, #0]
 800bd12:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800bd16:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800bd18:	687b      	ldr	r3, [r7, #4]
 800bd1a:	2200      	movs	r2, #0
 800bd1c:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800bd1e:	687b      	ldr	r3, [r7, #4]
 800bd20:	2201      	movs	r2, #1
 800bd22:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 800bd26:	2300      	movs	r3, #0
}
 800bd28:	4618      	mov	r0, r3
 800bd2a:	3710      	adds	r7, #16
 800bd2c:	46bd      	mov	sp, r7
 800bd2e:	bd80      	pop	{r7, pc}

0800bd30 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800bd30:	b580      	push	{r7, lr}
 800bd32:	b082      	sub	sp, #8
 800bd34:	af00      	add	r7, sp, #0
 800bd36:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800bd38:	687b      	ldr	r3, [r7, #4]
 800bd3a:	2b00      	cmp	r3, #0
 800bd3c:	d101      	bne.n	800bd42 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800bd3e:	2301      	movs	r3, #1
 800bd40:	e049      	b.n	800bdd6 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800bd42:	687b      	ldr	r3, [r7, #4]
 800bd44:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800bd48:	b2db      	uxtb	r3, r3
 800bd4a:	2b00      	cmp	r3, #0
 800bd4c:	d106      	bne.n	800bd5c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800bd4e:	687b      	ldr	r3, [r7, #4]
 800bd50:	2200      	movs	r2, #0
 800bd52:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800bd56:	6878      	ldr	r0, [r7, #4]
 800bd58:	f7fc f802 	bl	8007d60 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800bd5c:	687b      	ldr	r3, [r7, #4]
 800bd5e:	2202      	movs	r2, #2
 800bd60:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800bd64:	687b      	ldr	r3, [r7, #4]
 800bd66:	681a      	ldr	r2, [r3, #0]
 800bd68:	687b      	ldr	r3, [r7, #4]
 800bd6a:	3304      	adds	r3, #4
 800bd6c:	4619      	mov	r1, r3
 800bd6e:	4610      	mov	r0, r2
 800bd70:	f000 fe5c 	bl	800ca2c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800bd74:	687b      	ldr	r3, [r7, #4]
 800bd76:	2201      	movs	r2, #1
 800bd78:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800bd7c:	687b      	ldr	r3, [r7, #4]
 800bd7e:	2201      	movs	r2, #1
 800bd80:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800bd84:	687b      	ldr	r3, [r7, #4]
 800bd86:	2201      	movs	r2, #1
 800bd88:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800bd8c:	687b      	ldr	r3, [r7, #4]
 800bd8e:	2201      	movs	r2, #1
 800bd90:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800bd94:	687b      	ldr	r3, [r7, #4]
 800bd96:	2201      	movs	r2, #1
 800bd98:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800bd9c:	687b      	ldr	r3, [r7, #4]
 800bd9e:	2201      	movs	r2, #1
 800bda0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800bda4:	687b      	ldr	r3, [r7, #4]
 800bda6:	2201      	movs	r2, #1
 800bda8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800bdac:	687b      	ldr	r3, [r7, #4]
 800bdae:	2201      	movs	r2, #1
 800bdb0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800bdb4:	687b      	ldr	r3, [r7, #4]
 800bdb6:	2201      	movs	r2, #1
 800bdb8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800bdbc:	687b      	ldr	r3, [r7, #4]
 800bdbe:	2201      	movs	r2, #1
 800bdc0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800bdc4:	687b      	ldr	r3, [r7, #4]
 800bdc6:	2201      	movs	r2, #1
 800bdc8:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800bdcc:	687b      	ldr	r3, [r7, #4]
 800bdce:	2201      	movs	r2, #1
 800bdd0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800bdd4:	2300      	movs	r3, #0
}
 800bdd6:	4618      	mov	r0, r3
 800bdd8:	3708      	adds	r7, #8
 800bdda:	46bd      	mov	sp, r7
 800bddc:	bd80      	pop	{r7, pc}
	...

0800bde0 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800bde0:	b480      	push	{r7}
 800bde2:	b085      	sub	sp, #20
 800bde4:	af00      	add	r7, sp, #0
 800bde6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800bde8:	687b      	ldr	r3, [r7, #4]
 800bdea:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800bdee:	b2db      	uxtb	r3, r3
 800bdf0:	2b01      	cmp	r3, #1
 800bdf2:	d001      	beq.n	800bdf8 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 800bdf4:	2301      	movs	r3, #1
 800bdf6:	e019      	b.n	800be2c <HAL_TIM_Base_Start+0x4c>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800bdf8:	687b      	ldr	r3, [r7, #4]
 800bdfa:	2202      	movs	r2, #2
 800bdfc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800be00:	687b      	ldr	r3, [r7, #4]
 800be02:	681b      	ldr	r3, [r3, #0]
 800be04:	689a      	ldr	r2, [r3, #8]
 800be06:	4b0c      	ldr	r3, [pc, #48]	; (800be38 <HAL_TIM_Base_Start+0x58>)
 800be08:	4013      	ands	r3, r2
 800be0a:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800be0c:	68fb      	ldr	r3, [r7, #12]
 800be0e:	2b06      	cmp	r3, #6
 800be10:	d00b      	beq.n	800be2a <HAL_TIM_Base_Start+0x4a>
 800be12:	68fb      	ldr	r3, [r7, #12]
 800be14:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800be18:	d007      	beq.n	800be2a <HAL_TIM_Base_Start+0x4a>
  {
    __HAL_TIM_ENABLE(htim);
 800be1a:	687b      	ldr	r3, [r7, #4]
 800be1c:	681b      	ldr	r3, [r3, #0]
 800be1e:	681a      	ldr	r2, [r3, #0]
 800be20:	687b      	ldr	r3, [r7, #4]
 800be22:	681b      	ldr	r3, [r3, #0]
 800be24:	f042 0201 	orr.w	r2, r2, #1
 800be28:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800be2a:	2300      	movs	r3, #0
}
 800be2c:	4618      	mov	r0, r3
 800be2e:	3714      	adds	r7, #20
 800be30:	46bd      	mov	sp, r7
 800be32:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be36:	4770      	bx	lr
 800be38:	00010007 	.word	0x00010007

0800be3c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800be3c:	b480      	push	{r7}
 800be3e:	b085      	sub	sp, #20
 800be40:	af00      	add	r7, sp, #0
 800be42:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800be44:	687b      	ldr	r3, [r7, #4]
 800be46:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800be4a:	b2db      	uxtb	r3, r3
 800be4c:	2b01      	cmp	r3, #1
 800be4e:	d001      	beq.n	800be54 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800be50:	2301      	movs	r3, #1
 800be52:	e021      	b.n	800be98 <HAL_TIM_Base_Start_IT+0x5c>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800be54:	687b      	ldr	r3, [r7, #4]
 800be56:	2202      	movs	r2, #2
 800be58:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800be5c:	687b      	ldr	r3, [r7, #4]
 800be5e:	681b      	ldr	r3, [r3, #0]
 800be60:	68da      	ldr	r2, [r3, #12]
 800be62:	687b      	ldr	r3, [r7, #4]
 800be64:	681b      	ldr	r3, [r3, #0]
 800be66:	f042 0201 	orr.w	r2, r2, #1
 800be6a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800be6c:	687b      	ldr	r3, [r7, #4]
 800be6e:	681b      	ldr	r3, [r3, #0]
 800be70:	689a      	ldr	r2, [r3, #8]
 800be72:	4b0c      	ldr	r3, [pc, #48]	; (800bea4 <HAL_TIM_Base_Start_IT+0x68>)
 800be74:	4013      	ands	r3, r2
 800be76:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800be78:	68fb      	ldr	r3, [r7, #12]
 800be7a:	2b06      	cmp	r3, #6
 800be7c:	d00b      	beq.n	800be96 <HAL_TIM_Base_Start_IT+0x5a>
 800be7e:	68fb      	ldr	r3, [r7, #12]
 800be80:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800be84:	d007      	beq.n	800be96 <HAL_TIM_Base_Start_IT+0x5a>
  {
    __HAL_TIM_ENABLE(htim);
 800be86:	687b      	ldr	r3, [r7, #4]
 800be88:	681b      	ldr	r3, [r3, #0]
 800be8a:	681a      	ldr	r2, [r3, #0]
 800be8c:	687b      	ldr	r3, [r7, #4]
 800be8e:	681b      	ldr	r3, [r3, #0]
 800be90:	f042 0201 	orr.w	r2, r2, #1
 800be94:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800be96:	2300      	movs	r3, #0
}
 800be98:	4618      	mov	r0, r3
 800be9a:	3714      	adds	r7, #20
 800be9c:	46bd      	mov	sp, r7
 800be9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bea2:	4770      	bx	lr
 800bea4:	00010007 	.word	0x00010007

0800bea8 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 800bea8:	b480      	push	{r7}
 800beaa:	b083      	sub	sp, #12
 800beac:	af00      	add	r7, sp, #0
 800beae:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  
  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 800beb0:	687b      	ldr	r3, [r7, #4]
 800beb2:	681b      	ldr	r3, [r3, #0]
 800beb4:	68da      	ldr	r2, [r3, #12]
 800beb6:	687b      	ldr	r3, [r7, #4]
 800beb8:	681b      	ldr	r3, [r3, #0]
 800beba:	f022 0201 	bic.w	r2, r2, #1
 800bebe:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800bec0:	687b      	ldr	r3, [r7, #4]
 800bec2:	681b      	ldr	r3, [r3, #0]
 800bec4:	6a1a      	ldr	r2, [r3, #32]
 800bec6:	f241 1311 	movw	r3, #4369	; 0x1111
 800beca:	4013      	ands	r3, r2
 800becc:	2b00      	cmp	r3, #0
 800bece:	d10f      	bne.n	800bef0 <HAL_TIM_Base_Stop_IT+0x48>
 800bed0:	687b      	ldr	r3, [r7, #4]
 800bed2:	681b      	ldr	r3, [r3, #0]
 800bed4:	6a1a      	ldr	r2, [r3, #32]
 800bed6:	f244 4344 	movw	r3, #17476	; 0x4444
 800beda:	4013      	ands	r3, r2
 800bedc:	2b00      	cmp	r3, #0
 800bede:	d107      	bne.n	800bef0 <HAL_TIM_Base_Stop_IT+0x48>
 800bee0:	687b      	ldr	r3, [r7, #4]
 800bee2:	681b      	ldr	r3, [r3, #0]
 800bee4:	681a      	ldr	r2, [r3, #0]
 800bee6:	687b      	ldr	r3, [r7, #4]
 800bee8:	681b      	ldr	r3, [r3, #0]
 800beea:	f022 0201 	bic.w	r2, r2, #1
 800beee:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 800bef0:	687b      	ldr	r3, [r7, #4]
 800bef2:	2201      	movs	r2, #1
 800bef4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 800bef8:	2300      	movs	r3, #0
}
 800befa:	4618      	mov	r0, r3
 800befc:	370c      	adds	r7, #12
 800befe:	46bd      	mov	sp, r7
 800bf00:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf04:	4770      	bx	lr

0800bf06 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800bf06:	b580      	push	{r7, lr}
 800bf08:	b082      	sub	sp, #8
 800bf0a:	af00      	add	r7, sp, #0
 800bf0c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800bf0e:	687b      	ldr	r3, [r7, #4]
 800bf10:	2b00      	cmp	r3, #0
 800bf12:	d101      	bne.n	800bf18 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800bf14:	2301      	movs	r3, #1
 800bf16:	e049      	b.n	800bfac <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800bf18:	687b      	ldr	r3, [r7, #4]
 800bf1a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800bf1e:	b2db      	uxtb	r3, r3
 800bf20:	2b00      	cmp	r3, #0
 800bf22:	d106      	bne.n	800bf32 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800bf24:	687b      	ldr	r3, [r7, #4]
 800bf26:	2200      	movs	r2, #0
 800bf28:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800bf2c:	6878      	ldr	r0, [r7, #4]
 800bf2e:	f000 f841 	bl	800bfb4 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800bf32:	687b      	ldr	r3, [r7, #4]
 800bf34:	2202      	movs	r2, #2
 800bf36:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800bf3a:	687b      	ldr	r3, [r7, #4]
 800bf3c:	681a      	ldr	r2, [r3, #0]
 800bf3e:	687b      	ldr	r3, [r7, #4]
 800bf40:	3304      	adds	r3, #4
 800bf42:	4619      	mov	r1, r3
 800bf44:	4610      	mov	r0, r2
 800bf46:	f000 fd71 	bl	800ca2c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800bf4a:	687b      	ldr	r3, [r7, #4]
 800bf4c:	2201      	movs	r2, #1
 800bf4e:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800bf52:	687b      	ldr	r3, [r7, #4]
 800bf54:	2201      	movs	r2, #1
 800bf56:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800bf5a:	687b      	ldr	r3, [r7, #4]
 800bf5c:	2201      	movs	r2, #1
 800bf5e:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800bf62:	687b      	ldr	r3, [r7, #4]
 800bf64:	2201      	movs	r2, #1
 800bf66:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800bf6a:	687b      	ldr	r3, [r7, #4]
 800bf6c:	2201      	movs	r2, #1
 800bf6e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800bf72:	687b      	ldr	r3, [r7, #4]
 800bf74:	2201      	movs	r2, #1
 800bf76:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800bf7a:	687b      	ldr	r3, [r7, #4]
 800bf7c:	2201      	movs	r2, #1
 800bf7e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800bf82:	687b      	ldr	r3, [r7, #4]
 800bf84:	2201      	movs	r2, #1
 800bf86:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800bf8a:	687b      	ldr	r3, [r7, #4]
 800bf8c:	2201      	movs	r2, #1
 800bf8e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800bf92:	687b      	ldr	r3, [r7, #4]
 800bf94:	2201      	movs	r2, #1
 800bf96:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800bf9a:	687b      	ldr	r3, [r7, #4]
 800bf9c:	2201      	movs	r2, #1
 800bf9e:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800bfa2:	687b      	ldr	r3, [r7, #4]
 800bfa4:	2201      	movs	r2, #1
 800bfa6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800bfaa:	2300      	movs	r3, #0
}
 800bfac:	4618      	mov	r0, r3
 800bfae:	3708      	adds	r7, #8
 800bfb0:	46bd      	mov	sp, r7
 800bfb2:	bd80      	pop	{r7, pc}

0800bfb4 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800bfb4:	b480      	push	{r7}
 800bfb6:	b083      	sub	sp, #12
 800bfb8:	af00      	add	r7, sp, #0
 800bfba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800bfbc:	bf00      	nop
 800bfbe:	370c      	adds	r7, #12
 800bfc0:	46bd      	mov	sp, r7
 800bfc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bfc6:	4770      	bx	lr

0800bfc8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800bfc8:	b580      	push	{r7, lr}
 800bfca:	b084      	sub	sp, #16
 800bfcc:	af00      	add	r7, sp, #0
 800bfce:	6078      	str	r0, [r7, #4]
 800bfd0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800bfd2:	683b      	ldr	r3, [r7, #0]
 800bfd4:	2b00      	cmp	r3, #0
 800bfd6:	d109      	bne.n	800bfec <HAL_TIM_PWM_Start+0x24>
 800bfd8:	687b      	ldr	r3, [r7, #4]
 800bfda:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800bfde:	b2db      	uxtb	r3, r3
 800bfe0:	2b01      	cmp	r3, #1
 800bfe2:	bf14      	ite	ne
 800bfe4:	2301      	movne	r3, #1
 800bfe6:	2300      	moveq	r3, #0
 800bfe8:	b2db      	uxtb	r3, r3
 800bfea:	e03c      	b.n	800c066 <HAL_TIM_PWM_Start+0x9e>
 800bfec:	683b      	ldr	r3, [r7, #0]
 800bfee:	2b04      	cmp	r3, #4
 800bff0:	d109      	bne.n	800c006 <HAL_TIM_PWM_Start+0x3e>
 800bff2:	687b      	ldr	r3, [r7, #4]
 800bff4:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800bff8:	b2db      	uxtb	r3, r3
 800bffa:	2b01      	cmp	r3, #1
 800bffc:	bf14      	ite	ne
 800bffe:	2301      	movne	r3, #1
 800c000:	2300      	moveq	r3, #0
 800c002:	b2db      	uxtb	r3, r3
 800c004:	e02f      	b.n	800c066 <HAL_TIM_PWM_Start+0x9e>
 800c006:	683b      	ldr	r3, [r7, #0]
 800c008:	2b08      	cmp	r3, #8
 800c00a:	d109      	bne.n	800c020 <HAL_TIM_PWM_Start+0x58>
 800c00c:	687b      	ldr	r3, [r7, #4]
 800c00e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800c012:	b2db      	uxtb	r3, r3
 800c014:	2b01      	cmp	r3, #1
 800c016:	bf14      	ite	ne
 800c018:	2301      	movne	r3, #1
 800c01a:	2300      	moveq	r3, #0
 800c01c:	b2db      	uxtb	r3, r3
 800c01e:	e022      	b.n	800c066 <HAL_TIM_PWM_Start+0x9e>
 800c020:	683b      	ldr	r3, [r7, #0]
 800c022:	2b0c      	cmp	r3, #12
 800c024:	d109      	bne.n	800c03a <HAL_TIM_PWM_Start+0x72>
 800c026:	687b      	ldr	r3, [r7, #4]
 800c028:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800c02c:	b2db      	uxtb	r3, r3
 800c02e:	2b01      	cmp	r3, #1
 800c030:	bf14      	ite	ne
 800c032:	2301      	movne	r3, #1
 800c034:	2300      	moveq	r3, #0
 800c036:	b2db      	uxtb	r3, r3
 800c038:	e015      	b.n	800c066 <HAL_TIM_PWM_Start+0x9e>
 800c03a:	683b      	ldr	r3, [r7, #0]
 800c03c:	2b10      	cmp	r3, #16
 800c03e:	d109      	bne.n	800c054 <HAL_TIM_PWM_Start+0x8c>
 800c040:	687b      	ldr	r3, [r7, #4]
 800c042:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800c046:	b2db      	uxtb	r3, r3
 800c048:	2b01      	cmp	r3, #1
 800c04a:	bf14      	ite	ne
 800c04c:	2301      	movne	r3, #1
 800c04e:	2300      	moveq	r3, #0
 800c050:	b2db      	uxtb	r3, r3
 800c052:	e008      	b.n	800c066 <HAL_TIM_PWM_Start+0x9e>
 800c054:	687b      	ldr	r3, [r7, #4]
 800c056:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 800c05a:	b2db      	uxtb	r3, r3
 800c05c:	2b01      	cmp	r3, #1
 800c05e:	bf14      	ite	ne
 800c060:	2301      	movne	r3, #1
 800c062:	2300      	moveq	r3, #0
 800c064:	b2db      	uxtb	r3, r3
 800c066:	2b00      	cmp	r3, #0
 800c068:	d001      	beq.n	800c06e <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 800c06a:	2301      	movs	r3, #1
 800c06c:	e073      	b.n	800c156 <HAL_TIM_PWM_Start+0x18e>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800c06e:	683b      	ldr	r3, [r7, #0]
 800c070:	2b00      	cmp	r3, #0
 800c072:	d104      	bne.n	800c07e <HAL_TIM_PWM_Start+0xb6>
 800c074:	687b      	ldr	r3, [r7, #4]
 800c076:	2202      	movs	r2, #2
 800c078:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800c07c:	e023      	b.n	800c0c6 <HAL_TIM_PWM_Start+0xfe>
 800c07e:	683b      	ldr	r3, [r7, #0]
 800c080:	2b04      	cmp	r3, #4
 800c082:	d104      	bne.n	800c08e <HAL_TIM_PWM_Start+0xc6>
 800c084:	687b      	ldr	r3, [r7, #4]
 800c086:	2202      	movs	r2, #2
 800c088:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800c08c:	e01b      	b.n	800c0c6 <HAL_TIM_PWM_Start+0xfe>
 800c08e:	683b      	ldr	r3, [r7, #0]
 800c090:	2b08      	cmp	r3, #8
 800c092:	d104      	bne.n	800c09e <HAL_TIM_PWM_Start+0xd6>
 800c094:	687b      	ldr	r3, [r7, #4]
 800c096:	2202      	movs	r2, #2
 800c098:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800c09c:	e013      	b.n	800c0c6 <HAL_TIM_PWM_Start+0xfe>
 800c09e:	683b      	ldr	r3, [r7, #0]
 800c0a0:	2b0c      	cmp	r3, #12
 800c0a2:	d104      	bne.n	800c0ae <HAL_TIM_PWM_Start+0xe6>
 800c0a4:	687b      	ldr	r3, [r7, #4]
 800c0a6:	2202      	movs	r2, #2
 800c0a8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800c0ac:	e00b      	b.n	800c0c6 <HAL_TIM_PWM_Start+0xfe>
 800c0ae:	683b      	ldr	r3, [r7, #0]
 800c0b0:	2b10      	cmp	r3, #16
 800c0b2:	d104      	bne.n	800c0be <HAL_TIM_PWM_Start+0xf6>
 800c0b4:	687b      	ldr	r3, [r7, #4]
 800c0b6:	2202      	movs	r2, #2
 800c0b8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800c0bc:	e003      	b.n	800c0c6 <HAL_TIM_PWM_Start+0xfe>
 800c0be:	687b      	ldr	r3, [r7, #4]
 800c0c0:	2202      	movs	r2, #2
 800c0c2:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800c0c6:	687b      	ldr	r3, [r7, #4]
 800c0c8:	681b      	ldr	r3, [r3, #0]
 800c0ca:	2201      	movs	r2, #1
 800c0cc:	6839      	ldr	r1, [r7, #0]
 800c0ce:	4618      	mov	r0, r3
 800c0d0:	f001 f91a 	bl	800d308 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800c0d4:	687b      	ldr	r3, [r7, #4]
 800c0d6:	681b      	ldr	r3, [r3, #0]
 800c0d8:	4a21      	ldr	r2, [pc, #132]	; (800c160 <HAL_TIM_PWM_Start+0x198>)
 800c0da:	4293      	cmp	r3, r2
 800c0dc:	d018      	beq.n	800c110 <HAL_TIM_PWM_Start+0x148>
 800c0de:	687b      	ldr	r3, [r7, #4]
 800c0e0:	681b      	ldr	r3, [r3, #0]
 800c0e2:	4a20      	ldr	r2, [pc, #128]	; (800c164 <HAL_TIM_PWM_Start+0x19c>)
 800c0e4:	4293      	cmp	r3, r2
 800c0e6:	d013      	beq.n	800c110 <HAL_TIM_PWM_Start+0x148>
 800c0e8:	687b      	ldr	r3, [r7, #4]
 800c0ea:	681b      	ldr	r3, [r3, #0]
 800c0ec:	4a1e      	ldr	r2, [pc, #120]	; (800c168 <HAL_TIM_PWM_Start+0x1a0>)
 800c0ee:	4293      	cmp	r3, r2
 800c0f0:	d00e      	beq.n	800c110 <HAL_TIM_PWM_Start+0x148>
 800c0f2:	687b      	ldr	r3, [r7, #4]
 800c0f4:	681b      	ldr	r3, [r3, #0]
 800c0f6:	4a1d      	ldr	r2, [pc, #116]	; (800c16c <HAL_TIM_PWM_Start+0x1a4>)
 800c0f8:	4293      	cmp	r3, r2
 800c0fa:	d009      	beq.n	800c110 <HAL_TIM_PWM_Start+0x148>
 800c0fc:	687b      	ldr	r3, [r7, #4]
 800c0fe:	681b      	ldr	r3, [r3, #0]
 800c100:	4a1b      	ldr	r2, [pc, #108]	; (800c170 <HAL_TIM_PWM_Start+0x1a8>)
 800c102:	4293      	cmp	r3, r2
 800c104:	d004      	beq.n	800c110 <HAL_TIM_PWM_Start+0x148>
 800c106:	687b      	ldr	r3, [r7, #4]
 800c108:	681b      	ldr	r3, [r3, #0]
 800c10a:	4a1a      	ldr	r2, [pc, #104]	; (800c174 <HAL_TIM_PWM_Start+0x1ac>)
 800c10c:	4293      	cmp	r3, r2
 800c10e:	d101      	bne.n	800c114 <HAL_TIM_PWM_Start+0x14c>
 800c110:	2301      	movs	r3, #1
 800c112:	e000      	b.n	800c116 <HAL_TIM_PWM_Start+0x14e>
 800c114:	2300      	movs	r3, #0
 800c116:	2b00      	cmp	r3, #0
 800c118:	d007      	beq.n	800c12a <HAL_TIM_PWM_Start+0x162>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800c11a:	687b      	ldr	r3, [r7, #4]
 800c11c:	681b      	ldr	r3, [r3, #0]
 800c11e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800c120:	687b      	ldr	r3, [r7, #4]
 800c122:	681b      	ldr	r3, [r3, #0]
 800c124:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800c128:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800c12a:	687b      	ldr	r3, [r7, #4]
 800c12c:	681b      	ldr	r3, [r3, #0]
 800c12e:	689a      	ldr	r2, [r3, #8]
 800c130:	4b11      	ldr	r3, [pc, #68]	; (800c178 <HAL_TIM_PWM_Start+0x1b0>)
 800c132:	4013      	ands	r3, r2
 800c134:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c136:	68fb      	ldr	r3, [r7, #12]
 800c138:	2b06      	cmp	r3, #6
 800c13a:	d00b      	beq.n	800c154 <HAL_TIM_PWM_Start+0x18c>
 800c13c:	68fb      	ldr	r3, [r7, #12]
 800c13e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800c142:	d007      	beq.n	800c154 <HAL_TIM_PWM_Start+0x18c>
  {
    __HAL_TIM_ENABLE(htim);
 800c144:	687b      	ldr	r3, [r7, #4]
 800c146:	681b      	ldr	r3, [r3, #0]
 800c148:	681a      	ldr	r2, [r3, #0]
 800c14a:	687b      	ldr	r3, [r7, #4]
 800c14c:	681b      	ldr	r3, [r3, #0]
 800c14e:	f042 0201 	orr.w	r2, r2, #1
 800c152:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800c154:	2300      	movs	r3, #0
}
 800c156:	4618      	mov	r0, r3
 800c158:	3710      	adds	r7, #16
 800c15a:	46bd      	mov	sp, r7
 800c15c:	bd80      	pop	{r7, pc}
 800c15e:	bf00      	nop
 800c160:	40012c00 	.word	0x40012c00
 800c164:	40013400 	.word	0x40013400
 800c168:	40014000 	.word	0x40014000
 800c16c:	40014400 	.word	0x40014400
 800c170:	40014800 	.word	0x40014800
 800c174:	40015000 	.word	0x40015000
 800c178:	00010007 	.word	0x00010007

0800c17c <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 800c17c:	b580      	push	{r7, lr}
 800c17e:	b086      	sub	sp, #24
 800c180:	af00      	add	r7, sp, #0
 800c182:	6078      	str	r0, [r7, #4]
 800c184:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 800c186:	687b      	ldr	r3, [r7, #4]
 800c188:	2b00      	cmp	r3, #0
 800c18a:	d101      	bne.n	800c190 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 800c18c:	2301      	movs	r3, #1
 800c18e:	e097      	b.n	800c2c0 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 800c190:	687b      	ldr	r3, [r7, #4]
 800c192:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800c196:	b2db      	uxtb	r3, r3
 800c198:	2b00      	cmp	r3, #0
 800c19a:	d106      	bne.n	800c1aa <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800c19c:	687b      	ldr	r3, [r7, #4]
 800c19e:	2200      	movs	r2, #0
 800c1a0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 800c1a4:	6878      	ldr	r0, [r7, #4]
 800c1a6:	f7fb fd8f 	bl	8007cc8 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c1aa:	687b      	ldr	r3, [r7, #4]
 800c1ac:	2202      	movs	r2, #2
 800c1ae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800c1b2:	687b      	ldr	r3, [r7, #4]
 800c1b4:	681b      	ldr	r3, [r3, #0]
 800c1b6:	689b      	ldr	r3, [r3, #8]
 800c1b8:	687a      	ldr	r2, [r7, #4]
 800c1ba:	6812      	ldr	r2, [r2, #0]
 800c1bc:	f423 33a0 	bic.w	r3, r3, #81920	; 0x14000
 800c1c0:	f023 0307 	bic.w	r3, r3, #7
 800c1c4:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800c1c6:	687b      	ldr	r3, [r7, #4]
 800c1c8:	681a      	ldr	r2, [r3, #0]
 800c1ca:	687b      	ldr	r3, [r7, #4]
 800c1cc:	3304      	adds	r3, #4
 800c1ce:	4619      	mov	r1, r3
 800c1d0:	4610      	mov	r0, r2
 800c1d2:	f000 fc2b 	bl	800ca2c <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800c1d6:	687b      	ldr	r3, [r7, #4]
 800c1d8:	681b      	ldr	r3, [r3, #0]
 800c1da:	689b      	ldr	r3, [r3, #8]
 800c1dc:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800c1de:	687b      	ldr	r3, [r7, #4]
 800c1e0:	681b      	ldr	r3, [r3, #0]
 800c1e2:	699b      	ldr	r3, [r3, #24]
 800c1e4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 800c1e6:	687b      	ldr	r3, [r7, #4]
 800c1e8:	681b      	ldr	r3, [r3, #0]
 800c1ea:	6a1b      	ldr	r3, [r3, #32]
 800c1ec:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800c1ee:	683b      	ldr	r3, [r7, #0]
 800c1f0:	681b      	ldr	r3, [r3, #0]
 800c1f2:	697a      	ldr	r2, [r7, #20]
 800c1f4:	4313      	orrs	r3, r2
 800c1f6:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 800c1f8:	693b      	ldr	r3, [r7, #16]
 800c1fa:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800c1fe:	f023 0303 	bic.w	r3, r3, #3
 800c202:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800c204:	683b      	ldr	r3, [r7, #0]
 800c206:	689a      	ldr	r2, [r3, #8]
 800c208:	683b      	ldr	r3, [r7, #0]
 800c20a:	699b      	ldr	r3, [r3, #24]
 800c20c:	021b      	lsls	r3, r3, #8
 800c20e:	4313      	orrs	r3, r2
 800c210:	693a      	ldr	r2, [r7, #16]
 800c212:	4313      	orrs	r3, r2
 800c214:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800c216:	693b      	ldr	r3, [r7, #16]
 800c218:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 800c21c:	f023 030c 	bic.w	r3, r3, #12
 800c220:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800c222:	693b      	ldr	r3, [r7, #16]
 800c224:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800c228:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800c22c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800c22e:	683b      	ldr	r3, [r7, #0]
 800c230:	68da      	ldr	r2, [r3, #12]
 800c232:	683b      	ldr	r3, [r7, #0]
 800c234:	69db      	ldr	r3, [r3, #28]
 800c236:	021b      	lsls	r3, r3, #8
 800c238:	4313      	orrs	r3, r2
 800c23a:	693a      	ldr	r2, [r7, #16]
 800c23c:	4313      	orrs	r3, r2
 800c23e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800c240:	683b      	ldr	r3, [r7, #0]
 800c242:	691b      	ldr	r3, [r3, #16]
 800c244:	011a      	lsls	r2, r3, #4
 800c246:	683b      	ldr	r3, [r7, #0]
 800c248:	6a1b      	ldr	r3, [r3, #32]
 800c24a:	031b      	lsls	r3, r3, #12
 800c24c:	4313      	orrs	r3, r2
 800c24e:	693a      	ldr	r2, [r7, #16]
 800c250:	4313      	orrs	r3, r2
 800c252:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 800c254:	68fb      	ldr	r3, [r7, #12]
 800c256:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 800c25a:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 800c25c:	68fb      	ldr	r3, [r7, #12]
 800c25e:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 800c262:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800c264:	683b      	ldr	r3, [r7, #0]
 800c266:	685a      	ldr	r2, [r3, #4]
 800c268:	683b      	ldr	r3, [r7, #0]
 800c26a:	695b      	ldr	r3, [r3, #20]
 800c26c:	011b      	lsls	r3, r3, #4
 800c26e:	4313      	orrs	r3, r2
 800c270:	68fa      	ldr	r2, [r7, #12]
 800c272:	4313      	orrs	r3, r2
 800c274:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800c276:	687b      	ldr	r3, [r7, #4]
 800c278:	681b      	ldr	r3, [r3, #0]
 800c27a:	697a      	ldr	r2, [r7, #20]
 800c27c:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800c27e:	687b      	ldr	r3, [r7, #4]
 800c280:	681b      	ldr	r3, [r3, #0]
 800c282:	693a      	ldr	r2, [r7, #16]
 800c284:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 800c286:	687b      	ldr	r3, [r7, #4]
 800c288:	681b      	ldr	r3, [r3, #0]
 800c28a:	68fa      	ldr	r2, [r7, #12]
 800c28c:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800c28e:	687b      	ldr	r3, [r7, #4]
 800c290:	2201      	movs	r2, #1
 800c292:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800c296:	687b      	ldr	r3, [r7, #4]
 800c298:	2201      	movs	r2, #1
 800c29a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800c29e:	687b      	ldr	r3, [r7, #4]
 800c2a0:	2201      	movs	r2, #1
 800c2a2:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800c2a6:	687b      	ldr	r3, [r7, #4]
 800c2a8:	2201      	movs	r2, #1
 800c2aa:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800c2ae:	687b      	ldr	r3, [r7, #4]
 800c2b0:	2201      	movs	r2, #1
 800c2b2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800c2b6:	687b      	ldr	r3, [r7, #4]
 800c2b8:	2201      	movs	r2, #1
 800c2ba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800c2be:	2300      	movs	r3, #0
}
 800c2c0:	4618      	mov	r0, r3
 800c2c2:	3718      	adds	r7, #24
 800c2c4:	46bd      	mov	sp, r7
 800c2c6:	bd80      	pop	{r7, pc}

0800c2c8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800c2c8:	b580      	push	{r7, lr}
 800c2ca:	b082      	sub	sp, #8
 800c2cc:	af00      	add	r7, sp, #0
 800c2ce:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800c2d0:	687b      	ldr	r3, [r7, #4]
 800c2d2:	681b      	ldr	r3, [r3, #0]
 800c2d4:	691b      	ldr	r3, [r3, #16]
 800c2d6:	f003 0302 	and.w	r3, r3, #2
 800c2da:	2b02      	cmp	r3, #2
 800c2dc:	d122      	bne.n	800c324 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800c2de:	687b      	ldr	r3, [r7, #4]
 800c2e0:	681b      	ldr	r3, [r3, #0]
 800c2e2:	68db      	ldr	r3, [r3, #12]
 800c2e4:	f003 0302 	and.w	r3, r3, #2
 800c2e8:	2b02      	cmp	r3, #2
 800c2ea:	d11b      	bne.n	800c324 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800c2ec:	687b      	ldr	r3, [r7, #4]
 800c2ee:	681b      	ldr	r3, [r3, #0]
 800c2f0:	f06f 0202 	mvn.w	r2, #2
 800c2f4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800c2f6:	687b      	ldr	r3, [r7, #4]
 800c2f8:	2201      	movs	r2, #1
 800c2fa:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800c2fc:	687b      	ldr	r3, [r7, #4]
 800c2fe:	681b      	ldr	r3, [r3, #0]
 800c300:	699b      	ldr	r3, [r3, #24]
 800c302:	f003 0303 	and.w	r3, r3, #3
 800c306:	2b00      	cmp	r3, #0
 800c308:	d003      	beq.n	800c312 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800c30a:	6878      	ldr	r0, [r7, #4]
 800c30c:	f000 fb70 	bl	800c9f0 <HAL_TIM_IC_CaptureCallback>
 800c310:	e005      	b.n	800c31e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800c312:	6878      	ldr	r0, [r7, #4]
 800c314:	f000 fb62 	bl	800c9dc <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c318:	6878      	ldr	r0, [r7, #4]
 800c31a:	f000 fb73 	bl	800ca04 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c31e:	687b      	ldr	r3, [r7, #4]
 800c320:	2200      	movs	r2, #0
 800c322:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800c324:	687b      	ldr	r3, [r7, #4]
 800c326:	681b      	ldr	r3, [r3, #0]
 800c328:	691b      	ldr	r3, [r3, #16]
 800c32a:	f003 0304 	and.w	r3, r3, #4
 800c32e:	2b04      	cmp	r3, #4
 800c330:	d122      	bne.n	800c378 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800c332:	687b      	ldr	r3, [r7, #4]
 800c334:	681b      	ldr	r3, [r3, #0]
 800c336:	68db      	ldr	r3, [r3, #12]
 800c338:	f003 0304 	and.w	r3, r3, #4
 800c33c:	2b04      	cmp	r3, #4
 800c33e:	d11b      	bne.n	800c378 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800c340:	687b      	ldr	r3, [r7, #4]
 800c342:	681b      	ldr	r3, [r3, #0]
 800c344:	f06f 0204 	mvn.w	r2, #4
 800c348:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800c34a:	687b      	ldr	r3, [r7, #4]
 800c34c:	2202      	movs	r2, #2
 800c34e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800c350:	687b      	ldr	r3, [r7, #4]
 800c352:	681b      	ldr	r3, [r3, #0]
 800c354:	699b      	ldr	r3, [r3, #24]
 800c356:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800c35a:	2b00      	cmp	r3, #0
 800c35c:	d003      	beq.n	800c366 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800c35e:	6878      	ldr	r0, [r7, #4]
 800c360:	f000 fb46 	bl	800c9f0 <HAL_TIM_IC_CaptureCallback>
 800c364:	e005      	b.n	800c372 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800c366:	6878      	ldr	r0, [r7, #4]
 800c368:	f000 fb38 	bl	800c9dc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c36c:	6878      	ldr	r0, [r7, #4]
 800c36e:	f000 fb49 	bl	800ca04 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c372:	687b      	ldr	r3, [r7, #4]
 800c374:	2200      	movs	r2, #0
 800c376:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800c378:	687b      	ldr	r3, [r7, #4]
 800c37a:	681b      	ldr	r3, [r3, #0]
 800c37c:	691b      	ldr	r3, [r3, #16]
 800c37e:	f003 0308 	and.w	r3, r3, #8
 800c382:	2b08      	cmp	r3, #8
 800c384:	d122      	bne.n	800c3cc <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800c386:	687b      	ldr	r3, [r7, #4]
 800c388:	681b      	ldr	r3, [r3, #0]
 800c38a:	68db      	ldr	r3, [r3, #12]
 800c38c:	f003 0308 	and.w	r3, r3, #8
 800c390:	2b08      	cmp	r3, #8
 800c392:	d11b      	bne.n	800c3cc <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800c394:	687b      	ldr	r3, [r7, #4]
 800c396:	681b      	ldr	r3, [r3, #0]
 800c398:	f06f 0208 	mvn.w	r2, #8
 800c39c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800c39e:	687b      	ldr	r3, [r7, #4]
 800c3a0:	2204      	movs	r2, #4
 800c3a2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800c3a4:	687b      	ldr	r3, [r7, #4]
 800c3a6:	681b      	ldr	r3, [r3, #0]
 800c3a8:	69db      	ldr	r3, [r3, #28]
 800c3aa:	f003 0303 	and.w	r3, r3, #3
 800c3ae:	2b00      	cmp	r3, #0
 800c3b0:	d003      	beq.n	800c3ba <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800c3b2:	6878      	ldr	r0, [r7, #4]
 800c3b4:	f000 fb1c 	bl	800c9f0 <HAL_TIM_IC_CaptureCallback>
 800c3b8:	e005      	b.n	800c3c6 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800c3ba:	6878      	ldr	r0, [r7, #4]
 800c3bc:	f000 fb0e 	bl	800c9dc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c3c0:	6878      	ldr	r0, [r7, #4]
 800c3c2:	f000 fb1f 	bl	800ca04 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c3c6:	687b      	ldr	r3, [r7, #4]
 800c3c8:	2200      	movs	r2, #0
 800c3ca:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800c3cc:	687b      	ldr	r3, [r7, #4]
 800c3ce:	681b      	ldr	r3, [r3, #0]
 800c3d0:	691b      	ldr	r3, [r3, #16]
 800c3d2:	f003 0310 	and.w	r3, r3, #16
 800c3d6:	2b10      	cmp	r3, #16
 800c3d8:	d122      	bne.n	800c420 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800c3da:	687b      	ldr	r3, [r7, #4]
 800c3dc:	681b      	ldr	r3, [r3, #0]
 800c3de:	68db      	ldr	r3, [r3, #12]
 800c3e0:	f003 0310 	and.w	r3, r3, #16
 800c3e4:	2b10      	cmp	r3, #16
 800c3e6:	d11b      	bne.n	800c420 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800c3e8:	687b      	ldr	r3, [r7, #4]
 800c3ea:	681b      	ldr	r3, [r3, #0]
 800c3ec:	f06f 0210 	mvn.w	r2, #16
 800c3f0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800c3f2:	687b      	ldr	r3, [r7, #4]
 800c3f4:	2208      	movs	r2, #8
 800c3f6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800c3f8:	687b      	ldr	r3, [r7, #4]
 800c3fa:	681b      	ldr	r3, [r3, #0]
 800c3fc:	69db      	ldr	r3, [r3, #28]
 800c3fe:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800c402:	2b00      	cmp	r3, #0
 800c404:	d003      	beq.n	800c40e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800c406:	6878      	ldr	r0, [r7, #4]
 800c408:	f000 faf2 	bl	800c9f0 <HAL_TIM_IC_CaptureCallback>
 800c40c:	e005      	b.n	800c41a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800c40e:	6878      	ldr	r0, [r7, #4]
 800c410:	f000 fae4 	bl	800c9dc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c414:	6878      	ldr	r0, [r7, #4]
 800c416:	f000 faf5 	bl	800ca04 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c41a:	687b      	ldr	r3, [r7, #4]
 800c41c:	2200      	movs	r2, #0
 800c41e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800c420:	687b      	ldr	r3, [r7, #4]
 800c422:	681b      	ldr	r3, [r3, #0]
 800c424:	691b      	ldr	r3, [r3, #16]
 800c426:	f003 0301 	and.w	r3, r3, #1
 800c42a:	2b01      	cmp	r3, #1
 800c42c:	d10e      	bne.n	800c44c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800c42e:	687b      	ldr	r3, [r7, #4]
 800c430:	681b      	ldr	r3, [r3, #0]
 800c432:	68db      	ldr	r3, [r3, #12]
 800c434:	f003 0301 	and.w	r3, r3, #1
 800c438:	2b01      	cmp	r3, #1
 800c43a:	d107      	bne.n	800c44c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800c43c:	687b      	ldr	r3, [r7, #4]
 800c43e:	681b      	ldr	r3, [r3, #0]
 800c440:	f06f 0201 	mvn.w	r2, #1
 800c444:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800c446:	6878      	ldr	r0, [r7, #4]
 800c448:	f000 fabe 	bl	800c9c8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800c44c:	687b      	ldr	r3, [r7, #4]
 800c44e:	681b      	ldr	r3, [r3, #0]
 800c450:	691b      	ldr	r3, [r3, #16]
 800c452:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c456:	2b80      	cmp	r3, #128	; 0x80
 800c458:	d10e      	bne.n	800c478 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800c45a:	687b      	ldr	r3, [r7, #4]
 800c45c:	681b      	ldr	r3, [r3, #0]
 800c45e:	68db      	ldr	r3, [r3, #12]
 800c460:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c464:	2b80      	cmp	r3, #128	; 0x80
 800c466:	d107      	bne.n	800c478 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800c468:	687b      	ldr	r3, [r7, #4]
 800c46a:	681b      	ldr	r3, [r3, #0]
 800c46c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800c470:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800c472:	6878      	ldr	r0, [r7, #4]
 800c474:	f001 f8c0 	bl	800d5f8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800c478:	687b      	ldr	r3, [r7, #4]
 800c47a:	681b      	ldr	r3, [r3, #0]
 800c47c:	691b      	ldr	r3, [r3, #16]
 800c47e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c482:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800c486:	d10e      	bne.n	800c4a6 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800c488:	687b      	ldr	r3, [r7, #4]
 800c48a:	681b      	ldr	r3, [r3, #0]
 800c48c:	68db      	ldr	r3, [r3, #12]
 800c48e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c492:	2b80      	cmp	r3, #128	; 0x80
 800c494:	d107      	bne.n	800c4a6 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800c496:	687b      	ldr	r3, [r7, #4]
 800c498:	681b      	ldr	r3, [r3, #0]
 800c49a:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800c49e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800c4a0:	6878      	ldr	r0, [r7, #4]
 800c4a2:	f001 f8b3 	bl	800d60c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800c4a6:	687b      	ldr	r3, [r7, #4]
 800c4a8:	681b      	ldr	r3, [r3, #0]
 800c4aa:	691b      	ldr	r3, [r3, #16]
 800c4ac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c4b0:	2b40      	cmp	r3, #64	; 0x40
 800c4b2:	d10e      	bne.n	800c4d2 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800c4b4:	687b      	ldr	r3, [r7, #4]
 800c4b6:	681b      	ldr	r3, [r3, #0]
 800c4b8:	68db      	ldr	r3, [r3, #12]
 800c4ba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c4be:	2b40      	cmp	r3, #64	; 0x40
 800c4c0:	d107      	bne.n	800c4d2 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800c4c2:	687b      	ldr	r3, [r7, #4]
 800c4c4:	681b      	ldr	r3, [r3, #0]
 800c4c6:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800c4ca:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800c4cc:	6878      	ldr	r0, [r7, #4]
 800c4ce:	f000 faa3 	bl	800ca18 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800c4d2:	687b      	ldr	r3, [r7, #4]
 800c4d4:	681b      	ldr	r3, [r3, #0]
 800c4d6:	691b      	ldr	r3, [r3, #16]
 800c4d8:	f003 0320 	and.w	r3, r3, #32
 800c4dc:	2b20      	cmp	r3, #32
 800c4de:	d10e      	bne.n	800c4fe <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800c4e0:	687b      	ldr	r3, [r7, #4]
 800c4e2:	681b      	ldr	r3, [r3, #0]
 800c4e4:	68db      	ldr	r3, [r3, #12]
 800c4e6:	f003 0320 	and.w	r3, r3, #32
 800c4ea:	2b20      	cmp	r3, #32
 800c4ec:	d107      	bne.n	800c4fe <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800c4ee:	687b      	ldr	r3, [r7, #4]
 800c4f0:	681b      	ldr	r3, [r3, #0]
 800c4f2:	f06f 0220 	mvn.w	r2, #32
 800c4f6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800c4f8:	6878      	ldr	r0, [r7, #4]
 800c4fa:	f001 f873 	bl	800d5e4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IDX) != RESET)
 800c4fe:	687b      	ldr	r3, [r7, #4]
 800c500:	681b      	ldr	r3, [r3, #0]
 800c502:	691b      	ldr	r3, [r3, #16]
 800c504:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800c508:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800c50c:	d10f      	bne.n	800c52e <HAL_TIM_IRQHandler+0x266>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_IDX) != RESET)
 800c50e:	687b      	ldr	r3, [r7, #4]
 800c510:	681b      	ldr	r3, [r3, #0]
 800c512:	68db      	ldr	r3, [r3, #12]
 800c514:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800c518:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800c51c:	d107      	bne.n	800c52e <HAL_TIM_IRQHandler+0x266>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_IDX);
 800c51e:	687b      	ldr	r3, [r7, #4]
 800c520:	681b      	ldr	r3, [r3, #0]
 800c522:	f46f 1280 	mvn.w	r2, #1048576	; 0x100000
 800c526:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 800c528:	6878      	ldr	r0, [r7, #4]
 800c52a:	f001 f879 	bl	800d620 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_DIR) != RESET)
 800c52e:	687b      	ldr	r3, [r7, #4]
 800c530:	681b      	ldr	r3, [r3, #0]
 800c532:	691b      	ldr	r3, [r3, #16]
 800c534:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800c538:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800c53c:	d10f      	bne.n	800c55e <HAL_TIM_IRQHandler+0x296>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_DIR) != RESET)
 800c53e:	687b      	ldr	r3, [r7, #4]
 800c540:	681b      	ldr	r3, [r3, #0]
 800c542:	68db      	ldr	r3, [r3, #12]
 800c544:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800c548:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800c54c:	d107      	bne.n	800c55e <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_DIR);
 800c54e:	687b      	ldr	r3, [r7, #4]
 800c550:	681b      	ldr	r3, [r3, #0]
 800c552:	f46f 1200 	mvn.w	r2, #2097152	; 0x200000
 800c556:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 800c558:	6878      	ldr	r0, [r7, #4]
 800c55a:	f001 f86b 	bl	800d634 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IERR) != RESET)
 800c55e:	687b      	ldr	r3, [r7, #4]
 800c560:	681b      	ldr	r3, [r3, #0]
 800c562:	691b      	ldr	r3, [r3, #16]
 800c564:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800c568:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800c56c:	d10f      	bne.n	800c58e <HAL_TIM_IRQHandler+0x2c6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_IERR) != RESET)
 800c56e:	687b      	ldr	r3, [r7, #4]
 800c570:	681b      	ldr	r3, [r3, #0]
 800c572:	68db      	ldr	r3, [r3, #12]
 800c574:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800c578:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800c57c:	d107      	bne.n	800c58e <HAL_TIM_IRQHandler+0x2c6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_IERR);
 800c57e:	687b      	ldr	r3, [r7, #4]
 800c580:	681b      	ldr	r3, [r3, #0]
 800c582:	f46f 0280 	mvn.w	r2, #4194304	; 0x400000
 800c586:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 800c588:	6878      	ldr	r0, [r7, #4]
 800c58a:	f001 f85d 	bl	800d648 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TERR) != RESET)
 800c58e:	687b      	ldr	r3, [r7, #4]
 800c590:	681b      	ldr	r3, [r3, #0]
 800c592:	691b      	ldr	r3, [r3, #16]
 800c594:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800c598:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800c59c:	d10f      	bne.n	800c5be <HAL_TIM_IRQHandler+0x2f6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TERR) != RESET)
 800c59e:	687b      	ldr	r3, [r7, #4]
 800c5a0:	681b      	ldr	r3, [r3, #0]
 800c5a2:	68db      	ldr	r3, [r3, #12]
 800c5a4:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800c5a8:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800c5ac:	d107      	bne.n	800c5be <HAL_TIM_IRQHandler+0x2f6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_TERR);
 800c5ae:	687b      	ldr	r3, [r7, #4]
 800c5b0:	681b      	ldr	r3, [r3, #0]
 800c5b2:	f46f 0200 	mvn.w	r2, #8388608	; 0x800000
 800c5b6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 800c5b8:	6878      	ldr	r0, [r7, #4]
 800c5ba:	f001 f84f 	bl	800d65c <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800c5be:	bf00      	nop
 800c5c0:	3708      	adds	r7, #8
 800c5c2:	46bd      	mov	sp, r7
 800c5c4:	bd80      	pop	{r7, pc}
	...

0800c5c8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800c5c8:	b580      	push	{r7, lr}
 800c5ca:	b084      	sub	sp, #16
 800c5cc:	af00      	add	r7, sp, #0
 800c5ce:	60f8      	str	r0, [r7, #12]
 800c5d0:	60b9      	str	r1, [r7, #8]
 800c5d2:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800c5d4:	68fb      	ldr	r3, [r7, #12]
 800c5d6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800c5da:	2b01      	cmp	r3, #1
 800c5dc:	d101      	bne.n	800c5e2 <HAL_TIM_PWM_ConfigChannel+0x1a>
 800c5de:	2302      	movs	r3, #2
 800c5e0:	e0fd      	b.n	800c7de <HAL_TIM_PWM_ConfigChannel+0x216>
 800c5e2:	68fb      	ldr	r3, [r7, #12]
 800c5e4:	2201      	movs	r2, #1
 800c5e6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800c5ea:	687b      	ldr	r3, [r7, #4]
 800c5ec:	2b14      	cmp	r3, #20
 800c5ee:	f200 80f0 	bhi.w	800c7d2 <HAL_TIM_PWM_ConfigChannel+0x20a>
 800c5f2:	a201      	add	r2, pc, #4	; (adr r2, 800c5f8 <HAL_TIM_PWM_ConfigChannel+0x30>)
 800c5f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c5f8:	0800c64d 	.word	0x0800c64d
 800c5fc:	0800c7d3 	.word	0x0800c7d3
 800c600:	0800c7d3 	.word	0x0800c7d3
 800c604:	0800c7d3 	.word	0x0800c7d3
 800c608:	0800c68d 	.word	0x0800c68d
 800c60c:	0800c7d3 	.word	0x0800c7d3
 800c610:	0800c7d3 	.word	0x0800c7d3
 800c614:	0800c7d3 	.word	0x0800c7d3
 800c618:	0800c6cf 	.word	0x0800c6cf
 800c61c:	0800c7d3 	.word	0x0800c7d3
 800c620:	0800c7d3 	.word	0x0800c7d3
 800c624:	0800c7d3 	.word	0x0800c7d3
 800c628:	0800c70f 	.word	0x0800c70f
 800c62c:	0800c7d3 	.word	0x0800c7d3
 800c630:	0800c7d3 	.word	0x0800c7d3
 800c634:	0800c7d3 	.word	0x0800c7d3
 800c638:	0800c751 	.word	0x0800c751
 800c63c:	0800c7d3 	.word	0x0800c7d3
 800c640:	0800c7d3 	.word	0x0800c7d3
 800c644:	0800c7d3 	.word	0x0800c7d3
 800c648:	0800c791 	.word	0x0800c791
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800c64c:	68fb      	ldr	r3, [r7, #12]
 800c64e:	681b      	ldr	r3, [r3, #0]
 800c650:	68b9      	ldr	r1, [r7, #8]
 800c652:	4618      	mov	r0, r3
 800c654:	f000 fa92 	bl	800cb7c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800c658:	68fb      	ldr	r3, [r7, #12]
 800c65a:	681b      	ldr	r3, [r3, #0]
 800c65c:	699a      	ldr	r2, [r3, #24]
 800c65e:	68fb      	ldr	r3, [r7, #12]
 800c660:	681b      	ldr	r3, [r3, #0]
 800c662:	f042 0208 	orr.w	r2, r2, #8
 800c666:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800c668:	68fb      	ldr	r3, [r7, #12]
 800c66a:	681b      	ldr	r3, [r3, #0]
 800c66c:	699a      	ldr	r2, [r3, #24]
 800c66e:	68fb      	ldr	r3, [r7, #12]
 800c670:	681b      	ldr	r3, [r3, #0]
 800c672:	f022 0204 	bic.w	r2, r2, #4
 800c676:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800c678:	68fb      	ldr	r3, [r7, #12]
 800c67a:	681b      	ldr	r3, [r3, #0]
 800c67c:	6999      	ldr	r1, [r3, #24]
 800c67e:	68bb      	ldr	r3, [r7, #8]
 800c680:	691a      	ldr	r2, [r3, #16]
 800c682:	68fb      	ldr	r3, [r7, #12]
 800c684:	681b      	ldr	r3, [r3, #0]
 800c686:	430a      	orrs	r2, r1
 800c688:	619a      	str	r2, [r3, #24]
      break;
 800c68a:	e0a3      	b.n	800c7d4 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800c68c:	68fb      	ldr	r3, [r7, #12]
 800c68e:	681b      	ldr	r3, [r3, #0]
 800c690:	68b9      	ldr	r1, [r7, #8]
 800c692:	4618      	mov	r0, r3
 800c694:	f000 fb0c 	bl	800ccb0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800c698:	68fb      	ldr	r3, [r7, #12]
 800c69a:	681b      	ldr	r3, [r3, #0]
 800c69c:	699a      	ldr	r2, [r3, #24]
 800c69e:	68fb      	ldr	r3, [r7, #12]
 800c6a0:	681b      	ldr	r3, [r3, #0]
 800c6a2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800c6a6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800c6a8:	68fb      	ldr	r3, [r7, #12]
 800c6aa:	681b      	ldr	r3, [r3, #0]
 800c6ac:	699a      	ldr	r2, [r3, #24]
 800c6ae:	68fb      	ldr	r3, [r7, #12]
 800c6b0:	681b      	ldr	r3, [r3, #0]
 800c6b2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800c6b6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800c6b8:	68fb      	ldr	r3, [r7, #12]
 800c6ba:	681b      	ldr	r3, [r3, #0]
 800c6bc:	6999      	ldr	r1, [r3, #24]
 800c6be:	68bb      	ldr	r3, [r7, #8]
 800c6c0:	691b      	ldr	r3, [r3, #16]
 800c6c2:	021a      	lsls	r2, r3, #8
 800c6c4:	68fb      	ldr	r3, [r7, #12]
 800c6c6:	681b      	ldr	r3, [r3, #0]
 800c6c8:	430a      	orrs	r2, r1
 800c6ca:	619a      	str	r2, [r3, #24]
      break;
 800c6cc:	e082      	b.n	800c7d4 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800c6ce:	68fb      	ldr	r3, [r7, #12]
 800c6d0:	681b      	ldr	r3, [r3, #0]
 800c6d2:	68b9      	ldr	r1, [r7, #8]
 800c6d4:	4618      	mov	r0, r3
 800c6d6:	f000 fb7f 	bl	800cdd8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800c6da:	68fb      	ldr	r3, [r7, #12]
 800c6dc:	681b      	ldr	r3, [r3, #0]
 800c6de:	69da      	ldr	r2, [r3, #28]
 800c6e0:	68fb      	ldr	r3, [r7, #12]
 800c6e2:	681b      	ldr	r3, [r3, #0]
 800c6e4:	f042 0208 	orr.w	r2, r2, #8
 800c6e8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800c6ea:	68fb      	ldr	r3, [r7, #12]
 800c6ec:	681b      	ldr	r3, [r3, #0]
 800c6ee:	69da      	ldr	r2, [r3, #28]
 800c6f0:	68fb      	ldr	r3, [r7, #12]
 800c6f2:	681b      	ldr	r3, [r3, #0]
 800c6f4:	f022 0204 	bic.w	r2, r2, #4
 800c6f8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800c6fa:	68fb      	ldr	r3, [r7, #12]
 800c6fc:	681b      	ldr	r3, [r3, #0]
 800c6fe:	69d9      	ldr	r1, [r3, #28]
 800c700:	68bb      	ldr	r3, [r7, #8]
 800c702:	691a      	ldr	r2, [r3, #16]
 800c704:	68fb      	ldr	r3, [r7, #12]
 800c706:	681b      	ldr	r3, [r3, #0]
 800c708:	430a      	orrs	r2, r1
 800c70a:	61da      	str	r2, [r3, #28]
      break;
 800c70c:	e062      	b.n	800c7d4 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800c70e:	68fb      	ldr	r3, [r7, #12]
 800c710:	681b      	ldr	r3, [r3, #0]
 800c712:	68b9      	ldr	r1, [r7, #8]
 800c714:	4618      	mov	r0, r3
 800c716:	f000 fbf1 	bl	800cefc <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800c71a:	68fb      	ldr	r3, [r7, #12]
 800c71c:	681b      	ldr	r3, [r3, #0]
 800c71e:	69da      	ldr	r2, [r3, #28]
 800c720:	68fb      	ldr	r3, [r7, #12]
 800c722:	681b      	ldr	r3, [r3, #0]
 800c724:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800c728:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800c72a:	68fb      	ldr	r3, [r7, #12]
 800c72c:	681b      	ldr	r3, [r3, #0]
 800c72e:	69da      	ldr	r2, [r3, #28]
 800c730:	68fb      	ldr	r3, [r7, #12]
 800c732:	681b      	ldr	r3, [r3, #0]
 800c734:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800c738:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800c73a:	68fb      	ldr	r3, [r7, #12]
 800c73c:	681b      	ldr	r3, [r3, #0]
 800c73e:	69d9      	ldr	r1, [r3, #28]
 800c740:	68bb      	ldr	r3, [r7, #8]
 800c742:	691b      	ldr	r3, [r3, #16]
 800c744:	021a      	lsls	r2, r3, #8
 800c746:	68fb      	ldr	r3, [r7, #12]
 800c748:	681b      	ldr	r3, [r3, #0]
 800c74a:	430a      	orrs	r2, r1
 800c74c:	61da      	str	r2, [r3, #28]
      break;
 800c74e:	e041      	b.n	800c7d4 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800c750:	68fb      	ldr	r3, [r7, #12]
 800c752:	681b      	ldr	r3, [r3, #0]
 800c754:	68b9      	ldr	r1, [r7, #8]
 800c756:	4618      	mov	r0, r3
 800c758:	f000 fc64 	bl	800d024 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800c75c:	68fb      	ldr	r3, [r7, #12]
 800c75e:	681b      	ldr	r3, [r3, #0]
 800c760:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800c762:	68fb      	ldr	r3, [r7, #12]
 800c764:	681b      	ldr	r3, [r3, #0]
 800c766:	f042 0208 	orr.w	r2, r2, #8
 800c76a:	651a      	str	r2, [r3, #80]	; 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800c76c:	68fb      	ldr	r3, [r7, #12]
 800c76e:	681b      	ldr	r3, [r3, #0]
 800c770:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800c772:	68fb      	ldr	r3, [r7, #12]
 800c774:	681b      	ldr	r3, [r3, #0]
 800c776:	f022 0204 	bic.w	r2, r2, #4
 800c77a:	651a      	str	r2, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800c77c:	68fb      	ldr	r3, [r7, #12]
 800c77e:	681b      	ldr	r3, [r3, #0]
 800c780:	6d19      	ldr	r1, [r3, #80]	; 0x50
 800c782:	68bb      	ldr	r3, [r7, #8]
 800c784:	691a      	ldr	r2, [r3, #16]
 800c786:	68fb      	ldr	r3, [r7, #12]
 800c788:	681b      	ldr	r3, [r3, #0]
 800c78a:	430a      	orrs	r2, r1
 800c78c:	651a      	str	r2, [r3, #80]	; 0x50
      break;
 800c78e:	e021      	b.n	800c7d4 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800c790:	68fb      	ldr	r3, [r7, #12]
 800c792:	681b      	ldr	r3, [r3, #0]
 800c794:	68b9      	ldr	r1, [r7, #8]
 800c796:	4618      	mov	r0, r3
 800c798:	f000 fcae 	bl	800d0f8 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800c79c:	68fb      	ldr	r3, [r7, #12]
 800c79e:	681b      	ldr	r3, [r3, #0]
 800c7a0:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800c7a2:	68fb      	ldr	r3, [r7, #12]
 800c7a4:	681b      	ldr	r3, [r3, #0]
 800c7a6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800c7aa:	651a      	str	r2, [r3, #80]	; 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800c7ac:	68fb      	ldr	r3, [r7, #12]
 800c7ae:	681b      	ldr	r3, [r3, #0]
 800c7b0:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800c7b2:	68fb      	ldr	r3, [r7, #12]
 800c7b4:	681b      	ldr	r3, [r3, #0]
 800c7b6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800c7ba:	651a      	str	r2, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800c7bc:	68fb      	ldr	r3, [r7, #12]
 800c7be:	681b      	ldr	r3, [r3, #0]
 800c7c0:	6d19      	ldr	r1, [r3, #80]	; 0x50
 800c7c2:	68bb      	ldr	r3, [r7, #8]
 800c7c4:	691b      	ldr	r3, [r3, #16]
 800c7c6:	021a      	lsls	r2, r3, #8
 800c7c8:	68fb      	ldr	r3, [r7, #12]
 800c7ca:	681b      	ldr	r3, [r3, #0]
 800c7cc:	430a      	orrs	r2, r1
 800c7ce:	651a      	str	r2, [r3, #80]	; 0x50
      break;
 800c7d0:	e000      	b.n	800c7d4 <HAL_TIM_PWM_ConfigChannel+0x20c>
    }

    default:
      break;
 800c7d2:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800c7d4:	68fb      	ldr	r3, [r7, #12]
 800c7d6:	2200      	movs	r2, #0
 800c7d8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800c7dc:	2300      	movs	r3, #0
}
 800c7de:	4618      	mov	r0, r3
 800c7e0:	3710      	adds	r7, #16
 800c7e2:	46bd      	mov	sp, r7
 800c7e4:	bd80      	pop	{r7, pc}
 800c7e6:	bf00      	nop

0800c7e8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800c7e8:	b580      	push	{r7, lr}
 800c7ea:	b084      	sub	sp, #16
 800c7ec:	af00      	add	r7, sp, #0
 800c7ee:	6078      	str	r0, [r7, #4]
 800c7f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800c7f2:	687b      	ldr	r3, [r7, #4]
 800c7f4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800c7f8:	2b01      	cmp	r3, #1
 800c7fa:	d101      	bne.n	800c800 <HAL_TIM_ConfigClockSource+0x18>
 800c7fc:	2302      	movs	r3, #2
 800c7fe:	e0d2      	b.n	800c9a6 <HAL_TIM_ConfigClockSource+0x1be>
 800c800:	687b      	ldr	r3, [r7, #4]
 800c802:	2201      	movs	r2, #1
 800c804:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800c808:	687b      	ldr	r3, [r7, #4]
 800c80a:	2202      	movs	r2, #2
 800c80c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800c810:	687b      	ldr	r3, [r7, #4]
 800c812:	681b      	ldr	r3, [r3, #0]
 800c814:	689b      	ldr	r3, [r3, #8]
 800c816:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800c818:	68fb      	ldr	r3, [r7, #12]
 800c81a:	f423 1344 	bic.w	r3, r3, #3211264	; 0x310000
 800c81e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800c822:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800c824:	68fb      	ldr	r3, [r7, #12]
 800c826:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800c82a:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 800c82c:	687b      	ldr	r3, [r7, #4]
 800c82e:	681b      	ldr	r3, [r3, #0]
 800c830:	68fa      	ldr	r2, [r7, #12]
 800c832:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800c834:	683b      	ldr	r3, [r7, #0]
 800c836:	681b      	ldr	r3, [r3, #0]
 800c838:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800c83c:	f000 80a9 	beq.w	800c992 <HAL_TIM_ConfigClockSource+0x1aa>
 800c840:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800c844:	d81a      	bhi.n	800c87c <HAL_TIM_ConfigClockSource+0x94>
 800c846:	2b30      	cmp	r3, #48	; 0x30
 800c848:	f000 809a 	beq.w	800c980 <HAL_TIM_ConfigClockSource+0x198>
 800c84c:	2b30      	cmp	r3, #48	; 0x30
 800c84e:	d809      	bhi.n	800c864 <HAL_TIM_ConfigClockSource+0x7c>
 800c850:	2b10      	cmp	r3, #16
 800c852:	f000 8095 	beq.w	800c980 <HAL_TIM_ConfigClockSource+0x198>
 800c856:	2b20      	cmp	r3, #32
 800c858:	f000 8092 	beq.w	800c980 <HAL_TIM_ConfigClockSource+0x198>
 800c85c:	2b00      	cmp	r3, #0
 800c85e:	f000 808f 	beq.w	800c980 <HAL_TIM_ConfigClockSource+0x198>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 800c862:	e097      	b.n	800c994 <HAL_TIM_ConfigClockSource+0x1ac>
  switch (sClockSourceConfig->ClockSource)
 800c864:	2b50      	cmp	r3, #80	; 0x50
 800c866:	d05b      	beq.n	800c920 <HAL_TIM_ConfigClockSource+0x138>
 800c868:	2b50      	cmp	r3, #80	; 0x50
 800c86a:	d802      	bhi.n	800c872 <HAL_TIM_ConfigClockSource+0x8a>
 800c86c:	2b40      	cmp	r3, #64	; 0x40
 800c86e:	d077      	beq.n	800c960 <HAL_TIM_ConfigClockSource+0x178>
      break;
 800c870:	e090      	b.n	800c994 <HAL_TIM_ConfigClockSource+0x1ac>
  switch (sClockSourceConfig->ClockSource)
 800c872:	2b60      	cmp	r3, #96	; 0x60
 800c874:	d064      	beq.n	800c940 <HAL_TIM_ConfigClockSource+0x158>
 800c876:	2b70      	cmp	r3, #112	; 0x70
 800c878:	d028      	beq.n	800c8cc <HAL_TIM_ConfigClockSource+0xe4>
      break;
 800c87a:	e08b      	b.n	800c994 <HAL_TIM_ConfigClockSource+0x1ac>
  switch (sClockSourceConfig->ClockSource)
 800c87c:	4a4c      	ldr	r2, [pc, #304]	; (800c9b0 <HAL_TIM_ConfigClockSource+0x1c8>)
 800c87e:	4293      	cmp	r3, r2
 800c880:	d07e      	beq.n	800c980 <HAL_TIM_ConfigClockSource+0x198>
 800c882:	4a4b      	ldr	r2, [pc, #300]	; (800c9b0 <HAL_TIM_ConfigClockSource+0x1c8>)
 800c884:	4293      	cmp	r3, r2
 800c886:	d810      	bhi.n	800c8aa <HAL_TIM_ConfigClockSource+0xc2>
 800c888:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800c88c:	d078      	beq.n	800c980 <HAL_TIM_ConfigClockSource+0x198>
 800c88e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800c892:	d803      	bhi.n	800c89c <HAL_TIM_ConfigClockSource+0xb4>
 800c894:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800c898:	d02f      	beq.n	800c8fa <HAL_TIM_ConfigClockSource+0x112>
      break;
 800c89a:	e07b      	b.n	800c994 <HAL_TIM_ConfigClockSource+0x1ac>
  switch (sClockSourceConfig->ClockSource)
 800c89c:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 800c8a0:	d06e      	beq.n	800c980 <HAL_TIM_ConfigClockSource+0x198>
 800c8a2:	4a44      	ldr	r2, [pc, #272]	; (800c9b4 <HAL_TIM_ConfigClockSource+0x1cc>)
 800c8a4:	4293      	cmp	r3, r2
 800c8a6:	d06b      	beq.n	800c980 <HAL_TIM_ConfigClockSource+0x198>
      break;
 800c8a8:	e074      	b.n	800c994 <HAL_TIM_ConfigClockSource+0x1ac>
  switch (sClockSourceConfig->ClockSource)
 800c8aa:	4a43      	ldr	r2, [pc, #268]	; (800c9b8 <HAL_TIM_ConfigClockSource+0x1d0>)
 800c8ac:	4293      	cmp	r3, r2
 800c8ae:	d067      	beq.n	800c980 <HAL_TIM_ConfigClockSource+0x198>
 800c8b0:	4a41      	ldr	r2, [pc, #260]	; (800c9b8 <HAL_TIM_ConfigClockSource+0x1d0>)
 800c8b2:	4293      	cmp	r3, r2
 800c8b4:	d803      	bhi.n	800c8be <HAL_TIM_ConfigClockSource+0xd6>
 800c8b6:	4a41      	ldr	r2, [pc, #260]	; (800c9bc <HAL_TIM_ConfigClockSource+0x1d4>)
 800c8b8:	4293      	cmp	r3, r2
 800c8ba:	d061      	beq.n	800c980 <HAL_TIM_ConfigClockSource+0x198>
      break;
 800c8bc:	e06a      	b.n	800c994 <HAL_TIM_ConfigClockSource+0x1ac>
  switch (sClockSourceConfig->ClockSource)
 800c8be:	4a40      	ldr	r2, [pc, #256]	; (800c9c0 <HAL_TIM_ConfigClockSource+0x1d8>)
 800c8c0:	4293      	cmp	r3, r2
 800c8c2:	d05d      	beq.n	800c980 <HAL_TIM_ConfigClockSource+0x198>
 800c8c4:	4a3f      	ldr	r2, [pc, #252]	; (800c9c4 <HAL_TIM_ConfigClockSource+0x1dc>)
 800c8c6:	4293      	cmp	r3, r2
 800c8c8:	d05a      	beq.n	800c980 <HAL_TIM_ConfigClockSource+0x198>
      break;
 800c8ca:	e063      	b.n	800c994 <HAL_TIM_ConfigClockSource+0x1ac>
      TIM_ETR_SetConfig(htim->Instance,
 800c8cc:	687b      	ldr	r3, [r7, #4]
 800c8ce:	6818      	ldr	r0, [r3, #0]
 800c8d0:	683b      	ldr	r3, [r7, #0]
 800c8d2:	6899      	ldr	r1, [r3, #8]
 800c8d4:	683b      	ldr	r3, [r7, #0]
 800c8d6:	685a      	ldr	r2, [r3, #4]
 800c8d8:	683b      	ldr	r3, [r7, #0]
 800c8da:	68db      	ldr	r3, [r3, #12]
 800c8dc:	f000 fcf4 	bl	800d2c8 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 800c8e0:	687b      	ldr	r3, [r7, #4]
 800c8e2:	681b      	ldr	r3, [r3, #0]
 800c8e4:	689b      	ldr	r3, [r3, #8]
 800c8e6:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800c8e8:	68fb      	ldr	r3, [r7, #12]
 800c8ea:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800c8ee:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 800c8f0:	687b      	ldr	r3, [r7, #4]
 800c8f2:	681b      	ldr	r3, [r3, #0]
 800c8f4:	68fa      	ldr	r2, [r7, #12]
 800c8f6:	609a      	str	r2, [r3, #8]
      break;
 800c8f8:	e04c      	b.n	800c994 <HAL_TIM_ConfigClockSource+0x1ac>
      TIM_ETR_SetConfig(htim->Instance,
 800c8fa:	687b      	ldr	r3, [r7, #4]
 800c8fc:	6818      	ldr	r0, [r3, #0]
 800c8fe:	683b      	ldr	r3, [r7, #0]
 800c900:	6899      	ldr	r1, [r3, #8]
 800c902:	683b      	ldr	r3, [r7, #0]
 800c904:	685a      	ldr	r2, [r3, #4]
 800c906:	683b      	ldr	r3, [r7, #0]
 800c908:	68db      	ldr	r3, [r3, #12]
 800c90a:	f000 fcdd 	bl	800d2c8 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800c90e:	687b      	ldr	r3, [r7, #4]
 800c910:	681b      	ldr	r3, [r3, #0]
 800c912:	689a      	ldr	r2, [r3, #8]
 800c914:	687b      	ldr	r3, [r7, #4]
 800c916:	681b      	ldr	r3, [r3, #0]
 800c918:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800c91c:	609a      	str	r2, [r3, #8]
      break;
 800c91e:	e039      	b.n	800c994 <HAL_TIM_ConfigClockSource+0x1ac>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800c920:	687b      	ldr	r3, [r7, #4]
 800c922:	6818      	ldr	r0, [r3, #0]
 800c924:	683b      	ldr	r3, [r7, #0]
 800c926:	6859      	ldr	r1, [r3, #4]
 800c928:	683b      	ldr	r3, [r7, #0]
 800c92a:	68db      	ldr	r3, [r3, #12]
 800c92c:	461a      	mov	r2, r3
 800c92e:	f000 fc4f 	bl	800d1d0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800c932:	687b      	ldr	r3, [r7, #4]
 800c934:	681b      	ldr	r3, [r3, #0]
 800c936:	2150      	movs	r1, #80	; 0x50
 800c938:	4618      	mov	r0, r3
 800c93a:	f000 fca8 	bl	800d28e <TIM_ITRx_SetConfig>
      break;
 800c93e:	e029      	b.n	800c994 <HAL_TIM_ConfigClockSource+0x1ac>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800c940:	687b      	ldr	r3, [r7, #4]
 800c942:	6818      	ldr	r0, [r3, #0]
 800c944:	683b      	ldr	r3, [r7, #0]
 800c946:	6859      	ldr	r1, [r3, #4]
 800c948:	683b      	ldr	r3, [r7, #0]
 800c94a:	68db      	ldr	r3, [r3, #12]
 800c94c:	461a      	mov	r2, r3
 800c94e:	f000 fc6e 	bl	800d22e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800c952:	687b      	ldr	r3, [r7, #4]
 800c954:	681b      	ldr	r3, [r3, #0]
 800c956:	2160      	movs	r1, #96	; 0x60
 800c958:	4618      	mov	r0, r3
 800c95a:	f000 fc98 	bl	800d28e <TIM_ITRx_SetConfig>
      break;
 800c95e:	e019      	b.n	800c994 <HAL_TIM_ConfigClockSource+0x1ac>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800c960:	687b      	ldr	r3, [r7, #4]
 800c962:	6818      	ldr	r0, [r3, #0]
 800c964:	683b      	ldr	r3, [r7, #0]
 800c966:	6859      	ldr	r1, [r3, #4]
 800c968:	683b      	ldr	r3, [r7, #0]
 800c96a:	68db      	ldr	r3, [r3, #12]
 800c96c:	461a      	mov	r2, r3
 800c96e:	f000 fc2f 	bl	800d1d0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800c972:	687b      	ldr	r3, [r7, #4]
 800c974:	681b      	ldr	r3, [r3, #0]
 800c976:	2140      	movs	r1, #64	; 0x40
 800c978:	4618      	mov	r0, r3
 800c97a:	f000 fc88 	bl	800d28e <TIM_ITRx_SetConfig>
      break;
 800c97e:	e009      	b.n	800c994 <HAL_TIM_ConfigClockSource+0x1ac>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800c980:	687b      	ldr	r3, [r7, #4]
 800c982:	681a      	ldr	r2, [r3, #0]
 800c984:	683b      	ldr	r3, [r7, #0]
 800c986:	681b      	ldr	r3, [r3, #0]
 800c988:	4619      	mov	r1, r3
 800c98a:	4610      	mov	r0, r2
 800c98c:	f000 fc7f 	bl	800d28e <TIM_ITRx_SetConfig>
      break;
 800c990:	e000      	b.n	800c994 <HAL_TIM_ConfigClockSource+0x1ac>
      break;
 800c992:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800c994:	687b      	ldr	r3, [r7, #4]
 800c996:	2201      	movs	r2, #1
 800c998:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800c99c:	687b      	ldr	r3, [r7, #4]
 800c99e:	2200      	movs	r2, #0
 800c9a0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800c9a4:	2300      	movs	r3, #0
}
 800c9a6:	4618      	mov	r0, r3
 800c9a8:	3710      	adds	r7, #16
 800c9aa:	46bd      	mov	sp, r7
 800c9ac:	bd80      	pop	{r7, pc}
 800c9ae:	bf00      	nop
 800c9b0:	00100030 	.word	0x00100030
 800c9b4:	00100020 	.word	0x00100020
 800c9b8:	00100050 	.word	0x00100050
 800c9bc:	00100040 	.word	0x00100040
 800c9c0:	00100060 	.word	0x00100060
 800c9c4:	00100070 	.word	0x00100070

0800c9c8 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800c9c8:	b480      	push	{r7}
 800c9ca:	b083      	sub	sp, #12
 800c9cc:	af00      	add	r7, sp, #0
 800c9ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 800c9d0:	bf00      	nop
 800c9d2:	370c      	adds	r7, #12
 800c9d4:	46bd      	mov	sp, r7
 800c9d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9da:	4770      	bx	lr

0800c9dc <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800c9dc:	b480      	push	{r7}
 800c9de:	b083      	sub	sp, #12
 800c9e0:	af00      	add	r7, sp, #0
 800c9e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800c9e4:	bf00      	nop
 800c9e6:	370c      	adds	r7, #12
 800c9e8:	46bd      	mov	sp, r7
 800c9ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9ee:	4770      	bx	lr

0800c9f0 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800c9f0:	b480      	push	{r7}
 800c9f2:	b083      	sub	sp, #12
 800c9f4:	af00      	add	r7, sp, #0
 800c9f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800c9f8:	bf00      	nop
 800c9fa:	370c      	adds	r7, #12
 800c9fc:	46bd      	mov	sp, r7
 800c9fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca02:	4770      	bx	lr

0800ca04 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800ca04:	b480      	push	{r7}
 800ca06:	b083      	sub	sp, #12
 800ca08:	af00      	add	r7, sp, #0
 800ca0a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800ca0c:	bf00      	nop
 800ca0e:	370c      	adds	r7, #12
 800ca10:	46bd      	mov	sp, r7
 800ca12:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca16:	4770      	bx	lr

0800ca18 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800ca18:	b480      	push	{r7}
 800ca1a:	b083      	sub	sp, #12
 800ca1c:	af00      	add	r7, sp, #0
 800ca1e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800ca20:	bf00      	nop
 800ca22:	370c      	adds	r7, #12
 800ca24:	46bd      	mov	sp, r7
 800ca26:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca2a:	4770      	bx	lr

0800ca2c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800ca2c:	b480      	push	{r7}
 800ca2e:	b085      	sub	sp, #20
 800ca30:	af00      	add	r7, sp, #0
 800ca32:	6078      	str	r0, [r7, #4]
 800ca34:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800ca36:	687b      	ldr	r3, [r7, #4]
 800ca38:	681b      	ldr	r3, [r3, #0]
 800ca3a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800ca3c:	687b      	ldr	r3, [r7, #4]
 800ca3e:	4a46      	ldr	r2, [pc, #280]	; (800cb58 <TIM_Base_SetConfig+0x12c>)
 800ca40:	4293      	cmp	r3, r2
 800ca42:	d017      	beq.n	800ca74 <TIM_Base_SetConfig+0x48>
 800ca44:	687b      	ldr	r3, [r7, #4]
 800ca46:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800ca4a:	d013      	beq.n	800ca74 <TIM_Base_SetConfig+0x48>
 800ca4c:	687b      	ldr	r3, [r7, #4]
 800ca4e:	4a43      	ldr	r2, [pc, #268]	; (800cb5c <TIM_Base_SetConfig+0x130>)
 800ca50:	4293      	cmp	r3, r2
 800ca52:	d00f      	beq.n	800ca74 <TIM_Base_SetConfig+0x48>
 800ca54:	687b      	ldr	r3, [r7, #4]
 800ca56:	4a42      	ldr	r2, [pc, #264]	; (800cb60 <TIM_Base_SetConfig+0x134>)
 800ca58:	4293      	cmp	r3, r2
 800ca5a:	d00b      	beq.n	800ca74 <TIM_Base_SetConfig+0x48>
 800ca5c:	687b      	ldr	r3, [r7, #4]
 800ca5e:	4a41      	ldr	r2, [pc, #260]	; (800cb64 <TIM_Base_SetConfig+0x138>)
 800ca60:	4293      	cmp	r3, r2
 800ca62:	d007      	beq.n	800ca74 <TIM_Base_SetConfig+0x48>
 800ca64:	687b      	ldr	r3, [r7, #4]
 800ca66:	4a40      	ldr	r2, [pc, #256]	; (800cb68 <TIM_Base_SetConfig+0x13c>)
 800ca68:	4293      	cmp	r3, r2
 800ca6a:	d003      	beq.n	800ca74 <TIM_Base_SetConfig+0x48>
 800ca6c:	687b      	ldr	r3, [r7, #4]
 800ca6e:	4a3f      	ldr	r2, [pc, #252]	; (800cb6c <TIM_Base_SetConfig+0x140>)
 800ca70:	4293      	cmp	r3, r2
 800ca72:	d108      	bne.n	800ca86 <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800ca74:	68fb      	ldr	r3, [r7, #12]
 800ca76:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800ca7a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800ca7c:	683b      	ldr	r3, [r7, #0]
 800ca7e:	685b      	ldr	r3, [r3, #4]
 800ca80:	68fa      	ldr	r2, [r7, #12]
 800ca82:	4313      	orrs	r3, r2
 800ca84:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800ca86:	687b      	ldr	r3, [r7, #4]
 800ca88:	4a33      	ldr	r2, [pc, #204]	; (800cb58 <TIM_Base_SetConfig+0x12c>)
 800ca8a:	4293      	cmp	r3, r2
 800ca8c:	d023      	beq.n	800cad6 <TIM_Base_SetConfig+0xaa>
 800ca8e:	687b      	ldr	r3, [r7, #4]
 800ca90:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800ca94:	d01f      	beq.n	800cad6 <TIM_Base_SetConfig+0xaa>
 800ca96:	687b      	ldr	r3, [r7, #4]
 800ca98:	4a30      	ldr	r2, [pc, #192]	; (800cb5c <TIM_Base_SetConfig+0x130>)
 800ca9a:	4293      	cmp	r3, r2
 800ca9c:	d01b      	beq.n	800cad6 <TIM_Base_SetConfig+0xaa>
 800ca9e:	687b      	ldr	r3, [r7, #4]
 800caa0:	4a2f      	ldr	r2, [pc, #188]	; (800cb60 <TIM_Base_SetConfig+0x134>)
 800caa2:	4293      	cmp	r3, r2
 800caa4:	d017      	beq.n	800cad6 <TIM_Base_SetConfig+0xaa>
 800caa6:	687b      	ldr	r3, [r7, #4]
 800caa8:	4a2e      	ldr	r2, [pc, #184]	; (800cb64 <TIM_Base_SetConfig+0x138>)
 800caaa:	4293      	cmp	r3, r2
 800caac:	d013      	beq.n	800cad6 <TIM_Base_SetConfig+0xaa>
 800caae:	687b      	ldr	r3, [r7, #4]
 800cab0:	4a2d      	ldr	r2, [pc, #180]	; (800cb68 <TIM_Base_SetConfig+0x13c>)
 800cab2:	4293      	cmp	r3, r2
 800cab4:	d00f      	beq.n	800cad6 <TIM_Base_SetConfig+0xaa>
 800cab6:	687b      	ldr	r3, [r7, #4]
 800cab8:	4a2d      	ldr	r2, [pc, #180]	; (800cb70 <TIM_Base_SetConfig+0x144>)
 800caba:	4293      	cmp	r3, r2
 800cabc:	d00b      	beq.n	800cad6 <TIM_Base_SetConfig+0xaa>
 800cabe:	687b      	ldr	r3, [r7, #4]
 800cac0:	4a2c      	ldr	r2, [pc, #176]	; (800cb74 <TIM_Base_SetConfig+0x148>)
 800cac2:	4293      	cmp	r3, r2
 800cac4:	d007      	beq.n	800cad6 <TIM_Base_SetConfig+0xaa>
 800cac6:	687b      	ldr	r3, [r7, #4]
 800cac8:	4a2b      	ldr	r2, [pc, #172]	; (800cb78 <TIM_Base_SetConfig+0x14c>)
 800caca:	4293      	cmp	r3, r2
 800cacc:	d003      	beq.n	800cad6 <TIM_Base_SetConfig+0xaa>
 800cace:	687b      	ldr	r3, [r7, #4]
 800cad0:	4a26      	ldr	r2, [pc, #152]	; (800cb6c <TIM_Base_SetConfig+0x140>)
 800cad2:	4293      	cmp	r3, r2
 800cad4:	d108      	bne.n	800cae8 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800cad6:	68fb      	ldr	r3, [r7, #12]
 800cad8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800cadc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800cade:	683b      	ldr	r3, [r7, #0]
 800cae0:	68db      	ldr	r3, [r3, #12]
 800cae2:	68fa      	ldr	r2, [r7, #12]
 800cae4:	4313      	orrs	r3, r2
 800cae6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800cae8:	68fb      	ldr	r3, [r7, #12]
 800caea:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800caee:	683b      	ldr	r3, [r7, #0]
 800caf0:	695b      	ldr	r3, [r3, #20]
 800caf2:	4313      	orrs	r3, r2
 800caf4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800caf6:	687b      	ldr	r3, [r7, #4]
 800caf8:	68fa      	ldr	r2, [r7, #12]
 800cafa:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800cafc:	683b      	ldr	r3, [r7, #0]
 800cafe:	689a      	ldr	r2, [r3, #8]
 800cb00:	687b      	ldr	r3, [r7, #4]
 800cb02:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800cb04:	683b      	ldr	r3, [r7, #0]
 800cb06:	681a      	ldr	r2, [r3, #0]
 800cb08:	687b      	ldr	r3, [r7, #4]
 800cb0a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800cb0c:	687b      	ldr	r3, [r7, #4]
 800cb0e:	4a12      	ldr	r2, [pc, #72]	; (800cb58 <TIM_Base_SetConfig+0x12c>)
 800cb10:	4293      	cmp	r3, r2
 800cb12:	d013      	beq.n	800cb3c <TIM_Base_SetConfig+0x110>
 800cb14:	687b      	ldr	r3, [r7, #4]
 800cb16:	4a14      	ldr	r2, [pc, #80]	; (800cb68 <TIM_Base_SetConfig+0x13c>)
 800cb18:	4293      	cmp	r3, r2
 800cb1a:	d00f      	beq.n	800cb3c <TIM_Base_SetConfig+0x110>
 800cb1c:	687b      	ldr	r3, [r7, #4]
 800cb1e:	4a14      	ldr	r2, [pc, #80]	; (800cb70 <TIM_Base_SetConfig+0x144>)
 800cb20:	4293      	cmp	r3, r2
 800cb22:	d00b      	beq.n	800cb3c <TIM_Base_SetConfig+0x110>
 800cb24:	687b      	ldr	r3, [r7, #4]
 800cb26:	4a13      	ldr	r2, [pc, #76]	; (800cb74 <TIM_Base_SetConfig+0x148>)
 800cb28:	4293      	cmp	r3, r2
 800cb2a:	d007      	beq.n	800cb3c <TIM_Base_SetConfig+0x110>
 800cb2c:	687b      	ldr	r3, [r7, #4]
 800cb2e:	4a12      	ldr	r2, [pc, #72]	; (800cb78 <TIM_Base_SetConfig+0x14c>)
 800cb30:	4293      	cmp	r3, r2
 800cb32:	d003      	beq.n	800cb3c <TIM_Base_SetConfig+0x110>
 800cb34:	687b      	ldr	r3, [r7, #4]
 800cb36:	4a0d      	ldr	r2, [pc, #52]	; (800cb6c <TIM_Base_SetConfig+0x140>)
 800cb38:	4293      	cmp	r3, r2
 800cb3a:	d103      	bne.n	800cb44 <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800cb3c:	683b      	ldr	r3, [r7, #0]
 800cb3e:	691a      	ldr	r2, [r3, #16]
 800cb40:	687b      	ldr	r3, [r7, #4]
 800cb42:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800cb44:	687b      	ldr	r3, [r7, #4]
 800cb46:	2201      	movs	r2, #1
 800cb48:	615a      	str	r2, [r3, #20]
}
 800cb4a:	bf00      	nop
 800cb4c:	3714      	adds	r7, #20
 800cb4e:	46bd      	mov	sp, r7
 800cb50:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb54:	4770      	bx	lr
 800cb56:	bf00      	nop
 800cb58:	40012c00 	.word	0x40012c00
 800cb5c:	40000400 	.word	0x40000400
 800cb60:	40000800 	.word	0x40000800
 800cb64:	40000c00 	.word	0x40000c00
 800cb68:	40013400 	.word	0x40013400
 800cb6c:	40015000 	.word	0x40015000
 800cb70:	40014000 	.word	0x40014000
 800cb74:	40014400 	.word	0x40014400
 800cb78:	40014800 	.word	0x40014800

0800cb7c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800cb7c:	b480      	push	{r7}
 800cb7e:	b087      	sub	sp, #28
 800cb80:	af00      	add	r7, sp, #0
 800cb82:	6078      	str	r0, [r7, #4]
 800cb84:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800cb86:	687b      	ldr	r3, [r7, #4]
 800cb88:	6a1b      	ldr	r3, [r3, #32]
 800cb8a:	f023 0201 	bic.w	r2, r3, #1
 800cb8e:	687b      	ldr	r3, [r7, #4]
 800cb90:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800cb92:	687b      	ldr	r3, [r7, #4]
 800cb94:	6a1b      	ldr	r3, [r3, #32]
 800cb96:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800cb98:	687b      	ldr	r3, [r7, #4]
 800cb9a:	685b      	ldr	r3, [r3, #4]
 800cb9c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800cb9e:	687b      	ldr	r3, [r7, #4]
 800cba0:	699b      	ldr	r3, [r3, #24]
 800cba2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800cba4:	68fb      	ldr	r3, [r7, #12]
 800cba6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800cbaa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800cbae:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800cbb0:	68fb      	ldr	r3, [r7, #12]
 800cbb2:	f023 0303 	bic.w	r3, r3, #3
 800cbb6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800cbb8:	683b      	ldr	r3, [r7, #0]
 800cbba:	681b      	ldr	r3, [r3, #0]
 800cbbc:	68fa      	ldr	r2, [r7, #12]
 800cbbe:	4313      	orrs	r3, r2
 800cbc0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800cbc2:	697b      	ldr	r3, [r7, #20]
 800cbc4:	f023 0302 	bic.w	r3, r3, #2
 800cbc8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800cbca:	683b      	ldr	r3, [r7, #0]
 800cbcc:	689b      	ldr	r3, [r3, #8]
 800cbce:	697a      	ldr	r2, [r7, #20]
 800cbd0:	4313      	orrs	r3, r2
 800cbd2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800cbd4:	687b      	ldr	r3, [r7, #4]
 800cbd6:	4a30      	ldr	r2, [pc, #192]	; (800cc98 <TIM_OC1_SetConfig+0x11c>)
 800cbd8:	4293      	cmp	r3, r2
 800cbda:	d013      	beq.n	800cc04 <TIM_OC1_SetConfig+0x88>
 800cbdc:	687b      	ldr	r3, [r7, #4]
 800cbde:	4a2f      	ldr	r2, [pc, #188]	; (800cc9c <TIM_OC1_SetConfig+0x120>)
 800cbe0:	4293      	cmp	r3, r2
 800cbe2:	d00f      	beq.n	800cc04 <TIM_OC1_SetConfig+0x88>
 800cbe4:	687b      	ldr	r3, [r7, #4]
 800cbe6:	4a2e      	ldr	r2, [pc, #184]	; (800cca0 <TIM_OC1_SetConfig+0x124>)
 800cbe8:	4293      	cmp	r3, r2
 800cbea:	d00b      	beq.n	800cc04 <TIM_OC1_SetConfig+0x88>
 800cbec:	687b      	ldr	r3, [r7, #4]
 800cbee:	4a2d      	ldr	r2, [pc, #180]	; (800cca4 <TIM_OC1_SetConfig+0x128>)
 800cbf0:	4293      	cmp	r3, r2
 800cbf2:	d007      	beq.n	800cc04 <TIM_OC1_SetConfig+0x88>
 800cbf4:	687b      	ldr	r3, [r7, #4]
 800cbf6:	4a2c      	ldr	r2, [pc, #176]	; (800cca8 <TIM_OC1_SetConfig+0x12c>)
 800cbf8:	4293      	cmp	r3, r2
 800cbfa:	d003      	beq.n	800cc04 <TIM_OC1_SetConfig+0x88>
 800cbfc:	687b      	ldr	r3, [r7, #4]
 800cbfe:	4a2b      	ldr	r2, [pc, #172]	; (800ccac <TIM_OC1_SetConfig+0x130>)
 800cc00:	4293      	cmp	r3, r2
 800cc02:	d10c      	bne.n	800cc1e <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800cc04:	697b      	ldr	r3, [r7, #20]
 800cc06:	f023 0308 	bic.w	r3, r3, #8
 800cc0a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800cc0c:	683b      	ldr	r3, [r7, #0]
 800cc0e:	68db      	ldr	r3, [r3, #12]
 800cc10:	697a      	ldr	r2, [r7, #20]
 800cc12:	4313      	orrs	r3, r2
 800cc14:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800cc16:	697b      	ldr	r3, [r7, #20]
 800cc18:	f023 0304 	bic.w	r3, r3, #4
 800cc1c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800cc1e:	687b      	ldr	r3, [r7, #4]
 800cc20:	4a1d      	ldr	r2, [pc, #116]	; (800cc98 <TIM_OC1_SetConfig+0x11c>)
 800cc22:	4293      	cmp	r3, r2
 800cc24:	d013      	beq.n	800cc4e <TIM_OC1_SetConfig+0xd2>
 800cc26:	687b      	ldr	r3, [r7, #4]
 800cc28:	4a1c      	ldr	r2, [pc, #112]	; (800cc9c <TIM_OC1_SetConfig+0x120>)
 800cc2a:	4293      	cmp	r3, r2
 800cc2c:	d00f      	beq.n	800cc4e <TIM_OC1_SetConfig+0xd2>
 800cc2e:	687b      	ldr	r3, [r7, #4]
 800cc30:	4a1b      	ldr	r2, [pc, #108]	; (800cca0 <TIM_OC1_SetConfig+0x124>)
 800cc32:	4293      	cmp	r3, r2
 800cc34:	d00b      	beq.n	800cc4e <TIM_OC1_SetConfig+0xd2>
 800cc36:	687b      	ldr	r3, [r7, #4]
 800cc38:	4a1a      	ldr	r2, [pc, #104]	; (800cca4 <TIM_OC1_SetConfig+0x128>)
 800cc3a:	4293      	cmp	r3, r2
 800cc3c:	d007      	beq.n	800cc4e <TIM_OC1_SetConfig+0xd2>
 800cc3e:	687b      	ldr	r3, [r7, #4]
 800cc40:	4a19      	ldr	r2, [pc, #100]	; (800cca8 <TIM_OC1_SetConfig+0x12c>)
 800cc42:	4293      	cmp	r3, r2
 800cc44:	d003      	beq.n	800cc4e <TIM_OC1_SetConfig+0xd2>
 800cc46:	687b      	ldr	r3, [r7, #4]
 800cc48:	4a18      	ldr	r2, [pc, #96]	; (800ccac <TIM_OC1_SetConfig+0x130>)
 800cc4a:	4293      	cmp	r3, r2
 800cc4c:	d111      	bne.n	800cc72 <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800cc4e:	693b      	ldr	r3, [r7, #16]
 800cc50:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800cc54:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800cc56:	693b      	ldr	r3, [r7, #16]
 800cc58:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800cc5c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800cc5e:	683b      	ldr	r3, [r7, #0]
 800cc60:	695b      	ldr	r3, [r3, #20]
 800cc62:	693a      	ldr	r2, [r7, #16]
 800cc64:	4313      	orrs	r3, r2
 800cc66:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800cc68:	683b      	ldr	r3, [r7, #0]
 800cc6a:	699b      	ldr	r3, [r3, #24]
 800cc6c:	693a      	ldr	r2, [r7, #16]
 800cc6e:	4313      	orrs	r3, r2
 800cc70:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800cc72:	687b      	ldr	r3, [r7, #4]
 800cc74:	693a      	ldr	r2, [r7, #16]
 800cc76:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800cc78:	687b      	ldr	r3, [r7, #4]
 800cc7a:	68fa      	ldr	r2, [r7, #12]
 800cc7c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800cc7e:	683b      	ldr	r3, [r7, #0]
 800cc80:	685a      	ldr	r2, [r3, #4]
 800cc82:	687b      	ldr	r3, [r7, #4]
 800cc84:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800cc86:	687b      	ldr	r3, [r7, #4]
 800cc88:	697a      	ldr	r2, [r7, #20]
 800cc8a:	621a      	str	r2, [r3, #32]
}
 800cc8c:	bf00      	nop
 800cc8e:	371c      	adds	r7, #28
 800cc90:	46bd      	mov	sp, r7
 800cc92:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc96:	4770      	bx	lr
 800cc98:	40012c00 	.word	0x40012c00
 800cc9c:	40013400 	.word	0x40013400
 800cca0:	40014000 	.word	0x40014000
 800cca4:	40014400 	.word	0x40014400
 800cca8:	40014800 	.word	0x40014800
 800ccac:	40015000 	.word	0x40015000

0800ccb0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800ccb0:	b480      	push	{r7}
 800ccb2:	b087      	sub	sp, #28
 800ccb4:	af00      	add	r7, sp, #0
 800ccb6:	6078      	str	r0, [r7, #4]
 800ccb8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800ccba:	687b      	ldr	r3, [r7, #4]
 800ccbc:	6a1b      	ldr	r3, [r3, #32]
 800ccbe:	f023 0210 	bic.w	r2, r3, #16
 800ccc2:	687b      	ldr	r3, [r7, #4]
 800ccc4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800ccc6:	687b      	ldr	r3, [r7, #4]
 800ccc8:	6a1b      	ldr	r3, [r3, #32]
 800ccca:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800cccc:	687b      	ldr	r3, [r7, #4]
 800ccce:	685b      	ldr	r3, [r3, #4]
 800ccd0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800ccd2:	687b      	ldr	r3, [r7, #4]
 800ccd4:	699b      	ldr	r3, [r3, #24]
 800ccd6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800ccd8:	68fb      	ldr	r3, [r7, #12]
 800ccda:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800ccde:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800cce2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800cce4:	68fb      	ldr	r3, [r7, #12]
 800cce6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800ccea:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800ccec:	683b      	ldr	r3, [r7, #0]
 800ccee:	681b      	ldr	r3, [r3, #0]
 800ccf0:	021b      	lsls	r3, r3, #8
 800ccf2:	68fa      	ldr	r2, [r7, #12]
 800ccf4:	4313      	orrs	r3, r2
 800ccf6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800ccf8:	697b      	ldr	r3, [r7, #20]
 800ccfa:	f023 0320 	bic.w	r3, r3, #32
 800ccfe:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800cd00:	683b      	ldr	r3, [r7, #0]
 800cd02:	689b      	ldr	r3, [r3, #8]
 800cd04:	011b      	lsls	r3, r3, #4
 800cd06:	697a      	ldr	r2, [r7, #20]
 800cd08:	4313      	orrs	r3, r2
 800cd0a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800cd0c:	687b      	ldr	r3, [r7, #4]
 800cd0e:	4a2c      	ldr	r2, [pc, #176]	; (800cdc0 <TIM_OC2_SetConfig+0x110>)
 800cd10:	4293      	cmp	r3, r2
 800cd12:	d007      	beq.n	800cd24 <TIM_OC2_SetConfig+0x74>
 800cd14:	687b      	ldr	r3, [r7, #4]
 800cd16:	4a2b      	ldr	r2, [pc, #172]	; (800cdc4 <TIM_OC2_SetConfig+0x114>)
 800cd18:	4293      	cmp	r3, r2
 800cd1a:	d003      	beq.n	800cd24 <TIM_OC2_SetConfig+0x74>
 800cd1c:	687b      	ldr	r3, [r7, #4]
 800cd1e:	4a2a      	ldr	r2, [pc, #168]	; (800cdc8 <TIM_OC2_SetConfig+0x118>)
 800cd20:	4293      	cmp	r3, r2
 800cd22:	d10d      	bne.n	800cd40 <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800cd24:	697b      	ldr	r3, [r7, #20]
 800cd26:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800cd2a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800cd2c:	683b      	ldr	r3, [r7, #0]
 800cd2e:	68db      	ldr	r3, [r3, #12]
 800cd30:	011b      	lsls	r3, r3, #4
 800cd32:	697a      	ldr	r2, [r7, #20]
 800cd34:	4313      	orrs	r3, r2
 800cd36:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800cd38:	697b      	ldr	r3, [r7, #20]
 800cd3a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800cd3e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800cd40:	687b      	ldr	r3, [r7, #4]
 800cd42:	4a1f      	ldr	r2, [pc, #124]	; (800cdc0 <TIM_OC2_SetConfig+0x110>)
 800cd44:	4293      	cmp	r3, r2
 800cd46:	d013      	beq.n	800cd70 <TIM_OC2_SetConfig+0xc0>
 800cd48:	687b      	ldr	r3, [r7, #4]
 800cd4a:	4a1e      	ldr	r2, [pc, #120]	; (800cdc4 <TIM_OC2_SetConfig+0x114>)
 800cd4c:	4293      	cmp	r3, r2
 800cd4e:	d00f      	beq.n	800cd70 <TIM_OC2_SetConfig+0xc0>
 800cd50:	687b      	ldr	r3, [r7, #4]
 800cd52:	4a1e      	ldr	r2, [pc, #120]	; (800cdcc <TIM_OC2_SetConfig+0x11c>)
 800cd54:	4293      	cmp	r3, r2
 800cd56:	d00b      	beq.n	800cd70 <TIM_OC2_SetConfig+0xc0>
 800cd58:	687b      	ldr	r3, [r7, #4]
 800cd5a:	4a1d      	ldr	r2, [pc, #116]	; (800cdd0 <TIM_OC2_SetConfig+0x120>)
 800cd5c:	4293      	cmp	r3, r2
 800cd5e:	d007      	beq.n	800cd70 <TIM_OC2_SetConfig+0xc0>
 800cd60:	687b      	ldr	r3, [r7, #4]
 800cd62:	4a1c      	ldr	r2, [pc, #112]	; (800cdd4 <TIM_OC2_SetConfig+0x124>)
 800cd64:	4293      	cmp	r3, r2
 800cd66:	d003      	beq.n	800cd70 <TIM_OC2_SetConfig+0xc0>
 800cd68:	687b      	ldr	r3, [r7, #4]
 800cd6a:	4a17      	ldr	r2, [pc, #92]	; (800cdc8 <TIM_OC2_SetConfig+0x118>)
 800cd6c:	4293      	cmp	r3, r2
 800cd6e:	d113      	bne.n	800cd98 <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800cd70:	693b      	ldr	r3, [r7, #16]
 800cd72:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800cd76:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800cd78:	693b      	ldr	r3, [r7, #16]
 800cd7a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800cd7e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800cd80:	683b      	ldr	r3, [r7, #0]
 800cd82:	695b      	ldr	r3, [r3, #20]
 800cd84:	009b      	lsls	r3, r3, #2
 800cd86:	693a      	ldr	r2, [r7, #16]
 800cd88:	4313      	orrs	r3, r2
 800cd8a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800cd8c:	683b      	ldr	r3, [r7, #0]
 800cd8e:	699b      	ldr	r3, [r3, #24]
 800cd90:	009b      	lsls	r3, r3, #2
 800cd92:	693a      	ldr	r2, [r7, #16]
 800cd94:	4313      	orrs	r3, r2
 800cd96:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800cd98:	687b      	ldr	r3, [r7, #4]
 800cd9a:	693a      	ldr	r2, [r7, #16]
 800cd9c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800cd9e:	687b      	ldr	r3, [r7, #4]
 800cda0:	68fa      	ldr	r2, [r7, #12]
 800cda2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800cda4:	683b      	ldr	r3, [r7, #0]
 800cda6:	685a      	ldr	r2, [r3, #4]
 800cda8:	687b      	ldr	r3, [r7, #4]
 800cdaa:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800cdac:	687b      	ldr	r3, [r7, #4]
 800cdae:	697a      	ldr	r2, [r7, #20]
 800cdb0:	621a      	str	r2, [r3, #32]
}
 800cdb2:	bf00      	nop
 800cdb4:	371c      	adds	r7, #28
 800cdb6:	46bd      	mov	sp, r7
 800cdb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cdbc:	4770      	bx	lr
 800cdbe:	bf00      	nop
 800cdc0:	40012c00 	.word	0x40012c00
 800cdc4:	40013400 	.word	0x40013400
 800cdc8:	40015000 	.word	0x40015000
 800cdcc:	40014000 	.word	0x40014000
 800cdd0:	40014400 	.word	0x40014400
 800cdd4:	40014800 	.word	0x40014800

0800cdd8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800cdd8:	b480      	push	{r7}
 800cdda:	b087      	sub	sp, #28
 800cddc:	af00      	add	r7, sp, #0
 800cdde:	6078      	str	r0, [r7, #4]
 800cde0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800cde2:	687b      	ldr	r3, [r7, #4]
 800cde4:	6a1b      	ldr	r3, [r3, #32]
 800cde6:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800cdea:	687b      	ldr	r3, [r7, #4]
 800cdec:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800cdee:	687b      	ldr	r3, [r7, #4]
 800cdf0:	6a1b      	ldr	r3, [r3, #32]
 800cdf2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800cdf4:	687b      	ldr	r3, [r7, #4]
 800cdf6:	685b      	ldr	r3, [r3, #4]
 800cdf8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800cdfa:	687b      	ldr	r3, [r7, #4]
 800cdfc:	69db      	ldr	r3, [r3, #28]
 800cdfe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800ce00:	68fb      	ldr	r3, [r7, #12]
 800ce02:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800ce06:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800ce0a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800ce0c:	68fb      	ldr	r3, [r7, #12]
 800ce0e:	f023 0303 	bic.w	r3, r3, #3
 800ce12:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800ce14:	683b      	ldr	r3, [r7, #0]
 800ce16:	681b      	ldr	r3, [r3, #0]
 800ce18:	68fa      	ldr	r2, [r7, #12]
 800ce1a:	4313      	orrs	r3, r2
 800ce1c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800ce1e:	697b      	ldr	r3, [r7, #20]
 800ce20:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800ce24:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800ce26:	683b      	ldr	r3, [r7, #0]
 800ce28:	689b      	ldr	r3, [r3, #8]
 800ce2a:	021b      	lsls	r3, r3, #8
 800ce2c:	697a      	ldr	r2, [r7, #20]
 800ce2e:	4313      	orrs	r3, r2
 800ce30:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800ce32:	687b      	ldr	r3, [r7, #4]
 800ce34:	4a2b      	ldr	r2, [pc, #172]	; (800cee4 <TIM_OC3_SetConfig+0x10c>)
 800ce36:	4293      	cmp	r3, r2
 800ce38:	d007      	beq.n	800ce4a <TIM_OC3_SetConfig+0x72>
 800ce3a:	687b      	ldr	r3, [r7, #4]
 800ce3c:	4a2a      	ldr	r2, [pc, #168]	; (800cee8 <TIM_OC3_SetConfig+0x110>)
 800ce3e:	4293      	cmp	r3, r2
 800ce40:	d003      	beq.n	800ce4a <TIM_OC3_SetConfig+0x72>
 800ce42:	687b      	ldr	r3, [r7, #4]
 800ce44:	4a29      	ldr	r2, [pc, #164]	; (800ceec <TIM_OC3_SetConfig+0x114>)
 800ce46:	4293      	cmp	r3, r2
 800ce48:	d10d      	bne.n	800ce66 <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800ce4a:	697b      	ldr	r3, [r7, #20]
 800ce4c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800ce50:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800ce52:	683b      	ldr	r3, [r7, #0]
 800ce54:	68db      	ldr	r3, [r3, #12]
 800ce56:	021b      	lsls	r3, r3, #8
 800ce58:	697a      	ldr	r2, [r7, #20]
 800ce5a:	4313      	orrs	r3, r2
 800ce5c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800ce5e:	697b      	ldr	r3, [r7, #20]
 800ce60:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800ce64:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800ce66:	687b      	ldr	r3, [r7, #4]
 800ce68:	4a1e      	ldr	r2, [pc, #120]	; (800cee4 <TIM_OC3_SetConfig+0x10c>)
 800ce6a:	4293      	cmp	r3, r2
 800ce6c:	d013      	beq.n	800ce96 <TIM_OC3_SetConfig+0xbe>
 800ce6e:	687b      	ldr	r3, [r7, #4]
 800ce70:	4a1d      	ldr	r2, [pc, #116]	; (800cee8 <TIM_OC3_SetConfig+0x110>)
 800ce72:	4293      	cmp	r3, r2
 800ce74:	d00f      	beq.n	800ce96 <TIM_OC3_SetConfig+0xbe>
 800ce76:	687b      	ldr	r3, [r7, #4]
 800ce78:	4a1d      	ldr	r2, [pc, #116]	; (800cef0 <TIM_OC3_SetConfig+0x118>)
 800ce7a:	4293      	cmp	r3, r2
 800ce7c:	d00b      	beq.n	800ce96 <TIM_OC3_SetConfig+0xbe>
 800ce7e:	687b      	ldr	r3, [r7, #4]
 800ce80:	4a1c      	ldr	r2, [pc, #112]	; (800cef4 <TIM_OC3_SetConfig+0x11c>)
 800ce82:	4293      	cmp	r3, r2
 800ce84:	d007      	beq.n	800ce96 <TIM_OC3_SetConfig+0xbe>
 800ce86:	687b      	ldr	r3, [r7, #4]
 800ce88:	4a1b      	ldr	r2, [pc, #108]	; (800cef8 <TIM_OC3_SetConfig+0x120>)
 800ce8a:	4293      	cmp	r3, r2
 800ce8c:	d003      	beq.n	800ce96 <TIM_OC3_SetConfig+0xbe>
 800ce8e:	687b      	ldr	r3, [r7, #4]
 800ce90:	4a16      	ldr	r2, [pc, #88]	; (800ceec <TIM_OC3_SetConfig+0x114>)
 800ce92:	4293      	cmp	r3, r2
 800ce94:	d113      	bne.n	800cebe <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800ce96:	693b      	ldr	r3, [r7, #16]
 800ce98:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800ce9c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800ce9e:	693b      	ldr	r3, [r7, #16]
 800cea0:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800cea4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800cea6:	683b      	ldr	r3, [r7, #0]
 800cea8:	695b      	ldr	r3, [r3, #20]
 800ceaa:	011b      	lsls	r3, r3, #4
 800ceac:	693a      	ldr	r2, [r7, #16]
 800ceae:	4313      	orrs	r3, r2
 800ceb0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800ceb2:	683b      	ldr	r3, [r7, #0]
 800ceb4:	699b      	ldr	r3, [r3, #24]
 800ceb6:	011b      	lsls	r3, r3, #4
 800ceb8:	693a      	ldr	r2, [r7, #16]
 800ceba:	4313      	orrs	r3, r2
 800cebc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800cebe:	687b      	ldr	r3, [r7, #4]
 800cec0:	693a      	ldr	r2, [r7, #16]
 800cec2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800cec4:	687b      	ldr	r3, [r7, #4]
 800cec6:	68fa      	ldr	r2, [r7, #12]
 800cec8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800ceca:	683b      	ldr	r3, [r7, #0]
 800cecc:	685a      	ldr	r2, [r3, #4]
 800cece:	687b      	ldr	r3, [r7, #4]
 800ced0:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800ced2:	687b      	ldr	r3, [r7, #4]
 800ced4:	697a      	ldr	r2, [r7, #20]
 800ced6:	621a      	str	r2, [r3, #32]
}
 800ced8:	bf00      	nop
 800ceda:	371c      	adds	r7, #28
 800cedc:	46bd      	mov	sp, r7
 800cede:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cee2:	4770      	bx	lr
 800cee4:	40012c00 	.word	0x40012c00
 800cee8:	40013400 	.word	0x40013400
 800ceec:	40015000 	.word	0x40015000
 800cef0:	40014000 	.word	0x40014000
 800cef4:	40014400 	.word	0x40014400
 800cef8:	40014800 	.word	0x40014800

0800cefc <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800cefc:	b480      	push	{r7}
 800cefe:	b087      	sub	sp, #28
 800cf00:	af00      	add	r7, sp, #0
 800cf02:	6078      	str	r0, [r7, #4]
 800cf04:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800cf06:	687b      	ldr	r3, [r7, #4]
 800cf08:	6a1b      	ldr	r3, [r3, #32]
 800cf0a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800cf0e:	687b      	ldr	r3, [r7, #4]
 800cf10:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800cf12:	687b      	ldr	r3, [r7, #4]
 800cf14:	6a1b      	ldr	r3, [r3, #32]
 800cf16:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800cf18:	687b      	ldr	r3, [r7, #4]
 800cf1a:	685b      	ldr	r3, [r3, #4]
 800cf1c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800cf1e:	687b      	ldr	r3, [r7, #4]
 800cf20:	69db      	ldr	r3, [r3, #28]
 800cf22:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800cf24:	68fb      	ldr	r3, [r7, #12]
 800cf26:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800cf2a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800cf2e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800cf30:	68fb      	ldr	r3, [r7, #12]
 800cf32:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800cf36:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800cf38:	683b      	ldr	r3, [r7, #0]
 800cf3a:	681b      	ldr	r3, [r3, #0]
 800cf3c:	021b      	lsls	r3, r3, #8
 800cf3e:	68fa      	ldr	r2, [r7, #12]
 800cf40:	4313      	orrs	r3, r2
 800cf42:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800cf44:	697b      	ldr	r3, [r7, #20]
 800cf46:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800cf4a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800cf4c:	683b      	ldr	r3, [r7, #0]
 800cf4e:	689b      	ldr	r3, [r3, #8]
 800cf50:	031b      	lsls	r3, r3, #12
 800cf52:	697a      	ldr	r2, [r7, #20]
 800cf54:	4313      	orrs	r3, r2
 800cf56:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 800cf58:	687b      	ldr	r3, [r7, #4]
 800cf5a:	4a2c      	ldr	r2, [pc, #176]	; (800d00c <TIM_OC4_SetConfig+0x110>)
 800cf5c:	4293      	cmp	r3, r2
 800cf5e:	d007      	beq.n	800cf70 <TIM_OC4_SetConfig+0x74>
 800cf60:	687b      	ldr	r3, [r7, #4]
 800cf62:	4a2b      	ldr	r2, [pc, #172]	; (800d010 <TIM_OC4_SetConfig+0x114>)
 800cf64:	4293      	cmp	r3, r2
 800cf66:	d003      	beq.n	800cf70 <TIM_OC4_SetConfig+0x74>
 800cf68:	687b      	ldr	r3, [r7, #4]
 800cf6a:	4a2a      	ldr	r2, [pc, #168]	; (800d014 <TIM_OC4_SetConfig+0x118>)
 800cf6c:	4293      	cmp	r3, r2
 800cf6e:	d10d      	bne.n	800cf8c <TIM_OC4_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 800cf70:	697b      	ldr	r3, [r7, #20]
 800cf72:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800cf76:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 800cf78:	683b      	ldr	r3, [r7, #0]
 800cf7a:	68db      	ldr	r3, [r3, #12]
 800cf7c:	031b      	lsls	r3, r3, #12
 800cf7e:	697a      	ldr	r2, [r7, #20]
 800cf80:	4313      	orrs	r3, r2
 800cf82:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 800cf84:	697b      	ldr	r3, [r7, #20]
 800cf86:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800cf8a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800cf8c:	687b      	ldr	r3, [r7, #4]
 800cf8e:	4a1f      	ldr	r2, [pc, #124]	; (800d00c <TIM_OC4_SetConfig+0x110>)
 800cf90:	4293      	cmp	r3, r2
 800cf92:	d013      	beq.n	800cfbc <TIM_OC4_SetConfig+0xc0>
 800cf94:	687b      	ldr	r3, [r7, #4]
 800cf96:	4a1e      	ldr	r2, [pc, #120]	; (800d010 <TIM_OC4_SetConfig+0x114>)
 800cf98:	4293      	cmp	r3, r2
 800cf9a:	d00f      	beq.n	800cfbc <TIM_OC4_SetConfig+0xc0>
 800cf9c:	687b      	ldr	r3, [r7, #4]
 800cf9e:	4a1e      	ldr	r2, [pc, #120]	; (800d018 <TIM_OC4_SetConfig+0x11c>)
 800cfa0:	4293      	cmp	r3, r2
 800cfa2:	d00b      	beq.n	800cfbc <TIM_OC4_SetConfig+0xc0>
 800cfa4:	687b      	ldr	r3, [r7, #4]
 800cfa6:	4a1d      	ldr	r2, [pc, #116]	; (800d01c <TIM_OC4_SetConfig+0x120>)
 800cfa8:	4293      	cmp	r3, r2
 800cfaa:	d007      	beq.n	800cfbc <TIM_OC4_SetConfig+0xc0>
 800cfac:	687b      	ldr	r3, [r7, #4]
 800cfae:	4a1c      	ldr	r2, [pc, #112]	; (800d020 <TIM_OC4_SetConfig+0x124>)
 800cfb0:	4293      	cmp	r3, r2
 800cfb2:	d003      	beq.n	800cfbc <TIM_OC4_SetConfig+0xc0>
 800cfb4:	687b      	ldr	r3, [r7, #4]
 800cfb6:	4a17      	ldr	r2, [pc, #92]	; (800d014 <TIM_OC4_SetConfig+0x118>)
 800cfb8:	4293      	cmp	r3, r2
 800cfba:	d113      	bne.n	800cfe4 <TIM_OC4_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800cfbc:	693b      	ldr	r3, [r7, #16]
 800cfbe:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800cfc2:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 800cfc4:	693b      	ldr	r3, [r7, #16]
 800cfc6:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800cfca:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800cfcc:	683b      	ldr	r3, [r7, #0]
 800cfce:	695b      	ldr	r3, [r3, #20]
 800cfd0:	019b      	lsls	r3, r3, #6
 800cfd2:	693a      	ldr	r2, [r7, #16]
 800cfd4:	4313      	orrs	r3, r2
 800cfd6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 800cfd8:	683b      	ldr	r3, [r7, #0]
 800cfda:	699b      	ldr	r3, [r3, #24]
 800cfdc:	019b      	lsls	r3, r3, #6
 800cfde:	693a      	ldr	r2, [r7, #16]
 800cfe0:	4313      	orrs	r3, r2
 800cfe2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800cfe4:	687b      	ldr	r3, [r7, #4]
 800cfe6:	693a      	ldr	r2, [r7, #16]
 800cfe8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800cfea:	687b      	ldr	r3, [r7, #4]
 800cfec:	68fa      	ldr	r2, [r7, #12]
 800cfee:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800cff0:	683b      	ldr	r3, [r7, #0]
 800cff2:	685a      	ldr	r2, [r3, #4]
 800cff4:	687b      	ldr	r3, [r7, #4]
 800cff6:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800cff8:	687b      	ldr	r3, [r7, #4]
 800cffa:	697a      	ldr	r2, [r7, #20]
 800cffc:	621a      	str	r2, [r3, #32]
}
 800cffe:	bf00      	nop
 800d000:	371c      	adds	r7, #28
 800d002:	46bd      	mov	sp, r7
 800d004:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d008:	4770      	bx	lr
 800d00a:	bf00      	nop
 800d00c:	40012c00 	.word	0x40012c00
 800d010:	40013400 	.word	0x40013400
 800d014:	40015000 	.word	0x40015000
 800d018:	40014000 	.word	0x40014000
 800d01c:	40014400 	.word	0x40014400
 800d020:	40014800 	.word	0x40014800

0800d024 <TIM_OC5_SetConfig>:
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 800d024:	b480      	push	{r7}
 800d026:	b087      	sub	sp, #28
 800d028:	af00      	add	r7, sp, #0
 800d02a:	6078      	str	r0, [r7, #4]
 800d02c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800d02e:	687b      	ldr	r3, [r7, #4]
 800d030:	6a1b      	ldr	r3, [r3, #32]
 800d032:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800d036:	687b      	ldr	r3, [r7, #4]
 800d038:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800d03a:	687b      	ldr	r3, [r7, #4]
 800d03c:	6a1b      	ldr	r3, [r3, #32]
 800d03e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800d040:	687b      	ldr	r3, [r7, #4]
 800d042:	685b      	ldr	r3, [r3, #4]
 800d044:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800d046:	687b      	ldr	r3, [r7, #4]
 800d048:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800d04a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800d04c:	68fb      	ldr	r3, [r7, #12]
 800d04e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800d052:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800d056:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800d058:	683b      	ldr	r3, [r7, #0]
 800d05a:	681b      	ldr	r3, [r3, #0]
 800d05c:	68fa      	ldr	r2, [r7, #12]
 800d05e:	4313      	orrs	r3, r2
 800d060:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800d062:	693b      	ldr	r3, [r7, #16]
 800d064:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 800d068:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800d06a:	683b      	ldr	r3, [r7, #0]
 800d06c:	689b      	ldr	r3, [r3, #8]
 800d06e:	041b      	lsls	r3, r3, #16
 800d070:	693a      	ldr	r2, [r7, #16]
 800d072:	4313      	orrs	r3, r2
 800d074:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800d076:	687b      	ldr	r3, [r7, #4]
 800d078:	4a19      	ldr	r2, [pc, #100]	; (800d0e0 <TIM_OC5_SetConfig+0xbc>)
 800d07a:	4293      	cmp	r3, r2
 800d07c:	d013      	beq.n	800d0a6 <TIM_OC5_SetConfig+0x82>
 800d07e:	687b      	ldr	r3, [r7, #4]
 800d080:	4a18      	ldr	r2, [pc, #96]	; (800d0e4 <TIM_OC5_SetConfig+0xc0>)
 800d082:	4293      	cmp	r3, r2
 800d084:	d00f      	beq.n	800d0a6 <TIM_OC5_SetConfig+0x82>
 800d086:	687b      	ldr	r3, [r7, #4]
 800d088:	4a17      	ldr	r2, [pc, #92]	; (800d0e8 <TIM_OC5_SetConfig+0xc4>)
 800d08a:	4293      	cmp	r3, r2
 800d08c:	d00b      	beq.n	800d0a6 <TIM_OC5_SetConfig+0x82>
 800d08e:	687b      	ldr	r3, [r7, #4]
 800d090:	4a16      	ldr	r2, [pc, #88]	; (800d0ec <TIM_OC5_SetConfig+0xc8>)
 800d092:	4293      	cmp	r3, r2
 800d094:	d007      	beq.n	800d0a6 <TIM_OC5_SetConfig+0x82>
 800d096:	687b      	ldr	r3, [r7, #4]
 800d098:	4a15      	ldr	r2, [pc, #84]	; (800d0f0 <TIM_OC5_SetConfig+0xcc>)
 800d09a:	4293      	cmp	r3, r2
 800d09c:	d003      	beq.n	800d0a6 <TIM_OC5_SetConfig+0x82>
 800d09e:	687b      	ldr	r3, [r7, #4]
 800d0a0:	4a14      	ldr	r2, [pc, #80]	; (800d0f4 <TIM_OC5_SetConfig+0xd0>)
 800d0a2:	4293      	cmp	r3, r2
 800d0a4:	d109      	bne.n	800d0ba <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800d0a6:	697b      	ldr	r3, [r7, #20]
 800d0a8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800d0ac:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800d0ae:	683b      	ldr	r3, [r7, #0]
 800d0b0:	695b      	ldr	r3, [r3, #20]
 800d0b2:	021b      	lsls	r3, r3, #8
 800d0b4:	697a      	ldr	r2, [r7, #20]
 800d0b6:	4313      	orrs	r3, r2
 800d0b8:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800d0ba:	687b      	ldr	r3, [r7, #4]
 800d0bc:	697a      	ldr	r2, [r7, #20]
 800d0be:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800d0c0:	687b      	ldr	r3, [r7, #4]
 800d0c2:	68fa      	ldr	r2, [r7, #12]
 800d0c4:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800d0c6:	683b      	ldr	r3, [r7, #0]
 800d0c8:	685a      	ldr	r2, [r3, #4]
 800d0ca:	687b      	ldr	r3, [r7, #4]
 800d0cc:	649a      	str	r2, [r3, #72]	; 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800d0ce:	687b      	ldr	r3, [r7, #4]
 800d0d0:	693a      	ldr	r2, [r7, #16]
 800d0d2:	621a      	str	r2, [r3, #32]
}
 800d0d4:	bf00      	nop
 800d0d6:	371c      	adds	r7, #28
 800d0d8:	46bd      	mov	sp, r7
 800d0da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d0de:	4770      	bx	lr
 800d0e0:	40012c00 	.word	0x40012c00
 800d0e4:	40013400 	.word	0x40013400
 800d0e8:	40014000 	.word	0x40014000
 800d0ec:	40014400 	.word	0x40014400
 800d0f0:	40014800 	.word	0x40014800
 800d0f4:	40015000 	.word	0x40015000

0800d0f8 <TIM_OC6_SetConfig>:
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 800d0f8:	b480      	push	{r7}
 800d0fa:	b087      	sub	sp, #28
 800d0fc:	af00      	add	r7, sp, #0
 800d0fe:	6078      	str	r0, [r7, #4]
 800d100:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800d102:	687b      	ldr	r3, [r7, #4]
 800d104:	6a1b      	ldr	r3, [r3, #32]
 800d106:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800d10a:	687b      	ldr	r3, [r7, #4]
 800d10c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800d10e:	687b      	ldr	r3, [r7, #4]
 800d110:	6a1b      	ldr	r3, [r3, #32]
 800d112:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800d114:	687b      	ldr	r3, [r7, #4]
 800d116:	685b      	ldr	r3, [r3, #4]
 800d118:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800d11a:	687b      	ldr	r3, [r7, #4]
 800d11c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800d11e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800d120:	68fb      	ldr	r3, [r7, #12]
 800d122:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800d126:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800d12a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800d12c:	683b      	ldr	r3, [r7, #0]
 800d12e:	681b      	ldr	r3, [r3, #0]
 800d130:	021b      	lsls	r3, r3, #8
 800d132:	68fa      	ldr	r2, [r7, #12]
 800d134:	4313      	orrs	r3, r2
 800d136:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800d138:	693b      	ldr	r3, [r7, #16]
 800d13a:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800d13e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800d140:	683b      	ldr	r3, [r7, #0]
 800d142:	689b      	ldr	r3, [r3, #8]
 800d144:	051b      	lsls	r3, r3, #20
 800d146:	693a      	ldr	r2, [r7, #16]
 800d148:	4313      	orrs	r3, r2
 800d14a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800d14c:	687b      	ldr	r3, [r7, #4]
 800d14e:	4a1a      	ldr	r2, [pc, #104]	; (800d1b8 <TIM_OC6_SetConfig+0xc0>)
 800d150:	4293      	cmp	r3, r2
 800d152:	d013      	beq.n	800d17c <TIM_OC6_SetConfig+0x84>
 800d154:	687b      	ldr	r3, [r7, #4]
 800d156:	4a19      	ldr	r2, [pc, #100]	; (800d1bc <TIM_OC6_SetConfig+0xc4>)
 800d158:	4293      	cmp	r3, r2
 800d15a:	d00f      	beq.n	800d17c <TIM_OC6_SetConfig+0x84>
 800d15c:	687b      	ldr	r3, [r7, #4]
 800d15e:	4a18      	ldr	r2, [pc, #96]	; (800d1c0 <TIM_OC6_SetConfig+0xc8>)
 800d160:	4293      	cmp	r3, r2
 800d162:	d00b      	beq.n	800d17c <TIM_OC6_SetConfig+0x84>
 800d164:	687b      	ldr	r3, [r7, #4]
 800d166:	4a17      	ldr	r2, [pc, #92]	; (800d1c4 <TIM_OC6_SetConfig+0xcc>)
 800d168:	4293      	cmp	r3, r2
 800d16a:	d007      	beq.n	800d17c <TIM_OC6_SetConfig+0x84>
 800d16c:	687b      	ldr	r3, [r7, #4]
 800d16e:	4a16      	ldr	r2, [pc, #88]	; (800d1c8 <TIM_OC6_SetConfig+0xd0>)
 800d170:	4293      	cmp	r3, r2
 800d172:	d003      	beq.n	800d17c <TIM_OC6_SetConfig+0x84>
 800d174:	687b      	ldr	r3, [r7, #4]
 800d176:	4a15      	ldr	r2, [pc, #84]	; (800d1cc <TIM_OC6_SetConfig+0xd4>)
 800d178:	4293      	cmp	r3, r2
 800d17a:	d109      	bne.n	800d190 <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800d17c:	697b      	ldr	r3, [r7, #20]
 800d17e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800d182:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800d184:	683b      	ldr	r3, [r7, #0]
 800d186:	695b      	ldr	r3, [r3, #20]
 800d188:	029b      	lsls	r3, r3, #10
 800d18a:	697a      	ldr	r2, [r7, #20]
 800d18c:	4313      	orrs	r3, r2
 800d18e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800d190:	687b      	ldr	r3, [r7, #4]
 800d192:	697a      	ldr	r2, [r7, #20]
 800d194:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800d196:	687b      	ldr	r3, [r7, #4]
 800d198:	68fa      	ldr	r2, [r7, #12]
 800d19a:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800d19c:	683b      	ldr	r3, [r7, #0]
 800d19e:	685a      	ldr	r2, [r3, #4]
 800d1a0:	687b      	ldr	r3, [r7, #4]
 800d1a2:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800d1a4:	687b      	ldr	r3, [r7, #4]
 800d1a6:	693a      	ldr	r2, [r7, #16]
 800d1a8:	621a      	str	r2, [r3, #32]
}
 800d1aa:	bf00      	nop
 800d1ac:	371c      	adds	r7, #28
 800d1ae:	46bd      	mov	sp, r7
 800d1b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1b4:	4770      	bx	lr
 800d1b6:	bf00      	nop
 800d1b8:	40012c00 	.word	0x40012c00
 800d1bc:	40013400 	.word	0x40013400
 800d1c0:	40014000 	.word	0x40014000
 800d1c4:	40014400 	.word	0x40014400
 800d1c8:	40014800 	.word	0x40014800
 800d1cc:	40015000 	.word	0x40015000

0800d1d0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800d1d0:	b480      	push	{r7}
 800d1d2:	b087      	sub	sp, #28
 800d1d4:	af00      	add	r7, sp, #0
 800d1d6:	60f8      	str	r0, [r7, #12]
 800d1d8:	60b9      	str	r1, [r7, #8]
 800d1da:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800d1dc:	68fb      	ldr	r3, [r7, #12]
 800d1de:	6a1b      	ldr	r3, [r3, #32]
 800d1e0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800d1e2:	68fb      	ldr	r3, [r7, #12]
 800d1e4:	6a1b      	ldr	r3, [r3, #32]
 800d1e6:	f023 0201 	bic.w	r2, r3, #1
 800d1ea:	68fb      	ldr	r3, [r7, #12]
 800d1ec:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800d1ee:	68fb      	ldr	r3, [r7, #12]
 800d1f0:	699b      	ldr	r3, [r3, #24]
 800d1f2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800d1f4:	693b      	ldr	r3, [r7, #16]
 800d1f6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800d1fa:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800d1fc:	687b      	ldr	r3, [r7, #4]
 800d1fe:	011b      	lsls	r3, r3, #4
 800d200:	693a      	ldr	r2, [r7, #16]
 800d202:	4313      	orrs	r3, r2
 800d204:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800d206:	697b      	ldr	r3, [r7, #20]
 800d208:	f023 030a 	bic.w	r3, r3, #10
 800d20c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800d20e:	697a      	ldr	r2, [r7, #20]
 800d210:	68bb      	ldr	r3, [r7, #8]
 800d212:	4313      	orrs	r3, r2
 800d214:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800d216:	68fb      	ldr	r3, [r7, #12]
 800d218:	693a      	ldr	r2, [r7, #16]
 800d21a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800d21c:	68fb      	ldr	r3, [r7, #12]
 800d21e:	697a      	ldr	r2, [r7, #20]
 800d220:	621a      	str	r2, [r3, #32]
}
 800d222:	bf00      	nop
 800d224:	371c      	adds	r7, #28
 800d226:	46bd      	mov	sp, r7
 800d228:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d22c:	4770      	bx	lr

0800d22e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800d22e:	b480      	push	{r7}
 800d230:	b087      	sub	sp, #28
 800d232:	af00      	add	r7, sp, #0
 800d234:	60f8      	str	r0, [r7, #12]
 800d236:	60b9      	str	r1, [r7, #8]
 800d238:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800d23a:	68fb      	ldr	r3, [r7, #12]
 800d23c:	6a1b      	ldr	r3, [r3, #32]
 800d23e:	f023 0210 	bic.w	r2, r3, #16
 800d242:	68fb      	ldr	r3, [r7, #12]
 800d244:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800d246:	68fb      	ldr	r3, [r7, #12]
 800d248:	699b      	ldr	r3, [r3, #24]
 800d24a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800d24c:	68fb      	ldr	r3, [r7, #12]
 800d24e:	6a1b      	ldr	r3, [r3, #32]
 800d250:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800d252:	697b      	ldr	r3, [r7, #20]
 800d254:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800d258:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800d25a:	687b      	ldr	r3, [r7, #4]
 800d25c:	031b      	lsls	r3, r3, #12
 800d25e:	697a      	ldr	r2, [r7, #20]
 800d260:	4313      	orrs	r3, r2
 800d262:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800d264:	693b      	ldr	r3, [r7, #16]
 800d266:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800d26a:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800d26c:	68bb      	ldr	r3, [r7, #8]
 800d26e:	011b      	lsls	r3, r3, #4
 800d270:	693a      	ldr	r2, [r7, #16]
 800d272:	4313      	orrs	r3, r2
 800d274:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800d276:	68fb      	ldr	r3, [r7, #12]
 800d278:	697a      	ldr	r2, [r7, #20]
 800d27a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800d27c:	68fb      	ldr	r3, [r7, #12]
 800d27e:	693a      	ldr	r2, [r7, #16]
 800d280:	621a      	str	r2, [r3, #32]
}
 800d282:	bf00      	nop
 800d284:	371c      	adds	r7, #28
 800d286:	46bd      	mov	sp, r7
 800d288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d28c:	4770      	bx	lr

0800d28e <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800d28e:	b480      	push	{r7}
 800d290:	b085      	sub	sp, #20
 800d292:	af00      	add	r7, sp, #0
 800d294:	6078      	str	r0, [r7, #4]
 800d296:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800d298:	687b      	ldr	r3, [r7, #4]
 800d29a:	689b      	ldr	r3, [r3, #8]
 800d29c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800d29e:	68fb      	ldr	r3, [r7, #12]
 800d2a0:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 800d2a4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800d2a8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800d2aa:	683a      	ldr	r2, [r7, #0]
 800d2ac:	68fb      	ldr	r3, [r7, #12]
 800d2ae:	4313      	orrs	r3, r2
 800d2b0:	f043 0307 	orr.w	r3, r3, #7
 800d2b4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800d2b6:	687b      	ldr	r3, [r7, #4]
 800d2b8:	68fa      	ldr	r2, [r7, #12]
 800d2ba:	609a      	str	r2, [r3, #8]
}
 800d2bc:	bf00      	nop
 800d2be:	3714      	adds	r7, #20
 800d2c0:	46bd      	mov	sp, r7
 800d2c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d2c6:	4770      	bx	lr

0800d2c8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800d2c8:	b480      	push	{r7}
 800d2ca:	b087      	sub	sp, #28
 800d2cc:	af00      	add	r7, sp, #0
 800d2ce:	60f8      	str	r0, [r7, #12]
 800d2d0:	60b9      	str	r1, [r7, #8]
 800d2d2:	607a      	str	r2, [r7, #4]
 800d2d4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800d2d6:	68fb      	ldr	r3, [r7, #12]
 800d2d8:	689b      	ldr	r3, [r3, #8]
 800d2da:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800d2dc:	697b      	ldr	r3, [r7, #20]
 800d2de:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800d2e2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800d2e4:	683b      	ldr	r3, [r7, #0]
 800d2e6:	021a      	lsls	r2, r3, #8
 800d2e8:	687b      	ldr	r3, [r7, #4]
 800d2ea:	431a      	orrs	r2, r3
 800d2ec:	68bb      	ldr	r3, [r7, #8]
 800d2ee:	4313      	orrs	r3, r2
 800d2f0:	697a      	ldr	r2, [r7, #20]
 800d2f2:	4313      	orrs	r3, r2
 800d2f4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800d2f6:	68fb      	ldr	r3, [r7, #12]
 800d2f8:	697a      	ldr	r2, [r7, #20]
 800d2fa:	609a      	str	r2, [r3, #8]
}
 800d2fc:	bf00      	nop
 800d2fe:	371c      	adds	r7, #28
 800d300:	46bd      	mov	sp, r7
 800d302:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d306:	4770      	bx	lr

0800d308 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800d308:	b480      	push	{r7}
 800d30a:	b087      	sub	sp, #28
 800d30c:	af00      	add	r7, sp, #0
 800d30e:	60f8      	str	r0, [r7, #12]
 800d310:	60b9      	str	r1, [r7, #8]
 800d312:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800d314:	68bb      	ldr	r3, [r7, #8]
 800d316:	f003 031f 	and.w	r3, r3, #31
 800d31a:	2201      	movs	r2, #1
 800d31c:	fa02 f303 	lsl.w	r3, r2, r3
 800d320:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800d322:	68fb      	ldr	r3, [r7, #12]
 800d324:	6a1a      	ldr	r2, [r3, #32]
 800d326:	697b      	ldr	r3, [r7, #20]
 800d328:	43db      	mvns	r3, r3
 800d32a:	401a      	ands	r2, r3
 800d32c:	68fb      	ldr	r3, [r7, #12]
 800d32e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800d330:	68fb      	ldr	r3, [r7, #12]
 800d332:	6a1a      	ldr	r2, [r3, #32]
 800d334:	68bb      	ldr	r3, [r7, #8]
 800d336:	f003 031f 	and.w	r3, r3, #31
 800d33a:	6879      	ldr	r1, [r7, #4]
 800d33c:	fa01 f303 	lsl.w	r3, r1, r3
 800d340:	431a      	orrs	r2, r3
 800d342:	68fb      	ldr	r3, [r7, #12]
 800d344:	621a      	str	r2, [r3, #32]
}
 800d346:	bf00      	nop
 800d348:	371c      	adds	r7, #28
 800d34a:	46bd      	mov	sp, r7
 800d34c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d350:	4770      	bx	lr
	...

0800d354 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800d354:	b480      	push	{r7}
 800d356:	b085      	sub	sp, #20
 800d358:	af00      	add	r7, sp, #0
 800d35a:	6078      	str	r0, [r7, #4]
 800d35c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800d35e:	687b      	ldr	r3, [r7, #4]
 800d360:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800d364:	2b01      	cmp	r3, #1
 800d366:	d101      	bne.n	800d36c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800d368:	2302      	movs	r3, #2
 800d36a:	e074      	b.n	800d456 <HAL_TIMEx_MasterConfigSynchronization+0x102>
 800d36c:	687b      	ldr	r3, [r7, #4]
 800d36e:	2201      	movs	r2, #1
 800d370:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800d374:	687b      	ldr	r3, [r7, #4]
 800d376:	2202      	movs	r2, #2
 800d378:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800d37c:	687b      	ldr	r3, [r7, #4]
 800d37e:	681b      	ldr	r3, [r3, #0]
 800d380:	685b      	ldr	r3, [r3, #4]
 800d382:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800d384:	687b      	ldr	r3, [r7, #4]
 800d386:	681b      	ldr	r3, [r3, #0]
 800d388:	689b      	ldr	r3, [r3, #8]
 800d38a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800d38c:	687b      	ldr	r3, [r7, #4]
 800d38e:	681b      	ldr	r3, [r3, #0]
 800d390:	4a34      	ldr	r2, [pc, #208]	; (800d464 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800d392:	4293      	cmp	r3, r2
 800d394:	d009      	beq.n	800d3aa <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800d396:	687b      	ldr	r3, [r7, #4]
 800d398:	681b      	ldr	r3, [r3, #0]
 800d39a:	4a33      	ldr	r2, [pc, #204]	; (800d468 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800d39c:	4293      	cmp	r3, r2
 800d39e:	d004      	beq.n	800d3aa <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800d3a0:	687b      	ldr	r3, [r7, #4]
 800d3a2:	681b      	ldr	r3, [r3, #0]
 800d3a4:	4a31      	ldr	r2, [pc, #196]	; (800d46c <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800d3a6:	4293      	cmp	r3, r2
 800d3a8:	d108      	bne.n	800d3bc <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800d3aa:	68fb      	ldr	r3, [r7, #12]
 800d3ac:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800d3b0:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800d3b2:	683b      	ldr	r3, [r7, #0]
 800d3b4:	685b      	ldr	r3, [r3, #4]
 800d3b6:	68fa      	ldr	r2, [r7, #12]
 800d3b8:	4313      	orrs	r3, r2
 800d3ba:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800d3bc:	68fb      	ldr	r3, [r7, #12]
 800d3be:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 800d3c2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800d3c6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800d3c8:	683b      	ldr	r3, [r7, #0]
 800d3ca:	681b      	ldr	r3, [r3, #0]
 800d3cc:	68fa      	ldr	r2, [r7, #12]
 800d3ce:	4313      	orrs	r3, r2
 800d3d0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800d3d2:	687b      	ldr	r3, [r7, #4]
 800d3d4:	681b      	ldr	r3, [r3, #0]
 800d3d6:	68fa      	ldr	r2, [r7, #12]
 800d3d8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800d3da:	687b      	ldr	r3, [r7, #4]
 800d3dc:	681b      	ldr	r3, [r3, #0]
 800d3de:	4a21      	ldr	r2, [pc, #132]	; (800d464 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800d3e0:	4293      	cmp	r3, r2
 800d3e2:	d022      	beq.n	800d42a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800d3e4:	687b      	ldr	r3, [r7, #4]
 800d3e6:	681b      	ldr	r3, [r3, #0]
 800d3e8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800d3ec:	d01d      	beq.n	800d42a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800d3ee:	687b      	ldr	r3, [r7, #4]
 800d3f0:	681b      	ldr	r3, [r3, #0]
 800d3f2:	4a1f      	ldr	r2, [pc, #124]	; (800d470 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 800d3f4:	4293      	cmp	r3, r2
 800d3f6:	d018      	beq.n	800d42a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800d3f8:	687b      	ldr	r3, [r7, #4]
 800d3fa:	681b      	ldr	r3, [r3, #0]
 800d3fc:	4a1d      	ldr	r2, [pc, #116]	; (800d474 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 800d3fe:	4293      	cmp	r3, r2
 800d400:	d013      	beq.n	800d42a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800d402:	687b      	ldr	r3, [r7, #4]
 800d404:	681b      	ldr	r3, [r3, #0]
 800d406:	4a1c      	ldr	r2, [pc, #112]	; (800d478 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 800d408:	4293      	cmp	r3, r2
 800d40a:	d00e      	beq.n	800d42a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800d40c:	687b      	ldr	r3, [r7, #4]
 800d40e:	681b      	ldr	r3, [r3, #0]
 800d410:	4a15      	ldr	r2, [pc, #84]	; (800d468 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800d412:	4293      	cmp	r3, r2
 800d414:	d009      	beq.n	800d42a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800d416:	687b      	ldr	r3, [r7, #4]
 800d418:	681b      	ldr	r3, [r3, #0]
 800d41a:	4a18      	ldr	r2, [pc, #96]	; (800d47c <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 800d41c:	4293      	cmp	r3, r2
 800d41e:	d004      	beq.n	800d42a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800d420:	687b      	ldr	r3, [r7, #4]
 800d422:	681b      	ldr	r3, [r3, #0]
 800d424:	4a11      	ldr	r2, [pc, #68]	; (800d46c <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800d426:	4293      	cmp	r3, r2
 800d428:	d10c      	bne.n	800d444 <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800d42a:	68bb      	ldr	r3, [r7, #8]
 800d42c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800d430:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800d432:	683b      	ldr	r3, [r7, #0]
 800d434:	689b      	ldr	r3, [r3, #8]
 800d436:	68ba      	ldr	r2, [r7, #8]
 800d438:	4313      	orrs	r3, r2
 800d43a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800d43c:	687b      	ldr	r3, [r7, #4]
 800d43e:	681b      	ldr	r3, [r3, #0]
 800d440:	68ba      	ldr	r2, [r7, #8]
 800d442:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800d444:	687b      	ldr	r3, [r7, #4]
 800d446:	2201      	movs	r2, #1
 800d448:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800d44c:	687b      	ldr	r3, [r7, #4]
 800d44e:	2200      	movs	r2, #0
 800d450:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800d454:	2300      	movs	r3, #0
}
 800d456:	4618      	mov	r0, r3
 800d458:	3714      	adds	r7, #20
 800d45a:	46bd      	mov	sp, r7
 800d45c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d460:	4770      	bx	lr
 800d462:	bf00      	nop
 800d464:	40012c00 	.word	0x40012c00
 800d468:	40013400 	.word	0x40013400
 800d46c:	40015000 	.word	0x40015000
 800d470:	40000400 	.word	0x40000400
 800d474:	40000800 	.word	0x40000800
 800d478:	40000c00 	.word	0x40000c00
 800d47c:	40014000 	.word	0x40014000

0800d480 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800d480:	b480      	push	{r7}
 800d482:	b085      	sub	sp, #20
 800d484:	af00      	add	r7, sp, #0
 800d486:	6078      	str	r0, [r7, #4]
 800d488:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800d48a:	2300      	movs	r3, #0
 800d48c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800d48e:	687b      	ldr	r3, [r7, #4]
 800d490:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800d494:	2b01      	cmp	r3, #1
 800d496:	d101      	bne.n	800d49c <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800d498:	2302      	movs	r3, #2
 800d49a:	e096      	b.n	800d5ca <HAL_TIMEx_ConfigBreakDeadTime+0x14a>
 800d49c:	687b      	ldr	r3, [r7, #4]
 800d49e:	2201      	movs	r2, #1
 800d4a0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800d4a4:	68fb      	ldr	r3, [r7, #12]
 800d4a6:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800d4aa:	683b      	ldr	r3, [r7, #0]
 800d4ac:	68db      	ldr	r3, [r3, #12]
 800d4ae:	4313      	orrs	r3, r2
 800d4b0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800d4b2:	68fb      	ldr	r3, [r7, #12]
 800d4b4:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800d4b8:	683b      	ldr	r3, [r7, #0]
 800d4ba:	689b      	ldr	r3, [r3, #8]
 800d4bc:	4313      	orrs	r3, r2
 800d4be:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800d4c0:	68fb      	ldr	r3, [r7, #12]
 800d4c2:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800d4c6:	683b      	ldr	r3, [r7, #0]
 800d4c8:	685b      	ldr	r3, [r3, #4]
 800d4ca:	4313      	orrs	r3, r2
 800d4cc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800d4ce:	68fb      	ldr	r3, [r7, #12]
 800d4d0:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800d4d4:	683b      	ldr	r3, [r7, #0]
 800d4d6:	681b      	ldr	r3, [r3, #0]
 800d4d8:	4313      	orrs	r3, r2
 800d4da:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800d4dc:	68fb      	ldr	r3, [r7, #12]
 800d4de:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800d4e2:	683b      	ldr	r3, [r7, #0]
 800d4e4:	691b      	ldr	r3, [r3, #16]
 800d4e6:	4313      	orrs	r3, r2
 800d4e8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800d4ea:	68fb      	ldr	r3, [r7, #12]
 800d4ec:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800d4f0:	683b      	ldr	r3, [r7, #0]
 800d4f2:	695b      	ldr	r3, [r3, #20]
 800d4f4:	4313      	orrs	r3, r2
 800d4f6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800d4f8:	68fb      	ldr	r3, [r7, #12]
 800d4fa:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800d4fe:	683b      	ldr	r3, [r7, #0]
 800d500:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d502:	4313      	orrs	r3, r2
 800d504:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800d506:	68fb      	ldr	r3, [r7, #12]
 800d508:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 800d50c:	683b      	ldr	r3, [r7, #0]
 800d50e:	699b      	ldr	r3, [r3, #24]
 800d510:	041b      	lsls	r3, r3, #16
 800d512:	4313      	orrs	r3, r2
 800d514:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 800d516:	687b      	ldr	r3, [r7, #4]
 800d518:	681b      	ldr	r3, [r3, #0]
 800d51a:	4a2f      	ldr	r2, [pc, #188]	; (800d5d8 <HAL_TIMEx_ConfigBreakDeadTime+0x158>)
 800d51c:	4293      	cmp	r3, r2
 800d51e:	d009      	beq.n	800d534 <HAL_TIMEx_ConfigBreakDeadTime+0xb4>
 800d520:	687b      	ldr	r3, [r7, #4]
 800d522:	681b      	ldr	r3, [r3, #0]
 800d524:	4a2d      	ldr	r2, [pc, #180]	; (800d5dc <HAL_TIMEx_ConfigBreakDeadTime+0x15c>)
 800d526:	4293      	cmp	r3, r2
 800d528:	d004      	beq.n	800d534 <HAL_TIMEx_ConfigBreakDeadTime+0xb4>
 800d52a:	687b      	ldr	r3, [r7, #4]
 800d52c:	681b      	ldr	r3, [r3, #0]
 800d52e:	4a2c      	ldr	r2, [pc, #176]	; (800d5e0 <HAL_TIMEx_ConfigBreakDeadTime+0x160>)
 800d530:	4293      	cmp	r3, r2
 800d532:	d106      	bne.n	800d542 <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
  {
    /* Check the parameters */
    assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

    /* Set BREAK AF mode */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 800d534:	68fb      	ldr	r3, [r7, #12]
 800d536:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 800d53a:	683b      	ldr	r3, [r7, #0]
 800d53c:	69db      	ldr	r3, [r3, #28]
 800d53e:	4313      	orrs	r3, r2
 800d540:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800d542:	687b      	ldr	r3, [r7, #4]
 800d544:	681b      	ldr	r3, [r3, #0]
 800d546:	4a24      	ldr	r2, [pc, #144]	; (800d5d8 <HAL_TIMEx_ConfigBreakDeadTime+0x158>)
 800d548:	4293      	cmp	r3, r2
 800d54a:	d009      	beq.n	800d560 <HAL_TIMEx_ConfigBreakDeadTime+0xe0>
 800d54c:	687b      	ldr	r3, [r7, #4]
 800d54e:	681b      	ldr	r3, [r3, #0]
 800d550:	4a22      	ldr	r2, [pc, #136]	; (800d5dc <HAL_TIMEx_ConfigBreakDeadTime+0x15c>)
 800d552:	4293      	cmp	r3, r2
 800d554:	d004      	beq.n	800d560 <HAL_TIMEx_ConfigBreakDeadTime+0xe0>
 800d556:	687b      	ldr	r3, [r7, #4]
 800d558:	681b      	ldr	r3, [r3, #0]
 800d55a:	4a21      	ldr	r2, [pc, #132]	; (800d5e0 <HAL_TIMEx_ConfigBreakDeadTime+0x160>)
 800d55c:	4293      	cmp	r3, r2
 800d55e:	d12b      	bne.n	800d5b8 <HAL_TIMEx_ConfigBreakDeadTime+0x138>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800d560:	68fb      	ldr	r3, [r7, #12]
 800d562:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 800d566:	683b      	ldr	r3, [r7, #0]
 800d568:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d56a:	051b      	lsls	r3, r3, #20
 800d56c:	4313      	orrs	r3, r2
 800d56e:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800d570:	68fb      	ldr	r3, [r7, #12]
 800d572:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 800d576:	683b      	ldr	r3, [r7, #0]
 800d578:	6a1b      	ldr	r3, [r3, #32]
 800d57a:	4313      	orrs	r3, r2
 800d57c:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800d57e:	68fb      	ldr	r3, [r7, #12]
 800d580:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 800d584:	683b      	ldr	r3, [r7, #0]
 800d586:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d588:	4313      	orrs	r3, r2
 800d58a:	60fb      	str	r3, [r7, #12]

    if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 800d58c:	687b      	ldr	r3, [r7, #4]
 800d58e:	681b      	ldr	r3, [r3, #0]
 800d590:	4a11      	ldr	r2, [pc, #68]	; (800d5d8 <HAL_TIMEx_ConfigBreakDeadTime+0x158>)
 800d592:	4293      	cmp	r3, r2
 800d594:	d009      	beq.n	800d5aa <HAL_TIMEx_ConfigBreakDeadTime+0x12a>
 800d596:	687b      	ldr	r3, [r7, #4]
 800d598:	681b      	ldr	r3, [r3, #0]
 800d59a:	4a10      	ldr	r2, [pc, #64]	; (800d5dc <HAL_TIMEx_ConfigBreakDeadTime+0x15c>)
 800d59c:	4293      	cmp	r3, r2
 800d59e:	d004      	beq.n	800d5aa <HAL_TIMEx_ConfigBreakDeadTime+0x12a>
 800d5a0:	687b      	ldr	r3, [r7, #4]
 800d5a2:	681b      	ldr	r3, [r3, #0]
 800d5a4:	4a0e      	ldr	r2, [pc, #56]	; (800d5e0 <HAL_TIMEx_ConfigBreakDeadTime+0x160>)
 800d5a6:	4293      	cmp	r3, r2
 800d5a8:	d106      	bne.n	800d5b8 <HAL_TIMEx_ConfigBreakDeadTime+0x138>
    {
      /* Check the parameters */
      assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

      /* Set BREAK2 AF mode */
      MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 800d5aa:	68fb      	ldr	r3, [r7, #12]
 800d5ac:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 800d5b0:	683b      	ldr	r3, [r7, #0]
 800d5b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d5b4:	4313      	orrs	r3, r2
 800d5b6:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800d5b8:	687b      	ldr	r3, [r7, #4]
 800d5ba:	681b      	ldr	r3, [r3, #0]
 800d5bc:	68fa      	ldr	r2, [r7, #12]
 800d5be:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800d5c0:	687b      	ldr	r3, [r7, #4]
 800d5c2:	2200      	movs	r2, #0
 800d5c4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800d5c8:	2300      	movs	r3, #0
}
 800d5ca:	4618      	mov	r0, r3
 800d5cc:	3714      	adds	r7, #20
 800d5ce:	46bd      	mov	sp, r7
 800d5d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d5d4:	4770      	bx	lr
 800d5d6:	bf00      	nop
 800d5d8:	40012c00 	.word	0x40012c00
 800d5dc:	40013400 	.word	0x40013400
 800d5e0:	40015000 	.word	0x40015000

0800d5e4 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800d5e4:	b480      	push	{r7}
 800d5e6:	b083      	sub	sp, #12
 800d5e8:	af00      	add	r7, sp, #0
 800d5ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800d5ec:	bf00      	nop
 800d5ee:	370c      	adds	r7, #12
 800d5f0:	46bd      	mov	sp, r7
 800d5f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d5f6:	4770      	bx	lr

0800d5f8 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800d5f8:	b480      	push	{r7}
 800d5fa:	b083      	sub	sp, #12
 800d5fc:	af00      	add	r7, sp, #0
 800d5fe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800d600:	bf00      	nop
 800d602:	370c      	adds	r7, #12
 800d604:	46bd      	mov	sp, r7
 800d606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d60a:	4770      	bx	lr

0800d60c <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800d60c:	b480      	push	{r7}
 800d60e:	b083      	sub	sp, #12
 800d610:	af00      	add	r7, sp, #0
 800d612:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800d614:	bf00      	nop
 800d616:	370c      	adds	r7, #12
 800d618:	46bd      	mov	sp, r7
 800d61a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d61e:	4770      	bx	lr

0800d620 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 800d620:	b480      	push	{r7}
 800d622:	b083      	sub	sp, #12
 800d624:	af00      	add	r7, sp, #0
 800d626:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 800d628:	bf00      	nop
 800d62a:	370c      	adds	r7, #12
 800d62c:	46bd      	mov	sp, r7
 800d62e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d632:	4770      	bx	lr

0800d634 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 800d634:	b480      	push	{r7}
 800d636:	b083      	sub	sp, #12
 800d638:	af00      	add	r7, sp, #0
 800d63a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 800d63c:	bf00      	nop
 800d63e:	370c      	adds	r7, #12
 800d640:	46bd      	mov	sp, r7
 800d642:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d646:	4770      	bx	lr

0800d648 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 800d648:	b480      	push	{r7}
 800d64a:	b083      	sub	sp, #12
 800d64c:	af00      	add	r7, sp, #0
 800d64e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 800d650:	bf00      	nop
 800d652:	370c      	adds	r7, #12
 800d654:	46bd      	mov	sp, r7
 800d656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d65a:	4770      	bx	lr

0800d65c <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 800d65c:	b480      	push	{r7}
 800d65e:	b083      	sub	sp, #12
 800d660:	af00      	add	r7, sp, #0
 800d662:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 800d664:	bf00      	nop
 800d666:	370c      	adds	r7, #12
 800d668:	46bd      	mov	sp, r7
 800d66a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d66e:	4770      	bx	lr

0800d670 <LL_EXTI_EnableIT_0_31>:
{
 800d670:	b480      	push	{r7}
 800d672:	b083      	sub	sp, #12
 800d674:	af00      	add	r7, sp, #0
 800d676:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR1, ExtiLine);
 800d678:	4b05      	ldr	r3, [pc, #20]	; (800d690 <LL_EXTI_EnableIT_0_31+0x20>)
 800d67a:	681a      	ldr	r2, [r3, #0]
 800d67c:	4904      	ldr	r1, [pc, #16]	; (800d690 <LL_EXTI_EnableIT_0_31+0x20>)
 800d67e:	687b      	ldr	r3, [r7, #4]
 800d680:	4313      	orrs	r3, r2
 800d682:	600b      	str	r3, [r1, #0]
}
 800d684:	bf00      	nop
 800d686:	370c      	adds	r7, #12
 800d688:	46bd      	mov	sp, r7
 800d68a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d68e:	4770      	bx	lr
 800d690:	40010400 	.word	0x40010400

0800d694 <LL_EXTI_EnableIT_32_63>:
{
 800d694:	b480      	push	{r7}
 800d696:	b083      	sub	sp, #12
 800d698:	af00      	add	r7, sp, #0
 800d69a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR2, ExtiLine);
 800d69c:	4b05      	ldr	r3, [pc, #20]	; (800d6b4 <LL_EXTI_EnableIT_32_63+0x20>)
 800d69e:	6a1a      	ldr	r2, [r3, #32]
 800d6a0:	4904      	ldr	r1, [pc, #16]	; (800d6b4 <LL_EXTI_EnableIT_32_63+0x20>)
 800d6a2:	687b      	ldr	r3, [r7, #4]
 800d6a4:	4313      	orrs	r3, r2
 800d6a6:	620b      	str	r3, [r1, #32]
}
 800d6a8:	bf00      	nop
 800d6aa:	370c      	adds	r7, #12
 800d6ac:	46bd      	mov	sp, r7
 800d6ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d6b2:	4770      	bx	lr
 800d6b4:	40010400 	.word	0x40010400

0800d6b8 <LL_EXTI_DisableIT_0_31>:
{
 800d6b8:	b480      	push	{r7}
 800d6ba:	b083      	sub	sp, #12
 800d6bc:	af00      	add	r7, sp, #0
 800d6be:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR1, ExtiLine);
 800d6c0:	4b06      	ldr	r3, [pc, #24]	; (800d6dc <LL_EXTI_DisableIT_0_31+0x24>)
 800d6c2:	681a      	ldr	r2, [r3, #0]
 800d6c4:	687b      	ldr	r3, [r7, #4]
 800d6c6:	43db      	mvns	r3, r3
 800d6c8:	4904      	ldr	r1, [pc, #16]	; (800d6dc <LL_EXTI_DisableIT_0_31+0x24>)
 800d6ca:	4013      	ands	r3, r2
 800d6cc:	600b      	str	r3, [r1, #0]
}
 800d6ce:	bf00      	nop
 800d6d0:	370c      	adds	r7, #12
 800d6d2:	46bd      	mov	sp, r7
 800d6d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d6d8:	4770      	bx	lr
 800d6da:	bf00      	nop
 800d6dc:	40010400 	.word	0x40010400

0800d6e0 <LL_EXTI_DisableIT_32_63>:
{
 800d6e0:	b480      	push	{r7}
 800d6e2:	b083      	sub	sp, #12
 800d6e4:	af00      	add	r7, sp, #0
 800d6e6:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR2, ExtiLine);
 800d6e8:	4b06      	ldr	r3, [pc, #24]	; (800d704 <LL_EXTI_DisableIT_32_63+0x24>)
 800d6ea:	6a1a      	ldr	r2, [r3, #32]
 800d6ec:	687b      	ldr	r3, [r7, #4]
 800d6ee:	43db      	mvns	r3, r3
 800d6f0:	4904      	ldr	r1, [pc, #16]	; (800d704 <LL_EXTI_DisableIT_32_63+0x24>)
 800d6f2:	4013      	ands	r3, r2
 800d6f4:	620b      	str	r3, [r1, #32]
}
 800d6f6:	bf00      	nop
 800d6f8:	370c      	adds	r7, #12
 800d6fa:	46bd      	mov	sp, r7
 800d6fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d700:	4770      	bx	lr
 800d702:	bf00      	nop
 800d704:	40010400 	.word	0x40010400

0800d708 <LL_EXTI_EnableEvent_0_31>:
{
 800d708:	b480      	push	{r7}
 800d70a:	b083      	sub	sp, #12
 800d70c:	af00      	add	r7, sp, #0
 800d70e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR1, ExtiLine);
 800d710:	4b05      	ldr	r3, [pc, #20]	; (800d728 <LL_EXTI_EnableEvent_0_31+0x20>)
 800d712:	685a      	ldr	r2, [r3, #4]
 800d714:	4904      	ldr	r1, [pc, #16]	; (800d728 <LL_EXTI_EnableEvent_0_31+0x20>)
 800d716:	687b      	ldr	r3, [r7, #4]
 800d718:	4313      	orrs	r3, r2
 800d71a:	604b      	str	r3, [r1, #4]
}
 800d71c:	bf00      	nop
 800d71e:	370c      	adds	r7, #12
 800d720:	46bd      	mov	sp, r7
 800d722:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d726:	4770      	bx	lr
 800d728:	40010400 	.word	0x40010400

0800d72c <LL_EXTI_EnableEvent_32_63>:
{
 800d72c:	b480      	push	{r7}
 800d72e:	b083      	sub	sp, #12
 800d730:	af00      	add	r7, sp, #0
 800d732:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR2, ExtiLine);
 800d734:	4b05      	ldr	r3, [pc, #20]	; (800d74c <LL_EXTI_EnableEvent_32_63+0x20>)
 800d736:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800d738:	4904      	ldr	r1, [pc, #16]	; (800d74c <LL_EXTI_EnableEvent_32_63+0x20>)
 800d73a:	687b      	ldr	r3, [r7, #4]
 800d73c:	4313      	orrs	r3, r2
 800d73e:	624b      	str	r3, [r1, #36]	; 0x24
}
 800d740:	bf00      	nop
 800d742:	370c      	adds	r7, #12
 800d744:	46bd      	mov	sp, r7
 800d746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d74a:	4770      	bx	lr
 800d74c:	40010400 	.word	0x40010400

0800d750 <LL_EXTI_DisableEvent_0_31>:
{
 800d750:	b480      	push	{r7}
 800d752:	b083      	sub	sp, #12
 800d754:	af00      	add	r7, sp, #0
 800d756:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR1, ExtiLine);
 800d758:	4b06      	ldr	r3, [pc, #24]	; (800d774 <LL_EXTI_DisableEvent_0_31+0x24>)
 800d75a:	685a      	ldr	r2, [r3, #4]
 800d75c:	687b      	ldr	r3, [r7, #4]
 800d75e:	43db      	mvns	r3, r3
 800d760:	4904      	ldr	r1, [pc, #16]	; (800d774 <LL_EXTI_DisableEvent_0_31+0x24>)
 800d762:	4013      	ands	r3, r2
 800d764:	604b      	str	r3, [r1, #4]
}
 800d766:	bf00      	nop
 800d768:	370c      	adds	r7, #12
 800d76a:	46bd      	mov	sp, r7
 800d76c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d770:	4770      	bx	lr
 800d772:	bf00      	nop
 800d774:	40010400 	.word	0x40010400

0800d778 <LL_EXTI_DisableEvent_32_63>:
{
 800d778:	b480      	push	{r7}
 800d77a:	b083      	sub	sp, #12
 800d77c:	af00      	add	r7, sp, #0
 800d77e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR2, ExtiLine);
 800d780:	4b06      	ldr	r3, [pc, #24]	; (800d79c <LL_EXTI_DisableEvent_32_63+0x24>)
 800d782:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800d784:	687b      	ldr	r3, [r7, #4]
 800d786:	43db      	mvns	r3, r3
 800d788:	4904      	ldr	r1, [pc, #16]	; (800d79c <LL_EXTI_DisableEvent_32_63+0x24>)
 800d78a:	4013      	ands	r3, r2
 800d78c:	624b      	str	r3, [r1, #36]	; 0x24
}
 800d78e:	bf00      	nop
 800d790:	370c      	adds	r7, #12
 800d792:	46bd      	mov	sp, r7
 800d794:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d798:	4770      	bx	lr
 800d79a:	bf00      	nop
 800d79c:	40010400 	.word	0x40010400

0800d7a0 <LL_EXTI_EnableRisingTrig_0_31>:
{
 800d7a0:	b480      	push	{r7}
 800d7a2:	b083      	sub	sp, #12
 800d7a4:	af00      	add	r7, sp, #0
 800d7a6:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR1, ExtiLine);
 800d7a8:	4b05      	ldr	r3, [pc, #20]	; (800d7c0 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 800d7aa:	689a      	ldr	r2, [r3, #8]
 800d7ac:	4904      	ldr	r1, [pc, #16]	; (800d7c0 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 800d7ae:	687b      	ldr	r3, [r7, #4]
 800d7b0:	4313      	orrs	r3, r2
 800d7b2:	608b      	str	r3, [r1, #8]
}
 800d7b4:	bf00      	nop
 800d7b6:	370c      	adds	r7, #12
 800d7b8:	46bd      	mov	sp, r7
 800d7ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d7be:	4770      	bx	lr
 800d7c0:	40010400 	.word	0x40010400

0800d7c4 <LL_EXTI_EnableRisingTrig_32_63>:
{
 800d7c4:	b480      	push	{r7}
 800d7c6:	b083      	sub	sp, #12
 800d7c8:	af00      	add	r7, sp, #0
 800d7ca:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR2, ExtiLine);
 800d7cc:	4b05      	ldr	r3, [pc, #20]	; (800d7e4 <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 800d7ce:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800d7d0:	4904      	ldr	r1, [pc, #16]	; (800d7e4 <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 800d7d2:	687b      	ldr	r3, [r7, #4]
 800d7d4:	4313      	orrs	r3, r2
 800d7d6:	628b      	str	r3, [r1, #40]	; 0x28
}
 800d7d8:	bf00      	nop
 800d7da:	370c      	adds	r7, #12
 800d7dc:	46bd      	mov	sp, r7
 800d7de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d7e2:	4770      	bx	lr
 800d7e4:	40010400 	.word	0x40010400

0800d7e8 <LL_EXTI_DisableRisingTrig_0_31>:
{
 800d7e8:	b480      	push	{r7}
 800d7ea:	b083      	sub	sp, #12
 800d7ec:	af00      	add	r7, sp, #0
 800d7ee:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR1, ExtiLine);
 800d7f0:	4b06      	ldr	r3, [pc, #24]	; (800d80c <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 800d7f2:	689a      	ldr	r2, [r3, #8]
 800d7f4:	687b      	ldr	r3, [r7, #4]
 800d7f6:	43db      	mvns	r3, r3
 800d7f8:	4904      	ldr	r1, [pc, #16]	; (800d80c <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 800d7fa:	4013      	ands	r3, r2
 800d7fc:	608b      	str	r3, [r1, #8]
}
 800d7fe:	bf00      	nop
 800d800:	370c      	adds	r7, #12
 800d802:	46bd      	mov	sp, r7
 800d804:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d808:	4770      	bx	lr
 800d80a:	bf00      	nop
 800d80c:	40010400 	.word	0x40010400

0800d810 <LL_EXTI_DisableRisingTrig_32_63>:
{
 800d810:	b480      	push	{r7}
 800d812:	b083      	sub	sp, #12
 800d814:	af00      	add	r7, sp, #0
 800d816:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR2, ExtiLine);
 800d818:	4b06      	ldr	r3, [pc, #24]	; (800d834 <LL_EXTI_DisableRisingTrig_32_63+0x24>)
 800d81a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800d81c:	687b      	ldr	r3, [r7, #4]
 800d81e:	43db      	mvns	r3, r3
 800d820:	4904      	ldr	r1, [pc, #16]	; (800d834 <LL_EXTI_DisableRisingTrig_32_63+0x24>)
 800d822:	4013      	ands	r3, r2
 800d824:	628b      	str	r3, [r1, #40]	; 0x28
}
 800d826:	bf00      	nop
 800d828:	370c      	adds	r7, #12
 800d82a:	46bd      	mov	sp, r7
 800d82c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d830:	4770      	bx	lr
 800d832:	bf00      	nop
 800d834:	40010400 	.word	0x40010400

0800d838 <LL_EXTI_EnableFallingTrig_0_31>:
{
 800d838:	b480      	push	{r7}
 800d83a:	b083      	sub	sp, #12
 800d83c:	af00      	add	r7, sp, #0
 800d83e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR1, ExtiLine);
 800d840:	4b05      	ldr	r3, [pc, #20]	; (800d858 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 800d842:	68da      	ldr	r2, [r3, #12]
 800d844:	4904      	ldr	r1, [pc, #16]	; (800d858 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 800d846:	687b      	ldr	r3, [r7, #4]
 800d848:	4313      	orrs	r3, r2
 800d84a:	60cb      	str	r3, [r1, #12]
}
 800d84c:	bf00      	nop
 800d84e:	370c      	adds	r7, #12
 800d850:	46bd      	mov	sp, r7
 800d852:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d856:	4770      	bx	lr
 800d858:	40010400 	.word	0x40010400

0800d85c <LL_EXTI_EnableFallingTrig_32_63>:
{
 800d85c:	b480      	push	{r7}
 800d85e:	b083      	sub	sp, #12
 800d860:	af00      	add	r7, sp, #0
 800d862:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR2, ExtiLine);
 800d864:	4b05      	ldr	r3, [pc, #20]	; (800d87c <LL_EXTI_EnableFallingTrig_32_63+0x20>)
 800d866:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d868:	4904      	ldr	r1, [pc, #16]	; (800d87c <LL_EXTI_EnableFallingTrig_32_63+0x20>)
 800d86a:	687b      	ldr	r3, [r7, #4]
 800d86c:	4313      	orrs	r3, r2
 800d86e:	62cb      	str	r3, [r1, #44]	; 0x2c
}
 800d870:	bf00      	nop
 800d872:	370c      	adds	r7, #12
 800d874:	46bd      	mov	sp, r7
 800d876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d87a:	4770      	bx	lr
 800d87c:	40010400 	.word	0x40010400

0800d880 <LL_EXTI_DisableFallingTrig_0_31>:
{
 800d880:	b480      	push	{r7}
 800d882:	b083      	sub	sp, #12
 800d884:	af00      	add	r7, sp, #0
 800d886:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR1, ExtiLine);
 800d888:	4b06      	ldr	r3, [pc, #24]	; (800d8a4 <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 800d88a:	68da      	ldr	r2, [r3, #12]
 800d88c:	687b      	ldr	r3, [r7, #4]
 800d88e:	43db      	mvns	r3, r3
 800d890:	4904      	ldr	r1, [pc, #16]	; (800d8a4 <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 800d892:	4013      	ands	r3, r2
 800d894:	60cb      	str	r3, [r1, #12]
}
 800d896:	bf00      	nop
 800d898:	370c      	adds	r7, #12
 800d89a:	46bd      	mov	sp, r7
 800d89c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d8a0:	4770      	bx	lr
 800d8a2:	bf00      	nop
 800d8a4:	40010400 	.word	0x40010400

0800d8a8 <LL_EXTI_DisableFallingTrig_32_63>:
{
 800d8a8:	b480      	push	{r7}
 800d8aa:	b083      	sub	sp, #12
 800d8ac:	af00      	add	r7, sp, #0
 800d8ae:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR2, ExtiLine);
 800d8b0:	4b06      	ldr	r3, [pc, #24]	; (800d8cc <LL_EXTI_DisableFallingTrig_32_63+0x24>)
 800d8b2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d8b4:	687b      	ldr	r3, [r7, #4]
 800d8b6:	43db      	mvns	r3, r3
 800d8b8:	4904      	ldr	r1, [pc, #16]	; (800d8cc <LL_EXTI_DisableFallingTrig_32_63+0x24>)
 800d8ba:	4013      	ands	r3, r2
 800d8bc:	62cb      	str	r3, [r1, #44]	; 0x2c
}
 800d8be:	bf00      	nop
 800d8c0:	370c      	adds	r7, #12
 800d8c2:	46bd      	mov	sp, r7
 800d8c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d8c8:	4770      	bx	lr
 800d8ca:	bf00      	nop
 800d8cc:	40010400 	.word	0x40010400

0800d8d0 <LL_EXTI_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - 0x00: EXTI registers are initialized
  *          - any other calue : wrong configuration
  */
uint32_t LL_EXTI_Init(LL_EXTI_InitTypeDef *EXTI_InitStruct)
{
 800d8d0:	b580      	push	{r7, lr}
 800d8d2:	b084      	sub	sp, #16
 800d8d4:	af00      	add	r7, sp, #0
 800d8d6:	6078      	str	r0, [r7, #4]
  uint32_t status = 0x00u;
 800d8d8:	2300      	movs	r3, #0
 800d8da:	60fb      	str	r3, [r7, #12]
  assert_param(IS_LL_EXTI_LINE_32_63(EXTI_InitStruct->Line_32_63));
  assert_param(IS_FUNCTIONAL_STATE(EXTI_InitStruct->LineCommand));
  assert_param(IS_LL_EXTI_MODE(EXTI_InitStruct->Mode));

  /* ENABLE LineCommand */
  if (EXTI_InitStruct->LineCommand != DISABLE)
 800d8dc:	687b      	ldr	r3, [r7, #4]
 800d8de:	7a1b      	ldrb	r3, [r3, #8]
 800d8e0:	2b00      	cmp	r3, #0
 800d8e2:	f000 80c8 	beq.w	800da76 <LL_EXTI_Init+0x1a6>
  {
    assert_param(IS_LL_EXTI_TRIGGER(EXTI_InitStruct->Trigger));

    /* Configure EXTI Lines in range from 0 to 31 */
    if (EXTI_InitStruct->Line_0_31 != LL_EXTI_LINE_NONE)
 800d8e6:	687b      	ldr	r3, [r7, #4]
 800d8e8:	681b      	ldr	r3, [r3, #0]
 800d8ea:	2b00      	cmp	r3, #0
 800d8ec:	d05d      	beq.n	800d9aa <LL_EXTI_Init+0xda>
    {
      switch (EXTI_InitStruct->Mode)
 800d8ee:	687b      	ldr	r3, [r7, #4]
 800d8f0:	7a5b      	ldrb	r3, [r3, #9]
 800d8f2:	2b01      	cmp	r3, #1
 800d8f4:	d00e      	beq.n	800d914 <LL_EXTI_Init+0x44>
 800d8f6:	2b02      	cmp	r3, #2
 800d8f8:	d017      	beq.n	800d92a <LL_EXTI_Init+0x5a>
 800d8fa:	2b00      	cmp	r3, #0
 800d8fc:	d120      	bne.n	800d940 <LL_EXTI_Init+0x70>
      {
        case LL_EXTI_MODE_IT:
          /* First Disable Event on provided Lines */
          LL_EXTI_DisableEvent_0_31(EXTI_InitStruct->Line_0_31);
 800d8fe:	687b      	ldr	r3, [r7, #4]
 800d900:	681b      	ldr	r3, [r3, #0]
 800d902:	4618      	mov	r0, r3
 800d904:	f7ff ff24 	bl	800d750 <LL_EXTI_DisableEvent_0_31>
          /* Then Enable IT on provided Lines */
          LL_EXTI_EnableIT_0_31(EXTI_InitStruct->Line_0_31);
 800d908:	687b      	ldr	r3, [r7, #4]
 800d90a:	681b      	ldr	r3, [r3, #0]
 800d90c:	4618      	mov	r0, r3
 800d90e:	f7ff feaf 	bl	800d670 <LL_EXTI_EnableIT_0_31>
          break;
 800d912:	e018      	b.n	800d946 <LL_EXTI_Init+0x76>
        case LL_EXTI_MODE_EVENT:
          /* First Disable IT on provided Lines */
          LL_EXTI_DisableIT_0_31(EXTI_InitStruct->Line_0_31);
 800d914:	687b      	ldr	r3, [r7, #4]
 800d916:	681b      	ldr	r3, [r3, #0]
 800d918:	4618      	mov	r0, r3
 800d91a:	f7ff fecd 	bl	800d6b8 <LL_EXTI_DisableIT_0_31>
          /* Then Enable Event on provided Lines */
          LL_EXTI_EnableEvent_0_31(EXTI_InitStruct->Line_0_31);
 800d91e:	687b      	ldr	r3, [r7, #4]
 800d920:	681b      	ldr	r3, [r3, #0]
 800d922:	4618      	mov	r0, r3
 800d924:	f7ff fef0 	bl	800d708 <LL_EXTI_EnableEvent_0_31>
          break;
 800d928:	e00d      	b.n	800d946 <LL_EXTI_Init+0x76>
        case LL_EXTI_MODE_IT_EVENT:
          /* Directly Enable IT on provided Lines */
          LL_EXTI_EnableIT_0_31(EXTI_InitStruct->Line_0_31);
 800d92a:	687b      	ldr	r3, [r7, #4]
 800d92c:	681b      	ldr	r3, [r3, #0]
 800d92e:	4618      	mov	r0, r3
 800d930:	f7ff fe9e 	bl	800d670 <LL_EXTI_EnableIT_0_31>
          /* Directly Enable Event on provided Lines */
          LL_EXTI_EnableEvent_0_31(EXTI_InitStruct->Line_0_31);
 800d934:	687b      	ldr	r3, [r7, #4]
 800d936:	681b      	ldr	r3, [r3, #0]
 800d938:	4618      	mov	r0, r3
 800d93a:	f7ff fee5 	bl	800d708 <LL_EXTI_EnableEvent_0_31>
          break;
 800d93e:	e002      	b.n	800d946 <LL_EXTI_Init+0x76>
        default:
          status = 0x01u;
 800d940:	2301      	movs	r3, #1
 800d942:	60fb      	str	r3, [r7, #12]
          break;
 800d944:	bf00      	nop
      }
      if (EXTI_InitStruct->Trigger != LL_EXTI_TRIGGER_NONE)
 800d946:	687b      	ldr	r3, [r7, #4]
 800d948:	7a9b      	ldrb	r3, [r3, #10]
 800d94a:	2b00      	cmp	r3, #0
 800d94c:	d02d      	beq.n	800d9aa <LL_EXTI_Init+0xda>
      {
        switch (EXTI_InitStruct->Trigger)
 800d94e:	687b      	ldr	r3, [r7, #4]
 800d950:	7a9b      	ldrb	r3, [r3, #10]
 800d952:	2b02      	cmp	r3, #2
 800d954:	d00e      	beq.n	800d974 <LL_EXTI_Init+0xa4>
 800d956:	2b03      	cmp	r3, #3
 800d958:	d017      	beq.n	800d98a <LL_EXTI_Init+0xba>
 800d95a:	2b01      	cmp	r3, #1
 800d95c:	d120      	bne.n	800d9a0 <LL_EXTI_Init+0xd0>
        {
          case LL_EXTI_TRIGGER_RISING:
            /* First Disable Falling Trigger on provided Lines */
            LL_EXTI_DisableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 800d95e:	687b      	ldr	r3, [r7, #4]
 800d960:	681b      	ldr	r3, [r3, #0]
 800d962:	4618      	mov	r0, r3
 800d964:	f7ff ff8c 	bl	800d880 <LL_EXTI_DisableFallingTrig_0_31>
            /* Then Enable Rising Trigger on provided Lines */
            LL_EXTI_EnableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 800d968:	687b      	ldr	r3, [r7, #4]
 800d96a:	681b      	ldr	r3, [r3, #0]
 800d96c:	4618      	mov	r0, r3
 800d96e:	f7ff ff17 	bl	800d7a0 <LL_EXTI_EnableRisingTrig_0_31>
            break;
 800d972:	e01b      	b.n	800d9ac <LL_EXTI_Init+0xdc>
          case LL_EXTI_TRIGGER_FALLING:
            /* First Disable Rising Trigger on provided Lines */
            LL_EXTI_DisableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 800d974:	687b      	ldr	r3, [r7, #4]
 800d976:	681b      	ldr	r3, [r3, #0]
 800d978:	4618      	mov	r0, r3
 800d97a:	f7ff ff35 	bl	800d7e8 <LL_EXTI_DisableRisingTrig_0_31>
            /* Then Enable Falling Trigger on provided Lines */
            LL_EXTI_EnableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 800d97e:	687b      	ldr	r3, [r7, #4]
 800d980:	681b      	ldr	r3, [r3, #0]
 800d982:	4618      	mov	r0, r3
 800d984:	f7ff ff58 	bl	800d838 <LL_EXTI_EnableFallingTrig_0_31>
            break;
 800d988:	e010      	b.n	800d9ac <LL_EXTI_Init+0xdc>
          case LL_EXTI_TRIGGER_RISING_FALLING:
            /* Enable Rising Trigger on provided Lines */
            LL_EXTI_EnableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 800d98a:	687b      	ldr	r3, [r7, #4]
 800d98c:	681b      	ldr	r3, [r3, #0]
 800d98e:	4618      	mov	r0, r3
 800d990:	f7ff ff06 	bl	800d7a0 <LL_EXTI_EnableRisingTrig_0_31>
            /* Enable Falling Trigger on provided Lines */
            LL_EXTI_EnableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 800d994:	687b      	ldr	r3, [r7, #4]
 800d996:	681b      	ldr	r3, [r3, #0]
 800d998:	4618      	mov	r0, r3
 800d99a:	f7ff ff4d 	bl	800d838 <LL_EXTI_EnableFallingTrig_0_31>
            break;
 800d99e:	e005      	b.n	800d9ac <LL_EXTI_Init+0xdc>
          default:
            status |= 0x02u;
 800d9a0:	68fb      	ldr	r3, [r7, #12]
 800d9a2:	f043 0302 	orr.w	r3, r3, #2
 800d9a6:	60fb      	str	r3, [r7, #12]
            break;
 800d9a8:	e000      	b.n	800d9ac <LL_EXTI_Init+0xdc>
        }
      }
 800d9aa:	bf00      	nop
    }
    /* Configure EXTI Lines in range from 32 to 63 */
    if (EXTI_InitStruct->Line_32_63 != LL_EXTI_LINE_NONE)
 800d9ac:	687b      	ldr	r3, [r7, #4]
 800d9ae:	685b      	ldr	r3, [r3, #4]
 800d9b0:	2b00      	cmp	r3, #0
 800d9b2:	d075      	beq.n	800daa0 <LL_EXTI_Init+0x1d0>
    {
      switch (EXTI_InitStruct->Mode)
 800d9b4:	687b      	ldr	r3, [r7, #4]
 800d9b6:	7a5b      	ldrb	r3, [r3, #9]
 800d9b8:	2b01      	cmp	r3, #1
 800d9ba:	d00e      	beq.n	800d9da <LL_EXTI_Init+0x10a>
 800d9bc:	2b02      	cmp	r3, #2
 800d9be:	d017      	beq.n	800d9f0 <LL_EXTI_Init+0x120>
 800d9c0:	2b00      	cmp	r3, #0
 800d9c2:	d120      	bne.n	800da06 <LL_EXTI_Init+0x136>
      {
        case LL_EXTI_MODE_IT:
          /* First Disable Event on provided Lines */
          LL_EXTI_DisableEvent_32_63(EXTI_InitStruct->Line_32_63);
 800d9c4:	687b      	ldr	r3, [r7, #4]
 800d9c6:	685b      	ldr	r3, [r3, #4]
 800d9c8:	4618      	mov	r0, r3
 800d9ca:	f7ff fed5 	bl	800d778 <LL_EXTI_DisableEvent_32_63>
          /* Then Enable IT on provided Lines */
          LL_EXTI_EnableIT_32_63(EXTI_InitStruct->Line_32_63);
 800d9ce:	687b      	ldr	r3, [r7, #4]
 800d9d0:	685b      	ldr	r3, [r3, #4]
 800d9d2:	4618      	mov	r0, r3
 800d9d4:	f7ff fe5e 	bl	800d694 <LL_EXTI_EnableIT_32_63>
          break;
 800d9d8:	e01a      	b.n	800da10 <LL_EXTI_Init+0x140>
        case LL_EXTI_MODE_EVENT:
          /* First Disable IT on provided Lines */
          LL_EXTI_DisableIT_32_63(EXTI_InitStruct->Line_32_63);
 800d9da:	687b      	ldr	r3, [r7, #4]
 800d9dc:	685b      	ldr	r3, [r3, #4]
 800d9de:	4618      	mov	r0, r3
 800d9e0:	f7ff fe7e 	bl	800d6e0 <LL_EXTI_DisableIT_32_63>
          /* Then Enable Event on provided Lines */
          LL_EXTI_EnableEvent_32_63(EXTI_InitStruct->Line_32_63);
 800d9e4:	687b      	ldr	r3, [r7, #4]
 800d9e6:	685b      	ldr	r3, [r3, #4]
 800d9e8:	4618      	mov	r0, r3
 800d9ea:	f7ff fe9f 	bl	800d72c <LL_EXTI_EnableEvent_32_63>
          break;
 800d9ee:	e00f      	b.n	800da10 <LL_EXTI_Init+0x140>
        case LL_EXTI_MODE_IT_EVENT:
          /* Directly Enable IT on provided Lines */
          LL_EXTI_EnableIT_32_63(EXTI_InitStruct->Line_32_63);
 800d9f0:	687b      	ldr	r3, [r7, #4]
 800d9f2:	685b      	ldr	r3, [r3, #4]
 800d9f4:	4618      	mov	r0, r3
 800d9f6:	f7ff fe4d 	bl	800d694 <LL_EXTI_EnableIT_32_63>
          /* Directly Enable IT on provided Lines */
          LL_EXTI_EnableEvent_32_63(EXTI_InitStruct->Line_32_63);
 800d9fa:	687b      	ldr	r3, [r7, #4]
 800d9fc:	685b      	ldr	r3, [r3, #4]
 800d9fe:	4618      	mov	r0, r3
 800da00:	f7ff fe94 	bl	800d72c <LL_EXTI_EnableEvent_32_63>
          break;
 800da04:	e004      	b.n	800da10 <LL_EXTI_Init+0x140>
        default:
          status |= 0x04u;
 800da06:	68fb      	ldr	r3, [r7, #12]
 800da08:	f043 0304 	orr.w	r3, r3, #4
 800da0c:	60fb      	str	r3, [r7, #12]
          break;
 800da0e:	bf00      	nop
      }
      if (EXTI_InitStruct->Trigger != LL_EXTI_TRIGGER_NONE)
 800da10:	687b      	ldr	r3, [r7, #4]
 800da12:	7a9b      	ldrb	r3, [r3, #10]
 800da14:	2b00      	cmp	r3, #0
 800da16:	d043      	beq.n	800daa0 <LL_EXTI_Init+0x1d0>
      {
        switch (EXTI_InitStruct->Trigger)
 800da18:	687b      	ldr	r3, [r7, #4]
 800da1a:	7a9b      	ldrb	r3, [r3, #10]
 800da1c:	2b02      	cmp	r3, #2
 800da1e:	d00e      	beq.n	800da3e <LL_EXTI_Init+0x16e>
 800da20:	2b03      	cmp	r3, #3
 800da22:	d017      	beq.n	800da54 <LL_EXTI_Init+0x184>
 800da24:	2b01      	cmp	r3, #1
 800da26:	d120      	bne.n	800da6a <LL_EXTI_Init+0x19a>
        {
          case LL_EXTI_TRIGGER_RISING:
            /* First Disable Falling Trigger on provided Lines */
            LL_EXTI_DisableFallingTrig_32_63(EXTI_InitStruct->Line_32_63);
 800da28:	687b      	ldr	r3, [r7, #4]
 800da2a:	685b      	ldr	r3, [r3, #4]
 800da2c:	4618      	mov	r0, r3
 800da2e:	f7ff ff3b 	bl	800d8a8 <LL_EXTI_DisableFallingTrig_32_63>
            /* Then Enable IT on provided Lines */
            LL_EXTI_EnableRisingTrig_32_63(EXTI_InitStruct->Line_32_63);
 800da32:	687b      	ldr	r3, [r7, #4]
 800da34:	685b      	ldr	r3, [r3, #4]
 800da36:	4618      	mov	r0, r3
 800da38:	f7ff fec4 	bl	800d7c4 <LL_EXTI_EnableRisingTrig_32_63>
            break;
 800da3c:	e031      	b.n	800daa2 <LL_EXTI_Init+0x1d2>
          case LL_EXTI_TRIGGER_FALLING:
            /* First Disable Rising Trigger on provided Lines */
            LL_EXTI_DisableRisingTrig_32_63(EXTI_InitStruct->Line_32_63);
 800da3e:	687b      	ldr	r3, [r7, #4]
 800da40:	685b      	ldr	r3, [r3, #4]
 800da42:	4618      	mov	r0, r3
 800da44:	f7ff fee4 	bl	800d810 <LL_EXTI_DisableRisingTrig_32_63>
            /* Then Enable Falling Trigger on provided Lines */
            LL_EXTI_EnableFallingTrig_32_63(EXTI_InitStruct->Line_32_63);
 800da48:	687b      	ldr	r3, [r7, #4]
 800da4a:	685b      	ldr	r3, [r3, #4]
 800da4c:	4618      	mov	r0, r3
 800da4e:	f7ff ff05 	bl	800d85c <LL_EXTI_EnableFallingTrig_32_63>
            break;
 800da52:	e026      	b.n	800daa2 <LL_EXTI_Init+0x1d2>
          case LL_EXTI_TRIGGER_RISING_FALLING:
            /* Enable Rising Trigger on provided Lines */
            LL_EXTI_EnableRisingTrig_32_63(EXTI_InitStruct->Line_32_63);
 800da54:	687b      	ldr	r3, [r7, #4]
 800da56:	685b      	ldr	r3, [r3, #4]
 800da58:	4618      	mov	r0, r3
 800da5a:	f7ff feb3 	bl	800d7c4 <LL_EXTI_EnableRisingTrig_32_63>
            /* Enable Falling Trigger on provided Lines */
            LL_EXTI_EnableFallingTrig_32_63(EXTI_InitStruct->Line_32_63);
 800da5e:	687b      	ldr	r3, [r7, #4]
 800da60:	685b      	ldr	r3, [r3, #4]
 800da62:	4618      	mov	r0, r3
 800da64:	f7ff fefa 	bl	800d85c <LL_EXTI_EnableFallingTrig_32_63>
            break;
 800da68:	e01b      	b.n	800daa2 <LL_EXTI_Init+0x1d2>
          default:
            status |= 0x05u;
 800da6a:	68fb      	ldr	r3, [r7, #12]
 800da6c:	f043 0305 	orr.w	r3, r3, #5
 800da70:	60fb      	str	r3, [r7, #12]
            break;
 800da72:	bf00      	nop
 800da74:	e015      	b.n	800daa2 <LL_EXTI_Init+0x1d2>
  }
  /* DISABLE LineCommand */
  else
  {
    /* De-configure IT EXTI Lines in range from 0 to 31 */
    LL_EXTI_DisableIT_0_31(EXTI_InitStruct->Line_0_31);
 800da76:	687b      	ldr	r3, [r7, #4]
 800da78:	681b      	ldr	r3, [r3, #0]
 800da7a:	4618      	mov	r0, r3
 800da7c:	f7ff fe1c 	bl	800d6b8 <LL_EXTI_DisableIT_0_31>
    /* De-configure Event EXTI Lines in range from 0 to 31 */
    LL_EXTI_DisableEvent_0_31(EXTI_InitStruct->Line_0_31);
 800da80:	687b      	ldr	r3, [r7, #4]
 800da82:	681b      	ldr	r3, [r3, #0]
 800da84:	4618      	mov	r0, r3
 800da86:	f7ff fe63 	bl	800d750 <LL_EXTI_DisableEvent_0_31>
    /* De-configure IT EXTI Lines in range from 32 to 63 */
    LL_EXTI_DisableIT_32_63(EXTI_InitStruct->Line_32_63);
 800da8a:	687b      	ldr	r3, [r7, #4]
 800da8c:	685b      	ldr	r3, [r3, #4]
 800da8e:	4618      	mov	r0, r3
 800da90:	f7ff fe26 	bl	800d6e0 <LL_EXTI_DisableIT_32_63>
    /* De-configure Event EXTI Lines in range from 32 to 63 */
    LL_EXTI_DisableEvent_32_63(EXTI_InitStruct->Line_32_63);
 800da94:	687b      	ldr	r3, [r7, #4]
 800da96:	685b      	ldr	r3, [r3, #4]
 800da98:	4618      	mov	r0, r3
 800da9a:	f7ff fe6d 	bl	800d778 <LL_EXTI_DisableEvent_32_63>
 800da9e:	e000      	b.n	800daa2 <LL_EXTI_Init+0x1d2>
      }
 800daa0:	bf00      	nop
  }

  return status;
 800daa2:	68fb      	ldr	r3, [r7, #12]
}
 800daa4:	4618      	mov	r0, r3
 800daa6:	3710      	adds	r7, #16
 800daa8:	46bd      	mov	sp, r7
 800daaa:	bd80      	pop	{r7, pc}

0800daac <LL_GPIO_SetPinMode>:
{
 800daac:	b480      	push	{r7}
 800daae:	b089      	sub	sp, #36	; 0x24
 800dab0:	af00      	add	r7, sp, #0
 800dab2:	60f8      	str	r0, [r7, #12]
 800dab4:	60b9      	str	r1, [r7, #8]
 800dab6:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODE0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 800dab8:	68fb      	ldr	r3, [r7, #12]
 800daba:	681a      	ldr	r2, [r3, #0]
 800dabc:	68bb      	ldr	r3, [r7, #8]
 800dabe:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800dac0:	697b      	ldr	r3, [r7, #20]
 800dac2:	fa93 f3a3 	rbit	r3, r3
 800dac6:	613b      	str	r3, [r7, #16]
  return result;
 800dac8:	693b      	ldr	r3, [r7, #16]
 800daca:	fab3 f383 	clz	r3, r3
 800dace:	b2db      	uxtb	r3, r3
 800dad0:	005b      	lsls	r3, r3, #1
 800dad2:	2103      	movs	r1, #3
 800dad4:	fa01 f303 	lsl.w	r3, r1, r3
 800dad8:	43db      	mvns	r3, r3
 800dada:	401a      	ands	r2, r3
 800dadc:	68bb      	ldr	r3, [r7, #8]
 800dade:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800dae0:	69fb      	ldr	r3, [r7, #28]
 800dae2:	fa93 f3a3 	rbit	r3, r3
 800dae6:	61bb      	str	r3, [r7, #24]
  return result;
 800dae8:	69bb      	ldr	r3, [r7, #24]
 800daea:	fab3 f383 	clz	r3, r3
 800daee:	b2db      	uxtb	r3, r3
 800daf0:	005b      	lsls	r3, r3, #1
 800daf2:	6879      	ldr	r1, [r7, #4]
 800daf4:	fa01 f303 	lsl.w	r3, r1, r3
 800daf8:	431a      	orrs	r2, r3
 800dafa:	68fb      	ldr	r3, [r7, #12]
 800dafc:	601a      	str	r2, [r3, #0]
}
 800dafe:	bf00      	nop
 800db00:	3724      	adds	r7, #36	; 0x24
 800db02:	46bd      	mov	sp, r7
 800db04:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db08:	4770      	bx	lr

0800db0a <LL_GPIO_SetPinOutputType>:
{
 800db0a:	b480      	push	{r7}
 800db0c:	b085      	sub	sp, #20
 800db0e:	af00      	add	r7, sp, #0
 800db10:	60f8      	str	r0, [r7, #12]
 800db12:	60b9      	str	r1, [r7, #8]
 800db14:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 800db16:	68fb      	ldr	r3, [r7, #12]
 800db18:	685a      	ldr	r2, [r3, #4]
 800db1a:	68bb      	ldr	r3, [r7, #8]
 800db1c:	43db      	mvns	r3, r3
 800db1e:	401a      	ands	r2, r3
 800db20:	68bb      	ldr	r3, [r7, #8]
 800db22:	6879      	ldr	r1, [r7, #4]
 800db24:	fb01 f303 	mul.w	r3, r1, r3
 800db28:	431a      	orrs	r2, r3
 800db2a:	68fb      	ldr	r3, [r7, #12]
 800db2c:	605a      	str	r2, [r3, #4]
}
 800db2e:	bf00      	nop
 800db30:	3714      	adds	r7, #20
 800db32:	46bd      	mov	sp, r7
 800db34:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db38:	4770      	bx	lr

0800db3a <LL_GPIO_SetPinSpeed>:
{
 800db3a:	b480      	push	{r7}
 800db3c:	b089      	sub	sp, #36	; 0x24
 800db3e:	af00      	add	r7, sp, #0
 800db40:	60f8      	str	r0, [r7, #12]
 800db42:	60b9      	str	r1, [r7, #8]
 800db44:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDR_OSPEED0 << (POSITION_VAL(Pin) * 2U)),
 800db46:	68fb      	ldr	r3, [r7, #12]
 800db48:	689a      	ldr	r2, [r3, #8]
 800db4a:	68bb      	ldr	r3, [r7, #8]
 800db4c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800db4e:	697b      	ldr	r3, [r7, #20]
 800db50:	fa93 f3a3 	rbit	r3, r3
 800db54:	613b      	str	r3, [r7, #16]
  return result;
 800db56:	693b      	ldr	r3, [r7, #16]
 800db58:	fab3 f383 	clz	r3, r3
 800db5c:	b2db      	uxtb	r3, r3
 800db5e:	005b      	lsls	r3, r3, #1
 800db60:	2103      	movs	r1, #3
 800db62:	fa01 f303 	lsl.w	r3, r1, r3
 800db66:	43db      	mvns	r3, r3
 800db68:	401a      	ands	r2, r3
 800db6a:	68bb      	ldr	r3, [r7, #8]
 800db6c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800db6e:	69fb      	ldr	r3, [r7, #28]
 800db70:	fa93 f3a3 	rbit	r3, r3
 800db74:	61bb      	str	r3, [r7, #24]
  return result;
 800db76:	69bb      	ldr	r3, [r7, #24]
 800db78:	fab3 f383 	clz	r3, r3
 800db7c:	b2db      	uxtb	r3, r3
 800db7e:	005b      	lsls	r3, r3, #1
 800db80:	6879      	ldr	r1, [r7, #4]
 800db82:	fa01 f303 	lsl.w	r3, r1, r3
 800db86:	431a      	orrs	r2, r3
 800db88:	68fb      	ldr	r3, [r7, #12]
 800db8a:	609a      	str	r2, [r3, #8]
}
 800db8c:	bf00      	nop
 800db8e:	3724      	adds	r7, #36	; 0x24
 800db90:	46bd      	mov	sp, r7
 800db92:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db96:	4770      	bx	lr

0800db98 <LL_GPIO_SetPinPull>:
{
 800db98:	b480      	push	{r7}
 800db9a:	b089      	sub	sp, #36	; 0x24
 800db9c:	af00      	add	r7, sp, #0
 800db9e:	60f8      	str	r0, [r7, #12]
 800dba0:	60b9      	str	r1, [r7, #8]
 800dba2:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPD0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 800dba4:	68fb      	ldr	r3, [r7, #12]
 800dba6:	68da      	ldr	r2, [r3, #12]
 800dba8:	68bb      	ldr	r3, [r7, #8]
 800dbaa:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800dbac:	697b      	ldr	r3, [r7, #20]
 800dbae:	fa93 f3a3 	rbit	r3, r3
 800dbb2:	613b      	str	r3, [r7, #16]
  return result;
 800dbb4:	693b      	ldr	r3, [r7, #16]
 800dbb6:	fab3 f383 	clz	r3, r3
 800dbba:	b2db      	uxtb	r3, r3
 800dbbc:	005b      	lsls	r3, r3, #1
 800dbbe:	2103      	movs	r1, #3
 800dbc0:	fa01 f303 	lsl.w	r3, r1, r3
 800dbc4:	43db      	mvns	r3, r3
 800dbc6:	401a      	ands	r2, r3
 800dbc8:	68bb      	ldr	r3, [r7, #8]
 800dbca:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800dbcc:	69fb      	ldr	r3, [r7, #28]
 800dbce:	fa93 f3a3 	rbit	r3, r3
 800dbd2:	61bb      	str	r3, [r7, #24]
  return result;
 800dbd4:	69bb      	ldr	r3, [r7, #24]
 800dbd6:	fab3 f383 	clz	r3, r3
 800dbda:	b2db      	uxtb	r3, r3
 800dbdc:	005b      	lsls	r3, r3, #1
 800dbde:	6879      	ldr	r1, [r7, #4]
 800dbe0:	fa01 f303 	lsl.w	r3, r1, r3
 800dbe4:	431a      	orrs	r2, r3
 800dbe6:	68fb      	ldr	r3, [r7, #12]
 800dbe8:	60da      	str	r2, [r3, #12]
}
 800dbea:	bf00      	nop
 800dbec:	3724      	adds	r7, #36	; 0x24
 800dbee:	46bd      	mov	sp, r7
 800dbf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dbf4:	4770      	bx	lr

0800dbf6 <LL_GPIO_SetAFPin_0_7>:
{
 800dbf6:	b480      	push	{r7}
 800dbf8:	b089      	sub	sp, #36	; 0x24
 800dbfa:	af00      	add	r7, sp, #0
 800dbfc:	60f8      	str	r0, [r7, #12]
 800dbfe:	60b9      	str	r1, [r7, #8]
 800dc00:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U)),
 800dc02:	68fb      	ldr	r3, [r7, #12]
 800dc04:	6a1a      	ldr	r2, [r3, #32]
 800dc06:	68bb      	ldr	r3, [r7, #8]
 800dc08:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800dc0a:	697b      	ldr	r3, [r7, #20]
 800dc0c:	fa93 f3a3 	rbit	r3, r3
 800dc10:	613b      	str	r3, [r7, #16]
  return result;
 800dc12:	693b      	ldr	r3, [r7, #16]
 800dc14:	fab3 f383 	clz	r3, r3
 800dc18:	b2db      	uxtb	r3, r3
 800dc1a:	009b      	lsls	r3, r3, #2
 800dc1c:	210f      	movs	r1, #15
 800dc1e:	fa01 f303 	lsl.w	r3, r1, r3
 800dc22:	43db      	mvns	r3, r3
 800dc24:	401a      	ands	r2, r3
 800dc26:	68bb      	ldr	r3, [r7, #8]
 800dc28:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800dc2a:	69fb      	ldr	r3, [r7, #28]
 800dc2c:	fa93 f3a3 	rbit	r3, r3
 800dc30:	61bb      	str	r3, [r7, #24]
  return result;
 800dc32:	69bb      	ldr	r3, [r7, #24]
 800dc34:	fab3 f383 	clz	r3, r3
 800dc38:	b2db      	uxtb	r3, r3
 800dc3a:	009b      	lsls	r3, r3, #2
 800dc3c:	6879      	ldr	r1, [r7, #4]
 800dc3e:	fa01 f303 	lsl.w	r3, r1, r3
 800dc42:	431a      	orrs	r2, r3
 800dc44:	68fb      	ldr	r3, [r7, #12]
 800dc46:	621a      	str	r2, [r3, #32]
}
 800dc48:	bf00      	nop
 800dc4a:	3724      	adds	r7, #36	; 0x24
 800dc4c:	46bd      	mov	sp, r7
 800dc4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc52:	4770      	bx	lr

0800dc54 <LL_GPIO_SetAFPin_8_15>:
{
 800dc54:	b480      	push	{r7}
 800dc56:	b089      	sub	sp, #36	; 0x24
 800dc58:	af00      	add	r7, sp, #0
 800dc5a:	60f8      	str	r0, [r7, #12]
 800dc5c:	60b9      	str	r1, [r7, #8]
 800dc5e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U)),
 800dc60:	68fb      	ldr	r3, [r7, #12]
 800dc62:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800dc64:	68bb      	ldr	r3, [r7, #8]
 800dc66:	0a1b      	lsrs	r3, r3, #8
 800dc68:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800dc6a:	697b      	ldr	r3, [r7, #20]
 800dc6c:	fa93 f3a3 	rbit	r3, r3
 800dc70:	613b      	str	r3, [r7, #16]
  return result;
 800dc72:	693b      	ldr	r3, [r7, #16]
 800dc74:	fab3 f383 	clz	r3, r3
 800dc78:	b2db      	uxtb	r3, r3
 800dc7a:	009b      	lsls	r3, r3, #2
 800dc7c:	210f      	movs	r1, #15
 800dc7e:	fa01 f303 	lsl.w	r3, r1, r3
 800dc82:	43db      	mvns	r3, r3
 800dc84:	401a      	ands	r2, r3
 800dc86:	68bb      	ldr	r3, [r7, #8]
 800dc88:	0a1b      	lsrs	r3, r3, #8
 800dc8a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800dc8c:	69fb      	ldr	r3, [r7, #28]
 800dc8e:	fa93 f3a3 	rbit	r3, r3
 800dc92:	61bb      	str	r3, [r7, #24]
  return result;
 800dc94:	69bb      	ldr	r3, [r7, #24]
 800dc96:	fab3 f383 	clz	r3, r3
 800dc9a:	b2db      	uxtb	r3, r3
 800dc9c:	009b      	lsls	r3, r3, #2
 800dc9e:	6879      	ldr	r1, [r7, #4]
 800dca0:	fa01 f303 	lsl.w	r3, r1, r3
 800dca4:	431a      	orrs	r2, r3
 800dca6:	68fb      	ldr	r3, [r7, #12]
 800dca8:	625a      	str	r2, [r3, #36]	; 0x24
}
 800dcaa:	bf00      	nop
 800dcac:	3724      	adds	r7, #36	; 0x24
 800dcae:	46bd      	mov	sp, r7
 800dcb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dcb4:	4770      	bx	lr

0800dcb6 <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 800dcb6:	b580      	push	{r7, lr}
 800dcb8:	b086      	sub	sp, #24
 800dcba:	af00      	add	r7, sp, #0
 800dcbc:	6078      	str	r0, [r7, #4]
 800dcbe:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 800dcc0:	683b      	ldr	r3, [r7, #0]
 800dcc2:	681b      	ldr	r3, [r3, #0]
 800dcc4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800dcc6:	68fb      	ldr	r3, [r7, #12]
 800dcc8:	fa93 f3a3 	rbit	r3, r3
 800dccc:	60bb      	str	r3, [r7, #8]
  return result;
 800dcce:	68bb      	ldr	r3, [r7, #8]
 800dcd0:	fab3 f383 	clz	r3, r3
 800dcd4:	b2db      	uxtb	r3, r3
 800dcd6:	617b      	str	r3, [r7, #20]

  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 800dcd8:	e040      	b.n	800dd5c <LL_GPIO_Init+0xa6>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001UL << pinpos);
 800dcda:	683b      	ldr	r3, [r7, #0]
 800dcdc:	681a      	ldr	r2, [r3, #0]
 800dcde:	2101      	movs	r1, #1
 800dce0:	697b      	ldr	r3, [r7, #20]
 800dce2:	fa01 f303 	lsl.w	r3, r1, r3
 800dce6:	4013      	ands	r3, r2
 800dce8:	613b      	str	r3, [r7, #16]

    if (currentpin != 0x00u)
 800dcea:	693b      	ldr	r3, [r7, #16]
 800dcec:	2b00      	cmp	r3, #0
 800dcee:	d032      	beq.n	800dd56 <LL_GPIO_Init+0xa0>
    {
      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 800dcf0:	683b      	ldr	r3, [r7, #0]
 800dcf2:	685b      	ldr	r3, [r3, #4]
 800dcf4:	461a      	mov	r2, r3
 800dcf6:	6939      	ldr	r1, [r7, #16]
 800dcf8:	6878      	ldr	r0, [r7, #4]
 800dcfa:	f7ff fed7 	bl	800daac <LL_GPIO_SetPinMode>

      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 800dcfe:	683b      	ldr	r3, [r7, #0]
 800dd00:	685b      	ldr	r3, [r3, #4]
 800dd02:	2b01      	cmp	r3, #1
 800dd04:	d003      	beq.n	800dd0e <LL_GPIO_Init+0x58>
 800dd06:	683b      	ldr	r3, [r7, #0]
 800dd08:	685b      	ldr	r3, [r3, #4]
 800dd0a:	2b02      	cmp	r3, #2
 800dd0c:	d106      	bne.n	800dd1c <LL_GPIO_Init+0x66>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));

        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 800dd0e:	683b      	ldr	r3, [r7, #0]
 800dd10:	689b      	ldr	r3, [r3, #8]
 800dd12:	461a      	mov	r2, r3
 800dd14:	6939      	ldr	r1, [r7, #16]
 800dd16:	6878      	ldr	r0, [r7, #4]
 800dd18:	f7ff ff0f 	bl	800db3a <LL_GPIO_SetPinSpeed>
      }

      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 800dd1c:	683b      	ldr	r3, [r7, #0]
 800dd1e:	691b      	ldr	r3, [r3, #16]
 800dd20:	461a      	mov	r2, r3
 800dd22:	6939      	ldr	r1, [r7, #16]
 800dd24:	6878      	ldr	r0, [r7, #4]
 800dd26:	f7ff ff37 	bl	800db98 <LL_GPIO_SetPinPull>

      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 800dd2a:	683b      	ldr	r3, [r7, #0]
 800dd2c:	685b      	ldr	r3, [r3, #4]
 800dd2e:	2b02      	cmp	r3, #2
 800dd30:	d111      	bne.n	800dd56 <LL_GPIO_Init+0xa0>
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));

        /* Speed mode configuration */
        if (currentpin < LL_GPIO_PIN_8)
 800dd32:	693b      	ldr	r3, [r7, #16]
 800dd34:	2bff      	cmp	r3, #255	; 0xff
 800dd36:	d807      	bhi.n	800dd48 <LL_GPIO_Init+0x92>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 800dd38:	683b      	ldr	r3, [r7, #0]
 800dd3a:	695b      	ldr	r3, [r3, #20]
 800dd3c:	461a      	mov	r2, r3
 800dd3e:	6939      	ldr	r1, [r7, #16]
 800dd40:	6878      	ldr	r0, [r7, #4]
 800dd42:	f7ff ff58 	bl	800dbf6 <LL_GPIO_SetAFPin_0_7>
 800dd46:	e006      	b.n	800dd56 <LL_GPIO_Init+0xa0>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 800dd48:	683b      	ldr	r3, [r7, #0]
 800dd4a:	695b      	ldr	r3, [r3, #20]
 800dd4c:	461a      	mov	r2, r3
 800dd4e:	6939      	ldr	r1, [r7, #16]
 800dd50:	6878      	ldr	r0, [r7, #4]
 800dd52:	f7ff ff7f 	bl	800dc54 <LL_GPIO_SetAFPin_8_15>
        }
      }
    }
    pinpos++;
 800dd56:	697b      	ldr	r3, [r7, #20]
 800dd58:	3301      	adds	r3, #1
 800dd5a:	617b      	str	r3, [r7, #20]
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 800dd5c:	683b      	ldr	r3, [r7, #0]
 800dd5e:	681a      	ldr	r2, [r3, #0]
 800dd60:	697b      	ldr	r3, [r7, #20]
 800dd62:	fa22 f303 	lsr.w	r3, r2, r3
 800dd66:	2b00      	cmp	r3, #0
 800dd68:	d1b7      	bne.n	800dcda <LL_GPIO_Init+0x24>
  }

  if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 800dd6a:	683b      	ldr	r3, [r7, #0]
 800dd6c:	685b      	ldr	r3, [r3, #4]
 800dd6e:	2b01      	cmp	r3, #1
 800dd70:	d003      	beq.n	800dd7a <LL_GPIO_Init+0xc4>
 800dd72:	683b      	ldr	r3, [r7, #0]
 800dd74:	685b      	ldr	r3, [r3, #4]
 800dd76:	2b02      	cmp	r3, #2
 800dd78:	d107      	bne.n	800dd8a <LL_GPIO_Init+0xd4>
  {
    /* Check Output mode parameters */
    assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));

    /* Output mode configuration*/
    LL_GPIO_SetPinOutputType(GPIOx, GPIO_InitStruct->Pin, GPIO_InitStruct->OutputType);
 800dd7a:	683b      	ldr	r3, [r7, #0]
 800dd7c:	6819      	ldr	r1, [r3, #0]
 800dd7e:	683b      	ldr	r3, [r7, #0]
 800dd80:	68db      	ldr	r3, [r3, #12]
 800dd82:	461a      	mov	r2, r3
 800dd84:	6878      	ldr	r0, [r7, #4]
 800dd86:	f7ff fec0 	bl	800db0a <LL_GPIO_SetPinOutputType>

  }
  return (SUCCESS);
 800dd8a:	2300      	movs	r3, #0
}
 800dd8c:	4618      	mov	r0, r3
 800dd8e:	3718      	adds	r7, #24
 800dd90:	46bd      	mov	sp, r7
 800dd92:	bd80      	pop	{r7, pc}

0800dd94 <ILI9341_Draw_Wave>:

 extern uint16_t BURST_MAX_SIZE;


void ILI9341_Draw_Wave(uint16_t x, uint16_t y, uint8_t weight, uint16_t colour, uint8_t scale, uint32_t* data_table, uint16_t data_table_size)
{
 800dd94:	b590      	push	{r4, r7, lr}
 800dd96:	b085      	sub	sp, #20
 800dd98:	af00      	add	r7, sp, #0
 800dd9a:	4604      	mov	r4, r0
 800dd9c:	4608      	mov	r0, r1
 800dd9e:	4611      	mov	r1, r2
 800dda0:	461a      	mov	r2, r3
 800dda2:	4623      	mov	r3, r4
 800dda4:	80fb      	strh	r3, [r7, #6]
 800dda6:	4603      	mov	r3, r0
 800dda8:	80bb      	strh	r3, [r7, #4]
 800ddaa:	460b      	mov	r3, r1
 800ddac:	70fb      	strb	r3, [r7, #3]
 800ddae:	4613      	mov	r3, r2
 800ddb0:	803b      	strh	r3, [r7, #0]
	for(int w = 0; w < weight; w++ )
 800ddb2:	2300      	movs	r3, #0
 800ddb4:	60fb      	str	r3, [r7, #12]
 800ddb6:	e026      	b.n	800de06 <ILI9341_Draw_Wave+0x72>
	{
		for(int i = 0; i < data_table_size; i++)
 800ddb8:	2300      	movs	r3, #0
 800ddba:	60bb      	str	r3, [r7, #8]
 800ddbc:	e01c      	b.n	800ddf8 <ILI9341_Draw_Wave+0x64>
		{
			ILI9341_Draw_Pixel(	x + i,	(y + data_table[i] / scale) + w, colour);
 800ddbe:	68bb      	ldr	r3, [r7, #8]
 800ddc0:	b29a      	uxth	r2, r3
 800ddc2:	88fb      	ldrh	r3, [r7, #6]
 800ddc4:	4413      	add	r3, r2
 800ddc6:	b298      	uxth	r0, r3
 800ddc8:	68bb      	ldr	r3, [r7, #8]
 800ddca:	009b      	lsls	r3, r3, #2
 800ddcc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ddce:	4413      	add	r3, r2
 800ddd0:	681a      	ldr	r2, [r3, #0]
 800ddd2:	f897 3020 	ldrb.w	r3, [r7, #32]
 800ddd6:	fbb2 f3f3 	udiv	r3, r2, r3
 800ddda:	b29a      	uxth	r2, r3
 800dddc:	88bb      	ldrh	r3, [r7, #4]
 800ddde:	4413      	add	r3, r2
 800dde0:	b29a      	uxth	r2, r3
 800dde2:	68fb      	ldr	r3, [r7, #12]
 800dde4:	b29b      	uxth	r3, r3
 800dde6:	4413      	add	r3, r2
 800dde8:	b29b      	uxth	r3, r3
 800ddea:	883a      	ldrh	r2, [r7, #0]
 800ddec:	4619      	mov	r1, r3
 800ddee:	f000 fc1f 	bl	800e630 <ILI9341_Draw_Pixel>
		for(int i = 0; i < data_table_size; i++)
 800ddf2:	68bb      	ldr	r3, [r7, #8]
 800ddf4:	3301      	adds	r3, #1
 800ddf6:	60bb      	str	r3, [r7, #8]
 800ddf8:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800ddfa:	68ba      	ldr	r2, [r7, #8]
 800ddfc:	429a      	cmp	r2, r3
 800ddfe:	dbde      	blt.n	800ddbe <ILI9341_Draw_Wave+0x2a>
	for(int w = 0; w < weight; w++ )
 800de00:	68fb      	ldr	r3, [r7, #12]
 800de02:	3301      	adds	r3, #1
 800de04:	60fb      	str	r3, [r7, #12]
 800de06:	78fb      	ldrb	r3, [r7, #3]
 800de08:	68fa      	ldr	r2, [r7, #12]
 800de0a:	429a      	cmp	r2, r3
 800de0c:	dbd4      	blt.n	800ddb8 <ILI9341_Draw_Wave+0x24>

		}
	}

}
 800de0e:	bf00      	nop
 800de10:	3714      	adds	r7, #20
 800de12:	46bd      	mov	sp, r7
 800de14:	bd90      	pop	{r4, r7, pc}

0800de16 <ILI9341_Draw_Bordered_Filled_Rectangle_Coord>:
 *
 *
 *
 */
void ILI9341_Draw_Bordered_Filled_Rectangle_Coord(uint16_t x, uint16_t y, uint16_t w, uint16_t h, uint16_t inner_colour, uint8_t border_weight, uint16_t border_colour)
{
 800de16:	b590      	push	{r4, r7, lr}
 800de18:	b087      	sub	sp, #28
 800de1a:	af02      	add	r7, sp, #8
 800de1c:	4604      	mov	r4, r0
 800de1e:	4608      	mov	r0, r1
 800de20:	4611      	mov	r1, r2
 800de22:	461a      	mov	r2, r3
 800de24:	4623      	mov	r3, r4
 800de26:	80fb      	strh	r3, [r7, #6]
 800de28:	4603      	mov	r3, r0
 800de2a:	80bb      	strh	r3, [r7, #4]
 800de2c:	460b      	mov	r3, r1
 800de2e:	807b      	strh	r3, [r7, #2]
 800de30:	4613      	mov	r3, r2
 800de32:	803b      	strh	r3, [r7, #0]

	// Draw inwards (and shorter) for each level of border weight
	for(uint8_t b = 0; ; b++)
 800de34:	2300      	movs	r3, #0
 800de36:	73fb      	strb	r3, [r7, #15]
	{


		if(b > border_weight)
 800de38:	7bfa      	ldrb	r2, [r7, #15]
 800de3a:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800de3e:	429a      	cmp	r2, r3
 800de40:	d939      	bls.n	800deb6 <ILI9341_Draw_Bordered_Filled_Rectangle_Coord+0xa0>
		{

			// stop before the inner space reaches zero! (hard fault)
			if( ((y + b) == ((y + h) - b)) || ((x + b) == ((x + w) - b)) )
 800de42:	88ba      	ldrh	r2, [r7, #4]
 800de44:	7bfb      	ldrb	r3, [r7, #15]
 800de46:	441a      	add	r2, r3
 800de48:	88b9      	ldrh	r1, [r7, #4]
 800de4a:	883b      	ldrh	r3, [r7, #0]
 800de4c:	4419      	add	r1, r3
 800de4e:	7bfb      	ldrb	r3, [r7, #15]
 800de50:	1acb      	subs	r3, r1, r3
 800de52:	429a      	cmp	r2, r3
 800de54:	f000 8089 	beq.w	800df6a <ILI9341_Draw_Bordered_Filled_Rectangle_Coord+0x154>
 800de58:	88fa      	ldrh	r2, [r7, #6]
 800de5a:	7bfb      	ldrb	r3, [r7, #15]
 800de5c:	441a      	add	r2, r3
 800de5e:	88f9      	ldrh	r1, [r7, #6]
 800de60:	887b      	ldrh	r3, [r7, #2]
 800de62:	4419      	add	r1, r3
 800de64:	7bfb      	ldrb	r3, [r7, #15]
 800de66:	1acb      	subs	r3, r1, r3
 800de68:	429a      	cmp	r2, r3
 800de6a:	d07e      	beq.n	800df6a <ILI9341_Draw_Bordered_Filled_Rectangle_Coord+0x154>
				// add final line?
				goto finish;
			}
			else
			{
				ILI9341_Draw_Rectangle(x + b, y + b, (w - (2*b)) + 1, (h - (2*b)) + 1, inner_colour, AREA_CHUNK);
 800de6c:	7bfb      	ldrb	r3, [r7, #15]
 800de6e:	b29a      	uxth	r2, r3
 800de70:	88fb      	ldrh	r3, [r7, #6]
 800de72:	4413      	add	r3, r2
 800de74:	b298      	uxth	r0, r3
 800de76:	7bfb      	ldrb	r3, [r7, #15]
 800de78:	b29a      	uxth	r2, r3
 800de7a:	88bb      	ldrh	r3, [r7, #4]
 800de7c:	4413      	add	r3, r2
 800de7e:	b299      	uxth	r1, r3
 800de80:	7bfb      	ldrb	r3, [r7, #15]
 800de82:	b29b      	uxth	r3, r3
 800de84:	005b      	lsls	r3, r3, #1
 800de86:	b29b      	uxth	r3, r3
 800de88:	887a      	ldrh	r2, [r7, #2]
 800de8a:	1ad3      	subs	r3, r2, r3
 800de8c:	b29b      	uxth	r3, r3
 800de8e:	3301      	adds	r3, #1
 800de90:	b29c      	uxth	r4, r3
 800de92:	7bfb      	ldrb	r3, [r7, #15]
 800de94:	b29b      	uxth	r3, r3
 800de96:	005b      	lsls	r3, r3, #1
 800de98:	b29b      	uxth	r3, r3
 800de9a:	883a      	ldrh	r2, [r7, #0]
 800de9c:	1ad3      	subs	r3, r2, r3
 800de9e:	b29b      	uxth	r3, r3
 800dea0:	3301      	adds	r3, #1
 800dea2:	b29a      	uxth	r2, r3
 800dea4:	2304      	movs	r3, #4
 800dea6:	9301      	str	r3, [sp, #4]
 800dea8:	8c3b      	ldrh	r3, [r7, #32]
 800deaa:	9300      	str	r3, [sp, #0]
 800deac:	4613      	mov	r3, r2
 800deae:	4622      	mov	r2, r4
 800deb0:	f000 fd18 	bl	800e8e4 <ILI9341_Draw_Rectangle>
				goto finish;
 800deb4:	e05a      	b.n	800df6c <ILI9341_Draw_Bordered_Filled_Rectangle_Coord+0x156>
			}
		}

		// Horizontal line - Top
		ILI9341_Draw_Horizontal_Line(	x + b,
 800deb6:	7bfb      	ldrb	r3, [r7, #15]
 800deb8:	b29a      	uxth	r2, r3
 800deba:	88fb      	ldrh	r3, [r7, #6]
 800debc:	4413      	add	r3, r2
 800debe:	b298      	uxth	r0, r3
 800dec0:	7bfb      	ldrb	r3, [r7, #15]
 800dec2:	b29a      	uxth	r2, r3
 800dec4:	88bb      	ldrh	r3, [r7, #4]
 800dec6:	4413      	add	r3, r2
 800dec8:	b299      	uxth	r1, r3
										y + b,
										(w - b)+1,
 800deca:	7bfb      	ldrb	r3, [r7, #15]
 800decc:	b29b      	uxth	r3, r3
 800dece:	887a      	ldrh	r2, [r7, #2]
 800ded0:	1ad3      	subs	r3, r2, r3
 800ded2:	b29b      	uxth	r3, r3
		ILI9341_Draw_Horizontal_Line(	x + b,
 800ded4:	3301      	adds	r3, #1
 800ded6:	b29a      	uxth	r2, r3
 800ded8:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800deda:	f000 fa6b 	bl	800e3b4 <ILI9341_Draw_Horizontal_Line>
										border_colour);
		// Horizontal line - Bottom
		ILI9341_Draw_Horizontal_Line(	x + b,
 800dede:	7bfb      	ldrb	r3, [r7, #15]
 800dee0:	b29a      	uxth	r2, r3
 800dee2:	88fb      	ldrh	r3, [r7, #6]
 800dee4:	4413      	add	r3, r2
 800dee6:	b298      	uxth	r0, r3
										(y + h) - b,
 800dee8:	88ba      	ldrh	r2, [r7, #4]
 800deea:	883b      	ldrh	r3, [r7, #0]
 800deec:	4413      	add	r3, r2
 800deee:	b29a      	uxth	r2, r3
		ILI9341_Draw_Horizontal_Line(	x + b,
 800def0:	7bfb      	ldrb	r3, [r7, #15]
 800def2:	b29b      	uxth	r3, r3
 800def4:	1ad3      	subs	r3, r2, r3
 800def6:	b299      	uxth	r1, r3
										(w - b)+1,
 800def8:	7bfb      	ldrb	r3, [r7, #15]
 800defa:	b29b      	uxth	r3, r3
 800defc:	887a      	ldrh	r2, [r7, #2]
 800defe:	1ad3      	subs	r3, r2, r3
 800df00:	b29b      	uxth	r3, r3
		ILI9341_Draw_Horizontal_Line(	x + b,
 800df02:	3301      	adds	r3, #1
 800df04:	b29a      	uxth	r2, r3
 800df06:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800df08:	f000 fa54 	bl	800e3b4 <ILI9341_Draw_Horizontal_Line>
										border_colour);


		// Vertical line - left
		ILI9341_Draw_Vertical_Line(		x + b,
 800df0c:	7bfb      	ldrb	r3, [r7, #15]
 800df0e:	b29a      	uxth	r2, r3
 800df10:	88fb      	ldrh	r3, [r7, #6]
 800df12:	4413      	add	r3, r2
 800df14:	b298      	uxth	r0, r3
 800df16:	7bfb      	ldrb	r3, [r7, #15]
 800df18:	b29a      	uxth	r2, r3
 800df1a:	88bb      	ldrh	r3, [r7, #4]
 800df1c:	4413      	add	r3, r2
 800df1e:	b299      	uxth	r1, r3
 800df20:	7bfb      	ldrb	r3, [r7, #15]
 800df22:	b29b      	uxth	r3, r3
 800df24:	005b      	lsls	r3, r3, #1
 800df26:	b29b      	uxth	r3, r3
 800df28:	883a      	ldrh	r2, [r7, #0]
 800df2a:	1ad3      	subs	r3, r2, r3
 800df2c:	b29a      	uxth	r2, r3
 800df2e:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800df30:	f000 faa4 	bl	800e47c <ILI9341_Draw_Vertical_Line>
										y + b,
										h - (2*b),
										border_colour);
		// Vertical line - right
		ILI9341_Draw_Vertical_Line(		((x + w)) - (b),
 800df34:	88fa      	ldrh	r2, [r7, #6]
 800df36:	887b      	ldrh	r3, [r7, #2]
 800df38:	4413      	add	r3, r2
 800df3a:	b29a      	uxth	r2, r3
 800df3c:	7bfb      	ldrb	r3, [r7, #15]
 800df3e:	b29b      	uxth	r3, r3
 800df40:	1ad3      	subs	r3, r2, r3
 800df42:	b298      	uxth	r0, r3
 800df44:	7bfb      	ldrb	r3, [r7, #15]
 800df46:	b29a      	uxth	r2, r3
 800df48:	88bb      	ldrh	r3, [r7, #4]
 800df4a:	4413      	add	r3, r2
 800df4c:	b299      	uxth	r1, r3
 800df4e:	7bfb      	ldrb	r3, [r7, #15]
 800df50:	b29b      	uxth	r3, r3
 800df52:	005b      	lsls	r3, r3, #1
 800df54:	b29b      	uxth	r3, r3
 800df56:	883a      	ldrh	r2, [r7, #0]
 800df58:	1ad3      	subs	r3, r2, r3
 800df5a:	b29a      	uxth	r2, r3
 800df5c:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800df5e:	f000 fa8d 	bl	800e47c <ILI9341_Draw_Vertical_Line>
	for(uint8_t b = 0; ; b++)
 800df62:	7bfb      	ldrb	r3, [r7, #15]
 800df64:	3301      	adds	r3, #1
 800df66:	73fb      	strb	r3, [r7, #15]
		if(b > border_weight)
 800df68:	e766      	b.n	800de38 <ILI9341_Draw_Bordered_Filled_Rectangle_Coord+0x22>
										h - (2*b),
										border_colour);

	}

	finish:
 800df6a:	bf00      	nop
	// done
	return;
 800df6c:	bf00      	nop
}
 800df6e:	3714      	adds	r7, #20
 800df70:	46bd      	mov	sp, r7
 800df72:	bd90      	pop	{r4, r7, pc}

0800df74 <ILI9341_Draw_Char>:
 *	@retval None
 *
 */

void ILI9341_Draw_Char(char character, uint16_t x, uint16_t y, uint16_t colour, uint16_t size, uint16_t bgcolour)
{
 800df74:	b590      	push	{r4, r7, lr}
 800df76:	b089      	sub	sp, #36	; 0x24
 800df78:	af02      	add	r7, sp, #8
 800df7a:	4604      	mov	r4, r0
 800df7c:	4608      	mov	r0, r1
 800df7e:	4611      	mov	r1, r2
 800df80:	461a      	mov	r2, r3
 800df82:	4623      	mov	r3, r4
 800df84:	71fb      	strb	r3, [r7, #7]
 800df86:	4603      	mov	r3, r0
 800df88:	80bb      	strh	r3, [r7, #4]
 800df8a:	460b      	mov	r3, r1
 800df8c:	807b      	strh	r3, [r7, #2]
 800df8e:	4613      	mov	r3, r2
 800df90:	803b      	strh	r3, [r7, #0]
    uint8_t 	i,j;
		



	function_char = character;
 800df92:	79fb      	ldrb	r3, [r7, #7]
 800df94:	75fb      	strb	r3, [r7, #23]
		
    if (function_char < ' ')
 800df96:	7dfb      	ldrb	r3, [r7, #23]
 800df98:	2b1f      	cmp	r3, #31
 800df9a:	d802      	bhi.n	800dfa2 <ILI9341_Draw_Char+0x2e>
    {
        character = 0;
 800df9c:	2300      	movs	r3, #0
 800df9e:	71fb      	strb	r3, [r7, #7]
 800dfa0:	e002      	b.n	800dfa8 <ILI9341_Draw_Char+0x34>
    }
    else
    {
    	function_char -= 32;
 800dfa2:	7dfb      	ldrb	r3, [r7, #23]
 800dfa4:	3b20      	subs	r3, #32
 800dfa6:	75fb      	strb	r3, [r7, #23]
	}
   	
	char temp[CHAR_WIDTH];

	for(uint8_t k = 0; k<CHAR_WIDTH; k++)
 800dfa8:	2300      	movs	r3, #0
 800dfaa:	753b      	strb	r3, [r7, #20]
 800dfac:	e012      	b.n	800dfd4 <ILI9341_Draw_Char+0x60>
	{
		temp[k] = font[function_char][k];
 800dfae:	7dfa      	ldrb	r2, [r7, #23]
 800dfb0:	7d38      	ldrb	r0, [r7, #20]
 800dfb2:	7d39      	ldrb	r1, [r7, #20]
 800dfb4:	4c48      	ldr	r4, [pc, #288]	; (800e0d8 <ILI9341_Draw_Char+0x164>)
 800dfb6:	4613      	mov	r3, r2
 800dfb8:	005b      	lsls	r3, r3, #1
 800dfba:	4413      	add	r3, r2
 800dfbc:	005b      	lsls	r3, r3, #1
 800dfbe:	4423      	add	r3, r4
 800dfc0:	4403      	add	r3, r0
 800dfc2:	781a      	ldrb	r2, [r3, #0]
 800dfc4:	f107 0318 	add.w	r3, r7, #24
 800dfc8:	440b      	add	r3, r1
 800dfca:	f803 2c0c 	strb.w	r2, [r3, #-12]
	for(uint8_t k = 0; k<CHAR_WIDTH; k++)
 800dfce:	7d3b      	ldrb	r3, [r7, #20]
 800dfd0:	3301      	adds	r3, #1
 800dfd2:	753b      	strb	r3, [r7, #20]
 800dfd4:	7d3b      	ldrb	r3, [r7, #20]
 800dfd6:	2b05      	cmp	r3, #5
 800dfd8:	d9e9      	bls.n	800dfae <ILI9341_Draw_Char+0x3a>
	}
		
    // Draw pixels
	//ILI9341_Draw_Rectangle(x, Y, CHAR_WIDTH*size, CHAR_HEIGHT*size, bgcolour);
    for (j=0; j<CHAR_WIDTH; j++)
 800dfda:	2300      	movs	r3, #0
 800dfdc:	757b      	strb	r3, [r7, #21]
 800dfde:	e074      	b.n	800e0ca <ILI9341_Draw_Char+0x156>
    {
        for (i=0; i<CHAR_HEIGHT; i++)
 800dfe0:	2300      	movs	r3, #0
 800dfe2:	75bb      	strb	r3, [r7, #22]
 800dfe4:	e06b      	b.n	800e0be <ILI9341_Draw_Char+0x14a>
        {
            if (temp[j] & (1<<i))
 800dfe6:	7d7b      	ldrb	r3, [r7, #21]
 800dfe8:	f107 0218 	add.w	r2, r7, #24
 800dfec:	4413      	add	r3, r2
 800dfee:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 800dff2:	461a      	mov	r2, r3
 800dff4:	7dbb      	ldrb	r3, [r7, #22]
 800dff6:	fa42 f303 	asr.w	r3, r2, r3
 800dffa:	f003 0301 	and.w	r3, r3, #1
 800dffe:	2b00      	cmp	r3, #0
 800e000:	d02d      	beq.n	800e05e <ILI9341_Draw_Char+0xea>
            {
            	if(size == 1)
 800e002:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800e004:	2b01      	cmp	r3, #1
 800e006:	d10e      	bne.n	800e026 <ILI9341_Draw_Char+0xb2>
				{
            		ILI9341_Draw_Pixel(x+j, y+i, colour);
 800e008:	7d7b      	ldrb	r3, [r7, #21]
 800e00a:	b29a      	uxth	r2, r3
 800e00c:	88bb      	ldrh	r3, [r7, #4]
 800e00e:	4413      	add	r3, r2
 800e010:	b298      	uxth	r0, r3
 800e012:	7dbb      	ldrb	r3, [r7, #22]
 800e014:	b29a      	uxth	r2, r3
 800e016:	887b      	ldrh	r3, [r7, #2]
 800e018:	4413      	add	r3, r2
 800e01a:	b29b      	uxth	r3, r3
 800e01c:	883a      	ldrh	r2, [r7, #0]
 800e01e:	4619      	mov	r1, r3
 800e020:	f000 fb06 	bl	800e630 <ILI9341_Draw_Pixel>
 800e024:	e048      	b.n	800e0b8 <ILI9341_Draw_Char+0x144>
				}
				else
				{
					ILI9341_Draw_Rectangle(x+(j*size), y+(i*size), size, size, colour, TEXT_CHUNK);
 800e026:	7d7b      	ldrb	r3, [r7, #21]
 800e028:	b29b      	uxth	r3, r3
 800e02a:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 800e02c:	fb12 f303 	smulbb	r3, r2, r3
 800e030:	b29a      	uxth	r2, r3
 800e032:	88bb      	ldrh	r3, [r7, #4]
 800e034:	4413      	add	r3, r2
 800e036:	b298      	uxth	r0, r3
 800e038:	7dbb      	ldrb	r3, [r7, #22]
 800e03a:	b29b      	uxth	r3, r3
 800e03c:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 800e03e:	fb12 f303 	smulbb	r3, r2, r3
 800e042:	b29a      	uxth	r2, r3
 800e044:	887b      	ldrh	r3, [r7, #2]
 800e046:	4413      	add	r3, r2
 800e048:	b299      	uxth	r1, r3
 800e04a:	8d3c      	ldrh	r4, [r7, #40]	; 0x28
 800e04c:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 800e04e:	2301      	movs	r3, #1
 800e050:	9301      	str	r3, [sp, #4]
 800e052:	883b      	ldrh	r3, [r7, #0]
 800e054:	9300      	str	r3, [sp, #0]
 800e056:	4623      	mov	r3, r4
 800e058:	f000 fc44 	bl	800e8e4 <ILI9341_Draw_Rectangle>
 800e05c:	e02c      	b.n	800e0b8 <ILI9341_Draw_Char+0x144>
				}
            }
            else
            {
               	if(size == 1)
 800e05e:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800e060:	2b01      	cmp	r3, #1
 800e062:	d10e      	bne.n	800e082 <ILI9341_Draw_Char+0x10e>
				{
					ILI9341_Draw_Pixel(x+j, y+i, bgcolour);
 800e064:	7d7b      	ldrb	r3, [r7, #21]
 800e066:	b29a      	uxth	r2, r3
 800e068:	88bb      	ldrh	r3, [r7, #4]
 800e06a:	4413      	add	r3, r2
 800e06c:	b298      	uxth	r0, r3
 800e06e:	7dbb      	ldrb	r3, [r7, #22]
 800e070:	b29a      	uxth	r2, r3
 800e072:	887b      	ldrh	r3, [r7, #2]
 800e074:	4413      	add	r3, r2
 800e076:	b29b      	uxth	r3, r3
 800e078:	8dba      	ldrh	r2, [r7, #44]	; 0x2c
 800e07a:	4619      	mov	r1, r3
 800e07c:	f000 fad8 	bl	800e630 <ILI9341_Draw_Pixel>
 800e080:	e01a      	b.n	800e0b8 <ILI9341_Draw_Char+0x144>
				}
				else
				{
					ILI9341_Draw_Rectangle(x+(j*size), y+(i*size), size, size, bgcolour, TEXT_CHUNK);
 800e082:	7d7b      	ldrb	r3, [r7, #21]
 800e084:	b29b      	uxth	r3, r3
 800e086:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 800e088:	fb12 f303 	smulbb	r3, r2, r3
 800e08c:	b29a      	uxth	r2, r3
 800e08e:	88bb      	ldrh	r3, [r7, #4]
 800e090:	4413      	add	r3, r2
 800e092:	b298      	uxth	r0, r3
 800e094:	7dbb      	ldrb	r3, [r7, #22]
 800e096:	b29b      	uxth	r3, r3
 800e098:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 800e09a:	fb12 f303 	smulbb	r3, r2, r3
 800e09e:	b29a      	uxth	r2, r3
 800e0a0:	887b      	ldrh	r3, [r7, #2]
 800e0a2:	4413      	add	r3, r2
 800e0a4:	b299      	uxth	r1, r3
 800e0a6:	8d3c      	ldrh	r4, [r7, #40]	; 0x28
 800e0a8:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 800e0aa:	2301      	movs	r3, #1
 800e0ac:	9301      	str	r3, [sp, #4]
 800e0ae:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 800e0b0:	9300      	str	r3, [sp, #0]
 800e0b2:	4623      	mov	r3, r4
 800e0b4:	f000 fc16 	bl	800e8e4 <ILI9341_Draw_Rectangle>
        for (i=0; i<CHAR_HEIGHT; i++)
 800e0b8:	7dbb      	ldrb	r3, [r7, #22]
 800e0ba:	3301      	adds	r3, #1
 800e0bc:	75bb      	strb	r3, [r7, #22]
 800e0be:	7dbb      	ldrb	r3, [r7, #22]
 800e0c0:	2b07      	cmp	r3, #7
 800e0c2:	d990      	bls.n	800dfe6 <ILI9341_Draw_Char+0x72>
    for (j=0; j<CHAR_WIDTH; j++)
 800e0c4:	7d7b      	ldrb	r3, [r7, #21]
 800e0c6:	3301      	adds	r3, #1
 800e0c8:	757b      	strb	r3, [r7, #21]
 800e0ca:	7d7b      	ldrb	r3, [r7, #21]
 800e0cc:	2b05      	cmp	r3, #5
 800e0ce:	d987      	bls.n	800dfe0 <ILI9341_Draw_Char+0x6c>
				}
            }
        }
    }
}
 800e0d0:	bf00      	nop
 800e0d2:	371c      	adds	r7, #28
 800e0d4:	46bd      	mov	sp, r7
 800e0d6:	bd90      	pop	{r4, r7, pc}
 800e0d8:	08013c7c 	.word	0x08013c7c

0800e0dc <ILI9341_Draw_Text>:
 *	@param None
 *	@retval None
 *
 */
void ILI9341_Draw_Text(const char* Text, uint16_t x, uint16_t y, uint16_t colour, uint16_t size, uint16_t bgcolour)
{
 800e0dc:	b590      	push	{r4, r7, lr}
 800e0de:	b087      	sub	sp, #28
 800e0e0:	af02      	add	r7, sp, #8
 800e0e2:	60f8      	str	r0, [r7, #12]
 800e0e4:	4608      	mov	r0, r1
 800e0e6:	4611      	mov	r1, r2
 800e0e8:	461a      	mov	r2, r3
 800e0ea:	4603      	mov	r3, r0
 800e0ec:	817b      	strh	r3, [r7, #10]
 800e0ee:	460b      	mov	r3, r1
 800e0f0:	813b      	strh	r3, [r7, #8]
 800e0f2:	4613      	mov	r3, r2
 800e0f4:	80fb      	strh	r3, [r7, #6]
	ILI9341_Draw_Vertical_Line(x-1, y, CHAR_HEIGHT*size, bgcolour);
 800e0f6:	897b      	ldrh	r3, [r7, #10]
 800e0f8:	3b01      	subs	r3, #1
 800e0fa:	b298      	uxth	r0, r3
 800e0fc:	8c3b      	ldrh	r3, [r7, #32]
 800e0fe:	00db      	lsls	r3, r3, #3
 800e100:	b29a      	uxth	r2, r3
 800e102:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800e104:	8939      	ldrh	r1, [r7, #8]
 800e106:	f000 f9b9 	bl	800e47c <ILI9341_Draw_Vertical_Line>
    ILI9341_Draw_Vertical_Line(x-2, y, CHAR_HEIGHT*size, bgcolour);
 800e10a:	897b      	ldrh	r3, [r7, #10]
 800e10c:	3b02      	subs	r3, #2
 800e10e:	b298      	uxth	r0, r3
 800e110:	8c3b      	ldrh	r3, [r7, #32]
 800e112:	00db      	lsls	r3, r3, #3
 800e114:	b29a      	uxth	r2, r3
 800e116:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800e118:	8939      	ldrh	r1, [r7, #8]
 800e11a:	f000 f9af 	bl	800e47c <ILI9341_Draw_Vertical_Line>

    while (*Text) {
 800e11e:	e016      	b.n	800e14e <ILI9341_Draw_Text+0x72>
        ILI9341_Draw_Char(*Text++, x, y, colour, size, bgcolour);
 800e120:	68fb      	ldr	r3, [r7, #12]
 800e122:	1c5a      	adds	r2, r3, #1
 800e124:	60fa      	str	r2, [r7, #12]
 800e126:	7818      	ldrb	r0, [r3, #0]
 800e128:	88fc      	ldrh	r4, [r7, #6]
 800e12a:	893a      	ldrh	r2, [r7, #8]
 800e12c:	8979      	ldrh	r1, [r7, #10]
 800e12e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800e130:	9301      	str	r3, [sp, #4]
 800e132:	8c3b      	ldrh	r3, [r7, #32]
 800e134:	9300      	str	r3, [sp, #0]
 800e136:	4623      	mov	r3, r4
 800e138:	f7ff ff1c 	bl	800df74 <ILI9341_Draw_Char>
        x += CHAR_WIDTH*size;
 800e13c:	8c3b      	ldrh	r3, [r7, #32]
 800e13e:	461a      	mov	r2, r3
 800e140:	0052      	lsls	r2, r2, #1
 800e142:	4413      	add	r3, r2
 800e144:	005b      	lsls	r3, r3, #1
 800e146:	b29a      	uxth	r2, r3
 800e148:	897b      	ldrh	r3, [r7, #10]
 800e14a:	4413      	add	r3, r2
 800e14c:	817b      	strh	r3, [r7, #10]
    while (*Text) {
 800e14e:	68fb      	ldr	r3, [r7, #12]
 800e150:	781b      	ldrb	r3, [r3, #0]
 800e152:	2b00      	cmp	r3, #0
 800e154:	d1e4      	bne.n	800e120 <ILI9341_Draw_Text+0x44>
    }


}
 800e156:	bf00      	nop
 800e158:	3714      	adds	r7, #20
 800e15a:	46bd      	mov	sp, r7
 800e15c:	bd90      	pop	{r4, r7, pc}

0800e15e <ILI9341_Init>:
 *
 * Initialize LCD display
 *
 */
void ILI9341_Init(void)
{
 800e15e:	b580      	push	{r7, lr}
 800e160:	af00      	add	r7, sp, #0

	_LCD_Enable();
 800e162:	f000 fca3 	bl	800eaac <_LCD_Enable>
	ILI9341_SPI_Init();
 800e166:	f000 f907 	bl	800e378 <ILI9341_SPI_Init>
	_LCD_Reset();
 800e16a:	f000 fcaf 	bl	800eacc <_LCD_Reset>

	//SOFTWARE RESET
	_LCD_SendCommand(0x01);
 800e16e:	2001      	movs	r0, #1
 800e170:	f000 fd7a 	bl	800ec68 <_LCD_SendCommand>
	HAL_Delay(2000);
 800e174:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 800e178:	f7f9 ff48 	bl	800800c <HAL_Delay>

	//POWER CONTROL A
	_LCD_SendCommand(0xCB);
 800e17c:	20cb      	movs	r0, #203	; 0xcb
 800e17e:	f000 fd73 	bl	800ec68 <_LCD_SendCommand>
	_LCD_SendData(0x39);
 800e182:	2039      	movs	r0, #57	; 0x39
 800e184:	f000 fda2 	bl	800eccc <_LCD_SendData>
	_LCD_SendData(0x2C);
 800e188:	202c      	movs	r0, #44	; 0x2c
 800e18a:	f000 fd9f 	bl	800eccc <_LCD_SendData>
	_LCD_SendData(0x00);
 800e18e:	2000      	movs	r0, #0
 800e190:	f000 fd9c 	bl	800eccc <_LCD_SendData>
	_LCD_SendData(0x34);
 800e194:	2034      	movs	r0, #52	; 0x34
 800e196:	f000 fd99 	bl	800eccc <_LCD_SendData>
	_LCD_SendData(0x02);
 800e19a:	2002      	movs	r0, #2
 800e19c:	f000 fd96 	bl	800eccc <_LCD_SendData>

	//POWER CONTROL B
	_LCD_SendCommand(0xCF);
 800e1a0:	20cf      	movs	r0, #207	; 0xcf
 800e1a2:	f000 fd61 	bl	800ec68 <_LCD_SendCommand>
	_LCD_SendData(0x00);
 800e1a6:	2000      	movs	r0, #0
 800e1a8:	f000 fd90 	bl	800eccc <_LCD_SendData>
	_LCD_SendData(0xC1);
 800e1ac:	20c1      	movs	r0, #193	; 0xc1
 800e1ae:	f000 fd8d 	bl	800eccc <_LCD_SendData>
	_LCD_SendData(0x30);
 800e1b2:	2030      	movs	r0, #48	; 0x30
 800e1b4:	f000 fd8a 	bl	800eccc <_LCD_SendData>

	//DRIVER TIMING CONTROL A
	_LCD_SendCommand(0xE8);
 800e1b8:	20e8      	movs	r0, #232	; 0xe8
 800e1ba:	f000 fd55 	bl	800ec68 <_LCD_SendCommand>
	_LCD_SendData(0x85);
 800e1be:	2085      	movs	r0, #133	; 0x85
 800e1c0:	f000 fd84 	bl	800eccc <_LCD_SendData>
	_LCD_SendData(0x00);
 800e1c4:	2000      	movs	r0, #0
 800e1c6:	f000 fd81 	bl	800eccc <_LCD_SendData>
	_LCD_SendData(0x78);
 800e1ca:	2078      	movs	r0, #120	; 0x78
 800e1cc:	f000 fd7e 	bl	800eccc <_LCD_SendData>

	//DRIVER TIMING CONTROL B
	_LCD_SendCommand(0xEA);
 800e1d0:	20ea      	movs	r0, #234	; 0xea
 800e1d2:	f000 fd49 	bl	800ec68 <_LCD_SendCommand>
	_LCD_SendData(0x00);
 800e1d6:	2000      	movs	r0, #0
 800e1d8:	f000 fd78 	bl	800eccc <_LCD_SendData>
	_LCD_SendData(0x00);
 800e1dc:	2000      	movs	r0, #0
 800e1de:	f000 fd75 	bl	800eccc <_LCD_SendData>

	//POWER ON SEQUENCE CONTROL
	_LCD_SendCommand(0xED);
 800e1e2:	20ed      	movs	r0, #237	; 0xed
 800e1e4:	f000 fd40 	bl	800ec68 <_LCD_SendCommand>
	_LCD_SendData(0x64);
 800e1e8:	2064      	movs	r0, #100	; 0x64
 800e1ea:	f000 fd6f 	bl	800eccc <_LCD_SendData>
	_LCD_SendData(0x03);
 800e1ee:	2003      	movs	r0, #3
 800e1f0:	f000 fd6c 	bl	800eccc <_LCD_SendData>
	_LCD_SendData(0x12);
 800e1f4:	2012      	movs	r0, #18
 800e1f6:	f000 fd69 	bl	800eccc <_LCD_SendData>
	_LCD_SendData(0x81);
 800e1fa:	2081      	movs	r0, #129	; 0x81
 800e1fc:	f000 fd66 	bl	800eccc <_LCD_SendData>

	//PUMP RATIO CONTROL
	_LCD_SendCommand(0xF7);
 800e200:	20f7      	movs	r0, #247	; 0xf7
 800e202:	f000 fd31 	bl	800ec68 <_LCD_SendCommand>
	_LCD_SendData(0x20);
 800e206:	2020      	movs	r0, #32
 800e208:	f000 fd60 	bl	800eccc <_LCD_SendData>

	//POWER CONTROL,VRH[5:0]
	_LCD_SendCommand(0xC0);
 800e20c:	20c0      	movs	r0, #192	; 0xc0
 800e20e:	f000 fd2b 	bl	800ec68 <_LCD_SendCommand>
	_LCD_SendData(0x23);
 800e212:	2023      	movs	r0, #35	; 0x23
 800e214:	f000 fd5a 	bl	800eccc <_LCD_SendData>

	//POWER CONTROL,SAP[2:0];BT[3:0]
	_LCD_SendCommand(0xC1);
 800e218:	20c1      	movs	r0, #193	; 0xc1
 800e21a:	f000 fd25 	bl	800ec68 <_LCD_SendCommand>
	_LCD_SendData(0x10);
 800e21e:	2010      	movs	r0, #16
 800e220:	f000 fd54 	bl	800eccc <_LCD_SendData>

	//VCM CONTROL
	_LCD_SendCommand(0xC5);
 800e224:	20c5      	movs	r0, #197	; 0xc5
 800e226:	f000 fd1f 	bl	800ec68 <_LCD_SendCommand>
	_LCD_SendData(0x3E);
 800e22a:	203e      	movs	r0, #62	; 0x3e
 800e22c:	f000 fd4e 	bl	800eccc <_LCD_SendData>
	_LCD_SendData(0x28);
 800e230:	2028      	movs	r0, #40	; 0x28
 800e232:	f000 fd4b 	bl	800eccc <_LCD_SendData>

	//VCM CONTROL 2
	_LCD_SendCommand(0xC7);
 800e236:	20c7      	movs	r0, #199	; 0xc7
 800e238:	f000 fd16 	bl	800ec68 <_LCD_SendCommand>
	_LCD_SendData(0x86);
 800e23c:	2086      	movs	r0, #134	; 0x86
 800e23e:	f000 fd45 	bl	800eccc <_LCD_SendData>

	//MEMORY ACCESS CONTROL
	_LCD_SendCommand(0x36);
 800e242:	2036      	movs	r0, #54	; 0x36
 800e244:	f000 fd10 	bl	800ec68 <_LCD_SendCommand>
	_LCD_SendData(0x48);
 800e248:	2048      	movs	r0, #72	; 0x48
 800e24a:	f000 fd3f 	bl	800eccc <_LCD_SendData>


	//PIXEL FORMAT
	_LCD_SendCommand(0x3A);
 800e24e:	203a      	movs	r0, #58	; 0x3a
 800e250:	f000 fd0a 	bl	800ec68 <_LCD_SendCommand>
	_LCD_SendData(0x55);
 800e254:	2055      	movs	r0, #85	; 0x55
 800e256:	f000 fd39 	bl	800eccc <_LCD_SendData>

	//FRAME RATIO CONTROL, STANDARD RGB COLOR
	_LCD_SendCommand(0xB1);
 800e25a:	20b1      	movs	r0, #177	; 0xb1
 800e25c:	f000 fd04 	bl	800ec68 <_LCD_SendCommand>
	_LCD_SendData(0x00);
 800e260:	2000      	movs	r0, #0
 800e262:	f000 fd33 	bl	800eccc <_LCD_SendData>
	_LCD_SendData(0x18);
 800e266:	2018      	movs	r0, #24
 800e268:	f000 fd30 	bl	800eccc <_LCD_SendData>

	//DISPLAY FUNCTION CONTROL
	_LCD_SendCommand(0xB6);
 800e26c:	20b6      	movs	r0, #182	; 0xb6
 800e26e:	f000 fcfb 	bl	800ec68 <_LCD_SendCommand>
	_LCD_SendData(0x08);
 800e272:	2008      	movs	r0, #8
 800e274:	f000 fd2a 	bl	800eccc <_LCD_SendData>
	_LCD_SendData(0x82);
 800e278:	2082      	movs	r0, #130	; 0x82
 800e27a:	f000 fd27 	bl	800eccc <_LCD_SendData>
	_LCD_SendData(0x27);
 800e27e:	2027      	movs	r0, #39	; 0x27
 800e280:	f000 fd24 	bl	800eccc <_LCD_SendData>


	//3GAMMA FUNCTION DISABLE
	_LCD_SendCommand(0xF2);
 800e284:	20f2      	movs	r0, #242	; 0xf2
 800e286:	f000 fcef 	bl	800ec68 <_LCD_SendCommand>
	_LCD_SendData(0x00);
 800e28a:	2000      	movs	r0, #0
 800e28c:	f000 fd1e 	bl	800eccc <_LCD_SendData>

	//GAMMA CURVE SELECTED
	_LCD_SendCommand(0x26);
 800e290:	2026      	movs	r0, #38	; 0x26
 800e292:	f000 fce9 	bl	800ec68 <_LCD_SendCommand>
	_LCD_SendData(0x01);
 800e296:	2001      	movs	r0, #1
 800e298:	f000 fd18 	bl	800eccc <_LCD_SendData>

	//POSITIVE GAMMA CORRECTION
	_LCD_SendCommand(0xE0);
 800e29c:	20e0      	movs	r0, #224	; 0xe0
 800e29e:	f000 fce3 	bl	800ec68 <_LCD_SendCommand>
	_LCD_SendData(0x0F);
 800e2a2:	200f      	movs	r0, #15
 800e2a4:	f000 fd12 	bl	800eccc <_LCD_SendData>
	_LCD_SendData(0x31);
 800e2a8:	2031      	movs	r0, #49	; 0x31
 800e2aa:	f000 fd0f 	bl	800eccc <_LCD_SendData>
	_LCD_SendData(0x2B);
 800e2ae:	202b      	movs	r0, #43	; 0x2b
 800e2b0:	f000 fd0c 	bl	800eccc <_LCD_SendData>
	_LCD_SendData(0x0C);
 800e2b4:	200c      	movs	r0, #12
 800e2b6:	f000 fd09 	bl	800eccc <_LCD_SendData>
	_LCD_SendData(0x0E);
 800e2ba:	200e      	movs	r0, #14
 800e2bc:	f000 fd06 	bl	800eccc <_LCD_SendData>
	_LCD_SendData(0x08);
 800e2c0:	2008      	movs	r0, #8
 800e2c2:	f000 fd03 	bl	800eccc <_LCD_SendData>
	_LCD_SendData(0x4E);
 800e2c6:	204e      	movs	r0, #78	; 0x4e
 800e2c8:	f000 fd00 	bl	800eccc <_LCD_SendData>
	_LCD_SendData(0xF1);
 800e2cc:	20f1      	movs	r0, #241	; 0xf1
 800e2ce:	f000 fcfd 	bl	800eccc <_LCD_SendData>
	_LCD_SendData(0x37);
 800e2d2:	2037      	movs	r0, #55	; 0x37
 800e2d4:	f000 fcfa 	bl	800eccc <_LCD_SendData>
	_LCD_SendData(0x07);
 800e2d8:	2007      	movs	r0, #7
 800e2da:	f000 fcf7 	bl	800eccc <_LCD_SendData>
	_LCD_SendData(0x10);
 800e2de:	2010      	movs	r0, #16
 800e2e0:	f000 fcf4 	bl	800eccc <_LCD_SendData>
	_LCD_SendData(0x03);
 800e2e4:	2003      	movs	r0, #3
 800e2e6:	f000 fcf1 	bl	800eccc <_LCD_SendData>
	_LCD_SendData(0x0E);
 800e2ea:	200e      	movs	r0, #14
 800e2ec:	f000 fcee 	bl	800eccc <_LCD_SendData>
	_LCD_SendData(0x09);
 800e2f0:	2009      	movs	r0, #9
 800e2f2:	f000 fceb 	bl	800eccc <_LCD_SendData>
	_LCD_SendData(0x00);
 800e2f6:	2000      	movs	r0, #0
 800e2f8:	f000 fce8 	bl	800eccc <_LCD_SendData>

	//NEGATIVE GAMMA CORRECTION
	_LCD_SendCommand(0xE1);
 800e2fc:	20e1      	movs	r0, #225	; 0xe1
 800e2fe:	f000 fcb3 	bl	800ec68 <_LCD_SendCommand>
	_LCD_SendData(0x00);
 800e302:	2000      	movs	r0, #0
 800e304:	f000 fce2 	bl	800eccc <_LCD_SendData>
	_LCD_SendData(0x0E);
 800e308:	200e      	movs	r0, #14
 800e30a:	f000 fcdf 	bl	800eccc <_LCD_SendData>
	_LCD_SendData(0x14);
 800e30e:	2014      	movs	r0, #20
 800e310:	f000 fcdc 	bl	800eccc <_LCD_SendData>
	_LCD_SendData(0x03);
 800e314:	2003      	movs	r0, #3
 800e316:	f000 fcd9 	bl	800eccc <_LCD_SendData>
	_LCD_SendData(0x11);
 800e31a:	2011      	movs	r0, #17
 800e31c:	f000 fcd6 	bl	800eccc <_LCD_SendData>
	_LCD_SendData(0x07);
 800e320:	2007      	movs	r0, #7
 800e322:	f000 fcd3 	bl	800eccc <_LCD_SendData>
	_LCD_SendData(0x31);
 800e326:	2031      	movs	r0, #49	; 0x31
 800e328:	f000 fcd0 	bl	800eccc <_LCD_SendData>
	_LCD_SendData(0xC1);
 800e32c:	20c1      	movs	r0, #193	; 0xc1
 800e32e:	f000 fccd 	bl	800eccc <_LCD_SendData>
	_LCD_SendData(0x48);
 800e332:	2048      	movs	r0, #72	; 0x48
 800e334:	f000 fcca 	bl	800eccc <_LCD_SendData>
	_LCD_SendData(0x08);
 800e338:	2008      	movs	r0, #8
 800e33a:	f000 fcc7 	bl	800eccc <_LCD_SendData>
	_LCD_SendData(0x0F);
 800e33e:	200f      	movs	r0, #15
 800e340:	f000 fcc4 	bl	800eccc <_LCD_SendData>
	_LCD_SendData(0x0C);
 800e344:	200c      	movs	r0, #12
 800e346:	f000 fcc1 	bl	800eccc <_LCD_SendData>
	_LCD_SendData(0x31);
 800e34a:	2031      	movs	r0, #49	; 0x31
 800e34c:	f000 fcbe 	bl	800eccc <_LCD_SendData>
	_LCD_SendData(0x36);
 800e350:	2036      	movs	r0, #54	; 0x36
 800e352:	f000 fcbb 	bl	800eccc <_LCD_SendData>
	_LCD_SendData(0x0F);
 800e356:	200f      	movs	r0, #15
 800e358:	f000 fcb8 	bl	800eccc <_LCD_SendData>

	//EXIT SLEEP
	_LCD_SendCommand(0x11);
 800e35c:	2011      	movs	r0, #17
 800e35e:	f000 fc83 	bl	800ec68 <_LCD_SendCommand>
	HAL_Delay(240);
 800e362:	20f0      	movs	r0, #240	; 0xf0
 800e364:	f7f9 fe52 	bl	800800c <HAL_Delay>

	//TURN ON DISPLAY
	_LCD_SendCommand(0x29);
 800e368:	2029      	movs	r0, #41	; 0x29
 800e36a:	f000 fc7d 	bl	800ec68 <_LCD_SendCommand>

	//STARTING ROTATION
	ILI9341_Set_Rotation(SCREEN_VERTICAL_1);
 800e36e:	2000      	movs	r0, #0
 800e370:	f000 fb4e 	bl	800ea10 <ILI9341_Set_Rotation>
}
 800e374:	bf00      	nop
 800e376:	bd80      	pop	{r7, pc}

0800e378 <ILI9341_SPI_Init>:
 *
 * 	Initialise SPI peripheral
 *
 */
void ILI9341_SPI_Init(void)
{
 800e378:	b480      	push	{r7}
 800e37a:	af00      	add	r7, sp, #0

   	// check SPI enabled
	if ((SPI_PERIPH->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800e37c:	4b0b      	ldr	r3, [pc, #44]	; (800e3ac <ILI9341_SPI_Init+0x34>)
 800e37e:	681b      	ldr	r3, [r3, #0]
 800e380:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e384:	2b40      	cmp	r3, #64	; 0x40
 800e386:	d005      	beq.n	800e394 <ILI9341_SPI_Init+0x1c>
	{
		SPI_PERIPH->CR1 |= SPI_CR1_SPE;
 800e388:	4b08      	ldr	r3, [pc, #32]	; (800e3ac <ILI9341_SPI_Init+0x34>)
 800e38a:	681b      	ldr	r3, [r3, #0]
 800e38c:	4a07      	ldr	r2, [pc, #28]	; (800e3ac <ILI9341_SPI_Init+0x34>)
 800e38e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e392:	6013      	str	r3, [r2, #0]
	}

	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800e394:	4b06      	ldr	r3, [pc, #24]	; (800e3b0 <ILI9341_SPI_Init+0x38>)
 800e396:	695b      	ldr	r3, [r3, #20]
 800e398:	4a05      	ldr	r2, [pc, #20]	; (800e3b0 <ILI9341_SPI_Init+0x38>)
 800e39a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800e39e:	6153      	str	r3, [r2, #20]
}
 800e3a0:	bf00      	nop
 800e3a2:	46bd      	mov	sp, r7
 800e3a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e3a8:	4770      	bx	lr
 800e3aa:	bf00      	nop
 800e3ac:	40003c00 	.word	0x40003c00
 800e3b0:	48000400 	.word	0x48000400

0800e3b4 <ILI9341_Draw_Horizontal_Line>:
 *	Draw horizontal line
 *
 */

void ILI9341_Draw_Horizontal_Line(uint16_t xpos, uint16_t ypos, uint16_t width, uint16_t colour)
{
 800e3b4:	b590      	push	{r4, r7, lr}
 800e3b6:	b087      	sub	sp, #28
 800e3b8:	af02      	add	r7, sp, #8
 800e3ba:	4604      	mov	r4, r0
 800e3bc:	4608      	mov	r0, r1
 800e3be:	4611      	mov	r1, r2
 800e3c0:	461a      	mov	r2, r3
 800e3c2:	4623      	mov	r3, r4
 800e3c4:	80fb      	strh	r3, [r7, #6]
 800e3c6:	4603      	mov	r3, r0
 800e3c8:	80bb      	strh	r3, [r7, #4]
 800e3ca:	460b      	mov	r3, r1
 800e3cc:	807b      	strh	r3, [r7, #2]
 800e3ce:	4613      	mov	r3, r2
 800e3d0:	803b      	strh	r3, [r7, #0]
	if((xpos >=LCD_WIDTH) || (ypos >=LCD_HEIGHT)) return;
 800e3d2:	4b28      	ldr	r3, [pc, #160]	; (800e474 <ILI9341_Draw_Horizontal_Line+0xc0>)
 800e3d4:	881b      	ldrh	r3, [r3, #0]
 800e3d6:	b29b      	uxth	r3, r3
 800e3d8:	88fa      	ldrh	r2, [r7, #6]
 800e3da:	429a      	cmp	r2, r3
 800e3dc:	d246      	bcs.n	800e46c <ILI9341_Draw_Horizontal_Line+0xb8>
 800e3de:	4b26      	ldr	r3, [pc, #152]	; (800e478 <ILI9341_Draw_Horizontal_Line+0xc4>)
 800e3e0:	881b      	ldrh	r3, [r3, #0]
 800e3e2:	b29b      	uxth	r3, r3
 800e3e4:	88ba      	ldrh	r2, [r7, #4]
 800e3e6:	429a      	cmp	r2, r3
 800e3e8:	d240      	bcs.n	800e46c <ILI9341_Draw_Horizontal_Line+0xb8>
	if(((xpos + width) - 1 ) >= LCD_WIDTH)
 800e3ea:	88fa      	ldrh	r2, [r7, #6]
 800e3ec:	887b      	ldrh	r3, [r7, #2]
 800e3ee:	4413      	add	r3, r2
 800e3f0:	3b01      	subs	r3, #1
 800e3f2:	4a20      	ldr	r2, [pc, #128]	; (800e474 <ILI9341_Draw_Horizontal_Line+0xc0>)
 800e3f4:	8812      	ldrh	r2, [r2, #0]
 800e3f6:	b292      	uxth	r2, r2
 800e3f8:	4293      	cmp	r3, r2
 800e3fa:	db05      	blt.n	800e408 <ILI9341_Draw_Horizontal_Line+0x54>
		{
			width= LCD_WIDTH - xpos;
 800e3fc:	4b1d      	ldr	r3, [pc, #116]	; (800e474 <ILI9341_Draw_Horizontal_Line+0xc0>)
 800e3fe:	881b      	ldrh	r3, [r3, #0]
 800e400:	b29a      	uxth	r2, r3
 800e402:	88fb      	ldrh	r3, [r7, #6]
 800e404:	1ad3      	subs	r3, r2, r3
 800e406:	807b      	strh	r3, [r7, #2]
		}
	ILI9341_Set_Frame(	xpos,
							ypos,
							(xpos + width) - 1,
 800e408:	88fa      	ldrh	r2, [r7, #6]
 800e40a:	887b      	ldrh	r3, [r7, #2]
 800e40c:	4413      	add	r3, r2
 800e40e:	b29b      	uxth	r3, r3
	ILI9341_Set_Frame(	xpos,
 800e410:	3b01      	subs	r3, #1
 800e412:	b29a      	uxth	r2, r3
 800e414:	88bb      	ldrh	r3, [r7, #4]
 800e416:	88b9      	ldrh	r1, [r7, #4]
 800e418:	88f8      	ldrh	r0, [r7, #6]
 800e41a:	f000 f893 	bl	800e544 <ILI9341_Set_Frame>
	// to keep _LCD_Write_Frame() happy.

	// Note, truncated pixel will be needed at function end.


	uint8_t truncated = 0;
 800e41e:	2300      	movs	r3, #0
 800e420:	73fb      	strb	r3, [r7, #15]

	if((width & 1) && (width > 1))		// don't round down to zero!
 800e422:	887b      	ldrh	r3, [r7, #2]
 800e424:	f003 0301 	and.w	r3, r3, #1
 800e428:	2b00      	cmp	r3, #0
 800e42a:	d009      	beq.n	800e440 <ILI9341_Draw_Horizontal_Line+0x8c>
 800e42c:	887b      	ldrh	r3, [r7, #2]
 800e42e:	2b01      	cmp	r3, #1
 800e430:	d906      	bls.n	800e440 <ILI9341_Draw_Horizontal_Line+0x8c>
	{
		truncated = 1;
 800e432:	2301      	movs	r3, #1
 800e434:	73fb      	strb	r3, [r7, #15]
		width = ((width >> 1) * 2);
 800e436:	887b      	ldrh	r3, [r7, #2]
 800e438:	085b      	lsrs	r3, r3, #1
 800e43a:	b29b      	uxth	r3, r3
 800e43c:	005b      	lsls	r3, r3, #1
 800e43e:	807b      	strh	r3, [r7, #2]
	}
	_LCD_Write_Frame(xpos, ypos, colour, width, LINE_CHUNK);
 800e440:	887c      	ldrh	r4, [r7, #2]
 800e442:	883a      	ldrh	r2, [r7, #0]
 800e444:	88b9      	ldrh	r1, [r7, #4]
 800e446:	88f8      	ldrh	r0, [r7, #6]
 800e448:	2303      	movs	r3, #3
 800e44a:	9300      	str	r3, [sp, #0]
 800e44c:	4623      	mov	r3, r4
 800e44e:	f000 fb5b 	bl	800eb08 <_LCD_Write_Frame>
	//
//TODO
	// add the truncated pixel now
	if(truncated)
 800e452:	7bfb      	ldrb	r3, [r7, #15]
 800e454:	2b00      	cmp	r3, #0
 800e456:	d00a      	beq.n	800e46e <ILI9341_Draw_Horizontal_Line+0xba>
	{
		ILI9341_Draw_Pixel(	(xpos + width),
 800e458:	88fa      	ldrh	r2, [r7, #6]
 800e45a:	887b      	ldrh	r3, [r7, #2]
 800e45c:	4413      	add	r3, r2
 800e45e:	b29b      	uxth	r3, r3
 800e460:	883a      	ldrh	r2, [r7, #0]
 800e462:	88b9      	ldrh	r1, [r7, #4]
 800e464:	4618      	mov	r0, r3
 800e466:	f000 f8e3 	bl	800e630 <ILI9341_Draw_Pixel>
 800e46a:	e000      	b.n	800e46e <ILI9341_Draw_Horizontal_Line+0xba>
	if((xpos >=LCD_WIDTH) || (ypos >=LCD_HEIGHT)) return;
 800e46c:	bf00      	nop
							(ypos),
							colour);
	}


}
 800e46e:	3714      	adds	r7, #20
 800e470:	46bd      	mov	sp, r7
 800e472:	bd90      	pop	{r4, r7, pc}
 800e474:	20000cb6 	.word	0x20000cb6
 800e478:	20000cb4 	.word	0x20000cb4

0800e47c <ILI9341_Draw_Vertical_Line>:
 *
 *  Draw vertical line
 *
 */
void ILI9341_Draw_Vertical_Line(uint16_t xpos, uint16_t ypos, uint16_t height, uint16_t colour)
{
 800e47c:	b590      	push	{r4, r7, lr}
 800e47e:	b087      	sub	sp, #28
 800e480:	af02      	add	r7, sp, #8
 800e482:	4604      	mov	r4, r0
 800e484:	4608      	mov	r0, r1
 800e486:	4611      	mov	r1, r2
 800e488:	461a      	mov	r2, r3
 800e48a:	4623      	mov	r3, r4
 800e48c:	80fb      	strh	r3, [r7, #6]
 800e48e:	4603      	mov	r3, r0
 800e490:	80bb      	strh	r3, [r7, #4]
 800e492:	460b      	mov	r3, r1
 800e494:	807b      	strh	r3, [r7, #2]
 800e496:	4613      	mov	r3, r2
 800e498:	803b      	strh	r3, [r7, #0]
	if((xpos >= LCD_WIDTH) || (ypos >= LCD_HEIGHT)) return;
 800e49a:	4b28      	ldr	r3, [pc, #160]	; (800e53c <ILI9341_Draw_Vertical_Line+0xc0>)
 800e49c:	881b      	ldrh	r3, [r3, #0]
 800e49e:	b29b      	uxth	r3, r3
 800e4a0:	88fa      	ldrh	r2, [r7, #6]
 800e4a2:	429a      	cmp	r2, r3
 800e4a4:	d246      	bcs.n	800e534 <ILI9341_Draw_Vertical_Line+0xb8>
 800e4a6:	4b26      	ldr	r3, [pc, #152]	; (800e540 <ILI9341_Draw_Vertical_Line+0xc4>)
 800e4a8:	881b      	ldrh	r3, [r3, #0]
 800e4aa:	b29b      	uxth	r3, r3
 800e4ac:	88ba      	ldrh	r2, [r7, #4]
 800e4ae:	429a      	cmp	r2, r3
 800e4b0:	d240      	bcs.n	800e534 <ILI9341_Draw_Vertical_Line+0xb8>
	if(((ypos + height) - 1) >= LCD_HEIGHT)
 800e4b2:	88ba      	ldrh	r2, [r7, #4]
 800e4b4:	887b      	ldrh	r3, [r7, #2]
 800e4b6:	4413      	add	r3, r2
 800e4b8:	3b01      	subs	r3, #1
 800e4ba:	4a21      	ldr	r2, [pc, #132]	; (800e540 <ILI9341_Draw_Vertical_Line+0xc4>)
 800e4bc:	8812      	ldrh	r2, [r2, #0]
 800e4be:	b292      	uxth	r2, r2
 800e4c0:	4293      	cmp	r3, r2
 800e4c2:	db05      	blt.n	800e4d0 <ILI9341_Draw_Vertical_Line+0x54>
	{
		height= LCD_HEIGHT - ypos;
 800e4c4:	4b1e      	ldr	r3, [pc, #120]	; (800e540 <ILI9341_Draw_Vertical_Line+0xc4>)
 800e4c6:	881b      	ldrh	r3, [r3, #0]
 800e4c8:	b29a      	uxth	r2, r3
 800e4ca:	88bb      	ldrh	r3, [r7, #4]
 800e4cc:	1ad3      	subs	r3, r2, r3
 800e4ce:	807b      	strh	r3, [r7, #2]
	}

	ILI9341_Set_Frame(xpos, ypos, xpos, (ypos + height) - 1);
 800e4d0:	88ba      	ldrh	r2, [r7, #4]
 800e4d2:	887b      	ldrh	r3, [r7, #2]
 800e4d4:	4413      	add	r3, r2
 800e4d6:	b29b      	uxth	r3, r3
 800e4d8:	3b01      	subs	r3, #1
 800e4da:	b29b      	uxth	r3, r3
 800e4dc:	88fa      	ldrh	r2, [r7, #6]
 800e4de:	88b9      	ldrh	r1, [r7, #4]
 800e4e0:	88f8      	ldrh	r0, [r7, #6]
 800e4e2:	f000 f82f 	bl	800e544 <ILI9341_Set_Frame>

	uint8_t truncated = 0;
 800e4e6:	2300      	movs	r3, #0
 800e4e8:	73fb      	strb	r3, [r7, #15]

	if((height & 1) && (height > 1))		// don't round down to zero!
 800e4ea:	887b      	ldrh	r3, [r7, #2]
 800e4ec:	f003 0301 	and.w	r3, r3, #1
 800e4f0:	2b00      	cmp	r3, #0
 800e4f2:	d009      	beq.n	800e508 <ILI9341_Draw_Vertical_Line+0x8c>
 800e4f4:	887b      	ldrh	r3, [r7, #2]
 800e4f6:	2b01      	cmp	r3, #1
 800e4f8:	d906      	bls.n	800e508 <ILI9341_Draw_Vertical_Line+0x8c>
	{
		truncated = 1;
 800e4fa:	2301      	movs	r3, #1
 800e4fc:	73fb      	strb	r3, [r7, #15]
		height = ((height >> 1) * 2);
 800e4fe:	887b      	ldrh	r3, [r7, #2]
 800e500:	085b      	lsrs	r3, r3, #1
 800e502:	b29b      	uxth	r3, r3
 800e504:	005b      	lsls	r3, r3, #1
 800e506:	807b      	strh	r3, [r7, #2]
//TODO


	//

	if(truncated)
 800e508:	7bfb      	ldrb	r3, [r7, #15]
 800e50a:	2b00      	cmp	r3, #0
 800e50c:	d008      	beq.n	800e520 <ILI9341_Draw_Vertical_Line+0xa4>
	{
		ILI9341_Draw_Pixel(	(xpos),
 800e50e:	88ba      	ldrh	r2, [r7, #4]
 800e510:	887b      	ldrh	r3, [r7, #2]
 800e512:	4413      	add	r3, r2
 800e514:	b299      	uxth	r1, r3
 800e516:	883a      	ldrh	r2, [r7, #0]
 800e518:	88fb      	ldrh	r3, [r7, #6]
 800e51a:	4618      	mov	r0, r3
 800e51c:	f000 f888 	bl	800e630 <ILI9341_Draw_Pixel>
							(ypos + height),
							colour);
	}

	_LCD_Write_Frame(xpos, ypos, colour, height, LINE_CHUNK);
 800e520:	887c      	ldrh	r4, [r7, #2]
 800e522:	883a      	ldrh	r2, [r7, #0]
 800e524:	88b9      	ldrh	r1, [r7, #4]
 800e526:	88f8      	ldrh	r0, [r7, #6]
 800e528:	2303      	movs	r3, #3
 800e52a:	9300      	str	r3, [sp, #0]
 800e52c:	4623      	mov	r3, r4
 800e52e:	f000 faeb 	bl	800eb08 <_LCD_Write_Frame>
 800e532:	e000      	b.n	800e536 <ILI9341_Draw_Vertical_Line+0xba>
	if((xpos >= LCD_WIDTH) || (ypos >= LCD_HEIGHT)) return;
 800e534:	bf00      	nop
}
 800e536:	3714      	adds	r7, #20
 800e538:	46bd      	mov	sp, r7
 800e53a:	bd90      	pop	{r4, r7, pc}
 800e53c:	20000cb6 	.word	0x20000cb6
 800e540:	20000cb4 	.word	0x20000cb4

0800e544 <ILI9341_Set_Frame>:
 *	bottom right of area (ec, ep):
 *	ec 	- 	"end column"
 *	ep	- 	"end page"
 */
void ILI9341_Set_Frame(uint16_t sc, uint16_t sp, uint16_t ec, uint16_t ep)
{
 800e544:	b590      	push	{r4, r7, lr}
 800e546:	b083      	sub	sp, #12
 800e548:	af00      	add	r7, sp, #0
 800e54a:	4604      	mov	r4, r0
 800e54c:	4608      	mov	r0, r1
 800e54e:	4611      	mov	r1, r2
 800e550:	461a      	mov	r2, r3
 800e552:	4623      	mov	r3, r4
 800e554:	80fb      	strh	r3, [r7, #6]
 800e556:	4603      	mov	r3, r0
 800e558:	80bb      	strh	r3, [r7, #4]
 800e55a:	460b      	mov	r3, r1
 800e55c:	807b      	strh	r3, [r7, #2]
 800e55e:	4613      	mov	r3, r2
 800e560:	803b      	strh	r3, [r7, #0]
	// send "Column Address Set" command
	_LCD_SendCommand(0x2A);
 800e562:	202a      	movs	r0, #42	; 0x2a
 800e564:	f000 fb80 	bl	800ec68 <_LCD_SendCommand>
	_LCD_SendData(sc >> 8);
 800e568:	88fb      	ldrh	r3, [r7, #6]
 800e56a:	0a1b      	lsrs	r3, r3, #8
 800e56c:	b29b      	uxth	r3, r3
 800e56e:	b2db      	uxtb	r3, r3
 800e570:	4618      	mov	r0, r3
 800e572:	f000 fbab 	bl	800eccc <_LCD_SendData>
	_LCD_SendData(sc);
 800e576:	88fb      	ldrh	r3, [r7, #6]
 800e578:	b2db      	uxtb	r3, r3
 800e57a:	4618      	mov	r0, r3
 800e57c:	f000 fba6 	bl	800eccc <_LCD_SendData>
	_LCD_SendData(ec >> 8);
 800e580:	887b      	ldrh	r3, [r7, #2]
 800e582:	0a1b      	lsrs	r3, r3, #8
 800e584:	b29b      	uxth	r3, r3
 800e586:	b2db      	uxtb	r3, r3
 800e588:	4618      	mov	r0, r3
 800e58a:	f000 fb9f 	bl	800eccc <_LCD_SendData>
	_LCD_SendData(ec);
 800e58e:	887b      	ldrh	r3, [r7, #2]
 800e590:	b2db      	uxtb	r3, r3
 800e592:	4618      	mov	r0, r3
 800e594:	f000 fb9a 	bl	800eccc <_LCD_SendData>

	// send "Page Address Set" command
	_LCD_SendCommand(0x2B);
 800e598:	202b      	movs	r0, #43	; 0x2b
 800e59a:	f000 fb65 	bl	800ec68 <_LCD_SendCommand>
	_LCD_SendData(sp >> 8);
 800e59e:	88bb      	ldrh	r3, [r7, #4]
 800e5a0:	0a1b      	lsrs	r3, r3, #8
 800e5a2:	b29b      	uxth	r3, r3
 800e5a4:	b2db      	uxtb	r3, r3
 800e5a6:	4618      	mov	r0, r3
 800e5a8:	f000 fb90 	bl	800eccc <_LCD_SendData>
	_LCD_SendData(sp);
 800e5ac:	88bb      	ldrh	r3, [r7, #4]
 800e5ae:	b2db      	uxtb	r3, r3
 800e5b0:	4618      	mov	r0, r3
 800e5b2:	f000 fb8b 	bl	800eccc <_LCD_SendData>
	_LCD_SendData(ep >> 8);
 800e5b6:	883b      	ldrh	r3, [r7, #0]
 800e5b8:	0a1b      	lsrs	r3, r3, #8
 800e5ba:	b29b      	uxth	r3, r3
 800e5bc:	b2db      	uxtb	r3, r3
 800e5be:	4618      	mov	r0, r3
 800e5c0:	f000 fb84 	bl	800eccc <_LCD_SendData>
	_LCD_SendData(ep);
 800e5c4:	883b      	ldrh	r3, [r7, #0]
 800e5c6:	b2db      	uxtb	r3, r3
 800e5c8:	4618      	mov	r0, r3
 800e5ca:	f000 fb7f 	bl	800eccc <_LCD_SendData>

	_LCD_SendCommand(0x2C);
 800e5ce:	202c      	movs	r0, #44	; 0x2c
 800e5d0:	f000 fb4a 	bl	800ec68 <_LCD_SendCommand>
}
 800e5d4:	bf00      	nop
 800e5d6:	370c      	adds	r7, #12
 800e5d8:	46bd      	mov	sp, r7
 800e5da:	bd90      	pop	{r4, r7, pc}

0800e5dc <ILI9341_Fill_Screen>:
 *
 * 	Sets address (entire screen) and Sends height*width ammount of colour information to LCD
 *
 */
void ILI9341_Fill_Screen(uint16_t colour)
{
 800e5dc:	b580      	push	{r7, lr}
 800e5de:	b084      	sub	sp, #16
 800e5e0:	af02      	add	r7, sp, #8
 800e5e2:	4603      	mov	r3, r0
 800e5e4:	80fb      	strh	r3, [r7, #6]
	ILI9341_Set_Frame(0,0,LCD_WIDTH,LCD_HEIGHT);
 800e5e6:	4b10      	ldr	r3, [pc, #64]	; (800e628 <ILI9341_Fill_Screen+0x4c>)
 800e5e8:	881b      	ldrh	r3, [r3, #0]
 800e5ea:	b29a      	uxth	r2, r3
 800e5ec:	4b0f      	ldr	r3, [pc, #60]	; (800e62c <ILI9341_Fill_Screen+0x50>)
 800e5ee:	881b      	ldrh	r3, [r3, #0]
 800e5f0:	b29b      	uxth	r3, r3
 800e5f2:	2100      	movs	r1, #0
 800e5f4:	2000      	movs	r0, #0
 800e5f6:	f7ff ffa5 	bl	800e544 <ILI9341_Set_Frame>
	_LCD_Write_Frame(0, 0, colour, LCD_WIDTH*LCD_HEIGHT, AREA_CHUNK);
 800e5fa:	4b0b      	ldr	r3, [pc, #44]	; (800e628 <ILI9341_Fill_Screen+0x4c>)
 800e5fc:	881b      	ldrh	r3, [r3, #0]
 800e5fe:	b29b      	uxth	r3, r3
 800e600:	461a      	mov	r2, r3
 800e602:	4b0a      	ldr	r3, [pc, #40]	; (800e62c <ILI9341_Fill_Screen+0x50>)
 800e604:	881b      	ldrh	r3, [r3, #0]
 800e606:	b29b      	uxth	r3, r3
 800e608:	fb03 f302 	mul.w	r3, r3, r2
 800e60c:	4619      	mov	r1, r3
 800e60e:	88fa      	ldrh	r2, [r7, #6]
 800e610:	2304      	movs	r3, #4
 800e612:	9300      	str	r3, [sp, #0]
 800e614:	460b      	mov	r3, r1
 800e616:	2100      	movs	r1, #0
 800e618:	2000      	movs	r0, #0
 800e61a:	f000 fa75 	bl	800eb08 <_LCD_Write_Frame>
}
 800e61e:	bf00      	nop
 800e620:	3708      	adds	r7, #8
 800e622:	46bd      	mov	sp, r7
 800e624:	bd80      	pop	{r7, pc}
 800e626:	bf00      	nop
 800e628:	20000cb6 	.word	0x20000cb6
 800e62c:	20000cb4 	.word	0x20000cb4

0800e630 <ILI9341_Draw_Pixel>:
 * 	Using pixels to draw big simple structures is not recommended as it is really slow
 * 	Try using either rectangles or lines if possible
 *
 */
void ILI9341_Draw_Pixel(uint16_t x,uint16_t y,uint16_t colour)
{
 800e630:	b580      	push	{r7, lr}
 800e632:	b08e      	sub	sp, #56	; 0x38
 800e634:	af00      	add	r7, sp, #0
 800e636:	4603      	mov	r3, r0
 800e638:	80fb      	strh	r3, [r7, #6]
 800e63a:	460b      	mov	r3, r1
 800e63c:	80bb      	strh	r3, [r7, #4]
 800e63e:	4613      	mov	r3, r2
 800e640:	807b      	strh	r3, [r7, #2]
	if((x >= LCD_WIDTH) || (y >= LCD_HEIGHT)) return;	//OUT OF BOUNDS!
 800e642:	4b98      	ldr	r3, [pc, #608]	; (800e8a4 <ILI9341_Draw_Pixel+0x274>)
 800e644:	881b      	ldrh	r3, [r3, #0]
 800e646:	b29b      	uxth	r3, r3
 800e648:	88fa      	ldrh	r2, [r7, #6]
 800e64a:	429a      	cmp	r2, r3
 800e64c:	f080 8143 	bcs.w	800e8d6 <ILI9341_Draw_Pixel+0x2a6>
 800e650:	4b95      	ldr	r3, [pc, #596]	; (800e8a8 <ILI9341_Draw_Pixel+0x278>)
 800e652:	881b      	ldrh	r3, [r3, #0]
 800e654:	b29b      	uxth	r3, r3
 800e656:	88ba      	ldrh	r2, [r7, #4]
 800e658:	429a      	cmp	r2, r3
 800e65a:	f080 813c 	bcs.w	800e8d6 <ILI9341_Draw_Pixel+0x2a6>

	//ADDRESS
	LCD_DC_PORT->ODR &= ~(LCD_DC_PIN);
 800e65e:	4b93      	ldr	r3, [pc, #588]	; (800e8ac <ILI9341_Draw_Pixel+0x27c>)
 800e660:	695b      	ldr	r3, [r3, #20]
 800e662:	4a92      	ldr	r2, [pc, #584]	; (800e8ac <ILI9341_Draw_Pixel+0x27c>)
 800e664:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800e668:	6153      	str	r3, [r2, #20]
	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800e66a:	4b90      	ldr	r3, [pc, #576]	; (800e8ac <ILI9341_Draw_Pixel+0x27c>)
 800e66c:	695b      	ldr	r3, [r3, #20]
 800e66e:	4a8f      	ldr	r2, [pc, #572]	; (800e8ac <ILI9341_Draw_Pixel+0x27c>)
 800e670:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800e674:	6153      	str	r3, [r2, #20]
	_SPI_SendByte(0x2A, 0, 10);
 800e676:	220a      	movs	r2, #10
 800e678:	2100      	movs	r1, #0
 800e67a:	202a      	movs	r0, #42	; 0x2a
 800e67c:	f000 fb58 	bl	800ed30 <_SPI_SendByte>
	for(int s=0; s < SPI_DELAY_HOLD; s++) LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800e680:	2300      	movs	r3, #0
 800e682:	637b      	str	r3, [r7, #52]	; 0x34
 800e684:	e008      	b.n	800e698 <ILI9341_Draw_Pixel+0x68>
 800e686:	4b89      	ldr	r3, [pc, #548]	; (800e8ac <ILI9341_Draw_Pixel+0x27c>)
 800e688:	695b      	ldr	r3, [r3, #20]
 800e68a:	4a88      	ldr	r2, [pc, #544]	; (800e8ac <ILI9341_Draw_Pixel+0x27c>)
 800e68c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800e690:	6153      	str	r3, [r2, #20]
 800e692:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e694:	3301      	adds	r3, #1
 800e696:	637b      	str	r3, [r7, #52]	; 0x34
 800e698:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e69a:	2b02      	cmp	r3, #2
 800e69c:	ddf3      	ble.n	800e686 <ILI9341_Draw_Pixel+0x56>
	LCD_DC_PORT->ODR |= LCD_DC_PIN;
 800e69e:	4b83      	ldr	r3, [pc, #524]	; (800e8ac <ILI9341_Draw_Pixel+0x27c>)
 800e6a0:	695b      	ldr	r3, [r3, #20]
 800e6a2:	4a82      	ldr	r2, [pc, #520]	; (800e8ac <ILI9341_Draw_Pixel+0x27c>)
 800e6a4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e6a8:	6153      	str	r3, [r2, #20]
	LCD_CS_PORT->ODR |= LCD_CS_PIN;
 800e6aa:	4b80      	ldr	r3, [pc, #512]	; (800e8ac <ILI9341_Draw_Pixel+0x27c>)
 800e6ac:	695b      	ldr	r3, [r3, #20]
 800e6ae:	4a7f      	ldr	r2, [pc, #508]	; (800e8ac <ILI9341_Draw_Pixel+0x27c>)
 800e6b0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800e6b4:	6153      	str	r3, [r2, #20]

	//XDATA
	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800e6b6:	4b7d      	ldr	r3, [pc, #500]	; (800e8ac <ILI9341_Draw_Pixel+0x27c>)
 800e6b8:	695b      	ldr	r3, [r3, #20]
 800e6ba:	4a7c      	ldr	r2, [pc, #496]	; (800e8ac <ILI9341_Draw_Pixel+0x27c>)
 800e6bc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800e6c0:	6153      	str	r3, [r2, #20]
	unsigned char Temp_Buffer[4] = { x >> 8, x, (x + 1) >> 8, (x + 1) };
 800e6c2:	88fb      	ldrh	r3, [r7, #6]
 800e6c4:	0a1b      	lsrs	r3, r3, #8
 800e6c6:	b29b      	uxth	r3, r3
 800e6c8:	b2db      	uxtb	r3, r3
 800e6ca:	753b      	strb	r3, [r7, #20]
 800e6cc:	88fb      	ldrh	r3, [r7, #6]
 800e6ce:	b2db      	uxtb	r3, r3
 800e6d0:	757b      	strb	r3, [r7, #21]
 800e6d2:	88fb      	ldrh	r3, [r7, #6]
 800e6d4:	3301      	adds	r3, #1
 800e6d6:	121b      	asrs	r3, r3, #8
 800e6d8:	b2db      	uxtb	r3, r3
 800e6da:	75bb      	strb	r3, [r7, #22]
 800e6dc:	88fb      	ldrh	r3, [r7, #6]
 800e6de:	b2db      	uxtb	r3, r3
 800e6e0:	3301      	adds	r3, #1
 800e6e2:	b2db      	uxtb	r3, r3
 800e6e4:	75fb      	strb	r3, [r7, #23]
	_SPI_SendByteMultiByte(Temp_Buffer, 4, 0, 10);
 800e6e6:	f107 0014 	add.w	r0, r7, #20
 800e6ea:	230a      	movs	r3, #10
 800e6ec:	2200      	movs	r2, #0
 800e6ee:	2104      	movs	r1, #4
 800e6f0:	f000 fb50 	bl	800ed94 <_SPI_SendByteMultiByte>
	//HAL_SPI_Transmit(HSPI_INSTANCE, Temp_Buffer, 4, 1 );
	for(int s=0; s < SPI_DELAY_HOLD; s++) LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800e6f4:	2300      	movs	r3, #0
 800e6f6:	633b      	str	r3, [r7, #48]	; 0x30
 800e6f8:	e008      	b.n	800e70c <ILI9341_Draw_Pixel+0xdc>
 800e6fa:	4b6c      	ldr	r3, [pc, #432]	; (800e8ac <ILI9341_Draw_Pixel+0x27c>)
 800e6fc:	695b      	ldr	r3, [r3, #20]
 800e6fe:	4a6b      	ldr	r2, [pc, #428]	; (800e8ac <ILI9341_Draw_Pixel+0x27c>)
 800e700:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800e704:	6153      	str	r3, [r2, #20]
 800e706:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e708:	3301      	adds	r3, #1
 800e70a:	633b      	str	r3, [r7, #48]	; 0x30
 800e70c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e70e:	2b02      	cmp	r3, #2
 800e710:	ddf3      	ble.n	800e6fa <ILI9341_Draw_Pixel+0xca>
	LCD_CS_PORT->ODR |= LCD_CS_PIN;
 800e712:	4b66      	ldr	r3, [pc, #408]	; (800e8ac <ILI9341_Draw_Pixel+0x27c>)
 800e714:	695b      	ldr	r3, [r3, #20]
 800e716:	4a65      	ldr	r2, [pc, #404]	; (800e8ac <ILI9341_Draw_Pixel+0x27c>)
 800e718:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800e71c:	6153      	str	r3, [r2, #20]

	//ADDRESS
	LCD_DC_PORT->ODR &= ~(LCD_DC_PIN);
 800e71e:	4b63      	ldr	r3, [pc, #396]	; (800e8ac <ILI9341_Draw_Pixel+0x27c>)
 800e720:	695b      	ldr	r3, [r3, #20]
 800e722:	4a62      	ldr	r2, [pc, #392]	; (800e8ac <ILI9341_Draw_Pixel+0x27c>)
 800e724:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800e728:	6153      	str	r3, [r2, #20]
	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800e72a:	4b60      	ldr	r3, [pc, #384]	; (800e8ac <ILI9341_Draw_Pixel+0x27c>)
 800e72c:	695b      	ldr	r3, [r3, #20]
 800e72e:	4a5f      	ldr	r2, [pc, #380]	; (800e8ac <ILI9341_Draw_Pixel+0x27c>)
 800e730:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800e734:	6153      	str	r3, [r2, #20]
	_SPI_SendByte(0x2B, 0, 10);
 800e736:	220a      	movs	r2, #10
 800e738:	2100      	movs	r1, #0
 800e73a:	202b      	movs	r0, #43	; 0x2b
 800e73c:	f000 faf8 	bl	800ed30 <_SPI_SendByte>
	for(int s=0; s < SPI_DELAY_HOLD; s++) LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800e740:	2300      	movs	r3, #0
 800e742:	62fb      	str	r3, [r7, #44]	; 0x2c
 800e744:	e008      	b.n	800e758 <ILI9341_Draw_Pixel+0x128>
 800e746:	4b59      	ldr	r3, [pc, #356]	; (800e8ac <ILI9341_Draw_Pixel+0x27c>)
 800e748:	695b      	ldr	r3, [r3, #20]
 800e74a:	4a58      	ldr	r2, [pc, #352]	; (800e8ac <ILI9341_Draw_Pixel+0x27c>)
 800e74c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800e750:	6153      	str	r3, [r2, #20]
 800e752:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e754:	3301      	adds	r3, #1
 800e756:	62fb      	str	r3, [r7, #44]	; 0x2c
 800e758:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e75a:	2b02      	cmp	r3, #2
 800e75c:	ddf3      	ble.n	800e746 <ILI9341_Draw_Pixel+0x116>
	LCD_DC_PORT->ODR |= LCD_DC_PIN;
 800e75e:	4b53      	ldr	r3, [pc, #332]	; (800e8ac <ILI9341_Draw_Pixel+0x27c>)
 800e760:	695b      	ldr	r3, [r3, #20]
 800e762:	4a52      	ldr	r2, [pc, #328]	; (800e8ac <ILI9341_Draw_Pixel+0x27c>)
 800e764:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e768:	6153      	str	r3, [r2, #20]
	LCD_CS_PORT->ODR |= LCD_CS_PIN;
 800e76a:	4b50      	ldr	r3, [pc, #320]	; (800e8ac <ILI9341_Draw_Pixel+0x27c>)
 800e76c:	695b      	ldr	r3, [r3, #20]
 800e76e:	4a4f      	ldr	r2, [pc, #316]	; (800e8ac <ILI9341_Draw_Pixel+0x27c>)
 800e770:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800e774:	6153      	str	r3, [r2, #20]

	//YDATA
	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800e776:	4b4d      	ldr	r3, [pc, #308]	; (800e8ac <ILI9341_Draw_Pixel+0x27c>)
 800e778:	695b      	ldr	r3, [r3, #20]
 800e77a:	4a4c      	ldr	r2, [pc, #304]	; (800e8ac <ILI9341_Draw_Pixel+0x27c>)
 800e77c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800e780:	6153      	str	r3, [r2, #20]
	unsigned char Temp_Buffer1[4] = { y >> 8, y, (y + 1) >> 8, (y + 1) };
 800e782:	88bb      	ldrh	r3, [r7, #4]
 800e784:	0a1b      	lsrs	r3, r3, #8
 800e786:	b29b      	uxth	r3, r3
 800e788:	b2db      	uxtb	r3, r3
 800e78a:	743b      	strb	r3, [r7, #16]
 800e78c:	88bb      	ldrh	r3, [r7, #4]
 800e78e:	b2db      	uxtb	r3, r3
 800e790:	747b      	strb	r3, [r7, #17]
 800e792:	88bb      	ldrh	r3, [r7, #4]
 800e794:	3301      	adds	r3, #1
 800e796:	121b      	asrs	r3, r3, #8
 800e798:	b2db      	uxtb	r3, r3
 800e79a:	74bb      	strb	r3, [r7, #18]
 800e79c:	88bb      	ldrh	r3, [r7, #4]
 800e79e:	b2db      	uxtb	r3, r3
 800e7a0:	3301      	adds	r3, #1
 800e7a2:	b2db      	uxtb	r3, r3
 800e7a4:	74fb      	strb	r3, [r7, #19]
	_SPI_SendByteMultiByte(Temp_Buffer1, 4, 0, 10);
 800e7a6:	f107 0010 	add.w	r0, r7, #16
 800e7aa:	230a      	movs	r3, #10
 800e7ac:	2200      	movs	r2, #0
 800e7ae:	2104      	movs	r1, #4
 800e7b0:	f000 faf0 	bl	800ed94 <_SPI_SendByteMultiByte>
	//HAL_SPI_Transmit(HSPI_INSTANCE, Temp_Buffer1, 4, 1 );
	for(int s=0; s < SPI_DELAY_HOLD; s++) LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800e7b4:	2300      	movs	r3, #0
 800e7b6:	62bb      	str	r3, [r7, #40]	; 0x28
 800e7b8:	e008      	b.n	800e7cc <ILI9341_Draw_Pixel+0x19c>
 800e7ba:	4b3c      	ldr	r3, [pc, #240]	; (800e8ac <ILI9341_Draw_Pixel+0x27c>)
 800e7bc:	695b      	ldr	r3, [r3, #20]
 800e7be:	4a3b      	ldr	r2, [pc, #236]	; (800e8ac <ILI9341_Draw_Pixel+0x27c>)
 800e7c0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800e7c4:	6153      	str	r3, [r2, #20]
 800e7c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e7c8:	3301      	adds	r3, #1
 800e7ca:	62bb      	str	r3, [r7, #40]	; 0x28
 800e7cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e7ce:	2b02      	cmp	r3, #2
 800e7d0:	ddf3      	ble.n	800e7ba <ILI9341_Draw_Pixel+0x18a>
	LCD_CS_PORT->ODR |= LCD_CS_PIN;
 800e7d2:	4b36      	ldr	r3, [pc, #216]	; (800e8ac <ILI9341_Draw_Pixel+0x27c>)
 800e7d4:	695b      	ldr	r3, [r3, #20]
 800e7d6:	4a35      	ldr	r2, [pc, #212]	; (800e8ac <ILI9341_Draw_Pixel+0x27c>)
 800e7d8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800e7dc:	6153      	str	r3, [r2, #20]

	//ADDRESS
	LCD_DC_PORT->ODR &= ~(LCD_DC_PIN);
 800e7de:	4b33      	ldr	r3, [pc, #204]	; (800e8ac <ILI9341_Draw_Pixel+0x27c>)
 800e7e0:	695b      	ldr	r3, [r3, #20]
 800e7e2:	4a32      	ldr	r2, [pc, #200]	; (800e8ac <ILI9341_Draw_Pixel+0x27c>)
 800e7e4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800e7e8:	6153      	str	r3, [r2, #20]
	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800e7ea:	4b30      	ldr	r3, [pc, #192]	; (800e8ac <ILI9341_Draw_Pixel+0x27c>)
 800e7ec:	695b      	ldr	r3, [r3, #20]
 800e7ee:	4a2f      	ldr	r2, [pc, #188]	; (800e8ac <ILI9341_Draw_Pixel+0x27c>)
 800e7f0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800e7f4:	6153      	str	r3, [r2, #20]
	_SPI_SendByte(0x2C, 0, 10);
 800e7f6:	220a      	movs	r2, #10
 800e7f8:	2100      	movs	r1, #0
 800e7fa:	202c      	movs	r0, #44	; 0x2c
 800e7fc:	f000 fa98 	bl	800ed30 <_SPI_SendByte>
	for(int s=0; s < SPI_DELAY_HOLD; s++) LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800e800:	2300      	movs	r3, #0
 800e802:	627b      	str	r3, [r7, #36]	; 0x24
 800e804:	e008      	b.n	800e818 <ILI9341_Draw_Pixel+0x1e8>
 800e806:	4b29      	ldr	r3, [pc, #164]	; (800e8ac <ILI9341_Draw_Pixel+0x27c>)
 800e808:	695b      	ldr	r3, [r3, #20]
 800e80a:	4a28      	ldr	r2, [pc, #160]	; (800e8ac <ILI9341_Draw_Pixel+0x27c>)
 800e80c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800e810:	6153      	str	r3, [r2, #20]
 800e812:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e814:	3301      	adds	r3, #1
 800e816:	627b      	str	r3, [r7, #36]	; 0x24
 800e818:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e81a:	2b02      	cmp	r3, #2
 800e81c:	ddf3      	ble.n	800e806 <ILI9341_Draw_Pixel+0x1d6>
	LCD_DC_PORT->ODR |= LCD_DC_PIN;
 800e81e:	4b23      	ldr	r3, [pc, #140]	; (800e8ac <ILI9341_Draw_Pixel+0x27c>)
 800e820:	695b      	ldr	r3, [r3, #20]
 800e822:	4a22      	ldr	r2, [pc, #136]	; (800e8ac <ILI9341_Draw_Pixel+0x27c>)
 800e824:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e828:	6153      	str	r3, [r2, #20]
	LCD_CS_PORT->ODR |= LCD_CS_PIN;
 800e82a:	4b20      	ldr	r3, [pc, #128]	; (800e8ac <ILI9341_Draw_Pixel+0x27c>)
 800e82c:	695b      	ldr	r3, [r3, #20]
 800e82e:	4a1f      	ldr	r2, [pc, #124]	; (800e8ac <ILI9341_Draw_Pixel+0x27c>)
 800e830:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800e834:	6153      	str	r3, [r2, #20]

	//COLOUR
	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800e836:	4b1d      	ldr	r3, [pc, #116]	; (800e8ac <ILI9341_Draw_Pixel+0x27c>)
 800e838:	695b      	ldr	r3, [r3, #20]
 800e83a:	4a1c      	ldr	r2, [pc, #112]	; (800e8ac <ILI9341_Draw_Pixel+0x27c>)
 800e83c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800e840:	6153      	str	r3, [r2, #20]
	unsigned char Temp_Buffer2[2] = {colour>>8, colour};
 800e842:	887b      	ldrh	r3, [r7, #2]
 800e844:	0a1b      	lsrs	r3, r3, #8
 800e846:	b29b      	uxth	r3, r3
 800e848:	b2db      	uxtb	r3, r3
 800e84a:	733b      	strb	r3, [r7, #12]
 800e84c:	887b      	ldrh	r3, [r7, #2]
 800e84e:	b2db      	uxtb	r3, r3
 800e850:	737b      	strb	r3, [r7, #13]
	//HAL_SPI_Transmit(HSPI_INSTANCE, Temp_Buffer2, 2, 1 );
	_SPI_SendByteMultiByte(Temp_Buffer2, 2, 0, 1);
 800e852:	f107 000c 	add.w	r0, r7, #12
 800e856:	2301      	movs	r3, #1
 800e858:	2200      	movs	r2, #0
 800e85a:	2102      	movs	r1, #2
 800e85c:	f000 fa9a 	bl	800ed94 <_SPI_SendByteMultiByte>
	for(int s=0; s < SPI_DELAY_HOLD; s++) LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800e860:	2300      	movs	r3, #0
 800e862:	623b      	str	r3, [r7, #32]
 800e864:	e008      	b.n	800e878 <ILI9341_Draw_Pixel+0x248>
 800e866:	4b11      	ldr	r3, [pc, #68]	; (800e8ac <ILI9341_Draw_Pixel+0x27c>)
 800e868:	695b      	ldr	r3, [r3, #20]
 800e86a:	4a10      	ldr	r2, [pc, #64]	; (800e8ac <ILI9341_Draw_Pixel+0x27c>)
 800e86c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800e870:	6153      	str	r3, [r2, #20]
 800e872:	6a3b      	ldr	r3, [r7, #32]
 800e874:	3301      	adds	r3, #1
 800e876:	623b      	str	r3, [r7, #32]
 800e878:	6a3b      	ldr	r3, [r7, #32]
 800e87a:	2b02      	cmp	r3, #2
 800e87c:	ddf3      	ble.n	800e866 <ILI9341_Draw_Pixel+0x236>
	for(int s=0; s < SPI_DELAY_HOLD; s++) LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800e87e:	2300      	movs	r3, #0
 800e880:	61fb      	str	r3, [r7, #28]
 800e882:	e008      	b.n	800e896 <ILI9341_Draw_Pixel+0x266>
 800e884:	4b09      	ldr	r3, [pc, #36]	; (800e8ac <ILI9341_Draw_Pixel+0x27c>)
 800e886:	695b      	ldr	r3, [r3, #20]
 800e888:	4a08      	ldr	r2, [pc, #32]	; (800e8ac <ILI9341_Draw_Pixel+0x27c>)
 800e88a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800e88e:	6153      	str	r3, [r2, #20]
 800e890:	69fb      	ldr	r3, [r7, #28]
 800e892:	3301      	adds	r3, #1
 800e894:	61fb      	str	r3, [r7, #28]
 800e896:	69fb      	ldr	r3, [r7, #28]
 800e898:	2b02      	cmp	r3, #2
 800e89a:	ddf3      	ble.n	800e884 <ILI9341_Draw_Pixel+0x254>
	for(int s=0; s < SPI_DELAY_HOLD; s++) LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800e89c:	2300      	movs	r3, #0
 800e89e:	61bb      	str	r3, [r7, #24]
 800e8a0:	e00f      	b.n	800e8c2 <ILI9341_Draw_Pixel+0x292>
 800e8a2:	bf00      	nop
 800e8a4:	20000cb6 	.word	0x20000cb6
 800e8a8:	20000cb4 	.word	0x20000cb4
 800e8ac:	48000400 	.word	0x48000400
 800e8b0:	4b0b      	ldr	r3, [pc, #44]	; (800e8e0 <ILI9341_Draw_Pixel+0x2b0>)
 800e8b2:	695b      	ldr	r3, [r3, #20]
 800e8b4:	4a0a      	ldr	r2, [pc, #40]	; (800e8e0 <ILI9341_Draw_Pixel+0x2b0>)
 800e8b6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800e8ba:	6153      	str	r3, [r2, #20]
 800e8bc:	69bb      	ldr	r3, [r7, #24]
 800e8be:	3301      	adds	r3, #1
 800e8c0:	61bb      	str	r3, [r7, #24]
 800e8c2:	69bb      	ldr	r3, [r7, #24]
 800e8c4:	2b02      	cmp	r3, #2
 800e8c6:	ddf3      	ble.n	800e8b0 <ILI9341_Draw_Pixel+0x280>


	LCD_CS_PORT->ODR |= LCD_CS_PIN;
 800e8c8:	4b05      	ldr	r3, [pc, #20]	; (800e8e0 <ILI9341_Draw_Pixel+0x2b0>)
 800e8ca:	695b      	ldr	r3, [r3, #20]
 800e8cc:	4a04      	ldr	r2, [pc, #16]	; (800e8e0 <ILI9341_Draw_Pixel+0x2b0>)
 800e8ce:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800e8d2:	6153      	str	r3, [r2, #20]
 800e8d4:	e000      	b.n	800e8d8 <ILI9341_Draw_Pixel+0x2a8>
	if((x >= LCD_WIDTH) || (y >= LCD_HEIGHT)) return;	//OUT OF BOUNDS!
 800e8d6:	bf00      	nop


}
 800e8d8:	3738      	adds	r7, #56	; 0x38
 800e8da:	46bd      	mov	sp, r7
 800e8dc:	bd80      	pop	{r7, pc}
 800e8de:	bf00      	nop
 800e8e0:	48000400 	.word	0x48000400

0800e8e4 <ILI9341_Draw_Rectangle>:
 *
 *
 */

void ILI9341_Draw_Rectangle(uint16_t xpos, uint16_t ypos, uint16_t width, uint16_t height, uint16_t colour, CHUNK_Type chunk_type)
{
 800e8e4:	b590      	push	{r4, r7, lr}
 800e8e6:	b087      	sub	sp, #28
 800e8e8:	af02      	add	r7, sp, #8
 800e8ea:	4604      	mov	r4, r0
 800e8ec:	4608      	mov	r0, r1
 800e8ee:	4611      	mov	r1, r2
 800e8f0:	461a      	mov	r2, r3
 800e8f2:	4623      	mov	r3, r4
 800e8f4:	80fb      	strh	r3, [r7, #6]
 800e8f6:	4603      	mov	r3, r0
 800e8f8:	80bb      	strh	r3, [r7, #4]
 800e8fa:	460b      	mov	r3, r1
 800e8fc:	807b      	strh	r3, [r7, #2]
 800e8fe:	4613      	mov	r3, r2
 800e900:	803b      	strh	r3, [r7, #0]
	if((xpos >=LCD_WIDTH) || (ypos >=LCD_HEIGHT)) return;
 800e902:	4b41      	ldr	r3, [pc, #260]	; (800ea08 <ILI9341_Draw_Rectangle+0x124>)
 800e904:	881b      	ldrh	r3, [r3, #0]
 800e906:	b29b      	uxth	r3, r3
 800e908:	88fa      	ldrh	r2, [r7, #6]
 800e90a:	429a      	cmp	r2, r3
 800e90c:	d278      	bcs.n	800ea00 <ILI9341_Draw_Rectangle+0x11c>
 800e90e:	4b3f      	ldr	r3, [pc, #252]	; (800ea0c <ILI9341_Draw_Rectangle+0x128>)
 800e910:	881b      	ldrh	r3, [r3, #0]
 800e912:	b29b      	uxth	r3, r3
 800e914:	88ba      	ldrh	r2, [r7, #4]
 800e916:	429a      	cmp	r2, r3
 800e918:	d272      	bcs.n	800ea00 <ILI9341_Draw_Rectangle+0x11c>
	if((xpos+width-1)>=LCD_WIDTH)
 800e91a:	88fa      	ldrh	r2, [r7, #6]
 800e91c:	887b      	ldrh	r3, [r7, #2]
 800e91e:	4413      	add	r3, r2
 800e920:	3b01      	subs	r3, #1
 800e922:	4a39      	ldr	r2, [pc, #228]	; (800ea08 <ILI9341_Draw_Rectangle+0x124>)
 800e924:	8812      	ldrh	r2, [r2, #0]
 800e926:	b292      	uxth	r2, r2
 800e928:	4293      	cmp	r3, r2
 800e92a:	db05      	blt.n	800e938 <ILI9341_Draw_Rectangle+0x54>
		{
			width=LCD_WIDTH-xpos;
 800e92c:	4b36      	ldr	r3, [pc, #216]	; (800ea08 <ILI9341_Draw_Rectangle+0x124>)
 800e92e:	881b      	ldrh	r3, [r3, #0]
 800e930:	b29a      	uxth	r2, r3
 800e932:	88fb      	ldrh	r3, [r7, #6]
 800e934:	1ad3      	subs	r3, r2, r3
 800e936:	807b      	strh	r3, [r7, #2]
		}
	if((ypos+height-1)>=LCD_HEIGHT)
 800e938:	88ba      	ldrh	r2, [r7, #4]
 800e93a:	883b      	ldrh	r3, [r7, #0]
 800e93c:	4413      	add	r3, r2
 800e93e:	3b01      	subs	r3, #1
 800e940:	4a32      	ldr	r2, [pc, #200]	; (800ea0c <ILI9341_Draw_Rectangle+0x128>)
 800e942:	8812      	ldrh	r2, [r2, #0]
 800e944:	b292      	uxth	r2, r2
 800e946:	4293      	cmp	r3, r2
 800e948:	db05      	blt.n	800e956 <ILI9341_Draw_Rectangle+0x72>
		{
			height=LCD_HEIGHT-ypos;
 800e94a:	4b30      	ldr	r3, [pc, #192]	; (800ea0c <ILI9341_Draw_Rectangle+0x128>)
 800e94c:	881b      	ldrh	r3, [r3, #0]
 800e94e:	b29a      	uxth	r2, r3
 800e950:	88bb      	ldrh	r3, [r7, #4]
 800e952:	1ad3      	subs	r3, r2, r3
 800e954:	803b      	strh	r3, [r7, #0]
		}
	ILI9341_Set_Frame(	xpos,
						ypos,
						(xpos + width) - 1,
 800e956:	88fa      	ldrh	r2, [r7, #6]
 800e958:	887b      	ldrh	r3, [r7, #2]
 800e95a:	4413      	add	r3, r2
 800e95c:	b29b      	uxth	r3, r3
	ILI9341_Set_Frame(	xpos,
 800e95e:	3b01      	subs	r3, #1
 800e960:	b29c      	uxth	r4, r3
						(ypos + height) - 1);
 800e962:	88ba      	ldrh	r2, [r7, #4]
 800e964:	883b      	ldrh	r3, [r7, #0]
 800e966:	4413      	add	r3, r2
 800e968:	b29b      	uxth	r3, r3
	ILI9341_Set_Frame(	xpos,
 800e96a:	3b01      	subs	r3, #1
 800e96c:	b29b      	uxth	r3, r3
 800e96e:	88b9      	ldrh	r1, [r7, #4]
 800e970:	88f8      	ldrh	r0, [r7, #6]
 800e972:	4622      	mov	r2, r4
 800e974:	f7ff fde6 	bl	800e544 <ILI9341_Set_Frame>
	// if odd numbered rect area is requested, we round down to nearest even number
	// to keep _LCD_Write_Frame() happy.

	// Note, truncated pixel will be needed at function end.

	uint16_t size = height*width;
 800e978:	883a      	ldrh	r2, [r7, #0]
 800e97a:	887b      	ldrh	r3, [r7, #2]
 800e97c:	fb12 f303 	smulbb	r3, r2, r3
 800e980:	81fb      	strh	r3, [r7, #14]
	uint8_t truncated = 0;
 800e982:	2300      	movs	r3, #0
 800e984:	737b      	strb	r3, [r7, #13]

	if((size & 1) && (size > 1))		// don't round down to zero!
 800e986:	89fb      	ldrh	r3, [r7, #14]
 800e988:	f003 0301 	and.w	r3, r3, #1
 800e98c:	2b00      	cmp	r3, #0
 800e98e:	d009      	beq.n	800e9a4 <ILI9341_Draw_Rectangle+0xc0>
 800e990:	89fb      	ldrh	r3, [r7, #14]
 800e992:	2b01      	cmp	r3, #1
 800e994:	d906      	bls.n	800e9a4 <ILI9341_Draw_Rectangle+0xc0>
	{
		truncated = 1;
 800e996:	2301      	movs	r3, #1
 800e998:	737b      	strb	r3, [r7, #13]
	 	size = ((size >> 1) * 2);
 800e99a:	89fb      	ldrh	r3, [r7, #14]
 800e99c:	085b      	lsrs	r3, r3, #1
 800e99e:	b29b      	uxth	r3, r3
 800e9a0:	005b      	lsls	r3, r3, #1
 800e9a2:	81fb      	strh	r3, [r7, #14]
	}

	_LCD_Write_Frame(	xpos,
 800e9a4:	89fc      	ldrh	r4, [r7, #14]
 800e9a6:	8c3a      	ldrh	r2, [r7, #32]
 800e9a8:	88b9      	ldrh	r1, [r7, #4]
 800e9aa:	88f8      	ldrh	r0, [r7, #6]
 800e9ac:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800e9b0:	9300      	str	r3, [sp, #0]
 800e9b2:	4623      	mov	r3, r4
 800e9b4:	f000 f8a8 	bl	800eb08 <_LCD_Write_Frame>
						colour,
						size,
						chunk_type);

	// add the truncated pixel now
	if(truncated)
 800e9b8:	7b7b      	ldrb	r3, [r7, #13]
 800e9ba:	2b00      	cmp	r3, #0
 800e9bc:	d021      	beq.n	800ea02 <ILI9341_Draw_Rectangle+0x11e>
	{
		ILI9341_Draw_Pixel(	(xpos + width) - 2,
 800e9be:	88fa      	ldrh	r2, [r7, #6]
 800e9c0:	887b      	ldrh	r3, [r7, #2]
 800e9c2:	4413      	add	r3, r2
 800e9c4:	b29b      	uxth	r3, r3
 800e9c6:	3b02      	subs	r3, #2
 800e9c8:	b298      	uxth	r0, r3
							(ypos + height) - 1,
 800e9ca:	88ba      	ldrh	r2, [r7, #4]
 800e9cc:	883b      	ldrh	r3, [r7, #0]
 800e9ce:	4413      	add	r3, r2
 800e9d0:	b29b      	uxth	r3, r3
		ILI9341_Draw_Pixel(	(xpos + width) - 2,
 800e9d2:	3b01      	subs	r3, #1
 800e9d4:	b29b      	uxth	r3, r3
 800e9d6:	8c3a      	ldrh	r2, [r7, #32]
 800e9d8:	4619      	mov	r1, r3
 800e9da:	f7ff fe29 	bl	800e630 <ILI9341_Draw_Pixel>
							colour);
		ILI9341_Draw_Pixel(	(xpos + width) - 1,
 800e9de:	88fa      	ldrh	r2, [r7, #6]
 800e9e0:	887b      	ldrh	r3, [r7, #2]
 800e9e2:	4413      	add	r3, r2
 800e9e4:	b29b      	uxth	r3, r3
 800e9e6:	3b01      	subs	r3, #1
 800e9e8:	b298      	uxth	r0, r3
							(ypos + height) - 1,
 800e9ea:	88ba      	ldrh	r2, [r7, #4]
 800e9ec:	883b      	ldrh	r3, [r7, #0]
 800e9ee:	4413      	add	r3, r2
 800e9f0:	b29b      	uxth	r3, r3
		ILI9341_Draw_Pixel(	(xpos + width) - 1,
 800e9f2:	3b01      	subs	r3, #1
 800e9f4:	b29b      	uxth	r3, r3
 800e9f6:	8c3a      	ldrh	r2, [r7, #32]
 800e9f8:	4619      	mov	r1, r3
 800e9fa:	f7ff fe19 	bl	800e630 <ILI9341_Draw_Pixel>
 800e9fe:	e000      	b.n	800ea02 <ILI9341_Draw_Rectangle+0x11e>
	if((xpos >=LCD_WIDTH) || (ypos >=LCD_HEIGHT)) return;
 800ea00:	bf00      	nop
							colour);
	}
}
 800ea02:	3714      	adds	r7, #20
 800ea04:	46bd      	mov	sp, r7
 800ea06:	bd90      	pop	{r4, r7, pc}
 800ea08:	20000cb6 	.word	0x20000cb6
 800ea0c:	20000cb4 	.word	0x20000cb4

0800ea10 <ILI9341_Set_Rotation>:
 *
 * 	Set LCD orientation
 *
 */
void ILI9341_Set_Rotation(uint8_t rotation)
{
 800ea10:	b580      	push	{r7, lr}
 800ea12:	b084      	sub	sp, #16
 800ea14:	af00      	add	r7, sp, #0
 800ea16:	4603      	mov	r3, r0
 800ea18:	71fb      	strb	r3, [r7, #7]

	uint8_t screen_rotation = rotation;
 800ea1a:	79fb      	ldrb	r3, [r7, #7]
 800ea1c:	73fb      	strb	r3, [r7, #15]

	_LCD_SendCommand(0x36);
 800ea1e:	2036      	movs	r0, #54	; 0x36
 800ea20:	f000 f922 	bl	800ec68 <_LCD_SendCommand>
	//HAL_Delay(1);

	switch(screen_rotation)
 800ea24:	7bfb      	ldrb	r3, [r7, #15]
 800ea26:	2b03      	cmp	r3, #3
 800ea28:	d836      	bhi.n	800ea98 <ILI9341_Set_Rotation+0x88>
 800ea2a:	a201      	add	r2, pc, #4	; (adr r2, 800ea30 <ILI9341_Set_Rotation+0x20>)
 800ea2c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ea30:	0800ea41 	.word	0x0800ea41
 800ea34:	0800ea57 	.word	0x0800ea57
 800ea38:	0800ea6d 	.word	0x0800ea6d
 800ea3c:	0800ea83 	.word	0x0800ea83
	{
		case SCREEN_VERTICAL_1:
			_LCD_SendData(0x40|0x08);
 800ea40:	2048      	movs	r0, #72	; 0x48
 800ea42:	f000 f943 	bl	800eccc <_LCD_SendData>
			LCD_WIDTH = 240;
 800ea46:	4b17      	ldr	r3, [pc, #92]	; (800eaa4 <ILI9341_Set_Rotation+0x94>)
 800ea48:	22f0      	movs	r2, #240	; 0xf0
 800ea4a:	801a      	strh	r2, [r3, #0]
			LCD_HEIGHT = 320;
 800ea4c:	4b16      	ldr	r3, [pc, #88]	; (800eaa8 <ILI9341_Set_Rotation+0x98>)
 800ea4e:	f44f 72a0 	mov.w	r2, #320	; 0x140
 800ea52:	801a      	strh	r2, [r3, #0]
			break;
 800ea54:	e021      	b.n	800ea9a <ILI9341_Set_Rotation+0x8a>
		case SCREEN_HORIZONTAL_1:
			_LCD_SendData(0x20|0x08);
 800ea56:	2028      	movs	r0, #40	; 0x28
 800ea58:	f000 f938 	bl	800eccc <_LCD_SendData>
			LCD_WIDTH  = 320;
 800ea5c:	4b11      	ldr	r3, [pc, #68]	; (800eaa4 <ILI9341_Set_Rotation+0x94>)
 800ea5e:	f44f 72a0 	mov.w	r2, #320	; 0x140
 800ea62:	801a      	strh	r2, [r3, #0]
			LCD_HEIGHT = 240;
 800ea64:	4b10      	ldr	r3, [pc, #64]	; (800eaa8 <ILI9341_Set_Rotation+0x98>)
 800ea66:	22f0      	movs	r2, #240	; 0xf0
 800ea68:	801a      	strh	r2, [r3, #0]
			break;
 800ea6a:	e016      	b.n	800ea9a <ILI9341_Set_Rotation+0x8a>
		case SCREEN_VERTICAL_2:
			_LCD_SendData(0x80|0x08);
 800ea6c:	2088      	movs	r0, #136	; 0x88
 800ea6e:	f000 f92d 	bl	800eccc <_LCD_SendData>
			LCD_WIDTH  = 240;
 800ea72:	4b0c      	ldr	r3, [pc, #48]	; (800eaa4 <ILI9341_Set_Rotation+0x94>)
 800ea74:	22f0      	movs	r2, #240	; 0xf0
 800ea76:	801a      	strh	r2, [r3, #0]
			LCD_HEIGHT = 320;
 800ea78:	4b0b      	ldr	r3, [pc, #44]	; (800eaa8 <ILI9341_Set_Rotation+0x98>)
 800ea7a:	f44f 72a0 	mov.w	r2, #320	; 0x140
 800ea7e:	801a      	strh	r2, [r3, #0]
			break;
 800ea80:	e00b      	b.n	800ea9a <ILI9341_Set_Rotation+0x8a>
		case SCREEN_HORIZONTAL_2:
			_LCD_SendData(0x40|0x80|0x20|0x08);
 800ea82:	20e8      	movs	r0, #232	; 0xe8
 800ea84:	f000 f922 	bl	800eccc <_LCD_SendData>
			LCD_WIDTH  = 320;
 800ea88:	4b06      	ldr	r3, [pc, #24]	; (800eaa4 <ILI9341_Set_Rotation+0x94>)
 800ea8a:	f44f 72a0 	mov.w	r2, #320	; 0x140
 800ea8e:	801a      	strh	r2, [r3, #0]
			LCD_HEIGHT = 240;
 800ea90:	4b05      	ldr	r3, [pc, #20]	; (800eaa8 <ILI9341_Set_Rotation+0x98>)
 800ea92:	22f0      	movs	r2, #240	; 0xf0
 800ea94:	801a      	strh	r2, [r3, #0]
			break;
 800ea96:	e000      	b.n	800ea9a <ILI9341_Set_Rotation+0x8a>
		default:
			//EXIT IF SCREEN ROTATION NOT VALID!
			break;
 800ea98:	bf00      	nop
	}
}
 800ea9a:	bf00      	nop
 800ea9c:	3710      	adds	r7, #16
 800ea9e:	46bd      	mov	sp, r7
 800eaa0:	bd80      	pop	{r7, pc}
 800eaa2:	bf00      	nop
 800eaa4:	20000cb6 	.word	0x20000cb6
 800eaa8:	20000cb4 	.word	0x20000cb4

0800eaac <_LCD_Enable>:
 *
 * Enable LCD display
 *
 */
void _LCD_Enable()
{
 800eaac:	b480      	push	{r7}
 800eaae:	af00      	add	r7, sp, #0
	LCD_RST_PORT->ODR |= LCD_RST_PIN;
 800eab0:	4b05      	ldr	r3, [pc, #20]	; (800eac8 <_LCD_Enable+0x1c>)
 800eab2:	695b      	ldr	r3, [r3, #20]
 800eab4:	4a04      	ldr	r2, [pc, #16]	; (800eac8 <_LCD_Enable+0x1c>)
 800eab6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800eaba:	6153      	str	r3, [r2, #20]
}
 800eabc:	bf00      	nop
 800eabe:	46bd      	mov	sp, r7
 800eac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eac4:	4770      	bx	lr
 800eac6:	bf00      	nop
 800eac8:	48000400 	.word	0x48000400

0800eacc <_LCD_Reset>:
 *
 * 	Reset LCD
 *
 */
void _LCD_Reset()
{
 800eacc:	b580      	push	{r7, lr}
 800eace:	af00      	add	r7, sp, #0
	LCD_RST_PORT->ODR &= ~(LCD_RST_PIN);
 800ead0:	4b0c      	ldr	r3, [pc, #48]	; (800eb04 <_LCD_Reset+0x38>)
 800ead2:	695b      	ldr	r3, [r3, #20]
 800ead4:	4a0b      	ldr	r2, [pc, #44]	; (800eb04 <_LCD_Reset+0x38>)
 800ead6:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800eada:	6153      	str	r3, [r2, #20]
	HAL_Delay(200);
 800eadc:	20c8      	movs	r0, #200	; 0xc8
 800eade:	f7f9 fa95 	bl	800800c <HAL_Delay>
	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800eae2:	4b08      	ldr	r3, [pc, #32]	; (800eb04 <_LCD_Reset+0x38>)
 800eae4:	695b      	ldr	r3, [r3, #20]
 800eae6:	4a07      	ldr	r2, [pc, #28]	; (800eb04 <_LCD_Reset+0x38>)
 800eae8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800eaec:	6153      	str	r3, [r2, #20]
	HAL_Delay(200);
 800eaee:	20c8      	movs	r0, #200	; 0xc8
 800eaf0:	f7f9 fa8c 	bl	800800c <HAL_Delay>
	LCD_RST_PORT->ODR |= LCD_RST_PIN;
 800eaf4:	4b03      	ldr	r3, [pc, #12]	; (800eb04 <_LCD_Reset+0x38>)
 800eaf6:	695b      	ldr	r3, [r3, #20]
 800eaf8:	4a02      	ldr	r2, [pc, #8]	; (800eb04 <_LCD_Reset+0x38>)
 800eafa:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800eafe:	6153      	str	r3, [r2, #20]
}
 800eb00:	bf00      	nop
 800eb02:	bd80      	pop	{r7, pc}
 800eb04:	48000400 	.word	0x48000400

0800eb08 <_LCD_Write_Frame>:
 *
 *	entire data sent to this function is a CHUNK < BURST_MAX_SIZE
 *	each CHUNK is broken down into smaller BLOCKS
 */
void _LCD_Write_Frame(uint16_t chunk_xpos, uint16_t chunk_ypos, uint16_t colour, uint32_t chunk_size, CHUNK_Type chunk_type)
{
 800eb08:	b5b0      	push	{r4, r5, r7, lr}
 800eb0a:	b08e      	sub	sp, #56	; 0x38
 800eb0c:	af00      	add	r7, sp, #0
 800eb0e:	607b      	str	r3, [r7, #4]
 800eb10:	4603      	mov	r3, r0
 800eb12:	81fb      	strh	r3, [r7, #14]
 800eb14:	460b      	mov	r3, r1
 800eb16:	81bb      	strh	r3, [r7, #12]
 800eb18:	4613      	mov	r3, r2
 800eb1a:	817b      	strh	r3, [r7, #10]
 800eb1c:	466b      	mov	r3, sp
 800eb1e:	461d      	mov	r5, r3

	uint32_t buffer_size = 0;
 800eb20:	2300      	movs	r3, #0
 800eb22:	62fb      	str	r3, [r7, #44]	; 0x2c
	if((chunk_size*2) < BURST_MAX_SIZE)
 800eb24:	687b      	ldr	r3, [r7, #4]
 800eb26:	005b      	lsls	r3, r3, #1
 800eb28:	4a4d      	ldr	r2, [pc, #308]	; (800ec60 <_LCD_Write_Frame+0x158>)
 800eb2a:	8812      	ldrh	r2, [r2, #0]
 800eb2c:	4293      	cmp	r3, r2
 800eb2e:	d202      	bcs.n	800eb36 <_LCD_Write_Frame+0x2e>
	{
		buffer_size = chunk_size;
 800eb30:	687b      	ldr	r3, [r7, #4]
 800eb32:	62fb      	str	r3, [r7, #44]	; 0x2c
 800eb34:	e002      	b.n	800eb3c <_LCD_Write_Frame+0x34>
	}
	else
	{
		buffer_size = BURST_MAX_SIZE;
 800eb36:	4b4a      	ldr	r3, [pc, #296]	; (800ec60 <_LCD_Write_Frame+0x158>)
 800eb38:	881b      	ldrh	r3, [r3, #0]
 800eb3a:	62fb      	str	r3, [r7, #44]	; 0x2c
	}

	unsigned char chifted = 	colour>>8;;
 800eb3c:	897b      	ldrh	r3, [r7, #10]
 800eb3e:	0a1b      	lsrs	r3, r3, #8
 800eb40:	b29b      	uxth	r3, r3
 800eb42:	77fb      	strb	r3, [r7, #31]
	unsigned char burst_buffer[buffer_size];
 800eb44:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800eb46:	4603      	mov	r3, r0
 800eb48:	3b01      	subs	r3, #1
 800eb4a:	61bb      	str	r3, [r7, #24]
 800eb4c:	4601      	mov	r1, r0
 800eb4e:	f04f 0200 	mov.w	r2, #0
 800eb52:	f04f 0300 	mov.w	r3, #0
 800eb56:	f04f 0400 	mov.w	r4, #0
 800eb5a:	00d4      	lsls	r4, r2, #3
 800eb5c:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 800eb60:	00cb      	lsls	r3, r1, #3
 800eb62:	4601      	mov	r1, r0
 800eb64:	f04f 0200 	mov.w	r2, #0
 800eb68:	f04f 0300 	mov.w	r3, #0
 800eb6c:	f04f 0400 	mov.w	r4, #0
 800eb70:	00d4      	lsls	r4, r2, #3
 800eb72:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 800eb76:	00cb      	lsls	r3, r1, #3
 800eb78:	1dc3      	adds	r3, r0, #7
 800eb7a:	08db      	lsrs	r3, r3, #3
 800eb7c:	00db      	lsls	r3, r3, #3
 800eb7e:	ebad 0d03 	sub.w	sp, sp, r3
 800eb82:	466b      	mov	r3, sp
 800eb84:	3300      	adds	r3, #0
 800eb86:	617b      	str	r3, [r7, #20]
	for(uint32_t j = 0; j < buffer_size; j+=2)
 800eb88:	2300      	movs	r3, #0
 800eb8a:	633b      	str	r3, [r7, #48]	; 0x30
 800eb8c:	e00d      	b.n	800ebaa <_LCD_Write_Frame+0xa2>
	{
			burst_buffer[j] = 	chifted;
 800eb8e:	697a      	ldr	r2, [r7, #20]
 800eb90:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800eb92:	4413      	add	r3, r2
 800eb94:	7ffa      	ldrb	r2, [r7, #31]
 800eb96:	701a      	strb	r2, [r3, #0]
			burst_buffer[j+1] = colour;
 800eb98:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800eb9a:	3301      	adds	r3, #1
 800eb9c:	897a      	ldrh	r2, [r7, #10]
 800eb9e:	b2d1      	uxtb	r1, r2
 800eba0:	697a      	ldr	r2, [r7, #20]
 800eba2:	54d1      	strb	r1, [r2, r3]
	for(uint32_t j = 0; j < buffer_size; j+=2)
 800eba4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800eba6:	3302      	adds	r3, #2
 800eba8:	633b      	str	r3, [r7, #48]	; 0x30
 800ebaa:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800ebac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ebae:	429a      	cmp	r2, r3
 800ebb0:	d3ed      	bcc.n	800eb8e <_LCD_Write_Frame+0x86>
	}
	
	uint32_t Sending_size = chunk_size*2;
 800ebb2:	687b      	ldr	r3, [r7, #4]
 800ebb4:	005b      	lsls	r3, r3, #1
 800ebb6:	613b      	str	r3, [r7, #16]

	// make sure we don't divide by size=0
	uint32_t Sending_in_Block = 1;
 800ebb8:	2301      	movs	r3, #1
 800ebba:	637b      	str	r3, [r7, #52]	; 0x34
	uint32_t Remainder_from_block = 0;
 800ebbc:	2300      	movs	r3, #0
 800ebbe:	62bb      	str	r3, [r7, #40]	; 0x28
	if(chunk_size > 0)
 800ebc0:	687b      	ldr	r3, [r7, #4]
 800ebc2:	2b00      	cmp	r3, #0
 800ebc4:	d00d      	beq.n	800ebe2 <_LCD_Write_Frame+0xda>
	{
			Sending_in_Block 		= Sending_size/buffer_size;
 800ebc6:	693a      	ldr	r2, [r7, #16]
 800ebc8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ebca:	fbb2 f3f3 	udiv	r3, r2, r3
 800ebce:	637b      	str	r3, [r7, #52]	; 0x34
			Remainder_from_block 	= Sending_size%buffer_size;
 800ebd0:	693b      	ldr	r3, [r7, #16]
 800ebd2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800ebd4:	fbb3 f2f2 	udiv	r2, r3, r2
 800ebd8:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800ebda:	fb01 f202 	mul.w	r2, r1, r2
 800ebde:	1a9b      	subs	r3, r3, r2
 800ebe0:	62bb      	str	r3, [r7, #40]	; 0x28
	}

	// send blocks
	LCD_DC_PORT->ODR |= LCD_DC_PIN;
 800ebe2:	4b20      	ldr	r3, [pc, #128]	; (800ec64 <_LCD_Write_Frame+0x15c>)
 800ebe4:	695b      	ldr	r3, [r3, #20]
 800ebe6:	4a1f      	ldr	r2, [pc, #124]	; (800ec64 <_LCD_Write_Frame+0x15c>)
 800ebe8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ebec:	6153      	str	r3, [r2, #20]
	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800ebee:	4b1d      	ldr	r3, [pc, #116]	; (800ec64 <_LCD_Write_Frame+0x15c>)
 800ebf0:	695b      	ldr	r3, [r3, #20]
 800ebf2:	4a1c      	ldr	r2, [pc, #112]	; (800ec64 <_LCD_Write_Frame+0x15c>)
 800ebf4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800ebf8:	6153      	str	r3, [r2, #20]
//TODO
	if(Sending_in_Block != 0)
 800ebfa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ebfc:	2b00      	cmp	r3, #0
 800ebfe:	d00f      	beq.n	800ec20 <_LCD_Write_Frame+0x118>
	{
		for(uint32_t j = 0; j < (Sending_in_Block); j++)
 800ec00:	2300      	movs	r3, #0
 800ec02:	627b      	str	r3, [r7, #36]	; 0x24
 800ec04:	e008      	b.n	800ec18 <_LCD_Write_Frame+0x110>
		{
			_SPI_SendByteMultiByte(burst_buffer, buffer_size, 0, 10);
 800ec06:	6978      	ldr	r0, [r7, #20]
 800ec08:	230a      	movs	r3, #10
 800ec0a:	2200      	movs	r2, #0
 800ec0c:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800ec0e:	f000 f8c1 	bl	800ed94 <_SPI_SendByteMultiByte>
		for(uint32_t j = 0; j < (Sending_in_Block); j++)
 800ec12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ec14:	3301      	adds	r3, #1
 800ec16:	627b      	str	r3, [r7, #36]	; 0x24
 800ec18:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ec1a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ec1c:	429a      	cmp	r2, r3
 800ec1e:	d3f2      	bcc.n	800ec06 <_LCD_Write_Frame+0xfe>
		}
	}

	_SPI_SendByteMultiByte(burst_buffer, Remainder_from_block, 0, 10);
 800ec20:	6978      	ldr	r0, [r7, #20]
 800ec22:	230a      	movs	r3, #10
 800ec24:	2200      	movs	r2, #0
 800ec26:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800ec28:	f000 f8b4 	bl	800ed94 <_SPI_SendByteMultiByte>


	// Additional SPI CS "low" hold
	for(int x=0; x < SPI_DELAY_HOLD; x++)
 800ec2c:	2300      	movs	r3, #0
 800ec2e:	623b      	str	r3, [r7, #32]
 800ec30:	e008      	b.n	800ec44 <_LCD_Write_Frame+0x13c>
		LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800ec32:	4b0c      	ldr	r3, [pc, #48]	; (800ec64 <_LCD_Write_Frame+0x15c>)
 800ec34:	695b      	ldr	r3, [r3, #20]
 800ec36:	4a0b      	ldr	r2, [pc, #44]	; (800ec64 <_LCD_Write_Frame+0x15c>)
 800ec38:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800ec3c:	6153      	str	r3, [r2, #20]
	for(int x=0; x < SPI_DELAY_HOLD; x++)
 800ec3e:	6a3b      	ldr	r3, [r7, #32]
 800ec40:	3301      	adds	r3, #1
 800ec42:	623b      	str	r3, [r7, #32]
 800ec44:	6a3b      	ldr	r3, [r7, #32]
 800ec46:	2b02      	cmp	r3, #2
 800ec48:	ddf3      	ble.n	800ec32 <_LCD_Write_Frame+0x12a>

	LCD_CS_PORT->ODR |= LCD_CS_PIN;
 800ec4a:	4b06      	ldr	r3, [pc, #24]	; (800ec64 <_LCD_Write_Frame+0x15c>)
 800ec4c:	695b      	ldr	r3, [r3, #20]
 800ec4e:	4a05      	ldr	r2, [pc, #20]	; (800ec64 <_LCD_Write_Frame+0x15c>)
 800ec50:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ec54:	6153      	str	r3, [r2, #20]
 800ec56:	46ad      	mov	sp, r5

}
 800ec58:	bf00      	nop
 800ec5a:	3738      	adds	r7, #56	; 0x38
 800ec5c:	46bd      	mov	sp, r7
 800ec5e:	bdb0      	pop	{r4, r5, r7, pc}
 800ec60:	20000cb8 	.word	0x20000cb8
 800ec64:	48000400 	.word	0x48000400

0800ec68 <_LCD_SendCommand>:
 *
 * 	Send command to LCD
 *
 */
void _LCD_SendCommand(uint8_t command)
{
 800ec68:	b580      	push	{r7, lr}
 800ec6a:	b084      	sub	sp, #16
 800ec6c:	af00      	add	r7, sp, #0
 800ec6e:	4603      	mov	r3, r0
 800ec70:	71fb      	strb	r3, [r7, #7]
	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800ec72:	4b15      	ldr	r3, [pc, #84]	; (800ecc8 <_LCD_SendCommand+0x60>)
 800ec74:	695b      	ldr	r3, [r3, #20]
 800ec76:	4a14      	ldr	r2, [pc, #80]	; (800ecc8 <_LCD_SendCommand+0x60>)
 800ec78:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800ec7c:	6153      	str	r3, [r2, #20]
	LCD_DC_PORT->ODR &= ~(LCD_DC_PIN);
 800ec7e:	4b12      	ldr	r3, [pc, #72]	; (800ecc8 <_LCD_SendCommand+0x60>)
 800ec80:	695b      	ldr	r3, [r3, #20]
 800ec82:	4a11      	ldr	r2, [pc, #68]	; (800ecc8 <_LCD_SendCommand+0x60>)
 800ec84:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800ec88:	6153      	str	r3, [r2, #20]

	_SPI_SendByte(command, 0 , 0);
 800ec8a:	79fb      	ldrb	r3, [r7, #7]
 800ec8c:	2200      	movs	r2, #0
 800ec8e:	2100      	movs	r1, #0
 800ec90:	4618      	mov	r0, r3
 800ec92:	f000 f84d 	bl	800ed30 <_SPI_SendByte>

	// Additional SPI CS "low" hold
	for(int x=0; x < SPI_DELAY_HOLD; x++)
 800ec96:	2300      	movs	r3, #0
 800ec98:	60fb      	str	r3, [r7, #12]
 800ec9a:	e008      	b.n	800ecae <_LCD_SendCommand+0x46>
		LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800ec9c:	4b0a      	ldr	r3, [pc, #40]	; (800ecc8 <_LCD_SendCommand+0x60>)
 800ec9e:	695b      	ldr	r3, [r3, #20]
 800eca0:	4a09      	ldr	r2, [pc, #36]	; (800ecc8 <_LCD_SendCommand+0x60>)
 800eca2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800eca6:	6153      	str	r3, [r2, #20]
	for(int x=0; x < SPI_DELAY_HOLD; x++)
 800eca8:	68fb      	ldr	r3, [r7, #12]
 800ecaa:	3301      	adds	r3, #1
 800ecac:	60fb      	str	r3, [r7, #12]
 800ecae:	68fb      	ldr	r3, [r7, #12]
 800ecb0:	2b02      	cmp	r3, #2
 800ecb2:	ddf3      	ble.n	800ec9c <_LCD_SendCommand+0x34>

	LCD_CS_PORT->ODR |= LCD_CS_PIN;
 800ecb4:	4b04      	ldr	r3, [pc, #16]	; (800ecc8 <_LCD_SendCommand+0x60>)
 800ecb6:	695b      	ldr	r3, [r3, #20]
 800ecb8:	4a03      	ldr	r2, [pc, #12]	; (800ecc8 <_LCD_SendCommand+0x60>)
 800ecba:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ecbe:	6153      	str	r3, [r2, #20]
}
 800ecc0:	bf00      	nop
 800ecc2:	3710      	adds	r7, #16
 800ecc4:	46bd      	mov	sp, r7
 800ecc6:	bd80      	pop	{r7, pc}
 800ecc8:	48000400 	.word	0x48000400

0800eccc <_LCD_SendData>:
 *
 * 	Send Data to LCD
 *
 */
void _LCD_SendData(uint8_t data)
{
 800eccc:	b580      	push	{r7, lr}
 800ecce:	b084      	sub	sp, #16
 800ecd0:	af00      	add	r7, sp, #0
 800ecd2:	4603      	mov	r3, r0
 800ecd4:	71fb      	strb	r3, [r7, #7]
	LCD_DC_PORT->ODR |= LCD_DC_PIN;
 800ecd6:	4b15      	ldr	r3, [pc, #84]	; (800ed2c <_LCD_SendData+0x60>)
 800ecd8:	695b      	ldr	r3, [r3, #20]
 800ecda:	4a14      	ldr	r2, [pc, #80]	; (800ed2c <_LCD_SendData+0x60>)
 800ecdc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ece0:	6153      	str	r3, [r2, #20]
	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800ece2:	4b12      	ldr	r3, [pc, #72]	; (800ed2c <_LCD_SendData+0x60>)
 800ece4:	695b      	ldr	r3, [r3, #20]
 800ece6:	4a11      	ldr	r2, [pc, #68]	; (800ed2c <_LCD_SendData+0x60>)
 800ece8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800ecec:	6153      	str	r3, [r2, #20]

	_SPI_SendByte(data, 0 , 0);
 800ecee:	79fb      	ldrb	r3, [r7, #7]
 800ecf0:	2200      	movs	r2, #0
 800ecf2:	2100      	movs	r1, #0
 800ecf4:	4618      	mov	r0, r3
 800ecf6:	f000 f81b 	bl	800ed30 <_SPI_SendByte>

	// Additional SPI CS "low" hold
	for(int x=0; x < SPI_DELAY_HOLD; x++)
 800ecfa:	2300      	movs	r3, #0
 800ecfc:	60fb      	str	r3, [r7, #12]
 800ecfe:	e008      	b.n	800ed12 <_LCD_SendData+0x46>
		LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800ed00:	4b0a      	ldr	r3, [pc, #40]	; (800ed2c <_LCD_SendData+0x60>)
 800ed02:	695b      	ldr	r3, [r3, #20]
 800ed04:	4a09      	ldr	r2, [pc, #36]	; (800ed2c <_LCD_SendData+0x60>)
 800ed06:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800ed0a:	6153      	str	r3, [r2, #20]
	for(int x=0; x < SPI_DELAY_HOLD; x++)
 800ed0c:	68fb      	ldr	r3, [r7, #12]
 800ed0e:	3301      	adds	r3, #1
 800ed10:	60fb      	str	r3, [r7, #12]
 800ed12:	68fb      	ldr	r3, [r7, #12]
 800ed14:	2b02      	cmp	r3, #2
 800ed16:	ddf3      	ble.n	800ed00 <_LCD_SendData+0x34>

	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800ed18:	4b04      	ldr	r3, [pc, #16]	; (800ed2c <_LCD_SendData+0x60>)
 800ed1a:	695b      	ldr	r3, [r3, #20]
 800ed1c:	4a03      	ldr	r2, [pc, #12]	; (800ed2c <_LCD_SendData+0x60>)
 800ed1e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800ed22:	6153      	str	r3, [r2, #20]
}
 800ed24:	bf00      	nop
 800ed26:	3710      	adds	r7, #16
 800ed28:	46bd      	mov	sp, r7
 800ed2a:	bd80      	pop	{r7, pc}
 800ed2c:	48000400 	.word	0x48000400

0800ed30 <_SPI_SendByte>:
 *
 * 	Send single byte over SPI using HAL or (optimised) direct-to-register
 *
 */
void _SPI_SendByte(unsigned char data_buffer, uint8_t pre_frame_delay, uint8_t post_frame_delay)
{
 800ed30:	b480      	push	{r7}
 800ed32:	b085      	sub	sp, #20
 800ed34:	af00      	add	r7, sp, #0
 800ed36:	4603      	mov	r3, r0
 800ed38:	71fb      	strb	r3, [r7, #7]
 800ed3a:	460b      	mov	r3, r1
 800ed3c:	71bb      	strb	r3, [r7, #6]
 800ed3e:	4613      	mov	r3, r2
 800ed40:	717b      	strb	r3, [r7, #5]
#endif

#ifdef USE_BARE_SPI

    // pre frame delay
   	for(int d = 0; d < pre_frame_delay ; d++)
 800ed42:	2300      	movs	r3, #0
 800ed44:	60fb      	str	r3, [r7, #12]
 800ed46:	e003      	b.n	800ed50 <_SPI_SendByte+0x20>
   		asm("nop");
 800ed48:	bf00      	nop
   	for(int d = 0; d < pre_frame_delay ; d++)
 800ed4a:	68fb      	ldr	r3, [r7, #12]
 800ed4c:	3301      	adds	r3, #1
 800ed4e:	60fb      	str	r3, [r7, #12]
 800ed50:	79bb      	ldrb	r3, [r7, #6]
 800ed52:	68fa      	ldr	r2, [r7, #12]
 800ed54:	429a      	cmp	r2, r3
 800ed56:	dbf7      	blt.n	800ed48 <_SPI_SendByte+0x18>

	// check transmit buffer empty
	if((SPI_PERIPH->SR & SPI_SR_TXE) == SPI_SR_TXE)
 800ed58:	4b0c      	ldr	r3, [pc, #48]	; (800ed8c <_SPI_SendByte+0x5c>)
 800ed5a:	689b      	ldr	r3, [r3, #8]
 800ed5c:	f003 0302 	and.w	r3, r3, #2
 800ed60:	2b02      	cmp	r3, #2
 800ed62:	d102      	bne.n	800ed6a <_SPI_SendByte+0x3a>
	{
		*(volatile uint8_t *)&SPI_PERIPH->DR = data_buffer;
 800ed64:	4a0a      	ldr	r2, [pc, #40]	; (800ed90 <_SPI_SendByte+0x60>)
 800ed66:	79fb      	ldrb	r3, [r7, #7]
 800ed68:	7013      	strb	r3, [r2, #0]
	}

    // post frame delay
   	for(int d = 0; d < post_frame_delay ; d++)
 800ed6a:	2300      	movs	r3, #0
 800ed6c:	60bb      	str	r3, [r7, #8]
 800ed6e:	e003      	b.n	800ed78 <_SPI_SendByte+0x48>
   		asm("nop");
 800ed70:	bf00      	nop
   	for(int d = 0; d < post_frame_delay ; d++)
 800ed72:	68bb      	ldr	r3, [r7, #8]
 800ed74:	3301      	adds	r3, #1
 800ed76:	60bb      	str	r3, [r7, #8]
 800ed78:	797b      	ldrb	r3, [r7, #5]
 800ed7a:	68ba      	ldr	r2, [r7, #8]
 800ed7c:	429a      	cmp	r2, r3
 800ed7e:	dbf7      	blt.n	800ed70 <_SPI_SendByte+0x40>

#endif

}
 800ed80:	bf00      	nop
 800ed82:	3714      	adds	r7, #20
 800ed84:	46bd      	mov	sp, r7
 800ed86:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed8a:	4770      	bx	lr
 800ed8c:	40003c00 	.word	0x40003c00
 800ed90:	40003c0c 	.word	0x40003c0c

0800ed94 <_SPI_SendByteMultiByte>:
 *
 * 	Send multiple bytes over SPI using HAL or (optimised) direct-to-register
 *
 */
void _SPI_SendByteMultiByte(unsigned char *data_buffer, uint32_t buffer_size, uint8_t pre_frame_delay, uint8_t post_frame_delay)
{
 800ed94:	b480      	push	{r7}
 800ed96:	b089      	sub	sp, #36	; 0x24
 800ed98:	af00      	add	r7, sp, #0
 800ed9a:	60f8      	str	r0, [r7, #12]
 800ed9c:	60b9      	str	r1, [r7, #8]
 800ed9e:	4611      	mov	r1, r2
 800eda0:	461a      	mov	r2, r3
 800eda2:	460b      	mov	r3, r1
 800eda4:	71fb      	strb	r3, [r7, #7]
 800eda6:	4613      	mov	r3, r2
 800eda8:	71bb      	strb	r3, [r7, #6]
#endif

#ifdef USE_BARE_SPI

    // pre frame delay
   	for(int d = 0; d < pre_frame_delay ; d++)
 800edaa:	2300      	movs	r3, #0
 800edac:	61fb      	str	r3, [r7, #28]
 800edae:	e003      	b.n	800edb8 <_SPI_SendByteMultiByte+0x24>
   		asm("nop");
 800edb0:	bf00      	nop
   	for(int d = 0; d < pre_frame_delay ; d++)
 800edb2:	69fb      	ldr	r3, [r7, #28]
 800edb4:	3301      	adds	r3, #1
 800edb6:	61fb      	str	r3, [r7, #28]
 800edb8:	79fb      	ldrb	r3, [r7, #7]
 800edba:	69fa      	ldr	r2, [r7, #28]
 800edbc:	429a      	cmp	r2, r3
 800edbe:	dbf7      	blt.n	800edb0 <_SPI_SendByteMultiByte+0x1c>

	uint8_t *p_data_buffer = (uint8_t *)data_buffer;
 800edc0:	68fb      	ldr	r3, [r7, #12]
 800edc2:	61bb      	str	r3, [r7, #24]
	//volatile uint16_t TxXferCount = (uint16_t)buffer_size;

	while (buffer_size > 0U)
 800edc4:	e01d      	b.n	800ee02 <_SPI_SendByteMultiByte+0x6e>
	{
		// check transmit buffer empty
		if ((SPI_PERIPH->SR & SPI_SR_TXE) == SPI_SR_TXE)
 800edc6:	4b1c      	ldr	r3, [pc, #112]	; (800ee38 <_SPI_SendByteMultiByte+0xa4>)
 800edc8:	689b      	ldr	r3, [r3, #8]
 800edca:	f003 0302 	and.w	r3, r3, #2
 800edce:	2b02      	cmp	r3, #2
 800edd0:	d117      	bne.n	800ee02 <_SPI_SendByteMultiByte+0x6e>
		{
			if (buffer_size > 1U)
 800edd2:	68bb      	ldr	r3, [r7, #8]
 800edd4:	2b01      	cmp	r3, #1
 800edd6:	d90a      	bls.n	800edee <_SPI_SendByteMultiByte+0x5a>
			{
				// write on the data register in packing mode
				SPI_PERIPH->DR = *((uint16_t *)p_data_buffer);
 800edd8:	69bb      	ldr	r3, [r7, #24]
 800edda:	881a      	ldrh	r2, [r3, #0]
 800eddc:	4b16      	ldr	r3, [pc, #88]	; (800ee38 <_SPI_SendByteMultiByte+0xa4>)
 800edde:	60da      	str	r2, [r3, #12]
				p_data_buffer += sizeof(uint16_t);
 800ede0:	69bb      	ldr	r3, [r7, #24]
 800ede2:	3302      	adds	r3, #2
 800ede4:	61bb      	str	r3, [r7, #24]
				buffer_size -= 2U;
 800ede6:	68bb      	ldr	r3, [r7, #8]
 800ede8:	3b02      	subs	r3, #2
 800edea:	60bb      	str	r3, [r7, #8]
 800edec:	e009      	b.n	800ee02 <_SPI_SendByteMultiByte+0x6e>
			}
			else
			{
				*((volatile uint8_t *)&SPI_PERIPH->DR) = (*p_data_buffer);
 800edee:	4a13      	ldr	r2, [pc, #76]	; (800ee3c <_SPI_SendByteMultiByte+0xa8>)
 800edf0:	69bb      	ldr	r3, [r7, #24]
 800edf2:	781b      	ldrb	r3, [r3, #0]
 800edf4:	7013      	strb	r3, [r2, #0]
				p_data_buffer++;
 800edf6:	69bb      	ldr	r3, [r7, #24]
 800edf8:	3301      	adds	r3, #1
 800edfa:	61bb      	str	r3, [r7, #24]
				buffer_size--;
 800edfc:	68bb      	ldr	r3, [r7, #8]
 800edfe:	3b01      	subs	r3, #1
 800ee00:	60bb      	str	r3, [r7, #8]
	while (buffer_size > 0U)
 800ee02:	68bb      	ldr	r3, [r7, #8]
 800ee04:	2b00      	cmp	r3, #0
 800ee06:	d1de      	bne.n	800edc6 <_SPI_SendByteMultiByte+0x32>
			}
		}
	}

	// clear SPI overrun flag
	SPI_PERIPH->SR &= ~(SPI_SR_OVR);
 800ee08:	4b0b      	ldr	r3, [pc, #44]	; (800ee38 <_SPI_SendByteMultiByte+0xa4>)
 800ee0a:	689b      	ldr	r3, [r3, #8]
 800ee0c:	4a0a      	ldr	r2, [pc, #40]	; (800ee38 <_SPI_SendByteMultiByte+0xa4>)
 800ee0e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800ee12:	6093      	str	r3, [r2, #8]

    // post frame delay
   	for(int d = 0; d < post_frame_delay ; d++)
 800ee14:	2300      	movs	r3, #0
 800ee16:	617b      	str	r3, [r7, #20]
 800ee18:	e003      	b.n	800ee22 <_SPI_SendByteMultiByte+0x8e>
   		asm("nop");
 800ee1a:	bf00      	nop
   	for(int d = 0; d < post_frame_delay ; d++)
 800ee1c:	697b      	ldr	r3, [r7, #20]
 800ee1e:	3301      	adds	r3, #1
 800ee20:	617b      	str	r3, [r7, #20]
 800ee22:	79bb      	ldrb	r3, [r7, #6]
 800ee24:	697a      	ldr	r2, [r7, #20]
 800ee26:	429a      	cmp	r2, r3
 800ee28:	dbf7      	blt.n	800ee1a <_SPI_SendByteMultiByte+0x86>

#endif

}
 800ee2a:	bf00      	nop
 800ee2c:	3724      	adds	r7, #36	; 0x24
 800ee2e:	46bd      	mov	sp, r7
 800ee30:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee34:	4770      	bx	lr
 800ee36:	bf00      	nop
 800ee38:	40003c00 	.word	0x40003c00
 800ee3c:	40003c0c 	.word	0x40003c0c

0800ee40 <__errno>:
 800ee40:	4b01      	ldr	r3, [pc, #4]	; (800ee48 <__errno+0x8>)
 800ee42:	6818      	ldr	r0, [r3, #0]
 800ee44:	4770      	bx	lr
 800ee46:	bf00      	nop
 800ee48:	20001cac 	.word	0x20001cac

0800ee4c <__libc_init_array>:
 800ee4c:	b570      	push	{r4, r5, r6, lr}
 800ee4e:	4e0d      	ldr	r6, [pc, #52]	; (800ee84 <__libc_init_array+0x38>)
 800ee50:	4c0d      	ldr	r4, [pc, #52]	; (800ee88 <__libc_init_array+0x3c>)
 800ee52:	1ba4      	subs	r4, r4, r6
 800ee54:	10a4      	asrs	r4, r4, #2
 800ee56:	2500      	movs	r5, #0
 800ee58:	42a5      	cmp	r5, r4
 800ee5a:	d109      	bne.n	800ee70 <__libc_init_array+0x24>
 800ee5c:	4e0b      	ldr	r6, [pc, #44]	; (800ee8c <__libc_init_array+0x40>)
 800ee5e:	4c0c      	ldr	r4, [pc, #48]	; (800ee90 <__libc_init_array+0x44>)
 800ee60:	f003 ff48 	bl	8012cf4 <_init>
 800ee64:	1ba4      	subs	r4, r4, r6
 800ee66:	10a4      	asrs	r4, r4, #2
 800ee68:	2500      	movs	r5, #0
 800ee6a:	42a5      	cmp	r5, r4
 800ee6c:	d105      	bne.n	800ee7a <__libc_init_array+0x2e>
 800ee6e:	bd70      	pop	{r4, r5, r6, pc}
 800ee70:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800ee74:	4798      	blx	r3
 800ee76:	3501      	adds	r5, #1
 800ee78:	e7ee      	b.n	800ee58 <__libc_init_array+0xc>
 800ee7a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800ee7e:	4798      	blx	r3
 800ee80:	3501      	adds	r5, #1
 800ee82:	e7f2      	b.n	800ee6a <__libc_init_array+0x1e>
 800ee84:	080141c8 	.word	0x080141c8
 800ee88:	080141c8 	.word	0x080141c8
 800ee8c:	080141c8 	.word	0x080141c8
 800ee90:	080141cc 	.word	0x080141cc

0800ee94 <memset>:
 800ee94:	4402      	add	r2, r0
 800ee96:	4603      	mov	r3, r0
 800ee98:	4293      	cmp	r3, r2
 800ee9a:	d100      	bne.n	800ee9e <memset+0xa>
 800ee9c:	4770      	bx	lr
 800ee9e:	f803 1b01 	strb.w	r1, [r3], #1
 800eea2:	e7f9      	b.n	800ee98 <memset+0x4>

0800eea4 <__cvt>:
 800eea4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800eea8:	ec55 4b10 	vmov	r4, r5, d0
 800eeac:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 800eeae:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800eeb2:	2d00      	cmp	r5, #0
 800eeb4:	460e      	mov	r6, r1
 800eeb6:	4691      	mov	r9, r2
 800eeb8:	4619      	mov	r1, r3
 800eeba:	bfb8      	it	lt
 800eebc:	4622      	movlt	r2, r4
 800eebe:	462b      	mov	r3, r5
 800eec0:	f027 0720 	bic.w	r7, r7, #32
 800eec4:	bfbb      	ittet	lt
 800eec6:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800eeca:	461d      	movlt	r5, r3
 800eecc:	2300      	movge	r3, #0
 800eece:	232d      	movlt	r3, #45	; 0x2d
 800eed0:	bfb8      	it	lt
 800eed2:	4614      	movlt	r4, r2
 800eed4:	2f46      	cmp	r7, #70	; 0x46
 800eed6:	700b      	strb	r3, [r1, #0]
 800eed8:	d004      	beq.n	800eee4 <__cvt+0x40>
 800eeda:	2f45      	cmp	r7, #69	; 0x45
 800eedc:	d100      	bne.n	800eee0 <__cvt+0x3c>
 800eede:	3601      	adds	r6, #1
 800eee0:	2102      	movs	r1, #2
 800eee2:	e000      	b.n	800eee6 <__cvt+0x42>
 800eee4:	2103      	movs	r1, #3
 800eee6:	ab03      	add	r3, sp, #12
 800eee8:	9301      	str	r3, [sp, #4]
 800eeea:	ab02      	add	r3, sp, #8
 800eeec:	9300      	str	r3, [sp, #0]
 800eeee:	4632      	mov	r2, r6
 800eef0:	4653      	mov	r3, sl
 800eef2:	ec45 4b10 	vmov	d0, r4, r5
 800eef6:	f000 fe27 	bl	800fb48 <_dtoa_r>
 800eefa:	2f47      	cmp	r7, #71	; 0x47
 800eefc:	4680      	mov	r8, r0
 800eefe:	d102      	bne.n	800ef06 <__cvt+0x62>
 800ef00:	f019 0f01 	tst.w	r9, #1
 800ef04:	d026      	beq.n	800ef54 <__cvt+0xb0>
 800ef06:	2f46      	cmp	r7, #70	; 0x46
 800ef08:	eb08 0906 	add.w	r9, r8, r6
 800ef0c:	d111      	bne.n	800ef32 <__cvt+0x8e>
 800ef0e:	f898 3000 	ldrb.w	r3, [r8]
 800ef12:	2b30      	cmp	r3, #48	; 0x30
 800ef14:	d10a      	bne.n	800ef2c <__cvt+0x88>
 800ef16:	2200      	movs	r2, #0
 800ef18:	2300      	movs	r3, #0
 800ef1a:	4620      	mov	r0, r4
 800ef1c:	4629      	mov	r1, r5
 800ef1e:	f7f1 fdfb 	bl	8000b18 <__aeabi_dcmpeq>
 800ef22:	b918      	cbnz	r0, 800ef2c <__cvt+0x88>
 800ef24:	f1c6 0601 	rsb	r6, r6, #1
 800ef28:	f8ca 6000 	str.w	r6, [sl]
 800ef2c:	f8da 3000 	ldr.w	r3, [sl]
 800ef30:	4499      	add	r9, r3
 800ef32:	2200      	movs	r2, #0
 800ef34:	2300      	movs	r3, #0
 800ef36:	4620      	mov	r0, r4
 800ef38:	4629      	mov	r1, r5
 800ef3a:	f7f1 fded 	bl	8000b18 <__aeabi_dcmpeq>
 800ef3e:	b938      	cbnz	r0, 800ef50 <__cvt+0xac>
 800ef40:	2230      	movs	r2, #48	; 0x30
 800ef42:	9b03      	ldr	r3, [sp, #12]
 800ef44:	454b      	cmp	r3, r9
 800ef46:	d205      	bcs.n	800ef54 <__cvt+0xb0>
 800ef48:	1c59      	adds	r1, r3, #1
 800ef4a:	9103      	str	r1, [sp, #12]
 800ef4c:	701a      	strb	r2, [r3, #0]
 800ef4e:	e7f8      	b.n	800ef42 <__cvt+0x9e>
 800ef50:	f8cd 900c 	str.w	r9, [sp, #12]
 800ef54:	9b03      	ldr	r3, [sp, #12]
 800ef56:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800ef58:	eba3 0308 	sub.w	r3, r3, r8
 800ef5c:	4640      	mov	r0, r8
 800ef5e:	6013      	str	r3, [r2, #0]
 800ef60:	b004      	add	sp, #16
 800ef62:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

0800ef66 <__exponent>:
 800ef66:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ef68:	2900      	cmp	r1, #0
 800ef6a:	4604      	mov	r4, r0
 800ef6c:	bfba      	itte	lt
 800ef6e:	4249      	neglt	r1, r1
 800ef70:	232d      	movlt	r3, #45	; 0x2d
 800ef72:	232b      	movge	r3, #43	; 0x2b
 800ef74:	2909      	cmp	r1, #9
 800ef76:	f804 2b02 	strb.w	r2, [r4], #2
 800ef7a:	7043      	strb	r3, [r0, #1]
 800ef7c:	dd20      	ble.n	800efc0 <__exponent+0x5a>
 800ef7e:	f10d 0307 	add.w	r3, sp, #7
 800ef82:	461f      	mov	r7, r3
 800ef84:	260a      	movs	r6, #10
 800ef86:	fb91 f5f6 	sdiv	r5, r1, r6
 800ef8a:	fb06 1115 	mls	r1, r6, r5, r1
 800ef8e:	3130      	adds	r1, #48	; 0x30
 800ef90:	2d09      	cmp	r5, #9
 800ef92:	f803 1c01 	strb.w	r1, [r3, #-1]
 800ef96:	f103 32ff 	add.w	r2, r3, #4294967295	; 0xffffffff
 800ef9a:	4629      	mov	r1, r5
 800ef9c:	dc09      	bgt.n	800efb2 <__exponent+0x4c>
 800ef9e:	3130      	adds	r1, #48	; 0x30
 800efa0:	3b02      	subs	r3, #2
 800efa2:	f802 1c01 	strb.w	r1, [r2, #-1]
 800efa6:	42bb      	cmp	r3, r7
 800efa8:	4622      	mov	r2, r4
 800efaa:	d304      	bcc.n	800efb6 <__exponent+0x50>
 800efac:	1a10      	subs	r0, r2, r0
 800efae:	b003      	add	sp, #12
 800efb0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800efb2:	4613      	mov	r3, r2
 800efb4:	e7e7      	b.n	800ef86 <__exponent+0x20>
 800efb6:	f813 2b01 	ldrb.w	r2, [r3], #1
 800efba:	f804 2b01 	strb.w	r2, [r4], #1
 800efbe:	e7f2      	b.n	800efa6 <__exponent+0x40>
 800efc0:	2330      	movs	r3, #48	; 0x30
 800efc2:	4419      	add	r1, r3
 800efc4:	7083      	strb	r3, [r0, #2]
 800efc6:	1d02      	adds	r2, r0, #4
 800efc8:	70c1      	strb	r1, [r0, #3]
 800efca:	e7ef      	b.n	800efac <__exponent+0x46>

0800efcc <_printf_float>:
 800efcc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800efd0:	b08d      	sub	sp, #52	; 0x34
 800efd2:	460c      	mov	r4, r1
 800efd4:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 800efd8:	4616      	mov	r6, r2
 800efda:	461f      	mov	r7, r3
 800efdc:	4605      	mov	r5, r0
 800efde:	f001 fce5 	bl	80109ac <_localeconv_r>
 800efe2:	6803      	ldr	r3, [r0, #0]
 800efe4:	9304      	str	r3, [sp, #16]
 800efe6:	4618      	mov	r0, r3
 800efe8:	f7f1 f91a 	bl	8000220 <strlen>
 800efec:	2300      	movs	r3, #0
 800efee:	930a      	str	r3, [sp, #40]	; 0x28
 800eff0:	f8d8 3000 	ldr.w	r3, [r8]
 800eff4:	9005      	str	r0, [sp, #20]
 800eff6:	3307      	adds	r3, #7
 800eff8:	f023 0307 	bic.w	r3, r3, #7
 800effc:	f103 0208 	add.w	r2, r3, #8
 800f000:	f894 a018 	ldrb.w	sl, [r4, #24]
 800f004:	f8d4 b000 	ldr.w	fp, [r4]
 800f008:	f8c8 2000 	str.w	r2, [r8]
 800f00c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f010:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800f014:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800f018:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800f01c:	9307      	str	r3, [sp, #28]
 800f01e:	f8cd 8018 	str.w	r8, [sp, #24]
 800f022:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800f026:	4ba7      	ldr	r3, [pc, #668]	; (800f2c4 <_printf_float+0x2f8>)
 800f028:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800f02c:	f7f1 fda6 	bl	8000b7c <__aeabi_dcmpun>
 800f030:	bb70      	cbnz	r0, 800f090 <_printf_float+0xc4>
 800f032:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800f036:	4ba3      	ldr	r3, [pc, #652]	; (800f2c4 <_printf_float+0x2f8>)
 800f038:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800f03c:	f7f1 fd80 	bl	8000b40 <__aeabi_dcmple>
 800f040:	bb30      	cbnz	r0, 800f090 <_printf_float+0xc4>
 800f042:	2200      	movs	r2, #0
 800f044:	2300      	movs	r3, #0
 800f046:	4640      	mov	r0, r8
 800f048:	4649      	mov	r1, r9
 800f04a:	f7f1 fd6f 	bl	8000b2c <__aeabi_dcmplt>
 800f04e:	b110      	cbz	r0, 800f056 <_printf_float+0x8a>
 800f050:	232d      	movs	r3, #45	; 0x2d
 800f052:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800f056:	4a9c      	ldr	r2, [pc, #624]	; (800f2c8 <_printf_float+0x2fc>)
 800f058:	4b9c      	ldr	r3, [pc, #624]	; (800f2cc <_printf_float+0x300>)
 800f05a:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 800f05e:	bf8c      	ite	hi
 800f060:	4690      	movhi	r8, r2
 800f062:	4698      	movls	r8, r3
 800f064:	2303      	movs	r3, #3
 800f066:	f02b 0204 	bic.w	r2, fp, #4
 800f06a:	6123      	str	r3, [r4, #16]
 800f06c:	6022      	str	r2, [r4, #0]
 800f06e:	f04f 0900 	mov.w	r9, #0
 800f072:	9700      	str	r7, [sp, #0]
 800f074:	4633      	mov	r3, r6
 800f076:	aa0b      	add	r2, sp, #44	; 0x2c
 800f078:	4621      	mov	r1, r4
 800f07a:	4628      	mov	r0, r5
 800f07c:	f000 f9e6 	bl	800f44c <_printf_common>
 800f080:	3001      	adds	r0, #1
 800f082:	f040 808d 	bne.w	800f1a0 <_printf_float+0x1d4>
 800f086:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800f08a:	b00d      	add	sp, #52	; 0x34
 800f08c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f090:	4642      	mov	r2, r8
 800f092:	464b      	mov	r3, r9
 800f094:	4640      	mov	r0, r8
 800f096:	4649      	mov	r1, r9
 800f098:	f7f1 fd70 	bl	8000b7c <__aeabi_dcmpun>
 800f09c:	b110      	cbz	r0, 800f0a4 <_printf_float+0xd8>
 800f09e:	4a8c      	ldr	r2, [pc, #560]	; (800f2d0 <_printf_float+0x304>)
 800f0a0:	4b8c      	ldr	r3, [pc, #560]	; (800f2d4 <_printf_float+0x308>)
 800f0a2:	e7da      	b.n	800f05a <_printf_float+0x8e>
 800f0a4:	6861      	ldr	r1, [r4, #4]
 800f0a6:	1c4b      	adds	r3, r1, #1
 800f0a8:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 800f0ac:	a80a      	add	r0, sp, #40	; 0x28
 800f0ae:	d13e      	bne.n	800f12e <_printf_float+0x162>
 800f0b0:	2306      	movs	r3, #6
 800f0b2:	6063      	str	r3, [r4, #4]
 800f0b4:	2300      	movs	r3, #0
 800f0b6:	e9cd 0302 	strd	r0, r3, [sp, #8]
 800f0ba:	ab09      	add	r3, sp, #36	; 0x24
 800f0bc:	9300      	str	r3, [sp, #0]
 800f0be:	ec49 8b10 	vmov	d0, r8, r9
 800f0c2:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800f0c6:	6022      	str	r2, [r4, #0]
 800f0c8:	f8cd a004 	str.w	sl, [sp, #4]
 800f0cc:	6861      	ldr	r1, [r4, #4]
 800f0ce:	4628      	mov	r0, r5
 800f0d0:	f7ff fee8 	bl	800eea4 <__cvt>
 800f0d4:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 800f0d8:	2b47      	cmp	r3, #71	; 0x47
 800f0da:	4680      	mov	r8, r0
 800f0dc:	d109      	bne.n	800f0f2 <_printf_float+0x126>
 800f0de:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f0e0:	1cd8      	adds	r0, r3, #3
 800f0e2:	db02      	blt.n	800f0ea <_printf_float+0x11e>
 800f0e4:	6862      	ldr	r2, [r4, #4]
 800f0e6:	4293      	cmp	r3, r2
 800f0e8:	dd47      	ble.n	800f17a <_printf_float+0x1ae>
 800f0ea:	f1aa 0a02 	sub.w	sl, sl, #2
 800f0ee:	fa5f fa8a 	uxtb.w	sl, sl
 800f0f2:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 800f0f6:	9909      	ldr	r1, [sp, #36]	; 0x24
 800f0f8:	d824      	bhi.n	800f144 <_printf_float+0x178>
 800f0fa:	3901      	subs	r1, #1
 800f0fc:	4652      	mov	r2, sl
 800f0fe:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800f102:	9109      	str	r1, [sp, #36]	; 0x24
 800f104:	f7ff ff2f 	bl	800ef66 <__exponent>
 800f108:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800f10a:	1813      	adds	r3, r2, r0
 800f10c:	2a01      	cmp	r2, #1
 800f10e:	4681      	mov	r9, r0
 800f110:	6123      	str	r3, [r4, #16]
 800f112:	dc02      	bgt.n	800f11a <_printf_float+0x14e>
 800f114:	6822      	ldr	r2, [r4, #0]
 800f116:	07d1      	lsls	r1, r2, #31
 800f118:	d501      	bpl.n	800f11e <_printf_float+0x152>
 800f11a:	3301      	adds	r3, #1
 800f11c:	6123      	str	r3, [r4, #16]
 800f11e:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800f122:	2b00      	cmp	r3, #0
 800f124:	d0a5      	beq.n	800f072 <_printf_float+0xa6>
 800f126:	232d      	movs	r3, #45	; 0x2d
 800f128:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800f12c:	e7a1      	b.n	800f072 <_printf_float+0xa6>
 800f12e:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 800f132:	f000 8177 	beq.w	800f424 <_printf_float+0x458>
 800f136:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 800f13a:	d1bb      	bne.n	800f0b4 <_printf_float+0xe8>
 800f13c:	2900      	cmp	r1, #0
 800f13e:	d1b9      	bne.n	800f0b4 <_printf_float+0xe8>
 800f140:	2301      	movs	r3, #1
 800f142:	e7b6      	b.n	800f0b2 <_printf_float+0xe6>
 800f144:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 800f148:	d119      	bne.n	800f17e <_printf_float+0x1b2>
 800f14a:	2900      	cmp	r1, #0
 800f14c:	6863      	ldr	r3, [r4, #4]
 800f14e:	dd0c      	ble.n	800f16a <_printf_float+0x19e>
 800f150:	6121      	str	r1, [r4, #16]
 800f152:	b913      	cbnz	r3, 800f15a <_printf_float+0x18e>
 800f154:	6822      	ldr	r2, [r4, #0]
 800f156:	07d2      	lsls	r2, r2, #31
 800f158:	d502      	bpl.n	800f160 <_printf_float+0x194>
 800f15a:	3301      	adds	r3, #1
 800f15c:	440b      	add	r3, r1
 800f15e:	6123      	str	r3, [r4, #16]
 800f160:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f162:	65a3      	str	r3, [r4, #88]	; 0x58
 800f164:	f04f 0900 	mov.w	r9, #0
 800f168:	e7d9      	b.n	800f11e <_printf_float+0x152>
 800f16a:	b913      	cbnz	r3, 800f172 <_printf_float+0x1a6>
 800f16c:	6822      	ldr	r2, [r4, #0]
 800f16e:	07d0      	lsls	r0, r2, #31
 800f170:	d501      	bpl.n	800f176 <_printf_float+0x1aa>
 800f172:	3302      	adds	r3, #2
 800f174:	e7f3      	b.n	800f15e <_printf_float+0x192>
 800f176:	2301      	movs	r3, #1
 800f178:	e7f1      	b.n	800f15e <_printf_float+0x192>
 800f17a:	f04f 0a67 	mov.w	sl, #103	; 0x67
 800f17e:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800f182:	4293      	cmp	r3, r2
 800f184:	db05      	blt.n	800f192 <_printf_float+0x1c6>
 800f186:	6822      	ldr	r2, [r4, #0]
 800f188:	6123      	str	r3, [r4, #16]
 800f18a:	07d1      	lsls	r1, r2, #31
 800f18c:	d5e8      	bpl.n	800f160 <_printf_float+0x194>
 800f18e:	3301      	adds	r3, #1
 800f190:	e7e5      	b.n	800f15e <_printf_float+0x192>
 800f192:	2b00      	cmp	r3, #0
 800f194:	bfd4      	ite	le
 800f196:	f1c3 0302 	rsble	r3, r3, #2
 800f19a:	2301      	movgt	r3, #1
 800f19c:	4413      	add	r3, r2
 800f19e:	e7de      	b.n	800f15e <_printf_float+0x192>
 800f1a0:	6823      	ldr	r3, [r4, #0]
 800f1a2:	055a      	lsls	r2, r3, #21
 800f1a4:	d407      	bmi.n	800f1b6 <_printf_float+0x1ea>
 800f1a6:	6923      	ldr	r3, [r4, #16]
 800f1a8:	4642      	mov	r2, r8
 800f1aa:	4631      	mov	r1, r6
 800f1ac:	4628      	mov	r0, r5
 800f1ae:	47b8      	blx	r7
 800f1b0:	3001      	adds	r0, #1
 800f1b2:	d12b      	bne.n	800f20c <_printf_float+0x240>
 800f1b4:	e767      	b.n	800f086 <_printf_float+0xba>
 800f1b6:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 800f1ba:	f240 80dc 	bls.w	800f376 <_printf_float+0x3aa>
 800f1be:	2200      	movs	r2, #0
 800f1c0:	2300      	movs	r3, #0
 800f1c2:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800f1c6:	f7f1 fca7 	bl	8000b18 <__aeabi_dcmpeq>
 800f1ca:	2800      	cmp	r0, #0
 800f1cc:	d033      	beq.n	800f236 <_printf_float+0x26a>
 800f1ce:	2301      	movs	r3, #1
 800f1d0:	4a41      	ldr	r2, [pc, #260]	; (800f2d8 <_printf_float+0x30c>)
 800f1d2:	4631      	mov	r1, r6
 800f1d4:	4628      	mov	r0, r5
 800f1d6:	47b8      	blx	r7
 800f1d8:	3001      	adds	r0, #1
 800f1da:	f43f af54 	beq.w	800f086 <_printf_float+0xba>
 800f1de:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800f1e2:	429a      	cmp	r2, r3
 800f1e4:	db02      	blt.n	800f1ec <_printf_float+0x220>
 800f1e6:	6823      	ldr	r3, [r4, #0]
 800f1e8:	07d8      	lsls	r0, r3, #31
 800f1ea:	d50f      	bpl.n	800f20c <_printf_float+0x240>
 800f1ec:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800f1f0:	4631      	mov	r1, r6
 800f1f2:	4628      	mov	r0, r5
 800f1f4:	47b8      	blx	r7
 800f1f6:	3001      	adds	r0, #1
 800f1f8:	f43f af45 	beq.w	800f086 <_printf_float+0xba>
 800f1fc:	f04f 0800 	mov.w	r8, #0
 800f200:	f104 091a 	add.w	r9, r4, #26
 800f204:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f206:	3b01      	subs	r3, #1
 800f208:	4543      	cmp	r3, r8
 800f20a:	dc09      	bgt.n	800f220 <_printf_float+0x254>
 800f20c:	6823      	ldr	r3, [r4, #0]
 800f20e:	079b      	lsls	r3, r3, #30
 800f210:	f100 8103 	bmi.w	800f41a <_printf_float+0x44e>
 800f214:	68e0      	ldr	r0, [r4, #12]
 800f216:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800f218:	4298      	cmp	r0, r3
 800f21a:	bfb8      	it	lt
 800f21c:	4618      	movlt	r0, r3
 800f21e:	e734      	b.n	800f08a <_printf_float+0xbe>
 800f220:	2301      	movs	r3, #1
 800f222:	464a      	mov	r2, r9
 800f224:	4631      	mov	r1, r6
 800f226:	4628      	mov	r0, r5
 800f228:	47b8      	blx	r7
 800f22a:	3001      	adds	r0, #1
 800f22c:	f43f af2b 	beq.w	800f086 <_printf_float+0xba>
 800f230:	f108 0801 	add.w	r8, r8, #1
 800f234:	e7e6      	b.n	800f204 <_printf_float+0x238>
 800f236:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f238:	2b00      	cmp	r3, #0
 800f23a:	dc2b      	bgt.n	800f294 <_printf_float+0x2c8>
 800f23c:	2301      	movs	r3, #1
 800f23e:	4a26      	ldr	r2, [pc, #152]	; (800f2d8 <_printf_float+0x30c>)
 800f240:	4631      	mov	r1, r6
 800f242:	4628      	mov	r0, r5
 800f244:	47b8      	blx	r7
 800f246:	3001      	adds	r0, #1
 800f248:	f43f af1d 	beq.w	800f086 <_printf_float+0xba>
 800f24c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f24e:	b923      	cbnz	r3, 800f25a <_printf_float+0x28e>
 800f250:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f252:	b913      	cbnz	r3, 800f25a <_printf_float+0x28e>
 800f254:	6823      	ldr	r3, [r4, #0]
 800f256:	07d9      	lsls	r1, r3, #31
 800f258:	d5d8      	bpl.n	800f20c <_printf_float+0x240>
 800f25a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800f25e:	4631      	mov	r1, r6
 800f260:	4628      	mov	r0, r5
 800f262:	47b8      	blx	r7
 800f264:	3001      	adds	r0, #1
 800f266:	f43f af0e 	beq.w	800f086 <_printf_float+0xba>
 800f26a:	f04f 0900 	mov.w	r9, #0
 800f26e:	f104 0a1a 	add.w	sl, r4, #26
 800f272:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f274:	425b      	negs	r3, r3
 800f276:	454b      	cmp	r3, r9
 800f278:	dc01      	bgt.n	800f27e <_printf_float+0x2b2>
 800f27a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f27c:	e794      	b.n	800f1a8 <_printf_float+0x1dc>
 800f27e:	2301      	movs	r3, #1
 800f280:	4652      	mov	r2, sl
 800f282:	4631      	mov	r1, r6
 800f284:	4628      	mov	r0, r5
 800f286:	47b8      	blx	r7
 800f288:	3001      	adds	r0, #1
 800f28a:	f43f aefc 	beq.w	800f086 <_printf_float+0xba>
 800f28e:	f109 0901 	add.w	r9, r9, #1
 800f292:	e7ee      	b.n	800f272 <_printf_float+0x2a6>
 800f294:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800f296:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800f298:	429a      	cmp	r2, r3
 800f29a:	bfa8      	it	ge
 800f29c:	461a      	movge	r2, r3
 800f29e:	2a00      	cmp	r2, #0
 800f2a0:	4691      	mov	r9, r2
 800f2a2:	dd07      	ble.n	800f2b4 <_printf_float+0x2e8>
 800f2a4:	4613      	mov	r3, r2
 800f2a6:	4631      	mov	r1, r6
 800f2a8:	4642      	mov	r2, r8
 800f2aa:	4628      	mov	r0, r5
 800f2ac:	47b8      	blx	r7
 800f2ae:	3001      	adds	r0, #1
 800f2b0:	f43f aee9 	beq.w	800f086 <_printf_float+0xba>
 800f2b4:	f104 031a 	add.w	r3, r4, #26
 800f2b8:	f04f 0b00 	mov.w	fp, #0
 800f2bc:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800f2c0:	9306      	str	r3, [sp, #24]
 800f2c2:	e015      	b.n	800f2f0 <_printf_float+0x324>
 800f2c4:	7fefffff 	.word	0x7fefffff
 800f2c8:	08013ec4 	.word	0x08013ec4
 800f2cc:	08013ec0 	.word	0x08013ec0
 800f2d0:	08013ecc 	.word	0x08013ecc
 800f2d4:	08013ec8 	.word	0x08013ec8
 800f2d8:	0801417c 	.word	0x0801417c
 800f2dc:	2301      	movs	r3, #1
 800f2de:	9a06      	ldr	r2, [sp, #24]
 800f2e0:	4631      	mov	r1, r6
 800f2e2:	4628      	mov	r0, r5
 800f2e4:	47b8      	blx	r7
 800f2e6:	3001      	adds	r0, #1
 800f2e8:	f43f aecd 	beq.w	800f086 <_printf_float+0xba>
 800f2ec:	f10b 0b01 	add.w	fp, fp, #1
 800f2f0:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 800f2f4:	ebaa 0309 	sub.w	r3, sl, r9
 800f2f8:	455b      	cmp	r3, fp
 800f2fa:	dcef      	bgt.n	800f2dc <_printf_float+0x310>
 800f2fc:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800f300:	429a      	cmp	r2, r3
 800f302:	44d0      	add	r8, sl
 800f304:	db15      	blt.n	800f332 <_printf_float+0x366>
 800f306:	6823      	ldr	r3, [r4, #0]
 800f308:	07da      	lsls	r2, r3, #31
 800f30a:	d412      	bmi.n	800f332 <_printf_float+0x366>
 800f30c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f30e:	9909      	ldr	r1, [sp, #36]	; 0x24
 800f310:	eba3 020a 	sub.w	r2, r3, sl
 800f314:	eba3 0a01 	sub.w	sl, r3, r1
 800f318:	4592      	cmp	sl, r2
 800f31a:	bfa8      	it	ge
 800f31c:	4692      	movge	sl, r2
 800f31e:	f1ba 0f00 	cmp.w	sl, #0
 800f322:	dc0e      	bgt.n	800f342 <_printf_float+0x376>
 800f324:	f04f 0800 	mov.w	r8, #0
 800f328:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800f32c:	f104 091a 	add.w	r9, r4, #26
 800f330:	e019      	b.n	800f366 <_printf_float+0x39a>
 800f332:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800f336:	4631      	mov	r1, r6
 800f338:	4628      	mov	r0, r5
 800f33a:	47b8      	blx	r7
 800f33c:	3001      	adds	r0, #1
 800f33e:	d1e5      	bne.n	800f30c <_printf_float+0x340>
 800f340:	e6a1      	b.n	800f086 <_printf_float+0xba>
 800f342:	4653      	mov	r3, sl
 800f344:	4642      	mov	r2, r8
 800f346:	4631      	mov	r1, r6
 800f348:	4628      	mov	r0, r5
 800f34a:	47b8      	blx	r7
 800f34c:	3001      	adds	r0, #1
 800f34e:	d1e9      	bne.n	800f324 <_printf_float+0x358>
 800f350:	e699      	b.n	800f086 <_printf_float+0xba>
 800f352:	2301      	movs	r3, #1
 800f354:	464a      	mov	r2, r9
 800f356:	4631      	mov	r1, r6
 800f358:	4628      	mov	r0, r5
 800f35a:	47b8      	blx	r7
 800f35c:	3001      	adds	r0, #1
 800f35e:	f43f ae92 	beq.w	800f086 <_printf_float+0xba>
 800f362:	f108 0801 	add.w	r8, r8, #1
 800f366:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800f36a:	1a9b      	subs	r3, r3, r2
 800f36c:	eba3 030a 	sub.w	r3, r3, sl
 800f370:	4543      	cmp	r3, r8
 800f372:	dcee      	bgt.n	800f352 <_printf_float+0x386>
 800f374:	e74a      	b.n	800f20c <_printf_float+0x240>
 800f376:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800f378:	2a01      	cmp	r2, #1
 800f37a:	dc01      	bgt.n	800f380 <_printf_float+0x3b4>
 800f37c:	07db      	lsls	r3, r3, #31
 800f37e:	d53a      	bpl.n	800f3f6 <_printf_float+0x42a>
 800f380:	2301      	movs	r3, #1
 800f382:	4642      	mov	r2, r8
 800f384:	4631      	mov	r1, r6
 800f386:	4628      	mov	r0, r5
 800f388:	47b8      	blx	r7
 800f38a:	3001      	adds	r0, #1
 800f38c:	f43f ae7b 	beq.w	800f086 <_printf_float+0xba>
 800f390:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800f394:	4631      	mov	r1, r6
 800f396:	4628      	mov	r0, r5
 800f398:	47b8      	blx	r7
 800f39a:	3001      	adds	r0, #1
 800f39c:	f108 0801 	add.w	r8, r8, #1
 800f3a0:	f43f ae71 	beq.w	800f086 <_printf_float+0xba>
 800f3a4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f3a6:	2200      	movs	r2, #0
 800f3a8:	f103 3aff 	add.w	sl, r3, #4294967295	; 0xffffffff
 800f3ac:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800f3b0:	2300      	movs	r3, #0
 800f3b2:	f7f1 fbb1 	bl	8000b18 <__aeabi_dcmpeq>
 800f3b6:	b9c8      	cbnz	r0, 800f3ec <_printf_float+0x420>
 800f3b8:	4653      	mov	r3, sl
 800f3ba:	4642      	mov	r2, r8
 800f3bc:	4631      	mov	r1, r6
 800f3be:	4628      	mov	r0, r5
 800f3c0:	47b8      	blx	r7
 800f3c2:	3001      	adds	r0, #1
 800f3c4:	d10e      	bne.n	800f3e4 <_printf_float+0x418>
 800f3c6:	e65e      	b.n	800f086 <_printf_float+0xba>
 800f3c8:	2301      	movs	r3, #1
 800f3ca:	4652      	mov	r2, sl
 800f3cc:	4631      	mov	r1, r6
 800f3ce:	4628      	mov	r0, r5
 800f3d0:	47b8      	blx	r7
 800f3d2:	3001      	adds	r0, #1
 800f3d4:	f43f ae57 	beq.w	800f086 <_printf_float+0xba>
 800f3d8:	f108 0801 	add.w	r8, r8, #1
 800f3dc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f3de:	3b01      	subs	r3, #1
 800f3e0:	4543      	cmp	r3, r8
 800f3e2:	dcf1      	bgt.n	800f3c8 <_printf_float+0x3fc>
 800f3e4:	464b      	mov	r3, r9
 800f3e6:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800f3ea:	e6de      	b.n	800f1aa <_printf_float+0x1de>
 800f3ec:	f04f 0800 	mov.w	r8, #0
 800f3f0:	f104 0a1a 	add.w	sl, r4, #26
 800f3f4:	e7f2      	b.n	800f3dc <_printf_float+0x410>
 800f3f6:	2301      	movs	r3, #1
 800f3f8:	e7df      	b.n	800f3ba <_printf_float+0x3ee>
 800f3fa:	2301      	movs	r3, #1
 800f3fc:	464a      	mov	r2, r9
 800f3fe:	4631      	mov	r1, r6
 800f400:	4628      	mov	r0, r5
 800f402:	47b8      	blx	r7
 800f404:	3001      	adds	r0, #1
 800f406:	f43f ae3e 	beq.w	800f086 <_printf_float+0xba>
 800f40a:	f108 0801 	add.w	r8, r8, #1
 800f40e:	68e3      	ldr	r3, [r4, #12]
 800f410:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800f412:	1a9b      	subs	r3, r3, r2
 800f414:	4543      	cmp	r3, r8
 800f416:	dcf0      	bgt.n	800f3fa <_printf_float+0x42e>
 800f418:	e6fc      	b.n	800f214 <_printf_float+0x248>
 800f41a:	f04f 0800 	mov.w	r8, #0
 800f41e:	f104 0919 	add.w	r9, r4, #25
 800f422:	e7f4      	b.n	800f40e <_printf_float+0x442>
 800f424:	2900      	cmp	r1, #0
 800f426:	f43f ae8b 	beq.w	800f140 <_printf_float+0x174>
 800f42a:	2300      	movs	r3, #0
 800f42c:	e9cd 0302 	strd	r0, r3, [sp, #8]
 800f430:	ab09      	add	r3, sp, #36	; 0x24
 800f432:	9300      	str	r3, [sp, #0]
 800f434:	ec49 8b10 	vmov	d0, r8, r9
 800f438:	6022      	str	r2, [r4, #0]
 800f43a:	f8cd a004 	str.w	sl, [sp, #4]
 800f43e:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800f442:	4628      	mov	r0, r5
 800f444:	f7ff fd2e 	bl	800eea4 <__cvt>
 800f448:	4680      	mov	r8, r0
 800f44a:	e648      	b.n	800f0de <_printf_float+0x112>

0800f44c <_printf_common>:
 800f44c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f450:	4691      	mov	r9, r2
 800f452:	461f      	mov	r7, r3
 800f454:	688a      	ldr	r2, [r1, #8]
 800f456:	690b      	ldr	r3, [r1, #16]
 800f458:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800f45c:	4293      	cmp	r3, r2
 800f45e:	bfb8      	it	lt
 800f460:	4613      	movlt	r3, r2
 800f462:	f8c9 3000 	str.w	r3, [r9]
 800f466:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800f46a:	4606      	mov	r6, r0
 800f46c:	460c      	mov	r4, r1
 800f46e:	b112      	cbz	r2, 800f476 <_printf_common+0x2a>
 800f470:	3301      	adds	r3, #1
 800f472:	f8c9 3000 	str.w	r3, [r9]
 800f476:	6823      	ldr	r3, [r4, #0]
 800f478:	0699      	lsls	r1, r3, #26
 800f47a:	bf42      	ittt	mi
 800f47c:	f8d9 3000 	ldrmi.w	r3, [r9]
 800f480:	3302      	addmi	r3, #2
 800f482:	f8c9 3000 	strmi.w	r3, [r9]
 800f486:	6825      	ldr	r5, [r4, #0]
 800f488:	f015 0506 	ands.w	r5, r5, #6
 800f48c:	d107      	bne.n	800f49e <_printf_common+0x52>
 800f48e:	f104 0a19 	add.w	sl, r4, #25
 800f492:	68e3      	ldr	r3, [r4, #12]
 800f494:	f8d9 2000 	ldr.w	r2, [r9]
 800f498:	1a9b      	subs	r3, r3, r2
 800f49a:	42ab      	cmp	r3, r5
 800f49c:	dc28      	bgt.n	800f4f0 <_printf_common+0xa4>
 800f49e:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800f4a2:	6822      	ldr	r2, [r4, #0]
 800f4a4:	3300      	adds	r3, #0
 800f4a6:	bf18      	it	ne
 800f4a8:	2301      	movne	r3, #1
 800f4aa:	0692      	lsls	r2, r2, #26
 800f4ac:	d42d      	bmi.n	800f50a <_printf_common+0xbe>
 800f4ae:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800f4b2:	4639      	mov	r1, r7
 800f4b4:	4630      	mov	r0, r6
 800f4b6:	47c0      	blx	r8
 800f4b8:	3001      	adds	r0, #1
 800f4ba:	d020      	beq.n	800f4fe <_printf_common+0xb2>
 800f4bc:	6823      	ldr	r3, [r4, #0]
 800f4be:	68e5      	ldr	r5, [r4, #12]
 800f4c0:	f8d9 2000 	ldr.w	r2, [r9]
 800f4c4:	f003 0306 	and.w	r3, r3, #6
 800f4c8:	2b04      	cmp	r3, #4
 800f4ca:	bf08      	it	eq
 800f4cc:	1aad      	subeq	r5, r5, r2
 800f4ce:	68a3      	ldr	r3, [r4, #8]
 800f4d0:	6922      	ldr	r2, [r4, #16]
 800f4d2:	bf0c      	ite	eq
 800f4d4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800f4d8:	2500      	movne	r5, #0
 800f4da:	4293      	cmp	r3, r2
 800f4dc:	bfc4      	itt	gt
 800f4de:	1a9b      	subgt	r3, r3, r2
 800f4e0:	18ed      	addgt	r5, r5, r3
 800f4e2:	f04f 0900 	mov.w	r9, #0
 800f4e6:	341a      	adds	r4, #26
 800f4e8:	454d      	cmp	r5, r9
 800f4ea:	d11a      	bne.n	800f522 <_printf_common+0xd6>
 800f4ec:	2000      	movs	r0, #0
 800f4ee:	e008      	b.n	800f502 <_printf_common+0xb6>
 800f4f0:	2301      	movs	r3, #1
 800f4f2:	4652      	mov	r2, sl
 800f4f4:	4639      	mov	r1, r7
 800f4f6:	4630      	mov	r0, r6
 800f4f8:	47c0      	blx	r8
 800f4fa:	3001      	adds	r0, #1
 800f4fc:	d103      	bne.n	800f506 <_printf_common+0xba>
 800f4fe:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800f502:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f506:	3501      	adds	r5, #1
 800f508:	e7c3      	b.n	800f492 <_printf_common+0x46>
 800f50a:	18e1      	adds	r1, r4, r3
 800f50c:	1c5a      	adds	r2, r3, #1
 800f50e:	2030      	movs	r0, #48	; 0x30
 800f510:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800f514:	4422      	add	r2, r4
 800f516:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800f51a:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800f51e:	3302      	adds	r3, #2
 800f520:	e7c5      	b.n	800f4ae <_printf_common+0x62>
 800f522:	2301      	movs	r3, #1
 800f524:	4622      	mov	r2, r4
 800f526:	4639      	mov	r1, r7
 800f528:	4630      	mov	r0, r6
 800f52a:	47c0      	blx	r8
 800f52c:	3001      	adds	r0, #1
 800f52e:	d0e6      	beq.n	800f4fe <_printf_common+0xb2>
 800f530:	f109 0901 	add.w	r9, r9, #1
 800f534:	e7d8      	b.n	800f4e8 <_printf_common+0x9c>
	...

0800f538 <_printf_i>:
 800f538:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800f53c:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 800f540:	460c      	mov	r4, r1
 800f542:	7e09      	ldrb	r1, [r1, #24]
 800f544:	b085      	sub	sp, #20
 800f546:	296e      	cmp	r1, #110	; 0x6e
 800f548:	4617      	mov	r7, r2
 800f54a:	4606      	mov	r6, r0
 800f54c:	4698      	mov	r8, r3
 800f54e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800f550:	f000 80b3 	beq.w	800f6ba <_printf_i+0x182>
 800f554:	d822      	bhi.n	800f59c <_printf_i+0x64>
 800f556:	2963      	cmp	r1, #99	; 0x63
 800f558:	d036      	beq.n	800f5c8 <_printf_i+0x90>
 800f55a:	d80a      	bhi.n	800f572 <_printf_i+0x3a>
 800f55c:	2900      	cmp	r1, #0
 800f55e:	f000 80b9 	beq.w	800f6d4 <_printf_i+0x19c>
 800f562:	2958      	cmp	r1, #88	; 0x58
 800f564:	f000 8083 	beq.w	800f66e <_printf_i+0x136>
 800f568:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800f56c:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 800f570:	e032      	b.n	800f5d8 <_printf_i+0xa0>
 800f572:	2964      	cmp	r1, #100	; 0x64
 800f574:	d001      	beq.n	800f57a <_printf_i+0x42>
 800f576:	2969      	cmp	r1, #105	; 0x69
 800f578:	d1f6      	bne.n	800f568 <_printf_i+0x30>
 800f57a:	6820      	ldr	r0, [r4, #0]
 800f57c:	6813      	ldr	r3, [r2, #0]
 800f57e:	0605      	lsls	r5, r0, #24
 800f580:	f103 0104 	add.w	r1, r3, #4
 800f584:	d52a      	bpl.n	800f5dc <_printf_i+0xa4>
 800f586:	681b      	ldr	r3, [r3, #0]
 800f588:	6011      	str	r1, [r2, #0]
 800f58a:	2b00      	cmp	r3, #0
 800f58c:	da03      	bge.n	800f596 <_printf_i+0x5e>
 800f58e:	222d      	movs	r2, #45	; 0x2d
 800f590:	425b      	negs	r3, r3
 800f592:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800f596:	486f      	ldr	r0, [pc, #444]	; (800f754 <_printf_i+0x21c>)
 800f598:	220a      	movs	r2, #10
 800f59a:	e039      	b.n	800f610 <_printf_i+0xd8>
 800f59c:	2973      	cmp	r1, #115	; 0x73
 800f59e:	f000 809d 	beq.w	800f6dc <_printf_i+0x1a4>
 800f5a2:	d808      	bhi.n	800f5b6 <_printf_i+0x7e>
 800f5a4:	296f      	cmp	r1, #111	; 0x6f
 800f5a6:	d020      	beq.n	800f5ea <_printf_i+0xb2>
 800f5a8:	2970      	cmp	r1, #112	; 0x70
 800f5aa:	d1dd      	bne.n	800f568 <_printf_i+0x30>
 800f5ac:	6823      	ldr	r3, [r4, #0]
 800f5ae:	f043 0320 	orr.w	r3, r3, #32
 800f5b2:	6023      	str	r3, [r4, #0]
 800f5b4:	e003      	b.n	800f5be <_printf_i+0x86>
 800f5b6:	2975      	cmp	r1, #117	; 0x75
 800f5b8:	d017      	beq.n	800f5ea <_printf_i+0xb2>
 800f5ba:	2978      	cmp	r1, #120	; 0x78
 800f5bc:	d1d4      	bne.n	800f568 <_printf_i+0x30>
 800f5be:	2378      	movs	r3, #120	; 0x78
 800f5c0:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800f5c4:	4864      	ldr	r0, [pc, #400]	; (800f758 <_printf_i+0x220>)
 800f5c6:	e055      	b.n	800f674 <_printf_i+0x13c>
 800f5c8:	6813      	ldr	r3, [r2, #0]
 800f5ca:	1d19      	adds	r1, r3, #4
 800f5cc:	681b      	ldr	r3, [r3, #0]
 800f5ce:	6011      	str	r1, [r2, #0]
 800f5d0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800f5d4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800f5d8:	2301      	movs	r3, #1
 800f5da:	e08c      	b.n	800f6f6 <_printf_i+0x1be>
 800f5dc:	681b      	ldr	r3, [r3, #0]
 800f5de:	6011      	str	r1, [r2, #0]
 800f5e0:	f010 0f40 	tst.w	r0, #64	; 0x40
 800f5e4:	bf18      	it	ne
 800f5e6:	b21b      	sxthne	r3, r3
 800f5e8:	e7cf      	b.n	800f58a <_printf_i+0x52>
 800f5ea:	6813      	ldr	r3, [r2, #0]
 800f5ec:	6825      	ldr	r5, [r4, #0]
 800f5ee:	1d18      	adds	r0, r3, #4
 800f5f0:	6010      	str	r0, [r2, #0]
 800f5f2:	0628      	lsls	r0, r5, #24
 800f5f4:	d501      	bpl.n	800f5fa <_printf_i+0xc2>
 800f5f6:	681b      	ldr	r3, [r3, #0]
 800f5f8:	e002      	b.n	800f600 <_printf_i+0xc8>
 800f5fa:	0668      	lsls	r0, r5, #25
 800f5fc:	d5fb      	bpl.n	800f5f6 <_printf_i+0xbe>
 800f5fe:	881b      	ldrh	r3, [r3, #0]
 800f600:	4854      	ldr	r0, [pc, #336]	; (800f754 <_printf_i+0x21c>)
 800f602:	296f      	cmp	r1, #111	; 0x6f
 800f604:	bf14      	ite	ne
 800f606:	220a      	movne	r2, #10
 800f608:	2208      	moveq	r2, #8
 800f60a:	2100      	movs	r1, #0
 800f60c:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800f610:	6865      	ldr	r5, [r4, #4]
 800f612:	60a5      	str	r5, [r4, #8]
 800f614:	2d00      	cmp	r5, #0
 800f616:	f2c0 8095 	blt.w	800f744 <_printf_i+0x20c>
 800f61a:	6821      	ldr	r1, [r4, #0]
 800f61c:	f021 0104 	bic.w	r1, r1, #4
 800f620:	6021      	str	r1, [r4, #0]
 800f622:	2b00      	cmp	r3, #0
 800f624:	d13d      	bne.n	800f6a2 <_printf_i+0x16a>
 800f626:	2d00      	cmp	r5, #0
 800f628:	f040 808e 	bne.w	800f748 <_printf_i+0x210>
 800f62c:	4665      	mov	r5, ip
 800f62e:	2a08      	cmp	r2, #8
 800f630:	d10b      	bne.n	800f64a <_printf_i+0x112>
 800f632:	6823      	ldr	r3, [r4, #0]
 800f634:	07db      	lsls	r3, r3, #31
 800f636:	d508      	bpl.n	800f64a <_printf_i+0x112>
 800f638:	6923      	ldr	r3, [r4, #16]
 800f63a:	6862      	ldr	r2, [r4, #4]
 800f63c:	429a      	cmp	r2, r3
 800f63e:	bfde      	ittt	le
 800f640:	2330      	movle	r3, #48	; 0x30
 800f642:	f805 3c01 	strble.w	r3, [r5, #-1]
 800f646:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 800f64a:	ebac 0305 	sub.w	r3, ip, r5
 800f64e:	6123      	str	r3, [r4, #16]
 800f650:	f8cd 8000 	str.w	r8, [sp]
 800f654:	463b      	mov	r3, r7
 800f656:	aa03      	add	r2, sp, #12
 800f658:	4621      	mov	r1, r4
 800f65a:	4630      	mov	r0, r6
 800f65c:	f7ff fef6 	bl	800f44c <_printf_common>
 800f660:	3001      	adds	r0, #1
 800f662:	d14d      	bne.n	800f700 <_printf_i+0x1c8>
 800f664:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800f668:	b005      	add	sp, #20
 800f66a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800f66e:	4839      	ldr	r0, [pc, #228]	; (800f754 <_printf_i+0x21c>)
 800f670:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 800f674:	6813      	ldr	r3, [r2, #0]
 800f676:	6821      	ldr	r1, [r4, #0]
 800f678:	1d1d      	adds	r5, r3, #4
 800f67a:	681b      	ldr	r3, [r3, #0]
 800f67c:	6015      	str	r5, [r2, #0]
 800f67e:	060a      	lsls	r2, r1, #24
 800f680:	d50b      	bpl.n	800f69a <_printf_i+0x162>
 800f682:	07ca      	lsls	r2, r1, #31
 800f684:	bf44      	itt	mi
 800f686:	f041 0120 	orrmi.w	r1, r1, #32
 800f68a:	6021      	strmi	r1, [r4, #0]
 800f68c:	b91b      	cbnz	r3, 800f696 <_printf_i+0x15e>
 800f68e:	6822      	ldr	r2, [r4, #0]
 800f690:	f022 0220 	bic.w	r2, r2, #32
 800f694:	6022      	str	r2, [r4, #0]
 800f696:	2210      	movs	r2, #16
 800f698:	e7b7      	b.n	800f60a <_printf_i+0xd2>
 800f69a:	064d      	lsls	r5, r1, #25
 800f69c:	bf48      	it	mi
 800f69e:	b29b      	uxthmi	r3, r3
 800f6a0:	e7ef      	b.n	800f682 <_printf_i+0x14a>
 800f6a2:	4665      	mov	r5, ip
 800f6a4:	fbb3 f1f2 	udiv	r1, r3, r2
 800f6a8:	fb02 3311 	mls	r3, r2, r1, r3
 800f6ac:	5cc3      	ldrb	r3, [r0, r3]
 800f6ae:	f805 3d01 	strb.w	r3, [r5, #-1]!
 800f6b2:	460b      	mov	r3, r1
 800f6b4:	2900      	cmp	r1, #0
 800f6b6:	d1f5      	bne.n	800f6a4 <_printf_i+0x16c>
 800f6b8:	e7b9      	b.n	800f62e <_printf_i+0xf6>
 800f6ba:	6813      	ldr	r3, [r2, #0]
 800f6bc:	6825      	ldr	r5, [r4, #0]
 800f6be:	6961      	ldr	r1, [r4, #20]
 800f6c0:	1d18      	adds	r0, r3, #4
 800f6c2:	6010      	str	r0, [r2, #0]
 800f6c4:	0628      	lsls	r0, r5, #24
 800f6c6:	681b      	ldr	r3, [r3, #0]
 800f6c8:	d501      	bpl.n	800f6ce <_printf_i+0x196>
 800f6ca:	6019      	str	r1, [r3, #0]
 800f6cc:	e002      	b.n	800f6d4 <_printf_i+0x19c>
 800f6ce:	066a      	lsls	r2, r5, #25
 800f6d0:	d5fb      	bpl.n	800f6ca <_printf_i+0x192>
 800f6d2:	8019      	strh	r1, [r3, #0]
 800f6d4:	2300      	movs	r3, #0
 800f6d6:	6123      	str	r3, [r4, #16]
 800f6d8:	4665      	mov	r5, ip
 800f6da:	e7b9      	b.n	800f650 <_printf_i+0x118>
 800f6dc:	6813      	ldr	r3, [r2, #0]
 800f6de:	1d19      	adds	r1, r3, #4
 800f6e0:	6011      	str	r1, [r2, #0]
 800f6e2:	681d      	ldr	r5, [r3, #0]
 800f6e4:	6862      	ldr	r2, [r4, #4]
 800f6e6:	2100      	movs	r1, #0
 800f6e8:	4628      	mov	r0, r5
 800f6ea:	f7f0 fda1 	bl	8000230 <memchr>
 800f6ee:	b108      	cbz	r0, 800f6f4 <_printf_i+0x1bc>
 800f6f0:	1b40      	subs	r0, r0, r5
 800f6f2:	6060      	str	r0, [r4, #4]
 800f6f4:	6863      	ldr	r3, [r4, #4]
 800f6f6:	6123      	str	r3, [r4, #16]
 800f6f8:	2300      	movs	r3, #0
 800f6fa:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800f6fe:	e7a7      	b.n	800f650 <_printf_i+0x118>
 800f700:	6923      	ldr	r3, [r4, #16]
 800f702:	462a      	mov	r2, r5
 800f704:	4639      	mov	r1, r7
 800f706:	4630      	mov	r0, r6
 800f708:	47c0      	blx	r8
 800f70a:	3001      	adds	r0, #1
 800f70c:	d0aa      	beq.n	800f664 <_printf_i+0x12c>
 800f70e:	6823      	ldr	r3, [r4, #0]
 800f710:	079b      	lsls	r3, r3, #30
 800f712:	d413      	bmi.n	800f73c <_printf_i+0x204>
 800f714:	68e0      	ldr	r0, [r4, #12]
 800f716:	9b03      	ldr	r3, [sp, #12]
 800f718:	4298      	cmp	r0, r3
 800f71a:	bfb8      	it	lt
 800f71c:	4618      	movlt	r0, r3
 800f71e:	e7a3      	b.n	800f668 <_printf_i+0x130>
 800f720:	2301      	movs	r3, #1
 800f722:	464a      	mov	r2, r9
 800f724:	4639      	mov	r1, r7
 800f726:	4630      	mov	r0, r6
 800f728:	47c0      	blx	r8
 800f72a:	3001      	adds	r0, #1
 800f72c:	d09a      	beq.n	800f664 <_printf_i+0x12c>
 800f72e:	3501      	adds	r5, #1
 800f730:	68e3      	ldr	r3, [r4, #12]
 800f732:	9a03      	ldr	r2, [sp, #12]
 800f734:	1a9b      	subs	r3, r3, r2
 800f736:	42ab      	cmp	r3, r5
 800f738:	dcf2      	bgt.n	800f720 <_printf_i+0x1e8>
 800f73a:	e7eb      	b.n	800f714 <_printf_i+0x1dc>
 800f73c:	2500      	movs	r5, #0
 800f73e:	f104 0919 	add.w	r9, r4, #25
 800f742:	e7f5      	b.n	800f730 <_printf_i+0x1f8>
 800f744:	2b00      	cmp	r3, #0
 800f746:	d1ac      	bne.n	800f6a2 <_printf_i+0x16a>
 800f748:	7803      	ldrb	r3, [r0, #0]
 800f74a:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800f74e:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800f752:	e76c      	b.n	800f62e <_printf_i+0xf6>
 800f754:	08013ed0 	.word	0x08013ed0
 800f758:	08013ee1 	.word	0x08013ee1

0800f75c <_puts_r>:
 800f75c:	b570      	push	{r4, r5, r6, lr}
 800f75e:	460e      	mov	r6, r1
 800f760:	4605      	mov	r5, r0
 800f762:	b118      	cbz	r0, 800f76c <_puts_r+0x10>
 800f764:	6983      	ldr	r3, [r0, #24]
 800f766:	b90b      	cbnz	r3, 800f76c <_puts_r+0x10>
 800f768:	f001 f896 	bl	8010898 <__sinit>
 800f76c:	69ab      	ldr	r3, [r5, #24]
 800f76e:	68ac      	ldr	r4, [r5, #8]
 800f770:	b913      	cbnz	r3, 800f778 <_puts_r+0x1c>
 800f772:	4628      	mov	r0, r5
 800f774:	f001 f890 	bl	8010898 <__sinit>
 800f778:	4b23      	ldr	r3, [pc, #140]	; (800f808 <_puts_r+0xac>)
 800f77a:	429c      	cmp	r4, r3
 800f77c:	d117      	bne.n	800f7ae <_puts_r+0x52>
 800f77e:	686c      	ldr	r4, [r5, #4]
 800f780:	89a3      	ldrh	r3, [r4, #12]
 800f782:	071b      	lsls	r3, r3, #28
 800f784:	d51d      	bpl.n	800f7c2 <_puts_r+0x66>
 800f786:	6923      	ldr	r3, [r4, #16]
 800f788:	b1db      	cbz	r3, 800f7c2 <_puts_r+0x66>
 800f78a:	3e01      	subs	r6, #1
 800f78c:	68a3      	ldr	r3, [r4, #8]
 800f78e:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800f792:	3b01      	subs	r3, #1
 800f794:	60a3      	str	r3, [r4, #8]
 800f796:	b9e9      	cbnz	r1, 800f7d4 <_puts_r+0x78>
 800f798:	2b00      	cmp	r3, #0
 800f79a:	da2e      	bge.n	800f7fa <_puts_r+0x9e>
 800f79c:	4622      	mov	r2, r4
 800f79e:	210a      	movs	r1, #10
 800f7a0:	4628      	mov	r0, r5
 800f7a2:	f000 f883 	bl	800f8ac <__swbuf_r>
 800f7a6:	3001      	adds	r0, #1
 800f7a8:	d011      	beq.n	800f7ce <_puts_r+0x72>
 800f7aa:	200a      	movs	r0, #10
 800f7ac:	e011      	b.n	800f7d2 <_puts_r+0x76>
 800f7ae:	4b17      	ldr	r3, [pc, #92]	; (800f80c <_puts_r+0xb0>)
 800f7b0:	429c      	cmp	r4, r3
 800f7b2:	d101      	bne.n	800f7b8 <_puts_r+0x5c>
 800f7b4:	68ac      	ldr	r4, [r5, #8]
 800f7b6:	e7e3      	b.n	800f780 <_puts_r+0x24>
 800f7b8:	4b15      	ldr	r3, [pc, #84]	; (800f810 <_puts_r+0xb4>)
 800f7ba:	429c      	cmp	r4, r3
 800f7bc:	bf08      	it	eq
 800f7be:	68ec      	ldreq	r4, [r5, #12]
 800f7c0:	e7de      	b.n	800f780 <_puts_r+0x24>
 800f7c2:	4621      	mov	r1, r4
 800f7c4:	4628      	mov	r0, r5
 800f7c6:	f000 f8c3 	bl	800f950 <__swsetup_r>
 800f7ca:	2800      	cmp	r0, #0
 800f7cc:	d0dd      	beq.n	800f78a <_puts_r+0x2e>
 800f7ce:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800f7d2:	bd70      	pop	{r4, r5, r6, pc}
 800f7d4:	2b00      	cmp	r3, #0
 800f7d6:	da04      	bge.n	800f7e2 <_puts_r+0x86>
 800f7d8:	69a2      	ldr	r2, [r4, #24]
 800f7da:	429a      	cmp	r2, r3
 800f7dc:	dc06      	bgt.n	800f7ec <_puts_r+0x90>
 800f7de:	290a      	cmp	r1, #10
 800f7e0:	d004      	beq.n	800f7ec <_puts_r+0x90>
 800f7e2:	6823      	ldr	r3, [r4, #0]
 800f7e4:	1c5a      	adds	r2, r3, #1
 800f7e6:	6022      	str	r2, [r4, #0]
 800f7e8:	7019      	strb	r1, [r3, #0]
 800f7ea:	e7cf      	b.n	800f78c <_puts_r+0x30>
 800f7ec:	4622      	mov	r2, r4
 800f7ee:	4628      	mov	r0, r5
 800f7f0:	f000 f85c 	bl	800f8ac <__swbuf_r>
 800f7f4:	3001      	adds	r0, #1
 800f7f6:	d1c9      	bne.n	800f78c <_puts_r+0x30>
 800f7f8:	e7e9      	b.n	800f7ce <_puts_r+0x72>
 800f7fa:	6823      	ldr	r3, [r4, #0]
 800f7fc:	200a      	movs	r0, #10
 800f7fe:	1c5a      	adds	r2, r3, #1
 800f800:	6022      	str	r2, [r4, #0]
 800f802:	7018      	strb	r0, [r3, #0]
 800f804:	e7e5      	b.n	800f7d2 <_puts_r+0x76>
 800f806:	bf00      	nop
 800f808:	08013f20 	.word	0x08013f20
 800f80c:	08013f40 	.word	0x08013f40
 800f810:	08013f00 	.word	0x08013f00

0800f814 <puts>:
 800f814:	4b02      	ldr	r3, [pc, #8]	; (800f820 <puts+0xc>)
 800f816:	4601      	mov	r1, r0
 800f818:	6818      	ldr	r0, [r3, #0]
 800f81a:	f7ff bf9f 	b.w	800f75c <_puts_r>
 800f81e:	bf00      	nop
 800f820:	20001cac 	.word	0x20001cac

0800f824 <sniprintf>:
 800f824:	b40c      	push	{r2, r3}
 800f826:	b530      	push	{r4, r5, lr}
 800f828:	4b17      	ldr	r3, [pc, #92]	; (800f888 <sniprintf+0x64>)
 800f82a:	1e0c      	subs	r4, r1, #0
 800f82c:	b09d      	sub	sp, #116	; 0x74
 800f82e:	681d      	ldr	r5, [r3, #0]
 800f830:	da08      	bge.n	800f844 <sniprintf+0x20>
 800f832:	238b      	movs	r3, #139	; 0x8b
 800f834:	602b      	str	r3, [r5, #0]
 800f836:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800f83a:	b01d      	add	sp, #116	; 0x74
 800f83c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800f840:	b002      	add	sp, #8
 800f842:	4770      	bx	lr
 800f844:	f44f 7302 	mov.w	r3, #520	; 0x208
 800f848:	f8ad 3014 	strh.w	r3, [sp, #20]
 800f84c:	bf14      	ite	ne
 800f84e:	f104 33ff 	addne.w	r3, r4, #4294967295	; 0xffffffff
 800f852:	4623      	moveq	r3, r4
 800f854:	9304      	str	r3, [sp, #16]
 800f856:	9307      	str	r3, [sp, #28]
 800f858:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800f85c:	9002      	str	r0, [sp, #8]
 800f85e:	9006      	str	r0, [sp, #24]
 800f860:	f8ad 3016 	strh.w	r3, [sp, #22]
 800f864:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800f866:	ab21      	add	r3, sp, #132	; 0x84
 800f868:	a902      	add	r1, sp, #8
 800f86a:	4628      	mov	r0, r5
 800f86c:	9301      	str	r3, [sp, #4]
 800f86e:	f001 fd0d 	bl	801128c <_svfiprintf_r>
 800f872:	1c43      	adds	r3, r0, #1
 800f874:	bfbc      	itt	lt
 800f876:	238b      	movlt	r3, #139	; 0x8b
 800f878:	602b      	strlt	r3, [r5, #0]
 800f87a:	2c00      	cmp	r4, #0
 800f87c:	d0dd      	beq.n	800f83a <sniprintf+0x16>
 800f87e:	9b02      	ldr	r3, [sp, #8]
 800f880:	2200      	movs	r2, #0
 800f882:	701a      	strb	r2, [r3, #0]
 800f884:	e7d9      	b.n	800f83a <sniprintf+0x16>
 800f886:	bf00      	nop
 800f888:	20001cac 	.word	0x20001cac

0800f88c <strcat>:
 800f88c:	b510      	push	{r4, lr}
 800f88e:	4603      	mov	r3, r0
 800f890:	781a      	ldrb	r2, [r3, #0]
 800f892:	1c5c      	adds	r4, r3, #1
 800f894:	b93a      	cbnz	r2, 800f8a6 <strcat+0x1a>
 800f896:	3b01      	subs	r3, #1
 800f898:	f811 2b01 	ldrb.w	r2, [r1], #1
 800f89c:	f803 2f01 	strb.w	r2, [r3, #1]!
 800f8a0:	2a00      	cmp	r2, #0
 800f8a2:	d1f9      	bne.n	800f898 <strcat+0xc>
 800f8a4:	bd10      	pop	{r4, pc}
 800f8a6:	4623      	mov	r3, r4
 800f8a8:	e7f2      	b.n	800f890 <strcat+0x4>
	...

0800f8ac <__swbuf_r>:
 800f8ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f8ae:	460e      	mov	r6, r1
 800f8b0:	4614      	mov	r4, r2
 800f8b2:	4605      	mov	r5, r0
 800f8b4:	b118      	cbz	r0, 800f8be <__swbuf_r+0x12>
 800f8b6:	6983      	ldr	r3, [r0, #24]
 800f8b8:	b90b      	cbnz	r3, 800f8be <__swbuf_r+0x12>
 800f8ba:	f000 ffed 	bl	8010898 <__sinit>
 800f8be:	4b21      	ldr	r3, [pc, #132]	; (800f944 <__swbuf_r+0x98>)
 800f8c0:	429c      	cmp	r4, r3
 800f8c2:	d12a      	bne.n	800f91a <__swbuf_r+0x6e>
 800f8c4:	686c      	ldr	r4, [r5, #4]
 800f8c6:	69a3      	ldr	r3, [r4, #24]
 800f8c8:	60a3      	str	r3, [r4, #8]
 800f8ca:	89a3      	ldrh	r3, [r4, #12]
 800f8cc:	071a      	lsls	r2, r3, #28
 800f8ce:	d52e      	bpl.n	800f92e <__swbuf_r+0x82>
 800f8d0:	6923      	ldr	r3, [r4, #16]
 800f8d2:	b363      	cbz	r3, 800f92e <__swbuf_r+0x82>
 800f8d4:	6923      	ldr	r3, [r4, #16]
 800f8d6:	6820      	ldr	r0, [r4, #0]
 800f8d8:	1ac0      	subs	r0, r0, r3
 800f8da:	6963      	ldr	r3, [r4, #20]
 800f8dc:	b2f6      	uxtb	r6, r6
 800f8de:	4283      	cmp	r3, r0
 800f8e0:	4637      	mov	r7, r6
 800f8e2:	dc04      	bgt.n	800f8ee <__swbuf_r+0x42>
 800f8e4:	4621      	mov	r1, r4
 800f8e6:	4628      	mov	r0, r5
 800f8e8:	f000 ff6c 	bl	80107c4 <_fflush_r>
 800f8ec:	bb28      	cbnz	r0, 800f93a <__swbuf_r+0x8e>
 800f8ee:	68a3      	ldr	r3, [r4, #8]
 800f8f0:	3b01      	subs	r3, #1
 800f8f2:	60a3      	str	r3, [r4, #8]
 800f8f4:	6823      	ldr	r3, [r4, #0]
 800f8f6:	1c5a      	adds	r2, r3, #1
 800f8f8:	6022      	str	r2, [r4, #0]
 800f8fa:	701e      	strb	r6, [r3, #0]
 800f8fc:	6963      	ldr	r3, [r4, #20]
 800f8fe:	3001      	adds	r0, #1
 800f900:	4283      	cmp	r3, r0
 800f902:	d004      	beq.n	800f90e <__swbuf_r+0x62>
 800f904:	89a3      	ldrh	r3, [r4, #12]
 800f906:	07db      	lsls	r3, r3, #31
 800f908:	d519      	bpl.n	800f93e <__swbuf_r+0x92>
 800f90a:	2e0a      	cmp	r6, #10
 800f90c:	d117      	bne.n	800f93e <__swbuf_r+0x92>
 800f90e:	4621      	mov	r1, r4
 800f910:	4628      	mov	r0, r5
 800f912:	f000 ff57 	bl	80107c4 <_fflush_r>
 800f916:	b190      	cbz	r0, 800f93e <__swbuf_r+0x92>
 800f918:	e00f      	b.n	800f93a <__swbuf_r+0x8e>
 800f91a:	4b0b      	ldr	r3, [pc, #44]	; (800f948 <__swbuf_r+0x9c>)
 800f91c:	429c      	cmp	r4, r3
 800f91e:	d101      	bne.n	800f924 <__swbuf_r+0x78>
 800f920:	68ac      	ldr	r4, [r5, #8]
 800f922:	e7d0      	b.n	800f8c6 <__swbuf_r+0x1a>
 800f924:	4b09      	ldr	r3, [pc, #36]	; (800f94c <__swbuf_r+0xa0>)
 800f926:	429c      	cmp	r4, r3
 800f928:	bf08      	it	eq
 800f92a:	68ec      	ldreq	r4, [r5, #12]
 800f92c:	e7cb      	b.n	800f8c6 <__swbuf_r+0x1a>
 800f92e:	4621      	mov	r1, r4
 800f930:	4628      	mov	r0, r5
 800f932:	f000 f80d 	bl	800f950 <__swsetup_r>
 800f936:	2800      	cmp	r0, #0
 800f938:	d0cc      	beq.n	800f8d4 <__swbuf_r+0x28>
 800f93a:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 800f93e:	4638      	mov	r0, r7
 800f940:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f942:	bf00      	nop
 800f944:	08013f20 	.word	0x08013f20
 800f948:	08013f40 	.word	0x08013f40
 800f94c:	08013f00 	.word	0x08013f00

0800f950 <__swsetup_r>:
 800f950:	4b32      	ldr	r3, [pc, #200]	; (800fa1c <__swsetup_r+0xcc>)
 800f952:	b570      	push	{r4, r5, r6, lr}
 800f954:	681d      	ldr	r5, [r3, #0]
 800f956:	4606      	mov	r6, r0
 800f958:	460c      	mov	r4, r1
 800f95a:	b125      	cbz	r5, 800f966 <__swsetup_r+0x16>
 800f95c:	69ab      	ldr	r3, [r5, #24]
 800f95e:	b913      	cbnz	r3, 800f966 <__swsetup_r+0x16>
 800f960:	4628      	mov	r0, r5
 800f962:	f000 ff99 	bl	8010898 <__sinit>
 800f966:	4b2e      	ldr	r3, [pc, #184]	; (800fa20 <__swsetup_r+0xd0>)
 800f968:	429c      	cmp	r4, r3
 800f96a:	d10f      	bne.n	800f98c <__swsetup_r+0x3c>
 800f96c:	686c      	ldr	r4, [r5, #4]
 800f96e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f972:	b29a      	uxth	r2, r3
 800f974:	0715      	lsls	r5, r2, #28
 800f976:	d42c      	bmi.n	800f9d2 <__swsetup_r+0x82>
 800f978:	06d0      	lsls	r0, r2, #27
 800f97a:	d411      	bmi.n	800f9a0 <__swsetup_r+0x50>
 800f97c:	2209      	movs	r2, #9
 800f97e:	6032      	str	r2, [r6, #0]
 800f980:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800f984:	81a3      	strh	r3, [r4, #12]
 800f986:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800f98a:	e03e      	b.n	800fa0a <__swsetup_r+0xba>
 800f98c:	4b25      	ldr	r3, [pc, #148]	; (800fa24 <__swsetup_r+0xd4>)
 800f98e:	429c      	cmp	r4, r3
 800f990:	d101      	bne.n	800f996 <__swsetup_r+0x46>
 800f992:	68ac      	ldr	r4, [r5, #8]
 800f994:	e7eb      	b.n	800f96e <__swsetup_r+0x1e>
 800f996:	4b24      	ldr	r3, [pc, #144]	; (800fa28 <__swsetup_r+0xd8>)
 800f998:	429c      	cmp	r4, r3
 800f99a:	bf08      	it	eq
 800f99c:	68ec      	ldreq	r4, [r5, #12]
 800f99e:	e7e6      	b.n	800f96e <__swsetup_r+0x1e>
 800f9a0:	0751      	lsls	r1, r2, #29
 800f9a2:	d512      	bpl.n	800f9ca <__swsetup_r+0x7a>
 800f9a4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800f9a6:	b141      	cbz	r1, 800f9ba <__swsetup_r+0x6a>
 800f9a8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800f9ac:	4299      	cmp	r1, r3
 800f9ae:	d002      	beq.n	800f9b6 <__swsetup_r+0x66>
 800f9b0:	4630      	mov	r0, r6
 800f9b2:	f001 fb69 	bl	8011088 <_free_r>
 800f9b6:	2300      	movs	r3, #0
 800f9b8:	6363      	str	r3, [r4, #52]	; 0x34
 800f9ba:	89a3      	ldrh	r3, [r4, #12]
 800f9bc:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800f9c0:	81a3      	strh	r3, [r4, #12]
 800f9c2:	2300      	movs	r3, #0
 800f9c4:	6063      	str	r3, [r4, #4]
 800f9c6:	6923      	ldr	r3, [r4, #16]
 800f9c8:	6023      	str	r3, [r4, #0]
 800f9ca:	89a3      	ldrh	r3, [r4, #12]
 800f9cc:	f043 0308 	orr.w	r3, r3, #8
 800f9d0:	81a3      	strh	r3, [r4, #12]
 800f9d2:	6923      	ldr	r3, [r4, #16]
 800f9d4:	b94b      	cbnz	r3, 800f9ea <__swsetup_r+0x9a>
 800f9d6:	89a3      	ldrh	r3, [r4, #12]
 800f9d8:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800f9dc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800f9e0:	d003      	beq.n	800f9ea <__swsetup_r+0x9a>
 800f9e2:	4621      	mov	r1, r4
 800f9e4:	4630      	mov	r0, r6
 800f9e6:	f001 f813 	bl	8010a10 <__smakebuf_r>
 800f9ea:	89a2      	ldrh	r2, [r4, #12]
 800f9ec:	f012 0301 	ands.w	r3, r2, #1
 800f9f0:	d00c      	beq.n	800fa0c <__swsetup_r+0xbc>
 800f9f2:	2300      	movs	r3, #0
 800f9f4:	60a3      	str	r3, [r4, #8]
 800f9f6:	6963      	ldr	r3, [r4, #20]
 800f9f8:	425b      	negs	r3, r3
 800f9fa:	61a3      	str	r3, [r4, #24]
 800f9fc:	6923      	ldr	r3, [r4, #16]
 800f9fe:	b953      	cbnz	r3, 800fa16 <__swsetup_r+0xc6>
 800fa00:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800fa04:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 800fa08:	d1ba      	bne.n	800f980 <__swsetup_r+0x30>
 800fa0a:	bd70      	pop	{r4, r5, r6, pc}
 800fa0c:	0792      	lsls	r2, r2, #30
 800fa0e:	bf58      	it	pl
 800fa10:	6963      	ldrpl	r3, [r4, #20]
 800fa12:	60a3      	str	r3, [r4, #8]
 800fa14:	e7f2      	b.n	800f9fc <__swsetup_r+0xac>
 800fa16:	2000      	movs	r0, #0
 800fa18:	e7f7      	b.n	800fa0a <__swsetup_r+0xba>
 800fa1a:	bf00      	nop
 800fa1c:	20001cac 	.word	0x20001cac
 800fa20:	08013f20 	.word	0x08013f20
 800fa24:	08013f40 	.word	0x08013f40
 800fa28:	08013f00 	.word	0x08013f00

0800fa2c <quorem>:
 800fa2c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fa30:	6903      	ldr	r3, [r0, #16]
 800fa32:	690c      	ldr	r4, [r1, #16]
 800fa34:	42a3      	cmp	r3, r4
 800fa36:	4680      	mov	r8, r0
 800fa38:	f2c0 8082 	blt.w	800fb40 <quorem+0x114>
 800fa3c:	3c01      	subs	r4, #1
 800fa3e:	f101 0714 	add.w	r7, r1, #20
 800fa42:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 800fa46:	f100 0614 	add.w	r6, r0, #20
 800fa4a:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 800fa4e:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 800fa52:	eb06 030c 	add.w	r3, r6, ip
 800fa56:	3501      	adds	r5, #1
 800fa58:	eb07 090c 	add.w	r9, r7, ip
 800fa5c:	9301      	str	r3, [sp, #4]
 800fa5e:	fbb0 f5f5 	udiv	r5, r0, r5
 800fa62:	b395      	cbz	r5, 800faca <quorem+0x9e>
 800fa64:	f04f 0a00 	mov.w	sl, #0
 800fa68:	4638      	mov	r0, r7
 800fa6a:	46b6      	mov	lr, r6
 800fa6c:	46d3      	mov	fp, sl
 800fa6e:	f850 2b04 	ldr.w	r2, [r0], #4
 800fa72:	b293      	uxth	r3, r2
 800fa74:	fb05 a303 	mla	r3, r5, r3, sl
 800fa78:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800fa7c:	b29b      	uxth	r3, r3
 800fa7e:	ebab 0303 	sub.w	r3, fp, r3
 800fa82:	0c12      	lsrs	r2, r2, #16
 800fa84:	f8de b000 	ldr.w	fp, [lr]
 800fa88:	fb05 a202 	mla	r2, r5, r2, sl
 800fa8c:	fa13 f38b 	uxtah	r3, r3, fp
 800fa90:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 800fa94:	fa1f fb82 	uxth.w	fp, r2
 800fa98:	f8de 2000 	ldr.w	r2, [lr]
 800fa9c:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 800faa0:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800faa4:	b29b      	uxth	r3, r3
 800faa6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800faaa:	4581      	cmp	r9, r0
 800faac:	ea4f 4b22 	mov.w	fp, r2, asr #16
 800fab0:	f84e 3b04 	str.w	r3, [lr], #4
 800fab4:	d2db      	bcs.n	800fa6e <quorem+0x42>
 800fab6:	f856 300c 	ldr.w	r3, [r6, ip]
 800faba:	b933      	cbnz	r3, 800faca <quorem+0x9e>
 800fabc:	9b01      	ldr	r3, [sp, #4]
 800fabe:	3b04      	subs	r3, #4
 800fac0:	429e      	cmp	r6, r3
 800fac2:	461a      	mov	r2, r3
 800fac4:	d330      	bcc.n	800fb28 <quorem+0xfc>
 800fac6:	f8c8 4010 	str.w	r4, [r8, #16]
 800faca:	4640      	mov	r0, r8
 800facc:	f001 fa08 	bl	8010ee0 <__mcmp>
 800fad0:	2800      	cmp	r0, #0
 800fad2:	db25      	blt.n	800fb20 <quorem+0xf4>
 800fad4:	3501      	adds	r5, #1
 800fad6:	4630      	mov	r0, r6
 800fad8:	f04f 0c00 	mov.w	ip, #0
 800fadc:	f857 2b04 	ldr.w	r2, [r7], #4
 800fae0:	f8d0 e000 	ldr.w	lr, [r0]
 800fae4:	b293      	uxth	r3, r2
 800fae6:	ebac 0303 	sub.w	r3, ip, r3
 800faea:	0c12      	lsrs	r2, r2, #16
 800faec:	fa13 f38e 	uxtah	r3, r3, lr
 800faf0:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800faf4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800faf8:	b29b      	uxth	r3, r3
 800fafa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800fafe:	45b9      	cmp	r9, r7
 800fb00:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800fb04:	f840 3b04 	str.w	r3, [r0], #4
 800fb08:	d2e8      	bcs.n	800fadc <quorem+0xb0>
 800fb0a:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 800fb0e:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 800fb12:	b92a      	cbnz	r2, 800fb20 <quorem+0xf4>
 800fb14:	3b04      	subs	r3, #4
 800fb16:	429e      	cmp	r6, r3
 800fb18:	461a      	mov	r2, r3
 800fb1a:	d30b      	bcc.n	800fb34 <quorem+0x108>
 800fb1c:	f8c8 4010 	str.w	r4, [r8, #16]
 800fb20:	4628      	mov	r0, r5
 800fb22:	b003      	add	sp, #12
 800fb24:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fb28:	6812      	ldr	r2, [r2, #0]
 800fb2a:	3b04      	subs	r3, #4
 800fb2c:	2a00      	cmp	r2, #0
 800fb2e:	d1ca      	bne.n	800fac6 <quorem+0x9a>
 800fb30:	3c01      	subs	r4, #1
 800fb32:	e7c5      	b.n	800fac0 <quorem+0x94>
 800fb34:	6812      	ldr	r2, [r2, #0]
 800fb36:	3b04      	subs	r3, #4
 800fb38:	2a00      	cmp	r2, #0
 800fb3a:	d1ef      	bne.n	800fb1c <quorem+0xf0>
 800fb3c:	3c01      	subs	r4, #1
 800fb3e:	e7ea      	b.n	800fb16 <quorem+0xea>
 800fb40:	2000      	movs	r0, #0
 800fb42:	e7ee      	b.n	800fb22 <quorem+0xf6>
 800fb44:	0000      	movs	r0, r0
	...

0800fb48 <_dtoa_r>:
 800fb48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fb4c:	ec57 6b10 	vmov	r6, r7, d0
 800fb50:	b097      	sub	sp, #92	; 0x5c
 800fb52:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800fb54:	9106      	str	r1, [sp, #24]
 800fb56:	4604      	mov	r4, r0
 800fb58:	920b      	str	r2, [sp, #44]	; 0x2c
 800fb5a:	9312      	str	r3, [sp, #72]	; 0x48
 800fb5c:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800fb60:	e9cd 6700 	strd	r6, r7, [sp]
 800fb64:	b93d      	cbnz	r5, 800fb76 <_dtoa_r+0x2e>
 800fb66:	2010      	movs	r0, #16
 800fb68:	f000 ff92 	bl	8010a90 <malloc>
 800fb6c:	6260      	str	r0, [r4, #36]	; 0x24
 800fb6e:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800fb72:	6005      	str	r5, [r0, #0]
 800fb74:	60c5      	str	r5, [r0, #12]
 800fb76:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800fb78:	6819      	ldr	r1, [r3, #0]
 800fb7a:	b151      	cbz	r1, 800fb92 <_dtoa_r+0x4a>
 800fb7c:	685a      	ldr	r2, [r3, #4]
 800fb7e:	604a      	str	r2, [r1, #4]
 800fb80:	2301      	movs	r3, #1
 800fb82:	4093      	lsls	r3, r2
 800fb84:	608b      	str	r3, [r1, #8]
 800fb86:	4620      	mov	r0, r4
 800fb88:	f000 ffc9 	bl	8010b1e <_Bfree>
 800fb8c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800fb8e:	2200      	movs	r2, #0
 800fb90:	601a      	str	r2, [r3, #0]
 800fb92:	1e3b      	subs	r3, r7, #0
 800fb94:	bfbb      	ittet	lt
 800fb96:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800fb9a:	9301      	strlt	r3, [sp, #4]
 800fb9c:	2300      	movge	r3, #0
 800fb9e:	2201      	movlt	r2, #1
 800fba0:	bfac      	ite	ge
 800fba2:	f8c8 3000 	strge.w	r3, [r8]
 800fba6:	f8c8 2000 	strlt.w	r2, [r8]
 800fbaa:	4baf      	ldr	r3, [pc, #700]	; (800fe68 <_dtoa_r+0x320>)
 800fbac:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800fbb0:	ea33 0308 	bics.w	r3, r3, r8
 800fbb4:	d114      	bne.n	800fbe0 <_dtoa_r+0x98>
 800fbb6:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800fbb8:	f242 730f 	movw	r3, #9999	; 0x270f
 800fbbc:	6013      	str	r3, [r2, #0]
 800fbbe:	9b00      	ldr	r3, [sp, #0]
 800fbc0:	b923      	cbnz	r3, 800fbcc <_dtoa_r+0x84>
 800fbc2:	f3c8 0013 	ubfx	r0, r8, #0, #20
 800fbc6:	2800      	cmp	r0, #0
 800fbc8:	f000 8542 	beq.w	8010650 <_dtoa_r+0xb08>
 800fbcc:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800fbce:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 800fe7c <_dtoa_r+0x334>
 800fbd2:	2b00      	cmp	r3, #0
 800fbd4:	f000 8544 	beq.w	8010660 <_dtoa_r+0xb18>
 800fbd8:	f10b 0303 	add.w	r3, fp, #3
 800fbdc:	f000 bd3e 	b.w	801065c <_dtoa_r+0xb14>
 800fbe0:	e9dd 6700 	ldrd	r6, r7, [sp]
 800fbe4:	2200      	movs	r2, #0
 800fbe6:	2300      	movs	r3, #0
 800fbe8:	4630      	mov	r0, r6
 800fbea:	4639      	mov	r1, r7
 800fbec:	f7f0 ff94 	bl	8000b18 <__aeabi_dcmpeq>
 800fbf0:	4681      	mov	r9, r0
 800fbf2:	b168      	cbz	r0, 800fc10 <_dtoa_r+0xc8>
 800fbf4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800fbf6:	2301      	movs	r3, #1
 800fbf8:	6013      	str	r3, [r2, #0]
 800fbfa:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800fbfc:	2b00      	cmp	r3, #0
 800fbfe:	f000 8524 	beq.w	801064a <_dtoa_r+0xb02>
 800fc02:	4b9a      	ldr	r3, [pc, #616]	; (800fe6c <_dtoa_r+0x324>)
 800fc04:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800fc06:	f103 3bff 	add.w	fp, r3, #4294967295	; 0xffffffff
 800fc0a:	6013      	str	r3, [r2, #0]
 800fc0c:	f000 bd28 	b.w	8010660 <_dtoa_r+0xb18>
 800fc10:	aa14      	add	r2, sp, #80	; 0x50
 800fc12:	a915      	add	r1, sp, #84	; 0x54
 800fc14:	ec47 6b10 	vmov	d0, r6, r7
 800fc18:	4620      	mov	r0, r4
 800fc1a:	f001 f9d8 	bl	8010fce <__d2b>
 800fc1e:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800fc22:	9004      	str	r0, [sp, #16]
 800fc24:	2d00      	cmp	r5, #0
 800fc26:	d07c      	beq.n	800fd22 <_dtoa_r+0x1da>
 800fc28:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800fc2c:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 800fc30:	46b2      	mov	sl, r6
 800fc32:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 800fc36:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800fc3a:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 800fc3e:	2200      	movs	r2, #0
 800fc40:	4b8b      	ldr	r3, [pc, #556]	; (800fe70 <_dtoa_r+0x328>)
 800fc42:	4650      	mov	r0, sl
 800fc44:	4659      	mov	r1, fp
 800fc46:	f7f0 fb47 	bl	80002d8 <__aeabi_dsub>
 800fc4a:	a381      	add	r3, pc, #516	; (adr r3, 800fe50 <_dtoa_r+0x308>)
 800fc4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fc50:	f7f0 fcfa 	bl	8000648 <__aeabi_dmul>
 800fc54:	a380      	add	r3, pc, #512	; (adr r3, 800fe58 <_dtoa_r+0x310>)
 800fc56:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fc5a:	f7f0 fb3f 	bl	80002dc <__adddf3>
 800fc5e:	4606      	mov	r6, r0
 800fc60:	4628      	mov	r0, r5
 800fc62:	460f      	mov	r7, r1
 800fc64:	f7f0 fc86 	bl	8000574 <__aeabi_i2d>
 800fc68:	a37d      	add	r3, pc, #500	; (adr r3, 800fe60 <_dtoa_r+0x318>)
 800fc6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fc6e:	f7f0 fceb 	bl	8000648 <__aeabi_dmul>
 800fc72:	4602      	mov	r2, r0
 800fc74:	460b      	mov	r3, r1
 800fc76:	4630      	mov	r0, r6
 800fc78:	4639      	mov	r1, r7
 800fc7a:	f7f0 fb2f 	bl	80002dc <__adddf3>
 800fc7e:	4606      	mov	r6, r0
 800fc80:	460f      	mov	r7, r1
 800fc82:	f7f0 ff91 	bl	8000ba8 <__aeabi_d2iz>
 800fc86:	2200      	movs	r2, #0
 800fc88:	4682      	mov	sl, r0
 800fc8a:	2300      	movs	r3, #0
 800fc8c:	4630      	mov	r0, r6
 800fc8e:	4639      	mov	r1, r7
 800fc90:	f7f0 ff4c 	bl	8000b2c <__aeabi_dcmplt>
 800fc94:	b148      	cbz	r0, 800fcaa <_dtoa_r+0x162>
 800fc96:	4650      	mov	r0, sl
 800fc98:	f7f0 fc6c 	bl	8000574 <__aeabi_i2d>
 800fc9c:	4632      	mov	r2, r6
 800fc9e:	463b      	mov	r3, r7
 800fca0:	f7f0 ff3a 	bl	8000b18 <__aeabi_dcmpeq>
 800fca4:	b908      	cbnz	r0, 800fcaa <_dtoa_r+0x162>
 800fca6:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 800fcaa:	f1ba 0f16 	cmp.w	sl, #22
 800fcae:	d859      	bhi.n	800fd64 <_dtoa_r+0x21c>
 800fcb0:	4970      	ldr	r1, [pc, #448]	; (800fe74 <_dtoa_r+0x32c>)
 800fcb2:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 800fcb6:	e9dd 2300 	ldrd	r2, r3, [sp]
 800fcba:	e9d1 0100 	ldrd	r0, r1, [r1]
 800fcbe:	f7f0 ff53 	bl	8000b68 <__aeabi_dcmpgt>
 800fcc2:	2800      	cmp	r0, #0
 800fcc4:	d050      	beq.n	800fd68 <_dtoa_r+0x220>
 800fcc6:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 800fcca:	2300      	movs	r3, #0
 800fccc:	930f      	str	r3, [sp, #60]	; 0x3c
 800fcce:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800fcd0:	1b5d      	subs	r5, r3, r5
 800fcd2:	f1b5 0801 	subs.w	r8, r5, #1
 800fcd6:	bf49      	itett	mi
 800fcd8:	f1c5 0301 	rsbmi	r3, r5, #1
 800fcdc:	2300      	movpl	r3, #0
 800fcde:	9305      	strmi	r3, [sp, #20]
 800fce0:	f04f 0800 	movmi.w	r8, #0
 800fce4:	bf58      	it	pl
 800fce6:	9305      	strpl	r3, [sp, #20]
 800fce8:	f1ba 0f00 	cmp.w	sl, #0
 800fcec:	db3e      	blt.n	800fd6c <_dtoa_r+0x224>
 800fcee:	2300      	movs	r3, #0
 800fcf0:	44d0      	add	r8, sl
 800fcf2:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 800fcf6:	9307      	str	r3, [sp, #28]
 800fcf8:	9b06      	ldr	r3, [sp, #24]
 800fcfa:	2b09      	cmp	r3, #9
 800fcfc:	f200 8090 	bhi.w	800fe20 <_dtoa_r+0x2d8>
 800fd00:	2b05      	cmp	r3, #5
 800fd02:	bfc4      	itt	gt
 800fd04:	3b04      	subgt	r3, #4
 800fd06:	9306      	strgt	r3, [sp, #24]
 800fd08:	9b06      	ldr	r3, [sp, #24]
 800fd0a:	f1a3 0302 	sub.w	r3, r3, #2
 800fd0e:	bfcc      	ite	gt
 800fd10:	2500      	movgt	r5, #0
 800fd12:	2501      	movle	r5, #1
 800fd14:	2b03      	cmp	r3, #3
 800fd16:	f200 808f 	bhi.w	800fe38 <_dtoa_r+0x2f0>
 800fd1a:	e8df f003 	tbb	[pc, r3]
 800fd1e:	7f7d      	.short	0x7f7d
 800fd20:	7131      	.short	0x7131
 800fd22:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 800fd26:	441d      	add	r5, r3
 800fd28:	f205 4032 	addw	r0, r5, #1074	; 0x432
 800fd2c:	2820      	cmp	r0, #32
 800fd2e:	dd13      	ble.n	800fd58 <_dtoa_r+0x210>
 800fd30:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 800fd34:	9b00      	ldr	r3, [sp, #0]
 800fd36:	fa08 f800 	lsl.w	r8, r8, r0
 800fd3a:	f205 4012 	addw	r0, r5, #1042	; 0x412
 800fd3e:	fa23 f000 	lsr.w	r0, r3, r0
 800fd42:	ea48 0000 	orr.w	r0, r8, r0
 800fd46:	f7f0 fc05 	bl	8000554 <__aeabi_ui2d>
 800fd4a:	2301      	movs	r3, #1
 800fd4c:	4682      	mov	sl, r0
 800fd4e:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 800fd52:	3d01      	subs	r5, #1
 800fd54:	9313      	str	r3, [sp, #76]	; 0x4c
 800fd56:	e772      	b.n	800fc3e <_dtoa_r+0xf6>
 800fd58:	9b00      	ldr	r3, [sp, #0]
 800fd5a:	f1c0 0020 	rsb	r0, r0, #32
 800fd5e:	fa03 f000 	lsl.w	r0, r3, r0
 800fd62:	e7f0      	b.n	800fd46 <_dtoa_r+0x1fe>
 800fd64:	2301      	movs	r3, #1
 800fd66:	e7b1      	b.n	800fccc <_dtoa_r+0x184>
 800fd68:	900f      	str	r0, [sp, #60]	; 0x3c
 800fd6a:	e7b0      	b.n	800fcce <_dtoa_r+0x186>
 800fd6c:	9b05      	ldr	r3, [sp, #20]
 800fd6e:	eba3 030a 	sub.w	r3, r3, sl
 800fd72:	9305      	str	r3, [sp, #20]
 800fd74:	f1ca 0300 	rsb	r3, sl, #0
 800fd78:	9307      	str	r3, [sp, #28]
 800fd7a:	2300      	movs	r3, #0
 800fd7c:	930e      	str	r3, [sp, #56]	; 0x38
 800fd7e:	e7bb      	b.n	800fcf8 <_dtoa_r+0x1b0>
 800fd80:	2301      	movs	r3, #1
 800fd82:	930a      	str	r3, [sp, #40]	; 0x28
 800fd84:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800fd86:	2b00      	cmp	r3, #0
 800fd88:	dd59      	ble.n	800fe3e <_dtoa_r+0x2f6>
 800fd8a:	9302      	str	r3, [sp, #8]
 800fd8c:	4699      	mov	r9, r3
 800fd8e:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800fd90:	2200      	movs	r2, #0
 800fd92:	6072      	str	r2, [r6, #4]
 800fd94:	2204      	movs	r2, #4
 800fd96:	f102 0014 	add.w	r0, r2, #20
 800fd9a:	4298      	cmp	r0, r3
 800fd9c:	6871      	ldr	r1, [r6, #4]
 800fd9e:	d953      	bls.n	800fe48 <_dtoa_r+0x300>
 800fda0:	4620      	mov	r0, r4
 800fda2:	f000 fe88 	bl	8010ab6 <_Balloc>
 800fda6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800fda8:	6030      	str	r0, [r6, #0]
 800fdaa:	f1b9 0f0e 	cmp.w	r9, #14
 800fdae:	f8d3 b000 	ldr.w	fp, [r3]
 800fdb2:	f200 80e6 	bhi.w	800ff82 <_dtoa_r+0x43a>
 800fdb6:	2d00      	cmp	r5, #0
 800fdb8:	f000 80e3 	beq.w	800ff82 <_dtoa_r+0x43a>
 800fdbc:	ed9d 7b00 	vldr	d7, [sp]
 800fdc0:	f1ba 0f00 	cmp.w	sl, #0
 800fdc4:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 800fdc8:	dd74      	ble.n	800feb4 <_dtoa_r+0x36c>
 800fdca:	4a2a      	ldr	r2, [pc, #168]	; (800fe74 <_dtoa_r+0x32c>)
 800fdcc:	f00a 030f 	and.w	r3, sl, #15
 800fdd0:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800fdd4:	ed93 7b00 	vldr	d7, [r3]
 800fdd8:	ea4f 162a 	mov.w	r6, sl, asr #4
 800fddc:	06f0      	lsls	r0, r6, #27
 800fdde:	ed8d 7b08 	vstr	d7, [sp, #32]
 800fde2:	d565      	bpl.n	800feb0 <_dtoa_r+0x368>
 800fde4:	4b24      	ldr	r3, [pc, #144]	; (800fe78 <_dtoa_r+0x330>)
 800fde6:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800fdea:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800fdee:	f7f0 fd55 	bl	800089c <__aeabi_ddiv>
 800fdf2:	e9cd 0100 	strd	r0, r1, [sp]
 800fdf6:	f006 060f 	and.w	r6, r6, #15
 800fdfa:	2503      	movs	r5, #3
 800fdfc:	4f1e      	ldr	r7, [pc, #120]	; (800fe78 <_dtoa_r+0x330>)
 800fdfe:	e04c      	b.n	800fe9a <_dtoa_r+0x352>
 800fe00:	2301      	movs	r3, #1
 800fe02:	930a      	str	r3, [sp, #40]	; 0x28
 800fe04:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800fe06:	4453      	add	r3, sl
 800fe08:	f103 0901 	add.w	r9, r3, #1
 800fe0c:	9302      	str	r3, [sp, #8]
 800fe0e:	464b      	mov	r3, r9
 800fe10:	2b01      	cmp	r3, #1
 800fe12:	bfb8      	it	lt
 800fe14:	2301      	movlt	r3, #1
 800fe16:	e7ba      	b.n	800fd8e <_dtoa_r+0x246>
 800fe18:	2300      	movs	r3, #0
 800fe1a:	e7b2      	b.n	800fd82 <_dtoa_r+0x23a>
 800fe1c:	2300      	movs	r3, #0
 800fe1e:	e7f0      	b.n	800fe02 <_dtoa_r+0x2ba>
 800fe20:	2501      	movs	r5, #1
 800fe22:	2300      	movs	r3, #0
 800fe24:	9306      	str	r3, [sp, #24]
 800fe26:	950a      	str	r5, [sp, #40]	; 0x28
 800fe28:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800fe2c:	9302      	str	r3, [sp, #8]
 800fe2e:	4699      	mov	r9, r3
 800fe30:	2200      	movs	r2, #0
 800fe32:	2312      	movs	r3, #18
 800fe34:	920b      	str	r2, [sp, #44]	; 0x2c
 800fe36:	e7aa      	b.n	800fd8e <_dtoa_r+0x246>
 800fe38:	2301      	movs	r3, #1
 800fe3a:	930a      	str	r3, [sp, #40]	; 0x28
 800fe3c:	e7f4      	b.n	800fe28 <_dtoa_r+0x2e0>
 800fe3e:	2301      	movs	r3, #1
 800fe40:	9302      	str	r3, [sp, #8]
 800fe42:	4699      	mov	r9, r3
 800fe44:	461a      	mov	r2, r3
 800fe46:	e7f5      	b.n	800fe34 <_dtoa_r+0x2ec>
 800fe48:	3101      	adds	r1, #1
 800fe4a:	6071      	str	r1, [r6, #4]
 800fe4c:	0052      	lsls	r2, r2, #1
 800fe4e:	e7a2      	b.n	800fd96 <_dtoa_r+0x24e>
 800fe50:	636f4361 	.word	0x636f4361
 800fe54:	3fd287a7 	.word	0x3fd287a7
 800fe58:	8b60c8b3 	.word	0x8b60c8b3
 800fe5c:	3fc68a28 	.word	0x3fc68a28
 800fe60:	509f79fb 	.word	0x509f79fb
 800fe64:	3fd34413 	.word	0x3fd34413
 800fe68:	7ff00000 	.word	0x7ff00000
 800fe6c:	0801417d 	.word	0x0801417d
 800fe70:	3ff80000 	.word	0x3ff80000
 800fe74:	08013f88 	.word	0x08013f88
 800fe78:	08013f60 	.word	0x08013f60
 800fe7c:	08013efb 	.word	0x08013efb
 800fe80:	07f1      	lsls	r1, r6, #31
 800fe82:	d508      	bpl.n	800fe96 <_dtoa_r+0x34e>
 800fe84:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800fe88:	e9d7 2300 	ldrd	r2, r3, [r7]
 800fe8c:	f7f0 fbdc 	bl	8000648 <__aeabi_dmul>
 800fe90:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800fe94:	3501      	adds	r5, #1
 800fe96:	1076      	asrs	r6, r6, #1
 800fe98:	3708      	adds	r7, #8
 800fe9a:	2e00      	cmp	r6, #0
 800fe9c:	d1f0      	bne.n	800fe80 <_dtoa_r+0x338>
 800fe9e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800fea2:	e9dd 0100 	ldrd	r0, r1, [sp]
 800fea6:	f7f0 fcf9 	bl	800089c <__aeabi_ddiv>
 800feaa:	e9cd 0100 	strd	r0, r1, [sp]
 800feae:	e01a      	b.n	800fee6 <_dtoa_r+0x39e>
 800feb0:	2502      	movs	r5, #2
 800feb2:	e7a3      	b.n	800fdfc <_dtoa_r+0x2b4>
 800feb4:	f000 80a0 	beq.w	800fff8 <_dtoa_r+0x4b0>
 800feb8:	f1ca 0600 	rsb	r6, sl, #0
 800febc:	4b9f      	ldr	r3, [pc, #636]	; (801013c <_dtoa_r+0x5f4>)
 800febe:	4fa0      	ldr	r7, [pc, #640]	; (8010140 <_dtoa_r+0x5f8>)
 800fec0:	f006 020f 	and.w	r2, r6, #15
 800fec4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800fec8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fecc:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800fed0:	f7f0 fbba 	bl	8000648 <__aeabi_dmul>
 800fed4:	e9cd 0100 	strd	r0, r1, [sp]
 800fed8:	1136      	asrs	r6, r6, #4
 800feda:	2300      	movs	r3, #0
 800fedc:	2502      	movs	r5, #2
 800fede:	2e00      	cmp	r6, #0
 800fee0:	d17f      	bne.n	800ffe2 <_dtoa_r+0x49a>
 800fee2:	2b00      	cmp	r3, #0
 800fee4:	d1e1      	bne.n	800feaa <_dtoa_r+0x362>
 800fee6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800fee8:	2b00      	cmp	r3, #0
 800feea:	f000 8087 	beq.w	800fffc <_dtoa_r+0x4b4>
 800feee:	e9dd 6700 	ldrd	r6, r7, [sp]
 800fef2:	2200      	movs	r2, #0
 800fef4:	4b93      	ldr	r3, [pc, #588]	; (8010144 <_dtoa_r+0x5fc>)
 800fef6:	4630      	mov	r0, r6
 800fef8:	4639      	mov	r1, r7
 800fefa:	f7f0 fe17 	bl	8000b2c <__aeabi_dcmplt>
 800fefe:	2800      	cmp	r0, #0
 800ff00:	d07c      	beq.n	800fffc <_dtoa_r+0x4b4>
 800ff02:	f1b9 0f00 	cmp.w	r9, #0
 800ff06:	d079      	beq.n	800fffc <_dtoa_r+0x4b4>
 800ff08:	9b02      	ldr	r3, [sp, #8]
 800ff0a:	2b00      	cmp	r3, #0
 800ff0c:	dd35      	ble.n	800ff7a <_dtoa_r+0x432>
 800ff0e:	f10a 33ff 	add.w	r3, sl, #4294967295	; 0xffffffff
 800ff12:	9308      	str	r3, [sp, #32]
 800ff14:	4639      	mov	r1, r7
 800ff16:	2200      	movs	r2, #0
 800ff18:	4b8b      	ldr	r3, [pc, #556]	; (8010148 <_dtoa_r+0x600>)
 800ff1a:	4630      	mov	r0, r6
 800ff1c:	f7f0 fb94 	bl	8000648 <__aeabi_dmul>
 800ff20:	e9cd 0100 	strd	r0, r1, [sp]
 800ff24:	9f02      	ldr	r7, [sp, #8]
 800ff26:	3501      	adds	r5, #1
 800ff28:	4628      	mov	r0, r5
 800ff2a:	f7f0 fb23 	bl	8000574 <__aeabi_i2d>
 800ff2e:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ff32:	f7f0 fb89 	bl	8000648 <__aeabi_dmul>
 800ff36:	2200      	movs	r2, #0
 800ff38:	4b84      	ldr	r3, [pc, #528]	; (801014c <_dtoa_r+0x604>)
 800ff3a:	f7f0 f9cf 	bl	80002dc <__adddf3>
 800ff3e:	4605      	mov	r5, r0
 800ff40:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 800ff44:	2f00      	cmp	r7, #0
 800ff46:	d15d      	bne.n	8010004 <_dtoa_r+0x4bc>
 800ff48:	2200      	movs	r2, #0
 800ff4a:	4b81      	ldr	r3, [pc, #516]	; (8010150 <_dtoa_r+0x608>)
 800ff4c:	e9dd 0100 	ldrd	r0, r1, [sp]
 800ff50:	f7f0 f9c2 	bl	80002d8 <__aeabi_dsub>
 800ff54:	462a      	mov	r2, r5
 800ff56:	4633      	mov	r3, r6
 800ff58:	e9cd 0100 	strd	r0, r1, [sp]
 800ff5c:	f7f0 fe04 	bl	8000b68 <__aeabi_dcmpgt>
 800ff60:	2800      	cmp	r0, #0
 800ff62:	f040 8288 	bne.w	8010476 <_dtoa_r+0x92e>
 800ff66:	462a      	mov	r2, r5
 800ff68:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800ff6c:	e9dd 0100 	ldrd	r0, r1, [sp]
 800ff70:	f7f0 fddc 	bl	8000b2c <__aeabi_dcmplt>
 800ff74:	2800      	cmp	r0, #0
 800ff76:	f040 827c 	bne.w	8010472 <_dtoa_r+0x92a>
 800ff7a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800ff7e:	e9cd 2300 	strd	r2, r3, [sp]
 800ff82:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800ff84:	2b00      	cmp	r3, #0
 800ff86:	f2c0 8150 	blt.w	801022a <_dtoa_r+0x6e2>
 800ff8a:	f1ba 0f0e 	cmp.w	sl, #14
 800ff8e:	f300 814c 	bgt.w	801022a <_dtoa_r+0x6e2>
 800ff92:	4b6a      	ldr	r3, [pc, #424]	; (801013c <_dtoa_r+0x5f4>)
 800ff94:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800ff98:	ed93 7b00 	vldr	d7, [r3]
 800ff9c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ff9e:	2b00      	cmp	r3, #0
 800ffa0:	ed8d 7b02 	vstr	d7, [sp, #8]
 800ffa4:	f280 80d8 	bge.w	8010158 <_dtoa_r+0x610>
 800ffa8:	f1b9 0f00 	cmp.w	r9, #0
 800ffac:	f300 80d4 	bgt.w	8010158 <_dtoa_r+0x610>
 800ffb0:	f040 825e 	bne.w	8010470 <_dtoa_r+0x928>
 800ffb4:	2200      	movs	r2, #0
 800ffb6:	4b66      	ldr	r3, [pc, #408]	; (8010150 <_dtoa_r+0x608>)
 800ffb8:	ec51 0b17 	vmov	r0, r1, d7
 800ffbc:	f7f0 fb44 	bl	8000648 <__aeabi_dmul>
 800ffc0:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ffc4:	f7f0 fdc6 	bl	8000b54 <__aeabi_dcmpge>
 800ffc8:	464f      	mov	r7, r9
 800ffca:	464e      	mov	r6, r9
 800ffcc:	2800      	cmp	r0, #0
 800ffce:	f040 8234 	bne.w	801043a <_dtoa_r+0x8f2>
 800ffd2:	2331      	movs	r3, #49	; 0x31
 800ffd4:	f10b 0501 	add.w	r5, fp, #1
 800ffd8:	f88b 3000 	strb.w	r3, [fp]
 800ffdc:	f10a 0a01 	add.w	sl, sl, #1
 800ffe0:	e22f      	b.n	8010442 <_dtoa_r+0x8fa>
 800ffe2:	07f2      	lsls	r2, r6, #31
 800ffe4:	d505      	bpl.n	800fff2 <_dtoa_r+0x4aa>
 800ffe6:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ffea:	f7f0 fb2d 	bl	8000648 <__aeabi_dmul>
 800ffee:	3501      	adds	r5, #1
 800fff0:	2301      	movs	r3, #1
 800fff2:	1076      	asrs	r6, r6, #1
 800fff4:	3708      	adds	r7, #8
 800fff6:	e772      	b.n	800fede <_dtoa_r+0x396>
 800fff8:	2502      	movs	r5, #2
 800fffa:	e774      	b.n	800fee6 <_dtoa_r+0x39e>
 800fffc:	f8cd a020 	str.w	sl, [sp, #32]
 8010000:	464f      	mov	r7, r9
 8010002:	e791      	b.n	800ff28 <_dtoa_r+0x3e0>
 8010004:	4b4d      	ldr	r3, [pc, #308]	; (801013c <_dtoa_r+0x5f4>)
 8010006:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 801000a:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 801000e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8010010:	2b00      	cmp	r3, #0
 8010012:	d047      	beq.n	80100a4 <_dtoa_r+0x55c>
 8010014:	4602      	mov	r2, r0
 8010016:	460b      	mov	r3, r1
 8010018:	2000      	movs	r0, #0
 801001a:	494e      	ldr	r1, [pc, #312]	; (8010154 <_dtoa_r+0x60c>)
 801001c:	f7f0 fc3e 	bl	800089c <__aeabi_ddiv>
 8010020:	462a      	mov	r2, r5
 8010022:	4633      	mov	r3, r6
 8010024:	f7f0 f958 	bl	80002d8 <__aeabi_dsub>
 8010028:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 801002c:	465d      	mov	r5, fp
 801002e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8010032:	f7f0 fdb9 	bl	8000ba8 <__aeabi_d2iz>
 8010036:	4606      	mov	r6, r0
 8010038:	f7f0 fa9c 	bl	8000574 <__aeabi_i2d>
 801003c:	4602      	mov	r2, r0
 801003e:	460b      	mov	r3, r1
 8010040:	e9dd 0100 	ldrd	r0, r1, [sp]
 8010044:	f7f0 f948 	bl	80002d8 <__aeabi_dsub>
 8010048:	3630      	adds	r6, #48	; 0x30
 801004a:	f805 6b01 	strb.w	r6, [r5], #1
 801004e:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8010052:	e9cd 0100 	strd	r0, r1, [sp]
 8010056:	f7f0 fd69 	bl	8000b2c <__aeabi_dcmplt>
 801005a:	2800      	cmp	r0, #0
 801005c:	d163      	bne.n	8010126 <_dtoa_r+0x5de>
 801005e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8010062:	2000      	movs	r0, #0
 8010064:	4937      	ldr	r1, [pc, #220]	; (8010144 <_dtoa_r+0x5fc>)
 8010066:	f7f0 f937 	bl	80002d8 <__aeabi_dsub>
 801006a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 801006e:	f7f0 fd5d 	bl	8000b2c <__aeabi_dcmplt>
 8010072:	2800      	cmp	r0, #0
 8010074:	f040 80b7 	bne.w	80101e6 <_dtoa_r+0x69e>
 8010078:	eba5 030b 	sub.w	r3, r5, fp
 801007c:	429f      	cmp	r7, r3
 801007e:	f77f af7c 	ble.w	800ff7a <_dtoa_r+0x432>
 8010082:	2200      	movs	r2, #0
 8010084:	4b30      	ldr	r3, [pc, #192]	; (8010148 <_dtoa_r+0x600>)
 8010086:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 801008a:	f7f0 fadd 	bl	8000648 <__aeabi_dmul>
 801008e:	2200      	movs	r2, #0
 8010090:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8010094:	4b2c      	ldr	r3, [pc, #176]	; (8010148 <_dtoa_r+0x600>)
 8010096:	e9dd 0100 	ldrd	r0, r1, [sp]
 801009a:	f7f0 fad5 	bl	8000648 <__aeabi_dmul>
 801009e:	e9cd 0100 	strd	r0, r1, [sp]
 80100a2:	e7c4      	b.n	801002e <_dtoa_r+0x4e6>
 80100a4:	462a      	mov	r2, r5
 80100a6:	4633      	mov	r3, r6
 80100a8:	f7f0 face 	bl	8000648 <__aeabi_dmul>
 80100ac:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 80100b0:	eb0b 0507 	add.w	r5, fp, r7
 80100b4:	465e      	mov	r6, fp
 80100b6:	e9dd 0100 	ldrd	r0, r1, [sp]
 80100ba:	f7f0 fd75 	bl	8000ba8 <__aeabi_d2iz>
 80100be:	4607      	mov	r7, r0
 80100c0:	f7f0 fa58 	bl	8000574 <__aeabi_i2d>
 80100c4:	3730      	adds	r7, #48	; 0x30
 80100c6:	4602      	mov	r2, r0
 80100c8:	460b      	mov	r3, r1
 80100ca:	e9dd 0100 	ldrd	r0, r1, [sp]
 80100ce:	f7f0 f903 	bl	80002d8 <__aeabi_dsub>
 80100d2:	f806 7b01 	strb.w	r7, [r6], #1
 80100d6:	42ae      	cmp	r6, r5
 80100d8:	e9cd 0100 	strd	r0, r1, [sp]
 80100dc:	f04f 0200 	mov.w	r2, #0
 80100e0:	d126      	bne.n	8010130 <_dtoa_r+0x5e8>
 80100e2:	4b1c      	ldr	r3, [pc, #112]	; (8010154 <_dtoa_r+0x60c>)
 80100e4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80100e8:	f7f0 f8f8 	bl	80002dc <__adddf3>
 80100ec:	4602      	mov	r2, r0
 80100ee:	460b      	mov	r3, r1
 80100f0:	e9dd 0100 	ldrd	r0, r1, [sp]
 80100f4:	f7f0 fd38 	bl	8000b68 <__aeabi_dcmpgt>
 80100f8:	2800      	cmp	r0, #0
 80100fa:	d174      	bne.n	80101e6 <_dtoa_r+0x69e>
 80100fc:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8010100:	2000      	movs	r0, #0
 8010102:	4914      	ldr	r1, [pc, #80]	; (8010154 <_dtoa_r+0x60c>)
 8010104:	f7f0 f8e8 	bl	80002d8 <__aeabi_dsub>
 8010108:	4602      	mov	r2, r0
 801010a:	460b      	mov	r3, r1
 801010c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8010110:	f7f0 fd0c 	bl	8000b2c <__aeabi_dcmplt>
 8010114:	2800      	cmp	r0, #0
 8010116:	f43f af30 	beq.w	800ff7a <_dtoa_r+0x432>
 801011a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 801011e:	2b30      	cmp	r3, #48	; 0x30
 8010120:	f105 32ff 	add.w	r2, r5, #4294967295	; 0xffffffff
 8010124:	d002      	beq.n	801012c <_dtoa_r+0x5e4>
 8010126:	f8dd a020 	ldr.w	sl, [sp, #32]
 801012a:	e04a      	b.n	80101c2 <_dtoa_r+0x67a>
 801012c:	4615      	mov	r5, r2
 801012e:	e7f4      	b.n	801011a <_dtoa_r+0x5d2>
 8010130:	4b05      	ldr	r3, [pc, #20]	; (8010148 <_dtoa_r+0x600>)
 8010132:	f7f0 fa89 	bl	8000648 <__aeabi_dmul>
 8010136:	e9cd 0100 	strd	r0, r1, [sp]
 801013a:	e7bc      	b.n	80100b6 <_dtoa_r+0x56e>
 801013c:	08013f88 	.word	0x08013f88
 8010140:	08013f60 	.word	0x08013f60
 8010144:	3ff00000 	.word	0x3ff00000
 8010148:	40240000 	.word	0x40240000
 801014c:	401c0000 	.word	0x401c0000
 8010150:	40140000 	.word	0x40140000
 8010154:	3fe00000 	.word	0x3fe00000
 8010158:	e9dd 6700 	ldrd	r6, r7, [sp]
 801015c:	465d      	mov	r5, fp
 801015e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8010162:	4630      	mov	r0, r6
 8010164:	4639      	mov	r1, r7
 8010166:	f7f0 fb99 	bl	800089c <__aeabi_ddiv>
 801016a:	f7f0 fd1d 	bl	8000ba8 <__aeabi_d2iz>
 801016e:	4680      	mov	r8, r0
 8010170:	f7f0 fa00 	bl	8000574 <__aeabi_i2d>
 8010174:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8010178:	f7f0 fa66 	bl	8000648 <__aeabi_dmul>
 801017c:	4602      	mov	r2, r0
 801017e:	460b      	mov	r3, r1
 8010180:	4630      	mov	r0, r6
 8010182:	4639      	mov	r1, r7
 8010184:	f108 0630 	add.w	r6, r8, #48	; 0x30
 8010188:	f7f0 f8a6 	bl	80002d8 <__aeabi_dsub>
 801018c:	f805 6b01 	strb.w	r6, [r5], #1
 8010190:	eba5 060b 	sub.w	r6, r5, fp
 8010194:	45b1      	cmp	r9, r6
 8010196:	4602      	mov	r2, r0
 8010198:	460b      	mov	r3, r1
 801019a:	d139      	bne.n	8010210 <_dtoa_r+0x6c8>
 801019c:	f7f0 f89e 	bl	80002dc <__adddf3>
 80101a0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80101a4:	4606      	mov	r6, r0
 80101a6:	460f      	mov	r7, r1
 80101a8:	f7f0 fcde 	bl	8000b68 <__aeabi_dcmpgt>
 80101ac:	b9c8      	cbnz	r0, 80101e2 <_dtoa_r+0x69a>
 80101ae:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80101b2:	4630      	mov	r0, r6
 80101b4:	4639      	mov	r1, r7
 80101b6:	f7f0 fcaf 	bl	8000b18 <__aeabi_dcmpeq>
 80101ba:	b110      	cbz	r0, 80101c2 <_dtoa_r+0x67a>
 80101bc:	f018 0f01 	tst.w	r8, #1
 80101c0:	d10f      	bne.n	80101e2 <_dtoa_r+0x69a>
 80101c2:	9904      	ldr	r1, [sp, #16]
 80101c4:	4620      	mov	r0, r4
 80101c6:	f000 fcaa 	bl	8010b1e <_Bfree>
 80101ca:	2300      	movs	r3, #0
 80101cc:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80101ce:	702b      	strb	r3, [r5, #0]
 80101d0:	f10a 0301 	add.w	r3, sl, #1
 80101d4:	6013      	str	r3, [r2, #0]
 80101d6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80101d8:	2b00      	cmp	r3, #0
 80101da:	f000 8241 	beq.w	8010660 <_dtoa_r+0xb18>
 80101de:	601d      	str	r5, [r3, #0]
 80101e0:	e23e      	b.n	8010660 <_dtoa_r+0xb18>
 80101e2:	f8cd a020 	str.w	sl, [sp, #32]
 80101e6:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 80101ea:	2a39      	cmp	r2, #57	; 0x39
 80101ec:	f105 33ff 	add.w	r3, r5, #4294967295	; 0xffffffff
 80101f0:	d108      	bne.n	8010204 <_dtoa_r+0x6bc>
 80101f2:	459b      	cmp	fp, r3
 80101f4:	d10a      	bne.n	801020c <_dtoa_r+0x6c4>
 80101f6:	9b08      	ldr	r3, [sp, #32]
 80101f8:	3301      	adds	r3, #1
 80101fa:	9308      	str	r3, [sp, #32]
 80101fc:	2330      	movs	r3, #48	; 0x30
 80101fe:	f88b 3000 	strb.w	r3, [fp]
 8010202:	465b      	mov	r3, fp
 8010204:	781a      	ldrb	r2, [r3, #0]
 8010206:	3201      	adds	r2, #1
 8010208:	701a      	strb	r2, [r3, #0]
 801020a:	e78c      	b.n	8010126 <_dtoa_r+0x5de>
 801020c:	461d      	mov	r5, r3
 801020e:	e7ea      	b.n	80101e6 <_dtoa_r+0x69e>
 8010210:	2200      	movs	r2, #0
 8010212:	4b9b      	ldr	r3, [pc, #620]	; (8010480 <_dtoa_r+0x938>)
 8010214:	f7f0 fa18 	bl	8000648 <__aeabi_dmul>
 8010218:	2200      	movs	r2, #0
 801021a:	2300      	movs	r3, #0
 801021c:	4606      	mov	r6, r0
 801021e:	460f      	mov	r7, r1
 8010220:	f7f0 fc7a 	bl	8000b18 <__aeabi_dcmpeq>
 8010224:	2800      	cmp	r0, #0
 8010226:	d09a      	beq.n	801015e <_dtoa_r+0x616>
 8010228:	e7cb      	b.n	80101c2 <_dtoa_r+0x67a>
 801022a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801022c:	2a00      	cmp	r2, #0
 801022e:	f000 808b 	beq.w	8010348 <_dtoa_r+0x800>
 8010232:	9a06      	ldr	r2, [sp, #24]
 8010234:	2a01      	cmp	r2, #1
 8010236:	dc6e      	bgt.n	8010316 <_dtoa_r+0x7ce>
 8010238:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 801023a:	2a00      	cmp	r2, #0
 801023c:	d067      	beq.n	801030e <_dtoa_r+0x7c6>
 801023e:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8010242:	9f07      	ldr	r7, [sp, #28]
 8010244:	9d05      	ldr	r5, [sp, #20]
 8010246:	9a05      	ldr	r2, [sp, #20]
 8010248:	2101      	movs	r1, #1
 801024a:	441a      	add	r2, r3
 801024c:	4620      	mov	r0, r4
 801024e:	9205      	str	r2, [sp, #20]
 8010250:	4498      	add	r8, r3
 8010252:	f000 fd04 	bl	8010c5e <__i2b>
 8010256:	4606      	mov	r6, r0
 8010258:	2d00      	cmp	r5, #0
 801025a:	dd0c      	ble.n	8010276 <_dtoa_r+0x72e>
 801025c:	f1b8 0f00 	cmp.w	r8, #0
 8010260:	dd09      	ble.n	8010276 <_dtoa_r+0x72e>
 8010262:	4545      	cmp	r5, r8
 8010264:	9a05      	ldr	r2, [sp, #20]
 8010266:	462b      	mov	r3, r5
 8010268:	bfa8      	it	ge
 801026a:	4643      	movge	r3, r8
 801026c:	1ad2      	subs	r2, r2, r3
 801026e:	9205      	str	r2, [sp, #20]
 8010270:	1aed      	subs	r5, r5, r3
 8010272:	eba8 0803 	sub.w	r8, r8, r3
 8010276:	9b07      	ldr	r3, [sp, #28]
 8010278:	b1eb      	cbz	r3, 80102b6 <_dtoa_r+0x76e>
 801027a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801027c:	2b00      	cmp	r3, #0
 801027e:	d067      	beq.n	8010350 <_dtoa_r+0x808>
 8010280:	b18f      	cbz	r7, 80102a6 <_dtoa_r+0x75e>
 8010282:	4631      	mov	r1, r6
 8010284:	463a      	mov	r2, r7
 8010286:	4620      	mov	r0, r4
 8010288:	f000 fd88 	bl	8010d9c <__pow5mult>
 801028c:	9a04      	ldr	r2, [sp, #16]
 801028e:	4601      	mov	r1, r0
 8010290:	4606      	mov	r6, r0
 8010292:	4620      	mov	r0, r4
 8010294:	f000 fcec 	bl	8010c70 <__multiply>
 8010298:	9904      	ldr	r1, [sp, #16]
 801029a:	9008      	str	r0, [sp, #32]
 801029c:	4620      	mov	r0, r4
 801029e:	f000 fc3e 	bl	8010b1e <_Bfree>
 80102a2:	9b08      	ldr	r3, [sp, #32]
 80102a4:	9304      	str	r3, [sp, #16]
 80102a6:	9b07      	ldr	r3, [sp, #28]
 80102a8:	1bda      	subs	r2, r3, r7
 80102aa:	d004      	beq.n	80102b6 <_dtoa_r+0x76e>
 80102ac:	9904      	ldr	r1, [sp, #16]
 80102ae:	4620      	mov	r0, r4
 80102b0:	f000 fd74 	bl	8010d9c <__pow5mult>
 80102b4:	9004      	str	r0, [sp, #16]
 80102b6:	2101      	movs	r1, #1
 80102b8:	4620      	mov	r0, r4
 80102ba:	f000 fcd0 	bl	8010c5e <__i2b>
 80102be:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80102c0:	4607      	mov	r7, r0
 80102c2:	2b00      	cmp	r3, #0
 80102c4:	f000 81d0 	beq.w	8010668 <_dtoa_r+0xb20>
 80102c8:	461a      	mov	r2, r3
 80102ca:	4601      	mov	r1, r0
 80102cc:	4620      	mov	r0, r4
 80102ce:	f000 fd65 	bl	8010d9c <__pow5mult>
 80102d2:	9b06      	ldr	r3, [sp, #24]
 80102d4:	2b01      	cmp	r3, #1
 80102d6:	4607      	mov	r7, r0
 80102d8:	dc40      	bgt.n	801035c <_dtoa_r+0x814>
 80102da:	9b00      	ldr	r3, [sp, #0]
 80102dc:	2b00      	cmp	r3, #0
 80102de:	d139      	bne.n	8010354 <_dtoa_r+0x80c>
 80102e0:	9b01      	ldr	r3, [sp, #4]
 80102e2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80102e6:	2b00      	cmp	r3, #0
 80102e8:	d136      	bne.n	8010358 <_dtoa_r+0x810>
 80102ea:	9b01      	ldr	r3, [sp, #4]
 80102ec:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80102f0:	0d1b      	lsrs	r3, r3, #20
 80102f2:	051b      	lsls	r3, r3, #20
 80102f4:	b12b      	cbz	r3, 8010302 <_dtoa_r+0x7ba>
 80102f6:	9b05      	ldr	r3, [sp, #20]
 80102f8:	3301      	adds	r3, #1
 80102fa:	9305      	str	r3, [sp, #20]
 80102fc:	f108 0801 	add.w	r8, r8, #1
 8010300:	2301      	movs	r3, #1
 8010302:	9307      	str	r3, [sp, #28]
 8010304:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8010306:	2b00      	cmp	r3, #0
 8010308:	d12a      	bne.n	8010360 <_dtoa_r+0x818>
 801030a:	2001      	movs	r0, #1
 801030c:	e030      	b.n	8010370 <_dtoa_r+0x828>
 801030e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8010310:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8010314:	e795      	b.n	8010242 <_dtoa_r+0x6fa>
 8010316:	9b07      	ldr	r3, [sp, #28]
 8010318:	f109 37ff 	add.w	r7, r9, #4294967295	; 0xffffffff
 801031c:	42bb      	cmp	r3, r7
 801031e:	bfbf      	itttt	lt
 8010320:	9b07      	ldrlt	r3, [sp, #28]
 8010322:	9707      	strlt	r7, [sp, #28]
 8010324:	1afa      	sublt	r2, r7, r3
 8010326:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8010328:	bfbb      	ittet	lt
 801032a:	189b      	addlt	r3, r3, r2
 801032c:	930e      	strlt	r3, [sp, #56]	; 0x38
 801032e:	1bdf      	subge	r7, r3, r7
 8010330:	2700      	movlt	r7, #0
 8010332:	f1b9 0f00 	cmp.w	r9, #0
 8010336:	bfb5      	itete	lt
 8010338:	9b05      	ldrlt	r3, [sp, #20]
 801033a:	9d05      	ldrge	r5, [sp, #20]
 801033c:	eba3 0509 	sublt.w	r5, r3, r9
 8010340:	464b      	movge	r3, r9
 8010342:	bfb8      	it	lt
 8010344:	2300      	movlt	r3, #0
 8010346:	e77e      	b.n	8010246 <_dtoa_r+0x6fe>
 8010348:	9f07      	ldr	r7, [sp, #28]
 801034a:	9d05      	ldr	r5, [sp, #20]
 801034c:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 801034e:	e783      	b.n	8010258 <_dtoa_r+0x710>
 8010350:	9a07      	ldr	r2, [sp, #28]
 8010352:	e7ab      	b.n	80102ac <_dtoa_r+0x764>
 8010354:	2300      	movs	r3, #0
 8010356:	e7d4      	b.n	8010302 <_dtoa_r+0x7ba>
 8010358:	9b00      	ldr	r3, [sp, #0]
 801035a:	e7d2      	b.n	8010302 <_dtoa_r+0x7ba>
 801035c:	2300      	movs	r3, #0
 801035e:	9307      	str	r3, [sp, #28]
 8010360:	693b      	ldr	r3, [r7, #16]
 8010362:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 8010366:	6918      	ldr	r0, [r3, #16]
 8010368:	f000 fc2b 	bl	8010bc2 <__hi0bits>
 801036c:	f1c0 0020 	rsb	r0, r0, #32
 8010370:	4440      	add	r0, r8
 8010372:	f010 001f 	ands.w	r0, r0, #31
 8010376:	d047      	beq.n	8010408 <_dtoa_r+0x8c0>
 8010378:	f1c0 0320 	rsb	r3, r0, #32
 801037c:	2b04      	cmp	r3, #4
 801037e:	dd3b      	ble.n	80103f8 <_dtoa_r+0x8b0>
 8010380:	9b05      	ldr	r3, [sp, #20]
 8010382:	f1c0 001c 	rsb	r0, r0, #28
 8010386:	4403      	add	r3, r0
 8010388:	9305      	str	r3, [sp, #20]
 801038a:	4405      	add	r5, r0
 801038c:	4480      	add	r8, r0
 801038e:	9b05      	ldr	r3, [sp, #20]
 8010390:	2b00      	cmp	r3, #0
 8010392:	dd05      	ble.n	80103a0 <_dtoa_r+0x858>
 8010394:	461a      	mov	r2, r3
 8010396:	9904      	ldr	r1, [sp, #16]
 8010398:	4620      	mov	r0, r4
 801039a:	f000 fd4d 	bl	8010e38 <__lshift>
 801039e:	9004      	str	r0, [sp, #16]
 80103a0:	f1b8 0f00 	cmp.w	r8, #0
 80103a4:	dd05      	ble.n	80103b2 <_dtoa_r+0x86a>
 80103a6:	4639      	mov	r1, r7
 80103a8:	4642      	mov	r2, r8
 80103aa:	4620      	mov	r0, r4
 80103ac:	f000 fd44 	bl	8010e38 <__lshift>
 80103b0:	4607      	mov	r7, r0
 80103b2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80103b4:	b353      	cbz	r3, 801040c <_dtoa_r+0x8c4>
 80103b6:	4639      	mov	r1, r7
 80103b8:	9804      	ldr	r0, [sp, #16]
 80103ba:	f000 fd91 	bl	8010ee0 <__mcmp>
 80103be:	2800      	cmp	r0, #0
 80103c0:	da24      	bge.n	801040c <_dtoa_r+0x8c4>
 80103c2:	2300      	movs	r3, #0
 80103c4:	220a      	movs	r2, #10
 80103c6:	9904      	ldr	r1, [sp, #16]
 80103c8:	4620      	mov	r0, r4
 80103ca:	f000 fbbf 	bl	8010b4c <__multadd>
 80103ce:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80103d0:	9004      	str	r0, [sp, #16]
 80103d2:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 80103d6:	2b00      	cmp	r3, #0
 80103d8:	f000 814d 	beq.w	8010676 <_dtoa_r+0xb2e>
 80103dc:	2300      	movs	r3, #0
 80103de:	4631      	mov	r1, r6
 80103e0:	220a      	movs	r2, #10
 80103e2:	4620      	mov	r0, r4
 80103e4:	f000 fbb2 	bl	8010b4c <__multadd>
 80103e8:	9b02      	ldr	r3, [sp, #8]
 80103ea:	2b00      	cmp	r3, #0
 80103ec:	4606      	mov	r6, r0
 80103ee:	dc4f      	bgt.n	8010490 <_dtoa_r+0x948>
 80103f0:	9b06      	ldr	r3, [sp, #24]
 80103f2:	2b02      	cmp	r3, #2
 80103f4:	dd4c      	ble.n	8010490 <_dtoa_r+0x948>
 80103f6:	e011      	b.n	801041c <_dtoa_r+0x8d4>
 80103f8:	d0c9      	beq.n	801038e <_dtoa_r+0x846>
 80103fa:	9a05      	ldr	r2, [sp, #20]
 80103fc:	331c      	adds	r3, #28
 80103fe:	441a      	add	r2, r3
 8010400:	9205      	str	r2, [sp, #20]
 8010402:	441d      	add	r5, r3
 8010404:	4498      	add	r8, r3
 8010406:	e7c2      	b.n	801038e <_dtoa_r+0x846>
 8010408:	4603      	mov	r3, r0
 801040a:	e7f6      	b.n	80103fa <_dtoa_r+0x8b2>
 801040c:	f1b9 0f00 	cmp.w	r9, #0
 8010410:	dc38      	bgt.n	8010484 <_dtoa_r+0x93c>
 8010412:	9b06      	ldr	r3, [sp, #24]
 8010414:	2b02      	cmp	r3, #2
 8010416:	dd35      	ble.n	8010484 <_dtoa_r+0x93c>
 8010418:	f8cd 9008 	str.w	r9, [sp, #8]
 801041c:	9b02      	ldr	r3, [sp, #8]
 801041e:	b963      	cbnz	r3, 801043a <_dtoa_r+0x8f2>
 8010420:	4639      	mov	r1, r7
 8010422:	2205      	movs	r2, #5
 8010424:	4620      	mov	r0, r4
 8010426:	f000 fb91 	bl	8010b4c <__multadd>
 801042a:	4601      	mov	r1, r0
 801042c:	4607      	mov	r7, r0
 801042e:	9804      	ldr	r0, [sp, #16]
 8010430:	f000 fd56 	bl	8010ee0 <__mcmp>
 8010434:	2800      	cmp	r0, #0
 8010436:	f73f adcc 	bgt.w	800ffd2 <_dtoa_r+0x48a>
 801043a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801043c:	465d      	mov	r5, fp
 801043e:	ea6f 0a03 	mvn.w	sl, r3
 8010442:	f04f 0900 	mov.w	r9, #0
 8010446:	4639      	mov	r1, r7
 8010448:	4620      	mov	r0, r4
 801044a:	f000 fb68 	bl	8010b1e <_Bfree>
 801044e:	2e00      	cmp	r6, #0
 8010450:	f43f aeb7 	beq.w	80101c2 <_dtoa_r+0x67a>
 8010454:	f1b9 0f00 	cmp.w	r9, #0
 8010458:	d005      	beq.n	8010466 <_dtoa_r+0x91e>
 801045a:	45b1      	cmp	r9, r6
 801045c:	d003      	beq.n	8010466 <_dtoa_r+0x91e>
 801045e:	4649      	mov	r1, r9
 8010460:	4620      	mov	r0, r4
 8010462:	f000 fb5c 	bl	8010b1e <_Bfree>
 8010466:	4631      	mov	r1, r6
 8010468:	4620      	mov	r0, r4
 801046a:	f000 fb58 	bl	8010b1e <_Bfree>
 801046e:	e6a8      	b.n	80101c2 <_dtoa_r+0x67a>
 8010470:	2700      	movs	r7, #0
 8010472:	463e      	mov	r6, r7
 8010474:	e7e1      	b.n	801043a <_dtoa_r+0x8f2>
 8010476:	f8dd a020 	ldr.w	sl, [sp, #32]
 801047a:	463e      	mov	r6, r7
 801047c:	e5a9      	b.n	800ffd2 <_dtoa_r+0x48a>
 801047e:	bf00      	nop
 8010480:	40240000 	.word	0x40240000
 8010484:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8010486:	f8cd 9008 	str.w	r9, [sp, #8]
 801048a:	2b00      	cmp	r3, #0
 801048c:	f000 80fa 	beq.w	8010684 <_dtoa_r+0xb3c>
 8010490:	2d00      	cmp	r5, #0
 8010492:	dd05      	ble.n	80104a0 <_dtoa_r+0x958>
 8010494:	4631      	mov	r1, r6
 8010496:	462a      	mov	r2, r5
 8010498:	4620      	mov	r0, r4
 801049a:	f000 fccd 	bl	8010e38 <__lshift>
 801049e:	4606      	mov	r6, r0
 80104a0:	9b07      	ldr	r3, [sp, #28]
 80104a2:	2b00      	cmp	r3, #0
 80104a4:	d04c      	beq.n	8010540 <_dtoa_r+0x9f8>
 80104a6:	6871      	ldr	r1, [r6, #4]
 80104a8:	4620      	mov	r0, r4
 80104aa:	f000 fb04 	bl	8010ab6 <_Balloc>
 80104ae:	6932      	ldr	r2, [r6, #16]
 80104b0:	3202      	adds	r2, #2
 80104b2:	4605      	mov	r5, r0
 80104b4:	0092      	lsls	r2, r2, #2
 80104b6:	f106 010c 	add.w	r1, r6, #12
 80104ba:	300c      	adds	r0, #12
 80104bc:	f000 faf0 	bl	8010aa0 <memcpy>
 80104c0:	2201      	movs	r2, #1
 80104c2:	4629      	mov	r1, r5
 80104c4:	4620      	mov	r0, r4
 80104c6:	f000 fcb7 	bl	8010e38 <__lshift>
 80104ca:	9b00      	ldr	r3, [sp, #0]
 80104cc:	f8cd b014 	str.w	fp, [sp, #20]
 80104d0:	f003 0301 	and.w	r3, r3, #1
 80104d4:	46b1      	mov	r9, r6
 80104d6:	9307      	str	r3, [sp, #28]
 80104d8:	4606      	mov	r6, r0
 80104da:	4639      	mov	r1, r7
 80104dc:	9804      	ldr	r0, [sp, #16]
 80104de:	f7ff faa5 	bl	800fa2c <quorem>
 80104e2:	4649      	mov	r1, r9
 80104e4:	4605      	mov	r5, r0
 80104e6:	f100 0830 	add.w	r8, r0, #48	; 0x30
 80104ea:	9804      	ldr	r0, [sp, #16]
 80104ec:	f000 fcf8 	bl	8010ee0 <__mcmp>
 80104f0:	4632      	mov	r2, r6
 80104f2:	9000      	str	r0, [sp, #0]
 80104f4:	4639      	mov	r1, r7
 80104f6:	4620      	mov	r0, r4
 80104f8:	f000 fd0c 	bl	8010f14 <__mdiff>
 80104fc:	68c3      	ldr	r3, [r0, #12]
 80104fe:	4602      	mov	r2, r0
 8010500:	bb03      	cbnz	r3, 8010544 <_dtoa_r+0x9fc>
 8010502:	4601      	mov	r1, r0
 8010504:	9008      	str	r0, [sp, #32]
 8010506:	9804      	ldr	r0, [sp, #16]
 8010508:	f000 fcea 	bl	8010ee0 <__mcmp>
 801050c:	9a08      	ldr	r2, [sp, #32]
 801050e:	4603      	mov	r3, r0
 8010510:	4611      	mov	r1, r2
 8010512:	4620      	mov	r0, r4
 8010514:	9308      	str	r3, [sp, #32]
 8010516:	f000 fb02 	bl	8010b1e <_Bfree>
 801051a:	9b08      	ldr	r3, [sp, #32]
 801051c:	b9a3      	cbnz	r3, 8010548 <_dtoa_r+0xa00>
 801051e:	9a06      	ldr	r2, [sp, #24]
 8010520:	b992      	cbnz	r2, 8010548 <_dtoa_r+0xa00>
 8010522:	9a07      	ldr	r2, [sp, #28]
 8010524:	b982      	cbnz	r2, 8010548 <_dtoa_r+0xa00>
 8010526:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 801052a:	d029      	beq.n	8010580 <_dtoa_r+0xa38>
 801052c:	9b00      	ldr	r3, [sp, #0]
 801052e:	2b00      	cmp	r3, #0
 8010530:	dd01      	ble.n	8010536 <_dtoa_r+0x9ee>
 8010532:	f105 0831 	add.w	r8, r5, #49	; 0x31
 8010536:	9b05      	ldr	r3, [sp, #20]
 8010538:	1c5d      	adds	r5, r3, #1
 801053a:	f883 8000 	strb.w	r8, [r3]
 801053e:	e782      	b.n	8010446 <_dtoa_r+0x8fe>
 8010540:	4630      	mov	r0, r6
 8010542:	e7c2      	b.n	80104ca <_dtoa_r+0x982>
 8010544:	2301      	movs	r3, #1
 8010546:	e7e3      	b.n	8010510 <_dtoa_r+0x9c8>
 8010548:	9a00      	ldr	r2, [sp, #0]
 801054a:	2a00      	cmp	r2, #0
 801054c:	db04      	blt.n	8010558 <_dtoa_r+0xa10>
 801054e:	d125      	bne.n	801059c <_dtoa_r+0xa54>
 8010550:	9a06      	ldr	r2, [sp, #24]
 8010552:	bb1a      	cbnz	r2, 801059c <_dtoa_r+0xa54>
 8010554:	9a07      	ldr	r2, [sp, #28]
 8010556:	bb0a      	cbnz	r2, 801059c <_dtoa_r+0xa54>
 8010558:	2b00      	cmp	r3, #0
 801055a:	ddec      	ble.n	8010536 <_dtoa_r+0x9ee>
 801055c:	2201      	movs	r2, #1
 801055e:	9904      	ldr	r1, [sp, #16]
 8010560:	4620      	mov	r0, r4
 8010562:	f000 fc69 	bl	8010e38 <__lshift>
 8010566:	4639      	mov	r1, r7
 8010568:	9004      	str	r0, [sp, #16]
 801056a:	f000 fcb9 	bl	8010ee0 <__mcmp>
 801056e:	2800      	cmp	r0, #0
 8010570:	dc03      	bgt.n	801057a <_dtoa_r+0xa32>
 8010572:	d1e0      	bne.n	8010536 <_dtoa_r+0x9ee>
 8010574:	f018 0f01 	tst.w	r8, #1
 8010578:	d0dd      	beq.n	8010536 <_dtoa_r+0x9ee>
 801057a:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 801057e:	d1d8      	bne.n	8010532 <_dtoa_r+0x9ea>
 8010580:	9b05      	ldr	r3, [sp, #20]
 8010582:	9a05      	ldr	r2, [sp, #20]
 8010584:	1c5d      	adds	r5, r3, #1
 8010586:	2339      	movs	r3, #57	; 0x39
 8010588:	7013      	strb	r3, [r2, #0]
 801058a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 801058e:	2b39      	cmp	r3, #57	; 0x39
 8010590:	f105 32ff 	add.w	r2, r5, #4294967295	; 0xffffffff
 8010594:	d04f      	beq.n	8010636 <_dtoa_r+0xaee>
 8010596:	3301      	adds	r3, #1
 8010598:	7013      	strb	r3, [r2, #0]
 801059a:	e754      	b.n	8010446 <_dtoa_r+0x8fe>
 801059c:	9a05      	ldr	r2, [sp, #20]
 801059e:	2b00      	cmp	r3, #0
 80105a0:	f102 0501 	add.w	r5, r2, #1
 80105a4:	dd06      	ble.n	80105b4 <_dtoa_r+0xa6c>
 80105a6:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 80105aa:	d0e9      	beq.n	8010580 <_dtoa_r+0xa38>
 80105ac:	f108 0801 	add.w	r8, r8, #1
 80105b0:	9b05      	ldr	r3, [sp, #20]
 80105b2:	e7c2      	b.n	801053a <_dtoa_r+0x9f2>
 80105b4:	9a02      	ldr	r2, [sp, #8]
 80105b6:	f805 8c01 	strb.w	r8, [r5, #-1]
 80105ba:	eba5 030b 	sub.w	r3, r5, fp
 80105be:	4293      	cmp	r3, r2
 80105c0:	d021      	beq.n	8010606 <_dtoa_r+0xabe>
 80105c2:	2300      	movs	r3, #0
 80105c4:	220a      	movs	r2, #10
 80105c6:	9904      	ldr	r1, [sp, #16]
 80105c8:	4620      	mov	r0, r4
 80105ca:	f000 fabf 	bl	8010b4c <__multadd>
 80105ce:	45b1      	cmp	r9, r6
 80105d0:	9004      	str	r0, [sp, #16]
 80105d2:	f04f 0300 	mov.w	r3, #0
 80105d6:	f04f 020a 	mov.w	r2, #10
 80105da:	4649      	mov	r1, r9
 80105dc:	4620      	mov	r0, r4
 80105de:	d105      	bne.n	80105ec <_dtoa_r+0xaa4>
 80105e0:	f000 fab4 	bl	8010b4c <__multadd>
 80105e4:	4681      	mov	r9, r0
 80105e6:	4606      	mov	r6, r0
 80105e8:	9505      	str	r5, [sp, #20]
 80105ea:	e776      	b.n	80104da <_dtoa_r+0x992>
 80105ec:	f000 faae 	bl	8010b4c <__multadd>
 80105f0:	4631      	mov	r1, r6
 80105f2:	4681      	mov	r9, r0
 80105f4:	2300      	movs	r3, #0
 80105f6:	220a      	movs	r2, #10
 80105f8:	4620      	mov	r0, r4
 80105fa:	f000 faa7 	bl	8010b4c <__multadd>
 80105fe:	4606      	mov	r6, r0
 8010600:	e7f2      	b.n	80105e8 <_dtoa_r+0xaa0>
 8010602:	f04f 0900 	mov.w	r9, #0
 8010606:	2201      	movs	r2, #1
 8010608:	9904      	ldr	r1, [sp, #16]
 801060a:	4620      	mov	r0, r4
 801060c:	f000 fc14 	bl	8010e38 <__lshift>
 8010610:	4639      	mov	r1, r7
 8010612:	9004      	str	r0, [sp, #16]
 8010614:	f000 fc64 	bl	8010ee0 <__mcmp>
 8010618:	2800      	cmp	r0, #0
 801061a:	dcb6      	bgt.n	801058a <_dtoa_r+0xa42>
 801061c:	d102      	bne.n	8010624 <_dtoa_r+0xadc>
 801061e:	f018 0f01 	tst.w	r8, #1
 8010622:	d1b2      	bne.n	801058a <_dtoa_r+0xa42>
 8010624:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8010628:	2b30      	cmp	r3, #48	; 0x30
 801062a:	f105 32ff 	add.w	r2, r5, #4294967295	; 0xffffffff
 801062e:	f47f af0a 	bne.w	8010446 <_dtoa_r+0x8fe>
 8010632:	4615      	mov	r5, r2
 8010634:	e7f6      	b.n	8010624 <_dtoa_r+0xadc>
 8010636:	4593      	cmp	fp, r2
 8010638:	d105      	bne.n	8010646 <_dtoa_r+0xafe>
 801063a:	2331      	movs	r3, #49	; 0x31
 801063c:	f10a 0a01 	add.w	sl, sl, #1
 8010640:	f88b 3000 	strb.w	r3, [fp]
 8010644:	e6ff      	b.n	8010446 <_dtoa_r+0x8fe>
 8010646:	4615      	mov	r5, r2
 8010648:	e79f      	b.n	801058a <_dtoa_r+0xa42>
 801064a:	f8df b064 	ldr.w	fp, [pc, #100]	; 80106b0 <_dtoa_r+0xb68>
 801064e:	e007      	b.n	8010660 <_dtoa_r+0xb18>
 8010650:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8010652:	f8df b060 	ldr.w	fp, [pc, #96]	; 80106b4 <_dtoa_r+0xb6c>
 8010656:	b11b      	cbz	r3, 8010660 <_dtoa_r+0xb18>
 8010658:	f10b 0308 	add.w	r3, fp, #8
 801065c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 801065e:	6013      	str	r3, [r2, #0]
 8010660:	4658      	mov	r0, fp
 8010662:	b017      	add	sp, #92	; 0x5c
 8010664:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010668:	9b06      	ldr	r3, [sp, #24]
 801066a:	2b01      	cmp	r3, #1
 801066c:	f77f ae35 	ble.w	80102da <_dtoa_r+0x792>
 8010670:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8010672:	9307      	str	r3, [sp, #28]
 8010674:	e649      	b.n	801030a <_dtoa_r+0x7c2>
 8010676:	9b02      	ldr	r3, [sp, #8]
 8010678:	2b00      	cmp	r3, #0
 801067a:	dc03      	bgt.n	8010684 <_dtoa_r+0xb3c>
 801067c:	9b06      	ldr	r3, [sp, #24]
 801067e:	2b02      	cmp	r3, #2
 8010680:	f73f aecc 	bgt.w	801041c <_dtoa_r+0x8d4>
 8010684:	465d      	mov	r5, fp
 8010686:	4639      	mov	r1, r7
 8010688:	9804      	ldr	r0, [sp, #16]
 801068a:	f7ff f9cf 	bl	800fa2c <quorem>
 801068e:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8010692:	f805 8b01 	strb.w	r8, [r5], #1
 8010696:	9a02      	ldr	r2, [sp, #8]
 8010698:	eba5 030b 	sub.w	r3, r5, fp
 801069c:	429a      	cmp	r2, r3
 801069e:	ddb0      	ble.n	8010602 <_dtoa_r+0xaba>
 80106a0:	2300      	movs	r3, #0
 80106a2:	220a      	movs	r2, #10
 80106a4:	9904      	ldr	r1, [sp, #16]
 80106a6:	4620      	mov	r0, r4
 80106a8:	f000 fa50 	bl	8010b4c <__multadd>
 80106ac:	9004      	str	r0, [sp, #16]
 80106ae:	e7ea      	b.n	8010686 <_dtoa_r+0xb3e>
 80106b0:	0801417c 	.word	0x0801417c
 80106b4:	08013ef2 	.word	0x08013ef2

080106b8 <__sflush_r>:
 80106b8:	898a      	ldrh	r2, [r1, #12]
 80106ba:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80106be:	4605      	mov	r5, r0
 80106c0:	0710      	lsls	r0, r2, #28
 80106c2:	460c      	mov	r4, r1
 80106c4:	d458      	bmi.n	8010778 <__sflush_r+0xc0>
 80106c6:	684b      	ldr	r3, [r1, #4]
 80106c8:	2b00      	cmp	r3, #0
 80106ca:	dc05      	bgt.n	80106d8 <__sflush_r+0x20>
 80106cc:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80106ce:	2b00      	cmp	r3, #0
 80106d0:	dc02      	bgt.n	80106d8 <__sflush_r+0x20>
 80106d2:	2000      	movs	r0, #0
 80106d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80106d8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80106da:	2e00      	cmp	r6, #0
 80106dc:	d0f9      	beq.n	80106d2 <__sflush_r+0x1a>
 80106de:	2300      	movs	r3, #0
 80106e0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80106e4:	682f      	ldr	r7, [r5, #0]
 80106e6:	6a21      	ldr	r1, [r4, #32]
 80106e8:	602b      	str	r3, [r5, #0]
 80106ea:	d032      	beq.n	8010752 <__sflush_r+0x9a>
 80106ec:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80106ee:	89a3      	ldrh	r3, [r4, #12]
 80106f0:	075a      	lsls	r2, r3, #29
 80106f2:	d505      	bpl.n	8010700 <__sflush_r+0x48>
 80106f4:	6863      	ldr	r3, [r4, #4]
 80106f6:	1ac0      	subs	r0, r0, r3
 80106f8:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80106fa:	b10b      	cbz	r3, 8010700 <__sflush_r+0x48>
 80106fc:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80106fe:	1ac0      	subs	r0, r0, r3
 8010700:	2300      	movs	r3, #0
 8010702:	4602      	mov	r2, r0
 8010704:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8010706:	6a21      	ldr	r1, [r4, #32]
 8010708:	4628      	mov	r0, r5
 801070a:	47b0      	blx	r6
 801070c:	1c43      	adds	r3, r0, #1
 801070e:	89a3      	ldrh	r3, [r4, #12]
 8010710:	d106      	bne.n	8010720 <__sflush_r+0x68>
 8010712:	6829      	ldr	r1, [r5, #0]
 8010714:	291d      	cmp	r1, #29
 8010716:	d848      	bhi.n	80107aa <__sflush_r+0xf2>
 8010718:	4a29      	ldr	r2, [pc, #164]	; (80107c0 <__sflush_r+0x108>)
 801071a:	40ca      	lsrs	r2, r1
 801071c:	07d6      	lsls	r6, r2, #31
 801071e:	d544      	bpl.n	80107aa <__sflush_r+0xf2>
 8010720:	2200      	movs	r2, #0
 8010722:	6062      	str	r2, [r4, #4]
 8010724:	04d9      	lsls	r1, r3, #19
 8010726:	6922      	ldr	r2, [r4, #16]
 8010728:	6022      	str	r2, [r4, #0]
 801072a:	d504      	bpl.n	8010736 <__sflush_r+0x7e>
 801072c:	1c42      	adds	r2, r0, #1
 801072e:	d101      	bne.n	8010734 <__sflush_r+0x7c>
 8010730:	682b      	ldr	r3, [r5, #0]
 8010732:	b903      	cbnz	r3, 8010736 <__sflush_r+0x7e>
 8010734:	6560      	str	r0, [r4, #84]	; 0x54
 8010736:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8010738:	602f      	str	r7, [r5, #0]
 801073a:	2900      	cmp	r1, #0
 801073c:	d0c9      	beq.n	80106d2 <__sflush_r+0x1a>
 801073e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8010742:	4299      	cmp	r1, r3
 8010744:	d002      	beq.n	801074c <__sflush_r+0x94>
 8010746:	4628      	mov	r0, r5
 8010748:	f000 fc9e 	bl	8011088 <_free_r>
 801074c:	2000      	movs	r0, #0
 801074e:	6360      	str	r0, [r4, #52]	; 0x34
 8010750:	e7c0      	b.n	80106d4 <__sflush_r+0x1c>
 8010752:	2301      	movs	r3, #1
 8010754:	4628      	mov	r0, r5
 8010756:	47b0      	blx	r6
 8010758:	1c41      	adds	r1, r0, #1
 801075a:	d1c8      	bne.n	80106ee <__sflush_r+0x36>
 801075c:	682b      	ldr	r3, [r5, #0]
 801075e:	2b00      	cmp	r3, #0
 8010760:	d0c5      	beq.n	80106ee <__sflush_r+0x36>
 8010762:	2b1d      	cmp	r3, #29
 8010764:	d001      	beq.n	801076a <__sflush_r+0xb2>
 8010766:	2b16      	cmp	r3, #22
 8010768:	d101      	bne.n	801076e <__sflush_r+0xb6>
 801076a:	602f      	str	r7, [r5, #0]
 801076c:	e7b1      	b.n	80106d2 <__sflush_r+0x1a>
 801076e:	89a3      	ldrh	r3, [r4, #12]
 8010770:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8010774:	81a3      	strh	r3, [r4, #12]
 8010776:	e7ad      	b.n	80106d4 <__sflush_r+0x1c>
 8010778:	690f      	ldr	r7, [r1, #16]
 801077a:	2f00      	cmp	r7, #0
 801077c:	d0a9      	beq.n	80106d2 <__sflush_r+0x1a>
 801077e:	0793      	lsls	r3, r2, #30
 8010780:	680e      	ldr	r6, [r1, #0]
 8010782:	bf08      	it	eq
 8010784:	694b      	ldreq	r3, [r1, #20]
 8010786:	600f      	str	r7, [r1, #0]
 8010788:	bf18      	it	ne
 801078a:	2300      	movne	r3, #0
 801078c:	eba6 0807 	sub.w	r8, r6, r7
 8010790:	608b      	str	r3, [r1, #8]
 8010792:	f1b8 0f00 	cmp.w	r8, #0
 8010796:	dd9c      	ble.n	80106d2 <__sflush_r+0x1a>
 8010798:	4643      	mov	r3, r8
 801079a:	463a      	mov	r2, r7
 801079c:	6a21      	ldr	r1, [r4, #32]
 801079e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80107a0:	4628      	mov	r0, r5
 80107a2:	47b0      	blx	r6
 80107a4:	2800      	cmp	r0, #0
 80107a6:	dc06      	bgt.n	80107b6 <__sflush_r+0xfe>
 80107a8:	89a3      	ldrh	r3, [r4, #12]
 80107aa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80107ae:	81a3      	strh	r3, [r4, #12]
 80107b0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80107b4:	e78e      	b.n	80106d4 <__sflush_r+0x1c>
 80107b6:	4407      	add	r7, r0
 80107b8:	eba8 0800 	sub.w	r8, r8, r0
 80107bc:	e7e9      	b.n	8010792 <__sflush_r+0xda>
 80107be:	bf00      	nop
 80107c0:	20400001 	.word	0x20400001

080107c4 <_fflush_r>:
 80107c4:	b538      	push	{r3, r4, r5, lr}
 80107c6:	690b      	ldr	r3, [r1, #16]
 80107c8:	4605      	mov	r5, r0
 80107ca:	460c      	mov	r4, r1
 80107cc:	b1db      	cbz	r3, 8010806 <_fflush_r+0x42>
 80107ce:	b118      	cbz	r0, 80107d8 <_fflush_r+0x14>
 80107d0:	6983      	ldr	r3, [r0, #24]
 80107d2:	b90b      	cbnz	r3, 80107d8 <_fflush_r+0x14>
 80107d4:	f000 f860 	bl	8010898 <__sinit>
 80107d8:	4b0c      	ldr	r3, [pc, #48]	; (801080c <_fflush_r+0x48>)
 80107da:	429c      	cmp	r4, r3
 80107dc:	d109      	bne.n	80107f2 <_fflush_r+0x2e>
 80107de:	686c      	ldr	r4, [r5, #4]
 80107e0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80107e4:	b17b      	cbz	r3, 8010806 <_fflush_r+0x42>
 80107e6:	4621      	mov	r1, r4
 80107e8:	4628      	mov	r0, r5
 80107ea:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80107ee:	f7ff bf63 	b.w	80106b8 <__sflush_r>
 80107f2:	4b07      	ldr	r3, [pc, #28]	; (8010810 <_fflush_r+0x4c>)
 80107f4:	429c      	cmp	r4, r3
 80107f6:	d101      	bne.n	80107fc <_fflush_r+0x38>
 80107f8:	68ac      	ldr	r4, [r5, #8]
 80107fa:	e7f1      	b.n	80107e0 <_fflush_r+0x1c>
 80107fc:	4b05      	ldr	r3, [pc, #20]	; (8010814 <_fflush_r+0x50>)
 80107fe:	429c      	cmp	r4, r3
 8010800:	bf08      	it	eq
 8010802:	68ec      	ldreq	r4, [r5, #12]
 8010804:	e7ec      	b.n	80107e0 <_fflush_r+0x1c>
 8010806:	2000      	movs	r0, #0
 8010808:	bd38      	pop	{r3, r4, r5, pc}
 801080a:	bf00      	nop
 801080c:	08013f20 	.word	0x08013f20
 8010810:	08013f40 	.word	0x08013f40
 8010814:	08013f00 	.word	0x08013f00

08010818 <std>:
 8010818:	2300      	movs	r3, #0
 801081a:	b510      	push	{r4, lr}
 801081c:	4604      	mov	r4, r0
 801081e:	e9c0 3300 	strd	r3, r3, [r0]
 8010822:	6083      	str	r3, [r0, #8]
 8010824:	8181      	strh	r1, [r0, #12]
 8010826:	6643      	str	r3, [r0, #100]	; 0x64
 8010828:	81c2      	strh	r2, [r0, #14]
 801082a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 801082e:	6183      	str	r3, [r0, #24]
 8010830:	4619      	mov	r1, r3
 8010832:	2208      	movs	r2, #8
 8010834:	305c      	adds	r0, #92	; 0x5c
 8010836:	f7fe fb2d 	bl	800ee94 <memset>
 801083a:	4b05      	ldr	r3, [pc, #20]	; (8010850 <std+0x38>)
 801083c:	6263      	str	r3, [r4, #36]	; 0x24
 801083e:	4b05      	ldr	r3, [pc, #20]	; (8010854 <std+0x3c>)
 8010840:	62a3      	str	r3, [r4, #40]	; 0x28
 8010842:	4b05      	ldr	r3, [pc, #20]	; (8010858 <std+0x40>)
 8010844:	62e3      	str	r3, [r4, #44]	; 0x2c
 8010846:	4b05      	ldr	r3, [pc, #20]	; (801085c <std+0x44>)
 8010848:	6224      	str	r4, [r4, #32]
 801084a:	6323      	str	r3, [r4, #48]	; 0x30
 801084c:	bd10      	pop	{r4, pc}
 801084e:	bf00      	nop
 8010850:	0801149d 	.word	0x0801149d
 8010854:	080114bf 	.word	0x080114bf
 8010858:	080114f7 	.word	0x080114f7
 801085c:	0801151b 	.word	0x0801151b

08010860 <_cleanup_r>:
 8010860:	4901      	ldr	r1, [pc, #4]	; (8010868 <_cleanup_r+0x8>)
 8010862:	f000 b885 	b.w	8010970 <_fwalk_reent>
 8010866:	bf00      	nop
 8010868:	080107c5 	.word	0x080107c5

0801086c <__sfmoreglue>:
 801086c:	b570      	push	{r4, r5, r6, lr}
 801086e:	1e4a      	subs	r2, r1, #1
 8010870:	2568      	movs	r5, #104	; 0x68
 8010872:	4355      	muls	r5, r2
 8010874:	460e      	mov	r6, r1
 8010876:	f105 0174 	add.w	r1, r5, #116	; 0x74
 801087a:	f000 fc53 	bl	8011124 <_malloc_r>
 801087e:	4604      	mov	r4, r0
 8010880:	b140      	cbz	r0, 8010894 <__sfmoreglue+0x28>
 8010882:	2100      	movs	r1, #0
 8010884:	e9c0 1600 	strd	r1, r6, [r0]
 8010888:	300c      	adds	r0, #12
 801088a:	60a0      	str	r0, [r4, #8]
 801088c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8010890:	f7fe fb00 	bl	800ee94 <memset>
 8010894:	4620      	mov	r0, r4
 8010896:	bd70      	pop	{r4, r5, r6, pc}

08010898 <__sinit>:
 8010898:	6983      	ldr	r3, [r0, #24]
 801089a:	b510      	push	{r4, lr}
 801089c:	4604      	mov	r4, r0
 801089e:	bb33      	cbnz	r3, 80108ee <__sinit+0x56>
 80108a0:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 80108a4:	6503      	str	r3, [r0, #80]	; 0x50
 80108a6:	4b12      	ldr	r3, [pc, #72]	; (80108f0 <__sinit+0x58>)
 80108a8:	4a12      	ldr	r2, [pc, #72]	; (80108f4 <__sinit+0x5c>)
 80108aa:	681b      	ldr	r3, [r3, #0]
 80108ac:	6282      	str	r2, [r0, #40]	; 0x28
 80108ae:	4298      	cmp	r0, r3
 80108b0:	bf04      	itt	eq
 80108b2:	2301      	moveq	r3, #1
 80108b4:	6183      	streq	r3, [r0, #24]
 80108b6:	f000 f81f 	bl	80108f8 <__sfp>
 80108ba:	6060      	str	r0, [r4, #4]
 80108bc:	4620      	mov	r0, r4
 80108be:	f000 f81b 	bl	80108f8 <__sfp>
 80108c2:	60a0      	str	r0, [r4, #8]
 80108c4:	4620      	mov	r0, r4
 80108c6:	f000 f817 	bl	80108f8 <__sfp>
 80108ca:	2200      	movs	r2, #0
 80108cc:	60e0      	str	r0, [r4, #12]
 80108ce:	2104      	movs	r1, #4
 80108d0:	6860      	ldr	r0, [r4, #4]
 80108d2:	f7ff ffa1 	bl	8010818 <std>
 80108d6:	2201      	movs	r2, #1
 80108d8:	2109      	movs	r1, #9
 80108da:	68a0      	ldr	r0, [r4, #8]
 80108dc:	f7ff ff9c 	bl	8010818 <std>
 80108e0:	2202      	movs	r2, #2
 80108e2:	2112      	movs	r1, #18
 80108e4:	68e0      	ldr	r0, [r4, #12]
 80108e6:	f7ff ff97 	bl	8010818 <std>
 80108ea:	2301      	movs	r3, #1
 80108ec:	61a3      	str	r3, [r4, #24]
 80108ee:	bd10      	pop	{r4, pc}
 80108f0:	08013ebc 	.word	0x08013ebc
 80108f4:	08010861 	.word	0x08010861

080108f8 <__sfp>:
 80108f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80108fa:	4b1b      	ldr	r3, [pc, #108]	; (8010968 <__sfp+0x70>)
 80108fc:	681e      	ldr	r6, [r3, #0]
 80108fe:	69b3      	ldr	r3, [r6, #24]
 8010900:	4607      	mov	r7, r0
 8010902:	b913      	cbnz	r3, 801090a <__sfp+0x12>
 8010904:	4630      	mov	r0, r6
 8010906:	f7ff ffc7 	bl	8010898 <__sinit>
 801090a:	3648      	adds	r6, #72	; 0x48
 801090c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8010910:	3b01      	subs	r3, #1
 8010912:	d503      	bpl.n	801091c <__sfp+0x24>
 8010914:	6833      	ldr	r3, [r6, #0]
 8010916:	b133      	cbz	r3, 8010926 <__sfp+0x2e>
 8010918:	6836      	ldr	r6, [r6, #0]
 801091a:	e7f7      	b.n	801090c <__sfp+0x14>
 801091c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8010920:	b16d      	cbz	r5, 801093e <__sfp+0x46>
 8010922:	3468      	adds	r4, #104	; 0x68
 8010924:	e7f4      	b.n	8010910 <__sfp+0x18>
 8010926:	2104      	movs	r1, #4
 8010928:	4638      	mov	r0, r7
 801092a:	f7ff ff9f 	bl	801086c <__sfmoreglue>
 801092e:	6030      	str	r0, [r6, #0]
 8010930:	2800      	cmp	r0, #0
 8010932:	d1f1      	bne.n	8010918 <__sfp+0x20>
 8010934:	230c      	movs	r3, #12
 8010936:	603b      	str	r3, [r7, #0]
 8010938:	4604      	mov	r4, r0
 801093a:	4620      	mov	r0, r4
 801093c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801093e:	4b0b      	ldr	r3, [pc, #44]	; (801096c <__sfp+0x74>)
 8010940:	6665      	str	r5, [r4, #100]	; 0x64
 8010942:	e9c4 5500 	strd	r5, r5, [r4]
 8010946:	60a5      	str	r5, [r4, #8]
 8010948:	e9c4 3503 	strd	r3, r5, [r4, #12]
 801094c:	e9c4 5505 	strd	r5, r5, [r4, #20]
 8010950:	2208      	movs	r2, #8
 8010952:	4629      	mov	r1, r5
 8010954:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8010958:	f7fe fa9c 	bl	800ee94 <memset>
 801095c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8010960:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8010964:	e7e9      	b.n	801093a <__sfp+0x42>
 8010966:	bf00      	nop
 8010968:	08013ebc 	.word	0x08013ebc
 801096c:	ffff0001 	.word	0xffff0001

08010970 <_fwalk_reent>:
 8010970:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010974:	4680      	mov	r8, r0
 8010976:	4689      	mov	r9, r1
 8010978:	f100 0448 	add.w	r4, r0, #72	; 0x48
 801097c:	2600      	movs	r6, #0
 801097e:	b914      	cbnz	r4, 8010986 <_fwalk_reent+0x16>
 8010980:	4630      	mov	r0, r6
 8010982:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8010986:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 801098a:	3f01      	subs	r7, #1
 801098c:	d501      	bpl.n	8010992 <_fwalk_reent+0x22>
 801098e:	6824      	ldr	r4, [r4, #0]
 8010990:	e7f5      	b.n	801097e <_fwalk_reent+0xe>
 8010992:	89ab      	ldrh	r3, [r5, #12]
 8010994:	2b01      	cmp	r3, #1
 8010996:	d907      	bls.n	80109a8 <_fwalk_reent+0x38>
 8010998:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 801099c:	3301      	adds	r3, #1
 801099e:	d003      	beq.n	80109a8 <_fwalk_reent+0x38>
 80109a0:	4629      	mov	r1, r5
 80109a2:	4640      	mov	r0, r8
 80109a4:	47c8      	blx	r9
 80109a6:	4306      	orrs	r6, r0
 80109a8:	3568      	adds	r5, #104	; 0x68
 80109aa:	e7ee      	b.n	801098a <_fwalk_reent+0x1a>

080109ac <_localeconv_r>:
 80109ac:	4b04      	ldr	r3, [pc, #16]	; (80109c0 <_localeconv_r+0x14>)
 80109ae:	681b      	ldr	r3, [r3, #0]
 80109b0:	6a18      	ldr	r0, [r3, #32]
 80109b2:	4b04      	ldr	r3, [pc, #16]	; (80109c4 <_localeconv_r+0x18>)
 80109b4:	2800      	cmp	r0, #0
 80109b6:	bf08      	it	eq
 80109b8:	4618      	moveq	r0, r3
 80109ba:	30f0      	adds	r0, #240	; 0xf0
 80109bc:	4770      	bx	lr
 80109be:	bf00      	nop
 80109c0:	20001cac 	.word	0x20001cac
 80109c4:	20001d10 	.word	0x20001d10

080109c8 <__swhatbuf_r>:
 80109c8:	b570      	push	{r4, r5, r6, lr}
 80109ca:	460e      	mov	r6, r1
 80109cc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80109d0:	2900      	cmp	r1, #0
 80109d2:	b096      	sub	sp, #88	; 0x58
 80109d4:	4614      	mov	r4, r2
 80109d6:	461d      	mov	r5, r3
 80109d8:	da07      	bge.n	80109ea <__swhatbuf_r+0x22>
 80109da:	2300      	movs	r3, #0
 80109dc:	602b      	str	r3, [r5, #0]
 80109de:	89b3      	ldrh	r3, [r6, #12]
 80109e0:	061a      	lsls	r2, r3, #24
 80109e2:	d410      	bmi.n	8010a06 <__swhatbuf_r+0x3e>
 80109e4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80109e8:	e00e      	b.n	8010a08 <__swhatbuf_r+0x40>
 80109ea:	466a      	mov	r2, sp
 80109ec:	f000 fdbc 	bl	8011568 <_fstat_r>
 80109f0:	2800      	cmp	r0, #0
 80109f2:	dbf2      	blt.n	80109da <__swhatbuf_r+0x12>
 80109f4:	9a01      	ldr	r2, [sp, #4]
 80109f6:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80109fa:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80109fe:	425a      	negs	r2, r3
 8010a00:	415a      	adcs	r2, r3
 8010a02:	602a      	str	r2, [r5, #0]
 8010a04:	e7ee      	b.n	80109e4 <__swhatbuf_r+0x1c>
 8010a06:	2340      	movs	r3, #64	; 0x40
 8010a08:	2000      	movs	r0, #0
 8010a0a:	6023      	str	r3, [r4, #0]
 8010a0c:	b016      	add	sp, #88	; 0x58
 8010a0e:	bd70      	pop	{r4, r5, r6, pc}

08010a10 <__smakebuf_r>:
 8010a10:	898b      	ldrh	r3, [r1, #12]
 8010a12:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8010a14:	079d      	lsls	r5, r3, #30
 8010a16:	4606      	mov	r6, r0
 8010a18:	460c      	mov	r4, r1
 8010a1a:	d507      	bpl.n	8010a2c <__smakebuf_r+0x1c>
 8010a1c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8010a20:	6023      	str	r3, [r4, #0]
 8010a22:	6123      	str	r3, [r4, #16]
 8010a24:	2301      	movs	r3, #1
 8010a26:	6163      	str	r3, [r4, #20]
 8010a28:	b002      	add	sp, #8
 8010a2a:	bd70      	pop	{r4, r5, r6, pc}
 8010a2c:	ab01      	add	r3, sp, #4
 8010a2e:	466a      	mov	r2, sp
 8010a30:	f7ff ffca 	bl	80109c8 <__swhatbuf_r>
 8010a34:	9900      	ldr	r1, [sp, #0]
 8010a36:	4605      	mov	r5, r0
 8010a38:	4630      	mov	r0, r6
 8010a3a:	f000 fb73 	bl	8011124 <_malloc_r>
 8010a3e:	b948      	cbnz	r0, 8010a54 <__smakebuf_r+0x44>
 8010a40:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010a44:	059a      	lsls	r2, r3, #22
 8010a46:	d4ef      	bmi.n	8010a28 <__smakebuf_r+0x18>
 8010a48:	f023 0303 	bic.w	r3, r3, #3
 8010a4c:	f043 0302 	orr.w	r3, r3, #2
 8010a50:	81a3      	strh	r3, [r4, #12]
 8010a52:	e7e3      	b.n	8010a1c <__smakebuf_r+0xc>
 8010a54:	4b0d      	ldr	r3, [pc, #52]	; (8010a8c <__smakebuf_r+0x7c>)
 8010a56:	62b3      	str	r3, [r6, #40]	; 0x28
 8010a58:	89a3      	ldrh	r3, [r4, #12]
 8010a5a:	6020      	str	r0, [r4, #0]
 8010a5c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8010a60:	81a3      	strh	r3, [r4, #12]
 8010a62:	9b00      	ldr	r3, [sp, #0]
 8010a64:	6163      	str	r3, [r4, #20]
 8010a66:	9b01      	ldr	r3, [sp, #4]
 8010a68:	6120      	str	r0, [r4, #16]
 8010a6a:	b15b      	cbz	r3, 8010a84 <__smakebuf_r+0x74>
 8010a6c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8010a70:	4630      	mov	r0, r6
 8010a72:	f000 fd8b 	bl	801158c <_isatty_r>
 8010a76:	b128      	cbz	r0, 8010a84 <__smakebuf_r+0x74>
 8010a78:	89a3      	ldrh	r3, [r4, #12]
 8010a7a:	f023 0303 	bic.w	r3, r3, #3
 8010a7e:	f043 0301 	orr.w	r3, r3, #1
 8010a82:	81a3      	strh	r3, [r4, #12]
 8010a84:	89a3      	ldrh	r3, [r4, #12]
 8010a86:	431d      	orrs	r5, r3
 8010a88:	81a5      	strh	r5, [r4, #12]
 8010a8a:	e7cd      	b.n	8010a28 <__smakebuf_r+0x18>
 8010a8c:	08010861 	.word	0x08010861

08010a90 <malloc>:
 8010a90:	4b02      	ldr	r3, [pc, #8]	; (8010a9c <malloc+0xc>)
 8010a92:	4601      	mov	r1, r0
 8010a94:	6818      	ldr	r0, [r3, #0]
 8010a96:	f000 bb45 	b.w	8011124 <_malloc_r>
 8010a9a:	bf00      	nop
 8010a9c:	20001cac 	.word	0x20001cac

08010aa0 <memcpy>:
 8010aa0:	b510      	push	{r4, lr}
 8010aa2:	1e43      	subs	r3, r0, #1
 8010aa4:	440a      	add	r2, r1
 8010aa6:	4291      	cmp	r1, r2
 8010aa8:	d100      	bne.n	8010aac <memcpy+0xc>
 8010aaa:	bd10      	pop	{r4, pc}
 8010aac:	f811 4b01 	ldrb.w	r4, [r1], #1
 8010ab0:	f803 4f01 	strb.w	r4, [r3, #1]!
 8010ab4:	e7f7      	b.n	8010aa6 <memcpy+0x6>

08010ab6 <_Balloc>:
 8010ab6:	b570      	push	{r4, r5, r6, lr}
 8010ab8:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8010aba:	4604      	mov	r4, r0
 8010abc:	460e      	mov	r6, r1
 8010abe:	b93d      	cbnz	r5, 8010ad0 <_Balloc+0x1a>
 8010ac0:	2010      	movs	r0, #16
 8010ac2:	f7ff ffe5 	bl	8010a90 <malloc>
 8010ac6:	6260      	str	r0, [r4, #36]	; 0x24
 8010ac8:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8010acc:	6005      	str	r5, [r0, #0]
 8010ace:	60c5      	str	r5, [r0, #12]
 8010ad0:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8010ad2:	68eb      	ldr	r3, [r5, #12]
 8010ad4:	b183      	cbz	r3, 8010af8 <_Balloc+0x42>
 8010ad6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8010ad8:	68db      	ldr	r3, [r3, #12]
 8010ada:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8010ade:	b9b8      	cbnz	r0, 8010b10 <_Balloc+0x5a>
 8010ae0:	2101      	movs	r1, #1
 8010ae2:	fa01 f506 	lsl.w	r5, r1, r6
 8010ae6:	1d6a      	adds	r2, r5, #5
 8010ae8:	0092      	lsls	r2, r2, #2
 8010aea:	4620      	mov	r0, r4
 8010aec:	f000 fabe 	bl	801106c <_calloc_r>
 8010af0:	b160      	cbz	r0, 8010b0c <_Balloc+0x56>
 8010af2:	e9c0 6501 	strd	r6, r5, [r0, #4]
 8010af6:	e00e      	b.n	8010b16 <_Balloc+0x60>
 8010af8:	2221      	movs	r2, #33	; 0x21
 8010afa:	2104      	movs	r1, #4
 8010afc:	4620      	mov	r0, r4
 8010afe:	f000 fab5 	bl	801106c <_calloc_r>
 8010b02:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8010b04:	60e8      	str	r0, [r5, #12]
 8010b06:	68db      	ldr	r3, [r3, #12]
 8010b08:	2b00      	cmp	r3, #0
 8010b0a:	d1e4      	bne.n	8010ad6 <_Balloc+0x20>
 8010b0c:	2000      	movs	r0, #0
 8010b0e:	bd70      	pop	{r4, r5, r6, pc}
 8010b10:	6802      	ldr	r2, [r0, #0]
 8010b12:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 8010b16:	2300      	movs	r3, #0
 8010b18:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8010b1c:	e7f7      	b.n	8010b0e <_Balloc+0x58>

08010b1e <_Bfree>:
 8010b1e:	b570      	push	{r4, r5, r6, lr}
 8010b20:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8010b22:	4606      	mov	r6, r0
 8010b24:	460d      	mov	r5, r1
 8010b26:	b93c      	cbnz	r4, 8010b38 <_Bfree+0x1a>
 8010b28:	2010      	movs	r0, #16
 8010b2a:	f7ff ffb1 	bl	8010a90 <malloc>
 8010b2e:	6270      	str	r0, [r6, #36]	; 0x24
 8010b30:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8010b34:	6004      	str	r4, [r0, #0]
 8010b36:	60c4      	str	r4, [r0, #12]
 8010b38:	b13d      	cbz	r5, 8010b4a <_Bfree+0x2c>
 8010b3a:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8010b3c:	686a      	ldr	r2, [r5, #4]
 8010b3e:	68db      	ldr	r3, [r3, #12]
 8010b40:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8010b44:	6029      	str	r1, [r5, #0]
 8010b46:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 8010b4a:	bd70      	pop	{r4, r5, r6, pc}

08010b4c <__multadd>:
 8010b4c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010b50:	690d      	ldr	r5, [r1, #16]
 8010b52:	461f      	mov	r7, r3
 8010b54:	4606      	mov	r6, r0
 8010b56:	460c      	mov	r4, r1
 8010b58:	f101 0c14 	add.w	ip, r1, #20
 8010b5c:	2300      	movs	r3, #0
 8010b5e:	f8dc 0000 	ldr.w	r0, [ip]
 8010b62:	b281      	uxth	r1, r0
 8010b64:	fb02 7101 	mla	r1, r2, r1, r7
 8010b68:	0c0f      	lsrs	r7, r1, #16
 8010b6a:	0c00      	lsrs	r0, r0, #16
 8010b6c:	fb02 7000 	mla	r0, r2, r0, r7
 8010b70:	b289      	uxth	r1, r1
 8010b72:	3301      	adds	r3, #1
 8010b74:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 8010b78:	429d      	cmp	r5, r3
 8010b7a:	ea4f 4710 	mov.w	r7, r0, lsr #16
 8010b7e:	f84c 1b04 	str.w	r1, [ip], #4
 8010b82:	dcec      	bgt.n	8010b5e <__multadd+0x12>
 8010b84:	b1d7      	cbz	r7, 8010bbc <__multadd+0x70>
 8010b86:	68a3      	ldr	r3, [r4, #8]
 8010b88:	42ab      	cmp	r3, r5
 8010b8a:	dc12      	bgt.n	8010bb2 <__multadd+0x66>
 8010b8c:	6861      	ldr	r1, [r4, #4]
 8010b8e:	4630      	mov	r0, r6
 8010b90:	3101      	adds	r1, #1
 8010b92:	f7ff ff90 	bl	8010ab6 <_Balloc>
 8010b96:	6922      	ldr	r2, [r4, #16]
 8010b98:	3202      	adds	r2, #2
 8010b9a:	f104 010c 	add.w	r1, r4, #12
 8010b9e:	4680      	mov	r8, r0
 8010ba0:	0092      	lsls	r2, r2, #2
 8010ba2:	300c      	adds	r0, #12
 8010ba4:	f7ff ff7c 	bl	8010aa0 <memcpy>
 8010ba8:	4621      	mov	r1, r4
 8010baa:	4630      	mov	r0, r6
 8010bac:	f7ff ffb7 	bl	8010b1e <_Bfree>
 8010bb0:	4644      	mov	r4, r8
 8010bb2:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8010bb6:	3501      	adds	r5, #1
 8010bb8:	615f      	str	r7, [r3, #20]
 8010bba:	6125      	str	r5, [r4, #16]
 8010bbc:	4620      	mov	r0, r4
 8010bbe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08010bc2 <__hi0bits>:
 8010bc2:	0c02      	lsrs	r2, r0, #16
 8010bc4:	0412      	lsls	r2, r2, #16
 8010bc6:	4603      	mov	r3, r0
 8010bc8:	b9b2      	cbnz	r2, 8010bf8 <__hi0bits+0x36>
 8010bca:	0403      	lsls	r3, r0, #16
 8010bcc:	2010      	movs	r0, #16
 8010bce:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8010bd2:	bf04      	itt	eq
 8010bd4:	021b      	lsleq	r3, r3, #8
 8010bd6:	3008      	addeq	r0, #8
 8010bd8:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8010bdc:	bf04      	itt	eq
 8010bde:	011b      	lsleq	r3, r3, #4
 8010be0:	3004      	addeq	r0, #4
 8010be2:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8010be6:	bf04      	itt	eq
 8010be8:	009b      	lsleq	r3, r3, #2
 8010bea:	3002      	addeq	r0, #2
 8010bec:	2b00      	cmp	r3, #0
 8010bee:	db06      	blt.n	8010bfe <__hi0bits+0x3c>
 8010bf0:	005b      	lsls	r3, r3, #1
 8010bf2:	d503      	bpl.n	8010bfc <__hi0bits+0x3a>
 8010bf4:	3001      	adds	r0, #1
 8010bf6:	4770      	bx	lr
 8010bf8:	2000      	movs	r0, #0
 8010bfa:	e7e8      	b.n	8010bce <__hi0bits+0xc>
 8010bfc:	2020      	movs	r0, #32
 8010bfe:	4770      	bx	lr

08010c00 <__lo0bits>:
 8010c00:	6803      	ldr	r3, [r0, #0]
 8010c02:	f013 0207 	ands.w	r2, r3, #7
 8010c06:	4601      	mov	r1, r0
 8010c08:	d00b      	beq.n	8010c22 <__lo0bits+0x22>
 8010c0a:	07da      	lsls	r2, r3, #31
 8010c0c:	d423      	bmi.n	8010c56 <__lo0bits+0x56>
 8010c0e:	0798      	lsls	r0, r3, #30
 8010c10:	bf49      	itett	mi
 8010c12:	085b      	lsrmi	r3, r3, #1
 8010c14:	089b      	lsrpl	r3, r3, #2
 8010c16:	2001      	movmi	r0, #1
 8010c18:	600b      	strmi	r3, [r1, #0]
 8010c1a:	bf5c      	itt	pl
 8010c1c:	600b      	strpl	r3, [r1, #0]
 8010c1e:	2002      	movpl	r0, #2
 8010c20:	4770      	bx	lr
 8010c22:	b298      	uxth	r0, r3
 8010c24:	b9a8      	cbnz	r0, 8010c52 <__lo0bits+0x52>
 8010c26:	0c1b      	lsrs	r3, r3, #16
 8010c28:	2010      	movs	r0, #16
 8010c2a:	f013 0fff 	tst.w	r3, #255	; 0xff
 8010c2e:	bf04      	itt	eq
 8010c30:	0a1b      	lsreq	r3, r3, #8
 8010c32:	3008      	addeq	r0, #8
 8010c34:	071a      	lsls	r2, r3, #28
 8010c36:	bf04      	itt	eq
 8010c38:	091b      	lsreq	r3, r3, #4
 8010c3a:	3004      	addeq	r0, #4
 8010c3c:	079a      	lsls	r2, r3, #30
 8010c3e:	bf04      	itt	eq
 8010c40:	089b      	lsreq	r3, r3, #2
 8010c42:	3002      	addeq	r0, #2
 8010c44:	07da      	lsls	r2, r3, #31
 8010c46:	d402      	bmi.n	8010c4e <__lo0bits+0x4e>
 8010c48:	085b      	lsrs	r3, r3, #1
 8010c4a:	d006      	beq.n	8010c5a <__lo0bits+0x5a>
 8010c4c:	3001      	adds	r0, #1
 8010c4e:	600b      	str	r3, [r1, #0]
 8010c50:	4770      	bx	lr
 8010c52:	4610      	mov	r0, r2
 8010c54:	e7e9      	b.n	8010c2a <__lo0bits+0x2a>
 8010c56:	2000      	movs	r0, #0
 8010c58:	4770      	bx	lr
 8010c5a:	2020      	movs	r0, #32
 8010c5c:	4770      	bx	lr

08010c5e <__i2b>:
 8010c5e:	b510      	push	{r4, lr}
 8010c60:	460c      	mov	r4, r1
 8010c62:	2101      	movs	r1, #1
 8010c64:	f7ff ff27 	bl	8010ab6 <_Balloc>
 8010c68:	2201      	movs	r2, #1
 8010c6a:	6144      	str	r4, [r0, #20]
 8010c6c:	6102      	str	r2, [r0, #16]
 8010c6e:	bd10      	pop	{r4, pc}

08010c70 <__multiply>:
 8010c70:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010c74:	4614      	mov	r4, r2
 8010c76:	690a      	ldr	r2, [r1, #16]
 8010c78:	6923      	ldr	r3, [r4, #16]
 8010c7a:	429a      	cmp	r2, r3
 8010c7c:	bfb8      	it	lt
 8010c7e:	460b      	movlt	r3, r1
 8010c80:	4688      	mov	r8, r1
 8010c82:	bfbc      	itt	lt
 8010c84:	46a0      	movlt	r8, r4
 8010c86:	461c      	movlt	r4, r3
 8010c88:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8010c8c:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8010c90:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8010c94:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8010c98:	eb07 0609 	add.w	r6, r7, r9
 8010c9c:	42b3      	cmp	r3, r6
 8010c9e:	bfb8      	it	lt
 8010ca0:	3101      	addlt	r1, #1
 8010ca2:	f7ff ff08 	bl	8010ab6 <_Balloc>
 8010ca6:	f100 0514 	add.w	r5, r0, #20
 8010caa:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 8010cae:	462b      	mov	r3, r5
 8010cb0:	2200      	movs	r2, #0
 8010cb2:	4573      	cmp	r3, lr
 8010cb4:	d316      	bcc.n	8010ce4 <__multiply+0x74>
 8010cb6:	f104 0214 	add.w	r2, r4, #20
 8010cba:	f108 0114 	add.w	r1, r8, #20
 8010cbe:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 8010cc2:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 8010cc6:	9300      	str	r3, [sp, #0]
 8010cc8:	9b00      	ldr	r3, [sp, #0]
 8010cca:	9201      	str	r2, [sp, #4]
 8010ccc:	4293      	cmp	r3, r2
 8010cce:	d80c      	bhi.n	8010cea <__multiply+0x7a>
 8010cd0:	2e00      	cmp	r6, #0
 8010cd2:	dd03      	ble.n	8010cdc <__multiply+0x6c>
 8010cd4:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8010cd8:	2b00      	cmp	r3, #0
 8010cda:	d05d      	beq.n	8010d98 <__multiply+0x128>
 8010cdc:	6106      	str	r6, [r0, #16]
 8010cde:	b003      	add	sp, #12
 8010ce0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010ce4:	f843 2b04 	str.w	r2, [r3], #4
 8010ce8:	e7e3      	b.n	8010cb2 <__multiply+0x42>
 8010cea:	f8b2 b000 	ldrh.w	fp, [r2]
 8010cee:	f1bb 0f00 	cmp.w	fp, #0
 8010cf2:	d023      	beq.n	8010d3c <__multiply+0xcc>
 8010cf4:	4689      	mov	r9, r1
 8010cf6:	46ac      	mov	ip, r5
 8010cf8:	f04f 0800 	mov.w	r8, #0
 8010cfc:	f859 4b04 	ldr.w	r4, [r9], #4
 8010d00:	f8dc a000 	ldr.w	sl, [ip]
 8010d04:	b2a3      	uxth	r3, r4
 8010d06:	fa1f fa8a 	uxth.w	sl, sl
 8010d0a:	fb0b a303 	mla	r3, fp, r3, sl
 8010d0e:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8010d12:	f8dc 4000 	ldr.w	r4, [ip]
 8010d16:	4443      	add	r3, r8
 8010d18:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8010d1c:	fb0b 840a 	mla	r4, fp, sl, r8
 8010d20:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 8010d24:	46e2      	mov	sl, ip
 8010d26:	b29b      	uxth	r3, r3
 8010d28:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8010d2c:	454f      	cmp	r7, r9
 8010d2e:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8010d32:	f84a 3b04 	str.w	r3, [sl], #4
 8010d36:	d82b      	bhi.n	8010d90 <__multiply+0x120>
 8010d38:	f8cc 8004 	str.w	r8, [ip, #4]
 8010d3c:	9b01      	ldr	r3, [sp, #4]
 8010d3e:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 8010d42:	3204      	adds	r2, #4
 8010d44:	f1ba 0f00 	cmp.w	sl, #0
 8010d48:	d020      	beq.n	8010d8c <__multiply+0x11c>
 8010d4a:	682b      	ldr	r3, [r5, #0]
 8010d4c:	4689      	mov	r9, r1
 8010d4e:	46a8      	mov	r8, r5
 8010d50:	f04f 0b00 	mov.w	fp, #0
 8010d54:	f8b9 c000 	ldrh.w	ip, [r9]
 8010d58:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 8010d5c:	fb0a 440c 	mla	r4, sl, ip, r4
 8010d60:	445c      	add	r4, fp
 8010d62:	46c4      	mov	ip, r8
 8010d64:	b29b      	uxth	r3, r3
 8010d66:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8010d6a:	f84c 3b04 	str.w	r3, [ip], #4
 8010d6e:	f859 3b04 	ldr.w	r3, [r9], #4
 8010d72:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 8010d76:	0c1b      	lsrs	r3, r3, #16
 8010d78:	fb0a b303 	mla	r3, sl, r3, fp
 8010d7c:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 8010d80:	454f      	cmp	r7, r9
 8010d82:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 8010d86:	d805      	bhi.n	8010d94 <__multiply+0x124>
 8010d88:	f8c8 3004 	str.w	r3, [r8, #4]
 8010d8c:	3504      	adds	r5, #4
 8010d8e:	e79b      	b.n	8010cc8 <__multiply+0x58>
 8010d90:	46d4      	mov	ip, sl
 8010d92:	e7b3      	b.n	8010cfc <__multiply+0x8c>
 8010d94:	46e0      	mov	r8, ip
 8010d96:	e7dd      	b.n	8010d54 <__multiply+0xe4>
 8010d98:	3e01      	subs	r6, #1
 8010d9a:	e799      	b.n	8010cd0 <__multiply+0x60>

08010d9c <__pow5mult>:
 8010d9c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010da0:	4615      	mov	r5, r2
 8010da2:	f012 0203 	ands.w	r2, r2, #3
 8010da6:	4606      	mov	r6, r0
 8010da8:	460f      	mov	r7, r1
 8010daa:	d007      	beq.n	8010dbc <__pow5mult+0x20>
 8010dac:	3a01      	subs	r2, #1
 8010dae:	4c21      	ldr	r4, [pc, #132]	; (8010e34 <__pow5mult+0x98>)
 8010db0:	2300      	movs	r3, #0
 8010db2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8010db6:	f7ff fec9 	bl	8010b4c <__multadd>
 8010dba:	4607      	mov	r7, r0
 8010dbc:	10ad      	asrs	r5, r5, #2
 8010dbe:	d035      	beq.n	8010e2c <__pow5mult+0x90>
 8010dc0:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8010dc2:	b93c      	cbnz	r4, 8010dd4 <__pow5mult+0x38>
 8010dc4:	2010      	movs	r0, #16
 8010dc6:	f7ff fe63 	bl	8010a90 <malloc>
 8010dca:	6270      	str	r0, [r6, #36]	; 0x24
 8010dcc:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8010dd0:	6004      	str	r4, [r0, #0]
 8010dd2:	60c4      	str	r4, [r0, #12]
 8010dd4:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8010dd8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8010ddc:	b94c      	cbnz	r4, 8010df2 <__pow5mult+0x56>
 8010dde:	f240 2171 	movw	r1, #625	; 0x271
 8010de2:	4630      	mov	r0, r6
 8010de4:	f7ff ff3b 	bl	8010c5e <__i2b>
 8010de8:	2300      	movs	r3, #0
 8010dea:	f8c8 0008 	str.w	r0, [r8, #8]
 8010dee:	4604      	mov	r4, r0
 8010df0:	6003      	str	r3, [r0, #0]
 8010df2:	f04f 0800 	mov.w	r8, #0
 8010df6:	07eb      	lsls	r3, r5, #31
 8010df8:	d50a      	bpl.n	8010e10 <__pow5mult+0x74>
 8010dfa:	4639      	mov	r1, r7
 8010dfc:	4622      	mov	r2, r4
 8010dfe:	4630      	mov	r0, r6
 8010e00:	f7ff ff36 	bl	8010c70 <__multiply>
 8010e04:	4639      	mov	r1, r7
 8010e06:	4681      	mov	r9, r0
 8010e08:	4630      	mov	r0, r6
 8010e0a:	f7ff fe88 	bl	8010b1e <_Bfree>
 8010e0e:	464f      	mov	r7, r9
 8010e10:	106d      	asrs	r5, r5, #1
 8010e12:	d00b      	beq.n	8010e2c <__pow5mult+0x90>
 8010e14:	6820      	ldr	r0, [r4, #0]
 8010e16:	b938      	cbnz	r0, 8010e28 <__pow5mult+0x8c>
 8010e18:	4622      	mov	r2, r4
 8010e1a:	4621      	mov	r1, r4
 8010e1c:	4630      	mov	r0, r6
 8010e1e:	f7ff ff27 	bl	8010c70 <__multiply>
 8010e22:	6020      	str	r0, [r4, #0]
 8010e24:	f8c0 8000 	str.w	r8, [r0]
 8010e28:	4604      	mov	r4, r0
 8010e2a:	e7e4      	b.n	8010df6 <__pow5mult+0x5a>
 8010e2c:	4638      	mov	r0, r7
 8010e2e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8010e32:	bf00      	nop
 8010e34:	08014050 	.word	0x08014050

08010e38 <__lshift>:
 8010e38:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010e3c:	460c      	mov	r4, r1
 8010e3e:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8010e42:	6923      	ldr	r3, [r4, #16]
 8010e44:	6849      	ldr	r1, [r1, #4]
 8010e46:	eb0a 0903 	add.w	r9, sl, r3
 8010e4a:	68a3      	ldr	r3, [r4, #8]
 8010e4c:	4607      	mov	r7, r0
 8010e4e:	4616      	mov	r6, r2
 8010e50:	f109 0501 	add.w	r5, r9, #1
 8010e54:	42ab      	cmp	r3, r5
 8010e56:	db32      	blt.n	8010ebe <__lshift+0x86>
 8010e58:	4638      	mov	r0, r7
 8010e5a:	f7ff fe2c 	bl	8010ab6 <_Balloc>
 8010e5e:	2300      	movs	r3, #0
 8010e60:	4680      	mov	r8, r0
 8010e62:	f100 0114 	add.w	r1, r0, #20
 8010e66:	461a      	mov	r2, r3
 8010e68:	4553      	cmp	r3, sl
 8010e6a:	db2b      	blt.n	8010ec4 <__lshift+0x8c>
 8010e6c:	6920      	ldr	r0, [r4, #16]
 8010e6e:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8010e72:	f104 0314 	add.w	r3, r4, #20
 8010e76:	f016 021f 	ands.w	r2, r6, #31
 8010e7a:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8010e7e:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8010e82:	d025      	beq.n	8010ed0 <__lshift+0x98>
 8010e84:	f1c2 0e20 	rsb	lr, r2, #32
 8010e88:	2000      	movs	r0, #0
 8010e8a:	681e      	ldr	r6, [r3, #0]
 8010e8c:	468a      	mov	sl, r1
 8010e8e:	4096      	lsls	r6, r2
 8010e90:	4330      	orrs	r0, r6
 8010e92:	f84a 0b04 	str.w	r0, [sl], #4
 8010e96:	f853 0b04 	ldr.w	r0, [r3], #4
 8010e9a:	459c      	cmp	ip, r3
 8010e9c:	fa20 f00e 	lsr.w	r0, r0, lr
 8010ea0:	d814      	bhi.n	8010ecc <__lshift+0x94>
 8010ea2:	6048      	str	r0, [r1, #4]
 8010ea4:	b108      	cbz	r0, 8010eaa <__lshift+0x72>
 8010ea6:	f109 0502 	add.w	r5, r9, #2
 8010eaa:	3d01      	subs	r5, #1
 8010eac:	4638      	mov	r0, r7
 8010eae:	f8c8 5010 	str.w	r5, [r8, #16]
 8010eb2:	4621      	mov	r1, r4
 8010eb4:	f7ff fe33 	bl	8010b1e <_Bfree>
 8010eb8:	4640      	mov	r0, r8
 8010eba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010ebe:	3101      	adds	r1, #1
 8010ec0:	005b      	lsls	r3, r3, #1
 8010ec2:	e7c7      	b.n	8010e54 <__lshift+0x1c>
 8010ec4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8010ec8:	3301      	adds	r3, #1
 8010eca:	e7cd      	b.n	8010e68 <__lshift+0x30>
 8010ecc:	4651      	mov	r1, sl
 8010ece:	e7dc      	b.n	8010e8a <__lshift+0x52>
 8010ed0:	3904      	subs	r1, #4
 8010ed2:	f853 2b04 	ldr.w	r2, [r3], #4
 8010ed6:	f841 2f04 	str.w	r2, [r1, #4]!
 8010eda:	459c      	cmp	ip, r3
 8010edc:	d8f9      	bhi.n	8010ed2 <__lshift+0x9a>
 8010ede:	e7e4      	b.n	8010eaa <__lshift+0x72>

08010ee0 <__mcmp>:
 8010ee0:	6903      	ldr	r3, [r0, #16]
 8010ee2:	690a      	ldr	r2, [r1, #16]
 8010ee4:	1a9b      	subs	r3, r3, r2
 8010ee6:	b530      	push	{r4, r5, lr}
 8010ee8:	d10c      	bne.n	8010f04 <__mcmp+0x24>
 8010eea:	0092      	lsls	r2, r2, #2
 8010eec:	3014      	adds	r0, #20
 8010eee:	3114      	adds	r1, #20
 8010ef0:	1884      	adds	r4, r0, r2
 8010ef2:	4411      	add	r1, r2
 8010ef4:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8010ef8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8010efc:	4295      	cmp	r5, r2
 8010efe:	d003      	beq.n	8010f08 <__mcmp+0x28>
 8010f00:	d305      	bcc.n	8010f0e <__mcmp+0x2e>
 8010f02:	2301      	movs	r3, #1
 8010f04:	4618      	mov	r0, r3
 8010f06:	bd30      	pop	{r4, r5, pc}
 8010f08:	42a0      	cmp	r0, r4
 8010f0a:	d3f3      	bcc.n	8010ef4 <__mcmp+0x14>
 8010f0c:	e7fa      	b.n	8010f04 <__mcmp+0x24>
 8010f0e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8010f12:	e7f7      	b.n	8010f04 <__mcmp+0x24>

08010f14 <__mdiff>:
 8010f14:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010f18:	460d      	mov	r5, r1
 8010f1a:	4607      	mov	r7, r0
 8010f1c:	4611      	mov	r1, r2
 8010f1e:	4628      	mov	r0, r5
 8010f20:	4614      	mov	r4, r2
 8010f22:	f7ff ffdd 	bl	8010ee0 <__mcmp>
 8010f26:	1e06      	subs	r6, r0, #0
 8010f28:	d108      	bne.n	8010f3c <__mdiff+0x28>
 8010f2a:	4631      	mov	r1, r6
 8010f2c:	4638      	mov	r0, r7
 8010f2e:	f7ff fdc2 	bl	8010ab6 <_Balloc>
 8010f32:	2301      	movs	r3, #1
 8010f34:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8010f38:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010f3c:	bfa4      	itt	ge
 8010f3e:	4623      	movge	r3, r4
 8010f40:	462c      	movge	r4, r5
 8010f42:	4638      	mov	r0, r7
 8010f44:	6861      	ldr	r1, [r4, #4]
 8010f46:	bfa6      	itte	ge
 8010f48:	461d      	movge	r5, r3
 8010f4a:	2600      	movge	r6, #0
 8010f4c:	2601      	movlt	r6, #1
 8010f4e:	f7ff fdb2 	bl	8010ab6 <_Balloc>
 8010f52:	692b      	ldr	r3, [r5, #16]
 8010f54:	60c6      	str	r6, [r0, #12]
 8010f56:	6926      	ldr	r6, [r4, #16]
 8010f58:	f105 0914 	add.w	r9, r5, #20
 8010f5c:	f104 0214 	add.w	r2, r4, #20
 8010f60:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 8010f64:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 8010f68:	f100 0514 	add.w	r5, r0, #20
 8010f6c:	f04f 0e00 	mov.w	lr, #0
 8010f70:	f852 ab04 	ldr.w	sl, [r2], #4
 8010f74:	f859 4b04 	ldr.w	r4, [r9], #4
 8010f78:	fa1e f18a 	uxtah	r1, lr, sl
 8010f7c:	b2a3      	uxth	r3, r4
 8010f7e:	1ac9      	subs	r1, r1, r3
 8010f80:	0c23      	lsrs	r3, r4, #16
 8010f82:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 8010f86:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8010f8a:	b289      	uxth	r1, r1
 8010f8c:	ea4f 4e23 	mov.w	lr, r3, asr #16
 8010f90:	45c8      	cmp	r8, r9
 8010f92:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8010f96:	4694      	mov	ip, r2
 8010f98:	f845 3b04 	str.w	r3, [r5], #4
 8010f9c:	d8e8      	bhi.n	8010f70 <__mdiff+0x5c>
 8010f9e:	45bc      	cmp	ip, r7
 8010fa0:	d304      	bcc.n	8010fac <__mdiff+0x98>
 8010fa2:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 8010fa6:	b183      	cbz	r3, 8010fca <__mdiff+0xb6>
 8010fa8:	6106      	str	r6, [r0, #16]
 8010faa:	e7c5      	b.n	8010f38 <__mdiff+0x24>
 8010fac:	f85c 1b04 	ldr.w	r1, [ip], #4
 8010fb0:	fa1e f381 	uxtah	r3, lr, r1
 8010fb4:	141a      	asrs	r2, r3, #16
 8010fb6:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8010fba:	b29b      	uxth	r3, r3
 8010fbc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8010fc0:	ea4f 4e22 	mov.w	lr, r2, asr #16
 8010fc4:	f845 3b04 	str.w	r3, [r5], #4
 8010fc8:	e7e9      	b.n	8010f9e <__mdiff+0x8a>
 8010fca:	3e01      	subs	r6, #1
 8010fcc:	e7e9      	b.n	8010fa2 <__mdiff+0x8e>

08010fce <__d2b>:
 8010fce:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8010fd2:	460e      	mov	r6, r1
 8010fd4:	2101      	movs	r1, #1
 8010fd6:	ec59 8b10 	vmov	r8, r9, d0
 8010fda:	4615      	mov	r5, r2
 8010fdc:	f7ff fd6b 	bl	8010ab6 <_Balloc>
 8010fe0:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8010fe4:	4607      	mov	r7, r0
 8010fe6:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8010fea:	bb34      	cbnz	r4, 801103a <__d2b+0x6c>
 8010fec:	9301      	str	r3, [sp, #4]
 8010fee:	f1b8 0300 	subs.w	r3, r8, #0
 8010ff2:	d027      	beq.n	8011044 <__d2b+0x76>
 8010ff4:	a802      	add	r0, sp, #8
 8010ff6:	f840 3d08 	str.w	r3, [r0, #-8]!
 8010ffa:	f7ff fe01 	bl	8010c00 <__lo0bits>
 8010ffe:	9900      	ldr	r1, [sp, #0]
 8011000:	b1f0      	cbz	r0, 8011040 <__d2b+0x72>
 8011002:	9a01      	ldr	r2, [sp, #4]
 8011004:	f1c0 0320 	rsb	r3, r0, #32
 8011008:	fa02 f303 	lsl.w	r3, r2, r3
 801100c:	430b      	orrs	r3, r1
 801100e:	40c2      	lsrs	r2, r0
 8011010:	617b      	str	r3, [r7, #20]
 8011012:	9201      	str	r2, [sp, #4]
 8011014:	9b01      	ldr	r3, [sp, #4]
 8011016:	61bb      	str	r3, [r7, #24]
 8011018:	2b00      	cmp	r3, #0
 801101a:	bf14      	ite	ne
 801101c:	2102      	movne	r1, #2
 801101e:	2101      	moveq	r1, #1
 8011020:	6139      	str	r1, [r7, #16]
 8011022:	b1c4      	cbz	r4, 8011056 <__d2b+0x88>
 8011024:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8011028:	4404      	add	r4, r0
 801102a:	6034      	str	r4, [r6, #0]
 801102c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8011030:	6028      	str	r0, [r5, #0]
 8011032:	4638      	mov	r0, r7
 8011034:	b003      	add	sp, #12
 8011036:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801103a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 801103e:	e7d5      	b.n	8010fec <__d2b+0x1e>
 8011040:	6179      	str	r1, [r7, #20]
 8011042:	e7e7      	b.n	8011014 <__d2b+0x46>
 8011044:	a801      	add	r0, sp, #4
 8011046:	f7ff fddb 	bl	8010c00 <__lo0bits>
 801104a:	9b01      	ldr	r3, [sp, #4]
 801104c:	617b      	str	r3, [r7, #20]
 801104e:	2101      	movs	r1, #1
 8011050:	6139      	str	r1, [r7, #16]
 8011052:	3020      	adds	r0, #32
 8011054:	e7e5      	b.n	8011022 <__d2b+0x54>
 8011056:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 801105a:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 801105e:	6030      	str	r0, [r6, #0]
 8011060:	6918      	ldr	r0, [r3, #16]
 8011062:	f7ff fdae 	bl	8010bc2 <__hi0bits>
 8011066:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 801106a:	e7e1      	b.n	8011030 <__d2b+0x62>

0801106c <_calloc_r>:
 801106c:	b538      	push	{r3, r4, r5, lr}
 801106e:	fb02 f401 	mul.w	r4, r2, r1
 8011072:	4621      	mov	r1, r4
 8011074:	f000 f856 	bl	8011124 <_malloc_r>
 8011078:	4605      	mov	r5, r0
 801107a:	b118      	cbz	r0, 8011084 <_calloc_r+0x18>
 801107c:	4622      	mov	r2, r4
 801107e:	2100      	movs	r1, #0
 8011080:	f7fd ff08 	bl	800ee94 <memset>
 8011084:	4628      	mov	r0, r5
 8011086:	bd38      	pop	{r3, r4, r5, pc}

08011088 <_free_r>:
 8011088:	b538      	push	{r3, r4, r5, lr}
 801108a:	4605      	mov	r5, r0
 801108c:	2900      	cmp	r1, #0
 801108e:	d045      	beq.n	801111c <_free_r+0x94>
 8011090:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8011094:	1f0c      	subs	r4, r1, #4
 8011096:	2b00      	cmp	r3, #0
 8011098:	bfb8      	it	lt
 801109a:	18e4      	addlt	r4, r4, r3
 801109c:	f000 fac3 	bl	8011626 <__malloc_lock>
 80110a0:	4a1f      	ldr	r2, [pc, #124]	; (8011120 <_free_r+0x98>)
 80110a2:	6813      	ldr	r3, [r2, #0]
 80110a4:	4610      	mov	r0, r2
 80110a6:	b933      	cbnz	r3, 80110b6 <_free_r+0x2e>
 80110a8:	6063      	str	r3, [r4, #4]
 80110aa:	6014      	str	r4, [r2, #0]
 80110ac:	4628      	mov	r0, r5
 80110ae:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80110b2:	f000 bab9 	b.w	8011628 <__malloc_unlock>
 80110b6:	42a3      	cmp	r3, r4
 80110b8:	d90c      	bls.n	80110d4 <_free_r+0x4c>
 80110ba:	6821      	ldr	r1, [r4, #0]
 80110bc:	1862      	adds	r2, r4, r1
 80110be:	4293      	cmp	r3, r2
 80110c0:	bf04      	itt	eq
 80110c2:	681a      	ldreq	r2, [r3, #0]
 80110c4:	685b      	ldreq	r3, [r3, #4]
 80110c6:	6063      	str	r3, [r4, #4]
 80110c8:	bf04      	itt	eq
 80110ca:	1852      	addeq	r2, r2, r1
 80110cc:	6022      	streq	r2, [r4, #0]
 80110ce:	6004      	str	r4, [r0, #0]
 80110d0:	e7ec      	b.n	80110ac <_free_r+0x24>
 80110d2:	4613      	mov	r3, r2
 80110d4:	685a      	ldr	r2, [r3, #4]
 80110d6:	b10a      	cbz	r2, 80110dc <_free_r+0x54>
 80110d8:	42a2      	cmp	r2, r4
 80110da:	d9fa      	bls.n	80110d2 <_free_r+0x4a>
 80110dc:	6819      	ldr	r1, [r3, #0]
 80110de:	1858      	adds	r0, r3, r1
 80110e0:	42a0      	cmp	r0, r4
 80110e2:	d10b      	bne.n	80110fc <_free_r+0x74>
 80110e4:	6820      	ldr	r0, [r4, #0]
 80110e6:	4401      	add	r1, r0
 80110e8:	1858      	adds	r0, r3, r1
 80110ea:	4282      	cmp	r2, r0
 80110ec:	6019      	str	r1, [r3, #0]
 80110ee:	d1dd      	bne.n	80110ac <_free_r+0x24>
 80110f0:	6810      	ldr	r0, [r2, #0]
 80110f2:	6852      	ldr	r2, [r2, #4]
 80110f4:	605a      	str	r2, [r3, #4]
 80110f6:	4401      	add	r1, r0
 80110f8:	6019      	str	r1, [r3, #0]
 80110fa:	e7d7      	b.n	80110ac <_free_r+0x24>
 80110fc:	d902      	bls.n	8011104 <_free_r+0x7c>
 80110fe:	230c      	movs	r3, #12
 8011100:	602b      	str	r3, [r5, #0]
 8011102:	e7d3      	b.n	80110ac <_free_r+0x24>
 8011104:	6820      	ldr	r0, [r4, #0]
 8011106:	1821      	adds	r1, r4, r0
 8011108:	428a      	cmp	r2, r1
 801110a:	bf04      	itt	eq
 801110c:	6811      	ldreq	r1, [r2, #0]
 801110e:	6852      	ldreq	r2, [r2, #4]
 8011110:	6062      	str	r2, [r4, #4]
 8011112:	bf04      	itt	eq
 8011114:	1809      	addeq	r1, r1, r0
 8011116:	6021      	streq	r1, [r4, #0]
 8011118:	605c      	str	r4, [r3, #4]
 801111a:	e7c7      	b.n	80110ac <_free_r+0x24>
 801111c:	bd38      	pop	{r3, r4, r5, pc}
 801111e:	bf00      	nop
 8011120:	20001f18 	.word	0x20001f18

08011124 <_malloc_r>:
 8011124:	b570      	push	{r4, r5, r6, lr}
 8011126:	1ccd      	adds	r5, r1, #3
 8011128:	f025 0503 	bic.w	r5, r5, #3
 801112c:	3508      	adds	r5, #8
 801112e:	2d0c      	cmp	r5, #12
 8011130:	bf38      	it	cc
 8011132:	250c      	movcc	r5, #12
 8011134:	2d00      	cmp	r5, #0
 8011136:	4606      	mov	r6, r0
 8011138:	db01      	blt.n	801113e <_malloc_r+0x1a>
 801113a:	42a9      	cmp	r1, r5
 801113c:	d903      	bls.n	8011146 <_malloc_r+0x22>
 801113e:	230c      	movs	r3, #12
 8011140:	6033      	str	r3, [r6, #0]
 8011142:	2000      	movs	r0, #0
 8011144:	bd70      	pop	{r4, r5, r6, pc}
 8011146:	f000 fa6e 	bl	8011626 <__malloc_lock>
 801114a:	4a21      	ldr	r2, [pc, #132]	; (80111d0 <_malloc_r+0xac>)
 801114c:	6814      	ldr	r4, [r2, #0]
 801114e:	4621      	mov	r1, r4
 8011150:	b991      	cbnz	r1, 8011178 <_malloc_r+0x54>
 8011152:	4c20      	ldr	r4, [pc, #128]	; (80111d4 <_malloc_r+0xb0>)
 8011154:	6823      	ldr	r3, [r4, #0]
 8011156:	b91b      	cbnz	r3, 8011160 <_malloc_r+0x3c>
 8011158:	4630      	mov	r0, r6
 801115a:	f000 f98f 	bl	801147c <_sbrk_r>
 801115e:	6020      	str	r0, [r4, #0]
 8011160:	4629      	mov	r1, r5
 8011162:	4630      	mov	r0, r6
 8011164:	f000 f98a 	bl	801147c <_sbrk_r>
 8011168:	1c43      	adds	r3, r0, #1
 801116a:	d124      	bne.n	80111b6 <_malloc_r+0x92>
 801116c:	230c      	movs	r3, #12
 801116e:	6033      	str	r3, [r6, #0]
 8011170:	4630      	mov	r0, r6
 8011172:	f000 fa59 	bl	8011628 <__malloc_unlock>
 8011176:	e7e4      	b.n	8011142 <_malloc_r+0x1e>
 8011178:	680b      	ldr	r3, [r1, #0]
 801117a:	1b5b      	subs	r3, r3, r5
 801117c:	d418      	bmi.n	80111b0 <_malloc_r+0x8c>
 801117e:	2b0b      	cmp	r3, #11
 8011180:	d90f      	bls.n	80111a2 <_malloc_r+0x7e>
 8011182:	600b      	str	r3, [r1, #0]
 8011184:	50cd      	str	r5, [r1, r3]
 8011186:	18cc      	adds	r4, r1, r3
 8011188:	4630      	mov	r0, r6
 801118a:	f000 fa4d 	bl	8011628 <__malloc_unlock>
 801118e:	f104 000b 	add.w	r0, r4, #11
 8011192:	1d23      	adds	r3, r4, #4
 8011194:	f020 0007 	bic.w	r0, r0, #7
 8011198:	1ac3      	subs	r3, r0, r3
 801119a:	d0d3      	beq.n	8011144 <_malloc_r+0x20>
 801119c:	425a      	negs	r2, r3
 801119e:	50e2      	str	r2, [r4, r3]
 80111a0:	e7d0      	b.n	8011144 <_malloc_r+0x20>
 80111a2:	428c      	cmp	r4, r1
 80111a4:	684b      	ldr	r3, [r1, #4]
 80111a6:	bf16      	itet	ne
 80111a8:	6063      	strne	r3, [r4, #4]
 80111aa:	6013      	streq	r3, [r2, #0]
 80111ac:	460c      	movne	r4, r1
 80111ae:	e7eb      	b.n	8011188 <_malloc_r+0x64>
 80111b0:	460c      	mov	r4, r1
 80111b2:	6849      	ldr	r1, [r1, #4]
 80111b4:	e7cc      	b.n	8011150 <_malloc_r+0x2c>
 80111b6:	1cc4      	adds	r4, r0, #3
 80111b8:	f024 0403 	bic.w	r4, r4, #3
 80111bc:	42a0      	cmp	r0, r4
 80111be:	d005      	beq.n	80111cc <_malloc_r+0xa8>
 80111c0:	1a21      	subs	r1, r4, r0
 80111c2:	4630      	mov	r0, r6
 80111c4:	f000 f95a 	bl	801147c <_sbrk_r>
 80111c8:	3001      	adds	r0, #1
 80111ca:	d0cf      	beq.n	801116c <_malloc_r+0x48>
 80111cc:	6025      	str	r5, [r4, #0]
 80111ce:	e7db      	b.n	8011188 <_malloc_r+0x64>
 80111d0:	20001f18 	.word	0x20001f18
 80111d4:	20001f1c 	.word	0x20001f1c

080111d8 <__ssputs_r>:
 80111d8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80111dc:	688e      	ldr	r6, [r1, #8]
 80111de:	429e      	cmp	r6, r3
 80111e0:	4682      	mov	sl, r0
 80111e2:	460c      	mov	r4, r1
 80111e4:	4690      	mov	r8, r2
 80111e6:	4699      	mov	r9, r3
 80111e8:	d837      	bhi.n	801125a <__ssputs_r+0x82>
 80111ea:	898a      	ldrh	r2, [r1, #12]
 80111ec:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80111f0:	d031      	beq.n	8011256 <__ssputs_r+0x7e>
 80111f2:	6825      	ldr	r5, [r4, #0]
 80111f4:	6909      	ldr	r1, [r1, #16]
 80111f6:	1a6f      	subs	r7, r5, r1
 80111f8:	6965      	ldr	r5, [r4, #20]
 80111fa:	2302      	movs	r3, #2
 80111fc:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8011200:	fb95 f5f3 	sdiv	r5, r5, r3
 8011204:	f109 0301 	add.w	r3, r9, #1
 8011208:	443b      	add	r3, r7
 801120a:	429d      	cmp	r5, r3
 801120c:	bf38      	it	cc
 801120e:	461d      	movcc	r5, r3
 8011210:	0553      	lsls	r3, r2, #21
 8011212:	d530      	bpl.n	8011276 <__ssputs_r+0x9e>
 8011214:	4629      	mov	r1, r5
 8011216:	f7ff ff85 	bl	8011124 <_malloc_r>
 801121a:	4606      	mov	r6, r0
 801121c:	b950      	cbnz	r0, 8011234 <__ssputs_r+0x5c>
 801121e:	230c      	movs	r3, #12
 8011220:	f8ca 3000 	str.w	r3, [sl]
 8011224:	89a3      	ldrh	r3, [r4, #12]
 8011226:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801122a:	81a3      	strh	r3, [r4, #12]
 801122c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8011230:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011234:	463a      	mov	r2, r7
 8011236:	6921      	ldr	r1, [r4, #16]
 8011238:	f7ff fc32 	bl	8010aa0 <memcpy>
 801123c:	89a3      	ldrh	r3, [r4, #12]
 801123e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8011242:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8011246:	81a3      	strh	r3, [r4, #12]
 8011248:	6126      	str	r6, [r4, #16]
 801124a:	6165      	str	r5, [r4, #20]
 801124c:	443e      	add	r6, r7
 801124e:	1bed      	subs	r5, r5, r7
 8011250:	6026      	str	r6, [r4, #0]
 8011252:	60a5      	str	r5, [r4, #8]
 8011254:	464e      	mov	r6, r9
 8011256:	454e      	cmp	r6, r9
 8011258:	d900      	bls.n	801125c <__ssputs_r+0x84>
 801125a:	464e      	mov	r6, r9
 801125c:	4632      	mov	r2, r6
 801125e:	4641      	mov	r1, r8
 8011260:	6820      	ldr	r0, [r4, #0]
 8011262:	f000 f9c7 	bl	80115f4 <memmove>
 8011266:	68a3      	ldr	r3, [r4, #8]
 8011268:	1b9b      	subs	r3, r3, r6
 801126a:	60a3      	str	r3, [r4, #8]
 801126c:	6823      	ldr	r3, [r4, #0]
 801126e:	441e      	add	r6, r3
 8011270:	6026      	str	r6, [r4, #0]
 8011272:	2000      	movs	r0, #0
 8011274:	e7dc      	b.n	8011230 <__ssputs_r+0x58>
 8011276:	462a      	mov	r2, r5
 8011278:	f000 f9d7 	bl	801162a <_realloc_r>
 801127c:	4606      	mov	r6, r0
 801127e:	2800      	cmp	r0, #0
 8011280:	d1e2      	bne.n	8011248 <__ssputs_r+0x70>
 8011282:	6921      	ldr	r1, [r4, #16]
 8011284:	4650      	mov	r0, sl
 8011286:	f7ff feff 	bl	8011088 <_free_r>
 801128a:	e7c8      	b.n	801121e <__ssputs_r+0x46>

0801128c <_svfiprintf_r>:
 801128c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011290:	461d      	mov	r5, r3
 8011292:	898b      	ldrh	r3, [r1, #12]
 8011294:	061f      	lsls	r7, r3, #24
 8011296:	b09d      	sub	sp, #116	; 0x74
 8011298:	4680      	mov	r8, r0
 801129a:	460c      	mov	r4, r1
 801129c:	4616      	mov	r6, r2
 801129e:	d50f      	bpl.n	80112c0 <_svfiprintf_r+0x34>
 80112a0:	690b      	ldr	r3, [r1, #16]
 80112a2:	b96b      	cbnz	r3, 80112c0 <_svfiprintf_r+0x34>
 80112a4:	2140      	movs	r1, #64	; 0x40
 80112a6:	f7ff ff3d 	bl	8011124 <_malloc_r>
 80112aa:	6020      	str	r0, [r4, #0]
 80112ac:	6120      	str	r0, [r4, #16]
 80112ae:	b928      	cbnz	r0, 80112bc <_svfiprintf_r+0x30>
 80112b0:	230c      	movs	r3, #12
 80112b2:	f8c8 3000 	str.w	r3, [r8]
 80112b6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80112ba:	e0c8      	b.n	801144e <_svfiprintf_r+0x1c2>
 80112bc:	2340      	movs	r3, #64	; 0x40
 80112be:	6163      	str	r3, [r4, #20]
 80112c0:	2300      	movs	r3, #0
 80112c2:	9309      	str	r3, [sp, #36]	; 0x24
 80112c4:	2320      	movs	r3, #32
 80112c6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80112ca:	2330      	movs	r3, #48	; 0x30
 80112cc:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80112d0:	9503      	str	r5, [sp, #12]
 80112d2:	f04f 0b01 	mov.w	fp, #1
 80112d6:	4637      	mov	r7, r6
 80112d8:	463d      	mov	r5, r7
 80112da:	f815 3b01 	ldrb.w	r3, [r5], #1
 80112de:	b10b      	cbz	r3, 80112e4 <_svfiprintf_r+0x58>
 80112e0:	2b25      	cmp	r3, #37	; 0x25
 80112e2:	d13e      	bne.n	8011362 <_svfiprintf_r+0xd6>
 80112e4:	ebb7 0a06 	subs.w	sl, r7, r6
 80112e8:	d00b      	beq.n	8011302 <_svfiprintf_r+0x76>
 80112ea:	4653      	mov	r3, sl
 80112ec:	4632      	mov	r2, r6
 80112ee:	4621      	mov	r1, r4
 80112f0:	4640      	mov	r0, r8
 80112f2:	f7ff ff71 	bl	80111d8 <__ssputs_r>
 80112f6:	3001      	adds	r0, #1
 80112f8:	f000 80a4 	beq.w	8011444 <_svfiprintf_r+0x1b8>
 80112fc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80112fe:	4453      	add	r3, sl
 8011300:	9309      	str	r3, [sp, #36]	; 0x24
 8011302:	783b      	ldrb	r3, [r7, #0]
 8011304:	2b00      	cmp	r3, #0
 8011306:	f000 809d 	beq.w	8011444 <_svfiprintf_r+0x1b8>
 801130a:	2300      	movs	r3, #0
 801130c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8011310:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8011314:	9304      	str	r3, [sp, #16]
 8011316:	9307      	str	r3, [sp, #28]
 8011318:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 801131c:	931a      	str	r3, [sp, #104]	; 0x68
 801131e:	462f      	mov	r7, r5
 8011320:	2205      	movs	r2, #5
 8011322:	f817 1b01 	ldrb.w	r1, [r7], #1
 8011326:	4850      	ldr	r0, [pc, #320]	; (8011468 <_svfiprintf_r+0x1dc>)
 8011328:	f7ee ff82 	bl	8000230 <memchr>
 801132c:	9b04      	ldr	r3, [sp, #16]
 801132e:	b9d0      	cbnz	r0, 8011366 <_svfiprintf_r+0xda>
 8011330:	06d9      	lsls	r1, r3, #27
 8011332:	bf44      	itt	mi
 8011334:	2220      	movmi	r2, #32
 8011336:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 801133a:	071a      	lsls	r2, r3, #28
 801133c:	bf44      	itt	mi
 801133e:	222b      	movmi	r2, #43	; 0x2b
 8011340:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8011344:	782a      	ldrb	r2, [r5, #0]
 8011346:	2a2a      	cmp	r2, #42	; 0x2a
 8011348:	d015      	beq.n	8011376 <_svfiprintf_r+0xea>
 801134a:	9a07      	ldr	r2, [sp, #28]
 801134c:	462f      	mov	r7, r5
 801134e:	2000      	movs	r0, #0
 8011350:	250a      	movs	r5, #10
 8011352:	4639      	mov	r1, r7
 8011354:	f811 3b01 	ldrb.w	r3, [r1], #1
 8011358:	3b30      	subs	r3, #48	; 0x30
 801135a:	2b09      	cmp	r3, #9
 801135c:	d94d      	bls.n	80113fa <_svfiprintf_r+0x16e>
 801135e:	b1b8      	cbz	r0, 8011390 <_svfiprintf_r+0x104>
 8011360:	e00f      	b.n	8011382 <_svfiprintf_r+0xf6>
 8011362:	462f      	mov	r7, r5
 8011364:	e7b8      	b.n	80112d8 <_svfiprintf_r+0x4c>
 8011366:	4a40      	ldr	r2, [pc, #256]	; (8011468 <_svfiprintf_r+0x1dc>)
 8011368:	1a80      	subs	r0, r0, r2
 801136a:	fa0b f000 	lsl.w	r0, fp, r0
 801136e:	4318      	orrs	r0, r3
 8011370:	9004      	str	r0, [sp, #16]
 8011372:	463d      	mov	r5, r7
 8011374:	e7d3      	b.n	801131e <_svfiprintf_r+0x92>
 8011376:	9a03      	ldr	r2, [sp, #12]
 8011378:	1d11      	adds	r1, r2, #4
 801137a:	6812      	ldr	r2, [r2, #0]
 801137c:	9103      	str	r1, [sp, #12]
 801137e:	2a00      	cmp	r2, #0
 8011380:	db01      	blt.n	8011386 <_svfiprintf_r+0xfa>
 8011382:	9207      	str	r2, [sp, #28]
 8011384:	e004      	b.n	8011390 <_svfiprintf_r+0x104>
 8011386:	4252      	negs	r2, r2
 8011388:	f043 0302 	orr.w	r3, r3, #2
 801138c:	9207      	str	r2, [sp, #28]
 801138e:	9304      	str	r3, [sp, #16]
 8011390:	783b      	ldrb	r3, [r7, #0]
 8011392:	2b2e      	cmp	r3, #46	; 0x2e
 8011394:	d10c      	bne.n	80113b0 <_svfiprintf_r+0x124>
 8011396:	787b      	ldrb	r3, [r7, #1]
 8011398:	2b2a      	cmp	r3, #42	; 0x2a
 801139a:	d133      	bne.n	8011404 <_svfiprintf_r+0x178>
 801139c:	9b03      	ldr	r3, [sp, #12]
 801139e:	1d1a      	adds	r2, r3, #4
 80113a0:	681b      	ldr	r3, [r3, #0]
 80113a2:	9203      	str	r2, [sp, #12]
 80113a4:	2b00      	cmp	r3, #0
 80113a6:	bfb8      	it	lt
 80113a8:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 80113ac:	3702      	adds	r7, #2
 80113ae:	9305      	str	r3, [sp, #20]
 80113b0:	4d2e      	ldr	r5, [pc, #184]	; (801146c <_svfiprintf_r+0x1e0>)
 80113b2:	7839      	ldrb	r1, [r7, #0]
 80113b4:	2203      	movs	r2, #3
 80113b6:	4628      	mov	r0, r5
 80113b8:	f7ee ff3a 	bl	8000230 <memchr>
 80113bc:	b138      	cbz	r0, 80113ce <_svfiprintf_r+0x142>
 80113be:	2340      	movs	r3, #64	; 0x40
 80113c0:	1b40      	subs	r0, r0, r5
 80113c2:	fa03 f000 	lsl.w	r0, r3, r0
 80113c6:	9b04      	ldr	r3, [sp, #16]
 80113c8:	4303      	orrs	r3, r0
 80113ca:	3701      	adds	r7, #1
 80113cc:	9304      	str	r3, [sp, #16]
 80113ce:	7839      	ldrb	r1, [r7, #0]
 80113d0:	4827      	ldr	r0, [pc, #156]	; (8011470 <_svfiprintf_r+0x1e4>)
 80113d2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80113d6:	2206      	movs	r2, #6
 80113d8:	1c7e      	adds	r6, r7, #1
 80113da:	f7ee ff29 	bl	8000230 <memchr>
 80113de:	2800      	cmp	r0, #0
 80113e0:	d038      	beq.n	8011454 <_svfiprintf_r+0x1c8>
 80113e2:	4b24      	ldr	r3, [pc, #144]	; (8011474 <_svfiprintf_r+0x1e8>)
 80113e4:	bb13      	cbnz	r3, 801142c <_svfiprintf_r+0x1a0>
 80113e6:	9b03      	ldr	r3, [sp, #12]
 80113e8:	3307      	adds	r3, #7
 80113ea:	f023 0307 	bic.w	r3, r3, #7
 80113ee:	3308      	adds	r3, #8
 80113f0:	9303      	str	r3, [sp, #12]
 80113f2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80113f4:	444b      	add	r3, r9
 80113f6:	9309      	str	r3, [sp, #36]	; 0x24
 80113f8:	e76d      	b.n	80112d6 <_svfiprintf_r+0x4a>
 80113fa:	fb05 3202 	mla	r2, r5, r2, r3
 80113fe:	2001      	movs	r0, #1
 8011400:	460f      	mov	r7, r1
 8011402:	e7a6      	b.n	8011352 <_svfiprintf_r+0xc6>
 8011404:	2300      	movs	r3, #0
 8011406:	3701      	adds	r7, #1
 8011408:	9305      	str	r3, [sp, #20]
 801140a:	4619      	mov	r1, r3
 801140c:	250a      	movs	r5, #10
 801140e:	4638      	mov	r0, r7
 8011410:	f810 2b01 	ldrb.w	r2, [r0], #1
 8011414:	3a30      	subs	r2, #48	; 0x30
 8011416:	2a09      	cmp	r2, #9
 8011418:	d903      	bls.n	8011422 <_svfiprintf_r+0x196>
 801141a:	2b00      	cmp	r3, #0
 801141c:	d0c8      	beq.n	80113b0 <_svfiprintf_r+0x124>
 801141e:	9105      	str	r1, [sp, #20]
 8011420:	e7c6      	b.n	80113b0 <_svfiprintf_r+0x124>
 8011422:	fb05 2101 	mla	r1, r5, r1, r2
 8011426:	2301      	movs	r3, #1
 8011428:	4607      	mov	r7, r0
 801142a:	e7f0      	b.n	801140e <_svfiprintf_r+0x182>
 801142c:	ab03      	add	r3, sp, #12
 801142e:	9300      	str	r3, [sp, #0]
 8011430:	4622      	mov	r2, r4
 8011432:	4b11      	ldr	r3, [pc, #68]	; (8011478 <_svfiprintf_r+0x1ec>)
 8011434:	a904      	add	r1, sp, #16
 8011436:	4640      	mov	r0, r8
 8011438:	f7fd fdc8 	bl	800efcc <_printf_float>
 801143c:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 8011440:	4681      	mov	r9, r0
 8011442:	d1d6      	bne.n	80113f2 <_svfiprintf_r+0x166>
 8011444:	89a3      	ldrh	r3, [r4, #12]
 8011446:	065b      	lsls	r3, r3, #25
 8011448:	f53f af35 	bmi.w	80112b6 <_svfiprintf_r+0x2a>
 801144c:	9809      	ldr	r0, [sp, #36]	; 0x24
 801144e:	b01d      	add	sp, #116	; 0x74
 8011450:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011454:	ab03      	add	r3, sp, #12
 8011456:	9300      	str	r3, [sp, #0]
 8011458:	4622      	mov	r2, r4
 801145a:	4b07      	ldr	r3, [pc, #28]	; (8011478 <_svfiprintf_r+0x1ec>)
 801145c:	a904      	add	r1, sp, #16
 801145e:	4640      	mov	r0, r8
 8011460:	f7fe f86a 	bl	800f538 <_printf_i>
 8011464:	e7ea      	b.n	801143c <_svfiprintf_r+0x1b0>
 8011466:	bf00      	nop
 8011468:	0801405c 	.word	0x0801405c
 801146c:	08014062 	.word	0x08014062
 8011470:	08014066 	.word	0x08014066
 8011474:	0800efcd 	.word	0x0800efcd
 8011478:	080111d9 	.word	0x080111d9

0801147c <_sbrk_r>:
 801147c:	b538      	push	{r3, r4, r5, lr}
 801147e:	4c06      	ldr	r4, [pc, #24]	; (8011498 <_sbrk_r+0x1c>)
 8011480:	2300      	movs	r3, #0
 8011482:	4605      	mov	r5, r0
 8011484:	4608      	mov	r0, r1
 8011486:	6023      	str	r3, [r4, #0]
 8011488:	f7f6 f9a2 	bl	80077d0 <_sbrk>
 801148c:	1c43      	adds	r3, r0, #1
 801148e:	d102      	bne.n	8011496 <_sbrk_r+0x1a>
 8011490:	6823      	ldr	r3, [r4, #0]
 8011492:	b103      	cbz	r3, 8011496 <_sbrk_r+0x1a>
 8011494:	602b      	str	r3, [r5, #0]
 8011496:	bd38      	pop	{r3, r4, r5, pc}
 8011498:	20002950 	.word	0x20002950

0801149c <__sread>:
 801149c:	b510      	push	{r4, lr}
 801149e:	460c      	mov	r4, r1
 80114a0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80114a4:	f000 f8e8 	bl	8011678 <_read_r>
 80114a8:	2800      	cmp	r0, #0
 80114aa:	bfab      	itete	ge
 80114ac:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80114ae:	89a3      	ldrhlt	r3, [r4, #12]
 80114b0:	181b      	addge	r3, r3, r0
 80114b2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80114b6:	bfac      	ite	ge
 80114b8:	6563      	strge	r3, [r4, #84]	; 0x54
 80114ba:	81a3      	strhlt	r3, [r4, #12]
 80114bc:	bd10      	pop	{r4, pc}

080114be <__swrite>:
 80114be:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80114c2:	461f      	mov	r7, r3
 80114c4:	898b      	ldrh	r3, [r1, #12]
 80114c6:	05db      	lsls	r3, r3, #23
 80114c8:	4605      	mov	r5, r0
 80114ca:	460c      	mov	r4, r1
 80114cc:	4616      	mov	r6, r2
 80114ce:	d505      	bpl.n	80114dc <__swrite+0x1e>
 80114d0:	2302      	movs	r3, #2
 80114d2:	2200      	movs	r2, #0
 80114d4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80114d8:	f000 f868 	bl	80115ac <_lseek_r>
 80114dc:	89a3      	ldrh	r3, [r4, #12]
 80114de:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80114e2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80114e6:	81a3      	strh	r3, [r4, #12]
 80114e8:	4632      	mov	r2, r6
 80114ea:	463b      	mov	r3, r7
 80114ec:	4628      	mov	r0, r5
 80114ee:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80114f2:	f000 b817 	b.w	8011524 <_write_r>

080114f6 <__sseek>:
 80114f6:	b510      	push	{r4, lr}
 80114f8:	460c      	mov	r4, r1
 80114fa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80114fe:	f000 f855 	bl	80115ac <_lseek_r>
 8011502:	1c43      	adds	r3, r0, #1
 8011504:	89a3      	ldrh	r3, [r4, #12]
 8011506:	bf15      	itete	ne
 8011508:	6560      	strne	r0, [r4, #84]	; 0x54
 801150a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 801150e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8011512:	81a3      	strheq	r3, [r4, #12]
 8011514:	bf18      	it	ne
 8011516:	81a3      	strhne	r3, [r4, #12]
 8011518:	bd10      	pop	{r4, pc}

0801151a <__sclose>:
 801151a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801151e:	f000 b813 	b.w	8011548 <_close_r>
	...

08011524 <_write_r>:
 8011524:	b538      	push	{r3, r4, r5, lr}
 8011526:	4c07      	ldr	r4, [pc, #28]	; (8011544 <_write_r+0x20>)
 8011528:	4605      	mov	r5, r0
 801152a:	4608      	mov	r0, r1
 801152c:	4611      	mov	r1, r2
 801152e:	2200      	movs	r2, #0
 8011530:	6022      	str	r2, [r4, #0]
 8011532:	461a      	mov	r2, r3
 8011534:	f7f5 fe23 	bl	800717e <_write>
 8011538:	1c43      	adds	r3, r0, #1
 801153a:	d102      	bne.n	8011542 <_write_r+0x1e>
 801153c:	6823      	ldr	r3, [r4, #0]
 801153e:	b103      	cbz	r3, 8011542 <_write_r+0x1e>
 8011540:	602b      	str	r3, [r5, #0]
 8011542:	bd38      	pop	{r3, r4, r5, pc}
 8011544:	20002950 	.word	0x20002950

08011548 <_close_r>:
 8011548:	b538      	push	{r3, r4, r5, lr}
 801154a:	4c06      	ldr	r4, [pc, #24]	; (8011564 <_close_r+0x1c>)
 801154c:	2300      	movs	r3, #0
 801154e:	4605      	mov	r5, r0
 8011550:	4608      	mov	r0, r1
 8011552:	6023      	str	r3, [r4, #0]
 8011554:	f7f6 f907 	bl	8007766 <_close>
 8011558:	1c43      	adds	r3, r0, #1
 801155a:	d102      	bne.n	8011562 <_close_r+0x1a>
 801155c:	6823      	ldr	r3, [r4, #0]
 801155e:	b103      	cbz	r3, 8011562 <_close_r+0x1a>
 8011560:	602b      	str	r3, [r5, #0]
 8011562:	bd38      	pop	{r3, r4, r5, pc}
 8011564:	20002950 	.word	0x20002950

08011568 <_fstat_r>:
 8011568:	b538      	push	{r3, r4, r5, lr}
 801156a:	4c07      	ldr	r4, [pc, #28]	; (8011588 <_fstat_r+0x20>)
 801156c:	2300      	movs	r3, #0
 801156e:	4605      	mov	r5, r0
 8011570:	4608      	mov	r0, r1
 8011572:	4611      	mov	r1, r2
 8011574:	6023      	str	r3, [r4, #0]
 8011576:	f7f6 f902 	bl	800777e <_fstat>
 801157a:	1c43      	adds	r3, r0, #1
 801157c:	d102      	bne.n	8011584 <_fstat_r+0x1c>
 801157e:	6823      	ldr	r3, [r4, #0]
 8011580:	b103      	cbz	r3, 8011584 <_fstat_r+0x1c>
 8011582:	602b      	str	r3, [r5, #0]
 8011584:	bd38      	pop	{r3, r4, r5, pc}
 8011586:	bf00      	nop
 8011588:	20002950 	.word	0x20002950

0801158c <_isatty_r>:
 801158c:	b538      	push	{r3, r4, r5, lr}
 801158e:	4c06      	ldr	r4, [pc, #24]	; (80115a8 <_isatty_r+0x1c>)
 8011590:	2300      	movs	r3, #0
 8011592:	4605      	mov	r5, r0
 8011594:	4608      	mov	r0, r1
 8011596:	6023      	str	r3, [r4, #0]
 8011598:	f7f6 f901 	bl	800779e <_isatty>
 801159c:	1c43      	adds	r3, r0, #1
 801159e:	d102      	bne.n	80115a6 <_isatty_r+0x1a>
 80115a0:	6823      	ldr	r3, [r4, #0]
 80115a2:	b103      	cbz	r3, 80115a6 <_isatty_r+0x1a>
 80115a4:	602b      	str	r3, [r5, #0]
 80115a6:	bd38      	pop	{r3, r4, r5, pc}
 80115a8:	20002950 	.word	0x20002950

080115ac <_lseek_r>:
 80115ac:	b538      	push	{r3, r4, r5, lr}
 80115ae:	4c07      	ldr	r4, [pc, #28]	; (80115cc <_lseek_r+0x20>)
 80115b0:	4605      	mov	r5, r0
 80115b2:	4608      	mov	r0, r1
 80115b4:	4611      	mov	r1, r2
 80115b6:	2200      	movs	r2, #0
 80115b8:	6022      	str	r2, [r4, #0]
 80115ba:	461a      	mov	r2, r3
 80115bc:	f7f6 f8fa 	bl	80077b4 <_lseek>
 80115c0:	1c43      	adds	r3, r0, #1
 80115c2:	d102      	bne.n	80115ca <_lseek_r+0x1e>
 80115c4:	6823      	ldr	r3, [r4, #0]
 80115c6:	b103      	cbz	r3, 80115ca <_lseek_r+0x1e>
 80115c8:	602b      	str	r3, [r5, #0]
 80115ca:	bd38      	pop	{r3, r4, r5, pc}
 80115cc:	20002950 	.word	0x20002950

080115d0 <__ascii_mbtowc>:
 80115d0:	b082      	sub	sp, #8
 80115d2:	b901      	cbnz	r1, 80115d6 <__ascii_mbtowc+0x6>
 80115d4:	a901      	add	r1, sp, #4
 80115d6:	b142      	cbz	r2, 80115ea <__ascii_mbtowc+0x1a>
 80115d8:	b14b      	cbz	r3, 80115ee <__ascii_mbtowc+0x1e>
 80115da:	7813      	ldrb	r3, [r2, #0]
 80115dc:	600b      	str	r3, [r1, #0]
 80115de:	7812      	ldrb	r2, [r2, #0]
 80115e0:	1c10      	adds	r0, r2, #0
 80115e2:	bf18      	it	ne
 80115e4:	2001      	movne	r0, #1
 80115e6:	b002      	add	sp, #8
 80115e8:	4770      	bx	lr
 80115ea:	4610      	mov	r0, r2
 80115ec:	e7fb      	b.n	80115e6 <__ascii_mbtowc+0x16>
 80115ee:	f06f 0001 	mvn.w	r0, #1
 80115f2:	e7f8      	b.n	80115e6 <__ascii_mbtowc+0x16>

080115f4 <memmove>:
 80115f4:	4288      	cmp	r0, r1
 80115f6:	b510      	push	{r4, lr}
 80115f8:	eb01 0302 	add.w	r3, r1, r2
 80115fc:	d807      	bhi.n	801160e <memmove+0x1a>
 80115fe:	1e42      	subs	r2, r0, #1
 8011600:	4299      	cmp	r1, r3
 8011602:	d00a      	beq.n	801161a <memmove+0x26>
 8011604:	f811 4b01 	ldrb.w	r4, [r1], #1
 8011608:	f802 4f01 	strb.w	r4, [r2, #1]!
 801160c:	e7f8      	b.n	8011600 <memmove+0xc>
 801160e:	4283      	cmp	r3, r0
 8011610:	d9f5      	bls.n	80115fe <memmove+0xa>
 8011612:	1881      	adds	r1, r0, r2
 8011614:	1ad2      	subs	r2, r2, r3
 8011616:	42d3      	cmn	r3, r2
 8011618:	d100      	bne.n	801161c <memmove+0x28>
 801161a:	bd10      	pop	{r4, pc}
 801161c:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8011620:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8011624:	e7f7      	b.n	8011616 <memmove+0x22>

08011626 <__malloc_lock>:
 8011626:	4770      	bx	lr

08011628 <__malloc_unlock>:
 8011628:	4770      	bx	lr

0801162a <_realloc_r>:
 801162a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801162c:	4607      	mov	r7, r0
 801162e:	4614      	mov	r4, r2
 8011630:	460e      	mov	r6, r1
 8011632:	b921      	cbnz	r1, 801163e <_realloc_r+0x14>
 8011634:	4611      	mov	r1, r2
 8011636:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 801163a:	f7ff bd73 	b.w	8011124 <_malloc_r>
 801163e:	b922      	cbnz	r2, 801164a <_realloc_r+0x20>
 8011640:	f7ff fd22 	bl	8011088 <_free_r>
 8011644:	4625      	mov	r5, r4
 8011646:	4628      	mov	r0, r5
 8011648:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801164a:	f000 f834 	bl	80116b6 <_malloc_usable_size_r>
 801164e:	42a0      	cmp	r0, r4
 8011650:	d20f      	bcs.n	8011672 <_realloc_r+0x48>
 8011652:	4621      	mov	r1, r4
 8011654:	4638      	mov	r0, r7
 8011656:	f7ff fd65 	bl	8011124 <_malloc_r>
 801165a:	4605      	mov	r5, r0
 801165c:	2800      	cmp	r0, #0
 801165e:	d0f2      	beq.n	8011646 <_realloc_r+0x1c>
 8011660:	4631      	mov	r1, r6
 8011662:	4622      	mov	r2, r4
 8011664:	f7ff fa1c 	bl	8010aa0 <memcpy>
 8011668:	4631      	mov	r1, r6
 801166a:	4638      	mov	r0, r7
 801166c:	f7ff fd0c 	bl	8011088 <_free_r>
 8011670:	e7e9      	b.n	8011646 <_realloc_r+0x1c>
 8011672:	4635      	mov	r5, r6
 8011674:	e7e7      	b.n	8011646 <_realloc_r+0x1c>
	...

08011678 <_read_r>:
 8011678:	b538      	push	{r3, r4, r5, lr}
 801167a:	4c07      	ldr	r4, [pc, #28]	; (8011698 <_read_r+0x20>)
 801167c:	4605      	mov	r5, r0
 801167e:	4608      	mov	r0, r1
 8011680:	4611      	mov	r1, r2
 8011682:	2200      	movs	r2, #0
 8011684:	6022      	str	r2, [r4, #0]
 8011686:	461a      	mov	r2, r3
 8011688:	f7f6 f850 	bl	800772c <_read>
 801168c:	1c43      	adds	r3, r0, #1
 801168e:	d102      	bne.n	8011696 <_read_r+0x1e>
 8011690:	6823      	ldr	r3, [r4, #0]
 8011692:	b103      	cbz	r3, 8011696 <_read_r+0x1e>
 8011694:	602b      	str	r3, [r5, #0]
 8011696:	bd38      	pop	{r3, r4, r5, pc}
 8011698:	20002950 	.word	0x20002950

0801169c <__ascii_wctomb>:
 801169c:	b149      	cbz	r1, 80116b2 <__ascii_wctomb+0x16>
 801169e:	2aff      	cmp	r2, #255	; 0xff
 80116a0:	bf85      	ittet	hi
 80116a2:	238a      	movhi	r3, #138	; 0x8a
 80116a4:	6003      	strhi	r3, [r0, #0]
 80116a6:	700a      	strbls	r2, [r1, #0]
 80116a8:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 80116ac:	bf98      	it	ls
 80116ae:	2001      	movls	r0, #1
 80116b0:	4770      	bx	lr
 80116b2:	4608      	mov	r0, r1
 80116b4:	4770      	bx	lr

080116b6 <_malloc_usable_size_r>:
 80116b6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80116ba:	1f18      	subs	r0, r3, #4
 80116bc:	2b00      	cmp	r3, #0
 80116be:	bfbc      	itt	lt
 80116c0:	580b      	ldrlt	r3, [r1, r0]
 80116c2:	18c0      	addlt	r0, r0, r3
 80116c4:	4770      	bx	lr
	...

080116c8 <log10>:
 80116c8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80116ca:	ed2d 8b02 	vpush	{d8}
 80116ce:	b08b      	sub	sp, #44	; 0x2c
 80116d0:	ec55 4b10 	vmov	r4, r5, d0
 80116d4:	f000 f9e8 	bl	8011aa8 <__ieee754_log10>
 80116d8:	4b36      	ldr	r3, [pc, #216]	; (80117b4 <log10+0xec>)
 80116da:	eeb0 8a40 	vmov.f32	s16, s0
 80116de:	eef0 8a60 	vmov.f32	s17, s1
 80116e2:	f993 6000 	ldrsb.w	r6, [r3]
 80116e6:	1c73      	adds	r3, r6, #1
 80116e8:	d05c      	beq.n	80117a4 <log10+0xdc>
 80116ea:	4622      	mov	r2, r4
 80116ec:	462b      	mov	r3, r5
 80116ee:	4620      	mov	r0, r4
 80116f0:	4629      	mov	r1, r5
 80116f2:	f7ef fa43 	bl	8000b7c <__aeabi_dcmpun>
 80116f6:	4607      	mov	r7, r0
 80116f8:	2800      	cmp	r0, #0
 80116fa:	d153      	bne.n	80117a4 <log10+0xdc>
 80116fc:	2200      	movs	r2, #0
 80116fe:	2300      	movs	r3, #0
 8011700:	4620      	mov	r0, r4
 8011702:	4629      	mov	r1, r5
 8011704:	f7ef fa1c 	bl	8000b40 <__aeabi_dcmple>
 8011708:	2800      	cmp	r0, #0
 801170a:	d04b      	beq.n	80117a4 <log10+0xdc>
 801170c:	4b2a      	ldr	r3, [pc, #168]	; (80117b8 <log10+0xf0>)
 801170e:	9301      	str	r3, [sp, #4]
 8011710:	9708      	str	r7, [sp, #32]
 8011712:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8011716:	e9cd 4504 	strd	r4, r5, [sp, #16]
 801171a:	b9a6      	cbnz	r6, 8011746 <log10+0x7e>
 801171c:	4b27      	ldr	r3, [pc, #156]	; (80117bc <log10+0xf4>)
 801171e:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 8011722:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8011726:	4620      	mov	r0, r4
 8011728:	2200      	movs	r2, #0
 801172a:	2300      	movs	r3, #0
 801172c:	4629      	mov	r1, r5
 801172e:	f7ef f9f3 	bl	8000b18 <__aeabi_dcmpeq>
 8011732:	bb40      	cbnz	r0, 8011786 <log10+0xbe>
 8011734:	2301      	movs	r3, #1
 8011736:	2e02      	cmp	r6, #2
 8011738:	9300      	str	r3, [sp, #0]
 801173a:	d119      	bne.n	8011770 <log10+0xa8>
 801173c:	f7fd fb80 	bl	800ee40 <__errno>
 8011740:	2321      	movs	r3, #33	; 0x21
 8011742:	6003      	str	r3, [r0, #0]
 8011744:	e019      	b.n	801177a <log10+0xb2>
 8011746:	4b1e      	ldr	r3, [pc, #120]	; (80117c0 <log10+0xf8>)
 8011748:	2200      	movs	r2, #0
 801174a:	e9cd 2306 	strd	r2, r3, [sp, #24]
 801174e:	4620      	mov	r0, r4
 8011750:	2200      	movs	r2, #0
 8011752:	2300      	movs	r3, #0
 8011754:	4629      	mov	r1, r5
 8011756:	f7ef f9df 	bl	8000b18 <__aeabi_dcmpeq>
 801175a:	2800      	cmp	r0, #0
 801175c:	d0ea      	beq.n	8011734 <log10+0x6c>
 801175e:	2302      	movs	r3, #2
 8011760:	429e      	cmp	r6, r3
 8011762:	9300      	str	r3, [sp, #0]
 8011764:	d111      	bne.n	801178a <log10+0xc2>
 8011766:	f7fd fb6b 	bl	800ee40 <__errno>
 801176a:	2322      	movs	r3, #34	; 0x22
 801176c:	6003      	str	r3, [r0, #0]
 801176e:	e011      	b.n	8011794 <log10+0xcc>
 8011770:	4668      	mov	r0, sp
 8011772:	f000 fff4 	bl	801275e <matherr>
 8011776:	2800      	cmp	r0, #0
 8011778:	d0e0      	beq.n	801173c <log10+0x74>
 801177a:	4812      	ldr	r0, [pc, #72]	; (80117c4 <log10+0xfc>)
 801177c:	f000 fff4 	bl	8012768 <nan>
 8011780:	ed8d 0b06 	vstr	d0, [sp, #24]
 8011784:	e006      	b.n	8011794 <log10+0xcc>
 8011786:	2302      	movs	r3, #2
 8011788:	9300      	str	r3, [sp, #0]
 801178a:	4668      	mov	r0, sp
 801178c:	f000 ffe7 	bl	801275e <matherr>
 8011790:	2800      	cmp	r0, #0
 8011792:	d0e8      	beq.n	8011766 <log10+0x9e>
 8011794:	9b08      	ldr	r3, [sp, #32]
 8011796:	b11b      	cbz	r3, 80117a0 <log10+0xd8>
 8011798:	f7fd fb52 	bl	800ee40 <__errno>
 801179c:	9b08      	ldr	r3, [sp, #32]
 801179e:	6003      	str	r3, [r0, #0]
 80117a0:	ed9d 8b06 	vldr	d8, [sp, #24]
 80117a4:	eeb0 0a48 	vmov.f32	s0, s16
 80117a8:	eef0 0a68 	vmov.f32	s1, s17
 80117ac:	b00b      	add	sp, #44	; 0x2c
 80117ae:	ecbd 8b02 	vpop	{d8}
 80117b2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80117b4:	20001e7c 	.word	0x20001e7c
 80117b8:	08014178 	.word	0x08014178
 80117bc:	c7efffff 	.word	0xc7efffff
 80117c0:	fff00000 	.word	0xfff00000
 80117c4:	08014061 	.word	0x08014061

080117c8 <pow>:
 80117c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80117cc:	ed2d 8b04 	vpush	{d8-d9}
 80117d0:	f8df 92d0 	ldr.w	r9, [pc, #720]	; 8011aa4 <pow+0x2dc>
 80117d4:	b08d      	sub	sp, #52	; 0x34
 80117d6:	ec57 6b10 	vmov	r6, r7, d0
 80117da:	ec55 4b11 	vmov	r4, r5, d1
 80117de:	f000 f9ef 	bl	8011bc0 <__ieee754_pow>
 80117e2:	f999 3000 	ldrsb.w	r3, [r9]
 80117e6:	9300      	str	r3, [sp, #0]
 80117e8:	3301      	adds	r3, #1
 80117ea:	eeb0 8a40 	vmov.f32	s16, s0
 80117ee:	eef0 8a60 	vmov.f32	s17, s1
 80117f2:	46c8      	mov	r8, r9
 80117f4:	d05f      	beq.n	80118b6 <pow+0xee>
 80117f6:	4622      	mov	r2, r4
 80117f8:	462b      	mov	r3, r5
 80117fa:	4620      	mov	r0, r4
 80117fc:	4629      	mov	r1, r5
 80117fe:	f7ef f9bd 	bl	8000b7c <__aeabi_dcmpun>
 8011802:	4683      	mov	fp, r0
 8011804:	2800      	cmp	r0, #0
 8011806:	d156      	bne.n	80118b6 <pow+0xee>
 8011808:	4632      	mov	r2, r6
 801180a:	463b      	mov	r3, r7
 801180c:	4630      	mov	r0, r6
 801180e:	4639      	mov	r1, r7
 8011810:	f7ef f9b4 	bl	8000b7c <__aeabi_dcmpun>
 8011814:	9001      	str	r0, [sp, #4]
 8011816:	b1e8      	cbz	r0, 8011854 <pow+0x8c>
 8011818:	2200      	movs	r2, #0
 801181a:	2300      	movs	r3, #0
 801181c:	4620      	mov	r0, r4
 801181e:	4629      	mov	r1, r5
 8011820:	f7ef f97a 	bl	8000b18 <__aeabi_dcmpeq>
 8011824:	2800      	cmp	r0, #0
 8011826:	d046      	beq.n	80118b6 <pow+0xee>
 8011828:	2301      	movs	r3, #1
 801182a:	9302      	str	r3, [sp, #8]
 801182c:	4b96      	ldr	r3, [pc, #600]	; (8011a88 <pow+0x2c0>)
 801182e:	9303      	str	r3, [sp, #12]
 8011830:	4b96      	ldr	r3, [pc, #600]	; (8011a8c <pow+0x2c4>)
 8011832:	f8cd b028 	str.w	fp, [sp, #40]	; 0x28
 8011836:	2200      	movs	r2, #0
 8011838:	e9cd 2308 	strd	r2, r3, [sp, #32]
 801183c:	9b00      	ldr	r3, [sp, #0]
 801183e:	2b02      	cmp	r3, #2
 8011840:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8011844:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8011848:	d033      	beq.n	80118b2 <pow+0xea>
 801184a:	a802      	add	r0, sp, #8
 801184c:	f000 ff87 	bl	801275e <matherr>
 8011850:	bb48      	cbnz	r0, 80118a6 <pow+0xde>
 8011852:	e05d      	b.n	8011910 <pow+0x148>
 8011854:	f04f 0a00 	mov.w	sl, #0
 8011858:	f04f 0b00 	mov.w	fp, #0
 801185c:	4652      	mov	r2, sl
 801185e:	465b      	mov	r3, fp
 8011860:	4630      	mov	r0, r6
 8011862:	4639      	mov	r1, r7
 8011864:	f7ef f958 	bl	8000b18 <__aeabi_dcmpeq>
 8011868:	ec4b ab19 	vmov	d9, sl, fp
 801186c:	2800      	cmp	r0, #0
 801186e:	d054      	beq.n	801191a <pow+0x152>
 8011870:	4652      	mov	r2, sl
 8011872:	465b      	mov	r3, fp
 8011874:	4620      	mov	r0, r4
 8011876:	4629      	mov	r1, r5
 8011878:	f7ef f94e 	bl	8000b18 <__aeabi_dcmpeq>
 801187c:	4680      	mov	r8, r0
 801187e:	b318      	cbz	r0, 80118c8 <pow+0x100>
 8011880:	2301      	movs	r3, #1
 8011882:	9302      	str	r3, [sp, #8]
 8011884:	4b80      	ldr	r3, [pc, #512]	; (8011a88 <pow+0x2c0>)
 8011886:	9303      	str	r3, [sp, #12]
 8011888:	9b01      	ldr	r3, [sp, #4]
 801188a:	930a      	str	r3, [sp, #40]	; 0x28
 801188c:	9b00      	ldr	r3, [sp, #0]
 801188e:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8011892:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8011896:	e9cd ab08 	strd	sl, fp, [sp, #32]
 801189a:	2b00      	cmp	r3, #0
 801189c:	d0d5      	beq.n	801184a <pow+0x82>
 801189e:	4b7b      	ldr	r3, [pc, #492]	; (8011a8c <pow+0x2c4>)
 80118a0:	2200      	movs	r2, #0
 80118a2:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80118a6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80118a8:	b11b      	cbz	r3, 80118b2 <pow+0xea>
 80118aa:	f7fd fac9 	bl	800ee40 <__errno>
 80118ae:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80118b0:	6003      	str	r3, [r0, #0]
 80118b2:	ed9d 8b08 	vldr	d8, [sp, #32]
 80118b6:	eeb0 0a48 	vmov.f32	s0, s16
 80118ba:	eef0 0a68 	vmov.f32	s1, s17
 80118be:	b00d      	add	sp, #52	; 0x34
 80118c0:	ecbd 8b04 	vpop	{d8-d9}
 80118c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80118c8:	ec45 4b10 	vmov	d0, r4, r5
 80118cc:	f000 ff3f 	bl	801274e <finite>
 80118d0:	2800      	cmp	r0, #0
 80118d2:	d0f0      	beq.n	80118b6 <pow+0xee>
 80118d4:	4652      	mov	r2, sl
 80118d6:	465b      	mov	r3, fp
 80118d8:	4620      	mov	r0, r4
 80118da:	4629      	mov	r1, r5
 80118dc:	f7ef f926 	bl	8000b2c <__aeabi_dcmplt>
 80118e0:	2800      	cmp	r0, #0
 80118e2:	d0e8      	beq.n	80118b6 <pow+0xee>
 80118e4:	2301      	movs	r3, #1
 80118e6:	9302      	str	r3, [sp, #8]
 80118e8:	4b67      	ldr	r3, [pc, #412]	; (8011a88 <pow+0x2c0>)
 80118ea:	9303      	str	r3, [sp, #12]
 80118ec:	f999 3000 	ldrsb.w	r3, [r9]
 80118f0:	f8cd 8028 	str.w	r8, [sp, #40]	; 0x28
 80118f4:	e9cd 6704 	strd	r6, r7, [sp, #16]
 80118f8:	e9cd 4506 	strd	r4, r5, [sp, #24]
 80118fc:	b913      	cbnz	r3, 8011904 <pow+0x13c>
 80118fe:	e9cd ab08 	strd	sl, fp, [sp, #32]
 8011902:	e7a2      	b.n	801184a <pow+0x82>
 8011904:	4962      	ldr	r1, [pc, #392]	; (8011a90 <pow+0x2c8>)
 8011906:	2000      	movs	r0, #0
 8011908:	e9cd 0108 	strd	r0, r1, [sp, #32]
 801190c:	2b02      	cmp	r3, #2
 801190e:	d19c      	bne.n	801184a <pow+0x82>
 8011910:	f7fd fa96 	bl	800ee40 <__errno>
 8011914:	2321      	movs	r3, #33	; 0x21
 8011916:	6003      	str	r3, [r0, #0]
 8011918:	e7c5      	b.n	80118a6 <pow+0xde>
 801191a:	eeb0 0a48 	vmov.f32	s0, s16
 801191e:	eef0 0a68 	vmov.f32	s1, s17
 8011922:	f000 ff14 	bl	801274e <finite>
 8011926:	9000      	str	r0, [sp, #0]
 8011928:	2800      	cmp	r0, #0
 801192a:	f040 8081 	bne.w	8011a30 <pow+0x268>
 801192e:	ec47 6b10 	vmov	d0, r6, r7
 8011932:	f000 ff0c 	bl	801274e <finite>
 8011936:	2800      	cmp	r0, #0
 8011938:	d07a      	beq.n	8011a30 <pow+0x268>
 801193a:	ec45 4b10 	vmov	d0, r4, r5
 801193e:	f000 ff06 	bl	801274e <finite>
 8011942:	2800      	cmp	r0, #0
 8011944:	d074      	beq.n	8011a30 <pow+0x268>
 8011946:	ec53 2b18 	vmov	r2, r3, d8
 801194a:	ee18 0a10 	vmov	r0, s16
 801194e:	4619      	mov	r1, r3
 8011950:	f7ef f914 	bl	8000b7c <__aeabi_dcmpun>
 8011954:	f999 9000 	ldrsb.w	r9, [r9]
 8011958:	4b4b      	ldr	r3, [pc, #300]	; (8011a88 <pow+0x2c0>)
 801195a:	b1b0      	cbz	r0, 801198a <pow+0x1c2>
 801195c:	2201      	movs	r2, #1
 801195e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8011962:	9b00      	ldr	r3, [sp, #0]
 8011964:	930a      	str	r3, [sp, #40]	; 0x28
 8011966:	e9cd 6704 	strd	r6, r7, [sp, #16]
 801196a:	e9cd 4506 	strd	r4, r5, [sp, #24]
 801196e:	f1b9 0f00 	cmp.w	r9, #0
 8011972:	d0c4      	beq.n	80118fe <pow+0x136>
 8011974:	4652      	mov	r2, sl
 8011976:	465b      	mov	r3, fp
 8011978:	4650      	mov	r0, sl
 801197a:	4659      	mov	r1, fp
 801197c:	f7ee ff8e 	bl	800089c <__aeabi_ddiv>
 8011980:	f1b9 0f02 	cmp.w	r9, #2
 8011984:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8011988:	e7c1      	b.n	801190e <pow+0x146>
 801198a:	2203      	movs	r2, #3
 801198c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8011990:	900a      	str	r0, [sp, #40]	; 0x28
 8011992:	4629      	mov	r1, r5
 8011994:	4620      	mov	r0, r4
 8011996:	2200      	movs	r2, #0
 8011998:	4b3e      	ldr	r3, [pc, #248]	; (8011a94 <pow+0x2cc>)
 801199a:	e9cd 4506 	strd	r4, r5, [sp, #24]
 801199e:	e9cd 6704 	strd	r6, r7, [sp, #16]
 80119a2:	f7ee fe51 	bl	8000648 <__aeabi_dmul>
 80119a6:	4604      	mov	r4, r0
 80119a8:	460d      	mov	r5, r1
 80119aa:	f1b9 0f00 	cmp.w	r9, #0
 80119ae:	d124      	bne.n	80119fa <pow+0x232>
 80119b0:	4b39      	ldr	r3, [pc, #228]	; (8011a98 <pow+0x2d0>)
 80119b2:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 80119b6:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80119ba:	4630      	mov	r0, r6
 80119bc:	4652      	mov	r2, sl
 80119be:	465b      	mov	r3, fp
 80119c0:	4639      	mov	r1, r7
 80119c2:	f7ef f8b3 	bl	8000b2c <__aeabi_dcmplt>
 80119c6:	2800      	cmp	r0, #0
 80119c8:	d056      	beq.n	8011a78 <pow+0x2b0>
 80119ca:	ec45 4b10 	vmov	d0, r4, r5
 80119ce:	f000 fed3 	bl	8012778 <rint>
 80119d2:	4622      	mov	r2, r4
 80119d4:	462b      	mov	r3, r5
 80119d6:	ec51 0b10 	vmov	r0, r1, d0
 80119da:	f7ef f89d 	bl	8000b18 <__aeabi_dcmpeq>
 80119de:	b920      	cbnz	r0, 80119ea <pow+0x222>
 80119e0:	4b2e      	ldr	r3, [pc, #184]	; (8011a9c <pow+0x2d4>)
 80119e2:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 80119e6:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80119ea:	f998 3000 	ldrsb.w	r3, [r8]
 80119ee:	2b02      	cmp	r3, #2
 80119f0:	d142      	bne.n	8011a78 <pow+0x2b0>
 80119f2:	f7fd fa25 	bl	800ee40 <__errno>
 80119f6:	2322      	movs	r3, #34	; 0x22
 80119f8:	e78d      	b.n	8011916 <pow+0x14e>
 80119fa:	4b29      	ldr	r3, [pc, #164]	; (8011aa0 <pow+0x2d8>)
 80119fc:	2200      	movs	r2, #0
 80119fe:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8011a02:	4630      	mov	r0, r6
 8011a04:	4652      	mov	r2, sl
 8011a06:	465b      	mov	r3, fp
 8011a08:	4639      	mov	r1, r7
 8011a0a:	f7ef f88f 	bl	8000b2c <__aeabi_dcmplt>
 8011a0e:	2800      	cmp	r0, #0
 8011a10:	d0eb      	beq.n	80119ea <pow+0x222>
 8011a12:	ec45 4b10 	vmov	d0, r4, r5
 8011a16:	f000 feaf 	bl	8012778 <rint>
 8011a1a:	4622      	mov	r2, r4
 8011a1c:	462b      	mov	r3, r5
 8011a1e:	ec51 0b10 	vmov	r0, r1, d0
 8011a22:	f7ef f879 	bl	8000b18 <__aeabi_dcmpeq>
 8011a26:	2800      	cmp	r0, #0
 8011a28:	d1df      	bne.n	80119ea <pow+0x222>
 8011a2a:	2200      	movs	r2, #0
 8011a2c:	4b18      	ldr	r3, [pc, #96]	; (8011a90 <pow+0x2c8>)
 8011a2e:	e7da      	b.n	80119e6 <pow+0x21e>
 8011a30:	2200      	movs	r2, #0
 8011a32:	2300      	movs	r3, #0
 8011a34:	ec51 0b18 	vmov	r0, r1, d8
 8011a38:	f7ef f86e 	bl	8000b18 <__aeabi_dcmpeq>
 8011a3c:	2800      	cmp	r0, #0
 8011a3e:	f43f af3a 	beq.w	80118b6 <pow+0xee>
 8011a42:	ec47 6b10 	vmov	d0, r6, r7
 8011a46:	f000 fe82 	bl	801274e <finite>
 8011a4a:	2800      	cmp	r0, #0
 8011a4c:	f43f af33 	beq.w	80118b6 <pow+0xee>
 8011a50:	ec45 4b10 	vmov	d0, r4, r5
 8011a54:	f000 fe7b 	bl	801274e <finite>
 8011a58:	2800      	cmp	r0, #0
 8011a5a:	f43f af2c 	beq.w	80118b6 <pow+0xee>
 8011a5e:	2304      	movs	r3, #4
 8011a60:	9302      	str	r3, [sp, #8]
 8011a62:	4b09      	ldr	r3, [pc, #36]	; (8011a88 <pow+0x2c0>)
 8011a64:	9303      	str	r3, [sp, #12]
 8011a66:	2300      	movs	r3, #0
 8011a68:	930a      	str	r3, [sp, #40]	; 0x28
 8011a6a:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8011a6e:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8011a72:	ed8d 9b08 	vstr	d9, [sp, #32]
 8011a76:	e7b8      	b.n	80119ea <pow+0x222>
 8011a78:	a802      	add	r0, sp, #8
 8011a7a:	f000 fe70 	bl	801275e <matherr>
 8011a7e:	2800      	cmp	r0, #0
 8011a80:	f47f af11 	bne.w	80118a6 <pow+0xde>
 8011a84:	e7b5      	b.n	80119f2 <pow+0x22a>
 8011a86:	bf00      	nop
 8011a88:	0801417e 	.word	0x0801417e
 8011a8c:	3ff00000 	.word	0x3ff00000
 8011a90:	fff00000 	.word	0xfff00000
 8011a94:	3fe00000 	.word	0x3fe00000
 8011a98:	47efffff 	.word	0x47efffff
 8011a9c:	c7efffff 	.word	0xc7efffff
 8011aa0:	7ff00000 	.word	0x7ff00000
 8011aa4:	20001e7c 	.word	0x20001e7c

08011aa8 <__ieee754_log10>:
 8011aa8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8011aac:	ec55 4b10 	vmov	r4, r5, d0
 8011ab0:	f5b5 1f80 	cmp.w	r5, #1048576	; 0x100000
 8011ab4:	462b      	mov	r3, r5
 8011ab6:	da2f      	bge.n	8011b18 <__ieee754_log10+0x70>
 8011ab8:	f025 4200 	bic.w	r2, r5, #2147483648	; 0x80000000
 8011abc:	4322      	orrs	r2, r4
 8011abe:	d10a      	bne.n	8011ad6 <__ieee754_log10+0x2e>
 8011ac0:	493b      	ldr	r1, [pc, #236]	; (8011bb0 <__ieee754_log10+0x108>)
 8011ac2:	2200      	movs	r2, #0
 8011ac4:	2300      	movs	r3, #0
 8011ac6:	2000      	movs	r0, #0
 8011ac8:	f7ee fee8 	bl	800089c <__aeabi_ddiv>
 8011acc:	ec41 0b10 	vmov	d0, r0, r1
 8011ad0:	b003      	add	sp, #12
 8011ad2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8011ad6:	2d00      	cmp	r5, #0
 8011ad8:	da08      	bge.n	8011aec <__ieee754_log10+0x44>
 8011ada:	ee10 2a10 	vmov	r2, s0
 8011ade:	4620      	mov	r0, r4
 8011ae0:	4629      	mov	r1, r5
 8011ae2:	f7ee fbf9 	bl	80002d8 <__aeabi_dsub>
 8011ae6:	2200      	movs	r2, #0
 8011ae8:	2300      	movs	r3, #0
 8011aea:	e7ed      	b.n	8011ac8 <__ieee754_log10+0x20>
 8011aec:	2200      	movs	r2, #0
 8011aee:	4b31      	ldr	r3, [pc, #196]	; (8011bb4 <__ieee754_log10+0x10c>)
 8011af0:	4629      	mov	r1, r5
 8011af2:	ee10 0a10 	vmov	r0, s0
 8011af6:	f7ee fda7 	bl	8000648 <__aeabi_dmul>
 8011afa:	f06f 0235 	mvn.w	r2, #53	; 0x35
 8011afe:	4604      	mov	r4, r0
 8011b00:	460d      	mov	r5, r1
 8011b02:	460b      	mov	r3, r1
 8011b04:	492c      	ldr	r1, [pc, #176]	; (8011bb8 <__ieee754_log10+0x110>)
 8011b06:	428b      	cmp	r3, r1
 8011b08:	dd08      	ble.n	8011b1c <__ieee754_log10+0x74>
 8011b0a:	4622      	mov	r2, r4
 8011b0c:	462b      	mov	r3, r5
 8011b0e:	4620      	mov	r0, r4
 8011b10:	4629      	mov	r1, r5
 8011b12:	f7ee fbe3 	bl	80002dc <__adddf3>
 8011b16:	e7d9      	b.n	8011acc <__ieee754_log10+0x24>
 8011b18:	2200      	movs	r2, #0
 8011b1a:	e7f3      	b.n	8011b04 <__ieee754_log10+0x5c>
 8011b1c:	1518      	asrs	r0, r3, #20
 8011b1e:	f2a0 30ff 	subw	r0, r0, #1023	; 0x3ff
 8011b22:	4410      	add	r0, r2
 8011b24:	ea4f 79d0 	mov.w	r9, r0, lsr #31
 8011b28:	4448      	add	r0, r9
 8011b2a:	f3c3 0813 	ubfx	r8, r3, #0, #20
 8011b2e:	f7ee fd21 	bl	8000574 <__aeabi_i2d>
 8011b32:	f5c9 737f 	rsb	r3, r9, #1020	; 0x3fc
 8011b36:	3303      	adds	r3, #3
 8011b38:	ea48 5503 	orr.w	r5, r8, r3, lsl #20
 8011b3c:	ec45 4b10 	vmov	d0, r4, r5
 8011b40:	4606      	mov	r6, r0
 8011b42:	460f      	mov	r7, r1
 8011b44:	f000 ff14 	bl	8012970 <__ieee754_log>
 8011b48:	a313      	add	r3, pc, #76	; (adr r3, 8011b98 <__ieee754_log10+0xf0>)
 8011b4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011b4e:	4630      	mov	r0, r6
 8011b50:	4639      	mov	r1, r7
 8011b52:	ed8d 0b00 	vstr	d0, [sp]
 8011b56:	f7ee fd77 	bl	8000648 <__aeabi_dmul>
 8011b5a:	ed9d 0b00 	vldr	d0, [sp]
 8011b5e:	4604      	mov	r4, r0
 8011b60:	460d      	mov	r5, r1
 8011b62:	a30f      	add	r3, pc, #60	; (adr r3, 8011ba0 <__ieee754_log10+0xf8>)
 8011b64:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011b68:	ec51 0b10 	vmov	r0, r1, d0
 8011b6c:	f7ee fd6c 	bl	8000648 <__aeabi_dmul>
 8011b70:	4602      	mov	r2, r0
 8011b72:	460b      	mov	r3, r1
 8011b74:	4620      	mov	r0, r4
 8011b76:	4629      	mov	r1, r5
 8011b78:	f7ee fbb0 	bl	80002dc <__adddf3>
 8011b7c:	a30a      	add	r3, pc, #40	; (adr r3, 8011ba8 <__ieee754_log10+0x100>)
 8011b7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011b82:	4604      	mov	r4, r0
 8011b84:	460d      	mov	r5, r1
 8011b86:	4630      	mov	r0, r6
 8011b88:	4639      	mov	r1, r7
 8011b8a:	f7ee fd5d 	bl	8000648 <__aeabi_dmul>
 8011b8e:	4602      	mov	r2, r0
 8011b90:	460b      	mov	r3, r1
 8011b92:	4620      	mov	r0, r4
 8011b94:	4629      	mov	r1, r5
 8011b96:	e7bc      	b.n	8011b12 <__ieee754_log10+0x6a>
 8011b98:	11f12b36 	.word	0x11f12b36
 8011b9c:	3d59fef3 	.word	0x3d59fef3
 8011ba0:	1526e50e 	.word	0x1526e50e
 8011ba4:	3fdbcb7b 	.word	0x3fdbcb7b
 8011ba8:	509f6000 	.word	0x509f6000
 8011bac:	3fd34413 	.word	0x3fd34413
 8011bb0:	c3500000 	.word	0xc3500000
 8011bb4:	43500000 	.word	0x43500000
 8011bb8:	7fefffff 	.word	0x7fefffff
 8011bbc:	00000000 	.word	0x00000000

08011bc0 <__ieee754_pow>:
 8011bc0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011bc4:	b091      	sub	sp, #68	; 0x44
 8011bc6:	ed8d 1b00 	vstr	d1, [sp]
 8011bca:	e9dd 2900 	ldrd	r2, r9, [sp]
 8011bce:	f029 4800 	bic.w	r8, r9, #2147483648	; 0x80000000
 8011bd2:	ea58 0302 	orrs.w	r3, r8, r2
 8011bd6:	ec57 6b10 	vmov	r6, r7, d0
 8011bda:	f000 84be 	beq.w	801255a <__ieee754_pow+0x99a>
 8011bde:	4b7a      	ldr	r3, [pc, #488]	; (8011dc8 <__ieee754_pow+0x208>)
 8011be0:	f027 4400 	bic.w	r4, r7, #2147483648	; 0x80000000
 8011be4:	429c      	cmp	r4, r3
 8011be6:	463d      	mov	r5, r7
 8011be8:	ee10 aa10 	vmov	sl, s0
 8011bec:	dc09      	bgt.n	8011c02 <__ieee754_pow+0x42>
 8011bee:	d103      	bne.n	8011bf8 <__ieee754_pow+0x38>
 8011bf0:	b93e      	cbnz	r6, 8011c02 <__ieee754_pow+0x42>
 8011bf2:	45a0      	cmp	r8, r4
 8011bf4:	dc0d      	bgt.n	8011c12 <__ieee754_pow+0x52>
 8011bf6:	e001      	b.n	8011bfc <__ieee754_pow+0x3c>
 8011bf8:	4598      	cmp	r8, r3
 8011bfa:	dc02      	bgt.n	8011c02 <__ieee754_pow+0x42>
 8011bfc:	4598      	cmp	r8, r3
 8011bfe:	d10e      	bne.n	8011c1e <__ieee754_pow+0x5e>
 8011c00:	b16a      	cbz	r2, 8011c1e <__ieee754_pow+0x5e>
 8011c02:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 8011c06:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8011c0a:	ea54 030a 	orrs.w	r3, r4, sl
 8011c0e:	f000 84a4 	beq.w	801255a <__ieee754_pow+0x99a>
 8011c12:	486e      	ldr	r0, [pc, #440]	; (8011dcc <__ieee754_pow+0x20c>)
 8011c14:	b011      	add	sp, #68	; 0x44
 8011c16:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011c1a:	f000 bda5 	b.w	8012768 <nan>
 8011c1e:	2d00      	cmp	r5, #0
 8011c20:	da53      	bge.n	8011cca <__ieee754_pow+0x10a>
 8011c22:	4b6b      	ldr	r3, [pc, #428]	; (8011dd0 <__ieee754_pow+0x210>)
 8011c24:	4598      	cmp	r8, r3
 8011c26:	dc4d      	bgt.n	8011cc4 <__ieee754_pow+0x104>
 8011c28:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 8011c2c:	4598      	cmp	r8, r3
 8011c2e:	dd4c      	ble.n	8011cca <__ieee754_pow+0x10a>
 8011c30:	ea4f 5328 	mov.w	r3, r8, asr #20
 8011c34:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8011c38:	2b14      	cmp	r3, #20
 8011c3a:	dd26      	ble.n	8011c8a <__ieee754_pow+0xca>
 8011c3c:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 8011c40:	fa22 f103 	lsr.w	r1, r2, r3
 8011c44:	fa01 f303 	lsl.w	r3, r1, r3
 8011c48:	4293      	cmp	r3, r2
 8011c4a:	d13e      	bne.n	8011cca <__ieee754_pow+0x10a>
 8011c4c:	f001 0101 	and.w	r1, r1, #1
 8011c50:	f1c1 0b02 	rsb	fp, r1, #2
 8011c54:	2a00      	cmp	r2, #0
 8011c56:	d15b      	bne.n	8011d10 <__ieee754_pow+0x150>
 8011c58:	4b5b      	ldr	r3, [pc, #364]	; (8011dc8 <__ieee754_pow+0x208>)
 8011c5a:	4598      	cmp	r8, r3
 8011c5c:	d124      	bne.n	8011ca8 <__ieee754_pow+0xe8>
 8011c5e:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 8011c62:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 8011c66:	ea53 030a 	orrs.w	r3, r3, sl
 8011c6a:	f000 8476 	beq.w	801255a <__ieee754_pow+0x99a>
 8011c6e:	4b59      	ldr	r3, [pc, #356]	; (8011dd4 <__ieee754_pow+0x214>)
 8011c70:	429c      	cmp	r4, r3
 8011c72:	dd2d      	ble.n	8011cd0 <__ieee754_pow+0x110>
 8011c74:	f1b9 0f00 	cmp.w	r9, #0
 8011c78:	f280 8473 	bge.w	8012562 <__ieee754_pow+0x9a2>
 8011c7c:	2000      	movs	r0, #0
 8011c7e:	2100      	movs	r1, #0
 8011c80:	ec41 0b10 	vmov	d0, r0, r1
 8011c84:	b011      	add	sp, #68	; 0x44
 8011c86:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011c8a:	2a00      	cmp	r2, #0
 8011c8c:	d13e      	bne.n	8011d0c <__ieee754_pow+0x14c>
 8011c8e:	f1c3 0314 	rsb	r3, r3, #20
 8011c92:	fa48 f103 	asr.w	r1, r8, r3
 8011c96:	fa01 f303 	lsl.w	r3, r1, r3
 8011c9a:	4543      	cmp	r3, r8
 8011c9c:	f040 8469 	bne.w	8012572 <__ieee754_pow+0x9b2>
 8011ca0:	f001 0101 	and.w	r1, r1, #1
 8011ca4:	f1c1 0b02 	rsb	fp, r1, #2
 8011ca8:	4b4b      	ldr	r3, [pc, #300]	; (8011dd8 <__ieee754_pow+0x218>)
 8011caa:	4598      	cmp	r8, r3
 8011cac:	d118      	bne.n	8011ce0 <__ieee754_pow+0x120>
 8011cae:	f1b9 0f00 	cmp.w	r9, #0
 8011cb2:	f280 845a 	bge.w	801256a <__ieee754_pow+0x9aa>
 8011cb6:	4948      	ldr	r1, [pc, #288]	; (8011dd8 <__ieee754_pow+0x218>)
 8011cb8:	4632      	mov	r2, r6
 8011cba:	463b      	mov	r3, r7
 8011cbc:	2000      	movs	r0, #0
 8011cbe:	f7ee fded 	bl	800089c <__aeabi_ddiv>
 8011cc2:	e7dd      	b.n	8011c80 <__ieee754_pow+0xc0>
 8011cc4:	f04f 0b02 	mov.w	fp, #2
 8011cc8:	e7c4      	b.n	8011c54 <__ieee754_pow+0x94>
 8011cca:	f04f 0b00 	mov.w	fp, #0
 8011cce:	e7c1      	b.n	8011c54 <__ieee754_pow+0x94>
 8011cd0:	f1b9 0f00 	cmp.w	r9, #0
 8011cd4:	dad2      	bge.n	8011c7c <__ieee754_pow+0xbc>
 8011cd6:	e9dd 0300 	ldrd	r0, r3, [sp]
 8011cda:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 8011cde:	e7cf      	b.n	8011c80 <__ieee754_pow+0xc0>
 8011ce0:	f1b9 4f80 	cmp.w	r9, #1073741824	; 0x40000000
 8011ce4:	d106      	bne.n	8011cf4 <__ieee754_pow+0x134>
 8011ce6:	4632      	mov	r2, r6
 8011ce8:	463b      	mov	r3, r7
 8011cea:	4610      	mov	r0, r2
 8011cec:	4619      	mov	r1, r3
 8011cee:	f7ee fcab 	bl	8000648 <__aeabi_dmul>
 8011cf2:	e7c5      	b.n	8011c80 <__ieee754_pow+0xc0>
 8011cf4:	4b39      	ldr	r3, [pc, #228]	; (8011ddc <__ieee754_pow+0x21c>)
 8011cf6:	4599      	cmp	r9, r3
 8011cf8:	d10a      	bne.n	8011d10 <__ieee754_pow+0x150>
 8011cfa:	2d00      	cmp	r5, #0
 8011cfc:	db08      	blt.n	8011d10 <__ieee754_pow+0x150>
 8011cfe:	ec47 6b10 	vmov	d0, r6, r7
 8011d02:	b011      	add	sp, #68	; 0x44
 8011d04:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011d08:	f000 bc68 	b.w	80125dc <__ieee754_sqrt>
 8011d0c:	f04f 0b00 	mov.w	fp, #0
 8011d10:	ec47 6b10 	vmov	d0, r6, r7
 8011d14:	f000 fd12 	bl	801273c <fabs>
 8011d18:	ec51 0b10 	vmov	r0, r1, d0
 8011d1c:	f1ba 0f00 	cmp.w	sl, #0
 8011d20:	d127      	bne.n	8011d72 <__ieee754_pow+0x1b2>
 8011d22:	b124      	cbz	r4, 8011d2e <__ieee754_pow+0x16e>
 8011d24:	4b2c      	ldr	r3, [pc, #176]	; (8011dd8 <__ieee754_pow+0x218>)
 8011d26:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 8011d2a:	429a      	cmp	r2, r3
 8011d2c:	d121      	bne.n	8011d72 <__ieee754_pow+0x1b2>
 8011d2e:	f1b9 0f00 	cmp.w	r9, #0
 8011d32:	da05      	bge.n	8011d40 <__ieee754_pow+0x180>
 8011d34:	4602      	mov	r2, r0
 8011d36:	460b      	mov	r3, r1
 8011d38:	2000      	movs	r0, #0
 8011d3a:	4927      	ldr	r1, [pc, #156]	; (8011dd8 <__ieee754_pow+0x218>)
 8011d3c:	f7ee fdae 	bl	800089c <__aeabi_ddiv>
 8011d40:	2d00      	cmp	r5, #0
 8011d42:	da9d      	bge.n	8011c80 <__ieee754_pow+0xc0>
 8011d44:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 8011d48:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8011d4c:	ea54 030b 	orrs.w	r3, r4, fp
 8011d50:	d108      	bne.n	8011d64 <__ieee754_pow+0x1a4>
 8011d52:	4602      	mov	r2, r0
 8011d54:	460b      	mov	r3, r1
 8011d56:	4610      	mov	r0, r2
 8011d58:	4619      	mov	r1, r3
 8011d5a:	f7ee fabd 	bl	80002d8 <__aeabi_dsub>
 8011d5e:	4602      	mov	r2, r0
 8011d60:	460b      	mov	r3, r1
 8011d62:	e7ac      	b.n	8011cbe <__ieee754_pow+0xfe>
 8011d64:	f1bb 0f01 	cmp.w	fp, #1
 8011d68:	d18a      	bne.n	8011c80 <__ieee754_pow+0xc0>
 8011d6a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8011d6e:	4619      	mov	r1, r3
 8011d70:	e786      	b.n	8011c80 <__ieee754_pow+0xc0>
 8011d72:	0fed      	lsrs	r5, r5, #31
 8011d74:	1e6b      	subs	r3, r5, #1
 8011d76:	930d      	str	r3, [sp, #52]	; 0x34
 8011d78:	ea5b 0303 	orrs.w	r3, fp, r3
 8011d7c:	d102      	bne.n	8011d84 <__ieee754_pow+0x1c4>
 8011d7e:	4632      	mov	r2, r6
 8011d80:	463b      	mov	r3, r7
 8011d82:	e7e8      	b.n	8011d56 <__ieee754_pow+0x196>
 8011d84:	4b16      	ldr	r3, [pc, #88]	; (8011de0 <__ieee754_pow+0x220>)
 8011d86:	4598      	cmp	r8, r3
 8011d88:	f340 80fe 	ble.w	8011f88 <__ieee754_pow+0x3c8>
 8011d8c:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 8011d90:	4598      	cmp	r8, r3
 8011d92:	dd0a      	ble.n	8011daa <__ieee754_pow+0x1ea>
 8011d94:	4b0f      	ldr	r3, [pc, #60]	; (8011dd4 <__ieee754_pow+0x214>)
 8011d96:	429c      	cmp	r4, r3
 8011d98:	dc0d      	bgt.n	8011db6 <__ieee754_pow+0x1f6>
 8011d9a:	f1b9 0f00 	cmp.w	r9, #0
 8011d9e:	f6bf af6d 	bge.w	8011c7c <__ieee754_pow+0xbc>
 8011da2:	a307      	add	r3, pc, #28	; (adr r3, 8011dc0 <__ieee754_pow+0x200>)
 8011da4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011da8:	e79f      	b.n	8011cea <__ieee754_pow+0x12a>
 8011daa:	4b0e      	ldr	r3, [pc, #56]	; (8011de4 <__ieee754_pow+0x224>)
 8011dac:	429c      	cmp	r4, r3
 8011dae:	ddf4      	ble.n	8011d9a <__ieee754_pow+0x1da>
 8011db0:	4b09      	ldr	r3, [pc, #36]	; (8011dd8 <__ieee754_pow+0x218>)
 8011db2:	429c      	cmp	r4, r3
 8011db4:	dd18      	ble.n	8011de8 <__ieee754_pow+0x228>
 8011db6:	f1b9 0f00 	cmp.w	r9, #0
 8011dba:	dcf2      	bgt.n	8011da2 <__ieee754_pow+0x1e2>
 8011dbc:	e75e      	b.n	8011c7c <__ieee754_pow+0xbc>
 8011dbe:	bf00      	nop
 8011dc0:	8800759c 	.word	0x8800759c
 8011dc4:	7e37e43c 	.word	0x7e37e43c
 8011dc8:	7ff00000 	.word	0x7ff00000
 8011dcc:	08014061 	.word	0x08014061
 8011dd0:	433fffff 	.word	0x433fffff
 8011dd4:	3fefffff 	.word	0x3fefffff
 8011dd8:	3ff00000 	.word	0x3ff00000
 8011ddc:	3fe00000 	.word	0x3fe00000
 8011de0:	41e00000 	.word	0x41e00000
 8011de4:	3feffffe 	.word	0x3feffffe
 8011de8:	2200      	movs	r2, #0
 8011dea:	4b63      	ldr	r3, [pc, #396]	; (8011f78 <__ieee754_pow+0x3b8>)
 8011dec:	f7ee fa74 	bl	80002d8 <__aeabi_dsub>
 8011df0:	a355      	add	r3, pc, #340	; (adr r3, 8011f48 <__ieee754_pow+0x388>)
 8011df2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011df6:	4604      	mov	r4, r0
 8011df8:	460d      	mov	r5, r1
 8011dfa:	f7ee fc25 	bl	8000648 <__aeabi_dmul>
 8011dfe:	a354      	add	r3, pc, #336	; (adr r3, 8011f50 <__ieee754_pow+0x390>)
 8011e00:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011e04:	4606      	mov	r6, r0
 8011e06:	460f      	mov	r7, r1
 8011e08:	4620      	mov	r0, r4
 8011e0a:	4629      	mov	r1, r5
 8011e0c:	f7ee fc1c 	bl	8000648 <__aeabi_dmul>
 8011e10:	2200      	movs	r2, #0
 8011e12:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8011e16:	4b59      	ldr	r3, [pc, #356]	; (8011f7c <__ieee754_pow+0x3bc>)
 8011e18:	4620      	mov	r0, r4
 8011e1a:	4629      	mov	r1, r5
 8011e1c:	f7ee fc14 	bl	8000648 <__aeabi_dmul>
 8011e20:	4602      	mov	r2, r0
 8011e22:	460b      	mov	r3, r1
 8011e24:	a14c      	add	r1, pc, #304	; (adr r1, 8011f58 <__ieee754_pow+0x398>)
 8011e26:	e9d1 0100 	ldrd	r0, r1, [r1]
 8011e2a:	f7ee fa55 	bl	80002d8 <__aeabi_dsub>
 8011e2e:	4622      	mov	r2, r4
 8011e30:	462b      	mov	r3, r5
 8011e32:	f7ee fc09 	bl	8000648 <__aeabi_dmul>
 8011e36:	4602      	mov	r2, r0
 8011e38:	460b      	mov	r3, r1
 8011e3a:	2000      	movs	r0, #0
 8011e3c:	4950      	ldr	r1, [pc, #320]	; (8011f80 <__ieee754_pow+0x3c0>)
 8011e3e:	f7ee fa4b 	bl	80002d8 <__aeabi_dsub>
 8011e42:	4622      	mov	r2, r4
 8011e44:	462b      	mov	r3, r5
 8011e46:	4680      	mov	r8, r0
 8011e48:	4689      	mov	r9, r1
 8011e4a:	4620      	mov	r0, r4
 8011e4c:	4629      	mov	r1, r5
 8011e4e:	f7ee fbfb 	bl	8000648 <__aeabi_dmul>
 8011e52:	4602      	mov	r2, r0
 8011e54:	460b      	mov	r3, r1
 8011e56:	4640      	mov	r0, r8
 8011e58:	4649      	mov	r1, r9
 8011e5a:	f7ee fbf5 	bl	8000648 <__aeabi_dmul>
 8011e5e:	a340      	add	r3, pc, #256	; (adr r3, 8011f60 <__ieee754_pow+0x3a0>)
 8011e60:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011e64:	f7ee fbf0 	bl	8000648 <__aeabi_dmul>
 8011e68:	4602      	mov	r2, r0
 8011e6a:	460b      	mov	r3, r1
 8011e6c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8011e70:	f7ee fa32 	bl	80002d8 <__aeabi_dsub>
 8011e74:	4602      	mov	r2, r0
 8011e76:	460b      	mov	r3, r1
 8011e78:	4604      	mov	r4, r0
 8011e7a:	460d      	mov	r5, r1
 8011e7c:	4630      	mov	r0, r6
 8011e7e:	4639      	mov	r1, r7
 8011e80:	f7ee fa2c 	bl	80002dc <__adddf3>
 8011e84:	2000      	movs	r0, #0
 8011e86:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8011e8a:	4632      	mov	r2, r6
 8011e8c:	463b      	mov	r3, r7
 8011e8e:	f7ee fa23 	bl	80002d8 <__aeabi_dsub>
 8011e92:	4602      	mov	r2, r0
 8011e94:	460b      	mov	r3, r1
 8011e96:	4620      	mov	r0, r4
 8011e98:	4629      	mov	r1, r5
 8011e9a:	f7ee fa1d 	bl	80002d8 <__aeabi_dsub>
 8011e9e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8011ea0:	f10b 33ff 	add.w	r3, fp, #4294967295	; 0xffffffff
 8011ea4:	4313      	orrs	r3, r2
 8011ea6:	4606      	mov	r6, r0
 8011ea8:	460f      	mov	r7, r1
 8011eaa:	f040 81eb 	bne.w	8012284 <__ieee754_pow+0x6c4>
 8011eae:	ed9f 7b2e 	vldr	d7, [pc, #184]	; 8011f68 <__ieee754_pow+0x3a8>
 8011eb2:	e9dd 4500 	ldrd	r4, r5, [sp]
 8011eb6:	2400      	movs	r4, #0
 8011eb8:	4622      	mov	r2, r4
 8011eba:	462b      	mov	r3, r5
 8011ebc:	e9dd 0100 	ldrd	r0, r1, [sp]
 8011ec0:	ed8d 7b02 	vstr	d7, [sp, #8]
 8011ec4:	f7ee fa08 	bl	80002d8 <__aeabi_dsub>
 8011ec8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8011ecc:	f7ee fbbc 	bl	8000648 <__aeabi_dmul>
 8011ed0:	e9dd 2300 	ldrd	r2, r3, [sp]
 8011ed4:	4680      	mov	r8, r0
 8011ed6:	4689      	mov	r9, r1
 8011ed8:	4630      	mov	r0, r6
 8011eda:	4639      	mov	r1, r7
 8011edc:	f7ee fbb4 	bl	8000648 <__aeabi_dmul>
 8011ee0:	4602      	mov	r2, r0
 8011ee2:	460b      	mov	r3, r1
 8011ee4:	4640      	mov	r0, r8
 8011ee6:	4649      	mov	r1, r9
 8011ee8:	f7ee f9f8 	bl	80002dc <__adddf3>
 8011eec:	4622      	mov	r2, r4
 8011eee:	462b      	mov	r3, r5
 8011ef0:	4680      	mov	r8, r0
 8011ef2:	4689      	mov	r9, r1
 8011ef4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8011ef8:	f7ee fba6 	bl	8000648 <__aeabi_dmul>
 8011efc:	460b      	mov	r3, r1
 8011efe:	4604      	mov	r4, r0
 8011f00:	460d      	mov	r5, r1
 8011f02:	4602      	mov	r2, r0
 8011f04:	4649      	mov	r1, r9
 8011f06:	4640      	mov	r0, r8
 8011f08:	e9cd 4500 	strd	r4, r5, [sp]
 8011f0c:	f7ee f9e6 	bl	80002dc <__adddf3>
 8011f10:	4b1c      	ldr	r3, [pc, #112]	; (8011f84 <__ieee754_pow+0x3c4>)
 8011f12:	4299      	cmp	r1, r3
 8011f14:	4606      	mov	r6, r0
 8011f16:	460f      	mov	r7, r1
 8011f18:	468b      	mov	fp, r1
 8011f1a:	f340 82f7 	ble.w	801250c <__ieee754_pow+0x94c>
 8011f1e:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 8011f22:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 8011f26:	4303      	orrs	r3, r0
 8011f28:	f000 81ea 	beq.w	8012300 <__ieee754_pow+0x740>
 8011f2c:	a310      	add	r3, pc, #64	; (adr r3, 8011f70 <__ieee754_pow+0x3b0>)
 8011f2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011f32:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8011f36:	f7ee fb87 	bl	8000648 <__aeabi_dmul>
 8011f3a:	a30d      	add	r3, pc, #52	; (adr r3, 8011f70 <__ieee754_pow+0x3b0>)
 8011f3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011f40:	e6d5      	b.n	8011cee <__ieee754_pow+0x12e>
 8011f42:	bf00      	nop
 8011f44:	f3af 8000 	nop.w
 8011f48:	60000000 	.word	0x60000000
 8011f4c:	3ff71547 	.word	0x3ff71547
 8011f50:	f85ddf44 	.word	0xf85ddf44
 8011f54:	3e54ae0b 	.word	0x3e54ae0b
 8011f58:	55555555 	.word	0x55555555
 8011f5c:	3fd55555 	.word	0x3fd55555
 8011f60:	652b82fe 	.word	0x652b82fe
 8011f64:	3ff71547 	.word	0x3ff71547
 8011f68:	00000000 	.word	0x00000000
 8011f6c:	bff00000 	.word	0xbff00000
 8011f70:	8800759c 	.word	0x8800759c
 8011f74:	7e37e43c 	.word	0x7e37e43c
 8011f78:	3ff00000 	.word	0x3ff00000
 8011f7c:	3fd00000 	.word	0x3fd00000
 8011f80:	3fe00000 	.word	0x3fe00000
 8011f84:	408fffff 	.word	0x408fffff
 8011f88:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 8011f8c:	f04f 0200 	mov.w	r2, #0
 8011f90:	da05      	bge.n	8011f9e <__ieee754_pow+0x3de>
 8011f92:	4bd3      	ldr	r3, [pc, #844]	; (80122e0 <__ieee754_pow+0x720>)
 8011f94:	f7ee fb58 	bl	8000648 <__aeabi_dmul>
 8011f98:	f06f 0234 	mvn.w	r2, #52	; 0x34
 8011f9c:	460c      	mov	r4, r1
 8011f9e:	1523      	asrs	r3, r4, #20
 8011fa0:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8011fa4:	4413      	add	r3, r2
 8011fa6:	9309      	str	r3, [sp, #36]	; 0x24
 8011fa8:	4bce      	ldr	r3, [pc, #824]	; (80122e4 <__ieee754_pow+0x724>)
 8011faa:	f3c4 0413 	ubfx	r4, r4, #0, #20
 8011fae:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 8011fb2:	429c      	cmp	r4, r3
 8011fb4:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 8011fb8:	dd08      	ble.n	8011fcc <__ieee754_pow+0x40c>
 8011fba:	4bcb      	ldr	r3, [pc, #812]	; (80122e8 <__ieee754_pow+0x728>)
 8011fbc:	429c      	cmp	r4, r3
 8011fbe:	f340 815e 	ble.w	801227e <__ieee754_pow+0x6be>
 8011fc2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011fc4:	3301      	adds	r3, #1
 8011fc6:	9309      	str	r3, [sp, #36]	; 0x24
 8011fc8:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 8011fcc:	f04f 0a00 	mov.w	sl, #0
 8011fd0:	ea4f 03ca 	mov.w	r3, sl, lsl #3
 8011fd4:	930c      	str	r3, [sp, #48]	; 0x30
 8011fd6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8011fd8:	4bc4      	ldr	r3, [pc, #784]	; (80122ec <__ieee754_pow+0x72c>)
 8011fda:	4413      	add	r3, r2
 8011fdc:	ed93 7b00 	vldr	d7, [r3]
 8011fe0:	4629      	mov	r1, r5
 8011fe2:	ec53 2b17 	vmov	r2, r3, d7
 8011fe6:	ed8d 7b06 	vstr	d7, [sp, #24]
 8011fea:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8011fee:	f7ee f973 	bl	80002d8 <__aeabi_dsub>
 8011ff2:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8011ff6:	4606      	mov	r6, r0
 8011ff8:	460f      	mov	r7, r1
 8011ffa:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8011ffe:	f7ee f96d 	bl	80002dc <__adddf3>
 8012002:	4602      	mov	r2, r0
 8012004:	460b      	mov	r3, r1
 8012006:	2000      	movs	r0, #0
 8012008:	49b9      	ldr	r1, [pc, #740]	; (80122f0 <__ieee754_pow+0x730>)
 801200a:	f7ee fc47 	bl	800089c <__aeabi_ddiv>
 801200e:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 8012012:	4602      	mov	r2, r0
 8012014:	460b      	mov	r3, r1
 8012016:	4630      	mov	r0, r6
 8012018:	4639      	mov	r1, r7
 801201a:	f7ee fb15 	bl	8000648 <__aeabi_dmul>
 801201e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8012022:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8012026:	e9cd 3402 	strd	r3, r4, [sp, #8]
 801202a:	2300      	movs	r3, #0
 801202c:	9302      	str	r3, [sp, #8]
 801202e:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8012032:	106d      	asrs	r5, r5, #1
 8012034:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 8012038:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 801203c:	2200      	movs	r2, #0
 801203e:	eb05 438a 	add.w	r3, r5, sl, lsl #18
 8012042:	4640      	mov	r0, r8
 8012044:	4649      	mov	r1, r9
 8012046:	4614      	mov	r4, r2
 8012048:	461d      	mov	r5, r3
 801204a:	f7ee fafd 	bl	8000648 <__aeabi_dmul>
 801204e:	4602      	mov	r2, r0
 8012050:	460b      	mov	r3, r1
 8012052:	4630      	mov	r0, r6
 8012054:	4639      	mov	r1, r7
 8012056:	f7ee f93f 	bl	80002d8 <__aeabi_dsub>
 801205a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 801205e:	4606      	mov	r6, r0
 8012060:	460f      	mov	r7, r1
 8012062:	4620      	mov	r0, r4
 8012064:	4629      	mov	r1, r5
 8012066:	f7ee f937 	bl	80002d8 <__aeabi_dsub>
 801206a:	4602      	mov	r2, r0
 801206c:	460b      	mov	r3, r1
 801206e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8012072:	f7ee f931 	bl	80002d8 <__aeabi_dsub>
 8012076:	4642      	mov	r2, r8
 8012078:	464b      	mov	r3, r9
 801207a:	f7ee fae5 	bl	8000648 <__aeabi_dmul>
 801207e:	4602      	mov	r2, r0
 8012080:	460b      	mov	r3, r1
 8012082:	4630      	mov	r0, r6
 8012084:	4639      	mov	r1, r7
 8012086:	f7ee f927 	bl	80002d8 <__aeabi_dsub>
 801208a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 801208e:	f7ee fadb 	bl	8000648 <__aeabi_dmul>
 8012092:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8012096:	e9cd 0106 	strd	r0, r1, [sp, #24]
 801209a:	4610      	mov	r0, r2
 801209c:	4619      	mov	r1, r3
 801209e:	f7ee fad3 	bl	8000648 <__aeabi_dmul>
 80120a2:	a37b      	add	r3, pc, #492	; (adr r3, 8012290 <__ieee754_pow+0x6d0>)
 80120a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80120a8:	4604      	mov	r4, r0
 80120aa:	460d      	mov	r5, r1
 80120ac:	f7ee facc 	bl	8000648 <__aeabi_dmul>
 80120b0:	a379      	add	r3, pc, #484	; (adr r3, 8012298 <__ieee754_pow+0x6d8>)
 80120b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80120b6:	f7ee f911 	bl	80002dc <__adddf3>
 80120ba:	4622      	mov	r2, r4
 80120bc:	462b      	mov	r3, r5
 80120be:	f7ee fac3 	bl	8000648 <__aeabi_dmul>
 80120c2:	a377      	add	r3, pc, #476	; (adr r3, 80122a0 <__ieee754_pow+0x6e0>)
 80120c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80120c8:	f7ee f908 	bl	80002dc <__adddf3>
 80120cc:	4622      	mov	r2, r4
 80120ce:	462b      	mov	r3, r5
 80120d0:	f7ee faba 	bl	8000648 <__aeabi_dmul>
 80120d4:	a374      	add	r3, pc, #464	; (adr r3, 80122a8 <__ieee754_pow+0x6e8>)
 80120d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80120da:	f7ee f8ff 	bl	80002dc <__adddf3>
 80120de:	4622      	mov	r2, r4
 80120e0:	462b      	mov	r3, r5
 80120e2:	f7ee fab1 	bl	8000648 <__aeabi_dmul>
 80120e6:	a372      	add	r3, pc, #456	; (adr r3, 80122b0 <__ieee754_pow+0x6f0>)
 80120e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80120ec:	f7ee f8f6 	bl	80002dc <__adddf3>
 80120f0:	4622      	mov	r2, r4
 80120f2:	462b      	mov	r3, r5
 80120f4:	f7ee faa8 	bl	8000648 <__aeabi_dmul>
 80120f8:	a36f      	add	r3, pc, #444	; (adr r3, 80122b8 <__ieee754_pow+0x6f8>)
 80120fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80120fe:	f7ee f8ed 	bl	80002dc <__adddf3>
 8012102:	4622      	mov	r2, r4
 8012104:	4606      	mov	r6, r0
 8012106:	460f      	mov	r7, r1
 8012108:	462b      	mov	r3, r5
 801210a:	4620      	mov	r0, r4
 801210c:	4629      	mov	r1, r5
 801210e:	f7ee fa9b 	bl	8000648 <__aeabi_dmul>
 8012112:	4602      	mov	r2, r0
 8012114:	460b      	mov	r3, r1
 8012116:	4630      	mov	r0, r6
 8012118:	4639      	mov	r1, r7
 801211a:	f7ee fa95 	bl	8000648 <__aeabi_dmul>
 801211e:	4642      	mov	r2, r8
 8012120:	4604      	mov	r4, r0
 8012122:	460d      	mov	r5, r1
 8012124:	464b      	mov	r3, r9
 8012126:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801212a:	f7ee f8d7 	bl	80002dc <__adddf3>
 801212e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8012132:	f7ee fa89 	bl	8000648 <__aeabi_dmul>
 8012136:	4622      	mov	r2, r4
 8012138:	462b      	mov	r3, r5
 801213a:	f7ee f8cf 	bl	80002dc <__adddf3>
 801213e:	4642      	mov	r2, r8
 8012140:	4606      	mov	r6, r0
 8012142:	460f      	mov	r7, r1
 8012144:	464b      	mov	r3, r9
 8012146:	4640      	mov	r0, r8
 8012148:	4649      	mov	r1, r9
 801214a:	f7ee fa7d 	bl	8000648 <__aeabi_dmul>
 801214e:	2200      	movs	r2, #0
 8012150:	4b68      	ldr	r3, [pc, #416]	; (80122f4 <__ieee754_pow+0x734>)
 8012152:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8012156:	f7ee f8c1 	bl	80002dc <__adddf3>
 801215a:	4632      	mov	r2, r6
 801215c:	463b      	mov	r3, r7
 801215e:	f7ee f8bd 	bl	80002dc <__adddf3>
 8012162:	9802      	ldr	r0, [sp, #8]
 8012164:	460d      	mov	r5, r1
 8012166:	4604      	mov	r4, r0
 8012168:	4602      	mov	r2, r0
 801216a:	460b      	mov	r3, r1
 801216c:	4640      	mov	r0, r8
 801216e:	4649      	mov	r1, r9
 8012170:	f7ee fa6a 	bl	8000648 <__aeabi_dmul>
 8012174:	2200      	movs	r2, #0
 8012176:	4680      	mov	r8, r0
 8012178:	4689      	mov	r9, r1
 801217a:	4b5e      	ldr	r3, [pc, #376]	; (80122f4 <__ieee754_pow+0x734>)
 801217c:	4620      	mov	r0, r4
 801217e:	4629      	mov	r1, r5
 8012180:	f7ee f8aa 	bl	80002d8 <__aeabi_dsub>
 8012184:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8012188:	f7ee f8a6 	bl	80002d8 <__aeabi_dsub>
 801218c:	4602      	mov	r2, r0
 801218e:	460b      	mov	r3, r1
 8012190:	4630      	mov	r0, r6
 8012192:	4639      	mov	r1, r7
 8012194:	f7ee f8a0 	bl	80002d8 <__aeabi_dsub>
 8012198:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801219c:	f7ee fa54 	bl	8000648 <__aeabi_dmul>
 80121a0:	4622      	mov	r2, r4
 80121a2:	4606      	mov	r6, r0
 80121a4:	460f      	mov	r7, r1
 80121a6:	462b      	mov	r3, r5
 80121a8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80121ac:	f7ee fa4c 	bl	8000648 <__aeabi_dmul>
 80121b0:	4602      	mov	r2, r0
 80121b2:	460b      	mov	r3, r1
 80121b4:	4630      	mov	r0, r6
 80121b6:	4639      	mov	r1, r7
 80121b8:	f7ee f890 	bl	80002dc <__adddf3>
 80121bc:	4606      	mov	r6, r0
 80121be:	460f      	mov	r7, r1
 80121c0:	4602      	mov	r2, r0
 80121c2:	460b      	mov	r3, r1
 80121c4:	4640      	mov	r0, r8
 80121c6:	4649      	mov	r1, r9
 80121c8:	f7ee f888 	bl	80002dc <__adddf3>
 80121cc:	9802      	ldr	r0, [sp, #8]
 80121ce:	a33c      	add	r3, pc, #240	; (adr r3, 80122c0 <__ieee754_pow+0x700>)
 80121d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80121d4:	4604      	mov	r4, r0
 80121d6:	460d      	mov	r5, r1
 80121d8:	f7ee fa36 	bl	8000648 <__aeabi_dmul>
 80121dc:	4642      	mov	r2, r8
 80121de:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80121e2:	464b      	mov	r3, r9
 80121e4:	4620      	mov	r0, r4
 80121e6:	4629      	mov	r1, r5
 80121e8:	f7ee f876 	bl	80002d8 <__aeabi_dsub>
 80121ec:	4602      	mov	r2, r0
 80121ee:	460b      	mov	r3, r1
 80121f0:	4630      	mov	r0, r6
 80121f2:	4639      	mov	r1, r7
 80121f4:	f7ee f870 	bl	80002d8 <__aeabi_dsub>
 80121f8:	a333      	add	r3, pc, #204	; (adr r3, 80122c8 <__ieee754_pow+0x708>)
 80121fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80121fe:	f7ee fa23 	bl	8000648 <__aeabi_dmul>
 8012202:	a333      	add	r3, pc, #204	; (adr r3, 80122d0 <__ieee754_pow+0x710>)
 8012204:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012208:	4606      	mov	r6, r0
 801220a:	460f      	mov	r7, r1
 801220c:	4620      	mov	r0, r4
 801220e:	4629      	mov	r1, r5
 8012210:	f7ee fa1a 	bl	8000648 <__aeabi_dmul>
 8012214:	4602      	mov	r2, r0
 8012216:	460b      	mov	r3, r1
 8012218:	4630      	mov	r0, r6
 801221a:	4639      	mov	r1, r7
 801221c:	f7ee f85e 	bl	80002dc <__adddf3>
 8012220:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8012222:	4b35      	ldr	r3, [pc, #212]	; (80122f8 <__ieee754_pow+0x738>)
 8012224:	4413      	add	r3, r2
 8012226:	e9d3 2300 	ldrd	r2, r3, [r3]
 801222a:	f7ee f857 	bl	80002dc <__adddf3>
 801222e:	4604      	mov	r4, r0
 8012230:	9809      	ldr	r0, [sp, #36]	; 0x24
 8012232:	460d      	mov	r5, r1
 8012234:	f7ee f99e 	bl	8000574 <__aeabi_i2d>
 8012238:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 801223a:	4b30      	ldr	r3, [pc, #192]	; (80122fc <__ieee754_pow+0x73c>)
 801223c:	4413      	add	r3, r2
 801223e:	e9d3 8900 	ldrd	r8, r9, [r3]
 8012242:	4606      	mov	r6, r0
 8012244:	460f      	mov	r7, r1
 8012246:	4622      	mov	r2, r4
 8012248:	462b      	mov	r3, r5
 801224a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 801224e:	f7ee f845 	bl	80002dc <__adddf3>
 8012252:	4642      	mov	r2, r8
 8012254:	464b      	mov	r3, r9
 8012256:	f7ee f841 	bl	80002dc <__adddf3>
 801225a:	4632      	mov	r2, r6
 801225c:	463b      	mov	r3, r7
 801225e:	f7ee f83d 	bl	80002dc <__adddf3>
 8012262:	9802      	ldr	r0, [sp, #8]
 8012264:	4632      	mov	r2, r6
 8012266:	463b      	mov	r3, r7
 8012268:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801226c:	f7ee f834 	bl	80002d8 <__aeabi_dsub>
 8012270:	4642      	mov	r2, r8
 8012272:	464b      	mov	r3, r9
 8012274:	f7ee f830 	bl	80002d8 <__aeabi_dsub>
 8012278:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 801227c:	e607      	b.n	8011e8e <__ieee754_pow+0x2ce>
 801227e:	f04f 0a01 	mov.w	sl, #1
 8012282:	e6a5      	b.n	8011fd0 <__ieee754_pow+0x410>
 8012284:	ed9f 7b14 	vldr	d7, [pc, #80]	; 80122d8 <__ieee754_pow+0x718>
 8012288:	e613      	b.n	8011eb2 <__ieee754_pow+0x2f2>
 801228a:	bf00      	nop
 801228c:	f3af 8000 	nop.w
 8012290:	4a454eef 	.word	0x4a454eef
 8012294:	3fca7e28 	.word	0x3fca7e28
 8012298:	93c9db65 	.word	0x93c9db65
 801229c:	3fcd864a 	.word	0x3fcd864a
 80122a0:	a91d4101 	.word	0xa91d4101
 80122a4:	3fd17460 	.word	0x3fd17460
 80122a8:	518f264d 	.word	0x518f264d
 80122ac:	3fd55555 	.word	0x3fd55555
 80122b0:	db6fabff 	.word	0xdb6fabff
 80122b4:	3fdb6db6 	.word	0x3fdb6db6
 80122b8:	33333303 	.word	0x33333303
 80122bc:	3fe33333 	.word	0x3fe33333
 80122c0:	e0000000 	.word	0xe0000000
 80122c4:	3feec709 	.word	0x3feec709
 80122c8:	dc3a03fd 	.word	0xdc3a03fd
 80122cc:	3feec709 	.word	0x3feec709
 80122d0:	145b01f5 	.word	0x145b01f5
 80122d4:	be3e2fe0 	.word	0xbe3e2fe0
 80122d8:	00000000 	.word	0x00000000
 80122dc:	3ff00000 	.word	0x3ff00000
 80122e0:	43400000 	.word	0x43400000
 80122e4:	0003988e 	.word	0x0003988e
 80122e8:	000bb679 	.word	0x000bb679
 80122ec:	08014188 	.word	0x08014188
 80122f0:	3ff00000 	.word	0x3ff00000
 80122f4:	40080000 	.word	0x40080000
 80122f8:	080141a8 	.word	0x080141a8
 80122fc:	08014198 	.word	0x08014198
 8012300:	a3b4      	add	r3, pc, #720	; (adr r3, 80125d4 <__ieee754_pow+0xa14>)
 8012302:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012306:	4640      	mov	r0, r8
 8012308:	4649      	mov	r1, r9
 801230a:	f7ed ffe7 	bl	80002dc <__adddf3>
 801230e:	4622      	mov	r2, r4
 8012310:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8012314:	462b      	mov	r3, r5
 8012316:	4630      	mov	r0, r6
 8012318:	4639      	mov	r1, r7
 801231a:	f7ed ffdd 	bl	80002d8 <__aeabi_dsub>
 801231e:	4602      	mov	r2, r0
 8012320:	460b      	mov	r3, r1
 8012322:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8012326:	f7ee fc1f 	bl	8000b68 <__aeabi_dcmpgt>
 801232a:	2800      	cmp	r0, #0
 801232c:	f47f adfe 	bne.w	8011f2c <__ieee754_pow+0x36c>
 8012330:	4aa3      	ldr	r2, [pc, #652]	; (80125c0 <__ieee754_pow+0xa00>)
 8012332:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8012336:	4293      	cmp	r3, r2
 8012338:	f340 810a 	ble.w	8012550 <__ieee754_pow+0x990>
 801233c:	151b      	asrs	r3, r3, #20
 801233e:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 8012342:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 8012346:	fa4a f303 	asr.w	r3, sl, r3
 801234a:	445b      	add	r3, fp
 801234c:	f3c3 520a 	ubfx	r2, r3, #20, #11
 8012350:	4e9c      	ldr	r6, [pc, #624]	; (80125c4 <__ieee754_pow+0xa04>)
 8012352:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 8012356:	4116      	asrs	r6, r2
 8012358:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 801235c:	2000      	movs	r0, #0
 801235e:	ea23 0106 	bic.w	r1, r3, r6
 8012362:	f1c2 0214 	rsb	r2, r2, #20
 8012366:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 801236a:	fa4a fa02 	asr.w	sl, sl, r2
 801236e:	f1bb 0f00 	cmp.w	fp, #0
 8012372:	4602      	mov	r2, r0
 8012374:	460b      	mov	r3, r1
 8012376:	4620      	mov	r0, r4
 8012378:	4629      	mov	r1, r5
 801237a:	bfb8      	it	lt
 801237c:	f1ca 0a00 	rsblt	sl, sl, #0
 8012380:	f7ed ffaa 	bl	80002d8 <__aeabi_dsub>
 8012384:	e9cd 0100 	strd	r0, r1, [sp]
 8012388:	4642      	mov	r2, r8
 801238a:	464b      	mov	r3, r9
 801238c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8012390:	f7ed ffa4 	bl	80002dc <__adddf3>
 8012394:	2000      	movs	r0, #0
 8012396:	a378      	add	r3, pc, #480	; (adr r3, 8012578 <__ieee754_pow+0x9b8>)
 8012398:	e9d3 2300 	ldrd	r2, r3, [r3]
 801239c:	4604      	mov	r4, r0
 801239e:	460d      	mov	r5, r1
 80123a0:	f7ee f952 	bl	8000648 <__aeabi_dmul>
 80123a4:	e9dd 2300 	ldrd	r2, r3, [sp]
 80123a8:	4606      	mov	r6, r0
 80123aa:	460f      	mov	r7, r1
 80123ac:	4620      	mov	r0, r4
 80123ae:	4629      	mov	r1, r5
 80123b0:	f7ed ff92 	bl	80002d8 <__aeabi_dsub>
 80123b4:	4602      	mov	r2, r0
 80123b6:	460b      	mov	r3, r1
 80123b8:	4640      	mov	r0, r8
 80123ba:	4649      	mov	r1, r9
 80123bc:	f7ed ff8c 	bl	80002d8 <__aeabi_dsub>
 80123c0:	a36f      	add	r3, pc, #444	; (adr r3, 8012580 <__ieee754_pow+0x9c0>)
 80123c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80123c6:	f7ee f93f 	bl	8000648 <__aeabi_dmul>
 80123ca:	a36f      	add	r3, pc, #444	; (adr r3, 8012588 <__ieee754_pow+0x9c8>)
 80123cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80123d0:	4680      	mov	r8, r0
 80123d2:	4689      	mov	r9, r1
 80123d4:	4620      	mov	r0, r4
 80123d6:	4629      	mov	r1, r5
 80123d8:	f7ee f936 	bl	8000648 <__aeabi_dmul>
 80123dc:	4602      	mov	r2, r0
 80123de:	460b      	mov	r3, r1
 80123e0:	4640      	mov	r0, r8
 80123e2:	4649      	mov	r1, r9
 80123e4:	f7ed ff7a 	bl	80002dc <__adddf3>
 80123e8:	4604      	mov	r4, r0
 80123ea:	460d      	mov	r5, r1
 80123ec:	4602      	mov	r2, r0
 80123ee:	460b      	mov	r3, r1
 80123f0:	4630      	mov	r0, r6
 80123f2:	4639      	mov	r1, r7
 80123f4:	f7ed ff72 	bl	80002dc <__adddf3>
 80123f8:	4632      	mov	r2, r6
 80123fa:	463b      	mov	r3, r7
 80123fc:	4680      	mov	r8, r0
 80123fe:	4689      	mov	r9, r1
 8012400:	f7ed ff6a 	bl	80002d8 <__aeabi_dsub>
 8012404:	4602      	mov	r2, r0
 8012406:	460b      	mov	r3, r1
 8012408:	4620      	mov	r0, r4
 801240a:	4629      	mov	r1, r5
 801240c:	f7ed ff64 	bl	80002d8 <__aeabi_dsub>
 8012410:	4642      	mov	r2, r8
 8012412:	4606      	mov	r6, r0
 8012414:	460f      	mov	r7, r1
 8012416:	464b      	mov	r3, r9
 8012418:	4640      	mov	r0, r8
 801241a:	4649      	mov	r1, r9
 801241c:	f7ee f914 	bl	8000648 <__aeabi_dmul>
 8012420:	a35b      	add	r3, pc, #364	; (adr r3, 8012590 <__ieee754_pow+0x9d0>)
 8012422:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012426:	4604      	mov	r4, r0
 8012428:	460d      	mov	r5, r1
 801242a:	f7ee f90d 	bl	8000648 <__aeabi_dmul>
 801242e:	a35a      	add	r3, pc, #360	; (adr r3, 8012598 <__ieee754_pow+0x9d8>)
 8012430:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012434:	f7ed ff50 	bl	80002d8 <__aeabi_dsub>
 8012438:	4622      	mov	r2, r4
 801243a:	462b      	mov	r3, r5
 801243c:	f7ee f904 	bl	8000648 <__aeabi_dmul>
 8012440:	a357      	add	r3, pc, #348	; (adr r3, 80125a0 <__ieee754_pow+0x9e0>)
 8012442:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012446:	f7ed ff49 	bl	80002dc <__adddf3>
 801244a:	4622      	mov	r2, r4
 801244c:	462b      	mov	r3, r5
 801244e:	f7ee f8fb 	bl	8000648 <__aeabi_dmul>
 8012452:	a355      	add	r3, pc, #340	; (adr r3, 80125a8 <__ieee754_pow+0x9e8>)
 8012454:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012458:	f7ed ff3e 	bl	80002d8 <__aeabi_dsub>
 801245c:	4622      	mov	r2, r4
 801245e:	462b      	mov	r3, r5
 8012460:	f7ee f8f2 	bl	8000648 <__aeabi_dmul>
 8012464:	a352      	add	r3, pc, #328	; (adr r3, 80125b0 <__ieee754_pow+0x9f0>)
 8012466:	e9d3 2300 	ldrd	r2, r3, [r3]
 801246a:	f7ed ff37 	bl	80002dc <__adddf3>
 801246e:	4622      	mov	r2, r4
 8012470:	462b      	mov	r3, r5
 8012472:	f7ee f8e9 	bl	8000648 <__aeabi_dmul>
 8012476:	4602      	mov	r2, r0
 8012478:	460b      	mov	r3, r1
 801247a:	4640      	mov	r0, r8
 801247c:	4649      	mov	r1, r9
 801247e:	f7ed ff2b 	bl	80002d8 <__aeabi_dsub>
 8012482:	4604      	mov	r4, r0
 8012484:	460d      	mov	r5, r1
 8012486:	4602      	mov	r2, r0
 8012488:	460b      	mov	r3, r1
 801248a:	4640      	mov	r0, r8
 801248c:	4649      	mov	r1, r9
 801248e:	f7ee f8db 	bl	8000648 <__aeabi_dmul>
 8012492:	2200      	movs	r2, #0
 8012494:	e9cd 0100 	strd	r0, r1, [sp]
 8012498:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 801249c:	4620      	mov	r0, r4
 801249e:	4629      	mov	r1, r5
 80124a0:	f7ed ff1a 	bl	80002d8 <__aeabi_dsub>
 80124a4:	4602      	mov	r2, r0
 80124a6:	460b      	mov	r3, r1
 80124a8:	e9dd 0100 	ldrd	r0, r1, [sp]
 80124ac:	f7ee f9f6 	bl	800089c <__aeabi_ddiv>
 80124b0:	4632      	mov	r2, r6
 80124b2:	4604      	mov	r4, r0
 80124b4:	460d      	mov	r5, r1
 80124b6:	463b      	mov	r3, r7
 80124b8:	4640      	mov	r0, r8
 80124ba:	4649      	mov	r1, r9
 80124bc:	f7ee f8c4 	bl	8000648 <__aeabi_dmul>
 80124c0:	4632      	mov	r2, r6
 80124c2:	463b      	mov	r3, r7
 80124c4:	f7ed ff0a 	bl	80002dc <__adddf3>
 80124c8:	4602      	mov	r2, r0
 80124ca:	460b      	mov	r3, r1
 80124cc:	4620      	mov	r0, r4
 80124ce:	4629      	mov	r1, r5
 80124d0:	f7ed ff02 	bl	80002d8 <__aeabi_dsub>
 80124d4:	4642      	mov	r2, r8
 80124d6:	464b      	mov	r3, r9
 80124d8:	f7ed fefe 	bl	80002d8 <__aeabi_dsub>
 80124dc:	4602      	mov	r2, r0
 80124de:	460b      	mov	r3, r1
 80124e0:	2000      	movs	r0, #0
 80124e2:	4939      	ldr	r1, [pc, #228]	; (80125c8 <__ieee754_pow+0xa08>)
 80124e4:	f7ed fef8 	bl	80002d8 <__aeabi_dsub>
 80124e8:	eb01 540a 	add.w	r4, r1, sl, lsl #20
 80124ec:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 80124f0:	4602      	mov	r2, r0
 80124f2:	460b      	mov	r3, r1
 80124f4:	da2f      	bge.n	8012556 <__ieee754_pow+0x996>
 80124f6:	4650      	mov	r0, sl
 80124f8:	ec43 2b10 	vmov	d0, r2, r3
 80124fc:	f000 f9c0 	bl	8012880 <scalbn>
 8012500:	ec51 0b10 	vmov	r0, r1, d0
 8012504:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8012508:	f7ff bbf1 	b.w	8011cee <__ieee754_pow+0x12e>
 801250c:	4b2f      	ldr	r3, [pc, #188]	; (80125cc <__ieee754_pow+0xa0c>)
 801250e:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 8012512:	429e      	cmp	r6, r3
 8012514:	f77f af0c 	ble.w	8012330 <__ieee754_pow+0x770>
 8012518:	4b2d      	ldr	r3, [pc, #180]	; (80125d0 <__ieee754_pow+0xa10>)
 801251a:	440b      	add	r3, r1
 801251c:	4303      	orrs	r3, r0
 801251e:	d00b      	beq.n	8012538 <__ieee754_pow+0x978>
 8012520:	a325      	add	r3, pc, #148	; (adr r3, 80125b8 <__ieee754_pow+0x9f8>)
 8012522:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012526:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801252a:	f7ee f88d 	bl	8000648 <__aeabi_dmul>
 801252e:	a322      	add	r3, pc, #136	; (adr r3, 80125b8 <__ieee754_pow+0x9f8>)
 8012530:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012534:	f7ff bbdb 	b.w	8011cee <__ieee754_pow+0x12e>
 8012538:	4622      	mov	r2, r4
 801253a:	462b      	mov	r3, r5
 801253c:	f7ed fecc 	bl	80002d8 <__aeabi_dsub>
 8012540:	4642      	mov	r2, r8
 8012542:	464b      	mov	r3, r9
 8012544:	f7ee fb06 	bl	8000b54 <__aeabi_dcmpge>
 8012548:	2800      	cmp	r0, #0
 801254a:	f43f aef1 	beq.w	8012330 <__ieee754_pow+0x770>
 801254e:	e7e7      	b.n	8012520 <__ieee754_pow+0x960>
 8012550:	f04f 0a00 	mov.w	sl, #0
 8012554:	e718      	b.n	8012388 <__ieee754_pow+0x7c8>
 8012556:	4621      	mov	r1, r4
 8012558:	e7d4      	b.n	8012504 <__ieee754_pow+0x944>
 801255a:	2000      	movs	r0, #0
 801255c:	491a      	ldr	r1, [pc, #104]	; (80125c8 <__ieee754_pow+0xa08>)
 801255e:	f7ff bb8f 	b.w	8011c80 <__ieee754_pow+0xc0>
 8012562:	e9dd 0100 	ldrd	r0, r1, [sp]
 8012566:	f7ff bb8b 	b.w	8011c80 <__ieee754_pow+0xc0>
 801256a:	4630      	mov	r0, r6
 801256c:	4639      	mov	r1, r7
 801256e:	f7ff bb87 	b.w	8011c80 <__ieee754_pow+0xc0>
 8012572:	4693      	mov	fp, r2
 8012574:	f7ff bb98 	b.w	8011ca8 <__ieee754_pow+0xe8>
 8012578:	00000000 	.word	0x00000000
 801257c:	3fe62e43 	.word	0x3fe62e43
 8012580:	fefa39ef 	.word	0xfefa39ef
 8012584:	3fe62e42 	.word	0x3fe62e42
 8012588:	0ca86c39 	.word	0x0ca86c39
 801258c:	be205c61 	.word	0xbe205c61
 8012590:	72bea4d0 	.word	0x72bea4d0
 8012594:	3e663769 	.word	0x3e663769
 8012598:	c5d26bf1 	.word	0xc5d26bf1
 801259c:	3ebbbd41 	.word	0x3ebbbd41
 80125a0:	af25de2c 	.word	0xaf25de2c
 80125a4:	3f11566a 	.word	0x3f11566a
 80125a8:	16bebd93 	.word	0x16bebd93
 80125ac:	3f66c16c 	.word	0x3f66c16c
 80125b0:	5555553e 	.word	0x5555553e
 80125b4:	3fc55555 	.word	0x3fc55555
 80125b8:	c2f8f359 	.word	0xc2f8f359
 80125bc:	01a56e1f 	.word	0x01a56e1f
 80125c0:	3fe00000 	.word	0x3fe00000
 80125c4:	000fffff 	.word	0x000fffff
 80125c8:	3ff00000 	.word	0x3ff00000
 80125cc:	4090cbff 	.word	0x4090cbff
 80125d0:	3f6f3400 	.word	0x3f6f3400
 80125d4:	652b82fe 	.word	0x652b82fe
 80125d8:	3c971547 	.word	0x3c971547

080125dc <__ieee754_sqrt>:
 80125dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80125e0:	4955      	ldr	r1, [pc, #340]	; (8012738 <__ieee754_sqrt+0x15c>)
 80125e2:	ec55 4b10 	vmov	r4, r5, d0
 80125e6:	43a9      	bics	r1, r5
 80125e8:	462b      	mov	r3, r5
 80125ea:	462a      	mov	r2, r5
 80125ec:	d112      	bne.n	8012614 <__ieee754_sqrt+0x38>
 80125ee:	ee10 2a10 	vmov	r2, s0
 80125f2:	ee10 0a10 	vmov	r0, s0
 80125f6:	4629      	mov	r1, r5
 80125f8:	f7ee f826 	bl	8000648 <__aeabi_dmul>
 80125fc:	4602      	mov	r2, r0
 80125fe:	460b      	mov	r3, r1
 8012600:	4620      	mov	r0, r4
 8012602:	4629      	mov	r1, r5
 8012604:	f7ed fe6a 	bl	80002dc <__adddf3>
 8012608:	4604      	mov	r4, r0
 801260a:	460d      	mov	r5, r1
 801260c:	ec45 4b10 	vmov	d0, r4, r5
 8012610:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012614:	2d00      	cmp	r5, #0
 8012616:	ee10 0a10 	vmov	r0, s0
 801261a:	4621      	mov	r1, r4
 801261c:	dc0f      	bgt.n	801263e <__ieee754_sqrt+0x62>
 801261e:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8012622:	4330      	orrs	r0, r6
 8012624:	d0f2      	beq.n	801260c <__ieee754_sqrt+0x30>
 8012626:	b155      	cbz	r5, 801263e <__ieee754_sqrt+0x62>
 8012628:	ee10 2a10 	vmov	r2, s0
 801262c:	4620      	mov	r0, r4
 801262e:	4629      	mov	r1, r5
 8012630:	f7ed fe52 	bl	80002d8 <__aeabi_dsub>
 8012634:	4602      	mov	r2, r0
 8012636:	460b      	mov	r3, r1
 8012638:	f7ee f930 	bl	800089c <__aeabi_ddiv>
 801263c:	e7e4      	b.n	8012608 <__ieee754_sqrt+0x2c>
 801263e:	151b      	asrs	r3, r3, #20
 8012640:	d073      	beq.n	801272a <__ieee754_sqrt+0x14e>
 8012642:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8012646:	07dd      	lsls	r5, r3, #31
 8012648:	f3c2 0213 	ubfx	r2, r2, #0, #20
 801264c:	bf48      	it	mi
 801264e:	0fc8      	lsrmi	r0, r1, #31
 8012650:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8012654:	bf44      	itt	mi
 8012656:	0049      	lslmi	r1, r1, #1
 8012658:	eb00 0242 	addmi.w	r2, r0, r2, lsl #1
 801265c:	2500      	movs	r5, #0
 801265e:	1058      	asrs	r0, r3, #1
 8012660:	0fcb      	lsrs	r3, r1, #31
 8012662:	eb03 0242 	add.w	r2, r3, r2, lsl #1
 8012666:	0049      	lsls	r1, r1, #1
 8012668:	2316      	movs	r3, #22
 801266a:	462c      	mov	r4, r5
 801266c:	f44f 1600 	mov.w	r6, #2097152	; 0x200000
 8012670:	19a7      	adds	r7, r4, r6
 8012672:	4297      	cmp	r7, r2
 8012674:	bfde      	ittt	le
 8012676:	19bc      	addle	r4, r7, r6
 8012678:	1bd2      	suble	r2, r2, r7
 801267a:	19ad      	addle	r5, r5, r6
 801267c:	0fcf      	lsrs	r7, r1, #31
 801267e:	3b01      	subs	r3, #1
 8012680:	eb07 0242 	add.w	r2, r7, r2, lsl #1
 8012684:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8012688:	ea4f 0656 	mov.w	r6, r6, lsr #1
 801268c:	d1f0      	bne.n	8012670 <__ieee754_sqrt+0x94>
 801268e:	f04f 0c20 	mov.w	ip, #32
 8012692:	469e      	mov	lr, r3
 8012694:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 8012698:	42a2      	cmp	r2, r4
 801269a:	eb06 070e 	add.w	r7, r6, lr
 801269e:	dc02      	bgt.n	80126a6 <__ieee754_sqrt+0xca>
 80126a0:	d112      	bne.n	80126c8 <__ieee754_sqrt+0xec>
 80126a2:	428f      	cmp	r7, r1
 80126a4:	d810      	bhi.n	80126c8 <__ieee754_sqrt+0xec>
 80126a6:	2f00      	cmp	r7, #0
 80126a8:	eb07 0e06 	add.w	lr, r7, r6
 80126ac:	da42      	bge.n	8012734 <__ieee754_sqrt+0x158>
 80126ae:	f1be 0f00 	cmp.w	lr, #0
 80126b2:	db3f      	blt.n	8012734 <__ieee754_sqrt+0x158>
 80126b4:	f104 0801 	add.w	r8, r4, #1
 80126b8:	1b12      	subs	r2, r2, r4
 80126ba:	428f      	cmp	r7, r1
 80126bc:	bf88      	it	hi
 80126be:	f102 32ff 	addhi.w	r2, r2, #4294967295	; 0xffffffff
 80126c2:	1bc9      	subs	r1, r1, r7
 80126c4:	4433      	add	r3, r6
 80126c6:	4644      	mov	r4, r8
 80126c8:	0052      	lsls	r2, r2, #1
 80126ca:	f1bc 0c01 	subs.w	ip, ip, #1
 80126ce:	eb02 72d1 	add.w	r2, r2, r1, lsr #31
 80126d2:	ea4f 0656 	mov.w	r6, r6, lsr #1
 80126d6:	ea4f 0141 	mov.w	r1, r1, lsl #1
 80126da:	d1dd      	bne.n	8012698 <__ieee754_sqrt+0xbc>
 80126dc:	430a      	orrs	r2, r1
 80126de:	d006      	beq.n	80126ee <__ieee754_sqrt+0x112>
 80126e0:	1c5c      	adds	r4, r3, #1
 80126e2:	bf13      	iteet	ne
 80126e4:	3301      	addne	r3, #1
 80126e6:	3501      	addeq	r5, #1
 80126e8:	4663      	moveq	r3, ip
 80126ea:	f023 0301 	bicne.w	r3, r3, #1
 80126ee:	106a      	asrs	r2, r5, #1
 80126f0:	085b      	lsrs	r3, r3, #1
 80126f2:	07e9      	lsls	r1, r5, #31
 80126f4:	f102 527f 	add.w	r2, r2, #1069547520	; 0x3fc00000
 80126f8:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
 80126fc:	bf48      	it	mi
 80126fe:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 8012702:	eb02 5500 	add.w	r5, r2, r0, lsl #20
 8012706:	461c      	mov	r4, r3
 8012708:	e780      	b.n	801260c <__ieee754_sqrt+0x30>
 801270a:	0aca      	lsrs	r2, r1, #11
 801270c:	3815      	subs	r0, #21
 801270e:	0549      	lsls	r1, r1, #21
 8012710:	2a00      	cmp	r2, #0
 8012712:	d0fa      	beq.n	801270a <__ieee754_sqrt+0x12e>
 8012714:	02d6      	lsls	r6, r2, #11
 8012716:	d50a      	bpl.n	801272e <__ieee754_sqrt+0x152>
 8012718:	f1c3 0420 	rsb	r4, r3, #32
 801271c:	fa21 f404 	lsr.w	r4, r1, r4
 8012720:	1e5d      	subs	r5, r3, #1
 8012722:	4099      	lsls	r1, r3
 8012724:	4322      	orrs	r2, r4
 8012726:	1b43      	subs	r3, r0, r5
 8012728:	e78b      	b.n	8012642 <__ieee754_sqrt+0x66>
 801272a:	4618      	mov	r0, r3
 801272c:	e7f0      	b.n	8012710 <__ieee754_sqrt+0x134>
 801272e:	0052      	lsls	r2, r2, #1
 8012730:	3301      	adds	r3, #1
 8012732:	e7ef      	b.n	8012714 <__ieee754_sqrt+0x138>
 8012734:	46a0      	mov	r8, r4
 8012736:	e7bf      	b.n	80126b8 <__ieee754_sqrt+0xdc>
 8012738:	7ff00000 	.word	0x7ff00000

0801273c <fabs>:
 801273c:	ec51 0b10 	vmov	r0, r1, d0
 8012740:	ee10 2a10 	vmov	r2, s0
 8012744:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8012748:	ec43 2b10 	vmov	d0, r2, r3
 801274c:	4770      	bx	lr

0801274e <finite>:
 801274e:	ee10 3a90 	vmov	r3, s1
 8012752:	f043 4000 	orr.w	r0, r3, #2147483648	; 0x80000000
 8012756:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 801275a:	0fc0      	lsrs	r0, r0, #31
 801275c:	4770      	bx	lr

0801275e <matherr>:
 801275e:	2000      	movs	r0, #0
 8012760:	4770      	bx	lr
 8012762:	0000      	movs	r0, r0
 8012764:	0000      	movs	r0, r0
	...

08012768 <nan>:
 8012768:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8012770 <nan+0x8>
 801276c:	4770      	bx	lr
 801276e:	bf00      	nop
 8012770:	00000000 	.word	0x00000000
 8012774:	7ff80000 	.word	0x7ff80000

08012778 <rint>:
 8012778:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801277a:	ec51 0b10 	vmov	r0, r1, d0
 801277e:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8012782:	f2a2 36ff 	subw	r6, r2, #1023	; 0x3ff
 8012786:	2e13      	cmp	r6, #19
 8012788:	460b      	mov	r3, r1
 801278a:	ee10 4a10 	vmov	r4, s0
 801278e:	ea4f 75d1 	mov.w	r5, r1, lsr #31
 8012792:	dc56      	bgt.n	8012842 <rint+0xca>
 8012794:	2e00      	cmp	r6, #0
 8012796:	da2b      	bge.n	80127f0 <rint+0x78>
 8012798:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
 801279c:	4302      	orrs	r2, r0
 801279e:	d023      	beq.n	80127e8 <rint+0x70>
 80127a0:	f3c1 0213 	ubfx	r2, r1, #0, #20
 80127a4:	4302      	orrs	r2, r0
 80127a6:	4254      	negs	r4, r2
 80127a8:	4314      	orrs	r4, r2
 80127aa:	0c4b      	lsrs	r3, r1, #17
 80127ac:	0b24      	lsrs	r4, r4, #12
 80127ae:	045b      	lsls	r3, r3, #17
 80127b0:	f404 2400 	and.w	r4, r4, #524288	; 0x80000
 80127b4:	ea44 0103 	orr.w	r1, r4, r3
 80127b8:	460b      	mov	r3, r1
 80127ba:	492f      	ldr	r1, [pc, #188]	; (8012878 <rint+0x100>)
 80127bc:	eb01 01c5 	add.w	r1, r1, r5, lsl #3
 80127c0:	e9d1 6700 	ldrd	r6, r7, [r1]
 80127c4:	4602      	mov	r2, r0
 80127c6:	4639      	mov	r1, r7
 80127c8:	4630      	mov	r0, r6
 80127ca:	f7ed fd87 	bl	80002dc <__adddf3>
 80127ce:	e9cd 0100 	strd	r0, r1, [sp]
 80127d2:	463b      	mov	r3, r7
 80127d4:	4632      	mov	r2, r6
 80127d6:	e9dd 0100 	ldrd	r0, r1, [sp]
 80127da:	f7ed fd7d 	bl	80002d8 <__aeabi_dsub>
 80127de:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 80127e2:	ea43 77c5 	orr.w	r7, r3, r5, lsl #31
 80127e6:	4639      	mov	r1, r7
 80127e8:	ec41 0b10 	vmov	d0, r0, r1
 80127ec:	b003      	add	sp, #12
 80127ee:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80127f0:	4a22      	ldr	r2, [pc, #136]	; (801287c <rint+0x104>)
 80127f2:	4132      	asrs	r2, r6
 80127f4:	ea01 0702 	and.w	r7, r1, r2
 80127f8:	4307      	orrs	r7, r0
 80127fa:	d0f5      	beq.n	80127e8 <rint+0x70>
 80127fc:	0852      	lsrs	r2, r2, #1
 80127fe:	4011      	ands	r1, r2
 8012800:	430c      	orrs	r4, r1
 8012802:	d00b      	beq.n	801281c <rint+0xa4>
 8012804:	ea23 0202 	bic.w	r2, r3, r2
 8012808:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 801280c:	2e13      	cmp	r6, #19
 801280e:	fa43 f306 	asr.w	r3, r3, r6
 8012812:	bf0c      	ite	eq
 8012814:	f04f 4400 	moveq.w	r4, #2147483648	; 0x80000000
 8012818:	2400      	movne	r4, #0
 801281a:	4313      	orrs	r3, r2
 801281c:	4916      	ldr	r1, [pc, #88]	; (8012878 <rint+0x100>)
 801281e:	eb01 05c5 	add.w	r5, r1, r5, lsl #3
 8012822:	4622      	mov	r2, r4
 8012824:	e9d5 4500 	ldrd	r4, r5, [r5]
 8012828:	4620      	mov	r0, r4
 801282a:	4629      	mov	r1, r5
 801282c:	f7ed fd56 	bl	80002dc <__adddf3>
 8012830:	e9cd 0100 	strd	r0, r1, [sp]
 8012834:	4622      	mov	r2, r4
 8012836:	462b      	mov	r3, r5
 8012838:	e9dd 0100 	ldrd	r0, r1, [sp]
 801283c:	f7ed fd4c 	bl	80002d8 <__aeabi_dsub>
 8012840:	e7d2      	b.n	80127e8 <rint+0x70>
 8012842:	2e33      	cmp	r6, #51	; 0x33
 8012844:	dd07      	ble.n	8012856 <rint+0xde>
 8012846:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 801284a:	d1cd      	bne.n	80127e8 <rint+0x70>
 801284c:	ee10 2a10 	vmov	r2, s0
 8012850:	f7ed fd44 	bl	80002dc <__adddf3>
 8012854:	e7c8      	b.n	80127e8 <rint+0x70>
 8012856:	f2a2 4613 	subw	r6, r2, #1043	; 0x413
 801285a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 801285e:	40f2      	lsrs	r2, r6
 8012860:	4210      	tst	r0, r2
 8012862:	d0c1      	beq.n	80127e8 <rint+0x70>
 8012864:	0852      	lsrs	r2, r2, #1
 8012866:	4210      	tst	r0, r2
 8012868:	bf1f      	itttt	ne
 801286a:	f04f 4480 	movne.w	r4, #1073741824	; 0x40000000
 801286e:	ea20 0202 	bicne.w	r2, r0, r2
 8012872:	4134      	asrne	r4, r6
 8012874:	4314      	orrne	r4, r2
 8012876:	e7d1      	b.n	801281c <rint+0xa4>
 8012878:	080141b8 	.word	0x080141b8
 801287c:	000fffff 	.word	0x000fffff

08012880 <scalbn>:
 8012880:	b570      	push	{r4, r5, r6, lr}
 8012882:	ec55 4b10 	vmov	r4, r5, d0
 8012886:	f3c5 520a 	ubfx	r2, r5, #20, #11
 801288a:	4606      	mov	r6, r0
 801288c:	462b      	mov	r3, r5
 801288e:	b9aa      	cbnz	r2, 80128bc <scalbn+0x3c>
 8012890:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 8012894:	4323      	orrs	r3, r4
 8012896:	d03b      	beq.n	8012910 <scalbn+0x90>
 8012898:	4b31      	ldr	r3, [pc, #196]	; (8012960 <scalbn+0xe0>)
 801289a:	4629      	mov	r1, r5
 801289c:	2200      	movs	r2, #0
 801289e:	ee10 0a10 	vmov	r0, s0
 80128a2:	f7ed fed1 	bl	8000648 <__aeabi_dmul>
 80128a6:	4b2f      	ldr	r3, [pc, #188]	; (8012964 <scalbn+0xe4>)
 80128a8:	429e      	cmp	r6, r3
 80128aa:	4604      	mov	r4, r0
 80128ac:	460d      	mov	r5, r1
 80128ae:	da12      	bge.n	80128d6 <scalbn+0x56>
 80128b0:	a327      	add	r3, pc, #156	; (adr r3, 8012950 <scalbn+0xd0>)
 80128b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80128b6:	f7ed fec7 	bl	8000648 <__aeabi_dmul>
 80128ba:	e009      	b.n	80128d0 <scalbn+0x50>
 80128bc:	f240 71ff 	movw	r1, #2047	; 0x7ff
 80128c0:	428a      	cmp	r2, r1
 80128c2:	d10c      	bne.n	80128de <scalbn+0x5e>
 80128c4:	ee10 2a10 	vmov	r2, s0
 80128c8:	4620      	mov	r0, r4
 80128ca:	4629      	mov	r1, r5
 80128cc:	f7ed fd06 	bl	80002dc <__adddf3>
 80128d0:	4604      	mov	r4, r0
 80128d2:	460d      	mov	r5, r1
 80128d4:	e01c      	b.n	8012910 <scalbn+0x90>
 80128d6:	f3c1 520a 	ubfx	r2, r1, #20, #11
 80128da:	460b      	mov	r3, r1
 80128dc:	3a36      	subs	r2, #54	; 0x36
 80128de:	4432      	add	r2, r6
 80128e0:	f240 71fe 	movw	r1, #2046	; 0x7fe
 80128e4:	428a      	cmp	r2, r1
 80128e6:	dd0b      	ble.n	8012900 <scalbn+0x80>
 80128e8:	ec45 4b11 	vmov	d1, r4, r5
 80128ec:	ed9f 0b1a 	vldr	d0, [pc, #104]	; 8012958 <scalbn+0xd8>
 80128f0:	f000 f9f0 	bl	8012cd4 <copysign>
 80128f4:	a318      	add	r3, pc, #96	; (adr r3, 8012958 <scalbn+0xd8>)
 80128f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80128fa:	ec51 0b10 	vmov	r0, r1, d0
 80128fe:	e7da      	b.n	80128b6 <scalbn+0x36>
 8012900:	2a00      	cmp	r2, #0
 8012902:	dd08      	ble.n	8012916 <scalbn+0x96>
 8012904:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8012908:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 801290c:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8012910:	ec45 4b10 	vmov	d0, r4, r5
 8012914:	bd70      	pop	{r4, r5, r6, pc}
 8012916:	f112 0f35 	cmn.w	r2, #53	; 0x35
 801291a:	da0d      	bge.n	8012938 <scalbn+0xb8>
 801291c:	f24c 3350 	movw	r3, #50000	; 0xc350
 8012920:	429e      	cmp	r6, r3
 8012922:	ec45 4b11 	vmov	d1, r4, r5
 8012926:	dce1      	bgt.n	80128ec <scalbn+0x6c>
 8012928:	ed9f 0b09 	vldr	d0, [pc, #36]	; 8012950 <scalbn+0xd0>
 801292c:	f000 f9d2 	bl	8012cd4 <copysign>
 8012930:	a307      	add	r3, pc, #28	; (adr r3, 8012950 <scalbn+0xd0>)
 8012932:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012936:	e7e0      	b.n	80128fa <scalbn+0x7a>
 8012938:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 801293c:	3236      	adds	r2, #54	; 0x36
 801293e:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8012942:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8012946:	4620      	mov	r0, r4
 8012948:	4629      	mov	r1, r5
 801294a:	2200      	movs	r2, #0
 801294c:	4b06      	ldr	r3, [pc, #24]	; (8012968 <scalbn+0xe8>)
 801294e:	e7b2      	b.n	80128b6 <scalbn+0x36>
 8012950:	c2f8f359 	.word	0xc2f8f359
 8012954:	01a56e1f 	.word	0x01a56e1f
 8012958:	8800759c 	.word	0x8800759c
 801295c:	7e37e43c 	.word	0x7e37e43c
 8012960:	43500000 	.word	0x43500000
 8012964:	ffff3cb0 	.word	0xffff3cb0
 8012968:	3c900000 	.word	0x3c900000
 801296c:	00000000 	.word	0x00000000

08012970 <__ieee754_log>:
 8012970:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012974:	ec51 0b10 	vmov	r0, r1, d0
 8012978:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 801297c:	b087      	sub	sp, #28
 801297e:	460d      	mov	r5, r1
 8012980:	da27      	bge.n	80129d2 <__ieee754_log+0x62>
 8012982:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8012986:	4303      	orrs	r3, r0
 8012988:	ee10 2a10 	vmov	r2, s0
 801298c:	d10a      	bne.n	80129a4 <__ieee754_log+0x34>
 801298e:	49cc      	ldr	r1, [pc, #816]	; (8012cc0 <__ieee754_log+0x350>)
 8012990:	2200      	movs	r2, #0
 8012992:	2300      	movs	r3, #0
 8012994:	2000      	movs	r0, #0
 8012996:	f7ed ff81 	bl	800089c <__aeabi_ddiv>
 801299a:	ec41 0b10 	vmov	d0, r0, r1
 801299e:	b007      	add	sp, #28
 80129a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80129a4:	2900      	cmp	r1, #0
 80129a6:	da05      	bge.n	80129b4 <__ieee754_log+0x44>
 80129a8:	460b      	mov	r3, r1
 80129aa:	f7ed fc95 	bl	80002d8 <__aeabi_dsub>
 80129ae:	2200      	movs	r2, #0
 80129b0:	2300      	movs	r3, #0
 80129b2:	e7f0      	b.n	8012996 <__ieee754_log+0x26>
 80129b4:	4bc3      	ldr	r3, [pc, #780]	; (8012cc4 <__ieee754_log+0x354>)
 80129b6:	2200      	movs	r2, #0
 80129b8:	f7ed fe46 	bl	8000648 <__aeabi_dmul>
 80129bc:	f06f 0335 	mvn.w	r3, #53	; 0x35
 80129c0:	460d      	mov	r5, r1
 80129c2:	4ac1      	ldr	r2, [pc, #772]	; (8012cc8 <__ieee754_log+0x358>)
 80129c4:	4295      	cmp	r5, r2
 80129c6:	dd06      	ble.n	80129d6 <__ieee754_log+0x66>
 80129c8:	4602      	mov	r2, r0
 80129ca:	460b      	mov	r3, r1
 80129cc:	f7ed fc86 	bl	80002dc <__adddf3>
 80129d0:	e7e3      	b.n	801299a <__ieee754_log+0x2a>
 80129d2:	2300      	movs	r3, #0
 80129d4:	e7f5      	b.n	80129c2 <__ieee754_log+0x52>
 80129d6:	152c      	asrs	r4, r5, #20
 80129d8:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 80129dc:	f3c5 0513 	ubfx	r5, r5, #0, #20
 80129e0:	441c      	add	r4, r3
 80129e2:	f505 2315 	add.w	r3, r5, #610304	; 0x95000
 80129e6:	f603 7364 	addw	r3, r3, #3940	; 0xf64
 80129ea:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80129ee:	f083 527f 	eor.w	r2, r3, #1069547520	; 0x3fc00000
 80129f2:	f482 1240 	eor.w	r2, r2, #3145728	; 0x300000
 80129f6:	ea42 0105 	orr.w	r1, r2, r5
 80129fa:	eb04 5413 	add.w	r4, r4, r3, lsr #20
 80129fe:	2200      	movs	r2, #0
 8012a00:	4bb2      	ldr	r3, [pc, #712]	; (8012ccc <__ieee754_log+0x35c>)
 8012a02:	f7ed fc69 	bl	80002d8 <__aeabi_dsub>
 8012a06:	1cab      	adds	r3, r5, #2
 8012a08:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8012a0c:	2b02      	cmp	r3, #2
 8012a0e:	4682      	mov	sl, r0
 8012a10:	468b      	mov	fp, r1
 8012a12:	f04f 0200 	mov.w	r2, #0
 8012a16:	dc53      	bgt.n	8012ac0 <__ieee754_log+0x150>
 8012a18:	2300      	movs	r3, #0
 8012a1a:	f7ee f87d 	bl	8000b18 <__aeabi_dcmpeq>
 8012a1e:	b1d0      	cbz	r0, 8012a56 <__ieee754_log+0xe6>
 8012a20:	2c00      	cmp	r4, #0
 8012a22:	f000 8120 	beq.w	8012c66 <__ieee754_log+0x2f6>
 8012a26:	4620      	mov	r0, r4
 8012a28:	f7ed fda4 	bl	8000574 <__aeabi_i2d>
 8012a2c:	a390      	add	r3, pc, #576	; (adr r3, 8012c70 <__ieee754_log+0x300>)
 8012a2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012a32:	4606      	mov	r6, r0
 8012a34:	460f      	mov	r7, r1
 8012a36:	f7ed fe07 	bl	8000648 <__aeabi_dmul>
 8012a3a:	a38f      	add	r3, pc, #572	; (adr r3, 8012c78 <__ieee754_log+0x308>)
 8012a3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012a40:	4604      	mov	r4, r0
 8012a42:	460d      	mov	r5, r1
 8012a44:	4630      	mov	r0, r6
 8012a46:	4639      	mov	r1, r7
 8012a48:	f7ed fdfe 	bl	8000648 <__aeabi_dmul>
 8012a4c:	4602      	mov	r2, r0
 8012a4e:	460b      	mov	r3, r1
 8012a50:	4620      	mov	r0, r4
 8012a52:	4629      	mov	r1, r5
 8012a54:	e7ba      	b.n	80129cc <__ieee754_log+0x5c>
 8012a56:	a38a      	add	r3, pc, #552	; (adr r3, 8012c80 <__ieee754_log+0x310>)
 8012a58:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012a5c:	4650      	mov	r0, sl
 8012a5e:	4659      	mov	r1, fp
 8012a60:	f7ed fdf2 	bl	8000648 <__aeabi_dmul>
 8012a64:	4602      	mov	r2, r0
 8012a66:	460b      	mov	r3, r1
 8012a68:	2000      	movs	r0, #0
 8012a6a:	4999      	ldr	r1, [pc, #612]	; (8012cd0 <__ieee754_log+0x360>)
 8012a6c:	f7ed fc34 	bl	80002d8 <__aeabi_dsub>
 8012a70:	4652      	mov	r2, sl
 8012a72:	4606      	mov	r6, r0
 8012a74:	460f      	mov	r7, r1
 8012a76:	465b      	mov	r3, fp
 8012a78:	4650      	mov	r0, sl
 8012a7a:	4659      	mov	r1, fp
 8012a7c:	f7ed fde4 	bl	8000648 <__aeabi_dmul>
 8012a80:	4602      	mov	r2, r0
 8012a82:	460b      	mov	r3, r1
 8012a84:	4630      	mov	r0, r6
 8012a86:	4639      	mov	r1, r7
 8012a88:	f7ed fdde 	bl	8000648 <__aeabi_dmul>
 8012a8c:	4606      	mov	r6, r0
 8012a8e:	460f      	mov	r7, r1
 8012a90:	b914      	cbnz	r4, 8012a98 <__ieee754_log+0x128>
 8012a92:	4632      	mov	r2, r6
 8012a94:	463b      	mov	r3, r7
 8012a96:	e0a0      	b.n	8012bda <__ieee754_log+0x26a>
 8012a98:	4620      	mov	r0, r4
 8012a9a:	f7ed fd6b 	bl	8000574 <__aeabi_i2d>
 8012a9e:	a374      	add	r3, pc, #464	; (adr r3, 8012c70 <__ieee754_log+0x300>)
 8012aa0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012aa4:	4680      	mov	r8, r0
 8012aa6:	4689      	mov	r9, r1
 8012aa8:	f7ed fdce 	bl	8000648 <__aeabi_dmul>
 8012aac:	a372      	add	r3, pc, #456	; (adr r3, 8012c78 <__ieee754_log+0x308>)
 8012aae:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012ab2:	4604      	mov	r4, r0
 8012ab4:	460d      	mov	r5, r1
 8012ab6:	4640      	mov	r0, r8
 8012ab8:	4649      	mov	r1, r9
 8012aba:	f7ed fdc5 	bl	8000648 <__aeabi_dmul>
 8012abe:	e0a5      	b.n	8012c0c <__ieee754_log+0x29c>
 8012ac0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8012ac4:	f7ed fc0a 	bl	80002dc <__adddf3>
 8012ac8:	4602      	mov	r2, r0
 8012aca:	460b      	mov	r3, r1
 8012acc:	4650      	mov	r0, sl
 8012ace:	4659      	mov	r1, fp
 8012ad0:	f7ed fee4 	bl	800089c <__aeabi_ddiv>
 8012ad4:	e9cd 0100 	strd	r0, r1, [sp]
 8012ad8:	4620      	mov	r0, r4
 8012ada:	f7ed fd4b 	bl	8000574 <__aeabi_i2d>
 8012ade:	e9dd 2300 	ldrd	r2, r3, [sp]
 8012ae2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8012ae6:	4610      	mov	r0, r2
 8012ae8:	4619      	mov	r1, r3
 8012aea:	f7ed fdad 	bl	8000648 <__aeabi_dmul>
 8012aee:	4602      	mov	r2, r0
 8012af0:	460b      	mov	r3, r1
 8012af2:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8012af6:	f7ed fda7 	bl	8000648 <__aeabi_dmul>
 8012afa:	a363      	add	r3, pc, #396	; (adr r3, 8012c88 <__ieee754_log+0x318>)
 8012afc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012b00:	4680      	mov	r8, r0
 8012b02:	4689      	mov	r9, r1
 8012b04:	f7ed fda0 	bl	8000648 <__aeabi_dmul>
 8012b08:	a361      	add	r3, pc, #388	; (adr r3, 8012c90 <__ieee754_log+0x320>)
 8012b0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012b0e:	f7ed fbe5 	bl	80002dc <__adddf3>
 8012b12:	4642      	mov	r2, r8
 8012b14:	464b      	mov	r3, r9
 8012b16:	f7ed fd97 	bl	8000648 <__aeabi_dmul>
 8012b1a:	a35f      	add	r3, pc, #380	; (adr r3, 8012c98 <__ieee754_log+0x328>)
 8012b1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012b20:	f7ed fbdc 	bl	80002dc <__adddf3>
 8012b24:	4642      	mov	r2, r8
 8012b26:	464b      	mov	r3, r9
 8012b28:	f7ed fd8e 	bl	8000648 <__aeabi_dmul>
 8012b2c:	a35c      	add	r3, pc, #368	; (adr r3, 8012ca0 <__ieee754_log+0x330>)
 8012b2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012b32:	f7ed fbd3 	bl	80002dc <__adddf3>
 8012b36:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8012b3a:	f7ed fd85 	bl	8000648 <__aeabi_dmul>
 8012b3e:	a35a      	add	r3, pc, #360	; (adr r3, 8012ca8 <__ieee754_log+0x338>)
 8012b40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012b44:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8012b48:	4640      	mov	r0, r8
 8012b4a:	4649      	mov	r1, r9
 8012b4c:	f7ed fd7c 	bl	8000648 <__aeabi_dmul>
 8012b50:	a357      	add	r3, pc, #348	; (adr r3, 8012cb0 <__ieee754_log+0x340>)
 8012b52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012b56:	f7ed fbc1 	bl	80002dc <__adddf3>
 8012b5a:	4642      	mov	r2, r8
 8012b5c:	464b      	mov	r3, r9
 8012b5e:	f7ed fd73 	bl	8000648 <__aeabi_dmul>
 8012b62:	a355      	add	r3, pc, #340	; (adr r3, 8012cb8 <__ieee754_log+0x348>)
 8012b64:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012b68:	f7ed fbb8 	bl	80002dc <__adddf3>
 8012b6c:	4642      	mov	r2, r8
 8012b6e:	464b      	mov	r3, r9
 8012b70:	f7ed fd6a 	bl	8000648 <__aeabi_dmul>
 8012b74:	f5a5 26c2 	sub.w	r6, r5, #397312	; 0x61000
 8012b78:	4602      	mov	r2, r0
 8012b7a:	460b      	mov	r3, r1
 8012b7c:	f5c5 25d7 	rsb	r5, r5, #440320	; 0x6b800
 8012b80:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8012b84:	f7ed fbaa 	bl	80002dc <__adddf3>
 8012b88:	f2a6 467a 	subw	r6, r6, #1146	; 0x47a
 8012b8c:	3551      	adds	r5, #81	; 0x51
 8012b8e:	4335      	orrs	r5, r6
 8012b90:	2d00      	cmp	r5, #0
 8012b92:	4680      	mov	r8, r0
 8012b94:	4689      	mov	r9, r1
 8012b96:	dd48      	ble.n	8012c2a <__ieee754_log+0x2ba>
 8012b98:	2200      	movs	r2, #0
 8012b9a:	4b4d      	ldr	r3, [pc, #308]	; (8012cd0 <__ieee754_log+0x360>)
 8012b9c:	4650      	mov	r0, sl
 8012b9e:	4659      	mov	r1, fp
 8012ba0:	f7ed fd52 	bl	8000648 <__aeabi_dmul>
 8012ba4:	4652      	mov	r2, sl
 8012ba6:	465b      	mov	r3, fp
 8012ba8:	f7ed fd4e 	bl	8000648 <__aeabi_dmul>
 8012bac:	4602      	mov	r2, r0
 8012bae:	460b      	mov	r3, r1
 8012bb0:	4606      	mov	r6, r0
 8012bb2:	460f      	mov	r7, r1
 8012bb4:	4640      	mov	r0, r8
 8012bb6:	4649      	mov	r1, r9
 8012bb8:	f7ed fb90 	bl	80002dc <__adddf3>
 8012bbc:	e9dd 2300 	ldrd	r2, r3, [sp]
 8012bc0:	f7ed fd42 	bl	8000648 <__aeabi_dmul>
 8012bc4:	4680      	mov	r8, r0
 8012bc6:	4689      	mov	r9, r1
 8012bc8:	b964      	cbnz	r4, 8012be4 <__ieee754_log+0x274>
 8012bca:	4602      	mov	r2, r0
 8012bcc:	460b      	mov	r3, r1
 8012bce:	4630      	mov	r0, r6
 8012bd0:	4639      	mov	r1, r7
 8012bd2:	f7ed fb81 	bl	80002d8 <__aeabi_dsub>
 8012bd6:	4602      	mov	r2, r0
 8012bd8:	460b      	mov	r3, r1
 8012bda:	4650      	mov	r0, sl
 8012bdc:	4659      	mov	r1, fp
 8012bde:	f7ed fb7b 	bl	80002d8 <__aeabi_dsub>
 8012be2:	e6da      	b.n	801299a <__ieee754_log+0x2a>
 8012be4:	a322      	add	r3, pc, #136	; (adr r3, 8012c70 <__ieee754_log+0x300>)
 8012be6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012bea:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8012bee:	f7ed fd2b 	bl	8000648 <__aeabi_dmul>
 8012bf2:	a321      	add	r3, pc, #132	; (adr r3, 8012c78 <__ieee754_log+0x308>)
 8012bf4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012bf8:	4604      	mov	r4, r0
 8012bfa:	460d      	mov	r5, r1
 8012bfc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8012c00:	f7ed fd22 	bl	8000648 <__aeabi_dmul>
 8012c04:	4642      	mov	r2, r8
 8012c06:	464b      	mov	r3, r9
 8012c08:	f7ed fb68 	bl	80002dc <__adddf3>
 8012c0c:	4602      	mov	r2, r0
 8012c0e:	460b      	mov	r3, r1
 8012c10:	4630      	mov	r0, r6
 8012c12:	4639      	mov	r1, r7
 8012c14:	f7ed fb60 	bl	80002d8 <__aeabi_dsub>
 8012c18:	4652      	mov	r2, sl
 8012c1a:	465b      	mov	r3, fp
 8012c1c:	f7ed fb5c 	bl	80002d8 <__aeabi_dsub>
 8012c20:	4602      	mov	r2, r0
 8012c22:	460b      	mov	r3, r1
 8012c24:	4620      	mov	r0, r4
 8012c26:	4629      	mov	r1, r5
 8012c28:	e7d9      	b.n	8012bde <__ieee754_log+0x26e>
 8012c2a:	4602      	mov	r2, r0
 8012c2c:	460b      	mov	r3, r1
 8012c2e:	4650      	mov	r0, sl
 8012c30:	4659      	mov	r1, fp
 8012c32:	f7ed fb51 	bl	80002d8 <__aeabi_dsub>
 8012c36:	e9dd 2300 	ldrd	r2, r3, [sp]
 8012c3a:	f7ed fd05 	bl	8000648 <__aeabi_dmul>
 8012c3e:	4606      	mov	r6, r0
 8012c40:	460f      	mov	r7, r1
 8012c42:	2c00      	cmp	r4, #0
 8012c44:	f43f af25 	beq.w	8012a92 <__ieee754_log+0x122>
 8012c48:	a309      	add	r3, pc, #36	; (adr r3, 8012c70 <__ieee754_log+0x300>)
 8012c4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012c4e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8012c52:	f7ed fcf9 	bl	8000648 <__aeabi_dmul>
 8012c56:	a308      	add	r3, pc, #32	; (adr r3, 8012c78 <__ieee754_log+0x308>)
 8012c58:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012c5c:	4604      	mov	r4, r0
 8012c5e:	460d      	mov	r5, r1
 8012c60:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8012c64:	e729      	b.n	8012aba <__ieee754_log+0x14a>
 8012c66:	2000      	movs	r0, #0
 8012c68:	2100      	movs	r1, #0
 8012c6a:	e696      	b.n	801299a <__ieee754_log+0x2a>
 8012c6c:	f3af 8000 	nop.w
 8012c70:	fee00000 	.word	0xfee00000
 8012c74:	3fe62e42 	.word	0x3fe62e42
 8012c78:	35793c76 	.word	0x35793c76
 8012c7c:	3dea39ef 	.word	0x3dea39ef
 8012c80:	55555555 	.word	0x55555555
 8012c84:	3fd55555 	.word	0x3fd55555
 8012c88:	df3e5244 	.word	0xdf3e5244
 8012c8c:	3fc2f112 	.word	0x3fc2f112
 8012c90:	96cb03de 	.word	0x96cb03de
 8012c94:	3fc74664 	.word	0x3fc74664
 8012c98:	94229359 	.word	0x94229359
 8012c9c:	3fd24924 	.word	0x3fd24924
 8012ca0:	55555593 	.word	0x55555593
 8012ca4:	3fe55555 	.word	0x3fe55555
 8012ca8:	d078c69f 	.word	0xd078c69f
 8012cac:	3fc39a09 	.word	0x3fc39a09
 8012cb0:	1d8e78af 	.word	0x1d8e78af
 8012cb4:	3fcc71c5 	.word	0x3fcc71c5
 8012cb8:	9997fa04 	.word	0x9997fa04
 8012cbc:	3fd99999 	.word	0x3fd99999
 8012cc0:	c3500000 	.word	0xc3500000
 8012cc4:	43500000 	.word	0x43500000
 8012cc8:	7fefffff 	.word	0x7fefffff
 8012ccc:	3ff00000 	.word	0x3ff00000
 8012cd0:	3fe00000 	.word	0x3fe00000

08012cd4 <copysign>:
 8012cd4:	ec51 0b10 	vmov	r0, r1, d0
 8012cd8:	ee11 0a90 	vmov	r0, s3
 8012cdc:	ee10 2a10 	vmov	r2, s0
 8012ce0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8012ce4:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8012ce8:	ea41 0300 	orr.w	r3, r1, r0
 8012cec:	ec43 2b10 	vmov	d0, r2, r3
 8012cf0:	4770      	bx	lr
	...

08012cf4 <_init>:
 8012cf4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012cf6:	bf00      	nop
 8012cf8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8012cfa:	bc08      	pop	{r3}
 8012cfc:	469e      	mov	lr, r3
 8012cfe:	4770      	bx	lr

08012d00 <_fini>:
 8012d00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012d02:	bf00      	nop
 8012d04:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8012d06:	bc08      	pop	{r3}
 8012d08:	469e      	mov	lr, r3
 8012d0a:	4770      	bx	lr
