--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3265614240 paths analyzed, 232 endpoints analyzed, 19 failing endpoints
 19 timing errors detected. (19 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  24.007ns.
--------------------------------------------------------------------------------
Slack:                  -4.007ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd5_2 (FF)
  Destination:          M_state_q_FSM_FFd5_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      23.972ns (Levels of Logic = 17)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd5_2 to M_state_q_FSM_FFd5_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y30.CQ      Tcko                  0.430   M_state_q_FSM_FFd5_2
                                                       M_state_q_FSM_FFd5_2
    SLICE_X10Y33.B3      net (fanout=13)       1.098   M_state_q_FSM_FFd5_2
    SLICE_X10Y33.B       Tilo                  0.235   M_state_q_FSM_FFd3_3
                                                       alu/adder/a[7]_b[7]_div_7/o<5>12_SW2
    SLICE_X10Y29.C6      net (fanout=8)        0.866   alu/adder/a[7]_b[7]_div_7/N286
    SLICE_X10Y29.CMUX    Tilo                  0.403   M_state_q_FSM_FFd3_1
                                                       alu/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_9_OUT_Madd_Madd_lut<5>1_SW2_G
                                                       alu/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_9_OUT_Madd_Madd_lut<5>1_SW2
    SLICE_X12Y32.A6      net (fanout=1)        1.008   alu/adder/a[7]_b[7]_div_7/N436
    SLICE_X12Y32.A       Tilo                  0.254   alu/adder/a[7]_b[7]_div_7_OUT[6]
                                                       alu/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_11_OUT_Madd_Madd_cy<5>11_SW1
    SLICE_X7Y32.B3       net (fanout=1)        1.232   alu/adder/a[7]_b[7]_div_7/N262
    SLICE_X7Y32.B        Tilo                  0.259   alu/adder/a[7]_b[7]_div_7/N321
                                                       alu/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_11_OUT_Madd_Madd_cy<5>11
    SLICE_X8Y33.B5       net (fanout=13)       0.766   alu/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_11_OUT_Madd_Madd_cy[5]
    SLICE_X8Y33.B        Tilo                  0.254   alu/adder/a[7]_b[7]_div_7/N502
                                                       alu/adder/a[7]_b[7]_div_7/o<2>24_SW10
    SLICE_X3Y32.B4       net (fanout=1)        1.118   alu/adder/a[7]_b[7]_div_7/N303
    SLICE_X3Y32.B        Tilo                  0.259   alu/adder/a[7]_b[7]_div_7/N498
                                                       alu/adder/a[7]_b[7]_div_7/Mmux_a[0]_GND_10_o_MUX_343_o151
    SLICE_X6Y30.AX       net (fanout=1)        1.082   alu/adder/a[7]_b[7]_div_7/a[5]_GND_10_o_MUX_338_o
    SLICE_X6Y30.BMUX     Taxb                  0.310   alu/adder/a[7]_b[7]_div_7/N315
                                                       alu/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_15_OUT_Madd_Madd_xor<7>
    SLICE_X8Y28.B3       net (fanout=3)        0.961   alu/adder/a[7]_b[7]_div_7/GND_10_o_b[7]_add_15_OUT[6]
    SLICE_X8Y28.B        Tilo                  0.254   alu/adder/a[7]_b[7]_div_7/N40
                                                       alu/adder/a[7]_b[7]_div_7/o<0>2_SW0
    SLICE_X8Y28.D1       net (fanout=2)        0.605   alu/adder/a[7]_b[7]_div_7/N40
    SLICE_X8Y28.CMUX     Topdc                 0.456   alu/adder/a[7]_b[7]_div_7/N40
                                                       alu/adder/a[7]_b[7]_div_7/o<0>1_SW1_F
                                                       alu/adder/a[7]_b[7]_div_7/o<0>1_SW1
    SLICE_X8Y27.A5       net (fanout=1)        0.455   alu/adder/a[7]_b[7]_div_7/N267
    SLICE_X8Y27.A        Tilo                  0.254   alu/adder/a[7]_b[7]_div_7/N209
                                                       alu/adder/a[7]_b[7]_div_7/o<0>2
    DSP48_X0Y6.B0        net (fanout=1)        0.613   alu/adder/a[7]_b[7]_div_7_OUT[0]
    DSP48_X0Y6.M0        Tdspdo_B_M            3.894   alu/adder/Mmult_n0035
                                                       alu/adder/Mmult_n0035
    SLICE_X6Y24.A3       net (fanout=1)        0.746   alu/adder/n0035[0]
    SLICE_X6Y24.AMUX     Topaa                 0.449   alu/adder/Mmux_sum3_rs_cy[3]
                                                       alu/adder/Mmux_sum3_rs_lut<0>
                                                       alu/adder/Mmux_sum3_rs_cy<3>
    SLICE_X5Y27.A4       net (fanout=4)        0.801   M_adder_sum_output[0]
    SLICE_X5Y27.A        Tilo                  0.259   N274
                                                       alu/Mmux_alu_output28
    SLICE_X3Y27.C4       net (fanout=23)       0.809   M_alu_alu_output[0]
    SLICE_X3Y27.C        Tilo                  0.259   N115
                                                       M_state_q_FSM_FFd4-In2111_SW0
    SLICE_X2Y26.C5       net (fanout=1)        0.410   N115
    SLICE_X2Y26.C        Tilo                  0.235   alu/Mmux_alu_output9
                                                       M_state_q_FSM_FFd5-In12
    SLICE_X2Y26.B4       net (fanout=1)        0.303   M_state_q_FSM_FFd5-In13
    SLICE_X2Y26.B        Tilo                  0.235   alu/Mmux_alu_output9
                                                       M_state_q_FSM_FFd5-In13
    SLICE_X5Y29.A3       net (fanout=1)        1.025   M_state_q_FSM_FFd5-In14
    SLICE_X5Y29.A        Tilo                  0.259   alu/adder/a[7]_b[7]_div_7/a[4]_GND_10_o_MUX_339_o
                                                       M_state_q_FSM_FFd5-In16
    SLICE_X11Y30.CX      net (fanout=3)        1.002   M_state_q_FSM_FFd5-In
    SLICE_X11Y30.CLK     Tdick                 0.114   M_state_q_FSM_FFd5_2
                                                       M_state_q_FSM_FFd5_2
    -------------------------------------------------  ---------------------------
    Total                                     23.972ns (9.072ns logic, 14.900ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------
Slack:                  -4.006ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd5_2 (FF)
  Destination:          M_state_q_FSM_FFd5_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      23.956ns (Levels of Logic = 17)
  Clock Path Skew:      -0.015ns (0.326 - 0.341)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd5_2 to M_state_q_FSM_FFd5_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y30.CQ      Tcko                  0.430   M_state_q_FSM_FFd5_2
                                                       M_state_q_FSM_FFd5_2
    SLICE_X10Y33.B3      net (fanout=13)       1.098   M_state_q_FSM_FFd5_2
    SLICE_X10Y33.B       Tilo                  0.235   M_state_q_FSM_FFd3_3
                                                       alu/adder/a[7]_b[7]_div_7/o<5>12_SW2
    SLICE_X10Y29.C6      net (fanout=8)        0.866   alu/adder/a[7]_b[7]_div_7/N286
    SLICE_X10Y29.CMUX    Tilo                  0.403   M_state_q_FSM_FFd3_1
                                                       alu/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_9_OUT_Madd_Madd_lut<5>1_SW2_G
                                                       alu/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_9_OUT_Madd_Madd_lut<5>1_SW2
    SLICE_X12Y32.A6      net (fanout=1)        1.008   alu/adder/a[7]_b[7]_div_7/N436
    SLICE_X12Y32.A       Tilo                  0.254   alu/adder/a[7]_b[7]_div_7_OUT[6]
                                                       alu/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_11_OUT_Madd_Madd_cy<5>11_SW1
    SLICE_X7Y32.B3       net (fanout=1)        1.232   alu/adder/a[7]_b[7]_div_7/N262
    SLICE_X7Y32.B        Tilo                  0.259   alu/adder/a[7]_b[7]_div_7/N321
                                                       alu/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_11_OUT_Madd_Madd_cy<5>11
    SLICE_X8Y33.B5       net (fanout=13)       0.766   alu/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_11_OUT_Madd_Madd_cy[5]
    SLICE_X8Y33.B        Tilo                  0.254   alu/adder/a[7]_b[7]_div_7/N502
                                                       alu/adder/a[7]_b[7]_div_7/o<2>24_SW10
    SLICE_X3Y32.B4       net (fanout=1)        1.118   alu/adder/a[7]_b[7]_div_7/N303
    SLICE_X3Y32.B        Tilo                  0.259   alu/adder/a[7]_b[7]_div_7/N498
                                                       alu/adder/a[7]_b[7]_div_7/Mmux_a[0]_GND_10_o_MUX_343_o151
    SLICE_X6Y30.AX       net (fanout=1)        1.082   alu/adder/a[7]_b[7]_div_7/a[5]_GND_10_o_MUX_338_o
    SLICE_X6Y30.BMUX     Taxb                  0.310   alu/adder/a[7]_b[7]_div_7/N315
                                                       alu/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_15_OUT_Madd_Madd_xor<7>
    SLICE_X8Y28.B3       net (fanout=3)        0.961   alu/adder/a[7]_b[7]_div_7/GND_10_o_b[7]_add_15_OUT[6]
    SLICE_X8Y28.B        Tilo                  0.254   alu/adder/a[7]_b[7]_div_7/N40
                                                       alu/adder/a[7]_b[7]_div_7/o<0>2_SW0
    SLICE_X8Y28.D1       net (fanout=2)        0.605   alu/adder/a[7]_b[7]_div_7/N40
    SLICE_X8Y28.CMUX     Topdc                 0.456   alu/adder/a[7]_b[7]_div_7/N40
                                                       alu/adder/a[7]_b[7]_div_7/o<0>1_SW1_F
                                                       alu/adder/a[7]_b[7]_div_7/o<0>1_SW1
    SLICE_X8Y27.A5       net (fanout=1)        0.455   alu/adder/a[7]_b[7]_div_7/N267
    SLICE_X8Y27.A        Tilo                  0.254   alu/adder/a[7]_b[7]_div_7/N209
                                                       alu/adder/a[7]_b[7]_div_7/o<0>2
    DSP48_X0Y6.B0        net (fanout=1)        0.613   alu/adder/a[7]_b[7]_div_7_OUT[0]
    DSP48_X0Y6.M0        Tdspdo_B_M            3.894   alu/adder/Mmult_n0035
                                                       alu/adder/Mmult_n0035
    SLICE_X6Y24.A3       net (fanout=1)        0.746   alu/adder/n0035[0]
    SLICE_X6Y24.AMUX     Topaa                 0.449   alu/adder/Mmux_sum3_rs_cy[3]
                                                       alu/adder/Mmux_sum3_rs_lut<0>
                                                       alu/adder/Mmux_sum3_rs_cy<3>
    SLICE_X5Y27.A4       net (fanout=4)        0.801   M_adder_sum_output[0]
    SLICE_X5Y27.A        Tilo                  0.259   N274
                                                       alu/Mmux_alu_output28
    SLICE_X3Y27.C4       net (fanout=23)       0.809   M_alu_alu_output[0]
    SLICE_X3Y27.C        Tilo                  0.259   N115
                                                       M_state_q_FSM_FFd4-In2111_SW0
    SLICE_X2Y26.C5       net (fanout=1)        0.410   N115
    SLICE_X2Y26.C        Tilo                  0.235   alu/Mmux_alu_output9
                                                       M_state_q_FSM_FFd5-In12
    SLICE_X2Y26.B4       net (fanout=1)        0.303   M_state_q_FSM_FFd5-In13
    SLICE_X2Y26.B        Tilo                  0.235   alu/Mmux_alu_output9
                                                       M_state_q_FSM_FFd5-In13
    SLICE_X5Y29.A3       net (fanout=1)        1.025   M_state_q_FSM_FFd5-In14
    SLICE_X5Y29.A        Tilo                  0.259   alu/adder/a[7]_b[7]_div_7/a[4]_GND_10_o_MUX_339_o
                                                       M_state_q_FSM_FFd5-In16
    SLICE_X9Y31.AX       net (fanout=3)        0.986   M_state_q_FSM_FFd5-In
    SLICE_X9Y31.CLK      Tdick                 0.114   M_state_q_FSM_FFd4_2
                                                       M_state_q_FSM_FFd5_1
    -------------------------------------------------  ---------------------------
    Total                                     23.956ns (9.072ns logic, 14.884ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------
Slack:                  -3.982ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd5_2 (FF)
  Destination:          M_state_q_FSM_FFd5_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      23.947ns (Levels of Logic = 17)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd5_2 to M_state_q_FSM_FFd5_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y30.CQ      Tcko                  0.430   M_state_q_FSM_FFd5_2
                                                       M_state_q_FSM_FFd5_2
    SLICE_X10Y31.B2      net (fanout=13)       0.796   M_state_q_FSM_FFd5_2
    SLICE_X10Y31.B       Tilo                  0.235   M_state_q_FSM_FFd1_3
                                                       Mmux_M_alu_b31_1
    SLICE_X12Y32.D2      net (fanout=16)       1.357   Mmux_M_alu_b31
    SLICE_X12Y32.CMUX    Topdc                 0.456   alu/adder/a[7]_b[7]_div_7_OUT[6]
                                                       alu/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_9_OUT_Madd_Madd_lut<5>1_SW1_F
                                                       alu/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_9_OUT_Madd_Madd_lut<5>1_SW1
    SLICE_X12Y32.A2      net (fanout=1)        0.741   alu/adder/a[7]_b[7]_div_7/N435
    SLICE_X12Y32.A       Tilo                  0.254   alu/adder/a[7]_b[7]_div_7_OUT[6]
                                                       alu/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_11_OUT_Madd_Madd_cy<5>11_SW1
    SLICE_X7Y32.B3       net (fanout=1)        1.232   alu/adder/a[7]_b[7]_div_7/N262
    SLICE_X7Y32.B        Tilo                  0.259   alu/adder/a[7]_b[7]_div_7/N321
                                                       alu/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_11_OUT_Madd_Madd_cy<5>11
    SLICE_X8Y33.B5       net (fanout=13)       0.766   alu/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_11_OUT_Madd_Madd_cy[5]
    SLICE_X8Y33.B        Tilo                  0.254   alu/adder/a[7]_b[7]_div_7/N502
                                                       alu/adder/a[7]_b[7]_div_7/o<2>24_SW10
    SLICE_X3Y32.B4       net (fanout=1)        1.118   alu/adder/a[7]_b[7]_div_7/N303
    SLICE_X3Y32.B        Tilo                  0.259   alu/adder/a[7]_b[7]_div_7/N498
                                                       alu/adder/a[7]_b[7]_div_7/Mmux_a[0]_GND_10_o_MUX_343_o151
    SLICE_X6Y30.AX       net (fanout=1)        1.082   alu/adder/a[7]_b[7]_div_7/a[5]_GND_10_o_MUX_338_o
    SLICE_X6Y30.BMUX     Taxb                  0.310   alu/adder/a[7]_b[7]_div_7/N315
                                                       alu/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_15_OUT_Madd_Madd_xor<7>
    SLICE_X8Y28.B3       net (fanout=3)        0.961   alu/adder/a[7]_b[7]_div_7/GND_10_o_b[7]_add_15_OUT[6]
    SLICE_X8Y28.B        Tilo                  0.254   alu/adder/a[7]_b[7]_div_7/N40
                                                       alu/adder/a[7]_b[7]_div_7/o<0>2_SW0
    SLICE_X8Y28.D1       net (fanout=2)        0.605   alu/adder/a[7]_b[7]_div_7/N40
    SLICE_X8Y28.CMUX     Topdc                 0.456   alu/adder/a[7]_b[7]_div_7/N40
                                                       alu/adder/a[7]_b[7]_div_7/o<0>1_SW1_F
                                                       alu/adder/a[7]_b[7]_div_7/o<0>1_SW1
    SLICE_X8Y27.A5       net (fanout=1)        0.455   alu/adder/a[7]_b[7]_div_7/N267
    SLICE_X8Y27.A        Tilo                  0.254   alu/adder/a[7]_b[7]_div_7/N209
                                                       alu/adder/a[7]_b[7]_div_7/o<0>2
    DSP48_X0Y6.B0        net (fanout=1)        0.613   alu/adder/a[7]_b[7]_div_7_OUT[0]
    DSP48_X0Y6.M0        Tdspdo_B_M            3.894   alu/adder/Mmult_n0035
                                                       alu/adder/Mmult_n0035
    SLICE_X6Y24.A3       net (fanout=1)        0.746   alu/adder/n0035[0]
    SLICE_X6Y24.AMUX     Topaa                 0.449   alu/adder/Mmux_sum3_rs_cy[3]
                                                       alu/adder/Mmux_sum3_rs_lut<0>
                                                       alu/adder/Mmux_sum3_rs_cy<3>
    SLICE_X5Y27.A4       net (fanout=4)        0.801   M_adder_sum_output[0]
    SLICE_X5Y27.A        Tilo                  0.259   N274
                                                       alu/Mmux_alu_output28
    SLICE_X3Y27.C4       net (fanout=23)       0.809   M_alu_alu_output[0]
    SLICE_X3Y27.C        Tilo                  0.259   N115
                                                       M_state_q_FSM_FFd4-In2111_SW0
    SLICE_X2Y26.C5       net (fanout=1)        0.410   N115
    SLICE_X2Y26.C        Tilo                  0.235   alu/Mmux_alu_output9
                                                       M_state_q_FSM_FFd5-In12
    SLICE_X2Y26.B4       net (fanout=1)        0.303   M_state_q_FSM_FFd5-In13
    SLICE_X2Y26.B        Tilo                  0.235   alu/Mmux_alu_output9
                                                       M_state_q_FSM_FFd5-In13
    SLICE_X5Y29.A3       net (fanout=1)        1.025   M_state_q_FSM_FFd5-In14
    SLICE_X5Y29.A        Tilo                  0.259   alu/adder/a[7]_b[7]_div_7/a[4]_GND_10_o_MUX_339_o
                                                       M_state_q_FSM_FFd5-In16
    SLICE_X11Y30.CX      net (fanout=3)        1.002   M_state_q_FSM_FFd5-In
    SLICE_X11Y30.CLK     Tdick                 0.114   M_state_q_FSM_FFd5_2
                                                       M_state_q_FSM_FFd5_2
    -------------------------------------------------  ---------------------------
    Total                                     23.947ns (9.125ns logic, 14.822ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------
Slack:                  -3.982ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd5_2 (FF)
  Destination:          M_state_q_FSM_FFd3_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      23.917ns (Levels of Logic = 16)
  Clock Path Skew:      -0.030ns (0.715 - 0.745)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd5_2 to M_state_q_FSM_FFd3_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y30.CQ      Tcko                  0.430   M_state_q_FSM_FFd5_2
                                                       M_state_q_FSM_FFd5_2
    SLICE_X10Y33.B3      net (fanout=13)       1.098   M_state_q_FSM_FFd5_2
    SLICE_X10Y33.B       Tilo                  0.235   M_state_q_FSM_FFd3_3
                                                       alu/adder/a[7]_b[7]_div_7/o<5>12_SW2
    SLICE_X10Y29.C6      net (fanout=8)        0.866   alu/adder/a[7]_b[7]_div_7/N286
    SLICE_X10Y29.CMUX    Tilo                  0.403   M_state_q_FSM_FFd3_1
                                                       alu/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_9_OUT_Madd_Madd_lut<5>1_SW2_G
                                                       alu/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_9_OUT_Madd_Madd_lut<5>1_SW2
    SLICE_X12Y32.A6      net (fanout=1)        1.008   alu/adder/a[7]_b[7]_div_7/N436
    SLICE_X12Y32.A       Tilo                  0.254   alu/adder/a[7]_b[7]_div_7_OUT[6]
                                                       alu/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_11_OUT_Madd_Madd_cy<5>11_SW1
    SLICE_X7Y32.B3       net (fanout=1)        1.232   alu/adder/a[7]_b[7]_div_7/N262
    SLICE_X7Y32.B        Tilo                  0.259   alu/adder/a[7]_b[7]_div_7/N321
                                                       alu/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_11_OUT_Madd_Madd_cy<5>11
    SLICE_X8Y33.B5       net (fanout=13)       0.766   alu/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_11_OUT_Madd_Madd_cy[5]
    SLICE_X8Y33.B        Tilo                  0.254   alu/adder/a[7]_b[7]_div_7/N502
                                                       alu/adder/a[7]_b[7]_div_7/o<2>24_SW10
    SLICE_X3Y32.B4       net (fanout=1)        1.118   alu/adder/a[7]_b[7]_div_7/N303
    SLICE_X3Y32.B        Tilo                  0.259   alu/adder/a[7]_b[7]_div_7/N498
                                                       alu/adder/a[7]_b[7]_div_7/Mmux_a[0]_GND_10_o_MUX_343_o151
    SLICE_X6Y30.AX       net (fanout=1)        1.082   alu/adder/a[7]_b[7]_div_7/a[5]_GND_10_o_MUX_338_o
    SLICE_X6Y30.BMUX     Taxb                  0.310   alu/adder/a[7]_b[7]_div_7/N315
                                                       alu/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_15_OUT_Madd_Madd_xor<7>
    SLICE_X8Y28.B3       net (fanout=3)        0.961   alu/adder/a[7]_b[7]_div_7/GND_10_o_b[7]_add_15_OUT[6]
    SLICE_X8Y28.B        Tilo                  0.254   alu/adder/a[7]_b[7]_div_7/N40
                                                       alu/adder/a[7]_b[7]_div_7/o<0>2_SW0
    SLICE_X8Y28.D1       net (fanout=2)        0.605   alu/adder/a[7]_b[7]_div_7/N40
    SLICE_X8Y28.CMUX     Topdc                 0.456   alu/adder/a[7]_b[7]_div_7/N40
                                                       alu/adder/a[7]_b[7]_div_7/o<0>1_SW1_F
                                                       alu/adder/a[7]_b[7]_div_7/o<0>1_SW1
    SLICE_X8Y27.A5       net (fanout=1)        0.455   alu/adder/a[7]_b[7]_div_7/N267
    SLICE_X8Y27.A        Tilo                  0.254   alu/adder/a[7]_b[7]_div_7/N209
                                                       alu/adder/a[7]_b[7]_div_7/o<0>2
    DSP48_X0Y6.B0        net (fanout=1)        0.613   alu/adder/a[7]_b[7]_div_7_OUT[0]
    DSP48_X0Y6.M0        Tdspdo_B_M            3.894   alu/adder/Mmult_n0035
                                                       alu/adder/Mmult_n0035
    SLICE_X6Y24.A3       net (fanout=1)        0.746   alu/adder/n0035[0]
    SLICE_X6Y24.CMUX     Topac                 0.636   alu/adder/Mmux_sum3_rs_cy[3]
                                                       alu/adder/Mmux_sum3_rs_lut<0>
                                                       alu/adder/Mmux_sum3_rs_cy<3>
    SLICE_X5Y27.C6       net (fanout=4)        0.760   M_adder_sum_output[2]
    SLICE_X5Y27.C        Tilo                  0.259   N274
                                                       alu/Mmux_alu_output49
    SLICE_X4Y26.B1       net (fanout=17)       0.784   M_alu_alu_output[2]
    SLICE_X4Y26.B        Tilo                  0.254   N136
                                                       M_alu_alu_output[7]_GND_1_o_equal_245_o<7>11
    SLICE_X3Y25.C6       net (fanout=9)        0.800   M_alu_alu_output[7]_GND_1_o_equal_245_o<7>1
    SLICE_X3Y25.C        Tilo                  0.259   N77
                                                       M_state_q_FSM_FFd3-In3
    SLICE_X8Y26.C5       net (fanout=1)        0.835   M_state_q_FSM_FFd3-In3
    SLICE_X8Y26.C        Tilo                  0.255   N157
                                                       M_state_q_FSM_FFd3-In11
    SLICE_X10Y33.AX      net (fanout=4)        1.149   M_state_q_FSM_FFd3-In
    SLICE_X10Y33.CLK     Tdick                 0.114   M_state_q_FSM_FFd3_3
                                                       M_state_q_FSM_FFd3_3
    -------------------------------------------------  ---------------------------
    Total                                     23.917ns (9.039ns logic, 14.878ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------
Slack:                  -3.981ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd5_2 (FF)
  Destination:          M_state_q_FSM_FFd5_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      23.931ns (Levels of Logic = 17)
  Clock Path Skew:      -0.015ns (0.326 - 0.341)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd5_2 to M_state_q_FSM_FFd5_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y30.CQ      Tcko                  0.430   M_state_q_FSM_FFd5_2
                                                       M_state_q_FSM_FFd5_2
    SLICE_X10Y31.B2      net (fanout=13)       0.796   M_state_q_FSM_FFd5_2
    SLICE_X10Y31.B       Tilo                  0.235   M_state_q_FSM_FFd1_3
                                                       Mmux_M_alu_b31_1
    SLICE_X12Y32.D2      net (fanout=16)       1.357   Mmux_M_alu_b31
    SLICE_X12Y32.CMUX    Topdc                 0.456   alu/adder/a[7]_b[7]_div_7_OUT[6]
                                                       alu/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_9_OUT_Madd_Madd_lut<5>1_SW1_F
                                                       alu/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_9_OUT_Madd_Madd_lut<5>1_SW1
    SLICE_X12Y32.A2      net (fanout=1)        0.741   alu/adder/a[7]_b[7]_div_7/N435
    SLICE_X12Y32.A       Tilo                  0.254   alu/adder/a[7]_b[7]_div_7_OUT[6]
                                                       alu/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_11_OUT_Madd_Madd_cy<5>11_SW1
    SLICE_X7Y32.B3       net (fanout=1)        1.232   alu/adder/a[7]_b[7]_div_7/N262
    SLICE_X7Y32.B        Tilo                  0.259   alu/adder/a[7]_b[7]_div_7/N321
                                                       alu/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_11_OUT_Madd_Madd_cy<5>11
    SLICE_X8Y33.B5       net (fanout=13)       0.766   alu/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_11_OUT_Madd_Madd_cy[5]
    SLICE_X8Y33.B        Tilo                  0.254   alu/adder/a[7]_b[7]_div_7/N502
                                                       alu/adder/a[7]_b[7]_div_7/o<2>24_SW10
    SLICE_X3Y32.B4       net (fanout=1)        1.118   alu/adder/a[7]_b[7]_div_7/N303
    SLICE_X3Y32.B        Tilo                  0.259   alu/adder/a[7]_b[7]_div_7/N498
                                                       alu/adder/a[7]_b[7]_div_7/Mmux_a[0]_GND_10_o_MUX_343_o151
    SLICE_X6Y30.AX       net (fanout=1)        1.082   alu/adder/a[7]_b[7]_div_7/a[5]_GND_10_o_MUX_338_o
    SLICE_X6Y30.BMUX     Taxb                  0.310   alu/adder/a[7]_b[7]_div_7/N315
                                                       alu/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_15_OUT_Madd_Madd_xor<7>
    SLICE_X8Y28.B3       net (fanout=3)        0.961   alu/adder/a[7]_b[7]_div_7/GND_10_o_b[7]_add_15_OUT[6]
    SLICE_X8Y28.B        Tilo                  0.254   alu/adder/a[7]_b[7]_div_7/N40
                                                       alu/adder/a[7]_b[7]_div_7/o<0>2_SW0
    SLICE_X8Y28.D1       net (fanout=2)        0.605   alu/adder/a[7]_b[7]_div_7/N40
    SLICE_X8Y28.CMUX     Topdc                 0.456   alu/adder/a[7]_b[7]_div_7/N40
                                                       alu/adder/a[7]_b[7]_div_7/o<0>1_SW1_F
                                                       alu/adder/a[7]_b[7]_div_7/o<0>1_SW1
    SLICE_X8Y27.A5       net (fanout=1)        0.455   alu/adder/a[7]_b[7]_div_7/N267
    SLICE_X8Y27.A        Tilo                  0.254   alu/adder/a[7]_b[7]_div_7/N209
                                                       alu/adder/a[7]_b[7]_div_7/o<0>2
    DSP48_X0Y6.B0        net (fanout=1)        0.613   alu/adder/a[7]_b[7]_div_7_OUT[0]
    DSP48_X0Y6.M0        Tdspdo_B_M            3.894   alu/adder/Mmult_n0035
                                                       alu/adder/Mmult_n0035
    SLICE_X6Y24.A3       net (fanout=1)        0.746   alu/adder/n0035[0]
    SLICE_X6Y24.AMUX     Topaa                 0.449   alu/adder/Mmux_sum3_rs_cy[3]
                                                       alu/adder/Mmux_sum3_rs_lut<0>
                                                       alu/adder/Mmux_sum3_rs_cy<3>
    SLICE_X5Y27.A4       net (fanout=4)        0.801   M_adder_sum_output[0]
    SLICE_X5Y27.A        Tilo                  0.259   N274
                                                       alu/Mmux_alu_output28
    SLICE_X3Y27.C4       net (fanout=23)       0.809   M_alu_alu_output[0]
    SLICE_X3Y27.C        Tilo                  0.259   N115
                                                       M_state_q_FSM_FFd4-In2111_SW0
    SLICE_X2Y26.C5       net (fanout=1)        0.410   N115
    SLICE_X2Y26.C        Tilo                  0.235   alu/Mmux_alu_output9
                                                       M_state_q_FSM_FFd5-In12
    SLICE_X2Y26.B4       net (fanout=1)        0.303   M_state_q_FSM_FFd5-In13
    SLICE_X2Y26.B        Tilo                  0.235   alu/Mmux_alu_output9
                                                       M_state_q_FSM_FFd5-In13
    SLICE_X5Y29.A3       net (fanout=1)        1.025   M_state_q_FSM_FFd5-In14
    SLICE_X5Y29.A        Tilo                  0.259   alu/adder/a[7]_b[7]_div_7/a[4]_GND_10_o_MUX_339_o
                                                       M_state_q_FSM_FFd5-In16
    SLICE_X9Y31.AX       net (fanout=3)        0.986   M_state_q_FSM_FFd5-In
    SLICE_X9Y31.CLK      Tdick                 0.114   M_state_q_FSM_FFd4_2
                                                       M_state_q_FSM_FFd5_1
    -------------------------------------------------  ---------------------------
    Total                                     23.931ns (9.125ns logic, 14.806ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------
Slack:                  -3.971ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd5_2 (FF)
  Destination:          M_state_q_FSM_FFd5_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      23.936ns (Levels of Logic = 18)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd5_2 to M_state_q_FSM_FFd5_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y30.CQ      Tcko                  0.430   M_state_q_FSM_FFd5_2
                                                       M_state_q_FSM_FFd5_2
    SLICE_X10Y33.B3      net (fanout=13)       1.098   M_state_q_FSM_FFd5_2
    SLICE_X10Y33.B       Tilo                  0.235   M_state_q_FSM_FFd3_3
                                                       alu/adder/a[7]_b[7]_div_7/o<5>12_SW2
    SLICE_X10Y29.C6      net (fanout=8)        0.866   alu/adder/a[7]_b[7]_div_7/N286
    SLICE_X10Y29.CMUX    Tilo                  0.403   M_state_q_FSM_FFd3_1
                                                       alu/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_9_OUT_Madd_Madd_lut<5>1_SW2_G
                                                       alu/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_9_OUT_Madd_Madd_lut<5>1_SW2
    SLICE_X12Y32.A6      net (fanout=1)        1.008   alu/adder/a[7]_b[7]_div_7/N436
    SLICE_X12Y32.A       Tilo                  0.254   alu/adder/a[7]_b[7]_div_7_OUT[6]
                                                       alu/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_11_OUT_Madd_Madd_cy<5>11_SW1
    SLICE_X7Y32.B3       net (fanout=1)        1.232   alu/adder/a[7]_b[7]_div_7/N262
    SLICE_X7Y32.B        Tilo                  0.259   alu/adder/a[7]_b[7]_div_7/N321
                                                       alu/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_11_OUT_Madd_Madd_cy<5>11
    SLICE_X8Y33.B5       net (fanout=13)       0.766   alu/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_11_OUT_Madd_Madd_cy[5]
    SLICE_X8Y33.B        Tilo                  0.254   alu/adder/a[7]_b[7]_div_7/N502
                                                       alu/adder/a[7]_b[7]_div_7/o<2>24_SW10
    SLICE_X3Y32.B4       net (fanout=1)        1.118   alu/adder/a[7]_b[7]_div_7/N303
    SLICE_X3Y32.B        Tilo                  0.259   alu/adder/a[7]_b[7]_div_7/N498
                                                       alu/adder/a[7]_b[7]_div_7/Mmux_a[0]_GND_10_o_MUX_343_o151
    SLICE_X6Y30.AX       net (fanout=1)        1.082   alu/adder/a[7]_b[7]_div_7/a[5]_GND_10_o_MUX_338_o
    SLICE_X6Y30.BMUX     Taxb                  0.310   alu/adder/a[7]_b[7]_div_7/N315
                                                       alu/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_15_OUT_Madd_Madd_xor<7>
    SLICE_X8Y28.B3       net (fanout=3)        0.961   alu/adder/a[7]_b[7]_div_7/GND_10_o_b[7]_add_15_OUT[6]
    SLICE_X8Y28.B        Tilo                  0.254   alu/adder/a[7]_b[7]_div_7/N40
                                                       alu/adder/a[7]_b[7]_div_7/o<0>2_SW0
    SLICE_X8Y28.D1       net (fanout=2)        0.605   alu/adder/a[7]_b[7]_div_7/N40
    SLICE_X8Y28.CMUX     Topdc                 0.456   alu/adder/a[7]_b[7]_div_7/N40
                                                       alu/adder/a[7]_b[7]_div_7/o<0>1_SW1_F
                                                       alu/adder/a[7]_b[7]_div_7/o<0>1_SW1
    SLICE_X8Y27.A5       net (fanout=1)        0.455   alu/adder/a[7]_b[7]_div_7/N267
    SLICE_X8Y27.A        Tilo                  0.254   alu/adder/a[7]_b[7]_div_7/N209
                                                       alu/adder/a[7]_b[7]_div_7/o<0>2
    DSP48_X0Y6.B0        net (fanout=1)        0.613   alu/adder/a[7]_b[7]_div_7_OUT[0]
    DSP48_X0Y6.M0        Tdspdo_B_M            3.894   alu/adder/Mmult_n0035
                                                       alu/adder/Mmult_n0035
    SLICE_X6Y24.A3       net (fanout=1)        0.746   alu/adder/n0035[0]
    SLICE_X6Y24.AMUX     Topaa                 0.449   alu/adder/Mmux_sum3_rs_cy[3]
                                                       alu/adder/Mmux_sum3_rs_lut<0>
                                                       alu/adder/Mmux_sum3_rs_cy<3>
    SLICE_X2Y25.A5       net (fanout=4)        0.815   M_adder_sum_output[0]
    SLICE_X2Y25.A        Tilo                  0.235   Mmux_alu_output24
                                                       alu/Mmux_alu_output28_1
    SLICE_X5Y24.D6       net (fanout=2)        0.775   Mmux_alu_output28
    SLICE_X5Y24.D        Tilo                  0.259   N202
                                                       M_alu_alu_output[7]_GND_1_o_equal_245_o<7>11_SW2
    SLICE_X5Y24.C6       net (fanout=1)        0.143   N202
    SLICE_X5Y24.C        Tilo                  0.259   N202
                                                       M_alu_alu_output[7]_GND_1_o_equal_245_o<7>2
    SLICE_X4Y27.C5       net (fanout=2)        0.620   M_alu_alu_output[7]_GND_1_o_equal_245_o
    SLICE_X4Y27.C        Tilo                  0.255   M_state_q_FSM_FFd5-In6
                                                       M_state_q_FSM_FFd5-In8_SW0
    SLICE_X5Y29.B5       net (fanout=1)        0.450   N51
    SLICE_X5Y29.B        Tilo                  0.259   alu/adder/a[7]_b[7]_div_7/a[4]_GND_10_o_MUX_339_o
                                                       M_state_q_FSM_FFd5-In8
    SLICE_X5Y29.A5       net (fanout=1)        0.230   M_state_q_FSM_FFd5-In8
    SLICE_X5Y29.A        Tilo                  0.259   alu/adder/a[7]_b[7]_div_7/a[4]_GND_10_o_MUX_339_o
                                                       M_state_q_FSM_FFd5-In16
    SLICE_X11Y30.CX      net (fanout=3)        1.002   M_state_q_FSM_FFd5-In
    SLICE_X11Y30.CLK     Tdick                 0.114   M_state_q_FSM_FFd5_2
                                                       M_state_q_FSM_FFd5_2
    -------------------------------------------------  ---------------------------
    Total                                     23.936ns (9.351ns logic, 14.585ns route)
                                                       (39.1% logic, 60.9% route)

--------------------------------------------------------------------------------
Slack:                  -3.970ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd5_2 (FF)
  Destination:          M_state_q_FSM_FFd5_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      23.920ns (Levels of Logic = 18)
  Clock Path Skew:      -0.015ns (0.326 - 0.341)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd5_2 to M_state_q_FSM_FFd5_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y30.CQ      Tcko                  0.430   M_state_q_FSM_FFd5_2
                                                       M_state_q_FSM_FFd5_2
    SLICE_X10Y33.B3      net (fanout=13)       1.098   M_state_q_FSM_FFd5_2
    SLICE_X10Y33.B       Tilo                  0.235   M_state_q_FSM_FFd3_3
                                                       alu/adder/a[7]_b[7]_div_7/o<5>12_SW2
    SLICE_X10Y29.C6      net (fanout=8)        0.866   alu/adder/a[7]_b[7]_div_7/N286
    SLICE_X10Y29.CMUX    Tilo                  0.403   M_state_q_FSM_FFd3_1
                                                       alu/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_9_OUT_Madd_Madd_lut<5>1_SW2_G
                                                       alu/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_9_OUT_Madd_Madd_lut<5>1_SW2
    SLICE_X12Y32.A6      net (fanout=1)        1.008   alu/adder/a[7]_b[7]_div_7/N436
    SLICE_X12Y32.A       Tilo                  0.254   alu/adder/a[7]_b[7]_div_7_OUT[6]
                                                       alu/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_11_OUT_Madd_Madd_cy<5>11_SW1
    SLICE_X7Y32.B3       net (fanout=1)        1.232   alu/adder/a[7]_b[7]_div_7/N262
    SLICE_X7Y32.B        Tilo                  0.259   alu/adder/a[7]_b[7]_div_7/N321
                                                       alu/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_11_OUT_Madd_Madd_cy<5>11
    SLICE_X8Y33.B5       net (fanout=13)       0.766   alu/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_11_OUT_Madd_Madd_cy[5]
    SLICE_X8Y33.B        Tilo                  0.254   alu/adder/a[7]_b[7]_div_7/N502
                                                       alu/adder/a[7]_b[7]_div_7/o<2>24_SW10
    SLICE_X3Y32.B4       net (fanout=1)        1.118   alu/adder/a[7]_b[7]_div_7/N303
    SLICE_X3Y32.B        Tilo                  0.259   alu/adder/a[7]_b[7]_div_7/N498
                                                       alu/adder/a[7]_b[7]_div_7/Mmux_a[0]_GND_10_o_MUX_343_o151
    SLICE_X6Y30.AX       net (fanout=1)        1.082   alu/adder/a[7]_b[7]_div_7/a[5]_GND_10_o_MUX_338_o
    SLICE_X6Y30.BMUX     Taxb                  0.310   alu/adder/a[7]_b[7]_div_7/N315
                                                       alu/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_15_OUT_Madd_Madd_xor<7>
    SLICE_X8Y28.B3       net (fanout=3)        0.961   alu/adder/a[7]_b[7]_div_7/GND_10_o_b[7]_add_15_OUT[6]
    SLICE_X8Y28.B        Tilo                  0.254   alu/adder/a[7]_b[7]_div_7/N40
                                                       alu/adder/a[7]_b[7]_div_7/o<0>2_SW0
    SLICE_X8Y28.D1       net (fanout=2)        0.605   alu/adder/a[7]_b[7]_div_7/N40
    SLICE_X8Y28.CMUX     Topdc                 0.456   alu/adder/a[7]_b[7]_div_7/N40
                                                       alu/adder/a[7]_b[7]_div_7/o<0>1_SW1_F
                                                       alu/adder/a[7]_b[7]_div_7/o<0>1_SW1
    SLICE_X8Y27.A5       net (fanout=1)        0.455   alu/adder/a[7]_b[7]_div_7/N267
    SLICE_X8Y27.A        Tilo                  0.254   alu/adder/a[7]_b[7]_div_7/N209
                                                       alu/adder/a[7]_b[7]_div_7/o<0>2
    DSP48_X0Y6.B0        net (fanout=1)        0.613   alu/adder/a[7]_b[7]_div_7_OUT[0]
    DSP48_X0Y6.M0        Tdspdo_B_M            3.894   alu/adder/Mmult_n0035
                                                       alu/adder/Mmult_n0035
    SLICE_X6Y24.A3       net (fanout=1)        0.746   alu/adder/n0035[0]
    SLICE_X6Y24.AMUX     Topaa                 0.449   alu/adder/Mmux_sum3_rs_cy[3]
                                                       alu/adder/Mmux_sum3_rs_lut<0>
                                                       alu/adder/Mmux_sum3_rs_cy<3>
    SLICE_X2Y25.A5       net (fanout=4)        0.815   M_adder_sum_output[0]
    SLICE_X2Y25.A        Tilo                  0.235   Mmux_alu_output24
                                                       alu/Mmux_alu_output28_1
    SLICE_X5Y24.D6       net (fanout=2)        0.775   Mmux_alu_output28
    SLICE_X5Y24.D        Tilo                  0.259   N202
                                                       M_alu_alu_output[7]_GND_1_o_equal_245_o<7>11_SW2
    SLICE_X5Y24.C6       net (fanout=1)        0.143   N202
    SLICE_X5Y24.C        Tilo                  0.259   N202
                                                       M_alu_alu_output[7]_GND_1_o_equal_245_o<7>2
    SLICE_X4Y27.C5       net (fanout=2)        0.620   M_alu_alu_output[7]_GND_1_o_equal_245_o
    SLICE_X4Y27.C        Tilo                  0.255   M_state_q_FSM_FFd5-In6
                                                       M_state_q_FSM_FFd5-In8_SW0
    SLICE_X5Y29.B5       net (fanout=1)        0.450   N51
    SLICE_X5Y29.B        Tilo                  0.259   alu/adder/a[7]_b[7]_div_7/a[4]_GND_10_o_MUX_339_o
                                                       M_state_q_FSM_FFd5-In8
    SLICE_X5Y29.A5       net (fanout=1)        0.230   M_state_q_FSM_FFd5-In8
    SLICE_X5Y29.A        Tilo                  0.259   alu/adder/a[7]_b[7]_div_7/a[4]_GND_10_o_MUX_339_o
                                                       M_state_q_FSM_FFd5-In16
    SLICE_X9Y31.AX       net (fanout=3)        0.986   M_state_q_FSM_FFd5-In
    SLICE_X9Y31.CLK      Tdick                 0.114   M_state_q_FSM_FFd4_2
                                                       M_state_q_FSM_FFd5_1
    -------------------------------------------------  ---------------------------
    Total                                     23.920ns (9.351ns logic, 14.569ns route)
                                                       (39.1% logic, 60.9% route)

--------------------------------------------------------------------------------
Slack:                  -3.966ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd5_2 (FF)
  Destination:          M_state_q_FSM_FFd5_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      23.931ns (Levels of Logic = 17)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd5_2 to M_state_q_FSM_FFd5_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y30.CQ      Tcko                  0.430   M_state_q_FSM_FFd5_2
                                                       M_state_q_FSM_FFd5_2
    SLICE_X10Y33.B3      net (fanout=13)       1.098   M_state_q_FSM_FFd5_2
    SLICE_X10Y33.B       Tilo                  0.235   M_state_q_FSM_FFd3_3
                                                       alu/adder/a[7]_b[7]_div_7/o<5>12_SW2
    SLICE_X10Y29.C6      net (fanout=8)        0.866   alu/adder/a[7]_b[7]_div_7/N286
    SLICE_X10Y29.CMUX    Tilo                  0.403   M_state_q_FSM_FFd3_1
                                                       alu/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_9_OUT_Madd_Madd_lut<5>1_SW2_G
                                                       alu/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_9_OUT_Madd_Madd_lut<5>1_SW2
    SLICE_X12Y32.A6      net (fanout=1)        1.008   alu/adder/a[7]_b[7]_div_7/N436
    SLICE_X12Y32.A       Tilo                  0.254   alu/adder/a[7]_b[7]_div_7_OUT[6]
                                                       alu/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_11_OUT_Madd_Madd_cy<5>11_SW1
    SLICE_X7Y32.B3       net (fanout=1)        1.232   alu/adder/a[7]_b[7]_div_7/N262
    SLICE_X7Y32.B        Tilo                  0.259   alu/adder/a[7]_b[7]_div_7/N321
                                                       alu/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_11_OUT_Madd_Madd_cy<5>11
    SLICE_X8Y33.B5       net (fanout=13)       0.766   alu/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_11_OUT_Madd_Madd_cy[5]
    SLICE_X8Y33.B        Tilo                  0.254   alu/adder/a[7]_b[7]_div_7/N502
                                                       alu/adder/a[7]_b[7]_div_7/o<2>24_SW10
    SLICE_X3Y32.B4       net (fanout=1)        1.118   alu/adder/a[7]_b[7]_div_7/N303
    SLICE_X3Y32.B        Tilo                  0.259   alu/adder/a[7]_b[7]_div_7/N498
                                                       alu/adder/a[7]_b[7]_div_7/Mmux_a[0]_GND_10_o_MUX_343_o151
    SLICE_X6Y30.AX       net (fanout=1)        1.082   alu/adder/a[7]_b[7]_div_7/a[5]_GND_10_o_MUX_338_o
    SLICE_X6Y30.BMUX     Taxb                  0.310   alu/adder/a[7]_b[7]_div_7/N315
                                                       alu/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_15_OUT_Madd_Madd_xor<7>
    SLICE_X8Y28.B3       net (fanout=3)        0.961   alu/adder/a[7]_b[7]_div_7/GND_10_o_b[7]_add_15_OUT[6]
    SLICE_X8Y28.B        Tilo                  0.254   alu/adder/a[7]_b[7]_div_7/N40
                                                       alu/adder/a[7]_b[7]_div_7/o<0>2_SW0
    SLICE_X8Y28.D1       net (fanout=2)        0.605   alu/adder/a[7]_b[7]_div_7/N40
    SLICE_X8Y28.CMUX     Topdc                 0.456   alu/adder/a[7]_b[7]_div_7/N40
                                                       alu/adder/a[7]_b[7]_div_7/o<0>1_SW1_F
                                                       alu/adder/a[7]_b[7]_div_7/o<0>1_SW1
    SLICE_X8Y27.A5       net (fanout=1)        0.455   alu/adder/a[7]_b[7]_div_7/N267
    SLICE_X8Y27.A        Tilo                  0.254   alu/adder/a[7]_b[7]_div_7/N209
                                                       alu/adder/a[7]_b[7]_div_7/o<0>2
    DSP48_X0Y6.B0        net (fanout=1)        0.613   alu/adder/a[7]_b[7]_div_7_OUT[0]
    DSP48_X0Y6.M0        Tdspdo_B_M            3.894   alu/adder/Mmult_n0035
                                                       alu/adder/Mmult_n0035
    SLICE_X6Y24.A3       net (fanout=1)        0.746   alu/adder/n0035[0]
    SLICE_X6Y24.CMUX     Topac                 0.636   alu/adder/Mmux_sum3_rs_cy[3]
                                                       alu/adder/Mmux_sum3_rs_lut<0>
                                                       alu/adder/Mmux_sum3_rs_cy<3>
    SLICE_X5Y27.C6       net (fanout=4)        0.760   M_adder_sum_output[2]
    SLICE_X5Y27.C        Tilo                  0.259   N274
                                                       alu/Mmux_alu_output49
    SLICE_X3Y27.C6       net (fanout=17)       0.622   M_alu_alu_output[2]
    SLICE_X3Y27.C        Tilo                  0.259   N115
                                                       M_state_q_FSM_FFd4-In2111_SW0
    SLICE_X2Y26.C5       net (fanout=1)        0.410   N115
    SLICE_X2Y26.C        Tilo                  0.235   alu/Mmux_alu_output9
                                                       M_state_q_FSM_FFd5-In12
    SLICE_X2Y26.B4       net (fanout=1)        0.303   M_state_q_FSM_FFd5-In13
    SLICE_X2Y26.B        Tilo                  0.235   alu/Mmux_alu_output9
                                                       M_state_q_FSM_FFd5-In13
    SLICE_X5Y29.A3       net (fanout=1)        1.025   M_state_q_FSM_FFd5-In14
    SLICE_X5Y29.A        Tilo                  0.259   alu/adder/a[7]_b[7]_div_7/a[4]_GND_10_o_MUX_339_o
                                                       M_state_q_FSM_FFd5-In16
    SLICE_X11Y30.CX      net (fanout=3)        1.002   M_state_q_FSM_FFd5-In
    SLICE_X11Y30.CLK     Tdick                 0.114   M_state_q_FSM_FFd5_2
                                                       M_state_q_FSM_FFd5_2
    -------------------------------------------------  ---------------------------
    Total                                     23.931ns (9.259ns logic, 14.672ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------
Slack:                  -3.965ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd5_2 (FF)
  Destination:          M_state_q_FSM_FFd5_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      23.915ns (Levels of Logic = 17)
  Clock Path Skew:      -0.015ns (0.326 - 0.341)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd5_2 to M_state_q_FSM_FFd5_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y30.CQ      Tcko                  0.430   M_state_q_FSM_FFd5_2
                                                       M_state_q_FSM_FFd5_2
    SLICE_X10Y33.B3      net (fanout=13)       1.098   M_state_q_FSM_FFd5_2
    SLICE_X10Y33.B       Tilo                  0.235   M_state_q_FSM_FFd3_3
                                                       alu/adder/a[7]_b[7]_div_7/o<5>12_SW2
    SLICE_X10Y29.C6      net (fanout=8)        0.866   alu/adder/a[7]_b[7]_div_7/N286
    SLICE_X10Y29.CMUX    Tilo                  0.403   M_state_q_FSM_FFd3_1
                                                       alu/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_9_OUT_Madd_Madd_lut<5>1_SW2_G
                                                       alu/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_9_OUT_Madd_Madd_lut<5>1_SW2
    SLICE_X12Y32.A6      net (fanout=1)        1.008   alu/adder/a[7]_b[7]_div_7/N436
    SLICE_X12Y32.A       Tilo                  0.254   alu/adder/a[7]_b[7]_div_7_OUT[6]
                                                       alu/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_11_OUT_Madd_Madd_cy<5>11_SW1
    SLICE_X7Y32.B3       net (fanout=1)        1.232   alu/adder/a[7]_b[7]_div_7/N262
    SLICE_X7Y32.B        Tilo                  0.259   alu/adder/a[7]_b[7]_div_7/N321
                                                       alu/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_11_OUT_Madd_Madd_cy<5>11
    SLICE_X8Y33.B5       net (fanout=13)       0.766   alu/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_11_OUT_Madd_Madd_cy[5]
    SLICE_X8Y33.B        Tilo                  0.254   alu/adder/a[7]_b[7]_div_7/N502
                                                       alu/adder/a[7]_b[7]_div_7/o<2>24_SW10
    SLICE_X3Y32.B4       net (fanout=1)        1.118   alu/adder/a[7]_b[7]_div_7/N303
    SLICE_X3Y32.B        Tilo                  0.259   alu/adder/a[7]_b[7]_div_7/N498
                                                       alu/adder/a[7]_b[7]_div_7/Mmux_a[0]_GND_10_o_MUX_343_o151
    SLICE_X6Y30.AX       net (fanout=1)        1.082   alu/adder/a[7]_b[7]_div_7/a[5]_GND_10_o_MUX_338_o
    SLICE_X6Y30.BMUX     Taxb                  0.310   alu/adder/a[7]_b[7]_div_7/N315
                                                       alu/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_15_OUT_Madd_Madd_xor<7>
    SLICE_X8Y28.B3       net (fanout=3)        0.961   alu/adder/a[7]_b[7]_div_7/GND_10_o_b[7]_add_15_OUT[6]
    SLICE_X8Y28.B        Tilo                  0.254   alu/adder/a[7]_b[7]_div_7/N40
                                                       alu/adder/a[7]_b[7]_div_7/o<0>2_SW0
    SLICE_X8Y28.D1       net (fanout=2)        0.605   alu/adder/a[7]_b[7]_div_7/N40
    SLICE_X8Y28.CMUX     Topdc                 0.456   alu/adder/a[7]_b[7]_div_7/N40
                                                       alu/adder/a[7]_b[7]_div_7/o<0>1_SW1_F
                                                       alu/adder/a[7]_b[7]_div_7/o<0>1_SW1
    SLICE_X8Y27.A5       net (fanout=1)        0.455   alu/adder/a[7]_b[7]_div_7/N267
    SLICE_X8Y27.A        Tilo                  0.254   alu/adder/a[7]_b[7]_div_7/N209
                                                       alu/adder/a[7]_b[7]_div_7/o<0>2
    DSP48_X0Y6.B0        net (fanout=1)        0.613   alu/adder/a[7]_b[7]_div_7_OUT[0]
    DSP48_X0Y6.M0        Tdspdo_B_M            3.894   alu/adder/Mmult_n0035
                                                       alu/adder/Mmult_n0035
    SLICE_X6Y24.A3       net (fanout=1)        0.746   alu/adder/n0035[0]
    SLICE_X6Y24.CMUX     Topac                 0.636   alu/adder/Mmux_sum3_rs_cy[3]
                                                       alu/adder/Mmux_sum3_rs_lut<0>
                                                       alu/adder/Mmux_sum3_rs_cy<3>
    SLICE_X5Y27.C6       net (fanout=4)        0.760   M_adder_sum_output[2]
    SLICE_X5Y27.C        Tilo                  0.259   N274
                                                       alu/Mmux_alu_output49
    SLICE_X3Y27.C6       net (fanout=17)       0.622   M_alu_alu_output[2]
    SLICE_X3Y27.C        Tilo                  0.259   N115
                                                       M_state_q_FSM_FFd4-In2111_SW0
    SLICE_X2Y26.C5       net (fanout=1)        0.410   N115
    SLICE_X2Y26.C        Tilo                  0.235   alu/Mmux_alu_output9
                                                       M_state_q_FSM_FFd5-In12
    SLICE_X2Y26.B4       net (fanout=1)        0.303   M_state_q_FSM_FFd5-In13
    SLICE_X2Y26.B        Tilo                  0.235   alu/Mmux_alu_output9
                                                       M_state_q_FSM_FFd5-In13
    SLICE_X5Y29.A3       net (fanout=1)        1.025   M_state_q_FSM_FFd5-In14
    SLICE_X5Y29.A        Tilo                  0.259   alu/adder/a[7]_b[7]_div_7/a[4]_GND_10_o_MUX_339_o
                                                       M_state_q_FSM_FFd5-In16
    SLICE_X9Y31.AX       net (fanout=3)        0.986   M_state_q_FSM_FFd5-In
    SLICE_X9Y31.CLK      Tdick                 0.114   M_state_q_FSM_FFd4_2
                                                       M_state_q_FSM_FFd5_1
    -------------------------------------------------  ---------------------------
    Total                                     23.915ns (9.259ns logic, 14.656ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------
Slack:                  -3.957ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd5_2 (FF)
  Destination:          M_state_q_FSM_FFd3_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      23.892ns (Levels of Logic = 16)
  Clock Path Skew:      -0.030ns (0.715 - 0.745)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd5_2 to M_state_q_FSM_FFd3_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y30.CQ      Tcko                  0.430   M_state_q_FSM_FFd5_2
                                                       M_state_q_FSM_FFd5_2
    SLICE_X10Y31.B2      net (fanout=13)       0.796   M_state_q_FSM_FFd5_2
    SLICE_X10Y31.B       Tilo                  0.235   M_state_q_FSM_FFd1_3
                                                       Mmux_M_alu_b31_1
    SLICE_X12Y32.D2      net (fanout=16)       1.357   Mmux_M_alu_b31
    SLICE_X12Y32.CMUX    Topdc                 0.456   alu/adder/a[7]_b[7]_div_7_OUT[6]
                                                       alu/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_9_OUT_Madd_Madd_lut<5>1_SW1_F
                                                       alu/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_9_OUT_Madd_Madd_lut<5>1_SW1
    SLICE_X12Y32.A2      net (fanout=1)        0.741   alu/adder/a[7]_b[7]_div_7/N435
    SLICE_X12Y32.A       Tilo                  0.254   alu/adder/a[7]_b[7]_div_7_OUT[6]
                                                       alu/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_11_OUT_Madd_Madd_cy<5>11_SW1
    SLICE_X7Y32.B3       net (fanout=1)        1.232   alu/adder/a[7]_b[7]_div_7/N262
    SLICE_X7Y32.B        Tilo                  0.259   alu/adder/a[7]_b[7]_div_7/N321
                                                       alu/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_11_OUT_Madd_Madd_cy<5>11
    SLICE_X8Y33.B5       net (fanout=13)       0.766   alu/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_11_OUT_Madd_Madd_cy[5]
    SLICE_X8Y33.B        Tilo                  0.254   alu/adder/a[7]_b[7]_div_7/N502
                                                       alu/adder/a[7]_b[7]_div_7/o<2>24_SW10
    SLICE_X3Y32.B4       net (fanout=1)        1.118   alu/adder/a[7]_b[7]_div_7/N303
    SLICE_X3Y32.B        Tilo                  0.259   alu/adder/a[7]_b[7]_div_7/N498
                                                       alu/adder/a[7]_b[7]_div_7/Mmux_a[0]_GND_10_o_MUX_343_o151
    SLICE_X6Y30.AX       net (fanout=1)        1.082   alu/adder/a[7]_b[7]_div_7/a[5]_GND_10_o_MUX_338_o
    SLICE_X6Y30.BMUX     Taxb                  0.310   alu/adder/a[7]_b[7]_div_7/N315
                                                       alu/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_15_OUT_Madd_Madd_xor<7>
    SLICE_X8Y28.B3       net (fanout=3)        0.961   alu/adder/a[7]_b[7]_div_7/GND_10_o_b[7]_add_15_OUT[6]
    SLICE_X8Y28.B        Tilo                  0.254   alu/adder/a[7]_b[7]_div_7/N40
                                                       alu/adder/a[7]_b[7]_div_7/o<0>2_SW0
    SLICE_X8Y28.D1       net (fanout=2)        0.605   alu/adder/a[7]_b[7]_div_7/N40
    SLICE_X8Y28.CMUX     Topdc                 0.456   alu/adder/a[7]_b[7]_div_7/N40
                                                       alu/adder/a[7]_b[7]_div_7/o<0>1_SW1_F
                                                       alu/adder/a[7]_b[7]_div_7/o<0>1_SW1
    SLICE_X8Y27.A5       net (fanout=1)        0.455   alu/adder/a[7]_b[7]_div_7/N267
    SLICE_X8Y27.A        Tilo                  0.254   alu/adder/a[7]_b[7]_div_7/N209
                                                       alu/adder/a[7]_b[7]_div_7/o<0>2
    DSP48_X0Y6.B0        net (fanout=1)        0.613   alu/adder/a[7]_b[7]_div_7_OUT[0]
    DSP48_X0Y6.M0        Tdspdo_B_M            3.894   alu/adder/Mmult_n0035
                                                       alu/adder/Mmult_n0035
    SLICE_X6Y24.A3       net (fanout=1)        0.746   alu/adder/n0035[0]
    SLICE_X6Y24.CMUX     Topac                 0.636   alu/adder/Mmux_sum3_rs_cy[3]
                                                       alu/adder/Mmux_sum3_rs_lut<0>
                                                       alu/adder/Mmux_sum3_rs_cy<3>
    SLICE_X5Y27.C6       net (fanout=4)        0.760   M_adder_sum_output[2]
    SLICE_X5Y27.C        Tilo                  0.259   N274
                                                       alu/Mmux_alu_output49
    SLICE_X4Y26.B1       net (fanout=17)       0.784   M_alu_alu_output[2]
    SLICE_X4Y26.B        Tilo                  0.254   N136
                                                       M_alu_alu_output[7]_GND_1_o_equal_245_o<7>11
    SLICE_X3Y25.C6       net (fanout=9)        0.800   M_alu_alu_output[7]_GND_1_o_equal_245_o<7>1
    SLICE_X3Y25.C        Tilo                  0.259   N77
                                                       M_state_q_FSM_FFd3-In3
    SLICE_X8Y26.C5       net (fanout=1)        0.835   M_state_q_FSM_FFd3-In3
    SLICE_X8Y26.C        Tilo                  0.255   N157
                                                       M_state_q_FSM_FFd3-In11
    SLICE_X10Y33.AX      net (fanout=4)        1.149   M_state_q_FSM_FFd3-In
    SLICE_X10Y33.CLK     Tdick                 0.114   M_state_q_FSM_FFd3_3
                                                       M_state_q_FSM_FFd3_3
    -------------------------------------------------  ---------------------------
    Total                                     23.892ns (9.092ns logic, 14.800ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------
Slack:                  -3.946ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd5_2 (FF)
  Destination:          M_state_q_FSM_FFd5_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      23.911ns (Levels of Logic = 18)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd5_2 to M_state_q_FSM_FFd5_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y30.CQ      Tcko                  0.430   M_state_q_FSM_FFd5_2
                                                       M_state_q_FSM_FFd5_2
    SLICE_X10Y31.B2      net (fanout=13)       0.796   M_state_q_FSM_FFd5_2
    SLICE_X10Y31.B       Tilo                  0.235   M_state_q_FSM_FFd1_3
                                                       Mmux_M_alu_b31_1
    SLICE_X12Y32.D2      net (fanout=16)       1.357   Mmux_M_alu_b31
    SLICE_X12Y32.CMUX    Topdc                 0.456   alu/adder/a[7]_b[7]_div_7_OUT[6]
                                                       alu/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_9_OUT_Madd_Madd_lut<5>1_SW1_F
                                                       alu/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_9_OUT_Madd_Madd_lut<5>1_SW1
    SLICE_X12Y32.A2      net (fanout=1)        0.741   alu/adder/a[7]_b[7]_div_7/N435
    SLICE_X12Y32.A       Tilo                  0.254   alu/adder/a[7]_b[7]_div_7_OUT[6]
                                                       alu/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_11_OUT_Madd_Madd_cy<5>11_SW1
    SLICE_X7Y32.B3       net (fanout=1)        1.232   alu/adder/a[7]_b[7]_div_7/N262
    SLICE_X7Y32.B        Tilo                  0.259   alu/adder/a[7]_b[7]_div_7/N321
                                                       alu/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_11_OUT_Madd_Madd_cy<5>11
    SLICE_X8Y33.B5       net (fanout=13)       0.766   alu/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_11_OUT_Madd_Madd_cy[5]
    SLICE_X8Y33.B        Tilo                  0.254   alu/adder/a[7]_b[7]_div_7/N502
                                                       alu/adder/a[7]_b[7]_div_7/o<2>24_SW10
    SLICE_X3Y32.B4       net (fanout=1)        1.118   alu/adder/a[7]_b[7]_div_7/N303
    SLICE_X3Y32.B        Tilo                  0.259   alu/adder/a[7]_b[7]_div_7/N498
                                                       alu/adder/a[7]_b[7]_div_7/Mmux_a[0]_GND_10_o_MUX_343_o151
    SLICE_X6Y30.AX       net (fanout=1)        1.082   alu/adder/a[7]_b[7]_div_7/a[5]_GND_10_o_MUX_338_o
    SLICE_X6Y30.BMUX     Taxb                  0.310   alu/adder/a[7]_b[7]_div_7/N315
                                                       alu/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_15_OUT_Madd_Madd_xor<7>
    SLICE_X8Y28.B3       net (fanout=3)        0.961   alu/adder/a[7]_b[7]_div_7/GND_10_o_b[7]_add_15_OUT[6]
    SLICE_X8Y28.B        Tilo                  0.254   alu/adder/a[7]_b[7]_div_7/N40
                                                       alu/adder/a[7]_b[7]_div_7/o<0>2_SW0
    SLICE_X8Y28.D1       net (fanout=2)        0.605   alu/adder/a[7]_b[7]_div_7/N40
    SLICE_X8Y28.CMUX     Topdc                 0.456   alu/adder/a[7]_b[7]_div_7/N40
                                                       alu/adder/a[7]_b[7]_div_7/o<0>1_SW1_F
                                                       alu/adder/a[7]_b[7]_div_7/o<0>1_SW1
    SLICE_X8Y27.A5       net (fanout=1)        0.455   alu/adder/a[7]_b[7]_div_7/N267
    SLICE_X8Y27.A        Tilo                  0.254   alu/adder/a[7]_b[7]_div_7/N209
                                                       alu/adder/a[7]_b[7]_div_7/o<0>2
    DSP48_X0Y6.B0        net (fanout=1)        0.613   alu/adder/a[7]_b[7]_div_7_OUT[0]
    DSP48_X0Y6.M0        Tdspdo_B_M            3.894   alu/adder/Mmult_n0035
                                                       alu/adder/Mmult_n0035
    SLICE_X6Y24.A3       net (fanout=1)        0.746   alu/adder/n0035[0]
    SLICE_X6Y24.AMUX     Topaa                 0.449   alu/adder/Mmux_sum3_rs_cy[3]
                                                       alu/adder/Mmux_sum3_rs_lut<0>
                                                       alu/adder/Mmux_sum3_rs_cy<3>
    SLICE_X2Y25.A5       net (fanout=4)        0.815   M_adder_sum_output[0]
    SLICE_X2Y25.A        Tilo                  0.235   Mmux_alu_output24
                                                       alu/Mmux_alu_output28_1
    SLICE_X5Y24.D6       net (fanout=2)        0.775   Mmux_alu_output28
    SLICE_X5Y24.D        Tilo                  0.259   N202
                                                       M_alu_alu_output[7]_GND_1_o_equal_245_o<7>11_SW2
    SLICE_X5Y24.C6       net (fanout=1)        0.143   N202
    SLICE_X5Y24.C        Tilo                  0.259   N202
                                                       M_alu_alu_output[7]_GND_1_o_equal_245_o<7>2
    SLICE_X4Y27.C5       net (fanout=2)        0.620   M_alu_alu_output[7]_GND_1_o_equal_245_o
    SLICE_X4Y27.C        Tilo                  0.255   M_state_q_FSM_FFd5-In6
                                                       M_state_q_FSM_FFd5-In8_SW0
    SLICE_X5Y29.B5       net (fanout=1)        0.450   N51
    SLICE_X5Y29.B        Tilo                  0.259   alu/adder/a[7]_b[7]_div_7/a[4]_GND_10_o_MUX_339_o
                                                       M_state_q_FSM_FFd5-In8
    SLICE_X5Y29.A5       net (fanout=1)        0.230   M_state_q_FSM_FFd5-In8
    SLICE_X5Y29.A        Tilo                  0.259   alu/adder/a[7]_b[7]_div_7/a[4]_GND_10_o_MUX_339_o
                                                       M_state_q_FSM_FFd5-In16
    SLICE_X11Y30.CX      net (fanout=3)        1.002   M_state_q_FSM_FFd5-In
    SLICE_X11Y30.CLK     Tdick                 0.114   M_state_q_FSM_FFd5_2
                                                       M_state_q_FSM_FFd5_2
    -------------------------------------------------  ---------------------------
    Total                                     23.911ns (9.404ns logic, 14.507ns route)
                                                       (39.3% logic, 60.7% route)

--------------------------------------------------------------------------------
Slack:                  -3.945ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd5_2 (FF)
  Destination:          M_state_q_FSM_FFd5_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      23.895ns (Levels of Logic = 18)
  Clock Path Skew:      -0.015ns (0.326 - 0.341)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd5_2 to M_state_q_FSM_FFd5_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y30.CQ      Tcko                  0.430   M_state_q_FSM_FFd5_2
                                                       M_state_q_FSM_FFd5_2
    SLICE_X10Y31.B2      net (fanout=13)       0.796   M_state_q_FSM_FFd5_2
    SLICE_X10Y31.B       Tilo                  0.235   M_state_q_FSM_FFd1_3
                                                       Mmux_M_alu_b31_1
    SLICE_X12Y32.D2      net (fanout=16)       1.357   Mmux_M_alu_b31
    SLICE_X12Y32.CMUX    Topdc                 0.456   alu/adder/a[7]_b[7]_div_7_OUT[6]
                                                       alu/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_9_OUT_Madd_Madd_lut<5>1_SW1_F
                                                       alu/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_9_OUT_Madd_Madd_lut<5>1_SW1
    SLICE_X12Y32.A2      net (fanout=1)        0.741   alu/adder/a[7]_b[7]_div_7/N435
    SLICE_X12Y32.A       Tilo                  0.254   alu/adder/a[7]_b[7]_div_7_OUT[6]
                                                       alu/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_11_OUT_Madd_Madd_cy<5>11_SW1
    SLICE_X7Y32.B3       net (fanout=1)        1.232   alu/adder/a[7]_b[7]_div_7/N262
    SLICE_X7Y32.B        Tilo                  0.259   alu/adder/a[7]_b[7]_div_7/N321
                                                       alu/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_11_OUT_Madd_Madd_cy<5>11
    SLICE_X8Y33.B5       net (fanout=13)       0.766   alu/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_11_OUT_Madd_Madd_cy[5]
    SLICE_X8Y33.B        Tilo                  0.254   alu/adder/a[7]_b[7]_div_7/N502
                                                       alu/adder/a[7]_b[7]_div_7/o<2>24_SW10
    SLICE_X3Y32.B4       net (fanout=1)        1.118   alu/adder/a[7]_b[7]_div_7/N303
    SLICE_X3Y32.B        Tilo                  0.259   alu/adder/a[7]_b[7]_div_7/N498
                                                       alu/adder/a[7]_b[7]_div_7/Mmux_a[0]_GND_10_o_MUX_343_o151
    SLICE_X6Y30.AX       net (fanout=1)        1.082   alu/adder/a[7]_b[7]_div_7/a[5]_GND_10_o_MUX_338_o
    SLICE_X6Y30.BMUX     Taxb                  0.310   alu/adder/a[7]_b[7]_div_7/N315
                                                       alu/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_15_OUT_Madd_Madd_xor<7>
    SLICE_X8Y28.B3       net (fanout=3)        0.961   alu/adder/a[7]_b[7]_div_7/GND_10_o_b[7]_add_15_OUT[6]
    SLICE_X8Y28.B        Tilo                  0.254   alu/adder/a[7]_b[7]_div_7/N40
                                                       alu/adder/a[7]_b[7]_div_7/o<0>2_SW0
    SLICE_X8Y28.D1       net (fanout=2)        0.605   alu/adder/a[7]_b[7]_div_7/N40
    SLICE_X8Y28.CMUX     Topdc                 0.456   alu/adder/a[7]_b[7]_div_7/N40
                                                       alu/adder/a[7]_b[7]_div_7/o<0>1_SW1_F
                                                       alu/adder/a[7]_b[7]_div_7/o<0>1_SW1
    SLICE_X8Y27.A5       net (fanout=1)        0.455   alu/adder/a[7]_b[7]_div_7/N267
    SLICE_X8Y27.A        Tilo                  0.254   alu/adder/a[7]_b[7]_div_7/N209
                                                       alu/adder/a[7]_b[7]_div_7/o<0>2
    DSP48_X0Y6.B0        net (fanout=1)        0.613   alu/adder/a[7]_b[7]_div_7_OUT[0]
    DSP48_X0Y6.M0        Tdspdo_B_M            3.894   alu/adder/Mmult_n0035
                                                       alu/adder/Mmult_n0035
    SLICE_X6Y24.A3       net (fanout=1)        0.746   alu/adder/n0035[0]
    SLICE_X6Y24.AMUX     Topaa                 0.449   alu/adder/Mmux_sum3_rs_cy[3]
                                                       alu/adder/Mmux_sum3_rs_lut<0>
                                                       alu/adder/Mmux_sum3_rs_cy<3>
    SLICE_X2Y25.A5       net (fanout=4)        0.815   M_adder_sum_output[0]
    SLICE_X2Y25.A        Tilo                  0.235   Mmux_alu_output24
                                                       alu/Mmux_alu_output28_1
    SLICE_X5Y24.D6       net (fanout=2)        0.775   Mmux_alu_output28
    SLICE_X5Y24.D        Tilo                  0.259   N202
                                                       M_alu_alu_output[7]_GND_1_o_equal_245_o<7>11_SW2
    SLICE_X5Y24.C6       net (fanout=1)        0.143   N202
    SLICE_X5Y24.C        Tilo                  0.259   N202
                                                       M_alu_alu_output[7]_GND_1_o_equal_245_o<7>2
    SLICE_X4Y27.C5       net (fanout=2)        0.620   M_alu_alu_output[7]_GND_1_o_equal_245_o
    SLICE_X4Y27.C        Tilo                  0.255   M_state_q_FSM_FFd5-In6
                                                       M_state_q_FSM_FFd5-In8_SW0
    SLICE_X5Y29.B5       net (fanout=1)        0.450   N51
    SLICE_X5Y29.B        Tilo                  0.259   alu/adder/a[7]_b[7]_div_7/a[4]_GND_10_o_MUX_339_o
                                                       M_state_q_FSM_FFd5-In8
    SLICE_X5Y29.A5       net (fanout=1)        0.230   M_state_q_FSM_FFd5-In8
    SLICE_X5Y29.A        Tilo                  0.259   alu/adder/a[7]_b[7]_div_7/a[4]_GND_10_o_MUX_339_o
                                                       M_state_q_FSM_FFd5-In16
    SLICE_X9Y31.AX       net (fanout=3)        0.986   M_state_q_FSM_FFd5-In
    SLICE_X9Y31.CLK      Tdick                 0.114   M_state_q_FSM_FFd4_2
                                                       M_state_q_FSM_FFd5_1
    -------------------------------------------------  ---------------------------
    Total                                     23.895ns (9.404ns logic, 14.491ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------
Slack:                  -3.941ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd5_2 (FF)
  Destination:          M_state_q_FSM_FFd5_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      23.906ns (Levels of Logic = 17)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd5_2 to M_state_q_FSM_FFd5_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y30.CQ      Tcko                  0.430   M_state_q_FSM_FFd5_2
                                                       M_state_q_FSM_FFd5_2
    SLICE_X10Y31.B2      net (fanout=13)       0.796   M_state_q_FSM_FFd5_2
    SLICE_X10Y31.B       Tilo                  0.235   M_state_q_FSM_FFd1_3
                                                       Mmux_M_alu_b31_1
    SLICE_X12Y32.D2      net (fanout=16)       1.357   Mmux_M_alu_b31
    SLICE_X12Y32.CMUX    Topdc                 0.456   alu/adder/a[7]_b[7]_div_7_OUT[6]
                                                       alu/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_9_OUT_Madd_Madd_lut<5>1_SW1_F
                                                       alu/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_9_OUT_Madd_Madd_lut<5>1_SW1
    SLICE_X12Y32.A2      net (fanout=1)        0.741   alu/adder/a[7]_b[7]_div_7/N435
    SLICE_X12Y32.A       Tilo                  0.254   alu/adder/a[7]_b[7]_div_7_OUT[6]
                                                       alu/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_11_OUT_Madd_Madd_cy<5>11_SW1
    SLICE_X7Y32.B3       net (fanout=1)        1.232   alu/adder/a[7]_b[7]_div_7/N262
    SLICE_X7Y32.B        Tilo                  0.259   alu/adder/a[7]_b[7]_div_7/N321
                                                       alu/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_11_OUT_Madd_Madd_cy<5>11
    SLICE_X8Y33.B5       net (fanout=13)       0.766   alu/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_11_OUT_Madd_Madd_cy[5]
    SLICE_X8Y33.B        Tilo                  0.254   alu/adder/a[7]_b[7]_div_7/N502
                                                       alu/adder/a[7]_b[7]_div_7/o<2>24_SW10
    SLICE_X3Y32.B4       net (fanout=1)        1.118   alu/adder/a[7]_b[7]_div_7/N303
    SLICE_X3Y32.B        Tilo                  0.259   alu/adder/a[7]_b[7]_div_7/N498
                                                       alu/adder/a[7]_b[7]_div_7/Mmux_a[0]_GND_10_o_MUX_343_o151
    SLICE_X6Y30.AX       net (fanout=1)        1.082   alu/adder/a[7]_b[7]_div_7/a[5]_GND_10_o_MUX_338_o
    SLICE_X6Y30.BMUX     Taxb                  0.310   alu/adder/a[7]_b[7]_div_7/N315
                                                       alu/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_15_OUT_Madd_Madd_xor<7>
    SLICE_X8Y28.B3       net (fanout=3)        0.961   alu/adder/a[7]_b[7]_div_7/GND_10_o_b[7]_add_15_OUT[6]
    SLICE_X8Y28.B        Tilo                  0.254   alu/adder/a[7]_b[7]_div_7/N40
                                                       alu/adder/a[7]_b[7]_div_7/o<0>2_SW0
    SLICE_X8Y28.D1       net (fanout=2)        0.605   alu/adder/a[7]_b[7]_div_7/N40
    SLICE_X8Y28.CMUX     Topdc                 0.456   alu/adder/a[7]_b[7]_div_7/N40
                                                       alu/adder/a[7]_b[7]_div_7/o<0>1_SW1_F
                                                       alu/adder/a[7]_b[7]_div_7/o<0>1_SW1
    SLICE_X8Y27.A5       net (fanout=1)        0.455   alu/adder/a[7]_b[7]_div_7/N267
    SLICE_X8Y27.A        Tilo                  0.254   alu/adder/a[7]_b[7]_div_7/N209
                                                       alu/adder/a[7]_b[7]_div_7/o<0>2
    DSP48_X0Y6.B0        net (fanout=1)        0.613   alu/adder/a[7]_b[7]_div_7_OUT[0]
    DSP48_X0Y6.M0        Tdspdo_B_M            3.894   alu/adder/Mmult_n0035
                                                       alu/adder/Mmult_n0035
    SLICE_X6Y24.A3       net (fanout=1)        0.746   alu/adder/n0035[0]
    SLICE_X6Y24.CMUX     Topac                 0.636   alu/adder/Mmux_sum3_rs_cy[3]
                                                       alu/adder/Mmux_sum3_rs_lut<0>
                                                       alu/adder/Mmux_sum3_rs_cy<3>
    SLICE_X5Y27.C6       net (fanout=4)        0.760   M_adder_sum_output[2]
    SLICE_X5Y27.C        Tilo                  0.259   N274
                                                       alu/Mmux_alu_output49
    SLICE_X3Y27.C6       net (fanout=17)       0.622   M_alu_alu_output[2]
    SLICE_X3Y27.C        Tilo                  0.259   N115
                                                       M_state_q_FSM_FFd4-In2111_SW0
    SLICE_X2Y26.C5       net (fanout=1)        0.410   N115
    SLICE_X2Y26.C        Tilo                  0.235   alu/Mmux_alu_output9
                                                       M_state_q_FSM_FFd5-In12
    SLICE_X2Y26.B4       net (fanout=1)        0.303   M_state_q_FSM_FFd5-In13
    SLICE_X2Y26.B        Tilo                  0.235   alu/Mmux_alu_output9
                                                       M_state_q_FSM_FFd5-In13
    SLICE_X5Y29.A3       net (fanout=1)        1.025   M_state_q_FSM_FFd5-In14
    SLICE_X5Y29.A        Tilo                  0.259   alu/adder/a[7]_b[7]_div_7/a[4]_GND_10_o_MUX_339_o
                                                       M_state_q_FSM_FFd5-In16
    SLICE_X11Y30.CX      net (fanout=3)        1.002   M_state_q_FSM_FFd5-In
    SLICE_X11Y30.CLK     Tdick                 0.114   M_state_q_FSM_FFd5_2
                                                       M_state_q_FSM_FFd5_2
    -------------------------------------------------  ---------------------------
    Total                                     23.906ns (9.312ns logic, 14.594ns route)
                                                       (39.0% logic, 61.0% route)

--------------------------------------------------------------------------------
Slack:                  -3.940ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd5_2 (FF)
  Destination:          M_state_q_FSM_FFd5_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      23.890ns (Levels of Logic = 17)
  Clock Path Skew:      -0.015ns (0.326 - 0.341)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd5_2 to M_state_q_FSM_FFd5_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y30.CQ      Tcko                  0.430   M_state_q_FSM_FFd5_2
                                                       M_state_q_FSM_FFd5_2
    SLICE_X10Y31.B2      net (fanout=13)       0.796   M_state_q_FSM_FFd5_2
    SLICE_X10Y31.B       Tilo                  0.235   M_state_q_FSM_FFd1_3
                                                       Mmux_M_alu_b31_1
    SLICE_X12Y32.D2      net (fanout=16)       1.357   Mmux_M_alu_b31
    SLICE_X12Y32.CMUX    Topdc                 0.456   alu/adder/a[7]_b[7]_div_7_OUT[6]
                                                       alu/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_9_OUT_Madd_Madd_lut<5>1_SW1_F
                                                       alu/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_9_OUT_Madd_Madd_lut<5>1_SW1
    SLICE_X12Y32.A2      net (fanout=1)        0.741   alu/adder/a[7]_b[7]_div_7/N435
    SLICE_X12Y32.A       Tilo                  0.254   alu/adder/a[7]_b[7]_div_7_OUT[6]
                                                       alu/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_11_OUT_Madd_Madd_cy<5>11_SW1
    SLICE_X7Y32.B3       net (fanout=1)        1.232   alu/adder/a[7]_b[7]_div_7/N262
    SLICE_X7Y32.B        Tilo                  0.259   alu/adder/a[7]_b[7]_div_7/N321
                                                       alu/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_11_OUT_Madd_Madd_cy<5>11
    SLICE_X8Y33.B5       net (fanout=13)       0.766   alu/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_11_OUT_Madd_Madd_cy[5]
    SLICE_X8Y33.B        Tilo                  0.254   alu/adder/a[7]_b[7]_div_7/N502
                                                       alu/adder/a[7]_b[7]_div_7/o<2>24_SW10
    SLICE_X3Y32.B4       net (fanout=1)        1.118   alu/adder/a[7]_b[7]_div_7/N303
    SLICE_X3Y32.B        Tilo                  0.259   alu/adder/a[7]_b[7]_div_7/N498
                                                       alu/adder/a[7]_b[7]_div_7/Mmux_a[0]_GND_10_o_MUX_343_o151
    SLICE_X6Y30.AX       net (fanout=1)        1.082   alu/adder/a[7]_b[7]_div_7/a[5]_GND_10_o_MUX_338_o
    SLICE_X6Y30.BMUX     Taxb                  0.310   alu/adder/a[7]_b[7]_div_7/N315
                                                       alu/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_15_OUT_Madd_Madd_xor<7>
    SLICE_X8Y28.B3       net (fanout=3)        0.961   alu/adder/a[7]_b[7]_div_7/GND_10_o_b[7]_add_15_OUT[6]
    SLICE_X8Y28.B        Tilo                  0.254   alu/adder/a[7]_b[7]_div_7/N40
                                                       alu/adder/a[7]_b[7]_div_7/o<0>2_SW0
    SLICE_X8Y28.D1       net (fanout=2)        0.605   alu/adder/a[7]_b[7]_div_7/N40
    SLICE_X8Y28.CMUX     Topdc                 0.456   alu/adder/a[7]_b[7]_div_7/N40
                                                       alu/adder/a[7]_b[7]_div_7/o<0>1_SW1_F
                                                       alu/adder/a[7]_b[7]_div_7/o<0>1_SW1
    SLICE_X8Y27.A5       net (fanout=1)        0.455   alu/adder/a[7]_b[7]_div_7/N267
    SLICE_X8Y27.A        Tilo                  0.254   alu/adder/a[7]_b[7]_div_7/N209
                                                       alu/adder/a[7]_b[7]_div_7/o<0>2
    DSP48_X0Y6.B0        net (fanout=1)        0.613   alu/adder/a[7]_b[7]_div_7_OUT[0]
    DSP48_X0Y6.M0        Tdspdo_B_M            3.894   alu/adder/Mmult_n0035
                                                       alu/adder/Mmult_n0035
    SLICE_X6Y24.A3       net (fanout=1)        0.746   alu/adder/n0035[0]
    SLICE_X6Y24.CMUX     Topac                 0.636   alu/adder/Mmux_sum3_rs_cy[3]
                                                       alu/adder/Mmux_sum3_rs_lut<0>
                                                       alu/adder/Mmux_sum3_rs_cy<3>
    SLICE_X5Y27.C6       net (fanout=4)        0.760   M_adder_sum_output[2]
    SLICE_X5Y27.C        Tilo                  0.259   N274
                                                       alu/Mmux_alu_output49
    SLICE_X3Y27.C6       net (fanout=17)       0.622   M_alu_alu_output[2]
    SLICE_X3Y27.C        Tilo                  0.259   N115
                                                       M_state_q_FSM_FFd4-In2111_SW0
    SLICE_X2Y26.C5       net (fanout=1)        0.410   N115
    SLICE_X2Y26.C        Tilo                  0.235   alu/Mmux_alu_output9
                                                       M_state_q_FSM_FFd5-In12
    SLICE_X2Y26.B4       net (fanout=1)        0.303   M_state_q_FSM_FFd5-In13
    SLICE_X2Y26.B        Tilo                  0.235   alu/Mmux_alu_output9
                                                       M_state_q_FSM_FFd5-In13
    SLICE_X5Y29.A3       net (fanout=1)        1.025   M_state_q_FSM_FFd5-In14
    SLICE_X5Y29.A        Tilo                  0.259   alu/adder/a[7]_b[7]_div_7/a[4]_GND_10_o_MUX_339_o
                                                       M_state_q_FSM_FFd5-In16
    SLICE_X9Y31.AX       net (fanout=3)        0.986   M_state_q_FSM_FFd5-In
    SLICE_X9Y31.CLK      Tdick                 0.114   M_state_q_FSM_FFd4_2
                                                       M_state_q_FSM_FFd5_1
    -------------------------------------------------  ---------------------------
    Total                                     23.890ns (9.312ns logic, 14.578ns route)
                                                       (39.0% logic, 61.0% route)

--------------------------------------------------------------------------------
Slack:                  -3.912ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd5_2 (FF)
  Destination:          M_state_q_FSM_FFd3_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      23.847ns (Levels of Logic = 17)
  Clock Path Skew:      -0.030ns (0.715 - 0.745)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd5_2 to M_state_q_FSM_FFd3_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y30.CQ      Tcko                  0.430   M_state_q_FSM_FFd5_2
                                                       M_state_q_FSM_FFd5_2
    SLICE_X10Y33.B3      net (fanout=13)       1.098   M_state_q_FSM_FFd5_2
    SLICE_X10Y33.B       Tilo                  0.235   M_state_q_FSM_FFd3_3
                                                       alu/adder/a[7]_b[7]_div_7/o<5>12_SW2
    SLICE_X10Y29.C6      net (fanout=8)        0.866   alu/adder/a[7]_b[7]_div_7/N286
    SLICE_X10Y29.CMUX    Tilo                  0.403   M_state_q_FSM_FFd3_1
                                                       alu/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_9_OUT_Madd_Madd_lut<5>1_SW2_G
                                                       alu/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_9_OUT_Madd_Madd_lut<5>1_SW2
    SLICE_X12Y32.A6      net (fanout=1)        1.008   alu/adder/a[7]_b[7]_div_7/N436
    SLICE_X12Y32.A       Tilo                  0.254   alu/adder/a[7]_b[7]_div_7_OUT[6]
                                                       alu/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_11_OUT_Madd_Madd_cy<5>11_SW1
    SLICE_X7Y32.B3       net (fanout=1)        1.232   alu/adder/a[7]_b[7]_div_7/N262
    SLICE_X7Y32.B        Tilo                  0.259   alu/adder/a[7]_b[7]_div_7/N321
                                                       alu/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_11_OUT_Madd_Madd_cy<5>11
    SLICE_X8Y33.B5       net (fanout=13)       0.766   alu/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_11_OUT_Madd_Madd_cy[5]
    SLICE_X8Y33.B        Tilo                  0.254   alu/adder/a[7]_b[7]_div_7/N502
                                                       alu/adder/a[7]_b[7]_div_7/o<2>24_SW10
    SLICE_X3Y32.B4       net (fanout=1)        1.118   alu/adder/a[7]_b[7]_div_7/N303
    SLICE_X3Y32.B        Tilo                  0.259   alu/adder/a[7]_b[7]_div_7/N498
                                                       alu/adder/a[7]_b[7]_div_7/Mmux_a[0]_GND_10_o_MUX_343_o151
    SLICE_X6Y30.AX       net (fanout=1)        1.082   alu/adder/a[7]_b[7]_div_7/a[5]_GND_10_o_MUX_338_o
    SLICE_X6Y30.BMUX     Taxb                  0.310   alu/adder/a[7]_b[7]_div_7/N315
                                                       alu/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_15_OUT_Madd_Madd_xor<7>
    SLICE_X8Y28.B3       net (fanout=3)        0.961   alu/adder/a[7]_b[7]_div_7/GND_10_o_b[7]_add_15_OUT[6]
    SLICE_X8Y28.B        Tilo                  0.254   alu/adder/a[7]_b[7]_div_7/N40
                                                       alu/adder/a[7]_b[7]_div_7/o<0>2_SW0
    SLICE_X8Y28.D1       net (fanout=2)        0.605   alu/adder/a[7]_b[7]_div_7/N40
    SLICE_X8Y28.CMUX     Topdc                 0.456   alu/adder/a[7]_b[7]_div_7/N40
                                                       alu/adder/a[7]_b[7]_div_7/o<0>1_SW1_F
                                                       alu/adder/a[7]_b[7]_div_7/o<0>1_SW1
    SLICE_X8Y27.A5       net (fanout=1)        0.455   alu/adder/a[7]_b[7]_div_7/N267
    SLICE_X8Y27.A        Tilo                  0.254   alu/adder/a[7]_b[7]_div_7/N209
                                                       alu/adder/a[7]_b[7]_div_7/o<0>2
    DSP48_X0Y6.B0        net (fanout=1)        0.613   alu/adder/a[7]_b[7]_div_7_OUT[0]
    DSP48_X0Y6.M0        Tdspdo_B_M            3.894   alu/adder/Mmult_n0035
                                                       alu/adder/Mmult_n0035
    SLICE_X6Y24.A3       net (fanout=1)        0.746   alu/adder/n0035[0]
    SLICE_X6Y24.CMUX     Topac                 0.636   alu/adder/Mmux_sum3_rs_cy[3]
                                                       alu/adder/Mmux_sum3_rs_lut<0>
                                                       alu/adder/Mmux_sum3_rs_cy<3>
    SLICE_X5Y27.C6       net (fanout=4)        0.760   M_adder_sum_output[2]
    SLICE_X5Y27.C        Tilo                  0.259   N274
                                                       alu/Mmux_alu_output49
    SLICE_X4Y26.B1       net (fanout=17)       0.784   M_alu_alu_output[2]
    SLICE_X4Y26.B        Tilo                  0.254   N136
                                                       M_alu_alu_output[7]_GND_1_o_equal_245_o<7>11
    SLICE_X9Y27.D4       net (fanout=9)        0.841   M_alu_alu_output[7]_GND_1_o_equal_245_o<7>1
    SLICE_X9Y27.D        Tilo                  0.259   M_state_q_FSM_FFd3-In2
                                                       M_state_q_FSM_FFd3-In2
    SLICE_X8Y26.D6       net (fanout=1)        0.327   M_state_q_FSM_FFd3-In2
    SLICE_X8Y26.D        Tilo                  0.254   N157
                                                       M_state_q_FSM_FFd3-In9_SW0
    SLICE_X8Y26.C6       net (fanout=1)        0.143   N157
    SLICE_X8Y26.C        Tilo                  0.255   N157
                                                       M_state_q_FSM_FFd3-In11
    SLICE_X10Y33.AX      net (fanout=4)        1.149   M_state_q_FSM_FFd3-In
    SLICE_X10Y33.CLK     Tdick                 0.114   M_state_q_FSM_FFd3_3
                                                       M_state_q_FSM_FFd3_3
    -------------------------------------------------  ---------------------------
    Total                                     23.847ns (9.293ns logic, 14.554ns route)
                                                       (39.0% logic, 61.0% route)

--------------------------------------------------------------------------------
Slack:                  -3.910ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd4_2 (FF)
  Destination:          M_state_q_FSM_FFd5_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      23.856ns (Levels of Logic = 17)
  Clock Path Skew:      -0.019ns (0.324 - 0.343)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd4_2 to M_state_q_FSM_FFd5_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y31.CQ       Tcko                  0.430   M_state_q_FSM_FFd4_2
                                                       M_state_q_FSM_FFd4_2
    SLICE_X10Y31.B3      net (fanout=12)       0.705   M_state_q_FSM_FFd4_2
    SLICE_X10Y31.B       Tilo                  0.235   M_state_q_FSM_FFd1_3
                                                       Mmux_M_alu_b31_1
    SLICE_X12Y32.D2      net (fanout=16)       1.357   Mmux_M_alu_b31
    SLICE_X12Y32.CMUX    Topdc                 0.456   alu/adder/a[7]_b[7]_div_7_OUT[6]
                                                       alu/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_9_OUT_Madd_Madd_lut<5>1_SW1_F
                                                       alu/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_9_OUT_Madd_Madd_lut<5>1_SW1
    SLICE_X12Y32.A2      net (fanout=1)        0.741   alu/adder/a[7]_b[7]_div_7/N435
    SLICE_X12Y32.A       Tilo                  0.254   alu/adder/a[7]_b[7]_div_7_OUT[6]
                                                       alu/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_11_OUT_Madd_Madd_cy<5>11_SW1
    SLICE_X7Y32.B3       net (fanout=1)        1.232   alu/adder/a[7]_b[7]_div_7/N262
    SLICE_X7Y32.B        Tilo                  0.259   alu/adder/a[7]_b[7]_div_7/N321
                                                       alu/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_11_OUT_Madd_Madd_cy<5>11
    SLICE_X8Y33.B5       net (fanout=13)       0.766   alu/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_11_OUT_Madd_Madd_cy[5]
    SLICE_X8Y33.B        Tilo                  0.254   alu/adder/a[7]_b[7]_div_7/N502
                                                       alu/adder/a[7]_b[7]_div_7/o<2>24_SW10
    SLICE_X3Y32.B4       net (fanout=1)        1.118   alu/adder/a[7]_b[7]_div_7/N303
    SLICE_X3Y32.B        Tilo                  0.259   alu/adder/a[7]_b[7]_div_7/N498
                                                       alu/adder/a[7]_b[7]_div_7/Mmux_a[0]_GND_10_o_MUX_343_o151
    SLICE_X6Y30.AX       net (fanout=1)        1.082   alu/adder/a[7]_b[7]_div_7/a[5]_GND_10_o_MUX_338_o
    SLICE_X6Y30.BMUX     Taxb                  0.310   alu/adder/a[7]_b[7]_div_7/N315
                                                       alu/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_15_OUT_Madd_Madd_xor<7>
    SLICE_X8Y28.B3       net (fanout=3)        0.961   alu/adder/a[7]_b[7]_div_7/GND_10_o_b[7]_add_15_OUT[6]
    SLICE_X8Y28.B        Tilo                  0.254   alu/adder/a[7]_b[7]_div_7/N40
                                                       alu/adder/a[7]_b[7]_div_7/o<0>2_SW0
    SLICE_X8Y28.D1       net (fanout=2)        0.605   alu/adder/a[7]_b[7]_div_7/N40
    SLICE_X8Y28.CMUX     Topdc                 0.456   alu/adder/a[7]_b[7]_div_7/N40
                                                       alu/adder/a[7]_b[7]_div_7/o<0>1_SW1_F
                                                       alu/adder/a[7]_b[7]_div_7/o<0>1_SW1
    SLICE_X8Y27.A5       net (fanout=1)        0.455   alu/adder/a[7]_b[7]_div_7/N267
    SLICE_X8Y27.A        Tilo                  0.254   alu/adder/a[7]_b[7]_div_7/N209
                                                       alu/adder/a[7]_b[7]_div_7/o<0>2
    DSP48_X0Y6.B0        net (fanout=1)        0.613   alu/adder/a[7]_b[7]_div_7_OUT[0]
    DSP48_X0Y6.M0        Tdspdo_B_M            3.894   alu/adder/Mmult_n0035
                                                       alu/adder/Mmult_n0035
    SLICE_X6Y24.A3       net (fanout=1)        0.746   alu/adder/n0035[0]
    SLICE_X6Y24.AMUX     Topaa                 0.449   alu/adder/Mmux_sum3_rs_cy[3]
                                                       alu/adder/Mmux_sum3_rs_lut<0>
                                                       alu/adder/Mmux_sum3_rs_cy<3>
    SLICE_X5Y27.A4       net (fanout=4)        0.801   M_adder_sum_output[0]
    SLICE_X5Y27.A        Tilo                  0.259   N274
                                                       alu/Mmux_alu_output28
    SLICE_X3Y27.C4       net (fanout=23)       0.809   M_alu_alu_output[0]
    SLICE_X3Y27.C        Tilo                  0.259   N115
                                                       M_state_q_FSM_FFd4-In2111_SW0
    SLICE_X2Y26.C5       net (fanout=1)        0.410   N115
    SLICE_X2Y26.C        Tilo                  0.235   alu/Mmux_alu_output9
                                                       M_state_q_FSM_FFd5-In12
    SLICE_X2Y26.B4       net (fanout=1)        0.303   M_state_q_FSM_FFd5-In13
    SLICE_X2Y26.B        Tilo                  0.235   alu/Mmux_alu_output9
                                                       M_state_q_FSM_FFd5-In13
    SLICE_X5Y29.A3       net (fanout=1)        1.025   M_state_q_FSM_FFd5-In14
    SLICE_X5Y29.A        Tilo                  0.259   alu/adder/a[7]_b[7]_div_7/a[4]_GND_10_o_MUX_339_o
                                                       M_state_q_FSM_FFd5-In16
    SLICE_X11Y30.CX      net (fanout=3)        1.002   M_state_q_FSM_FFd5-In
    SLICE_X11Y30.CLK     Tdick                 0.114   M_state_q_FSM_FFd5_2
                                                       M_state_q_FSM_FFd5_2
    -------------------------------------------------  ---------------------------
    Total                                     23.856ns (9.125ns logic, 14.731ns route)
                                                       (38.3% logic, 61.7% route)

--------------------------------------------------------------------------------
Slack:                  -3.901ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd5_2 (FF)
  Destination:          M_state_q_FSM_FFd5_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      23.866ns (Levels of Logic = 17)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd5_2 to M_state_q_FSM_FFd5_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y30.CQ      Tcko                  0.430   M_state_q_FSM_FFd5_2
                                                       M_state_q_FSM_FFd5_2
    SLICE_X10Y33.B3      net (fanout=13)       1.098   M_state_q_FSM_FFd5_2
    SLICE_X10Y33.B       Tilo                  0.235   M_state_q_FSM_FFd3_3
                                                       alu/adder/a[7]_b[7]_div_7/o<5>12_SW2
    SLICE_X10Y29.C6      net (fanout=8)        0.866   alu/adder/a[7]_b[7]_div_7/N286
    SLICE_X10Y29.CMUX    Tilo                  0.403   M_state_q_FSM_FFd3_1
                                                       alu/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_9_OUT_Madd_Madd_lut<5>1_SW2_G
                                                       alu/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_9_OUT_Madd_Madd_lut<5>1_SW2
    SLICE_X12Y32.A6      net (fanout=1)        1.008   alu/adder/a[7]_b[7]_div_7/N436
    SLICE_X12Y32.A       Tilo                  0.254   alu/adder/a[7]_b[7]_div_7_OUT[6]
                                                       alu/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_11_OUT_Madd_Madd_cy<5>11_SW1
    SLICE_X7Y32.B3       net (fanout=1)        1.232   alu/adder/a[7]_b[7]_div_7/N262
    SLICE_X7Y32.B        Tilo                  0.259   alu/adder/a[7]_b[7]_div_7/N321
                                                       alu/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_11_OUT_Madd_Madd_cy<5>11
    SLICE_X8Y33.B5       net (fanout=13)       0.766   alu/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_11_OUT_Madd_Madd_cy[5]
    SLICE_X8Y33.B        Tilo                  0.254   alu/adder/a[7]_b[7]_div_7/N502
                                                       alu/adder/a[7]_b[7]_div_7/o<2>24_SW10
    SLICE_X3Y32.B4       net (fanout=1)        1.118   alu/adder/a[7]_b[7]_div_7/N303
    SLICE_X3Y32.B        Tilo                  0.259   alu/adder/a[7]_b[7]_div_7/N498
                                                       alu/adder/a[7]_b[7]_div_7/Mmux_a[0]_GND_10_o_MUX_343_o151
    SLICE_X6Y30.AX       net (fanout=1)        1.082   alu/adder/a[7]_b[7]_div_7/a[5]_GND_10_o_MUX_338_o
    SLICE_X6Y30.BMUX     Taxb                  0.310   alu/adder/a[7]_b[7]_div_7/N315
                                                       alu/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_15_OUT_Madd_Madd_xor<7>
    SLICE_X8Y28.B3       net (fanout=3)        0.961   alu/adder/a[7]_b[7]_div_7/GND_10_o_b[7]_add_15_OUT[6]
    SLICE_X8Y28.B        Tilo                  0.254   alu/adder/a[7]_b[7]_div_7/N40
                                                       alu/adder/a[7]_b[7]_div_7/o<0>2_SW0
    SLICE_X8Y28.D1       net (fanout=2)        0.605   alu/adder/a[7]_b[7]_div_7/N40
    SLICE_X8Y28.CMUX     Topdc                 0.456   alu/adder/a[7]_b[7]_div_7/N40
                                                       alu/adder/a[7]_b[7]_div_7/o<0>1_SW1_F
                                                       alu/adder/a[7]_b[7]_div_7/o<0>1_SW1
    SLICE_X8Y27.A5       net (fanout=1)        0.455   alu/adder/a[7]_b[7]_div_7/N267
    SLICE_X8Y27.A        Tilo                  0.254   alu/adder/a[7]_b[7]_div_7/N209
                                                       alu/adder/a[7]_b[7]_div_7/o<0>2
    DSP48_X0Y6.B0        net (fanout=1)        0.613   alu/adder/a[7]_b[7]_div_7_OUT[0]
    DSP48_X0Y6.M0        Tdspdo_B_M            3.894   alu/adder/Mmult_n0035
                                                       alu/adder/Mmult_n0035
    SLICE_X6Y24.A3       net (fanout=1)        0.746   alu/adder/n0035[0]
    SLICE_X6Y24.BMUX     Topab                 0.519   alu/adder/Mmux_sum3_rs_cy[3]
                                                       alu/adder/Mmux_sum3_rs_lut<0>
                                                       alu/adder/Mmux_sum3_rs_cy<3>
    SLICE_X5Y24.A6       net (fanout=7)        0.431   M_adder_sum_output[1]
    SLICE_X5Y24.A        Tilo                  0.259   N202
                                                       alu/Mmux_alu_output36
    SLICE_X3Y27.C5       net (fanout=12)       1.003   M_alu_alu_output[1]
    SLICE_X3Y27.C        Tilo                  0.259   N115
                                                       M_state_q_FSM_FFd4-In2111_SW0
    SLICE_X2Y26.C5       net (fanout=1)        0.410   N115
    SLICE_X2Y26.C        Tilo                  0.235   alu/Mmux_alu_output9
                                                       M_state_q_FSM_FFd5-In12
    SLICE_X2Y26.B4       net (fanout=1)        0.303   M_state_q_FSM_FFd5-In13
    SLICE_X2Y26.B        Tilo                  0.235   alu/Mmux_alu_output9
                                                       M_state_q_FSM_FFd5-In13
    SLICE_X5Y29.A3       net (fanout=1)        1.025   M_state_q_FSM_FFd5-In14
    SLICE_X5Y29.A        Tilo                  0.259   alu/adder/a[7]_b[7]_div_7/a[4]_GND_10_o_MUX_339_o
                                                       M_state_q_FSM_FFd5-In16
    SLICE_X11Y30.CX      net (fanout=3)        1.002   M_state_q_FSM_FFd5-In
    SLICE_X11Y30.CLK     Tdick                 0.114   M_state_q_FSM_FFd5_2
                                                       M_state_q_FSM_FFd5_2
    -------------------------------------------------  ---------------------------
    Total                                     23.866ns (9.142ns logic, 14.724ns route)
                                                       (38.3% logic, 61.7% route)

--------------------------------------------------------------------------------
Slack:                  -3.900ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd5_2 (FF)
  Destination:          M_state_q_FSM_FFd5_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      23.850ns (Levels of Logic = 17)
  Clock Path Skew:      -0.015ns (0.326 - 0.341)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd5_2 to M_state_q_FSM_FFd5_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y30.CQ      Tcko                  0.430   M_state_q_FSM_FFd5_2
                                                       M_state_q_FSM_FFd5_2
    SLICE_X10Y33.B3      net (fanout=13)       1.098   M_state_q_FSM_FFd5_2
    SLICE_X10Y33.B       Tilo                  0.235   M_state_q_FSM_FFd3_3
                                                       alu/adder/a[7]_b[7]_div_7/o<5>12_SW2
    SLICE_X10Y29.C6      net (fanout=8)        0.866   alu/adder/a[7]_b[7]_div_7/N286
    SLICE_X10Y29.CMUX    Tilo                  0.403   M_state_q_FSM_FFd3_1
                                                       alu/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_9_OUT_Madd_Madd_lut<5>1_SW2_G
                                                       alu/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_9_OUT_Madd_Madd_lut<5>1_SW2
    SLICE_X12Y32.A6      net (fanout=1)        1.008   alu/adder/a[7]_b[7]_div_7/N436
    SLICE_X12Y32.A       Tilo                  0.254   alu/adder/a[7]_b[7]_div_7_OUT[6]
                                                       alu/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_11_OUT_Madd_Madd_cy<5>11_SW1
    SLICE_X7Y32.B3       net (fanout=1)        1.232   alu/adder/a[7]_b[7]_div_7/N262
    SLICE_X7Y32.B        Tilo                  0.259   alu/adder/a[7]_b[7]_div_7/N321
                                                       alu/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_11_OUT_Madd_Madd_cy<5>11
    SLICE_X8Y33.B5       net (fanout=13)       0.766   alu/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_11_OUT_Madd_Madd_cy[5]
    SLICE_X8Y33.B        Tilo                  0.254   alu/adder/a[7]_b[7]_div_7/N502
                                                       alu/adder/a[7]_b[7]_div_7/o<2>24_SW10
    SLICE_X3Y32.B4       net (fanout=1)        1.118   alu/adder/a[7]_b[7]_div_7/N303
    SLICE_X3Y32.B        Tilo                  0.259   alu/adder/a[7]_b[7]_div_7/N498
                                                       alu/adder/a[7]_b[7]_div_7/Mmux_a[0]_GND_10_o_MUX_343_o151
    SLICE_X6Y30.AX       net (fanout=1)        1.082   alu/adder/a[7]_b[7]_div_7/a[5]_GND_10_o_MUX_338_o
    SLICE_X6Y30.BMUX     Taxb                  0.310   alu/adder/a[7]_b[7]_div_7/N315
                                                       alu/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_15_OUT_Madd_Madd_xor<7>
    SLICE_X8Y28.B3       net (fanout=3)        0.961   alu/adder/a[7]_b[7]_div_7/GND_10_o_b[7]_add_15_OUT[6]
    SLICE_X8Y28.B        Tilo                  0.254   alu/adder/a[7]_b[7]_div_7/N40
                                                       alu/adder/a[7]_b[7]_div_7/o<0>2_SW0
    SLICE_X8Y28.D1       net (fanout=2)        0.605   alu/adder/a[7]_b[7]_div_7/N40
    SLICE_X8Y28.CMUX     Topdc                 0.456   alu/adder/a[7]_b[7]_div_7/N40
                                                       alu/adder/a[7]_b[7]_div_7/o<0>1_SW1_F
                                                       alu/adder/a[7]_b[7]_div_7/o<0>1_SW1
    SLICE_X8Y27.A5       net (fanout=1)        0.455   alu/adder/a[7]_b[7]_div_7/N267
    SLICE_X8Y27.A        Tilo                  0.254   alu/adder/a[7]_b[7]_div_7/N209
                                                       alu/adder/a[7]_b[7]_div_7/o<0>2
    DSP48_X0Y6.B0        net (fanout=1)        0.613   alu/adder/a[7]_b[7]_div_7_OUT[0]
    DSP48_X0Y6.M0        Tdspdo_B_M            3.894   alu/adder/Mmult_n0035
                                                       alu/adder/Mmult_n0035
    SLICE_X6Y24.A3       net (fanout=1)        0.746   alu/adder/n0035[0]
    SLICE_X6Y24.BMUX     Topab                 0.519   alu/adder/Mmux_sum3_rs_cy[3]
                                                       alu/adder/Mmux_sum3_rs_lut<0>
                                                       alu/adder/Mmux_sum3_rs_cy<3>
    SLICE_X5Y24.A6       net (fanout=7)        0.431   M_adder_sum_output[1]
    SLICE_X5Y24.A        Tilo                  0.259   N202
                                                       alu/Mmux_alu_output36
    SLICE_X3Y27.C5       net (fanout=12)       1.003   M_alu_alu_output[1]
    SLICE_X3Y27.C        Tilo                  0.259   N115
                                                       M_state_q_FSM_FFd4-In2111_SW0
    SLICE_X2Y26.C5       net (fanout=1)        0.410   N115
    SLICE_X2Y26.C        Tilo                  0.235   alu/Mmux_alu_output9
                                                       M_state_q_FSM_FFd5-In12
    SLICE_X2Y26.B4       net (fanout=1)        0.303   M_state_q_FSM_FFd5-In13
    SLICE_X2Y26.B        Tilo                  0.235   alu/Mmux_alu_output9
                                                       M_state_q_FSM_FFd5-In13
    SLICE_X5Y29.A3       net (fanout=1)        1.025   M_state_q_FSM_FFd5-In14
    SLICE_X5Y29.A        Tilo                  0.259   alu/adder/a[7]_b[7]_div_7/a[4]_GND_10_o_MUX_339_o
                                                       M_state_q_FSM_FFd5-In16
    SLICE_X9Y31.AX       net (fanout=3)        0.986   M_state_q_FSM_FFd5-In
    SLICE_X9Y31.CLK      Tdick                 0.114   M_state_q_FSM_FFd4_2
                                                       M_state_q_FSM_FFd5_1
    -------------------------------------------------  ---------------------------
    Total                                     23.850ns (9.142ns logic, 14.708ns route)
                                                       (38.3% logic, 61.7% route)

--------------------------------------------------------------------------------
Slack:                  -3.900ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd5_2 (FF)
  Destination:          M_state_q_FSM_FFd5_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      23.865ns (Levels of Logic = 17)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd5_2 to M_state_q_FSM_FFd5_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y30.CQ      Tcko                  0.430   M_state_q_FSM_FFd5_2
                                                       M_state_q_FSM_FFd5_2
    SLICE_X10Y33.B3      net (fanout=13)       1.098   M_state_q_FSM_FFd5_2
    SLICE_X10Y33.B       Tilo                  0.235   M_state_q_FSM_FFd3_3
                                                       alu/adder/a[7]_b[7]_div_7/o<5>12_SW2
    SLICE_X10Y30.D4      net (fanout=8)        0.734   alu/adder/a[7]_b[7]_div_7/N286
    SLICE_X10Y30.CMUX    Topdc                 0.402   alu/adder/a[7]_b[7]_div_7/a[7]_GND_10_o_MUX_270_o
                                                       alu/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_9_OUT_Madd_Madd_lut<5>1_SW3_F
                                                       alu/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_9_OUT_Madd_Madd_lut<5>1_SW3
    SLICE_X12Y32.A4      net (fanout=1)        1.034   alu/adder/a[7]_b[7]_div_7/N437
    SLICE_X12Y32.A       Tilo                  0.254   alu/adder/a[7]_b[7]_div_7_OUT[6]
                                                       alu/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_11_OUT_Madd_Madd_cy<5>11_SW1
    SLICE_X7Y32.B3       net (fanout=1)        1.232   alu/adder/a[7]_b[7]_div_7/N262
    SLICE_X7Y32.B        Tilo                  0.259   alu/adder/a[7]_b[7]_div_7/N321
                                                       alu/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_11_OUT_Madd_Madd_cy<5>11
    SLICE_X8Y33.B5       net (fanout=13)       0.766   alu/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_11_OUT_Madd_Madd_cy[5]
    SLICE_X8Y33.B        Tilo                  0.254   alu/adder/a[7]_b[7]_div_7/N502
                                                       alu/adder/a[7]_b[7]_div_7/o<2>24_SW10
    SLICE_X3Y32.B4       net (fanout=1)        1.118   alu/adder/a[7]_b[7]_div_7/N303
    SLICE_X3Y32.B        Tilo                  0.259   alu/adder/a[7]_b[7]_div_7/N498
                                                       alu/adder/a[7]_b[7]_div_7/Mmux_a[0]_GND_10_o_MUX_343_o151
    SLICE_X6Y30.AX       net (fanout=1)        1.082   alu/adder/a[7]_b[7]_div_7/a[5]_GND_10_o_MUX_338_o
    SLICE_X6Y30.BMUX     Taxb                  0.310   alu/adder/a[7]_b[7]_div_7/N315
                                                       alu/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_15_OUT_Madd_Madd_xor<7>
    SLICE_X8Y28.B3       net (fanout=3)        0.961   alu/adder/a[7]_b[7]_div_7/GND_10_o_b[7]_add_15_OUT[6]
    SLICE_X8Y28.B        Tilo                  0.254   alu/adder/a[7]_b[7]_div_7/N40
                                                       alu/adder/a[7]_b[7]_div_7/o<0>2_SW0
    SLICE_X8Y28.D1       net (fanout=2)        0.605   alu/adder/a[7]_b[7]_div_7/N40
    SLICE_X8Y28.CMUX     Topdc                 0.456   alu/adder/a[7]_b[7]_div_7/N40
                                                       alu/adder/a[7]_b[7]_div_7/o<0>1_SW1_F
                                                       alu/adder/a[7]_b[7]_div_7/o<0>1_SW1
    SLICE_X8Y27.A5       net (fanout=1)        0.455   alu/adder/a[7]_b[7]_div_7/N267
    SLICE_X8Y27.A        Tilo                  0.254   alu/adder/a[7]_b[7]_div_7/N209
                                                       alu/adder/a[7]_b[7]_div_7/o<0>2
    DSP48_X0Y6.B0        net (fanout=1)        0.613   alu/adder/a[7]_b[7]_div_7_OUT[0]
    DSP48_X0Y6.M0        Tdspdo_B_M            3.894   alu/adder/Mmult_n0035
                                                       alu/adder/Mmult_n0035
    SLICE_X6Y24.A3       net (fanout=1)        0.746   alu/adder/n0035[0]
    SLICE_X6Y24.AMUX     Topaa                 0.449   alu/adder/Mmux_sum3_rs_cy[3]
                                                       alu/adder/Mmux_sum3_rs_lut<0>
                                                       alu/adder/Mmux_sum3_rs_cy<3>
    SLICE_X5Y27.A4       net (fanout=4)        0.801   M_adder_sum_output[0]
    SLICE_X5Y27.A        Tilo                  0.259   N274
                                                       alu/Mmux_alu_output28
    SLICE_X3Y27.C4       net (fanout=23)       0.809   M_alu_alu_output[0]
    SLICE_X3Y27.C        Tilo                  0.259   N115
                                                       M_state_q_FSM_FFd4-In2111_SW0
    SLICE_X2Y26.C5       net (fanout=1)        0.410   N115
    SLICE_X2Y26.C        Tilo                  0.235   alu/Mmux_alu_output9
                                                       M_state_q_FSM_FFd5-In12
    SLICE_X2Y26.B4       net (fanout=1)        0.303   M_state_q_FSM_FFd5-In13
    SLICE_X2Y26.B        Tilo                  0.235   alu/Mmux_alu_output9
                                                       M_state_q_FSM_FFd5-In13
    SLICE_X5Y29.A3       net (fanout=1)        1.025   M_state_q_FSM_FFd5-In14
    SLICE_X5Y29.A        Tilo                  0.259   alu/adder/a[7]_b[7]_div_7/a[4]_GND_10_o_MUX_339_o
                                                       M_state_q_FSM_FFd5-In16
    SLICE_X11Y30.CX      net (fanout=3)        1.002   M_state_q_FSM_FFd5-In
    SLICE_X11Y30.CLK     Tdick                 0.114   M_state_q_FSM_FFd5_2
                                                       M_state_q_FSM_FFd5_2
    -------------------------------------------------  ---------------------------
    Total                                     23.865ns (9.071ns logic, 14.794ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------
Slack:                  -3.899ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd5_2 (FF)
  Destination:          M_state_q_FSM_FFd5_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      23.849ns (Levels of Logic = 17)
  Clock Path Skew:      -0.015ns (0.326 - 0.341)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd5_2 to M_state_q_FSM_FFd5_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y30.CQ      Tcko                  0.430   M_state_q_FSM_FFd5_2
                                                       M_state_q_FSM_FFd5_2
    SLICE_X10Y33.B3      net (fanout=13)       1.098   M_state_q_FSM_FFd5_2
    SLICE_X10Y33.B       Tilo                  0.235   M_state_q_FSM_FFd3_3
                                                       alu/adder/a[7]_b[7]_div_7/o<5>12_SW2
    SLICE_X10Y30.D4      net (fanout=8)        0.734   alu/adder/a[7]_b[7]_div_7/N286
    SLICE_X10Y30.CMUX    Topdc                 0.402   alu/adder/a[7]_b[7]_div_7/a[7]_GND_10_o_MUX_270_o
                                                       alu/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_9_OUT_Madd_Madd_lut<5>1_SW3_F
                                                       alu/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_9_OUT_Madd_Madd_lut<5>1_SW3
    SLICE_X12Y32.A4      net (fanout=1)        1.034   alu/adder/a[7]_b[7]_div_7/N437
    SLICE_X12Y32.A       Tilo                  0.254   alu/adder/a[7]_b[7]_div_7_OUT[6]
                                                       alu/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_11_OUT_Madd_Madd_cy<5>11_SW1
    SLICE_X7Y32.B3       net (fanout=1)        1.232   alu/adder/a[7]_b[7]_div_7/N262
    SLICE_X7Y32.B        Tilo                  0.259   alu/adder/a[7]_b[7]_div_7/N321
                                                       alu/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_11_OUT_Madd_Madd_cy<5>11
    SLICE_X8Y33.B5       net (fanout=13)       0.766   alu/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_11_OUT_Madd_Madd_cy[5]
    SLICE_X8Y33.B        Tilo                  0.254   alu/adder/a[7]_b[7]_div_7/N502
                                                       alu/adder/a[7]_b[7]_div_7/o<2>24_SW10
    SLICE_X3Y32.B4       net (fanout=1)        1.118   alu/adder/a[7]_b[7]_div_7/N303
    SLICE_X3Y32.B        Tilo                  0.259   alu/adder/a[7]_b[7]_div_7/N498
                                                       alu/adder/a[7]_b[7]_div_7/Mmux_a[0]_GND_10_o_MUX_343_o151
    SLICE_X6Y30.AX       net (fanout=1)        1.082   alu/adder/a[7]_b[7]_div_7/a[5]_GND_10_o_MUX_338_o
    SLICE_X6Y30.BMUX     Taxb                  0.310   alu/adder/a[7]_b[7]_div_7/N315
                                                       alu/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_15_OUT_Madd_Madd_xor<7>
    SLICE_X8Y28.B3       net (fanout=3)        0.961   alu/adder/a[7]_b[7]_div_7/GND_10_o_b[7]_add_15_OUT[6]
    SLICE_X8Y28.B        Tilo                  0.254   alu/adder/a[7]_b[7]_div_7/N40
                                                       alu/adder/a[7]_b[7]_div_7/o<0>2_SW0
    SLICE_X8Y28.D1       net (fanout=2)        0.605   alu/adder/a[7]_b[7]_div_7/N40
    SLICE_X8Y28.CMUX     Topdc                 0.456   alu/adder/a[7]_b[7]_div_7/N40
                                                       alu/adder/a[7]_b[7]_div_7/o<0>1_SW1_F
                                                       alu/adder/a[7]_b[7]_div_7/o<0>1_SW1
    SLICE_X8Y27.A5       net (fanout=1)        0.455   alu/adder/a[7]_b[7]_div_7/N267
    SLICE_X8Y27.A        Tilo                  0.254   alu/adder/a[7]_b[7]_div_7/N209
                                                       alu/adder/a[7]_b[7]_div_7/o<0>2
    DSP48_X0Y6.B0        net (fanout=1)        0.613   alu/adder/a[7]_b[7]_div_7_OUT[0]
    DSP48_X0Y6.M0        Tdspdo_B_M            3.894   alu/adder/Mmult_n0035
                                                       alu/adder/Mmult_n0035
    SLICE_X6Y24.A3       net (fanout=1)        0.746   alu/adder/n0035[0]
    SLICE_X6Y24.AMUX     Topaa                 0.449   alu/adder/Mmux_sum3_rs_cy[3]
                                                       alu/adder/Mmux_sum3_rs_lut<0>
                                                       alu/adder/Mmux_sum3_rs_cy<3>
    SLICE_X5Y27.A4       net (fanout=4)        0.801   M_adder_sum_output[0]
    SLICE_X5Y27.A        Tilo                  0.259   N274
                                                       alu/Mmux_alu_output28
    SLICE_X3Y27.C4       net (fanout=23)       0.809   M_alu_alu_output[0]
    SLICE_X3Y27.C        Tilo                  0.259   N115
                                                       M_state_q_FSM_FFd4-In2111_SW0
    SLICE_X2Y26.C5       net (fanout=1)        0.410   N115
    SLICE_X2Y26.C        Tilo                  0.235   alu/Mmux_alu_output9
                                                       M_state_q_FSM_FFd5-In12
    SLICE_X2Y26.B4       net (fanout=1)        0.303   M_state_q_FSM_FFd5-In13
    SLICE_X2Y26.B        Tilo                  0.235   alu/Mmux_alu_output9
                                                       M_state_q_FSM_FFd5-In13
    SLICE_X5Y29.A3       net (fanout=1)        1.025   M_state_q_FSM_FFd5-In14
    SLICE_X5Y29.A        Tilo                  0.259   alu/adder/a[7]_b[7]_div_7/a[4]_GND_10_o_MUX_339_o
                                                       M_state_q_FSM_FFd5-In16
    SLICE_X9Y31.AX       net (fanout=3)        0.986   M_state_q_FSM_FFd5-In
    SLICE_X9Y31.CLK      Tdick                 0.114   M_state_q_FSM_FFd4_2
                                                       M_state_q_FSM_FFd5_1
    -------------------------------------------------  ---------------------------
    Total                                     23.849ns (9.071ns logic, 14.778ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------
Slack:                  -3.895ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd5_2 (FF)
  Destination:          M_state_q_FSM_FFd5_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      23.860ns (Levels of Logic = 17)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd5_2 to M_state_q_FSM_FFd5_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y30.CQ      Tcko                  0.430   M_state_q_FSM_FFd5_2
                                                       M_state_q_FSM_FFd5_2
    SLICE_X10Y33.B3      net (fanout=13)       1.098   M_state_q_FSM_FFd5_2
    SLICE_X10Y33.B       Tilo                  0.235   M_state_q_FSM_FFd3_3
                                                       alu/adder/a[7]_b[7]_div_7/o<5>12_SW2
    SLICE_X10Y29.C6      net (fanout=8)        0.866   alu/adder/a[7]_b[7]_div_7/N286
    SLICE_X10Y29.CMUX    Tilo                  0.403   M_state_q_FSM_FFd3_1
                                                       alu/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_9_OUT_Madd_Madd_lut<5>1_SW2_G
                                                       alu/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_9_OUT_Madd_Madd_lut<5>1_SW2
    SLICE_X12Y32.A6      net (fanout=1)        1.008   alu/adder/a[7]_b[7]_div_7/N436
    SLICE_X12Y32.A       Tilo                  0.254   alu/adder/a[7]_b[7]_div_7_OUT[6]
                                                       alu/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_11_OUT_Madd_Madd_cy<5>11_SW1
    SLICE_X7Y32.B3       net (fanout=1)        1.232   alu/adder/a[7]_b[7]_div_7/N262
    SLICE_X7Y32.B        Tilo                  0.259   alu/adder/a[7]_b[7]_div_7/N321
                                                       alu/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_11_OUT_Madd_Madd_cy<5>11
    SLICE_X8Y33.B5       net (fanout=13)       0.766   alu/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_11_OUT_Madd_Madd_cy[5]
    SLICE_X8Y33.B        Tilo                  0.254   alu/adder/a[7]_b[7]_div_7/N502
                                                       alu/adder/a[7]_b[7]_div_7/o<2>24_SW10
    SLICE_X3Y32.B4       net (fanout=1)        1.118   alu/adder/a[7]_b[7]_div_7/N303
    SLICE_X3Y32.B        Tilo                  0.259   alu/adder/a[7]_b[7]_div_7/N498
                                                       alu/adder/a[7]_b[7]_div_7/Mmux_a[0]_GND_10_o_MUX_343_o151
    SLICE_X6Y30.AX       net (fanout=1)        1.082   alu/adder/a[7]_b[7]_div_7/a[5]_GND_10_o_MUX_338_o
    SLICE_X6Y30.BMUX     Taxb                  0.310   alu/adder/a[7]_b[7]_div_7/N315
                                                       alu/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_15_OUT_Madd_Madd_xor<7>
    SLICE_X8Y28.B3       net (fanout=3)        0.961   alu/adder/a[7]_b[7]_div_7/GND_10_o_b[7]_add_15_OUT[6]
    SLICE_X8Y28.B        Tilo                  0.254   alu/adder/a[7]_b[7]_div_7/N40
                                                       alu/adder/a[7]_b[7]_div_7/o<0>2_SW0
    SLICE_X10Y28.C3      net (fanout=2)        0.598   alu/adder/a[7]_b[7]_div_7/N40
    SLICE_X10Y28.CMUX    Tilo                  0.403   alu/adder/a[7]_b[7]_div_7/o<0>4
                                                       alu/adder/a[7]_b[7]_div_7/o<0>1_SW0_G
                                                       alu/adder/a[7]_b[7]_div_7/o<0>1_SW0
    SLICE_X8Y27.A6       net (fanout=1)        0.403   alu/adder/a[7]_b[7]_div_7/N266
    SLICE_X8Y27.A        Tilo                  0.254   alu/adder/a[7]_b[7]_div_7/N209
                                                       alu/adder/a[7]_b[7]_div_7/o<0>2
    DSP48_X0Y6.B0        net (fanout=1)        0.613   alu/adder/a[7]_b[7]_div_7_OUT[0]
    DSP48_X0Y6.M0        Tdspdo_B_M            3.894   alu/adder/Mmult_n0035
                                                       alu/adder/Mmult_n0035
    SLICE_X6Y24.A3       net (fanout=1)        0.746   alu/adder/n0035[0]
    SLICE_X6Y24.AMUX     Topaa                 0.449   alu/adder/Mmux_sum3_rs_cy[3]
                                                       alu/adder/Mmux_sum3_rs_lut<0>
                                                       alu/adder/Mmux_sum3_rs_cy<3>
    SLICE_X5Y27.A4       net (fanout=4)        0.801   M_adder_sum_output[0]
    SLICE_X5Y27.A        Tilo                  0.259   N274
                                                       alu/Mmux_alu_output28
    SLICE_X3Y27.C4       net (fanout=23)       0.809   M_alu_alu_output[0]
    SLICE_X3Y27.C        Tilo                  0.259   N115
                                                       M_state_q_FSM_FFd4-In2111_SW0
    SLICE_X2Y26.C5       net (fanout=1)        0.410   N115
    SLICE_X2Y26.C        Tilo                  0.235   alu/Mmux_alu_output9
                                                       M_state_q_FSM_FFd5-In12
    SLICE_X2Y26.B4       net (fanout=1)        0.303   M_state_q_FSM_FFd5-In13
    SLICE_X2Y26.B        Tilo                  0.235   alu/Mmux_alu_output9
                                                       M_state_q_FSM_FFd5-In13
    SLICE_X5Y29.A3       net (fanout=1)        1.025   M_state_q_FSM_FFd5-In14
    SLICE_X5Y29.A        Tilo                  0.259   alu/adder/a[7]_b[7]_div_7/a[4]_GND_10_o_MUX_339_o
                                                       M_state_q_FSM_FFd5-In16
    SLICE_X11Y30.CX      net (fanout=3)        1.002   M_state_q_FSM_FFd5-In
    SLICE_X11Y30.CLK     Tdick                 0.114   M_state_q_FSM_FFd5_2
                                                       M_state_q_FSM_FFd5_2
    -------------------------------------------------  ---------------------------
    Total                                     23.860ns (9.019ns logic, 14.841ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------
Slack:                  -3.894ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd5_2 (FF)
  Destination:          M_state_q_FSM_FFd5_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      23.844ns (Levels of Logic = 17)
  Clock Path Skew:      -0.015ns (0.326 - 0.341)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd5_2 to M_state_q_FSM_FFd5_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y30.CQ      Tcko                  0.430   M_state_q_FSM_FFd5_2
                                                       M_state_q_FSM_FFd5_2
    SLICE_X10Y33.B3      net (fanout=13)       1.098   M_state_q_FSM_FFd5_2
    SLICE_X10Y33.B       Tilo                  0.235   M_state_q_FSM_FFd3_3
                                                       alu/adder/a[7]_b[7]_div_7/o<5>12_SW2
    SLICE_X10Y29.C6      net (fanout=8)        0.866   alu/adder/a[7]_b[7]_div_7/N286
    SLICE_X10Y29.CMUX    Tilo                  0.403   M_state_q_FSM_FFd3_1
                                                       alu/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_9_OUT_Madd_Madd_lut<5>1_SW2_G
                                                       alu/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_9_OUT_Madd_Madd_lut<5>1_SW2
    SLICE_X12Y32.A6      net (fanout=1)        1.008   alu/adder/a[7]_b[7]_div_7/N436
    SLICE_X12Y32.A       Tilo                  0.254   alu/adder/a[7]_b[7]_div_7_OUT[6]
                                                       alu/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_11_OUT_Madd_Madd_cy<5>11_SW1
    SLICE_X7Y32.B3       net (fanout=1)        1.232   alu/adder/a[7]_b[7]_div_7/N262
    SLICE_X7Y32.B        Tilo                  0.259   alu/adder/a[7]_b[7]_div_7/N321
                                                       alu/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_11_OUT_Madd_Madd_cy<5>11
    SLICE_X8Y33.B5       net (fanout=13)       0.766   alu/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_11_OUT_Madd_Madd_cy[5]
    SLICE_X8Y33.B        Tilo                  0.254   alu/adder/a[7]_b[7]_div_7/N502
                                                       alu/adder/a[7]_b[7]_div_7/o<2>24_SW10
    SLICE_X3Y32.B4       net (fanout=1)        1.118   alu/adder/a[7]_b[7]_div_7/N303
    SLICE_X3Y32.B        Tilo                  0.259   alu/adder/a[7]_b[7]_div_7/N498
                                                       alu/adder/a[7]_b[7]_div_7/Mmux_a[0]_GND_10_o_MUX_343_o151
    SLICE_X6Y30.AX       net (fanout=1)        1.082   alu/adder/a[7]_b[7]_div_7/a[5]_GND_10_o_MUX_338_o
    SLICE_X6Y30.BMUX     Taxb                  0.310   alu/adder/a[7]_b[7]_div_7/N315
                                                       alu/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_15_OUT_Madd_Madd_xor<7>
    SLICE_X8Y28.B3       net (fanout=3)        0.961   alu/adder/a[7]_b[7]_div_7/GND_10_o_b[7]_add_15_OUT[6]
    SLICE_X8Y28.B        Tilo                  0.254   alu/adder/a[7]_b[7]_div_7/N40
                                                       alu/adder/a[7]_b[7]_div_7/o<0>2_SW0
    SLICE_X10Y28.C3      net (fanout=2)        0.598   alu/adder/a[7]_b[7]_div_7/N40
    SLICE_X10Y28.CMUX    Tilo                  0.403   alu/adder/a[7]_b[7]_div_7/o<0>4
                                                       alu/adder/a[7]_b[7]_div_7/o<0>1_SW0_G
                                                       alu/adder/a[7]_b[7]_div_7/o<0>1_SW0
    SLICE_X8Y27.A6       net (fanout=1)        0.403   alu/adder/a[7]_b[7]_div_7/N266
    SLICE_X8Y27.A        Tilo                  0.254   alu/adder/a[7]_b[7]_div_7/N209
                                                       alu/adder/a[7]_b[7]_div_7/o<0>2
    DSP48_X0Y6.B0        net (fanout=1)        0.613   alu/adder/a[7]_b[7]_div_7_OUT[0]
    DSP48_X0Y6.M0        Tdspdo_B_M            3.894   alu/adder/Mmult_n0035
                                                       alu/adder/Mmult_n0035
    SLICE_X6Y24.A3       net (fanout=1)        0.746   alu/adder/n0035[0]
    SLICE_X6Y24.AMUX     Topaa                 0.449   alu/adder/Mmux_sum3_rs_cy[3]
                                                       alu/adder/Mmux_sum3_rs_lut<0>
                                                       alu/adder/Mmux_sum3_rs_cy<3>
    SLICE_X5Y27.A4       net (fanout=4)        0.801   M_adder_sum_output[0]
    SLICE_X5Y27.A        Tilo                  0.259   N274
                                                       alu/Mmux_alu_output28
    SLICE_X3Y27.C4       net (fanout=23)       0.809   M_alu_alu_output[0]
    SLICE_X3Y27.C        Tilo                  0.259   N115
                                                       M_state_q_FSM_FFd4-In2111_SW0
    SLICE_X2Y26.C5       net (fanout=1)        0.410   N115
    SLICE_X2Y26.C        Tilo                  0.235   alu/Mmux_alu_output9
                                                       M_state_q_FSM_FFd5-In12
    SLICE_X2Y26.B4       net (fanout=1)        0.303   M_state_q_FSM_FFd5-In13
    SLICE_X2Y26.B        Tilo                  0.235   alu/Mmux_alu_output9
                                                       M_state_q_FSM_FFd5-In13
    SLICE_X5Y29.A3       net (fanout=1)        1.025   M_state_q_FSM_FFd5-In14
    SLICE_X5Y29.A        Tilo                  0.259   alu/adder/a[7]_b[7]_div_7/a[4]_GND_10_o_MUX_339_o
                                                       M_state_q_FSM_FFd5-In16
    SLICE_X9Y31.AX       net (fanout=3)        0.986   M_state_q_FSM_FFd5-In
    SLICE_X9Y31.CLK      Tdick                 0.114   M_state_q_FSM_FFd4_2
                                                       M_state_q_FSM_FFd5_1
    -------------------------------------------------  ---------------------------
    Total                                     23.844ns (9.019ns logic, 14.825ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------
Slack:                  -3.888ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd5_2 (FF)
  Destination:          M_state_q_FSM_FFd3_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      23.823ns (Levels of Logic = 17)
  Clock Path Skew:      -0.030ns (0.715 - 0.745)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd5_2 to M_state_q_FSM_FFd3_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y30.CQ      Tcko                  0.430   M_state_q_FSM_FFd5_2
                                                       M_state_q_FSM_FFd5_2
    SLICE_X10Y33.B3      net (fanout=13)       1.098   M_state_q_FSM_FFd5_2
    SLICE_X10Y33.B       Tilo                  0.235   M_state_q_FSM_FFd3_3
                                                       alu/adder/a[7]_b[7]_div_7/o<5>12_SW2
    SLICE_X10Y29.C6      net (fanout=8)        0.866   alu/adder/a[7]_b[7]_div_7/N286
    SLICE_X10Y29.CMUX    Tilo                  0.403   M_state_q_FSM_FFd3_1
                                                       alu/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_9_OUT_Madd_Madd_lut<5>1_SW2_G
                                                       alu/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_9_OUT_Madd_Madd_lut<5>1_SW2
    SLICE_X12Y32.A6      net (fanout=1)        1.008   alu/adder/a[7]_b[7]_div_7/N436
    SLICE_X12Y32.A       Tilo                  0.254   alu/adder/a[7]_b[7]_div_7_OUT[6]
                                                       alu/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_11_OUT_Madd_Madd_cy<5>11_SW1
    SLICE_X7Y32.B3       net (fanout=1)        1.232   alu/adder/a[7]_b[7]_div_7/N262
    SLICE_X7Y32.B        Tilo                  0.259   alu/adder/a[7]_b[7]_div_7/N321
                                                       alu/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_11_OUT_Madd_Madd_cy<5>11
    SLICE_X8Y33.B5       net (fanout=13)       0.766   alu/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_11_OUT_Madd_Madd_cy[5]
    SLICE_X8Y33.B        Tilo                  0.254   alu/adder/a[7]_b[7]_div_7/N502
                                                       alu/adder/a[7]_b[7]_div_7/o<2>24_SW10
    SLICE_X3Y32.B4       net (fanout=1)        1.118   alu/adder/a[7]_b[7]_div_7/N303
    SLICE_X3Y32.B        Tilo                  0.259   alu/adder/a[7]_b[7]_div_7/N498
                                                       alu/adder/a[7]_b[7]_div_7/Mmux_a[0]_GND_10_o_MUX_343_o151
    SLICE_X6Y30.AX       net (fanout=1)        1.082   alu/adder/a[7]_b[7]_div_7/a[5]_GND_10_o_MUX_338_o
    SLICE_X6Y30.BMUX     Taxb                  0.310   alu/adder/a[7]_b[7]_div_7/N315
                                                       alu/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_15_OUT_Madd_Madd_xor<7>
    SLICE_X8Y28.B3       net (fanout=3)        0.961   alu/adder/a[7]_b[7]_div_7/GND_10_o_b[7]_add_15_OUT[6]
    SLICE_X8Y28.B        Tilo                  0.254   alu/adder/a[7]_b[7]_div_7/N40
                                                       alu/adder/a[7]_b[7]_div_7/o<0>2_SW0
    SLICE_X8Y28.D1       net (fanout=2)        0.605   alu/adder/a[7]_b[7]_div_7/N40
    SLICE_X8Y28.CMUX     Topdc                 0.456   alu/adder/a[7]_b[7]_div_7/N40
                                                       alu/adder/a[7]_b[7]_div_7/o<0>1_SW1_F
                                                       alu/adder/a[7]_b[7]_div_7/o<0>1_SW1
    SLICE_X8Y27.A5       net (fanout=1)        0.455   alu/adder/a[7]_b[7]_div_7/N267
    SLICE_X8Y27.A        Tilo                  0.254   alu/adder/a[7]_b[7]_div_7/N209
                                                       alu/adder/a[7]_b[7]_div_7/o<0>2
    DSP48_X0Y6.B0        net (fanout=1)        0.613   alu/adder/a[7]_b[7]_div_7_OUT[0]
    DSP48_X0Y6.M0        Tdspdo_B_M            3.894   alu/adder/Mmult_n0035
                                                       alu/adder/Mmult_n0035
    SLICE_X6Y24.A3       net (fanout=1)        0.746   alu/adder/n0035[0]
    SLICE_X6Y24.COUT     Topcya                0.472   alu/adder/Mmux_sum3_rs_cy[3]
                                                       alu/adder/Mmux_sum3_rs_lut<0>
                                                       alu/adder/Mmux_sum3_rs_cy<3>
    SLICE_X6Y25.CIN      net (fanout=1)        0.003   alu/adder/Mmux_sum3_rs_cy[3]
    SLICE_X6Y25.CMUX     Tcinc                 0.289   alu/M_adder_sum_output[7]
                                                       alu/adder/Mmux_sum3_rs_xor<7>
    SLICE_X6Y23.D4       net (fanout=2)        0.554   alu/M_adder_sum_output[6]
    SLICE_X6Y23.DMUX     Tilo                  0.298   alu/Mmux_alu_output4
                                                       alu/Mmux_alu_output812_1
    SLICE_X4Y26.B5       net (fanout=2)        0.729   Mmux_alu_output812
    SLICE_X4Y26.B        Tilo                  0.254   N136
                                                       M_alu_alu_output[7]_GND_1_o_equal_245_o<7>11
    SLICE_X3Y25.C6       net (fanout=9)        0.800   M_alu_alu_output[7]_GND_1_o_equal_245_o<7>1
    SLICE_X3Y25.C        Tilo                  0.259   N77
                                                       M_state_q_FSM_FFd3-In3
    SLICE_X8Y26.C5       net (fanout=1)        0.835   M_state_q_FSM_FFd3-In3
    SLICE_X8Y26.C        Tilo                  0.255   N157
                                                       M_state_q_FSM_FFd3-In11
    SLICE_X10Y33.AX      net (fanout=4)        1.149   M_state_q_FSM_FFd3-In
    SLICE_X10Y33.CLK     Tdick                 0.114   M_state_q_FSM_FFd3_3
                                                       M_state_q_FSM_FFd3_3
    -------------------------------------------------  ---------------------------
    Total                                     23.823ns (9.203ns logic, 14.620ns route)
                                                       (38.6% logic, 61.4% route)

--------------------------------------------------------------------------------
Slack:                  -3.887ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd5_2 (FF)
  Destination:          M_state_q_FSM_FFd3_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      23.822ns (Levels of Logic = 17)
  Clock Path Skew:      -0.030ns (0.715 - 0.745)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd5_2 to M_state_q_FSM_FFd3_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y30.CQ      Tcko                  0.430   M_state_q_FSM_FFd5_2
                                                       M_state_q_FSM_FFd5_2
    SLICE_X10Y31.B2      net (fanout=13)       0.796   M_state_q_FSM_FFd5_2
    SLICE_X10Y31.B       Tilo                  0.235   M_state_q_FSM_FFd1_3
                                                       Mmux_M_alu_b31_1
    SLICE_X12Y32.D2      net (fanout=16)       1.357   Mmux_M_alu_b31
    SLICE_X12Y32.CMUX    Topdc                 0.456   alu/adder/a[7]_b[7]_div_7_OUT[6]
                                                       alu/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_9_OUT_Madd_Madd_lut<5>1_SW1_F
                                                       alu/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_9_OUT_Madd_Madd_lut<5>1_SW1
    SLICE_X12Y32.A2      net (fanout=1)        0.741   alu/adder/a[7]_b[7]_div_7/N435
    SLICE_X12Y32.A       Tilo                  0.254   alu/adder/a[7]_b[7]_div_7_OUT[6]
                                                       alu/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_11_OUT_Madd_Madd_cy<5>11_SW1
    SLICE_X7Y32.B3       net (fanout=1)        1.232   alu/adder/a[7]_b[7]_div_7/N262
    SLICE_X7Y32.B        Tilo                  0.259   alu/adder/a[7]_b[7]_div_7/N321
                                                       alu/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_11_OUT_Madd_Madd_cy<5>11
    SLICE_X8Y33.B5       net (fanout=13)       0.766   alu/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_11_OUT_Madd_Madd_cy[5]
    SLICE_X8Y33.B        Tilo                  0.254   alu/adder/a[7]_b[7]_div_7/N502
                                                       alu/adder/a[7]_b[7]_div_7/o<2>24_SW10
    SLICE_X3Y32.B4       net (fanout=1)        1.118   alu/adder/a[7]_b[7]_div_7/N303
    SLICE_X3Y32.B        Tilo                  0.259   alu/adder/a[7]_b[7]_div_7/N498
                                                       alu/adder/a[7]_b[7]_div_7/Mmux_a[0]_GND_10_o_MUX_343_o151
    SLICE_X6Y30.AX       net (fanout=1)        1.082   alu/adder/a[7]_b[7]_div_7/a[5]_GND_10_o_MUX_338_o
    SLICE_X6Y30.BMUX     Taxb                  0.310   alu/adder/a[7]_b[7]_div_7/N315
                                                       alu/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_15_OUT_Madd_Madd_xor<7>
    SLICE_X8Y28.B3       net (fanout=3)        0.961   alu/adder/a[7]_b[7]_div_7/GND_10_o_b[7]_add_15_OUT[6]
    SLICE_X8Y28.B        Tilo                  0.254   alu/adder/a[7]_b[7]_div_7/N40
                                                       alu/adder/a[7]_b[7]_div_7/o<0>2_SW0
    SLICE_X8Y28.D1       net (fanout=2)        0.605   alu/adder/a[7]_b[7]_div_7/N40
    SLICE_X8Y28.CMUX     Topdc                 0.456   alu/adder/a[7]_b[7]_div_7/N40
                                                       alu/adder/a[7]_b[7]_div_7/o<0>1_SW1_F
                                                       alu/adder/a[7]_b[7]_div_7/o<0>1_SW1
    SLICE_X8Y27.A5       net (fanout=1)        0.455   alu/adder/a[7]_b[7]_div_7/N267
    SLICE_X8Y27.A        Tilo                  0.254   alu/adder/a[7]_b[7]_div_7/N209
                                                       alu/adder/a[7]_b[7]_div_7/o<0>2
    DSP48_X0Y6.B0        net (fanout=1)        0.613   alu/adder/a[7]_b[7]_div_7_OUT[0]
    DSP48_X0Y6.M0        Tdspdo_B_M            3.894   alu/adder/Mmult_n0035
                                                       alu/adder/Mmult_n0035
    SLICE_X6Y24.A3       net (fanout=1)        0.746   alu/adder/n0035[0]
    SLICE_X6Y24.CMUX     Topac                 0.636   alu/adder/Mmux_sum3_rs_cy[3]
                                                       alu/adder/Mmux_sum3_rs_lut<0>
                                                       alu/adder/Mmux_sum3_rs_cy<3>
    SLICE_X5Y27.C6       net (fanout=4)        0.760   M_adder_sum_output[2]
    SLICE_X5Y27.C        Tilo                  0.259   N274
                                                       alu/Mmux_alu_output49
    SLICE_X4Y26.B1       net (fanout=17)       0.784   M_alu_alu_output[2]
    SLICE_X4Y26.B        Tilo                  0.254   N136
                                                       M_alu_alu_output[7]_GND_1_o_equal_245_o<7>11
    SLICE_X9Y27.D4       net (fanout=9)        0.841   M_alu_alu_output[7]_GND_1_o_equal_245_o<7>1
    SLICE_X9Y27.D        Tilo                  0.259   M_state_q_FSM_FFd3-In2
                                                       M_state_q_FSM_FFd3-In2
    SLICE_X8Y26.D6       net (fanout=1)        0.327   M_state_q_FSM_FFd3-In2
    SLICE_X8Y26.D        Tilo                  0.254   N157
                                                       M_state_q_FSM_FFd3-In9_SW0
    SLICE_X8Y26.C6       net (fanout=1)        0.143   N157
    SLICE_X8Y26.C        Tilo                  0.255   N157
                                                       M_state_q_FSM_FFd3-In11
    SLICE_X10Y33.AX      net (fanout=4)        1.149   M_state_q_FSM_FFd3-In
    SLICE_X10Y33.CLK     Tdick                 0.114   M_state_q_FSM_FFd3_3
                                                       M_state_q_FSM_FFd3_3
    -------------------------------------------------  ---------------------------
    Total                                     23.822ns (9.346ns logic, 14.476ns route)
                                                       (39.2% logic, 60.8% route)

--------------------------------------------------------------------------------
Slack:                  -3.876ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd5_2 (FF)
  Destination:          M_state_q_FSM_FFd5_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      23.841ns (Levels of Logic = 17)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd5_2 to M_state_q_FSM_FFd5_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y30.CQ      Tcko                  0.430   M_state_q_FSM_FFd5_2
                                                       M_state_q_FSM_FFd5_2
    SLICE_X10Y31.B2      net (fanout=13)       0.796   M_state_q_FSM_FFd5_2
    SLICE_X10Y31.B       Tilo                  0.235   M_state_q_FSM_FFd1_3
                                                       Mmux_M_alu_b31_1
    SLICE_X12Y32.D2      net (fanout=16)       1.357   Mmux_M_alu_b31
    SLICE_X12Y32.CMUX    Topdc                 0.456   alu/adder/a[7]_b[7]_div_7_OUT[6]
                                                       alu/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_9_OUT_Madd_Madd_lut<5>1_SW1_F
                                                       alu/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_9_OUT_Madd_Madd_lut<5>1_SW1
    SLICE_X12Y32.A2      net (fanout=1)        0.741   alu/adder/a[7]_b[7]_div_7/N435
    SLICE_X12Y32.A       Tilo                  0.254   alu/adder/a[7]_b[7]_div_7_OUT[6]
                                                       alu/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_11_OUT_Madd_Madd_cy<5>11_SW1
    SLICE_X7Y32.B3       net (fanout=1)        1.232   alu/adder/a[7]_b[7]_div_7/N262
    SLICE_X7Y32.B        Tilo                  0.259   alu/adder/a[7]_b[7]_div_7/N321
                                                       alu/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_11_OUT_Madd_Madd_cy<5>11
    SLICE_X8Y33.B5       net (fanout=13)       0.766   alu/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_11_OUT_Madd_Madd_cy[5]
    SLICE_X8Y33.B        Tilo                  0.254   alu/adder/a[7]_b[7]_div_7/N502
                                                       alu/adder/a[7]_b[7]_div_7/o<2>24_SW10
    SLICE_X3Y32.B4       net (fanout=1)        1.118   alu/adder/a[7]_b[7]_div_7/N303
    SLICE_X3Y32.B        Tilo                  0.259   alu/adder/a[7]_b[7]_div_7/N498
                                                       alu/adder/a[7]_b[7]_div_7/Mmux_a[0]_GND_10_o_MUX_343_o151
    SLICE_X6Y30.AX       net (fanout=1)        1.082   alu/adder/a[7]_b[7]_div_7/a[5]_GND_10_o_MUX_338_o
    SLICE_X6Y30.BMUX     Taxb                  0.310   alu/adder/a[7]_b[7]_div_7/N315
                                                       alu/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_15_OUT_Madd_Madd_xor<7>
    SLICE_X8Y28.B3       net (fanout=3)        0.961   alu/adder/a[7]_b[7]_div_7/GND_10_o_b[7]_add_15_OUT[6]
    SLICE_X8Y28.B        Tilo                  0.254   alu/adder/a[7]_b[7]_div_7/N40
                                                       alu/adder/a[7]_b[7]_div_7/o<0>2_SW0
    SLICE_X8Y28.D1       net (fanout=2)        0.605   alu/adder/a[7]_b[7]_div_7/N40
    SLICE_X8Y28.CMUX     Topdc                 0.456   alu/adder/a[7]_b[7]_div_7/N40
                                                       alu/adder/a[7]_b[7]_div_7/o<0>1_SW1_F
                                                       alu/adder/a[7]_b[7]_div_7/o<0>1_SW1
    SLICE_X8Y27.A5       net (fanout=1)        0.455   alu/adder/a[7]_b[7]_div_7/N267
    SLICE_X8Y27.A        Tilo                  0.254   alu/adder/a[7]_b[7]_div_7/N209
                                                       alu/adder/a[7]_b[7]_div_7/o<0>2
    DSP48_X0Y6.B0        net (fanout=1)        0.613   alu/adder/a[7]_b[7]_div_7_OUT[0]
    DSP48_X0Y6.M0        Tdspdo_B_M            3.894   alu/adder/Mmult_n0035
                                                       alu/adder/Mmult_n0035
    SLICE_X6Y24.A3       net (fanout=1)        0.746   alu/adder/n0035[0]
    SLICE_X6Y24.BMUX     Topab                 0.519   alu/adder/Mmux_sum3_rs_cy[3]
                                                       alu/adder/Mmux_sum3_rs_lut<0>
                                                       alu/adder/Mmux_sum3_rs_cy<3>
    SLICE_X5Y24.A6       net (fanout=7)        0.431   M_adder_sum_output[1]
    SLICE_X5Y24.A        Tilo                  0.259   N202
                                                       alu/Mmux_alu_output36
    SLICE_X3Y27.C5       net (fanout=12)       1.003   M_alu_alu_output[1]
    SLICE_X3Y27.C        Tilo                  0.259   N115
                                                       M_state_q_FSM_FFd4-In2111_SW0
    SLICE_X2Y26.C5       net (fanout=1)        0.410   N115
    SLICE_X2Y26.C        Tilo                  0.235   alu/Mmux_alu_output9
                                                       M_state_q_FSM_FFd5-In12
    SLICE_X2Y26.B4       net (fanout=1)        0.303   M_state_q_FSM_FFd5-In13
    SLICE_X2Y26.B        Tilo                  0.235   alu/Mmux_alu_output9
                                                       M_state_q_FSM_FFd5-In13
    SLICE_X5Y29.A3       net (fanout=1)        1.025   M_state_q_FSM_FFd5-In14
    SLICE_X5Y29.A        Tilo                  0.259   alu/adder/a[7]_b[7]_div_7/a[4]_GND_10_o_MUX_339_o
                                                       M_state_q_FSM_FFd5-In16
    SLICE_X11Y30.CX      net (fanout=3)        1.002   M_state_q_FSM_FFd5-In
    SLICE_X11Y30.CLK     Tdick                 0.114   M_state_q_FSM_FFd5_2
                                                       M_state_q_FSM_FFd5_2
    -------------------------------------------------  ---------------------------
    Total                                     23.841ns (9.195ns logic, 14.646ns route)
                                                       (38.6% logic, 61.4% route)

--------------------------------------------------------------------------------
Slack:                  -3.875ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd4_2 (FF)
  Destination:          M_state_q_FSM_FFd5_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      23.840ns (Levels of Logic = 17)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd4_2 to M_state_q_FSM_FFd5_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y31.CQ       Tcko                  0.430   M_state_q_FSM_FFd4_2
                                                       M_state_q_FSM_FFd4_2
    SLICE_X10Y31.B3      net (fanout=12)       0.705   M_state_q_FSM_FFd4_2
    SLICE_X10Y31.B       Tilo                  0.235   M_state_q_FSM_FFd1_3
                                                       Mmux_M_alu_b31_1
    SLICE_X12Y32.D2      net (fanout=16)       1.357   Mmux_M_alu_b31
    SLICE_X12Y32.CMUX    Topdc                 0.456   alu/adder/a[7]_b[7]_div_7_OUT[6]
                                                       alu/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_9_OUT_Madd_Madd_lut<5>1_SW1_F
                                                       alu/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_9_OUT_Madd_Madd_lut<5>1_SW1
    SLICE_X12Y32.A2      net (fanout=1)        0.741   alu/adder/a[7]_b[7]_div_7/N435
    SLICE_X12Y32.A       Tilo                  0.254   alu/adder/a[7]_b[7]_div_7_OUT[6]
                                                       alu/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_11_OUT_Madd_Madd_cy<5>11_SW1
    SLICE_X7Y32.B3       net (fanout=1)        1.232   alu/adder/a[7]_b[7]_div_7/N262
    SLICE_X7Y32.B        Tilo                  0.259   alu/adder/a[7]_b[7]_div_7/N321
                                                       alu/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_11_OUT_Madd_Madd_cy<5>11
    SLICE_X8Y33.B5       net (fanout=13)       0.766   alu/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_11_OUT_Madd_Madd_cy[5]
    SLICE_X8Y33.B        Tilo                  0.254   alu/adder/a[7]_b[7]_div_7/N502
                                                       alu/adder/a[7]_b[7]_div_7/o<2>24_SW10
    SLICE_X3Y32.B4       net (fanout=1)        1.118   alu/adder/a[7]_b[7]_div_7/N303
    SLICE_X3Y32.B        Tilo                  0.259   alu/adder/a[7]_b[7]_div_7/N498
                                                       alu/adder/a[7]_b[7]_div_7/Mmux_a[0]_GND_10_o_MUX_343_o151
    SLICE_X6Y30.AX       net (fanout=1)        1.082   alu/adder/a[7]_b[7]_div_7/a[5]_GND_10_o_MUX_338_o
    SLICE_X6Y30.BMUX     Taxb                  0.310   alu/adder/a[7]_b[7]_div_7/N315
                                                       alu/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_15_OUT_Madd_Madd_xor<7>
    SLICE_X8Y28.B3       net (fanout=3)        0.961   alu/adder/a[7]_b[7]_div_7/GND_10_o_b[7]_add_15_OUT[6]
    SLICE_X8Y28.B        Tilo                  0.254   alu/adder/a[7]_b[7]_div_7/N40
                                                       alu/adder/a[7]_b[7]_div_7/o<0>2_SW0
    SLICE_X8Y28.D1       net (fanout=2)        0.605   alu/adder/a[7]_b[7]_div_7/N40
    SLICE_X8Y28.CMUX     Topdc                 0.456   alu/adder/a[7]_b[7]_div_7/N40
                                                       alu/adder/a[7]_b[7]_div_7/o<0>1_SW1_F
                                                       alu/adder/a[7]_b[7]_div_7/o<0>1_SW1
    SLICE_X8Y27.A5       net (fanout=1)        0.455   alu/adder/a[7]_b[7]_div_7/N267
    SLICE_X8Y27.A        Tilo                  0.254   alu/adder/a[7]_b[7]_div_7/N209
                                                       alu/adder/a[7]_b[7]_div_7/o<0>2
    DSP48_X0Y6.B0        net (fanout=1)        0.613   alu/adder/a[7]_b[7]_div_7_OUT[0]
    DSP48_X0Y6.M0        Tdspdo_B_M            3.894   alu/adder/Mmult_n0035
                                                       alu/adder/Mmult_n0035
    SLICE_X6Y24.A3       net (fanout=1)        0.746   alu/adder/n0035[0]
    SLICE_X6Y24.AMUX     Topaa                 0.449   alu/adder/Mmux_sum3_rs_cy[3]
                                                       alu/adder/Mmux_sum3_rs_lut<0>
                                                       alu/adder/Mmux_sum3_rs_cy<3>
    SLICE_X5Y27.A4       net (fanout=4)        0.801   M_adder_sum_output[0]
    SLICE_X5Y27.A        Tilo                  0.259   N274
                                                       alu/Mmux_alu_output28
    SLICE_X3Y27.C4       net (fanout=23)       0.809   M_alu_alu_output[0]
    SLICE_X3Y27.C        Tilo                  0.259   N115
                                                       M_state_q_FSM_FFd4-In2111_SW0
    SLICE_X2Y26.C5       net (fanout=1)        0.410   N115
    SLICE_X2Y26.C        Tilo                  0.235   alu/Mmux_alu_output9
                                                       M_state_q_FSM_FFd5-In12
    SLICE_X2Y26.B4       net (fanout=1)        0.303   M_state_q_FSM_FFd5-In13
    SLICE_X2Y26.B        Tilo                  0.235   alu/Mmux_alu_output9
                                                       M_state_q_FSM_FFd5-In13
    SLICE_X5Y29.A3       net (fanout=1)        1.025   M_state_q_FSM_FFd5-In14
    SLICE_X5Y29.A        Tilo                  0.259   alu/adder/a[7]_b[7]_div_7/a[4]_GND_10_o_MUX_339_o
                                                       M_state_q_FSM_FFd5-In16
    SLICE_X9Y31.AX       net (fanout=3)        0.986   M_state_q_FSM_FFd5-In
    SLICE_X9Y31.CLK      Tdick                 0.114   M_state_q_FSM_FFd4_2
                                                       M_state_q_FSM_FFd5_1
    -------------------------------------------------  ---------------------------
    Total                                     23.840ns (9.125ns logic, 14.715ns route)
                                                       (38.3% logic, 61.7% route)

--------------------------------------------------------------------------------
Slack:                  -3.875ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd5_2 (FF)
  Destination:          M_state_q_FSM_FFd3_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      23.810ns (Levels of Logic = 16)
  Clock Path Skew:      -0.030ns (0.715 - 0.745)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd5_2 to M_state_q_FSM_FFd3_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y30.CQ      Tcko                  0.430   M_state_q_FSM_FFd5_2
                                                       M_state_q_FSM_FFd5_2
    SLICE_X10Y33.B3      net (fanout=13)       1.098   M_state_q_FSM_FFd5_2
    SLICE_X10Y33.B       Tilo                  0.235   M_state_q_FSM_FFd3_3
                                                       alu/adder/a[7]_b[7]_div_7/o<5>12_SW2
    SLICE_X10Y30.D4      net (fanout=8)        0.734   alu/adder/a[7]_b[7]_div_7/N286
    SLICE_X10Y30.CMUX    Topdc                 0.402   alu/adder/a[7]_b[7]_div_7/a[7]_GND_10_o_MUX_270_o
                                                       alu/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_9_OUT_Madd_Madd_lut<5>1_SW3_F
                                                       alu/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_9_OUT_Madd_Madd_lut<5>1_SW3
    SLICE_X12Y32.A4      net (fanout=1)        1.034   alu/adder/a[7]_b[7]_div_7/N437
    SLICE_X12Y32.A       Tilo                  0.254   alu/adder/a[7]_b[7]_div_7_OUT[6]
                                                       alu/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_11_OUT_Madd_Madd_cy<5>11_SW1
    SLICE_X7Y32.B3       net (fanout=1)        1.232   alu/adder/a[7]_b[7]_div_7/N262
    SLICE_X7Y32.B        Tilo                  0.259   alu/adder/a[7]_b[7]_div_7/N321
                                                       alu/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_11_OUT_Madd_Madd_cy<5>11
    SLICE_X8Y33.B5       net (fanout=13)       0.766   alu/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_11_OUT_Madd_Madd_cy[5]
    SLICE_X8Y33.B        Tilo                  0.254   alu/adder/a[7]_b[7]_div_7/N502
                                                       alu/adder/a[7]_b[7]_div_7/o<2>24_SW10
    SLICE_X3Y32.B4       net (fanout=1)        1.118   alu/adder/a[7]_b[7]_div_7/N303
    SLICE_X3Y32.B        Tilo                  0.259   alu/adder/a[7]_b[7]_div_7/N498
                                                       alu/adder/a[7]_b[7]_div_7/Mmux_a[0]_GND_10_o_MUX_343_o151
    SLICE_X6Y30.AX       net (fanout=1)        1.082   alu/adder/a[7]_b[7]_div_7/a[5]_GND_10_o_MUX_338_o
    SLICE_X6Y30.BMUX     Taxb                  0.310   alu/adder/a[7]_b[7]_div_7/N315
                                                       alu/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_15_OUT_Madd_Madd_xor<7>
    SLICE_X8Y28.B3       net (fanout=3)        0.961   alu/adder/a[7]_b[7]_div_7/GND_10_o_b[7]_add_15_OUT[6]
    SLICE_X8Y28.B        Tilo                  0.254   alu/adder/a[7]_b[7]_div_7/N40
                                                       alu/adder/a[7]_b[7]_div_7/o<0>2_SW0
    SLICE_X8Y28.D1       net (fanout=2)        0.605   alu/adder/a[7]_b[7]_div_7/N40
    SLICE_X8Y28.CMUX     Topdc                 0.456   alu/adder/a[7]_b[7]_div_7/N40
                                                       alu/adder/a[7]_b[7]_div_7/o<0>1_SW1_F
                                                       alu/adder/a[7]_b[7]_div_7/o<0>1_SW1
    SLICE_X8Y27.A5       net (fanout=1)        0.455   alu/adder/a[7]_b[7]_div_7/N267
    SLICE_X8Y27.A        Tilo                  0.254   alu/adder/a[7]_b[7]_div_7/N209
                                                       alu/adder/a[7]_b[7]_div_7/o<0>2
    DSP48_X0Y6.B0        net (fanout=1)        0.613   alu/adder/a[7]_b[7]_div_7_OUT[0]
    DSP48_X0Y6.M0        Tdspdo_B_M            3.894   alu/adder/Mmult_n0035
                                                       alu/adder/Mmult_n0035
    SLICE_X6Y24.A3       net (fanout=1)        0.746   alu/adder/n0035[0]
    SLICE_X6Y24.CMUX     Topac                 0.636   alu/adder/Mmux_sum3_rs_cy[3]
                                                       alu/adder/Mmux_sum3_rs_lut<0>
                                                       alu/adder/Mmux_sum3_rs_cy<3>
    SLICE_X5Y27.C6       net (fanout=4)        0.760   M_adder_sum_output[2]
    SLICE_X5Y27.C        Tilo                  0.259   N274
                                                       alu/Mmux_alu_output49
    SLICE_X4Y26.B1       net (fanout=17)       0.784   M_alu_alu_output[2]
    SLICE_X4Y26.B        Tilo                  0.254   N136
                                                       M_alu_alu_output[7]_GND_1_o_equal_245_o<7>11
    SLICE_X3Y25.C6       net (fanout=9)        0.800   M_alu_alu_output[7]_GND_1_o_equal_245_o<7>1
    SLICE_X3Y25.C        Tilo                  0.259   N77
                                                       M_state_q_FSM_FFd3-In3
    SLICE_X8Y26.C5       net (fanout=1)        0.835   M_state_q_FSM_FFd3-In3
    SLICE_X8Y26.C        Tilo                  0.255   N157
                                                       M_state_q_FSM_FFd3-In11
    SLICE_X10Y33.AX      net (fanout=4)        1.149   M_state_q_FSM_FFd3-In
    SLICE_X10Y33.CLK     Tdick                 0.114   M_state_q_FSM_FFd3_3
                                                       M_state_q_FSM_FFd3_3
    -------------------------------------------------  ---------------------------
    Total                                     23.810ns (9.038ns logic, 14.772ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------
Slack:                  -3.875ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd5_2 (FF)
  Destination:          M_state_q_FSM_FFd5_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      23.825ns (Levels of Logic = 17)
  Clock Path Skew:      -0.015ns (0.326 - 0.341)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd5_2 to M_state_q_FSM_FFd5_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y30.CQ      Tcko                  0.430   M_state_q_FSM_FFd5_2
                                                       M_state_q_FSM_FFd5_2
    SLICE_X10Y31.B2      net (fanout=13)       0.796   M_state_q_FSM_FFd5_2
    SLICE_X10Y31.B       Tilo                  0.235   M_state_q_FSM_FFd1_3
                                                       Mmux_M_alu_b31_1
    SLICE_X12Y32.D2      net (fanout=16)       1.357   Mmux_M_alu_b31
    SLICE_X12Y32.CMUX    Topdc                 0.456   alu/adder/a[7]_b[7]_div_7_OUT[6]
                                                       alu/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_9_OUT_Madd_Madd_lut<5>1_SW1_F
                                                       alu/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_9_OUT_Madd_Madd_lut<5>1_SW1
    SLICE_X12Y32.A2      net (fanout=1)        0.741   alu/adder/a[7]_b[7]_div_7/N435
    SLICE_X12Y32.A       Tilo                  0.254   alu/adder/a[7]_b[7]_div_7_OUT[6]
                                                       alu/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_11_OUT_Madd_Madd_cy<5>11_SW1
    SLICE_X7Y32.B3       net (fanout=1)        1.232   alu/adder/a[7]_b[7]_div_7/N262
    SLICE_X7Y32.B        Tilo                  0.259   alu/adder/a[7]_b[7]_div_7/N321
                                                       alu/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_11_OUT_Madd_Madd_cy<5>11
    SLICE_X8Y33.B5       net (fanout=13)       0.766   alu/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_11_OUT_Madd_Madd_cy[5]
    SLICE_X8Y33.B        Tilo                  0.254   alu/adder/a[7]_b[7]_div_7/N502
                                                       alu/adder/a[7]_b[7]_div_7/o<2>24_SW10
    SLICE_X3Y32.B4       net (fanout=1)        1.118   alu/adder/a[7]_b[7]_div_7/N303
    SLICE_X3Y32.B        Tilo                  0.259   alu/adder/a[7]_b[7]_div_7/N498
                                                       alu/adder/a[7]_b[7]_div_7/Mmux_a[0]_GND_10_o_MUX_343_o151
    SLICE_X6Y30.AX       net (fanout=1)        1.082   alu/adder/a[7]_b[7]_div_7/a[5]_GND_10_o_MUX_338_o
    SLICE_X6Y30.BMUX     Taxb                  0.310   alu/adder/a[7]_b[7]_div_7/N315
                                                       alu/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_15_OUT_Madd_Madd_xor<7>
    SLICE_X8Y28.B3       net (fanout=3)        0.961   alu/adder/a[7]_b[7]_div_7/GND_10_o_b[7]_add_15_OUT[6]
    SLICE_X8Y28.B        Tilo                  0.254   alu/adder/a[7]_b[7]_div_7/N40
                                                       alu/adder/a[7]_b[7]_div_7/o<0>2_SW0
    SLICE_X8Y28.D1       net (fanout=2)        0.605   alu/adder/a[7]_b[7]_div_7/N40
    SLICE_X8Y28.CMUX     Topdc                 0.456   alu/adder/a[7]_b[7]_div_7/N40
                                                       alu/adder/a[7]_b[7]_div_7/o<0>1_SW1_F
                                                       alu/adder/a[7]_b[7]_div_7/o<0>1_SW1
    SLICE_X8Y27.A5       net (fanout=1)        0.455   alu/adder/a[7]_b[7]_div_7/N267
    SLICE_X8Y27.A        Tilo                  0.254   alu/adder/a[7]_b[7]_div_7/N209
                                                       alu/adder/a[7]_b[7]_div_7/o<0>2
    DSP48_X0Y6.B0        net (fanout=1)        0.613   alu/adder/a[7]_b[7]_div_7_OUT[0]
    DSP48_X0Y6.M0        Tdspdo_B_M            3.894   alu/adder/Mmult_n0035
                                                       alu/adder/Mmult_n0035
    SLICE_X6Y24.A3       net (fanout=1)        0.746   alu/adder/n0035[0]
    SLICE_X6Y24.BMUX     Topab                 0.519   alu/adder/Mmux_sum3_rs_cy[3]
                                                       alu/adder/Mmux_sum3_rs_lut<0>
                                                       alu/adder/Mmux_sum3_rs_cy<3>
    SLICE_X5Y24.A6       net (fanout=7)        0.431   M_adder_sum_output[1]
    SLICE_X5Y24.A        Tilo                  0.259   N202
                                                       alu/Mmux_alu_output36
    SLICE_X3Y27.C5       net (fanout=12)       1.003   M_alu_alu_output[1]
    SLICE_X3Y27.C        Tilo                  0.259   N115
                                                       M_state_q_FSM_FFd4-In2111_SW0
    SLICE_X2Y26.C5       net (fanout=1)        0.410   N115
    SLICE_X2Y26.C        Tilo                  0.235   alu/Mmux_alu_output9
                                                       M_state_q_FSM_FFd5-In12
    SLICE_X2Y26.B4       net (fanout=1)        0.303   M_state_q_FSM_FFd5-In13
    SLICE_X2Y26.B        Tilo                  0.235   alu/Mmux_alu_output9
                                                       M_state_q_FSM_FFd5-In13
    SLICE_X5Y29.A3       net (fanout=1)        1.025   M_state_q_FSM_FFd5-In14
    SLICE_X5Y29.A        Tilo                  0.259   alu/adder/a[7]_b[7]_div_7/a[4]_GND_10_o_MUX_339_o
                                                       M_state_q_FSM_FFd5-In16
    SLICE_X9Y31.AX       net (fanout=3)        0.986   M_state_q_FSM_FFd5-In
    SLICE_X9Y31.CLK      Tdick                 0.114   M_state_q_FSM_FFd4_2
                                                       M_state_q_FSM_FFd5_1
    -------------------------------------------------  ---------------------------
    Total                                     23.825ns (9.195ns logic, 14.630ns route)
                                                       (38.6% logic, 61.4% route)

--------------------------------------------------------------------------------
Slack:                  -3.874ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd4_2 (FF)
  Destination:          M_state_q_FSM_FFd5_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      23.820ns (Levels of Logic = 18)
  Clock Path Skew:      -0.019ns (0.324 - 0.343)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd4_2 to M_state_q_FSM_FFd5_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y31.CQ       Tcko                  0.430   M_state_q_FSM_FFd4_2
                                                       M_state_q_FSM_FFd4_2
    SLICE_X10Y31.B3      net (fanout=12)       0.705   M_state_q_FSM_FFd4_2
    SLICE_X10Y31.B       Tilo                  0.235   M_state_q_FSM_FFd1_3
                                                       Mmux_M_alu_b31_1
    SLICE_X12Y32.D2      net (fanout=16)       1.357   Mmux_M_alu_b31
    SLICE_X12Y32.CMUX    Topdc                 0.456   alu/adder/a[7]_b[7]_div_7_OUT[6]
                                                       alu/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_9_OUT_Madd_Madd_lut<5>1_SW1_F
                                                       alu/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_9_OUT_Madd_Madd_lut<5>1_SW1
    SLICE_X12Y32.A2      net (fanout=1)        0.741   alu/adder/a[7]_b[7]_div_7/N435
    SLICE_X12Y32.A       Tilo                  0.254   alu/adder/a[7]_b[7]_div_7_OUT[6]
                                                       alu/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_11_OUT_Madd_Madd_cy<5>11_SW1
    SLICE_X7Y32.B3       net (fanout=1)        1.232   alu/adder/a[7]_b[7]_div_7/N262
    SLICE_X7Y32.B        Tilo                  0.259   alu/adder/a[7]_b[7]_div_7/N321
                                                       alu/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_11_OUT_Madd_Madd_cy<5>11
    SLICE_X8Y33.B5       net (fanout=13)       0.766   alu/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_11_OUT_Madd_Madd_cy[5]
    SLICE_X8Y33.B        Tilo                  0.254   alu/adder/a[7]_b[7]_div_7/N502
                                                       alu/adder/a[7]_b[7]_div_7/o<2>24_SW10
    SLICE_X3Y32.B4       net (fanout=1)        1.118   alu/adder/a[7]_b[7]_div_7/N303
    SLICE_X3Y32.B        Tilo                  0.259   alu/adder/a[7]_b[7]_div_7/N498
                                                       alu/adder/a[7]_b[7]_div_7/Mmux_a[0]_GND_10_o_MUX_343_o151
    SLICE_X6Y30.AX       net (fanout=1)        1.082   alu/adder/a[7]_b[7]_div_7/a[5]_GND_10_o_MUX_338_o
    SLICE_X6Y30.BMUX     Taxb                  0.310   alu/adder/a[7]_b[7]_div_7/N315
                                                       alu/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_15_OUT_Madd_Madd_xor<7>
    SLICE_X8Y28.B3       net (fanout=3)        0.961   alu/adder/a[7]_b[7]_div_7/GND_10_o_b[7]_add_15_OUT[6]
    SLICE_X8Y28.B        Tilo                  0.254   alu/adder/a[7]_b[7]_div_7/N40
                                                       alu/adder/a[7]_b[7]_div_7/o<0>2_SW0
    SLICE_X8Y28.D1       net (fanout=2)        0.605   alu/adder/a[7]_b[7]_div_7/N40
    SLICE_X8Y28.CMUX     Topdc                 0.456   alu/adder/a[7]_b[7]_div_7/N40
                                                       alu/adder/a[7]_b[7]_div_7/o<0>1_SW1_F
                                                       alu/adder/a[7]_b[7]_div_7/o<0>1_SW1
    SLICE_X8Y27.A5       net (fanout=1)        0.455   alu/adder/a[7]_b[7]_div_7/N267
    SLICE_X8Y27.A        Tilo                  0.254   alu/adder/a[7]_b[7]_div_7/N209
                                                       alu/adder/a[7]_b[7]_div_7/o<0>2
    DSP48_X0Y6.B0        net (fanout=1)        0.613   alu/adder/a[7]_b[7]_div_7_OUT[0]
    DSP48_X0Y6.M0        Tdspdo_B_M            3.894   alu/adder/Mmult_n0035
                                                       alu/adder/Mmult_n0035
    SLICE_X6Y24.A3       net (fanout=1)        0.746   alu/adder/n0035[0]
    SLICE_X6Y24.AMUX     Topaa                 0.449   alu/adder/Mmux_sum3_rs_cy[3]
                                                       alu/adder/Mmux_sum3_rs_lut<0>
                                                       alu/adder/Mmux_sum3_rs_cy<3>
    SLICE_X2Y25.A5       net (fanout=4)        0.815   M_adder_sum_output[0]
    SLICE_X2Y25.A        Tilo                  0.235   Mmux_alu_output24
                                                       alu/Mmux_alu_output28_1
    SLICE_X5Y24.D6       net (fanout=2)        0.775   Mmux_alu_output28
    SLICE_X5Y24.D        Tilo                  0.259   N202
                                                       M_alu_alu_output[7]_GND_1_o_equal_245_o<7>11_SW2
    SLICE_X5Y24.C6       net (fanout=1)        0.143   N202
    SLICE_X5Y24.C        Tilo                  0.259   N202
                                                       M_alu_alu_output[7]_GND_1_o_equal_245_o<7>2
    SLICE_X4Y27.C5       net (fanout=2)        0.620   M_alu_alu_output[7]_GND_1_o_equal_245_o
    SLICE_X4Y27.C        Tilo                  0.255   M_state_q_FSM_FFd5-In6
                                                       M_state_q_FSM_FFd5-In8_SW0
    SLICE_X5Y29.B5       net (fanout=1)        0.450   N51
    SLICE_X5Y29.B        Tilo                  0.259   alu/adder/a[7]_b[7]_div_7/a[4]_GND_10_o_MUX_339_o
                                                       M_state_q_FSM_FFd5-In8
    SLICE_X5Y29.A5       net (fanout=1)        0.230   M_state_q_FSM_FFd5-In8
    SLICE_X5Y29.A        Tilo                  0.259   alu/adder/a[7]_b[7]_div_7/a[4]_GND_10_o_MUX_339_o
                                                       M_state_q_FSM_FFd5-In16
    SLICE_X11Y30.CX      net (fanout=3)        1.002   M_state_q_FSM_FFd5-In
    SLICE_X11Y30.CLK     Tdick                 0.114   M_state_q_FSM_FFd5_2
                                                       M_state_q_FSM_FFd5_2
    -------------------------------------------------  ---------------------------
    Total                                     23.820ns (9.404ns logic, 14.416ns route)
                                                       (39.5% logic, 60.5% route)

--------------------------------------------------------------------------------
Slack:                  -3.873ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd3_2 (FF)
  Destination:          M_state_q_FSM_FFd5_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      23.819ns (Levels of Logic = 17)
  Clock Path Skew:      -0.019ns (0.324 - 0.343)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd3_2 to M_state_q_FSM_FFd5_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y31.BQ       Tcko                  0.525   M_state_q_FSM_FFd3_2
                                                       M_state_q_FSM_FFd3_2
    SLICE_X10Y31.B4      net (fanout=12)       0.573   M_state_q_FSM_FFd3_2
    SLICE_X10Y31.B       Tilo                  0.235   M_state_q_FSM_FFd1_3
                                                       Mmux_M_alu_b31_1
    SLICE_X12Y32.D2      net (fanout=16)       1.357   Mmux_M_alu_b31
    SLICE_X12Y32.CMUX    Topdc                 0.456   alu/adder/a[7]_b[7]_div_7_OUT[6]
                                                       alu/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_9_OUT_Madd_Madd_lut<5>1_SW1_F
                                                       alu/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_9_OUT_Madd_Madd_lut<5>1_SW1
    SLICE_X12Y32.A2      net (fanout=1)        0.741   alu/adder/a[7]_b[7]_div_7/N435
    SLICE_X12Y32.A       Tilo                  0.254   alu/adder/a[7]_b[7]_div_7_OUT[6]
                                                       alu/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_11_OUT_Madd_Madd_cy<5>11_SW1
    SLICE_X7Y32.B3       net (fanout=1)        1.232   alu/adder/a[7]_b[7]_div_7/N262
    SLICE_X7Y32.B        Tilo                  0.259   alu/adder/a[7]_b[7]_div_7/N321
                                                       alu/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_11_OUT_Madd_Madd_cy<5>11
    SLICE_X8Y33.B5       net (fanout=13)       0.766   alu/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_11_OUT_Madd_Madd_cy[5]
    SLICE_X8Y33.B        Tilo                  0.254   alu/adder/a[7]_b[7]_div_7/N502
                                                       alu/adder/a[7]_b[7]_div_7/o<2>24_SW10
    SLICE_X3Y32.B4       net (fanout=1)        1.118   alu/adder/a[7]_b[7]_div_7/N303
    SLICE_X3Y32.B        Tilo                  0.259   alu/adder/a[7]_b[7]_div_7/N498
                                                       alu/adder/a[7]_b[7]_div_7/Mmux_a[0]_GND_10_o_MUX_343_o151
    SLICE_X6Y30.AX       net (fanout=1)        1.082   alu/adder/a[7]_b[7]_div_7/a[5]_GND_10_o_MUX_338_o
    SLICE_X6Y30.BMUX     Taxb                  0.310   alu/adder/a[7]_b[7]_div_7/N315
                                                       alu/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_15_OUT_Madd_Madd_xor<7>
    SLICE_X8Y28.B3       net (fanout=3)        0.961   alu/adder/a[7]_b[7]_div_7/GND_10_o_b[7]_add_15_OUT[6]
    SLICE_X8Y28.B        Tilo                  0.254   alu/adder/a[7]_b[7]_div_7/N40
                                                       alu/adder/a[7]_b[7]_div_7/o<0>2_SW0
    SLICE_X8Y28.D1       net (fanout=2)        0.605   alu/adder/a[7]_b[7]_div_7/N40
    SLICE_X8Y28.CMUX     Topdc                 0.456   alu/adder/a[7]_b[7]_div_7/N40
                                                       alu/adder/a[7]_b[7]_div_7/o<0>1_SW1_F
                                                       alu/adder/a[7]_b[7]_div_7/o<0>1_SW1
    SLICE_X8Y27.A5       net (fanout=1)        0.455   alu/adder/a[7]_b[7]_div_7/N267
    SLICE_X8Y27.A        Tilo                  0.254   alu/adder/a[7]_b[7]_div_7/N209
                                                       alu/adder/a[7]_b[7]_div_7/o<0>2
    DSP48_X0Y6.B0        net (fanout=1)        0.613   alu/adder/a[7]_b[7]_div_7_OUT[0]
    DSP48_X0Y6.M0        Tdspdo_B_M            3.894   alu/adder/Mmult_n0035
                                                       alu/adder/Mmult_n0035
    SLICE_X6Y24.A3       net (fanout=1)        0.746   alu/adder/n0035[0]
    SLICE_X6Y24.AMUX     Topaa                 0.449   alu/adder/Mmux_sum3_rs_cy[3]
                                                       alu/adder/Mmux_sum3_rs_lut<0>
                                                       alu/adder/Mmux_sum3_rs_cy<3>
    SLICE_X5Y27.A4       net (fanout=4)        0.801   M_adder_sum_output[0]
    SLICE_X5Y27.A        Tilo                  0.259   N274
                                                       alu/Mmux_alu_output28
    SLICE_X3Y27.C4       net (fanout=23)       0.809   M_alu_alu_output[0]
    SLICE_X3Y27.C        Tilo                  0.259   N115
                                                       M_state_q_FSM_FFd4-In2111_SW0
    SLICE_X2Y26.C5       net (fanout=1)        0.410   N115
    SLICE_X2Y26.C        Tilo                  0.235   alu/Mmux_alu_output9
                                                       M_state_q_FSM_FFd5-In12
    SLICE_X2Y26.B4       net (fanout=1)        0.303   M_state_q_FSM_FFd5-In13
    SLICE_X2Y26.B        Tilo                  0.235   alu/Mmux_alu_output9
                                                       M_state_q_FSM_FFd5-In13
    SLICE_X5Y29.A3       net (fanout=1)        1.025   M_state_q_FSM_FFd5-In14
    SLICE_X5Y29.A        Tilo                  0.259   alu/adder/a[7]_b[7]_div_7/a[4]_GND_10_o_MUX_339_o
                                                       M_state_q_FSM_FFd5-In16
    SLICE_X11Y30.CX      net (fanout=3)        1.002   M_state_q_FSM_FFd5-In
    SLICE_X11Y30.CLK     Tdick                 0.114   M_state_q_FSM_FFd5_2
                                                       M_state_q_FSM_FFd5_2
    -------------------------------------------------  ---------------------------
    Total                                     23.819ns (9.220ns logic, 14.599ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd4/CLK
  Logical resource: M_state_q_FSM_FFd3/CK
  Location pin: SLICE_X8Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd4/CLK
  Logical resource: M_state_q_FSM_FFd4/CK
  Location pin: SLICE_X8Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd1_2/CLK
  Logical resource: M_state_q_FSM_FFd4_1/CK
  Location pin: SLICE_X8Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd1_2/CLK
  Logical resource: M_state_q_FSM_FFd1_2/CK
  Location pin: SLICE_X8Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd3_2/CLK
  Logical resource: M_state_q_FSM_FFd1/CK
  Location pin: SLICE_X8Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd3_2/CLK
  Logical resource: M_state_q_FSM_FFd3_2/CK
  Location pin: SLICE_X8Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd2/CLK
  Logical resource: M_state_q_FSM_FFd2/CK
  Location pin: SLICE_X8Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[25]/CLK
  Logical resource: M_counter_q_22/CK
  Location pin: SLICE_X12Y46.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: M_counter_q[25]/SR
  Logical resource: M_counter_q_22/SR
  Location pin: SLICE_X12Y46.SR
  Clock network: M_reset_cond_out
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[25]/CLK
  Logical resource: M_counter_q_23/CK
  Location pin: SLICE_X12Y46.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[25]/CLK
  Logical resource: M_counter_q_21/CK
  Location pin: SLICE_X12Y46.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: M_counter_q[25]/SR
  Logical resource: M_counter_q_21/SR
  Location pin: SLICE_X12Y46.SR
  Clock network: M_reset_cond_out
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[25]/CLK
  Logical resource: M_counter_q_24/CK
  Location pin: SLICE_X12Y46.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[25]/CLK
  Logical resource: M_counter_q_26/CK
  Location pin: SLICE_X12Y46.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: M_counter_q[25]/SR
  Logical resource: M_counter_q_26/SR
  Location pin: SLICE_X12Y46.SR
  Clock network: M_reset_cond_out
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[25]/CLK
  Logical resource: M_counter_q_25/CK
  Location pin: SLICE_X12Y46.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[3]/CLK
  Logical resource: seg/ctr/M_ctr_q_0/CK
  Location pin: SLICE_X6Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[3]/CLK
  Logical resource: seg/ctr/M_ctr_q_1/CK
  Location pin: SLICE_X6Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[3]/CLK
  Logical resource: seg/ctr/M_ctr_q_2/CK
  Location pin: SLICE_X6Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[3]/CLK
  Logical resource: seg/ctr/M_ctr_q_3/CK
  Location pin: SLICE_X6Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[7]/CLK
  Logical resource: seg/ctr/M_ctr_q_4/CK
  Location pin: SLICE_X6Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[7]/CLK
  Logical resource: seg/ctr/M_ctr_q_5/CK
  Location pin: SLICE_X6Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[7]/CLK
  Logical resource: seg/ctr/M_ctr_q_6/CK
  Location pin: SLICE_X6Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[7]/CLK
  Logical resource: seg/ctr/M_ctr_q_7/CK
  Location pin: SLICE_X6Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[11]/CLK
  Logical resource: seg/ctr/M_ctr_q_8/CK
  Location pin: SLICE_X6Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[11]/CLK
  Logical resource: seg/ctr/M_ctr_q_9/CK
  Location pin: SLICE_X6Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[11]/CLK
  Logical resource: seg/ctr/M_ctr_q_10/CK
  Location pin: SLICE_X6Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[11]/CLK
  Logical resource: seg/ctr/M_ctr_q_11/CK
  Location pin: SLICE_X6Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[15]/CLK
  Logical resource: seg/ctr/M_ctr_q_12/CK
  Location pin: SLICE_X6Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


1 constraint not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   24.007|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 19  Score: 67890  (Setup/Max: 67890, Hold: 0)

Constraints cover 3265614240 paths, 0 nets, and 2370 connections

Design statistics:
   Minimum period:  24.007ns{1}   (Maximum frequency:  41.655MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Oct 20 22:24:37 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 226 MB



