// Seed: 3777940273
module module_0 (
    input tri0 id_0,
    output supply0 id_1,
    input wor id_2,
    input wor id_3,
    output uwire id_4
);
  logic id_6;
  assign id_6 = -1;
  wire [1 'b0 : -1 'd0] id_7, id_8;
endmodule
module module_1 #(
    parameter id_4 = 32'd55,
    parameter id_7 = 32'd10
) (
    output supply0 id_0[id_7 : id_4],
    output wire id_1,
    output supply0 id_2,
    output uwire id_3,
    input supply1 _id_4,
    output wire id_5,
    input uwire id_6,
    input tri0 _id_7,
    output tri1 id_8,
    output wand id_9
);
  logic id_11 = id_7;
  module_0 modCall_1 (
      id_6,
      id_1,
      id_6,
      id_6,
      id_5
  );
  assign modCall_1.id_6 = 0;
  wire id_12, id_13;
endmodule
