

================================================================
== Vivado HLS Report for 'dummy_proc_be'
================================================================
* Date:           Mon May  4 11:14:28 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        neural_net_HLS
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.657 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      531|      531| 5.310 us | 5.310 us |  531|  531|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |      529|      529|        19|          1|          1|   512|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  | URAM|
+-----------------+---------+-------+-------+-------+-----+
|DSP              |        -|      -|      -|      -|    -|
|Expression       |        -|      -|     80|   1766|    -|
|FIFO             |        -|      -|      -|      -|    -|
|Instance         |        -|     11|    634|    625|    -|
|Memory           |        -|      -|      -|      -|    -|
|Multiplexer      |        -|      -|      -|     75|    -|
|Register         |        0|      -|   1112|    192|    -|
+-----------------+---------+-------+-------+-------+-----+
|Total            |        0|     11|   1826|   2658|    0|
+-----------------+---------+-------+-------+-------+-----+
|Available        |      100|     90|  41600|  20800|    0|
+-----------------+---------+-------+-------+-------+-----+
|Utilization (%)  |        0|     12|      4|     12|    0|
+-----------------+---------+-------+-------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |kernel_fadd_32ns_eOg_U11  |kernel_fadd_32ns_eOg  |        0|      2|  205|  205|    0|
    |kernel_fmul_32ns_bkb_U12  |kernel_fmul_32ns_bkb  |        0|      3|  143|  140|    0|
    |kernel_fmul_32ns_bkb_U13  |kernel_fmul_32ns_bkb  |        0|      3|  143|  140|    0|
    |kernel_fmul_32ns_bkb_U14  |kernel_fmul_32ns_bkb  |        0|      3|  143|  140|    0|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                     |                      |        0|     11|  634|  625|    0|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+----+-----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF | LUT | Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+----+-----+------------+------------+
    |add_ln949_1_fu_571_p2             |     +    |      0|   0|   23|           6|          16|
    |add_ln949_fu_418_p2               |     +    |      0|   0|   23|           6|          16|
    |add_ln958_1_fu_614_p2             |     +    |      0|   0|   39|           6|          32|
    |add_ln958_fu_461_p2               |     +    |      0|   0|   39|           6|          32|
    |add_ln964_1_fu_750_p2             |     +    |      0|   0|    8|           8|           8|
    |add_ln964_fu_695_p2               |     +    |      0|   0|    8|           8|           8|
    |i_fu_168_p2                       |     +    |      0|   0|   17|          10|           1|
    |lsb_index_1_fu_344_p2             |     +    |      0|   0|   39|           6|          32|
    |lsb_index_fu_289_p2               |     +    |      0|   0|   39|           6|          32|
    |m_12_fu_656_p2                    |     +    |      0|   0|   71|          64|          64|
    |m_2_fu_503_p2                     |     +    |      0|   0|   71|          64|          64|
    |sub_ln944_1_fu_334_p2             |     -    |      0|   0|   39|           5|          32|
    |sub_ln944_fu_279_p2               |     -    |      0|   0|   39|           5|          32|
    |sub_ln947_1_fu_364_p2             |     -    |      0|   0|   15|           4|           5|
    |sub_ln947_fu_309_p2               |     -    |      0|   0|   15|           4|           5|
    |sub_ln958_1_fu_629_p2             |     -    |      0|   0|   39|           5|          32|
    |sub_ln958_fu_476_p2               |     -    |      0|   0|   39|           5|          32|
    |sub_ln964_1_fu_745_p2             |     -    |      0|   0|    8|           1|           8|
    |sub_ln964_fu_690_p2               |     -    |      0|   0|    8|           1|           8|
    |tmp_V_4_fu_240_p2                 |     -    |      0|   0|   23|           1|          16|
    |tmp_V_fu_192_p2                   |     -    |      0|   0|   23|           1|          16|
    |a_1_fu_552_p2                     |    and   |      0|   0|    2|           1|           1|
    |a_fu_399_p2                       |    and   |      0|   0|    2|           1|           1|
    |and_ln949_1_fu_583_p2             |    and   |      0|   0|    2|           1|           1|
    |and_ln949_fu_430_p2               |    and   |      0|   0|    2|           1|           1|
    |ap_block_pp0_stage0_11001         |    and   |      0|   0|    2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1  |    and   |      0|   0|    2|           1|           1|
    |p_Result_13_fu_541_p2             |    and   |      0|   0|   16|          16|          16|
    |p_Result_7_fu_388_p2              |    and   |      0|   0|   16|          16|          16|
    |l_1_fu_326_p3                     |   cttz   |      0|  40|   36|          32|           0|
    |l_fu_271_p3                       |   cttz   |      0|  40|   36|          32|           0|
    |icmp_ln25_fu_162_p2               |   icmp   |      0|   0|   13|          10|          11|
    |icmp_ln935_1_fu_226_p2            |   icmp   |      0|   0|   13|          16|           1|
    |icmp_ln935_fu_178_p2              |   icmp   |      0|   0|   13|          16|           1|
    |icmp_ln947_1_fu_393_p2            |   icmp   |      0|   0|   13|          16|           1|
    |icmp_ln947_2_fu_527_p2            |   icmp   |      0|   0|   18|          31|           1|
    |icmp_ln947_3_fu_546_p2            |   icmp   |      0|   0|   13|          16|           1|
    |icmp_ln947_fu_374_p2              |   icmp   |      0|   0|   18|          31|           1|
    |icmp_ln958_1_fu_609_p2            |   icmp   |      0|   0|   18|          32|           1|
    |icmp_ln958_fu_456_p2              |   icmp   |      0|   0|   18|          32|           1|
    |lshr_ln947_1_fu_535_p2            |   lshr   |      0|   0|   35|           2|          16|
    |lshr_ln947_fu_382_p2              |   lshr   |      0|   0|   35|           2|          16|
    |lshr_ln958_1_fu_619_p2            |   lshr   |      0|   0|  101|          32|          32|
    |lshr_ln958_fu_466_p2              |   lshr   |      0|   0|  101|          32|          32|
    |ap_block_state1                   |    or    |      0|   0|    2|           1|           1|
    |or_ln949_2_fu_436_p2              |    or    |      0|   0|    2|           1|           1|
    |or_ln949_fu_589_p2                |    or    |      0|   0|    2|           1|           1|
    |im_fu_783_p3                      |  select  |      0|   0|   32|           1|           1|
    |m_10_fu_644_p3                    |  select  |      0|   0|   64|           1|          64|
    |m_1_fu_491_p3                     |  select  |      0|   0|   64|           1|          64|
    |re_fu_728_p3                      |  select  |      0|   0|   32|           1|           1|
    |select_ln964_1_fu_738_p3          |  select  |      0|   0|    7|           1|           7|
    |select_ln964_fu_683_p3            |  select  |      0|   0|    7|           1|           7|
    |tmp_V_7_fu_198_p3                 |  select  |      0|   0|   16|           1|          16|
    |tmp_V_9_fu_246_p3                 |  select  |      0|   0|   16|           1|          16|
    |shl_ln958_1_fu_638_p2             |    shl   |      0|   0|  182|          64|          64|
    |shl_ln958_fu_485_p2               |    shl   |      0|   0|  182|          64|          64|
    |ap_enable_pp0                     |    xor   |      0|   0|    2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|   0|    2|           2|           1|
    |xor_ln949_1_fu_565_p2             |    xor   |      0|   0|    2|           1|           2|
    |xor_ln949_fu_412_p2               |    xor   |      0|   0|    2|           1|           2|
    +----------------------------------+----------+-------+----+-----+------------+------------+
    |Total                             |          |      0|  80| 1766|         736|         958|
    +----------------------------------+----------+-------+----+-----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  21|          4|    1|          4|
    |ap_done                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter18      |   9|          2|    1|          2|
    |ap_phi_mux_i_0_phi_fu_137_p4  |   9|          2|   10|         20|
    |i_0_reg_133                   |   9|          2|   10|         20|
    |in_r_blk_n                    |   9|          2|    1|          2|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         |  75|         16|   25|         52|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                            |   3|   0|    3|          0|
    |ap_done_reg                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9              |   1|   0|    1|          0|
    |i_0_reg_133                          |  10|   0|   10|          0|
    |i_reg_799                            |  10|   0|   10|          0|
    |icmp_ln25_reg_795                    |   1|   0|    1|          0|
    |icmp_ln935_1_reg_827                 |   1|   0|    1|          0|
    |icmp_ln935_reg_804                   |   1|   0|    1|          0|
    |im_reg_940                           |  32|   0|   32|          0|
    |lsb_index_1_reg_893                  |  32|   0|   32|          0|
    |lsb_index_reg_861                    |  32|   0|   32|          0|
    |m_3_reg_924                          |  63|   0|   63|          0|
    |m_s_reg_914                          |  63|   0|   63|          0|
    |p_Result_11_reg_845                  |  16|   0|   16|          0|
    |p_Result_16_reg_809                  |   1|   0|    1|          0|
    |p_Result_19_reg_832                  |   1|   0|    1|          0|
    |p_Result_s_reg_822                   |  16|   0|   16|          0|
    |re_reg_934                           |  32|   0|   32|          0|
    |sub_ln944_1_reg_882                  |  32|   0|   32|          0|
    |sub_ln944_reg_850                    |  32|   0|   32|          0|
    |sub_ln947_1_reg_904                  |   5|   0|    5|          0|
    |sub_ln947_reg_872                    |   5|   0|    5|          0|
    |tmp_10_reg_899                       |  31|   0|   31|          0|
    |tmp_12_reg_929                       |   1|   0|    1|          0|
    |tmp_14_reg_956                       |  32|   0|   32|          0|
    |tmp_15_reg_961                       |  32|   0|   32|          0|
    |tmp_6_reg_867                        |  31|   0|   31|          0|
    |tmp_8_reg_919                        |   1|   0|    1|          0|
    |tmp_V_7_reg_814                      |  16|   0|   16|          0|
    |tmp_V_7_reg_814_pp0_iter2_reg        |  16|   0|   16|          0|
    |tmp_V_9_reg_837                      |  16|   0|   16|          0|
    |tmp_V_9_reg_837_pp0_iter2_reg        |  16|   0|   16|          0|
    |tmp_reg_946                          |  32|   0|   32|          0|
    |tmp_s_reg_951                        |  32|   0|   32|          0|
    |trunc_ln943_1_reg_909                |   8|   0|    8|          0|
    |trunc_ln943_1_reg_909_pp0_iter3_reg  |   8|   0|    8|          0|
    |trunc_ln943_reg_877                  |   8|   0|    8|          0|
    |trunc_ln943_reg_877_pp0_iter3_reg    |   8|   0|    8|          0|
    |trunc_ln944_1_reg_888                |  16|   0|   16|          0|
    |trunc_ln944_reg_856                  |  16|   0|   16|          0|
    |i_0_reg_133                          |  64|  32|   10|          0|
    |icmp_ln25_reg_795                    |  64|  32|    1|          0|
    |icmp_ln935_1_reg_827                 |  64|  32|    1|          0|
    |icmp_ln935_reg_804                   |  64|  32|    1|          0|
    |p_Result_16_reg_809                  |  64|  32|    1|          0|
    |p_Result_19_reg_832                  |  64|  32|    1|          0|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                |1112| 192|  743|          0|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+---------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object |    C Type    |
+----------------+-----+-----+------------+---------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs | dummy_proc_be | return value |
|ap_rst          |  in |    1| ap_ctrl_hs | dummy_proc_be | return value |
|ap_start        |  in |    1| ap_ctrl_hs | dummy_proc_be | return value |
|ap_done         | out |    1| ap_ctrl_hs | dummy_proc_be | return value |
|ap_continue     |  in |    1| ap_ctrl_hs | dummy_proc_be | return value |
|ap_idle         | out |    1| ap_ctrl_hs | dummy_proc_be | return value |
|ap_ready        | out |    1| ap_ctrl_hs | dummy_proc_be | return value |
|in_r_dout       |  in |   32|   ap_fifo  |      in_r     |    pointer   |
|in_r_empty_n    |  in |    1|   ap_fifo  |      in_r     |    pointer   |
|in_r_read       | out |    1|   ap_fifo  |      in_r     |    pointer   |
|out_r_address0  | out |    9|  ap_memory |     out_r     |     array    |
|out_r_ce0       | out |    1|  ap_memory |     out_r     |     array    |
|out_r_we0       | out |    1|  ap_memory |     out_r     |     array    |
|out_r_d0        | out |   32|  ap_memory |     out_r     |     array    |
+----------------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 19


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 21
* Pipeline : 1
  Pipeline-0 : II = 1, D = 19, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 21 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 2 
21 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.66>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %in_r, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str70, i32 0, i32 0, [1 x i8]* @p_str71, [1 x i8]* @p_str72, [1 x i8]* @p_str73, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str74, [1 x i8]* @p_str75)"   --->   Operation 22 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.66ns)   --->   "br label %1" [neural_net_HLS/solution1/fft_top.cpp:25]   --->   Operation 23 'br' <Predicate = true> <Delay = 1.66>

State 2 <SV = 1> <Delay = 2.12>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%i_0 = phi i10 [ 0, %0 ], [ %i, %hls_label_1 ]"   --->   Operation 24 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (1.70ns)   --->   "%icmp_ln25 = icmp eq i10 %i_0, -512" [neural_net_HLS/solution1/fft_top.cpp:25]   --->   Operation 25 'icmp' 'icmp_ln25' <Predicate = true> <Delay = 1.70> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 512, i64 512, i64 512)"   --->   Operation 26 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (2.12ns)   --->   "%i = add i10 %i_0, 1" [neural_net_HLS/solution1/fft_top.cpp:25]   --->   Operation 27 'add' 'i' <Predicate = true> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "br i1 %icmp_ln25, label %2, label %hls_label_1" [neural_net_HLS/solution1/fft_top.cpp:25]   --->   Operation 28 'br' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.34>
ST_3 : Operation 29 [1/1] (3.90ns)   --->   "%in_read = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_r)" [neural_net_HLS/solution1/fft_top.cpp:27]   --->   Operation 29 'read' 'in_read' <Predicate = (!icmp_ln25)> <Delay = 3.90> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_V_6 = trunc i32 %in_read to i16" [neural_net_HLS/solution1/fft_top.cpp:27]   --->   Operation 30 'trunc' 'tmp_V_6' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (2.38ns)   --->   "%icmp_ln935 = icmp eq i16 %tmp_V_6, 0" [neural_net_HLS/solution1/fft_top.cpp:27]   --->   Operation 31 'icmp' 'icmp_ln935' <Predicate = (!icmp_ln25)> <Delay = 2.38> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%p_Result_16 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %in_read, i32 15)" [neural_net_HLS/solution1/fft_top.cpp:27]   --->   Operation 32 'bitselect' 'p_Result_16' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (2.14ns)   --->   "%tmp_V = sub i16 0, %tmp_V_6" [neural_net_HLS/solution1/fft_top.cpp:27]   --->   Operation 33 'sub' 'tmp_V' <Predicate = (!icmp_ln25)> <Delay = 2.14> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (1.29ns)   --->   "%tmp_V_7 = select i1 %p_Result_16, i16 %tmp_V, i16 %tmp_V_6" [neural_net_HLS/solution1/fft_top.cpp:27]   --->   Operation 34 'select' 'tmp_V_7' <Predicate = (!icmp_ln25)> <Delay = 1.29> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%p_Result_s = call i16 @llvm.part.select.i16(i16 %tmp_V_7, i32 15, i32 0) nounwind" [neural_net_HLS/solution1/fft_top.cpp:27]   --->   Operation 35 'partselect' 'p_Result_s' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_V_8 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %in_read, i32 16, i32 31)" [neural_net_HLS/solution1/fft_top.cpp:28]   --->   Operation 36 'partselect' 'tmp_V_8' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (2.38ns)   --->   "%icmp_ln935_1 = icmp eq i16 %tmp_V_8, 0" [neural_net_HLS/solution1/fft_top.cpp:28]   --->   Operation 37 'icmp' 'icmp_ln935_1' <Predicate = (!icmp_ln25)> <Delay = 2.38> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%p_Result_19 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %in_read, i32 31)" [neural_net_HLS/solution1/fft_top.cpp:28]   --->   Operation 38 'bitselect' 'p_Result_19' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (2.14ns)   --->   "%tmp_V_4 = sub i16 0, %tmp_V_8" [neural_net_HLS/solution1/fft_top.cpp:28]   --->   Operation 39 'sub' 'tmp_V_4' <Predicate = (!icmp_ln25)> <Delay = 2.14> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (1.29ns)   --->   "%tmp_V_9 = select i1 %p_Result_19, i16 %tmp_V_4, i16 %tmp_V_8" [neural_net_HLS/solution1/fft_top.cpp:28]   --->   Operation 40 'select' 'tmp_V_9' <Predicate = (!icmp_ln25)> <Delay = 1.29> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%p_Result_11 = call i16 @llvm.part.select.i16(i16 %tmp_V_9, i32 15, i32 0) nounwind" [neural_net_HLS/solution1/fft_top.cpp:28]   --->   Operation 41 'partselect' 'p_Result_11' <Predicate = (!icmp_ln25)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 8.65>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%p_Result_17 = call i32 @_ssdm_op_BitConcatenate.i32.i16.i16(i16 -1, i16 %p_Result_s)" [neural_net_HLS/solution1/fft_top.cpp:27]   --->   Operation 42 'bitconcatenate' 'p_Result_17' <Predicate = (!icmp_ln25 & !icmp_ln935)> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (3.25ns)   --->   "%l = call i32 @llvm.cttz.i32(i32 %p_Result_17, i1 true) nounwind" [neural_net_HLS/solution1/fft_top.cpp:27]   --->   Operation 43 'cttz' 'l' <Predicate = (!icmp_ln25 & !icmp_ln935)> <Delay = 3.25> <Core = "CTTZ">   --->   Core 64 'CTTZ' <Latency = 0> <II = 1> <Delay = 3.25> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 44 [1/1] (2.70ns)   --->   "%sub_ln944 = sub nsw i32 16, %l" [neural_net_HLS/solution1/fft_top.cpp:27]   --->   Operation 44 'sub' 'sub_ln944' <Predicate = (!icmp_ln25 & !icmp_ln935)> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%trunc_ln944 = trunc i32 %sub_ln944 to i16" [neural_net_HLS/solution1/fft_top.cpp:27]   --->   Operation 45 'trunc' 'trunc_ln944' <Predicate = (!icmp_ln25 & !icmp_ln935)> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (2.70ns)   --->   "%lsb_index = add nsw i32 -24, %sub_ln944" [neural_net_HLS/solution1/fft_top.cpp:27]   --->   Operation 46 'add' 'lsb_index' <Predicate = (!icmp_ln25 & !icmp_ln935)> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_6 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %lsb_index, i32 1, i32 31)" [neural_net_HLS/solution1/fft_top.cpp:27]   --->   Operation 47 'partselect' 'tmp_6' <Predicate = (!icmp_ln25 & !icmp_ln935)> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%trunc_ln947 = trunc i32 %sub_ln944 to i5" [neural_net_HLS/solution1/fft_top.cpp:27]   --->   Operation 48 'trunc' 'trunc_ln947' <Predicate = (!icmp_ln25 & !icmp_ln935)> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (1.86ns)   --->   "%sub_ln947 = sub i5 9, %trunc_ln947" [neural_net_HLS/solution1/fft_top.cpp:27]   --->   Operation 49 'sub' 'sub_ln947' <Predicate = (!icmp_ln25 & !icmp_ln935)> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%trunc_ln943 = trunc i32 %l to i8" [neural_net_HLS/solution1/fft_top.cpp:27]   --->   Operation 50 'trunc' 'trunc_ln943' <Predicate = (!icmp_ln25 & !icmp_ln935)> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%p_Result_20 = call i32 @_ssdm_op_BitConcatenate.i32.i16.i16(i16 -1, i16 %p_Result_11)" [neural_net_HLS/solution1/fft_top.cpp:28]   --->   Operation 51 'bitconcatenate' 'p_Result_20' <Predicate = (!icmp_ln25 & !icmp_ln935_1)> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (3.25ns)   --->   "%l_1 = call i32 @llvm.cttz.i32(i32 %p_Result_20, i1 true) nounwind" [neural_net_HLS/solution1/fft_top.cpp:28]   --->   Operation 52 'cttz' 'l_1' <Predicate = (!icmp_ln25 & !icmp_ln935_1)> <Delay = 3.25> <Core = "CTTZ">   --->   Core 64 'CTTZ' <Latency = 0> <II = 1> <Delay = 3.25> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 53 [1/1] (2.70ns)   --->   "%sub_ln944_1 = sub nsw i32 16, %l_1" [neural_net_HLS/solution1/fft_top.cpp:28]   --->   Operation 53 'sub' 'sub_ln944_1' <Predicate = (!icmp_ln25 & !icmp_ln935_1)> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%trunc_ln944_1 = trunc i32 %sub_ln944_1 to i16" [neural_net_HLS/solution1/fft_top.cpp:28]   --->   Operation 54 'trunc' 'trunc_ln944_1' <Predicate = (!icmp_ln25 & !icmp_ln935_1)> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (2.70ns)   --->   "%lsb_index_1 = add nsw i32 -24, %sub_ln944_1" [neural_net_HLS/solution1/fft_top.cpp:28]   --->   Operation 55 'add' 'lsb_index_1' <Predicate = (!icmp_ln25 & !icmp_ln935_1)> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_10 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %lsb_index_1, i32 1, i32 31)" [neural_net_HLS/solution1/fft_top.cpp:28]   --->   Operation 56 'partselect' 'tmp_10' <Predicate = (!icmp_ln25 & !icmp_ln935_1)> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%trunc_ln947_1 = trunc i32 %sub_ln944_1 to i5" [neural_net_HLS/solution1/fft_top.cpp:28]   --->   Operation 57 'trunc' 'trunc_ln947_1' <Predicate = (!icmp_ln25 & !icmp_ln935_1)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (1.86ns)   --->   "%sub_ln947_1 = sub i5 9, %trunc_ln947_1" [neural_net_HLS/solution1/fft_top.cpp:28]   --->   Operation 58 'sub' 'sub_ln947_1' <Predicate = (!icmp_ln25 & !icmp_ln935_1)> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%trunc_ln943_1 = trunc i32 %l_1 to i8" [neural_net_HLS/solution1/fft_top.cpp:28]   --->   Operation 59 'trunc' 'trunc_ln943_1' <Predicate = (!icmp_ln25 & !icmp_ln935_1)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 7.62>
ST_5 : Operation 60 [1/1] (2.43ns)   --->   "%icmp_ln947 = icmp sgt i31 %tmp_6, 0" [neural_net_HLS/solution1/fft_top.cpp:27]   --->   Operation 60 'icmp' 'icmp_ln947' <Predicate = (!icmp_ln25 & !icmp_ln935)> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_1)   --->   "%zext_ln947 = zext i5 %sub_ln947 to i16" [neural_net_HLS/solution1/fft_top.cpp:27]   --->   Operation 61 'zext' 'zext_ln947' <Predicate = (!icmp_ln25 & !icmp_ln935)> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_1)   --->   "%lshr_ln947 = lshr i16 -1, %zext_ln947" [neural_net_HLS/solution1/fft_top.cpp:27]   --->   Operation 62 'lshr' 'lshr_ln947' <Predicate = (!icmp_ln25 & !icmp_ln935)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_1)   --->   "%p_Result_7 = and i16 %tmp_V_7, %lshr_ln947" [neural_net_HLS/solution1/fft_top.cpp:27]   --->   Operation 63 'and' 'p_Result_7' <Predicate = (!icmp_ln25 & !icmp_ln935)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 64 [1/1] (2.55ns) (out node of the LUT)   --->   "%icmp_ln947_1 = icmp ne i16 %p_Result_7, 0" [neural_net_HLS/solution1/fft_top.cpp:27]   --->   Operation 64 'icmp' 'icmp_ln947_1' <Predicate = (!icmp_ln25 & !icmp_ln935)> <Delay = 2.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%a = and i1 %icmp_ln947, %icmp_ln947_1" [neural_net_HLS/solution1/fft_top.cpp:27]   --->   Operation 65 'and' 'a' <Predicate = (!icmp_ln25 & !icmp_ln935)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%tmp_7 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %lsb_index, i32 31)" [neural_net_HLS/solution1/fft_top.cpp:27]   --->   Operation 66 'bitselect' 'tmp_7' <Predicate = (!icmp_ln25 & !icmp_ln935)> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%xor_ln949 = xor i1 %tmp_7, true" [neural_net_HLS/solution1/fft_top.cpp:27]   --->   Operation 67 'xor' 'xor_ln949' <Predicate = (!icmp_ln25 & !icmp_ln935)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 68 [1/1] (2.14ns)   --->   "%add_ln949 = add i16 -24, %trunc_ln944" [neural_net_HLS/solution1/fft_top.cpp:27]   --->   Operation 68 'add' 'add_ln949' <Predicate = (!icmp_ln25 & !icmp_ln935)> <Delay = 2.14> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%p_Result_8 = call i1 @_ssdm_op_BitSelect.i1.i16.i16(i16 %tmp_V_7, i16 %add_ln949)" [neural_net_HLS/solution1/fft_top.cpp:27]   --->   Operation 69 'bitselect' 'p_Result_8' <Predicate = (!icmp_ln25 & !icmp_ln935)> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%and_ln949 = and i1 %p_Result_8, %xor_ln949" [neural_net_HLS/solution1/fft_top.cpp:27]   --->   Operation 70 'and' 'and_ln949' <Predicate = (!icmp_ln25 & !icmp_ln935)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%or_ln949_2 = or i1 %and_ln949, %a" [neural_net_HLS/solution1/fft_top.cpp:27]   --->   Operation 71 'or' 'or_ln949_2' <Predicate = (!icmp_ln25 & !icmp_ln935)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 72 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %or_ln949_2)" [neural_net_HLS/solution1/fft_top.cpp:27]   --->   Operation 72 'bitconcatenate' 'or_ln' <Predicate = (!icmp_ln25 & !icmp_ln935)> <Delay = 0.97>
ST_5 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%m = zext i16 %tmp_V_7 to i64" [neural_net_HLS/solution1/fft_top.cpp:27]   --->   Operation 73 'zext' 'm' <Predicate = (!icmp_ln25 & !icmp_ln935)> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%zext_ln957_1 = zext i16 %tmp_V_7 to i32" [neural_net_HLS/solution1/fft_top.cpp:27]   --->   Operation 74 'zext' 'zext_ln957_1' <Predicate = (!icmp_ln25 & !icmp_ln935)> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (2.43ns)   --->   "%icmp_ln958 = icmp sgt i32 %lsb_index, 0" [neural_net_HLS/solution1/fft_top.cpp:27]   --->   Operation 75 'icmp' 'icmp_ln958' <Predicate = (!icmp_ln25 & !icmp_ln935)> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 76 [1/1] (2.70ns)   --->   "%add_ln958 = add nsw i32 -25, %sub_ln944" [neural_net_HLS/solution1/fft_top.cpp:27]   --->   Operation 76 'add' 'add_ln958' <Predicate = (!icmp_ln25 & !icmp_ln935)> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%lshr_ln958 = lshr i32 %zext_ln957_1, %add_ln958" [neural_net_HLS/solution1/fft_top.cpp:27]   --->   Operation 77 'lshr' 'lshr_ln958' <Predicate = (!icmp_ln25 & !icmp_ln935)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%zext_ln958 = zext i32 %lshr_ln958 to i64" [neural_net_HLS/solution1/fft_top.cpp:27]   --->   Operation 78 'zext' 'zext_ln958' <Predicate = (!icmp_ln25 & !icmp_ln935)> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (2.70ns)   --->   "%sub_ln958 = sub i32 25, %sub_ln944" [neural_net_HLS/solution1/fft_top.cpp:27]   --->   Operation 79 'sub' 'sub_ln958' <Predicate = (!icmp_ln25 & !icmp_ln935)> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%zext_ln958_1 = zext i32 %sub_ln958 to i64" [neural_net_HLS/solution1/fft_top.cpp:27]   --->   Operation 80 'zext' 'zext_ln958_1' <Predicate = (!icmp_ln25 & !icmp_ln935)> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%shl_ln958 = shl i64 %m, %zext_ln958_1" [neural_net_HLS/solution1/fft_top.cpp:27]   --->   Operation 81 'shl' 'shl_ln958' <Predicate = (!icmp_ln25 & !icmp_ln935)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%m_1 = select i1 %icmp_ln958, i64 %zext_ln958, i64 %shl_ln958" [neural_net_HLS/solution1/fft_top.cpp:27]   --->   Operation 82 'select' 'm_1' <Predicate = (!icmp_ln25 & !icmp_ln935)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%zext_ln961 = zext i32 %or_ln to i64" [neural_net_HLS/solution1/fft_top.cpp:27]   --->   Operation 83 'zext' 'zext_ln961' <Predicate = (!icmp_ln25 & !icmp_ln935)> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (4.08ns) (out node of the LUT)   --->   "%m_2 = add i64 %zext_ln961, %m_1" [neural_net_HLS/solution1/fft_top.cpp:27]   --->   Operation 84 'add' 'm_2' <Predicate = (!icmp_ln25 & !icmp_ln935)> <Delay = 4.08> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%m_s = call i63 @_ssdm_op_PartSelect.i63.i64.i32.i32(i64 %m_2, i32 1, i32 63)" [neural_net_HLS/solution1/fft_top.cpp:27]   --->   Operation 85 'partselect' 'm_s' <Predicate = (!icmp_ln25 & !icmp_ln935)> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_8 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %m_2, i32 25)" [neural_net_HLS/solution1/fft_top.cpp:27]   --->   Operation 86 'bitselect' 'tmp_8' <Predicate = (!icmp_ln25 & !icmp_ln935)> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (2.43ns)   --->   "%icmp_ln947_2 = icmp sgt i31 %tmp_10, 0" [neural_net_HLS/solution1/fft_top.cpp:28]   --->   Operation 87 'icmp' 'icmp_ln947_2' <Predicate = (!icmp_ln25 & !icmp_ln935_1)> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_3)   --->   "%zext_ln947_1 = zext i5 %sub_ln947_1 to i16" [neural_net_HLS/solution1/fft_top.cpp:28]   --->   Operation 88 'zext' 'zext_ln947_1' <Predicate = (!icmp_ln25 & !icmp_ln935_1)> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_3)   --->   "%lshr_ln947_1 = lshr i16 -1, %zext_ln947_1" [neural_net_HLS/solution1/fft_top.cpp:28]   --->   Operation 89 'lshr' 'lshr_ln947_1' <Predicate = (!icmp_ln25 & !icmp_ln935_1)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_3)   --->   "%p_Result_13 = and i16 %tmp_V_9, %lshr_ln947_1" [neural_net_HLS/solution1/fft_top.cpp:28]   --->   Operation 90 'and' 'p_Result_13' <Predicate = (!icmp_ln25 & !icmp_ln935_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 91 [1/1] (2.55ns) (out node of the LUT)   --->   "%icmp_ln947_3 = icmp ne i16 %p_Result_13, 0" [neural_net_HLS/solution1/fft_top.cpp:28]   --->   Operation 91 'icmp' 'icmp_ln947_3' <Predicate = (!icmp_ln25 & !icmp_ln935_1)> <Delay = 2.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_1)   --->   "%a_1 = and i1 %icmp_ln947_2, %icmp_ln947_3" [neural_net_HLS/solution1/fft_top.cpp:28]   --->   Operation 92 'and' 'a_1' <Predicate = (!icmp_ln25 & !icmp_ln935_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_1)   --->   "%tmp_11 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %lsb_index_1, i32 31)" [neural_net_HLS/solution1/fft_top.cpp:28]   --->   Operation 93 'bitselect' 'tmp_11' <Predicate = (!icmp_ln25 & !icmp_ln935_1)> <Delay = 0.00>
ST_5 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_1)   --->   "%xor_ln949_1 = xor i1 %tmp_11, true" [neural_net_HLS/solution1/fft_top.cpp:28]   --->   Operation 94 'xor' 'xor_ln949_1' <Predicate = (!icmp_ln25 & !icmp_ln935_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 95 [1/1] (2.14ns)   --->   "%add_ln949_1 = add i16 -24, %trunc_ln944_1" [neural_net_HLS/solution1/fft_top.cpp:28]   --->   Operation 95 'add' 'add_ln949_1' <Predicate = (!icmp_ln25 & !icmp_ln935_1)> <Delay = 2.14> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_1)   --->   "%p_Result_14 = call i1 @_ssdm_op_BitSelect.i1.i16.i16(i16 %tmp_V_9, i16 %add_ln949_1)" [neural_net_HLS/solution1/fft_top.cpp:28]   --->   Operation 96 'bitselect' 'p_Result_14' <Predicate = (!icmp_ln25 & !icmp_ln935_1)> <Delay = 0.00>
ST_5 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_1)   --->   "%and_ln949_1 = and i1 %p_Result_14, %xor_ln949_1" [neural_net_HLS/solution1/fft_top.cpp:28]   --->   Operation 97 'and' 'and_ln949_1' <Predicate = (!icmp_ln25 & !icmp_ln935_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_1)   --->   "%or_ln949 = or i1 %and_ln949_1, %a_1" [neural_net_HLS/solution1/fft_top.cpp:28]   --->   Operation 98 'or' 'or_ln949' <Predicate = (!icmp_ln25 & !icmp_ln935_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 99 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln949_1 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %or_ln949)" [neural_net_HLS/solution1/fft_top.cpp:28]   --->   Operation 99 'bitconcatenate' 'or_ln949_1' <Predicate = (!icmp_ln25 & !icmp_ln935_1)> <Delay = 0.97>
ST_5 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node m_12)   --->   "%m_9 = zext i16 %tmp_V_9 to i64" [neural_net_HLS/solution1/fft_top.cpp:28]   --->   Operation 100 'zext' 'm_9' <Predicate = (!icmp_ln25 & !icmp_ln935_1)> <Delay = 0.00>
ST_5 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node m_12)   --->   "%zext_ln957_2 = zext i16 %tmp_V_9 to i32" [neural_net_HLS/solution1/fft_top.cpp:28]   --->   Operation 101 'zext' 'zext_ln957_2' <Predicate = (!icmp_ln25 & !icmp_ln935_1)> <Delay = 0.00>
ST_5 : Operation 102 [1/1] (2.43ns)   --->   "%icmp_ln958_1 = icmp sgt i32 %lsb_index_1, 0" [neural_net_HLS/solution1/fft_top.cpp:28]   --->   Operation 102 'icmp' 'icmp_ln958_1' <Predicate = (!icmp_ln25 & !icmp_ln935_1)> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 103 [1/1] (2.70ns)   --->   "%add_ln958_1 = add nsw i32 -25, %sub_ln944_1" [neural_net_HLS/solution1/fft_top.cpp:28]   --->   Operation 103 'add' 'add_ln958_1' <Predicate = (!icmp_ln25 & !icmp_ln935_1)> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node m_12)   --->   "%lshr_ln958_1 = lshr i32 %zext_ln957_2, %add_ln958_1" [neural_net_HLS/solution1/fft_top.cpp:28]   --->   Operation 104 'lshr' 'lshr_ln958_1' <Predicate = (!icmp_ln25 & !icmp_ln935_1)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node m_12)   --->   "%zext_ln958_2 = zext i32 %lshr_ln958_1 to i64" [neural_net_HLS/solution1/fft_top.cpp:28]   --->   Operation 105 'zext' 'zext_ln958_2' <Predicate = (!icmp_ln25 & !icmp_ln935_1)> <Delay = 0.00>
ST_5 : Operation 106 [1/1] (2.70ns)   --->   "%sub_ln958_1 = sub i32 25, %sub_ln944_1" [neural_net_HLS/solution1/fft_top.cpp:28]   --->   Operation 106 'sub' 'sub_ln958_1' <Predicate = (!icmp_ln25 & !icmp_ln935_1)> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node m_12)   --->   "%zext_ln958_3 = zext i32 %sub_ln958_1 to i64" [neural_net_HLS/solution1/fft_top.cpp:28]   --->   Operation 107 'zext' 'zext_ln958_3' <Predicate = (!icmp_ln25 & !icmp_ln935_1)> <Delay = 0.00>
ST_5 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node m_12)   --->   "%shl_ln958_1 = shl i64 %m_9, %zext_ln958_3" [neural_net_HLS/solution1/fft_top.cpp:28]   --->   Operation 108 'shl' 'shl_ln958_1' <Predicate = (!icmp_ln25 & !icmp_ln935_1)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node m_12)   --->   "%m_10 = select i1 %icmp_ln958_1, i64 %zext_ln958_2, i64 %shl_ln958_1" [neural_net_HLS/solution1/fft_top.cpp:28]   --->   Operation 109 'select' 'm_10' <Predicate = (!icmp_ln25 & !icmp_ln935_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node m_12)   --->   "%zext_ln961_1 = zext i32 %or_ln949_1 to i64" [neural_net_HLS/solution1/fft_top.cpp:28]   --->   Operation 110 'zext' 'zext_ln961_1' <Predicate = (!icmp_ln25 & !icmp_ln935_1)> <Delay = 0.00>
ST_5 : Operation 111 [1/1] (4.08ns) (out node of the LUT)   --->   "%m_12 = add i64 %zext_ln961_1, %m_10" [neural_net_HLS/solution1/fft_top.cpp:28]   --->   Operation 111 'add' 'm_12' <Predicate = (!icmp_ln25 & !icmp_ln935_1)> <Delay = 4.08> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 112 [1/1] (0.00ns)   --->   "%m_3 = call i63 @_ssdm_op_PartSelect.i63.i64.i32.i32(i64 %m_12, i32 1, i32 63)" [neural_net_HLS/solution1/fft_top.cpp:28]   --->   Operation 112 'partselect' 'm_3' <Predicate = (!icmp_ln25 & !icmp_ln935_1)> <Delay = 0.00>
ST_5 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_12 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %m_12, i32 25)" [neural_net_HLS/solution1/fft_top.cpp:28]   --->   Operation 113 'bitselect' 'tmp_12' <Predicate = (!icmp_ln25 & !icmp_ln935_1)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 5.51>
ST_6 : Operation 114 [1/1] (0.00ns)   --->   "%m_15 = zext i63 %m_s to i64" [neural_net_HLS/solution1/fft_top.cpp:27]   --->   Operation 114 'zext' 'm_15' <Predicate = (!icmp_ln25 & !icmp_ln935)> <Delay = 0.00>
ST_6 : Operation 115 [1/1] (1.04ns)   --->   "%select_ln964 = select i1 %tmp_8, i8 127, i8 126" [neural_net_HLS/solution1/fft_top.cpp:27]   --->   Operation 115 'select' 'select_ln964' <Predicate = (!icmp_ln25 & !icmp_ln935)> <Delay = 1.04> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 116 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln964 = sub i8 1, %trunc_ln943" [neural_net_HLS/solution1/fft_top.cpp:27]   --->   Operation 116 'sub' 'sub_ln964' <Predicate = (!icmp_ln25 & !icmp_ln935)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 117 [1/1] (3.67ns) (root node of TernaryAdder)   --->   "%add_ln964 = add i8 %sub_ln964, %select_ln964" [neural_net_HLS/solution1/fft_top.cpp:27]   --->   Operation 117 'add' 'add_ln964' <Predicate = (!icmp_ln25 & !icmp_ln935)> <Delay = 3.67> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_20 = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 %p_Result_16, i8 %add_ln964)" [neural_net_HLS/solution1/fft_top.cpp:27]   --->   Operation 118 'bitconcatenate' 'tmp_20' <Predicate = (!icmp_ln25 & !icmp_ln935)> <Delay = 0.00>
ST_6 : Operation 119 [1/1] (0.00ns)   --->   "%p_Result_18 = call i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32(i64 %m_15, i9 %tmp_20, i32 23, i32 31)" [neural_net_HLS/solution1/fft_top.cpp:27]   --->   Operation 119 'partset' 'p_Result_18' <Predicate = (!icmp_ln25 & !icmp_ln935)> <Delay = 0.00>
ST_6 : Operation 120 [1/1] (0.00ns)   --->   "%trunc_ln738 = trunc i64 %p_Result_18 to i32" [neural_net_HLS/solution1/fft_top.cpp:27]   --->   Operation 120 'trunc' 'trunc_ln738' <Predicate = (!icmp_ln25 & !icmp_ln935)> <Delay = 0.00>
ST_6 : Operation 121 [1/1] (0.00ns)   --->   "%bitcast_ln739 = bitcast i32 %trunc_ln738 to float" [neural_net_HLS/solution1/fft_top.cpp:27]   --->   Operation 121 'bitcast' 'bitcast_ln739' <Predicate = (!icmp_ln25 & !icmp_ln935)> <Delay = 0.00>
ST_6 : Operation 122 [1/1] (0.79ns)   --->   "%re = select i1 %icmp_ln935, float 0.000000e+00, float %bitcast_ln739" [neural_net_HLS/solution1/fft_top.cpp:27]   --->   Operation 122 'select' 're' <Predicate = (!icmp_ln25)> <Delay = 0.79> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 123 [1/1] (0.00ns)   --->   "%m_16 = zext i63 %m_3 to i64" [neural_net_HLS/solution1/fft_top.cpp:28]   --->   Operation 123 'zext' 'm_16' <Predicate = (!icmp_ln25 & !icmp_ln935_1)> <Delay = 0.00>
ST_6 : Operation 124 [1/1] (1.04ns)   --->   "%select_ln964_1 = select i1 %tmp_12, i8 127, i8 126" [neural_net_HLS/solution1/fft_top.cpp:28]   --->   Operation 124 'select' 'select_ln964_1' <Predicate = (!icmp_ln25 & !icmp_ln935_1)> <Delay = 1.04> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 125 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln964_1 = sub i8 1, %trunc_ln943_1" [neural_net_HLS/solution1/fft_top.cpp:28]   --->   Operation 125 'sub' 'sub_ln964_1' <Predicate = (!icmp_ln25 & !icmp_ln935_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 126 [1/1] (3.67ns) (root node of TernaryAdder)   --->   "%add_ln964_1 = add i8 %sub_ln964_1, %select_ln964_1" [neural_net_HLS/solution1/fft_top.cpp:28]   --->   Operation 126 'add' 'add_ln964_1' <Predicate = (!icmp_ln25 & !icmp_ln935_1)> <Delay = 3.67> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 127 [1/1] (0.00ns)   --->   "%tmp_21 = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 %p_Result_19, i8 %add_ln964_1)" [neural_net_HLS/solution1/fft_top.cpp:28]   --->   Operation 127 'bitconcatenate' 'tmp_21' <Predicate = (!icmp_ln25 & !icmp_ln935_1)> <Delay = 0.00>
ST_6 : Operation 128 [1/1] (0.00ns)   --->   "%p_Result_21 = call i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32(i64 %m_16, i9 %tmp_21, i32 23, i32 31)" [neural_net_HLS/solution1/fft_top.cpp:28]   --->   Operation 128 'partset' 'p_Result_21' <Predicate = (!icmp_ln25 & !icmp_ln935_1)> <Delay = 0.00>
ST_6 : Operation 129 [1/1] (0.00ns)   --->   "%trunc_ln738_1 = trunc i64 %p_Result_21 to i32" [neural_net_HLS/solution1/fft_top.cpp:28]   --->   Operation 129 'trunc' 'trunc_ln738_1' <Predicate = (!icmp_ln25 & !icmp_ln935_1)> <Delay = 0.00>
ST_6 : Operation 130 [1/1] (0.00ns)   --->   "%bitcast_ln739_1 = bitcast i32 %trunc_ln738_1 to float" [neural_net_HLS/solution1/fft_top.cpp:28]   --->   Operation 130 'bitcast' 'bitcast_ln739_1' <Predicate = (!icmp_ln25 & !icmp_ln935_1)> <Delay = 0.00>
ST_6 : Operation 131 [1/1] (0.79ns)   --->   "%im = select i1 %icmp_ln935_1, float 0.000000e+00, float %bitcast_ln739_1" [neural_net_HLS/solution1/fft_top.cpp:28]   --->   Operation 131 'select' 'im' <Predicate = (!icmp_ln25)> <Delay = 0.79> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 7 <SV = 6> <Delay = 5.78>
ST_7 : Operation 132 [4/4] (5.78ns)   --->   "%tmp = fmul float %re, %re" [neural_net_HLS/solution1/fft_top.cpp:29]   --->   Operation 132 'fmul' 'tmp' <Predicate = (!icmp_ln25)> <Delay = 5.78> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 133 [4/4] (5.78ns)   --->   "%tmp_s = fmul float %im, %im" [neural_net_HLS/solution1/fft_top.cpp:29]   --->   Operation 133 'fmul' 'tmp_s' <Predicate = (!icmp_ln25)> <Delay = 5.78> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 5.78>
ST_8 : Operation 134 [3/4] (5.78ns)   --->   "%tmp = fmul float %re, %re" [neural_net_HLS/solution1/fft_top.cpp:29]   --->   Operation 134 'fmul' 'tmp' <Predicate = (!icmp_ln25)> <Delay = 5.78> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 135 [3/4] (5.78ns)   --->   "%tmp_s = fmul float %im, %im" [neural_net_HLS/solution1/fft_top.cpp:29]   --->   Operation 135 'fmul' 'tmp_s' <Predicate = (!icmp_ln25)> <Delay = 5.78> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 5.78>
ST_9 : Operation 136 [2/4] (5.78ns)   --->   "%tmp = fmul float %re, %re" [neural_net_HLS/solution1/fft_top.cpp:29]   --->   Operation 136 'fmul' 'tmp' <Predicate = (!icmp_ln25)> <Delay = 5.78> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 137 [2/4] (5.78ns)   --->   "%tmp_s = fmul float %im, %im" [neural_net_HLS/solution1/fft_top.cpp:29]   --->   Operation 137 'fmul' 'tmp_s' <Predicate = (!icmp_ln25)> <Delay = 5.78> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 5.78>
ST_10 : Operation 138 [1/4] (5.78ns)   --->   "%tmp = fmul float %re, %re" [neural_net_HLS/solution1/fft_top.cpp:29]   --->   Operation 138 'fmul' 'tmp' <Predicate = (!icmp_ln25)> <Delay = 5.78> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 139 [1/4] (5.78ns)   --->   "%tmp_s = fmul float %im, %im" [neural_net_HLS/solution1/fft_top.cpp:29]   --->   Operation 139 'fmul' 'tmp_s' <Predicate = (!icmp_ln25)> <Delay = 5.78> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 8.26>
ST_11 : Operation 140 [5/5] (8.26ns)   --->   "%tmp_14 = fadd float %tmp, %tmp_s" [neural_net_HLS/solution1/fft_top.cpp:29]   --->   Operation 140 'fadd' 'tmp_14' <Predicate = (!icmp_ln25)> <Delay = 8.26> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 8.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 8.26>
ST_12 : Operation 141 [4/5] (8.26ns)   --->   "%tmp_14 = fadd float %tmp, %tmp_s" [neural_net_HLS/solution1/fft_top.cpp:29]   --->   Operation 141 'fadd' 'tmp_14' <Predicate = (!icmp_ln25)> <Delay = 8.26> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 8.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 8.26>
ST_13 : Operation 142 [3/5] (8.26ns)   --->   "%tmp_14 = fadd float %tmp, %tmp_s" [neural_net_HLS/solution1/fft_top.cpp:29]   --->   Operation 142 'fadd' 'tmp_14' <Predicate = (!icmp_ln25)> <Delay = 8.26> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 8.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 8.26>
ST_14 : Operation 143 [2/5] (8.26ns)   --->   "%tmp_14 = fadd float %tmp, %tmp_s" [neural_net_HLS/solution1/fft_top.cpp:29]   --->   Operation 143 'fadd' 'tmp_14' <Predicate = (!icmp_ln25)> <Delay = 8.26> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 8.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 8.26>
ST_15 : Operation 144 [1/5] (8.26ns)   --->   "%tmp_14 = fadd float %tmp, %tmp_s" [neural_net_HLS/solution1/fft_top.cpp:29]   --->   Operation 144 'fadd' 'tmp_14' <Predicate = (!icmp_ln25)> <Delay = 8.26> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 8.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 5.78>
ST_16 : Operation 145 [4/4] (5.78ns)   --->   "%tmp_15 = fmul float %tmp_14, 2.621440e+05" [neural_net_HLS/solution1/fft_top.cpp:29]   --->   Operation 145 'fmul' 'tmp_15' <Predicate = (!icmp_ln25)> <Delay = 5.78> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 5.78>
ST_17 : Operation 146 [3/4] (5.78ns)   --->   "%tmp_15 = fmul float %tmp_14, 2.621440e+05" [neural_net_HLS/solution1/fft_top.cpp:29]   --->   Operation 146 'fmul' 'tmp_15' <Predicate = (!icmp_ln25)> <Delay = 5.78> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 5.78>
ST_18 : Operation 147 [2/4] (5.78ns)   --->   "%tmp_15 = fmul float %tmp_14, 2.621440e+05" [neural_net_HLS/solution1/fft_top.cpp:29]   --->   Operation 147 'fmul' 'tmp_15' <Predicate = (!icmp_ln25)> <Delay = 5.78> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 5.78>
ST_19 : Operation 148 [1/4] (5.78ns)   --->   "%tmp_15 = fmul float %tmp_14, 2.621440e+05" [neural_net_HLS/solution1/fft_top.cpp:29]   --->   Operation 148 'fmul' 'tmp_15' <Predicate = (!icmp_ln25)> <Delay = 5.78> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 3.25>
ST_20 : Operation 149 [1/1] (0.00ns)   --->   "%tmp_19 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str211)" [neural_net_HLS/solution1/fft_top.cpp:25]   --->   Operation 149 'specregionbegin' 'tmp_19' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_20 : Operation 150 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str110) nounwind" [neural_net_HLS/solution1/fft_top.cpp:26]   --->   Operation 150 'specpipeline' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_20 : Operation 151 [1/1] (0.00ns)   --->   "%zext_ln27 = zext i10 %i_0 to i64" [neural_net_HLS/solution1/fft_top.cpp:27]   --->   Operation 151 'zext' 'zext_ln27' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_20 : Operation 152 [1/1] (0.00ns)   --->   "%out_addr = getelementptr [512 x float]* %out_r, i64 0, i64 %zext_ln27" [neural_net_HLS/solution1/fft_top.cpp:29]   --->   Operation 152 'getelementptr' 'out_addr' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_20 : Operation 153 [1/1] (3.25ns)   --->   "store float %tmp_15, float* %out_addr, align 4" [neural_net_HLS/solution1/fft_top.cpp:29]   --->   Operation 153 'store' <Predicate = (!icmp_ln25)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_20 : Operation 154 [1/1] (0.00ns)   --->   "%empty_42 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str211, i32 %tmp_19)" [neural_net_HLS/solution1/fft_top.cpp:30]   --->   Operation 154 'specregionend' 'empty_42' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_20 : Operation 155 [1/1] (0.00ns)   --->   "br label %1" [neural_net_HLS/solution1/fft_top.cpp:25]   --->   Operation 155 'br' <Predicate = (!icmp_ln25)> <Delay = 0.00>

State 21 <SV = 2> <Delay = 0.00>
ST_21 : Operation 156 [1/1] (0.00ns)   --->   "ret void" [neural_net_HLS/solution1/fft_top.cpp:31]   --->   Operation 156 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0 (specinterface    ) [ 0000000000000000000000]
br_ln25           (br               ) [ 0111111111111111111110]
i_0               (phi              ) [ 0011111111111111111110]
icmp_ln25         (icmp             ) [ 0011111111111111111110]
empty             (speclooptripcount) [ 0000000000000000000000]
i                 (add              ) [ 0111111111111111111110]
br_ln25           (br               ) [ 0000000000000000000000]
in_read           (read             ) [ 0000000000000000000000]
tmp_V_6           (trunc            ) [ 0000000000000000000000]
icmp_ln935        (icmp             ) [ 0010111000000000000000]
p_Result_16       (bitselect        ) [ 0010111000000000000000]
tmp_V             (sub              ) [ 0000000000000000000000]
tmp_V_7           (select           ) [ 0010110000000000000000]
p_Result_s        (partselect       ) [ 0010100000000000000000]
tmp_V_8           (partselect       ) [ 0000000000000000000000]
icmp_ln935_1      (icmp             ) [ 0010111000000000000000]
p_Result_19       (bitselect        ) [ 0010111000000000000000]
tmp_V_4           (sub              ) [ 0000000000000000000000]
tmp_V_9           (select           ) [ 0010110000000000000000]
p_Result_11       (partselect       ) [ 0010100000000000000000]
p_Result_17       (bitconcatenate   ) [ 0000000000000000000000]
l                 (cttz             ) [ 0000000000000000000000]
sub_ln944         (sub              ) [ 0010010000000000000000]
trunc_ln944       (trunc            ) [ 0010010000000000000000]
lsb_index         (add              ) [ 0010010000000000000000]
tmp_6             (partselect       ) [ 0010010000000000000000]
trunc_ln947       (trunc            ) [ 0000000000000000000000]
sub_ln947         (sub              ) [ 0010010000000000000000]
trunc_ln943       (trunc            ) [ 0010011000000000000000]
p_Result_20       (bitconcatenate   ) [ 0000000000000000000000]
l_1               (cttz             ) [ 0000000000000000000000]
sub_ln944_1       (sub              ) [ 0010010000000000000000]
trunc_ln944_1     (trunc            ) [ 0010010000000000000000]
lsb_index_1       (add              ) [ 0010010000000000000000]
tmp_10            (partselect       ) [ 0010010000000000000000]
trunc_ln947_1     (trunc            ) [ 0000000000000000000000]
sub_ln947_1       (sub              ) [ 0010010000000000000000]
trunc_ln943_1     (trunc            ) [ 0010011000000000000000]
icmp_ln947        (icmp             ) [ 0000000000000000000000]
zext_ln947        (zext             ) [ 0000000000000000000000]
lshr_ln947        (lshr             ) [ 0000000000000000000000]
p_Result_7        (and              ) [ 0000000000000000000000]
icmp_ln947_1      (icmp             ) [ 0000000000000000000000]
a                 (and              ) [ 0000000000000000000000]
tmp_7             (bitselect        ) [ 0000000000000000000000]
xor_ln949         (xor              ) [ 0000000000000000000000]
add_ln949         (add              ) [ 0000000000000000000000]
p_Result_8        (bitselect        ) [ 0000000000000000000000]
and_ln949         (and              ) [ 0000000000000000000000]
or_ln949_2        (or               ) [ 0000000000000000000000]
or_ln             (bitconcatenate   ) [ 0000000000000000000000]
m                 (zext             ) [ 0000000000000000000000]
zext_ln957_1      (zext             ) [ 0000000000000000000000]
icmp_ln958        (icmp             ) [ 0000000000000000000000]
add_ln958         (add              ) [ 0000000000000000000000]
lshr_ln958        (lshr             ) [ 0000000000000000000000]
zext_ln958        (zext             ) [ 0000000000000000000000]
sub_ln958         (sub              ) [ 0000000000000000000000]
zext_ln958_1      (zext             ) [ 0000000000000000000000]
shl_ln958         (shl              ) [ 0000000000000000000000]
m_1               (select           ) [ 0000000000000000000000]
zext_ln961        (zext             ) [ 0000000000000000000000]
m_2               (add              ) [ 0000000000000000000000]
m_s               (partselect       ) [ 0010001000000000000000]
tmp_8             (bitselect        ) [ 0010001000000000000000]
icmp_ln947_2      (icmp             ) [ 0000000000000000000000]
zext_ln947_1      (zext             ) [ 0000000000000000000000]
lshr_ln947_1      (lshr             ) [ 0000000000000000000000]
p_Result_13       (and              ) [ 0000000000000000000000]
icmp_ln947_3      (icmp             ) [ 0000000000000000000000]
a_1               (and              ) [ 0000000000000000000000]
tmp_11            (bitselect        ) [ 0000000000000000000000]
xor_ln949_1       (xor              ) [ 0000000000000000000000]
add_ln949_1       (add              ) [ 0000000000000000000000]
p_Result_14       (bitselect        ) [ 0000000000000000000000]
and_ln949_1       (and              ) [ 0000000000000000000000]
or_ln949          (or               ) [ 0000000000000000000000]
or_ln949_1        (bitconcatenate   ) [ 0000000000000000000000]
m_9               (zext             ) [ 0000000000000000000000]
zext_ln957_2      (zext             ) [ 0000000000000000000000]
icmp_ln958_1      (icmp             ) [ 0000000000000000000000]
add_ln958_1       (add              ) [ 0000000000000000000000]
lshr_ln958_1      (lshr             ) [ 0000000000000000000000]
zext_ln958_2      (zext             ) [ 0000000000000000000000]
sub_ln958_1       (sub              ) [ 0000000000000000000000]
zext_ln958_3      (zext             ) [ 0000000000000000000000]
shl_ln958_1       (shl              ) [ 0000000000000000000000]
m_10              (select           ) [ 0000000000000000000000]
zext_ln961_1      (zext             ) [ 0000000000000000000000]
m_12              (add              ) [ 0000000000000000000000]
m_3               (partselect       ) [ 0010001000000000000000]
tmp_12            (bitselect        ) [ 0010001000000000000000]
m_15              (zext             ) [ 0000000000000000000000]
select_ln964      (select           ) [ 0000000000000000000000]
sub_ln964         (sub              ) [ 0000000000000000000000]
add_ln964         (add              ) [ 0000000000000000000000]
tmp_20            (bitconcatenate   ) [ 0000000000000000000000]
p_Result_18       (partset          ) [ 0000000000000000000000]
trunc_ln738       (trunc            ) [ 0000000000000000000000]
bitcast_ln739     (bitcast          ) [ 0000000000000000000000]
re                (select           ) [ 0010000111100000000000]
m_16              (zext             ) [ 0000000000000000000000]
select_ln964_1    (select           ) [ 0000000000000000000000]
sub_ln964_1       (sub              ) [ 0000000000000000000000]
add_ln964_1       (add              ) [ 0000000000000000000000]
tmp_21            (bitconcatenate   ) [ 0000000000000000000000]
p_Result_21       (partset          ) [ 0000000000000000000000]
trunc_ln738_1     (trunc            ) [ 0000000000000000000000]
bitcast_ln739_1   (bitcast          ) [ 0000000000000000000000]
im                (select           ) [ 0010000111100000000000]
tmp               (fmul             ) [ 0010000000011111000000]
tmp_s             (fmul             ) [ 0010000000011111000000]
tmp_14            (fadd             ) [ 0010000000000000111100]
tmp_15            (fmul             ) [ 0010000000000000000010]
tmp_19            (specregionbegin  ) [ 0000000000000000000000]
specpipeline_ln26 (specpipeline     ) [ 0000000000000000000000]
zext_ln27         (zext             ) [ 0000000000000000000000]
out_addr          (getelementptr    ) [ 0000000000000000000000]
store_ln29        (store            ) [ 0000000000000000000000]
empty_42          (specregionend    ) [ 0000000000000000000000]
br_ln25           (br               ) [ 0111111111111111111110]
ret_ln31          (ret              ) [ 0000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_r"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str70"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str71"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str72"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str73"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str74"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str75"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.select.i16"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i16.i16"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.cttz.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i16.i16"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i31.i1"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i63.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i1.i8"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSet.i64.i64.i9.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str211"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str110"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="114" class="1004" name="in_read_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="0"/>
<pin id="117" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_read/3 "/>
</bind>
</comp>

<comp id="120" class="1004" name="out_addr_gep_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="0" index="2" bw="10" slack="0"/>
<pin id="124" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_addr/20 "/>
</bind>
</comp>

<comp id="127" class="1004" name="store_ln29_access_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="9" slack="0"/>
<pin id="129" dir="0" index="1" bw="32" slack="1"/>
<pin id="130" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="131" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln29/20 "/>
</bind>
</comp>

<comp id="133" class="1005" name="i_0_reg_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="10" slack="1"/>
<pin id="135" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="137" class="1004" name="i_0_phi_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="1" slack="1"/>
<pin id="139" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="140" dir="0" index="2" bw="10" slack="0"/>
<pin id="141" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="142" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="145" class="1004" name="grp_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="32" slack="1"/>
<pin id="147" dir="0" index="1" bw="32" slack="1"/>
<pin id="148" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_14/11 "/>
</bind>
</comp>

<comp id="149" class="1004" name="grp_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="32" slack="1"/>
<pin id="151" dir="0" index="1" bw="32" slack="1"/>
<pin id="152" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp/7 "/>
</bind>
</comp>

<comp id="153" class="1004" name="grp_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="32" slack="1"/>
<pin id="155" dir="0" index="1" bw="32" slack="1"/>
<pin id="156" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_s/7 "/>
</bind>
</comp>

<comp id="157" class="1004" name="grp_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="32" slack="1"/>
<pin id="159" dir="0" index="1" bw="32" slack="0"/>
<pin id="160" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_15/16 "/>
</bind>
</comp>

<comp id="162" class="1004" name="icmp_ln25_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="10" slack="0"/>
<pin id="164" dir="0" index="1" bw="10" slack="0"/>
<pin id="165" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln25/2 "/>
</bind>
</comp>

<comp id="168" class="1004" name="i_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="10" slack="0"/>
<pin id="170" dir="0" index="1" bw="1" slack="0"/>
<pin id="171" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="174" class="1004" name="tmp_V_6_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="32" slack="0"/>
<pin id="176" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_V_6/3 "/>
</bind>
</comp>

<comp id="178" class="1004" name="icmp_ln935_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="16" slack="0"/>
<pin id="180" dir="0" index="1" bw="16" slack="0"/>
<pin id="181" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln935/3 "/>
</bind>
</comp>

<comp id="184" class="1004" name="p_Result_16_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="0" index="1" bw="32" slack="0"/>
<pin id="187" dir="0" index="2" bw="5" slack="0"/>
<pin id="188" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_16/3 "/>
</bind>
</comp>

<comp id="192" class="1004" name="tmp_V_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="0"/>
<pin id="194" dir="0" index="1" bw="16" slack="0"/>
<pin id="195" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_V/3 "/>
</bind>
</comp>

<comp id="198" class="1004" name="tmp_V_7_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="0"/>
<pin id="200" dir="0" index="1" bw="16" slack="0"/>
<pin id="201" dir="0" index="2" bw="16" slack="0"/>
<pin id="202" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_V_7/3 "/>
</bind>
</comp>

<comp id="206" class="1004" name="p_Result_s_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="16" slack="0"/>
<pin id="208" dir="0" index="1" bw="16" slack="0"/>
<pin id="209" dir="0" index="2" bw="5" slack="0"/>
<pin id="210" dir="0" index="3" bw="1" slack="0"/>
<pin id="211" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_s/3 "/>
</bind>
</comp>

<comp id="216" class="1004" name="tmp_V_8_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="16" slack="0"/>
<pin id="218" dir="0" index="1" bw="32" slack="0"/>
<pin id="219" dir="0" index="2" bw="6" slack="0"/>
<pin id="220" dir="0" index="3" bw="6" slack="0"/>
<pin id="221" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_V_8/3 "/>
</bind>
</comp>

<comp id="226" class="1004" name="icmp_ln935_1_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="16" slack="0"/>
<pin id="228" dir="0" index="1" bw="16" slack="0"/>
<pin id="229" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln935_1/3 "/>
</bind>
</comp>

<comp id="232" class="1004" name="p_Result_19_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="0"/>
<pin id="234" dir="0" index="1" bw="32" slack="0"/>
<pin id="235" dir="0" index="2" bw="6" slack="0"/>
<pin id="236" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_19/3 "/>
</bind>
</comp>

<comp id="240" class="1004" name="tmp_V_4_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1" slack="0"/>
<pin id="242" dir="0" index="1" bw="16" slack="0"/>
<pin id="243" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_V_4/3 "/>
</bind>
</comp>

<comp id="246" class="1004" name="tmp_V_9_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="1" slack="0"/>
<pin id="248" dir="0" index="1" bw="16" slack="0"/>
<pin id="249" dir="0" index="2" bw="16" slack="0"/>
<pin id="250" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_V_9/3 "/>
</bind>
</comp>

<comp id="254" class="1004" name="p_Result_11_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="16" slack="0"/>
<pin id="256" dir="0" index="1" bw="16" slack="0"/>
<pin id="257" dir="0" index="2" bw="5" slack="0"/>
<pin id="258" dir="0" index="3" bw="1" slack="0"/>
<pin id="259" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_11/3 "/>
</bind>
</comp>

<comp id="264" class="1004" name="p_Result_17_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="32" slack="0"/>
<pin id="266" dir="0" index="1" bw="1" slack="0"/>
<pin id="267" dir="0" index="2" bw="16" slack="1"/>
<pin id="268" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_17/4 "/>
</bind>
</comp>

<comp id="271" class="1004" name="l_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="32" slack="0"/>
<pin id="273" dir="0" index="1" bw="32" slack="0"/>
<pin id="274" dir="0" index="2" bw="1" slack="0"/>
<pin id="275" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="cttz(524) " fcode="cttz"/>
<opset="l/4 "/>
</bind>
</comp>

<comp id="279" class="1004" name="sub_ln944_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="6" slack="0"/>
<pin id="281" dir="0" index="1" bw="32" slack="0"/>
<pin id="282" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln944/4 "/>
</bind>
</comp>

<comp id="285" class="1004" name="trunc_ln944_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="32" slack="0"/>
<pin id="287" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln944/4 "/>
</bind>
</comp>

<comp id="289" class="1004" name="lsb_index_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="6" slack="0"/>
<pin id="291" dir="0" index="1" bw="32" slack="0"/>
<pin id="292" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="lsb_index/4 "/>
</bind>
</comp>

<comp id="295" class="1004" name="tmp_6_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="31" slack="0"/>
<pin id="297" dir="0" index="1" bw="32" slack="0"/>
<pin id="298" dir="0" index="2" bw="1" slack="0"/>
<pin id="299" dir="0" index="3" bw="6" slack="0"/>
<pin id="300" dir="1" index="4" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/4 "/>
</bind>
</comp>

<comp id="305" class="1004" name="trunc_ln947_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="32" slack="0"/>
<pin id="307" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln947/4 "/>
</bind>
</comp>

<comp id="309" class="1004" name="sub_ln947_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="5" slack="0"/>
<pin id="311" dir="0" index="1" bw="5" slack="0"/>
<pin id="312" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln947/4 "/>
</bind>
</comp>

<comp id="315" class="1004" name="trunc_ln943_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="32" slack="0"/>
<pin id="317" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln943/4 "/>
</bind>
</comp>

<comp id="319" class="1004" name="p_Result_20_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="32" slack="0"/>
<pin id="321" dir="0" index="1" bw="1" slack="0"/>
<pin id="322" dir="0" index="2" bw="16" slack="1"/>
<pin id="323" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_20/4 "/>
</bind>
</comp>

<comp id="326" class="1004" name="l_1_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="32" slack="0"/>
<pin id="328" dir="0" index="1" bw="32" slack="0"/>
<pin id="329" dir="0" index="2" bw="1" slack="0"/>
<pin id="330" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="cttz(524) " fcode="cttz"/>
<opset="l_1/4 "/>
</bind>
</comp>

<comp id="334" class="1004" name="sub_ln944_1_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="6" slack="0"/>
<pin id="336" dir="0" index="1" bw="32" slack="0"/>
<pin id="337" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln944_1/4 "/>
</bind>
</comp>

<comp id="340" class="1004" name="trunc_ln944_1_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="32" slack="0"/>
<pin id="342" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln944_1/4 "/>
</bind>
</comp>

<comp id="344" class="1004" name="lsb_index_1_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="6" slack="0"/>
<pin id="346" dir="0" index="1" bw="32" slack="0"/>
<pin id="347" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="lsb_index_1/4 "/>
</bind>
</comp>

<comp id="350" class="1004" name="tmp_10_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="31" slack="0"/>
<pin id="352" dir="0" index="1" bw="32" slack="0"/>
<pin id="353" dir="0" index="2" bw="1" slack="0"/>
<pin id="354" dir="0" index="3" bw="6" slack="0"/>
<pin id="355" dir="1" index="4" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_10/4 "/>
</bind>
</comp>

<comp id="360" class="1004" name="trunc_ln947_1_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="32" slack="0"/>
<pin id="362" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln947_1/4 "/>
</bind>
</comp>

<comp id="364" class="1004" name="sub_ln947_1_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="5" slack="0"/>
<pin id="366" dir="0" index="1" bw="5" slack="0"/>
<pin id="367" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln947_1/4 "/>
</bind>
</comp>

<comp id="370" class="1004" name="trunc_ln943_1_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="32" slack="0"/>
<pin id="372" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln943_1/4 "/>
</bind>
</comp>

<comp id="374" class="1004" name="icmp_ln947_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="31" slack="1"/>
<pin id="376" dir="0" index="1" bw="31" slack="0"/>
<pin id="377" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln947/5 "/>
</bind>
</comp>

<comp id="379" class="1004" name="zext_ln947_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="5" slack="1"/>
<pin id="381" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln947/5 "/>
</bind>
</comp>

<comp id="382" class="1004" name="lshr_ln947_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="1" slack="0"/>
<pin id="384" dir="0" index="1" bw="5" slack="0"/>
<pin id="385" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln947/5 "/>
</bind>
</comp>

<comp id="388" class="1004" name="p_Result_7_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="16" slack="2"/>
<pin id="390" dir="0" index="1" bw="16" slack="0"/>
<pin id="391" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_Result_7/5 "/>
</bind>
</comp>

<comp id="393" class="1004" name="icmp_ln947_1_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="16" slack="0"/>
<pin id="395" dir="0" index="1" bw="16" slack="0"/>
<pin id="396" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln947_1/5 "/>
</bind>
</comp>

<comp id="399" class="1004" name="a_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="1" slack="0"/>
<pin id="401" dir="0" index="1" bw="1" slack="0"/>
<pin id="402" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="a/5 "/>
</bind>
</comp>

<comp id="405" class="1004" name="tmp_7_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="1" slack="0"/>
<pin id="407" dir="0" index="1" bw="32" slack="1"/>
<pin id="408" dir="0" index="2" bw="6" slack="0"/>
<pin id="409" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_7/5 "/>
</bind>
</comp>

<comp id="412" class="1004" name="xor_ln949_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="1" slack="0"/>
<pin id="414" dir="0" index="1" bw="1" slack="0"/>
<pin id="415" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln949/5 "/>
</bind>
</comp>

<comp id="418" class="1004" name="add_ln949_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="6" slack="0"/>
<pin id="420" dir="0" index="1" bw="16" slack="1"/>
<pin id="421" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln949/5 "/>
</bind>
</comp>

<comp id="423" class="1004" name="p_Result_8_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="1" slack="0"/>
<pin id="425" dir="0" index="1" bw="16" slack="2"/>
<pin id="426" dir="0" index="2" bw="16" slack="0"/>
<pin id="427" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_8/5 "/>
</bind>
</comp>

<comp id="430" class="1004" name="and_ln949_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="1" slack="0"/>
<pin id="432" dir="0" index="1" bw="1" slack="0"/>
<pin id="433" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln949/5 "/>
</bind>
</comp>

<comp id="436" class="1004" name="or_ln949_2_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="1" slack="0"/>
<pin id="438" dir="0" index="1" bw="1" slack="0"/>
<pin id="439" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln949_2/5 "/>
</bind>
</comp>

<comp id="442" class="1004" name="or_ln_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="32" slack="0"/>
<pin id="444" dir="0" index="1" bw="1" slack="0"/>
<pin id="445" dir="0" index="2" bw="1" slack="0"/>
<pin id="446" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/5 "/>
</bind>
</comp>

<comp id="450" class="1004" name="m_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="16" slack="2"/>
<pin id="452" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="m/5 "/>
</bind>
</comp>

<comp id="453" class="1004" name="zext_ln957_1_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="16" slack="2"/>
<pin id="455" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln957_1/5 "/>
</bind>
</comp>

<comp id="456" class="1004" name="icmp_ln958_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="32" slack="1"/>
<pin id="458" dir="0" index="1" bw="32" slack="0"/>
<pin id="459" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln958/5 "/>
</bind>
</comp>

<comp id="461" class="1004" name="add_ln958_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="6" slack="0"/>
<pin id="463" dir="0" index="1" bw="32" slack="1"/>
<pin id="464" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln958/5 "/>
</bind>
</comp>

<comp id="466" class="1004" name="lshr_ln958_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="16" slack="0"/>
<pin id="468" dir="0" index="1" bw="32" slack="0"/>
<pin id="469" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln958/5 "/>
</bind>
</comp>

<comp id="472" class="1004" name="zext_ln958_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="32" slack="0"/>
<pin id="474" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln958/5 "/>
</bind>
</comp>

<comp id="476" class="1004" name="sub_ln958_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="6" slack="0"/>
<pin id="478" dir="0" index="1" bw="32" slack="1"/>
<pin id="479" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln958/5 "/>
</bind>
</comp>

<comp id="481" class="1004" name="zext_ln958_1_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="32" slack="0"/>
<pin id="483" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln958_1/5 "/>
</bind>
</comp>

<comp id="485" class="1004" name="shl_ln958_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="16" slack="0"/>
<pin id="487" dir="0" index="1" bw="32" slack="0"/>
<pin id="488" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln958/5 "/>
</bind>
</comp>

<comp id="491" class="1004" name="m_1_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="1" slack="0"/>
<pin id="493" dir="0" index="1" bw="64" slack="0"/>
<pin id="494" dir="0" index="2" bw="64" slack="0"/>
<pin id="495" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="m_1/5 "/>
</bind>
</comp>

<comp id="499" class="1004" name="zext_ln961_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="32" slack="0"/>
<pin id="501" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln961/5 "/>
</bind>
</comp>

<comp id="503" class="1004" name="m_2_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="32" slack="0"/>
<pin id="505" dir="0" index="1" bw="64" slack="0"/>
<pin id="506" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m_2/5 "/>
</bind>
</comp>

<comp id="509" class="1004" name="m_s_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="63" slack="0"/>
<pin id="511" dir="0" index="1" bw="64" slack="0"/>
<pin id="512" dir="0" index="2" bw="1" slack="0"/>
<pin id="513" dir="0" index="3" bw="7" slack="0"/>
<pin id="514" dir="1" index="4" bw="63" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="m_s/5 "/>
</bind>
</comp>

<comp id="519" class="1004" name="tmp_8_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="1" slack="0"/>
<pin id="521" dir="0" index="1" bw="64" slack="0"/>
<pin id="522" dir="0" index="2" bw="6" slack="0"/>
<pin id="523" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_8/5 "/>
</bind>
</comp>

<comp id="527" class="1004" name="icmp_ln947_2_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="31" slack="1"/>
<pin id="529" dir="0" index="1" bw="31" slack="0"/>
<pin id="530" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln947_2/5 "/>
</bind>
</comp>

<comp id="532" class="1004" name="zext_ln947_1_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="5" slack="1"/>
<pin id="534" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln947_1/5 "/>
</bind>
</comp>

<comp id="535" class="1004" name="lshr_ln947_1_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="1" slack="0"/>
<pin id="537" dir="0" index="1" bw="5" slack="0"/>
<pin id="538" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln947_1/5 "/>
</bind>
</comp>

<comp id="541" class="1004" name="p_Result_13_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="16" slack="2"/>
<pin id="543" dir="0" index="1" bw="16" slack="0"/>
<pin id="544" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_Result_13/5 "/>
</bind>
</comp>

<comp id="546" class="1004" name="icmp_ln947_3_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="16" slack="0"/>
<pin id="548" dir="0" index="1" bw="16" slack="0"/>
<pin id="549" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln947_3/5 "/>
</bind>
</comp>

<comp id="552" class="1004" name="a_1_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="1" slack="0"/>
<pin id="554" dir="0" index="1" bw="1" slack="0"/>
<pin id="555" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="a_1/5 "/>
</bind>
</comp>

<comp id="558" class="1004" name="tmp_11_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="1" slack="0"/>
<pin id="560" dir="0" index="1" bw="32" slack="1"/>
<pin id="561" dir="0" index="2" bw="6" slack="0"/>
<pin id="562" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_11/5 "/>
</bind>
</comp>

<comp id="565" class="1004" name="xor_ln949_1_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="1" slack="0"/>
<pin id="567" dir="0" index="1" bw="1" slack="0"/>
<pin id="568" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln949_1/5 "/>
</bind>
</comp>

<comp id="571" class="1004" name="add_ln949_1_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="6" slack="0"/>
<pin id="573" dir="0" index="1" bw="16" slack="1"/>
<pin id="574" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln949_1/5 "/>
</bind>
</comp>

<comp id="576" class="1004" name="p_Result_14_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="1" slack="0"/>
<pin id="578" dir="0" index="1" bw="16" slack="2"/>
<pin id="579" dir="0" index="2" bw="16" slack="0"/>
<pin id="580" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_14/5 "/>
</bind>
</comp>

<comp id="583" class="1004" name="and_ln949_1_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="1" slack="0"/>
<pin id="585" dir="0" index="1" bw="1" slack="0"/>
<pin id="586" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln949_1/5 "/>
</bind>
</comp>

<comp id="589" class="1004" name="or_ln949_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="1" slack="0"/>
<pin id="591" dir="0" index="1" bw="1" slack="0"/>
<pin id="592" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln949/5 "/>
</bind>
</comp>

<comp id="595" class="1004" name="or_ln949_1_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="32" slack="0"/>
<pin id="597" dir="0" index="1" bw="1" slack="0"/>
<pin id="598" dir="0" index="2" bw="1" slack="0"/>
<pin id="599" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln949_1/5 "/>
</bind>
</comp>

<comp id="603" class="1004" name="m_9_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="16" slack="2"/>
<pin id="605" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="m_9/5 "/>
</bind>
</comp>

<comp id="606" class="1004" name="zext_ln957_2_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="16" slack="2"/>
<pin id="608" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln957_2/5 "/>
</bind>
</comp>

<comp id="609" class="1004" name="icmp_ln958_1_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="32" slack="1"/>
<pin id="611" dir="0" index="1" bw="32" slack="0"/>
<pin id="612" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln958_1/5 "/>
</bind>
</comp>

<comp id="614" class="1004" name="add_ln958_1_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="6" slack="0"/>
<pin id="616" dir="0" index="1" bw="32" slack="1"/>
<pin id="617" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln958_1/5 "/>
</bind>
</comp>

<comp id="619" class="1004" name="lshr_ln958_1_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="16" slack="0"/>
<pin id="621" dir="0" index="1" bw="32" slack="0"/>
<pin id="622" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln958_1/5 "/>
</bind>
</comp>

<comp id="625" class="1004" name="zext_ln958_2_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="32" slack="0"/>
<pin id="627" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln958_2/5 "/>
</bind>
</comp>

<comp id="629" class="1004" name="sub_ln958_1_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="6" slack="0"/>
<pin id="631" dir="0" index="1" bw="32" slack="1"/>
<pin id="632" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln958_1/5 "/>
</bind>
</comp>

<comp id="634" class="1004" name="zext_ln958_3_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="32" slack="0"/>
<pin id="636" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln958_3/5 "/>
</bind>
</comp>

<comp id="638" class="1004" name="shl_ln958_1_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="16" slack="0"/>
<pin id="640" dir="0" index="1" bw="32" slack="0"/>
<pin id="641" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln958_1/5 "/>
</bind>
</comp>

<comp id="644" class="1004" name="m_10_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="1" slack="0"/>
<pin id="646" dir="0" index="1" bw="64" slack="0"/>
<pin id="647" dir="0" index="2" bw="64" slack="0"/>
<pin id="648" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="m_10/5 "/>
</bind>
</comp>

<comp id="652" class="1004" name="zext_ln961_1_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="32" slack="0"/>
<pin id="654" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln961_1/5 "/>
</bind>
</comp>

<comp id="656" class="1004" name="m_12_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="32" slack="0"/>
<pin id="658" dir="0" index="1" bw="64" slack="0"/>
<pin id="659" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m_12/5 "/>
</bind>
</comp>

<comp id="662" class="1004" name="m_3_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="63" slack="0"/>
<pin id="664" dir="0" index="1" bw="64" slack="0"/>
<pin id="665" dir="0" index="2" bw="1" slack="0"/>
<pin id="666" dir="0" index="3" bw="7" slack="0"/>
<pin id="667" dir="1" index="4" bw="63" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="m_3/5 "/>
</bind>
</comp>

<comp id="672" class="1004" name="tmp_12_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="1" slack="0"/>
<pin id="674" dir="0" index="1" bw="64" slack="0"/>
<pin id="675" dir="0" index="2" bw="6" slack="0"/>
<pin id="676" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_12/5 "/>
</bind>
</comp>

<comp id="680" class="1004" name="m_15_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="63" slack="1"/>
<pin id="682" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="m_15/6 "/>
</bind>
</comp>

<comp id="683" class="1004" name="select_ln964_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="1" slack="1"/>
<pin id="685" dir="0" index="1" bw="8" slack="0"/>
<pin id="686" dir="0" index="2" bw="8" slack="0"/>
<pin id="687" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln964/6 "/>
</bind>
</comp>

<comp id="690" class="1004" name="sub_ln964_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="1" slack="0"/>
<pin id="692" dir="0" index="1" bw="8" slack="2"/>
<pin id="693" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln964/6 "/>
</bind>
</comp>

<comp id="695" class="1004" name="add_ln964_fu_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="8" slack="0"/>
<pin id="697" dir="0" index="1" bw="8" slack="0"/>
<pin id="698" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln964/6 "/>
</bind>
</comp>

<comp id="701" class="1004" name="tmp_20_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="9" slack="0"/>
<pin id="703" dir="0" index="1" bw="1" slack="3"/>
<pin id="704" dir="0" index="2" bw="8" slack="0"/>
<pin id="705" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_20/6 "/>
</bind>
</comp>

<comp id="708" class="1004" name="p_Result_18_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="64" slack="0"/>
<pin id="710" dir="0" index="1" bw="63" slack="0"/>
<pin id="711" dir="0" index="2" bw="9" slack="0"/>
<pin id="712" dir="0" index="3" bw="6" slack="0"/>
<pin id="713" dir="0" index="4" bw="6" slack="0"/>
<pin id="714" dir="1" index="5" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_18/6 "/>
</bind>
</comp>

<comp id="720" class="1004" name="trunc_ln738_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="64" slack="0"/>
<pin id="722" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln738/6 "/>
</bind>
</comp>

<comp id="724" class="1004" name="bitcast_ln739_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="32" slack="0"/>
<pin id="726" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln739/6 "/>
</bind>
</comp>

<comp id="728" class="1004" name="re_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="1" slack="3"/>
<pin id="730" dir="0" index="1" bw="32" slack="0"/>
<pin id="731" dir="0" index="2" bw="32" slack="0"/>
<pin id="732" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="re/6 "/>
</bind>
</comp>

<comp id="735" class="1004" name="m_16_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="63" slack="1"/>
<pin id="737" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="m_16/6 "/>
</bind>
</comp>

<comp id="738" class="1004" name="select_ln964_1_fu_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="1" slack="1"/>
<pin id="740" dir="0" index="1" bw="8" slack="0"/>
<pin id="741" dir="0" index="2" bw="8" slack="0"/>
<pin id="742" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln964_1/6 "/>
</bind>
</comp>

<comp id="745" class="1004" name="sub_ln964_1_fu_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="1" slack="0"/>
<pin id="747" dir="0" index="1" bw="8" slack="2"/>
<pin id="748" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln964_1/6 "/>
</bind>
</comp>

<comp id="750" class="1004" name="add_ln964_1_fu_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="8" slack="0"/>
<pin id="752" dir="0" index="1" bw="8" slack="0"/>
<pin id="753" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln964_1/6 "/>
</bind>
</comp>

<comp id="756" class="1004" name="tmp_21_fu_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="9" slack="0"/>
<pin id="758" dir="0" index="1" bw="1" slack="3"/>
<pin id="759" dir="0" index="2" bw="8" slack="0"/>
<pin id="760" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_21/6 "/>
</bind>
</comp>

<comp id="763" class="1004" name="p_Result_21_fu_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="64" slack="0"/>
<pin id="765" dir="0" index="1" bw="63" slack="0"/>
<pin id="766" dir="0" index="2" bw="9" slack="0"/>
<pin id="767" dir="0" index="3" bw="6" slack="0"/>
<pin id="768" dir="0" index="4" bw="6" slack="0"/>
<pin id="769" dir="1" index="5" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_21/6 "/>
</bind>
</comp>

<comp id="775" class="1004" name="trunc_ln738_1_fu_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="64" slack="0"/>
<pin id="777" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln738_1/6 "/>
</bind>
</comp>

<comp id="779" class="1004" name="bitcast_ln739_1_fu_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="32" slack="0"/>
<pin id="781" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln739_1/6 "/>
</bind>
</comp>

<comp id="783" class="1004" name="im_fu_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="1" slack="3"/>
<pin id="785" dir="0" index="1" bw="32" slack="0"/>
<pin id="786" dir="0" index="2" bw="32" slack="0"/>
<pin id="787" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="im/6 "/>
</bind>
</comp>

<comp id="790" class="1004" name="zext_ln27_fu_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="10" slack="18"/>
<pin id="792" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27/20 "/>
</bind>
</comp>

<comp id="795" class="1005" name="icmp_ln25_reg_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="1" slack="1"/>
<pin id="797" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln25 "/>
</bind>
</comp>

<comp id="799" class="1005" name="i_reg_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="10" slack="0"/>
<pin id="801" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="804" class="1005" name="icmp_ln935_reg_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="1" slack="1"/>
<pin id="806" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="icmp_ln935 "/>
</bind>
</comp>

<comp id="809" class="1005" name="p_Result_16_reg_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="1" slack="3"/>
<pin id="811" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="p_Result_16 "/>
</bind>
</comp>

<comp id="814" class="1005" name="tmp_V_7_reg_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="16" slack="2"/>
<pin id="816" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="tmp_V_7 "/>
</bind>
</comp>

<comp id="822" class="1005" name="p_Result_s_reg_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="16" slack="1"/>
<pin id="824" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_s "/>
</bind>
</comp>

<comp id="827" class="1005" name="icmp_ln935_1_reg_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="1" slack="1"/>
<pin id="829" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="icmp_ln935_1 "/>
</bind>
</comp>

<comp id="832" class="1005" name="p_Result_19_reg_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="1" slack="3"/>
<pin id="834" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="p_Result_19 "/>
</bind>
</comp>

<comp id="837" class="1005" name="tmp_V_9_reg_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="16" slack="2"/>
<pin id="839" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="tmp_V_9 "/>
</bind>
</comp>

<comp id="845" class="1005" name="p_Result_11_reg_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="16" slack="1"/>
<pin id="847" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_11 "/>
</bind>
</comp>

<comp id="850" class="1005" name="sub_ln944_reg_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="32" slack="1"/>
<pin id="852" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln944 "/>
</bind>
</comp>

<comp id="856" class="1005" name="trunc_ln944_reg_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="16" slack="1"/>
<pin id="858" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln944 "/>
</bind>
</comp>

<comp id="861" class="1005" name="lsb_index_reg_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="32" slack="1"/>
<pin id="863" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="lsb_index "/>
</bind>
</comp>

<comp id="867" class="1005" name="tmp_6_reg_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="31" slack="1"/>
<pin id="869" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="872" class="1005" name="sub_ln947_reg_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="5" slack="1"/>
<pin id="874" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln947 "/>
</bind>
</comp>

<comp id="877" class="1005" name="trunc_ln943_reg_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="8" slack="2"/>
<pin id="879" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln943 "/>
</bind>
</comp>

<comp id="882" class="1005" name="sub_ln944_1_reg_882">
<pin_list>
<pin id="883" dir="0" index="0" bw="32" slack="1"/>
<pin id="884" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln944_1 "/>
</bind>
</comp>

<comp id="888" class="1005" name="trunc_ln944_1_reg_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="16" slack="1"/>
<pin id="890" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln944_1 "/>
</bind>
</comp>

<comp id="893" class="1005" name="lsb_index_1_reg_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="32" slack="1"/>
<pin id="895" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="lsb_index_1 "/>
</bind>
</comp>

<comp id="899" class="1005" name="tmp_10_reg_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="31" slack="1"/>
<pin id="901" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="tmp_10 "/>
</bind>
</comp>

<comp id="904" class="1005" name="sub_ln947_1_reg_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="5" slack="1"/>
<pin id="906" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln947_1 "/>
</bind>
</comp>

<comp id="909" class="1005" name="trunc_ln943_1_reg_909">
<pin_list>
<pin id="910" dir="0" index="0" bw="8" slack="2"/>
<pin id="911" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln943_1 "/>
</bind>
</comp>

<comp id="914" class="1005" name="m_s_reg_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="63" slack="1"/>
<pin id="916" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="m_s "/>
</bind>
</comp>

<comp id="919" class="1005" name="tmp_8_reg_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="1" slack="1"/>
<pin id="921" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="924" class="1005" name="m_3_reg_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="63" slack="1"/>
<pin id="926" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="m_3 "/>
</bind>
</comp>

<comp id="929" class="1005" name="tmp_12_reg_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="1" slack="1"/>
<pin id="931" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_12 "/>
</bind>
</comp>

<comp id="934" class="1005" name="re_reg_934">
<pin_list>
<pin id="935" dir="0" index="0" bw="32" slack="1"/>
<pin id="936" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="re "/>
</bind>
</comp>

<comp id="940" class="1005" name="im_reg_940">
<pin_list>
<pin id="941" dir="0" index="0" bw="32" slack="1"/>
<pin id="942" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="im "/>
</bind>
</comp>

<comp id="946" class="1005" name="tmp_reg_946">
<pin_list>
<pin id="947" dir="0" index="0" bw="32" slack="1"/>
<pin id="948" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="951" class="1005" name="tmp_s_reg_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="32" slack="1"/>
<pin id="953" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="956" class="1005" name="tmp_14_reg_956">
<pin_list>
<pin id="957" dir="0" index="0" bw="32" slack="1"/>
<pin id="958" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_14 "/>
</bind>
</comp>

<comp id="961" class="1005" name="tmp_15_reg_961">
<pin_list>
<pin id="962" dir="0" index="0" bw="32" slack="1"/>
<pin id="963" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_15 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="118"><net_src comp="36" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="0" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="125"><net_src comp="2" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="110" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="132"><net_src comp="120" pin="3"/><net_sink comp="127" pin=0"/></net>

<net id="136"><net_src comp="26" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="143"><net_src comp="133" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="144"><net_src comp="137" pin="4"/><net_sink comp="133" pin=0"/></net>

<net id="161"><net_src comp="98" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="166"><net_src comp="137" pin="4"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="28" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="172"><net_src comp="137" pin="4"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="34" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="177"><net_src comp="114" pin="2"/><net_sink comp="174" pin=0"/></net>

<net id="182"><net_src comp="174" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="38" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="189"><net_src comp="40" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="190"><net_src comp="114" pin="2"/><net_sink comp="184" pin=1"/></net>

<net id="191"><net_src comp="42" pin="0"/><net_sink comp="184" pin=2"/></net>

<net id="196"><net_src comp="38" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="174" pin="1"/><net_sink comp="192" pin=1"/></net>

<net id="203"><net_src comp="184" pin="3"/><net_sink comp="198" pin=0"/></net>

<net id="204"><net_src comp="192" pin="2"/><net_sink comp="198" pin=1"/></net>

<net id="205"><net_src comp="174" pin="1"/><net_sink comp="198" pin=2"/></net>

<net id="212"><net_src comp="44" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="213"><net_src comp="198" pin="3"/><net_sink comp="206" pin=1"/></net>

<net id="214"><net_src comp="42" pin="0"/><net_sink comp="206" pin=2"/></net>

<net id="215"><net_src comp="8" pin="0"/><net_sink comp="206" pin=3"/></net>

<net id="222"><net_src comp="46" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="223"><net_src comp="114" pin="2"/><net_sink comp="216" pin=1"/></net>

<net id="224"><net_src comp="20" pin="0"/><net_sink comp="216" pin=2"/></net>

<net id="225"><net_src comp="48" pin="0"/><net_sink comp="216" pin=3"/></net>

<net id="230"><net_src comp="216" pin="4"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="38" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="237"><net_src comp="40" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="238"><net_src comp="114" pin="2"/><net_sink comp="232" pin=1"/></net>

<net id="239"><net_src comp="48" pin="0"/><net_sink comp="232" pin=2"/></net>

<net id="244"><net_src comp="38" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="216" pin="4"/><net_sink comp="240" pin=1"/></net>

<net id="251"><net_src comp="232" pin="3"/><net_sink comp="246" pin=0"/></net>

<net id="252"><net_src comp="240" pin="2"/><net_sink comp="246" pin=1"/></net>

<net id="253"><net_src comp="216" pin="4"/><net_sink comp="246" pin=2"/></net>

<net id="260"><net_src comp="44" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="261"><net_src comp="246" pin="3"/><net_sink comp="254" pin=1"/></net>

<net id="262"><net_src comp="42" pin="0"/><net_sink comp="254" pin=2"/></net>

<net id="263"><net_src comp="8" pin="0"/><net_sink comp="254" pin=3"/></net>

<net id="269"><net_src comp="50" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="270"><net_src comp="52" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="276"><net_src comp="54" pin="0"/><net_sink comp="271" pin=0"/></net>

<net id="277"><net_src comp="264" pin="3"/><net_sink comp="271" pin=1"/></net>

<net id="278"><net_src comp="56" pin="0"/><net_sink comp="271" pin=2"/></net>

<net id="283"><net_src comp="20" pin="0"/><net_sink comp="279" pin=0"/></net>

<net id="284"><net_src comp="271" pin="3"/><net_sink comp="279" pin=1"/></net>

<net id="288"><net_src comp="279" pin="2"/><net_sink comp="285" pin=0"/></net>

<net id="293"><net_src comp="58" pin="0"/><net_sink comp="289" pin=0"/></net>

<net id="294"><net_src comp="279" pin="2"/><net_sink comp="289" pin=1"/></net>

<net id="301"><net_src comp="60" pin="0"/><net_sink comp="295" pin=0"/></net>

<net id="302"><net_src comp="289" pin="2"/><net_sink comp="295" pin=1"/></net>

<net id="303"><net_src comp="62" pin="0"/><net_sink comp="295" pin=2"/></net>

<net id="304"><net_src comp="48" pin="0"/><net_sink comp="295" pin=3"/></net>

<net id="308"><net_src comp="279" pin="2"/><net_sink comp="305" pin=0"/></net>

<net id="313"><net_src comp="64" pin="0"/><net_sink comp="309" pin=0"/></net>

<net id="314"><net_src comp="305" pin="1"/><net_sink comp="309" pin=1"/></net>

<net id="318"><net_src comp="271" pin="3"/><net_sink comp="315" pin=0"/></net>

<net id="324"><net_src comp="50" pin="0"/><net_sink comp="319" pin=0"/></net>

<net id="325"><net_src comp="52" pin="0"/><net_sink comp="319" pin=1"/></net>

<net id="331"><net_src comp="54" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="332"><net_src comp="319" pin="3"/><net_sink comp="326" pin=1"/></net>

<net id="333"><net_src comp="56" pin="0"/><net_sink comp="326" pin=2"/></net>

<net id="338"><net_src comp="20" pin="0"/><net_sink comp="334" pin=0"/></net>

<net id="339"><net_src comp="326" pin="3"/><net_sink comp="334" pin=1"/></net>

<net id="343"><net_src comp="334" pin="2"/><net_sink comp="340" pin=0"/></net>

<net id="348"><net_src comp="58" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="349"><net_src comp="334" pin="2"/><net_sink comp="344" pin=1"/></net>

<net id="356"><net_src comp="60" pin="0"/><net_sink comp="350" pin=0"/></net>

<net id="357"><net_src comp="344" pin="2"/><net_sink comp="350" pin=1"/></net>

<net id="358"><net_src comp="62" pin="0"/><net_sink comp="350" pin=2"/></net>

<net id="359"><net_src comp="48" pin="0"/><net_sink comp="350" pin=3"/></net>

<net id="363"><net_src comp="334" pin="2"/><net_sink comp="360" pin=0"/></net>

<net id="368"><net_src comp="64" pin="0"/><net_sink comp="364" pin=0"/></net>

<net id="369"><net_src comp="360" pin="1"/><net_sink comp="364" pin=1"/></net>

<net id="373"><net_src comp="326" pin="3"/><net_sink comp="370" pin=0"/></net>

<net id="378"><net_src comp="66" pin="0"/><net_sink comp="374" pin=1"/></net>

<net id="386"><net_src comp="52" pin="0"/><net_sink comp="382" pin=0"/></net>

<net id="387"><net_src comp="379" pin="1"/><net_sink comp="382" pin=1"/></net>

<net id="392"><net_src comp="382" pin="2"/><net_sink comp="388" pin=1"/></net>

<net id="397"><net_src comp="388" pin="2"/><net_sink comp="393" pin=0"/></net>

<net id="398"><net_src comp="38" pin="0"/><net_sink comp="393" pin=1"/></net>

<net id="403"><net_src comp="374" pin="2"/><net_sink comp="399" pin=0"/></net>

<net id="404"><net_src comp="393" pin="2"/><net_sink comp="399" pin=1"/></net>

<net id="410"><net_src comp="40" pin="0"/><net_sink comp="405" pin=0"/></net>

<net id="411"><net_src comp="48" pin="0"/><net_sink comp="405" pin=2"/></net>

<net id="416"><net_src comp="405" pin="3"/><net_sink comp="412" pin=0"/></net>

<net id="417"><net_src comp="56" pin="0"/><net_sink comp="412" pin=1"/></net>

<net id="422"><net_src comp="68" pin="0"/><net_sink comp="418" pin=0"/></net>

<net id="428"><net_src comp="70" pin="0"/><net_sink comp="423" pin=0"/></net>

<net id="429"><net_src comp="418" pin="2"/><net_sink comp="423" pin=2"/></net>

<net id="434"><net_src comp="423" pin="3"/><net_sink comp="430" pin=0"/></net>

<net id="435"><net_src comp="412" pin="2"/><net_sink comp="430" pin=1"/></net>

<net id="440"><net_src comp="430" pin="2"/><net_sink comp="436" pin=0"/></net>

<net id="441"><net_src comp="399" pin="2"/><net_sink comp="436" pin=1"/></net>

<net id="447"><net_src comp="72" pin="0"/><net_sink comp="442" pin=0"/></net>

<net id="448"><net_src comp="66" pin="0"/><net_sink comp="442" pin=1"/></net>

<net id="449"><net_src comp="436" pin="2"/><net_sink comp="442" pin=2"/></net>

<net id="460"><net_src comp="8" pin="0"/><net_sink comp="456" pin=1"/></net>

<net id="465"><net_src comp="74" pin="0"/><net_sink comp="461" pin=0"/></net>

<net id="470"><net_src comp="453" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="471"><net_src comp="461" pin="2"/><net_sink comp="466" pin=1"/></net>

<net id="475"><net_src comp="466" pin="2"/><net_sink comp="472" pin=0"/></net>

<net id="480"><net_src comp="76" pin="0"/><net_sink comp="476" pin=0"/></net>

<net id="484"><net_src comp="476" pin="2"/><net_sink comp="481" pin=0"/></net>

<net id="489"><net_src comp="450" pin="1"/><net_sink comp="485" pin=0"/></net>

<net id="490"><net_src comp="481" pin="1"/><net_sink comp="485" pin=1"/></net>

<net id="496"><net_src comp="456" pin="2"/><net_sink comp="491" pin=0"/></net>

<net id="497"><net_src comp="472" pin="1"/><net_sink comp="491" pin=1"/></net>

<net id="498"><net_src comp="485" pin="2"/><net_sink comp="491" pin=2"/></net>

<net id="502"><net_src comp="442" pin="3"/><net_sink comp="499" pin=0"/></net>

<net id="507"><net_src comp="499" pin="1"/><net_sink comp="503" pin=0"/></net>

<net id="508"><net_src comp="491" pin="3"/><net_sink comp="503" pin=1"/></net>

<net id="515"><net_src comp="78" pin="0"/><net_sink comp="509" pin=0"/></net>

<net id="516"><net_src comp="503" pin="2"/><net_sink comp="509" pin=1"/></net>

<net id="517"><net_src comp="62" pin="0"/><net_sink comp="509" pin=2"/></net>

<net id="518"><net_src comp="80" pin="0"/><net_sink comp="509" pin=3"/></net>

<net id="524"><net_src comp="82" pin="0"/><net_sink comp="519" pin=0"/></net>

<net id="525"><net_src comp="503" pin="2"/><net_sink comp="519" pin=1"/></net>

<net id="526"><net_src comp="76" pin="0"/><net_sink comp="519" pin=2"/></net>

<net id="531"><net_src comp="66" pin="0"/><net_sink comp="527" pin=1"/></net>

<net id="539"><net_src comp="52" pin="0"/><net_sink comp="535" pin=0"/></net>

<net id="540"><net_src comp="532" pin="1"/><net_sink comp="535" pin=1"/></net>

<net id="545"><net_src comp="535" pin="2"/><net_sink comp="541" pin=1"/></net>

<net id="550"><net_src comp="541" pin="2"/><net_sink comp="546" pin=0"/></net>

<net id="551"><net_src comp="38" pin="0"/><net_sink comp="546" pin=1"/></net>

<net id="556"><net_src comp="527" pin="2"/><net_sink comp="552" pin=0"/></net>

<net id="557"><net_src comp="546" pin="2"/><net_sink comp="552" pin=1"/></net>

<net id="563"><net_src comp="40" pin="0"/><net_sink comp="558" pin=0"/></net>

<net id="564"><net_src comp="48" pin="0"/><net_sink comp="558" pin=2"/></net>

<net id="569"><net_src comp="558" pin="3"/><net_sink comp="565" pin=0"/></net>

<net id="570"><net_src comp="56" pin="0"/><net_sink comp="565" pin=1"/></net>

<net id="575"><net_src comp="68" pin="0"/><net_sink comp="571" pin=0"/></net>

<net id="581"><net_src comp="70" pin="0"/><net_sink comp="576" pin=0"/></net>

<net id="582"><net_src comp="571" pin="2"/><net_sink comp="576" pin=2"/></net>

<net id="587"><net_src comp="576" pin="3"/><net_sink comp="583" pin=0"/></net>

<net id="588"><net_src comp="565" pin="2"/><net_sink comp="583" pin=1"/></net>

<net id="593"><net_src comp="583" pin="2"/><net_sink comp="589" pin=0"/></net>

<net id="594"><net_src comp="552" pin="2"/><net_sink comp="589" pin=1"/></net>

<net id="600"><net_src comp="72" pin="0"/><net_sink comp="595" pin=0"/></net>

<net id="601"><net_src comp="66" pin="0"/><net_sink comp="595" pin=1"/></net>

<net id="602"><net_src comp="589" pin="2"/><net_sink comp="595" pin=2"/></net>

<net id="613"><net_src comp="8" pin="0"/><net_sink comp="609" pin=1"/></net>

<net id="618"><net_src comp="74" pin="0"/><net_sink comp="614" pin=0"/></net>

<net id="623"><net_src comp="606" pin="1"/><net_sink comp="619" pin=0"/></net>

<net id="624"><net_src comp="614" pin="2"/><net_sink comp="619" pin=1"/></net>

<net id="628"><net_src comp="619" pin="2"/><net_sink comp="625" pin=0"/></net>

<net id="633"><net_src comp="76" pin="0"/><net_sink comp="629" pin=0"/></net>

<net id="637"><net_src comp="629" pin="2"/><net_sink comp="634" pin=0"/></net>

<net id="642"><net_src comp="603" pin="1"/><net_sink comp="638" pin=0"/></net>

<net id="643"><net_src comp="634" pin="1"/><net_sink comp="638" pin=1"/></net>

<net id="649"><net_src comp="609" pin="2"/><net_sink comp="644" pin=0"/></net>

<net id="650"><net_src comp="625" pin="1"/><net_sink comp="644" pin=1"/></net>

<net id="651"><net_src comp="638" pin="2"/><net_sink comp="644" pin=2"/></net>

<net id="655"><net_src comp="595" pin="3"/><net_sink comp="652" pin=0"/></net>

<net id="660"><net_src comp="652" pin="1"/><net_sink comp="656" pin=0"/></net>

<net id="661"><net_src comp="644" pin="3"/><net_sink comp="656" pin=1"/></net>

<net id="668"><net_src comp="78" pin="0"/><net_sink comp="662" pin=0"/></net>

<net id="669"><net_src comp="656" pin="2"/><net_sink comp="662" pin=1"/></net>

<net id="670"><net_src comp="62" pin="0"/><net_sink comp="662" pin=2"/></net>

<net id="671"><net_src comp="80" pin="0"/><net_sink comp="662" pin=3"/></net>

<net id="677"><net_src comp="82" pin="0"/><net_sink comp="672" pin=0"/></net>

<net id="678"><net_src comp="656" pin="2"/><net_sink comp="672" pin=1"/></net>

<net id="679"><net_src comp="76" pin="0"/><net_sink comp="672" pin=2"/></net>

<net id="688"><net_src comp="84" pin="0"/><net_sink comp="683" pin=1"/></net>

<net id="689"><net_src comp="86" pin="0"/><net_sink comp="683" pin=2"/></net>

<net id="694"><net_src comp="88" pin="0"/><net_sink comp="690" pin=0"/></net>

<net id="699"><net_src comp="690" pin="2"/><net_sink comp="695" pin=0"/></net>

<net id="700"><net_src comp="683" pin="3"/><net_sink comp="695" pin=1"/></net>

<net id="706"><net_src comp="90" pin="0"/><net_sink comp="701" pin=0"/></net>

<net id="707"><net_src comp="695" pin="2"/><net_sink comp="701" pin=2"/></net>

<net id="715"><net_src comp="92" pin="0"/><net_sink comp="708" pin=0"/></net>

<net id="716"><net_src comp="680" pin="1"/><net_sink comp="708" pin=1"/></net>

<net id="717"><net_src comp="701" pin="3"/><net_sink comp="708" pin=2"/></net>

<net id="718"><net_src comp="94" pin="0"/><net_sink comp="708" pin=3"/></net>

<net id="719"><net_src comp="48" pin="0"/><net_sink comp="708" pin=4"/></net>

<net id="723"><net_src comp="708" pin="5"/><net_sink comp="720" pin=0"/></net>

<net id="727"><net_src comp="720" pin="1"/><net_sink comp="724" pin=0"/></net>

<net id="733"><net_src comp="96" pin="0"/><net_sink comp="728" pin=1"/></net>

<net id="734"><net_src comp="724" pin="1"/><net_sink comp="728" pin=2"/></net>

<net id="743"><net_src comp="84" pin="0"/><net_sink comp="738" pin=1"/></net>

<net id="744"><net_src comp="86" pin="0"/><net_sink comp="738" pin=2"/></net>

<net id="749"><net_src comp="88" pin="0"/><net_sink comp="745" pin=0"/></net>

<net id="754"><net_src comp="745" pin="2"/><net_sink comp="750" pin=0"/></net>

<net id="755"><net_src comp="738" pin="3"/><net_sink comp="750" pin=1"/></net>

<net id="761"><net_src comp="90" pin="0"/><net_sink comp="756" pin=0"/></net>

<net id="762"><net_src comp="750" pin="2"/><net_sink comp="756" pin=2"/></net>

<net id="770"><net_src comp="92" pin="0"/><net_sink comp="763" pin=0"/></net>

<net id="771"><net_src comp="735" pin="1"/><net_sink comp="763" pin=1"/></net>

<net id="772"><net_src comp="756" pin="3"/><net_sink comp="763" pin=2"/></net>

<net id="773"><net_src comp="94" pin="0"/><net_sink comp="763" pin=3"/></net>

<net id="774"><net_src comp="48" pin="0"/><net_sink comp="763" pin=4"/></net>

<net id="778"><net_src comp="763" pin="5"/><net_sink comp="775" pin=0"/></net>

<net id="782"><net_src comp="775" pin="1"/><net_sink comp="779" pin=0"/></net>

<net id="788"><net_src comp="96" pin="0"/><net_sink comp="783" pin=1"/></net>

<net id="789"><net_src comp="779" pin="1"/><net_sink comp="783" pin=2"/></net>

<net id="793"><net_src comp="133" pin="1"/><net_sink comp="790" pin=0"/></net>

<net id="794"><net_src comp="790" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="798"><net_src comp="162" pin="2"/><net_sink comp="795" pin=0"/></net>

<net id="802"><net_src comp="168" pin="2"/><net_sink comp="799" pin=0"/></net>

<net id="803"><net_src comp="799" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="807"><net_src comp="178" pin="2"/><net_sink comp="804" pin=0"/></net>

<net id="808"><net_src comp="804" pin="1"/><net_sink comp="728" pin=0"/></net>

<net id="812"><net_src comp="184" pin="3"/><net_sink comp="809" pin=0"/></net>

<net id="813"><net_src comp="809" pin="1"/><net_sink comp="701" pin=1"/></net>

<net id="817"><net_src comp="198" pin="3"/><net_sink comp="814" pin=0"/></net>

<net id="818"><net_src comp="814" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="819"><net_src comp="814" pin="1"/><net_sink comp="423" pin=1"/></net>

<net id="820"><net_src comp="814" pin="1"/><net_sink comp="450" pin=0"/></net>

<net id="821"><net_src comp="814" pin="1"/><net_sink comp="453" pin=0"/></net>

<net id="825"><net_src comp="206" pin="4"/><net_sink comp="822" pin=0"/></net>

<net id="826"><net_src comp="822" pin="1"/><net_sink comp="264" pin=2"/></net>

<net id="830"><net_src comp="226" pin="2"/><net_sink comp="827" pin=0"/></net>

<net id="831"><net_src comp="827" pin="1"/><net_sink comp="783" pin=0"/></net>

<net id="835"><net_src comp="232" pin="3"/><net_sink comp="832" pin=0"/></net>

<net id="836"><net_src comp="832" pin="1"/><net_sink comp="756" pin=1"/></net>

<net id="840"><net_src comp="246" pin="3"/><net_sink comp="837" pin=0"/></net>

<net id="841"><net_src comp="837" pin="1"/><net_sink comp="541" pin=0"/></net>

<net id="842"><net_src comp="837" pin="1"/><net_sink comp="576" pin=1"/></net>

<net id="843"><net_src comp="837" pin="1"/><net_sink comp="603" pin=0"/></net>

<net id="844"><net_src comp="837" pin="1"/><net_sink comp="606" pin=0"/></net>

<net id="848"><net_src comp="254" pin="4"/><net_sink comp="845" pin=0"/></net>

<net id="849"><net_src comp="845" pin="1"/><net_sink comp="319" pin=2"/></net>

<net id="853"><net_src comp="279" pin="2"/><net_sink comp="850" pin=0"/></net>

<net id="854"><net_src comp="850" pin="1"/><net_sink comp="461" pin=1"/></net>

<net id="855"><net_src comp="850" pin="1"/><net_sink comp="476" pin=1"/></net>

<net id="859"><net_src comp="285" pin="1"/><net_sink comp="856" pin=0"/></net>

<net id="860"><net_src comp="856" pin="1"/><net_sink comp="418" pin=1"/></net>

<net id="864"><net_src comp="289" pin="2"/><net_sink comp="861" pin=0"/></net>

<net id="865"><net_src comp="861" pin="1"/><net_sink comp="405" pin=1"/></net>

<net id="866"><net_src comp="861" pin="1"/><net_sink comp="456" pin=0"/></net>

<net id="870"><net_src comp="295" pin="4"/><net_sink comp="867" pin=0"/></net>

<net id="871"><net_src comp="867" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="875"><net_src comp="309" pin="2"/><net_sink comp="872" pin=0"/></net>

<net id="876"><net_src comp="872" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="880"><net_src comp="315" pin="1"/><net_sink comp="877" pin=0"/></net>

<net id="881"><net_src comp="877" pin="1"/><net_sink comp="690" pin=1"/></net>

<net id="885"><net_src comp="334" pin="2"/><net_sink comp="882" pin=0"/></net>

<net id="886"><net_src comp="882" pin="1"/><net_sink comp="614" pin=1"/></net>

<net id="887"><net_src comp="882" pin="1"/><net_sink comp="629" pin=1"/></net>

<net id="891"><net_src comp="340" pin="1"/><net_sink comp="888" pin=0"/></net>

<net id="892"><net_src comp="888" pin="1"/><net_sink comp="571" pin=1"/></net>

<net id="896"><net_src comp="344" pin="2"/><net_sink comp="893" pin=0"/></net>

<net id="897"><net_src comp="893" pin="1"/><net_sink comp="558" pin=1"/></net>

<net id="898"><net_src comp="893" pin="1"/><net_sink comp="609" pin=0"/></net>

<net id="902"><net_src comp="350" pin="4"/><net_sink comp="899" pin=0"/></net>

<net id="903"><net_src comp="899" pin="1"/><net_sink comp="527" pin=0"/></net>

<net id="907"><net_src comp="364" pin="2"/><net_sink comp="904" pin=0"/></net>

<net id="908"><net_src comp="904" pin="1"/><net_sink comp="532" pin=0"/></net>

<net id="912"><net_src comp="370" pin="1"/><net_sink comp="909" pin=0"/></net>

<net id="913"><net_src comp="909" pin="1"/><net_sink comp="745" pin=1"/></net>

<net id="917"><net_src comp="509" pin="4"/><net_sink comp="914" pin=0"/></net>

<net id="918"><net_src comp="914" pin="1"/><net_sink comp="680" pin=0"/></net>

<net id="922"><net_src comp="519" pin="3"/><net_sink comp="919" pin=0"/></net>

<net id="923"><net_src comp="919" pin="1"/><net_sink comp="683" pin=0"/></net>

<net id="927"><net_src comp="662" pin="4"/><net_sink comp="924" pin=0"/></net>

<net id="928"><net_src comp="924" pin="1"/><net_sink comp="735" pin=0"/></net>

<net id="932"><net_src comp="672" pin="3"/><net_sink comp="929" pin=0"/></net>

<net id="933"><net_src comp="929" pin="1"/><net_sink comp="738" pin=0"/></net>

<net id="937"><net_src comp="728" pin="3"/><net_sink comp="934" pin=0"/></net>

<net id="938"><net_src comp="934" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="939"><net_src comp="934" pin="1"/><net_sink comp="149" pin=1"/></net>

<net id="943"><net_src comp="783" pin="3"/><net_sink comp="940" pin=0"/></net>

<net id="944"><net_src comp="940" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="945"><net_src comp="940" pin="1"/><net_sink comp="153" pin=1"/></net>

<net id="949"><net_src comp="149" pin="2"/><net_sink comp="946" pin=0"/></net>

<net id="950"><net_src comp="946" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="954"><net_src comp="153" pin="2"/><net_sink comp="951" pin=0"/></net>

<net id="955"><net_src comp="951" pin="1"/><net_sink comp="145" pin=1"/></net>

<net id="959"><net_src comp="145" pin="2"/><net_sink comp="956" pin=0"/></net>

<net id="960"><net_src comp="956" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="964"><net_src comp="157" pin="2"/><net_sink comp="961" pin=0"/></net>

<net id="965"><net_src comp="961" pin="1"/><net_sink comp="127" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_r | {20 }
 - Input state : 
	Port: dummy_proc_be : in_r | {3 }
	Port: dummy_proc_be : out_r | {}
  - Chain level:
	State 1
	State 2
		icmp_ln25 : 1
		i : 1
		br_ln25 : 2
	State 3
		icmp_ln935 : 1
		tmp_V : 1
		tmp_V_7 : 2
		p_Result_s : 3
		icmp_ln935_1 : 1
		tmp_V_4 : 1
		tmp_V_9 : 2
		p_Result_11 : 3
	State 4
		l : 1
		sub_ln944 : 2
		trunc_ln944 : 3
		lsb_index : 3
		tmp_6 : 4
		trunc_ln947 : 3
		sub_ln947 : 4
		trunc_ln943 : 2
		l_1 : 1
		sub_ln944_1 : 2
		trunc_ln944_1 : 3
		lsb_index_1 : 3
		tmp_10 : 4
		trunc_ln947_1 : 3
		sub_ln947_1 : 4
		trunc_ln943_1 : 2
	State 5
		lshr_ln947 : 1
		p_Result_7 : 2
		icmp_ln947_1 : 2
		a : 3
		xor_ln949 : 1
		p_Result_8 : 1
		and_ln949 : 2
		or_ln949_2 : 3
		or_ln : 3
		lshr_ln958 : 1
		zext_ln958 : 2
		zext_ln958_1 : 1
		shl_ln958 : 2
		m_1 : 3
		zext_ln961 : 4
		m_2 : 5
		m_s : 6
		tmp_8 : 6
		lshr_ln947_1 : 1
		p_Result_13 : 2
		icmp_ln947_3 : 2
		a_1 : 3
		xor_ln949_1 : 1
		p_Result_14 : 1
		and_ln949_1 : 2
		or_ln949 : 3
		or_ln949_1 : 3
		lshr_ln958_1 : 1
		zext_ln958_2 : 2
		zext_ln958_3 : 1
		shl_ln958_1 : 2
		m_10 : 3
		zext_ln961_1 : 4
		m_12 : 5
		m_3 : 6
		tmp_12 : 6
	State 6
		add_ln964 : 1
		tmp_20 : 2
		p_Result_18 : 3
		trunc_ln738 : 4
		bitcast_ln739 : 5
		re : 6
		add_ln964_1 : 1
		tmp_21 : 2
		p_Result_21 : 3
		trunc_ln738_1 : 4
		bitcast_ln739_1 : 5
		im : 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
		out_addr : 1
		store_ln29 : 2
		empty_42 : 1
	State 21


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|---------|
| Operation|    Functional Unit    |  DSP48E |    FF   |   LUT   |
|----------|-----------------------|---------|---------|---------|
|          |       grp_fu_149      |    3    |   143   |   140   |
|   fmul   |       grp_fu_153      |    3    |   143   |   140   |
|          |       grp_fu_157      |    3    |   143   |   140   |
|----------|-----------------------|---------|---------|---------|
|   fadd   |       grp_fu_145      |    2    |   205   |   205   |
|----------|-----------------------|---------|---------|---------|
|          |        i_fu_168       |    0    |    0    |    17   |
|          |    lsb_index_fu_289   |    0    |    0    |    39   |
|          |   lsb_index_1_fu_344  |    0    |    0    |    39   |
|          |    add_ln949_fu_418   |    0    |    0    |    23   |
|          |    add_ln958_fu_461   |    0    |    0    |    39   |
|    add   |       m_2_fu_503      |    0    |    0    |    71   |
|          |   add_ln949_1_fu_571  |    0    |    0    |    23   |
|          |   add_ln958_1_fu_614  |    0    |    0    |    39   |
|          |      m_12_fu_656      |    0    |    0    |    71   |
|          |    add_ln964_fu_695   |    0    |    0    |    8    |
|          |   add_ln964_1_fu_750  |    0    |    0    |    8    |
|----------|-----------------------|---------|---------|---------|
|          |      tmp_V_fu_192     |    0    |    0    |    23   |
|          |     tmp_V_4_fu_240    |    0    |    0    |    23   |
|          |    sub_ln944_fu_279   |    0    |    0    |    39   |
|          |    sub_ln947_fu_309   |    0    |    0    |    15   |
|    sub   |   sub_ln944_1_fu_334  |    0    |    0    |    39   |
|          |   sub_ln947_1_fu_364  |    0    |    0    |    15   |
|          |    sub_ln958_fu_476   |    0    |    0    |    39   |
|          |   sub_ln958_1_fu_629  |    0    |    0    |    39   |
|          |    sub_ln964_fu_690   |    0    |    0    |    8    |
|          |   sub_ln964_1_fu_745  |    0    |    0    |    8    |
|----------|-----------------------|---------|---------|---------|
|          |     tmp_V_7_fu_198    |    0    |    0    |    16   |
|          |     tmp_V_9_fu_246    |    0    |    0    |    16   |
|          |       m_1_fu_491      |    0    |    0    |    64   |
|  select  |      m_10_fu_644      |    0    |    0    |    64   |
|          |  select_ln964_fu_683  |    0    |    0    |    8    |
|          |       re_fu_728       |    0    |    0    |    32   |
|          | select_ln964_1_fu_738 |    0    |    0    |    8    |
|          |       im_fu_783       |    0    |    0    |    32   |
|----------|-----------------------|---------|---------|---------|
|          |   lshr_ln947_fu_382   |    0    |    0    |    12   |
|   lshr   |   lshr_ln958_fu_466   |    0    |    0    |   101   |
|          |  lshr_ln947_1_fu_535  |    0    |    0    |    12   |
|          |  lshr_ln958_1_fu_619  |    0    |    0    |   101   |
|----------|-----------------------|---------|---------|---------|
|    shl   |    shl_ln958_fu_485   |    0    |    0    |   101   |
|          |   shl_ln958_1_fu_638  |    0    |    0    |   101   |
|----------|-----------------------|---------|---------|---------|
|   cttz   |        l_fu_271       |    0    |    40   |    36   |
|          |       l_1_fu_326      |    0    |    40   |    36   |
|----------|-----------------------|---------|---------|---------|
|          |    icmp_ln25_fu_162   |    0    |    0    |    13   |
|          |   icmp_ln935_fu_178   |    0    |    0    |    13   |
|          |  icmp_ln935_1_fu_226  |    0    |    0    |    13   |
|          |   icmp_ln947_fu_374   |    0    |    0    |    18   |
|   icmp   |  icmp_ln947_1_fu_393  |    0    |    0    |    13   |
|          |   icmp_ln958_fu_456   |    0    |    0    |    18   |
|          |  icmp_ln947_2_fu_527  |    0    |    0    |    18   |
|          |  icmp_ln947_3_fu_546  |    0    |    0    |    13   |
|          |  icmp_ln958_1_fu_609  |    0    |    0    |    18   |
|----------|-----------------------|---------|---------|---------|
|          |   p_Result_7_fu_388   |    0    |    0    |    16   |
|          |        a_fu_399       |    0    |    0    |    2    |
|    and   |    and_ln949_fu_430   |    0    |    0    |    2    |
|          |   p_Result_13_fu_541  |    0    |    0    |    16   |
|          |       a_1_fu_552      |    0    |    0    |    2    |
|          |   and_ln949_1_fu_583  |    0    |    0    |    2    |
|----------|-----------------------|---------|---------|---------|
|    xor   |    xor_ln949_fu_412   |    0    |    0    |    2    |
|          |   xor_ln949_1_fu_565  |    0    |    0    |    2    |
|----------|-----------------------|---------|---------|---------|
|    or    |   or_ln949_2_fu_436   |    0    |    0    |    2    |
|          |    or_ln949_fu_589    |    0    |    0    |    2    |
|----------|-----------------------|---------|---------|---------|
|   read   |  in_read_read_fu_114  |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |     tmp_V_6_fu_174    |    0    |    0    |    0    |
|          |   trunc_ln944_fu_285  |    0    |    0    |    0    |
|          |   trunc_ln947_fu_305  |    0    |    0    |    0    |
|          |   trunc_ln943_fu_315  |    0    |    0    |    0    |
|   trunc  |  trunc_ln944_1_fu_340 |    0    |    0    |    0    |
|          |  trunc_ln947_1_fu_360 |    0    |    0    |    0    |
|          |  trunc_ln943_1_fu_370 |    0    |    0    |    0    |
|          |   trunc_ln738_fu_720  |    0    |    0    |    0    |
|          |  trunc_ln738_1_fu_775 |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |   p_Result_16_fu_184  |    0    |    0    |    0    |
|          |   p_Result_19_fu_232  |    0    |    0    |    0    |
|          |      tmp_7_fu_405     |    0    |    0    |    0    |
| bitselect|   p_Result_8_fu_423   |    0    |    0    |    0    |
|          |      tmp_8_fu_519     |    0    |    0    |    0    |
|          |     tmp_11_fu_558     |    0    |    0    |    0    |
|          |   p_Result_14_fu_576  |    0    |    0    |    0    |
|          |     tmp_12_fu_672     |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |   p_Result_s_fu_206   |    0    |    0    |    0    |
|          |     tmp_V_8_fu_216    |    0    |    0    |    0    |
|          |   p_Result_11_fu_254  |    0    |    0    |    0    |
|partselect|      tmp_6_fu_295     |    0    |    0    |    0    |
|          |     tmp_10_fu_350     |    0    |    0    |    0    |
|          |       m_s_fu_509      |    0    |    0    |    0    |
|          |       m_3_fu_662      |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |   p_Result_17_fu_264  |    0    |    0    |    0    |
|          |   p_Result_20_fu_319  |    0    |    0    |    0    |
|bitconcatenate|      or_ln_fu_442     |    0    |    0    |    0    |
|          |   or_ln949_1_fu_595   |    0    |    0    |    0    |
|          |     tmp_20_fu_701     |    0    |    0    |    0    |
|          |     tmp_21_fu_756     |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |   zext_ln947_fu_379   |    0    |    0    |    0    |
|          |        m_fu_450       |    0    |    0    |    0    |
|          |  zext_ln957_1_fu_453  |    0    |    0    |    0    |
|          |   zext_ln958_fu_472   |    0    |    0    |    0    |
|          |  zext_ln958_1_fu_481  |    0    |    0    |    0    |
|          |   zext_ln961_fu_499   |    0    |    0    |    0    |
|          |  zext_ln947_1_fu_532  |    0    |    0    |    0    |
|   zext   |       m_9_fu_603      |    0    |    0    |    0    |
|          |  zext_ln957_2_fu_606  |    0    |    0    |    0    |
|          |  zext_ln958_2_fu_625  |    0    |    0    |    0    |
|          |  zext_ln958_3_fu_634  |    0    |    0    |    0    |
|          |  zext_ln961_1_fu_652  |    0    |    0    |    0    |
|          |      m_15_fu_680      |    0    |    0    |    0    |
|          |      m_16_fu_735      |    0    |    0    |    0    |
|          |    zext_ln27_fu_790   |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|  partset |   p_Result_18_fu_708  |    0    |    0    |    0    |
|          |   p_Result_21_fu_763  |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   Total  |                       |    11   |   714   |   2175  |
|----------|-----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|     i_0_reg_133     |   10   |
|      i_reg_799      |   10   |
|  icmp_ln25_reg_795  |    1   |
| icmp_ln935_1_reg_827|    1   |
|  icmp_ln935_reg_804 |    1   |
|      im_reg_940     |   32   |
| lsb_index_1_reg_893 |   32   |
|  lsb_index_reg_861  |   32   |
|     m_3_reg_924     |   63   |
|     m_s_reg_914     |   63   |
| p_Result_11_reg_845 |   16   |
| p_Result_16_reg_809 |    1   |
| p_Result_19_reg_832 |    1   |
|  p_Result_s_reg_822 |   16   |
|      re_reg_934     |   32   |
| sub_ln944_1_reg_882 |   32   |
|  sub_ln944_reg_850  |   32   |
| sub_ln947_1_reg_904 |    5   |
|  sub_ln947_reg_872  |    5   |
|    tmp_10_reg_899   |   31   |
|    tmp_12_reg_929   |    1   |
|    tmp_14_reg_956   |   32   |
|    tmp_15_reg_961   |   32   |
|    tmp_6_reg_867    |   31   |
|    tmp_8_reg_919    |    1   |
|   tmp_V_7_reg_814   |   16   |
|   tmp_V_9_reg_837   |   16   |
|     tmp_reg_946     |   32   |
|    tmp_s_reg_951    |   32   |
|trunc_ln943_1_reg_909|    8   |
| trunc_ln943_reg_877 |    8   |
|trunc_ln944_1_reg_888|   16   |
| trunc_ln944_reg_856 |   16   |
+---------------------+--------+
|        Total        |   657  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|-------------|------|------|------|--------||---------||---------|
|     Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------|------|------|------|--------||---------||---------|
| i_0_reg_133 |  p0  |   2  |  10  |   20   ||    9    |
|-------------|------|------|------|--------||---------||---------|
|    Total    |      |      |      |   20   ||  1.664  ||    9    |
|-------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   11   |    -   |   714  |  2175  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |    9   |
|  Register |    -   |    -   |   657  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   11   |    1   |  1371  |  2184  |
+-----------+--------+--------+--------+--------+
