\hypertarget{struct_d_c_m_i___type_def}{}\section{D\+C\+M\+I\+\_\+\+Type\+Def Struct Reference}
\label{struct_d_c_m_i___type_def}\index{D\+C\+M\+I\+\_\+\+Type\+Def@{D\+C\+M\+I\+\_\+\+Type\+Def}}


D\+C\+MI.  




{\ttfamily \#include $<$stm32f4xx.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_d_c_m_i___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_d_c_m_i___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_d_c_m_i___type_def_aa196fddf0ba7d6e3ce29bdb04eb38b94}{R\+I\+SR}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_d_c_m_i___type_def_a6566f8cfbd1d8aa7e8db046aa35e77db}{I\+ER}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_d_c_m_i___type_def_a524e134cec519206cb41d0545e382978}{M\+I\+SR}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_d_c_m_i___type_def_a0a8c8230846fd8ff154b9fde8dfa0399}{I\+CR}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_d_c_m_i___type_def_a9cc4ec74be864c929261e0810f2fd7f0}{E\+S\+CR}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_d_c_m_i___type_def_af751d49ef824c1636c78822ecae066f4}{E\+S\+UR}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_d_c_m_i___type_def_a919b70dd8762e44263a02dfbafc7b8ce}{C\+W\+S\+T\+R\+TR}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_d_c_m_i___type_def_aa3ccc5d081bbee3c61ae9aa5e0c83af9}{C\+W\+S\+I\+Z\+ER}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_d_c_m_i___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94}{DR}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
D\+C\+MI. 

Definition at line 447 of file stm32f4xx.\+h.



\subsection{Field Documentation}
\mbox{\Hypertarget{struct_d_c_m_i___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}\label{struct_d_c_m_i___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}} 
\index{D\+C\+M\+I\+\_\+\+Type\+Def@{D\+C\+M\+I\+\_\+\+Type\+Def}!CR@{CR}}
\index{CR@{CR}!D\+C\+M\+I\+\_\+\+Type\+Def@{D\+C\+M\+I\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{CR}{CR}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t CR}

D\+C\+MI control register 1, Address offset\+: 0x00 

Definition at line 449 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_d_c_m_i___type_def_aa3ccc5d081bbee3c61ae9aa5e0c83af9}\label{struct_d_c_m_i___type_def_aa3ccc5d081bbee3c61ae9aa5e0c83af9}} 
\index{D\+C\+M\+I\+\_\+\+Type\+Def@{D\+C\+M\+I\+\_\+\+Type\+Def}!C\+W\+S\+I\+Z\+ER@{C\+W\+S\+I\+Z\+ER}}
\index{C\+W\+S\+I\+Z\+ER@{C\+W\+S\+I\+Z\+ER}!D\+C\+M\+I\+\_\+\+Type\+Def@{D\+C\+M\+I\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{C\+W\+S\+I\+Z\+ER}{CWSIZER}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t C\+W\+S\+I\+Z\+ER}

D\+C\+MI crop window size, Address offset\+: 0x24 

Definition at line 458 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_d_c_m_i___type_def_a919b70dd8762e44263a02dfbafc7b8ce}\label{struct_d_c_m_i___type_def_a919b70dd8762e44263a02dfbafc7b8ce}} 
\index{D\+C\+M\+I\+\_\+\+Type\+Def@{D\+C\+M\+I\+\_\+\+Type\+Def}!C\+W\+S\+T\+R\+TR@{C\+W\+S\+T\+R\+TR}}
\index{C\+W\+S\+T\+R\+TR@{C\+W\+S\+T\+R\+TR}!D\+C\+M\+I\+\_\+\+Type\+Def@{D\+C\+M\+I\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{C\+W\+S\+T\+R\+TR}{CWSTRTR}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t C\+W\+S\+T\+R\+TR}

D\+C\+MI crop window start, Address offset\+: 0x20 

Definition at line 457 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_d_c_m_i___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94}\label{struct_d_c_m_i___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94}} 
\index{D\+C\+M\+I\+\_\+\+Type\+Def@{D\+C\+M\+I\+\_\+\+Type\+Def}!DR@{DR}}
\index{DR@{DR}!D\+C\+M\+I\+\_\+\+Type\+Def@{D\+C\+M\+I\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{DR}{DR}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t DR}

D\+C\+MI data register, Address offset\+: 0x28 

Definition at line 459 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_d_c_m_i___type_def_a9cc4ec74be864c929261e0810f2fd7f0}\label{struct_d_c_m_i___type_def_a9cc4ec74be864c929261e0810f2fd7f0}} 
\index{D\+C\+M\+I\+\_\+\+Type\+Def@{D\+C\+M\+I\+\_\+\+Type\+Def}!E\+S\+CR@{E\+S\+CR}}
\index{E\+S\+CR@{E\+S\+CR}!D\+C\+M\+I\+\_\+\+Type\+Def@{D\+C\+M\+I\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{E\+S\+CR}{ESCR}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t E\+S\+CR}

D\+C\+MI embedded synchronization code register, Address offset\+: 0x18 

Definition at line 455 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_d_c_m_i___type_def_af751d49ef824c1636c78822ecae066f4}\label{struct_d_c_m_i___type_def_af751d49ef824c1636c78822ecae066f4}} 
\index{D\+C\+M\+I\+\_\+\+Type\+Def@{D\+C\+M\+I\+\_\+\+Type\+Def}!E\+S\+UR@{E\+S\+UR}}
\index{E\+S\+UR@{E\+S\+UR}!D\+C\+M\+I\+\_\+\+Type\+Def@{D\+C\+M\+I\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{E\+S\+UR}{ESUR}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t E\+S\+UR}

D\+C\+MI embedded synchronization unmask register, Address offset\+: 0x1C 

Definition at line 456 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_d_c_m_i___type_def_a0a8c8230846fd8ff154b9fde8dfa0399}\label{struct_d_c_m_i___type_def_a0a8c8230846fd8ff154b9fde8dfa0399}} 
\index{D\+C\+M\+I\+\_\+\+Type\+Def@{D\+C\+M\+I\+\_\+\+Type\+Def}!I\+CR@{I\+CR}}
\index{I\+CR@{I\+CR}!D\+C\+M\+I\+\_\+\+Type\+Def@{D\+C\+M\+I\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{I\+CR}{ICR}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t I\+CR}

D\+C\+MI interrupt clear register, Address offset\+: 0x14 

Definition at line 454 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_d_c_m_i___type_def_a6566f8cfbd1d8aa7e8db046aa35e77db}\label{struct_d_c_m_i___type_def_a6566f8cfbd1d8aa7e8db046aa35e77db}} 
\index{D\+C\+M\+I\+\_\+\+Type\+Def@{D\+C\+M\+I\+\_\+\+Type\+Def}!I\+ER@{I\+ER}}
\index{I\+ER@{I\+ER}!D\+C\+M\+I\+\_\+\+Type\+Def@{D\+C\+M\+I\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{I\+ER}{IER}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t I\+ER}

D\+C\+MI interrupt enable register, Address offset\+: 0x0C 

Definition at line 452 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_d_c_m_i___type_def_a524e134cec519206cb41d0545e382978}\label{struct_d_c_m_i___type_def_a524e134cec519206cb41d0545e382978}} 
\index{D\+C\+M\+I\+\_\+\+Type\+Def@{D\+C\+M\+I\+\_\+\+Type\+Def}!M\+I\+SR@{M\+I\+SR}}
\index{M\+I\+SR@{M\+I\+SR}!D\+C\+M\+I\+\_\+\+Type\+Def@{D\+C\+M\+I\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{M\+I\+SR}{MISR}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t M\+I\+SR}

D\+C\+MI masked interrupt status register, Address offset\+: 0x10 

Definition at line 453 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_d_c_m_i___type_def_aa196fddf0ba7d6e3ce29bdb04eb38b94}\label{struct_d_c_m_i___type_def_aa196fddf0ba7d6e3ce29bdb04eb38b94}} 
\index{D\+C\+M\+I\+\_\+\+Type\+Def@{D\+C\+M\+I\+\_\+\+Type\+Def}!R\+I\+SR@{R\+I\+SR}}
\index{R\+I\+SR@{R\+I\+SR}!D\+C\+M\+I\+\_\+\+Type\+Def@{D\+C\+M\+I\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{R\+I\+SR}{RISR}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t R\+I\+SR}

D\+C\+MI raw interrupt status register, Address offset\+: 0x08 

Definition at line 451 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_d_c_m_i___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}\label{struct_d_c_m_i___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}} 
\index{D\+C\+M\+I\+\_\+\+Type\+Def@{D\+C\+M\+I\+\_\+\+Type\+Def}!SR@{SR}}
\index{SR@{SR}!D\+C\+M\+I\+\_\+\+Type\+Def@{D\+C\+M\+I\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{SR}{SR}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t SR}

D\+C\+MI status register, Address offset\+: 0x04 

Definition at line 450 of file stm32f4xx.\+h.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
C\+:/\+Users/\+Wilma/\+Documents/\+Git\+Hub/\+S\+D\+\_\+\+H\+U\+\_\+3/\+V\+E\+S\+O\+F\+T\+O\+N-\/16/cmsis\+\_\+boot/\hyperlink{stm32f4xx_8h}{stm32f4xx.\+h}\end{DoxyCompactItemize}
