

================================================================
== Vitis HLS Report for 'bnn_Pipeline_VITIS_LOOP_15_11'
================================================================
* Date:           Sun Jun 23 03:37:36 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        bnn
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p-fsvh2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.471 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      203|      203|  1.015 us|  1.015 us|  203|  203|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_15_1  |      201|      201|         4|          2|          1|   100|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|     303|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        -|       -|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|      77|    -|
|Register             |        -|     -|      188|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|      188|     380|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln15_fu_119_p2   |         +|   0|  0|  14|           7|           1|
    |add_ln16_fu_129_p2   |         +|   0|  0|  21|          14|          14|
    |z_1_fu_186_p2        |         +|   0|  0|  39|          32|          32|
    |z_fu_181_p2          |         -|   0|  0|  39|          32|          32|
    |addr_cmp_fu_154_p2   |      icmp|   0|  0|  71|          64|          64|
    |icmp_ln15_fu_113_p2  |      icmp|   0|  0|  14|           7|           6|
    |icmp_ln19_fu_175_p2  |      icmp|   0|  0|  39|          32|           1|
    |temp_fu_168_p3       |    select|   0|  0|  32|           1|          32|
    |z_2_fu_191_p3        |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0| 303|         191|         216|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  14|          3|    1|          3|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_k_1     |   9|          2|    7|         14|
    |k_fu_48                  |   9|          2|    7|         14|
    |reuse_addr_reg_fu_40     |   9|          2|   64|        128|
    |reuse_reg_fu_44          |   9|          2|   32|         64|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  77|         17|  114|        229|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |addr_cmp_reg_251             |   1|   0|    1|          0|
    |ap_CS_fsm                    |   2|   0|    2|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |data_addr_reg_245            |  14|   0|   14|          0|
    |icmp_ln15_reg_225            |   1|   0|    1|          0|
    |k_fu_48                      |   7|   0|    7|          0|
    |m_reg_239                    |  32|   0|   32|          0|
    |reuse_addr_reg_fu_40         |  64|   0|   64|          0|
    |reuse_reg_fu_44              |  32|   0|   32|          0|
    |z_2_reg_256                  |  32|   0|   32|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 188|   0|  188|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+-------------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |         Source Object         |    C Type    |
+-------------------+-----+-----+------------+-------------------------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|  bnn_Pipeline_VITIS_LOOP_15_11|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|  bnn_Pipeline_VITIS_LOOP_15_11|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|  bnn_Pipeline_VITIS_LOOP_15_11|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|  bnn_Pipeline_VITIS_LOOP_15_11|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|  bnn_Pipeline_VITIS_LOOP_15_11|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|  bnn_Pipeline_VITIS_LOOP_15_11|  return value|
|mean_address0      |  out|   14|   ap_memory|                           mean|         array|
|mean_ce0           |  out|    1|   ap_memory|                           mean|         array|
|mean_q0            |   in|   32|   ap_memory|                           mean|         array|
|addr_out_address0  |  out|   14|   ap_memory|                       addr_out|         array|
|addr_out_ce0       |  out|    1|   ap_memory|                       addr_out|         array|
|addr_out_q0        |   in|   32|   ap_memory|                       addr_out|         array|
|data_address0      |  out|   14|   ap_memory|                           data|         array|
|data_ce0           |  out|    1|   ap_memory|                           data|         array|
|data_we0           |  out|    1|   ap_memory|                           data|         array|
|data_d0            |  out|   32|   ap_memory|                           data|         array|
|data_address1      |  out|   14|   ap_memory|                           data|         array|
|data_ce1           |  out|    1|   ap_memory|                           data|         array|
|data_q1            |   in|   32|   ap_memory|                           data|         array|
+-------------------+-----+-----+------------+-------------------------------+--------------+

