
*** Running vivado
    with args -log vga.vds -m64 -mode batch -messageDb vivado.pb -source vga.tcl


****** Vivado v2014.2 (64-bit)
  **** SW Build 932637 on Wed Jun 11 13:30:22 MDT 2014
  **** IP Build 924643 on Fri May 30 09:20:16 MDT 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source vga.tcl
# set_param gui.test TreeTableDev
# set_msg_config -id {Common-41} -limit 4294967295
# set_msg_config -id {HDL 9-1061} -limit 100000
# set_msg_config -id {HDL 9-1654} -limit 100000
# create_project -in_memory -part xc7a35tcpg236-1
# set_property target_language Verilog [current_project]
# set_param project.compositeFile.enableAutoGeneration 0
# set_property default_lib xil_defaultlib [current_project]
# add_files d:/FPGA/MyProject/KuPao/lab_vga1/cos1.coe
# add_files d:/FPGA/MyProject/KuPao/lab_vga1/cos0.coe
# add_files d:/FPGA/MyProject/KuPao/lab_vga1/picture1.coe
# add_files -quiet D:/FPGA/MyProject/KuPao/lab_vga1/lab_vga.runs/clk_wiz_0_synth_1/clk_wiz_0.dcp
# set_property used_in_implementation false [get_files D:/FPGA/MyProject/KuPao/lab_vga1/lab_vga.runs/clk_wiz_0_synth_1/clk_wiz_0.dcp]
# add_files -quiet D:/FPGA/MyProject/KuPao/lab_vga1/lab_vga.runs/blk_mem_gen_0_synth_1/blk_mem_gen_0.dcp
# set_property used_in_implementation false [get_files D:/FPGA/MyProject/KuPao/lab_vga1/lab_vga.runs/blk_mem_gen_0_synth_1/blk_mem_gen_0.dcp]
# add_files -quiet D:/FPGA/MyProject/KuPao/lab_vga1/lab_vga.runs/blk_mem_gen_1_synth_1/blk_mem_gen_1.dcp
# set_property used_in_implementation false [get_files D:/FPGA/MyProject/KuPao/lab_vga1/lab_vga.runs/blk_mem_gen_1_synth_1/blk_mem_gen_1.dcp]
# add_files -quiet D:/FPGA/MyProject/KuPao/lab_vga1/lab_vga.runs/blk_mem_gen_3_synth_1/blk_mem_gen_3.dcp
# set_property used_in_implementation false [get_files D:/FPGA/MyProject/KuPao/lab_vga1/lab_vga.runs/blk_mem_gen_3_synth_1/blk_mem_gen_3.dcp]
# read_verilog -library xil_defaultlib D:/FPGA/MyProject/KuPao/lab_vga1/lab_vga.srcs/sources_1/imports/file_vga/vga.v
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/FPGA/MyProject/KuPao/lab_vga1/lab_vga.srcs/sources_1/imports/file_vga/vga.v]
# read_xdc D:/FPGA/MyProject/KuPao/lab_vga1/lab_vga.srcs/constrs_1/imports/file_vga/vga.xdc
# set_property used_in_implementation false [get_files D:/FPGA/MyProject/KuPao/lab_vga1/lab_vga.srcs/constrs_1/imports/file_vga/vga.xdc]
# read_xdc dont_buffer.xdc
# set_property used_in_implementation false [get_files dont_buffer.xdc]
# set_param synth.vivado.isSynthRun true
# set_property webtalk.parent_dir D:/FPGA/MyProject/KuPao/lab_vga1/lab_vga.cache/wt [current_project]
# set_property parent.project_dir D:/FPGA/MyProject/KuPao/lab_vga1 [current_project]
# catch { write_hwdef -file vga.hwdef }
INFO: [Vivado_Tcl 4-279] hardware handoff file cannot be generated as there is no block diagram instance in the design
# synth_design -top vga -part xc7a35tcpg236-1
Command: synth_design -top vga -part xc7a35tcpg236-1

Starting synthesis...

Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
WARNING: [Synth 8-2611] redeclaration of ansi port led is not allowed [D:/FPGA/MyProject/KuPao/lab_vga1/lab_vga.srcs/sources_1/imports/file_vga/vga.v:97]
WARNING: [Synth 8-976] led has already been declared [D:/FPGA/MyProject/KuPao/lab_vga1/lab_vga.srcs/sources_1/imports/file_vga/vga.v:97]
WARNING: [Synth 8-2654] second declaration of led ignored [D:/FPGA/MyProject/KuPao/lab_vga1/lab_vga.srcs/sources_1/imports/file_vga/vga.v:97]
INFO: [Synth 8-994] led is declared here [D:/FPGA/MyProject/KuPao/lab_vga1/lab_vga.srcs/sources_1/imports/file_vga/vga.v:35]
WARNING: [Synth 8-1082] bin was previously declared with a range [D:/FPGA/MyProject/KuPao/lab_vga1/lab_vga.srcs/sources_1/imports/file_vga/vga.v:600]
WARNING: [Synth 8-976] bin has already been declared [D:/FPGA/MyProject/KuPao/lab_vga1/lab_vga.srcs/sources_1/imports/file_vga/vga.v:600]
WARNING: [Synth 8-2654] second declaration of bin ignored [D:/FPGA/MyProject/KuPao/lab_vga1/lab_vga.srcs/sources_1/imports/file_vga/vga.v:600]
INFO: [Synth 8-994] bin is declared here [D:/FPGA/MyProject/KuPao/lab_vga1/lab_vga.srcs/sources_1/imports/file_vga/vga.v:102]
WARNING: [Synth 8-2292] literal value truncated to fit in 4 bits [D:/FPGA/MyProject/KuPao/lab_vga1/lab_vga.srcs/sources_1/imports/file_vga/vga.v:1104]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 238.930 ; gain = 107.223
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'vga' [D:/FPGA/MyProject/KuPao/lab_vga1/lab_vga.srcs/sources_1/imports/file_vga/vga.v:23]
	Parameter c bound to: 3'b100 
	Parameter b bound to: 1'b1 
	Parameter seg0 bound to: 7'b0111111 
	Parameter seg1 bound to: 7'b0000110 
	Parameter seg2 bound to: 7'b1011011 
	Parameter seg3 bound to: 7'b1001111 
	Parameter seg4 bound to: 7'b1100110 
	Parameter seg5 bound to: 7'b1101101 
	Parameter seg6 bound to: 7'b1111101 
	Parameter seg7 bound to: 7'b0000111 
	Parameter seg8 bound to: 7'b1111111 
	Parameter seg9 bound to: 7'b1101111 
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [D:/FPGA/MyProject/KuPao/lab_vga1/lab_vga.runs/synth_1/.Xil/Vivado-4980-USER-20160901UL/realtime/clk_wiz_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_0' (1#1) [D:/FPGA/MyProject/KuPao/lab_vga1/lab_vga.runs/synth_1/.Xil/Vivado-4980-USER-20160901UL/realtime/clk_wiz_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_0' [D:/FPGA/MyProject/KuPao/lab_vga1/lab_vga.runs/synth_1/.Xil/Vivado-4980-USER-20160901UL/realtime/blk_mem_gen_0_stub.v:7]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_0' (2#1) [D:/FPGA/MyProject/KuPao/lab_vga1/lab_vga.runs/synth_1/.Xil/Vivado-4980-USER-20160901UL/realtime/blk_mem_gen_0_stub.v:7]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_1' [D:/FPGA/MyProject/KuPao/lab_vga1/lab_vga.runs/synth_1/.Xil/Vivado-4980-USER-20160901UL/realtime/blk_mem_gen_1_stub.v:7]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_1' (3#1) [D:/FPGA/MyProject/KuPao/lab_vga1/lab_vga.runs/synth_1/.Xil/Vivado-4980-USER-20160901UL/realtime/blk_mem_gen_1_stub.v:7]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_3' [D:/FPGA/MyProject/KuPao/lab_vga1/lab_vga.runs/synth_1/.Xil/Vivado-4980-USER-20160901UL/realtime/blk_mem_gen_3_stub.v:7]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_3' (4#1) [D:/FPGA/MyProject/KuPao/lab_vga1/lab_vga.runs/synth_1/.Xil/Vivado-4980-USER-20160901UL/realtime/blk_mem_gen_3_stub.v:7]
INFO: [Synth 8-256] done synthesizing module 'vga' (5#1) [D:/FPGA/MyProject/KuPao/lab_vga1/lab_vga.srcs/sources_1/imports/file_vga/vga.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 295.938 ; gain = 164.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Optimization
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
Loading clock regions from D:/Xilinx/Vivado/2014.2/data\parts/xilinx/artix7/artix7/xc7a35t/ClockRegion.xml
Loading clock buffers from D:/Xilinx/Vivado/2014.2/data\parts/xilinx/artix7/artix7/xc7a35t/ClockBuffers.xml
Loading clock placement rules from D:/Xilinx/Vivado/2014.2/data/parts/xilinx/artix7/ClockPlacerRules.xml
Loading package pin functions from D:/Xilinx/Vivado/2014.2/data\parts/xilinx/artix7/PinFunctions.xml...
Loading package from D:/Xilinx/Vivado/2014.2/data\parts/xilinx/artix7/artix7/xc7a35t/cpg236/Package.xml
Loading io standards from D:/Xilinx/Vivado/2014.2/data\./parts/xilinx/artix7/IOStandards.xml
Loading device configuration modes from D:/Xilinx/Vivado/2014.2/data\parts/xilinx/artix7/ConfigModes.xml

Processing XDC Constraints
Parsing XDC File [D:/FPGA/MyProject/KuPao/lab_vga1/lab_vga.runs/synth_1/.Xil/Vivado-4980-USER-20160901UL/dcp/clk_wiz_0_in_context.xdc] for cell 'u_clk'
Finished Parsing XDC File [D:/FPGA/MyProject/KuPao/lab_vga1/lab_vga.runs/synth_1/.Xil/Vivado-4980-USER-20160901UL/dcp/clk_wiz_0_in_context.xdc] for cell 'u_clk'
Parsing XDC File [D:/FPGA/MyProject/KuPao/lab_vga1/lab_vga.srcs/constrs_1/imports/file_vga/vga.xdc]
Finished Parsing XDC File [D:/FPGA/MyProject/KuPao/lab_vga1/lab_vga.srcs/constrs_1/imports/file_vga/vga.xdc]
Parsing XDC File [D:/FPGA/MyProject/KuPao/lab_vga1/lab_vga.runs/synth_1/dont_buffer.xdc]
Finished Parsing XDC File [D:/FPGA/MyProject/KuPao/lab_vga1/lab_vga.runs/synth_1/dont_buffer.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

---------------------------------------------------------------------------------
Start RTL Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 503.938 ; gain = 372.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property BUFFER_TYPE = NONE for clk. (constraint file  D:/FPGA/MyProject/KuPao/lab_vga1/lab_vga.runs/synth_1/dont_buffer.xdc, line 4).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 503.938 ; gain = 372.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 503.938 ; gain = 372.230
---------------------------------------------------------------------------------
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [D:/FPGA/MyProject/KuPao/lab_vga1/lab_vga.srcs/sources_1/imports/file_vga/vga.v:489]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [D:/FPGA/MyProject/KuPao/lab_vga1/lab_vga.srcs/sources_1/imports/file_vga/vga.v:620]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [D:/FPGA/MyProject/KuPao/lab_vga1/lab_vga.srcs/sources_1/imports/file_vga/vga.v:693]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [D:/FPGA/MyProject/KuPao/lab_vga1/lab_vga.srcs/sources_1/imports/file_vga/vga.v:687]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [D:/FPGA/MyProject/KuPao/lab_vga1/lab_vga.srcs/sources_1/imports/file_vga/vga.v:681]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [D:/FPGA/MyProject/KuPao/lab_vga1/lab_vga.srcs/sources_1/imports/file_vga/vga.v:675]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [D:/FPGA/MyProject/KuPao/lab_vga1/lab_vga.srcs/sources_1/imports/file_vga/vga.v:621]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [D:/FPGA/MyProject/KuPao/lab_vga1/lab_vga.srcs/sources_1/imports/file_vga/vga.v:620]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [D:/FPGA/MyProject/KuPao/lab_vga1/lab_vga.srcs/sources_1/imports/file_vga/vga.v:693]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [D:/FPGA/MyProject/KuPao/lab_vga1/lab_vga.srcs/sources_1/imports/file_vga/vga.v:687]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [D:/FPGA/MyProject/KuPao/lab_vga1/lab_vga.srcs/sources_1/imports/file_vga/vga.v:681]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [D:/FPGA/MyProject/KuPao/lab_vga1/lab_vga.srcs/sources_1/imports/file_vga/vga.v:675]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [D:/FPGA/MyProject/KuPao/lab_vga1/lab_vga.srcs/sources_1/imports/file_vga/vga.v:621]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [D:/FPGA/MyProject/KuPao/lab_vga1/lab_vga.srcs/sources_1/imports/file_vga/vga.v:621]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [D:/FPGA/MyProject/KuPao/lab_vga1/lab_vga.srcs/sources_1/imports/file_vga/vga.v:693]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [D:/FPGA/MyProject/KuPao/lab_vga1/lab_vga.srcs/sources_1/imports/file_vga/vga.v:687]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [D:/FPGA/MyProject/KuPao/lab_vga1/lab_vga.srcs/sources_1/imports/file_vga/vga.v:681]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [D:/FPGA/MyProject/KuPao/lab_vga1/lab_vga.srcs/sources_1/imports/file_vga/vga.v:675]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [D:/FPGA/MyProject/KuPao/lab_vga1/lab_vga.srcs/sources_1/imports/file_vga/vga.v:620]

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 18    
	   2 Input     17 Bit       Adders := 3     
	   2 Input     12 Bit       Adders := 7     
	   3 Input     11 Bit       Adders := 6     
	   2 Input     10 Bit       Adders := 111   
	   3 Input     10 Bit       Adders := 20    
	   2 Input      8 Bit       Adders := 7     
	   2 Input      5 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 12    
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               18 Bit    Registers := 16    
	               17 Bit    Registers := 5     
	               16 Bit    Registers := 11    
	               12 Bit    Registers := 5     
	               10 Bit    Registers := 52    
	                8 Bit    Registers := 5     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 12    
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 19    
+---Muxes : 
	   2 Input     18 Bit        Muxes := 43    
	   4 Input     17 Bit        Muxes := 3     
	   7 Input     17 Bit        Muxes := 2     
	   3 Input     17 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 36    
	  11 Input     16 Bit        Muxes := 6     
	   4 Input     16 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 14    
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 80    
	   2 Input     10 Bit        Muxes := 48    
	   3 Input     10 Bit        Muxes := 1     
	   4 Input     10 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 22    
	   2 Input      7 Bit        Muxes := 1     
	  11 Input      7 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 31    
	   2 Input      2 Bit        Muxes := 21    
	   3 Input      2 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 351   
	   3 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module vga 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 18    
	   2 Input     17 Bit       Adders := 3     
	   2 Input     12 Bit       Adders := 7     
	   3 Input     11 Bit       Adders := 6     
	   3 Input     10 Bit       Adders := 20    
	   2 Input     10 Bit       Adders := 111   
	   2 Input      8 Bit       Adders := 7     
	   2 Input      5 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 12    
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               18 Bit    Registers := 16    
	               17 Bit    Registers := 5     
	               16 Bit    Registers := 11    
	               12 Bit    Registers := 5     
	               10 Bit    Registers := 52    
	                8 Bit    Registers := 5     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 12    
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 19    
+---Muxes : 
	   2 Input     18 Bit        Muxes := 43    
	   2 Input     17 Bit        Muxes := 36    
	   7 Input     17 Bit        Muxes := 2     
	   3 Input     17 Bit        Muxes := 1     
	   4 Input     17 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 14    
	  11 Input     16 Bit        Muxes := 6     
	   4 Input     16 Bit        Muxes := 2     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 80    
	   2 Input     10 Bit        Muxes := 48    
	   4 Input     10 Bit        Muxes := 1     
	   3 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 22    
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	  11 Input      7 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 31    
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 21    
	  11 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 351   
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Workers Ready, Starting Parallel Section  : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 510.574 ; gain = 378.867
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP bin1, operation Mode is: A*B.
DSP Report: operator bin1 is absorbed into DSP bin1.
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 510.574 ; gain = 378.867
---------------------------------------------------------------------------------
Finished Parallel Reinfer  : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 510.574 ; gain = 378.867
---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP:
+------------+---------+--------------+------------------+--------+--------+--------+--------+------+------+------+------+------+
|Module Name | OP MODE | Neg Edge Clk | A Size (Signed?) | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | PREG | 
+------------+---------+--------------+------------------+--------+--------+--------+--------+------+------+------+------+------+
|vga         | A*B     | No           | 8 (N)            | 8 (N)  | 48 (N) | 25 (N) | 16 (N) | 0    | 0    | 1    | 1    | 0    | 
+------------+---------+--------------+------------------+--------+--------+--------+--------+------+------+------+------+------+

Note: The table shows DSPs generated at current stage. Some DSP generation could be reversed due to later optimizations. Mutiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\g9_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\g3_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\a_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bin_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mov1_reg_inferred/\mov1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mov_reg_inferred/\mov_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\hun_reg[2] )
WARNING: [Synth 8-3332] Sequential element (\vgaB_reg[4] ) is unused and will be removed from module vga.
WARNING: [Synth 8-3332] Sequential element (\vgaB_reg[1] ) is unused and will be removed from module vga.
WARNING: [Synth 8-3332] Sequential element (\vgaB_reg[0] ) is unused and will be removed from module vga.
WARNING: [Synth 8-3332] Sequential element (\Isground_reg[4] ) is unused and will be removed from module vga.
WARNING: [Synth 8-3332] Sequential element (\Isground_reg[1] ) is unused and will be removed from module vga.
WARNING: [Synth 8-3332] Sequential element (\Isground_reg[0] ) is unused and will be removed from module vga.
WARNING: [Synth 8-3332] Sequential element (\cnt_reg[22] ) is unused and will be removed from module vga.
WARNING: [Synth 8-3332] Sequential element (\cnt_reg[23] ) is unused and will be removed from module vga.
WARNING: [Synth 8-3332] Sequential element (\cnt_reg[24] ) is unused and will be removed from module vga.
WARNING: [Synth 8-3332] Sequential element (\cnt_reg[25] ) is unused and will be removed from module vga.
WARNING: [Synth 8-3332] Sequential element (\mov1_reg[0] ) is unused and will be removed from module vga.
WARNING: [Synth 8-3332] Sequential element (\mov_reg[0] ) is unused and will be removed from module vga.
WARNING: [Synth 8-3332] Sequential element (\hun_reg[3] ) is unused and will be removed from module vga.
WARNING: [Synth 8-3332] Sequential element (\hun_reg[2] ) is unused and will be removed from module vga.
WARNING: [Synth 8-3332] Sequential element (\a_reg[1] ) is unused and will be removed from module vga.
WARNING: [Synth 8-3332] Sequential element (\vgaD_reg[8] ) is unused and will be removed from module vga.
WARNING: [Synth 8-3332] Sequential element (\vgaD_reg[4] ) is unused and will be removed from module vga.
WARNING: [Synth 8-3332] Sequential element (\vgaD_reg[0] ) is unused and will be removed from module vga.
WARNING: [Synth 8-3332] Sequential element (\vgaC_reg[8] ) is unused and will be removed from module vga.
WARNING: [Synth 8-3332] Sequential element (\vgaC_reg[4] ) is unused and will be removed from module vga.
WARNING: [Synth 8-3332] Sequential element (\vgaC_reg[0] ) is unused and will be removed from module vga.
WARNING: [Synth 8-3332] Sequential element (\vgaE_reg[4] ) is unused and will be removed from module vga.
WARNING: [Synth 8-3332] Sequential element (\vgaE_reg[1] ) is unused and will be removed from module vga.
WARNING: [Synth 8-3332] Sequential element (\vgaE_reg[0] ) is unused and will be removed from module vga.
WARNING: [Synth 8-3332] Sequential element (\adge_reg[16] ) is unused and will be removed from module vga.
WARNING: [Synth 8-3332] Sequential element (\adshi_reg[16] ) is unused and will be removed from module vga.
WARNING: [Synth 8-3332] Sequential element (\adbai_reg[16] ) is unused and will be removed from module vga.
WARNING: [Synth 8-3332] Sequential element (\adqian_reg[16] ) is unused and will be removed from module vga.
WARNING: [Synth 8-3332] Sequential element (\adwan_reg[16] ) is unused and will be removed from module vga.
WARNING: [Synth 8-3332] Sequential element (\adfuhuonumber_reg[16] ) is unused and will be removed from module vga.
WARNING: [Synth 8-3332] Sequential element (\adhuo6_reg[12] ) is unused and will be removed from module vga.
WARNING: [Synth 8-3332] Sequential element (\adhuo6_reg[13] ) is unused and will be removed from module vga.
WARNING: [Synth 8-3332] Sequential element (\adhuo6_reg[14] ) is unused and will be removed from module vga.
WARNING: [Synth 8-3332] Sequential element (\adhuo6_reg[15] ) is unused and will be removed from module vga.
WARNING: [Synth 8-3332] Sequential element (\adhuo5_reg[12] ) is unused and will be removed from module vga.
WARNING: [Synth 8-3332] Sequential element (\adhuo5_reg[13] ) is unused and will be removed from module vga.
WARNING: [Synth 8-3332] Sequential element (\adhuo5_reg[14] ) is unused and will be removed from module vga.
WARNING: [Synth 8-3332] Sequential element (\adhuo5_reg[15] ) is unused and will be removed from module vga.
WARNING: [Synth 8-3332] Sequential element (\adhuo4_reg[12] ) is unused and will be removed from module vga.
WARNING: [Synth 8-3332] Sequential element (\adhuo4_reg[13] ) is unused and will be removed from module vga.
WARNING: [Synth 8-3332] Sequential element (\adhuo4_reg[14] ) is unused and will be removed from module vga.
WARNING: [Synth 8-3332] Sequential element (\adhuo4_reg[15] ) is unused and will be removed from module vga.
WARNING: [Synth 8-3332] Sequential element (\adhuo3_reg[12] ) is unused and will be removed from module vga.
WARNING: [Synth 8-3332] Sequential element (\adhuo3_reg[13] ) is unused and will be removed from module vga.
WARNING: [Synth 8-3332] Sequential element (\adhuo3_reg[14] ) is unused and will be removed from module vga.
WARNING: [Synth 8-3332] Sequential element (\adhuo3_reg[15] ) is unused and will be removed from module vga.
WARNING: [Synth 8-3332] Sequential element (\adhuo2_reg[12] ) is unused and will be removed from module vga.
WARNING: [Synth 8-3332] Sequential element (\adhuo2_reg[13] ) is unused and will be removed from module vga.
WARNING: [Synth 8-3332] Sequential element (\adhuo2_reg[14] ) is unused and will be removed from module vga.
WARNING: [Synth 8-3332] Sequential element (\adhuo2_reg[15] ) is unused and will be removed from module vga.
WARNING: [Synth 8-3332] Sequential element (\adhuo1_reg[12] ) is unused and will be removed from module vga.
WARNING: [Synth 8-3332] Sequential element (\adhuo1_reg[13] ) is unused and will be removed from module vga.
WARNING: [Synth 8-3332] Sequential element (\adhuo1_reg[14] ) is unused and will be removed from module vga.
WARNING: [Synth 8-3332] Sequential element (\adhuo1_reg[15] ) is unused and will be removed from module vga.
WARNING: [Synth 8-3332] Sequential element (\picture1_reg[17] ) is unused and will be removed from module vga.
WARNING: [Synth 8-3332] Sequential element (\per_reg[17] ) is unused and will be removed from module vga.
WARNING: [Synth 8-3332] Sequential element (\guaisou2_reg[17] ) is unused and will be removed from module vga.
WARNING: [Synth 8-3332] Sequential element (\guaisou1_reg[17] ) is unused and will be removed from module vga.
WARNING: [Synth 8-3332] Sequential element (\fire1_reg[17] ) is unused and will be removed from module vga.
WARNING: [Synth 8-3332] Sequential element (\g9_reg[0] ) is unused and will be removed from module vga.
WARNING: [Synth 8-3332] Sequential element (\adjuli_reg[16] ) is unused and will be removed from module vga.
WARNING: [Synth 8-3332] Sequential element (\admi_reg[16] ) is unused and will be removed from module vga.
WARNING: [Synth 8-3332] Sequential element (\adfuhuo_reg[16] ) is unused and will be removed from module vga.
WARNING: [Synth 8-3332] Sequential element (\sty1_reg[17] ) is unused and will be removed from module vga.
WARNING: [Synth 8-3332] Sequential element (\adw4_reg[17] ) is unused and will be removed from module vga.
WARNING: [Synth 8-3332] Sequential element (\adw3_reg[17] ) is unused and will be removed from module vga.
WARNING: [Synth 8-3332] Sequential element (\adw2_reg[17] ) is unused and will be removed from module vga.
WARNING: [Synth 8-3332] Sequential element (\adw1_reg[17] ) is unused and will be removed from module vga.
WARNING: [Synth 8-3332] Sequential element (\adw7_reg[17] ) is unused and will be removed from module vga.
WARNING: [Synth 8-3332] Sequential element (\adw6_reg[17] ) is unused and will be removed from module vga.
WARNING: [Synth 8-3332] Sequential element (\adw5_reg[17] ) is unused and will be removed from module vga.
WARNING: [Synth 8-3332] Sequential element (\sty2_reg[17] ) is unused and will be removed from module vga.
WARNING: [Synth 8-3332] Sequential element (\star6_reg[17] ) is unused and will be removed from module vga.
WARNING: [Synth 8-3332] Sequential element (\star5_reg[17] ) is unused and will be removed from module vga.
WARNING: [Synth 8-3332] Sequential element (\star4_reg[17] ) is unused and will be removed from module vga.
WARNING: [Synth 8-3332] Sequential element (\star3_reg[17] ) is unused and will be removed from module vga.
WARNING: [Synth 8-3332] Sequential element (\star2_reg[17] ) is unused and will be removed from module vga.
WARNING: [Synth 8-3332] Sequential element (\star1_reg[17] ) is unused and will be removed from module vga.
WARNING: [Synth 8-3332] Sequential element (\bin_reg[7] ) is unused and will be removed from module vga.
WARNING: [Synth 8-3332] Sequential element (\bin_reg[6] ) is unused and will be removed from module vga.
WARNING: [Synth 8-3332] Sequential element (\g9_reg[15] ) is unused and will be removed from module vga.
WARNING: [Synth 8-3332] Sequential element (\g8_reg[0] ) is unused and will be removed from module vga.
WARNING: [Synth 8-3332] Sequential element (\g9_reg[14] ) is unused and will be removed from module vga.
WARNING: [Synth 8-3332] Sequential element (\g7_reg[0] ) is unused and will be removed from module vga.
WARNING: [Synth 8-3332] Sequential element (\g5_reg[0] ) is unused and will be removed from module vga.
WARNING: [Synth 8-3332] Sequential element (\g4_reg[0] ) is unused and will be removed from module vga.
WARNING: [Synth 8-3332] Sequential element (\g1_reg[0] ) is unused and will be removed from module vga.
WARNING: [Synth 8-3332] Sequential element (\g2_reg[0] ) is unused and will be removed from module vga.
WARNING: [Synth 8-3332] Sequential element (\g6_reg[0] ) is unused and will be removed from module vga.
WARNING: [Synth 8-3332] Sequential element (\g3_reg[0] ) is unused and will be removed from module vga.
WARNING: [Synth 8-3332] Sequential element (\g9_reg[1] ) is unused and will be removed from module vga.
WARNING: [Synth 8-3332] Sequential element (\g8_reg[1] ) is unused and will be removed from module vga.
WARNING: [Synth 8-3332] Sequential element (\g7_reg[1] ) is unused and will be removed from module vga.
WARNING: [Synth 8-3332] Sequential element (\g5_reg[1] ) is unused and will be removed from module vga.
WARNING: [Synth 8-3332] Sequential element (\g4_reg[1] ) is unused and will be removed from module vga.
WARNING: [Synth 8-3332] Sequential element (\g1_reg[1] ) is unused and will be removed from module vga.
WARNING: [Synth 8-3332] Sequential element (\g2_reg[1] ) is unused and will be removed from module vga.
WARNING: [Synth 8-3332] Sequential element (\g6_reg[1] ) is unused and will be removed from module vga.
WARNING: [Synth 8-3332] Sequential element (\g3_reg[1] ) is unused and will be removed from module vga.
WARNING: [Synth 8-3332] Sequential element (\g9_reg[2] ) is unused and will be removed from module vga.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_19/\fireaway_reg[9] )
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:01:11 ; elapsed = 00:01:13 . Memory (MB): peak = 606.965 ; gain = 475.258
---------------------------------------------------------------------------------
Finished Parallel Area Opt  : Time (s): cpu = 00:01:11 ; elapsed = 00:01:13 . Memory (MB): peak = 606.965 ; gain = 475.258
Finished Parallel Section  : Time (s): cpu = 00:01:11 ; elapsed = 00:01:13 . Memory (MB): peak = 606.965 ; gain = 475.258
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:35 ; elapsed = 00:01:37 . Memory (MB): peak = 643.992 ; gain = 512.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:36 ; elapsed = 00:01:39 . Memory (MB): peak = 645.867 ; gain = 514.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:47 ; elapsed = 00:01:51 . Memory (MB): peak = 757.984 ; gain = 626.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:49 ; elapsed = 00:01:52 . Memory (MB): peak = 760.246 ; gain = 628.539
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:49 ; elapsed = 00:01:52 . Memory (MB): peak = 760.246 ; gain = 628.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:49 ; elapsed = 00:01:53 . Memory (MB): peak = 760.246 ; gain = 628.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
|2     |blk_mem_gen_0 |         1|
|3     |blk_mem_gen_1 |         1|
|4     |blk_mem_gen_3 |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |blk_mem_gen_0 |     1|
|2     |blk_mem_gen_1 |     1|
|3     |blk_mem_gen_3 |     1|
|4     |clk_wiz_0     |     1|
|5     |BUFG          |     3|
|6     |CARRY4        |   464|
|7     |DSP48E1       |     1|
|8     |INV           |     1|
|9     |LUT1          |   504|
|10    |LUT2          |   369|
|11    |LUT3          |   300|
|12    |LUT4          |  1044|
|13    |LUT5          |   944|
|14    |LUT6          |  1517|
|15    |MUXF7         |     5|
|16    |FDCE          |   637|
|17    |FDPE          |   194|
|18    |FDRE          |   615|
|19    |FDSE          |    68|
|20    |IBUF          |     8|
|21    |OBUF          |    33|
+------+--------------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |  6748|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:49 ; elapsed = 00:01:53 . Memory (MB): peak = 760.246 ; gain = 628.539
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 235 warnings.
Synthesis Optimization Complete : Time (s): cpu = 00:01:49 ; elapsed = 00:01:53 . Memory (MB): peak = 760.246 ; gain = 628.539
INFO: [Netlist 29-17] Analyzing 473 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'vga' is not ideal for floorplanning, since the cellview 'vga' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 1 inverter(s) to 44 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
48 Infos, 108 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:51 ; elapsed = 00:01:55 . Memory (MB): peak = 760.246 ; gain = 575.660
# write_checkpoint vga.dcp
# report_utilization -file vga_utilization_synth.rpt -pb vga_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.120 . Memory (MB): peak = 760.246 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Sep 28 21:59:11 2016...
