;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 18.02.2025 15:03:54
;----------------------------------------------

;Address Opcode 	ASM
0x0000	0x000000040EBE  	GOTO	_main
0x0004	0x000000  	0
0x0006	0x000000  	0
0x0008	0x000000  	0
0x000A	0x000000  	0
0x000C	0x000000  	0
0x000E	0x000000  	0
0x0010	0x000000  	0
0x0012	0x000000  	0
0x0014	0x000000  	0
0x0016	0x000000  	0
0x0018	0x000000  	0
0x001A	0x000000  	0
0x001C	0x000000  	0
0x001E	0x000000  	0
0x0020	0x000000  	0
0x0022	0x000000  	0
0x0024	0x000000  	0
0x0026	0x000000  	0
0x0028	0x000000  	0
0x002A	0x000000  	0
0x002C	0x000000  	0
0x002E	0x000000  	0
0x0030	0x000000  	0
0x0032	0x000000  	0
0x0034	0x000000  	0
0x0036	0x000000  	0
0x0038	0x000000  	0
0x003A	0x000000  	0
0x003C	0x000000  	0
0x003E	0x000000  	0
0x0040	0x000000  	0
0x0042	0x000000  	0
0x0044	0x000000  	0
0x0046	0x000000  	0
0x0048	0x000000  	0
0x004A	0x000000  	0
0x004C	0x000000  	0
0x004E	0x000000  	0
0x0050	0x000000  	0
0x0052	0x000000  	0
0x0054	0x000000  	0
0x0056	0x000000  	0
0x0058	0x000000  	0
0x005A	0x000000  	0
0x005C	0x000000  	0
0x005E	0x000000  	0
0x0060	0x000000  	0
0x0062	0x000000  	0
0x0064	0x000000  	0
0x0066	0x000000  	0
0x0068	0x000000  	0
0x006A	0x000000  	0
0x006C	0x000000  	0
0x006E	0x000000  	0
0x0070	0x000000  	0
0x0072	0x000000  	0
0x0074	0x000000  	0
0x0076	0x000000  	0
0x0078	0x000000  	0
0x007A	0x000000  	0
0x007C	0x000000  	0
0x007E	0x000000  	0
0x0080	0x000000  	0
0x0082	0x000000  	0
0x0084	0x000000  	0
0x0086	0x000000  	0
0x0088	0x000000  	0
0x008A	0x000000  	0
0x008C	0x000000  	0
0x008E	0x000000  	0
0x0090	0x000000  	0
0x0092	0x000000  	0
0x0094	0x000000  	0
0x0096	0x000000  	0
0x0098	0x000000  	0
0x009A	0x000000  	0
0x009C	0x000000  	0
0x009E	0x000000  	0
0x00A0	0x000000  	0
0x00A2	0x000000  	0
0x00A4	0x000000  	0
0x00A6	0x000000  	0
0x00A8	0x000000  	0
0x00AA	0x000000  	0
0x00AC	0x000000  	0
0x00AE	0x000000  	0
0x00B0	0x000000  	0
0x00B2	0x000000  	0
0x00B4	0x000000  	0
0x00B6	0x000000  	0
0x00B8	0x000000  	0
0x00BA	0x000000  	0
0x00BC	0x000000  	0
0x00BE	0x000000  	0
0x00C0	0x000000  	0
0x00C2	0x000000  	0
0x00C4	0x000000  	0
0x00C6	0x000000  	0
0x00C8	0x000000  	0
0x00CA	0x000000  	0
0x00CC	0x000000  	0
0x00CE	0x000000  	0
0x00D0	0x000000  	0
0x00D2	0x000000  	0
0x00D4	0x000000  	0
0x00D6	0x000000  	0
0x00D8	0x000000  	0
0x00DA	0x000000  	0
0x00DC	0x000000  	0
0x00DE	0x000000  	0
0x00E0	0x000000  	0
0x00E2	0x000000  	0
0x00E4	0x000000  	0
0x00E6	0x000000  	0
0x00E8	0x000000  	0
0x00EA	0x000000  	0
0x00EC	0x000000  	0
0x00EE	0x000000  	0
0x00F0	0x000000  	0
0x00F2	0x000000  	0
0x00F4	0x000000  	0
0x00F6	0x000000  	0
0x00F8	0x000000  	0
0x00FA	0x000000  	0
0x00FC	0x000000  	0
0x00FE	0x000000  	0
0x0100	0x000000  	0
0x0102	0x000000  	0
0x0104	0x000000  	0
0x0106	0x000000  	0
0x0108	0x000000  	0
0x010A	0x000000  	0
0x010C	0x000000  	0
0x010E	0x000000  	0
0x0110	0x000000  	0
0x0112	0x000000  	0
0x0114	0x000000  	0
0x0116	0x000000  	0
0x0118	0x000000  	0
0x011A	0x000000  	0
0x011C	0x000000  	0
0x011E	0x000000  	0
0x0120	0x000000  	0
0x0122	0x000000  	0
0x0124	0x000000  	0
0x0126	0x000000  	0
0x0128	0x000000  	0
0x012A	0x000000  	0
0x012C	0x000000  	0
0x012E	0x000000  	0
0x0130	0x000000  	0
0x0132	0x000000  	0
0x0134	0x000000  	0
0x0136	0x000000  	0
0x0138	0x000000  	0
0x013A	0x000000  	0
0x013C	0x000000  	0
0x013E	0x000000  	0
0x0140	0x000000  	0
0x0142	0x000000  	0
0x0144	0x000000  	0
0x0146	0x000000  	0
0x0148	0x000000  	0
0x014A	0x000000  	0
0x014C	0x000000  	0
0x014E	0x000000  	0
0x0150	0x000000  	0
0x0152	0x000000  	0
0x0154	0x000000  	0
0x0156	0x000000  	0
0x0158	0x000000  	0
0x015A	0x000000  	0
0x015C	0x000000  	0
0x015E	0x000000  	0
0x0160	0x000000  	0
0x0162	0x000000  	0
0x0164	0x000000  	0
0x0166	0x000000  	0
0x0168	0x000000  	0
0x016A	0x000000  	0
0x016C	0x000000  	0
0x016E	0x000000  	0
0x0170	0x000000  	0
0x0172	0x000000  	0
0x0174	0x000000  	0
0x0176	0x000000  	0
0x0178	0x000000  	0
0x017A	0x000000  	0
0x017C	0x000000  	0
0x017E	0x000000  	0
0x0180	0x000000  	0
0x0182	0x000000  	0
0x0184	0x000000  	0
0x0186	0x000000  	0
0x0188	0x000000  	0
0x018A	0x000000  	0
0x018C	0x000000  	0
0x018E	0x000000  	0
0x0190	0x000000  	0
0x0192	0x000000  	0
0x0194	0x000000  	0
0x0196	0x000000  	0
0x0198	0x000000  	0
0x019A	0x000000  	0
0x019C	0x000000  	0
0x019E	0x000000  	0
0x01A0	0x000000  	0
0x01A2	0x000000  	0
0x01A4	0x000000  	0
0x01A6	0x000000  	0
0x01A8	0x000000  	0
0x01AA	0x000000  	0
0x01AC	0x000000  	0
0x01AE	0x000000  	0
0x01B0	0x000000  	0
0x01B2	0x000000  	0
0x01B4	0x000000  	0
0x01B6	0x000000  	0
0x01B8	0x000000  	0
0x01BA	0x000000  	0
0x01BC	0x000000  	0
0x01BE	0x000000  	0
0x01C0	0x000000  	0
0x01C2	0x000000  	0
0x01C4	0x000000  	0
0x01C6	0x000000  	0
0x01C8	0x000000  	0
0x01CA	0x000000  	0
0x01CC	0x000000  	0
0x01CE	0x000000  	0
0x01D0	0x000000  	0
0x01D2	0x000000  	0
0x01D4	0x000000  	0
0x01D6	0x000000  	0
0x01D8	0x000000  	0
0x01DA	0x000000  	0
0x01DC	0x000000  	0
0x01DE	0x000000  	0
0x01E0	0x000000  	0
0x01E2	0x000000  	0
0x01E4	0x000000  	0
0x01E6	0x000000  	0
0x01E8	0x000000  	0
0x01EA	0x000000  	0
0x01EC	0x000000  	0
0x01EE	0x000000  	0
0x01F0	0x000000  	0
0x01F2	0x000000  	0
0x01F4	0x000000  	0
0x01F6	0x000000  	0
0x01F8	0x000000  	0
0x01FA	0x000000  	0
0x01FC	0x000000  	0
0x01FE	0x000000  	0
_main:
0x0EBE	0x21030F  	MOV	#4144, W15
0x0EC0	0x27FFF0  	MOV	#32767, W0
0x0EC2	0xB7A020  	MOV	WREG, SPLIM
0x0EC4	0x202010  	MOV	#513, W0
0x0EC6	0xB7A032  	MOV	WREG, DSRPAG
0x0EC8	0x200040  	MOV	#4, W0
0x0ECA	0xB72044  	IOR	CORCON
0x0ECC	0x000000020F58  	CALL	3928
0x0ED0	0x000000020F62  	CALL	3938
;ADC Demo.c,30 :: 		void main() {
;ADC Demo.c,32 :: 		PLLFBD = 70;             // PLL multiplier M=70
0x0ED4	0x781F8A  	PUSH	W10
0x0ED6	0x781F8B  	PUSH	W11
0x0ED8	0x781F8C  	PUSH	W12
0x0EDA	0x200460  	MOV	#70, W0
0x0EDC	0xB7A746  	MOV	WREG, PLLFBD
;ADC Demo.c,33 :: 		CLKDIV = 0x0000;         // PLL prescaler N1=2, PLL postscaler N2=2
0x0EDE	0xEF2744  	CLR	CLKDIV
;ADC Demo.c,34 :: 		close_all_leds();
0x0EE0	0x07FFDE  	RCALL	_close_all_leds
;ADC Demo.c,36 :: 		ANSELA = 0x00;           // Convert all I/O pins to digital
0x0EE2	0xEF2E0E  	CLR	ANSELA
;ADC Demo.c,37 :: 		ANSELB = 0x01;
0x0EE4	0x200010  	MOV	#1, W0
0x0EE6	0xB7AE1E  	MOV	WREG, ANSELB
;ADC Demo.c,38 :: 		ANSELC = 0x00;
0x0EE8	0xEF2E2E  	CLR	ANSELC
;ADC Demo.c,39 :: 		ANSELD = 0x00;
0x0EEA	0xEF2E3E  	CLR	ANSELD
;ADC Demo.c,40 :: 		ANSELE = 0x00;
0x0EEC	0xEF2E4E  	CLR	ANSELE
;ADC Demo.c,41 :: 		ANSELG = 0x00;
0x0EEE	0xEF2E6E  	CLR	ANSELG
;ADC Demo.c,43 :: 		TRISA = 0;               // Set PORTA as output
0x0EF0	0xEF2E00  	CLR	TRISA
;ADC Demo.c,44 :: 		TRISB0_bit = 1;          // Set PORTB.B0 as input
0x0EF2	0xA80E10  	BSET	TRISB0_bit, BitPos(TRISB0_bit+0)
;ADC Demo.c,47 :: 		PPS_Mapping(100, _INPUT,  _U1RX);  // UART RX pin tanimlama
0x0EF4	0xB3C22C  	MOV.B	#34, W12
0x0EF6	0xB3C01B  	MOV.B	#1, W11
0x0EF8	0xB3C64A  	MOV.B	#100, W10
0x0EFA	0x07FF49  	RCALL	_PPS_Mapping
;ADC Demo.c,48 :: 		PPS_Mapping(101, _OUTPUT, _U1TX);  // UART TX pin tanimlama
0x0EFC	0xB3C01C  	MOV.B	#1, W12
0x0EFE	0xEF2016  	CLR	W11
0x0F00	0xB3C65A  	MOV.B	#101, W10
0x0F02	0x07FF45  	RCALL	_PPS_Mapping
;ADC Demo.c,51 :: 		UART1_Init(9600);
0x0F04	0x22580A  	MOV	#9600, W10
0x0F06	0x20000B  	MOV	#0, W11
0x0F08	0x07FF49  	RCALL	_UART1_Init
;ADC Demo.c,52 :: 		Delay_ms(500);
0x0F0A	0x2006B8  	MOV	#107, W8
0x0F0C	0x2CFFF7  	MOV	#53247, W7
L_main0:
0x0F0E	0xED200E  	DEC	W7
0x0F10	0x3AFFFE  	BRA NZ	L_main0
0x0F12	0xED2010  	DEC	W8
0x0F14	0x3AFFFC  	BRA NZ	L_main0
0x0F16	0x000000  	NOP
0x0F18	0x000000  	NOP
;ADC Demo.c,54 :: 		UART1_Write_Text("UART Baslatildi!\r\n");
0x0F1A	0x21000A  	MOV	#lo_addr(?lstr1_ADC_32Demo), W10
0x0F1C	0x07FEE1  	RCALL	_UART1_Write_Text
;ADC Demo.c,57 :: 		ADC1_Init();
0x0F1E	0x07FEF1  	RCALL	_ADC1_Init
;ADC Demo.c,58 :: 		Delay_ms(100);
0x0F20	0x200168  	MOV	#22, W8
0x0F22	0x25CCC7  	MOV	#23756, W7
L_main2:
0x0F24	0xED200E  	DEC	W7
0x0F26	0x3AFFFE  	BRA NZ	L_main2
0x0F28	0xED2010  	DEC	W8
0x0F2A	0x3AFFFC  	BRA NZ	L_main2
0x0F2C	0x000000  	NOP
0x0F2E	0x000000  	NOP
;ADC Demo.c,61 :: 		UART1_Write_Text("ADC Baslatildi!\r\n");
0x0F30	0x21013A  	MOV	#lo_addr(?lstr2_ADC_32Demo), W10
0x0F32	0x07FED6  	RCALL	_UART1_Write_Text
;ADC Demo.c,67 :: 		while(1) {
L_main4:
;ADC Demo.c,68 :: 		LATA = ADC1_Get_Sample(0);   // Get ADC value from corresponding channel
0x0F34	0xEF2014  	CLR	W10
0x0F36	0x07FEF2  	RCALL	_ADC1_Get_Sample
0x0F38	0xB7AE04  	MOV	WREG, LATA
;ADC Demo.c,69 :: 		Delay_ms(50);
0x0F3A	0x2000B8  	MOV	#11, W8
0x0F3C	0x2AE657  	MOV	#44645, W7
L_main6:
0x0F3E	0xED200E  	DEC	W7
0x0F40	0x3AFFFE  	BRA NZ	L_main6
0x0F42	0xED2010  	DEC	W8
0x0F44	0x3AFFFC  	BRA NZ	L_main6
0x0F46	0x000000  	NOP
0x0F48	0x000000  	NOP
0x0F4A	0x000000  	NOP
0x0F4C	0x000000  	NOP
;ADC Demo.c,70 :: 		}
0x0F4E	0x37FFF2  	BRA	L_main4
;ADC Demo.c,71 :: 		}
L_end_main:
0x0F50	0x78064F  	POP	W12
0x0F52	0x7805CF  	POP	W11
0x0F54	0x78054F  	POP	W10
L__main_end_loop:
0x0F56	0x37FFFF  	BRA	L__main_end_loop
; end of _main
_close_all_leds:
;ADC Demo.c,8 :: 		void close_all_leds(){
;ADC Demo.c,9 :: 		ANSELA =0X00;
0x0E9E	0xEF2E0E  	CLR	ANSELA
;ADC Demo.c,10 :: 		TRISA=0X00;
0x0EA0	0xEF2E00  	CLR	TRISA
;ADC Demo.c,11 :: 		LATA=0X00;
0x0EA2	0xEF2E04  	CLR	LATA
;ADC Demo.c,13 :: 		ANSELB =0X00;
0x0EA4	0xEF2E1E  	CLR	ANSELB
;ADC Demo.c,14 :: 		TRISB =0X00;
0x0EA6	0xEF2E10  	CLR	TRISB
;ADC Demo.c,15 :: 		LATB =0X00;
0x0EA8	0xEF2E14  	CLR	LATB
;ADC Demo.c,17 :: 		ANSELC =0X00;
0x0EAA	0xEF2E2E  	CLR	ANSELC
;ADC Demo.c,18 :: 		TRISC =0X00;
0x0EAC	0xEF2E20  	CLR	TRISC
;ADC Demo.c,19 :: 		LATC=0X00;
0x0EAE	0xEF2E24  	CLR	LATC
;ADC Demo.c,21 :: 		ANSELD =0X00;
0x0EB0	0xEF2E3E  	CLR	ANSELD
;ADC Demo.c,22 :: 		TRISD =0X00;
0x0EB2	0xEF2E30  	CLR	TRISD
;ADC Demo.c,23 :: 		LATD =0X00;
0x0EB4	0xEF2E34  	CLR	LATD
;ADC Demo.c,25 :: 		ANSELG =0X00;
0x0EB6	0xEF2E6E  	CLR	ANSELG
;ADC Demo.c,26 :: 		TRISG=0X00;
0x0EB8	0xEF2E60  	CLR	TRISG
;ADC Demo.c,27 :: 		LATG=0X00;
0x0EBA	0xEF2E64  	CLR	LATG
;ADC Demo.c,29 :: 		}
L_end_close_all_leds:
0x0EBC	0x060000  	RETURN
; end of _close_all_leds
_PPS_Mapping:
0x0D8E	0xFA0000  	LNK	#0
;__Lib_PPS_p33EP512MU810.c,436 :: 		
;__Lib_PPS_p33EP512MU810.c,437 :: 		
0x0D90	0x781F8D  	PUSH	W13
0x0D92	0x20001D  	MOV	#1, W13
0x0D94	0x07FAB7  	RCALL	__Lib_PPS_p33EP512MU810__PPS_Mapping
;__Lib_PPS_p33EP512MU810.c,438 :: 		
;__Lib_PPS_p33EP512MU810.c,437 :: 		
;__Lib_PPS_p33EP512MU810.c,438 :: 		
L_end_PPS_Mapping:
0x0D96	0x7806CF  	POP	W13
0x0D98	0xFA8000  	ULNK
0x0D9A	0x060000  	RETURN
; end of _PPS_Mapping
__Lib_PPS_p33EP512MU810__PPS_Mapping:
0x0304	0xFA0002  	LNK	#2
;__Lib_PPS_p33EP512MU810.c,206 :: 		
;__Lib_PPS_p33EP512MU810.c,208 :: 		
0x0306	0x200FF0  	MOV	#255, W0
0x0308	0x980700  	MOV	W0, [W14+0]
;__Lib_PPS_p33EP512MU810.c,210 :: 		
0x030A	0xE15C60  	CP.B	W11, #0
0x030C	0x3A00BF  	BRA NZ	L___Lib_PPS_p33EP512MU810__PPS_Mapping0
L___Lib_PPS_p33EP512MU810__PPS_Mapping203:
;__Lib_PPS_p33EP512MU810.c,211 :: 		
0x030E	0xE2001A  	CP0	W13
0x0310	0x320001  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping1
L___Lib_PPS_p33EP512MU810__PPS_Mapping204:
;__Lib_PPS_p33EP512MU810.c,212 :: 		
0x0312	0x07FF7F  	RCALL	_Unlock_IOLOCK
L___Lib_PPS_p33EP512MU810__PPS_Mapping1:
;__Lib_PPS_p33EP512MU810.c,214 :: 		
0x0314	0x37005D  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping2
;__Lib_PPS_p33EP512MU810.c,215 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping4:
0x0316	0x206800  	MOV	#lo_addr(RPOR0), W0
0x0318	0x78480C  	MOV.B	W12, [W0]
0x031A	0x3700B5  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping3
;__Lib_PPS_p33EP512MU810.c,216 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping5:
0x031C	0x206810  	MOV	#lo_addr(RPOR0+1), W0
0x031E	0x78480C  	MOV.B	W12, [W0]
0x0320	0x3700B2  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping3
;__Lib_PPS_p33EP512MU810.c,217 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping6:
0x0322	0x206820  	MOV	#lo_addr(RPOR1), W0
0x0324	0x78480C  	MOV.B	W12, [W0]
0x0326	0x3700AF  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping3
;__Lib_PPS_p33EP512MU810.c,218 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping7:
0x0328	0x206830  	MOV	#lo_addr(RPOR1+1), W0
0x032A	0x78480C  	MOV.B	W12, [W0]
0x032C	0x3700AC  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping3
;__Lib_PPS_p33EP512MU810.c,219 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping8:
0x032E	0x206840  	MOV	#lo_addr(RPOR2), W0
0x0330	0x78480C  	MOV.B	W12, [W0]
0x0332	0x3700A9  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping3
;__Lib_PPS_p33EP512MU810.c,220 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping9:
0x0334	0x206850  	MOV	#lo_addr(RPOR2+1), W0
0x0336	0x78480C  	MOV.B	W12, [W0]
0x0338	0x3700A6  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping3
;__Lib_PPS_p33EP512MU810.c,221 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping10:
0x033A	0x206860  	MOV	#lo_addr(RPOR3), W0
0x033C	0x78480C  	MOV.B	W12, [W0]
0x033E	0x3700A3  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping3
;__Lib_PPS_p33EP512MU810.c,222 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping11:
0x0340	0x206870  	MOV	#lo_addr(RPOR3+1), W0
0x0342	0x78480C  	MOV.B	W12, [W0]
0x0344	0x3700A0  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping3
;__Lib_PPS_p33EP512MU810.c,223 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping12:
0x0346	0x206880  	MOV	#lo_addr(RPOR4), W0
0x0348	0x78480C  	MOV.B	W12, [W0]
0x034A	0x37009D  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping3
;__Lib_PPS_p33EP512MU810.c,224 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping13:
0x034C	0x206890  	MOV	#lo_addr(RPOR4+1), W0
0x034E	0x78480C  	MOV.B	W12, [W0]
0x0350	0x37009A  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping3
;__Lib_PPS_p33EP512MU810.c,225 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping14:
0x0352	0x2068A0  	MOV	#lo_addr(RPOR5), W0
0x0354	0x78480C  	MOV.B	W12, [W0]
0x0356	0x370097  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping3
;__Lib_PPS_p33EP512MU810.c,226 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping15:
0x0358	0x2068B0  	MOV	#lo_addr(RPOR5+1), W0
0x035A	0x78480C  	MOV.B	W12, [W0]
0x035C	0x370094  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping3
;__Lib_PPS_p33EP512MU810.c,227 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping16:
0x035E	0x2068C0  	MOV	#lo_addr(RPOR6), W0
0x0360	0x78480C  	MOV.B	W12, [W0]
0x0362	0x370091  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping3
;__Lib_PPS_p33EP512MU810.c,228 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping17:
0x0364	0x2068D0  	MOV	#lo_addr(RPOR6+1), W0
0x0366	0x78480C  	MOV.B	W12, [W0]
0x0368	0x37008E  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping3
;__Lib_PPS_p33EP512MU810.c,229 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping18:
0x036A	0x2068E0  	MOV	#lo_addr(RPOR7), W0
0x036C	0x78480C  	MOV.B	W12, [W0]
0x036E	0x37008B  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping3
;__Lib_PPS_p33EP512MU810.c,230 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping19:
0x0370	0x2068F0  	MOV	#lo_addr(RPOR7+1), W0
0x0372	0x78480C  	MOV.B	W12, [W0]
0x0374	0x370088  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping3
;__Lib_PPS_p33EP512MU810.c,231 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping20:
0x0376	0x206900  	MOV	#lo_addr(RPOR8), W0
0x0378	0x78480C  	MOV.B	W12, [W0]
0x037A	0x370085  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping3
;__Lib_PPS_p33EP512MU810.c,232 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping21:
0x037C	0x206910  	MOV	#lo_addr(RPOR8+1), W0
0x037E	0x78480C  	MOV.B	W12, [W0]
0x0380	0x370082  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping3
;__Lib_PPS_p33EP512MU810.c,233 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping22:
0x0382	0x206920  	MOV	#lo_addr(RPOR9), W0
0x0384	0x78480C  	MOV.B	W12, [W0]
0x0386	0x37007F  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping3
;__Lib_PPS_p33EP512MU810.c,234 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping23:
0x0388	0x206930  	MOV	#lo_addr(RPOR9+1), W0
0x038A	0x78480C  	MOV.B	W12, [W0]
0x038C	0x37007C  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping3
;__Lib_PPS_p33EP512MU810.c,235 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping24:
0x038E	0x206960  	MOV	#lo_addr(RPOR11), W0
0x0390	0x78480C  	MOV.B	W12, [W0]
0x0392	0x370079  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping3
;__Lib_PPS_p33EP512MU810.c,236 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping25:
0x0394	0x206970  	MOV	#lo_addr(RPOR11+1), W0
0x0396	0x78480C  	MOV.B	W12, [W0]
0x0398	0x370076  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping3
;__Lib_PPS_p33EP512MU810.c,237 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping26:
0x039A	0x206980  	MOV	#lo_addr(RPOR12), W0
0x039C	0x78480C  	MOV.B	W12, [W0]
0x039E	0x370073  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping3
;__Lib_PPS_p33EP512MU810.c,238 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping27:
0x03A0	0x206990  	MOV	#lo_addr(RPOR12+1), W0
0x03A2	0x78480C  	MOV.B	W12, [W0]
0x03A4	0x370070  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping3
;__Lib_PPS_p33EP512MU810.c,239 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping28:
0x03A6	0x2069A0  	MOV	#lo_addr(RPOR13), W0
0x03A8	0x78480C  	MOV.B	W12, [W0]
0x03AA	0x37006D  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping3
;__Lib_PPS_p33EP512MU810.c,240 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping29:
0x03AC	0x2069B0  	MOV	#lo_addr(RPOR13+1), W0
0x03AE	0x78480C  	MOV.B	W12, [W0]
0x03B0	0x37006A  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping3
;__Lib_PPS_p33EP512MU810.c,241 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping30:
0x03B2	0x2069C0  	MOV	#lo_addr(RPOR14), W0
0x03B4	0x78480C  	MOV.B	W12, [W0]
0x03B6	0x370067  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping3
;__Lib_PPS_p33EP512MU810.c,242 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping31:
0x03B8	0x2069D0  	MOV	#lo_addr(RPOR14+1), W0
0x03BA	0x78480C  	MOV.B	W12, [W0]
0x03BC	0x370064  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping3
;__Lib_PPS_p33EP512MU810.c,243 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping32:
0x03BE	0x2069E0  	MOV	#lo_addr(RPOR15), W0
0x03C0	0x78480C  	MOV.B	W12, [W0]
0x03C2	0x370061  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping3
;__Lib_PPS_p33EP512MU810.c,244 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping33:
0x03C4	0x2069F0  	MOV	#lo_addr(RPOR15+1), W0
0x03C6	0x78480C  	MOV.B	W12, [W0]
0x03C8	0x37005E  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping3
;__Lib_PPS_p33EP512MU810.c,245 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping34:
0x03CA	0xEF2000  	CLR	W0
0x03CC	0x980700  	MOV	W0, [W14+0]
;__Lib_PPS_p33EP512MU810.c,246 :: 		
0x03CE	0x37005B  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping3
L___Lib_PPS_p33EP512MU810__PPS_Mapping2:
0x03D0	0xB3C400  	MOV.B	#64, W0
0x03D2	0xE15400  	CP.B	W10, W0
0x03D4	0x32FFA0  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping4
L___Lib_PPS_p33EP512MU810__PPS_Mapping205:
0x03D6	0xB3C410  	MOV.B	#65, W0
0x03D8	0xE15400  	CP.B	W10, W0
0x03DA	0x32FFA0  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping5
L___Lib_PPS_p33EP512MU810__PPS_Mapping206:
0x03DC	0xB3C420  	MOV.B	#66, W0
0x03DE	0xE15400  	CP.B	W10, W0
0x03E0	0x32FFA0  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping6
L___Lib_PPS_p33EP512MU810__PPS_Mapping207:
0x03E2	0xB3C430  	MOV.B	#67, W0
0x03E4	0xE15400  	CP.B	W10, W0
0x03E6	0x32FFA0  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping7
L___Lib_PPS_p33EP512MU810__PPS_Mapping208:
0x03E8	0xB3C440  	MOV.B	#68, W0
0x03EA	0xE15400  	CP.B	W10, W0
0x03EC	0x32FFA0  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping8
L___Lib_PPS_p33EP512MU810__PPS_Mapping209:
0x03EE	0xB3C450  	MOV.B	#69, W0
0x03F0	0xE15400  	CP.B	W10, W0
0x03F2	0x32FFA0  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping9
L___Lib_PPS_p33EP512MU810__PPS_Mapping210:
0x03F4	0xB3C460  	MOV.B	#70, W0
0x03F6	0xE15400  	CP.B	W10, W0
0x03F8	0x32FFA0  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping10
L___Lib_PPS_p33EP512MU810__PPS_Mapping211:
0x03FA	0xB3C470  	MOV.B	#71, W0
0x03FC	0xE15400  	CP.B	W10, W0
0x03FE	0x32FFA0  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping11
L___Lib_PPS_p33EP512MU810__PPS_Mapping212:
0x0400	0xB3C4F0  	MOV.B	#79, W0
0x0402	0xE15400  	CP.B	W10, W0
0x0404	0x32FFA0  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping12
L___Lib_PPS_p33EP512MU810__PPS_Mapping213:
0x0406	0xB3C500  	MOV.B	#80, W0
0x0408	0xE15400  	CP.B	W10, W0
0x040A	0x32FFA0  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping13
L___Lib_PPS_p33EP512MU810__PPS_Mapping214:
0x040C	0xB3C520  	MOV.B	#82, W0
0x040E	0xE15400  	CP.B	W10, W0
0x0410	0x32FFA0  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping14
L___Lib_PPS_p33EP512MU810__PPS_Mapping215:
0x0412	0xB3C540  	MOV.B	#84, W0
0x0414	0xE15400  	CP.B	W10, W0
0x0416	0x32FFA0  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping15
L___Lib_PPS_p33EP512MU810__PPS_Mapping216:
0x0418	0xB3C550  	MOV.B	#85, W0
0x041A	0xE15400  	CP.B	W10, W0
0x041C	0x32FFA0  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping16
L___Lib_PPS_p33EP512MU810__PPS_Mapping217:
0x041E	0xB3C570  	MOV.B	#87, W0
0x0420	0xE15400  	CP.B	W10, W0
0x0422	0x32FFA0  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping17
L___Lib_PPS_p33EP512MU810__PPS_Mapping218:
0x0424	0xB3C600  	MOV.B	#96, W0
0x0426	0xE15400  	CP.B	W10, W0
0x0428	0x32FFA0  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping18
L___Lib_PPS_p33EP512MU810__PPS_Mapping219:
0x042A	0xB3C610  	MOV.B	#97, W0
0x042C	0xE15400  	CP.B	W10, W0
0x042E	0x32FFA0  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping19
L___Lib_PPS_p33EP512MU810__PPS_Mapping220:
0x0430	0xB3C620  	MOV.B	#98, W0
0x0432	0xE15400  	CP.B	W10, W0
0x0434	0x32FFA0  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping20
L___Lib_PPS_p33EP512MU810__PPS_Mapping221:
0x0436	0xB3C630  	MOV.B	#99, W0
0x0438	0xE15400  	CP.B	W10, W0
0x043A	0x32FFA0  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping21
L___Lib_PPS_p33EP512MU810__PPS_Mapping222:
0x043C	0xB3C640  	MOV.B	#100, W0
0x043E	0xE15400  	CP.B	W10, W0
0x0440	0x32FFA0  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping22
L___Lib_PPS_p33EP512MU810__PPS_Mapping223:
0x0442	0xB3C650  	MOV.B	#101, W0
0x0444	0xE15400  	CP.B	W10, W0
0x0446	0x32FFA0  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping23
L___Lib_PPS_p33EP512MU810__PPS_Mapping224:
0x0448	0xB3C680  	MOV.B	#104, W0
0x044A	0xE15400  	CP.B	W10, W0
0x044C	0x32FFA0  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping24
L___Lib_PPS_p33EP512MU810__PPS_Mapping225:
0x044E	0xB3C6C0  	MOV.B	#108, W0
0x0450	0xE15400  	CP.B	W10, W0
0x0452	0x32FFA0  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping25
L___Lib_PPS_p33EP512MU810__PPS_Mapping226:
0x0454	0xB3C6D0  	MOV.B	#109, W0
0x0456	0xE15400  	CP.B	W10, W0
0x0458	0x32FFA0  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping26
L___Lib_PPS_p33EP512MU810__PPS_Mapping227:
0x045A	0xB3C700  	MOV.B	#112, W0
0x045C	0xE15400  	CP.B	W10, W0
0x045E	0x32FFA0  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping27
L___Lib_PPS_p33EP512MU810__PPS_Mapping228:
0x0460	0xB3C710  	MOV.B	#113, W0
0x0462	0xE15400  	CP.B	W10, W0
0x0464	0x32FFA0  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping28
L___Lib_PPS_p33EP512MU810__PPS_Mapping229:
0x0466	0xB3C760  	MOV.B	#118, W0
0x0468	0xE15400  	CP.B	W10, W0
0x046A	0x32FFA0  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping29
L___Lib_PPS_p33EP512MU810__PPS_Mapping230:
0x046C	0xB3C780  	MOV.B	#120, W0
0x046E	0xE15400  	CP.B	W10, W0
0x0470	0x32FFA0  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping30
L___Lib_PPS_p33EP512MU810__PPS_Mapping231:
0x0472	0xB3C7D0  	MOV.B	#125, W0
0x0474	0xE15400  	CP.B	W10, W0
0x0476	0x32FFA0  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping31
L___Lib_PPS_p33EP512MU810__PPS_Mapping232:
0x0478	0xB3C7E0  	MOV.B	#126, W0
0x047A	0xE15400  	CP.B	W10, W0
0x047C	0x32FFA0  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping32
L___Lib_PPS_p33EP512MU810__PPS_Mapping233:
0x047E	0xB3C7F0  	MOV.B	#127, W0
0x0480	0xE15400  	CP.B	W10, W0
0x0482	0x32FFA0  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping33
L___Lib_PPS_p33EP512MU810__PPS_Mapping234:
0x0484	0x37FFA2  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping34
L___Lib_PPS_p33EP512MU810__PPS_Mapping3:
;__Lib_PPS_p33EP512MU810.c,247 :: 		
0x0486	0xE2001A  	CP0	W13
0x0488	0x320001  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping35
L___Lib_PPS_p33EP512MU810__PPS_Mapping235:
;__Lib_PPS_p33EP512MU810.c,248 :: 		
0x048A	0x07FEBA  	RCALL	_Lock_IOLOCK
L___Lib_PPS_p33EP512MU810__PPS_Mapping35:
;__Lib_PPS_p33EP512MU810.c,249 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping0:
;__Lib_PPS_p33EP512MU810.c,251 :: 		
0x048C	0xE15C61  	CP.B	W11, #1
0x048E	0x3A01BF  	BRA NZ	L___Lib_PPS_p33EP512MU810__PPS_Mapping36
L___Lib_PPS_p33EP512MU810__PPS_Mapping236:
;__Lib_PPS_p33EP512MU810.c,252 :: 		
0x0490	0xE2001A  	CP0	W13
0x0492	0x320001  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping37
L___Lib_PPS_p33EP512MU810__PPS_Mapping237:
;__Lib_PPS_p33EP512MU810.c,253 :: 		
0x0494	0x07FEBE  	RCALL	_Unlock_IOLOCK
L___Lib_PPS_p33EP512MU810__PPS_Mapping37:
;__Lib_PPS_p33EP512MU810.c,254 :: 		
0x0496	0x3700ED  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping38
;__Lib_PPS_p33EP512MU810.c,256 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping40:
0x0498	0x206A10  	MOV	#lo_addr(RPINR0+1), W0
0x049A	0x78480A  	MOV.B	W10, [W0]
0x049C	0x3701B5  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping39
;__Lib_PPS_p33EP512MU810.c,257 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping41:
0x049E	0x206A20  	MOV	#lo_addr(RPINR1), W0
0x04A0	0x78480A  	MOV.B	W10, [W0]
0x04A2	0x3701B2  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping39
;__Lib_PPS_p33EP512MU810.c,258 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping42:
0x04A4	0x206A30  	MOV	#lo_addr(RPINR1+1), W0
0x04A6	0x78480A  	MOV.B	W10, [W0]
0x04A8	0x3701AF  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping39
;__Lib_PPS_p33EP512MU810.c,259 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping43:
0x04AA	0x206A40  	MOV	#lo_addr(RPINR2), W0
0x04AC	0x78480A  	MOV.B	W10, [W0]
0x04AE	0x3701AC  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping39
;__Lib_PPS_p33EP512MU810.c,260 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping44:
0x04B0	0x206A60  	MOV	#lo_addr(RPINR3), W0
0x04B2	0x78480A  	MOV.B	W10, [W0]
0x04B4	0x3701A9  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping39
;__Lib_PPS_p33EP512MU810.c,261 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping45:
0x04B6	0x206A70  	MOV	#lo_addr(RPINR3+1), W0
0x04B8	0x78480A  	MOV.B	W10, [W0]
0x04BA	0x3701A6  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping39
;__Lib_PPS_p33EP512MU810.c,262 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping46:
0x04BC	0x206A80  	MOV	#lo_addr(RPINR4), W0
0x04BE	0x78480A  	MOV.B	W10, [W0]
0x04C0	0x3701A3  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping39
;__Lib_PPS_p33EP512MU810.c,263 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping47:
0x04C2	0x206A90  	MOV	#lo_addr(RPINR4+1), W0
0x04C4	0x78480A  	MOV.B	W10, [W0]
0x04C6	0x3701A0  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping39
;__Lib_PPS_p33EP512MU810.c,264 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping48:
0x04C8	0x206AA0  	MOV	#lo_addr(RPINR5), W0
0x04CA	0x78480A  	MOV.B	W10, [W0]
0x04CC	0x37019D  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping39
;__Lib_PPS_p33EP512MU810.c,265 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping49:
0x04CE	0x206AB0  	MOV	#lo_addr(RPINR5+1), W0
0x04D0	0x78480A  	MOV.B	W10, [W0]
0x04D2	0x37019A  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping39
;__Lib_PPS_p33EP512MU810.c,266 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping50:
0x04D4	0x206AC0  	MOV	#lo_addr(RPINR6), W0
0x04D6	0x78480A  	MOV.B	W10, [W0]
0x04D8	0x370197  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping39
;__Lib_PPS_p33EP512MU810.c,267 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping51:
0x04DA	0x206AD0  	MOV	#lo_addr(RPINR6+1), W0
0x04DC	0x78480A  	MOV.B	W10, [W0]
0x04DE	0x370194  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping39
;__Lib_PPS_p33EP512MU810.c,268 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping52:
0x04E0	0x206AE0  	MOV	#lo_addr(RPINR7), W0
0x04E2	0x78480A  	MOV.B	W10, [W0]
0x04E4	0x370191  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping39
;__Lib_PPS_p33EP512MU810.c,269 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping53:
0x04E6	0x206AF0  	MOV	#lo_addr(RPINR7+1), W0
0x04E8	0x78480A  	MOV.B	W10, [W0]
0x04EA	0x37018E  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping39
;__Lib_PPS_p33EP512MU810.c,270 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping54:
0x04EC	0x206B00  	MOV	#lo_addr(RPINR8), W0
0x04EE	0x78480A  	MOV.B	W10, [W0]
0x04F0	0x37018B  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping39
;__Lib_PPS_p33EP512MU810.c,271 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping55:
0x04F2	0x206B10  	MOV	#lo_addr(RPINR8+1), W0
0x04F4	0x78480A  	MOV.B	W10, [W0]
0x04F6	0x370188  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping39
;__Lib_PPS_p33EP512MU810.c,272 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping56:
0x04F8	0x206B20  	MOV	#lo_addr(RPINR9), W0
0x04FA	0x78480A  	MOV.B	W10, [W0]
0x04FC	0x370185  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping39
;__Lib_PPS_p33EP512MU810.c,273 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping57:
0x04FE	0x206B30  	MOV	#lo_addr(RPINR9+1), W0
0x0500	0x78480A  	MOV.B	W10, [W0]
0x0502	0x370182  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping39
;__Lib_PPS_p33EP512MU810.c,274 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping58:
0x0504	0x206B40  	MOV	#lo_addr(RPINR10), W0
0x0506	0x78480A  	MOV.B	W10, [W0]
0x0508	0x37017F  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping39
;__Lib_PPS_p33EP512MU810.c,275 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping59:
0x050A	0x206B50  	MOV	#lo_addr(RPINR10+1), W0
0x050C	0x78480A  	MOV.B	W10, [W0]
0x050E	0x37017C  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping39
;__Lib_PPS_p33EP512MU810.c,276 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping60:
0x0510	0x206B60  	MOV	#lo_addr(RPINR11), W0
0x0512	0x78480A  	MOV.B	W10, [W0]
0x0514	0x370179  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping39
;__Lib_PPS_p33EP512MU810.c,277 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping61:
0x0516	0x206B70  	MOV	#lo_addr(RPINR11+1), W0
0x0518	0x78480A  	MOV.B	W10, [W0]
0x051A	0x370176  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping39
;__Lib_PPS_p33EP512MU810.c,278 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping62:
0x051C	0x206B80  	MOV	#lo_addr(RPINR12), W0
0x051E	0x78480A  	MOV.B	W10, [W0]
0x0520	0x370173  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping39
;__Lib_PPS_p33EP512MU810.c,279 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping63:
0x0522	0x206B90  	MOV	#lo_addr(RPINR12+1), W0
0x0524	0x78480A  	MOV.B	W10, [W0]
0x0526	0x370170  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping39
;__Lib_PPS_p33EP512MU810.c,280 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping64:
0x0528	0x206BA0  	MOV	#lo_addr(RPINR13), W0
0x052A	0x78480A  	MOV.B	W10, [W0]
0x052C	0x37016D  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping39
;__Lib_PPS_p33EP512MU810.c,281 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping65:
0x052E	0x206BB0  	MOV	#lo_addr(RPINR13+1), W0
0x0530	0x78480A  	MOV.B	W10, [W0]
0x0532	0x37016A  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping39
;__Lib_PPS_p33EP512MU810.c,282 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping66:
0x0534	0x206BC0  	MOV	#lo_addr(RPINR14), W0
0x0536	0x78480A  	MOV.B	W10, [W0]
0x0538	0x370167  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping39
;__Lib_PPS_p33EP512MU810.c,283 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping67:
0x053A	0x206BD0  	MOV	#lo_addr(RPINR14+1), W0
0x053C	0x78480A  	MOV.B	W10, [W0]
0x053E	0x370164  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping39
;__Lib_PPS_p33EP512MU810.c,284 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping68:
0x0540	0x206BE0  	MOV	#lo_addr(RPINR15), W0
0x0542	0x78480A  	MOV.B	W10, [W0]
0x0544	0x370161  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping39
;__Lib_PPS_p33EP512MU810.c,285 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping69:
0x0546	0x206BF0  	MOV	#lo_addr(RPINR15+1), W0
0x0548	0x78480A  	MOV.B	W10, [W0]
0x054A	0x37015E  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping39
;__Lib_PPS_p33EP512MU810.c,286 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping70:
0x054C	0x206C00  	MOV	#lo_addr(RPINR16), W0
0x054E	0x78480A  	MOV.B	W10, [W0]
0x0550	0x37015B  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping39
;__Lib_PPS_p33EP512MU810.c,287 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping71:
0x0552	0x206C10  	MOV	#lo_addr(RPINR16+1), W0
0x0554	0x78480A  	MOV.B	W10, [W0]
0x0556	0x370158  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping39
;__Lib_PPS_p33EP512MU810.c,288 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping72:
0x0558	0x206C20  	MOV	#lo_addr(RPINR17), W0
0x055A	0x78480A  	MOV.B	W10, [W0]
0x055C	0x370155  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping39
;__Lib_PPS_p33EP512MU810.c,289 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping73:
0x055E	0x206C30  	MOV	#lo_addr(RPINR17+1), W0
0x0560	0x78480A  	MOV.B	W10, [W0]
0x0562	0x370152  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping39
;__Lib_PPS_p33EP512MU810.c,290 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping74:
0x0564	0x206C40  	MOV	#lo_addr(RPINR18), W0
0x0566	0x78480A  	MOV.B	W10, [W0]
0x0568	0x37014F  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping39
;__Lib_PPS_p33EP512MU810.c,291 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping75:
0x056A	0x206C50  	MOV	#lo_addr(RPINR18+1), W0
0x056C	0x78480A  	MOV.B	W10, [W0]
0x056E	0x37014C  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping39
;__Lib_PPS_p33EP512MU810.c,292 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping76:
0x0570	0x206C60  	MOV	#lo_addr(RPINR19), W0
0x0572	0x78480A  	MOV.B	W10, [W0]
0x0574	0x370149  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping39
;__Lib_PPS_p33EP512MU810.c,293 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping77:
0x0576	0x206C70  	MOV	#lo_addr(RPINR19+1), W0
0x0578	0x78480A  	MOV.B	W10, [W0]
0x057A	0x370146  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping39
;__Lib_PPS_p33EP512MU810.c,294 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping78:
0x057C	0x206C80  	MOV	#lo_addr(RPINR20), W0
0x057E	0x78480A  	MOV.B	W10, [W0]
0x0580	0x370143  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping39
;__Lib_PPS_p33EP512MU810.c,295 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping79:
0x0582	0x206C90  	MOV	#lo_addr(RPINR20+1), W0
0x0584	0x78480A  	MOV.B	W10, [W0]
0x0586	0x370140  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping39
;__Lib_PPS_p33EP512MU810.c,296 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping80:
0x0588	0x206CA0  	MOV	#lo_addr(RPINR21), W0
0x058A	0x78480A  	MOV.B	W10, [W0]
0x058C	0x37013D  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping39
;__Lib_PPS_p33EP512MU810.c,297 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping81:
0x058E	0x206CE0  	MOV	#lo_addr(RPINR23), W0
0x0590	0x78480A  	MOV.B	W10, [W0]
0x0592	0x37013A  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping39
;__Lib_PPS_p33EP512MU810.c,298 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping82:
0x0594	0x206D00  	MOV	#lo_addr(RPINR24), W0
0x0596	0x78480A  	MOV.B	W10, [W0]
0x0598	0x370137  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping39
;__Lib_PPS_p33EP512MU810.c,299 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping83:
0x059A	0x206D10  	MOV	#lo_addr(RPINR24+1), W0
0x059C	0x78480A  	MOV.B	W10, [W0]
0x059E	0x370134  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping39
;__Lib_PPS_p33EP512MU810.c,300 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping84:
0x05A0	0x206D20  	MOV	#lo_addr(RPINR25), W0
0x05A2	0x78480A  	MOV.B	W10, [W0]
0x05A4	0x370131  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping39
;__Lib_PPS_p33EP512MU810.c,301 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping85:
0x05A6	0x206D40  	MOV	#lo_addr(RPINR26), W0
0x05A8	0x78480A  	MOV.B	W10, [W0]
0x05AA	0x37012E  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping39
;__Lib_PPS_p33EP512MU810.c,302 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping86:
0x05AC	0x206D50  	MOV	#lo_addr(RPINR26+1), W0
0x05AE	0x78480A  	MOV.B	W10, [W0]
0x05B0	0x37012B  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping39
;__Lib_PPS_p33EP512MU810.c,303 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping87:
0x05B2	0x206D60  	MOV	#lo_addr(RPINR27), W0
0x05B4	0x78480A  	MOV.B	W10, [W0]
0x05B6	0x370128  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping39
;__Lib_PPS_p33EP512MU810.c,304 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping88:
0x05B8	0x206D70  	MOV	#lo_addr(RPINR27+1), W0
0x05BA	0x78480A  	MOV.B	W10, [W0]
0x05BC	0x370125  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping39
;__Lib_PPS_p33EP512MU810.c,305 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping89:
0x05BE	0x206D80  	MOV	#lo_addr(RPINR28), W0
0x05C0	0x78480A  	MOV.B	W10, [W0]
0x05C2	0x370122  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping39
;__Lib_PPS_p33EP512MU810.c,306 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping90:
0x05C4	0x206D90  	MOV	#lo_addr(RPINR28+1), W0
0x05C6	0x78480A  	MOV.B	W10, [W0]
0x05C8	0x37011F  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping39
;__Lib_PPS_p33EP512MU810.c,307 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping91:
0x05CA	0x206DA0  	MOV	#lo_addr(RPINR29), W0
0x05CC	0x78480A  	MOV.B	W10, [W0]
0x05CE	0x37011C  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping39
;__Lib_PPS_p33EP512MU810.c,308 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping92:
0x05D0	0x206DB0  	MOV	#lo_addr(RPINR29+1), W0
0x05D2	0x78480A  	MOV.B	W10, [W0]
0x05D4	0x370119  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping39
;__Lib_PPS_p33EP512MU810.c,309 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping93:
0x05D6	0x206DC0  	MOV	#lo_addr(RPINR30), W0
0x05D8	0x78480A  	MOV.B	W10, [W0]
0x05DA	0x370116  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping39
;__Lib_PPS_p33EP512MU810.c,310 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping94:
0x05DC	0x206DE0  	MOV	#lo_addr(RPINR31), W0
0x05DE	0x78480A  	MOV.B	W10, [W0]
0x05E0	0x370113  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping39
;__Lib_PPS_p33EP512MU810.c,311 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping95:
0x05E2	0x206DF0  	MOV	#lo_addr(RPINR31+1), W0
0x05E4	0x78480A  	MOV.B	W10, [W0]
0x05E6	0x370110  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping39
;__Lib_PPS_p33EP512MU810.c,312 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping96:
0x05E8	0x206E00  	MOV	#lo_addr(RPINR32), W0
0x05EA	0x78480A  	MOV.B	W10, [W0]
0x05EC	0x37010D  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping39
;__Lib_PPS_p33EP512MU810.c,313 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping97:
0x05EE	0x206E20  	MOV	#lo_addr(RPINR33), W0
0x05F0	0x78480A  	MOV.B	W10, [W0]
0x05F2	0x37010A  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping39
;__Lib_PPS_p33EP512MU810.c,314 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping98:
0x05F4	0x206E30  	MOV	#lo_addr(RPINR33+1), W0
0x05F6	0x78480A  	MOV.B	W10, [W0]
0x05F8	0x370107  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping39
;__Lib_PPS_p33EP512MU810.c,315 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping99:
0x05FA	0x206E40  	MOV	#lo_addr(RPINR34), W0
0x05FC	0x78480A  	MOV.B	W10, [W0]
0x05FE	0x370104  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping39
;__Lib_PPS_p33EP512MU810.c,316 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping100:
0x0600	0x206E50  	MOV	#lo_addr(RPINR34+1), W0
0x0602	0x78480A  	MOV.B	W10, [W0]
0x0604	0x370101  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping39
;__Lib_PPS_p33EP512MU810.c,317 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping101:
0x0606	0x206E60  	MOV	#lo_addr(RPINR35), W0
0x0608	0x78480A  	MOV.B	W10, [W0]
0x060A	0x3700FE  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping39
;__Lib_PPS_p33EP512MU810.c,318 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping102:
0x060C	0x206E70  	MOV	#lo_addr(RPINR35+1), W0
0x060E	0x78480A  	MOV.B	W10, [W0]
0x0610	0x3700FB  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping39
;__Lib_PPS_p33EP512MU810.c,319 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping103:
0x0612	0x206E80  	MOV	#lo_addr(RPINR36), W0
0x0614	0x78480A  	MOV.B	W10, [W0]
0x0616	0x3700F8  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping39
;__Lib_PPS_p33EP512MU810.c,320 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping104:
0x0618	0x206E90  	MOV	#lo_addr(RPINR36+1), W0
0x061A	0x78480A  	MOV.B	W10, [W0]
0x061C	0x3700F5  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping39
;__Lib_PPS_p33EP512MU810.c,321 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping105:
0x061E	0x206EA0  	MOV	#lo_addr(RPINR37), W0
0x0620	0x78480A  	MOV.B	W10, [W0]
0x0622	0x3700F2  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping39
;__Lib_PPS_p33EP512MU810.c,322 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping106:
0x0624	0x206F40  	MOV	#lo_addr(RPINR42), W0
0x0626	0x78480A  	MOV.B	W10, [W0]
0x0628	0x3700EF  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping39
;__Lib_PPS_p33EP512MU810.c,323 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping107:
0x062A	0x206F50  	MOV	#lo_addr(RPINR42+1), W0
0x062C	0x78480A  	MOV.B	W10, [W0]
0x062E	0x3700EC  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping39
;__Lib_PPS_p33EP512MU810.c,324 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping108:
0x0630	0x206F60  	MOV	#lo_addr(RPINR43), W0
0x0632	0x78480A  	MOV.B	W10, [W0]
0x0634	0x3700E9  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping39
;__Lib_PPS_p33EP512MU810.c,325 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping109:
0x0636	0x206ED0  	MOV	#lo_addr(RPINR38+1), W0
0x0638	0x78480A  	MOV.B	W10, [W0]
0x063A	0x3700E6  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping39
;__Lib_PPS_p33EP512MU810.c,326 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping110:
0x063C	0x206EE0  	MOV	#lo_addr(RPINR39), W0
0x063E	0x78480A  	MOV.B	W10, [W0]
0x0640	0x3700E3  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping39
;__Lib_PPS_p33EP512MU810.c,327 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping111:
0x0642	0x206EF0  	MOV	#lo_addr(RPINR39+1), W0
0x0644	0x78480A  	MOV.B	W10, [W0]
0x0646	0x3700E0  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping39
;__Lib_PPS_p33EP512MU810.c,328 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping112:
0x0648	0x206F00  	MOV	#lo_addr(RPINR40), W0
0x064A	0x78480A  	MOV.B	W10, [W0]
0x064C	0x3700DD  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping39
;__Lib_PPS_p33EP512MU810.c,329 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping113:
0x064E	0x206F10  	MOV	#lo_addr(RPINR40+1), W0
0x0650	0x78480A  	MOV.B	W10, [W0]
0x0652	0x3700DA  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping39
;__Lib_PPS_p33EP512MU810.c,330 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping114:
0x0654	0x206F20  	MOV	#lo_addr(RPINR41), W0
0x0656	0x78480A  	MOV.B	W10, [W0]
0x0658	0x3700D7  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping39
;__Lib_PPS_p33EP512MU810.c,331 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping115:
0x065A	0x206F30  	MOV	#lo_addr(RPINR41+1), W0
0x065C	0x78480A  	MOV.B	W10, [W0]
0x065E	0x3700D4  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping39
;__Lib_PPS_p33EP512MU810.c,332 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping116:
0x0660	0x206EB0  	MOV	#lo_addr(RPINR37+1), W0
0x0662	0x78480A  	MOV.B	W10, [W0]
0x0664	0x3700D1  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping39
;__Lib_PPS_p33EP512MU810.c,333 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping117:
0x0666	0x206EC0  	MOV	#lo_addr(RPINR38), W0
0x0668	0x78480A  	MOV.B	W10, [W0]
0x066A	0x3700CE  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping39
;__Lib_PPS_p33EP512MU810.c,334 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping118:
0x066C	0xEF2000  	CLR	W0
0x066E	0x980700  	MOV	W0, [W14+0]
;__Lib_PPS_p33EP512MU810.c,335 :: 		
0x0670	0x3700CB  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping39
L___Lib_PPS_p33EP512MU810__PPS_Mapping38:
0x0672	0xE16460  	CP.B	W12, #0
0x0674	0x32FF11  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping40
L___Lib_PPS_p33EP512MU810__PPS_Mapping238:
0x0676	0xE16461  	CP.B	W12, #1
0x0678	0x32FF12  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping41
L___Lib_PPS_p33EP512MU810__PPS_Mapping239:
0x067A	0xE16462  	CP.B	W12, #2
0x067C	0x32FF13  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping42
L___Lib_PPS_p33EP512MU810__PPS_Mapping240:
0x067E	0xE16463  	CP.B	W12, #3
0x0680	0x32FF14  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping43
L___Lib_PPS_p33EP512MU810__PPS_Mapping241:
0x0682	0xE16464  	CP.B	W12, #4
0x0684	0x32FF15  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping44
L___Lib_PPS_p33EP512MU810__PPS_Mapping242:
0x0686	0xE16465  	CP.B	W12, #5
0x0688	0x32FF16  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping45
L___Lib_PPS_p33EP512MU810__PPS_Mapping243:
0x068A	0xE16466  	CP.B	W12, #6
0x068C	0x32FF17  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping46
L___Lib_PPS_p33EP512MU810__PPS_Mapping244:
0x068E	0xE16467  	CP.B	W12, #7
0x0690	0x32FF18  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping47
L___Lib_PPS_p33EP512MU810__PPS_Mapping245:
0x0692	0xE16468  	CP.B	W12, #8
0x0694	0x32FF19  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping48
L___Lib_PPS_p33EP512MU810__PPS_Mapping246:
0x0696	0xE16469  	CP.B	W12, #9
0x0698	0x32FF1A  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping49
L___Lib_PPS_p33EP512MU810__PPS_Mapping247:
0x069A	0xE1646A  	CP.B	W12, #10
0x069C	0x32FF1B  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping50
L___Lib_PPS_p33EP512MU810__PPS_Mapping248:
0x069E	0xE1646B  	CP.B	W12, #11
0x06A0	0x32FF1C  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping51
L___Lib_PPS_p33EP512MU810__PPS_Mapping249:
0x06A2	0xE1646C  	CP.B	W12, #12
0x06A4	0x32FF1D  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping52
L___Lib_PPS_p33EP512MU810__PPS_Mapping250:
0x06A6	0xE1646D  	CP.B	W12, #13
0x06A8	0x32FF1E  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping53
L___Lib_PPS_p33EP512MU810__PPS_Mapping251:
0x06AA	0xE1646E  	CP.B	W12, #14
0x06AC	0x32FF1F  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping54
L___Lib_PPS_p33EP512MU810__PPS_Mapping252:
0x06AE	0xE1646F  	CP.B	W12, #15
0x06B0	0x32FF20  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping55
L___Lib_PPS_p33EP512MU810__PPS_Mapping253:
0x06B2	0xE16470  	CP.B	W12, #16
0x06B4	0x32FF21  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping56
L___Lib_PPS_p33EP512MU810__PPS_Mapping254:
0x06B6	0xE16471  	CP.B	W12, #17
0x06B8	0x32FF22  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping57
L___Lib_PPS_p33EP512MU810__PPS_Mapping255:
0x06BA	0xE16472  	CP.B	W12, #18
0x06BC	0x32FF23  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping58
L___Lib_PPS_p33EP512MU810__PPS_Mapping256:
0x06BE	0xE16473  	CP.B	W12, #19
0x06C0	0x32FF24  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping59
L___Lib_PPS_p33EP512MU810__PPS_Mapping257:
0x06C2	0xE16474  	CP.B	W12, #20
0x06C4	0x32FF25  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping60
L___Lib_PPS_p33EP512MU810__PPS_Mapping258:
0x06C6	0xE16475  	CP.B	W12, #21
0x06C8	0x32FF26  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping61
L___Lib_PPS_p33EP512MU810__PPS_Mapping259:
0x06CA	0xE16476  	CP.B	W12, #22
0x06CC	0x32FF27  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping62
L___Lib_PPS_p33EP512MU810__PPS_Mapping260:
0x06CE	0xE16477  	CP.B	W12, #23
0x06D0	0x32FF28  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping63
L___Lib_PPS_p33EP512MU810__PPS_Mapping261:
0x06D2	0xE16478  	CP.B	W12, #24
0x06D4	0x32FF29  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping64
L___Lib_PPS_p33EP512MU810__PPS_Mapping262:
0x06D6	0xE16479  	CP.B	W12, #25
0x06D8	0x32FF2A  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping65
L___Lib_PPS_p33EP512MU810__PPS_Mapping263:
0x06DA	0xE1647A  	CP.B	W12, #26
0x06DC	0x32FF2B  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping66
L___Lib_PPS_p33EP512MU810__PPS_Mapping264:
0x06DE	0xE1647B  	CP.B	W12, #27
0x06E0	0x32FF2C  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping67
L___Lib_PPS_p33EP512MU810__PPS_Mapping265:
0x06E2	0xE1647C  	CP.B	W12, #28
0x06E4	0x32FF2D  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping68
L___Lib_PPS_p33EP512MU810__PPS_Mapping266:
0x06E6	0xE1647D  	CP.B	W12, #29
0x06E8	0x32FF2E  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping69
L___Lib_PPS_p33EP512MU810__PPS_Mapping267:
0x06EA	0xE1647E  	CP.B	W12, #30
0x06EC	0x32FF2F  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping70
L___Lib_PPS_p33EP512MU810__PPS_Mapping268:
0x06EE	0xE1647F  	CP.B	W12, #31
0x06F0	0x32FF30  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping71
L___Lib_PPS_p33EP512MU810__PPS_Mapping269:
0x06F2	0xB3C200  	MOV.B	#32, W0
0x06F4	0xE16400  	CP.B	W12, W0
0x06F6	0x32FF30  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping72
L___Lib_PPS_p33EP512MU810__PPS_Mapping270:
0x06F8	0xB3C210  	MOV.B	#33, W0
0x06FA	0xE16400  	CP.B	W12, W0
0x06FC	0x32FF30  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping73
L___Lib_PPS_p33EP512MU810__PPS_Mapping271:
0x06FE	0xB3C220  	MOV.B	#34, W0
0x0700	0xE16400  	CP.B	W12, W0
0x0702	0x32FF30  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping74
L___Lib_PPS_p33EP512MU810__PPS_Mapping272:
0x0704	0xB3C230  	MOV.B	#35, W0
0x0706	0xE16400  	CP.B	W12, W0
0x0708	0x32FF30  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping75
L___Lib_PPS_p33EP512MU810__PPS_Mapping273:
0x070A	0xB3C240  	MOV.B	#36, W0
0x070C	0xE16400  	CP.B	W12, W0
0x070E	0x32FF30  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping76
L___Lib_PPS_p33EP512MU810__PPS_Mapping274:
0x0710	0xB3C250  	MOV.B	#37, W0
0x0712	0xE16400  	CP.B	W12, W0
0x0714	0x32FF30  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping77
L___Lib_PPS_p33EP512MU810__PPS_Mapping275:
0x0716	0xB3C260  	MOV.B	#38, W0
0x0718	0xE16400  	CP.B	W12, W0
0x071A	0x32FF30  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping78
L___Lib_PPS_p33EP512MU810__PPS_Mapping276:
0x071C	0xB3C270  	MOV.B	#39, W0
0x071E	0xE16400  	CP.B	W12, W0
0x0720	0x32FF30  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping79
L___Lib_PPS_p33EP512MU810__PPS_Mapping277:
0x0722	0xB3C280  	MOV.B	#40, W0
0x0724	0xE16400  	CP.B	W12, W0
0x0726	0x32FF30  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping80
L___Lib_PPS_p33EP512MU810__PPS_Mapping278:
0x0728	0xB3C290  	MOV.B	#41, W0
0x072A	0xE16400  	CP.B	W12, W0
0x072C	0x32FF30  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping81
L___Lib_PPS_p33EP512MU810__PPS_Mapping279:
0x072E	0xB3C2A0  	MOV.B	#42, W0
0x0730	0xE16400  	CP.B	W12, W0
0x0732	0x32FF30  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping82
L___Lib_PPS_p33EP512MU810__PPS_Mapping280:
0x0734	0xB3C2B0  	MOV.B	#43, W0
0x0736	0xE16400  	CP.B	W12, W0
0x0738	0x32FF30  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping83
L___Lib_PPS_p33EP512MU810__PPS_Mapping281:
0x073A	0xB3C2C0  	MOV.B	#44, W0
0x073C	0xE16400  	CP.B	W12, W0
0x073E	0x32FF30  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping84
L___Lib_PPS_p33EP512MU810__PPS_Mapping282:
0x0740	0xB3C2D0  	MOV.B	#45, W0
0x0742	0xE16400  	CP.B	W12, W0
0x0744	0x32FF30  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping85
L___Lib_PPS_p33EP512MU810__PPS_Mapping283:
0x0746	0xB3C2E0  	MOV.B	#46, W0
0x0748	0xE16400  	CP.B	W12, W0
0x074A	0x32FF30  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping86
L___Lib_PPS_p33EP512MU810__PPS_Mapping284:
0x074C	0xB3C2F0  	MOV.B	#47, W0
0x074E	0xE16400  	CP.B	W12, W0
0x0750	0x32FF30  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping87
L___Lib_PPS_p33EP512MU810__PPS_Mapping285:
0x0752	0xB3C300  	MOV.B	#48, W0
0x0754	0xE16400  	CP.B	W12, W0
0x0756	0x32FF30  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping88
L___Lib_PPS_p33EP512MU810__PPS_Mapping286:
0x0758	0xB3C310  	MOV.B	#49, W0
0x075A	0xE16400  	CP.B	W12, W0
0x075C	0x32FF30  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping89
L___Lib_PPS_p33EP512MU810__PPS_Mapping287:
0x075E	0xB3C320  	MOV.B	#50, W0
0x0760	0xE16400  	CP.B	W12, W0
0x0762	0x32FF30  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping90
L___Lib_PPS_p33EP512MU810__PPS_Mapping288:
0x0764	0xB3C330  	MOV.B	#51, W0
0x0766	0xE16400  	CP.B	W12, W0
0x0768	0x32FF30  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping91
L___Lib_PPS_p33EP512MU810__PPS_Mapping289:
0x076A	0xB3C340  	MOV.B	#52, W0
0x076C	0xE16400  	CP.B	W12, W0
0x076E	0x32FF30  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping92
L___Lib_PPS_p33EP512MU810__PPS_Mapping290:
0x0770	0xB3C350  	MOV.B	#53, W0
0x0772	0xE16400  	CP.B	W12, W0
0x0774	0x32FF30  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping93
L___Lib_PPS_p33EP512MU810__PPS_Mapping291:
0x0776	0xB3C360  	MOV.B	#54, W0
0x0778	0xE16400  	CP.B	W12, W0
0x077A	0x32FF30  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping94
L___Lib_PPS_p33EP512MU810__PPS_Mapping292:
0x077C	0xB3C370  	MOV.B	#55, W0
0x077E	0xE16400  	CP.B	W12, W0
0x0780	0x32FF30  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping95
L___Lib_PPS_p33EP512MU810__PPS_Mapping293:
0x0782	0xB3C380  	MOV.B	#56, W0
0x0784	0xE16400  	CP.B	W12, W0
0x0786	0x32FF30  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping96
L___Lib_PPS_p33EP512MU810__PPS_Mapping294:
0x0788	0xB3C390  	MOV.B	#57, W0
0x078A	0xE16400  	CP.B	W12, W0
0x078C	0x32FF30  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping97
L___Lib_PPS_p33EP512MU810__PPS_Mapping295:
0x078E	0xB3C3A0  	MOV.B	#58, W0
0x0790	0xE16400  	CP.B	W12, W0
0x0792	0x32FF30  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping98
L___Lib_PPS_p33EP512MU810__PPS_Mapping296:
0x0794	0xB3C3B0  	MOV.B	#59, W0
0x0796	0xE16400  	CP.B	W12, W0
0x0798	0x32FF30  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping99
L___Lib_PPS_p33EP512MU810__PPS_Mapping297:
0x079A	0xB3C3C0  	MOV.B	#60, W0
0x079C	0xE16400  	CP.B	W12, W0
0x079E	0x32FF30  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping100
L___Lib_PPS_p33EP512MU810__PPS_Mapping298:
0x07A0	0xB3C3D0  	MOV.B	#61, W0
0x07A2	0xE16400  	CP.B	W12, W0
0x07A4	0x32FF30  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping101
L___Lib_PPS_p33EP512MU810__PPS_Mapping299:
0x07A6	0xB3C3E0  	MOV.B	#62, W0
0x07A8	0xE16400  	CP.B	W12, W0
0x07AA	0x32FF30  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping102
L___Lib_PPS_p33EP512MU810__PPS_Mapping300:
0x07AC	0xB3C3F0  	MOV.B	#63, W0
0x07AE	0xE16400  	CP.B	W12, W0
0x07B0	0x32FF30  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping103
L___Lib_PPS_p33EP512MU810__PPS_Mapping301:
0x07B2	0xB3C400  	MOV.B	#64, W0
0x07B4	0xE16400  	CP.B	W12, W0
0x07B6	0x32FF30  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping104
L___Lib_PPS_p33EP512MU810__PPS_Mapping302:
0x07B8	0xB3C410  	MOV.B	#65, W0
0x07BA	0xE16400  	CP.B	W12, W0
0x07BC	0x32FF30  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping105
L___Lib_PPS_p33EP512MU810__PPS_Mapping303:
0x07BE	0xB3C420  	MOV.B	#66, W0
0x07C0	0xE16400  	CP.B	W12, W0
0x07C2	0x32FF30  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping106
L___Lib_PPS_p33EP512MU810__PPS_Mapping304:
0x07C4	0xB3C430  	MOV.B	#67, W0
0x07C6	0xE16400  	CP.B	W12, W0
0x07C8	0x32FF30  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping107
L___Lib_PPS_p33EP512MU810__PPS_Mapping305:
0x07CA	0xB3C440  	MOV.B	#68, W0
0x07CC	0xE16400  	CP.B	W12, W0
0x07CE	0x32FF30  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping108
L___Lib_PPS_p33EP512MU810__PPS_Mapping306:
0x07D0	0xB3C450  	MOV.B	#69, W0
0x07D2	0xE16400  	CP.B	W12, W0
0x07D4	0x32FF30  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping109
L___Lib_PPS_p33EP512MU810__PPS_Mapping307:
0x07D6	0xB3C460  	MOV.B	#70, W0
0x07D8	0xE16400  	CP.B	W12, W0
0x07DA	0x32FF30  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping110
L___Lib_PPS_p33EP512MU810__PPS_Mapping308:
0x07DC	0xB3C470  	MOV.B	#71, W0
0x07DE	0xE16400  	CP.B	W12, W0
0x07E0	0x32FF30  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping111
L___Lib_PPS_p33EP512MU810__PPS_Mapping309:
0x07E2	0xB3C480  	MOV.B	#72, W0
0x07E4	0xE16400  	CP.B	W12, W0
0x07E6	0x32FF30  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping112
L___Lib_PPS_p33EP512MU810__PPS_Mapping310:
0x07E8	0xB3C490  	MOV.B	#73, W0
0x07EA	0xE16400  	CP.B	W12, W0
0x07EC	0x32FF30  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping113
L___Lib_PPS_p33EP512MU810__PPS_Mapping311:
0x07EE	0xB3C4A0  	MOV.B	#74, W0
0x07F0	0xE16400  	CP.B	W12, W0
0x07F2	0x32FF30  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping114
L___Lib_PPS_p33EP512MU810__PPS_Mapping312:
0x07F4	0xB3C4B0  	MOV.B	#75, W0
0x07F6	0xE16400  	CP.B	W12, W0
0x07F8	0x32FF30  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping115
L___Lib_PPS_p33EP512MU810__PPS_Mapping313:
0x07FA	0xB3C4C0  	MOV.B	#76, W0
0x07FC	0xE16400  	CP.B	W12, W0
0x07FE	0x32FF30  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping116
L___Lib_PPS_p33EP512MU810__PPS_Mapping314:
0x0800	0xB3C4D0  	MOV.B	#77, W0
0x0802	0xE16400  	CP.B	W12, W0
0x0804	0x32FF30  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping117
L___Lib_PPS_p33EP512MU810__PPS_Mapping315:
0x0806	0x37FF32  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping118
L___Lib_PPS_p33EP512MU810__PPS_Mapping39:
;__Lib_PPS_p33EP512MU810.c,336 :: 		
0x0808	0xE2001A  	CP0	W13
0x080A	0x320001  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping119
L___Lib_PPS_p33EP512MU810__PPS_Mapping316:
;__Lib_PPS_p33EP512MU810.c,337 :: 		
0x080C	0x07FCF9  	RCALL	_Lock_IOLOCK
L___Lib_PPS_p33EP512MU810__PPS_Mapping119:
;__Lib_PPS_p33EP512MU810.c,338 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping36:
;__Lib_PPS_p33EP512MU810.c,341 :: 		
0x080E	0x370184  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping120
;__Lib_PPS_p33EP512MU810.c,342 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping122:
0x0810	0xAE0016  	BTSS	W11, #0
0x0812	0xA90E00  	BCLR	TRISA0_bit, BitPos(TRISA0_bit+0)
0x0814	0xAF0016  	BTSC	W11, #0
0x0816	0xA80E00  	BSET	TRISA0_bit, BitPos(TRISA0_bit+0)
0x0818	0x37025D  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping121
;__Lib_PPS_p33EP512MU810.c,343 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping123:
0x081A	0xAE0016  	BTSS	W11, #0
0x081C	0xA92E00  	BCLR	TRISA1_bit, BitPos(TRISA1_bit+0)
0x081E	0xAF0016  	BTSC	W11, #0
0x0820	0xA82E00  	BSET	TRISA1_bit, BitPos(TRISA1_bit+0)
0x0822	0x370258  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping121
;__Lib_PPS_p33EP512MU810.c,344 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping124:
0x0824	0xAE0016  	BTSS	W11, #0
0x0826	0xA94E00  	BCLR	TRISA2_bit, BitPos(TRISA2_bit+0)
0x0828	0xAF0016  	BTSC	W11, #0
0x082A	0xA84E00  	BSET	TRISA2_bit, BitPos(TRISA2_bit+0)
0x082C	0x370253  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping121
;__Lib_PPS_p33EP512MU810.c,345 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping125:
0x082E	0xAE0016  	BTSS	W11, #0
0x0830	0xA96E00  	BCLR	TRISA3_bit, BitPos(TRISA3_bit+0)
0x0832	0xAF0016  	BTSC	W11, #0
0x0834	0xA86E00  	BSET	TRISA3_bit, BitPos(TRISA3_bit+0)
0x0836	0x37024E  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping121
;__Lib_PPS_p33EP512MU810.c,346 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping126:
0x0838	0xAE0016  	BTSS	W11, #0
0x083A	0xA98E00  	BCLR	TRISA4_bit, BitPos(TRISA4_bit+0)
0x083C	0xAF0016  	BTSC	W11, #0
0x083E	0xA88E00  	BSET	TRISA4_bit, BitPos(TRISA4_bit+0)
0x0840	0x370249  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping121
;__Lib_PPS_p33EP512MU810.c,347 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping127:
0x0842	0xAE0016  	BTSS	W11, #0
0x0844	0xA9AE00  	BCLR	TRISA5_bit, BitPos(TRISA5_bit+0)
0x0846	0xAF0016  	BTSC	W11, #0
0x0848	0xA8AE00  	BSET	TRISA5_bit, BitPos(TRISA5_bit+0)
0x084A	0x370244  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping121
;__Lib_PPS_p33EP512MU810.c,348 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping128:
0x084C	0xAE0016  	BTSS	W11, #0
0x084E	0xA9CE00  	BCLR	TRISA6_bit, BitPos(TRISA6_bit+0)
0x0850	0xAF0016  	BTSC	W11, #0
0x0852	0xA8CE00  	BSET	TRISA6_bit, BitPos(TRISA6_bit+0)
0x0854	0x37023F  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping121
;__Lib_PPS_p33EP512MU810.c,349 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping129:
0x0856	0xAE0016  	BTSS	W11, #0
0x0858	0xA9EE00  	BCLR	TRISA7_bit, BitPos(TRISA7_bit+0)
0x085A	0xAF0016  	BTSC	W11, #0
0x085C	0xA8EE00  	BSET	TRISA7_bit, BitPos(TRISA7_bit+0)
0x085E	0x37023A  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping121
;__Lib_PPS_p33EP512MU810.c,351 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping130:
0x0860	0xAE0016  	BTSS	W11, #0
0x0862	0xA9CE01  	BCLR	TRISA14_bit, BitPos(TRISA14_bit+0)
0x0864	0xAF0016  	BTSC	W11, #0
0x0866	0xA8CE01  	BSET	TRISA14_bit, BitPos(TRISA14_bit+0)
0x0868	0x370235  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping121
;__Lib_PPS_p33EP512MU810.c,352 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping131:
0x086A	0xAE0016  	BTSS	W11, #0
0x086C	0xA9EE01  	BCLR	TRISA15_bit, BitPos(TRISA15_bit+0)
0x086E	0xAF0016  	BTSC	W11, #0
0x0870	0xA8EE01  	BSET	TRISA15_bit, BitPos(TRISA15_bit+0)
0x0872	0x370230  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping121
;__Lib_PPS_p33EP512MU810.c,354 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping132:
0x0874	0xAE0016  	BTSS	W11, #0
0x0876	0xA9EE11  	BCLR	TRISB15_bit, BitPos(TRISB15_bit+0)
0x0878	0xAF0016  	BTSC	W11, #0
0x087A	0xA8EE11  	BSET	TRISB15_bit, BitPos(TRISB15_bit+0)
0x087C	0x37022B  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping121
;__Lib_PPS_p33EP512MU810.c,355 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping133:
0x087E	0xAE0016  	BTSS	W11, #0
0x0880	0xA9CE11  	BCLR	TRISB14_bit, BitPos(TRISB14_bit+0)
0x0882	0xAF0016  	BTSC	W11, #0
0x0884	0xA8CE11  	BSET	TRISB14_bit, BitPos(TRISB14_bit+0)
0x0886	0x370226  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping121
;__Lib_PPS_p33EP512MU810.c,356 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping134:
0x0888	0xAE0016  	BTSS	W11, #0
0x088A	0xA9AE11  	BCLR	TRISB13_bit, BitPos(TRISB13_bit+0)
0x088C	0xAF0016  	BTSC	W11, #0
0x088E	0xA8AE11  	BSET	TRISB13_bit, BitPos(TRISB13_bit+0)
0x0890	0x370221  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping121
;__Lib_PPS_p33EP512MU810.c,357 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping135:
0x0892	0xAE0016  	BTSS	W11, #0
0x0894	0xA98E11  	BCLR	TRISB12_bit, BitPos(TRISB12_bit+0)
0x0896	0xAF0016  	BTSC	W11, #0
0x0898	0xA88E11  	BSET	TRISB12_bit, BitPos(TRISB12_bit+0)
0x089A	0x37021C  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping121
;__Lib_PPS_p33EP512MU810.c,358 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping136:
0x089C	0xAE0016  	BTSS	W11, #0
0x089E	0xA96E11  	BCLR	TRISB11_bit, BitPos(TRISB11_bit+0)
0x08A0	0xAF0016  	BTSC	W11, #0
0x08A2	0xA86E11  	BSET	TRISB11_bit, BitPos(TRISB11_bit+0)
0x08A4	0x370217  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping121
;__Lib_PPS_p33EP512MU810.c,359 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping137:
0x08A6	0xAE0016  	BTSS	W11, #0
0x08A8	0xA94E11  	BCLR	TRISB10_bit, BitPos(TRISB10_bit+0)
0x08AA	0xAF0016  	BTSC	W11, #0
0x08AC	0xA84E11  	BSET	TRISB10_bit, BitPos(TRISB10_bit+0)
0x08AE	0x370212  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping121
;__Lib_PPS_p33EP512MU810.c,360 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping138:
0x08B0	0xAE0016  	BTSS	W11, #0
0x08B2	0xA92E11  	BCLR	TRISB9_bit, BitPos(TRISB9_bit+0)
0x08B4	0xAF0016  	BTSC	W11, #0
0x08B6	0xA82E11  	BSET	TRISB9_bit, BitPos(TRISB9_bit+0)
0x08B8	0x37020D  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping121
;__Lib_PPS_p33EP512MU810.c,361 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping139:
0x08BA	0xAE0016  	BTSS	W11, #0
0x08BC	0xA90E11  	BCLR	TRISB8_bit, BitPos(TRISB8_bit+0)
0x08BE	0xAF0016  	BTSC	W11, #0
0x08C0	0xA80E11  	BSET	TRISB8_bit, BitPos(TRISB8_bit+0)
0x08C2	0x370208  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping121
;__Lib_PPS_p33EP512MU810.c,362 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping140:
0x08C4	0xAE0016  	BTSS	W11, #0
0x08C6	0xA9EE10  	BCLR	TRISB7_bit, BitPos(TRISB7_bit+0)
0x08C8	0xAF0016  	BTSC	W11, #0
0x08CA	0xA8EE10  	BSET	TRISB7_bit, BitPos(TRISB7_bit+0)
0x08CC	0x370203  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping121
;__Lib_PPS_p33EP512MU810.c,363 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping141:
0x08CE	0xAE0016  	BTSS	W11, #0
0x08D0	0xA9CE10  	BCLR	TRISB6_bit, BitPos(TRISB6_bit+0)
0x08D2	0xAF0016  	BTSC	W11, #0
0x08D4	0xA8CE10  	BSET	TRISB6_bit, BitPos(TRISB6_bit+0)
0x08D6	0x3701FE  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping121
;__Lib_PPS_p33EP512MU810.c,364 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping142:
0x08D8	0xAE0016  	BTSS	W11, #0
0x08DA	0xA9AE10  	BCLR	TRISB5_bit, BitPos(TRISB5_bit+0)
0x08DC	0xAF0016  	BTSC	W11, #0
0x08DE	0xA8AE10  	BSET	TRISB5_bit, BitPos(TRISB5_bit+0)
0x08E0	0x3701F9  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping121
;__Lib_PPS_p33EP512MU810.c,365 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping143:
0x08E2	0xAE0016  	BTSS	W11, #0
0x08E4	0xA98E10  	BCLR	TRISB4_bit, BitPos(TRISB4_bit+0)
0x08E6	0xAF0016  	BTSC	W11, #0
0x08E8	0xA88E10  	BSET	TRISB4_bit, BitPos(TRISB4_bit+0)
0x08EA	0x3701F4  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping121
;__Lib_PPS_p33EP512MU810.c,366 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping144:
0x08EC	0xAE0016  	BTSS	W11, #0
0x08EE	0xA96E10  	BCLR	TRISB3_bit, BitPos(TRISB3_bit+0)
0x08F0	0xAF0016  	BTSC	W11, #0
0x08F2	0xA86E10  	BSET	TRISB3_bit, BitPos(TRISB3_bit+0)
0x08F4	0x3701EF  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping121
;__Lib_PPS_p33EP512MU810.c,367 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping145:
0x08F6	0xAE0016  	BTSS	W11, #0
0x08F8	0xA94E10  	BCLR	TRISB2_bit, BitPos(TRISB2_bit+0)
0x08FA	0xAF0016  	BTSC	W11, #0
0x08FC	0xA84E10  	BSET	TRISB2_bit, BitPos(TRISB2_bit+0)
0x08FE	0x3701EA  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping121
;__Lib_PPS_p33EP512MU810.c,368 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping146:
0x0900	0xAE0016  	BTSS	W11, #0
0x0902	0xA92E10  	BCLR	TRISB1_bit, BitPos(TRISB1_bit+0)
0x0904	0xAF0016  	BTSC	W11, #0
0x0906	0xA82E10  	BSET	TRISB1_bit, BitPos(TRISB1_bit+0)
0x0908	0x3701E5  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping121
;__Lib_PPS_p33EP512MU810.c,369 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping147:
0x090A	0xAE0016  	BTSS	W11, #0
0x090C	0xA90E10  	BCLR	TRISB0_bit, BitPos(TRISB0_bit+0)
0x090E	0xAF0016  	BTSC	W11, #0
0x0910	0xA80E10  	BSET	TRISB0_bit, BitPos(TRISB0_bit+0)
0x0912	0x3701E0  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping121
;__Lib_PPS_p33EP512MU810.c,371 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping148:
0x0914	0xAE0016  	BTSS	W11, #0
0x0916	0xA92E20  	BCLR	TRISC1_bit, BitPos(TRISC1_bit+0)
0x0918	0xAF0016  	BTSC	W11, #0
0x091A	0xA82E20  	BSET	TRISC1_bit, BitPos(TRISC1_bit+0)
0x091C	0x3701DB  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping121
;__Lib_PPS_p33EP512MU810.c,372 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping149:
0x091E	0xAE0016  	BTSS	W11, #0
0x0920	0xA94E20  	BCLR	TRISC2_bit, BitPos(TRISC2_bit+0)
0x0922	0xAF0016  	BTSC	W11, #0
0x0924	0xA84E20  	BSET	TRISC2_bit, BitPos(TRISC2_bit+0)
0x0926	0x3701D6  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping121
;__Lib_PPS_p33EP512MU810.c,373 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping150:
0x0928	0xAE0016  	BTSS	W11, #0
0x092A	0xA96E20  	BCLR	TRISC3_bit, BitPos(TRISC3_bit+0)
0x092C	0xAF0016  	BTSC	W11, #0
0x092E	0xA86E20  	BSET	TRISC3_bit, BitPos(TRISC3_bit+0)
0x0930	0x3701D1  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping121
;__Lib_PPS_p33EP512MU810.c,374 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping151:
0x0932	0xAE0016  	BTSS	W11, #0
0x0934	0xA98E20  	BCLR	TRISC4_bit, BitPos(TRISC4_bit+0)
0x0936	0xAF0016  	BTSC	W11, #0
0x0938	0xA88E20  	BSET	TRISC4_bit, BitPos(TRISC4_bit+0)
0x093A	0x3701CC  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping121
;__Lib_PPS_p33EP512MU810.c,376 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping152:
0x093C	0xAE0016  	BTSS	W11, #0
0x093E	0xA9CE21  	BCLR	TRISC14_bit, BitPos(TRISC14_bit+0)
0x0940	0xAF0016  	BTSC	W11, #0
0x0942	0xA8CE21  	BSET	TRISC14_bit, BitPos(TRISC14_bit+0)
0x0944	0x3701C7  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping121
;__Lib_PPS_p33EP512MU810.c,377 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping153:
0x0946	0xAE0016  	BTSS	W11, #0
0x0948	0xA9AE21  	BCLR	TRISC13_bit, BitPos(TRISC13_bit+0)
0x094A	0xAF0016  	BTSC	W11, #0
0x094C	0xA8AE21  	BSET	TRISC13_bit, BitPos(TRISC13_bit+0)
0x094E	0x3701C2  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping121
;__Lib_PPS_p33EP512MU810.c,378 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping154:
0x0950	0xAE0016  	BTSS	W11, #0
0x0952	0xA98E21  	BCLR	TRISC12_bit, BitPos(TRISC12_bit+0)
0x0954	0xAF0016  	BTSC	W11, #0
0x0956	0xA88E21  	BSET	TRISC12_bit, BitPos(TRISC12_bit+0)
0x0958	0x3701BD  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping121
;__Lib_PPS_p33EP512MU810.c,380 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping155:
0x095A	0xAE0016  	BTSS	W11, #0
0x095C	0xA9EE31  	BCLR	TRISD15_bit, BitPos(TRISD15_bit+0)
0x095E	0xAF0016  	BTSC	W11, #0
0x0960	0xA8EE31  	BSET	TRISD15_bit, BitPos(TRISD15_bit+0)
0x0962	0x3701B8  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping121
;__Lib_PPS_p33EP512MU810.c,381 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping156:
0x0964	0xAE0016  	BTSS	W11, #0
0x0966	0xA9CE31  	BCLR	TRISD14_bit, BitPos(TRISD14_bit+0)
0x0968	0xAF0016  	BTSC	W11, #0
0x096A	0xA8CE31  	BSET	TRISD14_bit, BitPos(TRISD14_bit+0)
0x096C	0x3701B3  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping121
;__Lib_PPS_p33EP512MU810.c,382 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping157:
0x096E	0xAE0016  	BTSS	W11, #0
0x0970	0xA9AE31  	BCLR	TRISD13_bit, BitPos(TRISD13_bit+0)
0x0972	0xAF0016  	BTSC	W11, #0
0x0974	0xA8AE31  	BSET	TRISD13_bit, BitPos(TRISD13_bit+0)
0x0976	0x3701AE  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping121
;__Lib_PPS_p33EP512MU810.c,383 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping158:
0x0978	0xAE0016  	BTSS	W11, #0
0x097A	0xA98E31  	BCLR	TRISD12_bit, BitPos(TRISD12_bit+0)
0x097C	0xAF0016  	BTSC	W11, #0
0x097E	0xA88E31  	BSET	TRISD12_bit, BitPos(TRISD12_bit+0)
0x0980	0x3701A9  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping121
;__Lib_PPS_p33EP512MU810.c,384 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping159:
0x0982	0xAE0016  	BTSS	W11, #0
0x0984	0xA96E31  	BCLR	TRISD11_bit, BitPos(TRISD11_bit+0)
0x0986	0xAF0016  	BTSC	W11, #0
0x0988	0xA86E31  	BSET	TRISD11_bit, BitPos(TRISD11_bit+0)
0x098A	0x3701A4  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping121
;__Lib_PPS_p33EP512MU810.c,385 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping160:
0x098C	0xAE0016  	BTSS	W11, #0
0x098E	0xA94E31  	BCLR	TRISD10_bit, BitPos(TRISD10_bit+0)
0x0990	0xAF0016  	BTSC	W11, #0
0x0992	0xA84E31  	BSET	TRISD10_bit, BitPos(TRISD10_bit+0)
0x0994	0x37019F  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping121
;__Lib_PPS_p33EP512MU810.c,386 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping161:
0x0996	0xAE0016  	BTSS	W11, #0
0x0998	0xA92E31  	BCLR	TRISD9_bit, BitPos(TRISD9_bit+0)
0x099A	0xAF0016  	BTSC	W11, #0
0x099C	0xA82E31  	BSET	TRISD9_bit, BitPos(TRISD9_bit+0)
0x099E	0x37019A  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping121
;__Lib_PPS_p33EP512MU810.c,387 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping162:
0x09A0	0xAE0016  	BTSS	W11, #0
0x09A2	0xA90E31  	BCLR	TRISD8_bit, BitPos(TRISD8_bit+0)
0x09A4	0xAF0016  	BTSC	W11, #0
0x09A6	0xA80E31  	BSET	TRISD8_bit, BitPos(TRISD8_bit+0)
0x09A8	0x370195  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping121
;__Lib_PPS_p33EP512MU810.c,388 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping163:
0x09AA	0xAE0016  	BTSS	W11, #0
0x09AC	0xA9EE30  	BCLR	TRISD7_bit, BitPos(TRISD7_bit+0)
0x09AE	0xAF0016  	BTSC	W11, #0
0x09B0	0xA8EE30  	BSET	TRISD7_bit, BitPos(TRISD7_bit+0)
0x09B2	0x370190  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping121
;__Lib_PPS_p33EP512MU810.c,389 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping164:
0x09B4	0xAE0016  	BTSS	W11, #0
0x09B6	0xA9CE30  	BCLR	TRISD6_bit, BitPos(TRISD6_bit+0)
0x09B8	0xAF0016  	BTSC	W11, #0
0x09BA	0xA8CE30  	BSET	TRISD6_bit, BitPos(TRISD6_bit+0)
0x09BC	0x37018B  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping121
;__Lib_PPS_p33EP512MU810.c,390 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping165:
0x09BE	0xAE0016  	BTSS	W11, #0
0x09C0	0xA9AE30  	BCLR	TRISD5_bit, BitPos(TRISD5_bit+0)
0x09C2	0xAF0016  	BTSC	W11, #0
0x09C4	0xA8AE30  	BSET	TRISD5_bit, BitPos(TRISD5_bit+0)
0x09C6	0x370186  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping121
;__Lib_PPS_p33EP512MU810.c,391 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping166:
0x09C8	0xAE0016  	BTSS	W11, #0
0x09CA	0xA98E30  	BCLR	TRISD4_bit, BitPos(TRISD4_bit+0)
0x09CC	0xAF0016  	BTSC	W11, #0
0x09CE	0xA88E30  	BSET	TRISD4_bit, BitPos(TRISD4_bit+0)
0x09D0	0x370181  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping121
;__Lib_PPS_p33EP512MU810.c,392 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping167:
0x09D2	0xAE0016  	BTSS	W11, #0
0x09D4	0xA96E30  	BCLR	TRISD3_bit, BitPos(TRISD3_bit+0)
0x09D6	0xAF0016  	BTSC	W11, #0
0x09D8	0xA86E30  	BSET	TRISD3_bit, BitPos(TRISD3_bit+0)
0x09DA	0x37017C  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping121
;__Lib_PPS_p33EP512MU810.c,393 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping168:
0x09DC	0xAE0016  	BTSS	W11, #0
0x09DE	0xA94E30  	BCLR	TRISD2_bit, BitPos(TRISD2_bit+0)
0x09E0	0xAF0016  	BTSC	W11, #0
0x09E2	0xA84E30  	BSET	TRISD2_bit, BitPos(TRISD2_bit+0)
0x09E4	0x370177  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping121
;__Lib_PPS_p33EP512MU810.c,394 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping169:
0x09E6	0xAE0016  	BTSS	W11, #0
0x09E8	0xA92E30  	BCLR	TRISD1_bit, BitPos(TRISD1_bit+0)
0x09EA	0xAF0016  	BTSC	W11, #0
0x09EC	0xA82E30  	BSET	TRISD1_bit, BitPos(TRISD1_bit+0)
0x09EE	0x370172  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping121
;__Lib_PPS_p33EP512MU810.c,395 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping170:
0x09F0	0xAE0016  	BTSS	W11, #0
0x09F2	0xA90E30  	BCLR	TRISD0_bit, BitPos(TRISD0_bit+0)
0x09F4	0xAF0016  	BTSC	W11, #0
0x09F6	0xA80E30  	BSET	TRISD0_bit, BitPos(TRISD0_bit+0)
0x09F8	0x37016D  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping121
;__Lib_PPS_p33EP512MU810.c,397 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping171:
0x09FA	0xAE0016  	BTSS	W11, #0
0x09FC	0xA92E41  	BCLR	TRISE9_bit, BitPos(TRISE9_bit+0)
0x09FE	0xAF0016  	BTSC	W11, #0
0x0A00	0xA82E41  	BSET	TRISE9_bit, BitPos(TRISE9_bit+0)
0x0A02	0x370168  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping121
;__Lib_PPS_p33EP512MU810.c,398 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping172:
0x0A04	0xAE0016  	BTSS	W11, #0
0x0A06	0xA90E41  	BCLR	TRISE8_bit, BitPos(TRISE8_bit+0)
0x0A08	0xAF0016  	BTSC	W11, #0
0x0A0A	0xA80E41  	BSET	TRISE8_bit, BitPos(TRISE8_bit+0)
0x0A0C	0x370163  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping121
;__Lib_PPS_p33EP512MU810.c,399 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping173:
0x0A0E	0xAE0016  	BTSS	W11, #0
0x0A10	0xA9CE40  	BCLR	TRISE6_bit, BitPos(TRISE6_bit+0)
0x0A12	0xAF0016  	BTSC	W11, #0
0x0A14	0xA8CE40  	BSET	TRISE6_bit, BitPos(TRISE6_bit+0)
0x0A16	0x37015E  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping121
;__Lib_PPS_p33EP512MU810.c,400 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping174:
0x0A18	0xAE0016  	BTSS	W11, #0
0x0A1A	0xA9AE40  	BCLR	TRISE5_bit, BitPos(TRISE5_bit+0)
0x0A1C	0xAF0016  	BTSC	W11, #0
0x0A1E	0xA8AE40  	BSET	TRISE5_bit, BitPos(TRISE5_bit+0)
0x0A20	0x370159  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping121
;__Lib_PPS_p33EP512MU810.c,401 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping175:
0x0A22	0xAE0016  	BTSS	W11, #0
0x0A24	0xA98E40  	BCLR	TRISE4_bit, BitPos(TRISE4_bit+0)
0x0A26	0xAF0016  	BTSC	W11, #0
0x0A28	0xA88E40  	BSET	TRISE4_bit, BitPos(TRISE4_bit+0)
0x0A2A	0x370154  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping121
;__Lib_PPS_p33EP512MU810.c,402 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping176:
0x0A2C	0xAE0016  	BTSS	W11, #0
0x0A2E	0xA96E40  	BCLR	TRISE3_bit, BitPos(TRISE3_bit+0)
0x0A30	0xAF0016  	BTSC	W11, #0
0x0A32	0xA86E40  	BSET	TRISE3_bit, BitPos(TRISE3_bit+0)
0x0A34	0x37014F  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping121
;__Lib_PPS_p33EP512MU810.c,403 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping177:
0x0A36	0xAE0016  	BTSS	W11, #0
0x0A38	0xA94E40  	BCLR	TRISE2_bit, BitPos(TRISE2_bit+0)
0x0A3A	0xAF0016  	BTSC	W11, #0
0x0A3C	0xA84E40  	BSET	TRISE2_bit, BitPos(TRISE2_bit+0)
0x0A3E	0x37014A  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping121
;__Lib_PPS_p33EP512MU810.c,404 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping178:
0x0A40	0xAE0016  	BTSS	W11, #0
0x0A42	0xA92E40  	BCLR	TRISE1_bit, BitPos(TRISE1_bit+0)
0x0A44	0xAF0016  	BTSC	W11, #0
0x0A46	0xA82E40  	BSET	TRISE1_bit, BitPos(TRISE1_bit+0)
0x0A48	0x370145  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping121
;__Lib_PPS_p33EP512MU810.c,405 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping179:
0x0A4A	0xAE0016  	BTSS	W11, #0
0x0A4C	0xA90E40  	BCLR	TRISE0_bit, BitPos(TRISE0_bit+0)
0x0A4E	0xAF0016  	BTSC	W11, #0
0x0A50	0xA80E40  	BSET	TRISE0_bit, BitPos(TRISE0_bit+0)
0x0A52	0x370140  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping121
;__Lib_PPS_p33EP512MU810.c,407 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping180:
0x0A54	0xAE0016  	BTSS	W11, #0
0x0A56	0xA9AE51  	BCLR	TRISF13_bit, BitPos(TRISF13_bit+0)
0x0A58	0xAF0016  	BTSC	W11, #0
0x0A5A	0xA8AE51  	BSET	TRISF13_bit, BitPos(TRISF13_bit+0)
0x0A5C	0x37013B  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping121
;__Lib_PPS_p33EP512MU810.c,408 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping181:
0x0A5E	0xAE0016  	BTSS	W11, #0
0x0A60	0xA98E51  	BCLR	TRISF12_bit, BitPos(TRISF12_bit+0)
0x0A62	0xAF0016  	BTSC	W11, #0
0x0A64	0xA88E51  	BSET	TRISF12_bit, BitPos(TRISF12_bit+0)
0x0A66	0x370136  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping121
;__Lib_PPS_p33EP512MU810.c,409 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping182:
0x0A68	0xAE0016  	BTSS	W11, #0
0x0A6A	0xA90E51  	BCLR	TRISF8_bit, BitPos(TRISF8_bit+0)
0x0A6C	0xAF0016  	BTSC	W11, #0
0x0A6E	0xA80E51  	BSET	TRISF8_bit, BitPos(TRISF8_bit+0)
0x0A70	0x370131  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping121
;__Lib_PPS_p33EP512MU810.c,410 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping183:
0x0A72	0xAE0016  	BTSS	W11, #0
0x0A74	0xA9AE50  	BCLR	TRISF5_bit, BitPos(TRISF5_bit+0)
0x0A76	0xAF0016  	BTSC	W11, #0
0x0A78	0xA8AE50  	BSET	TRISF5_bit, BitPos(TRISF5_bit+0)
0x0A7A	0x37012C  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping121
;__Lib_PPS_p33EP512MU810.c,411 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping184:
0x0A7C	0xAE0016  	BTSS	W11, #0
0x0A7E	0xA98E50  	BCLR	TRISF4_bit, BitPos(TRISF4_bit+0)
0x0A80	0xAF0016  	BTSC	W11, #0
0x0A82	0xA88E50  	BSET	TRISF4_bit, BitPos(TRISF4_bit+0)
0x0A84	0x370127  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping121
;__Lib_PPS_p33EP512MU810.c,412 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping185:
0x0A86	0xAE0016  	BTSS	W11, #0
0x0A88	0xA96E50  	BCLR	TRISF3_bit, BitPos(TRISF3_bit+0)
0x0A8A	0xAF0016  	BTSC	W11, #0
0x0A8C	0xA86E50  	BSET	TRISF3_bit, BitPos(TRISF3_bit+0)
0x0A8E	0x370122  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping121
;__Lib_PPS_p33EP512MU810.c,413 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping186:
0x0A90	0xAE0016  	BTSS	W11, #0
0x0A92	0xA94E50  	BCLR	TRISF2_bit, BitPos(TRISF2_bit+0)
0x0A94	0xAF0016  	BTSC	W11, #0
0x0A96	0xA84E50  	BSET	TRISF2_bit, BitPos(TRISF2_bit+0)
0x0A98	0x37011D  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping121
;__Lib_PPS_p33EP512MU810.c,414 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping187:
0x0A9A	0xAE0016  	BTSS	W11, #0
0x0A9C	0xA92E50  	BCLR	TRISF1_bit, BitPos(TRISF1_bit+0)
0x0A9E	0xAF0016  	BTSC	W11, #0
0x0AA0	0xA82E50  	BSET	TRISF1_bit, BitPos(TRISF1_bit+0)
0x0AA2	0x370118  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping121
;__Lib_PPS_p33EP512MU810.c,415 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping188:
0x0AA4	0xAE0016  	BTSS	W11, #0
0x0AA6	0xA90E50  	BCLR	TRISF0_bit, BitPos(TRISF0_bit+0)
0x0AA8	0xAF0016  	BTSC	W11, #0
0x0AAA	0xA80E50  	BSET	TRISF0_bit, BitPos(TRISF0_bit+0)
0x0AAC	0x370113  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping121
;__Lib_PPS_p33EP512MU810.c,418 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping189:
0x0AAE	0xAE0016  	BTSS	W11, #0
0x0AB0	0xA90E60  	BCLR	TRISG0_bit, BitPos(TRISG0_bit+0)
0x0AB2	0xAF0016  	BTSC	W11, #0
0x0AB4	0xA80E60  	BSET	TRISG0_bit, BitPos(TRISG0_bit+0)
0x0AB6	0x37010E  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping121
;__Lib_PPS_p33EP512MU810.c,419 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping190:
0x0AB8	0xAE0016  	BTSS	W11, #0
0x0ABA	0xA92E60  	BCLR	TRISG1_bit, BitPos(TRISG1_bit+0)
0x0ABC	0xAF0016  	BTSC	W11, #0
0x0ABE	0xA82E60  	BSET	TRISG1_bit, BitPos(TRISG1_bit+0)
0x0AC0	0x370109  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping121
;__Lib_PPS_p33EP512MU810.c,420 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping191:
0x0AC2	0xAE0016  	BTSS	W11, #0
0x0AC4	0xA9CE60  	BCLR	TRISG6_bit, BitPos(TRISG6_bit+0)
0x0AC6	0xAF0016  	BTSC	W11, #0
0x0AC8	0xA8CE60  	BSET	TRISG6_bit, BitPos(TRISG6_bit+0)
0x0ACA	0x370104  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping121
;__Lib_PPS_p33EP512MU810.c,421 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping192:
0x0ACC	0xAE0016  	BTSS	W11, #0
0x0ACE	0xA9EE60  	BCLR	TRISG7_bit, BitPos(TRISG7_bit+0)
0x0AD0	0xAF0016  	BTSC	W11, #0
0x0AD2	0xA8EE60  	BSET	TRISG7_bit, BitPos(TRISG7_bit+0)
0x0AD4	0x3700FF  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping121
;__Lib_PPS_p33EP512MU810.c,422 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping193:
0x0AD6	0xAE0016  	BTSS	W11, #0
0x0AD8	0xA90E61  	BCLR	TRISG8_bit, BitPos(TRISG8_bit+0)
0x0ADA	0xAF0016  	BTSC	W11, #0
0x0ADC	0xA80E61  	BSET	TRISG8_bit, BitPos(TRISG8_bit+0)
0x0ADE	0x3700FA  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping121
;__Lib_PPS_p33EP512MU810.c,423 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping194:
0x0AE0	0xAE0016  	BTSS	W11, #0
0x0AE2	0xA92E61  	BCLR	TRISG9_bit, BitPos(TRISG9_bit+0)
0x0AE4	0xAF0016  	BTSC	W11, #0
0x0AE6	0xA82E61  	BSET	TRISG9_bit, BitPos(TRISG9_bit+0)
0x0AE8	0x3700F5  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping121
;__Lib_PPS_p33EP512MU810.c,424 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping195:
0x0AEA	0xAE0016  	BTSS	W11, #0
0x0AEC	0xA98E61  	BCLR	TRISG12_bit, BitPos(TRISG12_bit+0)
0x0AEE	0xAF0016  	BTSC	W11, #0
0x0AF0	0xA88E61  	BSET	TRISG12_bit, BitPos(TRISG12_bit+0)
0x0AF2	0x3700F0  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping121
;__Lib_PPS_p33EP512MU810.c,425 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping196:
0x0AF4	0xAE0016  	BTSS	W11, #0
0x0AF6	0xA9AE61  	BCLR	TRISG13_bit, BitPos(TRISG13_bit+0)
0x0AF8	0xAF0016  	BTSC	W11, #0
0x0AFA	0xA8AE61  	BSET	TRISG13_bit, BitPos(TRISG13_bit+0)
0x0AFC	0x3700EB  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping121
;__Lib_PPS_p33EP512MU810.c,426 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping197:
0x0AFE	0xAE0016  	BTSS	W11, #0
0x0B00	0xA9CE61  	BCLR	TRISG14_bit, BitPos(TRISG14_bit+0)
0x0B02	0xAF0016  	BTSC	W11, #0
0x0B04	0xA8CE61  	BSET	TRISG14_bit, BitPos(TRISG14_bit+0)
0x0B06	0x3700E6  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping121
;__Lib_PPS_p33EP512MU810.c,427 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping198:
0x0B08	0xAE0016  	BTSS	W11, #0
0x0B0A	0xA9EE61  	BCLR	TRISG15_bit, BitPos(TRISG15_bit+0)
0x0B0C	0xAF0016  	BTSC	W11, #0
0x0B0E	0xA8EE61  	BSET	TRISG15_bit, BitPos(TRISG15_bit+0)
0x0B10	0x3700E1  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping121
;__Lib_PPS_p33EP512MU810.c,429 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping199:
0x0B12	0xEF2000  	CLR	W0
0x0B14	0x980700  	MOV	W0, [W14+0]
;__Lib_PPS_p33EP512MU810.c,431 :: 		
0x0B16	0x3700DE  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping121
L___Lib_PPS_p33EP512MU810__PPS_Mapping120:
0x0B18	0xE15470  	CP.B	W10, #16
0x0B1A	0x32FE7A  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping122
L___Lib_PPS_p33EP512MU810__PPS_Mapping317:
0x0B1C	0xE15471  	CP.B	W10, #17
0x0B1E	0x32FE7D  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping123
L___Lib_PPS_p33EP512MU810__PPS_Mapping318:
0x0B20	0xE15472  	CP.B	W10, #18
0x0B22	0x32FE80  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping124
L___Lib_PPS_p33EP512MU810__PPS_Mapping319:
0x0B24	0xE15473  	CP.B	W10, #19
0x0B26	0x32FE83  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping125
L___Lib_PPS_p33EP512MU810__PPS_Mapping320:
0x0B28	0xE15474  	CP.B	W10, #20
0x0B2A	0x32FE86  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping126
L___Lib_PPS_p33EP512MU810__PPS_Mapping321:
0x0B2C	0xE15475  	CP.B	W10, #21
0x0B2E	0x32FE89  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping127
L___Lib_PPS_p33EP512MU810__PPS_Mapping322:
0x0B30	0xE15476  	CP.B	W10, #22
0x0B32	0x32FE8C  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping128
L___Lib_PPS_p33EP512MU810__PPS_Mapping323:
0x0B34	0xE15477  	CP.B	W10, #23
0x0B36	0x32FE8F  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping129
L___Lib_PPS_p33EP512MU810__PPS_Mapping324:
0x0B38	0xE1547E  	CP.B	W10, #30
0x0B3A	0x32FE92  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping130
L___Lib_PPS_p33EP512MU810__PPS_Mapping325:
0x0B3C	0xE1547F  	CP.B	W10, #31
0x0B3E	0x32FE95  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping131
L___Lib_PPS_p33EP512MU810__PPS_Mapping326:
0x0B40	0xB3C2F0  	MOV.B	#47, W0
0x0B42	0xE15400  	CP.B	W10, W0
0x0B44	0x32FE97  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping132
L___Lib_PPS_p33EP512MU810__PPS_Mapping327:
0x0B46	0xB3C2E0  	MOV.B	#46, W0
0x0B48	0xE15400  	CP.B	W10, W0
0x0B4A	0x32FE99  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping133
L___Lib_PPS_p33EP512MU810__PPS_Mapping328:
0x0B4C	0xB3C2D0  	MOV.B	#45, W0
0x0B4E	0xE15400  	CP.B	W10, W0
0x0B50	0x32FE9B  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping134
L___Lib_PPS_p33EP512MU810__PPS_Mapping329:
0x0B52	0xB3C2C0  	MOV.B	#44, W0
0x0B54	0xE15400  	CP.B	W10, W0
0x0B56	0x32FE9D  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping135
L___Lib_PPS_p33EP512MU810__PPS_Mapping330:
0x0B58	0xB3C2B0  	MOV.B	#43, W0
0x0B5A	0xE15400  	CP.B	W10, W0
0x0B5C	0x32FE9F  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping136
L___Lib_PPS_p33EP512MU810__PPS_Mapping331:
0x0B5E	0xB3C2A0  	MOV.B	#42, W0
0x0B60	0xE15400  	CP.B	W10, W0
0x0B62	0x32FEA1  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping137
L___Lib_PPS_p33EP512MU810__PPS_Mapping332:
0x0B64	0xB3C290  	MOV.B	#41, W0
0x0B66	0xE15400  	CP.B	W10, W0
0x0B68	0x32FEA3  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping138
L___Lib_PPS_p33EP512MU810__PPS_Mapping333:
0x0B6A	0xB3C280  	MOV.B	#40, W0
0x0B6C	0xE15400  	CP.B	W10, W0
0x0B6E	0x32FEA5  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping139
L___Lib_PPS_p33EP512MU810__PPS_Mapping334:
0x0B70	0xB3C270  	MOV.B	#39, W0
0x0B72	0xE15400  	CP.B	W10, W0
0x0B74	0x32FEA7  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping140
L___Lib_PPS_p33EP512MU810__PPS_Mapping335:
0x0B76	0xB3C260  	MOV.B	#38, W0
0x0B78	0xE15400  	CP.B	W10, W0
0x0B7A	0x32FEA9  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping141
L___Lib_PPS_p33EP512MU810__PPS_Mapping336:
0x0B7C	0xB3C250  	MOV.B	#37, W0
0x0B7E	0xE15400  	CP.B	W10, W0
0x0B80	0x32FEAB  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping142
L___Lib_PPS_p33EP512MU810__PPS_Mapping337:
0x0B82	0xB3C240  	MOV.B	#36, W0
0x0B84	0xE15400  	CP.B	W10, W0
0x0B86	0x32FEAD  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping143
L___Lib_PPS_p33EP512MU810__PPS_Mapping338:
0x0B88	0xB3C230  	MOV.B	#35, W0
0x0B8A	0xE15400  	CP.B	W10, W0
0x0B8C	0x32FEAF  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping144
L___Lib_PPS_p33EP512MU810__PPS_Mapping339:
0x0B8E	0xB3C220  	MOV.B	#34, W0
0x0B90	0xE15400  	CP.B	W10, W0
0x0B92	0x32FEB1  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping145
L___Lib_PPS_p33EP512MU810__PPS_Mapping340:
0x0B94	0xB3C210  	MOV.B	#33, W0
0x0B96	0xE15400  	CP.B	W10, W0
0x0B98	0x32FEB3  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping146
L___Lib_PPS_p33EP512MU810__PPS_Mapping341:
0x0B9A	0xB3C200  	MOV.B	#32, W0
0x0B9C	0xE15400  	CP.B	W10, W0
0x0B9E	0x32FEB5  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping147
L___Lib_PPS_p33EP512MU810__PPS_Mapping342:
0x0BA0	0xB3C310  	MOV.B	#49, W0
0x0BA2	0xE15400  	CP.B	W10, W0
0x0BA4	0x32FEB7  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping148
L___Lib_PPS_p33EP512MU810__PPS_Mapping343:
0x0BA6	0xB3C320  	MOV.B	#50, W0
0x0BA8	0xE15400  	CP.B	W10, W0
0x0BAA	0x32FEB9  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping149
L___Lib_PPS_p33EP512MU810__PPS_Mapping344:
0x0BAC	0xB3C330  	MOV.B	#51, W0
0x0BAE	0xE15400  	CP.B	W10, W0
0x0BB0	0x32FEBB  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping150
L___Lib_PPS_p33EP512MU810__PPS_Mapping345:
0x0BB2	0xB3C340  	MOV.B	#52, W0
0x0BB4	0xE15400  	CP.B	W10, W0
0x0BB6	0x32FEBD  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping151
L___Lib_PPS_p33EP512MU810__PPS_Mapping346:
0x0BB8	0xB3C3E0  	MOV.B	#62, W0
0x0BBA	0xE15400  	CP.B	W10, W0
0x0BBC	0x32FEBF  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping152
L___Lib_PPS_p33EP512MU810__PPS_Mapping347:
0x0BBE	0xB3C3D0  	MOV.B	#61, W0
0x0BC0	0xE15400  	CP.B	W10, W0
0x0BC2	0x32FEC1  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping153
L___Lib_PPS_p33EP512MU810__PPS_Mapping348:
0x0BC4	0xB3C3C0  	MOV.B	#60, W0
0x0BC6	0xE15400  	CP.B	W10, W0
0x0BC8	0x32FEC3  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping154
L___Lib_PPS_p33EP512MU810__PPS_Mapping349:
0x0BCA	0xB3C4F0  	MOV.B	#79, W0
0x0BCC	0xE15400  	CP.B	W10, W0
0x0BCE	0x32FEC5  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping155
L___Lib_PPS_p33EP512MU810__PPS_Mapping350:
0x0BD0	0xB3C4E0  	MOV.B	#78, W0
0x0BD2	0xE15400  	CP.B	W10, W0
0x0BD4	0x32FEC7  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping156
L___Lib_PPS_p33EP512MU810__PPS_Mapping351:
0x0BD6	0xB3C4D0  	MOV.B	#77, W0
0x0BD8	0xE15400  	CP.B	W10, W0
0x0BDA	0x32FEC9  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping157
L___Lib_PPS_p33EP512MU810__PPS_Mapping352:
0x0BDC	0xB3C4C0  	MOV.B	#76, W0
0x0BDE	0xE15400  	CP.B	W10, W0
0x0BE0	0x32FECB  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping158
L___Lib_PPS_p33EP512MU810__PPS_Mapping353:
0x0BE2	0xB3C4B0  	MOV.B	#75, W0
0x0BE4	0xE15400  	CP.B	W10, W0
0x0BE6	0x32FECD  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping159
L___Lib_PPS_p33EP512MU810__PPS_Mapping354:
0x0BE8	0xB3C4A0  	MOV.B	#74, W0
0x0BEA	0xE15400  	CP.B	W10, W0
0x0BEC	0x32FECF  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping160
L___Lib_PPS_p33EP512MU810__PPS_Mapping355:
0x0BEE	0xB3C490  	MOV.B	#73, W0
0x0BF0	0xE15400  	CP.B	W10, W0
0x0BF2	0x32FED1  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping161
L___Lib_PPS_p33EP512MU810__PPS_Mapping356:
0x0BF4	0xB3C480  	MOV.B	#72, W0
0x0BF6	0xE15400  	CP.B	W10, W0
0x0BF8	0x32FED3  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping162
L___Lib_PPS_p33EP512MU810__PPS_Mapping357:
0x0BFA	0xB3C470  	MOV.B	#71, W0
0x0BFC	0xE15400  	CP.B	W10, W0
0x0BFE	0x32FED5  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping163
L___Lib_PPS_p33EP512MU810__PPS_Mapping358:
0x0C00	0xB3C460  	MOV.B	#70, W0
0x0C02	0xE15400  	CP.B	W10, W0
0x0C04	0x32FED7  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping164
L___Lib_PPS_p33EP512MU810__PPS_Mapping359:
0x0C06	0xB3C450  	MOV.B	#69, W0
0x0C08	0xE15400  	CP.B	W10, W0
0x0C0A	0x32FED9  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping165
L___Lib_PPS_p33EP512MU810__PPS_Mapping360:
0x0C0C	0xB3C440  	MOV.B	#68, W0
0x0C0E	0xE15400  	CP.B	W10, W0
0x0C10	0x32FEDB  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping166
L___Lib_PPS_p33EP512MU810__PPS_Mapping361:
0x0C12	0xB3C430  	MOV.B	#67, W0
0x0C14	0xE15400  	CP.B	W10, W0
0x0C16	0x32FEDD  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping167
L___Lib_PPS_p33EP512MU810__PPS_Mapping362:
0x0C18	0xB3C420  	MOV.B	#66, W0
0x0C1A	0xE15400  	CP.B	W10, W0
0x0C1C	0x32FEDF  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping168
L___Lib_PPS_p33EP512MU810__PPS_Mapping363:
0x0C1E	0xB3C410  	MOV.B	#65, W0
0x0C20	0xE15400  	CP.B	W10, W0
0x0C22	0x32FEE1  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping169
L___Lib_PPS_p33EP512MU810__PPS_Mapping364:
0x0C24	0xB3C400  	MOV.B	#64, W0
0x0C26	0xE15400  	CP.B	W10, W0
0x0C28	0x32FEE3  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping170
L___Lib_PPS_p33EP512MU810__PPS_Mapping365:
0x0C2A	0xB3C590  	MOV.B	#89, W0
0x0C2C	0xE15400  	CP.B	W10, W0
0x0C2E	0x32FEE5  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping171
L___Lib_PPS_p33EP512MU810__PPS_Mapping366:
0x0C30	0xB3C580  	MOV.B	#88, W0
0x0C32	0xE15400  	CP.B	W10, W0
0x0C34	0x32FEE7  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping172
L___Lib_PPS_p33EP512MU810__PPS_Mapping367:
0x0C36	0xB3C560  	MOV.B	#86, W0
0x0C38	0xE15400  	CP.B	W10, W0
0x0C3A	0x32FEE9  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping173
L___Lib_PPS_p33EP512MU810__PPS_Mapping368:
0x0C3C	0xB3C550  	MOV.B	#85, W0
0x0C3E	0xE15400  	CP.B	W10, W0
0x0C40	0x32FEEB  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping174
L___Lib_PPS_p33EP512MU810__PPS_Mapping369:
0x0C42	0xB3C540  	MOV.B	#84, W0
0x0C44	0xE15400  	CP.B	W10, W0
0x0C46	0x32FEED  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping175
L___Lib_PPS_p33EP512MU810__PPS_Mapping370:
0x0C48	0xB3C530  	MOV.B	#83, W0
0x0C4A	0xE15400  	CP.B	W10, W0
0x0C4C	0x32FEEF  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping176
L___Lib_PPS_p33EP512MU810__PPS_Mapping371:
0x0C4E	0xB3C520  	MOV.B	#82, W0
0x0C50	0xE15400  	CP.B	W10, W0
0x0C52	0x32FEF1  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping177
L___Lib_PPS_p33EP512MU810__PPS_Mapping372:
0x0C54	0xB3C510  	MOV.B	#81, W0
0x0C56	0xE15400  	CP.B	W10, W0
0x0C58	0x32FEF3  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping178
L___Lib_PPS_p33EP512MU810__PPS_Mapping373:
0x0C5A	0xB3C500  	MOV.B	#80, W0
0x0C5C	0xE15400  	CP.B	W10, W0
0x0C5E	0x32FEF5  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping179
L___Lib_PPS_p33EP512MU810__PPS_Mapping374:
0x0C60	0xB3C6D0  	MOV.B	#109, W0
0x0C62	0xE15400  	CP.B	W10, W0
0x0C64	0x32FEF7  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping180
L___Lib_PPS_p33EP512MU810__PPS_Mapping375:
0x0C66	0xB3C6C0  	MOV.B	#108, W0
0x0C68	0xE15400  	CP.B	W10, W0
0x0C6A	0x32FEF9  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping181
L___Lib_PPS_p33EP512MU810__PPS_Mapping376:
0x0C6C	0xB3C680  	MOV.B	#104, W0
0x0C6E	0xE15400  	CP.B	W10, W0
0x0C70	0x32FEFB  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping182
L___Lib_PPS_p33EP512MU810__PPS_Mapping377:
0x0C72	0xB3C650  	MOV.B	#101, W0
0x0C74	0xE15400  	CP.B	W10, W0
0x0C76	0x32FEFD  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping183
L___Lib_PPS_p33EP512MU810__PPS_Mapping378:
0x0C78	0xB3C640  	MOV.B	#100, W0
0x0C7A	0xE15400  	CP.B	W10, W0
0x0C7C	0x32FEFF  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping184
L___Lib_PPS_p33EP512MU810__PPS_Mapping379:
0x0C7E	0xB3C630  	MOV.B	#99, W0
0x0C80	0xE15400  	CP.B	W10, W0
0x0C82	0x32FF01  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping185
L___Lib_PPS_p33EP512MU810__PPS_Mapping380:
0x0C84	0xB3C620  	MOV.B	#98, W0
0x0C86	0xE15400  	CP.B	W10, W0
0x0C88	0x32FF03  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping186
L___Lib_PPS_p33EP512MU810__PPS_Mapping381:
0x0C8A	0xB3C610  	MOV.B	#97, W0
0x0C8C	0xE15400  	CP.B	W10, W0
0x0C8E	0x32FF05  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping187
L___Lib_PPS_p33EP512MU810__PPS_Mapping382:
0x0C90	0xB3C600  	MOV.B	#96, W0
0x0C92	0xE15400  	CP.B	W10, W0
0x0C94	0x32FF07  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping188
L___Lib_PPS_p33EP512MU810__PPS_Mapping383:
0x0C96	0xB3C700  	MOV.B	#112, W0
0x0C98	0xE15400  	CP.B	W10, W0
0x0C9A	0x32FF09  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping189
L___Lib_PPS_p33EP512MU810__PPS_Mapping384:
0x0C9C	0xB3C710  	MOV.B	#113, W0
0x0C9E	0xE15400  	CP.B	W10, W0
0x0CA0	0x32FF0B  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping190
L___Lib_PPS_p33EP512MU810__PPS_Mapping385:
0x0CA2	0xB3C760  	MOV.B	#118, W0
0x0CA4	0xE15400  	CP.B	W10, W0
0x0CA6	0x32FF0D  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping191
L___Lib_PPS_p33EP512MU810__PPS_Mapping386:
0x0CA8	0xB3C770  	MOV.B	#119, W0
0x0CAA	0xE15400  	CP.B	W10, W0
0x0CAC	0x32FF0F  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping192
L___Lib_PPS_p33EP512MU810__PPS_Mapping387:
0x0CAE	0xB3C780  	MOV.B	#120, W0
0x0CB0	0xE15400  	CP.B	W10, W0
0x0CB2	0x32FF11  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping193
L___Lib_PPS_p33EP512MU810__PPS_Mapping388:
0x0CB4	0xB3C790  	MOV.B	#121, W0
0x0CB6	0xE15400  	CP.B	W10, W0
0x0CB8	0x32FF13  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping194
L___Lib_PPS_p33EP512MU810__PPS_Mapping389:
0x0CBA	0xB3C7C0  	MOV.B	#124, W0
0x0CBC	0xE15400  	CP.B	W10, W0
0x0CBE	0x32FF15  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping195
L___Lib_PPS_p33EP512MU810__PPS_Mapping390:
0x0CC0	0xB3C7D0  	MOV.B	#125, W0
0x0CC2	0xE15400  	CP.B	W10, W0
0x0CC4	0x32FF17  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping196
L___Lib_PPS_p33EP512MU810__PPS_Mapping391:
0x0CC6	0xB3C7E0  	MOV.B	#126, W0
0x0CC8	0xE15400  	CP.B	W10, W0
0x0CCA	0x32FF19  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping197
L___Lib_PPS_p33EP512MU810__PPS_Mapping392:
0x0CCC	0xB3C7F0  	MOV.B	#127, W0
0x0CCE	0xE15400  	CP.B	W10, W0
0x0CD0	0x32FF1B  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping198
L___Lib_PPS_p33EP512MU810__PPS_Mapping393:
0x0CD2	0x37FF1F  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping199
L___Lib_PPS_p33EP512MU810__PPS_Mapping121:
;__Lib_PPS_p33EP512MU810.c,433 :: 		
0x0CD4	0x90000E  	MOV	[W14+0], W0
;__Lib_PPS_p33EP512MU810.c,434 :: 		
L_end__PPS_Mapping:
0x0CD6	0xFA8000  	ULNK
0x0CD8	0x060000  	RETURN
; end of __Lib_PPS_p33EP512MU810__PPS_Mapping
_Unlock_IOLOCK:
0x0212	0xFA0000  	LNK	#0
;__Lib_PPS_p33EP512MU810.c,153 :: 		
;__Lib_PPS_p33EP512MU810.c,154 :: 		
0x0214	0x207421  	MOV	#lo_addr(OSCCON), W1
;__Lib_PPS_p33EP512MU810.c,155 :: 		
0x0216	0x200462  	MOV	#70, W2
;__Lib_PPS_p33EP512MU810.c,156 :: 		
0x0218	0x200573  	MOV	#87, W3
;__Lib_PPS_p33EP512MU810.c,158 :: 		
0x021A	0x784882  	MOV.B	W2, [W1]
;__Lib_PPS_p33EP512MU810.c,159 :: 		
0x021C	0x784883  	MOV.B	W3, [W1]
;__Lib_PPS_p33EP512MU810.c,161 :: 		
0x021E	0xA9C742  	BCLR	IOLOCK_bit, BitPos(IOLOCK_bit+0)
;__Lib_PPS_p33EP512MU810.c,162 :: 		
L_end_Unlock_IOLOCK:
0x0220	0xFA8000  	ULNK
0x0222	0x060000  	RETURN
; end of _Unlock_IOLOCK
_Lock_IOLOCK:
0x0200	0xFA0000  	LNK	#0
;__Lib_PPS_p33EP512MU810.c,164 :: 		
;__Lib_PPS_p33EP512MU810.c,165 :: 		
0x0202	0x207421  	MOV	#lo_addr(OSCCON), W1
;__Lib_PPS_p33EP512MU810.c,166 :: 		
0x0204	0x200462  	MOV	#70, W2
;__Lib_PPS_p33EP512MU810.c,167 :: 		
0x0206	0x200573  	MOV	#87, W3
;__Lib_PPS_p33EP512MU810.c,169 :: 		
0x0208	0x784882  	MOV.B	W2, [W1]
;__Lib_PPS_p33EP512MU810.c,170 :: 		
0x020A	0x784883  	MOV.B	W3, [W1]
;__Lib_PPS_p33EP512MU810.c,172 :: 		
0x020C	0xA8C742  	BSET	IOLOCK_bit, BitPos(IOLOCK_bit+0)
;__Lib_PPS_p33EP512MU810.c,173 :: 		
L_end_Lock_IOLOCK:
0x020E	0xFA8000  	ULNK
0x0210	0x060000  	RETURN
; end of _Lock_IOLOCK
_UART1_Init:
0x0D9C	0xFA0008  	LNK	#8
;__Lib_UART_1234_p24_p33.c,161 :: 		
;__Lib_UART_1234_p24_p33.c,164 :: 		
0x0D9E	0x2028C0  	MOV	#lo_addr(_UART1_Write), W0
0x0DA0	0x888160  	MOV	W0, _UART_Wr_Ptr
;__Lib_UART_1234_p24_p33.c,165 :: 		
0x0DA2	0x2FFFF0  	MOV	#lo_addr(_UART1_Read), W0
0x0DA4	0x888140  	MOV	W0, _UART_Rd_Ptr
;__Lib_UART_1234_p24_p33.c,166 :: 		
0x0DA6	0x2FFFF0  	MOV	#lo_addr(_UART1_Data_Ready), W0
0x0DA8	0x888130  	MOV	W0, _UART_Rdy_Ptr
;__Lib_UART_1234_p24_p33.c,167 :: 		
0x0DAA	0x2FFFF0  	MOV	#lo_addr(_UART1_Tx_Idle), W0
0x0DAC	0x888150  	MOV	W0, _UART_Tx_Idle_Ptr
;__Lib_UART_1234_p24_p33.c,172 :: 		
0x0DAE	0xEF2220  	CLR	U1MODE
;__Lib_UART_1234_p24_p33.c,173 :: 		
0x0DB0	0x280000  	MOV	#32768, W0
0x0DB2	0xB7A222  	MOV	WREG, U1STA
;__Lib_UART_1234_p24_p33.c,177 :: 		
0x0DB4	0xA96220  	BCLR.B	U1MODE, #3
;__Lib_UART_1234_p24_p33.c,178 :: 		
0x0DB6	0x07FF91  	RCALL	_Get_Fosc_kHz
; tmp start address is: 4 (W2)
0x0DB8	0xBE0100  	MOV.D	W0, W2
;__Lib_UART_1234_p24_p33.c,180 :: 		
0x0DBA	0x203E80  	MOV	#1000, W0
0x0DBC	0x200001  	MOV	#0, W1
0x0DBE	0x07FA6D  	RCALL	__Multiply_32x32
0x0DC0	0xBE0100  	MOV.D	W0, W2
;__Lib_UART_1234_p24_p33.c,182 :: 		
0x0DC2	0x07FA30  	RCALL	_Get_Fosc_Per_Cyc
0x0DC4	0xDE0041  	LSR	W0, #1, W0
0x0DC6	0x400064  	ADD	W0, #4, W0
0x0DC8	0x780080  	MOV	W0, W1
0x0DCA	0x470060  	ADD	W14, #0, W0
0x0DCC	0xBE880A  	MOV.D	W10, [W0]
L__UART1_Init141:
0x0DCE	0xE90081  	DEC	W1, W1
0x0DD0	0x350003  	BRA LT	L__UART1_Init142
0x0DD2	0xD01810  	SL	[W0], [W0++]
0x0DD4	0xD29010  	RLC	[W0], [W0--]
0x0DD6	0x37FFFB  	BRA	L__UART1_Init141
L__UART1_Init142:
;__Lib_UART_1234_p24_p33.c,184 :: 		
0x0DD8	0xBE9F82  	PUSH.D	W2
0x0DDA	0xBE9F8A  	PUSH.D	W10
0x0DDC	0xBE0002  	MOV.D	W2, W0
0x0DDE	0x90010E  	MOV	[W14+0], W2
0x0DE0	0x90019E  	MOV	[W14+2], W3
0x0DE2	0xEB0200  	CLR	W4
0x0DE4	0x07FA63  	RCALL	__Modulus_32x32
0x0DE6	0xBE054F  	POP.D	W10
0x0DE8	0xBE014F  	POP.D	W2
0x0DEA	0x980720  	MOV	W0, [W14+4]
0x0DEC	0x980731  	MOV	W1, [W14+6]
;__Lib_UART_1234_p24_p33.c,185 :: 		
0x0DEE	0xBE9F8A  	PUSH.D	W10
; tmp end address is: 4 (W2)
0x0DF0	0xBE0002  	MOV.D	W2, W0
0x0DF2	0x90010E  	MOV	[W14+0], W2
0x0DF4	0x90019E  	MOV	[W14+2], W3
0x0DF6	0xEB0200  	CLR	W4
0x0DF8	0x07FA20  	RCALL	__Divide_32x32
0x0DFA	0xBE054F  	POP.D	W10
; tmp start address is: 6 (W3)
0x0DFC	0x780180  	MOV	W0, W3
0x0DFE	0x780201  	MOV	W1, W4
;__Lib_UART_1234_p24_p33.c,187 :: 		
0x0E00	0x470060  	ADD	W14, #0, W0
0x0E02	0xD10150  	LSR	[++W0], W2
0x0E04	0xD380C0  	RRC	[--W0], W1
0x0E06	0x470064  	ADD	W14, #4, W0
0x0E08	0xE10830  	CP	W1, [W0++]
0x0E0A	0xE19020  	CPB	W2, [W0--]
0x0E0C	0x310007  	BRA GEU	L__UART1_Init112
L__UART1_Init143:
;__Lib_UART_1234_p24_p33.c,188 :: 		
0x0E0E	0x418061  	ADD	W3, #1, W0
0x0E10	0x4A00E0  	ADDC	W4, #0, W1
; tmp end address is: 6 (W3)
; tmp start address is: 10 (W5)
0x0E12	0x780280  	MOV	W0, W5
0x0E14	0x780301  	MOV	W1, W6
; tmp end address is: 10 (W5)
0x0E16	0x780105  	MOV	W5, W2
0x0E18	0x780186  	MOV	W6, W3
0x0E1A	0x370002  	BRA	L_UART1_Init13
L__UART1_Init112:
;__Lib_UART_1234_p24_p33.c,187 :: 		
0x0E1C	0x780103  	MOV	W3, W2
0x0E1E	0x780184  	MOV	W4, W3
;__Lib_UART_1234_p24_p33.c,188 :: 		
L_UART1_Init13:
;__Lib_UART_1234_p24_p33.c,191 :: 		
; tmp start address is: 4 (W2)
0x0E20	0x718002  	IOR	W3, W2, W0
0x0E22	0x3A0033  	BRA NZ	L__UART1_Init114
L__UART1_Init144:
; tmp end address is: 4 (W2)
;__Lib_UART_1234_p24_p33.c,193 :: 		
0x0E24	0x07FF5A  	RCALL	_Get_Fosc_kHz
; tmp start address is: 4 (W2)
0x0E26	0xBE0100  	MOV.D	W0, W2
;__Lib_UART_1234_p24_p33.c,195 :: 		
0x0E28	0x203E80  	MOV	#1000, W0
0x0E2A	0x200001  	MOV	#0, W1
0x0E2C	0x07FA36  	RCALL	__Multiply_32x32
0x0E2E	0xBE0100  	MOV.D	W0, W2
;__Lib_UART_1234_p24_p33.c,197 :: 		
0x0E30	0x07F9F9  	RCALL	_Get_Fosc_Per_Cyc
0x0E32	0xDE0041  	LSR	W0, #1, W0
0x0E34	0xECA000  	INC2	W0
0x0E36	0x780080  	MOV	W0, W1
0x0E38	0x470060  	ADD	W14, #0, W0
0x0E3A	0xBE880A  	MOV.D	W10, [W0]
L__UART1_Init145:
0x0E3C	0xE90081  	DEC	W1, W1
0x0E3E	0x350003  	BRA LT	L__UART1_Init146
0x0E40	0xD01810  	SL	[W0], [W0++]
0x0E42	0xD29010  	RLC	[W0], [W0--]
0x0E44	0x37FFFB  	BRA	L__UART1_Init145
L__UART1_Init146:
;__Lib_UART_1234_p24_p33.c,199 :: 		
0x0E46	0xBE9F82  	PUSH.D	W2
0x0E48	0xBE0002  	MOV.D	W2, W0
0x0E4A	0x90010E  	MOV	[W14+0], W2
0x0E4C	0x90019E  	MOV	[W14+2], W3
0x0E4E	0xEB0200  	CLR	W4
0x0E50	0x07FA2D  	RCALL	__Modulus_32x32
0x0E52	0xBE014F  	POP.D	W2
0x0E54	0x980720  	MOV	W0, [W14+4]
0x0E56	0x980731  	MOV	W1, [W14+6]
;__Lib_UART_1234_p24_p33.c,200 :: 		
0x0E58	0xBE0002  	MOV.D	W2, W0
0x0E5A	0x90010E  	MOV	[W14+0], W2
0x0E5C	0x90019E  	MOV	[W14+2], W3
0x0E5E	0xEB0200  	CLR	W4
0x0E60	0x07F9EC  	RCALL	__Divide_32x32
; tmp end address is: 4 (W2)
; tmp start address is: 6 (W3)
0x0E62	0x780180  	MOV	W0, W3
0x0E64	0x780201  	MOV	W1, W4
;__Lib_UART_1234_p24_p33.c,202 :: 		
0x0E66	0x470060  	ADD	W14, #0, W0
0x0E68	0xD10150  	LSR	[++W0], W2
0x0E6A	0xD380C0  	RRC	[--W0], W1
0x0E6C	0x470064  	ADD	W14, #4, W0
0x0E6E	0xE10830  	CP	W1, [W0++]
0x0E70	0xE19020  	CPB	W2, [W0--]
0x0E72	0x310007  	BRA GEU	L__UART1_Init113
L__UART1_Init147:
;__Lib_UART_1234_p24_p33.c,203 :: 		
0x0E74	0x418061  	ADD	W3, #1, W0
0x0E76	0x4A00E0  	ADDC	W4, #0, W1
; tmp end address is: 6 (W3)
; tmp start address is: 10 (W5)
0x0E78	0x780280  	MOV	W0, W5
0x0E7A	0x780301  	MOV	W1, W6
; tmp end address is: 10 (W5)
0x0E7C	0x780105  	MOV	W5, W2
0x0E7E	0x780186  	MOV	W6, W3
0x0E80	0x370002  	BRA	L_UART1_Init15
L__UART1_Init113:
;__Lib_UART_1234_p24_p33.c,202 :: 		
0x0E82	0x780103  	MOV	W3, W2
0x0E84	0x780184  	MOV	W4, W3
;__Lib_UART_1234_p24_p33.c,203 :: 		
L_UART1_Init15:
;__Lib_UART_1234_p24_p33.c,205 :: 		
; tmp start address is: 4 (W2)
0x0E86	0xA86220  	BSET.B	U1MODE, #3
; tmp end address is: 4 (W2)
;__Lib_UART_1234_p24_p33.c,206 :: 		
0x0E88	0x370000  	BRA	L_UART1_Init14
L__UART1_Init114:
;__Lib_UART_1234_p24_p33.c,191 :: 		
;__Lib_UART_1234_p24_p33.c,206 :: 		
L_UART1_Init14:
;__Lib_UART_1234_p24_p33.c,208 :: 		
; tmp start address is: 4 (W2)
0x0E8A	0x510061  	SUB	W2, #1, W0
0x0E8C	0x5980E0  	SUBB	W3, #0, W1
; tmp end address is: 4 (W2)
; tmp start address is: 0 (W0)
0x0E8E	0x881140  	MOV	W0, U1BRG
; tmp end address is: 0 (W0)
;__Lib_UART_1234_p24_p33.c,211 :: 		
0x0E90	0xA92222  	BCLR.B	U1STA, #1
;__Lib_UART_1234_p24_p33.c,213 :: 		
0x0E92	0xA8E221  	BSET	U1MODE, #15
;__Lib_UART_1234_p24_p33.c,214 :: 		
0x0E94	0xA84223  	BSET	U1STA, #10
;__Lib_UART_1234_p24_p33.c,216 :: 		
0x0E96	0x07F9C8  	RCALL	_Delay_100ms
0x0E98	0x07F9C7  	RCALL	_Delay_100ms
;__Lib_UART_1234_p24_p33.c,218 :: 		
L_end_UART1_Init:
0x0E9A	0xFA8000  	ULNK
0x0E9C	0x060000  	RETURN
; end of _UART1_Init
_Get_Fosc_kHz:
;__Lib_Delays_ep.c,38 :: 		unsigned long Get_Fosc_kHz() {
;__Lib_Delays_ep.c,39 :: 		return Clock_kHz();
0x0CDA	0x222E00  	MOV	#8928, W0
0x0CDC	0x200021  	MOV	#2, W1
;__Lib_Delays_ep.c,40 :: 		}
L_end_Get_Fosc_kHz:
0x0CDE	0x060000  	RETURN
; end of _Get_Fosc_kHz
_Get_Fosc_Per_Cyc:
;__Lib_Delays_ep.c,63 :: 		unsigned int Get_Fosc_Per_Cyc() {
;__Lib_Delays_ep.c,64 :: 		return __FOSC_PER_CYC;
0x0224	0x200020  	MOV	#2, W0
;__Lib_Delays_ep.c,65 :: 		}
L_end_Get_Fosc_Per_Cyc:
0x0226	0x060000  	RETURN
; end of _Get_Fosc_Per_Cyc
_Delay_100ms:
;__Lib_Delays_ep.c,660 :: 		void Delay_100ms()
;__Lib_Delays_ep.c,662 :: 		Delay_ms(100);
0x0228	0x200168  	MOV	#22, W8
0x022A	0x25CCC7  	MOV	#23756, W7
L_Delay_100ms29:
0x022C	0xED200E  	DEC	W7
0x022E	0x3AFFFE  	BRA NZ	L_Delay_100ms29
0x0230	0xED2010  	DEC	W8
0x0232	0x3AFFFC  	BRA NZ	L_Delay_100ms29
0x0234	0x000000  	NOP
0x0236	0x000000  	NOP
;__Lib_Delays_ep.c,663 :: 		}
L_end_Delay_100ms:
0x0238	0x060000  	RETURN
; end of _Delay_100ms
__Multiply_32x32:
0x029A	0xFA0000  	LNK	#0
;__Lib_Math.c,43 :: 		
;__Lib_Math.c,46 :: 		
0x029C	0xB80A02  	MUL.UU	W1, W2, W4
;__Lib_Math.c,47 :: 		
0x029E	0x880050  	MOV	W0, W5
;__Lib_Math.c,48 :: 		
0x02A0	0xB80002  	MUL.UU	W0, W2, W0
;__Lib_Math.c,49 :: 		
0x02A2	0x420081  	ADD	W4, W1, W1
;__Lib_Math.c,50 :: 		
0x02A4	0xB82A03  	MUL.UU	W5, W3, W4
;__Lib_Math.c,51 :: 		
0x02A6	0x420081  	ADD	W4, W1, W1
;__Lib_Math.c,54 :: 		
L_end__Multiply_32x32:
0x02A8	0xFA8000  	ULNK
0x02AA	0x060000  	RETURN
; end of __Multiply_32x32
__Modulus_32x32:
0x02AC	0xFA0000  	LNK	#0
;__Lib_Math.c,162 :: 		
;__Lib_Math.c,164 :: 		
0x02AE	0x070002  	RCALL	Modulus_32x32___testsus
;__Lib_Math.c,166 :: 		
0x02B0	0x000000040300  	GOTO	the_end_Modulus_32x32
;__Lib_Math.c,171 :: 		
Modulus_32x32___testsus:
;__Lib_Math.c,172 :: 		
0x02B4	0xE20008  	CP0	W4
;__Lib_Math.c,173 :: 		
0x02B6	0x3A0002  	BRA NZ	Modulus_32x32___modsi3
;__Lib_Math.c,175 :: 		
0x02B8	0x070010  	RCALL	Modulus_32x32___umodsi3
;__Lib_Math.c,176 :: 		
0x02BA	0x060000  	RETURN
;__Lib_Math.c,178 :: 		
Modulus_32x32___modsi3:
;__Lib_Math.c,179 :: 		
0x02BC	0x781F81  	MOV	W1, [W15++]
;__Lib_Math.c,180 :: 		
0x02BE	0xE20002  	CP0	W1
;__Lib_Math.c,181 :: 		
0x02C0	0x3D0002  	BRA GE	Modulus_32x32_modtestb
;__Lib_Math.c,182 :: 		
0x02C2	0x100060  	SUBR	W0, #0, W0
;__Lib_Math.c,183 :: 		
0x02C4	0x1880E0  	SUBBR	W1, #0, W1
;__Lib_Math.c,184 :: 		
Modulus_32x32_modtestb:
;__Lib_Math.c,185 :: 		
0x02C6	0xE20006  	CP0	W3
;__Lib_Math.c,186 :: 		
0x02C8	0x3D0002  	BRA GE	Modulus_32x32_calcrem
;__Lib_Math.c,187 :: 		
0x02CA	0x110160  	SUBR	W2, #0, W2
;__Lib_Math.c,188 :: 		
0x02CC	0x1981E0  	SUBBR	W3, #0, W3
;__Lib_Math.c,189 :: 		
Modulus_32x32_calcrem:
;__Lib_Math.c,190 :: 		
0x02CE	0x070005  	RCALL	Modulus_32x32___umodsi3
;__Lib_Math.c,191 :: 		
0x02D0	0xE0004F  	CP0	[--W15]
;__Lib_Math.c,192 :: 		
0x02D2	0x3B0002  	BRA NN	Modulus_32x32_exitr
;__Lib_Math.c,193 :: 		
0x02D4	0x100060  	SUBR	W0, #0, W0
;__Lib_Math.c,194 :: 		
0x02D6	0x1880E0  	SUBBR	W1, #0, W1
;__Lib_Math.c,195 :: 		
Modulus_32x32_exitr:
;__Lib_Math.c,196 :: 		
0x02D8	0x060000  	RETURN
;__Lib_Math.c,197 :: 		
Modulus_32x32___umodsi3:
;__Lib_Math.c,198 :: 		
0x02DA	0x070002  	RCALL	Modulus_32x32___udivsi3
;__Lib_Math.c,199 :: 		
0x02DC	0xBE8004  	MOV.D	W4, W0
;__Lib_Math.c,200 :: 		
0x02DE	0x060000  	RETURN
;__Lib_Math.c,201 :: 		
Modulus_32x32___udivsi3:
;__Lib_Math.c,202 :: 		
0x02E0	0xB82260  	MUL.UU	W4, #0, W4
;__Lib_Math.c,203 :: 		
0x02E2	0x200206  	MOV	#32, W6
;__Lib_Math.c,204 :: 		
Modulus_32x32_nextbit:
;__Lib_Math.c,205 :: 		
0x02E4	0xD00000  	SL	W0, W0
;__Lib_Math.c,206 :: 		
0x02E6	0xD28081  	RLC	W1, W1
;__Lib_Math.c,207 :: 		
0x02E8	0xD28204  	RLC	W4, W4
;__Lib_Math.c,208 :: 		
0x02EA	0xD28285  	RLC	W5, W5
;__Lib_Math.c,209 :: 		
0x02EC	0xA80000  	BSET	W0, #0
;__Lib_Math.c,210 :: 		
0x02EE	0x520202  	SUB	W4, W2, W4
;__Lib_Math.c,211 :: 		
0x02F0	0x5A8283  	SUBB	W5, W3, W5
;__Lib_Math.c,212 :: 		
0x02F2	0x3B0003  	BRA NN	Modulus_32x32_iterate
;__Lib_Math.c,213 :: 		
0x02F4	0x420202  	ADD	W4, W2, W4
;__Lib_Math.c,214 :: 		
0x02F6	0x4A8283  	ADDC	W5, W3, W5
;__Lib_Math.c,215 :: 		
0x02F8	0xA10000  	BCLR	W0, #0
;__Lib_Math.c,216 :: 		
Modulus_32x32_iterate:
;__Lib_Math.c,217 :: 		
0x02FA	0xE90306  	DEC	W6, W6
;__Lib_Math.c,218 :: 		
0x02FC	0x3AFFF3  	BRA NZ	Modulus_32x32_nextbit
;__Lib_Math.c,219 :: 		
0x02FE	0x060000  	RETURN
;__Lib_Math.c,222 :: 		
the_end_Modulus_32x32:
;__Lib_Math.c,225 :: 		
L_end__Modulus_32x32:
0x0300	0xFA8000  	ULNK
0x0302	0x060000  	RETURN
; end of __Modulus_32x32
__Divide_32x32:
0x023A	0xFA0000  	LNK	#0
;__Lib_Math.c,78 :: 		
;__Lib_Math.c,81 :: 		
0x023C	0x070002  	RCALL	Divide_32x32___testsus
;__Lib_Math.c,83 :: 		
0x023E	0x000000040288  	GOTO	the_end_Divide_32x32
;__Lib_Math.c,88 :: 		
Divide_32x32___testsus:
;__Lib_Math.c,89 :: 		
0x0242	0xE20008  	CP0	W4
;__Lib_Math.c,90 :: 		
0x0244	0x3A0002  	BRA NZ	Divide_32x32___divsi3
;__Lib_Math.c,92 :: 		
0x0246	0x070010  	RCALL	Divide_32x32___udivsi3
;__Lib_Math.c,93 :: 		
0x0248	0x060000  	RETURN
;__Lib_Math.c,95 :: 		
Divide_32x32___divsi3:
;__Lib_Math.c,96 :: 		
0x024A	0x689F83  	XOR	W1, W3, [W15++]
;__Lib_Math.c,97 :: 		
0x024C	0xE20002  	CP0	W1
;__Lib_Math.c,98 :: 		
0x024E	0x3D0002  	BRA GE	Divide_32x32_divtestb
;__Lib_Math.c,99 :: 		
0x0250	0x100060  	SUBR	W0, #0, W0
;__Lib_Math.c,100 :: 		
0x0252	0x1880E0  	SUBBR	W1, #0, W1
;__Lib_Math.c,101 :: 		
Divide_32x32_divtestb:
;__Lib_Math.c,102 :: 		
0x0254	0xE20006  	CP0	W3
;__Lib_Math.c,103 :: 		
0x0256	0x3D0002  	BRA GE	Divide_32x32_calcquot
;__Lib_Math.c,104 :: 		
0x0258	0x110160  	SUBR	W2, #0, W2
;__Lib_Math.c,105 :: 		
0x025A	0x1981E0  	SUBBR	W3, #0, W3
;__Lib_Math.c,106 :: 		
Divide_32x32_calcquot:
;__Lib_Math.c,107 :: 		
0x025C	0x070005  	RCALL	Divide_32x32___udivsi3
;__Lib_Math.c,108 :: 		
0x025E	0xE0004F  	CP0	[--W15]
;__Lib_Math.c,109 :: 		
0x0260	0x3B0002  	BRA NN	Divide_32x32_returnq
;__Lib_Math.c,110 :: 		
0x0262	0x100060  	SUBR	W0, #0, W0
;__Lib_Math.c,111 :: 		
0x0264	0x1880E0  	SUBBR	W1, #0, W1
;__Lib_Math.c,112 :: 		
Divide_32x32_returnq:
;__Lib_Math.c,113 :: 		
0x0266	0x060000  	RETURN
;__Lib_Math.c,114 :: 		
Divide_32x32___udivsi3:
;__Lib_Math.c,115 :: 		
0x0268	0xB82260  	MUL.UU	W4, #0, W4
;__Lib_Math.c,116 :: 		
0x026A	0x200206  	MOV	#32, W6
;__Lib_Math.c,117 :: 		
Divide_32x32_nextbit:
;__Lib_Math.c,118 :: 		
0x026C	0xD00000  	SL	W0, W0
;__Lib_Math.c,119 :: 		
0x026E	0xD28081  	RLC	W1, W1
;__Lib_Math.c,120 :: 		
0x0270	0xD28204  	RLC	W4, W4
;__Lib_Math.c,121 :: 		
0x0272	0xD28285  	RLC	W5, W5
;__Lib_Math.c,122 :: 		
0x0274	0xA80000  	BSET	W0, #0
;__Lib_Math.c,123 :: 		
0x0276	0x520202  	SUB	W4, W2, W4
;__Lib_Math.c,124 :: 		
0x0278	0x5A8283  	SUBB	W5, W3, W5
;__Lib_Math.c,125 :: 		
0x027A	0x3B0003  	BRA NN	Divide_32x32_iterate
;__Lib_Math.c,126 :: 		
0x027C	0x420202  	ADD	W4, W2, W4
;__Lib_Math.c,127 :: 		
0x027E	0x4A8283  	ADDC	W5, W3, W5
;__Lib_Math.c,128 :: 		
0x0280	0xA10000  	BCLR	W0, #0
;__Lib_Math.c,129 :: 		
Divide_32x32_iterate:
;__Lib_Math.c,130 :: 		
0x0282	0xE90306  	DEC	W6, W6
;__Lib_Math.c,131 :: 		
0x0284	0x3AFFF3  	BRA NZ	Divide_32x32_nextbit
;__Lib_Math.c,132 :: 		
0x0286	0x060000  	RETURN
;__Lib_Math.c,135 :: 		
the_end_Divide_32x32:
;__Lib_Math.c,138 :: 		
L_end__Divide_32x32:
0x0288	0xFA8000  	ULNK
0x028A	0x060000  	RETURN
; end of __Divide_32x32
_UART1_Write_Text:
0x0CE0	0xFA0000  	LNK	#0
;__Lib_UART_1234_p24_p33.c,92 :: 		
;__Lib_UART_1234_p24_p33.c,93 :: 		
; counter start address is: 2 (W1)
0x0CE2	0xEF2002  	CLR	W1
;__Lib_UART_1234_p24_p33.c,95 :: 		
; data_ start address is: 0 (W0)
0x0CE4	0x78401A  	MOV.B	[W10], W0
; counter end address is: 2 (W1)
; data_ end address is: 0 (W0)
;__Lib_UART_1234_p24_p33.c,96 :: 		
L_UART1_Write_Text2:
; data_ start address is: 0 (W0)
; counter start address is: 2 (W1)
0x0CE6	0xE10460  	CP.B	W0, #0
0x0CE8	0x32000A  	BRA Z	L_UART1_Write_Text3
L__UART1_Write_Text129:
;__Lib_UART_1234_p24_p33.c,97 :: 		
0x0CEA	0x781F8A  	PUSH	W10
; data_ end address is: 0 (W0)
0x0CEC	0xFB8500  	ZE	W0, W10
0x0CEE	0x07FACE  	RCALL	_UART1_Write
0x0CF0	0x78054F  	POP	W10
;__Lib_UART_1234_p24_p33.c,98 :: 		
0x0CF2	0x40C061  	ADD.B	W1, #1, W0
0x0CF4	0x784080  	MOV.B	W0, W1
;__Lib_UART_1234_p24_p33.c,99 :: 		
0x0CF6	0xFB8000  	ZE	W0, W0
0x0CF8	0x450000  	ADD	W10, W0, W0
; data_ start address is: 0 (W0)
0x0CFA	0x784010  	MOV.B	[W0], W0
;__Lib_UART_1234_p24_p33.c,100 :: 		
; counter end address is: 2 (W1)
; data_ end address is: 0 (W0)
0x0CFC	0x37FFF4  	BRA	L_UART1_Write_Text2
L_UART1_Write_Text3:
;__Lib_UART_1234_p24_p33.c,101 :: 		
L_end_UART1_Write_Text:
0x0CFE	0xFA8000  	ULNK
0x0D00	0x060000  	RETURN
; end of _UART1_Write_Text
_UART1_Write:
0x028C	0xFA0000  	LNK	#0
;__Lib_UART_1234_p24_p33.c,86 :: 		
;__Lib_UART_1234_p24_p33.c,87 :: 		
L_UART1_Write0:
0x028E	0xAF0223  	BTSC	U1STA, #8
0x0290	0x370001  	BRA	L_UART1_Write1
0x0292	0x37FFFD  	BRA	L_UART1_Write0
L_UART1_Write1:
;__Lib_UART_1234_p24_p33.c,88 :: 		
0x0294	0x88112A  	MOV	W10, U1TXREG
;__Lib_UART_1234_p24_p33.c,89 :: 		
L_end_UART1_Write:
0x0296	0xFA8000  	ULNK
0x0298	0x060000  	RETURN
; end of _UART1_Write
_ADC1_Init:
0x0D02	0xFA0000  	LNK	#0
;__Lib_ADC_12_p33EP.c,16 :: 		
;__Lib_ADC_12_p33EP.c,17 :: 		
0x0D04	0x20D1C0  	MOV	#lo_addr(_ADC1_Get_Sample), W0
0x0D06	0x888170  	MOV	W0, _ADC_Get_Sample_Ptr
;__Lib_ADC_12_p33EP.c,19 :: 		
0x0D08	0x200E00  	MOV	#224, W0
0x0D0A	0xB7A320  	MOV	WREG, AD1CON1
;__Lib_ADC_12_p33EP.c,20 :: 		
0x0D0C	0xEF2322  	CLR	AD1CON2
;__Lib_ADC_12_p33EP.c,22 :: 		
0x0D0E	0x21F3F0  	MOV	#7999, W0
0x0D10	0xB7A324  	MOV	WREG, AD1CON3
;__Lib_ADC_12_p33EP.c,23 :: 		
0x0D12	0xEF2330  	CLR	AD1CSSL
;__Lib_ADC_12_p33EP.c,24 :: 		
0x0D14	0xEF232E  	CLR	AD1CSSH
;__Lib_ADC_12_p33EP.c,25 :: 		
0x0D16	0xA8E321  	BSET	AD1CON1, #15
;__Lib_ADC_12_p33EP.c,26 :: 		
L_end_ADC1_Init:
0x0D18	0xFA8000  	ULNK
0x0D1A	0x060000  	RETURN
; end of _ADC1_Init
_ADC1_Get_Sample:
0x0D1C	0xFA0000  	LNK	#0
;__Lib_ADC_12_p33EP.c,39 :: 		
;__Lib_ADC_12_p33EP.c,40 :: 		
0x0D1E	0xE15070  	CP	W10, #16
0x0D20	0x310005  	BRA GEU	L_ADC1_Get_Sample0
L__ADC1_Get_Sample65:
;__Lib_ADC_12_p33EP.c,41 :: 		
0x0D22	0x200010  	MOV	#1, W0
0x0D24	0xDD008A  	SL	W0, W10, W1
0x0D26	0x20E1E0  	MOV	#lo_addr(ANSELB), W0
0x0D28	0x708810  	IOR	W1, [W0], [W0]
0x0D2A	0x370028  	BRA	L_ADC1_Get_Sample1
L_ADC1_Get_Sample0:
;__Lib_ADC_12_p33EP.c,42 :: 		
0x0D2C	0xE1506F  	CP	W10, #15
0x0D2E	0x360008  	BRA LEU	L__ADC1_Get_Sample43
L__ADC1_Get_Sample66:
0x0D30	0xE15074  	CP	W10, #20
0x0D32	0x310006  	BRA GEU	L__ADC1_Get_Sample42
L__ADC1_Get_Sample67:
L__ADC1_Get_Sample41:
;__Lib_ADC_12_p33EP.c,43 :: 		
0x0D34	0x5500EF  	SUB	W10, #15, W1
0x0D36	0x200010  	MOV	#1, W0
0x0D38	0xDD0081  	SL	W0, W1, W1
0x0D3A	0x20E2E0  	MOV	#lo_addr(ANSELC), W0
0x0D3C	0x708810  	IOR	W1, [W0], [W0]
0x0D3E	0x37001E  	BRA	L_ADC1_Get_Sample5
;__Lib_ADC_12_p33EP.c,42 :: 		
L__ADC1_Get_Sample43:
L__ADC1_Get_Sample42:
;__Lib_ADC_12_p33EP.c,44 :: 		
0x0D40	0xE15073  	CP	W10, #19
0x0D42	0x360008  	BRA LEU	L__ADC1_Get_Sample45
L__ADC1_Get_Sample68:
0x0D44	0xE15076  	CP	W10, #22
0x0D46	0x310006  	BRA GEU	L__ADC1_Get_Sample44
L__ADC1_Get_Sample69:
L__ADC1_Get_Sample40:
;__Lib_ADC_12_p33EP.c,45 :: 		
0x0D48	0x5500EC  	SUB	W10, #12, W1
0x0D4A	0x200010  	MOV	#1, W0
0x0D4C	0xDD0081  	SL	W0, W1, W1
0x0D4E	0x20E4E0  	MOV	#lo_addr(ANSELE), W0
0x0D50	0x708810  	IOR	W1, [W0], [W0]
0x0D52	0x370014  	BRA	L_ADC1_Get_Sample9
;__Lib_ADC_12_p33EP.c,44 :: 		
L__ADC1_Get_Sample45:
L__ADC1_Get_Sample44:
;__Lib_ADC_12_p33EP.c,46 :: 		
0x0D54	0xE15075  	CP	W10, #21
0x0D56	0x360008  	BRA LEU	L__ADC1_Get_Sample47
L__ADC1_Get_Sample70:
0x0D58	0xE15078  	CP	W10, #24
0x0D5A	0x310006  	BRA GEU	L__ADC1_Get_Sample46
L__ADC1_Get_Sample71:
L__ADC1_Get_Sample39:
;__Lib_ADC_12_p33EP.c,47 :: 		
0x0D5C	0x5500F0  	SUB	W10, #16, W1
0x0D5E	0x200010  	MOV	#1, W0
0x0D60	0xDD0081  	SL	W0, W1, W1
0x0D62	0x20E0E0  	MOV	#lo_addr(ANSELA), W0
0x0D64	0x708810  	IOR	W1, [W0], [W0]
0x0D66	0x37000A  	BRA	L_ADC1_Get_Sample13
;__Lib_ADC_12_p33EP.c,46 :: 		
L__ADC1_Get_Sample47:
L__ADC1_Get_Sample46:
;__Lib_ADC_12_p33EP.c,48 :: 		
0x0D68	0xE15077  	CP	W10, #23
0x0D6A	0x360008  	BRA LEU	L__ADC1_Get_Sample49
L__ADC1_Get_Sample72:
0x0D6C	0x200200  	MOV	#32, W0
0x0D6E	0xE15000  	CP	W10, W0
0x0D70	0x310005  	BRA GEU	L__ADC1_Get_Sample48
L__ADC1_Get_Sample73:
L__ADC1_Get_Sample38:
;__Lib_ADC_12_p33EP.c,49 :: 		
0x0D72	0x5500F8  	SUB	W10, #24, W1
0x0D74	0x200010  	MOV	#1, W0
0x0D76	0xDD0081  	SL	W0, W1, W1
0x0D78	0x20E4E0  	MOV	#lo_addr(ANSELE), W0
0x0D7A	0x708810  	IOR	W1, [W0], [W0]
;__Lib_ADC_12_p33EP.c,48 :: 		
L__ADC1_Get_Sample49:
L__ADC1_Get_Sample48:
;__Lib_ADC_12_p33EP.c,49 :: 		
L_ADC1_Get_Sample13:
L_ADC1_Get_Sample9:
L_ADC1_Get_Sample5:
L_ADC1_Get_Sample1:
;__Lib_ADC_12_p33EP.c,51 :: 		
0x0D7C	0x88194A  	MOV	W10, AD1CHS0
;__Lib_ADC_12_p33EP.c,52 :: 		
0x0D7E	0xA82320  	BSET.B	AD1CON1, #1
;__Lib_ADC_12_p33EP.c,54 :: 		
L_ADC1_Get_Sample17:
0x0D80	0xAF0320  	BTSC	AD1CON1, #0
0x0D82	0x370001  	BRA	L_ADC1_Get_Sample18
;__Lib_ADC_12_p33EP.c,55 :: 		
0x0D84	0x37FFFD  	BRA	L_ADC1_Get_Sample17
L_ADC1_Get_Sample18:
;__Lib_ADC_12_p33EP.c,56 :: 		
0x0D86	0xA90320  	BCLR.B	AD1CON1, #0
;__Lib_ADC_12_p33EP.c,57 :: 		
0x0D88	0xBF8300  	MOV	ADC1BUF0, WREG
;__Lib_ADC_12_p33EP.c,58 :: 		
L_end_ADC1_Get_Sample:
0x0D8A	0xFA8000  	ULNK
0x0D8C	0x060000  	RETURN
; end of _ADC1_Get_Sample
0x0F58	0x21000A  	MOV	#4096, W10
0x0F5A	0x20000B  	MOV	#0, W11
0x0F5C	0x090017  	REPEAT	#23
0x0F5E	0x781D0B  	MOV	W11, [W10++]
0x0F60	0x060000  	RETURN
0x0F62	0x210001  	MOV	#lo_addr(?lstr1_ADC_32Demo), W1
0x0F64	0x280000  	MOV	#32768, W0
0x0F66	0x090011  	REPEAT	#17
0x0F68	0x7818B0  	MOV	[W0++], [W1++]
0x0F6A	0x7858B0  	MOV.B	[W0++], [W1++]
0x0F6C	0x060000  	RETURN
;,0 :: _initBlock_0 [37]
; Containing: ?ICS?lstr1_ADC_32Demo [19]
;             ?ICS?lstr2_ADC_32Demo [18]
0x8000	0x4155 ;_initBlock_0+0 : ?ICS?lstr1_ADC_32Demo at 0x8000
0x8002	0x5452 ;_initBlock_0+2
0x8004	0x4220 ;_initBlock_0+4
0x8006	0x7361 ;_initBlock_0+6
0x8008	0x616C ;_initBlock_0+8
0x800A	0x6974 ;_initBlock_0+10
0x800C	0x646C ;_initBlock_0+12
0x800E	0x2169 ;_initBlock_0+14
0x8010	0x0A0D ;_initBlock_0+16
0x8012	0x4100 ;_initBlock_0+18 : ?ICS?lstr2_ADC_32Demo at 0x8013
0x8014	0x4344 ;_initBlock_0+20
0x8016	0x4220 ;_initBlock_0+22
0x8018	0x7361 ;_initBlock_0+24
0x801A	0x616C ;_initBlock_0+26
0x801C	0x6974 ;_initBlock_0+28
0x801E	0x646C ;_initBlock_0+30
0x8020	0x2169 ;_initBlock_0+32
0x8022	0x0A0D ;_initBlock_0+34
0x8024	0x00 ;_initBlock_0+36
; end of _initBlock_0
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x0200      [18]    _Lock_IOLOCK
0x0212      [18]    _Unlock_IOLOCK
0x0224       [4]    _Get_Fosc_Per_Cyc
0x0228      [18]    _Delay_100ms
0x023A      [82]    __Divide_32x32
0x028C      [14]    _UART1_Write
0x029A      [18]    __Multiply_32x32
0x02AC      [88]    __Modulus_32x32
0x0304    [2518]    __Lib_PPS_p33EP512MU810__PPS_Mapping
0x0CDA       [6]    _Get_Fosc_kHz
0x0CE0      [34]    _UART1_Write_Text
0x0D02      [26]    _ADC1_Init
0x0D1C     [114]    _ADC1_Get_Sample
0x0D8E      [14]    _PPS_Mapping
0x0D9C     [258]    _UART1_Init
0x0E9E      [32]    _close_all_leds
0x0EBE     [154]    _main
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x0E20       [0]    TRISC4_bit
0x0E20       [0]    TRISC3_bit
0x0E20       [0]    TRISC14_bit
0x0E20       [0]    TRISC12_bit
0x0E20       [0]    TRISC13_bit
0x0E10       [0]    TRISB2_bit
0x0E10       [0]    TRISB3_bit
0x0E10       [0]    TRISB1_bit
0x0E20       [0]    TRISC2_bit
0x0E20       [0]    TRISC1_bit
0x0E30       [0]    TRISD15_bit
0x0E30       [0]    TRISD8_bit
0x0E30       [0]    TRISD9_bit
0x0E30       [0]    TRISD7_bit
0x0E30       [0]    TRISD5_bit
0x0E30       [0]    TRISD6_bit
0x0E30       [0]    TRISD13_bit
0x0E30       [0]    TRISD14_bit
0x0E30       [0]    TRISD12_bit
0x0E30       [0]    TRISD10_bit
0x0E30       [0]    TRISD11_bit
0x0E10       [0]    TRISB4_bit
0x0E00       [0]    TRISA6_bit
0x0E00       [0]    TRISA5_bit
0x0E00       [0]    TRISA7_bit
0x0E00       [0]    TRISA15_bit
0x0E00       [0]    TRISA14_bit
0x0E00       [0]    TRISA1_bit
0x0E00       [0]    TRISA0_bit
0x0E00       [0]    TRISA2_bit
0x0E00       [0]    TRISA4_bit
0x0E00       [0]    TRISA3_bit
0x0E10       [0]    TRISB15_bit
0x0E10       [0]    TRISB8_bit
0x0E10       [0]    TRISB9_bit
0x0E10       [0]    TRISB7_bit
0x0E10       [0]    TRISB5_bit
0x0E10       [0]    TRISB6_bit
0x0E10       [0]    TRISB13_bit
0x0E10       [0]    TRISB14_bit
0x0E10       [0]    TRISB12_bit
0x0E10       [0]    TRISB10_bit
0x0E10       [0]    TRISB11_bit
0x0E60       [0]    TRISG9_bit
0x0E60       [0]    TRISG8_bit
0x0E60       [0]    TRISG12_bit
0x0E60       [0]    TRISG14_bit
0x0E60       [0]    TRISG13_bit
0x0E60       [0]    TRISG0_bit
0x0E50       [0]    TRISF0_bit
0x0E60       [0]    TRISG1_bit
0x0E60       [0]    TRISG7_bit
0x0E60       [0]    TRISG6_bit
0x0E60       [0]    TRISG15_bit
0x1026       [2]    _UART_Rdy_Ptr
0x1028       [2]    _UART_Rd_Ptr
0x102A       [2]    _UART_Tx_Idle_Ptr
0x0228       [2]    U1BRG
0x0220       [2]    U1MODE
0x0742       [0]    IOLOCK_bit
0x0742       [2]    OSCCON
0x0222       [2]    U1STA
0x102C       [2]    _UART_Wr_Ptr
0x0224       [2]    U1TXREG
0x0E50       [0]    TRISF1_bit
0x0E40       [0]    TRISE8_bit
0x0E40       [0]    TRISE9_bit
0x0E40       [0]    TRISE6_bit
0x0E40       [0]    TRISE4_bit
0x0E40       [0]    TRISE5_bit
0x0E30       [0]    TRISD3_bit
0x0E30       [0]    TRISD4_bit
0x0E30       [0]    TRISD2_bit
0x0E30       [0]    TRISD0_bit
0x0E30       [0]    TRISD1_bit
0x0E40       [0]    TRISE3_bit
0x0E50       [0]    TRISF5_bit
0x0E50       [0]    TRISF8_bit
0x0E50       [0]    TRISF4_bit
0x0E50       [0]    TRISF2_bit
0x0E50       [0]    TRISF3_bit
0x0E40       [0]    TRISE1_bit
0x0E40       [0]    TRISE2_bit
0x0E40       [0]    TRISE0_bit
0x0E50       [0]    TRISF12_bit
0x0E50       [0]    TRISF13_bit
0x06F2       [2]    RPINR41
0x0300       [2]    ADC1BUF0
0x0328       [2]    AD1CHS0
0x0680       [2]    RPOR0
0x0684       [2]    RPOR2
0x0682       [2]    RPOR1
0x0322       [2]    AD1CON2
0x0320       [2]    AD1CON1
0x0324       [2]    AD1CON3
0x032E       [2]    AD1CSSH
0x0330       [2]    AD1CSSL
0x0686       [2]    RPOR3
0x0696       [2]    RPOR11
0x0692       [2]    RPOR9
0x0698       [2]    RPOR12
0x069C       [2]    RPOR14
0x069A       [2]    RPOR13
0x068A       [2]    RPOR5
0x0688       [2]    RPOR4
0x068C       [2]    RPOR6
0x0690       [2]    RPOR8
0x068E       [2]    RPOR7
0x102E       [2]    _ADC_Get_Sample_Ptr
0x0E2E       [2]    ANSELC
0x0E14       [2]    LATB
0x0E20       [2]    TRISC
0x0E3E       [2]    ANSELD
0x0E24       [2]    LATC
0x0E00       [2]    TRISA
0x0E0E       [2]    ANSELA
0x0E04       [2]    LATA
0x0E10       [2]    TRISB
0x0E1E       [2]    ANSELB
0x0E30       [2]    TRISD
0x0E4E       [2]    ANSELE
0x0744       [2]    CLKDIV
0x0E10       [0]    TRISB0_bit
0x0E6E       [2]    ANSELG
0x0E34       [2]    LATD
0x0E60       [2]    TRISG
0x0746       [2]    PLLFBD
0x0E64       [2]    LATG
0x06D8       [2]    RPINR28
0x06D6       [2]    RPINR27
0x06DA       [2]    RPINR29
0x06DE       [2]    RPINR31
0x06DC       [2]    RPINR30
0x06CE       [2]    RPINR23
0x06CA       [2]    RPINR21
0x06D0       [2]    RPINR24
0x06D4       [2]    RPINR26
0x06D2       [2]    RPINR25
0x06E0       [2]    RPINR32
0x06F6       [2]    RPINR43
0x06F4       [2]    RPINR42
0x06EC       [2]    RPINR38
0x06F0       [2]    RPINR40
0x06EE       [2]    RPINR39
0x06E4       [2]    RPINR34
0x06E2       [2]    RPINR33
0x06E6       [2]    RPINR35
0x06EA       [2]    RPINR37
0x06E8       [2]    RPINR36
0x06C8       [2]    RPINR20
0x06AA       [2]    RPINR5
0x06A8       [2]    RPINR4
0x06AC       [2]    RPINR6
0x06B0       [2]    RPINR8
0x06AE       [2]    RPINR7
0x06A0       [2]    RPINR0
0x069E       [2]    RPOR15
0x06A2       [2]    RPINR1
0x06A6       [2]    RPINR3
0x06A4       [2]    RPINR2
0x06B2       [2]    RPINR9
0x06C0       [2]    RPINR16
0x06BE       [2]    RPINR15
0x06C2       [2]    RPINR17
0x06C6       [2]    RPINR19
0x06C4       [2]    RPINR18
0x06B6       [2]    RPINR11
0x06B4       [2]    RPINR10
0x06B8       [2]    RPINR12
0x06BC       [2]    RPINR14
0x06BA       [2]    RPINR13
0x1000      [19]    ?lstr1_ADC_32Demo
0x1013      [18]    ?lstr2_ADC_32Demo
0x0220       [2]    U1MODE
0x0222       [2]    U1STA
0x0224       [2]    U1TXREG
0x0228       [2]    U1BRG
0x0014       [2]    FARG_UART1_Write__data
0x0300       [2]    ADC1BUF0
0x0014       [1]    FARG___Lib_PPS_p33EP512MU810__PPS_Mapping_rp_num
0x0016       [1]    FARG___Lib_PPS_p33EP512MU810__PPS_Mapping_input_output
0x0018       [1]    FARG___Lib_PPS_p33EP512MU810__PPS_Mapping_funct_name
0x001A       [2]    FARG___Lib_PPS_p33EP512MU810__PPS_Mapping_lock
0x0320       [2]    AD1CON1
0x0322       [2]    AD1CON2
0x0324       [2]    AD1CON3
0x0328       [2]    AD1CHS0
0x032E       [2]    AD1CSSH
0x0330       [2]    AD1CSSL
0x0680       [2]    RPOR0
0x0682       [2]    RPOR1
0x0684       [2]    RPOR2
0x0686       [2]    RPOR3
0x0688       [2]    RPOR4
0x068A       [2]    RPOR5
0x068C       [2]    RPOR6
0x068E       [2]    RPOR7
0x0690       [2]    RPOR8
0x0692       [2]    RPOR9
0x0696       [2]    RPOR11
0x0698       [2]    RPOR12
0x069A       [2]    RPOR13
0x069C       [2]    RPOR14
0x069E       [2]    RPOR15
0x06A0       [2]    RPINR0
0x06A2       [2]    RPINR1
0x06A4       [2]    RPINR2
0x06A6       [2]    RPINR3
0x06A8       [2]    RPINR4
0x06AA       [2]    RPINR5
0x06AC       [2]    RPINR6
0x06AE       [2]    RPINR7
0x06B0       [2]    RPINR8
0x06B2       [2]    RPINR9
0x06B4       [2]    RPINR10
0x06B6       [2]    RPINR11
0x06B8       [2]    RPINR12
0x06BA       [2]    RPINR13
0x06BC       [2]    RPINR14
0x06BE       [2]    RPINR15
0x06C0       [2]    RPINR16
0x06C2       [2]    RPINR17
0x06C4       [2]    RPINR18
0x06C6       [2]    RPINR19
0x06C8       [2]    RPINR20
0x06CA       [2]    RPINR21
0x06CE       [2]    RPINR23
0x06D0       [2]    RPINR24
0x06D2       [2]    RPINR25
0x06D4       [2]    RPINR26
0x06D6       [2]    RPINR27
0x06D8       [2]    RPINR28
0x06DA       [2]    RPINR29
0x06DC       [2]    RPINR30
0x06DE       [2]    RPINR31
0x06E0       [2]    RPINR32
0x06E2       [2]    RPINR33
0x06E4       [2]    RPINR34
0x06E6       [2]    RPINR35
0x06E8       [2]    RPINR36
0x06EA       [2]    RPINR37
0x06EC       [2]    RPINR38
0x06EE       [2]    RPINR39
0x06F0       [2]    RPINR40
0x06F2       [2]    RPINR41
0x06F4       [2]    RPINR42
0x06F6       [2]    RPINR43
0x0742       [2]    OSCCON
0x0744       [2]    CLKDIV
0x0746       [2]    PLLFBD
0x0014       [2]    FARG_UART1_Write_Text_uart_text
0x0014       [2]    FARG_ADC1_Get_Sample_channel
0x0014       [1]    FARG_PPS_Mapping_rp_num
0x0016       [1]    FARG_PPS_Mapping_input_output
0x0018       [1]    FARG_PPS_Mapping_funct_name
0x0014       [4]    FARG_UART1_Init_baud_rate
0x0E00       [2]    TRISA
0x0E04       [2]    LATA
0x0E0E       [2]    ANSELA
0x0E10       [2]    TRISB
0x0E14       [2]    LATB
0x0E1E       [2]    ANSELB
0x0E20       [2]    TRISC
0x0E24       [2]    LATC
0x0E2E       [2]    ANSELC
0x0E30       [2]    TRISD
0x0E34       [2]    LATD
0x0E3E       [2]    ANSELD
0x0E4E       [2]    ANSELE
0x0E60       [2]    TRISG
0x0E64       [2]    LATG
0x0E6E       [2]    ANSELG
//** Constants locations ** 
//ADDRESS    SIZE    CONSTANT
//----------------------------------------------
0x8000      [19]    ?ICS?lstr1_ADC_32Demo
0x8013      [18]    ?ICS?lstr2_ADC_32Demo
