"sys_pll: clk_register() failed\n"	,	L_10
delta	,	V_64
new_rate	,	V_86
refo	,	V_40
pic32_refo_clk_register	,	F_49
status_reg	,	V_98
pic32_syskey_unlock	,	F_18
SLEW_BUSY	,	V_109
"%s: err, failed to set_parent() to %d, current %d\n"	,	L_11
pic32_periph_clk_data	,	V_28
pbclk_disable	,	F_7
roclk_calc_div_trim	,	F_37
PLL_ODIV_MASK	,	V_93
dev	,	V_32
trim	,	V_72
"%s: poll failed, clk active\n"	,	L_4
REFO_SEL_SHIFT	,	V_44
pr_warn	,	F_52
clk_rate_request	,	V_60
pic32_sclk_hw	,	V_97
REFO_ACTIVE	,	V_71
unlikely	,	F_57
roclk_recalc_rate	,	F_38
divider_max	,	V_9
roclk_set_rate_and_parent	,	F_47
odiv_p	,	V_82
do_div	,	F_36
pic32_sys_pll	,	V_79
clk_hw_get_parent_by_index	,	F_41
pr_err	,	F_43
GFP_KERNEL	,	V_33
"%s: failed, clk in-use\n"	,	L_9
clk_hw_get_name	,	F_44
devm_clk_register	,	F_24
clk_hw_get_num_parents	,	F_34
OSC_NEW_SHIFT	,	V_116
PB_DIV_SHIFT	,	V_15
REFO_TRIM_MAX	,	V_55
sclk_get_parent	,	F_66
sclk_set_parent	,	F_67
EBUSY	,	V_26
"%s: poll timedout, clock is still active\n"	,	L_6
clk_hw	,	V_1
pll_in_rate	,	V_90
spll_clk_round_rate	,	F_55
u8	,	T_2
best_div	,	V_85
sclk_round_rate	,	F_64
divided_rate	,	V_11
i	,	V_43
divided_rate_down	,	V_12
sclk_get_rate	,	F_62
pic32_clk_common	,	V_30
pic32_spll_clk_register	,	F_61
sclk_init	,	F_68
v	,	V_20
PLL_IDIV_MASK	,	V_103
OSC_CUR_SHIFT	,	V_111
pic32_sosc_clk_register	,	F_75
PLL_ODIV_MIN	,	V_77
ERR_PTR	,	F_23
PIC32_SET	,	F_6
roclk_set_parent	,	F_46
best_rate	,	V_13
sclk_set_rate	,	F_65
SLEW_SYSDIV	,	V_108
rotrim_p	,	V_52
clamp_val	,	F_10
"rate %lu, par_rate %lu/mult %u, div %u, best_rate %lu\n"	,	L_8
REFO_DIV_SHIFT	,	V_56
cpu_nop5	,	F_60
req	,	V_61
ret	,	V_96
PB_DIV_ENABLE	,	V_6
pic32_ref_osc	,	V_39
spll	,	V_101
pic32_sec_osc	,	V_124
spin_unlock_irqrestore	,	F_19
spll_clk_recalc_rate	,	F_53
OSC_NEW_MASK	,	V_115
desc	,	V_29
PB_DIV_MASK	,	V_16
pic32_periph_clk	,	V_3
dev_err	,	F_26
pic32_sys_pll_data	,	V_100
PLL_MULT_MASK	,	V_95
roclk_init	,	F_32
rate	,	V_7
readl_poll_timeout_atomic	,	F_20
PB_DIV_MAX	,	V_17
clk_hw_get_rate	,	F_42
devm_kfree	,	F_27
pic32_sys_clk_data	,	V_123
REFO_SEL_MASK	,	V_45
pic32_sec_osc_data	,	V_132
"spll: no match found\n"	,	L_7
spll_calc_mult_div	,	F_51
clkhw_to_sosc	,	F_71
PLL_IDIV_SHIFT	,	V_102
best_delta	,	V_65
spll_clk_set_rate	,	F_56
roclk_disable	,	F_31
enable_mask	,	V_126
pr_debug	,	F_45
PLL_MULT_MAX	,	V_89
fixed_rate	,	V_131
ENOMEM	,	V_34
mult	,	V_91
SLEW_SYSDIV_SHIFT	,	V_107
rotrim	,	V_49
enable_reg	,	V_127
roclk_calc_rate	,	F_35
lock_mask	,	V_99
hw	,	V_2
DIV_ROUND_CLOSEST	,	F_16
clk_hw_get_parent	,	F_58
PB_DIV_READY	,	V_22
pbclk_enable	,	F_4
init	,	V_35
LOCK_TIMEOUT_US	,	V_23
clk	,	V_27
sosc_clk_enable	,	F_70
roclk_round_rate	,	F_39
parent_map	,	V_46
index	,	V_70
"%s: clk_register() failed\n"	,	L_1
pic32_periph_clk_register	,	F_21
REFO_TRIM_SHIFT	,	V_58
__func__	,	V_38
divider_min	,	V_10
best_mul	,	V_84
pbclk_read_pbdiv	,	F_11
slew_div	,	V_118
flags	,	V_19
match_found	,	V_87
OSC_CUR_MASK	,	V_112
"%s:%s, no parent found for rate %lu.\n"	,	L_2
pic32_sys_clk	,	V_104
rodiv	,	V_48
enabled	,	V_129
REFO_DIVSW_EN	,	V_73
roclk_is_enabled	,	F_28
SLEW_DOWNEN	,	V_121
"%s: clk register failed\n"	,	L_12
parent_clk	,	V_62
err	,	V_21
REFO_TRIM_MASK	,	V_59
roclk_determine_rate	,	F_40
PLL_ODIV_MAX	,	V_78
best_parent_clk	,	V_63
EINVAL	,	V_47
PLL_ODIV_SHIFT	,	V_92
REFO_TRIM_REG	,	V_57
spll_odiv_to_divider	,	F_50
slew_reg	,	V_106
"parent_rate = %lu, rate = %lu, div = %d, trim = %d\n"	,	L_5
clkhw_to_sys_clk	,	F_63
iobase	,	V_37
mult_p	,	V_81
clkhw_to_refosc	,	F_29
data	,	V_75
pic32_sys_clk_register	,	F_69
rodiv_p	,	V_51
best_parent_hw	,	V_69
rate64	,	V_50
roclk_enable	,	F_30
cosc	,	V_114
SLEW_DIV_SHIFT	,	V_120
u32	,	T_1
SLEW_UPEN	,	V_122
sosc	,	V_125
REFO_DIV_MASK	,	V_54
calc_best_divided_rate	,	F_9
roclk_get_parent	,	F_33
sosc_clk_disable	,	F_72
nearest_rate	,	V_68
pbclk	,	V_31
div_up	,	V_14
best_parent_rate	,	V_66
pbclk_is_enabled	,	F_1
core	,	V_24
spin_lock_irqsave	,	F_17
OSC_SWEN	,	V_117
pbclk_recalc_rate	,	F_12
PLL_MULT_SHIFT	,	V_94
idiv	,	V_88
reg_lock	,	V_25
"%s,rate %lu, best_parent(%s, %lu), best %lu, delta %d\n"	,	L_3
REFO_ON	,	V_41
devm_kzalloc	,	F_22
REFO_OE	,	V_42
mul	,	V_83
clkhw_to_spll	,	F_54
status_mask	,	V_128
sosc_clk_calc_rate	,	F_74
sosc_clk_is_enabled	,	F_73
best	,	V_67
readl_poll_timeout	,	F_15
ctrl_reg	,	V_5
mux_reg	,	V_110
parent_rate	,	V_8
ready	,	V_130
pbclk_set_rate	,	F_14
pic32_ref_osc_data	,	V_74
PIC32_CLR	,	F_8
PB_DIV_MIN	,	V_18
frac	,	V_53
nosc	,	V_113
readl	,	F_3
writel	,	F_5
init_data	,	V_36
pbclk_round_rate	,	F_13
roclk_set_rate	,	F_48
odiv	,	V_76
pll	,	V_80
pb	,	V_4
u64	,	T_3
SLEW_DIV	,	V_119
clkhw_to_pbclk	,	F_2
sclk	,	V_105
IS_ERR	,	F_25
cpu_relax	,	F_59
