
<meta charset="utf-8">
<html lang="ko">
<head>
    <link rel="stylesheet" type="text/css" href="./../style.css" />
    <title>Modelsim, Testbench</title>
</head>
<body id="tt-body-page" class="">
<div id="wrap" class="wrap-right">
    <div id="container">
        <main class="main ">
            <div class="area-main">
                <div class="area-view">
                    <div class="article-header">
                        <div class="inner-article-header">
                            <div class="box-meta">
                                <h2 class="title-article">Modelsim, Testbench</h2>
                                <div class="box-info">
                                    <p class="category">학교/디지털설계</p>
                                    <p class="date">2020-11-27 15:11:55</p>
                                </div>
                            </div>
                        </div>
                    </div>
                    <hr>
                    <div class="article-view">
                        <div class="contents_style">
                            <p>새로운&nbsp;소스코드&nbsp;파일&nbsp;만들기: <br />file&nbsp;-&nbsp;new&nbsp;-&nbsp;source&nbsp;-&nbsp;verilog <br /><br />소스코드&nbsp;작성 <br />file - save as - "엔티티명".v 로 저장하기&nbsp; (verilog)<br /><br />Add&nbsp;to&nbsp;Project&nbsp;-&nbsp;Existing&nbsp;files <br /><br />Compile <br /><br />Simulate&nbsp;-&nbsp;start&nbsp;simulation <br /><br />Start&nbsp;Simulation창에서&nbsp;-&nbsp;work&nbsp;-&nbsp;시뮬&nbsp;돌릴&nbsp;소스코드&nbsp;선택&nbsp;-&nbsp; <br />Resolution에서&nbsp;ns&nbsp;로&nbsp;선택&nbsp;-&nbsp;ok <br /><br />Add&nbsp;-&nbsp;To&nbsp;wave&nbsp;-&nbsp;All&nbsp;items&nbsp;in&nbsp;region <br /><br />100ns&nbsp;옆에&nbsp;run&nbsp;버튼&nbsp;누름. </p>
<p>&nbsp;</p>
<p>&nbsp;</p>
<p><b>Testbench</b></p>
<p>verilog코드가 다음과 같다면,</p>
<p><figure class="imageblock alignCenter" data-filename="5.3.2 code.png" data-origin-width="505" data-origin-height="362" data-ke-mobilestyle="widthContent">
    <span data-lightbox="lightbox">
        <img src="./img/img.png" data-filename="5.3.2 code.png" data-origin-width="505" data-origin-height="362" data-ke-mobilestyle="widthContent" />
    </span>
    <figcaption></figcaption>
</figure></p>
<p>그냥 시뮬레이션을 돌려선 아무것도 되지 않는다.</p>
<p>input값이 없기때문이다. 따라서 testbench에서 따로 input값을 넣어 줘야 한다.</p>
<p>&nbsp;</p>
<p><figure class="imageblock alignCenter" data-origin-width="537" data-origin-height="535" data-filename="5.3.2 tb.png" data-ke-mobilestyle="widthContent">
    <span data-lightbox="lightbox">
        <img src="./img/img_1.png" data-origin-width="537" data-origin-height="535" data-filename="5.3.2 tb.png" data-ke-mobilestyle="widthContent" />
    </span>
    <figcaption></figcaption>
</figure></p>
<p>testbench를 만드는 방법은 새로운 verilog 코드를 작성한다.</p>
<p>testbench에서 5번째 줄 처럼 내가 시뮬레이션할 코드를 불러와 dut로 값을 넘겨주면된다.</p>
<p>&nbsp;</p>
<p>input값은 보통 reg, output값은 보통 wire로 해주면 된다.&nbsp;</p>
<p>&nbsp;</p>
                        </div>
                        <br/>
                        <div class="tags">
                            #디지털설계 #ModelSim 
                        </div>
                    </div>
                </div>
            </div>
        </main>
    </div>
</div>
</body>
</html>
