module cdc
(
    input               clk1    ,
    input               rst1_n  ,

    input               clk2    ,
    input               rst2_n  ,
    
    input               vld1    ,
    input       [7:0]   dat1    ,
    
    output  reg         vld2_r  ,
    output  reg [7:0]   dat2    ,
    output              busy                 
);

//--------------------------------------------
reg                vld1_latch;
reg                vld2_latch;
reg                vld2_latch_r;
reg                vld2_latch_2r;
wire               vld2;
reg                vld2_feedback_latch;
reg                c_latch;
reg                c_latch_r;


//--------------------------------------------
//前面的代码与单比特脉冲从快到慢的跨时钟操作完全一致
always @(posedge clk1 or negedge rst1_n)
begin
	if (!rst1_n)
		vld1_latch <= 1'b0;
	else if (vld1)       //把vld1脉冲转为电平
		vld1_latch <= 1'b1;
	else if (c_latch_r) //反馈使电平归零
		vld1_latch <= 1'b0;
	else
		vld1_latch <= 1'b0;
end

always @(posedge clk2 or negedge rst2_n)
begin
	if (!rst2_n)
	begin
		vld2_latch     <= 1'b0;
		vld2_latch_r   <= 1'b0;
		vld2_latch_2r  <= 1'b0;
	end
	else
	begin
		vld2_latch     <= vld1_latch;
		vld2_latch_r   <= vld2_latch;   //电平跨时钟
		vld2_latch_2r  <= vld2_latch_r;  
	end
end

assign vld2 = vld2_latch_r & (~vld2_latch_2r); //提取电平上升沿，获得vld2

always @(posedge clk2 or negedge rst2_n)
begin
	if (!rst2_n)
		vld2_feedback_latch <= 1'b0;
	else if (vld2)
		vld2_feedback_latch <= 1'b1;  //反馈回clk1，让vld1_latch归零
	else if (~vld2_latch_r)  
		vld2_feedback_latch <= 1'b0;
end

always @(posedge clk1 or negedge rst1_n)
begin
	if (!rst1_n)
	begin
		c_latch   <= 1'b0;
		c_latch_r <= 1'b0;
	end
	else
	begin
		c_latch   <= vld2_feedback_latch;
		c_latch_r <= c_latch;      //反馈信号从clk2跨到clk1
	end
end

assign busy = vld1_latch | c_latch_r; //反馈忙信号

//本代码的重点：在clk2域上，用vld2采样8比特总线信号dat1，并寄存在dat2中
//寄存结束后，dat1就可以再更新了
always @(posedge clk2 or negedge rst2_n)
begin
	if (!rst2_n)
		dat2 <= 8'd0;
	else if (vld2)
		dat2 <= dat1;
end

always @(posedge clk2 or negedge rst2_n)
begin
	if (!rst2_n)
		vld2_r <= 1'b0;
	else 
		vld2_r <= vld2;
end


endmodule




