{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1710179929568 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1710179929569 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 11 18:58:49 2024 " "Processing started: Mon Mar 11 18:58:49 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1710179929569 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710179929569 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off spi_accelerometer -c spi_accelerometer " "Command: quartus_map --read_settings_files=on --write_settings_files=off spi_accelerometer -c spi_accelerometer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710179929569 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1710179930313 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1710179930313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/local_adm/desktop/semester_project/lolo/spi_accelerometer-master/top_level.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/local_adm/desktop/semester_project/lolo/spi_accelerometer-master/top_level.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spi_accelerometer-STR " "Found design unit 1: spi_accelerometer-STR" {  } { { "../SPI_Accelerometer-master/top_level.vhd" "" { Text "C:/Users/local_adm/Desktop/Semester_Project/Lolo/SPI_Accelerometer-master/top_level.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710179941237 ""} { "Info" "ISGN_ENTITY_NAME" "1 spi_accelerometer " "Found entity 1: spi_accelerometer" {  } { { "../SPI_Accelerometer-master/top_level.vhd" "" { Text "C:/Users/local_adm/Desktop/Semester_Project/Lolo/SPI_Accelerometer-master/top_level.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710179941237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710179941237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/local_adm/desktop/semester_project/lolo/spi_accelerometer-master/spi_master.vhd 3 1 " "Found 3 design units, including 1 entities, in source file /users/local_adm/desktop/semester_project/lolo/spi_accelerometer-master/spi_master.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spi_master-FSM_1P " "Found design unit 1: spi_master-FSM_1P" {  } { { "../SPI_Accelerometer-master/spi_master.vhd" "" { Text "C:/Users/local_adm/Desktop/Semester_Project/Lolo/SPI_Accelerometer-master/spi_master.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710179941241 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 spi_master-FSM_2P " "Found design unit 2: spi_master-FSM_2P" {  } { { "../SPI_Accelerometer-master/spi_master.vhd" "" { Text "C:/Users/local_adm/Desktop/Semester_Project/Lolo/SPI_Accelerometer-master/spi_master.vhd" 233 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710179941241 ""} { "Info" "ISGN_ENTITY_NAME" "1 spi_master " "Found entity 1: spi_master" {  } { { "../SPI_Accelerometer-master/spi_master.vhd" "" { Text "C:/Users/local_adm/Desktop/Semester_Project/Lolo/SPI_Accelerometer-master/spi_master.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710179941241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710179941241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/local_adm/desktop/semester_project/lolo/spi_accelerometer-master/decoder7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/local_adm/desktop/semester_project/lolo/spi_accelerometer-master/decoder7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder7seg-BHV " "Found design unit 1: decoder7seg-BHV" {  } { { "../SPI_Accelerometer-master/decoder7seg.vhd" "" { Text "C:/Users/local_adm/Desktop/Semester_Project/Lolo/SPI_Accelerometer-master/decoder7seg.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710179941245 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder7seg " "Found entity 1: decoder7seg" {  } { { "../SPI_Accelerometer-master/decoder7seg.vhd" "" { Text "C:/Users/local_adm/Desktop/Semester_Project/Lolo/SPI_Accelerometer-master/decoder7seg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710179941245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710179941245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/local_adm/desktop/semester_project/lolo/spi_accelerometer-master/clock_div.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/local_adm/desktop/semester_project/lolo/spi_accelerometer-master/clock_div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_div-bhv " "Found design unit 1: clock_div-bhv" {  } { { "../SPI_Accelerometer-master/clock_div.vhd" "" { Text "C:/Users/local_adm/Desktop/Semester_Project/Lolo/SPI_Accelerometer-master/clock_div.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710179941249 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_div " "Found entity 1: clock_div" {  } { { "../SPI_Accelerometer-master/clock_div.vhd" "" { Text "C:/Users/local_adm/Desktop/Semester_Project/Lolo/SPI_Accelerometer-master/clock_div.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710179941249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710179941249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/local_adm/desktop/semester_project/lolo/spi_accelerometer-master/accel_driver.vhd 3 1 " "Found 3 design units, including 1 entities, in source file /users/local_adm/desktop/semester_project/lolo/spi_accelerometer-master/accel_driver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 accel_driver-fsm_1p " "Found design unit 1: accel_driver-fsm_1p" {  } { { "../SPI_Accelerometer-master/accel_driver.vhd" "" { Text "C:/Users/local_adm/Desktop/Semester_Project/Lolo/SPI_Accelerometer-master/accel_driver.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710179941253 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 accel_driver-fsm_2p " "Found design unit 2: accel_driver-fsm_2p" {  } { { "../SPI_Accelerometer-master/accel_driver.vhd" "" { Text "C:/Users/local_adm/Desktop/Semester_Project/Lolo/SPI_Accelerometer-master/accel_driver.vhd" 424 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710179941253 ""} { "Info" "ISGN_ENTITY_NAME" "1 accel_driver " "Found entity 1: accel_driver" {  } { { "../SPI_Accelerometer-master/accel_driver.vhd" "" { Text "C:/Users/local_adm/Desktop/Semester_Project/Lolo/SPI_Accelerometer-master/accel_driver.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710179941253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710179941253 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "spi_accelerometer " "Elaborating entity \"spi_accelerometer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1710179941307 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "led3_dp top_level.vhd(43) " "VHDL Signal Declaration warning at top_level.vhd(43): used implicit default value for signal \"led3_dp\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../SPI_Accelerometer-master/top_level.vhd" "" { Text "C:/Users/local_adm/Desktop/Semester_Project/Lolo/SPI_Accelerometer-master/top_level.vhd" 43 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1710179941316 "|spi_accelerometer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "spi_master spi_master:U_SPI_MASTER A:fsm_1p " "Elaborating entity \"spi_master\" using architecture \"A:fsm_1p\" for hierarchy \"spi_master:U_SPI_MASTER\"" {  } { { "../SPI_Accelerometer-master/top_level.vhd" "U_SPI_MASTER" { Text "C:/Users/local_adm/Desktop/Semester_Project/Lolo/SPI_Accelerometer-master/top_level.vhd" 83 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710179941318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_div spi_master:U_SPI_MASTER\|clock_div:U_CLOCK_DIV " "Elaborating entity \"clock_div\" for hierarchy \"spi_master:U_SPI_MASTER\|clock_div:U_CLOCK_DIV\"" {  } { { "../SPI_Accelerometer-master/spi_master.vhd" "U_CLOCK_DIV" { Text "C:/Users/local_adm/Desktop/Semester_Project/Lolo/SPI_Accelerometer-master/spi_master.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710179941321 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "enable clock_div.vhd(37) " "VHDL Process Statement warning at clock_div.vhd(37): signal \"enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../SPI_Accelerometer-master/clock_div.vhd" "" { Text "C:/Users/local_adm/Desktop/Semester_Project/Lolo/SPI_Accelerometer-master/clock_div.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1710179941322 "|spi_accelerometer|spi_master:U_SPI_MASTER|clock_div:U_CLOCK_DIV"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "polarity clock_div.vhd(41) " "VHDL Process Statement warning at clock_div.vhd(41): signal \"polarity\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../SPI_Accelerometer-master/clock_div.vhd" "" { Text "C:/Users/local_adm/Desktop/Semester_Project/Lolo/SPI_Accelerometer-master/clock_div.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1710179941322 "|spi_accelerometer|spi_master:U_SPI_MASTER|clock_div:U_CLOCK_DIV"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "accel_driver accel_driver:U_ACCEL_DRIVER A:fsm_1p " "Elaborating entity \"accel_driver\" using architecture \"A:fsm_1p\" for hierarchy \"accel_driver:U_ACCEL_DRIVER\"" {  } { { "../SPI_Accelerometer-master/top_level.vhd" "U_ACCEL_DRIVER" { Text "C:/Users/local_adm/Desktop/Semester_Project/Lolo/SPI_Accelerometer-master/top_level.vhd" 122 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710179941324 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "regTest accel_driver.vhd(46) " "Verilog HDL or VHDL warning at accel_driver.vhd(46): object \"regTest\" assigned a value but never read" {  } { { "../SPI_Accelerometer-master/accel_driver.vhd" "" { Text "C:/Users/local_adm/Desktop/Semester_Project/Lolo/SPI_Accelerometer-master/accel_driver.vhd" 46 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1710179941356 "|spi_accelerometer|accel_driver:U_ACCEL_DRIVER"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder7seg decoder7seg:U_LED0 " "Elaborating entity \"decoder7seg\" for hierarchy \"decoder7seg:U_LED0\"" {  } { { "../SPI_Accelerometer-master/top_level.vhd" "U_LED0" { Text "C:/Users/local_adm/Desktop/Semester_Project/Lolo/SPI_Accelerometer-master/top_level.vhd" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710179941358 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../SPI_Accelerometer-master/spi_master.vhd" "" { Text "C:/Users/local_adm/Desktop/Semester_Project/Lolo/SPI_Accelerometer-master/spi_master.vhd" 11 -1 0 } } { "../SPI_Accelerometer-master/top_level.vhd" "" { Text "C:/Users/local_adm/Desktop/Semester_Project/Lolo/SPI_Accelerometer-master/top_level.vhd" 203 -1 0 } } { "../SPI_Accelerometer-master/spi_master.vhd" "" { Text "C:/Users/local_adm/Desktop/Semester_Project/Lolo/SPI_Accelerometer-master/spi_master.vhd" 88 -1 0 } } { "../SPI_Accelerometer-master/clock_div.vhd" "" { Text "C:/Users/local_adm/Desktop/Semester_Project/Lolo/SPI_Accelerometer-master/clock_div.vhd" 37 -1 0 } } { "../SPI_Accelerometer-master/spi_master.vhd" "" { Text "C:/Users/local_adm/Desktop/Semester_Project/Lolo/SPI_Accelerometer-master/spi_master.vhd" 42 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1710179942288 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1710179942288 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "led3_dp GND " "Pin \"led3_dp\" is stuck at GND" {  } { { "../SPI_Accelerometer-master/top_level.vhd" "" { Text "C:/Users/local_adm/Desktop/Semester_Project/Lolo/SPI_Accelerometer-master/top_level.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710179942497 "|spi_accelerometer|led3_dp"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1710179942497 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1710179942636 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1710179943654 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710179943654 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "695 " "Implemented 695 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1710179943738 ""} { "Info" "ICUT_CUT_TM_OPINS" "61 " "Implemented 61 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1710179943738 ""} { "Info" "ICUT_CUT_TM_LCELLS" "629 " "Implemented 629 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1710179943738 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1710179943738 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4802 " "Peak virtual memory: 4802 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1710179943757 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 11 18:59:03 2024 " "Processing ended: Mon Mar 11 18:59:03 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1710179943757 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1710179943757 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1710179943757 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1710179943757 ""}
