/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [8:0] _02_;
  wire [60:0] _03_;
  reg [8:0] _04_;
  reg [6:0] _05_;
  wire [28:0] celloutsig_0_0z;
  wire [11:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire [4:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [5:0] celloutsig_0_19z;
  wire [8:0] celloutsig_0_1z;
  wire [4:0] celloutsig_0_22z;
  wire [6:0] celloutsig_0_27z;
  wire celloutsig_0_2z;
  wire [13:0] celloutsig_0_4z;
  wire [5:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [21:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [6:0] celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire [12:0] celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire [18:0] celloutsig_1_17z;
  wire [3:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [24:0] celloutsig_1_8z;
  wire [2:0] celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_3z = celloutsig_1_2z ? celloutsig_1_0z : in_data[191];
  assign celloutsig_0_14z = celloutsig_0_2z ? celloutsig_0_1z[6] : celloutsig_0_8z;
  assign celloutsig_1_4z = ~((celloutsig_1_1z | celloutsig_1_2z) & in_data[178]);
  assign celloutsig_1_5z = ~((celloutsig_1_4z | in_data[151]) & celloutsig_1_1z);
  assign celloutsig_1_14z = ~((_00_ | celloutsig_1_12z[0]) & celloutsig_1_0z);
  assign celloutsig_0_6z = ~((celloutsig_0_4z[10] | celloutsig_0_1z[7]) & celloutsig_0_1z[3]);
  assign celloutsig_0_8z = ~((celloutsig_0_5z[5] | in_data[13]) & _01_);
  assign celloutsig_1_2z = ~((in_data[147] | in_data[114]) & in_data[131]);
  reg [60:0] _14_;
  always_ff @(posedge clkin_data[32], negedge clkin_data[96])
    if (!clkin_data[96]) _14_ <= 61'h0000000000000000;
    else _14_ <= { in_data[78:48], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_2z };
  assign { _03_[60:56], _01_, _03_[54:0] } = _14_;
  reg [8:0] _15_;
  always_ff @(posedge clkin_data[64], posedge clkin_data[128])
    if (clkin_data[128]) _15_ <= 9'h000;
    else _15_ <= { celloutsig_1_12z, celloutsig_1_5z, celloutsig_1_4z };
  assign { _02_[8:6], _00_, _02_[4:0] } = _15_;
  always_ff @(negedge clkin_data[32], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _04_ <= 9'h000;
    else _04_ <= { celloutsig_0_4z[12:8], celloutsig_0_8z, celloutsig_0_18z, celloutsig_0_14z, celloutsig_0_6z };
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _05_ <= 7'h00;
    else _05_ <= { in_data[53], celloutsig_0_19z };
  reg [27:0] _18_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[96])
    if (!clkin_data[96]) _18_ <= 28'h0000000;
    else _18_ <= { _04_[8:2], celloutsig_0_8z, _05_, celloutsig_0_9z, celloutsig_0_14z, celloutsig_0_22z, celloutsig_0_12z, celloutsig_0_17z };
  assign out_data[59:32] = _18_;
  assign celloutsig_1_9z = { in_data[174], celloutsig_1_7z, celloutsig_1_4z } & { celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_0z };
  assign celloutsig_1_6z = { in_data[128:125], celloutsig_1_3z } == { celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_5z };
  assign celloutsig_1_16z = { celloutsig_1_15z[10:7], celloutsig_1_3z } && { celloutsig_1_10z, celloutsig_1_11z, celloutsig_1_5z, celloutsig_1_14z, celloutsig_1_6z };
  assign celloutsig_0_11z = celloutsig_0_7z[13:7] && { celloutsig_0_7z[11:6], celloutsig_0_2z };
  assign celloutsig_0_12z = ! celloutsig_0_5z[5:2];
  assign celloutsig_0_2z = celloutsig_0_1z[6:2] < celloutsig_0_1z[5:1];
  assign celloutsig_1_15z = { celloutsig_1_12z[5:3], _02_[8:6], _00_, _02_[4:0], celloutsig_1_7z } % { 1'h1, celloutsig_1_7z, celloutsig_1_5z, _02_[8:6], _00_, _02_[4:0], celloutsig_1_0z };
  assign celloutsig_0_1z = in_data[52:44] % { 1'h1, celloutsig_0_0z[26:19] };
  assign celloutsig_1_12z = { celloutsig_1_9z[1:0], celloutsig_1_4z, celloutsig_1_9z, celloutsig_1_3z } * { celloutsig_1_8z[13:8], celloutsig_1_4z };
  assign celloutsig_0_5z = celloutsig_0_1z[5:0] * { _03_[56], _01_, _03_[54:51] };
  assign celloutsig_0_22z = _03_[52:48] * { _05_[3:1], celloutsig_0_12z, celloutsig_0_12z };
  assign celloutsig_0_27z = { celloutsig_0_19z[5:4], celloutsig_0_17z } * celloutsig_0_10z[7:1];
  assign celloutsig_1_7z = { celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_5z } != { celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_6z };
  assign celloutsig_1_11z = celloutsig_1_9z != { celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_2z };
  assign celloutsig_1_19z = celloutsig_1_17z[17:5] != celloutsig_1_8z[19:7];
  assign celloutsig_0_9z = celloutsig_0_7z[12:8] != celloutsig_0_5z[5:1];
  assign celloutsig_0_18z = { celloutsig_0_0z[19:16], celloutsig_0_1z, celloutsig_0_11z } != { celloutsig_0_0z[23:22], celloutsig_0_10z };
  assign celloutsig_1_0z = in_data[131:128] != in_data[184:181];
  assign celloutsig_1_1z = in_data[162:153] != in_data[130:121];
  assign celloutsig_1_18z = - { celloutsig_1_9z, celloutsig_1_0z };
  assign celloutsig_0_0z = in_data[49:21] | in_data[50:22];
  assign celloutsig_0_17z = celloutsig_0_10z[6:2] | { _03_[25:22], celloutsig_0_11z };
  assign celloutsig_0_19z = { celloutsig_0_7z[4:1], celloutsig_0_18z, celloutsig_0_2z } | { celloutsig_0_4z[13:10], celloutsig_0_18z, celloutsig_0_18z };
  assign celloutsig_1_10z = & celloutsig_1_8z[15:5];
  assign celloutsig_0_10z = { celloutsig_0_4z[10:0], celloutsig_0_8z } >> in_data[80:69];
  assign celloutsig_0_4z = { in_data[91:79], celloutsig_0_2z } <<< _03_[38:25];
  assign celloutsig_1_8z = { in_data[134:131], celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_7z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_6z } >>> { in_data[191:181], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_4z };
  assign celloutsig_0_7z = { _03_[36:33], celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_1z } >>> in_data[87:66];
  assign celloutsig_1_17z = { celloutsig_1_15z[6:4], celloutsig_1_15z, celloutsig_1_3z, celloutsig_1_14z, celloutsig_1_7z } - { celloutsig_1_12z, celloutsig_1_7z, _02_[8:6], _00_, _02_[4:0], celloutsig_1_11z, celloutsig_1_16z };
  assign _02_[5] = _00_;
  assign _03_[55] = _01_;
  assign { out_data[131:128], out_data[96], out_data[6:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_27z };
endmodule
