Analysis & Synthesis report for MIPS
Wed May 31 23:37:19 2017
Quartus II Version 9.0 Build 132 02/25/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. Analysis & Synthesis RAM Summary
  8. User-Specified and Inferred Latches
  9. Registers Removed During Synthesis
 10. General Register Statistics
 11. Inverted Register Statistics
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Source assignments for lMemory:inst5|altsyncram:altsyncram_component|altsyncram_5tk1:auto_generated|altsyncram_04b2:altsyncram1
 14. Source assignments for lMemory:inst5|altsyncram:altsyncram_component|altsyncram_5tk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr
 15. Source assignments for sld_hub:sld_hub_inst
 16. Source assignments for sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg
 17. Parameter Settings for User Entity Instance: lpm_latch0:inst1|lpm_latch:lpm_latch_component
 18. Parameter Settings for User Entity Instance: Reg_s:inst43|lpm_latch0:inst4|lpm_latch:lpm_latch_component
 19. Parameter Settings for User Entity Instance: Reg_s:inst43|L_Reg:inst|lpm_bustri0:inst17|lpm_bustri:lpm_bustri_component
 20. Parameter Settings for User Entity Instance: Reg_s:inst43|L_Reg:inst|lpm_bustri0:inst18|lpm_bustri:lpm_bustri_component
 21. Parameter Settings for User Entity Instance: Reg_s:inst43|L_Reg:inst|lpm_bustri0:inst19|lpm_bustri:lpm_bustri_component
 22. Parameter Settings for User Entity Instance: Reg_s:inst43|L_Reg:inst|lpm_bustri0:inst49|lpm_bustri:lpm_bustri_component
 23. Parameter Settings for User Entity Instance: Reg_s:inst43|L_Reg:inst|lpm_bustri0:inst50|lpm_bustri:lpm_bustri_component
 24. Parameter Settings for User Entity Instance: Reg_s:inst43|L_Reg:inst|lpm_bustri0:inst55|lpm_bustri:lpm_bustri_component
 25. Parameter Settings for User Entity Instance: Reg_s:inst43|L_Reg:inst|lpm_bustri0:inst51|lpm_bustri:lpm_bustri_component
 26. Parameter Settings for User Entity Instance: Reg_s:inst43|L_Reg:inst|lpm_bustri0:inst48|lpm_bustri:lpm_bustri_component
 27. Parameter Settings for User Entity Instance: Reg_s:inst43|L_Reg:inst|lpm_bustri0:inst52|lpm_bustri:lpm_bustri_component
 28. Parameter Settings for User Entity Instance: Reg_s:inst43|L_Reg:inst|lpm_bustri0:inst53|lpm_bustri:lpm_bustri_component
 29. Parameter Settings for User Entity Instance: Reg_s:inst43|L_Reg:inst|lpm_bustri0:inst54|lpm_bustri:lpm_bustri_component
 30. Parameter Settings for User Entity Instance: Reg_s:inst43|L_Reg:inst|lpm_bustri0:inst80|lpm_bustri:lpm_bustri_component
 31. Parameter Settings for User Entity Instance: Reg_s:inst43|L_Reg:inst|lpm_bustri0:inst76|lpm_bustri:lpm_bustri_component
 32. Parameter Settings for User Entity Instance: Reg_s:inst43|L_Reg:inst|lpm_bustri0:inst75|lpm_bustri:lpm_bustri_component
 33. Parameter Settings for User Entity Instance: Reg_s:inst43|L_Reg:inst|lpm_bustri0:inst74|lpm_bustri:lpm_bustri_component
 34. Parameter Settings for User Entity Instance: Reg_s:inst43|L_Reg:inst|lpm_bustri0:inst73|lpm_bustri:lpm_bustri_component
 35. Parameter Settings for User Entity Instance: Reg_s:inst43|L_Reg:inst|lpm_bustri0:inst105|lpm_bustri:lpm_bustri_component
 36. Parameter Settings for User Entity Instance: Reg_s:inst43|L_Reg:inst|lpm_bustri0:inst101|lpm_bustri:lpm_bustri_component
 37. Parameter Settings for User Entity Instance: Reg_s:inst43|L_Reg:inst|lpm_bustri0:inst100|lpm_bustri:lpm_bustri_component
 38. Parameter Settings for User Entity Instance: Reg_s:inst43|L_Reg:inst|lpm_bustri0:inst99|lpm_bustri:lpm_bustri_component
 39. Parameter Settings for User Entity Instance: Reg_s:inst43|L_Reg:inst|lpm_bustri0:inst98|lpm_bustri:lpm_bustri_component
 40. Parameter Settings for User Entity Instance: Reg_s:inst43|L_Reg:inst|lpm_bustri0:inst104|lpm_bustri:lpm_bustri_component
 41. Parameter Settings for User Entity Instance: Reg_s:inst43|L_Reg:inst|lpm_bustri0:inst103|lpm_bustri:lpm_bustri_component
 42. Parameter Settings for User Entity Instance: Reg_s:inst43|L_Reg:inst|lpm_bustri0:inst102|lpm_bustri:lpm_bustri_component
 43. Parameter Settings for User Entity Instance: Reg_s:inst43|L_Reg:inst|lpm_bustri0:inst79|lpm_bustri:lpm_bustri_component
 44. Parameter Settings for User Entity Instance: Reg_s:inst43|L_Reg:inst|lpm_bustri0:inst78|lpm_bustri:lpm_bustri_component
 45. Parameter Settings for User Entity Instance: Reg_s:inst43|L_Reg:inst|lpm_bustri0:inst77|lpm_bustri:lpm_bustri_component
 46. Parameter Settings for User Entity Instance: Reg_s:inst43|L_Reg:inst|lpm_bustri0:inst14|lpm_bustri:lpm_bustri_component
 47. Parameter Settings for User Entity Instance: Reg_s:inst43|L_Reg:inst|lpm_bustri0:inst15|lpm_bustri:lpm_bustri_component
 48. Parameter Settings for User Entity Instance: Reg_s:inst43|L_Reg:inst|lpm_bustri0:inst16|lpm_bustri:lpm_bustri_component
 49. Parameter Settings for User Entity Instance: Reg_s:inst43|L_Reg:inst|lpm_bustri0:inst20|lpm_bustri:lpm_bustri_component
 50. Parameter Settings for User Entity Instance: Reg_s:inst43|L_Reg:inst|lpm_bustri0:inst13|lpm_bustri:lpm_bustri_component
 51. Parameter Settings for User Entity Instance: Reg_s:inst43|lpm_latch0:inst5|lpm_latch:lpm_latch_component
 52. Parameter Settings for User Entity Instance: lpm_mux1:inst19|LPM_MUX:lpm_mux_component
 53. Parameter Settings for User Entity Instance: lpm_mux1:inst20|LPM_MUX:lpm_mux_component
 54. Parameter Settings for User Entity Instance: lpm_latch0:inst24|lpm_latch:lpm_latch_component
 55. Parameter Settings for User Entity Instance: lpm_mux1:inst16|LPM_MUX:lpm_mux_component
 56. Parameter Settings for User Entity Instance: lpm_latch0:inst25|lpm_latch:lpm_latch_component
 57. Parameter Settings for User Entity Instance: lpm_mux3:inst23|LPM_MUX:lpm_mux_component
 58. Parameter Settings for User Entity Instance: lpm_mux0:inst14|LPM_MUX:lpm_mux_component
 59. Parameter Settings for User Entity Instance: lMemory:inst5|altsyncram:altsyncram_component
 60. Parameter Settings for User Entity Instance: lMemory:inst5|altsyncram:altsyncram_component|altsyncram_5tk1:auto_generated|sld_mod_ram_rom:mgl_prim2
 61. Parameter Settings for User Entity Instance: lpm_mux5:inst39|LPM_MUX:lpm_mux_component
 62. Parameter Settings for User Entity Instance: lpm_mux4:inst45|LPM_MUX:lpm_mux_component
 63. Parameter Settings for User Entity Instance: lpm_mux1:inst15|LPM_MUX:lpm_mux_component
 64. Parameter Settings for User Entity Instance: lpm_mux1:inst31|LPM_MUX:lpm_mux_component
 65. Parameter Settings for User Entity Instance: lpm_mux2:inst18|LPM_MUX:lpm_mux_component
 66. Parameter Settings for User Entity Instance: lpm_mux1:inst36|LPM_MUX:lpm_mux_component
 67. Parameter Settings for Inferred Entity Instance: sld_hub:sld_hub_inst
 68. altsyncram Parameter Settings by Entity Instance
 69. In-System Memory Content Editor Settings
 70. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+------------------------------------+------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed May 31 23:37:19 2017    ;
; Quartus II Version                 ; 9.0 Build 132 02/25/2009 SJ Full Version ;
; Revision Name                      ; MIPS                                     ;
; Top-level Entity Name              ; MIPS                                     ;
; Family                             ; Cyclone III                              ;
; Total logic elements               ; 2,583                                    ;
;     Total combinational functions  ; 1,602                                    ;
;     Dedicated logic registers      ; 1,187                                    ;
; Total registers                    ; 1187                                     ;
; Total pins                         ; 83                                       ;
; Total virtual pins                 ; 0                                        ;
; Total memory bits                  ; 8,192                                    ;
; Embedded Multiplier 9-bit elements ; 0                                        ;
; Total PLLs                         ; 0                                        ;
+------------------------------------+------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                            ;
+----------------------------------------------------------------+--------------------+--------------------+
; Option                                                         ; Setting            ; Default Value      ;
+----------------------------------------------------------------+--------------------+--------------------+
; Device                                                         ; EP3C40Q240C8       ;                    ;
; Top-level entity name                                          ; MIPS               ; MIPS               ;
; Family name                                                    ; Cyclone III        ; Stratix II         ;
; Use Generated Physical Constraints File                        ; Off                ;                    ;
; Use smart compilation                                          ; Off                ; Off                ;
; Restructure Multiplexers                                       ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                            ; Off                ; Off                ;
; Preserve fewer node names                                      ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                      ; Off                ; Off                ;
; Verilog Version                                                ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                   ; VHDL93             ; VHDL93             ;
; State Machine Processing                                       ; Auto               ; Auto               ;
; Safe State Machine                                             ; Off                ; Off                ;
; Extract Verilog State Machines                                 ; On                 ; On                 ;
; Extract VHDL State Machines                                    ; On                 ; On                 ;
; Ignore Verilog initial constructs                              ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                     ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                 ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                        ; On                 ; On                 ;
; Parallel Synthesis                                             ; Off                ; Off                ;
; DSP Block Balancing                                            ; Auto               ; Auto               ;
; NOT Gate Push-Back                                             ; On                 ; On                 ;
; Power-Up Don't Care                                            ; On                 ; On                 ;
; Remove Redundant Logic Cells                                   ; Off                ; Off                ;
; Remove Duplicate Registers                                     ; On                 ; On                 ;
; Ignore CARRY Buffers                                           ; Off                ; Off                ;
; Ignore CASCADE Buffers                                         ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                          ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                      ; Off                ; Off                ;
; Ignore LCELL Buffers                                           ; Off                ; Off                ;
; Ignore SOFT Buffers                                            ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                 ; Off                ; Off                ;
; Optimization Technique                                         ; Balanced           ; Balanced           ;
; Carry Chain Length                                             ; 70                 ; 70                 ;
; Auto Carry Chains                                              ; On                 ; On                 ;
; Auto Open-Drain Pins                                           ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                          ; Off                ; Off                ;
; Auto ROM Replacement                                           ; On                 ; On                 ;
; Auto RAM Replacement                                           ; On                 ; On                 ;
; Auto DSP Block Replacement                                     ; On                 ; On                 ;
; Auto Shift Register Replacement                                ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                  ; On                 ; On                 ;
; Strict RAM Replacement                                         ; Off                ; Off                ;
; Allow Synchronous Control Signals                              ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                         ; Off                ; Off                ;
; Auto RAM Block Balancing                                       ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                              ; Off                ; Off                ;
; Auto Resource Sharing                                          ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                             ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                             ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                  ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing            ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives              ; Off                ; Off                ;
; Timing-Driven Synthesis                                        ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report             ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                             ; Off                ; Off                ;
; Synchronization Register Chain Length                          ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                              ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report       ; 100                ; 100                ;
; Number of Inverted Registers Reported in Synthesis Report      ; 100                ; 100                ;
; Clock MUX Protection                                           ; On                 ; On                 ;
; Auto Gated Clock Conversion                                    ; Off                ; Off                ;
; Block Design Naming                                            ; Auto               ; Auto               ;
; SDC constraint protection                                      ; Off                ; Off                ;
; Synthesis Effort                                               ; Auto               ; Auto               ;
; Allows Asynchronous Clear Usage For Shift Register Replacement ; On                 ; On                 ;
; Analysis & Synthesis Message Level                             ; Medium             ; Medium             ;
+----------------------------------------------------------------+--------------------+--------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                             ;
+----------------------------------+-----------------+------------------------------------+----------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                             ;
+----------------------------------+-----------------+------------------------------------+----------------------------------------------------------+
; Reg.vhd                          ; yes             ; User VHDL File                     ; E:/MIPS/Reg.vhd                                          ;
; L_Reg.bdf                        ; yes             ; User Block Diagram/Schematic File  ; E:/MIPS/L_Reg.bdf                                        ;
; MIPS.bdf                         ; yes             ; User Block Diagram/Schematic File  ; E:/MIPS/MIPS.bdf                                         ;
; lpm_bustri0.vhd                  ; yes             ; User Wizard-Generated File         ; E:/MIPS/lpm_bustri0.vhd                                  ;
; ALU.vhd                          ; yes             ; User VHDL File                     ; E:/MIPS/ALU.vhd                                          ;
; Reg_s.bdf                        ; yes             ; User Block Diagram/Schematic File  ; E:/MIPS/Reg_s.bdf                                        ;
; MUX31.vhd                        ; yes             ; User VHDL File                     ; E:/MIPS/MUX31.vhd                                        ;
; lpm_latch0.vhd                   ; yes             ; User Wizard-Generated File         ; E:/MIPS/lpm_latch0.vhd                                   ;
; Stmp.bdf                         ; yes             ; User Block Diagram/Schematic File  ; E:/MIPS/Stmp.bdf                                         ;
; Shift2.vhd                       ; yes             ; User VHDL File                     ; E:/MIPS/Shift2.vhd                                       ;
; Extend.vhd                       ; yes             ; User VHDL File                     ; E:/MIPS/Extend.vhd                                       ;
; lpm_mux0.vhd                     ; yes             ; User Wizard-Generated File         ; E:/MIPS/lpm_mux0.vhd                                     ;
; lpm_mux1.vhd                     ; yes             ; User Wizard-Generated File         ; E:/MIPS/lpm_mux1.vhd                                     ;
; lpm_mux2.vhd                     ; yes             ; User Wizard-Generated File         ; E:/MIPS/lpm_mux2.vhd                                     ;
; lpm_mux3.vhd                     ; yes             ; User Wizard-Generated File         ; E:/MIPS/lpm_mux3.vhd                                     ;
; ALUControl.vhd                   ; yes             ; User VHDL File                     ; E:/MIPS/ALUControl.vhd                                   ;
; Shiftto28.vhd                    ; yes             ; User VHDL File                     ; E:/MIPS/Shiftto28.vhd                                    ;
; Combine.vhd                      ; yes             ; User VHDL File                     ; E:/MIPS/Combine.vhd                                      ;
; lMemory.vhd                      ; yes             ; User Wizard-Generated File         ; E:/MIPS/lMemory.vhd                                      ;
; ul_c.vhd                         ; yes             ; User VHDL File                     ; E:/MIPS/ul_c.vhd                                         ;
; Translate.vhd                    ; yes             ; User VHDL File                     ; E:/MIPS/Translate.vhd                                    ;
; Memory.mif                       ; yes             ; User Memory Initialization File    ; E:/MIPS/Memory.mif                                       ;
; ADD.vhd                          ; yes             ; User VHDL File                     ; E:/MIPS/ADD.vhd                                          ;
; lpm_mux4.vhd                     ; yes             ; User Wizard-Generated File         ; E:/MIPS/lpm_mux4.vhd                                     ;
; lpm_mux5.vhd                     ; yes             ; User Wizard-Generated File         ; E:/MIPS/lpm_mux5.vhd                                     ;
; IsEqule.vhd                      ; yes             ; User VHDL File                     ; E:/MIPS/IsEqule.vhd                                      ;
; DMAControl.vhd                   ; yes             ; User VHDL File                     ; E:/MIPS/DMAControl.vhd                                   ;
; CounterReg.vhd                   ; yes             ; User VHDL File                     ; E:/MIPS/CounterReg.vhd                                   ;
; Combine32.vhd                    ; yes             ; User VHDL File                     ; E:/MIPS/Combine32.vhd                                    ;
; MFDMA.bdf                        ; yes             ; User Block Diagram/Schematic File  ; E:/MIPS/MFDMA.bdf                                        ;
; lpm_latch.tdf                    ; yes             ; Megafunction                       ; d:/quartus/libraries/megafunctions/lpm_latch.tdf         ;
; lpm_constant.inc                 ; yes             ; Megafunction                       ; d:/quartus/libraries/megafunctions/lpm_constant.inc      ;
; lpm_bustri.tdf                   ; yes             ; Megafunction                       ; d:/quartus/libraries/megafunctions/lpm_bustri.tdf        ;
; 74138.bdf                        ; yes             ; Megafunction                       ; d:/quartus/libraries/others/maxplus2/74138.bdf           ;
; LPM_MUX.tdf                      ; yes             ; Megafunction                       ; d:/quartus/libraries/megafunctions/LPM_MUX.tdf           ;
; aglobal90.inc                    ; yes             ; Megafunction                       ; d:/quartus/libraries/megafunctions/aglobal90.inc         ;
; muxlut.inc                       ; yes             ; Megafunction                       ; d:/quartus/libraries/megafunctions/muxlut.inc            ;
; bypassff.inc                     ; yes             ; Megafunction                       ; d:/quartus/libraries/megafunctions/bypassff.inc          ;
; altshift.inc                     ; yes             ; Megafunction                       ; d:/quartus/libraries/megafunctions/altshift.inc          ;
; db/mux_t7e.tdf                   ; yes             ; Auto-Generated Megafunction        ; E:/MIPS/db/mux_t7e.tdf                                   ;
; db/mux_v7e.tdf                   ; yes             ; Auto-Generated Megafunction        ; E:/MIPS/db/mux_v7e.tdf                                   ;
; db/mux_08e.tdf                   ; yes             ; Auto-Generated Megafunction        ; E:/MIPS/db/mux_08e.tdf                                   ;
; altsyncram.tdf                   ; yes             ; Megafunction                       ; d:/quartus/libraries/megafunctions/altsyncram.tdf        ;
; stratix_ram_block.inc            ; yes             ; Megafunction                       ; d:/quartus/libraries/megafunctions/stratix_ram_block.inc ;
; lpm_mux.inc                      ; yes             ; Megafunction                       ; d:/quartus/libraries/megafunctions/lpm_mux.inc           ;
; lpm_decode.inc                   ; yes             ; Megafunction                       ; d:/quartus/libraries/megafunctions/lpm_decode.inc        ;
; a_rdenreg.inc                    ; yes             ; Megafunction                       ; d:/quartus/libraries/megafunctions/a_rdenreg.inc         ;
; altrom.inc                       ; yes             ; Megafunction                       ; d:/quartus/libraries/megafunctions/altrom.inc            ;
; altram.inc                       ; yes             ; Megafunction                       ; d:/quartus/libraries/megafunctions/altram.inc            ;
; altdpram.inc                     ; yes             ; Megafunction                       ; d:/quartus/libraries/megafunctions/altdpram.inc          ;
; altqpram.inc                     ; yes             ; Megafunction                       ; d:/quartus/libraries/megafunctions/altqpram.inc          ;
; db/altsyncram_5tk1.tdf           ; yes             ; Auto-Generated Megafunction        ; E:/MIPS/db/altsyncram_5tk1.tdf                           ;
; db/altsyncram_04b2.tdf           ; yes             ; Auto-Generated Megafunction        ; E:/MIPS/db/altsyncram_04b2.tdf                           ;
; sld_mod_ram_rom.vhd              ; yes             ; Encrypted Megafunction             ; d:/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd   ;
; sld_rom_sr.vhd                   ; yes             ; Encrypted Megafunction             ; d:/quartus/libraries/megafunctions/sld_rom_sr.vhd        ;
; db/mux_96e.tdf                   ; yes             ; Auto-Generated Megafunction        ; E:/MIPS/db/mux_96e.tdf                                   ;
; db/mux_g6e.tdf                   ; yes             ; Auto-Generated Megafunction        ; E:/MIPS/db/mux_g6e.tdf                                   ;
; db/mux_d6e.tdf                   ; yes             ; Auto-Generated Megafunction        ; E:/MIPS/db/mux_d6e.tdf                                   ;
; sld_hub.vhd                      ; yes             ; Encrypted Megafunction             ; d:/quartus/libraries/megafunctions/sld_hub.vhd           ;
+----------------------------------+-----------------+------------------------------------+----------------------------------------------------------+


+-----------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                 ;
+---------------------------------------------+-------------------------------+
; Resource                                    ; Usage                         ;
+---------------------------------------------+-------------------------------+
; Estimated Total logic elements              ; 2,583                         ;
;                                             ;                               ;
; Total combinational functions               ; 1602                          ;
; Logic element usage by number of LUT inputs ;                               ;
;     -- 4 input functions                    ; 980                           ;
;     -- 3 input functions                    ; 512                           ;
;     -- <=2 input functions                  ; 110                           ;
;                                             ;                               ;
; Logic elements by mode                      ;                               ;
;     -- normal mode                          ; 1542                          ;
;     -- arithmetic mode                      ; 60                            ;
;                                             ;                               ;
; Total registers                             ; 1187                          ;
;     -- Dedicated logic registers            ; 1187                          ;
;     -- I/O registers                        ; 0                             ;
;                                             ;                               ;
; I/O pins                                    ; 83                            ;
; Total memory bits                           ; 8192                          ;
; Maximum fan-out node                        ; Reg_s:inst43|L_Reg:inst|inst5 ;
; Maximum fan-out                             ; 992                           ;
; Total fan-out                               ; 10161                         ;
; Average fan-out                             ; 3.39                          ;
+---------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                    ;
+------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                             ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                ; Library Name ;
+------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |MIPS                                                                  ; 1602 (19)         ; 1187 (0)     ; 8192        ; 0            ; 0       ; 0         ; 83   ; 0            ; |MIPS                                                                                                                                                              ; work         ;
;    |ALU:inst|                                                          ; 137 (137)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|ALU:inst                                                                                                                                                     ; work         ;
;    |ALUControl:inst26|                                                 ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|ALUControl:inst26                                                                                                                                            ; work         ;
;    |CounterReg:inst49|                                                 ; 32 (32)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|CounterReg:inst49                                                                                                                                            ; work         ;
;    |DMAControl:inst4|                                                  ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|DMAControl:inst4                                                                                                                                             ; work         ;
;    |MFDMA:inst29|                                                      ; 47 (0)            ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|MFDMA:inst29                                                                                                                                                 ; work         ;
;       |ADD:inst4|                                                      ; 31 (31)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|MFDMA:inst29|ADD:inst4                                                                                                                                       ; work         ;
;       |ADD:inst5|                                                      ; 8 (8)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|MFDMA:inst29|ADD:inst5                                                                                                                                       ; work         ;
;       |IsEqule:inst1|                                                  ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|MFDMA:inst29|IsEqule:inst1                                                                                                                                   ; work         ;
;    |Reg_s:inst43|                                                      ; 865 (2)           ; 992 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|Reg_s:inst43                                                                                                                                                 ; work         ;
;       |L_Reg:inst|                                                     ; 789 (754)         ; 992 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|Reg_s:inst43|L_Reg:inst                                                                                                                                      ; work         ;
;          |74138:inst115|                                               ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|Reg_s:inst43|L_Reg:inst|74138:inst115                                                                                                                        ; work         ;
;          |74138:inst1|                                                 ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|Reg_s:inst43|L_Reg:inst|74138:inst1                                                                                                                          ; work         ;
;          |74138:inst2|                                                 ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|Reg_s:inst43|L_Reg:inst|74138:inst2                                                                                                                          ; work         ;
;          |74138:inst3|                                                 ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|Reg_s:inst43|L_Reg:inst|74138:inst3                                                                                                                          ; work         ;
;          |74138:inst4|                                                 ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|Reg_s:inst43|L_Reg:inst|74138:inst4                                                                                                                          ; work         ;
;          |Reg:inst23|                                                  ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|Reg_s:inst43|L_Reg:inst|Reg:inst23                                                                                                                           ; work         ;
;          |Reg:inst24|                                                  ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|Reg_s:inst43|L_Reg:inst|Reg:inst24                                                                                                                           ; work         ;
;          |Reg:inst25|                                                  ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|Reg_s:inst43|L_Reg:inst|Reg:inst25                                                                                                                           ; work         ;
;          |Reg:inst26|                                                  ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|Reg_s:inst43|L_Reg:inst|Reg:inst26                                                                                                                           ; work         ;
;          |Reg:inst27|                                                  ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|Reg_s:inst43|L_Reg:inst|Reg:inst27                                                                                                                           ; work         ;
;          |Reg:inst28|                                                  ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|Reg_s:inst43|L_Reg:inst|Reg:inst28                                                                                                                           ; work         ;
;          |Reg:inst29|                                                  ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|Reg_s:inst43|L_Reg:inst|Reg:inst29                                                                                                                           ; work         ;
;          |Reg:inst30|                                                  ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|Reg_s:inst43|L_Reg:inst|Reg:inst30                                                                                                                           ; work         ;
;          |Reg:inst40|                                                  ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|Reg_s:inst43|L_Reg:inst|Reg:inst40                                                                                                                           ; work         ;
;          |Reg:inst41|                                                  ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|Reg_s:inst43|L_Reg:inst|Reg:inst41                                                                                                                           ; work         ;
;          |Reg:inst42|                                                  ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|Reg_s:inst43|L_Reg:inst|Reg:inst42                                                                                                                           ; work         ;
;          |Reg:inst43|                                                  ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|Reg_s:inst43|L_Reg:inst|Reg:inst43                                                                                                                           ; work         ;
;          |Reg:inst44|                                                  ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|Reg_s:inst43|L_Reg:inst|Reg:inst44                                                                                                                           ; work         ;
;          |Reg:inst45|                                                  ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|Reg_s:inst43|L_Reg:inst|Reg:inst45                                                                                                                           ; work         ;
;          |Reg:inst46|                                                  ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|Reg_s:inst43|L_Reg:inst|Reg:inst46                                                                                                                           ; work         ;
;          |Reg:inst47|                                                  ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|Reg_s:inst43|L_Reg:inst|Reg:inst47                                                                                                                           ; work         ;
;          |Reg:inst65|                                                  ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|Reg_s:inst43|L_Reg:inst|Reg:inst65                                                                                                                           ; work         ;
;          |Reg:inst66|                                                  ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|Reg_s:inst43|L_Reg:inst|Reg:inst66                                                                                                                           ; work         ;
;          |Reg:inst67|                                                  ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|Reg_s:inst43|L_Reg:inst|Reg:inst67                                                                                                                           ; work         ;
;          |Reg:inst68|                                                  ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|Reg_s:inst43|L_Reg:inst|Reg:inst68                                                                                                                           ; work         ;
;          |Reg:inst69|                                                  ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|Reg_s:inst43|L_Reg:inst|Reg:inst69                                                                                                                           ; work         ;
;          |Reg:inst70|                                                  ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|Reg_s:inst43|L_Reg:inst|Reg:inst70                                                                                                                           ; work         ;
;          |Reg:inst71|                                                  ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|Reg_s:inst43|L_Reg:inst|Reg:inst71                                                                                                                           ; work         ;
;          |Reg:inst72|                                                  ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|Reg_s:inst43|L_Reg:inst|Reg:inst72                                                                                                                           ; work         ;
;          |Reg:inst91|                                                  ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|Reg_s:inst43|L_Reg:inst|Reg:inst91                                                                                                                           ; work         ;
;          |Reg:inst92|                                                  ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|Reg_s:inst43|L_Reg:inst|Reg:inst92                                                                                                                           ; work         ;
;          |Reg:inst93|                                                  ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|Reg_s:inst43|L_Reg:inst|Reg:inst93                                                                                                                           ; work         ;
;          |Reg:inst94|                                                  ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|Reg_s:inst43|L_Reg:inst|Reg:inst94                                                                                                                           ; work         ;
;          |Reg:inst95|                                                  ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|Reg_s:inst43|L_Reg:inst|Reg:inst95                                                                                                                           ; work         ;
;          |Reg:inst96|                                                  ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|Reg_s:inst43|L_Reg:inst|Reg:inst96                                                                                                                           ; work         ;
;          |Reg:inst97|                                                  ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|Reg_s:inst43|L_Reg:inst|Reg:inst97                                                                                                                           ; work         ;
;       |MUX31:inst1|                                                    ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|Reg_s:inst43|MUX31:inst1                                                                                                                                     ; work         ;
;       |lpm_latch0:inst4|                                               ; 32 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|Reg_s:inst43|lpm_latch0:inst4                                                                                                                                ; work         ;
;          |lpm_latch:lpm_latch_component|                               ; 32 (32)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|Reg_s:inst43|lpm_latch0:inst4|lpm_latch:lpm_latch_component                                                                                                  ; work         ;
;       |lpm_latch0:inst5|                                               ; 32 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|Reg_s:inst43|lpm_latch0:inst5                                                                                                                                ; work         ;
;          |lpm_latch:lpm_latch_component|                               ; 32 (32)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|Reg_s:inst43|lpm_latch0:inst5|lpm_latch:lpm_latch_component                                                                                                  ; work         ;
;    |Stmp:inst3|                                                        ; 4 (4)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|Stmp:inst3                                                                                                                                                   ; work         ;
;    |lMemory:inst5|                                                     ; 79 (0)            ; 60 (0)       ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|lMemory:inst5                                                                                                                                                ; work         ;
;       |altsyncram:altsyncram_component|                                ; 79 (0)            ; 60 (0)       ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|lMemory:inst5|altsyncram:altsyncram_component                                                                                                                ; work         ;
;          |altsyncram_5tk1:auto_generated|                              ; 79 (0)            ; 60 (0)       ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|lMemory:inst5|altsyncram:altsyncram_component|altsyncram_5tk1:auto_generated                                                                                 ; work         ;
;             |altsyncram_04b2:altsyncram1|                              ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|lMemory:inst5|altsyncram:altsyncram_component|altsyncram_5tk1:auto_generated|altsyncram_04b2:altsyncram1                                                     ; work         ;
;             |sld_mod_ram_rom:mgl_prim2|                                ; 79 (62)           ; 60 (52)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|lMemory:inst5|altsyncram:altsyncram_component|altsyncram_5tk1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                       ; work         ;
;                |sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr| ; 17 (17)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|lMemory:inst5|altsyncram:altsyncram_component|altsyncram_5tk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr ; work         ;
;    |lpm_latch0:inst1|                                                  ; 32 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|lpm_latch0:inst1                                                                                                                                             ; work         ;
;       |lpm_latch:lpm_latch_component|                                  ; 32 (32)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|lpm_latch0:inst1|lpm_latch:lpm_latch_component                                                                                                               ; work         ;
;    |lpm_latch0:inst24|                                                 ; 32 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|lpm_latch0:inst24                                                                                                                                            ; work         ;
;       |lpm_latch:lpm_latch_component|                                  ; 32 (32)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|lpm_latch0:inst24|lpm_latch:lpm_latch_component                                                                                                              ; work         ;
;    |lpm_latch0:inst25|                                                 ; 32 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|lpm_latch0:inst25                                                                                                                                            ; work         ;
;       |lpm_latch:lpm_latch_component|                                  ; 32 (32)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|lpm_latch0:inst25|lpm_latch:lpm_latch_component                                                                                                              ; work         ;
;    |lpm_mux0:inst14|                                                   ; 39 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|lpm_mux0:inst14                                                                                                                                              ; work         ;
;       |lpm_mux:lpm_mux_component|                                      ; 39 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|lpm_mux0:inst14|lpm_mux:lpm_mux_component                                                                                                                    ; work         ;
;          |mux_08e:auto_generated|                                      ; 39 (39)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|lpm_mux0:inst14|lpm_mux:lpm_mux_component|mux_08e:auto_generated                                                                                             ; work         ;
;    |lpm_mux1:inst16|                                                   ; 32 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|lpm_mux1:inst16                                                                                                                                              ; work         ;
;       |lpm_mux:lpm_mux_component|                                      ; 32 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|lpm_mux1:inst16|lpm_mux:lpm_mux_component                                                                                                                    ; work         ;
;          |mux_t7e:auto_generated|                                      ; 32 (32)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|lpm_mux1:inst16|lpm_mux:lpm_mux_component|mux_t7e:auto_generated                                                                                             ; work         ;
;    |lpm_mux1:inst19|                                                   ; 32 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|lpm_mux1:inst19                                                                                                                                              ; work         ;
;       |lpm_mux:lpm_mux_component|                                      ; 32 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|lpm_mux1:inst19|lpm_mux:lpm_mux_component                                                                                                                    ; work         ;
;          |mux_t7e:auto_generated|                                      ; 32 (32)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|lpm_mux1:inst19|lpm_mux:lpm_mux_component|mux_t7e:auto_generated                                                                                             ; work         ;
;    |lpm_mux1:inst31|                                                   ; 32 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|lpm_mux1:inst31                                                                                                                                              ; work         ;
;       |lpm_mux:lpm_mux_component|                                      ; 32 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|lpm_mux1:inst31|lpm_mux:lpm_mux_component                                                                                                                    ; work         ;
;          |mux_t7e:auto_generated|                                      ; 32 (32)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|lpm_mux1:inst31|lpm_mux:lpm_mux_component|mux_t7e:auto_generated                                                                                             ; work         ;
;    |lpm_mux3:inst23|                                                   ; 42 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|lpm_mux3:inst23                                                                                                                                              ; work         ;
;       |lpm_mux:lpm_mux_component|                                      ; 42 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|lpm_mux3:inst23|lpm_mux:lpm_mux_component                                                                                                                    ; work         ;
;          |mux_v7e:auto_generated|                                      ; 42 (42)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|lpm_mux3:inst23|lpm_mux:lpm_mux_component|mux_v7e:auto_generated                                                                                             ; work         ;
;    |lpm_mux4:inst45|                                                   ; 24 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|lpm_mux4:inst45                                                                                                                                              ; work         ;
;       |lpm_mux:lpm_mux_component|                                      ; 24 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|lpm_mux4:inst45|lpm_mux:lpm_mux_component                                                                                                                    ; work         ;
;          |mux_g6e:auto_generated|                                      ; 24 (24)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|lpm_mux4:inst45|lpm_mux:lpm_mux_component|mux_g6e:auto_generated                                                                                             ; work         ;
;    |sld_hub:sld_hub_inst|                                              ; 92 (55)           ; 64 (36)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_hub:sld_hub_inst                                                                                                                                         ; work         ;
;       |sld_rom_sr:hub_info_reg|                                        ; 20 (20)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                 ; work         ;
;       |sld_shadow_jsm:shadow_jsm|                                      ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                               ; work         ;
;    |ul_c:inst57|                                                       ; 23 (23)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|ul_c:inst57                                                                                                                                                  ; work         ;
+------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+------+------------+
; Name                                                                                                                ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF        ;
+---------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+------+------------+
; lMemory:inst5|altsyncram:altsyncram_component|altsyncram_5tk1:auto_generated|altsyncram_04b2:altsyncram1|ALTSYNCRAM ; AUTO ; True Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192 ; Memory.mif ;
+---------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+------+------------+


+------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                    ;
+-------------------------------------------------------------------------+---------------------+------------------------+
; Latch Name                                                              ; Latch Enable Signal ; Free of Timing Hazards ;
+-------------------------------------------------------------------------+---------------------+------------------------+
; lpm_latch0:inst1|lpm_latch:lpm_latch_component|latches[31]              ; ul_c:inst57|Q[11]   ; yes                    ;
; lpm_latch0:inst1|lpm_latch:lpm_latch_component|latches[30]              ; ul_c:inst57|Q[11]   ; yes                    ;
; lpm_latch0:inst1|lpm_latch:lpm_latch_component|latches[29]              ; ul_c:inst57|Q[11]   ; yes                    ;
; lpm_latch0:inst1|lpm_latch:lpm_latch_component|latches[28]              ; ul_c:inst57|Q[11]   ; yes                    ;
; lpm_latch0:inst1|lpm_latch:lpm_latch_component|latches[27]              ; ul_c:inst57|Q[11]   ; yes                    ;
; lpm_latch0:inst1|lpm_latch:lpm_latch_component|latches[26]              ; ul_c:inst57|Q[11]   ; yes                    ;
; lpm_latch0:inst1|lpm_latch:lpm_latch_component|latches[25]              ; ul_c:inst57|Q[11]   ; yes                    ;
; lpm_latch0:inst1|lpm_latch:lpm_latch_component|latches[24]              ; ul_c:inst57|Q[11]   ; yes                    ;
; lpm_latch0:inst1|lpm_latch:lpm_latch_component|latches[23]              ; ul_c:inst57|Q[11]   ; yes                    ;
; lpm_latch0:inst1|lpm_latch:lpm_latch_component|latches[22]              ; ul_c:inst57|Q[11]   ; yes                    ;
; lpm_latch0:inst1|lpm_latch:lpm_latch_component|latches[21]              ; ul_c:inst57|Q[11]   ; yes                    ;
; lpm_latch0:inst1|lpm_latch:lpm_latch_component|latches[20]              ; ul_c:inst57|Q[11]   ; yes                    ;
; lpm_latch0:inst1|lpm_latch:lpm_latch_component|latches[19]              ; ul_c:inst57|Q[11]   ; yes                    ;
; lpm_latch0:inst1|lpm_latch:lpm_latch_component|latches[18]              ; ul_c:inst57|Q[11]   ; yes                    ;
; lpm_latch0:inst1|lpm_latch:lpm_latch_component|latches[17]              ; ul_c:inst57|Q[11]   ; yes                    ;
; lpm_latch0:inst1|lpm_latch:lpm_latch_component|latches[16]              ; ul_c:inst57|Q[11]   ; yes                    ;
; lpm_latch0:inst1|lpm_latch:lpm_latch_component|latches[15]              ; ul_c:inst57|Q[11]   ; yes                    ;
; lpm_latch0:inst1|lpm_latch:lpm_latch_component|latches[14]              ; ul_c:inst57|Q[11]   ; yes                    ;
; lpm_latch0:inst1|lpm_latch:lpm_latch_component|latches[13]              ; ul_c:inst57|Q[11]   ; yes                    ;
; lpm_latch0:inst1|lpm_latch:lpm_latch_component|latches[12]              ; ul_c:inst57|Q[11]   ; yes                    ;
; lpm_latch0:inst1|lpm_latch:lpm_latch_component|latches[11]              ; ul_c:inst57|Q[11]   ; yes                    ;
; lpm_latch0:inst1|lpm_latch:lpm_latch_component|latches[10]              ; ul_c:inst57|Q[11]   ; yes                    ;
; lpm_latch0:inst1|lpm_latch:lpm_latch_component|latches[9]               ; ul_c:inst57|Q[11]   ; yes                    ;
; lpm_latch0:inst1|lpm_latch:lpm_latch_component|latches[8]               ; ul_c:inst57|Q[11]   ; yes                    ;
; lpm_latch0:inst1|lpm_latch:lpm_latch_component|latches[7]               ; ul_c:inst57|Q[11]   ; yes                    ;
; lpm_latch0:inst1|lpm_latch:lpm_latch_component|latches[6]               ; ul_c:inst57|Q[11]   ; yes                    ;
; lpm_latch0:inst1|lpm_latch:lpm_latch_component|latches[5]               ; ul_c:inst57|Q[11]   ; yes                    ;
; lpm_latch0:inst1|lpm_latch:lpm_latch_component|latches[4]               ; ul_c:inst57|Q[11]   ; yes                    ;
; lpm_latch0:inst1|lpm_latch:lpm_latch_component|latches[3]               ; ul_c:inst57|Q[11]   ; yes                    ;
; lpm_latch0:inst1|lpm_latch:lpm_latch_component|latches[2]               ; ul_c:inst57|Q[11]   ; yes                    ;
; lpm_latch0:inst1|lpm_latch:lpm_latch_component|latches[1]               ; ul_c:inst57|Q[11]   ; yes                    ;
; lpm_latch0:inst1|lpm_latch:lpm_latch_component|latches[0]               ; ul_c:inst57|Q[11]   ; yes                    ;
; Reg_s:inst43|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[31] ; Reg_s:inst43|inst3  ; yes                    ;
; Reg_s:inst43|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[31] ; Reg_s:inst43|inst2  ; yes                    ;
; Reg_s:inst43|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[30] ; Reg_s:inst43|inst3  ; yes                    ;
; Reg_s:inst43|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[30] ; Reg_s:inst43|inst2  ; yes                    ;
; Reg_s:inst43|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[29] ; Reg_s:inst43|inst3  ; yes                    ;
; Reg_s:inst43|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[29] ; Reg_s:inst43|inst2  ; yes                    ;
; Reg_s:inst43|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[28] ; Reg_s:inst43|inst3  ; yes                    ;
; Reg_s:inst43|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[28] ; Reg_s:inst43|inst2  ; yes                    ;
; Reg_s:inst43|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[27] ; Reg_s:inst43|inst3  ; yes                    ;
; Reg_s:inst43|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[27] ; Reg_s:inst43|inst2  ; yes                    ;
; Reg_s:inst43|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[26] ; Reg_s:inst43|inst3  ; yes                    ;
; Reg_s:inst43|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[26] ; Reg_s:inst43|inst2  ; yes                    ;
; Reg_s:inst43|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[25] ; Reg_s:inst43|inst3  ; yes                    ;
; Reg_s:inst43|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[25] ; Reg_s:inst43|inst2  ; yes                    ;
; Reg_s:inst43|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[24] ; Reg_s:inst43|inst3  ; yes                    ;
; Reg_s:inst43|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[24] ; Reg_s:inst43|inst2  ; yes                    ;
; Reg_s:inst43|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[23] ; Reg_s:inst43|inst3  ; yes                    ;
; Reg_s:inst43|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[23] ; Reg_s:inst43|inst2  ; yes                    ;
; Reg_s:inst43|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[22] ; Reg_s:inst43|inst3  ; yes                    ;
; Reg_s:inst43|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[22] ; Reg_s:inst43|inst2  ; yes                    ;
; Reg_s:inst43|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[21] ; Reg_s:inst43|inst3  ; yes                    ;
; Reg_s:inst43|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[21] ; Reg_s:inst43|inst2  ; yes                    ;
; Reg_s:inst43|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[20] ; Reg_s:inst43|inst3  ; yes                    ;
; Reg_s:inst43|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[20] ; Reg_s:inst43|inst2  ; yes                    ;
; Reg_s:inst43|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[19] ; Reg_s:inst43|inst3  ; yes                    ;
; Reg_s:inst43|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[19] ; Reg_s:inst43|inst2  ; yes                    ;
; Reg_s:inst43|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[18] ; Reg_s:inst43|inst3  ; yes                    ;
; Reg_s:inst43|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[18] ; Reg_s:inst43|inst2  ; yes                    ;
; Reg_s:inst43|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[17] ; Reg_s:inst43|inst3  ; yes                    ;
; Reg_s:inst43|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[17] ; Reg_s:inst43|inst2  ; yes                    ;
; Reg_s:inst43|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[16] ; Reg_s:inst43|inst3  ; yes                    ;
; Reg_s:inst43|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[16] ; Reg_s:inst43|inst2  ; yes                    ;
; Reg_s:inst43|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[15] ; Reg_s:inst43|inst3  ; yes                    ;
; Reg_s:inst43|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[15] ; Reg_s:inst43|inst2  ; yes                    ;
; Reg_s:inst43|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[14] ; Reg_s:inst43|inst3  ; yes                    ;
; Reg_s:inst43|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[14] ; Reg_s:inst43|inst2  ; yes                    ;
; Reg_s:inst43|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[13] ; Reg_s:inst43|inst3  ; yes                    ;
; Reg_s:inst43|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[13] ; Reg_s:inst43|inst2  ; yes                    ;
; Reg_s:inst43|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[12] ; Reg_s:inst43|inst3  ; yes                    ;
; Reg_s:inst43|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[12] ; Reg_s:inst43|inst2  ; yes                    ;
; Reg_s:inst43|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[11] ; Reg_s:inst43|inst3  ; yes                    ;
; Reg_s:inst43|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[11] ; Reg_s:inst43|inst2  ; yes                    ;
; Reg_s:inst43|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[10] ; Reg_s:inst43|inst3  ; yes                    ;
; Reg_s:inst43|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[10] ; Reg_s:inst43|inst2  ; yes                    ;
; Reg_s:inst43|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[9]  ; Reg_s:inst43|inst3  ; yes                    ;
; Reg_s:inst43|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[9]  ; Reg_s:inst43|inst2  ; yes                    ;
; Reg_s:inst43|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[8]  ; Reg_s:inst43|inst3  ; yes                    ;
; Reg_s:inst43|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[8]  ; Reg_s:inst43|inst2  ; yes                    ;
; Reg_s:inst43|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[7]  ; Reg_s:inst43|inst3  ; yes                    ;
; Reg_s:inst43|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[7]  ; Reg_s:inst43|inst2  ; yes                    ;
; Reg_s:inst43|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[6]  ; Reg_s:inst43|inst3  ; yes                    ;
; Reg_s:inst43|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[6]  ; Reg_s:inst43|inst2  ; yes                    ;
; Reg_s:inst43|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[5]  ; Reg_s:inst43|inst3  ; yes                    ;
; Reg_s:inst43|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[5]  ; Reg_s:inst43|inst2  ; yes                    ;
; Reg_s:inst43|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[4]  ; Reg_s:inst43|inst3  ; yes                    ;
; Reg_s:inst43|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[4]  ; Reg_s:inst43|inst2  ; yes                    ;
; Reg_s:inst43|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[3]  ; Reg_s:inst43|inst3  ; yes                    ;
; Reg_s:inst43|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[3]  ; Reg_s:inst43|inst2  ; yes                    ;
; Reg_s:inst43|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[2]  ; Reg_s:inst43|inst3  ; yes                    ;
; Reg_s:inst43|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[2]  ; Reg_s:inst43|inst2  ; yes                    ;
; Reg_s:inst43|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[1]  ; Reg_s:inst43|inst3  ; yes                    ;
; Reg_s:inst43|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[1]  ; Reg_s:inst43|inst2  ; yes                    ;
; Reg_s:inst43|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[0]  ; Reg_s:inst43|inst3  ; yes                    ;
; Reg_s:inst43|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[0]  ; Reg_s:inst43|inst2  ; yes                    ;
; lpm_latch0:inst25|lpm_latch:lpm_latch_component|latches[31]             ; inst6               ; yes                    ;
; lpm_latch0:inst25|lpm_latch:lpm_latch_component|latches[30]             ; inst6               ; yes                    ;
; lpm_latch0:inst25|lpm_latch:lpm_latch_component|latches[29]             ; inst6               ; yes                    ;
; lpm_latch0:inst25|lpm_latch:lpm_latch_component|latches[28]             ; inst6               ; yes                    ;
; Number of user-specified and inferred latches = 160                     ;                     ;                        ;
+-------------------------------------------------------------------------+---------------------+------------------------+
Table restricted to first 100 entries. Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+--------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                   ;
+---------------------------------------------+----------------------------------------+
; Register name                               ; Reason for Removal                     ;
+---------------------------------------------+----------------------------------------+
; Reg_s:inst43|L_Reg:inst|Reg:inst90|q[0..31] ; Stuck at GND due to stuck port clock   ;
; MFDMA:inst29|ADD:inst4|first                ; Stuck at VCC due to stuck port data_in ;
; MFDMA:inst29|ADD:inst5|first                ; Stuck at VCC due to stuck port data_in ;
; ul_c:inst57|Q[2]                            ; Merged with ul_c:inst57|Q[11]          ;
; ul_c:inst57|Q[0,4]                          ; Merged with ul_c:inst57|Q[9]           ;
; Total Number of Removed Registers = 37      ;                                        ;
+---------------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1187  ;
; Number of registers using Synchronous Clear  ; 20    ;
; Number of registers using Synchronous Load   ; 9     ;
; Number of registers using Asynchronous Clear ; 92    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1104  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; sld_hub:sld_hub_inst|tdo               ; 2       ;
; Total number of inverted registers = 1 ;         ;
+----------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |MIPS|lMemory:inst5|altsyncram:altsyncram_component|altsyncram_5tk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]                                                  ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |MIPS|lMemory:inst5|altsyncram:altsyncram_component|altsyncram_5tk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3] ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |MIPS|ul_c:inst57|Q[11]                                                                                                                                                            ;
; 7:1                ; 6 bits    ; 24 LEs        ; 18 LEs               ; 6 LEs                  ; Yes        ; |MIPS|ul_c:inst57|Q[16]                                                                                                                                                            ;
; 7:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |MIPS|ul_c:inst57|Q[14]                                                                                                                                                            ;
; 7:1                ; 4 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; Yes        ; |MIPS|ul_c:inst57|Q[13]                                                                                                                                                            ;
; 16:1               ; 4 bits    ; 40 LEs        ; 16 LEs               ; 24 LEs                 ; Yes        ; |MIPS|lMemory:inst5|altsyncram:altsyncram_component|altsyncram_5tk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[3]      ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |MIPS|ALUControl:inst26|Mux3                                                                                                                                                       ;
; 3:1                ; 20 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; No         ; |MIPS|lpm_mux3:inst23|lpm_mux:lpm_mux_component|mux_v7e:auto_generated|result_node[15]                                                                                             ;
; 3:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |MIPS|lpm_mux3:inst23|lpm_mux:lpm_mux_component|mux_v7e:auto_generated|result_node[16]                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |MIPS|lpm_mux4:inst45|lpm_mux:lpm_mux_component|mux_g6e:auto_generated|result_node[7]                                                                                              ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |MIPS|Reg_s:inst43|MUX31:inst1|COUT[4]                                                                                                                                             ;
; 63:1               ; 32 bits   ; 1344 LEs      ; 128 LEs              ; 1216 LEs               ; No         ; |MIPS|ALU:inst|Mux0                                                                                                                                                                ;
; 128:1              ; 32 bits   ; 2720 LEs      ; 736 LEs              ; 1984 LEs               ; No         ; |MIPS|Reg_s:inst43|L_Reg:inst|gdfx_temp0[11]                                                                                                                                       ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |MIPS|sld_hub:sld_hub_inst|irf_reg[1][0]                                                                                                                                           ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |MIPS|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                 ;
; 6:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |MIPS|sld_hub:sld_hub_inst|irsr_reg[2]                                                                                                                                             ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |MIPS|sld_hub:sld_hub_inst|shadow_irf_reg[1][0]                                                                                                                                    ;
; 20:1               ; 4 bits    ; 52 LEs        ; 32 LEs               ; 20 LEs                 ; Yes        ; |MIPS|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lMemory:inst5|altsyncram:altsyncram_component|altsyncram_5tk1:auto_generated|altsyncram_04b2:altsyncram1 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lMemory:inst5|altsyncram:altsyncram_component|altsyncram_5tk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr ;
+----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment           ; Value ; From ; To                                                                                                                                            ;
+----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_ROM_RECOGNITION ; OFF   ; -    ; -                                                                                                                                             ;
+----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_hub:sld_hub_inst           ;
+------------------------------+-------+------+---------+
; Assignment                   ; Value ; From ; To      ;
+------------------------------+-------+------+---------+
; IGNORE_LCELL_BUFFERS         ; OFF   ; -    ; -       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; OFF   ; -    ; -       ;
; NOT_GATE_PUSH_BACK           ; OFF   ; -    ; clr_reg ;
; POWER_UP_LEVEL               ; LOW   ; -    ; clr_reg ;
+------------------------------+-------+------+---------+


+---------------------------------------------------------------------+
; Source assignments for sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg ;
+----------------------+-------+------+-------------------------------+
; Assignment           ; Value ; From ; To                            ;
+----------------------+-------+------+-------------------------------+
; AUTO_ROM_RECOGNITION ; OFF   ; -    ; -                             ;
+----------------------+-------+------+-------------------------------+


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_latch0:inst1|lpm_latch:lpm_latch_component ;
+----------------+--------+-------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                              ;
+----------------+--------+-------------------------------------------------------------------+
; LPM_WIDTH      ; 32     ; Signed Integer                                                    ;
; LPM_AVALUE     ; UNUSED ; Untyped                                                           ;
+----------------+--------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Reg_s:inst43|lpm_latch0:inst4|lpm_latch:lpm_latch_component ;
+----------------+--------+--------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                           ;
+----------------+--------+--------------------------------------------------------------------------------+
; LPM_WIDTH      ; 32     ; Signed Integer                                                                 ;
; LPM_AVALUE     ; UNUSED ; Untyped                                                                        ;
+----------------+--------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Reg_s:inst43|L_Reg:inst|lpm_bustri0:inst17|lpm_bustri:lpm_bustri_component ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; LPM_WIDTH      ; 32    ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Reg_s:inst43|L_Reg:inst|lpm_bustri0:inst18|lpm_bustri:lpm_bustri_component ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; LPM_WIDTH      ; 32    ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Reg_s:inst43|L_Reg:inst|lpm_bustri0:inst19|lpm_bustri:lpm_bustri_component ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; LPM_WIDTH      ; 32    ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Reg_s:inst43|L_Reg:inst|lpm_bustri0:inst49|lpm_bustri:lpm_bustri_component ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; LPM_WIDTH      ; 32    ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Reg_s:inst43|L_Reg:inst|lpm_bustri0:inst50|lpm_bustri:lpm_bustri_component ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; LPM_WIDTH      ; 32    ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Reg_s:inst43|L_Reg:inst|lpm_bustri0:inst55|lpm_bustri:lpm_bustri_component ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; LPM_WIDTH      ; 32    ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Reg_s:inst43|L_Reg:inst|lpm_bustri0:inst51|lpm_bustri:lpm_bustri_component ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; LPM_WIDTH      ; 32    ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Reg_s:inst43|L_Reg:inst|lpm_bustri0:inst48|lpm_bustri:lpm_bustri_component ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; LPM_WIDTH      ; 32    ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Reg_s:inst43|L_Reg:inst|lpm_bustri0:inst52|lpm_bustri:lpm_bustri_component ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; LPM_WIDTH      ; 32    ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Reg_s:inst43|L_Reg:inst|lpm_bustri0:inst53|lpm_bustri:lpm_bustri_component ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; LPM_WIDTH      ; 32    ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Reg_s:inst43|L_Reg:inst|lpm_bustri0:inst54|lpm_bustri:lpm_bustri_component ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; LPM_WIDTH      ; 32    ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Reg_s:inst43|L_Reg:inst|lpm_bustri0:inst80|lpm_bustri:lpm_bustri_component ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; LPM_WIDTH      ; 32    ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Reg_s:inst43|L_Reg:inst|lpm_bustri0:inst76|lpm_bustri:lpm_bustri_component ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; LPM_WIDTH      ; 32    ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Reg_s:inst43|L_Reg:inst|lpm_bustri0:inst75|lpm_bustri:lpm_bustri_component ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; LPM_WIDTH      ; 32    ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Reg_s:inst43|L_Reg:inst|lpm_bustri0:inst74|lpm_bustri:lpm_bustri_component ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; LPM_WIDTH      ; 32    ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Reg_s:inst43|L_Reg:inst|lpm_bustri0:inst73|lpm_bustri:lpm_bustri_component ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; LPM_WIDTH      ; 32    ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Reg_s:inst43|L_Reg:inst|lpm_bustri0:inst105|lpm_bustri:lpm_bustri_component ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; LPM_WIDTH      ; 32    ; Signed Integer                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Reg_s:inst43|L_Reg:inst|lpm_bustri0:inst101|lpm_bustri:lpm_bustri_component ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; LPM_WIDTH      ; 32    ; Signed Integer                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Reg_s:inst43|L_Reg:inst|lpm_bustri0:inst100|lpm_bustri:lpm_bustri_component ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; LPM_WIDTH      ; 32    ; Signed Integer                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Reg_s:inst43|L_Reg:inst|lpm_bustri0:inst99|lpm_bustri:lpm_bustri_component ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; LPM_WIDTH      ; 32    ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Reg_s:inst43|L_Reg:inst|lpm_bustri0:inst98|lpm_bustri:lpm_bustri_component ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; LPM_WIDTH      ; 32    ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Reg_s:inst43|L_Reg:inst|lpm_bustri0:inst104|lpm_bustri:lpm_bustri_component ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; LPM_WIDTH      ; 32    ; Signed Integer                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Reg_s:inst43|L_Reg:inst|lpm_bustri0:inst103|lpm_bustri:lpm_bustri_component ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; LPM_WIDTH      ; 32    ; Signed Integer                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Reg_s:inst43|L_Reg:inst|lpm_bustri0:inst102|lpm_bustri:lpm_bustri_component ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; LPM_WIDTH      ; 32    ; Signed Integer                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Reg_s:inst43|L_Reg:inst|lpm_bustri0:inst79|lpm_bustri:lpm_bustri_component ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; LPM_WIDTH      ; 32    ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Reg_s:inst43|L_Reg:inst|lpm_bustri0:inst78|lpm_bustri:lpm_bustri_component ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; LPM_WIDTH      ; 32    ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Reg_s:inst43|L_Reg:inst|lpm_bustri0:inst77|lpm_bustri:lpm_bustri_component ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; LPM_WIDTH      ; 32    ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Reg_s:inst43|L_Reg:inst|lpm_bustri0:inst14|lpm_bustri:lpm_bustri_component ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; LPM_WIDTH      ; 32    ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Reg_s:inst43|L_Reg:inst|lpm_bustri0:inst15|lpm_bustri:lpm_bustri_component ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; LPM_WIDTH      ; 32    ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Reg_s:inst43|L_Reg:inst|lpm_bustri0:inst16|lpm_bustri:lpm_bustri_component ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; LPM_WIDTH      ; 32    ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Reg_s:inst43|L_Reg:inst|lpm_bustri0:inst20|lpm_bustri:lpm_bustri_component ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; LPM_WIDTH      ; 32    ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Reg_s:inst43|L_Reg:inst|lpm_bustri0:inst13|lpm_bustri:lpm_bustri_component ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; LPM_WIDTH      ; 32    ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Reg_s:inst43|lpm_latch0:inst5|lpm_latch:lpm_latch_component ;
+----------------+--------+--------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                           ;
+----------------+--------+--------------------------------------------------------------------------------+
; LPM_WIDTH      ; 32     ; Signed Integer                                                                 ;
; LPM_AVALUE     ; UNUSED ; Untyped                                                                        ;
+----------------+--------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_mux1:inst19|LPM_MUX:lpm_mux_component ;
+------------------------+-------------+-------------------------------------------------+
; Parameter Name         ; Value       ; Type                                            ;
+------------------------+-------------+-------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                  ;
; LPM_WIDTH              ; 32          ; Signed Integer                                  ;
; LPM_SIZE               ; 2           ; Signed Integer                                  ;
; LPM_WIDTHS             ; 1           ; Signed Integer                                  ;
; LPM_PIPELINE           ; 0           ; Signed Integer                                  ;
; CBXI_PARAMETER         ; mux_t7e     ; Untyped                                         ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                         ;
+------------------------+-------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_mux1:inst20|LPM_MUX:lpm_mux_component ;
+------------------------+-------------+-------------------------------------------------+
; Parameter Name         ; Value       ; Type                                            ;
+------------------------+-------------+-------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                  ;
; LPM_WIDTH              ; 32          ; Signed Integer                                  ;
; LPM_SIZE               ; 2           ; Signed Integer                                  ;
; LPM_WIDTHS             ; 1           ; Signed Integer                                  ;
; LPM_PIPELINE           ; 0           ; Signed Integer                                  ;
; CBXI_PARAMETER         ; mux_t7e     ; Untyped                                         ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                         ;
+------------------------+-------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_latch0:inst24|lpm_latch:lpm_latch_component ;
+----------------+--------+--------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                               ;
+----------------+--------+--------------------------------------------------------------------+
; LPM_WIDTH      ; 32     ; Signed Integer                                                     ;
; LPM_AVALUE     ; UNUSED ; Untyped                                                            ;
+----------------+--------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_mux1:inst16|LPM_MUX:lpm_mux_component ;
+------------------------+-------------+-------------------------------------------------+
; Parameter Name         ; Value       ; Type                                            ;
+------------------------+-------------+-------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                  ;
; LPM_WIDTH              ; 32          ; Signed Integer                                  ;
; LPM_SIZE               ; 2           ; Signed Integer                                  ;
; LPM_WIDTHS             ; 1           ; Signed Integer                                  ;
; LPM_PIPELINE           ; 0           ; Signed Integer                                  ;
; CBXI_PARAMETER         ; mux_t7e     ; Untyped                                         ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                         ;
+------------------------+-------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_latch0:inst25|lpm_latch:lpm_latch_component ;
+----------------+--------+--------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                               ;
+----------------+--------+--------------------------------------------------------------------+
; LPM_WIDTH      ; 32     ; Signed Integer                                                     ;
; LPM_AVALUE     ; UNUSED ; Untyped                                                            ;
+----------------+--------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_mux3:inst23|LPM_MUX:lpm_mux_component ;
+------------------------+-------------+-------------------------------------------------+
; Parameter Name         ; Value       ; Type                                            ;
+------------------------+-------------+-------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                  ;
; LPM_WIDTH              ; 32          ; Signed Integer                                  ;
; LPM_SIZE               ; 3           ; Signed Integer                                  ;
; LPM_WIDTHS             ; 2           ; Signed Integer                                  ;
; LPM_PIPELINE           ; 0           ; Signed Integer                                  ;
; CBXI_PARAMETER         ; mux_v7e     ; Untyped                                         ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                         ;
+------------------------+-------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_mux0:inst14|LPM_MUX:lpm_mux_component ;
+------------------------+-------------+-------------------------------------------------+
; Parameter Name         ; Value       ; Type                                            ;
+------------------------+-------------+-------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                  ;
; LPM_WIDTH              ; 32          ; Signed Integer                                  ;
; LPM_SIZE               ; 4           ; Signed Integer                                  ;
; LPM_WIDTHS             ; 2           ; Signed Integer                                  ;
; LPM_PIPELINE           ; 0           ; Signed Integer                                  ;
; CBXI_PARAMETER         ; mux_08e     ; Untyped                                         ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                         ;
+------------------------+-------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lMemory:inst5|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------+
; Parameter Name                     ; Value                ; Type                           ;
+------------------------------------+----------------------+--------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                        ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                        ;
; WIDTH_A                            ; 32                   ; Signed Integer                 ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                 ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WIDTH_B                            ; 1                    ; Untyped                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; INIT_FILE                          ; Memory.mif           ; Untyped                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                        ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                        ;
; CBXI_PARAMETER                     ; altsyncram_5tk1      ; Untyped                        ;
+------------------------------------+----------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lMemory:inst5|altsyncram:altsyncram_component|altsyncram_5tk1:auto_generated|sld_mod_ram_rom:mgl_prim2 ;
+-------------------------+----------------------------------+----------------------------------------------------------------------------------------+
; Parameter Name          ; Value                            ; Type                                                                                   ;
+-------------------------+----------------------------------+----------------------------------------------------------------------------------------+
; SLD_NODE_INFO           ; 135818752                        ; Signed Integer                                                                         ;
; SLD_AUTO_INSTANCE_INDEX ; yes                              ; String                                                                                 ;
; SLD_IP_VERSION          ; 1                                ; Signed Integer                                                                         ;
; SLD_IP_MINOR_VERSION    ; 3                                ; Signed Integer                                                                         ;
; SLD_COMMON_IP_VERSION   ; 0                                ; Signed Integer                                                                         ;
; width_word              ; 32                               ; Untyped                                                                                ;
; numwords                ; 256                              ; Untyped                                                                                ;
; widthad                 ; 8                                ; Untyped                                                                                ;
; shift_count_bits        ; 6                                ; Untyped                                                                                ;
; cvalue                  ; 00000000000000000000000000000000 ; Untyped                                                                                ;
; is_data_in_ram          ; 1                                ; Untyped                                                                                ;
; is_readable             ; 1                                ; Untyped                                                                                ;
; node_name               ; 0                                ; Untyped                                                                                ;
+-------------------------+----------------------------------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_mux5:inst39|LPM_MUX:lpm_mux_component ;
+------------------------+-------------+-------------------------------------------------+
; Parameter Name         ; Value       ; Type                                            ;
+------------------------+-------------+-------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                  ;
; LPM_WIDTH              ; 1           ; Signed Integer                                  ;
; LPM_SIZE               ; 2           ; Signed Integer                                  ;
; LPM_WIDTHS             ; 1           ; Signed Integer                                  ;
; LPM_PIPELINE           ; 0           ; Signed Integer                                  ;
; CBXI_PARAMETER         ; mux_96e     ; Untyped                                         ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                         ;
+------------------------+-------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_mux4:inst45|LPM_MUX:lpm_mux_component ;
+------------------------+-------------+-------------------------------------------------+
; Parameter Name         ; Value       ; Type                                            ;
+------------------------+-------------+-------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                  ;
; LPM_WIDTH              ; 8           ; Signed Integer                                  ;
; LPM_SIZE               ; 2           ; Signed Integer                                  ;
; LPM_WIDTHS             ; 1           ; Signed Integer                                  ;
; LPM_PIPELINE           ; 0           ; Signed Integer                                  ;
; CBXI_PARAMETER         ; mux_g6e     ; Untyped                                         ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                         ;
+------------------------+-------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_mux1:inst15|LPM_MUX:lpm_mux_component ;
+------------------------+-------------+-------------------------------------------------+
; Parameter Name         ; Value       ; Type                                            ;
+------------------------+-------------+-------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                  ;
; LPM_WIDTH              ; 32          ; Signed Integer                                  ;
; LPM_SIZE               ; 2           ; Signed Integer                                  ;
; LPM_WIDTHS             ; 1           ; Signed Integer                                  ;
; LPM_PIPELINE           ; 0           ; Signed Integer                                  ;
; CBXI_PARAMETER         ; mux_t7e     ; Untyped                                         ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                         ;
+------------------------+-------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_mux1:inst31|LPM_MUX:lpm_mux_component ;
+------------------------+-------------+-------------------------------------------------+
; Parameter Name         ; Value       ; Type                                            ;
+------------------------+-------------+-------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                  ;
; LPM_WIDTH              ; 32          ; Signed Integer                                  ;
; LPM_SIZE               ; 2           ; Signed Integer                                  ;
; LPM_WIDTHS             ; 1           ; Signed Integer                                  ;
; LPM_PIPELINE           ; 0           ; Signed Integer                                  ;
; CBXI_PARAMETER         ; mux_t7e     ; Untyped                                         ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                         ;
+------------------------+-------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_mux2:inst18|LPM_MUX:lpm_mux_component ;
+------------------------+-------------+-------------------------------------------------+
; Parameter Name         ; Value       ; Type                                            ;
+------------------------+-------------+-------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                  ;
; LPM_WIDTH              ; 5           ; Signed Integer                                  ;
; LPM_SIZE               ; 2           ; Signed Integer                                  ;
; LPM_WIDTHS             ; 1           ; Signed Integer                                  ;
; LPM_PIPELINE           ; 0           ; Signed Integer                                  ;
; CBXI_PARAMETER         ; mux_d6e     ; Untyped                                         ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                         ;
+------------------------+-------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_mux1:inst36|LPM_MUX:lpm_mux_component ;
+------------------------+-------------+-------------------------------------------------+
; Parameter Name         ; Value       ; Type                                            ;
+------------------------+-------------+-------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                  ;
; LPM_WIDTH              ; 32          ; Signed Integer                                  ;
; LPM_SIZE               ; 2           ; Signed Integer                                  ;
; LPM_WIDTHS             ; 1           ; Signed Integer                                  ;
; LPM_PIPELINE           ; 0           ; Signed Integer                                  ;
; CBXI_PARAMETER         ; mux_t7e     ; Untyped                                         ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                         ;
+------------------------+-------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_hub:sld_hub_inst         ;
+--------------------------+----------------------------------+-----------------+
; Parameter Name           ; Value                            ; Type            ;
+--------------------------+----------------------------------+-----------------+
; sld_hub_ip_version       ; 1                                ; Untyped         ;
; sld_hub_ip_minor_version ; 4                                ; Untyped         ;
; sld_common_ip_version    ; 0                                ; Untyped         ;
; device_family            ; Cyclone III                      ; Untyped         ;
; n_nodes                  ; 1                                ; Untyped         ;
; n_sel_bits               ; 1                                ; Untyped         ;
; n_node_ir_bits           ; 5                                ; Untyped         ;
; node_info                ; 00001000000110000110111000000000 ; Unsigned Binary ;
; compilation_mode         ; 1                                ; Untyped         ;
; BROADCAST_FEATURE        ; 1                                ; Signed Integer  ;
; FORCE_IR_CAPTURE_FEATURE ; 1                                ; Signed Integer  ;
+--------------------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                          ;
+-------------------------------------------+-----------------------------------------------+
; Name                                      ; Value                                         ;
+-------------------------------------------+-----------------------------------------------+
; Number of entity instances                ; 1                                             ;
; Entity Instance                           ; lMemory:inst5|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                   ;
;     -- WIDTH_A                            ; 32                                            ;
;     -- NUMWORDS_A                         ; 256                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                  ;
;     -- WIDTH_B                            ; 1                                             ;
;     -- NUMWORDS_B                         ; 1                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                     ;
+-------------------------------------------+-----------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; In-System Memory Content Editor Settings                                                                                                 ;
+----------------+-------------+-------+-------+------------+------------------------------------------------------------------------------+
; Instance Index ; Instance ID ; Width ; Depth ; Mode       ; Hierarchy Location                                                           ;
+----------------+-------------+-------+-------+------------+------------------------------------------------------------------------------+
; 0              ; NONE        ; 32    ; 256   ; Read/Write ; lMemory:inst5|altsyncram:altsyncram_component|altsyncram_5tk1:auto_generated ;
+----------------+-------------+-------+-------+------------+------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.0 Build 132 02/25/2009 SJ Full Version
    Info: Processing started: Wed May 31 23:36:19 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off MIPS -c MIPS
Info: Found 2 design units, including 1 entities, in source file Reg.vhd
    Info: Found design unit 1: Reg-a
    Info: Found entity 1: Reg
Info: Found 1 design units, including 1 entities, in source file L_Reg.bdf
    Info: Found entity 1: L_Reg
Info: Found 1 design units, including 1 entities, in source file MIPS.bdf
    Info: Found entity 1: MIPS
Info: Found 2 design units, including 1 entities, in source file decoder3_8.vhd
    Info: Found design unit 1: decoder3_8-Behavioral
    Info: Found entity 1: decoder3_8
Info: Found 2 design units, including 1 entities, in source file lpm_bustri0.vhd
    Info: Found design unit 1: lpm_bustri0-SYN
    Info: Found entity 1: lpm_bustri0
Info: Found 1 design units, including 1 entities, in source file test.bdf
    Info: Found entity 1: test
Info: Found 2 design units, including 1 entities, in source file ALU.vhd
    Info: Found design unit 1: ALU-behav
    Info: Found entity 1: ALU
Info: Found 1 design units, including 1 entities, in source file Reg_s.bdf
    Info: Found entity 1: Reg_s
Info: Found 2 design units, including 1 entities, in source file MUX31.vhd
    Info: Found design unit 1: MUX31-behav
    Info: Found entity 1: MUX31
Info: Found 2 design units, including 1 entities, in source file lpm_latch0.vhd
    Info: Found design unit 1: lpm_latch0-SYN
    Info: Found entity 1: lpm_latch0
Info: Found 1 design units, including 1 entities, in source file Stmp.bdf
    Info: Found entity 1: Stmp
Info: Found 2 design units, including 1 entities, in source file lpm_counter0.vhd
    Info: Found design unit 1: lpm_counter0-SYN
    Info: Found entity 1: lpm_counter0
Info: Found 1 design units, including 1 entities, in source file Counter.bdf
    Info: Found entity 1: Counter
Info: Found 2 design units, including 1 entities, in source file lpm_ram_dq0.vhd
    Info: Found design unit 1: lpm_ram_dq0-SYN
    Info: Found entity 1: lpm_ram_dq0
Info: Found 2 design units, including 1 entities, in source file lpm_ram_dq1.vhd
    Info: Found design unit 1: lpm_ram_dq1-SYN
    Info: Found entity 1: lpm_ram_dq1
Info: Found 2 design units, including 1 entities, in source file MUX2_1.vhd
    Info: Found design unit 1: MUX2_1-one
    Info: Found entity 1: MUX2_1
Info: Found 2 design units, including 1 entities, in source file lpm_latch1.vhd
    Info: Found design unit 1: lpm_latch1-SYN
    Info: Found entity 1: lpm_latch1
Info: Found 2 design units, including 1 entities, in source file Shift2.vhd
    Info: Found design unit 1: Shift2-one
    Info: Found entity 1: Shift2
Info: Found 2 design units, including 1 entities, in source file Extend.vhd
    Info: Found design unit 1: Extend-one
    Info: Found entity 1: Extend
Info: Found 2 design units, including 1 entities, in source file lpm_mux0.vhd
    Info: Found design unit 1: lpm_mux0-SYN
    Info: Found entity 1: lpm_mux0
Info: Found 2 design units, including 1 entities, in source file lpm_mux1.vhd
    Info: Found design unit 1: lpm_mux1-SYN
    Info: Found entity 1: lpm_mux1
Info: Found 2 design units, including 1 entities, in source file lpm_mux2.vhd
    Info: Found design unit 1: lpm_mux2-SYN
    Info: Found entity 1: lpm_mux2
Info: Found 2 design units, including 1 entities, in source file lpm_mux3.vhd
    Info: Found design unit 1: lpm_mux3-SYN
    Info: Found entity 1: lpm_mux3
Info: Found 2 design units, including 1 entities, in source file lpm_latch2.vhd
    Info: Found design unit 1: lpm_latch2-SYN
    Info: Found entity 1: lpm_latch2
Info: Found 1 design units, including 1 entities, in source file test1.bdf
    Info: Found entity 1: test1
Info: Found 2 design units, including 1 entities, in source file ALUControl.vhd
    Info: Found design unit 1: ALUControl-one
    Info: Found entity 1: ALUControl
Info: Found 2 design units, including 1 entities, in source file Shiftto28.vhd
    Info: Found design unit 1: Shiftto28-one
    Info: Found entity 1: Shiftto28
Info: Found 2 design units, including 1 entities, in source file Combine.vhd
    Info: Found design unit 1: Combine-one
    Info: Found entity 1: Combine
Info: Found 2 design units, including 1 entities, in source file lpm_ram_dq2.vhd
    Info: Found design unit 1: lpm_ram_dq2-SYN
    Info: Found entity 1: lpm_ram_dq2
Info: Found 2 design units, including 1 entities, in source file lMemory.vhd
    Info: Found design unit 1: lmemory-SYN
    Info: Found entity 1: lMemory
Info: Found 2 design units, including 1 entities, in source file ul_c.vhd
    Info: Found design unit 1: ul_c-behave
    Info: Found entity 1: ul_c
Info: Found 1 design units, including 1 entities, in source file stmp_test.bdf
    Info: Found entity 1: stmp_test
Info: Found 2 design units, including 1 entities, in source file Translate.vhd
    Info: Found design unit 1: Translate-behave
    Info: Found entity 1: Translate
Info: Found 1 design units, including 1 entities, in source file DMA.bdf
    Info: Found entity 1: DMA
Info: Found 2 design units, including 1 entities, in source file lpm_latch4.vhd
    Info: Found design unit 1: lpm_latch4-SYN
    Info: Found entity 1: lpm_latch4
Info: Found 2 design units, including 1 entities, in source file lpm_bustri1.vhd
    Info: Found design unit 1: lpm_bustri1-SYN
    Info: Found entity 1: lpm_bustri1
Info: Found 2 design units, including 1 entities, in source file lpm_ram_dq3.vhd
    Info: Found design unit 1: lpm_ram_dq3-SYN
    Info: Found entity 1: lpm_ram_dq3
Info: Found 1 design units, including 1 entities, in source file MDMA.bdf
    Info: Found entity 1: MDMA
Info: Found 2 design units, including 1 entities, in source file ADD.vhd
    Info: Found design unit 1: ADD-behav
    Info: Found entity 1: ADD
Info: Found 1 design units, including 1 entities, in source file ADDTest.bdf
    Info: Found entity 1: ADDTest
Info: Found 2 design units, including 1 entities, in source file lpm_mux4.vhd
    Info: Found design unit 1: lpm_mux4-SYN
    Info: Found entity 1: lpm_mux4
Info: Found 2 design units, including 1 entities, in source file lpm_mux5.vhd
    Info: Found design unit 1: lpm_mux5-SYN
    Info: Found entity 1: lpm_mux5
Info: Found 2 design units, including 1 entities, in source file IsEqule.vhd
    Info: Found design unit 1: IsEqule-behav
    Info: Found entity 1: IsEqule
Info: Found 2 design units, including 1 entities, in source file DMAControl.vhd
    Info: Found design unit 1: DMAControl-behave
    Info: Found entity 1: DMAControl
Info: Found 2 design units, including 1 entities, in source file Reg_n.vhd
    Info: Found design unit 1: Reg_n-a
    Info: Found entity 1: Reg_n
Info: Found 1 design units, including 1 entities, in source file testBustri1.bdf
    Info: Found entity 1: testBustri1
Info: Found 1 design units, including 1 entities, in source file ImemoryTes.bdf
    Info: Found entity 1: ImemoryTes
Info: Found 1 design units, including 1 entities, in source file ALUTest.bdf
    Info: Found entity 1: ALUTest
Info: Found 2 design units, including 1 entities, in source file CounterReg.vhd
    Info: Found design unit 1: CounterReg-a
    Info: Found entity 1: CounterReg
Info: Found 2 design units, including 1 entities, in source file Combine32.vhd
    Info: Found design unit 1: Combine32-one
    Info: Found entity 1: Combine32
Info: Found 1 design units, including 1 entities, in source file ALUControlTest.bdf
    Info: Found entity 1: ALUControlTest
Info: Found 2 design units, including 1 entities, in source file lpm_counter2.vhd
    Info: Found design unit 1: lpm_counter2-SYN
    Info: Found entity 1: lpm_counter2
Info: Found 2 design units, including 1 entities, in source file PCControl.vhd
    Info: Found design unit 1: PCControl-behav
    Info: Found entity 1: PCControl
Info: Found 2 design units, including 1 entities, in source file Set0.vhd
    Info: Found design unit 1: Set0-a
    Info: Found entity 1: Set0
Info: Found 1 design units, including 1 entities, in source file MFDMA.bdf
    Info: Found entity 1: MFDMA
Info: Elaborating entity "MIPS" for the top level hierarchy
Info: Elaborating entity "lpm_latch0" for hierarchy "lpm_latch0:inst1"
Info: Elaborating entity "lpm_latch" for hierarchy "lpm_latch0:inst1|lpm_latch:lpm_latch_component"
Info: Elaborated megafunction instantiation "lpm_latch0:inst1|lpm_latch:lpm_latch_component"
Info: Instantiated megafunction "lpm_latch0:inst1|lpm_latch:lpm_latch_component" with the following parameter:
    Info: Parameter "lpm_type" = "LPM_LATCH"
    Info: Parameter "lpm_width" = "32"
Info: Elaborating entity "Translate" for hierarchy "Translate:inst17"
Info: Elaborating entity "ul_c" for hierarchy "ul_c:inst57"
Info: Elaborating entity "Stmp" for hierarchy "Stmp:inst3"
Info: Elaborating entity "MFDMA" for hierarchy "MFDMA:inst29"
Info: Elaborating entity "IsEqule" for hierarchy "MFDMA:inst29|IsEqule:inst1"
Info: Elaborating entity "ADD" for hierarchy "MFDMA:inst29|ADD:inst5"
Info: Elaborating entity "Reg_s" for hierarchy "Reg_s:inst43"
Info: Elaborating entity "MUX31" for hierarchy "Reg_s:inst43|MUX31:inst1"
Info: Elaborating entity "L_Reg" for hierarchy "Reg_s:inst43|L_Reg:inst"
Warning: Port "clk" of type Reg and instance "inst90" is missing source signal
Info: Elaborating entity "lpm_bustri0" for hierarchy "Reg_s:inst43|L_Reg:inst|lpm_bustri0:inst17"
Info: Elaborating entity "lpm_bustri" for hierarchy "Reg_s:inst43|L_Reg:inst|lpm_bustri0:inst17|lpm_bustri:lpm_bustri_component"
Info: Elaborated megafunction instantiation "Reg_s:inst43|L_Reg:inst|lpm_bustri0:inst17|lpm_bustri:lpm_bustri_component"
Info: Instantiated megafunction "Reg_s:inst43|L_Reg:inst|lpm_bustri0:inst17|lpm_bustri:lpm_bustri_component" with the following parameter:
    Info: Parameter "lpm_type" = "LPM_BUSTRI"
    Info: Parameter "lpm_width" = "32"
Info: Elaborating entity "74138" for hierarchy "Reg_s:inst43|L_Reg:inst|74138:inst1"
Info: Elaborated megafunction instantiation "Reg_s:inst43|L_Reg:inst|74138:inst1"
Info: Elaborating entity "Reg" for hierarchy "Reg_s:inst43|L_Reg:inst|Reg:inst28"
Info: Elaborating entity "lpm_mux1" for hierarchy "lpm_mux1:inst19"
Info: Elaborating entity "LPM_MUX" for hierarchy "lpm_mux1:inst19|LPM_MUX:lpm_mux_component"
Info: Elaborated megafunction instantiation "lpm_mux1:inst19|LPM_MUX:lpm_mux_component"
Info: Instantiated megafunction "lpm_mux1:inst19|LPM_MUX:lpm_mux_component" with the following parameter:
    Info: Parameter "LPM_WIDTH" = "32"
    Info: Parameter "LPM_SIZE" = "2"
    Info: Parameter "LPM_WIDTHS" = "1"
    Info: Parameter "LPM_PIPELINE" = "0"
    Info: Parameter "LPM_TYPE" = "LPM_MUX"
    Info: Parameter "LPM_HINT" = "UNUSED"
Info: Found 1 design units, including 1 entities, in source file db/mux_t7e.tdf
    Info: Found entity 1: mux_t7e
Info: Elaborating entity "mux_t7e" for hierarchy "lpm_mux1:inst19|LPM_MUX:lpm_mux_component|mux_t7e:auto_generated"
Info: Elaborating entity "ALU" for hierarchy "ALU:inst"
Warning (10541): VHDL Signal Declaration warning at ALU.vhd(13): used implicit default value for signal "A32" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10492): VHDL Process Statement warning at ALU.vhd(19): signal "S" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at ALU.vhd(21): signal "A" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at ALU.vhd(21): signal "B" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at ALU.vhd(22): signal "A" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at ALU.vhd(22): signal "B" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at ALU.vhd(23): signal "F32" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at ALU.vhd(25): signal "A" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at ALU.vhd(25): signal "B" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at ALU.vhd(26): signal "A" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at ALU.vhd(26): signal "B" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info: Elaborating entity "CounterReg" for hierarchy "CounterReg:inst49"
Info: Elaborating entity "lpm_mux3" for hierarchy "lpm_mux3:inst23"
Info: Elaborating entity "LPM_MUX" for hierarchy "lpm_mux3:inst23|LPM_MUX:lpm_mux_component"
Info: Elaborated megafunction instantiation "lpm_mux3:inst23|LPM_MUX:lpm_mux_component"
Info: Instantiated megafunction "lpm_mux3:inst23|LPM_MUX:lpm_mux_component" with the following parameter:
    Info: Parameter "LPM_WIDTH" = "32"
    Info: Parameter "LPM_SIZE" = "3"
    Info: Parameter "LPM_WIDTHS" = "2"
    Info: Parameter "LPM_PIPELINE" = "0"
    Info: Parameter "LPM_TYPE" = "LPM_MUX"
    Info: Parameter "LPM_HINT" = "UNUSED"
Info: Found 1 design units, including 1 entities, in source file db/mux_v7e.tdf
    Info: Found entity 1: mux_v7e
Info: Elaborating entity "mux_v7e" for hierarchy "lpm_mux3:inst23|LPM_MUX:lpm_mux_component|mux_v7e:auto_generated"
Info: Elaborating entity "Combine32" for hierarchy "Combine32:inst56"
Warning (10492): VHDL Process Statement warning at Combine32.vhd(13): signal "B" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info: Elaborating entity "Combine" for hierarchy "Combine:inst30"
Warning (10492): VHDL Process Statement warning at Combine.vhd(13): signal "B" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info: Elaborating entity "Shiftto28" for hierarchy "Shiftto28:inst53"
Info: Elaborating entity "lpm_mux0" for hierarchy "lpm_mux0:inst14"
Info: Elaborating entity "LPM_MUX" for hierarchy "lpm_mux0:inst14|LPM_MUX:lpm_mux_component"
Info: Elaborated megafunction instantiation "lpm_mux0:inst14|LPM_MUX:lpm_mux_component"
Info: Instantiated megafunction "lpm_mux0:inst14|LPM_MUX:lpm_mux_component" with the following parameter:
    Info: Parameter "LPM_WIDTH" = "32"
    Info: Parameter "LPM_SIZE" = "4"
    Info: Parameter "LPM_WIDTHS" = "2"
    Info: Parameter "LPM_PIPELINE" = "0"
    Info: Parameter "LPM_TYPE" = "LPM_MUX"
    Info: Parameter "LPM_HINT" = "UNUSED"
Info: Found 1 design units, including 1 entities, in source file db/mux_08e.tdf
    Info: Found entity 1: mux_08e
Info: Elaborating entity "mux_08e" for hierarchy "lpm_mux0:inst14|LPM_MUX:lpm_mux_component|mux_08e:auto_generated"
Info: Elaborating entity "Extend" for hierarchy "Extend:inst8"
Info: Elaborating entity "Shift2" for hierarchy "Shift2:inst12"
Info: Elaborating entity "ALUControl" for hierarchy "ALUControl:inst26"
Info: Elaborating entity "lMemory" for hierarchy "lMemory:inst5"
Info: Elaborating entity "altsyncram" for hierarchy "lMemory:inst5|altsyncram:altsyncram_component"
Info: Elaborated megafunction instantiation "lMemory:inst5|altsyncram:altsyncram_component"
Info: Instantiated megafunction "lMemory:inst5|altsyncram:altsyncram_component" with the following parameter:
    Info: Parameter "clock_enable_input_a" = "BYPASS"
    Info: Parameter "clock_enable_output_a" = "BYPASS"
    Info: Parameter "init_file" = "Memory.mif"
    Info: Parameter "intended_device_family" = "Cyclone III"
    Info: Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=NONE"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "numwords_a" = "256"
    Info: Parameter "operation_mode" = "SINGLE_PORT"
    Info: Parameter "outdata_aclr_a" = "NONE"
    Info: Parameter "outdata_reg_a" = "UNREGISTERED"
    Info: Parameter "power_up_uninitialized" = "FALSE"
    Info: Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info: Parameter "widthad_a" = "8"
    Info: Parameter "width_a" = "32"
    Info: Parameter "width_byteena_a" = "1"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_5tk1.tdf
    Info: Found entity 1: altsyncram_5tk1
Info: Elaborating entity "altsyncram_5tk1" for hierarchy "lMemory:inst5|altsyncram:altsyncram_component|altsyncram_5tk1:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_04b2.tdf
    Info: Found entity 1: altsyncram_04b2
Info: Elaborating entity "altsyncram_04b2" for hierarchy "lMemory:inst5|altsyncram:altsyncram_component|altsyncram_5tk1:auto_generated|altsyncram_04b2:altsyncram1"
Critical Warning: Memory depth (256) in the design file differs from memory depth (512) in the Memory Initialization File "Memory.mif" -- truncated remaining initial content value to fit RAM
Info: Elaborating entity "sld_mod_ram_rom" for hierarchy "lMemory:inst5|altsyncram:altsyncram_component|altsyncram_5tk1:auto_generated|sld_mod_ram_rom:mgl_prim2"
Info: Elaborated megafunction instantiation "lMemory:inst5|altsyncram:altsyncram_component|altsyncram_5tk1:auto_generated|sld_mod_ram_rom:mgl_prim2"
Info: Instantiated megafunction "lMemory:inst5|altsyncram:altsyncram_component|altsyncram_5tk1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter:
    Info: Parameter "CVALUE" = "00000000000000000000000000000000"
    Info: Parameter "IS_DATA_IN_RAM" = "1"
    Info: Parameter "IS_READABLE" = "1"
    Info: Parameter "NODE_NAME" = "0"
    Info: Parameter "NUMWORDS" = "256"
    Info: Parameter "SHIFT_COUNT_BITS" = "6"
    Info: Parameter "WIDTH_WORD" = "32"
    Info: Parameter "WIDTHAD" = "8"
Info: Elaborating entity "sld_rom_sr" for hierarchy "lMemory:inst5|altsyncram:altsyncram_component|altsyncram_5tk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr"
Info: Elaborating entity "DMAControl" for hierarchy "DMAControl:inst4"
Info: Elaborating entity "lpm_mux5" for hierarchy "lpm_mux5:inst39"
Info: Elaborating entity "LPM_MUX" for hierarchy "lpm_mux5:inst39|LPM_MUX:lpm_mux_component"
Info: Elaborated megafunction instantiation "lpm_mux5:inst39|LPM_MUX:lpm_mux_component"
Info: Instantiated megafunction "lpm_mux5:inst39|LPM_MUX:lpm_mux_component" with the following parameter:
    Info: Parameter "LPM_WIDTH" = "1"
    Info: Parameter "LPM_SIZE" = "2"
    Info: Parameter "LPM_WIDTHS" = "1"
    Info: Parameter "LPM_PIPELINE" = "0"
    Info: Parameter "LPM_TYPE" = "LPM_MUX"
    Info: Parameter "LPM_HINT" = "UNUSED"
Info: Found 1 design units, including 1 entities, in source file db/mux_96e.tdf
    Info: Found entity 1: mux_96e
Info: Elaborating entity "mux_96e" for hierarchy "lpm_mux5:inst39|LPM_MUX:lpm_mux_component|mux_96e:auto_generated"
Info: Elaborating entity "lpm_mux4" for hierarchy "lpm_mux4:inst45"
Info: Elaborating entity "LPM_MUX" for hierarchy "lpm_mux4:inst45|LPM_MUX:lpm_mux_component"
Info: Elaborated megafunction instantiation "lpm_mux4:inst45|LPM_MUX:lpm_mux_component"
Info: Instantiated megafunction "lpm_mux4:inst45|LPM_MUX:lpm_mux_component" with the following parameter:
    Info: Parameter "LPM_WIDTH" = "8"
    Info: Parameter "LPM_SIZE" = "2"
    Info: Parameter "LPM_WIDTHS" = "1"
    Info: Parameter "LPM_PIPELINE" = "0"
    Info: Parameter "LPM_TYPE" = "LPM_MUX"
    Info: Parameter "LPM_HINT" = "UNUSED"
Info: Found 1 design units, including 1 entities, in source file db/mux_g6e.tdf
    Info: Found entity 1: mux_g6e
Info: Elaborating entity "mux_g6e" for hierarchy "lpm_mux4:inst45|LPM_MUX:lpm_mux_component|mux_g6e:auto_generated"
Info: Elaborating entity "lpm_mux2" for hierarchy "lpm_mux2:inst18"
Info: Elaborating entity "LPM_MUX" for hierarchy "lpm_mux2:inst18|LPM_MUX:lpm_mux_component"
Info: Elaborated megafunction instantiation "lpm_mux2:inst18|LPM_MUX:lpm_mux_component"
Info: Instantiated megafunction "lpm_mux2:inst18|LPM_MUX:lpm_mux_component" with the following parameter:
    Info: Parameter "LPM_WIDTH" = "5"
    Info: Parameter "LPM_SIZE" = "2"
    Info: Parameter "LPM_WIDTHS" = "1"
    Info: Parameter "LPM_PIPELINE" = "0"
    Info: Parameter "LPM_TYPE" = "LPM_MUX"
    Info: Parameter "LPM_HINT" = "UNUSED"
Info: Found 1 design units, including 1 entities, in source file db/mux_d6e.tdf
    Info: Found entity 1: mux_d6e
Info: Elaborating entity "mux_d6e" for hierarchy "lpm_mux2:inst18|LPM_MUX:lpm_mux_component|mux_d6e:auto_generated"
Warning: Tri-state node(s) do not directly drive top-level pin(s)
    Warning: Converted tri-state node "Reg_s:inst43|L_Reg:inst|gdfx_temp0[31]" into a selector
    Warning: Converted tri-state node "Reg_s:inst43|L_Reg:inst|gdfx_temp0[30]" into a selector
    Warning: Converted tri-state node "Reg_s:inst43|L_Reg:inst|gdfx_temp0[29]" into a selector
    Warning: Converted tri-state node "Reg_s:inst43|L_Reg:inst|gdfx_temp0[28]" into a selector
    Warning: Converted tri-state node "Reg_s:inst43|L_Reg:inst|gdfx_temp0[27]" into a selector
    Warning: Converted tri-state node "Reg_s:inst43|L_Reg:inst|gdfx_temp0[26]" into a selector
    Warning: Converted tri-state node "Reg_s:inst43|L_Reg:inst|gdfx_temp0[25]" into a selector
    Warning: Converted tri-state node "Reg_s:inst43|L_Reg:inst|gdfx_temp0[24]" into a selector
    Warning: Converted tri-state node "Reg_s:inst43|L_Reg:inst|gdfx_temp0[23]" into a selector
    Warning: Converted tri-state node "Reg_s:inst43|L_Reg:inst|gdfx_temp0[22]" into a selector
    Warning: Converted tri-state node "Reg_s:inst43|L_Reg:inst|gdfx_temp0[21]" into a selector
    Warning: Converted tri-state node "Reg_s:inst43|L_Reg:inst|gdfx_temp0[20]" into a selector
    Warning: Converted tri-state node "Reg_s:inst43|L_Reg:inst|gdfx_temp0[19]" into a selector
    Warning: Converted tri-state node "Reg_s:inst43|L_Reg:inst|gdfx_temp0[18]" into a selector
    Warning: Converted tri-state node "Reg_s:inst43|L_Reg:inst|gdfx_temp0[17]" into a selector
    Warning: Converted tri-state node "Reg_s:inst43|L_Reg:inst|gdfx_temp0[16]" into a selector
    Warning: Converted tri-state node "Reg_s:inst43|L_Reg:inst|gdfx_temp0[15]" into a selector
    Warning: Converted tri-state node "Reg_s:inst43|L_Reg:inst|gdfx_temp0[14]" into a selector
    Warning: Converted tri-state node "Reg_s:inst43|L_Reg:inst|gdfx_temp0[13]" into a selector
    Warning: Converted tri-state node "Reg_s:inst43|L_Reg:inst|gdfx_temp0[12]" into a selector
    Warning: Converted tri-state node "Reg_s:inst43|L_Reg:inst|gdfx_temp0[11]" into a selector
    Warning: Converted tri-state node "Reg_s:inst43|L_Reg:inst|gdfx_temp0[10]" into a selector
    Warning: Converted tri-state node "Reg_s:inst43|L_Reg:inst|gdfx_temp0[9]" into a selector
    Warning: Converted tri-state node "Reg_s:inst43|L_Reg:inst|gdfx_temp0[8]" into a selector
    Warning: Converted tri-state node "Reg_s:inst43|L_Reg:inst|gdfx_temp0[7]" into a selector
    Warning: Converted tri-state node "Reg_s:inst43|L_Reg:inst|gdfx_temp0[6]" into a selector
    Warning: Converted tri-state node "Reg_s:inst43|L_Reg:inst|gdfx_temp0[5]" into a selector
    Warning: Converted tri-state node "Reg_s:inst43|L_Reg:inst|gdfx_temp0[4]" into a selector
    Warning: Converted tri-state node "Reg_s:inst43|L_Reg:inst|gdfx_temp0[3]" into a selector
    Warning: Converted tri-state node "Reg_s:inst43|L_Reg:inst|gdfx_temp0[2]" into a selector
    Warning: Converted tri-state node "Reg_s:inst43|L_Reg:inst|gdfx_temp0[1]" into a selector
    Warning: Converted tri-state node "Reg_s:inst43|L_Reg:inst|gdfx_temp0[0]" into a selector
Warning: Latch Reg_s:inst43|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[31] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ul_c:inst57|Q[17]
Warning: Latch Reg_s:inst43|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[31] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Stmp:inst3|inst1
Warning: Latch Reg_s:inst43|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[30] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ul_c:inst57|Q[17]
Warning: Latch Reg_s:inst43|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[30] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Stmp:inst3|inst1
Warning: Latch Reg_s:inst43|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[29] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ul_c:inst57|Q[17]
Warning: Latch Reg_s:inst43|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[29] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Stmp:inst3|inst1
Warning: Latch Reg_s:inst43|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[28] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ul_c:inst57|Q[17]
Warning: Latch Reg_s:inst43|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[28] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Stmp:inst3|inst1
Warning: Latch Reg_s:inst43|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[27] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ul_c:inst57|Q[17]
Warning: Latch Reg_s:inst43|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[27] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Stmp:inst3|inst1
Warning: Latch Reg_s:inst43|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[26] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ul_c:inst57|Q[17]
Warning: Latch Reg_s:inst43|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[26] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Stmp:inst3|inst1
Warning: Latch Reg_s:inst43|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[25] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ul_c:inst57|Q[17]
Warning: Latch Reg_s:inst43|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[25] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Stmp:inst3|inst1
Warning: Latch Reg_s:inst43|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[24] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ul_c:inst57|Q[17]
Warning: Latch Reg_s:inst43|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[24] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Stmp:inst3|inst1
Warning: Latch Reg_s:inst43|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[23] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ul_c:inst57|Q[17]
Warning: Latch Reg_s:inst43|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[23] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Stmp:inst3|inst1
Warning: Latch Reg_s:inst43|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[22] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ul_c:inst57|Q[17]
Warning: Latch Reg_s:inst43|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[22] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Stmp:inst3|inst1
Warning: Latch Reg_s:inst43|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[21] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ul_c:inst57|Q[17]
Warning: Latch Reg_s:inst43|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[21] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Stmp:inst3|inst1
Warning: Latch Reg_s:inst43|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[20] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ul_c:inst57|Q[17]
Warning: Latch Reg_s:inst43|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[20] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Stmp:inst3|inst1
Warning: Latch Reg_s:inst43|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[19] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ul_c:inst57|Q[17]
Warning: Latch Reg_s:inst43|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[19] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Stmp:inst3|inst1
Warning: Latch Reg_s:inst43|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[18] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ul_c:inst57|Q[17]
Warning: Latch Reg_s:inst43|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[18] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Stmp:inst3|inst1
Warning: Latch Reg_s:inst43|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[17] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ul_c:inst57|Q[17]
Warning: Latch Reg_s:inst43|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[17] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Stmp:inst3|inst1
Warning: Latch Reg_s:inst43|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[16] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ul_c:inst57|Q[17]
Warning: Latch Reg_s:inst43|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[16] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Stmp:inst3|inst1
Warning: Latch Reg_s:inst43|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[15] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ul_c:inst57|Q[17]
Warning: Latch Reg_s:inst43|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[15] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Stmp:inst3|inst1
Warning: Latch Reg_s:inst43|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[14] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ul_c:inst57|Q[17]
Warning: Latch Reg_s:inst43|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[14] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Stmp:inst3|inst1
Warning: Latch Reg_s:inst43|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[13] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ul_c:inst57|Q[17]
Warning: Latch Reg_s:inst43|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[13] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Stmp:inst3|inst1
Warning: Latch Reg_s:inst43|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[12] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ul_c:inst57|Q[17]
Warning: Latch Reg_s:inst43|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[12] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Stmp:inst3|inst1
Warning: Latch Reg_s:inst43|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[11] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ul_c:inst57|Q[17]
Warning: Latch Reg_s:inst43|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[11] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Stmp:inst3|inst1
Warning: Latch Reg_s:inst43|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[10] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ul_c:inst57|Q[17]
Warning: Latch Reg_s:inst43|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[10] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Stmp:inst3|inst1
Warning: Latch Reg_s:inst43|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[9] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ul_c:inst57|Q[17]
Warning: Latch Reg_s:inst43|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[9] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Stmp:inst3|inst1
Warning: Latch Reg_s:inst43|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[8] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ul_c:inst57|Q[17]
Warning: Latch Reg_s:inst43|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[8] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Stmp:inst3|inst1
Warning: Latch Reg_s:inst43|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[7] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ul_c:inst57|Q[17]
Warning: Latch Reg_s:inst43|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[7] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Stmp:inst3|inst1
Warning: Latch Reg_s:inst43|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[6] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ul_c:inst57|Q[17]
Warning: Latch Reg_s:inst43|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[6] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Stmp:inst3|inst1
Warning: Latch Reg_s:inst43|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[5] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ul_c:inst57|Q[17]
Warning: Latch Reg_s:inst43|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[5] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Stmp:inst3|inst1
Warning: Latch Reg_s:inst43|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[4] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ul_c:inst57|Q[17]
Warning: Latch Reg_s:inst43|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[4] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Stmp:inst3|inst1
Warning: Latch Reg_s:inst43|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[3] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ul_c:inst57|Q[17]
Warning: Latch Reg_s:inst43|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[3] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Stmp:inst3|inst1
Warning: Latch Reg_s:inst43|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[2] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ul_c:inst57|Q[17]
Warning: Latch Reg_s:inst43|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[2] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Stmp:inst3|inst1
Warning: Latch Reg_s:inst43|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[1] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ul_c:inst57|Q[17]
Warning: Latch Reg_s:inst43|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[1] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Stmp:inst3|inst1
Warning: Latch Reg_s:inst43|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[0] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ul_c:inst57|Q[17]
Warning: Latch Reg_s:inst43|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[0] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Stmp:inst3|inst1
Warning: Latch lpm_latch0:inst25|lpm_latch:lpm_latch_component|latches[31] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ul_c:inst57|Q[9]
Warning: Latch lpm_latch0:inst25|lpm_latch:lpm_latch_component|latches[30] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ul_c:inst57|Q[9]
Warning: Latch lpm_latch0:inst25|lpm_latch:lpm_latch_component|latches[29] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ul_c:inst57|Q[9]
Warning: Latch lpm_latch0:inst25|lpm_latch:lpm_latch_component|latches[28] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ul_c:inst57|Q[9]
Warning: Latch lpm_latch0:inst25|lpm_latch:lpm_latch_component|latches[27] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ul_c:inst57|Q[9]
Warning: Latch lpm_latch0:inst25|lpm_latch:lpm_latch_component|latches[26] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ul_c:inst57|Q[9]
Warning: Latch lpm_latch0:inst25|lpm_latch:lpm_latch_component|latches[25] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ul_c:inst57|Q[9]
Warning: Latch lpm_latch0:inst25|lpm_latch:lpm_latch_component|latches[24] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ul_c:inst57|Q[9]
Warning: Latch lpm_latch0:inst25|lpm_latch:lpm_latch_component|latches[23] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ul_c:inst57|Q[9]
Warning: Latch lpm_latch0:inst25|lpm_latch:lpm_latch_component|latches[22] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ul_c:inst57|Q[9]
Warning: Latch lpm_latch0:inst25|lpm_latch:lpm_latch_component|latches[21] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ul_c:inst57|Q[9]
Warning: Latch lpm_latch0:inst25|lpm_latch:lpm_latch_component|latches[20] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ul_c:inst57|Q[9]
Warning: Latch lpm_latch0:inst25|lpm_latch:lpm_latch_component|latches[19] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ul_c:inst57|Q[9]
Warning: Latch lpm_latch0:inst25|lpm_latch:lpm_latch_component|latches[18] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ul_c:inst57|Q[9]
Warning: Latch lpm_latch0:inst25|lpm_latch:lpm_latch_component|latches[17] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ul_c:inst57|Q[9]
Warning: Latch lpm_latch0:inst25|lpm_latch:lpm_latch_component|latches[16] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ul_c:inst57|Q[9]
Warning: Latch lpm_latch0:inst25|lpm_latch:lpm_latch_component|latches[15] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ul_c:inst57|Q[9]
Warning: Latch lpm_latch0:inst25|lpm_latch:lpm_latch_component|latches[14] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ul_c:inst57|Q[9]
Warning: Latch lpm_latch0:inst25|lpm_latch:lpm_latch_component|latches[13] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ul_c:inst57|Q[9]
Warning: Latch lpm_latch0:inst25|lpm_latch:lpm_latch_component|latches[12] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ul_c:inst57|Q[9]
Warning: Latch lpm_latch0:inst25|lpm_latch:lpm_latch_component|latches[11] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ul_c:inst57|Q[9]
Warning: Latch lpm_latch0:inst25|lpm_latch:lpm_latch_component|latches[10] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ul_c:inst57|Q[9]
Warning: Latch lpm_latch0:inst25|lpm_latch:lpm_latch_component|latches[9] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ul_c:inst57|Q[9]
Warning: Latch lpm_latch0:inst25|lpm_latch:lpm_latch_component|latches[8] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ul_c:inst57|Q[9]
Warning: Latch lpm_latch0:inst25|lpm_latch:lpm_latch_component|latches[7] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ul_c:inst57|Q[9]
Warning: Latch lpm_latch0:inst25|lpm_latch:lpm_latch_component|latches[6] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ul_c:inst57|Q[9]
Warning: Latch lpm_latch0:inst25|lpm_latch:lpm_latch_component|latches[5] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal lpm_latch0:inst1|lpm_latch:lpm_latch_component|latches[5]
Warning: Latch lpm_latch0:inst25|lpm_latch:lpm_latch_component|latches[4] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal lpm_latch0:inst1|lpm_latch:lpm_latch_component|latches[4]
Warning: Latch lpm_latch0:inst25|lpm_latch:lpm_latch_component|latches[3] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal lpm_latch0:inst1|lpm_latch:lpm_latch_component|latches[3]
Warning: Latch lpm_latch0:inst25|lpm_latch:lpm_latch_component|latches[2] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal lpm_latch0:inst1|lpm_latch:lpm_latch_component|latches[2]
Warning: Latch lpm_latch0:inst25|lpm_latch:lpm_latch_component|latches[1] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal lpm_latch0:inst1|lpm_latch:lpm_latch_component|latches[1]
Warning: Latch lpm_latch0:inst25|lpm_latch:lpm_latch_component|latches[0] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal lpm_latch0:inst1|lpm_latch:lpm_latch_component|latches[0]
Warning: Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state.
    Warning (13310): Register "MFDMA:inst29|ADD:inst4|F[0]" is converted into an equivalent circuit using register "MFDMA:inst29|ADD:inst4|F[0]~_emulated" and latch "MFDMA:inst29|ADD:inst4|F[0]~latch"
    Warning (13310): Register "MFDMA:inst29|ADD:inst4|F[1]" is converted into an equivalent circuit using register "MFDMA:inst29|ADD:inst4|F[1]~_emulated" and latch "MFDMA:inst29|ADD:inst4|F[1]~latch"
    Warning (13310): Register "MFDMA:inst29|ADD:inst4|F[2]" is converted into an equivalent circuit using register "MFDMA:inst29|ADD:inst4|F[2]~_emulated" and latch "MFDMA:inst29|ADD:inst4|F[2]~latch"
    Warning (13310): Register "MFDMA:inst29|ADD:inst4|F[3]" is converted into an equivalent circuit using register "MFDMA:inst29|ADD:inst4|F[3]~_emulated" and latch "MFDMA:inst29|ADD:inst4|F[3]~latch"
    Warning (13310): Register "MFDMA:inst29|ADD:inst4|F[4]" is converted into an equivalent circuit using register "MFDMA:inst29|ADD:inst4|F[4]~_emulated" and latch "MFDMA:inst29|ADD:inst4|F[4]~latch"
    Warning (13310): Register "MFDMA:inst29|ADD:inst4|F[5]" is converted into an equivalent circuit using register "MFDMA:inst29|ADD:inst4|F[5]~_emulated" and latch "MFDMA:inst29|ADD:inst4|F[5]~latch"
    Warning (13310): Register "MFDMA:inst29|ADD:inst4|F[6]" is converted into an equivalent circuit using register "MFDMA:inst29|ADD:inst4|F[6]~_emulated" and latch "MFDMA:inst29|ADD:inst4|F[6]~latch"
    Warning (13310): Register "MFDMA:inst29|ADD:inst4|F[7]" is converted into an equivalent circuit using register "MFDMA:inst29|ADD:inst4|F[7]~_emulated" and latch "MFDMA:inst29|ADD:inst4|F[7]~latch"
Info: Registers with preset signals will power-up high
Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info: Implemented 2741 device resources after synthesis - the final resource count might be different
    Info: Implemented 16 input pins
    Info: Implemented 71 output pins
    Info: Implemented 2621 logic cells
    Info: Implemented 32 RAM segments
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 249 warnings
    Info: Peak virtual memory: 734 megabytes
    Info: Processing ended: Wed May 31 23:37:19 2017
    Info: Elapsed time: 00:01:00
    Info: Total CPU time (on all processors): 00:01:00


