Analysis & Synthesis report for DE2_115_CAMERA
Thu Jan 17 03:52:48 2019
Quartus II 64-Bit Version 15.0.0 Build 145 04/22/2015 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |DE2_115_CAMERA|Music_Controller:u9|bar2_count_r
 11. State Machine - |DE2_115_CAMERA|I2C_CCD_Config:u8|mSetup_ST
 12. Registers Removed During Synthesis
 13. Removed Registers Triggering Further Register Optimizations
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_4cs:auto_generated|altsyncram_bka1:altsyncram2
 18. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated
 19. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p
 20. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p
 21. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram
 22. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp
 23. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp
 24. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp
 25. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_ld9:dffpipe12
 26. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp
 27. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_md9:dffpipe15
 28. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated
 29. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p
 30. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p
 31. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram
 32. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp
 33. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp
 34. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp
 35. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_ld9:dffpipe12
 36. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp
 37. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_md9:dffpipe15
 38. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated
 39. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p
 40. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p
 41. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram
 42. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp
 43. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12
 44. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp
 45. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp
 46. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp
 47. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15
 48. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated
 49. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p
 50. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p
 51. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram
 52. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp
 53. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12
 54. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp
 55. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp
 56. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp
 57. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15
 58. Parameter Settings for User Entity Instance: Top-level Entity: |DE2_115_CAMERA
 59. Parameter Settings for User Entity Instance: CCD_Capture:u3
 60. Parameter Settings for User Entity Instance: RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component
 61. Parameter Settings for User Entity Instance: sdram_pll:u6|altpll:altpll_component
 62. Parameter Settings for User Entity Instance: Sdram_Control:u7
 63. Parameter Settings for User Entity Instance: Sdram_Control:u7|control_interface:u_control_interface
 64. Parameter Settings for User Entity Instance: Sdram_Control:u7|command:u_command
 65. Parameter Settings for User Entity Instance: Sdram_Control:u7|sdr_data_path:u_sdr_data_path
 66. Parameter Settings for User Entity Instance: Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component
 67. Parameter Settings for User Entity Instance: Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component
 68. Parameter Settings for User Entity Instance: Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component
 69. Parameter Settings for User Entity Instance: Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component
 70. Parameter Settings for User Entity Instance: I2C_CCD_Config:u8
 71. Parameter Settings for User Entity Instance: VGA_Controller:u1
 72. Parameter Settings for User Entity Instance: Object_Detector:u11
 73. Parameter Settings for User Entity Instance: SevenHexDecoder:u10
 74. Parameter Settings for User Entity Instance: Flash_Controller:u12
 75. Parameter Settings for User Entity Instance: Flash_Controller:u12|I2Cinitialize:init
 76. Parameter Settings for User Entity Instance: Music_Controller:u9
 77. Parameter Settings for User Entity Instance: my_pll:pll0|altpll:altpll_component
 78. Parameter Settings for User Entity Instance: Debounce:deb0
 79. Parameter Settings for User Entity Instance: Debounce:deb1
 80. Parameter Settings for User Entity Instance: Debounce:deb2
 81. Parameter Settings for User Entity Instance: Debounce:deb3
 82. Parameter Settings for Inferred Entity Instance: Object_Detector:u11|lpm_divide:Mod1
 83. Parameter Settings for Inferred Entity Instance: Object_Detector:u11|lpm_divide:Mod0
 84. Parameter Settings for Inferred Entity Instance: lpm_mult:Mult0
 85. Parameter Settings for Inferred Entity Instance: lpm_mult:Mult1
 86. altshift_taps Parameter Settings by Entity Instance
 87. altpll Parameter Settings by Entity Instance
 88. lpm_mult Parameter Settings by Entity Instance
 89. Port Connectivity Checks: "Debounce:deb3"
 90. Port Connectivity Checks: "Debounce:deb2"
 91. Port Connectivity Checks: "Debounce:deb1"
 92. Port Connectivity Checks: "Debounce:deb0"
 93. Port Connectivity Checks: "my_pll:pll0"
 94. Port Connectivity Checks: "SramReader:player"
 95. Port Connectivity Checks: "Music_Controller:u9"
 96. Port Connectivity Checks: "Flash_Controller:u12|flash:flash"
 97. Port Connectivity Checks: "Flash_Controller:u12|Para2Seri:p2s"
 98. Port Connectivity Checks: "SevenHexDecoder:u10"
 99. Port Connectivity Checks: "Object_Detector:u11"
100. Port Connectivity Checks: "VGA_Controller:u1"
101. Port Connectivity Checks: "I2C_CCD_Config:u8|I2C_Controller:u0"
102. Port Connectivity Checks: "I2C_CCD_Config:u8"
103. Port Connectivity Checks: "Sdram_Control:u7|sdr_data_path:u_sdr_data_path"
104. Port Connectivity Checks: "Sdram_Control:u7|control_interface:u_control_interface"
105. Port Connectivity Checks: "Sdram_Control:u7"
106. Port Connectivity Checks: "sdram_pll:u6"
107. Port Connectivity Checks: "RAW2RGB:u4|Line_Buffer:L1"
108. Port Connectivity Checks: "RAW2RGB:u4"
109. Port Connectivity Checks: "CCD_Capture:u3"
110. Port Connectivity Checks: "Reset_Delay:u2"
111. Post-Synthesis Netlist Statistics for Top Partition
112. Elapsed Time Per Partition
113. Analysis & Synthesis Messages
114. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Jan 17 03:52:48 2019       ;
; Quartus II 64-Bit Version          ; 15.0.0 Build 145 04/22/2015 SJ Full Version ;
; Revision Name                      ; DE2_115_CAMERA                              ;
; Top-level Entity Name              ; DE2_115_CAMERA                              ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 5,137                                       ;
;     Total combinational functions  ; 4,607                                       ;
;     Dedicated logic registers      ; 2,556                                       ;
; Total registers                    ; 2556                                        ;
; Total pins                         ; 427                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 57,400                                      ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 2                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; DE2_115_CAMERA     ; DE2_115_CAMERA     ;
; Family name                                                                ; Cyclone IV E       ; Stratix II         ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                           ;
+-----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path  ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                      ; Library ;
+-----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------------------+---------+
; v/Debounce.sv                     ; yes             ; User SystemVerilog HDL File  ; C:/Users/team06/Downloads/SDRAM_Camera0114/SDRAM_Camera/Example/v/Debounce.sv                     ;         ;
; v/sramWriter.sv                   ; yes             ; User SystemVerilog HDL File  ; C:/Users/team06/Downloads/SDRAM_Camera0114/SDRAM_Camera/Example/v/sramWriter.sv                   ;         ;
; v/sramReader.sv                   ; yes             ; User SystemVerilog HDL File  ; C:/Users/team06/Downloads/SDRAM_Camera0114/SDRAM_Camera/Example/v/sramReader.sv                   ;         ;
; v/my_pll.vhd                      ; yes             ; User Wizard-Generated File   ; C:/Users/team06/Downloads/SDRAM_Camera0114/SDRAM_Camera/Example/v/my_pll.vhd                      ;         ;
; Flash_Control/Para2Seri.sv        ; yes             ; User SystemVerilog HDL File  ; C:/Users/team06/Downloads/SDRAM_Camera0114/SDRAM_Camera/Example/Flash_Control/Para2Seri.sv        ;         ;
; Flash_Control/I2Csender.sv        ; yes             ; User SystemVerilog HDL File  ; C:/Users/team06/Downloads/SDRAM_Camera0114/SDRAM_Camera/Example/Flash_Control/I2Csender.sv        ;         ;
; Flash_Control/I2Cinitialize.sv    ; yes             ; User SystemVerilog HDL File  ; C:/Users/team06/Downloads/SDRAM_Camera0114/SDRAM_Camera/Example/Flash_Control/I2Cinitialize.sv    ;         ;
; Flash_Control/Flash_Controller.sv ; yes             ; User SystemVerilog HDL File  ; C:/Users/team06/Downloads/SDRAM_Camera0114/SDRAM_Camera/Example/Flash_Control/Flash_Controller.sv ;         ;
; Flash_Control/flash.sv            ; yes             ; User SystemVerilog HDL File  ; C:/Users/team06/Downloads/SDRAM_Camera0114/SDRAM_Camera/Example/Flash_Control/flash.sv            ;         ;
; v/Music_Controller.sv             ; yes             ; User SystemVerilog HDL File  ; C:/Users/team06/Downloads/SDRAM_Camera0114/SDRAM_Camera/Example/v/Music_Controller.sv             ;         ;
; v/SevenHexDecoder.sv              ; yes             ; User SystemVerilog HDL File  ; C:/Users/team06/Downloads/SDRAM_Camera0114/SDRAM_Camera/Example/v/SevenHexDecoder.sv              ;         ;
; v/Object_Detector.v               ; yes             ; User Verilog HDL File        ; C:/Users/team06/Downloads/SDRAM_Camera0114/SDRAM_Camera/Example/v/Object_Detector.v               ;         ;
; Sdram_Control/command.v           ; yes             ; User Verilog HDL File        ; C:/Users/team06/Downloads/SDRAM_Camera0114/SDRAM_Camera/Example/Sdram_Control/command.v           ;         ;
; Sdram_Control/control_interface.v ; yes             ; User Verilog HDL File        ; C:/Users/team06/Downloads/SDRAM_Camera0114/SDRAM_Camera/Example/Sdram_Control/control_interface.v ;         ;
; Sdram_Control/sdr_data_path.v     ; yes             ; User Verilog HDL File        ; C:/Users/team06/Downloads/SDRAM_Camera0114/SDRAM_Camera/Example/Sdram_Control/sdr_data_path.v     ;         ;
; Sdram_Control/Sdram_Control.v     ; yes             ; User Verilog HDL File        ; C:/Users/team06/Downloads/SDRAM_Camera0114/SDRAM_Camera/Example/Sdram_Control/Sdram_Control.v     ;         ;
; Sdram_Control/Sdram_Params.h      ; yes             ; User Unspecified File        ; C:/Users/team06/Downloads/SDRAM_Camera0114/SDRAM_Camera/Example/Sdram_Control/Sdram_Params.h      ;         ;
; Sdram_Control/Sdram_RD_FIFO.v     ; yes             ; User Wizard-Generated File   ; C:/Users/team06/Downloads/SDRAM_Camera0114/SDRAM_Camera/Example/Sdram_Control/Sdram_RD_FIFO.v     ;         ;
; Sdram_Control/Sdram_WR_FIFO.v     ; yes             ; User Wizard-Generated File   ; C:/Users/team06/Downloads/SDRAM_Camera0114/SDRAM_Camera/Example/Sdram_Control/Sdram_WR_FIFO.v     ;         ;
; v/CCD_Capture.v                   ; yes             ; User Verilog HDL File        ; C:/Users/team06/Downloads/SDRAM_Camera0114/SDRAM_Camera/Example/v/CCD_Capture.v                   ;         ;
; v/I2C_CCD_Config.v                ; yes             ; User Verilog HDL File        ; C:/Users/team06/Downloads/SDRAM_Camera0114/SDRAM_Camera/Example/v/I2C_CCD_Config.v                ;         ;
; v/I2C_Controller.v                ; yes             ; User Verilog HDL File        ; C:/Users/team06/Downloads/SDRAM_Camera0114/SDRAM_Camera/Example/v/I2C_Controller.v                ;         ;
; v/Line_Buffer.v                   ; yes             ; User Wizard-Generated File   ; C:/Users/team06/Downloads/SDRAM_Camera0114/SDRAM_Camera/Example/v/Line_Buffer.v                   ;         ;
; v/RAW2RGB.v                       ; yes             ; User Verilog HDL File        ; C:/Users/team06/Downloads/SDRAM_Camera0114/SDRAM_Camera/Example/v/RAW2RGB.v                       ;         ;
; v/Reset_Delay.v                   ; yes             ; User Verilog HDL File        ; C:/Users/team06/Downloads/SDRAM_Camera0114/SDRAM_Camera/Example/v/Reset_Delay.v                   ;         ;
; v/VGA_Controller.v                ; yes             ; User Verilog HDL File        ; C:/Users/team06/Downloads/SDRAM_Camera0114/SDRAM_Camera/Example/v/VGA_Controller.v                ;         ;
; v/sdram_pll.v                     ; yes             ; User Wizard-Generated File   ; C:/Users/team06/Downloads/SDRAM_Camera0114/SDRAM_Camera/Example/v/sdram_pll.v                     ;         ;
; VGA_Param.h                       ; yes             ; User Unspecified File        ; C:/Users/team06/Downloads/SDRAM_Camera0114/SDRAM_Camera/Example/VGA_Param.h                       ;         ;
; DE2_115_CAMERA.v                  ; yes             ; User Verilog HDL File        ; C:/Users/team06/Downloads/SDRAM_Camera0114/SDRAM_Camera/Example/DE2_115_CAMERA.v                  ;         ;
; db/shift_taps_4cs.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/team06/Downloads/SDRAM_Camera0114/SDRAM_Camera/Example/db/shift_taps_4cs.tdf             ;         ;
; altshift_taps.tdf                 ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/altshift_taps.tdf                                  ;         ;
; altdpram.inc                      ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/altdpram.inc                                       ;         ;
; lpm_counter.inc                   ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_counter.inc                                    ;         ;
; lpm_compare.inc                   ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_compare.inc                                    ;         ;
; lpm_constant.inc                  ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_constant.inc                                   ;         ;
; db/altsyncram_bka1.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/team06/Downloads/SDRAM_Camera0114/SDRAM_Camera/Example/db/altsyncram_bka1.tdf            ;         ;
; db/cntr_auf.tdf                   ; yes             ; Auto-Generated Megafunction  ; C:/Users/team06/Downloads/SDRAM_Camera0114/SDRAM_Camera/Example/db/cntr_auf.tdf                   ;         ;
; db/cmpr_7ic.tdf                   ; yes             ; Auto-Generated Megafunction  ; C:/Users/team06/Downloads/SDRAM_Camera0114/SDRAM_Camera/Example/db/cmpr_7ic.tdf                   ;         ;
; altpll.tdf                        ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/altpll.tdf                                         ;         ;
; aglobal150.inc                    ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/aglobal150.inc                                     ;         ;
; stratix_pll.inc                   ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/stratix_pll.inc                                    ;         ;
; stratixii_pll.inc                 ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/stratixii_pll.inc                                  ;         ;
; cycloneii_pll.inc                 ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/cycloneii_pll.inc                                  ;         ;
; db/altpll_f423.tdf                ; yes             ; Auto-Generated Megafunction  ; C:/Users/team06/Downloads/SDRAM_Camera0114/SDRAM_Camera/Example/db/altpll_f423.tdf                ;         ;
; dcfifo_mixed_widths.tdf           ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf                            ;         ;
; db/dcfifo_lhh1.tdf                ; yes             ; Auto-Generated Megafunction  ; C:/Users/team06/Downloads/SDRAM_Camera0114/SDRAM_Camera/Example/db/dcfifo_lhh1.tdf                ;         ;
; db/a_gray2bin_ugb.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/team06/Downloads/SDRAM_Camera0114/SDRAM_Camera/Example/db/a_gray2bin_ugb.tdf             ;         ;
; db/a_graycounter_t57.tdf          ; yes             ; Auto-Generated Megafunction  ; C:/Users/team06/Downloads/SDRAM_Camera0114/SDRAM_Camera/Example/db/a_graycounter_t57.tdf          ;         ;
; db/a_graycounter_ojc.tdf          ; yes             ; Auto-Generated Megafunction  ; C:/Users/team06/Downloads/SDRAM_Camera0114/SDRAM_Camera/Example/db/a_graycounter_ojc.tdf          ;         ;
; db/altsyncram_rj31.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/team06/Downloads/SDRAM_Camera0114/SDRAM_Camera/Example/db/altsyncram_rj31.tdf            ;         ;
; db/dffpipe_gd9.tdf                ; yes             ; Auto-Generated Megafunction  ; C:/Users/team06/Downloads/SDRAM_Camera0114/SDRAM_Camera/Example/db/dffpipe_gd9.tdf                ;         ;
; db/alt_synch_pipe_ikd.tdf         ; yes             ; Auto-Generated Megafunction  ; C:/Users/team06/Downloads/SDRAM_Camera0114/SDRAM_Camera/Example/db/alt_synch_pipe_ikd.tdf         ;         ;
; db/dffpipe_ld9.tdf                ; yes             ; Auto-Generated Megafunction  ; C:/Users/team06/Downloads/SDRAM_Camera0114/SDRAM_Camera/Example/db/dffpipe_ld9.tdf                ;         ;
; db/alt_synch_pipe_jkd.tdf         ; yes             ; Auto-Generated Megafunction  ; C:/Users/team06/Downloads/SDRAM_Camera0114/SDRAM_Camera/Example/db/alt_synch_pipe_jkd.tdf         ;         ;
; db/dffpipe_md9.tdf                ; yes             ; Auto-Generated Megafunction  ; C:/Users/team06/Downloads/SDRAM_Camera0114/SDRAM_Camera/Example/db/dffpipe_md9.tdf                ;         ;
; db/cmpr_f66.tdf                   ; yes             ; Auto-Generated Megafunction  ; C:/Users/team06/Downloads/SDRAM_Camera0114/SDRAM_Camera/Example/db/cmpr_f66.tdf                   ;         ;
; db/cntr_54e.tdf                   ; yes             ; Auto-Generated Megafunction  ; C:/Users/team06/Downloads/SDRAM_Camera0114/SDRAM_Camera/Example/db/cntr_54e.tdf                   ;         ;
; db/dcfifo_dih1.tdf                ; yes             ; Auto-Generated Megafunction  ; C:/Users/team06/Downloads/SDRAM_Camera0114/SDRAM_Camera/Example/db/dcfifo_dih1.tdf                ;         ;
; db/a_graycounter_s57.tdf          ; yes             ; Auto-Generated Megafunction  ; C:/Users/team06/Downloads/SDRAM_Camera0114/SDRAM_Camera/Example/db/a_graycounter_s57.tdf          ;         ;
; db/a_graycounter_pjc.tdf          ; yes             ; Auto-Generated Megafunction  ; C:/Users/team06/Downloads/SDRAM_Camera0114/SDRAM_Camera/Example/db/a_graycounter_pjc.tdf          ;         ;
; db/altsyncram_sj31.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/team06/Downloads/SDRAM_Camera0114/SDRAM_Camera/Example/db/altsyncram_sj31.tdf            ;         ;
; db/alt_synch_pipe_kkd.tdf         ; yes             ; Auto-Generated Megafunction  ; C:/Users/team06/Downloads/SDRAM_Camera0114/SDRAM_Camera/Example/db/alt_synch_pipe_kkd.tdf         ;         ;
; db/dffpipe_nd9.tdf                ; yes             ; Auto-Generated Megafunction  ; C:/Users/team06/Downloads/SDRAM_Camera0114/SDRAM_Camera/Example/db/dffpipe_nd9.tdf                ;         ;
; db/alt_synch_pipe_lkd.tdf         ; yes             ; Auto-Generated Megafunction  ; C:/Users/team06/Downloads/SDRAM_Camera0114/SDRAM_Camera/Example/db/alt_synch_pipe_lkd.tdf         ;         ;
; db/dffpipe_od9.tdf                ; yes             ; Auto-Generated Megafunction  ; C:/Users/team06/Downloads/SDRAM_Camera0114/SDRAM_Camera/Example/db/dffpipe_od9.tdf                ;         ;
; db/my_pll_altpll.v                ; yes             ; Auto-Generated Megafunction  ; C:/Users/team06/Downloads/SDRAM_Camera0114/SDRAM_Camera/Example/db/my_pll_altpll.v                ;         ;
; lpm_divide.tdf                    ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_divide.tdf                                     ;         ;
; abs_divider.inc                   ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/abs_divider.inc                                    ;         ;
; sign_div_unsign.inc               ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/sign_div_unsign.inc                                ;         ;
; db/lpm_divide_6bm.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/team06/Downloads/SDRAM_Camera0114/SDRAM_Camera/Example/db/lpm_divide_6bm.tdf             ;         ;
; db/sign_div_unsign_rlh.tdf        ; yes             ; Auto-Generated Megafunction  ; C:/Users/team06/Downloads/SDRAM_Camera0114/SDRAM_Camera/Example/db/sign_div_unsign_rlh.tdf        ;         ;
; db/alt_u_div_a7f.tdf              ; yes             ; Auto-Generated Megafunction  ; C:/Users/team06/Downloads/SDRAM_Camera0114/SDRAM_Camera/Example/db/alt_u_div_a7f.tdf              ;         ;
; db/add_sub_7pc.tdf                ; yes             ; Auto-Generated Megafunction  ; C:/Users/team06/Downloads/SDRAM_Camera0114/SDRAM_Camera/Example/db/add_sub_7pc.tdf                ;         ;
; db/add_sub_8pc.tdf                ; yes             ; Auto-Generated Megafunction  ; C:/Users/team06/Downloads/SDRAM_Camera0114/SDRAM_Camera/Example/db/add_sub_8pc.tdf                ;         ;
; lpm_mult.tdf                      ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_mult.tdf                                       ;         ;
; lpm_add_sub.inc                   ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_add_sub.inc                                    ;         ;
; multcore.inc                      ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/multcore.inc                                       ;         ;
; bypassff.inc                      ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/bypassff.inc                                       ;         ;
; altshift.inc                      ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/altshift.inc                                       ;         ;
; multcore.tdf                      ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/multcore.tdf                                       ;         ;
; csa_add.inc                       ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/csa_add.inc                                        ;         ;
; mpar_add.inc                      ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/mpar_add.inc                                       ;         ;
; muleabz.inc                       ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/muleabz.inc                                        ;         ;
; mul_lfrg.inc                      ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/mul_lfrg.inc                                       ;         ;
; mul_boothc.inc                    ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/mul_boothc.inc                                     ;         ;
; alt_ded_mult.inc                  ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/alt_ded_mult.inc                                   ;         ;
; alt_ded_mult_y.inc                ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/alt_ded_mult_y.inc                                 ;         ;
; dffpipe.inc                       ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/dffpipe.inc                                        ;         ;
; mpar_add.tdf                      ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/mpar_add.tdf                                       ;         ;
; lpm_add_sub.tdf                   ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_add_sub.tdf                                    ;         ;
; addcore.inc                       ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/addcore.inc                                        ;         ;
; look_add.inc                      ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/look_add.inc                                       ;         ;
; alt_stratix_add_sub.inc           ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/alt_stratix_add_sub.inc                            ;         ;
; db/add_sub_jgh.tdf                ; yes             ; Auto-Generated Megafunction  ; C:/Users/team06/Downloads/SDRAM_Camera0114/SDRAM_Camera/Example/db/add_sub_jgh.tdf                ;         ;
; db/add_sub_ngh.tdf                ; yes             ; Auto-Generated Megafunction  ; C:/Users/team06/Downloads/SDRAM_Camera0114/SDRAM_Camera/Example/db/add_sub_ngh.tdf                ;         ;
; altshift.tdf                      ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/altshift.tdf                                       ;         ;
; db/add_sub_kgh.tdf                ; yes             ; Auto-Generated Megafunction  ; C:/Users/team06/Downloads/SDRAM_Camera0114/SDRAM_Camera/Example/db/add_sub_kgh.tdf                ;         ;
; db/add_sub_ogh.tdf                ; yes             ; Auto-Generated Megafunction  ; C:/Users/team06/Downloads/SDRAM_Camera0114/SDRAM_Camera/Example/db/add_sub_ogh.tdf                ;         ;
+-----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                          ;
+---------------------------------------------+------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                  ;
+---------------------------------------------+------------------------------------------------------------------------+
; Estimated Total logic elements              ; 5,137                                                                  ;
;                                             ;                                                                        ;
; Total combinational functions               ; 4607                                                                   ;
; Logic element usage by number of LUT inputs ;                                                                        ;
;     -- 4 input functions                    ; 1971                                                                   ;
;     -- 3 input functions                    ; 732                                                                    ;
;     -- <=2 input functions                  ; 1904                                                                   ;
;                                             ;                                                                        ;
; Logic elements by mode                      ;                                                                        ;
;     -- normal mode                          ; 2931                                                                   ;
;     -- arithmetic mode                      ; 1676                                                                   ;
;                                             ;                                                                        ;
; Total registers                             ; 2556                                                                   ;
;     -- Dedicated logic registers            ; 2556                                                                   ;
;     -- I/O registers                        ; 0                                                                      ;
;                                             ;                                                                        ;
; I/O pins                                    ; 427                                                                    ;
; Total memory bits                           ; 57400                                                                  ;
;                                             ;                                                                        ;
; Embedded Multiplier 9-bit elements          ; 0                                                                      ;
;                                             ;                                                                        ;
; Total PLLs                                  ; 2                                                                      ;
;     -- PLLs                                 ; 2                                                                      ;
;                                             ;                                                                        ;
; Maximum fan-out node                        ; sdram_pll:u6|altpll:altpll_component|altpll_f423:auto_generated|clk[0] ;
; Maximum fan-out                             ; 1850                                                                   ;
; Total fan-out                               ; 26669                                                                  ;
; Average fan-out                             ; 3.25                                                                   ;
+---------------------------------------------+------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                  ;
+--------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                   ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                        ; Library Name ;
+--------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |DE2_115_CAMERA                                              ; 4607 (135)        ; 2556 (14)    ; 57400       ; 0            ; 0       ; 0         ; 427  ; 0            ; |DE2_115_CAMERA                                                                                                                                                                            ; work         ;
;    |CCD_Capture:u3|                                          ; 53 (53)           ; 48 (48)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|CCD_Capture:u3                                                                                                                                                             ; work         ;
;    |Flash_Controller:u12|                                    ; 308 (156)         ; 189 (85)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Flash_Controller:u12                                                                                                                                                       ; work         ;
;       |I2Cinitialize:init|                                   ; 95 (27)           ; 59 (21)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Flash_Controller:u12|I2Cinitialize:init                                                                                                                                    ; work         ;
;          |I2Csender:i2csender|                               ; 68 (68)           ; 38 (38)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender                                                                                                                ; work         ;
;       |Para2Seri:p2s|                                        ; 26 (26)           ; 21 (21)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Flash_Controller:u12|Para2Seri:p2s                                                                                                                                         ; work         ;
;       |flash:flash|                                          ; 31 (31)           ; 24 (24)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Flash_Controller:u12|flash:flash                                                                                                                                           ; work         ;
;    |I2C_CCD_Config:u8|                                       ; 218 (149)         ; 130 (92)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|I2C_CCD_Config:u8                                                                                                                                                          ; work         ;
;       |I2C_Controller:u0|                                    ; 69 (69)           ; 38 (38)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|I2C_CCD_Config:u8|I2C_Controller:u0                                                                                                                                        ; work         ;
;    |Music_Controller:u9|                                     ; 226 (226)         ; 114 (114)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Music_Controller:u9                                                                                                                                                        ; work         ;
;    |Object_Detector:u11|                                     ; 2326 (1773)       ; 1058 (1058)  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Object_Detector:u11                                                                                                                                                        ; work         ;
;       |lpm_divide:Mod0|                                      ; 276 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Object_Detector:u11|lpm_divide:Mod0                                                                                                                                        ; work         ;
;          |lpm_divide_6bm:auto_generated|                     ; 276 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Object_Detector:u11|lpm_divide:Mod0|lpm_divide_6bm:auto_generated                                                                                                          ; work         ;
;             |sign_div_unsign_rlh:divider|                    ; 276 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Object_Detector:u11|lpm_divide:Mod0|lpm_divide_6bm:auto_generated|sign_div_unsign_rlh:divider                                                                              ; work         ;
;                |alt_u_div_a7f:divider|                       ; 276 (276)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Object_Detector:u11|lpm_divide:Mod0|lpm_divide_6bm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider                                                        ; work         ;
;       |lpm_divide:Mod1|                                      ; 277 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Object_Detector:u11|lpm_divide:Mod1                                                                                                                                        ; work         ;
;          |lpm_divide_6bm:auto_generated|                     ; 277 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Object_Detector:u11|lpm_divide:Mod1|lpm_divide_6bm:auto_generated                                                                                                          ; work         ;
;             |sign_div_unsign_rlh:divider|                    ; 277 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Object_Detector:u11|lpm_divide:Mod1|lpm_divide_6bm:auto_generated|sign_div_unsign_rlh:divider                                                                              ; work         ;
;                |alt_u_div_a7f:divider|                       ; 277 (277)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Object_Detector:u11|lpm_divide:Mod1|lpm_divide_6bm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider                                                        ; work         ;
;    |RAW2RGB:u4|                                              ; 199 (184)         ; 110 (100)    ; 28728       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|RAW2RGB:u4                                                                                                                                                                 ; work         ;
;       |Line_Buffer:L1|                                       ; 15 (0)            ; 10 (0)       ; 28728       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|RAW2RGB:u4|Line_Buffer:L1                                                                                                                                                  ; work         ;
;          |altshift_taps:altshift_taps_component|             ; 15 (0)            ; 10 (0)       ; 28728       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component                                                                                                            ; work         ;
;             |shift_taps_4cs:auto_generated|                  ; 15 (0)            ; 10 (0)       ; 28728       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_4cs:auto_generated                                                                              ; work         ;
;                |altsyncram_bka1:altsyncram2|                 ; 0 (0)             ; 0 (0)        ; 28728       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_4cs:auto_generated|altsyncram_bka1:altsyncram2                                                  ; work         ;
;                |cntr_auf:cntr1|                              ; 15 (12)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_4cs:auto_generated|cntr_auf:cntr1                                                               ; work         ;
;                   |cmpr_7ic:cmpr4|                           ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_4cs:auto_generated|cntr_auf:cntr1|cmpr_7ic:cmpr4                                                ; work         ;
;    |Reset_Delay:u2|                                          ; 49 (49)           ; 35 (35)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Reset_Delay:u2                                                                                                                                                             ; work         ;
;    |Sdram_Control:u7|                                        ; 693 (265)         ; 688 (157)    ; 28672       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7                                                                                                                                                           ; work         ;
;       |Sdram_RD_FIFO:u_read1_fifo|                           ; 75 (0)            ; 106 (0)      ; 6656        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo                                                                                                                                ; work         ;
;          |dcfifo_mixed_widths:dcfifo_mixed_widths_component| ; 75 (0)            ; 106 (0)      ; 6656        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component                                                                              ; work         ;
;             |dcfifo_dih1:auto_generated|                     ; 75 (14)           ; 106 (27)     ; 6656        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated                                                   ; work         ;
;                |a_gray2bin_ugb:wrptr_g_gray2bin|             ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_gray2bin_ugb:wrptr_g_gray2bin                   ; work         ;
;                |a_gray2bin_ugb:ws_dgrp_gray2bin|             ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_gray2bin_ugb:ws_dgrp_gray2bin                   ; work         ;
;                |a_graycounter_pjc:wrptr_g1p|                 ; 16 (16)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p                       ; work         ;
;                |a_graycounter_s57:rdptr_g1p|                 ; 16 (16)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p                       ; work         ;
;                |alt_synch_pipe_kkd:rs_dgwp|                  ; 0 (0)             ; 18 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp                        ; work         ;
;                   |dffpipe_nd9:dffpipe12|                    ; 0 (0)             ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12  ; work         ;
;                |alt_synch_pipe_lkd:ws_dgrp|                  ; 0 (0)             ; 18 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp                        ; work         ;
;                   |dffpipe_od9:dffpipe15|                    ; 0 (0)             ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15  ; work         ;
;                |altsyncram_sj31:fifo_ram|                    ; 0 (0)             ; 0 (0)        ; 6656        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram                          ; work         ;
;                |cmpr_f66:rdempty_eq_comp|                    ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cmpr_f66:rdempty_eq_comp                          ; work         ;
;                |cmpr_f66:wrfull_eq_comp|                     ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cmpr_f66:wrfull_eq_comp                           ; work         ;
;                |cntr_54e:cntr_b|                             ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b                                   ; work         ;
;                |dffpipe_gd9:ws_brp|                          ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp                                ; work         ;
;                |dffpipe_gd9:ws_bwp|                          ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp                                ; work         ;
;       |Sdram_RD_FIFO:u_read2_fifo|                           ; 75 (0)            ; 106 (0)      ; 5632        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo                                                                                                                                ; work         ;
;          |dcfifo_mixed_widths:dcfifo_mixed_widths_component| ; 75 (0)            ; 106 (0)      ; 5632        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component                                                                              ; work         ;
;             |dcfifo_dih1:auto_generated|                     ; 75 (14)           ; 106 (27)     ; 5632        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated                                                   ; work         ;
;                |a_gray2bin_ugb:wrptr_g_gray2bin|             ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_gray2bin_ugb:wrptr_g_gray2bin                   ; work         ;
;                |a_gray2bin_ugb:ws_dgrp_gray2bin|             ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_gray2bin_ugb:ws_dgrp_gray2bin                   ; work         ;
;                |a_graycounter_pjc:wrptr_g1p|                 ; 16 (16)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p                       ; work         ;
;                |a_graycounter_s57:rdptr_g1p|                 ; 16 (16)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p                       ; work         ;
;                |alt_synch_pipe_kkd:rs_dgwp|                  ; 0 (0)             ; 18 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp                        ; work         ;
;                   |dffpipe_nd9:dffpipe12|                    ; 0 (0)             ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12  ; work         ;
;                |alt_synch_pipe_lkd:ws_dgrp|                  ; 0 (0)             ; 18 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp                        ; work         ;
;                   |dffpipe_od9:dffpipe15|                    ; 0 (0)             ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15  ; work         ;
;                |altsyncram_sj31:fifo_ram|                    ; 0 (0)             ; 0 (0)        ; 5632        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram                          ; work         ;
;                |cmpr_f66:rdempty_eq_comp|                    ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cmpr_f66:rdempty_eq_comp                          ; work         ;
;                |cmpr_f66:wrfull_eq_comp|                     ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cmpr_f66:wrfull_eq_comp                           ; work         ;
;                |cntr_54e:cntr_b|                             ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b                                   ; work         ;
;                |dffpipe_gd9:ws_brp|                          ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp                                ; work         ;
;                |dffpipe_gd9:ws_bwp|                          ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp                                ; work         ;
;       |Sdram_WR_FIFO:u_write1_fifo|                          ; 77 (0)            ; 107 (0)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo                                                                                                                               ; work         ;
;          |dcfifo_mixed_widths:dcfifo_mixed_widths_component| ; 77 (0)            ; 107 (0)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component                                                                             ; work         ;
;             |dcfifo_lhh1:auto_generated|                     ; 77 (15)           ; 107 (28)     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated                                                  ; work         ;
;                |a_gray2bin_ugb:rdptr_g_gray2bin|             ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_gray2bin_ugb:rdptr_g_gray2bin                  ; work         ;
;                |a_gray2bin_ugb:rs_dgwp_gray2bin|             ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_gray2bin_ugb:rs_dgwp_gray2bin                  ; work         ;
;                |a_graycounter_ojc:wrptr_g1p|                 ; 16 (16)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p                      ; work         ;
;                |a_graycounter_t57:rdptr_g1p|                 ; 17 (17)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p                      ; work         ;
;                |alt_synch_pipe_ikd:rs_dgwp|                  ; 0 (0)             ; 18 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp                       ; work         ;
;                   |dffpipe_ld9:dffpipe12|                    ; 0 (0)             ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_ld9:dffpipe12 ; work         ;
;                |alt_synch_pipe_jkd:ws_dgrp|                  ; 0 (0)             ; 18 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp                       ; work         ;
;                   |dffpipe_md9:dffpipe15|                    ; 0 (0)             ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_md9:dffpipe15 ; work         ;
;                |altsyncram_rj31:fifo_ram|                    ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram                         ; work         ;
;                |cmpr_f66:rdempty_eq_comp|                    ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|cmpr_f66:rdempty_eq_comp                         ; work         ;
;                |cmpr_f66:wrfull_eq_comp|                     ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|cmpr_f66:wrfull_eq_comp                          ; work         ;
;                |cntr_54e:cntr_b|                             ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|cntr_54e:cntr_b                                  ; work         ;
;                |dffpipe_gd9:rs_brp|                          ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp                               ; work         ;
;                |dffpipe_gd9:rs_bwp|                          ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp                               ; work         ;
;       |Sdram_WR_FIFO:u_write2_fifo|                          ; 77 (0)            ; 107 (0)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo                                                                                                                               ; work         ;
;          |dcfifo_mixed_widths:dcfifo_mixed_widths_component| ; 77 (0)            ; 107 (0)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component                                                                             ; work         ;
;             |dcfifo_lhh1:auto_generated|                     ; 77 (15)           ; 107 (28)     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated                                                  ; work         ;
;                |a_gray2bin_ugb:rdptr_g_gray2bin|             ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_gray2bin_ugb:rdptr_g_gray2bin                  ; work         ;
;                |a_gray2bin_ugb:rs_dgwp_gray2bin|             ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_gray2bin_ugb:rs_dgwp_gray2bin                  ; work         ;
;                |a_graycounter_ojc:wrptr_g1p|                 ; 16 (16)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p                      ; work         ;
;                |a_graycounter_t57:rdptr_g1p|                 ; 17 (17)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p                      ; work         ;
;                |alt_synch_pipe_ikd:rs_dgwp|                  ; 0 (0)             ; 18 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp                       ; work         ;
;                   |dffpipe_ld9:dffpipe12|                    ; 0 (0)             ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_ld9:dffpipe12 ; work         ;
;                |alt_synch_pipe_jkd:ws_dgrp|                  ; 0 (0)             ; 18 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp                       ; work         ;
;                   |dffpipe_md9:dffpipe15|                    ; 0 (0)             ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_md9:dffpipe15 ; work         ;
;                |altsyncram_rj31:fifo_ram|                    ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram                         ; work         ;
;                |cmpr_f66:rdempty_eq_comp|                    ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|cmpr_f66:rdempty_eq_comp                         ; work         ;
;                |cmpr_f66:wrfull_eq_comp|                     ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|cmpr_f66:wrfull_eq_comp                          ; work         ;
;                |cntr_54e:cntr_b|                             ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|cntr_54e:cntr_b                                  ; work         ;
;                |dffpipe_gd9:rs_brp|                          ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp                               ; work         ;
;                |dffpipe_gd9:rs_bwp|                          ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp                               ; work         ;
;       |command:u_command|                                    ; 60 (60)           ; 49 (49)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|command:u_command                                                                                                                                         ; work         ;
;       |control_interface:u_control_interface|                ; 64 (64)           ; 56 (56)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|control_interface:u_control_interface                                                                                                                     ; work         ;
;    |SevenHexDecoder:u10|                                     ; 27 (27)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|SevenHexDecoder:u10                                                                                                                                                        ; work         ;
;    |SramReader:player|                                       ; 86 (86)           ; 89 (89)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|SramReader:player                                                                                                                                                          ; work         ;
;    |SramWriter:recorder|                                     ; 149 (149)         ; 49 (49)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|SramWriter:recorder                                                                                                                                                        ; work         ;
;    |VGA_Controller:u1|                                       ; 57 (57)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|VGA_Controller:u1                                                                                                                                                          ; work         ;
;    |lpm_mult:Mult0|                                          ; 36 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|lpm_mult:Mult0                                                                                                                                                             ; work         ;
;       |multcore:mult_core|                                   ; 36 (20)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|lpm_mult:Mult0|multcore:mult_core                                                                                                                                          ; work         ;
;          |mpar_add:padder|                                   ; 16 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                                                                                          ; work         ;
;             |lpm_add_sub:adder[0]|                           ; 9 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                     ; work         ;
;                |add_sub_jgh:auto_generated|                  ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_jgh:auto_generated                                                                          ; work         ;
;             |mpar_add:sub_par_add|                           ; 7 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                                                     ; work         ;
;                |lpm_add_sub:adder[0]|                        ; 7 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                                                                ; work         ;
;                   |add_sub_ngh:auto_generated|               ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_ngh:auto_generated                                                     ; work         ;
;    |lpm_mult:Mult1|                                          ; 45 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|lpm_mult:Mult1                                                                                                                                                             ; work         ;
;       |multcore:mult_core|                                   ; 45 (25)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|lpm_mult:Mult1|multcore:mult_core                                                                                                                                          ; work         ;
;          |mpar_add:padder|                                   ; 20 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder                                                                                                                          ; work         ;
;             |lpm_add_sub:adder[0]|                           ; 11 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                     ; work         ;
;                |add_sub_kgh:auto_generated|                  ; 11 (11)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_kgh:auto_generated                                                                          ; work         ;
;             |mpar_add:sub_par_add|                           ; 9 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                                                     ; work         ;
;                |lpm_add_sub:adder[0]|                        ; 9 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                                                                ; work         ;
;                   |add_sub_ogh:auto_generated|               ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_ogh:auto_generated                                                     ; work         ;
;    |my_pll:pll0|                                             ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|my_pll:pll0                                                                                                                                                                ; work         ;
;       |altpll:altpll_component|                              ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|my_pll:pll0|altpll:altpll_component                                                                                                                                        ; work         ;
;          |my_pll_altpll:auto_generated|                      ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|my_pll:pll0|altpll:altpll_component|my_pll_altpll:auto_generated                                                                                                           ; work         ;
;    |sdram_pll:u6|                                            ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|sdram_pll:u6                                                                                                                                                               ; work         ;
;       |altpll:altpll_component|                              ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|sdram_pll:u6|altpll:altpll_component                                                                                                                                       ; work         ;
;          |altpll_f423:auto_generated|                        ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|sdram_pll:u6|altpll:altpll_component|altpll_f423:auto_generated                                                                                                            ; work         ;
+--------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                   ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                                                          ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_4cs:auto_generated|altsyncram_bka1:altsyncram2|ALTSYNCRAM                          ; M9K  ; Simple Dual Port ; 798          ; 36           ; 798          ; 36           ; 28728 ; None ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 256          ; 32           ; 512          ; 16           ; 8192  ; None ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 256          ; 32           ; 512          ; 16           ; 8192  ; None ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 512          ; 16           ; 256          ; 32           ; 8192  ; None ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 512          ; 16           ; 256          ; 32           ; 8192  ; None ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


+----------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                          ;
+--------+--------------+---------+--------------+--------------+------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance              ; IP Include File ;
+--------+--------------+---------+--------------+--------------+------------------------------+-----------------+
; Altera ; ALTPLL       ; 15.0    ; N/A          ; N/A          ; |DE2_115_CAMERA|my_pll:pll0  ; v/my_pll.vhd    ;
; Altera ; ALTPLL       ; 16.0    ; N/A          ; N/A          ; |DE2_115_CAMERA|sdram_pll:u6 ; v/sdram_pll.v   ;
+--------+--------------+---------+--------------+--------------+------------------------------+-----------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------+
; State Machine - |DE2_115_CAMERA|Music_Controller:u9|bar2_count_r ;
+-------------------+----------------------------------------------+
; Name              ; bar2_count_r.1000                            ;
+-------------------+----------------------------------------------+
; bar2_count_r.0000 ; 0                                            ;
; bar2_count_r.1000 ; 1                                            ;
+-------------------+----------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------+
; State Machine - |DE2_115_CAMERA|I2C_CCD_Config:u8|mSetup_ST       ;
+----------------+----------------+----------------+----------------+
; Name           ; mSetup_ST.0000 ; mSetup_ST.0010 ; mSetup_ST.0001 ;
+----------------+----------------+----------------+----------------+
; mSetup_ST.0000 ; 0              ; 0              ; 0              ;
; mSetup_ST.0001 ; 1              ; 0              ; 1              ;
; mSetup_ST.0010 ; 1              ; 1              ; 0              ;
+----------------+----------------+----------------+----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+
; Register name                                                                                                                                           ; Reason for Removal                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+
; SevenHexDecoder:u10|state_r[0]                                                                                                                          ; Stuck at GND due to stuck port clear                                                ;
; SevenHexDecoder:u10|count_r[0..31]                                                                                                                      ; Stuck at GND due to stuck port clear                                                ;
; SevenHexDecoder:u10|state_r[1..31]                                                                                                                      ; Stuck at GND due to stuck port clear                                                ;
; VGA_Controller:u1|oVGA_SYNC                                                                                                                             ; Stuck at GND due to stuck port data_in                                              ;
; Sdram_Control:u7|mDATAOUT[0,1,15..17,31]                                                                                                                ; Lost fanout                                                                         ;
; Flash_Controller:u12|state_r[1..31]                                                                                                                     ; Stuck at GND due to stuck port data_in                                              ;
; I2C_CCD_Config:u8|senosr_exposure[0..2]                                                                                                                 ; Stuck at GND due to stuck port data_in                                              ;
; I2C_CCD_Config:u8|mI2C_DATA[31]                                                                                                                         ; Stuck at VCC due to stuck port data_in                                              ;
; I2C_CCD_Config:u8|mI2C_DATA[30]                                                                                                                         ; Stuck at GND due to stuck port data_in                                              ;
; I2C_CCD_Config:u8|mI2C_DATA[27..29]                                                                                                                     ; Stuck at VCC due to stuck port data_in                                              ;
; I2C_CCD_Config:u8|mI2C_DATA[26]                                                                                                                         ; Stuck at GND due to stuck port data_in                                              ;
; I2C_CCD_Config:u8|mI2C_DATA[25]                                                                                                                         ; Stuck at VCC due to stuck port data_in                                              ;
; I2C_CCD_Config:u8|mI2C_DATA[24]                                                                                                                         ; Stuck at GND due to stuck port data_in                                              ;
; I2C_CCD_Config:u8|I2C_Controller:u0|SD[31]                                                                                                              ; Stuck at VCC due to stuck port data_in                                              ;
; I2C_CCD_Config:u8|I2C_Controller:u0|SD[30]                                                                                                              ; Stuck at GND due to stuck port data_in                                              ;
; I2C_CCD_Config:u8|I2C_Controller:u0|SD[27..29]                                                                                                          ; Stuck at VCC due to stuck port data_in                                              ;
; I2C_CCD_Config:u8|I2C_Controller:u0|SD[26]                                                                                                              ; Stuck at GND due to stuck port data_in                                              ;
; I2C_CCD_Config:u8|I2C_Controller:u0|SD[25]                                                                                                              ; Stuck at VCC due to stuck port data_in                                              ;
; I2C_CCD_Config:u8|I2C_Controller:u0|SD[24]                                                                                                              ; Stuck at GND due to stuck port data_in                                              ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[8]  ; Lost fanout                                                                         ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[8]  ; Lost fanout                                                                         ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[8]  ; Lost fanout                                                                         ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[8]  ; Lost fanout                                                                         ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[8] ; Lost fanout                                                                         ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[8] ; Lost fanout                                                                         ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[8] ; Lost fanout                                                                         ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[8] ; Lost fanout                                                                         ;
; SramReader:player|data2_r[0..62]                                                                                                                        ; Merged with SramReader:player|data2_r[63]                                           ;
; Music_Controller:u9|TIMEDELAY[1..8,10,11,13..16,18,23..28]                                                                                              ; Merged with Music_Controller:u9|TIMEDELAY[0]                                        ;
; Music_Controller:u9|TIMEDELAY[9,12,17,19..21]                                                                                                           ; Merged with Music_Controller:u9|TIMEDELAY[22]                                       ;
; Sdram_Control:u7|rWR1_ADDR[0..5]                                                                                                                        ; Merged with Sdram_Control:u7|rWR1_ADDR[6]                                           ;
; Sdram_Control:u7|rWR2_ADDR[0..5]                                                                                                                        ; Merged with Sdram_Control:u7|rWR2_ADDR[6]                                           ;
; Sdram_Control:u7|rRD1_ADDR[0..5]                                                                                                                        ; Merged with Sdram_Control:u7|rRD1_ADDR[6]                                           ;
; Sdram_Control:u7|rRD2_ADDR[0..5]                                                                                                                        ; Merged with Sdram_Control:u7|rRD2_ADDR[6]                                           ;
; Sdram_Control:u7|mLENGTH[0..5]                                                                                                                          ; Merged with Sdram_Control:u7|mLENGTH[6]                                             ;
; Sdram_Control:u7|mADDR[0..5]                                                                                                                            ; Merged with Sdram_Control:u7|mADDR[6]                                               ;
; Sdram_Control:u7|control_interface:u_control_interface|SADDR[0..5]                                                                                      ; Merged with Sdram_Control:u7|control_interface:u_control_interface|SADDR[6]         ;
; SramReader:player|state_r[4..9,11..31]                                                                                                                  ; Merged with SramReader:player|state_r[10]                                           ;
; Music_Controller:u9|r_state_r[4..9,11..31]                                                                                                              ; Merged with Music_Controller:u9|r_state_r[10]                                       ;
; Music_Controller:u9|state_r[1..9,11..31]                                                                                                                ; Merged with Music_Controller:u9|state_r[10]                                         ;
; SramWriter:recorder|state_r[3..9,11..31]                                                                                                                ; Merged with SramWriter:recorder|state_r[10]                                         ;
; VGA_Controller:u1|H_Cont[12]                                                                                                                            ; Merged with Object_Detector:u11|H_Cont[12]                                          ;
; VGA_Controller:u1|H_Cont[11]                                                                                                                            ; Merged with Object_Detector:u11|H_Cont[11]                                          ;
; VGA_Controller:u1|H_Cont[10]                                                                                                                            ; Merged with Object_Detector:u11|H_Cont[10]                                          ;
; VGA_Controller:u1|H_Cont[9]                                                                                                                             ; Merged with Object_Detector:u11|H_Cont[9]                                           ;
; VGA_Controller:u1|H_Cont[8]                                                                                                                             ; Merged with Object_Detector:u11|H_Cont[8]                                           ;
; VGA_Controller:u1|H_Cont[7]                                                                                                                             ; Merged with Object_Detector:u11|H_Cont[7]                                           ;
; VGA_Controller:u1|H_Cont[6]                                                                                                                             ; Merged with Object_Detector:u11|H_Cont[6]                                           ;
; VGA_Controller:u1|H_Cont[5]                                                                                                                             ; Merged with Object_Detector:u11|H_Cont[5]                                           ;
; VGA_Controller:u1|H_Cont[4]                                                                                                                             ; Merged with Object_Detector:u11|H_Cont[4]                                           ;
; VGA_Controller:u1|H_Cont[3]                                                                                                                             ; Merged with Object_Detector:u11|H_Cont[3]                                           ;
; VGA_Controller:u1|H_Cont[2]                                                                                                                             ; Merged with Object_Detector:u11|H_Cont[2]                                           ;
; VGA_Controller:u1|H_Cont[1]                                                                                                                             ; Merged with Object_Detector:u11|H_Cont[1]                                           ;
; VGA_Controller:u1|H_Cont[0]                                                                                                                             ; Merged with Object_Detector:u11|H_Cont[0]                                           ;
; VGA_Controller:u1|V_Cont[12]                                                                                                                            ; Merged with Object_Detector:u11|V_Cont[12]                                          ;
; VGA_Controller:u1|V_Cont[11]                                                                                                                            ; Merged with Object_Detector:u11|V_Cont[11]                                          ;
; VGA_Controller:u1|V_Cont[10]                                                                                                                            ; Merged with Object_Detector:u11|V_Cont[10]                                          ;
; VGA_Controller:u1|V_Cont[9]                                                                                                                             ; Merged with Object_Detector:u11|V_Cont[9]                                           ;
; VGA_Controller:u1|V_Cont[8]                                                                                                                             ; Merged with Object_Detector:u11|V_Cont[8]                                           ;
; VGA_Controller:u1|V_Cont[7]                                                                                                                             ; Merged with Object_Detector:u11|V_Cont[7]                                           ;
; VGA_Controller:u1|V_Cont[6]                                                                                                                             ; Merged with Object_Detector:u11|V_Cont[6]                                           ;
; VGA_Controller:u1|V_Cont[5]                                                                                                                             ; Merged with Object_Detector:u11|V_Cont[5]                                           ;
; VGA_Controller:u1|V_Cont[4]                                                                                                                             ; Merged with Object_Detector:u11|V_Cont[4]                                           ;
; VGA_Controller:u1|V_Cont[3]                                                                                                                             ; Merged with Object_Detector:u11|V_Cont[3]                                           ;
; VGA_Controller:u1|V_Cont[2]                                                                                                                             ; Merged with Object_Detector:u11|V_Cont[2]                                           ;
; VGA_Controller:u1|V_Cont[1]                                                                                                                             ; Merged with Object_Detector:u11|V_Cont[1]                                           ;
; VGA_Controller:u1|V_Cont[0]                                                                                                                             ; Merged with Object_Detector:u11|V_Cont[0]                                           ;
; Flash_Controller:u12|Para2Seri:p2s|state_r[1..9,11..31]                                                                                                 ; Merged with Flash_Controller:u12|Para2Seri:p2s|state_r[10]                          ;
; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|state_r[2..9,11..31]                                                                        ; Merged with Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|state_r[10] ;
; Flash_Controller:u12|I2Cinitialize:init|state_r[2..9,11..31]                                                                                            ; Merged with Flash_Controller:u12|I2Cinitialize:init|state_r[10]                     ;
; Flash_Controller:u12|I2Cinitialize:init|data_r[8,14..17,19,22,23]                                                                                       ; Merged with Flash_Controller:u12|I2Cinitialize:init|data_r[13]                      ;
; Flash_Controller:u12|I2Cinitialize:init|data_r[20,21]                                                                                                   ; Merged with Flash_Controller:u12|I2Cinitialize:init|data_r[18]                      ;
; SramReader:player|data2_r[63]                                                                                                                           ; Stuck at GND due to stuck port data_in                                              ;
; Music_Controller:u9|TIMEDELAY[0]                                                                                                                        ; Stuck at GND due to stuck port data_in                                              ;
; Music_Controller:u9|TIMEDELAY[22]                                                                                                                       ; Stuck at VCC due to stuck port data_in                                              ;
; Sdram_Control:u7|rWR1_ADDR[6]                                                                                                                           ; Stuck at GND due to stuck port data_in                                              ;
; Sdram_Control:u7|rWR2_ADDR[6]                                                                                                                           ; Stuck at GND due to stuck port data_in                                              ;
; Sdram_Control:u7|rRD1_ADDR[6]                                                                                                                           ; Stuck at GND due to stuck port data_in                                              ;
; Sdram_Control:u7|rRD2_ADDR[6]                                                                                                                           ; Stuck at GND due to stuck port data_in                                              ;
; Sdram_Control:u7|mLENGTH[6]                                                                                                                             ; Stuck at GND due to stuck port data_in                                              ;
; Sdram_Control:u7|mADDR[6]                                                                                                                               ; Stuck at GND due to stuck port data_in                                              ;
; Sdram_Control:u7|control_interface:u_control_interface|SADDR[6]                                                                                         ; Stuck at GND due to stuck port data_in                                              ;
; Music_Controller:u9|state_r[10]                                                                                                                         ; Stuck at GND due to stuck port data_in                                              ;
; Flash_Controller:u12|Para2Seri:p2s|state_r[10]                                                                                                          ; Stuck at GND due to stuck port data_in                                              ;
; SramReader:player|state_r[10]                                                                                                                           ; Stuck at GND due to stuck port data_in                                              ;
; SramWriter:recorder|state_r[10]                                                                                                                         ; Stuck at GND due to stuck port data_in                                              ;
; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|state_r[10]                                                                                 ; Stuck at GND due to stuck port data_in                                              ;
; Flash_Controller:u12|I2Cinitialize:init|state_r[10]                                                                                                     ; Stuck at GND due to stuck port data_in                                              ;
; Flash_Controller:u12|I2Cinitialize:init|data_r[13]                                                                                                      ; Stuck at GND due to stuck port data_in                                              ;
; Music_Controller:u9|bar2_count_r~4                                                                                                                      ; Lost fanout                                                                         ;
; Music_Controller:u9|bar2_count_r~5                                                                                                                      ; Lost fanout                                                                         ;
; Music_Controller:u9|bar2_count_r~6                                                                                                                      ; Lost fanout                                                                         ;
; I2C_CCD_Config:u8|mSetup_ST~9                                                                                                                           ; Lost fanout                                                                         ;
; I2C_CCD_Config:u8|mSetup_ST~10                                                                                                                          ; Lost fanout                                                                         ;
; Music_Controller:u9|bar2_count_r.1000                                                                                                                   ; Lost fanout                                                                         ;
; Music_Controller:u9|r_state_r[10]                                                                                                                       ; Stuck at GND due to stuck port data_in                                              ;
; I2C_CCD_Config:u8|LUT_INDEX[5]                                                                                                                          ; Stuck at GND due to stuck port data_in                                              ;
; Total Number of Removed Registers = 522                                                                                                                 ;                                                                                     ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                    ;
+----------------------------------+---------------------------+-----------------------------------------------------------------+
; Register name                    ; Reason for Removal        ; Registers Removed due to This Register                          ;
+----------------------------------+---------------------------+-----------------------------------------------------------------+
; Flash_Controller:u12|state_r[31] ; Stuck at GND              ; Flash_Controller:u12|I2Cinitialize:init|state_r[10],            ;
;                                  ; due to stuck port data_in ; Flash_Controller:u12|I2Cinitialize:init|data_r[13]              ;
; Sdram_Control:u7|rWR1_ADDR[6]    ; Stuck at GND              ; Sdram_Control:u7|mADDR[6],                                      ;
;                                  ; due to stuck port data_in ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[6] ;
; I2C_CCD_Config:u8|mI2C_DATA[31]  ; Stuck at VCC              ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[31]                      ;
;                                  ; due to stuck port data_in ;                                                                 ;
; I2C_CCD_Config:u8|mI2C_DATA[30]  ; Stuck at GND              ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[30]                      ;
;                                  ; due to stuck port data_in ;                                                                 ;
; I2C_CCD_Config:u8|mI2C_DATA[29]  ; Stuck at VCC              ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[29]                      ;
;                                  ; due to stuck port data_in ;                                                                 ;
; I2C_CCD_Config:u8|mI2C_DATA[28]  ; Stuck at VCC              ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[28]                      ;
;                                  ; due to stuck port data_in ;                                                                 ;
; I2C_CCD_Config:u8|mI2C_DATA[27]  ; Stuck at VCC              ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[27]                      ;
;                                  ; due to stuck port data_in ;                                                                 ;
; I2C_CCD_Config:u8|mI2C_DATA[26]  ; Stuck at GND              ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[26]                      ;
;                                  ; due to stuck port data_in ;                                                                 ;
; I2C_CCD_Config:u8|mI2C_DATA[25]  ; Stuck at VCC              ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[25]                      ;
;                                  ; due to stuck port data_in ;                                                                 ;
; I2C_CCD_Config:u8|mI2C_DATA[24]  ; Stuck at GND              ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[24]                      ;
;                                  ; due to stuck port data_in ;                                                                 ;
; Music_Controller:u9|TIMEDELAY[0] ; Stuck at GND              ; Music_Controller:u9|r_state_r[10]                               ;
;                                  ; due to stuck port data_in ;                                                                 ;
+----------------------------------+---------------------------+-----------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2556  ;
; Number of registers using Synchronous Clear  ; 1122  ;
; Number of registers using Synchronous Load   ; 51    ;
; Number of registers using Asynchronous Clear ; 2390  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1715  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                   ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Music_Controller:u9|r_state_r[0]                                                                                                                                    ; 34      ;
; Music_Controller:u9|r_state_r[3]                                                                                                                                    ; 37      ;
; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|scl_r                                                                                                   ; 11      ;
; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[5]                                                                                                                   ; 12      ;
; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[4]                                                                                                                   ; 13      ;
; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[3]                                                                                                                   ; 22      ;
; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[2]                                                                                                                   ; 19      ;
; I2C_CCD_Config:u8|I2C_Controller:u0|SCLK                                                                                                                            ; 4       ;
; Music_Controller:u9|rst_r                                                                                                                                           ; 173     ;
; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[1]                                                                                                                   ; 17      ;
; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[0]                                                                                                                   ; 20      ;
; I2C_CCD_Config:u8|I2C_Controller:u0|END                                                                                                                             ; 5       ;
; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|sda_r                                                                                                   ; 3       ;
; I2C_CCD_Config:u8|I2C_Controller:u0|SDO                                                                                                                             ; 6       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0     ; 6       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0     ; 6       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0    ; 7       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0    ; 7       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9        ; 4       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0  ; 1       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9        ; 4       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0  ; 1       ;
; Sdram_Control:u7|rRD2_ADDR[20]                                                                                                                                      ; 3       ;
; Sdram_Control:u7|rWR2_ADDR[20]                                                                                                                                      ; 3       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6       ; 4       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6       ; 4       ;
; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[21]                                                                                              ; 1       ;
; I2C_CCD_Config:u8|senosr_exposure[8]                                                                                                                                ; 2       ;
; I2C_CCD_Config:u8|senosr_exposure[10]                                                                                                                               ; 2       ;
; I2C_CCD_Config:u8|senosr_exposure[9]                                                                                                                                ; 2       ;
; I2C_CCD_Config:u8|senosr_exposure[7]                                                                                                                                ; 2       ;
; I2C_CCD_Config:u8|senosr_exposure[6]                                                                                                                                ; 2       ;
; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[20]                                                                                              ; 1       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a0 ; 1       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a0 ; 1       ;
; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[18]                                                                                              ; 1       ;
; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[12]                                                                                              ; 1       ;
; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[11]                                                                                              ; 1       ;
; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[10]                                                                                              ; 1       ;
; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[9]                                                                                               ; 1       ;
; Total number of inverted registers = 40                                                                                                                             ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------+
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE2_115_CAMERA|Music_Controller:u9|state_r[0]                                              ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |DE2_115_CAMERA|VGA_Controller:u1|oVGA_G[6]                                                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |DE2_115_CAMERA|Flash_Controller:u12|play_data_r[11]                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE2_115_CAMERA|Sdram_Control:u7|command:u_command|BA[0]                                    ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |DE2_115_CAMERA|Sdram_Control:u7|control_interface:u_control_interface|timer[10]            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE2_115_CAMERA|Sdram_Control:u7|command:u_command|command_delay[4]                         ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE2_115_CAMERA|VGA_Controller:u1|oVGA_R[7]                                                 ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |DE2_115_CAMERA|Sdram_Control:u7|command:u_command|SA[2]                                    ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |DE2_115_CAMERA|CCD_Capture:u3|X_Cont[1]                                                    ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |DE2_115_CAMERA|CCD_Capture:u3|Y_Cont[15]                                                   ;
; 4:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |DE2_115_CAMERA|Flash_Controller:u12|Para2Seri:p2s|data_r[11]                               ;
; 16:1               ; 4 bits    ; 40 LEs        ; 16 LEs               ; 24 LEs                 ; Yes        ; |DE2_115_CAMERA|Flash_Controller:u12|addr_read_r[17]                                        ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; Yes        ; |DE2_115_CAMERA|Flash_Controller:u12|Para2Seri:p2s|state_r[10]                              ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |DE2_115_CAMERA|Flash_Controller:u12|Para2Seri:p2s|count_r[0]                               ;
; 5:1                ; 15 bits   ; 45 LEs        ; 15 LEs               ; 30 LEs                 ; Yes        ; |DE2_115_CAMERA|Object_Detector:u11|detect_count[0][13]                                     ;
; 5:1                ; 15 bits   ; 45 LEs        ; 15 LEs               ; 30 LEs                 ; Yes        ; |DE2_115_CAMERA|Object_Detector:u11|detect_count[8][14]                                     ;
; 5:1                ; 15 bits   ; 45 LEs        ; 15 LEs               ; 30 LEs                 ; Yes        ; |DE2_115_CAMERA|Object_Detector:u11|detect_count[16][0]                                     ;
; 5:1                ; 15 bits   ; 45 LEs        ; 15 LEs               ; 30 LEs                 ; Yes        ; |DE2_115_CAMERA|Object_Detector:u11|detect_count[24][6]                                     ;
; 5:1                ; 15 bits   ; 45 LEs        ; 15 LEs               ; 30 LEs                 ; Yes        ; |DE2_115_CAMERA|Object_Detector:u11|detect_count[32][0]                                     ;
; 5:1                ; 15 bits   ; 45 LEs        ; 15 LEs               ; 30 LEs                 ; Yes        ; |DE2_115_CAMERA|Object_Detector:u11|detect_count[40][8]                                     ;
; 5:1                ; 15 bits   ; 45 LEs        ; 15 LEs               ; 30 LEs                 ; Yes        ; |DE2_115_CAMERA|Object_Detector:u11|detect_count[48][9]                                     ;
; 5:1                ; 15 bits   ; 45 LEs        ; 15 LEs               ; 30 LEs                 ; Yes        ; |DE2_115_CAMERA|Object_Detector:u11|detect_count[56][3]                                     ;
; 5:1                ; 15 bits   ; 45 LEs        ; 15 LEs               ; 30 LEs                 ; Yes        ; |DE2_115_CAMERA|Object_Detector:u11|detect_count[1][4]                                      ;
; 5:1                ; 15 bits   ; 45 LEs        ; 15 LEs               ; 30 LEs                 ; Yes        ; |DE2_115_CAMERA|Object_Detector:u11|detect_count[9][1]                                      ;
; 5:1                ; 15 bits   ; 45 LEs        ; 15 LEs               ; 30 LEs                 ; Yes        ; |DE2_115_CAMERA|Object_Detector:u11|detect_count[17][9]                                     ;
; 5:1                ; 15 bits   ; 45 LEs        ; 15 LEs               ; 30 LEs                 ; Yes        ; |DE2_115_CAMERA|Object_Detector:u11|detect_count[25][12]                                    ;
; 5:1                ; 15 bits   ; 45 LEs        ; 15 LEs               ; 30 LEs                 ; Yes        ; |DE2_115_CAMERA|Object_Detector:u11|detect_count[33][5]                                     ;
; 5:1                ; 15 bits   ; 45 LEs        ; 15 LEs               ; 30 LEs                 ; Yes        ; |DE2_115_CAMERA|Object_Detector:u11|detect_count[41][4]                                     ;
; 5:1                ; 15 bits   ; 45 LEs        ; 15 LEs               ; 30 LEs                 ; Yes        ; |DE2_115_CAMERA|Object_Detector:u11|detect_count[49][4]                                     ;
; 5:1                ; 15 bits   ; 45 LEs        ; 15 LEs               ; 30 LEs                 ; Yes        ; |DE2_115_CAMERA|Object_Detector:u11|detect_count[57][8]                                     ;
; 5:1                ; 15 bits   ; 45 LEs        ; 15 LEs               ; 30 LEs                 ; Yes        ; |DE2_115_CAMERA|Object_Detector:u11|detect_count[2][4]                                      ;
; 5:1                ; 15 bits   ; 45 LEs        ; 15 LEs               ; 30 LEs                 ; Yes        ; |DE2_115_CAMERA|Object_Detector:u11|detect_count[10][1]                                     ;
; 5:1                ; 15 bits   ; 45 LEs        ; 15 LEs               ; 30 LEs                 ; Yes        ; |DE2_115_CAMERA|Object_Detector:u11|detect_count[18][0]                                     ;
; 5:1                ; 15 bits   ; 45 LEs        ; 15 LEs               ; 30 LEs                 ; Yes        ; |DE2_115_CAMERA|Object_Detector:u11|detect_count[26][4]                                     ;
; 5:1                ; 15 bits   ; 45 LEs        ; 15 LEs               ; 30 LEs                 ; Yes        ; |DE2_115_CAMERA|Object_Detector:u11|detect_count[34][5]                                     ;
; 5:1                ; 15 bits   ; 45 LEs        ; 15 LEs               ; 30 LEs                 ; Yes        ; |DE2_115_CAMERA|Object_Detector:u11|detect_count[42][1]                                     ;
; 5:1                ; 15 bits   ; 45 LEs        ; 15 LEs               ; 30 LEs                 ; Yes        ; |DE2_115_CAMERA|Object_Detector:u11|detect_count[50][13]                                    ;
; 5:1                ; 15 bits   ; 45 LEs        ; 15 LEs               ; 30 LEs                 ; Yes        ; |DE2_115_CAMERA|Object_Detector:u11|detect_count[58][13]                                    ;
; 5:1                ; 15 bits   ; 45 LEs        ; 15 LEs               ; 30 LEs                 ; Yes        ; |DE2_115_CAMERA|Object_Detector:u11|detect_count[3][4]                                      ;
; 5:1                ; 15 bits   ; 45 LEs        ; 15 LEs               ; 30 LEs                 ; Yes        ; |DE2_115_CAMERA|Object_Detector:u11|detect_count[11][2]                                     ;
; 5:1                ; 15 bits   ; 45 LEs        ; 15 LEs               ; 30 LEs                 ; Yes        ; |DE2_115_CAMERA|Object_Detector:u11|detect_count[19][5]                                     ;
; 5:1                ; 15 bits   ; 45 LEs        ; 15 LEs               ; 30 LEs                 ; Yes        ; |DE2_115_CAMERA|Object_Detector:u11|detect_count[27][12]                                    ;
; 5:1                ; 15 bits   ; 45 LEs        ; 15 LEs               ; 30 LEs                 ; Yes        ; |DE2_115_CAMERA|Object_Detector:u11|detect_count[35][6]                                     ;
; 5:1                ; 15 bits   ; 45 LEs        ; 15 LEs               ; 30 LEs                 ; Yes        ; |DE2_115_CAMERA|Object_Detector:u11|detect_count[43][3]                                     ;
; 5:1                ; 15 bits   ; 45 LEs        ; 15 LEs               ; 30 LEs                 ; Yes        ; |DE2_115_CAMERA|Object_Detector:u11|detect_count[51][3]                                     ;
; 5:1                ; 15 bits   ; 45 LEs        ; 15 LEs               ; 30 LEs                 ; Yes        ; |DE2_115_CAMERA|Object_Detector:u11|detect_count[59][5]                                     ;
; 5:1                ; 15 bits   ; 45 LEs        ; 15 LEs               ; 30 LEs                 ; Yes        ; |DE2_115_CAMERA|Object_Detector:u11|detect_count[4][14]                                     ;
; 5:1                ; 15 bits   ; 45 LEs        ; 15 LEs               ; 30 LEs                 ; Yes        ; |DE2_115_CAMERA|Object_Detector:u11|detect_count[12][3]                                     ;
; 5:1                ; 15 bits   ; 45 LEs        ; 15 LEs               ; 30 LEs                 ; Yes        ; |DE2_115_CAMERA|Object_Detector:u11|detect_count[20][12]                                    ;
; 5:1                ; 15 bits   ; 45 LEs        ; 15 LEs               ; 30 LEs                 ; Yes        ; |DE2_115_CAMERA|Object_Detector:u11|detect_count[28][11]                                    ;
; 5:1                ; 15 bits   ; 45 LEs        ; 15 LEs               ; 30 LEs                 ; Yes        ; |DE2_115_CAMERA|Object_Detector:u11|detect_count[36][5]                                     ;
; 5:1                ; 15 bits   ; 45 LEs        ; 15 LEs               ; 30 LEs                 ; Yes        ; |DE2_115_CAMERA|Object_Detector:u11|detect_count[44][10]                                    ;
; 5:1                ; 15 bits   ; 45 LEs        ; 15 LEs               ; 30 LEs                 ; Yes        ; |DE2_115_CAMERA|Object_Detector:u11|detect_count[52][11]                                    ;
; 5:1                ; 15 bits   ; 45 LEs        ; 15 LEs               ; 30 LEs                 ; Yes        ; |DE2_115_CAMERA|Object_Detector:u11|detect_count[60][12]                                    ;
; 5:1                ; 15 bits   ; 45 LEs        ; 15 LEs               ; 30 LEs                 ; Yes        ; |DE2_115_CAMERA|Object_Detector:u11|detect_count[5][5]                                      ;
; 5:1                ; 15 bits   ; 45 LEs        ; 15 LEs               ; 30 LEs                 ; Yes        ; |DE2_115_CAMERA|Object_Detector:u11|detect_count[13][0]                                     ;
; 5:1                ; 15 bits   ; 45 LEs        ; 15 LEs               ; 30 LEs                 ; Yes        ; |DE2_115_CAMERA|Object_Detector:u11|detect_count[21][0]                                     ;
; 5:1                ; 15 bits   ; 45 LEs        ; 15 LEs               ; 30 LEs                 ; Yes        ; |DE2_115_CAMERA|Object_Detector:u11|detect_count[29][2]                                     ;
; 5:1                ; 15 bits   ; 45 LEs        ; 15 LEs               ; 30 LEs                 ; Yes        ; |DE2_115_CAMERA|Object_Detector:u11|detect_count[37][8]                                     ;
; 5:1                ; 15 bits   ; 45 LEs        ; 15 LEs               ; 30 LEs                 ; Yes        ; |DE2_115_CAMERA|Object_Detector:u11|detect_count[45][4]                                     ;
; 5:1                ; 15 bits   ; 45 LEs        ; 15 LEs               ; 30 LEs                 ; Yes        ; |DE2_115_CAMERA|Object_Detector:u11|detect_count[53][3]                                     ;
; 5:1                ; 15 bits   ; 45 LEs        ; 15 LEs               ; 30 LEs                 ; Yes        ; |DE2_115_CAMERA|Object_Detector:u11|detect_count[61][12]                                    ;
; 5:1                ; 15 bits   ; 45 LEs        ; 15 LEs               ; 30 LEs                 ; Yes        ; |DE2_115_CAMERA|Object_Detector:u11|detect_count[6][6]                                      ;
; 5:1                ; 15 bits   ; 45 LEs        ; 15 LEs               ; 30 LEs                 ; Yes        ; |DE2_115_CAMERA|Object_Detector:u11|detect_count[14][5]                                     ;
; 5:1                ; 15 bits   ; 45 LEs        ; 15 LEs               ; 30 LEs                 ; Yes        ; |DE2_115_CAMERA|Object_Detector:u11|detect_count[22][7]                                     ;
; 5:1                ; 15 bits   ; 45 LEs        ; 15 LEs               ; 30 LEs                 ; Yes        ; |DE2_115_CAMERA|Object_Detector:u11|detect_count[30][7]                                     ;
; 5:1                ; 15 bits   ; 45 LEs        ; 15 LEs               ; 30 LEs                 ; Yes        ; |DE2_115_CAMERA|Object_Detector:u11|detect_count[38][14]                                    ;
; 5:1                ; 15 bits   ; 45 LEs        ; 15 LEs               ; 30 LEs                 ; Yes        ; |DE2_115_CAMERA|Object_Detector:u11|detect_count[46][0]                                     ;
; 5:1                ; 15 bits   ; 45 LEs        ; 15 LEs               ; 30 LEs                 ; Yes        ; |DE2_115_CAMERA|Object_Detector:u11|detect_count[54][10]                                    ;
; 5:1                ; 15 bits   ; 45 LEs        ; 15 LEs               ; 30 LEs                 ; Yes        ; |DE2_115_CAMERA|Object_Detector:u11|detect_count[62][12]                                    ;
; 5:1                ; 15 bits   ; 45 LEs        ; 15 LEs               ; 30 LEs                 ; Yes        ; |DE2_115_CAMERA|Object_Detector:u11|detect_count[7][8]                                      ;
; 5:1                ; 15 bits   ; 45 LEs        ; 15 LEs               ; 30 LEs                 ; Yes        ; |DE2_115_CAMERA|Object_Detector:u11|detect_count[15][11]                                    ;
; 5:1                ; 15 bits   ; 45 LEs        ; 15 LEs               ; 30 LEs                 ; Yes        ; |DE2_115_CAMERA|Object_Detector:u11|detect_count[23][11]                                    ;
; 5:1                ; 15 bits   ; 45 LEs        ; 15 LEs               ; 30 LEs                 ; Yes        ; |DE2_115_CAMERA|Object_Detector:u11|detect_count[31][11]                                    ;
; 5:1                ; 15 bits   ; 45 LEs        ; 15 LEs               ; 30 LEs                 ; Yes        ; |DE2_115_CAMERA|Object_Detector:u11|detect_count[39][11]                                    ;
; 5:1                ; 15 bits   ; 45 LEs        ; 15 LEs               ; 30 LEs                 ; Yes        ; |DE2_115_CAMERA|Object_Detector:u11|detect_count[47][3]                                     ;
; 5:1                ; 15 bits   ; 45 LEs        ; 15 LEs               ; 30 LEs                 ; Yes        ; |DE2_115_CAMERA|Object_Detector:u11|detect_count[55][9]                                     ;
; 5:1                ; 15 bits   ; 45 LEs        ; 15 LEs               ; 30 LEs                 ; Yes        ; |DE2_115_CAMERA|Object_Detector:u11|detect_count[63][6]                                     ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |DE2_115_CAMERA|Sdram_Control:u7|command:u_command|rp_shift[0]                              ;
; 5:1                ; 16 bits   ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; Yes        ; |DE2_115_CAMERA|Sdram_Control:u7|mADDR[14]                                                  ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |DE2_115_CAMERA|Object_Detector:u11|H_count_r[3]                                            ;
; 4:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |DE2_115_CAMERA|SramReader:player|data_r[7]                                                 ;
; 4:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |DE2_115_CAMERA|SramReader:player|data_r[31]                                                ;
; 4:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |DE2_115_CAMERA|SramReader:player|data_r[44]                                                ;
; 4:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |DE2_115_CAMERA|SramReader:player|data_r[63]                                                ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE2_115_CAMERA|Flash_Controller:u12|flash:flash|counter[0]                                 ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |DE2_115_CAMERA|SramWriter:recorder|r_count_r[0]                                            ;
; 18:1               ; 32 bits   ; 384 LEs       ; 64 LEs               ; 320 LEs                ; Yes        ; |DE2_115_CAMERA|Music_Controller:u9|time_count_r[22]                                        ;
; 64:1               ; 12 bits   ; 504 LEs       ; 204 LEs              ; 300 LEs                ; Yes        ; |DE2_115_CAMERA|I2C_CCD_Config:u8|mI2C_DATA[11]                                             ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE2_115_CAMERA|Sdram_Control:u7|CMD[0]                                                     ;
; 6:1                ; 11 bits   ; 44 LEs        ; 0 LEs                ; 44 LEs                 ; Yes        ; |DE2_115_CAMERA|Flash_Controller:u12|I2Cinitialize:init|data_r[3]                           ;
; 7:1                ; 3 bits    ; 12 LEs        ; 9 LEs                ; 3 LEs                  ; Yes        ; |DE2_115_CAMERA|Sdram_Control:u7|mRD                                                        ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |DE2_115_CAMERA|Sdram_Control:u7|WR_MASK[1]                                                 ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE2_115_CAMERA|Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|state_r[0]      ;
; 34:1               ; 5 bits    ; 110 LEs       ; 25 LEs               ; 85 LEs                 ; Yes        ; |DE2_115_CAMERA|Flash_Controller:u12|flash:flash|time_count[1]                              ;
; 10:1               ; 10 bits   ; 60 LEs        ; 40 LEs               ; 20 LEs                 ; Yes        ; |DE2_115_CAMERA|RAW2RGB:u4|rBlue[8]                                                         ;
; 7:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |DE2_115_CAMERA|Flash_Controller:u12|I2Cinitialize:init|count_r[0]                          ;
; 7:1                ; 15 bits   ; 60 LEs        ; 15 LEs               ; 45 LEs                 ; Yes        ; |DE2_115_CAMERA|SramWriter:recorder|addr_r[13]                                              ;
; 7:1                ; 5 bits    ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |DE2_115_CAMERA|SramWriter:recorder|addr_r[2]                                               ;
; 7:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |DE2_115_CAMERA|Sdram_Control:u7|ST[5]                                                      ;
; 9:1                ; 2 bits    ; 12 LEs        ; 2 LEs                ; 10 LEs                 ; Yes        ; |DE2_115_CAMERA|Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|byte_count_r[0] ;
; 9:1                ; 4 bits    ; 24 LEs        ; 4 LEs                ; 20 LEs                 ; Yes        ; |DE2_115_CAMERA|Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[0]  ;
; 12:1               ; 2 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |DE2_115_CAMERA|Flash_Controller:u12|I2Cinitialize:init|data_r[18]                          ;
; 11:1               ; 4 bits    ; 28 LEs        ; 4 LEs                ; 24 LEs                 ; Yes        ; |DE2_115_CAMERA|SramWriter:recorder|bar_count_r[3]                                          ;
; 11:1               ; 16 bits   ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |DE2_115_CAMERA|Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[22]      ;
; 11:1               ; 4 bits    ; 28 LEs        ; 4 LEs                ; 24 LEs                 ; Yes        ; |DE2_115_CAMERA|Music_Controller:u9|bar_count_r[0]                                          ;
; 10:1               ; 4 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |DE2_115_CAMERA|SramReader:player|addr_r[2]                                                 ;
; 10:1               ; 14 bits   ; 84 LEs        ; 14 LEs               ; 70 LEs                 ; Yes        ; |DE2_115_CAMERA|SramReader:player|addr_r[14]                                                ;
; 27:1               ; 7 bits    ; 126 LEs       ; 35 LEs               ; 91 LEs                 ; Yes        ; |DE2_115_CAMERA|Music_Controller:u9|music_enb_r[5]                                          ;
; 29:1               ; 19 bits   ; 361 LEs       ; 19 LEs               ; 342 LEs                ; Yes        ; |DE2_115_CAMERA|Flash_Controller:u12|play_data_temp_r[0]                                    ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |DE2_115_CAMERA|I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[5]                           ;
; 9:1                ; 10 bits   ; 60 LEs        ; 40 LEs               ; 20 LEs                 ; Yes        ; |DE2_115_CAMERA|RAW2RGB:u4|rRed[5]                                                          ;
; 10:1               ; 10 bits   ; 60 LEs        ; 40 LEs               ; 20 LEs                 ; Yes        ; |DE2_115_CAMERA|RAW2RGB:u4|rGreen[11]                                                       ;
; 21:1               ; 16 bits   ; 224 LEs       ; 48 LEs               ; 176 LEs                ; Yes        ; |DE2_115_CAMERA|SramWriter:recorder|record_data_r[5]                                        ;
; 11:1               ; 7 bits    ; 49 LEs        ; 7 LEs                ; 42 LEs                 ; Yes        ; |DE2_115_CAMERA|Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[21]      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |DE2_115_CAMERA|Music_Controller:u9|time_count_w                                            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |DE2_115_CAMERA|Music_Controller:u9|Mux0                                                    ;
; 8:1                ; 104 bits  ; 520 LEs       ; 520 LEs              ; 0 LEs                  ; No         ; |DE2_115_CAMERA|Object_Detector:u11|Mux25                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_4cs:auto_generated|altsyncram_bka1:altsyncram2 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                  ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated ;
+---------------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                        ;
+---------------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                         ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                         ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                                         ;
+---------------------------------------+-------+------+-------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                           ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                                   ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                                      ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                           ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity9a0                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity8                                                                                                                                      ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                  ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                  ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                            ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                             ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_ld9:dffpipe12 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                               ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                            ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                             ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_md9:dffpipe15 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                               ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated ;
+---------------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                        ;
+---------------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                         ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                         ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                                         ;
+---------------------------------------+-------+------+-------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                           ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                                   ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                                      ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                           ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity9a0                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity8                                                                                                                                      ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                  ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                  ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                            ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                             ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_ld9:dffpipe12 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                               ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                            ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                             ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_md9:dffpipe15 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                               ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated ;
+---------------------------------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                       ;
+---------------------------------------+-------+------+------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                        ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                        ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                                        ;
+---------------------------------------+-------+------+------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                          ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity6a0                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity5                                                                                                                                     ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                          ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                                  ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                                     ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                           ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                            ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                              ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                               ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                           ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                            ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                              ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                               ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated ;
+---------------------------------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                       ;
+---------------------------------------+-------+------+------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                        ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                        ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                                        ;
+---------------------------------------+-------+------+------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                          ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity6a0                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity5                                                                                                                                     ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                          ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                                  ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                                     ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                           ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                            ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                              ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                               ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                           ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                            ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                              ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                               ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |DE2_115_CAMERA ;
+----------------+----------+----------------------------------------------------+
; Parameter Name ; Value    ; Type                                               ;
+----------------+----------+----------------------------------------------------+
; CLK_Freq       ; 50000000 ; Signed Integer                                     ;
; I2C_Freq       ; 100000   ; Signed Integer                                     ;
+----------------+----------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CCD_Capture:u3 ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; COLUMN_WIDTH   ; 800   ; Signed Integer                     ;
; ROW_WIDTH      ; 600   ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component ;
+----------------+----------------+----------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                       ;
+----------------+----------------+----------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                    ;
; NUMBER_OF_TAPS ; 3              ; Signed Integer                                                             ;
; TAP_DISTANCE   ; 800            ; Signed Integer                                                             ;
; WIDTH          ; 12             ; Signed Integer                                                             ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                    ;
; CBXI_PARAMETER ; shift_taps_4cs ; Untyped                                                                    ;
+----------------+----------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_pll:u6|altpll:altpll_component ;
+-------------------------------+-------------------+-------------------------------+
; Parameter Name                ; Value             ; Type                          ;
+-------------------------------+-------------------+-------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                       ;
; PLL_TYPE                      ; AUTO              ; Untyped                       ;
; LPM_HINT                      ; UNUSED            ; Untyped                       ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                       ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                       ;
; SCAN_CHAIN                    ; LONG              ; Untyped                       ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                       ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer                ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                       ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                       ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                       ;
; LOCK_HIGH                     ; 1                 ; Untyped                       ;
; LOCK_LOW                      ; 1                 ; Untyped                       ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                       ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                       ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                       ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                       ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                       ;
; SKIP_VCO                      ; OFF               ; Untyped                       ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                       ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                       ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                       ;
; BANDWIDTH                     ; 0                 ; Untyped                       ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                       ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                       ;
; DOWN_SPREAD                   ; 0                 ; Untyped                       ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                       ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                       ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                       ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                       ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                       ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                       ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                       ;
; CLK4_MULTIPLY_BY              ; 4                 ; Signed Integer                ;
; CLK3_MULTIPLY_BY              ; 1                 ; Signed Integer                ;
; CLK2_MULTIPLY_BY              ; 1                 ; Signed Integer                ;
; CLK1_MULTIPLY_BY              ; 2                 ; Signed Integer                ;
; CLK0_MULTIPLY_BY              ; 2                 ; Signed Integer                ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                       ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                       ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                       ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                       ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                       ;
; CLK4_DIVIDE_BY                ; 5                 ; Signed Integer                ;
; CLK3_DIVIDE_BY                ; 2                 ; Signed Integer                ;
; CLK2_DIVIDE_BY                ; 2                 ; Signed Integer                ;
; CLK1_DIVIDE_BY                ; 1                 ; Signed Integer                ;
; CLK0_DIVIDE_BY                ; 1                 ; Signed Integer                ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                       ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                       ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                       ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                       ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                       ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                       ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                       ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                       ;
; CLK1_PHASE_SHIFT              ; -3000             ; Untyped                       ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                       ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                       ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                       ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                       ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                       ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                       ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                       ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                       ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                       ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                       ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                       ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                       ;
; CLK4_DUTY_CYCLE               ; 50                ; Signed Integer                ;
; CLK3_DUTY_CYCLE               ; 50                ; Signed Integer                ;
; CLK2_DUTY_CYCLE               ; 50                ; Signed Integer                ;
; CLK1_DUTY_CYCLE               ; 50                ; Signed Integer                ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                       ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                       ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                       ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                       ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                       ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                       ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                       ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                       ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                       ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                       ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                       ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                       ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                       ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                       ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                       ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                       ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                       ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                       ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                       ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                       ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                       ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                       ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                       ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                       ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                       ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                       ;
; DPA_DIVIDER                   ; 0                 ; Untyped                       ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                       ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                       ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                       ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                       ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                       ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                       ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                       ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                       ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                       ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                       ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                       ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                       ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                       ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                       ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                       ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                       ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                       ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                       ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                       ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                       ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                       ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                       ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                       ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                       ;
; VCO_MIN                       ; 0                 ; Untyped                       ;
; VCO_MAX                       ; 0                 ; Untyped                       ;
; VCO_CENTER                    ; 0                 ; Untyped                       ;
; PFD_MIN                       ; 0                 ; Untyped                       ;
; PFD_MAX                       ; 0                 ; Untyped                       ;
; M_INITIAL                     ; 0                 ; Untyped                       ;
; M                             ; 0                 ; Untyped                       ;
; N                             ; 1                 ; Untyped                       ;
; M2                            ; 1                 ; Untyped                       ;
; N2                            ; 1                 ; Untyped                       ;
; SS                            ; 1                 ; Untyped                       ;
; C0_HIGH                       ; 0                 ; Untyped                       ;
; C1_HIGH                       ; 0                 ; Untyped                       ;
; C2_HIGH                       ; 0                 ; Untyped                       ;
; C3_HIGH                       ; 0                 ; Untyped                       ;
; C4_HIGH                       ; 0                 ; Untyped                       ;
; C5_HIGH                       ; 0                 ; Untyped                       ;
; C6_HIGH                       ; 0                 ; Untyped                       ;
; C7_HIGH                       ; 0                 ; Untyped                       ;
; C8_HIGH                       ; 0                 ; Untyped                       ;
; C9_HIGH                       ; 0                 ; Untyped                       ;
; C0_LOW                        ; 0                 ; Untyped                       ;
; C1_LOW                        ; 0                 ; Untyped                       ;
; C2_LOW                        ; 0                 ; Untyped                       ;
; C3_LOW                        ; 0                 ; Untyped                       ;
; C4_LOW                        ; 0                 ; Untyped                       ;
; C5_LOW                        ; 0                 ; Untyped                       ;
; C6_LOW                        ; 0                 ; Untyped                       ;
; C7_LOW                        ; 0                 ; Untyped                       ;
; C8_LOW                        ; 0                 ; Untyped                       ;
; C9_LOW                        ; 0                 ; Untyped                       ;
; C0_INITIAL                    ; 0                 ; Untyped                       ;
; C1_INITIAL                    ; 0                 ; Untyped                       ;
; C2_INITIAL                    ; 0                 ; Untyped                       ;
; C3_INITIAL                    ; 0                 ; Untyped                       ;
; C4_INITIAL                    ; 0                 ; Untyped                       ;
; C5_INITIAL                    ; 0                 ; Untyped                       ;
; C6_INITIAL                    ; 0                 ; Untyped                       ;
; C7_INITIAL                    ; 0                 ; Untyped                       ;
; C8_INITIAL                    ; 0                 ; Untyped                       ;
; C9_INITIAL                    ; 0                 ; Untyped                       ;
; C0_MODE                       ; BYPASS            ; Untyped                       ;
; C1_MODE                       ; BYPASS            ; Untyped                       ;
; C2_MODE                       ; BYPASS            ; Untyped                       ;
; C3_MODE                       ; BYPASS            ; Untyped                       ;
; C4_MODE                       ; BYPASS            ; Untyped                       ;
; C5_MODE                       ; BYPASS            ; Untyped                       ;
; C6_MODE                       ; BYPASS            ; Untyped                       ;
; C7_MODE                       ; BYPASS            ; Untyped                       ;
; C8_MODE                       ; BYPASS            ; Untyped                       ;
; C9_MODE                       ; BYPASS            ; Untyped                       ;
; C0_PH                         ; 0                 ; Untyped                       ;
; C1_PH                         ; 0                 ; Untyped                       ;
; C2_PH                         ; 0                 ; Untyped                       ;
; C3_PH                         ; 0                 ; Untyped                       ;
; C4_PH                         ; 0                 ; Untyped                       ;
; C5_PH                         ; 0                 ; Untyped                       ;
; C6_PH                         ; 0                 ; Untyped                       ;
; C7_PH                         ; 0                 ; Untyped                       ;
; C8_PH                         ; 0                 ; Untyped                       ;
; C9_PH                         ; 0                 ; Untyped                       ;
; L0_HIGH                       ; 1                 ; Untyped                       ;
; L1_HIGH                       ; 1                 ; Untyped                       ;
; G0_HIGH                       ; 1                 ; Untyped                       ;
; G1_HIGH                       ; 1                 ; Untyped                       ;
; G2_HIGH                       ; 1                 ; Untyped                       ;
; G3_HIGH                       ; 1                 ; Untyped                       ;
; E0_HIGH                       ; 1                 ; Untyped                       ;
; E1_HIGH                       ; 1                 ; Untyped                       ;
; E2_HIGH                       ; 1                 ; Untyped                       ;
; E3_HIGH                       ; 1                 ; Untyped                       ;
; L0_LOW                        ; 1                 ; Untyped                       ;
; L1_LOW                        ; 1                 ; Untyped                       ;
; G0_LOW                        ; 1                 ; Untyped                       ;
; G1_LOW                        ; 1                 ; Untyped                       ;
; G2_LOW                        ; 1                 ; Untyped                       ;
; G3_LOW                        ; 1                 ; Untyped                       ;
; E0_LOW                        ; 1                 ; Untyped                       ;
; E1_LOW                        ; 1                 ; Untyped                       ;
; E2_LOW                        ; 1                 ; Untyped                       ;
; E3_LOW                        ; 1                 ; Untyped                       ;
; L0_INITIAL                    ; 1                 ; Untyped                       ;
; L1_INITIAL                    ; 1                 ; Untyped                       ;
; G0_INITIAL                    ; 1                 ; Untyped                       ;
; G1_INITIAL                    ; 1                 ; Untyped                       ;
; G2_INITIAL                    ; 1                 ; Untyped                       ;
; G3_INITIAL                    ; 1                 ; Untyped                       ;
; E0_INITIAL                    ; 1                 ; Untyped                       ;
; E1_INITIAL                    ; 1                 ; Untyped                       ;
; E2_INITIAL                    ; 1                 ; Untyped                       ;
; E3_INITIAL                    ; 1                 ; Untyped                       ;
; L0_MODE                       ; BYPASS            ; Untyped                       ;
; L1_MODE                       ; BYPASS            ; Untyped                       ;
; G0_MODE                       ; BYPASS            ; Untyped                       ;
; G1_MODE                       ; BYPASS            ; Untyped                       ;
; G2_MODE                       ; BYPASS            ; Untyped                       ;
; G3_MODE                       ; BYPASS            ; Untyped                       ;
; E0_MODE                       ; BYPASS            ; Untyped                       ;
; E1_MODE                       ; BYPASS            ; Untyped                       ;
; E2_MODE                       ; BYPASS            ; Untyped                       ;
; E3_MODE                       ; BYPASS            ; Untyped                       ;
; L0_PH                         ; 0                 ; Untyped                       ;
; L1_PH                         ; 0                 ; Untyped                       ;
; G0_PH                         ; 0                 ; Untyped                       ;
; G1_PH                         ; 0                 ; Untyped                       ;
; G2_PH                         ; 0                 ; Untyped                       ;
; G3_PH                         ; 0                 ; Untyped                       ;
; E0_PH                         ; 0                 ; Untyped                       ;
; E1_PH                         ; 0                 ; Untyped                       ;
; E2_PH                         ; 0                 ; Untyped                       ;
; E3_PH                         ; 0                 ; Untyped                       ;
; M_PH                          ; 0                 ; Untyped                       ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                       ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                       ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                       ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                       ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                       ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                       ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                       ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                       ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                       ;
; CLK0_COUNTER                  ; G0                ; Untyped                       ;
; CLK1_COUNTER                  ; G0                ; Untyped                       ;
; CLK2_COUNTER                  ; G0                ; Untyped                       ;
; CLK3_COUNTER                  ; G0                ; Untyped                       ;
; CLK4_COUNTER                  ; G0                ; Untyped                       ;
; CLK5_COUNTER                  ; G0                ; Untyped                       ;
; CLK6_COUNTER                  ; E0                ; Untyped                       ;
; CLK7_COUNTER                  ; E1                ; Untyped                       ;
; CLK8_COUNTER                  ; E2                ; Untyped                       ;
; CLK9_COUNTER                  ; E3                ; Untyped                       ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                       ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                       ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                       ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                       ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                       ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                       ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                       ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                       ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                       ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                       ;
; M_TIME_DELAY                  ; 0                 ; Untyped                       ;
; N_TIME_DELAY                  ; 0                 ; Untyped                       ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                       ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                       ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                       ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                       ;
; ENABLE0_COUNTER               ; L0                ; Untyped                       ;
; ENABLE1_COUNTER               ; L0                ; Untyped                       ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                       ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                       ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                       ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                       ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                       ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                       ;
; VCO_POST_SCALE                ; 0                 ; Untyped                       ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                       ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                       ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                       ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E      ; Untyped                       ;
; PORT_CLKENA0                  ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLKENA1                  ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLKENA2                  ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLKENA3                  ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLKENA4                  ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLKENA5                  ; PORT_UNUSED       ; Untyped                       ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                       ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                       ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                       ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                       ;
; PORT_EXTCLK0                  ; PORT_UNUSED       ; Untyped                       ;
; PORT_EXTCLK1                  ; PORT_UNUSED       ; Untyped                       ;
; PORT_EXTCLK2                  ; PORT_UNUSED       ; Untyped                       ;
; PORT_EXTCLK3                  ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLKBAD0                  ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLKBAD1                  ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLK0                     ; PORT_USED         ; Untyped                       ;
; PORT_CLK1                     ; PORT_USED         ; Untyped                       ;
; PORT_CLK2                     ; PORT_USED         ; Untyped                       ;
; PORT_CLK3                     ; PORT_USED         ; Untyped                       ;
; PORT_CLK4                     ; PORT_USED         ; Untyped                       ;
; PORT_CLK5                     ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                       ;
; PORT_SCANDATA                 ; PORT_UNUSED       ; Untyped                       ;
; PORT_SCANDATAOUT              ; PORT_UNUSED       ; Untyped                       ;
; PORT_SCANDONE                 ; PORT_UNUSED       ; Untyped                       ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                       ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                       ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLKLOSS                  ; PORT_UNUSED       ; Untyped                       ;
; PORT_INCLK1                   ; PORT_UNUSED       ; Untyped                       ;
; PORT_INCLK0                   ; PORT_USED         ; Untyped                       ;
; PORT_FBIN                     ; PORT_UNUSED       ; Untyped                       ;
; PORT_PLLENA                   ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLKSWITCH                ; PORT_UNUSED       ; Untyped                       ;
; PORT_ARESET                   ; PORT_UNUSED       ; Untyped                       ;
; PORT_PFDENA                   ; PORT_UNUSED       ; Untyped                       ;
; PORT_SCANCLK                  ; PORT_UNUSED       ; Untyped                       ;
; PORT_SCANACLR                 ; PORT_UNUSED       ; Untyped                       ;
; PORT_SCANREAD                 ; PORT_UNUSED       ; Untyped                       ;
; PORT_SCANWRITE                ; PORT_UNUSED       ; Untyped                       ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                       ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                       ;
; PORT_LOCKED                   ; PORT_UNUSED       ; Untyped                       ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED       ; Untyped                       ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                       ;
; PORT_PHASEDONE                ; PORT_UNUSED       ; Untyped                       ;
; PORT_PHASESTEP                ; PORT_UNUSED       ; Untyped                       ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED       ; Untyped                       ;
; PORT_SCANCLKENA               ; PORT_UNUSED       ; Untyped                       ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED       ; Untyped                       ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                       ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                       ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                       ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                       ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                       ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                       ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                       ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                       ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                       ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                       ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                       ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                       ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                       ;
; CBXI_PARAMETER                ; altpll_f423       ; Untyped                       ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                       ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                       ;
; WIDTH_CLOCK                   ; 5                 ; Signed Integer                ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                       ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                       ;
; DEVICE_FAMILY                 ; Cyclone IV E      ; Untyped                       ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                       ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                       ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                ;
+-------------------------------+-------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control:u7 ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                       ;
; REF_PER        ; 1024  ; Signed Integer                       ;
; SC_CL          ; 3     ; Signed Integer                       ;
; SC_RCD         ; 3     ; Signed Integer                       ;
; SC_RRD         ; 7     ; Signed Integer                       ;
; SC_PM          ; 1     ; Signed Integer                       ;
; SC_BL          ; 1     ; Signed Integer                       ;
; SDR_BL         ; 111   ; Unsigned Binary                      ;
; SDR_BT         ; 0     ; Unsigned Binary                      ;
; SDR_CL         ; 011   ; Unsigned Binary                      ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control:u7|control_interface:u_control_interface ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                                                             ;
; REF_PER        ; 1024  ; Signed Integer                                                             ;
; SC_CL          ; 3     ; Signed Integer                                                             ;
; SC_RCD         ; 3     ; Signed Integer                                                             ;
; SC_RRD         ; 7     ; Signed Integer                                                             ;
; SC_PM          ; 1     ; Signed Integer                                                             ;
; SC_BL          ; 1     ; Signed Integer                                                             ;
; SDR_BL         ; 111   ; Unsigned Binary                                                            ;
; SDR_BT         ; 0     ; Unsigned Binary                                                            ;
; SDR_CL         ; 011   ; Unsigned Binary                                                            ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control:u7|command:u_command ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                                         ;
; REF_PER        ; 1024  ; Signed Integer                                         ;
; SC_CL          ; 3     ; Signed Integer                                         ;
; SC_RCD         ; 3     ; Signed Integer                                         ;
; SC_RRD         ; 7     ; Signed Integer                                         ;
; SC_PM          ; 1     ; Signed Integer                                         ;
; SC_BL          ; 1     ; Signed Integer                                         ;
; SDR_BL         ; 111   ; Unsigned Binary                                        ;
; SDR_BT         ; 0     ; Unsigned Binary                                        ;
; SDR_CL         ; 011   ; Unsigned Binary                                        ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control:u7|sdr_data_path:u_sdr_data_path ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                                                     ;
; REF_PER        ; 1024  ; Signed Integer                                                     ;
; SC_CL          ; 3     ; Signed Integer                                                     ;
; SC_RCD         ; 3     ; Signed Integer                                                     ;
; SC_RRD         ; 7     ; Signed Integer                                                     ;
; SC_PM          ; 1     ; Signed Integer                                                     ;
; SC_BL          ; 1     ; Signed Integer                                                     ;
; SDR_BL         ; 111   ; Unsigned Binary                                                    ;
; SDR_BT         ; 0     ; Unsigned Binary                                                    ;
; SDR_CL         ; 011   ; Unsigned Binary                                                    ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component ;
+----------------------------------------+-------------+--------------------------------------------------------------------------------------+
; Parameter Name                         ; Value       ; Type                                                                                 ;
+----------------------------------------+-------------+--------------------------------------------------------------------------------------+
; ACF_DISABLE_EMBEDDED_TIMING_CONSTRAINT ; FALSE       ; Untyped                                                                              ;
; ACF_DISABLE_MLAB_RAM_USE               ; FALSE       ; Untyped                                                                              ;
; ADD_RAM_OUTPUT_REGISTER                ; OFF         ; Untyped                                                                              ;
; ADD_USEDW_MSB_BIT                      ; OFF         ; Untyped                                                                              ;
; CLOCKS_ARE_SYNCHRONIZED                ; FALSE       ; Untyped                                                                              ;
; DELAY_RDUSEDW                          ; 1           ; Untyped                                                                              ;
; DELAY_WRUSEDW                          ; 1           ; Untyped                                                                              ;
; LPM_NUMWORDS                           ; 512         ; Signed Integer                                                                       ;
; LPM_SHOWAHEAD                          ; OFF         ; Untyped                                                                              ;
; LPM_WIDTH                              ; 16          ; Signed Integer                                                                       ;
; LPM_WIDTH_R                            ; 32          ; Signed Integer                                                                       ;
; LPM_WIDTHU                             ; 9           ; Signed Integer                                                                       ;
; LPM_WIDTHU_R                           ; 8           ; Signed Integer                                                                       ;
; MAXIMIZE_SPEED                         ; 5           ; Untyped                                                                              ;
; OVERFLOW_CHECKING                      ; ON          ; Untyped                                                                              ;
; RAM_BLOCK_TYPE                         ; AUTO        ; Untyped                                                                              ;
; RDSYNC_DELAYPIPE                       ; 4           ; Signed Integer                                                                       ;
; READ_ACLR_SYNCH                        ; OFF         ; Untyped                                                                              ;
; UNDERFLOW_CHECKING                     ; ON          ; Untyped                                                                              ;
; USE_EAB                                ; ON          ; Untyped                                                                              ;
; WRITE_ACLR_SYNCH                       ; OFF         ; Untyped                                                                              ;
; WRSYNC_DELAYPIPE                       ; 4           ; Signed Integer                                                                       ;
; CBXI_PARAMETER                         ; dcfifo_lhh1 ; Untyped                                                                              ;
+----------------------------------------+-------------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component ;
+----------------------------------------+-------------+--------------------------------------------------------------------------------------+
; Parameter Name                         ; Value       ; Type                                                                                 ;
+----------------------------------------+-------------+--------------------------------------------------------------------------------------+
; ACF_DISABLE_EMBEDDED_TIMING_CONSTRAINT ; FALSE       ; Untyped                                                                              ;
; ACF_DISABLE_MLAB_RAM_USE               ; FALSE       ; Untyped                                                                              ;
; ADD_RAM_OUTPUT_REGISTER                ; OFF         ; Untyped                                                                              ;
; ADD_USEDW_MSB_BIT                      ; OFF         ; Untyped                                                                              ;
; CLOCKS_ARE_SYNCHRONIZED                ; FALSE       ; Untyped                                                                              ;
; DELAY_RDUSEDW                          ; 1           ; Untyped                                                                              ;
; DELAY_WRUSEDW                          ; 1           ; Untyped                                                                              ;
; LPM_NUMWORDS                           ; 512         ; Signed Integer                                                                       ;
; LPM_SHOWAHEAD                          ; OFF         ; Untyped                                                                              ;
; LPM_WIDTH                              ; 16          ; Signed Integer                                                                       ;
; LPM_WIDTH_R                            ; 32          ; Signed Integer                                                                       ;
; LPM_WIDTHU                             ; 9           ; Signed Integer                                                                       ;
; LPM_WIDTHU_R                           ; 8           ; Signed Integer                                                                       ;
; MAXIMIZE_SPEED                         ; 5           ; Untyped                                                                              ;
; OVERFLOW_CHECKING                      ; ON          ; Untyped                                                                              ;
; RAM_BLOCK_TYPE                         ; AUTO        ; Untyped                                                                              ;
; RDSYNC_DELAYPIPE                       ; 4           ; Signed Integer                                                                       ;
; READ_ACLR_SYNCH                        ; OFF         ; Untyped                                                                              ;
; UNDERFLOW_CHECKING                     ; ON          ; Untyped                                                                              ;
; USE_EAB                                ; ON          ; Untyped                                                                              ;
; WRITE_ACLR_SYNCH                       ; OFF         ; Untyped                                                                              ;
; WRSYNC_DELAYPIPE                       ; 4           ; Signed Integer                                                                       ;
; CBXI_PARAMETER                         ; dcfifo_lhh1 ; Untyped                                                                              ;
+----------------------------------------+-------------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component ;
+----------------------------------------+-------------+-------------------------------------------------------------------------------------+
; Parameter Name                         ; Value       ; Type                                                                                ;
+----------------------------------------+-------------+-------------------------------------------------------------------------------------+
; ACF_DISABLE_EMBEDDED_TIMING_CONSTRAINT ; FALSE       ; Untyped                                                                             ;
; ACF_DISABLE_MLAB_RAM_USE               ; FALSE       ; Untyped                                                                             ;
; ADD_RAM_OUTPUT_REGISTER                ; OFF         ; Untyped                                                                             ;
; ADD_USEDW_MSB_BIT                      ; OFF         ; Untyped                                                                             ;
; CLOCKS_ARE_SYNCHRONIZED                ; FALSE       ; Untyped                                                                             ;
; DELAY_RDUSEDW                          ; 1           ; Untyped                                                                             ;
; DELAY_WRUSEDW                          ; 1           ; Untyped                                                                             ;
; LPM_NUMWORDS                           ; 256         ; Signed Integer                                                                      ;
; LPM_SHOWAHEAD                          ; OFF         ; Untyped                                                                             ;
; LPM_WIDTH                              ; 32          ; Signed Integer                                                                      ;
; LPM_WIDTH_R                            ; 16          ; Signed Integer                                                                      ;
; LPM_WIDTHU                             ; 8           ; Signed Integer                                                                      ;
; LPM_WIDTHU_R                           ; 9           ; Signed Integer                                                                      ;
; MAXIMIZE_SPEED                         ; 5           ; Untyped                                                                             ;
; OVERFLOW_CHECKING                      ; ON          ; Untyped                                                                             ;
; RAM_BLOCK_TYPE                         ; AUTO        ; Untyped                                                                             ;
; RDSYNC_DELAYPIPE                       ; 4           ; Signed Integer                                                                      ;
; READ_ACLR_SYNCH                        ; OFF         ; Untyped                                                                             ;
; UNDERFLOW_CHECKING                     ; ON          ; Untyped                                                                             ;
; USE_EAB                                ; ON          ; Untyped                                                                             ;
; WRITE_ACLR_SYNCH                       ; OFF         ; Untyped                                                                             ;
; WRSYNC_DELAYPIPE                       ; 4           ; Signed Integer                                                                      ;
; CBXI_PARAMETER                         ; dcfifo_dih1 ; Untyped                                                                             ;
+----------------------------------------+-------------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component ;
+----------------------------------------+-------------+-------------------------------------------------------------------------------------+
; Parameter Name                         ; Value       ; Type                                                                                ;
+----------------------------------------+-------------+-------------------------------------------------------------------------------------+
; ACF_DISABLE_EMBEDDED_TIMING_CONSTRAINT ; FALSE       ; Untyped                                                                             ;
; ACF_DISABLE_MLAB_RAM_USE               ; FALSE       ; Untyped                                                                             ;
; ADD_RAM_OUTPUT_REGISTER                ; OFF         ; Untyped                                                                             ;
; ADD_USEDW_MSB_BIT                      ; OFF         ; Untyped                                                                             ;
; CLOCKS_ARE_SYNCHRONIZED                ; FALSE       ; Untyped                                                                             ;
; DELAY_RDUSEDW                          ; 1           ; Untyped                                                                             ;
; DELAY_WRUSEDW                          ; 1           ; Untyped                                                                             ;
; LPM_NUMWORDS                           ; 256         ; Signed Integer                                                                      ;
; LPM_SHOWAHEAD                          ; OFF         ; Untyped                                                                             ;
; LPM_WIDTH                              ; 32          ; Signed Integer                                                                      ;
; LPM_WIDTH_R                            ; 16          ; Signed Integer                                                                      ;
; LPM_WIDTHU                             ; 8           ; Signed Integer                                                                      ;
; LPM_WIDTHU_R                           ; 9           ; Signed Integer                                                                      ;
; MAXIMIZE_SPEED                         ; 5           ; Untyped                                                                             ;
; OVERFLOW_CHECKING                      ; ON          ; Untyped                                                                             ;
; RAM_BLOCK_TYPE                         ; AUTO        ; Untyped                                                                             ;
; RDSYNC_DELAYPIPE                       ; 4           ; Signed Integer                                                                      ;
; READ_ACLR_SYNCH                        ; OFF         ; Untyped                                                                             ;
; UNDERFLOW_CHECKING                     ; ON          ; Untyped                                                                             ;
; USE_EAB                                ; ON          ; Untyped                                                                             ;
; WRITE_ACLR_SYNCH                       ; OFF         ; Untyped                                                                             ;
; WRSYNC_DELAYPIPE                       ; 4           ; Signed Integer                                                                      ;
; CBXI_PARAMETER                         ; dcfifo_dih1 ; Untyped                                                                             ;
+----------------------------------------+-------------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: I2C_CCD_Config:u8 ;
+-----------------------+------------------+---------------------+
; Parameter Name        ; Value            ; Type                ;
+-----------------------+------------------+---------------------+
; default_exposure      ; 0000011111000000 ; Unsigned Binary     ;
; exposure_change_value ; 0000000011001000 ; Unsigned Binary     ;
; CLK_Freq              ; 50000000         ; Signed Integer      ;
; I2C_Freq              ; 20000            ; Signed Integer      ;
; LUT_SIZE              ; 25               ; Signed Integer      ;
+-----------------------+------------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_Controller:u1 ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; H_SYNC_CYC     ; 128   ; Signed Integer                        ;
; H_SYNC_BACK    ; 88    ; Signed Integer                        ;
; H_SYNC_ACT     ; 800   ; Signed Integer                        ;
; H_SYNC_FRONT   ; 40    ; Signed Integer                        ;
; H_SYNC_TOTAL   ; 1056  ; Signed Integer                        ;
; V_SYNC_CYC     ; 4     ; Signed Integer                        ;
; V_SYNC_BACK    ; 23    ; Signed Integer                        ;
; V_SYNC_ACT     ; 600   ; Signed Integer                        ;
; V_SYNC_FRONT   ; 1     ; Signed Integer                        ;
; V_SYNC_TOTAL   ; 628   ; Signed Integer                        ;
; H_MARGIN       ; 0     ; Signed Integer                        ;
; V_MARGIN       ; 0     ; Signed Integer                        ;
; WIDTH          ; 100   ; Signed Integer                        ;
; HEIGHT         ; 75    ; Signed Integer                        ;
; X_START        ; 216   ; Signed Integer                        ;
; Y_START        ; 27    ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Object_Detector:u11 ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; H_SYNC_CYC     ; 128   ; Signed Integer                          ;
; H_SYNC_BACK    ; 88    ; Signed Integer                          ;
; H_SYNC_ACT     ; 800   ; Signed Integer                          ;
; H_SYNC_FRONT   ; 40    ; Signed Integer                          ;
; H_SYNC_TOTAL   ; 1056  ; Signed Integer                          ;
; V_SYNC_CYC     ; 4     ; Signed Integer                          ;
; V_SYNC_BACK    ; 23    ; Signed Integer                          ;
; V_SYNC_ACT     ; 600   ; Signed Integer                          ;
; V_SYNC_FRONT   ; 1     ; Signed Integer                          ;
; V_SYNC_TOTAL   ; 628   ; Signed Integer                          ;
; H_MARGIN       ; 0     ; Signed Integer                          ;
; V_MARGIN       ; 0     ; Signed Integer                          ;
; WIDTH          ; 100   ; Signed Integer                          ;
; HEIGHT         ; 75    ; Signed Integer                          ;
; THRESHOLD      ; 1600  ; Signed Integer                          ;
; THRESHOLD2     ; 1000  ; Signed Integer                          ;
; X_START        ; 216   ; Signed Integer                          ;
; Y_START        ; 27    ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SevenHexDecoder:u10 ;
+----------------+----------+--------------------------------------+
; Parameter Name ; Value    ; Type                                 ;
+----------------+----------+--------------------------------------+
; TIMECONST      ; 10000000 ; Signed Integer                       ;
; D0             ; 1000000  ; Unsigned Binary                      ;
; D1             ; 1111001  ; Unsigned Binary                      ;
; D2             ; 0100100  ; Unsigned Binary                      ;
; D3             ; 0110000  ; Unsigned Binary                      ;
; D4             ; 0011001  ; Unsigned Binary                      ;
; D5             ; 0010010  ; Unsigned Binary                      ;
; D6             ; 0000010  ; Unsigned Binary                      ;
; D7             ; 1011000  ; Unsigned Binary                      ;
; D8             ; 0000000  ; Unsigned Binary                      ;
; D9             ; 0010000  ; Unsigned Binary                      ;
; D_             ; 0111111  ; Unsigned Binary                      ;
; D0X            ; 1111110  ; Unsigned Binary                      ;
; D1X            ; 1111101  ; Unsigned Binary                      ;
; D2X            ; 1111011  ; Unsigned Binary                      ;
; D3X            ; 1110111  ; Unsigned Binary                      ;
; D4X            ; 1101111  ; Unsigned Binary                      ;
; D5X            ; 1011111  ; Unsigned Binary                      ;
; S0             ; 0000     ; Unsigned Binary                      ;
; S1             ; 0001     ; Unsigned Binary                      ;
; S2             ; 0010     ; Unsigned Binary                      ;
; S3             ; 0011     ; Unsigned Binary                      ;
; S4             ; 0100     ; Unsigned Binary                      ;
; S5             ; 0101     ; Unsigned Binary                      ;
; S6             ; 0110     ; Unsigned Binary                      ;
; S7             ; 0111     ; Unsigned Binary                      ;
; S8             ; 1000     ; Unsigned Binary                      ;
; S9             ; 1001     ; Unsigned Binary                      ;
; SA             ; 1010     ; Unsigned Binary                      ;
; SB             ; 1011     ; Unsigned Binary                      ;
; SC             ; 1100     ; Unsigned Binary                      ;
; SD             ; 1101     ; Unsigned Binary                      ;
; SE             ; 1110     ; Unsigned Binary                      ;
; SF             ; 1111     ; Unsigned Binary                      ;
; DA             ; 0001000  ; Unsigned Binary                      ;
; DC             ; 1000110  ; Unsigned Binary                      ;
; DD             ; 1000000  ; Unsigned Binary                      ;
; DE             ; 0000110  ; Unsigned Binary                      ;
; DI             ; 1111001  ; Unsigned Binary                      ;
; DL             ; 1000111  ; Unsigned Binary                      ;
; DN             ; 1001000  ; Unsigned Binary                      ;
; DO             ; 1000000  ; Unsigned Binary                      ;
; DP             ; 0001100  ; Unsigned Binary                      ;
; DR             ; 0001000  ; Unsigned Binary                      ;
; DS             ; 0010010  ; Unsigned Binary                      ;
; DT             ; 1001110  ; Unsigned Binary                      ;
; DU             ; 1000001  ; Unsigned Binary                      ;
; DY             ; 0010001  ; Unsigned Binary                      ;
; DDOT           ; 0111111  ; Unsigned Binary                      ;
+----------------+----------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Flash_Controller:u12 ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; PLAY_INIT      ; 0000  ; Unsigned Binary                          ;
; PLAY_DO        ; 0001  ; Unsigned Binary                          ;
; PLAY_RE        ; 0010  ; Unsigned Binary                          ;
; PLAY_MI        ; 0011  ; Unsigned Binary                          ;
; PLAY_FA        ; 0100  ; Unsigned Binary                          ;
; PLAY_SOL       ; 0101  ; Unsigned Binary                          ;
; PLAY_LA        ; 0110  ; Unsigned Binary                          ;
; PLAY_SI        ; 0111  ; Unsigned Binary                          ;
; PLAY_END       ; 1000  ; Unsigned Binary                          ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Flash_Controller:u12|I2Cinitialize:init                              ;
+-----------------+----------------------------------------------------------------------------------+--------------+
; Parameter Name  ; Value                                                                            ; Type         ;
+-----------------+----------------------------------------------------------------------------------+--------------+
; INITIALIZE_DATA ; (001101000000000010010111,001101000000001010010111,001101000000010001111001,0011 ; Array/Record ;
; INITIALIZE_DATA ; 01000000011001111001,001101000000100000010101,001101000000101000000000,001101000 ;              ;
; INITIALIZE_DATA ; 000110000000000,001101000000111001000010,001101000001000000011001,00110100000100 ;              ;
;                 ; 1000000001)                                                                      ;              ;
+-----------------+----------------------------------------------------------------------------------+--------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Music_Controller:u9 ;
+----------------+----------+--------------------------------------+
; Parameter Name ; Value    ; Type                                 ;
+----------------+----------+--------------------------------------+
; TIMEDELAY0     ; 2000000  ; Signed Integer                       ;
; TIMEDELAY1     ; 8000000  ; Signed Integer                       ;
; TIMEDELAY2     ; 32000000 ; Signed Integer                       ;
+----------------+----------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_pll:pll0|altpll:altpll_component ;
+-------------------------------+--------------------------+-----------------------+
; Parameter Name                ; Value                    ; Type                  ;
+-------------------------------+--------------------------+-----------------------+
; OPERATION_MODE                ; NORMAL                   ; Untyped               ;
; PLL_TYPE                      ; AUTO                     ; Untyped               ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=my_pll ; Untyped               ;
; QUALIFY_CONF_DONE             ; OFF                      ; Untyped               ;
; COMPENSATE_CLOCK              ; CLK0                     ; Untyped               ;
; SCAN_CHAIN                    ; LONG                     ; Untyped               ;
; PRIMARY_CLOCK                 ; INCLK0                   ; Untyped               ;
; INCLK0_INPUT_FREQUENCY        ; 10000                    ; Signed Integer        ;
; INCLK1_INPUT_FREQUENCY        ; 0                        ; Untyped               ;
; GATE_LOCK_SIGNAL              ; NO                       ; Untyped               ;
; GATE_LOCK_COUNTER             ; 0                        ; Untyped               ;
; LOCK_HIGH                     ; 1                        ; Untyped               ;
; LOCK_LOW                      ; 1                        ; Untyped               ;
; VALID_LOCK_MULTIPLIER         ; 1                        ; Untyped               ;
; INVALID_LOCK_MULTIPLIER       ; 5                        ; Untyped               ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                      ; Untyped               ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                      ; Untyped               ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                      ; Untyped               ;
; SKIP_VCO                      ; OFF                      ; Untyped               ;
; SWITCH_OVER_COUNTER           ; 0                        ; Untyped               ;
; SWITCH_OVER_TYPE              ; AUTO                     ; Untyped               ;
; FEEDBACK_SOURCE               ; EXTCLK0                  ; Untyped               ;
; BANDWIDTH                     ; 0                        ; Untyped               ;
; BANDWIDTH_TYPE                ; AUTO                     ; Untyped               ;
; SPREAD_FREQUENCY              ; 0                        ; Untyped               ;
; DOWN_SPREAD                   ; 0                        ; Untyped               ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                      ; Untyped               ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                      ; Untyped               ;
; CLK9_MULTIPLY_BY              ; 0                        ; Untyped               ;
; CLK8_MULTIPLY_BY              ; 0                        ; Untyped               ;
; CLK7_MULTIPLY_BY              ; 0                        ; Untyped               ;
; CLK6_MULTIPLY_BY              ; 0                        ; Untyped               ;
; CLK5_MULTIPLY_BY              ; 1                        ; Untyped               ;
; CLK4_MULTIPLY_BY              ; 1                        ; Untyped               ;
; CLK3_MULTIPLY_BY              ; 1                        ; Untyped               ;
; CLK2_MULTIPLY_BY              ; 1                        ; Untyped               ;
; CLK1_MULTIPLY_BY              ; 1                        ; Signed Integer        ;
; CLK0_MULTIPLY_BY              ; 3                        ; Signed Integer        ;
; CLK9_DIVIDE_BY                ; 0                        ; Untyped               ;
; CLK8_DIVIDE_BY                ; 0                        ; Untyped               ;
; CLK7_DIVIDE_BY                ; 0                        ; Untyped               ;
; CLK6_DIVIDE_BY                ; 0                        ; Untyped               ;
; CLK5_DIVIDE_BY                ; 1                        ; Untyped               ;
; CLK4_DIVIDE_BY                ; 1                        ; Untyped               ;
; CLK3_DIVIDE_BY                ; 1                        ; Untyped               ;
; CLK2_DIVIDE_BY                ; 1                        ; Untyped               ;
; CLK1_DIVIDE_BY                ; 1000                     ; Signed Integer        ;
; CLK0_DIVIDE_BY                ; 25                       ; Signed Integer        ;
; CLK9_PHASE_SHIFT              ; 0                        ; Untyped               ;
; CLK8_PHASE_SHIFT              ; 0                        ; Untyped               ;
; CLK7_PHASE_SHIFT              ; 0                        ; Untyped               ;
; CLK6_PHASE_SHIFT              ; 0                        ; Untyped               ;
; CLK5_PHASE_SHIFT              ; 0                        ; Untyped               ;
; CLK4_PHASE_SHIFT              ; 0                        ; Untyped               ;
; CLK3_PHASE_SHIFT              ; 0                        ; Untyped               ;
; CLK2_PHASE_SHIFT              ; 0                        ; Untyped               ;
; CLK1_PHASE_SHIFT              ; 0                        ; Untyped               ;
; CLK0_PHASE_SHIFT              ; 0                        ; Untyped               ;
; CLK5_TIME_DELAY               ; 0                        ; Untyped               ;
; CLK4_TIME_DELAY               ; 0                        ; Untyped               ;
; CLK3_TIME_DELAY               ; 0                        ; Untyped               ;
; CLK2_TIME_DELAY               ; 0                        ; Untyped               ;
; CLK1_TIME_DELAY               ; 0                        ; Untyped               ;
; CLK0_TIME_DELAY               ; 0                        ; Untyped               ;
; CLK9_DUTY_CYCLE               ; 50                       ; Untyped               ;
; CLK8_DUTY_CYCLE               ; 50                       ; Untyped               ;
; CLK7_DUTY_CYCLE               ; 50                       ; Untyped               ;
; CLK6_DUTY_CYCLE               ; 50                       ; Untyped               ;
; CLK5_DUTY_CYCLE               ; 50                       ; Untyped               ;
; CLK4_DUTY_CYCLE               ; 50                       ; Untyped               ;
; CLK3_DUTY_CYCLE               ; 50                       ; Untyped               ;
; CLK2_DUTY_CYCLE               ; 50                       ; Untyped               ;
; CLK1_DUTY_CYCLE               ; 50                       ; Signed Integer        ;
; CLK0_DUTY_CYCLE               ; 50                       ; Signed Integer        ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped               ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped               ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped               ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped               ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped               ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped               ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped               ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped               ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped               ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped               ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped               ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped               ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped               ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped               ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped               ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped               ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped               ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped               ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped               ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped               ;
; LOCK_WINDOW_UI                ;  0.05                    ; Untyped               ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                   ; Untyped               ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                   ; Untyped               ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                   ; Untyped               ;
; DPA_MULTIPLY_BY               ; 0                        ; Untyped               ;
; DPA_DIVIDE_BY                 ; 1                        ; Untyped               ;
; DPA_DIVIDER                   ; 0                        ; Untyped               ;
; EXTCLK3_MULTIPLY_BY           ; 1                        ; Untyped               ;
; EXTCLK2_MULTIPLY_BY           ; 1                        ; Untyped               ;
; EXTCLK1_MULTIPLY_BY           ; 1                        ; Untyped               ;
; EXTCLK0_MULTIPLY_BY           ; 1                        ; Untyped               ;
; EXTCLK3_DIVIDE_BY             ; 1                        ; Untyped               ;
; EXTCLK2_DIVIDE_BY             ; 1                        ; Untyped               ;
; EXTCLK1_DIVIDE_BY             ; 1                        ; Untyped               ;
; EXTCLK0_DIVIDE_BY             ; 1                        ; Untyped               ;
; EXTCLK3_PHASE_SHIFT           ; 0                        ; Untyped               ;
; EXTCLK2_PHASE_SHIFT           ; 0                        ; Untyped               ;
; EXTCLK1_PHASE_SHIFT           ; 0                        ; Untyped               ;
; EXTCLK0_PHASE_SHIFT           ; 0                        ; Untyped               ;
; EXTCLK3_TIME_DELAY            ; 0                        ; Untyped               ;
; EXTCLK2_TIME_DELAY            ; 0                        ; Untyped               ;
; EXTCLK1_TIME_DELAY            ; 0                        ; Untyped               ;
; EXTCLK0_TIME_DELAY            ; 0                        ; Untyped               ;
; EXTCLK3_DUTY_CYCLE            ; 50                       ; Untyped               ;
; EXTCLK2_DUTY_CYCLE            ; 50                       ; Untyped               ;
; EXTCLK1_DUTY_CYCLE            ; 50                       ; Untyped               ;
; EXTCLK0_DUTY_CYCLE            ; 50                       ; Untyped               ;
; VCO_MULTIPLY_BY               ; 0                        ; Untyped               ;
; VCO_DIVIDE_BY                 ; 0                        ; Untyped               ;
; SCLKOUT0_PHASE_SHIFT          ; 0                        ; Untyped               ;
; SCLKOUT1_PHASE_SHIFT          ; 0                        ; Untyped               ;
; VCO_MIN                       ; 0                        ; Untyped               ;
; VCO_MAX                       ; 0                        ; Untyped               ;
; VCO_CENTER                    ; 0                        ; Untyped               ;
; PFD_MIN                       ; 0                        ; Untyped               ;
; PFD_MAX                       ; 0                        ; Untyped               ;
; M_INITIAL                     ; 0                        ; Untyped               ;
; M                             ; 0                        ; Untyped               ;
; N                             ; 1                        ; Untyped               ;
; M2                            ; 1                        ; Untyped               ;
; N2                            ; 1                        ; Untyped               ;
; SS                            ; 1                        ; Untyped               ;
; C0_HIGH                       ; 0                        ; Untyped               ;
; C1_HIGH                       ; 0                        ; Untyped               ;
; C2_HIGH                       ; 0                        ; Untyped               ;
; C3_HIGH                       ; 0                        ; Untyped               ;
; C4_HIGH                       ; 0                        ; Untyped               ;
; C5_HIGH                       ; 0                        ; Untyped               ;
; C6_HIGH                       ; 0                        ; Untyped               ;
; C7_HIGH                       ; 0                        ; Untyped               ;
; C8_HIGH                       ; 0                        ; Untyped               ;
; C9_HIGH                       ; 0                        ; Untyped               ;
; C0_LOW                        ; 0                        ; Untyped               ;
; C1_LOW                        ; 0                        ; Untyped               ;
; C2_LOW                        ; 0                        ; Untyped               ;
; C3_LOW                        ; 0                        ; Untyped               ;
; C4_LOW                        ; 0                        ; Untyped               ;
; C5_LOW                        ; 0                        ; Untyped               ;
; C6_LOW                        ; 0                        ; Untyped               ;
; C7_LOW                        ; 0                        ; Untyped               ;
; C8_LOW                        ; 0                        ; Untyped               ;
; C9_LOW                        ; 0                        ; Untyped               ;
; C0_INITIAL                    ; 0                        ; Untyped               ;
; C1_INITIAL                    ; 0                        ; Untyped               ;
; C2_INITIAL                    ; 0                        ; Untyped               ;
; C3_INITIAL                    ; 0                        ; Untyped               ;
; C4_INITIAL                    ; 0                        ; Untyped               ;
; C5_INITIAL                    ; 0                        ; Untyped               ;
; C6_INITIAL                    ; 0                        ; Untyped               ;
; C7_INITIAL                    ; 0                        ; Untyped               ;
; C8_INITIAL                    ; 0                        ; Untyped               ;
; C9_INITIAL                    ; 0                        ; Untyped               ;
; C0_MODE                       ; BYPASS                   ; Untyped               ;
; C1_MODE                       ; BYPASS                   ; Untyped               ;
; C2_MODE                       ; BYPASS                   ; Untyped               ;
; C3_MODE                       ; BYPASS                   ; Untyped               ;
; C4_MODE                       ; BYPASS                   ; Untyped               ;
; C5_MODE                       ; BYPASS                   ; Untyped               ;
; C6_MODE                       ; BYPASS                   ; Untyped               ;
; C7_MODE                       ; BYPASS                   ; Untyped               ;
; C8_MODE                       ; BYPASS                   ; Untyped               ;
; C9_MODE                       ; BYPASS                   ; Untyped               ;
; C0_PH                         ; 0                        ; Untyped               ;
; C1_PH                         ; 0                        ; Untyped               ;
; C2_PH                         ; 0                        ; Untyped               ;
; C3_PH                         ; 0                        ; Untyped               ;
; C4_PH                         ; 0                        ; Untyped               ;
; C5_PH                         ; 0                        ; Untyped               ;
; C6_PH                         ; 0                        ; Untyped               ;
; C7_PH                         ; 0                        ; Untyped               ;
; C8_PH                         ; 0                        ; Untyped               ;
; C9_PH                         ; 0                        ; Untyped               ;
; L0_HIGH                       ; 1                        ; Untyped               ;
; L1_HIGH                       ; 1                        ; Untyped               ;
; G0_HIGH                       ; 1                        ; Untyped               ;
; G1_HIGH                       ; 1                        ; Untyped               ;
; G2_HIGH                       ; 1                        ; Untyped               ;
; G3_HIGH                       ; 1                        ; Untyped               ;
; E0_HIGH                       ; 1                        ; Untyped               ;
; E1_HIGH                       ; 1                        ; Untyped               ;
; E2_HIGH                       ; 1                        ; Untyped               ;
; E3_HIGH                       ; 1                        ; Untyped               ;
; L0_LOW                        ; 1                        ; Untyped               ;
; L1_LOW                        ; 1                        ; Untyped               ;
; G0_LOW                        ; 1                        ; Untyped               ;
; G1_LOW                        ; 1                        ; Untyped               ;
; G2_LOW                        ; 1                        ; Untyped               ;
; G3_LOW                        ; 1                        ; Untyped               ;
; E0_LOW                        ; 1                        ; Untyped               ;
; E1_LOW                        ; 1                        ; Untyped               ;
; E2_LOW                        ; 1                        ; Untyped               ;
; E3_LOW                        ; 1                        ; Untyped               ;
; L0_INITIAL                    ; 1                        ; Untyped               ;
; L1_INITIAL                    ; 1                        ; Untyped               ;
; G0_INITIAL                    ; 1                        ; Untyped               ;
; G1_INITIAL                    ; 1                        ; Untyped               ;
; G2_INITIAL                    ; 1                        ; Untyped               ;
; G3_INITIAL                    ; 1                        ; Untyped               ;
; E0_INITIAL                    ; 1                        ; Untyped               ;
; E1_INITIAL                    ; 1                        ; Untyped               ;
; E2_INITIAL                    ; 1                        ; Untyped               ;
; E3_INITIAL                    ; 1                        ; Untyped               ;
; L0_MODE                       ; BYPASS                   ; Untyped               ;
; L1_MODE                       ; BYPASS                   ; Untyped               ;
; G0_MODE                       ; BYPASS                   ; Untyped               ;
; G1_MODE                       ; BYPASS                   ; Untyped               ;
; G2_MODE                       ; BYPASS                   ; Untyped               ;
; G3_MODE                       ; BYPASS                   ; Untyped               ;
; E0_MODE                       ; BYPASS                   ; Untyped               ;
; E1_MODE                       ; BYPASS                   ; Untyped               ;
; E2_MODE                       ; BYPASS                   ; Untyped               ;
; E3_MODE                       ; BYPASS                   ; Untyped               ;
; L0_PH                         ; 0                        ; Untyped               ;
; L1_PH                         ; 0                        ; Untyped               ;
; G0_PH                         ; 0                        ; Untyped               ;
; G1_PH                         ; 0                        ; Untyped               ;
; G2_PH                         ; 0                        ; Untyped               ;
; G3_PH                         ; 0                        ; Untyped               ;
; E0_PH                         ; 0                        ; Untyped               ;
; E1_PH                         ; 0                        ; Untyped               ;
; E2_PH                         ; 0                        ; Untyped               ;
; E3_PH                         ; 0                        ; Untyped               ;
; M_PH                          ; 0                        ; Untyped               ;
; C1_USE_CASC_IN                ; OFF                      ; Untyped               ;
; C2_USE_CASC_IN                ; OFF                      ; Untyped               ;
; C3_USE_CASC_IN                ; OFF                      ; Untyped               ;
; C4_USE_CASC_IN                ; OFF                      ; Untyped               ;
; C5_USE_CASC_IN                ; OFF                      ; Untyped               ;
; C6_USE_CASC_IN                ; OFF                      ; Untyped               ;
; C7_USE_CASC_IN                ; OFF                      ; Untyped               ;
; C8_USE_CASC_IN                ; OFF                      ; Untyped               ;
; C9_USE_CASC_IN                ; OFF                      ; Untyped               ;
; CLK0_COUNTER                  ; G0                       ; Untyped               ;
; CLK1_COUNTER                  ; G0                       ; Untyped               ;
; CLK2_COUNTER                  ; G0                       ; Untyped               ;
; CLK3_COUNTER                  ; G0                       ; Untyped               ;
; CLK4_COUNTER                  ; G0                       ; Untyped               ;
; CLK5_COUNTER                  ; G0                       ; Untyped               ;
; CLK6_COUNTER                  ; E0                       ; Untyped               ;
; CLK7_COUNTER                  ; E1                       ; Untyped               ;
; CLK8_COUNTER                  ; E2                       ; Untyped               ;
; CLK9_COUNTER                  ; E3                       ; Untyped               ;
; L0_TIME_DELAY                 ; 0                        ; Untyped               ;
; L1_TIME_DELAY                 ; 0                        ; Untyped               ;
; G0_TIME_DELAY                 ; 0                        ; Untyped               ;
; G1_TIME_DELAY                 ; 0                        ; Untyped               ;
; G2_TIME_DELAY                 ; 0                        ; Untyped               ;
; G3_TIME_DELAY                 ; 0                        ; Untyped               ;
; E0_TIME_DELAY                 ; 0                        ; Untyped               ;
; E1_TIME_DELAY                 ; 0                        ; Untyped               ;
; E2_TIME_DELAY                 ; 0                        ; Untyped               ;
; E3_TIME_DELAY                 ; 0                        ; Untyped               ;
; M_TIME_DELAY                  ; 0                        ; Untyped               ;
; N_TIME_DELAY                  ; 0                        ; Untyped               ;
; EXTCLK3_COUNTER               ; E3                       ; Untyped               ;
; EXTCLK2_COUNTER               ; E2                       ; Untyped               ;
; EXTCLK1_COUNTER               ; E1                       ; Untyped               ;
; EXTCLK0_COUNTER               ; E0                       ; Untyped               ;
; ENABLE0_COUNTER               ; L0                       ; Untyped               ;
; ENABLE1_COUNTER               ; L0                       ; Untyped               ;
; CHARGE_PUMP_CURRENT           ; 2                        ; Untyped               ;
; LOOP_FILTER_R                 ;  1.000000                ; Untyped               ;
; LOOP_FILTER_C                 ; 5                        ; Untyped               ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                     ; Untyped               ;
; LOOP_FILTER_R_BITS            ; 9999                     ; Untyped               ;
; LOOP_FILTER_C_BITS            ; 9999                     ; Untyped               ;
; VCO_POST_SCALE                ; 0                        ; Untyped               ;
; CLK2_OUTPUT_FREQUENCY         ; 0                        ; Untyped               ;
; CLK1_OUTPUT_FREQUENCY         ; 0                        ; Untyped               ;
; CLK0_OUTPUT_FREQUENCY         ; 0                        ; Untyped               ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E             ; Untyped               ;
; PORT_CLKENA0                  ; PORT_UNUSED              ; Untyped               ;
; PORT_CLKENA1                  ; PORT_UNUSED              ; Untyped               ;
; PORT_CLKENA2                  ; PORT_UNUSED              ; Untyped               ;
; PORT_CLKENA3                  ; PORT_UNUSED              ; Untyped               ;
; PORT_CLKENA4                  ; PORT_UNUSED              ; Untyped               ;
; PORT_CLKENA5                  ; PORT_UNUSED              ; Untyped               ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY        ; Untyped               ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY        ; Untyped               ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY        ; Untyped               ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY        ; Untyped               ;
; PORT_EXTCLK0                  ; PORT_UNUSED              ; Untyped               ;
; PORT_EXTCLK1                  ; PORT_UNUSED              ; Untyped               ;
; PORT_EXTCLK2                  ; PORT_UNUSED              ; Untyped               ;
; PORT_EXTCLK3                  ; PORT_UNUSED              ; Untyped               ;
; PORT_CLKBAD0                  ; PORT_UNUSED              ; Untyped               ;
; PORT_CLKBAD1                  ; PORT_UNUSED              ; Untyped               ;
; PORT_CLK0                     ; PORT_USED                ; Untyped               ;
; PORT_CLK1                     ; PORT_USED                ; Untyped               ;
; PORT_CLK2                     ; PORT_UNUSED              ; Untyped               ;
; PORT_CLK3                     ; PORT_UNUSED              ; Untyped               ;
; PORT_CLK4                     ; PORT_UNUSED              ; Untyped               ;
; PORT_CLK5                     ; PORT_UNUSED              ; Untyped               ;
; PORT_CLK6                     ; PORT_UNUSED              ; Untyped               ;
; PORT_CLK7                     ; PORT_UNUSED              ; Untyped               ;
; PORT_CLK8                     ; PORT_UNUSED              ; Untyped               ;
; PORT_CLK9                     ; PORT_UNUSED              ; Untyped               ;
; PORT_SCANDATA                 ; PORT_UNUSED              ; Untyped               ;
; PORT_SCANDATAOUT              ; PORT_UNUSED              ; Untyped               ;
; PORT_SCANDONE                 ; PORT_UNUSED              ; Untyped               ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY        ; Untyped               ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY        ; Untyped               ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED              ; Untyped               ;
; PORT_CLKLOSS                  ; PORT_UNUSED              ; Untyped               ;
; PORT_INCLK1                   ; PORT_UNUSED              ; Untyped               ;
; PORT_INCLK0                   ; PORT_USED                ; Untyped               ;
; PORT_FBIN                     ; PORT_UNUSED              ; Untyped               ;
; PORT_PLLENA                   ; PORT_UNUSED              ; Untyped               ;
; PORT_CLKSWITCH                ; PORT_UNUSED              ; Untyped               ;
; PORT_ARESET                   ; PORT_USED                ; Untyped               ;
; PORT_PFDENA                   ; PORT_UNUSED              ; Untyped               ;
; PORT_SCANCLK                  ; PORT_UNUSED              ; Untyped               ;
; PORT_SCANACLR                 ; PORT_UNUSED              ; Untyped               ;
; PORT_SCANREAD                 ; PORT_UNUSED              ; Untyped               ;
; PORT_SCANWRITE                ; PORT_UNUSED              ; Untyped               ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY        ; Untyped               ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY        ; Untyped               ;
; PORT_LOCKED                   ; PORT_USED                ; Untyped               ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED              ; Untyped               ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY        ; Untyped               ;
; PORT_PHASEDONE                ; PORT_UNUSED              ; Untyped               ;
; PORT_PHASESTEP                ; PORT_UNUSED              ; Untyped               ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED              ; Untyped               ;
; PORT_SCANCLKENA               ; PORT_UNUSED              ; Untyped               ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED              ; Untyped               ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY        ; Untyped               ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY        ; Untyped               ;
; M_TEST_SOURCE                 ; 5                        ; Untyped               ;
; C0_TEST_SOURCE                ; 5                        ; Untyped               ;
; C1_TEST_SOURCE                ; 5                        ; Untyped               ;
; C2_TEST_SOURCE                ; 5                        ; Untyped               ;
; C3_TEST_SOURCE                ; 5                        ; Untyped               ;
; C4_TEST_SOURCE                ; 5                        ; Untyped               ;
; C5_TEST_SOURCE                ; 5                        ; Untyped               ;
; C6_TEST_SOURCE                ; 5                        ; Untyped               ;
; C7_TEST_SOURCE                ; 5                        ; Untyped               ;
; C8_TEST_SOURCE                ; 5                        ; Untyped               ;
; C9_TEST_SOURCE                ; 5                        ; Untyped               ;
; CBXI_PARAMETER                ; my_pll_altpll            ; Untyped               ;
; VCO_FREQUENCY_CONTROL         ; AUTO                     ; Untyped               ;
; VCO_PHASE_SHIFT_STEP          ; 0                        ; Untyped               ;
; WIDTH_CLOCK                   ; 5                        ; Signed Integer        ;
; WIDTH_PHASECOUNTERSELECT      ; 4                        ; Untyped               ;
; USING_FBMIMICBIDIR_PORT       ; OFF                      ; Untyped               ;
; DEVICE_FAMILY                 ; Cyclone IV E             ; Untyped               ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                   ; Untyped               ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                      ; Untyped               ;
; AUTO_CARRY_CHAINS             ; ON                       ; AUTO_CARRY            ;
; IGNORE_CARRY_BUFFERS          ; OFF                      ; IGNORE_CARRY          ;
; AUTO_CASCADE_CHAINS           ; ON                       ; AUTO_CASCADE          ;
; IGNORE_CASCADE_BUFFERS        ; OFF                      ; IGNORE_CASCADE        ;
+-------------------------------+--------------------------+-----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Debounce:deb0 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; CNT_N          ; 7     ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Debounce:deb1 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; CNT_N          ; 7     ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Debounce:deb2 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; CNT_N          ; 7     ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Debounce:deb3 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; CNT_N          ; 7     ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Object_Detector:u11|lpm_divide:Mod1 ;
+------------------------+----------------+--------------------------------------------+
; Parameter Name         ; Value          ; Type                                       ;
+------------------------+----------------+--------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                    ;
; LPM_WIDTHD             ; 7              ; Untyped                                    ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                    ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                    ;
; LPM_PIPELINE           ; 0              ; Untyped                                    ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                    ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                    ;
; CBXI_PARAMETER         ; lpm_divide_6bm ; Untyped                                    ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                    ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                    ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                             ;
+------------------------+----------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Object_Detector:u11|lpm_divide:Mod0 ;
+------------------------+----------------+--------------------------------------------+
; Parameter Name         ; Value          ; Type                                       ;
+------------------------+----------------+--------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                    ;
; LPM_WIDTHD             ; 7              ; Untyped                                    ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                    ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                    ;
; LPM_PIPELINE           ; 0              ; Untyped                                    ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                    ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                    ;
; CBXI_PARAMETER         ; lpm_divide_6bm ; Untyped                                    ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                    ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                    ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                             ;
+------------------------+----------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_mult:Mult0                     ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 10           ; Untyped             ;
; LPM_WIDTHB                                     ; 6            ; Untyped             ;
; LPM_WIDTHP                                     ; 16           ; Untyped             ;
; LPM_WIDTHR                                     ; 16           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_mult:Mult1                     ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 10           ; Untyped             ;
; LPM_WIDTHB                                     ; 7            ; Untyped             ;
; LPM_WIDTHP                                     ; 17           ; Untyped             ;
; LPM_WIDTHR                                     ; 17           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; altshift_taps Parameter Settings by Entity Instance                                          ;
+----------------------------+-----------------------------------------------------------------+
; Name                       ; Value                                                           ;
+----------------------------+-----------------------------------------------------------------+
; Number of entity instances ; 1                                                               ;
; Entity Instance            ; RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component ;
;     -- NUMBER_OF_TAPS      ; 3                                                               ;
;     -- TAP_DISTANCE        ; 800                                                             ;
;     -- WIDTH               ; 12                                                              ;
+----------------------------+-----------------------------------------------------------------+


+----------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                         ;
+-------------------------------+--------------------------------------+
; Name                          ; Value                                ;
+-------------------------------+--------------------------------------+
; Number of entity instances    ; 2                                    ;
; Entity Instance               ; sdram_pll:u6|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                               ;
;     -- PLL_TYPE               ; AUTO                                 ;
;     -- PRIMARY_CLOCK          ; INCLK0                               ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                    ;
;     -- VCO_MULTIPLY_BY        ; 0                                    ;
;     -- VCO_DIVIDE_BY          ; 0                                    ;
; Entity Instance               ; my_pll:pll0|altpll:altpll_component  ;
;     -- OPERATION_MODE         ; NORMAL                               ;
;     -- PLL_TYPE               ; AUTO                                 ;
;     -- PRIMARY_CLOCK          ; INCLK0                               ;
;     -- INCLK0_INPUT_FREQUENCY ; 10000                                ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                    ;
;     -- VCO_MULTIPLY_BY        ; 0                                    ;
;     -- VCO_DIVIDE_BY          ; 0                                    ;
+-------------------------------+--------------------------------------+


+--------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance         ;
+---------------------------------------+----------------+
; Name                                  ; Value          ;
+---------------------------------------+----------------+
; Number of entity instances            ; 2              ;
; Entity Instance                       ; lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 10             ;
;     -- LPM_WIDTHB                     ; 6              ;
;     -- LPM_WIDTHP                     ; 16             ;
;     -- LPM_REPRESENTATION             ; UNSIGNED       ;
;     -- INPUT_A_IS_CONSTANT            ; NO             ;
;     -- INPUT_B_IS_CONSTANT            ; YES            ;
;     -- USE_EAB                        ; OFF            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx             ;
; Entity Instance                       ; lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 10             ;
;     -- LPM_WIDTHB                     ; 7              ;
;     -- LPM_WIDTHP                     ; 17             ;
;     -- LPM_REPRESENTATION             ; UNSIGNED       ;
;     -- INPUT_A_IS_CONSTANT            ; NO             ;
;     -- INPUT_B_IS_CONSTANT            ; YES            ;
;     -- USE_EAB                        ; OFF            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx             ;
+---------------------------------------+----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Debounce:deb3"                                                                                                  ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                  ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; o_debounced ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; o_pos       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Debounce:deb2"                                                                                                  ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                  ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; o_debounced ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; o_pos       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Debounce:deb1"                                                                                                  ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                  ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; o_neg       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; o_debounced ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; o_pos       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Debounce:deb0"                                                                                                  ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                  ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; o_neg       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; o_debounced ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; o_pos       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "my_pll:pll0"                                                                                                                                   ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                                      ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; areset ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; locked ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SramReader:player"                                                                                                                                                                ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                                                                                          ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; i_bar ; Input  ; Warning  ; Input port expression (5 bits) is wider than the input port (4 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; flag  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                         ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Music_Controller:u9"                                                                                                                                                           ;
+-------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                                                                                 ;
+-------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; oBar2       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                     ;
; iNote1      ; Output ; Warning  ; Output or bidir port (4 bits) is smaller than the port expression (64 bits) it drives.  The 60 most-significant bit(s) in the port expression will be connected to GND. ;
; o_music_enb ; Output ; Warning  ; Output or bidir port (7 bits) is smaller than the port expression (8 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND.   ;
; flag        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                ;
+-------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Flash_Controller:u12|flash:flash"                                                                 ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                             ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; o_data_out[31..24] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_data_out[7..0]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Flash_Controller:u12|Para2Seri:p2s"                                                       ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; o_finished ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SevenHexDecoder:u10"                                                                                                                                                                ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                                                            ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; iNote1 ; Input ; Warning  ; Input port expression (64 bits) is wider than the input port (4 bits) it drives.  The 60 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; ibar   ; Input ; Warning  ; Input port expression (5 bits) is wider than the input port (4 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts.   ;
; iCLK   ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; iRST   ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; iSave  ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Object_Detector:u11"                                                                          ;
+-------+---------+------------------+-------------------------------------------------------------------------------------+
; Port  ; Type    ; Severity         ; Details                                                                             ;
+-------+---------+------------------+-------------------------------------------------------------------------------------+
; oNote ; Unknown ; Critical Warning ; Named port was not declared by the instantiated entity                              ;
; oSave ; Output  ; Info             ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+---------+------------------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VGA_Controller:u1"                                                                                                                                                                        ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                                                                                          ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; oVGA_R[1..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                              ;
; oVGA_G[1..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                              ;
; oVGA_B[1..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                              ;
; iZOOM_MODE_SW ; Input  ; Info     ; Stuck at GND                                                                                                                                                                     ;
; i_bar         ; Input  ; Warning  ; Input port expression (4 bits) is wider than the input port (1 bits) it drives.  The 3 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; i_music_enb   ; Input  ; Warning  ; Input port expression (8 bits) is wider than the input port (1 bits) it drives.  The 7 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "I2C_CCD_Config:u8|I2C_Controller:u0"                                                                                                        ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                      ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; W_R  ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------+
; Port Connectivity Checks: "I2C_CCD_Config:u8"     ;
+-----------------+-------+----------+--------------+
; Port            ; Type  ; Severity ; Details      ;
+-----------------+-------+----------+--------------+
; iEXPOSURE_ADJ   ; Input ; Info     ; Stuck at VCC ;
; iEXPOSURE_DEC_p ; Input ; Info     ; Stuck at VCC ;
; iZOOM_MODE_SW   ; Input ; Info     ; Stuck at GND ;
+-----------------+-------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control:u7|sdr_data_path:u_sdr_data_path"                                                                                            ;
+------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                    ;
+------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+
; DM   ; Input  ; Warning  ; Input port expression (2 bits) is smaller than the input port (4 bits) it drives.  Extra input bit(s) "DM[3..2]" will be connected to GND. ;
; DM   ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; DQM  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                        ;
+------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control:u7|control_interface:u_control_interface"                                                                                         ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                      ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; CMD      ; Input ; Warning  ; Input port expression (2 bits) is smaller than the input port (3 bits) it drives.  Extra input bit(s) "CMD[2..2]" will be connected to GND.  ;
; INIT_ACK ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control:u7"                                                                                                                                                                                  ;
+----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                                                            ;
+----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WR1_DATA             ; Input  ; Warning  ; Input port expression (15 bits) is smaller than the input port (16 bits) it drives.  Extra input bit(s) "WR1_DATA[15..15]" will be connected to GND.                               ;
; WR1_ADDR             ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; WR1_ADDR[22..0]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_MAX_ADDR         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; WR1_MAX_ADDR[17..15] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR1_MAX_ADDR[8..7]   ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR1_MAX_ADDR[22..18] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_MAX_ADDR[10..9]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_MAX_ADDR[6..0]   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_MAX_ADDR[14]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_MAX_ADDR[13]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR1_MAX_ADDR[12]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_MAX_ADDR[11]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR1_LENGTH[6..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_LENGTH[7]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR2_DATA[15]         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_ADDR[22..21]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_ADDR[19..0]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_ADDR[20]         ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR2_MAX_ADDR         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; WR2_MAX_ADDR[17..15] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR2_MAX_ADDR[8..7]   ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR2_MAX_ADDR[22..21] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_MAX_ADDR[19..18] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_MAX_ADDR[10..9]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_MAX_ADDR[6..0]   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_MAX_ADDR[20]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR2_MAX_ADDR[14]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_MAX_ADDR[13]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR2_MAX_ADDR[12]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_MAX_ADDR[11]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR2_LENGTH[6..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_LENGTH[7]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD1_DATA[15]         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; RD1_ADDR             ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; RD1_ADDR[22..0]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_MAX_ADDR         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; RD1_MAX_ADDR[17..15] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD1_MAX_ADDR[8..7]   ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD1_MAX_ADDR[22..18] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_MAX_ADDR[10..9]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_MAX_ADDR[6..0]   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_MAX_ADDR[14]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_MAX_ADDR[13]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD1_MAX_ADDR[12]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_MAX_ADDR[11]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD1_LENGTH[6..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_LENGTH[7]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_DATA[15]         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; RD2_ADDR[22..21]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_ADDR[19..0]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_ADDR[20]         ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_MAX_ADDR         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; RD2_MAX_ADDR[17..15] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_MAX_ADDR[8..7]   ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_MAX_ADDR[22..21] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_MAX_ADDR[19..18] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_MAX_ADDR[10..9]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_MAX_ADDR[6..0]   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_MAX_ADDR[20]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_MAX_ADDR[14]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_MAX_ADDR[13]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_MAX_ADDR[12]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_MAX_ADDR[11]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_LENGTH[6..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_LENGTH[7]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; SA                   ; Output ; Warning  ; Output or bidir port (12 bits) is smaller than the port expression (13 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND.            ;
; CS_N                 ; Output ; Warning  ; Output or bidir port (2 bits) is wider than the port expression (1 bits) it drives; bit(s) "CS_N[1..1]" have no fanouts                                                            ;
+----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdram_pll:u6"                                                                                            ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; c3   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Port Connectivity Checks: "RAW2RGB:u4|Line_Buffer:L1" ;
+----------+--------+----------+------------------------+
; Port     ; Type   ; Severity ; Details                ;
+----------+--------+----------+------------------------+
; shiftout ; Output ; Info     ; Explicitly unconnected ;
+----------+--------+----------+------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RAW2RGB:u4"                                                                                                                                           ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                       ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; oRed[1..0]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                           ;
; oGreen[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                           ;
; oBlue[1..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                           ;
; iZoom        ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (2 bits) it drives.  Extra input bit(s) "iZoom[1..1]" will be connected to GND. ;
; iZoom        ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CCD_Capture:u3"                                                                            ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; oFrame_Cont ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; iSTART      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; iEND        ; Input  ; Info     ; Stuck at GND                                                                        ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Reset_Delay:u2"                                                                       ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; oRST_3 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; oRST_4 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 427                         ;
; cycloneiii_ff         ; 2556                        ;
;     CLR               ; 663                         ;
;     CLR SCLR          ; 61                          ;
;     CLR SLD           ; 28                          ;
;     ENA               ; 66                          ;
;     ENA CLR           ; 574                         ;
;     ENA CLR SCLR      ; 1057                        ;
;     ENA CLR SLD       ; 7                           ;
;     ENA SCLR          ; 1                           ;
;     ENA SLD           ; 10                          ;
;     SCLR              ; 1                           ;
;     SCLR SLD          ; 2                           ;
;     SLD               ; 4                           ;
;     plain             ; 82                          ;
; cycloneiii_io_obuf    ; 107                         ;
; cycloneiii_lcell_comb ; 4622                        ;
;     arith             ; 1676                        ;
;         1 data inputs ; 11                          ;
;         2 data inputs ; 1332                        ;
;         3 data inputs ; 333                         ;
;     normal            ; 2946                        ;
;         0 data inputs ; 42                          ;
;         1 data inputs ; 118                         ;
;         2 data inputs ; 416                         ;
;         3 data inputs ; 399                         ;
;         4 data inputs ; 1971                        ;
; cycloneiii_pll        ; 2                           ;
; cycloneiii_ram_block  ; 92                          ;
;                       ;                             ;
; Max LUT depth         ; 41.90                       ;
; Average LUT depth     ; 7.34                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:08     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 15.0.0 Build 145 04/22/2015 SJ Full Version
    Info: Processing started: Thu Jan 17 03:52:29 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE2_115_CAMERA -c DE2_115_CAMERA
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file v/debounce.sv
    Info (12023): Found entity 1: Debounce
Info (12021): Found 2 design units, including 2 entities, in source file v/lcd.sv
    Info (12023): Found entity 1: LCD
    Info (12023): Found entity 2: LCD_show
Info (12021): Found 1 design units, including 1 entities, in source file v/sramwriter.sv
    Info (12023): Found entity 1: SramWriter
Info (12021): Found 1 design units, including 1 entities, in source file v/sramreader.sv
    Info (12023): Found entity 1: SramReader
Info (12021): Found 2 design units, including 1 entities, in source file v/my_pll.vhd
    Info (12022): Found design unit 1: my_pll-SYN
    Info (12023): Found entity 1: my_pll
Info (12021): Found 1 design units, including 1 entities, in source file flash_control/para2seri.sv
    Info (12023): Found entity 1: Para2Seri
Info (12021): Found 1 design units, including 1 entities, in source file flash_control/i2csender.sv
    Info (12023): Found entity 1: I2Csender
Info (12021): Found 1 design units, including 1 entities, in source file flash_control/i2cinitialize.sv
    Info (12023): Found entity 1: I2Cinitialize
Info (12021): Found 1 design units, including 1 entities, in source file flash_control/flash_controller.sv
    Info (12023): Found entity 1: Flash_Controller
Info (12021): Found 1 design units, including 1 entities, in source file flash_control/flash.sv
    Info (12023): Found entity 1: flash
Info (15248): File "C:/Users/team06/Downloads/SDRAM_Camera0114/SDRAM_Camera/Example/Flash_Control/Debounce.sv" is a duplicate of already analyzed file "C:/Users/team06/Downloads/SDRAM_Camera0114/SDRAM_Camera/Example/v/Debounce.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file flash_control/debounce.sv
Info (12021): Found 1 design units, including 1 entities, in source file v/music_controller.sv
    Info (12023): Found entity 1: Music_Controller
Info (12021): Found 1 design units, including 1 entities, in source file v/sevenhexdecoder.sv
    Info (12023): Found entity 1: SevenHexDecoder
Info (12021): Found 1 design units, including 1 entities, in source file v/object_detector.v
    Info (12023): Found entity 1: Object_Detector
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control/command.v
    Info (12023): Found entity 1: command
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control/control_interface.v
    Info (12023): Found entity 1: control_interface
Warning (10229): Verilog HDL Expression warning at sdr_data_path.v(68): truncated literal to match 1 bits
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control/sdr_data_path.v
    Info (12023): Found entity 1: sdr_data_path
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control/sdram_control.v
    Info (12023): Found entity 1: Sdram_Control
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control/sdram_rd_fifo.v
    Info (12023): Found entity 1: Sdram_RD_FIFO
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control/sdram_wr_fifo.v
    Info (12023): Found entity 1: Sdram_WR_FIFO
Info (12021): Found 1 design units, including 1 entities, in source file v/ccd_capture.v
    Info (12023): Found entity 1: CCD_Capture
Info (12021): Found 1 design units, including 1 entities, in source file v/i2c_ccd_config.v
    Info (12023): Found entity 1: I2C_CCD_Config
Info (12021): Found 1 design units, including 1 entities, in source file v/i2c_controller.v
    Info (12023): Found entity 1: I2C_Controller
Info (12021): Found 1 design units, including 1 entities, in source file v/line_buffer.v
    Info (12023): Found entity 1: Line_Buffer
Info (12021): Found 1 design units, including 1 entities, in source file v/raw2rgb.v
    Info (12023): Found entity 1: RAW2RGB
Info (12021): Found 1 design units, including 1 entities, in source file v/reset_delay.v
    Info (12023): Found entity 1: Reset_Delay
Info (12021): Found 1 design units, including 1 entities, in source file v/seg7_lut.v
    Info (12023): Found entity 1: SEG7_LUT
Info (12021): Found 1 design units, including 1 entities, in source file v/seg7_lut_8.v
    Info (12023): Found entity 1: SEG7_LUT_8
Warning (12019): Can't analyze file -- file v/Stack_RAM.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file v/vga_controller.v
    Info (12023): Found entity 1: VGA_Controller
Info (12021): Found 1 design units, including 1 entities, in source file v/sdram_pll.v
    Info (12023): Found entity 1: sdram_pll
Warning (12019): Can't analyze file -- file v/touch_tcon.v is missing
Warning (12019): Can't analyze file -- file v/VGA_Param.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file v/line_buffer1.v
    Info (12023): Found entity 1: Line_Buffer1
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_camera.v
    Info (12023): Found entity 1: DE2_115_CAMERA
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_4cs.tdf
    Info (12023): Found entity 1: shift_taps_4cs
Warning (10236): Verilog HDL Implicit Net warning at sramWriter.sv(46): created implicit net for "o_end_addr"
Warning (10227): Verilog HDL Port Declaration warning at Flash_Controller.sv(105): data type declaration for "PLAY_X" declares packed dimensions but the port declaration declaration does not
Info (10499): HDL info at Flash_Controller.sv(102): see declaration for object "PLAY_X"
Info (12127): Elaborating entity "DE2_115_CAMERA" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at DE2_115_CAMERA.v(486): object "auto_start" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at DE2_115_CAMERA.v(510): truncated value with size 8 to match size of target (7)
Warning (10230): Verilog HDL assignment warning at DE2_115_CAMERA.v(511): truncated value with size 16 to match size of target (9)
Warning (10230): Verilog HDL assignment warning at DE2_115_CAMERA.v(521): truncated value with size 32 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at DE2_115_CAMERA.v(554): truncated value with size 32 to match size of target (16)
Warning (10034): Output port "LEDR[17..16]" at DE2_115_CAMERA.v(258) has no driver
Warning (10034): Output port "LEDR[14..7]" at DE2_115_CAMERA.v(258) has no driver
Warning (10034): Output port "ENET0_TX_DATA" at DE2_115_CAMERA.v(345) has no driver
Warning (10034): Output port "ENET1_TX_DATA" at DE2_115_CAMERA.v(364) has no driver
Warning (10034): Output port "OTG_ADDR" at DE2_115_CAMERA.v(376) has no driver
Warning (10034): Output port "OTG_DACK_N" at DE2_115_CAMERA.v(378) has no driver
Warning (10034): Output port "SMA_CLKOUT" at DE2_115_CAMERA.v(254) has no driver
Warning (10034): Output port "LCD_EN" at DE2_115_CAMERA.v(282) has no driver
Warning (10034): Output port "LCD_ON" at DE2_115_CAMERA.v(283) has no driver
Warning (10034): Output port "LCD_RS" at DE2_115_CAMERA.v(284) has no driver
Warning (10034): Output port "LCD_RW" at DE2_115_CAMERA.v(285) has no driver
Warning (10034): Output port "UART_CTS" at DE2_115_CAMERA.v(288) has no driver
Warning (10034): Output port "SD_CLK" at DE2_115_CAMERA.v(300) has no driver
Warning (10034): Output port "EEP_I2C_SCLK" at DE2_115_CAMERA.v(324) has no driver
Warning (10034): Output port "ENET0_GTX_CLK" at DE2_115_CAMERA.v(332) has no driver
Warning (10034): Output port "ENET0_MDC" at DE2_115_CAMERA.v(335) has no driver
Warning (10034): Output port "ENET0_RST_N" at DE2_115_CAMERA.v(337) has no driver
Warning (10034): Output port "ENET0_TX_EN" at DE2_115_CAMERA.v(346) has no driver
Warning (10034): Output port "ENET0_TX_ER" at DE2_115_CAMERA.v(347) has no driver
Warning (10034): Output port "ENET1_GTX_CLK" at DE2_115_CAMERA.v(351) has no driver
Warning (10034): Output port "ENET1_MDC" at DE2_115_CAMERA.v(354) has no driver
Warning (10034): Output port "ENET1_RST_N" at DE2_115_CAMERA.v(356) has no driver
Warning (10034): Output port "ENET1_TX_EN" at DE2_115_CAMERA.v(365) has no driver
Warning (10034): Output port "ENET1_TX_ER" at DE2_115_CAMERA.v(366) has no driver
Warning (10034): Output port "TD_RESET_N" at DE2_115_CAMERA.v(372) has no driver
Warning (10034): Output port "OTG_CS_N" at DE2_115_CAMERA.v(377) has no driver
Warning (10034): Output port "OTG_RD_N" at DE2_115_CAMERA.v(384) has no driver
Warning (10034): Output port "OTG_RST_N" at DE2_115_CAMERA.v(385) has no driver
Warning (10034): Output port "OTG_WE_N" at DE2_115_CAMERA.v(386) has no driver
Warning (10034): Output port "SRAM_CE_N" at DE2_115_CAMERA.v(405) has no driver
Warning (10034): Output port "SRAM_LB_N" at DE2_115_CAMERA.v(407) has no driver
Warning (10034): Output port "SRAM_UB_N" at DE2_115_CAMERA.v(409) has no driver
Info (12128): Elaborating entity "Reset_Delay" for hierarchy "Reset_Delay:u2"
Info (12128): Elaborating entity "CCD_Capture" for hierarchy "CCD_Capture:u3"
Warning (10036): Verilog HDL or VHDL warning at CCD_Capture.v(168): object "ifval_fedge" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at CCD_Capture.v(169): object "y_cnt_d" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at CCD_Capture.v(129): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at CCD_Capture.v(133): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at CCD_Capture.v(189): truncated value with size 32 to match size of target (1)
Info (12128): Elaborating entity "RAW2RGB" for hierarchy "RAW2RGB:u4"
Info (12128): Elaborating entity "Line_Buffer" for hierarchy "RAW2RGB:u4|Line_Buffer:L1"
Info (12128): Elaborating entity "altshift_taps" for hierarchy "RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component"
Info (12130): Elaborated megafunction instantiation "RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component"
Info (12133): Instantiated megafunction "RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component" with the following parameter:
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=M9K"
    Info (12134): Parameter "lpm_type" = "altshift_taps"
    Info (12134): Parameter "number_of_taps" = "3"
    Info (12134): Parameter "tap_distance" = "800"
    Info (12134): Parameter "width" = "12"
Info (12128): Elaborating entity "shift_taps_4cs" for hierarchy "RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_4cs:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_bka1.tdf
    Info (12023): Found entity 1: altsyncram_bka1
Info (12128): Elaborating entity "altsyncram_bka1" for hierarchy "RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_4cs:auto_generated|altsyncram_bka1:altsyncram2"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_auf.tdf
    Info (12023): Found entity 1: cntr_auf
Info (12128): Elaborating entity "cntr_auf" for hierarchy "RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_4cs:auto_generated|cntr_auf:cntr1"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_7ic.tdf
    Info (12023): Found entity 1: cmpr_7ic
Info (12128): Elaborating entity "cmpr_7ic" for hierarchy "RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_4cs:auto_generated|cntr_auf:cntr1|cmpr_7ic:cmpr4"
Info (12128): Elaborating entity "sdram_pll" for hierarchy "sdram_pll:u6"
Info (12128): Elaborating entity "altpll" for hierarchy "sdram_pll:u6|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "sdram_pll:u6|altpll:altpll_component"
Info (12133): Instantiated megafunction "sdram_pll:u6|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "2"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "1"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "2"
    Info (12134): Parameter "clk1_phase_shift" = "-3000"
    Info (12134): Parameter "clk2_divide_by" = "2"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "1"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "clk3_divide_by" = "2"
    Info (12134): Parameter "clk3_duty_cycle" = "50"
    Info (12134): Parameter "clk3_multiply_by" = "1"
    Info (12134): Parameter "clk3_phase_shift" = "0"
    Info (12134): Parameter "clk4_divide_by" = "5"
    Info (12134): Parameter "clk4_duty_cycle" = "50"
    Info (12134): Parameter "clk4_multiply_by" = "4"
    Info (12134): Parameter "clk4_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_USED"
    Info (12134): Parameter "port_clk4" = "PORT_USED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altpll_f423.tdf
    Info (12023): Found entity 1: altpll_f423
Info (12128): Elaborating entity "altpll_f423" for hierarchy "sdram_pll:u6|altpll:altpll_component|altpll_f423:auto_generated"
Info (12128): Elaborating entity "Sdram_Control" for hierarchy "Sdram_Control:u7"
Warning (10230): Verilog HDL assignment warning at Sdram_Control.v(385): truncated value with size 32 to match size of target (10)
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control.v(423): inferring latch(es) for variable "rWR1_MAX_ADDR", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control.v(423): inferring latch(es) for variable "rWR2_MAX_ADDR", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control.v(423): inferring latch(es) for variable "rRD1_MAX_ADDR", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control.v(423): inferring latch(es) for variable "rRD2_MAX_ADDR", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control.v(423): inferring latch(es) for variable "rWR1_LENGTH", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control.v(423): inferring latch(es) for variable "rWR2_LENGTH", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control.v(423): inferring latch(es) for variable "rRD1_LENGTH", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control.v(423): inferring latch(es) for variable "rRD2_LENGTH", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "rRD2_LENGTH[0]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_LENGTH[1]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_LENGTH[2]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_LENGTH[3]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_LENGTH[4]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_LENGTH[5]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_LENGTH[6]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_LENGTH[7]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_LENGTH[0]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_LENGTH[1]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_LENGTH[2]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_LENGTH[3]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_LENGTH[4]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_LENGTH[5]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_LENGTH[6]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_LENGTH[7]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_LENGTH[0]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_LENGTH[1]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_LENGTH[2]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_LENGTH[3]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_LENGTH[4]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_LENGTH[5]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_LENGTH[6]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_LENGTH[7]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_LENGTH[0]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_LENGTH[1]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_LENGTH[2]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_LENGTH[3]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_LENGTH[4]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_LENGTH[5]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_LENGTH[6]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_LENGTH[7]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[0]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[1]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[2]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[3]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[4]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[5]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[6]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[7]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[8]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[9]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[10]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[11]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[12]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[13]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[14]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[15]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[16]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[17]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[18]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[19]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[20]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[21]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[22]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[0]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[1]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[2]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[3]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[4]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[5]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[6]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[7]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[8]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[9]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[10]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[11]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[12]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[13]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[14]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[15]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[16]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[17]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[18]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[19]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[20]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[21]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[22]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[0]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[1]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[2]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[3]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[4]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[5]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[6]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[7]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[8]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[9]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[10]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[11]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[12]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[13]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[14]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[15]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[16]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[17]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[18]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[19]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[20]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[21]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[22]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[0]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[1]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[2]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[3]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[4]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[5]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[6]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[7]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[8]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[9]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[10]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[11]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[12]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[13]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[14]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[15]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[16]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[17]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[18]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[19]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[20]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[21]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[22]" at Sdram_Control.v(423)
Info (12128): Elaborating entity "control_interface" for hierarchy "Sdram_Control:u7|control_interface:u_control_interface"
Warning (10230): Verilog HDL assignment warning at control_interface.v(162): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at control_interface.v(167): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at control_interface.v(192): truncated value with size 32 to match size of target (16)
Info (12128): Elaborating entity "command" for hierarchy "Sdram_Control:u7|command:u_command"
Warning (10240): Verilog HDL Always Construct warning at command.v(275): inferring latch(es) for variable "oe_shift", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at command.v(275): inferring latch(es) for variable "oe1", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at command.v(275): inferring latch(es) for variable "oe2", which holds its previous value in one or more paths through the always construct
Info (12128): Elaborating entity "sdr_data_path" for hierarchy "Sdram_Control:u7|sdr_data_path:u_sdr_data_path"
Warning (10230): Verilog HDL assignment warning at sdr_data_path.v(68): truncated value with size 32 to match size of target (4)
Info (12128): Elaborating entity "Sdram_WR_FIFO" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo"
Info (12128): Elaborating entity "dcfifo_mixed_widths" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component"
Info (12130): Elaborated megafunction instantiation "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component"
Info (12133): Instantiated megafunction "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component" with the following parameter:
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_numwords" = "512"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_widthu" = "9"
    Info (12134): Parameter "lpm_widthu_r" = "8"
    Info (12134): Parameter "lpm_width_r" = "32"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_lhh1.tdf
    Info (12023): Found entity 1: dcfifo_lhh1
Info (12128): Elaborating entity "dcfifo_lhh1" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_ugb.tdf
    Info (12023): Found entity 1: a_gray2bin_ugb
Info (12128): Elaborating entity "a_gray2bin_ugb" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_gray2bin_ugb:rdptr_g_gray2bin"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_t57.tdf
    Info (12023): Found entity 1: a_graycounter_t57
Info (12128): Elaborating entity "a_graycounter_t57" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_ojc.tdf
    Info (12023): Found entity 1: a_graycounter_ojc
Info (12128): Elaborating entity "a_graycounter_ojc" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_rj31.tdf
    Info (12023): Found entity 1: altsyncram_rj31
Info (12128): Elaborating entity "altsyncram_rj31" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_gd9.tdf
    Info (12023): Found entity 1: dffpipe_gd9
Info (12128): Elaborating entity "dffpipe_gd9" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_ikd.tdf
    Info (12023): Found entity 1: alt_synch_pipe_ikd
Info (12128): Elaborating entity "alt_synch_pipe_ikd" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_ld9.tdf
    Info (12023): Found entity 1: dffpipe_ld9
Info (12128): Elaborating entity "dffpipe_ld9" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_ld9:dffpipe12"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_jkd.tdf
    Info (12023): Found entity 1: alt_synch_pipe_jkd
Info (12128): Elaborating entity "alt_synch_pipe_jkd" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_md9.tdf
    Info (12023): Found entity 1: dffpipe_md9
Info (12128): Elaborating entity "dffpipe_md9" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_md9:dffpipe15"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_f66.tdf
    Info (12023): Found entity 1: cmpr_f66
Info (12128): Elaborating entity "cmpr_f66" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|cmpr_f66:rdempty_eq_comp"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_54e.tdf
    Info (12023): Found entity 1: cntr_54e
Info (12128): Elaborating entity "cntr_54e" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|cntr_54e:cntr_b"
Info (12128): Elaborating entity "Sdram_RD_FIFO" for hierarchy "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo"
Info (12128): Elaborating entity "dcfifo_mixed_widths" for hierarchy "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component"
Info (12130): Elaborated megafunction instantiation "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component"
Info (12133): Instantiated megafunction "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component" with the following parameter:
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_numwords" = "256"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_widthu" = "8"
    Info (12134): Parameter "lpm_widthu_r" = "9"
    Info (12134): Parameter "lpm_width_r" = "16"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_dih1.tdf
    Info (12023): Found entity 1: dcfifo_dih1
Info (12128): Elaborating entity "dcfifo_dih1" for hierarchy "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_s57.tdf
    Info (12023): Found entity 1: a_graycounter_s57
Info (12128): Elaborating entity "a_graycounter_s57" for hierarchy "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_pjc.tdf
    Info (12023): Found entity 1: a_graycounter_pjc
Info (12128): Elaborating entity "a_graycounter_pjc" for hierarchy "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_sj31.tdf
    Info (12023): Found entity 1: altsyncram_sj31
Info (12128): Elaborating entity "altsyncram_sj31" for hierarchy "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_kkd.tdf
    Info (12023): Found entity 1: alt_synch_pipe_kkd
Info (12128): Elaborating entity "alt_synch_pipe_kkd" for hierarchy "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_nd9.tdf
    Info (12023): Found entity 1: dffpipe_nd9
Info (12128): Elaborating entity "dffpipe_nd9" for hierarchy "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_lkd.tdf
    Info (12023): Found entity 1: alt_synch_pipe_lkd
Info (12128): Elaborating entity "alt_synch_pipe_lkd" for hierarchy "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_od9.tdf
    Info (12023): Found entity 1: dffpipe_od9
Info (12128): Elaborating entity "dffpipe_od9" for hierarchy "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15"
Info (12128): Elaborating entity "I2C_CCD_Config" for hierarchy "I2C_CCD_Config:u8"
Warning (10230): Verilog HDL assignment warning at I2C_CCD_Config.v(126): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at I2C_CCD_Config.v(127): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at I2C_CCD_Config.v(149): truncated value with size 32 to match size of target (25)
Warning (10230): Verilog HDL assignment warning at I2C_CCD_Config.v(154): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at I2C_CCD_Config.v(179): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at I2C_CCD_Config.v(229): truncated value with size 32 to match size of target (6)
Info (12128): Elaborating entity "I2C_Controller" for hierarchy "I2C_CCD_Config:u8|I2C_Controller:u0"
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(71): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(70): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(83): truncated value with size 32 to match size of target (7)
Info (12128): Elaborating entity "VGA_Controller" for hierarchy "VGA_Controller:u1"
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(150): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(154): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(157): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(244): truncated value with size 32 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(270): truncated value with size 32 to match size of target (13)
Info (12128): Elaborating entity "Object_Detector" for hierarchy "Object_Detector:u11"
Warning (10036): Verilog HDL or VHDL warning at Object_Detector.v(74): object "oSave_r" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at Object_Detector.v(87): object "v_mask" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at Object_Detector.v(94): object "output_valid" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at Object_Detector.v(108): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at Object_Detector.v(120): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at Object_Detector.v(121): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at Object_Detector.v(144): truncated value with size 32 to match size of target (7)
Warning (10230): Verilog HDL assignment warning at Object_Detector.v(152): truncated value with size 32 to match size of target (7)
Warning (10230): Verilog HDL assignment warning at Object_Detector.v(162): truncated value with size 32 to match size of target (15)
Warning (10230): Verilog HDL assignment warning at Object_Detector.v(160): truncated value with size 32 to match size of target (7)
Warning (10230): Verilog HDL assignment warning at Object_Detector.v(167): truncated value with size 32 to match size of target (7)
Warning (10230): Verilog HDL assignment warning at Object_Detector.v(177): truncated value with size 32 to match size of target (7)
Warning (10240): Verilog HDL Always Construct warning at Object_Detector.v(174): inferring latch(es) for variable "i_count", which holds its previous value in one or more paths through the always construct
Warning (10230): Verilog HDL assignment warning at Object_Detector.v(219): truncated value with size 32 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at Object_Detector.v(242): truncated value with size 32 to match size of target (13)
Warning (10034): Output port "oSave" at Object_Detector.v(70) has no driver
Info (12128): Elaborating entity "SevenHexDecoder" for hierarchy "SevenHexDecoder:u10"
Warning (10240): Verilog HDL Always Construct warning at SevenHexDecoder.sv(91): inferring latch(es) for variable "state_w", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at SevenHexDecoder.sv(91): inferring latch(es) for variable "count_w", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "count_w[0]" at SevenHexDecoder.sv(91)
Info (10041): Inferred latch for "count_w[1]" at SevenHexDecoder.sv(91)
Info (10041): Inferred latch for "count_w[2]" at SevenHexDecoder.sv(91)
Info (10041): Inferred latch for "count_w[3]" at SevenHexDecoder.sv(91)
Info (10041): Inferred latch for "count_w[4]" at SevenHexDecoder.sv(91)
Info (10041): Inferred latch for "count_w[5]" at SevenHexDecoder.sv(91)
Info (10041): Inferred latch for "count_w[6]" at SevenHexDecoder.sv(91)
Info (10041): Inferred latch for "count_w[7]" at SevenHexDecoder.sv(91)
Info (10041): Inferred latch for "count_w[8]" at SevenHexDecoder.sv(91)
Info (10041): Inferred latch for "count_w[9]" at SevenHexDecoder.sv(91)
Info (10041): Inferred latch for "count_w[10]" at SevenHexDecoder.sv(91)
Info (10041): Inferred latch for "count_w[11]" at SevenHexDecoder.sv(91)
Info (10041): Inferred latch for "count_w[12]" at SevenHexDecoder.sv(91)
Info (10041): Inferred latch for "count_w[13]" at SevenHexDecoder.sv(91)
Info (10041): Inferred latch for "count_w[14]" at SevenHexDecoder.sv(91)
Info (10041): Inferred latch for "count_w[15]" at SevenHexDecoder.sv(91)
Info (10041): Inferred latch for "count_w[16]" at SevenHexDecoder.sv(91)
Info (10041): Inferred latch for "count_w[17]" at SevenHexDecoder.sv(91)
Info (10041): Inferred latch for "count_w[18]" at SevenHexDecoder.sv(91)
Info (10041): Inferred latch for "count_w[19]" at SevenHexDecoder.sv(91)
Info (10041): Inferred latch for "count_w[20]" at SevenHexDecoder.sv(91)
Info (10041): Inferred latch for "count_w[21]" at SevenHexDecoder.sv(91)
Info (10041): Inferred latch for "count_w[22]" at SevenHexDecoder.sv(91)
Info (10041): Inferred latch for "count_w[23]" at SevenHexDecoder.sv(91)
Info (10041): Inferred latch for "count_w[24]" at SevenHexDecoder.sv(91)
Info (10041): Inferred latch for "count_w[25]" at SevenHexDecoder.sv(91)
Info (10041): Inferred latch for "count_w[26]" at SevenHexDecoder.sv(91)
Info (10041): Inferred latch for "count_w[27]" at SevenHexDecoder.sv(91)
Info (10041): Inferred latch for "count_w[28]" at SevenHexDecoder.sv(91)
Info (10041): Inferred latch for "count_w[29]" at SevenHexDecoder.sv(91)
Info (10041): Inferred latch for "count_w[30]" at SevenHexDecoder.sv(91)
Info (10041): Inferred latch for "count_w[31]" at SevenHexDecoder.sv(91)
Info (10041): Inferred latch for "state_w[0]" at SevenHexDecoder.sv(91)
Info (10041): Inferred latch for "state_w[1]" at SevenHexDecoder.sv(91)
Info (10041): Inferred latch for "state_w[2]" at SevenHexDecoder.sv(91)
Info (10041): Inferred latch for "state_w[3]" at SevenHexDecoder.sv(91)
Info (10041): Inferred latch for "state_w[4]" at SevenHexDecoder.sv(91)
Info (10041): Inferred latch for "state_w[5]" at SevenHexDecoder.sv(91)
Info (10041): Inferred latch for "state_w[6]" at SevenHexDecoder.sv(91)
Info (10041): Inferred latch for "state_w[7]" at SevenHexDecoder.sv(91)
Info (10041): Inferred latch for "state_w[8]" at SevenHexDecoder.sv(91)
Info (10041): Inferred latch for "state_w[9]" at SevenHexDecoder.sv(91)
Info (10041): Inferred latch for "state_w[10]" at SevenHexDecoder.sv(91)
Info (10041): Inferred latch for "state_w[11]" at SevenHexDecoder.sv(91)
Info (10041): Inferred latch for "state_w[12]" at SevenHexDecoder.sv(91)
Info (10041): Inferred latch for "state_w[13]" at SevenHexDecoder.sv(91)
Info (10041): Inferred latch for "state_w[14]" at SevenHexDecoder.sv(91)
Info (10041): Inferred latch for "state_w[15]" at SevenHexDecoder.sv(91)
Info (10041): Inferred latch for "state_w[16]" at SevenHexDecoder.sv(91)
Info (10041): Inferred latch for "state_w[17]" at SevenHexDecoder.sv(91)
Info (10041): Inferred latch for "state_w[18]" at SevenHexDecoder.sv(91)
Info (10041): Inferred latch for "state_w[19]" at SevenHexDecoder.sv(91)
Info (10041): Inferred latch for "state_w[20]" at SevenHexDecoder.sv(91)
Info (10041): Inferred latch for "state_w[21]" at SevenHexDecoder.sv(91)
Info (10041): Inferred latch for "state_w[22]" at SevenHexDecoder.sv(91)
Info (10041): Inferred latch for "state_w[23]" at SevenHexDecoder.sv(91)
Info (10041): Inferred latch for "state_w[24]" at SevenHexDecoder.sv(91)
Info (10041): Inferred latch for "state_w[25]" at SevenHexDecoder.sv(91)
Info (10041): Inferred latch for "state_w[26]" at SevenHexDecoder.sv(91)
Info (10041): Inferred latch for "state_w[27]" at SevenHexDecoder.sv(91)
Info (10041): Inferred latch for "state_w[28]" at SevenHexDecoder.sv(91)
Info (10041): Inferred latch for "state_w[29]" at SevenHexDecoder.sv(91)
Info (10041): Inferred latch for "state_w[30]" at SevenHexDecoder.sv(91)
Info (10041): Inferred latch for "state_w[31]" at SevenHexDecoder.sv(91)
Info (12128): Elaborating entity "Flash_Controller" for hierarchy "Flash_Controller:u12"
Warning (10230): Verilog HDL assignment warning at Flash_Controller.sv(369): truncated value with size 32 to match size of target (21)
Warning (10270): Verilog HDL Case Statement warning at Flash_Controller.sv(160): incomplete case statement has no default case item
Info (12128): Elaborating entity "I2Cinitialize" for hierarchy "Flash_Controller:u12|I2Cinitialize:init"
Warning (10230): Verilog HDL assignment warning at I2Cinitialize.sv(60): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at I2Cinitialize.sv(70): truncated value with size 32 to match size of target (4)
Info (12128): Elaborating entity "I2Csender" for hierarchy "Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender"
Warning (10230): Verilog HDL assignment warning at I2Csender.sv(63): truncated value with size 32 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at I2Csender.sv(67): truncated value with size 32 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at I2Csender.sv(72): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at I2Csender.sv(84): truncated value with size 32 to match size of target (2)
Info (12128): Elaborating entity "Para2Seri" for hierarchy "Flash_Controller:u12|Para2Seri:p2s"
Warning (10230): Verilog HDL assignment warning at Para2Seri.sv(38): truncated value with size 32 to match size of target (4)
Info (12128): Elaborating entity "flash" for hierarchy "Flash_Controller:u12|flash:flash"
Info (12128): Elaborating entity "Music_Controller" for hierarchy "Music_Controller:u9"
Warning (10230): Verilog HDL assignment warning at Music_Controller.sv(61): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at Music_Controller.sv(62): truncated value with size 9 to match size of target (7)
Warning (10270): Verilog HDL Case Statement warning at Music_Controller.sv(127): incomplete case statement has no default case item
Warning (10230): Verilog HDL assignment warning at Music_Controller.sv(307): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at Music_Controller.sv(314): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at Music_Controller.sv(470): truncated value with size 32 to match size of target (29)
Warning (10034): Output port "oBar2" at Music_Controller.sv(37) has no driver
Info (12128): Elaborating entity "SramReader" for hierarchy "SramReader:player"
Warning (10230): Verilog HDL assignment warning at sramReader.sv(98): truncated value with size 32 to match size of target (20)
Warning (10230): Verilog HDL assignment warning at sramReader.sv(110): truncated value with size 32 to match size of target (20)
Warning (10230): Verilog HDL assignment warning at sramReader.sv(119): truncated value with size 32 to match size of target (20)
Warning (10230): Verilog HDL assignment warning at sramReader.sv(130): truncated value with size 32 to match size of target (20)
Warning (10230): Verilog HDL assignment warning at sramReader.sv(157): truncated value with size 32 to match size of target (20)
Warning (10230): Verilog HDL assignment warning at sramReader.sv(167): truncated value with size 32 to match size of target (20)
Warning (10230): Verilog HDL assignment warning at sramReader.sv(176): truncated value with size 32 to match size of target (20)
Warning (10230): Verilog HDL assignment warning at sramReader.sv(187): truncated value with size 32 to match size of target (20)
Info (12128): Elaborating entity "SramWriter" for hierarchy "SramWriter:recorder"
Warning (10036): Verilog HDL or VHDL warning at sramWriter.sv(46): object "o_end_addr" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at sramWriter.sv(44): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at sramWriter.sv(46): truncated value with size 20 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at sramWriter.sv(64): truncated value with size 32 to match size of target (20)
Warning (10230): Verilog HDL assignment warning at sramWriter.sv(106): truncated value with size 48 to match size of target (20)
Warning (10230): Verilog HDL assignment warning at sramWriter.sv(107): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at sramWriter.sv(115): truncated value with size 32 to match size of target (4)
Warning (10270): Verilog HDL Case Statement warning at sramWriter.sv(140): incomplete case statement has no default case item
Warning (10230): Verilog HDL assignment warning at sramWriter.sv(145): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at sramWriter.sv(146): truncated value with size 32 to match size of target (20)
Warning (10270): Verilog HDL Case Statement warning at sramWriter.sv(61): incomplete case statement has no default case item
Info (12128): Elaborating entity "my_pll" for hierarchy "my_pll:pll0"
Info (12128): Elaborating entity "altpll" for hierarchy "my_pll:pll0|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "my_pll:pll0|altpll:altpll_component"
Info (12133): Instantiated megafunction "my_pll:pll0|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "25"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "3"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "1000"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "1"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "10000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=my_pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/my_pll_altpll.v
    Info (12023): Found entity 1: my_pll_altpll
Info (12128): Elaborating entity "my_pll_altpll" for hierarchy "my_pll:pll0|altpll:altpll_component|my_pll_altpll:auto_generated"
Info (12128): Elaborating entity "Debounce" for hierarchy "Debounce:deb0"
Warning (10230): Verilog HDL assignment warning at Debounce.sv(28): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at Debounce.sv(30): truncated value with size 32 to match size of target (3)
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "oNote1[63]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[62]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[61]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[60]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[59]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[58]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[57]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[56]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[55]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[54]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[53]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[52]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[51]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[50]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[49]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[48]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[47]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[46]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[45]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[44]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[43]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[42]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[41]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[40]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[39]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[38]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[37]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[36]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[35]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[34]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[33]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[32]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[31]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[30]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[29]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[28]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[27]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[26]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[25]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[24]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[23]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[22]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[21]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[20]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[19]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[18]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[17]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[16]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[15]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[14]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[13]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[12]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[11]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[10]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[9]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[8]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[7]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[6]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[5]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[4]" is missing source, defaulting to GND
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "oNote1[63]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[62]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[61]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[60]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[59]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[58]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[57]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[56]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[55]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[54]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[53]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[52]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[51]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[50]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[49]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[48]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[47]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[46]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[45]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[44]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[43]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[42]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[41]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[40]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[39]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[38]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[37]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[36]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[35]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[34]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[33]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[32]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[31]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[30]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[29]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[28]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[27]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[26]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[25]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[24]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[23]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[22]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[21]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[20]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[19]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[18]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[17]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[16]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[15]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[14]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[13]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[12]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[11]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[10]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[9]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[8]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[7]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[6]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[5]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[4]" is missing source, defaulting to GND
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "oNote1[63]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[62]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[61]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[60]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[59]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[58]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[57]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[56]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[55]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[54]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[53]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[52]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[51]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[50]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[49]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[48]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[47]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[46]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[45]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[44]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[43]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[42]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[41]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[40]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[39]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[38]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[37]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[36]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[35]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[34]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[33]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[32]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[31]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[30]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[29]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[28]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[27]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[26]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[25]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[24]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[23]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[22]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[21]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[20]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[19]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[18]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[17]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[16]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[15]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[14]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[13]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[12]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[11]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[10]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[9]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[8]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[7]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[6]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[5]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[4]" is missing source, defaulting to GND
    Warning (12110): Net "music_enb[7]" is missing source, defaulting to GND
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "oNote1[63]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[62]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[61]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[60]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[59]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[58]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[57]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[56]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[55]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[54]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[53]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[52]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[51]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[50]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[49]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[48]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[47]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[46]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[45]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[44]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[43]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[42]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[41]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[40]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[39]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[38]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[37]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[36]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[35]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[34]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[33]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[32]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[31]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[30]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[29]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[28]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[27]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[26]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[25]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[24]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[23]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[22]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[21]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[20]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[19]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[18]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[17]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[16]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[15]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[14]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[13]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[12]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[11]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[10]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[9]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[8]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[7]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[6]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[5]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[4]" is missing source, defaulting to GND
    Warning (12110): Net "music_enb[7]" is missing source, defaulting to GND
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "oNote1[63]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[62]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[61]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[60]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[59]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[58]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[57]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[56]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[55]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[54]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[53]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[52]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[51]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[50]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[49]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[48]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[47]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[46]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[45]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[44]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[43]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[42]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[41]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[40]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[39]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[38]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[37]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[36]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[35]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[34]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[33]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[32]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[31]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[30]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[29]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[28]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[27]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[26]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[25]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[24]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[23]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[22]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[21]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[20]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[19]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[18]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[17]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[16]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[15]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[14]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[13]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[12]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[11]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[10]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[9]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[8]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[7]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[6]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[5]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[4]" is missing source, defaulting to GND
    Warning (12110): Net "music_enb[7]" is missing source, defaulting to GND
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "oNote1[63]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[62]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[61]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[60]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[59]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[58]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[57]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[56]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[55]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[54]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[53]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[52]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[51]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[50]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[49]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[48]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[47]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[46]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[45]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[44]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[43]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[42]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[41]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[40]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[39]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[38]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[37]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[36]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[35]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[34]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[33]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[32]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[31]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[30]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[29]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[28]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[27]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[26]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[25]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[24]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[23]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[22]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[21]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[20]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[19]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[18]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[17]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[16]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[15]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[14]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[13]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[12]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[11]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[10]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[9]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[8]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[7]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[6]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[5]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[4]" is missing source, defaulting to GND
    Warning (12110): Net "music_enb[7]" is missing source, defaulting to GND
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "oNote1[63]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[62]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[61]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[60]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[59]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[58]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[57]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[56]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[55]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[54]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[53]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[52]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[51]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[50]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[49]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[48]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[47]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[46]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[45]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[44]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[43]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[42]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[41]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[40]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[39]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[38]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[37]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[36]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[35]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[34]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[33]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[32]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[31]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[30]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[29]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[28]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[27]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[26]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[25]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[24]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[23]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[22]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[21]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[20]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[19]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[18]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[17]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[16]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[15]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[14]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[13]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[12]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[11]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[10]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[9]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[8]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[7]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[6]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[5]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[4]" is missing source, defaulting to GND
    Warning (12110): Net "music_enb[7]" is missing source, defaulting to GND
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "oNote1[63]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[62]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[61]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[60]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[59]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[58]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[57]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[56]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[55]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[54]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[53]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[52]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[51]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[50]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[49]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[48]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[47]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[46]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[45]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[44]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[43]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[42]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[41]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[40]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[39]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[38]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[37]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[36]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[35]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[34]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[33]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[32]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[31]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[30]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[29]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[28]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[27]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[26]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[25]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[24]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[23]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[22]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[21]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[20]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[19]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[18]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[17]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[16]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[15]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[14]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[13]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[12]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[11]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[10]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[9]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[8]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[7]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[6]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[5]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[4]" is missing source, defaulting to GND
    Warning (12110): Net "music_enb[7]" is missing source, defaulting to GND
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "oNote1[63]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[62]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[61]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[60]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[59]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[58]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[57]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[56]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[55]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[54]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[53]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[52]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[51]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[50]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[49]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[48]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[47]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[46]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[45]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[44]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[43]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[42]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[41]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[40]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[39]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[38]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[37]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[36]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[35]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[34]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[33]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[32]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[31]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[30]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[29]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[28]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[27]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[26]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[25]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[24]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[23]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[22]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[21]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[20]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[19]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[18]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[17]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[16]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[15]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[14]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[13]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[12]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[11]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[10]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[9]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[8]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[7]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[6]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[5]" is missing source, defaulting to GND
    Warning (12110): Net "oNote1[4]" is missing source, defaulting to GND
    Warning (12110): Net "music_enb[7]" is missing source, defaulting to GND
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[0]"
        Warning (14320): Synthesized away node "Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[1]"
        Warning (14320): Synthesized away node "Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[10]"
        Warning (14320): Synthesized away node "Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[11]"
        Warning (14320): Synthesized away node "Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[15]"
        Warning (14320): Synthesized away node "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[0]"
        Warning (14320): Synthesized away node "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[1]"
        Warning (14320): Synthesized away node "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[15]"
Info (278001): Inferred 4 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Object_Detector:u11|Mod1"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Object_Detector:u11|Mod0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult1"
Info (12130): Elaborated megafunction instantiation "Object_Detector:u11|lpm_divide:Mod1"
Info (12133): Instantiated megafunction "Object_Detector:u11|lpm_divide:Mod1" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_6bm.tdf
    Info (12023): Found entity 1: lpm_divide_6bm
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_rlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_rlh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_a7f.tdf
    Info (12023): Found entity 1: alt_u_div_a7f
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info (12023): Found entity 1: add_sub_7pc
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc
Info (12130): Elaborated megafunction instantiation "lpm_mult:Mult0"
Info (12133): Instantiated megafunction "lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "10"
    Info (12134): Parameter "LPM_WIDTHB" = "6"
    Info (12134): Parameter "LPM_WIDTHP" = "16"
    Info (12134): Parameter "LPM_WIDTHR" = "16"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult0|multcore:mult_core", which is child of megafunction instantiation "lpm_mult:Mult0"
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult0|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "lpm_mult:Mult0"
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "lpm_mult:Mult0"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_jgh.tdf
    Info (12023): Found entity 1: add_sub_jgh
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add", which is child of megafunction instantiation "lpm_mult:Mult0"
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "lpm_mult:Mult0"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_ngh.tdf
    Info (12023): Found entity 1: add_sub_ngh
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult0|altshift:external_latency_ffs", which is child of megafunction instantiation "lpm_mult:Mult0"
Info (12130): Elaborated megafunction instantiation "lpm_mult:Mult1"
Info (12133): Instantiated megafunction "lpm_mult:Mult1" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "10"
    Info (12134): Parameter "LPM_WIDTHB" = "7"
    Info (12134): Parameter "LPM_WIDTHP" = "17"
    Info (12134): Parameter "LPM_WIDTHR" = "17"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult1|multcore:mult_core", which is child of megafunction instantiation "lpm_mult:Mult1"
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult1|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "lpm_mult:Mult1"
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "lpm_mult:Mult1"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_kgh.tdf
    Info (12023): Found entity 1: add_sub_kgh
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add", which is child of megafunction instantiation "lpm_mult:Mult1"
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "lpm_mult:Mult1"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_ogh.tdf
    Info (12023): Found entity 1: add_sub_ogh
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult1|altshift:external_latency_ffs", which is child of megafunction instantiation "lpm_mult:Mult1"
Warning (12241): 16 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "AUD_BCLK" has no driver
    Warning (13040): bidirectional pin "AUD_DACLRCK" has no driver
    Warning (13040): bidirectional pin "FL_DQ[0]" has no driver
    Warning (13040): bidirectional pin "FL_DQ[1]" has no driver
    Warning (13040): bidirectional pin "FL_DQ[2]" has no driver
    Warning (13040): bidirectional pin "FL_DQ[3]" has no driver
    Warning (13040): bidirectional pin "FL_DQ[4]" has no driver
    Warning (13040): bidirectional pin "FL_DQ[5]" has no driver
    Warning (13040): bidirectional pin "FL_DQ[6]" has no driver
    Warning (13040): bidirectional pin "FL_DQ[7]" has no driver
    Warning (13040): bidirectional pin "EX_IO[0]" has no driver
    Warning (13040): bidirectional pin "EX_IO[1]" has no driver
    Warning (13040): bidirectional pin "EX_IO[2]" has no driver
    Warning (13040): bidirectional pin "EX_IO[3]" has no driver
    Warning (13040): bidirectional pin "EX_IO[4]" has no driver
    Warning (13040): bidirectional pin "EX_IO[5]" has no driver
    Warning (13040): bidirectional pin "EX_IO[6]" has no driver
    Warning (13040): bidirectional pin "LCD_DATA[0]" has no driver
    Warning (13040): bidirectional pin "LCD_DATA[1]" has no driver
    Warning (13040): bidirectional pin "LCD_DATA[2]" has no driver
    Warning (13040): bidirectional pin "LCD_DATA[3]" has no driver
    Warning (13040): bidirectional pin "LCD_DATA[4]" has no driver
    Warning (13040): bidirectional pin "LCD_DATA[5]" has no driver
    Warning (13040): bidirectional pin "LCD_DATA[6]" has no driver
    Warning (13040): bidirectional pin "LCD_DATA[7]" has no driver
    Warning (13040): bidirectional pin "PS2_CLK" has no driver
    Warning (13040): bidirectional pin "PS2_CLK2" has no driver
    Warning (13040): bidirectional pin "PS2_DAT" has no driver
    Warning (13040): bidirectional pin "PS2_DAT2" has no driver
    Warning (13040): bidirectional pin "SD_CMD" has no driver
    Warning (13040): bidirectional pin "SD_DAT[0]" has no driver
    Warning (13040): bidirectional pin "SD_DAT[1]" has no driver
    Warning (13040): bidirectional pin "SD_DAT[2]" has no driver
    Warning (13040): bidirectional pin "SD_DAT[3]" has no driver
    Warning (13040): bidirectional pin "AUD_ADCLRCK" has no driver
    Warning (13040): bidirectional pin "EEP_I2C_SDAT" has no driver
    Warning (13040): bidirectional pin "ENET0_MDIO" has no driver
    Warning (13040): bidirectional pin "ENET1_MDIO" has no driver
    Warning (13040): bidirectional pin "OTG_DATA[0]" has no driver
    Warning (13040): bidirectional pin "OTG_DATA[1]" has no driver
    Warning (13040): bidirectional pin "OTG_DATA[2]" has no driver
    Warning (13040): bidirectional pin "OTG_DATA[3]" has no driver
    Warning (13040): bidirectional pin "OTG_DATA[4]" has no driver
    Warning (13040): bidirectional pin "OTG_DATA[5]" has no driver
    Warning (13040): bidirectional pin "OTG_DATA[6]" has no driver
    Warning (13040): bidirectional pin "OTG_DATA[7]" has no driver
    Warning (13040): bidirectional pin "OTG_DATA[8]" has no driver
    Warning (13040): bidirectional pin "OTG_DATA[9]" has no driver
    Warning (13040): bidirectional pin "OTG_DATA[10]" has no driver
    Warning (13040): bidirectional pin "OTG_DATA[11]" has no driver
    Warning (13040): bidirectional pin "OTG_DATA[12]" has no driver
    Warning (13040): bidirectional pin "OTG_DATA[13]" has no driver
    Warning (13040): bidirectional pin "OTG_DATA[14]" has no driver
    Warning (13040): bidirectional pin "OTG_DATA[15]" has no driver
    Warning (13040): bidirectional pin "OTG_FSPEED" has no driver
    Warning (13040): bidirectional pin "OTG_LSPEED" has no driver
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "SMA_CLKOUT" is stuck at GND
    Warning (13410): Pin "LEDR[7]" is stuck at GND
    Warning (13410): Pin "LEDR[8]" is stuck at GND
    Warning (13410): Pin "LEDR[9]" is stuck at GND
    Warning (13410): Pin "LEDR[10]" is stuck at GND
    Warning (13410): Pin "LEDR[11]" is stuck at GND
    Warning (13410): Pin "LEDR[12]" is stuck at GND
    Warning (13410): Pin "LEDR[13]" is stuck at GND
    Warning (13410): Pin "LEDR[14]" is stuck at GND
    Warning (13410): Pin "LEDR[16]" is stuck at GND
    Warning (13410): Pin "LEDR[17]" is stuck at GND
    Warning (13410): Pin "HEX2[0]" is stuck at VCC
    Warning (13410): Pin "HEX2[1]" is stuck at VCC
    Warning (13410): Pin "HEX2[2]" is stuck at VCC
    Warning (13410): Pin "HEX2[3]" is stuck at VCC
    Warning (13410): Pin "HEX2[4]" is stuck at VCC
    Warning (13410): Pin "HEX2[5]" is stuck at VCC
    Warning (13410): Pin "HEX2[6]" is stuck at GND
    Warning (13410): Pin "HEX3[0]" is stuck at VCC
    Warning (13410): Pin "HEX3[1]" is stuck at VCC
    Warning (13410): Pin "HEX3[2]" is stuck at VCC
    Warning (13410): Pin "HEX3[3]" is stuck at VCC
    Warning (13410): Pin "HEX3[4]" is stuck at VCC
    Warning (13410): Pin "HEX3[5]" is stuck at VCC
    Warning (13410): Pin "HEX3[6]" is stuck at GND
    Warning (13410): Pin "HEX5[0]" is stuck at GND
    Warning (13410): Pin "HEX5[1]" is stuck at GND
    Warning (13410): Pin "HEX5[2]" is stuck at GND
    Warning (13410): Pin "HEX5[3]" is stuck at GND
    Warning (13410): Pin "HEX5[4]" is stuck at GND
    Warning (13410): Pin "HEX5[5]" is stuck at GND
    Warning (13410): Pin "HEX5[6]" is stuck at VCC
    Warning (13410): Pin "HEX7[0]" is stuck at GND
    Warning (13410): Pin "HEX7[1]" is stuck at GND
    Warning (13410): Pin "HEX7[2]" is stuck at GND
    Warning (13410): Pin "HEX7[3]" is stuck at GND
    Warning (13410): Pin "HEX7[4]" is stuck at GND
    Warning (13410): Pin "HEX7[5]" is stuck at GND
    Warning (13410): Pin "HEX7[6]" is stuck at VCC
    Warning (13410): Pin "LCD_EN" is stuck at GND
    Warning (13410): Pin "LCD_ON" is stuck at GND
    Warning (13410): Pin "LCD_RS" is stuck at GND
    Warning (13410): Pin "LCD_RW" is stuck at GND
    Warning (13410): Pin "UART_CTS" is stuck at GND
    Warning (13410): Pin "SD_CLK" is stuck at GND
    Warning (13410): Pin "VGA_SYNC_N" is stuck at GND
    Warning (13410): Pin "EEP_I2C_SCLK" is stuck at GND
    Warning (13410): Pin "ENET0_GTX_CLK" is stuck at GND
    Warning (13410): Pin "ENET0_MDC" is stuck at GND
    Warning (13410): Pin "ENET0_RST_N" is stuck at GND
    Warning (13410): Pin "ENET0_TX_DATA[0]" is stuck at GND
    Warning (13410): Pin "ENET0_TX_DATA[1]" is stuck at GND
    Warning (13410): Pin "ENET0_TX_DATA[2]" is stuck at GND
    Warning (13410): Pin "ENET0_TX_DATA[3]" is stuck at GND
    Warning (13410): Pin "ENET0_TX_EN" is stuck at GND
    Warning (13410): Pin "ENET0_TX_ER" is stuck at GND
    Warning (13410): Pin "ENET1_GTX_CLK" is stuck at GND
    Warning (13410): Pin "ENET1_MDC" is stuck at GND
    Warning (13410): Pin "ENET1_RST_N" is stuck at GND
    Warning (13410): Pin "ENET1_TX_DATA[0]" is stuck at GND
    Warning (13410): Pin "ENET1_TX_DATA[1]" is stuck at GND
    Warning (13410): Pin "ENET1_TX_DATA[2]" is stuck at GND
    Warning (13410): Pin "ENET1_TX_DATA[3]" is stuck at GND
    Warning (13410): Pin "ENET1_TX_EN" is stuck at GND
    Warning (13410): Pin "ENET1_TX_ER" is stuck at GND
    Warning (13410): Pin "TD_RESET_N" is stuck at GND
    Warning (13410): Pin "OTG_ADDR[0]" is stuck at GND
    Warning (13410): Pin "OTG_ADDR[1]" is stuck at GND
    Warning (13410): Pin "OTG_CS_N" is stuck at GND
    Warning (13410): Pin "OTG_DACK_N[0]" is stuck at GND
    Warning (13410): Pin "OTG_DACK_N[1]" is stuck at GND
    Warning (13410): Pin "OTG_RD_N" is stuck at GND
    Warning (13410): Pin "OTG_RST_N" is stuck at GND
    Warning (13410): Pin "OTG_WE_N" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[12]" is stuck at GND
    Warning (13410): Pin "SRAM_CE_N" is stuck at GND
    Warning (13410): Pin "SRAM_LB_N" is stuck at GND
    Warning (13410): Pin "SRAM_UB_N" is stuck at GND
    Warning (13410): Pin "FL_CE_N" is stuck at GND
    Warning (13410): Pin "FL_OE_N" is stuck at GND
    Warning (13410): Pin "FL_RST_N" is stuck at VCC
    Warning (13410): Pin "FL_WE_N" is stuck at VCC
    Warning (13410): Pin "FL_WP_N" is stuck at VCC
    Warning (13410): Pin "D5M_TRIGGER" is stuck at VCC
Info (286030): Timing-Driven Synthesis is running
Info (17049): 20 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/team06/Downloads/SDRAM_Camera0114/SDRAM_Camera/Example/DE2_115_CAMERA.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL
Warning (15899): PLL "sdram_pll:u6|altpll:altpll_component|altpll_f423:auto_generated|pll1" has parameters clk3_multiply_by and clk3_divide_by specified but port CLK[3] is not connected
Warning (21074): Design contains 51 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CLOCK3_50"
    Warning (15610): No output dependent on input pin "SMA_CLKIN"
    Warning (15610): No output dependent on input pin "KEY[2]"
    Warning (15610): No output dependent on input pin "KEY[3]"
    Warning (15610): No output dependent on input pin "SW[9]"
    Warning (15610): No output dependent on input pin "UART_RTS"
    Warning (15610): No output dependent on input pin "SD_WP_N"
    Warning (15610): No output dependent on input pin "AUD_ADCDAT"
    Warning (15610): No output dependent on input pin "ENET0_INT_N"
    Warning (15610): No output dependent on input pin "ENET0_LINK100"
    Warning (15610): No output dependent on input pin "ENET0_RX_CLK"
    Warning (15610): No output dependent on input pin "ENET0_RX_COL"
    Warning (15610): No output dependent on input pin "ENET0_RX_CRS"
    Warning (15610): No output dependent on input pin "ENET0_RX_DATA[0]"
    Warning (15610): No output dependent on input pin "ENET0_RX_DATA[1]"
    Warning (15610): No output dependent on input pin "ENET0_RX_DATA[2]"
    Warning (15610): No output dependent on input pin "ENET0_RX_DATA[3]"
    Warning (15610): No output dependent on input pin "ENET0_RX_DV"
    Warning (15610): No output dependent on input pin "ENET0_RX_ER"
    Warning (15610): No output dependent on input pin "ENET0_TX_CLK"
    Warning (15610): No output dependent on input pin "ENETCLK_25"
    Warning (15610): No output dependent on input pin "ENET1_INT_N"
    Warning (15610): No output dependent on input pin "ENET1_LINK100"
    Warning (15610): No output dependent on input pin "ENET1_RX_CLK"
    Warning (15610): No output dependent on input pin "ENET1_RX_COL"
    Warning (15610): No output dependent on input pin "ENET1_RX_CRS"
    Warning (15610): No output dependent on input pin "ENET1_RX_DATA[0]"
    Warning (15610): No output dependent on input pin "ENET1_RX_DATA[1]"
    Warning (15610): No output dependent on input pin "ENET1_RX_DATA[2]"
    Warning (15610): No output dependent on input pin "ENET1_RX_DATA[3]"
    Warning (15610): No output dependent on input pin "ENET1_RX_DV"
    Warning (15610): No output dependent on input pin "ENET1_RX_ER"
    Warning (15610): No output dependent on input pin "ENET1_TX_CLK"
    Warning (15610): No output dependent on input pin "TD_CLK27"
    Warning (15610): No output dependent on input pin "TD_DATA[0]"
    Warning (15610): No output dependent on input pin "TD_DATA[1]"
    Warning (15610): No output dependent on input pin "TD_DATA[2]"
    Warning (15610): No output dependent on input pin "TD_DATA[3]"
    Warning (15610): No output dependent on input pin "TD_DATA[4]"
    Warning (15610): No output dependent on input pin "TD_DATA[5]"
    Warning (15610): No output dependent on input pin "TD_DATA[6]"
    Warning (15610): No output dependent on input pin "TD_DATA[7]"
    Warning (15610): No output dependent on input pin "TD_HS"
    Warning (15610): No output dependent on input pin "TD_VS"
    Warning (15610): No output dependent on input pin "OTG_DREQ[0]"
    Warning (15610): No output dependent on input pin "OTG_DREQ[1]"
    Warning (15610): No output dependent on input pin "OTG_INT[0]"
    Warning (15610): No output dependent on input pin "OTG_INT[1]"
    Warning (15610): No output dependent on input pin "IRDA_RXD"
    Warning (15610): No output dependent on input pin "FL_RY"
    Warning (15610): No output dependent on input pin "D5M_STROBE"
Info (21057): Implemented 5755 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 88 input pins
    Info (21059): Implemented 233 output pins
    Info (21060): Implemented 106 bidirectional pins
    Info (21061): Implemented 5234 logic cells
    Info (21064): Implemented 92 RAM segments
    Info (21065): Implemented 2 PLLs
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 895 warnings
    Info: Peak virtual memory: 4961 megabytes
    Info: Processing ended: Thu Jan 17 03:52:48 2019
    Info: Elapsed time: 00:00:19
    Info: Total CPU time (on all processors): 00:00:28


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/team06/Downloads/SDRAM_Camera0114/SDRAM_Camera/Example/DE2_115_CAMERA.map.smsg.


