/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [6:0] _00_;
  wire celloutsig_0_0z;
  wire [12:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [19:0] celloutsig_0_1z;
  wire [19:0] celloutsig_0_2z;
  wire [8:0] celloutsig_0_3z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [3:0] celloutsig_0_8z;
  wire [2:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [6:0] celloutsig_1_10z;
  wire [3:0] celloutsig_1_11z;
  wire [3:0] celloutsig_1_12z;
  wire [2:0] celloutsig_1_13z;
  wire [26:0] celloutsig_1_16z;
  wire [3:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [2:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [2:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [2:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [5:0] celloutsig_1_6z;
  wire [3:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [2:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  always_ff @(negedge celloutsig_1_19z[0], posedge clkin_data[0])
    if (clkin_data[0]) _00_ <= 7'h00;
    else _00_ <= celloutsig_0_1z[14:8];
  assign celloutsig_1_12z = { celloutsig_1_2z, celloutsig_1_1z } & { celloutsig_1_2z[1], celloutsig_1_2z };
  assign celloutsig_1_13z = celloutsig_1_12z[2:0] & celloutsig_1_7z[3:1];
  assign celloutsig_0_3z = { celloutsig_0_2z[17:10], celloutsig_0_0z } & { celloutsig_0_2z[18:12], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_8z = celloutsig_0_1z[19:16] & in_data[85:82];
  assign celloutsig_0_9z = { celloutsig_0_8z[3], celloutsig_0_0z, celloutsig_0_0z } & celloutsig_0_3z[8:6];
  assign celloutsig_0_1z = in_data[40:21] & in_data[93:74];
  assign celloutsig_1_2z = { in_data[110], celloutsig_1_1z, celloutsig_1_1z } & in_data[139:137];
  assign celloutsig_1_4z = in_data[110:108] & { in_data[148:147], celloutsig_1_3z };
  assign celloutsig_1_6z = { celloutsig_1_4z[1:0], celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_3z } & { in_data[128:125], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_2z = in_data[71:52] & celloutsig_0_1z;
  assign celloutsig_1_16z = { in_data[173:167], celloutsig_1_11z, celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_10z, celloutsig_1_13z } <<< { celloutsig_1_8z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_13z, celloutsig_1_9z, celloutsig_1_8z, celloutsig_1_3z, celloutsig_1_13z, celloutsig_1_8z, celloutsig_1_9z, celloutsig_1_8z, celloutsig_1_13z, celloutsig_1_4z };
  assign celloutsig_1_17z = celloutsig_1_11z <<< { celloutsig_1_16z[26:24], celloutsig_1_8z };
  assign celloutsig_1_19z = { celloutsig_1_10z[3:2], celloutsig_1_1z } <<< celloutsig_1_13z;
  assign celloutsig_0_13z = celloutsig_0_1z[12:0] <<< { in_data[80:74], celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_9z };
  assign celloutsig_1_7z = { in_data[130], celloutsig_1_2z } <<< { celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_1z };
  assign celloutsig_1_9z = in_data[149:147] <<< celloutsig_1_4z;
  assign celloutsig_1_10z = { in_data[116:115], celloutsig_1_1z, celloutsig_1_9z, celloutsig_1_1z } <<< { celloutsig_1_6z, celloutsig_1_8z };
  assign celloutsig_1_11z = { celloutsig_1_6z[5], celloutsig_1_2z } <<< { celloutsig_1_9z, celloutsig_1_3z };
  assign celloutsig_0_0z = ~((in_data[77] & in_data[38]) | (in_data[57] & in_data[20]));
  assign celloutsig_1_18z = ~((celloutsig_1_11z[0] & celloutsig_1_17z[3]) | (celloutsig_1_16z[12] & celloutsig_1_5z));
  assign celloutsig_0_6z = ~((celloutsig_0_2z[4] & celloutsig_0_0z) | (celloutsig_0_2z[1] & celloutsig_0_1z[11]));
  assign celloutsig_0_7z = ~((celloutsig_0_3z[0] & celloutsig_0_2z[15]) | (celloutsig_0_6z & celloutsig_0_3z[0]));
  assign celloutsig_0_14z = ~((_00_[2] & celloutsig_0_6z) | (celloutsig_0_1z[16] & celloutsig_0_2z[6]));
  assign celloutsig_1_0z = ~((in_data[109] & in_data[155]) | (in_data[117] & in_data[140]));
  assign celloutsig_1_1z = ~((celloutsig_1_0z & celloutsig_1_0z) | (in_data[117] & in_data[140]));
  assign celloutsig_1_3z = ~((celloutsig_1_2z[1] & celloutsig_1_2z[1]) | (celloutsig_1_0z & celloutsig_1_0z));
  assign celloutsig_1_5z = ~((celloutsig_1_4z[2] & in_data[97]) | (celloutsig_1_3z & celloutsig_1_0z));
  assign celloutsig_1_8z = ~((celloutsig_1_6z[1] & celloutsig_1_2z[0]) | (celloutsig_1_0z & celloutsig_1_6z[1]));
  assign { out_data[128], out_data[98:96], out_data[44:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_13z, celloutsig_0_14z };
endmodule
