============================================================
  Generated by:           Genus(TM) Synthesis Solution 23.12-s086_1
  Generated on:           Apr 14 2025  02:20:27 pm
  Module:                 signal_32bits
  Operating conditions:   tt_025C_1v80 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (46 ps) Path Delay Check
     Startpoint: (F) B[0]
       Endpoint: (R) S[31]

                   Capture    Launch  
      Path Delay:+    5900         -  
      Drv Adjust:+       0         0  
         Arrival:=    5900            
                                      
   Required Time:=    5900            
       Data Path:-    5854            
           Slack:=      46            

Exceptions/Constraints:
  max_delay             5900            constraints.sdc_line_1 

#-----------------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags     Arc     Edge           Cell             Fanout Load Trans Delay Arrival Instance 
#                                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------
  B[0]                             -       -         F     (arrival)                      1  8.0  1000     0       0    (-,-) 
  g1375/COUT                       -       B->COUT   F     sky130_fd_sc_hd__fa_2          1  5.8    81   730     730    (-,-) 
  addinc_add_7_30_g1257__3680/COUT -       CIN->COUT F     sky130_fd_sc_hd__fa_1          1  5.8    96   391    1121    (-,-) 
  addinc_add_7_30_g1256__6783/COUT -       CIN->COUT F     sky130_fd_sc_hd__fa_1          1  5.8    96   396    1517    (-,-) 
  addinc_add_7_30_g1255__5526/COUT -       CIN->COUT F     sky130_fd_sc_hd__fa_1          2  9.0   113   422    1939    (-,-) 
  addinc_add_7_30_g1254/Y          -       A->Y      R     sky130_fd_sc_hd__clkinv_1      2  6.0    54    82    2021    (-,-) 
  addinc_add_7_30_g1253__8428/X    -       C->X      R     sky130_fd_sc_hd__or3_1         1  3.7    51    99    2120    (-,-) 
  addinc_add_7_30_g1250__5107/Y    -       C1->Y     F     sky130_fd_sc_hd__o211ai_1      1  5.8   108    98    2218    (-,-) 
  addinc_add_7_30_g1248__5477/COUT -       CIN->COUT F     sky130_fd_sc_hd__fa_1          1  5.8    96   401    2619    (-,-) 
  addinc_add_7_30_g1247__6417/COUT -       CIN->COUT F     sky130_fd_sc_hd__fa_1          2  7.5   105   410    3029    (-,-) 
  addinc_add_7_30_g1246__7410/Y    -       B_N->Y    F     sky130_fd_sc_hd__nor2b_1       3  8.3    93   176    3205    (-,-) 
  addinc_add_7_30_g1242__9945/X    -       A1->X     F     sky130_fd_sc_hd__a221o_1       3 10.3    91   371    3576    (-,-) 
  addinc_add_7_30_g1240__6161/X    -       A->X      F     sky130_fd_sc_hd__and2_1        2  5.4    47   165    3741    (-,-) 
  addinc_add_7_30_g1234__7098/X    -       A1->X     F     sky130_fd_sc_hd__a221o_1       4 13.3   104   369    4110    (-,-) 
  addinc_add_7_30_g1226__5526/X    -       A1->X     F     sky130_fd_sc_hd__a31o_1        3 10.3    71   229    4340    (-,-) 
  addinc_add_7_30_g1217__1666/X    -       A1->X     F     sky130_fd_sc_hd__a221o_1       3 11.2    95   368    4708    (-,-) 
  addinc_add_7_30_g1206__7098/Y    -       A1->Y     R     sky130_fd_sc_hd__a31oi_1       2  9.0   256   233    4941    (-,-) 
  addinc_add_7_30_g1196__4319/Y    -       A2->Y     F     sky130_fd_sc_hd__o21ai_1       1  5.5    96   113    5054    (-,-) 
  addinc_add_7_30_g1193__2398/X    -       B->X      R     sky130_fd_sc_hd__xor2_1        1 51.3  1009   799    5853    (-,-) 
  S[31]                            <<<     -         R     (port)                         -    -     -     0    5854    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------

