#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue Feb 12 14:57:03 2019
# Process ID: 7216
# Current directory: C:/Users/ulab/Documents/GitHub/LAB03_ZyboZ7_I2C-DAC-ADC/LAB03_ZyboZ7_I2C-DAC-ADC.runs/synth_1
# Command line: vivado.exe -log LCD_Controller.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source LCD_Controller.tcl
# Log file: C:/Users/ulab/Documents/GitHub/LAB03_ZyboZ7_I2C-DAC-ADC/LAB03_ZyboZ7_I2C-DAC-ADC.runs/synth_1/LCD_Controller.vds
# Journal file: C:/Users/ulab/Documents/GitHub/LAB03_ZyboZ7_I2C-DAC-ADC/LAB03_ZyboZ7_I2C-DAC-ADC.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source LCD_Controller.tcl -notrace
Command: synth_design -top LCD_Controller -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8856 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 410.250 ; gain = 100.133
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'LCD_Controller' [C:/Users/ulab/Documents/GitHub/LAB03_ZyboZ7_I2C-DAC-ADC/source/lcd/LCD_Controller.vhd:21]
WARNING: [Synth 8-614] signal 'Mode' is read in the process but is not in the sensitivity list [C:/Users/ulab/Documents/GitHub/LAB03_ZyboZ7_I2C-DAC-ADC/source/lcd/LCD_Controller.vhd:54]
WARNING: [Synth 8-614] signal 'oenable_s' is read in the process but is not in the sensitivity list [C:/Users/ulab/Documents/GitHub/LAB03_ZyboZ7_I2C-DAC-ADC/source/lcd/LCD_Controller.vhd:54]
WARNING: [Synth 8-614] signal 'internal_enable_state' is read in the process but is not in the sensitivity list [C:/Users/ulab/Documents/GitHub/LAB03_ZyboZ7_I2C-DAC-ADC/source/lcd/LCD_Controller.vhd:54]
WARNING: [Synth 8-614] signal 'Mode' is read in the process but is not in the sensitivity list [C:/Users/ulab/Documents/GitHub/LAB03_ZyboZ7_I2C-DAC-ADC/source/lcd/LCD_Controller.vhd:77]
WARNING: [Synth 8-614] signal 'oenable_s' is read in the process but is not in the sensitivity list [C:/Users/ulab/Documents/GitHub/LAB03_ZyboZ7_I2C-DAC-ADC/source/lcd/LCD_Controller.vhd:77]
WARNING: [Synth 8-614] signal 'initialize_state' is read in the process but is not in the sensitivity list [C:/Users/ulab/Documents/GitHub/LAB03_ZyboZ7_I2C-DAC-ADC/source/lcd/LCD_Controller.vhd:77]
WARNING: [Synth 8-614] signal 'internal_enable_state' is read in the process but is not in the sensitivity list [C:/Users/ulab/Documents/GitHub/LAB03_ZyboZ7_I2C-DAC-ADC/source/lcd/LCD_Controller.vhd:77]
WARNING: [Synth 8-614] signal 'iReset_n' is read in the process but is not in the sensitivity list [C:/Users/ulab/Documents/GitHub/LAB03_ZyboZ7_I2C-DAC-ADC/source/lcd/LCD_Controller.vhd:77]
	Parameter Board_Clock bound to: 50000000 - type: integer 
INFO: [Synth 8-3491] module 'Wait_Timer' declared at 'C:/Users/ulab/Documents/GitHub/LAB03_ZyboZ7_I2C-DAC-ADC/source/lcd/Wait_Timer.vhd:34' bound to instance 'Inst_Wait_Timer' of component 'Wait_Timer' [C:/Users/ulab/Documents/GitHub/LAB03_ZyboZ7_I2C-DAC-ADC/source/lcd/LCD_Controller.vhd:142]
INFO: [Synth 8-638] synthesizing module 'Wait_Timer' [C:/Users/ulab/Documents/GitHub/LAB03_ZyboZ7_I2C-DAC-ADC/source/lcd/Wait_Timer.vhd:46]
	Parameter Board_Clock bound to: 50000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Wait_Timer' (1#1) [C:/Users/ulab/Documents/GitHub/LAB03_ZyboZ7_I2C-DAC-ADC/source/lcd/Wait_Timer.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'LCD_Controller' (2#1) [C:/Users/ulab/Documents/GitHub/LAB03_ZyboZ7_I2C-DAC-ADC/source/lcd/LCD_Controller.vhd:21]
WARNING: [Synth 8-3331] design LCD_Controller has unconnected port iRW
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 460.738 ; gain = 150.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 460.738 ; gain = 150.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 460.738 ; gain = 150.621
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/ulab/Documents/GitHub/LAB03_ZyboZ7_I2C-DAC-ADC/source/lcd/Wait_Timer.vhd:55]
WARNING: [Synth 8-327] inferring latch for variable 'Mode_reg' [C:/Users/ulab/Documents/GitHub/LAB03_ZyboZ7_I2C-DAC-ADC/source/lcd/LCD_Controller.vhd:79]
WARNING: [Synth 8-327] inferring latch for variable 'internal_enable_state_reg' [C:/Users/ulab/Documents/GitHub/LAB03_ZyboZ7_I2C-DAC-ADC/source/lcd/LCD_Controller.vhd:65]
WARNING: [Synth 8-327] inferring latch for variable 'clk_en_reg' [C:/Users/ulab/Documents/GitHub/LAB03_ZyboZ7_I2C-DAC-ADC/source/lcd/LCD_Controller.vhd:67]
WARNING: [Synth 8-327] inferring latch for variable 'ienable_s_reg' [C:/Users/ulab/Documents/GitHub/LAB03_ZyboZ7_I2C-DAC-ADC/source/lcd/LCD_Controller.vhd:59]
WARNING: [Synth 8-327] inferring latch for variable 'iwait_time_s_reg' [C:/Users/ulab/Documents/GitHub/LAB03_ZyboZ7_I2C-DAC-ADC/source/lcd/LCD_Controller.vhd:58]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 469.715 ; gain = 159.598
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     31 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     31 Bit        Muxes := 1     
	  11 Input      8 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
	   4 Input      1 Bit        Muxes := 5     
	   7 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module LCD_Controller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	  11 Input      8 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 5     
	   7 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
Module Wait_Timer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     31 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
DSP Report: Generating DSP Inst_Wait_Timer/count_max2, operation Mode is: A*(B:0x17d).
DSP Report: operator Inst_Wait_Timer/count_max2 is absorbed into DSP Inst_Wait_Timer/count_max2.
DSP Report: operator Inst_Wait_Timer/count_max2 is absorbed into DSP Inst_Wait_Timer/count_max2.
DSP Report: Generating DSP Inst_Wait_Timer/count_max2, operation Mode is: A*(B:0xf080).
DSP Report: operator Inst_Wait_Timer/count_max2 is absorbed into DSP Inst_Wait_Timer/count_max2.
DSP Report: operator Inst_Wait_Timer/count_max2 is absorbed into DSP Inst_Wait_Timer/count_max2.
DSP Report: Generating DSP Inst_Wait_Timer/count_max2, operation Mode is: (PCIN>>17)+(A:0x7080)*B.
DSP Report: operator Inst_Wait_Timer/count_max2 is absorbed into DSP Inst_Wait_Timer/count_max2.
DSP Report: operator Inst_Wait_Timer/count_max2 is absorbed into DSP Inst_Wait_Timer/count_max2.
WARNING: [Synth 8-3331] design LCD_Controller has unconnected port iRW
INFO: [Synth 8-3886] merging instance 'iwait_time_s_reg[15]' (LD) to 'iwait_time_s_reg[0]'
INFO: [Synth 8-3886] merging instance 'iwait_time_s_reg[16]' (LD) to 'iwait_time_s_reg[24]'
INFO: [Synth 8-3886] merging instance 'iwait_time_s_reg[17]' (LD) to 'iwait_time_s_reg[0]'
INFO: [Synth 8-3886] merging instance 'iwait_time_s_reg[18]' (LD) to 'iwait_time_s_reg[22]'
INFO: [Synth 8-3886] merging instance 'iwait_time_s_reg[19]' (LD) to 'iwait_time_s_reg[22]'
INFO: [Synth 8-3886] merging instance 'iwait_time_s_reg[20]' (LD) to 'iwait_time_s_reg[24]'
INFO: [Synth 8-3886] merging instance 'iwait_time_s_reg[21]' (LD) to 'iwait_time_s_reg[24]'
INFO: [Synth 8-3886] merging instance 'iwait_time_s_reg[22]' (LD) to 'iwait_time_s_reg[14]'
INFO: [Synth 8-3886] merging instance 'iwait_time_s_reg[23]' (LD) to 'iwait_time_s_reg[0]'
INFO: [Synth 8-3886] merging instance 'iwait_time_s_reg[24]' (LD) to 'iwait_time_s_reg[13]'
INFO: [Synth 8-3886] merging instance 'iwait_time_s_reg[25]' (LD) to 'iwait_time_s_reg[0]'
INFO: [Synth 8-3886] merging instance 'iwait_time_s_reg[26]' (LD) to 'iwait_time_s_reg[0]'
INFO: [Synth 8-3886] merging instance 'iwait_time_s_reg[27]' (LD) to 'iwait_time_s_reg[0]'
INFO: [Synth 8-3886] merging instance 'iwait_time_s_reg[28]' (LD) to 'iwait_time_s_reg[0]'
INFO: [Synth 8-3886] merging instance 'iwait_time_s_reg[29]' (LD) to 'iwait_time_s_reg[0]'
INFO: [Synth 8-3886] merging instance 'iwait_time_s_reg[30]' (LD) to 'iwait_time_s_reg[0]'
INFO: [Synth 8-3886] merging instance 'iwait_time_s_reg[31]' (LD) to 'iwait_time_s_reg[0]'
INFO: [Synth 8-3886] merging instance 'iwait_time_s_reg[0]' (LD) to 'iwait_time_s_reg[1]'
INFO: [Synth 8-3886] merging instance 'iwait_time_s_reg[1]' (LD) to 'iwait_time_s_reg[2]'
INFO: [Synth 8-3886] merging instance 'iwait_time_s_reg[2]' (LD) to 'iwait_time_s_reg[3]'
INFO: [Synth 8-3886] merging instance 'iwait_time_s_reg[3]' (LD) to 'iwait_time_s_reg[4]'
INFO: [Synth 8-3886] merging instance 'iwait_time_s_reg[4]' (LD) to 'iwait_time_s_reg[5]'
INFO: [Synth 8-3886] merging instance 'iwait_time_s_reg[5]' (LD) to 'iwait_time_s_reg[7]'
INFO: [Synth 8-3886] merging instance 'iwait_time_s_reg[6]' (LD) to 'iwait_time_s_reg[14]'
INFO: [Synth 8-3886] merging instance 'iwait_time_s_reg[7]' (LD) to 'iwait_time_s_reg[12]'
INFO: [Synth 8-3886] merging instance 'iwait_time_s_reg[8]' (LD) to 'iwait_time_s_reg[11]'
INFO: [Synth 8-3886] merging instance 'iwait_time_s_reg[9]' (LD) to 'iwait_time_s_reg[14]'
INFO: [Synth 8-3886] merging instance 'iwait_time_s_reg[10]' (LD) to 'iwait_time_s_reg[13]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\iwait_time_s_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (oRW_reg)
WARNING: [Synth 8-3332] Sequential element (iwait_time_s_reg[12]) is unused and will be removed from module LCD_Controller.
WARNING: [Synth 8-3332] Sequential element (oRW_reg) is unused and will be removed from module LCD_Controller.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 599.977 ; gain = 289.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+------------+-------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping             | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Wait_Timer  | A*(B:0x17d)             | 15     | 10     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Wait_Timer  | A*(B:0xf080)            | 18     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Wait_Timer  | (PCIN>>17)+(A:0x7080)*B | 15     | 15     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+-------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 599.977 ; gain = 289.859
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 599.977 ; gain = 289.859
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 599.977 ; gain = 289.859
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 599.977 ; gain = 289.859
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 599.977 ; gain = 289.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 599.977 ; gain = 289.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 599.977 ; gain = 289.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 599.977 ; gain = 289.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |CARRY4  |    30|
|3     |DSP48E1 |     3|
|4     |LUT1    |    34|
|5     |LUT2    |    21|
|6     |LUT3    |     7|
|7     |LUT4    |     3|
|8     |LUT5    |    55|
|9     |LUT6    |    20|
|10    |FDRE    |    49|
|11    |LD      |     9|
|12    |IBUF    |    12|
|13    |OBUF    |    12|
+------+--------+------+

Report Instance Areas: 
+------+------------------+-----------+------+
|      |Instance          |Module     |Cells |
+------+------------------+-----------+------+
|1     |top               |           |   256|
|2     |  Inst_Wait_Timer |Wait_Timer |   189|
+------+------------------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 599.977 ; gain = 289.859
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 17 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 599.977 ; gain = 289.859
Synthesis Optimization Complete : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 599.977 ; gain = 289.859
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 54 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 4 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 9 instances were transformed.
  LD => LDCE: 5 instances
  LD => LDCE (inverted pins: G): 4 instances

INFO: [Common 17-83] Releasing license: Synthesis
45 Infos, 17 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:31 . Memory (MB): peak = 702.797 ; gain = 404.707
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/ulab/Documents/GitHub/LAB03_ZyboZ7_I2C-DAC-ADC/LAB03_ZyboZ7_I2C-DAC-ADC.runs/synth_1/LCD_Controller.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file LCD_Controller_utilization_synth.rpt -pb LCD_Controller_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.191 . Memory (MB): peak = 702.797 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Feb 12 14:57:38 2019...
