-- generated by newgenasym Tue Feb 11 14:37:37 2020

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity max32666 is
    port (    
	\32kin\:   IN     STD_LOGIC;    
	\32kout\:  OUT    STD_LOGIC;    
	ANT:       IN     STD_LOGIC;    
	ANT_THRU:  OUT    STD_LOGIC;    
	DM:        IN     STD_LOGIC;    
	\dnc-1\:   INOUT  STD_LOGIC;    
	\dnc-2\:   INOUT  STD_LOGIC;    
	DP:        INOUT  STD_LOGIC;    
	GND:       IN     STD_LOGIC;    
	HFXIN:     IN     STD_LOGIC;    
	HFXOUT:    OUT    STD_LOGIC;    
	LXA:       IN     STD_LOGIC;    
	LXB:       IN     STD_LOGIC;    
	NC:        INOUT  STD_LOGIC;    
	\p0.0\:    INOUT  STD_LOGIC;    
	\p0.1\:    INOUT  STD_LOGIC;    
	\p0.10\:   INOUT  STD_LOGIC;    
	\p0.11\:   INOUT  STD_LOGIC;    
	\p0.12\:   INOUT  STD_LOGIC;    
	\p0.13\:   INOUT  STD_LOGIC;    
	\p0.14\:   INOUT  STD_LOGIC;    
	\p0.15\:   INOUT  STD_LOGIC;    
	\p0.16\:   INOUT  STD_LOGIC;    
	\p0.17\:   INOUT  STD_LOGIC;    
	\p0.18\:   INOUT  STD_LOGIC;    
	\p0.19\:   INOUT  STD_LOGIC;    
	\p0.2\:    INOUT  STD_LOGIC;    
	\p0.20\:   INOUT  STD_LOGIC;    
	\p0.21\:   INOUT  STD_LOGIC;    
	\p0.22\:   INOUT  STD_LOGIC;    
	\p0.23\:   INOUT  STD_LOGIC;    
	\p0.24\:   INOUT  STD_LOGIC;    
	\p0.25\:   INOUT  STD_LOGIC;    
	\p0.26\:   INOUT  STD_LOGIC;    
	\p0.27\:   INOUT  STD_LOGIC;    
	\p0.28\:   INOUT  STD_LOGIC;    
	\p0.29\:   INOUT  STD_LOGIC;    
	\p0.3\:    INOUT  STD_LOGIC;    
	\p0.30\:   INOUT  STD_LOGIC;    
	\p0.31\:   INOUT  STD_LOGIC;    
	\p0.4\:    INOUT  STD_LOGIC;    
	\p0.5\:    INOUT  STD_LOGIC;    
	\p0.6\:    INOUT  STD_LOGIC;    
	\p0.7\:    INOUT  STD_LOGIC;    
	\p0.8\:    INOUT  STD_LOGIC;    
	\p0.9\:    INOUT  STD_LOGIC;    
	\p1.0_1\:  INOUT  STD_LOGIC;    
	\p1.0_2\:  INOUT  STD_LOGIC;    
	\p1.1\:    INOUT  STD_LOGIC;    
	\p1.10\:   INOUT  STD_LOGIC;    
	\p1.11\:   INOUT  STD_LOGIC;    
	\p1.12\:   INOUT  STD_LOGIC;    
	\p1.13\:   INOUT  STD_LOGIC;    
	\p1.14\:   INOUT  STD_LOGIC;    
	\p1.15\:   INOUT  STD_LOGIC;    
	\p1.2\:    INOUT  STD_LOGIC;    
	\p1.3\:    INOUT  STD_LOGIC;    
	\p1.4\:    INOUT  STD_LOGIC;    
	\p1.5\:    INOUT  STD_LOGIC;    
	\p1.6\:    INOUT  STD_LOGIC;    
	\p1.7\:    INOUT  STD_LOGIC;    
	\p1.8\:    INOUT  STD_LOGIC;    
	\p1.9\:    INOUT  STD_LOGIC;    
	RSTN:      IN     STD_LOGIC;    
	SWCLK:     IN     STD_LOGIC;    
	SWDIO:     IN     STD_LOGIC;    
	VBST:      IN     STD_LOGIC;    
	VCOREA_1:  IN     STD_LOGIC;    
	VCOREA_2:  IN     STD_LOGIC;    
	VCOREA_3:  IN     STD_LOGIC;    
	VCOREB_1:  IN     STD_LOGIC;    
	VCOREB_2:  IN     STD_LOGIC;    
	VCOREB_3:  IN     STD_LOGIC;    
	VDD_BT1:   IN     STD_LOGIC;    
	\vdd_bt1-1\: IN     STD_LOGIC;    
	VDD_BT2:   IN     STD_LOGIC;    
	VDD_BT3:   IN     STD_LOGIC;    
	VDD_BT4:   IN     STD_LOGIC;    
	VDD_BT5:   IN     STD_LOGIC;    
	VDDA:      IN     STD_LOGIC;    
	VDDB:      IN     STD_LOGIC;    
	VDDIO_1:   IN     STD_LOGIC;    
	VDDIO_2:   IN     STD_LOGIC;    
	VDDIO_3:   IN     STD_LOGIC;    
	VDDIO_4:   IN     STD_LOGIC;    
	VDDIOH_1:  IN     STD_LOGIC;    
	VDDIOH_2:  IN     STD_LOGIC;    
	VDDIOH_3:  IN     STD_LOGIC;    
	VREGI_1:   IN     STD_LOGIC;    
	VREGI_2:   IN     STD_LOGIC;    
	VREGO_A:   IN     STD_LOGIC;    
	VREGO_B:   IN     STD_LOGIC;    
	VREGO_C:   IN     STD_LOGIC;    
	VREGO_D:   IN     STD_LOGIC;    
	VRXIN:     IN     STD_LOGIC;    
	VRXOUT:    OUT    STD_LOGIC;    
	VSS:       IN     STD_LOGIC;    
	\vss-1\:   IN     STD_LOGIC;    
	\vss-2\:   IN     STD_LOGIC;    
	\vss-3\:   IN     STD_LOGIC;    
	\vss-4\:   IN     STD_LOGIC;    
	VSS_1:     IN     STD_LOGIC;    
	VSS_2:     IN     STD_LOGIC;    
	VSS_3:     IN     STD_LOGIC;    
	VSS_4:     IN     STD_LOGIC;    
	VSS_5:     IN     STD_LOGIC;    
	VSS_6:     IN     STD_LOGIC;    
	VSSA:      IN     STD_LOGIC;    
	VSSA_BT0:  IN     STD_LOGIC;    
	\vssa_bt0-1\: IN     STD_LOGIC;    
	\vssa_bt0-2\: IN     STD_LOGIC;    
	VSSA_BT1:  IN     STD_LOGIC;    
	\vssa_bt1-1\: IN     STD_LOGIC;    
	VSSA_BT2:  IN     STD_LOGIC;    
	VSSA_BT3:  IN     STD_LOGIC;    
	VSSA_BT4:  IN     STD_LOGIC;    
	VSSA_BT5:  IN     STD_LOGIC;    
	VSSB:      IN     STD_LOGIC;    
	VSSPWR_1:  IN     STD_LOGIC;    
	VSSPWR_2:  IN     STD_LOGIC;    
	VTXIN:     IN     STD_LOGIC;    
	VTXOUT:    OUT    STD_LOGIC);
end max32666;
