// Copyright (C) 2024  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition"

// DATE "11/01/2024 13:33:34"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for Questa Intel FPGA (Verilog) only
// 

`timescale 1 ps/ 1 ps

module monocicle (
	clk,
	sel,
	seg0,
	seg1,
	seg2,
	seg3,
	address_register);
input 	clk;
input 	[2:0] sel;
output 	[6:0] seg0;
output 	[6:0] seg1;
output 	[6:0] seg2;
output 	[6:0] seg3;
input 	[4:0] address_register;

// Design Ports Information
// seg0[0]	=>  Location: PIN_AE26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// seg0[1]	=>  Location: PIN_AE27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// seg0[2]	=>  Location: PIN_AE28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// seg0[3]	=>  Location: PIN_AG27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// seg0[4]	=>  Location: PIN_AF28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// seg0[5]	=>  Location: PIN_AG28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// seg0[6]	=>  Location: PIN_AH28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// seg1[0]	=>  Location: PIN_AJ29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// seg1[1]	=>  Location: PIN_AH29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// seg1[2]	=>  Location: PIN_AH30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// seg1[3]	=>  Location: PIN_AG30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// seg1[4]	=>  Location: PIN_AF29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// seg1[5]	=>  Location: PIN_AF30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// seg1[6]	=>  Location: PIN_AD27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// seg2[0]	=>  Location: PIN_AB23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// seg2[1]	=>  Location: PIN_AE29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// seg2[2]	=>  Location: PIN_AD29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// seg2[3]	=>  Location: PIN_AC28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// seg2[4]	=>  Location: PIN_AD30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// seg2[5]	=>  Location: PIN_AC29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// seg2[6]	=>  Location: PIN_AC30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// seg3[0]	=>  Location: PIN_AD26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// seg3[1]	=>  Location: PIN_AC27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// seg3[2]	=>  Location: PIN_AD25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// seg3[3]	=>  Location: PIN_AC25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// seg3[4]	=>  Location: PIN_AB28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// seg3[5]	=>  Location: PIN_AB25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// seg3[6]	=>  Location: PIN_AB22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// sel[0]	=>  Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// sel[1]	=>  Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// address_register[0]	=>  Location: PIN_AF9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// address_register[2]	=>  Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// address_register[1]	=>  Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// address_register[3]	=>  Location: PIN_AD12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// address_register[4]	=>  Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// sel[2]	=>  Location: PIN_AK7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// clk	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \clk~input_o ;
wire \clk~inputCLKENA0_outclk ;
wire \alu|Mux14~0_combout ;
wire \adder|Add0~18 ;
wire \adder|Add0~13_sumout ;
wire \ins_mem|memory~3_combout ;
wire \adder|Add0~10 ;
wire \adder|Add0~21_sumout ;
wire \ins_mem|memory~24_combout ;
wire \muxWrite|Mux16~0_combout ;
wire \muxWrite|Mux16~2_combout ;
wire \con_unit|rudata|out[0]~0_combout ;
wire \muxWrite|Mux19~1_combout ;
wire \ins_mem|instruction[13]~0_combout ;
wire \muxWrite|Mux16~3_combout ;
wire \ins_mem|memory~6_combout ;
wire \ins_mem|memory~7_combout ;
wire \adder|Add0~9_sumout ;
wire \p|pc[2]~DUPLICATE_q ;
wire \adder|Add0~22 ;
wire \adder|Add0~25_sumout ;
wire \ins_mem|memory~19_combout ;
wire \ins_mem|memory~20_combout ;
wire \ins_mem|memory~16_combout ;
wire \ins_mem|memory~17_combout ;
wire \ins_mem|memory~37_combout ;
wire \muxWrite|Mux28~0_combout ;
wire \muxWrite|Mux28~1_combout ;
wire \ins_mem|memory~22_combout ;
wire \ins_mem|memory~23_combout ;
wire \ins_mem|memory~12_combout ;
wire \ins_mem|memory~8_combout ;
wire \ins_mem|memory~9_combout ;
wire \adder|Add0~14 ;
wire \adder|Add0~29_sumout ;
wire \p|pc[7]~DUPLICATE_q ;
wire \ins_mem|memory~10_combout ;
wire \ins_mem|memory~15_combout ;
wire \con_unit|ruwr|out~0_combout ;
wire \con_unit|ruwr|out~1_combout ;
wire \mem_reg|Decoder0~1_combout ;
wire \mem_reg|Decoder0~10_combout ;
wire \ins_mem|memory~27_combout ;
wire \ins_mem|memory~28_combout ;
wire \ins_mem|memory~13_combout ;
wire \ins_mem|memory~14_combout ;
wire \mem_reg|Decoder0~4_combout ;
wire \mem_reg|Decoder0~11_combout ;
wire \mem_reg|registers[6][3]~q ;
wire \mem_reg|Decoder0~0_combout ;
wire \mem_reg|Decoder0~12_combout ;
wire \mem_reg|registers[7][3]~q ;
wire \mem_reg|Decoder0~3_combout ;
wire \mem_reg|Decoder0~5_combout ;
wire \mem_reg|registers[4][3]~q ;
wire \mem_reg|Decoder0~6_combout ;
wire \mem_reg|registers[5][3]~q ;
wire \mem_reg|Mux60~7_combout ;
wire \mem_reg|Decoder0~7_combout ;
wire \mem_reg|Decoder0~9_combout ;
wire \mem_reg|registers[3][3]~q ;
wire \mem_reg|Decoder0~8_combout ;
wire \mem_reg|registers[2][3]~q ;
wire \mem_reg|Decoder0~2_combout ;
wire \mem_reg|registers[1][3]~q ;
wire \mem_reg|Mux60~8_combout ;
wire \mem_reg|Decoder0~20_combout ;
wire \mem_reg|Decoder0~22_combout ;
wire \mem_reg|registers[11][3]~q ;
wire \mem_reg|Decoder0~13_combout ;
wire \mem_reg|Decoder0~14_combout ;
wire \mem_reg|registers[8][3]~q ;
wire \mem_reg|registers[9][3]~feeder_combout ;
wire \mem_reg|Decoder0~19_combout ;
wire \mem_reg|registers[9][3]~DUPLICATE_q ;
wire \mem_reg|Mux60~6_combout ;
wire \mem_reg|Decoder0~23_combout ;
wire \mem_reg|registers[15][3]~q ;
wire \mem_reg|Decoder0~15_combout ;
wire \mem_reg|Decoder0~16_combout ;
wire \mem_reg|registers[12][3]~q ;
wire \mem_reg|Decoder0~18_combout ;
wire \mem_reg|registers[14][3]~q ;
wire \mem_reg|registers[13][3]~feeder_combout ;
wire \mem_reg|Decoder0~21_combout ;
wire \mem_reg|registers[13][3]~q ;
wire \mem_reg|Mux60~5_combout ;
wire \mem_reg|Mux60~9_combout ;
wire \mem_reg|registers[22][3]~feeder_combout ;
wire \mem_reg|Decoder0~24_combout ;
wire \mem_reg|Decoder0~29_combout ;
wire \mem_reg|Decoder0~31_combout ;
wire \mem_reg|registers[22][3]~q ;
wire \mem_reg|registers[18][3]~feeder_combout ;
wire \mem_reg|Decoder0~30_combout ;
wire \mem_reg|registers[18][3]~q ;
wire \mem_reg|registers[26][3]~feeder_combout ;
wire \mem_reg|Decoder0~39_combout ;
wire \mem_reg|registers[26][3]~DUPLICATE_q ;
wire \mem_reg|Decoder0~40_combout ;
wire \mem_reg|registers[30][3]~q ;
wire \mem_reg|Mux60~2_combout ;
wire \mem_reg|registers[20][3]~feeder_combout ;
wire \mem_reg|Decoder0~27_combout ;
wire \mem_reg|Decoder0~28_combout ;
wire \mem_reg|registers[20][3]~q ;
wire \mem_reg|Decoder0~38_combout ;
wire \mem_reg|registers[28][3]~q ;
wire \mem_reg|Decoder0~25_combout ;
wire \mem_reg|Decoder0~37_combout ;
wire \mem_reg|registers[24][3]~q ;
wire \mem_reg|Decoder0~26_combout ;
wire \mem_reg|registers[16][3]~q ;
wire \mem_reg|Mux60~0_combout ;
wire \mem_reg|registers[21][3]~feeder_combout ;
wire \mem_reg|Decoder0~33_combout ;
wire \mem_reg|registers[21][3]~q ;
wire \mem_reg|registers[25][3]~feeder_combout ;
wire \mem_reg|Decoder0~41_combout ;
wire \mem_reg|registers[25][3]~q ;
wire \mem_reg|registers[17][3]~feeder_combout ;
wire \mem_reg|Decoder0~32_combout ;
wire \mem_reg|registers[17][3]~q ;
wire \mem_reg|registers[29][3]~feeder_combout ;
wire \mem_reg|Decoder0~42_combout ;
wire \mem_reg|registers[29][3]~q ;
wire \mem_reg|Mux60~1_combout ;
wire \mem_reg|Decoder0~34_combout ;
wire \mem_reg|Decoder0~35_combout ;
wire \mem_reg|registers[19][3]~q ;
wire \mem_reg|registers[31][3]~feeder_combout ;
wire \mem_reg|Decoder0~44_combout ;
wire \mem_reg|registers[31][3]~q ;
wire \mem_reg|Decoder0~36_combout ;
wire \mem_reg|registers[23][3]~q ;
wire \mem_reg|Decoder0~43_combout ;
wire \mem_reg|registers[27][3]~q ;
wire \mem_reg|Mux60~3_combout ;
wire \mem_reg|Mux60~4_combout ;
wire \mem_reg|Mux60~10_combout ;
wire \mem_reg|registers[2][5]~q ;
wire \mem_reg|registers[1][5]~q ;
wire \mem_reg|registers[3][5]~q ;
wire \mem_reg|Mux58~8_combout ;
wire \mem_reg|registers[15][5]~feeder_combout ;
wire \mem_reg|registers[15][5]~DUPLICATE_q ;
wire \mem_reg|registers[14][5]~DUPLICATE_q ;
wire \mem_reg|registers[12][5]~q ;
wire \mem_reg|registers[13][5]~DUPLICATE_q ;
wire \mem_reg|Mux58~5_combout ;
wire \mem_reg|registers[5][5]~q ;
wire \mem_reg|registers[6][5]~q ;
wire \mem_reg|registers[7][5]~q ;
wire \mem_reg|registers[4][5]~q ;
wire \mem_reg|Mux58~7_combout ;
wire \mem_reg|registers[11][5]~q ;
wire \mem_reg|registers[9][5]~q ;
wire \mem_reg|registers[10][5]~feeder_combout ;
wire \mem_reg|Decoder0~17_combout ;
wire \mem_reg|registers[10][5]~DUPLICATE_q ;
wire \mem_reg|registers[8][5]~feeder_combout ;
wire \mem_reg|registers[8][5]~DUPLICATE_q ;
wire \mem_reg|Mux58~6_combout ;
wire \mem_reg|Mux58~9_combout ;
wire \mem_reg|registers[16][5]~q ;
wire \mem_reg|registers[28][5]~DUPLICATE_q ;
wire \mem_reg|registers[20][5]~q ;
wire \mem_reg|registers[24][5]~feeder_combout ;
wire \mem_reg|registers[24][5]~q ;
wire \mem_reg|Mux58~0_combout ;
wire \mem_reg|registers[17][5]~feeder_combout ;
wire \mem_reg|registers[17][5]~q ;
wire \mem_reg|registers[29][5]~q ;
wire \mem_reg|registers[25][5]~q ;
wire \mem_reg|registers[21][5]~q ;
wire \mem_reg|Mux58~1_combout ;
wire \mem_reg|registers[18][5]~q ;
wire \mem_reg|registers[22][5]~DUPLICATE_q ;
wire \mem_reg|registers[26][5]~q ;
wire \mem_reg|registers[30][5]~q ;
wire \mem_reg|Mux58~2_combout ;
wire \mem_reg|registers[23][5]~q ;
wire \mem_reg|registers[19][5]~q ;
wire \mem_reg|registers[31][5]~q ;
wire \mem_reg|registers[27][5]~q ;
wire \mem_reg|Mux58~3_combout ;
wire \mem_reg|Mux58~4_combout ;
wire \mem_reg|Mux58~10_combout ;
wire \muxWrite|Mux24~0_combout ;
wire \mem_reg|registers[21][7]~feeder_combout ;
wire \mem_reg|registers[21][7]~q ;
wire \mem_reg|registers[29][7]~q ;
wire \mem_reg|registers[25][7]~q ;
wire \mem_reg|registers[17][7]~q ;
wire \mem_reg|Mux56~1_combout ;
wire \mem_reg|registers[30][7]~q ;
wire \mem_reg|registers[26][7]~q ;
wire \mem_reg|registers[22][7]~q ;
wire \mem_reg|registers[18][7]~feeder_combout ;
wire \mem_reg|registers[18][7]~DUPLICATE_q ;
wire \mem_reg|Mux56~2_combout ;
wire \mem_reg|registers[23][7]~q ;
wire \mem_reg|registers[31][7]~q ;
wire \mem_reg|registers[27][7]~q ;
wire \mem_reg|registers[19][7]~q ;
wire \mem_reg|Mux56~3_combout ;
wire \mem_reg|registers[20][7]~q ;
wire \mem_reg|registers[16][7]~feeder_combout ;
wire \mem_reg|registers[16][7]~q ;
wire \mem_reg|registers[28][7]~q ;
wire \mem_reg|registers[24][7]~q ;
wire \mem_reg|Mux56~0_combout ;
wire \mem_reg|Mux56~4_combout ;
wire \mem_reg|registers[15][7]~q ;
wire \mem_reg|registers[12][7]~q ;
wire \mem_reg|registers[14][7]~DUPLICATE_q ;
wire \mem_reg|registers[13][7]~q ;
wire \mem_reg|Mux56~5_combout ;
wire \mem_reg|registers[9][7]~q ;
wire \mem_reg|registers[8][7]~q ;
wire \mem_reg|registers[11][7]~q ;
wire \mem_reg|registers[10][7]~DUPLICATE_q ;
wire \mem_reg|Mux56~6_combout ;
wire \mem_reg|registers[7][7]~q ;
wire \mem_reg|registers[5][7]~q ;
wire \mem_reg|registers[4][7]~q ;
wire \mem_reg|registers[6][7]~q ;
wire \mem_reg|Mux56~7_combout ;
wire \mem_reg|registers[1][7]~q ;
wire \mem_reg|registers[2][7]~q ;
wire \mem_reg|registers[3][7]~q ;
wire \mem_reg|Mux56~8_combout ;
wire \mem_reg|Mux56~9_combout ;
wire \mem_reg|Mux56~10_combout ;
wire \muxWrite|Mux25~0_combout ;
wire \mem_reg|registers[5][6]~DUPLICATE_q ;
wire \mem_reg|registers[6][6]~q ;
wire \mem_reg|registers[4][6]~q ;
wire \mem_reg|registers[7][6]~q ;
wire \mem_reg|Mux57~7_combout ;
wire \mem_reg|registers[13][6]~DUPLICATE_q ;
wire \mem_reg|registers[15][6]~q ;
wire \mem_reg|registers[12][6]~feeder_combout ;
wire \mem_reg|registers[12][6]~q ;
wire \mem_reg|registers[14][6]~q ;
wire \mem_reg|Mux57~5_combout ;
wire \mem_reg|registers[8][6]~q ;
wire \mem_reg|registers[10][6]~DUPLICATE_q ;
wire \mem_reg|registers[11][6]~feeder_combout ;
wire \mem_reg|registers[11][6]~q ;
wire \mem_reg|registers[9][6]~q ;
wire \mem_reg|Mux57~6_combout ;
wire \mem_reg|registers[2][6]~DUPLICATE_q ;
wire \mem_reg|registers[1][6]~q ;
wire \mem_reg|registers[3][6]~DUPLICATE_q ;
wire \mem_reg|Mux57~8_combout ;
wire \mem_reg|Mux57~9_combout ;
wire \mem_reg|registers[31][6]~q ;
wire \mem_reg|registers[23][6]~q ;
wire \mem_reg|registers[27][6]~DUPLICATE_q ;
wire \mem_reg|registers[19][6]~q ;
wire \mem_reg|Mux57~3_combout ;
wire \mem_reg|registers[25][6]~feeder_combout ;
wire \mem_reg|registers[25][6]~q ;
wire \mem_reg|registers[21][6]~q ;
wire \mem_reg|registers[17][6]~DUPLICATE_q ;
wire \mem_reg|registers[29][6]~q ;
wire \mem_reg|Mux57~1_combout ;
wire \mem_reg|registers[30][6]~q ;
wire \mem_reg|registers[26][6]~DUPLICATE_q ;
wire \mem_reg|registers[18][6]~DUPLICATE_q ;
wire \mem_reg|registers[22][6]~feeder_combout ;
wire \mem_reg|registers[22][6]~q ;
wire \mem_reg|Mux57~2_combout ;
wire \mem_reg|registers[16][6]~q ;
wire \mem_reg|registers[28][6]~q ;
wire \mem_reg|registers[20][6]~q ;
wire \mem_reg|registers[24][6]~feeder_combout ;
wire \mem_reg|registers[24][6]~DUPLICATE_q ;
wire \mem_reg|Mux57~0_combout ;
wire \mem_reg|Mux57~4_combout ;
wire \mem_reg|Mux57~10_combout ;
wire \muxWrite|Mux27~0_combout ;
wire \mem_reg|registers[4][4]~DUPLICATE_q ;
wire \mem_reg|registers[5][4]~q ;
wire \mem_reg|registers[7][4]~q ;
wire \mem_reg|registers[6][4]~feeder_combout ;
wire \mem_reg|registers[6][4]~q ;
wire \mem_reg|Mux59~7_combout ;
wire \mem_reg|registers[12][4]~feeder_combout ;
wire \mem_reg|registers[12][4]~q ;
wire \mem_reg|registers[13][4]~q ;
wire \mem_reg|registers[15][4]~DUPLICATE_q ;
wire \mem_reg|registers[14][4]~DUPLICATE_q ;
wire \mem_reg|Mux59~5_combout ;
wire \mem_reg|registers[10][4]~DUPLICATE_q ;
wire \mem_reg|registers[9][4]~q ;
wire \mem_reg|registers[8][4]~q ;
wire \mem_reg|registers[11][4]~q ;
wire \mem_reg|Mux59~6_combout ;
wire \mem_reg|registers[1][4]~q ;
wire \mem_reg|registers[3][4]~DUPLICATE_q ;
wire \mem_reg|registers[2][4]~q ;
wire \mem_reg|Mux59~8_combout ;
wire \mem_reg|Mux59~9_combout ;
wire \mem_reg|registers[19][4]~feeder_combout ;
wire \mem_reg|registers[19][4]~q ;
wire \mem_reg|registers[23][4]~q ;
wire \mem_reg|registers[27][4]~DUPLICATE_q ;
wire \mem_reg|registers[31][4]~q ;
wire \mem_reg|Mux59~3_combout ;
wire \mem_reg|registers[30][4]~q ;
wire \mem_reg|registers[26][4]~DUPLICATE_q ;
wire \mem_reg|registers[18][4]~q ;
wire \mem_reg|registers[22][4]~q ;
wire \mem_reg|Mux59~2_combout ;
wire \mem_reg|registers[17][4]~feeder_combout ;
wire \mem_reg|registers[17][4]~q ;
wire \mem_reg|registers[25][4]~q ;
wire \mem_reg|registers[21][4]~q ;
wire \mem_reg|registers[29][4]~q ;
wire \mem_reg|Mux59~1_combout ;
wire \mem_reg|registers[20][4]~feeder_combout ;
wire \mem_reg|registers[20][4]~q ;
wire \mem_reg|registers[16][4]~q ;
wire \mem_reg|registers[24][4]~feeder_combout ;
wire \mem_reg|registers[24][4]~q ;
wire \mem_reg|registers[28][4]~q ;
wire \mem_reg|Mux59~0_combout ;
wire \mem_reg|Mux59~4_combout ;
wire \mem_reg|Mux59~10_combout ;
wire \muxWrite|Mux29~0_combout ;
wire \mem_reg|registers[5][2]~DUPLICATE_q ;
wire \mem_reg|registers[7][2]~DUPLICATE_q ;
wire \mem_reg|registers[4][2]~feeder_combout ;
wire \mem_reg|registers[4][2]~DUPLICATE_q ;
wire \mem_reg|registers[6][2]~q ;
wire \mem_reg|Mux61~7_combout ;
wire \mem_reg|registers[2][2]~q ;
wire \mem_reg|registers[1][2]~q ;
wire \mem_reg|registers[3][2]~q ;
wire \mem_reg|Mux61~8_combout ;
wire \mem_reg|registers[10][2]~q ;
wire \mem_reg|registers[11][2]~q ;
wire \mem_reg|registers[8][2]~feeder_combout ;
wire \mem_reg|registers[8][2]~q ;
wire \mem_reg|registers[9][2]~DUPLICATE_q ;
wire \mem_reg|Mux61~6_combout ;
wire \mem_reg|registers[13][2]~q ;
wire \mem_reg|registers[12][2]~DUPLICATE_q ;
wire \mem_reg|registers[15][2]~q ;
wire \mem_reg|registers[14][2]~DUPLICATE_q ;
wire \mem_reg|Mux61~5_combout ;
wire \mem_reg|Mux61~9_combout ;
wire \mem_reg|registers[22][2]~feeder_combout ;
wire \mem_reg|registers[22][2]~q ;
wire \mem_reg|registers[26][2]~feeder_combout ;
wire \mem_reg|registers[26][2]~q ;
wire \mem_reg|registers[30][2]~q ;
wire \mem_reg|registers[18][2]~feeder_combout ;
wire \mem_reg|registers[18][2]~q ;
wire \mem_reg|Mux61~2_combout ;
wire \mem_reg|registers[29][2]~q ;
wire \mem_reg|registers[17][2]~feeder_combout ;
wire \mem_reg|registers[17][2]~q ;
wire \mem_reg|registers[21][2]~q ;
wire \mem_reg|registers[25][2]~DUPLICATE_q ;
wire \mem_reg|Mux61~1_combout ;
wire \mem_reg|registers[20][2]~q ;
wire \mem_reg|registers[24][2]~q ;
wire \mem_reg|registers[28][2]~q ;
wire \mem_reg|registers[16][2]~feeder_combout ;
wire \mem_reg|registers[16][2]~q ;
wire \mem_reg|Mux61~0_combout ;
wire \mem_reg|registers[31][2]~q ;
wire \mem_reg|registers[27][2]~DUPLICATE_q ;
wire \mem_reg|registers[19][2]~feeder_combout ;
wire \mem_reg|registers[19][2]~q ;
wire \mem_reg|registers[23][2]~q ;
wire \mem_reg|Mux61~3_combout ;
wire \mem_reg|Mux61~4_combout ;
wire \mem_reg|Mux61~10_combout ;
wire \p|pc[1]~DUPLICATE_q ;
wire \ins_mem|memory~31_combout ;
wire \ins_mem|memory~32_combout ;
wire \ins_mem|memory~5_combout ;
wire \ins_mem|memory~39_combout ;
wire \mem_reg|registers[8][1]~q ;
wire \mem_reg|registers[4][1]~q ;
wire \mem_reg|registers[12][1]~DUPLICATE_q ;
wire \mem_reg|Mux30~0_combout ;
wire \mem_reg|registers[1][1]~feeder_combout ;
wire \mem_reg|registers[1][1]~q ;
wire \mem_reg|registers[5][1]~q ;
wire \mem_reg|registers[13][1]~q ;
wire \mem_reg|registers[9][1]~q ;
wire \mem_reg|Mux30~1_combout ;
wire \mem_reg|registers[14][1]~DUPLICATE_q ;
wire \mem_reg|registers[10][1]~DUPLICATE_q ;
wire \mem_reg|registers[2][1]~q ;
wire \mem_reg|registers[6][1]~q ;
wire \mem_reg|Mux30~2_combout ;
wire \mem_reg|registers[11][1]~DUPLICATE_q ;
wire \mem_reg|registers[3][1]~q ;
wire \mem_reg|registers[15][1]~q ;
wire \mem_reg|registers[7][1]~DUPLICATE_q ;
wire \mem_reg|Mux30~3_combout ;
wire \mem_reg|Mux30~4_combout ;
wire \muxAluA|out[1]~30_combout ;
wire \mem_reg|registers[22][1]~feeder_combout ;
wire \mem_reg|registers[22][1]~q ;
wire \mem_reg|registers[26][1]~q ;
wire \mem_reg|registers[30][1]~DUPLICATE_q ;
wire \mem_reg|registers[18][1]~DUPLICATE_q ;
wire \mem_reg|Mux62~2_combout ;
wire \mem_reg|registers[28][1]~DUPLICATE_q ;
wire \mem_reg|registers[24][1]~feeder_combout ;
wire \mem_reg|registers[24][1]~q ;
wire \mem_reg|registers[20][1]~feeder_combout ;
wire \mem_reg|registers[20][1]~q ;
wire \mem_reg|registers[16][1]~feeder_combout ;
wire \mem_reg|registers[16][1]~q ;
wire \mem_reg|Mux62~0_combout ;
wire \mem_reg|registers[17][1]~feeder_combout ;
wire \mem_reg|registers[17][1]~DUPLICATE_q ;
wire \mem_reg|registers[21][1]~q ;
wire \mem_reg|registers[25][1]~q ;
wire \mem_reg|registers[29][1]~q ;
wire \mem_reg|Mux62~1_combout ;
wire \mem_reg|registers[27][1]~q ;
wire \mem_reg|registers[19][1]~q ;
wire \mem_reg|registers[31][1]~q ;
wire \mem_reg|registers[23][1]~q ;
wire \mem_reg|Mux62~3_combout ;
wire \mem_reg|Mux62~4_combout ;
wire \muxAluB|out[1]~26_combout ;
wire \adder|Add0~42 ;
wire \adder|Add0~37_sumout ;
wire \p|pc[9]~DUPLICATE_q ;
wire \ins_mem|memory~29_combout ;
wire \ins_mem|memory~40_combout ;
wire \ins_mem|memory~4_combout ;
wire \con_unit|aluop|sel[0]~1_combout ;
wire \con_unit|aluop|sel[0]~2_combout ;
wire \mem_reg|registers[9][0]~q ;
wire \mem_reg|registers[8][0]~q ;
wire \mem_reg|registers[11][0]~DUPLICATE_q ;
wire \mem_reg|registers[10][0]~DUPLICATE_q ;
wire \mem_reg|Mux63~6_combout ;
wire \mem_reg|registers[14][0]~q ;
wire \mem_reg|registers[12][0]~q ;
wire \mem_reg|registers[15][0]~DUPLICATE_q ;
wire \mem_reg|registers[13][0]~feeder_combout ;
wire \mem_reg|registers[13][0]~q ;
wire \mem_reg|Mux63~5_combout ;
wire \mem_reg|registers[2][0]~DUPLICATE_q ;
wire \mem_reg|registers[3][0]~q ;
wire \mem_reg|registers[1][0]~q ;
wire \mem_reg|Mux63~8_combout ;
wire \mem_reg|registers[7][0]~q ;
wire \mem_reg|registers[6][0]~q ;
wire \mem_reg|registers[4][0]~DUPLICATE_q ;
wire \mem_reg|registers[5][0]~feeder_combout ;
wire \mem_reg|registers[5][0]~q ;
wire \mem_reg|Mux63~7_combout ;
wire \mem_reg|Mux63~9_combout ;
wire \muxAluB|out[0]~27_combout ;
wire \mem_reg|Mux54~11_combout ;
wire \DataMem|wren[1]~1_combout ;
wire \muxWrite|Mux19~0_combout ;
wire \mem_reg|registers[26][10]~q ;
wire \mem_reg|registers[22][10]~feeder_combout ;
wire \mem_reg|registers[22][10]~q ;
wire \mem_reg|registers[30][10]~q ;
wire \mem_reg|registers[18][10]~q ;
wire \mem_reg|Mux53~2_combout ;
wire \mem_reg|registers[20][10]~feeder_combout ;
wire \mem_reg|registers[20][10]~q ;
wire \mem_reg|registers[24][10]~q ;
wire \mem_reg|registers[28][10]~q ;
wire \mem_reg|registers[16][10]~feeder_combout ;
wire \mem_reg|registers[16][10]~q ;
wire \mem_reg|Mux53~0_combout ;
wire \mem_reg|registers[23][10]~q ;
wire \mem_reg|registers[19][10]~feeder_combout ;
wire \mem_reg|registers[19][10]~q ;
wire \mem_reg|registers[31][10]~q ;
wire \mem_reg|registers[27][10]~q ;
wire \mem_reg|Mux53~3_combout ;
wire \mem_reg|registers[17][10]~feeder_combout ;
wire \mem_reg|registers[17][10]~q ;
wire \mem_reg|registers[21][10]~q ;
wire \mem_reg|registers[25][10]~feeder_combout ;
wire \mem_reg|registers[25][10]~q ;
wire \mem_reg|registers[29][10]~q ;
wire \mem_reg|Mux53~1_combout ;
wire \mem_reg|Mux53~4_combout ;
wire \mem_reg|registers[4][10]~feeder_combout ;
wire \mem_reg|registers[4][10]~q ;
wire \mem_reg|registers[7][10]~DUPLICATE_q ;
wire \mem_reg|registers[6][10]~q ;
wire \mem_reg|registers[5][10]~feeder_combout ;
wire \mem_reg|registers[5][10]~q ;
wire \mem_reg|Mux53~7_combout ;
wire \mem_reg|registers[9][10]~q ;
wire \mem_reg|registers[10][10]~q ;
wire \mem_reg|registers[11][10]~DUPLICATE_q ;
wire \mem_reg|registers[8][10]~DUPLICATE_q ;
wire \mem_reg|Mux53~6_combout ;
wire \mem_reg|registers[13][10]~q ;
wire \mem_reg|registers[14][10]~q ;
wire \mem_reg|registers[15][10]~q ;
wire \mem_reg|registers[12][10]~q ;
wire \mem_reg|Mux53~5_combout ;
wire \mem_reg|registers[3][10]~feeder_combout ;
wire \mem_reg|registers[3][10]~q ;
wire \mem_reg|registers[2][10]~DUPLICATE_q ;
wire \mem_reg|registers[1][10]~feeder_combout ;
wire \mem_reg|registers[1][10]~q ;
wire \mem_reg|Mux53~8_combout ;
wire \mem_reg|Mux53~9_combout ;
wire \mem_reg|Mux53~10_combout ;
wire \muxWrite|Mux19~3_combout ;
wire \muxWrite|Mux19~2_combout ;
wire \mem_reg|registers[14][15]~q ;
wire \mem_reg|registers[6][15]~q ;
wire \mem_reg|registers[10][15]~q ;
wire \mem_reg|registers[2][15]~DUPLICATE_q ;
wire \mem_reg|Mux16~2_combout ;
wire \mem_reg|registers[13][15]~feeder_combout ;
wire \mem_reg|registers[13][15]~q ;
wire \mem_reg|registers[5][15]~q ;
wire \mem_reg|registers[1][15]~q ;
wire \mem_reg|registers[9][15]~q ;
wire \mem_reg|Mux16~1_combout ;
wire \mem_reg|registers[11][15]~q ;
wire \mem_reg|registers[15][15]~q ;
wire \mem_reg|registers[7][15]~q ;
wire \mem_reg|registers[3][15]~q ;
wire \mem_reg|Mux16~3_combout ;
wire \mem_reg|registers[12][15]~q ;
wire \mem_reg|registers[8][15]~q ;
wire \mem_reg|Mux16~0_combout ;
wire \mem_reg|Mux16~4_combout ;
wire \muxAluA|out[15]~14_combout ;
wire \mem_reg|registers[24][15]~feeder_combout ;
wire \mem_reg|registers[24][15]~q ;
wire \mem_reg|registers[16][15]~q ;
wire \mem_reg|registers[20][15]~q ;
wire \mem_reg|registers[28][15]~q ;
wire \mem_reg|Mux48~0_combout ;
wire \mem_reg|registers[25][15]~q ;
wire \mem_reg|registers[29][15]~q ;
wire \mem_reg|registers[21][15]~q ;
wire \mem_reg|registers[17][15]~feeder_combout ;
wire \mem_reg|registers[17][15]~q ;
wire \mem_reg|Mux48~1_combout ;
wire \mem_reg|registers[26][15]~q ;
wire \mem_reg|registers[18][15]~q ;
wire \mem_reg|registers[22][15]~q ;
wire \mem_reg|registers[30][15]~q ;
wire \mem_reg|Mux48~2_combout ;
wire \mem_reg|registers[23][15]~q ;
wire \mem_reg|registers[31][15]~q ;
wire \mem_reg|registers[19][15]~q ;
wire \mem_reg|registers[27][15]~q ;
wire \mem_reg|Mux48~3_combout ;
wire \mem_reg|Mux48~4_combout ;
wire \muxAluB|out[15]~14_combout ;
wire \ins_mem|memory~0_combout ;
wire \ins_mem|memory~2_combout ;
wire \mem_reg|registers[9][23]~q ;
wire \mem_reg|registers[11][23]~q ;
wire \mem_reg|registers[10][23]~q ;
wire \mem_reg|registers[8][23]~feeder_combout ;
wire \mem_reg|registers[8][23]~q ;
wire \mem_reg|Mux40~5_combout ;
wire \mem_reg|registers[2][23]~q ;
wire \mem_reg|registers[3][23]~feeder_combout ;
wire \mem_reg|registers[3][23]~DUPLICATE_q ;
wire \mem_reg|registers[1][23]~feeder_combout ;
wire \mem_reg|registers[1][23]~q ;
wire \mem_reg|Mux40~8_combout ;
wire \mem_reg|registers[4][23]~q ;
wire \mem_reg|registers[5][23]~q ;
wire \mem_reg|registers[6][23]~DUPLICATE_q ;
wire \mem_reg|registers[7][23]~q ;
wire \mem_reg|Mux40~7_combout ;
wire \mem_reg|registers[12][23]~q ;
wire \mem_reg|registers[15][23]~DUPLICATE_q ;
wire \mem_reg|registers[14][23]~DUPLICATE_q ;
wire \mem_reg|registers[13][23]~DUPLICATE_q ;
wire \mem_reg|Mux40~6_combout ;
wire \mem_reg|Mux40~9_combout ;
wire \muxAluB|out[23]~18_combout ;
wire \mem_reg|registers[31][22]~q ;
wire \mem_reg|registers[19][22]~q ;
wire \mem_reg|registers[23][22]~q ;
wire \mem_reg|registers[27][22]~q ;
wire \mem_reg|Mux41~3_combout ;
wire \mem_reg|registers[22][22]~feeder_combout ;
wire \mem_reg|registers[22][22]~q ;
wire \mem_reg|registers[18][22]~feeder_combout ;
wire \mem_reg|registers[18][22]~q ;
wire \mem_reg|registers[26][22]~q ;
wire \mem_reg|registers[30][22]~q ;
wire \mem_reg|Mux41~2_combout ;
wire \mem_reg|registers[17][22]~feeder_combout ;
wire \mem_reg|registers[17][22]~q ;
wire \mem_reg|registers[21][22]~q ;
wire \mem_reg|registers[25][22]~feeder_combout ;
wire \mem_reg|registers[25][22]~q ;
wire \mem_reg|registers[29][22]~q ;
wire \mem_reg|Mux41~1_combout ;
wire \mem_reg|registers[16][22]~q ;
wire \mem_reg|registers[20][22]~q ;
wire \mem_reg|registers[24][22]~feeder_combout ;
wire \mem_reg|registers[24][22]~q ;
wire \mem_reg|registers[28][22]~q ;
wire \mem_reg|Mux41~0_combout ;
wire \mem_reg|Mux41~4_combout ;
wire \muxAluB|out[22]~19_combout ;
wire \alu|Mux9~0_combout ;
wire \mem_reg|registers[23][21]~q ;
wire \mem_reg|registers[31][21]~q ;
wire \mem_reg|registers[19][21]~q ;
wire \mem_reg|registers[27][21]~q ;
wire \mem_reg|Mux42~3_combout ;
wire \mem_reg|registers[18][21]~q ;
wire \mem_reg|registers[22][21]~q ;
wire \mem_reg|registers[30][21]~q ;
wire \mem_reg|registers[26][21]~q ;
wire \mem_reg|Mux42~2_combout ;
wire \mem_reg|registers[20][21]~q ;
wire \mem_reg|registers[16][21]~q ;
wire \mem_reg|registers[28][21]~q ;
wire \mem_reg|registers[24][21]~q ;
wire \mem_reg|Mux42~0_combout ;
wire \mem_reg|registers[25][21]~q ;
wire \mem_reg|registers[21][21]~feeder_combout ;
wire \mem_reg|registers[21][21]~q ;
wire \mem_reg|registers[29][21]~feeder_combout ;
wire \mem_reg|registers[29][21]~q ;
wire \mem_reg|registers[17][21]~q ;
wire \mem_reg|Mux42~1_combout ;
wire \mem_reg|Mux42~4_combout ;
wire \muxAluB|out[21]~20_combout ;
wire \alu|Mux10~0_combout ;
wire \mem_reg|registers[21][20]~q ;
wire \mem_reg|registers[17][20]~feeder_combout ;
wire \mem_reg|registers[17][20]~q ;
wire \mem_reg|registers[25][20]~q ;
wire \mem_reg|registers[29][20]~q ;
wire \mem_reg|Mux43~1_combout ;
wire \mem_reg|registers[31][20]~q ;
wire \mem_reg|registers[23][20]~q ;
wire \mem_reg|registers[19][20]~feeder_combout ;
wire \mem_reg|registers[19][20]~DUPLICATE_q ;
wire \mem_reg|registers[27][20]~q ;
wire \mem_reg|Mux43~3_combout ;
wire \mem_reg|registers[24][20]~q ;
wire \mem_reg|registers[20][20]~q ;
wire \mem_reg|registers[16][20]~q ;
wire \mem_reg|registers[28][20]~q ;
wire \mem_reg|Mux43~0_combout ;
wire \mem_reg|registers[18][20]~DUPLICATE_q ;
wire \mem_reg|registers[22][20]~feeder_combout ;
wire \mem_reg|registers[22][20]~q ;
wire \mem_reg|registers[30][20]~q ;
wire \mem_reg|registers[26][20]~q ;
wire \mem_reg|Mux43~2_combout ;
wire \mem_reg|Mux43~4_combout ;
wire \muxAluB|out[20]~21_combout ;
wire \alu|Mux11~0_combout ;
wire \mem_reg|registers[9][16]~q ;
wire \mem_reg|registers[8][16]~q ;
wire \mem_reg|registers[11][16]~DUPLICATE_q ;
wire \mem_reg|registers[10][16]~feeder_combout ;
wire \mem_reg|registers[10][16]~q ;
wire \mem_reg|Mux15~2_combout ;
wire \mem_reg|registers[15][16]~q ;
wire \mem_reg|registers[12][16]~DUPLICATE_q ;
wire \mem_reg|registers[14][16]~q ;
wire \mem_reg|registers[13][16]~q ;
wire \mem_reg|Mux15~3_combout ;
wire \mem_reg|registers[2][16]~q ;
wire \mem_reg|registers[1][16]~feeder_combout ;
wire \mem_reg|registers[1][16]~q ;
wire \mem_reg|registers[3][16]~feeder_combout ;
wire \mem_reg|registers[3][16]~q ;
wire \mem_reg|Mux15~0_combout ;
wire \mem_reg|registers[5][16]~feeder_combout ;
wire \mem_reg|registers[5][16]~q ;
wire \mem_reg|registers[4][16]~feeder_combout ;
wire \mem_reg|registers[4][16]~q ;
wire \mem_reg|registers[7][16]~q ;
wire \mem_reg|registers[6][16]~q ;
wire \mem_reg|Mux15~1_combout ;
wire \mem_reg|Mux15~4_combout ;
wire \muxAluA|out[16]~13_combout ;
wire \mem_reg|registers[21][16]~feeder_combout ;
wire \mem_reg|registers[21][16]~q ;
wire \mem_reg|registers[29][16]~q ;
wire \mem_reg|registers[25][16]~feeder_combout ;
wire \mem_reg|registers[25][16]~q ;
wire \mem_reg|registers[17][16]~DUPLICATE_q ;
wire \mem_reg|Mux47~1_combout ;
wire \mem_reg|registers[18][16]~q ;
wire \mem_reg|registers[22][16]~DUPLICATE_q ;
wire \mem_reg|registers[26][16]~q ;
wire \mem_reg|registers[30][16]~q ;
wire \mem_reg|Mux47~2_combout ;
wire \mem_reg|registers[20][16]~q ;
wire \mem_reg|registers[16][16]~q ;
wire \mem_reg|registers[28][16]~q ;
wire \mem_reg|registers[24][16]~q ;
wire \mem_reg|Mux47~0_combout ;
wire \mem_reg|registers[23][16]~q ;
wire \mem_reg|registers[19][16]~q ;
wire \mem_reg|registers[31][16]~q ;
wire \mem_reg|registers[27][16]~feeder_combout ;
wire \mem_reg|registers[27][16]~q ;
wire \mem_reg|Mux47~3_combout ;
wire \mem_reg|Mux47~4_combout ;
wire \muxAluB|out[16]~13_combout ;
wire \alu|Add0~58 ;
wire \alu|Add0~53_sumout ;
wire \alu|Mux15~0_combout ;
wire \p|pc[16]~feeder_combout ;
wire \p|pc[16]~DUPLICATE_q ;
wire \adder|Add0~66 ;
wire \adder|Add0~62 ;
wire \adder|Add0~58 ;
wire \adder|Add0~53_sumout ;
wire \muxWrite|Mux0~0_combout ;
wire \mem_reg|registers[15][17]~DUPLICATE_q ;
wire \mem_reg|registers[13][17]~q ;
wire \mem_reg|registers[12][17]~q ;
wire \mem_reg|Mux46~6_combout ;
wire \mem_reg|registers[11][17]~q ;
wire \mem_reg|registers[9][17]~q ;
wire \mem_reg|registers[10][17]~q ;
wire \mem_reg|registers[8][17]~DUPLICATE_q ;
wire \mem_reg|Mux46~5_combout ;
wire \mem_reg|registers[7][17]~q ;
wire \mem_reg|registers[4][17]~q ;
wire \mem_reg|registers[5][17]~q ;
wire \mem_reg|registers[6][17]~q ;
wire \mem_reg|Mux46~7_combout ;
wire \mem_reg|registers[2][17]~q ;
wire \mem_reg|registers[3][17]~feeder_combout ;
wire \mem_reg|registers[3][17]~q ;
wire \mem_reg|registers[1][17]~q ;
wire \mem_reg|Mux46~8_combout ;
wire \mem_reg|Mux46~9_combout ;
wire \mem_reg|registers[16][17]~feeder_combout ;
wire \mem_reg|registers[16][17]~q ;
wire \mem_reg|registers[24][17]~feeder_combout ;
wire \mem_reg|registers[24][17]~q ;
wire \mem_reg|registers[28][17]~q ;
wire \mem_reg|registers[20][17]~q ;
wire \mem_reg|Mux46~0_combout ;
wire \mem_reg|registers[26][17]~q ;
wire \mem_reg|registers[18][17]~q ;
wire \mem_reg|registers[30][17]~q ;
wire \mem_reg|registers[22][17]~q ;
wire \mem_reg|Mux46~2_combout ;
wire \mem_reg|registers[23][17]~q ;
wire \mem_reg|registers[31][17]~q ;
wire \mem_reg|registers[19][17]~q ;
wire \mem_reg|registers[27][17]~q ;
wire \mem_reg|Mux46~3_combout ;
wire \mem_reg|registers[25][17]~q ;
wire \mem_reg|registers[21][17]~feeder_combout ;
wire \mem_reg|registers[21][17]~q ;
wire \mem_reg|registers[17][17]~feeder_combout ;
wire \mem_reg|registers[17][17]~q ;
wire \mem_reg|registers[29][17]~q ;
wire \mem_reg|Mux46~1_combout ;
wire \mem_reg|Mux46~4_combout ;
wire \mem_reg|Mux46~10_combout ;
wire \mem_reg|registers[11][19]~q ;
wire \mem_reg|registers[8][19]~q ;
wire \mem_reg|registers[9][19]~feeder_combout ;
wire \mem_reg|registers[9][19]~q ;
wire \mem_reg|registers[10][19]~feeder_combout ;
wire \mem_reg|registers[10][19]~q ;
wire \mem_reg|Mux44~5_combout ;
wire \mem_reg|registers[12][19]~feeder_combout ;
wire \mem_reg|registers[12][19]~q ;
wire \mem_reg|registers[14][19]~q ;
wire \mem_reg|registers[13][19]~q ;
wire \mem_reg|registers[15][19]~DUPLICATE_q ;
wire \mem_reg|Mux44~6_combout ;
wire \mem_reg|registers[7][19]~q ;
wire \mem_reg|registers[6][19]~q ;
wire \mem_reg|registers[5][19]~feeder_combout ;
wire \mem_reg|registers[5][19]~q ;
wire \mem_reg|registers[4][19]~DUPLICATE_q ;
wire \mem_reg|Mux44~7_combout ;
wire \mem_reg|registers[1][19]~q ;
wire \mem_reg|registers[3][19]~feeder_combout ;
wire \mem_reg|registers[3][19]~q ;
wire \mem_reg|registers[2][19]~feeder_combout ;
wire \mem_reg|registers[2][19]~DUPLICATE_q ;
wire \mem_reg|Mux44~8_combout ;
wire \mem_reg|Mux44~9_combout ;
wire \mem_reg|Mux44~10_combout ;
wire \muxWrite|Mux13~0_combout ;
wire \ins_mem|memory~11_combout ;
wire \display_pc|Mux6~0_combout ;
wire \mem_reg|registers[15][18]~q ;
wire \mem_reg|registers[13][18]~q ;
wire \mem_reg|registers[14][18]~q ;
wire \mem_reg|registers[12][18]~DUPLICATE_q ;
wire \mem_reg|Mux45~6_combout ;
wire \mem_reg|registers[2][18]~DUPLICATE_q ;
wire \mem_reg|registers[1][18]~q ;
wire \mem_reg|registers[3][18]~q ;
wire \mem_reg|Mux45~8_combout ;
wire \mem_reg|registers[9][18]~feeder_combout ;
wire \mem_reg|registers[9][18]~DUPLICATE_q ;
wire \mem_reg|registers[10][18]~q ;
wire \mem_reg|registers[11][18]~q ;
wire \mem_reg|registers[8][18]~feeder_combout ;
wire \mem_reg|registers[8][18]~DUPLICATE_q ;
wire \mem_reg|Mux45~5_combout ;
wire \mem_reg|registers[4][18]~feeder_combout ;
wire \mem_reg|registers[4][18]~q ;
wire \mem_reg|registers[7][18]~q ;
wire \mem_reg|registers[6][18]~q ;
wire \mem_reg|registers[5][18]~q ;
wire \mem_reg|Mux45~7_combout ;
wire \mem_reg|Mux45~9_combout ;
wire \muxAluB|out[18]~11_combout ;
wire \alu|Mux13~0_combout ;
wire \muxWrite|Mux13~1_combout ;
wire \mem_reg|registers[31][18]~q ;
wire \mem_reg|registers[19][18]~q ;
wire \mem_reg|registers[23][18]~q ;
wire \mem_reg|registers[27][18]~q ;
wire \mem_reg|Mux45~3_combout ;
wire \mem_reg|registers[18][18]~feeder_combout ;
wire \mem_reg|registers[18][18]~q ;
wire \mem_reg|registers[26][18]~q ;
wire \mem_reg|registers[22][18]~feeder_combout ;
wire \mem_reg|registers[22][18]~q ;
wire \mem_reg|registers[30][18]~q ;
wire \mem_reg|Mux45~2_combout ;
wire \mem_reg|registers[25][18]~q ;
wire \mem_reg|registers[21][18]~q ;
wire \mem_reg|registers[17][18]~feeder_combout ;
wire \mem_reg|registers[17][18]~q ;
wire \mem_reg|registers[29][18]~q ;
wire \mem_reg|Mux45~1_combout ;
wire \mem_reg|registers[24][18]~q ;
wire \mem_reg|registers[20][18]~DUPLICATE_q ;
wire \mem_reg|registers[16][18]~q ;
wire \mem_reg|registers[28][18]~q ;
wire \mem_reg|Mux45~0_combout ;
wire \mem_reg|Mux45~4_combout ;
wire \mem_reg|Mux45~10_combout ;
wire \muxWrite|Mux15~0_combout ;
wire \muxWrite|Mux15~1_combout ;
wire \mem_reg|registers[12][16]~q ;
wire \mem_reg|Mux47~6_combout ;
wire \mem_reg|registers[8][16]~DUPLICATE_q ;
wire \mem_reg|registers[11][16]~q ;
wire \mem_reg|Mux47~5_combout ;
wire \mem_reg|Mux47~7_combout ;
wire \mem_reg|registers[1][16]~DUPLICATE_q ;
wire \mem_reg|Mux47~8_combout ;
wire \mem_reg|Mux47~9_combout ;
wire \mem_reg|Mux47~10_combout ;
wire \muxWrite|Mux12~0_combout ;
wire \adder|Add0~46 ;
wire \adder|Add0~89_sumout ;
wire \muxAluB|out[17]~12_combout ;
wire \alu|Add0~54 ;
wire \alu|Add0~50 ;
wire \alu|Add0~46 ;
wire \alu|Add0~89_sumout ;
wire \muxWrite|Mux12~1_combout ;
wire \mem_reg|registers[31][19]~q ;
wire \mem_reg|registers[23][19]~q ;
wire \mem_reg|registers[19][19]~q ;
wire \mem_reg|registers[27][19]~q ;
wire \mem_reg|Mux44~3_combout ;
wire \mem_reg|registers[28][19]~DUPLICATE_q ;
wire \mem_reg|registers[20][19]~q ;
wire \mem_reg|registers[16][19]~DUPLICATE_q ;
wire \mem_reg|registers[24][19]~q ;
wire \mem_reg|Mux44~0_combout ;
wire \mem_reg|registers[22][19]~feeder_combout ;
wire \mem_reg|registers[22][19]~q ;
wire \mem_reg|registers[18][19]~feeder_combout ;
wire \mem_reg|registers[18][19]~q ;
wire \mem_reg|registers[26][19]~q ;
wire \mem_reg|registers[30][19]~q ;
wire \mem_reg|Mux44~2_combout ;
wire \mem_reg|registers[21][19]~q ;
wire \mem_reg|registers[17][19]~feeder_combout ;
wire \mem_reg|registers[17][19]~q ;
wire \mem_reg|registers[29][19]~q ;
wire \mem_reg|registers[25][19]~q ;
wire \mem_reg|Mux44~1_combout ;
wire \mem_reg|Mux44~4_combout ;
wire \muxAluB|out[19]~22_combout ;
wire \alu|Mux12~0_combout ;
wire \alu|Mux12~1_combout ;
wire \mem_reg|registers[15][19]~q ;
wire \mem_reg|Mux12~3_combout ;
wire \mem_reg|registers[10][19]~DUPLICATE_q ;
wire \mem_reg|Mux12~2_combout ;
wire \mem_reg|Mux12~1_combout ;
wire \mem_reg|registers[4][19]~q ;
wire \mem_reg|Mux12~0_combout ;
wire \mem_reg|Mux12~4_combout ;
wire \muxAluA|out[19]~22_combout ;
wire \alu|Add0~90 ;
wire \alu|Add0~85_sumout ;
wire \alu|Mux11~1_combout ;
wire \adder|Add0~90 ;
wire \adder|Add0~85_sumout ;
wire \mem_reg|registers[3][20]~q ;
wire \mem_reg|registers[1][20]~q ;
wire \mem_reg|registers[2][20]~q ;
wire \mem_reg|Mux11~0_combout ;
wire \mem_reg|registers[13][20]~DUPLICATE_q ;
wire \mem_reg|registers[14][20]~DUPLICATE_q ;
wire \mem_reg|registers[15][20]~q ;
wire \mem_reg|registers[12][20]~q ;
wire \mem_reg|Mux11~3_combout ;
wire \mem_reg|registers[10][20]~DUPLICATE_q ;
wire \mem_reg|registers[9][20]~q ;
wire \mem_reg|registers[11][20]~q ;
wire \mem_reg|registers[8][20]~q ;
wire \mem_reg|Mux11~2_combout ;
wire \mem_reg|registers[7][20]~DUPLICATE_q ;
wire \mem_reg|registers[6][20]~feeder_combout ;
wire \mem_reg|registers[6][20]~q ;
wire \mem_reg|registers[5][20]~DUPLICATE_q ;
wire \mem_reg|registers[4][20]~q ;
wire \mem_reg|Mux11~1_combout ;
wire \mem_reg|Mux11~4_combout ;
wire \muxAluA|out[20]~21_combout ;
wire \alu|Add0~86 ;
wire \alu|Add0~81_sumout ;
wire \alu|Mux10~1_combout ;
wire \adder|Add0~86 ;
wire \adder|Add0~81_sumout ;
wire \mem_reg|registers[9][21]~q ;
wire \mem_reg|registers[5][21]~q ;
wire \mem_reg|registers[13][21]~q ;
wire \mem_reg|registers[1][21]~q ;
wire \mem_reg|Mux10~1_combout ;
wire \mem_reg|registers[2][21]~q ;
wire \mem_reg|registers[6][21]~DUPLICATE_q ;
wire \mem_reg|registers[10][21]~q ;
wire \mem_reg|registers[14][21]~q ;
wire \mem_reg|Mux10~2_combout ;
wire \mem_reg|registers[12][21]~q ;
wire \mem_reg|registers[8][21]~q ;
wire \mem_reg|registers[4][21]~q ;
wire \mem_reg|Mux10~0_combout ;
wire \mem_reg|registers[11][21]~DUPLICATE_q ;
wire \mem_reg|registers[3][21]~q ;
wire \mem_reg|registers[7][21]~q ;
wire \mem_reg|registers[15][21]~q ;
wire \mem_reg|Mux10~3_combout ;
wire \mem_reg|Mux10~4_combout ;
wire \muxAluA|out[21]~20_combout ;
wire \alu|Add0~82 ;
wire \alu|Add0~77_sumout ;
wire \alu|Mux9~1_combout ;
wire \adder|Add0~82 ;
wire \adder|Add0~77_sumout ;
wire \p|pc[22]~DUPLICATE_q ;
wire \mem_reg|registers[3][22]~q ;
wire \mem_reg|registers[1][22]~feeder_combout ;
wire \mem_reg|registers[1][22]~q ;
wire \mem_reg|registers[2][22]~q ;
wire \mem_reg|Mux9~0_combout ;
wire \mem_reg|registers[10][22]~q ;
wire \mem_reg|registers[9][22]~DUPLICATE_q ;
wire \mem_reg|registers[8][22]~q ;
wire \mem_reg|registers[11][22]~q ;
wire \mem_reg|Mux9~2_combout ;
wire \mem_reg|registers[13][22]~DUPLICATE_q ;
wire \mem_reg|registers[15][22]~q ;
wire \mem_reg|registers[12][22]~feeder_combout ;
wire \mem_reg|registers[12][22]~q ;
wire \mem_reg|registers[14][22]~q ;
wire \mem_reg|Mux9~3_combout ;
wire \mem_reg|registers[6][22]~q ;
wire \mem_reg|registers[4][22]~q ;
wire \mem_reg|registers[5][22]~q ;
wire \mem_reg|registers[7][22]~q ;
wire \mem_reg|Mux9~1_combout ;
wire \mem_reg|Mux9~4_combout ;
wire \muxAluA|out[22]~19_combout ;
wire \alu|Add0~78 ;
wire \alu|Add0~73_sumout ;
wire \alu|Mux8~1_combout ;
wire \adder|Add0~78 ;
wire \adder|Add0~73_sumout ;
wire \mem_reg|registers[4][23]~DUPLICATE_q ;
wire \mem_reg|Mux8~0_combout ;
wire \mem_reg|registers[13][23]~q ;
wire \mem_reg|Mux8~1_combout ;
wire \mem_reg|registers[15][23]~q ;
wire \mem_reg|Mux8~3_combout ;
wire \mem_reg|registers[2][23]~DUPLICATE_q ;
wire \mem_reg|registers[14][23]~q ;
wire \mem_reg|Mux8~2_combout ;
wire \mem_reg|Mux8~4_combout ;
wire \muxAluA|out[23]~18_combout ;
wire \alu|Mux8~0_combout ;
wire \alu|Add0~98 ;
wire \alu|Add0~101_sumout ;
wire \alu|Mux0~1_combout ;
wire \mem_reg|registers[15][28]~q ;
wire \mem_reg|registers[12][28]~q ;
wire \mem_reg|registers[14][28]~DUPLICATE_q ;
wire \mem_reg|registers[13][28]~q ;
wire \mem_reg|Mux35~6_combout ;
wire \mem_reg|registers[10][28]~q ;
wire \mem_reg|registers[9][28]~q ;
wire \mem_reg|registers[8][28]~q ;
wire \mem_reg|registers[11][28]~q ;
wire \mem_reg|Mux35~5_combout ;
wire \mem_reg|registers[3][28]~q ;
wire \mem_reg|registers[2][28]~q ;
wire \mem_reg|registers[1][28]~q ;
wire \mem_reg|Mux35~8_combout ;
wire \mem_reg|registers[5][28]~q ;
wire \mem_reg|registers[6][28]~feeder_combout ;
wire \mem_reg|registers[6][28]~q ;
wire \mem_reg|registers[4][28]~q ;
wire \mem_reg|registers[7][28]~q ;
wire \mem_reg|Mux35~7_combout ;
wire \mem_reg|Mux35~9_combout ;
wire \muxAluB|out[28]~1_combout ;
wire \mem_reg|registers[14][28]~q ;
wire \mem_reg|Mux3~3_combout ;
wire \mem_reg|Mux3~0_combout ;
wire \mem_reg|Mux3~1_combout ;
wire \mem_reg|Mux3~2_combout ;
wire \mem_reg|Mux3~4_combout ;
wire \muxAluA|out[28]~1_combout ;
wire \alu|Mux3~0_combout ;
wire \mem_reg|registers[10][27]~DUPLICATE_q ;
wire \mem_reg|registers[11][27]~DUPLICATE_q ;
wire \mem_reg|registers[9][27]~q ;
wire \mem_reg|registers[8][27]~q ;
wire \mem_reg|Mux36~5_combout ;
wire \mem_reg|registers[12][27]~q ;
wire \mem_reg|registers[15][27]~DUPLICATE_q ;
wire \mem_reg|registers[14][27]~q ;
wire \mem_reg|registers[13][27]~q ;
wire \mem_reg|Mux36~6_combout ;
wire \mem_reg|registers[2][27]~feeder_combout ;
wire \mem_reg|registers[2][27]~DUPLICATE_q ;
wire \mem_reg|registers[1][27]~q ;
wire \mem_reg|registers[3][27]~q ;
wire \mem_reg|Mux36~8_combout ;
wire \mem_reg|registers[6][27]~q ;
wire \mem_reg|registers[7][27]~q ;
wire \mem_reg|registers[4][27]~q ;
wire \mem_reg|registers[5][27]~DUPLICATE_q ;
wire \mem_reg|Mux36~7_combout ;
wire \mem_reg|Mux36~9_combout ;
wire \muxAluB|out[27]~25_combout ;
wire \alu|Mux4~0_combout ;
wire \mem_reg|registers[7][26]~q ;
wire \mem_reg|registers[5][26]~q ;
wire \mem_reg|registers[4][26]~feeder_combout ;
wire \mem_reg|registers[4][26]~q ;
wire \mem_reg|registers[6][26]~q ;
wire \mem_reg|Mux37~7_combout ;
wire \mem_reg|registers[9][26]~q ;
wire \mem_reg|registers[11][26]~q ;
wire \mem_reg|registers[8][26]~q ;
wire \mem_reg|registers[10][26]~q ;
wire \mem_reg|Mux37~5_combout ;
wire \mem_reg|registers[3][26]~q ;
wire \mem_reg|registers[1][26]~q ;
wire \mem_reg|registers[2][26]~q ;
wire \mem_reg|Mux37~8_combout ;
wire \mem_reg|registers[13][26]~q ;
wire \mem_reg|registers[15][26]~q ;
wire \mem_reg|registers[12][26]~q ;
wire \mem_reg|registers[14][26]~q ;
wire \mem_reg|Mux37~6_combout ;
wire \mem_reg|Mux37~9_combout ;
wire \muxAluB|out[26]~24_combout ;
wire \alu|Mux5~0_combout ;
wire \mem_reg|registers[9][25]~feeder_combout ;
wire \mem_reg|registers[9][25]~q ;
wire \mem_reg|registers[13][25]~q ;
wire \mem_reg|registers[5][25]~feeder_combout ;
wire \mem_reg|registers[5][25]~q ;
wire \mem_reg|registers[1][25]~q ;
wire \mem_reg|Mux6~1_combout ;
wire \mem_reg|registers[12][25]~q ;
wire \mem_reg|registers[8][25]~q ;
wire \mem_reg|registers[4][25]~q ;
wire \mem_reg|Mux6~0_combout ;
wire \mem_reg|registers[14][25]~q ;
wire \mem_reg|registers[6][25]~q ;
wire \mem_reg|registers[2][25]~feeder_combout ;
wire \mem_reg|registers[2][25]~DUPLICATE_q ;
wire \mem_reg|registers[10][25]~q ;
wire \mem_reg|Mux6~2_combout ;
wire \mem_reg|registers[7][25]~q ;
wire \mem_reg|registers[3][25]~q ;
wire \mem_reg|registers[11][25]~q ;
wire \mem_reg|registers[15][25]~q ;
wire \mem_reg|Mux6~3_combout ;
wire \mem_reg|Mux6~4_combout ;
wire \alu|Mux6~0_combout ;
wire \mem_reg|registers[7][24]~q ;
wire \mem_reg|registers[5][24]~q ;
wire \mem_reg|registers[6][24]~feeder_combout ;
wire \mem_reg|registers[6][24]~q ;
wire \mem_reg|registers[4][24]~DUPLICATE_q ;
wire \mem_reg|Mux39~7_combout ;
wire \mem_reg|registers[14][24]~q ;
wire \mem_reg|registers[15][24]~q ;
wire \mem_reg|registers[12][24]~feeder_combout ;
wire \mem_reg|registers[12][24]~DUPLICATE_q ;
wire \mem_reg|registers[13][24]~feeder_combout ;
wire \mem_reg|registers[13][24]~q ;
wire \mem_reg|Mux39~6_combout ;
wire \mem_reg|registers[9][24]~q ;
wire \mem_reg|registers[11][24]~q ;
wire \mem_reg|registers[10][24]~DUPLICATE_q ;
wire \mem_reg|registers[8][24]~q ;
wire \mem_reg|Mux39~5_combout ;
wire \mem_reg|registers[3][24]~q ;
wire \mem_reg|registers[2][24]~q ;
wire \mem_reg|registers[1][24]~feeder_combout ;
wire \mem_reg|registers[1][24]~q ;
wire \mem_reg|Mux39~8_combout ;
wire \mem_reg|Mux39~9_combout ;
wire \muxAluB|out[24]~23_combout ;
wire \alu|Mux7~0_combout ;
wire \alu|Add0~74 ;
wire \alu|Add0~105_sumout ;
wire \alu|Mux7~1_combout ;
wire \p|pc[24]~DUPLICATE_q ;
wire \adder|Add0~74 ;
wire \adder|Add0~105_sumout ;
wire \mem_reg|registers[10][24]~q ;
wire \mem_reg|Mux7~2_combout ;
wire \mem_reg|Mux7~0_combout ;
wire \mem_reg|registers[4][24]~q ;
wire \mem_reg|registers[6][24]~DUPLICATE_q ;
wire \mem_reg|Mux7~1_combout ;
wire \mem_reg|registers[12][24]~q ;
wire \mem_reg|Mux7~3_combout ;
wire \mem_reg|Mux7~4_combout ;
wire \muxAluA|out[24]~26_combout ;
wire \alu|Add0~106 ;
wire \alu|Add0~109_sumout ;
wire \alu|Mux6~1_combout ;
wire \adder|Add0~106 ;
wire \adder|Add0~109_sumout ;
wire \muxAluA|out[25]~27_combout ;
wire \alu|Add0~110 ;
wire \alu|Add0~113_sumout ;
wire \alu|Mux5~1_combout ;
wire \adder|Add0~110 ;
wire \adder|Add0~113_sumout ;
wire \mem_reg|Mux5~3_combout ;
wire \mem_reg|Mux5~0_combout ;
wire \mem_reg|Mux5~2_combout ;
wire \mem_reg|Mux5~1_combout ;
wire \mem_reg|Mux5~4_combout ;
wire \muxAluA|out[26]~28_combout ;
wire \alu|Add0~114 ;
wire \alu|Add0~117_sumout ;
wire \alu|Mux4~1_combout ;
wire \adder|Add0~114 ;
wire \adder|Add0~117_sumout ;
wire \p|pc[27]~DUPLICATE_q ;
wire \mem_reg|registers[11][27]~q ;
wire \mem_reg|registers[15][27]~q ;
wire \mem_reg|Mux4~3_combout ;
wire \mem_reg|registers[5][27]~q ;
wire \mem_reg|registers[9][27]~DUPLICATE_q ;
wire \mem_reg|Mux4~1_combout ;
wire \mem_reg|registers[2][27]~q ;
wire \mem_reg|Mux4~2_combout ;
wire \mem_reg|registers[12][27]~DUPLICATE_q ;
wire \mem_reg|registers[8][27]~DUPLICATE_q ;
wire \mem_reg|Mux4~0_combout ;
wire \mem_reg|Mux4~4_combout ;
wire \muxAluA|out[27]~29_combout ;
wire \alu|Add0~118 ;
wire \alu|Add0~5_sumout ;
wire \alu|Mux3~1_combout ;
wire \adder|Add0~118 ;
wire \adder|Add0~5_sumout ;
wire \adder|Add0~6 ;
wire \adder|Add0~94 ;
wire \adder|Add0~98 ;
wire \adder|Add0~101_sumout ;
wire \mem_reg|registers[13][31]~DUPLICATE_q ;
wire \mem_reg|registers[1][31]~q ;
wire \mem_reg|registers[5][31]~q ;
wire \mem_reg|Mux0~1_combout ;
wire \mem_reg|registers[4][31]~q ;
wire \mem_reg|registers[12][31]~q ;
wire \mem_reg|registers[8][31]~q ;
wire \mem_reg|Mux0~0_combout ;
wire \mem_reg|registers[14][31]~q ;
wire \mem_reg|registers[2][31]~DUPLICATE_q ;
wire \mem_reg|registers[10][31]~q ;
wire \mem_reg|registers[6][31]~q ;
wire \mem_reg|Mux0~2_combout ;
wire \mem_reg|registers[15][31]~DUPLICATE_q ;
wire \mem_reg|registers[11][31]~feeder_combout ;
wire \mem_reg|registers[11][31]~q ;
wire \mem_reg|registers[7][31]~q ;
wire \mem_reg|registers[3][31]~q ;
wire \mem_reg|Mux0~3_combout ;
wire \mem_reg|Mux0~4_combout ;
wire \muxAluA|out[31]~25_combout ;
wire \alu|Mux0~0_combout ;
wire \muxWrite|Mux0~1_combout ;
wire \muxWrite|Mux0~2_combout ;
wire \mem_reg|registers[9][31]~feeder_combout ;
wire \mem_reg|registers[9][31]~q ;
wire \mem_reg|Mux32~5_combout ;
wire \mem_reg|registers[15][31]~q ;
wire \mem_reg|registers[13][31]~q ;
wire \mem_reg|Mux32~6_combout ;
wire \mem_reg|registers[6][31]~DUPLICATE_q ;
wire \mem_reg|registers[5][31]~DUPLICATE_q ;
wire \mem_reg|registers[7][31]~DUPLICATE_q ;
wire \mem_reg|Mux32~7_combout ;
wire \mem_reg|registers[2][31]~q ;
wire \mem_reg|Mux32~8_combout ;
wire \mem_reg|Mux32~9_combout ;
wire \mem_reg|registers[31][31]~DUPLICATE_q ;
wire \mem_reg|registers[23][31]~q ;
wire \mem_reg|registers[19][31]~feeder_combout ;
wire \mem_reg|registers[19][31]~q ;
wire \mem_reg|registers[27][31]~q ;
wire \mem_reg|Mux32~3_combout ;
wire \mem_reg|registers[25][31]~q ;
wire \mem_reg|registers[21][31]~q ;
wire \mem_reg|registers[17][31]~q ;
wire \mem_reg|registers[29][31]~q ;
wire \mem_reg|Mux32~1_combout ;
wire \mem_reg|registers[18][31]~feeder_combout ;
wire \mem_reg|registers[18][31]~q ;
wire \mem_reg|registers[26][31]~q ;
wire \mem_reg|registers[22][31]~q ;
wire \mem_reg|registers[30][31]~q ;
wire \mem_reg|Mux32~2_combout ;
wire \mem_reg|registers[20][31]~feeder_combout ;
wire \mem_reg|registers[20][31]~q ;
wire \mem_reg|registers[16][31]~feeder_combout ;
wire \mem_reg|registers[16][31]~q ;
wire \mem_reg|registers[24][31]~feeder_combout ;
wire \mem_reg|registers[24][31]~q ;
wire \mem_reg|registers[28][31]~q ;
wire \mem_reg|Mux32~0_combout ;
wire \mem_reg|Mux32~4_combout ;
wire \mem_reg|Mux32~10_combout ;
wire \muxWrite|Mux3~0_combout ;
wire \muxWrite|Mux3~1_combout ;
wire \mem_reg|registers[16][28]~q ;
wire \mem_reg|registers[28][28]~feeder_combout ;
wire \mem_reg|registers[28][28]~q ;
wire \mem_reg|registers[20][28]~q ;
wire \mem_reg|registers[24][28]~feeder_combout ;
wire \mem_reg|registers[24][28]~q ;
wire \mem_reg|Mux35~0_combout ;
wire \mem_reg|registers[22][28]~q ;
wire \mem_reg|registers[26][28]~q ;
wire \mem_reg|registers[18][28]~feeder_combout ;
wire \mem_reg|registers[18][28]~q ;
wire \mem_reg|registers[30][28]~q ;
wire \mem_reg|Mux35~2_combout ;
wire \mem_reg|registers[31][28]~q ;
wire \mem_reg|registers[27][28]~DUPLICATE_q ;
wire \mem_reg|registers[23][28]~q ;
wire \mem_reg|registers[19][28]~feeder_combout ;
wire \mem_reg|registers[19][28]~q ;
wire \mem_reg|Mux35~3_combout ;
wire \mem_reg|registers[17][28]~feeder_combout ;
wire \mem_reg|registers[17][28]~q ;
wire \mem_reg|registers[25][28]~q ;
wire \mem_reg|registers[29][28]~q ;
wire \mem_reg|registers[21][28]~feeder_combout ;
wire \mem_reg|registers[21][28]~q ;
wire \mem_reg|Mux35~1_combout ;
wire \mem_reg|Mux35~4_combout ;
wire \mem_reg|Mux35~10_combout ;
wire \muxWrite|Mux4~0_combout ;
wire \muxWrite|Mux4~1_combout ;
wire \mem_reg|registers[17][27]~feeder_combout ;
wire \mem_reg|registers[17][27]~q ;
wire \mem_reg|registers[29][27]~q ;
wire \mem_reg|registers[25][27]~q ;
wire \mem_reg|registers[21][27]~feeder_combout ;
wire \mem_reg|registers[21][27]~q ;
wire \mem_reg|Mux36~1_combout ;
wire \mem_reg|registers[28][27]~DUPLICATE_q ;
wire \mem_reg|registers[20][27]~q ;
wire \mem_reg|registers[16][27]~feeder_combout ;
wire \mem_reg|registers[16][27]~q ;
wire \mem_reg|registers[24][27]~q ;
wire \mem_reg|Mux36~0_combout ;
wire \mem_reg|registers[18][27]~q ;
wire \mem_reg|registers[30][27]~q ;
wire \mem_reg|registers[22][27]~q ;
wire \mem_reg|registers[26][27]~q ;
wire \mem_reg|Mux36~2_combout ;
wire \mem_reg|registers[23][27]~q ;
wire \mem_reg|registers[27][27]~feeder_combout ;
wire \mem_reg|registers[27][27]~DUPLICATE_q ;
wire \mem_reg|registers[31][27]~q ;
wire \mem_reg|registers[19][27]~q ;
wire \mem_reg|Mux36~3_combout ;
wire \mem_reg|Mux36~4_combout ;
wire \mem_reg|Mux36~10_combout ;
wire \muxWrite|Mux5~0_combout ;
wire \muxWrite|Mux5~1_combout ;
wire \mem_reg|registers[25][26]~q ;
wire \mem_reg|registers[21][26]~q ;
wire \mem_reg|registers[17][26]~feeder_combout ;
wire \mem_reg|registers[17][26]~q ;
wire \mem_reg|registers[29][26]~q ;
wire \mem_reg|Mux37~1_combout ;
wire \mem_reg|registers[16][26]~feeder_combout ;
wire \mem_reg|registers[16][26]~q ;
wire \mem_reg|registers[24][26]~feeder_combout ;
wire \mem_reg|registers[24][26]~q ;
wire \mem_reg|registers[20][26]~feeder_combout ;
wire \mem_reg|registers[20][26]~q ;
wire \mem_reg|registers[28][26]~q ;
wire \mem_reg|Mux37~0_combout ;
wire \mem_reg|registers[22][26]~q ;
wire \mem_reg|registers[18][26]~q ;
wire \mem_reg|registers[26][26]~q ;
wire \mem_reg|registers[30][26]~q ;
wire \mem_reg|Mux37~2_combout ;
wire \mem_reg|registers[23][26]~q ;
wire \mem_reg|registers[27][26]~feeder_combout ;
wire \mem_reg|registers[27][26]~q ;
wire \mem_reg|registers[19][26]~feeder_combout ;
wire \mem_reg|registers[19][26]~DUPLICATE_q ;
wire \mem_reg|registers[31][26]~q ;
wire \mem_reg|Mux37~3_combout ;
wire \mem_reg|Mux37~4_combout ;
wire \mem_reg|Mux37~10_combout ;
wire \muxWrite|Mux6~0_combout ;
wire \muxWrite|Mux6~1_combout ;
wire \mem_reg|registers[21][25]~q ;
wire \mem_reg|registers[17][25]~feeder_combout ;
wire \mem_reg|registers[17][25]~q ;
wire \mem_reg|registers[25][25]~q ;
wire \mem_reg|registers[29][25]~q ;
wire \mem_reg|Mux38~1_combout ;
wire \mem_reg|registers[19][25]~feeder_combout ;
wire \mem_reg|registers[19][25]~DUPLICATE_q ;
wire \mem_reg|registers[23][25]~q ;
wire \mem_reg|registers[31][25]~q ;
wire \mem_reg|registers[27][25]~q ;
wire \mem_reg|Mux38~3_combout ;
wire \mem_reg|registers[28][25]~q ;
wire \mem_reg|registers[16][25]~q ;
wire \mem_reg|registers[20][25]~q ;
wire \mem_reg|registers[24][25]~q ;
wire \mem_reg|Mux38~0_combout ;
wire \mem_reg|registers[22][25]~q ;
wire \mem_reg|registers[18][25]~feeder_combout ;
wire \mem_reg|registers[18][25]~q ;
wire \mem_reg|registers[26][25]~DUPLICATE_q ;
wire \mem_reg|registers[30][25]~q ;
wire \mem_reg|Mux38~2_combout ;
wire \mem_reg|Mux38~4_combout ;
wire \mem_reg|registers[10][25]~DUPLICATE_q ;
wire \mem_reg|Mux38~5_combout ;
wire \mem_reg|Mux38~7_combout ;
wire \mem_reg|registers[13][25]~DUPLICATE_q ;
wire \mem_reg|Mux38~6_combout ;
wire \mem_reg|registers[2][25]~q ;
wire \mem_reg|Mux38~8_combout ;
wire \mem_reg|Mux38~9_combout ;
wire \mem_reg|Mux38~10_combout ;
wire \muxWrite|Mux7~0_combout ;
wire \muxWrite|Mux7~1_combout ;
wire \mem_reg|registers[22][24]~feeder_combout ;
wire \mem_reg|registers[22][24]~q ;
wire \mem_reg|registers[30][24]~q ;
wire \mem_reg|registers[26][24]~q ;
wire \mem_reg|registers[18][24]~feeder_combout ;
wire \mem_reg|registers[18][24]~q ;
wire \mem_reg|Mux39~2_combout ;
wire \mem_reg|registers[24][24]~q ;
wire \mem_reg|registers[16][24]~feeder_combout ;
wire \mem_reg|registers[16][24]~q ;
wire \mem_reg|registers[28][24]~feeder_combout ;
wire \mem_reg|registers[28][24]~q ;
wire \mem_reg|registers[20][24]~feeder_combout ;
wire \mem_reg|registers[20][24]~q ;
wire \mem_reg|Mux39~0_combout ;
wire \mem_reg|registers[17][24]~q ;
wire \mem_reg|registers[21][24]~q ;
wire \mem_reg|registers[25][24]~q ;
wire \mem_reg|registers[29][24]~q ;
wire \mem_reg|Mux39~1_combout ;
wire \mem_reg|registers[31][24]~q ;
wire \mem_reg|registers[23][24]~q ;
wire \mem_reg|registers[19][24]~q ;
wire \mem_reg|registers[27][24]~q ;
wire \mem_reg|Mux39~3_combout ;
wire \mem_reg|Mux39~4_combout ;
wire \mem_reg|Mux39~10_combout ;
wire \muxWrite|Mux8~0_combout ;
wire \muxWrite|Mux8~1_combout ;
wire \mem_reg|registers[26][23]~q ;
wire \mem_reg|registers[18][23]~q ;
wire \mem_reg|registers[30][23]~q ;
wire \mem_reg|registers[22][23]~q ;
wire \mem_reg|Mux40~2_combout ;
wire \mem_reg|registers[28][23]~q ;
wire \mem_reg|registers[20][23]~feeder_combout ;
wire \mem_reg|registers[20][23]~q ;
wire \mem_reg|registers[16][23]~feeder_combout ;
wire \mem_reg|registers[16][23]~q ;
wire \mem_reg|registers[24][23]~q ;
wire \mem_reg|Mux40~0_combout ;
wire \mem_reg|registers[31][23]~q ;
wire \mem_reg|registers[27][23]~q ;
wire \mem_reg|registers[23][23]~q ;
wire \mem_reg|registers[19][23]~q ;
wire \mem_reg|Mux40~3_combout ;
wire \mem_reg|registers[21][23]~feeder_combout ;
wire \mem_reg|registers[21][23]~q ;
wire \mem_reg|registers[29][23]~q ;
wire \mem_reg|registers[17][23]~q ;
wire \mem_reg|registers[25][23]~q ;
wire \mem_reg|Mux40~1_combout ;
wire \mem_reg|Mux40~4_combout ;
wire \mem_reg|Mux40~10_combout ;
wire \muxWrite|Mux9~0_combout ;
wire \muxWrite|Mux9~1_combout ;
wire \mem_reg|registers[13][22]~q ;
wire \mem_reg|Mux41~6_combout ;
wire \mem_reg|registers[1][22]~DUPLICATE_q ;
wire \mem_reg|registers[2][22]~DUPLICATE_q ;
wire \mem_reg|registers[3][22]~DUPLICATE_q ;
wire \mem_reg|Mux41~8_combout ;
wire \mem_reg|Mux41~7_combout ;
wire \mem_reg|registers[11][22]~DUPLICATE_q ;
wire \mem_reg|registers[10][22]~DUPLICATE_q ;
wire \mem_reg|registers[8][22]~DUPLICATE_q ;
wire \mem_reg|Mux41~5_combout ;
wire \mem_reg|Mux41~9_combout ;
wire \mem_reg|Mux41~10_combout ;
wire \muxWrite|Mux10~0_combout ;
wire \muxWrite|Mux10~1_combout ;
wire \mem_reg|registers[13][21]~DUPLICATE_q ;
wire \mem_reg|registers[14][21]~DUPLICATE_q ;
wire \mem_reg|registers[15][21]~DUPLICATE_q ;
wire \mem_reg|Mux42~6_combout ;
wire \mem_reg|registers[5][21]~DUPLICATE_q ;
wire \mem_reg|Mux42~7_combout ;
wire \mem_reg|registers[11][21]~q ;
wire \mem_reg|registers[9][21]~DUPLICATE_q ;
wire \mem_reg|Mux42~5_combout ;
wire \mem_reg|registers[3][21]~DUPLICATE_q ;
wire \mem_reg|Mux42~8_combout ;
wire \mem_reg|Mux42~9_combout ;
wire \mem_reg|Mux42~10_combout ;
wire \muxWrite|Mux11~0_combout ;
wire \muxWrite|Mux11~1_combout ;
wire \mem_reg|registers[14][20]~q ;
wire \mem_reg|registers[15][20]~DUPLICATE_q ;
wire \mem_reg|registers[13][20]~q ;
wire \mem_reg|Mux43~6_combout ;
wire \mem_reg|registers[6][20]~DUPLICATE_q ;
wire \mem_reg|registers[7][20]~q ;
wire \mem_reg|Mux43~7_combout ;
wire \mem_reg|Mux43~8_combout ;
wire \mem_reg|registers[8][20]~DUPLICATE_q ;
wire \mem_reg|registers[10][20]~q ;
wire \mem_reg|Mux43~5_combout ;
wire \mem_reg|Mux43~9_combout ;
wire \mem_reg|Mux43~10_combout ;
wire \adder|Add0~61_sumout ;
wire \muxWrite|Mux17~0_combout ;
wire \muxWrite|Mux17~1_combout ;
wire \mem_reg|registers[16][14]~q ;
wire \mem_reg|registers[24][14]~q ;
wire \mem_reg|registers[20][14]~q ;
wire \mem_reg|registers[28][14]~q ;
wire \mem_reg|Mux49~0_combout ;
wire \mem_reg|registers[30][14]~q ;
wire \mem_reg|registers[22][14]~q ;
wire \mem_reg|registers[26][14]~q ;
wire \mem_reg|registers[18][14]~q ;
wire \mem_reg|Mux49~2_combout ;
wire \mem_reg|registers[27][14]~q ;
wire \mem_reg|registers[19][14]~q ;
wire \mem_reg|registers[31][14]~q ;
wire \mem_reg|registers[23][14]~q ;
wire \mem_reg|Mux49~3_combout ;
wire \mem_reg|registers[25][14]~q ;
wire \mem_reg|registers[17][14]~feeder_combout ;
wire \mem_reg|registers[17][14]~q ;
wire \mem_reg|registers[21][14]~feeder_combout ;
wire \mem_reg|registers[21][14]~q ;
wire \mem_reg|registers[29][14]~q ;
wire \mem_reg|Mux49~1_combout ;
wire \mem_reg|Mux49~4_combout ;
wire \muxAluB|out[14]~15_combout ;
wire \mem_reg|registers[14][13]~q ;
wire \mem_reg|registers[13][13]~q ;
wire \mem_reg|registers[15][13]~DUPLICATE_q ;
wire \mem_reg|registers[12][13]~q ;
wire \mem_reg|Mux50~6_combout ;
wire \mem_reg|registers[5][13]~DUPLICATE_q ;
wire \mem_reg|registers[6][13]~DUPLICATE_q ;
wire \mem_reg|registers[7][13]~q ;
wire \mem_reg|registers[4][13]~q ;
wire \mem_reg|Mux50~7_combout ;
wire \mem_reg|registers[9][13]~DUPLICATE_q ;
wire \mem_reg|registers[8][13]~feeder_combout ;
wire \mem_reg|registers[8][13]~q ;
wire \mem_reg|registers[11][13]~q ;
wire \mem_reg|registers[10][13]~DUPLICATE_q ;
wire \mem_reg|Mux50~5_combout ;
wire \mem_reg|registers[3][13]~q ;
wire \mem_reg|registers[1][13]~q ;
wire \mem_reg|registers[2][13]~feeder_combout ;
wire \mem_reg|registers[2][13]~q ;
wire \mem_reg|Mux50~8_combout ;
wire \mem_reg|Mux50~9_combout ;
wire \muxAluB|out[13]~16_combout ;
wire \mem_reg|registers[12][12]~DUPLICATE_q ;
wire \mem_reg|registers[15][12]~DUPLICATE_q ;
wire \mem_reg|registers[13][12]~q ;
wire \mem_reg|registers[14][12]~q ;
wire \mem_reg|Mux19~3_combout ;
wire \mem_reg|registers[10][12]~q ;
wire \mem_reg|registers[9][12]~q ;
wire \mem_reg|registers[8][12]~q ;
wire \mem_reg|registers[11][12]~q ;
wire \mem_reg|Mux19~2_combout ;
wire \mem_reg|registers[6][12]~q ;
wire \mem_reg|registers[4][12]~q ;
wire \mem_reg|registers[7][12]~DUPLICATE_q ;
wire \mem_reg|registers[5][12]~q ;
wire \mem_reg|Mux19~1_combout ;
wire \mem_reg|registers[2][12]~DUPLICATE_q ;
wire \mem_reg|registers[1][12]~DUPLICATE_q ;
wire \mem_reg|registers[3][12]~q ;
wire \mem_reg|Mux19~0_combout ;
wire \mem_reg|Mux19~4_combout ;
wire \muxAluA|out[12]~0_combout ;
wire \mem_reg|Mux51~7_combout ;
wire \mem_reg|registers[11][12]~DUPLICATE_q ;
wire \mem_reg|Mux51~5_combout ;
wire \mem_reg|registers[12][12]~q ;
wire \mem_reg|Mux51~6_combout ;
wire \mem_reg|registers[2][12]~q ;
wire \mem_reg|registers[1][12]~q ;
wire \mem_reg|Mux51~8_combout ;
wire \mem_reg|Mux51~9_combout ;
wire \muxAluB|out[12]~0_combout ;
wire \mem_reg|registers[13][11]~feeder_combout ;
wire \mem_reg|registers[13][11]~q ;
wire \mem_reg|registers[12][11]~DUPLICATE_q ;
wire \mem_reg|registers[14][11]~q ;
wire \mem_reg|registers[15][11]~DUPLICATE_q ;
wire \mem_reg|Mux52~5_combout ;
wire \mem_reg|registers[3][11]~q ;
wire \mem_reg|registers[1][11]~q ;
wire \mem_reg|registers[2][11]~q ;
wire \mem_reg|Mux52~8_combout ;
wire \mem_reg|registers[7][11]~feeder_combout ;
wire \mem_reg|registers[7][11]~q ;
wire \mem_reg|registers[6][11]~q ;
wire \mem_reg|registers[5][11]~q ;
wire \mem_reg|registers[4][11]~DUPLICATE_q ;
wire \mem_reg|Mux52~7_combout ;
wire \mem_reg|registers[9][11]~q ;
wire \mem_reg|registers[8][11]~q ;
wire \mem_reg|registers[10][11]~q ;
wire \mem_reg|registers[11][11]~DUPLICATE_q ;
wire \mem_reg|Mux52~6_combout ;
wire \mem_reg|Mux52~9_combout ;
wire \muxAluB|out[11]~17_combout ;
wire \mem_reg|Mux20~1_combout ;
wire \mem_reg|registers[7][11]~DUPLICATE_q ;
wire \mem_reg|registers[11][11]~q ;
wire \mem_reg|registers[3][11]~DUPLICATE_q ;
wire \mem_reg|Mux20~3_combout ;
wire \mem_reg|registers[12][11]~q ;
wire \mem_reg|registers[4][11]~q ;
wire \mem_reg|Mux20~0_combout ;
wire \mem_reg|Mux20~2_combout ;
wire \mem_reg|Mux20~4_combout ;
wire \muxAluA|out[11]~17_combout ;
wire \muxAluB|out[10]~8_combout ;
wire \mem_reg|registers[5][9]~feeder_combout ;
wire \mem_reg|registers[5][9]~q ;
wire \mem_reg|registers[4][9]~feeder_combout ;
wire \mem_reg|registers[4][9]~q ;
wire \mem_reg|registers[6][9]~DUPLICATE_q ;
wire \mem_reg|registers[7][9]~q ;
wire \mem_reg|Mux54~7_combout ;
wire \mem_reg|registers[12][9]~q ;
wire \mem_reg|registers[13][9]~DUPLICATE_q ;
wire \mem_reg|registers[15][9]~q ;
wire \mem_reg|registers[14][9]~q ;
wire \mem_reg|Mux54~5_combout ;
wire \mem_reg|registers[8][9]~q ;
wire \mem_reg|registers[11][9]~q ;
wire \mem_reg|registers[9][9]~q ;
wire \mem_reg|registers[10][9]~DUPLICATE_q ;
wire \mem_reg|Mux54~6_combout ;
wire \mem_reg|registers[2][9]~feeder_combout ;
wire \mem_reg|registers[2][9]~q ;
wire \mem_reg|registers[1][9]~feeder_combout ;
wire \mem_reg|registers[1][9]~DUPLICATE_q ;
wire \mem_reg|registers[3][9]~feeder_combout ;
wire \mem_reg|registers[3][9]~q ;
wire \mem_reg|Mux54~8_combout ;
wire \mem_reg|Mux54~9_combout ;
wire \muxAluB|out[9]~9_combout ;
wire \mem_reg|registers[14][8]~feeder_combout ;
wire \mem_reg|registers[14][8]~q ;
wire \mem_reg|registers[15][8]~q ;
wire \mem_reg|registers[12][8]~feeder_combout ;
wire \mem_reg|registers[12][8]~q ;
wire \mem_reg|registers[13][8]~q ;
wire \mem_reg|Mux55~5_combout ;
wire \mem_reg|registers[5][8]~DUPLICATE_q ;
wire \mem_reg|registers[4][8]~q ;
wire \mem_reg|registers[6][8]~q ;
wire \mem_reg|registers[7][8]~DUPLICATE_q ;
wire \mem_reg|Mux55~7_combout ;
wire \mem_reg|registers[10][8]~q ;
wire \mem_reg|registers[11][8]~feeder_combout ;
wire \mem_reg|registers[11][8]~q ;
wire \mem_reg|registers[9][8]~feeder_combout ;
wire \mem_reg|registers[9][8]~q ;
wire \mem_reg|registers[8][8]~feeder_combout ;
wire \mem_reg|registers[8][8]~DUPLICATE_q ;
wire \mem_reg|Mux55~6_combout ;
wire \mem_reg|registers[3][8]~q ;
wire \mem_reg|registers[1][8]~q ;
wire \mem_reg|registers[2][8]~q ;
wire \mem_reg|Mux55~8_combout ;
wire \mem_reg|Mux55~9_combout ;
wire \muxAluB|out[8]~10_combout ;
wire \mem_reg|Mux24~0_combout ;
wire \mem_reg|Mux24~3_combout ;
wire \mem_reg|registers[2][7]~DUPLICATE_q ;
wire \mem_reg|Mux24~2_combout ;
wire \mem_reg|registers[9][7]~DUPLICATE_q ;
wire \mem_reg|registers[1][7]~DUPLICATE_q ;
wire \mem_reg|Mux24~1_combout ;
wire \mem_reg|Mux24~4_combout ;
wire \muxAluA|out[7]~7_combout ;
wire \muxAluB|out[6]~3_combout ;
wire \muxAluB|out[5]~4_combout ;
wire \muxAluB|out[4]~6_combout ;
wire \muxAluB|out[3]~5_combout ;
wire \muxAluB|out[2]~2_combout ;
wire \alu|Add0~126 ;
wire \alu|Add0~10 ;
wire \alu|Add0~22 ;
wire \alu|Add0~26 ;
wire \alu|Add0~18 ;
wire \alu|Add0~14 ;
wire \alu|Add0~30 ;
wire \alu|Add0~42 ;
wire \alu|Add0~38 ;
wire \alu|Add0~34 ;
wire \alu|Add0~70 ;
wire \alu|Add0~2 ;
wire \alu|Add0~66 ;
wire \alu|Add0~61_sumout ;
wire \alu|Mux17~0_combout ;
wire \p|pc[14]~feeder_combout ;
wire \mem_reg|registers[3][14]~q ;
wire \mem_reg|registers[2][14]~q ;
wire \mem_reg|registers[1][14]~q ;
wire \mem_reg|Mux17~0_combout ;
wire \mem_reg|registers[10][14]~DUPLICATE_q ;
wire \mem_reg|registers[8][14]~feeder_combout ;
wire \mem_reg|registers[8][14]~DUPLICATE_q ;
wire \mem_reg|registers[11][14]~q ;
wire \mem_reg|registers[9][14]~feeder_combout ;
wire \mem_reg|registers[9][14]~q ;
wire \mem_reg|Mux17~2_combout ;
wire \mem_reg|registers[4][14]~q ;
wire \mem_reg|registers[6][14]~q ;
wire \mem_reg|registers[7][14]~DUPLICATE_q ;
wire \mem_reg|registers[5][14]~q ;
wire \mem_reg|Mux17~1_combout ;
wire \mem_reg|registers[14][14]~DUPLICATE_q ;
wire \mem_reg|registers[13][14]~q ;
wire \mem_reg|registers[15][14]~q ;
wire \mem_reg|registers[12][14]~q ;
wire \mem_reg|Mux17~3_combout ;
wire \mem_reg|Mux17~4_combout ;
wire \muxAluA|out[14]~15_combout ;
wire \alu|Add0~62 ;
wire \alu|Add0~57_sumout ;
wire \alu|Mux16~0_combout ;
wire \adder|Add0~57_sumout ;
wire \muxWrite|Mux16~4_combout ;
wire \muxWrite|Mux16~5_combout ;
wire \mem_reg|registers[4][15]~DUPLICATE_q ;
wire \mem_reg|Mux48~7_combout ;
wire \mem_reg|registers[14][15]~DUPLICATE_q ;
wire \mem_reg|registers[15][15]~DUPLICATE_q ;
wire \mem_reg|Mux48~6_combout ;
wire \mem_reg|registers[2][15]~q ;
wire \mem_reg|Mux48~8_combout ;
wire \mem_reg|registers[8][15]~DUPLICATE_q ;
wire \mem_reg|Mux48~5_combout ;
wire \mem_reg|Mux48~9_combout ;
wire \mem_reg|Mux48~10_combout ;
wire \muxWrite|Mux18~0_combout ;
wire \muxWrite|Mux18~1_combout ;
wire \mem_reg|registers[29][13]~DUPLICATE_q ;
wire \mem_reg|registers[25][13]~q ;
wire \mem_reg|registers[21][13]~feeder_combout ;
wire \mem_reg|registers[21][13]~q ;
wire \mem_reg|registers[17][13]~feeder_combout ;
wire \mem_reg|registers[17][13]~q ;
wire \mem_reg|Mux50~1_combout ;
wire \mem_reg|registers[27][13]~feeder_combout ;
wire \mem_reg|registers[27][13]~q ;
wire \mem_reg|registers[31][13]~q ;
wire \mem_reg|registers[19][13]~feeder_combout ;
wire \mem_reg|registers[19][13]~q ;
wire \mem_reg|registers[23][13]~q ;
wire \mem_reg|Mux50~3_combout ;
wire \mem_reg|registers[30][13]~q ;
wire \mem_reg|registers[18][13]~q ;
wire \mem_reg|registers[26][13]~q ;
wire \mem_reg|registers[22][13]~q ;
wire \mem_reg|Mux50~2_combout ;
wire \mem_reg|registers[24][13]~q ;
wire \mem_reg|registers[28][13]~feeder_combout ;
wire \mem_reg|registers[28][13]~q ;
wire \mem_reg|registers[16][13]~q ;
wire \mem_reg|registers[20][13]~feeder_combout ;
wire \mem_reg|registers[20][13]~q ;
wire \mem_reg|Mux50~0_combout ;
wire \mem_reg|Mux50~4_combout ;
wire \mem_reg|Mux50~10_combout ;
wire \muxWrite|Mux19~4_combout ;
wire \mem_reg|registers[19][12]~feeder_combout ;
wire \mem_reg|registers[19][12]~q ;
wire \mem_reg|registers[27][12]~q ;
wire \mem_reg|registers[23][12]~q ;
wire \mem_reg|registers[31][12]~q ;
wire \mem_reg|Mux51~3_combout ;
wire \mem_reg|registers[16][12]~q ;
wire \mem_reg|registers[20][12]~q ;
wire \mem_reg|registers[24][12]~q ;
wire \mem_reg|registers[28][12]~q ;
wire \mem_reg|Mux51~0_combout ;
wire \mem_reg|registers[22][12]~q ;
wire \mem_reg|registers[18][12]~feeder_combout ;
wire \mem_reg|registers[18][12]~q ;
wire \mem_reg|registers[26][12]~q ;
wire \mem_reg|registers[30][12]~q ;
wire \mem_reg|Mux51~2_combout ;
wire \mem_reg|registers[21][12]~q ;
wire \mem_reg|registers[29][12]~q ;
wire \mem_reg|registers[25][12]~q ;
wire \mem_reg|registers[17][12]~feeder_combout ;
wire \mem_reg|registers[17][12]~q ;
wire \mem_reg|Mux51~1_combout ;
wire \mem_reg|Mux51~4_combout ;
wire \mem_reg|Mux51~10_combout ;
wire \adder|Add0~69_sumout ;
wire \muxWrite|Mux20~0_combout ;
wire \muxWrite|Mux20~1_combout ;
wire \mem_reg|registers[18][11]~DUPLICATE_q ;
wire \mem_reg|registers[26][11]~q ;
wire \mem_reg|registers[22][11]~q ;
wire \mem_reg|registers[30][11]~q ;
wire \mem_reg|Mux52~2_combout ;
wire \mem_reg|registers[25][11]~q ;
wire \mem_reg|registers[21][11]~q ;
wire \mem_reg|registers[17][11]~q ;
wire \mem_reg|registers[29][11]~q ;
wire \mem_reg|Mux52~1_combout ;
wire \mem_reg|registers[27][11]~DUPLICATE_q ;
wire \mem_reg|registers[23][11]~DUPLICATE_q ;
wire \mem_reg|registers[31][11]~q ;
wire \mem_reg|registers[19][11]~q ;
wire \mem_reg|Mux52~3_combout ;
wire \mem_reg|registers[16][11]~feeder_combout ;
wire \mem_reg|registers[16][11]~q ;
wire \mem_reg|registers[24][11]~q ;
wire \mem_reg|registers[28][11]~DUPLICATE_q ;
wire \mem_reg|registers[20][11]~q ;
wire \mem_reg|Mux52~0_combout ;
wire \mem_reg|Mux52~4_combout ;
wire \mem_reg|Mux52~10_combout ;
wire \muxWrite|Mux22~0_combout ;
wire \muxWrite|Mux22~1_combout ;
wire \mem_reg|registers[16][9]~feeder_combout ;
wire \mem_reg|registers[16][9]~q ;
wire \mem_reg|registers[20][9]~feeder_combout ;
wire \mem_reg|registers[20][9]~q ;
wire \mem_reg|registers[28][9]~q ;
wire \mem_reg|registers[24][9]~q ;
wire \mem_reg|Mux54~0_combout ;
wire \mem_reg|registers[18][9]~feeder_combout ;
wire \mem_reg|registers[18][9]~q ;
wire \mem_reg|registers[26][9]~feeder_combout ;
wire \mem_reg|registers[26][9]~q ;
wire \mem_reg|registers[30][9]~q ;
wire \mem_reg|registers[22][9]~q ;
wire \mem_reg|Mux54~2_combout ;
wire \mem_reg|registers[17][9]~feeder_combout ;
wire \mem_reg|registers[17][9]~q ;
wire \mem_reg|registers[25][9]~q ;
wire \mem_reg|registers[21][9]~feeder_combout ;
wire \mem_reg|registers[21][9]~q ;
wire \mem_reg|registers[29][9]~feeder_combout ;
wire \mem_reg|registers[29][9]~q ;
wire \mem_reg|Mux54~1_combout ;
wire \mem_reg|registers[19][9]~feeder_combout ;
wire \mem_reg|registers[19][9]~q ;
wire \mem_reg|registers[27][9]~q ;
wire \mem_reg|registers[23][9]~q ;
wire \mem_reg|registers[31][9]~feeder_combout ;
wire \mem_reg|registers[31][9]~q ;
wire \mem_reg|Mux54~3_combout ;
wire \mem_reg|Mux54~4_combout ;
wire \mem_reg|Mux54~10_combout ;
wire \muxWrite|Mux23~0_combout ;
wire \muxWrite|Mux23~1_combout ;
wire \mem_reg|registers[30][8]~DUPLICATE_q ;
wire \mem_reg|registers[18][8]~feeder_combout ;
wire \mem_reg|registers[18][8]~DUPLICATE_q ;
wire \mem_reg|registers[26][8]~DUPLICATE_q ;
wire \mem_reg|registers[22][8]~q ;
wire \mem_reg|Mux55~2_combout ;
wire \mem_reg|registers[19][8]~q ;
wire \mem_reg|registers[27][8]~DUPLICATE_q ;
wire \mem_reg|registers[31][8]~q ;
wire \mem_reg|registers[23][8]~feeder_combout ;
wire \mem_reg|registers[23][8]~q ;
wire \mem_reg|Mux55~3_combout ;
wire \mem_reg|registers[25][8]~q ;
wire \mem_reg|registers[21][8]~feeder_combout ;
wire \mem_reg|registers[21][8]~DUPLICATE_q ;
wire \mem_reg|registers[17][8]~feeder_combout ;
wire \mem_reg|registers[17][8]~q ;
wire \mem_reg|registers[29][8]~q ;
wire \mem_reg|Mux55~1_combout ;
wire \mem_reg|registers[16][8]~feeder_combout ;
wire \mem_reg|registers[16][8]~q ;
wire \mem_reg|registers[28][8]~q ;
wire \mem_reg|registers[20][8]~q ;
wire \mem_reg|registers[24][8]~q ;
wire \mem_reg|Mux55~0_combout ;
wire \mem_reg|Mux55~4_combout ;
wire \mem_reg|Mux55~10_combout ;
wire \muxWrite|Mux2~0_combout ;
wire \adder|Add0~93_sumout ;
wire \alu|Add0~6 ;
wire \alu|Add0~93_sumout ;
wire \muxWrite|Mux2~1_combout ;
wire \mem_reg|registers[16][29]~feeder_combout ;
wire \mem_reg|registers[16][29]~q ;
wire \mem_reg|registers[28][29]~q ;
wire \mem_reg|registers[20][29]~feeder_combout ;
wire \mem_reg|registers[20][29]~q ;
wire \mem_reg|registers[24][29]~q ;
wire \mem_reg|Mux34~0_combout ;
wire \mem_reg|registers[21][29]~q ;
wire \mem_reg|registers[29][29]~q ;
wire \mem_reg|registers[17][29]~feeder_combout ;
wire \mem_reg|registers[17][29]~q ;
wire \mem_reg|registers[25][29]~q ;
wire \mem_reg|Mux34~1_combout ;
wire \mem_reg|registers[19][29]~feeder_combout ;
wire \mem_reg|registers[19][29]~q ;
wire \mem_reg|registers[23][29]~q ;
wire \mem_reg|registers[31][29]~q ;
wire \mem_reg|registers[27][29]~q ;
wire \mem_reg|Mux34~3_combout ;
wire \mem_reg|registers[26][29]~q ;
wire \mem_reg|registers[18][29]~DUPLICATE_q ;
wire \mem_reg|registers[22][29]~q ;
wire \mem_reg|registers[30][29]~q ;
wire \mem_reg|Mux34~2_combout ;
wire \mem_reg|Mux34~4_combout ;
wire \mem_reg|registers[9][29]~q ;
wire \mem_reg|registers[8][29]~q ;
wire \mem_reg|registers[11][29]~q ;
wire \mem_reg|registers[10][29]~DUPLICATE_q ;
wire \mem_reg|Mux34~5_combout ;
wire \mem_reg|registers[5][29]~q ;
wire \mem_reg|registers[4][29]~DUPLICATE_q ;
wire \mem_reg|registers[6][29]~q ;
wire \mem_reg|registers[7][29]~q ;
wire \mem_reg|Mux34~7_combout ;
wire \mem_reg|registers[1][29]~q ;
wire \mem_reg|registers[3][29]~q ;
wire \mem_reg|registers[2][29]~q ;
wire \mem_reg|Mux34~8_combout ;
wire \mem_reg|registers[14][29]~q ;
wire \mem_reg|registers[15][29]~DUPLICATE_q ;
wire \mem_reg|registers[13][29]~q ;
wire \mem_reg|registers[12][29]~q ;
wire \mem_reg|Mux34~6_combout ;
wire \mem_reg|Mux34~9_combout ;
wire \mem_reg|Mux34~10_combout ;
wire \alu|Mux2~0_combout ;
wire \alu|Mux2~1_combout ;
wire \p|pc[29]~DUPLICATE_q ;
wire \mem_reg|Mux2~2_combout ;
wire \mem_reg|registers[4][29]~q ;
wire \mem_reg|Mux2~0_combout ;
wire \mem_reg|registers[9][29]~DUPLICATE_q ;
wire \mem_reg|Mux2~1_combout ;
wire \mem_reg|registers[15][29]~q ;
wire \mem_reg|Mux2~3_combout ;
wire \mem_reg|Mux2~4_combout ;
wire \muxAluA|out[29]~23_combout ;
wire \alu|Add0~94 ;
wire \alu|Add0~97_sumout ;
wire \alu|Mux1~1_combout ;
wire \adder|Add0~97_sumout ;
wire \mem_reg|registers[11][30]~q ;
wire \mem_reg|registers[8][30]~feeder_combout ;
wire \mem_reg|registers[8][30]~q ;
wire \mem_reg|registers[9][30]~DUPLICATE_q ;
wire \mem_reg|registers[10][30]~q ;
wire \mem_reg|Mux1~2_combout ;
wire \mem_reg|registers[2][30]~q ;
wire \mem_reg|registers[3][30]~q ;
wire \mem_reg|registers[1][30]~q ;
wire \mem_reg|Mux1~0_combout ;
wire \mem_reg|registers[14][30]~q ;
wire \mem_reg|registers[12][30]~q ;
wire \mem_reg|registers[13][30]~DUPLICATE_q ;
wire \mem_reg|registers[15][30]~q ;
wire \mem_reg|Mux1~3_combout ;
wire \mem_reg|registers[7][30]~q ;
wire \mem_reg|registers[6][30]~q ;
wire \mem_reg|registers[5][30]~q ;
wire \mem_reg|registers[4][30]~q ;
wire \mem_reg|Mux1~1_combout ;
wire \mem_reg|Mux1~4_combout ;
wire \muxAluA|out[30]~24_combout ;
wire \alu|Mux1~0_combout ;
wire \muxWrite|Mux1~0_combout ;
wire \muxWrite|Mux1~1_combout ;
wire \mem_reg|registers[26][30]~q ;
wire \mem_reg|registers[18][30]~feeder_combout ;
wire \mem_reg|registers[18][30]~q ;
wire \mem_reg|registers[22][30]~q ;
wire \mem_reg|registers[30][30]~q ;
wire \mem_reg|Mux33~2_combout ;
wire \mem_reg|registers[27][30]~feeder_combout ;
wire \mem_reg|registers[27][30]~q ;
wire \mem_reg|registers[31][30]~q ;
wire \mem_reg|registers[19][30]~q ;
wire \mem_reg|registers[23][30]~q ;
wire \mem_reg|Mux33~3_combout ;
wire \mem_reg|registers[25][30]~q ;
wire \mem_reg|registers[17][30]~q ;
wire \mem_reg|registers[21][30]~q ;
wire \mem_reg|registers[29][30]~q ;
wire \mem_reg|Mux33~1_combout ;
wire \mem_reg|registers[20][30]~feeder_combout ;
wire \mem_reg|registers[20][30]~q ;
wire \mem_reg|registers[16][30]~feeder_combout ;
wire \mem_reg|registers[16][30]~q ;
wire \mem_reg|registers[24][30]~feeder_combout ;
wire \mem_reg|registers[24][30]~q ;
wire \mem_reg|registers[28][30]~q ;
wire \mem_reg|Mux33~0_combout ;
wire \mem_reg|Mux33~4_combout ;
wire \mem_reg|registers[11][30]~DUPLICATE_q ;
wire \mem_reg|registers[9][30]~q ;
wire \mem_reg|registers[10][30]~DUPLICATE_q ;
wire \mem_reg|Mux33~5_combout ;
wire \mem_reg|registers[4][30]~DUPLICATE_q ;
wire \mem_reg|Mux33~7_combout ;
wire \mem_reg|Mux33~6_combout ;
wire \mem_reg|Mux33~8_combout ;
wire \mem_reg|Mux33~9_combout ;
wire \mem_reg|Mux33~10_combout ;
wire \alu|Mux31~0_combout ;
wire \alu|Mux31~1_combout ;
wire \alu|Mux31~2_combout ;
wire \mem_reg|registers[7][8]~q ;
wire \mem_reg|registers[4][8]~DUPLICATE_q ;
wire \mem_reg|registers[5][8]~q ;
wire \mem_reg|Mux23~1_combout ;
wire \mem_reg|registers[1][8]~DUPLICATE_q ;
wire \mem_reg|registers[2][8]~DUPLICATE_q ;
wire \mem_reg|Mux23~0_combout ;
wire \mem_reg|registers[14][8]~DUPLICATE_q ;
wire \mem_reg|Mux23~3_combout ;
wire \mem_reg|Mux23~2_combout ;
wire \mem_reg|Mux23~4_combout ;
wire \alu|LessThan0~16_combout ;
wire \alu|LessThan0~17_combout ;
wire \alu|LessThan0~14_combout ;
wire \alu|LessThan0~8_combout ;
wire \alu|LessThan0~12_combout ;
wire \mem_reg|registers[9][13]~q ;
wire \mem_reg|registers[5][13]~q ;
wire \mem_reg|Mux18~1_combout ;
wire \mem_reg|registers[7][13]~DUPLICATE_q ;
wire \mem_reg|Mux18~3_combout ;
wire \mem_reg|Mux18~0_combout ;
wire \mem_reg|registers[10][13]~q ;
wire \mem_reg|registers[14][13]~DUPLICATE_q ;
wire \mem_reg|registers[6][13]~q ;
wire \mem_reg|Mux18~2_combout ;
wire \mem_reg|Mux18~4_combout ;
wire \alu|LessThan0~13_combout ;
wire \alu|LessThan0~9_combout ;
wire \alu|LessThan0~15_combout ;
wire \alu|LessThan0~18_combout ;
wire \alu|LessThan0~19_combout ;
wire \alu|LessThan0~20_combout ;
wire \alu|LessThan0~4_combout ;
wire \alu|LessThan0~1_combout ;
wire \alu|LessThan0~0_combout ;
wire \alu|LessThan0~5_combout ;
wire \alu|LessThan0~3_combout ;
wire \alu|LessThan0~2_combout ;
wire \alu|LessThan0~6_combout ;
wire \alu|LessThan0~10_combout ;
wire \alu|LessThan0~7_combout ;
wire \alu|LessThan0~11_combout ;
wire \alu|LessThan0~24_combout ;
wire \alu|LessThan0~23_combout ;
wire \alu|LessThan0~22_combout ;
wire \alu|LessThan0~21_combout ;
wire \alu|LessThan0~25_combout ;
wire \alu|LessThan0~37_combout ;
wire \alu|LessThan0~38_combout ;
wire \alu|LessThan0~35_combout ;
wire \alu|LessThan0~36_combout ;
wire \alu|LessThan0~39_combout ;
wire \alu|LessThan0~30_combout ;
wire \alu|LessThan0~31_combout ;
wire \alu|LessThan0~26_combout ;
wire \alu|LessThan0~28_combout ;
wire \alu|LessThan0~27_combout ;
wire \alu|LessThan0~29_combout ;
wire \alu|LessThan0~32_combout ;
wire \alu|LessThan0~33_combout ;
wire \alu|LessThan0~34_combout ;
wire \alu|LessThan0~40_combout ;
wire \alu|LessThan0~46_combout ;
wire \alu|LessThan0~45_combout ;
wire \alu|LessThan0~41_combout ;
wire \alu|LessThan0~43_combout ;
wire \alu|LessThan0~42_combout ;
wire \alu|LessThan0~44_combout ;
wire \alu|LessThan0~47_combout ;
wire \alu|LessThan0~48_combout ;
wire \alu|LessThan0~49_combout ;
wire \alu|LessThan0~50_combout ;
wire \con_unit|aluop|Mux|Mux0~0_combout ;
wire \con_unit|aluop|Mux|Mux2~0_combout ;
wire \alu|Add0~130_cout ;
wire \alu|Add0~121_sumout ;
wire \mem_reg|Mux31~2_combout ;
wire \mem_reg|registers[2][0]~q ;
wire \mem_reg|Mux31~0_combout ;
wire \mem_reg|registers[4][0]~q ;
wire \mem_reg|Mux31~1_combout ;
wire \mem_reg|Mux31~3_combout ;
wire \mem_reg|Mux31~4_combout ;
wire \alu|Mux31~3_combout ;
wire \alu|Mux31~5_combout ;
wire \alu|Mux31~4_combout ;
wire \alu|Mux31~6_combout ;
wire \alu|Mux31~7_combout ;
wire \muxAluA|out[0]~31_combout ;
wire \alu|Add0~122 ;
wire \alu|Add0~125_sumout ;
wire \alu|Mux30~0_combout ;
wire \muxWrite|Mux30~0_combout ;
wire \mem_reg|registers[14][1]~q ;
wire \mem_reg|registers[13][1]~DUPLICATE_q ;
wire \mem_reg|Mux62~5_combout ;
wire \mem_reg|registers[7][1]~q ;
wire \mem_reg|Mux62~7_combout ;
wire \mem_reg|registers[10][1]~q ;
wire \mem_reg|registers[11][1]~q ;
wire \mem_reg|registers[8][1]~DUPLICATE_q ;
wire \mem_reg|Mux62~6_combout ;
wire \mem_reg|Mux62~8_combout ;
wire \mem_reg|Mux62~9_combout ;
wire \mem_reg|Mux62~10_combout ;
wire \muxWrite|Mux31~0_combout ;
wire \muxWrite|Mux31~1_combout ;
wire \mem_reg|registers[27][0]~q ;
wire \mem_reg|registers[23][0]~q ;
wire \mem_reg|registers[19][0]~feeder_combout ;
wire \mem_reg|registers[19][0]~q ;
wire \mem_reg|registers[31][0]~q ;
wire \mem_reg|Mux63~3_combout ;
wire \mem_reg|registers[28][0]~q ;
wire \mem_reg|registers[20][0]~q ;
wire \mem_reg|registers[16][0]~q ;
wire \mem_reg|registers[24][0]~q ;
wire \mem_reg|Mux63~0_combout ;
wire \mem_reg|registers[25][0]~feeder_combout ;
wire \mem_reg|registers[25][0]~DUPLICATE_q ;
wire \mem_reg|registers[29][0]~q ;
wire \mem_reg|registers[17][0]~feeder_combout ;
wire \mem_reg|registers[17][0]~DUPLICATE_q ;
wire \mem_reg|registers[21][0]~q ;
wire \mem_reg|Mux63~1_combout ;
wire \mem_reg|registers[26][0]~q ;
wire \mem_reg|registers[22][0]~q ;
wire \mem_reg|registers[18][0]~q ;
wire \mem_reg|registers[30][0]~q ;
wire \mem_reg|Mux63~2_combout ;
wire \mem_reg|Mux63~4_combout ;
wire \mem_reg|Mux63~10_combout ;
wire \adder|Add0~38 ;
wire \adder|Add0~33_sumout ;
wire \muxWrite|Mux21~0_combout ;
wire \muxWrite|Mux21~1_combout ;
wire \mem_reg|registers[2][10]~q ;
wire \mem_reg|registers[3][10]~DUPLICATE_q ;
wire \mem_reg|Mux21~0_combout ;
wire \mem_reg|Mux21~3_combout ;
wire \mem_reg|registers[7][10]~q ;
wire \mem_reg|Mux21~1_combout ;
wire \mem_reg|registers[11][10]~q ;
wire \mem_reg|registers[8][10]~q ;
wire \mem_reg|registers[9][10]~DUPLICATE_q ;
wire \mem_reg|Mux21~2_combout ;
wire \mem_reg|Mux21~4_combout ;
wire \muxAluA|out[10]~8_combout ;
wire \alu|Add0~33_sumout ;
wire \alu|Mux21~0_combout ;
wire \p|pc[10]~feeder_combout ;
wire \adder|Add0~34 ;
wire \adder|Add0~70 ;
wire \adder|Add0~1_sumout ;
wire \ins_mem|memory~25_combout ;
wire \ins_mem|memory~26_combout ;
wire \mem_reg|Mux49~7_combout ;
wire \mem_reg|registers[14][14]~q ;
wire \mem_reg|Mux49~6_combout ;
wire \mem_reg|registers[10][14]~q ;
wire \mem_reg|registers[8][14]~q ;
wire \mem_reg|Mux49~5_combout ;
wire \mem_reg|Mux49~8_combout ;
wire \mem_reg|Mux49~9_combout ;
wire \mem_reg|Mux49~10_combout ;
wire \Branch_U|Mux_32x1_Select|Mux0~1_combout ;
wire \con_unit|alua|and_2~0_combout ;
wire \Branch_U|Mux_32x1_Select|Mux0~5_combout ;
wire \Branch_U|Mux_32x1_Select|Mux0~2_combout ;
wire \mem_reg|registers[13][9]~q ;
wire \mem_reg|registers[1][9]~q ;
wire \mem_reg|Mux22~1_combout ;
wire \mem_reg|registers[2][9]~DUPLICATE_q ;
wire \mem_reg|registers[6][9]~q ;
wire \mem_reg|registers[10][9]~q ;
wire \mem_reg|Mux22~2_combout ;
wire \mem_reg|Mux22~0_combout ;
wire \mem_reg|registers[7][9]~DUPLICATE_q ;
wire \mem_reg|Mux22~3_combout ;
wire \mem_reg|Mux22~4_combout ;
wire \Branch_U|Mux_32x1_Select|Mux0~3_combout ;
wire \Branch_U|Mux_32x1_Select|Mux0~6_combout ;
wire \mem_reg|registers[3][6]~q ;
wire \mem_reg|registers[2][6]~q ;
wire \mem_reg|Mux25~0_combout ;
wire \mem_reg|Mux25~2_combout ;
wire \mem_reg|registers[13][6]~q ;
wire \mem_reg|Mux25~3_combout ;
wire \mem_reg|Mux25~1_combout ;
wire \mem_reg|Mux25~4_combout ;
wire \Branch_U|Mux_32x1_Select|Mux0~4_combout ;
wire \Branch_U|Mux_32x1_Select|Mux0~7_combout ;
wire \Branch_U|Mux_32x1_Select|Mux0~0_combout ;
wire \mem_reg|registers[8][18]~q ;
wire \mem_reg|registers[9][18]~q ;
wire \mem_reg|Mux13~2_combout ;
wire \mem_reg|Mux13~0_combout ;
wire \mem_reg|Mux13~1_combout ;
wire \mem_reg|Mux13~3_combout ;
wire \mem_reg|Mux13~4_combout ;
wire \Branch_U|Mux_32x1_Select|Mux0~11_combout ;
wire \Branch_U|Mux_32x1_Select|Mux0~9_combout ;
wire \Branch_U|Mux_32x1_Select|Mux0~12_combout ;
wire \Branch_U|Mux_32x1_Select|Mux0~8_combout ;
wire \Branch_U|Mux_32x1_Select|Mux0~10_combout ;
wire \Branch_U|Mux_32x1_Select|Mux0~13_combout ;
wire \Branch_U|Mux_32x1_Select|Mux0~14_combout ;
wire \muxAluA|out[6]~3_combout ;
wire \alu|Add0~13_sumout ;
wire \alu|Mux25~0_combout ;
wire \p|pc[6]~feeder_combout ;
wire \p|pc[6]~DUPLICATE_q ;
wire \ins_mem|memory~21_combout ;
wire \DataMem|wren[0]~0_combout ;
wire \muxWrite|Mux28~2_combout ;
wire \mem_reg|registers[10][3]~feeder_combout ;
wire \mem_reg|registers[10][3]~q ;
wire \mem_reg|registers[2][3]~DUPLICATE_q ;
wire \mem_reg|Mux28~2_combout ;
wire \mem_reg|Mux28~1_combout ;
wire \mem_reg|registers[3][3]~DUPLICATE_q ;
wire \mem_reg|Mux28~3_combout ;
wire \mem_reg|Mux28~0_combout ;
wire \mem_reg|Mux28~4_combout ;
wire \muxAluA|out[3]~5_combout ;
wire \alu|Add0~21_sumout ;
wire \alu|Mux28~0_combout ;
wire \p|pc[3]~feeder_combout ;
wire \p|pc[3]~DUPLICATE_q ;
wire \ins_mem|memory~35_combout ;
wire \ins_mem|memory~36_combout ;
wire \mem_reg|Mux27~1_combout ;
wire \mem_reg|registers[3][4]~q ;
wire \mem_reg|Mux27~0_combout ;
wire \mem_reg|registers[10][4]~q ;
wire \mem_reg|Mux27~2_combout ;
wire \mem_reg|registers[14][4]~q ;
wire \mem_reg|registers[15][4]~q ;
wire \mem_reg|Mux27~3_combout ;
wire \mem_reg|Mux27~4_combout ;
wire \muxAluA|out[4]~6_combout ;
wire \alu|Add0~25_sumout ;
wire \alu|Mux27~0_combout ;
wire \p|pc[4]~feeder_combout ;
wire \p|pc[4]~DUPLICATE_q ;
wire \adder|Add0~26 ;
wire \adder|Add0~17_sumout ;
wire \muxWrite|Mux26~0_combout ;
wire \mem_reg|registers[14][5]~q ;
wire \mem_reg|registers[10][5]~q ;
wire \mem_reg|Mux26~2_combout ;
wire \mem_reg|registers[15][5]~q ;
wire \mem_reg|registers[7][5]~DUPLICATE_q ;
wire \mem_reg|Mux26~3_combout ;
wire \mem_reg|registers[12][5]~DUPLICATE_q ;
wire \mem_reg|registers[8][5]~q ;
wire \mem_reg|Mux26~0_combout ;
wire \mem_reg|registers[1][5]~DUPLICATE_q ;
wire \mem_reg|registers[5][5]~DUPLICATE_q ;
wire \mem_reg|registers[13][5]~q ;
wire \mem_reg|Mux26~1_combout ;
wire \mem_reg|Mux26~4_combout ;
wire \muxAluA|out[5]~4_combout ;
wire \alu|Add0~17_sumout ;
wire \alu|Mux26~0_combout ;
wire \p|pc[5]~feeder_combout ;
wire \p|pc[5]~DUPLICATE_q ;
wire \ins_mem|memory~33_combout ;
wire \ins_mem|memory~34_combout ;
wire \mem_reg|Mux29~1_combout ;
wire \mem_reg|Mux29~0_combout ;
wire \mem_reg|registers[9][2]~q ;
wire \mem_reg|Mux29~2_combout ;
wire \mem_reg|registers[14][2]~q ;
wire \mem_reg|registers[15][2]~DUPLICATE_q ;
wire \mem_reg|registers[12][2]~q ;
wire \mem_reg|Mux29~3_combout ;
wire \mem_reg|Mux29~4_combout ;
wire \muxAluA|out[2]~2_combout ;
wire \alu|Add0~9_sumout ;
wire \alu|Mux29~0_combout ;
wire \p|pc[2]~feeder_combout ;
wire \ins_mem|memory~18_combout ;
wire \ins_mem|instruction[4]~1_combout ;
wire \con_unit|alubsrc|out~combout ;
wire \muxAluB|out[7]~7_combout ;
wire \alu|Add0~29_sumout ;
wire \alu|Mux24~0_combout ;
wire \p|pc[7]~feeder_combout ;
wire \adder|Add0~30 ;
wire \adder|Add0~41_sumout ;
wire \muxAluA|out[8]~10_combout ;
wire \alu|Add0~41_sumout ;
wire \alu|Mux23~2_combout ;
wire \p|pc[8]~feeder_combout ;
wire \p|pc[8]~DUPLICATE_q ;
wire \ins_mem|memory~1_combout ;
wire \ins_mem|instruction[2]~4_combout ;
wire \muxWrite|Mux16~1_combout ;
wire \adder|Add0~54 ;
wire \adder|Add0~49_sumout ;
wire \muxWrite|Mux14~0_combout ;
wire \alu|Add0~49_sumout ;
wire \muxWrite|Mux14~1_combout ;
wire \mem_reg|registers[14][17]~q ;
wire \mem_reg|Mux14~2_combout ;
wire \mem_reg|Mux14~1_combout ;
wire \mem_reg|registers[12][17]~DUPLICATE_q ;
wire \mem_reg|registers[8][17]~q ;
wire \mem_reg|Mux14~0_combout ;
wire \mem_reg|registers[3][17]~DUPLICATE_q ;
wire \mem_reg|registers[15][17]~q ;
wire \mem_reg|Mux14~3_combout ;
wire \mem_reg|Mux14~4_combout ;
wire \muxAluA|out[17]~12_combout ;
wire \alu|Mux14~1_combout ;
wire \alu|Mux14~2_combout ;
wire \adder|Add0~50 ;
wire \adder|Add0~45_sumout ;
wire \p|pc[18]~DUPLICATE_q ;
wire \muxAluA|out[18]~11_combout ;
wire \alu|Add0~45_sumout ;
wire \alu|Mux13~1_combout ;
wire \ins_mem|LessThan0~0_combout ;
wire \ins_mem|instruction[5]~2_combout ;
wire \ins_mem|memory~38_combout ;
wire \con_unit|alua|out~0_combout ;
wire \muxAluA|out[9]~9_combout ;
wire \alu|Add0~37_sumout ;
wire \alu|Mux22~0_combout ;
wire \p|pc[9]~feeder_combout ;
wire \ins_mem|memory~30_combout ;
wire \con_unit|aluop|sel[1]~0_combout ;
wire \con_unit|aluop|Mux|Mux3~0_combout ;
wire \alu|Mux23~0_combout ;
wire \alu|Add0~69_sumout ;
wire \alu|Mux20~0_combout ;
wire \ins_mem|LessThan0~1_combout ;
wire \ins_mem|LessThan0~2_combout ;
wire \ins_mem|instruction[0]~3_combout ;
wire \alu|Mux23~1_combout ;
wire \alu|Add0~1_sumout ;
wire \alu|Mux19~0_combout ;
wire \p|pc[12]~feeder_combout ;
wire \p|pc[12]~DUPLICATE_q ;
wire \adder|Add0~2 ;
wire \adder|Add0~65_sumout ;
wire \muxAluA|out[13]~16_combout ;
wire \alu|Add0~65_sumout ;
wire \alu|Mux18~0_combout ;
wire \p|pc[13]~feeder_combout ;
wire \p|pc[13]~DUPLICATE_q ;
wire \address_register[3]~input_o ;
wire \address_register[1]~input_o ;
wire \address_register[2]~input_o ;
wire \display_pc|Mux2~13_combout ;
wire \sel[0]~input_o ;
wire \mem_reg|registers[18][29]~q ;
wire \display_pc|Mux2~12_combout ;
wire \address_register[0]~input_o ;
wire \display_pc|Mux2~11_combout ;
wire \display_pc|Mux2~10_combout ;
wire \display_pc|Mux2~14_combout ;
wire \display_pc|Mux2~8_combout ;
wire \display_pc|Mux2~5_combout ;
wire \mem_reg|registers[15][13]~q ;
wire \display_pc|Mux2~6_combout ;
wire \mem_reg|registers[10][29]~q ;
wire \display_pc|Mux2~7_combout ;
wire \display_pc|Mux2~9_combout ;
wire \address_register[4]~input_o ;
wire \display_pc|Mux2~17_combout ;
wire \display_pc|Mux2~18_combout ;
wire \display_pc|Mux2~15_combout ;
wire \mem_reg|registers[29][13]~q ;
wire \display_pc|Mux2~16_combout ;
wire \display_pc|Mux2~19_combout ;
wire \display_pc|Mux2~0_combout ;
wire \display_pc|Mux2~3_combout ;
wire \display_pc|Mux2~1_combout ;
wire \display_pc|Mux2~2_combout ;
wire \display_pc|Mux2~4_combout ;
wire \display_pc|Mux2~20_combout ;
wire \sel[1]~input_o ;
wire \display_pc|Mux2~21_combout ;
wire \sel[2]~input_o ;
wire \display_pc|Mux14~1_combout ;
wire \display_pc|Mux14~0_combout ;
wire \display_pc|Mux2~22_combout ;
wire \display_pc|Mux3~21_combout ;
wire \display_pc|Mux1~0_combout ;
wire \display_pc|Mux1~6_combout ;
wire \display_pc|Mux1~7_combout ;
wire \mem_reg|registers[13][30]~q ;
wire \display_pc|Mux1~9_combout ;
wire \display_pc|Mux1~8_combout ;
wire \display_pc|Mux1~10_combout ;
wire \display_pc|Mux1~16_combout ;
wire \display_pc|Mux1~18_combout ;
wire \display_pc|Mux1~19_combout ;
wire \display_pc|Mux1~17_combout ;
wire \display_pc|Mux1~20_combout ;
wire \display_pc|Mux1~1_combout ;
wire \display_pc|Mux1~2_combout ;
wire \mem_reg|registers[3][14]~DUPLICATE_q ;
wire \display_pc|Mux1~3_combout ;
wire \mem_reg|registers[7][14]~q ;
wire \display_pc|Mux1~4_combout ;
wire \display_pc|Mux1~5_combout ;
wire \mem_reg|registers[18][30]~DUPLICATE_q ;
wire \display_pc|Mux1~13_combout ;
wire \display_pc|Mux1~12_combout ;
wire \display_pc|Mux1~11_combout ;
wire \display_pc|Mux1~14_combout ;
wire \display_pc|Mux1~15_combout ;
wire \display_pc|Mux1~21_combout ;
wire \display_pc|Mux3~22_combout ;
wire \display_pc|Mux1~22_combout ;
wire \display_pc|Mux0~6_combout ;
wire \display_pc|Mux0~5_combout ;
wire \display_pc|Mux0~8_combout ;
wire \display_pc|Mux0~7_combout ;
wire \display_pc|Mux0~9_combout ;
wire \display_pc|Mux0~2_combout ;
wire \display_pc|Mux0~3_combout ;
wire \display_pc|Mux0~0_combout ;
wire \mem_reg|registers[4][15]~q ;
wire \display_pc|Mux0~1_combout ;
wire \display_pc|Mux0~4_combout ;
wire \display_pc|Mux0~11_combout ;
wire \display_pc|Mux0~13_combout ;
wire \mem_reg|registers[18][15]~DUPLICATE_q ;
wire \display_pc|Mux0~10_combout ;
wire \display_pc|Mux0~12_combout ;
wire \display_pc|Mux0~14_combout ;
wire \display_pc|Mux0~15_combout ;
wire \mem_reg|registers[31][31]~q ;
wire \display_pc|Mux0~18_combout ;
wire \display_pc|Mux0~16_combout ;
wire \display_pc|Mux0~17_combout ;
wire \display_pc|Mux0~19_combout ;
wire \display_pc|Mux0~20_combout ;
wire \display_pc|Mux0~21_combout ;
wire \display_pc|Mux0~22_combout ;
wire \display_pc|Mux3~13_combout ;
wire \display_pc|Mux3~11_combout ;
wire \mem_reg|registers[20][12]~DUPLICATE_q ;
wire \display_pc|Mux3~10_combout ;
wire \mem_reg|registers[18][28]~DUPLICATE_q ;
wire \display_pc|Mux3~12_combout ;
wire \display_pc|Mux3~14_combout ;
wire \display_pc|Mux3~16_combout ;
wire \display_pc|Mux3~17_combout ;
wire \mem_reg|registers[30][12]~DUPLICATE_q ;
wire \display_pc|Mux3~15_combout ;
wire \mem_reg|registers[27][28]~q ;
wire \display_pc|Mux3~18_combout ;
wire \display_pc|Mux3~19_combout ;
wire \display_pc|Mux3~2_combout ;
wire \display_pc|Mux3~1_combout ;
wire \mem_reg|registers[7][12]~q ;
wire \mem_reg|registers[7][28]~DUPLICATE_q ;
wire \display_pc|Mux3~3_combout ;
wire \display_pc|Mux3~0_combout ;
wire \display_pc|Mux3~4_combout ;
wire \display_pc|Mux3~8_combout ;
wire \display_pc|Mux3~7_combout ;
wire \display_pc|Mux3~5_combout ;
wire \mem_reg|registers[15][12]~q ;
wire \display_pc|Mux3~6_combout ;
wire \display_pc|Mux3~9_combout ;
wire \display_pc|Mux3~20_combout ;
wire \display_pc|Mux3~23_combout ;
wire \display_pc|display0|WideOr6~0_combout ;
wire \display_pc|display0|WideOr5~0_combout ;
wire \display_pc|display0|WideOr4~0_combout ;
wire \display_pc|display0|WideOr3~0_combout ;
wire \display_pc|display0|WideOr2~0_combout ;
wire \display_pc|display0|WideOr1~0_combout ;
wire \display_pc|display0|WideOr0~0_combout ;
wire \display_pc|Mux6~17_combout ;
wire \display_pc|Mux6~18_combout ;
wire \mem_reg|registers[26][25]~q ;
wire \display_pc|Mux6~19_combout ;
wire \display_pc|Mux6~16_combout ;
wire \display_pc|Mux6~20_combout ;
wire \display_pc|Mux6~11_combout ;
wire \mem_reg|registers[19][25]~q ;
wire \display_pc|Mux6~14_combout ;
wire \display_pc|Mux6~13_combout ;
wire \display_pc|Mux6~12_combout ;
wire \display_pc|Mux6~15_combout ;
wire \display_pc|Mux6~9_combout ;
wire \display_pc|Mux6~6_combout ;
wire \display_pc|Mux6~7_combout ;
wire \display_pc|Mux6~8_combout ;
wire \display_pc|Mux6~10_combout ;
wire \display_pc|Mux6~3_combout ;
wire \display_pc|Mux6~4_combout ;
wire \display_pc|Mux6~1_combout ;
wire \display_pc|Mux6~2_combout ;
wire \display_pc|Mux6~5_combout ;
wire \display_pc|Mux6~21_combout ;
wire \display_pc|Mux6~22_combout ;
wire \display_pc|Mux6~23_combout ;
wire \display_pc|Mux5~18_combout ;
wire \display_pc|Mux5~16_combout ;
wire \display_pc|Mux5~15_combout ;
wire \display_pc|Mux5~17_combout ;
wire \display_pc|Mux5~19_combout ;
wire \mem_reg|registers[11][26]~DUPLICATE_q ;
wire \display_pc|Mux5~6_combout ;
wire \display_pc|Mux5~5_combout ;
wire \display_pc|Mux5~7_combout ;
wire \display_pc|Mux5~8_combout ;
wire \display_pc|Mux5~9_combout ;
wire \mem_reg|registers[19][26]~q ;
wire \display_pc|Mux5~13_combout ;
wire \display_pc|Mux5~12_combout ;
wire \display_pc|Mux5~10_combout ;
wire \mem_reg|registers[20][26]~DUPLICATE_q ;
wire \display_pc|Mux5~11_combout ;
wire \display_pc|Mux5~14_combout ;
wire \display_pc|Mux5~1_combout ;
wire \display_pc|Mux5~0_combout ;
wire \display_pc|Mux5~2_combout ;
wire \display_pc|Mux5~3_combout ;
wire \display_pc|Mux5~4_combout ;
wire \display_pc|Mux5~20_combout ;
wire \display_pc|Mux5~21_combout ;
wire \display_pc|Mux5~22_combout ;
wire \display_pc|Mux4~0_combout ;
wire \display_pc|Mux4~3_combout ;
wire \display_pc|Mux4~2_combout ;
wire \display_pc|Mux4~1_combout ;
wire \display_pc|Mux4~4_combout ;
wire \mem_reg|registers[17][27]~DUPLICATE_q ;
wire \display_pc|Mux4~11_combout ;
wire \mem_reg|registers[20][27]~DUPLICATE_q ;
wire \display_pc|Mux4~12_combout ;
wire \mem_reg|registers[23][11]~q ;
wire \display_pc|Mux4~13_combout ;
wire \mem_reg|registers[18][11]~q ;
wire \display_pc|Mux4~10_combout ;
wire \display_pc|Mux4~14_combout ;
wire \mem_reg|registers[27][11]~q ;
wire \display_pc|Mux4~17_combout ;
wire \mem_reg|registers[28][27]~q ;
wire \display_pc|Mux4~16_combout ;
wire \mem_reg|registers[28][11]~q ;
wire \display_pc|Mux4~15_combout ;
wire \mem_reg|registers[27][27]~q ;
wire \display_pc|Mux4~18_combout ;
wire \display_pc|Mux4~19_combout ;
wire \display_pc|Mux4~5_combout ;
wire \mem_reg|registers[15][11]~q ;
wire \display_pc|Mux4~7_combout ;
wire \mem_reg|registers[10][27]~q ;
wire \display_pc|Mux4~8_combout ;
wire \display_pc|Mux4~6_combout ;
wire \display_pc|Mux4~9_combout ;
wire \display_pc|Mux4~20_combout ;
wire \display_pc|Mux4~21_combout ;
wire \display_pc|Mux4~22_combout ;
wire \display_pc|Mux7~1_combout ;
wire \display_pc|Mux7~3_combout ;
wire \display_pc|Mux7~2_combout ;
wire \display_pc|Mux7~0_combout ;
wire \display_pc|Mux7~4_combout ;
wire \mem_reg|registers[24][8]~DUPLICATE_q ;
wire \display_pc|Mux7~15_combout ;
wire \mem_reg|registers[27][8]~q ;
wire \mem_reg|registers[30][8]~q ;
wire \mem_reg|registers[26][8]~q ;
wire \display_pc|Mux7~17_combout ;
wire \display_pc|Mux7~18_combout ;
wire \display_pc|Mux7~16_combout ;
wire \display_pc|Mux7~19_combout ;
wire \display_pc|Mux7~7_combout ;
wire \display_pc|Mux7~6_combout ;
wire \mem_reg|registers[8][8]~q ;
wire \display_pc|Mux7~5_combout ;
wire \display_pc|Mux7~8_combout ;
wire \display_pc|Mux7~9_combout ;
wire \mem_reg|registers[21][8]~q ;
wire \display_pc|Mux7~11_combout ;
wire \display_pc|Mux7~12_combout ;
wire \display_pc|Mux7~13_combout ;
wire \mem_reg|registers[18][8]~q ;
wire \display_pc|Mux7~10_combout ;
wire \display_pc|Mux7~14_combout ;
wire \display_pc|Mux7~20_combout ;
wire \display_pc|Mux7~21_combout ;
wire \display_pc|Mux7~22_combout ;
wire \display_pc|display1|WideOr6~0_combout ;
wire \display_pc|display1|WideOr5~0_combout ;
wire \display_pc|display1|WideOr4~0_combout ;
wire \display_pc|display1|WideOr3~0_combout ;
wire \display_pc|display1|WideOr2~0_combout ;
wire \display_pc|display1|WideOr1~0_combout ;
wire \display_pc|display1|WideOr0~0_combout ;
wire \display_pc|Mux10~18_combout ;
wire \mem_reg|registers[28][5]~q ;
wire \display_pc|Mux10~15_combout ;
wire \mem_reg|registers[27][5]~DUPLICATE_q ;
wire \mem_reg|registers[30][5]~DUPLICATE_q ;
wire \display_pc|Mux10~17_combout ;
wire \display_pc|Mux10~16_combout ;
wire \display_pc|Mux10~19_combout ;
wire \display_pc|Mux10~2_combout ;
wire \display_pc|Mux10~1_combout ;
wire \mem_reg|registers[6][21]~q ;
wire \display_pc|Mux10~3_combout ;
wire \display_pc|Mux10~0_combout ;
wire \display_pc|Mux10~4_combout ;
wire \display_pc|Mux10~7_combout ;
wire \display_pc|Mux10~6_combout ;
wire \display_pc|Mux10~5_combout ;
wire \display_pc|Mux10~8_combout ;
wire \display_pc|Mux10~9_combout ;
wire \mem_reg|registers[22][5]~q ;
wire \display_pc|Mux10~12_combout ;
wire \display_pc|Mux10~13_combout ;
wire \display_pc|Mux10~11_combout ;
wire \display_pc|Mux10~10_combout ;
wire \display_pc|Mux10~14_combout ;
wire \display_pc|Mux10~20_combout ;
wire \display_pc|Mux10~21_combout ;
wire \display_pc|Mux10~22_combout ;
wire \mem_reg|registers[24][6]~q ;
wire \mem_reg|registers[26][6]~q ;
wire \display_pc|Mux9~15_combout ;
wire \mem_reg|registers[27][6]~q ;
wire \display_pc|Mux9~16_combout ;
wire \mem_reg|registers[30][6]~DUPLICATE_q ;
wire \display_pc|Mux9~17_combout ;
wire \display_pc|Mux9~18_combout ;
wire \display_pc|Mux9~19_combout ;
wire \display_pc|Mux9~11_combout ;
wire \mem_reg|registers[17][6]~q ;
wire \display_pc|Mux9~10_combout ;
wire \mem_reg|registers[18][6]~q ;
wire \display_pc|Mux9~12_combout ;
wire \display_pc|Mux9~13_combout ;
wire \display_pc|Mux9~14_combout ;
wire \mem_reg|registers[7][6]~DUPLICATE_q ;
wire \display_pc|Mux9~3_combout ;
wire \display_pc|Mux9~2_combout ;
wire \display_pc|Mux9~0_combout ;
wire \mem_reg|registers[5][22]~DUPLICATE_q ;
wire \mem_reg|registers[5][6]~q ;
wire \display_pc|Mux9~1_combout ;
wire \display_pc|Mux9~4_combout ;
wire \mem_reg|registers[9][22]~q ;
wire \display_pc|Mux9~6_combout ;
wire \display_pc|Mux9~7_combout ;
wire \display_pc|Mux9~8_combout ;
wire \mem_reg|registers[10][6]~q ;
wire \display_pc|Mux9~5_combout ;
wire \display_pc|Mux9~9_combout ;
wire \display_pc|Mux9~20_combout ;
wire \display_pc|Mux9~21_combout ;
wire \display_pc|Mux9~22_combout ;
wire \mem_reg|registers[27][4]~q ;
wire \display_pc|Mux11~16_combout ;
wire \mem_reg|registers[31][4]~DUPLICATE_q ;
wire \display_pc|Mux11~18_combout ;
wire \mem_reg|registers[26][4]~q ;
wire \display_pc|Mux11~15_combout ;
wire \mem_reg|registers[30][4]~DUPLICATE_q ;
wire \display_pc|Mux11~17_combout ;
wire \display_pc|Mux11~19_combout ;
wire \mem_reg|registers[11][4]~DUPLICATE_q ;
wire \display_pc|Mux11~6_combout ;
wire \display_pc|Mux11~8_combout ;
wire \display_pc|Mux11~5_combout ;
wire \display_pc|Mux11~7_combout ;
wire \display_pc|Mux11~9_combout ;
wire \mem_reg|registers[18][20]~q ;
wire \mem_reg|registers[19][20]~q ;
wire \display_pc|Mux11~13_combout ;
wire \mem_reg|registers[16][4]~DUPLICATE_q ;
wire \display_pc|Mux11~10_combout ;
wire \display_pc|Mux11~11_combout ;
wire \display_pc|Mux11~12_combout ;
wire \display_pc|Mux11~14_combout ;
wire \display_pc|Mux11~0_combout ;
wire \display_pc|Mux11~3_combout ;
wire \mem_reg|registers[4][4]~q ;
wire \mem_reg|registers[5][20]~q ;
wire \display_pc|Mux11~1_combout ;
wire \display_pc|Mux11~2_combout ;
wire \display_pc|Mux11~4_combout ;
wire \display_pc|Mux11~20_combout ;
wire \display_pc|Mux11~21_combout ;
wire \display_pc|Mux11~22_combout ;
wire \display_pc|Mux8~8_combout ;
wire \display_pc|Mux8~5_combout ;
wire \display_pc|Mux8~6_combout ;
wire \mem_reg|registers[14][7]~q ;
wire \mem_reg|registers[10][7]~q ;
wire \display_pc|Mux8~7_combout ;
wire \display_pc|Mux8~9_combout ;
wire \display_pc|Mux8~1_combout ;
wire \display_pc|Mux8~0_combout ;
wire \mem_reg|registers[6][23]~q ;
wire \mem_reg|registers[7][23]~DUPLICATE_q ;
wire \display_pc|Mux8~3_combout ;
wire \mem_reg|registers[3][23]~q ;
wire \display_pc|Mux8~2_combout ;
wire \display_pc|Mux8~4_combout ;
wire \display_pc|Mux8~18_combout ;
wire \display_pc|Mux8~15_combout ;
wire \display_pc|Mux8~17_combout ;
wire \display_pc|Mux8~16_combout ;
wire \display_pc|Mux8~19_combout ;
wire \display_pc|Mux8~11_combout ;
wire \display_pc|Mux8~13_combout ;
wire \mem_reg|registers[18][7]~q ;
wire \display_pc|Mux8~10_combout ;
wire \display_pc|Mux8~12_combout ;
wire \display_pc|Mux8~14_combout ;
wire \display_pc|Mux8~20_combout ;
wire \display_pc|Mux8~21_combout ;
wire \display_pc|Mux8~22_combout ;
wire \display_pc|display2|WideOr6~0_combout ;
wire \display_pc|display2|WideOr5~0_combout ;
wire \display_pc|display2|WideOr4~0_combout ;
wire \display_pc|display2|WideOr3~0_combout ;
wire \display_pc|display2|WideOr2~0_combout ;
wire \display_pc|display2|WideOr1~0_combout ;
wire \display_pc|display2|WideOr0~0_combout ;
wire \mem_reg|registers[25][0]~q ;
wire \mem_reg|registers[27][16]~DUPLICATE_q ;
wire \display_pc|Mux15~16_combout ;
wire \display_pc|Mux15~18_combout ;
wire \mem_reg|registers[28][0]~DUPLICATE_q ;
wire \display_pc|Mux15~17_combout ;
wire \display_pc|Mux15~15_combout ;
wire \display_pc|Mux15~19_combout ;
wire \mem_reg|registers[11][0]~q ;
wire \display_pc|Mux15~6_combout ;
wire \mem_reg|registers[10][0]~q ;
wire \display_pc|Mux15~5_combout ;
wire \mem_reg|registers[15][0]~q ;
wire \mem_reg|registers[13][0]~DUPLICATE_q ;
wire \display_pc|Mux15~8_combout ;
wire \display_pc|Mux15~7_combout ;
wire \display_pc|Mux15~9_combout ;
wire \display_pc|Mux15~0_combout ;
wire \mem_reg|registers[3][16]~DUPLICATE_q ;
wire \mem_reg|registers[3][0]~DUPLICATE_q ;
wire \display_pc|Mux15~2_combout ;
wire \display_pc|Mux15~3_combout ;
wire \display_pc|Mux15~1_combout ;
wire \display_pc|Mux15~4_combout ;
wire \mem_reg|registers[17][16]~q ;
wire \mem_reg|registers[21][16]~DUPLICATE_q ;
wire \display_pc|Mux15~11_combout ;
wire \display_pc|Mux15~12_combout ;
wire \mem_reg|registers[22][16]~q ;
wire \mem_reg|registers[18][16]~DUPLICATE_q ;
wire \display_pc|Mux15~13_combout ;
wire \mem_reg|registers[17][0]~q ;
wire \display_pc|Mux15~10_combout ;
wire \display_pc|Mux15~14_combout ;
wire \display_pc|Mux15~20_combout ;
wire \display_pc|Mux15~21_combout ;
wire \display_pc|Mux15~22_combout ;
wire \display_pc|Mux13~6_combout ;
wire \mem_reg|registers[10][2]~DUPLICATE_q ;
wire \display_pc|Mux13~5_combout ;
wire \mem_reg|registers[12][18]~q ;
wire \display_pc|Mux13~7_combout ;
wire \display_pc|Mux13~8_combout ;
wire \display_pc|Mux13~9_combout ;
wire \display_pc|Mux13~0_combout ;
wire \mem_reg|registers[5][2]~q ;
wire \mem_reg|registers[4][2]~q ;
wire \display_pc|Mux13~1_combout ;
wire \mem_reg|registers[7][2]~q ;
wire \mem_reg|registers[7][18]~DUPLICATE_q ;
wire \display_pc|Mux13~3_combout ;
wire \mem_reg|registers[2][18]~q ;
wire \mem_reg|registers[3][2]~DUPLICATE_q ;
wire \display_pc|Mux13~2_combout ;
wire \display_pc|Mux13~4_combout ;
wire \display_pc|Mux13~13_combout ;
wire \display_pc|Mux13~12_combout ;
wire \display_pc|Mux13~10_combout ;
wire \mem_reg|registers[20][18]~q ;
wire \display_pc|Mux13~11_combout ;
wire \display_pc|Mux13~14_combout ;
wire \mem_reg|registers[27][2]~q ;
wire \mem_reg|registers[25][2]~q ;
wire \display_pc|Mux13~16_combout ;
wire \display_pc|Mux13~17_combout ;
wire \mem_reg|registers[26][2]~DUPLICATE_q ;
wire \display_pc|Mux13~15_combout ;
wire \display_pc|Mux13~18_combout ;
wire \display_pc|Mux13~19_combout ;
wire \display_pc|Mux13~20_combout ;
wire \display_pc|Mux13~21_combout ;
wire \display_pc|Mux13~22_combout ;
wire \mem_reg|Mux76~22_combout ;
wire \mem_reg|registers[28][19]~q ;
wire \mem_reg|Mux76~9_combout ;
wire \mem_reg|registers[16][19]~q ;
wire \mem_reg|Mux76~18_combout ;
wire \mem_reg|registers[20][19]~DUPLICATE_q ;
wire \mem_reg|Mux76~5_combout ;
wire \mem_reg|Mux76~0_combout ;
wire \mem_reg|registers[2][19]~q ;
wire \mem_reg|Mux76~26_combout ;
wire \mem_reg|Mux76~14_combout ;
wire \mem_reg|registers[12][19]~DUPLICATE_q ;
wire \mem_reg|Mux76~1_combout ;
wire \mem_reg|Mux76~13_combout ;
wire \mem_reg|registers[26][3]~q ;
wire \mem_reg|Mux92~22_combout ;
wire \mem_reg|Mux92~9_combout ;
wire \mem_reg|Mux92~0_combout ;
wire \mem_reg|Mux92~26_combout ;
wire \mem_reg|registers[9][3]~q ;
wire \mem_reg|Mux92~14_combout ;
wire \mem_reg|Mux92~1_combout ;
wire \mem_reg|Mux92~18_combout ;
wire \mem_reg|Mux92~5_combout ;
wire \mem_reg|Mux92~13_combout ;
wire \display_pc|Mux12~0_combout ;
wire \mem_reg|registers[29][1]~DUPLICATE_q ;
wire \mem_reg|registers[28][1]~q ;
wire \display_pc|Mux14~17_combout ;
wire \display_pc|Mux14~18_combout ;
wire \mem_reg|registers[30][1]~q ;
wire \display_pc|Mux14~19_combout ;
wire \display_pc|Mux14~20_combout ;
wire \display_pc|Mux14~21_combout ;
wire \mem_reg|registers[17][1]~q ;
wire \mem_reg|registers[17][17]~DUPLICATE_q ;
wire \display_pc|Mux14~13_combout ;
wire \mem_reg|registers[23][1]~DUPLICATE_q ;
wire \display_pc|Mux14~15_combout ;
wire \mem_reg|registers[18][1]~q ;
wire \display_pc|Mux14~12_combout ;
wire \display_pc|Mux14~14_combout ;
wire \display_pc|Mux14~16_combout ;
wire \display_pc|Mux14~2_combout ;
wire \display_pc|Mux14~3_combout ;
wire \display_pc|Mux14~5_combout ;
wire \display_pc|Mux14~4_combout ;
wire \display_pc|Mux14~6_combout ;
wire \display_pc|Mux14~9_combout ;
wire \mem_reg|registers[9][1]~DUPLICATE_q ;
wire \mem_reg|registers[12][1]~q ;
wire \display_pc|Mux14~7_combout ;
wire \display_pc|Mux14~8_combout ;
wire \display_pc|Mux14~10_combout ;
wire \display_pc|Mux14~11_combout ;
wire \display_pc|Mux14~22_combout ;
wire \display_pc|Mux14~23_combout ;
wire \display_pc|Mux14~24_combout ;
wire \display_pc|display3|WideOr6~0_combout ;
wire \display_pc|display3|WideOr5~0_combout ;
wire \display_pc|display3|WideOr4~0_combout ;
wire \display_pc|display3|WideOr3~0_combout ;
wire \display_pc|display3|WideOr2~0_combout ;
wire \display_pc|display3|WideOr1~0_combout ;
wire \display_pc|display3|WideOr0~0_combout ;
wire [7:0] \DataMem|ram_0|altsyncram_component|auto_generated|q_a ;
wire [31:0] \p|pc ;
wire [7:0] \DataMem|ram_1|altsyncram_component|auto_generated|q_a ;
wire [7:0] \DataMem|ram_3|altsyncram_component|auto_generated|q_a ;
wire [1:0] \con_unit|rudata|out ;
wire [7:0] \DataMem|ram_2|altsyncram_component|auto_generated|q_a ;

wire [19:0] \DataMem|ram_1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [19:0] \DataMem|ram_2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [19:0] \DataMem|ram_0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;

assign \DataMem|ram_1|altsyncram_component|auto_generated|q_a [0] = \DataMem|ram_1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \DataMem|ram_1|altsyncram_component|auto_generated|q_a [1] = \DataMem|ram_1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \DataMem|ram_1|altsyncram_component|auto_generated|q_a [2] = \DataMem|ram_1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \DataMem|ram_1|altsyncram_component|auto_generated|q_a [3] = \DataMem|ram_1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \DataMem|ram_1|altsyncram_component|auto_generated|q_a [4] = \DataMem|ram_1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \DataMem|ram_1|altsyncram_component|auto_generated|q_a [5] = \DataMem|ram_1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \DataMem|ram_1|altsyncram_component|auto_generated|q_a [6] = \DataMem|ram_1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \DataMem|ram_1|altsyncram_component|auto_generated|q_a [7] = \DataMem|ram_1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \DataMem|ram_2|altsyncram_component|auto_generated|q_a [4] = \DataMem|ram_1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [8];
assign \DataMem|ram_2|altsyncram_component|auto_generated|q_a [5] = \DataMem|ram_1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [9];
assign \DataMem|ram_2|altsyncram_component|auto_generated|q_a [6] = \DataMem|ram_1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [10];
assign \DataMem|ram_2|altsyncram_component|auto_generated|q_a [7] = \DataMem|ram_1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [11];
assign \DataMem|ram_3|altsyncram_component|auto_generated|q_a [0] = \DataMem|ram_1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [12];
assign \DataMem|ram_3|altsyncram_component|auto_generated|q_a [1] = \DataMem|ram_1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [13];
assign \DataMem|ram_3|altsyncram_component|auto_generated|q_a [2] = \DataMem|ram_1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [14];
assign \DataMem|ram_3|altsyncram_component|auto_generated|q_a [3] = \DataMem|ram_1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [15];
assign \DataMem|ram_3|altsyncram_component|auto_generated|q_a [4] = \DataMem|ram_1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [16];
assign \DataMem|ram_3|altsyncram_component|auto_generated|q_a [5] = \DataMem|ram_1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [17];
assign \DataMem|ram_3|altsyncram_component|auto_generated|q_a [6] = \DataMem|ram_1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [18];
assign \DataMem|ram_3|altsyncram_component|auto_generated|q_a [7] = \DataMem|ram_1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [19];

assign \DataMem|ram_2|altsyncram_component|auto_generated|q_a [0] = \DataMem|ram_2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \DataMem|ram_2|altsyncram_component|auto_generated|q_a [1] = \DataMem|ram_2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \DataMem|ram_2|altsyncram_component|auto_generated|q_a [2] = \DataMem|ram_2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \DataMem|ram_2|altsyncram_component|auto_generated|q_a [3] = \DataMem|ram_2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];

assign \DataMem|ram_0|altsyncram_component|auto_generated|q_a [0] = \DataMem|ram_0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \DataMem|ram_0|altsyncram_component|auto_generated|q_a [1] = \DataMem|ram_0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \DataMem|ram_0|altsyncram_component|auto_generated|q_a [2] = \DataMem|ram_0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \DataMem|ram_0|altsyncram_component|auto_generated|q_a [3] = \DataMem|ram_0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \DataMem|ram_0|altsyncram_component|auto_generated|q_a [4] = \DataMem|ram_0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \DataMem|ram_0|altsyncram_component|auto_generated|q_a [5] = \DataMem|ram_0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \DataMem|ram_0|altsyncram_component|auto_generated|q_a [6] = \DataMem|ram_0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \DataMem|ram_0|altsyncram_component|auto_generated|q_a [7] = \DataMem|ram_0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];

// Location: IOOBUF_X89_Y8_N39
cyclonev_io_obuf \seg0[0]~output (
	.i(\display_pc|display0|WideOr6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg0[0]),
	.obar());
// synopsys translate_off
defparam \seg0[0]~output .bus_hold = "false";
defparam \seg0[0]~output .open_drain_output = "false";
defparam \seg0[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N79
cyclonev_io_obuf \seg0[1]~output (
	.i(\display_pc|display0|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg0[1]),
	.obar());
// synopsys translate_off
defparam \seg0[1]~output .bus_hold = "false";
defparam \seg0[1]~output .open_drain_output = "false";
defparam \seg0[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N96
cyclonev_io_obuf \seg0[2]~output (
	.i(\display_pc|display0|WideOr4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg0[2]),
	.obar());
// synopsys translate_off
defparam \seg0[2]~output .bus_hold = "false";
defparam \seg0[2]~output .open_drain_output = "false";
defparam \seg0[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N79
cyclonev_io_obuf \seg0[3]~output (
	.i(\display_pc|display0|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg0[3]),
	.obar());
// synopsys translate_off
defparam \seg0[3]~output .bus_hold = "false";
defparam \seg0[3]~output .open_drain_output = "false";
defparam \seg0[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N56
cyclonev_io_obuf \seg0[4]~output (
	.i(\display_pc|display0|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg0[4]),
	.obar());
// synopsys translate_off
defparam \seg0[4]~output .bus_hold = "false";
defparam \seg0[4]~output .open_drain_output = "false";
defparam \seg0[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N39
cyclonev_io_obuf \seg0[5]~output (
	.i(\display_pc|display0|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg0[5]),
	.obar());
// synopsys translate_off
defparam \seg0[5]~output .bus_hold = "false";
defparam \seg0[5]~output .open_drain_output = "false";
defparam \seg0[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N96
cyclonev_io_obuf \seg0[6]~output (
	.i(!\display_pc|display0|WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg0[6]),
	.obar());
// synopsys translate_off
defparam \seg0[6]~output .bus_hold = "false";
defparam \seg0[6]~output .open_drain_output = "false";
defparam \seg0[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N39
cyclonev_io_obuf \seg1[0]~output (
	.i(\display_pc|display1|WideOr6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg1[0]),
	.obar());
// synopsys translate_off
defparam \seg1[0]~output .bus_hold = "false";
defparam \seg1[0]~output .open_drain_output = "false";
defparam \seg1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N56
cyclonev_io_obuf \seg1[1]~output (
	.i(\display_pc|display1|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg1[1]),
	.obar());
// synopsys translate_off
defparam \seg1[1]~output .bus_hold = "false";
defparam \seg1[1]~output .open_drain_output = "false";
defparam \seg1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N39
cyclonev_io_obuf \seg1[2]~output (
	.i(\display_pc|display1|WideOr4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg1[2]),
	.obar());
// synopsys translate_off
defparam \seg1[2]~output .bus_hold = "false";
defparam \seg1[2]~output .open_drain_output = "false";
defparam \seg1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N56
cyclonev_io_obuf \seg1[3]~output (
	.i(\display_pc|display1|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg1[3]),
	.obar());
// synopsys translate_off
defparam \seg1[3]~output .bus_hold = "false";
defparam \seg1[3]~output .open_drain_output = "false";
defparam \seg1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N39
cyclonev_io_obuf \seg1[4]~output (
	.i(\display_pc|display1|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg1[4]),
	.obar());
// synopsys translate_off
defparam \seg1[4]~output .bus_hold = "false";
defparam \seg1[4]~output .open_drain_output = "false";
defparam \seg1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N56
cyclonev_io_obuf \seg1[5]~output (
	.i(\display_pc|display1|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg1[5]),
	.obar());
// synopsys translate_off
defparam \seg1[5]~output .bus_hold = "false";
defparam \seg1[5]~output .open_drain_output = "false";
defparam \seg1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N56
cyclonev_io_obuf \seg1[6]~output (
	.i(!\display_pc|display1|WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg1[6]),
	.obar());
// synopsys translate_off
defparam \seg1[6]~output .bus_hold = "false";
defparam \seg1[6]~output .open_drain_output = "false";
defparam \seg1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N22
cyclonev_io_obuf \seg2[0]~output (
	.i(\display_pc|display2|WideOr6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg2[0]),
	.obar());
// synopsys translate_off
defparam \seg2[0]~output .bus_hold = "false";
defparam \seg2[0]~output .open_drain_output = "false";
defparam \seg2[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N39
cyclonev_io_obuf \seg2[1]~output (
	.i(\display_pc|display2|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg2[1]),
	.obar());
// synopsys translate_off
defparam \seg2[1]~output .bus_hold = "false";
defparam \seg2[1]~output .open_drain_output = "false";
defparam \seg2[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N56
cyclonev_io_obuf \seg2[2]~output (
	.i(\display_pc|display2|WideOr4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg2[2]),
	.obar());
// synopsys translate_off
defparam \seg2[2]~output .bus_hold = "false";
defparam \seg2[2]~output .open_drain_output = "false";
defparam \seg2[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N79
cyclonev_io_obuf \seg2[3]~output (
	.i(\display_pc|display2|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg2[3]),
	.obar());
// synopsys translate_off
defparam \seg2[3]~output .bus_hold = "false";
defparam \seg2[3]~output .open_drain_output = "false";
defparam \seg2[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N39
cyclonev_io_obuf \seg2[4]~output (
	.i(\display_pc|display2|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg2[4]),
	.obar());
// synopsys translate_off
defparam \seg2[4]~output .bus_hold = "false";
defparam \seg2[4]~output .open_drain_output = "false";
defparam \seg2[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N96
cyclonev_io_obuf \seg2[5]~output (
	.i(\display_pc|display2|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg2[5]),
	.obar());
// synopsys translate_off
defparam \seg2[5]~output .bus_hold = "false";
defparam \seg2[5]~output .open_drain_output = "false";
defparam \seg2[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N56
cyclonev_io_obuf \seg2[6]~output (
	.i(!\display_pc|display2|WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg2[6]),
	.obar());
// synopsys translate_off
defparam \seg2[6]~output .bus_hold = "false";
defparam \seg2[6]~output .open_drain_output = "false";
defparam \seg2[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N5
cyclonev_io_obuf \seg3[0]~output (
	.i(\display_pc|display3|WideOr6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg3[0]),
	.obar());
// synopsys translate_off
defparam \seg3[0]~output .bus_hold = "false";
defparam \seg3[0]~output .open_drain_output = "false";
defparam \seg3[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N22
cyclonev_io_obuf \seg3[1]~output (
	.i(\display_pc|display3|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg3[1]),
	.obar());
// synopsys translate_off
defparam \seg3[1]~output .bus_hold = "false";
defparam \seg3[1]~output .open_drain_output = "false";
defparam \seg3[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N45
cyclonev_io_obuf \seg3[2]~output (
	.i(\display_pc|display3|WideOr4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg3[2]),
	.obar());
// synopsys translate_off
defparam \seg3[2]~output .bus_hold = "false";
defparam \seg3[2]~output .open_drain_output = "false";
defparam \seg3[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N62
cyclonev_io_obuf \seg3[3]~output (
	.i(\display_pc|display3|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg3[3]),
	.obar());
// synopsys translate_off
defparam \seg3[3]~output .bus_hold = "false";
defparam \seg3[3]~output .open_drain_output = "false";
defparam \seg3[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y21_N39
cyclonev_io_obuf \seg3[4]~output (
	.i(\display_pc|display3|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg3[4]),
	.obar());
// synopsys translate_off
defparam \seg3[4]~output .bus_hold = "false";
defparam \seg3[4]~output .open_drain_output = "false";
defparam \seg3[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N62
cyclonev_io_obuf \seg3[5]~output (
	.i(\display_pc|display3|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg3[5]),
	.obar());
// synopsys translate_off
defparam \seg3[5]~output .bus_hold = "false";
defparam \seg3[5]~output .open_drain_output = "false";
defparam \seg3[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N5
cyclonev_io_obuf \seg3[6]~output (
	.i(!\display_pc|display3|WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg3[6]),
	.obar());
// synopsys translate_off
defparam \seg3[6]~output .bus_hold = "false";
defparam \seg3[6]~output .open_drain_output = "false";
defparam \seg3[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N1
cyclonev_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G3
cyclonev_clkena \clk~inputCLKENA0 (
	.inclk(\clk~input_o ),
	.ena(vcc),
	.outclk(\clk~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \clk~inputCLKENA0 .clock_type = "global clock";
defparam \clk~inputCLKENA0 .disable_mode = "low";
defparam \clk~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \clk~inputCLKENA0 .ena_register_power_up = "high";
defparam \clk~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: MLABCELL_X47_Y9_N21
cyclonev_lcell_comb \alu|Mux14~0 (
// Equation(s):
// \alu|Mux14~0_combout  = ( \alu|Mux23~1_combout  & ( \alu|Mux23~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\alu|Mux23~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alu|Mux23~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Mux14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Mux14~0 .extended_lut = "off";
defparam \alu|Mux14~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \alu|Mux14~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y16_N9
cyclonev_lcell_comb \adder|Add0~17 (
// Equation(s):
// \adder|Add0~17_sumout  = SUM(( \p|pc[5]~DUPLICATE_q  ) + ( GND ) + ( \adder|Add0~26  ))
// \adder|Add0~18  = CARRY(( \p|pc[5]~DUPLICATE_q  ) + ( GND ) + ( \adder|Add0~26  ))

	.dataa(!\p|pc[5]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\adder|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\adder|Add0~17_sumout ),
	.cout(\adder|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \adder|Add0~17 .extended_lut = "off";
defparam \adder|Add0~17 .lut_mask = 64'h0000FFFF00005555;
defparam \adder|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y16_N12
cyclonev_lcell_comb \adder|Add0~13 (
// Equation(s):
// \adder|Add0~13_sumout  = SUM(( \p|pc [6] ) + ( GND ) + ( \adder|Add0~18  ))
// \adder|Add0~14  = CARRY(( \p|pc [6] ) + ( GND ) + ( \adder|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\p|pc [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\adder|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\adder|Add0~13_sumout ),
	.cout(\adder|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \adder|Add0~13 .extended_lut = "off";
defparam \adder|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \adder|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y13_N42
cyclonev_lcell_comb \ins_mem|memory~3 (
// Equation(s):
// \ins_mem|memory~3_combout  = ( \p|pc[6]~DUPLICATE_q  & ( \p|pc[5]~DUPLICATE_q  & ( (!\p|pc [7] & ((!\p|pc [2] & ((!\p|pc[4]~DUPLICATE_q ) # (\p|pc[3]~DUPLICATE_q ))) # (\p|pc [2] & (!\p|pc[3]~DUPLICATE_q )))) ) ) ) # ( !\p|pc[6]~DUPLICATE_q  & ( 
// \p|pc[5]~DUPLICATE_q  & ( (!\p|pc [7] & (!\p|pc[3]~DUPLICATE_q  $ (((\p|pc [2] & \p|pc[4]~DUPLICATE_q ))))) ) ) ) # ( \p|pc[6]~DUPLICATE_q  & ( !\p|pc[5]~DUPLICATE_q  & ( (!\p|pc [7] & ((!\p|pc [2] & (!\p|pc[3]~DUPLICATE_q )) # (\p|pc [2] & 
// ((\p|pc[4]~DUPLICATE_q ))))) ) ) ) # ( !\p|pc[6]~DUPLICATE_q  & ( !\p|pc[5]~DUPLICATE_q  & ( (!\p|pc [7] & (!\p|pc [2] $ (((!\p|pc[3]~DUPLICATE_q ) # (\p|pc[4]~DUPLICATE_q ))))) ) ) )

	.dataa(!\p|pc [2]),
	.datab(!\p|pc[3]~DUPLICATE_q ),
	.datac(!\p|pc [7]),
	.datad(!\p|pc[4]~DUPLICATE_q ),
	.datae(!\p|pc[6]~DUPLICATE_q ),
	.dataf(!\p|pc[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ins_mem|memory~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ins_mem|memory~3 .extended_lut = "off";
defparam \ins_mem|memory~3 .lut_mask = 64'h605080D0C090E060;
defparam \ins_mem|memory~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y11_N44
dffeas \p|pc[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\p|pc[5]~feeder_combout ),
	.asdata(\adder|Add0~17_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Branch_U|Mux_32x1_Select|Mux0~14_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p|pc [5]),
	.prn(vcc));
// synopsys translate_off
defparam \p|pc[5] .is_wysiwyg = "true";
defparam \p|pc[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y16_N0
cyclonev_lcell_comb \adder|Add0~9 (
// Equation(s):
// \adder|Add0~9_sumout  = SUM(( \p|pc [2] ) + ( VCC ) + ( !VCC ))
// \adder|Add0~10  = CARRY(( \p|pc [2] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\p|pc [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\adder|Add0~9_sumout ),
	.cout(\adder|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \adder|Add0~9 .extended_lut = "off";
defparam \adder|Add0~9 .lut_mask = 64'h0000000000000F0F;
defparam \adder|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y16_N3
cyclonev_lcell_comb \adder|Add0~21 (
// Equation(s):
// \adder|Add0~21_sumout  = SUM(( \p|pc[3]~DUPLICATE_q  ) + ( GND ) + ( \adder|Add0~10  ))
// \adder|Add0~22  = CARRY(( \p|pc[3]~DUPLICATE_q  ) + ( GND ) + ( \adder|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\p|pc[3]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\adder|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\adder|Add0~21_sumout ),
	.cout(\adder|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \adder|Add0~21 .extended_lut = "off";
defparam \adder|Add0~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \adder|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y11_N14
dffeas \p|pc[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\p|pc[3]~feeder_combout ),
	.asdata(\adder|Add0~21_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Branch_U|Mux_32x1_Select|Mux0~14_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p|pc [3]),
	.prn(vcc));
// synopsys translate_off
defparam \p|pc[3] .is_wysiwyg = "true";
defparam \p|pc[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y11_N27
cyclonev_lcell_comb \ins_mem|memory~24 (
// Equation(s):
// \ins_mem|memory~24_combout  = ( \p|pc [7] & ( (!\p|pc [2] & (!\p|pc [5] & (!\p|pc [3] & !\p|pc[6]~DUPLICATE_q ))) ) ) # ( !\p|pc [7] & ( (\p|pc [3] & ((!\p|pc [2] & (!\p|pc [5] & \p|pc[6]~DUPLICATE_q )) # (\p|pc [2] & (\p|pc [5] & !\p|pc[6]~DUPLICATE_q 
// )))) ) )

	.dataa(!\p|pc [2]),
	.datab(!\p|pc [5]),
	.datac(!\p|pc [3]),
	.datad(!\p|pc[6]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\p|pc [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ins_mem|memory~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ins_mem|memory~24 .extended_lut = "off";
defparam \ins_mem|memory~24 .lut_mask = 64'h0108010880008000;
defparam \ins_mem|memory~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y12_N48
cyclonev_lcell_comb \muxWrite|Mux16~0 (
// Equation(s):
// \muxWrite|Mux16~0_combout  = ( \ins_mem|LessThan0~1_combout  & ( \ins_mem|memory~24_combout  & ( (\ins_mem|memory~1_combout  & (!\p|pc[4]~DUPLICATE_q  & (\ins_mem|LessThan0~0_combout  & !\p|pc[12]~DUPLICATE_q ))) ) ) )

	.dataa(!\ins_mem|memory~1_combout ),
	.datab(!\p|pc[4]~DUPLICATE_q ),
	.datac(!\ins_mem|LessThan0~0_combout ),
	.datad(!\p|pc[12]~DUPLICATE_q ),
	.datae(!\ins_mem|LessThan0~1_combout ),
	.dataf(!\ins_mem|memory~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxWrite|Mux16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxWrite|Mux16~0 .extended_lut = "off";
defparam \muxWrite|Mux16~0 .lut_mask = 64'h0000000000000400;
defparam \muxWrite|Mux16~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y11_N36
cyclonev_lcell_comb \muxWrite|Mux16~2 (
// Equation(s):
// \muxWrite|Mux16~2_combout  = ( \ins_mem|instruction[2]~4_combout  & ( (\muxWrite|Mux16~0_combout  & (\ins_mem|instruction[5]~2_combout  & (\ins_mem|memory~30_combout  & !\ins_mem|instruction[4]~1_combout ))) ) )

	.dataa(!\muxWrite|Mux16~0_combout ),
	.datab(!\ins_mem|instruction[5]~2_combout ),
	.datac(!\ins_mem|memory~30_combout ),
	.datad(!\ins_mem|instruction[4]~1_combout ),
	.datae(gnd),
	.dataf(!\ins_mem|instruction[2]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxWrite|Mux16~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxWrite|Mux16~2 .extended_lut = "off";
defparam \muxWrite|Mux16~2 .lut_mask = 64'h0000000001000100;
defparam \muxWrite|Mux16~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y11_N48
cyclonev_lcell_comb \con_unit|rudata|out[0]~0 (
// Equation(s):
// \con_unit|rudata|out[0]~0_combout  = ( \ins_mem|instruction[0]~3_combout  & ( (!\muxWrite|Mux16~0_combout  & (!\ins_mem|instruction[2]~4_combout  & !\ins_mem|instruction[4]~1_combout )) ) )

	.dataa(gnd),
	.datab(!\muxWrite|Mux16~0_combout ),
	.datac(!\ins_mem|instruction[2]~4_combout ),
	.datad(!\ins_mem|instruction[4]~1_combout ),
	.datae(gnd),
	.dataf(!\ins_mem|instruction[0]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\con_unit|rudata|out[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \con_unit|rudata|out[0]~0 .extended_lut = "off";
defparam \con_unit|rudata|out[0]~0 .lut_mask = 64'h00000000C000C000;
defparam \con_unit|rudata|out[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y11_N39
cyclonev_lcell_comb \con_unit|rudata|out[0] (
// Equation(s):
// \con_unit|rudata|out [0] = ( \con_unit|rudata|out[0]~0_combout  & ( !\ins_mem|instruction[5]~2_combout  ) )

	.dataa(gnd),
	.datab(!\ins_mem|instruction[5]~2_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\con_unit|rudata|out[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\con_unit|rudata|out [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \con_unit|rudata|out[0] .extended_lut = "off";
defparam \con_unit|rudata|out[0] .lut_mask = 64'h00000000CCCCCCCC;
defparam \con_unit|rudata|out[0] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y11_N51
cyclonev_lcell_comb \muxWrite|Mux19~1 (
// Equation(s):
// \muxWrite|Mux19~1_combout  = ( \con_unit|rudata|out [0] & ( (!\muxWrite|Mux16~2_combout  & ((!\ins_mem|memory~1_combout ) # (!\ins_mem|memory~3_combout ))) ) ) # ( !\con_unit|rudata|out [0] & ( !\muxWrite|Mux16~2_combout  ) )

	.dataa(!\ins_mem|memory~1_combout ),
	.datab(gnd),
	.datac(!\ins_mem|memory~3_combout ),
	.datad(!\muxWrite|Mux16~2_combout ),
	.datae(gnd),
	.dataf(!\con_unit|rudata|out [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxWrite|Mux19~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxWrite|Mux19~1 .extended_lut = "off";
defparam \muxWrite|Mux19~1 .lut_mask = 64'hFF00FF00FA00FA00;
defparam \muxWrite|Mux19~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y11_N15
cyclonev_lcell_comb \ins_mem|instruction[13]~0 (
// Equation(s):
// \ins_mem|instruction[13]~0_combout  = ( \ins_mem|memory~1_combout  & ( (\ins_mem|memory~3_combout  & (!\p|pc[12]~DUPLICATE_q  & (\ins_mem|LessThan0~1_combout  & \ins_mem|LessThan0~0_combout ))) ) )

	.dataa(!\ins_mem|memory~3_combout ),
	.datab(!\p|pc[12]~DUPLICATE_q ),
	.datac(!\ins_mem|LessThan0~1_combout ),
	.datad(!\ins_mem|LessThan0~0_combout ),
	.datae(gnd),
	.dataf(!\ins_mem|memory~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ins_mem|instruction[13]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ins_mem|instruction[13]~0 .extended_lut = "off";
defparam \ins_mem|instruction[13]~0 .lut_mask = 64'h0000000000040004;
defparam \ins_mem|instruction[13]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y11_N15
cyclonev_lcell_comb \muxWrite|Mux16~3 (
// Equation(s):
// \muxWrite|Mux16~3_combout  = (\muxWrite|Mux16~1_combout  & !\ins_mem|instruction[13]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\muxWrite|Mux16~1_combout ),
	.datad(!\ins_mem|instruction[13]~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxWrite|Mux16~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxWrite|Mux16~3 .extended_lut = "off";
defparam \muxWrite|Mux16~3 .lut_mask = 64'h0F000F000F000F00;
defparam \muxWrite|Mux16~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y11_N39
cyclonev_lcell_comb \ins_mem|memory~6 (
// Equation(s):
// \ins_mem|memory~6_combout  = ( \p|pc[4]~DUPLICATE_q  & ( (!\p|pc [2] & (\p|pc [3] & (!\p|pc [5] $ (\p|pc[6]~DUPLICATE_q )))) # (\p|pc [2] & (\p|pc [5] & (!\p|pc [3] $ (!\p|pc[6]~DUPLICATE_q )))) ) ) # ( !\p|pc[4]~DUPLICATE_q  & ( (!\p|pc [2] & (!\p|pc [3] 
// & (!\p|pc [5] & \p|pc[6]~DUPLICATE_q ))) ) )

	.dataa(!\p|pc [2]),
	.datab(!\p|pc [3]),
	.datac(!\p|pc [5]),
	.datad(!\p|pc[6]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\p|pc[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ins_mem|memory~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ins_mem|memory~6 .extended_lut = "off";
defparam \ins_mem|memory~6 .lut_mask = 64'h0080008021062106;
defparam \ins_mem|memory~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y11_N27
cyclonev_lcell_comb \ins_mem|memory~7 (
// Equation(s):
// \ins_mem|memory~7_combout  = ( \ins_mem|memory~6_combout  & ( \ins_mem|LessThan0~1_combout  & ( (\ins_mem|memory~1_combout  & (!\p|pc [7] & (!\p|pc[12]~DUPLICATE_q  & \ins_mem|LessThan0~0_combout ))) ) ) )

	.dataa(!\ins_mem|memory~1_combout ),
	.datab(!\p|pc [7]),
	.datac(!\p|pc[12]~DUPLICATE_q ),
	.datad(!\ins_mem|LessThan0~0_combout ),
	.datae(!\ins_mem|memory~6_combout ),
	.dataf(!\ins_mem|LessThan0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ins_mem|memory~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ins_mem|memory~7 .extended_lut = "off";
defparam \ins_mem|memory~7 .lut_mask = 64'h0000000000000040;
defparam \ins_mem|memory~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y11_N22
dffeas \p|pc[2]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\p|pc[2]~feeder_combout ),
	.asdata(\adder|Add0~9_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Branch_U|Mux_32x1_Select|Mux0~14_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p|pc[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \p|pc[2]~DUPLICATE .is_wysiwyg = "true";
defparam \p|pc[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y16_N6
cyclonev_lcell_comb \adder|Add0~25 (
// Equation(s):
// \adder|Add0~25_sumout  = SUM(( \p|pc[4]~DUPLICATE_q  ) + ( GND ) + ( \adder|Add0~22  ))
// \adder|Add0~26  = CARRY(( \p|pc[4]~DUPLICATE_q  ) + ( GND ) + ( \adder|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\p|pc[4]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\adder|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\adder|Add0~25_sumout ),
	.cout(\adder|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \adder|Add0~25 .extended_lut = "off";
defparam \adder|Add0~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \adder|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y11_N13
dffeas \p|pc[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\p|pc[4]~feeder_combout ),
	.asdata(\adder|Add0~25_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Branch_U|Mux_32x1_Select|Mux0~14_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p|pc [4]),
	.prn(vcc));
// synopsys translate_off
defparam \p|pc[4] .is_wysiwyg = "true";
defparam \p|pc[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y10_N15
cyclonev_lcell_comb \ins_mem|memory~19 (
// Equation(s):
// \ins_mem|memory~19_combout  = ( \p|pc[5]~DUPLICATE_q  & ( (!\p|pc[2]~DUPLICATE_q  & (!\p|pc[3]~DUPLICATE_q  & (!\p|pc [6] $ (!\p|pc [4])))) # (\p|pc[2]~DUPLICATE_q  & (\p|pc [6] & (!\p|pc [4] & \p|pc[3]~DUPLICATE_q ))) ) ) # ( !\p|pc[5]~DUPLICATE_q  & ( 
// (\p|pc [4] & ((!\p|pc[2]~DUPLICATE_q  & (!\p|pc [6] & \p|pc[3]~DUPLICATE_q )) # (\p|pc[2]~DUPLICATE_q  & ((!\p|pc [6]) # (\p|pc[3]~DUPLICATE_q ))))) ) )

	.dataa(!\p|pc[2]~DUPLICATE_q ),
	.datab(!\p|pc [6]),
	.datac(!\p|pc [4]),
	.datad(!\p|pc[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\p|pc[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ins_mem|memory~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ins_mem|memory~19 .extended_lut = "off";
defparam \ins_mem|memory~19 .lut_mask = 64'h040D040D28102810;
defparam \ins_mem|memory~19 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y10_N39
cyclonev_lcell_comb \ins_mem|memory~20 (
// Equation(s):
// \ins_mem|memory~20_combout  = ( \ins_mem|LessThan0~1_combout  & ( \ins_mem|memory~19_combout  & ( (\ins_mem|LessThan0~0_combout  & (!\p|pc [12] & (!\p|pc [7] & \ins_mem|memory~1_combout ))) ) ) )

	.dataa(!\ins_mem|LessThan0~0_combout ),
	.datab(!\p|pc [12]),
	.datac(!\p|pc [7]),
	.datad(!\ins_mem|memory~1_combout ),
	.datae(!\ins_mem|LessThan0~1_combout ),
	.dataf(!\ins_mem|memory~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ins_mem|memory~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ins_mem|memory~20 .extended_lut = "off";
defparam \ins_mem|memory~20 .lut_mask = 64'h0000000000000040;
defparam \ins_mem|memory~20 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y11_N57
cyclonev_lcell_comb \ins_mem|memory~16 (
// Equation(s):
// \ins_mem|memory~16_combout  = ( \p|pc [3] & ( (!\p|pc [5] & (((!\p|pc [6] & \p|pc [4])))) # (\p|pc [5] & (\p|pc[2]~DUPLICATE_q  & (\p|pc [6] & !\p|pc [4]))) ) ) # ( !\p|pc [3] & ( (!\p|pc[2]~DUPLICATE_q  & ((!\p|pc [5] & ((\p|pc [4]))) # (\p|pc [5] & 
// (\p|pc [6] & !\p|pc [4])))) # (\p|pc[2]~DUPLICATE_q  & (!\p|pc [5] & (!\p|pc [6]))) ) )

	.dataa(!\p|pc[2]~DUPLICATE_q ),
	.datab(!\p|pc [5]),
	.datac(!\p|pc [6]),
	.datad(!\p|pc [4]),
	.datae(gnd),
	.dataf(!\p|pc [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ins_mem|memory~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ins_mem|memory~16 .extended_lut = "off";
defparam \ins_mem|memory~16 .lut_mask = 64'h42C842C801C001C0;
defparam \ins_mem|memory~16 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y11_N24
cyclonev_lcell_comb \ins_mem|memory~17 (
// Equation(s):
// \ins_mem|memory~17_combout  = ( \ins_mem|memory~16_combout  & ( \ins_mem|LessThan0~1_combout  & ( (\ins_mem|memory~1_combout  & (!\p|pc [7] & (\ins_mem|LessThan0~0_combout  & !\p|pc[12]~DUPLICATE_q ))) ) ) )

	.dataa(!\ins_mem|memory~1_combout ),
	.datab(!\p|pc [7]),
	.datac(!\ins_mem|LessThan0~0_combout ),
	.datad(!\p|pc[12]~DUPLICATE_q ),
	.datae(!\ins_mem|memory~16_combout ),
	.dataf(!\ins_mem|LessThan0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ins_mem|memory~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ins_mem|memory~17 .extended_lut = "off";
defparam \ins_mem|memory~17 .lut_mask = 64'h0000000000000400;
defparam \ins_mem|memory~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y11_N36
cyclonev_lcell_comb \ins_mem|memory~37 (
// Equation(s):
// \ins_mem|memory~37_combout  = ( \p|pc [7] & ( (!\p|pc [2] & (!\p|pc [3] & (!\p|pc[6]~DUPLICATE_q  & !\p|pc [5]))) ) ) # ( !\p|pc [7] & ( (\p|pc [3] & ((!\p|pc[6]~DUPLICATE_q  & ((\p|pc [5]))) # (\p|pc[6]~DUPLICATE_q  & (!\p|pc [2] & !\p|pc [5])))) ) )

	.dataa(!\p|pc [2]),
	.datab(!\p|pc [3]),
	.datac(!\p|pc[6]~DUPLICATE_q ),
	.datad(!\p|pc [5]),
	.datae(gnd),
	.dataf(!\p|pc [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ins_mem|memory~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ins_mem|memory~37 .extended_lut = "off";
defparam \ins_mem|memory~37 .lut_mask = 64'h0230023080008000;
defparam \ins_mem|memory~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y14_N15
cyclonev_lcell_comb \muxWrite|Mux28~0 (
// Equation(s):
// \muxWrite|Mux28~0_combout  = ( \ins_mem|memory~24_combout  & ( !\ins_mem|LessThan0~2_combout  & ( (\ins_mem|memory~1_combout  & ((!\p|pc[4]~DUPLICATE_q  & ((!\ins_mem|memory~37_combout ) # (!\ins_mem|memory~21_combout ))) # (\p|pc[4]~DUPLICATE_q  & 
// ((\ins_mem|memory~21_combout ))))) ) ) ) # ( !\ins_mem|memory~24_combout  & ( !\ins_mem|LessThan0~2_combout  & ( (\ins_mem|memory~1_combout  & (((!\p|pc[4]~DUPLICATE_q  & \ins_mem|memory~37_combout )) # (\ins_mem|memory~21_combout ))) ) ) )

	.dataa(!\p|pc[4]~DUPLICATE_q ),
	.datab(!\ins_mem|memory~1_combout ),
	.datac(!\ins_mem|memory~37_combout ),
	.datad(!\ins_mem|memory~21_combout ),
	.datae(!\ins_mem|memory~24_combout ),
	.dataf(!\ins_mem|LessThan0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxWrite|Mux28~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxWrite|Mux28~0 .extended_lut = "off";
defparam \muxWrite|Mux28~0 .lut_mask = 64'h0233223100000000;
defparam \muxWrite|Mux28~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y13_N27
cyclonev_lcell_comb \muxWrite|Mux28~1 (
// Equation(s):
// \muxWrite|Mux28~1_combout  = ( !\ins_mem|instruction[4]~1_combout  & ( (\ins_mem|instruction[0]~3_combout  & !\muxWrite|Mux28~0_combout ) ) )

	.dataa(!\ins_mem|instruction[0]~3_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\muxWrite|Mux28~0_combout ),
	.datae(!\ins_mem|instruction[4]~1_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxWrite|Mux28~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxWrite|Mux28~1 .extended_lut = "off";
defparam \muxWrite|Mux28~1 .lut_mask = 64'h5500000055000000;
defparam \muxWrite|Mux28~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y10_N12
cyclonev_lcell_comb \ins_mem|memory~22 (
// Equation(s):
// \ins_mem|memory~22_combout  = ( \p|pc[3]~DUPLICATE_q  & ( (!\p|pc[4]~DUPLICATE_q  & (\p|pc[2]~DUPLICATE_q  & ((\p|pc[5]~DUPLICATE_q )))) # (\p|pc[4]~DUPLICATE_q  & (!\p|pc [6] & ((!\p|pc[5]~DUPLICATE_q ) # (\p|pc[2]~DUPLICATE_q )))) ) ) # ( 
// !\p|pc[3]~DUPLICATE_q  & ( (!\p|pc[5]~DUPLICATE_q  & (((!\p|pc [6] & \p|pc[4]~DUPLICATE_q )))) # (\p|pc[5]~DUPLICATE_q  & (\p|pc[2]~DUPLICATE_q  & ((!\p|pc[4]~DUPLICATE_q ) # (\p|pc [6])))) ) )

	.dataa(!\p|pc[2]~DUPLICATE_q ),
	.datab(!\p|pc [6]),
	.datac(!\p|pc[4]~DUPLICATE_q ),
	.datad(!\p|pc[5]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\p|pc[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ins_mem|memory~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ins_mem|memory~22 .extended_lut = "off";
defparam \ins_mem|memory~22 .lut_mask = 64'h0C510C510C540C54;
defparam \ins_mem|memory~22 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y10_N36
cyclonev_lcell_comb \ins_mem|memory~23 (
// Equation(s):
// \ins_mem|memory~23_combout  = ( \ins_mem|LessThan0~1_combout  & ( \ins_mem|memory~22_combout  & ( (\ins_mem|LessThan0~0_combout  & (!\p|pc [12] & (\ins_mem|memory~1_combout  & !\p|pc [7]))) ) ) )

	.dataa(!\ins_mem|LessThan0~0_combout ),
	.datab(!\p|pc [12]),
	.datac(!\ins_mem|memory~1_combout ),
	.datad(!\p|pc [7]),
	.datae(!\ins_mem|LessThan0~1_combout ),
	.dataf(!\ins_mem|memory~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ins_mem|memory~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ins_mem|memory~23 .extended_lut = "off";
defparam \ins_mem|memory~23 .lut_mask = 64'h0000000000000400;
defparam \ins_mem|memory~23 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y15_N12
cyclonev_lcell_comb \ins_mem|memory~12 (
// Equation(s):
// \ins_mem|memory~12_combout  = ( \p|pc[4]~DUPLICATE_q  & ( \p|pc [2] & ( (!\p|pc[3]~DUPLICATE_q  & (!\p|pc [6])) # (\p|pc[3]~DUPLICATE_q  & (\p|pc [6] & !\p|pc[5]~DUPLICATE_q )) ) ) ) # ( !\p|pc[4]~DUPLICATE_q  & ( \p|pc [2] & ( (!\p|pc [6] & 
// (!\p|pc[3]~DUPLICATE_q  & !\p|pc[5]~DUPLICATE_q )) # (\p|pc [6] & ((\p|pc[5]~DUPLICATE_q ))) ) ) ) # ( \p|pc[4]~DUPLICATE_q  & ( !\p|pc [2] & ( (!\p|pc[3]~DUPLICATE_q  & ((!\p|pc [6]) # (!\p|pc[5]~DUPLICATE_q ))) # (\p|pc[3]~DUPLICATE_q  & (!\p|pc [6] & 
// !\p|pc[5]~DUPLICATE_q )) ) ) ) # ( !\p|pc[4]~DUPLICATE_q  & ( !\p|pc [2] & ( (\p|pc[3]~DUPLICATE_q  & (\p|pc [6] & \p|pc[5]~DUPLICATE_q )) ) ) )

	.dataa(gnd),
	.datab(!\p|pc[3]~DUPLICATE_q ),
	.datac(!\p|pc [6]),
	.datad(!\p|pc[5]~DUPLICATE_q ),
	.datae(!\p|pc[4]~DUPLICATE_q ),
	.dataf(!\p|pc [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ins_mem|memory~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ins_mem|memory~12 .extended_lut = "off";
defparam \ins_mem|memory~12 .lut_mask = 64'h0003FCC0C00FC3C0;
defparam \ins_mem|memory~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y15_N18
cyclonev_lcell_comb \ins_mem|memory~8 (
// Equation(s):
// \ins_mem|memory~8_combout  = ( \p|pc[5]~DUPLICATE_q  & ( \p|pc[3]~DUPLICATE_q  & ( (!\p|pc [7] & (!\p|pc [6] $ (((!\p|pc[4]~DUPLICATE_q ) # (\p|pc [2]))))) ) ) ) # ( !\p|pc[5]~DUPLICATE_q  & ( \p|pc[3]~DUPLICATE_q  & ( (!\p|pc [7] & ((!\p|pc [6] & (!\p|pc 
// [2] & \p|pc[4]~DUPLICATE_q )) # (\p|pc [6] & (\p|pc [2] & !\p|pc[4]~DUPLICATE_q )))) ) ) ) # ( \p|pc[5]~DUPLICATE_q  & ( !\p|pc[3]~DUPLICATE_q  & ( (!\p|pc [7] & ((!\p|pc [6] & ((!\p|pc[4]~DUPLICATE_q ) # (\p|pc [2]))) # (\p|pc [6] & (!\p|pc [2] $ 
// (!\p|pc[4]~DUPLICATE_q ))))) ) ) ) # ( !\p|pc[5]~DUPLICATE_q  & ( !\p|pc[3]~DUPLICATE_q  & ( (!\p|pc [7] & ((!\p|pc [6] & (!\p|pc [2])) # (\p|pc [6] & (\p|pc [2] & !\p|pc[4]~DUPLICATE_q )))) ) ) )

	.dataa(!\p|pc [6]),
	.datab(!\p|pc [7]),
	.datac(!\p|pc [2]),
	.datad(!\p|pc[4]~DUPLICATE_q ),
	.datae(!\p|pc[5]~DUPLICATE_q ),
	.dataf(!\p|pc[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ins_mem|memory~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ins_mem|memory~8 .extended_lut = "off";
defparam \ins_mem|memory~8 .lut_mask = 64'h84808C4804804484;
defparam \ins_mem|memory~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y14_N51
cyclonev_lcell_comb \ins_mem|memory~9 (
// Equation(s):
// \ins_mem|memory~9_combout  = ( \ins_mem|LessThan0~0_combout  & ( (\ins_mem|memory~8_combout  & (!\p|pc[12]~DUPLICATE_q  & (\ins_mem|memory~1_combout  & \ins_mem|LessThan0~1_combout ))) ) )

	.dataa(!\ins_mem|memory~8_combout ),
	.datab(!\p|pc[12]~DUPLICATE_q ),
	.datac(!\ins_mem|memory~1_combout ),
	.datad(!\ins_mem|LessThan0~1_combout ),
	.datae(gnd),
	.dataf(!\ins_mem|LessThan0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ins_mem|memory~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ins_mem|memory~9 .extended_lut = "off";
defparam \ins_mem|memory~9 .lut_mask = 64'h0000000000040004;
defparam \ins_mem|memory~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y16_N15
cyclonev_lcell_comb \adder|Add0~29 (
// Equation(s):
// \adder|Add0~29_sumout  = SUM(( \p|pc [7] ) + ( GND ) + ( \adder|Add0~14  ))
// \adder|Add0~30  = CARRY(( \p|pc [7] ) + ( GND ) + ( \adder|Add0~14  ))

	.dataa(!\p|pc [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\adder|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\adder|Add0~29_sumout ),
	.cout(\adder|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \adder|Add0~29 .extended_lut = "off";
defparam \adder|Add0~29 .lut_mask = 64'h0000FFFF00005555;
defparam \adder|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y10_N50
dffeas \p|pc[7]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\p|pc[7]~feeder_combout ),
	.asdata(\adder|Add0~29_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Branch_U|Mux_32x1_Select|Mux0~14_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p|pc[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \p|pc[7]~DUPLICATE .is_wysiwyg = "true";
defparam \p|pc[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y10_N12
cyclonev_lcell_comb \ins_mem|memory~10 (
// Equation(s):
// \ins_mem|memory~10_combout  = ( \ins_mem|LessThan0~0_combout  & ( \ins_mem|memory~1_combout  & ( (!\p|pc[7]~DUPLICATE_q  & (\ins_mem|LessThan0~1_combout  & !\p|pc [12])) ) ) )

	.dataa(!\p|pc[7]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\ins_mem|LessThan0~1_combout ),
	.datad(!\p|pc [12]),
	.datae(!\ins_mem|LessThan0~0_combout ),
	.dataf(!\ins_mem|memory~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ins_mem|memory~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ins_mem|memory~10 .extended_lut = "off";
defparam \ins_mem|memory~10 .lut_mask = 64'h0000000000000A00;
defparam \ins_mem|memory~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y12_N6
cyclonev_lcell_comb \ins_mem|memory~15 (
// Equation(s):
// \ins_mem|memory~15_combout  = ( \p|pc [6] & ( (\p|pc[4]~DUPLICATE_q  & (!\p|pc[5]~DUPLICATE_q  & !\p|pc[3]~DUPLICATE_q )) ) ) # ( !\p|pc [6] & ( (!\p|pc[4]~DUPLICATE_q  & (!\p|pc[5]~DUPLICATE_q  & (!\p|pc[3]~DUPLICATE_q  $ (!\p|pc [2])))) ) )

	.dataa(!\p|pc[4]~DUPLICATE_q ),
	.datab(!\p|pc[5]~DUPLICATE_q ),
	.datac(!\p|pc[3]~DUPLICATE_q ),
	.datad(!\p|pc [2]),
	.datae(gnd),
	.dataf(!\p|pc [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ins_mem|memory~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ins_mem|memory~15 .extended_lut = "off";
defparam \ins_mem|memory~15 .lut_mask = 64'h0880088040404040;
defparam \ins_mem|memory~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y14_N57
cyclonev_lcell_comb \con_unit|ruwr|out~0 (
// Equation(s):
// \con_unit|ruwr|out~0_combout  = ( \ins_mem|memory~21_combout  & ( \ins_mem|memory~24_combout  & ( (\ins_mem|memory~1_combout  & ((!\p|pc[4]~DUPLICATE_q  & ((!\ins_mem|memory~37_combout ) # (\ins_mem|memory~18_combout ))) # (\p|pc[4]~DUPLICATE_q  & 
// (!\ins_mem|memory~18_combout )))) ) ) ) # ( !\ins_mem|memory~21_combout  & ( \ins_mem|memory~24_combout  & ( (!\p|pc[4]~DUPLICATE_q  & \ins_mem|memory~1_combout ) ) ) ) # ( \ins_mem|memory~21_combout  & ( !\ins_mem|memory~24_combout  & ( 
// (!\ins_mem|memory~18_combout  & \ins_mem|memory~1_combout ) ) ) ) # ( !\ins_mem|memory~21_combout  & ( !\ins_mem|memory~24_combout  & ( (!\p|pc[4]~DUPLICATE_q  & (!\ins_mem|memory~18_combout  & (\ins_mem|memory~1_combout  & \ins_mem|memory~37_combout ))) 
// ) ) )

	.dataa(!\p|pc[4]~DUPLICATE_q ),
	.datab(!\ins_mem|memory~18_combout ),
	.datac(!\ins_mem|memory~1_combout ),
	.datad(!\ins_mem|memory~37_combout ),
	.datae(!\ins_mem|memory~21_combout ),
	.dataf(!\ins_mem|memory~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\con_unit|ruwr|out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \con_unit|ruwr|out~0 .extended_lut = "off";
defparam \con_unit|ruwr|out~0 .lut_mask = 64'h00080C0C0A0A0E06;
defparam \con_unit|ruwr|out~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y14_N6
cyclonev_lcell_comb \con_unit|ruwr|out~1 (
// Equation(s):
// \con_unit|ruwr|out~1_combout  = ( !\con_unit|ruwr|out~0_combout  & ( (\ins_mem|memory~30_combout  & !\ins_mem|LessThan0~2_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ins_mem|memory~30_combout ),
	.datad(!\ins_mem|LessThan0~2_combout ),
	.datae(gnd),
	.dataf(!\con_unit|ruwr|out~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\con_unit|ruwr|out~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \con_unit|ruwr|out~1 .extended_lut = "off";
defparam \con_unit|ruwr|out~1 .lut_mask = 64'h0F000F0000000000;
defparam \con_unit|ruwr|out~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y14_N51
cyclonev_lcell_comb \mem_reg|Decoder0~1 (
// Equation(s):
// \mem_reg|Decoder0~1_combout  = ( \ins_mem|memory~15_combout  & ( \con_unit|ruwr|out~1_combout  & ( !\ins_mem|memory~10_combout  ) ) ) # ( !\ins_mem|memory~15_combout  & ( \con_unit|ruwr|out~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ins_mem|memory~10_combout ),
	.datad(gnd),
	.datae(!\ins_mem|memory~15_combout ),
	.dataf(!\con_unit|ruwr|out~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Decoder0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Decoder0~1 .extended_lut = "off";
defparam \mem_reg|Decoder0~1 .lut_mask = 64'h00000000FFFFF0F0;
defparam \mem_reg|Decoder0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y14_N3
cyclonev_lcell_comb \mem_reg|Decoder0~10 (
// Equation(s):
// \mem_reg|Decoder0~10_combout  = ( \mem_reg|Decoder0~1_combout  & ( (\ins_mem|memory~12_combout  & (\ins_mem|memory~9_combout  & \ins_mem|memory~10_combout )) ) )

	.dataa(!\ins_mem|memory~12_combout ),
	.datab(gnd),
	.datac(!\ins_mem|memory~9_combout ),
	.datad(!\ins_mem|memory~10_combout ),
	.datae(gnd),
	.dataf(!\mem_reg|Decoder0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Decoder0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Decoder0~10 .extended_lut = "off";
defparam \mem_reg|Decoder0~10 .lut_mask = 64'h0000000000050005;
defparam \mem_reg|Decoder0~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y11_N9
cyclonev_lcell_comb \ins_mem|memory~27 (
// Equation(s):
// \ins_mem|memory~27_combout  = ( \p|pc [5] & ( (!\p|pc[4]~DUPLICATE_q  & (((!\p|pc[2]~DUPLICATE_q  & !\p|pc[6]~DUPLICATE_q )) # (\p|pc [3]))) # (\p|pc[4]~DUPLICATE_q  & (\p|pc[2]~DUPLICATE_q  & ((!\p|pc [3]) # (!\p|pc[6]~DUPLICATE_q )))) ) ) # ( !\p|pc [5] 
// & ( (!\p|pc[2]~DUPLICATE_q  & (\p|pc[4]~DUPLICATE_q  & !\p|pc[6]~DUPLICATE_q )) ) )

	.dataa(!\p|pc[2]~DUPLICATE_q ),
	.datab(!\p|pc [3]),
	.datac(!\p|pc[4]~DUPLICATE_q ),
	.datad(!\p|pc[6]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\p|pc [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ins_mem|memory~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ins_mem|memory~27 .extended_lut = "off";
defparam \ins_mem|memory~27 .lut_mask = 64'h0A000A00B534B534;
defparam \ins_mem|memory~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y15_N0
cyclonev_lcell_comb \ins_mem|memory~28 (
// Equation(s):
// \ins_mem|memory~28_combout  = ( \ins_mem|memory~27_combout  & ( \ins_mem|LessThan0~1_combout  & ( (!\p|pc[12]~DUPLICATE_q  & (\ins_mem|memory~1_combout  & (\ins_mem|LessThan0~0_combout  & !\p|pc [7]))) ) ) )

	.dataa(!\p|pc[12]~DUPLICATE_q ),
	.datab(!\ins_mem|memory~1_combout ),
	.datac(!\ins_mem|LessThan0~0_combout ),
	.datad(!\p|pc [7]),
	.datae(!\ins_mem|memory~27_combout ),
	.dataf(!\ins_mem|LessThan0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ins_mem|memory~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ins_mem|memory~28 .extended_lut = "off";
defparam \ins_mem|memory~28 .lut_mask = 64'h0000000000000200;
defparam \ins_mem|memory~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y15_N15
cyclonev_lcell_comb \ins_mem|memory~13 (
// Equation(s):
// \ins_mem|memory~13_combout  = ( \p|pc [2] & ( \p|pc[3]~DUPLICATE_q  & ( !\p|pc[5]~DUPLICATE_q  $ (((!\p|pc [6]) # (\p|pc[4]~DUPLICATE_q ))) ) ) ) # ( !\p|pc [2] & ( \p|pc[3]~DUPLICATE_q  & ( (!\p|pc[4]~DUPLICATE_q  & (!\p|pc [6] $ (!\p|pc[5]~DUPLICATE_q 
// ))) ) ) ) # ( \p|pc [2] & ( !\p|pc[3]~DUPLICATE_q  & ( (\p|pc [6] & (!\p|pc[5]~DUPLICATE_q  $ (\p|pc[4]~DUPLICATE_q ))) ) ) ) # ( !\p|pc [2] & ( !\p|pc[3]~DUPLICATE_q  & ( (!\p|pc [6] & (!\p|pc[5]~DUPLICATE_q  $ (\p|pc[4]~DUPLICATE_q ))) ) ) )

	.dataa(!\p|pc [6]),
	.datab(gnd),
	.datac(!\p|pc[5]~DUPLICATE_q ),
	.datad(!\p|pc[4]~DUPLICATE_q ),
	.datae(!\p|pc [2]),
	.dataf(!\p|pc[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ins_mem|memory~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ins_mem|memory~13 .extended_lut = "off";
defparam \ins_mem|memory~13 .lut_mask = 64'hA00A50055A005A0F;
defparam \ins_mem|memory~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y15_N6
cyclonev_lcell_comb \ins_mem|memory~14 (
// Equation(s):
// \ins_mem|memory~14_combout  = ( \ins_mem|memory~1_combout  & ( !\p|pc[12]~DUPLICATE_q  & ( (\ins_mem|LessThan0~0_combout  & (!\ins_mem|memory~13_combout  & (\ins_mem|LessThan0~1_combout  & !\p|pc [7]))) ) ) )

	.dataa(!\ins_mem|LessThan0~0_combout ),
	.datab(!\ins_mem|memory~13_combout ),
	.datac(!\ins_mem|LessThan0~1_combout ),
	.datad(!\p|pc [7]),
	.datae(!\ins_mem|memory~1_combout ),
	.dataf(!\p|pc[12]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ins_mem|memory~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ins_mem|memory~14 .extended_lut = "off";
defparam \ins_mem|memory~14 .lut_mask = 64'h0000040000000000;
defparam \ins_mem|memory~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y14_N24
cyclonev_lcell_comb \mem_reg|Decoder0~4 (
// Equation(s):
// \mem_reg|Decoder0~4_combout  = (!\ins_mem|memory~28_combout  & !\ins_mem|memory~14_combout )

	.dataa(!\ins_mem|memory~28_combout ),
	.datab(!\ins_mem|memory~14_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Decoder0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Decoder0~4 .extended_lut = "off";
defparam \mem_reg|Decoder0~4 .lut_mask = 64'h8888888888888888;
defparam \mem_reg|Decoder0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y14_N39
cyclonev_lcell_comb \mem_reg|Decoder0~11 (
// Equation(s):
// \mem_reg|Decoder0~11_combout  = ( \mem_reg|Decoder0~4_combout  & ( \mem_reg|Decoder0~10_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\mem_reg|Decoder0~10_combout ),
	.datae(gnd),
	.dataf(!\mem_reg|Decoder0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Decoder0~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Decoder0~11 .extended_lut = "off";
defparam \mem_reg|Decoder0~11 .lut_mask = 64'h0000000000FF00FF;
defparam \mem_reg|Decoder0~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y15_N38
dffeas \mem_reg|registers[6][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux28~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[6][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[6][3] .is_wysiwyg = "true";
defparam \mem_reg|registers[6][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y14_N27
cyclonev_lcell_comb \mem_reg|Decoder0~0 (
// Equation(s):
// \mem_reg|Decoder0~0_combout  = (\ins_mem|memory~28_combout  & !\ins_mem|memory~14_combout )

	.dataa(!\ins_mem|memory~28_combout ),
	.datab(!\ins_mem|memory~14_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Decoder0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Decoder0~0 .extended_lut = "off";
defparam \mem_reg|Decoder0~0 .lut_mask = 64'h4444444444444444;
defparam \mem_reg|Decoder0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y13_N36
cyclonev_lcell_comb \mem_reg|Decoder0~12 (
// Equation(s):
// \mem_reg|Decoder0~12_combout  = ( \mem_reg|Decoder0~0_combout  & ( \mem_reg|Decoder0~10_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\mem_reg|Decoder0~0_combout ),
	.dataf(!\mem_reg|Decoder0~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Decoder0~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Decoder0~12 .extended_lut = "off";
defparam \mem_reg|Decoder0~12 .lut_mask = 64'h000000000000FFFF;
defparam \mem_reg|Decoder0~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y13_N44
dffeas \mem_reg|registers[7][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux28~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[7][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[7][3] .is_wysiwyg = "true";
defparam \mem_reg|registers[7][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y14_N42
cyclonev_lcell_comb \mem_reg|Decoder0~3 (
// Equation(s):
// \mem_reg|Decoder0~3_combout  = ( \mem_reg|Decoder0~1_combout  & ( (!\ins_mem|memory~9_combout  & (\ins_mem|memory~12_combout  & \ins_mem|memory~10_combout )) ) )

	.dataa(gnd),
	.datab(!\ins_mem|memory~9_combout ),
	.datac(!\ins_mem|memory~12_combout ),
	.datad(!\ins_mem|memory~10_combout ),
	.datae(gnd),
	.dataf(!\mem_reg|Decoder0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Decoder0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Decoder0~3 .extended_lut = "off";
defparam \mem_reg|Decoder0~3 .lut_mask = 64'h00000000000C000C;
defparam \mem_reg|Decoder0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y14_N51
cyclonev_lcell_comb \mem_reg|Decoder0~5 (
// Equation(s):
// \mem_reg|Decoder0~5_combout  = ( \mem_reg|Decoder0~3_combout  & ( \mem_reg|Decoder0~4_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\mem_reg|Decoder0~3_combout ),
	.dataf(!\mem_reg|Decoder0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Decoder0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Decoder0~5 .extended_lut = "off";
defparam \mem_reg|Decoder0~5 .lut_mask = 64'h000000000000FFFF;
defparam \mem_reg|Decoder0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y15_N56
dffeas \mem_reg|registers[4][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux28~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[4][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[4][3] .is_wysiwyg = "true";
defparam \mem_reg|registers[4][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y13_N33
cyclonev_lcell_comb \mem_reg|Decoder0~6 (
// Equation(s):
// \mem_reg|Decoder0~6_combout  = ( \mem_reg|Decoder0~3_combout  & ( \mem_reg|Decoder0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\mem_reg|Decoder0~0_combout ),
	.datae(gnd),
	.dataf(!\mem_reg|Decoder0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Decoder0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Decoder0~6 .extended_lut = "off";
defparam \mem_reg|Decoder0~6 .lut_mask = 64'h0000000000FF00FF;
defparam \mem_reg|Decoder0~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y15_N56
dffeas \mem_reg|registers[5][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux28~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[5][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[5][3] .is_wysiwyg = "true";
defparam \mem_reg|registers[5][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y13_N45
cyclonev_lcell_comb \mem_reg|Mux60~7 (
// Equation(s):
// \mem_reg|Mux60~7_combout  = ( \ins_mem|memory~17_combout  & ( \ins_mem|memory~20_combout  & ( \mem_reg|registers[7][3]~q  ) ) ) # ( !\ins_mem|memory~17_combout  & ( \ins_mem|memory~20_combout  & ( \mem_reg|registers[6][3]~q  ) ) ) # ( 
// \ins_mem|memory~17_combout  & ( !\ins_mem|memory~20_combout  & ( \mem_reg|registers[5][3]~q  ) ) ) # ( !\ins_mem|memory~17_combout  & ( !\ins_mem|memory~20_combout  & ( \mem_reg|registers[4][3]~q  ) ) )

	.dataa(!\mem_reg|registers[6][3]~q ),
	.datab(!\mem_reg|registers[7][3]~q ),
	.datac(!\mem_reg|registers[4][3]~q ),
	.datad(!\mem_reg|registers[5][3]~q ),
	.datae(!\ins_mem|memory~17_combout ),
	.dataf(!\ins_mem|memory~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux60~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux60~7 .extended_lut = "off";
defparam \mem_reg|Mux60~7 .lut_mask = 64'h0F0F00FF55553333;
defparam \mem_reg|Mux60~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y14_N36
cyclonev_lcell_comb \mem_reg|Decoder0~7 (
// Equation(s):
// \mem_reg|Decoder0~7_combout  = ( \mem_reg|Decoder0~1_combout  & ( (\ins_mem|memory~9_combout  & ((!\ins_mem|memory~12_combout ) # (!\ins_mem|memory~10_combout ))) ) )

	.dataa(gnd),
	.datab(!\ins_mem|memory~9_combout ),
	.datac(!\ins_mem|memory~12_combout ),
	.datad(!\ins_mem|memory~10_combout ),
	.datae(gnd),
	.dataf(!\mem_reg|Decoder0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Decoder0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Decoder0~7 .extended_lut = "off";
defparam \mem_reg|Decoder0~7 .lut_mask = 64'h0000000033303330;
defparam \mem_reg|Decoder0~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y13_N51
cyclonev_lcell_comb \mem_reg|Decoder0~9 (
// Equation(s):
// \mem_reg|Decoder0~9_combout  = ( \mem_reg|Decoder0~7_combout  & ( \mem_reg|Decoder0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\mem_reg|Decoder0~0_combout ),
	.datae(gnd),
	.dataf(!\mem_reg|Decoder0~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Decoder0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Decoder0~9 .extended_lut = "off";
defparam \mem_reg|Decoder0~9 .lut_mask = 64'h0000000000FF00FF;
defparam \mem_reg|Decoder0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y13_N53
dffeas \mem_reg|registers[3][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux28~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[3][3] .is_wysiwyg = "true";
defparam \mem_reg|registers[3][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y14_N54
cyclonev_lcell_comb \mem_reg|Decoder0~8 (
// Equation(s):
// \mem_reg|Decoder0~8_combout  = ( \mem_reg|Decoder0~4_combout  & ( \mem_reg|Decoder0~7_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mem_reg|Decoder0~7_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_reg|Decoder0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Decoder0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Decoder0~8 .extended_lut = "off";
defparam \mem_reg|Decoder0~8 .lut_mask = 64'h000000000F0F0F0F;
defparam \mem_reg|Decoder0~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y11_N11
dffeas \mem_reg|registers[2][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux28~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[2][3] .is_wysiwyg = "true";
defparam \mem_reg|registers[2][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y14_N9
cyclonev_lcell_comb \mem_reg|Decoder0~2 (
// Equation(s):
// \mem_reg|Decoder0~2_combout  = ( \mem_reg|Decoder0~1_combout  & ( (!\ins_mem|memory~9_combout  & (\mem_reg|Decoder0~0_combout  & ((!\ins_mem|memory~12_combout ) # (!\ins_mem|memory~10_combout )))) ) )

	.dataa(!\ins_mem|memory~12_combout ),
	.datab(!\ins_mem|memory~9_combout ),
	.datac(!\ins_mem|memory~10_combout ),
	.datad(!\mem_reg|Decoder0~0_combout ),
	.datae(gnd),
	.dataf(!\mem_reg|Decoder0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Decoder0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Decoder0~2 .extended_lut = "off";
defparam \mem_reg|Decoder0~2 .lut_mask = 64'h0000000000C800C8;
defparam \mem_reg|Decoder0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y13_N31
dffeas \mem_reg|registers[1][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux28~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[1][3] .is_wysiwyg = "true";
defparam \mem_reg|registers[1][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y11_N30
cyclonev_lcell_comb \mem_reg|Mux60~8 (
// Equation(s):
// \mem_reg|Mux60~8_combout  = ( \ins_mem|memory~20_combout  & ( (!\ins_mem|memory~17_combout  & ((\mem_reg|registers[2][3]~q ))) # (\ins_mem|memory~17_combout  & (\mem_reg|registers[3][3]~q )) ) ) # ( !\ins_mem|memory~20_combout  & ( 
// (\ins_mem|memory~17_combout  & \mem_reg|registers[1][3]~q ) ) )

	.dataa(!\mem_reg|registers[3][3]~q ),
	.datab(!\mem_reg|registers[2][3]~q ),
	.datac(!\ins_mem|memory~17_combout ),
	.datad(!\mem_reg|registers[1][3]~q ),
	.datae(gnd),
	.dataf(!\ins_mem|memory~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux60~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux60~8 .extended_lut = "off";
defparam \mem_reg|Mux60~8 .lut_mask = 64'h000F000F35353535;
defparam \mem_reg|Mux60~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y14_N39
cyclonev_lcell_comb \mem_reg|Decoder0~20 (
// Equation(s):
// \mem_reg|Decoder0~20_combout  = ( \ins_mem|memory~14_combout  & ( \ins_mem|memory~28_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ins_mem|memory~28_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ins_mem|memory~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Decoder0~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Decoder0~20 .extended_lut = "off";
defparam \mem_reg|Decoder0~20 .lut_mask = 64'h000000000F0F0F0F;
defparam \mem_reg|Decoder0~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y14_N45
cyclonev_lcell_comb \mem_reg|Decoder0~22 (
// Equation(s):
// \mem_reg|Decoder0~22_combout  = (\mem_reg|Decoder0~7_combout  & \mem_reg|Decoder0~20_combout )

	.dataa(!\mem_reg|Decoder0~7_combout ),
	.datab(gnd),
	.datac(!\mem_reg|Decoder0~20_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Decoder0~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Decoder0~22 .extended_lut = "off";
defparam \mem_reg|Decoder0~22 .lut_mask = 64'h0505050505050505;
defparam \mem_reg|Decoder0~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y13_N14
dffeas \mem_reg|registers[11][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux28~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[11][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[11][3] .is_wysiwyg = "true";
defparam \mem_reg|registers[11][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y14_N18
cyclonev_lcell_comb \mem_reg|Decoder0~13 (
// Equation(s):
// \mem_reg|Decoder0~13_combout  = ( \ins_mem|memory~14_combout  & ( \mem_reg|Decoder0~1_combout  & ( (!\ins_mem|memory~9_combout  & ((!\ins_mem|memory~12_combout ) # (!\ins_mem|memory~10_combout ))) ) ) )

	.dataa(!\ins_mem|memory~12_combout ),
	.datab(!\ins_mem|memory~10_combout ),
	.datac(gnd),
	.datad(!\ins_mem|memory~9_combout ),
	.datae(!\ins_mem|memory~14_combout ),
	.dataf(!\mem_reg|Decoder0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Decoder0~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Decoder0~13 .extended_lut = "off";
defparam \mem_reg|Decoder0~13 .lut_mask = 64'h000000000000EE00;
defparam \mem_reg|Decoder0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y15_N48
cyclonev_lcell_comb \mem_reg|Decoder0~14 (
// Equation(s):
// \mem_reg|Decoder0~14_combout  = ( \mem_reg|Decoder0~13_combout  & ( !\ins_mem|memory~28_combout  ) )

	.dataa(!\ins_mem|memory~28_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_reg|Decoder0~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Decoder0~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Decoder0~14 .extended_lut = "off";
defparam \mem_reg|Decoder0~14 .lut_mask = 64'h00000000AAAAAAAA;
defparam \mem_reg|Decoder0~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y15_N38
dffeas \mem_reg|registers[8][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux28~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[8][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[8][3] .is_wysiwyg = "true";
defparam \mem_reg|registers[8][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y15_N36
cyclonev_lcell_comb \mem_reg|registers[9][3]~feeder (
// Equation(s):
// \mem_reg|registers[9][3]~feeder_combout  = ( \muxWrite|Mux28~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\muxWrite|Mux28~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|registers[9][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|registers[9][3]~feeder .extended_lut = "off";
defparam \mem_reg|registers[9][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mem_reg|registers[9][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y15_N51
cyclonev_lcell_comb \mem_reg|Decoder0~19 (
// Equation(s):
// \mem_reg|Decoder0~19_combout  = ( \mem_reg|Decoder0~13_combout  & ( \ins_mem|memory~28_combout  ) )

	.dataa(!\ins_mem|memory~28_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_reg|Decoder0~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Decoder0~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Decoder0~19 .extended_lut = "off";
defparam \mem_reg|Decoder0~19 .lut_mask = 64'h0000000055555555;
defparam \mem_reg|Decoder0~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y15_N38
dffeas \mem_reg|registers[9][3]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_reg|registers[9][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[9][3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[9][3]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_reg|registers[9][3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y15_N0
cyclonev_lcell_comb \mem_reg|Mux60~6 (
// Equation(s):
// \mem_reg|Mux60~6_combout  = ( \ins_mem|memory~17_combout  & ( \ins_mem|memory~20_combout  & ( \mem_reg|registers[11][3]~q  ) ) ) # ( !\ins_mem|memory~17_combout  & ( \ins_mem|memory~20_combout  & ( \mem_reg|registers[10][3]~q  ) ) ) # ( 
// \ins_mem|memory~17_combout  & ( !\ins_mem|memory~20_combout  & ( \mem_reg|registers[9][3]~DUPLICATE_q  ) ) ) # ( !\ins_mem|memory~17_combout  & ( !\ins_mem|memory~20_combout  & ( \mem_reg|registers[8][3]~q  ) ) )

	.dataa(!\mem_reg|registers[10][3]~q ),
	.datab(!\mem_reg|registers[11][3]~q ),
	.datac(!\mem_reg|registers[8][3]~q ),
	.datad(!\mem_reg|registers[9][3]~DUPLICATE_q ),
	.datae(!\ins_mem|memory~17_combout ),
	.dataf(!\ins_mem|memory~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux60~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux60~6 .extended_lut = "off";
defparam \mem_reg|Mux60~6 .lut_mask = 64'h0F0F00FF55553333;
defparam \mem_reg|Mux60~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y14_N27
cyclonev_lcell_comb \mem_reg|Decoder0~23 (
// Equation(s):
// \mem_reg|Decoder0~23_combout  = ( \mem_reg|Decoder0~10_combout  & ( \mem_reg|Decoder0~20_combout  ) )

	.dataa(!\mem_reg|Decoder0~20_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_reg|Decoder0~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Decoder0~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Decoder0~23 .extended_lut = "off";
defparam \mem_reg|Decoder0~23 .lut_mask = 64'h0000000055555555;
defparam \mem_reg|Decoder0~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y16_N50
dffeas \mem_reg|registers[15][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux28~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[15][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[15][3] .is_wysiwyg = "true";
defparam \mem_reg|registers[15][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y14_N15
cyclonev_lcell_comb \mem_reg|Decoder0~15 (
// Equation(s):
// \mem_reg|Decoder0~15_combout  = (!\ins_mem|memory~28_combout  & \ins_mem|memory~14_combout )

	.dataa(!\ins_mem|memory~28_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ins_mem|memory~14_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Decoder0~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Decoder0~15 .extended_lut = "off";
defparam \mem_reg|Decoder0~15 .lut_mask = 64'h00AA00AA00AA00AA;
defparam \mem_reg|Decoder0~15 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y12_N9
cyclonev_lcell_comb \mem_reg|Decoder0~16 (
// Equation(s):
// \mem_reg|Decoder0~16_combout  = ( \mem_reg|Decoder0~3_combout  & ( \mem_reg|Decoder0~15_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\mem_reg|Decoder0~15_combout ),
	.datae(gnd),
	.dataf(!\mem_reg|Decoder0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Decoder0~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Decoder0~16 .extended_lut = "off";
defparam \mem_reg|Decoder0~16 .lut_mask = 64'h0000000000FF00FF;
defparam \mem_reg|Decoder0~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y11_N40
dffeas \mem_reg|registers[12][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux28~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[12][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[12][3] .is_wysiwyg = "true";
defparam \mem_reg|registers[12][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y13_N3
cyclonev_lcell_comb \mem_reg|Decoder0~18 (
// Equation(s):
// \mem_reg|Decoder0~18_combout  = ( \mem_reg|Decoder0~10_combout  & ( \mem_reg|Decoder0~15_combout  ) )

	.dataa(!\mem_reg|Decoder0~15_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\mem_reg|Decoder0~10_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Decoder0~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Decoder0~18 .extended_lut = "off";
defparam \mem_reg|Decoder0~18 .lut_mask = 64'h0000555500005555;
defparam \mem_reg|Decoder0~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y15_N8
dffeas \mem_reg|registers[14][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux28~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[14][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[14][3] .is_wysiwyg = "true";
defparam \mem_reg|registers[14][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y15_N30
cyclonev_lcell_comb \mem_reg|registers[13][3]~feeder (
// Equation(s):
// \mem_reg|registers[13][3]~feeder_combout  = ( \muxWrite|Mux28~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\muxWrite|Mux28~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|registers[13][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|registers[13][3]~feeder .extended_lut = "off";
defparam \mem_reg|registers[13][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mem_reg|registers[13][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y14_N33
cyclonev_lcell_comb \mem_reg|Decoder0~21 (
// Equation(s):
// \mem_reg|Decoder0~21_combout  = ( \mem_reg|Decoder0~20_combout  & ( \mem_reg|Decoder0~3_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mem_reg|Decoder0~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_reg|Decoder0~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Decoder0~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Decoder0~21 .extended_lut = "off";
defparam \mem_reg|Decoder0~21 .lut_mask = 64'h000000000F0F0F0F;
defparam \mem_reg|Decoder0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y15_N32
dffeas \mem_reg|registers[13][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_reg|registers[13][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[13][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[13][3] .is_wysiwyg = "true";
defparam \mem_reg|registers[13][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y15_N33
cyclonev_lcell_comb \mem_reg|Mux60~5 (
// Equation(s):
// \mem_reg|Mux60~5_combout  = ( \ins_mem|memory~17_combout  & ( \ins_mem|memory~20_combout  & ( \mem_reg|registers[15][3]~q  ) ) ) # ( !\ins_mem|memory~17_combout  & ( \ins_mem|memory~20_combout  & ( \mem_reg|registers[14][3]~q  ) ) ) # ( 
// \ins_mem|memory~17_combout  & ( !\ins_mem|memory~20_combout  & ( \mem_reg|registers[13][3]~q  ) ) ) # ( !\ins_mem|memory~17_combout  & ( !\ins_mem|memory~20_combout  & ( \mem_reg|registers[12][3]~q  ) ) )

	.dataa(!\mem_reg|registers[15][3]~q ),
	.datab(!\mem_reg|registers[12][3]~q ),
	.datac(!\mem_reg|registers[14][3]~q ),
	.datad(!\mem_reg|registers[13][3]~q ),
	.datae(!\ins_mem|memory~17_combout ),
	.dataf(!\ins_mem|memory~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux60~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux60~5 .extended_lut = "off";
defparam \mem_reg|Mux60~5 .lut_mask = 64'h333300FF0F0F5555;
defparam \mem_reg|Mux60~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y11_N6
cyclonev_lcell_comb \mem_reg|Mux60~9 (
// Equation(s):
// \mem_reg|Mux60~9_combout  = ( \mem_reg|Mux60~6_combout  & ( \mem_reg|Mux60~5_combout  & ( ((!\ins_mem|memory~23_combout  & ((\mem_reg|Mux60~8_combout ))) # (\ins_mem|memory~23_combout  & (\mem_reg|Mux60~7_combout ))) # (\ins_mem|memory~26_combout ) ) ) ) 
// # ( !\mem_reg|Mux60~6_combout  & ( \mem_reg|Mux60~5_combout  & ( (!\ins_mem|memory~23_combout  & (!\ins_mem|memory~26_combout  & ((\mem_reg|Mux60~8_combout )))) # (\ins_mem|memory~23_combout  & (((\mem_reg|Mux60~7_combout )) # (\ins_mem|memory~26_combout 
// ))) ) ) ) # ( \mem_reg|Mux60~6_combout  & ( !\mem_reg|Mux60~5_combout  & ( (!\ins_mem|memory~23_combout  & (((\mem_reg|Mux60~8_combout )) # (\ins_mem|memory~26_combout ))) # (\ins_mem|memory~23_combout  & (!\ins_mem|memory~26_combout  & 
// (\mem_reg|Mux60~7_combout ))) ) ) ) # ( !\mem_reg|Mux60~6_combout  & ( !\mem_reg|Mux60~5_combout  & ( (!\ins_mem|memory~26_combout  & ((!\ins_mem|memory~23_combout  & ((\mem_reg|Mux60~8_combout ))) # (\ins_mem|memory~23_combout  & 
// (\mem_reg|Mux60~7_combout )))) ) ) )

	.dataa(!\ins_mem|memory~23_combout ),
	.datab(!\ins_mem|memory~26_combout ),
	.datac(!\mem_reg|Mux60~7_combout ),
	.datad(!\mem_reg|Mux60~8_combout ),
	.datae(!\mem_reg|Mux60~6_combout ),
	.dataf(!\mem_reg|Mux60~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux60~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux60~9 .extended_lut = "off";
defparam \mem_reg|Mux60~9 .lut_mask = 64'h048C26AE159D37BF;
defparam \mem_reg|Mux60~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y4_N42
cyclonev_lcell_comb \mem_reg|registers[22][3]~feeder (
// Equation(s):
// \mem_reg|registers[22][3]~feeder_combout  = ( \muxWrite|Mux28~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\muxWrite|Mux28~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|registers[22][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|registers[22][3]~feeder .extended_lut = "off";
defparam \mem_reg|registers[22][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mem_reg|registers[22][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y14_N57
cyclonev_lcell_comb \mem_reg|Decoder0~24 (
// Equation(s):
// \mem_reg|Decoder0~24_combout  = ( \con_unit|ruwr|out~1_combout  & ( (\ins_mem|memory~10_combout  & \ins_mem|memory~15_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ins_mem|memory~10_combout ),
	.datad(!\ins_mem|memory~15_combout ),
	.datae(gnd),
	.dataf(!\con_unit|ruwr|out~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Decoder0~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Decoder0~24 .extended_lut = "off";
defparam \mem_reg|Decoder0~24 .lut_mask = 64'h00000000000F000F;
defparam \mem_reg|Decoder0~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y14_N30
cyclonev_lcell_comb \mem_reg|Decoder0~29 (
// Equation(s):
// \mem_reg|Decoder0~29_combout  = ( \ins_mem|memory~9_combout  & ( (!\ins_mem|memory~28_combout  & \mem_reg|Decoder0~24_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ins_mem|memory~28_combout ),
	.datad(!\mem_reg|Decoder0~24_combout ),
	.datae(gnd),
	.dataf(!\ins_mem|memory~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Decoder0~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Decoder0~29 .extended_lut = "off";
defparam \mem_reg|Decoder0~29 .lut_mask = 64'h0000000000F000F0;
defparam \mem_reg|Decoder0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y10_N6
cyclonev_lcell_comb \mem_reg|Decoder0~31 (
// Equation(s):
// \mem_reg|Decoder0~31_combout  = ( !\ins_mem|memory~14_combout  & ( (\ins_mem|memory~12_combout  & (\ins_mem|memory~10_combout  & \mem_reg|Decoder0~29_combout )) ) )

	.dataa(gnd),
	.datab(!\ins_mem|memory~12_combout ),
	.datac(!\ins_mem|memory~10_combout ),
	.datad(!\mem_reg|Decoder0~29_combout ),
	.datae(!\ins_mem|memory~14_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Decoder0~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Decoder0~31 .extended_lut = "off";
defparam \mem_reg|Decoder0~31 .lut_mask = 64'h0003000000030000;
defparam \mem_reg|Decoder0~31 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y4_N43
dffeas \mem_reg|registers[22][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_reg|registers[22][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[22][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[22][3] .is_wysiwyg = "true";
defparam \mem_reg|registers[22][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y6_N48
cyclonev_lcell_comb \mem_reg|registers[18][3]~feeder (
// Equation(s):
// \mem_reg|registers[18][3]~feeder_combout  = ( \muxWrite|Mux28~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\muxWrite|Mux28~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|registers[18][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|registers[18][3]~feeder .extended_lut = "off";
defparam \mem_reg|registers[18][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mem_reg|registers[18][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y10_N15
cyclonev_lcell_comb \mem_reg|Decoder0~30 (
// Equation(s):
// \mem_reg|Decoder0~30_combout  = ( \ins_mem|memory~10_combout  & ( (!\ins_mem|memory~12_combout  & (\mem_reg|Decoder0~29_combout  & !\ins_mem|memory~14_combout )) ) ) # ( !\ins_mem|memory~10_combout  & ( (\mem_reg|Decoder0~29_combout  & 
// !\ins_mem|memory~14_combout ) ) )

	.dataa(gnd),
	.datab(!\ins_mem|memory~12_combout ),
	.datac(!\mem_reg|Decoder0~29_combout ),
	.datad(!\ins_mem|memory~14_combout ),
	.datae(gnd),
	.dataf(!\ins_mem|memory~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Decoder0~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Decoder0~30 .extended_lut = "off";
defparam \mem_reg|Decoder0~30 .lut_mask = 64'h0F000F000C000C00;
defparam \mem_reg|Decoder0~30 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y6_N49
dffeas \mem_reg|registers[18][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_reg|registers[18][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[18][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[18][3] .is_wysiwyg = "true";
defparam \mem_reg|registers[18][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y8_N57
cyclonev_lcell_comb \mem_reg|registers[26][3]~feeder (
// Equation(s):
// \mem_reg|registers[26][3]~feeder_combout  = ( \muxWrite|Mux28~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\muxWrite|Mux28~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|registers[26][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|registers[26][3]~feeder .extended_lut = "off";
defparam \mem_reg|registers[26][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mem_reg|registers[26][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y14_N39
cyclonev_lcell_comb \mem_reg|Decoder0~39 (
// Equation(s):
// \mem_reg|Decoder0~39_combout  = ( \ins_mem|memory~14_combout  & ( (\mem_reg|Decoder0~29_combout  & ((!\ins_mem|memory~10_combout ) # (!\ins_mem|memory~12_combout ))) ) )

	.dataa(gnd),
	.datab(!\ins_mem|memory~10_combout ),
	.datac(!\ins_mem|memory~12_combout ),
	.datad(!\mem_reg|Decoder0~29_combout ),
	.datae(!\ins_mem|memory~14_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Decoder0~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Decoder0~39 .extended_lut = "off";
defparam \mem_reg|Decoder0~39 .lut_mask = 64'h000000FC000000FC;
defparam \mem_reg|Decoder0~39 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y8_N59
dffeas \mem_reg|registers[26][3]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_reg|registers[26][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[26][3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[26][3]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_reg|registers[26][3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y10_N57
cyclonev_lcell_comb \mem_reg|Decoder0~40 (
// Equation(s):
// \mem_reg|Decoder0~40_combout  = ( \mem_reg|Decoder0~29_combout  & ( (\ins_mem|memory~10_combout  & (\ins_mem|memory~12_combout  & \ins_mem|memory~14_combout )) ) )

	.dataa(!\ins_mem|memory~10_combout ),
	.datab(!\ins_mem|memory~12_combout ),
	.datac(!\ins_mem|memory~14_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_reg|Decoder0~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Decoder0~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Decoder0~40 .extended_lut = "off";
defparam \mem_reg|Decoder0~40 .lut_mask = 64'h0000000001010101;
defparam \mem_reg|Decoder0~40 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y8_N20
dffeas \mem_reg|registers[30][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux28~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[30][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[30][3] .is_wysiwyg = "true";
defparam \mem_reg|registers[30][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y8_N21
cyclonev_lcell_comb \mem_reg|Mux60~2 (
// Equation(s):
// \mem_reg|Mux60~2_combout  = ( \ins_mem|memory~23_combout  & ( \ins_mem|memory~26_combout  & ( \mem_reg|registers[30][3]~q  ) ) ) # ( !\ins_mem|memory~23_combout  & ( \ins_mem|memory~26_combout  & ( \mem_reg|registers[26][3]~DUPLICATE_q  ) ) ) # ( 
// \ins_mem|memory~23_combout  & ( !\ins_mem|memory~26_combout  & ( \mem_reg|registers[22][3]~q  ) ) ) # ( !\ins_mem|memory~23_combout  & ( !\ins_mem|memory~26_combout  & ( \mem_reg|registers[18][3]~q  ) ) )

	.dataa(!\mem_reg|registers[22][3]~q ),
	.datab(!\mem_reg|registers[18][3]~q ),
	.datac(!\mem_reg|registers[26][3]~DUPLICATE_q ),
	.datad(!\mem_reg|registers[30][3]~q ),
	.datae(!\ins_mem|memory~23_combout ),
	.dataf(!\ins_mem|memory~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux60~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux60~2 .extended_lut = "off";
defparam \mem_reg|Mux60~2 .lut_mask = 64'h333355550F0F00FF;
defparam \mem_reg|Mux60~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y6_N0
cyclonev_lcell_comb \mem_reg|registers[20][3]~feeder (
// Equation(s):
// \mem_reg|registers[20][3]~feeder_combout  = ( \muxWrite|Mux28~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\muxWrite|Mux28~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|registers[20][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|registers[20][3]~feeder .extended_lut = "off";
defparam \mem_reg|registers[20][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mem_reg|registers[20][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y14_N3
cyclonev_lcell_comb \mem_reg|Decoder0~27 (
// Equation(s):
// \mem_reg|Decoder0~27_combout  = ( \mem_reg|Decoder0~24_combout  & ( !\ins_mem|memory~9_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\mem_reg|Decoder0~24_combout ),
	.dataf(!\ins_mem|memory~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Decoder0~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Decoder0~27 .extended_lut = "off";
defparam \mem_reg|Decoder0~27 .lut_mask = 64'h0000FFFF00000000;
defparam \mem_reg|Decoder0~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y10_N54
cyclonev_lcell_comb \mem_reg|Decoder0~28 (
// Equation(s):
// \mem_reg|Decoder0~28_combout  = ( !\ins_mem|memory~28_combout  & ( (\ins_mem|memory~10_combout  & (\ins_mem|memory~12_combout  & (\mem_reg|Decoder0~27_combout  & !\ins_mem|memory~14_combout ))) ) )

	.dataa(!\ins_mem|memory~10_combout ),
	.datab(!\ins_mem|memory~12_combout ),
	.datac(!\mem_reg|Decoder0~27_combout ),
	.datad(!\ins_mem|memory~14_combout ),
	.datae(gnd),
	.dataf(!\ins_mem|memory~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Decoder0~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Decoder0~28 .extended_lut = "off";
defparam \mem_reg|Decoder0~28 .lut_mask = 64'h0100010000000000;
defparam \mem_reg|Decoder0~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y6_N2
dffeas \mem_reg|registers[20][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_reg|registers[20][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[20][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[20][3] .is_wysiwyg = "true";
defparam \mem_reg|registers[20][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y11_N24
cyclonev_lcell_comb \mem_reg|Decoder0~38 (
// Equation(s):
// \mem_reg|Decoder0~38_combout  = ( \ins_mem|memory~12_combout  & ( (\mem_reg|Decoder0~15_combout  & (\ins_mem|memory~10_combout  & \mem_reg|Decoder0~27_combout )) ) )

	.dataa(gnd),
	.datab(!\mem_reg|Decoder0~15_combout ),
	.datac(!\ins_mem|memory~10_combout ),
	.datad(!\mem_reg|Decoder0~27_combout ),
	.datae(gnd),
	.dataf(!\ins_mem|memory~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Decoder0~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Decoder0~38 .extended_lut = "off";
defparam \mem_reg|Decoder0~38 .lut_mask = 64'h0000000000030003;
defparam \mem_reg|Decoder0~38 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y8_N14
dffeas \mem_reg|registers[28][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux28~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[28][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[28][3] .is_wysiwyg = "true";
defparam \mem_reg|registers[28][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y14_N45
cyclonev_lcell_comb \mem_reg|Decoder0~25 (
// Equation(s):
// \mem_reg|Decoder0~25_combout  = ( !\ins_mem|memory~9_combout  & ( (\mem_reg|Decoder0~24_combout  & ((!\ins_mem|memory~12_combout ) # (!\ins_mem|memory~10_combout ))) ) )

	.dataa(!\ins_mem|memory~12_combout ),
	.datab(gnd),
	.datac(!\ins_mem|memory~10_combout ),
	.datad(!\mem_reg|Decoder0~24_combout ),
	.datae(gnd),
	.dataf(!\ins_mem|memory~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Decoder0~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Decoder0~25 .extended_lut = "off";
defparam \mem_reg|Decoder0~25 .lut_mask = 64'h00FA00FA00000000;
defparam \mem_reg|Decoder0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y10_N42
cyclonev_lcell_comb \mem_reg|Decoder0~37 (
// Equation(s):
// \mem_reg|Decoder0~37_combout  = ( \mem_reg|Decoder0~25_combout  & ( \mem_reg|Decoder0~15_combout  ) )

	.dataa(gnd),
	.datab(!\mem_reg|Decoder0~15_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\mem_reg|Decoder0~25_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Decoder0~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Decoder0~37 .extended_lut = "off";
defparam \mem_reg|Decoder0~37 .lut_mask = 64'h0000333300003333;
defparam \mem_reg|Decoder0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y8_N8
dffeas \mem_reg|registers[24][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux28~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[24][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[24][3] .is_wysiwyg = "true";
defparam \mem_reg|registers[24][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y14_N12
cyclonev_lcell_comb \mem_reg|Decoder0~26 (
// Equation(s):
// \mem_reg|Decoder0~26_combout  = ( \mem_reg|Decoder0~4_combout  & ( \mem_reg|Decoder0~25_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\mem_reg|Decoder0~25_combout ),
	.datae(gnd),
	.dataf(!\mem_reg|Decoder0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Decoder0~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Decoder0~26 .extended_lut = "off";
defparam \mem_reg|Decoder0~26 .lut_mask = 64'h0000000000FF00FF;
defparam \mem_reg|Decoder0~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y8_N59
dffeas \mem_reg|registers[16][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux28~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[16][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[16][3] .is_wysiwyg = "true";
defparam \mem_reg|registers[16][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y8_N15
cyclonev_lcell_comb \mem_reg|Mux60~0 (
// Equation(s):
// \mem_reg|Mux60~0_combout  = ( \mem_reg|registers[16][3]~q  & ( \ins_mem|memory~26_combout  & ( (!\ins_mem|memory~23_combout  & ((\mem_reg|registers[24][3]~q ))) # (\ins_mem|memory~23_combout  & (\mem_reg|registers[28][3]~q )) ) ) ) # ( 
// !\mem_reg|registers[16][3]~q  & ( \ins_mem|memory~26_combout  & ( (!\ins_mem|memory~23_combout  & ((\mem_reg|registers[24][3]~q ))) # (\ins_mem|memory~23_combout  & (\mem_reg|registers[28][3]~q )) ) ) ) # ( \mem_reg|registers[16][3]~q  & ( 
// !\ins_mem|memory~26_combout  & ( (!\ins_mem|memory~23_combout ) # (\mem_reg|registers[20][3]~q ) ) ) ) # ( !\mem_reg|registers[16][3]~q  & ( !\ins_mem|memory~26_combout  & ( (\mem_reg|registers[20][3]~q  & \ins_mem|memory~23_combout ) ) ) )

	.dataa(!\mem_reg|registers[20][3]~q ),
	.datab(!\mem_reg|registers[28][3]~q ),
	.datac(!\mem_reg|registers[24][3]~q ),
	.datad(!\ins_mem|memory~23_combout ),
	.datae(!\mem_reg|registers[16][3]~q ),
	.dataf(!\ins_mem|memory~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux60~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux60~0 .extended_lut = "off";
defparam \mem_reg|Mux60~0 .lut_mask = 64'h0055FF550F330F33;
defparam \mem_reg|Mux60~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y4_N57
cyclonev_lcell_comb \mem_reg|registers[21][3]~feeder (
// Equation(s):
// \mem_reg|registers[21][3]~feeder_combout  = ( \muxWrite|Mux28~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\muxWrite|Mux28~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|registers[21][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|registers[21][3]~feeder .extended_lut = "off";
defparam \mem_reg|registers[21][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mem_reg|registers[21][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y10_N36
cyclonev_lcell_comb \mem_reg|Decoder0~33 (
// Equation(s):
// \mem_reg|Decoder0~33_combout  = ( \mem_reg|Decoder0~27_combout  & ( (\ins_mem|memory~10_combout  & (\ins_mem|memory~12_combout  & \mem_reg|Decoder0~0_combout )) ) )

	.dataa(!\ins_mem|memory~10_combout ),
	.datab(!\ins_mem|memory~12_combout ),
	.datac(!\mem_reg|Decoder0~0_combout ),
	.datad(gnd),
	.datae(!\mem_reg|Decoder0~27_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Decoder0~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Decoder0~33 .extended_lut = "off";
defparam \mem_reg|Decoder0~33 .lut_mask = 64'h0000010100000101;
defparam \mem_reg|Decoder0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y4_N58
dffeas \mem_reg|registers[21][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_reg|registers[21][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[21][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[21][3] .is_wysiwyg = "true";
defparam \mem_reg|registers[21][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y5_N36
cyclonev_lcell_comb \mem_reg|registers[25][3]~feeder (
// Equation(s):
// \mem_reg|registers[25][3]~feeder_combout  = ( \muxWrite|Mux28~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\muxWrite|Mux28~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|registers[25][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|registers[25][3]~feeder .extended_lut = "off";
defparam \mem_reg|registers[25][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mem_reg|registers[25][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y13_N27
cyclonev_lcell_comb \mem_reg|Decoder0~41 (
// Equation(s):
// \mem_reg|Decoder0~41_combout  = ( \mem_reg|Decoder0~20_combout  & ( \mem_reg|Decoder0~25_combout  ) )

	.dataa(gnd),
	.datab(!\mem_reg|Decoder0~25_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_reg|Decoder0~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Decoder0~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Decoder0~41 .extended_lut = "off";
defparam \mem_reg|Decoder0~41 .lut_mask = 64'h0000000033333333;
defparam \mem_reg|Decoder0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y5_N37
dffeas \mem_reg|registers[25][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_reg|registers[25][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[25][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[25][3] .is_wysiwyg = "true";
defparam \mem_reg|registers[25][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y7_N57
cyclonev_lcell_comb \mem_reg|registers[17][3]~feeder (
// Equation(s):
// \mem_reg|registers[17][3]~feeder_combout  = ( \muxWrite|Mux28~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\muxWrite|Mux28~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|registers[17][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|registers[17][3]~feeder .extended_lut = "off";
defparam \mem_reg|registers[17][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mem_reg|registers[17][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y13_N24
cyclonev_lcell_comb \mem_reg|Decoder0~32 (
// Equation(s):
// \mem_reg|Decoder0~32_combout  = ( \mem_reg|Decoder0~0_combout  & ( \mem_reg|Decoder0~25_combout  ) )

	.dataa(gnd),
	.datab(!\mem_reg|Decoder0~25_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_reg|Decoder0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Decoder0~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Decoder0~32 .extended_lut = "off";
defparam \mem_reg|Decoder0~32 .lut_mask = 64'h0000000033333333;
defparam \mem_reg|Decoder0~32 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y7_N59
dffeas \mem_reg|registers[17][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_reg|registers[17][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[17][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[17][3] .is_wysiwyg = "true";
defparam \mem_reg|registers[17][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y4_N24
cyclonev_lcell_comb \mem_reg|registers[29][3]~feeder (
// Equation(s):
// \mem_reg|registers[29][3]~feeder_combout  = ( \muxWrite|Mux28~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\muxWrite|Mux28~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|registers[29][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|registers[29][3]~feeder .extended_lut = "off";
defparam \mem_reg|registers[29][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mem_reg|registers[29][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y10_N51
cyclonev_lcell_comb \mem_reg|Decoder0~42 (
// Equation(s):
// \mem_reg|Decoder0~42_combout  = ( \mem_reg|Decoder0~20_combout  & ( \ins_mem|memory~12_combout  & ( (\ins_mem|memory~10_combout  & \mem_reg|Decoder0~27_combout ) ) ) )

	.dataa(!\ins_mem|memory~10_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\mem_reg|Decoder0~27_combout ),
	.datae(!\mem_reg|Decoder0~20_combout ),
	.dataf(!\ins_mem|memory~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Decoder0~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Decoder0~42 .extended_lut = "off";
defparam \mem_reg|Decoder0~42 .lut_mask = 64'h0000000000000055;
defparam \mem_reg|Decoder0~42 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y4_N26
dffeas \mem_reg|registers[29][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_reg|registers[29][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[29][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[29][3] .is_wysiwyg = "true";
defparam \mem_reg|registers[29][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y4_N9
cyclonev_lcell_comb \mem_reg|Mux60~1 (
// Equation(s):
// \mem_reg|Mux60~1_combout  = ( \ins_mem|memory~26_combout  & ( \ins_mem|memory~23_combout  & ( \mem_reg|registers[29][3]~q  ) ) ) # ( !\ins_mem|memory~26_combout  & ( \ins_mem|memory~23_combout  & ( \mem_reg|registers[21][3]~q  ) ) ) # ( 
// \ins_mem|memory~26_combout  & ( !\ins_mem|memory~23_combout  & ( \mem_reg|registers[25][3]~q  ) ) ) # ( !\ins_mem|memory~26_combout  & ( !\ins_mem|memory~23_combout  & ( \mem_reg|registers[17][3]~q  ) ) )

	.dataa(!\mem_reg|registers[21][3]~q ),
	.datab(!\mem_reg|registers[25][3]~q ),
	.datac(!\mem_reg|registers[17][3]~q ),
	.datad(!\mem_reg|registers[29][3]~q ),
	.datae(!\ins_mem|memory~26_combout ),
	.dataf(!\ins_mem|memory~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux60~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux60~1 .extended_lut = "off";
defparam \mem_reg|Mux60~1 .lut_mask = 64'h0F0F3333555500FF;
defparam \mem_reg|Mux60~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y14_N54
cyclonev_lcell_comb \mem_reg|Decoder0~34 (
// Equation(s):
// \mem_reg|Decoder0~34_combout  = ( \mem_reg|Decoder0~24_combout  & ( \ins_mem|memory~9_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ins_mem|memory~9_combout ),
	.datad(gnd),
	.datae(!\mem_reg|Decoder0~24_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Decoder0~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Decoder0~34 .extended_lut = "off";
defparam \mem_reg|Decoder0~34 .lut_mask = 64'h00000F0F00000F0F;
defparam \mem_reg|Decoder0~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y10_N12
cyclonev_lcell_comb \mem_reg|Decoder0~35 (
// Equation(s):
// \mem_reg|Decoder0~35_combout  = ( \mem_reg|Decoder0~34_combout  & ( (\mem_reg|Decoder0~0_combout  & ((!\ins_mem|memory~10_combout ) # (!\ins_mem|memory~12_combout ))) ) )

	.dataa(!\ins_mem|memory~10_combout ),
	.datab(!\ins_mem|memory~12_combout ),
	.datac(!\mem_reg|Decoder0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_reg|Decoder0~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Decoder0~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Decoder0~35 .extended_lut = "off";
defparam \mem_reg|Decoder0~35 .lut_mask = 64'h000000000E0E0E0E;
defparam \mem_reg|Decoder0~35 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y4_N56
dffeas \mem_reg|registers[19][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux28~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[19][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[19][3] .is_wysiwyg = "true";
defparam \mem_reg|registers[19][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y4_N42
cyclonev_lcell_comb \mem_reg|registers[31][3]~feeder (
// Equation(s):
// \mem_reg|registers[31][3]~feeder_combout  = ( \muxWrite|Mux28~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\muxWrite|Mux28~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|registers[31][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|registers[31][3]~feeder .extended_lut = "off";
defparam \mem_reg|registers[31][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mem_reg|registers[31][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y15_N54
cyclonev_lcell_comb \mem_reg|Decoder0~44 (
// Equation(s):
// \mem_reg|Decoder0~44_combout  = ( \ins_mem|memory~28_combout  & ( \mem_reg|Decoder0~34_combout  & ( (\ins_mem|memory~10_combout  & (\ins_mem|memory~14_combout  & \ins_mem|memory~12_combout )) ) ) )

	.dataa(!\ins_mem|memory~10_combout ),
	.datab(gnd),
	.datac(!\ins_mem|memory~14_combout ),
	.datad(!\ins_mem|memory~12_combout ),
	.datae(!\ins_mem|memory~28_combout ),
	.dataf(!\mem_reg|Decoder0~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Decoder0~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Decoder0~44 .extended_lut = "off";
defparam \mem_reg|Decoder0~44 .lut_mask = 64'h0000000000000005;
defparam \mem_reg|Decoder0~44 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y4_N44
dffeas \mem_reg|registers[31][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_reg|registers[31][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[31][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[31][3] .is_wysiwyg = "true";
defparam \mem_reg|registers[31][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y11_N57
cyclonev_lcell_comb \mem_reg|Decoder0~36 (
// Equation(s):
// \mem_reg|Decoder0~36_combout  = ( \ins_mem|memory~12_combout  & ( \mem_reg|Decoder0~0_combout  & ( (\ins_mem|memory~10_combout  & \mem_reg|Decoder0~34_combout ) ) ) )

	.dataa(!\ins_mem|memory~10_combout ),
	.datab(gnd),
	.datac(!\mem_reg|Decoder0~34_combout ),
	.datad(gnd),
	.datae(!\ins_mem|memory~12_combout ),
	.dataf(!\mem_reg|Decoder0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Decoder0~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Decoder0~36 .extended_lut = "off";
defparam \mem_reg|Decoder0~36 .lut_mask = 64'h0000000000000505;
defparam \mem_reg|Decoder0~36 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y4_N53
dffeas \mem_reg|registers[23][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux28~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[23][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[23][3] .is_wysiwyg = "true";
defparam \mem_reg|registers[23][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y10_N0
cyclonev_lcell_comb \mem_reg|Decoder0~43 (
// Equation(s):
// \mem_reg|Decoder0~43_combout  = ( \mem_reg|Decoder0~34_combout  & ( (\ins_mem|memory~14_combout  & (\ins_mem|memory~28_combout  & ((!\ins_mem|memory~10_combout ) # (!\ins_mem|memory~12_combout )))) ) )

	.dataa(!\ins_mem|memory~10_combout ),
	.datab(!\ins_mem|memory~14_combout ),
	.datac(!\ins_mem|memory~28_combout ),
	.datad(!\ins_mem|memory~12_combout ),
	.datae(!\mem_reg|Decoder0~34_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Decoder0~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Decoder0~43 .extended_lut = "off";
defparam \mem_reg|Decoder0~43 .lut_mask = 64'h0000030200000302;
defparam \mem_reg|Decoder0~43 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y8_N26
dffeas \mem_reg|registers[27][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux28~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[27][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[27][3] .is_wysiwyg = "true";
defparam \mem_reg|registers[27][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y4_N30
cyclonev_lcell_comb \mem_reg|Mux60~3 (
// Equation(s):
// \mem_reg|Mux60~3_combout  = ( \ins_mem|memory~26_combout  & ( \ins_mem|memory~23_combout  & ( \mem_reg|registers[31][3]~q  ) ) ) # ( !\ins_mem|memory~26_combout  & ( \ins_mem|memory~23_combout  & ( \mem_reg|registers[23][3]~q  ) ) ) # ( 
// \ins_mem|memory~26_combout  & ( !\ins_mem|memory~23_combout  & ( \mem_reg|registers[27][3]~q  ) ) ) # ( !\ins_mem|memory~26_combout  & ( !\ins_mem|memory~23_combout  & ( \mem_reg|registers[19][3]~q  ) ) )

	.dataa(!\mem_reg|registers[19][3]~q ),
	.datab(!\mem_reg|registers[31][3]~q ),
	.datac(!\mem_reg|registers[23][3]~q ),
	.datad(!\mem_reg|registers[27][3]~q ),
	.datae(!\ins_mem|memory~26_combout ),
	.dataf(!\ins_mem|memory~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux60~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux60~3 .extended_lut = "off";
defparam \mem_reg|Mux60~3 .lut_mask = 64'h555500FF0F0F3333;
defparam \mem_reg|Mux60~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y8_N42
cyclonev_lcell_comb \mem_reg|Mux60~4 (
// Equation(s):
// \mem_reg|Mux60~4_combout  = ( \mem_reg|Mux60~1_combout  & ( \mem_reg|Mux60~3_combout  & ( ((!\ins_mem|memory~20_combout  & ((\mem_reg|Mux60~0_combout ))) # (\ins_mem|memory~20_combout  & (\mem_reg|Mux60~2_combout ))) # (\ins_mem|memory~17_combout ) ) ) ) 
// # ( !\mem_reg|Mux60~1_combout  & ( \mem_reg|Mux60~3_combout  & ( (!\ins_mem|memory~20_combout  & (!\ins_mem|memory~17_combout  & ((\mem_reg|Mux60~0_combout )))) # (\ins_mem|memory~20_combout  & (((\mem_reg|Mux60~2_combout )) # (\ins_mem|memory~17_combout 
// ))) ) ) ) # ( \mem_reg|Mux60~1_combout  & ( !\mem_reg|Mux60~3_combout  & ( (!\ins_mem|memory~20_combout  & (((\mem_reg|Mux60~0_combout )) # (\ins_mem|memory~17_combout ))) # (\ins_mem|memory~20_combout  & (!\ins_mem|memory~17_combout  & 
// (\mem_reg|Mux60~2_combout ))) ) ) ) # ( !\mem_reg|Mux60~1_combout  & ( !\mem_reg|Mux60~3_combout  & ( (!\ins_mem|memory~17_combout  & ((!\ins_mem|memory~20_combout  & ((\mem_reg|Mux60~0_combout ))) # (\ins_mem|memory~20_combout  & 
// (\mem_reg|Mux60~2_combout )))) ) ) )

	.dataa(!\ins_mem|memory~20_combout ),
	.datab(!\ins_mem|memory~17_combout ),
	.datac(!\mem_reg|Mux60~2_combout ),
	.datad(!\mem_reg|Mux60~0_combout ),
	.datae(!\mem_reg|Mux60~1_combout ),
	.dataf(!\mem_reg|Mux60~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux60~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux60~4 .extended_lut = "off";
defparam \mem_reg|Mux60~4 .lut_mask = 64'h048C26AE159D37BF;
defparam \mem_reg|Mux60~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y11_N27
cyclonev_lcell_comb \mem_reg|Mux60~10 (
// Equation(s):
// \mem_reg|Mux60~10_combout  = ( \mem_reg|Mux60~4_combout  & ( (\mem_reg|Mux60~9_combout ) # (\ins_mem|memory~7_combout ) ) ) # ( !\mem_reg|Mux60~4_combout  & ( (!\ins_mem|memory~7_combout  & \mem_reg|Mux60~9_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ins_mem|memory~7_combout ),
	.datad(!\mem_reg|Mux60~9_combout ),
	.datae(gnd),
	.dataf(!\mem_reg|Mux60~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux60~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux60~10 .extended_lut = "off";
defparam \mem_reg|Mux60~10 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \mem_reg|Mux60~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y13_N23
dffeas \mem_reg|registers[2][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux26~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[2][5] .is_wysiwyg = "true";
defparam \mem_reg|registers[2][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y13_N32
dffeas \mem_reg|registers[1][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux26~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[1][5] .is_wysiwyg = "true";
defparam \mem_reg|registers[1][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y13_N53
dffeas \mem_reg|registers[3][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux26~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[3][5] .is_wysiwyg = "true";
defparam \mem_reg|registers[3][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y13_N18
cyclonev_lcell_comb \mem_reg|Mux58~8 (
// Equation(s):
// \mem_reg|Mux58~8_combout  = ( \ins_mem|memory~20_combout  & ( \ins_mem|memory~17_combout  & ( \mem_reg|registers[3][5]~q  ) ) ) # ( !\ins_mem|memory~20_combout  & ( \ins_mem|memory~17_combout  & ( \mem_reg|registers[1][5]~q  ) ) ) # ( 
// \ins_mem|memory~20_combout  & ( !\ins_mem|memory~17_combout  & ( \mem_reg|registers[2][5]~q  ) ) )

	.dataa(!\mem_reg|registers[2][5]~q ),
	.datab(!\mem_reg|registers[1][5]~q ),
	.datac(!\mem_reg|registers[3][5]~q ),
	.datad(gnd),
	.datae(!\ins_mem|memory~20_combout ),
	.dataf(!\ins_mem|memory~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux58~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux58~8 .extended_lut = "off";
defparam \mem_reg|Mux58~8 .lut_mask = 64'h0000555533330F0F;
defparam \mem_reg|Mux58~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y13_N18
cyclonev_lcell_comb \mem_reg|registers[15][5]~feeder (
// Equation(s):
// \mem_reg|registers[15][5]~feeder_combout  = ( \muxWrite|Mux26~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\muxWrite|Mux26~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|registers[15][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|registers[15][5]~feeder .extended_lut = "off";
defparam \mem_reg|registers[15][5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mem_reg|registers[15][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y13_N19
dffeas \mem_reg|registers[15][5]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_reg|registers[15][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[15][5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[15][5]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_reg|registers[15][5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y13_N25
dffeas \mem_reg|registers[14][5]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux26~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[14][5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[14][5]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_reg|registers[14][5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y15_N25
dffeas \mem_reg|registers[12][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux26~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[12][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[12][5] .is_wysiwyg = "true";
defparam \mem_reg|registers[12][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y15_N10
dffeas \mem_reg|registers[13][5]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux26~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[13][5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[13][5]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_reg|registers[13][5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y15_N30
cyclonev_lcell_comb \mem_reg|Mux58~5 (
// Equation(s):
// \mem_reg|Mux58~5_combout  = ( \ins_mem|memory~20_combout  & ( \ins_mem|memory~17_combout  & ( \mem_reg|registers[15][5]~DUPLICATE_q  ) ) ) # ( !\ins_mem|memory~20_combout  & ( \ins_mem|memory~17_combout  & ( \mem_reg|registers[13][5]~DUPLICATE_q  ) ) ) # 
// ( \ins_mem|memory~20_combout  & ( !\ins_mem|memory~17_combout  & ( \mem_reg|registers[14][5]~DUPLICATE_q  ) ) ) # ( !\ins_mem|memory~20_combout  & ( !\ins_mem|memory~17_combout  & ( \mem_reg|registers[12][5]~q  ) ) )

	.dataa(!\mem_reg|registers[15][5]~DUPLICATE_q ),
	.datab(!\mem_reg|registers[14][5]~DUPLICATE_q ),
	.datac(!\mem_reg|registers[12][5]~q ),
	.datad(!\mem_reg|registers[13][5]~DUPLICATE_q ),
	.datae(!\ins_mem|memory~20_combout ),
	.dataf(!\ins_mem|memory~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux58~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux58~5 .extended_lut = "off";
defparam \mem_reg|Mux58~5 .lut_mask = 64'h0F0F333300FF5555;
defparam \mem_reg|Mux58~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y9_N38
dffeas \mem_reg|registers[5][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux26~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[5][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[5][5] .is_wysiwyg = "true";
defparam \mem_reg|registers[5][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y13_N26
dffeas \mem_reg|registers[6][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux26~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[6][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[6][5] .is_wysiwyg = "true";
defparam \mem_reg|registers[6][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y9_N47
dffeas \mem_reg|registers[7][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux26~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[7][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[7][5] .is_wysiwyg = "true";
defparam \mem_reg|registers[7][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y12_N58
dffeas \mem_reg|registers[4][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux26~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[4][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[4][5] .is_wysiwyg = "true";
defparam \mem_reg|registers[4][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y9_N33
cyclonev_lcell_comb \mem_reg|Mux58~7 (
// Equation(s):
// \mem_reg|Mux58~7_combout  = ( \ins_mem|memory~20_combout  & ( \ins_mem|memory~17_combout  & ( \mem_reg|registers[7][5]~q  ) ) ) # ( !\ins_mem|memory~20_combout  & ( \ins_mem|memory~17_combout  & ( \mem_reg|registers[5][5]~q  ) ) ) # ( 
// \ins_mem|memory~20_combout  & ( !\ins_mem|memory~17_combout  & ( \mem_reg|registers[6][5]~q  ) ) ) # ( !\ins_mem|memory~20_combout  & ( !\ins_mem|memory~17_combout  & ( \mem_reg|registers[4][5]~q  ) ) )

	.dataa(!\mem_reg|registers[5][5]~q ),
	.datab(!\mem_reg|registers[6][5]~q ),
	.datac(!\mem_reg|registers[7][5]~q ),
	.datad(!\mem_reg|registers[4][5]~q ),
	.datae(!\ins_mem|memory~20_combout ),
	.dataf(!\ins_mem|memory~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux58~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux58~7 .extended_lut = "off";
defparam \mem_reg|Mux58~7 .lut_mask = 64'h00FF333355550F0F;
defparam \mem_reg|Mux58~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y11_N29
dffeas \mem_reg|registers[11][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux26~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[11][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[11][5] .is_wysiwyg = "true";
defparam \mem_reg|registers[11][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y15_N19
dffeas \mem_reg|registers[9][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux26~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[9][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[9][5] .is_wysiwyg = "true";
defparam \mem_reg|registers[9][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y11_N12
cyclonev_lcell_comb \mem_reg|registers[10][5]~feeder (
// Equation(s):
// \mem_reg|registers[10][5]~feeder_combout  = ( \muxWrite|Mux26~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\muxWrite|Mux26~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|registers[10][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|registers[10][5]~feeder .extended_lut = "off";
defparam \mem_reg|registers[10][5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mem_reg|registers[10][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y14_N0
cyclonev_lcell_comb \mem_reg|Decoder0~17 (
// Equation(s):
// \mem_reg|Decoder0~17_combout  = ( \mem_reg|Decoder0~15_combout  & ( \mem_reg|Decoder0~7_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mem_reg|Decoder0~7_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_reg|Decoder0~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Decoder0~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Decoder0~17 .extended_lut = "off";
defparam \mem_reg|Decoder0~17 .lut_mask = 64'h000000000F0F0F0F;
defparam \mem_reg|Decoder0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y11_N14
dffeas \mem_reg|registers[10][5]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_reg|registers[10][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[10][5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[10][5]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_reg|registers[10][5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y12_N0
cyclonev_lcell_comb \mem_reg|registers[8][5]~feeder (
// Equation(s):
// \mem_reg|registers[8][5]~feeder_combout  = ( \muxWrite|Mux26~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\muxWrite|Mux26~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|registers[8][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|registers[8][5]~feeder .extended_lut = "off";
defparam \mem_reg|registers[8][5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mem_reg|registers[8][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y12_N1
dffeas \mem_reg|registers[8][5]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_reg|registers[8][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[8][5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[8][5]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_reg|registers[8][5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y11_N45
cyclonev_lcell_comb \mem_reg|Mux58~6 (
// Equation(s):
// \mem_reg|Mux58~6_combout  = ( \ins_mem|memory~17_combout  & ( \ins_mem|memory~20_combout  & ( \mem_reg|registers[11][5]~q  ) ) ) # ( !\ins_mem|memory~17_combout  & ( \ins_mem|memory~20_combout  & ( \mem_reg|registers[10][5]~DUPLICATE_q  ) ) ) # ( 
// \ins_mem|memory~17_combout  & ( !\ins_mem|memory~20_combout  & ( \mem_reg|registers[9][5]~q  ) ) ) # ( !\ins_mem|memory~17_combout  & ( !\ins_mem|memory~20_combout  & ( \mem_reg|registers[8][5]~DUPLICATE_q  ) ) )

	.dataa(!\mem_reg|registers[11][5]~q ),
	.datab(!\mem_reg|registers[9][5]~q ),
	.datac(!\mem_reg|registers[10][5]~DUPLICATE_q ),
	.datad(!\mem_reg|registers[8][5]~DUPLICATE_q ),
	.datae(!\ins_mem|memory~17_combout ),
	.dataf(!\ins_mem|memory~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux58~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux58~6 .extended_lut = "off";
defparam \mem_reg|Mux58~6 .lut_mask = 64'h00FF33330F0F5555;
defparam \mem_reg|Mux58~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y13_N54
cyclonev_lcell_comb \mem_reg|Mux58~9 (
// Equation(s):
// \mem_reg|Mux58~9_combout  = ( \mem_reg|Mux58~7_combout  & ( \mem_reg|Mux58~6_combout  & ( (!\ins_mem|memory~26_combout  & (((\mem_reg|Mux58~8_combout )) # (\ins_mem|memory~23_combout ))) # (\ins_mem|memory~26_combout  & ((!\ins_mem|memory~23_combout ) # 
// ((\mem_reg|Mux58~5_combout )))) ) ) ) # ( !\mem_reg|Mux58~7_combout  & ( \mem_reg|Mux58~6_combout  & ( (!\ins_mem|memory~26_combout  & (!\ins_mem|memory~23_combout  & (\mem_reg|Mux58~8_combout ))) # (\ins_mem|memory~26_combout  & 
// ((!\ins_mem|memory~23_combout ) # ((\mem_reg|Mux58~5_combout )))) ) ) ) # ( \mem_reg|Mux58~7_combout  & ( !\mem_reg|Mux58~6_combout  & ( (!\ins_mem|memory~26_combout  & (((\mem_reg|Mux58~8_combout )) # (\ins_mem|memory~23_combout ))) # 
// (\ins_mem|memory~26_combout  & (\ins_mem|memory~23_combout  & ((\mem_reg|Mux58~5_combout )))) ) ) ) # ( !\mem_reg|Mux58~7_combout  & ( !\mem_reg|Mux58~6_combout  & ( (!\ins_mem|memory~26_combout  & (!\ins_mem|memory~23_combout  & (\mem_reg|Mux58~8_combout 
// ))) # (\ins_mem|memory~26_combout  & (\ins_mem|memory~23_combout  & ((\mem_reg|Mux58~5_combout )))) ) ) )

	.dataa(!\ins_mem|memory~26_combout ),
	.datab(!\ins_mem|memory~23_combout ),
	.datac(!\mem_reg|Mux58~8_combout ),
	.datad(!\mem_reg|Mux58~5_combout ),
	.datae(!\mem_reg|Mux58~7_combout ),
	.dataf(!\mem_reg|Mux58~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux58~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux58~9 .extended_lut = "off";
defparam \mem_reg|Mux58~9 .lut_mask = 64'h08192A3B4C5D6E7F;
defparam \mem_reg|Mux58~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y8_N44
dffeas \mem_reg|registers[16][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux26~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[16][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[16][5] .is_wysiwyg = "true";
defparam \mem_reg|registers[16][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y14_N8
dffeas \mem_reg|registers[28][5]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux26~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[28][5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[28][5]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_reg|registers[28][5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y8_N55
dffeas \mem_reg|registers[20][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux26~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[20][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[20][5] .is_wysiwyg = "true";
defparam \mem_reg|registers[20][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y8_N48
cyclonev_lcell_comb \mem_reg|registers[24][5]~feeder (
// Equation(s):
// \mem_reg|registers[24][5]~feeder_combout  = ( \muxWrite|Mux26~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\muxWrite|Mux26~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|registers[24][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|registers[24][5]~feeder .extended_lut = "off";
defparam \mem_reg|registers[24][5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mem_reg|registers[24][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y8_N49
dffeas \mem_reg|registers[24][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_reg|registers[24][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[24][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[24][5] .is_wysiwyg = "true";
defparam \mem_reg|registers[24][5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y14_N51
cyclonev_lcell_comb \mem_reg|Mux58~0 (
// Equation(s):
// \mem_reg|Mux58~0_combout  = ( \ins_mem|memory~23_combout  & ( \ins_mem|memory~26_combout  & ( \mem_reg|registers[28][5]~DUPLICATE_q  ) ) ) # ( !\ins_mem|memory~23_combout  & ( \ins_mem|memory~26_combout  & ( \mem_reg|registers[24][5]~q  ) ) ) # ( 
// \ins_mem|memory~23_combout  & ( !\ins_mem|memory~26_combout  & ( \mem_reg|registers[20][5]~q  ) ) ) # ( !\ins_mem|memory~23_combout  & ( !\ins_mem|memory~26_combout  & ( \mem_reg|registers[16][5]~q  ) ) )

	.dataa(!\mem_reg|registers[16][5]~q ),
	.datab(!\mem_reg|registers[28][5]~DUPLICATE_q ),
	.datac(!\mem_reg|registers[20][5]~q ),
	.datad(!\mem_reg|registers[24][5]~q ),
	.datae(!\ins_mem|memory~23_combout ),
	.dataf(!\ins_mem|memory~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux58~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux58~0 .extended_lut = "off";
defparam \mem_reg|Mux58~0 .lut_mask = 64'h55550F0F00FF3333;
defparam \mem_reg|Mux58~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y6_N27
cyclonev_lcell_comb \mem_reg|registers[17][5]~feeder (
// Equation(s):
// \mem_reg|registers[17][5]~feeder_combout  = ( \muxWrite|Mux26~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\muxWrite|Mux26~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|registers[17][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|registers[17][5]~feeder .extended_lut = "off";
defparam \mem_reg|registers[17][5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mem_reg|registers[17][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y6_N29
dffeas \mem_reg|registers[17][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_reg|registers[17][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[17][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[17][5] .is_wysiwyg = "true";
defparam \mem_reg|registers[17][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y14_N44
dffeas \mem_reg|registers[29][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux26~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[29][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[29][5] .is_wysiwyg = "true";
defparam \mem_reg|registers[29][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y9_N19
dffeas \mem_reg|registers[25][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux26~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[25][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[25][5] .is_wysiwyg = "true";
defparam \mem_reg|registers[25][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y9_N40
dffeas \mem_reg|registers[21][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux26~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[21][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[21][5] .is_wysiwyg = "true";
defparam \mem_reg|registers[21][5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y14_N45
cyclonev_lcell_comb \mem_reg|Mux58~1 (
// Equation(s):
// \mem_reg|Mux58~1_combout  = ( \ins_mem|memory~23_combout  & ( \ins_mem|memory~26_combout  & ( \mem_reg|registers[29][5]~q  ) ) ) # ( !\ins_mem|memory~23_combout  & ( \ins_mem|memory~26_combout  & ( \mem_reg|registers[25][5]~q  ) ) ) # ( 
// \ins_mem|memory~23_combout  & ( !\ins_mem|memory~26_combout  & ( \mem_reg|registers[21][5]~q  ) ) ) # ( !\ins_mem|memory~23_combout  & ( !\ins_mem|memory~26_combout  & ( \mem_reg|registers[17][5]~q  ) ) )

	.dataa(!\mem_reg|registers[17][5]~q ),
	.datab(!\mem_reg|registers[29][5]~q ),
	.datac(!\mem_reg|registers[25][5]~q ),
	.datad(!\mem_reg|registers[21][5]~q ),
	.datae(!\ins_mem|memory~23_combout ),
	.dataf(!\ins_mem|memory~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux58~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux58~1 .extended_lut = "off";
defparam \mem_reg|Mux58~1 .lut_mask = 64'h555500FF0F0F3333;
defparam \mem_reg|Mux58~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y8_N14
dffeas \mem_reg|registers[18][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux26~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[18][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[18][5] .is_wysiwyg = "true";
defparam \mem_reg|registers[18][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y10_N40
dffeas \mem_reg|registers[22][5]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux26~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[22][5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[22][5]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_reg|registers[22][5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y12_N56
dffeas \mem_reg|registers[26][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux26~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[26][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[26][5] .is_wysiwyg = "true";
defparam \mem_reg|registers[26][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y14_N23
dffeas \mem_reg|registers[30][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux26~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[30][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[30][5] .is_wysiwyg = "true";
defparam \mem_reg|registers[30][5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y14_N27
cyclonev_lcell_comb \mem_reg|Mux58~2 (
// Equation(s):
// \mem_reg|Mux58~2_combout  = ( \ins_mem|memory~23_combout  & ( \ins_mem|memory~26_combout  & ( \mem_reg|registers[30][5]~q  ) ) ) # ( !\ins_mem|memory~23_combout  & ( \ins_mem|memory~26_combout  & ( \mem_reg|registers[26][5]~q  ) ) ) # ( 
// \ins_mem|memory~23_combout  & ( !\ins_mem|memory~26_combout  & ( \mem_reg|registers[22][5]~DUPLICATE_q  ) ) ) # ( !\ins_mem|memory~23_combout  & ( !\ins_mem|memory~26_combout  & ( \mem_reg|registers[18][5]~q  ) ) )

	.dataa(!\mem_reg|registers[18][5]~q ),
	.datab(!\mem_reg|registers[22][5]~DUPLICATE_q ),
	.datac(!\mem_reg|registers[26][5]~q ),
	.datad(!\mem_reg|registers[30][5]~q ),
	.datae(!\ins_mem|memory~23_combout ),
	.dataf(!\ins_mem|memory~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux58~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux58~2 .extended_lut = "off";
defparam \mem_reg|Mux58~2 .lut_mask = 64'h555533330F0F00FF;
defparam \mem_reg|Mux58~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y9_N35
dffeas \mem_reg|registers[23][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux26~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[23][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[23][5] .is_wysiwyg = "true";
defparam \mem_reg|registers[23][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y12_N25
dffeas \mem_reg|registers[19][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux26~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[19][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[19][5] .is_wysiwyg = "true";
defparam \mem_reg|registers[19][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y13_N46
dffeas \mem_reg|registers[31][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux26~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[31][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[31][5] .is_wysiwyg = "true";
defparam \mem_reg|registers[31][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y13_N41
dffeas \mem_reg|registers[27][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux26~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[27][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[27][5] .is_wysiwyg = "true";
defparam \mem_reg|registers[27][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y13_N54
cyclonev_lcell_comb \mem_reg|Mux58~3 (
// Equation(s):
// \mem_reg|Mux58~3_combout  = ( \ins_mem|memory~26_combout  & ( \ins_mem|memory~23_combout  & ( \mem_reg|registers[31][5]~q  ) ) ) # ( !\ins_mem|memory~26_combout  & ( \ins_mem|memory~23_combout  & ( \mem_reg|registers[23][5]~q  ) ) ) # ( 
// \ins_mem|memory~26_combout  & ( !\ins_mem|memory~23_combout  & ( \mem_reg|registers[27][5]~q  ) ) ) # ( !\ins_mem|memory~26_combout  & ( !\ins_mem|memory~23_combout  & ( \mem_reg|registers[19][5]~q  ) ) )

	.dataa(!\mem_reg|registers[23][5]~q ),
	.datab(!\mem_reg|registers[19][5]~q ),
	.datac(!\mem_reg|registers[31][5]~q ),
	.datad(!\mem_reg|registers[27][5]~q ),
	.datae(!\ins_mem|memory~26_combout ),
	.dataf(!\ins_mem|memory~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux58~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux58~3 .extended_lut = "off";
defparam \mem_reg|Mux58~3 .lut_mask = 64'h333300FF55550F0F;
defparam \mem_reg|Mux58~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y14_N36
cyclonev_lcell_comb \mem_reg|Mux58~4 (
// Equation(s):
// \mem_reg|Mux58~4_combout  = ( \mem_reg|Mux58~2_combout  & ( \mem_reg|Mux58~3_combout  & ( ((!\ins_mem|memory~17_combout  & (\mem_reg|Mux58~0_combout )) # (\ins_mem|memory~17_combout  & ((\mem_reg|Mux58~1_combout )))) # (\ins_mem|memory~20_combout ) ) ) ) 
// # ( !\mem_reg|Mux58~2_combout  & ( \mem_reg|Mux58~3_combout  & ( (!\ins_mem|memory~20_combout  & ((!\ins_mem|memory~17_combout  & (\mem_reg|Mux58~0_combout )) # (\ins_mem|memory~17_combout  & ((\mem_reg|Mux58~1_combout ))))) # (\ins_mem|memory~20_combout  
// & (((\ins_mem|memory~17_combout )))) ) ) ) # ( \mem_reg|Mux58~2_combout  & ( !\mem_reg|Mux58~3_combout  & ( (!\ins_mem|memory~20_combout  & ((!\ins_mem|memory~17_combout  & (\mem_reg|Mux58~0_combout )) # (\ins_mem|memory~17_combout  & 
// ((\mem_reg|Mux58~1_combout ))))) # (\ins_mem|memory~20_combout  & (((!\ins_mem|memory~17_combout )))) ) ) ) # ( !\mem_reg|Mux58~2_combout  & ( !\mem_reg|Mux58~3_combout  & ( (!\ins_mem|memory~20_combout  & ((!\ins_mem|memory~17_combout  & 
// (\mem_reg|Mux58~0_combout )) # (\ins_mem|memory~17_combout  & ((\mem_reg|Mux58~1_combout ))))) ) ) )

	.dataa(!\mem_reg|Mux58~0_combout ),
	.datab(!\ins_mem|memory~20_combout ),
	.datac(!\ins_mem|memory~17_combout ),
	.datad(!\mem_reg|Mux58~1_combout ),
	.datae(!\mem_reg|Mux58~2_combout ),
	.dataf(!\mem_reg|Mux58~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux58~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux58~4 .extended_lut = "off";
defparam \mem_reg|Mux58~4 .lut_mask = 64'h404C707C434F737F;
defparam \mem_reg|Mux58~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y13_N57
cyclonev_lcell_comb \mem_reg|Mux58~10 (
// Equation(s):
// \mem_reg|Mux58~10_combout  = ( \mem_reg|Mux58~4_combout  & ( (\mem_reg|Mux58~9_combout ) # (\ins_mem|memory~7_combout ) ) ) # ( !\mem_reg|Mux58~4_combout  & ( (!\ins_mem|memory~7_combout  & \mem_reg|Mux58~9_combout ) ) )

	.dataa(!\ins_mem|memory~7_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\mem_reg|Mux58~9_combout ),
	.datae(!\mem_reg|Mux58~4_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux58~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux58~10 .extended_lut = "off";
defparam \mem_reg|Mux58~10 .lut_mask = 64'h00AA55FF00AA55FF;
defparam \mem_reg|Mux58~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y10_N3
cyclonev_lcell_comb \muxWrite|Mux24~0 (
// Equation(s):
// \muxWrite|Mux24~0_combout  = ( \alu|Mux24~0_combout  & ( (!\muxWrite|Mux28~1_combout ) # ((!\con_unit|rudata|out [0] & (\adder|Add0~29_sumout )) # (\con_unit|rudata|out [0] & ((\DataMem|ram_0|altsyncram_component|auto_generated|q_a [7])))) ) ) # ( 
// !\alu|Mux24~0_combout  & ( (\muxWrite|Mux28~1_combout  & ((!\con_unit|rudata|out [0] & (\adder|Add0~29_sumout )) # (\con_unit|rudata|out [0] & ((\DataMem|ram_0|altsyncram_component|auto_generated|q_a [7]))))) ) )

	.dataa(!\con_unit|rudata|out [0]),
	.datab(!\muxWrite|Mux28~1_combout ),
	.datac(!\adder|Add0~29_sumout ),
	.datad(!\DataMem|ram_0|altsyncram_component|auto_generated|q_a [7]),
	.datae(gnd),
	.dataf(!\alu|Mux24~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxWrite|Mux24~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxWrite|Mux24~0 .extended_lut = "off";
defparam \muxWrite|Mux24~0 .lut_mask = 64'h02130213CEDFCEDF;
defparam \muxWrite|Mux24~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N18
cyclonev_lcell_comb \mem_reg|registers[21][7]~feeder (
// Equation(s):
// \mem_reg|registers[21][7]~feeder_combout  = ( \muxWrite|Mux24~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\muxWrite|Mux24~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|registers[21][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|registers[21][7]~feeder .extended_lut = "off";
defparam \mem_reg|registers[21][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mem_reg|registers[21][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y6_N19
dffeas \mem_reg|registers[21][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_reg|registers[21][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[21][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[21][7] .is_wysiwyg = "true";
defparam \mem_reg|registers[21][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y7_N17
dffeas \mem_reg|registers[29][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux24~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[29][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[29][7] .is_wysiwyg = "true";
defparam \mem_reg|registers[29][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y7_N1
dffeas \mem_reg|registers[25][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux24~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[25][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[25][7] .is_wysiwyg = "true";
defparam \mem_reg|registers[25][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y7_N13
dffeas \mem_reg|registers[17][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux24~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[17][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[17][7] .is_wysiwyg = "true";
defparam \mem_reg|registers[17][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y7_N54
cyclonev_lcell_comb \mem_reg|Mux56~1 (
// Equation(s):
// \mem_reg|Mux56~1_combout  = ( \ins_mem|memory~26_combout  & ( \ins_mem|memory~23_combout  & ( \mem_reg|registers[29][7]~q  ) ) ) # ( !\ins_mem|memory~26_combout  & ( \ins_mem|memory~23_combout  & ( \mem_reg|registers[21][7]~q  ) ) ) # ( 
// \ins_mem|memory~26_combout  & ( !\ins_mem|memory~23_combout  & ( \mem_reg|registers[25][7]~q  ) ) ) # ( !\ins_mem|memory~26_combout  & ( !\ins_mem|memory~23_combout  & ( \mem_reg|registers[17][7]~q  ) ) )

	.dataa(!\mem_reg|registers[21][7]~q ),
	.datab(!\mem_reg|registers[29][7]~q ),
	.datac(!\mem_reg|registers[25][7]~q ),
	.datad(!\mem_reg|registers[17][7]~q ),
	.datae(!\ins_mem|memory~26_combout ),
	.dataf(!\ins_mem|memory~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux56~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux56~1 .extended_lut = "off";
defparam \mem_reg|Mux56~1 .lut_mask = 64'h00FF0F0F55553333;
defparam \mem_reg|Mux56~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y6_N2
dffeas \mem_reg|registers[30][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux24~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[30][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[30][7] .is_wysiwyg = "true";
defparam \mem_reg|registers[30][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y5_N56
dffeas \mem_reg|registers[26][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux24~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[26][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[26][7] .is_wysiwyg = "true";
defparam \mem_reg|registers[26][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y6_N59
dffeas \mem_reg|registers[22][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux24~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[22][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[22][7] .is_wysiwyg = "true";
defparam \mem_reg|registers[22][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y6_N36
cyclonev_lcell_comb \mem_reg|registers[18][7]~feeder (
// Equation(s):
// \mem_reg|registers[18][7]~feeder_combout  = ( \muxWrite|Mux24~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\muxWrite|Mux24~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|registers[18][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|registers[18][7]~feeder .extended_lut = "off";
defparam \mem_reg|registers[18][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mem_reg|registers[18][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y6_N38
dffeas \mem_reg|registers[18][7]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_reg|registers[18][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[18][7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[18][7]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_reg|registers[18][7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y6_N21
cyclonev_lcell_comb \mem_reg|Mux56~2 (
// Equation(s):
// \mem_reg|Mux56~2_combout  = ( \ins_mem|memory~26_combout  & ( \ins_mem|memory~23_combout  & ( \mem_reg|registers[30][7]~q  ) ) ) # ( !\ins_mem|memory~26_combout  & ( \ins_mem|memory~23_combout  & ( \mem_reg|registers[22][7]~q  ) ) ) # ( 
// \ins_mem|memory~26_combout  & ( !\ins_mem|memory~23_combout  & ( \mem_reg|registers[26][7]~q  ) ) ) # ( !\ins_mem|memory~26_combout  & ( !\ins_mem|memory~23_combout  & ( \mem_reg|registers[18][7]~DUPLICATE_q  ) ) )

	.dataa(!\mem_reg|registers[30][7]~q ),
	.datab(!\mem_reg|registers[26][7]~q ),
	.datac(!\mem_reg|registers[22][7]~q ),
	.datad(!\mem_reg|registers[18][7]~DUPLICATE_q ),
	.datae(!\ins_mem|memory~26_combout ),
	.dataf(!\ins_mem|memory~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux56~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux56~2 .extended_lut = "off";
defparam \mem_reg|Mux56~2 .lut_mask = 64'h00FF33330F0F5555;
defparam \mem_reg|Mux56~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y5_N29
dffeas \mem_reg|registers[23][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux24~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[23][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[23][7] .is_wysiwyg = "true";
defparam \mem_reg|registers[23][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y10_N26
dffeas \mem_reg|registers[31][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux24~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[31][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[31][7] .is_wysiwyg = "true";
defparam \mem_reg|registers[31][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y5_N2
dffeas \mem_reg|registers[27][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux24~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[27][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[27][7] .is_wysiwyg = "true";
defparam \mem_reg|registers[27][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y7_N23
dffeas \mem_reg|registers[19][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux24~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[19][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[19][7] .is_wysiwyg = "true";
defparam \mem_reg|registers[19][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y5_N36
cyclonev_lcell_comb \mem_reg|Mux56~3 (
// Equation(s):
// \mem_reg|Mux56~3_combout  = ( \ins_mem|memory~26_combout  & ( \ins_mem|memory~23_combout  & ( \mem_reg|registers[31][7]~q  ) ) ) # ( !\ins_mem|memory~26_combout  & ( \ins_mem|memory~23_combout  & ( \mem_reg|registers[23][7]~q  ) ) ) # ( 
// \ins_mem|memory~26_combout  & ( !\ins_mem|memory~23_combout  & ( \mem_reg|registers[27][7]~q  ) ) ) # ( !\ins_mem|memory~26_combout  & ( !\ins_mem|memory~23_combout  & ( \mem_reg|registers[19][7]~q  ) ) )

	.dataa(!\mem_reg|registers[23][7]~q ),
	.datab(!\mem_reg|registers[31][7]~q ),
	.datac(!\mem_reg|registers[27][7]~q ),
	.datad(!\mem_reg|registers[19][7]~q ),
	.datae(!\ins_mem|memory~26_combout ),
	.dataf(!\ins_mem|memory~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux56~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux56~3 .extended_lut = "off";
defparam \mem_reg|Mux56~3 .lut_mask = 64'h00FF0F0F55553333;
defparam \mem_reg|Mux56~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y5_N13
dffeas \mem_reg|registers[20][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux24~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[20][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[20][7] .is_wysiwyg = "true";
defparam \mem_reg|registers[20][7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y11_N24
cyclonev_lcell_comb \mem_reg|registers[16][7]~feeder (
// Equation(s):
// \mem_reg|registers[16][7]~feeder_combout  = ( \muxWrite|Mux24~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\muxWrite|Mux24~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|registers[16][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|registers[16][7]~feeder .extended_lut = "off";
defparam \mem_reg|registers[16][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mem_reg|registers[16][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y11_N25
dffeas \mem_reg|registers[16][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_reg|registers[16][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[16][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[16][7] .is_wysiwyg = "true";
defparam \mem_reg|registers[16][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y7_N32
dffeas \mem_reg|registers[28][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux24~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[28][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[28][7] .is_wysiwyg = "true";
defparam \mem_reg|registers[28][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y8_N1
dffeas \mem_reg|registers[24][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux24~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[24][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[24][7] .is_wysiwyg = "true";
defparam \mem_reg|registers[24][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y7_N33
cyclonev_lcell_comb \mem_reg|Mux56~0 (
// Equation(s):
// \mem_reg|Mux56~0_combout  = ( \ins_mem|memory~26_combout  & ( \ins_mem|memory~23_combout  & ( \mem_reg|registers[28][7]~q  ) ) ) # ( !\ins_mem|memory~26_combout  & ( \ins_mem|memory~23_combout  & ( \mem_reg|registers[20][7]~q  ) ) ) # ( 
// \ins_mem|memory~26_combout  & ( !\ins_mem|memory~23_combout  & ( \mem_reg|registers[24][7]~q  ) ) ) # ( !\ins_mem|memory~26_combout  & ( !\ins_mem|memory~23_combout  & ( \mem_reg|registers[16][7]~q  ) ) )

	.dataa(!\mem_reg|registers[20][7]~q ),
	.datab(!\mem_reg|registers[16][7]~q ),
	.datac(!\mem_reg|registers[28][7]~q ),
	.datad(!\mem_reg|registers[24][7]~q ),
	.datae(!\ins_mem|memory~26_combout ),
	.dataf(!\ins_mem|memory~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux56~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux56~0 .extended_lut = "off";
defparam \mem_reg|Mux56~0 .lut_mask = 64'h333300FF55550F0F;
defparam \mem_reg|Mux56~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y7_N6
cyclonev_lcell_comb \mem_reg|Mux56~4 (
// Equation(s):
// \mem_reg|Mux56~4_combout  = ( \mem_reg|Mux56~3_combout  & ( \mem_reg|Mux56~0_combout  & ( (!\ins_mem|memory~17_combout  & ((!\ins_mem|memory~20_combout ) # ((\mem_reg|Mux56~2_combout )))) # (\ins_mem|memory~17_combout  & (((\mem_reg|Mux56~1_combout )) # 
// (\ins_mem|memory~20_combout ))) ) ) ) # ( !\mem_reg|Mux56~3_combout  & ( \mem_reg|Mux56~0_combout  & ( (!\ins_mem|memory~17_combout  & ((!\ins_mem|memory~20_combout ) # ((\mem_reg|Mux56~2_combout )))) # (\ins_mem|memory~17_combout  & 
// (!\ins_mem|memory~20_combout  & (\mem_reg|Mux56~1_combout ))) ) ) ) # ( \mem_reg|Mux56~3_combout  & ( !\mem_reg|Mux56~0_combout  & ( (!\ins_mem|memory~17_combout  & (\ins_mem|memory~20_combout  & ((\mem_reg|Mux56~2_combout )))) # 
// (\ins_mem|memory~17_combout  & (((\mem_reg|Mux56~1_combout )) # (\ins_mem|memory~20_combout ))) ) ) ) # ( !\mem_reg|Mux56~3_combout  & ( !\mem_reg|Mux56~0_combout  & ( (!\ins_mem|memory~17_combout  & (\ins_mem|memory~20_combout  & 
// ((\mem_reg|Mux56~2_combout )))) # (\ins_mem|memory~17_combout  & (!\ins_mem|memory~20_combout  & (\mem_reg|Mux56~1_combout ))) ) ) )

	.dataa(!\ins_mem|memory~17_combout ),
	.datab(!\ins_mem|memory~20_combout ),
	.datac(!\mem_reg|Mux56~1_combout ),
	.datad(!\mem_reg|Mux56~2_combout ),
	.datae(!\mem_reg|Mux56~3_combout ),
	.dataf(!\mem_reg|Mux56~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux56~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux56~4 .extended_lut = "off";
defparam \mem_reg|Mux56~4 .lut_mask = 64'h042615378CAE9DBF;
defparam \mem_reg|Mux56~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y8_N32
dffeas \mem_reg|registers[15][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux24~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[15][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[15][7] .is_wysiwyg = "true";
defparam \mem_reg|registers[15][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y12_N41
dffeas \mem_reg|registers[12][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux24~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[12][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[12][7] .is_wysiwyg = "true";
defparam \mem_reg|registers[12][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y13_N50
dffeas \mem_reg|registers[14][7]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux24~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[14][7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[14][7]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_reg|registers[14][7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y15_N14
dffeas \mem_reg|registers[13][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux24~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[13][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[13][7] .is_wysiwyg = "true";
defparam \mem_reg|registers[13][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y13_N36
cyclonev_lcell_comb \mem_reg|Mux56~5 (
// Equation(s):
// \mem_reg|Mux56~5_combout  = ( \ins_mem|memory~17_combout  & ( \ins_mem|memory~20_combout  & ( \mem_reg|registers[15][7]~q  ) ) ) # ( !\ins_mem|memory~17_combout  & ( \ins_mem|memory~20_combout  & ( \mem_reg|registers[14][7]~DUPLICATE_q  ) ) ) # ( 
// \ins_mem|memory~17_combout  & ( !\ins_mem|memory~20_combout  & ( \mem_reg|registers[13][7]~q  ) ) ) # ( !\ins_mem|memory~17_combout  & ( !\ins_mem|memory~20_combout  & ( \mem_reg|registers[12][7]~q  ) ) )

	.dataa(!\mem_reg|registers[15][7]~q ),
	.datab(!\mem_reg|registers[12][7]~q ),
	.datac(!\mem_reg|registers[14][7]~DUPLICATE_q ),
	.datad(!\mem_reg|registers[13][7]~q ),
	.datae(!\ins_mem|memory~17_combout ),
	.dataf(!\ins_mem|memory~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux56~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux56~5 .extended_lut = "off";
defparam \mem_reg|Mux56~5 .lut_mask = 64'h333300FF0F0F5555;
defparam \mem_reg|Mux56~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y15_N43
dffeas \mem_reg|registers[9][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux24~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[9][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[9][7] .is_wysiwyg = "true";
defparam \mem_reg|registers[9][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y15_N10
dffeas \mem_reg|registers[8][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux24~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[8][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[8][7] .is_wysiwyg = "true";
defparam \mem_reg|registers[8][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y13_N8
dffeas \mem_reg|registers[11][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux24~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[11][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[11][7] .is_wysiwyg = "true";
defparam \mem_reg|registers[11][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y7_N52
dffeas \mem_reg|registers[10][7]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux24~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[10][7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[10][7]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_reg|registers[10][7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y13_N9
cyclonev_lcell_comb \mem_reg|Mux56~6 (
// Equation(s):
// \mem_reg|Mux56~6_combout  = ( \ins_mem|memory~17_combout  & ( \ins_mem|memory~20_combout  & ( \mem_reg|registers[11][7]~q  ) ) ) # ( !\ins_mem|memory~17_combout  & ( \ins_mem|memory~20_combout  & ( \mem_reg|registers[10][7]~DUPLICATE_q  ) ) ) # ( 
// \ins_mem|memory~17_combout  & ( !\ins_mem|memory~20_combout  & ( \mem_reg|registers[9][7]~q  ) ) ) # ( !\ins_mem|memory~17_combout  & ( !\ins_mem|memory~20_combout  & ( \mem_reg|registers[8][7]~q  ) ) )

	.dataa(!\mem_reg|registers[9][7]~q ),
	.datab(!\mem_reg|registers[8][7]~q ),
	.datac(!\mem_reg|registers[11][7]~q ),
	.datad(!\mem_reg|registers[10][7]~DUPLICATE_q ),
	.datae(!\ins_mem|memory~17_combout ),
	.dataf(!\ins_mem|memory~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux56~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux56~6 .extended_lut = "off";
defparam \mem_reg|Mux56~6 .lut_mask = 64'h3333555500FF0F0F;
defparam \mem_reg|Mux56~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y13_N26
dffeas \mem_reg|registers[7][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux24~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[7][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[7][7] .is_wysiwyg = "true";
defparam \mem_reg|registers[7][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y12_N46
dffeas \mem_reg|registers[5][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux24~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[5][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[5][7] .is_wysiwyg = "true";
defparam \mem_reg|registers[5][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y13_N58
dffeas \mem_reg|registers[4][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux24~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[4][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[4][7] .is_wysiwyg = "true";
defparam \mem_reg|registers[4][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y11_N52
dffeas \mem_reg|registers[6][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux24~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[6][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[6][7] .is_wysiwyg = "true";
defparam \mem_reg|registers[6][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y13_N27
cyclonev_lcell_comb \mem_reg|Mux56~7 (
// Equation(s):
// \mem_reg|Mux56~7_combout  = ( \ins_mem|memory~17_combout  & ( \ins_mem|memory~20_combout  & ( \mem_reg|registers[7][7]~q  ) ) ) # ( !\ins_mem|memory~17_combout  & ( \ins_mem|memory~20_combout  & ( \mem_reg|registers[6][7]~q  ) ) ) # ( 
// \ins_mem|memory~17_combout  & ( !\ins_mem|memory~20_combout  & ( \mem_reg|registers[5][7]~q  ) ) ) # ( !\ins_mem|memory~17_combout  & ( !\ins_mem|memory~20_combout  & ( \mem_reg|registers[4][7]~q  ) ) )

	.dataa(!\mem_reg|registers[7][7]~q ),
	.datab(!\mem_reg|registers[5][7]~q ),
	.datac(!\mem_reg|registers[4][7]~q ),
	.datad(!\mem_reg|registers[6][7]~q ),
	.datae(!\ins_mem|memory~17_combout ),
	.dataf(!\ins_mem|memory~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux56~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux56~7 .extended_lut = "off";
defparam \mem_reg|Mux56~7 .lut_mask = 64'h0F0F333300FF5555;
defparam \mem_reg|Mux56~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y14_N23
dffeas \mem_reg|registers[1][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux24~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[1][7] .is_wysiwyg = "true";
defparam \mem_reg|registers[1][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y14_N44
dffeas \mem_reg|registers[2][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux24~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[2][7] .is_wysiwyg = "true";
defparam \mem_reg|registers[2][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y13_N10
dffeas \mem_reg|registers[3][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux24~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[3][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[3][7] .is_wysiwyg = "true";
defparam \mem_reg|registers[3][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y14_N54
cyclonev_lcell_comb \mem_reg|Mux56~8 (
// Equation(s):
// \mem_reg|Mux56~8_combout  = ( \ins_mem|memory~20_combout  & ( \ins_mem|memory~17_combout  & ( \mem_reg|registers[3][7]~q  ) ) ) # ( !\ins_mem|memory~20_combout  & ( \ins_mem|memory~17_combout  & ( \mem_reg|registers[1][7]~q  ) ) ) # ( 
// \ins_mem|memory~20_combout  & ( !\ins_mem|memory~17_combout  & ( \mem_reg|registers[2][7]~q  ) ) )

	.dataa(!\mem_reg|registers[1][7]~q ),
	.datab(!\mem_reg|registers[2][7]~q ),
	.datac(!\mem_reg|registers[3][7]~q ),
	.datad(gnd),
	.datae(!\ins_mem|memory~20_combout ),
	.dataf(!\ins_mem|memory~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux56~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux56~8 .extended_lut = "off";
defparam \mem_reg|Mux56~8 .lut_mask = 64'h0000333355550F0F;
defparam \mem_reg|Mux56~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y13_N30
cyclonev_lcell_comb \mem_reg|Mux56~9 (
// Equation(s):
// \mem_reg|Mux56~9_combout  = ( \mem_reg|Mux56~7_combout  & ( \mem_reg|Mux56~8_combout  & ( (!\ins_mem|memory~26_combout ) # ((!\ins_mem|memory~23_combout  & ((\mem_reg|Mux56~6_combout ))) # (\ins_mem|memory~23_combout  & (\mem_reg|Mux56~5_combout ))) ) ) ) 
// # ( !\mem_reg|Mux56~7_combout  & ( \mem_reg|Mux56~8_combout  & ( (!\ins_mem|memory~23_combout  & ((!\ins_mem|memory~26_combout ) # ((\mem_reg|Mux56~6_combout )))) # (\ins_mem|memory~23_combout  & (\ins_mem|memory~26_combout  & (\mem_reg|Mux56~5_combout 
// ))) ) ) ) # ( \mem_reg|Mux56~7_combout  & ( !\mem_reg|Mux56~8_combout  & ( (!\ins_mem|memory~23_combout  & (\ins_mem|memory~26_combout  & ((\mem_reg|Mux56~6_combout )))) # (\ins_mem|memory~23_combout  & ((!\ins_mem|memory~26_combout ) # 
// ((\mem_reg|Mux56~5_combout )))) ) ) ) # ( !\mem_reg|Mux56~7_combout  & ( !\mem_reg|Mux56~8_combout  & ( (\ins_mem|memory~26_combout  & ((!\ins_mem|memory~23_combout  & ((\mem_reg|Mux56~6_combout ))) # (\ins_mem|memory~23_combout  & 
// (\mem_reg|Mux56~5_combout )))) ) ) )

	.dataa(!\ins_mem|memory~23_combout ),
	.datab(!\ins_mem|memory~26_combout ),
	.datac(!\mem_reg|Mux56~5_combout ),
	.datad(!\mem_reg|Mux56~6_combout ),
	.datae(!\mem_reg|Mux56~7_combout ),
	.dataf(!\mem_reg|Mux56~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux56~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux56~9 .extended_lut = "off";
defparam \mem_reg|Mux56~9 .lut_mask = 64'h0123456789ABCDEF;
defparam \mem_reg|Mux56~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y13_N33
cyclonev_lcell_comb \mem_reg|Mux56~10 (
// Equation(s):
// \mem_reg|Mux56~10_combout  = ( \mem_reg|Mux56~9_combout  & ( (!\ins_mem|memory~7_combout ) # (\mem_reg|Mux56~4_combout ) ) ) # ( !\mem_reg|Mux56~9_combout  & ( (\ins_mem|memory~7_combout  & \mem_reg|Mux56~4_combout ) ) )

	.dataa(!\ins_mem|memory~7_combout ),
	.datab(gnd),
	.datac(!\mem_reg|Mux56~4_combout ),
	.datad(gnd),
	.datae(!\mem_reg|Mux56~9_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux56~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux56~10 .extended_lut = "off";
defparam \mem_reg|Mux56~10 .lut_mask = 64'h0505AFAF0505AFAF;
defparam \mem_reg|Mux56~10 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y10_N0
cyclonev_ram_block \DataMem|ram_0|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\DataMem|wren[0]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\mem_reg|Mux56~10_combout ,\mem_reg|Mux57~10_combout ,\mem_reg|Mux58~10_combout ,\mem_reg|Mux59~10_combout ,\mem_reg|Mux60~10_combout ,\mem_reg|Mux61~10_combout ,\mem_reg|Mux62~10_combout ,\mem_reg|Mux63~10_combout }),
	.portaaddr({\alu|Mux21~0_combout ,\alu|Mux22~0_combout ,\alu|Mux23~2_combout ,\alu|Mux24~0_combout ,\alu|Mux25~0_combout ,\alu|Mux26~0_combout ,\alu|Mux27~0_combout ,\alu|Mux28~0_combout ,\alu|Mux29~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(20'b00000000000000000000),
	.portbaddr(9'b000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\DataMem|ram_0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \DataMem|ram_0|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \DataMem|ram_0|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \DataMem|ram_0|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "DataMemory_2:DataMem|ram:ram_0|altsyncram:altsyncram_component|altsyncram_jil1:auto_generated|ALTSYNCRAM";
defparam \DataMem|ram_0|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \DataMem|ram_0|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \DataMem|ram_0|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 9;
defparam \DataMem|ram_0|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \DataMem|ram_0|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \DataMem|ram_0|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \DataMem|ram_0|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 20;
defparam \DataMem|ram_0|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \DataMem|ram_0|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \DataMem|ram_0|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 511;
defparam \DataMem|ram_0|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 512;
defparam \DataMem|ram_0|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \DataMem|ram_0|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \DataMem|ram_0|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 9;
defparam \DataMem|ram_0|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 20;
defparam \DataMem|ram_0|altsyncram_component|auto_generated|ram_block1a0 .power_up_uninitialized = "true";
defparam \DataMem|ram_0|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X46_Y11_N6
cyclonev_lcell_comb \muxWrite|Mux25~0 (
// Equation(s):
// \muxWrite|Mux25~0_combout  = ( \alu|Mux25~0_combout  & ( (!\muxWrite|Mux28~1_combout ) # ((!\con_unit|rudata|out [0] & ((\adder|Add0~13_sumout ))) # (\con_unit|rudata|out [0] & (\DataMem|ram_0|altsyncram_component|auto_generated|q_a [6]))) ) ) # ( 
// !\alu|Mux25~0_combout  & ( (\muxWrite|Mux28~1_combout  & ((!\con_unit|rudata|out [0] & ((\adder|Add0~13_sumout ))) # (\con_unit|rudata|out [0] & (\DataMem|ram_0|altsyncram_component|auto_generated|q_a [6])))) ) )

	.dataa(!\con_unit|rudata|out [0]),
	.datab(!\muxWrite|Mux28~1_combout ),
	.datac(!\DataMem|ram_0|altsyncram_component|auto_generated|q_a [6]),
	.datad(!\adder|Add0~13_sumout ),
	.datae(gnd),
	.dataf(!\alu|Mux25~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxWrite|Mux25~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxWrite|Mux25~0 .extended_lut = "off";
defparam \muxWrite|Mux25~0 .lut_mask = 64'h01230123CDEFCDEF;
defparam \muxWrite|Mux25~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y9_N29
dffeas \mem_reg|registers[5][6]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux25~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[5][6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[5][6]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_reg|registers[5][6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y9_N32
dffeas \mem_reg|registers[6][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux25~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[6][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[6][6] .is_wysiwyg = "true";
defparam \mem_reg|registers[6][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y14_N11
dffeas \mem_reg|registers[4][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux25~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[4][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[4][6] .is_wysiwyg = "true";
defparam \mem_reg|registers[4][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y9_N44
dffeas \mem_reg|registers[7][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux25~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[7][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[7][6] .is_wysiwyg = "true";
defparam \mem_reg|registers[7][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y9_N33
cyclonev_lcell_comb \mem_reg|Mux57~7 (
// Equation(s):
// \mem_reg|Mux57~7_combout  = ( \ins_mem|memory~20_combout  & ( \ins_mem|memory~17_combout  & ( \mem_reg|registers[7][6]~q  ) ) ) # ( !\ins_mem|memory~20_combout  & ( \ins_mem|memory~17_combout  & ( \mem_reg|registers[5][6]~DUPLICATE_q  ) ) ) # ( 
// \ins_mem|memory~20_combout  & ( !\ins_mem|memory~17_combout  & ( \mem_reg|registers[6][6]~q  ) ) ) # ( !\ins_mem|memory~20_combout  & ( !\ins_mem|memory~17_combout  & ( \mem_reg|registers[4][6]~q  ) ) )

	.dataa(!\mem_reg|registers[5][6]~DUPLICATE_q ),
	.datab(!\mem_reg|registers[6][6]~q ),
	.datac(!\mem_reg|registers[4][6]~q ),
	.datad(!\mem_reg|registers[7][6]~q ),
	.datae(!\ins_mem|memory~20_combout ),
	.dataf(!\ins_mem|memory~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux57~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux57~7 .extended_lut = "off";
defparam \mem_reg|Mux57~7 .lut_mask = 64'h0F0F3333555500FF;
defparam \mem_reg|Mux57~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y12_N22
dffeas \mem_reg|registers[13][6]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux25~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[13][6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[13][6]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_reg|registers[13][6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y13_N20
dffeas \mem_reg|registers[15][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux25~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[15][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[15][6] .is_wysiwyg = "true";
defparam \mem_reg|registers[15][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y11_N15
cyclonev_lcell_comb \mem_reg|registers[12][6]~feeder (
// Equation(s):
// \mem_reg|registers[12][6]~feeder_combout  = ( \muxWrite|Mux25~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\muxWrite|Mux25~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|registers[12][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|registers[12][6]~feeder .extended_lut = "off";
defparam \mem_reg|registers[12][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mem_reg|registers[12][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y11_N16
dffeas \mem_reg|registers[12][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_reg|registers[12][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[12][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[12][6] .is_wysiwyg = "true";
defparam \mem_reg|registers[12][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y12_N28
dffeas \mem_reg|registers[14][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux25~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[14][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[14][6] .is_wysiwyg = "true";
defparam \mem_reg|registers[14][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y13_N42
cyclonev_lcell_comb \mem_reg|Mux57~5 (
// Equation(s):
// \mem_reg|Mux57~5_combout  = ( \ins_mem|memory~17_combout  & ( \ins_mem|memory~20_combout  & ( \mem_reg|registers[15][6]~q  ) ) ) # ( !\ins_mem|memory~17_combout  & ( \ins_mem|memory~20_combout  & ( \mem_reg|registers[14][6]~q  ) ) ) # ( 
// \ins_mem|memory~17_combout  & ( !\ins_mem|memory~20_combout  & ( \mem_reg|registers[13][6]~DUPLICATE_q  ) ) ) # ( !\ins_mem|memory~17_combout  & ( !\ins_mem|memory~20_combout  & ( \mem_reg|registers[12][6]~q  ) ) )

	.dataa(!\mem_reg|registers[13][6]~DUPLICATE_q ),
	.datab(!\mem_reg|registers[15][6]~q ),
	.datac(!\mem_reg|registers[12][6]~q ),
	.datad(!\mem_reg|registers[14][6]~q ),
	.datae(!\ins_mem|memory~17_combout ),
	.dataf(!\ins_mem|memory~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux57~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux57~5 .extended_lut = "off";
defparam \mem_reg|Mux57~5 .lut_mask = 64'h0F0F555500FF3333;
defparam \mem_reg|Mux57~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y11_N58
dffeas \mem_reg|registers[8][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux25~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[8][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[8][6] .is_wysiwyg = "true";
defparam \mem_reg|registers[8][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y11_N14
dffeas \mem_reg|registers[10][6]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux25~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[10][6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[10][6]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_reg|registers[10][6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y10_N42
cyclonev_lcell_comb \mem_reg|registers[11][6]~feeder (
// Equation(s):
// \mem_reg|registers[11][6]~feeder_combout  = ( \muxWrite|Mux25~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\muxWrite|Mux25~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|registers[11][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|registers[11][6]~feeder .extended_lut = "off";
defparam \mem_reg|registers[11][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mem_reg|registers[11][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y10_N44
dffeas \mem_reg|registers[11][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_reg|registers[11][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[11][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[11][6] .is_wysiwyg = "true";
defparam \mem_reg|registers[11][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y11_N23
dffeas \mem_reg|registers[9][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux25~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[9][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[9][6] .is_wysiwyg = "true";
defparam \mem_reg|registers[9][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y11_N15
cyclonev_lcell_comb \mem_reg|Mux57~6 (
// Equation(s):
// \mem_reg|Mux57~6_combout  = ( \ins_mem|memory~20_combout  & ( \ins_mem|memory~17_combout  & ( \mem_reg|registers[11][6]~q  ) ) ) # ( !\ins_mem|memory~20_combout  & ( \ins_mem|memory~17_combout  & ( \mem_reg|registers[9][6]~q  ) ) ) # ( 
// \ins_mem|memory~20_combout  & ( !\ins_mem|memory~17_combout  & ( \mem_reg|registers[10][6]~DUPLICATE_q  ) ) ) # ( !\ins_mem|memory~20_combout  & ( !\ins_mem|memory~17_combout  & ( \mem_reg|registers[8][6]~q  ) ) )

	.dataa(!\mem_reg|registers[8][6]~q ),
	.datab(!\mem_reg|registers[10][6]~DUPLICATE_q ),
	.datac(!\mem_reg|registers[11][6]~q ),
	.datad(!\mem_reg|registers[9][6]~q ),
	.datae(!\ins_mem|memory~20_combout ),
	.dataf(!\ins_mem|memory~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux57~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux57~6 .extended_lut = "off";
defparam \mem_reg|Mux57~6 .lut_mask = 64'h5555333300FF0F0F;
defparam \mem_reg|Mux57~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y13_N49
dffeas \mem_reg|registers[2][6]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux25~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[2][6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[2][6]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_reg|registers[2][6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y10_N17
dffeas \mem_reg|registers[1][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux25~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[1][6] .is_wysiwyg = "true";
defparam \mem_reg|registers[1][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y13_N46
dffeas \mem_reg|registers[3][6]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux25~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[3][6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[3][6]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_reg|registers[3][6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y10_N33
cyclonev_lcell_comb \mem_reg|Mux57~8 (
// Equation(s):
// \mem_reg|Mux57~8_combout  = ( \ins_mem|memory~20_combout  & ( \ins_mem|memory~17_combout  & ( \mem_reg|registers[3][6]~DUPLICATE_q  ) ) ) # ( !\ins_mem|memory~20_combout  & ( \ins_mem|memory~17_combout  & ( \mem_reg|registers[1][6]~q  ) ) ) # ( 
// \ins_mem|memory~20_combout  & ( !\ins_mem|memory~17_combout  & ( \mem_reg|registers[2][6]~DUPLICATE_q  ) ) )

	.dataa(gnd),
	.datab(!\mem_reg|registers[2][6]~DUPLICATE_q ),
	.datac(!\mem_reg|registers[1][6]~q ),
	.datad(!\mem_reg|registers[3][6]~DUPLICATE_q ),
	.datae(!\ins_mem|memory~20_combout ),
	.dataf(!\ins_mem|memory~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux57~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux57~8 .extended_lut = "off";
defparam \mem_reg|Mux57~8 .lut_mask = 64'h000033330F0F00FF;
defparam \mem_reg|Mux57~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y13_N6
cyclonev_lcell_comb \mem_reg|Mux57~9 (
// Equation(s):
// \mem_reg|Mux57~9_combout  = ( \mem_reg|Mux57~6_combout  & ( \mem_reg|Mux57~8_combout  & ( (!\ins_mem|memory~23_combout ) # ((!\ins_mem|memory~26_combout  & (\mem_reg|Mux57~7_combout )) # (\ins_mem|memory~26_combout  & ((\mem_reg|Mux57~5_combout )))) ) ) ) 
// # ( !\mem_reg|Mux57~6_combout  & ( \mem_reg|Mux57~8_combout  & ( (!\ins_mem|memory~26_combout  & ((!\ins_mem|memory~23_combout ) # ((\mem_reg|Mux57~7_combout )))) # (\ins_mem|memory~26_combout  & (\ins_mem|memory~23_combout  & ((\mem_reg|Mux57~5_combout 
// )))) ) ) ) # ( \mem_reg|Mux57~6_combout  & ( !\mem_reg|Mux57~8_combout  & ( (!\ins_mem|memory~26_combout  & (\ins_mem|memory~23_combout  & (\mem_reg|Mux57~7_combout ))) # (\ins_mem|memory~26_combout  & ((!\ins_mem|memory~23_combout ) # 
// ((\mem_reg|Mux57~5_combout )))) ) ) ) # ( !\mem_reg|Mux57~6_combout  & ( !\mem_reg|Mux57~8_combout  & ( (\ins_mem|memory~23_combout  & ((!\ins_mem|memory~26_combout  & (\mem_reg|Mux57~7_combout )) # (\ins_mem|memory~26_combout  & 
// ((\mem_reg|Mux57~5_combout ))))) ) ) )

	.dataa(!\ins_mem|memory~26_combout ),
	.datab(!\ins_mem|memory~23_combout ),
	.datac(!\mem_reg|Mux57~7_combout ),
	.datad(!\mem_reg|Mux57~5_combout ),
	.datae(!\mem_reg|Mux57~6_combout ),
	.dataf(!\mem_reg|Mux57~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux57~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux57~9 .extended_lut = "off";
defparam \mem_reg|Mux57~9 .lut_mask = 64'h021346578A9BCEDF;
defparam \mem_reg|Mux57~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y11_N56
dffeas \mem_reg|registers[31][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux25~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[31][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[31][6] .is_wysiwyg = "true";
defparam \mem_reg|registers[31][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y8_N56
dffeas \mem_reg|registers[23][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux25~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[23][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[23][6] .is_wysiwyg = "true";
defparam \mem_reg|registers[23][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y9_N17
dffeas \mem_reg|registers[27][6]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux25~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[27][6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[27][6]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_reg|registers[27][6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y8_N40
dffeas \mem_reg|registers[19][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux25~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[19][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[19][6] .is_wysiwyg = "true";
defparam \mem_reg|registers[19][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N39
cyclonev_lcell_comb \mem_reg|Mux57~3 (
// Equation(s):
// \mem_reg|Mux57~3_combout  = ( \ins_mem|memory~26_combout  & ( \ins_mem|memory~23_combout  & ( \mem_reg|registers[31][6]~q  ) ) ) # ( !\ins_mem|memory~26_combout  & ( \ins_mem|memory~23_combout  & ( \mem_reg|registers[23][6]~q  ) ) ) # ( 
// \ins_mem|memory~26_combout  & ( !\ins_mem|memory~23_combout  & ( \mem_reg|registers[27][6]~DUPLICATE_q  ) ) ) # ( !\ins_mem|memory~26_combout  & ( !\ins_mem|memory~23_combout  & ( \mem_reg|registers[19][6]~q  ) ) )

	.dataa(!\mem_reg|registers[31][6]~q ),
	.datab(!\mem_reg|registers[23][6]~q ),
	.datac(!\mem_reg|registers[27][6]~DUPLICATE_q ),
	.datad(!\mem_reg|registers[19][6]~q ),
	.datae(!\ins_mem|memory~26_combout ),
	.dataf(!\ins_mem|memory~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux57~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux57~3 .extended_lut = "off";
defparam \mem_reg|Mux57~3 .lut_mask = 64'h00FF0F0F33335555;
defparam \mem_reg|Mux57~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y9_N33
cyclonev_lcell_comb \mem_reg|registers[25][6]~feeder (
// Equation(s):
// \mem_reg|registers[25][6]~feeder_combout  = ( \muxWrite|Mux25~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\muxWrite|Mux25~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|registers[25][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|registers[25][6]~feeder .extended_lut = "off";
defparam \mem_reg|registers[25][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mem_reg|registers[25][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y9_N34
dffeas \mem_reg|registers[25][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_reg|registers[25][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[25][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[25][6] .is_wysiwyg = "true";
defparam \mem_reg|registers[25][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y7_N13
dffeas \mem_reg|registers[21][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux25~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[21][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[21][6] .is_wysiwyg = "true";
defparam \mem_reg|registers[21][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y7_N19
dffeas \mem_reg|registers[17][6]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux25~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[17][6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[17][6]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_reg|registers[17][6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y9_N55
dffeas \mem_reg|registers[29][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux25~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[29][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[29][6] .is_wysiwyg = "true";
defparam \mem_reg|registers[29][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N30
cyclonev_lcell_comb \mem_reg|Mux57~1 (
// Equation(s):
// \mem_reg|Mux57~1_combout  = ( \ins_mem|memory~26_combout  & ( \ins_mem|memory~23_combout  & ( \mem_reg|registers[29][6]~q  ) ) ) # ( !\ins_mem|memory~26_combout  & ( \ins_mem|memory~23_combout  & ( \mem_reg|registers[21][6]~q  ) ) ) # ( 
// \ins_mem|memory~26_combout  & ( !\ins_mem|memory~23_combout  & ( \mem_reg|registers[25][6]~q  ) ) ) # ( !\ins_mem|memory~26_combout  & ( !\ins_mem|memory~23_combout  & ( \mem_reg|registers[17][6]~DUPLICATE_q  ) ) )

	.dataa(!\mem_reg|registers[25][6]~q ),
	.datab(!\mem_reg|registers[21][6]~q ),
	.datac(!\mem_reg|registers[17][6]~DUPLICATE_q ),
	.datad(!\mem_reg|registers[29][6]~q ),
	.datae(!\ins_mem|memory~26_combout ),
	.dataf(!\ins_mem|memory~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux57~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux57~1 .extended_lut = "off";
defparam \mem_reg|Mux57~1 .lut_mask = 64'h0F0F5555333300FF;
defparam \mem_reg|Mux57~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y9_N29
dffeas \mem_reg|registers[30][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux25~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[30][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[30][6] .is_wysiwyg = "true";
defparam \mem_reg|registers[30][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y9_N52
dffeas \mem_reg|registers[26][6]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux25~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[26][6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[26][6]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_reg|registers[26][6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y8_N49
dffeas \mem_reg|registers[18][6]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux25~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[18][6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[18][6]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_reg|registers[18][6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y8_N33
cyclonev_lcell_comb \mem_reg|registers[22][6]~feeder (
// Equation(s):
// \mem_reg|registers[22][6]~feeder_combout  = ( \muxWrite|Mux25~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\muxWrite|Mux25~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|registers[22][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|registers[22][6]~feeder .extended_lut = "off";
defparam \mem_reg|registers[22][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mem_reg|registers[22][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y8_N34
dffeas \mem_reg|registers[22][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_reg|registers[22][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[22][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[22][6] .is_wysiwyg = "true";
defparam \mem_reg|registers[22][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N21
cyclonev_lcell_comb \mem_reg|Mux57~2 (
// Equation(s):
// \mem_reg|Mux57~2_combout  = ( \ins_mem|memory~26_combout  & ( \ins_mem|memory~23_combout  & ( \mem_reg|registers[30][6]~q  ) ) ) # ( !\ins_mem|memory~26_combout  & ( \ins_mem|memory~23_combout  & ( \mem_reg|registers[22][6]~q  ) ) ) # ( 
// \ins_mem|memory~26_combout  & ( !\ins_mem|memory~23_combout  & ( \mem_reg|registers[26][6]~DUPLICATE_q  ) ) ) # ( !\ins_mem|memory~26_combout  & ( !\ins_mem|memory~23_combout  & ( \mem_reg|registers[18][6]~DUPLICATE_q  ) ) )

	.dataa(!\mem_reg|registers[30][6]~q ),
	.datab(!\mem_reg|registers[26][6]~DUPLICATE_q ),
	.datac(!\mem_reg|registers[18][6]~DUPLICATE_q ),
	.datad(!\mem_reg|registers[22][6]~q ),
	.datae(!\ins_mem|memory~26_combout ),
	.dataf(!\ins_mem|memory~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux57~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux57~2 .extended_lut = "off";
defparam \mem_reg|Mux57~2 .lut_mask = 64'h0F0F333300FF5555;
defparam \mem_reg|Mux57~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y7_N56
dffeas \mem_reg|registers[16][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux25~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[16][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[16][6] .is_wysiwyg = "true";
defparam \mem_reg|registers[16][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y7_N44
dffeas \mem_reg|registers[28][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux25~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[28][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[28][6] .is_wysiwyg = "true";
defparam \mem_reg|registers[28][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y7_N41
dffeas \mem_reg|registers[20][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux25~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[20][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[20][6] .is_wysiwyg = "true";
defparam \mem_reg|registers[20][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y9_N36
cyclonev_lcell_comb \mem_reg|registers[24][6]~feeder (
// Equation(s):
// \mem_reg|registers[24][6]~feeder_combout  = ( \muxWrite|Mux25~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\muxWrite|Mux25~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|registers[24][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|registers[24][6]~feeder .extended_lut = "off";
defparam \mem_reg|registers[24][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mem_reg|registers[24][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y9_N37
dffeas \mem_reg|registers[24][6]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_reg|registers[24][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[24][6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[24][6]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_reg|registers[24][6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y7_N51
cyclonev_lcell_comb \mem_reg|Mux57~0 (
// Equation(s):
// \mem_reg|Mux57~0_combout  = ( \ins_mem|memory~26_combout  & ( \ins_mem|memory~23_combout  & ( \mem_reg|registers[28][6]~q  ) ) ) # ( !\ins_mem|memory~26_combout  & ( \ins_mem|memory~23_combout  & ( \mem_reg|registers[20][6]~q  ) ) ) # ( 
// \ins_mem|memory~26_combout  & ( !\ins_mem|memory~23_combout  & ( \mem_reg|registers[24][6]~DUPLICATE_q  ) ) ) # ( !\ins_mem|memory~26_combout  & ( !\ins_mem|memory~23_combout  & ( \mem_reg|registers[16][6]~q  ) ) )

	.dataa(!\mem_reg|registers[16][6]~q ),
	.datab(!\mem_reg|registers[28][6]~q ),
	.datac(!\mem_reg|registers[20][6]~q ),
	.datad(!\mem_reg|registers[24][6]~DUPLICATE_q ),
	.datae(!\ins_mem|memory~26_combout ),
	.dataf(!\ins_mem|memory~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux57~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux57~0 .extended_lut = "off";
defparam \mem_reg|Mux57~0 .lut_mask = 64'h555500FF0F0F3333;
defparam \mem_reg|Mux57~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y9_N12
cyclonev_lcell_comb \mem_reg|Mux57~4 (
// Equation(s):
// \mem_reg|Mux57~4_combout  = ( \mem_reg|Mux57~2_combout  & ( \mem_reg|Mux57~0_combout  & ( (!\ins_mem|memory~17_combout ) # ((!\ins_mem|memory~20_combout  & ((\mem_reg|Mux57~1_combout ))) # (\ins_mem|memory~20_combout  & (\mem_reg|Mux57~3_combout ))) ) ) ) 
// # ( !\mem_reg|Mux57~2_combout  & ( \mem_reg|Mux57~0_combout  & ( (!\ins_mem|memory~17_combout  & (!\ins_mem|memory~20_combout )) # (\ins_mem|memory~17_combout  & ((!\ins_mem|memory~20_combout  & ((\mem_reg|Mux57~1_combout ))) # (\ins_mem|memory~20_combout 
//  & (\mem_reg|Mux57~3_combout )))) ) ) ) # ( \mem_reg|Mux57~2_combout  & ( !\mem_reg|Mux57~0_combout  & ( (!\ins_mem|memory~17_combout  & (\ins_mem|memory~20_combout )) # (\ins_mem|memory~17_combout  & ((!\ins_mem|memory~20_combout  & 
// ((\mem_reg|Mux57~1_combout ))) # (\ins_mem|memory~20_combout  & (\mem_reg|Mux57~3_combout )))) ) ) ) # ( !\mem_reg|Mux57~2_combout  & ( !\mem_reg|Mux57~0_combout  & ( (\ins_mem|memory~17_combout  & ((!\ins_mem|memory~20_combout  & 
// ((\mem_reg|Mux57~1_combout ))) # (\ins_mem|memory~20_combout  & (\mem_reg|Mux57~3_combout )))) ) ) )

	.dataa(!\ins_mem|memory~17_combout ),
	.datab(!\ins_mem|memory~20_combout ),
	.datac(!\mem_reg|Mux57~3_combout ),
	.datad(!\mem_reg|Mux57~1_combout ),
	.datae(!\mem_reg|Mux57~2_combout ),
	.dataf(!\mem_reg|Mux57~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux57~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux57~4 .extended_lut = "off";
defparam \mem_reg|Mux57~4 .lut_mask = 64'h0145236789CDABEF;
defparam \mem_reg|Mux57~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y13_N6
cyclonev_lcell_comb \mem_reg|Mux57~10 (
// Equation(s):
// \mem_reg|Mux57~10_combout  = ( \mem_reg|Mux57~4_combout  & ( (\mem_reg|Mux57~9_combout ) # (\ins_mem|memory~7_combout ) ) ) # ( !\mem_reg|Mux57~4_combout  & ( (!\ins_mem|memory~7_combout  & \mem_reg|Mux57~9_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ins_mem|memory~7_combout ),
	.datad(!\mem_reg|Mux57~9_combout ),
	.datae(gnd),
	.dataf(!\mem_reg|Mux57~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux57~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux57~10 .extended_lut = "off";
defparam \mem_reg|Mux57~10 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \mem_reg|Mux57~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y11_N42
cyclonev_lcell_comb \muxWrite|Mux27~0 (
// Equation(s):
// \muxWrite|Mux27~0_combout  = ( \alu|Mux27~0_combout  & ( (!\muxWrite|Mux28~1_combout ) # ((!\con_unit|rudata|out [0] & ((\adder|Add0~25_sumout ))) # (\con_unit|rudata|out [0] & (\DataMem|ram_0|altsyncram_component|auto_generated|q_a [4]))) ) ) # ( 
// !\alu|Mux27~0_combout  & ( (\muxWrite|Mux28~1_combout  & ((!\con_unit|rudata|out [0] & ((\adder|Add0~25_sumout ))) # (\con_unit|rudata|out [0] & (\DataMem|ram_0|altsyncram_component|auto_generated|q_a [4])))) ) )

	.dataa(!\con_unit|rudata|out [0]),
	.datab(!\muxWrite|Mux28~1_combout ),
	.datac(!\DataMem|ram_0|altsyncram_component|auto_generated|q_a [4]),
	.datad(!\adder|Add0~25_sumout ),
	.datae(gnd),
	.dataf(!\alu|Mux27~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxWrite|Mux27~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxWrite|Mux27~0 .extended_lut = "off";
defparam \muxWrite|Mux27~0 .lut_mask = 64'h01230123CDEFCDEF;
defparam \muxWrite|Mux27~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y14_N28
dffeas \mem_reg|registers[4][4]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux27~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[4][4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[4][4]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_reg|registers[4][4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y11_N31
dffeas \mem_reg|registers[5][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux27~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[5][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[5][4] .is_wysiwyg = "true";
defparam \mem_reg|registers[5][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y14_N50
dffeas \mem_reg|registers[7][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux27~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[7][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[7][4] .is_wysiwyg = "true";
defparam \mem_reg|registers[7][4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y13_N42
cyclonev_lcell_comb \mem_reg|registers[6][4]~feeder (
// Equation(s):
// \mem_reg|registers[6][4]~feeder_combout  = ( \muxWrite|Mux27~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\muxWrite|Mux27~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|registers[6][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|registers[6][4]~feeder .extended_lut = "off";
defparam \mem_reg|registers[6][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mem_reg|registers[6][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y13_N44
dffeas \mem_reg|registers[6][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_reg|registers[6][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[6][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[6][4] .is_wysiwyg = "true";
defparam \mem_reg|registers[6][4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y13_N6
cyclonev_lcell_comb \mem_reg|Mux59~7 (
// Equation(s):
// \mem_reg|Mux59~7_combout  = ( \ins_mem|memory~20_combout  & ( \ins_mem|memory~17_combout  & ( \mem_reg|registers[7][4]~q  ) ) ) # ( !\ins_mem|memory~20_combout  & ( \ins_mem|memory~17_combout  & ( \mem_reg|registers[5][4]~q  ) ) ) # ( 
// \ins_mem|memory~20_combout  & ( !\ins_mem|memory~17_combout  & ( \mem_reg|registers[6][4]~q  ) ) ) # ( !\ins_mem|memory~20_combout  & ( !\ins_mem|memory~17_combout  & ( \mem_reg|registers[4][4]~DUPLICATE_q  ) ) )

	.dataa(!\mem_reg|registers[4][4]~DUPLICATE_q ),
	.datab(!\mem_reg|registers[5][4]~q ),
	.datac(!\mem_reg|registers[7][4]~q ),
	.datad(!\mem_reg|registers[6][4]~q ),
	.datae(!\ins_mem|memory~20_combout ),
	.dataf(!\ins_mem|memory~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux59~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux59~7 .extended_lut = "off";
defparam \mem_reg|Mux59~7 .lut_mask = 64'h555500FF33330F0F;
defparam \mem_reg|Mux59~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y12_N12
cyclonev_lcell_comb \mem_reg|registers[12][4]~feeder (
// Equation(s):
// \mem_reg|registers[12][4]~feeder_combout  = ( \muxWrite|Mux27~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\muxWrite|Mux27~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|registers[12][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|registers[12][4]~feeder .extended_lut = "off";
defparam \mem_reg|registers[12][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mem_reg|registers[12][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y12_N13
dffeas \mem_reg|registers[12][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_reg|registers[12][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[12][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[12][4] .is_wysiwyg = "true";
defparam \mem_reg|registers[12][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y12_N47
dffeas \mem_reg|registers[13][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux27~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[13][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[13][4] .is_wysiwyg = "true";
defparam \mem_reg|registers[13][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y12_N13
dffeas \mem_reg|registers[15][4]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux27~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[15][4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[15][4]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_reg|registers[15][4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y12_N37
dffeas \mem_reg|registers[14][4]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux27~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[14][4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[14][4]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_reg|registers[14][4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y13_N18
cyclonev_lcell_comb \mem_reg|Mux59~5 (
// Equation(s):
// \mem_reg|Mux59~5_combout  = ( \ins_mem|memory~17_combout  & ( \ins_mem|memory~20_combout  & ( \mem_reg|registers[15][4]~DUPLICATE_q  ) ) ) # ( !\ins_mem|memory~17_combout  & ( \ins_mem|memory~20_combout  & ( \mem_reg|registers[14][4]~DUPLICATE_q  ) ) ) # 
// ( \ins_mem|memory~17_combout  & ( !\ins_mem|memory~20_combout  & ( \mem_reg|registers[13][4]~q  ) ) ) # ( !\ins_mem|memory~17_combout  & ( !\ins_mem|memory~20_combout  & ( \mem_reg|registers[12][4]~q  ) ) )

	.dataa(!\mem_reg|registers[12][4]~q ),
	.datab(!\mem_reg|registers[13][4]~q ),
	.datac(!\mem_reg|registers[15][4]~DUPLICATE_q ),
	.datad(!\mem_reg|registers[14][4]~DUPLICATE_q ),
	.datae(!\ins_mem|memory~17_combout ),
	.dataf(!\ins_mem|memory~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux59~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux59~5 .extended_lut = "off";
defparam \mem_reg|Mux59~5 .lut_mask = 64'h5555333300FF0F0F;
defparam \mem_reg|Mux59~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y11_N5
dffeas \mem_reg|registers[10][4]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux27~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[10][4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[10][4]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_reg|registers[10][4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y11_N11
dffeas \mem_reg|registers[9][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux27~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[9][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[9][4] .is_wysiwyg = "true";
defparam \mem_reg|registers[9][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y10_N23
dffeas \mem_reg|registers[8][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux27~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[8][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[8][4] .is_wysiwyg = "true";
defparam \mem_reg|registers[8][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y10_N38
dffeas \mem_reg|registers[11][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux27~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[11][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[11][4] .is_wysiwyg = "true";
defparam \mem_reg|registers[11][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y11_N24
cyclonev_lcell_comb \mem_reg|Mux59~6 (
// Equation(s):
// \mem_reg|Mux59~6_combout  = ( \ins_mem|memory~20_combout  & ( \ins_mem|memory~17_combout  & ( \mem_reg|registers[11][4]~q  ) ) ) # ( !\ins_mem|memory~20_combout  & ( \ins_mem|memory~17_combout  & ( \mem_reg|registers[9][4]~q  ) ) ) # ( 
// \ins_mem|memory~20_combout  & ( !\ins_mem|memory~17_combout  & ( \mem_reg|registers[10][4]~DUPLICATE_q  ) ) ) # ( !\ins_mem|memory~20_combout  & ( !\ins_mem|memory~17_combout  & ( \mem_reg|registers[8][4]~q  ) ) )

	.dataa(!\mem_reg|registers[10][4]~DUPLICATE_q ),
	.datab(!\mem_reg|registers[9][4]~q ),
	.datac(!\mem_reg|registers[8][4]~q ),
	.datad(!\mem_reg|registers[11][4]~q ),
	.datae(!\ins_mem|memory~20_combout ),
	.dataf(!\ins_mem|memory~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux59~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux59~6 .extended_lut = "off";
defparam \mem_reg|Mux59~6 .lut_mask = 64'h0F0F5555333300FF;
defparam \mem_reg|Mux59~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y13_N26
dffeas \mem_reg|registers[1][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux27~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[1][4] .is_wysiwyg = "true";
defparam \mem_reg|registers[1][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y13_N32
dffeas \mem_reg|registers[3][4]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux27~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[3][4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[3][4]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_reg|registers[3][4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y13_N22
dffeas \mem_reg|registers[2][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux27~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[2][4] .is_wysiwyg = "true";
defparam \mem_reg|registers[2][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y13_N3
cyclonev_lcell_comb \mem_reg|Mux59~8 (
// Equation(s):
// \mem_reg|Mux59~8_combout  = ( \ins_mem|memory~20_combout  & ( (!\ins_mem|memory~17_combout  & ((\mem_reg|registers[2][4]~q ))) # (\ins_mem|memory~17_combout  & (\mem_reg|registers[3][4]~DUPLICATE_q )) ) ) # ( !\ins_mem|memory~20_combout  & ( 
// (\mem_reg|registers[1][4]~q  & \ins_mem|memory~17_combout ) ) )

	.dataa(!\mem_reg|registers[1][4]~q ),
	.datab(!\mem_reg|registers[3][4]~DUPLICATE_q ),
	.datac(!\mem_reg|registers[2][4]~q ),
	.datad(!\ins_mem|memory~17_combout ),
	.datae(gnd),
	.dataf(!\ins_mem|memory~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux59~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux59~8 .extended_lut = "off";
defparam \mem_reg|Mux59~8 .lut_mask = 64'h005500550F330F33;
defparam \mem_reg|Mux59~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y13_N42
cyclonev_lcell_comb \mem_reg|Mux59~9 (
// Equation(s):
// \mem_reg|Mux59~9_combout  = ( \mem_reg|Mux59~6_combout  & ( \mem_reg|Mux59~8_combout  & ( (!\ins_mem|memory~23_combout ) # ((!\ins_mem|memory~26_combout  & (\mem_reg|Mux59~7_combout )) # (\ins_mem|memory~26_combout  & ((\mem_reg|Mux59~5_combout )))) ) ) ) 
// # ( !\mem_reg|Mux59~6_combout  & ( \mem_reg|Mux59~8_combout  & ( (!\ins_mem|memory~23_combout  & (((!\ins_mem|memory~26_combout )))) # (\ins_mem|memory~23_combout  & ((!\ins_mem|memory~26_combout  & (\mem_reg|Mux59~7_combout )) # 
// (\ins_mem|memory~26_combout  & ((\mem_reg|Mux59~5_combout ))))) ) ) ) # ( \mem_reg|Mux59~6_combout  & ( !\mem_reg|Mux59~8_combout  & ( (!\ins_mem|memory~23_combout  & (((\ins_mem|memory~26_combout )))) # (\ins_mem|memory~23_combout  & 
// ((!\ins_mem|memory~26_combout  & (\mem_reg|Mux59~7_combout )) # (\ins_mem|memory~26_combout  & ((\mem_reg|Mux59~5_combout ))))) ) ) ) # ( !\mem_reg|Mux59~6_combout  & ( !\mem_reg|Mux59~8_combout  & ( (\ins_mem|memory~23_combout  & 
// ((!\ins_mem|memory~26_combout  & (\mem_reg|Mux59~7_combout )) # (\ins_mem|memory~26_combout  & ((\mem_reg|Mux59~5_combout ))))) ) ) )

	.dataa(!\mem_reg|Mux59~7_combout ),
	.datab(!\ins_mem|memory~23_combout ),
	.datac(!\mem_reg|Mux59~5_combout ),
	.datad(!\ins_mem|memory~26_combout ),
	.datae(!\mem_reg|Mux59~6_combout ),
	.dataf(!\mem_reg|Mux59~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux59~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux59~9 .extended_lut = "off";
defparam \mem_reg|Mux59~9 .lut_mask = 64'h110311CFDD03DDCF;
defparam \mem_reg|Mux59~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y8_N21
cyclonev_lcell_comb \mem_reg|registers[19][4]~feeder (
// Equation(s):
// \mem_reg|registers[19][4]~feeder_combout  = ( \muxWrite|Mux27~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\muxWrite|Mux27~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|registers[19][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|registers[19][4]~feeder .extended_lut = "off";
defparam \mem_reg|registers[19][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mem_reg|registers[19][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y8_N23
dffeas \mem_reg|registers[19][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_reg|registers[19][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[19][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[19][4] .is_wysiwyg = "true";
defparam \mem_reg|registers[19][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y8_N25
dffeas \mem_reg|registers[23][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux27~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[23][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[23][4] .is_wysiwyg = "true";
defparam \mem_reg|registers[23][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y8_N47
dffeas \mem_reg|registers[27][4]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux27~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[27][4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[27][4]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_reg|registers[27][4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y11_N5
dffeas \mem_reg|registers[31][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux27~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[31][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[31][4] .is_wysiwyg = "true";
defparam \mem_reg|registers[31][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y8_N33
cyclonev_lcell_comb \mem_reg|Mux59~3 (
// Equation(s):
// \mem_reg|Mux59~3_combout  = ( \ins_mem|memory~26_combout  & ( \ins_mem|memory~23_combout  & ( \mem_reg|registers[31][4]~q  ) ) ) # ( !\ins_mem|memory~26_combout  & ( \ins_mem|memory~23_combout  & ( \mem_reg|registers[23][4]~q  ) ) ) # ( 
// \ins_mem|memory~26_combout  & ( !\ins_mem|memory~23_combout  & ( \mem_reg|registers[27][4]~DUPLICATE_q  ) ) ) # ( !\ins_mem|memory~26_combout  & ( !\ins_mem|memory~23_combout  & ( \mem_reg|registers[19][4]~q  ) ) )

	.dataa(!\mem_reg|registers[19][4]~q ),
	.datab(!\mem_reg|registers[23][4]~q ),
	.datac(!\mem_reg|registers[27][4]~DUPLICATE_q ),
	.datad(!\mem_reg|registers[31][4]~q ),
	.datae(!\ins_mem|memory~26_combout ),
	.dataf(!\ins_mem|memory~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux59~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux59~3 .extended_lut = "off";
defparam \mem_reg|Mux59~3 .lut_mask = 64'h55550F0F333300FF;
defparam \mem_reg|Mux59~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y8_N38
dffeas \mem_reg|registers[30][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux27~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[30][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[30][4] .is_wysiwyg = "true";
defparam \mem_reg|registers[30][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y8_N16
dffeas \mem_reg|registers[26][4]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux27~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[26][4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[26][4]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_reg|registers[26][4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y8_N2
dffeas \mem_reg|registers[18][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux27~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[18][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[18][4] .is_wysiwyg = "true";
defparam \mem_reg|registers[18][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y12_N55
dffeas \mem_reg|registers[22][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux27~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[22][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[22][4] .is_wysiwyg = "true";
defparam \mem_reg|registers[22][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y8_N39
cyclonev_lcell_comb \mem_reg|Mux59~2 (
// Equation(s):
// \mem_reg|Mux59~2_combout  = ( \ins_mem|memory~26_combout  & ( \ins_mem|memory~23_combout  & ( \mem_reg|registers[30][4]~q  ) ) ) # ( !\ins_mem|memory~26_combout  & ( \ins_mem|memory~23_combout  & ( \mem_reg|registers[22][4]~q  ) ) ) # ( 
// \ins_mem|memory~26_combout  & ( !\ins_mem|memory~23_combout  & ( \mem_reg|registers[26][4]~DUPLICATE_q  ) ) ) # ( !\ins_mem|memory~26_combout  & ( !\ins_mem|memory~23_combout  & ( \mem_reg|registers[18][4]~q  ) ) )

	.dataa(!\mem_reg|registers[30][4]~q ),
	.datab(!\mem_reg|registers[26][4]~DUPLICATE_q ),
	.datac(!\mem_reg|registers[18][4]~q ),
	.datad(!\mem_reg|registers[22][4]~q ),
	.datae(!\ins_mem|memory~26_combout ),
	.dataf(!\ins_mem|memory~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux59~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux59~2 .extended_lut = "off";
defparam \mem_reg|Mux59~2 .lut_mask = 64'h0F0F333300FF5555;
defparam \mem_reg|Mux59~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y7_N39
cyclonev_lcell_comb \mem_reg|registers[17][4]~feeder (
// Equation(s):
// \mem_reg|registers[17][4]~feeder_combout  = ( \muxWrite|Mux27~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\muxWrite|Mux27~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|registers[17][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|registers[17][4]~feeder .extended_lut = "off";
defparam \mem_reg|registers[17][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mem_reg|registers[17][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y7_N40
dffeas \mem_reg|registers[17][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_reg|registers[17][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[17][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[17][4] .is_wysiwyg = "true";
defparam \mem_reg|registers[17][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y8_N29
dffeas \mem_reg|registers[25][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux27~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[25][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[25][4] .is_wysiwyg = "true";
defparam \mem_reg|registers[25][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y8_N49
dffeas \mem_reg|registers[21][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux27~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[21][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[21][4] .is_wysiwyg = "true";
defparam \mem_reg|registers[21][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y8_N20
dffeas \mem_reg|registers[29][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux27~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[29][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[29][4] .is_wysiwyg = "true";
defparam \mem_reg|registers[29][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y8_N21
cyclonev_lcell_comb \mem_reg|Mux59~1 (
// Equation(s):
// \mem_reg|Mux59~1_combout  = ( \ins_mem|memory~26_combout  & ( \ins_mem|memory~23_combout  & ( \mem_reg|registers[29][4]~q  ) ) ) # ( !\ins_mem|memory~26_combout  & ( \ins_mem|memory~23_combout  & ( \mem_reg|registers[21][4]~q  ) ) ) # ( 
// \ins_mem|memory~26_combout  & ( !\ins_mem|memory~23_combout  & ( \mem_reg|registers[25][4]~q  ) ) ) # ( !\ins_mem|memory~26_combout  & ( !\ins_mem|memory~23_combout  & ( \mem_reg|registers[17][4]~q  ) ) )

	.dataa(!\mem_reg|registers[17][4]~q ),
	.datab(!\mem_reg|registers[25][4]~q ),
	.datac(!\mem_reg|registers[21][4]~q ),
	.datad(!\mem_reg|registers[29][4]~q ),
	.datae(!\ins_mem|memory~26_combout ),
	.dataf(!\ins_mem|memory~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux59~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux59~1 .extended_lut = "off";
defparam \mem_reg|Mux59~1 .lut_mask = 64'h555533330F0F00FF;
defparam \mem_reg|Mux59~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y5_N45
cyclonev_lcell_comb \mem_reg|registers[20][4]~feeder (
// Equation(s):
// \mem_reg|registers[20][4]~feeder_combout  = ( \muxWrite|Mux27~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\muxWrite|Mux27~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|registers[20][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|registers[20][4]~feeder .extended_lut = "off";
defparam \mem_reg|registers[20][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mem_reg|registers[20][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y5_N46
dffeas \mem_reg|registers[20][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_reg|registers[20][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[20][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[20][4] .is_wysiwyg = "true";
defparam \mem_reg|registers[20][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y8_N55
dffeas \mem_reg|registers[16][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux27~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[16][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[16][4] .is_wysiwyg = "true";
defparam \mem_reg|registers[16][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y8_N30
cyclonev_lcell_comb \mem_reg|registers[24][4]~feeder (
// Equation(s):
// \mem_reg|registers[24][4]~feeder_combout  = ( \muxWrite|Mux27~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\muxWrite|Mux27~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|registers[24][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|registers[24][4]~feeder .extended_lut = "off";
defparam \mem_reg|registers[24][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mem_reg|registers[24][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y8_N32
dffeas \mem_reg|registers[24][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_reg|registers[24][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[24][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[24][4] .is_wysiwyg = "true";
defparam \mem_reg|registers[24][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y8_N20
dffeas \mem_reg|registers[28][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux27~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[28][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[28][4] .is_wysiwyg = "true";
defparam \mem_reg|registers[28][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y8_N9
cyclonev_lcell_comb \mem_reg|Mux59~0 (
// Equation(s):
// \mem_reg|Mux59~0_combout  = ( \ins_mem|memory~26_combout  & ( \ins_mem|memory~23_combout  & ( \mem_reg|registers[28][4]~q  ) ) ) # ( !\ins_mem|memory~26_combout  & ( \ins_mem|memory~23_combout  & ( \mem_reg|registers[20][4]~q  ) ) ) # ( 
// \ins_mem|memory~26_combout  & ( !\ins_mem|memory~23_combout  & ( \mem_reg|registers[24][4]~q  ) ) ) # ( !\ins_mem|memory~26_combout  & ( !\ins_mem|memory~23_combout  & ( \mem_reg|registers[16][4]~q  ) ) )

	.dataa(!\mem_reg|registers[20][4]~q ),
	.datab(!\mem_reg|registers[16][4]~q ),
	.datac(!\mem_reg|registers[24][4]~q ),
	.datad(!\mem_reg|registers[28][4]~q ),
	.datae(!\ins_mem|memory~26_combout ),
	.dataf(!\ins_mem|memory~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux59~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux59~0 .extended_lut = "off";
defparam \mem_reg|Mux59~0 .lut_mask = 64'h33330F0F555500FF;
defparam \mem_reg|Mux59~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y8_N12
cyclonev_lcell_comb \mem_reg|Mux59~4 (
// Equation(s):
// \mem_reg|Mux59~4_combout  = ( \mem_reg|Mux59~1_combout  & ( \mem_reg|Mux59~0_combout  & ( (!\ins_mem|memory~20_combout ) # ((!\ins_mem|memory~17_combout  & ((\mem_reg|Mux59~2_combout ))) # (\ins_mem|memory~17_combout  & (\mem_reg|Mux59~3_combout ))) ) ) ) 
// # ( !\mem_reg|Mux59~1_combout  & ( \mem_reg|Mux59~0_combout  & ( (!\ins_mem|memory~20_combout  & (!\ins_mem|memory~17_combout )) # (\ins_mem|memory~20_combout  & ((!\ins_mem|memory~17_combout  & ((\mem_reg|Mux59~2_combout ))) # (\ins_mem|memory~17_combout 
//  & (\mem_reg|Mux59~3_combout )))) ) ) ) # ( \mem_reg|Mux59~1_combout  & ( !\mem_reg|Mux59~0_combout  & ( (!\ins_mem|memory~20_combout  & (\ins_mem|memory~17_combout )) # (\ins_mem|memory~20_combout  & ((!\ins_mem|memory~17_combout  & 
// ((\mem_reg|Mux59~2_combout ))) # (\ins_mem|memory~17_combout  & (\mem_reg|Mux59~3_combout )))) ) ) ) # ( !\mem_reg|Mux59~1_combout  & ( !\mem_reg|Mux59~0_combout  & ( (\ins_mem|memory~20_combout  & ((!\ins_mem|memory~17_combout  & 
// ((\mem_reg|Mux59~2_combout ))) # (\ins_mem|memory~17_combout  & (\mem_reg|Mux59~3_combout )))) ) ) )

	.dataa(!\ins_mem|memory~20_combout ),
	.datab(!\ins_mem|memory~17_combout ),
	.datac(!\mem_reg|Mux59~3_combout ),
	.datad(!\mem_reg|Mux59~2_combout ),
	.datae(!\mem_reg|Mux59~1_combout ),
	.dataf(!\mem_reg|Mux59~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux59~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux59~4 .extended_lut = "off";
defparam \mem_reg|Mux59~4 .lut_mask = 64'h0145236789CDABEF;
defparam \mem_reg|Mux59~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y11_N33
cyclonev_lcell_comb \mem_reg|Mux59~10 (
// Equation(s):
// \mem_reg|Mux59~10_combout  = ( \mem_reg|Mux59~4_combout  & ( (\mem_reg|Mux59~9_combout ) # (\ins_mem|memory~7_combout ) ) ) # ( !\mem_reg|Mux59~4_combout  & ( (!\ins_mem|memory~7_combout  & \mem_reg|Mux59~9_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ins_mem|memory~7_combout ),
	.datad(!\mem_reg|Mux59~9_combout ),
	.datae(gnd),
	.dataf(!\mem_reg|Mux59~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux59~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux59~10 .extended_lut = "off";
defparam \mem_reg|Mux59~10 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \mem_reg|Mux59~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y11_N9
cyclonev_lcell_comb \muxWrite|Mux29~0 (
// Equation(s):
// \muxWrite|Mux29~0_combout  = ( \alu|Mux29~0_combout  & ( (!\muxWrite|Mux28~1_combout ) # ((!\con_unit|rudata|out [0] & ((\adder|Add0~9_sumout ))) # (\con_unit|rudata|out [0] & (\DataMem|ram_0|altsyncram_component|auto_generated|q_a [2]))) ) ) # ( 
// !\alu|Mux29~0_combout  & ( (\muxWrite|Mux28~1_combout  & ((!\con_unit|rudata|out [0] & ((\adder|Add0~9_sumout ))) # (\con_unit|rudata|out [0] & (\DataMem|ram_0|altsyncram_component|auto_generated|q_a [2])))) ) )

	.dataa(!\con_unit|rudata|out [0]),
	.datab(!\muxWrite|Mux28~1_combout ),
	.datac(!\DataMem|ram_0|altsyncram_component|auto_generated|q_a [2]),
	.datad(!\adder|Add0~9_sumout ),
	.datae(gnd),
	.dataf(!\alu|Mux29~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxWrite|Mux29~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxWrite|Mux29~0 .extended_lut = "off";
defparam \muxWrite|Mux29~0 .lut_mask = 64'h01230123CDEFCDEF;
defparam \muxWrite|Mux29~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y14_N16
dffeas \mem_reg|registers[5][2]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux29~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[5][2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[5][2]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_reg|registers[5][2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y14_N43
dffeas \mem_reg|registers[7][2]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux29~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[7][2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[7][2]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_reg|registers[7][2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y14_N36
cyclonev_lcell_comb \mem_reg|registers[4][2]~feeder (
// Equation(s):
// \mem_reg|registers[4][2]~feeder_combout  = ( \muxWrite|Mux29~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\muxWrite|Mux29~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|registers[4][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|registers[4][2]~feeder .extended_lut = "off";
defparam \mem_reg|registers[4][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mem_reg|registers[4][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y14_N37
dffeas \mem_reg|registers[4][2]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_reg|registers[4][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[4][2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[4][2]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_reg|registers[4][2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y11_N50
dffeas \mem_reg|registers[6][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux29~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[6][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[6][2] .is_wysiwyg = "true";
defparam \mem_reg|registers[6][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y11_N51
cyclonev_lcell_comb \mem_reg|Mux61~7 (
// Equation(s):
// \mem_reg|Mux61~7_combout  = ( \ins_mem|memory~17_combout  & ( \ins_mem|memory~20_combout  & ( \mem_reg|registers[7][2]~DUPLICATE_q  ) ) ) # ( !\ins_mem|memory~17_combout  & ( \ins_mem|memory~20_combout  & ( \mem_reg|registers[6][2]~q  ) ) ) # ( 
// \ins_mem|memory~17_combout  & ( !\ins_mem|memory~20_combout  & ( \mem_reg|registers[5][2]~DUPLICATE_q  ) ) ) # ( !\ins_mem|memory~17_combout  & ( !\ins_mem|memory~20_combout  & ( \mem_reg|registers[4][2]~DUPLICATE_q  ) ) )

	.dataa(!\mem_reg|registers[5][2]~DUPLICATE_q ),
	.datab(!\mem_reg|registers[7][2]~DUPLICATE_q ),
	.datac(!\mem_reg|registers[4][2]~DUPLICATE_q ),
	.datad(!\mem_reg|registers[6][2]~q ),
	.datae(!\ins_mem|memory~17_combout ),
	.dataf(!\ins_mem|memory~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux61~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux61~7 .extended_lut = "off";
defparam \mem_reg|Mux61~7 .lut_mask = 64'h0F0F555500FF3333;
defparam \mem_reg|Mux61~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y11_N58
dffeas \mem_reg|registers[2][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux29~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[2][2] .is_wysiwyg = "true";
defparam \mem_reg|registers[2][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y13_N26
dffeas \mem_reg|registers[1][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux29~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[1][2] .is_wysiwyg = "true";
defparam \mem_reg|registers[1][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y14_N10
dffeas \mem_reg|registers[3][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux29~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[3][2] .is_wysiwyg = "true";
defparam \mem_reg|registers[3][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y11_N15
cyclonev_lcell_comb \mem_reg|Mux61~8 (
// Equation(s):
// \mem_reg|Mux61~8_combout  = ( \ins_mem|memory~20_combout  & ( (!\ins_mem|memory~17_combout  & (\mem_reg|registers[2][2]~q )) # (\ins_mem|memory~17_combout  & ((\mem_reg|registers[3][2]~q ))) ) ) # ( !\ins_mem|memory~20_combout  & ( 
// (\mem_reg|registers[1][2]~q  & \ins_mem|memory~17_combout ) ) )

	.dataa(!\mem_reg|registers[2][2]~q ),
	.datab(!\mem_reg|registers[1][2]~q ),
	.datac(!\mem_reg|registers[3][2]~q ),
	.datad(!\ins_mem|memory~17_combout ),
	.datae(gnd),
	.dataf(!\ins_mem|memory~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux61~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux61~8 .extended_lut = "off";
defparam \mem_reg|Mux61~8 .lut_mask = 64'h00330033550F550F;
defparam \mem_reg|Mux61~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y11_N20
dffeas \mem_reg|registers[10][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux29~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[10][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[10][2] .is_wysiwyg = "true";
defparam \mem_reg|registers[10][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y12_N35
dffeas \mem_reg|registers[11][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux29~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[11][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[11][2] .is_wysiwyg = "true";
defparam \mem_reg|registers[11][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y12_N9
cyclonev_lcell_comb \mem_reg|registers[8][2]~feeder (
// Equation(s):
// \mem_reg|registers[8][2]~feeder_combout  = ( \muxWrite|Mux29~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\muxWrite|Mux29~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|registers[8][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|registers[8][2]~feeder .extended_lut = "off";
defparam \mem_reg|registers[8][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mem_reg|registers[8][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y12_N10
dffeas \mem_reg|registers[8][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_reg|registers[8][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[8][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[8][2] .is_wysiwyg = "true";
defparam \mem_reg|registers[8][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y13_N41
dffeas \mem_reg|registers[9][2]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux29~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[9][2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[9][2]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_reg|registers[9][2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y11_N21
cyclonev_lcell_comb \mem_reg|Mux61~6 (
// Equation(s):
// \mem_reg|Mux61~6_combout  = ( \ins_mem|memory~17_combout  & ( \ins_mem|memory~20_combout  & ( \mem_reg|registers[11][2]~q  ) ) ) # ( !\ins_mem|memory~17_combout  & ( \ins_mem|memory~20_combout  & ( \mem_reg|registers[10][2]~q  ) ) ) # ( 
// \ins_mem|memory~17_combout  & ( !\ins_mem|memory~20_combout  & ( \mem_reg|registers[9][2]~DUPLICATE_q  ) ) ) # ( !\ins_mem|memory~17_combout  & ( !\ins_mem|memory~20_combout  & ( \mem_reg|registers[8][2]~q  ) ) )

	.dataa(!\mem_reg|registers[10][2]~q ),
	.datab(!\mem_reg|registers[11][2]~q ),
	.datac(!\mem_reg|registers[8][2]~q ),
	.datad(!\mem_reg|registers[9][2]~DUPLICATE_q ),
	.datae(!\ins_mem|memory~17_combout ),
	.dataf(!\ins_mem|memory~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux61~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux61~6 .extended_lut = "off";
defparam \mem_reg|Mux61~6 .lut_mask = 64'h0F0F00FF55553333;
defparam \mem_reg|Mux61~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y12_N2
dffeas \mem_reg|registers[13][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux29~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[13][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[13][2] .is_wysiwyg = "true";
defparam \mem_reg|registers[13][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y11_N32
dffeas \mem_reg|registers[12][2]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux29~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[12][2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[12][2]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_reg|registers[12][2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y12_N56
dffeas \mem_reg|registers[15][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux29~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[15][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[15][2] .is_wysiwyg = "true";
defparam \mem_reg|registers[15][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y12_N34
dffeas \mem_reg|registers[14][2]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux29~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[14][2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[14][2]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_reg|registers[14][2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y11_N21
cyclonev_lcell_comb \mem_reg|Mux61~5 (
// Equation(s):
// \mem_reg|Mux61~5_combout  = ( \ins_mem|memory~20_combout  & ( \ins_mem|memory~17_combout  & ( \mem_reg|registers[15][2]~q  ) ) ) # ( !\ins_mem|memory~20_combout  & ( \ins_mem|memory~17_combout  & ( \mem_reg|registers[13][2]~q  ) ) ) # ( 
// \ins_mem|memory~20_combout  & ( !\ins_mem|memory~17_combout  & ( \mem_reg|registers[14][2]~DUPLICATE_q  ) ) ) # ( !\ins_mem|memory~20_combout  & ( !\ins_mem|memory~17_combout  & ( \mem_reg|registers[12][2]~DUPLICATE_q  ) ) )

	.dataa(!\mem_reg|registers[13][2]~q ),
	.datab(!\mem_reg|registers[12][2]~DUPLICATE_q ),
	.datac(!\mem_reg|registers[15][2]~q ),
	.datad(!\mem_reg|registers[14][2]~DUPLICATE_q ),
	.datae(!\ins_mem|memory~20_combout ),
	.dataf(!\ins_mem|memory~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux61~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux61~5 .extended_lut = "off";
defparam \mem_reg|Mux61~5 .lut_mask = 64'h333300FF55550F0F;
defparam \mem_reg|Mux61~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y11_N54
cyclonev_lcell_comb \mem_reg|Mux61~9 (
// Equation(s):
// \mem_reg|Mux61~9_combout  = ( \mem_reg|Mux61~6_combout  & ( \mem_reg|Mux61~5_combout  & ( ((!\ins_mem|memory~23_combout  & ((\mem_reg|Mux61~8_combout ))) # (\ins_mem|memory~23_combout  & (\mem_reg|Mux61~7_combout ))) # (\ins_mem|memory~26_combout ) ) ) ) 
// # ( !\mem_reg|Mux61~6_combout  & ( \mem_reg|Mux61~5_combout  & ( (!\ins_mem|memory~23_combout  & (!\ins_mem|memory~26_combout  & ((\mem_reg|Mux61~8_combout )))) # (\ins_mem|memory~23_combout  & (((\mem_reg|Mux61~7_combout )) # (\ins_mem|memory~26_combout 
// ))) ) ) ) # ( \mem_reg|Mux61~6_combout  & ( !\mem_reg|Mux61~5_combout  & ( (!\ins_mem|memory~23_combout  & (((\mem_reg|Mux61~8_combout )) # (\ins_mem|memory~26_combout ))) # (\ins_mem|memory~23_combout  & (!\ins_mem|memory~26_combout  & 
// (\mem_reg|Mux61~7_combout ))) ) ) ) # ( !\mem_reg|Mux61~6_combout  & ( !\mem_reg|Mux61~5_combout  & ( (!\ins_mem|memory~26_combout  & ((!\ins_mem|memory~23_combout  & ((\mem_reg|Mux61~8_combout ))) # (\ins_mem|memory~23_combout  & 
// (\mem_reg|Mux61~7_combout )))) ) ) )

	.dataa(!\ins_mem|memory~23_combout ),
	.datab(!\ins_mem|memory~26_combout ),
	.datac(!\mem_reg|Mux61~7_combout ),
	.datad(!\mem_reg|Mux61~8_combout ),
	.datae(!\mem_reg|Mux61~6_combout ),
	.dataf(!\mem_reg|Mux61~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux61~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux61~9 .extended_lut = "off";
defparam \mem_reg|Mux61~9 .lut_mask = 64'h048C26AE159D37BF;
defparam \mem_reg|Mux61~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y6_N12
cyclonev_lcell_comb \mem_reg|registers[22][2]~feeder (
// Equation(s):
// \mem_reg|registers[22][2]~feeder_combout  = ( \muxWrite|Mux29~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\muxWrite|Mux29~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|registers[22][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|registers[22][2]~feeder .extended_lut = "off";
defparam \mem_reg|registers[22][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mem_reg|registers[22][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y6_N13
dffeas \mem_reg|registers[22][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_reg|registers[22][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[22][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[22][2] .is_wysiwyg = "true";
defparam \mem_reg|registers[22][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N24
cyclonev_lcell_comb \mem_reg|registers[26][2]~feeder (
// Equation(s):
// \mem_reg|registers[26][2]~feeder_combout  = ( \muxWrite|Mux29~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\muxWrite|Mux29~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|registers[26][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|registers[26][2]~feeder .extended_lut = "off";
defparam \mem_reg|registers[26][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mem_reg|registers[26][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y6_N26
dffeas \mem_reg|registers[26][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_reg|registers[26][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[26][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[26][2] .is_wysiwyg = "true";
defparam \mem_reg|registers[26][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y6_N44
dffeas \mem_reg|registers[30][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux29~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[30][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[30][2] .is_wysiwyg = "true";
defparam \mem_reg|registers[30][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y8_N9
cyclonev_lcell_comb \mem_reg|registers[18][2]~feeder (
// Equation(s):
// \mem_reg|registers[18][2]~feeder_combout  = ( \muxWrite|Mux29~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\muxWrite|Mux29~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|registers[18][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|registers[18][2]~feeder .extended_lut = "off";
defparam \mem_reg|registers[18][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mem_reg|registers[18][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y8_N10
dffeas \mem_reg|registers[18][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_reg|registers[18][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[18][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[18][2] .is_wysiwyg = "true";
defparam \mem_reg|registers[18][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y6_N45
cyclonev_lcell_comb \mem_reg|Mux61~2 (
// Equation(s):
// \mem_reg|Mux61~2_combout  = ( \ins_mem|memory~26_combout  & ( \ins_mem|memory~23_combout  & ( \mem_reg|registers[30][2]~q  ) ) ) # ( !\ins_mem|memory~26_combout  & ( \ins_mem|memory~23_combout  & ( \mem_reg|registers[22][2]~q  ) ) ) # ( 
// \ins_mem|memory~26_combout  & ( !\ins_mem|memory~23_combout  & ( \mem_reg|registers[26][2]~q  ) ) ) # ( !\ins_mem|memory~26_combout  & ( !\ins_mem|memory~23_combout  & ( \mem_reg|registers[18][2]~q  ) ) )

	.dataa(!\mem_reg|registers[22][2]~q ),
	.datab(!\mem_reg|registers[26][2]~q ),
	.datac(!\mem_reg|registers[30][2]~q ),
	.datad(!\mem_reg|registers[18][2]~q ),
	.datae(!\ins_mem|memory~26_combout ),
	.dataf(!\ins_mem|memory~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux61~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux61~2 .extended_lut = "off";
defparam \mem_reg|Mux61~2 .lut_mask = 64'h00FF333355550F0F;
defparam \mem_reg|Mux61~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y6_N56
dffeas \mem_reg|registers[29][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux29~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[29][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[29][2] .is_wysiwyg = "true";
defparam \mem_reg|registers[29][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y4_N33
cyclonev_lcell_comb \mem_reg|registers[17][2]~feeder (
// Equation(s):
// \mem_reg|registers[17][2]~feeder_combout  = ( \muxWrite|Mux29~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\muxWrite|Mux29~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|registers[17][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|registers[17][2]~feeder .extended_lut = "off";
defparam \mem_reg|registers[17][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mem_reg|registers[17][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y4_N35
dffeas \mem_reg|registers[17][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_reg|registers[17][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[17][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[17][2] .is_wysiwyg = "true";
defparam \mem_reg|registers[17][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y4_N49
dffeas \mem_reg|registers[21][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux29~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[21][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[21][2] .is_wysiwyg = "true";
defparam \mem_reg|registers[21][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y6_N28
dffeas \mem_reg|registers[25][2]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux29~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[25][2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[25][2]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_reg|registers[25][2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y6_N57
cyclonev_lcell_comb \mem_reg|Mux61~1 (
// Equation(s):
// \mem_reg|Mux61~1_combout  = ( \ins_mem|memory~26_combout  & ( \ins_mem|memory~23_combout  & ( \mem_reg|registers[29][2]~q  ) ) ) # ( !\ins_mem|memory~26_combout  & ( \ins_mem|memory~23_combout  & ( \mem_reg|registers[21][2]~q  ) ) ) # ( 
// \ins_mem|memory~26_combout  & ( !\ins_mem|memory~23_combout  & ( \mem_reg|registers[25][2]~DUPLICATE_q  ) ) ) # ( !\ins_mem|memory~26_combout  & ( !\ins_mem|memory~23_combout  & ( \mem_reg|registers[17][2]~q  ) ) )

	.dataa(!\mem_reg|registers[29][2]~q ),
	.datab(!\mem_reg|registers[17][2]~q ),
	.datac(!\mem_reg|registers[21][2]~q ),
	.datad(!\mem_reg|registers[25][2]~DUPLICATE_q ),
	.datae(!\ins_mem|memory~26_combout ),
	.dataf(!\ins_mem|memory~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux61~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux61~1 .extended_lut = "off";
defparam \mem_reg|Mux61~1 .lut_mask = 64'h333300FF0F0F5555;
defparam \mem_reg|Mux61~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y5_N56
dffeas \mem_reg|registers[20][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux29~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[20][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[20][2] .is_wysiwyg = "true";
defparam \mem_reg|registers[20][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y5_N8
dffeas \mem_reg|registers[24][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux29~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[24][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[24][2] .is_wysiwyg = "true";
defparam \mem_reg|registers[24][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y5_N38
dffeas \mem_reg|registers[28][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux29~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[28][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[28][2] .is_wysiwyg = "true";
defparam \mem_reg|registers[28][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y6_N6
cyclonev_lcell_comb \mem_reg|registers[16][2]~feeder (
// Equation(s):
// \mem_reg|registers[16][2]~feeder_combout  = ( \muxWrite|Mux29~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\muxWrite|Mux29~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|registers[16][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|registers[16][2]~feeder .extended_lut = "off";
defparam \mem_reg|registers[16][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mem_reg|registers[16][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y6_N8
dffeas \mem_reg|registers[16][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_reg|registers[16][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[16][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[16][2] .is_wysiwyg = "true";
defparam \mem_reg|registers[16][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y5_N18
cyclonev_lcell_comb \mem_reg|Mux61~0 (
// Equation(s):
// \mem_reg|Mux61~0_combout  = ( \ins_mem|memory~26_combout  & ( \ins_mem|memory~23_combout  & ( \mem_reg|registers[28][2]~q  ) ) ) # ( !\ins_mem|memory~26_combout  & ( \ins_mem|memory~23_combout  & ( \mem_reg|registers[20][2]~q  ) ) ) # ( 
// \ins_mem|memory~26_combout  & ( !\ins_mem|memory~23_combout  & ( \mem_reg|registers[24][2]~q  ) ) ) # ( !\ins_mem|memory~26_combout  & ( !\ins_mem|memory~23_combout  & ( \mem_reg|registers[16][2]~q  ) ) )

	.dataa(!\mem_reg|registers[20][2]~q ),
	.datab(!\mem_reg|registers[24][2]~q ),
	.datac(!\mem_reg|registers[28][2]~q ),
	.datad(!\mem_reg|registers[16][2]~q ),
	.datae(!\ins_mem|memory~26_combout ),
	.dataf(!\ins_mem|memory~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux61~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux61~0 .extended_lut = "off";
defparam \mem_reg|Mux61~0 .lut_mask = 64'h00FF333355550F0F;
defparam \mem_reg|Mux61~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y11_N11
dffeas \mem_reg|registers[31][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\muxWrite|Mux29~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[31][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[31][2] .is_wysiwyg = "true";
defparam \mem_reg|registers[31][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y6_N14
dffeas \mem_reg|registers[27][2]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux29~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[27][2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[27][2]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_reg|registers[27][2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N45
cyclonev_lcell_comb \mem_reg|registers[19][2]~feeder (
// Equation(s):
// \mem_reg|registers[19][2]~feeder_combout  = ( \muxWrite|Mux29~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\muxWrite|Mux29~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|registers[19][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|registers[19][2]~feeder .extended_lut = "off";
defparam \mem_reg|registers[19][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mem_reg|registers[19][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y6_N46
dffeas \mem_reg|registers[19][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_reg|registers[19][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[19][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[19][2] .is_wysiwyg = "true";
defparam \mem_reg|registers[19][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y6_N19
dffeas \mem_reg|registers[23][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux29~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[23][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[23][2] .is_wysiwyg = "true";
defparam \mem_reg|registers[23][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y6_N15
cyclonev_lcell_comb \mem_reg|Mux61~3 (
// Equation(s):
// \mem_reg|Mux61~3_combout  = ( \ins_mem|memory~26_combout  & ( \ins_mem|memory~23_combout  & ( \mem_reg|registers[31][2]~q  ) ) ) # ( !\ins_mem|memory~26_combout  & ( \ins_mem|memory~23_combout  & ( \mem_reg|registers[23][2]~q  ) ) ) # ( 
// \ins_mem|memory~26_combout  & ( !\ins_mem|memory~23_combout  & ( \mem_reg|registers[27][2]~DUPLICATE_q  ) ) ) # ( !\ins_mem|memory~26_combout  & ( !\ins_mem|memory~23_combout  & ( \mem_reg|registers[19][2]~q  ) ) )

	.dataa(!\mem_reg|registers[31][2]~q ),
	.datab(!\mem_reg|registers[27][2]~DUPLICATE_q ),
	.datac(!\mem_reg|registers[19][2]~q ),
	.datad(!\mem_reg|registers[23][2]~q ),
	.datae(!\ins_mem|memory~26_combout ),
	.dataf(!\ins_mem|memory~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux61~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux61~3 .extended_lut = "off";
defparam \mem_reg|Mux61~3 .lut_mask = 64'h0F0F333300FF5555;
defparam \mem_reg|Mux61~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y6_N36
cyclonev_lcell_comb \mem_reg|Mux61~4 (
// Equation(s):
// \mem_reg|Mux61~4_combout  = ( \mem_reg|Mux61~0_combout  & ( \mem_reg|Mux61~3_combout  & ( (!\ins_mem|memory~17_combout  & (((!\ins_mem|memory~20_combout )) # (\mem_reg|Mux61~2_combout ))) # (\ins_mem|memory~17_combout  & (((\mem_reg|Mux61~1_combout ) # 
// (\ins_mem|memory~20_combout )))) ) ) ) # ( !\mem_reg|Mux61~0_combout  & ( \mem_reg|Mux61~3_combout  & ( (!\ins_mem|memory~17_combout  & (\mem_reg|Mux61~2_combout  & (\ins_mem|memory~20_combout ))) # (\ins_mem|memory~17_combout  & 
// (((\mem_reg|Mux61~1_combout ) # (\ins_mem|memory~20_combout )))) ) ) ) # ( \mem_reg|Mux61~0_combout  & ( !\mem_reg|Mux61~3_combout  & ( (!\ins_mem|memory~17_combout  & (((!\ins_mem|memory~20_combout )) # (\mem_reg|Mux61~2_combout ))) # 
// (\ins_mem|memory~17_combout  & (((!\ins_mem|memory~20_combout  & \mem_reg|Mux61~1_combout )))) ) ) ) # ( !\mem_reg|Mux61~0_combout  & ( !\mem_reg|Mux61~3_combout  & ( (!\ins_mem|memory~17_combout  & (\mem_reg|Mux61~2_combout  & (\ins_mem|memory~20_combout 
// ))) # (\ins_mem|memory~17_combout  & (((!\ins_mem|memory~20_combout  & \mem_reg|Mux61~1_combout )))) ) ) )

	.dataa(!\ins_mem|memory~17_combout ),
	.datab(!\mem_reg|Mux61~2_combout ),
	.datac(!\ins_mem|memory~20_combout ),
	.datad(!\mem_reg|Mux61~1_combout ),
	.datae(!\mem_reg|Mux61~0_combout ),
	.dataf(!\mem_reg|Mux61~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux61~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux61~4 .extended_lut = "off";
defparam \mem_reg|Mux61~4 .lut_mask = 64'h0252A2F20757A7F7;
defparam \mem_reg|Mux61~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y11_N12
cyclonev_lcell_comb \mem_reg|Mux61~10 (
// Equation(s):
// \mem_reg|Mux61~10_combout  = ( \mem_reg|Mux61~4_combout  & ( (\mem_reg|Mux61~9_combout ) # (\ins_mem|memory~7_combout ) ) ) # ( !\mem_reg|Mux61~4_combout  & ( (!\ins_mem|memory~7_combout  & \mem_reg|Mux61~9_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ins_mem|memory~7_combout ),
	.datad(!\mem_reg|Mux61~9_combout ),
	.datae(gnd),
	.dataf(!\mem_reg|Mux61~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux61~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux61~10 .extended_lut = "off";
defparam \mem_reg|Mux61~10 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \mem_reg|Mux61~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y13_N16
dffeas \p|pc[1]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alu|Mux30~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Branch_U|Mux_32x1_Select|Mux0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p|pc[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \p|pc[1]~DUPLICATE .is_wysiwyg = "true";
defparam \p|pc[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y11_N18
cyclonev_lcell_comb \ins_mem|memory~31 (
// Equation(s):
// \ins_mem|memory~31_combout  = ( \p|pc [5] & ( (!\p|pc[6]~DUPLICATE_q  & ((!\p|pc [3]) # ((!\p|pc [4])))) # (\p|pc[6]~DUPLICATE_q  & (!\p|pc [4] & ((!\p|pc [3]) # (!\p|pc[2]~DUPLICATE_q )))) ) ) # ( !\p|pc [5] & ( (!\p|pc[6]~DUPLICATE_q  & (((\p|pc [4])))) 
// # (\p|pc[6]~DUPLICATE_q  & (\p|pc [3] & (!\p|pc[2]~DUPLICATE_q  $ (\p|pc [4])))) ) )

	.dataa(!\p|pc[6]~DUPLICATE_q ),
	.datab(!\p|pc [3]),
	.datac(!\p|pc[2]~DUPLICATE_q ),
	.datad(!\p|pc [4]),
	.datae(gnd),
	.dataf(!\p|pc [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ins_mem|memory~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ins_mem|memory~31 .extended_lut = "off";
defparam \ins_mem|memory~31 .lut_mask = 64'h10AB10ABFE88FE88;
defparam \ins_mem|memory~31 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y10_N48
cyclonev_lcell_comb \ins_mem|memory~32 (
// Equation(s):
// \ins_mem|memory~32_combout  = ( \ins_mem|LessThan0~0_combout  & ( !\ins_mem|memory~31_combout  & ( (\ins_mem|LessThan0~1_combout  & (!\p|pc [7] & (\ins_mem|memory~1_combout  & !\p|pc [12]))) ) ) )

	.dataa(!\ins_mem|LessThan0~1_combout ),
	.datab(!\p|pc [7]),
	.datac(!\ins_mem|memory~1_combout ),
	.datad(!\p|pc [12]),
	.datae(!\ins_mem|LessThan0~0_combout ),
	.dataf(!\ins_mem|memory~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ins_mem|memory~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ins_mem|memory~32 .extended_lut = "off";
defparam \ins_mem|memory~32 .lut_mask = 64'h0000040000000000;
defparam \ins_mem|memory~32 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y11_N39
cyclonev_lcell_comb \ins_mem|memory~5 (
// Equation(s):
// \ins_mem|memory~5_combout  = ( !\p|pc [4] & ( \p|pc [7] & ( (!\p|pc[2]~DUPLICATE_q  & (!\p|pc [3] & (!\p|pc [5] & !\p|pc[6]~DUPLICATE_q ))) ) ) ) # ( \p|pc [4] & ( !\p|pc [7] & ( (!\p|pc[2]~DUPLICATE_q  & (\p|pc [5] & (!\p|pc [3] $ (!\p|pc[6]~DUPLICATE_q 
// )))) ) ) ) # ( !\p|pc [4] & ( !\p|pc [7] & ( (\p|pc [3] & ((!\p|pc[2]~DUPLICATE_q  & (!\p|pc [5] & \p|pc[6]~DUPLICATE_q )) # (\p|pc[2]~DUPLICATE_q  & (\p|pc [5] & !\p|pc[6]~DUPLICATE_q )))) ) ) )

	.dataa(!\p|pc[2]~DUPLICATE_q ),
	.datab(!\p|pc [3]),
	.datac(!\p|pc [5]),
	.datad(!\p|pc[6]~DUPLICATE_q ),
	.datae(!\p|pc [4]),
	.dataf(!\p|pc [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ins_mem|memory~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ins_mem|memory~5 .extended_lut = "off";
defparam \ins_mem|memory~5 .lut_mask = 64'h0120020880000000;
defparam \ins_mem|memory~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y10_N21
cyclonev_lcell_comb \ins_mem|memory~39 (
// Equation(s):
// \ins_mem|memory~39_combout  = ( \ins_mem|memory~5_combout  & ( (\ins_mem|LessThan0~1_combout  & (!\p|pc [12] & (\ins_mem|memory~1_combout  & \ins_mem|LessThan0~0_combout ))) ) )

	.dataa(!\ins_mem|LessThan0~1_combout ),
	.datab(!\p|pc [12]),
	.datac(!\ins_mem|memory~1_combout ),
	.datad(!\ins_mem|LessThan0~0_combout ),
	.datae(gnd),
	.dataf(!\ins_mem|memory~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ins_mem|memory~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ins_mem|memory~39 .extended_lut = "off";
defparam \ins_mem|memory~39 .lut_mask = 64'h0000000000040004;
defparam \ins_mem|memory~39 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y12_N49
dffeas \mem_reg|registers[8][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux30~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[8][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[8][1] .is_wysiwyg = "true";
defparam \mem_reg|registers[8][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y10_N47
dffeas \mem_reg|registers[4][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux30~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[4][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[4][1] .is_wysiwyg = "true";
defparam \mem_reg|registers[4][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y14_N32
dffeas \mem_reg|registers[12][1]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux30~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[12][1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[12][1]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_reg|registers[12][1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y12_N9
cyclonev_lcell_comb \mem_reg|Mux30~0 (
// Equation(s):
// \mem_reg|Mux30~0_combout  = ( \ins_mem|memory~36_combout  & ( \ins_mem|memory~10_combout  & ( (!\ins_mem|memory~33_combout  & (\mem_reg|registers[8][1]~q )) # (\ins_mem|memory~33_combout  & ((\mem_reg|registers[12][1]~DUPLICATE_q ))) ) ) ) # ( 
// !\ins_mem|memory~36_combout  & ( \ins_mem|memory~10_combout  & ( (\ins_mem|memory~33_combout  & \mem_reg|registers[4][1]~q ) ) ) ) # ( \ins_mem|memory~36_combout  & ( !\ins_mem|memory~10_combout  & ( \mem_reg|registers[8][1]~q  ) ) )

	.dataa(!\ins_mem|memory~33_combout ),
	.datab(!\mem_reg|registers[8][1]~q ),
	.datac(!\mem_reg|registers[4][1]~q ),
	.datad(!\mem_reg|registers[12][1]~DUPLICATE_q ),
	.datae(!\ins_mem|memory~36_combout ),
	.dataf(!\ins_mem|memory~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux30~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux30~0 .extended_lut = "off";
defparam \mem_reg|Mux30~0 .lut_mask = 64'h0000333305052277;
defparam \mem_reg|Mux30~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y14_N36
cyclonev_lcell_comb \mem_reg|registers[1][1]~feeder (
// Equation(s):
// \mem_reg|registers[1][1]~feeder_combout  = ( \muxWrite|Mux30~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\muxWrite|Mux30~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|registers[1][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|registers[1][1]~feeder .extended_lut = "off";
defparam \mem_reg|registers[1][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mem_reg|registers[1][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y14_N37
dffeas \mem_reg|registers[1][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_reg|registers[1][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[1][1] .is_wysiwyg = "true";
defparam \mem_reg|registers[1][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y15_N46
dffeas \mem_reg|registers[5][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux30~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[5][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[5][1] .is_wysiwyg = "true";
defparam \mem_reg|registers[5][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y14_N47
dffeas \mem_reg|registers[13][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux30~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[13][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[13][1] .is_wysiwyg = "true";
defparam \mem_reg|registers[13][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y15_N31
dffeas \mem_reg|registers[9][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux30~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[9][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[9][1] .is_wysiwyg = "true";
defparam \mem_reg|registers[9][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y14_N33
cyclonev_lcell_comb \mem_reg|Mux30~1 (
// Equation(s):
// \mem_reg|Mux30~1_combout  = ( \ins_mem|memory~36_combout  & ( \ins_mem|memory~34_combout  & ( \mem_reg|registers[13][1]~q  ) ) ) # ( !\ins_mem|memory~36_combout  & ( \ins_mem|memory~34_combout  & ( \mem_reg|registers[5][1]~q  ) ) ) # ( 
// \ins_mem|memory~36_combout  & ( !\ins_mem|memory~34_combout  & ( \mem_reg|registers[9][1]~q  ) ) ) # ( !\ins_mem|memory~36_combout  & ( !\ins_mem|memory~34_combout  & ( \mem_reg|registers[1][1]~q  ) ) )

	.dataa(!\mem_reg|registers[1][1]~q ),
	.datab(!\mem_reg|registers[5][1]~q ),
	.datac(!\mem_reg|registers[13][1]~q ),
	.datad(!\mem_reg|registers[9][1]~q ),
	.datae(!\ins_mem|memory~36_combout ),
	.dataf(!\ins_mem|memory~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux30~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux30~1 .extended_lut = "off";
defparam \mem_reg|Mux30~1 .lut_mask = 64'h555500FF33330F0F;
defparam \mem_reg|Mux30~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y14_N2
dffeas \mem_reg|registers[14][1]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux30~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[14][1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[14][1]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_reg|registers[14][1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y14_N1
dffeas \mem_reg|registers[10][1]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux30~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[10][1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[10][1]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_reg|registers[10][1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y14_N59
dffeas \mem_reg|registers[2][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux30~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[2][1] .is_wysiwyg = "true";
defparam \mem_reg|registers[2][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y13_N53
dffeas \mem_reg|registers[6][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux30~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[6][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[6][1] .is_wysiwyg = "true";
defparam \mem_reg|registers[6][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y14_N3
cyclonev_lcell_comb \mem_reg|Mux30~2 (
// Equation(s):
// \mem_reg|Mux30~2_combout  = ( \ins_mem|memory~34_combout  & ( \ins_mem|memory~36_combout  & ( \mem_reg|registers[14][1]~DUPLICATE_q  ) ) ) # ( !\ins_mem|memory~34_combout  & ( \ins_mem|memory~36_combout  & ( \mem_reg|registers[10][1]~DUPLICATE_q  ) ) ) # 
// ( \ins_mem|memory~34_combout  & ( !\ins_mem|memory~36_combout  & ( \mem_reg|registers[6][1]~q  ) ) ) # ( !\ins_mem|memory~34_combout  & ( !\ins_mem|memory~36_combout  & ( \mem_reg|registers[2][1]~q  ) ) )

	.dataa(!\mem_reg|registers[14][1]~DUPLICATE_q ),
	.datab(!\mem_reg|registers[10][1]~DUPLICATE_q ),
	.datac(!\mem_reg|registers[2][1]~q ),
	.datad(!\mem_reg|registers[6][1]~q ),
	.datae(!\ins_mem|memory~34_combout ),
	.dataf(!\ins_mem|memory~36_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux30~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux30~2 .extended_lut = "off";
defparam \mem_reg|Mux30~2 .lut_mask = 64'h0F0F00FF33335555;
defparam \mem_reg|Mux30~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y14_N43
dffeas \mem_reg|registers[11][1]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux30~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[11][1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[11][1]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_reg|registers[11][1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y14_N16
dffeas \mem_reg|registers[3][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux30~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[3][1] .is_wysiwyg = "true";
defparam \mem_reg|registers[3][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y14_N20
dffeas \mem_reg|registers[15][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux30~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[15][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[15][1] .is_wysiwyg = "true";
defparam \mem_reg|registers[15][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y14_N13
dffeas \mem_reg|registers[7][1]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux30~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[7][1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[7][1]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_reg|registers[7][1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y14_N15
cyclonev_lcell_comb \mem_reg|Mux30~3 (
// Equation(s):
// \mem_reg|Mux30~3_combout  = ( \ins_mem|memory~34_combout  & ( \ins_mem|memory~36_combout  & ( \mem_reg|registers[15][1]~q  ) ) ) # ( !\ins_mem|memory~34_combout  & ( \ins_mem|memory~36_combout  & ( \mem_reg|registers[11][1]~DUPLICATE_q  ) ) ) # ( 
// \ins_mem|memory~34_combout  & ( !\ins_mem|memory~36_combout  & ( \mem_reg|registers[7][1]~DUPLICATE_q  ) ) ) # ( !\ins_mem|memory~34_combout  & ( !\ins_mem|memory~36_combout  & ( \mem_reg|registers[3][1]~q  ) ) )

	.dataa(!\mem_reg|registers[11][1]~DUPLICATE_q ),
	.datab(!\mem_reg|registers[3][1]~q ),
	.datac(!\mem_reg|registers[15][1]~q ),
	.datad(!\mem_reg|registers[7][1]~DUPLICATE_q ),
	.datae(!\ins_mem|memory~34_combout ),
	.dataf(!\ins_mem|memory~36_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux30~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux30~3 .extended_lut = "off";
defparam \mem_reg|Mux30~3 .lut_mask = 64'h333300FF55550F0F;
defparam \mem_reg|Mux30~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y14_N18
cyclonev_lcell_comb \mem_reg|Mux30~4 (
// Equation(s):
// \mem_reg|Mux30~4_combout  = ( \mem_reg|Mux30~2_combout  & ( \mem_reg|Mux30~3_combout  & ( ((!\ins_mem|memory~39_combout  & (\mem_reg|Mux30~0_combout )) # (\ins_mem|memory~39_combout  & ((\mem_reg|Mux30~1_combout )))) # (\ins_mem|memory~32_combout ) ) ) ) 
// # ( !\mem_reg|Mux30~2_combout  & ( \mem_reg|Mux30~3_combout  & ( (!\ins_mem|memory~32_combout  & ((!\ins_mem|memory~39_combout  & (\mem_reg|Mux30~0_combout )) # (\ins_mem|memory~39_combout  & ((\mem_reg|Mux30~1_combout ))))) # (\ins_mem|memory~32_combout  
// & (\ins_mem|memory~39_combout )) ) ) ) # ( \mem_reg|Mux30~2_combout  & ( !\mem_reg|Mux30~3_combout  & ( (!\ins_mem|memory~32_combout  & ((!\ins_mem|memory~39_combout  & (\mem_reg|Mux30~0_combout )) # (\ins_mem|memory~39_combout  & 
// ((\mem_reg|Mux30~1_combout ))))) # (\ins_mem|memory~32_combout  & (!\ins_mem|memory~39_combout )) ) ) ) # ( !\mem_reg|Mux30~2_combout  & ( !\mem_reg|Mux30~3_combout  & ( (!\ins_mem|memory~32_combout  & ((!\ins_mem|memory~39_combout  & 
// (\mem_reg|Mux30~0_combout )) # (\ins_mem|memory~39_combout  & ((\mem_reg|Mux30~1_combout ))))) ) ) )

	.dataa(!\ins_mem|memory~32_combout ),
	.datab(!\ins_mem|memory~39_combout ),
	.datac(!\mem_reg|Mux30~0_combout ),
	.datad(!\mem_reg|Mux30~1_combout ),
	.datae(!\mem_reg|Mux30~2_combout ),
	.dataf(!\mem_reg|Mux30~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux30~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux30~4 .extended_lut = "off";
defparam \mem_reg|Mux30~4 .lut_mask = 64'h082A4C6E193B5D7F;
defparam \mem_reg|Mux30~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y14_N48
cyclonev_lcell_comb \muxAluA|out[1]~30 (
// Equation(s):
// \muxAluA|out[1]~30_combout  = ( \mem_reg|Mux30~4_combout  & ( (!\con_unit|alua|out~0_combout ) # (\p|pc[1]~DUPLICATE_q ) ) ) # ( !\mem_reg|Mux30~4_combout  & ( (\p|pc[1]~DUPLICATE_q  & \con_unit|alua|out~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\p|pc[1]~DUPLICATE_q ),
	.datad(!\con_unit|alua|out~0_combout ),
	.datae(gnd),
	.dataf(!\mem_reg|Mux30~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxAluA|out[1]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxAluA|out[1]~30 .extended_lut = "off";
defparam \muxAluA|out[1]~30 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \muxAluA|out[1]~30 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y12_N9
cyclonev_lcell_comb \mem_reg|registers[22][1]~feeder (
// Equation(s):
// \mem_reg|registers[22][1]~feeder_combout  = ( \muxWrite|Mux30~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\muxWrite|Mux30~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|registers[22][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|registers[22][1]~feeder .extended_lut = "off";
defparam \mem_reg|registers[22][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mem_reg|registers[22][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y12_N10
dffeas \mem_reg|registers[22][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_reg|registers[22][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[22][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[22][1] .is_wysiwyg = "true";
defparam \mem_reg|registers[22][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y14_N14
dffeas \mem_reg|registers[26][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux30~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[26][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[26][1] .is_wysiwyg = "true";
defparam \mem_reg|registers[26][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y14_N14
dffeas \mem_reg|registers[30][1]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux30~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[30][1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[30][1]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_reg|registers[30][1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y6_N10
dffeas \mem_reg|registers[18][1]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux30~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[18][1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[18][1]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_reg|registers[18][1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y14_N15
cyclonev_lcell_comb \mem_reg|Mux62~2 (
// Equation(s):
// \mem_reg|Mux62~2_combout  = ( \ins_mem|memory~23_combout  & ( \ins_mem|memory~26_combout  & ( \mem_reg|registers[30][1]~DUPLICATE_q  ) ) ) # ( !\ins_mem|memory~23_combout  & ( \ins_mem|memory~26_combout  & ( \mem_reg|registers[26][1]~q  ) ) ) # ( 
// \ins_mem|memory~23_combout  & ( !\ins_mem|memory~26_combout  & ( \mem_reg|registers[22][1]~q  ) ) ) # ( !\ins_mem|memory~23_combout  & ( !\ins_mem|memory~26_combout  & ( \mem_reg|registers[18][1]~DUPLICATE_q  ) ) )

	.dataa(!\mem_reg|registers[22][1]~q ),
	.datab(!\mem_reg|registers[26][1]~q ),
	.datac(!\mem_reg|registers[30][1]~DUPLICATE_q ),
	.datad(!\mem_reg|registers[18][1]~DUPLICATE_q ),
	.datae(!\ins_mem|memory~23_combout ),
	.dataf(!\ins_mem|memory~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux62~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux62~2 .extended_lut = "off";
defparam \mem_reg|Mux62~2 .lut_mask = 64'h00FF555533330F0F;
defparam \mem_reg|Mux62~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y14_N56
dffeas \mem_reg|registers[28][1]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux30~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[28][1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[28][1]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_reg|registers[28][1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y3_N57
cyclonev_lcell_comb \mem_reg|registers[24][1]~feeder (
// Equation(s):
// \mem_reg|registers[24][1]~feeder_combout  = ( \muxWrite|Mux30~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\muxWrite|Mux30~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|registers[24][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|registers[24][1]~feeder .extended_lut = "off";
defparam \mem_reg|registers[24][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mem_reg|registers[24][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y3_N58
dffeas \mem_reg|registers[24][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_reg|registers[24][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[24][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[24][1] .is_wysiwyg = "true";
defparam \mem_reg|registers[24][1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y12_N36
cyclonev_lcell_comb \mem_reg|registers[20][1]~feeder (
// Equation(s):
// \mem_reg|registers[20][1]~feeder_combout  = ( \muxWrite|Mux30~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\muxWrite|Mux30~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|registers[20][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|registers[20][1]~feeder .extended_lut = "off";
defparam \mem_reg|registers[20][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mem_reg|registers[20][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y12_N37
dffeas \mem_reg|registers[20][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_reg|registers[20][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[20][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[20][1] .is_wysiwyg = "true";
defparam \mem_reg|registers[20][1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y12_N30
cyclonev_lcell_comb \mem_reg|registers[16][1]~feeder (
// Equation(s):
// \mem_reg|registers[16][1]~feeder_combout  = ( \muxWrite|Mux30~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\muxWrite|Mux30~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|registers[16][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|registers[16][1]~feeder .extended_lut = "off";
defparam \mem_reg|registers[16][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mem_reg|registers[16][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y12_N31
dffeas \mem_reg|registers[16][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_reg|registers[16][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[16][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[16][1] .is_wysiwyg = "true";
defparam \mem_reg|registers[16][1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y14_N57
cyclonev_lcell_comb \mem_reg|Mux62~0 (
// Equation(s):
// \mem_reg|Mux62~0_combout  = ( \ins_mem|memory~23_combout  & ( \ins_mem|memory~26_combout  & ( \mem_reg|registers[28][1]~DUPLICATE_q  ) ) ) # ( !\ins_mem|memory~23_combout  & ( \ins_mem|memory~26_combout  & ( \mem_reg|registers[24][1]~q  ) ) ) # ( 
// \ins_mem|memory~23_combout  & ( !\ins_mem|memory~26_combout  & ( \mem_reg|registers[20][1]~q  ) ) ) # ( !\ins_mem|memory~23_combout  & ( !\ins_mem|memory~26_combout  & ( \mem_reg|registers[16][1]~q  ) ) )

	.dataa(!\mem_reg|registers[28][1]~DUPLICATE_q ),
	.datab(!\mem_reg|registers[24][1]~q ),
	.datac(!\mem_reg|registers[20][1]~q ),
	.datad(!\mem_reg|registers[16][1]~q ),
	.datae(!\ins_mem|memory~23_combout ),
	.dataf(!\ins_mem|memory~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux62~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux62~0 .extended_lut = "off";
defparam \mem_reg|Mux62~0 .lut_mask = 64'h00FF0F0F33335555;
defparam \mem_reg|Mux62~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y6_N33
cyclonev_lcell_comb \mem_reg|registers[17][1]~feeder (
// Equation(s):
// \mem_reg|registers[17][1]~feeder_combout  = ( \muxWrite|Mux30~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\muxWrite|Mux30~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|registers[17][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|registers[17][1]~feeder .extended_lut = "off";
defparam \mem_reg|registers[17][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mem_reg|registers[17][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y6_N34
dffeas \mem_reg|registers[17][1]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_reg|registers[17][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[17][1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[17][1]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_reg|registers[17][1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y9_N34
dffeas \mem_reg|registers[21][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux30~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[21][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[21][1] .is_wysiwyg = "true";
defparam \mem_reg|registers[21][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y14_N56
dffeas \mem_reg|registers[25][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux30~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[25][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[25][1] .is_wysiwyg = "true";
defparam \mem_reg|registers[25][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y14_N2
dffeas \mem_reg|registers[29][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux30~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[29][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[29][1] .is_wysiwyg = "true";
defparam \mem_reg|registers[29][1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y14_N3
cyclonev_lcell_comb \mem_reg|Mux62~1 (
// Equation(s):
// \mem_reg|Mux62~1_combout  = ( \ins_mem|memory~23_combout  & ( \ins_mem|memory~26_combout  & ( \mem_reg|registers[29][1]~q  ) ) ) # ( !\ins_mem|memory~23_combout  & ( \ins_mem|memory~26_combout  & ( \mem_reg|registers[25][1]~q  ) ) ) # ( 
// \ins_mem|memory~23_combout  & ( !\ins_mem|memory~26_combout  & ( \mem_reg|registers[21][1]~q  ) ) ) # ( !\ins_mem|memory~23_combout  & ( !\ins_mem|memory~26_combout  & ( \mem_reg|registers[17][1]~DUPLICATE_q  ) ) )

	.dataa(!\mem_reg|registers[17][1]~DUPLICATE_q ),
	.datab(!\mem_reg|registers[21][1]~q ),
	.datac(!\mem_reg|registers[25][1]~q ),
	.datad(!\mem_reg|registers[29][1]~q ),
	.datae(!\ins_mem|memory~23_combout ),
	.dataf(!\ins_mem|memory~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux62~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux62~1 .extended_lut = "off";
defparam \mem_reg|Mux62~1 .lut_mask = 64'h555533330F0F00FF;
defparam \mem_reg|Mux62~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y8_N2
dffeas \mem_reg|registers[27][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux30~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[27][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[27][1] .is_wysiwyg = "true";
defparam \mem_reg|registers[27][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y7_N40
dffeas \mem_reg|registers[19][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux30~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[19][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[19][1] .is_wysiwyg = "true";
defparam \mem_reg|registers[19][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y13_N1
dffeas \mem_reg|registers[31][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux30~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[31][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[31][1] .is_wysiwyg = "true";
defparam \mem_reg|registers[31][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y9_N53
dffeas \mem_reg|registers[23][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux30~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[23][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[23][1] .is_wysiwyg = "true";
defparam \mem_reg|registers[23][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y8_N12
cyclonev_lcell_comb \mem_reg|Mux62~3 (
// Equation(s):
// \mem_reg|Mux62~3_combout  = ( \ins_mem|memory~26_combout  & ( \ins_mem|memory~23_combout  & ( \mem_reg|registers[31][1]~q  ) ) ) # ( !\ins_mem|memory~26_combout  & ( \ins_mem|memory~23_combout  & ( \mem_reg|registers[23][1]~q  ) ) ) # ( 
// \ins_mem|memory~26_combout  & ( !\ins_mem|memory~23_combout  & ( \mem_reg|registers[27][1]~q  ) ) ) # ( !\ins_mem|memory~26_combout  & ( !\ins_mem|memory~23_combout  & ( \mem_reg|registers[19][1]~q  ) ) )

	.dataa(!\mem_reg|registers[27][1]~q ),
	.datab(!\mem_reg|registers[19][1]~q ),
	.datac(!\mem_reg|registers[31][1]~q ),
	.datad(!\mem_reg|registers[23][1]~q ),
	.datae(!\ins_mem|memory~26_combout ),
	.dataf(!\ins_mem|memory~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux62~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux62~3 .extended_lut = "off";
defparam \mem_reg|Mux62~3 .lut_mask = 64'h3333555500FF0F0F;
defparam \mem_reg|Mux62~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y14_N30
cyclonev_lcell_comb \mem_reg|Mux62~4 (
// Equation(s):
// \mem_reg|Mux62~4_combout  = ( \mem_reg|Mux62~1_combout  & ( \mem_reg|Mux62~3_combout  & ( ((!\ins_mem|memory~20_combout  & ((\mem_reg|Mux62~0_combout ))) # (\ins_mem|memory~20_combout  & (\mem_reg|Mux62~2_combout ))) # (\ins_mem|memory~17_combout ) ) ) ) 
// # ( !\mem_reg|Mux62~1_combout  & ( \mem_reg|Mux62~3_combout  & ( (!\ins_mem|memory~17_combout  & ((!\ins_mem|memory~20_combout  & ((\mem_reg|Mux62~0_combout ))) # (\ins_mem|memory~20_combout  & (\mem_reg|Mux62~2_combout )))) # (\ins_mem|memory~17_combout  
// & (((\ins_mem|memory~20_combout )))) ) ) ) # ( \mem_reg|Mux62~1_combout  & ( !\mem_reg|Mux62~3_combout  & ( (!\ins_mem|memory~17_combout  & ((!\ins_mem|memory~20_combout  & ((\mem_reg|Mux62~0_combout ))) # (\ins_mem|memory~20_combout  & 
// (\mem_reg|Mux62~2_combout )))) # (\ins_mem|memory~17_combout  & (((!\ins_mem|memory~20_combout )))) ) ) ) # ( !\mem_reg|Mux62~1_combout  & ( !\mem_reg|Mux62~3_combout  & ( (!\ins_mem|memory~17_combout  & ((!\ins_mem|memory~20_combout  & 
// ((\mem_reg|Mux62~0_combout ))) # (\ins_mem|memory~20_combout  & (\mem_reg|Mux62~2_combout )))) ) ) )

	.dataa(!\ins_mem|memory~17_combout ),
	.datab(!\mem_reg|Mux62~2_combout ),
	.datac(!\ins_mem|memory~20_combout ),
	.datad(!\mem_reg|Mux62~0_combout ),
	.datae(!\mem_reg|Mux62~1_combout ),
	.dataf(!\mem_reg|Mux62~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux62~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux62~4 .extended_lut = "off";
defparam \mem_reg|Mux62~4 .lut_mask = 64'h02A252F207A757F7;
defparam \mem_reg|Mux62~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y14_N24
cyclonev_lcell_comb \muxAluB|out[1]~26 (
// Equation(s):
// \muxAluB|out[1]~26_combout  = ( \mem_reg|Mux62~4_combout  & ( (!\con_unit|alubsrc|out~combout  & (((\mem_reg|Mux62~9_combout )) # (\ins_mem|memory~7_combout ))) # (\con_unit|alubsrc|out~combout  & (((\ins_mem|memory~9_combout )))) ) ) # ( 
// !\mem_reg|Mux62~4_combout  & ( (!\con_unit|alubsrc|out~combout  & (!\ins_mem|memory~7_combout  & ((\mem_reg|Mux62~9_combout )))) # (\con_unit|alubsrc|out~combout  & (((\ins_mem|memory~9_combout )))) ) )

	.dataa(!\ins_mem|memory~7_combout ),
	.datab(!\con_unit|alubsrc|out~combout ),
	.datac(!\ins_mem|memory~9_combout ),
	.datad(!\mem_reg|Mux62~9_combout ),
	.datae(gnd),
	.dataf(!\mem_reg|Mux62~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxAluB|out[1]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxAluB|out[1]~26 .extended_lut = "off";
defparam \muxAluB|out[1]~26 .lut_mask = 64'h038B038B47CF47CF;
defparam \muxAluB|out[1]~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y16_N18
cyclonev_lcell_comb \adder|Add0~41 (
// Equation(s):
// \adder|Add0~41_sumout  = SUM(( \p|pc[8]~DUPLICATE_q  ) + ( GND ) + ( \adder|Add0~30  ))
// \adder|Add0~42  = CARRY(( \p|pc[8]~DUPLICATE_q  ) + ( GND ) + ( \adder|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\p|pc[8]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\adder|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\adder|Add0~41_sumout ),
	.cout(\adder|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \adder|Add0~41 .extended_lut = "off";
defparam \adder|Add0~41 .lut_mask = 64'h0000FFFF000000FF;
defparam \adder|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y16_N21
cyclonev_lcell_comb \adder|Add0~37 (
// Equation(s):
// \adder|Add0~37_sumout  = SUM(( \p|pc [9] ) + ( GND ) + ( \adder|Add0~42  ))
// \adder|Add0~38  = CARRY(( \p|pc [9] ) + ( GND ) + ( \adder|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\p|pc [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\adder|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\adder|Add0~37_sumout ),
	.cout(\adder|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \adder|Add0~37 .extended_lut = "off";
defparam \adder|Add0~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \adder|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y11_N2
dffeas \p|pc[9]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\p|pc[9]~feeder_combout ),
	.asdata(\adder|Add0~37_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Branch_U|Mux_32x1_Select|Mux0~14_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p|pc[9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \p|pc[9]~DUPLICATE .is_wysiwyg = "true";
defparam \p|pc[9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y11_N24
cyclonev_lcell_comb \ins_mem|memory~29 (
// Equation(s):
// \ins_mem|memory~29_combout  = ( !\p|pc [3] & ( (!\p|pc [2] & (!\p|pc[6]~DUPLICATE_q  & !\p|pc [5])) ) )

	.dataa(!\p|pc [2]),
	.datab(gnd),
	.datac(!\p|pc[6]~DUPLICATE_q ),
	.datad(!\p|pc [5]),
	.datae(gnd),
	.dataf(!\p|pc [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ins_mem|memory~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ins_mem|memory~29 .extended_lut = "off";
defparam \ins_mem|memory~29 .lut_mask = 64'hA000A00000000000;
defparam \ins_mem|memory~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y11_N15
cyclonev_lcell_comb \ins_mem|memory~40 (
// Equation(s):
// \ins_mem|memory~40_combout  = ( \p|pc [7] & ( (!\p|pc[9]~DUPLICATE_q  & (\ins_mem|memory~29_combout  & (!\p|pc[8]~DUPLICATE_q  & !\p|pc [4]))) ) ) # ( !\p|pc [7] & ( (!\p|pc[9]~DUPLICATE_q  & !\p|pc[8]~DUPLICATE_q ) ) )

	.dataa(!\p|pc[9]~DUPLICATE_q ),
	.datab(!\ins_mem|memory~29_combout ),
	.datac(!\p|pc[8]~DUPLICATE_q ),
	.datad(!\p|pc [4]),
	.datae(gnd),
	.dataf(!\p|pc [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ins_mem|memory~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ins_mem|memory~40 .extended_lut = "off";
defparam \ins_mem|memory~40 .lut_mask = 64'hA0A0A0A020002000;
defparam \ins_mem|memory~40 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y10_N9
cyclonev_lcell_comb \ins_mem|memory~4 (
// Equation(s):
// \ins_mem|memory~4_combout  = ( !\p|pc [12] & ( (\ins_mem|memory~1_combout  & (\ins_mem|LessThan0~1_combout  & \ins_mem|LessThan0~0_combout )) ) )

	.dataa(!\ins_mem|memory~1_combout ),
	.datab(gnd),
	.datac(!\ins_mem|LessThan0~1_combout ),
	.datad(!\ins_mem|LessThan0~0_combout ),
	.datae(gnd),
	.dataf(!\p|pc [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ins_mem|memory~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ins_mem|memory~4 .extended_lut = "off";
defparam \ins_mem|memory~4 .lut_mask = 64'h0005000500000000;
defparam \ins_mem|memory~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y11_N57
cyclonev_lcell_comb \con_unit|aluop|sel[0]~1 (
// Equation(s):
// \con_unit|aluop|sel[0]~1_combout  = ( \ins_mem|memory~18_combout  & ( \ins_mem|memory~21_combout  & ( (\ins_mem|memory~1_combout  & ((!\ins_mem|memory~24_combout ) # (\p|pc[4]~DUPLICATE_q ))) ) ) )

	.dataa(gnd),
	.datab(!\ins_mem|memory~1_combout ),
	.datac(!\p|pc[4]~DUPLICATE_q ),
	.datad(!\ins_mem|memory~24_combout ),
	.datae(!\ins_mem|memory~18_combout ),
	.dataf(!\ins_mem|memory~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\con_unit|aluop|sel[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \con_unit|aluop|sel[0]~1 .extended_lut = "off";
defparam \con_unit|aluop|sel[0]~1 .lut_mask = 64'h0000000000003303;
defparam \con_unit|aluop|sel[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y11_N33
cyclonev_lcell_comb \con_unit|aluop|sel[0]~2 (
// Equation(s):
// \con_unit|aluop|sel[0]~2_combout  = ( \con_unit|aluop|sel[0]~1_combout  & ( (\ins_mem|memory~40_combout  & \ins_mem|memory~4_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ins_mem|memory~40_combout ),
	.datad(!\ins_mem|memory~4_combout ),
	.datae(gnd),
	.dataf(!\con_unit|aluop|sel[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\con_unit|aluop|sel[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \con_unit|aluop|sel[0]~2 .extended_lut = "off";
defparam \con_unit|aluop|sel[0]~2 .lut_mask = 64'h00000000000F000F;
defparam \con_unit|aluop|sel[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y11_N46
dffeas \mem_reg|registers[9][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux31~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[9][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[9][0] .is_wysiwyg = "true";
defparam \mem_reg|registers[9][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y12_N8
dffeas \mem_reg|registers[8][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux31~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[8][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[8][0] .is_wysiwyg = "true";
defparam \mem_reg|registers[8][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y12_N44
dffeas \mem_reg|registers[11][0]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux31~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[11][0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[11][0]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_reg|registers[11][0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y12_N38
dffeas \mem_reg|registers[10][0]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux31~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[10][0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[10][0]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_reg|registers[10][0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y12_N39
cyclonev_lcell_comb \mem_reg|Mux63~6 (
// Equation(s):
// \mem_reg|Mux63~6_combout  = ( \mem_reg|registers[10][0]~DUPLICATE_q  & ( \ins_mem|memory~20_combout  & ( (!\ins_mem|memory~17_combout ) # (\mem_reg|registers[11][0]~DUPLICATE_q ) ) ) ) # ( !\mem_reg|registers[10][0]~DUPLICATE_q  & ( 
// \ins_mem|memory~20_combout  & ( (\mem_reg|registers[11][0]~DUPLICATE_q  & \ins_mem|memory~17_combout ) ) ) ) # ( \mem_reg|registers[10][0]~DUPLICATE_q  & ( !\ins_mem|memory~20_combout  & ( (!\ins_mem|memory~17_combout  & ((\mem_reg|registers[8][0]~q ))) # 
// (\ins_mem|memory~17_combout  & (\mem_reg|registers[9][0]~q )) ) ) ) # ( !\mem_reg|registers[10][0]~DUPLICATE_q  & ( !\ins_mem|memory~20_combout  & ( (!\ins_mem|memory~17_combout  & ((\mem_reg|registers[8][0]~q ))) # (\ins_mem|memory~17_combout  & 
// (\mem_reg|registers[9][0]~q )) ) ) )

	.dataa(!\mem_reg|registers[9][0]~q ),
	.datab(!\mem_reg|registers[8][0]~q ),
	.datac(!\mem_reg|registers[11][0]~DUPLICATE_q ),
	.datad(!\ins_mem|memory~17_combout ),
	.datae(!\mem_reg|registers[10][0]~DUPLICATE_q ),
	.dataf(!\ins_mem|memory~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux63~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux63~6 .extended_lut = "off";
defparam \mem_reg|Mux63~6 .lut_mask = 64'h33553355000FFF0F;
defparam \mem_reg|Mux63~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y10_N38
dffeas \mem_reg|registers[14][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux31~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[14][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[14][0] .is_wysiwyg = "true";
defparam \mem_reg|registers[14][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y10_N47
dffeas \mem_reg|registers[12][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux31~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[12][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[12][0] .is_wysiwyg = "true";
defparam \mem_reg|registers[12][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y10_N20
dffeas \mem_reg|registers[15][0]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux31~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[15][0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[15][0]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_reg|registers[15][0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y12_N54
cyclonev_lcell_comb \mem_reg|registers[13][0]~feeder (
// Equation(s):
// \mem_reg|registers[13][0]~feeder_combout  = ( \muxWrite|Mux31~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\muxWrite|Mux31~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|registers[13][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|registers[13][0]~feeder .extended_lut = "off";
defparam \mem_reg|registers[13][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mem_reg|registers[13][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y12_N55
dffeas \mem_reg|registers[13][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_reg|registers[13][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[13][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[13][0] .is_wysiwyg = "true";
defparam \mem_reg|registers[13][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y10_N39
cyclonev_lcell_comb \mem_reg|Mux63~5 (
// Equation(s):
// \mem_reg|Mux63~5_combout  = ( \ins_mem|memory~17_combout  & ( \mem_reg|registers[13][0]~q  & ( (!\ins_mem|memory~20_combout ) # (\mem_reg|registers[15][0]~DUPLICATE_q ) ) ) ) # ( !\ins_mem|memory~17_combout  & ( \mem_reg|registers[13][0]~q  & ( 
// (!\ins_mem|memory~20_combout  & ((\mem_reg|registers[12][0]~q ))) # (\ins_mem|memory~20_combout  & (\mem_reg|registers[14][0]~q )) ) ) ) # ( \ins_mem|memory~17_combout  & ( !\mem_reg|registers[13][0]~q  & ( (\ins_mem|memory~20_combout  & 
// \mem_reg|registers[15][0]~DUPLICATE_q ) ) ) ) # ( !\ins_mem|memory~17_combout  & ( !\mem_reg|registers[13][0]~q  & ( (!\ins_mem|memory~20_combout  & ((\mem_reg|registers[12][0]~q ))) # (\ins_mem|memory~20_combout  & (\mem_reg|registers[14][0]~q )) ) ) )

	.dataa(!\mem_reg|registers[14][0]~q ),
	.datab(!\mem_reg|registers[12][0]~q ),
	.datac(!\ins_mem|memory~20_combout ),
	.datad(!\mem_reg|registers[15][0]~DUPLICATE_q ),
	.datae(!\ins_mem|memory~17_combout ),
	.dataf(!\mem_reg|registers[13][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux63~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux63~5 .extended_lut = "off";
defparam \mem_reg|Mux63~5 .lut_mask = 64'h3535000F3535F0FF;
defparam \mem_reg|Mux63~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y13_N5
dffeas \mem_reg|registers[2][0]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux31~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[2][0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[2][0]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_reg|registers[2][0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y13_N14
dffeas \mem_reg|registers[3][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux31~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[3][0] .is_wysiwyg = "true";
defparam \mem_reg|registers[3][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y12_N59
dffeas \mem_reg|registers[1][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux31~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[1][0] .is_wysiwyg = "true";
defparam \mem_reg|registers[1][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y13_N54
cyclonev_lcell_comb \mem_reg|Mux63~8 (
// Equation(s):
// \mem_reg|Mux63~8_combout  = ( \ins_mem|memory~20_combout  & ( (!\ins_mem|memory~17_combout  & (\mem_reg|registers[2][0]~DUPLICATE_q )) # (\ins_mem|memory~17_combout  & ((\mem_reg|registers[3][0]~q ))) ) ) # ( !\ins_mem|memory~20_combout  & ( 
// (\mem_reg|registers[1][0]~q  & \ins_mem|memory~17_combout ) ) )

	.dataa(!\mem_reg|registers[2][0]~DUPLICATE_q ),
	.datab(!\mem_reg|registers[3][0]~q ),
	.datac(!\mem_reg|registers[1][0]~q ),
	.datad(!\ins_mem|memory~17_combout ),
	.datae(gnd),
	.dataf(!\ins_mem|memory~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux63~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux63~8 .extended_lut = "off";
defparam \mem_reg|Mux63~8 .lut_mask = 64'h000F000F55335533;
defparam \mem_reg|Mux63~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y12_N2
dffeas \mem_reg|registers[7][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux31~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[7][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[7][0] .is_wysiwyg = "true";
defparam \mem_reg|registers[7][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y13_N14
dffeas \mem_reg|registers[6][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux31~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[6][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[6][0] .is_wysiwyg = "true";
defparam \mem_reg|registers[6][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y12_N26
dffeas \mem_reg|registers[4][0]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux31~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[4][0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[4][0]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_reg|registers[4][0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y13_N0
cyclonev_lcell_comb \mem_reg|registers[5][0]~feeder (
// Equation(s):
// \mem_reg|registers[5][0]~feeder_combout  = ( \muxWrite|Mux31~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\muxWrite|Mux31~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|registers[5][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|registers[5][0]~feeder .extended_lut = "off";
defparam \mem_reg|registers[5][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mem_reg|registers[5][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y13_N2
dffeas \mem_reg|registers[5][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_reg|registers[5][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[5][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[5][0] .is_wysiwyg = "true";
defparam \mem_reg|registers[5][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y13_N9
cyclonev_lcell_comb \mem_reg|Mux63~7 (
// Equation(s):
// \mem_reg|Mux63~7_combout  = ( \mem_reg|registers[5][0]~q  & ( \ins_mem|memory~17_combout  & ( (!\ins_mem|memory~20_combout ) # (\mem_reg|registers[7][0]~q ) ) ) ) # ( !\mem_reg|registers[5][0]~q  & ( \ins_mem|memory~17_combout  & ( 
// (\mem_reg|registers[7][0]~q  & \ins_mem|memory~20_combout ) ) ) ) # ( \mem_reg|registers[5][0]~q  & ( !\ins_mem|memory~17_combout  & ( (!\ins_mem|memory~20_combout  & ((\mem_reg|registers[4][0]~DUPLICATE_q ))) # (\ins_mem|memory~20_combout  & 
// (\mem_reg|registers[6][0]~q )) ) ) ) # ( !\mem_reg|registers[5][0]~q  & ( !\ins_mem|memory~17_combout  & ( (!\ins_mem|memory~20_combout  & ((\mem_reg|registers[4][0]~DUPLICATE_q ))) # (\ins_mem|memory~20_combout  & (\mem_reg|registers[6][0]~q )) ) ) )

	.dataa(!\mem_reg|registers[7][0]~q ),
	.datab(!\mem_reg|registers[6][0]~q ),
	.datac(!\mem_reg|registers[4][0]~DUPLICATE_q ),
	.datad(!\ins_mem|memory~20_combout ),
	.datae(!\mem_reg|registers[5][0]~q ),
	.dataf(!\ins_mem|memory~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux63~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux63~7 .extended_lut = "off";
defparam \mem_reg|Mux63~7 .lut_mask = 64'h0F330F330055FF55;
defparam \mem_reg|Mux63~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y13_N15
cyclonev_lcell_comb \mem_reg|Mux63~9 (
// Equation(s):
// \mem_reg|Mux63~9_combout  = ( \mem_reg|Mux63~8_combout  & ( \mem_reg|Mux63~7_combout  & ( (!\ins_mem|memory~26_combout ) # ((!\ins_mem|memory~23_combout  & (\mem_reg|Mux63~6_combout )) # (\ins_mem|memory~23_combout  & ((\mem_reg|Mux63~5_combout )))) ) ) ) 
// # ( !\mem_reg|Mux63~8_combout  & ( \mem_reg|Mux63~7_combout  & ( (!\ins_mem|memory~23_combout  & (\mem_reg|Mux63~6_combout  & ((\ins_mem|memory~26_combout )))) # (\ins_mem|memory~23_combout  & (((!\ins_mem|memory~26_combout ) # (\mem_reg|Mux63~5_combout 
// )))) ) ) ) # ( \mem_reg|Mux63~8_combout  & ( !\mem_reg|Mux63~7_combout  & ( (!\ins_mem|memory~23_combout  & (((!\ins_mem|memory~26_combout )) # (\mem_reg|Mux63~6_combout ))) # (\ins_mem|memory~23_combout  & (((\mem_reg|Mux63~5_combout  & 
// \ins_mem|memory~26_combout )))) ) ) ) # ( !\mem_reg|Mux63~8_combout  & ( !\mem_reg|Mux63~7_combout  & ( (\ins_mem|memory~26_combout  & ((!\ins_mem|memory~23_combout  & (\mem_reg|Mux63~6_combout )) # (\ins_mem|memory~23_combout  & 
// ((\mem_reg|Mux63~5_combout ))))) ) ) )

	.dataa(!\mem_reg|Mux63~6_combout ),
	.datab(!\mem_reg|Mux63~5_combout ),
	.datac(!\ins_mem|memory~23_combout ),
	.datad(!\ins_mem|memory~26_combout ),
	.datae(!\mem_reg|Mux63~8_combout ),
	.dataf(!\mem_reg|Mux63~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux63~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux63~9 .extended_lut = "off";
defparam \mem_reg|Mux63~9 .lut_mask = 64'h0053F0530F53FF53;
defparam \mem_reg|Mux63~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y13_N42
cyclonev_lcell_comb \muxAluB|out[0]~27 (
// Equation(s):
// \muxAluB|out[0]~27_combout  = ( \mem_reg|Mux63~9_combout  & ( (!\con_unit|alubsrc|out~combout  & (((!\ins_mem|memory~7_combout )) # (\mem_reg|Mux63~4_combout ))) # (\con_unit|alubsrc|out~combout  & (((\ins_mem|memory~28_combout )))) ) ) # ( 
// !\mem_reg|Mux63~9_combout  & ( (!\con_unit|alubsrc|out~combout  & (\mem_reg|Mux63~4_combout  & (\ins_mem|memory~7_combout ))) # (\con_unit|alubsrc|out~combout  & (((\ins_mem|memory~28_combout )))) ) )

	.dataa(!\mem_reg|Mux63~4_combout ),
	.datab(!\ins_mem|memory~7_combout ),
	.datac(!\ins_mem|memory~28_combout ),
	.datad(!\con_unit|alubsrc|out~combout ),
	.datae(gnd),
	.dataf(!\mem_reg|Mux63~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxAluB|out[0]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxAluB|out[0]~27 .extended_lut = "off";
defparam \muxAluB|out[0]~27 .lut_mask = 64'h110F110FDD0FDD0F;
defparam \muxAluB|out[0]~27 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y9_N24
cyclonev_lcell_comb \mem_reg|Mux54~11 (
// Equation(s):
// \mem_reg|Mux54~11_combout  = ( !\ins_mem|memory~23_combout  & ( \ins_mem|memory~26_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ins_mem|memory~26_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ins_mem|memory~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux54~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux54~11 .extended_lut = "off";
defparam \mem_reg|Mux54~11 .lut_mask = 64'h0F0F0F0F00000000;
defparam \mem_reg|Mux54~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y13_N39
cyclonev_lcell_comb \DataMem|wren[1]~1 (
// Equation(s):
// \DataMem|wren[1]~1_combout  = ( \ins_mem|instruction[13]~0_combout  & ( (\ins_mem|instruction[5]~2_combout  & \con_unit|rudata|out[0]~0_combout ) ) )

	.dataa(!\ins_mem|instruction[5]~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\con_unit|rudata|out[0]~0_combout ),
	.datae(gnd),
	.dataf(!\ins_mem|instruction[13]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DataMem|wren[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DataMem|wren[1]~1 .extended_lut = "off";
defparam \DataMem|wren[1]~1 .lut_mask = 64'h0000000000550055;
defparam \DataMem|wren[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y11_N27
cyclonev_lcell_comb \muxWrite|Mux19~0 (
// Equation(s):
// \muxWrite|Mux19~0_combout  = ( \con_unit|rudata|out [0] & ( (\ins_mem|memory~1_combout  & (!\muxWrite|Mux16~3_combout  & (\ins_mem|memory~3_combout  & !\muxWrite|Mux16~2_combout ))) ) )

	.dataa(!\ins_mem|memory~1_combout ),
	.datab(!\muxWrite|Mux16~3_combout ),
	.datac(!\ins_mem|memory~3_combout ),
	.datad(!\muxWrite|Mux16~2_combout ),
	.datae(gnd),
	.dataf(!\con_unit|rudata|out [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxWrite|Mux19~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxWrite|Mux19~0 .extended_lut = "off";
defparam \muxWrite|Mux19~0 .lut_mask = 64'h0000000004000400;
defparam \muxWrite|Mux19~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y10_N56
dffeas \mem_reg|registers[26][10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux21~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[26][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[26][10] .is_wysiwyg = "true";
defparam \mem_reg|registers[26][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y3_N15
cyclonev_lcell_comb \mem_reg|registers[22][10]~feeder (
// Equation(s):
// \mem_reg|registers[22][10]~feeder_combout  = ( \muxWrite|Mux21~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\muxWrite|Mux21~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|registers[22][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|registers[22][10]~feeder .extended_lut = "off";
defparam \mem_reg|registers[22][10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mem_reg|registers[22][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y3_N16
dffeas \mem_reg|registers[22][10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_reg|registers[22][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[22][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[22][10] .is_wysiwyg = "true";
defparam \mem_reg|registers[22][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y6_N20
dffeas \mem_reg|registers[30][10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux21~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[30][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[30][10] .is_wysiwyg = "true";
defparam \mem_reg|registers[30][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y8_N16
dffeas \mem_reg|registers[18][10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux21~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[18][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[18][10] .is_wysiwyg = "true";
defparam \mem_reg|registers[18][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y7_N33
cyclonev_lcell_comb \mem_reg|Mux53~2 (
// Equation(s):
// \mem_reg|Mux53~2_combout  = ( \mem_reg|registers[18][10]~q  & ( \ins_mem|memory~23_combout  & ( (!\ins_mem|memory~26_combout  & (\mem_reg|registers[22][10]~q )) # (\ins_mem|memory~26_combout  & ((\mem_reg|registers[30][10]~q ))) ) ) ) # ( 
// !\mem_reg|registers[18][10]~q  & ( \ins_mem|memory~23_combout  & ( (!\ins_mem|memory~26_combout  & (\mem_reg|registers[22][10]~q )) # (\ins_mem|memory~26_combout  & ((\mem_reg|registers[30][10]~q ))) ) ) ) # ( \mem_reg|registers[18][10]~q  & ( 
// !\ins_mem|memory~23_combout  & ( (!\ins_mem|memory~26_combout ) # (\mem_reg|registers[26][10]~q ) ) ) ) # ( !\mem_reg|registers[18][10]~q  & ( !\ins_mem|memory~23_combout  & ( (\mem_reg|registers[26][10]~q  & \ins_mem|memory~26_combout ) ) ) )

	.dataa(!\mem_reg|registers[26][10]~q ),
	.datab(!\mem_reg|registers[22][10]~q ),
	.datac(!\mem_reg|registers[30][10]~q ),
	.datad(!\ins_mem|memory~26_combout ),
	.datae(!\mem_reg|registers[18][10]~q ),
	.dataf(!\ins_mem|memory~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux53~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux53~2 .extended_lut = "off";
defparam \mem_reg|Mux53~2 .lut_mask = 64'h0055FF55330F330F;
defparam \mem_reg|Mux53~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y12_N12
cyclonev_lcell_comb \mem_reg|registers[20][10]~feeder (
// Equation(s):
// \mem_reg|registers[20][10]~feeder_combout  = ( \muxWrite|Mux21~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\muxWrite|Mux21~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|registers[20][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|registers[20][10]~feeder .extended_lut = "off";
defparam \mem_reg|registers[20][10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mem_reg|registers[20][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y12_N13
dffeas \mem_reg|registers[20][10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_reg|registers[20][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[20][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[20][10] .is_wysiwyg = "true";
defparam \mem_reg|registers[20][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y10_N34
dffeas \mem_reg|registers[24][10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux21~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[24][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[24][10] .is_wysiwyg = "true";
defparam \mem_reg|registers[24][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y10_N19
dffeas \mem_reg|registers[28][10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux21~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[28][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[28][10] .is_wysiwyg = "true";
defparam \mem_reg|registers[28][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y8_N24
cyclonev_lcell_comb \mem_reg|registers[16][10]~feeder (
// Equation(s):
// \mem_reg|registers[16][10]~feeder_combout  = ( \muxWrite|Mux21~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\muxWrite|Mux21~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|registers[16][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|registers[16][10]~feeder .extended_lut = "off";
defparam \mem_reg|registers[16][10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mem_reg|registers[16][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y8_N26
dffeas \mem_reg|registers[16][10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_reg|registers[16][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[16][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[16][10] .is_wysiwyg = "true";
defparam \mem_reg|registers[16][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y10_N18
cyclonev_lcell_comb \mem_reg|Mux53~0 (
// Equation(s):
// \mem_reg|Mux53~0_combout  = ( \mem_reg|registers[28][10]~q  & ( \mem_reg|registers[16][10]~q  & ( (!\ins_mem|memory~26_combout  & ((!\ins_mem|memory~23_combout ) # ((\mem_reg|registers[20][10]~q )))) # (\ins_mem|memory~26_combout  & 
// (((\mem_reg|registers[24][10]~q )) # (\ins_mem|memory~23_combout ))) ) ) ) # ( !\mem_reg|registers[28][10]~q  & ( \mem_reg|registers[16][10]~q  & ( (!\ins_mem|memory~26_combout  & ((!\ins_mem|memory~23_combout ) # ((\mem_reg|registers[20][10]~q )))) # 
// (\ins_mem|memory~26_combout  & (!\ins_mem|memory~23_combout  & ((\mem_reg|registers[24][10]~q )))) ) ) ) # ( \mem_reg|registers[28][10]~q  & ( !\mem_reg|registers[16][10]~q  & ( (!\ins_mem|memory~26_combout  & (\ins_mem|memory~23_combout  & 
// (\mem_reg|registers[20][10]~q ))) # (\ins_mem|memory~26_combout  & (((\mem_reg|registers[24][10]~q )) # (\ins_mem|memory~23_combout ))) ) ) ) # ( !\mem_reg|registers[28][10]~q  & ( !\mem_reg|registers[16][10]~q  & ( (!\ins_mem|memory~26_combout  & 
// (\ins_mem|memory~23_combout  & (\mem_reg|registers[20][10]~q ))) # (\ins_mem|memory~26_combout  & (!\ins_mem|memory~23_combout  & ((\mem_reg|registers[24][10]~q )))) ) ) )

	.dataa(!\ins_mem|memory~26_combout ),
	.datab(!\ins_mem|memory~23_combout ),
	.datac(!\mem_reg|registers[20][10]~q ),
	.datad(!\mem_reg|registers[24][10]~q ),
	.datae(!\mem_reg|registers[28][10]~q ),
	.dataf(!\mem_reg|registers[16][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux53~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux53~0 .extended_lut = "off";
defparam \mem_reg|Mux53~0 .lut_mask = 64'h024613578ACE9BDF;
defparam \mem_reg|Mux53~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y11_N14
dffeas \mem_reg|registers[23][10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux21~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[23][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[23][10] .is_wysiwyg = "true";
defparam \mem_reg|registers[23][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y3_N15
cyclonev_lcell_comb \mem_reg|registers[19][10]~feeder (
// Equation(s):
// \mem_reg|registers[19][10]~feeder_combout  = ( \muxWrite|Mux21~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\muxWrite|Mux21~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|registers[19][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|registers[19][10]~feeder .extended_lut = "off";
defparam \mem_reg|registers[19][10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mem_reg|registers[19][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y3_N16
dffeas \mem_reg|registers[19][10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_reg|registers[19][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[19][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[19][10] .is_wysiwyg = "true";
defparam \mem_reg|registers[19][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y11_N35
dffeas \mem_reg|registers[31][10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\muxWrite|Mux21~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[31][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[31][10] .is_wysiwyg = "true";
defparam \mem_reg|registers[31][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y11_N32
dffeas \mem_reg|registers[27][10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux21~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[27][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[27][10] .is_wysiwyg = "true";
defparam \mem_reg|registers[27][10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y11_N30
cyclonev_lcell_comb \mem_reg|Mux53~3 (
// Equation(s):
// \mem_reg|Mux53~3_combout  = ( \mem_reg|registers[27][10]~q  & ( \ins_mem|memory~23_combout  & ( (!\ins_mem|memory~26_combout  & (\mem_reg|registers[23][10]~q )) # (\ins_mem|memory~26_combout  & ((\mem_reg|registers[31][10]~q ))) ) ) ) # ( 
// !\mem_reg|registers[27][10]~q  & ( \ins_mem|memory~23_combout  & ( (!\ins_mem|memory~26_combout  & (\mem_reg|registers[23][10]~q )) # (\ins_mem|memory~26_combout  & ((\mem_reg|registers[31][10]~q ))) ) ) ) # ( \mem_reg|registers[27][10]~q  & ( 
// !\ins_mem|memory~23_combout  & ( (\ins_mem|memory~26_combout ) # (\mem_reg|registers[19][10]~q ) ) ) ) # ( !\mem_reg|registers[27][10]~q  & ( !\ins_mem|memory~23_combout  & ( (\mem_reg|registers[19][10]~q  & !\ins_mem|memory~26_combout ) ) ) )

	.dataa(!\mem_reg|registers[23][10]~q ),
	.datab(!\mem_reg|registers[19][10]~q ),
	.datac(!\mem_reg|registers[31][10]~q ),
	.datad(!\ins_mem|memory~26_combout ),
	.datae(!\mem_reg|registers[27][10]~q ),
	.dataf(!\ins_mem|memory~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux53~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux53~3 .extended_lut = "off";
defparam \mem_reg|Mux53~3 .lut_mask = 64'h330033FF550F550F;
defparam \mem_reg|Mux53~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y7_N54
cyclonev_lcell_comb \mem_reg|registers[17][10]~feeder (
// Equation(s):
// \mem_reg|registers[17][10]~feeder_combout  = ( \muxWrite|Mux21~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\muxWrite|Mux21~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|registers[17][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|registers[17][10]~feeder .extended_lut = "off";
defparam \mem_reg|registers[17][10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mem_reg|registers[17][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y7_N55
dffeas \mem_reg|registers[17][10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_reg|registers[17][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[17][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[17][10] .is_wysiwyg = "true";
defparam \mem_reg|registers[17][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y9_N44
dffeas \mem_reg|registers[21][10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux21~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[21][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[21][10] .is_wysiwyg = "true";
defparam \mem_reg|registers[21][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y8_N21
cyclonev_lcell_comb \mem_reg|registers[25][10]~feeder (
// Equation(s):
// \mem_reg|registers[25][10]~feeder_combout  = ( \muxWrite|Mux21~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\muxWrite|Mux21~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|registers[25][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|registers[25][10]~feeder .extended_lut = "off";
defparam \mem_reg|registers[25][10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mem_reg|registers[25][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y8_N22
dffeas \mem_reg|registers[25][10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_reg|registers[25][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[25][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[25][10] .is_wysiwyg = "true";
defparam \mem_reg|registers[25][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y10_N26
dffeas \mem_reg|registers[29][10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux21~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[29][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[29][10] .is_wysiwyg = "true";
defparam \mem_reg|registers[29][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y10_N24
cyclonev_lcell_comb \mem_reg|Mux53~1 (
// Equation(s):
// \mem_reg|Mux53~1_combout  = ( \mem_reg|registers[29][10]~q  & ( \ins_mem|memory~23_combout  & ( (\mem_reg|registers[21][10]~q ) # (\ins_mem|memory~26_combout ) ) ) ) # ( !\mem_reg|registers[29][10]~q  & ( \ins_mem|memory~23_combout  & ( 
// (!\ins_mem|memory~26_combout  & \mem_reg|registers[21][10]~q ) ) ) ) # ( \mem_reg|registers[29][10]~q  & ( !\ins_mem|memory~23_combout  & ( (!\ins_mem|memory~26_combout  & (\mem_reg|registers[17][10]~q )) # (\ins_mem|memory~26_combout  & 
// ((\mem_reg|registers[25][10]~q ))) ) ) ) # ( !\mem_reg|registers[29][10]~q  & ( !\ins_mem|memory~23_combout  & ( (!\ins_mem|memory~26_combout  & (\mem_reg|registers[17][10]~q )) # (\ins_mem|memory~26_combout  & ((\mem_reg|registers[25][10]~q ))) ) ) )

	.dataa(!\ins_mem|memory~26_combout ),
	.datab(!\mem_reg|registers[17][10]~q ),
	.datac(!\mem_reg|registers[21][10]~q ),
	.datad(!\mem_reg|registers[25][10]~q ),
	.datae(!\mem_reg|registers[29][10]~q ),
	.dataf(!\ins_mem|memory~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux53~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux53~1 .extended_lut = "off";
defparam \mem_reg|Mux53~1 .lut_mask = 64'h227722770A0A5F5F;
defparam \mem_reg|Mux53~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y10_N48
cyclonev_lcell_comb \mem_reg|Mux53~4 (
// Equation(s):
// \mem_reg|Mux53~4_combout  = ( \mem_reg|Mux53~3_combout  & ( \mem_reg|Mux53~1_combout  & ( ((!\ins_mem|memory~20_combout  & ((\mem_reg|Mux53~0_combout ))) # (\ins_mem|memory~20_combout  & (\mem_reg|Mux53~2_combout ))) # (\ins_mem|memory~17_combout ) ) ) ) 
// # ( !\mem_reg|Mux53~3_combout  & ( \mem_reg|Mux53~1_combout  & ( (!\ins_mem|memory~20_combout  & (((\ins_mem|memory~17_combout ) # (\mem_reg|Mux53~0_combout )))) # (\ins_mem|memory~20_combout  & (\mem_reg|Mux53~2_combout  & ((!\ins_mem|memory~17_combout 
// )))) ) ) ) # ( \mem_reg|Mux53~3_combout  & ( !\mem_reg|Mux53~1_combout  & ( (!\ins_mem|memory~20_combout  & (((\mem_reg|Mux53~0_combout  & !\ins_mem|memory~17_combout )))) # (\ins_mem|memory~20_combout  & (((\ins_mem|memory~17_combout )) # 
// (\mem_reg|Mux53~2_combout ))) ) ) ) # ( !\mem_reg|Mux53~3_combout  & ( !\mem_reg|Mux53~1_combout  & ( (!\ins_mem|memory~17_combout  & ((!\ins_mem|memory~20_combout  & ((\mem_reg|Mux53~0_combout ))) # (\ins_mem|memory~20_combout  & 
// (\mem_reg|Mux53~2_combout )))) ) ) )

	.dataa(!\ins_mem|memory~20_combout ),
	.datab(!\mem_reg|Mux53~2_combout ),
	.datac(!\mem_reg|Mux53~0_combout ),
	.datad(!\ins_mem|memory~17_combout ),
	.datae(!\mem_reg|Mux53~3_combout ),
	.dataf(!\mem_reg|Mux53~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux53~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux53~4 .extended_lut = "off";
defparam \mem_reg|Mux53~4 .lut_mask = 64'h1B001B551BAA1BFF;
defparam \mem_reg|Mux53~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y15_N3
cyclonev_lcell_comb \mem_reg|registers[4][10]~feeder (
// Equation(s):
// \mem_reg|registers[4][10]~feeder_combout  = ( \muxWrite|Mux21~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\muxWrite|Mux21~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|registers[4][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|registers[4][10]~feeder .extended_lut = "off";
defparam \mem_reg|registers[4][10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mem_reg|registers[4][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y15_N4
dffeas \mem_reg|registers[4][10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_reg|registers[4][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[4][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[4][10] .is_wysiwyg = "true";
defparam \mem_reg|registers[4][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y12_N43
dffeas \mem_reg|registers[7][10]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux21~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[7][10]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[7][10]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_reg|registers[7][10]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y14_N38
dffeas \mem_reg|registers[6][10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux21~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[6][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[6][10] .is_wysiwyg = "true";
defparam \mem_reg|registers[6][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y15_N57
cyclonev_lcell_comb \mem_reg|registers[5][10]~feeder (
// Equation(s):
// \mem_reg|registers[5][10]~feeder_combout  = ( \muxWrite|Mux21~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\muxWrite|Mux21~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|registers[5][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|registers[5][10]~feeder .extended_lut = "off";
defparam \mem_reg|registers[5][10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mem_reg|registers[5][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y15_N58
dffeas \mem_reg|registers[5][10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_reg|registers[5][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[5][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[5][10] .is_wysiwyg = "true";
defparam \mem_reg|registers[5][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y14_N39
cyclonev_lcell_comb \mem_reg|Mux53~7 (
// Equation(s):
// \mem_reg|Mux53~7_combout  = ( \mem_reg|registers[5][10]~q  & ( \ins_mem|memory~17_combout  & ( (!\ins_mem|memory~20_combout ) # (\mem_reg|registers[7][10]~DUPLICATE_q ) ) ) ) # ( !\mem_reg|registers[5][10]~q  & ( \ins_mem|memory~17_combout  & ( 
// (\mem_reg|registers[7][10]~DUPLICATE_q  & \ins_mem|memory~20_combout ) ) ) ) # ( \mem_reg|registers[5][10]~q  & ( !\ins_mem|memory~17_combout  & ( (!\ins_mem|memory~20_combout  & (\mem_reg|registers[4][10]~q )) # (\ins_mem|memory~20_combout  & 
// ((\mem_reg|registers[6][10]~q ))) ) ) ) # ( !\mem_reg|registers[5][10]~q  & ( !\ins_mem|memory~17_combout  & ( (!\ins_mem|memory~20_combout  & (\mem_reg|registers[4][10]~q )) # (\ins_mem|memory~20_combout  & ((\mem_reg|registers[6][10]~q ))) ) ) )

	.dataa(!\mem_reg|registers[4][10]~q ),
	.datab(!\mem_reg|registers[7][10]~DUPLICATE_q ),
	.datac(!\ins_mem|memory~20_combout ),
	.datad(!\mem_reg|registers[6][10]~q ),
	.datae(!\mem_reg|registers[5][10]~q ),
	.dataf(!\ins_mem|memory~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux53~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux53~7 .extended_lut = "off";
defparam \mem_reg|Mux53~7 .lut_mask = 64'h505F505F0303F3F3;
defparam \mem_reg|Mux53~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y9_N17
dffeas \mem_reg|registers[9][10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux21~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[9][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[9][10] .is_wysiwyg = "true";
defparam \mem_reg|registers[9][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y7_N8
dffeas \mem_reg|registers[10][10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux21~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[10][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[10][10] .is_wysiwyg = "true";
defparam \mem_reg|registers[10][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y8_N19
dffeas \mem_reg|registers[11][10]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux21~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[11][10]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[11][10]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_reg|registers[11][10]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y8_N10
dffeas \mem_reg|registers[8][10]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux21~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[8][10]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[8][10]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_reg|registers[8][10]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y7_N33
cyclonev_lcell_comb \mem_reg|Mux53~6 (
// Equation(s):
// \mem_reg|Mux53~6_combout  = ( \ins_mem|memory~20_combout  & ( \ins_mem|memory~17_combout  & ( \mem_reg|registers[11][10]~DUPLICATE_q  ) ) ) # ( !\ins_mem|memory~20_combout  & ( \ins_mem|memory~17_combout  & ( \mem_reg|registers[9][10]~q  ) ) ) # ( 
// \ins_mem|memory~20_combout  & ( !\ins_mem|memory~17_combout  & ( \mem_reg|registers[10][10]~q  ) ) ) # ( !\ins_mem|memory~20_combout  & ( !\ins_mem|memory~17_combout  & ( \mem_reg|registers[8][10]~DUPLICATE_q  ) ) )

	.dataa(!\mem_reg|registers[9][10]~q ),
	.datab(!\mem_reg|registers[10][10]~q ),
	.datac(!\mem_reg|registers[11][10]~DUPLICATE_q ),
	.datad(!\mem_reg|registers[8][10]~DUPLICATE_q ),
	.datae(!\ins_mem|memory~20_combout ),
	.dataf(!\ins_mem|memory~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux53~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux53~6 .extended_lut = "off";
defparam \mem_reg|Mux53~6 .lut_mask = 64'h00FF333355550F0F;
defparam \mem_reg|Mux53~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y12_N26
dffeas \mem_reg|registers[13][10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux21~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[13][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[13][10] .is_wysiwyg = "true";
defparam \mem_reg|registers[13][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y9_N38
dffeas \mem_reg|registers[14][10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux21~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[14][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[14][10] .is_wysiwyg = "true";
defparam \mem_reg|registers[14][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y9_N7
dffeas \mem_reg|registers[15][10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux21~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[15][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[15][10] .is_wysiwyg = "true";
defparam \mem_reg|registers[15][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y6_N22
dffeas \mem_reg|registers[12][10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux21~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[12][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[12][10] .is_wysiwyg = "true";
defparam \mem_reg|registers[12][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y9_N39
cyclonev_lcell_comb \mem_reg|Mux53~5 (
// Equation(s):
// \mem_reg|Mux53~5_combout  = ( \mem_reg|registers[15][10]~q  & ( \mem_reg|registers[12][10]~q  & ( (!\ins_mem|memory~20_combout  & ((!\ins_mem|memory~17_combout ) # ((\mem_reg|registers[13][10]~q )))) # (\ins_mem|memory~20_combout  & 
// (((\mem_reg|registers[14][10]~q )) # (\ins_mem|memory~17_combout ))) ) ) ) # ( !\mem_reg|registers[15][10]~q  & ( \mem_reg|registers[12][10]~q  & ( (!\ins_mem|memory~20_combout  & ((!\ins_mem|memory~17_combout ) # ((\mem_reg|registers[13][10]~q )))) # 
// (\ins_mem|memory~20_combout  & (!\ins_mem|memory~17_combout  & ((\mem_reg|registers[14][10]~q )))) ) ) ) # ( \mem_reg|registers[15][10]~q  & ( !\mem_reg|registers[12][10]~q  & ( (!\ins_mem|memory~20_combout  & (\ins_mem|memory~17_combout  & 
// (\mem_reg|registers[13][10]~q ))) # (\ins_mem|memory~20_combout  & (((\mem_reg|registers[14][10]~q )) # (\ins_mem|memory~17_combout ))) ) ) ) # ( !\mem_reg|registers[15][10]~q  & ( !\mem_reg|registers[12][10]~q  & ( (!\ins_mem|memory~20_combout  & 
// (\ins_mem|memory~17_combout  & (\mem_reg|registers[13][10]~q ))) # (\ins_mem|memory~20_combout  & (!\ins_mem|memory~17_combout  & ((\mem_reg|registers[14][10]~q )))) ) ) )

	.dataa(!\ins_mem|memory~20_combout ),
	.datab(!\ins_mem|memory~17_combout ),
	.datac(!\mem_reg|registers[13][10]~q ),
	.datad(!\mem_reg|registers[14][10]~q ),
	.datae(!\mem_reg|registers[15][10]~q ),
	.dataf(!\mem_reg|registers[12][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux53~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux53~5 .extended_lut = "off";
defparam \mem_reg|Mux53~5 .lut_mask = 64'h024613578ACE9BDF;
defparam \mem_reg|Mux53~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N33
cyclonev_lcell_comb \mem_reg|registers[3][10]~feeder (
// Equation(s):
// \mem_reg|registers[3][10]~feeder_combout  = ( \muxWrite|Mux21~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\muxWrite|Mux21~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|registers[3][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|registers[3][10]~feeder .extended_lut = "off";
defparam \mem_reg|registers[3][10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mem_reg|registers[3][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y10_N35
dffeas \mem_reg|registers[3][10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_reg|registers[3][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[3][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[3][10] .is_wysiwyg = "true";
defparam \mem_reg|registers[3][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y9_N49
dffeas \mem_reg|registers[2][10]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux21~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[2][10]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[2][10]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_reg|registers[2][10]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y11_N57
cyclonev_lcell_comb \mem_reg|registers[1][10]~feeder (
// Equation(s):
// \mem_reg|registers[1][10]~feeder_combout  = ( \muxWrite|Mux21~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\muxWrite|Mux21~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|registers[1][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|registers[1][10]~feeder .extended_lut = "off";
defparam \mem_reg|registers[1][10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mem_reg|registers[1][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y11_N58
dffeas \mem_reg|registers[1][10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_reg|registers[1][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[1][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[1][10] .is_wysiwyg = "true";
defparam \mem_reg|registers[1][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N27
cyclonev_lcell_comb \mem_reg|Mux53~8 (
// Equation(s):
// \mem_reg|Mux53~8_combout  = ( \ins_mem|memory~20_combout  & ( \ins_mem|memory~17_combout  & ( \mem_reg|registers[3][10]~q  ) ) ) # ( !\ins_mem|memory~20_combout  & ( \ins_mem|memory~17_combout  & ( \mem_reg|registers[1][10]~q  ) ) ) # ( 
// \ins_mem|memory~20_combout  & ( !\ins_mem|memory~17_combout  & ( \mem_reg|registers[2][10]~DUPLICATE_q  ) ) )

	.dataa(!\mem_reg|registers[3][10]~q ),
	.datab(gnd),
	.datac(!\mem_reg|registers[2][10]~DUPLICATE_q ),
	.datad(!\mem_reg|registers[1][10]~q ),
	.datae(!\ins_mem|memory~20_combout ),
	.dataf(!\ins_mem|memory~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux53~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux53~8 .extended_lut = "off";
defparam \mem_reg|Mux53~8 .lut_mask = 64'h00000F0F00FF5555;
defparam \mem_reg|Mux53~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y10_N42
cyclonev_lcell_comb \mem_reg|Mux53~9 (
// Equation(s):
// \mem_reg|Mux53~9_combout  = ( \mem_reg|Mux53~5_combout  & ( \mem_reg|Mux53~8_combout  & ( (!\ins_mem|memory~26_combout  & ((!\ins_mem|memory~23_combout ) # ((\mem_reg|Mux53~7_combout )))) # (\ins_mem|memory~26_combout  & (((\mem_reg|Mux53~6_combout )) # 
// (\ins_mem|memory~23_combout ))) ) ) ) # ( !\mem_reg|Mux53~5_combout  & ( \mem_reg|Mux53~8_combout  & ( (!\ins_mem|memory~26_combout  & ((!\ins_mem|memory~23_combout ) # ((\mem_reg|Mux53~7_combout )))) # (\ins_mem|memory~26_combout  & 
// (!\ins_mem|memory~23_combout  & ((\mem_reg|Mux53~6_combout )))) ) ) ) # ( \mem_reg|Mux53~5_combout  & ( !\mem_reg|Mux53~8_combout  & ( (!\ins_mem|memory~26_combout  & (\ins_mem|memory~23_combout  & (\mem_reg|Mux53~7_combout ))) # 
// (\ins_mem|memory~26_combout  & (((\mem_reg|Mux53~6_combout )) # (\ins_mem|memory~23_combout ))) ) ) ) # ( !\mem_reg|Mux53~5_combout  & ( !\mem_reg|Mux53~8_combout  & ( (!\ins_mem|memory~26_combout  & (\ins_mem|memory~23_combout  & 
// (\mem_reg|Mux53~7_combout ))) # (\ins_mem|memory~26_combout  & (!\ins_mem|memory~23_combout  & ((\mem_reg|Mux53~6_combout )))) ) ) )

	.dataa(!\ins_mem|memory~26_combout ),
	.datab(!\ins_mem|memory~23_combout ),
	.datac(!\mem_reg|Mux53~7_combout ),
	.datad(!\mem_reg|Mux53~6_combout ),
	.datae(!\mem_reg|Mux53~5_combout ),
	.dataf(!\mem_reg|Mux53~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux53~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux53~9 .extended_lut = "off";
defparam \mem_reg|Mux53~9 .lut_mask = 64'h024613578ACE9BDF;
defparam \mem_reg|Mux53~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y10_N57
cyclonev_lcell_comb \mem_reg|Mux53~10 (
// Equation(s):
// \mem_reg|Mux53~10_combout  = ( \ins_mem|memory~7_combout  & ( \mem_reg|Mux53~9_combout  & ( \mem_reg|Mux53~4_combout  ) ) ) # ( !\ins_mem|memory~7_combout  & ( \mem_reg|Mux53~9_combout  ) ) # ( \ins_mem|memory~7_combout  & ( !\mem_reg|Mux53~9_combout  & ( 
// \mem_reg|Mux53~4_combout  ) ) )

	.dataa(!\mem_reg|Mux53~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\ins_mem|memory~7_combout ),
	.dataf(!\mem_reg|Mux53~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux53~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux53~10 .extended_lut = "off";
defparam \mem_reg|Mux53~10 .lut_mask = 64'h00005555FFFF5555;
defparam \mem_reg|Mux53~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y10_N51
cyclonev_lcell_comb \muxWrite|Mux19~3 (
// Equation(s):
// \muxWrite|Mux19~3_combout  = ( \muxWrite|Mux16~3_combout  & ( \muxWrite|Mux16~2_combout  & ( ((\muxWrite|Mux19~1_combout  & \DataMem|ram_0|altsyncram_component|auto_generated|q_a [7])) # (\adder|Add0~1_sumout ) ) ) ) # ( !\muxWrite|Mux16~3_combout  & ( 
// \muxWrite|Mux16~2_combout  & ( \adder|Add0~1_sumout  ) ) ) # ( \muxWrite|Mux16~3_combout  & ( !\muxWrite|Mux16~2_combout  & ( (\muxWrite|Mux19~1_combout  & \DataMem|ram_0|altsyncram_component|auto_generated|q_a [7]) ) ) )

	.dataa(!\muxWrite|Mux19~1_combout ),
	.datab(gnd),
	.datac(!\DataMem|ram_0|altsyncram_component|auto_generated|q_a [7]),
	.datad(!\adder|Add0~1_sumout ),
	.datae(!\muxWrite|Mux16~3_combout ),
	.dataf(!\muxWrite|Mux16~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxWrite|Mux19~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxWrite|Mux19~3 .extended_lut = "off";
defparam \muxWrite|Mux19~3 .lut_mask = 64'h0000050500FF05FF;
defparam \muxWrite|Mux19~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y11_N24
cyclonev_lcell_comb \muxWrite|Mux19~2 (
// Equation(s):
// \muxWrite|Mux19~2_combout  = ( \muxWrite|Mux19~1_combout  & ( !\muxWrite|Mux16~3_combout  ) )

	.dataa(gnd),
	.datab(!\muxWrite|Mux16~3_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\muxWrite|Mux19~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxWrite|Mux19~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxWrite|Mux19~2 .extended_lut = "off";
defparam \muxWrite|Mux19~2 .lut_mask = 64'h00000000CCCCCCCC;
defparam \muxWrite|Mux19~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y10_N38
dffeas \mem_reg|registers[14][15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux16~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[14][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[14][15] .is_wysiwyg = "true";
defparam \mem_reg|registers[14][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y11_N41
dffeas \mem_reg|registers[6][15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux16~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[6][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[6][15] .is_wysiwyg = "true";
defparam \mem_reg|registers[6][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y10_N52
dffeas \mem_reg|registers[10][15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux16~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[10][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[10][15] .is_wysiwyg = "true";
defparam \mem_reg|registers[10][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y9_N28
dffeas \mem_reg|registers[2][15]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux16~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[2][15]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[2][15]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_reg|registers[2][15]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y10_N39
cyclonev_lcell_comb \mem_reg|Mux16~2 (
// Equation(s):
// \mem_reg|Mux16~2_combout  = ( \ins_mem|memory~36_combout  & ( \ins_mem|memory~34_combout  & ( \mem_reg|registers[14][15]~q  ) ) ) # ( !\ins_mem|memory~36_combout  & ( \ins_mem|memory~34_combout  & ( \mem_reg|registers[6][15]~q  ) ) ) # ( 
// \ins_mem|memory~36_combout  & ( !\ins_mem|memory~34_combout  & ( \mem_reg|registers[10][15]~q  ) ) ) # ( !\ins_mem|memory~36_combout  & ( !\ins_mem|memory~34_combout  & ( \mem_reg|registers[2][15]~DUPLICATE_q  ) ) )

	.dataa(!\mem_reg|registers[14][15]~q ),
	.datab(!\mem_reg|registers[6][15]~q ),
	.datac(!\mem_reg|registers[10][15]~q ),
	.datad(!\mem_reg|registers[2][15]~DUPLICATE_q ),
	.datae(!\ins_mem|memory~36_combout ),
	.dataf(!\ins_mem|memory~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux16~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux16~2 .extended_lut = "off";
defparam \mem_reg|Mux16~2 .lut_mask = 64'h00FF0F0F33335555;
defparam \mem_reg|Mux16~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y10_N30
cyclonev_lcell_comb \mem_reg|registers[13][15]~feeder (
// Equation(s):
// \mem_reg|registers[13][15]~feeder_combout  = ( \muxWrite|Mux16~5_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\muxWrite|Mux16~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|registers[13][15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|registers[13][15]~feeder .extended_lut = "off";
defparam \mem_reg|registers[13][15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mem_reg|registers[13][15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y10_N32
dffeas \mem_reg|registers[13][15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_reg|registers[13][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[13][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[13][15] .is_wysiwyg = "true";
defparam \mem_reg|registers[13][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y9_N16
dffeas \mem_reg|registers[5][15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux16~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[5][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[5][15] .is_wysiwyg = "true";
defparam \mem_reg|registers[5][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y9_N8
dffeas \mem_reg|registers[1][15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux16~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[1][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[1][15] .is_wysiwyg = "true";
defparam \mem_reg|registers[1][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y10_N55
dffeas \mem_reg|registers[9][15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux16~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[9][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[9][15] .is_wysiwyg = "true";
defparam \mem_reg|registers[9][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y10_N0
cyclonev_lcell_comb \mem_reg|Mux16~1 (
// Equation(s):
// \mem_reg|Mux16~1_combout  = ( \ins_mem|memory~36_combout  & ( \ins_mem|memory~34_combout  & ( \mem_reg|registers[13][15]~q  ) ) ) # ( !\ins_mem|memory~36_combout  & ( \ins_mem|memory~34_combout  & ( \mem_reg|registers[5][15]~q  ) ) ) # ( 
// \ins_mem|memory~36_combout  & ( !\ins_mem|memory~34_combout  & ( \mem_reg|registers[9][15]~q  ) ) ) # ( !\ins_mem|memory~36_combout  & ( !\ins_mem|memory~34_combout  & ( \mem_reg|registers[1][15]~q  ) ) )

	.dataa(!\mem_reg|registers[13][15]~q ),
	.datab(!\mem_reg|registers[5][15]~q ),
	.datac(!\mem_reg|registers[1][15]~q ),
	.datad(!\mem_reg|registers[9][15]~q ),
	.datae(!\ins_mem|memory~36_combout ),
	.dataf(!\ins_mem|memory~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux16~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux16~1 .extended_lut = "off";
defparam \mem_reg|Mux16~1 .lut_mask = 64'h0F0F00FF33335555;
defparam \mem_reg|Mux16~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y10_N37
dffeas \mem_reg|registers[11][15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux16~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[11][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[11][15] .is_wysiwyg = "true";
defparam \mem_reg|registers[11][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y11_N32
dffeas \mem_reg|registers[15][15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux16~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[15][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[15][15] .is_wysiwyg = "true";
defparam \mem_reg|registers[15][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y11_N14
dffeas \mem_reg|registers[7][15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux16~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[7][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[7][15] .is_wysiwyg = "true";
defparam \mem_reg|registers[7][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y9_N22
dffeas \mem_reg|registers[3][15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux16~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[3][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[3][15] .is_wysiwyg = "true";
defparam \mem_reg|registers[3][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y11_N33
cyclonev_lcell_comb \mem_reg|Mux16~3 (
// Equation(s):
// \mem_reg|Mux16~3_combout  = ( \ins_mem|memory~36_combout  & ( \ins_mem|memory~34_combout  & ( \mem_reg|registers[15][15]~q  ) ) ) # ( !\ins_mem|memory~36_combout  & ( \ins_mem|memory~34_combout  & ( \mem_reg|registers[7][15]~q  ) ) ) # ( 
// \ins_mem|memory~36_combout  & ( !\ins_mem|memory~34_combout  & ( \mem_reg|registers[11][15]~q  ) ) ) # ( !\ins_mem|memory~36_combout  & ( !\ins_mem|memory~34_combout  & ( \mem_reg|registers[3][15]~q  ) ) )

	.dataa(!\mem_reg|registers[11][15]~q ),
	.datab(!\mem_reg|registers[15][15]~q ),
	.datac(!\mem_reg|registers[7][15]~q ),
	.datad(!\mem_reg|registers[3][15]~q ),
	.datae(!\ins_mem|memory~36_combout ),
	.dataf(!\ins_mem|memory~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux16~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux16~3 .extended_lut = "off";
defparam \mem_reg|Mux16~3 .lut_mask = 64'h00FF55550F0F3333;
defparam \mem_reg|Mux16~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y10_N38
dffeas \mem_reg|registers[12][15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux16~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[12][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[12][15] .is_wysiwyg = "true";
defparam \mem_reg|registers[12][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y10_N25
dffeas \mem_reg|registers[8][15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux16~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[8][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[8][15] .is_wysiwyg = "true";
defparam \mem_reg|registers[8][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y10_N42
cyclonev_lcell_comb \mem_reg|Mux16~0 (
// Equation(s):
// \mem_reg|Mux16~0_combout  = ( \ins_mem|memory~10_combout  & ( \ins_mem|memory~36_combout  & ( (!\ins_mem|memory~33_combout  & ((\mem_reg|registers[8][15]~q ))) # (\ins_mem|memory~33_combout  & (\mem_reg|registers[12][15]~q )) ) ) ) # ( 
// !\ins_mem|memory~10_combout  & ( \ins_mem|memory~36_combout  & ( \mem_reg|registers[8][15]~q  ) ) ) # ( \ins_mem|memory~10_combout  & ( !\ins_mem|memory~36_combout  & ( (\ins_mem|memory~33_combout  & \mem_reg|registers[4][15]~DUPLICATE_q ) ) ) )

	.dataa(!\mem_reg|registers[12][15]~q ),
	.datab(!\ins_mem|memory~33_combout ),
	.datac(!\mem_reg|registers[8][15]~q ),
	.datad(!\mem_reg|registers[4][15]~DUPLICATE_q ),
	.datae(!\ins_mem|memory~10_combout ),
	.dataf(!\ins_mem|memory~36_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux16~0 .extended_lut = "off";
defparam \mem_reg|Mux16~0 .lut_mask = 64'h000000330F0F1D1D;
defparam \mem_reg|Mux16~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y10_N12
cyclonev_lcell_comb \mem_reg|Mux16~4 (
// Equation(s):
// \mem_reg|Mux16~4_combout  = ( \mem_reg|Mux16~3_combout  & ( \mem_reg|Mux16~0_combout  & ( (!\ins_mem|memory~39_combout  & (((!\ins_mem|memory~32_combout )) # (\mem_reg|Mux16~2_combout ))) # (\ins_mem|memory~39_combout  & (((\ins_mem|memory~32_combout ) # 
// (\mem_reg|Mux16~1_combout )))) ) ) ) # ( !\mem_reg|Mux16~3_combout  & ( \mem_reg|Mux16~0_combout  & ( (!\ins_mem|memory~39_combout  & (((!\ins_mem|memory~32_combout )) # (\mem_reg|Mux16~2_combout ))) # (\ins_mem|memory~39_combout  & 
// (((\mem_reg|Mux16~1_combout  & !\ins_mem|memory~32_combout )))) ) ) ) # ( \mem_reg|Mux16~3_combout  & ( !\mem_reg|Mux16~0_combout  & ( (!\ins_mem|memory~39_combout  & (\mem_reg|Mux16~2_combout  & ((\ins_mem|memory~32_combout )))) # 
// (\ins_mem|memory~39_combout  & (((\ins_mem|memory~32_combout ) # (\mem_reg|Mux16~1_combout )))) ) ) ) # ( !\mem_reg|Mux16~3_combout  & ( !\mem_reg|Mux16~0_combout  & ( (!\ins_mem|memory~39_combout  & (\mem_reg|Mux16~2_combout  & 
// ((\ins_mem|memory~32_combout )))) # (\ins_mem|memory~39_combout  & (((\mem_reg|Mux16~1_combout  & !\ins_mem|memory~32_combout )))) ) ) )

	.dataa(!\ins_mem|memory~39_combout ),
	.datab(!\mem_reg|Mux16~2_combout ),
	.datac(!\mem_reg|Mux16~1_combout ),
	.datad(!\ins_mem|memory~32_combout ),
	.datae(!\mem_reg|Mux16~3_combout ),
	.dataf(!\mem_reg|Mux16~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux16~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux16~4 .extended_lut = "off";
defparam \mem_reg|Mux16~4 .lut_mask = 64'h05220577AF22AF77;
defparam \mem_reg|Mux16~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y10_N51
cyclonev_lcell_comb \muxAluA|out[15]~14 (
// Equation(s):
// \muxAluA|out[15]~14_combout  = ( \mem_reg|Mux16~4_combout  & ( (!\con_unit|alua|out~0_combout ) # (\p|pc [15]) ) ) # ( !\mem_reg|Mux16~4_combout  & ( (\p|pc [15] & \con_unit|alua|out~0_combout ) ) )

	.dataa(!\p|pc [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\con_unit|alua|out~0_combout ),
	.datae(gnd),
	.dataf(!\mem_reg|Mux16~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxAluA|out[15]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxAluA|out[15]~14 .extended_lut = "off";
defparam \muxAluA|out[15]~14 .lut_mask = 64'h00550055FF55FF55;
defparam \muxAluA|out[15]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y6_N51
cyclonev_lcell_comb \mem_reg|registers[24][15]~feeder (
// Equation(s):
// \mem_reg|registers[24][15]~feeder_combout  = ( \muxWrite|Mux16~5_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\muxWrite|Mux16~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|registers[24][15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|registers[24][15]~feeder .extended_lut = "off";
defparam \mem_reg|registers[24][15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mem_reg|registers[24][15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y6_N52
dffeas \mem_reg|registers[24][15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_reg|registers[24][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[24][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[24][15] .is_wysiwyg = "true";
defparam \mem_reg|registers[24][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y8_N4
dffeas \mem_reg|registers[16][15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux16~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[16][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[16][15] .is_wysiwyg = "true";
defparam \mem_reg|registers[16][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y8_N35
dffeas \mem_reg|registers[20][15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux16~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[20][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[20][15] .is_wysiwyg = "true";
defparam \mem_reg|registers[20][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y10_N49
dffeas \mem_reg|registers[28][15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux16~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[28][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[28][15] .is_wysiwyg = "true";
defparam \mem_reg|registers[28][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y10_N48
cyclonev_lcell_comb \mem_reg|Mux48~0 (
// Equation(s):
// \mem_reg|Mux48~0_combout  = ( \mem_reg|registers[28][15]~q  & ( \ins_mem|memory~23_combout  & ( (\ins_mem|memory~26_combout ) # (\mem_reg|registers[20][15]~q ) ) ) ) # ( !\mem_reg|registers[28][15]~q  & ( \ins_mem|memory~23_combout  & ( 
// (\mem_reg|registers[20][15]~q  & !\ins_mem|memory~26_combout ) ) ) ) # ( \mem_reg|registers[28][15]~q  & ( !\ins_mem|memory~23_combout  & ( (!\ins_mem|memory~26_combout  & ((\mem_reg|registers[16][15]~q ))) # (\ins_mem|memory~26_combout  & 
// (\mem_reg|registers[24][15]~q )) ) ) ) # ( !\mem_reg|registers[28][15]~q  & ( !\ins_mem|memory~23_combout  & ( (!\ins_mem|memory~26_combout  & ((\mem_reg|registers[16][15]~q ))) # (\ins_mem|memory~26_combout  & (\mem_reg|registers[24][15]~q )) ) ) )

	.dataa(!\mem_reg|registers[24][15]~q ),
	.datab(!\mem_reg|registers[16][15]~q ),
	.datac(!\mem_reg|registers[20][15]~q ),
	.datad(!\ins_mem|memory~26_combout ),
	.datae(!\mem_reg|registers[28][15]~q ),
	.dataf(!\ins_mem|memory~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux48~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux48~0 .extended_lut = "off";
defparam \mem_reg|Mux48~0 .lut_mask = 64'h335533550F000FFF;
defparam \mem_reg|Mux48~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y10_N32
dffeas \mem_reg|registers[25][15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux16~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[25][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[25][15] .is_wysiwyg = "true";
defparam \mem_reg|registers[25][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y10_N4
dffeas \mem_reg|registers[29][15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux16~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[29][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[29][15] .is_wysiwyg = "true";
defparam \mem_reg|registers[29][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y10_N49
dffeas \mem_reg|registers[21][15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux16~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[21][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[21][15] .is_wysiwyg = "true";
defparam \mem_reg|registers[21][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y6_N39
cyclonev_lcell_comb \mem_reg|registers[17][15]~feeder (
// Equation(s):
// \mem_reg|registers[17][15]~feeder_combout  = ( \muxWrite|Mux16~5_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\muxWrite|Mux16~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|registers[17][15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|registers[17][15]~feeder .extended_lut = "off";
defparam \mem_reg|registers[17][15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mem_reg|registers[17][15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y6_N40
dffeas \mem_reg|registers[17][15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_reg|registers[17][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[17][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[17][15] .is_wysiwyg = "true";
defparam \mem_reg|registers[17][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y10_N15
cyclonev_lcell_comb \mem_reg|Mux48~1 (
// Equation(s):
// \mem_reg|Mux48~1_combout  = ( \ins_mem|memory~26_combout  & ( \ins_mem|memory~23_combout  & ( \mem_reg|registers[29][15]~q  ) ) ) # ( !\ins_mem|memory~26_combout  & ( \ins_mem|memory~23_combout  & ( \mem_reg|registers[21][15]~q  ) ) ) # ( 
// \ins_mem|memory~26_combout  & ( !\ins_mem|memory~23_combout  & ( \mem_reg|registers[25][15]~q  ) ) ) # ( !\ins_mem|memory~26_combout  & ( !\ins_mem|memory~23_combout  & ( \mem_reg|registers[17][15]~q  ) ) )

	.dataa(!\mem_reg|registers[25][15]~q ),
	.datab(!\mem_reg|registers[29][15]~q ),
	.datac(!\mem_reg|registers[21][15]~q ),
	.datad(!\mem_reg|registers[17][15]~q ),
	.datae(!\ins_mem|memory~26_combout ),
	.dataf(!\ins_mem|memory~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux48~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux48~1 .extended_lut = "off";
defparam \mem_reg|Mux48~1 .lut_mask = 64'h00FF55550F0F3333;
defparam \mem_reg|Mux48~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y10_N10
dffeas \mem_reg|registers[26][15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux16~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[26][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[26][15] .is_wysiwyg = "true";
defparam \mem_reg|registers[26][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y8_N28
dffeas \mem_reg|registers[18][15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux16~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[18][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[18][15] .is_wysiwyg = "true";
defparam \mem_reg|registers[18][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y10_N8
dffeas \mem_reg|registers[22][15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux16~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[22][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[22][15] .is_wysiwyg = "true";
defparam \mem_reg|registers[22][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y10_N37
dffeas \mem_reg|registers[30][15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux16~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[30][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[30][15] .is_wysiwyg = "true";
defparam \mem_reg|registers[30][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y10_N36
cyclonev_lcell_comb \mem_reg|Mux48~2 (
// Equation(s):
// \mem_reg|Mux48~2_combout  = ( \mem_reg|registers[30][15]~q  & ( \ins_mem|memory~23_combout  & ( (\mem_reg|registers[22][15]~q ) # (\ins_mem|memory~26_combout ) ) ) ) # ( !\mem_reg|registers[30][15]~q  & ( \ins_mem|memory~23_combout  & ( 
// (!\ins_mem|memory~26_combout  & \mem_reg|registers[22][15]~q ) ) ) ) # ( \mem_reg|registers[30][15]~q  & ( !\ins_mem|memory~23_combout  & ( (!\ins_mem|memory~26_combout  & ((\mem_reg|registers[18][15]~q ))) # (\ins_mem|memory~26_combout  & 
// (\mem_reg|registers[26][15]~q )) ) ) ) # ( !\mem_reg|registers[30][15]~q  & ( !\ins_mem|memory~23_combout  & ( (!\ins_mem|memory~26_combout  & ((\mem_reg|registers[18][15]~q ))) # (\ins_mem|memory~26_combout  & (\mem_reg|registers[26][15]~q )) ) ) )

	.dataa(!\mem_reg|registers[26][15]~q ),
	.datab(!\mem_reg|registers[18][15]~q ),
	.datac(!\ins_mem|memory~26_combout ),
	.datad(!\mem_reg|registers[22][15]~q ),
	.datae(!\mem_reg|registers[30][15]~q ),
	.dataf(!\ins_mem|memory~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux48~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux48~2 .extended_lut = "off";
defparam \mem_reg|Mux48~2 .lut_mask = 64'h3535353500F00FFF;
defparam \mem_reg|Mux48~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y9_N2
dffeas \mem_reg|registers[23][15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux16~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[23][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[23][15] .is_wysiwyg = "true";
defparam \mem_reg|registers[23][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y10_N4
dffeas \mem_reg|registers[31][15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux16~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[31][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[31][15] .is_wysiwyg = "true";
defparam \mem_reg|registers[31][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y8_N16
dffeas \mem_reg|registers[19][15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux16~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[19][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[19][15] .is_wysiwyg = "true";
defparam \mem_reg|registers[19][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y9_N7
dffeas \mem_reg|registers[27][15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux16~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[27][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[27][15] .is_wysiwyg = "true";
defparam \mem_reg|registers[27][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y9_N6
cyclonev_lcell_comb \mem_reg|Mux48~3 (
// Equation(s):
// \mem_reg|Mux48~3_combout  = ( \mem_reg|registers[27][15]~q  & ( \ins_mem|memory~23_combout  & ( (!\ins_mem|memory~26_combout  & (\mem_reg|registers[23][15]~q )) # (\ins_mem|memory~26_combout  & ((\mem_reg|registers[31][15]~q ))) ) ) ) # ( 
// !\mem_reg|registers[27][15]~q  & ( \ins_mem|memory~23_combout  & ( (!\ins_mem|memory~26_combout  & (\mem_reg|registers[23][15]~q )) # (\ins_mem|memory~26_combout  & ((\mem_reg|registers[31][15]~q ))) ) ) ) # ( \mem_reg|registers[27][15]~q  & ( 
// !\ins_mem|memory~23_combout  & ( (\mem_reg|registers[19][15]~q ) # (\ins_mem|memory~26_combout ) ) ) ) # ( !\mem_reg|registers[27][15]~q  & ( !\ins_mem|memory~23_combout  & ( (!\ins_mem|memory~26_combout  & \mem_reg|registers[19][15]~q ) ) ) )

	.dataa(!\mem_reg|registers[23][15]~q ),
	.datab(!\mem_reg|registers[31][15]~q ),
	.datac(!\ins_mem|memory~26_combout ),
	.datad(!\mem_reg|registers[19][15]~q ),
	.datae(!\mem_reg|registers[27][15]~q ),
	.dataf(!\ins_mem|memory~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux48~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux48~3 .extended_lut = "off";
defparam \mem_reg|Mux48~3 .lut_mask = 64'h00F00FFF53535353;
defparam \mem_reg|Mux48~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y10_N30
cyclonev_lcell_comb \mem_reg|Mux48~4 (
// Equation(s):
// \mem_reg|Mux48~4_combout  = ( \mem_reg|Mux48~2_combout  & ( \mem_reg|Mux48~3_combout  & ( ((!\ins_mem|memory~17_combout  & (\mem_reg|Mux48~0_combout )) # (\ins_mem|memory~17_combout  & ((\mem_reg|Mux48~1_combout )))) # (\ins_mem|memory~20_combout ) ) ) ) 
// # ( !\mem_reg|Mux48~2_combout  & ( \mem_reg|Mux48~3_combout  & ( (!\ins_mem|memory~20_combout  & ((!\ins_mem|memory~17_combout  & (\mem_reg|Mux48~0_combout )) # (\ins_mem|memory~17_combout  & ((\mem_reg|Mux48~1_combout ))))) # (\ins_mem|memory~20_combout  
// & (((\ins_mem|memory~17_combout )))) ) ) ) # ( \mem_reg|Mux48~2_combout  & ( !\mem_reg|Mux48~3_combout  & ( (!\ins_mem|memory~20_combout  & ((!\ins_mem|memory~17_combout  & (\mem_reg|Mux48~0_combout )) # (\ins_mem|memory~17_combout  & 
// ((\mem_reg|Mux48~1_combout ))))) # (\ins_mem|memory~20_combout  & (((!\ins_mem|memory~17_combout )))) ) ) ) # ( !\mem_reg|Mux48~2_combout  & ( !\mem_reg|Mux48~3_combout  & ( (!\ins_mem|memory~20_combout  & ((!\ins_mem|memory~17_combout  & 
// (\mem_reg|Mux48~0_combout )) # (\ins_mem|memory~17_combout  & ((\mem_reg|Mux48~1_combout ))))) ) ) )

	.dataa(!\mem_reg|Mux48~0_combout ),
	.datab(!\ins_mem|memory~20_combout ),
	.datac(!\mem_reg|Mux48~1_combout ),
	.datad(!\ins_mem|memory~17_combout ),
	.datae(!\mem_reg|Mux48~2_combout ),
	.dataf(!\mem_reg|Mux48~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux48~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux48~4 .extended_lut = "off";
defparam \mem_reg|Mux48~4 .lut_mask = 64'h440C770C443F773F;
defparam \mem_reg|Mux48~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y10_N33
cyclonev_lcell_comb \muxAluB|out[15]~14 (
// Equation(s):
// \muxAluB|out[15]~14_combout  = ( \mem_reg|Mux48~9_combout  & ( \mem_reg|Mux48~4_combout  & ( (!\con_unit|alubsrc|out~combout ) # (\ins_mem|memory~23_combout ) ) ) ) # ( !\mem_reg|Mux48~9_combout  & ( \mem_reg|Mux48~4_combout  & ( 
// (!\con_unit|alubsrc|out~combout  & ((\ins_mem|memory~7_combout ))) # (\con_unit|alubsrc|out~combout  & (\ins_mem|memory~23_combout )) ) ) ) # ( \mem_reg|Mux48~9_combout  & ( !\mem_reg|Mux48~4_combout  & ( (!\con_unit|alubsrc|out~combout  & 
// ((!\ins_mem|memory~7_combout ))) # (\con_unit|alubsrc|out~combout  & (\ins_mem|memory~23_combout )) ) ) ) # ( !\mem_reg|Mux48~9_combout  & ( !\mem_reg|Mux48~4_combout  & ( (\con_unit|alubsrc|out~combout  & \ins_mem|memory~23_combout ) ) ) )

	.dataa(gnd),
	.datab(!\con_unit|alubsrc|out~combout ),
	.datac(!\ins_mem|memory~23_combout ),
	.datad(!\ins_mem|memory~7_combout ),
	.datae(!\mem_reg|Mux48~9_combout ),
	.dataf(!\mem_reg|Mux48~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxAluB|out[15]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxAluB|out[15]~14 .extended_lut = "off";
defparam \muxAluB|out[15]~14 .lut_mask = 64'h0303CF0303CFCFCF;
defparam \muxAluB|out[15]~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y11_N54
cyclonev_lcell_comb \ins_mem|memory~0 (
// Equation(s):
// \ins_mem|memory~0_combout  = ( \p|pc [3] & ( (!\p|pc [4] & (\p|pc[6]~DUPLICATE_q  & (!\p|pc[2]~DUPLICATE_q  $ (!\p|pc [5])))) # (\p|pc [4] & (\p|pc[2]~DUPLICATE_q  & (!\p|pc [5]))) ) ) # ( !\p|pc [3] & ( (!\p|pc [5] & (!\p|pc[6]~DUPLICATE_q  & 
// (!\p|pc[2]~DUPLICATE_q  $ (\p|pc [4])))) # (\p|pc [5] & ((!\p|pc [4]) # ((!\p|pc[2]~DUPLICATE_q  & !\p|pc[6]~DUPLICATE_q )))) ) )

	.dataa(!\p|pc[2]~DUPLICATE_q ),
	.datab(!\p|pc [5]),
	.datac(!\p|pc [4]),
	.datad(!\p|pc[6]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\p|pc [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ins_mem|memory~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ins_mem|memory~0 .extended_lut = "off";
defparam \ins_mem|memory~0 .lut_mask = 64'hB630B63004640464;
defparam \ins_mem|memory~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y15_N3
cyclonev_lcell_comb \ins_mem|memory~2 (
// Equation(s):
// \ins_mem|memory~2_combout  = ( \ins_mem|memory~0_combout  & ( \ins_mem|LessThan0~1_combout  & ( (!\p|pc[12]~DUPLICATE_q  & (\ins_mem|memory~1_combout  & (!\p|pc [7] & \ins_mem|LessThan0~0_combout ))) ) ) )

	.dataa(!\p|pc[12]~DUPLICATE_q ),
	.datab(!\ins_mem|memory~1_combout ),
	.datac(!\p|pc [7]),
	.datad(!\ins_mem|LessThan0~0_combout ),
	.datae(!\ins_mem|memory~0_combout ),
	.dataf(!\ins_mem|LessThan0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ins_mem|memory~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ins_mem|memory~2 .extended_lut = "off";
defparam \ins_mem|memory~2 .lut_mask = 64'h0000000000000020;
defparam \ins_mem|memory~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y7_N28
dffeas \mem_reg|registers[9][23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux8~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[9][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[9][23] .is_wysiwyg = "true";
defparam \mem_reg|registers[9][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y7_N13
dffeas \mem_reg|registers[11][23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux8~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[11][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[11][23] .is_wysiwyg = "true";
defparam \mem_reg|registers[11][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y7_N46
dffeas \mem_reg|registers[10][23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux8~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[10][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[10][23] .is_wysiwyg = "true";
defparam \mem_reg|registers[10][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y15_N24
cyclonev_lcell_comb \mem_reg|registers[8][23]~feeder (
// Equation(s):
// \mem_reg|registers[8][23]~feeder_combout  = ( \muxWrite|Mux8~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\muxWrite|Mux8~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|registers[8][23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|registers[8][23]~feeder .extended_lut = "off";
defparam \mem_reg|registers[8][23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mem_reg|registers[8][23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y15_N25
dffeas \mem_reg|registers[8][23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_reg|registers[8][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[8][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[8][23] .is_wysiwyg = "true";
defparam \mem_reg|registers[8][23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y8_N15
cyclonev_lcell_comb \mem_reg|Mux40~5 (
// Equation(s):
// \mem_reg|Mux40~5_combout  = ( \ins_mem|memory~17_combout  & ( \ins_mem|memory~20_combout  & ( \mem_reg|registers[11][23]~q  ) ) ) # ( !\ins_mem|memory~17_combout  & ( \ins_mem|memory~20_combout  & ( \mem_reg|registers[10][23]~q  ) ) ) # ( 
// \ins_mem|memory~17_combout  & ( !\ins_mem|memory~20_combout  & ( \mem_reg|registers[9][23]~q  ) ) ) # ( !\ins_mem|memory~17_combout  & ( !\ins_mem|memory~20_combout  & ( \mem_reg|registers[8][23]~q  ) ) )

	.dataa(!\mem_reg|registers[9][23]~q ),
	.datab(!\mem_reg|registers[11][23]~q ),
	.datac(!\mem_reg|registers[10][23]~q ),
	.datad(!\mem_reg|registers[8][23]~q ),
	.datae(!\ins_mem|memory~17_combout ),
	.dataf(!\ins_mem|memory~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux40~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux40~5 .extended_lut = "off";
defparam \mem_reg|Mux40~5 .lut_mask = 64'h00FF55550F0F3333;
defparam \mem_reg|Mux40~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y8_N14
dffeas \mem_reg|registers[2][23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux8~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[2][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[2][23] .is_wysiwyg = "true";
defparam \mem_reg|registers[2][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y13_N0
cyclonev_lcell_comb \mem_reg|registers[3][23]~feeder (
// Equation(s):
// \mem_reg|registers[3][23]~feeder_combout  = ( \muxWrite|Mux8~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\muxWrite|Mux8~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|registers[3][23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|registers[3][23]~feeder .extended_lut = "off";
defparam \mem_reg|registers[3][23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mem_reg|registers[3][23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y13_N1
dffeas \mem_reg|registers[3][23]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_reg|registers[3][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[3][23]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[3][23]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_reg|registers[3][23]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y10_N21
cyclonev_lcell_comb \mem_reg|registers[1][23]~feeder (
// Equation(s):
// \mem_reg|registers[1][23]~feeder_combout  = ( \muxWrite|Mux8~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\muxWrite|Mux8~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|registers[1][23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|registers[1][23]~feeder .extended_lut = "off";
defparam \mem_reg|registers[1][23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mem_reg|registers[1][23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y10_N22
dffeas \mem_reg|registers[1][23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_reg|registers[1][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[1][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[1][23] .is_wysiwyg = "true";
defparam \mem_reg|registers[1][23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y8_N51
cyclonev_lcell_comb \mem_reg|Mux40~8 (
// Equation(s):
// \mem_reg|Mux40~8_combout  = ( \mem_reg|registers[1][23]~q  & ( \ins_mem|memory~20_combout  & ( (!\ins_mem|memory~17_combout  & (\mem_reg|registers[2][23]~q )) # (\ins_mem|memory~17_combout  & ((\mem_reg|registers[3][23]~DUPLICATE_q ))) ) ) ) # ( 
// !\mem_reg|registers[1][23]~q  & ( \ins_mem|memory~20_combout  & ( (!\ins_mem|memory~17_combout  & (\mem_reg|registers[2][23]~q )) # (\ins_mem|memory~17_combout  & ((\mem_reg|registers[3][23]~DUPLICATE_q ))) ) ) ) # ( \mem_reg|registers[1][23]~q  & ( 
// !\ins_mem|memory~20_combout  & ( \ins_mem|memory~17_combout  ) ) )

	.dataa(gnd),
	.datab(!\mem_reg|registers[2][23]~q ),
	.datac(!\ins_mem|memory~17_combout ),
	.datad(!\mem_reg|registers[3][23]~DUPLICATE_q ),
	.datae(!\mem_reg|registers[1][23]~q ),
	.dataf(!\ins_mem|memory~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux40~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux40~8 .extended_lut = "off";
defparam \mem_reg|Mux40~8 .lut_mask = 64'h00000F0F303F303F;
defparam \mem_reg|Mux40~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y12_N31
dffeas \mem_reg|registers[4][23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux8~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[4][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[4][23] .is_wysiwyg = "true";
defparam \mem_reg|registers[4][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y9_N55
dffeas \mem_reg|registers[5][23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux8~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[5][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[5][23] .is_wysiwyg = "true";
defparam \mem_reg|registers[5][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y13_N58
dffeas \mem_reg|registers[6][23]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux8~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[6][23]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[6][23]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_reg|registers[6][23]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y9_N2
dffeas \mem_reg|registers[7][23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux8~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[7][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[7][23] .is_wysiwyg = "true";
defparam \mem_reg|registers[7][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y9_N3
cyclonev_lcell_comb \mem_reg|Mux40~7 (
// Equation(s):
// \mem_reg|Mux40~7_combout  = ( \mem_reg|registers[7][23]~q  & ( \ins_mem|memory~17_combout  & ( (\ins_mem|memory~20_combout ) # (\mem_reg|registers[5][23]~q ) ) ) ) # ( !\mem_reg|registers[7][23]~q  & ( \ins_mem|memory~17_combout  & ( 
// (\mem_reg|registers[5][23]~q  & !\ins_mem|memory~20_combout ) ) ) ) # ( \mem_reg|registers[7][23]~q  & ( !\ins_mem|memory~17_combout  & ( (!\ins_mem|memory~20_combout  & (\mem_reg|registers[4][23]~q )) # (\ins_mem|memory~20_combout  & 
// ((\mem_reg|registers[6][23]~DUPLICATE_q ))) ) ) ) # ( !\mem_reg|registers[7][23]~q  & ( !\ins_mem|memory~17_combout  & ( (!\ins_mem|memory~20_combout  & (\mem_reg|registers[4][23]~q )) # (\ins_mem|memory~20_combout  & 
// ((\mem_reg|registers[6][23]~DUPLICATE_q ))) ) ) )

	.dataa(!\mem_reg|registers[4][23]~q ),
	.datab(!\mem_reg|registers[5][23]~q ),
	.datac(!\ins_mem|memory~20_combout ),
	.datad(!\mem_reg|registers[6][23]~DUPLICATE_q ),
	.datae(!\mem_reg|registers[7][23]~q ),
	.dataf(!\ins_mem|memory~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux40~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux40~7 .extended_lut = "off";
defparam \mem_reg|Mux40~7 .lut_mask = 64'h505F505F30303F3F;
defparam \mem_reg|Mux40~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y12_N7
dffeas \mem_reg|registers[12][23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux8~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[12][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[12][23] .is_wysiwyg = "true";
defparam \mem_reg|registers[12][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y8_N37
dffeas \mem_reg|registers[15][23]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux8~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[15][23]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[15][23]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_reg|registers[15][23]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y13_N37
dffeas \mem_reg|registers[14][23]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux8~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[14][23]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[14][23]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_reg|registers[14][23]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y8_N31
dffeas \mem_reg|registers[13][23]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux8~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[13][23]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[13][23]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_reg|registers[13][23]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y7_N24
cyclonev_lcell_comb \mem_reg|Mux40~6 (
// Equation(s):
// \mem_reg|Mux40~6_combout  = ( \ins_mem|memory~20_combout  & ( \ins_mem|memory~17_combout  & ( \mem_reg|registers[15][23]~DUPLICATE_q  ) ) ) # ( !\ins_mem|memory~20_combout  & ( \ins_mem|memory~17_combout  & ( \mem_reg|registers[13][23]~DUPLICATE_q  ) ) ) 
// # ( \ins_mem|memory~20_combout  & ( !\ins_mem|memory~17_combout  & ( \mem_reg|registers[14][23]~DUPLICATE_q  ) ) ) # ( !\ins_mem|memory~20_combout  & ( !\ins_mem|memory~17_combout  & ( \mem_reg|registers[12][23]~q  ) ) )

	.dataa(!\mem_reg|registers[12][23]~q ),
	.datab(!\mem_reg|registers[15][23]~DUPLICATE_q ),
	.datac(!\mem_reg|registers[14][23]~DUPLICATE_q ),
	.datad(!\mem_reg|registers[13][23]~DUPLICATE_q ),
	.datae(!\ins_mem|memory~20_combout ),
	.dataf(!\ins_mem|memory~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux40~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux40~6 .extended_lut = "off";
defparam \mem_reg|Mux40~6 .lut_mask = 64'h55550F0F00FF3333;
defparam \mem_reg|Mux40~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y8_N3
cyclonev_lcell_comb \mem_reg|Mux40~9 (
// Equation(s):
// \mem_reg|Mux40~9_combout  = ( \mem_reg|Mux40~7_combout  & ( \mem_reg|Mux40~6_combout  & ( ((!\ins_mem|memory~26_combout  & ((\mem_reg|Mux40~8_combout ))) # (\ins_mem|memory~26_combout  & (\mem_reg|Mux40~5_combout ))) # (\ins_mem|memory~23_combout ) ) ) ) 
// # ( !\mem_reg|Mux40~7_combout  & ( \mem_reg|Mux40~6_combout  & ( (!\ins_mem|memory~23_combout  & ((!\ins_mem|memory~26_combout  & ((\mem_reg|Mux40~8_combout ))) # (\ins_mem|memory~26_combout  & (\mem_reg|Mux40~5_combout )))) # (\ins_mem|memory~23_combout  
// & (\ins_mem|memory~26_combout )) ) ) ) # ( \mem_reg|Mux40~7_combout  & ( !\mem_reg|Mux40~6_combout  & ( (!\ins_mem|memory~23_combout  & ((!\ins_mem|memory~26_combout  & ((\mem_reg|Mux40~8_combout ))) # (\ins_mem|memory~26_combout  & 
// (\mem_reg|Mux40~5_combout )))) # (\ins_mem|memory~23_combout  & (!\ins_mem|memory~26_combout )) ) ) ) # ( !\mem_reg|Mux40~7_combout  & ( !\mem_reg|Mux40~6_combout  & ( (!\ins_mem|memory~23_combout  & ((!\ins_mem|memory~26_combout  & 
// ((\mem_reg|Mux40~8_combout ))) # (\ins_mem|memory~26_combout  & (\mem_reg|Mux40~5_combout )))) ) ) )

	.dataa(!\ins_mem|memory~23_combout ),
	.datab(!\ins_mem|memory~26_combout ),
	.datac(!\mem_reg|Mux40~5_combout ),
	.datad(!\mem_reg|Mux40~8_combout ),
	.datae(!\mem_reg|Mux40~7_combout ),
	.dataf(!\mem_reg|Mux40~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux40~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux40~9 .extended_lut = "off";
defparam \mem_reg|Mux40~9 .lut_mask = 64'h028A46CE139B57DF;
defparam \mem_reg|Mux40~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y8_N36
cyclonev_lcell_comb \muxAluB|out[23]~18 (
// Equation(s):
// \muxAluB|out[23]~18_combout  = ( \mem_reg|Mux40~4_combout  & ( (!\con_unit|alubsrc|out~combout  & (((\mem_reg|Mux40~9_combout )) # (\ins_mem|memory~7_combout ))) # (\con_unit|alubsrc|out~combout  & (((\ins_mem|memory~2_combout )))) ) ) # ( 
// !\mem_reg|Mux40~4_combout  & ( (!\con_unit|alubsrc|out~combout  & (!\ins_mem|memory~7_combout  & ((\mem_reg|Mux40~9_combout )))) # (\con_unit|alubsrc|out~combout  & (((\ins_mem|memory~2_combout )))) ) )

	.dataa(!\ins_mem|memory~7_combout ),
	.datab(!\con_unit|alubsrc|out~combout ),
	.datac(!\ins_mem|memory~2_combout ),
	.datad(!\mem_reg|Mux40~9_combout ),
	.datae(gnd),
	.dataf(!\mem_reg|Mux40~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxAluB|out[23]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxAluB|out[23]~18 .extended_lut = "off";
defparam \muxAluB|out[23]~18 .lut_mask = 64'h038B038B47CF47CF;
defparam \muxAluB|out[23]~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y10_N8
dffeas \mem_reg|registers[31][22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\muxWrite|Mux9~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[31][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[31][22] .is_wysiwyg = "true";
defparam \mem_reg|registers[31][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y10_N26
dffeas \mem_reg|registers[19][22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux9~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[19][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[19][22] .is_wysiwyg = "true";
defparam \mem_reg|registers[19][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y8_N13
dffeas \mem_reg|registers[23][22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux9~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[23][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[23][22] .is_wysiwyg = "true";
defparam \mem_reg|registers[23][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y9_N49
dffeas \mem_reg|registers[27][22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux9~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[27][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[27][22] .is_wysiwyg = "true";
defparam \mem_reg|registers[27][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N48
cyclonev_lcell_comb \mem_reg|Mux41~3 (
// Equation(s):
// \mem_reg|Mux41~3_combout  = ( \mem_reg|registers[27][22]~q  & ( \ins_mem|memory~23_combout  & ( (!\ins_mem|memory~26_combout  & ((\mem_reg|registers[23][22]~q ))) # (\ins_mem|memory~26_combout  & (\mem_reg|registers[31][22]~q )) ) ) ) # ( 
// !\mem_reg|registers[27][22]~q  & ( \ins_mem|memory~23_combout  & ( (!\ins_mem|memory~26_combout  & ((\mem_reg|registers[23][22]~q ))) # (\ins_mem|memory~26_combout  & (\mem_reg|registers[31][22]~q )) ) ) ) # ( \mem_reg|registers[27][22]~q  & ( 
// !\ins_mem|memory~23_combout  & ( (\ins_mem|memory~26_combout ) # (\mem_reg|registers[19][22]~q ) ) ) ) # ( !\mem_reg|registers[27][22]~q  & ( !\ins_mem|memory~23_combout  & ( (\mem_reg|registers[19][22]~q  & !\ins_mem|memory~26_combout ) ) ) )

	.dataa(!\mem_reg|registers[31][22]~q ),
	.datab(!\mem_reg|registers[19][22]~q ),
	.datac(!\ins_mem|memory~26_combout ),
	.datad(!\mem_reg|registers[23][22]~q ),
	.datae(!\mem_reg|registers[27][22]~q ),
	.dataf(!\ins_mem|memory~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux41~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux41~3 .extended_lut = "off";
defparam \mem_reg|Mux41~3 .lut_mask = 64'h30303F3F05F505F5;
defparam \mem_reg|Mux41~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y10_N15
cyclonev_lcell_comb \mem_reg|registers[22][22]~feeder (
// Equation(s):
// \mem_reg|registers[22][22]~feeder_combout  = ( \muxWrite|Mux9~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\muxWrite|Mux9~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|registers[22][22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|registers[22][22]~feeder .extended_lut = "off";
defparam \mem_reg|registers[22][22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mem_reg|registers[22][22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y10_N16
dffeas \mem_reg|registers[22][22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_reg|registers[22][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[22][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[22][22] .is_wysiwyg = "true";
defparam \mem_reg|registers[22][22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y10_N51
cyclonev_lcell_comb \mem_reg|registers[18][22]~feeder (
// Equation(s):
// \mem_reg|registers[18][22]~feeder_combout  = ( \muxWrite|Mux9~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\muxWrite|Mux9~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|registers[18][22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|registers[18][22]~feeder .extended_lut = "off";
defparam \mem_reg|registers[18][22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mem_reg|registers[18][22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y10_N52
dffeas \mem_reg|registers[18][22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_reg|registers[18][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[18][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[18][22] .is_wysiwyg = "true";
defparam \mem_reg|registers[18][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y9_N49
dffeas \mem_reg|registers[26][22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux9~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[26][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[26][22] .is_wysiwyg = "true";
defparam \mem_reg|registers[26][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y9_N43
dffeas \mem_reg|registers[30][22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux9~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[30][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[30][22] .is_wysiwyg = "true";
defparam \mem_reg|registers[30][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N42
cyclonev_lcell_comb \mem_reg|Mux41~2 (
// Equation(s):
// \mem_reg|Mux41~2_combout  = ( \mem_reg|registers[30][22]~q  & ( \ins_mem|memory~23_combout  & ( (\mem_reg|registers[22][22]~q ) # (\ins_mem|memory~26_combout ) ) ) ) # ( !\mem_reg|registers[30][22]~q  & ( \ins_mem|memory~23_combout  & ( 
// (!\ins_mem|memory~26_combout  & \mem_reg|registers[22][22]~q ) ) ) ) # ( \mem_reg|registers[30][22]~q  & ( !\ins_mem|memory~23_combout  & ( (!\ins_mem|memory~26_combout  & (\mem_reg|registers[18][22]~q )) # (\ins_mem|memory~26_combout  & 
// ((\mem_reg|registers[26][22]~q ))) ) ) ) # ( !\mem_reg|registers[30][22]~q  & ( !\ins_mem|memory~23_combout  & ( (!\ins_mem|memory~26_combout  & (\mem_reg|registers[18][22]~q )) # (\ins_mem|memory~26_combout  & ((\mem_reg|registers[26][22]~q ))) ) ) )

	.dataa(!\ins_mem|memory~26_combout ),
	.datab(!\mem_reg|registers[22][22]~q ),
	.datac(!\mem_reg|registers[18][22]~q ),
	.datad(!\mem_reg|registers[26][22]~q ),
	.datae(!\mem_reg|registers[30][22]~q ),
	.dataf(!\ins_mem|memory~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux41~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux41~2 .extended_lut = "off";
defparam \mem_reg|Mux41~2 .lut_mask = 64'h0A5F0A5F22227777;
defparam \mem_reg|Mux41~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y7_N6
cyclonev_lcell_comb \mem_reg|registers[17][22]~feeder (
// Equation(s):
// \mem_reg|registers[17][22]~feeder_combout  = ( \muxWrite|Mux9~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\muxWrite|Mux9~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|registers[17][22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|registers[17][22]~feeder .extended_lut = "off";
defparam \mem_reg|registers[17][22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mem_reg|registers[17][22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y7_N7
dffeas \mem_reg|registers[17][22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_reg|registers[17][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[17][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[17][22] .is_wysiwyg = "true";
defparam \mem_reg|registers[17][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y8_N40
dffeas \mem_reg|registers[21][22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux9~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[21][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[21][22] .is_wysiwyg = "true";
defparam \mem_reg|registers[21][22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y8_N30
cyclonev_lcell_comb \mem_reg|registers[25][22]~feeder (
// Equation(s):
// \mem_reg|registers[25][22]~feeder_combout  = ( \muxWrite|Mux9~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\muxWrite|Mux9~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|registers[25][22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|registers[25][22]~feeder .extended_lut = "off";
defparam \mem_reg|registers[25][22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mem_reg|registers[25][22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y8_N31
dffeas \mem_reg|registers[25][22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_reg|registers[25][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[25][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[25][22] .is_wysiwyg = "true";
defparam \mem_reg|registers[25][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y9_N2
dffeas \mem_reg|registers[29][22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux9~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[29][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[29][22] .is_wysiwyg = "true";
defparam \mem_reg|registers[29][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N0
cyclonev_lcell_comb \mem_reg|Mux41~1 (
// Equation(s):
// \mem_reg|Mux41~1_combout  = ( \mem_reg|registers[29][22]~q  & ( \ins_mem|memory~23_combout  & ( (\mem_reg|registers[21][22]~q ) # (\ins_mem|memory~26_combout ) ) ) ) # ( !\mem_reg|registers[29][22]~q  & ( \ins_mem|memory~23_combout  & ( 
// (!\ins_mem|memory~26_combout  & \mem_reg|registers[21][22]~q ) ) ) ) # ( \mem_reg|registers[29][22]~q  & ( !\ins_mem|memory~23_combout  & ( (!\ins_mem|memory~26_combout  & (\mem_reg|registers[17][22]~q )) # (\ins_mem|memory~26_combout  & 
// ((\mem_reg|registers[25][22]~q ))) ) ) ) # ( !\mem_reg|registers[29][22]~q  & ( !\ins_mem|memory~23_combout  & ( (!\ins_mem|memory~26_combout  & (\mem_reg|registers[17][22]~q )) # (\ins_mem|memory~26_combout  & ((\mem_reg|registers[25][22]~q ))) ) ) )

	.dataa(!\ins_mem|memory~26_combout ),
	.datab(!\mem_reg|registers[17][22]~q ),
	.datac(!\mem_reg|registers[21][22]~q ),
	.datad(!\mem_reg|registers[25][22]~q ),
	.datae(!\mem_reg|registers[29][22]~q ),
	.dataf(!\ins_mem|memory~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux41~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux41~1 .extended_lut = "off";
defparam \mem_reg|Mux41~1 .lut_mask = 64'h227722770A0A5F5F;
defparam \mem_reg|Mux41~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y7_N59
dffeas \mem_reg|registers[16][22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux9~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[16][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[16][22] .is_wysiwyg = "true";
defparam \mem_reg|registers[16][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y7_N53
dffeas \mem_reg|registers[20][22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux9~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[20][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[20][22] .is_wysiwyg = "true";
defparam \mem_reg|registers[20][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y9_N45
cyclonev_lcell_comb \mem_reg|registers[24][22]~feeder (
// Equation(s):
// \mem_reg|registers[24][22]~feeder_combout  = ( \muxWrite|Mux9~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\muxWrite|Mux9~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|registers[24][22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|registers[24][22]~feeder .extended_lut = "off";
defparam \mem_reg|registers[24][22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mem_reg|registers[24][22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y9_N47
dffeas \mem_reg|registers[24][22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_reg|registers[24][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[24][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[24][22] .is_wysiwyg = "true";
defparam \mem_reg|registers[24][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y7_N32
dffeas \mem_reg|registers[28][22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux9~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[28][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[28][22] .is_wysiwyg = "true";
defparam \mem_reg|registers[28][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y7_N30
cyclonev_lcell_comb \mem_reg|Mux41~0 (
// Equation(s):
// \mem_reg|Mux41~0_combout  = ( \mem_reg|registers[28][22]~q  & ( \ins_mem|memory~23_combout  & ( (\mem_reg|registers[20][22]~q ) # (\ins_mem|memory~26_combout ) ) ) ) # ( !\mem_reg|registers[28][22]~q  & ( \ins_mem|memory~23_combout  & ( 
// (!\ins_mem|memory~26_combout  & \mem_reg|registers[20][22]~q ) ) ) ) # ( \mem_reg|registers[28][22]~q  & ( !\ins_mem|memory~23_combout  & ( (!\ins_mem|memory~26_combout  & (\mem_reg|registers[16][22]~q )) # (\ins_mem|memory~26_combout  & 
// ((\mem_reg|registers[24][22]~q ))) ) ) ) # ( !\mem_reg|registers[28][22]~q  & ( !\ins_mem|memory~23_combout  & ( (!\ins_mem|memory~26_combout  & (\mem_reg|registers[16][22]~q )) # (\ins_mem|memory~26_combout  & ((\mem_reg|registers[24][22]~q ))) ) ) )

	.dataa(!\ins_mem|memory~26_combout ),
	.datab(!\mem_reg|registers[16][22]~q ),
	.datac(!\mem_reg|registers[20][22]~q ),
	.datad(!\mem_reg|registers[24][22]~q ),
	.datae(!\mem_reg|registers[28][22]~q ),
	.dataf(!\ins_mem|memory~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux41~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux41~0 .extended_lut = "off";
defparam \mem_reg|Mux41~0 .lut_mask = 64'h227722770A0A5F5F;
defparam \mem_reg|Mux41~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y9_N24
cyclonev_lcell_comb \mem_reg|Mux41~4 (
// Equation(s):
// \mem_reg|Mux41~4_combout  = ( \ins_mem|memory~17_combout  & ( \mem_reg|Mux41~0_combout  & ( (!\ins_mem|memory~20_combout  & ((\mem_reg|Mux41~1_combout ))) # (\ins_mem|memory~20_combout  & (\mem_reg|Mux41~3_combout )) ) ) ) # ( !\ins_mem|memory~17_combout  
// & ( \mem_reg|Mux41~0_combout  & ( (!\ins_mem|memory~20_combout ) # (\mem_reg|Mux41~2_combout ) ) ) ) # ( \ins_mem|memory~17_combout  & ( !\mem_reg|Mux41~0_combout  & ( (!\ins_mem|memory~20_combout  & ((\mem_reg|Mux41~1_combout ))) # 
// (\ins_mem|memory~20_combout  & (\mem_reg|Mux41~3_combout )) ) ) ) # ( !\ins_mem|memory~17_combout  & ( !\mem_reg|Mux41~0_combout  & ( (\ins_mem|memory~20_combout  & \mem_reg|Mux41~2_combout ) ) ) )

	.dataa(!\ins_mem|memory~20_combout ),
	.datab(!\mem_reg|Mux41~3_combout ),
	.datac(!\mem_reg|Mux41~2_combout ),
	.datad(!\mem_reg|Mux41~1_combout ),
	.datae(!\ins_mem|memory~17_combout ),
	.dataf(!\mem_reg|Mux41~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux41~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux41~4 .extended_lut = "off";
defparam \mem_reg|Mux41~4 .lut_mask = 64'h050511BBAFAF11BB;
defparam \mem_reg|Mux41~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y9_N9
cyclonev_lcell_comb \muxAluB|out[22]~19 (
// Equation(s):
// \muxAluB|out[22]~19_combout  = ( \mem_reg|Mux41~9_combout  & ( (!\con_unit|alubsrc|out~combout  & (((!\ins_mem|memory~7_combout )) # (\mem_reg|Mux41~4_combout ))) # (\con_unit|alubsrc|out~combout  & (((\ins_mem|memory~2_combout )))) ) ) # ( 
// !\mem_reg|Mux41~9_combout  & ( (!\con_unit|alubsrc|out~combout  & (\mem_reg|Mux41~4_combout  & ((\ins_mem|memory~7_combout )))) # (\con_unit|alubsrc|out~combout  & (((\ins_mem|memory~2_combout )))) ) )

	.dataa(!\mem_reg|Mux41~4_combout ),
	.datab(!\ins_mem|memory~2_combout ),
	.datac(!\con_unit|alubsrc|out~combout ),
	.datad(!\ins_mem|memory~7_combout ),
	.datae(!\mem_reg|Mux41~9_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxAluB|out[22]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxAluB|out[22]~19 .extended_lut = "off";
defparam \muxAluB|out[22]~19 .lut_mask = 64'h0353F3530353F353;
defparam \muxAluB|out[22]~19 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y10_N27
cyclonev_lcell_comb \alu|Mux9~0 (
// Equation(s):
// \alu|Mux9~0_combout  = (!\alu|Mux23~1_combout  & (\alu|Mux23~0_combout  & (\muxAluB|out[22]~19_combout  & \muxAluA|out[22]~19_combout ))) # (\alu|Mux23~1_combout  & (!\alu|Mux23~0_combout  & ((\muxAluA|out[22]~19_combout ) # (\muxAluB|out[22]~19_combout 
// ))))

	.dataa(!\alu|Mux23~1_combout ),
	.datab(!\alu|Mux23~0_combout ),
	.datac(!\muxAluB|out[22]~19_combout ),
	.datad(!\muxAluA|out[22]~19_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Mux9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Mux9~0 .extended_lut = "off";
defparam \alu|Mux9~0 .lut_mask = 64'h0446044604460446;
defparam \alu|Mux9~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y9_N13
dffeas \mem_reg|registers[23][21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux10~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[23][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[23][21] .is_wysiwyg = "true";
defparam \mem_reg|registers[23][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y9_N14
dffeas \mem_reg|registers[31][21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\muxWrite|Mux10~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[31][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[31][21] .is_wysiwyg = "true";
defparam \mem_reg|registers[31][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y12_N22
dffeas \mem_reg|registers[19][21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux10~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[19][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[19][21] .is_wysiwyg = "true";
defparam \mem_reg|registers[19][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y11_N4
dffeas \mem_reg|registers[27][21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux10~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[27][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[27][21] .is_wysiwyg = "true";
defparam \mem_reg|registers[27][21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y11_N3
cyclonev_lcell_comb \mem_reg|Mux42~3 (
// Equation(s):
// \mem_reg|Mux42~3_combout  = ( \mem_reg|registers[27][21]~q  & ( \ins_mem|memory~23_combout  & ( (!\ins_mem|memory~26_combout  & (\mem_reg|registers[23][21]~q )) # (\ins_mem|memory~26_combout  & ((\mem_reg|registers[31][21]~q ))) ) ) ) # ( 
// !\mem_reg|registers[27][21]~q  & ( \ins_mem|memory~23_combout  & ( (!\ins_mem|memory~26_combout  & (\mem_reg|registers[23][21]~q )) # (\ins_mem|memory~26_combout  & ((\mem_reg|registers[31][21]~q ))) ) ) ) # ( \mem_reg|registers[27][21]~q  & ( 
// !\ins_mem|memory~23_combout  & ( (\mem_reg|registers[19][21]~q ) # (\ins_mem|memory~26_combout ) ) ) ) # ( !\mem_reg|registers[27][21]~q  & ( !\ins_mem|memory~23_combout  & ( (!\ins_mem|memory~26_combout  & \mem_reg|registers[19][21]~q ) ) ) )

	.dataa(!\mem_reg|registers[23][21]~q ),
	.datab(!\ins_mem|memory~26_combout ),
	.datac(!\mem_reg|registers[31][21]~q ),
	.datad(!\mem_reg|registers[19][21]~q ),
	.datae(!\mem_reg|registers[27][21]~q ),
	.dataf(!\ins_mem|memory~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux42~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux42~3 .extended_lut = "off";
defparam \mem_reg|Mux42~3 .lut_mask = 64'h00CC33FF47474747;
defparam \mem_reg|Mux42~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y8_N17
dffeas \mem_reg|registers[18][21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux10~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[18][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[18][21] .is_wysiwyg = "true";
defparam \mem_reg|registers[18][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y10_N38
dffeas \mem_reg|registers[22][21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux10~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[22][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[22][21] .is_wysiwyg = "true";
defparam \mem_reg|registers[22][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y10_N55
dffeas \mem_reg|registers[30][21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux10~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[30][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[30][21] .is_wysiwyg = "true";
defparam \mem_reg|registers[30][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y12_N37
dffeas \mem_reg|registers[26][21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux10~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[26][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[26][21] .is_wysiwyg = "true";
defparam \mem_reg|registers[26][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y10_N54
cyclonev_lcell_comb \mem_reg|Mux42~2 (
// Equation(s):
// \mem_reg|Mux42~2_combout  = ( \mem_reg|registers[30][21]~q  & ( \mem_reg|registers[26][21]~q  & ( ((!\ins_mem|memory~23_combout  & (\mem_reg|registers[18][21]~q )) # (\ins_mem|memory~23_combout  & ((\mem_reg|registers[22][21]~q )))) # 
// (\ins_mem|memory~26_combout ) ) ) ) # ( !\mem_reg|registers[30][21]~q  & ( \mem_reg|registers[26][21]~q  & ( (!\ins_mem|memory~26_combout  & ((!\ins_mem|memory~23_combout  & (\mem_reg|registers[18][21]~q )) # (\ins_mem|memory~23_combout  & 
// ((\mem_reg|registers[22][21]~q ))))) # (\ins_mem|memory~26_combout  & (((!\ins_mem|memory~23_combout )))) ) ) ) # ( \mem_reg|registers[30][21]~q  & ( !\mem_reg|registers[26][21]~q  & ( (!\ins_mem|memory~26_combout  & ((!\ins_mem|memory~23_combout  & 
// (\mem_reg|registers[18][21]~q )) # (\ins_mem|memory~23_combout  & ((\mem_reg|registers[22][21]~q ))))) # (\ins_mem|memory~26_combout  & (((\ins_mem|memory~23_combout )))) ) ) ) # ( !\mem_reg|registers[30][21]~q  & ( !\mem_reg|registers[26][21]~q  & ( 
// (!\ins_mem|memory~26_combout  & ((!\ins_mem|memory~23_combout  & (\mem_reg|registers[18][21]~q )) # (\ins_mem|memory~23_combout  & ((\mem_reg|registers[22][21]~q ))))) ) ) )

	.dataa(!\ins_mem|memory~26_combout ),
	.datab(!\mem_reg|registers[18][21]~q ),
	.datac(!\mem_reg|registers[22][21]~q ),
	.datad(!\ins_mem|memory~23_combout ),
	.datae(!\mem_reg|registers[30][21]~q ),
	.dataf(!\mem_reg|registers[26][21]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux42~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux42~2 .extended_lut = "off";
defparam \mem_reg|Mux42~2 .lut_mask = 64'h220A225F770A775F;
defparam \mem_reg|Mux42~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y8_N58
dffeas \mem_reg|registers[20][21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux10~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[20][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[20][21] .is_wysiwyg = "true";
defparam \mem_reg|registers[20][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y8_N47
dffeas \mem_reg|registers[16][21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux10~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[16][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[16][21] .is_wysiwyg = "true";
defparam \mem_reg|registers[16][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y10_N23
dffeas \mem_reg|registers[28][21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux10~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[28][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[28][21] .is_wysiwyg = "true";
defparam \mem_reg|registers[28][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y9_N8
dffeas \mem_reg|registers[24][21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux10~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[24][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[24][21] .is_wysiwyg = "true";
defparam \mem_reg|registers[24][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y9_N57
cyclonev_lcell_comb \mem_reg|Mux42~0 (
// Equation(s):
// \mem_reg|Mux42~0_combout  = ( \mem_reg|registers[24][21]~q  & ( \ins_mem|memory~23_combout  & ( (!\ins_mem|memory~26_combout  & (\mem_reg|registers[20][21]~q )) # (\ins_mem|memory~26_combout  & ((\mem_reg|registers[28][21]~q ))) ) ) ) # ( 
// !\mem_reg|registers[24][21]~q  & ( \ins_mem|memory~23_combout  & ( (!\ins_mem|memory~26_combout  & (\mem_reg|registers[20][21]~q )) # (\ins_mem|memory~26_combout  & ((\mem_reg|registers[28][21]~q ))) ) ) ) # ( \mem_reg|registers[24][21]~q  & ( 
// !\ins_mem|memory~23_combout  & ( (\ins_mem|memory~26_combout ) # (\mem_reg|registers[16][21]~q ) ) ) ) # ( !\mem_reg|registers[24][21]~q  & ( !\ins_mem|memory~23_combout  & ( (\mem_reg|registers[16][21]~q  & !\ins_mem|memory~26_combout ) ) ) )

	.dataa(!\mem_reg|registers[20][21]~q ),
	.datab(!\mem_reg|registers[16][21]~q ),
	.datac(!\ins_mem|memory~26_combout ),
	.datad(!\mem_reg|registers[28][21]~q ),
	.datae(!\mem_reg|registers[24][21]~q ),
	.dataf(!\ins_mem|memory~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux42~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux42~0 .extended_lut = "off";
defparam \mem_reg|Mux42~0 .lut_mask = 64'h30303F3F505F505F;
defparam \mem_reg|Mux42~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y9_N49
dffeas \mem_reg|registers[25][21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux10~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[25][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[25][21] .is_wysiwyg = "true";
defparam \mem_reg|registers[25][21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y10_N54
cyclonev_lcell_comb \mem_reg|registers[21][21]~feeder (
// Equation(s):
// \mem_reg|registers[21][21]~feeder_combout  = ( \muxWrite|Mux10~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\muxWrite|Mux10~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|registers[21][21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|registers[21][21]~feeder .extended_lut = "off";
defparam \mem_reg|registers[21][21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mem_reg|registers[21][21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y10_N55
dffeas \mem_reg|registers[21][21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_reg|registers[21][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[21][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[21][21] .is_wysiwyg = "true";
defparam \mem_reg|registers[21][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y9_N6
cyclonev_lcell_comb \mem_reg|registers[29][21]~feeder (
// Equation(s):
// \mem_reg|registers[29][21]~feeder_combout  = ( \muxWrite|Mux10~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\muxWrite|Mux10~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|registers[29][21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|registers[29][21]~feeder .extended_lut = "off";
defparam \mem_reg|registers[29][21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mem_reg|registers[29][21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y9_N8
dffeas \mem_reg|registers[29][21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_reg|registers[29][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[29][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[29][21] .is_wysiwyg = "true";
defparam \mem_reg|registers[29][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y8_N37
dffeas \mem_reg|registers[17][21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux10~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[17][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[17][21] .is_wysiwyg = "true";
defparam \mem_reg|registers[17][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y9_N18
cyclonev_lcell_comb \mem_reg|Mux42~1 (
// Equation(s):
// \mem_reg|Mux42~1_combout  = ( \mem_reg|registers[17][21]~q  & ( \ins_mem|memory~23_combout  & ( (!\ins_mem|memory~26_combout  & (\mem_reg|registers[21][21]~q )) # (\ins_mem|memory~26_combout  & ((\mem_reg|registers[29][21]~q ))) ) ) ) # ( 
// !\mem_reg|registers[17][21]~q  & ( \ins_mem|memory~23_combout  & ( (!\ins_mem|memory~26_combout  & (\mem_reg|registers[21][21]~q )) # (\ins_mem|memory~26_combout  & ((\mem_reg|registers[29][21]~q ))) ) ) ) # ( \mem_reg|registers[17][21]~q  & ( 
// !\ins_mem|memory~23_combout  & ( (!\ins_mem|memory~26_combout ) # (\mem_reg|registers[25][21]~q ) ) ) ) # ( !\mem_reg|registers[17][21]~q  & ( !\ins_mem|memory~23_combout  & ( (\ins_mem|memory~26_combout  & \mem_reg|registers[25][21]~q ) ) ) )

	.dataa(!\ins_mem|memory~26_combout ),
	.datab(!\mem_reg|registers[25][21]~q ),
	.datac(!\mem_reg|registers[21][21]~q ),
	.datad(!\mem_reg|registers[29][21]~q ),
	.datae(!\mem_reg|registers[17][21]~q ),
	.dataf(!\ins_mem|memory~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux42~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux42~1 .extended_lut = "off";
defparam \mem_reg|Mux42~1 .lut_mask = 64'h1111BBBB0A5F0A5F;
defparam \mem_reg|Mux42~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y9_N6
cyclonev_lcell_comb \mem_reg|Mux42~4 (
// Equation(s):
// \mem_reg|Mux42~4_combout  = ( \mem_reg|Mux42~0_combout  & ( \mem_reg|Mux42~1_combout  & ( (!\ins_mem|memory~20_combout ) # ((!\ins_mem|memory~17_combout  & ((\mem_reg|Mux42~2_combout ))) # (\ins_mem|memory~17_combout  & (\mem_reg|Mux42~3_combout ))) ) ) ) 
// # ( !\mem_reg|Mux42~0_combout  & ( \mem_reg|Mux42~1_combout  & ( (!\ins_mem|memory~20_combout  & (((\ins_mem|memory~17_combout )))) # (\ins_mem|memory~20_combout  & ((!\ins_mem|memory~17_combout  & ((\mem_reg|Mux42~2_combout ))) # 
// (\ins_mem|memory~17_combout  & (\mem_reg|Mux42~3_combout )))) ) ) ) # ( \mem_reg|Mux42~0_combout  & ( !\mem_reg|Mux42~1_combout  & ( (!\ins_mem|memory~20_combout  & (((!\ins_mem|memory~17_combout )))) # (\ins_mem|memory~20_combout  & 
// ((!\ins_mem|memory~17_combout  & ((\mem_reg|Mux42~2_combout ))) # (\ins_mem|memory~17_combout  & (\mem_reg|Mux42~3_combout )))) ) ) ) # ( !\mem_reg|Mux42~0_combout  & ( !\mem_reg|Mux42~1_combout  & ( (\ins_mem|memory~20_combout  & 
// ((!\ins_mem|memory~17_combout  & ((\mem_reg|Mux42~2_combout ))) # (\ins_mem|memory~17_combout  & (\mem_reg|Mux42~3_combout )))) ) ) )

	.dataa(!\mem_reg|Mux42~3_combout ),
	.datab(!\ins_mem|memory~20_combout ),
	.datac(!\mem_reg|Mux42~2_combout ),
	.datad(!\ins_mem|memory~17_combout ),
	.datae(!\mem_reg|Mux42~0_combout ),
	.dataf(!\mem_reg|Mux42~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux42~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux42~4 .extended_lut = "off";
defparam \mem_reg|Mux42~4 .lut_mask = 64'h0311CF1103DDCFDD;
defparam \mem_reg|Mux42~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y9_N45
cyclonev_lcell_comb \muxAluB|out[21]~20 (
// Equation(s):
// \muxAluB|out[21]~20_combout  = ( \con_unit|alubsrc|out~combout  & ( \ins_mem|memory~2_combout  ) ) # ( !\con_unit|alubsrc|out~combout  & ( (!\ins_mem|memory~7_combout  & ((\mem_reg|Mux42~9_combout ))) # (\ins_mem|memory~7_combout  & 
// (\mem_reg|Mux42~4_combout )) ) )

	.dataa(!\ins_mem|memory~7_combout ),
	.datab(!\mem_reg|Mux42~4_combout ),
	.datac(!\ins_mem|memory~2_combout ),
	.datad(!\mem_reg|Mux42~9_combout ),
	.datae(gnd),
	.dataf(!\con_unit|alubsrc|out~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxAluB|out[21]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxAluB|out[21]~20 .extended_lut = "off";
defparam \muxAluB|out[21]~20 .lut_mask = 64'h11BB11BB0F0F0F0F;
defparam \muxAluB|out[21]~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y9_N42
cyclonev_lcell_comb \alu|Mux10~0 (
// Equation(s):
// \alu|Mux10~0_combout  = (!\alu|Mux23~1_combout  & (\muxAluA|out[21]~20_combout  & (\alu|Mux23~0_combout  & \muxAluB|out[21]~20_combout ))) # (\alu|Mux23~1_combout  & (!\alu|Mux23~0_combout  & ((\muxAluB|out[21]~20_combout ) # (\muxAluA|out[21]~20_combout 
// ))))

	.dataa(!\alu|Mux23~1_combout ),
	.datab(!\muxAluA|out[21]~20_combout ),
	.datac(!\alu|Mux23~0_combout ),
	.datad(!\muxAluB|out[21]~20_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Mux10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Mux10~0 .extended_lut = "off";
defparam \alu|Mux10~0 .lut_mask = 64'h1052105210521052;
defparam \alu|Mux10~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y8_N46
dffeas \mem_reg|registers[21][20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux11~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[21][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[21][20] .is_wysiwyg = "true";
defparam \mem_reg|registers[21][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y8_N12
cyclonev_lcell_comb \mem_reg|registers[17][20]~feeder (
// Equation(s):
// \mem_reg|registers[17][20]~feeder_combout  = ( \muxWrite|Mux11~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\muxWrite|Mux11~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|registers[17][20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|registers[17][20]~feeder .extended_lut = "off";
defparam \mem_reg|registers[17][20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mem_reg|registers[17][20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y8_N13
dffeas \mem_reg|registers[17][20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_reg|registers[17][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[17][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[17][20] .is_wysiwyg = "true";
defparam \mem_reg|registers[17][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y8_N19
dffeas \mem_reg|registers[25][20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux11~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[25][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[25][20] .is_wysiwyg = "true";
defparam \mem_reg|registers[25][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y8_N56
dffeas \mem_reg|registers[29][20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux11~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[29][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[29][20] .is_wysiwyg = "true";
defparam \mem_reg|registers[29][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y8_N54
cyclonev_lcell_comb \mem_reg|Mux43~1 (
// Equation(s):
// \mem_reg|Mux43~1_combout  = ( \mem_reg|registers[29][20]~q  & ( \ins_mem|memory~23_combout  & ( (\ins_mem|memory~26_combout ) # (\mem_reg|registers[21][20]~q ) ) ) ) # ( !\mem_reg|registers[29][20]~q  & ( \ins_mem|memory~23_combout  & ( 
// (\mem_reg|registers[21][20]~q  & !\ins_mem|memory~26_combout ) ) ) ) # ( \mem_reg|registers[29][20]~q  & ( !\ins_mem|memory~23_combout  & ( (!\ins_mem|memory~26_combout  & (\mem_reg|registers[17][20]~q )) # (\ins_mem|memory~26_combout  & 
// ((\mem_reg|registers[25][20]~q ))) ) ) ) # ( !\mem_reg|registers[29][20]~q  & ( !\ins_mem|memory~23_combout  & ( (!\ins_mem|memory~26_combout  & (\mem_reg|registers[17][20]~q )) # (\ins_mem|memory~26_combout  & ((\mem_reg|registers[25][20]~q ))) ) ) )

	.dataa(!\mem_reg|registers[21][20]~q ),
	.datab(!\ins_mem|memory~26_combout ),
	.datac(!\mem_reg|registers[17][20]~q ),
	.datad(!\mem_reg|registers[25][20]~q ),
	.datae(!\mem_reg|registers[29][20]~q ),
	.dataf(!\ins_mem|memory~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux43~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux43~1 .extended_lut = "off";
defparam \mem_reg|Mux43~1 .lut_mask = 64'h0C3F0C3F44447777;
defparam \mem_reg|Mux43~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y10_N31
dffeas \mem_reg|registers[31][20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux11~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[31][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[31][20] .is_wysiwyg = "true";
defparam \mem_reg|registers[31][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y8_N43
dffeas \mem_reg|registers[23][20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux11~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[23][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[23][20] .is_wysiwyg = "true";
defparam \mem_reg|registers[23][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y8_N18
cyclonev_lcell_comb \mem_reg|registers[19][20]~feeder (
// Equation(s):
// \mem_reg|registers[19][20]~feeder_combout  = ( \muxWrite|Mux11~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\muxWrite|Mux11~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|registers[19][20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|registers[19][20]~feeder .extended_lut = "off";
defparam \mem_reg|registers[19][20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mem_reg|registers[19][20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y8_N19
dffeas \mem_reg|registers[19][20]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_reg|registers[19][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[19][20]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[19][20]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_reg|registers[19][20]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y8_N1
dffeas \mem_reg|registers[27][20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux11~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[27][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[27][20] .is_wysiwyg = "true";
defparam \mem_reg|registers[27][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y8_N0
cyclonev_lcell_comb \mem_reg|Mux43~3 (
// Equation(s):
// \mem_reg|Mux43~3_combout  = ( \mem_reg|registers[27][20]~q  & ( \ins_mem|memory~23_combout  & ( (!\ins_mem|memory~26_combout  & ((\mem_reg|registers[23][20]~q ))) # (\ins_mem|memory~26_combout  & (\mem_reg|registers[31][20]~q )) ) ) ) # ( 
// !\mem_reg|registers[27][20]~q  & ( \ins_mem|memory~23_combout  & ( (!\ins_mem|memory~26_combout  & ((\mem_reg|registers[23][20]~q ))) # (\ins_mem|memory~26_combout  & (\mem_reg|registers[31][20]~q )) ) ) ) # ( \mem_reg|registers[27][20]~q  & ( 
// !\ins_mem|memory~23_combout  & ( (\mem_reg|registers[19][20]~DUPLICATE_q ) # (\ins_mem|memory~26_combout ) ) ) ) # ( !\mem_reg|registers[27][20]~q  & ( !\ins_mem|memory~23_combout  & ( (!\ins_mem|memory~26_combout  & \mem_reg|registers[19][20]~DUPLICATE_q 
// ) ) ) )

	.dataa(!\mem_reg|registers[31][20]~q ),
	.datab(!\ins_mem|memory~26_combout ),
	.datac(!\mem_reg|registers[23][20]~q ),
	.datad(!\mem_reg|registers[19][20]~DUPLICATE_q ),
	.datae(!\mem_reg|registers[27][20]~q ),
	.dataf(!\ins_mem|memory~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux43~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux43~3 .extended_lut = "off";
defparam \mem_reg|Mux43~3 .lut_mask = 64'h00CC33FF1D1D1D1D;
defparam \mem_reg|Mux43~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y8_N53
dffeas \mem_reg|registers[24][20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux11~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[24][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[24][20] .is_wysiwyg = "true";
defparam \mem_reg|registers[24][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y10_N10
dffeas \mem_reg|registers[20][20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux11~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[20][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[20][20] .is_wysiwyg = "true";
defparam \mem_reg|registers[20][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y7_N22
dffeas \mem_reg|registers[16][20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux11~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[16][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[16][20] .is_wysiwyg = "true";
defparam \mem_reg|registers[16][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y8_N26
dffeas \mem_reg|registers[28][20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux11~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[28][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[28][20] .is_wysiwyg = "true";
defparam \mem_reg|registers[28][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y8_N27
cyclonev_lcell_comb \mem_reg|Mux43~0 (
// Equation(s):
// \mem_reg|Mux43~0_combout  = ( \ins_mem|memory~26_combout  & ( \ins_mem|memory~23_combout  & ( \mem_reg|registers[28][20]~q  ) ) ) # ( !\ins_mem|memory~26_combout  & ( \ins_mem|memory~23_combout  & ( \mem_reg|registers[20][20]~q  ) ) ) # ( 
// \ins_mem|memory~26_combout  & ( !\ins_mem|memory~23_combout  & ( \mem_reg|registers[24][20]~q  ) ) ) # ( !\ins_mem|memory~26_combout  & ( !\ins_mem|memory~23_combout  & ( \mem_reg|registers[16][20]~q  ) ) )

	.dataa(!\mem_reg|registers[24][20]~q ),
	.datab(!\mem_reg|registers[20][20]~q ),
	.datac(!\mem_reg|registers[16][20]~q ),
	.datad(!\mem_reg|registers[28][20]~q ),
	.datae(!\ins_mem|memory~26_combout ),
	.dataf(!\ins_mem|memory~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux43~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux43~0 .extended_lut = "off";
defparam \mem_reg|Mux43~0 .lut_mask = 64'h0F0F5555333300FF;
defparam \mem_reg|Mux43~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y8_N4
dffeas \mem_reg|registers[18][20]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux11~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[18][20]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[18][20]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_reg|registers[18][20]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N12
cyclonev_lcell_comb \mem_reg|registers[22][20]~feeder (
// Equation(s):
// \mem_reg|registers[22][20]~feeder_combout  = ( \muxWrite|Mux11~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\muxWrite|Mux11~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|registers[22][20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|registers[22][20]~feeder .extended_lut = "off";
defparam \mem_reg|registers[22][20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mem_reg|registers[22][20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y4_N14
dffeas \mem_reg|registers[22][20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_reg|registers[22][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[22][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[22][20] .is_wysiwyg = "true";
defparam \mem_reg|registers[22][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y6_N16
dffeas \mem_reg|registers[30][20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux11~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[30][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[30][20] .is_wysiwyg = "true";
defparam \mem_reg|registers[30][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y8_N58
dffeas \mem_reg|registers[26][20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux11~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[26][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[26][20] .is_wysiwyg = "true";
defparam \mem_reg|registers[26][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N42
cyclonev_lcell_comb \mem_reg|Mux43~2 (
// Equation(s):
// \mem_reg|Mux43~2_combout  = ( \ins_mem|memory~26_combout  & ( \ins_mem|memory~23_combout  & ( \mem_reg|registers[30][20]~q  ) ) ) # ( !\ins_mem|memory~26_combout  & ( \ins_mem|memory~23_combout  & ( \mem_reg|registers[22][20]~q  ) ) ) # ( 
// \ins_mem|memory~26_combout  & ( !\ins_mem|memory~23_combout  & ( \mem_reg|registers[26][20]~q  ) ) ) # ( !\ins_mem|memory~26_combout  & ( !\ins_mem|memory~23_combout  & ( \mem_reg|registers[18][20]~DUPLICATE_q  ) ) )

	.dataa(!\mem_reg|registers[18][20]~DUPLICATE_q ),
	.datab(!\mem_reg|registers[22][20]~q ),
	.datac(!\mem_reg|registers[30][20]~q ),
	.datad(!\mem_reg|registers[26][20]~q ),
	.datae(!\ins_mem|memory~26_combout ),
	.dataf(!\ins_mem|memory~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux43~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux43~2 .extended_lut = "off";
defparam \mem_reg|Mux43~2 .lut_mask = 64'h555500FF33330F0F;
defparam \mem_reg|Mux43~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y8_N6
cyclonev_lcell_comb \mem_reg|Mux43~4 (
// Equation(s):
// \mem_reg|Mux43~4_combout  = ( \mem_reg|Mux43~0_combout  & ( \mem_reg|Mux43~2_combout  & ( (!\ins_mem|memory~17_combout ) # ((!\ins_mem|memory~20_combout  & (\mem_reg|Mux43~1_combout )) # (\ins_mem|memory~20_combout  & ((\mem_reg|Mux43~3_combout )))) ) ) ) 
// # ( !\mem_reg|Mux43~0_combout  & ( \mem_reg|Mux43~2_combout  & ( (!\ins_mem|memory~20_combout  & (\mem_reg|Mux43~1_combout  & ((\ins_mem|memory~17_combout )))) # (\ins_mem|memory~20_combout  & (((!\ins_mem|memory~17_combout ) # (\mem_reg|Mux43~3_combout 
// )))) ) ) ) # ( \mem_reg|Mux43~0_combout  & ( !\mem_reg|Mux43~2_combout  & ( (!\ins_mem|memory~20_combout  & (((!\ins_mem|memory~17_combout )) # (\mem_reg|Mux43~1_combout ))) # (\ins_mem|memory~20_combout  & (((\mem_reg|Mux43~3_combout  & 
// \ins_mem|memory~17_combout )))) ) ) ) # ( !\mem_reg|Mux43~0_combout  & ( !\mem_reg|Mux43~2_combout  & ( (\ins_mem|memory~17_combout  & ((!\ins_mem|memory~20_combout  & (\mem_reg|Mux43~1_combout )) # (\ins_mem|memory~20_combout  & 
// ((\mem_reg|Mux43~3_combout ))))) ) ) )

	.dataa(!\ins_mem|memory~20_combout ),
	.datab(!\mem_reg|Mux43~1_combout ),
	.datac(!\mem_reg|Mux43~3_combout ),
	.datad(!\ins_mem|memory~17_combout ),
	.datae(!\mem_reg|Mux43~0_combout ),
	.dataf(!\mem_reg|Mux43~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux43~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux43~4 .extended_lut = "off";
defparam \mem_reg|Mux43~4 .lut_mask = 64'h0027AA275527FF27;
defparam \mem_reg|Mux43~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y9_N0
cyclonev_lcell_comb \muxAluB|out[20]~21 (
// Equation(s):
// \muxAluB|out[20]~21_combout  = ( \mem_reg|Mux43~9_combout  & ( \mem_reg|Mux43~4_combout  & ( (!\con_unit|alubsrc|out~combout ) # (\ins_mem|memory~2_combout ) ) ) ) # ( !\mem_reg|Mux43~9_combout  & ( \mem_reg|Mux43~4_combout  & ( 
// (!\con_unit|alubsrc|out~combout  & (\ins_mem|memory~7_combout )) # (\con_unit|alubsrc|out~combout  & ((\ins_mem|memory~2_combout ))) ) ) ) # ( \mem_reg|Mux43~9_combout  & ( !\mem_reg|Mux43~4_combout  & ( (!\con_unit|alubsrc|out~combout  & 
// (!\ins_mem|memory~7_combout )) # (\con_unit|alubsrc|out~combout  & ((\ins_mem|memory~2_combout ))) ) ) ) # ( !\mem_reg|Mux43~9_combout  & ( !\mem_reg|Mux43~4_combout  & ( (\con_unit|alubsrc|out~combout  & \ins_mem|memory~2_combout ) ) ) )

	.dataa(!\con_unit|alubsrc|out~combout ),
	.datab(gnd),
	.datac(!\ins_mem|memory~7_combout ),
	.datad(!\ins_mem|memory~2_combout ),
	.datae(!\mem_reg|Mux43~9_combout ),
	.dataf(!\mem_reg|Mux43~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxAluB|out[20]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxAluB|out[20]~21 .extended_lut = "off";
defparam \muxAluB|out[20]~21 .lut_mask = 64'h0055A0F50A5FAAFF;
defparam \muxAluB|out[20]~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y9_N6
cyclonev_lcell_comb \alu|Mux11~0 (
// Equation(s):
// \alu|Mux11~0_combout  = ( \muxAluA|out[20]~21_combout  & ( (!\alu|Mux23~0_combout  & ((\alu|Mux23~1_combout ))) # (\alu|Mux23~0_combout  & (\muxAluB|out[20]~21_combout  & !\alu|Mux23~1_combout )) ) ) # ( !\muxAluA|out[20]~21_combout  & ( 
// (\muxAluB|out[20]~21_combout  & (!\alu|Mux23~0_combout  & \alu|Mux23~1_combout )) ) )

	.dataa(!\muxAluB|out[20]~21_combout ),
	.datab(gnd),
	.datac(!\alu|Mux23~0_combout ),
	.datad(!\alu|Mux23~1_combout ),
	.datae(gnd),
	.dataf(!\muxAluA|out[20]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Mux11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Mux11~0 .extended_lut = "off";
defparam \alu|Mux11~0 .lut_mask = 64'h0050005005F005F0;
defparam \alu|Mux11~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y9_N26
dffeas \mem_reg|registers[9][16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux15~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[9][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[9][16] .is_wysiwyg = "true";
defparam \mem_reg|registers[9][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y12_N17
dffeas \mem_reg|registers[8][16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux15~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[8][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[8][16] .is_wysiwyg = "true";
defparam \mem_reg|registers[8][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y12_N32
dffeas \mem_reg|registers[11][16]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux15~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[11][16]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[11][16]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_reg|registers[11][16]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N6
cyclonev_lcell_comb \mem_reg|registers[10][16]~feeder (
// Equation(s):
// \mem_reg|registers[10][16]~feeder_combout  = ( \muxWrite|Mux15~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\muxWrite|Mux15~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|registers[10][16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|registers[10][16]~feeder .extended_lut = "off";
defparam \mem_reg|registers[10][16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mem_reg|registers[10][16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y10_N8
dffeas \mem_reg|registers[10][16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_reg|registers[10][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[10][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[10][16] .is_wysiwyg = "true";
defparam \mem_reg|registers[10][16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y12_N33
cyclonev_lcell_comb \mem_reg|Mux15~2 (
// Equation(s):
// \mem_reg|Mux15~2_combout  = ( \ins_mem|memory~32_combout  & ( \ins_mem|memory~39_combout  & ( \mem_reg|registers[11][16]~DUPLICATE_q  ) ) ) # ( !\ins_mem|memory~32_combout  & ( \ins_mem|memory~39_combout  & ( \mem_reg|registers[9][16]~q  ) ) ) # ( 
// \ins_mem|memory~32_combout  & ( !\ins_mem|memory~39_combout  & ( \mem_reg|registers[10][16]~q  ) ) ) # ( !\ins_mem|memory~32_combout  & ( !\ins_mem|memory~39_combout  & ( \mem_reg|registers[8][16]~q  ) ) )

	.dataa(!\mem_reg|registers[9][16]~q ),
	.datab(!\mem_reg|registers[8][16]~q ),
	.datac(!\mem_reg|registers[11][16]~DUPLICATE_q ),
	.datad(!\mem_reg|registers[10][16]~q ),
	.datae(!\ins_mem|memory~32_combout ),
	.dataf(!\ins_mem|memory~39_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux15~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux15~2 .extended_lut = "off";
defparam \mem_reg|Mux15~2 .lut_mask = 64'h333300FF55550F0F;
defparam \mem_reg|Mux15~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y12_N5
dffeas \mem_reg|registers[15][16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux15~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[15][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[15][16] .is_wysiwyg = "true";
defparam \mem_reg|registers[15][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y10_N52
dffeas \mem_reg|registers[12][16]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux15~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[12][16]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[12][16]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_reg|registers[12][16]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y10_N8
dffeas \mem_reg|registers[14][16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux15~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[14][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[14][16] .is_wysiwyg = "true";
defparam \mem_reg|registers[14][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y12_N58
dffeas \mem_reg|registers[13][16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux15~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[13][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[13][16] .is_wysiwyg = "true";
defparam \mem_reg|registers[13][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y12_N0
cyclonev_lcell_comb \mem_reg|Mux15~3 (
// Equation(s):
// \mem_reg|Mux15~3_combout  = ( \mem_reg|registers[13][16]~q  & ( \ins_mem|memory~32_combout  & ( (!\ins_mem|memory~39_combout  & ((\mem_reg|registers[14][16]~q ))) # (\ins_mem|memory~39_combout  & (\mem_reg|registers[15][16]~q )) ) ) ) # ( 
// !\mem_reg|registers[13][16]~q  & ( \ins_mem|memory~32_combout  & ( (!\ins_mem|memory~39_combout  & ((\mem_reg|registers[14][16]~q ))) # (\ins_mem|memory~39_combout  & (\mem_reg|registers[15][16]~q )) ) ) ) # ( \mem_reg|registers[13][16]~q  & ( 
// !\ins_mem|memory~32_combout  & ( (\mem_reg|registers[12][16]~DUPLICATE_q ) # (\ins_mem|memory~39_combout ) ) ) ) # ( !\mem_reg|registers[13][16]~q  & ( !\ins_mem|memory~32_combout  & ( (!\ins_mem|memory~39_combout  & \mem_reg|registers[12][16]~DUPLICATE_q 
// ) ) ) )

	.dataa(!\mem_reg|registers[15][16]~q ),
	.datab(!\ins_mem|memory~39_combout ),
	.datac(!\mem_reg|registers[12][16]~DUPLICATE_q ),
	.datad(!\mem_reg|registers[14][16]~q ),
	.datae(!\mem_reg|registers[13][16]~q ),
	.dataf(!\ins_mem|memory~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux15~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux15~3 .extended_lut = "off";
defparam \mem_reg|Mux15~3 .lut_mask = 64'h0C0C3F3F11DD11DD;
defparam \mem_reg|Mux15~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y8_N23
dffeas \mem_reg|registers[2][16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux15~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[2][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[2][16] .is_wysiwyg = "true";
defparam \mem_reg|registers[2][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y13_N21
cyclonev_lcell_comb \mem_reg|registers[1][16]~feeder (
// Equation(s):
// \mem_reg|registers[1][16]~feeder_combout  = ( \muxWrite|Mux15~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\muxWrite|Mux15~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|registers[1][16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|registers[1][16]~feeder .extended_lut = "off";
defparam \mem_reg|registers[1][16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mem_reg|registers[1][16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y13_N23
dffeas \mem_reg|registers[1][16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_reg|registers[1][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[1][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[1][16] .is_wysiwyg = "true";
defparam \mem_reg|registers[1][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y8_N30
cyclonev_lcell_comb \mem_reg|registers[3][16]~feeder (
// Equation(s):
// \mem_reg|registers[3][16]~feeder_combout  = ( \muxWrite|Mux15~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\muxWrite|Mux15~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|registers[3][16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|registers[3][16]~feeder .extended_lut = "off";
defparam \mem_reg|registers[3][16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mem_reg|registers[3][16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y8_N32
dffeas \mem_reg|registers[3][16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_reg|registers[3][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[3][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[3][16] .is_wysiwyg = "true";
defparam \mem_reg|registers[3][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y13_N33
cyclonev_lcell_comb \mem_reg|Mux15~0 (
// Equation(s):
// \mem_reg|Mux15~0_combout  = ( \mem_reg|registers[3][16]~q  & ( \ins_mem|memory~32_combout  & ( ((\ins_mem|memory~4_combout  & \ins_mem|memory~5_combout )) # (\mem_reg|registers[2][16]~q ) ) ) ) # ( !\mem_reg|registers[3][16]~q  & ( 
// \ins_mem|memory~32_combout  & ( (\mem_reg|registers[2][16]~q  & ((!\ins_mem|memory~4_combout ) # (!\ins_mem|memory~5_combout ))) ) ) ) # ( \mem_reg|registers[3][16]~q  & ( !\ins_mem|memory~32_combout  & ( (\ins_mem|memory~4_combout  & 
// (\ins_mem|memory~5_combout  & \mem_reg|registers[1][16]~q )) ) ) ) # ( !\mem_reg|registers[3][16]~q  & ( !\ins_mem|memory~32_combout  & ( (\ins_mem|memory~4_combout  & (\ins_mem|memory~5_combout  & \mem_reg|registers[1][16]~q )) ) ) )

	.dataa(!\ins_mem|memory~4_combout ),
	.datab(!\ins_mem|memory~5_combout ),
	.datac(!\mem_reg|registers[2][16]~q ),
	.datad(!\mem_reg|registers[1][16]~q ),
	.datae(!\mem_reg|registers[3][16]~q ),
	.dataf(!\ins_mem|memory~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux15~0 .extended_lut = "off";
defparam \mem_reg|Mux15~0 .lut_mask = 64'h001100110E0E1F1F;
defparam \mem_reg|Mux15~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y13_N42
cyclonev_lcell_comb \mem_reg|registers[5][16]~feeder (
// Equation(s):
// \mem_reg|registers[5][16]~feeder_combout  = ( \muxWrite|Mux15~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\muxWrite|Mux15~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|registers[5][16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|registers[5][16]~feeder .extended_lut = "off";
defparam \mem_reg|registers[5][16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mem_reg|registers[5][16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y13_N43
dffeas \mem_reg|registers[5][16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_reg|registers[5][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[5][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[5][16] .is_wysiwyg = "true";
defparam \mem_reg|registers[5][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N15
cyclonev_lcell_comb \mem_reg|registers[4][16]~feeder (
// Equation(s):
// \mem_reg|registers[4][16]~feeder_combout  = ( \muxWrite|Mux15~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\muxWrite|Mux15~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|registers[4][16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|registers[4][16]~feeder .extended_lut = "off";
defparam \mem_reg|registers[4][16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mem_reg|registers[4][16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y10_N16
dffeas \mem_reg|registers[4][16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_reg|registers[4][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[4][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[4][16] .is_wysiwyg = "true";
defparam \mem_reg|registers[4][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y12_N2
dffeas \mem_reg|registers[7][16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux15~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[7][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[7][16] .is_wysiwyg = "true";
defparam \mem_reg|registers[7][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y12_N20
dffeas \mem_reg|registers[6][16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux15~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[6][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[6][16] .is_wysiwyg = "true";
defparam \mem_reg|registers[6][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y12_N3
cyclonev_lcell_comb \mem_reg|Mux15~1 (
// Equation(s):
// \mem_reg|Mux15~1_combout  = ( \mem_reg|registers[7][16]~q  & ( \mem_reg|registers[6][16]~q  & ( ((!\ins_mem|memory~39_combout  & ((\mem_reg|registers[4][16]~q ))) # (\ins_mem|memory~39_combout  & (\mem_reg|registers[5][16]~q ))) # 
// (\ins_mem|memory~32_combout ) ) ) ) # ( !\mem_reg|registers[7][16]~q  & ( \mem_reg|registers[6][16]~q  & ( (!\ins_mem|memory~32_combout  & ((!\ins_mem|memory~39_combout  & ((\mem_reg|registers[4][16]~q ))) # (\ins_mem|memory~39_combout  & 
// (\mem_reg|registers[5][16]~q )))) # (\ins_mem|memory~32_combout  & (((!\ins_mem|memory~39_combout )))) ) ) ) # ( \mem_reg|registers[7][16]~q  & ( !\mem_reg|registers[6][16]~q  & ( (!\ins_mem|memory~32_combout  & ((!\ins_mem|memory~39_combout  & 
// ((\mem_reg|registers[4][16]~q ))) # (\ins_mem|memory~39_combout  & (\mem_reg|registers[5][16]~q )))) # (\ins_mem|memory~32_combout  & (((\ins_mem|memory~39_combout )))) ) ) ) # ( !\mem_reg|registers[7][16]~q  & ( !\mem_reg|registers[6][16]~q  & ( 
// (!\ins_mem|memory~32_combout  & ((!\ins_mem|memory~39_combout  & ((\mem_reg|registers[4][16]~q ))) # (\ins_mem|memory~39_combout  & (\mem_reg|registers[5][16]~q )))) ) ) )

	.dataa(!\ins_mem|memory~32_combout ),
	.datab(!\mem_reg|registers[5][16]~q ),
	.datac(!\mem_reg|registers[4][16]~q ),
	.datad(!\ins_mem|memory~39_combout ),
	.datae(!\mem_reg|registers[7][16]~q ),
	.dataf(!\mem_reg|registers[6][16]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux15~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux15~1 .extended_lut = "off";
defparam \mem_reg|Mux15~1 .lut_mask = 64'h0A220A775F225F77;
defparam \mem_reg|Mux15~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y12_N12
cyclonev_lcell_comb \mem_reg|Mux15~4 (
// Equation(s):
// \mem_reg|Mux15~4_combout  = ( \ins_mem|memory~36_combout  & ( \mem_reg|Mux15~1_combout  & ( (!\ins_mem|memory~34_combout  & (\mem_reg|Mux15~2_combout )) # (\ins_mem|memory~34_combout  & ((\mem_reg|Mux15~3_combout ))) ) ) ) # ( !\ins_mem|memory~36_combout  
// & ( \mem_reg|Mux15~1_combout  & ( (\mem_reg|Mux15~0_combout ) # (\ins_mem|memory~34_combout ) ) ) ) # ( \ins_mem|memory~36_combout  & ( !\mem_reg|Mux15~1_combout  & ( (!\ins_mem|memory~34_combout  & (\mem_reg|Mux15~2_combout )) # 
// (\ins_mem|memory~34_combout  & ((\mem_reg|Mux15~3_combout ))) ) ) ) # ( !\ins_mem|memory~36_combout  & ( !\mem_reg|Mux15~1_combout  & ( (!\ins_mem|memory~34_combout  & \mem_reg|Mux15~0_combout ) ) ) )

	.dataa(!\mem_reg|Mux15~2_combout ),
	.datab(!\ins_mem|memory~34_combout ),
	.datac(!\mem_reg|Mux15~3_combout ),
	.datad(!\mem_reg|Mux15~0_combout ),
	.datae(!\ins_mem|memory~36_combout ),
	.dataf(!\mem_reg|Mux15~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux15~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux15~4 .extended_lut = "off";
defparam \mem_reg|Mux15~4 .lut_mask = 64'h00CC474733FF4747;
defparam \mem_reg|Mux15~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y12_N3
cyclonev_lcell_comb \muxAluA|out[16]~13 (
// Equation(s):
// \muxAluA|out[16]~13_combout  = ( \con_unit|alua|out~0_combout  & ( \p|pc[16]~DUPLICATE_q  ) ) # ( !\con_unit|alua|out~0_combout  & ( \mem_reg|Mux15~4_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mem_reg|Mux15~4_combout ),
	.datad(!\p|pc[16]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\con_unit|alua|out~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxAluA|out[16]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxAluA|out[16]~13 .extended_lut = "off";
defparam \muxAluA|out[16]~13 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \muxAluA|out[16]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N0
cyclonev_lcell_comb \mem_reg|registers[21][16]~feeder (
// Equation(s):
// \mem_reg|registers[21][16]~feeder_combout  = ( \muxWrite|Mux15~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\muxWrite|Mux15~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|registers[21][16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|registers[21][16]~feeder .extended_lut = "off";
defparam \mem_reg|registers[21][16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mem_reg|registers[21][16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y12_N2
dffeas \mem_reg|registers[21][16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_reg|registers[21][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[21][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[21][16] .is_wysiwyg = "true";
defparam \mem_reg|registers[21][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y12_N14
dffeas \mem_reg|registers[29][16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux15~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[29][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[29][16] .is_wysiwyg = "true";
defparam \mem_reg|registers[29][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y13_N48
cyclonev_lcell_comb \mem_reg|registers[25][16]~feeder (
// Equation(s):
// \mem_reg|registers[25][16]~feeder_combout  = ( \muxWrite|Mux15~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\muxWrite|Mux15~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|registers[25][16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|registers[25][16]~feeder .extended_lut = "off";
defparam \mem_reg|registers[25][16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mem_reg|registers[25][16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y13_N50
dffeas \mem_reg|registers[25][16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_reg|registers[25][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[25][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[25][16] .is_wysiwyg = "true";
defparam \mem_reg|registers[25][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y12_N47
dffeas \mem_reg|registers[17][16]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux15~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[17][16]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[17][16]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_reg|registers[17][16]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N6
cyclonev_lcell_comb \mem_reg|Mux47~1 (
// Equation(s):
// \mem_reg|Mux47~1_combout  = ( \ins_mem|memory~26_combout  & ( \ins_mem|memory~23_combout  & ( \mem_reg|registers[29][16]~q  ) ) ) # ( !\ins_mem|memory~26_combout  & ( \ins_mem|memory~23_combout  & ( \mem_reg|registers[21][16]~q  ) ) ) # ( 
// \ins_mem|memory~26_combout  & ( !\ins_mem|memory~23_combout  & ( \mem_reg|registers[25][16]~q  ) ) ) # ( !\ins_mem|memory~26_combout  & ( !\ins_mem|memory~23_combout  & ( \mem_reg|registers[17][16]~DUPLICATE_q  ) ) )

	.dataa(!\mem_reg|registers[21][16]~q ),
	.datab(!\mem_reg|registers[29][16]~q ),
	.datac(!\mem_reg|registers[25][16]~q ),
	.datad(!\mem_reg|registers[17][16]~DUPLICATE_q ),
	.datae(!\ins_mem|memory~26_combout ),
	.dataf(!\ins_mem|memory~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux47~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux47~1 .extended_lut = "off";
defparam \mem_reg|Mux47~1 .lut_mask = 64'h00FF0F0F55553333;
defparam \mem_reg|Mux47~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y8_N58
dffeas \mem_reg|registers[18][16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux15~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[18][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[18][16] .is_wysiwyg = "true";
defparam \mem_reg|registers[18][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y8_N47
dffeas \mem_reg|registers[22][16]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux15~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[22][16]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[22][16]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_reg|registers[22][16]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y10_N4
dffeas \mem_reg|registers[26][16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux15~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[26][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[26][16] .is_wysiwyg = "true";
defparam \mem_reg|registers[26][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y8_N26
dffeas \mem_reg|registers[30][16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux15~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[30][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[30][16] .is_wysiwyg = "true";
defparam \mem_reg|registers[30][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y8_N27
cyclonev_lcell_comb \mem_reg|Mux47~2 (
// Equation(s):
// \mem_reg|Mux47~2_combout  = ( \ins_mem|memory~23_combout  & ( \ins_mem|memory~26_combout  & ( \mem_reg|registers[30][16]~q  ) ) ) # ( !\ins_mem|memory~23_combout  & ( \ins_mem|memory~26_combout  & ( \mem_reg|registers[26][16]~q  ) ) ) # ( 
// \ins_mem|memory~23_combout  & ( !\ins_mem|memory~26_combout  & ( \mem_reg|registers[22][16]~DUPLICATE_q  ) ) ) # ( !\ins_mem|memory~23_combout  & ( !\ins_mem|memory~26_combout  & ( \mem_reg|registers[18][16]~q  ) ) )

	.dataa(!\mem_reg|registers[18][16]~q ),
	.datab(!\mem_reg|registers[22][16]~DUPLICATE_q ),
	.datac(!\mem_reg|registers[26][16]~q ),
	.datad(!\mem_reg|registers[30][16]~q ),
	.datae(!\ins_mem|memory~23_combout ),
	.dataf(!\ins_mem|memory~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux47~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux47~2 .extended_lut = "off";
defparam \mem_reg|Mux47~2 .lut_mask = 64'h555533330F0F00FF;
defparam \mem_reg|Mux47~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y14_N44
dffeas \mem_reg|registers[20][16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux15~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[20][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[20][16] .is_wysiwyg = "true";
defparam \mem_reg|registers[20][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y14_N41
dffeas \mem_reg|registers[16][16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux15~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[16][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[16][16] .is_wysiwyg = "true";
defparam \mem_reg|registers[16][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y14_N2
dffeas \mem_reg|registers[28][16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux15~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[28][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[28][16] .is_wysiwyg = "true";
defparam \mem_reg|registers[28][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y10_N41
dffeas \mem_reg|registers[24][16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux15~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[24][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[24][16] .is_wysiwyg = "true";
defparam \mem_reg|registers[24][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y14_N3
cyclonev_lcell_comb \mem_reg|Mux47~0 (
// Equation(s):
// \mem_reg|Mux47~0_combout  = ( \mem_reg|registers[28][16]~q  & ( \mem_reg|registers[24][16]~q  & ( ((!\ins_mem|memory~23_combout  & ((\mem_reg|registers[16][16]~q ))) # (\ins_mem|memory~23_combout  & (\mem_reg|registers[20][16]~q ))) # 
// (\ins_mem|memory~26_combout ) ) ) ) # ( !\mem_reg|registers[28][16]~q  & ( \mem_reg|registers[24][16]~q  & ( (!\ins_mem|memory~23_combout  & (((\ins_mem|memory~26_combout ) # (\mem_reg|registers[16][16]~q )))) # (\ins_mem|memory~23_combout  & 
// (\mem_reg|registers[20][16]~q  & ((!\ins_mem|memory~26_combout )))) ) ) ) # ( \mem_reg|registers[28][16]~q  & ( !\mem_reg|registers[24][16]~q  & ( (!\ins_mem|memory~23_combout  & (((\mem_reg|registers[16][16]~q  & !\ins_mem|memory~26_combout )))) # 
// (\ins_mem|memory~23_combout  & (((\ins_mem|memory~26_combout )) # (\mem_reg|registers[20][16]~q ))) ) ) ) # ( !\mem_reg|registers[28][16]~q  & ( !\mem_reg|registers[24][16]~q  & ( (!\ins_mem|memory~26_combout  & ((!\ins_mem|memory~23_combout  & 
// ((\mem_reg|registers[16][16]~q ))) # (\ins_mem|memory~23_combout  & (\mem_reg|registers[20][16]~q )))) ) ) )

	.dataa(!\ins_mem|memory~23_combout ),
	.datab(!\mem_reg|registers[20][16]~q ),
	.datac(!\mem_reg|registers[16][16]~q ),
	.datad(!\ins_mem|memory~26_combout ),
	.datae(!\mem_reg|registers[28][16]~q ),
	.dataf(!\mem_reg|registers[24][16]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux47~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux47~0 .extended_lut = "off";
defparam \mem_reg|Mux47~0 .lut_mask = 64'h1B001B551BAA1BFF;
defparam \mem_reg|Mux47~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y11_N14
dffeas \mem_reg|registers[23][16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux15~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[23][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[23][16] .is_wysiwyg = "true";
defparam \mem_reg|registers[23][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y10_N11
dffeas \mem_reg|registers[19][16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux15~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[19][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[19][16] .is_wysiwyg = "true";
defparam \mem_reg|registers[19][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y10_N14
dffeas \mem_reg|registers[31][16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux15~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[31][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[31][16] .is_wysiwyg = "true";
defparam \mem_reg|registers[31][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N0
cyclonev_lcell_comb \mem_reg|registers[27][16]~feeder (
// Equation(s):
// \mem_reg|registers[27][16]~feeder_combout  = ( \muxWrite|Mux15~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\muxWrite|Mux15~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|registers[27][16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|registers[27][16]~feeder .extended_lut = "off";
defparam \mem_reg|registers[27][16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mem_reg|registers[27][16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y10_N2
dffeas \mem_reg|registers[27][16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_reg|registers[27][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[27][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[27][16] .is_wysiwyg = "true";
defparam \mem_reg|registers[27][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N36
cyclonev_lcell_comb \mem_reg|Mux47~3 (
// Equation(s):
// \mem_reg|Mux47~3_combout  = ( \mem_reg|registers[27][16]~q  & ( \ins_mem|memory~23_combout  & ( (!\ins_mem|memory~26_combout  & (\mem_reg|registers[23][16]~q )) # (\ins_mem|memory~26_combout  & ((\mem_reg|registers[31][16]~q ))) ) ) ) # ( 
// !\mem_reg|registers[27][16]~q  & ( \ins_mem|memory~23_combout  & ( (!\ins_mem|memory~26_combout  & (\mem_reg|registers[23][16]~q )) # (\ins_mem|memory~26_combout  & ((\mem_reg|registers[31][16]~q ))) ) ) ) # ( \mem_reg|registers[27][16]~q  & ( 
// !\ins_mem|memory~23_combout  & ( (\mem_reg|registers[19][16]~q ) # (\ins_mem|memory~26_combout ) ) ) ) # ( !\mem_reg|registers[27][16]~q  & ( !\ins_mem|memory~23_combout  & ( (!\ins_mem|memory~26_combout  & \mem_reg|registers[19][16]~q ) ) ) )

	.dataa(!\mem_reg|registers[23][16]~q ),
	.datab(!\ins_mem|memory~26_combout ),
	.datac(!\mem_reg|registers[19][16]~q ),
	.datad(!\mem_reg|registers[31][16]~q ),
	.datae(!\mem_reg|registers[27][16]~q ),
	.dataf(!\ins_mem|memory~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux47~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux47~3 .extended_lut = "off";
defparam \mem_reg|Mux47~3 .lut_mask = 64'h0C0C3F3F44774477;
defparam \mem_reg|Mux47~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y10_N48
cyclonev_lcell_comb \mem_reg|Mux47~4 (
// Equation(s):
// \mem_reg|Mux47~4_combout  = ( \ins_mem|memory~17_combout  & ( \mem_reg|Mux47~3_combout  & ( (\ins_mem|memory~20_combout ) # (\mem_reg|Mux47~1_combout ) ) ) ) # ( !\ins_mem|memory~17_combout  & ( \mem_reg|Mux47~3_combout  & ( (!\ins_mem|memory~20_combout  
// & ((\mem_reg|Mux47~0_combout ))) # (\ins_mem|memory~20_combout  & (\mem_reg|Mux47~2_combout )) ) ) ) # ( \ins_mem|memory~17_combout  & ( !\mem_reg|Mux47~3_combout  & ( (\mem_reg|Mux47~1_combout  & !\ins_mem|memory~20_combout ) ) ) ) # ( 
// !\ins_mem|memory~17_combout  & ( !\mem_reg|Mux47~3_combout  & ( (!\ins_mem|memory~20_combout  & ((\mem_reg|Mux47~0_combout ))) # (\ins_mem|memory~20_combout  & (\mem_reg|Mux47~2_combout )) ) ) )

	.dataa(!\mem_reg|Mux47~1_combout ),
	.datab(!\ins_mem|memory~20_combout ),
	.datac(!\mem_reg|Mux47~2_combout ),
	.datad(!\mem_reg|Mux47~0_combout ),
	.datae(!\ins_mem|memory~17_combout ),
	.dataf(!\mem_reg|Mux47~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux47~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux47~4 .extended_lut = "off";
defparam \mem_reg|Mux47~4 .lut_mask = 64'h03CF444403CF7777;
defparam \mem_reg|Mux47~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y10_N57
cyclonev_lcell_comb \muxAluB|out[16]~13 (
// Equation(s):
// \muxAluB|out[16]~13_combout  = ( \mem_reg|Mux47~4_combout  & ( (!\con_unit|alubsrc|out~combout  & (((\ins_mem|memory~7_combout )) # (\mem_reg|Mux47~9_combout ))) # (\con_unit|alubsrc|out~combout  & (((\ins_mem|memory~26_combout )))) ) ) # ( 
// !\mem_reg|Mux47~4_combout  & ( (!\con_unit|alubsrc|out~combout  & (\mem_reg|Mux47~9_combout  & (!\ins_mem|memory~7_combout ))) # (\con_unit|alubsrc|out~combout  & (((\ins_mem|memory~26_combout )))) ) )

	.dataa(!\mem_reg|Mux47~9_combout ),
	.datab(!\ins_mem|memory~7_combout ),
	.datac(!\con_unit|alubsrc|out~combout ),
	.datad(!\ins_mem|memory~26_combout ),
	.datae(gnd),
	.dataf(!\mem_reg|Mux47~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxAluB|out[16]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxAluB|out[16]~13 .extended_lut = "off";
defparam \muxAluB|out[16]~13 .lut_mask = 64'h404F404F707F707F;
defparam \muxAluB|out[16]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y10_N48
cyclonev_lcell_comb \alu|Add0~57 (
// Equation(s):
// \alu|Add0~57_sumout  = SUM(( !\muxAluB|out[15]~14_combout  $ ((((!\con_unit|aluop|Mux|Mux3~0_combout ) # (!\ins_mem|memory~30_combout )) # (\ins_mem|LessThan0~2_combout ))) ) + ( \muxAluA|out[15]~14_combout  ) + ( \alu|Add0~62  ))
// \alu|Add0~58  = CARRY(( !\muxAluB|out[15]~14_combout  $ ((((!\con_unit|aluop|Mux|Mux3~0_combout ) # (!\ins_mem|memory~30_combout )) # (\ins_mem|LessThan0~2_combout ))) ) + ( \muxAluA|out[15]~14_combout  ) + ( \alu|Add0~62  ))

	.dataa(!\ins_mem|LessThan0~2_combout ),
	.datab(!\con_unit|aluop|Mux|Mux3~0_combout ),
	.datac(!\ins_mem|memory~30_combout ),
	.datad(!\muxAluB|out[15]~14_combout ),
	.datae(gnd),
	.dataf(!\muxAluA|out[15]~14_combout ),
	.datag(gnd),
	.cin(\alu|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~57_sumout ),
	.cout(\alu|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~57 .extended_lut = "off";
defparam \alu|Add0~57 .lut_mask = 64'h0000FF00000002FD;
defparam \alu|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y10_N51
cyclonev_lcell_comb \alu|Add0~53 (
// Equation(s):
// \alu|Add0~53_sumout  = SUM(( !\muxAluB|out[16]~13_combout  $ ((((!\con_unit|aluop|Mux|Mux3~0_combout ) # (!\ins_mem|memory~30_combout )) # (\ins_mem|LessThan0~2_combout ))) ) + ( \muxAluA|out[16]~13_combout  ) + ( \alu|Add0~58  ))
// \alu|Add0~54  = CARRY(( !\muxAluB|out[16]~13_combout  $ ((((!\con_unit|aluop|Mux|Mux3~0_combout ) # (!\ins_mem|memory~30_combout )) # (\ins_mem|LessThan0~2_combout ))) ) + ( \muxAluA|out[16]~13_combout  ) + ( \alu|Add0~58  ))

	.dataa(!\ins_mem|LessThan0~2_combout ),
	.datab(!\con_unit|aluop|Mux|Mux3~0_combout ),
	.datac(!\ins_mem|memory~30_combout ),
	.datad(!\muxAluB|out[16]~13_combout ),
	.datae(gnd),
	.dataf(!\muxAluA|out[16]~13_combout ),
	.datag(gnd),
	.cin(\alu|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~53_sumout ),
	.cout(\alu|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~53 .extended_lut = "off";
defparam \alu|Add0~53 .lut_mask = 64'h0000FF00000002FD;
defparam \alu|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y10_N3
cyclonev_lcell_comb \alu|Mux15~0 (
// Equation(s):
// \alu|Mux15~0_combout  = ( \alu|Add0~53_sumout  & ( (!\alu|Mux23~0_combout  & (\alu|Mux23~1_combout  & ((\muxAluB|out[16]~13_combout ) # (\muxAluA|out[16]~13_combout )))) # (\alu|Mux23~0_combout  & (((\muxAluA|out[16]~13_combout  & 
// \muxAluB|out[16]~13_combout )) # (\alu|Mux23~1_combout ))) ) ) # ( !\alu|Add0~53_sumout  & ( (!\alu|Mux23~0_combout  & (\alu|Mux23~1_combout  & ((\muxAluB|out[16]~13_combout ) # (\muxAluA|out[16]~13_combout )))) # (\alu|Mux23~0_combout  & 
// (\muxAluA|out[16]~13_combout  & (!\alu|Mux23~1_combout  & \muxAluB|out[16]~13_combout ))) ) )

	.dataa(!\alu|Mux23~0_combout ),
	.datab(!\muxAluA|out[16]~13_combout ),
	.datac(!\alu|Mux23~1_combout ),
	.datad(!\muxAluB|out[16]~13_combout ),
	.datae(gnd),
	.dataf(!\alu|Add0~53_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Mux15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Mux15~0 .extended_lut = "off";
defparam \alu|Mux15~0 .lut_mask = 64'h021A021A071F071F;
defparam \alu|Mux15~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y10_N0
cyclonev_lcell_comb \p|pc[16]~feeder (
// Equation(s):
// \p|pc[16]~feeder_combout  = \alu|Mux15~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\alu|Mux15~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\p|pc[16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \p|pc[16]~feeder .extended_lut = "off";
defparam \p|pc[16]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \p|pc[16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y10_N1
dffeas \p|pc[16]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\p|pc[16]~feeder_combout ),
	.asdata(\adder|Add0~53_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Branch_U|Mux_32x1_Select|Mux0~14_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p|pc[16]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \p|pc[16]~DUPLICATE .is_wysiwyg = "true";
defparam \p|pc[16]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y16_N33
cyclonev_lcell_comb \adder|Add0~65 (
// Equation(s):
// \adder|Add0~65_sumout  = SUM(( \p|pc[13]~DUPLICATE_q  ) + ( GND ) + ( \adder|Add0~2  ))
// \adder|Add0~66  = CARRY(( \p|pc[13]~DUPLICATE_q  ) + ( GND ) + ( \adder|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\p|pc[13]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\adder|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\adder|Add0~65_sumout ),
	.cout(\adder|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \adder|Add0~65 .extended_lut = "off";
defparam \adder|Add0~65 .lut_mask = 64'h0000FFFF000000FF;
defparam \adder|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y16_N36
cyclonev_lcell_comb \adder|Add0~61 (
// Equation(s):
// \adder|Add0~61_sumout  = SUM(( \p|pc [14] ) + ( GND ) + ( \adder|Add0~66  ))
// \adder|Add0~62  = CARRY(( \p|pc [14] ) + ( GND ) + ( \adder|Add0~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\p|pc [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\adder|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\adder|Add0~61_sumout ),
	.cout(\adder|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \adder|Add0~61 .extended_lut = "off";
defparam \adder|Add0~61 .lut_mask = 64'h0000FFFF00000F0F;
defparam \adder|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y16_N39
cyclonev_lcell_comb \adder|Add0~57 (
// Equation(s):
// \adder|Add0~57_sumout  = SUM(( \p|pc [15] ) + ( GND ) + ( \adder|Add0~62  ))
// \adder|Add0~58  = CARRY(( \p|pc [15] ) + ( GND ) + ( \adder|Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\p|pc [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\adder|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\adder|Add0~57_sumout ),
	.cout(\adder|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \adder|Add0~57 .extended_lut = "off";
defparam \adder|Add0~57 .lut_mask = 64'h0000FFFF00000F0F;
defparam \adder|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y16_N42
cyclonev_lcell_comb \adder|Add0~53 (
// Equation(s):
// \adder|Add0~53_sumout  = SUM(( \p|pc[16]~DUPLICATE_q  ) + ( GND ) + ( \adder|Add0~58  ))
// \adder|Add0~54  = CARRY(( \p|pc[16]~DUPLICATE_q  ) + ( GND ) + ( \adder|Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\p|pc[16]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\adder|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\adder|Add0~53_sumout ),
	.cout(\adder|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \adder|Add0~53 .extended_lut = "off";
defparam \adder|Add0~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \adder|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y12_N12
cyclonev_lcell_comb \muxWrite|Mux0~0 (
// Equation(s):
// \muxWrite|Mux0~0_combout  = ( \ins_mem|instruction[5]~2_combout  & ( \ins_mem|instruction[0]~3_combout  & ( (!\ins_mem|instruction[4]~1_combout  & (\muxWrite|Mux16~0_combout  & \ins_mem|instruction[2]~4_combout )) ) ) ) # ( 
// !\ins_mem|instruction[5]~2_combout  & ( \ins_mem|instruction[0]~3_combout  & ( (!\ins_mem|instruction[4]~1_combout  & (!\muxWrite|Mux16~0_combout  & !\ins_mem|instruction[2]~4_combout )) ) ) )

	.dataa(!\ins_mem|instruction[4]~1_combout ),
	.datab(!\muxWrite|Mux16~0_combout ),
	.datac(!\ins_mem|instruction[2]~4_combout ),
	.datad(gnd),
	.datae(!\ins_mem|instruction[5]~2_combout ),
	.dataf(!\ins_mem|instruction[0]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxWrite|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxWrite|Mux0~0 .extended_lut = "off";
defparam \muxWrite|Mux0~0 .lut_mask = 64'h0000000080800202;
defparam \muxWrite|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y14_N13
dffeas \mem_reg|registers[15][17]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux14~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[15][17]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[15][17]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_reg|registers[15][17]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y14_N8
dffeas \mem_reg|registers[13][17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux14~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[13][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[13][17] .is_wysiwyg = "true";
defparam \mem_reg|registers[13][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y13_N56
dffeas \mem_reg|registers[12][17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux14~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[12][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[12][17] .is_wysiwyg = "true";
defparam \mem_reg|registers[12][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y13_N57
cyclonev_lcell_comb \mem_reg|Mux46~6 (
// Equation(s):
// \mem_reg|Mux46~6_combout  = ( \ins_mem|memory~17_combout  & ( \ins_mem|memory~20_combout  & ( \mem_reg|registers[15][17]~DUPLICATE_q  ) ) ) # ( !\ins_mem|memory~17_combout  & ( \ins_mem|memory~20_combout  & ( \mem_reg|registers[14][17]~q  ) ) ) # ( 
// \ins_mem|memory~17_combout  & ( !\ins_mem|memory~20_combout  & ( \mem_reg|registers[13][17]~q  ) ) ) # ( !\ins_mem|memory~17_combout  & ( !\ins_mem|memory~20_combout  & ( \mem_reg|registers[12][17]~q  ) ) )

	.dataa(!\mem_reg|registers[14][17]~q ),
	.datab(!\mem_reg|registers[15][17]~DUPLICATE_q ),
	.datac(!\mem_reg|registers[13][17]~q ),
	.datad(!\mem_reg|registers[12][17]~q ),
	.datae(!\ins_mem|memory~17_combout ),
	.dataf(!\ins_mem|memory~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux46~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux46~6 .extended_lut = "off";
defparam \mem_reg|Mux46~6 .lut_mask = 64'h00FF0F0F55553333;
defparam \mem_reg|Mux46~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y13_N50
dffeas \mem_reg|registers[11][17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux14~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[11][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[11][17] .is_wysiwyg = "true";
defparam \mem_reg|registers[11][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y15_N19
dffeas \mem_reg|registers[9][17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux14~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[9][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[9][17] .is_wysiwyg = "true";
defparam \mem_reg|registers[9][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y14_N41
dffeas \mem_reg|registers[10][17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux14~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[10][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[10][17] .is_wysiwyg = "true";
defparam \mem_reg|registers[10][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y15_N37
dffeas \mem_reg|registers[8][17]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux14~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[8][17]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[8][17]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_reg|registers[8][17]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y13_N51
cyclonev_lcell_comb \mem_reg|Mux46~5 (
// Equation(s):
// \mem_reg|Mux46~5_combout  = ( \ins_mem|memory~17_combout  & ( \ins_mem|memory~20_combout  & ( \mem_reg|registers[11][17]~q  ) ) ) # ( !\ins_mem|memory~17_combout  & ( \ins_mem|memory~20_combout  & ( \mem_reg|registers[10][17]~q  ) ) ) # ( 
// \ins_mem|memory~17_combout  & ( !\ins_mem|memory~20_combout  & ( \mem_reg|registers[9][17]~q  ) ) ) # ( !\ins_mem|memory~17_combout  & ( !\ins_mem|memory~20_combout  & ( \mem_reg|registers[8][17]~DUPLICATE_q  ) ) )

	.dataa(!\mem_reg|registers[11][17]~q ),
	.datab(!\mem_reg|registers[9][17]~q ),
	.datac(!\mem_reg|registers[10][17]~q ),
	.datad(!\mem_reg|registers[8][17]~DUPLICATE_q ),
	.datae(!\ins_mem|memory~17_combout ),
	.dataf(!\ins_mem|memory~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux46~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux46~5 .extended_lut = "off";
defparam \mem_reg|Mux46~5 .lut_mask = 64'h00FF33330F0F5555;
defparam \mem_reg|Mux46~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y13_N2
dffeas \mem_reg|registers[7][17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux14~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[7][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[7][17] .is_wysiwyg = "true";
defparam \mem_reg|registers[7][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y12_N34
dffeas \mem_reg|registers[4][17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux14~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[4][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[4][17] .is_wysiwyg = "true";
defparam \mem_reg|registers[4][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y15_N14
dffeas \mem_reg|registers[5][17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux14~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[5][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[5][17] .is_wysiwyg = "true";
defparam \mem_reg|registers[5][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y13_N13
dffeas \mem_reg|registers[6][17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux14~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[6][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[6][17] .is_wysiwyg = "true";
defparam \mem_reg|registers[6][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y13_N3
cyclonev_lcell_comb \mem_reg|Mux46~7 (
// Equation(s):
// \mem_reg|Mux46~7_combout  = ( \ins_mem|memory~17_combout  & ( \ins_mem|memory~20_combout  & ( \mem_reg|registers[7][17]~q  ) ) ) # ( !\ins_mem|memory~17_combout  & ( \ins_mem|memory~20_combout  & ( \mem_reg|registers[6][17]~q  ) ) ) # ( 
// \ins_mem|memory~17_combout  & ( !\ins_mem|memory~20_combout  & ( \mem_reg|registers[5][17]~q  ) ) ) # ( !\ins_mem|memory~17_combout  & ( !\ins_mem|memory~20_combout  & ( \mem_reg|registers[4][17]~q  ) ) )

	.dataa(!\mem_reg|registers[7][17]~q ),
	.datab(!\mem_reg|registers[4][17]~q ),
	.datac(!\mem_reg|registers[5][17]~q ),
	.datad(!\mem_reg|registers[6][17]~q ),
	.datae(!\ins_mem|memory~17_combout ),
	.dataf(!\ins_mem|memory~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux46~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux46~7 .extended_lut = "off";
defparam \mem_reg|Mux46~7 .lut_mask = 64'h33330F0F00FF5555;
defparam \mem_reg|Mux46~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y13_N41
dffeas \mem_reg|registers[2][17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux14~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[2][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[2][17] .is_wysiwyg = "true";
defparam \mem_reg|registers[2][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y13_N6
cyclonev_lcell_comb \mem_reg|registers[3][17]~feeder (
// Equation(s):
// \mem_reg|registers[3][17]~feeder_combout  = ( \muxWrite|Mux14~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\muxWrite|Mux14~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|registers[3][17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|registers[3][17]~feeder .extended_lut = "off";
defparam \mem_reg|registers[3][17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mem_reg|registers[3][17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y13_N8
dffeas \mem_reg|registers[3][17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_reg|registers[3][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[3][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[3][17] .is_wysiwyg = "true";
defparam \mem_reg|registers[3][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y12_N28
dffeas \mem_reg|registers[1][17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux14~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[1][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[1][17] .is_wysiwyg = "true";
defparam \mem_reg|registers[1][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y13_N27
cyclonev_lcell_comb \mem_reg|Mux46~8 (
// Equation(s):
// \mem_reg|Mux46~8_combout  = ( \ins_mem|memory~20_combout  & ( \ins_mem|memory~17_combout  & ( \mem_reg|registers[3][17]~q  ) ) ) # ( !\ins_mem|memory~20_combout  & ( \ins_mem|memory~17_combout  & ( \mem_reg|registers[1][17]~q  ) ) ) # ( 
// \ins_mem|memory~20_combout  & ( !\ins_mem|memory~17_combout  & ( \mem_reg|registers[2][17]~q  ) ) )

	.dataa(gnd),
	.datab(!\mem_reg|registers[2][17]~q ),
	.datac(!\mem_reg|registers[3][17]~q ),
	.datad(!\mem_reg|registers[1][17]~q ),
	.datae(!\ins_mem|memory~20_combout ),
	.dataf(!\ins_mem|memory~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux46~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux46~8 .extended_lut = "off";
defparam \mem_reg|Mux46~8 .lut_mask = 64'h0000333300FF0F0F;
defparam \mem_reg|Mux46~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y13_N18
cyclonev_lcell_comb \mem_reg|Mux46~9 (
// Equation(s):
// \mem_reg|Mux46~9_combout  = ( \mem_reg|Mux46~7_combout  & ( \mem_reg|Mux46~8_combout  & ( (!\ins_mem|memory~26_combout ) # ((!\ins_mem|memory~23_combout  & ((\mem_reg|Mux46~5_combout ))) # (\ins_mem|memory~23_combout  & (\mem_reg|Mux46~6_combout ))) ) ) ) 
// # ( !\mem_reg|Mux46~7_combout  & ( \mem_reg|Mux46~8_combout  & ( (!\ins_mem|memory~23_combout  & (((!\ins_mem|memory~26_combout ) # (\mem_reg|Mux46~5_combout )))) # (\ins_mem|memory~23_combout  & (\mem_reg|Mux46~6_combout  & ((\ins_mem|memory~26_combout 
// )))) ) ) ) # ( \mem_reg|Mux46~7_combout  & ( !\mem_reg|Mux46~8_combout  & ( (!\ins_mem|memory~23_combout  & (((\mem_reg|Mux46~5_combout  & \ins_mem|memory~26_combout )))) # (\ins_mem|memory~23_combout  & (((!\ins_mem|memory~26_combout )) # 
// (\mem_reg|Mux46~6_combout ))) ) ) ) # ( !\mem_reg|Mux46~7_combout  & ( !\mem_reg|Mux46~8_combout  & ( (\ins_mem|memory~26_combout  & ((!\ins_mem|memory~23_combout  & ((\mem_reg|Mux46~5_combout ))) # (\ins_mem|memory~23_combout  & (\mem_reg|Mux46~6_combout 
// )))) ) ) )

	.dataa(!\ins_mem|memory~23_combout ),
	.datab(!\mem_reg|Mux46~6_combout ),
	.datac(!\mem_reg|Mux46~5_combout ),
	.datad(!\ins_mem|memory~26_combout ),
	.datae(!\mem_reg|Mux46~7_combout ),
	.dataf(!\mem_reg|Mux46~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux46~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux46~9 .extended_lut = "off";
defparam \mem_reg|Mux46~9 .lut_mask = 64'h001B551BAA1BFF1B;
defparam \mem_reg|Mux46~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y6_N57
cyclonev_lcell_comb \mem_reg|registers[16][17]~feeder (
// Equation(s):
// \mem_reg|registers[16][17]~feeder_combout  = ( \muxWrite|Mux14~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\muxWrite|Mux14~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|registers[16][17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|registers[16][17]~feeder .extended_lut = "off";
defparam \mem_reg|registers[16][17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mem_reg|registers[16][17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y6_N58
dffeas \mem_reg|registers[16][17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_reg|registers[16][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[16][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[16][17] .is_wysiwyg = "true";
defparam \mem_reg|registers[16][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y9_N9
cyclonev_lcell_comb \mem_reg|registers[24][17]~feeder (
// Equation(s):
// \mem_reg|registers[24][17]~feeder_combout  = \muxWrite|Mux14~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\muxWrite|Mux14~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|registers[24][17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|registers[24][17]~feeder .extended_lut = "off";
defparam \mem_reg|registers[24][17]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \mem_reg|registers[24][17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y9_N10
dffeas \mem_reg|registers[24][17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_reg|registers[24][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[24][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[24][17] .is_wysiwyg = "true";
defparam \mem_reg|registers[24][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y8_N25
dffeas \mem_reg|registers[28][17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux14~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[28][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[28][17] .is_wysiwyg = "true";
defparam \mem_reg|registers[28][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y6_N13
dffeas \mem_reg|registers[20][17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux14~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[20][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[20][17] .is_wysiwyg = "true";
defparam \mem_reg|registers[20][17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y8_N24
cyclonev_lcell_comb \mem_reg|Mux46~0 (
// Equation(s):
// \mem_reg|Mux46~0_combout  = ( \mem_reg|registers[28][17]~q  & ( \mem_reg|registers[20][17]~q  & ( ((!\ins_mem|memory~26_combout  & (\mem_reg|registers[16][17]~q )) # (\ins_mem|memory~26_combout  & ((\mem_reg|registers[24][17]~q )))) # 
// (\ins_mem|memory~23_combout ) ) ) ) # ( !\mem_reg|registers[28][17]~q  & ( \mem_reg|registers[20][17]~q  & ( (!\ins_mem|memory~23_combout  & ((!\ins_mem|memory~26_combout  & (\mem_reg|registers[16][17]~q )) # (\ins_mem|memory~26_combout  & 
// ((\mem_reg|registers[24][17]~q ))))) # (\ins_mem|memory~23_combout  & (((!\ins_mem|memory~26_combout )))) ) ) ) # ( \mem_reg|registers[28][17]~q  & ( !\mem_reg|registers[20][17]~q  & ( (!\ins_mem|memory~23_combout  & ((!\ins_mem|memory~26_combout  & 
// (\mem_reg|registers[16][17]~q )) # (\ins_mem|memory~26_combout  & ((\mem_reg|registers[24][17]~q ))))) # (\ins_mem|memory~23_combout  & (((\ins_mem|memory~26_combout )))) ) ) ) # ( !\mem_reg|registers[28][17]~q  & ( !\mem_reg|registers[20][17]~q  & ( 
// (!\ins_mem|memory~23_combout  & ((!\ins_mem|memory~26_combout  & (\mem_reg|registers[16][17]~q )) # (\ins_mem|memory~26_combout  & ((\mem_reg|registers[24][17]~q ))))) ) ) )

	.dataa(!\ins_mem|memory~23_combout ),
	.datab(!\mem_reg|registers[16][17]~q ),
	.datac(!\mem_reg|registers[24][17]~q ),
	.datad(!\ins_mem|memory~26_combout ),
	.datae(!\mem_reg|registers[28][17]~q ),
	.dataf(!\mem_reg|registers[20][17]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux46~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux46~0 .extended_lut = "off";
defparam \mem_reg|Mux46~0 .lut_mask = 64'h220A225F770A775F;
defparam \mem_reg|Mux46~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y7_N52
dffeas \mem_reg|registers[26][17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux14~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[26][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[26][17] .is_wysiwyg = "true";
defparam \mem_reg|registers[26][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y6_N8
dffeas \mem_reg|registers[18][17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux14~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[18][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[18][17] .is_wysiwyg = "true";
defparam \mem_reg|registers[18][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y8_N13
dffeas \mem_reg|registers[30][17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux14~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[30][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[30][17] .is_wysiwyg = "true";
defparam \mem_reg|registers[30][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y12_N49
dffeas \mem_reg|registers[22][17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux14~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[22][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[22][17] .is_wysiwyg = "true";
defparam \mem_reg|registers[22][17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y8_N12
cyclonev_lcell_comb \mem_reg|Mux46~2 (
// Equation(s):
// \mem_reg|Mux46~2_combout  = ( \mem_reg|registers[30][17]~q  & ( \mem_reg|registers[22][17]~q  & ( ((!\ins_mem|memory~26_combout  & ((\mem_reg|registers[18][17]~q ))) # (\ins_mem|memory~26_combout  & (\mem_reg|registers[26][17]~q ))) # 
// (\ins_mem|memory~23_combout ) ) ) ) # ( !\mem_reg|registers[30][17]~q  & ( \mem_reg|registers[22][17]~q  & ( (!\ins_mem|memory~26_combout  & (((\mem_reg|registers[18][17]~q ) # (\ins_mem|memory~23_combout )))) # (\ins_mem|memory~26_combout  & 
// (\mem_reg|registers[26][17]~q  & (!\ins_mem|memory~23_combout ))) ) ) ) # ( \mem_reg|registers[30][17]~q  & ( !\mem_reg|registers[22][17]~q  & ( (!\ins_mem|memory~26_combout  & (((!\ins_mem|memory~23_combout  & \mem_reg|registers[18][17]~q )))) # 
// (\ins_mem|memory~26_combout  & (((\ins_mem|memory~23_combout )) # (\mem_reg|registers[26][17]~q ))) ) ) ) # ( !\mem_reg|registers[30][17]~q  & ( !\mem_reg|registers[22][17]~q  & ( (!\ins_mem|memory~23_combout  & ((!\ins_mem|memory~26_combout  & 
// ((\mem_reg|registers[18][17]~q ))) # (\ins_mem|memory~26_combout  & (\mem_reg|registers[26][17]~q )))) ) ) )

	.dataa(!\mem_reg|registers[26][17]~q ),
	.datab(!\ins_mem|memory~26_combout ),
	.datac(!\ins_mem|memory~23_combout ),
	.datad(!\mem_reg|registers[18][17]~q ),
	.datae(!\mem_reg|registers[30][17]~q ),
	.dataf(!\mem_reg|registers[22][17]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux46~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux46~2 .extended_lut = "off";
defparam \mem_reg|Mux46~2 .lut_mask = 64'h10D013D31CDC1FDF;
defparam \mem_reg|Mux46~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y9_N7
dffeas \mem_reg|registers[23][17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux14~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[23][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[23][17] .is_wysiwyg = "true";
defparam \mem_reg|registers[23][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y9_N50
dffeas \mem_reg|registers[31][17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\muxWrite|Mux14~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[31][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[31][17] .is_wysiwyg = "true";
defparam \mem_reg|registers[31][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y6_N22
dffeas \mem_reg|registers[19][17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux14~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[19][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[19][17] .is_wysiwyg = "true";
defparam \mem_reg|registers[19][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y8_N55
dffeas \mem_reg|registers[27][17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux14~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[27][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[27][17] .is_wysiwyg = "true";
defparam \mem_reg|registers[27][17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y8_N54
cyclonev_lcell_comb \mem_reg|Mux46~3 (
// Equation(s):
// \mem_reg|Mux46~3_combout  = ( \mem_reg|registers[27][17]~q  & ( \ins_mem|memory~26_combout  & ( (!\ins_mem|memory~23_combout ) # (\mem_reg|registers[31][17]~q ) ) ) ) # ( !\mem_reg|registers[27][17]~q  & ( \ins_mem|memory~26_combout  & ( 
// (\mem_reg|registers[31][17]~q  & \ins_mem|memory~23_combout ) ) ) ) # ( \mem_reg|registers[27][17]~q  & ( !\ins_mem|memory~26_combout  & ( (!\ins_mem|memory~23_combout  & ((\mem_reg|registers[19][17]~q ))) # (\ins_mem|memory~23_combout  & 
// (\mem_reg|registers[23][17]~q )) ) ) ) # ( !\mem_reg|registers[27][17]~q  & ( !\ins_mem|memory~26_combout  & ( (!\ins_mem|memory~23_combout  & ((\mem_reg|registers[19][17]~q ))) # (\ins_mem|memory~23_combout  & (\mem_reg|registers[23][17]~q )) ) ) )

	.dataa(!\mem_reg|registers[23][17]~q ),
	.datab(!\mem_reg|registers[31][17]~q ),
	.datac(!\ins_mem|memory~23_combout ),
	.datad(!\mem_reg|registers[19][17]~q ),
	.datae(!\mem_reg|registers[27][17]~q ),
	.dataf(!\ins_mem|memory~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux46~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux46~3 .extended_lut = "off";
defparam \mem_reg|Mux46~3 .lut_mask = 64'h05F505F50303F3F3;
defparam \mem_reg|Mux46~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y7_N31
dffeas \mem_reg|registers[25][17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux14~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[25][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[25][17] .is_wysiwyg = "true";
defparam \mem_reg|registers[25][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y9_N57
cyclonev_lcell_comb \mem_reg|registers[21][17]~feeder (
// Equation(s):
// \mem_reg|registers[21][17]~feeder_combout  = ( \muxWrite|Mux14~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\muxWrite|Mux14~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|registers[21][17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|registers[21][17]~feeder .extended_lut = "off";
defparam \mem_reg|registers[21][17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mem_reg|registers[21][17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y9_N59
dffeas \mem_reg|registers[21][17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_reg|registers[21][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[21][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[21][17] .is_wysiwyg = "true";
defparam \mem_reg|registers[21][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y6_N12
cyclonev_lcell_comb \mem_reg|registers[17][17]~feeder (
// Equation(s):
// \mem_reg|registers[17][17]~feeder_combout  = ( \muxWrite|Mux14~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\muxWrite|Mux14~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|registers[17][17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|registers[17][17]~feeder .extended_lut = "off";
defparam \mem_reg|registers[17][17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mem_reg|registers[17][17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y6_N13
dffeas \mem_reg|registers[17][17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_reg|registers[17][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[17][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[17][17] .is_wysiwyg = "true";
defparam \mem_reg|registers[17][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y9_N26
dffeas \mem_reg|registers[29][17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux14~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[29][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[29][17] .is_wysiwyg = "true";
defparam \mem_reg|registers[29][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y9_N24
cyclonev_lcell_comb \mem_reg|Mux46~1 (
// Equation(s):
// \mem_reg|Mux46~1_combout  = ( \mem_reg|registers[29][17]~q  & ( \ins_mem|memory~23_combout  & ( (\mem_reg|registers[21][17]~q ) # (\ins_mem|memory~26_combout ) ) ) ) # ( !\mem_reg|registers[29][17]~q  & ( \ins_mem|memory~23_combout  & ( 
// (!\ins_mem|memory~26_combout  & \mem_reg|registers[21][17]~q ) ) ) ) # ( \mem_reg|registers[29][17]~q  & ( !\ins_mem|memory~23_combout  & ( (!\ins_mem|memory~26_combout  & ((\mem_reg|registers[17][17]~q ))) # (\ins_mem|memory~26_combout  & 
// (\mem_reg|registers[25][17]~q )) ) ) ) # ( !\mem_reg|registers[29][17]~q  & ( !\ins_mem|memory~23_combout  & ( (!\ins_mem|memory~26_combout  & ((\mem_reg|registers[17][17]~q ))) # (\ins_mem|memory~26_combout  & (\mem_reg|registers[25][17]~q )) ) ) )

	.dataa(!\ins_mem|memory~26_combout ),
	.datab(!\mem_reg|registers[25][17]~q ),
	.datac(!\mem_reg|registers[21][17]~q ),
	.datad(!\mem_reg|registers[17][17]~q ),
	.datae(!\mem_reg|registers[29][17]~q ),
	.dataf(!\ins_mem|memory~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux46~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux46~1 .extended_lut = "off";
defparam \mem_reg|Mux46~1 .lut_mask = 64'h11BB11BB0A0A5F5F;
defparam \mem_reg|Mux46~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y8_N18
cyclonev_lcell_comb \mem_reg|Mux46~4 (
// Equation(s):
// \mem_reg|Mux46~4_combout  = ( \mem_reg|Mux46~3_combout  & ( \mem_reg|Mux46~1_combout  & ( ((!\ins_mem|memory~20_combout  & (\mem_reg|Mux46~0_combout )) # (\ins_mem|memory~20_combout  & ((\mem_reg|Mux46~2_combout )))) # (\ins_mem|memory~17_combout ) ) ) ) 
// # ( !\mem_reg|Mux46~3_combout  & ( \mem_reg|Mux46~1_combout  & ( (!\ins_mem|memory~20_combout  & (((\mem_reg|Mux46~0_combout )) # (\ins_mem|memory~17_combout ))) # (\ins_mem|memory~20_combout  & (!\ins_mem|memory~17_combout  & ((\mem_reg|Mux46~2_combout 
// )))) ) ) ) # ( \mem_reg|Mux46~3_combout  & ( !\mem_reg|Mux46~1_combout  & ( (!\ins_mem|memory~20_combout  & (!\ins_mem|memory~17_combout  & (\mem_reg|Mux46~0_combout ))) # (\ins_mem|memory~20_combout  & (((\mem_reg|Mux46~2_combout )) # 
// (\ins_mem|memory~17_combout ))) ) ) ) # ( !\mem_reg|Mux46~3_combout  & ( !\mem_reg|Mux46~1_combout  & ( (!\ins_mem|memory~17_combout  & ((!\ins_mem|memory~20_combout  & (\mem_reg|Mux46~0_combout )) # (\ins_mem|memory~20_combout  & 
// ((\mem_reg|Mux46~2_combout ))))) ) ) )

	.dataa(!\ins_mem|memory~20_combout ),
	.datab(!\ins_mem|memory~17_combout ),
	.datac(!\mem_reg|Mux46~0_combout ),
	.datad(!\mem_reg|Mux46~2_combout ),
	.datae(!\mem_reg|Mux46~3_combout ),
	.dataf(!\mem_reg|Mux46~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux46~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux46~4 .extended_lut = "off";
defparam \mem_reg|Mux46~4 .lut_mask = 64'h084C195D2A6E3B7F;
defparam \mem_reg|Mux46~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y13_N12
cyclonev_lcell_comb \mem_reg|Mux46~10 (
// Equation(s):
// \mem_reg|Mux46~10_combout  = ( \mem_reg|Mux46~4_combout  & ( (\mem_reg|Mux46~9_combout ) # (\ins_mem|memory~7_combout ) ) ) # ( !\mem_reg|Mux46~4_combout  & ( (!\ins_mem|memory~7_combout  & \mem_reg|Mux46~9_combout ) ) )

	.dataa(gnd),
	.datab(!\ins_mem|memory~7_combout ),
	.datac(!\mem_reg|Mux46~9_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_reg|Mux46~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux46~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux46~10 .extended_lut = "off";
defparam \mem_reg|Mux46~10 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \mem_reg|Mux46~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y11_N20
dffeas \mem_reg|registers[11][19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux12~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[11][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[11][19] .is_wysiwyg = "true";
defparam \mem_reg|registers[11][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y10_N10
dffeas \mem_reg|registers[8][19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux12~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[8][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[8][19] .is_wysiwyg = "true";
defparam \mem_reg|registers[8][19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y12_N30
cyclonev_lcell_comb \mem_reg|registers[9][19]~feeder (
// Equation(s):
// \mem_reg|registers[9][19]~feeder_combout  = ( \muxWrite|Mux12~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\muxWrite|Mux12~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|registers[9][19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|registers[9][19]~feeder .extended_lut = "off";
defparam \mem_reg|registers[9][19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mem_reg|registers[9][19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y12_N31
dffeas \mem_reg|registers[9][19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_reg|registers[9][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[9][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[9][19] .is_wysiwyg = "true";
defparam \mem_reg|registers[9][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y11_N48
cyclonev_lcell_comb \mem_reg|registers[10][19]~feeder (
// Equation(s):
// \mem_reg|registers[10][19]~feeder_combout  = ( \muxWrite|Mux12~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\muxWrite|Mux12~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|registers[10][19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|registers[10][19]~feeder .extended_lut = "off";
defparam \mem_reg|registers[10][19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mem_reg|registers[10][19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y11_N50
dffeas \mem_reg|registers[10][19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_reg|registers[10][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[10][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[10][19] .is_wysiwyg = "true";
defparam \mem_reg|registers[10][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y11_N39
cyclonev_lcell_comb \mem_reg|Mux44~5 (
// Equation(s):
// \mem_reg|Mux44~5_combout  = ( \ins_mem|memory~17_combout  & ( \ins_mem|memory~20_combout  & ( \mem_reg|registers[11][19]~q  ) ) ) # ( !\ins_mem|memory~17_combout  & ( \ins_mem|memory~20_combout  & ( \mem_reg|registers[10][19]~q  ) ) ) # ( 
// \ins_mem|memory~17_combout  & ( !\ins_mem|memory~20_combout  & ( \mem_reg|registers[9][19]~q  ) ) ) # ( !\ins_mem|memory~17_combout  & ( !\ins_mem|memory~20_combout  & ( \mem_reg|registers[8][19]~q  ) ) )

	.dataa(!\mem_reg|registers[11][19]~q ),
	.datab(!\mem_reg|registers[8][19]~q ),
	.datac(!\mem_reg|registers[9][19]~q ),
	.datad(!\mem_reg|registers[10][19]~q ),
	.datae(!\ins_mem|memory~17_combout ),
	.dataf(!\ins_mem|memory~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux44~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux44~5 .extended_lut = "off";
defparam \mem_reg|Mux44~5 .lut_mask = 64'h33330F0F00FF5555;
defparam \mem_reg|Mux44~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y11_N0
cyclonev_lcell_comb \mem_reg|registers[12][19]~feeder (
// Equation(s):
// \mem_reg|registers[12][19]~feeder_combout  = ( \muxWrite|Mux12~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\muxWrite|Mux12~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|registers[12][19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|registers[12][19]~feeder .extended_lut = "off";
defparam \mem_reg|registers[12][19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mem_reg|registers[12][19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y11_N2
dffeas \mem_reg|registers[12][19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_reg|registers[12][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[12][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[12][19] .is_wysiwyg = "true";
defparam \mem_reg|registers[12][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y12_N56
dffeas \mem_reg|registers[14][19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux12~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[14][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[14][19] .is_wysiwyg = "true";
defparam \mem_reg|registers[14][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y8_N55
dffeas \mem_reg|registers[13][19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux12~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[13][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[13][19] .is_wysiwyg = "true";
defparam \mem_reg|registers[13][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y8_N25
dffeas \mem_reg|registers[15][19]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux12~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[15][19]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[15][19]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_reg|registers[15][19]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y11_N9
cyclonev_lcell_comb \mem_reg|Mux44~6 (
// Equation(s):
// \mem_reg|Mux44~6_combout  = ( \ins_mem|memory~17_combout  & ( \ins_mem|memory~20_combout  & ( \mem_reg|registers[15][19]~DUPLICATE_q  ) ) ) # ( !\ins_mem|memory~17_combout  & ( \ins_mem|memory~20_combout  & ( \mem_reg|registers[14][19]~q  ) ) ) # ( 
// \ins_mem|memory~17_combout  & ( !\ins_mem|memory~20_combout  & ( \mem_reg|registers[13][19]~q  ) ) ) # ( !\ins_mem|memory~17_combout  & ( !\ins_mem|memory~20_combout  & ( \mem_reg|registers[12][19]~q  ) ) )

	.dataa(!\mem_reg|registers[12][19]~q ),
	.datab(!\mem_reg|registers[14][19]~q ),
	.datac(!\mem_reg|registers[13][19]~q ),
	.datad(!\mem_reg|registers[15][19]~DUPLICATE_q ),
	.datae(!\ins_mem|memory~17_combout ),
	.dataf(!\ins_mem|memory~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux44~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux44~6 .extended_lut = "off";
defparam \mem_reg|Mux44~6 .lut_mask = 64'h55550F0F333300FF;
defparam \mem_reg|Mux44~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y11_N2
dffeas \mem_reg|registers[7][19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux12~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[7][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[7][19] .is_wysiwyg = "true";
defparam \mem_reg|registers[7][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y11_N38
dffeas \mem_reg|registers[6][19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux12~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[6][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[6][19] .is_wysiwyg = "true";
defparam \mem_reg|registers[6][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y11_N27
cyclonev_lcell_comb \mem_reg|registers[5][19]~feeder (
// Equation(s):
// \mem_reg|registers[5][19]~feeder_combout  = ( \muxWrite|Mux12~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\muxWrite|Mux12~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|registers[5][19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|registers[5][19]~feeder .extended_lut = "off";
defparam \mem_reg|registers[5][19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mem_reg|registers[5][19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y11_N28
dffeas \mem_reg|registers[5][19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_reg|registers[5][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[5][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[5][19] .is_wysiwyg = "true";
defparam \mem_reg|registers[5][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y10_N19
dffeas \mem_reg|registers[4][19]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux12~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[4][19]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[4][19]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_reg|registers[4][19]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y11_N42
cyclonev_lcell_comb \mem_reg|Mux44~7 (
// Equation(s):
// \mem_reg|Mux44~7_combout  = ( \ins_mem|memory~17_combout  & ( \ins_mem|memory~20_combout  & ( \mem_reg|registers[7][19]~q  ) ) ) # ( !\ins_mem|memory~17_combout  & ( \ins_mem|memory~20_combout  & ( \mem_reg|registers[6][19]~q  ) ) ) # ( 
// \ins_mem|memory~17_combout  & ( !\ins_mem|memory~20_combout  & ( \mem_reg|registers[5][19]~q  ) ) ) # ( !\ins_mem|memory~17_combout  & ( !\ins_mem|memory~20_combout  & ( \mem_reg|registers[4][19]~DUPLICATE_q  ) ) )

	.dataa(!\mem_reg|registers[7][19]~q ),
	.datab(!\mem_reg|registers[6][19]~q ),
	.datac(!\mem_reg|registers[5][19]~q ),
	.datad(!\mem_reg|registers[4][19]~DUPLICATE_q ),
	.datae(!\ins_mem|memory~17_combout ),
	.dataf(!\ins_mem|memory~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux44~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux44~7 .extended_lut = "off";
defparam \mem_reg|Mux44~7 .lut_mask = 64'h00FF0F0F33335555;
defparam \mem_reg|Mux44~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y11_N40
dffeas \mem_reg|registers[1][19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux12~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[1][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[1][19] .is_wysiwyg = "true";
defparam \mem_reg|registers[1][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y11_N48
cyclonev_lcell_comb \mem_reg|registers[3][19]~feeder (
// Equation(s):
// \mem_reg|registers[3][19]~feeder_combout  = ( \muxWrite|Mux12~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\muxWrite|Mux12~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|registers[3][19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|registers[3][19]~feeder .extended_lut = "off";
defparam \mem_reg|registers[3][19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mem_reg|registers[3][19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y11_N49
dffeas \mem_reg|registers[3][19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_reg|registers[3][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[3][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[3][19] .is_wysiwyg = "true";
defparam \mem_reg|registers[3][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y11_N57
cyclonev_lcell_comb \mem_reg|registers[2][19]~feeder (
// Equation(s):
// \mem_reg|registers[2][19]~feeder_combout  = ( \muxWrite|Mux12~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\muxWrite|Mux12~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|registers[2][19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|registers[2][19]~feeder .extended_lut = "off";
defparam \mem_reg|registers[2][19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mem_reg|registers[2][19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y11_N58
dffeas \mem_reg|registers[2][19]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_reg|registers[2][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[2][19]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[2][19]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_reg|registers[2][19]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y11_N18
cyclonev_lcell_comb \mem_reg|Mux44~8 (
// Equation(s):
// \mem_reg|Mux44~8_combout  = ( \ins_mem|memory~20_combout  & ( \ins_mem|memory~17_combout  & ( \mem_reg|registers[3][19]~q  ) ) ) # ( !\ins_mem|memory~20_combout  & ( \ins_mem|memory~17_combout  & ( \mem_reg|registers[1][19]~q  ) ) ) # ( 
// \ins_mem|memory~20_combout  & ( !\ins_mem|memory~17_combout  & ( \mem_reg|registers[2][19]~DUPLICATE_q  ) ) )

	.dataa(!\mem_reg|registers[1][19]~q ),
	.datab(!\mem_reg|registers[3][19]~q ),
	.datac(!\mem_reg|registers[2][19]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\ins_mem|memory~20_combout ),
	.dataf(!\ins_mem|memory~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux44~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux44~8 .extended_lut = "off";
defparam \mem_reg|Mux44~8 .lut_mask = 64'h00000F0F55553333;
defparam \mem_reg|Mux44~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y11_N33
cyclonev_lcell_comb \mem_reg|Mux44~9 (
// Equation(s):
// \mem_reg|Mux44~9_combout  = ( \mem_reg|Mux44~7_combout  & ( \mem_reg|Mux44~8_combout  & ( (!\ins_mem|memory~26_combout ) # ((!\ins_mem|memory~23_combout  & (\mem_reg|Mux44~5_combout )) # (\ins_mem|memory~23_combout  & ((\mem_reg|Mux44~6_combout )))) ) ) ) 
// # ( !\mem_reg|Mux44~7_combout  & ( \mem_reg|Mux44~8_combout  & ( (!\ins_mem|memory~26_combout  & (((!\ins_mem|memory~23_combout )))) # (\ins_mem|memory~26_combout  & ((!\ins_mem|memory~23_combout  & (\mem_reg|Mux44~5_combout )) # 
// (\ins_mem|memory~23_combout  & ((\mem_reg|Mux44~6_combout ))))) ) ) ) # ( \mem_reg|Mux44~7_combout  & ( !\mem_reg|Mux44~8_combout  & ( (!\ins_mem|memory~26_combout  & (((\ins_mem|memory~23_combout )))) # (\ins_mem|memory~26_combout  & 
// ((!\ins_mem|memory~23_combout  & (\mem_reg|Mux44~5_combout )) # (\ins_mem|memory~23_combout  & ((\mem_reg|Mux44~6_combout ))))) ) ) ) # ( !\mem_reg|Mux44~7_combout  & ( !\mem_reg|Mux44~8_combout  & ( (\ins_mem|memory~26_combout  & 
// ((!\ins_mem|memory~23_combout  & (\mem_reg|Mux44~5_combout )) # (\ins_mem|memory~23_combout  & ((\mem_reg|Mux44~6_combout ))))) ) ) )

	.dataa(!\ins_mem|memory~26_combout ),
	.datab(!\mem_reg|Mux44~5_combout ),
	.datac(!\mem_reg|Mux44~6_combout ),
	.datad(!\ins_mem|memory~23_combout ),
	.datae(!\mem_reg|Mux44~7_combout ),
	.dataf(!\mem_reg|Mux44~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux44~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux44~9 .extended_lut = "off";
defparam \mem_reg|Mux44~9 .lut_mask = 64'h110511AFBB05BBAF;
defparam \mem_reg|Mux44~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y11_N15
cyclonev_lcell_comb \mem_reg|Mux44~10 (
// Equation(s):
// \mem_reg|Mux44~10_combout  = ( \mem_reg|Mux44~4_combout  & ( (\mem_reg|Mux44~9_combout ) # (\ins_mem|memory~7_combout ) ) ) # ( !\mem_reg|Mux44~4_combout  & ( (!\ins_mem|memory~7_combout  & \mem_reg|Mux44~9_combout ) ) )

	.dataa(gnd),
	.datab(!\ins_mem|memory~7_combout ),
	.datac(!\mem_reg|Mux44~9_combout ),
	.datad(gnd),
	.datae(!\mem_reg|Mux44~4_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux44~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux44~10 .extended_lut = "off";
defparam \mem_reg|Mux44~10 .lut_mask = 64'h0C0C3F3F0C0C3F3F;
defparam \mem_reg|Mux44~10 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y12_N0
cyclonev_ram_block \DataMem|ram_2|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\DataMem|wren[1]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\mem_reg|Mux44~10_combout ,\mem_reg|Mux45~10_combout ,\mem_reg|Mux46~10_combout ,\mem_reg|Mux47~10_combout }),
	.portaaddr({\alu|Mux21~0_combout ,\alu|Mux22~0_combout ,\alu|Mux23~2_combout ,\alu|Mux24~0_combout ,\alu|Mux25~0_combout ,\alu|Mux26~0_combout ,\alu|Mux27~0_combout ,\alu|Mux28~0_combout ,\alu|Mux29~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(20'b00000000000000000000),
	.portbaddr(9'b000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\DataMem|ram_2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \DataMem|ram_2|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \DataMem|ram_2|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \DataMem|ram_2|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "DataMemory_2:DataMem|ram:ram_2|altsyncram:altsyncram_component|altsyncram_jil1:auto_generated|ALTSYNCRAM";
defparam \DataMem|ram_2|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \DataMem|ram_2|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \DataMem|ram_2|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 9;
defparam \DataMem|ram_2|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \DataMem|ram_2|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \DataMem|ram_2|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \DataMem|ram_2|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 20;
defparam \DataMem|ram_2|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \DataMem|ram_2|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \DataMem|ram_2|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 511;
defparam \DataMem|ram_2|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 512;
defparam \DataMem|ram_2|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \DataMem|ram_2|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \DataMem|ram_2|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 9;
defparam \DataMem|ram_2|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 20;
defparam \DataMem|ram_2|altsyncram_component|auto_generated|ram_block1a0 .power_up_uninitialized = "true";
defparam \DataMem|ram_2|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X42_Y14_N0
cyclonev_lcell_comb \muxWrite|Mux13~0 (
// Equation(s):
// \muxWrite|Mux13~0_combout  = ( \DataMem|ram_0|altsyncram_component|auto_generated|q_a [7] & ( \muxWrite|Mux16~1_combout  & ( (!\con_unit|rudata|out[0]~0_combout  & (((\DataMem|ram_1|altsyncram_component|auto_generated|q_a [7])))) # 
// (\con_unit|rudata|out[0]~0_combout  & (((!\ins_mem|instruction[13]~0_combout )) # (\DataMem|ram_2|altsyncram_component|auto_generated|q_a [2]))) ) ) ) # ( !\DataMem|ram_0|altsyncram_component|auto_generated|q_a [7] & ( \muxWrite|Mux16~1_combout  & ( 
// (!\con_unit|rudata|out[0]~0_combout  & (((\DataMem|ram_1|altsyncram_component|auto_generated|q_a [7])))) # (\con_unit|rudata|out[0]~0_combout  & (\DataMem|ram_2|altsyncram_component|auto_generated|q_a [2] & (\ins_mem|instruction[13]~0_combout ))) ) ) )

	.dataa(!\DataMem|ram_2|altsyncram_component|auto_generated|q_a [2]),
	.datab(!\con_unit|rudata|out[0]~0_combout ),
	.datac(!\ins_mem|instruction[13]~0_combout ),
	.datad(!\DataMem|ram_1|altsyncram_component|auto_generated|q_a [7]),
	.datae(!\DataMem|ram_0|altsyncram_component|auto_generated|q_a [7]),
	.dataf(!\muxWrite|Mux16~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxWrite|Mux13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxWrite|Mux13~0 .extended_lut = "off";
defparam \muxWrite|Mux13~0 .lut_mask = 64'h0000000001CD31FD;
defparam \muxWrite|Mux13~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y15_N30
cyclonev_lcell_comb \ins_mem|memory~11 (
// Equation(s):
// \ins_mem|memory~11_combout  = ( \p|pc[3]~DUPLICATE_q  & ( !\p|pc [7] & ( (!\p|pc [2] & (\p|pc [6] & (!\p|pc[4]~DUPLICATE_q  $ (!\p|pc[5]~DUPLICATE_q )))) # (\p|pc [2] & ((!\p|pc[5]~DUPLICATE_q ) # (!\p|pc [6] $ (\p|pc[4]~DUPLICATE_q )))) ) ) ) # ( 
// !\p|pc[3]~DUPLICATE_q  & ( !\p|pc [7] & ( (!\p|pc [6] & ((!\p|pc [2]) # (!\p|pc[4]~DUPLICATE_q  $ (!\p|pc[5]~DUPLICATE_q )))) # (\p|pc [6] & (!\p|pc[4]~DUPLICATE_q  & ((\p|pc[5]~DUPLICATE_q ) # (\p|pc [2])))) ) ) )

	.dataa(!\p|pc [6]),
	.datab(!\p|pc [2]),
	.datac(!\p|pc[4]~DUPLICATE_q ),
	.datad(!\p|pc[5]~DUPLICATE_q ),
	.datae(!\p|pc[3]~DUPLICATE_q ),
	.dataf(!\p|pc [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ins_mem|memory~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ins_mem|memory~11 .extended_lut = "off";
defparam \ins_mem|memory~11 .lut_mask = 64'h9AF8376100000000;
defparam \ins_mem|memory~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y13_N36
cyclonev_lcell_comb \display_pc|Mux6~0 (
// Equation(s):
// \display_pc|Mux6~0_combout  = ( \ins_mem|memory~1_combout  & ( \ins_mem|memory~11_combout  & ( (!\p|pc[12]~DUPLICATE_q  & (\ins_mem|LessThan0~1_combout  & \ins_mem|LessThan0~0_combout )) ) ) )

	.dataa(!\p|pc[12]~DUPLICATE_q ),
	.datab(!\ins_mem|LessThan0~1_combout ),
	.datac(gnd),
	.datad(!\ins_mem|LessThan0~0_combout ),
	.datae(!\ins_mem|memory~1_combout ),
	.dataf(!\ins_mem|memory~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux6~0 .extended_lut = "off";
defparam \display_pc|Mux6~0 .lut_mask = 64'h0000000000000022;
defparam \display_pc|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y12_N7
dffeas \mem_reg|registers[15][18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux13~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[15][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[15][18] .is_wysiwyg = "true";
defparam \mem_reg|registers[15][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y12_N37
dffeas \mem_reg|registers[13][18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux13~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[13][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[13][18] .is_wysiwyg = "true";
defparam \mem_reg|registers[13][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y12_N26
dffeas \mem_reg|registers[14][18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux13~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[14][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[14][18] .is_wysiwyg = "true";
defparam \mem_reg|registers[14][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y11_N1
dffeas \mem_reg|registers[12][18]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux13~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[12][18]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[12][18]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_reg|registers[12][18]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y12_N42
cyclonev_lcell_comb \mem_reg|Mux45~6 (
// Equation(s):
// \mem_reg|Mux45~6_combout  = ( \ins_mem|memory~20_combout  & ( \ins_mem|memory~17_combout  & ( \mem_reg|registers[15][18]~q  ) ) ) # ( !\ins_mem|memory~20_combout  & ( \ins_mem|memory~17_combout  & ( \mem_reg|registers[13][18]~q  ) ) ) # ( 
// \ins_mem|memory~20_combout  & ( !\ins_mem|memory~17_combout  & ( \mem_reg|registers[14][18]~q  ) ) ) # ( !\ins_mem|memory~20_combout  & ( !\ins_mem|memory~17_combout  & ( \mem_reg|registers[12][18]~DUPLICATE_q  ) ) )

	.dataa(!\mem_reg|registers[15][18]~q ),
	.datab(!\mem_reg|registers[13][18]~q ),
	.datac(!\mem_reg|registers[14][18]~q ),
	.datad(!\mem_reg|registers[12][18]~DUPLICATE_q ),
	.datae(!\ins_mem|memory~20_combout ),
	.dataf(!\ins_mem|memory~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux45~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux45~6 .extended_lut = "off";
defparam \mem_reg|Mux45~6 .lut_mask = 64'h00FF0F0F33335555;
defparam \mem_reg|Mux45~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y13_N52
dffeas \mem_reg|registers[2][18]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux13~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[2][18]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[2][18]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_reg|registers[2][18]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y13_N38
dffeas \mem_reg|registers[1][18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux13~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[1][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[1][18] .is_wysiwyg = "true";
defparam \mem_reg|registers[1][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y13_N11
dffeas \mem_reg|registers[3][18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux13~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[3][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[3][18] .is_wysiwyg = "true";
defparam \mem_reg|registers[3][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y12_N30
cyclonev_lcell_comb \mem_reg|Mux45~8 (
// Equation(s):
// \mem_reg|Mux45~8_combout  = ( \ins_mem|memory~20_combout  & ( \ins_mem|memory~17_combout  & ( \mem_reg|registers[3][18]~q  ) ) ) # ( !\ins_mem|memory~20_combout  & ( \ins_mem|memory~17_combout  & ( \mem_reg|registers[1][18]~q  ) ) ) # ( 
// \ins_mem|memory~20_combout  & ( !\ins_mem|memory~17_combout  & ( \mem_reg|registers[2][18]~DUPLICATE_q  ) ) )

	.dataa(!\mem_reg|registers[2][18]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\mem_reg|registers[1][18]~q ),
	.datad(!\mem_reg|registers[3][18]~q ),
	.datae(!\ins_mem|memory~20_combout ),
	.dataf(!\ins_mem|memory~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux45~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux45~8 .extended_lut = "off";
defparam \mem_reg|Mux45~8 .lut_mask = 64'h000055550F0F00FF;
defparam \mem_reg|Mux45~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y11_N3
cyclonev_lcell_comb \mem_reg|registers[9][18]~feeder (
// Equation(s):
// \mem_reg|registers[9][18]~feeder_combout  = ( \muxWrite|Mux13~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\muxWrite|Mux13~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|registers[9][18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|registers[9][18]~feeder .extended_lut = "off";
defparam \mem_reg|registers[9][18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mem_reg|registers[9][18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y11_N4
dffeas \mem_reg|registers[9][18]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_reg|registers[9][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[9][18]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[9][18]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_reg|registers[9][18]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y11_N35
dffeas \mem_reg|registers[10][18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux13~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[10][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[10][18] .is_wysiwyg = "true";
defparam \mem_reg|registers[10][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y12_N20
dffeas \mem_reg|registers[11][18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux13~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[11][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[11][18] .is_wysiwyg = "true";
defparam \mem_reg|registers[11][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y10_N18
cyclonev_lcell_comb \mem_reg|registers[8][18]~feeder (
// Equation(s):
// \mem_reg|registers[8][18]~feeder_combout  = ( \muxWrite|Mux13~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\muxWrite|Mux13~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|registers[8][18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|registers[8][18]~feeder .extended_lut = "off";
defparam \mem_reg|registers[8][18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mem_reg|registers[8][18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y10_N20
dffeas \mem_reg|registers[8][18]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_reg|registers[8][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[8][18]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[8][18]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_reg|registers[8][18]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y12_N6
cyclonev_lcell_comb \mem_reg|Mux45~5 (
// Equation(s):
// \mem_reg|Mux45~5_combout  = ( \ins_mem|memory~17_combout  & ( \ins_mem|memory~20_combout  & ( \mem_reg|registers[11][18]~q  ) ) ) # ( !\ins_mem|memory~17_combout  & ( \ins_mem|memory~20_combout  & ( \mem_reg|registers[10][18]~q  ) ) ) # ( 
// \ins_mem|memory~17_combout  & ( !\ins_mem|memory~20_combout  & ( \mem_reg|registers[9][18]~DUPLICATE_q  ) ) ) # ( !\ins_mem|memory~17_combout  & ( !\ins_mem|memory~20_combout  & ( \mem_reg|registers[8][18]~DUPLICATE_q  ) ) )

	.dataa(!\mem_reg|registers[9][18]~DUPLICATE_q ),
	.datab(!\mem_reg|registers[10][18]~q ),
	.datac(!\mem_reg|registers[11][18]~q ),
	.datad(!\mem_reg|registers[8][18]~DUPLICATE_q ),
	.datae(!\ins_mem|memory~17_combout ),
	.dataf(!\ins_mem|memory~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux45~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux45~5 .extended_lut = "off";
defparam \mem_reg|Mux45~5 .lut_mask = 64'h00FF555533330F0F;
defparam \mem_reg|Mux45~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y14_N39
cyclonev_lcell_comb \mem_reg|registers[4][18]~feeder (
// Equation(s):
// \mem_reg|registers[4][18]~feeder_combout  = ( \muxWrite|Mux13~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\muxWrite|Mux13~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|registers[4][18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|registers[4][18]~feeder .extended_lut = "off";
defparam \mem_reg|registers[4][18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mem_reg|registers[4][18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y14_N41
dffeas \mem_reg|registers[4][18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_reg|registers[4][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[4][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[4][18] .is_wysiwyg = "true";
defparam \mem_reg|registers[4][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y12_N32
dffeas \mem_reg|registers[7][18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux13~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[7][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[7][18] .is_wysiwyg = "true";
defparam \mem_reg|registers[7][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y12_N17
dffeas \mem_reg|registers[6][18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux13~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[6][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[6][18] .is_wysiwyg = "true";
defparam \mem_reg|registers[6][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y14_N35
dffeas \mem_reg|registers[5][18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux13~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[5][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[5][18] .is_wysiwyg = "true";
defparam \mem_reg|registers[5][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y12_N39
cyclonev_lcell_comb \mem_reg|Mux45~7 (
// Equation(s):
// \mem_reg|Mux45~7_combout  = ( \ins_mem|memory~17_combout  & ( \ins_mem|memory~20_combout  & ( \mem_reg|registers[7][18]~q  ) ) ) # ( !\ins_mem|memory~17_combout  & ( \ins_mem|memory~20_combout  & ( \mem_reg|registers[6][18]~q  ) ) ) # ( 
// \ins_mem|memory~17_combout  & ( !\ins_mem|memory~20_combout  & ( \mem_reg|registers[5][18]~q  ) ) ) # ( !\ins_mem|memory~17_combout  & ( !\ins_mem|memory~20_combout  & ( \mem_reg|registers[4][18]~q  ) ) )

	.dataa(!\mem_reg|registers[4][18]~q ),
	.datab(!\mem_reg|registers[7][18]~q ),
	.datac(!\mem_reg|registers[6][18]~q ),
	.datad(!\mem_reg|registers[5][18]~q ),
	.datae(!\ins_mem|memory~17_combout ),
	.dataf(!\ins_mem|memory~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux45~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux45~7 .extended_lut = "off";
defparam \mem_reg|Mux45~7 .lut_mask = 64'h555500FF0F0F3333;
defparam \mem_reg|Mux45~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y12_N3
cyclonev_lcell_comb \mem_reg|Mux45~9 (
// Equation(s):
// \mem_reg|Mux45~9_combout  = ( \mem_reg|Mux45~5_combout  & ( \mem_reg|Mux45~7_combout  & ( (!\ins_mem|memory~23_combout  & (((\ins_mem|memory~26_combout ) # (\mem_reg|Mux45~8_combout )))) # (\ins_mem|memory~23_combout  & (((!\ins_mem|memory~26_combout )) # 
// (\mem_reg|Mux45~6_combout ))) ) ) ) # ( !\mem_reg|Mux45~5_combout  & ( \mem_reg|Mux45~7_combout  & ( (!\ins_mem|memory~23_combout  & (((\mem_reg|Mux45~8_combout  & !\ins_mem|memory~26_combout )))) # (\ins_mem|memory~23_combout  & 
// (((!\ins_mem|memory~26_combout )) # (\mem_reg|Mux45~6_combout ))) ) ) ) # ( \mem_reg|Mux45~5_combout  & ( !\mem_reg|Mux45~7_combout  & ( (!\ins_mem|memory~23_combout  & (((\ins_mem|memory~26_combout ) # (\mem_reg|Mux45~8_combout )))) # 
// (\ins_mem|memory~23_combout  & (\mem_reg|Mux45~6_combout  & ((\ins_mem|memory~26_combout )))) ) ) ) # ( !\mem_reg|Mux45~5_combout  & ( !\mem_reg|Mux45~7_combout  & ( (!\ins_mem|memory~23_combout  & (((\mem_reg|Mux45~8_combout  & 
// !\ins_mem|memory~26_combout )))) # (\ins_mem|memory~23_combout  & (\mem_reg|Mux45~6_combout  & ((\ins_mem|memory~26_combout )))) ) ) )

	.dataa(!\ins_mem|memory~23_combout ),
	.datab(!\mem_reg|Mux45~6_combout ),
	.datac(!\mem_reg|Mux45~8_combout ),
	.datad(!\ins_mem|memory~26_combout ),
	.datae(!\mem_reg|Mux45~5_combout ),
	.dataf(!\mem_reg|Mux45~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux45~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux45~9 .extended_lut = "off";
defparam \mem_reg|Mux45~9 .lut_mask = 64'h0A110ABB5F115FBB;
defparam \mem_reg|Mux45~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y7_N30
cyclonev_lcell_comb \muxAluB|out[18]~11 (
// Equation(s):
// \muxAluB|out[18]~11_combout  = ( \ins_mem|memory~7_combout  & ( \mem_reg|Mux45~9_combout  & ( (!\con_unit|alubsrc|out~combout  & (\mem_reg|Mux45~4_combout )) # (\con_unit|alubsrc|out~combout  & ((\display_pc|Mux6~0_combout ))) ) ) ) # ( 
// !\ins_mem|memory~7_combout  & ( \mem_reg|Mux45~9_combout  & ( (!\con_unit|alubsrc|out~combout ) # (\display_pc|Mux6~0_combout ) ) ) ) # ( \ins_mem|memory~7_combout  & ( !\mem_reg|Mux45~9_combout  & ( (!\con_unit|alubsrc|out~combout  & 
// (\mem_reg|Mux45~4_combout )) # (\con_unit|alubsrc|out~combout  & ((\display_pc|Mux6~0_combout ))) ) ) ) # ( !\ins_mem|memory~7_combout  & ( !\mem_reg|Mux45~9_combout  & ( (\con_unit|alubsrc|out~combout  & \display_pc|Mux6~0_combout ) ) ) )

	.dataa(!\con_unit|alubsrc|out~combout ),
	.datab(gnd),
	.datac(!\mem_reg|Mux45~4_combout ),
	.datad(!\display_pc|Mux6~0_combout ),
	.datae(!\ins_mem|memory~7_combout ),
	.dataf(!\mem_reg|Mux45~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxAluB|out[18]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxAluB|out[18]~11 .extended_lut = "off";
defparam \muxAluB|out[18]~11 .lut_mask = 64'h00550A5FAAFF0A5F;
defparam \muxAluB|out[18]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y10_N42
cyclonev_lcell_comb \alu|Mux13~0 (
// Equation(s):
// \alu|Mux13~0_combout  = ( \muxAluA|out[18]~11_combout  & ( (!\alu|Mux23~0_combout  & ((\alu|Mux23~1_combout ))) # (\alu|Mux23~0_combout  & (\muxAluB|out[18]~11_combout  & !\alu|Mux23~1_combout )) ) ) # ( !\muxAluA|out[18]~11_combout  & ( 
// (\muxAluB|out[18]~11_combout  & (!\alu|Mux23~0_combout  & \alu|Mux23~1_combout )) ) )

	.dataa(gnd),
	.datab(!\muxAluB|out[18]~11_combout ),
	.datac(!\alu|Mux23~0_combout ),
	.datad(!\alu|Mux23~1_combout ),
	.datae(gnd),
	.dataf(!\muxAluA|out[18]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Mux13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Mux13~0 .extended_lut = "off";
defparam \alu|Mux13~0 .lut_mask = 64'h0030003003F003F0;
defparam \alu|Mux13~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y10_N24
cyclonev_lcell_comb \muxWrite|Mux13~1 (
// Equation(s):
// \muxWrite|Mux13~1_combout  = ( !\muxWrite|Mux0~0_combout  & ( ((!\muxWrite|Mux16~1_combout  & (((\alu|Mux14~0_combout  & \alu|Add0~45_sumout )) # (\alu|Mux13~0_combout )))) # (\muxWrite|Mux13~0_combout ) ) ) # ( \muxWrite|Mux0~0_combout  & ( 
// (((\adder|Add0~45_sumout  & (!\muxWrite|Mux16~1_combout )))) # (\muxWrite|Mux13~0_combout ) ) )

	.dataa(!\muxWrite|Mux13~0_combout ),
	.datab(!\alu|Mux13~0_combout ),
	.datac(!\adder|Add0~45_sumout ),
	.datad(!\muxWrite|Mux16~1_combout ),
	.datae(!\muxWrite|Mux0~0_combout ),
	.dataf(!\alu|Add0~45_sumout ),
	.datag(!\alu|Mux14~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxWrite|Mux13~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxWrite|Mux13~1 .extended_lut = "on";
defparam \muxWrite|Mux13~1 .lut_mask = 64'h77555F557F555F55;
defparam \muxWrite|Mux13~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y10_N49
dffeas \mem_reg|registers[31][18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux13~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[31][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[31][18] .is_wysiwyg = "true";
defparam \mem_reg|registers[31][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y8_N34
dffeas \mem_reg|registers[19][18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux13~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[19][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[19][18] .is_wysiwyg = "true";
defparam \mem_reg|registers[19][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y6_N37
dffeas \mem_reg|registers[23][18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux13~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[23][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[23][18] .is_wysiwyg = "true";
defparam \mem_reg|registers[23][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y6_N25
dffeas \mem_reg|registers[27][18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux13~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[27][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[27][18] .is_wysiwyg = "true";
defparam \mem_reg|registers[27][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y6_N24
cyclonev_lcell_comb \mem_reg|Mux45~3 (
// Equation(s):
// \mem_reg|Mux45~3_combout  = ( \mem_reg|registers[27][18]~q  & ( \ins_mem|memory~23_combout  & ( (!\ins_mem|memory~26_combout  & ((\mem_reg|registers[23][18]~q ))) # (\ins_mem|memory~26_combout  & (\mem_reg|registers[31][18]~q )) ) ) ) # ( 
// !\mem_reg|registers[27][18]~q  & ( \ins_mem|memory~23_combout  & ( (!\ins_mem|memory~26_combout  & ((\mem_reg|registers[23][18]~q ))) # (\ins_mem|memory~26_combout  & (\mem_reg|registers[31][18]~q )) ) ) ) # ( \mem_reg|registers[27][18]~q  & ( 
// !\ins_mem|memory~23_combout  & ( (\ins_mem|memory~26_combout ) # (\mem_reg|registers[19][18]~q ) ) ) ) # ( !\mem_reg|registers[27][18]~q  & ( !\ins_mem|memory~23_combout  & ( (\mem_reg|registers[19][18]~q  & !\ins_mem|memory~26_combout ) ) ) )

	.dataa(!\mem_reg|registers[31][18]~q ),
	.datab(!\mem_reg|registers[19][18]~q ),
	.datac(!\mem_reg|registers[23][18]~q ),
	.datad(!\ins_mem|memory~26_combout ),
	.datae(!\mem_reg|registers[27][18]~q ),
	.dataf(!\ins_mem|memory~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux45~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux45~3 .extended_lut = "off";
defparam \mem_reg|Mux45~3 .lut_mask = 64'h330033FF0F550F55;
defparam \mem_reg|Mux45~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y8_N6
cyclonev_lcell_comb \mem_reg|registers[18][18]~feeder (
// Equation(s):
// \mem_reg|registers[18][18]~feeder_combout  = ( \muxWrite|Mux13~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\muxWrite|Mux13~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|registers[18][18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|registers[18][18]~feeder .extended_lut = "off";
defparam \mem_reg|registers[18][18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mem_reg|registers[18][18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y8_N7
dffeas \mem_reg|registers[18][18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_reg|registers[18][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[18][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[18][18] .is_wysiwyg = "true";
defparam \mem_reg|registers[18][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y5_N55
dffeas \mem_reg|registers[26][18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux13~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[26][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[26][18] .is_wysiwyg = "true";
defparam \mem_reg|registers[26][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y10_N24
cyclonev_lcell_comb \mem_reg|registers[22][18]~feeder (
// Equation(s):
// \mem_reg|registers[22][18]~feeder_combout  = ( \muxWrite|Mux13~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\muxWrite|Mux13~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|registers[22][18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|registers[22][18]~feeder .extended_lut = "off";
defparam \mem_reg|registers[22][18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mem_reg|registers[22][18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y10_N25
dffeas \mem_reg|registers[22][18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_reg|registers[22][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[22][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[22][18] .is_wysiwyg = "true";
defparam \mem_reg|registers[22][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y6_N49
dffeas \mem_reg|registers[30][18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux13~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[30][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[30][18] .is_wysiwyg = "true";
defparam \mem_reg|registers[30][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y6_N48
cyclonev_lcell_comb \mem_reg|Mux45~2 (
// Equation(s):
// \mem_reg|Mux45~2_combout  = ( \mem_reg|registers[30][18]~q  & ( \ins_mem|memory~23_combout  & ( (\mem_reg|registers[22][18]~q ) # (\ins_mem|memory~26_combout ) ) ) ) # ( !\mem_reg|registers[30][18]~q  & ( \ins_mem|memory~23_combout  & ( 
// (!\ins_mem|memory~26_combout  & \mem_reg|registers[22][18]~q ) ) ) ) # ( \mem_reg|registers[30][18]~q  & ( !\ins_mem|memory~23_combout  & ( (!\ins_mem|memory~26_combout  & (\mem_reg|registers[18][18]~q )) # (\ins_mem|memory~26_combout  & 
// ((\mem_reg|registers[26][18]~q ))) ) ) ) # ( !\mem_reg|registers[30][18]~q  & ( !\ins_mem|memory~23_combout  & ( (!\ins_mem|memory~26_combout  & (\mem_reg|registers[18][18]~q )) # (\ins_mem|memory~26_combout  & ((\mem_reg|registers[26][18]~q ))) ) ) )

	.dataa(!\mem_reg|registers[18][18]~q ),
	.datab(!\ins_mem|memory~26_combout ),
	.datac(!\mem_reg|registers[26][18]~q ),
	.datad(!\mem_reg|registers[22][18]~q ),
	.datae(!\mem_reg|registers[30][18]~q ),
	.dataf(!\ins_mem|memory~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux45~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux45~2 .extended_lut = "off";
defparam \mem_reg|Mux45~2 .lut_mask = 64'h4747474700CC33FF;
defparam \mem_reg|Mux45~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y6_N49
dffeas \mem_reg|registers[25][18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux13~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[25][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[25][18] .is_wysiwyg = "true";
defparam \mem_reg|registers[25][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y6_N37
dffeas \mem_reg|registers[21][18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux13~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[21][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[21][18] .is_wysiwyg = "true";
defparam \mem_reg|registers[21][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y10_N9
cyclonev_lcell_comb \mem_reg|registers[17][18]~feeder (
// Equation(s):
// \mem_reg|registers[17][18]~feeder_combout  = ( \muxWrite|Mux13~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\muxWrite|Mux13~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|registers[17][18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|registers[17][18]~feeder .extended_lut = "off";
defparam \mem_reg|registers[17][18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mem_reg|registers[17][18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y10_N10
dffeas \mem_reg|registers[17][18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_reg|registers[17][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[17][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[17][18] .is_wysiwyg = "true";
defparam \mem_reg|registers[17][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y6_N1
dffeas \mem_reg|registers[29][18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux13~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[29][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[29][18] .is_wysiwyg = "true";
defparam \mem_reg|registers[29][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y6_N0
cyclonev_lcell_comb \mem_reg|Mux45~1 (
// Equation(s):
// \mem_reg|Mux45~1_combout  = ( \mem_reg|registers[29][18]~q  & ( \ins_mem|memory~23_combout  & ( (\mem_reg|registers[21][18]~q ) # (\ins_mem|memory~26_combout ) ) ) ) # ( !\mem_reg|registers[29][18]~q  & ( \ins_mem|memory~23_combout  & ( 
// (!\ins_mem|memory~26_combout  & \mem_reg|registers[21][18]~q ) ) ) ) # ( \mem_reg|registers[29][18]~q  & ( !\ins_mem|memory~23_combout  & ( (!\ins_mem|memory~26_combout  & ((\mem_reg|registers[17][18]~q ))) # (\ins_mem|memory~26_combout  & 
// (\mem_reg|registers[25][18]~q )) ) ) ) # ( !\mem_reg|registers[29][18]~q  & ( !\ins_mem|memory~23_combout  & ( (!\ins_mem|memory~26_combout  & ((\mem_reg|registers[17][18]~q ))) # (\ins_mem|memory~26_combout  & (\mem_reg|registers[25][18]~q )) ) ) )

	.dataa(!\ins_mem|memory~26_combout ),
	.datab(!\mem_reg|registers[25][18]~q ),
	.datac(!\mem_reg|registers[21][18]~q ),
	.datad(!\mem_reg|registers[17][18]~q ),
	.datae(!\mem_reg|registers[29][18]~q ),
	.dataf(!\ins_mem|memory~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux45~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux45~1 .extended_lut = "off";
defparam \mem_reg|Mux45~1 .lut_mask = 64'h11BB11BB0A0A5F5F;
defparam \mem_reg|Mux45~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y5_N50
dffeas \mem_reg|registers[24][18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux13~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[24][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[24][18] .is_wysiwyg = "true";
defparam \mem_reg|registers[24][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y5_N59
dffeas \mem_reg|registers[20][18]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux13~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[20][18]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[20][18]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_reg|registers[20][18]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y12_N22
dffeas \mem_reg|registers[16][18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux13~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[16][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[16][18] .is_wysiwyg = "true";
defparam \mem_reg|registers[16][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y5_N32
dffeas \mem_reg|registers[28][18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux13~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[28][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[28][18] .is_wysiwyg = "true";
defparam \mem_reg|registers[28][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y5_N30
cyclonev_lcell_comb \mem_reg|Mux45~0 (
// Equation(s):
// \mem_reg|Mux45~0_combout  = ( \mem_reg|registers[28][18]~q  & ( \ins_mem|memory~23_combout  & ( (\ins_mem|memory~26_combout ) # (\mem_reg|registers[20][18]~DUPLICATE_q ) ) ) ) # ( !\mem_reg|registers[28][18]~q  & ( \ins_mem|memory~23_combout  & ( 
// (\mem_reg|registers[20][18]~DUPLICATE_q  & !\ins_mem|memory~26_combout ) ) ) ) # ( \mem_reg|registers[28][18]~q  & ( !\ins_mem|memory~23_combout  & ( (!\ins_mem|memory~26_combout  & ((\mem_reg|registers[16][18]~q ))) # (\ins_mem|memory~26_combout  & 
// (\mem_reg|registers[24][18]~q )) ) ) ) # ( !\mem_reg|registers[28][18]~q  & ( !\ins_mem|memory~23_combout  & ( (!\ins_mem|memory~26_combout  & ((\mem_reg|registers[16][18]~q ))) # (\ins_mem|memory~26_combout  & (\mem_reg|registers[24][18]~q )) ) ) )

	.dataa(!\mem_reg|registers[24][18]~q ),
	.datab(!\mem_reg|registers[20][18]~DUPLICATE_q ),
	.datac(!\mem_reg|registers[16][18]~q ),
	.datad(!\ins_mem|memory~26_combout ),
	.datae(!\mem_reg|registers[28][18]~q ),
	.dataf(!\ins_mem|memory~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux45~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux45~0 .extended_lut = "off";
defparam \mem_reg|Mux45~0 .lut_mask = 64'h0F550F55330033FF;
defparam \mem_reg|Mux45~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y6_N18
cyclonev_lcell_comb \mem_reg|Mux45~4 (
// Equation(s):
// \mem_reg|Mux45~4_combout  = ( \mem_reg|Mux45~1_combout  & ( \mem_reg|Mux45~0_combout  & ( (!\ins_mem|memory~20_combout ) # ((!\ins_mem|memory~17_combout  & ((\mem_reg|Mux45~2_combout ))) # (\ins_mem|memory~17_combout  & (\mem_reg|Mux45~3_combout ))) ) ) ) 
// # ( !\mem_reg|Mux45~1_combout  & ( \mem_reg|Mux45~0_combout  & ( (!\ins_mem|memory~20_combout  & (((!\ins_mem|memory~17_combout )))) # (\ins_mem|memory~20_combout  & ((!\ins_mem|memory~17_combout  & ((\mem_reg|Mux45~2_combout ))) # 
// (\ins_mem|memory~17_combout  & (\mem_reg|Mux45~3_combout )))) ) ) ) # ( \mem_reg|Mux45~1_combout  & ( !\mem_reg|Mux45~0_combout  & ( (!\ins_mem|memory~20_combout  & (((\ins_mem|memory~17_combout )))) # (\ins_mem|memory~20_combout  & 
// ((!\ins_mem|memory~17_combout  & ((\mem_reg|Mux45~2_combout ))) # (\ins_mem|memory~17_combout  & (\mem_reg|Mux45~3_combout )))) ) ) ) # ( !\mem_reg|Mux45~1_combout  & ( !\mem_reg|Mux45~0_combout  & ( (\ins_mem|memory~20_combout  & 
// ((!\ins_mem|memory~17_combout  & ((\mem_reg|Mux45~2_combout ))) # (\ins_mem|memory~17_combout  & (\mem_reg|Mux45~3_combout )))) ) ) )

	.dataa(!\mem_reg|Mux45~3_combout ),
	.datab(!\ins_mem|memory~20_combout ),
	.datac(!\mem_reg|Mux45~2_combout ),
	.datad(!\ins_mem|memory~17_combout ),
	.datae(!\mem_reg|Mux45~1_combout ),
	.dataf(!\mem_reg|Mux45~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux45~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux45~4 .extended_lut = "off";
defparam \mem_reg|Mux45~4 .lut_mask = 64'h031103DDCF11CFDD;
defparam \mem_reg|Mux45~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y13_N45
cyclonev_lcell_comb \mem_reg|Mux45~10 (
// Equation(s):
// \mem_reg|Mux45~10_combout  = ( \mem_reg|Mux45~9_combout  & ( \ins_mem|memory~7_combout  & ( \mem_reg|Mux45~4_combout  ) ) ) # ( !\mem_reg|Mux45~9_combout  & ( \ins_mem|memory~7_combout  & ( \mem_reg|Mux45~4_combout  ) ) ) # ( \mem_reg|Mux45~9_combout  & ( 
// !\ins_mem|memory~7_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mem_reg|Mux45~4_combout ),
	.datad(gnd),
	.datae(!\mem_reg|Mux45~9_combout ),
	.dataf(!\ins_mem|memory~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux45~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux45~10 .extended_lut = "off";
defparam \mem_reg|Mux45~10 .lut_mask = 64'h0000FFFF0F0F0F0F;
defparam \mem_reg|Mux45~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y14_N57
cyclonev_lcell_comb \muxWrite|Mux15~0 (
// Equation(s):
// \muxWrite|Mux15~0_combout  = ( \ins_mem|instruction[13]~0_combout  & ( \con_unit|rudata|out[0]~0_combout  & ( \DataMem|ram_2|altsyncram_component|auto_generated|q_a [0] ) ) ) # ( !\ins_mem|instruction[13]~0_combout  & ( \con_unit|rudata|out[0]~0_combout  
// & ( \DataMem|ram_0|altsyncram_component|auto_generated|q_a [7] ) ) ) # ( \ins_mem|instruction[13]~0_combout  & ( !\con_unit|rudata|out[0]~0_combout  & ( \DataMem|ram_1|altsyncram_component|auto_generated|q_a [7] ) ) ) # ( 
// !\ins_mem|instruction[13]~0_combout  & ( !\con_unit|rudata|out[0]~0_combout  & ( \DataMem|ram_1|altsyncram_component|auto_generated|q_a [7] ) ) )

	.dataa(!\DataMem|ram_0|altsyncram_component|auto_generated|q_a [7]),
	.datab(!\DataMem|ram_2|altsyncram_component|auto_generated|q_a [0]),
	.datac(!\DataMem|ram_1|altsyncram_component|auto_generated|q_a [7]),
	.datad(gnd),
	.datae(!\ins_mem|instruction[13]~0_combout ),
	.dataf(!\con_unit|rudata|out[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxWrite|Mux15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxWrite|Mux15~0 .extended_lut = "off";
defparam \muxWrite|Mux15~0 .lut_mask = 64'h0F0F0F0F55553333;
defparam \muxWrite|Mux15~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y10_N51
cyclonev_lcell_comb \muxWrite|Mux15~1 (
// Equation(s):
// \muxWrite|Mux15~1_combout  = ( \muxWrite|Mux16~1_combout  & ( \alu|Mux15~0_combout  & ( \muxWrite|Mux15~0_combout  ) ) ) # ( !\muxWrite|Mux16~1_combout  & ( \alu|Mux15~0_combout  & ( (!\muxWrite|Mux0~0_combout ) # (\adder|Add0~53_sumout ) ) ) ) # ( 
// \muxWrite|Mux16~1_combout  & ( !\alu|Mux15~0_combout  & ( \muxWrite|Mux15~0_combout  ) ) ) # ( !\muxWrite|Mux16~1_combout  & ( !\alu|Mux15~0_combout  & ( (\adder|Add0~53_sumout  & \muxWrite|Mux0~0_combout ) ) ) )

	.dataa(!\adder|Add0~53_sumout ),
	.datab(gnd),
	.datac(!\muxWrite|Mux0~0_combout ),
	.datad(!\muxWrite|Mux15~0_combout ),
	.datae(!\muxWrite|Mux16~1_combout ),
	.dataf(!\alu|Mux15~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxWrite|Mux15~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxWrite|Mux15~1 .extended_lut = "off";
defparam \muxWrite|Mux15~1 .lut_mask = 64'h050500FFF5F500FF;
defparam \muxWrite|Mux15~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y10_N53
dffeas \mem_reg|registers[12][16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux15~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[12][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[12][16] .is_wysiwyg = "true";
defparam \mem_reg|registers[12][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y10_N9
cyclonev_lcell_comb \mem_reg|Mux47~6 (
// Equation(s):
// \mem_reg|Mux47~6_combout  = ( \ins_mem|memory~20_combout  & ( \mem_reg|registers[13][16]~q  & ( (!\ins_mem|memory~17_combout  & (\mem_reg|registers[14][16]~q )) # (\ins_mem|memory~17_combout  & ((\mem_reg|registers[15][16]~q ))) ) ) ) # ( 
// !\ins_mem|memory~20_combout  & ( \mem_reg|registers[13][16]~q  & ( (\ins_mem|memory~17_combout ) # (\mem_reg|registers[12][16]~q ) ) ) ) # ( \ins_mem|memory~20_combout  & ( !\mem_reg|registers[13][16]~q  & ( (!\ins_mem|memory~17_combout  & 
// (\mem_reg|registers[14][16]~q )) # (\ins_mem|memory~17_combout  & ((\mem_reg|registers[15][16]~q ))) ) ) ) # ( !\ins_mem|memory~20_combout  & ( !\mem_reg|registers[13][16]~q  & ( (\mem_reg|registers[12][16]~q  & !\ins_mem|memory~17_combout ) ) ) )

	.dataa(!\mem_reg|registers[12][16]~q ),
	.datab(!\mem_reg|registers[14][16]~q ),
	.datac(!\mem_reg|registers[15][16]~q ),
	.datad(!\ins_mem|memory~17_combout ),
	.datae(!\ins_mem|memory~20_combout ),
	.dataf(!\mem_reg|registers[13][16]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux47~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux47~6 .extended_lut = "off";
defparam \mem_reg|Mux47~6 .lut_mask = 64'h5500330F55FF330F;
defparam \mem_reg|Mux47~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y12_N16
dffeas \mem_reg|registers[8][16]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux15~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[8][16]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[8][16]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_reg|registers[8][16]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y12_N31
dffeas \mem_reg|registers[11][16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux15~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[11][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[11][16] .is_wysiwyg = "true";
defparam \mem_reg|registers[11][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N15
cyclonev_lcell_comb \mem_reg|Mux47~5 (
// Equation(s):
// \mem_reg|Mux47~5_combout  = ( \ins_mem|memory~20_combout  & ( \ins_mem|memory~17_combout  & ( \mem_reg|registers[11][16]~q  ) ) ) # ( !\ins_mem|memory~20_combout  & ( \ins_mem|memory~17_combout  & ( \mem_reg|registers[9][16]~q  ) ) ) # ( 
// \ins_mem|memory~20_combout  & ( !\ins_mem|memory~17_combout  & ( \mem_reg|registers[10][16]~q  ) ) ) # ( !\ins_mem|memory~20_combout  & ( !\ins_mem|memory~17_combout  & ( \mem_reg|registers[8][16]~DUPLICATE_q  ) ) )

	.dataa(!\mem_reg|registers[8][16]~DUPLICATE_q ),
	.datab(!\mem_reg|registers[9][16]~q ),
	.datac(!\mem_reg|registers[10][16]~q ),
	.datad(!\mem_reg|registers[11][16]~q ),
	.datae(!\ins_mem|memory~20_combout ),
	.dataf(!\ins_mem|memory~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux47~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux47~5 .extended_lut = "off";
defparam \mem_reg|Mux47~5 .lut_mask = 64'h55550F0F333300FF;
defparam \mem_reg|Mux47~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y12_N21
cyclonev_lcell_comb \mem_reg|Mux47~7 (
// Equation(s):
// \mem_reg|Mux47~7_combout  = ( \ins_mem|memory~17_combout  & ( \ins_mem|memory~20_combout  & ( \mem_reg|registers[7][16]~q  ) ) ) # ( !\ins_mem|memory~17_combout  & ( \ins_mem|memory~20_combout  & ( \mem_reg|registers[6][16]~q  ) ) ) # ( 
// \ins_mem|memory~17_combout  & ( !\ins_mem|memory~20_combout  & ( \mem_reg|registers[5][16]~q  ) ) ) # ( !\ins_mem|memory~17_combout  & ( !\ins_mem|memory~20_combout  & ( \mem_reg|registers[4][16]~q  ) ) )

	.dataa(!\mem_reg|registers[7][16]~q ),
	.datab(!\mem_reg|registers[5][16]~q ),
	.datac(!\mem_reg|registers[4][16]~q ),
	.datad(!\mem_reg|registers[6][16]~q ),
	.datae(!\ins_mem|memory~17_combout ),
	.dataf(!\ins_mem|memory~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux47~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux47~7 .extended_lut = "off";
defparam \mem_reg|Mux47~7 .lut_mask = 64'h0F0F333300FF5555;
defparam \mem_reg|Mux47~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y13_N22
dffeas \mem_reg|registers[1][16]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_reg|registers[1][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[1][16]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[1][16]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_reg|registers[1][16]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y8_N18
cyclonev_lcell_comb \mem_reg|Mux47~8 (
// Equation(s):
// \mem_reg|Mux47~8_combout  = ( \mem_reg|registers[1][16]~DUPLICATE_q  & ( (!\ins_mem|memory~20_combout  & (((\ins_mem|memory~17_combout )))) # (\ins_mem|memory~20_combout  & ((!\ins_mem|memory~17_combout  & ((\mem_reg|registers[2][16]~q ))) # 
// (\ins_mem|memory~17_combout  & (\mem_reg|registers[3][16]~q )))) ) ) # ( !\mem_reg|registers[1][16]~DUPLICATE_q  & ( (\ins_mem|memory~20_combout  & ((!\ins_mem|memory~17_combout  & ((\mem_reg|registers[2][16]~q ))) # (\ins_mem|memory~17_combout  & 
// (\mem_reg|registers[3][16]~q )))) ) )

	.dataa(!\mem_reg|registers[3][16]~q ),
	.datab(!\ins_mem|memory~20_combout ),
	.datac(!\mem_reg|registers[2][16]~q ),
	.datad(!\ins_mem|memory~17_combout ),
	.datae(!\mem_reg|registers[1][16]~DUPLICATE_q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux47~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux47~8 .extended_lut = "off";
defparam \mem_reg|Mux47~8 .lut_mask = 64'h031103DD031103DD;
defparam \mem_reg|Mux47~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y10_N0
cyclonev_lcell_comb \mem_reg|Mux47~9 (
// Equation(s):
// \mem_reg|Mux47~9_combout  = ( \mem_reg|Mux47~7_combout  & ( \mem_reg|Mux47~8_combout  & ( (!\ins_mem|memory~26_combout ) # ((!\ins_mem|memory~23_combout  & ((\mem_reg|Mux47~5_combout ))) # (\ins_mem|memory~23_combout  & (\mem_reg|Mux47~6_combout ))) ) ) ) 
// # ( !\mem_reg|Mux47~7_combout  & ( \mem_reg|Mux47~8_combout  & ( (!\ins_mem|memory~26_combout  & (((!\ins_mem|memory~23_combout )))) # (\ins_mem|memory~26_combout  & ((!\ins_mem|memory~23_combout  & ((\mem_reg|Mux47~5_combout ))) # 
// (\ins_mem|memory~23_combout  & (\mem_reg|Mux47~6_combout )))) ) ) ) # ( \mem_reg|Mux47~7_combout  & ( !\mem_reg|Mux47~8_combout  & ( (!\ins_mem|memory~26_combout  & (((\ins_mem|memory~23_combout )))) # (\ins_mem|memory~26_combout  & 
// ((!\ins_mem|memory~23_combout  & ((\mem_reg|Mux47~5_combout ))) # (\ins_mem|memory~23_combout  & (\mem_reg|Mux47~6_combout )))) ) ) ) # ( !\mem_reg|Mux47~7_combout  & ( !\mem_reg|Mux47~8_combout  & ( (\ins_mem|memory~26_combout  & 
// ((!\ins_mem|memory~23_combout  & ((\mem_reg|Mux47~5_combout ))) # (\ins_mem|memory~23_combout  & (\mem_reg|Mux47~6_combout )))) ) ) )

	.dataa(!\ins_mem|memory~26_combout ),
	.datab(!\mem_reg|Mux47~6_combout ),
	.datac(!\mem_reg|Mux47~5_combout ),
	.datad(!\ins_mem|memory~23_combout ),
	.datae(!\mem_reg|Mux47~7_combout ),
	.dataf(!\mem_reg|Mux47~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux47~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux47~9 .extended_lut = "off";
defparam \mem_reg|Mux47~9 .lut_mask = 64'h051105BBAF11AFBB;
defparam \mem_reg|Mux47~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y10_N54
cyclonev_lcell_comb \mem_reg|Mux47~10 (
// Equation(s):
// \mem_reg|Mux47~10_combout  = ( \mem_reg|Mux47~4_combout  & ( (\mem_reg|Mux47~9_combout ) # (\ins_mem|memory~7_combout ) ) ) # ( !\mem_reg|Mux47~4_combout  & ( (!\ins_mem|memory~7_combout  & \mem_reg|Mux47~9_combout ) ) )

	.dataa(gnd),
	.datab(!\ins_mem|memory~7_combout ),
	.datac(gnd),
	.datad(!\mem_reg|Mux47~9_combout ),
	.datae(gnd),
	.dataf(!\mem_reg|Mux47~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux47~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux47~10 .extended_lut = "off";
defparam \mem_reg|Mux47~10 .lut_mask = 64'h00CC00CC33FF33FF;
defparam \mem_reg|Mux47~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y9_N0
cyclonev_lcell_comb \muxWrite|Mux12~0 (
// Equation(s):
// \muxWrite|Mux12~0_combout  = ( \muxWrite|Mux16~1_combout  & ( \con_unit|rudata|out[0]~0_combout  & ( (!\ins_mem|instruction[13]~0_combout  & (\DataMem|ram_0|altsyncram_component|auto_generated|q_a [7])) # (\ins_mem|instruction[13]~0_combout  & 
// ((\DataMem|ram_2|altsyncram_component|auto_generated|q_a [3]))) ) ) ) # ( \muxWrite|Mux16~1_combout  & ( !\con_unit|rudata|out[0]~0_combout  & ( \DataMem|ram_1|altsyncram_component|auto_generated|q_a [7] ) ) )

	.dataa(!\DataMem|ram_1|altsyncram_component|auto_generated|q_a [7]),
	.datab(!\DataMem|ram_0|altsyncram_component|auto_generated|q_a [7]),
	.datac(!\DataMem|ram_2|altsyncram_component|auto_generated|q_a [3]),
	.datad(!\ins_mem|instruction[13]~0_combout ),
	.datae(!\muxWrite|Mux16~1_combout ),
	.dataf(!\con_unit|rudata|out[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxWrite|Mux12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxWrite|Mux12~0 .extended_lut = "off";
defparam \muxWrite|Mux12~0 .lut_mask = 64'h000055550000330F;
defparam \muxWrite|Mux12~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y16_N48
cyclonev_lcell_comb \adder|Add0~45 (
// Equation(s):
// \adder|Add0~45_sumout  = SUM(( \p|pc[18]~DUPLICATE_q  ) + ( GND ) + ( \adder|Add0~50  ))
// \adder|Add0~46  = CARRY(( \p|pc[18]~DUPLICATE_q  ) + ( GND ) + ( \adder|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\p|pc[18]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\adder|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\adder|Add0~45_sumout ),
	.cout(\adder|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \adder|Add0~45 .extended_lut = "off";
defparam \adder|Add0~45 .lut_mask = 64'h0000FFFF00000F0F;
defparam \adder|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y16_N51
cyclonev_lcell_comb \adder|Add0~89 (
// Equation(s):
// \adder|Add0~89_sumout  = SUM(( \p|pc [19] ) + ( GND ) + ( \adder|Add0~46  ))
// \adder|Add0~90  = CARRY(( \p|pc [19] ) + ( GND ) + ( \adder|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\p|pc [19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\adder|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\adder|Add0~89_sumout ),
	.cout(\adder|Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \adder|Add0~89 .extended_lut = "off";
defparam \adder|Add0~89 .lut_mask = 64'h0000FFFF00000F0F;
defparam \adder|Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y8_N6
cyclonev_lcell_comb \muxAluB|out[17]~12 (
// Equation(s):
// \muxAluB|out[17]~12_combout  = ( \mem_reg|Mux46~9_combout  & ( (!\con_unit|alubsrc|out~combout  & ((!\ins_mem|memory~7_combout ) # (\mem_reg|Mux46~4_combout ))) # (\con_unit|alubsrc|out~combout  & ((\ins_mem|memory~7_combout ))) ) ) # ( 
// !\mem_reg|Mux46~9_combout  & ( (\ins_mem|memory~7_combout  & ((\mem_reg|Mux46~4_combout ) # (\con_unit|alubsrc|out~combout ))) ) )

	.dataa(gnd),
	.datab(!\con_unit|alubsrc|out~combout ),
	.datac(!\mem_reg|Mux46~4_combout ),
	.datad(!\ins_mem|memory~7_combout ),
	.datae(gnd),
	.dataf(!\mem_reg|Mux46~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxAluB|out[17]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxAluB|out[17]~12 .extended_lut = "off";
defparam \muxAluB|out[17]~12 .lut_mask = 64'h003F003FCC3FCC3F;
defparam \muxAluB|out[17]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y10_N54
cyclonev_lcell_comb \alu|Add0~49 (
// Equation(s):
// \alu|Add0~49_sumout  = SUM(( !\muxAluB|out[17]~12_combout  $ ((((!\ins_mem|memory~30_combout ) # (!\con_unit|aluop|Mux|Mux3~0_combout )) # (\ins_mem|LessThan0~2_combout ))) ) + ( \muxAluA|out[17]~12_combout  ) + ( \alu|Add0~54  ))
// \alu|Add0~50  = CARRY(( !\muxAluB|out[17]~12_combout  $ ((((!\ins_mem|memory~30_combout ) # (!\con_unit|aluop|Mux|Mux3~0_combout )) # (\ins_mem|LessThan0~2_combout ))) ) + ( \muxAluA|out[17]~12_combout  ) + ( \alu|Add0~54  ))

	.dataa(!\ins_mem|LessThan0~2_combout ),
	.datab(!\ins_mem|memory~30_combout ),
	.datac(!\con_unit|aluop|Mux|Mux3~0_combout ),
	.datad(!\muxAluB|out[17]~12_combout ),
	.datae(gnd),
	.dataf(!\muxAluA|out[17]~12_combout ),
	.datag(gnd),
	.cin(\alu|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~49_sumout ),
	.cout(\alu|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~49 .extended_lut = "off";
defparam \alu|Add0~49 .lut_mask = 64'h0000FF00000002FD;
defparam \alu|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y10_N57
cyclonev_lcell_comb \alu|Add0~45 (
// Equation(s):
// \alu|Add0~45_sumout  = SUM(( \muxAluA|out[18]~11_combout  ) + ( !\muxAluB|out[18]~11_combout  $ ((((!\ins_mem|memory~30_combout ) # (!\con_unit|aluop|Mux|Mux3~0_combout )) # (\ins_mem|LessThan0~2_combout ))) ) + ( \alu|Add0~50  ))
// \alu|Add0~46  = CARRY(( \muxAluA|out[18]~11_combout  ) + ( !\muxAluB|out[18]~11_combout  $ ((((!\ins_mem|memory~30_combout ) # (!\con_unit|aluop|Mux|Mux3~0_combout )) # (\ins_mem|LessThan0~2_combout ))) ) + ( \alu|Add0~50  ))

	.dataa(!\ins_mem|LessThan0~2_combout ),
	.datab(!\ins_mem|memory~30_combout ),
	.datac(!\con_unit|aluop|Mux|Mux3~0_combout ),
	.datad(!\muxAluA|out[18]~11_combout ),
	.datae(gnd),
	.dataf(!\muxAluB|out[18]~11_combout ),
	.datag(gnd),
	.cin(\alu|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~45_sumout ),
	.cout(\alu|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~45 .extended_lut = "off";
defparam \alu|Add0~45 .lut_mask = 64'h0000FD02000000FF;
defparam \alu|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y9_N0
cyclonev_lcell_comb \alu|Add0~89 (
// Equation(s):
// \alu|Add0~89_sumout  = SUM(( \muxAluA|out[19]~22_combout  ) + ( !\muxAluB|out[19]~22_combout  $ (((!\con_unit|aluop|Mux|Mux3~0_combout ) # ((!\ins_mem|memory~30_combout ) # (\ins_mem|LessThan0~2_combout )))) ) + ( \alu|Add0~46  ))
// \alu|Add0~90  = CARRY(( \muxAluA|out[19]~22_combout  ) + ( !\muxAluB|out[19]~22_combout  $ (((!\con_unit|aluop|Mux|Mux3~0_combout ) # ((!\ins_mem|memory~30_combout ) # (\ins_mem|LessThan0~2_combout )))) ) + ( \alu|Add0~46  ))

	.dataa(!\con_unit|aluop|Mux|Mux3~0_combout ),
	.datab(!\ins_mem|LessThan0~2_combout ),
	.datac(!\ins_mem|memory~30_combout ),
	.datad(!\muxAluA|out[19]~22_combout ),
	.datae(gnd),
	.dataf(!\muxAluB|out[19]~22_combout ),
	.datag(gnd),
	.cin(\alu|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~89_sumout ),
	.cout(\alu|Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~89 .extended_lut = "off";
defparam \alu|Add0~89 .lut_mask = 64'h0000FB04000000FF;
defparam \alu|Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y9_N18
cyclonev_lcell_comb \muxWrite|Mux12~1 (
// Equation(s):
// \muxWrite|Mux12~1_combout  = ( !\muxWrite|Mux0~0_combout  & ( ((!\muxWrite|Mux16~1_combout  & (((\alu|Mux14~0_combout  & \alu|Add0~89_sumout )) # (\alu|Mux12~0_combout )))) # (\muxWrite|Mux12~0_combout ) ) ) # ( \muxWrite|Mux0~0_combout  & ( 
// (((\adder|Add0~89_sumout  & (!\muxWrite|Mux16~1_combout )))) # (\muxWrite|Mux12~0_combout ) ) )

	.dataa(!\muxWrite|Mux12~0_combout ),
	.datab(!\alu|Mux12~0_combout ),
	.datac(!\adder|Add0~89_sumout ),
	.datad(!\muxWrite|Mux16~1_combout ),
	.datae(!\muxWrite|Mux0~0_combout ),
	.dataf(!\alu|Add0~89_sumout ),
	.datag(!\alu|Mux14~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxWrite|Mux12~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxWrite|Mux12~1 .extended_lut = "on";
defparam \muxWrite|Mux12~1 .lut_mask = 64'h77555F557F555F55;
defparam \muxWrite|Mux12~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y9_N20
dffeas \mem_reg|registers[31][19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\muxWrite|Mux12~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[31][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[31][19] .is_wysiwyg = "true";
defparam \mem_reg|registers[31][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y5_N26
dffeas \mem_reg|registers[23][19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux12~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[23][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[23][19] .is_wysiwyg = "true";
defparam \mem_reg|registers[23][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y6_N50
dffeas \mem_reg|registers[19][19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux12~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[19][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[19][19] .is_wysiwyg = "true";
defparam \mem_reg|registers[19][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y8_N7
dffeas \mem_reg|registers[27][19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux12~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[27][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[27][19] .is_wysiwyg = "true";
defparam \mem_reg|registers[27][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y8_N6
cyclonev_lcell_comb \mem_reg|Mux44~3 (
// Equation(s):
// \mem_reg|Mux44~3_combout  = ( \mem_reg|registers[27][19]~q  & ( \ins_mem|memory~26_combout  & ( (!\ins_mem|memory~23_combout ) # (\mem_reg|registers[31][19]~q ) ) ) ) # ( !\mem_reg|registers[27][19]~q  & ( \ins_mem|memory~26_combout  & ( 
// (\mem_reg|registers[31][19]~q  & \ins_mem|memory~23_combout ) ) ) ) # ( \mem_reg|registers[27][19]~q  & ( !\ins_mem|memory~26_combout  & ( (!\ins_mem|memory~23_combout  & ((\mem_reg|registers[19][19]~q ))) # (\ins_mem|memory~23_combout  & 
// (\mem_reg|registers[23][19]~q )) ) ) ) # ( !\mem_reg|registers[27][19]~q  & ( !\ins_mem|memory~26_combout  & ( (!\ins_mem|memory~23_combout  & ((\mem_reg|registers[19][19]~q ))) # (\ins_mem|memory~23_combout  & (\mem_reg|registers[23][19]~q )) ) ) )

	.dataa(!\mem_reg|registers[31][19]~q ),
	.datab(!\mem_reg|registers[23][19]~q ),
	.datac(!\mem_reg|registers[19][19]~q ),
	.datad(!\ins_mem|memory~23_combout ),
	.datae(!\mem_reg|registers[27][19]~q ),
	.dataf(!\ins_mem|memory~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux44~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux44~3 .extended_lut = "off";
defparam \mem_reg|Mux44~3 .lut_mask = 64'h0F330F330055FF55;
defparam \mem_reg|Mux44~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y6_N20
dffeas \mem_reg|registers[28][19]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux12~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[28][19]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[28][19]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_reg|registers[28][19]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y6_N37
dffeas \mem_reg|registers[20][19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux12~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[20][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[20][19] .is_wysiwyg = "true";
defparam \mem_reg|registers[20][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y6_N44
dffeas \mem_reg|registers[16][19]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux12~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[16][19]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[16][19]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_reg|registers[16][19]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y9_N28
dffeas \mem_reg|registers[24][19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux12~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[24][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[24][19] .is_wysiwyg = "true";
defparam \mem_reg|registers[24][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y6_N21
cyclonev_lcell_comb \mem_reg|Mux44~0 (
// Equation(s):
// \mem_reg|Mux44~0_combout  = ( \ins_mem|memory~26_combout  & ( \ins_mem|memory~23_combout  & ( \mem_reg|registers[28][19]~DUPLICATE_q  ) ) ) # ( !\ins_mem|memory~26_combout  & ( \ins_mem|memory~23_combout  & ( \mem_reg|registers[20][19]~q  ) ) ) # ( 
// \ins_mem|memory~26_combout  & ( !\ins_mem|memory~23_combout  & ( \mem_reg|registers[24][19]~q  ) ) ) # ( !\ins_mem|memory~26_combout  & ( !\ins_mem|memory~23_combout  & ( \mem_reg|registers[16][19]~DUPLICATE_q  ) ) )

	.dataa(!\mem_reg|registers[28][19]~DUPLICATE_q ),
	.datab(!\mem_reg|registers[20][19]~q ),
	.datac(!\mem_reg|registers[16][19]~DUPLICATE_q ),
	.datad(!\mem_reg|registers[24][19]~q ),
	.datae(!\ins_mem|memory~26_combout ),
	.dataf(!\ins_mem|memory~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux44~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux44~0 .extended_lut = "off";
defparam \mem_reg|Mux44~0 .lut_mask = 64'h0F0F00FF33335555;
defparam \mem_reg|Mux44~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y5_N42
cyclonev_lcell_comb \mem_reg|registers[22][19]~feeder (
// Equation(s):
// \mem_reg|registers[22][19]~feeder_combout  = ( \muxWrite|Mux12~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\muxWrite|Mux12~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|registers[22][19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|registers[22][19]~feeder .extended_lut = "off";
defparam \mem_reg|registers[22][19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mem_reg|registers[22][19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y5_N43
dffeas \mem_reg|registers[22][19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_reg|registers[22][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[22][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[22][19] .is_wysiwyg = "true";
defparam \mem_reg|registers[22][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y5_N42
cyclonev_lcell_comb \mem_reg|registers[18][19]~feeder (
// Equation(s):
// \mem_reg|registers[18][19]~feeder_combout  = ( \muxWrite|Mux12~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\muxWrite|Mux12~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|registers[18][19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|registers[18][19]~feeder .extended_lut = "off";
defparam \mem_reg|registers[18][19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mem_reg|registers[18][19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y5_N43
dffeas \mem_reg|registers[18][19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_reg|registers[18][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[18][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[18][19] .is_wysiwyg = "true";
defparam \mem_reg|registers[18][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y8_N14
dffeas \mem_reg|registers[26][19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux12~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[26][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[26][19] .is_wysiwyg = "true";
defparam \mem_reg|registers[26][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y8_N37
dffeas \mem_reg|registers[30][19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux12~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[30][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[30][19] .is_wysiwyg = "true";
defparam \mem_reg|registers[30][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y8_N36
cyclonev_lcell_comb \mem_reg|Mux44~2 (
// Equation(s):
// \mem_reg|Mux44~2_combout  = ( \mem_reg|registers[30][19]~q  & ( \ins_mem|memory~26_combout  & ( (\mem_reg|registers[26][19]~q ) # (\ins_mem|memory~23_combout ) ) ) ) # ( !\mem_reg|registers[30][19]~q  & ( \ins_mem|memory~26_combout  & ( 
// (!\ins_mem|memory~23_combout  & \mem_reg|registers[26][19]~q ) ) ) ) # ( \mem_reg|registers[30][19]~q  & ( !\ins_mem|memory~26_combout  & ( (!\ins_mem|memory~23_combout  & ((\mem_reg|registers[18][19]~q ))) # (\ins_mem|memory~23_combout  & 
// (\mem_reg|registers[22][19]~q )) ) ) ) # ( !\mem_reg|registers[30][19]~q  & ( !\ins_mem|memory~26_combout  & ( (!\ins_mem|memory~23_combout  & ((\mem_reg|registers[18][19]~q ))) # (\ins_mem|memory~23_combout  & (\mem_reg|registers[22][19]~q )) ) ) )

	.dataa(!\mem_reg|registers[22][19]~q ),
	.datab(!\mem_reg|registers[18][19]~q ),
	.datac(!\ins_mem|memory~23_combout ),
	.datad(!\mem_reg|registers[26][19]~q ),
	.datae(!\mem_reg|registers[30][19]~q ),
	.dataf(!\ins_mem|memory~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux44~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux44~2 .extended_lut = "off";
defparam \mem_reg|Mux44~2 .lut_mask = 64'h3535353500F00FFF;
defparam \mem_reg|Mux44~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y9_N31
dffeas \mem_reg|registers[21][19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux12~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[21][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[21][19] .is_wysiwyg = "true";
defparam \mem_reg|registers[21][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y7_N36
cyclonev_lcell_comb \mem_reg|registers[17][19]~feeder (
// Equation(s):
// \mem_reg|registers[17][19]~feeder_combout  = ( \muxWrite|Mux12~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\muxWrite|Mux12~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|registers[17][19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|registers[17][19]~feeder .extended_lut = "off";
defparam \mem_reg|registers[17][19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mem_reg|registers[17][19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y7_N37
dffeas \mem_reg|registers[17][19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_reg|registers[17][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[17][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[17][19] .is_wysiwyg = "true";
defparam \mem_reg|registers[17][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y7_N20
dffeas \mem_reg|registers[29][19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux12~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[29][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[29][19] .is_wysiwyg = "true";
defparam \mem_reg|registers[29][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y7_N58
dffeas \mem_reg|registers[25][19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux12~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[25][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[25][19] .is_wysiwyg = "true";
defparam \mem_reg|registers[25][19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y7_N18
cyclonev_lcell_comb \mem_reg|Mux44~1 (
// Equation(s):
// \mem_reg|Mux44~1_combout  = ( \mem_reg|registers[29][19]~q  & ( \mem_reg|registers[25][19]~q  & ( ((!\ins_mem|memory~23_combout  & ((\mem_reg|registers[17][19]~q ))) # (\ins_mem|memory~23_combout  & (\mem_reg|registers[21][19]~q ))) # 
// (\ins_mem|memory~26_combout ) ) ) ) # ( !\mem_reg|registers[29][19]~q  & ( \mem_reg|registers[25][19]~q  & ( (!\ins_mem|memory~26_combout  & ((!\ins_mem|memory~23_combout  & ((\mem_reg|registers[17][19]~q ))) # (\ins_mem|memory~23_combout  & 
// (\mem_reg|registers[21][19]~q )))) # (\ins_mem|memory~26_combout  & (((!\ins_mem|memory~23_combout )))) ) ) ) # ( \mem_reg|registers[29][19]~q  & ( !\mem_reg|registers[25][19]~q  & ( (!\ins_mem|memory~26_combout  & ((!\ins_mem|memory~23_combout  & 
// ((\mem_reg|registers[17][19]~q ))) # (\ins_mem|memory~23_combout  & (\mem_reg|registers[21][19]~q )))) # (\ins_mem|memory~26_combout  & (((\ins_mem|memory~23_combout )))) ) ) ) # ( !\mem_reg|registers[29][19]~q  & ( !\mem_reg|registers[25][19]~q  & ( 
// (!\ins_mem|memory~26_combout  & ((!\ins_mem|memory~23_combout  & ((\mem_reg|registers[17][19]~q ))) # (\ins_mem|memory~23_combout  & (\mem_reg|registers[21][19]~q )))) ) ) )

	.dataa(!\mem_reg|registers[21][19]~q ),
	.datab(!\ins_mem|memory~26_combout ),
	.datac(!\ins_mem|memory~23_combout ),
	.datad(!\mem_reg|registers[17][19]~q ),
	.datae(!\mem_reg|registers[29][19]~q ),
	.dataf(!\mem_reg|registers[25][19]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux44~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux44~1 .extended_lut = "off";
defparam \mem_reg|Mux44~1 .lut_mask = 64'h04C407C734F437F7;
defparam \mem_reg|Mux44~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y8_N30
cyclonev_lcell_comb \mem_reg|Mux44~4 (
// Equation(s):
// \mem_reg|Mux44~4_combout  = ( \mem_reg|Mux44~2_combout  & ( \mem_reg|Mux44~1_combout  & ( (!\ins_mem|memory~20_combout  & (((\mem_reg|Mux44~0_combout ) # (\ins_mem|memory~17_combout )))) # (\ins_mem|memory~20_combout  & (((!\ins_mem|memory~17_combout )) # 
// (\mem_reg|Mux44~3_combout ))) ) ) ) # ( !\mem_reg|Mux44~2_combout  & ( \mem_reg|Mux44~1_combout  & ( (!\ins_mem|memory~20_combout  & (((\mem_reg|Mux44~0_combout ) # (\ins_mem|memory~17_combout )))) # (\ins_mem|memory~20_combout  & 
// (\mem_reg|Mux44~3_combout  & (\ins_mem|memory~17_combout ))) ) ) ) # ( \mem_reg|Mux44~2_combout  & ( !\mem_reg|Mux44~1_combout  & ( (!\ins_mem|memory~20_combout  & (((!\ins_mem|memory~17_combout  & \mem_reg|Mux44~0_combout )))) # 
// (\ins_mem|memory~20_combout  & (((!\ins_mem|memory~17_combout )) # (\mem_reg|Mux44~3_combout ))) ) ) ) # ( !\mem_reg|Mux44~2_combout  & ( !\mem_reg|Mux44~1_combout  & ( (!\ins_mem|memory~20_combout  & (((!\ins_mem|memory~17_combout  & 
// \mem_reg|Mux44~0_combout )))) # (\ins_mem|memory~20_combout  & (\mem_reg|Mux44~3_combout  & (\ins_mem|memory~17_combout ))) ) ) )

	.dataa(!\ins_mem|memory~20_combout ),
	.datab(!\mem_reg|Mux44~3_combout ),
	.datac(!\ins_mem|memory~17_combout ),
	.datad(!\mem_reg|Mux44~0_combout ),
	.datae(!\mem_reg|Mux44~2_combout ),
	.dataf(!\mem_reg|Mux44~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux44~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux44~4 .extended_lut = "off";
defparam \mem_reg|Mux44~4 .lut_mask = 64'h01A151F10BAB5BFB;
defparam \mem_reg|Mux44~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y9_N48
cyclonev_lcell_comb \muxAluB|out[19]~22 (
// Equation(s):
// \muxAluB|out[19]~22_combout  = ( \mem_reg|Mux44~4_combout  & ( \mem_reg|Mux44~9_combout  & ( (!\con_unit|alubsrc|out~combout ) # (\ins_mem|memory~2_combout ) ) ) ) # ( !\mem_reg|Mux44~4_combout  & ( \mem_reg|Mux44~9_combout  & ( 
// (!\con_unit|alubsrc|out~combout  & (!\ins_mem|memory~7_combout )) # (\con_unit|alubsrc|out~combout  & ((\ins_mem|memory~2_combout ))) ) ) ) # ( \mem_reg|Mux44~4_combout  & ( !\mem_reg|Mux44~9_combout  & ( (!\con_unit|alubsrc|out~combout  & 
// (\ins_mem|memory~7_combout )) # (\con_unit|alubsrc|out~combout  & ((\ins_mem|memory~2_combout ))) ) ) ) # ( !\mem_reg|Mux44~4_combout  & ( !\mem_reg|Mux44~9_combout  & ( (\con_unit|alubsrc|out~combout  & \ins_mem|memory~2_combout ) ) ) )

	.dataa(!\ins_mem|memory~7_combout ),
	.datab(gnd),
	.datac(!\con_unit|alubsrc|out~combout ),
	.datad(!\ins_mem|memory~2_combout ),
	.datae(!\mem_reg|Mux44~4_combout ),
	.dataf(!\mem_reg|Mux44~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxAluB|out[19]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxAluB|out[19]~22 .extended_lut = "off";
defparam \muxAluB|out[19]~22 .lut_mask = 64'h000F505FA0AFF0FF;
defparam \muxAluB|out[19]~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y9_N6
cyclonev_lcell_comb \alu|Mux12~0 (
// Equation(s):
// \alu|Mux12~0_combout  = ( \muxAluB|out[19]~22_combout  & ( (!\alu|Mux23~0_combout  & ((\alu|Mux23~1_combout ))) # (\alu|Mux23~0_combout  & (\muxAluA|out[19]~22_combout  & !\alu|Mux23~1_combout )) ) ) # ( !\muxAluB|out[19]~22_combout  & ( 
// (\muxAluA|out[19]~22_combout  & (!\alu|Mux23~0_combout  & \alu|Mux23~1_combout )) ) )

	.dataa(!\muxAluA|out[19]~22_combout ),
	.datab(gnd),
	.datac(!\alu|Mux23~0_combout ),
	.datad(!\alu|Mux23~1_combout ),
	.datae(gnd),
	.dataf(!\muxAluB|out[19]~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Mux12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Mux12~0 .extended_lut = "off";
defparam \alu|Mux12~0 .lut_mask = 64'h0050005005F005F0;
defparam \alu|Mux12~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y10_N0
cyclonev_lcell_comb \alu|Mux12~1 (
// Equation(s):
// \alu|Mux12~1_combout  = ( \alu|Add0~89_sumout  & ( (\alu|Mux12~0_combout ) # (\alu|Mux14~0_combout ) ) ) # ( !\alu|Add0~89_sumout  & ( \alu|Mux12~0_combout  ) )

	.dataa(!\alu|Mux14~0_combout ),
	.datab(!\alu|Mux12~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alu|Add0~89_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Mux12~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Mux12~1 .extended_lut = "off";
defparam \alu|Mux12~1 .lut_mask = 64'h3333333377777777;
defparam \alu|Mux12~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y10_N2
dffeas \p|pc[19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\alu|Mux12~1_combout ),
	.asdata(\adder|Add0~89_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Branch_U|Mux_32x1_Select|Mux0~14_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p|pc [19]),
	.prn(vcc));
// synopsys translate_off
defparam \p|pc[19] .is_wysiwyg = "true";
defparam \p|pc[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y8_N26
dffeas \mem_reg|registers[15][19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux12~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[15][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[15][19] .is_wysiwyg = "true";
defparam \mem_reg|registers[15][19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y8_N27
cyclonev_lcell_comb \mem_reg|Mux12~3 (
// Equation(s):
// \mem_reg|Mux12~3_combout  = ( \ins_mem|memory~34_combout  & ( \ins_mem|memory~36_combout  & ( \mem_reg|registers[15][19]~q  ) ) ) # ( !\ins_mem|memory~34_combout  & ( \ins_mem|memory~36_combout  & ( \mem_reg|registers[11][19]~q  ) ) ) # ( 
// \ins_mem|memory~34_combout  & ( !\ins_mem|memory~36_combout  & ( \mem_reg|registers[7][19]~q  ) ) ) # ( !\ins_mem|memory~34_combout  & ( !\ins_mem|memory~36_combout  & ( \mem_reg|registers[3][19]~q  ) ) )

	.dataa(!\mem_reg|registers[15][19]~q ),
	.datab(!\mem_reg|registers[3][19]~q ),
	.datac(!\mem_reg|registers[11][19]~q ),
	.datad(!\mem_reg|registers[7][19]~q ),
	.datae(!\ins_mem|memory~34_combout ),
	.dataf(!\ins_mem|memory~36_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux12~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux12~3 .extended_lut = "off";
defparam \mem_reg|Mux12~3 .lut_mask = 64'h333300FF0F0F5555;
defparam \mem_reg|Mux12~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y11_N49
dffeas \mem_reg|registers[10][19]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_reg|registers[10][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[10][19]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[10][19]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_reg|registers[10][19]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y12_N27
cyclonev_lcell_comb \mem_reg|Mux12~2 (
// Equation(s):
// \mem_reg|Mux12~2_combout  = ( \ins_mem|memory~34_combout  & ( \ins_mem|memory~36_combout  & ( \mem_reg|registers[14][19]~q  ) ) ) # ( !\ins_mem|memory~34_combout  & ( \ins_mem|memory~36_combout  & ( \mem_reg|registers[10][19]~DUPLICATE_q  ) ) ) # ( 
// \ins_mem|memory~34_combout  & ( !\ins_mem|memory~36_combout  & ( \mem_reg|registers[6][19]~q  ) ) ) # ( !\ins_mem|memory~34_combout  & ( !\ins_mem|memory~36_combout  & ( \mem_reg|registers[2][19]~DUPLICATE_q  ) ) )

	.dataa(!\mem_reg|registers[14][19]~q ),
	.datab(!\mem_reg|registers[2][19]~DUPLICATE_q ),
	.datac(!\mem_reg|registers[6][19]~q ),
	.datad(!\mem_reg|registers[10][19]~DUPLICATE_q ),
	.datae(!\ins_mem|memory~34_combout ),
	.dataf(!\ins_mem|memory~36_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux12~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux12~2 .extended_lut = "off";
defparam \mem_reg|Mux12~2 .lut_mask = 64'h33330F0F00FF5555;
defparam \mem_reg|Mux12~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y8_N57
cyclonev_lcell_comb \mem_reg|Mux12~1 (
// Equation(s):
// \mem_reg|Mux12~1_combout  = ( \ins_mem|memory~34_combout  & ( \ins_mem|memory~36_combout  & ( \mem_reg|registers[13][19]~q  ) ) ) # ( !\ins_mem|memory~34_combout  & ( \ins_mem|memory~36_combout  & ( \mem_reg|registers[9][19]~q  ) ) ) # ( 
// \ins_mem|memory~34_combout  & ( !\ins_mem|memory~36_combout  & ( \mem_reg|registers[5][19]~q  ) ) ) # ( !\ins_mem|memory~34_combout  & ( !\ins_mem|memory~36_combout  & ( \mem_reg|registers[1][19]~q  ) ) )

	.dataa(!\mem_reg|registers[1][19]~q ),
	.datab(!\mem_reg|registers[13][19]~q ),
	.datac(!\mem_reg|registers[5][19]~q ),
	.datad(!\mem_reg|registers[9][19]~q ),
	.datae(!\ins_mem|memory~34_combout ),
	.dataf(!\ins_mem|memory~36_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux12~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux12~1 .extended_lut = "off";
defparam \mem_reg|Mux12~1 .lut_mask = 64'h55550F0F00FF3333;
defparam \mem_reg|Mux12~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y10_N20
dffeas \mem_reg|registers[4][19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux12~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[4][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[4][19] .is_wysiwyg = "true";
defparam \mem_reg|registers[4][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y10_N21
cyclonev_lcell_comb \mem_reg|Mux12~0 (
// Equation(s):
// \mem_reg|Mux12~0_combout  = ( \mem_reg|registers[8][19]~q  & ( \ins_mem|memory~36_combout  & ( ((!\ins_mem|memory~10_combout ) # (!\ins_mem|memory~33_combout )) # (\mem_reg|registers[12][19]~q ) ) ) ) # ( !\mem_reg|registers[8][19]~q  & ( 
// \ins_mem|memory~36_combout  & ( (\mem_reg|registers[12][19]~q  & (\ins_mem|memory~10_combout  & \ins_mem|memory~33_combout )) ) ) ) # ( \mem_reg|registers[8][19]~q  & ( !\ins_mem|memory~36_combout  & ( (\mem_reg|registers[4][19]~q  & 
// (\ins_mem|memory~10_combout  & \ins_mem|memory~33_combout )) ) ) ) # ( !\mem_reg|registers[8][19]~q  & ( !\ins_mem|memory~36_combout  & ( (\mem_reg|registers[4][19]~q  & (\ins_mem|memory~10_combout  & \ins_mem|memory~33_combout )) ) ) )

	.dataa(!\mem_reg|registers[4][19]~q ),
	.datab(!\mem_reg|registers[12][19]~q ),
	.datac(!\ins_mem|memory~10_combout ),
	.datad(!\ins_mem|memory~33_combout ),
	.datae(!\mem_reg|registers[8][19]~q ),
	.dataf(!\ins_mem|memory~36_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux12~0 .extended_lut = "off";
defparam \mem_reg|Mux12~0 .lut_mask = 64'h000500050003FFF3;
defparam \mem_reg|Mux12~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y8_N42
cyclonev_lcell_comb \mem_reg|Mux12~4 (
// Equation(s):
// \mem_reg|Mux12~4_combout  = ( \mem_reg|Mux12~1_combout  & ( \mem_reg|Mux12~0_combout  & ( (!\ins_mem|memory~32_combout ) # ((!\ins_mem|memory~39_combout  & ((\mem_reg|Mux12~2_combout ))) # (\ins_mem|memory~39_combout  & (\mem_reg|Mux12~3_combout ))) ) ) ) 
// # ( !\mem_reg|Mux12~1_combout  & ( \mem_reg|Mux12~0_combout  & ( (!\ins_mem|memory~32_combout  & (((!\ins_mem|memory~39_combout )))) # (\ins_mem|memory~32_combout  & ((!\ins_mem|memory~39_combout  & ((\mem_reg|Mux12~2_combout ))) # 
// (\ins_mem|memory~39_combout  & (\mem_reg|Mux12~3_combout )))) ) ) ) # ( \mem_reg|Mux12~1_combout  & ( !\mem_reg|Mux12~0_combout  & ( (!\ins_mem|memory~32_combout  & (((\ins_mem|memory~39_combout )))) # (\ins_mem|memory~32_combout  & 
// ((!\ins_mem|memory~39_combout  & ((\mem_reg|Mux12~2_combout ))) # (\ins_mem|memory~39_combout  & (\mem_reg|Mux12~3_combout )))) ) ) ) # ( !\mem_reg|Mux12~1_combout  & ( !\mem_reg|Mux12~0_combout  & ( (\ins_mem|memory~32_combout  & 
// ((!\ins_mem|memory~39_combout  & ((\mem_reg|Mux12~2_combout ))) # (\ins_mem|memory~39_combout  & (\mem_reg|Mux12~3_combout )))) ) ) )

	.dataa(!\mem_reg|Mux12~3_combout ),
	.datab(!\ins_mem|memory~32_combout ),
	.datac(!\mem_reg|Mux12~2_combout ),
	.datad(!\ins_mem|memory~39_combout ),
	.datae(!\mem_reg|Mux12~1_combout ),
	.dataf(!\mem_reg|Mux12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux12~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux12~4 .extended_lut = "off";
defparam \mem_reg|Mux12~4 .lut_mask = 64'h031103DDCF11CFDD;
defparam \mem_reg|Mux12~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y9_N33
cyclonev_lcell_comb \muxAluA|out[19]~22 (
// Equation(s):
// \muxAluA|out[19]~22_combout  = ( \con_unit|alua|out~0_combout  & ( \p|pc [19] ) ) # ( !\con_unit|alua|out~0_combout  & ( \mem_reg|Mux12~4_combout  ) )

	.dataa(!\p|pc [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\mem_reg|Mux12~4_combout ),
	.datae(!\con_unit|alua|out~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxAluA|out[19]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxAluA|out[19]~22 .extended_lut = "off";
defparam \muxAluA|out[19]~22 .lut_mask = 64'h00FF555500FF5555;
defparam \muxAluA|out[19]~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y9_N3
cyclonev_lcell_comb \alu|Add0~85 (
// Equation(s):
// \alu|Add0~85_sumout  = SUM(( \muxAluA|out[20]~21_combout  ) + ( !\muxAluB|out[20]~21_combout  $ (((!\con_unit|aluop|Mux|Mux3~0_combout ) # ((!\ins_mem|memory~30_combout ) # (\ins_mem|LessThan0~2_combout )))) ) + ( \alu|Add0~90  ))
// \alu|Add0~86  = CARRY(( \muxAluA|out[20]~21_combout  ) + ( !\muxAluB|out[20]~21_combout  $ (((!\con_unit|aluop|Mux|Mux3~0_combout ) # ((!\ins_mem|memory~30_combout ) # (\ins_mem|LessThan0~2_combout )))) ) + ( \alu|Add0~90  ))

	.dataa(!\con_unit|aluop|Mux|Mux3~0_combout ),
	.datab(!\ins_mem|LessThan0~2_combout ),
	.datac(!\ins_mem|memory~30_combout ),
	.datad(!\muxAluA|out[20]~21_combout ),
	.datae(gnd),
	.dataf(!\muxAluB|out[20]~21_combout ),
	.datag(gnd),
	.cin(\alu|Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~85_sumout ),
	.cout(\alu|Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~85 .extended_lut = "off";
defparam \alu|Add0~85 .lut_mask = 64'h0000FB04000000FF;
defparam \alu|Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y10_N6
cyclonev_lcell_comb \alu|Mux11~1 (
// Equation(s):
// \alu|Mux11~1_combout  = ( \alu|Mux14~0_combout  & ( (\alu|Add0~85_sumout ) # (\alu|Mux11~0_combout ) ) ) # ( !\alu|Mux14~0_combout  & ( \alu|Mux11~0_combout  ) )

	.dataa(gnd),
	.datab(!\alu|Mux11~0_combout ),
	.datac(!\alu|Add0~85_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alu|Mux14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Mux11~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Mux11~1 .extended_lut = "off";
defparam \alu|Mux11~1 .lut_mask = 64'h333333333F3F3F3F;
defparam \alu|Mux11~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y16_N54
cyclonev_lcell_comb \adder|Add0~85 (
// Equation(s):
// \adder|Add0~85_sumout  = SUM(( \p|pc [20] ) + ( GND ) + ( \adder|Add0~90  ))
// \adder|Add0~86  = CARRY(( \p|pc [20] ) + ( GND ) + ( \adder|Add0~90  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\p|pc [20]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\adder|Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\adder|Add0~85_sumout ),
	.cout(\adder|Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \adder|Add0~85 .extended_lut = "off";
defparam \adder|Add0~85 .lut_mask = 64'h0000FFFF000000FF;
defparam \adder|Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y10_N8
dffeas \p|pc[20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\alu|Mux11~1_combout ),
	.asdata(\adder|Add0~85_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Branch_U|Mux_32x1_Select|Mux0~14_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p|pc [20]),
	.prn(vcc));
// synopsys translate_off
defparam \p|pc[20] .is_wysiwyg = "true";
defparam \p|pc[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y13_N56
dffeas \mem_reg|registers[3][20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux11~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[3][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[3][20] .is_wysiwyg = "true";
defparam \mem_reg|registers[3][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y13_N28
dffeas \mem_reg|registers[1][20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux11~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[1][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[1][20] .is_wysiwyg = "true";
defparam \mem_reg|registers[1][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y13_N50
dffeas \mem_reg|registers[2][20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux11~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[2][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[2][20] .is_wysiwyg = "true";
defparam \mem_reg|registers[2][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y13_N6
cyclonev_lcell_comb \mem_reg|Mux11~0 (
// Equation(s):
// \mem_reg|Mux11~0_combout  = ( \ins_mem|memory~32_combout  & ( \ins_mem|memory~4_combout  & ( (!\ins_mem|memory~5_combout  & ((\mem_reg|registers[2][20]~q ))) # (\ins_mem|memory~5_combout  & (\mem_reg|registers[3][20]~q )) ) ) ) # ( 
// !\ins_mem|memory~32_combout  & ( \ins_mem|memory~4_combout  & ( (\mem_reg|registers[1][20]~q  & \ins_mem|memory~5_combout ) ) ) ) # ( \ins_mem|memory~32_combout  & ( !\ins_mem|memory~4_combout  & ( \mem_reg|registers[2][20]~q  ) ) )

	.dataa(!\mem_reg|registers[3][20]~q ),
	.datab(!\mem_reg|registers[1][20]~q ),
	.datac(!\mem_reg|registers[2][20]~q ),
	.datad(!\ins_mem|memory~5_combout ),
	.datae(!\ins_mem|memory~32_combout ),
	.dataf(!\ins_mem|memory~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux11~0 .extended_lut = "off";
defparam \mem_reg|Mux11~0 .lut_mask = 64'h00000F0F00330F55;
defparam \mem_reg|Mux11~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y11_N10
dffeas \mem_reg|registers[13][20]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux11~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[13][20]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[13][20]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_reg|registers[13][20]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y11_N52
dffeas \mem_reg|registers[14][20]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux11~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[14][20]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[14][20]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_reg|registers[14][20]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y14_N38
dffeas \mem_reg|registers[15][20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux11~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[15][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[15][20] .is_wysiwyg = "true";
defparam \mem_reg|registers[15][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y11_N20
dffeas \mem_reg|registers[12][20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux11~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[12][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[12][20] .is_wysiwyg = "true";
defparam \mem_reg|registers[12][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y14_N6
cyclonev_lcell_comb \mem_reg|Mux11~3 (
// Equation(s):
// \mem_reg|Mux11~3_combout  = ( \mem_reg|registers[15][20]~q  & ( \mem_reg|registers[12][20]~q  & ( (!\ins_mem|memory~39_combout  & (((!\ins_mem|memory~32_combout ) # (\mem_reg|registers[14][20]~DUPLICATE_q )))) # (\ins_mem|memory~39_combout  & 
// (((\ins_mem|memory~32_combout )) # (\mem_reg|registers[13][20]~DUPLICATE_q ))) ) ) ) # ( !\mem_reg|registers[15][20]~q  & ( \mem_reg|registers[12][20]~q  & ( (!\ins_mem|memory~39_combout  & (((!\ins_mem|memory~32_combout ) # 
// (\mem_reg|registers[14][20]~DUPLICATE_q )))) # (\ins_mem|memory~39_combout  & (\mem_reg|registers[13][20]~DUPLICATE_q  & (!\ins_mem|memory~32_combout ))) ) ) ) # ( \mem_reg|registers[15][20]~q  & ( !\mem_reg|registers[12][20]~q  & ( 
// (!\ins_mem|memory~39_combout  & (((\ins_mem|memory~32_combout  & \mem_reg|registers[14][20]~DUPLICATE_q )))) # (\ins_mem|memory~39_combout  & (((\ins_mem|memory~32_combout )) # (\mem_reg|registers[13][20]~DUPLICATE_q ))) ) ) ) # ( 
// !\mem_reg|registers[15][20]~q  & ( !\mem_reg|registers[12][20]~q  & ( (!\ins_mem|memory~39_combout  & (((\ins_mem|memory~32_combout  & \mem_reg|registers[14][20]~DUPLICATE_q )))) # (\ins_mem|memory~39_combout  & (\mem_reg|registers[13][20]~DUPLICATE_q  & 
// (!\ins_mem|memory~32_combout ))) ) ) )

	.dataa(!\mem_reg|registers[13][20]~DUPLICATE_q ),
	.datab(!\ins_mem|memory~39_combout ),
	.datac(!\ins_mem|memory~32_combout ),
	.datad(!\mem_reg|registers[14][20]~DUPLICATE_q ),
	.datae(!\mem_reg|registers[15][20]~q ),
	.dataf(!\mem_reg|registers[12][20]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux11~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux11~3 .extended_lut = "off";
defparam \mem_reg|Mux11~3 .lut_mask = 64'h101C131FD0DCD3DF;
defparam \mem_reg|Mux11~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y11_N38
dffeas \mem_reg|registers[10][20]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux11~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[10][20]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[10][20]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_reg|registers[10][20]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y11_N8
dffeas \mem_reg|registers[9][20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux11~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[9][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[9][20] .is_wysiwyg = "true";
defparam \mem_reg|registers[9][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y10_N46
dffeas \mem_reg|registers[11][20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux11~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[11][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[11][20] .is_wysiwyg = "true";
defparam \mem_reg|registers[11][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y11_N28
dffeas \mem_reg|registers[8][20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux11~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[8][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[8][20] .is_wysiwyg = "true";
defparam \mem_reg|registers[8][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y11_N18
cyclonev_lcell_comb \mem_reg|Mux11~2 (
// Equation(s):
// \mem_reg|Mux11~2_combout  = ( \ins_mem|memory~32_combout  & ( \ins_mem|memory~39_combout  & ( \mem_reg|registers[11][20]~q  ) ) ) # ( !\ins_mem|memory~32_combout  & ( \ins_mem|memory~39_combout  & ( \mem_reg|registers[9][20]~q  ) ) ) # ( 
// \ins_mem|memory~32_combout  & ( !\ins_mem|memory~39_combout  & ( \mem_reg|registers[10][20]~DUPLICATE_q  ) ) ) # ( !\ins_mem|memory~32_combout  & ( !\ins_mem|memory~39_combout  & ( \mem_reg|registers[8][20]~q  ) ) )

	.dataa(!\mem_reg|registers[10][20]~DUPLICATE_q ),
	.datab(!\mem_reg|registers[9][20]~q ),
	.datac(!\mem_reg|registers[11][20]~q ),
	.datad(!\mem_reg|registers[8][20]~q ),
	.datae(!\ins_mem|memory~32_combout ),
	.dataf(!\ins_mem|memory~39_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux11~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux11~2 .extended_lut = "off";
defparam \mem_reg|Mux11~2 .lut_mask = 64'h00FF555533330F0F;
defparam \mem_reg|Mux11~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y14_N50
dffeas \mem_reg|registers[7][20]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux11~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[7][20]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[7][20]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_reg|registers[7][20]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y14_N42
cyclonev_lcell_comb \mem_reg|registers[6][20]~feeder (
// Equation(s):
// \mem_reg|registers[6][20]~feeder_combout  = ( \muxWrite|Mux11~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\muxWrite|Mux11~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|registers[6][20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|registers[6][20]~feeder .extended_lut = "off";
defparam \mem_reg|registers[6][20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mem_reg|registers[6][20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y14_N44
dffeas \mem_reg|registers[6][20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_reg|registers[6][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[6][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[6][20] .is_wysiwyg = "true";
defparam \mem_reg|registers[6][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y14_N22
dffeas \mem_reg|registers[5][20]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux11~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[5][20]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[5][20]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_reg|registers[5][20]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y14_N4
dffeas \mem_reg|registers[4][20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux11~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[4][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[4][20] .is_wysiwyg = "true";
defparam \mem_reg|registers[4][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y14_N27
cyclonev_lcell_comb \mem_reg|Mux11~1 (
// Equation(s):
// \mem_reg|Mux11~1_combout  = ( \mem_reg|registers[4][20]~q  & ( \ins_mem|memory~39_combout  & ( (!\ins_mem|memory~32_combout  & ((\mem_reg|registers[5][20]~DUPLICATE_q ))) # (\ins_mem|memory~32_combout  & (\mem_reg|registers[7][20]~DUPLICATE_q )) ) ) ) # ( 
// !\mem_reg|registers[4][20]~q  & ( \ins_mem|memory~39_combout  & ( (!\ins_mem|memory~32_combout  & ((\mem_reg|registers[5][20]~DUPLICATE_q ))) # (\ins_mem|memory~32_combout  & (\mem_reg|registers[7][20]~DUPLICATE_q )) ) ) ) # ( \mem_reg|registers[4][20]~q  
// & ( !\ins_mem|memory~39_combout  & ( (!\ins_mem|memory~32_combout ) # (\mem_reg|registers[6][20]~q ) ) ) ) # ( !\mem_reg|registers[4][20]~q  & ( !\ins_mem|memory~39_combout  & ( (\mem_reg|registers[6][20]~q  & \ins_mem|memory~32_combout ) ) ) )

	.dataa(!\mem_reg|registers[7][20]~DUPLICATE_q ),
	.datab(!\mem_reg|registers[6][20]~q ),
	.datac(!\mem_reg|registers[5][20]~DUPLICATE_q ),
	.datad(!\ins_mem|memory~32_combout ),
	.datae(!\mem_reg|registers[4][20]~q ),
	.dataf(!\ins_mem|memory~39_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux11~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux11~1 .extended_lut = "off";
defparam \mem_reg|Mux11~1 .lut_mask = 64'h0033FF330F550F55;
defparam \mem_reg|Mux11~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y13_N33
cyclonev_lcell_comb \mem_reg|Mux11~4 (
// Equation(s):
// \mem_reg|Mux11~4_combout  = ( \mem_reg|Mux11~2_combout  & ( \mem_reg|Mux11~1_combout  & ( (!\ins_mem|memory~34_combout  & (((\mem_reg|Mux11~0_combout )) # (\ins_mem|memory~36_combout ))) # (\ins_mem|memory~34_combout  & ((!\ins_mem|memory~36_combout ) # 
// ((\mem_reg|Mux11~3_combout )))) ) ) ) # ( !\mem_reg|Mux11~2_combout  & ( \mem_reg|Mux11~1_combout  & ( (!\ins_mem|memory~34_combout  & (!\ins_mem|memory~36_combout  & (\mem_reg|Mux11~0_combout ))) # (\ins_mem|memory~34_combout  & 
// ((!\ins_mem|memory~36_combout ) # ((\mem_reg|Mux11~3_combout )))) ) ) ) # ( \mem_reg|Mux11~2_combout  & ( !\mem_reg|Mux11~1_combout  & ( (!\ins_mem|memory~34_combout  & (((\mem_reg|Mux11~0_combout )) # (\ins_mem|memory~36_combout ))) # 
// (\ins_mem|memory~34_combout  & (\ins_mem|memory~36_combout  & ((\mem_reg|Mux11~3_combout )))) ) ) ) # ( !\mem_reg|Mux11~2_combout  & ( !\mem_reg|Mux11~1_combout  & ( (!\ins_mem|memory~34_combout  & (!\ins_mem|memory~36_combout  & (\mem_reg|Mux11~0_combout 
// ))) # (\ins_mem|memory~34_combout  & (\ins_mem|memory~36_combout  & ((\mem_reg|Mux11~3_combout )))) ) ) )

	.dataa(!\ins_mem|memory~34_combout ),
	.datab(!\ins_mem|memory~36_combout ),
	.datac(!\mem_reg|Mux11~0_combout ),
	.datad(!\mem_reg|Mux11~3_combout ),
	.datae(!\mem_reg|Mux11~2_combout ),
	.dataf(!\mem_reg|Mux11~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux11~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux11~4 .extended_lut = "off";
defparam \mem_reg|Mux11~4 .lut_mask = 64'h08192A3B4C5D6E7F;
defparam \mem_reg|Mux11~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y13_N57
cyclonev_lcell_comb \muxAluA|out[20]~21 (
// Equation(s):
// \muxAluA|out[20]~21_combout  = ( \con_unit|alua|out~0_combout  & ( \mem_reg|Mux11~4_combout  & ( \p|pc [20] ) ) ) # ( !\con_unit|alua|out~0_combout  & ( \mem_reg|Mux11~4_combout  ) ) # ( \con_unit|alua|out~0_combout  & ( !\mem_reg|Mux11~4_combout  & ( 
// \p|pc [20] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\p|pc [20]),
	.datad(gnd),
	.datae(!\con_unit|alua|out~0_combout ),
	.dataf(!\mem_reg|Mux11~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxAluA|out[20]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxAluA|out[20]~21 .extended_lut = "off";
defparam \muxAluA|out[20]~21 .lut_mask = 64'h00000F0FFFFF0F0F;
defparam \muxAluA|out[20]~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y9_N6
cyclonev_lcell_comb \alu|Add0~81 (
// Equation(s):
// \alu|Add0~81_sumout  = SUM(( !\muxAluB|out[21]~20_combout  $ (((!\con_unit|aluop|Mux|Mux3~0_combout ) # ((!\ins_mem|memory~30_combout ) # (\ins_mem|LessThan0~2_combout )))) ) + ( \muxAluA|out[21]~20_combout  ) + ( \alu|Add0~86  ))
// \alu|Add0~82  = CARRY(( !\muxAluB|out[21]~20_combout  $ (((!\con_unit|aluop|Mux|Mux3~0_combout ) # ((!\ins_mem|memory~30_combout ) # (\ins_mem|LessThan0~2_combout )))) ) + ( \muxAluA|out[21]~20_combout  ) + ( \alu|Add0~86  ))

	.dataa(!\con_unit|aluop|Mux|Mux3~0_combout ),
	.datab(!\ins_mem|LessThan0~2_combout ),
	.datac(!\ins_mem|memory~30_combout ),
	.datad(!\muxAluB|out[21]~20_combout ),
	.datae(gnd),
	.dataf(!\muxAluA|out[21]~20_combout ),
	.datag(gnd),
	.cin(\alu|Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~81_sumout ),
	.cout(\alu|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~81 .extended_lut = "off";
defparam \alu|Add0~81 .lut_mask = 64'h0000FF00000004FB;
defparam \alu|Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y10_N3
cyclonev_lcell_comb \alu|Mux10~1 (
// Equation(s):
// \alu|Mux10~1_combout  = ( \alu|Add0~81_sumout  & ( (\alu|Mux10~0_combout ) # (\alu|Mux14~0_combout ) ) ) # ( !\alu|Add0~81_sumout  & ( \alu|Mux10~0_combout  ) )

	.dataa(!\alu|Mux14~0_combout ),
	.datab(gnd),
	.datac(!\alu|Mux10~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alu|Add0~81_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Mux10~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Mux10~1 .extended_lut = "off";
defparam \alu|Mux10~1 .lut_mask = 64'h0F0F0F0F5F5F5F5F;
defparam \alu|Mux10~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y16_N57
cyclonev_lcell_comb \adder|Add0~81 (
// Equation(s):
// \adder|Add0~81_sumout  = SUM(( \p|pc [21] ) + ( GND ) + ( \adder|Add0~86  ))
// \adder|Add0~82  = CARRY(( \p|pc [21] ) + ( GND ) + ( \adder|Add0~86  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\p|pc [21]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\adder|Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\adder|Add0~81_sumout ),
	.cout(\adder|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \adder|Add0~81 .extended_lut = "off";
defparam \adder|Add0~81 .lut_mask = 64'h0000FFFF000000FF;
defparam \adder|Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y10_N4
dffeas \p|pc[21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\alu|Mux10~1_combout ),
	.asdata(\adder|Add0~81_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Branch_U|Mux_32x1_Select|Mux0~14_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p|pc [21]),
	.prn(vcc));
// synopsys translate_off
defparam \p|pc[21] .is_wysiwyg = "true";
defparam \p|pc[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y12_N26
dffeas \mem_reg|registers[9][21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux10~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[9][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[9][21] .is_wysiwyg = "true";
defparam \mem_reg|registers[9][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y9_N31
dffeas \mem_reg|registers[5][21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux10~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[5][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[5][21] .is_wysiwyg = "true";
defparam \mem_reg|registers[5][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y12_N14
dffeas \mem_reg|registers[13][21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux10~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[13][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[13][21] .is_wysiwyg = "true";
defparam \mem_reg|registers[13][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y10_N16
dffeas \mem_reg|registers[1][21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux10~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[1][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[1][21] .is_wysiwyg = "true";
defparam \mem_reg|registers[1][21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y12_N15
cyclonev_lcell_comb \mem_reg|Mux10~1 (
// Equation(s):
// \mem_reg|Mux10~1_combout  = ( \ins_mem|memory~36_combout  & ( \ins_mem|memory~34_combout  & ( \mem_reg|registers[13][21]~q  ) ) ) # ( !\ins_mem|memory~36_combout  & ( \ins_mem|memory~34_combout  & ( \mem_reg|registers[5][21]~q  ) ) ) # ( 
// \ins_mem|memory~36_combout  & ( !\ins_mem|memory~34_combout  & ( \mem_reg|registers[9][21]~q  ) ) ) # ( !\ins_mem|memory~36_combout  & ( !\ins_mem|memory~34_combout  & ( \mem_reg|registers[1][21]~q  ) ) )

	.dataa(!\mem_reg|registers[9][21]~q ),
	.datab(!\mem_reg|registers[5][21]~q ),
	.datac(!\mem_reg|registers[13][21]~q ),
	.datad(!\mem_reg|registers[1][21]~q ),
	.datae(!\ins_mem|memory~36_combout ),
	.dataf(!\ins_mem|memory~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux10~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux10~1 .extended_lut = "off";
defparam \mem_reg|Mux10~1 .lut_mask = 64'h00FF555533330F0F;
defparam \mem_reg|Mux10~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y13_N44
dffeas \mem_reg|registers[2][21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux10~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[2][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[2][21] .is_wysiwyg = "true";
defparam \mem_reg|registers[2][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y13_N10
dffeas \mem_reg|registers[6][21]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux10~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[6][21]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[6][21]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_reg|registers[6][21]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y11_N56
dffeas \mem_reg|registers[10][21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux10~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[10][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[10][21] .is_wysiwyg = "true";
defparam \mem_reg|registers[10][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y12_N2
dffeas \mem_reg|registers[14][21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux10~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[14][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[14][21] .is_wysiwyg = "true";
defparam \mem_reg|registers[14][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y12_N3
cyclonev_lcell_comb \mem_reg|Mux10~2 (
// Equation(s):
// \mem_reg|Mux10~2_combout  = ( \ins_mem|memory~36_combout  & ( \ins_mem|memory~34_combout  & ( \mem_reg|registers[14][21]~q  ) ) ) # ( !\ins_mem|memory~36_combout  & ( \ins_mem|memory~34_combout  & ( \mem_reg|registers[6][21]~DUPLICATE_q  ) ) ) # ( 
// \ins_mem|memory~36_combout  & ( !\ins_mem|memory~34_combout  & ( \mem_reg|registers[10][21]~q  ) ) ) # ( !\ins_mem|memory~36_combout  & ( !\ins_mem|memory~34_combout  & ( \mem_reg|registers[2][21]~q  ) ) )

	.dataa(!\mem_reg|registers[2][21]~q ),
	.datab(!\mem_reg|registers[6][21]~DUPLICATE_q ),
	.datac(!\mem_reg|registers[10][21]~q ),
	.datad(!\mem_reg|registers[14][21]~q ),
	.datae(!\ins_mem|memory~36_combout ),
	.dataf(!\ins_mem|memory~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux10~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux10~2 .extended_lut = "off";
defparam \mem_reg|Mux10~2 .lut_mask = 64'h55550F0F333300FF;
defparam \mem_reg|Mux10~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y12_N43
dffeas \mem_reg|registers[12][21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux10~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[12][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[12][21] .is_wysiwyg = "true";
defparam \mem_reg|registers[12][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y10_N52
dffeas \mem_reg|registers[8][21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux10~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[8][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[8][21] .is_wysiwyg = "true";
defparam \mem_reg|registers[8][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y12_N52
dffeas \mem_reg|registers[4][21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux10~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[4][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[4][21] .is_wysiwyg = "true";
defparam \mem_reg|registers[4][21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y12_N45
cyclonev_lcell_comb \mem_reg|Mux10~0 (
// Equation(s):
// \mem_reg|Mux10~0_combout  = ( \ins_mem|memory~36_combout  & ( \ins_mem|memory~10_combout  & ( (!\ins_mem|memory~33_combout  & ((\mem_reg|registers[8][21]~q ))) # (\ins_mem|memory~33_combout  & (\mem_reg|registers[12][21]~q )) ) ) ) # ( 
// !\ins_mem|memory~36_combout  & ( \ins_mem|memory~10_combout  & ( (\ins_mem|memory~33_combout  & \mem_reg|registers[4][21]~q ) ) ) ) # ( \ins_mem|memory~36_combout  & ( !\ins_mem|memory~10_combout  & ( \mem_reg|registers[8][21]~q  ) ) )

	.dataa(!\mem_reg|registers[12][21]~q ),
	.datab(!\mem_reg|registers[8][21]~q ),
	.datac(!\ins_mem|memory~33_combout ),
	.datad(!\mem_reg|registers[4][21]~q ),
	.datae(!\ins_mem|memory~36_combout ),
	.dataf(!\ins_mem|memory~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux10~0 .extended_lut = "off";
defparam \mem_reg|Mux10~0 .lut_mask = 64'h00003333000F3535;
defparam \mem_reg|Mux10~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y9_N25
dffeas \mem_reg|registers[11][21]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux10~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[11][21]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[11][21]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_reg|registers[11][21]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y13_N16
dffeas \mem_reg|registers[3][21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux10~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[3][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[3][21] .is_wysiwyg = "true";
defparam \mem_reg|registers[3][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y9_N7
dffeas \mem_reg|registers[7][21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux10~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[7][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[7][21] .is_wysiwyg = "true";
defparam \mem_reg|registers[7][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y13_N2
dffeas \mem_reg|registers[15][21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux10~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[15][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[15][21] .is_wysiwyg = "true";
defparam \mem_reg|registers[15][21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y13_N3
cyclonev_lcell_comb \mem_reg|Mux10~3 (
// Equation(s):
// \mem_reg|Mux10~3_combout  = ( \ins_mem|memory~34_combout  & ( \ins_mem|memory~36_combout  & ( \mem_reg|registers[15][21]~q  ) ) ) # ( !\ins_mem|memory~34_combout  & ( \ins_mem|memory~36_combout  & ( \mem_reg|registers[11][21]~DUPLICATE_q  ) ) ) # ( 
// \ins_mem|memory~34_combout  & ( !\ins_mem|memory~36_combout  & ( \mem_reg|registers[7][21]~q  ) ) ) # ( !\ins_mem|memory~34_combout  & ( !\ins_mem|memory~36_combout  & ( \mem_reg|registers[3][21]~q  ) ) )

	.dataa(!\mem_reg|registers[11][21]~DUPLICATE_q ),
	.datab(!\mem_reg|registers[3][21]~q ),
	.datac(!\mem_reg|registers[7][21]~q ),
	.datad(!\mem_reg|registers[15][21]~q ),
	.datae(!\ins_mem|memory~34_combout ),
	.dataf(!\ins_mem|memory~36_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux10~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux10~3 .extended_lut = "off";
defparam \mem_reg|Mux10~3 .lut_mask = 64'h33330F0F555500FF;
defparam \mem_reg|Mux10~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y12_N27
cyclonev_lcell_comb \mem_reg|Mux10~4 (
// Equation(s):
// \mem_reg|Mux10~4_combout  = ( \mem_reg|Mux10~0_combout  & ( \mem_reg|Mux10~3_combout  & ( (!\ins_mem|memory~32_combout  & ((!\ins_mem|memory~39_combout ) # ((\mem_reg|Mux10~1_combout )))) # (\ins_mem|memory~32_combout  & (((\mem_reg|Mux10~2_combout )) # 
// (\ins_mem|memory~39_combout ))) ) ) ) # ( !\mem_reg|Mux10~0_combout  & ( \mem_reg|Mux10~3_combout  & ( (!\ins_mem|memory~32_combout  & (\ins_mem|memory~39_combout  & (\mem_reg|Mux10~1_combout ))) # (\ins_mem|memory~32_combout  & 
// (((\mem_reg|Mux10~2_combout )) # (\ins_mem|memory~39_combout ))) ) ) ) # ( \mem_reg|Mux10~0_combout  & ( !\mem_reg|Mux10~3_combout  & ( (!\ins_mem|memory~32_combout  & ((!\ins_mem|memory~39_combout ) # ((\mem_reg|Mux10~1_combout )))) # 
// (\ins_mem|memory~32_combout  & (!\ins_mem|memory~39_combout  & ((\mem_reg|Mux10~2_combout )))) ) ) ) # ( !\mem_reg|Mux10~0_combout  & ( !\mem_reg|Mux10~3_combout  & ( (!\ins_mem|memory~32_combout  & (\ins_mem|memory~39_combout  & (\mem_reg|Mux10~1_combout 
// ))) # (\ins_mem|memory~32_combout  & (!\ins_mem|memory~39_combout  & ((\mem_reg|Mux10~2_combout )))) ) ) )

	.dataa(!\ins_mem|memory~32_combout ),
	.datab(!\ins_mem|memory~39_combout ),
	.datac(!\mem_reg|Mux10~1_combout ),
	.datad(!\mem_reg|Mux10~2_combout ),
	.datae(!\mem_reg|Mux10~0_combout ),
	.dataf(!\mem_reg|Mux10~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux10~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux10~4 .extended_lut = "off";
defparam \mem_reg|Mux10~4 .lut_mask = 64'h02468ACE13579BDF;
defparam \mem_reg|Mux10~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y9_N45
cyclonev_lcell_comb \muxAluA|out[21]~20 (
// Equation(s):
// \muxAluA|out[21]~20_combout  = ( \mem_reg|Mux10~4_combout  & ( (!\con_unit|alua|out~0_combout ) # (\p|pc [21]) ) ) # ( !\mem_reg|Mux10~4_combout  & ( (\p|pc [21] & \con_unit|alua|out~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\p|pc [21]),
	.datad(!\con_unit|alua|out~0_combout ),
	.datae(gnd),
	.dataf(!\mem_reg|Mux10~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxAluA|out[21]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxAluA|out[21]~20 .extended_lut = "off";
defparam \muxAluA|out[21]~20 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \muxAluA|out[21]~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y9_N9
cyclonev_lcell_comb \alu|Add0~77 (
// Equation(s):
// \alu|Add0~77_sumout  = SUM(( !\muxAluB|out[22]~19_combout  $ (((!\con_unit|aluop|Mux|Mux3~0_combout ) # ((!\ins_mem|memory~30_combout ) # (\ins_mem|LessThan0~2_combout )))) ) + ( \muxAluA|out[22]~19_combout  ) + ( \alu|Add0~82  ))
// \alu|Add0~78  = CARRY(( !\muxAluB|out[22]~19_combout  $ (((!\con_unit|aluop|Mux|Mux3~0_combout ) # ((!\ins_mem|memory~30_combout ) # (\ins_mem|LessThan0~2_combout )))) ) + ( \muxAluA|out[22]~19_combout  ) + ( \alu|Add0~82  ))

	.dataa(!\con_unit|aluop|Mux|Mux3~0_combout ),
	.datab(!\ins_mem|LessThan0~2_combout ),
	.datac(!\ins_mem|memory~30_combout ),
	.datad(!\muxAluB|out[22]~19_combout ),
	.datae(gnd),
	.dataf(!\muxAluA|out[22]~19_combout ),
	.datag(gnd),
	.cin(\alu|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~77_sumout ),
	.cout(\alu|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~77 .extended_lut = "off";
defparam \alu|Add0~77 .lut_mask = 64'h0000FF00000004FB;
defparam \alu|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y10_N42
cyclonev_lcell_comb \alu|Mux9~1 (
// Equation(s):
// \alu|Mux9~1_combout  = ( \alu|Add0~77_sumout  & ( (\alu|Mux9~0_combout ) # (\alu|Mux14~0_combout ) ) ) # ( !\alu|Add0~77_sumout  & ( \alu|Mux9~0_combout  ) )

	.dataa(!\alu|Mux14~0_combout ),
	.datab(gnd),
	.datac(!\alu|Mux9~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alu|Add0~77_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Mux9~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Mux9~1 .extended_lut = "off";
defparam \alu|Mux9~1 .lut_mask = 64'h0F0F0F0F5F5F5F5F;
defparam \alu|Mux9~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y15_N30
cyclonev_lcell_comb \adder|Add0~77 (
// Equation(s):
// \adder|Add0~77_sumout  = SUM(( \p|pc[22]~DUPLICATE_q  ) + ( GND ) + ( \adder|Add0~82  ))
// \adder|Add0~78  = CARRY(( \p|pc[22]~DUPLICATE_q  ) + ( GND ) + ( \adder|Add0~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\p|pc[22]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\adder|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\adder|Add0~77_sumout ),
	.cout(\adder|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \adder|Add0~77 .extended_lut = "off";
defparam \adder|Add0~77 .lut_mask = 64'h0000FFFF00000F0F;
defparam \adder|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y10_N43
dffeas \p|pc[22]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\alu|Mux9~1_combout ),
	.asdata(\adder|Add0~77_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Branch_U|Mux_32x1_Select|Mux0~14_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p|pc[22]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \p|pc[22]~DUPLICATE .is_wysiwyg = "true";
defparam \p|pc[22]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y13_N41
dffeas \mem_reg|registers[3][22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux9~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[3][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[3][22] .is_wysiwyg = "true";
defparam \mem_reg|registers[3][22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y10_N36
cyclonev_lcell_comb \mem_reg|registers[1][22]~feeder (
// Equation(s):
// \mem_reg|registers[1][22]~feeder_combout  = ( \muxWrite|Mux9~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\muxWrite|Mux9~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|registers[1][22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|registers[1][22]~feeder .extended_lut = "off";
defparam \mem_reg|registers[1][22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mem_reg|registers[1][22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y10_N37
dffeas \mem_reg|registers[1][22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_reg|registers[1][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[1][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[1][22] .is_wysiwyg = "true";
defparam \mem_reg|registers[1][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y13_N26
dffeas \mem_reg|registers[2][22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux9~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[2][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[2][22] .is_wysiwyg = "true";
defparam \mem_reg|registers[2][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y13_N27
cyclonev_lcell_comb \mem_reg|Mux9~0 (
// Equation(s):
// \mem_reg|Mux9~0_combout  = ( \ins_mem|memory~32_combout  & ( \ins_mem|memory~5_combout  & ( (!\ins_mem|memory~4_combout  & ((\mem_reg|registers[2][22]~q ))) # (\ins_mem|memory~4_combout  & (\mem_reg|registers[3][22]~q )) ) ) ) # ( 
// !\ins_mem|memory~32_combout  & ( \ins_mem|memory~5_combout  & ( (\ins_mem|memory~4_combout  & \mem_reg|registers[1][22]~q ) ) ) ) # ( \ins_mem|memory~32_combout  & ( !\ins_mem|memory~5_combout  & ( \mem_reg|registers[2][22]~q  ) ) )

	.dataa(!\ins_mem|memory~4_combout ),
	.datab(!\mem_reg|registers[3][22]~q ),
	.datac(!\mem_reg|registers[1][22]~q ),
	.datad(!\mem_reg|registers[2][22]~q ),
	.datae(!\ins_mem|memory~32_combout ),
	.dataf(!\ins_mem|memory~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux9~0 .extended_lut = "off";
defparam \mem_reg|Mux9~0 .lut_mask = 64'h000000FF050511BB;
defparam \mem_reg|Mux9~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y10_N47
dffeas \mem_reg|registers[10][22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux9~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[10][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[10][22] .is_wysiwyg = "true";
defparam \mem_reg|registers[10][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y11_N52
dffeas \mem_reg|registers[9][22]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux9~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[9][22]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[9][22]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_reg|registers[9][22]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y10_N56
dffeas \mem_reg|registers[8][22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux9~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[8][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[8][22] .is_wysiwyg = "true";
defparam \mem_reg|registers[8][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y10_N2
dffeas \mem_reg|registers[11][22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux9~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[11][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[11][22] .is_wysiwyg = "true";
defparam \mem_reg|registers[11][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y10_N3
cyclonev_lcell_comb \mem_reg|Mux9~2 (
// Equation(s):
// \mem_reg|Mux9~2_combout  = ( \mem_reg|registers[11][22]~q  & ( \ins_mem|memory~39_combout  & ( (\mem_reg|registers[9][22]~DUPLICATE_q ) # (\ins_mem|memory~32_combout ) ) ) ) # ( !\mem_reg|registers[11][22]~q  & ( \ins_mem|memory~39_combout  & ( 
// (!\ins_mem|memory~32_combout  & \mem_reg|registers[9][22]~DUPLICATE_q ) ) ) ) # ( \mem_reg|registers[11][22]~q  & ( !\ins_mem|memory~39_combout  & ( (!\ins_mem|memory~32_combout  & ((\mem_reg|registers[8][22]~q ))) # (\ins_mem|memory~32_combout  & 
// (\mem_reg|registers[10][22]~q )) ) ) ) # ( !\mem_reg|registers[11][22]~q  & ( !\ins_mem|memory~39_combout  & ( (!\ins_mem|memory~32_combout  & ((\mem_reg|registers[8][22]~q ))) # (\ins_mem|memory~32_combout  & (\mem_reg|registers[10][22]~q )) ) ) )

	.dataa(!\ins_mem|memory~32_combout ),
	.datab(!\mem_reg|registers[10][22]~q ),
	.datac(!\mem_reg|registers[9][22]~DUPLICATE_q ),
	.datad(!\mem_reg|registers[8][22]~q ),
	.datae(!\mem_reg|registers[11][22]~q ),
	.dataf(!\ins_mem|memory~39_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux9~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux9~2 .extended_lut = "off";
defparam \mem_reg|Mux9~2 .lut_mask = 64'h11BB11BB0A0A5F5F;
defparam \mem_reg|Mux9~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y11_N25
dffeas \mem_reg|registers[13][22]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux9~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[13][22]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[13][22]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_reg|registers[13][22]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y13_N55
dffeas \mem_reg|registers[15][22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux9~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[15][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[15][22] .is_wysiwyg = "true";
defparam \mem_reg|registers[15][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y11_N12
cyclonev_lcell_comb \mem_reg|registers[12][22]~feeder (
// Equation(s):
// \mem_reg|registers[12][22]~feeder_combout  = ( \muxWrite|Mux9~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\muxWrite|Mux9~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|registers[12][22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|registers[12][22]~feeder .extended_lut = "off";
defparam \mem_reg|registers[12][22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mem_reg|registers[12][22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y11_N14
dffeas \mem_reg|registers[12][22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_reg|registers[12][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[12][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[12][22] .is_wysiwyg = "true";
defparam \mem_reg|registers[12][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y11_N44
dffeas \mem_reg|registers[14][22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux9~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[14][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[14][22] .is_wysiwyg = "true";
defparam \mem_reg|registers[14][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y10_N27
cyclonev_lcell_comb \mem_reg|Mux9~3 (
// Equation(s):
// \mem_reg|Mux9~3_combout  = ( \mem_reg|registers[14][22]~q  & ( \ins_mem|memory~32_combout  & ( (!\ins_mem|memory~39_combout ) # (\mem_reg|registers[15][22]~q ) ) ) ) # ( !\mem_reg|registers[14][22]~q  & ( \ins_mem|memory~32_combout  & ( 
// (\ins_mem|memory~39_combout  & \mem_reg|registers[15][22]~q ) ) ) ) # ( \mem_reg|registers[14][22]~q  & ( !\ins_mem|memory~32_combout  & ( (!\ins_mem|memory~39_combout  & ((\mem_reg|registers[12][22]~q ))) # (\ins_mem|memory~39_combout  & 
// (\mem_reg|registers[13][22]~DUPLICATE_q )) ) ) ) # ( !\mem_reg|registers[14][22]~q  & ( !\ins_mem|memory~32_combout  & ( (!\ins_mem|memory~39_combout  & ((\mem_reg|registers[12][22]~q ))) # (\ins_mem|memory~39_combout  & 
// (\mem_reg|registers[13][22]~DUPLICATE_q )) ) ) )

	.dataa(!\ins_mem|memory~39_combout ),
	.datab(!\mem_reg|registers[13][22]~DUPLICATE_q ),
	.datac(!\mem_reg|registers[15][22]~q ),
	.datad(!\mem_reg|registers[12][22]~q ),
	.datae(!\mem_reg|registers[14][22]~q ),
	.dataf(!\ins_mem|memory~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux9~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux9~3 .extended_lut = "off";
defparam \mem_reg|Mux9~3 .lut_mask = 64'h11BB11BB0505AFAF;
defparam \mem_reg|Mux9~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y9_N20
dffeas \mem_reg|registers[6][22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux9~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[6][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[6][22] .is_wysiwyg = "true";
defparam \mem_reg|registers[6][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y14_N7
dffeas \mem_reg|registers[4][22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux9~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[4][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[4][22] .is_wysiwyg = "true";
defparam \mem_reg|registers[4][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y9_N8
dffeas \mem_reg|registers[5][22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux9~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[5][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[5][22] .is_wysiwyg = "true";
defparam \mem_reg|registers[5][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y9_N50
dffeas \mem_reg|registers[7][22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux9~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[7][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[7][22] .is_wysiwyg = "true";
defparam \mem_reg|registers[7][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y9_N51
cyclonev_lcell_comb \mem_reg|Mux9~1 (
// Equation(s):
// \mem_reg|Mux9~1_combout  = ( \ins_mem|memory~32_combout  & ( \ins_mem|memory~39_combout  & ( \mem_reg|registers[7][22]~q  ) ) ) # ( !\ins_mem|memory~32_combout  & ( \ins_mem|memory~39_combout  & ( \mem_reg|registers[5][22]~q  ) ) ) # ( 
// \ins_mem|memory~32_combout  & ( !\ins_mem|memory~39_combout  & ( \mem_reg|registers[6][22]~q  ) ) ) # ( !\ins_mem|memory~32_combout  & ( !\ins_mem|memory~39_combout  & ( \mem_reg|registers[4][22]~q  ) ) )

	.dataa(!\mem_reg|registers[6][22]~q ),
	.datab(!\mem_reg|registers[4][22]~q ),
	.datac(!\mem_reg|registers[5][22]~q ),
	.datad(!\mem_reg|registers[7][22]~q ),
	.datae(!\ins_mem|memory~32_combout ),
	.dataf(!\ins_mem|memory~39_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux9~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux9~1 .extended_lut = "off";
defparam \mem_reg|Mux9~1 .lut_mask = 64'h333355550F0F00FF;
defparam \mem_reg|Mux9~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y10_N57
cyclonev_lcell_comb \mem_reg|Mux9~4 (
// Equation(s):
// \mem_reg|Mux9~4_combout  = ( \mem_reg|Mux9~3_combout  & ( \mem_reg|Mux9~1_combout  & ( ((!\ins_mem|memory~36_combout  & (\mem_reg|Mux9~0_combout )) # (\ins_mem|memory~36_combout  & ((\mem_reg|Mux9~2_combout )))) # (\ins_mem|memory~34_combout ) ) ) ) # ( 
// !\mem_reg|Mux9~3_combout  & ( \mem_reg|Mux9~1_combout  & ( (!\ins_mem|memory~34_combout  & ((!\ins_mem|memory~36_combout  & (\mem_reg|Mux9~0_combout )) # (\ins_mem|memory~36_combout  & ((\mem_reg|Mux9~2_combout ))))) # (\ins_mem|memory~34_combout  & 
// (((!\ins_mem|memory~36_combout )))) ) ) ) # ( \mem_reg|Mux9~3_combout  & ( !\mem_reg|Mux9~1_combout  & ( (!\ins_mem|memory~34_combout  & ((!\ins_mem|memory~36_combout  & (\mem_reg|Mux9~0_combout )) # (\ins_mem|memory~36_combout  & 
// ((\mem_reg|Mux9~2_combout ))))) # (\ins_mem|memory~34_combout  & (((\ins_mem|memory~36_combout )))) ) ) ) # ( !\mem_reg|Mux9~3_combout  & ( !\mem_reg|Mux9~1_combout  & ( (!\ins_mem|memory~34_combout  & ((!\ins_mem|memory~36_combout  & 
// (\mem_reg|Mux9~0_combout )) # (\ins_mem|memory~36_combout  & ((\mem_reg|Mux9~2_combout ))))) ) ) )

	.dataa(!\mem_reg|Mux9~0_combout ),
	.datab(!\mem_reg|Mux9~2_combout ),
	.datac(!\ins_mem|memory~34_combout ),
	.datad(!\ins_mem|memory~36_combout ),
	.datae(!\mem_reg|Mux9~3_combout ),
	.dataf(!\mem_reg|Mux9~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux9~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux9~4 .extended_lut = "off";
defparam \mem_reg|Mux9~4 .lut_mask = 64'h5030503F5F305F3F;
defparam \mem_reg|Mux9~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y9_N54
cyclonev_lcell_comb \muxAluA|out[22]~19 (
// Equation(s):
// \muxAluA|out[22]~19_combout  = ( \con_unit|alua|out~0_combout  & ( \mem_reg|Mux9~4_combout  & ( \p|pc[22]~DUPLICATE_q  ) ) ) # ( !\con_unit|alua|out~0_combout  & ( \mem_reg|Mux9~4_combout  ) ) # ( \con_unit|alua|out~0_combout  & ( !\mem_reg|Mux9~4_combout 
//  & ( \p|pc[22]~DUPLICATE_q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\p|pc[22]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\con_unit|alua|out~0_combout ),
	.dataf(!\mem_reg|Mux9~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxAluA|out[22]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxAluA|out[22]~19 .extended_lut = "off";
defparam \muxAluA|out[22]~19 .lut_mask = 64'h00000F0FFFFF0F0F;
defparam \muxAluA|out[22]~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y9_N12
cyclonev_lcell_comb \alu|Add0~73 (
// Equation(s):
// \alu|Add0~73_sumout  = SUM(( !\muxAluB|out[23]~18_combout  $ (((!\con_unit|aluop|Mux|Mux3~0_combout ) # ((!\ins_mem|memory~30_combout ) # (\ins_mem|LessThan0~2_combout )))) ) + ( \muxAluA|out[23]~18_combout  ) + ( \alu|Add0~78  ))
// \alu|Add0~74  = CARRY(( !\muxAluB|out[23]~18_combout  $ (((!\con_unit|aluop|Mux|Mux3~0_combout ) # ((!\ins_mem|memory~30_combout ) # (\ins_mem|LessThan0~2_combout )))) ) + ( \muxAluA|out[23]~18_combout  ) + ( \alu|Add0~78  ))

	.dataa(!\con_unit|aluop|Mux|Mux3~0_combout ),
	.datab(!\ins_mem|LessThan0~2_combout ),
	.datac(!\ins_mem|memory~30_combout ),
	.datad(!\muxAluB|out[23]~18_combout ),
	.datae(gnd),
	.dataf(!\muxAluA|out[23]~18_combout ),
	.datag(gnd),
	.cin(\alu|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~73_sumout ),
	.cout(\alu|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~73 .extended_lut = "off";
defparam \alu|Add0~73 .lut_mask = 64'h0000FF00000004FB;
defparam \alu|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y10_N45
cyclonev_lcell_comb \alu|Mux8~1 (
// Equation(s):
// \alu|Mux8~1_combout  = ( \alu|Add0~73_sumout  & ( (\alu|Mux8~0_combout ) # (\alu|Mux14~0_combout ) ) ) # ( !\alu|Add0~73_sumout  & ( \alu|Mux8~0_combout  ) )

	.dataa(!\alu|Mux14~0_combout ),
	.datab(gnd),
	.datac(!\alu|Mux8~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alu|Add0~73_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Mux8~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Mux8~1 .extended_lut = "off";
defparam \alu|Mux8~1 .lut_mask = 64'h0F0F0F0F5F5F5F5F;
defparam \alu|Mux8~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y15_N33
cyclonev_lcell_comb \adder|Add0~73 (
// Equation(s):
// \adder|Add0~73_sumout  = SUM(( \p|pc [23] ) + ( GND ) + ( \adder|Add0~78  ))
// \adder|Add0~74  = CARRY(( \p|pc [23] ) + ( GND ) + ( \adder|Add0~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\p|pc [23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\adder|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\adder|Add0~73_sumout ),
	.cout(\adder|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \adder|Add0~73 .extended_lut = "off";
defparam \adder|Add0~73 .lut_mask = 64'h0000FFFF00000F0F;
defparam \adder|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y10_N47
dffeas \p|pc[23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\alu|Mux8~1_combout ),
	.asdata(\adder|Add0~73_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Branch_U|Mux_32x1_Select|Mux0~14_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p|pc [23]),
	.prn(vcc));
// synopsys translate_off
defparam \p|pc[23] .is_wysiwyg = "true";
defparam \p|pc[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y12_N32
dffeas \mem_reg|registers[4][23]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux8~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[4][23]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[4][23]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_reg|registers[4][23]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y12_N9
cyclonev_lcell_comb \mem_reg|Mux8~0 (
// Equation(s):
// \mem_reg|Mux8~0_combout  = ( \ins_mem|memory~36_combout  & ( \ins_mem|memory~10_combout  & ( (!\ins_mem|memory~33_combout  & (\mem_reg|registers[8][23]~q )) # (\ins_mem|memory~33_combout  & ((\mem_reg|registers[12][23]~q ))) ) ) ) # ( 
// !\ins_mem|memory~36_combout  & ( \ins_mem|memory~10_combout  & ( (\ins_mem|memory~33_combout  & \mem_reg|registers[4][23]~DUPLICATE_q ) ) ) ) # ( \ins_mem|memory~36_combout  & ( !\ins_mem|memory~10_combout  & ( \mem_reg|registers[8][23]~q  ) ) )

	.dataa(!\ins_mem|memory~33_combout ),
	.datab(!\mem_reg|registers[4][23]~DUPLICATE_q ),
	.datac(!\mem_reg|registers[8][23]~q ),
	.datad(!\mem_reg|registers[12][23]~q ),
	.datae(!\ins_mem|memory~36_combout ),
	.dataf(!\ins_mem|memory~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux8~0 .extended_lut = "off";
defparam \mem_reg|Mux8~0 .lut_mask = 64'h00000F0F11110A5F;
defparam \mem_reg|Mux8~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y8_N32
dffeas \mem_reg|registers[13][23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux8~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[13][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[13][23] .is_wysiwyg = "true";
defparam \mem_reg|registers[13][23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y8_N33
cyclonev_lcell_comb \mem_reg|Mux8~1 (
// Equation(s):
// \mem_reg|Mux8~1_combout  = ( \ins_mem|memory~34_combout  & ( \ins_mem|memory~36_combout  & ( \mem_reg|registers[13][23]~q  ) ) ) # ( !\ins_mem|memory~34_combout  & ( \ins_mem|memory~36_combout  & ( \mem_reg|registers[9][23]~q  ) ) ) # ( 
// \ins_mem|memory~34_combout  & ( !\ins_mem|memory~36_combout  & ( \mem_reg|registers[5][23]~q  ) ) ) # ( !\ins_mem|memory~34_combout  & ( !\ins_mem|memory~36_combout  & ( \mem_reg|registers[1][23]~q  ) ) )

	.dataa(!\mem_reg|registers[5][23]~q ),
	.datab(!\mem_reg|registers[1][23]~q ),
	.datac(!\mem_reg|registers[13][23]~q ),
	.datad(!\mem_reg|registers[9][23]~q ),
	.datae(!\ins_mem|memory~34_combout ),
	.dataf(!\ins_mem|memory~36_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux8~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux8~1 .extended_lut = "off";
defparam \mem_reg|Mux8~1 .lut_mask = 64'h3333555500FF0F0F;
defparam \mem_reg|Mux8~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y8_N38
dffeas \mem_reg|registers[15][23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux8~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[15][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[15][23] .is_wysiwyg = "true";
defparam \mem_reg|registers[15][23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y8_N39
cyclonev_lcell_comb \mem_reg|Mux8~3 (
// Equation(s):
// \mem_reg|Mux8~3_combout  = ( \ins_mem|memory~34_combout  & ( \ins_mem|memory~36_combout  & ( \mem_reg|registers[15][23]~q  ) ) ) # ( !\ins_mem|memory~34_combout  & ( \ins_mem|memory~36_combout  & ( \mem_reg|registers[11][23]~q  ) ) ) # ( 
// \ins_mem|memory~34_combout  & ( !\ins_mem|memory~36_combout  & ( \mem_reg|registers[7][23]~q  ) ) ) # ( !\ins_mem|memory~34_combout  & ( !\ins_mem|memory~36_combout  & ( \mem_reg|registers[3][23]~DUPLICATE_q  ) ) )

	.dataa(!\mem_reg|registers[15][23]~q ),
	.datab(!\mem_reg|registers[7][23]~q ),
	.datac(!\mem_reg|registers[11][23]~q ),
	.datad(!\mem_reg|registers[3][23]~DUPLICATE_q ),
	.datae(!\ins_mem|memory~34_combout ),
	.dataf(!\ins_mem|memory~36_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux8~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux8~3 .extended_lut = "off";
defparam \mem_reg|Mux8~3 .lut_mask = 64'h00FF33330F0F5555;
defparam \mem_reg|Mux8~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y8_N13
dffeas \mem_reg|registers[2][23]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux8~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[2][23]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[2][23]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_reg|registers[2][23]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y13_N38
dffeas \mem_reg|registers[14][23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux8~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[14][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[14][23] .is_wysiwyg = "true";
defparam \mem_reg|registers[14][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y13_N54
cyclonev_lcell_comb \mem_reg|Mux8~2 (
// Equation(s):
// \mem_reg|Mux8~2_combout  = ( \ins_mem|memory~34_combout  & ( \ins_mem|memory~36_combout  & ( \mem_reg|registers[14][23]~q  ) ) ) # ( !\ins_mem|memory~34_combout  & ( \ins_mem|memory~36_combout  & ( \mem_reg|registers[10][23]~q  ) ) ) # ( 
// \ins_mem|memory~34_combout  & ( !\ins_mem|memory~36_combout  & ( \mem_reg|registers[6][23]~DUPLICATE_q  ) ) ) # ( !\ins_mem|memory~34_combout  & ( !\ins_mem|memory~36_combout  & ( \mem_reg|registers[2][23]~DUPLICATE_q  ) ) )

	.dataa(!\mem_reg|registers[2][23]~DUPLICATE_q ),
	.datab(!\mem_reg|registers[10][23]~q ),
	.datac(!\mem_reg|registers[14][23]~q ),
	.datad(!\mem_reg|registers[6][23]~DUPLICATE_q ),
	.datae(!\ins_mem|memory~34_combout ),
	.dataf(!\ins_mem|memory~36_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux8~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux8~2 .extended_lut = "off";
defparam \mem_reg|Mux8~2 .lut_mask = 64'h555500FF33330F0F;
defparam \mem_reg|Mux8~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y8_N12
cyclonev_lcell_comb \mem_reg|Mux8~4 (
// Equation(s):
// \mem_reg|Mux8~4_combout  = ( \mem_reg|Mux8~3_combout  & ( \mem_reg|Mux8~2_combout  & ( ((!\ins_mem|memory~39_combout  & (\mem_reg|Mux8~0_combout )) # (\ins_mem|memory~39_combout  & ((\mem_reg|Mux8~1_combout )))) # (\ins_mem|memory~32_combout ) ) ) ) # ( 
// !\mem_reg|Mux8~3_combout  & ( \mem_reg|Mux8~2_combout  & ( (!\ins_mem|memory~32_combout  & ((!\ins_mem|memory~39_combout  & (\mem_reg|Mux8~0_combout )) # (\ins_mem|memory~39_combout  & ((\mem_reg|Mux8~1_combout ))))) # (\ins_mem|memory~32_combout  & 
// (((!\ins_mem|memory~39_combout )))) ) ) ) # ( \mem_reg|Mux8~3_combout  & ( !\mem_reg|Mux8~2_combout  & ( (!\ins_mem|memory~32_combout  & ((!\ins_mem|memory~39_combout  & (\mem_reg|Mux8~0_combout )) # (\ins_mem|memory~39_combout  & 
// ((\mem_reg|Mux8~1_combout ))))) # (\ins_mem|memory~32_combout  & (((\ins_mem|memory~39_combout )))) ) ) ) # ( !\mem_reg|Mux8~3_combout  & ( !\mem_reg|Mux8~2_combout  & ( (!\ins_mem|memory~32_combout  & ((!\ins_mem|memory~39_combout  & 
// (\mem_reg|Mux8~0_combout )) # (\ins_mem|memory~39_combout  & ((\mem_reg|Mux8~1_combout ))))) ) ) )

	.dataa(!\mem_reg|Mux8~0_combout ),
	.datab(!\ins_mem|memory~32_combout ),
	.datac(!\mem_reg|Mux8~1_combout ),
	.datad(!\ins_mem|memory~39_combout ),
	.datae(!\mem_reg|Mux8~3_combout ),
	.dataf(!\mem_reg|Mux8~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux8~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux8~4 .extended_lut = "off";
defparam \mem_reg|Mux8~4 .lut_mask = 64'h440C443F770C773F;
defparam \mem_reg|Mux8~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y8_N24
cyclonev_lcell_comb \muxAluA|out[23]~18 (
// Equation(s):
// \muxAluA|out[23]~18_combout  = ( \con_unit|alua|out~0_combout  & ( \mem_reg|Mux8~4_combout  & ( \p|pc [23] ) ) ) # ( !\con_unit|alua|out~0_combout  & ( \mem_reg|Mux8~4_combout  ) ) # ( \con_unit|alua|out~0_combout  & ( !\mem_reg|Mux8~4_combout  & ( \p|pc 
// [23] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\p|pc [23]),
	.datad(gnd),
	.datae(!\con_unit|alua|out~0_combout ),
	.dataf(!\mem_reg|Mux8~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxAluA|out[23]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxAluA|out[23]~18 .extended_lut = "off";
defparam \muxAluA|out[23]~18 .lut_mask = 64'h00000F0FFFFF0F0F;
defparam \muxAluA|out[23]~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y9_N57
cyclonev_lcell_comb \alu|Mux8~0 (
// Equation(s):
// \alu|Mux8~0_combout  = ( \muxAluB|out[23]~18_combout  & ( \muxAluA|out[23]~18_combout  & ( !\alu|Mux23~0_combout  $ (!\alu|Mux23~1_combout ) ) ) ) # ( !\muxAluB|out[23]~18_combout  & ( \muxAluA|out[23]~18_combout  & ( (!\alu|Mux23~0_combout  & 
// \alu|Mux23~1_combout ) ) ) ) # ( \muxAluB|out[23]~18_combout  & ( !\muxAluA|out[23]~18_combout  & ( (!\alu|Mux23~0_combout  & \alu|Mux23~1_combout ) ) ) )

	.dataa(!\alu|Mux23~0_combout ),
	.datab(gnd),
	.datac(!\alu|Mux23~1_combout ),
	.datad(gnd),
	.datae(!\muxAluB|out[23]~18_combout ),
	.dataf(!\muxAluA|out[23]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Mux8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Mux8~0 .extended_lut = "off";
defparam \alu|Mux8~0 .lut_mask = 64'h00000A0A0A0A5A5A;
defparam \alu|Mux8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y9_N33
cyclonev_lcell_comb \alu|Add0~97 (
// Equation(s):
// \alu|Add0~97_sumout  = SUM(( (!\con_unit|aluop|Mux|Mux3~0_combout  & (((!\con_unit|alubsrc|out~combout  & \mem_reg|Mux33~10_combout )))) # (\con_unit|aluop|Mux|Mux3~0_combout  & (((!\con_unit|alubsrc|out~combout  & \mem_reg|Mux33~10_combout )) # 
// (\ins_mem|instruction[0]~3_combout ))) ) + ( \muxAluA|out[30]~24_combout  ) + ( \alu|Add0~94  ))
// \alu|Add0~98  = CARRY(( (!\con_unit|aluop|Mux|Mux3~0_combout  & (((!\con_unit|alubsrc|out~combout  & \mem_reg|Mux33~10_combout )))) # (\con_unit|aluop|Mux|Mux3~0_combout  & (((!\con_unit|alubsrc|out~combout  & \mem_reg|Mux33~10_combout )) # 
// (\ins_mem|instruction[0]~3_combout ))) ) + ( \muxAluA|out[30]~24_combout  ) + ( \alu|Add0~94  ))

	.dataa(!\con_unit|aluop|Mux|Mux3~0_combout ),
	.datab(!\ins_mem|instruction[0]~3_combout ),
	.datac(!\con_unit|alubsrc|out~combout ),
	.datad(!\mem_reg|Mux33~10_combout ),
	.datae(gnd),
	.dataf(!\muxAluA|out[30]~24_combout ),
	.datag(gnd),
	.cin(\alu|Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~97_sumout ),
	.cout(\alu|Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~97 .extended_lut = "off";
defparam \alu|Add0~97 .lut_mask = 64'h0000FF00000011F1;
defparam \alu|Add0~97 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y9_N36
cyclonev_lcell_comb \alu|Add0~101 (
// Equation(s):
// \alu|Add0~101_sumout  = SUM(( (!\con_unit|alubsrc|out~combout  & (((\ins_mem|instruction[0]~3_combout  & \con_unit|aluop|Mux|Mux3~0_combout )) # (\mem_reg|Mux32~10_combout ))) # (\con_unit|alubsrc|out~combout  & (\ins_mem|instruction[0]~3_combout  & 
// (\con_unit|aluop|Mux|Mux3~0_combout ))) ) + ( \muxAluA|out[31]~25_combout  ) + ( \alu|Add0~98  ))

	.dataa(!\con_unit|alubsrc|out~combout ),
	.datab(!\ins_mem|instruction[0]~3_combout ),
	.datac(!\con_unit|aluop|Mux|Mux3~0_combout ),
	.datad(!\mem_reg|Mux32~10_combout ),
	.datae(gnd),
	.dataf(!\muxAluA|out[31]~25_combout ),
	.datag(gnd),
	.cin(\alu|Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~101_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~101 .extended_lut = "off";
defparam \alu|Add0~101 .lut_mask = 64'h0000FF00000003AB;
defparam \alu|Add0~101 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y13_N42
cyclonev_lcell_comb \alu|Mux0~1 (
// Equation(s):
// \alu|Mux0~1_combout  = ( \alu|Add0~101_sumout  & ( (\alu|Mux0~0_combout ) # (\alu|Mux14~0_combout ) ) ) # ( !\alu|Add0~101_sumout  & ( \alu|Mux0~0_combout  ) )

	.dataa(gnd),
	.datab(!\alu|Mux14~0_combout ),
	.datac(!\alu|Mux0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alu|Add0~101_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Mux0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Mux0~1 .extended_lut = "off";
defparam \alu|Mux0~1 .lut_mask = 64'h0F0F0F0F3F3F3F3F;
defparam \alu|Mux0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y6_N2
dffeas \mem_reg|registers[15][28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux3~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[15][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[15][28] .is_wysiwyg = "true";
defparam \mem_reg|registers[15][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y6_N17
dffeas \mem_reg|registers[12][28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux3~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[12][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[12][28] .is_wysiwyg = "true";
defparam \mem_reg|registers[12][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y6_N40
dffeas \mem_reg|registers[14][28]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux3~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[14][28]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[14][28]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_reg|registers[14][28]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y4_N49
dffeas \mem_reg|registers[13][28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux3~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[13][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[13][28] .is_wysiwyg = "true";
defparam \mem_reg|registers[13][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y6_N6
cyclonev_lcell_comb \mem_reg|Mux35~6 (
// Equation(s):
// \mem_reg|Mux35~6_combout  = ( \mem_reg|registers[14][28]~DUPLICATE_q  & ( \mem_reg|registers[13][28]~q  & ( (!\ins_mem|memory~20_combout  & (((\ins_mem|memory~17_combout ) # (\mem_reg|registers[12][28]~q )))) # (\ins_mem|memory~20_combout  & 
// (((!\ins_mem|memory~17_combout )) # (\mem_reg|registers[15][28]~q ))) ) ) ) # ( !\mem_reg|registers[14][28]~DUPLICATE_q  & ( \mem_reg|registers[13][28]~q  & ( (!\ins_mem|memory~20_combout  & (((\ins_mem|memory~17_combout ) # (\mem_reg|registers[12][28]~q 
// )))) # (\ins_mem|memory~20_combout  & (\mem_reg|registers[15][28]~q  & ((\ins_mem|memory~17_combout )))) ) ) ) # ( \mem_reg|registers[14][28]~DUPLICATE_q  & ( !\mem_reg|registers[13][28]~q  & ( (!\ins_mem|memory~20_combout  & 
// (((\mem_reg|registers[12][28]~q  & !\ins_mem|memory~17_combout )))) # (\ins_mem|memory~20_combout  & (((!\ins_mem|memory~17_combout )) # (\mem_reg|registers[15][28]~q ))) ) ) ) # ( !\mem_reg|registers[14][28]~DUPLICATE_q  & ( !\mem_reg|registers[13][28]~q 
//  & ( (!\ins_mem|memory~20_combout  & (((\mem_reg|registers[12][28]~q  & !\ins_mem|memory~17_combout )))) # (\ins_mem|memory~20_combout  & (\mem_reg|registers[15][28]~q  & ((\ins_mem|memory~17_combout )))) ) ) )

	.dataa(!\ins_mem|memory~20_combout ),
	.datab(!\mem_reg|registers[15][28]~q ),
	.datac(!\mem_reg|registers[12][28]~q ),
	.datad(!\ins_mem|memory~17_combout ),
	.datae(!\mem_reg|registers[14][28]~DUPLICATE_q ),
	.dataf(!\mem_reg|registers[13][28]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux35~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux35~6 .extended_lut = "off";
defparam \mem_reg|Mux35~6 .lut_mask = 64'h0A115F110ABB5FBB;
defparam \mem_reg|Mux35~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y4_N26
dffeas \mem_reg|registers[10][28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux3~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[10][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[10][28] .is_wysiwyg = "true";
defparam \mem_reg|registers[10][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y8_N40
dffeas \mem_reg|registers[9][28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux3~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[9][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[9][28] .is_wysiwyg = "true";
defparam \mem_reg|registers[9][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y10_N49
dffeas \mem_reg|registers[8][28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux3~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[8][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[8][28] .is_wysiwyg = "true";
defparam \mem_reg|registers[8][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y4_N20
dffeas \mem_reg|registers[11][28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux3~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[11][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[11][28] .is_wysiwyg = "true";
defparam \mem_reg|registers[11][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y6_N45
cyclonev_lcell_comb \mem_reg|Mux35~5 (
// Equation(s):
// \mem_reg|Mux35~5_combout  = ( \mem_reg|registers[11][28]~q  & ( \ins_mem|memory~17_combout  & ( (\ins_mem|memory~20_combout ) # (\mem_reg|registers[9][28]~q ) ) ) ) # ( !\mem_reg|registers[11][28]~q  & ( \ins_mem|memory~17_combout  & ( 
// (\mem_reg|registers[9][28]~q  & !\ins_mem|memory~20_combout ) ) ) ) # ( \mem_reg|registers[11][28]~q  & ( !\ins_mem|memory~17_combout  & ( (!\ins_mem|memory~20_combout  & ((\mem_reg|registers[8][28]~q ))) # (\ins_mem|memory~20_combout  & 
// (\mem_reg|registers[10][28]~q )) ) ) ) # ( !\mem_reg|registers[11][28]~q  & ( !\ins_mem|memory~17_combout  & ( (!\ins_mem|memory~20_combout  & ((\mem_reg|registers[8][28]~q ))) # (\ins_mem|memory~20_combout  & (\mem_reg|registers[10][28]~q )) ) ) )

	.dataa(!\mem_reg|registers[10][28]~q ),
	.datab(!\mem_reg|registers[9][28]~q ),
	.datac(!\ins_mem|memory~20_combout ),
	.datad(!\mem_reg|registers[8][28]~q ),
	.datae(!\mem_reg|registers[11][28]~q ),
	.dataf(!\ins_mem|memory~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux35~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux35~5 .extended_lut = "off";
defparam \mem_reg|Mux35~5 .lut_mask = 64'h05F505F530303F3F;
defparam \mem_reg|Mux35~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y6_N41
dffeas \mem_reg|registers[3][28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux3~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[3][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[3][28] .is_wysiwyg = "true";
defparam \mem_reg|registers[3][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y6_N50
dffeas \mem_reg|registers[2][28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux3~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[2][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[2][28] .is_wysiwyg = "true";
defparam \mem_reg|registers[2][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y6_N44
dffeas \mem_reg|registers[1][28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux3~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[1][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[1][28] .is_wysiwyg = "true";
defparam \mem_reg|registers[1][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y6_N48
cyclonev_lcell_comb \mem_reg|Mux35~8 (
// Equation(s):
// \mem_reg|Mux35~8_combout  = ( \mem_reg|registers[1][28]~q  & ( (!\ins_mem|memory~20_combout  & (\ins_mem|memory~17_combout )) # (\ins_mem|memory~20_combout  & ((!\ins_mem|memory~17_combout  & ((\mem_reg|registers[2][28]~q ))) # (\ins_mem|memory~17_combout 
//  & (\mem_reg|registers[3][28]~q )))) ) ) # ( !\mem_reg|registers[1][28]~q  & ( (\ins_mem|memory~20_combout  & ((!\ins_mem|memory~17_combout  & ((\mem_reg|registers[2][28]~q ))) # (\ins_mem|memory~17_combout  & (\mem_reg|registers[3][28]~q )))) ) )

	.dataa(!\ins_mem|memory~20_combout ),
	.datab(!\ins_mem|memory~17_combout ),
	.datac(!\mem_reg|registers[3][28]~q ),
	.datad(!\mem_reg|registers[2][28]~q ),
	.datae(gnd),
	.dataf(!\mem_reg|registers[1][28]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux35~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux35~8 .extended_lut = "off";
defparam \mem_reg|Mux35~8 .lut_mask = 64'h0145014523672367;
defparam \mem_reg|Mux35~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y9_N38
dffeas \mem_reg|registers[5][28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux3~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[5][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[5][28] .is_wysiwyg = "true";
defparam \mem_reg|registers[5][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y11_N12
cyclonev_lcell_comb \mem_reg|registers[6][28]~feeder (
// Equation(s):
// \mem_reg|registers[6][28]~feeder_combout  = ( \muxWrite|Mux3~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\muxWrite|Mux3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|registers[6][28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|registers[6][28]~feeder .extended_lut = "off";
defparam \mem_reg|registers[6][28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mem_reg|registers[6][28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y11_N14
dffeas \mem_reg|registers[6][28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_reg|registers[6][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[6][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[6][28] .is_wysiwyg = "true";
defparam \mem_reg|registers[6][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y9_N52
dffeas \mem_reg|registers[4][28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux3~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[4][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[4][28] .is_wysiwyg = "true";
defparam \mem_reg|registers[4][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y9_N56
dffeas \mem_reg|registers[7][28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux3~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[7][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[7][28] .is_wysiwyg = "true";
defparam \mem_reg|registers[7][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y9_N57
cyclonev_lcell_comb \mem_reg|Mux35~7 (
// Equation(s):
// \mem_reg|Mux35~7_combout  = ( \ins_mem|memory~20_combout  & ( \ins_mem|memory~17_combout  & ( \mem_reg|registers[7][28]~q  ) ) ) # ( !\ins_mem|memory~20_combout  & ( \ins_mem|memory~17_combout  & ( \mem_reg|registers[5][28]~q  ) ) ) # ( 
// \ins_mem|memory~20_combout  & ( !\ins_mem|memory~17_combout  & ( \mem_reg|registers[6][28]~q  ) ) ) # ( !\ins_mem|memory~20_combout  & ( !\ins_mem|memory~17_combout  & ( \mem_reg|registers[4][28]~q  ) ) )

	.dataa(!\mem_reg|registers[5][28]~q ),
	.datab(!\mem_reg|registers[6][28]~q ),
	.datac(!\mem_reg|registers[4][28]~q ),
	.datad(!\mem_reg|registers[7][28]~q ),
	.datae(!\ins_mem|memory~20_combout ),
	.dataf(!\ins_mem|memory~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux35~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux35~7 .extended_lut = "off";
defparam \mem_reg|Mux35~7 .lut_mask = 64'h0F0F3333555500FF;
defparam \mem_reg|Mux35~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y6_N24
cyclonev_lcell_comb \mem_reg|Mux35~9 (
// Equation(s):
// \mem_reg|Mux35~9_combout  = ( \mem_reg|Mux35~8_combout  & ( \mem_reg|Mux35~7_combout  & ( (!\ins_mem|memory~26_combout ) # ((!\ins_mem|memory~23_combout  & ((\mem_reg|Mux35~5_combout ))) # (\ins_mem|memory~23_combout  & (\mem_reg|Mux35~6_combout ))) ) ) ) 
// # ( !\mem_reg|Mux35~8_combout  & ( \mem_reg|Mux35~7_combout  & ( (!\ins_mem|memory~23_combout  & (((\mem_reg|Mux35~5_combout  & \ins_mem|memory~26_combout )))) # (\ins_mem|memory~23_combout  & (((!\ins_mem|memory~26_combout )) # (\mem_reg|Mux35~6_combout 
// ))) ) ) ) # ( \mem_reg|Mux35~8_combout  & ( !\mem_reg|Mux35~7_combout  & ( (!\ins_mem|memory~23_combout  & (((!\ins_mem|memory~26_combout ) # (\mem_reg|Mux35~5_combout )))) # (\ins_mem|memory~23_combout  & (\mem_reg|Mux35~6_combout  & 
// ((\ins_mem|memory~26_combout )))) ) ) ) # ( !\mem_reg|Mux35~8_combout  & ( !\mem_reg|Mux35~7_combout  & ( (\ins_mem|memory~26_combout  & ((!\ins_mem|memory~23_combout  & ((\mem_reg|Mux35~5_combout ))) # (\ins_mem|memory~23_combout  & 
// (\mem_reg|Mux35~6_combout )))) ) ) )

	.dataa(!\mem_reg|Mux35~6_combout ),
	.datab(!\ins_mem|memory~23_combout ),
	.datac(!\mem_reg|Mux35~5_combout ),
	.datad(!\ins_mem|memory~26_combout ),
	.datae(!\mem_reg|Mux35~8_combout ),
	.dataf(!\mem_reg|Mux35~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux35~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux35~9 .extended_lut = "off";
defparam \mem_reg|Mux35~9 .lut_mask = 64'h001DCC1D331DFF1D;
defparam \mem_reg|Mux35~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y8_N9
cyclonev_lcell_comb \muxAluB|out[28]~1 (
// Equation(s):
// \muxAluB|out[28]~1_combout  = ( \mem_reg|Mux35~9_combout  & ( \mem_reg|Mux35~4_combout  & ( !\con_unit|alubsrc|out~combout  ) ) ) # ( !\mem_reg|Mux35~9_combout  & ( \mem_reg|Mux35~4_combout  & ( (!\con_unit|alubsrc|out~combout  & \ins_mem|memory~7_combout 
// ) ) ) ) # ( \mem_reg|Mux35~9_combout  & ( !\mem_reg|Mux35~4_combout  & ( (!\con_unit|alubsrc|out~combout  & !\ins_mem|memory~7_combout ) ) ) )

	.dataa(!\con_unit|alubsrc|out~combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ins_mem|memory~7_combout ),
	.datae(!\mem_reg|Mux35~9_combout ),
	.dataf(!\mem_reg|Mux35~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxAluB|out[28]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxAluB|out[28]~1 .extended_lut = "off";
defparam \muxAluB|out[28]~1 .lut_mask = 64'h0000AA0000AAAAAA;
defparam \muxAluB|out[28]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y6_N41
dffeas \mem_reg|registers[14][28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux3~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[14][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[14][28] .is_wysiwyg = "true";
defparam \mem_reg|registers[14][28] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y6_N0
cyclonev_lcell_comb \mem_reg|Mux3~3 (
// Equation(s):
// \mem_reg|Mux3~3_combout  = ( \mem_reg|registers[15][28]~q  & ( \ins_mem|memory~39_combout  & ( (\mem_reg|registers[13][28]~q ) # (\ins_mem|memory~32_combout ) ) ) ) # ( !\mem_reg|registers[15][28]~q  & ( \ins_mem|memory~39_combout  & ( 
// (!\ins_mem|memory~32_combout  & \mem_reg|registers[13][28]~q ) ) ) ) # ( \mem_reg|registers[15][28]~q  & ( !\ins_mem|memory~39_combout  & ( (!\ins_mem|memory~32_combout  & ((\mem_reg|registers[12][28]~q ))) # (\ins_mem|memory~32_combout  & 
// (\mem_reg|registers[14][28]~q )) ) ) ) # ( !\mem_reg|registers[15][28]~q  & ( !\ins_mem|memory~39_combout  & ( (!\ins_mem|memory~32_combout  & ((\mem_reg|registers[12][28]~q ))) # (\ins_mem|memory~32_combout  & (\mem_reg|registers[14][28]~q )) ) ) )

	.dataa(!\ins_mem|memory~32_combout ),
	.datab(!\mem_reg|registers[14][28]~q ),
	.datac(!\mem_reg|registers[13][28]~q ),
	.datad(!\mem_reg|registers[12][28]~q ),
	.datae(!\mem_reg|registers[15][28]~q ),
	.dataf(!\ins_mem|memory~39_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux3~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux3~3 .extended_lut = "off";
defparam \mem_reg|Mux3~3 .lut_mask = 64'h11BB11BB0A0A5F5F;
defparam \mem_reg|Mux3~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y6_N21
cyclonev_lcell_comb \mem_reg|Mux3~0 (
// Equation(s):
// \mem_reg|Mux3~0_combout  = ( \ins_mem|memory~5_combout  & ( \ins_mem|memory~4_combout  & ( (!\ins_mem|memory~32_combout  & (\mem_reg|registers[1][28]~q )) # (\ins_mem|memory~32_combout  & ((\mem_reg|registers[3][28]~q ))) ) ) ) # ( 
// !\ins_mem|memory~5_combout  & ( \ins_mem|memory~4_combout  & ( (\mem_reg|registers[2][28]~q  & \ins_mem|memory~32_combout ) ) ) ) # ( \ins_mem|memory~5_combout  & ( !\ins_mem|memory~4_combout  & ( (\mem_reg|registers[2][28]~q  & \ins_mem|memory~32_combout 
// ) ) ) ) # ( !\ins_mem|memory~5_combout  & ( !\ins_mem|memory~4_combout  & ( (\mem_reg|registers[2][28]~q  & \ins_mem|memory~32_combout ) ) ) )

	.dataa(!\mem_reg|registers[2][28]~q ),
	.datab(!\mem_reg|registers[1][28]~q ),
	.datac(!\ins_mem|memory~32_combout ),
	.datad(!\mem_reg|registers[3][28]~q ),
	.datae(!\ins_mem|memory~5_combout ),
	.dataf(!\ins_mem|memory~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux3~0 .extended_lut = "off";
defparam \mem_reg|Mux3~0 .lut_mask = 64'h050505050505303F;
defparam \mem_reg|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y8_N36
cyclonev_lcell_comb \mem_reg|Mux3~1 (
// Equation(s):
// \mem_reg|Mux3~1_combout  = ( \mem_reg|registers[6][28]~q  & ( \ins_mem|memory~32_combout  & ( (!\ins_mem|memory~39_combout ) # (\mem_reg|registers[7][28]~q ) ) ) ) # ( !\mem_reg|registers[6][28]~q  & ( \ins_mem|memory~32_combout  & ( 
// (\ins_mem|memory~39_combout  & \mem_reg|registers[7][28]~q ) ) ) ) # ( \mem_reg|registers[6][28]~q  & ( !\ins_mem|memory~32_combout  & ( (!\ins_mem|memory~39_combout  & ((\mem_reg|registers[4][28]~q ))) # (\ins_mem|memory~39_combout  & 
// (\mem_reg|registers[5][28]~q )) ) ) ) # ( !\mem_reg|registers[6][28]~q  & ( !\ins_mem|memory~32_combout  & ( (!\ins_mem|memory~39_combout  & ((\mem_reg|registers[4][28]~q ))) # (\ins_mem|memory~39_combout  & (\mem_reg|registers[5][28]~q )) ) ) )

	.dataa(!\mem_reg|registers[5][28]~q ),
	.datab(!\mem_reg|registers[4][28]~q ),
	.datac(!\ins_mem|memory~39_combout ),
	.datad(!\mem_reg|registers[7][28]~q ),
	.datae(!\mem_reg|registers[6][28]~q ),
	.dataf(!\ins_mem|memory~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux3~1 .extended_lut = "off";
defparam \mem_reg|Mux3~1 .lut_mask = 64'h35353535000FF0FF;
defparam \mem_reg|Mux3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y4_N39
cyclonev_lcell_comb \mem_reg|Mux3~2 (
// Equation(s):
// \mem_reg|Mux3~2_combout  = ( \ins_mem|memory~32_combout  & ( \ins_mem|memory~39_combout  & ( \mem_reg|registers[11][28]~q  ) ) ) # ( !\ins_mem|memory~32_combout  & ( \ins_mem|memory~39_combout  & ( \mem_reg|registers[9][28]~q  ) ) ) # ( 
// \ins_mem|memory~32_combout  & ( !\ins_mem|memory~39_combout  & ( \mem_reg|registers[10][28]~q  ) ) ) # ( !\ins_mem|memory~32_combout  & ( !\ins_mem|memory~39_combout  & ( \mem_reg|registers[8][28]~q  ) ) )

	.dataa(!\mem_reg|registers[11][28]~q ),
	.datab(!\mem_reg|registers[9][28]~q ),
	.datac(!\mem_reg|registers[10][28]~q ),
	.datad(!\mem_reg|registers[8][28]~q ),
	.datae(!\ins_mem|memory~32_combout ),
	.dataf(!\ins_mem|memory~39_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux3~2 .extended_lut = "off";
defparam \mem_reg|Mux3~2 .lut_mask = 64'h00FF0F0F33335555;
defparam \mem_reg|Mux3~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y8_N24
cyclonev_lcell_comb \mem_reg|Mux3~4 (
// Equation(s):
// \mem_reg|Mux3~4_combout  = ( \ins_mem|memory~34_combout  & ( \mem_reg|Mux3~2_combout  & ( (!\ins_mem|memory~36_combout  & ((\mem_reg|Mux3~1_combout ))) # (\ins_mem|memory~36_combout  & (\mem_reg|Mux3~3_combout )) ) ) ) # ( !\ins_mem|memory~34_combout  & ( 
// \mem_reg|Mux3~2_combout  & ( (\ins_mem|memory~36_combout ) # (\mem_reg|Mux3~0_combout ) ) ) ) # ( \ins_mem|memory~34_combout  & ( !\mem_reg|Mux3~2_combout  & ( (!\ins_mem|memory~36_combout  & ((\mem_reg|Mux3~1_combout ))) # (\ins_mem|memory~36_combout  & 
// (\mem_reg|Mux3~3_combout )) ) ) ) # ( !\ins_mem|memory~34_combout  & ( !\mem_reg|Mux3~2_combout  & ( (\mem_reg|Mux3~0_combout  & !\ins_mem|memory~36_combout ) ) ) )

	.dataa(!\mem_reg|Mux3~3_combout ),
	.datab(!\mem_reg|Mux3~0_combout ),
	.datac(!\mem_reg|Mux3~1_combout ),
	.datad(!\ins_mem|memory~36_combout ),
	.datae(!\ins_mem|memory~34_combout ),
	.dataf(!\mem_reg|Mux3~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux3~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux3~4 .extended_lut = "off";
defparam \mem_reg|Mux3~4 .lut_mask = 64'h33000F5533FF0F55;
defparam \mem_reg|Mux3~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y8_N51
cyclonev_lcell_comb \muxAluA|out[28]~1 (
// Equation(s):
// \muxAluA|out[28]~1_combout  = ( \mem_reg|Mux3~4_combout  & ( (!\con_unit|alua|out~0_combout ) # (\p|pc [28]) ) ) # ( !\mem_reg|Mux3~4_combout  & ( (\p|pc [28] & \con_unit|alua|out~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\p|pc [28]),
	.datad(!\con_unit|alua|out~0_combout ),
	.datae(gnd),
	.dataf(!\mem_reg|Mux3~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxAluA|out[28]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxAluA|out[28]~1 .extended_lut = "off";
defparam \muxAluA|out[28]~1 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \muxAluA|out[28]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y9_N30
cyclonev_lcell_comb \alu|Mux3~0 (
// Equation(s):
// \alu|Mux3~0_combout  = ( \muxAluA|out[28]~1_combout  & ( (!\alu|Mux23~0_combout  & ((\alu|Mux23~1_combout ))) # (\alu|Mux23~0_combout  & (\muxAluB|out[28]~1_combout  & !\alu|Mux23~1_combout )) ) ) # ( !\muxAluA|out[28]~1_combout  & ( 
// (\muxAluB|out[28]~1_combout  & (!\alu|Mux23~0_combout  & \alu|Mux23~1_combout )) ) )

	.dataa(gnd),
	.datab(!\muxAluB|out[28]~1_combout ),
	.datac(!\alu|Mux23~0_combout ),
	.datad(!\alu|Mux23~1_combout ),
	.datae(gnd),
	.dataf(!\muxAluA|out[28]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Mux3~0 .extended_lut = "off";
defparam \alu|Mux3~0 .lut_mask = 64'h0030003003F003F0;
defparam \alu|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y4_N40
dffeas \mem_reg|registers[10][27]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux4~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[10][27]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[10][27]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_reg|registers[10][27]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y8_N32
dffeas \mem_reg|registers[11][27]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux4~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[11][27]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[11][27]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_reg|registers[11][27]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y9_N34
dffeas \mem_reg|registers[9][27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux4~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[9][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[9][27] .is_wysiwyg = "true";
defparam \mem_reg|registers[9][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y8_N29
dffeas \mem_reg|registers[8][27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux4~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[8][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[8][27] .is_wysiwyg = "true";
defparam \mem_reg|registers[8][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y8_N33
cyclonev_lcell_comb \mem_reg|Mux36~5 (
// Equation(s):
// \mem_reg|Mux36~5_combout  = ( \ins_mem|memory~17_combout  & ( \ins_mem|memory~20_combout  & ( \mem_reg|registers[11][27]~DUPLICATE_q  ) ) ) # ( !\ins_mem|memory~17_combout  & ( \ins_mem|memory~20_combout  & ( \mem_reg|registers[10][27]~DUPLICATE_q  ) ) ) 
// # ( \ins_mem|memory~17_combout  & ( !\ins_mem|memory~20_combout  & ( \mem_reg|registers[9][27]~q  ) ) ) # ( !\ins_mem|memory~17_combout  & ( !\ins_mem|memory~20_combout  & ( \mem_reg|registers[8][27]~q  ) ) )

	.dataa(!\mem_reg|registers[10][27]~DUPLICATE_q ),
	.datab(!\mem_reg|registers[11][27]~DUPLICATE_q ),
	.datac(!\mem_reg|registers[9][27]~q ),
	.datad(!\mem_reg|registers[8][27]~q ),
	.datae(!\ins_mem|memory~17_combout ),
	.dataf(!\ins_mem|memory~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux36~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux36~5 .extended_lut = "off";
defparam \mem_reg|Mux36~5 .lut_mask = 64'h00FF0F0F55553333;
defparam \mem_reg|Mux36~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y12_N44
dffeas \mem_reg|registers[12][27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux4~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[12][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[12][27] .is_wysiwyg = "true";
defparam \mem_reg|registers[12][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y8_N49
dffeas \mem_reg|registers[15][27]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux4~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[15][27]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[15][27]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_reg|registers[15][27]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y8_N20
dffeas \mem_reg|registers[14][27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux4~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[14][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[14][27] .is_wysiwyg = "true";
defparam \mem_reg|registers[14][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y8_N38
dffeas \mem_reg|registers[13][27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux4~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[13][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[13][27] .is_wysiwyg = "true";
defparam \mem_reg|registers[13][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y8_N45
cyclonev_lcell_comb \mem_reg|Mux36~6 (
// Equation(s):
// \mem_reg|Mux36~6_combout  = ( \mem_reg|registers[13][27]~q  & ( \ins_mem|memory~17_combout  & ( (!\ins_mem|memory~20_combout ) # (\mem_reg|registers[15][27]~DUPLICATE_q ) ) ) ) # ( !\mem_reg|registers[13][27]~q  & ( \ins_mem|memory~17_combout  & ( 
// (\mem_reg|registers[15][27]~DUPLICATE_q  & \ins_mem|memory~20_combout ) ) ) ) # ( \mem_reg|registers[13][27]~q  & ( !\ins_mem|memory~17_combout  & ( (!\ins_mem|memory~20_combout  & (\mem_reg|registers[12][27]~q )) # (\ins_mem|memory~20_combout  & 
// ((\mem_reg|registers[14][27]~q ))) ) ) ) # ( !\mem_reg|registers[13][27]~q  & ( !\ins_mem|memory~17_combout  & ( (!\ins_mem|memory~20_combout  & (\mem_reg|registers[12][27]~q )) # (\ins_mem|memory~20_combout  & ((\mem_reg|registers[14][27]~q ))) ) ) )

	.dataa(!\mem_reg|registers[12][27]~q ),
	.datab(!\mem_reg|registers[15][27]~DUPLICATE_q ),
	.datac(!\ins_mem|memory~20_combout ),
	.datad(!\mem_reg|registers[14][27]~q ),
	.datae(!\mem_reg|registers[13][27]~q ),
	.dataf(!\ins_mem|memory~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux36~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux36~6 .extended_lut = "off";
defparam \mem_reg|Mux36~6 .lut_mask = 64'h505F505F0303F3F3;
defparam \mem_reg|Mux36~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y8_N12
cyclonev_lcell_comb \mem_reg|registers[2][27]~feeder (
// Equation(s):
// \mem_reg|registers[2][27]~feeder_combout  = ( \muxWrite|Mux4~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\muxWrite|Mux4~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|registers[2][27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|registers[2][27]~feeder .extended_lut = "off";
defparam \mem_reg|registers[2][27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mem_reg|registers[2][27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y8_N14
dffeas \mem_reg|registers[2][27]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_reg|registers[2][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[2][27]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[2][27]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_reg|registers[2][27]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y10_N46
dffeas \mem_reg|registers[1][27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux4~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[1][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[1][27] .is_wysiwyg = "true";
defparam \mem_reg|registers[1][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y8_N44
dffeas \mem_reg|registers[3][27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux4~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[3][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[3][27] .is_wysiwyg = "true";
defparam \mem_reg|registers[3][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y8_N0
cyclonev_lcell_comb \mem_reg|Mux36~8 (
// Equation(s):
// \mem_reg|Mux36~8_combout  = ( \ins_mem|memory~20_combout  & ( \ins_mem|memory~17_combout  & ( \mem_reg|registers[3][27]~q  ) ) ) # ( !\ins_mem|memory~20_combout  & ( \ins_mem|memory~17_combout  & ( \mem_reg|registers[1][27]~q  ) ) ) # ( 
// \ins_mem|memory~20_combout  & ( !\ins_mem|memory~17_combout  & ( \mem_reg|registers[2][27]~DUPLICATE_q  ) ) )

	.dataa(gnd),
	.datab(!\mem_reg|registers[2][27]~DUPLICATE_q ),
	.datac(!\mem_reg|registers[1][27]~q ),
	.datad(!\mem_reg|registers[3][27]~q ),
	.datae(!\ins_mem|memory~20_combout ),
	.dataf(!\ins_mem|memory~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux36~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux36~8 .extended_lut = "off";
defparam \mem_reg|Mux36~8 .lut_mask = 64'h000033330F0F00FF;
defparam \mem_reg|Mux36~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y11_N2
dffeas \mem_reg|registers[6][27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux4~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[6][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[6][27] .is_wysiwyg = "true";
defparam \mem_reg|registers[6][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y11_N44
dffeas \mem_reg|registers[7][27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux4~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[7][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[7][27] .is_wysiwyg = "true";
defparam \mem_reg|registers[7][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y12_N56
dffeas \mem_reg|registers[4][27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux4~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[4][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[4][27] .is_wysiwyg = "true";
defparam \mem_reg|registers[4][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y12_N1
dffeas \mem_reg|registers[5][27]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux4~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[5][27]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[5][27]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_reg|registers[5][27]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y11_N21
cyclonev_lcell_comb \mem_reg|Mux36~7 (
// Equation(s):
// \mem_reg|Mux36~7_combout  = ( \ins_mem|memory~20_combout  & ( \mem_reg|registers[5][27]~DUPLICATE_q  & ( (!\ins_mem|memory~17_combout  & (\mem_reg|registers[6][27]~q )) # (\ins_mem|memory~17_combout  & ((\mem_reg|registers[7][27]~q ))) ) ) ) # ( 
// !\ins_mem|memory~20_combout  & ( \mem_reg|registers[5][27]~DUPLICATE_q  & ( (\ins_mem|memory~17_combout ) # (\mem_reg|registers[4][27]~q ) ) ) ) # ( \ins_mem|memory~20_combout  & ( !\mem_reg|registers[5][27]~DUPLICATE_q  & ( (!\ins_mem|memory~17_combout  
// & (\mem_reg|registers[6][27]~q )) # (\ins_mem|memory~17_combout  & ((\mem_reg|registers[7][27]~q ))) ) ) ) # ( !\ins_mem|memory~20_combout  & ( !\mem_reg|registers[5][27]~DUPLICATE_q  & ( (\mem_reg|registers[4][27]~q  & !\ins_mem|memory~17_combout ) ) ) )

	.dataa(!\mem_reg|registers[6][27]~q ),
	.datab(!\mem_reg|registers[7][27]~q ),
	.datac(!\mem_reg|registers[4][27]~q ),
	.datad(!\ins_mem|memory~17_combout ),
	.datae(!\ins_mem|memory~20_combout ),
	.dataf(!\mem_reg|registers[5][27]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux36~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux36~7 .extended_lut = "off";
defparam \mem_reg|Mux36~7 .lut_mask = 64'h0F0055330FFF5533;
defparam \mem_reg|Mux36~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y6_N54
cyclonev_lcell_comb \mem_reg|Mux36~9 (
// Equation(s):
// \mem_reg|Mux36~9_combout  = ( \mem_reg|Mux36~8_combout  & ( \mem_reg|Mux36~7_combout  & ( (!\ins_mem|memory~26_combout ) # ((!\ins_mem|memory~23_combout  & (\mem_reg|Mux36~5_combout )) # (\ins_mem|memory~23_combout  & ((\mem_reg|Mux36~6_combout )))) ) ) ) 
// # ( !\mem_reg|Mux36~8_combout  & ( \mem_reg|Mux36~7_combout  & ( (!\ins_mem|memory~26_combout  & (\ins_mem|memory~23_combout )) # (\ins_mem|memory~26_combout  & ((!\ins_mem|memory~23_combout  & (\mem_reg|Mux36~5_combout )) # (\ins_mem|memory~23_combout  & 
// ((\mem_reg|Mux36~6_combout ))))) ) ) ) # ( \mem_reg|Mux36~8_combout  & ( !\mem_reg|Mux36~7_combout  & ( (!\ins_mem|memory~26_combout  & (!\ins_mem|memory~23_combout )) # (\ins_mem|memory~26_combout  & ((!\ins_mem|memory~23_combout  & 
// (\mem_reg|Mux36~5_combout )) # (\ins_mem|memory~23_combout  & ((\mem_reg|Mux36~6_combout ))))) ) ) ) # ( !\mem_reg|Mux36~8_combout  & ( !\mem_reg|Mux36~7_combout  & ( (\ins_mem|memory~26_combout  & ((!\ins_mem|memory~23_combout  & 
// (\mem_reg|Mux36~5_combout )) # (\ins_mem|memory~23_combout  & ((\mem_reg|Mux36~6_combout ))))) ) ) )

	.dataa(!\ins_mem|memory~26_combout ),
	.datab(!\ins_mem|memory~23_combout ),
	.datac(!\mem_reg|Mux36~5_combout ),
	.datad(!\mem_reg|Mux36~6_combout ),
	.datae(!\mem_reg|Mux36~8_combout ),
	.dataf(!\mem_reg|Mux36~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux36~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux36~9 .extended_lut = "off";
defparam \mem_reg|Mux36~9 .lut_mask = 64'h04158C9D2637AEBF;
defparam \mem_reg|Mux36~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y5_N42
cyclonev_lcell_comb \muxAluB|out[27]~25 (
// Equation(s):
// \muxAluB|out[27]~25_combout  = ( \mem_reg|Mux36~4_combout  & ( \mem_reg|Mux36~9_combout  & ( !\con_unit|alubsrc|out~combout  ) ) ) # ( !\mem_reg|Mux36~4_combout  & ( \mem_reg|Mux36~9_combout  & ( (!\con_unit|alubsrc|out~combout  & 
// !\ins_mem|memory~7_combout ) ) ) ) # ( \mem_reg|Mux36~4_combout  & ( !\mem_reg|Mux36~9_combout  & ( (!\con_unit|alubsrc|out~combout  & \ins_mem|memory~7_combout ) ) ) )

	.dataa(!\con_unit|alubsrc|out~combout ),
	.datab(gnd),
	.datac(!\ins_mem|memory~7_combout ),
	.datad(gnd),
	.datae(!\mem_reg|Mux36~4_combout ),
	.dataf(!\mem_reg|Mux36~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxAluB|out[27]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxAluB|out[27]~25 .extended_lut = "off";
defparam \muxAluB|out[27]~25 .lut_mask = 64'h00000A0AA0A0AAAA;
defparam \muxAluB|out[27]~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y6_N30
cyclonev_lcell_comb \alu|Mux4~0 (
// Equation(s):
// \alu|Mux4~0_combout  = ( \muxAluA|out[27]~29_combout  & ( \alu|Mux23~0_combout  & ( (\muxAluB|out[27]~25_combout  & !\alu|Mux23~1_combout ) ) ) ) # ( \muxAluA|out[27]~29_combout  & ( !\alu|Mux23~0_combout  & ( \alu|Mux23~1_combout  ) ) ) # ( 
// !\muxAluA|out[27]~29_combout  & ( !\alu|Mux23~0_combout  & ( (\muxAluB|out[27]~25_combout  & \alu|Mux23~1_combout ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\muxAluB|out[27]~25_combout ),
	.datad(!\alu|Mux23~1_combout ),
	.datae(!\muxAluA|out[27]~29_combout ),
	.dataf(!\alu|Mux23~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Mux4~0 .extended_lut = "off";
defparam \alu|Mux4~0 .lut_mask = 64'h000F00FF00000F00;
defparam \alu|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y7_N20
dffeas \mem_reg|registers[7][26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux5~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[7][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[7][26] .is_wysiwyg = "true";
defparam \mem_reg|registers[7][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y7_N41
dffeas \mem_reg|registers[5][26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux5~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[5][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[5][26] .is_wysiwyg = "true";
defparam \mem_reg|registers[5][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y8_N39
cyclonev_lcell_comb \mem_reg|registers[4][26]~feeder (
// Equation(s):
// \mem_reg|registers[4][26]~feeder_combout  = ( \muxWrite|Mux5~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\muxWrite|Mux5~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|registers[4][26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|registers[4][26]~feeder .extended_lut = "off";
defparam \mem_reg|registers[4][26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mem_reg|registers[4][26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y8_N40
dffeas \mem_reg|registers[4][26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_reg|registers[4][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[4][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[4][26] .is_wysiwyg = "true";
defparam \mem_reg|registers[4][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y14_N7
dffeas \mem_reg|registers[6][26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux5~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[6][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[6][26] .is_wysiwyg = "true";
defparam \mem_reg|registers[6][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y14_N48
cyclonev_lcell_comb \mem_reg|Mux37~7 (
// Equation(s):
// \mem_reg|Mux37~7_combout  = ( \mem_reg|registers[6][26]~q  & ( \ins_mem|memory~17_combout  & ( (!\ins_mem|memory~20_combout  & ((\mem_reg|registers[5][26]~q ))) # (\ins_mem|memory~20_combout  & (\mem_reg|registers[7][26]~q )) ) ) ) # ( 
// !\mem_reg|registers[6][26]~q  & ( \ins_mem|memory~17_combout  & ( (!\ins_mem|memory~20_combout  & ((\mem_reg|registers[5][26]~q ))) # (\ins_mem|memory~20_combout  & (\mem_reg|registers[7][26]~q )) ) ) ) # ( \mem_reg|registers[6][26]~q  & ( 
// !\ins_mem|memory~17_combout  & ( (\ins_mem|memory~20_combout ) # (\mem_reg|registers[4][26]~q ) ) ) ) # ( !\mem_reg|registers[6][26]~q  & ( !\ins_mem|memory~17_combout  & ( (\mem_reg|registers[4][26]~q  & !\ins_mem|memory~20_combout ) ) ) )

	.dataa(!\mem_reg|registers[7][26]~q ),
	.datab(!\mem_reg|registers[5][26]~q ),
	.datac(!\mem_reg|registers[4][26]~q ),
	.datad(!\ins_mem|memory~20_combout ),
	.datae(!\mem_reg|registers[6][26]~q ),
	.dataf(!\ins_mem|memory~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux37~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux37~7 .extended_lut = "off";
defparam \mem_reg|Mux37~7 .lut_mask = 64'h0F000FFF33553355;
defparam \mem_reg|Mux37~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y9_N59
dffeas \mem_reg|registers[9][26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux5~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[9][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[9][26] .is_wysiwyg = "true";
defparam \mem_reg|registers[9][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y9_N32
dffeas \mem_reg|registers[11][26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux5~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[11][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[11][26] .is_wysiwyg = "true";
defparam \mem_reg|registers[11][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y8_N16
dffeas \mem_reg|registers[8][26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux5~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[8][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[8][26] .is_wysiwyg = "true";
defparam \mem_reg|registers[8][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y14_N20
dffeas \mem_reg|registers[10][26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux5~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[10][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[10][26] .is_wysiwyg = "true";
defparam \mem_reg|registers[10][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y14_N57
cyclonev_lcell_comb \mem_reg|Mux37~5 (
// Equation(s):
// \mem_reg|Mux37~5_combout  = ( \mem_reg|registers[10][26]~q  & ( \ins_mem|memory~17_combout  & ( (!\ins_mem|memory~20_combout  & (\mem_reg|registers[9][26]~q )) # (\ins_mem|memory~20_combout  & ((\mem_reg|registers[11][26]~q ))) ) ) ) # ( 
// !\mem_reg|registers[10][26]~q  & ( \ins_mem|memory~17_combout  & ( (!\ins_mem|memory~20_combout  & (\mem_reg|registers[9][26]~q )) # (\ins_mem|memory~20_combout  & ((\mem_reg|registers[11][26]~q ))) ) ) ) # ( \mem_reg|registers[10][26]~q  & ( 
// !\ins_mem|memory~17_combout  & ( (\mem_reg|registers[8][26]~q ) # (\ins_mem|memory~20_combout ) ) ) ) # ( !\mem_reg|registers[10][26]~q  & ( !\ins_mem|memory~17_combout  & ( (!\ins_mem|memory~20_combout  & \mem_reg|registers[8][26]~q ) ) ) )

	.dataa(!\mem_reg|registers[9][26]~q ),
	.datab(!\ins_mem|memory~20_combout ),
	.datac(!\mem_reg|registers[11][26]~q ),
	.datad(!\mem_reg|registers[8][26]~q ),
	.datae(!\mem_reg|registers[10][26]~q ),
	.dataf(!\ins_mem|memory~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux37~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux37~5 .extended_lut = "off";
defparam \mem_reg|Mux37~5 .lut_mask = 64'h00CC33FF47474747;
defparam \mem_reg|Mux37~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y10_N56
dffeas \mem_reg|registers[3][26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux5~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[3][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[3][26] .is_wysiwyg = "true";
defparam \mem_reg|registers[3][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y11_N53
dffeas \mem_reg|registers[1][26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux5~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[1][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[1][26] .is_wysiwyg = "true";
defparam \mem_reg|registers[1][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y9_N2
dffeas \mem_reg|registers[2][26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux5~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[2][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[2][26] .is_wysiwyg = "true";
defparam \mem_reg|registers[2][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N18
cyclonev_lcell_comb \mem_reg|Mux37~8 (
// Equation(s):
// \mem_reg|Mux37~8_combout  = ( \ins_mem|memory~20_combout  & ( \ins_mem|memory~17_combout  & ( \mem_reg|registers[3][26]~q  ) ) ) # ( !\ins_mem|memory~20_combout  & ( \ins_mem|memory~17_combout  & ( \mem_reg|registers[1][26]~q  ) ) ) # ( 
// \ins_mem|memory~20_combout  & ( !\ins_mem|memory~17_combout  & ( \mem_reg|registers[2][26]~q  ) ) )

	.dataa(!\mem_reg|registers[3][26]~q ),
	.datab(gnd),
	.datac(!\mem_reg|registers[1][26]~q ),
	.datad(!\mem_reg|registers[2][26]~q ),
	.datae(!\ins_mem|memory~20_combout ),
	.dataf(!\ins_mem|memory~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux37~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux37~8 .extended_lut = "off";
defparam \mem_reg|Mux37~8 .lut_mask = 64'h000000FF0F0F5555;
defparam \mem_reg|Mux37~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y10_N25
dffeas \mem_reg|registers[13][26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux5~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[13][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[13][26] .is_wysiwyg = "true";
defparam \mem_reg|registers[13][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y9_N14
dffeas \mem_reg|registers[15][26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux5~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[15][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[15][26] .is_wysiwyg = "true";
defparam \mem_reg|registers[15][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y6_N59
dffeas \mem_reg|registers[12][26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux5~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[12][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[12][26] .is_wysiwyg = "true";
defparam \mem_reg|registers[12][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y9_N32
dffeas \mem_reg|registers[14][26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux5~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[14][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[14][26] .is_wysiwyg = "true";
defparam \mem_reg|registers[14][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y9_N30
cyclonev_lcell_comb \mem_reg|Mux37~6 (
// Equation(s):
// \mem_reg|Mux37~6_combout  = ( \mem_reg|registers[14][26]~q  & ( \ins_mem|memory~20_combout  & ( (!\ins_mem|memory~17_combout ) # (\mem_reg|registers[15][26]~q ) ) ) ) # ( !\mem_reg|registers[14][26]~q  & ( \ins_mem|memory~20_combout  & ( 
// (\mem_reg|registers[15][26]~q  & \ins_mem|memory~17_combout ) ) ) ) # ( \mem_reg|registers[14][26]~q  & ( !\ins_mem|memory~20_combout  & ( (!\ins_mem|memory~17_combout  & ((\mem_reg|registers[12][26]~q ))) # (\ins_mem|memory~17_combout  & 
// (\mem_reg|registers[13][26]~q )) ) ) ) # ( !\mem_reg|registers[14][26]~q  & ( !\ins_mem|memory~20_combout  & ( (!\ins_mem|memory~17_combout  & ((\mem_reg|registers[12][26]~q ))) # (\ins_mem|memory~17_combout  & (\mem_reg|registers[13][26]~q )) ) ) )

	.dataa(!\mem_reg|registers[13][26]~q ),
	.datab(!\mem_reg|registers[15][26]~q ),
	.datac(!\mem_reg|registers[12][26]~q ),
	.datad(!\ins_mem|memory~17_combout ),
	.datae(!\mem_reg|registers[14][26]~q ),
	.dataf(!\ins_mem|memory~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux37~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux37~6 .extended_lut = "off";
defparam \mem_reg|Mux37~6 .lut_mask = 64'h0F550F550033FF33;
defparam \mem_reg|Mux37~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y8_N48
cyclonev_lcell_comb \mem_reg|Mux37~9 (
// Equation(s):
// \mem_reg|Mux37~9_combout  = ( \mem_reg|Mux37~8_combout  & ( \mem_reg|Mux37~6_combout  & ( (!\ins_mem|memory~26_combout  & (((!\ins_mem|memory~23_combout )) # (\mem_reg|Mux37~7_combout ))) # (\ins_mem|memory~26_combout  & (((\ins_mem|memory~23_combout ) # 
// (\mem_reg|Mux37~5_combout )))) ) ) ) # ( !\mem_reg|Mux37~8_combout  & ( \mem_reg|Mux37~6_combout  & ( (!\ins_mem|memory~26_combout  & (\mem_reg|Mux37~7_combout  & ((\ins_mem|memory~23_combout )))) # (\ins_mem|memory~26_combout  & 
// (((\ins_mem|memory~23_combout ) # (\mem_reg|Mux37~5_combout )))) ) ) ) # ( \mem_reg|Mux37~8_combout  & ( !\mem_reg|Mux37~6_combout  & ( (!\ins_mem|memory~26_combout  & (((!\ins_mem|memory~23_combout )) # (\mem_reg|Mux37~7_combout ))) # 
// (\ins_mem|memory~26_combout  & (((\mem_reg|Mux37~5_combout  & !\ins_mem|memory~23_combout )))) ) ) ) # ( !\mem_reg|Mux37~8_combout  & ( !\mem_reg|Mux37~6_combout  & ( (!\ins_mem|memory~26_combout  & (\mem_reg|Mux37~7_combout  & 
// ((\ins_mem|memory~23_combout )))) # (\ins_mem|memory~26_combout  & (((\mem_reg|Mux37~5_combout  & !\ins_mem|memory~23_combout )))) ) ) )

	.dataa(!\mem_reg|Mux37~7_combout ),
	.datab(!\ins_mem|memory~26_combout ),
	.datac(!\mem_reg|Mux37~5_combout ),
	.datad(!\ins_mem|memory~23_combout ),
	.datae(!\mem_reg|Mux37~8_combout ),
	.dataf(!\mem_reg|Mux37~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux37~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux37~9 .extended_lut = "off";
defparam \mem_reg|Mux37~9 .lut_mask = 64'h0344CF440377CF77;
defparam \mem_reg|Mux37~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y8_N54
cyclonev_lcell_comb \muxAluB|out[26]~24 (
// Equation(s):
// \muxAluB|out[26]~24_combout  = ( \mem_reg|Mux37~4_combout  & ( \ins_mem|memory~7_combout  & ( !\con_unit|alubsrc|out~combout  ) ) ) # ( \mem_reg|Mux37~4_combout  & ( !\ins_mem|memory~7_combout  & ( (\mem_reg|Mux37~9_combout  & 
// !\con_unit|alubsrc|out~combout ) ) ) ) # ( !\mem_reg|Mux37~4_combout  & ( !\ins_mem|memory~7_combout  & ( (\mem_reg|Mux37~9_combout  & !\con_unit|alubsrc|out~combout ) ) ) )

	.dataa(!\mem_reg|Mux37~9_combout ),
	.datab(gnd),
	.datac(!\con_unit|alubsrc|out~combout ),
	.datad(gnd),
	.datae(!\mem_reg|Mux37~4_combout ),
	.dataf(!\ins_mem|memory~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxAluB|out[26]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxAluB|out[26]~24 .extended_lut = "off";
defparam \muxAluB|out[26]~24 .lut_mask = 64'h505050500000F0F0;
defparam \muxAluB|out[26]~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y9_N18
cyclonev_lcell_comb \alu|Mux5~0 (
// Equation(s):
// \alu|Mux5~0_combout  = ( \muxAluA|out[26]~28_combout  & ( (!\alu|Mux23~1_combout  & (\alu|Mux23~0_combout  & \muxAluB|out[26]~24_combout )) # (\alu|Mux23~1_combout  & (!\alu|Mux23~0_combout )) ) ) # ( !\muxAluA|out[26]~28_combout  & ( 
// (\alu|Mux23~1_combout  & (!\alu|Mux23~0_combout  & \muxAluB|out[26]~24_combout )) ) )

	.dataa(gnd),
	.datab(!\alu|Mux23~1_combout ),
	.datac(!\alu|Mux23~0_combout ),
	.datad(!\muxAluB|out[26]~24_combout ),
	.datae(gnd),
	.dataf(!\muxAluA|out[26]~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Mux5~0 .extended_lut = "off";
defparam \alu|Mux5~0 .lut_mask = 64'h00300030303C303C;
defparam \alu|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y13_N21
cyclonev_lcell_comb \mem_reg|registers[9][25]~feeder (
// Equation(s):
// \mem_reg|registers[9][25]~feeder_combout  = ( \muxWrite|Mux6~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\muxWrite|Mux6~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|registers[9][25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|registers[9][25]~feeder .extended_lut = "off";
defparam \mem_reg|registers[9][25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mem_reg|registers[9][25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y13_N22
dffeas \mem_reg|registers[9][25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_reg|registers[9][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[9][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[9][25] .is_wysiwyg = "true";
defparam \mem_reg|registers[9][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y10_N32
dffeas \mem_reg|registers[13][25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux6~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[13][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[13][25] .is_wysiwyg = "true";
defparam \mem_reg|registers[13][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y15_N0
cyclonev_lcell_comb \mem_reg|registers[5][25]~feeder (
// Equation(s):
// \mem_reg|registers[5][25]~feeder_combout  = ( \muxWrite|Mux6~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\muxWrite|Mux6~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|registers[5][25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|registers[5][25]~feeder .extended_lut = "off";
defparam \mem_reg|registers[5][25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mem_reg|registers[5][25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y15_N1
dffeas \mem_reg|registers[5][25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_reg|registers[5][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[5][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[5][25] .is_wysiwyg = "true";
defparam \mem_reg|registers[5][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y10_N34
dffeas \mem_reg|registers[1][25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux6~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[1][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[1][25] .is_wysiwyg = "true";
defparam \mem_reg|registers[1][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y10_N33
cyclonev_lcell_comb \mem_reg|Mux6~1 (
// Equation(s):
// \mem_reg|Mux6~1_combout  = ( \ins_mem|memory~34_combout  & ( \mem_reg|registers[1][25]~q  & ( (!\ins_mem|memory~36_combout  & ((\mem_reg|registers[5][25]~q ))) # (\ins_mem|memory~36_combout  & (\mem_reg|registers[13][25]~q )) ) ) ) # ( 
// !\ins_mem|memory~34_combout  & ( \mem_reg|registers[1][25]~q  & ( (!\ins_mem|memory~36_combout ) # (\mem_reg|registers[9][25]~q ) ) ) ) # ( \ins_mem|memory~34_combout  & ( !\mem_reg|registers[1][25]~q  & ( (!\ins_mem|memory~36_combout  & 
// ((\mem_reg|registers[5][25]~q ))) # (\ins_mem|memory~36_combout  & (\mem_reg|registers[13][25]~q )) ) ) ) # ( !\ins_mem|memory~34_combout  & ( !\mem_reg|registers[1][25]~q  & ( (\mem_reg|registers[9][25]~q  & \ins_mem|memory~36_combout ) ) ) )

	.dataa(!\mem_reg|registers[9][25]~q ),
	.datab(!\mem_reg|registers[13][25]~q ),
	.datac(!\mem_reg|registers[5][25]~q ),
	.datad(!\ins_mem|memory~36_combout ),
	.datae(!\ins_mem|memory~34_combout ),
	.dataf(!\mem_reg|registers[1][25]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux6~1 .extended_lut = "off";
defparam \mem_reg|Mux6~1 .lut_mask = 64'h00550F33FF550F33;
defparam \mem_reg|Mux6~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y7_N26
dffeas \mem_reg|registers[12][25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux6~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[12][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[12][25] .is_wysiwyg = "true";
defparam \mem_reg|registers[12][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y10_N46
dffeas \mem_reg|registers[8][25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux6~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[8][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[8][25] .is_wysiwyg = "true";
defparam \mem_reg|registers[8][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y10_N2
dffeas \mem_reg|registers[4][25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux6~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[4][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[4][25] .is_wysiwyg = "true";
defparam \mem_reg|registers[4][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y10_N42
cyclonev_lcell_comb \mem_reg|Mux6~0 (
// Equation(s):
// \mem_reg|Mux6~0_combout  = ( \mem_reg|registers[4][25]~q  & ( \ins_mem|memory~36_combout  & ( (!\ins_mem|memory~33_combout  & (((\mem_reg|registers[8][25]~q )))) # (\ins_mem|memory~33_combout  & ((!\ins_mem|memory~10_combout  & 
// ((\mem_reg|registers[8][25]~q ))) # (\ins_mem|memory~10_combout  & (\mem_reg|registers[12][25]~q )))) ) ) ) # ( !\mem_reg|registers[4][25]~q  & ( \ins_mem|memory~36_combout  & ( (!\ins_mem|memory~33_combout  & (((\mem_reg|registers[8][25]~q )))) # 
// (\ins_mem|memory~33_combout  & ((!\ins_mem|memory~10_combout  & ((\mem_reg|registers[8][25]~q ))) # (\ins_mem|memory~10_combout  & (\mem_reg|registers[12][25]~q )))) ) ) ) # ( \mem_reg|registers[4][25]~q  & ( !\ins_mem|memory~36_combout  & ( 
// (\ins_mem|memory~33_combout  & \ins_mem|memory~10_combout ) ) ) )

	.dataa(!\ins_mem|memory~33_combout ),
	.datab(!\mem_reg|registers[12][25]~q ),
	.datac(!\mem_reg|registers[8][25]~q ),
	.datad(!\ins_mem|memory~10_combout ),
	.datae(!\mem_reg|registers[4][25]~q ),
	.dataf(!\ins_mem|memory~36_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux6~0 .extended_lut = "off";
defparam \mem_reg|Mux6~0 .lut_mask = 64'h000000550F1B0F1B;
defparam \mem_reg|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y10_N56
dffeas \mem_reg|registers[14][25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux6~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[14][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[14][25] .is_wysiwyg = "true";
defparam \mem_reg|registers[14][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y11_N8
dffeas \mem_reg|registers[6][25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux6~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[6][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[6][25] .is_wysiwyg = "true";
defparam \mem_reg|registers[6][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y7_N39
cyclonev_lcell_comb \mem_reg|registers[2][25]~feeder (
// Equation(s):
// \mem_reg|registers[2][25]~feeder_combout  = ( \muxWrite|Mux6~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\muxWrite|Mux6~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|registers[2][25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|registers[2][25]~feeder .extended_lut = "off";
defparam \mem_reg|registers[2][25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mem_reg|registers[2][25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y7_N40
dffeas \mem_reg|registers[2][25]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_reg|registers[2][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[2][25]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[2][25]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_reg|registers[2][25]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y7_N37
dffeas \mem_reg|registers[10][25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux6~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[10][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[10][25] .is_wysiwyg = "true";
defparam \mem_reg|registers[10][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y10_N57
cyclonev_lcell_comb \mem_reg|Mux6~2 (
// Equation(s):
// \mem_reg|Mux6~2_combout  = ( \ins_mem|memory~34_combout  & ( \ins_mem|memory~36_combout  & ( \mem_reg|registers[14][25]~q  ) ) ) # ( !\ins_mem|memory~34_combout  & ( \ins_mem|memory~36_combout  & ( \mem_reg|registers[10][25]~q  ) ) ) # ( 
// \ins_mem|memory~34_combout  & ( !\ins_mem|memory~36_combout  & ( \mem_reg|registers[6][25]~q  ) ) ) # ( !\ins_mem|memory~34_combout  & ( !\ins_mem|memory~36_combout  & ( \mem_reg|registers[2][25]~DUPLICATE_q  ) ) )

	.dataa(!\mem_reg|registers[14][25]~q ),
	.datab(!\mem_reg|registers[6][25]~q ),
	.datac(!\mem_reg|registers[2][25]~DUPLICATE_q ),
	.datad(!\mem_reg|registers[10][25]~q ),
	.datae(!\ins_mem|memory~34_combout ),
	.dataf(!\ins_mem|memory~36_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux6~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux6~2 .extended_lut = "off";
defparam \mem_reg|Mux6~2 .lut_mask = 64'h0F0F333300FF5555;
defparam \mem_reg|Mux6~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y11_N26
dffeas \mem_reg|registers[7][25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux6~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[7][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[7][25] .is_wysiwyg = "true";
defparam \mem_reg|registers[7][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y7_N11
dffeas \mem_reg|registers[3][25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux6~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[3][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[3][25] .is_wysiwyg = "true";
defparam \mem_reg|registers[3][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y7_N19
dffeas \mem_reg|registers[11][25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux6~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[11][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[11][25] .is_wysiwyg = "true";
defparam \mem_reg|registers[11][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y11_N56
dffeas \mem_reg|registers[15][25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux6~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[15][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[15][25] .is_wysiwyg = "true";
defparam \mem_reg|registers[15][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y11_N9
cyclonev_lcell_comb \mem_reg|Mux6~3 (
// Equation(s):
// \mem_reg|Mux6~3_combout  = ( \mem_reg|registers[15][25]~q  & ( \ins_mem|memory~34_combout  & ( (\ins_mem|memory~36_combout ) # (\mem_reg|registers[7][25]~q ) ) ) ) # ( !\mem_reg|registers[15][25]~q  & ( \ins_mem|memory~34_combout  & ( 
// (\mem_reg|registers[7][25]~q  & !\ins_mem|memory~36_combout ) ) ) ) # ( \mem_reg|registers[15][25]~q  & ( !\ins_mem|memory~34_combout  & ( (!\ins_mem|memory~36_combout  & (\mem_reg|registers[3][25]~q )) # (\ins_mem|memory~36_combout  & 
// ((\mem_reg|registers[11][25]~q ))) ) ) ) # ( !\mem_reg|registers[15][25]~q  & ( !\ins_mem|memory~34_combout  & ( (!\ins_mem|memory~36_combout  & (\mem_reg|registers[3][25]~q )) # (\ins_mem|memory~36_combout  & ((\mem_reg|registers[11][25]~q ))) ) ) )

	.dataa(!\mem_reg|registers[7][25]~q ),
	.datab(!\mem_reg|registers[3][25]~q ),
	.datac(!\ins_mem|memory~36_combout ),
	.datad(!\mem_reg|registers[11][25]~q ),
	.datae(!\mem_reg|registers[15][25]~q ),
	.dataf(!\ins_mem|memory~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux6~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux6~3 .extended_lut = "off";
defparam \mem_reg|Mux6~3 .lut_mask = 64'h303F303F50505F5F;
defparam \mem_reg|Mux6~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y10_N36
cyclonev_lcell_comb \mem_reg|Mux6~4 (
// Equation(s):
// \mem_reg|Mux6~4_combout  = ( \mem_reg|Mux6~2_combout  & ( \mem_reg|Mux6~3_combout  & ( ((!\ins_mem|memory~39_combout  & ((\mem_reg|Mux6~0_combout ))) # (\ins_mem|memory~39_combout  & (\mem_reg|Mux6~1_combout ))) # (\ins_mem|memory~32_combout ) ) ) ) # ( 
// !\mem_reg|Mux6~2_combout  & ( \mem_reg|Mux6~3_combout  & ( (!\ins_mem|memory~32_combout  & ((!\ins_mem|memory~39_combout  & ((\mem_reg|Mux6~0_combout ))) # (\ins_mem|memory~39_combout  & (\mem_reg|Mux6~1_combout )))) # (\ins_mem|memory~32_combout  & 
// (\ins_mem|memory~39_combout )) ) ) ) # ( \mem_reg|Mux6~2_combout  & ( !\mem_reg|Mux6~3_combout  & ( (!\ins_mem|memory~32_combout  & ((!\ins_mem|memory~39_combout  & ((\mem_reg|Mux6~0_combout ))) # (\ins_mem|memory~39_combout  & (\mem_reg|Mux6~1_combout 
// )))) # (\ins_mem|memory~32_combout  & (!\ins_mem|memory~39_combout )) ) ) ) # ( !\mem_reg|Mux6~2_combout  & ( !\mem_reg|Mux6~3_combout  & ( (!\ins_mem|memory~32_combout  & ((!\ins_mem|memory~39_combout  & ((\mem_reg|Mux6~0_combout ))) # 
// (\ins_mem|memory~39_combout  & (\mem_reg|Mux6~1_combout )))) ) ) )

	.dataa(!\ins_mem|memory~32_combout ),
	.datab(!\ins_mem|memory~39_combout ),
	.datac(!\mem_reg|Mux6~1_combout ),
	.datad(!\mem_reg|Mux6~0_combout ),
	.datae(!\mem_reg|Mux6~2_combout ),
	.dataf(!\mem_reg|Mux6~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux6~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux6~4 .extended_lut = "off";
defparam \mem_reg|Mux6~4 .lut_mask = 64'h028A46CE139B57DF;
defparam \mem_reg|Mux6~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y9_N36
cyclonev_lcell_comb \alu|Mux6~0 (
// Equation(s):
// \alu|Mux6~0_combout  = ( \alu|Mux23~0_combout  & ( (!\alu|Mux23~1_combout  & (!\con_unit|alubsrc|out~combout  & (\muxAluA|out[25]~27_combout  & \mem_reg|Mux38~10_combout ))) ) ) # ( !\alu|Mux23~0_combout  & ( (\alu|Mux23~1_combout  & 
// (((!\con_unit|alubsrc|out~combout  & \mem_reg|Mux38~10_combout )) # (\muxAluA|out[25]~27_combout ))) ) )

	.dataa(!\alu|Mux23~1_combout ),
	.datab(!\con_unit|alubsrc|out~combout ),
	.datac(!\muxAluA|out[25]~27_combout ),
	.datad(!\mem_reg|Mux38~10_combout ),
	.datae(gnd),
	.dataf(!\alu|Mux23~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Mux6~0 .extended_lut = "off";
defparam \alu|Mux6~0 .lut_mask = 64'h0545054500080008;
defparam \alu|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y7_N25
dffeas \mem_reg|registers[7][24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux7~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[7][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[7][24] .is_wysiwyg = "true";
defparam \mem_reg|registers[7][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y9_N40
dffeas \mem_reg|registers[5][24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux7~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[5][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[5][24] .is_wysiwyg = "true";
defparam \mem_reg|registers[5][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y8_N0
cyclonev_lcell_comb \mem_reg|registers[6][24]~feeder (
// Equation(s):
// \mem_reg|registers[6][24]~feeder_combout  = ( \muxWrite|Mux7~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\muxWrite|Mux7~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|registers[6][24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|registers[6][24]~feeder .extended_lut = "off";
defparam \mem_reg|registers[6][24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mem_reg|registers[6][24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y8_N2
dffeas \mem_reg|registers[6][24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_reg|registers[6][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[6][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[6][24] .is_wysiwyg = "true";
defparam \mem_reg|registers[6][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y7_N58
dffeas \mem_reg|registers[4][24]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux7~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[4][24]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[4][24]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_reg|registers[4][24]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y8_N48
cyclonev_lcell_comb \mem_reg|Mux39~7 (
// Equation(s):
// \mem_reg|Mux39~7_combout  = ( \ins_mem|memory~17_combout  & ( \ins_mem|memory~20_combout  & ( \mem_reg|registers[7][24]~q  ) ) ) # ( !\ins_mem|memory~17_combout  & ( \ins_mem|memory~20_combout  & ( \mem_reg|registers[6][24]~q  ) ) ) # ( 
// \ins_mem|memory~17_combout  & ( !\ins_mem|memory~20_combout  & ( \mem_reg|registers[5][24]~q  ) ) ) # ( !\ins_mem|memory~17_combout  & ( !\ins_mem|memory~20_combout  & ( \mem_reg|registers[4][24]~DUPLICATE_q  ) ) )

	.dataa(!\mem_reg|registers[7][24]~q ),
	.datab(!\mem_reg|registers[5][24]~q ),
	.datac(!\mem_reg|registers[6][24]~q ),
	.datad(!\mem_reg|registers[4][24]~DUPLICATE_q ),
	.datae(!\ins_mem|memory~17_combout ),
	.dataf(!\ins_mem|memory~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux39~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux39~7 .extended_lut = "off";
defparam \mem_reg|Mux39~7 .lut_mask = 64'h00FF33330F0F5555;
defparam \mem_reg|Mux39~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y8_N26
dffeas \mem_reg|registers[14][24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux7~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[14][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[14][24] .is_wysiwyg = "true";
defparam \mem_reg|registers[14][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y9_N2
dffeas \mem_reg|registers[15][24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux7~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[15][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[15][24] .is_wysiwyg = "true";
defparam \mem_reg|registers[15][24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y9_N48
cyclonev_lcell_comb \mem_reg|registers[12][24]~feeder (
// Equation(s):
// \mem_reg|registers[12][24]~feeder_combout  = ( \muxWrite|Mux7~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\muxWrite|Mux7~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|registers[12][24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|registers[12][24]~feeder .extended_lut = "off";
defparam \mem_reg|registers[12][24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mem_reg|registers[12][24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y9_N49
dffeas \mem_reg|registers[12][24]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_reg|registers[12][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[12][24]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[12][24]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_reg|registers[12][24]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y7_N39
cyclonev_lcell_comb \mem_reg|registers[13][24]~feeder (
// Equation(s):
// \mem_reg|registers[13][24]~feeder_combout  = ( \muxWrite|Mux7~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\muxWrite|Mux7~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|registers[13][24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|registers[13][24]~feeder .extended_lut = "off";
defparam \mem_reg|registers[13][24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mem_reg|registers[13][24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y7_N40
dffeas \mem_reg|registers[13][24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_reg|registers[13][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[13][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[13][24] .is_wysiwyg = "true";
defparam \mem_reg|registers[13][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y8_N54
cyclonev_lcell_comb \mem_reg|Mux39~6 (
// Equation(s):
// \mem_reg|Mux39~6_combout  = ( \mem_reg|registers[13][24]~q  & ( \ins_mem|memory~20_combout  & ( (!\ins_mem|memory~17_combout  & (\mem_reg|registers[14][24]~q )) # (\ins_mem|memory~17_combout  & ((\mem_reg|registers[15][24]~q ))) ) ) ) # ( 
// !\mem_reg|registers[13][24]~q  & ( \ins_mem|memory~20_combout  & ( (!\ins_mem|memory~17_combout  & (\mem_reg|registers[14][24]~q )) # (\ins_mem|memory~17_combout  & ((\mem_reg|registers[15][24]~q ))) ) ) ) # ( \mem_reg|registers[13][24]~q  & ( 
// !\ins_mem|memory~20_combout  & ( (\mem_reg|registers[12][24]~DUPLICATE_q ) # (\ins_mem|memory~17_combout ) ) ) ) # ( !\mem_reg|registers[13][24]~q  & ( !\ins_mem|memory~20_combout  & ( (!\ins_mem|memory~17_combout  & \mem_reg|registers[12][24]~DUPLICATE_q 
// ) ) ) )

	.dataa(!\mem_reg|registers[14][24]~q ),
	.datab(!\ins_mem|memory~17_combout ),
	.datac(!\mem_reg|registers[15][24]~q ),
	.datad(!\mem_reg|registers[12][24]~DUPLICATE_q ),
	.datae(!\mem_reg|registers[13][24]~q ),
	.dataf(!\ins_mem|memory~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux39~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux39~6 .extended_lut = "off";
defparam \mem_reg|Mux39~6 .lut_mask = 64'h00CC33FF47474747;
defparam \mem_reg|Mux39~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y9_N1
dffeas \mem_reg|registers[9][24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux7~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[9][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[9][24] .is_wysiwyg = "true";
defparam \mem_reg|registers[9][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y9_N56
dffeas \mem_reg|registers[11][24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux7~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[11][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[11][24] .is_wysiwyg = "true";
defparam \mem_reg|registers[11][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y9_N8
dffeas \mem_reg|registers[10][24]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux7~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[10][24]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[10][24]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_reg|registers[10][24]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y9_N44
dffeas \mem_reg|registers[8][24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux7~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[8][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[8][24] .is_wysiwyg = "true";
defparam \mem_reg|registers[8][24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y9_N9
cyclonev_lcell_comb \mem_reg|Mux39~5 (
// Equation(s):
// \mem_reg|Mux39~5_combout  = ( \ins_mem|memory~20_combout  & ( \ins_mem|memory~17_combout  & ( \mem_reg|registers[11][24]~q  ) ) ) # ( !\ins_mem|memory~20_combout  & ( \ins_mem|memory~17_combout  & ( \mem_reg|registers[9][24]~q  ) ) ) # ( 
// \ins_mem|memory~20_combout  & ( !\ins_mem|memory~17_combout  & ( \mem_reg|registers[10][24]~DUPLICATE_q  ) ) ) # ( !\ins_mem|memory~20_combout  & ( !\ins_mem|memory~17_combout  & ( \mem_reg|registers[8][24]~q  ) ) )

	.dataa(!\mem_reg|registers[9][24]~q ),
	.datab(!\mem_reg|registers[11][24]~q ),
	.datac(!\mem_reg|registers[10][24]~DUPLICATE_q ),
	.datad(!\mem_reg|registers[8][24]~q ),
	.datae(!\ins_mem|memory~20_combout ),
	.dataf(!\ins_mem|memory~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux39~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux39~5 .extended_lut = "off";
defparam \mem_reg|Mux39~5 .lut_mask = 64'h00FF0F0F55553333;
defparam \mem_reg|Mux39~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y6_N37
dffeas \mem_reg|registers[3][24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux7~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[3][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[3][24] .is_wysiwyg = "true";
defparam \mem_reg|registers[3][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y6_N2
dffeas \mem_reg|registers[2][24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux7~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[2][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[2][24] .is_wysiwyg = "true";
defparam \mem_reg|registers[2][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y8_N45
cyclonev_lcell_comb \mem_reg|registers[1][24]~feeder (
// Equation(s):
// \mem_reg|registers[1][24]~feeder_combout  = ( \muxWrite|Mux7~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\muxWrite|Mux7~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|registers[1][24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|registers[1][24]~feeder .extended_lut = "off";
defparam \mem_reg|registers[1][24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mem_reg|registers[1][24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y8_N46
dffeas \mem_reg|registers[1][24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_reg|registers[1][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[1][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[1][24] .is_wysiwyg = "true";
defparam \mem_reg|registers[1][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y6_N33
cyclonev_lcell_comb \mem_reg|Mux39~8 (
// Equation(s):
// \mem_reg|Mux39~8_combout  = ( \mem_reg|registers[1][24]~q  & ( (!\ins_mem|memory~20_combout  & (\ins_mem|memory~17_combout )) # (\ins_mem|memory~20_combout  & ((!\ins_mem|memory~17_combout  & ((\mem_reg|registers[2][24]~q ))) # (\ins_mem|memory~17_combout 
//  & (\mem_reg|registers[3][24]~q )))) ) ) # ( !\mem_reg|registers[1][24]~q  & ( (\ins_mem|memory~20_combout  & ((!\ins_mem|memory~17_combout  & ((\mem_reg|registers[2][24]~q ))) # (\ins_mem|memory~17_combout  & (\mem_reg|registers[3][24]~q )))) ) )

	.dataa(!\ins_mem|memory~20_combout ),
	.datab(!\ins_mem|memory~17_combout ),
	.datac(!\mem_reg|registers[3][24]~q ),
	.datad(!\mem_reg|registers[2][24]~q ),
	.datae(gnd),
	.dataf(!\mem_reg|registers[1][24]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux39~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux39~8 .extended_lut = "off";
defparam \mem_reg|Mux39~8 .lut_mask = 64'h0145014523672367;
defparam \mem_reg|Mux39~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y8_N6
cyclonev_lcell_comb \mem_reg|Mux39~9 (
// Equation(s):
// \mem_reg|Mux39~9_combout  = ( \mem_reg|Mux39~5_combout  & ( \mem_reg|Mux39~8_combout  & ( (!\ins_mem|memory~23_combout ) # ((!\ins_mem|memory~26_combout  & (\mem_reg|Mux39~7_combout )) # (\ins_mem|memory~26_combout  & ((\mem_reg|Mux39~6_combout )))) ) ) ) 
// # ( !\mem_reg|Mux39~5_combout  & ( \mem_reg|Mux39~8_combout  & ( (!\ins_mem|memory~23_combout  & (((!\ins_mem|memory~26_combout )))) # (\ins_mem|memory~23_combout  & ((!\ins_mem|memory~26_combout  & (\mem_reg|Mux39~7_combout )) # 
// (\ins_mem|memory~26_combout  & ((\mem_reg|Mux39~6_combout ))))) ) ) ) # ( \mem_reg|Mux39~5_combout  & ( !\mem_reg|Mux39~8_combout  & ( (!\ins_mem|memory~23_combout  & (((\ins_mem|memory~26_combout )))) # (\ins_mem|memory~23_combout  & 
// ((!\ins_mem|memory~26_combout  & (\mem_reg|Mux39~7_combout )) # (\ins_mem|memory~26_combout  & ((\mem_reg|Mux39~6_combout ))))) ) ) ) # ( !\mem_reg|Mux39~5_combout  & ( !\mem_reg|Mux39~8_combout  & ( (\ins_mem|memory~23_combout  & 
// ((!\ins_mem|memory~26_combout  & (\mem_reg|Mux39~7_combout )) # (\ins_mem|memory~26_combout  & ((\mem_reg|Mux39~6_combout ))))) ) ) )

	.dataa(!\mem_reg|Mux39~7_combout ),
	.datab(!\ins_mem|memory~23_combout ),
	.datac(!\mem_reg|Mux39~6_combout ),
	.datad(!\ins_mem|memory~26_combout ),
	.datae(!\mem_reg|Mux39~5_combout ),
	.dataf(!\mem_reg|Mux39~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux39~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux39~9 .extended_lut = "off";
defparam \mem_reg|Mux39~9 .lut_mask = 64'h110311CFDD03DDCF;
defparam \mem_reg|Mux39~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y8_N0
cyclonev_lcell_comb \muxAluB|out[24]~23 (
// Equation(s):
// \muxAluB|out[24]~23_combout  = ( \mem_reg|Mux39~4_combout  & ( \mem_reg|Mux39~9_combout  & ( (!\con_unit|alubsrc|out~combout ) # (\ins_mem|memory~2_combout ) ) ) ) # ( !\mem_reg|Mux39~4_combout  & ( \mem_reg|Mux39~9_combout  & ( 
// (!\con_unit|alubsrc|out~combout  & ((!\ins_mem|memory~7_combout ))) # (\con_unit|alubsrc|out~combout  & (\ins_mem|memory~2_combout )) ) ) ) # ( \mem_reg|Mux39~4_combout  & ( !\mem_reg|Mux39~9_combout  & ( (!\con_unit|alubsrc|out~combout  & 
// ((\ins_mem|memory~7_combout ))) # (\con_unit|alubsrc|out~combout  & (\ins_mem|memory~2_combout )) ) ) ) # ( !\mem_reg|Mux39~4_combout  & ( !\mem_reg|Mux39~9_combout  & ( (\con_unit|alubsrc|out~combout  & \ins_mem|memory~2_combout ) ) ) )

	.dataa(gnd),
	.datab(!\con_unit|alubsrc|out~combout ),
	.datac(!\ins_mem|memory~2_combout ),
	.datad(!\ins_mem|memory~7_combout ),
	.datae(!\mem_reg|Mux39~4_combout ),
	.dataf(!\mem_reg|Mux39~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxAluB|out[24]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxAluB|out[24]~23 .extended_lut = "off";
defparam \muxAluB|out[24]~23 .lut_mask = 64'h030303CFCF03CFCF;
defparam \muxAluB|out[24]~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y9_N15
cyclonev_lcell_comb \alu|Mux7~0 (
// Equation(s):
// \alu|Mux7~0_combout  = ( \muxAluA|out[24]~26_combout  & ( (!\alu|Mux23~0_combout  & ((\alu|Mux23~1_combout ))) # (\alu|Mux23~0_combout  & (\muxAluB|out[24]~23_combout  & !\alu|Mux23~1_combout )) ) ) # ( !\muxAluA|out[24]~26_combout  & ( 
// (!\alu|Mux23~0_combout  & (\muxAluB|out[24]~23_combout  & \alu|Mux23~1_combout )) ) )

	.dataa(!\alu|Mux23~0_combout ),
	.datab(gnd),
	.datac(!\muxAluB|out[24]~23_combout ),
	.datad(!\alu|Mux23~1_combout ),
	.datae(gnd),
	.dataf(!\muxAluA|out[24]~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Mux7~0 .extended_lut = "off";
defparam \alu|Mux7~0 .lut_mask = 64'h000A000A05AA05AA;
defparam \alu|Mux7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y9_N15
cyclonev_lcell_comb \alu|Add0~105 (
// Equation(s):
// \alu|Add0~105_sumout  = SUM(( !\muxAluB|out[24]~23_combout  $ (((!\con_unit|aluop|Mux|Mux3~0_combout ) # ((!\ins_mem|memory~30_combout ) # (\ins_mem|LessThan0~2_combout )))) ) + ( \muxAluA|out[24]~26_combout  ) + ( \alu|Add0~74  ))
// \alu|Add0~106  = CARRY(( !\muxAluB|out[24]~23_combout  $ (((!\con_unit|aluop|Mux|Mux3~0_combout ) # ((!\ins_mem|memory~30_combout ) # (\ins_mem|LessThan0~2_combout )))) ) + ( \muxAluA|out[24]~26_combout  ) + ( \alu|Add0~74  ))

	.dataa(!\con_unit|aluop|Mux|Mux3~0_combout ),
	.datab(!\ins_mem|LessThan0~2_combout ),
	.datac(!\ins_mem|memory~30_combout ),
	.datad(!\muxAluB|out[24]~23_combout ),
	.datae(gnd),
	.dataf(!\muxAluA|out[24]~26_combout ),
	.datag(gnd),
	.cin(\alu|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~105_sumout ),
	.cout(\alu|Add0~106 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~105 .extended_lut = "off";
defparam \alu|Add0~105 .lut_mask = 64'h0000FF00000004FB;
defparam \alu|Add0~105 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y13_N18
cyclonev_lcell_comb \alu|Mux7~1 (
// Equation(s):
// \alu|Mux7~1_combout  = ( \alu|Mux7~0_combout  & ( \alu|Add0~105_sumout  ) ) # ( !\alu|Mux7~0_combout  & ( \alu|Add0~105_sumout  & ( \alu|Mux14~0_combout  ) ) ) # ( \alu|Mux7~0_combout  & ( !\alu|Add0~105_sumout  ) )

	.dataa(gnd),
	.datab(!\alu|Mux14~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\alu|Mux7~0_combout ),
	.dataf(!\alu|Add0~105_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Mux7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Mux7~1 .extended_lut = "off";
defparam \alu|Mux7~1 .lut_mask = 64'h0000FFFF3333FFFF;
defparam \alu|Mux7~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y13_N19
dffeas \p|pc[24]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\alu|Mux7~1_combout ),
	.asdata(\adder|Add0~105_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Branch_U|Mux_32x1_Select|Mux0~14_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p|pc[24]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \p|pc[24]~DUPLICATE .is_wysiwyg = "true";
defparam \p|pc[24]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y15_N36
cyclonev_lcell_comb \adder|Add0~105 (
// Equation(s):
// \adder|Add0~105_sumout  = SUM(( \p|pc[24]~DUPLICATE_q  ) + ( GND ) + ( \adder|Add0~74  ))
// \adder|Add0~106  = CARRY(( \p|pc[24]~DUPLICATE_q  ) + ( GND ) + ( \adder|Add0~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\p|pc[24]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\adder|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\adder|Add0~105_sumout ),
	.cout(\adder|Add0~106 ),
	.shareout());
// synopsys translate_off
defparam \adder|Add0~105 .extended_lut = "off";
defparam \adder|Add0~105 .lut_mask = 64'h0000FFFF00000F0F;
defparam \adder|Add0~105 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y13_N20
dffeas \p|pc[24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\alu|Mux7~1_combout ),
	.asdata(\adder|Add0~105_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Branch_U|Mux_32x1_Select|Mux0~14_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p|pc [24]),
	.prn(vcc));
// synopsys translate_off
defparam \p|pc[24] .is_wysiwyg = "true";
defparam \p|pc[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y9_N7
dffeas \mem_reg|registers[10][24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux7~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[10][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[10][24] .is_wysiwyg = "true";
defparam \mem_reg|registers[10][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y9_N57
cyclonev_lcell_comb \mem_reg|Mux7~2 (
// Equation(s):
// \mem_reg|Mux7~2_combout  = ( \ins_mem|memory~32_combout  & ( \mem_reg|registers[10][24]~q  & ( (!\ins_mem|memory~39_combout ) # (\mem_reg|registers[11][24]~q ) ) ) ) # ( !\ins_mem|memory~32_combout  & ( \mem_reg|registers[10][24]~q  & ( 
// (!\ins_mem|memory~39_combout  & (\mem_reg|registers[8][24]~q )) # (\ins_mem|memory~39_combout  & ((\mem_reg|registers[9][24]~q ))) ) ) ) # ( \ins_mem|memory~32_combout  & ( !\mem_reg|registers[10][24]~q  & ( (\ins_mem|memory~39_combout  & 
// \mem_reg|registers[11][24]~q ) ) ) ) # ( !\ins_mem|memory~32_combout  & ( !\mem_reg|registers[10][24]~q  & ( (!\ins_mem|memory~39_combout  & (\mem_reg|registers[8][24]~q )) # (\ins_mem|memory~39_combout  & ((\mem_reg|registers[9][24]~q ))) ) ) )

	.dataa(!\ins_mem|memory~39_combout ),
	.datab(!\mem_reg|registers[8][24]~q ),
	.datac(!\mem_reg|registers[9][24]~q ),
	.datad(!\mem_reg|registers[11][24]~q ),
	.datae(!\ins_mem|memory~32_combout ),
	.dataf(!\mem_reg|registers[10][24]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux7~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux7~2 .extended_lut = "off";
defparam \mem_reg|Mux7~2 .lut_mask = 64'h272700552727AAFF;
defparam \mem_reg|Mux7~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y7_N54
cyclonev_lcell_comb \mem_reg|Mux7~0 (
// Equation(s):
// \mem_reg|Mux7~0_combout  = ( \ins_mem|memory~4_combout  & ( \mem_reg|registers[3][24]~q  & ( (!\ins_mem|memory~32_combout  & (\mem_reg|registers[1][24]~q  & ((\ins_mem|memory~5_combout )))) # (\ins_mem|memory~32_combout  & (((\ins_mem|memory~5_combout ) # 
// (\mem_reg|registers[2][24]~q )))) ) ) ) # ( !\ins_mem|memory~4_combout  & ( \mem_reg|registers[3][24]~q  & ( (\mem_reg|registers[2][24]~q  & \ins_mem|memory~32_combout ) ) ) ) # ( \ins_mem|memory~4_combout  & ( !\mem_reg|registers[3][24]~q  & ( 
// (!\ins_mem|memory~32_combout  & (\mem_reg|registers[1][24]~q  & ((\ins_mem|memory~5_combout )))) # (\ins_mem|memory~32_combout  & (((\mem_reg|registers[2][24]~q  & !\ins_mem|memory~5_combout )))) ) ) ) # ( !\ins_mem|memory~4_combout  & ( 
// !\mem_reg|registers[3][24]~q  & ( (\mem_reg|registers[2][24]~q  & \ins_mem|memory~32_combout ) ) ) )

	.dataa(!\mem_reg|registers[1][24]~q ),
	.datab(!\mem_reg|registers[2][24]~q ),
	.datac(!\ins_mem|memory~32_combout ),
	.datad(!\ins_mem|memory~5_combout ),
	.datae(!\ins_mem|memory~4_combout ),
	.dataf(!\mem_reg|registers[3][24]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux7~0 .extended_lut = "off";
defparam \mem_reg|Mux7~0 .lut_mask = 64'h030303500303035F;
defparam \mem_reg|Mux7~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y7_N59
dffeas \mem_reg|registers[4][24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux7~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[4][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[4][24] .is_wysiwyg = "true";
defparam \mem_reg|registers[4][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y8_N1
dffeas \mem_reg|registers[6][24]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_reg|registers[6][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[6][24]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[6][24]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_reg|registers[6][24]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y7_N27
cyclonev_lcell_comb \mem_reg|Mux7~1 (
// Equation(s):
// \mem_reg|Mux7~1_combout  = ( \mem_reg|registers[6][24]~DUPLICATE_q  & ( \ins_mem|memory~39_combout  & ( (!\ins_mem|memory~32_combout  & ((\mem_reg|registers[5][24]~q ))) # (\ins_mem|memory~32_combout  & (\mem_reg|registers[7][24]~q )) ) ) ) # ( 
// !\mem_reg|registers[6][24]~DUPLICATE_q  & ( \ins_mem|memory~39_combout  & ( (!\ins_mem|memory~32_combout  & ((\mem_reg|registers[5][24]~q ))) # (\ins_mem|memory~32_combout  & (\mem_reg|registers[7][24]~q )) ) ) ) # ( \mem_reg|registers[6][24]~DUPLICATE_q  
// & ( !\ins_mem|memory~39_combout  & ( (\mem_reg|registers[4][24]~q ) # (\ins_mem|memory~32_combout ) ) ) ) # ( !\mem_reg|registers[6][24]~DUPLICATE_q  & ( !\ins_mem|memory~39_combout  & ( (!\ins_mem|memory~32_combout  & \mem_reg|registers[4][24]~q ) ) ) )

	.dataa(!\ins_mem|memory~32_combout ),
	.datab(!\mem_reg|registers[4][24]~q ),
	.datac(!\mem_reg|registers[7][24]~q ),
	.datad(!\mem_reg|registers[5][24]~q ),
	.datae(!\mem_reg|registers[6][24]~DUPLICATE_q ),
	.dataf(!\ins_mem|memory~39_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux7~1 .extended_lut = "off";
defparam \mem_reg|Mux7~1 .lut_mask = 64'h2222777705AF05AF;
defparam \mem_reg|Mux7~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y9_N50
dffeas \mem_reg|registers[12][24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_reg|registers[12][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[12][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[12][24] .is_wysiwyg = "true";
defparam \mem_reg|registers[12][24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y9_N39
cyclonev_lcell_comb \mem_reg|Mux7~3 (
// Equation(s):
// \mem_reg|Mux7~3_combout  = ( \ins_mem|memory~32_combout  & ( \ins_mem|memory~39_combout  & ( \mem_reg|registers[15][24]~q  ) ) ) # ( !\ins_mem|memory~32_combout  & ( \ins_mem|memory~39_combout  & ( \mem_reg|registers[13][24]~q  ) ) ) # ( 
// \ins_mem|memory~32_combout  & ( !\ins_mem|memory~39_combout  & ( \mem_reg|registers[14][24]~q  ) ) ) # ( !\ins_mem|memory~32_combout  & ( !\ins_mem|memory~39_combout  & ( \mem_reg|registers[12][24]~q  ) ) )

	.dataa(!\mem_reg|registers[12][24]~q ),
	.datab(!\mem_reg|registers[14][24]~q ),
	.datac(!\mem_reg|registers[13][24]~q ),
	.datad(!\mem_reg|registers[15][24]~q ),
	.datae(!\ins_mem|memory~32_combout ),
	.dataf(!\ins_mem|memory~39_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux7~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux7~3 .extended_lut = "off";
defparam \mem_reg|Mux7~3 .lut_mask = 64'h555533330F0F00FF;
defparam \mem_reg|Mux7~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y9_N9
cyclonev_lcell_comb \mem_reg|Mux7~4 (
// Equation(s):
// \mem_reg|Mux7~4_combout  = ( \mem_reg|Mux7~1_combout  & ( \mem_reg|Mux7~3_combout  & ( ((!\ins_mem|memory~36_combout  & ((\mem_reg|Mux7~0_combout ))) # (\ins_mem|memory~36_combout  & (\mem_reg|Mux7~2_combout ))) # (\ins_mem|memory~34_combout ) ) ) ) # ( 
// !\mem_reg|Mux7~1_combout  & ( \mem_reg|Mux7~3_combout  & ( (!\ins_mem|memory~34_combout  & ((!\ins_mem|memory~36_combout  & ((\mem_reg|Mux7~0_combout ))) # (\ins_mem|memory~36_combout  & (\mem_reg|Mux7~2_combout )))) # (\ins_mem|memory~34_combout  & 
// (((\ins_mem|memory~36_combout )))) ) ) ) # ( \mem_reg|Mux7~1_combout  & ( !\mem_reg|Mux7~3_combout  & ( (!\ins_mem|memory~34_combout  & ((!\ins_mem|memory~36_combout  & ((\mem_reg|Mux7~0_combout ))) # (\ins_mem|memory~36_combout  & 
// (\mem_reg|Mux7~2_combout )))) # (\ins_mem|memory~34_combout  & (((!\ins_mem|memory~36_combout )))) ) ) ) # ( !\mem_reg|Mux7~1_combout  & ( !\mem_reg|Mux7~3_combout  & ( (!\ins_mem|memory~34_combout  & ((!\ins_mem|memory~36_combout  & 
// ((\mem_reg|Mux7~0_combout ))) # (\ins_mem|memory~36_combout  & (\mem_reg|Mux7~2_combout )))) ) ) )

	.dataa(!\ins_mem|memory~34_combout ),
	.datab(!\mem_reg|Mux7~2_combout ),
	.datac(!\mem_reg|Mux7~0_combout ),
	.datad(!\ins_mem|memory~36_combout ),
	.datae(!\mem_reg|Mux7~1_combout ),
	.dataf(!\mem_reg|Mux7~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux7~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux7~4 .extended_lut = "off";
defparam \mem_reg|Mux7~4 .lut_mask = 64'h0A225F220A775F77;
defparam \mem_reg|Mux7~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y9_N39
cyclonev_lcell_comb \muxAluA|out[24]~26 (
// Equation(s):
// \muxAluA|out[24]~26_combout  = ( \mem_reg|Mux7~4_combout  & ( (!\con_unit|alua|out~0_combout ) # (\p|pc [24]) ) ) # ( !\mem_reg|Mux7~4_combout  & ( (\p|pc [24] & \con_unit|alua|out~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\p|pc [24]),
	.datad(!\con_unit|alua|out~0_combout ),
	.datae(gnd),
	.dataf(!\mem_reg|Mux7~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxAluA|out[24]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxAluA|out[24]~26 .extended_lut = "off";
defparam \muxAluA|out[24]~26 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \muxAluA|out[24]~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y9_N18
cyclonev_lcell_comb \alu|Add0~109 (
// Equation(s):
// \alu|Add0~109_sumout  = SUM(( (!\con_unit|aluop|Mux|Mux3~0_combout  & (((!\con_unit|alubsrc|out~combout  & \mem_reg|Mux38~10_combout )))) # (\con_unit|aluop|Mux|Mux3~0_combout  & (((!\con_unit|alubsrc|out~combout  & \mem_reg|Mux38~10_combout )) # 
// (\ins_mem|instruction[0]~3_combout ))) ) + ( \muxAluA|out[25]~27_combout  ) + ( \alu|Add0~106  ))
// \alu|Add0~110  = CARRY(( (!\con_unit|aluop|Mux|Mux3~0_combout  & (((!\con_unit|alubsrc|out~combout  & \mem_reg|Mux38~10_combout )))) # (\con_unit|aluop|Mux|Mux3~0_combout  & (((!\con_unit|alubsrc|out~combout  & \mem_reg|Mux38~10_combout )) # 
// (\ins_mem|instruction[0]~3_combout ))) ) + ( \muxAluA|out[25]~27_combout  ) + ( \alu|Add0~106  ))

	.dataa(!\con_unit|aluop|Mux|Mux3~0_combout ),
	.datab(!\ins_mem|instruction[0]~3_combout ),
	.datac(!\con_unit|alubsrc|out~combout ),
	.datad(!\mem_reg|Mux38~10_combout ),
	.datae(gnd),
	.dataf(!\muxAluA|out[25]~27_combout ),
	.datag(gnd),
	.cin(\alu|Add0~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~109_sumout ),
	.cout(\alu|Add0~110 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~109 .extended_lut = "off";
defparam \alu|Add0~109 .lut_mask = 64'h0000FF00000011F1;
defparam \alu|Add0~109 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y13_N57
cyclonev_lcell_comb \alu|Mux6~1 (
// Equation(s):
// \alu|Mux6~1_combout  = ( \alu|Add0~109_sumout  & ( (\alu|Mux14~0_combout ) # (\alu|Mux6~0_combout ) ) ) # ( !\alu|Add0~109_sumout  & ( \alu|Mux6~0_combout  ) )

	.dataa(!\alu|Mux6~0_combout ),
	.datab(gnd),
	.datac(!\alu|Mux14~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alu|Add0~109_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Mux6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Mux6~1 .extended_lut = "off";
defparam \alu|Mux6~1 .lut_mask = 64'h555555555F5F5F5F;
defparam \alu|Mux6~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y15_N39
cyclonev_lcell_comb \adder|Add0~109 (
// Equation(s):
// \adder|Add0~109_sumout  = SUM(( \p|pc [25] ) + ( GND ) + ( \adder|Add0~106  ))
// \adder|Add0~110  = CARRY(( \p|pc [25] ) + ( GND ) + ( \adder|Add0~106  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\p|pc [25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\adder|Add0~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\adder|Add0~109_sumout ),
	.cout(\adder|Add0~110 ),
	.shareout());
// synopsys translate_off
defparam \adder|Add0~109 .extended_lut = "off";
defparam \adder|Add0~109 .lut_mask = 64'h0000FFFF00000F0F;
defparam \adder|Add0~109 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y13_N58
dffeas \p|pc[25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\alu|Mux6~1_combout ),
	.asdata(\adder|Add0~109_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Branch_U|Mux_32x1_Select|Mux0~14_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p|pc [25]),
	.prn(vcc));
// synopsys translate_off
defparam \p|pc[25] .is_wysiwyg = "true";
defparam \p|pc[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y10_N9
cyclonev_lcell_comb \muxAluA|out[25]~27 (
// Equation(s):
// \muxAluA|out[25]~27_combout  = ( \con_unit|alua|out~0_combout  & ( \p|pc [25] ) ) # ( !\con_unit|alua|out~0_combout  & ( \mem_reg|Mux6~4_combout  ) )

	.dataa(!\mem_reg|Mux6~4_combout ),
	.datab(gnd),
	.datac(!\p|pc [25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\con_unit|alua|out~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxAluA|out[25]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxAluA|out[25]~27 .extended_lut = "off";
defparam \muxAluA|out[25]~27 .lut_mask = 64'h555555550F0F0F0F;
defparam \muxAluA|out[25]~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y9_N21
cyclonev_lcell_comb \alu|Add0~113 (
// Equation(s):
// \alu|Add0~113_sumout  = SUM(( \muxAluA|out[26]~28_combout  ) + ( (!\con_unit|aluop|Mux|Mux3~0_combout  & (((!\con_unit|alubsrc|out~combout  & \mem_reg|Mux37~10_combout )))) # (\con_unit|aluop|Mux|Mux3~0_combout  & (((!\con_unit|alubsrc|out~combout  & 
// \mem_reg|Mux37~10_combout )) # (\ins_mem|instruction[0]~3_combout ))) ) + ( \alu|Add0~110  ))
// \alu|Add0~114  = CARRY(( \muxAluA|out[26]~28_combout  ) + ( (!\con_unit|aluop|Mux|Mux3~0_combout  & (((!\con_unit|alubsrc|out~combout  & \mem_reg|Mux37~10_combout )))) # (\con_unit|aluop|Mux|Mux3~0_combout  & (((!\con_unit|alubsrc|out~combout  & 
// \mem_reg|Mux37~10_combout )) # (\ins_mem|instruction[0]~3_combout ))) ) + ( \alu|Add0~110  ))

	.dataa(!\con_unit|aluop|Mux|Mux3~0_combout ),
	.datab(!\ins_mem|instruction[0]~3_combout ),
	.datac(!\con_unit|alubsrc|out~combout ),
	.datad(!\muxAluA|out[26]~28_combout ),
	.datae(gnd),
	.dataf(!\mem_reg|Mux37~10_combout ),
	.datag(gnd),
	.cin(\alu|Add0~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~113_sumout ),
	.cout(\alu|Add0~114 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~113 .extended_lut = "off";
defparam \alu|Add0~113 .lut_mask = 64'h0000EE0E000000FF;
defparam \alu|Add0~113 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y13_N9
cyclonev_lcell_comb \alu|Mux5~1 (
// Equation(s):
// \alu|Mux5~1_combout  = ( \alu|Mux5~0_combout  & ( \alu|Add0~113_sumout  ) ) # ( !\alu|Mux5~0_combout  & ( \alu|Add0~113_sumout  & ( \alu|Mux14~0_combout  ) ) ) # ( \alu|Mux5~0_combout  & ( !\alu|Add0~113_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\alu|Mux14~0_combout ),
	.datad(gnd),
	.datae(!\alu|Mux5~0_combout ),
	.dataf(!\alu|Add0~113_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Mux5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Mux5~1 .extended_lut = "off";
defparam \alu|Mux5~1 .lut_mask = 64'h0000FFFF0F0FFFFF;
defparam \alu|Mux5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y15_N42
cyclonev_lcell_comb \adder|Add0~113 (
// Equation(s):
// \adder|Add0~113_sumout  = SUM(( \p|pc [26] ) + ( GND ) + ( \adder|Add0~110  ))
// \adder|Add0~114  = CARRY(( \p|pc [26] ) + ( GND ) + ( \adder|Add0~110  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\p|pc [26]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\adder|Add0~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\adder|Add0~113_sumout ),
	.cout(\adder|Add0~114 ),
	.shareout());
// synopsys translate_off
defparam \adder|Add0~113 .extended_lut = "off";
defparam \adder|Add0~113 .lut_mask = 64'h0000FFFF00000F0F;
defparam \adder|Add0~113 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y13_N10
dffeas \p|pc[26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\alu|Mux5~1_combout ),
	.asdata(\adder|Add0~113_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Branch_U|Mux_32x1_Select|Mux0~14_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p|pc [26]),
	.prn(vcc));
// synopsys translate_off
defparam \p|pc[26] .is_wysiwyg = "true";
defparam \p|pc[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y9_N12
cyclonev_lcell_comb \mem_reg|Mux5~3 (
// Equation(s):
// \mem_reg|Mux5~3_combout  = ( \mem_reg|registers[15][26]~q  & ( \ins_mem|memory~32_combout  & ( (\ins_mem|memory~39_combout ) # (\mem_reg|registers[14][26]~q ) ) ) ) # ( !\mem_reg|registers[15][26]~q  & ( \ins_mem|memory~32_combout  & ( 
// (\mem_reg|registers[14][26]~q  & !\ins_mem|memory~39_combout ) ) ) ) # ( \mem_reg|registers[15][26]~q  & ( !\ins_mem|memory~32_combout  & ( (!\ins_mem|memory~39_combout  & (\mem_reg|registers[12][26]~q )) # (\ins_mem|memory~39_combout  & 
// ((\mem_reg|registers[13][26]~q ))) ) ) ) # ( !\mem_reg|registers[15][26]~q  & ( !\ins_mem|memory~32_combout  & ( (!\ins_mem|memory~39_combout  & (\mem_reg|registers[12][26]~q )) # (\ins_mem|memory~39_combout  & ((\mem_reg|registers[13][26]~q ))) ) ) )

	.dataa(!\mem_reg|registers[12][26]~q ),
	.datab(!\mem_reg|registers[14][26]~q ),
	.datac(!\mem_reg|registers[13][26]~q ),
	.datad(!\ins_mem|memory~39_combout ),
	.datae(!\mem_reg|registers[15][26]~q ),
	.dataf(!\ins_mem|memory~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux5~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux5~3 .extended_lut = "off";
defparam \mem_reg|Mux5~3 .lut_mask = 64'h550F550F330033FF;
defparam \mem_reg|Mux5~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y9_N3
cyclonev_lcell_comb \mem_reg|Mux5~0 (
// Equation(s):
// \mem_reg|Mux5~0_combout  = ( \ins_mem|memory~4_combout  & ( \ins_mem|memory~32_combout  & ( (!\ins_mem|memory~5_combout  & (\mem_reg|registers[2][26]~q )) # (\ins_mem|memory~5_combout  & ((\mem_reg|registers[3][26]~q ))) ) ) ) # ( 
// !\ins_mem|memory~4_combout  & ( \ins_mem|memory~32_combout  & ( \mem_reg|registers[2][26]~q  ) ) ) # ( \ins_mem|memory~4_combout  & ( !\ins_mem|memory~32_combout  & ( (\mem_reg|registers[1][26]~q  & \ins_mem|memory~5_combout ) ) ) )

	.dataa(!\mem_reg|registers[2][26]~q ),
	.datab(!\mem_reg|registers[1][26]~q ),
	.datac(!\ins_mem|memory~5_combout ),
	.datad(!\mem_reg|registers[3][26]~q ),
	.datae(!\ins_mem|memory~4_combout ),
	.dataf(!\ins_mem|memory~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux5~0 .extended_lut = "off";
defparam \mem_reg|Mux5~0 .lut_mask = 64'h000003035555505F;
defparam \mem_reg|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y9_N33
cyclonev_lcell_comb \mem_reg|Mux5~2 (
// Equation(s):
// \mem_reg|Mux5~2_combout  = ( \mem_reg|registers[10][26]~q  & ( \ins_mem|memory~39_combout  & ( (!\ins_mem|memory~32_combout  & (\mem_reg|registers[9][26]~q )) # (\ins_mem|memory~32_combout  & ((\mem_reg|registers[11][26]~q ))) ) ) ) # ( 
// !\mem_reg|registers[10][26]~q  & ( \ins_mem|memory~39_combout  & ( (!\ins_mem|memory~32_combout  & (\mem_reg|registers[9][26]~q )) # (\ins_mem|memory~32_combout  & ((\mem_reg|registers[11][26]~q ))) ) ) ) # ( \mem_reg|registers[10][26]~q  & ( 
// !\ins_mem|memory~39_combout  & ( (\mem_reg|registers[8][26]~q ) # (\ins_mem|memory~32_combout ) ) ) ) # ( !\mem_reg|registers[10][26]~q  & ( !\ins_mem|memory~39_combout  & ( (!\ins_mem|memory~32_combout  & \mem_reg|registers[8][26]~q ) ) ) )

	.dataa(!\ins_mem|memory~32_combout ),
	.datab(!\mem_reg|registers[9][26]~q ),
	.datac(!\mem_reg|registers[11][26]~q ),
	.datad(!\mem_reg|registers[8][26]~q ),
	.datae(!\mem_reg|registers[10][26]~q ),
	.dataf(!\ins_mem|memory~39_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux5~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux5~2 .extended_lut = "off";
defparam \mem_reg|Mux5~2 .lut_mask = 64'h00AA55FF27272727;
defparam \mem_reg|Mux5~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y7_N51
cyclonev_lcell_comb \mem_reg|Mux5~1 (
// Equation(s):
// \mem_reg|Mux5~1_combout  = ( \mem_reg|registers[6][26]~q  & ( \ins_mem|memory~39_combout  & ( (!\ins_mem|memory~32_combout  & ((\mem_reg|registers[5][26]~q ))) # (\ins_mem|memory~32_combout  & (\mem_reg|registers[7][26]~q )) ) ) ) # ( 
// !\mem_reg|registers[6][26]~q  & ( \ins_mem|memory~39_combout  & ( (!\ins_mem|memory~32_combout  & ((\mem_reg|registers[5][26]~q ))) # (\ins_mem|memory~32_combout  & (\mem_reg|registers[7][26]~q )) ) ) ) # ( \mem_reg|registers[6][26]~q  & ( 
// !\ins_mem|memory~39_combout  & ( (\ins_mem|memory~32_combout ) # (\mem_reg|registers[4][26]~q ) ) ) ) # ( !\mem_reg|registers[6][26]~q  & ( !\ins_mem|memory~39_combout  & ( (\mem_reg|registers[4][26]~q  & !\ins_mem|memory~32_combout ) ) ) )

	.dataa(!\mem_reg|registers[7][26]~q ),
	.datab(!\mem_reg|registers[5][26]~q ),
	.datac(!\mem_reg|registers[4][26]~q ),
	.datad(!\ins_mem|memory~32_combout ),
	.datae(!\mem_reg|registers[6][26]~q ),
	.dataf(!\ins_mem|memory~39_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux5~1 .extended_lut = "off";
defparam \mem_reg|Mux5~1 .lut_mask = 64'h0F000FFF33553355;
defparam \mem_reg|Mux5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y9_N27
cyclonev_lcell_comb \mem_reg|Mux5~4 (
// Equation(s):
// \mem_reg|Mux5~4_combout  = ( \ins_mem|memory~36_combout  & ( \mem_reg|Mux5~1_combout  & ( (!\ins_mem|memory~34_combout  & ((\mem_reg|Mux5~2_combout ))) # (\ins_mem|memory~34_combout  & (\mem_reg|Mux5~3_combout )) ) ) ) # ( !\ins_mem|memory~36_combout  & ( 
// \mem_reg|Mux5~1_combout  & ( (\mem_reg|Mux5~0_combout ) # (\ins_mem|memory~34_combout ) ) ) ) # ( \ins_mem|memory~36_combout  & ( !\mem_reg|Mux5~1_combout  & ( (!\ins_mem|memory~34_combout  & ((\mem_reg|Mux5~2_combout ))) # (\ins_mem|memory~34_combout  & 
// (\mem_reg|Mux5~3_combout )) ) ) ) # ( !\ins_mem|memory~36_combout  & ( !\mem_reg|Mux5~1_combout  & ( (!\ins_mem|memory~34_combout  & \mem_reg|Mux5~0_combout ) ) ) )

	.dataa(!\ins_mem|memory~34_combout ),
	.datab(!\mem_reg|Mux5~3_combout ),
	.datac(!\mem_reg|Mux5~0_combout ),
	.datad(!\mem_reg|Mux5~2_combout ),
	.datae(!\ins_mem|memory~36_combout ),
	.dataf(!\mem_reg|Mux5~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux5~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux5~4 .extended_lut = "off";
defparam \mem_reg|Mux5~4 .lut_mask = 64'h0A0A11BB5F5F11BB;
defparam \mem_reg|Mux5~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y9_N18
cyclonev_lcell_comb \muxAluA|out[26]~28 (
// Equation(s):
// \muxAluA|out[26]~28_combout  = ( \mem_reg|Mux5~4_combout  & ( (!\con_unit|alua|out~0_combout ) # (\p|pc [26]) ) ) # ( !\mem_reg|Mux5~4_combout  & ( (\con_unit|alua|out~0_combout  & \p|pc [26]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\con_unit|alua|out~0_combout ),
	.datad(!\p|pc [26]),
	.datae(gnd),
	.dataf(!\mem_reg|Mux5~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxAluA|out[26]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxAluA|out[26]~28 .extended_lut = "off";
defparam \muxAluA|out[26]~28 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \muxAluA|out[26]~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y9_N24
cyclonev_lcell_comb \alu|Add0~117 (
// Equation(s):
// \alu|Add0~117_sumout  = SUM(( \muxAluA|out[27]~29_combout  ) + ( (!\con_unit|aluop|Mux|Mux3~0_combout  & (((!\con_unit|alubsrc|out~combout  & \mem_reg|Mux36~10_combout )))) # (\con_unit|aluop|Mux|Mux3~0_combout  & (((!\con_unit|alubsrc|out~combout  & 
// \mem_reg|Mux36~10_combout )) # (\ins_mem|instruction[0]~3_combout ))) ) + ( \alu|Add0~114  ))
// \alu|Add0~118  = CARRY(( \muxAluA|out[27]~29_combout  ) + ( (!\con_unit|aluop|Mux|Mux3~0_combout  & (((!\con_unit|alubsrc|out~combout  & \mem_reg|Mux36~10_combout )))) # (\con_unit|aluop|Mux|Mux3~0_combout  & (((!\con_unit|alubsrc|out~combout  & 
// \mem_reg|Mux36~10_combout )) # (\ins_mem|instruction[0]~3_combout ))) ) + ( \alu|Add0~114  ))

	.dataa(!\con_unit|aluop|Mux|Mux3~0_combout ),
	.datab(!\ins_mem|instruction[0]~3_combout ),
	.datac(!\con_unit|alubsrc|out~combout ),
	.datad(!\muxAluA|out[27]~29_combout ),
	.datae(gnd),
	.dataf(!\mem_reg|Mux36~10_combout ),
	.datag(gnd),
	.cin(\alu|Add0~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~117_sumout ),
	.cout(\alu|Add0~118 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~117 .extended_lut = "off";
defparam \alu|Add0~117 .lut_mask = 64'h0000EE0E000000FF;
defparam \alu|Add0~117 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y13_N30
cyclonev_lcell_comb \alu|Mux4~1 (
// Equation(s):
// \alu|Mux4~1_combout  = ( \alu|Add0~117_sumout  & ( (\alu|Mux4~0_combout ) # (\alu|Mux14~0_combout ) ) ) # ( !\alu|Add0~117_sumout  & ( \alu|Mux4~0_combout  ) )

	.dataa(gnd),
	.datab(!\alu|Mux14~0_combout ),
	.datac(!\alu|Mux4~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alu|Add0~117_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Mux4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Mux4~1 .extended_lut = "off";
defparam \alu|Mux4~1 .lut_mask = 64'h0F0F0F0F3F3F3F3F;
defparam \alu|Mux4~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y13_N31
dffeas \p|pc[27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\alu|Mux4~1_combout ),
	.asdata(\adder|Add0~117_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Branch_U|Mux_32x1_Select|Mux0~14_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p|pc [27]),
	.prn(vcc));
// synopsys translate_off
defparam \p|pc[27] .is_wysiwyg = "true";
defparam \p|pc[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y15_N45
cyclonev_lcell_comb \adder|Add0~117 (
// Equation(s):
// \adder|Add0~117_sumout  = SUM(( \p|pc [27] ) + ( GND ) + ( \adder|Add0~114  ))
// \adder|Add0~118  = CARRY(( \p|pc [27] ) + ( GND ) + ( \adder|Add0~114  ))

	.dataa(!\p|pc [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\adder|Add0~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\adder|Add0~117_sumout ),
	.cout(\adder|Add0~118 ),
	.shareout());
// synopsys translate_off
defparam \adder|Add0~117 .extended_lut = "off";
defparam \adder|Add0~117 .lut_mask = 64'h0000FFFF00005555;
defparam \adder|Add0~117 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y13_N32
dffeas \p|pc[27]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\alu|Mux4~1_combout ),
	.asdata(\adder|Add0~117_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Branch_U|Mux_32x1_Select|Mux0~14_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p|pc[27]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \p|pc[27]~DUPLICATE .is_wysiwyg = "true";
defparam \p|pc[27]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y8_N31
dffeas \mem_reg|registers[11][27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux4~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[11][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[11][27] .is_wysiwyg = "true";
defparam \mem_reg|registers[11][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y8_N50
dffeas \mem_reg|registers[15][27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux4~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[15][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[15][27] .is_wysiwyg = "true";
defparam \mem_reg|registers[15][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y8_N51
cyclonev_lcell_comb \mem_reg|Mux4~3 (
// Equation(s):
// \mem_reg|Mux4~3_combout  = ( \ins_mem|memory~34_combout  & ( \mem_reg|registers[15][27]~q  & ( (\mem_reg|registers[7][27]~q ) # (\ins_mem|memory~36_combout ) ) ) ) # ( !\ins_mem|memory~34_combout  & ( \mem_reg|registers[15][27]~q  & ( 
// (!\ins_mem|memory~36_combout  & ((\mem_reg|registers[3][27]~q ))) # (\ins_mem|memory~36_combout  & (\mem_reg|registers[11][27]~q )) ) ) ) # ( \ins_mem|memory~34_combout  & ( !\mem_reg|registers[15][27]~q  & ( (!\ins_mem|memory~36_combout  & 
// \mem_reg|registers[7][27]~q ) ) ) ) # ( !\ins_mem|memory~34_combout  & ( !\mem_reg|registers[15][27]~q  & ( (!\ins_mem|memory~36_combout  & ((\mem_reg|registers[3][27]~q ))) # (\ins_mem|memory~36_combout  & (\mem_reg|registers[11][27]~q )) ) ) )

	.dataa(!\mem_reg|registers[11][27]~q ),
	.datab(!\mem_reg|registers[3][27]~q ),
	.datac(!\ins_mem|memory~36_combout ),
	.datad(!\mem_reg|registers[7][27]~q ),
	.datae(!\ins_mem|memory~34_combout ),
	.dataf(!\mem_reg|registers[15][27]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux4~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux4~3 .extended_lut = "off";
defparam \mem_reg|Mux4~3 .lut_mask = 64'h353500F035350FFF;
defparam \mem_reg|Mux4~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y12_N2
dffeas \mem_reg|registers[5][27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux4~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[5][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[5][27] .is_wysiwyg = "true";
defparam \mem_reg|registers[5][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y9_N35
dffeas \mem_reg|registers[9][27]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux4~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[9][27]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[9][27]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_reg|registers[9][27]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y12_N3
cyclonev_lcell_comb \mem_reg|Mux4~1 (
// Equation(s):
// \mem_reg|Mux4~1_combout  = ( \ins_mem|memory~36_combout  & ( \ins_mem|memory~34_combout  & ( \mem_reg|registers[13][27]~q  ) ) ) # ( !\ins_mem|memory~36_combout  & ( \ins_mem|memory~34_combout  & ( \mem_reg|registers[5][27]~q  ) ) ) # ( 
// \ins_mem|memory~36_combout  & ( !\ins_mem|memory~34_combout  & ( \mem_reg|registers[9][27]~DUPLICATE_q  ) ) ) # ( !\ins_mem|memory~36_combout  & ( !\ins_mem|memory~34_combout  & ( \mem_reg|registers[1][27]~q  ) ) )

	.dataa(!\mem_reg|registers[5][27]~q ),
	.datab(!\mem_reg|registers[9][27]~DUPLICATE_q ),
	.datac(!\mem_reg|registers[13][27]~q ),
	.datad(!\mem_reg|registers[1][27]~q ),
	.datae(!\ins_mem|memory~36_combout ),
	.dataf(!\ins_mem|memory~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux4~1 .extended_lut = "off";
defparam \mem_reg|Mux4~1 .lut_mask = 64'h00FF333355550F0F;
defparam \mem_reg|Mux4~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y8_N13
dffeas \mem_reg|registers[2][27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_reg|registers[2][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[2][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[2][27] .is_wysiwyg = "true";
defparam \mem_reg|registers[2][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y8_N21
cyclonev_lcell_comb \mem_reg|Mux4~2 (
// Equation(s):
// \mem_reg|Mux4~2_combout  = ( \mem_reg|registers[2][27]~q  & ( \ins_mem|memory~36_combout  & ( (!\ins_mem|memory~34_combout  & ((\mem_reg|registers[10][27]~DUPLICATE_q ))) # (\ins_mem|memory~34_combout  & (\mem_reg|registers[14][27]~q )) ) ) ) # ( 
// !\mem_reg|registers[2][27]~q  & ( \ins_mem|memory~36_combout  & ( (!\ins_mem|memory~34_combout  & ((\mem_reg|registers[10][27]~DUPLICATE_q ))) # (\ins_mem|memory~34_combout  & (\mem_reg|registers[14][27]~q )) ) ) ) # ( \mem_reg|registers[2][27]~q  & ( 
// !\ins_mem|memory~36_combout  & ( (!\ins_mem|memory~34_combout ) # (\mem_reg|registers[6][27]~q ) ) ) ) # ( !\mem_reg|registers[2][27]~q  & ( !\ins_mem|memory~36_combout  & ( (\ins_mem|memory~34_combout  & \mem_reg|registers[6][27]~q ) ) ) )

	.dataa(!\mem_reg|registers[14][27]~q ),
	.datab(!\mem_reg|registers[10][27]~DUPLICATE_q ),
	.datac(!\ins_mem|memory~34_combout ),
	.datad(!\mem_reg|registers[6][27]~q ),
	.datae(!\mem_reg|registers[2][27]~q ),
	.dataf(!\ins_mem|memory~36_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux4~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux4~2 .extended_lut = "off";
defparam \mem_reg|Mux4~2 .lut_mask = 64'h000FF0FF35353535;
defparam \mem_reg|Mux4~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y12_N43
dffeas \mem_reg|registers[12][27]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux4~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[12][27]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[12][27]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_reg|registers[12][27]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y8_N28
dffeas \mem_reg|registers[8][27]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux4~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[8][27]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[8][27]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_reg|registers[8][27]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y10_N42
cyclonev_lcell_comb \mem_reg|Mux4~0 (
// Equation(s):
// \mem_reg|Mux4~0_combout  = ( \ins_mem|memory~36_combout  & ( \ins_mem|memory~10_combout  & ( (!\ins_mem|memory~33_combout  & ((\mem_reg|registers[8][27]~DUPLICATE_q ))) # (\ins_mem|memory~33_combout  & (\mem_reg|registers[12][27]~DUPLICATE_q )) ) ) ) # ( 
// !\ins_mem|memory~36_combout  & ( \ins_mem|memory~10_combout  & ( (\mem_reg|registers[4][27]~q  & \ins_mem|memory~33_combout ) ) ) ) # ( \ins_mem|memory~36_combout  & ( !\ins_mem|memory~10_combout  & ( \mem_reg|registers[8][27]~DUPLICATE_q  ) ) )

	.dataa(!\mem_reg|registers[4][27]~q ),
	.datab(!\mem_reg|registers[12][27]~DUPLICATE_q ),
	.datac(!\mem_reg|registers[8][27]~DUPLICATE_q ),
	.datad(!\ins_mem|memory~33_combout ),
	.datae(!\ins_mem|memory~36_combout ),
	.dataf(!\ins_mem|memory~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux4~0 .extended_lut = "off";
defparam \mem_reg|Mux4~0 .lut_mask = 64'h00000F0F00550F33;
defparam \mem_reg|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y8_N15
cyclonev_lcell_comb \mem_reg|Mux4~4 (
// Equation(s):
// \mem_reg|Mux4~4_combout  = ( \mem_reg|Mux4~2_combout  & ( \mem_reg|Mux4~0_combout  & ( (!\ins_mem|memory~39_combout ) # ((!\ins_mem|memory~32_combout  & ((\mem_reg|Mux4~1_combout ))) # (\ins_mem|memory~32_combout  & (\mem_reg|Mux4~3_combout ))) ) ) ) # ( 
// !\mem_reg|Mux4~2_combout  & ( \mem_reg|Mux4~0_combout  & ( (!\ins_mem|memory~39_combout  & (((!\ins_mem|memory~32_combout )))) # (\ins_mem|memory~39_combout  & ((!\ins_mem|memory~32_combout  & ((\mem_reg|Mux4~1_combout ))) # (\ins_mem|memory~32_combout  & 
// (\mem_reg|Mux4~3_combout )))) ) ) ) # ( \mem_reg|Mux4~2_combout  & ( !\mem_reg|Mux4~0_combout  & ( (!\ins_mem|memory~39_combout  & (((\ins_mem|memory~32_combout )))) # (\ins_mem|memory~39_combout  & ((!\ins_mem|memory~32_combout  & 
// ((\mem_reg|Mux4~1_combout ))) # (\ins_mem|memory~32_combout  & (\mem_reg|Mux4~3_combout )))) ) ) ) # ( !\mem_reg|Mux4~2_combout  & ( !\mem_reg|Mux4~0_combout  & ( (\ins_mem|memory~39_combout  & ((!\ins_mem|memory~32_combout  & ((\mem_reg|Mux4~1_combout 
// ))) # (\ins_mem|memory~32_combout  & (\mem_reg|Mux4~3_combout )))) ) ) )

	.dataa(!\mem_reg|Mux4~3_combout ),
	.datab(!\ins_mem|memory~39_combout ),
	.datac(!\ins_mem|memory~32_combout ),
	.datad(!\mem_reg|Mux4~1_combout ),
	.datae(!\mem_reg|Mux4~2_combout ),
	.dataf(!\mem_reg|Mux4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux4~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux4~4 .extended_lut = "off";
defparam \mem_reg|Mux4~4 .lut_mask = 64'h01310D3DC1F1CDFD;
defparam \mem_reg|Mux4~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y8_N9
cyclonev_lcell_comb \muxAluA|out[27]~29 (
// Equation(s):
// \muxAluA|out[27]~29_combout  = ( \con_unit|alua|out~0_combout  & ( \mem_reg|Mux4~4_combout  & ( \p|pc[27]~DUPLICATE_q  ) ) ) # ( !\con_unit|alua|out~0_combout  & ( \mem_reg|Mux4~4_combout  ) ) # ( \con_unit|alua|out~0_combout  & ( !\mem_reg|Mux4~4_combout 
//  & ( \p|pc[27]~DUPLICATE_q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\p|pc[27]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\con_unit|alua|out~0_combout ),
	.dataf(!\mem_reg|Mux4~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxAluA|out[27]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxAluA|out[27]~29 .extended_lut = "off";
defparam \muxAluA|out[27]~29 .lut_mask = 64'h00000F0FFFFF0F0F;
defparam \muxAluA|out[27]~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y9_N27
cyclonev_lcell_comb \alu|Add0~5 (
// Equation(s):
// \alu|Add0~5_sumout  = SUM(( \muxAluA|out[28]~1_combout  ) + ( (!\con_unit|aluop|Mux|Mux3~0_combout  & (((!\con_unit|alubsrc|out~combout  & \mem_reg|Mux35~10_combout )))) # (\con_unit|aluop|Mux|Mux3~0_combout  & (((!\con_unit|alubsrc|out~combout  & 
// \mem_reg|Mux35~10_combout )) # (\ins_mem|instruction[0]~3_combout ))) ) + ( \alu|Add0~118  ))
// \alu|Add0~6  = CARRY(( \muxAluA|out[28]~1_combout  ) + ( (!\con_unit|aluop|Mux|Mux3~0_combout  & (((!\con_unit|alubsrc|out~combout  & \mem_reg|Mux35~10_combout )))) # (\con_unit|aluop|Mux|Mux3~0_combout  & (((!\con_unit|alubsrc|out~combout  & 
// \mem_reg|Mux35~10_combout )) # (\ins_mem|instruction[0]~3_combout ))) ) + ( \alu|Add0~118  ))

	.dataa(!\con_unit|aluop|Mux|Mux3~0_combout ),
	.datab(!\ins_mem|instruction[0]~3_combout ),
	.datac(!\con_unit|alubsrc|out~combout ),
	.datad(!\muxAluA|out[28]~1_combout ),
	.datae(gnd),
	.dataf(!\mem_reg|Mux35~10_combout ),
	.datag(gnd),
	.cin(\alu|Add0~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~5_sumout ),
	.cout(\alu|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~5 .extended_lut = "off";
defparam \alu|Add0~5 .lut_mask = 64'h0000EE0E000000FF;
defparam \alu|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y13_N48
cyclonev_lcell_comb \alu|Mux3~1 (
// Equation(s):
// \alu|Mux3~1_combout  = ( \alu|Add0~5_sumout  & ( (\alu|Mux3~0_combout ) # (\alu|Mux14~0_combout ) ) ) # ( !\alu|Add0~5_sumout  & ( \alu|Mux3~0_combout  ) )

	.dataa(gnd),
	.datab(!\alu|Mux14~0_combout ),
	.datac(!\alu|Mux3~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alu|Add0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Mux3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Mux3~1 .extended_lut = "off";
defparam \alu|Mux3~1 .lut_mask = 64'h0F0F0F0F3F3F3F3F;
defparam \alu|Mux3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y15_N48
cyclonev_lcell_comb \adder|Add0~5 (
// Equation(s):
// \adder|Add0~5_sumout  = SUM(( \p|pc [28] ) + ( GND ) + ( \adder|Add0~118  ))
// \adder|Add0~6  = CARRY(( \p|pc [28] ) + ( GND ) + ( \adder|Add0~118  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\p|pc [28]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\adder|Add0~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\adder|Add0~5_sumout ),
	.cout(\adder|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \adder|Add0~5 .extended_lut = "off";
defparam \adder|Add0~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \adder|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y13_N49
dffeas \p|pc[28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\alu|Mux3~1_combout ),
	.asdata(\adder|Add0~5_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Branch_U|Mux_32x1_Select|Mux0~14_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p|pc [28]),
	.prn(vcc));
// synopsys translate_off
defparam \p|pc[28] .is_wysiwyg = "true";
defparam \p|pc[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y15_N51
cyclonev_lcell_comb \adder|Add0~93 (
// Equation(s):
// \adder|Add0~93_sumout  = SUM(( \p|pc[29]~DUPLICATE_q  ) + ( GND ) + ( \adder|Add0~6  ))
// \adder|Add0~94  = CARRY(( \p|pc[29]~DUPLICATE_q  ) + ( GND ) + ( \adder|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\p|pc[29]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\adder|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\adder|Add0~93_sumout ),
	.cout(\adder|Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \adder|Add0~93 .extended_lut = "off";
defparam \adder|Add0~93 .lut_mask = 64'h0000FFFF00000F0F;
defparam \adder|Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y15_N54
cyclonev_lcell_comb \adder|Add0~97 (
// Equation(s):
// \adder|Add0~97_sumout  = SUM(( \p|pc [30] ) + ( GND ) + ( \adder|Add0~94  ))
// \adder|Add0~98  = CARRY(( \p|pc [30] ) + ( GND ) + ( \adder|Add0~94  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\p|pc [30]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\adder|Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\adder|Add0~97_sumout ),
	.cout(\adder|Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \adder|Add0~97 .extended_lut = "off";
defparam \adder|Add0~97 .lut_mask = 64'h0000FFFF00000F0F;
defparam \adder|Add0~97 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y15_N57
cyclonev_lcell_comb \adder|Add0~101 (
// Equation(s):
// \adder|Add0~101_sumout  = SUM(( \p|pc [31] ) + ( GND ) + ( \adder|Add0~98  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\p|pc [31]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\adder|Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\adder|Add0~101_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \adder|Add0~101 .extended_lut = "off";
defparam \adder|Add0~101 .lut_mask = 64'h0000FFFF00000F0F;
defparam \adder|Add0~101 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y13_N43
dffeas \p|pc[31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\alu|Mux0~1_combout ),
	.asdata(\adder|Add0~101_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Branch_U|Mux_32x1_Select|Mux0~14_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p|pc [31]),
	.prn(vcc));
// synopsys translate_off
defparam \p|pc[31] .is_wysiwyg = "true";
defparam \p|pc[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y10_N56
dffeas \mem_reg|registers[13][31]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux0~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[13][31]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[13][31]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_reg|registers[13][31]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y9_N53
dffeas \mem_reg|registers[1][31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux0~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[1][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[1][31] .is_wysiwyg = "true";
defparam \mem_reg|registers[1][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y7_N32
dffeas \mem_reg|registers[5][31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux0~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[5][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[5][31] .is_wysiwyg = "true";
defparam \mem_reg|registers[5][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y7_N33
cyclonev_lcell_comb \mem_reg|Mux0~1 (
// Equation(s):
// \mem_reg|Mux0~1_combout  = ( \mem_reg|registers[1][31]~q  & ( \mem_reg|registers[5][31]~q  & ( (!\ins_mem|memory~36_combout ) # ((!\ins_mem|memory~34_combout  & (\mem_reg|registers[9][31]~q )) # (\ins_mem|memory~34_combout  & 
// ((\mem_reg|registers[13][31]~DUPLICATE_q )))) ) ) ) # ( !\mem_reg|registers[1][31]~q  & ( \mem_reg|registers[5][31]~q  & ( (!\ins_mem|memory~34_combout  & (\ins_mem|memory~36_combout  & (\mem_reg|registers[9][31]~q ))) # (\ins_mem|memory~34_combout  & 
// ((!\ins_mem|memory~36_combout ) # ((\mem_reg|registers[13][31]~DUPLICATE_q )))) ) ) ) # ( \mem_reg|registers[1][31]~q  & ( !\mem_reg|registers[5][31]~q  & ( (!\ins_mem|memory~34_combout  & ((!\ins_mem|memory~36_combout ) # ((\mem_reg|registers[9][31]~q 
// )))) # (\ins_mem|memory~34_combout  & (\ins_mem|memory~36_combout  & ((\mem_reg|registers[13][31]~DUPLICATE_q )))) ) ) ) # ( !\mem_reg|registers[1][31]~q  & ( !\mem_reg|registers[5][31]~q  & ( (\ins_mem|memory~36_combout  & ((!\ins_mem|memory~34_combout  
// & (\mem_reg|registers[9][31]~q )) # (\ins_mem|memory~34_combout  & ((\mem_reg|registers[13][31]~DUPLICATE_q ))))) ) ) )

	.dataa(!\ins_mem|memory~34_combout ),
	.datab(!\ins_mem|memory~36_combout ),
	.datac(!\mem_reg|registers[9][31]~q ),
	.datad(!\mem_reg|registers[13][31]~DUPLICATE_q ),
	.datae(!\mem_reg|registers[1][31]~q ),
	.dataf(!\mem_reg|registers[5][31]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux0~1 .extended_lut = "off";
defparam \mem_reg|Mux0~1 .lut_mask = 64'h02138A9B4657CEDF;
defparam \mem_reg|Mux0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y7_N26
dffeas \mem_reg|registers[4][31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux0~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[4][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[4][31] .is_wysiwyg = "true";
defparam \mem_reg|registers[4][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y10_N40
dffeas \mem_reg|registers[12][31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux0~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[12][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[12][31] .is_wysiwyg = "true";
defparam \mem_reg|registers[12][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y9_N52
dffeas \mem_reg|registers[8][31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux0~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[8][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[8][31] .is_wysiwyg = "true";
defparam \mem_reg|registers[8][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y7_N36
cyclonev_lcell_comb \mem_reg|Mux0~0 (
// Equation(s):
// \mem_reg|Mux0~0_combout  = ( \ins_mem|memory~10_combout  & ( \ins_mem|memory~36_combout  & ( (!\ins_mem|memory~33_combout  & ((\mem_reg|registers[8][31]~q ))) # (\ins_mem|memory~33_combout  & (\mem_reg|registers[12][31]~q )) ) ) ) # ( 
// !\ins_mem|memory~10_combout  & ( \ins_mem|memory~36_combout  & ( \mem_reg|registers[8][31]~q  ) ) ) # ( \ins_mem|memory~10_combout  & ( !\ins_mem|memory~36_combout  & ( (\mem_reg|registers[4][31]~q  & \ins_mem|memory~33_combout ) ) ) )

	.dataa(!\mem_reg|registers[4][31]~q ),
	.datab(!\mem_reg|registers[12][31]~q ),
	.datac(!\ins_mem|memory~33_combout ),
	.datad(!\mem_reg|registers[8][31]~q ),
	.datae(!\ins_mem|memory~10_combout ),
	.dataf(!\ins_mem|memory~36_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux0~0 .extended_lut = "off";
defparam \mem_reg|Mux0~0 .lut_mask = 64'h0000050500FF03F3;
defparam \mem_reg|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y7_N50
dffeas \mem_reg|registers[14][31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux0~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[14][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[14][31] .is_wysiwyg = "true";
defparam \mem_reg|registers[14][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y9_N1
dffeas \mem_reg|registers[2][31]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux0~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[2][31]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[2][31]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_reg|registers[2][31]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y10_N26
dffeas \mem_reg|registers[10][31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux0~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[10][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[10][31] .is_wysiwyg = "true";
defparam \mem_reg|registers[10][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y11_N55
dffeas \mem_reg|registers[6][31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux0~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[6][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[6][31] .is_wysiwyg = "true";
defparam \mem_reg|registers[6][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y7_N54
cyclonev_lcell_comb \mem_reg|Mux0~2 (
// Equation(s):
// \mem_reg|Mux0~2_combout  = ( \ins_mem|memory~34_combout  & ( \ins_mem|memory~36_combout  & ( \mem_reg|registers[14][31]~q  ) ) ) # ( !\ins_mem|memory~34_combout  & ( \ins_mem|memory~36_combout  & ( \mem_reg|registers[10][31]~q  ) ) ) # ( 
// \ins_mem|memory~34_combout  & ( !\ins_mem|memory~36_combout  & ( \mem_reg|registers[6][31]~q  ) ) ) # ( !\ins_mem|memory~34_combout  & ( !\ins_mem|memory~36_combout  & ( \mem_reg|registers[2][31]~DUPLICATE_q  ) ) )

	.dataa(!\mem_reg|registers[14][31]~q ),
	.datab(!\mem_reg|registers[2][31]~DUPLICATE_q ),
	.datac(!\mem_reg|registers[10][31]~q ),
	.datad(!\mem_reg|registers[6][31]~q ),
	.datae(!\ins_mem|memory~34_combout ),
	.dataf(!\ins_mem|memory~36_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux0~2 .extended_lut = "off";
defparam \mem_reg|Mux0~2 .lut_mask = 64'h333300FF0F0F5555;
defparam \mem_reg|Mux0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y11_N49
dffeas \mem_reg|registers[15][31]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux0~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[15][31]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[15][31]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_reg|registers[15][31]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y7_N42
cyclonev_lcell_comb \mem_reg|registers[11][31]~feeder (
// Equation(s):
// \mem_reg|registers[11][31]~feeder_combout  = ( \muxWrite|Mux0~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\muxWrite|Mux0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|registers[11][31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|registers[11][31]~feeder .extended_lut = "off";
defparam \mem_reg|registers[11][31]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mem_reg|registers[11][31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y7_N44
dffeas \mem_reg|registers[11][31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_reg|registers[11][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[11][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[11][31] .is_wysiwyg = "true";
defparam \mem_reg|registers[11][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y11_N25
dffeas \mem_reg|registers[7][31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux0~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[7][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[7][31] .is_wysiwyg = "true";
defparam \mem_reg|registers[7][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y9_N59
dffeas \mem_reg|registers[3][31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux0~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[3][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[3][31] .is_wysiwyg = "true";
defparam \mem_reg|registers[3][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y7_N54
cyclonev_lcell_comb \mem_reg|Mux0~3 (
// Equation(s):
// \mem_reg|Mux0~3_combout  = ( \ins_mem|memory~34_combout  & ( \ins_mem|memory~36_combout  & ( \mem_reg|registers[15][31]~DUPLICATE_q  ) ) ) # ( !\ins_mem|memory~34_combout  & ( \ins_mem|memory~36_combout  & ( \mem_reg|registers[11][31]~q  ) ) ) # ( 
// \ins_mem|memory~34_combout  & ( !\ins_mem|memory~36_combout  & ( \mem_reg|registers[7][31]~q  ) ) ) # ( !\ins_mem|memory~34_combout  & ( !\ins_mem|memory~36_combout  & ( \mem_reg|registers[3][31]~q  ) ) )

	.dataa(!\mem_reg|registers[15][31]~DUPLICATE_q ),
	.datab(!\mem_reg|registers[11][31]~q ),
	.datac(!\mem_reg|registers[7][31]~q ),
	.datad(!\mem_reg|registers[3][31]~q ),
	.datae(!\ins_mem|memory~34_combout ),
	.dataf(!\ins_mem|memory~36_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux0~3 .extended_lut = "off";
defparam \mem_reg|Mux0~3 .lut_mask = 64'h00FF0F0F33335555;
defparam \mem_reg|Mux0~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y7_N15
cyclonev_lcell_comb \mem_reg|Mux0~4 (
// Equation(s):
// \mem_reg|Mux0~4_combout  = ( \mem_reg|Mux0~2_combout  & ( \mem_reg|Mux0~3_combout  & ( ((!\ins_mem|memory~39_combout  & ((\mem_reg|Mux0~0_combout ))) # (\ins_mem|memory~39_combout  & (\mem_reg|Mux0~1_combout ))) # (\ins_mem|memory~32_combout ) ) ) ) # ( 
// !\mem_reg|Mux0~2_combout  & ( \mem_reg|Mux0~3_combout  & ( (!\ins_mem|memory~32_combout  & ((!\ins_mem|memory~39_combout  & ((\mem_reg|Mux0~0_combout ))) # (\ins_mem|memory~39_combout  & (\mem_reg|Mux0~1_combout )))) # (\ins_mem|memory~32_combout  & 
// (((\ins_mem|memory~39_combout )))) ) ) ) # ( \mem_reg|Mux0~2_combout  & ( !\mem_reg|Mux0~3_combout  & ( (!\ins_mem|memory~32_combout  & ((!\ins_mem|memory~39_combout  & ((\mem_reg|Mux0~0_combout ))) # (\ins_mem|memory~39_combout  & 
// (\mem_reg|Mux0~1_combout )))) # (\ins_mem|memory~32_combout  & (((!\ins_mem|memory~39_combout )))) ) ) ) # ( !\mem_reg|Mux0~2_combout  & ( !\mem_reg|Mux0~3_combout  & ( (!\ins_mem|memory~32_combout  & ((!\ins_mem|memory~39_combout  & 
// ((\mem_reg|Mux0~0_combout ))) # (\ins_mem|memory~39_combout  & (\mem_reg|Mux0~1_combout )))) ) ) )

	.dataa(!\mem_reg|Mux0~1_combout ),
	.datab(!\ins_mem|memory~32_combout ),
	.datac(!\mem_reg|Mux0~0_combout ),
	.datad(!\ins_mem|memory~39_combout ),
	.datae(!\mem_reg|Mux0~2_combout ),
	.dataf(!\mem_reg|Mux0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux0~4 .extended_lut = "off";
defparam \mem_reg|Mux0~4 .lut_mask = 64'h0C443F440C773F77;
defparam \mem_reg|Mux0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y13_N57
cyclonev_lcell_comb \muxAluA|out[31]~25 (
// Equation(s):
// \muxAluA|out[31]~25_combout  = ( \mem_reg|Mux0~4_combout  & ( (!\con_unit|alua|out~0_combout ) # (\p|pc [31]) ) ) # ( !\mem_reg|Mux0~4_combout  & ( (\con_unit|alua|out~0_combout  & \p|pc [31]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\con_unit|alua|out~0_combout ),
	.datad(!\p|pc [31]),
	.datae(gnd),
	.dataf(!\mem_reg|Mux0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxAluA|out[31]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxAluA|out[31]~25 .extended_lut = "off";
defparam \muxAluA|out[31]~25 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \muxAluA|out[31]~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y10_N12
cyclonev_lcell_comb \alu|Mux0~0 (
// Equation(s):
// \alu|Mux0~0_combout  = ( \alu|Mux23~1_combout  & ( \muxAluA|out[31]~25_combout  & ( !\alu|Mux23~0_combout  ) ) ) # ( !\alu|Mux23~1_combout  & ( \muxAluA|out[31]~25_combout  & ( (\mem_reg|Mux32~10_combout  & (!\con_unit|alubsrc|out~combout  & 
// \alu|Mux23~0_combout )) ) ) ) # ( \alu|Mux23~1_combout  & ( !\muxAluA|out[31]~25_combout  & ( (\mem_reg|Mux32~10_combout  & (!\con_unit|alubsrc|out~combout  & !\alu|Mux23~0_combout )) ) ) )

	.dataa(!\mem_reg|Mux32~10_combout ),
	.datab(!\con_unit|alubsrc|out~combout ),
	.datac(gnd),
	.datad(!\alu|Mux23~0_combout ),
	.datae(!\alu|Mux23~1_combout ),
	.dataf(!\muxAluA|out[31]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Mux0~0 .extended_lut = "off";
defparam \alu|Mux0~0 .lut_mask = 64'h000044000044FF00;
defparam \alu|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y11_N0
cyclonev_ram_block \DataMem|ram_1|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\DataMem|wren[1]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mem_reg|Mux32~10_combout ,\mem_reg|Mux33~10_combout ,\mem_reg|Mux34~10_combout ,\mem_reg|Mux35~10_combout ,\mem_reg|Mux36~10_combout ,\mem_reg|Mux37~10_combout ,\mem_reg|Mux38~10_combout ,\mem_reg|Mux39~10_combout ,\mem_reg|Mux40~10_combout ,
\mem_reg|Mux41~10_combout ,\mem_reg|Mux42~10_combout ,\mem_reg|Mux43~10_combout ,\mem_reg|Mux48~10_combout ,\mem_reg|Mux49~10_combout ,\mem_reg|Mux50~10_combout ,\mem_reg|Mux51~10_combout ,\mem_reg|Mux52~10_combout ,\mem_reg|Mux53~10_combout ,
\mem_reg|Mux54~10_combout ,\mem_reg|Mux55~10_combout }),
	.portaaddr({\alu|Mux21~0_combout ,\alu|Mux22~0_combout ,\alu|Mux23~2_combout ,\alu|Mux24~0_combout ,\alu|Mux25~0_combout ,\alu|Mux26~0_combout ,\alu|Mux27~0_combout ,\alu|Mux28~0_combout ,\alu|Mux29~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(20'b00000000000000000000),
	.portbaddr(9'b000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\DataMem|ram_1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \DataMem|ram_1|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \DataMem|ram_1|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \DataMem|ram_1|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "DataMemory_2:DataMem|ram:ram_1|altsyncram:altsyncram_component|altsyncram_jil1:auto_generated|ALTSYNCRAM";
defparam \DataMem|ram_1|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \DataMem|ram_1|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \DataMem|ram_1|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 9;
defparam \DataMem|ram_1|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \DataMem|ram_1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \DataMem|ram_1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \DataMem|ram_1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 20;
defparam \DataMem|ram_1|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \DataMem|ram_1|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \DataMem|ram_1|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 511;
defparam \DataMem|ram_1|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 512;
defparam \DataMem|ram_1|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \DataMem|ram_1|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \DataMem|ram_1|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 9;
defparam \DataMem|ram_1|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 20;
defparam \DataMem|ram_1|altsyncram_component|auto_generated|ram_block1a0 .power_up_uninitialized = "true";
defparam \DataMem|ram_1|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X51_Y9_N24
cyclonev_lcell_comb \muxWrite|Mux0~1 (
// Equation(s):
// \muxWrite|Mux0~1_combout  = ( \DataMem|ram_3|altsyncram_component|auto_generated|q_a [7] & ( \ins_mem|instruction[13]~0_combout  & ( (\muxWrite|Mux16~1_combout  & ((\DataMem|ram_1|altsyncram_component|auto_generated|q_a [7]) # 
// (\con_unit|rudata|out[0]~0_combout ))) ) ) ) # ( !\DataMem|ram_3|altsyncram_component|auto_generated|q_a [7] & ( \ins_mem|instruction[13]~0_combout  & ( (!\con_unit|rudata|out[0]~0_combout  & (\DataMem|ram_1|altsyncram_component|auto_generated|q_a [7] & 
// \muxWrite|Mux16~1_combout )) ) ) ) # ( \DataMem|ram_3|altsyncram_component|auto_generated|q_a [7] & ( !\ins_mem|instruction[13]~0_combout  & ( (\muxWrite|Mux16~1_combout  & ((!\con_unit|rudata|out[0]~0_combout  & 
// ((\DataMem|ram_1|altsyncram_component|auto_generated|q_a [7]))) # (\con_unit|rudata|out[0]~0_combout  & (\DataMem|ram_0|altsyncram_component|auto_generated|q_a [7])))) ) ) ) # ( !\DataMem|ram_3|altsyncram_component|auto_generated|q_a [7] & ( 
// !\ins_mem|instruction[13]~0_combout  & ( (\muxWrite|Mux16~1_combout  & ((!\con_unit|rudata|out[0]~0_combout  & ((\DataMem|ram_1|altsyncram_component|auto_generated|q_a [7]))) # (\con_unit|rudata|out[0]~0_combout  & 
// (\DataMem|ram_0|altsyncram_component|auto_generated|q_a [7])))) ) ) )

	.dataa(!\con_unit|rudata|out[0]~0_combout ),
	.datab(!\DataMem|ram_0|altsyncram_component|auto_generated|q_a [7]),
	.datac(!\DataMem|ram_1|altsyncram_component|auto_generated|q_a [7]),
	.datad(!\muxWrite|Mux16~1_combout ),
	.datae(!\DataMem|ram_3|altsyncram_component|auto_generated|q_a [7]),
	.dataf(!\ins_mem|instruction[13]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxWrite|Mux0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxWrite|Mux0~1 .extended_lut = "off";
defparam \muxWrite|Mux0~1 .lut_mask = 64'h001B001B000A005F;
defparam \muxWrite|Mux0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y9_N0
cyclonev_lcell_comb \muxWrite|Mux0~2 (
// Equation(s):
// \muxWrite|Mux0~2_combout  = ( !\muxWrite|Mux0~0_combout  & ( ((!\muxWrite|Mux16~1_combout  & (((\alu|Mux14~0_combout  & \alu|Add0~101_sumout )) # (\alu|Mux0~0_combout )))) # (\muxWrite|Mux0~1_combout ) ) ) # ( \muxWrite|Mux0~0_combout  & ( 
// (((!\muxWrite|Mux16~1_combout  & (\adder|Add0~101_sumout ))) # (\muxWrite|Mux0~1_combout )) ) )

	.dataa(!\alu|Mux0~0_combout ),
	.datab(!\muxWrite|Mux16~1_combout ),
	.datac(!\adder|Add0~101_sumout ),
	.datad(!\muxWrite|Mux0~1_combout ),
	.datae(!\muxWrite|Mux0~0_combout ),
	.dataf(!\alu|Add0~101_sumout ),
	.datag(!\alu|Mux14~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxWrite|Mux0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxWrite|Mux0~2 .extended_lut = "on";
defparam \muxWrite|Mux0~2 .lut_mask = 64'h44FF0CFF4CFF0CFF;
defparam \muxWrite|Mux0~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y12_N21
cyclonev_lcell_comb \mem_reg|registers[9][31]~feeder (
// Equation(s):
// \mem_reg|registers[9][31]~feeder_combout  = ( \muxWrite|Mux0~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\muxWrite|Mux0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|registers[9][31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|registers[9][31]~feeder .extended_lut = "off";
defparam \mem_reg|registers[9][31]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mem_reg|registers[9][31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y12_N22
dffeas \mem_reg|registers[9][31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_reg|registers[9][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[9][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[9][31] .is_wysiwyg = "true";
defparam \mem_reg|registers[9][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y10_N0
cyclonev_lcell_comb \mem_reg|Mux32~5 (
// Equation(s):
// \mem_reg|Mux32~5_combout  = ( \ins_mem|memory~17_combout  & ( \ins_mem|memory~20_combout  & ( \mem_reg|registers[11][31]~q  ) ) ) # ( !\ins_mem|memory~17_combout  & ( \ins_mem|memory~20_combout  & ( \mem_reg|registers[10][31]~q  ) ) ) # ( 
// \ins_mem|memory~17_combout  & ( !\ins_mem|memory~20_combout  & ( \mem_reg|registers[9][31]~q  ) ) ) # ( !\ins_mem|memory~17_combout  & ( !\ins_mem|memory~20_combout  & ( \mem_reg|registers[8][31]~q  ) ) )

	.dataa(!\mem_reg|registers[9][31]~q ),
	.datab(!\mem_reg|registers[11][31]~q ),
	.datac(!\mem_reg|registers[8][31]~q ),
	.datad(!\mem_reg|registers[10][31]~q ),
	.datae(!\ins_mem|memory~17_combout ),
	.dataf(!\ins_mem|memory~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux32~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux32~5 .extended_lut = "off";
defparam \mem_reg|Mux32~5 .lut_mask = 64'h0F0F555500FF3333;
defparam \mem_reg|Mux32~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y11_N50
dffeas \mem_reg|registers[15][31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux0~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[15][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[15][31] .is_wysiwyg = "true";
defparam \mem_reg|registers[15][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y10_N55
dffeas \mem_reg|registers[13][31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux0~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[13][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[13][31] .is_wysiwyg = "true";
defparam \mem_reg|registers[13][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y11_N51
cyclonev_lcell_comb \mem_reg|Mux32~6 (
// Equation(s):
// \mem_reg|Mux32~6_combout  = ( \ins_mem|memory~17_combout  & ( \mem_reg|registers[14][31]~q  & ( (!\ins_mem|memory~20_combout  & ((\mem_reg|registers[13][31]~q ))) # (\ins_mem|memory~20_combout  & (\mem_reg|registers[15][31]~q )) ) ) ) # ( 
// !\ins_mem|memory~17_combout  & ( \mem_reg|registers[14][31]~q  & ( (\mem_reg|registers[12][31]~q ) # (\ins_mem|memory~20_combout ) ) ) ) # ( \ins_mem|memory~17_combout  & ( !\mem_reg|registers[14][31]~q  & ( (!\ins_mem|memory~20_combout  & 
// ((\mem_reg|registers[13][31]~q ))) # (\ins_mem|memory~20_combout  & (\mem_reg|registers[15][31]~q )) ) ) ) # ( !\ins_mem|memory~17_combout  & ( !\mem_reg|registers[14][31]~q  & ( (!\ins_mem|memory~20_combout  & \mem_reg|registers[12][31]~q ) ) ) )

	.dataa(!\mem_reg|registers[15][31]~q ),
	.datab(!\ins_mem|memory~20_combout ),
	.datac(!\mem_reg|registers[12][31]~q ),
	.datad(!\mem_reg|registers[13][31]~q ),
	.datae(!\ins_mem|memory~17_combout ),
	.dataf(!\mem_reg|registers[14][31]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux32~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux32~6 .extended_lut = "off";
defparam \mem_reg|Mux32~6 .lut_mask = 64'h0C0C11DD3F3F11DD;
defparam \mem_reg|Mux32~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y11_N56
dffeas \mem_reg|registers[6][31]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux0~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[6][31]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[6][31]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_reg|registers[6][31]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y7_N31
dffeas \mem_reg|registers[5][31]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux0~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[5][31]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[5][31]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_reg|registers[5][31]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y11_N26
dffeas \mem_reg|registers[7][31]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux0~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[7][31]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[7][31]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_reg|registers[7][31]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y11_N27
cyclonev_lcell_comb \mem_reg|Mux32~7 (
// Equation(s):
// \mem_reg|Mux32~7_combout  = ( \ins_mem|memory~17_combout  & ( \ins_mem|memory~20_combout  & ( \mem_reg|registers[7][31]~DUPLICATE_q  ) ) ) # ( !\ins_mem|memory~17_combout  & ( \ins_mem|memory~20_combout  & ( \mem_reg|registers[6][31]~DUPLICATE_q  ) ) ) # 
// ( \ins_mem|memory~17_combout  & ( !\ins_mem|memory~20_combout  & ( \mem_reg|registers[5][31]~DUPLICATE_q  ) ) ) # ( !\ins_mem|memory~17_combout  & ( !\ins_mem|memory~20_combout  & ( \mem_reg|registers[4][31]~q  ) ) )

	.dataa(!\mem_reg|registers[6][31]~DUPLICATE_q ),
	.datab(!\mem_reg|registers[5][31]~DUPLICATE_q ),
	.datac(!\mem_reg|registers[4][31]~q ),
	.datad(!\mem_reg|registers[7][31]~DUPLICATE_q ),
	.datae(!\ins_mem|memory~17_combout ),
	.dataf(!\ins_mem|memory~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux32~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux32~7 .extended_lut = "off";
defparam \mem_reg|Mux32~7 .lut_mask = 64'h0F0F3333555500FF;
defparam \mem_reg|Mux32~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y9_N2
dffeas \mem_reg|registers[2][31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux0~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[2][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[2][31] .is_wysiwyg = "true";
defparam \mem_reg|registers[2][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y9_N39
cyclonev_lcell_comb \mem_reg|Mux32~8 (
// Equation(s):
// \mem_reg|Mux32~8_combout  = ( \ins_mem|memory~20_combout  & ( \ins_mem|memory~17_combout  & ( \mem_reg|registers[3][31]~q  ) ) ) # ( !\ins_mem|memory~20_combout  & ( \ins_mem|memory~17_combout  & ( \mem_reg|registers[1][31]~q  ) ) ) # ( 
// \ins_mem|memory~20_combout  & ( !\ins_mem|memory~17_combout  & ( \mem_reg|registers[2][31]~q  ) ) )

	.dataa(!\mem_reg|registers[1][31]~q ),
	.datab(gnd),
	.datac(!\mem_reg|registers[3][31]~q ),
	.datad(!\mem_reg|registers[2][31]~q ),
	.datae(!\ins_mem|memory~20_combout ),
	.dataf(!\ins_mem|memory~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux32~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux32~8 .extended_lut = "off";
defparam \mem_reg|Mux32~8 .lut_mask = 64'h000000FF55550F0F;
defparam \mem_reg|Mux32~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y9_N54
cyclonev_lcell_comb \mem_reg|Mux32~9 (
// Equation(s):
// \mem_reg|Mux32~9_combout  = ( \mem_reg|Mux32~7_combout  & ( \mem_reg|Mux32~8_combout  & ( (!\ins_mem|memory~26_combout ) # ((\ins_mem|memory~23_combout  & \mem_reg|Mux32~6_combout )) ) ) ) # ( !\mem_reg|Mux32~7_combout  & ( \mem_reg|Mux32~8_combout  & ( 
// (!\ins_mem|memory~23_combout  & (!\ins_mem|memory~26_combout )) # (\ins_mem|memory~23_combout  & (\ins_mem|memory~26_combout  & \mem_reg|Mux32~6_combout )) ) ) ) # ( \mem_reg|Mux32~7_combout  & ( !\mem_reg|Mux32~8_combout  & ( (\ins_mem|memory~23_combout  
// & ((!\ins_mem|memory~26_combout ) # (\mem_reg|Mux32~6_combout ))) ) ) ) # ( !\mem_reg|Mux32~7_combout  & ( !\mem_reg|Mux32~8_combout  & ( (\ins_mem|memory~23_combout  & (\ins_mem|memory~26_combout  & \mem_reg|Mux32~6_combout )) ) ) )

	.dataa(!\ins_mem|memory~23_combout ),
	.datab(gnd),
	.datac(!\ins_mem|memory~26_combout ),
	.datad(!\mem_reg|Mux32~6_combout ),
	.datae(!\mem_reg|Mux32~7_combout ),
	.dataf(!\mem_reg|Mux32~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux32~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux32~9 .extended_lut = "off";
defparam \mem_reg|Mux32~9 .lut_mask = 64'h00055055A0A5F0F5;
defparam \mem_reg|Mux32~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y9_N19
dffeas \mem_reg|registers[31][31]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux0~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[31][31]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[31][31]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_reg|registers[31][31]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y9_N14
dffeas \mem_reg|registers[23][31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux0~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[23][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[23][31] .is_wysiwyg = "true";
defparam \mem_reg|registers[23][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y6_N54
cyclonev_lcell_comb \mem_reg|registers[19][31]~feeder (
// Equation(s):
// \mem_reg|registers[19][31]~feeder_combout  = ( \muxWrite|Mux0~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\muxWrite|Mux0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|registers[19][31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|registers[19][31]~feeder .extended_lut = "off";
defparam \mem_reg|registers[19][31]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mem_reg|registers[19][31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y6_N55
dffeas \mem_reg|registers[19][31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_reg|registers[19][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[19][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[19][31] .is_wysiwyg = "true";
defparam \mem_reg|registers[19][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y9_N25
dffeas \mem_reg|registers[27][31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux0~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[27][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[27][31] .is_wysiwyg = "true";
defparam \mem_reg|registers[27][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y9_N24
cyclonev_lcell_comb \mem_reg|Mux32~3 (
// Equation(s):
// \mem_reg|Mux32~3_combout  = ( \mem_reg|registers[27][31]~q  & ( \ins_mem|memory~23_combout  & ( (!\ins_mem|memory~26_combout  & ((\mem_reg|registers[23][31]~q ))) # (\ins_mem|memory~26_combout  & (\mem_reg|registers[31][31]~DUPLICATE_q )) ) ) ) # ( 
// !\mem_reg|registers[27][31]~q  & ( \ins_mem|memory~23_combout  & ( (!\ins_mem|memory~26_combout  & ((\mem_reg|registers[23][31]~q ))) # (\ins_mem|memory~26_combout  & (\mem_reg|registers[31][31]~DUPLICATE_q )) ) ) ) # ( \mem_reg|registers[27][31]~q  & ( 
// !\ins_mem|memory~23_combout  & ( (\mem_reg|registers[19][31]~q ) # (\ins_mem|memory~26_combout ) ) ) ) # ( !\mem_reg|registers[27][31]~q  & ( !\ins_mem|memory~23_combout  & ( (!\ins_mem|memory~26_combout  & \mem_reg|registers[19][31]~q ) ) ) )

	.dataa(!\mem_reg|registers[31][31]~DUPLICATE_q ),
	.datab(!\mem_reg|registers[23][31]~q ),
	.datac(!\ins_mem|memory~26_combout ),
	.datad(!\mem_reg|registers[19][31]~q ),
	.datae(!\mem_reg|registers[27][31]~q ),
	.dataf(!\ins_mem|memory~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux32~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux32~3 .extended_lut = "off";
defparam \mem_reg|Mux32~3 .lut_mask = 64'h00F00FFF35353535;
defparam \mem_reg|Mux32~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y9_N38
dffeas \mem_reg|registers[25][31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux0~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[25][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[25][31] .is_wysiwyg = "true";
defparam \mem_reg|registers[25][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y9_N47
dffeas \mem_reg|registers[21][31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux0~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[21][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[21][31] .is_wysiwyg = "true";
defparam \mem_reg|registers[21][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y8_N58
dffeas \mem_reg|registers[17][31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux0~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[17][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[17][31] .is_wysiwyg = "true";
defparam \mem_reg|registers[17][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y9_N50
dffeas \mem_reg|registers[29][31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux0~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[29][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[29][31] .is_wysiwyg = "true";
defparam \mem_reg|registers[29][31] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y9_N48
cyclonev_lcell_comb \mem_reg|Mux32~1 (
// Equation(s):
// \mem_reg|Mux32~1_combout  = ( \mem_reg|registers[29][31]~q  & ( \ins_mem|memory~23_combout  & ( (\ins_mem|memory~26_combout ) # (\mem_reg|registers[21][31]~q ) ) ) ) # ( !\mem_reg|registers[29][31]~q  & ( \ins_mem|memory~23_combout  & ( 
// (\mem_reg|registers[21][31]~q  & !\ins_mem|memory~26_combout ) ) ) ) # ( \mem_reg|registers[29][31]~q  & ( !\ins_mem|memory~23_combout  & ( (!\ins_mem|memory~26_combout  & ((\mem_reg|registers[17][31]~q ))) # (\ins_mem|memory~26_combout  & 
// (\mem_reg|registers[25][31]~q )) ) ) ) # ( !\mem_reg|registers[29][31]~q  & ( !\ins_mem|memory~23_combout  & ( (!\ins_mem|memory~26_combout  & ((\mem_reg|registers[17][31]~q ))) # (\ins_mem|memory~26_combout  & (\mem_reg|registers[25][31]~q )) ) ) )

	.dataa(!\mem_reg|registers[25][31]~q ),
	.datab(!\mem_reg|registers[21][31]~q ),
	.datac(!\ins_mem|memory~26_combout ),
	.datad(!\mem_reg|registers[17][31]~q ),
	.datae(!\mem_reg|registers[29][31]~q ),
	.dataf(!\ins_mem|memory~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux32~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux32~1 .extended_lut = "off";
defparam \mem_reg|Mux32~1 .lut_mask = 64'h05F505F530303F3F;
defparam \mem_reg|Mux32~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y8_N24
cyclonev_lcell_comb \mem_reg|registers[18][31]~feeder (
// Equation(s):
// \mem_reg|registers[18][31]~feeder_combout  = ( \muxWrite|Mux0~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\muxWrite|Mux0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|registers[18][31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|registers[18][31]~feeder .extended_lut = "off";
defparam \mem_reg|registers[18][31]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mem_reg|registers[18][31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y8_N25
dffeas \mem_reg|registers[18][31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_reg|registers[18][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[18][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[18][31] .is_wysiwyg = "true";
defparam \mem_reg|registers[18][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y9_N59
dffeas \mem_reg|registers[26][31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux0~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[26][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[26][31] .is_wysiwyg = "true";
defparam \mem_reg|registers[26][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y10_N19
dffeas \mem_reg|registers[22][31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux0~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[22][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[22][31] .is_wysiwyg = "true";
defparam \mem_reg|registers[22][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y9_N4
dffeas \mem_reg|registers[30][31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux0~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[30][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[30][31] .is_wysiwyg = "true";
defparam \mem_reg|registers[30][31] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y9_N3
cyclonev_lcell_comb \mem_reg|Mux32~2 (
// Equation(s):
// \mem_reg|Mux32~2_combout  = ( \mem_reg|registers[30][31]~q  & ( \ins_mem|memory~23_combout  & ( (\ins_mem|memory~26_combout ) # (\mem_reg|registers[22][31]~q ) ) ) ) # ( !\mem_reg|registers[30][31]~q  & ( \ins_mem|memory~23_combout  & ( 
// (\mem_reg|registers[22][31]~q  & !\ins_mem|memory~26_combout ) ) ) ) # ( \mem_reg|registers[30][31]~q  & ( !\ins_mem|memory~23_combout  & ( (!\ins_mem|memory~26_combout  & (\mem_reg|registers[18][31]~q )) # (\ins_mem|memory~26_combout  & 
// ((\mem_reg|registers[26][31]~q ))) ) ) ) # ( !\mem_reg|registers[30][31]~q  & ( !\ins_mem|memory~23_combout  & ( (!\ins_mem|memory~26_combout  & (\mem_reg|registers[18][31]~q )) # (\ins_mem|memory~26_combout  & ((\mem_reg|registers[26][31]~q ))) ) ) )

	.dataa(!\mem_reg|registers[18][31]~q ),
	.datab(!\mem_reg|registers[26][31]~q ),
	.datac(!\mem_reg|registers[22][31]~q ),
	.datad(!\ins_mem|memory~26_combout ),
	.datae(!\mem_reg|registers[30][31]~q ),
	.dataf(!\ins_mem|memory~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux32~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux32~2 .extended_lut = "off";
defparam \mem_reg|Mux32~2 .lut_mask = 64'h553355330F000FFF;
defparam \mem_reg|Mux32~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y8_N30
cyclonev_lcell_comb \mem_reg|registers[20][31]~feeder (
// Equation(s):
// \mem_reg|registers[20][31]~feeder_combout  = ( \muxWrite|Mux0~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\muxWrite|Mux0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|registers[20][31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|registers[20][31]~feeder .extended_lut = "off";
defparam \mem_reg|registers[20][31]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mem_reg|registers[20][31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y8_N31
dffeas \mem_reg|registers[20][31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_reg|registers[20][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[20][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[20][31] .is_wysiwyg = "true";
defparam \mem_reg|registers[20][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y8_N0
cyclonev_lcell_comb \mem_reg|registers[16][31]~feeder (
// Equation(s):
// \mem_reg|registers[16][31]~feeder_combout  = ( \muxWrite|Mux0~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\muxWrite|Mux0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|registers[16][31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|registers[16][31]~feeder .extended_lut = "off";
defparam \mem_reg|registers[16][31]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mem_reg|registers[16][31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y8_N1
dffeas \mem_reg|registers[16][31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_reg|registers[16][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[16][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[16][31] .is_wysiwyg = "true";
defparam \mem_reg|registers[16][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y6_N48
cyclonev_lcell_comb \mem_reg|registers[24][31]~feeder (
// Equation(s):
// \mem_reg|registers[24][31]~feeder_combout  = ( \muxWrite|Mux0~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\muxWrite|Mux0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|registers[24][31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|registers[24][31]~feeder .extended_lut = "off";
defparam \mem_reg|registers[24][31]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mem_reg|registers[24][31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y6_N49
dffeas \mem_reg|registers[24][31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_reg|registers[24][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[24][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[24][31] .is_wysiwyg = "true";
defparam \mem_reg|registers[24][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y9_N37
dffeas \mem_reg|registers[28][31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux0~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[28][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[28][31] .is_wysiwyg = "true";
defparam \mem_reg|registers[28][31] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y9_N36
cyclonev_lcell_comb \mem_reg|Mux32~0 (
// Equation(s):
// \mem_reg|Mux32~0_combout  = ( \mem_reg|registers[28][31]~q  & ( \ins_mem|memory~23_combout  & ( (\ins_mem|memory~26_combout ) # (\mem_reg|registers[20][31]~q ) ) ) ) # ( !\mem_reg|registers[28][31]~q  & ( \ins_mem|memory~23_combout  & ( 
// (\mem_reg|registers[20][31]~q  & !\ins_mem|memory~26_combout ) ) ) ) # ( \mem_reg|registers[28][31]~q  & ( !\ins_mem|memory~23_combout  & ( (!\ins_mem|memory~26_combout  & (\mem_reg|registers[16][31]~q )) # (\ins_mem|memory~26_combout  & 
// ((\mem_reg|registers[24][31]~q ))) ) ) ) # ( !\mem_reg|registers[28][31]~q  & ( !\ins_mem|memory~23_combout  & ( (!\ins_mem|memory~26_combout  & (\mem_reg|registers[16][31]~q )) # (\ins_mem|memory~26_combout  & ((\mem_reg|registers[24][31]~q ))) ) ) )

	.dataa(!\mem_reg|registers[20][31]~q ),
	.datab(!\mem_reg|registers[16][31]~q ),
	.datac(!\mem_reg|registers[24][31]~q ),
	.datad(!\ins_mem|memory~26_combout ),
	.datae(!\mem_reg|registers[28][31]~q ),
	.dataf(!\ins_mem|memory~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux32~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux32~0 .extended_lut = "off";
defparam \mem_reg|Mux32~0 .lut_mask = 64'h330F330F550055FF;
defparam \mem_reg|Mux32~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y9_N30
cyclonev_lcell_comb \mem_reg|Mux32~4 (
// Equation(s):
// \mem_reg|Mux32~4_combout  = ( \mem_reg|Mux32~2_combout  & ( \mem_reg|Mux32~0_combout  & ( (!\ins_mem|memory~17_combout ) # ((!\ins_mem|memory~20_combout  & ((\mem_reg|Mux32~1_combout ))) # (\ins_mem|memory~20_combout  & (\mem_reg|Mux32~3_combout ))) ) ) ) 
// # ( !\mem_reg|Mux32~2_combout  & ( \mem_reg|Mux32~0_combout  & ( (!\ins_mem|memory~20_combout  & (((!\ins_mem|memory~17_combout ) # (\mem_reg|Mux32~1_combout )))) # (\ins_mem|memory~20_combout  & (\mem_reg|Mux32~3_combout  & ((\ins_mem|memory~17_combout 
// )))) ) ) ) # ( \mem_reg|Mux32~2_combout  & ( !\mem_reg|Mux32~0_combout  & ( (!\ins_mem|memory~20_combout  & (((\mem_reg|Mux32~1_combout  & \ins_mem|memory~17_combout )))) # (\ins_mem|memory~20_combout  & (((!\ins_mem|memory~17_combout )) # 
// (\mem_reg|Mux32~3_combout ))) ) ) ) # ( !\mem_reg|Mux32~2_combout  & ( !\mem_reg|Mux32~0_combout  & ( (\ins_mem|memory~17_combout  & ((!\ins_mem|memory~20_combout  & ((\mem_reg|Mux32~1_combout ))) # (\ins_mem|memory~20_combout  & (\mem_reg|Mux32~3_combout 
// )))) ) ) )

	.dataa(!\mem_reg|Mux32~3_combout ),
	.datab(!\ins_mem|memory~20_combout ),
	.datac(!\mem_reg|Mux32~1_combout ),
	.datad(!\ins_mem|memory~17_combout ),
	.datae(!\mem_reg|Mux32~2_combout ),
	.dataf(!\mem_reg|Mux32~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux32~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux32~4 .extended_lut = "off";
defparam \mem_reg|Mux32~4 .lut_mask = 64'h001D331DCC1DFF1D;
defparam \mem_reg|Mux32~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y9_N12
cyclonev_lcell_comb \mem_reg|Mux32~10 (
// Equation(s):
// \mem_reg|Mux32~10_combout  = ( \mem_reg|Mux32~9_combout  & ( \mem_reg|Mux32~4_combout  ) ) # ( !\mem_reg|Mux32~9_combout  & ( \mem_reg|Mux32~4_combout  & ( ((\mem_reg|Mux54~11_combout  & \mem_reg|Mux32~5_combout )) # (\ins_mem|memory~7_combout ) ) ) ) # ( 
// \mem_reg|Mux32~9_combout  & ( !\mem_reg|Mux32~4_combout  & ( !\ins_mem|memory~7_combout  ) ) ) # ( !\mem_reg|Mux32~9_combout  & ( !\mem_reg|Mux32~4_combout  & ( (!\ins_mem|memory~7_combout  & (\mem_reg|Mux54~11_combout  & \mem_reg|Mux32~5_combout )) ) ) )

	.dataa(gnd),
	.datab(!\ins_mem|memory~7_combout ),
	.datac(!\mem_reg|Mux54~11_combout ),
	.datad(!\mem_reg|Mux32~5_combout ),
	.datae(!\mem_reg|Mux32~9_combout ),
	.dataf(!\mem_reg|Mux32~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux32~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux32~10 .extended_lut = "off";
defparam \mem_reg|Mux32~10 .lut_mask = 64'h000CCCCC333FFFFF;
defparam \mem_reg|Mux32~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y14_N27
cyclonev_lcell_comb \muxWrite|Mux3~0 (
// Equation(s):
// \muxWrite|Mux3~0_combout  = ( \DataMem|ram_0|altsyncram_component|auto_generated|q_a [7] & ( \muxWrite|Mux16~1_combout  & ( (!\con_unit|rudata|out[0]~0_combout  & (((\DataMem|ram_1|altsyncram_component|auto_generated|q_a [7])))) # 
// (\con_unit|rudata|out[0]~0_combout  & ((!\ins_mem|instruction[13]~0_combout ) # ((\DataMem|ram_3|altsyncram_component|auto_generated|q_a [4])))) ) ) ) # ( !\DataMem|ram_0|altsyncram_component|auto_generated|q_a [7] & ( \muxWrite|Mux16~1_combout  & ( 
// (!\con_unit|rudata|out[0]~0_combout  & (((\DataMem|ram_1|altsyncram_component|auto_generated|q_a [7])))) # (\con_unit|rudata|out[0]~0_combout  & (\ins_mem|instruction[13]~0_combout  & ((\DataMem|ram_3|altsyncram_component|auto_generated|q_a [4])))) ) ) )

	.dataa(!\ins_mem|instruction[13]~0_combout ),
	.datab(!\DataMem|ram_1|altsyncram_component|auto_generated|q_a [7]),
	.datac(!\con_unit|rudata|out[0]~0_combout ),
	.datad(!\DataMem|ram_3|altsyncram_component|auto_generated|q_a [4]),
	.datae(!\DataMem|ram_0|altsyncram_component|auto_generated|q_a [7]),
	.dataf(!\muxWrite|Mux16~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxWrite|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxWrite|Mux3~0 .extended_lut = "off";
defparam \muxWrite|Mux3~0 .lut_mask = 64'h0000000030353A3F;
defparam \muxWrite|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y9_N24
cyclonev_lcell_comb \muxWrite|Mux3~1 (
// Equation(s):
// \muxWrite|Mux3~1_combout  = ( !\muxWrite|Mux0~0_combout  & ( ((!\muxWrite|Mux16~1_combout  & (((\alu|Mux14~0_combout  & \alu|Add0~5_sumout )) # (\alu|Mux3~0_combout )))) # (\muxWrite|Mux3~0_combout ) ) ) # ( \muxWrite|Mux0~0_combout  & ( 
// (((\adder|Add0~5_sumout  & (!\muxWrite|Mux16~1_combout ))) # (\muxWrite|Mux3~0_combout )) ) )

	.dataa(!\alu|Mux14~0_combout ),
	.datab(!\muxWrite|Mux3~0_combout ),
	.datac(!\adder|Add0~5_sumout ),
	.datad(!\muxWrite|Mux16~1_combout ),
	.datae(!\muxWrite|Mux0~0_combout ),
	.dataf(!\alu|Mux3~0_combout ),
	.datag(!\alu|Add0~5_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxWrite|Mux3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxWrite|Mux3~1 .extended_lut = "on";
defparam \muxWrite|Mux3~1 .lut_mask = 64'h37333F33FF333F33;
defparam \muxWrite|Mux3~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y4_N37
dffeas \mem_reg|registers[16][28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux3~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[16][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[16][28] .is_wysiwyg = "true";
defparam \mem_reg|registers[16][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y3_N39
cyclonev_lcell_comb \mem_reg|registers[28][28]~feeder (
// Equation(s):
// \mem_reg|registers[28][28]~feeder_combout  = ( \muxWrite|Mux3~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\muxWrite|Mux3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|registers[28][28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|registers[28][28]~feeder .extended_lut = "off";
defparam \mem_reg|registers[28][28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mem_reg|registers[28][28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y3_N41
dffeas \mem_reg|registers[28][28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_reg|registers[28][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[28][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[28][28] .is_wysiwyg = "true";
defparam \mem_reg|registers[28][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y7_N49
dffeas \mem_reg|registers[20][28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux3~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[20][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[20][28] .is_wysiwyg = "true";
defparam \mem_reg|registers[20][28] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y3_N33
cyclonev_lcell_comb \mem_reg|registers[24][28]~feeder (
// Equation(s):
// \mem_reg|registers[24][28]~feeder_combout  = ( \muxWrite|Mux3~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\muxWrite|Mux3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|registers[24][28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|registers[24][28]~feeder .extended_lut = "off";
defparam \mem_reg|registers[24][28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mem_reg|registers[24][28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y3_N34
dffeas \mem_reg|registers[24][28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_reg|registers[24][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[24][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[24][28] .is_wysiwyg = "true";
defparam \mem_reg|registers[24][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y6_N54
cyclonev_lcell_comb \mem_reg|Mux35~0 (
// Equation(s):
// \mem_reg|Mux35~0_combout  = ( \mem_reg|registers[24][28]~q  & ( \ins_mem|memory~23_combout  & ( (!\ins_mem|memory~26_combout  & ((\mem_reg|registers[20][28]~q ))) # (\ins_mem|memory~26_combout  & (\mem_reg|registers[28][28]~q )) ) ) ) # ( 
// !\mem_reg|registers[24][28]~q  & ( \ins_mem|memory~23_combout  & ( (!\ins_mem|memory~26_combout  & ((\mem_reg|registers[20][28]~q ))) # (\ins_mem|memory~26_combout  & (\mem_reg|registers[28][28]~q )) ) ) ) # ( \mem_reg|registers[24][28]~q  & ( 
// !\ins_mem|memory~23_combout  & ( (\ins_mem|memory~26_combout ) # (\mem_reg|registers[16][28]~q ) ) ) ) # ( !\mem_reg|registers[24][28]~q  & ( !\ins_mem|memory~23_combout  & ( (\mem_reg|registers[16][28]~q  & !\ins_mem|memory~26_combout ) ) ) )

	.dataa(!\mem_reg|registers[16][28]~q ),
	.datab(!\mem_reg|registers[28][28]~q ),
	.datac(!\mem_reg|registers[20][28]~q ),
	.datad(!\ins_mem|memory~26_combout ),
	.datae(!\mem_reg|registers[24][28]~q ),
	.dataf(!\ins_mem|memory~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux35~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux35~0 .extended_lut = "off";
defparam \mem_reg|Mux35~0 .lut_mask = 64'h550055FF0F330F33;
defparam \mem_reg|Mux35~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y3_N43
dffeas \mem_reg|registers[22][28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux3~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[22][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[22][28] .is_wysiwyg = "true";
defparam \mem_reg|registers[22][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y3_N31
dffeas \mem_reg|registers[26][28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux3~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[26][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[26][28] .is_wysiwyg = "true";
defparam \mem_reg|registers[26][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y5_N33
cyclonev_lcell_comb \mem_reg|registers[18][28]~feeder (
// Equation(s):
// \mem_reg|registers[18][28]~feeder_combout  = ( \muxWrite|Mux3~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\muxWrite|Mux3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|registers[18][28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|registers[18][28]~feeder .extended_lut = "off";
defparam \mem_reg|registers[18][28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mem_reg|registers[18][28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y5_N35
dffeas \mem_reg|registers[18][28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_reg|registers[18][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[18][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[18][28] .is_wysiwyg = "true";
defparam \mem_reg|registers[18][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y6_N7
dffeas \mem_reg|registers[30][28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux3~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[30][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[30][28] .is_wysiwyg = "true";
defparam \mem_reg|registers[30][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y6_N6
cyclonev_lcell_comb \mem_reg|Mux35~2 (
// Equation(s):
// \mem_reg|Mux35~2_combout  = ( \mem_reg|registers[30][28]~q  & ( \ins_mem|memory~23_combout  & ( (\ins_mem|memory~26_combout ) # (\mem_reg|registers[22][28]~q ) ) ) ) # ( !\mem_reg|registers[30][28]~q  & ( \ins_mem|memory~23_combout  & ( 
// (\mem_reg|registers[22][28]~q  & !\ins_mem|memory~26_combout ) ) ) ) # ( \mem_reg|registers[30][28]~q  & ( !\ins_mem|memory~23_combout  & ( (!\ins_mem|memory~26_combout  & ((\mem_reg|registers[18][28]~q ))) # (\ins_mem|memory~26_combout  & 
// (\mem_reg|registers[26][28]~q )) ) ) ) # ( !\mem_reg|registers[30][28]~q  & ( !\ins_mem|memory~23_combout  & ( (!\ins_mem|memory~26_combout  & ((\mem_reg|registers[18][28]~q ))) # (\ins_mem|memory~26_combout  & (\mem_reg|registers[26][28]~q )) ) ) )

	.dataa(!\mem_reg|registers[22][28]~q ),
	.datab(!\mem_reg|registers[26][28]~q ),
	.datac(!\mem_reg|registers[18][28]~q ),
	.datad(!\ins_mem|memory~26_combout ),
	.datae(!\mem_reg|registers[30][28]~q ),
	.dataf(!\ins_mem|memory~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux35~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux35~2 .extended_lut = "off";
defparam \mem_reg|Mux35~2 .lut_mask = 64'h0F330F33550055FF;
defparam \mem_reg|Mux35~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y9_N26
dffeas \mem_reg|registers[31][28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux3~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[31][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[31][28] .is_wysiwyg = "true";
defparam \mem_reg|registers[31][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y6_N13
dffeas \mem_reg|registers[27][28]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux3~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[27][28]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[27][28]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_reg|registers[27][28]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y6_N55
dffeas \mem_reg|registers[23][28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux3~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[23][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[23][28] .is_wysiwyg = "true";
defparam \mem_reg|registers[23][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N9
cyclonev_lcell_comb \mem_reg|registers[19][28]~feeder (
// Equation(s):
// \mem_reg|registers[19][28]~feeder_combout  = ( \muxWrite|Mux3~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\muxWrite|Mux3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|registers[19][28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|registers[19][28]~feeder .extended_lut = "off";
defparam \mem_reg|registers[19][28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mem_reg|registers[19][28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y4_N10
dffeas \mem_reg|registers[19][28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_reg|registers[19][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[19][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[19][28] .is_wysiwyg = "true";
defparam \mem_reg|registers[19][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y6_N0
cyclonev_lcell_comb \mem_reg|Mux35~3 (
// Equation(s):
// \mem_reg|Mux35~3_combout  = ( \mem_reg|registers[19][28]~q  & ( \ins_mem|memory~23_combout  & ( (!\ins_mem|memory~26_combout  & ((\mem_reg|registers[23][28]~q ))) # (\ins_mem|memory~26_combout  & (\mem_reg|registers[31][28]~q )) ) ) ) # ( 
// !\mem_reg|registers[19][28]~q  & ( \ins_mem|memory~23_combout  & ( (!\ins_mem|memory~26_combout  & ((\mem_reg|registers[23][28]~q ))) # (\ins_mem|memory~26_combout  & (\mem_reg|registers[31][28]~q )) ) ) ) # ( \mem_reg|registers[19][28]~q  & ( 
// !\ins_mem|memory~23_combout  & ( (!\ins_mem|memory~26_combout ) # (\mem_reg|registers[27][28]~DUPLICATE_q ) ) ) ) # ( !\mem_reg|registers[19][28]~q  & ( !\ins_mem|memory~23_combout  & ( (\mem_reg|registers[27][28]~DUPLICATE_q  & \ins_mem|memory~26_combout 
// ) ) ) )

	.dataa(!\mem_reg|registers[31][28]~q ),
	.datab(!\mem_reg|registers[27][28]~DUPLICATE_q ),
	.datac(!\ins_mem|memory~26_combout ),
	.datad(!\mem_reg|registers[23][28]~q ),
	.datae(!\mem_reg|registers[19][28]~q ),
	.dataf(!\ins_mem|memory~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux35~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux35~3 .extended_lut = "off";
defparam \mem_reg|Mux35~3 .lut_mask = 64'h0303F3F305F505F5;
defparam \mem_reg|Mux35~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y4_N57
cyclonev_lcell_comb \mem_reg|registers[17][28]~feeder (
// Equation(s):
// \mem_reg|registers[17][28]~feeder_combout  = ( \muxWrite|Mux3~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\muxWrite|Mux3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|registers[17][28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|registers[17][28]~feeder .extended_lut = "off";
defparam \mem_reg|registers[17][28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mem_reg|registers[17][28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y4_N58
dffeas \mem_reg|registers[17][28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_reg|registers[17][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[17][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[17][28] .is_wysiwyg = "true";
defparam \mem_reg|registers[17][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y9_N56
dffeas \mem_reg|registers[25][28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux3~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[25][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[25][28] .is_wysiwyg = "true";
defparam \mem_reg|registers[25][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y6_N7
dffeas \mem_reg|registers[29][28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux3~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[29][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[29][28] .is_wysiwyg = "true";
defparam \mem_reg|registers[29][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N12
cyclonev_lcell_comb \mem_reg|registers[21][28]~feeder (
// Equation(s):
// \mem_reg|registers[21][28]~feeder_combout  = ( \muxWrite|Mux3~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\muxWrite|Mux3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|registers[21][28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|registers[21][28]~feeder .extended_lut = "off";
defparam \mem_reg|registers[21][28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mem_reg|registers[21][28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y5_N13
dffeas \mem_reg|registers[21][28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_reg|registers[21][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[21][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[21][28] .is_wysiwyg = "true";
defparam \mem_reg|registers[21][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N15
cyclonev_lcell_comb \mem_reg|Mux35~1 (
// Equation(s):
// \mem_reg|Mux35~1_combout  = ( \mem_reg|registers[29][28]~q  & ( \mem_reg|registers[21][28]~q  & ( ((!\ins_mem|memory~26_combout  & (\mem_reg|registers[17][28]~q )) # (\ins_mem|memory~26_combout  & ((\mem_reg|registers[25][28]~q )))) # 
// (\ins_mem|memory~23_combout ) ) ) ) # ( !\mem_reg|registers[29][28]~q  & ( \mem_reg|registers[21][28]~q  & ( (!\ins_mem|memory~26_combout  & (((\ins_mem|memory~23_combout )) # (\mem_reg|registers[17][28]~q ))) # (\ins_mem|memory~26_combout  & 
// (((\mem_reg|registers[25][28]~q  & !\ins_mem|memory~23_combout )))) ) ) ) # ( \mem_reg|registers[29][28]~q  & ( !\mem_reg|registers[21][28]~q  & ( (!\ins_mem|memory~26_combout  & (\mem_reg|registers[17][28]~q  & ((!\ins_mem|memory~23_combout )))) # 
// (\ins_mem|memory~26_combout  & (((\ins_mem|memory~23_combout ) # (\mem_reg|registers[25][28]~q )))) ) ) ) # ( !\mem_reg|registers[29][28]~q  & ( !\mem_reg|registers[21][28]~q  & ( (!\ins_mem|memory~23_combout  & ((!\ins_mem|memory~26_combout  & 
// (\mem_reg|registers[17][28]~q )) # (\ins_mem|memory~26_combout  & ((\mem_reg|registers[25][28]~q ))))) ) ) )

	.dataa(!\mem_reg|registers[17][28]~q ),
	.datab(!\ins_mem|memory~26_combout ),
	.datac(!\mem_reg|registers[25][28]~q ),
	.datad(!\ins_mem|memory~23_combout ),
	.datae(!\mem_reg|registers[29][28]~q ),
	.dataf(!\mem_reg|registers[21][28]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux35~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux35~1 .extended_lut = "off";
defparam \mem_reg|Mux35~1 .lut_mask = 64'h4700473347CC47FF;
defparam \mem_reg|Mux35~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y6_N18
cyclonev_lcell_comb \mem_reg|Mux35~4 (
// Equation(s):
// \mem_reg|Mux35~4_combout  = ( \mem_reg|Mux35~3_combout  & ( \mem_reg|Mux35~1_combout  & ( ((!\ins_mem|memory~20_combout  & (\mem_reg|Mux35~0_combout )) # (\ins_mem|memory~20_combout  & ((\mem_reg|Mux35~2_combout )))) # (\ins_mem|memory~17_combout ) ) ) ) 
// # ( !\mem_reg|Mux35~3_combout  & ( \mem_reg|Mux35~1_combout  & ( (!\ins_mem|memory~17_combout  & ((!\ins_mem|memory~20_combout  & (\mem_reg|Mux35~0_combout )) # (\ins_mem|memory~20_combout  & ((\mem_reg|Mux35~2_combout ))))) # (\ins_mem|memory~17_combout  
// & (((!\ins_mem|memory~20_combout )))) ) ) ) # ( \mem_reg|Mux35~3_combout  & ( !\mem_reg|Mux35~1_combout  & ( (!\ins_mem|memory~17_combout  & ((!\ins_mem|memory~20_combout  & (\mem_reg|Mux35~0_combout )) # (\ins_mem|memory~20_combout  & 
// ((\mem_reg|Mux35~2_combout ))))) # (\ins_mem|memory~17_combout  & (((\ins_mem|memory~20_combout )))) ) ) ) # ( !\mem_reg|Mux35~3_combout  & ( !\mem_reg|Mux35~1_combout  & ( (!\ins_mem|memory~17_combout  & ((!\ins_mem|memory~20_combout  & 
// (\mem_reg|Mux35~0_combout )) # (\ins_mem|memory~20_combout  & ((\mem_reg|Mux35~2_combout ))))) ) ) )

	.dataa(!\mem_reg|Mux35~0_combout ),
	.datab(!\mem_reg|Mux35~2_combout ),
	.datac(!\ins_mem|memory~17_combout ),
	.datad(!\ins_mem|memory~20_combout ),
	.datae(!\mem_reg|Mux35~3_combout ),
	.dataf(!\mem_reg|Mux35~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux35~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux35~4 .extended_lut = "off";
defparam \mem_reg|Mux35~4 .lut_mask = 64'h5030503F5F305F3F;
defparam \mem_reg|Mux35~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y6_N30
cyclonev_lcell_comb \mem_reg|Mux35~10 (
// Equation(s):
// \mem_reg|Mux35~10_combout  = ( \ins_mem|memory~7_combout  & ( \mem_reg|Mux35~9_combout  & ( \mem_reg|Mux35~4_combout  ) ) ) # ( !\ins_mem|memory~7_combout  & ( \mem_reg|Mux35~9_combout  ) ) # ( \ins_mem|memory~7_combout  & ( !\mem_reg|Mux35~9_combout  & ( 
// \mem_reg|Mux35~4_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mem_reg|Mux35~4_combout ),
	.datad(gnd),
	.datae(!\ins_mem|memory~7_combout ),
	.dataf(!\mem_reg|Mux35~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux35~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux35~10 .extended_lut = "off";
defparam \mem_reg|Mux35~10 .lut_mask = 64'h00000F0FFFFF0F0F;
defparam \mem_reg|Mux35~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y9_N30
cyclonev_lcell_comb \muxWrite|Mux4~0 (
// Equation(s):
// \muxWrite|Mux4~0_combout  = ( \DataMem|ram_1|altsyncram_component|auto_generated|q_a [7] & ( \muxWrite|Mux16~1_combout  & ( (!\con_unit|rudata|out[0]~0_combout ) # ((!\ins_mem|instruction[13]~0_combout  & 
// (\DataMem|ram_0|altsyncram_component|auto_generated|q_a [7])) # (\ins_mem|instruction[13]~0_combout  & ((\DataMem|ram_3|altsyncram_component|auto_generated|q_a [3])))) ) ) ) # ( !\DataMem|ram_1|altsyncram_component|auto_generated|q_a [7] & ( 
// \muxWrite|Mux16~1_combout  & ( (\con_unit|rudata|out[0]~0_combout  & ((!\ins_mem|instruction[13]~0_combout  & (\DataMem|ram_0|altsyncram_component|auto_generated|q_a [7])) # (\ins_mem|instruction[13]~0_combout  & 
// ((\DataMem|ram_3|altsyncram_component|auto_generated|q_a [3]))))) ) ) )

	.dataa(!\ins_mem|instruction[13]~0_combout ),
	.datab(!\DataMem|ram_0|altsyncram_component|auto_generated|q_a [7]),
	.datac(!\DataMem|ram_3|altsyncram_component|auto_generated|q_a [3]),
	.datad(!\con_unit|rudata|out[0]~0_combout ),
	.datae(!\DataMem|ram_1|altsyncram_component|auto_generated|q_a [7]),
	.dataf(!\muxWrite|Mux16~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxWrite|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxWrite|Mux4~0 .extended_lut = "off";
defparam \muxWrite|Mux4~0 .lut_mask = 64'h000000000027FF27;
defparam \muxWrite|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y9_N6
cyclonev_lcell_comb \muxWrite|Mux4~1 (
// Equation(s):
// \muxWrite|Mux4~1_combout  = ( !\muxWrite|Mux0~0_combout  & ( ((!\muxWrite|Mux16~1_combout  & (((\alu|Mux14~0_combout  & \alu|Add0~117_sumout )) # (\alu|Mux4~0_combout )))) # (\muxWrite|Mux4~0_combout ) ) ) # ( \muxWrite|Mux0~0_combout  & ( 
// ((!\muxWrite|Mux16~1_combout  & (\adder|Add0~117_sumout ))) # (\muxWrite|Mux4~0_combout ) ) )

	.dataa(!\muxWrite|Mux16~1_combout ),
	.datab(!\muxWrite|Mux4~0_combout ),
	.datac(!\adder|Add0~117_sumout ),
	.datad(!\alu|Mux4~0_combout ),
	.datae(!\muxWrite|Mux0~0_combout ),
	.dataf(!\alu|Add0~117_sumout ),
	.datag(!\alu|Mux14~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxWrite|Mux4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxWrite|Mux4~1 .extended_lut = "on";
defparam \muxWrite|Mux4~1 .lut_mask = 64'h33BB3B3B3BBB3B3B;
defparam \muxWrite|Mux4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y7_N6
cyclonev_lcell_comb \mem_reg|registers[17][27]~feeder (
// Equation(s):
// \mem_reg|registers[17][27]~feeder_combout  = ( \muxWrite|Mux4~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\muxWrite|Mux4~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|registers[17][27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|registers[17][27]~feeder .extended_lut = "off";
defparam \mem_reg|registers[17][27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mem_reg|registers[17][27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y7_N8
dffeas \mem_reg|registers[17][27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_reg|registers[17][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[17][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[17][27] .is_wysiwyg = "true";
defparam \mem_reg|registers[17][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y6_N38
dffeas \mem_reg|registers[29][27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux4~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[29][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[29][27] .is_wysiwyg = "true";
defparam \mem_reg|registers[29][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y5_N31
dffeas \mem_reg|registers[25][27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux4~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[25][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[25][27] .is_wysiwyg = "true";
defparam \mem_reg|registers[25][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y7_N48
cyclonev_lcell_comb \mem_reg|registers[21][27]~feeder (
// Equation(s):
// \mem_reg|registers[21][27]~feeder_combout  = ( \muxWrite|Mux4~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\muxWrite|Mux4~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|registers[21][27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|registers[21][27]~feeder .extended_lut = "off";
defparam \mem_reg|registers[21][27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mem_reg|registers[21][27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y7_N50
dffeas \mem_reg|registers[21][27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_reg|registers[21][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[21][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[21][27] .is_wysiwyg = "true";
defparam \mem_reg|registers[21][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y5_N24
cyclonev_lcell_comb \mem_reg|Mux36~1 (
// Equation(s):
// \mem_reg|Mux36~1_combout  = ( \ins_mem|memory~26_combout  & ( \ins_mem|memory~23_combout  & ( \mem_reg|registers[29][27]~q  ) ) ) # ( !\ins_mem|memory~26_combout  & ( \ins_mem|memory~23_combout  & ( \mem_reg|registers[21][27]~q  ) ) ) # ( 
// \ins_mem|memory~26_combout  & ( !\ins_mem|memory~23_combout  & ( \mem_reg|registers[25][27]~q  ) ) ) # ( !\ins_mem|memory~26_combout  & ( !\ins_mem|memory~23_combout  & ( \mem_reg|registers[17][27]~q  ) ) )

	.dataa(!\mem_reg|registers[17][27]~q ),
	.datab(!\mem_reg|registers[29][27]~q ),
	.datac(!\mem_reg|registers[25][27]~q ),
	.datad(!\mem_reg|registers[21][27]~q ),
	.datae(!\ins_mem|memory~26_combout ),
	.dataf(!\ins_mem|memory~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux36~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux36~1 .extended_lut = "off";
defparam \mem_reg|Mux36~1 .lut_mask = 64'h55550F0F00FF3333;
defparam \mem_reg|Mux36~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y5_N2
dffeas \mem_reg|registers[28][27]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux4~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[28][27]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[28][27]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_reg|registers[28][27]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y5_N17
dffeas \mem_reg|registers[20][27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux4~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[20][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[20][27] .is_wysiwyg = "true";
defparam \mem_reg|registers[20][27] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y11_N48
cyclonev_lcell_comb \mem_reg|registers[16][27]~feeder (
// Equation(s):
// \mem_reg|registers[16][27]~feeder_combout  = ( \muxWrite|Mux4~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\muxWrite|Mux4~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|registers[16][27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|registers[16][27]~feeder .extended_lut = "off";
defparam \mem_reg|registers[16][27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mem_reg|registers[16][27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y11_N49
dffeas \mem_reg|registers[16][27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_reg|registers[16][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[16][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[16][27] .is_wysiwyg = "true";
defparam \mem_reg|registers[16][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y5_N28
dffeas \mem_reg|registers[24][27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux4~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[24][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[24][27] .is_wysiwyg = "true";
defparam \mem_reg|registers[24][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y5_N3
cyclonev_lcell_comb \mem_reg|Mux36~0 (
// Equation(s):
// \mem_reg|Mux36~0_combout  = ( \mem_reg|registers[16][27]~q  & ( \mem_reg|registers[24][27]~q  & ( (!\ins_mem|memory~23_combout ) # ((!\ins_mem|memory~26_combout  & ((\mem_reg|registers[20][27]~q ))) # (\ins_mem|memory~26_combout  & 
// (\mem_reg|registers[28][27]~DUPLICATE_q ))) ) ) ) # ( !\mem_reg|registers[16][27]~q  & ( \mem_reg|registers[24][27]~q  & ( (!\ins_mem|memory~26_combout  & (((\mem_reg|registers[20][27]~q  & \ins_mem|memory~23_combout )))) # (\ins_mem|memory~26_combout  & 
// (((!\ins_mem|memory~23_combout )) # (\mem_reg|registers[28][27]~DUPLICATE_q ))) ) ) ) # ( \mem_reg|registers[16][27]~q  & ( !\mem_reg|registers[24][27]~q  & ( (!\ins_mem|memory~26_combout  & (((!\ins_mem|memory~23_combout ) # (\mem_reg|registers[20][27]~q 
// )))) # (\ins_mem|memory~26_combout  & (\mem_reg|registers[28][27]~DUPLICATE_q  & ((\ins_mem|memory~23_combout )))) ) ) ) # ( !\mem_reg|registers[16][27]~q  & ( !\mem_reg|registers[24][27]~q  & ( (\ins_mem|memory~23_combout  & ((!\ins_mem|memory~26_combout 
//  & ((\mem_reg|registers[20][27]~q ))) # (\ins_mem|memory~26_combout  & (\mem_reg|registers[28][27]~DUPLICATE_q )))) ) ) )

	.dataa(!\mem_reg|registers[28][27]~DUPLICATE_q ),
	.datab(!\mem_reg|registers[20][27]~q ),
	.datac(!\ins_mem|memory~26_combout ),
	.datad(!\ins_mem|memory~23_combout ),
	.datae(!\mem_reg|registers[16][27]~q ),
	.dataf(!\mem_reg|registers[24][27]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux36~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux36~0 .extended_lut = "off";
defparam \mem_reg|Mux36~0 .lut_mask = 64'h0035F0350F35FF35;
defparam \mem_reg|Mux36~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y5_N52
dffeas \mem_reg|registers[18][27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux4~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[18][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[18][27] .is_wysiwyg = "true";
defparam \mem_reg|registers[18][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y7_N25
dffeas \mem_reg|registers[30][27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux4~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[30][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[30][27] .is_wysiwyg = "true";
defparam \mem_reg|registers[30][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y6_N31
dffeas \mem_reg|registers[22][27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux4~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[22][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[22][27] .is_wysiwyg = "true";
defparam \mem_reg|registers[22][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y5_N19
dffeas \mem_reg|registers[26][27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux4~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[26][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[26][27] .is_wysiwyg = "true";
defparam \mem_reg|registers[26][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y7_N27
cyclonev_lcell_comb \mem_reg|Mux36~2 (
// Equation(s):
// \mem_reg|Mux36~2_combout  = ( \ins_mem|memory~26_combout  & ( \ins_mem|memory~23_combout  & ( \mem_reg|registers[30][27]~q  ) ) ) # ( !\ins_mem|memory~26_combout  & ( \ins_mem|memory~23_combout  & ( \mem_reg|registers[22][27]~q  ) ) ) # ( 
// \ins_mem|memory~26_combout  & ( !\ins_mem|memory~23_combout  & ( \mem_reg|registers[26][27]~q  ) ) ) # ( !\ins_mem|memory~26_combout  & ( !\ins_mem|memory~23_combout  & ( \mem_reg|registers[18][27]~q  ) ) )

	.dataa(!\mem_reg|registers[18][27]~q ),
	.datab(!\mem_reg|registers[30][27]~q ),
	.datac(!\mem_reg|registers[22][27]~q ),
	.datad(!\mem_reg|registers[26][27]~q ),
	.datae(!\ins_mem|memory~26_combout ),
	.dataf(!\ins_mem|memory~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux36~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux36~2 .extended_lut = "off";
defparam \mem_reg|Mux36~2 .lut_mask = 64'h555500FF0F0F3333;
defparam \mem_reg|Mux36~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y5_N7
dffeas \mem_reg|registers[23][27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux4~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[23][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[23][27] .is_wysiwyg = "true";
defparam \mem_reg|registers[23][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y5_N6
cyclonev_lcell_comb \mem_reg|registers[27][27]~feeder (
// Equation(s):
// \mem_reg|registers[27][27]~feeder_combout  = ( \muxWrite|Mux4~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\muxWrite|Mux4~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|registers[27][27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|registers[27][27]~feeder .extended_lut = "off";
defparam \mem_reg|registers[27][27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mem_reg|registers[27][27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y5_N8
dffeas \mem_reg|registers[27][27]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_reg|registers[27][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[27][27]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[27][27]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_reg|registers[27][27]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y9_N8
dffeas \mem_reg|registers[31][27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\muxWrite|Mux4~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[31][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[31][27] .is_wysiwyg = "true";
defparam \mem_reg|registers[31][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y7_N28
dffeas \mem_reg|registers[19][27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux4~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[19][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[19][27] .is_wysiwyg = "true";
defparam \mem_reg|registers[19][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y5_N18
cyclonev_lcell_comb \mem_reg|Mux36~3 (
// Equation(s):
// \mem_reg|Mux36~3_combout  = ( \ins_mem|memory~26_combout  & ( \ins_mem|memory~23_combout  & ( \mem_reg|registers[31][27]~q  ) ) ) # ( !\ins_mem|memory~26_combout  & ( \ins_mem|memory~23_combout  & ( \mem_reg|registers[23][27]~q  ) ) ) # ( 
// \ins_mem|memory~26_combout  & ( !\ins_mem|memory~23_combout  & ( \mem_reg|registers[27][27]~DUPLICATE_q  ) ) ) # ( !\ins_mem|memory~26_combout  & ( !\ins_mem|memory~23_combout  & ( \mem_reg|registers[19][27]~q  ) ) )

	.dataa(!\mem_reg|registers[23][27]~q ),
	.datab(!\mem_reg|registers[27][27]~DUPLICATE_q ),
	.datac(!\mem_reg|registers[31][27]~q ),
	.datad(!\mem_reg|registers[19][27]~q ),
	.datae(!\ins_mem|memory~26_combout ),
	.dataf(!\ins_mem|memory~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux36~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux36~3 .extended_lut = "off";
defparam \mem_reg|Mux36~3 .lut_mask = 64'h00FF333355550F0F;
defparam \mem_reg|Mux36~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y5_N36
cyclonev_lcell_comb \mem_reg|Mux36~4 (
// Equation(s):
// \mem_reg|Mux36~4_combout  = ( \mem_reg|Mux36~2_combout  & ( \mem_reg|Mux36~3_combout  & ( ((!\ins_mem|memory~17_combout  & ((\mem_reg|Mux36~0_combout ))) # (\ins_mem|memory~17_combout  & (\mem_reg|Mux36~1_combout ))) # (\ins_mem|memory~20_combout ) ) ) ) 
// # ( !\mem_reg|Mux36~2_combout  & ( \mem_reg|Mux36~3_combout  & ( (!\ins_mem|memory~20_combout  & ((!\ins_mem|memory~17_combout  & ((\mem_reg|Mux36~0_combout ))) # (\ins_mem|memory~17_combout  & (\mem_reg|Mux36~1_combout )))) # (\ins_mem|memory~20_combout  
// & (((\ins_mem|memory~17_combout )))) ) ) ) # ( \mem_reg|Mux36~2_combout  & ( !\mem_reg|Mux36~3_combout  & ( (!\ins_mem|memory~20_combout  & ((!\ins_mem|memory~17_combout  & ((\mem_reg|Mux36~0_combout ))) # (\ins_mem|memory~17_combout  & 
// (\mem_reg|Mux36~1_combout )))) # (\ins_mem|memory~20_combout  & (((!\ins_mem|memory~17_combout )))) ) ) ) # ( !\mem_reg|Mux36~2_combout  & ( !\mem_reg|Mux36~3_combout  & ( (!\ins_mem|memory~20_combout  & ((!\ins_mem|memory~17_combout  & 
// ((\mem_reg|Mux36~0_combout ))) # (\ins_mem|memory~17_combout  & (\mem_reg|Mux36~1_combout )))) ) ) )

	.dataa(!\mem_reg|Mux36~1_combout ),
	.datab(!\mem_reg|Mux36~0_combout ),
	.datac(!\ins_mem|memory~20_combout ),
	.datad(!\ins_mem|memory~17_combout ),
	.datae(!\mem_reg|Mux36~2_combout ),
	.dataf(!\mem_reg|Mux36~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux36~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux36~4 .extended_lut = "off";
defparam \mem_reg|Mux36~4 .lut_mask = 64'h30503F50305F3F5F;
defparam \mem_reg|Mux36~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y6_N45
cyclonev_lcell_comb \mem_reg|Mux36~10 (
// Equation(s):
// \mem_reg|Mux36~10_combout  = ( \mem_reg|Mux36~9_combout  & ( (!\ins_mem|memory~7_combout ) # (\mem_reg|Mux36~4_combout ) ) ) # ( !\mem_reg|Mux36~9_combout  & ( (\ins_mem|memory~7_combout  & \mem_reg|Mux36~4_combout ) ) )

	.dataa(!\ins_mem|memory~7_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\mem_reg|Mux36~4_combout ),
	.datae(!\mem_reg|Mux36~9_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux36~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux36~10 .extended_lut = "off";
defparam \mem_reg|Mux36~10 .lut_mask = 64'h0055AAFF0055AAFF;
defparam \mem_reg|Mux36~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y9_N51
cyclonev_lcell_comb \muxWrite|Mux5~0 (
// Equation(s):
// \muxWrite|Mux5~0_combout  = ( \DataMem|ram_1|altsyncram_component|auto_generated|q_a [7] & ( \DataMem|ram_3|altsyncram_component|auto_generated|q_a [2] & ( (\muxWrite|Mux16~1_combout  & (((!\con_unit|rudata|out[0]~0_combout ) # 
// (\ins_mem|instruction[13]~0_combout )) # (\DataMem|ram_0|altsyncram_component|auto_generated|q_a [7]))) ) ) ) # ( !\DataMem|ram_1|altsyncram_component|auto_generated|q_a [7] & ( \DataMem|ram_3|altsyncram_component|auto_generated|q_a [2] & ( 
// (\con_unit|rudata|out[0]~0_combout  & (\muxWrite|Mux16~1_combout  & ((\ins_mem|instruction[13]~0_combout ) # (\DataMem|ram_0|altsyncram_component|auto_generated|q_a [7])))) ) ) ) # ( \DataMem|ram_1|altsyncram_component|auto_generated|q_a [7] & ( 
// !\DataMem|ram_3|altsyncram_component|auto_generated|q_a [2] & ( (\muxWrite|Mux16~1_combout  & ((!\con_unit|rudata|out[0]~0_combout ) # ((\DataMem|ram_0|altsyncram_component|auto_generated|q_a [7] & !\ins_mem|instruction[13]~0_combout )))) ) ) ) # ( 
// !\DataMem|ram_1|altsyncram_component|auto_generated|q_a [7] & ( !\DataMem|ram_3|altsyncram_component|auto_generated|q_a [2] & ( (\DataMem|ram_0|altsyncram_component|auto_generated|q_a [7] & (\con_unit|rudata|out[0]~0_combout  & (\muxWrite|Mux16~1_combout  
// & !\ins_mem|instruction[13]~0_combout ))) ) ) )

	.dataa(!\DataMem|ram_0|altsyncram_component|auto_generated|q_a [7]),
	.datab(!\con_unit|rudata|out[0]~0_combout ),
	.datac(!\muxWrite|Mux16~1_combout ),
	.datad(!\ins_mem|instruction[13]~0_combout ),
	.datae(!\DataMem|ram_1|altsyncram_component|auto_generated|q_a [7]),
	.dataf(!\DataMem|ram_3|altsyncram_component|auto_generated|q_a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxWrite|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxWrite|Mux5~0 .extended_lut = "off";
defparam \muxWrite|Mux5~0 .lut_mask = 64'h01000D0C01030D0F;
defparam \muxWrite|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y9_N12
cyclonev_lcell_comb \muxWrite|Mux5~1 (
// Equation(s):
// \muxWrite|Mux5~1_combout  = ( !\muxWrite|Mux0~0_combout  & ( ((!\muxWrite|Mux16~1_combout  & (((\alu|Mux14~0_combout  & \alu|Add0~113_sumout )) # (\alu|Mux5~0_combout )))) # (\muxWrite|Mux5~0_combout ) ) ) # ( \muxWrite|Mux0~0_combout  & ( 
// (((\adder|Add0~113_sumout  & (!\muxWrite|Mux16~1_combout )))) # (\muxWrite|Mux5~0_combout ) ) )

	.dataa(!\muxWrite|Mux5~0_combout ),
	.datab(!\alu|Mux5~0_combout ),
	.datac(!\adder|Add0~113_sumout ),
	.datad(!\muxWrite|Mux16~1_combout ),
	.datae(!\muxWrite|Mux0~0_combout ),
	.dataf(!\alu|Add0~113_sumout ),
	.datag(!\alu|Mux14~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxWrite|Mux5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxWrite|Mux5~1 .extended_lut = "on";
defparam \muxWrite|Mux5~1 .lut_mask = 64'h77555F557F555F55;
defparam \muxWrite|Mux5~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y9_N4
dffeas \mem_reg|registers[25][26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux5~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[25][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[25][26] .is_wysiwyg = "true";
defparam \mem_reg|registers[25][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y7_N49
dffeas \mem_reg|registers[21][26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux5~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[21][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[21][26] .is_wysiwyg = "true";
defparam \mem_reg|registers[21][26] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y7_N57
cyclonev_lcell_comb \mem_reg|registers[17][26]~feeder (
// Equation(s):
// \mem_reg|registers[17][26]~feeder_combout  = ( \muxWrite|Mux5~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\muxWrite|Mux5~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|registers[17][26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|registers[17][26]~feeder .extended_lut = "off";
defparam \mem_reg|registers[17][26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mem_reg|registers[17][26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y7_N58
dffeas \mem_reg|registers[17][26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_reg|registers[17][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[17][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[17][26] .is_wysiwyg = "true";
defparam \mem_reg|registers[17][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y8_N25
dffeas \mem_reg|registers[29][26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux5~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[29][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[29][26] .is_wysiwyg = "true";
defparam \mem_reg|registers[29][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y8_N24
cyclonev_lcell_comb \mem_reg|Mux37~1 (
// Equation(s):
// \mem_reg|Mux37~1_combout  = ( \mem_reg|registers[29][26]~q  & ( \ins_mem|memory~23_combout  & ( (\mem_reg|registers[21][26]~q ) # (\ins_mem|memory~26_combout ) ) ) ) # ( !\mem_reg|registers[29][26]~q  & ( \ins_mem|memory~23_combout  & ( 
// (!\ins_mem|memory~26_combout  & \mem_reg|registers[21][26]~q ) ) ) ) # ( \mem_reg|registers[29][26]~q  & ( !\ins_mem|memory~23_combout  & ( (!\ins_mem|memory~26_combout  & ((\mem_reg|registers[17][26]~q ))) # (\ins_mem|memory~26_combout  & 
// (\mem_reg|registers[25][26]~q )) ) ) ) # ( !\mem_reg|registers[29][26]~q  & ( !\ins_mem|memory~23_combout  & ( (!\ins_mem|memory~26_combout  & ((\mem_reg|registers[17][26]~q ))) # (\ins_mem|memory~26_combout  & (\mem_reg|registers[25][26]~q )) ) ) )

	.dataa(!\mem_reg|registers[25][26]~q ),
	.datab(!\ins_mem|memory~26_combout ),
	.datac(!\mem_reg|registers[21][26]~q ),
	.datad(!\mem_reg|registers[17][26]~q ),
	.datae(!\mem_reg|registers[29][26]~q ),
	.dataf(!\ins_mem|memory~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux37~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux37~1 .extended_lut = "off";
defparam \mem_reg|Mux37~1 .lut_mask = 64'h11DD11DD0C0C3F3F;
defparam \mem_reg|Mux37~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y7_N21
cyclonev_lcell_comb \mem_reg|registers[16][26]~feeder (
// Equation(s):
// \mem_reg|registers[16][26]~feeder_combout  = ( \muxWrite|Mux5~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\muxWrite|Mux5~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|registers[16][26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|registers[16][26]~feeder .extended_lut = "off";
defparam \mem_reg|registers[16][26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mem_reg|registers[16][26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y7_N23
dffeas \mem_reg|registers[16][26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_reg|registers[16][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[16][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[16][26] .is_wysiwyg = "true";
defparam \mem_reg|registers[16][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y9_N21
cyclonev_lcell_comb \mem_reg|registers[24][26]~feeder (
// Equation(s):
// \mem_reg|registers[24][26]~feeder_combout  = ( \muxWrite|Mux5~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\muxWrite|Mux5~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|registers[24][26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|registers[24][26]~feeder .extended_lut = "off";
defparam \mem_reg|registers[24][26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mem_reg|registers[24][26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y9_N22
dffeas \mem_reg|registers[24][26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_reg|registers[24][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[24][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[24][26] .is_wysiwyg = "true";
defparam \mem_reg|registers[24][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y7_N36
cyclonev_lcell_comb \mem_reg|registers[20][26]~feeder (
// Equation(s):
// \mem_reg|registers[20][26]~feeder_combout  = ( \muxWrite|Mux5~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\muxWrite|Mux5~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|registers[20][26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|registers[20][26]~feeder .extended_lut = "off";
defparam \mem_reg|registers[20][26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mem_reg|registers[20][26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y7_N37
dffeas \mem_reg|registers[20][26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_reg|registers[20][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[20][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[20][26] .is_wysiwyg = "true";
defparam \mem_reg|registers[20][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y7_N13
dffeas \mem_reg|registers[28][26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux5~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[28][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[28][26] .is_wysiwyg = "true";
defparam \mem_reg|registers[28][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y7_N12
cyclonev_lcell_comb \mem_reg|Mux37~0 (
// Equation(s):
// \mem_reg|Mux37~0_combout  = ( \mem_reg|registers[28][26]~q  & ( \ins_mem|memory~23_combout  & ( (\mem_reg|registers[20][26]~q ) # (\ins_mem|memory~26_combout ) ) ) ) # ( !\mem_reg|registers[28][26]~q  & ( \ins_mem|memory~23_combout  & ( 
// (!\ins_mem|memory~26_combout  & \mem_reg|registers[20][26]~q ) ) ) ) # ( \mem_reg|registers[28][26]~q  & ( !\ins_mem|memory~23_combout  & ( (!\ins_mem|memory~26_combout  & (\mem_reg|registers[16][26]~q )) # (\ins_mem|memory~26_combout  & 
// ((\mem_reg|registers[24][26]~q ))) ) ) ) # ( !\mem_reg|registers[28][26]~q  & ( !\ins_mem|memory~23_combout  & ( (!\ins_mem|memory~26_combout  & (\mem_reg|registers[16][26]~q )) # (\ins_mem|memory~26_combout  & ((\mem_reg|registers[24][26]~q ))) ) ) )

	.dataa(!\mem_reg|registers[16][26]~q ),
	.datab(!\mem_reg|registers[24][26]~q ),
	.datac(!\ins_mem|memory~26_combout ),
	.datad(!\mem_reg|registers[20][26]~q ),
	.datae(!\mem_reg|registers[28][26]~q ),
	.dataf(!\ins_mem|memory~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux37~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux37~0 .extended_lut = "off";
defparam \mem_reg|Mux37~0 .lut_mask = 64'h5353535300F00FFF;
defparam \mem_reg|Mux37~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y8_N23
dffeas \mem_reg|registers[22][26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux5~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[22][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[22][26] .is_wysiwyg = "true";
defparam \mem_reg|registers[22][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y8_N5
dffeas \mem_reg|registers[18][26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux5~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[18][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[18][26] .is_wysiwyg = "true";
defparam \mem_reg|registers[18][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y7_N49
dffeas \mem_reg|registers[26][26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux5~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[26][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[26][26] .is_wysiwyg = "true";
defparam \mem_reg|registers[26][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y9_N37
dffeas \mem_reg|registers[30][26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux5~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[30][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[30][26] .is_wysiwyg = "true";
defparam \mem_reg|registers[30][26] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y9_N36
cyclonev_lcell_comb \mem_reg|Mux37~2 (
// Equation(s):
// \mem_reg|Mux37~2_combout  = ( \mem_reg|registers[30][26]~q  & ( \ins_mem|memory~23_combout  & ( (\ins_mem|memory~26_combout ) # (\mem_reg|registers[22][26]~q ) ) ) ) # ( !\mem_reg|registers[30][26]~q  & ( \ins_mem|memory~23_combout  & ( 
// (\mem_reg|registers[22][26]~q  & !\ins_mem|memory~26_combout ) ) ) ) # ( \mem_reg|registers[30][26]~q  & ( !\ins_mem|memory~23_combout  & ( (!\ins_mem|memory~26_combout  & (\mem_reg|registers[18][26]~q )) # (\ins_mem|memory~26_combout  & 
// ((\mem_reg|registers[26][26]~q ))) ) ) ) # ( !\mem_reg|registers[30][26]~q  & ( !\ins_mem|memory~23_combout  & ( (!\ins_mem|memory~26_combout  & (\mem_reg|registers[18][26]~q )) # (\ins_mem|memory~26_combout  & ((\mem_reg|registers[26][26]~q ))) ) ) )

	.dataa(!\mem_reg|registers[22][26]~q ),
	.datab(!\mem_reg|registers[18][26]~q ),
	.datac(!\mem_reg|registers[26][26]~q ),
	.datad(!\ins_mem|memory~26_combout ),
	.datae(!\mem_reg|registers[30][26]~q ),
	.dataf(!\ins_mem|memory~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux37~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux37~2 .extended_lut = "off";
defparam \mem_reg|Mux37~2 .lut_mask = 64'h330F330F550055FF;
defparam \mem_reg|Mux37~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y11_N7
dffeas \mem_reg|registers[23][26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux5~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[23][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[23][26] .is_wysiwyg = "true";
defparam \mem_reg|registers[23][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N0
cyclonev_lcell_comb \mem_reg|registers[27][26]~feeder (
// Equation(s):
// \mem_reg|registers[27][26]~feeder_combout  = ( \muxWrite|Mux5~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\muxWrite|Mux5~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|registers[27][26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|registers[27][26]~feeder .extended_lut = "off";
defparam \mem_reg|registers[27][26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mem_reg|registers[27][26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y11_N1
dffeas \mem_reg|registers[27][26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_reg|registers[27][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[27][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[27][26] .is_wysiwyg = "true";
defparam \mem_reg|registers[27][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N39
cyclonev_lcell_comb \mem_reg|registers[19][26]~feeder (
// Equation(s):
// \mem_reg|registers[19][26]~feeder_combout  = ( \muxWrite|Mux5~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\muxWrite|Mux5~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|registers[19][26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|registers[19][26]~feeder .extended_lut = "off";
defparam \mem_reg|registers[19][26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mem_reg|registers[19][26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y11_N40
dffeas \mem_reg|registers[19][26]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_reg|registers[19][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[19][26]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[19][26]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_reg|registers[19][26]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y9_N14
dffeas \mem_reg|registers[31][26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\muxWrite|Mux5~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[31][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[31][26] .is_wysiwyg = "true";
defparam \mem_reg|registers[31][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y9_N24
cyclonev_lcell_comb \mem_reg|Mux37~3 (
// Equation(s):
// \mem_reg|Mux37~3_combout  = ( \mem_reg|registers[31][26]~q  & ( \ins_mem|memory~26_combout  & ( (\mem_reg|registers[27][26]~q ) # (\ins_mem|memory~23_combout ) ) ) ) # ( !\mem_reg|registers[31][26]~q  & ( \ins_mem|memory~26_combout  & ( 
// (!\ins_mem|memory~23_combout  & \mem_reg|registers[27][26]~q ) ) ) ) # ( \mem_reg|registers[31][26]~q  & ( !\ins_mem|memory~26_combout  & ( (!\ins_mem|memory~23_combout  & ((\mem_reg|registers[19][26]~DUPLICATE_q ))) # (\ins_mem|memory~23_combout  & 
// (\mem_reg|registers[23][26]~q )) ) ) ) # ( !\mem_reg|registers[31][26]~q  & ( !\ins_mem|memory~26_combout  & ( (!\ins_mem|memory~23_combout  & ((\mem_reg|registers[19][26]~DUPLICATE_q ))) # (\ins_mem|memory~23_combout  & (\mem_reg|registers[23][26]~q )) ) 
// ) )

	.dataa(!\mem_reg|registers[23][26]~q ),
	.datab(!\ins_mem|memory~23_combout ),
	.datac(!\mem_reg|registers[27][26]~q ),
	.datad(!\mem_reg|registers[19][26]~DUPLICATE_q ),
	.datae(!\mem_reg|registers[31][26]~q ),
	.dataf(!\ins_mem|memory~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux37~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux37~3 .extended_lut = "off";
defparam \mem_reg|Mux37~3 .lut_mask = 64'h11DD11DD0C0C3F3F;
defparam \mem_reg|Mux37~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y9_N18
cyclonev_lcell_comb \mem_reg|Mux37~4 (
// Equation(s):
// \mem_reg|Mux37~4_combout  = ( \mem_reg|Mux37~2_combout  & ( \mem_reg|Mux37~3_combout  & ( ((!\ins_mem|memory~17_combout  & ((\mem_reg|Mux37~0_combout ))) # (\ins_mem|memory~17_combout  & (\mem_reg|Mux37~1_combout ))) # (\ins_mem|memory~20_combout ) ) ) ) 
// # ( !\mem_reg|Mux37~2_combout  & ( \mem_reg|Mux37~3_combout  & ( (!\ins_mem|memory~20_combout  & ((!\ins_mem|memory~17_combout  & ((\mem_reg|Mux37~0_combout ))) # (\ins_mem|memory~17_combout  & (\mem_reg|Mux37~1_combout )))) # (\ins_mem|memory~20_combout  
// & (\ins_mem|memory~17_combout )) ) ) ) # ( \mem_reg|Mux37~2_combout  & ( !\mem_reg|Mux37~3_combout  & ( (!\ins_mem|memory~20_combout  & ((!\ins_mem|memory~17_combout  & ((\mem_reg|Mux37~0_combout ))) # (\ins_mem|memory~17_combout  & 
// (\mem_reg|Mux37~1_combout )))) # (\ins_mem|memory~20_combout  & (!\ins_mem|memory~17_combout )) ) ) ) # ( !\mem_reg|Mux37~2_combout  & ( !\mem_reg|Mux37~3_combout  & ( (!\ins_mem|memory~20_combout  & ((!\ins_mem|memory~17_combout  & 
// ((\mem_reg|Mux37~0_combout ))) # (\ins_mem|memory~17_combout  & (\mem_reg|Mux37~1_combout )))) ) ) )

	.dataa(!\ins_mem|memory~20_combout ),
	.datab(!\ins_mem|memory~17_combout ),
	.datac(!\mem_reg|Mux37~1_combout ),
	.datad(!\mem_reg|Mux37~0_combout ),
	.datae(!\mem_reg|Mux37~2_combout ),
	.dataf(!\mem_reg|Mux37~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux37~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux37~4 .extended_lut = "off";
defparam \mem_reg|Mux37~4 .lut_mask = 64'h028A46CE139B57DF;
defparam \mem_reg|Mux37~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y9_N48
cyclonev_lcell_comb \mem_reg|Mux37~10 (
// Equation(s):
// \mem_reg|Mux37~10_combout  = ( \mem_reg|Mux37~9_combout  & ( (!\ins_mem|memory~7_combout ) # (\mem_reg|Mux37~4_combout ) ) ) # ( !\mem_reg|Mux37~9_combout  & ( (\ins_mem|memory~7_combout  & \mem_reg|Mux37~4_combout ) ) )

	.dataa(gnd),
	.datab(!\ins_mem|memory~7_combout ),
	.datac(!\mem_reg|Mux37~4_combout ),
	.datad(gnd),
	.datae(!\mem_reg|Mux37~9_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux37~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux37~10 .extended_lut = "off";
defparam \mem_reg|Mux37~10 .lut_mask = 64'h0303CFCF0303CFCF;
defparam \mem_reg|Mux37~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y9_N30
cyclonev_lcell_comb \muxWrite|Mux6~0 (
// Equation(s):
// \muxWrite|Mux6~0_combout  = ( \DataMem|ram_1|altsyncram_component|auto_generated|q_a [7] & ( \DataMem|ram_0|altsyncram_component|auto_generated|q_a [7] & ( (\muxWrite|Mux16~1_combout  & ((!\con_unit|rudata|out[0]~0_combout ) # 
// ((!\ins_mem|instruction[13]~0_combout ) # (\DataMem|ram_3|altsyncram_component|auto_generated|q_a [1])))) ) ) ) # ( !\DataMem|ram_1|altsyncram_component|auto_generated|q_a [7] & ( \DataMem|ram_0|altsyncram_component|auto_generated|q_a [7] & ( 
// (\con_unit|rudata|out[0]~0_combout  & (\muxWrite|Mux16~1_combout  & ((!\ins_mem|instruction[13]~0_combout ) # (\DataMem|ram_3|altsyncram_component|auto_generated|q_a [1])))) ) ) ) # ( \DataMem|ram_1|altsyncram_component|auto_generated|q_a [7] & ( 
// !\DataMem|ram_0|altsyncram_component|auto_generated|q_a [7] & ( (\muxWrite|Mux16~1_combout  & ((!\con_unit|rudata|out[0]~0_combout ) # ((\ins_mem|instruction[13]~0_combout  & \DataMem|ram_3|altsyncram_component|auto_generated|q_a [1])))) ) ) ) # ( 
// !\DataMem|ram_1|altsyncram_component|auto_generated|q_a [7] & ( !\DataMem|ram_0|altsyncram_component|auto_generated|q_a [7] & ( (\con_unit|rudata|out[0]~0_combout  & (\muxWrite|Mux16~1_combout  & (\ins_mem|instruction[13]~0_combout  & 
// \DataMem|ram_3|altsyncram_component|auto_generated|q_a [1]))) ) ) )

	.dataa(!\con_unit|rudata|out[0]~0_combout ),
	.datab(!\muxWrite|Mux16~1_combout ),
	.datac(!\ins_mem|instruction[13]~0_combout ),
	.datad(!\DataMem|ram_3|altsyncram_component|auto_generated|q_a [1]),
	.datae(!\DataMem|ram_1|altsyncram_component|auto_generated|q_a [7]),
	.dataf(!\DataMem|ram_0|altsyncram_component|auto_generated|q_a [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxWrite|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxWrite|Mux6~0 .extended_lut = "off";
defparam \muxWrite|Mux6~0 .lut_mask = 64'h0001222310113233;
defparam \muxWrite|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y9_N42
cyclonev_lcell_comb \muxWrite|Mux6~1 (
// Equation(s):
// \muxWrite|Mux6~1_combout  = ( !\muxWrite|Mux0~0_combout  & ( ((!\muxWrite|Mux16~1_combout  & (((\alu|Mux14~0_combout  & \alu|Add0~109_sumout )) # (\alu|Mux6~0_combout )))) # (\muxWrite|Mux6~0_combout ) ) ) # ( \muxWrite|Mux0~0_combout  & ( 
// ((!\muxWrite|Mux16~1_combout  & (\adder|Add0~109_sumout ))) # (\muxWrite|Mux6~0_combout ) ) )

	.dataa(!\muxWrite|Mux16~1_combout ),
	.datab(!\muxWrite|Mux6~0_combout ),
	.datac(!\adder|Add0~109_sumout ),
	.datad(!\alu|Mux6~0_combout ),
	.datae(!\muxWrite|Mux0~0_combout ),
	.dataf(!\alu|Add0~109_sumout ),
	.datag(!\alu|Mux14~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxWrite|Mux6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxWrite|Mux6~1 .extended_lut = "on";
defparam \muxWrite|Mux6~1 .lut_mask = 64'h33BB3B3B3BBB3B3B;
defparam \muxWrite|Mux6~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y9_N53
dffeas \mem_reg|registers[21][25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux6~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[21][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[21][25] .is_wysiwyg = "true";
defparam \mem_reg|registers[21][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y6_N3
cyclonev_lcell_comb \mem_reg|registers[17][25]~feeder (
// Equation(s):
// \mem_reg|registers[17][25]~feeder_combout  = ( \muxWrite|Mux6~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\muxWrite|Mux6~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|registers[17][25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|registers[17][25]~feeder .extended_lut = "off";
defparam \mem_reg|registers[17][25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mem_reg|registers[17][25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y6_N5
dffeas \mem_reg|registers[17][25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_reg|registers[17][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[17][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[17][25] .is_wysiwyg = "true";
defparam \mem_reg|registers[17][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y9_N29
dffeas \mem_reg|registers[25][25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux6~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[25][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[25][25] .is_wysiwyg = "true";
defparam \mem_reg|registers[25][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y9_N2
dffeas \mem_reg|registers[29][25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux6~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[29][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[29][25] .is_wysiwyg = "true";
defparam \mem_reg|registers[29][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y9_N0
cyclonev_lcell_comb \mem_reg|Mux38~1 (
// Equation(s):
// \mem_reg|Mux38~1_combout  = ( \mem_reg|registers[29][25]~q  & ( \ins_mem|memory~23_combout  & ( (\ins_mem|memory~26_combout ) # (\mem_reg|registers[21][25]~q ) ) ) ) # ( !\mem_reg|registers[29][25]~q  & ( \ins_mem|memory~23_combout  & ( 
// (\mem_reg|registers[21][25]~q  & !\ins_mem|memory~26_combout ) ) ) ) # ( \mem_reg|registers[29][25]~q  & ( !\ins_mem|memory~23_combout  & ( (!\ins_mem|memory~26_combout  & (\mem_reg|registers[17][25]~q )) # (\ins_mem|memory~26_combout  & 
// ((\mem_reg|registers[25][25]~q ))) ) ) ) # ( !\mem_reg|registers[29][25]~q  & ( !\ins_mem|memory~23_combout  & ( (!\ins_mem|memory~26_combout  & (\mem_reg|registers[17][25]~q )) # (\ins_mem|memory~26_combout  & ((\mem_reg|registers[25][25]~q ))) ) ) )

	.dataa(!\mem_reg|registers[21][25]~q ),
	.datab(!\mem_reg|registers[17][25]~q ),
	.datac(!\ins_mem|memory~26_combout ),
	.datad(!\mem_reg|registers[25][25]~q ),
	.datae(!\mem_reg|registers[29][25]~q ),
	.dataf(!\ins_mem|memory~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux38~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux38~1 .extended_lut = "off";
defparam \mem_reg|Mux38~1 .lut_mask = 64'h303F303F50505F5F;
defparam \mem_reg|Mux38~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y7_N36
cyclonev_lcell_comb \mem_reg|registers[19][25]~feeder (
// Equation(s):
// \mem_reg|registers[19][25]~feeder_combout  = ( \muxWrite|Mux6~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\muxWrite|Mux6~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|registers[19][25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|registers[19][25]~feeder .extended_lut = "off";
defparam \mem_reg|registers[19][25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mem_reg|registers[19][25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y7_N37
dffeas \mem_reg|registers[19][25]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_reg|registers[19][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[19][25]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[19][25]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_reg|registers[19][25]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y9_N11
dffeas \mem_reg|registers[23][25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux6~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[23][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[23][25] .is_wysiwyg = "true";
defparam \mem_reg|registers[23][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y9_N44
dffeas \mem_reg|registers[31][25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\muxWrite|Mux6~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[31][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[31][25] .is_wysiwyg = "true";
defparam \mem_reg|registers[31][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y7_N25
dffeas \mem_reg|registers[27][25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux6~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[27][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[27][25] .is_wysiwyg = "true";
defparam \mem_reg|registers[27][25] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y7_N24
cyclonev_lcell_comb \mem_reg|Mux38~3 (
// Equation(s):
// \mem_reg|Mux38~3_combout  = ( \mem_reg|registers[27][25]~q  & ( \ins_mem|memory~26_combout  & ( (!\ins_mem|memory~23_combout ) # (\mem_reg|registers[31][25]~q ) ) ) ) # ( !\mem_reg|registers[27][25]~q  & ( \ins_mem|memory~26_combout  & ( 
// (\mem_reg|registers[31][25]~q  & \ins_mem|memory~23_combout ) ) ) ) # ( \mem_reg|registers[27][25]~q  & ( !\ins_mem|memory~26_combout  & ( (!\ins_mem|memory~23_combout  & (\mem_reg|registers[19][25]~DUPLICATE_q )) # (\ins_mem|memory~23_combout  & 
// ((\mem_reg|registers[23][25]~q ))) ) ) ) # ( !\mem_reg|registers[27][25]~q  & ( !\ins_mem|memory~26_combout  & ( (!\ins_mem|memory~23_combout  & (\mem_reg|registers[19][25]~DUPLICATE_q )) # (\ins_mem|memory~23_combout  & ((\mem_reg|registers[23][25]~q ))) 
// ) ) )

	.dataa(!\mem_reg|registers[19][25]~DUPLICATE_q ),
	.datab(!\mem_reg|registers[23][25]~q ),
	.datac(!\mem_reg|registers[31][25]~q ),
	.datad(!\ins_mem|memory~23_combout ),
	.datae(!\mem_reg|registers[27][25]~q ),
	.dataf(!\ins_mem|memory~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux38~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux38~3 .extended_lut = "off";
defparam \mem_reg|Mux38~3 .lut_mask = 64'h55335533000FFF0F;
defparam \mem_reg|Mux38~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y6_N32
dffeas \mem_reg|registers[28][25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux6~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[28][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[28][25] .is_wysiwyg = "true";
defparam \mem_reg|registers[28][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y6_N10
dffeas \mem_reg|registers[16][25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux6~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[16][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[16][25] .is_wysiwyg = "true";
defparam \mem_reg|registers[16][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y6_N4
dffeas \mem_reg|registers[20][25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux6~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[20][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[20][25] .is_wysiwyg = "true";
defparam \mem_reg|registers[20][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y9_N25
dffeas \mem_reg|registers[24][25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux6~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[24][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[24][25] .is_wysiwyg = "true";
defparam \mem_reg|registers[24][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y7_N0
cyclonev_lcell_comb \mem_reg|Mux38~0 (
// Equation(s):
// \mem_reg|Mux38~0_combout  = ( \ins_mem|memory~23_combout  & ( \ins_mem|memory~26_combout  & ( \mem_reg|registers[28][25]~q  ) ) ) # ( !\ins_mem|memory~23_combout  & ( \ins_mem|memory~26_combout  & ( \mem_reg|registers[24][25]~q  ) ) ) # ( 
// \ins_mem|memory~23_combout  & ( !\ins_mem|memory~26_combout  & ( \mem_reg|registers[20][25]~q  ) ) ) # ( !\ins_mem|memory~23_combout  & ( !\ins_mem|memory~26_combout  & ( \mem_reg|registers[16][25]~q  ) ) )

	.dataa(!\mem_reg|registers[28][25]~q ),
	.datab(!\mem_reg|registers[16][25]~q ),
	.datac(!\mem_reg|registers[20][25]~q ),
	.datad(!\mem_reg|registers[24][25]~q ),
	.datae(!\ins_mem|memory~23_combout ),
	.dataf(!\ins_mem|memory~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux38~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux38~0 .extended_lut = "off";
defparam \mem_reg|Mux38~0 .lut_mask = 64'h33330F0F00FF5555;
defparam \mem_reg|Mux38~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y10_N7
dffeas \mem_reg|registers[22][25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux6~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[22][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[22][25] .is_wysiwyg = "true";
defparam \mem_reg|registers[22][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y8_N51
cyclonev_lcell_comb \mem_reg|registers[18][25]~feeder (
// Equation(s):
// \mem_reg|registers[18][25]~feeder_combout  = ( \muxWrite|Mux6~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\muxWrite|Mux6~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|registers[18][25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|registers[18][25]~feeder .extended_lut = "off";
defparam \mem_reg|registers[18][25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mem_reg|registers[18][25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y8_N52
dffeas \mem_reg|registers[18][25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_reg|registers[18][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[18][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[18][25] .is_wysiwyg = "true";
defparam \mem_reg|registers[18][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y8_N44
dffeas \mem_reg|registers[26][25]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux6~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[26][25]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[26][25]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_reg|registers[26][25]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y8_N49
dffeas \mem_reg|registers[30][25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux6~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[30][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[30][25] .is_wysiwyg = "true";
defparam \mem_reg|registers[30][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y8_N48
cyclonev_lcell_comb \mem_reg|Mux38~2 (
// Equation(s):
// \mem_reg|Mux38~2_combout  = ( \mem_reg|registers[30][25]~q  & ( \ins_mem|memory~26_combout  & ( (\mem_reg|registers[26][25]~DUPLICATE_q ) # (\ins_mem|memory~23_combout ) ) ) ) # ( !\mem_reg|registers[30][25]~q  & ( \ins_mem|memory~26_combout  & ( 
// (!\ins_mem|memory~23_combout  & \mem_reg|registers[26][25]~DUPLICATE_q ) ) ) ) # ( \mem_reg|registers[30][25]~q  & ( !\ins_mem|memory~26_combout  & ( (!\ins_mem|memory~23_combout  & ((\mem_reg|registers[18][25]~q ))) # (\ins_mem|memory~23_combout  & 
// (\mem_reg|registers[22][25]~q )) ) ) ) # ( !\mem_reg|registers[30][25]~q  & ( !\ins_mem|memory~26_combout  & ( (!\ins_mem|memory~23_combout  & ((\mem_reg|registers[18][25]~q ))) # (\ins_mem|memory~23_combout  & (\mem_reg|registers[22][25]~q )) ) ) )

	.dataa(!\mem_reg|registers[22][25]~q ),
	.datab(!\mem_reg|registers[18][25]~q ),
	.datac(!\ins_mem|memory~23_combout ),
	.datad(!\mem_reg|registers[26][25]~DUPLICATE_q ),
	.datae(!\mem_reg|registers[30][25]~q ),
	.dataf(!\ins_mem|memory~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux38~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux38~2 .extended_lut = "off";
defparam \mem_reg|Mux38~2 .lut_mask = 64'h3535353500F00FFF;
defparam \mem_reg|Mux38~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y7_N39
cyclonev_lcell_comb \mem_reg|Mux38~4 (
// Equation(s):
// \mem_reg|Mux38~4_combout  = ( \mem_reg|Mux38~0_combout  & ( \mem_reg|Mux38~2_combout  & ( (!\ins_mem|memory~17_combout ) # ((!\ins_mem|memory~20_combout  & (\mem_reg|Mux38~1_combout )) # (\ins_mem|memory~20_combout  & ((\mem_reg|Mux38~3_combout )))) ) ) ) 
// # ( !\mem_reg|Mux38~0_combout  & ( \mem_reg|Mux38~2_combout  & ( (!\ins_mem|memory~17_combout  & (((\ins_mem|memory~20_combout )))) # (\ins_mem|memory~17_combout  & ((!\ins_mem|memory~20_combout  & (\mem_reg|Mux38~1_combout )) # 
// (\ins_mem|memory~20_combout  & ((\mem_reg|Mux38~3_combout ))))) ) ) ) # ( \mem_reg|Mux38~0_combout  & ( !\mem_reg|Mux38~2_combout  & ( (!\ins_mem|memory~17_combout  & (((!\ins_mem|memory~20_combout )))) # (\ins_mem|memory~17_combout  & 
// ((!\ins_mem|memory~20_combout  & (\mem_reg|Mux38~1_combout )) # (\ins_mem|memory~20_combout  & ((\mem_reg|Mux38~3_combout ))))) ) ) ) # ( !\mem_reg|Mux38~0_combout  & ( !\mem_reg|Mux38~2_combout  & ( (\ins_mem|memory~17_combout  & 
// ((!\ins_mem|memory~20_combout  & (\mem_reg|Mux38~1_combout )) # (\ins_mem|memory~20_combout  & ((\mem_reg|Mux38~3_combout ))))) ) ) )

	.dataa(!\ins_mem|memory~17_combout ),
	.datab(!\mem_reg|Mux38~1_combout ),
	.datac(!\mem_reg|Mux38~3_combout ),
	.datad(!\ins_mem|memory~20_combout ),
	.datae(!\mem_reg|Mux38~0_combout ),
	.dataf(!\mem_reg|Mux38~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux38~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux38~4 .extended_lut = "off";
defparam \mem_reg|Mux38~4 .lut_mask = 64'h1105BB0511AFBBAF;
defparam \mem_reg|Mux38~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y7_N38
dffeas \mem_reg|registers[10][25]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux6~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[10][25]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[10][25]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_reg|registers[10][25]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y7_N21
cyclonev_lcell_comb \mem_reg|Mux38~5 (
// Equation(s):
// \mem_reg|Mux38~5_combout  = ( \ins_mem|memory~20_combout  & ( \ins_mem|memory~17_combout  & ( \mem_reg|registers[11][25]~q  ) ) ) # ( !\ins_mem|memory~20_combout  & ( \ins_mem|memory~17_combout  & ( \mem_reg|registers[9][25]~q  ) ) ) # ( 
// \ins_mem|memory~20_combout  & ( !\ins_mem|memory~17_combout  & ( \mem_reg|registers[10][25]~DUPLICATE_q  ) ) ) # ( !\ins_mem|memory~20_combout  & ( !\ins_mem|memory~17_combout  & ( \mem_reg|registers[8][25]~q  ) ) )

	.dataa(!\mem_reg|registers[10][25]~DUPLICATE_q ),
	.datab(!\mem_reg|registers[9][25]~q ),
	.datac(!\mem_reg|registers[11][25]~q ),
	.datad(!\mem_reg|registers[8][25]~q ),
	.datae(!\ins_mem|memory~20_combout ),
	.dataf(!\ins_mem|memory~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux38~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux38~5 .extended_lut = "off";
defparam \mem_reg|Mux38~5 .lut_mask = 64'h00FF555533330F0F;
defparam \mem_reg|Mux38~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y11_N27
cyclonev_lcell_comb \mem_reg|Mux38~7 (
// Equation(s):
// \mem_reg|Mux38~7_combout  = ( \ins_mem|memory~20_combout  & ( \mem_reg|registers[5][25]~q  & ( (!\ins_mem|memory~17_combout  & (\mem_reg|registers[6][25]~q )) # (\ins_mem|memory~17_combout  & ((\mem_reg|registers[7][25]~q ))) ) ) ) # ( 
// !\ins_mem|memory~20_combout  & ( \mem_reg|registers[5][25]~q  & ( (\mem_reg|registers[4][25]~q ) # (\ins_mem|memory~17_combout ) ) ) ) # ( \ins_mem|memory~20_combout  & ( !\mem_reg|registers[5][25]~q  & ( (!\ins_mem|memory~17_combout  & 
// (\mem_reg|registers[6][25]~q )) # (\ins_mem|memory~17_combout  & ((\mem_reg|registers[7][25]~q ))) ) ) ) # ( !\ins_mem|memory~20_combout  & ( !\mem_reg|registers[5][25]~q  & ( (!\ins_mem|memory~17_combout  & \mem_reg|registers[4][25]~q ) ) ) )

	.dataa(!\ins_mem|memory~17_combout ),
	.datab(!\mem_reg|registers[4][25]~q ),
	.datac(!\mem_reg|registers[6][25]~q ),
	.datad(!\mem_reg|registers[7][25]~q ),
	.datae(!\ins_mem|memory~20_combout ),
	.dataf(!\mem_reg|registers[5][25]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux38~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux38~7 .extended_lut = "off";
defparam \mem_reg|Mux38~7 .lut_mask = 64'h22220A5F77770A5F;
defparam \mem_reg|Mux38~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y10_N31
dffeas \mem_reg|registers[13][25]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux6~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[13][25]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[13][25]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_reg|registers[13][25]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y7_N3
cyclonev_lcell_comb \mem_reg|Mux38~6 (
// Equation(s):
// \mem_reg|Mux38~6_combout  = ( \ins_mem|memory~17_combout  & ( \ins_mem|memory~20_combout  & ( \mem_reg|registers[15][25]~q  ) ) ) # ( !\ins_mem|memory~17_combout  & ( \ins_mem|memory~20_combout  & ( \mem_reg|registers[14][25]~q  ) ) ) # ( 
// \ins_mem|memory~17_combout  & ( !\ins_mem|memory~20_combout  & ( \mem_reg|registers[13][25]~DUPLICATE_q  ) ) ) # ( !\ins_mem|memory~17_combout  & ( !\ins_mem|memory~20_combout  & ( \mem_reg|registers[12][25]~q  ) ) )

	.dataa(!\mem_reg|registers[12][25]~q ),
	.datab(!\mem_reg|registers[15][25]~q ),
	.datac(!\mem_reg|registers[13][25]~DUPLICATE_q ),
	.datad(!\mem_reg|registers[14][25]~q ),
	.datae(!\ins_mem|memory~17_combout ),
	.dataf(!\ins_mem|memory~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux38~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux38~6 .extended_lut = "off";
defparam \mem_reg|Mux38~6 .lut_mask = 64'h55550F0F00FF3333;
defparam \mem_reg|Mux38~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y7_N41
dffeas \mem_reg|registers[2][25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_reg|registers[2][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[2][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[2][25] .is_wysiwyg = "true";
defparam \mem_reg|registers[2][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y7_N57
cyclonev_lcell_comb \mem_reg|Mux38~8 (
// Equation(s):
// \mem_reg|Mux38~8_combout  = ( \ins_mem|memory~17_combout  & ( \ins_mem|memory~20_combout  & ( \mem_reg|registers[3][25]~q  ) ) ) # ( !\ins_mem|memory~17_combout  & ( \ins_mem|memory~20_combout  & ( \mem_reg|registers[2][25]~q  ) ) ) # ( 
// \ins_mem|memory~17_combout  & ( !\ins_mem|memory~20_combout  & ( \mem_reg|registers[1][25]~q  ) ) )

	.dataa(!\mem_reg|registers[1][25]~q ),
	.datab(!\mem_reg|registers[2][25]~q ),
	.datac(!\mem_reg|registers[3][25]~q ),
	.datad(gnd),
	.datae(!\ins_mem|memory~17_combout ),
	.dataf(!\ins_mem|memory~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux38~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux38~8 .extended_lut = "off";
defparam \mem_reg|Mux38~8 .lut_mask = 64'h0000555533330F0F;
defparam \mem_reg|Mux38~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y7_N15
cyclonev_lcell_comb \mem_reg|Mux38~9 (
// Equation(s):
// \mem_reg|Mux38~9_combout  = ( \mem_reg|Mux38~6_combout  & ( \mem_reg|Mux38~8_combout  & ( (!\ins_mem|memory~26_combout  & ((!\ins_mem|memory~23_combout ) # (\mem_reg|Mux38~7_combout ))) # (\ins_mem|memory~26_combout  & ((\ins_mem|memory~23_combout ))) ) ) 
// ) # ( !\mem_reg|Mux38~6_combout  & ( \mem_reg|Mux38~8_combout  & ( (!\ins_mem|memory~26_combout  & ((!\ins_mem|memory~23_combout ) # (\mem_reg|Mux38~7_combout ))) ) ) ) # ( \mem_reg|Mux38~6_combout  & ( !\mem_reg|Mux38~8_combout  & ( 
// (\ins_mem|memory~23_combout  & ((\mem_reg|Mux38~7_combout ) # (\ins_mem|memory~26_combout ))) ) ) ) # ( !\mem_reg|Mux38~6_combout  & ( !\mem_reg|Mux38~8_combout  & ( (!\ins_mem|memory~26_combout  & (\mem_reg|Mux38~7_combout  & \ins_mem|memory~23_combout 
// )) ) ) )

	.dataa(!\ins_mem|memory~26_combout ),
	.datab(!\mem_reg|Mux38~7_combout ),
	.datac(gnd),
	.datad(!\ins_mem|memory~23_combout ),
	.datae(!\mem_reg|Mux38~6_combout ),
	.dataf(!\mem_reg|Mux38~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux38~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux38~9 .extended_lut = "off";
defparam \mem_reg|Mux38~9 .lut_mask = 64'h00220077AA22AA77;
defparam \mem_reg|Mux38~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y7_N57
cyclonev_lcell_comb \mem_reg|Mux38~10 (
// Equation(s):
// \mem_reg|Mux38~10_combout  = ( \mem_reg|Mux38~5_combout  & ( \mem_reg|Mux38~9_combout  & ( (!\ins_mem|memory~7_combout ) # (\mem_reg|Mux38~4_combout ) ) ) ) # ( !\mem_reg|Mux38~5_combout  & ( \mem_reg|Mux38~9_combout  & ( (!\ins_mem|memory~7_combout ) # 
// (\mem_reg|Mux38~4_combout ) ) ) ) # ( \mem_reg|Mux38~5_combout  & ( !\mem_reg|Mux38~9_combout  & ( (!\ins_mem|memory~7_combout  & (\mem_reg|Mux54~11_combout )) # (\ins_mem|memory~7_combout  & ((\mem_reg|Mux38~4_combout ))) ) ) ) # ( 
// !\mem_reg|Mux38~5_combout  & ( !\mem_reg|Mux38~9_combout  & ( (\mem_reg|Mux38~4_combout  & \ins_mem|memory~7_combout ) ) ) )

	.dataa(!\mem_reg|Mux54~11_combout ),
	.datab(gnd),
	.datac(!\mem_reg|Mux38~4_combout ),
	.datad(!\ins_mem|memory~7_combout ),
	.datae(!\mem_reg|Mux38~5_combout ),
	.dataf(!\mem_reg|Mux38~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux38~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux38~10 .extended_lut = "off";
defparam \mem_reg|Mux38~10 .lut_mask = 64'h000F550FFF0FFF0F;
defparam \mem_reg|Mux38~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y9_N48
cyclonev_lcell_comb \muxWrite|Mux7~0 (
// Equation(s):
// \muxWrite|Mux7~0_combout  = ( \DataMem|ram_1|altsyncram_component|auto_generated|q_a [7] & ( \DataMem|ram_3|altsyncram_component|auto_generated|q_a [0] & ( (\muxWrite|Mux16~1_combout  & (((!\con_unit|rudata|out[0]~0_combout ) # 
// (\ins_mem|instruction[13]~0_combout )) # (\DataMem|ram_0|altsyncram_component|auto_generated|q_a [7]))) ) ) ) # ( !\DataMem|ram_1|altsyncram_component|auto_generated|q_a [7] & ( \DataMem|ram_3|altsyncram_component|auto_generated|q_a [0] & ( 
// (\con_unit|rudata|out[0]~0_combout  & (\muxWrite|Mux16~1_combout  & ((\ins_mem|instruction[13]~0_combout ) # (\DataMem|ram_0|altsyncram_component|auto_generated|q_a [7])))) ) ) ) # ( \DataMem|ram_1|altsyncram_component|auto_generated|q_a [7] & ( 
// !\DataMem|ram_3|altsyncram_component|auto_generated|q_a [0] & ( (\muxWrite|Mux16~1_combout  & ((!\con_unit|rudata|out[0]~0_combout ) # ((\DataMem|ram_0|altsyncram_component|auto_generated|q_a [7] & !\ins_mem|instruction[13]~0_combout )))) ) ) ) # ( 
// !\DataMem|ram_1|altsyncram_component|auto_generated|q_a [7] & ( !\DataMem|ram_3|altsyncram_component|auto_generated|q_a [0] & ( (\DataMem|ram_0|altsyncram_component|auto_generated|q_a [7] & (\con_unit|rudata|out[0]~0_combout  & 
// (!\ins_mem|instruction[13]~0_combout  & \muxWrite|Mux16~1_combout ))) ) ) )

	.dataa(!\DataMem|ram_0|altsyncram_component|auto_generated|q_a [7]),
	.datab(!\con_unit|rudata|out[0]~0_combout ),
	.datac(!\ins_mem|instruction[13]~0_combout ),
	.datad(!\muxWrite|Mux16~1_combout ),
	.datae(!\DataMem|ram_1|altsyncram_component|auto_generated|q_a [7]),
	.dataf(!\DataMem|ram_3|altsyncram_component|auto_generated|q_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxWrite|Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxWrite|Mux7~0 .extended_lut = "off";
defparam \muxWrite|Mux7~0 .lut_mask = 64'h001000DC001300DF;
defparam \muxWrite|Mux7~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y9_N0
cyclonev_lcell_comb \muxWrite|Mux7~1 (
// Equation(s):
// \muxWrite|Mux7~1_combout  = ( !\muxWrite|Mux0~0_combout  & ( ((!\muxWrite|Mux16~1_combout  & (((\alu|Mux14~0_combout  & \alu|Add0~105_sumout )) # (\alu|Mux7~0_combout )))) # (\muxWrite|Mux7~0_combout ) ) ) # ( \muxWrite|Mux0~0_combout  & ( 
// ((!\muxWrite|Mux16~1_combout  & (\adder|Add0~105_sumout ))) # (\muxWrite|Mux7~0_combout ) ) )

	.dataa(!\muxWrite|Mux7~0_combout ),
	.datab(!\muxWrite|Mux16~1_combout ),
	.datac(!\adder|Add0~105_sumout ),
	.datad(!\alu|Mux7~0_combout ),
	.datae(!\muxWrite|Mux0~0_combout ),
	.dataf(!\alu|Add0~105_sumout ),
	.datag(!\alu|Mux14~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxWrite|Mux7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxWrite|Mux7~1 .extended_lut = "on";
defparam \muxWrite|Mux7~1 .lut_mask = 64'h55DD5D5D5DDD5D5D;
defparam \muxWrite|Mux7~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y5_N57
cyclonev_lcell_comb \mem_reg|registers[22][24]~feeder (
// Equation(s):
// \mem_reg|registers[22][24]~feeder_combout  = ( \muxWrite|Mux7~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\muxWrite|Mux7~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|registers[22][24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|registers[22][24]~feeder .extended_lut = "off";
defparam \mem_reg|registers[22][24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mem_reg|registers[22][24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y5_N58
dffeas \mem_reg|registers[22][24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_reg|registers[22][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[22][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[22][24] .is_wysiwyg = "true";
defparam \mem_reg|registers[22][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y9_N44
dffeas \mem_reg|registers[30][24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux7~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[30][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[30][24] .is_wysiwyg = "true";
defparam \mem_reg|registers[30][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y5_N40
dffeas \mem_reg|registers[26][24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux7~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[26][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[26][24] .is_wysiwyg = "true";
defparam \mem_reg|registers[26][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y5_N36
cyclonev_lcell_comb \mem_reg|registers[18][24]~feeder (
// Equation(s):
// \mem_reg|registers[18][24]~feeder_combout  = ( \muxWrite|Mux7~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\muxWrite|Mux7~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|registers[18][24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|registers[18][24]~feeder .extended_lut = "off";
defparam \mem_reg|registers[18][24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mem_reg|registers[18][24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y5_N37
dffeas \mem_reg|registers[18][24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_reg|registers[18][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[18][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[18][24] .is_wysiwyg = "true";
defparam \mem_reg|registers[18][24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y9_N45
cyclonev_lcell_comb \mem_reg|Mux39~2 (
// Equation(s):
// \mem_reg|Mux39~2_combout  = ( \ins_mem|memory~26_combout  & ( \ins_mem|memory~23_combout  & ( \mem_reg|registers[30][24]~q  ) ) ) # ( !\ins_mem|memory~26_combout  & ( \ins_mem|memory~23_combout  & ( \mem_reg|registers[22][24]~q  ) ) ) # ( 
// \ins_mem|memory~26_combout  & ( !\ins_mem|memory~23_combout  & ( \mem_reg|registers[26][24]~q  ) ) ) # ( !\ins_mem|memory~26_combout  & ( !\ins_mem|memory~23_combout  & ( \mem_reg|registers[18][24]~q  ) ) )

	.dataa(!\mem_reg|registers[22][24]~q ),
	.datab(!\mem_reg|registers[30][24]~q ),
	.datac(!\mem_reg|registers[26][24]~q ),
	.datad(!\mem_reg|registers[18][24]~q ),
	.datae(!\ins_mem|memory~26_combout ),
	.dataf(!\ins_mem|memory~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux39~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux39~2 .extended_lut = "off";
defparam \mem_reg|Mux39~2 .lut_mask = 64'h00FF0F0F55553333;
defparam \mem_reg|Mux39~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y8_N37
dffeas \mem_reg|registers[24][24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux7~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[24][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[24][24] .is_wysiwyg = "true";
defparam \mem_reg|registers[24][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y7_N18
cyclonev_lcell_comb \mem_reg|registers[16][24]~feeder (
// Equation(s):
// \mem_reg|registers[16][24]~feeder_combout  = ( \muxWrite|Mux7~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\muxWrite|Mux7~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|registers[16][24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|registers[16][24]~feeder .extended_lut = "off";
defparam \mem_reg|registers[16][24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mem_reg|registers[16][24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y7_N19
dffeas \mem_reg|registers[16][24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_reg|registers[16][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[16][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[16][24] .is_wysiwyg = "true";
defparam \mem_reg|registers[16][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y7_N6
cyclonev_lcell_comb \mem_reg|registers[28][24]~feeder (
// Equation(s):
// \mem_reg|registers[28][24]~feeder_combout  = ( \muxWrite|Mux7~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\muxWrite|Mux7~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|registers[28][24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|registers[28][24]~feeder .extended_lut = "off";
defparam \mem_reg|registers[28][24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mem_reg|registers[28][24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y7_N7
dffeas \mem_reg|registers[28][24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_reg|registers[28][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[28][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[28][24] .is_wysiwyg = "true";
defparam \mem_reg|registers[28][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y7_N3
cyclonev_lcell_comb \mem_reg|registers[20][24]~feeder (
// Equation(s):
// \mem_reg|registers[20][24]~feeder_combout  = ( \muxWrite|Mux7~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\muxWrite|Mux7~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|registers[20][24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|registers[20][24]~feeder .extended_lut = "off";
defparam \mem_reg|registers[20][24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mem_reg|registers[20][24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y7_N4
dffeas \mem_reg|registers[20][24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_reg|registers[20][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[20][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[20][24] .is_wysiwyg = "true";
defparam \mem_reg|registers[20][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y6_N30
cyclonev_lcell_comb \mem_reg|Mux39~0 (
// Equation(s):
// \mem_reg|Mux39~0_combout  = ( \ins_mem|memory~26_combout  & ( \ins_mem|memory~23_combout  & ( \mem_reg|registers[28][24]~q  ) ) ) # ( !\ins_mem|memory~26_combout  & ( \ins_mem|memory~23_combout  & ( \mem_reg|registers[20][24]~q  ) ) ) # ( 
// \ins_mem|memory~26_combout  & ( !\ins_mem|memory~23_combout  & ( \mem_reg|registers[24][24]~q  ) ) ) # ( !\ins_mem|memory~26_combout  & ( !\ins_mem|memory~23_combout  & ( \mem_reg|registers[16][24]~q  ) ) )

	.dataa(!\mem_reg|registers[24][24]~q ),
	.datab(!\mem_reg|registers[16][24]~q ),
	.datac(!\mem_reg|registers[28][24]~q ),
	.datad(!\mem_reg|registers[20][24]~q ),
	.datae(!\ins_mem|memory~26_combout ),
	.dataf(!\ins_mem|memory~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux39~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux39~0 .extended_lut = "off";
defparam \mem_reg|Mux39~0 .lut_mask = 64'h3333555500FF0F0F;
defparam \mem_reg|Mux39~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y7_N22
dffeas \mem_reg|registers[17][24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux7~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[17][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[17][24] .is_wysiwyg = "true";
defparam \mem_reg|registers[17][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y7_N58
dffeas \mem_reg|registers[21][24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux7~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[21][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[21][24] .is_wysiwyg = "true";
defparam \mem_reg|registers[21][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y5_N55
dffeas \mem_reg|registers[25][24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux7~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[25][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[25][24] .is_wysiwyg = "true";
defparam \mem_reg|registers[25][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y5_N13
dffeas \mem_reg|registers[29][24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux7~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[29][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[29][24] .is_wysiwyg = "true";
defparam \mem_reg|registers[29][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y5_N12
cyclonev_lcell_comb \mem_reg|Mux39~1 (
// Equation(s):
// \mem_reg|Mux39~1_combout  = ( \mem_reg|registers[29][24]~q  & ( \ins_mem|memory~23_combout  & ( (\ins_mem|memory~26_combout ) # (\mem_reg|registers[21][24]~q ) ) ) ) # ( !\mem_reg|registers[29][24]~q  & ( \ins_mem|memory~23_combout  & ( 
// (\mem_reg|registers[21][24]~q  & !\ins_mem|memory~26_combout ) ) ) ) # ( \mem_reg|registers[29][24]~q  & ( !\ins_mem|memory~23_combout  & ( (!\ins_mem|memory~26_combout  & (\mem_reg|registers[17][24]~q )) # (\ins_mem|memory~26_combout  & 
// ((\mem_reg|registers[25][24]~q ))) ) ) ) # ( !\mem_reg|registers[29][24]~q  & ( !\ins_mem|memory~23_combout  & ( (!\ins_mem|memory~26_combout  & (\mem_reg|registers[17][24]~q )) # (\ins_mem|memory~26_combout  & ((\mem_reg|registers[25][24]~q ))) ) ) )

	.dataa(!\mem_reg|registers[17][24]~q ),
	.datab(!\mem_reg|registers[21][24]~q ),
	.datac(!\ins_mem|memory~26_combout ),
	.datad(!\mem_reg|registers[25][24]~q ),
	.datae(!\mem_reg|registers[29][24]~q ),
	.dataf(!\ins_mem|memory~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux39~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux39~1 .extended_lut = "off";
defparam \mem_reg|Mux39~1 .lut_mask = 64'h505F505F30303F3F;
defparam \mem_reg|Mux39~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y9_N2
dffeas \mem_reg|registers[31][24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\muxWrite|Mux7~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[31][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[31][24] .is_wysiwyg = "true";
defparam \mem_reg|registers[31][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y5_N49
dffeas \mem_reg|registers[23][24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux7~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[23][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[23][24] .is_wysiwyg = "true";
defparam \mem_reg|registers[23][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y8_N31
dffeas \mem_reg|registers[19][24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux7~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[19][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[19][24] .is_wysiwyg = "true";
defparam \mem_reg|registers[19][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y5_N1
dffeas \mem_reg|registers[27][24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux7~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[27][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[27][24] .is_wysiwyg = "true";
defparam \mem_reg|registers[27][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y5_N0
cyclonev_lcell_comb \mem_reg|Mux39~3 (
// Equation(s):
// \mem_reg|Mux39~3_combout  = ( \mem_reg|registers[27][24]~q  & ( \ins_mem|memory~23_combout  & ( (!\ins_mem|memory~26_combout  & ((\mem_reg|registers[23][24]~q ))) # (\ins_mem|memory~26_combout  & (\mem_reg|registers[31][24]~q )) ) ) ) # ( 
// !\mem_reg|registers[27][24]~q  & ( \ins_mem|memory~23_combout  & ( (!\ins_mem|memory~26_combout  & ((\mem_reg|registers[23][24]~q ))) # (\ins_mem|memory~26_combout  & (\mem_reg|registers[31][24]~q )) ) ) ) # ( \mem_reg|registers[27][24]~q  & ( 
// !\ins_mem|memory~23_combout  & ( (\mem_reg|registers[19][24]~q ) # (\ins_mem|memory~26_combout ) ) ) ) # ( !\mem_reg|registers[27][24]~q  & ( !\ins_mem|memory~23_combout  & ( (!\ins_mem|memory~26_combout  & \mem_reg|registers[19][24]~q ) ) ) )

	.dataa(!\mem_reg|registers[31][24]~q ),
	.datab(!\mem_reg|registers[23][24]~q ),
	.datac(!\ins_mem|memory~26_combout ),
	.datad(!\mem_reg|registers[19][24]~q ),
	.datae(!\mem_reg|registers[27][24]~q ),
	.dataf(!\ins_mem|memory~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux39~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux39~3 .extended_lut = "off";
defparam \mem_reg|Mux39~3 .lut_mask = 64'h00F00FFF35353535;
defparam \mem_reg|Mux39~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y8_N54
cyclonev_lcell_comb \mem_reg|Mux39~4 (
// Equation(s):
// \mem_reg|Mux39~4_combout  = ( \mem_reg|Mux39~1_combout  & ( \mem_reg|Mux39~3_combout  & ( ((!\ins_mem|memory~20_combout  & ((\mem_reg|Mux39~0_combout ))) # (\ins_mem|memory~20_combout  & (\mem_reg|Mux39~2_combout ))) # (\ins_mem|memory~17_combout ) ) ) ) 
// # ( !\mem_reg|Mux39~1_combout  & ( \mem_reg|Mux39~3_combout  & ( (!\ins_mem|memory~17_combout  & ((!\ins_mem|memory~20_combout  & ((\mem_reg|Mux39~0_combout ))) # (\ins_mem|memory~20_combout  & (\mem_reg|Mux39~2_combout )))) # (\ins_mem|memory~17_combout  
// & (((\ins_mem|memory~20_combout )))) ) ) ) # ( \mem_reg|Mux39~1_combout  & ( !\mem_reg|Mux39~3_combout  & ( (!\ins_mem|memory~17_combout  & ((!\ins_mem|memory~20_combout  & ((\mem_reg|Mux39~0_combout ))) # (\ins_mem|memory~20_combout  & 
// (\mem_reg|Mux39~2_combout )))) # (\ins_mem|memory~17_combout  & (((!\ins_mem|memory~20_combout )))) ) ) ) # ( !\mem_reg|Mux39~1_combout  & ( !\mem_reg|Mux39~3_combout  & ( (!\ins_mem|memory~17_combout  & ((!\ins_mem|memory~20_combout  & 
// ((\mem_reg|Mux39~0_combout ))) # (\ins_mem|memory~20_combout  & (\mem_reg|Mux39~2_combout )))) ) ) )

	.dataa(!\mem_reg|Mux39~2_combout ),
	.datab(!\mem_reg|Mux39~0_combout ),
	.datac(!\ins_mem|memory~17_combout ),
	.datad(!\ins_mem|memory~20_combout ),
	.datae(!\mem_reg|Mux39~1_combout ),
	.dataf(!\mem_reg|Mux39~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux39~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux39~4 .extended_lut = "off";
defparam \mem_reg|Mux39~4 .lut_mask = 64'h30503F50305F3F5F;
defparam \mem_reg|Mux39~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N42
cyclonev_lcell_comb \mem_reg|Mux39~10 (
// Equation(s):
// \mem_reg|Mux39~10_combout  = ( \mem_reg|Mux39~9_combout  & ( (!\ins_mem|memory~7_combout ) # (\mem_reg|Mux39~4_combout ) ) ) # ( !\mem_reg|Mux39~9_combout  & ( (\ins_mem|memory~7_combout  & \mem_reg|Mux39~4_combout ) ) )

	.dataa(!\ins_mem|memory~7_combout ),
	.datab(gnd),
	.datac(!\mem_reg|Mux39~4_combout ),
	.datad(gnd),
	.datae(!\mem_reg|Mux39~9_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux39~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux39~10 .extended_lut = "off";
defparam \mem_reg|Mux39~10 .lut_mask = 64'h0505AFAF0505AFAF;
defparam \mem_reg|Mux39~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y11_N9
cyclonev_lcell_comb \muxWrite|Mux8~0 (
// Equation(s):
// \muxWrite|Mux8~0_combout  = ( \DataMem|ram_2|altsyncram_component|auto_generated|q_a [7] & ( \con_unit|rudata|out[0]~0_combout  & ( (\muxWrite|Mux16~1_combout  & ((\DataMem|ram_0|altsyncram_component|auto_generated|q_a [7]) # 
// (\ins_mem|instruction[13]~0_combout ))) ) ) ) # ( !\DataMem|ram_2|altsyncram_component|auto_generated|q_a [7] & ( \con_unit|rudata|out[0]~0_combout  & ( (!\ins_mem|instruction[13]~0_combout  & (\muxWrite|Mux16~1_combout  & 
// \DataMem|ram_0|altsyncram_component|auto_generated|q_a [7])) ) ) ) # ( \DataMem|ram_2|altsyncram_component|auto_generated|q_a [7] & ( !\con_unit|rudata|out[0]~0_combout  & ( (\DataMem|ram_1|altsyncram_component|auto_generated|q_a [7] & 
// \muxWrite|Mux16~1_combout ) ) ) ) # ( !\DataMem|ram_2|altsyncram_component|auto_generated|q_a [7] & ( !\con_unit|rudata|out[0]~0_combout  & ( (\DataMem|ram_1|altsyncram_component|auto_generated|q_a [7] & \muxWrite|Mux16~1_combout ) ) ) )

	.dataa(!\DataMem|ram_1|altsyncram_component|auto_generated|q_a [7]),
	.datab(!\ins_mem|instruction[13]~0_combout ),
	.datac(!\muxWrite|Mux16~1_combout ),
	.datad(!\DataMem|ram_0|altsyncram_component|auto_generated|q_a [7]),
	.datae(!\DataMem|ram_2|altsyncram_component|auto_generated|q_a [7]),
	.dataf(!\con_unit|rudata|out[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxWrite|Mux8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxWrite|Mux8~0 .extended_lut = "off";
defparam \muxWrite|Mux8~0 .lut_mask = 64'h05050505000C030F;
defparam \muxWrite|Mux8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y9_N54
cyclonev_lcell_comb \muxWrite|Mux8~1 (
// Equation(s):
// \muxWrite|Mux8~1_combout  = ( !\muxWrite|Mux0~0_combout  & ( ((!\muxWrite|Mux16~1_combout  & (((\alu|Mux14~0_combout  & \alu|Add0~73_sumout )) # (\alu|Mux8~0_combout )))) # (\muxWrite|Mux8~0_combout ) ) ) # ( \muxWrite|Mux0~0_combout  & ( 
// (((!\muxWrite|Mux16~1_combout  & (\adder|Add0~73_sumout ))) # (\muxWrite|Mux8~0_combout )) ) )

	.dataa(!\alu|Mux8~0_combout ),
	.datab(!\muxWrite|Mux16~1_combout ),
	.datac(!\adder|Add0~73_sumout ),
	.datad(!\muxWrite|Mux8~0_combout ),
	.datae(!\muxWrite|Mux0~0_combout ),
	.dataf(!\alu|Add0~73_sumout ),
	.datag(!\alu|Mux14~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxWrite|Mux8~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxWrite|Mux8~1 .extended_lut = "on";
defparam \muxWrite|Mux8~1 .lut_mask = 64'h44FF0CFF4CFF0CFF;
defparam \muxWrite|Mux8~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y5_N49
dffeas \mem_reg|registers[26][23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux8~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[26][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[26][23] .is_wysiwyg = "true";
defparam \mem_reg|registers[26][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y6_N28
dffeas \mem_reg|registers[18][23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux8~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[18][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[18][23] .is_wysiwyg = "true";
defparam \mem_reg|registers[18][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y6_N44
dffeas \mem_reg|registers[30][23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux8~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[30][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[30][23] .is_wysiwyg = "true";
defparam \mem_reg|registers[30][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y6_N56
dffeas \mem_reg|registers[22][23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux8~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[22][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[22][23] .is_wysiwyg = "true";
defparam \mem_reg|registers[22][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y6_N45
cyclonev_lcell_comb \mem_reg|Mux40~2 (
// Equation(s):
// \mem_reg|Mux40~2_combout  = ( \mem_reg|registers[22][23]~q  & ( \ins_mem|memory~26_combout  & ( (!\ins_mem|memory~23_combout  & (\mem_reg|registers[26][23]~q )) # (\ins_mem|memory~23_combout  & ((\mem_reg|registers[30][23]~q ))) ) ) ) # ( 
// !\mem_reg|registers[22][23]~q  & ( \ins_mem|memory~26_combout  & ( (!\ins_mem|memory~23_combout  & (\mem_reg|registers[26][23]~q )) # (\ins_mem|memory~23_combout  & ((\mem_reg|registers[30][23]~q ))) ) ) ) # ( \mem_reg|registers[22][23]~q  & ( 
// !\ins_mem|memory~26_combout  & ( (\ins_mem|memory~23_combout ) # (\mem_reg|registers[18][23]~q ) ) ) ) # ( !\mem_reg|registers[22][23]~q  & ( !\ins_mem|memory~26_combout  & ( (\mem_reg|registers[18][23]~q  & !\ins_mem|memory~23_combout ) ) ) )

	.dataa(!\mem_reg|registers[26][23]~q ),
	.datab(!\mem_reg|registers[18][23]~q ),
	.datac(!\mem_reg|registers[30][23]~q ),
	.datad(!\ins_mem|memory~23_combout ),
	.datae(!\mem_reg|registers[22][23]~q ),
	.dataf(!\ins_mem|memory~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux40~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux40~2 .extended_lut = "off";
defparam \mem_reg|Mux40~2 .lut_mask = 64'h330033FF550F550F;
defparam \mem_reg|Mux40~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y6_N26
dffeas \mem_reg|registers[28][23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux8~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[28][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[28][23] .is_wysiwyg = "true";
defparam \mem_reg|registers[28][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y6_N39
cyclonev_lcell_comb \mem_reg|registers[20][23]~feeder (
// Equation(s):
// \mem_reg|registers[20][23]~feeder_combout  = ( \muxWrite|Mux8~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\muxWrite|Mux8~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|registers[20][23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|registers[20][23]~feeder .extended_lut = "off";
defparam \mem_reg|registers[20][23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mem_reg|registers[20][23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y6_N41
dffeas \mem_reg|registers[20][23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_reg|registers[20][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[20][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[20][23] .is_wysiwyg = "true";
defparam \mem_reg|registers[20][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y6_N45
cyclonev_lcell_comb \mem_reg|registers[16][23]~feeder (
// Equation(s):
// \mem_reg|registers[16][23]~feeder_combout  = ( \muxWrite|Mux8~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\muxWrite|Mux8~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|registers[16][23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|registers[16][23]~feeder .extended_lut = "off";
defparam \mem_reg|registers[16][23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mem_reg|registers[16][23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y6_N46
dffeas \mem_reg|registers[16][23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_reg|registers[16][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[16][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[16][23] .is_wysiwyg = "true";
defparam \mem_reg|registers[16][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y9_N4
dffeas \mem_reg|registers[24][23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux8~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[24][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[24][23] .is_wysiwyg = "true";
defparam \mem_reg|registers[24][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y6_N33
cyclonev_lcell_comb \mem_reg|Mux40~0 (
// Equation(s):
// \mem_reg|Mux40~0_combout  = ( \ins_mem|memory~26_combout  & ( \ins_mem|memory~23_combout  & ( \mem_reg|registers[28][23]~q  ) ) ) # ( !\ins_mem|memory~26_combout  & ( \ins_mem|memory~23_combout  & ( \mem_reg|registers[20][23]~q  ) ) ) # ( 
// \ins_mem|memory~26_combout  & ( !\ins_mem|memory~23_combout  & ( \mem_reg|registers[24][23]~q  ) ) ) # ( !\ins_mem|memory~26_combout  & ( !\ins_mem|memory~23_combout  & ( \mem_reg|registers[16][23]~q  ) ) )

	.dataa(!\mem_reg|registers[28][23]~q ),
	.datab(!\mem_reg|registers[20][23]~q ),
	.datac(!\mem_reg|registers[16][23]~q ),
	.datad(!\mem_reg|registers[24][23]~q ),
	.datae(!\ins_mem|memory~26_combout ),
	.dataf(!\ins_mem|memory~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux40~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux40~0 .extended_lut = "off";
defparam \mem_reg|Mux40~0 .lut_mask = 64'h0F0F00FF33335555;
defparam \mem_reg|Mux40~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y9_N38
dffeas \mem_reg|registers[31][23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux8~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[31][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[31][23] .is_wysiwyg = "true";
defparam \mem_reg|registers[31][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y5_N44
dffeas \mem_reg|registers[27][23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux8~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[27][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[27][23] .is_wysiwyg = "true";
defparam \mem_reg|registers[27][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y5_N13
dffeas \mem_reg|registers[23][23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux8~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[23][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[23][23] .is_wysiwyg = "true";
defparam \mem_reg|registers[23][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y7_N19
dffeas \mem_reg|registers[19][23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux8~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[19][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[19][23] .is_wysiwyg = "true";
defparam \mem_reg|registers[19][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y5_N24
cyclonev_lcell_comb \mem_reg|Mux40~3 (
// Equation(s):
// \mem_reg|Mux40~3_combout  = ( \mem_reg|registers[19][23]~q  & ( \ins_mem|memory~23_combout  & ( (!\ins_mem|memory~26_combout  & ((\mem_reg|registers[23][23]~q ))) # (\ins_mem|memory~26_combout  & (\mem_reg|registers[31][23]~q )) ) ) ) # ( 
// !\mem_reg|registers[19][23]~q  & ( \ins_mem|memory~23_combout  & ( (!\ins_mem|memory~26_combout  & ((\mem_reg|registers[23][23]~q ))) # (\ins_mem|memory~26_combout  & (\mem_reg|registers[31][23]~q )) ) ) ) # ( \mem_reg|registers[19][23]~q  & ( 
// !\ins_mem|memory~23_combout  & ( (!\ins_mem|memory~26_combout ) # (\mem_reg|registers[27][23]~q ) ) ) ) # ( !\mem_reg|registers[19][23]~q  & ( !\ins_mem|memory~23_combout  & ( (\mem_reg|registers[27][23]~q  & \ins_mem|memory~26_combout ) ) ) )

	.dataa(!\mem_reg|registers[31][23]~q ),
	.datab(!\mem_reg|registers[27][23]~q ),
	.datac(!\mem_reg|registers[23][23]~q ),
	.datad(!\ins_mem|memory~26_combout ),
	.datae(!\mem_reg|registers[19][23]~q ),
	.dataf(!\ins_mem|memory~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux40~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux40~3 .extended_lut = "off";
defparam \mem_reg|Mux40~3 .lut_mask = 64'h0033FF330F550F55;
defparam \mem_reg|Mux40~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y6_N36
cyclonev_lcell_comb \mem_reg|registers[21][23]~feeder (
// Equation(s):
// \mem_reg|registers[21][23]~feeder_combout  = ( \muxWrite|Mux8~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\muxWrite|Mux8~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|registers[21][23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|registers[21][23]~feeder .extended_lut = "off";
defparam \mem_reg|registers[21][23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mem_reg|registers[21][23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y6_N37
dffeas \mem_reg|registers[21][23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_reg|registers[21][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[21][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[21][23] .is_wysiwyg = "true";
defparam \mem_reg|registers[21][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y4_N14
dffeas \mem_reg|registers[29][23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux8~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[29][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[29][23] .is_wysiwyg = "true";
defparam \mem_reg|registers[29][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y7_N10
dffeas \mem_reg|registers[17][23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux8~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[17][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[17][23] .is_wysiwyg = "true";
defparam \mem_reg|registers[17][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y7_N49
dffeas \mem_reg|registers[25][23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux8~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[25][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[25][23] .is_wysiwyg = "true";
defparam \mem_reg|registers[25][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y4_N39
cyclonev_lcell_comb \mem_reg|Mux40~1 (
// Equation(s):
// \mem_reg|Mux40~1_combout  = ( \ins_mem|memory~26_combout  & ( \ins_mem|memory~23_combout  & ( \mem_reg|registers[29][23]~q  ) ) ) # ( !\ins_mem|memory~26_combout  & ( \ins_mem|memory~23_combout  & ( \mem_reg|registers[21][23]~q  ) ) ) # ( 
// \ins_mem|memory~26_combout  & ( !\ins_mem|memory~23_combout  & ( \mem_reg|registers[25][23]~q  ) ) ) # ( !\ins_mem|memory~26_combout  & ( !\ins_mem|memory~23_combout  & ( \mem_reg|registers[17][23]~q  ) ) )

	.dataa(!\mem_reg|registers[21][23]~q ),
	.datab(!\mem_reg|registers[29][23]~q ),
	.datac(!\mem_reg|registers[17][23]~q ),
	.datad(!\mem_reg|registers[25][23]~q ),
	.datae(!\ins_mem|memory~26_combout ),
	.dataf(!\ins_mem|memory~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux40~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux40~1 .extended_lut = "off";
defparam \mem_reg|Mux40~1 .lut_mask = 64'h0F0F00FF55553333;
defparam \mem_reg|Mux40~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y6_N24
cyclonev_lcell_comb \mem_reg|Mux40~4 (
// Equation(s):
// \mem_reg|Mux40~4_combout  = ( \mem_reg|Mux40~1_combout  & ( \ins_mem|memory~17_combout  & ( (!\ins_mem|memory~20_combout ) # (\mem_reg|Mux40~3_combout ) ) ) ) # ( !\mem_reg|Mux40~1_combout  & ( \ins_mem|memory~17_combout  & ( (\ins_mem|memory~20_combout  
// & \mem_reg|Mux40~3_combout ) ) ) ) # ( \mem_reg|Mux40~1_combout  & ( !\ins_mem|memory~17_combout  & ( (!\ins_mem|memory~20_combout  & ((\mem_reg|Mux40~0_combout ))) # (\ins_mem|memory~20_combout  & (\mem_reg|Mux40~2_combout )) ) ) ) # ( 
// !\mem_reg|Mux40~1_combout  & ( !\ins_mem|memory~17_combout  & ( (!\ins_mem|memory~20_combout  & ((\mem_reg|Mux40~0_combout ))) # (\ins_mem|memory~20_combout  & (\mem_reg|Mux40~2_combout )) ) ) )

	.dataa(!\ins_mem|memory~20_combout ),
	.datab(!\mem_reg|Mux40~2_combout ),
	.datac(!\mem_reg|Mux40~0_combout ),
	.datad(!\mem_reg|Mux40~3_combout ),
	.datae(!\mem_reg|Mux40~1_combout ),
	.dataf(!\ins_mem|memory~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux40~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux40~4 .extended_lut = "off";
defparam \mem_reg|Mux40~4 .lut_mask = 64'h1B1B1B1B0055AAFF;
defparam \mem_reg|Mux40~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N39
cyclonev_lcell_comb \mem_reg|Mux40~10 (
// Equation(s):
// \mem_reg|Mux40~10_combout  = ( \mem_reg|Mux40~4_combout  & ( \mem_reg|Mux40~9_combout  ) ) # ( !\mem_reg|Mux40~4_combout  & ( \mem_reg|Mux40~9_combout  & ( !\ins_mem|memory~7_combout  ) ) ) # ( \mem_reg|Mux40~4_combout  & ( !\mem_reg|Mux40~9_combout  & ( 
// \ins_mem|memory~7_combout  ) ) )

	.dataa(!\ins_mem|memory~7_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\mem_reg|Mux40~4_combout ),
	.dataf(!\mem_reg|Mux40~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux40~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux40~10 .extended_lut = "off";
defparam \mem_reg|Mux40~10 .lut_mask = 64'h00005555AAAAFFFF;
defparam \mem_reg|Mux40~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y12_N48
cyclonev_lcell_comb \muxWrite|Mux9~0 (
// Equation(s):
// \muxWrite|Mux9~0_combout  = ( \DataMem|ram_1|altsyncram_component|auto_generated|q_a [7] & ( \DataMem|ram_2|altsyncram_component|auto_generated|q_a [6] & ( (\muxWrite|Mux16~1_combout  & ((!\con_unit|rudata|out[0]~0_combout ) # 
// ((\DataMem|ram_0|altsyncram_component|auto_generated|q_a [7]) # (\ins_mem|instruction[13]~0_combout )))) ) ) ) # ( !\DataMem|ram_1|altsyncram_component|auto_generated|q_a [7] & ( \DataMem|ram_2|altsyncram_component|auto_generated|q_a [6] & ( 
// (\con_unit|rudata|out[0]~0_combout  & (\muxWrite|Mux16~1_combout  & ((\DataMem|ram_0|altsyncram_component|auto_generated|q_a [7]) # (\ins_mem|instruction[13]~0_combout )))) ) ) ) # ( \DataMem|ram_1|altsyncram_component|auto_generated|q_a [7] & ( 
// !\DataMem|ram_2|altsyncram_component|auto_generated|q_a [6] & ( (\muxWrite|Mux16~1_combout  & ((!\con_unit|rudata|out[0]~0_combout ) # ((!\ins_mem|instruction[13]~0_combout  & \DataMem|ram_0|altsyncram_component|auto_generated|q_a [7])))) ) ) ) # ( 
// !\DataMem|ram_1|altsyncram_component|auto_generated|q_a [7] & ( !\DataMem|ram_2|altsyncram_component|auto_generated|q_a [6] & ( (\con_unit|rudata|out[0]~0_combout  & (\muxWrite|Mux16~1_combout  & (!\ins_mem|instruction[13]~0_combout  & 
// \DataMem|ram_0|altsyncram_component|auto_generated|q_a [7]))) ) ) )

	.dataa(!\con_unit|rudata|out[0]~0_combout ),
	.datab(!\muxWrite|Mux16~1_combout ),
	.datac(!\ins_mem|instruction[13]~0_combout ),
	.datad(!\DataMem|ram_0|altsyncram_component|auto_generated|q_a [7]),
	.datae(!\DataMem|ram_1|altsyncram_component|auto_generated|q_a [7]),
	.dataf(!\DataMem|ram_2|altsyncram_component|auto_generated|q_a [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxWrite|Mux9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxWrite|Mux9~0 .extended_lut = "off";
defparam \muxWrite|Mux9~0 .lut_mask = 64'h0010223201112333;
defparam \muxWrite|Mux9~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y10_N6
cyclonev_lcell_comb \muxWrite|Mux9~1 (
// Equation(s):
// \muxWrite|Mux9~1_combout  = ( !\muxWrite|Mux0~0_combout  & ( ((!\muxWrite|Mux16~1_combout  & (((\alu|Mux14~0_combout  & \alu|Add0~77_sumout )) # (\alu|Mux9~0_combout )))) # (\muxWrite|Mux9~0_combout ) ) ) # ( \muxWrite|Mux0~0_combout  & ( 
// ((!\muxWrite|Mux16~1_combout  & (\adder|Add0~77_sumout ))) # (\muxWrite|Mux9~0_combout ) ) )

	.dataa(!\muxWrite|Mux9~0_combout ),
	.datab(!\muxWrite|Mux16~1_combout ),
	.datac(!\adder|Add0~77_sumout ),
	.datad(!\alu|Mux9~0_combout ),
	.datae(!\muxWrite|Mux0~0_combout ),
	.dataf(!\alu|Add0~77_sumout ),
	.datag(!\alu|Mux14~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxWrite|Mux9~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxWrite|Mux9~1 .extended_lut = "on";
defparam \muxWrite|Mux9~1 .lut_mask = 64'h55DD5D5D5DDD5D5D;
defparam \muxWrite|Mux9~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y11_N26
dffeas \mem_reg|registers[13][22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux9~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[13][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[13][22] .is_wysiwyg = "true";
defparam \mem_reg|registers[13][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y11_N45
cyclonev_lcell_comb \mem_reg|Mux41~6 (
// Equation(s):
// \mem_reg|Mux41~6_combout  = ( \ins_mem|memory~20_combout  & ( \ins_mem|memory~17_combout  & ( \mem_reg|registers[15][22]~q  ) ) ) # ( !\ins_mem|memory~20_combout  & ( \ins_mem|memory~17_combout  & ( \mem_reg|registers[13][22]~q  ) ) ) # ( 
// \ins_mem|memory~20_combout  & ( !\ins_mem|memory~17_combout  & ( \mem_reg|registers[14][22]~q  ) ) ) # ( !\ins_mem|memory~20_combout  & ( !\ins_mem|memory~17_combout  & ( \mem_reg|registers[12][22]~q  ) ) )

	.dataa(!\mem_reg|registers[13][22]~q ),
	.datab(!\mem_reg|registers[14][22]~q ),
	.datac(!\mem_reg|registers[12][22]~q ),
	.datad(!\mem_reg|registers[15][22]~q ),
	.datae(!\ins_mem|memory~20_combout ),
	.dataf(!\ins_mem|memory~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux41~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux41~6 .extended_lut = "off";
defparam \mem_reg|Mux41~6 .lut_mask = 64'h0F0F3333555500FF;
defparam \mem_reg|Mux41~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y10_N38
dffeas \mem_reg|registers[1][22]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_reg|registers[1][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[1][22]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[1][22]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_reg|registers[1][22]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y13_N25
dffeas \mem_reg|registers[2][22]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux9~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[2][22]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[2][22]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_reg|registers[2][22]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y13_N40
dffeas \mem_reg|registers[3][22]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux9~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[3][22]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[3][22]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_reg|registers[3][22]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y10_N57
cyclonev_lcell_comb \mem_reg|Mux41~8 (
// Equation(s):
// \mem_reg|Mux41~8_combout  = ( \ins_mem|memory~20_combout  & ( \ins_mem|memory~17_combout  & ( \mem_reg|registers[3][22]~DUPLICATE_q  ) ) ) # ( !\ins_mem|memory~20_combout  & ( \ins_mem|memory~17_combout  & ( \mem_reg|registers[1][22]~DUPLICATE_q  ) ) ) # 
// ( \ins_mem|memory~20_combout  & ( !\ins_mem|memory~17_combout  & ( \mem_reg|registers[2][22]~DUPLICATE_q  ) ) )

	.dataa(!\mem_reg|registers[1][22]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\mem_reg|registers[2][22]~DUPLICATE_q ),
	.datad(!\mem_reg|registers[3][22]~DUPLICATE_q ),
	.datae(!\ins_mem|memory~20_combout ),
	.dataf(!\ins_mem|memory~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux41~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux41~8 .extended_lut = "off";
defparam \mem_reg|Mux41~8 .lut_mask = 64'h00000F0F555500FF;
defparam \mem_reg|Mux41~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y9_N21
cyclonev_lcell_comb \mem_reg|Mux41~7 (
// Equation(s):
// \mem_reg|Mux41~7_combout  = ( \ins_mem|memory~20_combout  & ( \ins_mem|memory~17_combout  & ( \mem_reg|registers[7][22]~q  ) ) ) # ( !\ins_mem|memory~20_combout  & ( \ins_mem|memory~17_combout  & ( \mem_reg|registers[5][22]~q  ) ) ) # ( 
// \ins_mem|memory~20_combout  & ( !\ins_mem|memory~17_combout  & ( \mem_reg|registers[6][22]~q  ) ) ) # ( !\ins_mem|memory~20_combout  & ( !\ins_mem|memory~17_combout  & ( \mem_reg|registers[4][22]~q  ) ) )

	.dataa(!\mem_reg|registers[6][22]~q ),
	.datab(!\mem_reg|registers[4][22]~q ),
	.datac(!\mem_reg|registers[5][22]~q ),
	.datad(!\mem_reg|registers[7][22]~q ),
	.datae(!\ins_mem|memory~20_combout ),
	.dataf(!\ins_mem|memory~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux41~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux41~7 .extended_lut = "off";
defparam \mem_reg|Mux41~7 .lut_mask = 64'h333355550F0F00FF;
defparam \mem_reg|Mux41~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y10_N1
dffeas \mem_reg|registers[11][22]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux9~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[11][22]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[11][22]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_reg|registers[11][22]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y10_N46
dffeas \mem_reg|registers[10][22]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux9~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[10][22]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[10][22]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_reg|registers[10][22]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y10_N55
dffeas \mem_reg|registers[8][22]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux9~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[8][22]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[8][22]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_reg|registers[8][22]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y8_N12
cyclonev_lcell_comb \mem_reg|Mux41~5 (
// Equation(s):
// \mem_reg|Mux41~5_combout  = ( \ins_mem|memory~17_combout  & ( \ins_mem|memory~20_combout  & ( \mem_reg|registers[11][22]~DUPLICATE_q  ) ) ) # ( !\ins_mem|memory~17_combout  & ( \ins_mem|memory~20_combout  & ( \mem_reg|registers[10][22]~DUPLICATE_q  ) ) ) 
// # ( \ins_mem|memory~17_combout  & ( !\ins_mem|memory~20_combout  & ( \mem_reg|registers[9][22]~DUPLICATE_q  ) ) ) # ( !\ins_mem|memory~17_combout  & ( !\ins_mem|memory~20_combout  & ( \mem_reg|registers[8][22]~DUPLICATE_q  ) ) )

	.dataa(!\mem_reg|registers[11][22]~DUPLICATE_q ),
	.datab(!\mem_reg|registers[10][22]~DUPLICATE_q ),
	.datac(!\mem_reg|registers[9][22]~DUPLICATE_q ),
	.datad(!\mem_reg|registers[8][22]~DUPLICATE_q ),
	.datae(!\ins_mem|memory~17_combout ),
	.dataf(!\ins_mem|memory~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux41~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux41~5 .extended_lut = "off";
defparam \mem_reg|Mux41~5 .lut_mask = 64'h00FF0F0F33335555;
defparam \mem_reg|Mux41~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y9_N36
cyclonev_lcell_comb \mem_reg|Mux41~9 (
// Equation(s):
// \mem_reg|Mux41~9_combout  = ( \mem_reg|Mux41~7_combout  & ( \mem_reg|Mux41~5_combout  & ( (!\ins_mem|memory~23_combout  & (((\ins_mem|memory~26_combout ) # (\mem_reg|Mux41~8_combout )))) # (\ins_mem|memory~23_combout  & (((!\ins_mem|memory~26_combout )) # 
// (\mem_reg|Mux41~6_combout ))) ) ) ) # ( !\mem_reg|Mux41~7_combout  & ( \mem_reg|Mux41~5_combout  & ( (!\ins_mem|memory~23_combout  & (((\ins_mem|memory~26_combout ) # (\mem_reg|Mux41~8_combout )))) # (\ins_mem|memory~23_combout  & 
// (\mem_reg|Mux41~6_combout  & ((\ins_mem|memory~26_combout )))) ) ) ) # ( \mem_reg|Mux41~7_combout  & ( !\mem_reg|Mux41~5_combout  & ( (!\ins_mem|memory~23_combout  & (((\mem_reg|Mux41~8_combout  & !\ins_mem|memory~26_combout )))) # 
// (\ins_mem|memory~23_combout  & (((!\ins_mem|memory~26_combout )) # (\mem_reg|Mux41~6_combout ))) ) ) ) # ( !\mem_reg|Mux41~7_combout  & ( !\mem_reg|Mux41~5_combout  & ( (!\ins_mem|memory~23_combout  & (((\mem_reg|Mux41~8_combout  & 
// !\ins_mem|memory~26_combout )))) # (\ins_mem|memory~23_combout  & (\mem_reg|Mux41~6_combout  & ((\ins_mem|memory~26_combout )))) ) ) )

	.dataa(!\ins_mem|memory~23_combout ),
	.datab(!\mem_reg|Mux41~6_combout ),
	.datac(!\mem_reg|Mux41~8_combout ),
	.datad(!\ins_mem|memory~26_combout ),
	.datae(!\mem_reg|Mux41~7_combout ),
	.dataf(!\mem_reg|Mux41~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux41~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux41~9 .extended_lut = "off";
defparam \mem_reg|Mux41~9 .lut_mask = 64'h0A115F110ABB5FBB;
defparam \mem_reg|Mux41~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y9_N0
cyclonev_lcell_comb \mem_reg|Mux41~10 (
// Equation(s):
// \mem_reg|Mux41~10_combout  = ( \mem_reg|Mux41~4_combout  & ( (\mem_reg|Mux41~9_combout ) # (\ins_mem|memory~7_combout ) ) ) # ( !\mem_reg|Mux41~4_combout  & ( (!\ins_mem|memory~7_combout  & \mem_reg|Mux41~9_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ins_mem|memory~7_combout ),
	.datad(!\mem_reg|Mux41~9_combout ),
	.datae(gnd),
	.dataf(!\mem_reg|Mux41~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux41~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux41~10 .extended_lut = "off";
defparam \mem_reg|Mux41~10 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \mem_reg|Mux41~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y9_N48
cyclonev_lcell_comb \muxWrite|Mux10~0 (
// Equation(s):
// \muxWrite|Mux10~0_combout  = ( \muxWrite|Mux16~1_combout  & ( \DataMem|ram_0|altsyncram_component|auto_generated|q_a [7] & ( (!\con_unit|rudata|out[0]~0_combout  & (((\DataMem|ram_1|altsyncram_component|auto_generated|q_a [7])))) # 
// (\con_unit|rudata|out[0]~0_combout  & (((!\ins_mem|instruction[13]~0_combout )) # (\DataMem|ram_2|altsyncram_component|auto_generated|q_a [5]))) ) ) ) # ( \muxWrite|Mux16~1_combout  & ( !\DataMem|ram_0|altsyncram_component|auto_generated|q_a [7] & ( 
// (!\con_unit|rudata|out[0]~0_combout  & (((\DataMem|ram_1|altsyncram_component|auto_generated|q_a [7])))) # (\con_unit|rudata|out[0]~0_combout  & (\DataMem|ram_2|altsyncram_component|auto_generated|q_a [5] & (\ins_mem|instruction[13]~0_combout ))) ) ) )

	.dataa(!\DataMem|ram_2|altsyncram_component|auto_generated|q_a [5]),
	.datab(!\ins_mem|instruction[13]~0_combout ),
	.datac(!\con_unit|rudata|out[0]~0_combout ),
	.datad(!\DataMem|ram_1|altsyncram_component|auto_generated|q_a [7]),
	.datae(!\muxWrite|Mux16~1_combout ),
	.dataf(!\DataMem|ram_0|altsyncram_component|auto_generated|q_a [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxWrite|Mux10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxWrite|Mux10~0 .extended_lut = "off";
defparam \muxWrite|Mux10~0 .lut_mask = 64'h000001F100000DFD;
defparam \muxWrite|Mux10~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y9_N12
cyclonev_lcell_comb \muxWrite|Mux10~1 (
// Equation(s):
// \muxWrite|Mux10~1_combout  = ( !\muxWrite|Mux0~0_combout  & ( ((!\muxWrite|Mux16~1_combout  & (((\alu|Mux14~0_combout  & \alu|Add0~81_sumout )) # (\alu|Mux10~0_combout )))) # (\muxWrite|Mux10~0_combout ) ) ) # ( \muxWrite|Mux0~0_combout  & ( 
// (((\adder|Add0~81_sumout  & (!\muxWrite|Mux16~1_combout )))) # (\muxWrite|Mux10~0_combout ) ) )

	.dataa(!\muxWrite|Mux10~0_combout ),
	.datab(!\alu|Mux10~0_combout ),
	.datac(!\adder|Add0~81_sumout ),
	.datad(!\muxWrite|Mux16~1_combout ),
	.datae(!\muxWrite|Mux0~0_combout ),
	.dataf(!\alu|Add0~81_sumout ),
	.datag(!\alu|Mux14~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxWrite|Mux10~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxWrite|Mux10~1 .extended_lut = "on";
defparam \muxWrite|Mux10~1 .lut_mask = 64'h77555F557F555F55;
defparam \muxWrite|Mux10~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y12_N13
dffeas \mem_reg|registers[13][21]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux10~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[13][21]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[13][21]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_reg|registers[13][21]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y12_N1
dffeas \mem_reg|registers[14][21]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux10~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[14][21]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[14][21]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_reg|registers[14][21]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y13_N1
dffeas \mem_reg|registers[15][21]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux10~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[15][21]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[15][21]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_reg|registers[15][21]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y9_N21
cyclonev_lcell_comb \mem_reg|Mux42~6 (
// Equation(s):
// \mem_reg|Mux42~6_combout  = ( \mem_reg|registers[15][21]~DUPLICATE_q  & ( \ins_mem|memory~17_combout  & ( (\ins_mem|memory~20_combout ) # (\mem_reg|registers[13][21]~DUPLICATE_q ) ) ) ) # ( !\mem_reg|registers[15][21]~DUPLICATE_q  & ( 
// \ins_mem|memory~17_combout  & ( (\mem_reg|registers[13][21]~DUPLICATE_q  & !\ins_mem|memory~20_combout ) ) ) ) # ( \mem_reg|registers[15][21]~DUPLICATE_q  & ( !\ins_mem|memory~17_combout  & ( (!\ins_mem|memory~20_combout  & (\mem_reg|registers[12][21]~q 
// )) # (\ins_mem|memory~20_combout  & ((\mem_reg|registers[14][21]~DUPLICATE_q ))) ) ) ) # ( !\mem_reg|registers[15][21]~DUPLICATE_q  & ( !\ins_mem|memory~17_combout  & ( (!\ins_mem|memory~20_combout  & (\mem_reg|registers[12][21]~q )) # 
// (\ins_mem|memory~20_combout  & ((\mem_reg|registers[14][21]~DUPLICATE_q ))) ) ) )

	.dataa(!\mem_reg|registers[13][21]~DUPLICATE_q ),
	.datab(!\mem_reg|registers[12][21]~q ),
	.datac(!\ins_mem|memory~20_combout ),
	.datad(!\mem_reg|registers[14][21]~DUPLICATE_q ),
	.datae(!\mem_reg|registers[15][21]~DUPLICATE_q ),
	.dataf(!\ins_mem|memory~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux42~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux42~6 .extended_lut = "off";
defparam \mem_reg|Mux42~6 .lut_mask = 64'h303F303F50505F5F;
defparam \mem_reg|Mux42~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y9_N32
dffeas \mem_reg|registers[5][21]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux10~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[5][21]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[5][21]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_reg|registers[5][21]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y9_N9
cyclonev_lcell_comb \mem_reg|Mux42~7 (
// Equation(s):
// \mem_reg|Mux42~7_combout  = ( \mem_reg|registers[7][21]~q  & ( \ins_mem|memory~17_combout  & ( (\ins_mem|memory~20_combout ) # (\mem_reg|registers[5][21]~DUPLICATE_q ) ) ) ) # ( !\mem_reg|registers[7][21]~q  & ( \ins_mem|memory~17_combout  & ( 
// (\mem_reg|registers[5][21]~DUPLICATE_q  & !\ins_mem|memory~20_combout ) ) ) ) # ( \mem_reg|registers[7][21]~q  & ( !\ins_mem|memory~17_combout  & ( (!\ins_mem|memory~20_combout  & (\mem_reg|registers[4][21]~q )) # (\ins_mem|memory~20_combout  & 
// ((\mem_reg|registers[6][21]~DUPLICATE_q ))) ) ) ) # ( !\mem_reg|registers[7][21]~q  & ( !\ins_mem|memory~17_combout  & ( (!\ins_mem|memory~20_combout  & (\mem_reg|registers[4][21]~q )) # (\ins_mem|memory~20_combout  & 
// ((\mem_reg|registers[6][21]~DUPLICATE_q ))) ) ) )

	.dataa(!\mem_reg|registers[4][21]~q ),
	.datab(!\mem_reg|registers[5][21]~DUPLICATE_q ),
	.datac(!\ins_mem|memory~20_combout ),
	.datad(!\mem_reg|registers[6][21]~DUPLICATE_q ),
	.datae(!\mem_reg|registers[7][21]~q ),
	.dataf(!\ins_mem|memory~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux42~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux42~7 .extended_lut = "off";
defparam \mem_reg|Mux42~7 .lut_mask = 64'h505F505F30303F3F;
defparam \mem_reg|Mux42~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y9_N26
dffeas \mem_reg|registers[11][21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux10~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[11][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[11][21] .is_wysiwyg = "true";
defparam \mem_reg|registers[11][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y12_N25
dffeas \mem_reg|registers[9][21]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux10~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[9][21]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[9][21]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_reg|registers[9][21]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y9_N27
cyclonev_lcell_comb \mem_reg|Mux42~5 (
// Equation(s):
// \mem_reg|Mux42~5_combout  = ( \ins_mem|memory~20_combout  & ( \ins_mem|memory~17_combout  & ( \mem_reg|registers[11][21]~q  ) ) ) # ( !\ins_mem|memory~20_combout  & ( \ins_mem|memory~17_combout  & ( \mem_reg|registers[9][21]~DUPLICATE_q  ) ) ) # ( 
// \ins_mem|memory~20_combout  & ( !\ins_mem|memory~17_combout  & ( \mem_reg|registers[10][21]~q  ) ) ) # ( !\ins_mem|memory~20_combout  & ( !\ins_mem|memory~17_combout  & ( \mem_reg|registers[8][21]~q  ) ) )

	.dataa(!\mem_reg|registers[11][21]~q ),
	.datab(!\mem_reg|registers[9][21]~DUPLICATE_q ),
	.datac(!\mem_reg|registers[10][21]~q ),
	.datad(!\mem_reg|registers[8][21]~q ),
	.datae(!\ins_mem|memory~20_combout ),
	.dataf(!\ins_mem|memory~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux42~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux42~5 .extended_lut = "off";
defparam \mem_reg|Mux42~5 .lut_mask = 64'h00FF0F0F33335555;
defparam \mem_reg|Mux42~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y13_N17
dffeas \mem_reg|registers[3][21]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux10~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[3][21]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[3][21]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_reg|registers[3][21]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y13_N57
cyclonev_lcell_comb \mem_reg|Mux42~8 (
// Equation(s):
// \mem_reg|Mux42~8_combout  = ( \ins_mem|memory~20_combout  & ( \ins_mem|memory~17_combout  & ( \mem_reg|registers[3][21]~DUPLICATE_q  ) ) ) # ( !\ins_mem|memory~20_combout  & ( \ins_mem|memory~17_combout  & ( \mem_reg|registers[1][21]~q  ) ) ) # ( 
// \ins_mem|memory~20_combout  & ( !\ins_mem|memory~17_combout  & ( \mem_reg|registers[2][21]~q  ) ) )

	.dataa(!\mem_reg|registers[1][21]~q ),
	.datab(!\mem_reg|registers[2][21]~q ),
	.datac(!\mem_reg|registers[3][21]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\ins_mem|memory~20_combout ),
	.dataf(!\ins_mem|memory~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux42~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux42~8 .extended_lut = "off";
defparam \mem_reg|Mux42~8 .lut_mask = 64'h0000333355550F0F;
defparam \mem_reg|Mux42~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y9_N51
cyclonev_lcell_comb \mem_reg|Mux42~9 (
// Equation(s):
// \mem_reg|Mux42~9_combout  = ( \mem_reg|Mux42~5_combout  & ( \mem_reg|Mux42~8_combout  & ( (!\ins_mem|memory~23_combout ) # ((!\ins_mem|memory~26_combout  & ((\mem_reg|Mux42~7_combout ))) # (\ins_mem|memory~26_combout  & (\mem_reg|Mux42~6_combout ))) ) ) ) 
// # ( !\mem_reg|Mux42~5_combout  & ( \mem_reg|Mux42~8_combout  & ( (!\ins_mem|memory~26_combout  & (((!\ins_mem|memory~23_combout ) # (\mem_reg|Mux42~7_combout )))) # (\ins_mem|memory~26_combout  & (\mem_reg|Mux42~6_combout  & ((\ins_mem|memory~23_combout 
// )))) ) ) ) # ( \mem_reg|Mux42~5_combout  & ( !\mem_reg|Mux42~8_combout  & ( (!\ins_mem|memory~26_combout  & (((\mem_reg|Mux42~7_combout  & \ins_mem|memory~23_combout )))) # (\ins_mem|memory~26_combout  & (((!\ins_mem|memory~23_combout )) # 
// (\mem_reg|Mux42~6_combout ))) ) ) ) # ( !\mem_reg|Mux42~5_combout  & ( !\mem_reg|Mux42~8_combout  & ( (\ins_mem|memory~23_combout  & ((!\ins_mem|memory~26_combout  & ((\mem_reg|Mux42~7_combout ))) # (\ins_mem|memory~26_combout  & (\mem_reg|Mux42~6_combout 
// )))) ) ) )

	.dataa(!\mem_reg|Mux42~6_combout ),
	.datab(!\mem_reg|Mux42~7_combout ),
	.datac(!\ins_mem|memory~26_combout ),
	.datad(!\ins_mem|memory~23_combout ),
	.datae(!\mem_reg|Mux42~5_combout ),
	.dataf(!\mem_reg|Mux42~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux42~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux42~9 .extended_lut = "off";
defparam \mem_reg|Mux42~9 .lut_mask = 64'h00350F35F035FF35;
defparam \mem_reg|Mux42~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y9_N42
cyclonev_lcell_comb \mem_reg|Mux42~10 (
// Equation(s):
// \mem_reg|Mux42~10_combout  = ( \mem_reg|Mux42~4_combout  & ( (\mem_reg|Mux42~9_combout ) # (\ins_mem|memory~7_combout ) ) ) # ( !\mem_reg|Mux42~4_combout  & ( (!\ins_mem|memory~7_combout  & \mem_reg|Mux42~9_combout ) ) )

	.dataa(!\ins_mem|memory~7_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\mem_reg|Mux42~9_combout ),
	.datae(gnd),
	.dataf(!\mem_reg|Mux42~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux42~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux42~10 .extended_lut = "off";
defparam \mem_reg|Mux42~10 .lut_mask = 64'h00AA00AA55FF55FF;
defparam \mem_reg|Mux42~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y12_N51
cyclonev_lcell_comb \muxWrite|Mux11~0 (
// Equation(s):
// \muxWrite|Mux11~0_combout  = ( \DataMem|ram_1|altsyncram_component|auto_generated|q_a [7] & ( \DataMem|ram_2|altsyncram_component|auto_generated|q_a [4] & ( (\muxWrite|Mux16~1_combout  & ((!\con_unit|rudata|out[0]~0_combout ) # 
// ((\ins_mem|instruction[13]~0_combout ) # (\DataMem|ram_0|altsyncram_component|auto_generated|q_a [7])))) ) ) ) # ( !\DataMem|ram_1|altsyncram_component|auto_generated|q_a [7] & ( \DataMem|ram_2|altsyncram_component|auto_generated|q_a [4] & ( 
// (\con_unit|rudata|out[0]~0_combout  & (\muxWrite|Mux16~1_combout  & ((\ins_mem|instruction[13]~0_combout ) # (\DataMem|ram_0|altsyncram_component|auto_generated|q_a [7])))) ) ) ) # ( \DataMem|ram_1|altsyncram_component|auto_generated|q_a [7] & ( 
// !\DataMem|ram_2|altsyncram_component|auto_generated|q_a [4] & ( (\muxWrite|Mux16~1_combout  & ((!\con_unit|rudata|out[0]~0_combout ) # ((\DataMem|ram_0|altsyncram_component|auto_generated|q_a [7] & !\ins_mem|instruction[13]~0_combout )))) ) ) ) # ( 
// !\DataMem|ram_1|altsyncram_component|auto_generated|q_a [7] & ( !\DataMem|ram_2|altsyncram_component|auto_generated|q_a [4] & ( (\con_unit|rudata|out[0]~0_combout  & (\muxWrite|Mux16~1_combout  & (\DataMem|ram_0|altsyncram_component|auto_generated|q_a [7] 
// & !\ins_mem|instruction[13]~0_combout ))) ) ) )

	.dataa(!\con_unit|rudata|out[0]~0_combout ),
	.datab(!\muxWrite|Mux16~1_combout ),
	.datac(!\DataMem|ram_0|altsyncram_component|auto_generated|q_a [7]),
	.datad(!\ins_mem|instruction[13]~0_combout ),
	.datae(!\DataMem|ram_1|altsyncram_component|auto_generated|q_a [7]),
	.dataf(!\DataMem|ram_2|altsyncram_component|auto_generated|q_a [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxWrite|Mux11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxWrite|Mux11~0 .extended_lut = "off";
defparam \muxWrite|Mux11~0 .lut_mask = 64'h0100232201112333;
defparam \muxWrite|Mux11~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y9_N42
cyclonev_lcell_comb \muxWrite|Mux11~1 (
// Equation(s):
// \muxWrite|Mux11~1_combout  = ( !\muxWrite|Mux0~0_combout  & ( ((!\muxWrite|Mux16~1_combout  & (((\alu|Mux14~0_combout  & \alu|Add0~85_sumout )) # (\alu|Mux11~0_combout )))) # (\muxWrite|Mux11~0_combout ) ) ) # ( \muxWrite|Mux0~0_combout  & ( 
// ((!\muxWrite|Mux16~1_combout  & (\adder|Add0~85_sumout ))) # (\muxWrite|Mux11~0_combout ) ) )

	.dataa(!\muxWrite|Mux16~1_combout ),
	.datab(!\muxWrite|Mux11~0_combout ),
	.datac(!\adder|Add0~85_sumout ),
	.datad(!\alu|Mux11~0_combout ),
	.datae(!\muxWrite|Mux0~0_combout ),
	.dataf(!\alu|Add0~85_sumout ),
	.datag(!\alu|Mux14~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxWrite|Mux11~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxWrite|Mux11~1 .extended_lut = "on";
defparam \muxWrite|Mux11~1 .lut_mask = 64'h33BB3B3B3BBB3B3B;
defparam \muxWrite|Mux11~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y11_N53
dffeas \mem_reg|registers[14][20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux11~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[14][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[14][20] .is_wysiwyg = "true";
defparam \mem_reg|registers[14][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y14_N37
dffeas \mem_reg|registers[15][20]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux11~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[15][20]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[15][20]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_reg|registers[15][20]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y11_N11
dffeas \mem_reg|registers[13][20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux11~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[13][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[13][20] .is_wysiwyg = "true";
defparam \mem_reg|registers[13][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y11_N27
cyclonev_lcell_comb \mem_reg|Mux43~6 (
// Equation(s):
// \mem_reg|Mux43~6_combout  = ( \ins_mem|memory~20_combout  & ( \ins_mem|memory~17_combout  & ( \mem_reg|registers[15][20]~DUPLICATE_q  ) ) ) # ( !\ins_mem|memory~20_combout  & ( \ins_mem|memory~17_combout  & ( \mem_reg|registers[13][20]~q  ) ) ) # ( 
// \ins_mem|memory~20_combout  & ( !\ins_mem|memory~17_combout  & ( \mem_reg|registers[14][20]~q  ) ) ) # ( !\ins_mem|memory~20_combout  & ( !\ins_mem|memory~17_combout  & ( \mem_reg|registers[12][20]~q  ) ) )

	.dataa(!\mem_reg|registers[14][20]~q ),
	.datab(!\mem_reg|registers[15][20]~DUPLICATE_q ),
	.datac(!\mem_reg|registers[13][20]~q ),
	.datad(!\mem_reg|registers[12][20]~q ),
	.datae(!\ins_mem|memory~20_combout ),
	.dataf(!\ins_mem|memory~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux43~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux43~6 .extended_lut = "off";
defparam \mem_reg|Mux43~6 .lut_mask = 64'h00FF55550F0F3333;
defparam \mem_reg|Mux43~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y14_N43
dffeas \mem_reg|registers[6][20]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_reg|registers[6][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[6][20]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[6][20]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_reg|registers[6][20]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y14_N49
dffeas \mem_reg|registers[7][20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux11~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[7][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[7][20] .is_wysiwyg = "true";
defparam \mem_reg|registers[7][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y11_N30
cyclonev_lcell_comb \mem_reg|Mux43~7 (
// Equation(s):
// \mem_reg|Mux43~7_combout  = ( \ins_mem|memory~20_combout  & ( \mem_reg|registers[5][20]~DUPLICATE_q  & ( (!\ins_mem|memory~17_combout  & (\mem_reg|registers[6][20]~DUPLICATE_q )) # (\ins_mem|memory~17_combout  & ((\mem_reg|registers[7][20]~q ))) ) ) ) # ( 
// !\ins_mem|memory~20_combout  & ( \mem_reg|registers[5][20]~DUPLICATE_q  & ( (\ins_mem|memory~17_combout ) # (\mem_reg|registers[4][20]~q ) ) ) ) # ( \ins_mem|memory~20_combout  & ( !\mem_reg|registers[5][20]~DUPLICATE_q  & ( (!\ins_mem|memory~17_combout  
// & (\mem_reg|registers[6][20]~DUPLICATE_q )) # (\ins_mem|memory~17_combout  & ((\mem_reg|registers[7][20]~q ))) ) ) ) # ( !\ins_mem|memory~20_combout  & ( !\mem_reg|registers[5][20]~DUPLICATE_q  & ( (\mem_reg|registers[4][20]~q  & 
// !\ins_mem|memory~17_combout ) ) ) )

	.dataa(!\mem_reg|registers[4][20]~q ),
	.datab(!\mem_reg|registers[6][20]~DUPLICATE_q ),
	.datac(!\ins_mem|memory~17_combout ),
	.datad(!\mem_reg|registers[7][20]~q ),
	.datae(!\ins_mem|memory~20_combout ),
	.dataf(!\mem_reg|registers[5][20]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux43~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux43~7 .extended_lut = "off";
defparam \mem_reg|Mux43~7 .lut_mask = 64'h5050303F5F5F303F;
defparam \mem_reg|Mux43~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y13_N12
cyclonev_lcell_comb \mem_reg|Mux43~8 (
// Equation(s):
// \mem_reg|Mux43~8_combout  = ( \ins_mem|memory~20_combout  & ( (!\ins_mem|memory~17_combout  & ((\mem_reg|registers[2][20]~q ))) # (\ins_mem|memory~17_combout  & (\mem_reg|registers[3][20]~q )) ) ) # ( !\ins_mem|memory~20_combout  & ( 
// (\mem_reg|registers[1][20]~q  & \ins_mem|memory~17_combout ) ) )

	.dataa(!\mem_reg|registers[3][20]~q ),
	.datab(!\mem_reg|registers[1][20]~q ),
	.datac(!\mem_reg|registers[2][20]~q ),
	.datad(!\ins_mem|memory~17_combout ),
	.datae(gnd),
	.dataf(!\ins_mem|memory~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux43~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux43~8 .extended_lut = "off";
defparam \mem_reg|Mux43~8 .lut_mask = 64'h003300330F550F55;
defparam \mem_reg|Mux43~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y11_N29
dffeas \mem_reg|registers[8][20]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux11~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[8][20]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[8][20]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_reg|registers[8][20]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y11_N37
dffeas \mem_reg|registers[10][20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux11~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[10][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[10][20] .is_wysiwyg = "true";
defparam \mem_reg|registers[10][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y11_N39
cyclonev_lcell_comb \mem_reg|Mux43~5 (
// Equation(s):
// \mem_reg|Mux43~5_combout  = ( \ins_mem|memory~20_combout  & ( \ins_mem|memory~17_combout  & ( \mem_reg|registers[11][20]~q  ) ) ) # ( !\ins_mem|memory~20_combout  & ( \ins_mem|memory~17_combout  & ( \mem_reg|registers[9][20]~q  ) ) ) # ( 
// \ins_mem|memory~20_combout  & ( !\ins_mem|memory~17_combout  & ( \mem_reg|registers[10][20]~q  ) ) ) # ( !\ins_mem|memory~20_combout  & ( !\ins_mem|memory~17_combout  & ( \mem_reg|registers[8][20]~DUPLICATE_q  ) ) )

	.dataa(!\mem_reg|registers[8][20]~DUPLICATE_q ),
	.datab(!\mem_reg|registers[9][20]~q ),
	.datac(!\mem_reg|registers[10][20]~q ),
	.datad(!\mem_reg|registers[11][20]~q ),
	.datae(!\ins_mem|memory~20_combout ),
	.dataf(!\ins_mem|memory~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux43~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux43~5 .extended_lut = "off";
defparam \mem_reg|Mux43~5 .lut_mask = 64'h55550F0F333300FF;
defparam \mem_reg|Mux43~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y11_N48
cyclonev_lcell_comb \mem_reg|Mux43~9 (
// Equation(s):
// \mem_reg|Mux43~9_combout  = ( \mem_reg|Mux43~8_combout  & ( \mem_reg|Mux43~5_combout  & ( (!\ins_mem|memory~23_combout ) # ((!\ins_mem|memory~26_combout  & ((\mem_reg|Mux43~7_combout ))) # (\ins_mem|memory~26_combout  & (\mem_reg|Mux43~6_combout ))) ) ) ) 
// # ( !\mem_reg|Mux43~8_combout  & ( \mem_reg|Mux43~5_combout  & ( (!\ins_mem|memory~26_combout  & (((\mem_reg|Mux43~7_combout  & \ins_mem|memory~23_combout )))) # (\ins_mem|memory~26_combout  & (((!\ins_mem|memory~23_combout )) # (\mem_reg|Mux43~6_combout 
// ))) ) ) ) # ( \mem_reg|Mux43~8_combout  & ( !\mem_reg|Mux43~5_combout  & ( (!\ins_mem|memory~26_combout  & (((!\ins_mem|memory~23_combout ) # (\mem_reg|Mux43~7_combout )))) # (\ins_mem|memory~26_combout  & (\mem_reg|Mux43~6_combout  & 
// ((\ins_mem|memory~23_combout )))) ) ) ) # ( !\mem_reg|Mux43~8_combout  & ( !\mem_reg|Mux43~5_combout  & ( (\ins_mem|memory~23_combout  & ((!\ins_mem|memory~26_combout  & ((\mem_reg|Mux43~7_combout ))) # (\ins_mem|memory~26_combout  & 
// (\mem_reg|Mux43~6_combout )))) ) ) )

	.dataa(!\mem_reg|Mux43~6_combout ),
	.datab(!\mem_reg|Mux43~7_combout ),
	.datac(!\ins_mem|memory~26_combout ),
	.datad(!\ins_mem|memory~23_combout ),
	.datae(!\mem_reg|Mux43~8_combout ),
	.dataf(!\mem_reg|Mux43~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux43~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux43~9 .extended_lut = "off";
defparam \mem_reg|Mux43~9 .lut_mask = 64'h0035F0350F35FF35;
defparam \mem_reg|Mux43~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y13_N18
cyclonev_lcell_comb \mem_reg|Mux43~10 (
// Equation(s):
// \mem_reg|Mux43~10_combout  = ( \mem_reg|Mux43~4_combout  & ( (\mem_reg|Mux43~9_combout ) # (\ins_mem|memory~7_combout ) ) ) # ( !\mem_reg|Mux43~4_combout  & ( (!\ins_mem|memory~7_combout  & \mem_reg|Mux43~9_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ins_mem|memory~7_combout ),
	.datad(!\mem_reg|Mux43~9_combout ),
	.datae(gnd),
	.dataf(!\mem_reg|Mux43~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux43~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux43~10 .extended_lut = "off";
defparam \mem_reg|Mux43~10 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \mem_reg|Mux43~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y11_N12
cyclonev_lcell_comb \muxWrite|Mux17~0 (
// Equation(s):
// \muxWrite|Mux17~0_combout  = ( \muxWrite|Mux19~1_combout  & ( (!\muxWrite|Mux16~2_combout  & (\muxWrite|Mux16~3_combout  & ((\DataMem|ram_0|altsyncram_component|auto_generated|q_a [7])))) # (\muxWrite|Mux16~2_combout  & (((\muxWrite|Mux16~3_combout  & 
// \DataMem|ram_0|altsyncram_component|auto_generated|q_a [7])) # (\adder|Add0~61_sumout ))) ) ) # ( !\muxWrite|Mux19~1_combout  & ( (\muxWrite|Mux16~2_combout  & \adder|Add0~61_sumout ) ) )

	.dataa(!\muxWrite|Mux16~2_combout ),
	.datab(!\muxWrite|Mux16~3_combout ),
	.datac(!\adder|Add0~61_sumout ),
	.datad(!\DataMem|ram_0|altsyncram_component|auto_generated|q_a [7]),
	.datae(gnd),
	.dataf(!\muxWrite|Mux19~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxWrite|Mux17~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxWrite|Mux17~0 .extended_lut = "off";
defparam \muxWrite|Mux17~0 .lut_mask = 64'h0505050505370537;
defparam \muxWrite|Mux17~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y11_N30
cyclonev_lcell_comb \muxWrite|Mux17~1 (
// Equation(s):
// \muxWrite|Mux17~1_combout  = ( \alu|Mux17~0_combout  & ( (((\muxWrite|Mux19~0_combout  & \DataMem|ram_1|altsyncram_component|auto_generated|q_a [6])) # (\muxWrite|Mux17~0_combout )) # (\muxWrite|Mux19~2_combout ) ) ) # ( !\alu|Mux17~0_combout  & ( 
// ((\muxWrite|Mux19~0_combout  & \DataMem|ram_1|altsyncram_component|auto_generated|q_a [6])) # (\muxWrite|Mux17~0_combout ) ) )

	.dataa(!\muxWrite|Mux19~2_combout ),
	.datab(!\muxWrite|Mux19~0_combout ),
	.datac(!\DataMem|ram_1|altsyncram_component|auto_generated|q_a [6]),
	.datad(!\muxWrite|Mux17~0_combout ),
	.datae(gnd),
	.dataf(!\alu|Mux17~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxWrite|Mux17~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxWrite|Mux17~1 .extended_lut = "off";
defparam \muxWrite|Mux17~1 .lut_mask = 64'h03FF03FF57FF57FF;
defparam \muxWrite|Mux17~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y14_N56
dffeas \mem_reg|registers[16][14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux17~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[16][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[16][14] .is_wysiwyg = "true";
defparam \mem_reg|registers[16][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y10_N14
dffeas \mem_reg|registers[24][14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux17~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[24][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[24][14] .is_wysiwyg = "true";
defparam \mem_reg|registers[24][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y14_N52
dffeas \mem_reg|registers[20][14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux17~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[20][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[20][14] .is_wysiwyg = "true";
defparam \mem_reg|registers[20][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y14_N8
dffeas \mem_reg|registers[28][14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux17~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[28][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[28][14] .is_wysiwyg = "true";
defparam \mem_reg|registers[28][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y14_N6
cyclonev_lcell_comb \mem_reg|Mux49~0 (
// Equation(s):
// \mem_reg|Mux49~0_combout  = ( \mem_reg|registers[28][14]~q  & ( \ins_mem|memory~23_combout  & ( (\mem_reg|registers[20][14]~q ) # (\ins_mem|memory~26_combout ) ) ) ) # ( !\mem_reg|registers[28][14]~q  & ( \ins_mem|memory~23_combout  & ( 
// (!\ins_mem|memory~26_combout  & \mem_reg|registers[20][14]~q ) ) ) ) # ( \mem_reg|registers[28][14]~q  & ( !\ins_mem|memory~23_combout  & ( (!\ins_mem|memory~26_combout  & (\mem_reg|registers[16][14]~q )) # (\ins_mem|memory~26_combout  & 
// ((\mem_reg|registers[24][14]~q ))) ) ) ) # ( !\mem_reg|registers[28][14]~q  & ( !\ins_mem|memory~23_combout  & ( (!\ins_mem|memory~26_combout  & (\mem_reg|registers[16][14]~q )) # (\ins_mem|memory~26_combout  & ((\mem_reg|registers[24][14]~q ))) ) ) )

	.dataa(!\mem_reg|registers[16][14]~q ),
	.datab(!\mem_reg|registers[24][14]~q ),
	.datac(!\ins_mem|memory~26_combout ),
	.datad(!\mem_reg|registers[20][14]~q ),
	.datae(!\mem_reg|registers[28][14]~q ),
	.dataf(!\ins_mem|memory~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux49~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux49~0 .extended_lut = "off";
defparam \mem_reg|Mux49~0 .lut_mask = 64'h5353535300F00FFF;
defparam \mem_reg|Mux49~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y11_N32
dffeas \mem_reg|registers[30][14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\muxWrite|Mux17~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[30][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[30][14] .is_wysiwyg = "true";
defparam \mem_reg|registers[30][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y5_N52
dffeas \mem_reg|registers[22][14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux17~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[22][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[22][14] .is_wysiwyg = "true";
defparam \mem_reg|registers[22][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y5_N1
dffeas \mem_reg|registers[26][14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux17~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[26][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[26][14] .is_wysiwyg = "true";
defparam \mem_reg|registers[26][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y10_N32
dffeas \mem_reg|registers[18][14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux17~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[18][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[18][14] .is_wysiwyg = "true";
defparam \mem_reg|registers[18][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y14_N36
cyclonev_lcell_comb \mem_reg|Mux49~2 (
// Equation(s):
// \mem_reg|Mux49~2_combout  = ( \ins_mem|memory~26_combout  & ( \ins_mem|memory~23_combout  & ( \mem_reg|registers[30][14]~q  ) ) ) # ( !\ins_mem|memory~26_combout  & ( \ins_mem|memory~23_combout  & ( \mem_reg|registers[22][14]~q  ) ) ) # ( 
// \ins_mem|memory~26_combout  & ( !\ins_mem|memory~23_combout  & ( \mem_reg|registers[26][14]~q  ) ) ) # ( !\ins_mem|memory~26_combout  & ( !\ins_mem|memory~23_combout  & ( \mem_reg|registers[18][14]~q  ) ) )

	.dataa(!\mem_reg|registers[30][14]~q ),
	.datab(!\mem_reg|registers[22][14]~q ),
	.datac(!\mem_reg|registers[26][14]~q ),
	.datad(!\mem_reg|registers[18][14]~q ),
	.datae(!\ins_mem|memory~26_combout ),
	.dataf(!\ins_mem|memory~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux49~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux49~2 .extended_lut = "off";
defparam \mem_reg|Mux49~2 .lut_mask = 64'h00FF0F0F33335555;
defparam \mem_reg|Mux49~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y7_N20
dffeas \mem_reg|registers[27][14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux17~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[27][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[27][14] .is_wysiwyg = "true";
defparam \mem_reg|registers[27][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y10_N22
dffeas \mem_reg|registers[19][14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux17~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[19][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[19][14] .is_wysiwyg = "true";
defparam \mem_reg|registers[19][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y11_N2
dffeas \mem_reg|registers[31][14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux17~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[31][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[31][14] .is_wysiwyg = "true";
defparam \mem_reg|registers[31][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y7_N49
dffeas \mem_reg|registers[23][14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux17~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[23][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[23][14] .is_wysiwyg = "true";
defparam \mem_reg|registers[23][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y7_N36
cyclonev_lcell_comb \mem_reg|Mux49~3 (
// Equation(s):
// \mem_reg|Mux49~3_combout  = ( \ins_mem|memory~23_combout  & ( \ins_mem|memory~26_combout  & ( \mem_reg|registers[31][14]~q  ) ) ) # ( !\ins_mem|memory~23_combout  & ( \ins_mem|memory~26_combout  & ( \mem_reg|registers[27][14]~q  ) ) ) # ( 
// \ins_mem|memory~23_combout  & ( !\ins_mem|memory~26_combout  & ( \mem_reg|registers[23][14]~q  ) ) ) # ( !\ins_mem|memory~23_combout  & ( !\ins_mem|memory~26_combout  & ( \mem_reg|registers[19][14]~q  ) ) )

	.dataa(!\mem_reg|registers[27][14]~q ),
	.datab(!\mem_reg|registers[19][14]~q ),
	.datac(!\mem_reg|registers[31][14]~q ),
	.datad(!\mem_reg|registers[23][14]~q ),
	.datae(!\ins_mem|memory~23_combout ),
	.dataf(!\ins_mem|memory~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux49~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux49~3 .extended_lut = "off";
defparam \mem_reg|Mux49~3 .lut_mask = 64'h333300FF55550F0F;
defparam \mem_reg|Mux49~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y7_N1
dffeas \mem_reg|registers[25][14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux17~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[25][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[25][14] .is_wysiwyg = "true";
defparam \mem_reg|registers[25][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y4_N12
cyclonev_lcell_comb \mem_reg|registers[17][14]~feeder (
// Equation(s):
// \mem_reg|registers[17][14]~feeder_combout  = ( \muxWrite|Mux17~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\muxWrite|Mux17~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|registers[17][14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|registers[17][14]~feeder .extended_lut = "off";
defparam \mem_reg|registers[17][14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mem_reg|registers[17][14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y4_N13
dffeas \mem_reg|registers[17][14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_reg|registers[17][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[17][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[17][14] .is_wysiwyg = "true";
defparam \mem_reg|registers[17][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y4_N42
cyclonev_lcell_comb \mem_reg|registers[21][14]~feeder (
// Equation(s):
// \mem_reg|registers[21][14]~feeder_combout  = ( \muxWrite|Mux17~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\muxWrite|Mux17~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|registers[21][14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|registers[21][14]~feeder .extended_lut = "off";
defparam \mem_reg|registers[21][14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mem_reg|registers[21][14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y4_N43
dffeas \mem_reg|registers[21][14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_reg|registers[21][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[21][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[21][14] .is_wysiwyg = "true";
defparam \mem_reg|registers[21][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y8_N50
dffeas \mem_reg|registers[29][14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux17~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[29][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[29][14] .is_wysiwyg = "true";
defparam \mem_reg|registers[29][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y8_N51
cyclonev_lcell_comb \mem_reg|Mux49~1 (
// Equation(s):
// \mem_reg|Mux49~1_combout  = ( \ins_mem|memory~26_combout  & ( \ins_mem|memory~23_combout  & ( \mem_reg|registers[29][14]~q  ) ) ) # ( !\ins_mem|memory~26_combout  & ( \ins_mem|memory~23_combout  & ( \mem_reg|registers[21][14]~q  ) ) ) # ( 
// \ins_mem|memory~26_combout  & ( !\ins_mem|memory~23_combout  & ( \mem_reg|registers[25][14]~q  ) ) ) # ( !\ins_mem|memory~26_combout  & ( !\ins_mem|memory~23_combout  & ( \mem_reg|registers[17][14]~q  ) ) )

	.dataa(!\mem_reg|registers[25][14]~q ),
	.datab(!\mem_reg|registers[17][14]~q ),
	.datac(!\mem_reg|registers[21][14]~q ),
	.datad(!\mem_reg|registers[29][14]~q ),
	.datae(!\ins_mem|memory~26_combout ),
	.dataf(!\ins_mem|memory~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux49~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux49~1 .extended_lut = "off";
defparam \mem_reg|Mux49~1 .lut_mask = 64'h333355550F0F00FF;
defparam \mem_reg|Mux49~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y14_N21
cyclonev_lcell_comb \mem_reg|Mux49~4 (
// Equation(s):
// \mem_reg|Mux49~4_combout  = ( \mem_reg|Mux49~3_combout  & ( \mem_reg|Mux49~1_combout  & ( ((!\ins_mem|memory~20_combout  & (\mem_reg|Mux49~0_combout )) # (\ins_mem|memory~20_combout  & ((\mem_reg|Mux49~2_combout )))) # (\ins_mem|memory~17_combout ) ) ) ) 
// # ( !\mem_reg|Mux49~3_combout  & ( \mem_reg|Mux49~1_combout  & ( (!\ins_mem|memory~17_combout  & ((!\ins_mem|memory~20_combout  & (\mem_reg|Mux49~0_combout )) # (\ins_mem|memory~20_combout  & ((\mem_reg|Mux49~2_combout ))))) # (\ins_mem|memory~17_combout  
// & (!\ins_mem|memory~20_combout )) ) ) ) # ( \mem_reg|Mux49~3_combout  & ( !\mem_reg|Mux49~1_combout  & ( (!\ins_mem|memory~17_combout  & ((!\ins_mem|memory~20_combout  & (\mem_reg|Mux49~0_combout )) # (\ins_mem|memory~20_combout  & 
// ((\mem_reg|Mux49~2_combout ))))) # (\ins_mem|memory~17_combout  & (\ins_mem|memory~20_combout )) ) ) ) # ( !\mem_reg|Mux49~3_combout  & ( !\mem_reg|Mux49~1_combout  & ( (!\ins_mem|memory~17_combout  & ((!\ins_mem|memory~20_combout  & 
// (\mem_reg|Mux49~0_combout )) # (\ins_mem|memory~20_combout  & ((\mem_reg|Mux49~2_combout ))))) ) ) )

	.dataa(!\ins_mem|memory~17_combout ),
	.datab(!\ins_mem|memory~20_combout ),
	.datac(!\mem_reg|Mux49~0_combout ),
	.datad(!\mem_reg|Mux49~2_combout ),
	.datae(!\mem_reg|Mux49~3_combout ),
	.dataf(!\mem_reg|Mux49~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux49~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux49~4 .extended_lut = "off";
defparam \mem_reg|Mux49~4 .lut_mask = 64'h082A193B4C6E5D7F;
defparam \mem_reg|Mux49~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y14_N27
cyclonev_lcell_comb \muxAluB|out[14]~15 (
// Equation(s):
// \muxAluB|out[14]~15_combout  = ( \ins_mem|memory~20_combout  & ( ((!\ins_mem|memory~7_combout  & (\mem_reg|Mux49~9_combout )) # (\ins_mem|memory~7_combout  & ((\mem_reg|Mux49~4_combout )))) # (\con_unit|alubsrc|out~combout ) ) ) # ( 
// !\ins_mem|memory~20_combout  & ( (!\con_unit|alubsrc|out~combout  & ((!\ins_mem|memory~7_combout  & (\mem_reg|Mux49~9_combout )) # (\ins_mem|memory~7_combout  & ((\mem_reg|Mux49~4_combout ))))) ) )

	.dataa(!\mem_reg|Mux49~9_combout ),
	.datab(!\ins_mem|memory~7_combout ),
	.datac(!\con_unit|alubsrc|out~combout ),
	.datad(!\mem_reg|Mux49~4_combout ),
	.datae(gnd),
	.dataf(!\ins_mem|memory~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxAluB|out[14]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxAluB|out[14]~15 .extended_lut = "off";
defparam \muxAluB|out[14]~15 .lut_mask = 64'h407040704F7F4F7F;
defparam \muxAluB|out[14]~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y12_N31
dffeas \mem_reg|registers[14][13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux18~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[14][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[14][13] .is_wysiwyg = "true";
defparam \mem_reg|registers[14][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y12_N2
dffeas \mem_reg|registers[13][13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux18~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[13][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[13][13] .is_wysiwyg = "true";
defparam \mem_reg|registers[13][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y12_N56
dffeas \mem_reg|registers[15][13]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux18~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[15][13]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[15][13]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_reg|registers[15][13]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y15_N1
dffeas \mem_reg|registers[12][13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux18~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[12][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[12][13] .is_wysiwyg = "true";
defparam \mem_reg|registers[12][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y10_N36
cyclonev_lcell_comb \mem_reg|Mux50~6 (
// Equation(s):
// \mem_reg|Mux50~6_combout  = ( \ins_mem|memory~20_combout  & ( \mem_reg|registers[12][13]~q  & ( (!\ins_mem|memory~17_combout  & (\mem_reg|registers[14][13]~q )) # (\ins_mem|memory~17_combout  & ((\mem_reg|registers[15][13]~DUPLICATE_q ))) ) ) ) # ( 
// !\ins_mem|memory~20_combout  & ( \mem_reg|registers[12][13]~q  & ( (!\ins_mem|memory~17_combout ) # (\mem_reg|registers[13][13]~q ) ) ) ) # ( \ins_mem|memory~20_combout  & ( !\mem_reg|registers[12][13]~q  & ( (!\ins_mem|memory~17_combout  & 
// (\mem_reg|registers[14][13]~q )) # (\ins_mem|memory~17_combout  & ((\mem_reg|registers[15][13]~DUPLICATE_q ))) ) ) ) # ( !\ins_mem|memory~20_combout  & ( !\mem_reg|registers[12][13]~q  & ( (\ins_mem|memory~17_combout  & \mem_reg|registers[13][13]~q ) ) ) 
// )

	.dataa(!\mem_reg|registers[14][13]~q ),
	.datab(!\ins_mem|memory~17_combout ),
	.datac(!\mem_reg|registers[13][13]~q ),
	.datad(!\mem_reg|registers[15][13]~DUPLICATE_q ),
	.datae(!\ins_mem|memory~20_combout ),
	.dataf(!\mem_reg|registers[12][13]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux50~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux50~6 .extended_lut = "off";
defparam \mem_reg|Mux50~6 .lut_mask = 64'h03034477CFCF4477;
defparam \mem_reg|Mux50~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y15_N5
dffeas \mem_reg|registers[5][13]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux18~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[5][13]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[5][13]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_reg|registers[5][13]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y12_N37
dffeas \mem_reg|registers[6][13]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux18~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[6][13]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[6][13]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_reg|registers[6][13]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y11_N17
dffeas \mem_reg|registers[7][13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux18~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[7][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[7][13] .is_wysiwyg = "true";
defparam \mem_reg|registers[7][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y15_N58
dffeas \mem_reg|registers[4][13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux18~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[4][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[4][13] .is_wysiwyg = "true";
defparam \mem_reg|registers[4][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y11_N57
cyclonev_lcell_comb \mem_reg|Mux50~7 (
// Equation(s):
// \mem_reg|Mux50~7_combout  = ( \ins_mem|memory~17_combout  & ( \ins_mem|memory~20_combout  & ( \mem_reg|registers[7][13]~q  ) ) ) # ( !\ins_mem|memory~17_combout  & ( \ins_mem|memory~20_combout  & ( \mem_reg|registers[6][13]~DUPLICATE_q  ) ) ) # ( 
// \ins_mem|memory~17_combout  & ( !\ins_mem|memory~20_combout  & ( \mem_reg|registers[5][13]~DUPLICATE_q  ) ) ) # ( !\ins_mem|memory~17_combout  & ( !\ins_mem|memory~20_combout  & ( \mem_reg|registers[4][13]~q  ) ) )

	.dataa(!\mem_reg|registers[5][13]~DUPLICATE_q ),
	.datab(!\mem_reg|registers[6][13]~DUPLICATE_q ),
	.datac(!\mem_reg|registers[7][13]~q ),
	.datad(!\mem_reg|registers[4][13]~q ),
	.datae(!\ins_mem|memory~17_combout ),
	.dataf(!\ins_mem|memory~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux50~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux50~7 .extended_lut = "off";
defparam \mem_reg|Mux50~7 .lut_mask = 64'h00FF555533330F0F;
defparam \mem_reg|Mux50~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y12_N19
dffeas \mem_reg|registers[9][13]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux18~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[9][13]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[9][13]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_reg|registers[9][13]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y12_N42
cyclonev_lcell_comb \mem_reg|registers[8][13]~feeder (
// Equation(s):
// \mem_reg|registers[8][13]~feeder_combout  = ( \muxWrite|Mux18~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\muxWrite|Mux18~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|registers[8][13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|registers[8][13]~feeder .extended_lut = "off";
defparam \mem_reg|registers[8][13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mem_reg|registers[8][13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y12_N44
dffeas \mem_reg|registers[8][13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_reg|registers[8][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[8][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[8][13] .is_wysiwyg = "true";
defparam \mem_reg|registers[8][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y12_N50
dffeas \mem_reg|registers[11][13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux18~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[11][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[11][13] .is_wysiwyg = "true";
defparam \mem_reg|registers[11][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y12_N25
dffeas \mem_reg|registers[10][13]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux18~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[10][13]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[10][13]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_reg|registers[10][13]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y12_N36
cyclonev_lcell_comb \mem_reg|Mux50~5 (
// Equation(s):
// \mem_reg|Mux50~5_combout  = ( \ins_mem|memory~17_combout  & ( \ins_mem|memory~20_combout  & ( \mem_reg|registers[11][13]~q  ) ) ) # ( !\ins_mem|memory~17_combout  & ( \ins_mem|memory~20_combout  & ( \mem_reg|registers[10][13]~DUPLICATE_q  ) ) ) # ( 
// \ins_mem|memory~17_combout  & ( !\ins_mem|memory~20_combout  & ( \mem_reg|registers[9][13]~DUPLICATE_q  ) ) ) # ( !\ins_mem|memory~17_combout  & ( !\ins_mem|memory~20_combout  & ( \mem_reg|registers[8][13]~q  ) ) )

	.dataa(!\mem_reg|registers[9][13]~DUPLICATE_q ),
	.datab(!\mem_reg|registers[8][13]~q ),
	.datac(!\mem_reg|registers[11][13]~q ),
	.datad(!\mem_reg|registers[10][13]~DUPLICATE_q ),
	.datae(!\ins_mem|memory~17_combout ),
	.dataf(!\ins_mem|memory~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux50~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux50~5 .extended_lut = "off";
defparam \mem_reg|Mux50~5 .lut_mask = 64'h3333555500FF0F0F;
defparam \mem_reg|Mux50~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y9_N35
dffeas \mem_reg|registers[3][13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux18~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[3][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[3][13] .is_wysiwyg = "true";
defparam \mem_reg|registers[3][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y9_N44
dffeas \mem_reg|registers[1][13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux18~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[1][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[1][13] .is_wysiwyg = "true";
defparam \mem_reg|registers[1][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y13_N51
cyclonev_lcell_comb \mem_reg|registers[2][13]~feeder (
// Equation(s):
// \mem_reg|registers[2][13]~feeder_combout  = ( \muxWrite|Mux18~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\muxWrite|Mux18~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|registers[2][13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|registers[2][13]~feeder .extended_lut = "off";
defparam \mem_reg|registers[2][13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mem_reg|registers[2][13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y13_N52
dffeas \mem_reg|registers[2][13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_reg|registers[2][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[2][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[2][13] .is_wysiwyg = "true";
defparam \mem_reg|registers[2][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y9_N12
cyclonev_lcell_comb \mem_reg|Mux50~8 (
// Equation(s):
// \mem_reg|Mux50~8_combout  = ( \ins_mem|memory~20_combout  & ( \ins_mem|memory~17_combout  & ( \mem_reg|registers[3][13]~q  ) ) ) # ( !\ins_mem|memory~20_combout  & ( \ins_mem|memory~17_combout  & ( \mem_reg|registers[1][13]~q  ) ) ) # ( 
// \ins_mem|memory~20_combout  & ( !\ins_mem|memory~17_combout  & ( \mem_reg|registers[2][13]~q  ) ) )

	.dataa(!\mem_reg|registers[3][13]~q ),
	.datab(!\mem_reg|registers[1][13]~q ),
	.datac(gnd),
	.datad(!\mem_reg|registers[2][13]~q ),
	.datae(!\ins_mem|memory~20_combout ),
	.dataf(!\ins_mem|memory~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux50~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux50~8 .extended_lut = "off";
defparam \mem_reg|Mux50~8 .lut_mask = 64'h000000FF33335555;
defparam \mem_reg|Mux50~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y10_N12
cyclonev_lcell_comb \mem_reg|Mux50~9 (
// Equation(s):
// \mem_reg|Mux50~9_combout  = ( \mem_reg|Mux50~5_combout  & ( \mem_reg|Mux50~8_combout  & ( (!\ins_mem|memory~23_combout ) # ((!\ins_mem|memory~26_combout  & ((\mem_reg|Mux50~7_combout ))) # (\ins_mem|memory~26_combout  & (\mem_reg|Mux50~6_combout ))) ) ) ) 
// # ( !\mem_reg|Mux50~5_combout  & ( \mem_reg|Mux50~8_combout  & ( (!\ins_mem|memory~26_combout  & ((!\ins_mem|memory~23_combout ) # ((\mem_reg|Mux50~7_combout )))) # (\ins_mem|memory~26_combout  & (\ins_mem|memory~23_combout  & (\mem_reg|Mux50~6_combout 
// ))) ) ) ) # ( \mem_reg|Mux50~5_combout  & ( !\mem_reg|Mux50~8_combout  & ( (!\ins_mem|memory~26_combout  & (\ins_mem|memory~23_combout  & ((\mem_reg|Mux50~7_combout )))) # (\ins_mem|memory~26_combout  & ((!\ins_mem|memory~23_combout ) # 
// ((\mem_reg|Mux50~6_combout )))) ) ) ) # ( !\mem_reg|Mux50~5_combout  & ( !\mem_reg|Mux50~8_combout  & ( (\ins_mem|memory~23_combout  & ((!\ins_mem|memory~26_combout  & ((\mem_reg|Mux50~7_combout ))) # (\ins_mem|memory~26_combout  & 
// (\mem_reg|Mux50~6_combout )))) ) ) )

	.dataa(!\ins_mem|memory~26_combout ),
	.datab(!\ins_mem|memory~23_combout ),
	.datac(!\mem_reg|Mux50~6_combout ),
	.datad(!\mem_reg|Mux50~7_combout ),
	.datae(!\mem_reg|Mux50~5_combout ),
	.dataf(!\mem_reg|Mux50~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux50~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux50~9 .extended_lut = "off";
defparam \mem_reg|Mux50~9 .lut_mask = 64'h0123456789ABCDEF;
defparam \mem_reg|Mux50~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y10_N6
cyclonev_lcell_comb \muxAluB|out[13]~16 (
// Equation(s):
// \muxAluB|out[13]~16_combout  = ( \mem_reg|Mux50~9_combout  & ( (!\con_unit|alubsrc|out~combout  & (((!\ins_mem|memory~7_combout ) # (\mem_reg|Mux50~4_combout )))) # (\con_unit|alubsrc|out~combout  & (\ins_mem|memory~17_combout )) ) ) # ( 
// !\mem_reg|Mux50~9_combout  & ( (!\con_unit|alubsrc|out~combout  & (((\ins_mem|memory~7_combout  & \mem_reg|Mux50~4_combout )))) # (\con_unit|alubsrc|out~combout  & (\ins_mem|memory~17_combout )) ) )

	.dataa(!\ins_mem|memory~17_combout ),
	.datab(!\ins_mem|memory~7_combout ),
	.datac(!\mem_reg|Mux50~4_combout ),
	.datad(!\con_unit|alubsrc|out~combout ),
	.datae(gnd),
	.dataf(!\mem_reg|Mux50~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxAluB|out[13]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxAluB|out[13]~16 .extended_lut = "off";
defparam \muxAluB|out[13]~16 .lut_mask = 64'h03550355CF55CF55;
defparam \muxAluB|out[13]~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y6_N13
dffeas \mem_reg|registers[12][12]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux19~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[12][12]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[12][12]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_reg|registers[12][12]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y12_N8
dffeas \mem_reg|registers[15][12]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux19~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[15][12]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[15][12]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_reg|registers[15][12]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y12_N56
dffeas \mem_reg|registers[13][12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux19~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[13][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[13][12] .is_wysiwyg = "true";
defparam \mem_reg|registers[13][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y6_N7
dffeas \mem_reg|registers[14][12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux19~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[14][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[14][12] .is_wysiwyg = "true";
defparam \mem_reg|registers[14][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y12_N57
cyclonev_lcell_comb \mem_reg|Mux19~3 (
// Equation(s):
// \mem_reg|Mux19~3_combout  = ( \mem_reg|registers[14][12]~q  & ( \ins_mem|memory~32_combout  & ( (!\ins_mem|memory~39_combout ) # (\mem_reg|registers[15][12]~DUPLICATE_q ) ) ) ) # ( !\mem_reg|registers[14][12]~q  & ( \ins_mem|memory~32_combout  & ( 
// (\mem_reg|registers[15][12]~DUPLICATE_q  & \ins_mem|memory~39_combout ) ) ) ) # ( \mem_reg|registers[14][12]~q  & ( !\ins_mem|memory~32_combout  & ( (!\ins_mem|memory~39_combout  & (\mem_reg|registers[12][12]~DUPLICATE_q )) # (\ins_mem|memory~39_combout  
// & ((\mem_reg|registers[13][12]~q ))) ) ) ) # ( !\mem_reg|registers[14][12]~q  & ( !\ins_mem|memory~32_combout  & ( (!\ins_mem|memory~39_combout  & (\mem_reg|registers[12][12]~DUPLICATE_q )) # (\ins_mem|memory~39_combout  & ((\mem_reg|registers[13][12]~q 
// ))) ) ) )

	.dataa(!\mem_reg|registers[12][12]~DUPLICATE_q ),
	.datab(!\mem_reg|registers[15][12]~DUPLICATE_q ),
	.datac(!\mem_reg|registers[13][12]~q ),
	.datad(!\ins_mem|memory~39_combout ),
	.datae(!\mem_reg|registers[14][12]~q ),
	.dataf(!\ins_mem|memory~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux19~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux19~3 .extended_lut = "off";
defparam \mem_reg|Mux19~3 .lut_mask = 64'h550F550F0033FF33;
defparam \mem_reg|Mux19~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y10_N38
dffeas \mem_reg|registers[10][12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux19~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[10][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[10][12] .is_wysiwyg = "true";
defparam \mem_reg|registers[10][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y12_N41
dffeas \mem_reg|registers[9][12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux19~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[9][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[9][12] .is_wysiwyg = "true";
defparam \mem_reg|registers[9][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y12_N22
dffeas \mem_reg|registers[8][12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux19~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[8][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[8][12] .is_wysiwyg = "true";
defparam \mem_reg|registers[8][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y12_N20
dffeas \mem_reg|registers[11][12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux19~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[11][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[11][12] .is_wysiwyg = "true";
defparam \mem_reg|registers[11][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y12_N21
cyclonev_lcell_comb \mem_reg|Mux19~2 (
// Equation(s):
// \mem_reg|Mux19~2_combout  = ( \ins_mem|memory~32_combout  & ( \ins_mem|memory~39_combout  & ( \mem_reg|registers[11][12]~q  ) ) ) # ( !\ins_mem|memory~32_combout  & ( \ins_mem|memory~39_combout  & ( \mem_reg|registers[9][12]~q  ) ) ) # ( 
// \ins_mem|memory~32_combout  & ( !\ins_mem|memory~39_combout  & ( \mem_reg|registers[10][12]~q  ) ) ) # ( !\ins_mem|memory~32_combout  & ( !\ins_mem|memory~39_combout  & ( \mem_reg|registers[8][12]~q  ) ) )

	.dataa(!\mem_reg|registers[10][12]~q ),
	.datab(!\mem_reg|registers[9][12]~q ),
	.datac(!\mem_reg|registers[8][12]~q ),
	.datad(!\mem_reg|registers[11][12]~q ),
	.datae(!\ins_mem|memory~32_combout ),
	.dataf(!\ins_mem|memory~39_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux19~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux19~2 .extended_lut = "off";
defparam \mem_reg|Mux19~2 .lut_mask = 64'h0F0F5555333300FF;
defparam \mem_reg|Mux19~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y11_N19
dffeas \mem_reg|registers[6][12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux19~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[6][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[6][12] .is_wysiwyg = "true";
defparam \mem_reg|registers[6][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y10_N52
dffeas \mem_reg|registers[4][12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux19~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[4][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[4][12] .is_wysiwyg = "true";
defparam \mem_reg|registers[4][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y12_N38
dffeas \mem_reg|registers[7][12]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux19~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[7][12]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[7][12]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_reg|registers[7][12]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y14_N58
dffeas \mem_reg|registers[5][12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux19~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[5][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[5][12] .is_wysiwyg = "true";
defparam \mem_reg|registers[5][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y12_N39
cyclonev_lcell_comb \mem_reg|Mux19~1 (
// Equation(s):
// \mem_reg|Mux19~1_combout  = ( \mem_reg|registers[7][12]~DUPLICATE_q  & ( \mem_reg|registers[5][12]~q  & ( ((!\ins_mem|memory~32_combout  & ((\mem_reg|registers[4][12]~q ))) # (\ins_mem|memory~32_combout  & (\mem_reg|registers[6][12]~q ))) # 
// (\ins_mem|memory~39_combout ) ) ) ) # ( !\mem_reg|registers[7][12]~DUPLICATE_q  & ( \mem_reg|registers[5][12]~q  & ( (!\ins_mem|memory~32_combout  & (((\ins_mem|memory~39_combout ) # (\mem_reg|registers[4][12]~q )))) # (\ins_mem|memory~32_combout  & 
// (\mem_reg|registers[6][12]~q  & ((!\ins_mem|memory~39_combout )))) ) ) ) # ( \mem_reg|registers[7][12]~DUPLICATE_q  & ( !\mem_reg|registers[5][12]~q  & ( (!\ins_mem|memory~32_combout  & (((\mem_reg|registers[4][12]~q  & !\ins_mem|memory~39_combout )))) # 
// (\ins_mem|memory~32_combout  & (((\ins_mem|memory~39_combout )) # (\mem_reg|registers[6][12]~q ))) ) ) ) # ( !\mem_reg|registers[7][12]~DUPLICATE_q  & ( !\mem_reg|registers[5][12]~q  & ( (!\ins_mem|memory~39_combout  & ((!\ins_mem|memory~32_combout  & 
// ((\mem_reg|registers[4][12]~q ))) # (\ins_mem|memory~32_combout  & (\mem_reg|registers[6][12]~q )))) ) ) )

	.dataa(!\ins_mem|memory~32_combout ),
	.datab(!\mem_reg|registers[6][12]~q ),
	.datac(!\mem_reg|registers[4][12]~q ),
	.datad(!\ins_mem|memory~39_combout ),
	.datae(!\mem_reg|registers[7][12]~DUPLICATE_q ),
	.dataf(!\mem_reg|registers[5][12]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux19~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux19~1 .extended_lut = "off";
defparam \mem_reg|Mux19~1 .lut_mask = 64'h1B001B551BAA1BFF;
defparam \mem_reg|Mux19~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y6_N20
dffeas \mem_reg|registers[2][12]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux19~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[2][12]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[2][12]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_reg|registers[2][12]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y6_N11
dffeas \mem_reg|registers[1][12]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux19~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[1][12]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[1][12]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_reg|registers[1][12]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y6_N26
dffeas \mem_reg|registers[3][12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux19~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[3][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[3][12] .is_wysiwyg = "true";
defparam \mem_reg|registers[3][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y6_N27
cyclonev_lcell_comb \mem_reg|Mux19~0 (
// Equation(s):
// \mem_reg|Mux19~0_combout  = ( \ins_mem|memory~5_combout  & ( \ins_mem|memory~4_combout  & ( (!\ins_mem|memory~32_combout  & (\mem_reg|registers[1][12]~DUPLICATE_q )) # (\ins_mem|memory~32_combout  & ((\mem_reg|registers[3][12]~q ))) ) ) ) # ( 
// !\ins_mem|memory~5_combout  & ( \ins_mem|memory~4_combout  & ( (\mem_reg|registers[2][12]~DUPLICATE_q  & \ins_mem|memory~32_combout ) ) ) ) # ( \ins_mem|memory~5_combout  & ( !\ins_mem|memory~4_combout  & ( (\mem_reg|registers[2][12]~DUPLICATE_q  & 
// \ins_mem|memory~32_combout ) ) ) ) # ( !\ins_mem|memory~5_combout  & ( !\ins_mem|memory~4_combout  & ( (\mem_reg|registers[2][12]~DUPLICATE_q  & \ins_mem|memory~32_combout ) ) ) )

	.dataa(!\mem_reg|registers[2][12]~DUPLICATE_q ),
	.datab(!\mem_reg|registers[1][12]~DUPLICATE_q ),
	.datac(!\ins_mem|memory~32_combout ),
	.datad(!\mem_reg|registers[3][12]~q ),
	.datae(!\ins_mem|memory~5_combout ),
	.dataf(!\ins_mem|memory~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux19~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux19~0 .extended_lut = "off";
defparam \mem_reg|Mux19~0 .lut_mask = 64'h050505050505303F;
defparam \mem_reg|Mux19~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y12_N24
cyclonev_lcell_comb \mem_reg|Mux19~4 (
// Equation(s):
// \mem_reg|Mux19~4_combout  = ( \ins_mem|memory~34_combout  & ( \mem_reg|Mux19~0_combout  & ( (!\ins_mem|memory~36_combout  & ((\mem_reg|Mux19~1_combout ))) # (\ins_mem|memory~36_combout  & (\mem_reg|Mux19~3_combout )) ) ) ) # ( !\ins_mem|memory~34_combout  
// & ( \mem_reg|Mux19~0_combout  & ( (!\ins_mem|memory~36_combout ) # (\mem_reg|Mux19~2_combout ) ) ) ) # ( \ins_mem|memory~34_combout  & ( !\mem_reg|Mux19~0_combout  & ( (!\ins_mem|memory~36_combout  & ((\mem_reg|Mux19~1_combout ))) # 
// (\ins_mem|memory~36_combout  & (\mem_reg|Mux19~3_combout )) ) ) ) # ( !\ins_mem|memory~34_combout  & ( !\mem_reg|Mux19~0_combout  & ( (\ins_mem|memory~36_combout  & \mem_reg|Mux19~2_combout ) ) ) )

	.dataa(!\mem_reg|Mux19~3_combout ),
	.datab(!\ins_mem|memory~36_combout ),
	.datac(!\mem_reg|Mux19~2_combout ),
	.datad(!\mem_reg|Mux19~1_combout ),
	.datae(!\ins_mem|memory~34_combout ),
	.dataf(!\mem_reg|Mux19~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux19~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux19~4 .extended_lut = "off";
defparam \mem_reg|Mux19~4 .lut_mask = 64'h030311DDCFCF11DD;
defparam \mem_reg|Mux19~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y12_N0
cyclonev_lcell_comb \muxAluA|out[12]~0 (
// Equation(s):
// \muxAluA|out[12]~0_combout  = ( \mem_reg|Mux19~4_combout  & ( (!\con_unit|alua|out~0_combout ) # (\p|pc[12]~DUPLICATE_q ) ) ) # ( !\mem_reg|Mux19~4_combout  & ( (\p|pc[12]~DUPLICATE_q  & \con_unit|alua|out~0_combout ) ) )

	.dataa(gnd),
	.datab(!\p|pc[12]~DUPLICATE_q ),
	.datac(!\con_unit|alua|out~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_reg|Mux19~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxAluA|out[12]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxAluA|out[12]~0 .extended_lut = "off";
defparam \muxAluA|out[12]~0 .lut_mask = 64'h03030303F3F3F3F3;
defparam \muxAluA|out[12]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y12_N36
cyclonev_lcell_comb \mem_reg|Mux51~7 (
// Equation(s):
// \mem_reg|Mux51~7_combout  = ( \ins_mem|memory~17_combout  & ( \ins_mem|memory~20_combout  & ( \mem_reg|registers[7][12]~DUPLICATE_q  ) ) ) # ( !\ins_mem|memory~17_combout  & ( \ins_mem|memory~20_combout  & ( \mem_reg|registers[6][12]~q  ) ) ) # ( 
// \ins_mem|memory~17_combout  & ( !\ins_mem|memory~20_combout  & ( \mem_reg|registers[5][12]~q  ) ) ) # ( !\ins_mem|memory~17_combout  & ( !\ins_mem|memory~20_combout  & ( \mem_reg|registers[4][12]~q  ) ) )

	.dataa(!\mem_reg|registers[4][12]~q ),
	.datab(!\mem_reg|registers[5][12]~q ),
	.datac(!\mem_reg|registers[6][12]~q ),
	.datad(!\mem_reg|registers[7][12]~DUPLICATE_q ),
	.datae(!\ins_mem|memory~17_combout ),
	.dataf(!\ins_mem|memory~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux51~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux51~7 .extended_lut = "off";
defparam \mem_reg|Mux51~7 .lut_mask = 64'h555533330F0F00FF;
defparam \mem_reg|Mux51~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y12_N19
dffeas \mem_reg|registers[11][12]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux19~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[11][12]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[11][12]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_reg|registers[11][12]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y10_N12
cyclonev_lcell_comb \mem_reg|Mux51~5 (
// Equation(s):
// \mem_reg|Mux51~5_combout  = ( \ins_mem|memory~20_combout  & ( \mem_reg|registers[11][12]~DUPLICATE_q  & ( (\ins_mem|memory~17_combout ) # (\mem_reg|registers[10][12]~q ) ) ) ) # ( !\ins_mem|memory~20_combout  & ( \mem_reg|registers[11][12]~DUPLICATE_q  & 
// ( (!\ins_mem|memory~17_combout  & (\mem_reg|registers[8][12]~q )) # (\ins_mem|memory~17_combout  & ((\mem_reg|registers[9][12]~q ))) ) ) ) # ( \ins_mem|memory~20_combout  & ( !\mem_reg|registers[11][12]~DUPLICATE_q  & ( (\mem_reg|registers[10][12]~q  & 
// !\ins_mem|memory~17_combout ) ) ) ) # ( !\ins_mem|memory~20_combout  & ( !\mem_reg|registers[11][12]~DUPLICATE_q  & ( (!\ins_mem|memory~17_combout  & (\mem_reg|registers[8][12]~q )) # (\ins_mem|memory~17_combout  & ((\mem_reg|registers[9][12]~q ))) ) ) )

	.dataa(!\mem_reg|registers[10][12]~q ),
	.datab(!\mem_reg|registers[8][12]~q ),
	.datac(!\ins_mem|memory~17_combout ),
	.datad(!\mem_reg|registers[9][12]~q ),
	.datae(!\ins_mem|memory~20_combout ),
	.dataf(!\mem_reg|registers[11][12]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux51~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux51~5 .extended_lut = "off";
defparam \mem_reg|Mux51~5 .lut_mask = 64'h303F5050303F5F5F;
defparam \mem_reg|Mux51~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y6_N14
dffeas \mem_reg|registers[12][12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux19~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[12][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[12][12] .is_wysiwyg = "true";
defparam \mem_reg|registers[12][12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y6_N9
cyclonev_lcell_comb \mem_reg|Mux51~6 (
// Equation(s):
// \mem_reg|Mux51~6_combout  = ( \mem_reg|registers[14][12]~q  & ( \ins_mem|memory~17_combout  & ( (!\ins_mem|memory~20_combout  & (\mem_reg|registers[13][12]~q )) # (\ins_mem|memory~20_combout  & ((\mem_reg|registers[15][12]~DUPLICATE_q ))) ) ) ) # ( 
// !\mem_reg|registers[14][12]~q  & ( \ins_mem|memory~17_combout  & ( (!\ins_mem|memory~20_combout  & (\mem_reg|registers[13][12]~q )) # (\ins_mem|memory~20_combout  & ((\mem_reg|registers[15][12]~DUPLICATE_q ))) ) ) ) # ( \mem_reg|registers[14][12]~q  & ( 
// !\ins_mem|memory~17_combout  & ( (\ins_mem|memory~20_combout ) # (\mem_reg|registers[12][12]~q ) ) ) ) # ( !\mem_reg|registers[14][12]~q  & ( !\ins_mem|memory~17_combout  & ( (\mem_reg|registers[12][12]~q  & !\ins_mem|memory~20_combout ) ) ) )

	.dataa(!\mem_reg|registers[13][12]~q ),
	.datab(!\mem_reg|registers[12][12]~q ),
	.datac(!\mem_reg|registers[15][12]~DUPLICATE_q ),
	.datad(!\ins_mem|memory~20_combout ),
	.datae(!\mem_reg|registers[14][12]~q ),
	.dataf(!\ins_mem|memory~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux51~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux51~6 .extended_lut = "off";
defparam \mem_reg|Mux51~6 .lut_mask = 64'h330033FF550F550F;
defparam \mem_reg|Mux51~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y6_N19
dffeas \mem_reg|registers[2][12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux19~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[2][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[2][12] .is_wysiwyg = "true";
defparam \mem_reg|registers[2][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y6_N10
dffeas \mem_reg|registers[1][12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux19~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[1][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[1][12] .is_wysiwyg = "true";
defparam \mem_reg|registers[1][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y6_N51
cyclonev_lcell_comb \mem_reg|Mux51~8 (
// Equation(s):
// \mem_reg|Mux51~8_combout  = ( \mem_reg|registers[3][12]~q  & ( (!\ins_mem|memory~20_combout  & (\ins_mem|memory~17_combout  & ((\mem_reg|registers[1][12]~q )))) # (\ins_mem|memory~20_combout  & (((\mem_reg|registers[2][12]~q )) # 
// (\ins_mem|memory~17_combout ))) ) ) # ( !\mem_reg|registers[3][12]~q  & ( (!\ins_mem|memory~20_combout  & (\ins_mem|memory~17_combout  & ((\mem_reg|registers[1][12]~q )))) # (\ins_mem|memory~20_combout  & (!\ins_mem|memory~17_combout  & 
// (\mem_reg|registers[2][12]~q ))) ) )

	.dataa(!\ins_mem|memory~20_combout ),
	.datab(!\ins_mem|memory~17_combout ),
	.datac(!\mem_reg|registers[2][12]~q ),
	.datad(!\mem_reg|registers[1][12]~q ),
	.datae(gnd),
	.dataf(!\mem_reg|registers[3][12]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux51~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux51~8 .extended_lut = "off";
defparam \mem_reg|Mux51~8 .lut_mask = 64'h0426042615371537;
defparam \mem_reg|Mux51~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y12_N42
cyclonev_lcell_comb \mem_reg|Mux51~9 (
// Equation(s):
// \mem_reg|Mux51~9_combout  = ( \mem_reg|Mux51~6_combout  & ( \mem_reg|Mux51~8_combout  & ( (!\ins_mem|memory~23_combout  & (((!\ins_mem|memory~26_combout ) # (\mem_reg|Mux51~5_combout )))) # (\ins_mem|memory~23_combout  & (((\ins_mem|memory~26_combout )) # 
// (\mem_reg|Mux51~7_combout ))) ) ) ) # ( !\mem_reg|Mux51~6_combout  & ( \mem_reg|Mux51~8_combout  & ( (!\ins_mem|memory~23_combout  & (((!\ins_mem|memory~26_combout ) # (\mem_reg|Mux51~5_combout )))) # (\ins_mem|memory~23_combout  & 
// (\mem_reg|Mux51~7_combout  & (!\ins_mem|memory~26_combout ))) ) ) ) # ( \mem_reg|Mux51~6_combout  & ( !\mem_reg|Mux51~8_combout  & ( (!\ins_mem|memory~23_combout  & (((\ins_mem|memory~26_combout  & \mem_reg|Mux51~5_combout )))) # 
// (\ins_mem|memory~23_combout  & (((\ins_mem|memory~26_combout )) # (\mem_reg|Mux51~7_combout ))) ) ) ) # ( !\mem_reg|Mux51~6_combout  & ( !\mem_reg|Mux51~8_combout  & ( (!\ins_mem|memory~23_combout  & (((\ins_mem|memory~26_combout  & 
// \mem_reg|Mux51~5_combout )))) # (\ins_mem|memory~23_combout  & (\mem_reg|Mux51~7_combout  & (!\ins_mem|memory~26_combout ))) ) ) )

	.dataa(!\ins_mem|memory~23_combout ),
	.datab(!\mem_reg|Mux51~7_combout ),
	.datac(!\ins_mem|memory~26_combout ),
	.datad(!\mem_reg|Mux51~5_combout ),
	.datae(!\mem_reg|Mux51~6_combout ),
	.dataf(!\mem_reg|Mux51~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux51~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux51~9 .extended_lut = "off";
defparam \mem_reg|Mux51~9 .lut_mask = 64'h101A151FB0BAB5BF;
defparam \mem_reg|Mux51~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y12_N18
cyclonev_lcell_comb \muxAluB|out[12]~0 (
// Equation(s):
// \muxAluB|out[12]~0_combout  = ( \mem_reg|Mux51~4_combout  & ( \mem_reg|Mux51~9_combout  & ( !\con_unit|alubsrc|out~combout  ) ) ) # ( !\mem_reg|Mux51~4_combout  & ( \mem_reg|Mux51~9_combout  & ( (!\ins_mem|memory~7_combout  & 
// !\con_unit|alubsrc|out~combout ) ) ) ) # ( \mem_reg|Mux51~4_combout  & ( !\mem_reg|Mux51~9_combout  & ( (\ins_mem|memory~7_combout  & !\con_unit|alubsrc|out~combout ) ) ) )

	.dataa(!\ins_mem|memory~7_combout ),
	.datab(gnd),
	.datac(!\con_unit|alubsrc|out~combout ),
	.datad(gnd),
	.datae(!\mem_reg|Mux51~4_combout ),
	.dataf(!\mem_reg|Mux51~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxAluB|out[12]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxAluB|out[12]~0 .extended_lut = "off";
defparam \muxAluB|out[12]~0 .lut_mask = 64'h00005050A0A0F0F0;
defparam \muxAluB|out[12]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y10_N33
cyclonev_lcell_comb \mem_reg|registers[13][11]~feeder (
// Equation(s):
// \mem_reg|registers[13][11]~feeder_combout  = ( \muxWrite|Mux20~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\muxWrite|Mux20~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|registers[13][11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|registers[13][11]~feeder .extended_lut = "off";
defparam \mem_reg|registers[13][11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mem_reg|registers[13][11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y10_N34
dffeas \mem_reg|registers[13][11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_reg|registers[13][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[13][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[13][11] .is_wysiwyg = "true";
defparam \mem_reg|registers[13][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y12_N25
dffeas \mem_reg|registers[12][11]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux20~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[12][11]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[12][11]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_reg|registers[12][11]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y12_N14
dffeas \mem_reg|registers[14][11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux20~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[14][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[14][11] .is_wysiwyg = "true";
defparam \mem_reg|registers[14][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y12_N14
dffeas \mem_reg|registers[15][11]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux20~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[15][11]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[15][11]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_reg|registers[15][11]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y11_N6
cyclonev_lcell_comb \mem_reg|Mux52~5 (
// Equation(s):
// \mem_reg|Mux52~5_combout  = ( \ins_mem|memory~17_combout  & ( \ins_mem|memory~20_combout  & ( \mem_reg|registers[15][11]~DUPLICATE_q  ) ) ) # ( !\ins_mem|memory~17_combout  & ( \ins_mem|memory~20_combout  & ( \mem_reg|registers[14][11]~q  ) ) ) # ( 
// \ins_mem|memory~17_combout  & ( !\ins_mem|memory~20_combout  & ( \mem_reg|registers[13][11]~q  ) ) ) # ( !\ins_mem|memory~17_combout  & ( !\ins_mem|memory~20_combout  & ( \mem_reg|registers[12][11]~DUPLICATE_q  ) ) )

	.dataa(!\mem_reg|registers[13][11]~q ),
	.datab(!\mem_reg|registers[12][11]~DUPLICATE_q ),
	.datac(!\mem_reg|registers[14][11]~q ),
	.datad(!\mem_reg|registers[15][11]~DUPLICATE_q ),
	.datae(!\ins_mem|memory~17_combout ),
	.dataf(!\ins_mem|memory~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux52~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux52~5 .extended_lut = "off";
defparam \mem_reg|Mux52~5 .lut_mask = 64'h333355550F0F00FF;
defparam \mem_reg|Mux52~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y8_N23
dffeas \mem_reg|registers[3][11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux20~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[3][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[3][11] .is_wysiwyg = "true";
defparam \mem_reg|registers[3][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y12_N10
dffeas \mem_reg|registers[1][11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux20~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[1][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[1][11] .is_wysiwyg = "true";
defparam \mem_reg|registers[1][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y14_N34
dffeas \mem_reg|registers[2][11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux20~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[2][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[2][11] .is_wysiwyg = "true";
defparam \mem_reg|registers[2][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y8_N54
cyclonev_lcell_comb \mem_reg|Mux52~8 (
// Equation(s):
// \mem_reg|Mux52~8_combout  = ( \ins_mem|memory~20_combout  & ( \ins_mem|memory~17_combout  & ( \mem_reg|registers[3][11]~q  ) ) ) # ( !\ins_mem|memory~20_combout  & ( \ins_mem|memory~17_combout  & ( \mem_reg|registers[1][11]~q  ) ) ) # ( 
// \ins_mem|memory~20_combout  & ( !\ins_mem|memory~17_combout  & ( \mem_reg|registers[2][11]~q  ) ) )

	.dataa(!\mem_reg|registers[3][11]~q ),
	.datab(!\mem_reg|registers[1][11]~q ),
	.datac(!\mem_reg|registers[2][11]~q ),
	.datad(gnd),
	.datae(!\ins_mem|memory~20_combout ),
	.dataf(!\ins_mem|memory~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux52~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux52~8 .extended_lut = "off";
defparam \mem_reg|Mux52~8 .lut_mask = 64'h00000F0F33335555;
defparam \mem_reg|Mux52~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y11_N33
cyclonev_lcell_comb \mem_reg|registers[7][11]~feeder (
// Equation(s):
// \mem_reg|registers[7][11]~feeder_combout  = ( \muxWrite|Mux20~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\muxWrite|Mux20~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|registers[7][11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|registers[7][11]~feeder .extended_lut = "off";
defparam \mem_reg|registers[7][11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mem_reg|registers[7][11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y11_N34
dffeas \mem_reg|registers[7][11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_reg|registers[7][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[7][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[7][11] .is_wysiwyg = "true";
defparam \mem_reg|registers[7][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y11_N38
dffeas \mem_reg|registers[6][11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux20~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[6][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[6][11] .is_wysiwyg = "true";
defparam \mem_reg|registers[6][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y12_N16
dffeas \mem_reg|registers[5][11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux20~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[5][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[5][11] .is_wysiwyg = "true";
defparam \mem_reg|registers[5][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y12_N22
dffeas \mem_reg|registers[4][11]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux20~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[4][11]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[4][11]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_reg|registers[4][11]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y10_N15
cyclonev_lcell_comb \mem_reg|Mux52~7 (
// Equation(s):
// \mem_reg|Mux52~7_combout  = ( \mem_reg|registers[4][11]~DUPLICATE_q  & ( \ins_mem|memory~17_combout  & ( (!\ins_mem|memory~20_combout  & ((\mem_reg|registers[5][11]~q ))) # (\ins_mem|memory~20_combout  & (\mem_reg|registers[7][11]~q )) ) ) ) # ( 
// !\mem_reg|registers[4][11]~DUPLICATE_q  & ( \ins_mem|memory~17_combout  & ( (!\ins_mem|memory~20_combout  & ((\mem_reg|registers[5][11]~q ))) # (\ins_mem|memory~20_combout  & (\mem_reg|registers[7][11]~q )) ) ) ) # ( \mem_reg|registers[4][11]~DUPLICATE_q  
// & ( !\ins_mem|memory~17_combout  & ( (!\ins_mem|memory~20_combout ) # (\mem_reg|registers[6][11]~q ) ) ) ) # ( !\mem_reg|registers[4][11]~DUPLICATE_q  & ( !\ins_mem|memory~17_combout  & ( (\ins_mem|memory~20_combout  & \mem_reg|registers[6][11]~q ) ) ) )

	.dataa(!\mem_reg|registers[7][11]~q ),
	.datab(!\ins_mem|memory~20_combout ),
	.datac(!\mem_reg|registers[6][11]~q ),
	.datad(!\mem_reg|registers[5][11]~q ),
	.datae(!\mem_reg|registers[4][11]~DUPLICATE_q ),
	.dataf(!\ins_mem|memory~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux52~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux52~7 .extended_lut = "off";
defparam \mem_reg|Mux52~7 .lut_mask = 64'h0303CFCF11DD11DD;
defparam \mem_reg|Mux52~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y9_N56
dffeas \mem_reg|registers[9][11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\muxWrite|Mux20~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[9][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[9][11] .is_wysiwyg = "true";
defparam \mem_reg|registers[9][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y12_N40
dffeas \mem_reg|registers[8][11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux20~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[8][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[8][11] .is_wysiwyg = "true";
defparam \mem_reg|registers[8][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y12_N44
dffeas \mem_reg|registers[10][11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux20~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[10][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[10][11] .is_wysiwyg = "true";
defparam \mem_reg|registers[10][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y12_N46
dffeas \mem_reg|registers[11][11]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux20~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[11][11]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[11][11]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_reg|registers[11][11]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y12_N45
cyclonev_lcell_comb \mem_reg|Mux52~6 (
// Equation(s):
// \mem_reg|Mux52~6_combout  = ( \ins_mem|memory~20_combout  & ( \ins_mem|memory~17_combout  & ( \mem_reg|registers[11][11]~DUPLICATE_q  ) ) ) # ( !\ins_mem|memory~20_combout  & ( \ins_mem|memory~17_combout  & ( \mem_reg|registers[9][11]~q  ) ) ) # ( 
// \ins_mem|memory~20_combout  & ( !\ins_mem|memory~17_combout  & ( \mem_reg|registers[10][11]~q  ) ) ) # ( !\ins_mem|memory~20_combout  & ( !\ins_mem|memory~17_combout  & ( \mem_reg|registers[8][11]~q  ) ) )

	.dataa(!\mem_reg|registers[9][11]~q ),
	.datab(!\mem_reg|registers[8][11]~q ),
	.datac(!\mem_reg|registers[10][11]~q ),
	.datad(!\mem_reg|registers[11][11]~DUPLICATE_q ),
	.datae(!\ins_mem|memory~20_combout ),
	.dataf(!\ins_mem|memory~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux52~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux52~6 .extended_lut = "off";
defparam \mem_reg|Mux52~6 .lut_mask = 64'h33330F0F555500FF;
defparam \mem_reg|Mux52~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y10_N24
cyclonev_lcell_comb \mem_reg|Mux52~9 (
// Equation(s):
// \mem_reg|Mux52~9_combout  = ( \mem_reg|Mux52~7_combout  & ( \mem_reg|Mux52~6_combout  & ( (!\ins_mem|memory~26_combout  & (((\mem_reg|Mux52~8_combout )) # (\ins_mem|memory~23_combout ))) # (\ins_mem|memory~26_combout  & ((!\ins_mem|memory~23_combout ) # 
// ((\mem_reg|Mux52~5_combout )))) ) ) ) # ( !\mem_reg|Mux52~7_combout  & ( \mem_reg|Mux52~6_combout  & ( (!\ins_mem|memory~26_combout  & (!\ins_mem|memory~23_combout  & ((\mem_reg|Mux52~8_combout )))) # (\ins_mem|memory~26_combout  & 
// ((!\ins_mem|memory~23_combout ) # ((\mem_reg|Mux52~5_combout )))) ) ) ) # ( \mem_reg|Mux52~7_combout  & ( !\mem_reg|Mux52~6_combout  & ( (!\ins_mem|memory~26_combout  & (((\mem_reg|Mux52~8_combout )) # (\ins_mem|memory~23_combout ))) # 
// (\ins_mem|memory~26_combout  & (\ins_mem|memory~23_combout  & (\mem_reg|Mux52~5_combout ))) ) ) ) # ( !\mem_reg|Mux52~7_combout  & ( !\mem_reg|Mux52~6_combout  & ( (!\ins_mem|memory~26_combout  & (!\ins_mem|memory~23_combout  & ((\mem_reg|Mux52~8_combout 
// )))) # (\ins_mem|memory~26_combout  & (\ins_mem|memory~23_combout  & (\mem_reg|Mux52~5_combout ))) ) ) )

	.dataa(!\ins_mem|memory~26_combout ),
	.datab(!\ins_mem|memory~23_combout ),
	.datac(!\mem_reg|Mux52~5_combout ),
	.datad(!\mem_reg|Mux52~8_combout ),
	.datae(!\mem_reg|Mux52~7_combout ),
	.dataf(!\mem_reg|Mux52~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux52~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux52~9 .extended_lut = "off";
defparam \mem_reg|Mux52~9 .lut_mask = 64'h018923AB45CD67EF;
defparam \mem_reg|Mux52~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y10_N27
cyclonev_lcell_comb \muxAluB|out[11]~17 (
// Equation(s):
// \muxAluB|out[11]~17_combout  = ( \mem_reg|Mux52~4_combout  & ( \mem_reg|Mux52~9_combout  & ( (!\con_unit|alubsrc|out~combout ) # (\ins_mem|memory~36_combout ) ) ) ) # ( !\mem_reg|Mux52~4_combout  & ( \mem_reg|Mux52~9_combout  & ( 
// (!\con_unit|alubsrc|out~combout  & (!\ins_mem|memory~7_combout )) # (\con_unit|alubsrc|out~combout  & ((\ins_mem|memory~36_combout ))) ) ) ) # ( \mem_reg|Mux52~4_combout  & ( !\mem_reg|Mux52~9_combout  & ( (!\con_unit|alubsrc|out~combout  & 
// (\ins_mem|memory~7_combout )) # (\con_unit|alubsrc|out~combout  & ((\ins_mem|memory~36_combout ))) ) ) ) # ( !\mem_reg|Mux52~4_combout  & ( !\mem_reg|Mux52~9_combout  & ( (\con_unit|alubsrc|out~combout  & \ins_mem|memory~36_combout ) ) ) )

	.dataa(!\ins_mem|memory~7_combout ),
	.datab(gnd),
	.datac(!\con_unit|alubsrc|out~combout ),
	.datad(!\ins_mem|memory~36_combout ),
	.datae(!\mem_reg|Mux52~4_combout ),
	.dataf(!\mem_reg|Mux52~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxAluB|out[11]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxAluB|out[11]~17 .extended_lut = "off";
defparam \muxAluB|out[11]~17 .lut_mask = 64'h000F505FA0AFF0FF;
defparam \muxAluB|out[11]~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y12_N12
cyclonev_lcell_comb \mem_reg|Mux20~1 (
// Equation(s):
// \mem_reg|Mux20~1_combout  = ( \ins_mem|memory~36_combout  & ( \ins_mem|memory~34_combout  & ( \mem_reg|registers[13][11]~q  ) ) ) # ( !\ins_mem|memory~36_combout  & ( \ins_mem|memory~34_combout  & ( \mem_reg|registers[5][11]~q  ) ) ) # ( 
// \ins_mem|memory~36_combout  & ( !\ins_mem|memory~34_combout  & ( \mem_reg|registers[9][11]~q  ) ) ) # ( !\ins_mem|memory~36_combout  & ( !\ins_mem|memory~34_combout  & ( \mem_reg|registers[1][11]~q  ) ) )

	.dataa(!\mem_reg|registers[9][11]~q ),
	.datab(!\mem_reg|registers[13][11]~q ),
	.datac(!\mem_reg|registers[5][11]~q ),
	.datad(!\mem_reg|registers[1][11]~q ),
	.datae(!\ins_mem|memory~36_combout ),
	.dataf(!\ins_mem|memory~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux20~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux20~1 .extended_lut = "off";
defparam \mem_reg|Mux20~1 .lut_mask = 64'h00FF55550F0F3333;
defparam \mem_reg|Mux20~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y11_N35
dffeas \mem_reg|registers[7][11]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_reg|registers[7][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[7][11]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[7][11]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_reg|registers[7][11]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y12_N47
dffeas \mem_reg|registers[11][11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux20~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[11][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[11][11] .is_wysiwyg = "true";
defparam \mem_reg|registers[11][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y8_N22
dffeas \mem_reg|registers[3][11]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux20~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[3][11]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[3][11]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_reg|registers[3][11]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y12_N15
cyclonev_lcell_comb \mem_reg|Mux20~3 (
// Equation(s):
// \mem_reg|Mux20~3_combout  = ( \ins_mem|memory~34_combout  & ( \ins_mem|memory~36_combout  & ( \mem_reg|registers[15][11]~DUPLICATE_q  ) ) ) # ( !\ins_mem|memory~34_combout  & ( \ins_mem|memory~36_combout  & ( \mem_reg|registers[11][11]~q  ) ) ) # ( 
// \ins_mem|memory~34_combout  & ( !\ins_mem|memory~36_combout  & ( \mem_reg|registers[7][11]~DUPLICATE_q  ) ) ) # ( !\ins_mem|memory~34_combout  & ( !\ins_mem|memory~36_combout  & ( \mem_reg|registers[3][11]~DUPLICATE_q  ) ) )

	.dataa(!\mem_reg|registers[7][11]~DUPLICATE_q ),
	.datab(!\mem_reg|registers[11][11]~q ),
	.datac(!\mem_reg|registers[15][11]~DUPLICATE_q ),
	.datad(!\mem_reg|registers[3][11]~DUPLICATE_q ),
	.datae(!\ins_mem|memory~34_combout ),
	.dataf(!\ins_mem|memory~36_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux20~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux20~3 .extended_lut = "off";
defparam \mem_reg|Mux20~3 .lut_mask = 64'h00FF555533330F0F;
defparam \mem_reg|Mux20~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y12_N26
dffeas \mem_reg|registers[12][11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux20~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[12][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[12][11] .is_wysiwyg = "true";
defparam \mem_reg|registers[12][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y12_N23
dffeas \mem_reg|registers[4][11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux20~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[4][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[4][11] .is_wysiwyg = "true";
defparam \mem_reg|registers[4][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y12_N27
cyclonev_lcell_comb \mem_reg|Mux20~0 (
// Equation(s):
// \mem_reg|Mux20~0_combout  = ( \ins_mem|memory~36_combout  & ( \ins_mem|memory~10_combout  & ( (!\ins_mem|memory~33_combout  & ((\mem_reg|registers[8][11]~q ))) # (\ins_mem|memory~33_combout  & (\mem_reg|registers[12][11]~q )) ) ) ) # ( 
// !\ins_mem|memory~36_combout  & ( \ins_mem|memory~10_combout  & ( (\ins_mem|memory~33_combout  & \mem_reg|registers[4][11]~q ) ) ) ) # ( \ins_mem|memory~36_combout  & ( !\ins_mem|memory~10_combout  & ( \mem_reg|registers[8][11]~q  ) ) )

	.dataa(!\mem_reg|registers[12][11]~q ),
	.datab(!\ins_mem|memory~33_combout ),
	.datac(!\mem_reg|registers[8][11]~q ),
	.datad(!\mem_reg|registers[4][11]~q ),
	.datae(!\ins_mem|memory~36_combout ),
	.dataf(!\ins_mem|memory~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux20~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux20~0 .extended_lut = "off";
defparam \mem_reg|Mux20~0 .lut_mask = 64'h00000F0F00331D1D;
defparam \mem_reg|Mux20~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y12_N48
cyclonev_lcell_comb \mem_reg|Mux20~2 (
// Equation(s):
// \mem_reg|Mux20~2_combout  = ( \ins_mem|memory~36_combout  & ( \ins_mem|memory~34_combout  & ( \mem_reg|registers[14][11]~q  ) ) ) # ( !\ins_mem|memory~36_combout  & ( \ins_mem|memory~34_combout  & ( \mem_reg|registers[6][11]~q  ) ) ) # ( 
// \ins_mem|memory~36_combout  & ( !\ins_mem|memory~34_combout  & ( \mem_reg|registers[10][11]~q  ) ) ) # ( !\ins_mem|memory~36_combout  & ( !\ins_mem|memory~34_combout  & ( \mem_reg|registers[2][11]~q  ) ) )

	.dataa(!\mem_reg|registers[6][11]~q ),
	.datab(!\mem_reg|registers[10][11]~q ),
	.datac(!\mem_reg|registers[2][11]~q ),
	.datad(!\mem_reg|registers[14][11]~q ),
	.datae(!\ins_mem|memory~36_combout ),
	.dataf(!\ins_mem|memory~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux20~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux20~2 .extended_lut = "off";
defparam \mem_reg|Mux20~2 .lut_mask = 64'h0F0F3333555500FF;
defparam \mem_reg|Mux20~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y12_N42
cyclonev_lcell_comb \mem_reg|Mux20~4 (
// Equation(s):
// \mem_reg|Mux20~4_combout  = ( \mem_reg|Mux20~0_combout  & ( \mem_reg|Mux20~2_combout  & ( (!\ins_mem|memory~39_combout ) # ((!\ins_mem|memory~32_combout  & (\mem_reg|Mux20~1_combout )) # (\ins_mem|memory~32_combout  & ((\mem_reg|Mux20~3_combout )))) ) ) ) 
// # ( !\mem_reg|Mux20~0_combout  & ( \mem_reg|Mux20~2_combout  & ( (!\ins_mem|memory~32_combout  & (\mem_reg|Mux20~1_combout  & (\ins_mem|memory~39_combout ))) # (\ins_mem|memory~32_combout  & (((!\ins_mem|memory~39_combout ) # (\mem_reg|Mux20~3_combout 
// )))) ) ) ) # ( \mem_reg|Mux20~0_combout  & ( !\mem_reg|Mux20~2_combout  & ( (!\ins_mem|memory~32_combout  & (((!\ins_mem|memory~39_combout )) # (\mem_reg|Mux20~1_combout ))) # (\ins_mem|memory~32_combout  & (((\ins_mem|memory~39_combout  & 
// \mem_reg|Mux20~3_combout )))) ) ) ) # ( !\mem_reg|Mux20~0_combout  & ( !\mem_reg|Mux20~2_combout  & ( (\ins_mem|memory~39_combout  & ((!\ins_mem|memory~32_combout  & (\mem_reg|Mux20~1_combout )) # (\ins_mem|memory~32_combout  & ((\mem_reg|Mux20~3_combout 
// ))))) ) ) )

	.dataa(!\ins_mem|memory~32_combout ),
	.datab(!\mem_reg|Mux20~1_combout ),
	.datac(!\ins_mem|memory~39_combout ),
	.datad(!\mem_reg|Mux20~3_combout ),
	.datae(!\mem_reg|Mux20~0_combout ),
	.dataf(!\mem_reg|Mux20~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux20~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux20~4 .extended_lut = "off";
defparam \mem_reg|Mux20~4 .lut_mask = 64'h0207A2A75257F2F7;
defparam \mem_reg|Mux20~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y12_N39
cyclonev_lcell_comb \muxAluA|out[11]~17 (
// Equation(s):
// \muxAluA|out[11]~17_combout  = ( \mem_reg|Mux20~4_combout  & ( (!\con_unit|alua|out~0_combout ) # (\p|pc [11]) ) ) # ( !\mem_reg|Mux20~4_combout  & ( (\p|pc [11] & \con_unit|alua|out~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\p|pc [11]),
	.datad(!\con_unit|alua|out~0_combout ),
	.datae(gnd),
	.dataf(!\mem_reg|Mux20~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxAluA|out[11]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxAluA|out[11]~17 .extended_lut = "off";
defparam \muxAluA|out[11]~17 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \muxAluA|out[11]~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y10_N30
cyclonev_lcell_comb \muxAluB|out[10]~8 (
// Equation(s):
// \muxAluB|out[10]~8_combout  = ( \con_unit|alubsrc|out~combout  & ( \mem_reg|Mux53~9_combout  & ( \ins_mem|memory~34_combout  ) ) ) # ( !\con_unit|alubsrc|out~combout  & ( \mem_reg|Mux53~9_combout  & ( (!\ins_mem|memory~7_combout ) # 
// (\mem_reg|Mux53~4_combout ) ) ) ) # ( \con_unit|alubsrc|out~combout  & ( !\mem_reg|Mux53~9_combout  & ( \ins_mem|memory~34_combout  ) ) ) # ( !\con_unit|alubsrc|out~combout  & ( !\mem_reg|Mux53~9_combout  & ( (\ins_mem|memory~7_combout  & 
// \mem_reg|Mux53~4_combout ) ) ) )

	.dataa(!\ins_mem|memory~34_combout ),
	.datab(!\ins_mem|memory~7_combout ),
	.datac(!\mem_reg|Mux53~4_combout ),
	.datad(gnd),
	.datae(!\con_unit|alubsrc|out~combout ),
	.dataf(!\mem_reg|Mux53~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxAluB|out[10]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxAluB|out[10]~8 .extended_lut = "off";
defparam \muxAluB|out[10]~8 .lut_mask = 64'h03035555CFCF5555;
defparam \muxAluB|out[10]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y15_N24
cyclonev_lcell_comb \mem_reg|registers[5][9]~feeder (
// Equation(s):
// \mem_reg|registers[5][9]~feeder_combout  = ( \muxWrite|Mux22~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\muxWrite|Mux22~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|registers[5][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|registers[5][9]~feeder .extended_lut = "off";
defparam \mem_reg|registers[5][9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mem_reg|registers[5][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y15_N25
dffeas \mem_reg|registers[5][9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_reg|registers[5][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[5][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[5][9] .is_wysiwyg = "true";
defparam \mem_reg|registers[5][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y15_N57
cyclonev_lcell_comb \mem_reg|registers[4][9]~feeder (
// Equation(s):
// \mem_reg|registers[4][9]~feeder_combout  = ( \muxWrite|Mux22~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\muxWrite|Mux22~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|registers[4][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|registers[4][9]~feeder .extended_lut = "off";
defparam \mem_reg|registers[4][9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mem_reg|registers[4][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y15_N58
dffeas \mem_reg|registers[4][9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_reg|registers[4][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[4][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[4][9] .is_wysiwyg = "true";
defparam \mem_reg|registers[4][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y11_N11
dffeas \mem_reg|registers[6][9]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux22~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[6][9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[6][9]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_reg|registers[6][9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y11_N13
dffeas \mem_reg|registers[7][9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux22~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[7][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[7][9] .is_wysiwyg = "true";
defparam \mem_reg|registers[7][9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y11_N45
cyclonev_lcell_comb \mem_reg|Mux54~7 (
// Equation(s):
// \mem_reg|Mux54~7_combout  = ( \ins_mem|memory~20_combout  & ( \ins_mem|memory~17_combout  & ( \mem_reg|registers[7][9]~q  ) ) ) # ( !\ins_mem|memory~20_combout  & ( \ins_mem|memory~17_combout  & ( \mem_reg|registers[5][9]~q  ) ) ) # ( 
// \ins_mem|memory~20_combout  & ( !\ins_mem|memory~17_combout  & ( \mem_reg|registers[6][9]~DUPLICATE_q  ) ) ) # ( !\ins_mem|memory~20_combout  & ( !\ins_mem|memory~17_combout  & ( \mem_reg|registers[4][9]~q  ) ) )

	.dataa(!\mem_reg|registers[5][9]~q ),
	.datab(!\mem_reg|registers[4][9]~q ),
	.datac(!\mem_reg|registers[6][9]~DUPLICATE_q ),
	.datad(!\mem_reg|registers[7][9]~q ),
	.datae(!\ins_mem|memory~20_combout ),
	.dataf(!\ins_mem|memory~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux54~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux54~7 .extended_lut = "off";
defparam \mem_reg|Mux54~7 .lut_mask = 64'h33330F0F555500FF;
defparam \mem_reg|Mux54~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y12_N29
dffeas \mem_reg|registers[12][9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux22~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[12][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[12][9] .is_wysiwyg = "true";
defparam \mem_reg|registers[12][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y12_N49
dffeas \mem_reg|registers[13][9]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux22~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[13][9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[13][9]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_reg|registers[13][9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y11_N37
dffeas \mem_reg|registers[15][9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux22~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[15][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[15][9] .is_wysiwyg = "true";
defparam \mem_reg|registers[15][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y12_N38
dffeas \mem_reg|registers[14][9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux22~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[14][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[14][9] .is_wysiwyg = "true";
defparam \mem_reg|registers[14][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y12_N9
cyclonev_lcell_comb \mem_reg|Mux54~5 (
// Equation(s):
// \mem_reg|Mux54~5_combout  = ( \ins_mem|memory~20_combout  & ( \ins_mem|memory~17_combout  & ( \mem_reg|registers[15][9]~q  ) ) ) # ( !\ins_mem|memory~20_combout  & ( \ins_mem|memory~17_combout  & ( \mem_reg|registers[13][9]~DUPLICATE_q  ) ) ) # ( 
// \ins_mem|memory~20_combout  & ( !\ins_mem|memory~17_combout  & ( \mem_reg|registers[14][9]~q  ) ) ) # ( !\ins_mem|memory~20_combout  & ( !\ins_mem|memory~17_combout  & ( \mem_reg|registers[12][9]~q  ) ) )

	.dataa(!\mem_reg|registers[12][9]~q ),
	.datab(!\mem_reg|registers[13][9]~DUPLICATE_q ),
	.datac(!\mem_reg|registers[15][9]~q ),
	.datad(!\mem_reg|registers[14][9]~q ),
	.datae(!\ins_mem|memory~20_combout ),
	.dataf(!\ins_mem|memory~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux54~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux54~5 .extended_lut = "off";
defparam \mem_reg|Mux54~5 .lut_mask = 64'h555500FF33330F0F;
defparam \mem_reg|Mux54~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y10_N31
dffeas \mem_reg|registers[8][9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux22~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[8][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[8][9] .is_wysiwyg = "true";
defparam \mem_reg|registers[8][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y10_N14
dffeas \mem_reg|registers[11][9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux22~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[11][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[11][9] .is_wysiwyg = "true";
defparam \mem_reg|registers[11][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y10_N59
dffeas \mem_reg|registers[9][9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux22~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[9][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[9][9] .is_wysiwyg = "true";
defparam \mem_reg|registers[9][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y12_N52
dffeas \mem_reg|registers[10][9]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux22~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[10][9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[10][9]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_reg|registers[10][9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y10_N27
cyclonev_lcell_comb \mem_reg|Mux54~6 (
// Equation(s):
// \mem_reg|Mux54~6_combout  = ( \ins_mem|memory~17_combout  & ( \ins_mem|memory~20_combout  & ( \mem_reg|registers[11][9]~q  ) ) ) # ( !\ins_mem|memory~17_combout  & ( \ins_mem|memory~20_combout  & ( \mem_reg|registers[10][9]~DUPLICATE_q  ) ) ) # ( 
// \ins_mem|memory~17_combout  & ( !\ins_mem|memory~20_combout  & ( \mem_reg|registers[9][9]~q  ) ) ) # ( !\ins_mem|memory~17_combout  & ( !\ins_mem|memory~20_combout  & ( \mem_reg|registers[8][9]~q  ) ) )

	.dataa(!\mem_reg|registers[8][9]~q ),
	.datab(!\mem_reg|registers[11][9]~q ),
	.datac(!\mem_reg|registers[9][9]~q ),
	.datad(!\mem_reg|registers[10][9]~DUPLICATE_q ),
	.datae(!\ins_mem|memory~17_combout ),
	.dataf(!\ins_mem|memory~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux54~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux54~6 .extended_lut = "off";
defparam \mem_reg|Mux54~6 .lut_mask = 64'h55550F0F00FF3333;
defparam \mem_reg|Mux54~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y11_N36
cyclonev_lcell_comb \mem_reg|registers[2][9]~feeder (
// Equation(s):
// \mem_reg|registers[2][9]~feeder_combout  = ( \muxWrite|Mux22~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\muxWrite|Mux22~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|registers[2][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|registers[2][9]~feeder .extended_lut = "off";
defparam \mem_reg|registers[2][9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mem_reg|registers[2][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y11_N38
dffeas \mem_reg|registers[2][9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_reg|registers[2][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[2][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[2][9] .is_wysiwyg = "true";
defparam \mem_reg|registers[2][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y11_N48
cyclonev_lcell_comb \mem_reg|registers[1][9]~feeder (
// Equation(s):
// \mem_reg|registers[1][9]~feeder_combout  = ( \muxWrite|Mux22~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\muxWrite|Mux22~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|registers[1][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|registers[1][9]~feeder .extended_lut = "off";
defparam \mem_reg|registers[1][9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mem_reg|registers[1][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y11_N49
dffeas \mem_reg|registers[1][9]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_reg|registers[1][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[1][9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[1][9]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_reg|registers[1][9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y11_N3
cyclonev_lcell_comb \mem_reg|registers[3][9]~feeder (
// Equation(s):
// \mem_reg|registers[3][9]~feeder_combout  = ( \muxWrite|Mux22~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\muxWrite|Mux22~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|registers[3][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|registers[3][9]~feeder .extended_lut = "off";
defparam \mem_reg|registers[3][9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mem_reg|registers[3][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y11_N5
dffeas \mem_reg|registers[3][9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_reg|registers[3][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[3][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[3][9] .is_wysiwyg = "true";
defparam \mem_reg|registers[3][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y11_N42
cyclonev_lcell_comb \mem_reg|Mux54~8 (
// Equation(s):
// \mem_reg|Mux54~8_combout  = ( \ins_mem|memory~20_combout  & ( \ins_mem|memory~17_combout  & ( \mem_reg|registers[3][9]~q  ) ) ) # ( !\ins_mem|memory~20_combout  & ( \ins_mem|memory~17_combout  & ( \mem_reg|registers[1][9]~DUPLICATE_q  ) ) ) # ( 
// \ins_mem|memory~20_combout  & ( !\ins_mem|memory~17_combout  & ( \mem_reg|registers[2][9]~q  ) ) )

	.dataa(!\mem_reg|registers[2][9]~q ),
	.datab(!\mem_reg|registers[1][9]~DUPLICATE_q ),
	.datac(!\mem_reg|registers[3][9]~q ),
	.datad(gnd),
	.datae(!\ins_mem|memory~20_combout ),
	.dataf(!\ins_mem|memory~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux54~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux54~8 .extended_lut = "off";
defparam \mem_reg|Mux54~8 .lut_mask = 64'h0000555533330F0F;
defparam \mem_reg|Mux54~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y10_N24
cyclonev_lcell_comb \mem_reg|Mux54~9 (
// Equation(s):
// \mem_reg|Mux54~9_combout  = ( \mem_reg|Mux54~6_combout  & ( \mem_reg|Mux54~8_combout  & ( (!\ins_mem|memory~23_combout ) # ((!\ins_mem|memory~26_combout  & (\mem_reg|Mux54~7_combout )) # (\ins_mem|memory~26_combout  & ((\mem_reg|Mux54~5_combout )))) ) ) ) 
// # ( !\mem_reg|Mux54~6_combout  & ( \mem_reg|Mux54~8_combout  & ( (!\ins_mem|memory~26_combout  & ((!\ins_mem|memory~23_combout ) # ((\mem_reg|Mux54~7_combout )))) # (\ins_mem|memory~26_combout  & (\ins_mem|memory~23_combout  & ((\mem_reg|Mux54~5_combout 
// )))) ) ) ) # ( \mem_reg|Mux54~6_combout  & ( !\mem_reg|Mux54~8_combout  & ( (!\ins_mem|memory~26_combout  & (\ins_mem|memory~23_combout  & (\mem_reg|Mux54~7_combout ))) # (\ins_mem|memory~26_combout  & ((!\ins_mem|memory~23_combout ) # 
// ((\mem_reg|Mux54~5_combout )))) ) ) ) # ( !\mem_reg|Mux54~6_combout  & ( !\mem_reg|Mux54~8_combout  & ( (\ins_mem|memory~23_combout  & ((!\ins_mem|memory~26_combout  & (\mem_reg|Mux54~7_combout )) # (\ins_mem|memory~26_combout  & 
// ((\mem_reg|Mux54~5_combout ))))) ) ) )

	.dataa(!\ins_mem|memory~26_combout ),
	.datab(!\ins_mem|memory~23_combout ),
	.datac(!\mem_reg|Mux54~7_combout ),
	.datad(!\mem_reg|Mux54~5_combout ),
	.datae(!\mem_reg|Mux54~6_combout ),
	.dataf(!\mem_reg|Mux54~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux54~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux54~9 .extended_lut = "off";
defparam \mem_reg|Mux54~9 .lut_mask = 64'h021346578A9BCEDF;
defparam \mem_reg|Mux54~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y10_N3
cyclonev_lcell_comb \muxAluB|out[9]~9 (
// Equation(s):
// \muxAluB|out[9]~9_combout  = ( \mem_reg|Mux54~4_combout  & ( \mem_reg|Mux54~9_combout  & ( (!\con_unit|alubsrc|out~combout ) # (\ins_mem|memory~32_combout ) ) ) ) # ( !\mem_reg|Mux54~4_combout  & ( \mem_reg|Mux54~9_combout  & ( 
// (!\con_unit|alubsrc|out~combout  & (!\ins_mem|memory~7_combout )) # (\con_unit|alubsrc|out~combout  & ((\ins_mem|memory~32_combout ))) ) ) ) # ( \mem_reg|Mux54~4_combout  & ( !\mem_reg|Mux54~9_combout  & ( (!\con_unit|alubsrc|out~combout  & 
// (\ins_mem|memory~7_combout )) # (\con_unit|alubsrc|out~combout  & ((\ins_mem|memory~32_combout ))) ) ) ) # ( !\mem_reg|Mux54~4_combout  & ( !\mem_reg|Mux54~9_combout  & ( (\con_unit|alubsrc|out~combout  & \ins_mem|memory~32_combout ) ) ) )

	.dataa(!\ins_mem|memory~7_combout ),
	.datab(gnd),
	.datac(!\con_unit|alubsrc|out~combout ),
	.datad(!\ins_mem|memory~32_combout ),
	.datae(!\mem_reg|Mux54~4_combout ),
	.dataf(!\mem_reg|Mux54~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxAluB|out[9]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxAluB|out[9]~9 .extended_lut = "off";
defparam \muxAluB|out[9]~9 .lut_mask = 64'h000F505FA0AFF0FF;
defparam \muxAluB|out[9]~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y5_N36
cyclonev_lcell_comb \mem_reg|registers[14][8]~feeder (
// Equation(s):
// \mem_reg|registers[14][8]~feeder_combout  = ( \muxWrite|Mux23~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\muxWrite|Mux23~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|registers[14][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|registers[14][8]~feeder .extended_lut = "off";
defparam \mem_reg|registers[14][8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mem_reg|registers[14][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y5_N38
dffeas \mem_reg|registers[14][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_reg|registers[14][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[14][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[14][8] .is_wysiwyg = "true";
defparam \mem_reg|registers[14][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y8_N8
dffeas \mem_reg|registers[15][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux23~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[15][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[15][8] .is_wysiwyg = "true";
defparam \mem_reg|registers[15][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y7_N54
cyclonev_lcell_comb \mem_reg|registers[12][8]~feeder (
// Equation(s):
// \mem_reg|registers[12][8]~feeder_combout  = ( \muxWrite|Mux23~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\muxWrite|Mux23~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|registers[12][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|registers[12][8]~feeder .extended_lut = "off";
defparam \mem_reg|registers[12][8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mem_reg|registers[12][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y7_N55
dffeas \mem_reg|registers[12][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_reg|registers[12][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[12][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[12][8] .is_wysiwyg = "true";
defparam \mem_reg|registers[12][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y8_N49
dffeas \mem_reg|registers[13][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux23~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[13][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[13][8] .is_wysiwyg = "true";
defparam \mem_reg|registers[13][8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y5_N15
cyclonev_lcell_comb \mem_reg|Mux55~5 (
// Equation(s):
// \mem_reg|Mux55~5_combout  = ( \ins_mem|memory~20_combout  & ( \ins_mem|memory~17_combout  & ( \mem_reg|registers[15][8]~q  ) ) ) # ( !\ins_mem|memory~20_combout  & ( \ins_mem|memory~17_combout  & ( \mem_reg|registers[13][8]~q  ) ) ) # ( 
// \ins_mem|memory~20_combout  & ( !\ins_mem|memory~17_combout  & ( \mem_reg|registers[14][8]~q  ) ) ) # ( !\ins_mem|memory~20_combout  & ( !\ins_mem|memory~17_combout  & ( \mem_reg|registers[12][8]~q  ) ) )

	.dataa(!\mem_reg|registers[14][8]~q ),
	.datab(!\mem_reg|registers[15][8]~q ),
	.datac(!\mem_reg|registers[12][8]~q ),
	.datad(!\mem_reg|registers[13][8]~q ),
	.datae(!\ins_mem|memory~20_combout ),
	.dataf(!\ins_mem|memory~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux55~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux55~5 .extended_lut = "off";
defparam \mem_reg|Mux55~5 .lut_mask = 64'h0F0F555500FF3333;
defparam \mem_reg|Mux55~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y7_N49
dffeas \mem_reg|registers[5][8]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux23~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[5][8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[5][8]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_reg|registers[5][8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y7_N16
dffeas \mem_reg|registers[4][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux23~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[4][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[4][8] .is_wysiwyg = "true";
defparam \mem_reg|registers[4][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y5_N26
dffeas \mem_reg|registers[6][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux23~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[6][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[6][8] .is_wysiwyg = "true";
defparam \mem_reg|registers[6][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y7_N31
dffeas \mem_reg|registers[7][8]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux23~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[7][8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[7][8]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_reg|registers[7][8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y5_N27
cyclonev_lcell_comb \mem_reg|Mux55~7 (
// Equation(s):
// \mem_reg|Mux55~7_combout  = ( \ins_mem|memory~20_combout  & ( \ins_mem|memory~17_combout  & ( \mem_reg|registers[7][8]~DUPLICATE_q  ) ) ) # ( !\ins_mem|memory~20_combout  & ( \ins_mem|memory~17_combout  & ( \mem_reg|registers[5][8]~DUPLICATE_q  ) ) ) # ( 
// \ins_mem|memory~20_combout  & ( !\ins_mem|memory~17_combout  & ( \mem_reg|registers[6][8]~q  ) ) ) # ( !\ins_mem|memory~20_combout  & ( !\ins_mem|memory~17_combout  & ( \mem_reg|registers[4][8]~q  ) ) )

	.dataa(!\mem_reg|registers[5][8]~DUPLICATE_q ),
	.datab(!\mem_reg|registers[4][8]~q ),
	.datac(!\mem_reg|registers[6][8]~q ),
	.datad(!\mem_reg|registers[7][8]~DUPLICATE_q ),
	.datae(!\ins_mem|memory~20_combout ),
	.dataf(!\ins_mem|memory~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux55~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux55~7 .extended_lut = "off";
defparam \mem_reg|Mux55~7 .lut_mask = 64'h33330F0F555500FF;
defparam \mem_reg|Mux55~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y5_N56
dffeas \mem_reg|registers[10][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux23~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[10][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[10][8] .is_wysiwyg = "true";
defparam \mem_reg|registers[10][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y7_N18
cyclonev_lcell_comb \mem_reg|registers[11][8]~feeder (
// Equation(s):
// \mem_reg|registers[11][8]~feeder_combout  = ( \muxWrite|Mux23~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\muxWrite|Mux23~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|registers[11][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|registers[11][8]~feeder .extended_lut = "off";
defparam \mem_reg|registers[11][8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mem_reg|registers[11][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y7_N19
dffeas \mem_reg|registers[11][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_reg|registers[11][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[11][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[11][8] .is_wysiwyg = "true";
defparam \mem_reg|registers[11][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y8_N0
cyclonev_lcell_comb \mem_reg|registers[9][8]~feeder (
// Equation(s):
// \mem_reg|registers[9][8]~feeder_combout  = ( \muxWrite|Mux23~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\muxWrite|Mux23~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|registers[9][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|registers[9][8]~feeder .extended_lut = "off";
defparam \mem_reg|registers[9][8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mem_reg|registers[9][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y8_N1
dffeas \mem_reg|registers[9][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_reg|registers[9][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[9][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[9][8] .is_wysiwyg = "true";
defparam \mem_reg|registers[9][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y7_N0
cyclonev_lcell_comb \mem_reg|registers[8][8]~feeder (
// Equation(s):
// \mem_reg|registers[8][8]~feeder_combout  = ( \muxWrite|Mux23~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\muxWrite|Mux23~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|registers[8][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|registers[8][8]~feeder .extended_lut = "off";
defparam \mem_reg|registers[8][8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mem_reg|registers[8][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y7_N1
dffeas \mem_reg|registers[8][8]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_reg|registers[8][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[8][8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[8][8]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_reg|registers[8][8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y5_N0
cyclonev_lcell_comb \mem_reg|Mux55~6 (
// Equation(s):
// \mem_reg|Mux55~6_combout  = ( \ins_mem|memory~20_combout  & ( \ins_mem|memory~17_combout  & ( \mem_reg|registers[11][8]~q  ) ) ) # ( !\ins_mem|memory~20_combout  & ( \ins_mem|memory~17_combout  & ( \mem_reg|registers[9][8]~q  ) ) ) # ( 
// \ins_mem|memory~20_combout  & ( !\ins_mem|memory~17_combout  & ( \mem_reg|registers[10][8]~q  ) ) ) # ( !\ins_mem|memory~20_combout  & ( !\ins_mem|memory~17_combout  & ( \mem_reg|registers[8][8]~DUPLICATE_q  ) ) )

	.dataa(!\mem_reg|registers[10][8]~q ),
	.datab(!\mem_reg|registers[11][8]~q ),
	.datac(!\mem_reg|registers[9][8]~q ),
	.datad(!\mem_reg|registers[8][8]~DUPLICATE_q ),
	.datae(!\ins_mem|memory~20_combout ),
	.dataf(!\ins_mem|memory~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux55~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux55~6 .extended_lut = "off";
defparam \mem_reg|Mux55~6 .lut_mask = 64'h00FF55550F0F3333;
defparam \mem_reg|Mux55~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y6_N56
dffeas \mem_reg|registers[3][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux23~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[3][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[3][8] .is_wysiwyg = "true";
defparam \mem_reg|registers[3][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y6_N47
dffeas \mem_reg|registers[1][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux23~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[1][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[1][8] .is_wysiwyg = "true";
defparam \mem_reg|registers[1][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y6_N5
dffeas \mem_reg|registers[2][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux23~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[2][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[2][8] .is_wysiwyg = "true";
defparam \mem_reg|registers[2][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y6_N39
cyclonev_lcell_comb \mem_reg|Mux55~8 (
// Equation(s):
// \mem_reg|Mux55~8_combout  = ( \ins_mem|memory~20_combout  & ( \ins_mem|memory~17_combout  & ( \mem_reg|registers[3][8]~q  ) ) ) # ( !\ins_mem|memory~20_combout  & ( \ins_mem|memory~17_combout  & ( \mem_reg|registers[1][8]~q  ) ) ) # ( 
// \ins_mem|memory~20_combout  & ( !\ins_mem|memory~17_combout  & ( \mem_reg|registers[2][8]~q  ) ) )

	.dataa(!\mem_reg|registers[3][8]~q ),
	.datab(gnd),
	.datac(!\mem_reg|registers[1][8]~q ),
	.datad(!\mem_reg|registers[2][8]~q ),
	.datae(!\ins_mem|memory~20_combout ),
	.dataf(!\ins_mem|memory~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux55~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux55~8 .extended_lut = "off";
defparam \mem_reg|Mux55~8 .lut_mask = 64'h000000FF0F0F5555;
defparam \mem_reg|Mux55~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y5_N42
cyclonev_lcell_comb \mem_reg|Mux55~9 (
// Equation(s):
// \mem_reg|Mux55~9_combout  = ( \mem_reg|Mux55~6_combout  & ( \mem_reg|Mux55~8_combout  & ( (!\ins_mem|memory~23_combout ) # ((!\ins_mem|memory~26_combout  & ((\mem_reg|Mux55~7_combout ))) # (\ins_mem|memory~26_combout  & (\mem_reg|Mux55~5_combout ))) ) ) ) 
// # ( !\mem_reg|Mux55~6_combout  & ( \mem_reg|Mux55~8_combout  & ( (!\ins_mem|memory~26_combout  & (((!\ins_mem|memory~23_combout ) # (\mem_reg|Mux55~7_combout )))) # (\ins_mem|memory~26_combout  & (\mem_reg|Mux55~5_combout  & ((\ins_mem|memory~23_combout 
// )))) ) ) ) # ( \mem_reg|Mux55~6_combout  & ( !\mem_reg|Mux55~8_combout  & ( (!\ins_mem|memory~26_combout  & (((\mem_reg|Mux55~7_combout  & \ins_mem|memory~23_combout )))) # (\ins_mem|memory~26_combout  & (((!\ins_mem|memory~23_combout )) # 
// (\mem_reg|Mux55~5_combout ))) ) ) ) # ( !\mem_reg|Mux55~6_combout  & ( !\mem_reg|Mux55~8_combout  & ( (\ins_mem|memory~23_combout  & ((!\ins_mem|memory~26_combout  & ((\mem_reg|Mux55~7_combout ))) # (\ins_mem|memory~26_combout  & (\mem_reg|Mux55~5_combout 
// )))) ) ) )

	.dataa(!\ins_mem|memory~26_combout ),
	.datab(!\mem_reg|Mux55~5_combout ),
	.datac(!\mem_reg|Mux55~7_combout ),
	.datad(!\ins_mem|memory~23_combout ),
	.datae(!\mem_reg|Mux55~6_combout ),
	.dataf(!\mem_reg|Mux55~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux55~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux55~9 .extended_lut = "off";
defparam \mem_reg|Mux55~9 .lut_mask = 64'h001B551BAA1BFF1B;
defparam \mem_reg|Mux55~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y5_N6
cyclonev_lcell_comb \muxAluB|out[8]~10 (
// Equation(s):
// \muxAluB|out[8]~10_combout  = ( \con_unit|alubsrc|out~combout  & ( \mem_reg|Mux55~9_combout  & ( \ins_mem|memory~39_combout  ) ) ) # ( !\con_unit|alubsrc|out~combout  & ( \mem_reg|Mux55~9_combout  & ( (!\ins_mem|memory~7_combout ) # 
// (\mem_reg|Mux55~4_combout ) ) ) ) # ( \con_unit|alubsrc|out~combout  & ( !\mem_reg|Mux55~9_combout  & ( \ins_mem|memory~39_combout  ) ) ) # ( !\con_unit|alubsrc|out~combout  & ( !\mem_reg|Mux55~9_combout  & ( (\mem_reg|Mux55~4_combout  & 
// \ins_mem|memory~7_combout ) ) ) )

	.dataa(!\ins_mem|memory~39_combout ),
	.datab(gnd),
	.datac(!\mem_reg|Mux55~4_combout ),
	.datad(!\ins_mem|memory~7_combout ),
	.datae(!\con_unit|alubsrc|out~combout ),
	.dataf(!\mem_reg|Mux55~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxAluB|out[8]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxAluB|out[8]~10 .extended_lut = "off";
defparam \muxAluB|out[8]~10 .lut_mask = 64'h000F5555FF0F5555;
defparam \muxAluB|out[8]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y12_N18
cyclonev_lcell_comb \mem_reg|Mux24~0 (
// Equation(s):
// \mem_reg|Mux24~0_combout  = ( \ins_mem|memory~36_combout  & ( \ins_mem|memory~10_combout  & ( (!\ins_mem|memory~33_combout  & (\mem_reg|registers[8][7]~q )) # (\ins_mem|memory~33_combout  & ((\mem_reg|registers[12][7]~q ))) ) ) ) # ( 
// !\ins_mem|memory~36_combout  & ( \ins_mem|memory~10_combout  & ( (\ins_mem|memory~33_combout  & \mem_reg|registers[4][7]~q ) ) ) ) # ( \ins_mem|memory~36_combout  & ( !\ins_mem|memory~10_combout  & ( \mem_reg|registers[8][7]~q  ) ) )

	.dataa(!\mem_reg|registers[8][7]~q ),
	.datab(!\mem_reg|registers[12][7]~q ),
	.datac(!\ins_mem|memory~33_combout ),
	.datad(!\mem_reg|registers[4][7]~q ),
	.datae(!\ins_mem|memory~36_combout ),
	.dataf(!\ins_mem|memory~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux24~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux24~0 .extended_lut = "off";
defparam \mem_reg|Mux24~0 .lut_mask = 64'h00005555000F5353;
defparam \mem_reg|Mux24~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y8_N33
cyclonev_lcell_comb \mem_reg|Mux24~3 (
// Equation(s):
// \mem_reg|Mux24~3_combout  = ( \ins_mem|memory~34_combout  & ( \ins_mem|memory~36_combout  & ( \mem_reg|registers[15][7]~q  ) ) ) # ( !\ins_mem|memory~34_combout  & ( \ins_mem|memory~36_combout  & ( \mem_reg|registers[11][7]~q  ) ) ) # ( 
// \ins_mem|memory~34_combout  & ( !\ins_mem|memory~36_combout  & ( \mem_reg|registers[7][7]~q  ) ) ) # ( !\ins_mem|memory~34_combout  & ( !\ins_mem|memory~36_combout  & ( \mem_reg|registers[3][7]~q  ) ) )

	.dataa(!\mem_reg|registers[11][7]~q ),
	.datab(!\mem_reg|registers[3][7]~q ),
	.datac(!\mem_reg|registers[15][7]~q ),
	.datad(!\mem_reg|registers[7][7]~q ),
	.datae(!\ins_mem|memory~34_combout ),
	.dataf(!\ins_mem|memory~36_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux24~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux24~3 .extended_lut = "off";
defparam \mem_reg|Mux24~3 .lut_mask = 64'h333300FF55550F0F;
defparam \mem_reg|Mux24~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y14_N43
dffeas \mem_reg|registers[2][7]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux24~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[2][7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[2][7]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_reg|registers[2][7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y13_N51
cyclonev_lcell_comb \mem_reg|Mux24~2 (
// Equation(s):
// \mem_reg|Mux24~2_combout  = ( \ins_mem|memory~34_combout  & ( \ins_mem|memory~36_combout  & ( \mem_reg|registers[14][7]~DUPLICATE_q  ) ) ) # ( !\ins_mem|memory~34_combout  & ( \ins_mem|memory~36_combout  & ( \mem_reg|registers[10][7]~DUPLICATE_q  ) ) ) # 
// ( \ins_mem|memory~34_combout  & ( !\ins_mem|memory~36_combout  & ( \mem_reg|registers[6][7]~q  ) ) ) # ( !\ins_mem|memory~34_combout  & ( !\ins_mem|memory~36_combout  & ( \mem_reg|registers[2][7]~DUPLICATE_q  ) ) )

	.dataa(!\mem_reg|registers[14][7]~DUPLICATE_q ),
	.datab(!\mem_reg|registers[10][7]~DUPLICATE_q ),
	.datac(!\mem_reg|registers[2][7]~DUPLICATE_q ),
	.datad(!\mem_reg|registers[6][7]~q ),
	.datae(!\ins_mem|memory~34_combout ),
	.dataf(!\ins_mem|memory~36_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux24~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux24~2 .extended_lut = "off";
defparam \mem_reg|Mux24~2 .lut_mask = 64'h0F0F00FF33335555;
defparam \mem_reg|Mux24~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y15_N44
dffeas \mem_reg|registers[9][7]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux24~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[9][7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[9][7]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_reg|registers[9][7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y14_N22
dffeas \mem_reg|registers[1][7]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux24~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[1][7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[1][7]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_reg|registers[1][7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y15_N57
cyclonev_lcell_comb \mem_reg|Mux24~1 (
// Equation(s):
// \mem_reg|Mux24~1_combout  = ( \ins_mem|memory~34_combout  & ( \ins_mem|memory~36_combout  & ( \mem_reg|registers[13][7]~q  ) ) ) # ( !\ins_mem|memory~34_combout  & ( \ins_mem|memory~36_combout  & ( \mem_reg|registers[9][7]~DUPLICATE_q  ) ) ) # ( 
// \ins_mem|memory~34_combout  & ( !\ins_mem|memory~36_combout  & ( \mem_reg|registers[5][7]~q  ) ) ) # ( !\ins_mem|memory~34_combout  & ( !\ins_mem|memory~36_combout  & ( \mem_reg|registers[1][7]~DUPLICATE_q  ) ) )

	.dataa(!\mem_reg|registers[5][7]~q ),
	.datab(!\mem_reg|registers[9][7]~DUPLICATE_q ),
	.datac(!\mem_reg|registers[13][7]~q ),
	.datad(!\mem_reg|registers[1][7]~DUPLICATE_q ),
	.datae(!\ins_mem|memory~34_combout ),
	.dataf(!\ins_mem|memory~36_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux24~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux24~1 .extended_lut = "off";
defparam \mem_reg|Mux24~1 .lut_mask = 64'h00FF555533330F0F;
defparam \mem_reg|Mux24~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y10_N54
cyclonev_lcell_comb \mem_reg|Mux24~4 (
// Equation(s):
// \mem_reg|Mux24~4_combout  = ( \mem_reg|Mux24~2_combout  & ( \mem_reg|Mux24~1_combout  & ( (!\ins_mem|memory~39_combout  & (((\mem_reg|Mux24~0_combout )) # (\ins_mem|memory~32_combout ))) # (\ins_mem|memory~39_combout  & ((!\ins_mem|memory~32_combout ) # 
// ((\mem_reg|Mux24~3_combout )))) ) ) ) # ( !\mem_reg|Mux24~2_combout  & ( \mem_reg|Mux24~1_combout  & ( (!\ins_mem|memory~39_combout  & (!\ins_mem|memory~32_combout  & (\mem_reg|Mux24~0_combout ))) # (\ins_mem|memory~39_combout  & 
// ((!\ins_mem|memory~32_combout ) # ((\mem_reg|Mux24~3_combout )))) ) ) ) # ( \mem_reg|Mux24~2_combout  & ( !\mem_reg|Mux24~1_combout  & ( (!\ins_mem|memory~39_combout  & (((\mem_reg|Mux24~0_combout )) # (\ins_mem|memory~32_combout ))) # 
// (\ins_mem|memory~39_combout  & (\ins_mem|memory~32_combout  & ((\mem_reg|Mux24~3_combout )))) ) ) ) # ( !\mem_reg|Mux24~2_combout  & ( !\mem_reg|Mux24~1_combout  & ( (!\ins_mem|memory~39_combout  & (!\ins_mem|memory~32_combout  & (\mem_reg|Mux24~0_combout 
// ))) # (\ins_mem|memory~39_combout  & (\ins_mem|memory~32_combout  & ((\mem_reg|Mux24~3_combout )))) ) ) )

	.dataa(!\ins_mem|memory~39_combout ),
	.datab(!\ins_mem|memory~32_combout ),
	.datac(!\mem_reg|Mux24~0_combout ),
	.datad(!\mem_reg|Mux24~3_combout ),
	.datae(!\mem_reg|Mux24~2_combout ),
	.dataf(!\mem_reg|Mux24~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux24~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux24~4 .extended_lut = "off";
defparam \mem_reg|Mux24~4 .lut_mask = 64'h08192A3B4C5D6E7F;
defparam \mem_reg|Mux24~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y10_N27
cyclonev_lcell_comb \muxAluA|out[7]~7 (
// Equation(s):
// \muxAluA|out[7]~7_combout  = ( \mem_reg|Mux24~4_combout  & ( \p|pc[7]~DUPLICATE_q  ) ) # ( !\mem_reg|Mux24~4_combout  & ( \p|pc[7]~DUPLICATE_q  & ( \con_unit|alua|out~0_combout  ) ) ) # ( \mem_reg|Mux24~4_combout  & ( !\p|pc[7]~DUPLICATE_q  & ( 
// !\con_unit|alua|out~0_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\con_unit|alua|out~0_combout ),
	.datad(gnd),
	.datae(!\mem_reg|Mux24~4_combout ),
	.dataf(!\p|pc[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxAluA|out[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxAluA|out[7]~7 .extended_lut = "off";
defparam \muxAluA|out[7]~7 .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \muxAluA|out[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y13_N48
cyclonev_lcell_comb \muxAluB|out[6]~3 (
// Equation(s):
// \muxAluB|out[6]~3_combout  = ( \mem_reg|Mux57~9_combout  & ( (!\con_unit|alubsrc|out~combout  & ((!\ins_mem|memory~7_combout ) # ((\mem_reg|Mux57~4_combout )))) # (\con_unit|alubsrc|out~combout  & (((\ins_mem|instruction[13]~0_combout )))) ) ) # ( 
// !\mem_reg|Mux57~9_combout  & ( (!\con_unit|alubsrc|out~combout  & (\ins_mem|memory~7_combout  & ((\mem_reg|Mux57~4_combout )))) # (\con_unit|alubsrc|out~combout  & (((\ins_mem|instruction[13]~0_combout )))) ) )

	.dataa(!\con_unit|alubsrc|out~combout ),
	.datab(!\ins_mem|memory~7_combout ),
	.datac(!\ins_mem|instruction[13]~0_combout ),
	.datad(!\mem_reg|Mux57~4_combout ),
	.datae(gnd),
	.dataf(!\mem_reg|Mux57~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxAluB|out[6]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxAluB|out[6]~3 .extended_lut = "off";
defparam \muxAluB|out[6]~3 .lut_mask = 64'h052705278DAF8DAF;
defparam \muxAluB|out[6]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y13_N18
cyclonev_lcell_comb \muxAluB|out[5]~4 (
// Equation(s):
// \muxAluB|out[5]~4_combout  = ( \mem_reg|Mux58~4_combout  & ( (!\con_unit|alubsrc|out~combout  & ((\mem_reg|Mux58~9_combout ) # (\ins_mem|memory~7_combout ))) ) ) # ( !\mem_reg|Mux58~4_combout  & ( (!\ins_mem|memory~7_combout  & 
// (!\con_unit|alubsrc|out~combout  & \mem_reg|Mux58~9_combout )) ) )

	.dataa(gnd),
	.datab(!\ins_mem|memory~7_combout ),
	.datac(!\con_unit|alubsrc|out~combout ),
	.datad(!\mem_reg|Mux58~9_combout ),
	.datae(gnd),
	.dataf(!\mem_reg|Mux58~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxAluB|out[5]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxAluB|out[5]~4 .extended_lut = "off";
defparam \muxAluB|out[5]~4 .lut_mask = 64'h00C000C030F030F0;
defparam \muxAluB|out[5]~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y13_N0
cyclonev_lcell_comb \muxAluB|out[4]~6 (
// Equation(s):
// \muxAluB|out[4]~6_combout  = ( \ins_mem|memory~7_combout  & ( \mem_reg|Mux59~4_combout  & ( (!\con_unit|alubsrc|out~combout ) # ((\ins_mem|memory~15_combout  & \ins_mem|memory~10_combout )) ) ) ) # ( !\ins_mem|memory~7_combout  & ( 
// \mem_reg|Mux59~4_combout  & ( (!\con_unit|alubsrc|out~combout  & (((\mem_reg|Mux59~9_combout )))) # (\con_unit|alubsrc|out~combout  & (\ins_mem|memory~15_combout  & (\ins_mem|memory~10_combout ))) ) ) ) # ( \ins_mem|memory~7_combout  & ( 
// !\mem_reg|Mux59~4_combout  & ( (\ins_mem|memory~15_combout  & (\ins_mem|memory~10_combout  & \con_unit|alubsrc|out~combout )) ) ) ) # ( !\ins_mem|memory~7_combout  & ( !\mem_reg|Mux59~4_combout  & ( (!\con_unit|alubsrc|out~combout  & 
// (((\mem_reg|Mux59~9_combout )))) # (\con_unit|alubsrc|out~combout  & (\ins_mem|memory~15_combout  & (\ins_mem|memory~10_combout ))) ) ) )

	.dataa(!\ins_mem|memory~15_combout ),
	.datab(!\ins_mem|memory~10_combout ),
	.datac(!\con_unit|alubsrc|out~combout ),
	.datad(!\mem_reg|Mux59~9_combout ),
	.datae(!\ins_mem|memory~7_combout ),
	.dataf(!\mem_reg|Mux59~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxAluB|out[4]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxAluB|out[4]~6 .extended_lut = "off";
defparam \muxAluB|out[4]~6 .lut_mask = 64'h01F1010101F1F1F1;
defparam \muxAluB|out[4]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y11_N39
cyclonev_lcell_comb \muxAluB|out[3]~5 (
// Equation(s):
// \muxAluB|out[3]~5_combout  = ( \mem_reg|Mux60~9_combout  & ( \mem_reg|Mux60~4_combout  & ( (!\con_unit|alubsrc|out~combout ) # (\ins_mem|memory~14_combout ) ) ) ) # ( !\mem_reg|Mux60~9_combout  & ( \mem_reg|Mux60~4_combout  & ( 
// (!\con_unit|alubsrc|out~combout  & (\ins_mem|memory~7_combout )) # (\con_unit|alubsrc|out~combout  & ((\ins_mem|memory~14_combout ))) ) ) ) # ( \mem_reg|Mux60~9_combout  & ( !\mem_reg|Mux60~4_combout  & ( (!\con_unit|alubsrc|out~combout  & 
// (!\ins_mem|memory~7_combout )) # (\con_unit|alubsrc|out~combout  & ((\ins_mem|memory~14_combout ))) ) ) ) # ( !\mem_reg|Mux60~9_combout  & ( !\mem_reg|Mux60~4_combout  & ( (\ins_mem|memory~14_combout  & \con_unit|alubsrc|out~combout ) ) ) )

	.dataa(gnd),
	.datab(!\ins_mem|memory~7_combout ),
	.datac(!\ins_mem|memory~14_combout ),
	.datad(!\con_unit|alubsrc|out~combout ),
	.datae(!\mem_reg|Mux60~9_combout ),
	.dataf(!\mem_reg|Mux60~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxAluB|out[3]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxAluB|out[3]~5 .extended_lut = "off";
defparam \muxAluB|out[3]~5 .lut_mask = 64'h000FCC0F330FFF0F;
defparam \muxAluB|out[3]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y11_N42
cyclonev_lcell_comb \muxAluB|out[2]~2 (
// Equation(s):
// \muxAluB|out[2]~2_combout  = ( \mem_reg|Mux61~9_combout  & ( \mem_reg|Mux61~4_combout  & ( (!\con_unit|alubsrc|out~combout ) # ((\ins_mem|memory~12_combout  & \ins_mem|memory~10_combout )) ) ) ) # ( !\mem_reg|Mux61~9_combout  & ( \mem_reg|Mux61~4_combout  
// & ( (!\con_unit|alubsrc|out~combout  & (((\ins_mem|memory~7_combout )))) # (\con_unit|alubsrc|out~combout  & (\ins_mem|memory~12_combout  & (\ins_mem|memory~10_combout ))) ) ) ) # ( \mem_reg|Mux61~9_combout  & ( !\mem_reg|Mux61~4_combout  & ( 
// (!\con_unit|alubsrc|out~combout  & (((!\ins_mem|memory~7_combout )))) # (\con_unit|alubsrc|out~combout  & (\ins_mem|memory~12_combout  & (\ins_mem|memory~10_combout ))) ) ) ) # ( !\mem_reg|Mux61~9_combout  & ( !\mem_reg|Mux61~4_combout  & ( 
// (\con_unit|alubsrc|out~combout  & (\ins_mem|memory~12_combout  & \ins_mem|memory~10_combout )) ) ) )

	.dataa(!\con_unit|alubsrc|out~combout ),
	.datab(!\ins_mem|memory~12_combout ),
	.datac(!\ins_mem|memory~10_combout ),
	.datad(!\ins_mem|memory~7_combout ),
	.datae(!\mem_reg|Mux61~9_combout ),
	.dataf(!\mem_reg|Mux61~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxAluB|out[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxAluB|out[2]~2 .extended_lut = "off";
defparam \muxAluB|out[2]~2 .lut_mask = 64'h0101AB0101ABABAB;
defparam \muxAluB|out[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y11_N36
cyclonev_lcell_comb \alu|Add0~125 (
// Equation(s):
// \alu|Add0~125_sumout  = SUM(( \muxAluA|out[1]~30_combout  ) + ( !\muxAluB|out[1]~26_combout  $ (((!\ins_mem|memory~30_combout ) # ((!\con_unit|aluop|Mux|Mux3~0_combout ) # (\ins_mem|LessThan0~2_combout )))) ) + ( \alu|Add0~122  ))
// \alu|Add0~126  = CARRY(( \muxAluA|out[1]~30_combout  ) + ( !\muxAluB|out[1]~26_combout  $ (((!\ins_mem|memory~30_combout ) # ((!\con_unit|aluop|Mux|Mux3~0_combout ) # (\ins_mem|LessThan0~2_combout )))) ) + ( \alu|Add0~122  ))

	.dataa(!\ins_mem|memory~30_combout ),
	.datab(!\ins_mem|LessThan0~2_combout ),
	.datac(!\con_unit|aluop|Mux|Mux3~0_combout ),
	.datad(!\muxAluA|out[1]~30_combout ),
	.datae(gnd),
	.dataf(!\muxAluB|out[1]~26_combout ),
	.datag(gnd),
	.cin(\alu|Add0~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~125_sumout ),
	.cout(\alu|Add0~126 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~125 .extended_lut = "off";
defparam \alu|Add0~125 .lut_mask = 64'h0000FB04000000FF;
defparam \alu|Add0~125 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y11_N39
cyclonev_lcell_comb \alu|Add0~9 (
// Equation(s):
// \alu|Add0~9_sumout  = SUM(( \muxAluA|out[2]~2_combout  ) + ( !\muxAluB|out[2]~2_combout  $ (((!\ins_mem|memory~30_combout ) # ((!\con_unit|aluop|Mux|Mux3~0_combout ) # (\ins_mem|LessThan0~2_combout )))) ) + ( \alu|Add0~126  ))
// \alu|Add0~10  = CARRY(( \muxAluA|out[2]~2_combout  ) + ( !\muxAluB|out[2]~2_combout  $ (((!\ins_mem|memory~30_combout ) # ((!\con_unit|aluop|Mux|Mux3~0_combout ) # (\ins_mem|LessThan0~2_combout )))) ) + ( \alu|Add0~126  ))

	.dataa(!\ins_mem|memory~30_combout ),
	.datab(!\ins_mem|LessThan0~2_combout ),
	.datac(!\con_unit|aluop|Mux|Mux3~0_combout ),
	.datad(!\muxAluA|out[2]~2_combout ),
	.datae(gnd),
	.dataf(!\muxAluB|out[2]~2_combout ),
	.datag(gnd),
	.cin(\alu|Add0~126 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~9_sumout ),
	.cout(\alu|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~9 .extended_lut = "off";
defparam \alu|Add0~9 .lut_mask = 64'h0000FB04000000FF;
defparam \alu|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y11_N42
cyclonev_lcell_comb \alu|Add0~21 (
// Equation(s):
// \alu|Add0~21_sumout  = SUM(( !\muxAluB|out[3]~5_combout  $ (((!\ins_mem|memory~30_combout ) # ((!\con_unit|aluop|Mux|Mux3~0_combout ) # (\ins_mem|LessThan0~2_combout )))) ) + ( \muxAluA|out[3]~5_combout  ) + ( \alu|Add0~10  ))
// \alu|Add0~22  = CARRY(( !\muxAluB|out[3]~5_combout  $ (((!\ins_mem|memory~30_combout ) # ((!\con_unit|aluop|Mux|Mux3~0_combout ) # (\ins_mem|LessThan0~2_combout )))) ) + ( \muxAluA|out[3]~5_combout  ) + ( \alu|Add0~10  ))

	.dataa(!\ins_mem|memory~30_combout ),
	.datab(!\ins_mem|LessThan0~2_combout ),
	.datac(!\con_unit|aluop|Mux|Mux3~0_combout ),
	.datad(!\muxAluB|out[3]~5_combout ),
	.datae(gnd),
	.dataf(!\muxAluA|out[3]~5_combout ),
	.datag(gnd),
	.cin(\alu|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~21_sumout ),
	.cout(\alu|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~21 .extended_lut = "off";
defparam \alu|Add0~21 .lut_mask = 64'h0000FF00000004FB;
defparam \alu|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y11_N45
cyclonev_lcell_comb \alu|Add0~25 (
// Equation(s):
// \alu|Add0~25_sumout  = SUM(( \muxAluA|out[4]~6_combout  ) + ( !\muxAluB|out[4]~6_combout  $ (((!\ins_mem|memory~30_combout ) # ((!\con_unit|aluop|Mux|Mux3~0_combout ) # (\ins_mem|LessThan0~2_combout )))) ) + ( \alu|Add0~22  ))
// \alu|Add0~26  = CARRY(( \muxAluA|out[4]~6_combout  ) + ( !\muxAluB|out[4]~6_combout  $ (((!\ins_mem|memory~30_combout ) # ((!\con_unit|aluop|Mux|Mux3~0_combout ) # (\ins_mem|LessThan0~2_combout )))) ) + ( \alu|Add0~22  ))

	.dataa(!\ins_mem|memory~30_combout ),
	.datab(!\ins_mem|LessThan0~2_combout ),
	.datac(!\con_unit|aluop|Mux|Mux3~0_combout ),
	.datad(!\muxAluA|out[4]~6_combout ),
	.datae(gnd),
	.dataf(!\muxAluB|out[4]~6_combout ),
	.datag(gnd),
	.cin(\alu|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~25_sumout ),
	.cout(\alu|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~25 .extended_lut = "off";
defparam \alu|Add0~25 .lut_mask = 64'h0000FB04000000FF;
defparam \alu|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y11_N48
cyclonev_lcell_comb \alu|Add0~17 (
// Equation(s):
// \alu|Add0~17_sumout  = SUM(( \muxAluA|out[5]~4_combout  ) + ( ((\ins_mem|memory~30_combout  & (\con_unit|aluop|Mux|Mux3~0_combout  & !\ins_mem|LessThan0~2_combout ))) # (\muxAluB|out[5]~4_combout ) ) + ( \alu|Add0~26  ))
// \alu|Add0~18  = CARRY(( \muxAluA|out[5]~4_combout  ) + ( ((\ins_mem|memory~30_combout  & (\con_unit|aluop|Mux|Mux3~0_combout  & !\ins_mem|LessThan0~2_combout ))) # (\muxAluB|out[5]~4_combout ) ) + ( \alu|Add0~26  ))

	.dataa(!\ins_mem|memory~30_combout ),
	.datab(!\con_unit|aluop|Mux|Mux3~0_combout ),
	.datac(!\muxAluB|out[5]~4_combout ),
	.datad(!\muxAluA|out[5]~4_combout ),
	.datae(gnd),
	.dataf(!\ins_mem|LessThan0~2_combout ),
	.datag(gnd),
	.cin(\alu|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~17_sumout ),
	.cout(\alu|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~17 .extended_lut = "off";
defparam \alu|Add0~17 .lut_mask = 64'h0000E0F0000000FF;
defparam \alu|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y11_N51
cyclonev_lcell_comb \alu|Add0~13 (
// Equation(s):
// \alu|Add0~13_sumout  = SUM(( !\muxAluB|out[6]~3_combout  $ (((!\ins_mem|memory~30_combout ) # ((!\con_unit|aluop|Mux|Mux3~0_combout ) # (\ins_mem|LessThan0~2_combout )))) ) + ( \muxAluA|out[6]~3_combout  ) + ( \alu|Add0~18  ))
// \alu|Add0~14  = CARRY(( !\muxAluB|out[6]~3_combout  $ (((!\ins_mem|memory~30_combout ) # ((!\con_unit|aluop|Mux|Mux3~0_combout ) # (\ins_mem|LessThan0~2_combout )))) ) + ( \muxAluA|out[6]~3_combout  ) + ( \alu|Add0~18  ))

	.dataa(!\ins_mem|memory~30_combout ),
	.datab(!\con_unit|aluop|Mux|Mux3~0_combout ),
	.datac(!\ins_mem|LessThan0~2_combout ),
	.datad(!\muxAluB|out[6]~3_combout ),
	.datae(gnd),
	.dataf(!\muxAluA|out[6]~3_combout ),
	.datag(gnd),
	.cin(\alu|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~13_sumout ),
	.cout(\alu|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~13 .extended_lut = "off";
defparam \alu|Add0~13 .lut_mask = 64'h0000FF00000010EF;
defparam \alu|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y11_N54
cyclonev_lcell_comb \alu|Add0~29 (
// Equation(s):
// \alu|Add0~29_sumout  = SUM(( ((\ins_mem|memory~30_combout  & (!\ins_mem|LessThan0~2_combout  & \con_unit|aluop|Mux|Mux3~0_combout ))) # (\muxAluB|out[7]~7_combout ) ) + ( \muxAluA|out[7]~7_combout  ) + ( \alu|Add0~14  ))
// \alu|Add0~30  = CARRY(( ((\ins_mem|memory~30_combout  & (!\ins_mem|LessThan0~2_combout  & \con_unit|aluop|Mux|Mux3~0_combout ))) # (\muxAluB|out[7]~7_combout ) ) + ( \muxAluA|out[7]~7_combout  ) + ( \alu|Add0~14  ))

	.dataa(!\ins_mem|memory~30_combout ),
	.datab(!\ins_mem|LessThan0~2_combout ),
	.datac(!\con_unit|aluop|Mux|Mux3~0_combout ),
	.datad(!\muxAluB|out[7]~7_combout ),
	.datae(gnd),
	.dataf(!\muxAluA|out[7]~7_combout ),
	.datag(gnd),
	.cin(\alu|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~29_sumout ),
	.cout(\alu|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~29 .extended_lut = "off";
defparam \alu|Add0~29 .lut_mask = 64'h0000FF00000004FF;
defparam \alu|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y11_N57
cyclonev_lcell_comb \alu|Add0~41 (
// Equation(s):
// \alu|Add0~41_sumout  = SUM(( \muxAluA|out[8]~10_combout  ) + ( !\muxAluB|out[8]~10_combout  $ (((!\ins_mem|memory~30_combout ) # ((!\con_unit|aluop|Mux|Mux3~0_combout ) # (\ins_mem|LessThan0~2_combout )))) ) + ( \alu|Add0~30  ))
// \alu|Add0~42  = CARRY(( \muxAluA|out[8]~10_combout  ) + ( !\muxAluB|out[8]~10_combout  $ (((!\ins_mem|memory~30_combout ) # ((!\con_unit|aluop|Mux|Mux3~0_combout ) # (\ins_mem|LessThan0~2_combout )))) ) + ( \alu|Add0~30  ))

	.dataa(!\ins_mem|memory~30_combout ),
	.datab(!\ins_mem|LessThan0~2_combout ),
	.datac(!\con_unit|aluop|Mux|Mux3~0_combout ),
	.datad(!\muxAluA|out[8]~10_combout ),
	.datae(gnd),
	.dataf(!\muxAluB|out[8]~10_combout ),
	.datag(gnd),
	.cin(\alu|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~41_sumout ),
	.cout(\alu|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~41 .extended_lut = "off";
defparam \alu|Add0~41 .lut_mask = 64'h0000FB04000000FF;
defparam \alu|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y10_N30
cyclonev_lcell_comb \alu|Add0~37 (
// Equation(s):
// \alu|Add0~37_sumout  = SUM(( !\muxAluB|out[9]~9_combout  $ ((((!\con_unit|aluop|Mux|Mux3~0_combout ) # (!\ins_mem|memory~30_combout )) # (\ins_mem|LessThan0~2_combout ))) ) + ( \muxAluA|out[9]~9_combout  ) + ( \alu|Add0~42  ))
// \alu|Add0~38  = CARRY(( !\muxAluB|out[9]~9_combout  $ ((((!\con_unit|aluop|Mux|Mux3~0_combout ) # (!\ins_mem|memory~30_combout )) # (\ins_mem|LessThan0~2_combout ))) ) + ( \muxAluA|out[9]~9_combout  ) + ( \alu|Add0~42  ))

	.dataa(!\ins_mem|LessThan0~2_combout ),
	.datab(!\con_unit|aluop|Mux|Mux3~0_combout ),
	.datac(!\ins_mem|memory~30_combout ),
	.datad(!\muxAluB|out[9]~9_combout ),
	.datae(gnd),
	.dataf(!\muxAluA|out[9]~9_combout ),
	.datag(gnd),
	.cin(\alu|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~37_sumout ),
	.cout(\alu|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~37 .extended_lut = "off";
defparam \alu|Add0~37 .lut_mask = 64'h0000FF00000002FD;
defparam \alu|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y10_N33
cyclonev_lcell_comb \alu|Add0~33 (
// Equation(s):
// \alu|Add0~33_sumout  = SUM(( !\muxAluB|out[10]~8_combout  $ ((((!\con_unit|aluop|Mux|Mux3~0_combout ) # (!\ins_mem|memory~30_combout )) # (\ins_mem|LessThan0~2_combout ))) ) + ( \muxAluA|out[10]~8_combout  ) + ( \alu|Add0~38  ))
// \alu|Add0~34  = CARRY(( !\muxAluB|out[10]~8_combout  $ ((((!\con_unit|aluop|Mux|Mux3~0_combout ) # (!\ins_mem|memory~30_combout )) # (\ins_mem|LessThan0~2_combout ))) ) + ( \muxAluA|out[10]~8_combout  ) + ( \alu|Add0~38  ))

	.dataa(!\ins_mem|LessThan0~2_combout ),
	.datab(!\con_unit|aluop|Mux|Mux3~0_combout ),
	.datac(!\ins_mem|memory~30_combout ),
	.datad(!\muxAluB|out[10]~8_combout ),
	.datae(gnd),
	.dataf(!\muxAluA|out[10]~8_combout ),
	.datag(gnd),
	.cin(\alu|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~33_sumout ),
	.cout(\alu|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~33 .extended_lut = "off";
defparam \alu|Add0~33 .lut_mask = 64'h0000FF00000002FD;
defparam \alu|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y10_N36
cyclonev_lcell_comb \alu|Add0~69 (
// Equation(s):
// \alu|Add0~69_sumout  = SUM(( !\muxAluB|out[11]~17_combout  $ ((((!\ins_mem|memory~30_combout ) # (!\con_unit|aluop|Mux|Mux3~0_combout )) # (\ins_mem|LessThan0~2_combout ))) ) + ( \muxAluA|out[11]~17_combout  ) + ( \alu|Add0~34  ))
// \alu|Add0~70  = CARRY(( !\muxAluB|out[11]~17_combout  $ ((((!\ins_mem|memory~30_combout ) # (!\con_unit|aluop|Mux|Mux3~0_combout )) # (\ins_mem|LessThan0~2_combout ))) ) + ( \muxAluA|out[11]~17_combout  ) + ( \alu|Add0~34  ))

	.dataa(!\ins_mem|LessThan0~2_combout ),
	.datab(!\ins_mem|memory~30_combout ),
	.datac(!\con_unit|aluop|Mux|Mux3~0_combout ),
	.datad(!\muxAluB|out[11]~17_combout ),
	.datae(gnd),
	.dataf(!\muxAluA|out[11]~17_combout ),
	.datag(gnd),
	.cin(\alu|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~69_sumout ),
	.cout(\alu|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~69 .extended_lut = "off";
defparam \alu|Add0~69 .lut_mask = 64'h0000FF00000002FD;
defparam \alu|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y10_N39
cyclonev_lcell_comb \alu|Add0~1 (
// Equation(s):
// \alu|Add0~1_sumout  = SUM(( \muxAluA|out[12]~0_combout  ) + ( ((!\ins_mem|LessThan0~2_combout  & (\ins_mem|memory~30_combout  & \con_unit|aluop|Mux|Mux3~0_combout ))) # (\muxAluB|out[12]~0_combout ) ) + ( \alu|Add0~70  ))
// \alu|Add0~2  = CARRY(( \muxAluA|out[12]~0_combout  ) + ( ((!\ins_mem|LessThan0~2_combout  & (\ins_mem|memory~30_combout  & \con_unit|aluop|Mux|Mux3~0_combout ))) # (\muxAluB|out[12]~0_combout ) ) + ( \alu|Add0~70  ))

	.dataa(!\ins_mem|LessThan0~2_combout ),
	.datab(!\ins_mem|memory~30_combout ),
	.datac(!\con_unit|aluop|Mux|Mux3~0_combout ),
	.datad(!\muxAluA|out[12]~0_combout ),
	.datae(gnd),
	.dataf(!\muxAluB|out[12]~0_combout ),
	.datag(gnd),
	.cin(\alu|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~1_sumout ),
	.cout(\alu|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~1 .extended_lut = "off";
defparam \alu|Add0~1 .lut_mask = 64'h0000FD00000000FF;
defparam \alu|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y10_N42
cyclonev_lcell_comb \alu|Add0~65 (
// Equation(s):
// \alu|Add0~65_sumout  = SUM(( !\muxAluB|out[13]~16_combout  $ ((((!\ins_mem|memory~30_combout ) # (!\con_unit|aluop|Mux|Mux3~0_combout )) # (\ins_mem|LessThan0~2_combout ))) ) + ( \muxAluA|out[13]~16_combout  ) + ( \alu|Add0~2  ))
// \alu|Add0~66  = CARRY(( !\muxAluB|out[13]~16_combout  $ ((((!\ins_mem|memory~30_combout ) # (!\con_unit|aluop|Mux|Mux3~0_combout )) # (\ins_mem|LessThan0~2_combout ))) ) + ( \muxAluA|out[13]~16_combout  ) + ( \alu|Add0~2  ))

	.dataa(!\ins_mem|LessThan0~2_combout ),
	.datab(!\ins_mem|memory~30_combout ),
	.datac(!\con_unit|aluop|Mux|Mux3~0_combout ),
	.datad(!\muxAluB|out[13]~16_combout ),
	.datae(gnd),
	.dataf(!\muxAluA|out[13]~16_combout ),
	.datag(gnd),
	.cin(\alu|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~65_sumout ),
	.cout(\alu|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~65 .extended_lut = "off";
defparam \alu|Add0~65 .lut_mask = 64'h0000FF00000002FD;
defparam \alu|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y10_N45
cyclonev_lcell_comb \alu|Add0~61 (
// Equation(s):
// \alu|Add0~61_sumout  = SUM(( \muxAluA|out[14]~15_combout  ) + ( !\muxAluB|out[14]~15_combout  $ ((((!\ins_mem|memory~30_combout ) # (!\con_unit|aluop|Mux|Mux3~0_combout )) # (\ins_mem|LessThan0~2_combout ))) ) + ( \alu|Add0~66  ))
// \alu|Add0~62  = CARRY(( \muxAluA|out[14]~15_combout  ) + ( !\muxAluB|out[14]~15_combout  $ ((((!\ins_mem|memory~30_combout ) # (!\con_unit|aluop|Mux|Mux3~0_combout )) # (\ins_mem|LessThan0~2_combout ))) ) + ( \alu|Add0~66  ))

	.dataa(!\ins_mem|LessThan0~2_combout ),
	.datab(!\ins_mem|memory~30_combout ),
	.datac(!\con_unit|aluop|Mux|Mux3~0_combout ),
	.datad(!\muxAluA|out[14]~15_combout ),
	.datae(gnd),
	.dataf(!\muxAluB|out[14]~15_combout ),
	.datag(gnd),
	.cin(\alu|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~61_sumout ),
	.cout(\alu|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~61 .extended_lut = "off";
defparam \alu|Add0~61 .lut_mask = 64'h0000FD02000000FF;
defparam \alu|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y11_N48
cyclonev_lcell_comb \alu|Mux17~0 (
// Equation(s):
// \alu|Mux17~0_combout  = ( \alu|Add0~61_sumout  & ( (!\alu|Mux23~0_combout  & (\alu|Mux23~1_combout  & ((\muxAluA|out[14]~15_combout ) # (\muxAluB|out[14]~15_combout )))) # (\alu|Mux23~0_combout  & (((\muxAluB|out[14]~15_combout  & 
// \muxAluA|out[14]~15_combout )) # (\alu|Mux23~1_combout ))) ) ) # ( !\alu|Add0~61_sumout  & ( (!\alu|Mux23~0_combout  & (\alu|Mux23~1_combout  & ((\muxAluA|out[14]~15_combout ) # (\muxAluB|out[14]~15_combout )))) # (\alu|Mux23~0_combout  & 
// (!\alu|Mux23~1_combout  & (\muxAluB|out[14]~15_combout  & \muxAluA|out[14]~15_combout ))) ) )

	.dataa(!\alu|Mux23~0_combout ),
	.datab(!\alu|Mux23~1_combout ),
	.datac(!\muxAluB|out[14]~15_combout ),
	.datad(!\muxAluA|out[14]~15_combout ),
	.datae(gnd),
	.dataf(!\alu|Add0~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Mux17~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Mux17~0 .extended_lut = "off";
defparam \alu|Mux17~0 .lut_mask = 64'h0226022613371337;
defparam \alu|Mux17~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y11_N6
cyclonev_lcell_comb \p|pc[14]~feeder (
// Equation(s):
// \p|pc[14]~feeder_combout  = ( \alu|Mux17~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alu|Mux17~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\p|pc[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \p|pc[14]~feeder .extended_lut = "off";
defparam \p|pc[14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \p|pc[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y11_N7
dffeas \p|pc[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\p|pc[14]~feeder_combout ),
	.asdata(\adder|Add0~61_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Branch_U|Mux_32x1_Select|Mux0~14_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p|pc [14]),
	.prn(vcc));
// synopsys translate_off
defparam \p|pc[14] .is_wysiwyg = "true";
defparam \p|pc[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y14_N23
dffeas \mem_reg|registers[3][14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux17~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[3][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[3][14] .is_wysiwyg = "true";
defparam \mem_reg|registers[3][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y14_N10
dffeas \mem_reg|registers[2][14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux17~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[2][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[2][14] .is_wysiwyg = "true";
defparam \mem_reg|registers[2][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y6_N16
dffeas \mem_reg|registers[1][14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux17~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[1][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[1][14] .is_wysiwyg = "true";
defparam \mem_reg|registers[1][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y14_N51
cyclonev_lcell_comb \mem_reg|Mux17~0 (
// Equation(s):
// \mem_reg|Mux17~0_combout  = ( \mem_reg|registers[1][14]~q  & ( \ins_mem|memory~5_combout  & ( (!\ins_mem|memory~32_combout  & (((\ins_mem|memory~4_combout )))) # (\ins_mem|memory~32_combout  & ((!\ins_mem|memory~4_combout  & ((\mem_reg|registers[2][14]~q 
// ))) # (\ins_mem|memory~4_combout  & (\mem_reg|registers[3][14]~q )))) ) ) ) # ( !\mem_reg|registers[1][14]~q  & ( \ins_mem|memory~5_combout  & ( (\ins_mem|memory~32_combout  & ((!\ins_mem|memory~4_combout  & ((\mem_reg|registers[2][14]~q ))) # 
// (\ins_mem|memory~4_combout  & (\mem_reg|registers[3][14]~q )))) ) ) ) # ( \mem_reg|registers[1][14]~q  & ( !\ins_mem|memory~5_combout  & ( (\ins_mem|memory~32_combout  & \mem_reg|registers[2][14]~q ) ) ) ) # ( !\mem_reg|registers[1][14]~q  & ( 
// !\ins_mem|memory~5_combout  & ( (\ins_mem|memory~32_combout  & \mem_reg|registers[2][14]~q ) ) ) )

	.dataa(!\mem_reg|registers[3][14]~q ),
	.datab(!\ins_mem|memory~32_combout ),
	.datac(!\mem_reg|registers[2][14]~q ),
	.datad(!\ins_mem|memory~4_combout ),
	.datae(!\mem_reg|registers[1][14]~q ),
	.dataf(!\ins_mem|memory~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux17~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux17~0 .extended_lut = "off";
defparam \mem_reg|Mux17~0 .lut_mask = 64'h03030303031103DD;
defparam \mem_reg|Mux17~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y14_N1
dffeas \mem_reg|registers[10][14]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux17~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[10][14]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[10][14]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_reg|registers[10][14]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y15_N18
cyclonev_lcell_comb \mem_reg|registers[8][14]~feeder (
// Equation(s):
// \mem_reg|registers[8][14]~feeder_combout  = ( \muxWrite|Mux17~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\muxWrite|Mux17~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|registers[8][14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|registers[8][14]~feeder .extended_lut = "off";
defparam \mem_reg|registers[8][14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mem_reg|registers[8][14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y15_N19
dffeas \mem_reg|registers[8][14]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_reg|registers[8][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[8][14]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[8][14]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_reg|registers[8][14]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y14_N38
dffeas \mem_reg|registers[11][14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux17~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[11][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[11][14] .is_wysiwyg = "true";
defparam \mem_reg|registers[11][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y4_N42
cyclonev_lcell_comb \mem_reg|registers[9][14]~feeder (
// Equation(s):
// \mem_reg|registers[9][14]~feeder_combout  = ( \muxWrite|Mux17~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\muxWrite|Mux17~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|registers[9][14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|registers[9][14]~feeder .extended_lut = "off";
defparam \mem_reg|registers[9][14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mem_reg|registers[9][14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y4_N43
dffeas \mem_reg|registers[9][14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_reg|registers[9][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[9][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[9][14] .is_wysiwyg = "true";
defparam \mem_reg|registers[9][14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y14_N39
cyclonev_lcell_comb \mem_reg|Mux17~2 (
// Equation(s):
// \mem_reg|Mux17~2_combout  = ( \mem_reg|registers[9][14]~q  & ( \ins_mem|memory~39_combout  & ( (!\ins_mem|memory~32_combout ) # (\mem_reg|registers[11][14]~q ) ) ) ) # ( !\mem_reg|registers[9][14]~q  & ( \ins_mem|memory~39_combout  & ( 
// (\ins_mem|memory~32_combout  & \mem_reg|registers[11][14]~q ) ) ) ) # ( \mem_reg|registers[9][14]~q  & ( !\ins_mem|memory~39_combout  & ( (!\ins_mem|memory~32_combout  & ((\mem_reg|registers[8][14]~DUPLICATE_q ))) # (\ins_mem|memory~32_combout  & 
// (\mem_reg|registers[10][14]~DUPLICATE_q )) ) ) ) # ( !\mem_reg|registers[9][14]~q  & ( !\ins_mem|memory~39_combout  & ( (!\ins_mem|memory~32_combout  & ((\mem_reg|registers[8][14]~DUPLICATE_q ))) # (\ins_mem|memory~32_combout  & 
// (\mem_reg|registers[10][14]~DUPLICATE_q )) ) ) )

	.dataa(!\ins_mem|memory~32_combout ),
	.datab(!\mem_reg|registers[10][14]~DUPLICATE_q ),
	.datac(!\mem_reg|registers[8][14]~DUPLICATE_q ),
	.datad(!\mem_reg|registers[11][14]~q ),
	.datae(!\mem_reg|registers[9][14]~q ),
	.dataf(!\ins_mem|memory~39_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux17~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux17~2 .extended_lut = "off";
defparam \mem_reg|Mux17~2 .lut_mask = 64'h1B1B1B1B0055AAFF;
defparam \mem_reg|Mux17~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y7_N46
dffeas \mem_reg|registers[4][14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux17~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[4][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[4][14] .is_wysiwyg = "true";
defparam \mem_reg|registers[4][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y14_N44
dffeas \mem_reg|registers[6][14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux17~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[6][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[6][14] .is_wysiwyg = "true";
defparam \mem_reg|registers[6][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y14_N32
dffeas \mem_reg|registers[7][14]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux17~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[7][14]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[7][14]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_reg|registers[7][14]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y12_N13
dffeas \mem_reg|registers[5][14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux17~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[5][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[5][14] .is_wysiwyg = "true";
defparam \mem_reg|registers[5][14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y14_N33
cyclonev_lcell_comb \mem_reg|Mux17~1 (
// Equation(s):
// \mem_reg|Mux17~1_combout  = ( \mem_reg|registers[5][14]~q  & ( \ins_mem|memory~39_combout  & ( (!\ins_mem|memory~32_combout ) # (\mem_reg|registers[7][14]~DUPLICATE_q ) ) ) ) # ( !\mem_reg|registers[5][14]~q  & ( \ins_mem|memory~39_combout  & ( 
// (\mem_reg|registers[7][14]~DUPLICATE_q  & \ins_mem|memory~32_combout ) ) ) ) # ( \mem_reg|registers[5][14]~q  & ( !\ins_mem|memory~39_combout  & ( (!\ins_mem|memory~32_combout  & (\mem_reg|registers[4][14]~q )) # (\ins_mem|memory~32_combout  & 
// ((\mem_reg|registers[6][14]~q ))) ) ) ) # ( !\mem_reg|registers[5][14]~q  & ( !\ins_mem|memory~39_combout  & ( (!\ins_mem|memory~32_combout  & (\mem_reg|registers[4][14]~q )) # (\ins_mem|memory~32_combout  & ((\mem_reg|registers[6][14]~q ))) ) ) )

	.dataa(!\mem_reg|registers[4][14]~q ),
	.datab(!\mem_reg|registers[6][14]~q ),
	.datac(!\mem_reg|registers[7][14]~DUPLICATE_q ),
	.datad(!\ins_mem|memory~32_combout ),
	.datae(!\mem_reg|registers[5][14]~q ),
	.dataf(!\ins_mem|memory~39_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux17~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux17~1 .extended_lut = "off";
defparam \mem_reg|Mux17~1 .lut_mask = 64'h55335533000FFF0F;
defparam \mem_reg|Mux17~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y14_N25
dffeas \mem_reg|registers[14][14]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux17~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[14][14]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[14][14]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_reg|registers[14][14]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y12_N52
dffeas \mem_reg|registers[13][14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux17~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[13][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[13][14] .is_wysiwyg = "true";
defparam \mem_reg|registers[13][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y6_N50
dffeas \mem_reg|registers[15][14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux17~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[15][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[15][14] .is_wysiwyg = "true";
defparam \mem_reg|registers[15][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y6_N35
dffeas \mem_reg|registers[12][14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux17~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[12][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[12][14] .is_wysiwyg = "true";
defparam \mem_reg|registers[12][14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y6_N51
cyclonev_lcell_comb \mem_reg|Mux17~3 (
// Equation(s):
// \mem_reg|Mux17~3_combout  = ( \mem_reg|registers[12][14]~q  & ( \ins_mem|memory~39_combout  & ( (!\ins_mem|memory~32_combout  & (\mem_reg|registers[13][14]~q )) # (\ins_mem|memory~32_combout  & ((\mem_reg|registers[15][14]~q ))) ) ) ) # ( 
// !\mem_reg|registers[12][14]~q  & ( \ins_mem|memory~39_combout  & ( (!\ins_mem|memory~32_combout  & (\mem_reg|registers[13][14]~q )) # (\ins_mem|memory~32_combout  & ((\mem_reg|registers[15][14]~q ))) ) ) ) # ( \mem_reg|registers[12][14]~q  & ( 
// !\ins_mem|memory~39_combout  & ( (!\ins_mem|memory~32_combout ) # (\mem_reg|registers[14][14]~DUPLICATE_q ) ) ) ) # ( !\mem_reg|registers[12][14]~q  & ( !\ins_mem|memory~39_combout  & ( (\ins_mem|memory~32_combout  & \mem_reg|registers[14][14]~DUPLICATE_q 
// ) ) ) )

	.dataa(!\ins_mem|memory~32_combout ),
	.datab(!\mem_reg|registers[14][14]~DUPLICATE_q ),
	.datac(!\mem_reg|registers[13][14]~q ),
	.datad(!\mem_reg|registers[15][14]~q ),
	.datae(!\mem_reg|registers[12][14]~q ),
	.dataf(!\ins_mem|memory~39_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux17~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux17~3 .extended_lut = "off";
defparam \mem_reg|Mux17~3 .lut_mask = 64'h1111BBBB0A5F0A5F;
defparam \mem_reg|Mux17~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y14_N18
cyclonev_lcell_comb \mem_reg|Mux17~4 (
// Equation(s):
// \mem_reg|Mux17~4_combout  = ( \ins_mem|memory~34_combout  & ( \mem_reg|Mux17~3_combout  & ( (\ins_mem|memory~36_combout ) # (\mem_reg|Mux17~1_combout ) ) ) ) # ( !\ins_mem|memory~34_combout  & ( \mem_reg|Mux17~3_combout  & ( (!\ins_mem|memory~36_combout  
// & (\mem_reg|Mux17~0_combout )) # (\ins_mem|memory~36_combout  & ((\mem_reg|Mux17~2_combout ))) ) ) ) # ( \ins_mem|memory~34_combout  & ( !\mem_reg|Mux17~3_combout  & ( (\mem_reg|Mux17~1_combout  & !\ins_mem|memory~36_combout ) ) ) ) # ( 
// !\ins_mem|memory~34_combout  & ( !\mem_reg|Mux17~3_combout  & ( (!\ins_mem|memory~36_combout  & (\mem_reg|Mux17~0_combout )) # (\ins_mem|memory~36_combout  & ((\mem_reg|Mux17~2_combout ))) ) ) )

	.dataa(!\mem_reg|Mux17~0_combout ),
	.datab(!\mem_reg|Mux17~2_combout ),
	.datac(!\mem_reg|Mux17~1_combout ),
	.datad(!\ins_mem|memory~36_combout ),
	.datae(!\ins_mem|memory~34_combout ),
	.dataf(!\mem_reg|Mux17~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux17~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux17~4 .extended_lut = "off";
defparam \mem_reg|Mux17~4 .lut_mask = 64'h55330F0055330FFF;
defparam \mem_reg|Mux17~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y14_N51
cyclonev_lcell_comb \muxAluA|out[14]~15 (
// Equation(s):
// \muxAluA|out[14]~15_combout  = ( \mem_reg|Mux17~4_combout  & ( (!\con_unit|alua|out~0_combout ) # (\p|pc [14]) ) ) # ( !\mem_reg|Mux17~4_combout  & ( (\p|pc [14] & \con_unit|alua|out~0_combout ) ) )

	.dataa(!\p|pc [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\con_unit|alua|out~0_combout ),
	.datae(gnd),
	.dataf(!\mem_reg|Mux17~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxAluA|out[14]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxAluA|out[14]~15 .extended_lut = "off";
defparam \muxAluA|out[14]~15 .lut_mask = 64'h00550055FF55FF55;
defparam \muxAluA|out[14]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y10_N12
cyclonev_lcell_comb \alu|Mux16~0 (
// Equation(s):
// \alu|Mux16~0_combout  = ( \alu|Add0~57_sumout  & ( (!\alu|Mux23~0_combout  & (\alu|Mux23~1_combout  & ((\muxAluB|out[15]~14_combout ) # (\muxAluA|out[15]~14_combout )))) # (\alu|Mux23~0_combout  & (((\muxAluA|out[15]~14_combout  & 
// \muxAluB|out[15]~14_combout )) # (\alu|Mux23~1_combout ))) ) ) # ( !\alu|Add0~57_sumout  & ( (!\alu|Mux23~0_combout  & (\alu|Mux23~1_combout  & ((\muxAluB|out[15]~14_combout ) # (\muxAluA|out[15]~14_combout )))) # (\alu|Mux23~0_combout  & 
// (!\alu|Mux23~1_combout  & (\muxAluA|out[15]~14_combout  & \muxAluB|out[15]~14_combout ))) ) )

	.dataa(!\alu|Mux23~0_combout ),
	.datab(!\alu|Mux23~1_combout ),
	.datac(!\muxAluA|out[15]~14_combout ),
	.datad(!\muxAluB|out[15]~14_combout ),
	.datae(gnd),
	.dataf(!\alu|Add0~57_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Mux16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Mux16~0 .extended_lut = "off";
defparam \alu|Mux16~0 .lut_mask = 64'h0226022613371337;
defparam \alu|Mux16~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y10_N14
dffeas \p|pc[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\alu|Mux16~0_combout ),
	.asdata(\adder|Add0~57_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Branch_U|Mux_32x1_Select|Mux0~14_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p|pc [15]),
	.prn(vcc));
// synopsys translate_off
defparam \p|pc[15] .is_wysiwyg = "true";
defparam \p|pc[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y10_N18
cyclonev_lcell_comb \muxWrite|Mux16~4 (
// Equation(s):
// \muxWrite|Mux16~4_combout  = ( \muxWrite|Mux16~3_combout  & ( \muxWrite|Mux16~2_combout  & ( ((\muxWrite|Mux19~1_combout  & \DataMem|ram_0|altsyncram_component|auto_generated|q_a [7])) # (\adder|Add0~57_sumout ) ) ) ) # ( !\muxWrite|Mux16~3_combout  & ( 
// \muxWrite|Mux16~2_combout  & ( \adder|Add0~57_sumout  ) ) ) # ( \muxWrite|Mux16~3_combout  & ( !\muxWrite|Mux16~2_combout  & ( (\muxWrite|Mux19~1_combout  & \DataMem|ram_0|altsyncram_component|auto_generated|q_a [7]) ) ) )

	.dataa(gnd),
	.datab(!\adder|Add0~57_sumout ),
	.datac(!\muxWrite|Mux19~1_combout ),
	.datad(!\DataMem|ram_0|altsyncram_component|auto_generated|q_a [7]),
	.datae(!\muxWrite|Mux16~3_combout ),
	.dataf(!\muxWrite|Mux16~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxWrite|Mux16~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxWrite|Mux16~4 .extended_lut = "off";
defparam \muxWrite|Mux16~4 .lut_mask = 64'h0000000F3333333F;
defparam \muxWrite|Mux16~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y10_N57
cyclonev_lcell_comb \muxWrite|Mux16~5 (
// Equation(s):
// \muxWrite|Mux16~5_combout  = ( \DataMem|ram_1|altsyncram_component|auto_generated|q_a [7] & ( \alu|Mux16~0_combout  & ( ((\muxWrite|Mux16~4_combout ) # (\muxWrite|Mux19~0_combout )) # (\muxWrite|Mux19~2_combout ) ) ) ) # ( 
// !\DataMem|ram_1|altsyncram_component|auto_generated|q_a [7] & ( \alu|Mux16~0_combout  & ( (\muxWrite|Mux16~4_combout ) # (\muxWrite|Mux19~2_combout ) ) ) ) # ( \DataMem|ram_1|altsyncram_component|auto_generated|q_a [7] & ( !\alu|Mux16~0_combout  & ( 
// (\muxWrite|Mux16~4_combout ) # (\muxWrite|Mux19~0_combout ) ) ) ) # ( !\DataMem|ram_1|altsyncram_component|auto_generated|q_a [7] & ( !\alu|Mux16~0_combout  & ( \muxWrite|Mux16~4_combout  ) ) )

	.dataa(gnd),
	.datab(!\muxWrite|Mux19~2_combout ),
	.datac(!\muxWrite|Mux19~0_combout ),
	.datad(!\muxWrite|Mux16~4_combout ),
	.datae(!\DataMem|ram_1|altsyncram_component|auto_generated|q_a [7]),
	.dataf(!\alu|Mux16~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxWrite|Mux16~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxWrite|Mux16~5 .extended_lut = "off";
defparam \muxWrite|Mux16~5 .lut_mask = 64'h00FF0FFF33FF3FFF;
defparam \muxWrite|Mux16~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y7_N46
dffeas \mem_reg|registers[4][15]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux16~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[4][15]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[4][15]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_reg|registers[4][15]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y11_N45
cyclonev_lcell_comb \mem_reg|Mux48~7 (
// Equation(s):
// \mem_reg|Mux48~7_combout  = ( \ins_mem|memory~17_combout  & ( \ins_mem|memory~20_combout  & ( \mem_reg|registers[7][15]~q  ) ) ) # ( !\ins_mem|memory~17_combout  & ( \ins_mem|memory~20_combout  & ( \mem_reg|registers[6][15]~q  ) ) ) # ( 
// \ins_mem|memory~17_combout  & ( !\ins_mem|memory~20_combout  & ( \mem_reg|registers[5][15]~q  ) ) ) # ( !\ins_mem|memory~17_combout  & ( !\ins_mem|memory~20_combout  & ( \mem_reg|registers[4][15]~DUPLICATE_q  ) ) )

	.dataa(!\mem_reg|registers[4][15]~DUPLICATE_q ),
	.datab(!\mem_reg|registers[6][15]~q ),
	.datac(!\mem_reg|registers[7][15]~q ),
	.datad(!\mem_reg|registers[5][15]~q ),
	.datae(!\ins_mem|memory~17_combout ),
	.dataf(!\ins_mem|memory~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux48~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux48~7 .extended_lut = "off";
defparam \mem_reg|Mux48~7 .lut_mask = 64'h555500FF33330F0F;
defparam \mem_reg|Mux48~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y10_N37
dffeas \mem_reg|registers[14][15]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux16~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[14][15]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[14][15]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_reg|registers[14][15]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y11_N31
dffeas \mem_reg|registers[15][15]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux16~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[15][15]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[15][15]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_reg|registers[15][15]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y10_N54
cyclonev_lcell_comb \mem_reg|Mux48~6 (
// Equation(s):
// \mem_reg|Mux48~6_combout  = ( \ins_mem|memory~20_combout  & ( \ins_mem|memory~17_combout  & ( \mem_reg|registers[15][15]~DUPLICATE_q  ) ) ) # ( !\ins_mem|memory~20_combout  & ( \ins_mem|memory~17_combout  & ( \mem_reg|registers[13][15]~q  ) ) ) # ( 
// \ins_mem|memory~20_combout  & ( !\ins_mem|memory~17_combout  & ( \mem_reg|registers[14][15]~DUPLICATE_q  ) ) ) # ( !\ins_mem|memory~20_combout  & ( !\ins_mem|memory~17_combout  & ( \mem_reg|registers[12][15]~q  ) ) )

	.dataa(!\mem_reg|registers[13][15]~q ),
	.datab(!\mem_reg|registers[12][15]~q ),
	.datac(!\mem_reg|registers[14][15]~DUPLICATE_q ),
	.datad(!\mem_reg|registers[15][15]~DUPLICATE_q ),
	.datae(!\ins_mem|memory~20_combout ),
	.dataf(!\ins_mem|memory~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux48~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux48~6 .extended_lut = "off";
defparam \mem_reg|Mux48~6 .lut_mask = 64'h33330F0F555500FF;
defparam \mem_reg|Mux48~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y9_N29
dffeas \mem_reg|registers[2][15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux16~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[2][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[2][15] .is_wysiwyg = "true";
defparam \mem_reg|registers[2][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y9_N54
cyclonev_lcell_comb \mem_reg|Mux48~8 (
// Equation(s):
// \mem_reg|Mux48~8_combout  = ( \ins_mem|memory~20_combout  & ( \ins_mem|memory~17_combout  & ( \mem_reg|registers[3][15]~q  ) ) ) # ( !\ins_mem|memory~20_combout  & ( \ins_mem|memory~17_combout  & ( \mem_reg|registers[1][15]~q  ) ) ) # ( 
// \ins_mem|memory~20_combout  & ( !\ins_mem|memory~17_combout  & ( \mem_reg|registers[2][15]~q  ) ) )

	.dataa(gnd),
	.datab(!\mem_reg|registers[3][15]~q ),
	.datac(!\mem_reg|registers[2][15]~q ),
	.datad(!\mem_reg|registers[1][15]~q ),
	.datae(!\ins_mem|memory~20_combout ),
	.dataf(!\ins_mem|memory~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux48~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux48~8 .extended_lut = "off";
defparam \mem_reg|Mux48~8 .lut_mask = 64'h00000F0F00FF3333;
defparam \mem_reg|Mux48~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y10_N26
dffeas \mem_reg|registers[8][15]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux16~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[8][15]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[8][15]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_reg|registers[8][15]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y10_N42
cyclonev_lcell_comb \mem_reg|Mux48~5 (
// Equation(s):
// \mem_reg|Mux48~5_combout  = ( \ins_mem|memory~17_combout  & ( \ins_mem|memory~20_combout  & ( \mem_reg|registers[11][15]~q  ) ) ) # ( !\ins_mem|memory~17_combout  & ( \ins_mem|memory~20_combout  & ( \mem_reg|registers[10][15]~q  ) ) ) # ( 
// \ins_mem|memory~17_combout  & ( !\ins_mem|memory~20_combout  & ( \mem_reg|registers[9][15]~q  ) ) ) # ( !\ins_mem|memory~17_combout  & ( !\ins_mem|memory~20_combout  & ( \mem_reg|registers[8][15]~DUPLICATE_q  ) ) )

	.dataa(!\mem_reg|registers[10][15]~q ),
	.datab(!\mem_reg|registers[9][15]~q ),
	.datac(!\mem_reg|registers[8][15]~DUPLICATE_q ),
	.datad(!\mem_reg|registers[11][15]~q ),
	.datae(!\ins_mem|memory~17_combout ),
	.dataf(!\ins_mem|memory~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux48~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux48~5 .extended_lut = "off";
defparam \mem_reg|Mux48~5 .lut_mask = 64'h0F0F3333555500FF;
defparam \mem_reg|Mux48~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y10_N42
cyclonev_lcell_comb \mem_reg|Mux48~9 (
// Equation(s):
// \mem_reg|Mux48~9_combout  = ( \mem_reg|Mux48~8_combout  & ( \mem_reg|Mux48~5_combout  & ( (!\ins_mem|memory~23_combout ) # ((!\ins_mem|memory~26_combout  & (\mem_reg|Mux48~7_combout )) # (\ins_mem|memory~26_combout  & ((\mem_reg|Mux48~6_combout )))) ) ) ) 
// # ( !\mem_reg|Mux48~8_combout  & ( \mem_reg|Mux48~5_combout  & ( (!\ins_mem|memory~23_combout  & (((\ins_mem|memory~26_combout )))) # (\ins_mem|memory~23_combout  & ((!\ins_mem|memory~26_combout  & (\mem_reg|Mux48~7_combout )) # 
// (\ins_mem|memory~26_combout  & ((\mem_reg|Mux48~6_combout ))))) ) ) ) # ( \mem_reg|Mux48~8_combout  & ( !\mem_reg|Mux48~5_combout  & ( (!\ins_mem|memory~23_combout  & (((!\ins_mem|memory~26_combout )))) # (\ins_mem|memory~23_combout  & 
// ((!\ins_mem|memory~26_combout  & (\mem_reg|Mux48~7_combout )) # (\ins_mem|memory~26_combout  & ((\mem_reg|Mux48~6_combout ))))) ) ) ) # ( !\mem_reg|Mux48~8_combout  & ( !\mem_reg|Mux48~5_combout  & ( (\ins_mem|memory~23_combout  & 
// ((!\ins_mem|memory~26_combout  & (\mem_reg|Mux48~7_combout )) # (\ins_mem|memory~26_combout  & ((\mem_reg|Mux48~6_combout ))))) ) ) )

	.dataa(!\mem_reg|Mux48~7_combout ),
	.datab(!\ins_mem|memory~23_combout ),
	.datac(!\mem_reg|Mux48~6_combout ),
	.datad(!\ins_mem|memory~26_combout ),
	.datae(!\mem_reg|Mux48~8_combout ),
	.dataf(!\mem_reg|Mux48~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux48~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux48~9 .extended_lut = "off";
defparam \mem_reg|Mux48~9 .lut_mask = 64'h1103DD0311CFDDCF;
defparam \mem_reg|Mux48~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y10_N33
cyclonev_lcell_comb \mem_reg|Mux48~10 (
// Equation(s):
// \mem_reg|Mux48~10_combout  = ( \mem_reg|Mux48~9_combout  & ( \mem_reg|Mux48~4_combout  ) ) # ( !\mem_reg|Mux48~9_combout  & ( \mem_reg|Mux48~4_combout  & ( \ins_mem|memory~7_combout  ) ) ) # ( \mem_reg|Mux48~9_combout  & ( !\mem_reg|Mux48~4_combout  & ( 
// !\ins_mem|memory~7_combout  ) ) )

	.dataa(!\ins_mem|memory~7_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\mem_reg|Mux48~9_combout ),
	.dataf(!\mem_reg|Mux48~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux48~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux48~10 .extended_lut = "off";
defparam \mem_reg|Mux48~10 .lut_mask = 64'h0000AAAA5555FFFF;
defparam \mem_reg|Mux48~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y11_N30
cyclonev_lcell_comb \muxWrite|Mux18~0 (
// Equation(s):
// \muxWrite|Mux18~0_combout  = ( \DataMem|ram_1|altsyncram_component|auto_generated|q_a [5] & ( ((\muxWrite|Mux19~1_combout  & (\muxWrite|Mux16~3_combout  & \DataMem|ram_0|altsyncram_component|auto_generated|q_a [7]))) # (\muxWrite|Mux19~0_combout ) ) ) # ( 
// !\DataMem|ram_1|altsyncram_component|auto_generated|q_a [5] & ( (\muxWrite|Mux19~1_combout  & (\muxWrite|Mux16~3_combout  & \DataMem|ram_0|altsyncram_component|auto_generated|q_a [7])) ) )

	.dataa(!\muxWrite|Mux19~1_combout ),
	.datab(!\muxWrite|Mux16~3_combout ),
	.datac(!\muxWrite|Mux19~0_combout ),
	.datad(!\DataMem|ram_0|altsyncram_component|auto_generated|q_a [7]),
	.datae(gnd),
	.dataf(!\DataMem|ram_1|altsyncram_component|auto_generated|q_a [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxWrite|Mux18~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxWrite|Mux18~0 .extended_lut = "off";
defparam \muxWrite|Mux18~0 .lut_mask = 64'h001100110F1F0F1F;
defparam \muxWrite|Mux18~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y11_N57
cyclonev_lcell_comb \muxWrite|Mux18~1 (
// Equation(s):
// \muxWrite|Mux18~1_combout  = ( \alu|Mux18~0_combout  & ( (((\muxWrite|Mux16~2_combout  & \adder|Add0~65_sumout )) # (\muxWrite|Mux18~0_combout )) # (\muxWrite|Mux19~2_combout ) ) ) # ( !\alu|Mux18~0_combout  & ( ((\muxWrite|Mux16~2_combout  & 
// \adder|Add0~65_sumout )) # (\muxWrite|Mux18~0_combout ) ) )

	.dataa(!\muxWrite|Mux16~2_combout ),
	.datab(!\muxWrite|Mux19~2_combout ),
	.datac(!\muxWrite|Mux18~0_combout ),
	.datad(!\adder|Add0~65_sumout ),
	.datae(gnd),
	.dataf(!\alu|Mux18~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxWrite|Mux18~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxWrite|Mux18~1 .extended_lut = "off";
defparam \muxWrite|Mux18~1 .lut_mask = 64'h0F5F0F5F3F7F3F7F;
defparam \muxWrite|Mux18~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y7_N13
dffeas \mem_reg|registers[29][13]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux18~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[29][13]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[29][13]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_reg|registers[29][13]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y7_N55
dffeas \mem_reg|registers[25][13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux18~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[25][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[25][13] .is_wysiwyg = "true";
defparam \mem_reg|registers[25][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y9_N39
cyclonev_lcell_comb \mem_reg|registers[21][13]~feeder (
// Equation(s):
// \mem_reg|registers[21][13]~feeder_combout  = ( \muxWrite|Mux18~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\muxWrite|Mux18~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|registers[21][13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|registers[21][13]~feeder .extended_lut = "off";
defparam \mem_reg|registers[21][13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mem_reg|registers[21][13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y9_N41
dffeas \mem_reg|registers[21][13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_reg|registers[21][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[21][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[21][13] .is_wysiwyg = "true";
defparam \mem_reg|registers[21][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y5_N15
cyclonev_lcell_comb \mem_reg|registers[17][13]~feeder (
// Equation(s):
// \mem_reg|registers[17][13]~feeder_combout  = ( \muxWrite|Mux18~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\muxWrite|Mux18~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|registers[17][13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|registers[17][13]~feeder .extended_lut = "off";
defparam \mem_reg|registers[17][13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mem_reg|registers[17][13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y5_N16
dffeas \mem_reg|registers[17][13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_reg|registers[17][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[17][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[17][13] .is_wysiwyg = "true";
defparam \mem_reg|registers[17][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y8_N45
cyclonev_lcell_comb \mem_reg|Mux50~1 (
// Equation(s):
// \mem_reg|Mux50~1_combout  = ( \mem_reg|registers[17][13]~q  & ( \ins_mem|memory~26_combout  & ( (!\ins_mem|memory~23_combout  & ((\mem_reg|registers[25][13]~q ))) # (\ins_mem|memory~23_combout  & (\mem_reg|registers[29][13]~DUPLICATE_q )) ) ) ) # ( 
// !\mem_reg|registers[17][13]~q  & ( \ins_mem|memory~26_combout  & ( (!\ins_mem|memory~23_combout  & ((\mem_reg|registers[25][13]~q ))) # (\ins_mem|memory~23_combout  & (\mem_reg|registers[29][13]~DUPLICATE_q )) ) ) ) # ( \mem_reg|registers[17][13]~q  & ( 
// !\ins_mem|memory~26_combout  & ( (!\ins_mem|memory~23_combout ) # (\mem_reg|registers[21][13]~q ) ) ) ) # ( !\mem_reg|registers[17][13]~q  & ( !\ins_mem|memory~26_combout  & ( (\ins_mem|memory~23_combout  & \mem_reg|registers[21][13]~q ) ) ) )

	.dataa(!\mem_reg|registers[29][13]~DUPLICATE_q ),
	.datab(!\mem_reg|registers[25][13]~q ),
	.datac(!\ins_mem|memory~23_combout ),
	.datad(!\mem_reg|registers[21][13]~q ),
	.datae(!\mem_reg|registers[17][13]~q ),
	.dataf(!\ins_mem|memory~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux50~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux50~1 .extended_lut = "off";
defparam \mem_reg|Mux50~1 .lut_mask = 64'h000FF0FF35353535;
defparam \mem_reg|Mux50~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y7_N6
cyclonev_lcell_comb \mem_reg|registers[27][13]~feeder (
// Equation(s):
// \mem_reg|registers[27][13]~feeder_combout  = ( \muxWrite|Mux18~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\muxWrite|Mux18~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|registers[27][13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|registers[27][13]~feeder .extended_lut = "off";
defparam \mem_reg|registers[27][13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mem_reg|registers[27][13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y7_N7
dffeas \mem_reg|registers[27][13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_reg|registers[27][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[27][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[27][13] .is_wysiwyg = "true";
defparam \mem_reg|registers[27][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y11_N59
dffeas \mem_reg|registers[31][13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\muxWrite|Mux18~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[31][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[31][13] .is_wysiwyg = "true";
defparam \mem_reg|registers[31][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y5_N42
cyclonev_lcell_comb \mem_reg|registers[19][13]~feeder (
// Equation(s):
// \mem_reg|registers[19][13]~feeder_combout  = ( \muxWrite|Mux18~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\muxWrite|Mux18~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|registers[19][13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|registers[19][13]~feeder .extended_lut = "off";
defparam \mem_reg|registers[19][13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mem_reg|registers[19][13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y5_N43
dffeas \mem_reg|registers[19][13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_reg|registers[19][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[19][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[19][13] .is_wysiwyg = "true";
defparam \mem_reg|registers[19][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y11_N8
dffeas \mem_reg|registers[23][13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux18~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[23][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[23][13] .is_wysiwyg = "true";
defparam \mem_reg|registers[23][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y8_N39
cyclonev_lcell_comb \mem_reg|Mux50~3 (
// Equation(s):
// \mem_reg|Mux50~3_combout  = ( \ins_mem|memory~26_combout  & ( \ins_mem|memory~23_combout  & ( \mem_reg|registers[31][13]~q  ) ) ) # ( !\ins_mem|memory~26_combout  & ( \ins_mem|memory~23_combout  & ( \mem_reg|registers[23][13]~q  ) ) ) # ( 
// \ins_mem|memory~26_combout  & ( !\ins_mem|memory~23_combout  & ( \mem_reg|registers[27][13]~q  ) ) ) # ( !\ins_mem|memory~26_combout  & ( !\ins_mem|memory~23_combout  & ( \mem_reg|registers[19][13]~q  ) ) )

	.dataa(!\mem_reg|registers[27][13]~q ),
	.datab(!\mem_reg|registers[31][13]~q ),
	.datac(!\mem_reg|registers[19][13]~q ),
	.datad(!\mem_reg|registers[23][13]~q ),
	.datae(!\ins_mem|memory~26_combout ),
	.dataf(!\ins_mem|memory~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux50~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux50~3 .extended_lut = "off";
defparam \mem_reg|Mux50~3 .lut_mask = 64'h0F0F555500FF3333;
defparam \mem_reg|Mux50~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y6_N14
dffeas \mem_reg|registers[30][13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux18~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[30][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[30][13] .is_wysiwyg = "true";
defparam \mem_reg|registers[30][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y5_N35
dffeas \mem_reg|registers[18][13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux18~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[18][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[18][13] .is_wysiwyg = "true";
defparam \mem_reg|registers[18][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y6_N20
dffeas \mem_reg|registers[26][13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux18~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[26][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[26][13] .is_wysiwyg = "true";
defparam \mem_reg|registers[26][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y5_N52
dffeas \mem_reg|registers[22][13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux18~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[22][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[22][13] .is_wysiwyg = "true";
defparam \mem_reg|registers[22][13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y6_N15
cyclonev_lcell_comb \mem_reg|Mux50~2 (
// Equation(s):
// \mem_reg|Mux50~2_combout  = ( \mem_reg|registers[22][13]~q  & ( \ins_mem|memory~23_combout  & ( (!\ins_mem|memory~26_combout ) # (\mem_reg|registers[30][13]~q ) ) ) ) # ( !\mem_reg|registers[22][13]~q  & ( \ins_mem|memory~23_combout  & ( 
// (\ins_mem|memory~26_combout  & \mem_reg|registers[30][13]~q ) ) ) ) # ( \mem_reg|registers[22][13]~q  & ( !\ins_mem|memory~23_combout  & ( (!\ins_mem|memory~26_combout  & (\mem_reg|registers[18][13]~q )) # (\ins_mem|memory~26_combout  & 
// ((\mem_reg|registers[26][13]~q ))) ) ) ) # ( !\mem_reg|registers[22][13]~q  & ( !\ins_mem|memory~23_combout  & ( (!\ins_mem|memory~26_combout  & (\mem_reg|registers[18][13]~q )) # (\ins_mem|memory~26_combout  & ((\mem_reg|registers[26][13]~q ))) ) ) )

	.dataa(!\ins_mem|memory~26_combout ),
	.datab(!\mem_reg|registers[30][13]~q ),
	.datac(!\mem_reg|registers[18][13]~q ),
	.datad(!\mem_reg|registers[26][13]~q ),
	.datae(!\mem_reg|registers[22][13]~q ),
	.dataf(!\ins_mem|memory~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux50~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux50~2 .extended_lut = "off";
defparam \mem_reg|Mux50~2 .lut_mask = 64'h0A5F0A5F1111BBBB;
defparam \mem_reg|Mux50~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y9_N1
dffeas \mem_reg|registers[24][13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux18~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[24][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[24][13] .is_wysiwyg = "true";
defparam \mem_reg|registers[24][13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y6_N24
cyclonev_lcell_comb \mem_reg|registers[28][13]~feeder (
// Equation(s):
// \mem_reg|registers[28][13]~feeder_combout  = ( \muxWrite|Mux18~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\muxWrite|Mux18~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|registers[28][13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|registers[28][13]~feeder .extended_lut = "off";
defparam \mem_reg|registers[28][13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mem_reg|registers[28][13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y6_N26
dffeas \mem_reg|registers[28][13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_reg|registers[28][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[28][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[28][13] .is_wysiwyg = "true";
defparam \mem_reg|registers[28][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y8_N46
dffeas \mem_reg|registers[16][13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux18~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[16][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[16][13] .is_wysiwyg = "true";
defparam \mem_reg|registers[16][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y6_N51
cyclonev_lcell_comb \mem_reg|registers[20][13]~feeder (
// Equation(s):
// \mem_reg|registers[20][13]~feeder_combout  = ( \muxWrite|Mux18~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\muxWrite|Mux18~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|registers[20][13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|registers[20][13]~feeder .extended_lut = "off";
defparam \mem_reg|registers[20][13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mem_reg|registers[20][13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y6_N53
dffeas \mem_reg|registers[20][13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_reg|registers[20][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[20][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[20][13] .is_wysiwyg = "true";
defparam \mem_reg|registers[20][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y6_N15
cyclonev_lcell_comb \mem_reg|Mux50~0 (
// Equation(s):
// \mem_reg|Mux50~0_combout  = ( \ins_mem|memory~26_combout  & ( \ins_mem|memory~23_combout  & ( \mem_reg|registers[28][13]~q  ) ) ) # ( !\ins_mem|memory~26_combout  & ( \ins_mem|memory~23_combout  & ( \mem_reg|registers[20][13]~q  ) ) ) # ( 
// \ins_mem|memory~26_combout  & ( !\ins_mem|memory~23_combout  & ( \mem_reg|registers[24][13]~q  ) ) ) # ( !\ins_mem|memory~26_combout  & ( !\ins_mem|memory~23_combout  & ( \mem_reg|registers[16][13]~q  ) ) )

	.dataa(!\mem_reg|registers[24][13]~q ),
	.datab(!\mem_reg|registers[28][13]~q ),
	.datac(!\mem_reg|registers[16][13]~q ),
	.datad(!\mem_reg|registers[20][13]~q ),
	.datae(!\ins_mem|memory~26_combout ),
	.dataf(!\ins_mem|memory~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux50~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux50~0 .extended_lut = "off";
defparam \mem_reg|Mux50~0 .lut_mask = 64'h0F0F555500FF3333;
defparam \mem_reg|Mux50~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y10_N0
cyclonev_lcell_comb \mem_reg|Mux50~4 (
// Equation(s):
// \mem_reg|Mux50~4_combout  = ( \mem_reg|Mux50~2_combout  & ( \mem_reg|Mux50~0_combout  & ( (!\ins_mem|memory~17_combout ) # ((!\ins_mem|memory~20_combout  & (\mem_reg|Mux50~1_combout )) # (\ins_mem|memory~20_combout  & ((\mem_reg|Mux50~3_combout )))) ) ) ) 
// # ( !\mem_reg|Mux50~2_combout  & ( \mem_reg|Mux50~0_combout  & ( (!\ins_mem|memory~20_combout  & ((!\ins_mem|memory~17_combout ) # ((\mem_reg|Mux50~1_combout )))) # (\ins_mem|memory~20_combout  & (\ins_mem|memory~17_combout  & ((\mem_reg|Mux50~3_combout 
// )))) ) ) ) # ( \mem_reg|Mux50~2_combout  & ( !\mem_reg|Mux50~0_combout  & ( (!\ins_mem|memory~20_combout  & (\ins_mem|memory~17_combout  & (\mem_reg|Mux50~1_combout ))) # (\ins_mem|memory~20_combout  & ((!\ins_mem|memory~17_combout ) # 
// ((\mem_reg|Mux50~3_combout )))) ) ) ) # ( !\mem_reg|Mux50~2_combout  & ( !\mem_reg|Mux50~0_combout  & ( (\ins_mem|memory~17_combout  & ((!\ins_mem|memory~20_combout  & (\mem_reg|Mux50~1_combout )) # (\ins_mem|memory~20_combout  & 
// ((\mem_reg|Mux50~3_combout ))))) ) ) )

	.dataa(!\ins_mem|memory~20_combout ),
	.datab(!\ins_mem|memory~17_combout ),
	.datac(!\mem_reg|Mux50~1_combout ),
	.datad(!\mem_reg|Mux50~3_combout ),
	.datae(!\mem_reg|Mux50~2_combout ),
	.dataf(!\mem_reg|Mux50~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux50~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux50~4 .extended_lut = "off";
defparam \mem_reg|Mux50~4 .lut_mask = 64'h021346578A9BCEDF;
defparam \mem_reg|Mux50~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y10_N9
cyclonev_lcell_comb \mem_reg|Mux50~10 (
// Equation(s):
// \mem_reg|Mux50~10_combout  = ( \mem_reg|Mux50~9_combout  & ( (!\ins_mem|memory~7_combout ) # (\mem_reg|Mux50~4_combout ) ) ) # ( !\mem_reg|Mux50~9_combout  & ( (\ins_mem|memory~7_combout  & \mem_reg|Mux50~4_combout ) ) )

	.dataa(gnd),
	.datab(!\ins_mem|memory~7_combout ),
	.datac(gnd),
	.datad(!\mem_reg|Mux50~4_combout ),
	.datae(gnd),
	.dataf(!\mem_reg|Mux50~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux50~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux50~10 .extended_lut = "off";
defparam \mem_reg|Mux50~10 .lut_mask = 64'h00330033CCFFCCFF;
defparam \mem_reg|Mux50~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y10_N51
cyclonev_lcell_comb \muxWrite|Mux19~4 (
// Equation(s):
// \muxWrite|Mux19~4_combout  = ( \alu|Mux19~0_combout  & ( (((\DataMem|ram_1|altsyncram_component|auto_generated|q_a [4] & \muxWrite|Mux19~0_combout )) # (\muxWrite|Mux19~2_combout )) # (\muxWrite|Mux19~3_combout ) ) ) # ( !\alu|Mux19~0_combout  & ( 
// ((\DataMem|ram_1|altsyncram_component|auto_generated|q_a [4] & \muxWrite|Mux19~0_combout )) # (\muxWrite|Mux19~3_combout ) ) )

	.dataa(!\muxWrite|Mux19~3_combout ),
	.datab(!\muxWrite|Mux19~2_combout ),
	.datac(!\DataMem|ram_1|altsyncram_component|auto_generated|q_a [4]),
	.datad(!\muxWrite|Mux19~0_combout ),
	.datae(gnd),
	.dataf(!\alu|Mux19~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxWrite|Mux19~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxWrite|Mux19~4 .extended_lut = "off";
defparam \muxWrite|Mux19~4 .lut_mask = 64'h555F555F777F777F;
defparam \muxWrite|Mux19~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N39
cyclonev_lcell_comb \mem_reg|registers[19][12]~feeder (
// Equation(s):
// \mem_reg|registers[19][12]~feeder_combout  = ( \muxWrite|Mux19~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\muxWrite|Mux19~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|registers[19][12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|registers[19][12]~feeder .extended_lut = "off";
defparam \mem_reg|registers[19][12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mem_reg|registers[19][12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y4_N40
dffeas \mem_reg|registers[19][12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_reg|registers[19][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[19][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[19][12] .is_wysiwyg = "true";
defparam \mem_reg|registers[19][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y6_N34
dffeas \mem_reg|registers[27][12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux19~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[27][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[27][12] .is_wysiwyg = "true";
defparam \mem_reg|registers[27][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y6_N1
dffeas \mem_reg|registers[23][12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux19~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[23][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[23][12] .is_wysiwyg = "true";
defparam \mem_reg|registers[23][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y10_N17
dffeas \mem_reg|registers[31][12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux19~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[31][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[31][12] .is_wysiwyg = "true";
defparam \mem_reg|registers[31][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y12_N18
cyclonev_lcell_comb \mem_reg|Mux51~3 (
// Equation(s):
// \mem_reg|Mux51~3_combout  = ( \mem_reg|registers[31][12]~q  & ( \ins_mem|memory~23_combout  & ( (\mem_reg|registers[23][12]~q ) # (\ins_mem|memory~26_combout ) ) ) ) # ( !\mem_reg|registers[31][12]~q  & ( \ins_mem|memory~23_combout  & ( 
// (!\ins_mem|memory~26_combout  & \mem_reg|registers[23][12]~q ) ) ) ) # ( \mem_reg|registers[31][12]~q  & ( !\ins_mem|memory~23_combout  & ( (!\ins_mem|memory~26_combout  & (\mem_reg|registers[19][12]~q )) # (\ins_mem|memory~26_combout  & 
// ((\mem_reg|registers[27][12]~q ))) ) ) ) # ( !\mem_reg|registers[31][12]~q  & ( !\ins_mem|memory~23_combout  & ( (!\ins_mem|memory~26_combout  & (\mem_reg|registers[19][12]~q )) # (\ins_mem|memory~26_combout  & ((\mem_reg|registers[27][12]~q ))) ) ) )

	.dataa(!\mem_reg|registers[19][12]~q ),
	.datab(!\mem_reg|registers[27][12]~q ),
	.datac(!\ins_mem|memory~26_combout ),
	.datad(!\mem_reg|registers[23][12]~q ),
	.datae(!\mem_reg|registers[31][12]~q ),
	.dataf(!\ins_mem|memory~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux51~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux51~3 .extended_lut = "off";
defparam \mem_reg|Mux51~3 .lut_mask = 64'h5353535300F00FFF;
defparam \mem_reg|Mux51~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y14_N16
dffeas \mem_reg|registers[16][12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux19~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[16][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[16][12] .is_wysiwyg = "true";
defparam \mem_reg|registers[16][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y12_N59
dffeas \mem_reg|registers[20][12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux19~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[20][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[20][12] .is_wysiwyg = "true";
defparam \mem_reg|registers[20][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y10_N49
dffeas \mem_reg|registers[24][12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux19~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[24][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[24][12] .is_wysiwyg = "true";
defparam \mem_reg|registers[24][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y12_N49
dffeas \mem_reg|registers[28][12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux19~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[28][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[28][12] .is_wysiwyg = "true";
defparam \mem_reg|registers[28][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y12_N48
cyclonev_lcell_comb \mem_reg|Mux51~0 (
// Equation(s):
// \mem_reg|Mux51~0_combout  = ( \mem_reg|registers[28][12]~q  & ( \ins_mem|memory~23_combout  & ( (\ins_mem|memory~26_combout ) # (\mem_reg|registers[20][12]~q ) ) ) ) # ( !\mem_reg|registers[28][12]~q  & ( \ins_mem|memory~23_combout  & ( 
// (\mem_reg|registers[20][12]~q  & !\ins_mem|memory~26_combout ) ) ) ) # ( \mem_reg|registers[28][12]~q  & ( !\ins_mem|memory~23_combout  & ( (!\ins_mem|memory~26_combout  & (\mem_reg|registers[16][12]~q )) # (\ins_mem|memory~26_combout  & 
// ((\mem_reg|registers[24][12]~q ))) ) ) ) # ( !\mem_reg|registers[28][12]~q  & ( !\ins_mem|memory~23_combout  & ( (!\ins_mem|memory~26_combout  & (\mem_reg|registers[16][12]~q )) # (\ins_mem|memory~26_combout  & ((\mem_reg|registers[24][12]~q ))) ) ) )

	.dataa(!\mem_reg|registers[16][12]~q ),
	.datab(!\mem_reg|registers[20][12]~q ),
	.datac(!\ins_mem|memory~26_combout ),
	.datad(!\mem_reg|registers[24][12]~q ),
	.datae(!\mem_reg|registers[28][12]~q ),
	.dataf(!\ins_mem|memory~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux51~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux51~0 .extended_lut = "off";
defparam \mem_reg|Mux51~0 .lut_mask = 64'h505F505F30303F3F;
defparam \mem_reg|Mux51~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y6_N50
dffeas \mem_reg|registers[22][12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux19~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[22][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[22][12] .is_wysiwyg = "true";
defparam \mem_reg|registers[22][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y5_N0
cyclonev_lcell_comb \mem_reg|registers[18][12]~feeder (
// Equation(s):
// \mem_reg|registers[18][12]~feeder_combout  = ( \muxWrite|Mux19~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\muxWrite|Mux19~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|registers[18][12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|registers[18][12]~feeder .extended_lut = "off";
defparam \mem_reg|registers[18][12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mem_reg|registers[18][12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y5_N1
dffeas \mem_reg|registers[18][12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_reg|registers[18][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[18][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[18][12] .is_wysiwyg = "true";
defparam \mem_reg|registers[18][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y6_N44
dffeas \mem_reg|registers[26][12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux19~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[26][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[26][12] .is_wysiwyg = "true";
defparam \mem_reg|registers[26][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y6_N38
dffeas \mem_reg|registers[30][12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux19~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[30][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[30][12] .is_wysiwyg = "true";
defparam \mem_reg|registers[30][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y6_N39
cyclonev_lcell_comb \mem_reg|Mux51~2 (
// Equation(s):
// \mem_reg|Mux51~2_combout  = ( \ins_mem|memory~26_combout  & ( \ins_mem|memory~23_combout  & ( \mem_reg|registers[30][12]~q  ) ) ) # ( !\ins_mem|memory~26_combout  & ( \ins_mem|memory~23_combout  & ( \mem_reg|registers[22][12]~q  ) ) ) # ( 
// \ins_mem|memory~26_combout  & ( !\ins_mem|memory~23_combout  & ( \mem_reg|registers[26][12]~q  ) ) ) # ( !\ins_mem|memory~26_combout  & ( !\ins_mem|memory~23_combout  & ( \mem_reg|registers[18][12]~q  ) ) )

	.dataa(!\mem_reg|registers[22][12]~q ),
	.datab(!\mem_reg|registers[18][12]~q ),
	.datac(!\mem_reg|registers[26][12]~q ),
	.datad(!\mem_reg|registers[30][12]~q ),
	.datae(!\ins_mem|memory~26_combout ),
	.dataf(!\ins_mem|memory~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux51~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux51~2 .extended_lut = "off";
defparam \mem_reg|Mux51~2 .lut_mask = 64'h33330F0F555500FF;
defparam \mem_reg|Mux51~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y12_N28
dffeas \mem_reg|registers[21][12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux19~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[21][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[21][12] .is_wysiwyg = "true";
defparam \mem_reg|registers[21][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y6_N11
dffeas \mem_reg|registers[29][12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux19~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[29][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[29][12] .is_wysiwyg = "true";
defparam \mem_reg|registers[29][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y5_N23
dffeas \mem_reg|registers[25][12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux19~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[25][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[25][12] .is_wysiwyg = "true";
defparam \mem_reg|registers[25][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y4_N0
cyclonev_lcell_comb \mem_reg|registers[17][12]~feeder (
// Equation(s):
// \mem_reg|registers[17][12]~feeder_combout  = ( \muxWrite|Mux19~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\muxWrite|Mux19~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|registers[17][12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|registers[17][12]~feeder .extended_lut = "off";
defparam \mem_reg|registers[17][12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mem_reg|registers[17][12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y4_N1
dffeas \mem_reg|registers[17][12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_reg|registers[17][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[17][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[17][12] .is_wysiwyg = "true";
defparam \mem_reg|registers[17][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N45
cyclonev_lcell_comb \mem_reg|Mux51~1 (
// Equation(s):
// \mem_reg|Mux51~1_combout  = ( \ins_mem|memory~26_combout  & ( \ins_mem|memory~23_combout  & ( \mem_reg|registers[29][12]~q  ) ) ) # ( !\ins_mem|memory~26_combout  & ( \ins_mem|memory~23_combout  & ( \mem_reg|registers[21][12]~q  ) ) ) # ( 
// \ins_mem|memory~26_combout  & ( !\ins_mem|memory~23_combout  & ( \mem_reg|registers[25][12]~q  ) ) ) # ( !\ins_mem|memory~26_combout  & ( !\ins_mem|memory~23_combout  & ( \mem_reg|registers[17][12]~q  ) ) )

	.dataa(!\mem_reg|registers[21][12]~q ),
	.datab(!\mem_reg|registers[29][12]~q ),
	.datac(!\mem_reg|registers[25][12]~q ),
	.datad(!\mem_reg|registers[17][12]~q ),
	.datae(!\ins_mem|memory~26_combout ),
	.dataf(!\ins_mem|memory~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux51~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux51~1 .extended_lut = "off";
defparam \mem_reg|Mux51~1 .lut_mask = 64'h00FF0F0F55553333;
defparam \mem_reg|Mux51~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y12_N54
cyclonev_lcell_comb \mem_reg|Mux51~4 (
// Equation(s):
// \mem_reg|Mux51~4_combout  = ( \mem_reg|Mux51~2_combout  & ( \mem_reg|Mux51~1_combout  & ( (!\ins_mem|memory~17_combout  & (((\ins_mem|memory~20_combout ) # (\mem_reg|Mux51~0_combout )))) # (\ins_mem|memory~17_combout  & (((!\ins_mem|memory~20_combout )) # 
// (\mem_reg|Mux51~3_combout ))) ) ) ) # ( !\mem_reg|Mux51~2_combout  & ( \mem_reg|Mux51~1_combout  & ( (!\ins_mem|memory~17_combout  & (((\mem_reg|Mux51~0_combout  & !\ins_mem|memory~20_combout )))) # (\ins_mem|memory~17_combout  & 
// (((!\ins_mem|memory~20_combout )) # (\mem_reg|Mux51~3_combout ))) ) ) ) # ( \mem_reg|Mux51~2_combout  & ( !\mem_reg|Mux51~1_combout  & ( (!\ins_mem|memory~17_combout  & (((\ins_mem|memory~20_combout ) # (\mem_reg|Mux51~0_combout )))) # 
// (\ins_mem|memory~17_combout  & (\mem_reg|Mux51~3_combout  & ((\ins_mem|memory~20_combout )))) ) ) ) # ( !\mem_reg|Mux51~2_combout  & ( !\mem_reg|Mux51~1_combout  & ( (!\ins_mem|memory~17_combout  & (((\mem_reg|Mux51~0_combout  & 
// !\ins_mem|memory~20_combout )))) # (\ins_mem|memory~17_combout  & (\mem_reg|Mux51~3_combout  & ((\ins_mem|memory~20_combout )))) ) ) )

	.dataa(!\mem_reg|Mux51~3_combout ),
	.datab(!\ins_mem|memory~17_combout ),
	.datac(!\mem_reg|Mux51~0_combout ),
	.datad(!\ins_mem|memory~20_combout ),
	.datae(!\mem_reg|Mux51~2_combout ),
	.dataf(!\mem_reg|Mux51~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux51~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux51~4 .extended_lut = "off";
defparam \mem_reg|Mux51~4 .lut_mask = 64'h0C110CDD3F113FDD;
defparam \mem_reg|Mux51~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y12_N24
cyclonev_lcell_comb \mem_reg|Mux51~10 (
// Equation(s):
// \mem_reg|Mux51~10_combout  = ( \mem_reg|Mux51~9_combout  & ( (!\ins_mem|memory~7_combout ) # (\mem_reg|Mux51~4_combout ) ) ) # ( !\mem_reg|Mux51~9_combout  & ( (\mem_reg|Mux51~4_combout  & \ins_mem|memory~7_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mem_reg|Mux51~4_combout ),
	.datad(!\ins_mem|memory~7_combout ),
	.datae(gnd),
	.dataf(!\mem_reg|Mux51~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux51~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux51~10 .extended_lut = "off";
defparam \mem_reg|Mux51~10 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \mem_reg|Mux51~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y16_N27
cyclonev_lcell_comb \adder|Add0~69 (
// Equation(s):
// \adder|Add0~69_sumout  = SUM(( \p|pc [11] ) + ( GND ) + ( \adder|Add0~34  ))
// \adder|Add0~70  = CARRY(( \p|pc [11] ) + ( GND ) + ( \adder|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\p|pc [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\adder|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\adder|Add0~69_sumout ),
	.cout(\adder|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \adder|Add0~69 .extended_lut = "off";
defparam \adder|Add0~69 .lut_mask = 64'h0000FFFF000000FF;
defparam \adder|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y8_N6
cyclonev_lcell_comb \muxWrite|Mux20~0 (
// Equation(s):
// \muxWrite|Mux20~0_combout  = ( \adder|Add0~69_sumout  & ( \muxWrite|Mux16~2_combout  ) ) # ( !\adder|Add0~69_sumout  & ( \muxWrite|Mux16~2_combout  & ( (\muxWrite|Mux19~0_combout  & \DataMem|ram_1|altsyncram_component|auto_generated|q_a [3]) ) ) ) # ( 
// \adder|Add0~69_sumout  & ( !\muxWrite|Mux16~2_combout  & ( (\muxWrite|Mux19~0_combout  & \DataMem|ram_1|altsyncram_component|auto_generated|q_a [3]) ) ) ) # ( !\adder|Add0~69_sumout  & ( !\muxWrite|Mux16~2_combout  & ( (\muxWrite|Mux19~0_combout  & 
// \DataMem|ram_1|altsyncram_component|auto_generated|q_a [3]) ) ) )

	.dataa(gnd),
	.datab(!\muxWrite|Mux19~0_combout ),
	.datac(gnd),
	.datad(!\DataMem|ram_1|altsyncram_component|auto_generated|q_a [3]),
	.datae(!\adder|Add0~69_sumout ),
	.dataf(!\muxWrite|Mux16~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxWrite|Mux20~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxWrite|Mux20~0 .extended_lut = "off";
defparam \muxWrite|Mux20~0 .lut_mask = 64'h003300330033FFFF;
defparam \muxWrite|Mux20~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y9_N54
cyclonev_lcell_comb \muxWrite|Mux20~1 (
// Equation(s):
// \muxWrite|Mux20~1_combout  = ( \alu|Mux20~0_combout  & ( ((\muxWrite|Mux19~1_combout  & ((!\muxWrite|Mux16~3_combout ) # (\DataMem|ram_0|altsyncram_component|auto_generated|q_a [7])))) # (\muxWrite|Mux20~0_combout ) ) ) # ( !\alu|Mux20~0_combout  & ( 
// ((\muxWrite|Mux16~3_combout  & (\muxWrite|Mux19~1_combout  & \DataMem|ram_0|altsyncram_component|auto_generated|q_a [7]))) # (\muxWrite|Mux20~0_combout ) ) )

	.dataa(!\muxWrite|Mux16~3_combout ),
	.datab(!\muxWrite|Mux19~1_combout ),
	.datac(!\muxWrite|Mux20~0_combout ),
	.datad(!\DataMem|ram_0|altsyncram_component|auto_generated|q_a [7]),
	.datae(!\alu|Mux20~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxWrite|Mux20~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxWrite|Mux20~1 .extended_lut = "off";
defparam \muxWrite|Mux20~1 .lut_mask = 64'h0F1F2F3F0F1F2F3F;
defparam \muxWrite|Mux20~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y5_N7
dffeas \mem_reg|registers[18][11]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux20~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[18][11]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[18][11]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_reg|registers[18][11]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y7_N32
dffeas \mem_reg|registers[26][11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux20~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[26][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[26][11] .is_wysiwyg = "true";
defparam \mem_reg|registers[26][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y6_N35
dffeas \mem_reg|registers[22][11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux20~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[22][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[22][11] .is_wysiwyg = "true";
defparam \mem_reg|registers[22][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y7_N38
dffeas \mem_reg|registers[30][11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux20~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[30][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[30][11] .is_wysiwyg = "true";
defparam \mem_reg|registers[30][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y7_N21
cyclonev_lcell_comb \mem_reg|Mux52~2 (
// Equation(s):
// \mem_reg|Mux52~2_combout  = ( \ins_mem|memory~26_combout  & ( \ins_mem|memory~23_combout  & ( \mem_reg|registers[30][11]~q  ) ) ) # ( !\ins_mem|memory~26_combout  & ( \ins_mem|memory~23_combout  & ( \mem_reg|registers[22][11]~q  ) ) ) # ( 
// \ins_mem|memory~26_combout  & ( !\ins_mem|memory~23_combout  & ( \mem_reg|registers[26][11]~q  ) ) ) # ( !\ins_mem|memory~26_combout  & ( !\ins_mem|memory~23_combout  & ( \mem_reg|registers[18][11]~DUPLICATE_q  ) ) )

	.dataa(!\mem_reg|registers[18][11]~DUPLICATE_q ),
	.datab(!\mem_reg|registers[26][11]~q ),
	.datac(!\mem_reg|registers[22][11]~q ),
	.datad(!\mem_reg|registers[30][11]~q ),
	.datae(!\ins_mem|memory~26_combout ),
	.dataf(!\ins_mem|memory~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux52~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux52~2 .extended_lut = "off";
defparam \mem_reg|Mux52~2 .lut_mask = 64'h555533330F0F00FF;
defparam \mem_reg|Mux52~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y5_N49
dffeas \mem_reg|registers[25][11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux20~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[25][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[25][11] .is_wysiwyg = "true";
defparam \mem_reg|registers[25][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y7_N44
dffeas \mem_reg|registers[21][11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux20~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[21][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[21][11] .is_wysiwyg = "true";
defparam \mem_reg|registers[21][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y7_N28
dffeas \mem_reg|registers[17][11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux20~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[17][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[17][11] .is_wysiwyg = "true";
defparam \mem_reg|registers[17][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y7_N1
dffeas \mem_reg|registers[29][11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux20~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[29][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[29][11] .is_wysiwyg = "true";
defparam \mem_reg|registers[29][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y7_N0
cyclonev_lcell_comb \mem_reg|Mux52~1 (
// Equation(s):
// \mem_reg|Mux52~1_combout  = ( \mem_reg|registers[29][11]~q  & ( \ins_mem|memory~23_combout  & ( (\ins_mem|memory~26_combout ) # (\mem_reg|registers[21][11]~q ) ) ) ) # ( !\mem_reg|registers[29][11]~q  & ( \ins_mem|memory~23_combout  & ( 
// (\mem_reg|registers[21][11]~q  & !\ins_mem|memory~26_combout ) ) ) ) # ( \mem_reg|registers[29][11]~q  & ( !\ins_mem|memory~23_combout  & ( (!\ins_mem|memory~26_combout  & ((\mem_reg|registers[17][11]~q ))) # (\ins_mem|memory~26_combout  & 
// (\mem_reg|registers[25][11]~q )) ) ) ) # ( !\mem_reg|registers[29][11]~q  & ( !\ins_mem|memory~23_combout  & ( (!\ins_mem|memory~26_combout  & ((\mem_reg|registers[17][11]~q ))) # (\ins_mem|memory~26_combout  & (\mem_reg|registers[25][11]~q )) ) ) )

	.dataa(!\mem_reg|registers[25][11]~q ),
	.datab(!\mem_reg|registers[21][11]~q ),
	.datac(!\ins_mem|memory~26_combout ),
	.datad(!\mem_reg|registers[17][11]~q ),
	.datae(!\mem_reg|registers[29][11]~q ),
	.dataf(!\ins_mem|memory~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux52~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux52~1 .extended_lut = "off";
defparam \mem_reg|Mux52~1 .lut_mask = 64'h05F505F530303F3F;
defparam \mem_reg|Mux52~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y11_N2
dffeas \mem_reg|registers[27][11]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux20~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[27][11]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[27][11]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_reg|registers[27][11]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y11_N47
dffeas \mem_reg|registers[23][11]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux20~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[23][11]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[23][11]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_reg|registers[23][11]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y9_N19
dffeas \mem_reg|registers[31][11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux20~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[31][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[31][11] .is_wysiwyg = "true";
defparam \mem_reg|registers[31][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y7_N26
dffeas \mem_reg|registers[19][11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux20~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[19][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[19][11] .is_wysiwyg = "true";
defparam \mem_reg|registers[19][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y11_N3
cyclonev_lcell_comb \mem_reg|Mux52~3 (
// Equation(s):
// \mem_reg|Mux52~3_combout  = ( \ins_mem|memory~26_combout  & ( \ins_mem|memory~23_combout  & ( \mem_reg|registers[31][11]~q  ) ) ) # ( !\ins_mem|memory~26_combout  & ( \ins_mem|memory~23_combout  & ( \mem_reg|registers[23][11]~DUPLICATE_q  ) ) ) # ( 
// \ins_mem|memory~26_combout  & ( !\ins_mem|memory~23_combout  & ( \mem_reg|registers[27][11]~DUPLICATE_q  ) ) ) # ( !\ins_mem|memory~26_combout  & ( !\ins_mem|memory~23_combout  & ( \mem_reg|registers[19][11]~q  ) ) )

	.dataa(!\mem_reg|registers[27][11]~DUPLICATE_q ),
	.datab(!\mem_reg|registers[23][11]~DUPLICATE_q ),
	.datac(!\mem_reg|registers[31][11]~q ),
	.datad(!\mem_reg|registers[19][11]~q ),
	.datae(!\ins_mem|memory~26_combout ),
	.dataf(!\ins_mem|memory~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux52~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux52~3 .extended_lut = "off";
defparam \mem_reg|Mux52~3 .lut_mask = 64'h00FF555533330F0F;
defparam \mem_reg|Mux52~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y4_N18
cyclonev_lcell_comb \mem_reg|registers[16][11]~feeder (
// Equation(s):
// \mem_reg|registers[16][11]~feeder_combout  = ( \muxWrite|Mux20~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\muxWrite|Mux20~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|registers[16][11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|registers[16][11]~feeder .extended_lut = "off";
defparam \mem_reg|registers[16][11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mem_reg|registers[16][11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y4_N19
dffeas \mem_reg|registers[16][11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_reg|registers[16][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[16][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[16][11] .is_wysiwyg = "true";
defparam \mem_reg|registers[16][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y5_N22
dffeas \mem_reg|registers[24][11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux20~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[24][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[24][11] .is_wysiwyg = "true";
defparam \mem_reg|registers[24][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y5_N14
dffeas \mem_reg|registers[28][11]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux20~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[28][11]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[28][11]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_reg|registers[28][11]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y5_N20
dffeas \mem_reg|registers[20][11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux20~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[20][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[20][11] .is_wysiwyg = "true";
defparam \mem_reg|registers[20][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y5_N15
cyclonev_lcell_comb \mem_reg|Mux52~0 (
// Equation(s):
// \mem_reg|Mux52~0_combout  = ( \ins_mem|memory~26_combout  & ( \ins_mem|memory~23_combout  & ( \mem_reg|registers[28][11]~DUPLICATE_q  ) ) ) # ( !\ins_mem|memory~26_combout  & ( \ins_mem|memory~23_combout  & ( \mem_reg|registers[20][11]~q  ) ) ) # ( 
// \ins_mem|memory~26_combout  & ( !\ins_mem|memory~23_combout  & ( \mem_reg|registers[24][11]~q  ) ) ) # ( !\ins_mem|memory~26_combout  & ( !\ins_mem|memory~23_combout  & ( \mem_reg|registers[16][11]~q  ) ) )

	.dataa(!\mem_reg|registers[16][11]~q ),
	.datab(!\mem_reg|registers[24][11]~q ),
	.datac(!\mem_reg|registers[28][11]~DUPLICATE_q ),
	.datad(!\mem_reg|registers[20][11]~q ),
	.datae(!\ins_mem|memory~26_combout ),
	.dataf(!\ins_mem|memory~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux52~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux52~0 .extended_lut = "off";
defparam \mem_reg|Mux52~0 .lut_mask = 64'h5555333300FF0F0F;
defparam \mem_reg|Mux52~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y7_N45
cyclonev_lcell_comb \mem_reg|Mux52~4 (
// Equation(s):
// \mem_reg|Mux52~4_combout  = ( \mem_reg|Mux52~3_combout  & ( \mem_reg|Mux52~0_combout  & ( (!\ins_mem|memory~20_combout  & (((!\ins_mem|memory~17_combout ) # (\mem_reg|Mux52~1_combout )))) # (\ins_mem|memory~20_combout  & (((\ins_mem|memory~17_combout )) # 
// (\mem_reg|Mux52~2_combout ))) ) ) ) # ( !\mem_reg|Mux52~3_combout  & ( \mem_reg|Mux52~0_combout  & ( (!\ins_mem|memory~20_combout  & (((!\ins_mem|memory~17_combout ) # (\mem_reg|Mux52~1_combout )))) # (\ins_mem|memory~20_combout  & 
// (\mem_reg|Mux52~2_combout  & (!\ins_mem|memory~17_combout ))) ) ) ) # ( \mem_reg|Mux52~3_combout  & ( !\mem_reg|Mux52~0_combout  & ( (!\ins_mem|memory~20_combout  & (((\ins_mem|memory~17_combout  & \mem_reg|Mux52~1_combout )))) # 
// (\ins_mem|memory~20_combout  & (((\ins_mem|memory~17_combout )) # (\mem_reg|Mux52~2_combout ))) ) ) ) # ( !\mem_reg|Mux52~3_combout  & ( !\mem_reg|Mux52~0_combout  & ( (!\ins_mem|memory~20_combout  & (((\ins_mem|memory~17_combout  & 
// \mem_reg|Mux52~1_combout )))) # (\ins_mem|memory~20_combout  & (\mem_reg|Mux52~2_combout  & (!\ins_mem|memory~17_combout ))) ) ) )

	.dataa(!\ins_mem|memory~20_combout ),
	.datab(!\mem_reg|Mux52~2_combout ),
	.datac(!\ins_mem|memory~17_combout ),
	.datad(!\mem_reg|Mux52~1_combout ),
	.datae(!\mem_reg|Mux52~3_combout ),
	.dataf(!\mem_reg|Mux52~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux52~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux52~4 .extended_lut = "off";
defparam \mem_reg|Mux52~4 .lut_mask = 64'h101A151FB0BAB5BF;
defparam \mem_reg|Mux52~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y10_N6
cyclonev_lcell_comb \mem_reg|Mux52~10 (
// Equation(s):
// \mem_reg|Mux52~10_combout  = ( \mem_reg|Mux52~9_combout  & ( (!\ins_mem|memory~7_combout ) # (\mem_reg|Mux52~4_combout ) ) ) # ( !\mem_reg|Mux52~9_combout  & ( (\ins_mem|memory~7_combout  & \mem_reg|Mux52~4_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ins_mem|memory~7_combout ),
	.datad(!\mem_reg|Mux52~4_combout ),
	.datae(gnd),
	.dataf(!\mem_reg|Mux52~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux52~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux52~10 .extended_lut = "off";
defparam \mem_reg|Mux52~10 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \mem_reg|Mux52~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y11_N54
cyclonev_lcell_comb \muxWrite|Mux22~0 (
// Equation(s):
// \muxWrite|Mux22~0_combout  = ( \adder|Add0~37_sumout  & ( ((\DataMem|ram_1|altsyncram_component|auto_generated|q_a [1] & \muxWrite|Mux19~0_combout )) # (\muxWrite|Mux16~2_combout ) ) ) # ( !\adder|Add0~37_sumout  & ( 
// (\DataMem|ram_1|altsyncram_component|auto_generated|q_a [1] & \muxWrite|Mux19~0_combout ) ) )

	.dataa(!\muxWrite|Mux16~2_combout ),
	.datab(gnd),
	.datac(!\DataMem|ram_1|altsyncram_component|auto_generated|q_a [1]),
	.datad(!\muxWrite|Mux19~0_combout ),
	.datae(gnd),
	.dataf(!\adder|Add0~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxWrite|Mux22~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxWrite|Mux22~0 .extended_lut = "off";
defparam \muxWrite|Mux22~0 .lut_mask = 64'h000F000F555F555F;
defparam \muxWrite|Mux22~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y11_N12
cyclonev_lcell_comb \muxWrite|Mux22~1 (
// Equation(s):
// \muxWrite|Mux22~1_combout  = ( \DataMem|ram_0|altsyncram_component|auto_generated|q_a [7] & ( \alu|Mux22~0_combout  & ( (\muxWrite|Mux19~1_combout ) # (\muxWrite|Mux22~0_combout ) ) ) ) # ( !\DataMem|ram_0|altsyncram_component|auto_generated|q_a [7] & ( 
// \alu|Mux22~0_combout  & ( ((!\muxWrite|Mux16~3_combout  & \muxWrite|Mux19~1_combout )) # (\muxWrite|Mux22~0_combout ) ) ) ) # ( \DataMem|ram_0|altsyncram_component|auto_generated|q_a [7] & ( !\alu|Mux22~0_combout  & ( ((\muxWrite|Mux16~3_combout  & 
// \muxWrite|Mux19~1_combout )) # (\muxWrite|Mux22~0_combout ) ) ) ) # ( !\DataMem|ram_0|altsyncram_component|auto_generated|q_a [7] & ( !\alu|Mux22~0_combout  & ( \muxWrite|Mux22~0_combout  ) ) )

	.dataa(!\muxWrite|Mux22~0_combout ),
	.datab(!\muxWrite|Mux16~3_combout ),
	.datac(!\muxWrite|Mux19~1_combout ),
	.datad(gnd),
	.datae(!\DataMem|ram_0|altsyncram_component|auto_generated|q_a [7]),
	.dataf(!\alu|Mux22~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxWrite|Mux22~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxWrite|Mux22~1 .extended_lut = "off";
defparam \muxWrite|Mux22~1 .lut_mask = 64'h555557575D5D5F5F;
defparam \muxWrite|Mux22~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y8_N6
cyclonev_lcell_comb \mem_reg|registers[16][9]~feeder (
// Equation(s):
// \mem_reg|registers[16][9]~feeder_combout  = ( \muxWrite|Mux22~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\muxWrite|Mux22~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|registers[16][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|registers[16][9]~feeder .extended_lut = "off";
defparam \mem_reg|registers[16][9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mem_reg|registers[16][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y8_N8
dffeas \mem_reg|registers[16][9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_reg|registers[16][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[16][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[16][9] .is_wysiwyg = "true";
defparam \mem_reg|registers[16][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y8_N21
cyclonev_lcell_comb \mem_reg|registers[20][9]~feeder (
// Equation(s):
// \mem_reg|registers[20][9]~feeder_combout  = ( \muxWrite|Mux22~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\muxWrite|Mux22~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|registers[20][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|registers[20][9]~feeder .extended_lut = "off";
defparam \mem_reg|registers[20][9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mem_reg|registers[20][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y8_N22
dffeas \mem_reg|registers[20][9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_reg|registers[20][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[20][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[20][9] .is_wysiwyg = "true";
defparam \mem_reg|registers[20][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y10_N25
dffeas \mem_reg|registers[28][9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux22~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[28][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[28][9] .is_wysiwyg = "true";
defparam \mem_reg|registers[28][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y6_N7
dffeas \mem_reg|registers[24][9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux22~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[24][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[24][9] .is_wysiwyg = "true";
defparam \mem_reg|registers[24][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y10_N24
cyclonev_lcell_comb \mem_reg|Mux54~0 (
// Equation(s):
// \mem_reg|Mux54~0_combout  = ( \mem_reg|registers[28][9]~q  & ( \mem_reg|registers[24][9]~q  & ( ((!\ins_mem|memory~23_combout  & (\mem_reg|registers[16][9]~q )) # (\ins_mem|memory~23_combout  & ((\mem_reg|registers[20][9]~q )))) # 
// (\ins_mem|memory~26_combout ) ) ) ) # ( !\mem_reg|registers[28][9]~q  & ( \mem_reg|registers[24][9]~q  & ( (!\ins_mem|memory~26_combout  & ((!\ins_mem|memory~23_combout  & (\mem_reg|registers[16][9]~q )) # (\ins_mem|memory~23_combout  & 
// ((\mem_reg|registers[20][9]~q ))))) # (\ins_mem|memory~26_combout  & (((!\ins_mem|memory~23_combout )))) ) ) ) # ( \mem_reg|registers[28][9]~q  & ( !\mem_reg|registers[24][9]~q  & ( (!\ins_mem|memory~26_combout  & ((!\ins_mem|memory~23_combout  & 
// (\mem_reg|registers[16][9]~q )) # (\ins_mem|memory~23_combout  & ((\mem_reg|registers[20][9]~q ))))) # (\ins_mem|memory~26_combout  & (((\ins_mem|memory~23_combout )))) ) ) ) # ( !\mem_reg|registers[28][9]~q  & ( !\mem_reg|registers[24][9]~q  & ( 
// (!\ins_mem|memory~26_combout  & ((!\ins_mem|memory~23_combout  & (\mem_reg|registers[16][9]~q )) # (\ins_mem|memory~23_combout  & ((\mem_reg|registers[20][9]~q ))))) ) ) )

	.dataa(!\ins_mem|memory~26_combout ),
	.datab(!\mem_reg|registers[16][9]~q ),
	.datac(!\mem_reg|registers[20][9]~q ),
	.datad(!\ins_mem|memory~23_combout ),
	.datae(!\mem_reg|registers[28][9]~q ),
	.dataf(!\mem_reg|registers[24][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux54~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux54~0 .extended_lut = "off";
defparam \mem_reg|Mux54~0 .lut_mask = 64'h220A225F770A775F;
defparam \mem_reg|Mux54~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y8_N48
cyclonev_lcell_comb \mem_reg|registers[18][9]~feeder (
// Equation(s):
// \mem_reg|registers[18][9]~feeder_combout  = ( \muxWrite|Mux22~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\muxWrite|Mux22~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|registers[18][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|registers[18][9]~feeder .extended_lut = "off";
defparam \mem_reg|registers[18][9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mem_reg|registers[18][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y8_N49
dffeas \mem_reg|registers[18][9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_reg|registers[18][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[18][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[18][9] .is_wysiwyg = "true";
defparam \mem_reg|registers[18][9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y10_N6
cyclonev_lcell_comb \mem_reg|registers[26][9]~feeder (
// Equation(s):
// \mem_reg|registers[26][9]~feeder_combout  = ( \muxWrite|Mux22~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\muxWrite|Mux22~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|registers[26][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|registers[26][9]~feeder .extended_lut = "off";
defparam \mem_reg|registers[26][9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mem_reg|registers[26][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y10_N7
dffeas \mem_reg|registers[26][9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_reg|registers[26][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[26][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[26][9] .is_wysiwyg = "true";
defparam \mem_reg|registers[26][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y10_N31
dffeas \mem_reg|registers[30][9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux22~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[30][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[30][9] .is_wysiwyg = "true";
defparam \mem_reg|registers[30][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y10_N50
dffeas \mem_reg|registers[22][9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux22~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[22][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[22][9] .is_wysiwyg = "true";
defparam \mem_reg|registers[22][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y10_N30
cyclonev_lcell_comb \mem_reg|Mux54~2 (
// Equation(s):
// \mem_reg|Mux54~2_combout  = ( \mem_reg|registers[30][9]~q  & ( \mem_reg|registers[22][9]~q  & ( ((!\ins_mem|memory~26_combout  & (\mem_reg|registers[18][9]~q )) # (\ins_mem|memory~26_combout  & ((\mem_reg|registers[26][9]~q )))) # 
// (\ins_mem|memory~23_combout ) ) ) ) # ( !\mem_reg|registers[30][9]~q  & ( \mem_reg|registers[22][9]~q  & ( (!\ins_mem|memory~26_combout  & (((\ins_mem|memory~23_combout )) # (\mem_reg|registers[18][9]~q ))) # (\ins_mem|memory~26_combout  & 
// (((\mem_reg|registers[26][9]~q  & !\ins_mem|memory~23_combout )))) ) ) ) # ( \mem_reg|registers[30][9]~q  & ( !\mem_reg|registers[22][9]~q  & ( (!\ins_mem|memory~26_combout  & (\mem_reg|registers[18][9]~q  & ((!\ins_mem|memory~23_combout )))) # 
// (\ins_mem|memory~26_combout  & (((\ins_mem|memory~23_combout ) # (\mem_reg|registers[26][9]~q )))) ) ) ) # ( !\mem_reg|registers[30][9]~q  & ( !\mem_reg|registers[22][9]~q  & ( (!\ins_mem|memory~23_combout  & ((!\ins_mem|memory~26_combout  & 
// (\mem_reg|registers[18][9]~q )) # (\ins_mem|memory~26_combout  & ((\mem_reg|registers[26][9]~q ))))) ) ) )

	.dataa(!\ins_mem|memory~26_combout ),
	.datab(!\mem_reg|registers[18][9]~q ),
	.datac(!\mem_reg|registers[26][9]~q ),
	.datad(!\ins_mem|memory~23_combout ),
	.datae(!\mem_reg|registers[30][9]~q ),
	.dataf(!\mem_reg|registers[22][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux54~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux54~2 .extended_lut = "off";
defparam \mem_reg|Mux54~2 .lut_mask = 64'h2700275527AA27FF;
defparam \mem_reg|Mux54~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y8_N24
cyclonev_lcell_comb \mem_reg|registers[17][9]~feeder (
// Equation(s):
// \mem_reg|registers[17][9]~feeder_combout  = ( \muxWrite|Mux22~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\muxWrite|Mux22~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|registers[17][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|registers[17][9]~feeder .extended_lut = "off";
defparam \mem_reg|registers[17][9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mem_reg|registers[17][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y8_N25
dffeas \mem_reg|registers[17][9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_reg|registers[17][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[17][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[17][9] .is_wysiwyg = "true";
defparam \mem_reg|registers[17][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y10_N43
dffeas \mem_reg|registers[25][9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux22~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[25][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[25][9] .is_wysiwyg = "true";
defparam \mem_reg|registers[25][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y8_N21
cyclonev_lcell_comb \mem_reg|registers[21][9]~feeder (
// Equation(s):
// \mem_reg|registers[21][9]~feeder_combout  = ( \muxWrite|Mux22~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\muxWrite|Mux22~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|registers[21][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|registers[21][9]~feeder .extended_lut = "off";
defparam \mem_reg|registers[21][9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mem_reg|registers[21][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y8_N22
dffeas \mem_reg|registers[21][9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_reg|registers[21][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[21][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[21][9] .is_wysiwyg = "true";
defparam \mem_reg|registers[21][9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y10_N24
cyclonev_lcell_comb \mem_reg|registers[29][9]~feeder (
// Equation(s):
// \mem_reg|registers[29][9]~feeder_combout  = ( \muxWrite|Mux22~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\muxWrite|Mux22~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|registers[29][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|registers[29][9]~feeder .extended_lut = "off";
defparam \mem_reg|registers[29][9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mem_reg|registers[29][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y10_N25
dffeas \mem_reg|registers[29][9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_reg|registers[29][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[29][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[29][9] .is_wysiwyg = "true";
defparam \mem_reg|registers[29][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y10_N3
cyclonev_lcell_comb \mem_reg|Mux54~1 (
// Equation(s):
// \mem_reg|Mux54~1_combout  = ( \ins_mem|memory~26_combout  & ( \ins_mem|memory~23_combout  & ( \mem_reg|registers[29][9]~q  ) ) ) # ( !\ins_mem|memory~26_combout  & ( \ins_mem|memory~23_combout  & ( \mem_reg|registers[21][9]~q  ) ) ) # ( 
// \ins_mem|memory~26_combout  & ( !\ins_mem|memory~23_combout  & ( \mem_reg|registers[25][9]~q  ) ) ) # ( !\ins_mem|memory~26_combout  & ( !\ins_mem|memory~23_combout  & ( \mem_reg|registers[17][9]~q  ) ) )

	.dataa(!\mem_reg|registers[17][9]~q ),
	.datab(!\mem_reg|registers[25][9]~q ),
	.datac(!\mem_reg|registers[21][9]~q ),
	.datad(!\mem_reg|registers[29][9]~q ),
	.datae(!\ins_mem|memory~26_combout ),
	.dataf(!\ins_mem|memory~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux54~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux54~1 .extended_lut = "off";
defparam \mem_reg|Mux54~1 .lut_mask = 64'h555533330F0F00FF;
defparam \mem_reg|Mux54~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y6_N45
cyclonev_lcell_comb \mem_reg|registers[19][9]~feeder (
// Equation(s):
// \mem_reg|registers[19][9]~feeder_combout  = ( \muxWrite|Mux22~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\muxWrite|Mux22~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|registers[19][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|registers[19][9]~feeder .extended_lut = "off";
defparam \mem_reg|registers[19][9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mem_reg|registers[19][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y6_N46
dffeas \mem_reg|registers[19][9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_reg|registers[19][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[19][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[19][9] .is_wysiwyg = "true";
defparam \mem_reg|registers[19][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y11_N19
dffeas \mem_reg|registers[27][9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux22~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[27][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[27][9] .is_wysiwyg = "true";
defparam \mem_reg|registers[27][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y11_N26
dffeas \mem_reg|registers[23][9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux22~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[23][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[23][9] .is_wysiwyg = "true";
defparam \mem_reg|registers[23][9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y11_N39
cyclonev_lcell_comb \mem_reg|registers[31][9]~feeder (
// Equation(s):
// \mem_reg|registers[31][9]~feeder_combout  = ( \muxWrite|Mux22~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\muxWrite|Mux22~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|registers[31][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|registers[31][9]~feeder .extended_lut = "off";
defparam \mem_reg|registers[31][9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mem_reg|registers[31][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y11_N40
dffeas \mem_reg|registers[31][9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_reg|registers[31][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[31][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[31][9] .is_wysiwyg = "true";
defparam \mem_reg|registers[31][9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y11_N21
cyclonev_lcell_comb \mem_reg|Mux54~3 (
// Equation(s):
// \mem_reg|Mux54~3_combout  = ( \mem_reg|registers[31][9]~q  & ( \ins_mem|memory~23_combout  & ( (\mem_reg|registers[23][9]~q ) # (\ins_mem|memory~26_combout ) ) ) ) # ( !\mem_reg|registers[31][9]~q  & ( \ins_mem|memory~23_combout  & ( 
// (!\ins_mem|memory~26_combout  & \mem_reg|registers[23][9]~q ) ) ) ) # ( \mem_reg|registers[31][9]~q  & ( !\ins_mem|memory~23_combout  & ( (!\ins_mem|memory~26_combout  & (\mem_reg|registers[19][9]~q )) # (\ins_mem|memory~26_combout  & 
// ((\mem_reg|registers[27][9]~q ))) ) ) ) # ( !\mem_reg|registers[31][9]~q  & ( !\ins_mem|memory~23_combout  & ( (!\ins_mem|memory~26_combout  & (\mem_reg|registers[19][9]~q )) # (\ins_mem|memory~26_combout  & ((\mem_reg|registers[27][9]~q ))) ) ) )

	.dataa(!\mem_reg|registers[19][9]~q ),
	.datab(!\ins_mem|memory~26_combout ),
	.datac(!\mem_reg|registers[27][9]~q ),
	.datad(!\mem_reg|registers[23][9]~q ),
	.datae(!\mem_reg|registers[31][9]~q ),
	.dataf(!\ins_mem|memory~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux54~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux54~3 .extended_lut = "off";
defparam \mem_reg|Mux54~3 .lut_mask = 64'h4747474700CC33FF;
defparam \mem_reg|Mux54~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y10_N42
cyclonev_lcell_comb \mem_reg|Mux54~4 (
// Equation(s):
// \mem_reg|Mux54~4_combout  = ( \mem_reg|Mux54~1_combout  & ( \mem_reg|Mux54~3_combout  & ( ((!\ins_mem|memory~20_combout  & (\mem_reg|Mux54~0_combout )) # (\ins_mem|memory~20_combout  & ((\mem_reg|Mux54~2_combout )))) # (\ins_mem|memory~17_combout ) ) ) ) 
// # ( !\mem_reg|Mux54~1_combout  & ( \mem_reg|Mux54~3_combout  & ( (!\ins_mem|memory~17_combout  & ((!\ins_mem|memory~20_combout  & (\mem_reg|Mux54~0_combout )) # (\ins_mem|memory~20_combout  & ((\mem_reg|Mux54~2_combout ))))) # (\ins_mem|memory~17_combout  
// & (((\ins_mem|memory~20_combout )))) ) ) ) # ( \mem_reg|Mux54~1_combout  & ( !\mem_reg|Mux54~3_combout  & ( (!\ins_mem|memory~17_combout  & ((!\ins_mem|memory~20_combout  & (\mem_reg|Mux54~0_combout )) # (\ins_mem|memory~20_combout  & 
// ((\mem_reg|Mux54~2_combout ))))) # (\ins_mem|memory~17_combout  & (((!\ins_mem|memory~20_combout )))) ) ) ) # ( !\mem_reg|Mux54~1_combout  & ( !\mem_reg|Mux54~3_combout  & ( (!\ins_mem|memory~17_combout  & ((!\ins_mem|memory~20_combout  & 
// (\mem_reg|Mux54~0_combout )) # (\ins_mem|memory~20_combout  & ((\mem_reg|Mux54~2_combout ))))) ) ) )

	.dataa(!\mem_reg|Mux54~0_combout ),
	.datab(!\ins_mem|memory~17_combout ),
	.datac(!\ins_mem|memory~20_combout ),
	.datad(!\mem_reg|Mux54~2_combout ),
	.datae(!\mem_reg|Mux54~1_combout ),
	.dataf(!\mem_reg|Mux54~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux54~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux54~4 .extended_lut = "off";
defparam \mem_reg|Mux54~4 .lut_mask = 64'h404C707C434F737F;
defparam \mem_reg|Mux54~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y10_N3
cyclonev_lcell_comb \mem_reg|Mux54~10 (
// Equation(s):
// \mem_reg|Mux54~10_combout  = ( \ins_mem|memory~7_combout  & ( \mem_reg|Mux54~9_combout  & ( \mem_reg|Mux54~4_combout  ) ) ) # ( !\ins_mem|memory~7_combout  & ( \mem_reg|Mux54~9_combout  ) ) # ( \ins_mem|memory~7_combout  & ( !\mem_reg|Mux54~9_combout  & ( 
// \mem_reg|Mux54~4_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mem_reg|Mux54~4_combout ),
	.datad(gnd),
	.datae(!\ins_mem|memory~7_combout ),
	.dataf(!\mem_reg|Mux54~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux54~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux54~10 .extended_lut = "off";
defparam \mem_reg|Mux54~10 .lut_mask = 64'h00000F0FFFFF0F0F;
defparam \mem_reg|Mux54~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y11_N18
cyclonev_lcell_comb \muxWrite|Mux23~0 (
// Equation(s):
// \muxWrite|Mux23~0_combout  = ( \adder|Add0~41_sumout  & ( ((\muxWrite|Mux19~0_combout  & \DataMem|ram_1|altsyncram_component|auto_generated|q_a [0])) # (\muxWrite|Mux16~2_combout ) ) ) # ( !\adder|Add0~41_sumout  & ( (\muxWrite|Mux19~0_combout  & 
// \DataMem|ram_1|altsyncram_component|auto_generated|q_a [0]) ) )

	.dataa(!\muxWrite|Mux19~0_combout ),
	.datab(!\DataMem|ram_1|altsyncram_component|auto_generated|q_a [0]),
	.datac(gnd),
	.datad(!\muxWrite|Mux16~2_combout ),
	.datae(gnd),
	.dataf(!\adder|Add0~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxWrite|Mux23~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxWrite|Mux23~0 .extended_lut = "off";
defparam \muxWrite|Mux23~0 .lut_mask = 64'h1111111111FF11FF;
defparam \muxWrite|Mux23~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y7_N45
cyclonev_lcell_comb \muxWrite|Mux23~1 (
// Equation(s):
// \muxWrite|Mux23~1_combout  = ( \muxWrite|Mux23~0_combout  & ( \alu|Mux23~2_combout  ) ) # ( !\muxWrite|Mux23~0_combout  & ( \alu|Mux23~2_combout  & ( (\muxWrite|Mux19~1_combout  & ((!\muxWrite|Mux16~3_combout ) # 
// (\DataMem|ram_0|altsyncram_component|auto_generated|q_a [7]))) ) ) ) # ( \muxWrite|Mux23~0_combout  & ( !\alu|Mux23~2_combout  ) ) # ( !\muxWrite|Mux23~0_combout  & ( !\alu|Mux23~2_combout  & ( (\DataMem|ram_0|altsyncram_component|auto_generated|q_a [7] & 
// (\muxWrite|Mux19~1_combout  & \muxWrite|Mux16~3_combout )) ) ) )

	.dataa(!\DataMem|ram_0|altsyncram_component|auto_generated|q_a [7]),
	.datab(gnd),
	.datac(!\muxWrite|Mux19~1_combout ),
	.datad(!\muxWrite|Mux16~3_combout ),
	.datae(!\muxWrite|Mux23~0_combout ),
	.dataf(!\alu|Mux23~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxWrite|Mux23~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxWrite|Mux23~1 .extended_lut = "off";
defparam \muxWrite|Mux23~1 .lut_mask = 64'h0005FFFF0F05FFFF;
defparam \muxWrite|Mux23~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y7_N13
dffeas \mem_reg|registers[30][8]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux23~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[30][8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[30][8]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_reg|registers[30][8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y5_N57
cyclonev_lcell_comb \mem_reg|registers[18][8]~feeder (
// Equation(s):
// \mem_reg|registers[18][8]~feeder_combout  = ( \muxWrite|Mux23~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\muxWrite|Mux23~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|registers[18][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|registers[18][8]~feeder .extended_lut = "off";
defparam \mem_reg|registers[18][8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mem_reg|registers[18][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y5_N59
dffeas \mem_reg|registers[18][8]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_reg|registers[18][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[18][8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[18][8]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_reg|registers[18][8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y7_N7
dffeas \mem_reg|registers[26][8]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux23~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[26][8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[26][8]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_reg|registers[26][8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y3_N52
dffeas \mem_reg|registers[22][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux23~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[22][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[22][8] .is_wysiwyg = "true";
defparam \mem_reg|registers[22][8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y5_N51
cyclonev_lcell_comb \mem_reg|Mux55~2 (
// Equation(s):
// \mem_reg|Mux55~2_combout  = ( \ins_mem|memory~26_combout  & ( \ins_mem|memory~23_combout  & ( \mem_reg|registers[30][8]~DUPLICATE_q  ) ) ) # ( !\ins_mem|memory~26_combout  & ( \ins_mem|memory~23_combout  & ( \mem_reg|registers[22][8]~q  ) ) ) # ( 
// \ins_mem|memory~26_combout  & ( !\ins_mem|memory~23_combout  & ( \mem_reg|registers[26][8]~DUPLICATE_q  ) ) ) # ( !\ins_mem|memory~26_combout  & ( !\ins_mem|memory~23_combout  & ( \mem_reg|registers[18][8]~DUPLICATE_q  ) ) )

	.dataa(!\mem_reg|registers[30][8]~DUPLICATE_q ),
	.datab(!\mem_reg|registers[18][8]~DUPLICATE_q ),
	.datac(!\mem_reg|registers[26][8]~DUPLICATE_q ),
	.datad(!\mem_reg|registers[22][8]~q ),
	.datae(!\ins_mem|memory~26_combout ),
	.dataf(!\ins_mem|memory~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux55~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux55~2 .extended_lut = "off";
defparam \mem_reg|Mux55~2 .lut_mask = 64'h33330F0F00FF5555;
defparam \mem_reg|Mux55~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y5_N25
dffeas \mem_reg|registers[19][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux23~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[19][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[19][8] .is_wysiwyg = "true";
defparam \mem_reg|registers[19][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y5_N32
dffeas \mem_reg|registers[27][8]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux23~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[27][8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[27][8]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_reg|registers[27][8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y7_N56
dffeas \mem_reg|registers[31][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux23~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[31][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[31][8] .is_wysiwyg = "true";
defparam \mem_reg|registers[31][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y5_N30
cyclonev_lcell_comb \mem_reg|registers[23][8]~feeder (
// Equation(s):
// \mem_reg|registers[23][8]~feeder_combout  = ( \muxWrite|Mux23~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\muxWrite|Mux23~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|registers[23][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|registers[23][8]~feeder .extended_lut = "off";
defparam \mem_reg|registers[23][8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mem_reg|registers[23][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y5_N32
dffeas \mem_reg|registers[23][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_reg|registers[23][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[23][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[23][8] .is_wysiwyg = "true";
defparam \mem_reg|registers[23][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y5_N33
cyclonev_lcell_comb \mem_reg|Mux55~3 (
// Equation(s):
// \mem_reg|Mux55~3_combout  = ( \ins_mem|memory~26_combout  & ( \ins_mem|memory~23_combout  & ( \mem_reg|registers[31][8]~q  ) ) ) # ( !\ins_mem|memory~26_combout  & ( \ins_mem|memory~23_combout  & ( \mem_reg|registers[23][8]~q  ) ) ) # ( 
// \ins_mem|memory~26_combout  & ( !\ins_mem|memory~23_combout  & ( \mem_reg|registers[27][8]~DUPLICATE_q  ) ) ) # ( !\ins_mem|memory~26_combout  & ( !\ins_mem|memory~23_combout  & ( \mem_reg|registers[19][8]~q  ) ) )

	.dataa(!\mem_reg|registers[19][8]~q ),
	.datab(!\mem_reg|registers[27][8]~DUPLICATE_q ),
	.datac(!\mem_reg|registers[31][8]~q ),
	.datad(!\mem_reg|registers[23][8]~q ),
	.datae(!\ins_mem|memory~26_combout ),
	.dataf(!\ins_mem|memory~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux55~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux55~3 .extended_lut = "off";
defparam \mem_reg|Mux55~3 .lut_mask = 64'h5555333300FF0F0F;
defparam \mem_reg|Mux55~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y5_N28
dffeas \mem_reg|registers[25][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux23~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[25][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[25][8] .is_wysiwyg = "true";
defparam \mem_reg|registers[25][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y5_N18
cyclonev_lcell_comb \mem_reg|registers[21][8]~feeder (
// Equation(s):
// \mem_reg|registers[21][8]~feeder_combout  = ( \muxWrite|Mux23~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\muxWrite|Mux23~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|registers[21][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|registers[21][8]~feeder .extended_lut = "off";
defparam \mem_reg|registers[21][8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mem_reg|registers[21][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y5_N19
dffeas \mem_reg|registers[21][8]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_reg|registers[21][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[21][8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[21][8]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_reg|registers[21][8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y5_N6
cyclonev_lcell_comb \mem_reg|registers[17][8]~feeder (
// Equation(s):
// \mem_reg|registers[17][8]~feeder_combout  = ( \muxWrite|Mux23~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\muxWrite|Mux23~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|registers[17][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|registers[17][8]~feeder .extended_lut = "off";
defparam \mem_reg|registers[17][8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mem_reg|registers[17][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y5_N7
dffeas \mem_reg|registers[17][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_reg|registers[17][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[17][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[17][8] .is_wysiwyg = "true";
defparam \mem_reg|registers[17][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y5_N56
dffeas \mem_reg|registers[29][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux23~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[29][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[29][8] .is_wysiwyg = "true";
defparam \mem_reg|registers[29][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y5_N57
cyclonev_lcell_comb \mem_reg|Mux55~1 (
// Equation(s):
// \mem_reg|Mux55~1_combout  = ( \ins_mem|memory~26_combout  & ( \ins_mem|memory~23_combout  & ( \mem_reg|registers[29][8]~q  ) ) ) # ( !\ins_mem|memory~26_combout  & ( \ins_mem|memory~23_combout  & ( \mem_reg|registers[21][8]~DUPLICATE_q  ) ) ) # ( 
// \ins_mem|memory~26_combout  & ( !\ins_mem|memory~23_combout  & ( \mem_reg|registers[25][8]~q  ) ) ) # ( !\ins_mem|memory~26_combout  & ( !\ins_mem|memory~23_combout  & ( \mem_reg|registers[17][8]~q  ) ) )

	.dataa(!\mem_reg|registers[25][8]~q ),
	.datab(!\mem_reg|registers[21][8]~DUPLICATE_q ),
	.datac(!\mem_reg|registers[17][8]~q ),
	.datad(!\mem_reg|registers[29][8]~q ),
	.datae(!\ins_mem|memory~26_combout ),
	.dataf(!\ins_mem|memory~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux55~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux55~1 .extended_lut = "off";
defparam \mem_reg|Mux55~1 .lut_mask = 64'h0F0F5555333300FF;
defparam \mem_reg|Mux55~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y4_N12
cyclonev_lcell_comb \mem_reg|registers[16][8]~feeder (
// Equation(s):
// \mem_reg|registers[16][8]~feeder_combout  = ( \muxWrite|Mux23~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\muxWrite|Mux23~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|registers[16][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|registers[16][8]~feeder .extended_lut = "off";
defparam \mem_reg|registers[16][8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mem_reg|registers[16][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y4_N13
dffeas \mem_reg|registers[16][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_reg|registers[16][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[16][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[16][8] .is_wysiwyg = "true";
defparam \mem_reg|registers[16][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y3_N8
dffeas \mem_reg|registers[28][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux23~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[28][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[28][8] .is_wysiwyg = "true";
defparam \mem_reg|registers[28][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y7_N25
dffeas \mem_reg|registers[20][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux23~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[20][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[20][8] .is_wysiwyg = "true";
defparam \mem_reg|registers[20][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y3_N25
dffeas \mem_reg|registers[24][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux23~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[24][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[24][8] .is_wysiwyg = "true";
defparam \mem_reg|registers[24][8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y3_N36
cyclonev_lcell_comb \mem_reg|Mux55~0 (
// Equation(s):
// \mem_reg|Mux55~0_combout  = ( \ins_mem|memory~26_combout  & ( \ins_mem|memory~23_combout  & ( \mem_reg|registers[28][8]~q  ) ) ) # ( !\ins_mem|memory~26_combout  & ( \ins_mem|memory~23_combout  & ( \mem_reg|registers[20][8]~q  ) ) ) # ( 
// \ins_mem|memory~26_combout  & ( !\ins_mem|memory~23_combout  & ( \mem_reg|registers[24][8]~q  ) ) ) # ( !\ins_mem|memory~26_combout  & ( !\ins_mem|memory~23_combout  & ( \mem_reg|registers[16][8]~q  ) ) )

	.dataa(!\mem_reg|registers[16][8]~q ),
	.datab(!\mem_reg|registers[28][8]~q ),
	.datac(!\mem_reg|registers[20][8]~q ),
	.datad(!\mem_reg|registers[24][8]~q ),
	.datae(!\ins_mem|memory~26_combout ),
	.dataf(!\ins_mem|memory~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux55~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux55~0 .extended_lut = "off";
defparam \mem_reg|Mux55~0 .lut_mask = 64'h555500FF0F0F3333;
defparam \mem_reg|Mux55~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y5_N18
cyclonev_lcell_comb \mem_reg|Mux55~4 (
// Equation(s):
// \mem_reg|Mux55~4_combout  = ( \mem_reg|Mux55~1_combout  & ( \mem_reg|Mux55~0_combout  & ( (!\ins_mem|memory~20_combout ) # ((!\ins_mem|memory~17_combout  & (\mem_reg|Mux55~2_combout )) # (\ins_mem|memory~17_combout  & ((\mem_reg|Mux55~3_combout )))) ) ) ) 
// # ( !\mem_reg|Mux55~1_combout  & ( \mem_reg|Mux55~0_combout  & ( (!\ins_mem|memory~20_combout  & (((!\ins_mem|memory~17_combout )))) # (\ins_mem|memory~20_combout  & ((!\ins_mem|memory~17_combout  & (\mem_reg|Mux55~2_combout )) # 
// (\ins_mem|memory~17_combout  & ((\mem_reg|Mux55~3_combout ))))) ) ) ) # ( \mem_reg|Mux55~1_combout  & ( !\mem_reg|Mux55~0_combout  & ( (!\ins_mem|memory~20_combout  & (((\ins_mem|memory~17_combout )))) # (\ins_mem|memory~20_combout  & 
// ((!\ins_mem|memory~17_combout  & (\mem_reg|Mux55~2_combout )) # (\ins_mem|memory~17_combout  & ((\mem_reg|Mux55~3_combout ))))) ) ) ) # ( !\mem_reg|Mux55~1_combout  & ( !\mem_reg|Mux55~0_combout  & ( (\ins_mem|memory~20_combout  & 
// ((!\ins_mem|memory~17_combout  & (\mem_reg|Mux55~2_combout )) # (\ins_mem|memory~17_combout  & ((\mem_reg|Mux55~3_combout ))))) ) ) )

	.dataa(!\mem_reg|Mux55~2_combout ),
	.datab(!\ins_mem|memory~20_combout ),
	.datac(!\ins_mem|memory~17_combout ),
	.datad(!\mem_reg|Mux55~3_combout ),
	.datae(!\mem_reg|Mux55~1_combout ),
	.dataf(!\mem_reg|Mux55~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux55~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux55~4 .extended_lut = "off";
defparam \mem_reg|Mux55~4 .lut_mask = 64'h10131C1FD0D3DCDF;
defparam \mem_reg|Mux55~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y5_N33
cyclonev_lcell_comb \mem_reg|Mux55~10 (
// Equation(s):
// \mem_reg|Mux55~10_combout  = ( \ins_mem|memory~7_combout  & ( \mem_reg|Mux55~9_combout  & ( \mem_reg|Mux55~4_combout  ) ) ) # ( !\ins_mem|memory~7_combout  & ( \mem_reg|Mux55~9_combout  ) ) # ( \ins_mem|memory~7_combout  & ( !\mem_reg|Mux55~9_combout  & ( 
// \mem_reg|Mux55~4_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\mem_reg|Mux55~4_combout ),
	.datae(!\ins_mem|memory~7_combout ),
	.dataf(!\mem_reg|Mux55~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux55~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux55~10 .extended_lut = "off";
defparam \mem_reg|Mux55~10 .lut_mask = 64'h000000FFFFFF00FF;
defparam \mem_reg|Mux55~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y9_N21
cyclonev_lcell_comb \muxWrite|Mux2~0 (
// Equation(s):
// \muxWrite|Mux2~0_combout  = ( \ins_mem|instruction[13]~0_combout  & ( \DataMem|ram_0|altsyncram_component|auto_generated|q_a [7] & ( (\muxWrite|Mux16~1_combout  & ((!\con_unit|rudata|out[0]~0_combout  & 
// (\DataMem|ram_1|altsyncram_component|auto_generated|q_a [7])) # (\con_unit|rudata|out[0]~0_combout  & ((\DataMem|ram_3|altsyncram_component|auto_generated|q_a [5]))))) ) ) ) # ( !\ins_mem|instruction[13]~0_combout  & ( 
// \DataMem|ram_0|altsyncram_component|auto_generated|q_a [7] & ( (\muxWrite|Mux16~1_combout  & ((\con_unit|rudata|out[0]~0_combout ) # (\DataMem|ram_1|altsyncram_component|auto_generated|q_a [7]))) ) ) ) # ( \ins_mem|instruction[13]~0_combout  & ( 
// !\DataMem|ram_0|altsyncram_component|auto_generated|q_a [7] & ( (\muxWrite|Mux16~1_combout  & ((!\con_unit|rudata|out[0]~0_combout  & (\DataMem|ram_1|altsyncram_component|auto_generated|q_a [7])) # (\con_unit|rudata|out[0]~0_combout  & 
// ((\DataMem|ram_3|altsyncram_component|auto_generated|q_a [5]))))) ) ) ) # ( !\ins_mem|instruction[13]~0_combout  & ( !\DataMem|ram_0|altsyncram_component|auto_generated|q_a [7] & ( (\DataMem|ram_1|altsyncram_component|auto_generated|q_a [7] & 
// (\muxWrite|Mux16~1_combout  & !\con_unit|rudata|out[0]~0_combout )) ) ) )

	.dataa(!\DataMem|ram_1|altsyncram_component|auto_generated|q_a [7]),
	.datab(!\DataMem|ram_3|altsyncram_component|auto_generated|q_a [5]),
	.datac(!\muxWrite|Mux16~1_combout ),
	.datad(!\con_unit|rudata|out[0]~0_combout ),
	.datae(!\ins_mem|instruction[13]~0_combout ),
	.dataf(!\DataMem|ram_0|altsyncram_component|auto_generated|q_a [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxWrite|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxWrite|Mux2~0 .extended_lut = "off";
defparam \muxWrite|Mux2~0 .lut_mask = 64'h05000503050F0503;
defparam \muxWrite|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y9_N30
cyclonev_lcell_comb \alu|Add0~93 (
// Equation(s):
// \alu|Add0~93_sumout  = SUM(( \muxAluA|out[29]~23_combout  ) + ( (!\con_unit|aluop|Mux|Mux3~0_combout  & (((!\con_unit|alubsrc|out~combout  & \mem_reg|Mux34~10_combout )))) # (\con_unit|aluop|Mux|Mux3~0_combout  & (((!\con_unit|alubsrc|out~combout  & 
// \mem_reg|Mux34~10_combout )) # (\ins_mem|instruction[0]~3_combout ))) ) + ( \alu|Add0~6  ))
// \alu|Add0~94  = CARRY(( \muxAluA|out[29]~23_combout  ) + ( (!\con_unit|aluop|Mux|Mux3~0_combout  & (((!\con_unit|alubsrc|out~combout  & \mem_reg|Mux34~10_combout )))) # (\con_unit|aluop|Mux|Mux3~0_combout  & (((!\con_unit|alubsrc|out~combout  & 
// \mem_reg|Mux34~10_combout )) # (\ins_mem|instruction[0]~3_combout ))) ) + ( \alu|Add0~6  ))

	.dataa(!\con_unit|aluop|Mux|Mux3~0_combout ),
	.datab(!\ins_mem|instruction[0]~3_combout ),
	.datac(!\con_unit|alubsrc|out~combout ),
	.datad(!\muxAluA|out[29]~23_combout ),
	.datae(gnd),
	.dataf(!\mem_reg|Mux34~10_combout ),
	.datag(gnd),
	.cin(\alu|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~93_sumout ),
	.cout(\alu|Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~93 .extended_lut = "off";
defparam \alu|Add0~93 .lut_mask = 64'h0000EE0E000000FF;
defparam \alu|Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y9_N54
cyclonev_lcell_comb \muxWrite|Mux2~1 (
// Equation(s):
// \muxWrite|Mux2~1_combout  = ( !\muxWrite|Mux0~0_combout  & ( ((!\muxWrite|Mux16~1_combout  & (((\alu|Mux14~0_combout  & \alu|Add0~93_sumout )) # (\alu|Mux2~0_combout )))) # (\muxWrite|Mux2~0_combout ) ) ) # ( \muxWrite|Mux0~0_combout  & ( 
// (((\adder|Add0~93_sumout  & (!\muxWrite|Mux16~1_combout )))) # (\muxWrite|Mux2~0_combout ) ) )

	.dataa(!\muxWrite|Mux2~0_combout ),
	.datab(!\alu|Mux2~0_combout ),
	.datac(!\adder|Add0~93_sumout ),
	.datad(!\muxWrite|Mux16~1_combout ),
	.datae(!\muxWrite|Mux0~0_combout ),
	.dataf(!\alu|Add0~93_sumout ),
	.datag(!\alu|Mux14~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxWrite|Mux2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxWrite|Mux2~1 .extended_lut = "on";
defparam \muxWrite|Mux2~1 .lut_mask = 64'h77555F557F555F55;
defparam \muxWrite|Mux2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y8_N36
cyclonev_lcell_comb \mem_reg|registers[16][29]~feeder (
// Equation(s):
// \mem_reg|registers[16][29]~feeder_combout  = ( \muxWrite|Mux2~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\muxWrite|Mux2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|registers[16][29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|registers[16][29]~feeder .extended_lut = "off";
defparam \mem_reg|registers[16][29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mem_reg|registers[16][29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y8_N38
dffeas \mem_reg|registers[16][29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_reg|registers[16][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[16][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[16][29] .is_wysiwyg = "true";
defparam \mem_reg|registers[16][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y6_N44
dffeas \mem_reg|registers[28][29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux2~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[28][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[28][29] .is_wysiwyg = "true";
defparam \mem_reg|registers[28][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y8_N18
cyclonev_lcell_comb \mem_reg|registers[20][29]~feeder (
// Equation(s):
// \mem_reg|registers[20][29]~feeder_combout  = ( \muxWrite|Mux2~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\muxWrite|Mux2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|registers[20][29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|registers[20][29]~feeder .extended_lut = "off";
defparam \mem_reg|registers[20][29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mem_reg|registers[20][29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y8_N20
dffeas \mem_reg|registers[20][29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_reg|registers[20][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[20][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[20][29] .is_wysiwyg = "true";
defparam \mem_reg|registers[20][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y9_N11
dffeas \mem_reg|registers[24][29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux2~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[24][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[24][29] .is_wysiwyg = "true";
defparam \mem_reg|registers[24][29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y6_N33
cyclonev_lcell_comb \mem_reg|Mux34~0 (
// Equation(s):
// \mem_reg|Mux34~0_combout  = ( \mem_reg|registers[24][29]~q  & ( \ins_mem|memory~26_combout  & ( (!\ins_mem|memory~23_combout ) # (\mem_reg|registers[28][29]~q ) ) ) ) # ( !\mem_reg|registers[24][29]~q  & ( \ins_mem|memory~26_combout  & ( 
// (\mem_reg|registers[28][29]~q  & \ins_mem|memory~23_combout ) ) ) ) # ( \mem_reg|registers[24][29]~q  & ( !\ins_mem|memory~26_combout  & ( (!\ins_mem|memory~23_combout  & (\mem_reg|registers[16][29]~q )) # (\ins_mem|memory~23_combout  & 
// ((\mem_reg|registers[20][29]~q ))) ) ) ) # ( !\mem_reg|registers[24][29]~q  & ( !\ins_mem|memory~26_combout  & ( (!\ins_mem|memory~23_combout  & (\mem_reg|registers[16][29]~q )) # (\ins_mem|memory~23_combout  & ((\mem_reg|registers[20][29]~q ))) ) ) )

	.dataa(!\mem_reg|registers[16][29]~q ),
	.datab(!\mem_reg|registers[28][29]~q ),
	.datac(!\ins_mem|memory~23_combout ),
	.datad(!\mem_reg|registers[20][29]~q ),
	.datae(!\mem_reg|registers[24][29]~q ),
	.dataf(!\ins_mem|memory~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux34~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux34~0 .extended_lut = "off";
defparam \mem_reg|Mux34~0 .lut_mask = 64'h505F505F0303F3F3;
defparam \mem_reg|Mux34~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y9_N50
dffeas \mem_reg|registers[21][29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux2~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[21][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[21][29] .is_wysiwyg = "true";
defparam \mem_reg|registers[21][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y7_N32
dffeas \mem_reg|registers[29][29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux2~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[29][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[29][29] .is_wysiwyg = "true";
defparam \mem_reg|registers[29][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y5_N51
cyclonev_lcell_comb \mem_reg|registers[17][29]~feeder (
// Equation(s):
// \mem_reg|registers[17][29]~feeder_combout  = ( \muxWrite|Mux2~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\muxWrite|Mux2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|registers[17][29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|registers[17][29]~feeder .extended_lut = "off";
defparam \mem_reg|registers[17][29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mem_reg|registers[17][29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y5_N52
dffeas \mem_reg|registers[17][29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_reg|registers[17][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[17][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[17][29] .is_wysiwyg = "true";
defparam \mem_reg|registers[17][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y7_N50
dffeas \mem_reg|registers[25][29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux2~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[25][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[25][29] .is_wysiwyg = "true";
defparam \mem_reg|registers[25][29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y7_N33
cyclonev_lcell_comb \mem_reg|Mux34~1 (
// Equation(s):
// \mem_reg|Mux34~1_combout  = ( \ins_mem|memory~23_combout  & ( \ins_mem|memory~26_combout  & ( \mem_reg|registers[29][29]~q  ) ) ) # ( !\ins_mem|memory~23_combout  & ( \ins_mem|memory~26_combout  & ( \mem_reg|registers[25][29]~q  ) ) ) # ( 
// \ins_mem|memory~23_combout  & ( !\ins_mem|memory~26_combout  & ( \mem_reg|registers[21][29]~q  ) ) ) # ( !\ins_mem|memory~23_combout  & ( !\ins_mem|memory~26_combout  & ( \mem_reg|registers[17][29]~q  ) ) )

	.dataa(!\mem_reg|registers[21][29]~q ),
	.datab(!\mem_reg|registers[29][29]~q ),
	.datac(!\mem_reg|registers[17][29]~q ),
	.datad(!\mem_reg|registers[25][29]~q ),
	.datae(!\ins_mem|memory~23_combout ),
	.dataf(!\ins_mem|memory~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux34~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux34~1 .extended_lut = "off";
defparam \mem_reg|Mux34~1 .lut_mask = 64'h0F0F555500FF3333;
defparam \mem_reg|Mux34~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y5_N33
cyclonev_lcell_comb \mem_reg|registers[19][29]~feeder (
// Equation(s):
// \mem_reg|registers[19][29]~feeder_combout  = ( \muxWrite|Mux2~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\muxWrite|Mux2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|registers[19][29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|registers[19][29]~feeder .extended_lut = "off";
defparam \mem_reg|registers[19][29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mem_reg|registers[19][29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y5_N34
dffeas \mem_reg|registers[19][29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_reg|registers[19][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[19][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[19][29] .is_wysiwyg = "true";
defparam \mem_reg|registers[19][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y5_N19
dffeas \mem_reg|registers[23][29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux2~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[23][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[23][29] .is_wysiwyg = "true";
defparam \mem_reg|registers[23][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y9_N56
dffeas \mem_reg|registers[31][29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\muxWrite|Mux2~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[31][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[31][29] .is_wysiwyg = "true";
defparam \mem_reg|registers[31][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y7_N38
dffeas \mem_reg|registers[27][29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux2~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[27][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[27][29] .is_wysiwyg = "true";
defparam \mem_reg|registers[27][29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y7_N45
cyclonev_lcell_comb \mem_reg|Mux34~3 (
// Equation(s):
// \mem_reg|Mux34~3_combout  = ( \mem_reg|registers[27][29]~q  & ( \ins_mem|memory~26_combout  & ( (!\ins_mem|memory~23_combout ) # (\mem_reg|registers[31][29]~q ) ) ) ) # ( !\mem_reg|registers[27][29]~q  & ( \ins_mem|memory~26_combout  & ( 
// (\ins_mem|memory~23_combout  & \mem_reg|registers[31][29]~q ) ) ) ) # ( \mem_reg|registers[27][29]~q  & ( !\ins_mem|memory~26_combout  & ( (!\ins_mem|memory~23_combout  & (\mem_reg|registers[19][29]~q )) # (\ins_mem|memory~23_combout  & 
// ((\mem_reg|registers[23][29]~q ))) ) ) ) # ( !\mem_reg|registers[27][29]~q  & ( !\ins_mem|memory~26_combout  & ( (!\ins_mem|memory~23_combout  & (\mem_reg|registers[19][29]~q )) # (\ins_mem|memory~23_combout  & ((\mem_reg|registers[23][29]~q ))) ) ) )

	.dataa(!\mem_reg|registers[19][29]~q ),
	.datab(!\ins_mem|memory~23_combout ),
	.datac(!\mem_reg|registers[23][29]~q ),
	.datad(!\mem_reg|registers[31][29]~q ),
	.datae(!\mem_reg|registers[27][29]~q ),
	.dataf(!\ins_mem|memory~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux34~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux34~3 .extended_lut = "off";
defparam \mem_reg|Mux34~3 .lut_mask = 64'h474747470033CCFF;
defparam \mem_reg|Mux34~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y6_N50
dffeas \mem_reg|registers[26][29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux2~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[26][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[26][29] .is_wysiwyg = "true";
defparam \mem_reg|registers[26][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y5_N55
dffeas \mem_reg|registers[18][29]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux2~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[18][29]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[18][29]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_reg|registers[18][29]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y5_N38
dffeas \mem_reg|registers[22][29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux2~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[22][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[22][29] .is_wysiwyg = "true";
defparam \mem_reg|registers[22][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y6_N56
dffeas \mem_reg|registers[30][29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux2~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[30][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[30][29] .is_wysiwyg = "true";
defparam \mem_reg|registers[30][29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y6_N57
cyclonev_lcell_comb \mem_reg|Mux34~2 (
// Equation(s):
// \mem_reg|Mux34~2_combout  = ( \mem_reg|registers[30][29]~q  & ( \ins_mem|memory~26_combout  & ( (\ins_mem|memory~23_combout ) # (\mem_reg|registers[26][29]~q ) ) ) ) # ( !\mem_reg|registers[30][29]~q  & ( \ins_mem|memory~26_combout  & ( 
// (\mem_reg|registers[26][29]~q  & !\ins_mem|memory~23_combout ) ) ) ) # ( \mem_reg|registers[30][29]~q  & ( !\ins_mem|memory~26_combout  & ( (!\ins_mem|memory~23_combout  & (\mem_reg|registers[18][29]~DUPLICATE_q )) # (\ins_mem|memory~23_combout  & 
// ((\mem_reg|registers[22][29]~q ))) ) ) ) # ( !\mem_reg|registers[30][29]~q  & ( !\ins_mem|memory~26_combout  & ( (!\ins_mem|memory~23_combout  & (\mem_reg|registers[18][29]~DUPLICATE_q )) # (\ins_mem|memory~23_combout  & ((\mem_reg|registers[22][29]~q ))) 
// ) ) )

	.dataa(!\mem_reg|registers[26][29]~q ),
	.datab(!\mem_reg|registers[18][29]~DUPLICATE_q ),
	.datac(!\ins_mem|memory~23_combout ),
	.datad(!\mem_reg|registers[22][29]~q ),
	.datae(!\mem_reg|registers[30][29]~q ),
	.dataf(!\ins_mem|memory~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux34~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux34~2 .extended_lut = "off";
defparam \mem_reg|Mux34~2 .lut_mask = 64'h303F303F50505F5F;
defparam \mem_reg|Mux34~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y7_N0
cyclonev_lcell_comb \mem_reg|Mux34~4 (
// Equation(s):
// \mem_reg|Mux34~4_combout  = ( \ins_mem|memory~20_combout  & ( \mem_reg|Mux34~2_combout  & ( (!\ins_mem|memory~17_combout ) # (\mem_reg|Mux34~3_combout ) ) ) ) # ( !\ins_mem|memory~20_combout  & ( \mem_reg|Mux34~2_combout  & ( (!\ins_mem|memory~17_combout  
// & (\mem_reg|Mux34~0_combout )) # (\ins_mem|memory~17_combout  & ((\mem_reg|Mux34~1_combout ))) ) ) ) # ( \ins_mem|memory~20_combout  & ( !\mem_reg|Mux34~2_combout  & ( (\ins_mem|memory~17_combout  & \mem_reg|Mux34~3_combout ) ) ) ) # ( 
// !\ins_mem|memory~20_combout  & ( !\mem_reg|Mux34~2_combout  & ( (!\ins_mem|memory~17_combout  & (\mem_reg|Mux34~0_combout )) # (\ins_mem|memory~17_combout  & ((\mem_reg|Mux34~1_combout ))) ) ) )

	.dataa(!\ins_mem|memory~17_combout ),
	.datab(!\mem_reg|Mux34~0_combout ),
	.datac(!\mem_reg|Mux34~1_combout ),
	.datad(!\mem_reg|Mux34~3_combout ),
	.datae(!\ins_mem|memory~20_combout ),
	.dataf(!\mem_reg|Mux34~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux34~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux34~4 .extended_lut = "off";
defparam \mem_reg|Mux34~4 .lut_mask = 64'h272700552727AAFF;
defparam \mem_reg|Mux34~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y10_N2
dffeas \mem_reg|registers[9][29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux2~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[9][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[9][29] .is_wysiwyg = "true";
defparam \mem_reg|registers[9][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y10_N8
dffeas \mem_reg|registers[8][29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux2~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[8][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[8][29] .is_wysiwyg = "true";
defparam \mem_reg|registers[8][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y10_N19
dffeas \mem_reg|registers[11][29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux2~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[11][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[11][29] .is_wysiwyg = "true";
defparam \mem_reg|registers[11][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y10_N46
dffeas \mem_reg|registers[10][29]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux2~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[10][29]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[10][29]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_reg|registers[10][29]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y10_N21
cyclonev_lcell_comb \mem_reg|Mux34~5 (
// Equation(s):
// \mem_reg|Mux34~5_combout  = ( \ins_mem|memory~17_combout  & ( \ins_mem|memory~20_combout  & ( \mem_reg|registers[11][29]~q  ) ) ) # ( !\ins_mem|memory~17_combout  & ( \ins_mem|memory~20_combout  & ( \mem_reg|registers[10][29]~DUPLICATE_q  ) ) ) # ( 
// \ins_mem|memory~17_combout  & ( !\ins_mem|memory~20_combout  & ( \mem_reg|registers[9][29]~q  ) ) ) # ( !\ins_mem|memory~17_combout  & ( !\ins_mem|memory~20_combout  & ( \mem_reg|registers[8][29]~q  ) ) )

	.dataa(!\mem_reg|registers[9][29]~q ),
	.datab(!\mem_reg|registers[8][29]~q ),
	.datac(!\mem_reg|registers[11][29]~q ),
	.datad(!\mem_reg|registers[10][29]~DUPLICATE_q ),
	.datae(!\ins_mem|memory~17_combout ),
	.dataf(!\ins_mem|memory~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux34~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux34~5 .extended_lut = "off";
defparam \mem_reg|Mux34~5 .lut_mask = 64'h3333555500FF0F0F;
defparam \mem_reg|Mux34~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y7_N19
dffeas \mem_reg|registers[5][29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux2~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[5][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[5][29] .is_wysiwyg = "true";
defparam \mem_reg|registers[5][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y7_N13
dffeas \mem_reg|registers[4][29]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux2~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[4][29]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[4][29]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_reg|registers[4][29]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y11_N44
dffeas \mem_reg|registers[6][29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux2~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[6][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[6][29] .is_wysiwyg = "true";
defparam \mem_reg|registers[6][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y11_N2
dffeas \mem_reg|registers[7][29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux2~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[7][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[7][29] .is_wysiwyg = "true";
defparam \mem_reg|registers[7][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y11_N0
cyclonev_lcell_comb \mem_reg|Mux34~7 (
// Equation(s):
// \mem_reg|Mux34~7_combout  = ( \mem_reg|registers[7][29]~q  & ( \ins_mem|memory~20_combout  & ( (\mem_reg|registers[6][29]~q ) # (\ins_mem|memory~17_combout ) ) ) ) # ( !\mem_reg|registers[7][29]~q  & ( \ins_mem|memory~20_combout  & ( 
// (!\ins_mem|memory~17_combout  & \mem_reg|registers[6][29]~q ) ) ) ) # ( \mem_reg|registers[7][29]~q  & ( !\ins_mem|memory~20_combout  & ( (!\ins_mem|memory~17_combout  & ((\mem_reg|registers[4][29]~DUPLICATE_q ))) # (\ins_mem|memory~17_combout  & 
// (\mem_reg|registers[5][29]~q )) ) ) ) # ( !\mem_reg|registers[7][29]~q  & ( !\ins_mem|memory~20_combout  & ( (!\ins_mem|memory~17_combout  & ((\mem_reg|registers[4][29]~DUPLICATE_q ))) # (\ins_mem|memory~17_combout  & (\mem_reg|registers[5][29]~q )) ) ) )

	.dataa(!\mem_reg|registers[5][29]~q ),
	.datab(!\mem_reg|registers[4][29]~DUPLICATE_q ),
	.datac(!\ins_mem|memory~17_combout ),
	.datad(!\mem_reg|registers[6][29]~q ),
	.datae(!\mem_reg|registers[7][29]~q ),
	.dataf(!\ins_mem|memory~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux34~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux34~7 .extended_lut = "off";
defparam \mem_reg|Mux34~7 .lut_mask = 64'h3535353500F00FFF;
defparam \mem_reg|Mux34~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y9_N17
dffeas \mem_reg|registers[1][29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux2~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[1][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[1][29] .is_wysiwyg = "true";
defparam \mem_reg|registers[1][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y9_N20
dffeas \mem_reg|registers[3][29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux2~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[3][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[3][29] .is_wysiwyg = "true";
defparam \mem_reg|registers[3][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y9_N38
dffeas \mem_reg|registers[2][29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux2~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[2][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[2][29] .is_wysiwyg = "true";
defparam \mem_reg|registers[2][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y9_N3
cyclonev_lcell_comb \mem_reg|Mux34~8 (
// Equation(s):
// \mem_reg|Mux34~8_combout  = ( \mem_reg|registers[2][29]~q  & ( (!\ins_mem|memory~20_combout  & (\mem_reg|registers[1][29]~q  & (\ins_mem|memory~17_combout ))) # (\ins_mem|memory~20_combout  & (((!\ins_mem|memory~17_combout ) # (\mem_reg|registers[3][29]~q 
// )))) ) ) # ( !\mem_reg|registers[2][29]~q  & ( (\ins_mem|memory~17_combout  & ((!\ins_mem|memory~20_combout  & (\mem_reg|registers[1][29]~q )) # (\ins_mem|memory~20_combout  & ((\mem_reg|registers[3][29]~q ))))) ) )

	.dataa(!\ins_mem|memory~20_combout ),
	.datab(!\mem_reg|registers[1][29]~q ),
	.datac(!\ins_mem|memory~17_combout ),
	.datad(!\mem_reg|registers[3][29]~q ),
	.datae(!\mem_reg|registers[2][29]~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux34~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux34~8 .extended_lut = "off";
defparam \mem_reg|Mux34~8 .lut_mask = 64'h0207525702075257;
defparam \mem_reg|Mux34~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y7_N1
dffeas \mem_reg|registers[14][29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux2~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[14][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[14][29] .is_wysiwyg = "true";
defparam \mem_reg|registers[14][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y11_N19
dffeas \mem_reg|registers[15][29]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux2~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[15][29]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[15][29]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_reg|registers[15][29]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y10_N22
dffeas \mem_reg|registers[13][29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux2~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[13][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[13][29] .is_wysiwyg = "true";
defparam \mem_reg|registers[13][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y10_N5
dffeas \mem_reg|registers[12][29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux2~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[12][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[12][29] .is_wysiwyg = "true";
defparam \mem_reg|registers[12][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y10_N9
cyclonev_lcell_comb \mem_reg|Mux34~6 (
// Equation(s):
// \mem_reg|Mux34~6_combout  = ( \ins_mem|memory~17_combout  & ( \ins_mem|memory~20_combout  & ( \mem_reg|registers[15][29]~DUPLICATE_q  ) ) ) # ( !\ins_mem|memory~17_combout  & ( \ins_mem|memory~20_combout  & ( \mem_reg|registers[14][29]~q  ) ) ) # ( 
// \ins_mem|memory~17_combout  & ( !\ins_mem|memory~20_combout  & ( \mem_reg|registers[13][29]~q  ) ) ) # ( !\ins_mem|memory~17_combout  & ( !\ins_mem|memory~20_combout  & ( \mem_reg|registers[12][29]~q  ) ) )

	.dataa(!\mem_reg|registers[14][29]~q ),
	.datab(!\mem_reg|registers[15][29]~DUPLICATE_q ),
	.datac(!\mem_reg|registers[13][29]~q ),
	.datad(!\mem_reg|registers[12][29]~q ),
	.datae(!\ins_mem|memory~17_combout ),
	.dataf(!\ins_mem|memory~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux34~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux34~6 .extended_lut = "off";
defparam \mem_reg|Mux34~6 .lut_mask = 64'h00FF0F0F55553333;
defparam \mem_reg|Mux34~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y9_N45
cyclonev_lcell_comb \mem_reg|Mux34~9 (
// Equation(s):
// \mem_reg|Mux34~9_combout  = ( \mem_reg|Mux34~8_combout  & ( \mem_reg|Mux34~6_combout  & ( (!\ins_mem|memory~23_combout  & (!\ins_mem|memory~26_combout )) # (\ins_mem|memory~23_combout  & ((\mem_reg|Mux34~7_combout ) # (\ins_mem|memory~26_combout ))) ) ) ) 
// # ( !\mem_reg|Mux34~8_combout  & ( \mem_reg|Mux34~6_combout  & ( (\ins_mem|memory~23_combout  & ((\mem_reg|Mux34~7_combout ) # (\ins_mem|memory~26_combout ))) ) ) ) # ( \mem_reg|Mux34~8_combout  & ( !\mem_reg|Mux34~6_combout  & ( 
// (!\ins_mem|memory~26_combout  & ((!\ins_mem|memory~23_combout ) # (\mem_reg|Mux34~7_combout ))) ) ) ) # ( !\mem_reg|Mux34~8_combout  & ( !\mem_reg|Mux34~6_combout  & ( (\ins_mem|memory~23_combout  & (!\ins_mem|memory~26_combout  & \mem_reg|Mux34~7_combout 
// )) ) ) )

	.dataa(!\ins_mem|memory~23_combout ),
	.datab(gnd),
	.datac(!\ins_mem|memory~26_combout ),
	.datad(!\mem_reg|Mux34~7_combout ),
	.datae(!\mem_reg|Mux34~8_combout ),
	.dataf(!\mem_reg|Mux34~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux34~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux34~9 .extended_lut = "off";
defparam \mem_reg|Mux34~9 .lut_mask = 64'h0050A0F00555A5F5;
defparam \mem_reg|Mux34~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y9_N21
cyclonev_lcell_comb \mem_reg|Mux34~10 (
// Equation(s):
// \mem_reg|Mux34~10_combout  = ( \mem_reg|Mux34~9_combout  & ( (!\ins_mem|memory~7_combout ) # (\mem_reg|Mux34~4_combout ) ) ) # ( !\mem_reg|Mux34~9_combout  & ( (!\ins_mem|memory~7_combout  & (\mem_reg|Mux54~11_combout  & ((\mem_reg|Mux34~5_combout )))) # 
// (\ins_mem|memory~7_combout  & (((\mem_reg|Mux34~4_combout )))) ) )

	.dataa(!\mem_reg|Mux54~11_combout ),
	.datab(!\mem_reg|Mux34~4_combout ),
	.datac(!\ins_mem|memory~7_combout ),
	.datad(!\mem_reg|Mux34~5_combout ),
	.datae(!\mem_reg|Mux34~9_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux34~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux34~10 .extended_lut = "off";
defparam \mem_reg|Mux34~10 .lut_mask = 64'h0353F3F30353F3F3;
defparam \mem_reg|Mux34~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y7_N0
cyclonev_lcell_comb \alu|Mux2~0 (
// Equation(s):
// \alu|Mux2~0_combout  = ( \alu|Mux23~0_combout  & ( \mem_reg|Mux34~10_combout  & ( (!\con_unit|alubsrc|out~combout  & (!\alu|Mux23~1_combout  & \muxAluA|out[29]~23_combout )) ) ) ) # ( !\alu|Mux23~0_combout  & ( \mem_reg|Mux34~10_combout  & ( 
// (\alu|Mux23~1_combout  & ((!\con_unit|alubsrc|out~combout ) # (\muxAluA|out[29]~23_combout ))) ) ) ) # ( !\alu|Mux23~0_combout  & ( !\mem_reg|Mux34~10_combout  & ( (\alu|Mux23~1_combout  & \muxAluA|out[29]~23_combout ) ) ) )

	.dataa(!\con_unit|alubsrc|out~combout ),
	.datab(!\alu|Mux23~1_combout ),
	.datac(gnd),
	.datad(!\muxAluA|out[29]~23_combout ),
	.datae(!\alu|Mux23~0_combout ),
	.dataf(!\mem_reg|Mux34~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Mux2~0 .extended_lut = "off";
defparam \alu|Mux2~0 .lut_mask = 64'h0033000022330088;
defparam \alu|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y13_N3
cyclonev_lcell_comb \alu|Mux2~1 (
// Equation(s):
// \alu|Mux2~1_combout  = ( \alu|Mux2~0_combout  & ( \alu|Add0~93_sumout  ) ) # ( !\alu|Mux2~0_combout  & ( \alu|Add0~93_sumout  & ( \alu|Mux14~0_combout  ) ) ) # ( \alu|Mux2~0_combout  & ( !\alu|Add0~93_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\alu|Mux14~0_combout ),
	.datad(gnd),
	.datae(!\alu|Mux2~0_combout ),
	.dataf(!\alu|Add0~93_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Mux2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Mux2~1 .extended_lut = "off";
defparam \alu|Mux2~1 .lut_mask = 64'h0000FFFF0F0FFFFF;
defparam \alu|Mux2~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y13_N4
dffeas \p|pc[29]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\alu|Mux2~1_combout ),
	.asdata(\adder|Add0~93_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Branch_U|Mux_32x1_Select|Mux0~14_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p|pc[29]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \p|pc[29]~DUPLICATE .is_wysiwyg = "true";
defparam \p|pc[29]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y7_N3
cyclonev_lcell_comb \mem_reg|Mux2~2 (
// Equation(s):
// \mem_reg|Mux2~2_combout  = ( \ins_mem|memory~34_combout  & ( \ins_mem|memory~36_combout  & ( \mem_reg|registers[14][29]~q  ) ) ) # ( !\ins_mem|memory~34_combout  & ( \ins_mem|memory~36_combout  & ( \mem_reg|registers[10][29]~DUPLICATE_q  ) ) ) # ( 
// \ins_mem|memory~34_combout  & ( !\ins_mem|memory~36_combout  & ( \mem_reg|registers[6][29]~q  ) ) ) # ( !\ins_mem|memory~34_combout  & ( !\ins_mem|memory~36_combout  & ( \mem_reg|registers[2][29]~q  ) ) )

	.dataa(!\mem_reg|registers[6][29]~q ),
	.datab(!\mem_reg|registers[10][29]~DUPLICATE_q ),
	.datac(!\mem_reg|registers[14][29]~q ),
	.datad(!\mem_reg|registers[2][29]~q ),
	.datae(!\ins_mem|memory~34_combout ),
	.dataf(!\ins_mem|memory~36_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux2~2 .extended_lut = "off";
defparam \mem_reg|Mux2~2 .lut_mask = 64'h00FF555533330F0F;
defparam \mem_reg|Mux2~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y7_N14
dffeas \mem_reg|registers[4][29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux2~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[4][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[4][29] .is_wysiwyg = "true";
defparam \mem_reg|registers[4][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y7_N15
cyclonev_lcell_comb \mem_reg|Mux2~0 (
// Equation(s):
// \mem_reg|Mux2~0_combout  = ( \ins_mem|memory~10_combout  & ( \ins_mem|memory~36_combout  & ( (!\ins_mem|memory~33_combout  & ((\mem_reg|registers[8][29]~q ))) # (\ins_mem|memory~33_combout  & (\mem_reg|registers[12][29]~q )) ) ) ) # ( 
// !\ins_mem|memory~10_combout  & ( \ins_mem|memory~36_combout  & ( \mem_reg|registers[8][29]~q  ) ) ) # ( \ins_mem|memory~10_combout  & ( !\ins_mem|memory~36_combout  & ( (\ins_mem|memory~33_combout  & \mem_reg|registers[4][29]~q ) ) ) )

	.dataa(!\ins_mem|memory~33_combout ),
	.datab(!\mem_reg|registers[12][29]~q ),
	.datac(!\mem_reg|registers[4][29]~q ),
	.datad(!\mem_reg|registers[8][29]~q ),
	.datae(!\ins_mem|memory~10_combout ),
	.dataf(!\ins_mem|memory~36_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux2~0 .extended_lut = "off";
defparam \mem_reg|Mux2~0 .lut_mask = 64'h0000050500FF11BB;
defparam \mem_reg|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y10_N1
dffeas \mem_reg|registers[9][29]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux2~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[9][29]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[9][29]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_reg|registers[9][29]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y7_N21
cyclonev_lcell_comb \mem_reg|Mux2~1 (
// Equation(s):
// \mem_reg|Mux2~1_combout  = ( \ins_mem|memory~34_combout  & ( \ins_mem|memory~36_combout  & ( \mem_reg|registers[13][29]~q  ) ) ) # ( !\ins_mem|memory~34_combout  & ( \ins_mem|memory~36_combout  & ( \mem_reg|registers[9][29]~DUPLICATE_q  ) ) ) # ( 
// \ins_mem|memory~34_combout  & ( !\ins_mem|memory~36_combout  & ( \mem_reg|registers[5][29]~q  ) ) ) # ( !\ins_mem|memory~34_combout  & ( !\ins_mem|memory~36_combout  & ( \mem_reg|registers[1][29]~q  ) ) )

	.dataa(!\mem_reg|registers[1][29]~q ),
	.datab(!\mem_reg|registers[5][29]~q ),
	.datac(!\mem_reg|registers[9][29]~DUPLICATE_q ),
	.datad(!\mem_reg|registers[13][29]~q ),
	.datae(!\ins_mem|memory~34_combout ),
	.dataf(!\ins_mem|memory~36_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux2~1 .extended_lut = "off";
defparam \mem_reg|Mux2~1 .lut_mask = 64'h555533330F0F00FF;
defparam \mem_reg|Mux2~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y11_N20
dffeas \mem_reg|registers[15][29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux2~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[15][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[15][29] .is_wysiwyg = "true";
defparam \mem_reg|registers[15][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y11_N21
cyclonev_lcell_comb \mem_reg|Mux2~3 (
// Equation(s):
// \mem_reg|Mux2~3_combout  = ( \ins_mem|memory~36_combout  & ( \ins_mem|memory~34_combout  & ( \mem_reg|registers[15][29]~q  ) ) ) # ( !\ins_mem|memory~36_combout  & ( \ins_mem|memory~34_combout  & ( \mem_reg|registers[7][29]~q  ) ) ) # ( 
// \ins_mem|memory~36_combout  & ( !\ins_mem|memory~34_combout  & ( \mem_reg|registers[11][29]~q  ) ) ) # ( !\ins_mem|memory~36_combout  & ( !\ins_mem|memory~34_combout  & ( \mem_reg|registers[3][29]~q  ) ) )

	.dataa(!\mem_reg|registers[15][29]~q ),
	.datab(!\mem_reg|registers[11][29]~q ),
	.datac(!\mem_reg|registers[3][29]~q ),
	.datad(!\mem_reg|registers[7][29]~q ),
	.datae(!\ins_mem|memory~36_combout ),
	.dataf(!\ins_mem|memory~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux2~3 .extended_lut = "off";
defparam \mem_reg|Mux2~3 .lut_mask = 64'h0F0F333300FF5555;
defparam \mem_reg|Mux2~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y7_N6
cyclonev_lcell_comb \mem_reg|Mux2~4 (
// Equation(s):
// \mem_reg|Mux2~4_combout  = ( \mem_reg|Mux2~1_combout  & ( \mem_reg|Mux2~3_combout  & ( ((!\ins_mem|memory~32_combout  & ((\mem_reg|Mux2~0_combout ))) # (\ins_mem|memory~32_combout  & (\mem_reg|Mux2~2_combout ))) # (\ins_mem|memory~39_combout ) ) ) ) # ( 
// !\mem_reg|Mux2~1_combout  & ( \mem_reg|Mux2~3_combout  & ( (!\ins_mem|memory~32_combout  & (!\ins_mem|memory~39_combout  & ((\mem_reg|Mux2~0_combout )))) # (\ins_mem|memory~32_combout  & (((\mem_reg|Mux2~2_combout )) # (\ins_mem|memory~39_combout ))) ) ) 
// ) # ( \mem_reg|Mux2~1_combout  & ( !\mem_reg|Mux2~3_combout  & ( (!\ins_mem|memory~32_combout  & (((\mem_reg|Mux2~0_combout )) # (\ins_mem|memory~39_combout ))) # (\ins_mem|memory~32_combout  & (!\ins_mem|memory~39_combout  & (\mem_reg|Mux2~2_combout ))) 
// ) ) ) # ( !\mem_reg|Mux2~1_combout  & ( !\mem_reg|Mux2~3_combout  & ( (!\ins_mem|memory~39_combout  & ((!\ins_mem|memory~32_combout  & ((\mem_reg|Mux2~0_combout ))) # (\ins_mem|memory~32_combout  & (\mem_reg|Mux2~2_combout )))) ) ) )

	.dataa(!\ins_mem|memory~32_combout ),
	.datab(!\ins_mem|memory~39_combout ),
	.datac(!\mem_reg|Mux2~2_combout ),
	.datad(!\mem_reg|Mux2~0_combout ),
	.datae(!\mem_reg|Mux2~1_combout ),
	.dataf(!\mem_reg|Mux2~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux2~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux2~4 .extended_lut = "off";
defparam \mem_reg|Mux2~4 .lut_mask = 64'h048C26AE159D37BF;
defparam \mem_reg|Mux2~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y7_N45
cyclonev_lcell_comb \muxAluA|out[29]~23 (
// Equation(s):
// \muxAluA|out[29]~23_combout  = ( \con_unit|alua|out~0_combout  & ( \mem_reg|Mux2~4_combout  & ( \p|pc[29]~DUPLICATE_q  ) ) ) # ( !\con_unit|alua|out~0_combout  & ( \mem_reg|Mux2~4_combout  ) ) # ( \con_unit|alua|out~0_combout  & ( !\mem_reg|Mux2~4_combout 
//  & ( \p|pc[29]~DUPLICATE_q  ) ) )

	.dataa(!\p|pc[29]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\con_unit|alua|out~0_combout ),
	.dataf(!\mem_reg|Mux2~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxAluA|out[29]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxAluA|out[29]~23 .extended_lut = "off";
defparam \muxAluA|out[29]~23 .lut_mask = 64'h00005555FFFF5555;
defparam \muxAluA|out[29]~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y13_N24
cyclonev_lcell_comb \alu|Mux1~1 (
// Equation(s):
// \alu|Mux1~1_combout  = ( \alu|Add0~97_sumout  & ( (\alu|Mux1~0_combout ) # (\alu|Mux14~0_combout ) ) ) # ( !\alu|Add0~97_sumout  & ( \alu|Mux1~0_combout  ) )

	.dataa(gnd),
	.datab(!\alu|Mux14~0_combout ),
	.datac(!\alu|Mux1~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alu|Add0~97_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Mux1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Mux1~1 .extended_lut = "off";
defparam \alu|Mux1~1 .lut_mask = 64'h0F0F0F0F3F3F3F3F;
defparam \alu|Mux1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y13_N25
dffeas \p|pc[30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\alu|Mux1~1_combout ),
	.asdata(\adder|Add0~97_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Branch_U|Mux_32x1_Select|Mux0~14_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p|pc [30]),
	.prn(vcc));
// synopsys translate_off
defparam \p|pc[30] .is_wysiwyg = "true";
defparam \p|pc[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y4_N2
dffeas \mem_reg|registers[11][30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux1~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[11][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[11][30] .is_wysiwyg = "true";
defparam \mem_reg|registers[11][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y15_N12
cyclonev_lcell_comb \mem_reg|registers[8][30]~feeder (
// Equation(s):
// \mem_reg|registers[8][30]~feeder_combout  = ( \muxWrite|Mux1~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\muxWrite|Mux1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|registers[8][30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|registers[8][30]~feeder .extended_lut = "off";
defparam \mem_reg|registers[8][30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mem_reg|registers[8][30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y15_N14
dffeas \mem_reg|registers[8][30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_reg|registers[8][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[8][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[8][30] .is_wysiwyg = "true";
defparam \mem_reg|registers[8][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y8_N43
dffeas \mem_reg|registers[9][30]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux1~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[9][30]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[9][30]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_reg|registers[9][30]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y4_N14
dffeas \mem_reg|registers[10][30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux1~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[10][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[10][30] .is_wysiwyg = "true";
defparam \mem_reg|registers[10][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y4_N42
cyclonev_lcell_comb \mem_reg|Mux1~2 (
// Equation(s):
// \mem_reg|Mux1~2_combout  = ( \ins_mem|memory~32_combout  & ( \ins_mem|memory~39_combout  & ( \mem_reg|registers[11][30]~q  ) ) ) # ( !\ins_mem|memory~32_combout  & ( \ins_mem|memory~39_combout  & ( \mem_reg|registers[9][30]~DUPLICATE_q  ) ) ) # ( 
// \ins_mem|memory~32_combout  & ( !\ins_mem|memory~39_combout  & ( \mem_reg|registers[10][30]~q  ) ) ) # ( !\ins_mem|memory~32_combout  & ( !\ins_mem|memory~39_combout  & ( \mem_reg|registers[8][30]~q  ) ) )

	.dataa(!\mem_reg|registers[11][30]~q ),
	.datab(!\mem_reg|registers[8][30]~q ),
	.datac(!\mem_reg|registers[9][30]~DUPLICATE_q ),
	.datad(!\mem_reg|registers[10][30]~q ),
	.datae(!\ins_mem|memory~32_combout ),
	.dataf(!\ins_mem|memory~39_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux1~2 .extended_lut = "off";
defparam \mem_reg|Mux1~2 .lut_mask = 64'h333300FF0F0F5555;
defparam \mem_reg|Mux1~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y9_N5
dffeas \mem_reg|registers[2][30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux1~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[2][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[2][30] .is_wysiwyg = "true";
defparam \mem_reg|registers[2][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y6_N32
dffeas \mem_reg|registers[3][30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux1~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[3][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[3][30] .is_wysiwyg = "true";
defparam \mem_reg|registers[3][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y6_N8
dffeas \mem_reg|registers[1][30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux1~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[1][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[1][30] .is_wysiwyg = "true";
defparam \mem_reg|registers[1][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y6_N6
cyclonev_lcell_comb \mem_reg|Mux1~0 (
// Equation(s):
// \mem_reg|Mux1~0_combout  = ( \mem_reg|registers[1][30]~q  & ( \ins_mem|memory~4_combout  & ( (!\ins_mem|memory~5_combout  & (\ins_mem|memory~32_combout  & (\mem_reg|registers[2][30]~q ))) # (\ins_mem|memory~5_combout  & ((!\ins_mem|memory~32_combout ) # 
// ((\mem_reg|registers[3][30]~q )))) ) ) ) # ( !\mem_reg|registers[1][30]~q  & ( \ins_mem|memory~4_combout  & ( (\ins_mem|memory~32_combout  & ((!\ins_mem|memory~5_combout  & (\mem_reg|registers[2][30]~q )) # (\ins_mem|memory~5_combout  & 
// ((\mem_reg|registers[3][30]~q ))))) ) ) ) # ( \mem_reg|registers[1][30]~q  & ( !\ins_mem|memory~4_combout  & ( (\ins_mem|memory~32_combout  & \mem_reg|registers[2][30]~q ) ) ) ) # ( !\mem_reg|registers[1][30]~q  & ( !\ins_mem|memory~4_combout  & ( 
// (\ins_mem|memory~32_combout  & \mem_reg|registers[2][30]~q ) ) ) )

	.dataa(!\ins_mem|memory~5_combout ),
	.datab(!\ins_mem|memory~32_combout ),
	.datac(!\mem_reg|registers[2][30]~q ),
	.datad(!\mem_reg|registers[3][30]~q ),
	.datae(!\mem_reg|registers[1][30]~q ),
	.dataf(!\ins_mem|memory~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux1~0 .extended_lut = "off";
defparam \mem_reg|Mux1~0 .lut_mask = 64'h0303030302134657;
defparam \mem_reg|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y6_N38
dffeas \mem_reg|registers[14][30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux1~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[14][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[14][30] .is_wysiwyg = "true";
defparam \mem_reg|registers[14][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y6_N44
dffeas \mem_reg|registers[12][30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux1~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[12][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[12][30] .is_wysiwyg = "true";
defparam \mem_reg|registers[12][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y4_N31
dffeas \mem_reg|registers[13][30]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux1~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[13][30]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[13][30]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_reg|registers[13][30]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y6_N26
dffeas \mem_reg|registers[15][30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux1~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[15][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[15][30] .is_wysiwyg = "true";
defparam \mem_reg|registers[15][30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y6_N24
cyclonev_lcell_comb \mem_reg|Mux1~3 (
// Equation(s):
// \mem_reg|Mux1~3_combout  = ( \mem_reg|registers[15][30]~q  & ( \ins_mem|memory~39_combout  & ( (\mem_reg|registers[13][30]~DUPLICATE_q ) # (\ins_mem|memory~32_combout ) ) ) ) # ( !\mem_reg|registers[15][30]~q  & ( \ins_mem|memory~39_combout  & ( 
// (!\ins_mem|memory~32_combout  & \mem_reg|registers[13][30]~DUPLICATE_q ) ) ) ) # ( \mem_reg|registers[15][30]~q  & ( !\ins_mem|memory~39_combout  & ( (!\ins_mem|memory~32_combout  & ((\mem_reg|registers[12][30]~q ))) # (\ins_mem|memory~32_combout  & 
// (\mem_reg|registers[14][30]~q )) ) ) ) # ( !\mem_reg|registers[15][30]~q  & ( !\ins_mem|memory~39_combout  & ( (!\ins_mem|memory~32_combout  & ((\mem_reg|registers[12][30]~q ))) # (\ins_mem|memory~32_combout  & (\mem_reg|registers[14][30]~q )) ) ) )

	.dataa(!\mem_reg|registers[14][30]~q ),
	.datab(!\mem_reg|registers[12][30]~q ),
	.datac(!\ins_mem|memory~32_combout ),
	.datad(!\mem_reg|registers[13][30]~DUPLICATE_q ),
	.datae(!\mem_reg|registers[15][30]~q ),
	.dataf(!\ins_mem|memory~39_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux1~3 .extended_lut = "off";
defparam \mem_reg|Mux1~3 .lut_mask = 64'h3535353500F00FFF;
defparam \mem_reg|Mux1~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y7_N8
dffeas \mem_reg|registers[7][30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux1~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[7][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[7][30] .is_wysiwyg = "true";
defparam \mem_reg|registers[7][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y14_N49
dffeas \mem_reg|registers[6][30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux1~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[6][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[6][30] .is_wysiwyg = "true";
defparam \mem_reg|registers[6][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y7_N38
dffeas \mem_reg|registers[5][30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux1~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[5][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[5][30] .is_wysiwyg = "true";
defparam \mem_reg|registers[5][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y7_N4
dffeas \mem_reg|registers[4][30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux1~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[4][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[4][30] .is_wysiwyg = "true";
defparam \mem_reg|registers[4][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y7_N36
cyclonev_lcell_comb \mem_reg|Mux1~1 (
// Equation(s):
// \mem_reg|Mux1~1_combout  = ( \mem_reg|registers[5][30]~q  & ( \mem_reg|registers[4][30]~q  & ( (!\ins_mem|memory~32_combout ) # ((!\ins_mem|memory~39_combout  & ((\mem_reg|registers[6][30]~q ))) # (\ins_mem|memory~39_combout  & 
// (\mem_reg|registers[7][30]~q ))) ) ) ) # ( !\mem_reg|registers[5][30]~q  & ( \mem_reg|registers[4][30]~q  & ( (!\ins_mem|memory~39_combout  & (((!\ins_mem|memory~32_combout ) # (\mem_reg|registers[6][30]~q )))) # (\ins_mem|memory~39_combout  & 
// (\mem_reg|registers[7][30]~q  & (\ins_mem|memory~32_combout ))) ) ) ) # ( \mem_reg|registers[5][30]~q  & ( !\mem_reg|registers[4][30]~q  & ( (!\ins_mem|memory~39_combout  & (((\ins_mem|memory~32_combout  & \mem_reg|registers[6][30]~q )))) # 
// (\ins_mem|memory~39_combout  & (((!\ins_mem|memory~32_combout )) # (\mem_reg|registers[7][30]~q ))) ) ) ) # ( !\mem_reg|registers[5][30]~q  & ( !\mem_reg|registers[4][30]~q  & ( (\ins_mem|memory~32_combout  & ((!\ins_mem|memory~39_combout  & 
// ((\mem_reg|registers[6][30]~q ))) # (\ins_mem|memory~39_combout  & (\mem_reg|registers[7][30]~q )))) ) ) )

	.dataa(!\ins_mem|memory~39_combout ),
	.datab(!\mem_reg|registers[7][30]~q ),
	.datac(!\ins_mem|memory~32_combout ),
	.datad(!\mem_reg|registers[6][30]~q ),
	.datae(!\mem_reg|registers[5][30]~q ),
	.dataf(!\mem_reg|registers[4][30]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux1~1 .extended_lut = "off";
defparam \mem_reg|Mux1~1 .lut_mask = 64'h010B515BA1ABF1FB;
defparam \mem_reg|Mux1~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y7_N48
cyclonev_lcell_comb \mem_reg|Mux1~4 (
// Equation(s):
// \mem_reg|Mux1~4_combout  = ( \mem_reg|Mux1~3_combout  & ( \mem_reg|Mux1~1_combout  & ( ((!\ins_mem|memory~36_combout  & ((\mem_reg|Mux1~0_combout ))) # (\ins_mem|memory~36_combout  & (\mem_reg|Mux1~2_combout ))) # (\ins_mem|memory~34_combout ) ) ) ) # ( 
// !\mem_reg|Mux1~3_combout  & ( \mem_reg|Mux1~1_combout  & ( (!\ins_mem|memory~36_combout  & (((\mem_reg|Mux1~0_combout )) # (\ins_mem|memory~34_combout ))) # (\ins_mem|memory~36_combout  & (!\ins_mem|memory~34_combout  & (\mem_reg|Mux1~2_combout ))) ) ) ) 
// # ( \mem_reg|Mux1~3_combout  & ( !\mem_reg|Mux1~1_combout  & ( (!\ins_mem|memory~36_combout  & (!\ins_mem|memory~34_combout  & ((\mem_reg|Mux1~0_combout )))) # (\ins_mem|memory~36_combout  & (((\mem_reg|Mux1~2_combout )) # (\ins_mem|memory~34_combout ))) 
// ) ) ) # ( !\mem_reg|Mux1~3_combout  & ( !\mem_reg|Mux1~1_combout  & ( (!\ins_mem|memory~34_combout  & ((!\ins_mem|memory~36_combout  & ((\mem_reg|Mux1~0_combout ))) # (\ins_mem|memory~36_combout  & (\mem_reg|Mux1~2_combout )))) ) ) )

	.dataa(!\ins_mem|memory~36_combout ),
	.datab(!\ins_mem|memory~34_combout ),
	.datac(!\mem_reg|Mux1~2_combout ),
	.datad(!\mem_reg|Mux1~0_combout ),
	.datae(!\mem_reg|Mux1~3_combout ),
	.dataf(!\mem_reg|Mux1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux1~4 .extended_lut = "off";
defparam \mem_reg|Mux1~4 .lut_mask = 64'h048C159D26AE37BF;
defparam \mem_reg|Mux1~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y7_N21
cyclonev_lcell_comb \muxAluA|out[30]~24 (
// Equation(s):
// \muxAluA|out[30]~24_combout  = ( \con_unit|alua|out~0_combout  & ( \mem_reg|Mux1~4_combout  & ( \p|pc [30] ) ) ) # ( !\con_unit|alua|out~0_combout  & ( \mem_reg|Mux1~4_combout  ) ) # ( \con_unit|alua|out~0_combout  & ( !\mem_reg|Mux1~4_combout  & ( \p|pc 
// [30] ) ) )

	.dataa(!\p|pc [30]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\con_unit|alua|out~0_combout ),
	.dataf(!\mem_reg|Mux1~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxAluA|out[30]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxAluA|out[30]~24 .extended_lut = "off";
defparam \muxAluA|out[30]~24 .lut_mask = 64'h00005555FFFF5555;
defparam \muxAluA|out[30]~24 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y7_N54
cyclonev_lcell_comb \alu|Mux1~0 (
// Equation(s):
// \alu|Mux1~0_combout  = ( \alu|Mux23~1_combout  & ( (!\alu|Mux23~0_combout  & (((!\con_unit|alubsrc|out~combout  & \mem_reg|Mux33~10_combout )) # (\muxAluA|out[30]~24_combout ))) ) ) # ( !\alu|Mux23~1_combout  & ( (!\con_unit|alubsrc|out~combout  & 
// (\alu|Mux23~0_combout  & (\muxAluA|out[30]~24_combout  & \mem_reg|Mux33~10_combout ))) ) )

	.dataa(!\con_unit|alubsrc|out~combout ),
	.datab(!\alu|Mux23~0_combout ),
	.datac(!\muxAluA|out[30]~24_combout ),
	.datad(!\mem_reg|Mux33~10_combout ),
	.datae(gnd),
	.dataf(!\alu|Mux23~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Mux1~0 .extended_lut = "off";
defparam \alu|Mux1~0 .lut_mask = 64'h000200020C8C0C8C;
defparam \alu|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y14_N51
cyclonev_lcell_comb \muxWrite|Mux1~0 (
// Equation(s):
// \muxWrite|Mux1~0_combout  = ( \DataMem|ram_0|altsyncram_component|auto_generated|q_a [7] & ( \con_unit|rudata|out[0]~0_combout  & ( (\muxWrite|Mux16~1_combout  & ((!\ins_mem|instruction[13]~0_combout ) # 
// (\DataMem|ram_3|altsyncram_component|auto_generated|q_a [6]))) ) ) ) # ( !\DataMem|ram_0|altsyncram_component|auto_generated|q_a [7] & ( \con_unit|rudata|out[0]~0_combout  & ( (\DataMem|ram_3|altsyncram_component|auto_generated|q_a [6] & 
// (\muxWrite|Mux16~1_combout  & \ins_mem|instruction[13]~0_combout )) ) ) ) # ( \DataMem|ram_0|altsyncram_component|auto_generated|q_a [7] & ( !\con_unit|rudata|out[0]~0_combout  & ( (\muxWrite|Mux16~1_combout  & 
// \DataMem|ram_1|altsyncram_component|auto_generated|q_a [7]) ) ) ) # ( !\DataMem|ram_0|altsyncram_component|auto_generated|q_a [7] & ( !\con_unit|rudata|out[0]~0_combout  & ( (\muxWrite|Mux16~1_combout  & 
// \DataMem|ram_1|altsyncram_component|auto_generated|q_a [7]) ) ) )

	.dataa(!\DataMem|ram_3|altsyncram_component|auto_generated|q_a [6]),
	.datab(!\muxWrite|Mux16~1_combout ),
	.datac(!\DataMem|ram_1|altsyncram_component|auto_generated|q_a [7]),
	.datad(!\ins_mem|instruction[13]~0_combout ),
	.datae(!\DataMem|ram_0|altsyncram_component|auto_generated|q_a [7]),
	.dataf(!\con_unit|rudata|out[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxWrite|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxWrite|Mux1~0 .extended_lut = "off";
defparam \muxWrite|Mux1~0 .lut_mask = 64'h0303030300113311;
defparam \muxWrite|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y7_N36
cyclonev_lcell_comb \muxWrite|Mux1~1 (
// Equation(s):
// \muxWrite|Mux1~1_combout  = ( !\muxWrite|Mux0~0_combout  & ( ((!\muxWrite|Mux16~1_combout  & (((\alu|Mux14~0_combout  & \alu|Add0~97_sumout )) # (\alu|Mux1~0_combout )))) # (\muxWrite|Mux1~0_combout ) ) ) # ( \muxWrite|Mux0~0_combout  & ( 
// (((\adder|Add0~97_sumout  & (!\muxWrite|Mux16~1_combout ))) # (\muxWrite|Mux1~0_combout )) ) )

	.dataa(!\alu|Mux1~0_combout ),
	.datab(!\muxWrite|Mux1~0_combout ),
	.datac(!\adder|Add0~97_sumout ),
	.datad(!\muxWrite|Mux16~1_combout ),
	.datae(!\muxWrite|Mux0~0_combout ),
	.dataf(!\alu|Add0~97_sumout ),
	.datag(!\alu|Mux14~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxWrite|Mux1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxWrite|Mux1~1 .extended_lut = "on";
defparam \muxWrite|Mux1~1 .lut_mask = 64'h77333F337F333F33;
defparam \muxWrite|Mux1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y7_N8
dffeas \mem_reg|registers[26][30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux1~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[26][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[26][30] .is_wysiwyg = "true";
defparam \mem_reg|registers[26][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y5_N27
cyclonev_lcell_comb \mem_reg|registers[18][30]~feeder (
// Equation(s):
// \mem_reg|registers[18][30]~feeder_combout  = ( \muxWrite|Mux1~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\muxWrite|Mux1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|registers[18][30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|registers[18][30]~feeder .extended_lut = "off";
defparam \mem_reg|registers[18][30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mem_reg|registers[18][30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y5_N29
dffeas \mem_reg|registers[18][30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_reg|registers[18][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[18][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[18][30] .is_wysiwyg = "true";
defparam \mem_reg|registers[18][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y3_N19
dffeas \mem_reg|registers[22][30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux1~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[22][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[22][30] .is_wysiwyg = "true";
defparam \mem_reg|registers[22][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y7_N14
dffeas \mem_reg|registers[30][30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux1~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[30][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[30][30] .is_wysiwyg = "true";
defparam \mem_reg|registers[30][30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y7_N12
cyclonev_lcell_comb \mem_reg|Mux33~2 (
// Equation(s):
// \mem_reg|Mux33~2_combout  = ( \mem_reg|registers[30][30]~q  & ( \ins_mem|memory~26_combout  & ( (\mem_reg|registers[26][30]~q ) # (\ins_mem|memory~23_combout ) ) ) ) # ( !\mem_reg|registers[30][30]~q  & ( \ins_mem|memory~26_combout  & ( 
// (!\ins_mem|memory~23_combout  & \mem_reg|registers[26][30]~q ) ) ) ) # ( \mem_reg|registers[30][30]~q  & ( !\ins_mem|memory~26_combout  & ( (!\ins_mem|memory~23_combout  & (\mem_reg|registers[18][30]~q )) # (\ins_mem|memory~23_combout  & 
// ((\mem_reg|registers[22][30]~q ))) ) ) ) # ( !\mem_reg|registers[30][30]~q  & ( !\ins_mem|memory~26_combout  & ( (!\ins_mem|memory~23_combout  & (\mem_reg|registers[18][30]~q )) # (\ins_mem|memory~23_combout  & ((\mem_reg|registers[22][30]~q ))) ) ) )

	.dataa(!\ins_mem|memory~23_combout ),
	.datab(!\mem_reg|registers[26][30]~q ),
	.datac(!\mem_reg|registers[18][30]~q ),
	.datad(!\mem_reg|registers[22][30]~q ),
	.datae(!\mem_reg|registers[30][30]~q ),
	.dataf(!\ins_mem|memory~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux33~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux33~2 .extended_lut = "off";
defparam \mem_reg|Mux33~2 .lut_mask = 64'h0A5F0A5F22227777;
defparam \mem_reg|Mux33~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y7_N12
cyclonev_lcell_comb \mem_reg|registers[27][30]~feeder (
// Equation(s):
// \mem_reg|registers[27][30]~feeder_combout  = ( \muxWrite|Mux1~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\muxWrite|Mux1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|registers[27][30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|registers[27][30]~feeder .extended_lut = "off";
defparam \mem_reg|registers[27][30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mem_reg|registers[27][30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y7_N13
dffeas \mem_reg|registers[27][30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_reg|registers[27][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[27][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[27][30] .is_wysiwyg = "true";
defparam \mem_reg|registers[27][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y7_N38
dffeas \mem_reg|registers[31][30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\muxWrite|Mux1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[31][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[31][30] .is_wysiwyg = "true";
defparam \mem_reg|registers[31][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y4_N34
dffeas \mem_reg|registers[19][30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux1~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[19][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[19][30] .is_wysiwyg = "true";
defparam \mem_reg|registers[19][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y7_N38
dffeas \mem_reg|registers[23][30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux1~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[23][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[23][30] .is_wysiwyg = "true";
defparam \mem_reg|registers[23][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y7_N18
cyclonev_lcell_comb \mem_reg|Mux33~3 (
// Equation(s):
// \mem_reg|Mux33~3_combout  = ( \ins_mem|memory~26_combout  & ( \ins_mem|memory~23_combout  & ( \mem_reg|registers[31][30]~q  ) ) ) # ( !\ins_mem|memory~26_combout  & ( \ins_mem|memory~23_combout  & ( \mem_reg|registers[23][30]~q  ) ) ) # ( 
// \ins_mem|memory~26_combout  & ( !\ins_mem|memory~23_combout  & ( \mem_reg|registers[27][30]~q  ) ) ) # ( !\ins_mem|memory~26_combout  & ( !\ins_mem|memory~23_combout  & ( \mem_reg|registers[19][30]~q  ) ) )

	.dataa(!\mem_reg|registers[27][30]~q ),
	.datab(!\mem_reg|registers[31][30]~q ),
	.datac(!\mem_reg|registers[19][30]~q ),
	.datad(!\mem_reg|registers[23][30]~q ),
	.datae(!\ins_mem|memory~26_combout ),
	.dataf(!\ins_mem|memory~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux33~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux33~3 .extended_lut = "off";
defparam \mem_reg|Mux33~3 .lut_mask = 64'h0F0F555500FF3333;
defparam \mem_reg|Mux33~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y4_N23
dffeas \mem_reg|registers[25][30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux1~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[25][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[25][30] .is_wysiwyg = "true";
defparam \mem_reg|registers[25][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y7_N46
dffeas \mem_reg|registers[17][30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux1~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[17][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[17][30] .is_wysiwyg = "true";
defparam \mem_reg|registers[17][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y4_N26
dffeas \mem_reg|registers[21][30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux1~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[21][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[21][30] .is_wysiwyg = "true";
defparam \mem_reg|registers[21][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y4_N38
dffeas \mem_reg|registers[29][30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux1~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[29][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[29][30] .is_wysiwyg = "true";
defparam \mem_reg|registers[29][30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y4_N36
cyclonev_lcell_comb \mem_reg|Mux33~1 (
// Equation(s):
// \mem_reg|Mux33~1_combout  = ( \mem_reg|registers[29][30]~q  & ( \ins_mem|memory~26_combout  & ( (\ins_mem|memory~23_combout ) # (\mem_reg|registers[25][30]~q ) ) ) ) # ( !\mem_reg|registers[29][30]~q  & ( \ins_mem|memory~26_combout  & ( 
// (\mem_reg|registers[25][30]~q  & !\ins_mem|memory~23_combout ) ) ) ) # ( \mem_reg|registers[29][30]~q  & ( !\ins_mem|memory~26_combout  & ( (!\ins_mem|memory~23_combout  & (\mem_reg|registers[17][30]~q )) # (\ins_mem|memory~23_combout  & 
// ((\mem_reg|registers[21][30]~q ))) ) ) ) # ( !\mem_reg|registers[29][30]~q  & ( !\ins_mem|memory~26_combout  & ( (!\ins_mem|memory~23_combout  & (\mem_reg|registers[17][30]~q )) # (\ins_mem|memory~23_combout  & ((\mem_reg|registers[21][30]~q ))) ) ) )

	.dataa(!\mem_reg|registers[25][30]~q ),
	.datab(!\ins_mem|memory~23_combout ),
	.datac(!\mem_reg|registers[17][30]~q ),
	.datad(!\mem_reg|registers[21][30]~q ),
	.datae(!\mem_reg|registers[29][30]~q ),
	.dataf(!\ins_mem|memory~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux33~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux33~1 .extended_lut = "off";
defparam \mem_reg|Mux33~1 .lut_mask = 64'h0C3F0C3F44447777;
defparam \mem_reg|Mux33~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y7_N0
cyclonev_lcell_comb \mem_reg|registers[20][30]~feeder (
// Equation(s):
// \mem_reg|registers[20][30]~feeder_combout  = ( \muxWrite|Mux1~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\muxWrite|Mux1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|registers[20][30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|registers[20][30]~feeder .extended_lut = "off";
defparam \mem_reg|registers[20][30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mem_reg|registers[20][30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y7_N1
dffeas \mem_reg|registers[20][30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_reg|registers[20][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[20][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[20][30] .is_wysiwyg = "true";
defparam \mem_reg|registers[20][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y7_N57
cyclonev_lcell_comb \mem_reg|registers[16][30]~feeder (
// Equation(s):
// \mem_reg|registers[16][30]~feeder_combout  = ( \muxWrite|Mux1~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\muxWrite|Mux1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|registers[16][30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|registers[16][30]~feeder .extended_lut = "off";
defparam \mem_reg|registers[16][30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mem_reg|registers[16][30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y7_N58
dffeas \mem_reg|registers[16][30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_reg|registers[16][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[16][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[16][30] .is_wysiwyg = "true";
defparam \mem_reg|registers[16][30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y3_N0
cyclonev_lcell_comb \mem_reg|registers[24][30]~feeder (
// Equation(s):
// \mem_reg|registers[24][30]~feeder_combout  = ( \muxWrite|Mux1~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\muxWrite|Mux1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|registers[24][30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|registers[24][30]~feeder .extended_lut = "off";
defparam \mem_reg|registers[24][30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mem_reg|registers[24][30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y3_N2
dffeas \mem_reg|registers[24][30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_reg|registers[24][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[24][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[24][30] .is_wysiwyg = "true";
defparam \mem_reg|registers[24][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y3_N14
dffeas \mem_reg|registers[28][30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux1~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[28][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[28][30] .is_wysiwyg = "true";
defparam \mem_reg|registers[28][30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y3_N12
cyclonev_lcell_comb \mem_reg|Mux33~0 (
// Equation(s):
// \mem_reg|Mux33~0_combout  = ( \mem_reg|registers[28][30]~q  & ( \ins_mem|memory~23_combout  & ( (\ins_mem|memory~26_combout ) # (\mem_reg|registers[20][30]~q ) ) ) ) # ( !\mem_reg|registers[28][30]~q  & ( \ins_mem|memory~23_combout  & ( 
// (\mem_reg|registers[20][30]~q  & !\ins_mem|memory~26_combout ) ) ) ) # ( \mem_reg|registers[28][30]~q  & ( !\ins_mem|memory~23_combout  & ( (!\ins_mem|memory~26_combout  & (\mem_reg|registers[16][30]~q )) # (\ins_mem|memory~26_combout  & 
// ((\mem_reg|registers[24][30]~q ))) ) ) ) # ( !\mem_reg|registers[28][30]~q  & ( !\ins_mem|memory~23_combout  & ( (!\ins_mem|memory~26_combout  & (\mem_reg|registers[16][30]~q )) # (\ins_mem|memory~26_combout  & ((\mem_reg|registers[24][30]~q ))) ) ) )

	.dataa(!\mem_reg|registers[20][30]~q ),
	.datab(!\mem_reg|registers[16][30]~q ),
	.datac(!\mem_reg|registers[24][30]~q ),
	.datad(!\ins_mem|memory~26_combout ),
	.datae(!\mem_reg|registers[28][30]~q ),
	.dataf(!\ins_mem|memory~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux33~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux33~0 .extended_lut = "off";
defparam \mem_reg|Mux33~0 .lut_mask = 64'h330F330F550055FF;
defparam \mem_reg|Mux33~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y7_N42
cyclonev_lcell_comb \mem_reg|Mux33~4 (
// Equation(s):
// \mem_reg|Mux33~4_combout  = ( \ins_mem|memory~20_combout  & ( \mem_reg|Mux33~0_combout  & ( (!\ins_mem|memory~17_combout  & (\mem_reg|Mux33~2_combout )) # (\ins_mem|memory~17_combout  & ((\mem_reg|Mux33~3_combout ))) ) ) ) # ( !\ins_mem|memory~20_combout  
// & ( \mem_reg|Mux33~0_combout  & ( (!\ins_mem|memory~17_combout ) # (\mem_reg|Mux33~1_combout ) ) ) ) # ( \ins_mem|memory~20_combout  & ( !\mem_reg|Mux33~0_combout  & ( (!\ins_mem|memory~17_combout  & (\mem_reg|Mux33~2_combout )) # 
// (\ins_mem|memory~17_combout  & ((\mem_reg|Mux33~3_combout ))) ) ) ) # ( !\ins_mem|memory~20_combout  & ( !\mem_reg|Mux33~0_combout  & ( (\ins_mem|memory~17_combout  & \mem_reg|Mux33~1_combout ) ) ) )

	.dataa(!\ins_mem|memory~17_combout ),
	.datab(!\mem_reg|Mux33~2_combout ),
	.datac(!\mem_reg|Mux33~3_combout ),
	.datad(!\mem_reg|Mux33~1_combout ),
	.datae(!\ins_mem|memory~20_combout ),
	.dataf(!\mem_reg|Mux33~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux33~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux33~4 .extended_lut = "off";
defparam \mem_reg|Mux33~4 .lut_mask = 64'h00552727AAFF2727;
defparam \mem_reg|Mux33~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y4_N1
dffeas \mem_reg|registers[11][30]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux1~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[11][30]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[11][30]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_reg|registers[11][30]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y8_N44
dffeas \mem_reg|registers[9][30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux1~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[9][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[9][30] .is_wysiwyg = "true";
defparam \mem_reg|registers[9][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y4_N13
dffeas \mem_reg|registers[10][30]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux1~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[10][30]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[10][30]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_reg|registers[10][30]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y8_N45
cyclonev_lcell_comb \mem_reg|Mux33~5 (
// Equation(s):
// \mem_reg|Mux33~5_combout  = ( \ins_mem|memory~17_combout  & ( \ins_mem|memory~20_combout  & ( \mem_reg|registers[11][30]~DUPLICATE_q  ) ) ) # ( !\ins_mem|memory~17_combout  & ( \ins_mem|memory~20_combout  & ( \mem_reg|registers[10][30]~DUPLICATE_q  ) ) ) 
// # ( \ins_mem|memory~17_combout  & ( !\ins_mem|memory~20_combout  & ( \mem_reg|registers[9][30]~q  ) ) ) # ( !\ins_mem|memory~17_combout  & ( !\ins_mem|memory~20_combout  & ( \mem_reg|registers[8][30]~q  ) ) )

	.dataa(!\mem_reg|registers[11][30]~DUPLICATE_q ),
	.datab(!\mem_reg|registers[9][30]~q ),
	.datac(!\mem_reg|registers[8][30]~q ),
	.datad(!\mem_reg|registers[10][30]~DUPLICATE_q ),
	.datae(!\ins_mem|memory~17_combout ),
	.dataf(!\ins_mem|memory~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux33~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux33~5 .extended_lut = "off";
defparam \mem_reg|Mux33~5 .lut_mask = 64'h0F0F333300FF5555;
defparam \mem_reg|Mux33~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y7_N5
dffeas \mem_reg|registers[4][30]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux1~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[4][30]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[4][30]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_reg|registers[4][30]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y7_N6
cyclonev_lcell_comb \mem_reg|Mux33~7 (
// Equation(s):
// \mem_reg|Mux33~7_combout  = ( \mem_reg|registers[7][30]~q  & ( \ins_mem|memory~17_combout  & ( (\mem_reg|registers[5][30]~q ) # (\ins_mem|memory~20_combout ) ) ) ) # ( !\mem_reg|registers[7][30]~q  & ( \ins_mem|memory~17_combout  & ( 
// (!\ins_mem|memory~20_combout  & \mem_reg|registers[5][30]~q ) ) ) ) # ( \mem_reg|registers[7][30]~q  & ( !\ins_mem|memory~17_combout  & ( (!\ins_mem|memory~20_combout  & (\mem_reg|registers[4][30]~DUPLICATE_q )) # (\ins_mem|memory~20_combout  & 
// ((\mem_reg|registers[6][30]~q ))) ) ) ) # ( !\mem_reg|registers[7][30]~q  & ( !\ins_mem|memory~17_combout  & ( (!\ins_mem|memory~20_combout  & (\mem_reg|registers[4][30]~DUPLICATE_q )) # (\ins_mem|memory~20_combout  & ((\mem_reg|registers[6][30]~q ))) ) ) 
// )

	.dataa(!\mem_reg|registers[4][30]~DUPLICATE_q ),
	.datab(!\ins_mem|memory~20_combout ),
	.datac(!\mem_reg|registers[6][30]~q ),
	.datad(!\mem_reg|registers[5][30]~q ),
	.datae(!\mem_reg|registers[7][30]~q ),
	.dataf(!\ins_mem|memory~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux33~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux33~7 .extended_lut = "off";
defparam \mem_reg|Mux33~7 .lut_mask = 64'h4747474700CC33FF;
defparam \mem_reg|Mux33~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y6_N36
cyclonev_lcell_comb \mem_reg|Mux33~6 (
// Equation(s):
// \mem_reg|Mux33~6_combout  = ( \mem_reg|registers[14][30]~q  & ( \ins_mem|memory~17_combout  & ( (!\ins_mem|memory~20_combout  & ((\mem_reg|registers[13][30]~DUPLICATE_q ))) # (\ins_mem|memory~20_combout  & (\mem_reg|registers[15][30]~q )) ) ) ) # ( 
// !\mem_reg|registers[14][30]~q  & ( \ins_mem|memory~17_combout  & ( (!\ins_mem|memory~20_combout  & ((\mem_reg|registers[13][30]~DUPLICATE_q ))) # (\ins_mem|memory~20_combout  & (\mem_reg|registers[15][30]~q )) ) ) ) # ( \mem_reg|registers[14][30]~q  & ( 
// !\ins_mem|memory~17_combout  & ( (\ins_mem|memory~20_combout ) # (\mem_reg|registers[12][30]~q ) ) ) ) # ( !\mem_reg|registers[14][30]~q  & ( !\ins_mem|memory~17_combout  & ( (\mem_reg|registers[12][30]~q  & !\ins_mem|memory~20_combout ) ) ) )

	.dataa(!\mem_reg|registers[15][30]~q ),
	.datab(!\mem_reg|registers[12][30]~q ),
	.datac(!\ins_mem|memory~20_combout ),
	.datad(!\mem_reg|registers[13][30]~DUPLICATE_q ),
	.datae(!\mem_reg|registers[14][30]~q ),
	.dataf(!\ins_mem|memory~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux33~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux33~6 .extended_lut = "off";
defparam \mem_reg|Mux33~6 .lut_mask = 64'h30303F3F05F505F5;
defparam \mem_reg|Mux33~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y6_N30
cyclonev_lcell_comb \mem_reg|Mux33~8 (
// Equation(s):
// \mem_reg|Mux33~8_combout  = ( \mem_reg|registers[1][30]~q  & ( (!\ins_mem|memory~20_combout  & (\ins_mem|memory~17_combout )) # (\ins_mem|memory~20_combout  & ((!\ins_mem|memory~17_combout  & (\mem_reg|registers[2][30]~q )) # (\ins_mem|memory~17_combout  
// & ((\mem_reg|registers[3][30]~q ))))) ) ) # ( !\mem_reg|registers[1][30]~q  & ( (\ins_mem|memory~20_combout  & ((!\ins_mem|memory~17_combout  & (\mem_reg|registers[2][30]~q )) # (\ins_mem|memory~17_combout  & ((\mem_reg|registers[3][30]~q ))))) ) )

	.dataa(!\ins_mem|memory~20_combout ),
	.datab(!\ins_mem|memory~17_combout ),
	.datac(!\mem_reg|registers[2][30]~q ),
	.datad(!\mem_reg|registers[3][30]~q ),
	.datae(gnd),
	.dataf(!\mem_reg|registers[1][30]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux33~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux33~8 .extended_lut = "off";
defparam \mem_reg|Mux33~8 .lut_mask = 64'h0415041526372637;
defparam \mem_reg|Mux33~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y7_N24
cyclonev_lcell_comb \mem_reg|Mux33~9 (
// Equation(s):
// \mem_reg|Mux33~9_combout  = ( \ins_mem|memory~26_combout  & ( \mem_reg|Mux33~8_combout  & ( (\mem_reg|Mux33~6_combout  & \ins_mem|memory~23_combout ) ) ) ) # ( !\ins_mem|memory~26_combout  & ( \mem_reg|Mux33~8_combout  & ( (!\ins_mem|memory~23_combout ) # 
// (\mem_reg|Mux33~7_combout ) ) ) ) # ( \ins_mem|memory~26_combout  & ( !\mem_reg|Mux33~8_combout  & ( (\mem_reg|Mux33~6_combout  & \ins_mem|memory~23_combout ) ) ) ) # ( !\ins_mem|memory~26_combout  & ( !\mem_reg|Mux33~8_combout  & ( 
// (\mem_reg|Mux33~7_combout  & \ins_mem|memory~23_combout ) ) ) )

	.dataa(gnd),
	.datab(!\mem_reg|Mux33~7_combout ),
	.datac(!\mem_reg|Mux33~6_combout ),
	.datad(!\ins_mem|memory~23_combout ),
	.datae(!\ins_mem|memory~26_combout ),
	.dataf(!\mem_reg|Mux33~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux33~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux33~9 .extended_lut = "off";
defparam \mem_reg|Mux33~9 .lut_mask = 64'h0033000FFF33000F;
defparam \mem_reg|Mux33~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y7_N15
cyclonev_lcell_comb \mem_reg|Mux33~10 (
// Equation(s):
// \mem_reg|Mux33~10_combout  = ( \mem_reg|Mux33~5_combout  & ( \mem_reg|Mux33~9_combout  & ( (!\ins_mem|memory~7_combout ) # (\mem_reg|Mux33~4_combout ) ) ) ) # ( !\mem_reg|Mux33~5_combout  & ( \mem_reg|Mux33~9_combout  & ( (!\ins_mem|memory~7_combout ) # 
// (\mem_reg|Mux33~4_combout ) ) ) ) # ( \mem_reg|Mux33~5_combout  & ( !\mem_reg|Mux33~9_combout  & ( (!\ins_mem|memory~7_combout  & (\mem_reg|Mux54~11_combout )) # (\ins_mem|memory~7_combout  & ((\mem_reg|Mux33~4_combout ))) ) ) ) # ( 
// !\mem_reg|Mux33~5_combout  & ( !\mem_reg|Mux33~9_combout  & ( (\ins_mem|memory~7_combout  & \mem_reg|Mux33~4_combout ) ) ) )

	.dataa(!\ins_mem|memory~7_combout ),
	.datab(!\mem_reg|Mux54~11_combout ),
	.datac(!\mem_reg|Mux33~4_combout ),
	.datad(gnd),
	.datae(!\mem_reg|Mux33~5_combout ),
	.dataf(!\mem_reg|Mux33~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux33~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux33~10 .extended_lut = "off";
defparam \mem_reg|Mux33~10 .lut_mask = 64'h05052727AFAFAFAF;
defparam \mem_reg|Mux33~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y13_N36
cyclonev_lcell_comb \alu|Mux31~0 (
// Equation(s):
// \alu|Mux31~0_combout  = ( \con_unit|aluop|sel[0]~2_combout  & ( (!\ins_mem|memory~2_combout  & (\con_unit|aluop|sel[1]~0_combout  & ((\ins_mem|instruction[2]~4_combout ) # (\ins_mem|instruction[13]~0_combout )))) ) ) # ( !\con_unit|aluop|sel[0]~2_combout  
// & ( (\ins_mem|instruction[13]~0_combout  & \con_unit|aluop|sel[1]~0_combout ) ) )

	.dataa(!\ins_mem|instruction[13]~0_combout ),
	.datab(!\ins_mem|memory~2_combout ),
	.datac(!\con_unit|aluop|sel[1]~0_combout ),
	.datad(!\ins_mem|instruction[2]~4_combout ),
	.datae(!\con_unit|aluop|sel[0]~2_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Mux31~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Mux31~0 .extended_lut = "off";
defparam \alu|Mux31~0 .lut_mask = 64'h0505040C0505040C;
defparam \alu|Mux31~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y13_N6
cyclonev_lcell_comb \alu|Mux31~1 (
// Equation(s):
// \alu|Mux31~1_combout  = ( \mem_reg|Mux32~10_combout  & ( \mem_reg|Mux0~4_combout  & ( (\alu|Mux31~0_combout  & (!\con_unit|alubsrc|out~combout  $ (((!\p|pc [31] & \con_unit|alua|out~0_combout ))))) ) ) ) # ( !\mem_reg|Mux32~10_combout  & ( 
// \mem_reg|Mux0~4_combout  & ( (!\p|pc [31] & (\alu|Mux31~0_combout  & \con_unit|alua|out~0_combout )) ) ) ) # ( \mem_reg|Mux32~10_combout  & ( !\mem_reg|Mux0~4_combout  & ( (\alu|Mux31~0_combout  & (!\con_unit|alubsrc|out~combout  $ (((!\p|pc [31]) # 
// (!\con_unit|alua|out~0_combout ))))) ) ) ) # ( !\mem_reg|Mux32~10_combout  & ( !\mem_reg|Mux0~4_combout  & ( (\alu|Mux31~0_combout  & ((!\p|pc [31]) # (!\con_unit|alua|out~0_combout ))) ) ) )

	.dataa(!\p|pc [31]),
	.datab(!\alu|Mux31~0_combout ),
	.datac(!\con_unit|alubsrc|out~combout ),
	.datad(!\con_unit|alua|out~0_combout ),
	.datae(!\mem_reg|Mux32~10_combout ),
	.dataf(!\mem_reg|Mux0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Mux31~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Mux31~1 .extended_lut = "off";
defparam \alu|Mux31~1 .lut_mask = 64'h3322031200223012;
defparam \alu|Mux31~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y8_N12
cyclonev_lcell_comb \alu|Mux31~2 (
// Equation(s):
// \alu|Mux31~2_combout  = ( \muxAluA|out[29]~23_combout  & ( \alu|Mux31~1_combout  & ( (!\con_unit|alubsrc|out~combout  & (\mem_reg|Mux34~10_combout  & (!\mem_reg|Mux33~10_combout  $ (\muxAluA|out[30]~24_combout )))) ) ) ) # ( !\muxAluA|out[29]~23_combout  
// & ( \alu|Mux31~1_combout  & ( (!\con_unit|alubsrc|out~combout  & (!\mem_reg|Mux34~10_combout  & (!\mem_reg|Mux33~10_combout  $ (\muxAluA|out[30]~24_combout )))) # (\con_unit|alubsrc|out~combout  & (((!\muxAluA|out[30]~24_combout )))) ) ) )

	.dataa(!\con_unit|alubsrc|out~combout ),
	.datab(!\mem_reg|Mux33~10_combout ),
	.datac(!\mem_reg|Mux34~10_combout ),
	.datad(!\muxAluA|out[30]~24_combout ),
	.datae(!\muxAluA|out[29]~23_combout ),
	.dataf(!\alu|Mux31~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Mux31~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Mux31~2 .extended_lut = "off";
defparam \alu|Mux31~2 .lut_mask = 64'h00000000D5200802;
defparam \alu|Mux31~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y7_N32
dffeas \mem_reg|registers[7][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux23~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[7][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[7][8] .is_wysiwyg = "true";
defparam \mem_reg|registers[7][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y7_N17
dffeas \mem_reg|registers[4][8]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux23~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[4][8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[4][8]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_reg|registers[4][8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y7_N50
dffeas \mem_reg|registers[5][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux23~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[5][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[5][8] .is_wysiwyg = "true";
defparam \mem_reg|registers[5][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y7_N33
cyclonev_lcell_comb \mem_reg|Mux23~1 (
// Equation(s):
// \mem_reg|Mux23~1_combout  = ( \mem_reg|registers[6][8]~q  & ( \ins_mem|memory~39_combout  & ( (!\ins_mem|memory~32_combout  & ((\mem_reg|registers[5][8]~q ))) # (\ins_mem|memory~32_combout  & (\mem_reg|registers[7][8]~q )) ) ) ) # ( 
// !\mem_reg|registers[6][8]~q  & ( \ins_mem|memory~39_combout  & ( (!\ins_mem|memory~32_combout  & ((\mem_reg|registers[5][8]~q ))) # (\ins_mem|memory~32_combout  & (\mem_reg|registers[7][8]~q )) ) ) ) # ( \mem_reg|registers[6][8]~q  & ( 
// !\ins_mem|memory~39_combout  & ( (\mem_reg|registers[4][8]~DUPLICATE_q ) # (\ins_mem|memory~32_combout ) ) ) ) # ( !\mem_reg|registers[6][8]~q  & ( !\ins_mem|memory~39_combout  & ( (!\ins_mem|memory~32_combout  & \mem_reg|registers[4][8]~DUPLICATE_q ) ) ) 
// )

	.dataa(!\ins_mem|memory~32_combout ),
	.datab(!\mem_reg|registers[7][8]~q ),
	.datac(!\mem_reg|registers[4][8]~DUPLICATE_q ),
	.datad(!\mem_reg|registers[5][8]~q ),
	.datae(!\mem_reg|registers[6][8]~q ),
	.dataf(!\ins_mem|memory~39_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux23~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux23~1 .extended_lut = "off";
defparam \mem_reg|Mux23~1 .lut_mask = 64'h0A0A5F5F11BB11BB;
defparam \mem_reg|Mux23~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y6_N46
dffeas \mem_reg|registers[1][8]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux23~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[1][8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[1][8]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_reg|registers[1][8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y6_N4
dffeas \mem_reg|registers[2][8]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux23~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[2][8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[2][8]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_reg|registers[2][8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y7_N0
cyclonev_lcell_comb \mem_reg|Mux23~0 (
// Equation(s):
// \mem_reg|Mux23~0_combout  = ( \ins_mem|memory~4_combout  & ( \mem_reg|registers[3][8]~q  & ( (!\ins_mem|memory~32_combout  & (\mem_reg|registers[1][8]~DUPLICATE_q  & ((\ins_mem|memory~5_combout )))) # (\ins_mem|memory~32_combout  & 
// (((\ins_mem|memory~5_combout ) # (\mem_reg|registers[2][8]~DUPLICATE_q )))) ) ) ) # ( !\ins_mem|memory~4_combout  & ( \mem_reg|registers[3][8]~q  & ( (\mem_reg|registers[2][8]~DUPLICATE_q  & \ins_mem|memory~32_combout ) ) ) ) # ( \ins_mem|memory~4_combout 
//  & ( !\mem_reg|registers[3][8]~q  & ( (!\ins_mem|memory~32_combout  & (\mem_reg|registers[1][8]~DUPLICATE_q  & ((\ins_mem|memory~5_combout )))) # (\ins_mem|memory~32_combout  & (((\mem_reg|registers[2][8]~DUPLICATE_q  & !\ins_mem|memory~5_combout )))) ) ) 
// ) # ( !\ins_mem|memory~4_combout  & ( !\mem_reg|registers[3][8]~q  & ( (\mem_reg|registers[2][8]~DUPLICATE_q  & \ins_mem|memory~32_combout ) ) ) )

	.dataa(!\mem_reg|registers[1][8]~DUPLICATE_q ),
	.datab(!\mem_reg|registers[2][8]~DUPLICATE_q ),
	.datac(!\ins_mem|memory~32_combout ),
	.datad(!\ins_mem|memory~5_combout ),
	.datae(!\ins_mem|memory~4_combout ),
	.dataf(!\mem_reg|registers[3][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux23~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux23~0 .extended_lut = "off";
defparam \mem_reg|Mux23~0 .lut_mask = 64'h030303500303035F;
defparam \mem_reg|Mux23~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y5_N37
dffeas \mem_reg|registers[14][8]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_reg|registers[14][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[14][8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[14][8]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_reg|registers[14][8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y7_N0
cyclonev_lcell_comb \mem_reg|Mux23~3 (
// Equation(s):
// \mem_reg|Mux23~3_combout  = ( \ins_mem|memory~32_combout  & ( \ins_mem|memory~39_combout  & ( \mem_reg|registers[15][8]~q  ) ) ) # ( !\ins_mem|memory~32_combout  & ( \ins_mem|memory~39_combout  & ( \mem_reg|registers[13][8]~q  ) ) ) # ( 
// \ins_mem|memory~32_combout  & ( !\ins_mem|memory~39_combout  & ( \mem_reg|registers[14][8]~DUPLICATE_q  ) ) ) # ( !\ins_mem|memory~32_combout  & ( !\ins_mem|memory~39_combout  & ( \mem_reg|registers[12][8]~q  ) ) )

	.dataa(!\mem_reg|registers[15][8]~q ),
	.datab(!\mem_reg|registers[12][8]~q ),
	.datac(!\mem_reg|registers[14][8]~DUPLICATE_q ),
	.datad(!\mem_reg|registers[13][8]~q ),
	.datae(!\ins_mem|memory~32_combout ),
	.dataf(!\ins_mem|memory~39_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux23~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux23~3 .extended_lut = "off";
defparam \mem_reg|Mux23~3 .lut_mask = 64'h33330F0F00FF5555;
defparam \mem_reg|Mux23~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y7_N30
cyclonev_lcell_comb \mem_reg|Mux23~2 (
// Equation(s):
// \mem_reg|Mux23~2_combout  = ( \mem_reg|registers[8][8]~DUPLICATE_q  & ( \ins_mem|memory~39_combout  & ( (!\ins_mem|memory~32_combout  & (\mem_reg|registers[9][8]~q )) # (\ins_mem|memory~32_combout  & ((\mem_reg|registers[11][8]~q ))) ) ) ) # ( 
// !\mem_reg|registers[8][8]~DUPLICATE_q  & ( \ins_mem|memory~39_combout  & ( (!\ins_mem|memory~32_combout  & (\mem_reg|registers[9][8]~q )) # (\ins_mem|memory~32_combout  & ((\mem_reg|registers[11][8]~q ))) ) ) ) # ( \mem_reg|registers[8][8]~DUPLICATE_q  & 
// ( !\ins_mem|memory~39_combout  & ( (!\ins_mem|memory~32_combout ) # (\mem_reg|registers[10][8]~q ) ) ) ) # ( !\mem_reg|registers[8][8]~DUPLICATE_q  & ( !\ins_mem|memory~39_combout  & ( (\mem_reg|registers[10][8]~q  & \ins_mem|memory~32_combout ) ) ) )

	.dataa(!\mem_reg|registers[10][8]~q ),
	.datab(!\ins_mem|memory~32_combout ),
	.datac(!\mem_reg|registers[9][8]~q ),
	.datad(!\mem_reg|registers[11][8]~q ),
	.datae(!\mem_reg|registers[8][8]~DUPLICATE_q ),
	.dataf(!\ins_mem|memory~39_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux23~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux23~2 .extended_lut = "off";
defparam \mem_reg|Mux23~2 .lut_mask = 64'h1111DDDD0C3F0C3F;
defparam \mem_reg|Mux23~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y7_N12
cyclonev_lcell_comb \mem_reg|Mux23~4 (
// Equation(s):
// \mem_reg|Mux23~4_combout  = ( \mem_reg|Mux23~3_combout  & ( \mem_reg|Mux23~2_combout  & ( ((!\ins_mem|memory~34_combout  & ((\mem_reg|Mux23~0_combout ))) # (\ins_mem|memory~34_combout  & (\mem_reg|Mux23~1_combout ))) # (\ins_mem|memory~36_combout ) ) ) ) 
// # ( !\mem_reg|Mux23~3_combout  & ( \mem_reg|Mux23~2_combout  & ( (!\ins_mem|memory~36_combout  & ((!\ins_mem|memory~34_combout  & ((\mem_reg|Mux23~0_combout ))) # (\ins_mem|memory~34_combout  & (\mem_reg|Mux23~1_combout )))) # (\ins_mem|memory~36_combout  
// & (!\ins_mem|memory~34_combout )) ) ) ) # ( \mem_reg|Mux23~3_combout  & ( !\mem_reg|Mux23~2_combout  & ( (!\ins_mem|memory~36_combout  & ((!\ins_mem|memory~34_combout  & ((\mem_reg|Mux23~0_combout ))) # (\ins_mem|memory~34_combout  & 
// (\mem_reg|Mux23~1_combout )))) # (\ins_mem|memory~36_combout  & (\ins_mem|memory~34_combout )) ) ) ) # ( !\mem_reg|Mux23~3_combout  & ( !\mem_reg|Mux23~2_combout  & ( (!\ins_mem|memory~36_combout  & ((!\ins_mem|memory~34_combout  & 
// ((\mem_reg|Mux23~0_combout ))) # (\ins_mem|memory~34_combout  & (\mem_reg|Mux23~1_combout )))) ) ) )

	.dataa(!\ins_mem|memory~36_combout ),
	.datab(!\ins_mem|memory~34_combout ),
	.datac(!\mem_reg|Mux23~1_combout ),
	.datad(!\mem_reg|Mux23~0_combout ),
	.datae(!\mem_reg|Mux23~3_combout ),
	.dataf(!\mem_reg|Mux23~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux23~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux23~4 .extended_lut = "off";
defparam \mem_reg|Mux23~4 .lut_mask = 64'h028A139B46CE57DF;
defparam \mem_reg|Mux23~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y11_N30
cyclonev_lcell_comb \alu|LessThan0~16 (
// Equation(s):
// \alu|LessThan0~16_combout  = ( \mem_reg|Mux23~4_combout  & ( (\con_unit|alua|out~0_combout  & (!\p|pc [8] & \muxAluB|out[8]~10_combout )) ) ) # ( !\mem_reg|Mux23~4_combout  & ( (\muxAluB|out[8]~10_combout  & ((!\con_unit|alua|out~0_combout ) # (!\p|pc 
// [8]))) ) )

	.dataa(!\con_unit|alua|out~0_combout ),
	.datab(!\p|pc [8]),
	.datac(gnd),
	.datad(!\muxAluB|out[8]~10_combout ),
	.datae(gnd),
	.dataf(!\mem_reg|Mux23~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|LessThan0~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|LessThan0~16 .extended_lut = "off";
defparam \alu|LessThan0~16 .lut_mask = 64'h00EE00EE00440044;
defparam \alu|LessThan0~16 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y14_N0
cyclonev_lcell_comb \alu|LessThan0~17 (
// Equation(s):
// \alu|LessThan0~17_combout  = ( \muxAluA|out[12]~0_combout  & ( \muxAluB|out[13]~16_combout  & ( (!\muxAluA|out[14]~15_combout  & ((!\muxAluA|out[13]~16_combout ) # (\muxAluB|out[14]~15_combout ))) # (\muxAluA|out[14]~15_combout  & 
// (\muxAluB|out[14]~15_combout  & !\muxAluA|out[13]~16_combout )) ) ) ) # ( !\muxAluA|out[12]~0_combout  & ( \muxAluB|out[13]~16_combout  & ( (!\muxAluA|out[14]~15_combout  & (((!\muxAluA|out[13]~16_combout ) # (\muxAluB|out[12]~0_combout )) # 
// (\muxAluB|out[14]~15_combout ))) # (\muxAluA|out[14]~15_combout  & (\muxAluB|out[14]~15_combout  & ((!\muxAluA|out[13]~16_combout ) # (\muxAluB|out[12]~0_combout )))) ) ) ) # ( \muxAluA|out[12]~0_combout  & ( !\muxAluB|out[13]~16_combout  & ( 
// (!\muxAluA|out[14]~15_combout  & \muxAluB|out[14]~15_combout ) ) ) ) # ( !\muxAluA|out[12]~0_combout  & ( !\muxAluB|out[13]~16_combout  & ( (!\muxAluA|out[14]~15_combout  & (((!\muxAluA|out[13]~16_combout  & \muxAluB|out[12]~0_combout )) # 
// (\muxAluB|out[14]~15_combout ))) # (\muxAluA|out[14]~15_combout  & (\muxAluB|out[14]~15_combout  & (!\muxAluA|out[13]~16_combout  & \muxAluB|out[12]~0_combout ))) ) ) )

	.dataa(!\muxAluA|out[14]~15_combout ),
	.datab(!\muxAluB|out[14]~15_combout ),
	.datac(!\muxAluA|out[13]~16_combout ),
	.datad(!\muxAluB|out[12]~0_combout ),
	.datae(!\muxAluA|out[12]~0_combout ),
	.dataf(!\muxAluB|out[13]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|LessThan0~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|LessThan0~17 .extended_lut = "off";
defparam \alu|LessThan0~17 .lut_mask = 64'h22B22222B2BBB2B2;
defparam \alu|LessThan0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y12_N9
cyclonev_lcell_comb \alu|LessThan0~14 (
// Equation(s):
// \alu|LessThan0~14_combout  = ( \muxAluB|out[12]~0_combout  & ( (!\con_unit|alua|out~0_combout  & ((!\mem_reg|Mux19~4_combout ))) # (\con_unit|alua|out~0_combout  & (!\p|pc[12]~DUPLICATE_q )) ) ) # ( !\muxAluB|out[12]~0_combout  & ( 
// (!\con_unit|alua|out~0_combout  & ((\mem_reg|Mux19~4_combout ))) # (\con_unit|alua|out~0_combout  & (\p|pc[12]~DUPLICATE_q )) ) )

	.dataa(!\con_unit|alua|out~0_combout ),
	.datab(!\p|pc[12]~DUPLICATE_q ),
	.datac(!\mem_reg|Mux19~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\muxAluB|out[12]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|LessThan0~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|LessThan0~14 .extended_lut = "off";
defparam \alu|LessThan0~14 .lut_mask = 64'h1B1B1B1BE4E4E4E4;
defparam \alu|LessThan0~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y12_N15
cyclonev_lcell_comb \alu|LessThan0~8 (
// Equation(s):
// \alu|LessThan0~8_combout  = ( \mem_reg|Mux20~4_combout  & ( !\muxAluB|out[11]~17_combout  $ (((\con_unit|alua|out~0_combout  & !\p|pc [11]))) ) ) # ( !\mem_reg|Mux20~4_combout  & ( !\muxAluB|out[11]~17_combout  $ (((!\con_unit|alua|out~0_combout ) # 
// (!\p|pc [11]))) ) )

	.dataa(gnd),
	.datab(!\con_unit|alua|out~0_combout ),
	.datac(!\muxAluB|out[11]~17_combout ),
	.datad(!\p|pc [11]),
	.datae(gnd),
	.dataf(!\mem_reg|Mux20~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|LessThan0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|LessThan0~8 .extended_lut = "off";
defparam \alu|LessThan0~8 .lut_mask = 64'h0F3C0F3CC3F0C3F0;
defparam \alu|LessThan0~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y14_N48
cyclonev_lcell_comb \alu|LessThan0~12 (
// Equation(s):
// \alu|LessThan0~12_combout  = ( \muxAluB|out[14]~15_combout  & ( (!\con_unit|alua|out~0_combout  & ((!\mem_reg|Mux17~4_combout ))) # (\con_unit|alua|out~0_combout  & (!\p|pc [14])) ) ) # ( !\muxAluB|out[14]~15_combout  & ( (!\con_unit|alua|out~0_combout  & 
// ((\mem_reg|Mux17~4_combout ))) # (\con_unit|alua|out~0_combout  & (\p|pc [14])) ) )

	.dataa(!\p|pc [14]),
	.datab(!\con_unit|alua|out~0_combout ),
	.datac(!\mem_reg|Mux17~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\muxAluB|out[14]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|LessThan0~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|LessThan0~12 .extended_lut = "off";
defparam \alu|LessThan0~12 .lut_mask = 64'h1D1D1D1DE2E2E2E2;
defparam \alu|LessThan0~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y12_N20
dffeas \mem_reg|registers[9][13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux18~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[9][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[9][13] .is_wysiwyg = "true";
defparam \mem_reg|registers[9][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y15_N4
dffeas \mem_reg|registers[5][13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux18~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[5][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[5][13] .is_wysiwyg = "true";
defparam \mem_reg|registers[5][13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y12_N3
cyclonev_lcell_comb \mem_reg|Mux18~1 (
// Equation(s):
// \mem_reg|Mux18~1_combout  = ( \ins_mem|memory~36_combout  & ( \ins_mem|memory~34_combout  & ( \mem_reg|registers[13][13]~q  ) ) ) # ( !\ins_mem|memory~36_combout  & ( \ins_mem|memory~34_combout  & ( \mem_reg|registers[5][13]~q  ) ) ) # ( 
// \ins_mem|memory~36_combout  & ( !\ins_mem|memory~34_combout  & ( \mem_reg|registers[9][13]~q  ) ) ) # ( !\ins_mem|memory~36_combout  & ( !\ins_mem|memory~34_combout  & ( \mem_reg|registers[1][13]~q  ) ) )

	.dataa(!\mem_reg|registers[13][13]~q ),
	.datab(!\mem_reg|registers[1][13]~q ),
	.datac(!\mem_reg|registers[9][13]~q ),
	.datad(!\mem_reg|registers[5][13]~q ),
	.datae(!\ins_mem|memory~36_combout ),
	.dataf(!\ins_mem|memory~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux18~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux18~1 .extended_lut = "off";
defparam \mem_reg|Mux18~1 .lut_mask = 64'h33330F0F00FF5555;
defparam \mem_reg|Mux18~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y11_N16
dffeas \mem_reg|registers[7][13]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux18~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[7][13]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[7][13]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_reg|registers[7][13]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y12_N48
cyclonev_lcell_comb \mem_reg|Mux18~3 (
// Equation(s):
// \mem_reg|Mux18~3_combout  = ( \ins_mem|memory~34_combout  & ( \ins_mem|memory~36_combout  & ( \mem_reg|registers[15][13]~DUPLICATE_q  ) ) ) # ( !\ins_mem|memory~34_combout  & ( \ins_mem|memory~36_combout  & ( \mem_reg|registers[11][13]~q  ) ) ) # ( 
// \ins_mem|memory~34_combout  & ( !\ins_mem|memory~36_combout  & ( \mem_reg|registers[7][13]~DUPLICATE_q  ) ) ) # ( !\ins_mem|memory~34_combout  & ( !\ins_mem|memory~36_combout  & ( \mem_reg|registers[3][13]~q  ) ) )

	.dataa(!\mem_reg|registers[3][13]~q ),
	.datab(!\mem_reg|registers[7][13]~DUPLICATE_q ),
	.datac(!\mem_reg|registers[15][13]~DUPLICATE_q ),
	.datad(!\mem_reg|registers[11][13]~q ),
	.datae(!\ins_mem|memory~34_combout ),
	.dataf(!\ins_mem|memory~36_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux18~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux18~3 .extended_lut = "off";
defparam \mem_reg|Mux18~3 .lut_mask = 64'h5555333300FF0F0F;
defparam \mem_reg|Mux18~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y15_N3
cyclonev_lcell_comb \mem_reg|Mux18~0 (
// Equation(s):
// \mem_reg|Mux18~0_combout  = ( \ins_mem|memory~10_combout  & ( \ins_mem|memory~36_combout  & ( (!\ins_mem|memory~33_combout  & (\mem_reg|registers[8][13]~q )) # (\ins_mem|memory~33_combout  & ((\mem_reg|registers[12][13]~q ))) ) ) ) # ( 
// !\ins_mem|memory~10_combout  & ( \ins_mem|memory~36_combout  & ( \mem_reg|registers[8][13]~q  ) ) ) # ( \ins_mem|memory~10_combout  & ( !\ins_mem|memory~36_combout  & ( (\ins_mem|memory~33_combout  & \mem_reg|registers[4][13]~q ) ) ) )

	.dataa(!\mem_reg|registers[8][13]~q ),
	.datab(!\mem_reg|registers[12][13]~q ),
	.datac(!\ins_mem|memory~33_combout ),
	.datad(!\mem_reg|registers[4][13]~q ),
	.datae(!\ins_mem|memory~10_combout ),
	.dataf(!\ins_mem|memory~36_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux18~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux18~0 .extended_lut = "off";
defparam \mem_reg|Mux18~0 .lut_mask = 64'h0000000F55555353;
defparam \mem_reg|Mux18~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y12_N26
dffeas \mem_reg|registers[10][13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux18~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[10][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[10][13] .is_wysiwyg = "true";
defparam \mem_reg|registers[10][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y12_N32
dffeas \mem_reg|registers[14][13]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux18~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[14][13]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[14][13]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_reg|registers[14][13]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y12_N38
dffeas \mem_reg|registers[6][13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux18~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[6][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[6][13] .is_wysiwyg = "true";
defparam \mem_reg|registers[6][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y12_N33
cyclonev_lcell_comb \mem_reg|Mux18~2 (
// Equation(s):
// \mem_reg|Mux18~2_combout  = ( \ins_mem|memory~34_combout  & ( \ins_mem|memory~36_combout  & ( \mem_reg|registers[14][13]~DUPLICATE_q  ) ) ) # ( !\ins_mem|memory~34_combout  & ( \ins_mem|memory~36_combout  & ( \mem_reg|registers[10][13]~q  ) ) ) # ( 
// \ins_mem|memory~34_combout  & ( !\ins_mem|memory~36_combout  & ( \mem_reg|registers[6][13]~q  ) ) ) # ( !\ins_mem|memory~34_combout  & ( !\ins_mem|memory~36_combout  & ( \mem_reg|registers[2][13]~q  ) ) )

	.dataa(!\mem_reg|registers[10][13]~q ),
	.datab(!\mem_reg|registers[2][13]~q ),
	.datac(!\mem_reg|registers[14][13]~DUPLICATE_q ),
	.datad(!\mem_reg|registers[6][13]~q ),
	.datae(!\ins_mem|memory~34_combout ),
	.dataf(!\ins_mem|memory~36_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux18~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux18~2 .extended_lut = "off";
defparam \mem_reg|Mux18~2 .lut_mask = 64'h333300FF55550F0F;
defparam \mem_reg|Mux18~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y14_N42
cyclonev_lcell_comb \mem_reg|Mux18~4 (
// Equation(s):
// \mem_reg|Mux18~4_combout  = ( \mem_reg|Mux18~0_combout  & ( \mem_reg|Mux18~2_combout  & ( (!\ins_mem|memory~39_combout ) # ((!\ins_mem|memory~32_combout  & (\mem_reg|Mux18~1_combout )) # (\ins_mem|memory~32_combout  & ((\mem_reg|Mux18~3_combout )))) ) ) ) 
// # ( !\mem_reg|Mux18~0_combout  & ( \mem_reg|Mux18~2_combout  & ( (!\ins_mem|memory~32_combout  & (\ins_mem|memory~39_combout  & (\mem_reg|Mux18~1_combout ))) # (\ins_mem|memory~32_combout  & ((!\ins_mem|memory~39_combout ) # ((\mem_reg|Mux18~3_combout 
// )))) ) ) ) # ( \mem_reg|Mux18~0_combout  & ( !\mem_reg|Mux18~2_combout  & ( (!\ins_mem|memory~32_combout  & ((!\ins_mem|memory~39_combout ) # ((\mem_reg|Mux18~1_combout )))) # (\ins_mem|memory~32_combout  & (\ins_mem|memory~39_combout  & 
// ((\mem_reg|Mux18~3_combout )))) ) ) ) # ( !\mem_reg|Mux18~0_combout  & ( !\mem_reg|Mux18~2_combout  & ( (\ins_mem|memory~39_combout  & ((!\ins_mem|memory~32_combout  & (\mem_reg|Mux18~1_combout )) # (\ins_mem|memory~32_combout  & 
// ((\mem_reg|Mux18~3_combout ))))) ) ) )

	.dataa(!\ins_mem|memory~32_combout ),
	.datab(!\ins_mem|memory~39_combout ),
	.datac(!\mem_reg|Mux18~1_combout ),
	.datad(!\mem_reg|Mux18~3_combout ),
	.datae(!\mem_reg|Mux18~0_combout ),
	.dataf(!\mem_reg|Mux18~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux18~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux18~4 .extended_lut = "off";
defparam \mem_reg|Mux18~4 .lut_mask = 64'h02138A9B4657CEDF;
defparam \mem_reg|Mux18~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y14_N57
cyclonev_lcell_comb \alu|LessThan0~13 (
// Equation(s):
// \alu|LessThan0~13_combout  = ( \muxAluB|out[13]~16_combout  & ( (!\con_unit|alua|out~0_combout  & ((!\mem_reg|Mux18~4_combout ))) # (\con_unit|alua|out~0_combout  & (!\p|pc [13])) ) ) # ( !\muxAluB|out[13]~16_combout  & ( (!\con_unit|alua|out~0_combout  & 
// ((\mem_reg|Mux18~4_combout ))) # (\con_unit|alua|out~0_combout  & (\p|pc [13])) ) )

	.dataa(!\p|pc [13]),
	.datab(!\con_unit|alua|out~0_combout ),
	.datac(!\mem_reg|Mux18~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\muxAluB|out[13]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|LessThan0~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|LessThan0~13 .extended_lut = "off";
defparam \alu|LessThan0~13 .lut_mask = 64'h1D1D1D1DE2E2E2E2;
defparam \alu|LessThan0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y12_N12
cyclonev_lcell_comb \alu|LessThan0~9 (
// Equation(s):
// \alu|LessThan0~9_combout  = ( \muxAluB|out[10]~8_combout  & ( (!\con_unit|alua|out~0_combout  & (!\mem_reg|Mux21~4_combout )) # (\con_unit|alua|out~0_combout  & ((!\p|pc [10]))) ) ) # ( !\muxAluB|out[10]~8_combout  & ( (!\con_unit|alua|out~0_combout  & 
// (\mem_reg|Mux21~4_combout )) # (\con_unit|alua|out~0_combout  & ((\p|pc [10]))) ) )

	.dataa(gnd),
	.datab(!\con_unit|alua|out~0_combout ),
	.datac(!\mem_reg|Mux21~4_combout ),
	.datad(!\p|pc [10]),
	.datae(gnd),
	.dataf(!\muxAluB|out[10]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|LessThan0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|LessThan0~9 .extended_lut = "off";
defparam \alu|LessThan0~9 .lut_mask = 64'h0C3F0C3FF3C0F3C0;
defparam \alu|LessThan0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y12_N36
cyclonev_lcell_comb \alu|LessThan0~15 (
// Equation(s):
// \alu|LessThan0~15_combout  = ( !\alu|LessThan0~9_combout  & ( (!\alu|LessThan0~14_combout  & (!\alu|LessThan0~8_combout  & (!\alu|LessThan0~12_combout  & !\alu|LessThan0~13_combout ))) ) )

	.dataa(!\alu|LessThan0~14_combout ),
	.datab(!\alu|LessThan0~8_combout ),
	.datac(!\alu|LessThan0~12_combout ),
	.datad(!\alu|LessThan0~13_combout ),
	.datae(gnd),
	.dataf(!\alu|LessThan0~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|LessThan0~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|LessThan0~15 .extended_lut = "off";
defparam \alu|LessThan0~15 .lut_mask = 64'h8000800000000000;
defparam \alu|LessThan0~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y12_N3
cyclonev_lcell_comb \alu|LessThan0~18 (
// Equation(s):
// \alu|LessThan0~18_combout  = ( \muxAluB|out[10]~8_combout  & ( (!\con_unit|alua|out~0_combout  & (!\mem_reg|Mux21~4_combout )) # (\con_unit|alua|out~0_combout  & ((!\p|pc [10]))) ) )

	.dataa(!\mem_reg|Mux21~4_combout ),
	.datab(gnd),
	.datac(!\con_unit|alua|out~0_combout ),
	.datad(!\p|pc [10]),
	.datae(gnd),
	.dataf(!\muxAluB|out[10]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|LessThan0~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|LessThan0~18 .extended_lut = "off";
defparam \alu|LessThan0~18 .lut_mask = 64'h00000000AFA0AFA0;
defparam \alu|LessThan0~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y12_N18
cyclonev_lcell_comb \alu|LessThan0~19 (
// Equation(s):
// \alu|LessThan0~19_combout  = ( \alu|LessThan0~18_combout  & ( !\alu|LessThan0~13_combout  & ( (!\alu|LessThan0~14_combout  & (!\alu|LessThan0~12_combout  & ((!\muxAluA|out[11]~17_combout ) # (\muxAluB|out[11]~17_combout )))) ) ) ) # ( 
// !\alu|LessThan0~18_combout  & ( !\alu|LessThan0~13_combout  & ( (!\alu|LessThan0~14_combout  & (!\muxAluA|out[11]~17_combout  & (!\alu|LessThan0~12_combout  & \muxAluB|out[11]~17_combout ))) ) ) )

	.dataa(!\alu|LessThan0~14_combout ),
	.datab(!\muxAluA|out[11]~17_combout ),
	.datac(!\alu|LessThan0~12_combout ),
	.datad(!\muxAluB|out[11]~17_combout ),
	.datae(!\alu|LessThan0~18_combout ),
	.dataf(!\alu|LessThan0~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|LessThan0~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|LessThan0~19 .extended_lut = "off";
defparam \alu|LessThan0~19 .lut_mask = 64'h008080A000000000;
defparam \alu|LessThan0~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y12_N48
cyclonev_lcell_comb \alu|LessThan0~20 (
// Equation(s):
// \alu|LessThan0~20_combout  = ( \alu|LessThan0~15_combout  & ( !\alu|LessThan0~19_combout  & ( (!\alu|LessThan0~17_combout  & ((!\muxAluA|out[9]~9_combout  & (!\alu|LessThan0~16_combout  & !\muxAluB|out[9]~9_combout )) # (\muxAluA|out[9]~9_combout  & 
// ((!\alu|LessThan0~16_combout ) # (!\muxAluB|out[9]~9_combout ))))) ) ) ) # ( !\alu|LessThan0~15_combout  & ( !\alu|LessThan0~19_combout  & ( !\alu|LessThan0~17_combout  ) ) )

	.dataa(!\muxAluA|out[9]~9_combout ),
	.datab(!\alu|LessThan0~16_combout ),
	.datac(!\alu|LessThan0~17_combout ),
	.datad(!\muxAluB|out[9]~9_combout ),
	.datae(!\alu|LessThan0~15_combout ),
	.dataf(!\alu|LessThan0~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|LessThan0~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|LessThan0~20 .extended_lut = "off";
defparam \alu|LessThan0~20 .lut_mask = 64'hF0F0D04000000000;
defparam \alu|LessThan0~20 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y13_N30
cyclonev_lcell_comb \alu|LessThan0~4 (
// Equation(s):
// \alu|LessThan0~4_combout  = ( \muxAluA|out[5]~4_combout  & ( \muxAluB|out[7]~7_combout  & ( (!\muxAluA|out[7]~7_combout ) # ((!\muxAluA|out[6]~3_combout  & \muxAluB|out[6]~3_combout )) ) ) ) # ( !\muxAluA|out[5]~4_combout  & ( \muxAluB|out[7]~7_combout  & 
// ( (!\muxAluA|out[7]~7_combout ) # ((!\muxAluA|out[6]~3_combout  & ((\muxAluB|out[5]~4_combout ) # (\muxAluB|out[6]~3_combout ))) # (\muxAluA|out[6]~3_combout  & (\muxAluB|out[6]~3_combout  & \muxAluB|out[5]~4_combout ))) ) ) ) # ( 
// \muxAluA|out[5]~4_combout  & ( !\muxAluB|out[7]~7_combout  & ( (!\muxAluA|out[6]~3_combout  & (!\muxAluA|out[7]~7_combout  & \muxAluB|out[6]~3_combout )) ) ) ) # ( !\muxAluA|out[5]~4_combout  & ( !\muxAluB|out[7]~7_combout  & ( (!\muxAluA|out[7]~7_combout 
//  & ((!\muxAluA|out[6]~3_combout  & ((\muxAluB|out[5]~4_combout ) # (\muxAluB|out[6]~3_combout ))) # (\muxAluA|out[6]~3_combout  & (\muxAluB|out[6]~3_combout  & \muxAluB|out[5]~4_combout )))) ) ) )

	.dataa(!\muxAluA|out[6]~3_combout ),
	.datab(!\muxAluA|out[7]~7_combout ),
	.datac(!\muxAluB|out[6]~3_combout ),
	.datad(!\muxAluB|out[5]~4_combout ),
	.datae(!\muxAluA|out[5]~4_combout ),
	.dataf(!\muxAluB|out[7]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|LessThan0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|LessThan0~4 .extended_lut = "off";
defparam \alu|LessThan0~4 .lut_mask = 64'h088C0808CEEFCECE;
defparam \alu|LessThan0~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y13_N21
cyclonev_lcell_comb \alu|LessThan0~1 (
// Equation(s):
// \alu|LessThan0~1_combout  = ( \muxAluB|out[5]~4_combout  & ( (!\con_unit|alua|out~0_combout  & ((!\mem_reg|Mux26~4_combout ))) # (\con_unit|alua|out~0_combout  & (!\p|pc[5]~DUPLICATE_q )) ) ) # ( !\muxAluB|out[5]~4_combout  & ( 
// (!\con_unit|alua|out~0_combout  & ((\mem_reg|Mux26~4_combout ))) # (\con_unit|alua|out~0_combout  & (\p|pc[5]~DUPLICATE_q )) ) )

	.dataa(!\p|pc[5]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\con_unit|alua|out~0_combout ),
	.datad(!\mem_reg|Mux26~4_combout ),
	.datae(gnd),
	.dataf(!\muxAluB|out[5]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|LessThan0~1 .extended_lut = "off";
defparam \alu|LessThan0~1 .lut_mask = 64'h05F505F5FA0AFA0A;
defparam \alu|LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y13_N12
cyclonev_lcell_comb \alu|LessThan0~0 (
// Equation(s):
// \alu|LessThan0~0_combout  = ( \muxAluB|out[7]~7_combout  & ( (!\con_unit|alua|out~0_combout  & ((!\mem_reg|Mux24~4_combout ))) # (\con_unit|alua|out~0_combout  & (!\p|pc [7])) ) ) # ( !\muxAluB|out[7]~7_combout  & ( (!\con_unit|alua|out~0_combout  & 
// ((\mem_reg|Mux24~4_combout ))) # (\con_unit|alua|out~0_combout  & (\p|pc [7])) ) )

	.dataa(!\p|pc [7]),
	.datab(!\con_unit|alua|out~0_combout ),
	.datac(!\mem_reg|Mux24~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\muxAluB|out[7]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|LessThan0~0 .extended_lut = "off";
defparam \alu|LessThan0~0 .lut_mask = 64'h1D1D1D1DE2E2E2E2;
defparam \alu|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y13_N24
cyclonev_lcell_comb \alu|LessThan0~5 (
// Equation(s):
// \alu|LessThan0~5_combout  = ( \muxAluB|out[4]~6_combout  & ( !\muxAluA|out[4]~6_combout  & ( (!\alu|LessThan0~1_combout  & (!\alu|LessThan0~0_combout  & (!\muxAluA|out[6]~3_combout  $ (\muxAluB|out[6]~3_combout )))) ) ) )

	.dataa(!\alu|LessThan0~1_combout ),
	.datab(!\muxAluA|out[6]~3_combout ),
	.datac(!\muxAluB|out[6]~3_combout ),
	.datad(!\alu|LessThan0~0_combout ),
	.datae(!\muxAluB|out[4]~6_combout ),
	.dataf(!\muxAluA|out[4]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|LessThan0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|LessThan0~5 .extended_lut = "off";
defparam \alu|LessThan0~5 .lut_mask = 64'h0000820000000000;
defparam \alu|LessThan0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y11_N18
cyclonev_lcell_comb \alu|LessThan0~3 (
// Equation(s):
// \alu|LessThan0~3_combout  = ( \muxAluB|out[2]~2_combout  & ( \muxAluB|out[1]~26_combout  & ( (!\muxAluA|out[1]~30_combout ) # ((!\muxAluA|out[2]~2_combout ) # ((!\muxAluA|out[0]~31_combout  & \muxAluB|out[0]~27_combout ))) ) ) ) # ( 
// !\muxAluB|out[2]~2_combout  & ( \muxAluB|out[1]~26_combout  & ( (!\muxAluA|out[2]~2_combout  & ((!\muxAluA|out[1]~30_combout ) # ((!\muxAluA|out[0]~31_combout  & \muxAluB|out[0]~27_combout )))) ) ) ) # ( \muxAluB|out[2]~2_combout  & ( 
// !\muxAluB|out[1]~26_combout  & ( (!\muxAluA|out[2]~2_combout ) # ((!\muxAluA|out[1]~30_combout  & (!\muxAluA|out[0]~31_combout  & \muxAluB|out[0]~27_combout ))) ) ) ) # ( !\muxAluB|out[2]~2_combout  & ( !\muxAluB|out[1]~26_combout  & ( 
// (!\muxAluA|out[1]~30_combout  & (!\muxAluA|out[0]~31_combout  & (!\muxAluA|out[2]~2_combout  & \muxAluB|out[0]~27_combout ))) ) ) )

	.dataa(!\muxAluA|out[1]~30_combout ),
	.datab(!\muxAluA|out[0]~31_combout ),
	.datac(!\muxAluA|out[2]~2_combout ),
	.datad(!\muxAluB|out[0]~27_combout ),
	.datae(!\muxAluB|out[2]~2_combout ),
	.dataf(!\muxAluB|out[1]~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|LessThan0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|LessThan0~3 .extended_lut = "off";
defparam \alu|LessThan0~3 .lut_mask = 64'h0080F0F8A0E0FAFE;
defparam \alu|LessThan0~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y13_N36
cyclonev_lcell_comb \alu|LessThan0~2 (
// Equation(s):
// \alu|LessThan0~2_combout  = ( \muxAluB|out[4]~6_combout  & ( \muxAluA|out[4]~6_combout  & ( (!\alu|LessThan0~1_combout  & (!\alu|LessThan0~0_combout  & (!\muxAluA|out[6]~3_combout  $ (\muxAluB|out[6]~3_combout )))) ) ) ) # ( !\muxAluB|out[4]~6_combout  & 
// ( !\muxAluA|out[4]~6_combout  & ( (!\alu|LessThan0~1_combout  & (!\alu|LessThan0~0_combout  & (!\muxAluA|out[6]~3_combout  $ (\muxAluB|out[6]~3_combout )))) ) ) )

	.dataa(!\alu|LessThan0~1_combout ),
	.datab(!\muxAluA|out[6]~3_combout ),
	.datac(!\muxAluB|out[6]~3_combout ),
	.datad(!\alu|LessThan0~0_combout ),
	.datae(!\muxAluB|out[4]~6_combout ),
	.dataf(!\muxAluA|out[4]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|LessThan0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|LessThan0~2 .extended_lut = "off";
defparam \alu|LessThan0~2 .lut_mask = 64'h8200000000008200;
defparam \alu|LessThan0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y12_N42
cyclonev_lcell_comb \alu|LessThan0~6 (
// Equation(s):
// \alu|LessThan0~6_combout  = ( \alu|LessThan0~3_combout  & ( \alu|LessThan0~2_combout  & ( (!\alu|LessThan0~4_combout  & (!\muxAluB|out[3]~5_combout  & (!\alu|LessThan0~5_combout  & \muxAluA|out[3]~5_combout ))) ) ) ) # ( !\alu|LessThan0~3_combout  & ( 
// \alu|LessThan0~2_combout  & ( (!\alu|LessThan0~4_combout  & (!\alu|LessThan0~5_combout  & ((!\muxAluB|out[3]~5_combout ) # (\muxAluA|out[3]~5_combout )))) ) ) ) # ( \alu|LessThan0~3_combout  & ( !\alu|LessThan0~2_combout  & ( (!\alu|LessThan0~4_combout  & 
// !\alu|LessThan0~5_combout ) ) ) ) # ( !\alu|LessThan0~3_combout  & ( !\alu|LessThan0~2_combout  & ( (!\alu|LessThan0~4_combout  & !\alu|LessThan0~5_combout ) ) ) )

	.dataa(!\alu|LessThan0~4_combout ),
	.datab(!\muxAluB|out[3]~5_combout ),
	.datac(!\alu|LessThan0~5_combout ),
	.datad(!\muxAluA|out[3]~5_combout ),
	.datae(!\alu|LessThan0~3_combout ),
	.dataf(!\alu|LessThan0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|LessThan0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|LessThan0~6 .extended_lut = "off";
defparam \alu|LessThan0~6 .lut_mask = 64'hA0A0A0A080A00080;
defparam \alu|LessThan0~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y11_N33
cyclonev_lcell_comb \alu|LessThan0~10 (
// Equation(s):
// \alu|LessThan0~10_combout  = ( \mem_reg|Mux23~4_combout  & ( !\muxAluB|out[8]~10_combout  $ (((\con_unit|alua|out~0_combout  & !\p|pc [8]))) ) ) # ( !\mem_reg|Mux23~4_combout  & ( !\muxAluB|out[8]~10_combout  $ (((!\con_unit|alua|out~0_combout ) # (!\p|pc 
// [8]))) ) )

	.dataa(!\con_unit|alua|out~0_combout ),
	.datab(!\p|pc [8]),
	.datac(gnd),
	.datad(!\muxAluB|out[8]~10_combout ),
	.datae(gnd),
	.dataf(!\mem_reg|Mux23~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|LessThan0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|LessThan0~10 .extended_lut = "off";
defparam \alu|LessThan0~10 .lut_mask = 64'h11EE11EEBB44BB44;
defparam \alu|LessThan0~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y14_N12
cyclonev_lcell_comb \alu|LessThan0~7 (
// Equation(s):
// \alu|LessThan0~7_combout  = ( \muxAluA|out[12]~0_combout  & ( \muxAluB|out[13]~16_combout  & ( (\muxAluA|out[13]~16_combout  & (\muxAluB|out[12]~0_combout  & (!\muxAluB|out[14]~15_combout  $ (\muxAluA|out[14]~15_combout )))) ) ) ) # ( 
// !\muxAluA|out[12]~0_combout  & ( \muxAluB|out[13]~16_combout  & ( (\muxAluA|out[13]~16_combout  & (!\muxAluB|out[12]~0_combout  & (!\muxAluB|out[14]~15_combout  $ (\muxAluA|out[14]~15_combout )))) ) ) ) # ( \muxAluA|out[12]~0_combout  & ( 
// !\muxAluB|out[13]~16_combout  & ( (!\muxAluA|out[13]~16_combout  & (\muxAluB|out[12]~0_combout  & (!\muxAluB|out[14]~15_combout  $ (\muxAluA|out[14]~15_combout )))) ) ) ) # ( !\muxAluA|out[12]~0_combout  & ( !\muxAluB|out[13]~16_combout  & ( 
// (!\muxAluA|out[13]~16_combout  & (!\muxAluB|out[12]~0_combout  & (!\muxAluB|out[14]~15_combout  $ (\muxAluA|out[14]~15_combout )))) ) ) )

	.dataa(!\muxAluA|out[13]~16_combout ),
	.datab(!\muxAluB|out[14]~15_combout ),
	.datac(!\muxAluA|out[14]~15_combout ),
	.datad(!\muxAluB|out[12]~0_combout ),
	.datae(!\muxAluA|out[12]~0_combout ),
	.dataf(!\muxAluB|out[13]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|LessThan0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|LessThan0~7 .extended_lut = "off";
defparam \alu|LessThan0~7 .lut_mask = 64'h8200008241000041;
defparam \alu|LessThan0~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y12_N30
cyclonev_lcell_comb \alu|LessThan0~11 (
// Equation(s):
// \alu|LessThan0~11_combout  = ( !\alu|LessThan0~10_combout  & ( \alu|LessThan0~7_combout  & ( (!\alu|LessThan0~8_combout  & (!\alu|LessThan0~9_combout  & (!\muxAluA|out[9]~9_combout  $ (\muxAluB|out[9]~9_combout )))) ) ) )

	.dataa(!\muxAluA|out[9]~9_combout ),
	.datab(!\alu|LessThan0~8_combout ),
	.datac(!\muxAluB|out[9]~9_combout ),
	.datad(!\alu|LessThan0~9_combout ),
	.datae(!\alu|LessThan0~10_combout ),
	.dataf(!\alu|LessThan0~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|LessThan0~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|LessThan0~11 .extended_lut = "off";
defparam \alu|LessThan0~11 .lut_mask = 64'h0000000084000000;
defparam \alu|LessThan0~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y10_N21
cyclonev_lcell_comb \alu|LessThan0~24 (
// Equation(s):
// \alu|LessThan0~24_combout  = ( \muxAluB|out[15]~14_combout  & ( \mem_reg|Mux16~4_combout  & ( (!\p|pc [15] & \con_unit|alua|out~0_combout ) ) ) ) # ( !\muxAluB|out[15]~14_combout  & ( \mem_reg|Mux16~4_combout  & ( (!\con_unit|alua|out~0_combout ) # (\p|pc 
// [15]) ) ) ) # ( \muxAluB|out[15]~14_combout  & ( !\mem_reg|Mux16~4_combout  & ( (!\p|pc [15]) # (!\con_unit|alua|out~0_combout ) ) ) ) # ( !\muxAluB|out[15]~14_combout  & ( !\mem_reg|Mux16~4_combout  & ( (\p|pc [15] & \con_unit|alua|out~0_combout ) ) ) )

	.dataa(!\p|pc [15]),
	.datab(gnd),
	.datac(!\con_unit|alua|out~0_combout ),
	.datad(gnd),
	.datae(!\muxAluB|out[15]~14_combout ),
	.dataf(!\mem_reg|Mux16~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|LessThan0~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|LessThan0~24 .extended_lut = "off";
defparam \alu|LessThan0~24 .lut_mask = 64'h0505FAFAF5F50A0A;
defparam \alu|LessThan0~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y10_N24
cyclonev_lcell_comb \alu|LessThan0~23 (
// Equation(s):
// \alu|LessThan0~23_combout  = ( \muxAluB|out[16]~13_combout  & ( \mem_reg|Mux15~4_combout  & ( (!\p|pc[16]~DUPLICATE_q  & \con_unit|alua|out~0_combout ) ) ) ) # ( !\muxAluB|out[16]~13_combout  & ( \mem_reg|Mux15~4_combout  & ( 
// (!\con_unit|alua|out~0_combout ) # (\p|pc[16]~DUPLICATE_q ) ) ) ) # ( \muxAluB|out[16]~13_combout  & ( !\mem_reg|Mux15~4_combout  & ( (!\p|pc[16]~DUPLICATE_q ) # (!\con_unit|alua|out~0_combout ) ) ) ) # ( !\muxAluB|out[16]~13_combout  & ( 
// !\mem_reg|Mux15~4_combout  & ( (\p|pc[16]~DUPLICATE_q  & \con_unit|alua|out~0_combout ) ) ) )

	.dataa(!\p|pc[16]~DUPLICATE_q ),
	.datab(!\con_unit|alua|out~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\muxAluB|out[16]~13_combout ),
	.dataf(!\mem_reg|Mux15~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|LessThan0~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|LessThan0~23 .extended_lut = "off";
defparam \alu|LessThan0~23 .lut_mask = 64'h1111EEEEDDDD2222;
defparam \alu|LessThan0~23 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y8_N9
cyclonev_lcell_comb \alu|LessThan0~22 (
// Equation(s):
// \alu|LessThan0~22_combout  = ( \mem_reg|Mux14~4_combout  & ( !\muxAluB|out[17]~12_combout  $ (((!\p|pc [17] & \con_unit|alua|out~0_combout ))) ) ) # ( !\mem_reg|Mux14~4_combout  & ( !\muxAluB|out[17]~12_combout  $ (((!\p|pc [17]) # 
// (!\con_unit|alua|out~0_combout ))) ) )

	.dataa(!\p|pc [17]),
	.datab(gnd),
	.datac(!\muxAluB|out[17]~12_combout ),
	.datad(!\con_unit|alua|out~0_combout ),
	.datae(gnd),
	.dataf(!\mem_reg|Mux14~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|LessThan0~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|LessThan0~22 .extended_lut = "off";
defparam \alu|LessThan0~22 .lut_mask = 64'h0F5A0F5AF05AF05A;
defparam \alu|LessThan0~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y9_N54
cyclonev_lcell_comb \alu|LessThan0~21 (
// Equation(s):
// \alu|LessThan0~21_combout  = ( \muxAluA|out[20]~21_combout  & ( \muxAluB|out[20]~21_combout  & ( (!\muxAluB|out[19]~22_combout  & (!\muxAluA|out[19]~22_combout  & (!\muxAluA|out[21]~20_combout  $ (\muxAluB|out[21]~20_combout )))) # 
// (\muxAluB|out[19]~22_combout  & (\muxAluA|out[19]~22_combout  & (!\muxAluA|out[21]~20_combout  $ (\muxAluB|out[21]~20_combout )))) ) ) ) # ( !\muxAluA|out[20]~21_combout  & ( !\muxAluB|out[20]~21_combout  & ( (!\muxAluB|out[19]~22_combout  & 
// (!\muxAluA|out[19]~22_combout  & (!\muxAluA|out[21]~20_combout  $ (\muxAluB|out[21]~20_combout )))) # (\muxAluB|out[19]~22_combout  & (\muxAluA|out[19]~22_combout  & (!\muxAluA|out[21]~20_combout  $ (\muxAluB|out[21]~20_combout )))) ) ) )

	.dataa(!\muxAluB|out[19]~22_combout ),
	.datab(!\muxAluA|out[19]~22_combout ),
	.datac(!\muxAluA|out[21]~20_combout ),
	.datad(!\muxAluB|out[21]~20_combout ),
	.datae(!\muxAluA|out[20]~21_combout ),
	.dataf(!\muxAluB|out[20]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|LessThan0~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|LessThan0~21 .extended_lut = "off";
defparam \alu|LessThan0~21 .lut_mask = 64'h9009000000009009;
defparam \alu|LessThan0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y10_N9
cyclonev_lcell_comb \alu|LessThan0~25 (
// Equation(s):
// \alu|LessThan0~25_combout  = ( !\alu|LessThan0~22_combout  & ( \alu|LessThan0~21_combout  & ( (!\alu|LessThan0~24_combout  & (!\alu|LessThan0~23_combout  & (!\muxAluB|out[18]~11_combout  $ (\muxAluA|out[18]~11_combout )))) ) ) )

	.dataa(!\alu|LessThan0~24_combout ),
	.datab(!\alu|LessThan0~23_combout ),
	.datac(!\muxAluB|out[18]~11_combout ),
	.datad(!\muxAluA|out[18]~11_combout ),
	.datae(!\alu|LessThan0~22_combout ),
	.dataf(!\alu|LessThan0~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|LessThan0~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|LessThan0~25 .extended_lut = "off";
defparam \alu|LessThan0~25 .lut_mask = 64'h0000000080080000;
defparam \alu|LessThan0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y8_N18
cyclonev_lcell_comb \alu|LessThan0~37 (
// Equation(s):
// \alu|LessThan0~37_combout  = ( \mem_reg|Mux7~4_combout  & ( \muxAluB|out[24]~23_combout  & ( (!\p|pc[24]~DUPLICATE_q  & \con_unit|alua|out~0_combout ) ) ) ) # ( !\mem_reg|Mux7~4_combout  & ( \muxAluB|out[24]~23_combout  & ( (!\p|pc[24]~DUPLICATE_q ) # 
// (!\con_unit|alua|out~0_combout ) ) ) ) # ( \mem_reg|Mux7~4_combout  & ( !\muxAluB|out[24]~23_combout  & ( (!\con_unit|alua|out~0_combout ) # (\p|pc[24]~DUPLICATE_q ) ) ) ) # ( !\mem_reg|Mux7~4_combout  & ( !\muxAluB|out[24]~23_combout  & ( 
// (\p|pc[24]~DUPLICATE_q  & \con_unit|alua|out~0_combout ) ) ) )

	.dataa(!\p|pc[24]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\con_unit|alua|out~0_combout ),
	.datad(gnd),
	.datae(!\mem_reg|Mux7~4_combout ),
	.dataf(!\muxAluB|out[24]~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|LessThan0~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|LessThan0~37 .extended_lut = "off";
defparam \alu|LessThan0~37 .lut_mask = 64'h0505F5F5FAFA0A0A;
defparam \alu|LessThan0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y8_N57
cyclonev_lcell_comb \alu|LessThan0~38 (
// Equation(s):
// \alu|LessThan0~38_combout  = ( \muxAluB|out[23]~18_combout  & ( \mem_reg|Mux8~4_combout  & ( (!\p|pc [23] & \con_unit|alua|out~0_combout ) ) ) ) # ( !\muxAluB|out[23]~18_combout  & ( \mem_reg|Mux8~4_combout  & ( (!\con_unit|alua|out~0_combout ) # (\p|pc 
// [23]) ) ) ) # ( \muxAluB|out[23]~18_combout  & ( !\mem_reg|Mux8~4_combout  & ( (!\p|pc [23]) # (!\con_unit|alua|out~0_combout ) ) ) ) # ( !\muxAluB|out[23]~18_combout  & ( !\mem_reg|Mux8~4_combout  & ( (\p|pc [23] & \con_unit|alua|out~0_combout ) ) ) )

	.dataa(!\p|pc [23]),
	.datab(gnd),
	.datac(!\con_unit|alua|out~0_combout ),
	.datad(gnd),
	.datae(!\muxAluB|out[23]~18_combout ),
	.dataf(!\mem_reg|Mux8~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|LessThan0~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|LessThan0~38 .extended_lut = "off";
defparam \alu|LessThan0~38 .lut_mask = 64'h0505FAFAF5F50A0A;
defparam \alu|LessThan0~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y8_N0
cyclonev_lcell_comb \alu|LessThan0~35 (
// Equation(s):
// \alu|LessThan0~35_combout  = ( \muxAluB|out[26]~24_combout  & ( \muxAluB|out[27]~25_combout  & ( (\muxAluA|out[27]~29_combout  & (\muxAluA|out[26]~28_combout  & (!\muxAluA|out[28]~1_combout  $ (\muxAluB|out[28]~1_combout )))) ) ) ) # ( 
// !\muxAluB|out[26]~24_combout  & ( \muxAluB|out[27]~25_combout  & ( (\muxAluA|out[27]~29_combout  & (!\muxAluA|out[26]~28_combout  & (!\muxAluA|out[28]~1_combout  $ (\muxAluB|out[28]~1_combout )))) ) ) ) # ( \muxAluB|out[26]~24_combout  & ( 
// !\muxAluB|out[27]~25_combout  & ( (!\muxAluA|out[27]~29_combout  & (\muxAluA|out[26]~28_combout  & (!\muxAluA|out[28]~1_combout  $ (\muxAluB|out[28]~1_combout )))) ) ) ) # ( !\muxAluB|out[26]~24_combout  & ( !\muxAluB|out[27]~25_combout  & ( 
// (!\muxAluA|out[27]~29_combout  & (!\muxAluA|out[26]~28_combout  & (!\muxAluA|out[28]~1_combout  $ (\muxAluB|out[28]~1_combout )))) ) ) )

	.dataa(!\muxAluA|out[27]~29_combout ),
	.datab(!\muxAluA|out[26]~28_combout ),
	.datac(!\muxAluA|out[28]~1_combout ),
	.datad(!\muxAluB|out[28]~1_combout ),
	.datae(!\muxAluB|out[26]~24_combout ),
	.dataf(!\muxAluB|out[27]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|LessThan0~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|LessThan0~35 .extended_lut = "off";
defparam \alu|LessThan0~35 .lut_mask = 64'h8008200240041001;
defparam \alu|LessThan0~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y9_N3
cyclonev_lcell_comb \alu|LessThan0~36 (
// Equation(s):
// \alu|LessThan0~36_combout  = ( \mem_reg|Mux6~4_combout  & ( \mem_reg|Mux38~10_combout  & ( !\con_unit|alubsrc|out~combout  $ (((!\con_unit|alua|out~0_combout ) # (\p|pc [25]))) ) ) ) # ( !\mem_reg|Mux6~4_combout  & ( \mem_reg|Mux38~10_combout  & ( 
// !\con_unit|alubsrc|out~combout  $ (((\con_unit|alua|out~0_combout  & \p|pc [25]))) ) ) ) # ( \mem_reg|Mux6~4_combout  & ( !\mem_reg|Mux38~10_combout  & ( (!\con_unit|alua|out~0_combout ) # (\p|pc [25]) ) ) ) # ( !\mem_reg|Mux6~4_combout  & ( 
// !\mem_reg|Mux38~10_combout  & ( (\con_unit|alua|out~0_combout  & \p|pc [25]) ) ) )

	.dataa(!\con_unit|alua|out~0_combout ),
	.datab(!\p|pc [25]),
	.datac(gnd),
	.datad(!\con_unit|alubsrc|out~combout ),
	.datae(!\mem_reg|Mux6~4_combout ),
	.dataf(!\mem_reg|Mux38~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|LessThan0~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|LessThan0~36 .extended_lut = "off";
defparam \alu|LessThan0~36 .lut_mask = 64'h1111BBBBEE1144BB;
defparam \alu|LessThan0~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y8_N42
cyclonev_lcell_comb \alu|LessThan0~39 (
// Equation(s):
// \alu|LessThan0~39_combout  = ( \alu|LessThan0~35_combout  & ( !\alu|LessThan0~36_combout  & ( (!\alu|LessThan0~37_combout  & (!\alu|LessThan0~38_combout  & (!\muxAluA|out[22]~19_combout  $ (\muxAluB|out[22]~19_combout )))) ) ) )

	.dataa(!\alu|LessThan0~37_combout ),
	.datab(!\muxAluA|out[22]~19_combout ),
	.datac(!\muxAluB|out[22]~19_combout ),
	.datad(!\alu|LessThan0~38_combout ),
	.datae(!\alu|LessThan0~35_combout ),
	.dataf(!\alu|LessThan0~36_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|LessThan0~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|LessThan0~39 .extended_lut = "off";
defparam \alu|LessThan0~39 .lut_mask = 64'h0000820000000000;
defparam \alu|LessThan0~39 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y12_N45
cyclonev_lcell_comb \alu|LessThan0~30 (
// Equation(s):
// \alu|LessThan0~30_combout  = ( \mem_reg|Mux16~4_combout  & ( \muxAluB|out[15]~14_combout  & ( (\con_unit|alua|out~0_combout  & !\p|pc [15]) ) ) ) # ( !\mem_reg|Mux16~4_combout  & ( \muxAluB|out[15]~14_combout  & ( (!\con_unit|alua|out~0_combout ) # 
// (!\p|pc [15]) ) ) )

	.dataa(gnd),
	.datab(!\con_unit|alua|out~0_combout ),
	.datac(!\p|pc [15]),
	.datad(gnd),
	.datae(!\mem_reg|Mux16~4_combout ),
	.dataf(!\muxAluB|out[15]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|LessThan0~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|LessThan0~30 .extended_lut = "off";
defparam \alu|LessThan0~30 .lut_mask = 64'h00000000FCFC3030;
defparam \alu|LessThan0~30 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y8_N36
cyclonev_lcell_comb \alu|LessThan0~31 (
// Equation(s):
// \alu|LessThan0~31_combout  = ( \muxAluA|out[20]~21_combout  & ( \muxAluB|out[20]~21_combout  & ( (!\muxAluB|out[21]~20_combout  & (!\muxAluA|out[19]~22_combout  & (\muxAluB|out[19]~22_combout  & !\muxAluA|out[21]~20_combout ))) # 
// (\muxAluB|out[21]~20_combout  & ((!\muxAluA|out[21]~20_combout ) # ((!\muxAluA|out[19]~22_combout  & \muxAluB|out[19]~22_combout )))) ) ) ) # ( !\muxAluA|out[20]~21_combout  & ( \muxAluB|out[20]~21_combout  & ( (!\muxAluA|out[21]~20_combout ) # 
// (\muxAluB|out[21]~20_combout ) ) ) ) # ( \muxAluA|out[20]~21_combout  & ( !\muxAluB|out[20]~21_combout  & ( (\muxAluB|out[21]~20_combout  & !\muxAluA|out[21]~20_combout ) ) ) ) # ( !\muxAluA|out[20]~21_combout  & ( !\muxAluB|out[20]~21_combout  & ( 
// (!\muxAluB|out[21]~20_combout  & (!\muxAluA|out[19]~22_combout  & (\muxAluB|out[19]~22_combout  & !\muxAluA|out[21]~20_combout ))) # (\muxAluB|out[21]~20_combout  & ((!\muxAluA|out[21]~20_combout ) # ((!\muxAluA|out[19]~22_combout  & 
// \muxAluB|out[19]~22_combout )))) ) ) )

	.dataa(!\muxAluB|out[21]~20_combout ),
	.datab(!\muxAluA|out[19]~22_combout ),
	.datac(!\muxAluB|out[19]~22_combout ),
	.datad(!\muxAluA|out[21]~20_combout ),
	.datae(!\muxAluA|out[20]~21_combout ),
	.dataf(!\muxAluB|out[20]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|LessThan0~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|LessThan0~31 .extended_lut = "off";
defparam \alu|LessThan0~31 .lut_mask = 64'h5D045500FF555D04;
defparam \alu|LessThan0~31 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y8_N3
cyclonev_lcell_comb \alu|LessThan0~26 (
// Equation(s):
// \alu|LessThan0~26_combout  = ( \muxAluB|out[21]~20_combout  & ( (!\con_unit|alua|out~0_combout  & ((!\mem_reg|Mux10~4_combout ))) # (\con_unit|alua|out~0_combout  & (!\p|pc [21])) ) ) # ( !\muxAluB|out[21]~20_combout  & ( (!\con_unit|alua|out~0_combout  & 
// ((\mem_reg|Mux10~4_combout ))) # (\con_unit|alua|out~0_combout  & (\p|pc [21])) ) )

	.dataa(!\con_unit|alua|out~0_combout ),
	.datab(gnd),
	.datac(!\p|pc [21]),
	.datad(!\mem_reg|Mux10~4_combout ),
	.datae(gnd),
	.dataf(!\muxAluB|out[21]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|LessThan0~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|LessThan0~26 .extended_lut = "off";
defparam \alu|LessThan0~26 .lut_mask = 64'h05AF05AFFA50FA50;
defparam \alu|LessThan0~26 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y8_N0
cyclonev_lcell_comb \alu|LessThan0~28 (
// Equation(s):
// \alu|LessThan0~28_combout  = ( \muxAluB|out[19]~22_combout  & ( (!\con_unit|alua|out~0_combout  & ((!\mem_reg|Mux12~4_combout ))) # (\con_unit|alua|out~0_combout  & (!\p|pc [19])) ) ) # ( !\muxAluB|out[19]~22_combout  & ( (!\con_unit|alua|out~0_combout  & 
// ((\mem_reg|Mux12~4_combout ))) # (\con_unit|alua|out~0_combout  & (\p|pc [19])) ) )

	.dataa(!\con_unit|alua|out~0_combout ),
	.datab(!\p|pc [19]),
	.datac(!\mem_reg|Mux12~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\muxAluB|out[19]~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|LessThan0~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|LessThan0~28 .extended_lut = "off";
defparam \alu|LessThan0~28 .lut_mask = 64'h1B1B1B1BE4E4E4E4;
defparam \alu|LessThan0~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y9_N33
cyclonev_lcell_comb \alu|LessThan0~27 (
// Equation(s):
// \alu|LessThan0~27_combout  = ( \mem_reg|Mux11~4_combout  & ( !\muxAluB|out[20]~21_combout  $ (((!\p|pc [20] & \con_unit|alua|out~0_combout ))) ) ) # ( !\mem_reg|Mux11~4_combout  & ( !\muxAluB|out[20]~21_combout  $ (((!\p|pc [20]) # 
// (!\con_unit|alua|out~0_combout ))) ) )

	.dataa(!\p|pc [20]),
	.datab(gnd),
	.datac(!\con_unit|alua|out~0_combout ),
	.datad(!\muxAluB|out[20]~21_combout ),
	.datae(gnd),
	.dataf(!\mem_reg|Mux11~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|LessThan0~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|LessThan0~27 .extended_lut = "off";
defparam \alu|LessThan0~27 .lut_mask = 64'h05FA05FAF50AF50A;
defparam \alu|LessThan0~27 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y8_N30
cyclonev_lcell_comb \alu|LessThan0~29 (
// Equation(s):
// \alu|LessThan0~29_combout  = ( !\alu|LessThan0~28_combout  & ( !\alu|LessThan0~27_combout  & ( (!\alu|LessThan0~22_combout  & (!\alu|LessThan0~26_combout  & (!\muxAluA|out[18]~11_combout  $ (\muxAluB|out[18]~11_combout )))) ) ) )

	.dataa(!\muxAluA|out[18]~11_combout ),
	.datab(!\alu|LessThan0~22_combout ),
	.datac(!\alu|LessThan0~26_combout ),
	.datad(!\muxAluB|out[18]~11_combout ),
	.datae(!\alu|LessThan0~28_combout ),
	.dataf(!\alu|LessThan0~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|LessThan0~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|LessThan0~29 .extended_lut = "off";
defparam \alu|LessThan0~29 .lut_mask = 64'h8040000000000000;
defparam \alu|LessThan0~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y8_N48
cyclonev_lcell_comb \alu|LessThan0~32 (
// Equation(s):
// \alu|LessThan0~32_combout  = ( \muxAluB|out[17]~12_combout  & ( (!\con_unit|alua|out~0_combout  & ((!\mem_reg|Mux14~4_combout ))) # (\con_unit|alua|out~0_combout  & (!\p|pc [17])) ) )

	.dataa(!\p|pc [17]),
	.datab(gnd),
	.datac(!\mem_reg|Mux14~4_combout ),
	.datad(!\con_unit|alua|out~0_combout ),
	.datae(gnd),
	.dataf(!\muxAluB|out[17]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|LessThan0~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|LessThan0~32 .extended_lut = "off";
defparam \alu|LessThan0~32 .lut_mask = 64'h00000000F0AAF0AA;
defparam \alu|LessThan0~32 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y8_N42
cyclonev_lcell_comb \alu|LessThan0~33 (
// Equation(s):
// \alu|LessThan0~33_combout  = ( !\alu|LessThan0~26_combout  & ( !\alu|LessThan0~27_combout  & ( (!\alu|LessThan0~28_combout  & ((!\muxAluA|out[18]~11_combout  & ((\muxAluB|out[18]~11_combout ) # (\alu|LessThan0~32_combout ))) # (\muxAluA|out[18]~11_combout 
//  & (\alu|LessThan0~32_combout  & \muxAluB|out[18]~11_combout )))) ) ) )

	.dataa(!\muxAluA|out[18]~11_combout ),
	.datab(!\alu|LessThan0~32_combout ),
	.datac(!\alu|LessThan0~28_combout ),
	.datad(!\muxAluB|out[18]~11_combout ),
	.datae(!\alu|LessThan0~26_combout ),
	.dataf(!\alu|LessThan0~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|LessThan0~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|LessThan0~33 .extended_lut = "off";
defparam \alu|LessThan0~33 .lut_mask = 64'h20B0000000000000;
defparam \alu|LessThan0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y12_N6
cyclonev_lcell_comb \alu|LessThan0~34 (
// Equation(s):
// \alu|LessThan0~34_combout  = ( \alu|LessThan0~29_combout  & ( !\alu|LessThan0~33_combout  & ( (!\alu|LessThan0~31_combout  & ((!\muxAluB|out[16]~13_combout  & ((!\alu|LessThan0~30_combout ) # (\muxAluA|out[16]~13_combout ))) # (\muxAluB|out[16]~13_combout 
//  & (!\alu|LessThan0~30_combout  & \muxAluA|out[16]~13_combout )))) ) ) ) # ( !\alu|LessThan0~29_combout  & ( !\alu|LessThan0~33_combout  & ( !\alu|LessThan0~31_combout  ) ) )

	.dataa(!\muxAluB|out[16]~13_combout ),
	.datab(!\alu|LessThan0~30_combout ),
	.datac(!\alu|LessThan0~31_combout ),
	.datad(!\muxAluA|out[16]~13_combout ),
	.datae(!\alu|LessThan0~29_combout ),
	.dataf(!\alu|LessThan0~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|LessThan0~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|LessThan0~34 .extended_lut = "off";
defparam \alu|LessThan0~34 .lut_mask = 64'hF0F080E000000000;
defparam \alu|LessThan0~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y12_N27
cyclonev_lcell_comb \alu|LessThan0~40 (
// Equation(s):
// \alu|LessThan0~40_combout  = ( \alu|LessThan0~39_combout  & ( \alu|LessThan0~34_combout  & ( (\alu|LessThan0~25_combout  & ((!\alu|LessThan0~20_combout ) # ((!\alu|LessThan0~6_combout  & \alu|LessThan0~11_combout )))) ) ) ) # ( \alu|LessThan0~39_combout  
// & ( !\alu|LessThan0~34_combout  ) )

	.dataa(!\alu|LessThan0~20_combout ),
	.datab(!\alu|LessThan0~6_combout ),
	.datac(!\alu|LessThan0~11_combout ),
	.datad(!\alu|LessThan0~25_combout ),
	.datae(!\alu|LessThan0~39_combout ),
	.dataf(!\alu|LessThan0~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|LessThan0~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|LessThan0~40 .extended_lut = "off";
defparam \alu|LessThan0~40 .lut_mask = 64'h0000FFFF000000AE;
defparam \alu|LessThan0~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y9_N36
cyclonev_lcell_comb \alu|LessThan0~46 (
// Equation(s):
// \alu|LessThan0~46_combout  = ( \muxAluB|out[27]~25_combout  & ( \muxAluB|out[28]~1_combout  & ( (!\muxAluA|out[28]~1_combout ) # ((!\muxAluA|out[27]~29_combout ) # ((\muxAluB|out[26]~24_combout  & !\muxAluA|out[26]~28_combout ))) ) ) ) # ( 
// !\muxAluB|out[27]~25_combout  & ( \muxAluB|out[28]~1_combout  & ( (!\muxAluA|out[28]~1_combout ) # ((\muxAluB|out[26]~24_combout  & (!\muxAluA|out[27]~29_combout  & !\muxAluA|out[26]~28_combout ))) ) ) ) # ( \muxAluB|out[27]~25_combout  & ( 
// !\muxAluB|out[28]~1_combout  & ( (!\muxAluA|out[28]~1_combout  & ((!\muxAluA|out[27]~29_combout ) # ((\muxAluB|out[26]~24_combout  & !\muxAluA|out[26]~28_combout )))) ) ) ) # ( !\muxAluB|out[27]~25_combout  & ( !\muxAluB|out[28]~1_combout  & ( 
// (\muxAluB|out[26]~24_combout  & (!\muxAluA|out[28]~1_combout  & (!\muxAluA|out[27]~29_combout  & !\muxAluA|out[26]~28_combout ))) ) ) )

	.dataa(!\muxAluB|out[26]~24_combout ),
	.datab(!\muxAluA|out[28]~1_combout ),
	.datac(!\muxAluA|out[27]~29_combout ),
	.datad(!\muxAluA|out[26]~28_combout ),
	.datae(!\muxAluB|out[27]~25_combout ),
	.dataf(!\muxAluB|out[28]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|LessThan0~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|LessThan0~46 .extended_lut = "off";
defparam \alu|LessThan0~46 .lut_mask = 64'h4000C4C0DCCCFDFC;
defparam \alu|LessThan0~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y9_N9
cyclonev_lcell_comb \alu|LessThan0~45 (
// Equation(s):
// \alu|LessThan0~45_combout  = ( \muxAluB|out[22]~19_combout  & ( (!\con_unit|alua|out~0_combout  & (!\mem_reg|Mux9~4_combout )) # (\con_unit|alua|out~0_combout  & ((!\p|pc[22]~DUPLICATE_q ))) ) )

	.dataa(gnd),
	.datab(!\con_unit|alua|out~0_combout ),
	.datac(!\mem_reg|Mux9~4_combout ),
	.datad(!\p|pc[22]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\muxAluB|out[22]~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|LessThan0~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|LessThan0~45 .extended_lut = "off";
defparam \alu|LessThan0~45 .lut_mask = 64'h00000000F3C0F3C0;
defparam \alu|LessThan0~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y9_N12
cyclonev_lcell_comb \alu|LessThan0~41 (
// Equation(s):
// \alu|LessThan0~41_combout  = ( \muxAluB|out[28]~1_combout  & ( (!\con_unit|alua|out~0_combout  & ((!\mem_reg|Mux3~4_combout ))) # (\con_unit|alua|out~0_combout  & (!\p|pc [28])) ) ) # ( !\muxAluB|out[28]~1_combout  & ( (!\con_unit|alua|out~0_combout  & 
// ((\mem_reg|Mux3~4_combout ))) # (\con_unit|alua|out~0_combout  & (\p|pc [28])) ) )

	.dataa(gnd),
	.datab(!\con_unit|alua|out~0_combout ),
	.datac(!\p|pc [28]),
	.datad(!\mem_reg|Mux3~4_combout ),
	.datae(gnd),
	.dataf(!\muxAluB|out[28]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|LessThan0~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|LessThan0~41 .extended_lut = "off";
defparam \alu|LessThan0~41 .lut_mask = 64'h03CF03CFFC30FC30;
defparam \alu|LessThan0~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y9_N21
cyclonev_lcell_comb \alu|LessThan0~43 (
// Equation(s):
// \alu|LessThan0~43_combout  = ( \muxAluB|out[26]~24_combout  & ( (!\con_unit|alua|out~0_combout  & (!\mem_reg|Mux5~4_combout )) # (\con_unit|alua|out~0_combout  & ((!\p|pc [26]))) ) ) # ( !\muxAluB|out[26]~24_combout  & ( (!\con_unit|alua|out~0_combout  & 
// (\mem_reg|Mux5~4_combout )) # (\con_unit|alua|out~0_combout  & ((\p|pc [26]))) ) )

	.dataa(!\con_unit|alua|out~0_combout ),
	.datab(!\mem_reg|Mux5~4_combout ),
	.datac(gnd),
	.datad(!\p|pc [26]),
	.datae(gnd),
	.dataf(!\muxAluB|out[26]~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|LessThan0~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|LessThan0~43 .extended_lut = "off";
defparam \alu|LessThan0~43 .lut_mask = 64'h22772277DD88DD88;
defparam \alu|LessThan0~43 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y9_N21
cyclonev_lcell_comb \alu|LessThan0~42 (
// Equation(s):
// \alu|LessThan0~42_combout  = ( \muxAluB|out[27]~25_combout  & ( (!\con_unit|alua|out~0_combout  & (!\mem_reg|Mux4~4_combout )) # (\con_unit|alua|out~0_combout  & ((!\p|pc[27]~DUPLICATE_q ))) ) ) # ( !\muxAluB|out[27]~25_combout  & ( 
// (!\con_unit|alua|out~0_combout  & (\mem_reg|Mux4~4_combout )) # (\con_unit|alua|out~0_combout  & ((\p|pc[27]~DUPLICATE_q ))) ) )

	.dataa(!\mem_reg|Mux4~4_combout ),
	.datab(gnd),
	.datac(!\con_unit|alua|out~0_combout ),
	.datad(!\p|pc[27]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\muxAluB|out[27]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|LessThan0~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|LessThan0~42 .extended_lut = "off";
defparam \alu|LessThan0~42 .lut_mask = 64'h505F505FAFA0AFA0;
defparam \alu|LessThan0~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y9_N27
cyclonev_lcell_comb \alu|LessThan0~44 (
// Equation(s):
// \alu|LessThan0~44_combout  = ( !\alu|LessThan0~42_combout  & ( !\alu|LessThan0~37_combout  & ( (!\alu|LessThan0~36_combout  & (!\alu|LessThan0~41_combout  & !\alu|LessThan0~43_combout )) ) ) )

	.dataa(gnd),
	.datab(!\alu|LessThan0~36_combout ),
	.datac(!\alu|LessThan0~41_combout ),
	.datad(!\alu|LessThan0~43_combout ),
	.datae(!\alu|LessThan0~42_combout ),
	.dataf(!\alu|LessThan0~37_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|LessThan0~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|LessThan0~44 .extended_lut = "off";
defparam \alu|LessThan0~44 .lut_mask = 64'hC000000000000000;
defparam \alu|LessThan0~44 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y9_N36
cyclonev_lcell_comb \alu|LessThan0~47 (
// Equation(s):
// \alu|LessThan0~47_combout  = ( \mem_reg|Mux38~10_combout  & ( (!\con_unit|alubsrc|out~combout  & ((!\con_unit|alua|out~0_combout  & ((!\mem_reg|Mux6~4_combout ))) # (\con_unit|alua|out~0_combout  & (!\p|pc [25])))) ) )

	.dataa(!\con_unit|alua|out~0_combout ),
	.datab(!\p|pc [25]),
	.datac(!\con_unit|alubsrc|out~combout ),
	.datad(!\mem_reg|Mux6~4_combout ),
	.datae(gnd),
	.dataf(!\mem_reg|Mux38~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|LessThan0~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|LessThan0~47 .extended_lut = "off";
defparam \alu|LessThan0~47 .lut_mask = 64'h00000000E040E040;
defparam \alu|LessThan0~47 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y9_N45
cyclonev_lcell_comb \alu|LessThan0~48 (
// Equation(s):
// \alu|LessThan0~48_combout  = ( \con_unit|alua|out~0_combout  & ( \muxAluB|out[24]~23_combout  & ( !\p|pc [24] ) ) ) # ( !\con_unit|alua|out~0_combout  & ( \muxAluB|out[24]~23_combout  & ( !\mem_reg|Mux7~4_combout  ) ) )

	.dataa(gnd),
	.datab(!\p|pc [24]),
	.datac(!\mem_reg|Mux7~4_combout ),
	.datad(gnd),
	.datae(!\con_unit|alua|out~0_combout ),
	.dataf(!\muxAluB|out[24]~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|LessThan0~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|LessThan0~48 .extended_lut = "off";
defparam \alu|LessThan0~48 .lut_mask = 64'h00000000F0F0CCCC;
defparam \alu|LessThan0~48 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y9_N48
cyclonev_lcell_comb \alu|LessThan0~49 (
// Equation(s):
// \alu|LessThan0~49_combout  = ( !\alu|LessThan0~42_combout  & ( \alu|LessThan0~48_combout  & ( (!\alu|LessThan0~43_combout  & (!\alu|LessThan0~41_combout  & ((!\alu|LessThan0~36_combout ) # (\alu|LessThan0~47_combout )))) ) ) ) # ( 
// !\alu|LessThan0~42_combout  & ( !\alu|LessThan0~48_combout  & ( (\alu|LessThan0~47_combout  & (!\alu|LessThan0~43_combout  & !\alu|LessThan0~41_combout )) ) ) )

	.dataa(!\alu|LessThan0~47_combout ),
	.datab(!\alu|LessThan0~36_combout ),
	.datac(!\alu|LessThan0~43_combout ),
	.datad(!\alu|LessThan0~41_combout ),
	.datae(!\alu|LessThan0~42_combout ),
	.dataf(!\alu|LessThan0~48_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|LessThan0~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|LessThan0~49 .extended_lut = "off";
defparam \alu|LessThan0~49 .lut_mask = 64'h50000000D0000000;
defparam \alu|LessThan0~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y9_N42
cyclonev_lcell_comb \alu|LessThan0~50 (
// Equation(s):
// \alu|LessThan0~50_combout  = ( \alu|LessThan0~44_combout  & ( !\alu|LessThan0~49_combout  & ( (!\alu|LessThan0~46_combout  & ((!\muxAluA|out[23]~18_combout  & (!\muxAluB|out[23]~18_combout  & !\alu|LessThan0~45_combout )) # (\muxAluA|out[23]~18_combout  & 
// ((!\muxAluB|out[23]~18_combout ) # (!\alu|LessThan0~45_combout ))))) ) ) ) # ( !\alu|LessThan0~44_combout  & ( !\alu|LessThan0~49_combout  & ( !\alu|LessThan0~46_combout  ) ) )

	.dataa(!\alu|LessThan0~46_combout ),
	.datab(!\muxAluA|out[23]~18_combout ),
	.datac(!\muxAluB|out[23]~18_combout ),
	.datad(!\alu|LessThan0~45_combout ),
	.datae(!\alu|LessThan0~44_combout ),
	.dataf(!\alu|LessThan0~49_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|LessThan0~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|LessThan0~50 .extended_lut = "off";
defparam \alu|LessThan0~50 .lut_mask = 64'hAAAAA22000000000;
defparam \alu|LessThan0~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y13_N30
cyclonev_lcell_comb \con_unit|aluop|Mux|Mux0~0 (
// Equation(s):
// \con_unit|aluop|Mux|Mux0~0_combout  = ( \con_unit|aluop|sel[1]~0_combout  & ( \ins_mem|memory~2_combout  & ( \con_unit|aluop|sel[0]~2_combout  ) ) ) # ( !\con_unit|aluop|sel[1]~0_combout  & ( \ins_mem|memory~2_combout  & ( \con_unit|aluop|sel[0]~2_combout 
//  ) ) ) # ( !\con_unit|aluop|sel[1]~0_combout  & ( !\ins_mem|memory~2_combout  & ( \con_unit|aluop|sel[0]~2_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\con_unit|aluop|sel[0]~2_combout ),
	.datad(gnd),
	.datae(!\con_unit|aluop|sel[1]~0_combout ),
	.dataf(!\ins_mem|memory~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\con_unit|aluop|Mux|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \con_unit|aluop|Mux|Mux0~0 .extended_lut = "off";
defparam \con_unit|aluop|Mux|Mux0~0 .lut_mask = 64'h0F0F00000F0F0F0F;
defparam \con_unit|aluop|Mux|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y13_N54
cyclonev_lcell_comb \con_unit|aluop|Mux|Mux2~0 (
// Equation(s):
// \con_unit|aluop|Mux|Mux2~0_combout  = ( \con_unit|aluop|sel[1]~0_combout  & ( ((\ins_mem|instruction[2]~4_combout  & \con_unit|aluop|sel[0]~2_combout )) # (\ins_mem|instruction[13]~0_combout ) ) ) # ( !\con_unit|aluop|sel[1]~0_combout  & ( 
// (\ins_mem|instruction[2]~4_combout  & \con_unit|aluop|sel[0]~2_combout ) ) )

	.dataa(gnd),
	.datab(!\ins_mem|instruction[2]~4_combout ),
	.datac(!\con_unit|aluop|sel[0]~2_combout ),
	.datad(!\ins_mem|instruction[13]~0_combout ),
	.datae(gnd),
	.dataf(!\con_unit|aluop|sel[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\con_unit|aluop|Mux|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \con_unit|aluop|Mux|Mux2~0 .extended_lut = "off";
defparam \con_unit|aluop|Mux|Mux2~0 .lut_mask = 64'h0303030303FF03FF;
defparam \con_unit|aluop|Mux|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y11_N30
cyclonev_lcell_comb \alu|Add0~130 (
// Equation(s):
// \alu|Add0~130_cout  = CARRY(( (\con_unit|aluop|sel[0]~2_combout  & (!\con_unit|aluop|sel[1]~0_combout  & (\ins_mem|memory~30_combout  & !\ins_mem|LessThan0~2_combout ))) ) + ( VCC ) + ( !VCC ))

	.dataa(!\con_unit|aluop|sel[0]~2_combout ),
	.datab(!\con_unit|aluop|sel[1]~0_combout ),
	.datac(!\ins_mem|memory~30_combout ),
	.datad(!\ins_mem|LessThan0~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\alu|Add0~130_cout ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~130 .extended_lut = "off";
defparam \alu|Add0~130 .lut_mask = 64'h0000000000000400;
defparam \alu|Add0~130 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y11_N33
cyclonev_lcell_comb \alu|Add0~121 (
// Equation(s):
// \alu|Add0~121_sumout  = SUM(( !\muxAluB|out[0]~27_combout  $ (((!\con_unit|aluop|sel[0]~2_combout ) # ((!\ins_mem|instruction[0]~3_combout ) # (\con_unit|aluop|sel[1]~0_combout )))) ) + ( \muxAluA|out[0]~31_combout  ) + ( \alu|Add0~130_cout  ))
// \alu|Add0~122  = CARRY(( !\muxAluB|out[0]~27_combout  $ (((!\con_unit|aluop|sel[0]~2_combout ) # ((!\ins_mem|instruction[0]~3_combout ) # (\con_unit|aluop|sel[1]~0_combout )))) ) + ( \muxAluA|out[0]~31_combout  ) + ( \alu|Add0~130_cout  ))

	.dataa(!\con_unit|aluop|sel[0]~2_combout ),
	.datab(!\con_unit|aluop|sel[1]~0_combout ),
	.datac(!\ins_mem|instruction[0]~3_combout ),
	.datad(!\muxAluB|out[0]~27_combout ),
	.datae(gnd),
	.dataf(!\muxAluA|out[0]~31_combout ),
	.datag(gnd),
	.cin(\alu|Add0~130_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~121_sumout ),
	.cout(\alu|Add0~122 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~121 .extended_lut = "off";
defparam \alu|Add0~121 .lut_mask = 64'h0000FF00000004FB;
defparam \alu|Add0~121 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y12_N45
cyclonev_lcell_comb \mem_reg|Mux31~2 (
// Equation(s):
// \mem_reg|Mux31~2_combout  = ( \ins_mem|memory~32_combout  & ( \ins_mem|memory~39_combout  & ( \mem_reg|registers[11][0]~DUPLICATE_q  ) ) ) # ( !\ins_mem|memory~32_combout  & ( \ins_mem|memory~39_combout  & ( \mem_reg|registers[9][0]~q  ) ) ) # ( 
// \ins_mem|memory~32_combout  & ( !\ins_mem|memory~39_combout  & ( \mem_reg|registers[10][0]~DUPLICATE_q  ) ) ) # ( !\ins_mem|memory~32_combout  & ( !\ins_mem|memory~39_combout  & ( \mem_reg|registers[8][0]~q  ) ) )

	.dataa(!\mem_reg|registers[10][0]~DUPLICATE_q ),
	.datab(!\mem_reg|registers[8][0]~q ),
	.datac(!\mem_reg|registers[11][0]~DUPLICATE_q ),
	.datad(!\mem_reg|registers[9][0]~q ),
	.datae(!\ins_mem|memory~32_combout ),
	.dataf(!\ins_mem|memory~39_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux31~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux31~2 .extended_lut = "off";
defparam \mem_reg|Mux31~2 .lut_mask = 64'h3333555500FF0F0F;
defparam \mem_reg|Mux31~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y13_N4
dffeas \mem_reg|registers[2][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux31~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[2][0] .is_wysiwyg = "true";
defparam \mem_reg|registers[2][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y12_N6
cyclonev_lcell_comb \mem_reg|Mux31~0 (
// Equation(s):
// \mem_reg|Mux31~0_combout  = ( \ins_mem|memory~4_combout  & ( \ins_mem|memory~32_combout  & ( (!\ins_mem|memory~5_combout  & (\mem_reg|registers[2][0]~q )) # (\ins_mem|memory~5_combout  & ((\mem_reg|registers[3][0]~q ))) ) ) ) # ( 
// !\ins_mem|memory~4_combout  & ( \ins_mem|memory~32_combout  & ( \mem_reg|registers[2][0]~q  ) ) ) # ( \ins_mem|memory~4_combout  & ( !\ins_mem|memory~32_combout  & ( (\ins_mem|memory~5_combout  & \mem_reg|registers[1][0]~q ) ) ) )

	.dataa(!\mem_reg|registers[2][0]~q ),
	.datab(!\ins_mem|memory~5_combout ),
	.datac(!\mem_reg|registers[3][0]~q ),
	.datad(!\mem_reg|registers[1][0]~q ),
	.datae(!\ins_mem|memory~4_combout ),
	.dataf(!\ins_mem|memory~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux31~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux31~0 .extended_lut = "off";
defparam \mem_reg|Mux31~0 .lut_mask = 64'h0000003355554747;
defparam \mem_reg|Mux31~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y12_N25
dffeas \mem_reg|registers[4][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux31~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[4][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[4][0] .is_wysiwyg = "true";
defparam \mem_reg|registers[4][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y12_N3
cyclonev_lcell_comb \mem_reg|Mux31~1 (
// Equation(s):
// \mem_reg|Mux31~1_combout  = ( \mem_reg|registers[5][0]~q  & ( \ins_mem|memory~39_combout  & ( (!\ins_mem|memory~32_combout ) # (\mem_reg|registers[7][0]~q ) ) ) ) # ( !\mem_reg|registers[5][0]~q  & ( \ins_mem|memory~39_combout  & ( 
// (\mem_reg|registers[7][0]~q  & \ins_mem|memory~32_combout ) ) ) ) # ( \mem_reg|registers[5][0]~q  & ( !\ins_mem|memory~39_combout  & ( (!\ins_mem|memory~32_combout  & (\mem_reg|registers[4][0]~q )) # (\ins_mem|memory~32_combout  & 
// ((\mem_reg|registers[6][0]~q ))) ) ) ) # ( !\mem_reg|registers[5][0]~q  & ( !\ins_mem|memory~39_combout  & ( (!\ins_mem|memory~32_combout  & (\mem_reg|registers[4][0]~q )) # (\ins_mem|memory~32_combout  & ((\mem_reg|registers[6][0]~q ))) ) ) )

	.dataa(!\mem_reg|registers[7][0]~q ),
	.datab(!\mem_reg|registers[4][0]~q ),
	.datac(!\mem_reg|registers[6][0]~q ),
	.datad(!\ins_mem|memory~32_combout ),
	.datae(!\mem_reg|registers[5][0]~q ),
	.dataf(!\ins_mem|memory~39_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux31~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux31~1 .extended_lut = "off";
defparam \mem_reg|Mux31~1 .lut_mask = 64'h330F330F0055FF55;
defparam \mem_reg|Mux31~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y10_N21
cyclonev_lcell_comb \mem_reg|Mux31~3 (
// Equation(s):
// \mem_reg|Mux31~3_combout  = ( \mem_reg|registers[14][0]~q  & ( \ins_mem|memory~39_combout  & ( (!\ins_mem|memory~32_combout  & ((\mem_reg|registers[13][0]~q ))) # (\ins_mem|memory~32_combout  & (\mem_reg|registers[15][0]~DUPLICATE_q )) ) ) ) # ( 
// !\mem_reg|registers[14][0]~q  & ( \ins_mem|memory~39_combout  & ( (!\ins_mem|memory~32_combout  & ((\mem_reg|registers[13][0]~q ))) # (\ins_mem|memory~32_combout  & (\mem_reg|registers[15][0]~DUPLICATE_q )) ) ) ) # ( \mem_reg|registers[14][0]~q  & ( 
// !\ins_mem|memory~39_combout  & ( (\ins_mem|memory~32_combout ) # (\mem_reg|registers[12][0]~q ) ) ) ) # ( !\mem_reg|registers[14][0]~q  & ( !\ins_mem|memory~39_combout  & ( (\mem_reg|registers[12][0]~q  & !\ins_mem|memory~32_combout ) ) ) )

	.dataa(!\mem_reg|registers[15][0]~DUPLICATE_q ),
	.datab(!\mem_reg|registers[12][0]~q ),
	.datac(!\mem_reg|registers[13][0]~q ),
	.datad(!\ins_mem|memory~32_combout ),
	.datae(!\mem_reg|registers[14][0]~q ),
	.dataf(!\ins_mem|memory~39_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux31~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux31~3 .extended_lut = "off";
defparam \mem_reg|Mux31~3 .lut_mask = 64'h330033FF0F550F55;
defparam \mem_reg|Mux31~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y12_N15
cyclonev_lcell_comb \mem_reg|Mux31~4 (
// Equation(s):
// \mem_reg|Mux31~4_combout  = ( \mem_reg|Mux31~1_combout  & ( \mem_reg|Mux31~3_combout  & ( ((!\ins_mem|memory~36_combout  & ((\mem_reg|Mux31~0_combout ))) # (\ins_mem|memory~36_combout  & (\mem_reg|Mux31~2_combout ))) # (\ins_mem|memory~34_combout ) ) ) ) 
// # ( !\mem_reg|Mux31~1_combout  & ( \mem_reg|Mux31~3_combout  & ( (!\ins_mem|memory~36_combout  & (((\mem_reg|Mux31~0_combout  & !\ins_mem|memory~34_combout )))) # (\ins_mem|memory~36_combout  & (((\ins_mem|memory~34_combout )) # (\mem_reg|Mux31~2_combout 
// ))) ) ) ) # ( \mem_reg|Mux31~1_combout  & ( !\mem_reg|Mux31~3_combout  & ( (!\ins_mem|memory~36_combout  & (((\ins_mem|memory~34_combout ) # (\mem_reg|Mux31~0_combout )))) # (\ins_mem|memory~36_combout  & (\mem_reg|Mux31~2_combout  & 
// ((!\ins_mem|memory~34_combout )))) ) ) ) # ( !\mem_reg|Mux31~1_combout  & ( !\mem_reg|Mux31~3_combout  & ( (!\ins_mem|memory~34_combout  & ((!\ins_mem|memory~36_combout  & ((\mem_reg|Mux31~0_combout ))) # (\ins_mem|memory~36_combout  & 
// (\mem_reg|Mux31~2_combout )))) ) ) )

	.dataa(!\mem_reg|Mux31~2_combout ),
	.datab(!\mem_reg|Mux31~0_combout ),
	.datac(!\ins_mem|memory~36_combout ),
	.datad(!\ins_mem|memory~34_combout ),
	.datae(!\mem_reg|Mux31~1_combout ),
	.dataf(!\mem_reg|Mux31~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux31~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux31~4 .extended_lut = "off";
defparam \mem_reg|Mux31~4 .lut_mask = 64'h350035F0350F35FF;
defparam \mem_reg|Mux31~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y13_N30
cyclonev_lcell_comb \alu|Mux31~3 (
// Equation(s):
// \alu|Mux31~3_combout  = ( \con_unit|aluop|Mux|Mux3~0_combout  & ( \mem_reg|Mux31~4_combout  & ( (!\ins_mem|instruction[0]~3_combout  & (!\p|pc [0] & (\con_unit|alua|out~0_combout  & !\muxAluB|out[0]~27_combout ))) # (\ins_mem|instruction[0]~3_combout  & 
// ((!\muxAluB|out[0]~27_combout ) # ((!\p|pc [0] & \con_unit|alua|out~0_combout )))) ) ) ) # ( !\con_unit|aluop|Mux|Mux3~0_combout  & ( \mem_reg|Mux31~4_combout  & ( (!\p|pc [0] & (\con_unit|alua|out~0_combout  & !\muxAluB|out[0]~27_combout )) ) ) ) # ( 
// \con_unit|aluop|Mux|Mux3~0_combout  & ( !\mem_reg|Mux31~4_combout  & ( (!\ins_mem|instruction[0]~3_combout  & (!\muxAluB|out[0]~27_combout  & ((!\p|pc [0]) # (!\con_unit|alua|out~0_combout )))) # (\ins_mem|instruction[0]~3_combout  & ((!\p|pc [0]) # 
// ((!\con_unit|alua|out~0_combout ) # (!\muxAluB|out[0]~27_combout )))) ) ) ) # ( !\con_unit|aluop|Mux|Mux3~0_combout  & ( !\mem_reg|Mux31~4_combout  & ( (!\muxAluB|out[0]~27_combout  & ((!\p|pc [0]) # (!\con_unit|alua|out~0_combout ))) ) ) )

	.dataa(!\p|pc [0]),
	.datab(!\con_unit|alua|out~0_combout ),
	.datac(!\ins_mem|instruction[0]~3_combout ),
	.datad(!\muxAluB|out[0]~27_combout ),
	.datae(!\con_unit|aluop|Mux|Mux3~0_combout ),
	.dataf(!\mem_reg|Mux31~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Mux31~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Mux31~3 .extended_lut = "off";
defparam \alu|Mux31~3 .lut_mask = 64'hEE00EF0E22002F02;
defparam \alu|Mux31~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y13_N36
cyclonev_lcell_comb \alu|Mux31~5 (
// Equation(s):
// \alu|Mux31~5_combout  = ( !\muxAluA|out[31]~25_combout  & ( \muxAluA|out[30]~24_combout  & ( (!\con_unit|alubsrc|out~combout  & (\mem_reg|Mux32~10_combout  & \alu|Mux31~0_combout )) ) ) ) # ( \muxAluA|out[31]~25_combout  & ( !\muxAluA|out[30]~24_combout  
// & ( (!\con_unit|alubsrc|out~combout  & (\mem_reg|Mux33~10_combout  & (\mem_reg|Mux32~10_combout  & \alu|Mux31~0_combout ))) ) ) ) # ( !\muxAluA|out[31]~25_combout  & ( !\muxAluA|out[30]~24_combout  & ( (!\con_unit|alubsrc|out~combout  & 
// (\alu|Mux31~0_combout  & ((\mem_reg|Mux32~10_combout ) # (\mem_reg|Mux33~10_combout )))) ) ) )

	.dataa(!\con_unit|alubsrc|out~combout ),
	.datab(!\mem_reg|Mux33~10_combout ),
	.datac(!\mem_reg|Mux32~10_combout ),
	.datad(!\alu|Mux31~0_combout ),
	.datae(!\muxAluA|out[31]~25_combout ),
	.dataf(!\muxAluA|out[30]~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Mux31~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Mux31~5 .extended_lut = "off";
defparam \alu|Mux31~5 .lut_mask = 64'h002A0002000A0000;
defparam \alu|Mux31~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y13_N18
cyclonev_lcell_comb \alu|Mux31~4 (
// Equation(s):
// \alu|Mux31~4_combout  = ( !\con_unit|alubsrc|out~combout  & ( \mem_reg|Mux34~10_combout  & ( (!\muxAluA|out[29]~23_combout  & (\alu|Mux31~1_combout  & (!\muxAluA|out[30]~24_combout  $ (\mem_reg|Mux33~10_combout )))) ) ) )

	.dataa(!\muxAluA|out[29]~23_combout ),
	.datab(!\alu|Mux31~1_combout ),
	.datac(!\muxAluA|out[30]~24_combout ),
	.datad(!\mem_reg|Mux33~10_combout ),
	.datae(!\con_unit|alubsrc|out~combout ),
	.dataf(!\mem_reg|Mux34~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Mux31~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Mux31~4 .extended_lut = "off";
defparam \alu|Mux31~4 .lut_mask = 64'h0000000020020000;
defparam \alu|Mux31~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y13_N48
cyclonev_lcell_comb \alu|Mux31~6 (
// Equation(s):
// \alu|Mux31~6_combout  = ( !\alu|Mux31~5_combout  & ( !\alu|Mux31~4_combout  & ( ((!\con_unit|aluop|Mux|Mux0~0_combout  & (!\alu|Add0~121_sumout )) # (\con_unit|aluop|Mux|Mux0~0_combout  & ((\alu|Mux31~3_combout )))) # (\con_unit|aluop|Mux|Mux2~0_combout ) 
// ) ) )

	.dataa(!\con_unit|aluop|Mux|Mux0~0_combout ),
	.datab(!\con_unit|aluop|Mux|Mux2~0_combout ),
	.datac(!\alu|Add0~121_sumout ),
	.datad(!\alu|Mux31~3_combout ),
	.datae(!\alu|Mux31~5_combout ),
	.dataf(!\alu|Mux31~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Mux31~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Mux31~6 .extended_lut = "off";
defparam \alu|Mux31~6 .lut_mask = 64'hB3F7000000000000;
defparam \alu|Mux31~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y12_N0
cyclonev_lcell_comb \alu|Mux31~7 (
// Equation(s):
// \alu|Mux31~7_combout  = ( \alu|Mux31~6_combout  & ( (\alu|Mux31~2_combout  & ((!\alu|LessThan0~50_combout ) # (\alu|LessThan0~40_combout ))) ) ) # ( !\alu|Mux31~6_combout  )

	.dataa(gnd),
	.datab(!\alu|Mux31~2_combout ),
	.datac(!\alu|LessThan0~40_combout ),
	.datad(!\alu|LessThan0~50_combout ),
	.datae(gnd),
	.dataf(!\alu|Mux31~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Mux31~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Mux31~7 .extended_lut = "off";
defparam \alu|Mux31~7 .lut_mask = 64'hFFFFFFFF33033303;
defparam \alu|Mux31~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y12_N2
dffeas \p|pc[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\alu|Mux31~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Branch_U|Mux_32x1_Select|Mux0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p|pc [0]),
	.prn(vcc));
// synopsys translate_off
defparam \p|pc[0] .is_wysiwyg = "true";
defparam \p|pc[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y12_N30
cyclonev_lcell_comb \muxAluA|out[0]~31 (
// Equation(s):
// \muxAluA|out[0]~31_combout  = ( \mem_reg|Mux31~4_combout  & ( (!\con_unit|alua|out~0_combout ) # (\p|pc [0]) ) ) # ( !\mem_reg|Mux31~4_combout  & ( (\p|pc [0] & \con_unit|alua|out~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\p|pc [0]),
	.datad(!\con_unit|alua|out~0_combout ),
	.datae(gnd),
	.dataf(!\mem_reg|Mux31~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxAluA|out[0]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxAluA|out[0]~31 .extended_lut = "off";
defparam \muxAluA|out[0]~31 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \muxAluA|out[0]~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y13_N12
cyclonev_lcell_comb \alu|Mux30~0 (
// Equation(s):
// \alu|Mux30~0_combout  = ( \alu|Mux23~0_combout  & ( \alu|Add0~125_sumout  & ( ((\muxAluA|out[1]~30_combout  & \muxAluB|out[1]~26_combout )) # (\alu|Mux23~1_combout ) ) ) ) # ( !\alu|Mux23~0_combout  & ( \alu|Add0~125_sumout  & ( (\alu|Mux23~1_combout  & 
// ((\muxAluB|out[1]~26_combout ) # (\muxAluA|out[1]~30_combout ))) ) ) ) # ( \alu|Mux23~0_combout  & ( !\alu|Add0~125_sumout  & ( (!\alu|Mux23~1_combout  & (\muxAluA|out[1]~30_combout  & \muxAluB|out[1]~26_combout )) ) ) ) # ( !\alu|Mux23~0_combout  & ( 
// !\alu|Add0~125_sumout  & ( (\alu|Mux23~1_combout  & ((\muxAluB|out[1]~26_combout ) # (\muxAluA|out[1]~30_combout ))) ) ) )

	.dataa(!\alu|Mux23~1_combout ),
	.datab(!\muxAluA|out[1]~30_combout ),
	.datac(!\muxAluB|out[1]~26_combout ),
	.datad(gnd),
	.datae(!\alu|Mux23~0_combout ),
	.dataf(!\alu|Add0~125_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Mux30~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Mux30~0 .extended_lut = "off";
defparam \alu|Mux30~0 .lut_mask = 64'h1515020215155757;
defparam \alu|Mux30~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y13_N17
dffeas \p|pc[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alu|Mux30~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Branch_U|Mux_32x1_Select|Mux0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p|pc [1]),
	.prn(vcc));
// synopsys translate_off
defparam \p|pc[1] .is_wysiwyg = "true";
defparam \p|pc[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y13_N6
cyclonev_lcell_comb \muxWrite|Mux30~0 (
// Equation(s):
// \muxWrite|Mux30~0_combout  = ( \muxWrite|Mux28~1_combout  & ( \alu|Mux30~0_combout  & ( (!\con_unit|rudata|out [0] & ((\p|pc [1]))) # (\con_unit|rudata|out [0] & (\DataMem|ram_0|altsyncram_component|auto_generated|q_a [1])) ) ) ) # ( 
// !\muxWrite|Mux28~1_combout  & ( \alu|Mux30~0_combout  ) ) # ( \muxWrite|Mux28~1_combout  & ( !\alu|Mux30~0_combout  & ( (!\con_unit|rudata|out [0] & ((\p|pc [1]))) # (\con_unit|rudata|out [0] & (\DataMem|ram_0|altsyncram_component|auto_generated|q_a [1])) 
// ) ) )

	.dataa(gnd),
	.datab(!\con_unit|rudata|out [0]),
	.datac(!\DataMem|ram_0|altsyncram_component|auto_generated|q_a [1]),
	.datad(!\p|pc [1]),
	.datae(!\muxWrite|Mux28~1_combout ),
	.dataf(!\alu|Mux30~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxWrite|Mux30~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxWrite|Mux30~0 .extended_lut = "off";
defparam \muxWrite|Mux30~0 .lut_mask = 64'h000003CFFFFF03CF;
defparam \muxWrite|Mux30~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y14_N1
dffeas \mem_reg|registers[14][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux30~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[14][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[14][1] .is_wysiwyg = "true";
defparam \mem_reg|registers[14][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y14_N46
dffeas \mem_reg|registers[13][1]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux30~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[13][1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[13][1]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_reg|registers[13][1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y14_N33
cyclonev_lcell_comb \mem_reg|Mux62~5 (
// Equation(s):
// \mem_reg|Mux62~5_combout  = ( \ins_mem|memory~20_combout  & ( \ins_mem|memory~17_combout  & ( \mem_reg|registers[15][1]~q  ) ) ) # ( !\ins_mem|memory~20_combout  & ( \ins_mem|memory~17_combout  & ( \mem_reg|registers[13][1]~DUPLICATE_q  ) ) ) # ( 
// \ins_mem|memory~20_combout  & ( !\ins_mem|memory~17_combout  & ( \mem_reg|registers[14][1]~q  ) ) ) # ( !\ins_mem|memory~20_combout  & ( !\ins_mem|memory~17_combout  & ( \mem_reg|registers[12][1]~DUPLICATE_q  ) ) )

	.dataa(!\mem_reg|registers[14][1]~q ),
	.datab(!\mem_reg|registers[13][1]~DUPLICATE_q ),
	.datac(!\mem_reg|registers[12][1]~DUPLICATE_q ),
	.datad(!\mem_reg|registers[15][1]~q ),
	.datae(!\ins_mem|memory~20_combout ),
	.dataf(!\ins_mem|memory~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux62~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux62~5 .extended_lut = "off";
defparam \mem_reg|Mux62~5 .lut_mask = 64'h0F0F5555333300FF;
defparam \mem_reg|Mux62~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y14_N14
dffeas \mem_reg|registers[7][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux30~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[7][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[7][1] .is_wysiwyg = "true";
defparam \mem_reg|registers[7][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y14_N15
cyclonev_lcell_comb \mem_reg|Mux62~7 (
// Equation(s):
// \mem_reg|Mux62~7_combout  = ( \ins_mem|memory~20_combout  & ( \ins_mem|memory~17_combout  & ( \mem_reg|registers[7][1]~q  ) ) ) # ( !\ins_mem|memory~20_combout  & ( \ins_mem|memory~17_combout  & ( \mem_reg|registers[5][1]~q  ) ) ) # ( 
// \ins_mem|memory~20_combout  & ( !\ins_mem|memory~17_combout  & ( \mem_reg|registers[6][1]~q  ) ) ) # ( !\ins_mem|memory~20_combout  & ( !\ins_mem|memory~17_combout  & ( \mem_reg|registers[4][1]~q  ) ) )

	.dataa(!\mem_reg|registers[5][1]~q ),
	.datab(!\mem_reg|registers[4][1]~q ),
	.datac(!\mem_reg|registers[7][1]~q ),
	.datad(!\mem_reg|registers[6][1]~q ),
	.datae(!\ins_mem|memory~20_combout ),
	.dataf(!\ins_mem|memory~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux62~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux62~7 .extended_lut = "off";
defparam \mem_reg|Mux62~7 .lut_mask = 64'h333300FF55550F0F;
defparam \mem_reg|Mux62~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y14_N2
dffeas \mem_reg|registers[10][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux30~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[10][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[10][1] .is_wysiwyg = "true";
defparam \mem_reg|registers[10][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y14_N44
dffeas \mem_reg|registers[11][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux30~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[11][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[11][1] .is_wysiwyg = "true";
defparam \mem_reg|registers[11][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y12_N50
dffeas \mem_reg|registers[8][1]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux30~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[8][1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[8][1]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_reg|registers[8][1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y14_N45
cyclonev_lcell_comb \mem_reg|Mux62~6 (
// Equation(s):
// \mem_reg|Mux62~6_combout  = ( \ins_mem|memory~20_combout  & ( \ins_mem|memory~17_combout  & ( \mem_reg|registers[11][1]~q  ) ) ) # ( !\ins_mem|memory~20_combout  & ( \ins_mem|memory~17_combout  & ( \mem_reg|registers[9][1]~q  ) ) ) # ( 
// \ins_mem|memory~20_combout  & ( !\ins_mem|memory~17_combout  & ( \mem_reg|registers[10][1]~q  ) ) ) # ( !\ins_mem|memory~20_combout  & ( !\ins_mem|memory~17_combout  & ( \mem_reg|registers[8][1]~DUPLICATE_q  ) ) )

	.dataa(!\mem_reg|registers[10][1]~q ),
	.datab(!\mem_reg|registers[11][1]~q ),
	.datac(!\mem_reg|registers[8][1]~DUPLICATE_q ),
	.datad(!\mem_reg|registers[9][1]~q ),
	.datae(!\ins_mem|memory~20_combout ),
	.dataf(!\ins_mem|memory~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux62~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux62~6 .extended_lut = "off";
defparam \mem_reg|Mux62~6 .lut_mask = 64'h0F0F555500FF3333;
defparam \mem_reg|Mux62~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y14_N6
cyclonev_lcell_comb \mem_reg|Mux62~8 (
// Equation(s):
// \mem_reg|Mux62~8_combout  = ( \ins_mem|memory~20_combout  & ( \ins_mem|memory~17_combout  & ( \mem_reg|registers[3][1]~q  ) ) ) # ( !\ins_mem|memory~20_combout  & ( \ins_mem|memory~17_combout  & ( \mem_reg|registers[1][1]~q  ) ) ) # ( 
// \ins_mem|memory~20_combout  & ( !\ins_mem|memory~17_combout  & ( \mem_reg|registers[2][1]~q  ) ) )

	.dataa(gnd),
	.datab(!\mem_reg|registers[3][1]~q ),
	.datac(!\mem_reg|registers[1][1]~q ),
	.datad(!\mem_reg|registers[2][1]~q ),
	.datae(!\ins_mem|memory~20_combout ),
	.dataf(!\ins_mem|memory~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux62~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux62~8 .extended_lut = "off";
defparam \mem_reg|Mux62~8 .lut_mask = 64'h000000FF0F0F3333;
defparam \mem_reg|Mux62~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y14_N36
cyclonev_lcell_comb \mem_reg|Mux62~9 (
// Equation(s):
// \mem_reg|Mux62~9_combout  = ( \mem_reg|Mux62~6_combout  & ( \mem_reg|Mux62~8_combout  & ( (!\ins_mem|memory~23_combout ) # ((!\ins_mem|memory~26_combout  & ((\mem_reg|Mux62~7_combout ))) # (\ins_mem|memory~26_combout  & (\mem_reg|Mux62~5_combout ))) ) ) ) 
// # ( !\mem_reg|Mux62~6_combout  & ( \mem_reg|Mux62~8_combout  & ( (!\ins_mem|memory~26_combout  & ((!\ins_mem|memory~23_combout ) # ((\mem_reg|Mux62~7_combout )))) # (\ins_mem|memory~26_combout  & (\ins_mem|memory~23_combout  & (\mem_reg|Mux62~5_combout 
// ))) ) ) ) # ( \mem_reg|Mux62~6_combout  & ( !\mem_reg|Mux62~8_combout  & ( (!\ins_mem|memory~26_combout  & (\ins_mem|memory~23_combout  & ((\mem_reg|Mux62~7_combout )))) # (\ins_mem|memory~26_combout  & ((!\ins_mem|memory~23_combout ) # 
// ((\mem_reg|Mux62~5_combout )))) ) ) ) # ( !\mem_reg|Mux62~6_combout  & ( !\mem_reg|Mux62~8_combout  & ( (\ins_mem|memory~23_combout  & ((!\ins_mem|memory~26_combout  & ((\mem_reg|Mux62~7_combout ))) # (\ins_mem|memory~26_combout  & 
// (\mem_reg|Mux62~5_combout )))) ) ) )

	.dataa(!\ins_mem|memory~26_combout ),
	.datab(!\ins_mem|memory~23_combout ),
	.datac(!\mem_reg|Mux62~5_combout ),
	.datad(!\mem_reg|Mux62~7_combout ),
	.datae(!\mem_reg|Mux62~6_combout ),
	.dataf(!\mem_reg|Mux62~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux62~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux62~9 .extended_lut = "off";
defparam \mem_reg|Mux62~9 .lut_mask = 64'h0123456789ABCDEF;
defparam \mem_reg|Mux62~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y14_N27
cyclonev_lcell_comb \mem_reg|Mux62~10 (
// Equation(s):
// \mem_reg|Mux62~10_combout  = ( \mem_reg|Mux62~4_combout  & ( (\mem_reg|Mux62~9_combout ) # (\ins_mem|memory~7_combout ) ) ) # ( !\mem_reg|Mux62~4_combout  & ( (!\ins_mem|memory~7_combout  & \mem_reg|Mux62~9_combout ) ) )

	.dataa(!\ins_mem|memory~7_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\mem_reg|Mux62~9_combout ),
	.datae(gnd),
	.dataf(!\mem_reg|Mux62~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux62~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux62~10 .extended_lut = "off";
defparam \mem_reg|Mux62~10 .lut_mask = 64'h00AA00AA55FF55FF;
defparam \mem_reg|Mux62~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y14_N21
cyclonev_lcell_comb \muxWrite|Mux31~0 (
// Equation(s):
// \muxWrite|Mux31~0_combout  = ( \p|pc [0] & ( \con_unit|rudata|out [0] & ( \DataMem|ram_0|altsyncram_component|auto_generated|q_a [0] ) ) ) # ( !\p|pc [0] & ( \con_unit|rudata|out [0] & ( \DataMem|ram_0|altsyncram_component|auto_generated|q_a [0] ) ) ) # ( 
// \p|pc [0] & ( !\con_unit|rudata|out [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\DataMem|ram_0|altsyncram_component|auto_generated|q_a [0]),
	.datad(gnd),
	.datae(!\p|pc [0]),
	.dataf(!\con_unit|rudata|out [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxWrite|Mux31~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxWrite|Mux31~0 .extended_lut = "off";
defparam \muxWrite|Mux31~0 .lut_mask = 64'h0000FFFF0F0F0F0F;
defparam \muxWrite|Mux31~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y12_N57
cyclonev_lcell_comb \muxWrite|Mux31~1 (
// Equation(s):
// \muxWrite|Mux31~1_combout  = ( \alu|LessThan0~40_combout  & ( \alu|Mux31~2_combout  & ( (!\muxWrite|Mux28~1_combout ) # (\muxWrite|Mux31~0_combout ) ) ) ) # ( !\alu|LessThan0~40_combout  & ( \alu|Mux31~2_combout  & ( (!\muxWrite|Mux28~1_combout  & 
// (((!\alu|LessThan0~50_combout ) # (!\alu|Mux31~6_combout )))) # (\muxWrite|Mux28~1_combout  & (\muxWrite|Mux31~0_combout )) ) ) ) # ( \alu|LessThan0~40_combout  & ( !\alu|Mux31~2_combout  & ( (!\muxWrite|Mux28~1_combout  & ((!\alu|Mux31~6_combout ))) # 
// (\muxWrite|Mux28~1_combout  & (\muxWrite|Mux31~0_combout )) ) ) ) # ( !\alu|LessThan0~40_combout  & ( !\alu|Mux31~2_combout  & ( (!\muxWrite|Mux28~1_combout  & ((!\alu|Mux31~6_combout ))) # (\muxWrite|Mux28~1_combout  & (\muxWrite|Mux31~0_combout )) ) ) )

	.dataa(!\muxWrite|Mux28~1_combout ),
	.datab(!\muxWrite|Mux31~0_combout ),
	.datac(!\alu|LessThan0~50_combout ),
	.datad(!\alu|Mux31~6_combout ),
	.datae(!\alu|LessThan0~40_combout ),
	.dataf(!\alu|Mux31~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxWrite|Mux31~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxWrite|Mux31~1 .extended_lut = "off";
defparam \muxWrite|Mux31~1 .lut_mask = 64'hBB11BB11BBB1BBBB;
defparam \muxWrite|Mux31~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y13_N26
dffeas \mem_reg|registers[27][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux31~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[27][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[27][0] .is_wysiwyg = "true";
defparam \mem_reg|registers[27][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y11_N55
dffeas \mem_reg|registers[23][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux31~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[23][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[23][0] .is_wysiwyg = "true";
defparam \mem_reg|registers[23][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N24
cyclonev_lcell_comb \mem_reg|registers[19][0]~feeder (
// Equation(s):
// \mem_reg|registers[19][0]~feeder_combout  = ( \muxWrite|Mux31~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\muxWrite|Mux31~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|registers[19][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|registers[19][0]~feeder .extended_lut = "off";
defparam \mem_reg|registers[19][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mem_reg|registers[19][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y11_N25
dffeas \mem_reg|registers[19][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_reg|registers[19][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[19][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[19][0] .is_wysiwyg = "true";
defparam \mem_reg|registers[19][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y12_N56
dffeas \mem_reg|registers[31][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux31~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[31][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[31][0] .is_wysiwyg = "true";
defparam \mem_reg|registers[31][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y13_N27
cyclonev_lcell_comb \mem_reg|Mux63~3 (
// Equation(s):
// \mem_reg|Mux63~3_combout  = ( \mem_reg|registers[31][0]~q  & ( \ins_mem|memory~23_combout  & ( (\ins_mem|memory~26_combout ) # (\mem_reg|registers[23][0]~q ) ) ) ) # ( !\mem_reg|registers[31][0]~q  & ( \ins_mem|memory~23_combout  & ( 
// (\mem_reg|registers[23][0]~q  & !\ins_mem|memory~26_combout ) ) ) ) # ( \mem_reg|registers[31][0]~q  & ( !\ins_mem|memory~23_combout  & ( (!\ins_mem|memory~26_combout  & ((\mem_reg|registers[19][0]~q ))) # (\ins_mem|memory~26_combout  & 
// (\mem_reg|registers[27][0]~q )) ) ) ) # ( !\mem_reg|registers[31][0]~q  & ( !\ins_mem|memory~23_combout  & ( (!\ins_mem|memory~26_combout  & ((\mem_reg|registers[19][0]~q ))) # (\ins_mem|memory~26_combout  & (\mem_reg|registers[27][0]~q )) ) ) )

	.dataa(!\mem_reg|registers[27][0]~q ),
	.datab(!\mem_reg|registers[23][0]~q ),
	.datac(!\mem_reg|registers[19][0]~q ),
	.datad(!\ins_mem|memory~26_combout ),
	.datae(!\mem_reg|registers[31][0]~q ),
	.dataf(!\ins_mem|memory~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux63~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux63~3 .extended_lut = "off";
defparam \mem_reg|Mux63~3 .lut_mask = 64'h0F550F55330033FF;
defparam \mem_reg|Mux63~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y13_N14
dffeas \mem_reg|registers[28][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux31~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[28][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[28][0] .is_wysiwyg = "true";
defparam \mem_reg|registers[28][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y14_N31
dffeas \mem_reg|registers[20][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux31~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[20][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[20][0] .is_wysiwyg = "true";
defparam \mem_reg|registers[20][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y14_N26
dffeas \mem_reg|registers[16][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux31~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[16][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[16][0] .is_wysiwyg = "true";
defparam \mem_reg|registers[16][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y10_N32
dffeas \mem_reg|registers[24][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux31~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[24][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[24][0] .is_wysiwyg = "true";
defparam \mem_reg|registers[24][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y13_N15
cyclonev_lcell_comb \mem_reg|Mux63~0 (
// Equation(s):
// \mem_reg|Mux63~0_combout  = ( \mem_reg|registers[24][0]~q  & ( \ins_mem|memory~23_combout  & ( (!\ins_mem|memory~26_combout  & ((\mem_reg|registers[20][0]~q ))) # (\ins_mem|memory~26_combout  & (\mem_reg|registers[28][0]~q )) ) ) ) # ( 
// !\mem_reg|registers[24][0]~q  & ( \ins_mem|memory~23_combout  & ( (!\ins_mem|memory~26_combout  & ((\mem_reg|registers[20][0]~q ))) # (\ins_mem|memory~26_combout  & (\mem_reg|registers[28][0]~q )) ) ) ) # ( \mem_reg|registers[24][0]~q  & ( 
// !\ins_mem|memory~23_combout  & ( (\ins_mem|memory~26_combout ) # (\mem_reg|registers[16][0]~q ) ) ) ) # ( !\mem_reg|registers[24][0]~q  & ( !\ins_mem|memory~23_combout  & ( (\mem_reg|registers[16][0]~q  & !\ins_mem|memory~26_combout ) ) ) )

	.dataa(!\mem_reg|registers[28][0]~q ),
	.datab(!\mem_reg|registers[20][0]~q ),
	.datac(!\mem_reg|registers[16][0]~q ),
	.datad(!\ins_mem|memory~26_combout ),
	.datae(!\mem_reg|registers[24][0]~q ),
	.dataf(!\ins_mem|memory~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux63~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux63~0 .extended_lut = "off";
defparam \mem_reg|Mux63~0 .lut_mask = 64'h0F000FFF33553355;
defparam \mem_reg|Mux63~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y13_N33
cyclonev_lcell_comb \mem_reg|registers[25][0]~feeder (
// Equation(s):
// \mem_reg|registers[25][0]~feeder_combout  = ( \muxWrite|Mux31~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\muxWrite|Mux31~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|registers[25][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|registers[25][0]~feeder .extended_lut = "off";
defparam \mem_reg|registers[25][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mem_reg|registers[25][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y13_N34
dffeas \mem_reg|registers[25][0]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_reg|registers[25][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[25][0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[25][0]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_reg|registers[25][0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y12_N32
dffeas \mem_reg|registers[29][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux31~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[29][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[29][0] .is_wysiwyg = "true";
defparam \mem_reg|registers[29][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N18
cyclonev_lcell_comb \mem_reg|registers[17][0]~feeder (
// Equation(s):
// \mem_reg|registers[17][0]~feeder_combout  = ( \muxWrite|Mux31~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\muxWrite|Mux31~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|registers[17][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|registers[17][0]~feeder .extended_lut = "off";
defparam \mem_reg|registers[17][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mem_reg|registers[17][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y12_N19
dffeas \mem_reg|registers[17][0]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_reg|registers[17][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[17][0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[17][0]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_reg|registers[17][0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y12_N49
dffeas \mem_reg|registers[21][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux31~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[21][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[21][0] .is_wysiwyg = "true";
defparam \mem_reg|registers[21][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y14_N45
cyclonev_lcell_comb \mem_reg|Mux63~1 (
// Equation(s):
// \mem_reg|Mux63~1_combout  = ( \ins_mem|memory~26_combout  & ( \ins_mem|memory~23_combout  & ( \mem_reg|registers[29][0]~q  ) ) ) # ( !\ins_mem|memory~26_combout  & ( \ins_mem|memory~23_combout  & ( \mem_reg|registers[21][0]~q  ) ) ) # ( 
// \ins_mem|memory~26_combout  & ( !\ins_mem|memory~23_combout  & ( \mem_reg|registers[25][0]~DUPLICATE_q  ) ) ) # ( !\ins_mem|memory~26_combout  & ( !\ins_mem|memory~23_combout  & ( \mem_reg|registers[17][0]~DUPLICATE_q  ) ) )

	.dataa(!\mem_reg|registers[25][0]~DUPLICATE_q ),
	.datab(!\mem_reg|registers[29][0]~q ),
	.datac(!\mem_reg|registers[17][0]~DUPLICATE_q ),
	.datad(!\mem_reg|registers[21][0]~q ),
	.datae(!\ins_mem|memory~26_combout ),
	.dataf(!\ins_mem|memory~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux63~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux63~1 .extended_lut = "off";
defparam \mem_reg|Mux63~1 .lut_mask = 64'h0F0F555500FF3333;
defparam \mem_reg|Mux63~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y10_N47
dffeas \mem_reg|registers[26][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux31~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[26][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[26][0] .is_wysiwyg = "true";
defparam \mem_reg|registers[26][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y8_N32
dffeas \mem_reg|registers[22][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux31~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[22][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[22][0] .is_wysiwyg = "true";
defparam \mem_reg|registers[22][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y8_N8
dffeas \mem_reg|registers[18][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux31~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[18][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[18][0] .is_wysiwyg = "true";
defparam \mem_reg|registers[18][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y8_N38
dffeas \mem_reg|registers[30][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux31~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[30][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[30][0] .is_wysiwyg = "true";
defparam \mem_reg|registers[30][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y8_N39
cyclonev_lcell_comb \mem_reg|Mux63~2 (
// Equation(s):
// \mem_reg|Mux63~2_combout  = ( \ins_mem|memory~23_combout  & ( \ins_mem|memory~26_combout  & ( \mem_reg|registers[30][0]~q  ) ) ) # ( !\ins_mem|memory~23_combout  & ( \ins_mem|memory~26_combout  & ( \mem_reg|registers[26][0]~q  ) ) ) # ( 
// \ins_mem|memory~23_combout  & ( !\ins_mem|memory~26_combout  & ( \mem_reg|registers[22][0]~q  ) ) ) # ( !\ins_mem|memory~23_combout  & ( !\ins_mem|memory~26_combout  & ( \mem_reg|registers[18][0]~q  ) ) )

	.dataa(!\mem_reg|registers[26][0]~q ),
	.datab(!\mem_reg|registers[22][0]~q ),
	.datac(!\mem_reg|registers[18][0]~q ),
	.datad(!\mem_reg|registers[30][0]~q ),
	.datae(!\ins_mem|memory~23_combout ),
	.dataf(!\ins_mem|memory~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux63~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux63~2 .extended_lut = "off";
defparam \mem_reg|Mux63~2 .lut_mask = 64'h0F0F3333555500FF;
defparam \mem_reg|Mux63~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y13_N0
cyclonev_lcell_comb \mem_reg|Mux63~4 (
// Equation(s):
// \mem_reg|Mux63~4_combout  = ( \mem_reg|Mux63~1_combout  & ( \mem_reg|Mux63~2_combout  & ( (!\ins_mem|memory~20_combout  & (((\mem_reg|Mux63~0_combout )) # (\ins_mem|memory~17_combout ))) # (\ins_mem|memory~20_combout  & ((!\ins_mem|memory~17_combout ) # 
// ((\mem_reg|Mux63~3_combout )))) ) ) ) # ( !\mem_reg|Mux63~1_combout  & ( \mem_reg|Mux63~2_combout  & ( (!\ins_mem|memory~20_combout  & (!\ins_mem|memory~17_combout  & ((\mem_reg|Mux63~0_combout )))) # (\ins_mem|memory~20_combout  & 
// ((!\ins_mem|memory~17_combout ) # ((\mem_reg|Mux63~3_combout )))) ) ) ) # ( \mem_reg|Mux63~1_combout  & ( !\mem_reg|Mux63~2_combout  & ( (!\ins_mem|memory~20_combout  & (((\mem_reg|Mux63~0_combout )) # (\ins_mem|memory~17_combout ))) # 
// (\ins_mem|memory~20_combout  & (\ins_mem|memory~17_combout  & (\mem_reg|Mux63~3_combout ))) ) ) ) # ( !\mem_reg|Mux63~1_combout  & ( !\mem_reg|Mux63~2_combout  & ( (!\ins_mem|memory~20_combout  & (!\ins_mem|memory~17_combout  & ((\mem_reg|Mux63~0_combout 
// )))) # (\ins_mem|memory~20_combout  & (\ins_mem|memory~17_combout  & (\mem_reg|Mux63~3_combout ))) ) ) )

	.dataa(!\ins_mem|memory~20_combout ),
	.datab(!\ins_mem|memory~17_combout ),
	.datac(!\mem_reg|Mux63~3_combout ),
	.datad(!\mem_reg|Mux63~0_combout ),
	.datae(!\mem_reg|Mux63~1_combout ),
	.dataf(!\mem_reg|Mux63~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux63~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux63~4 .extended_lut = "off";
defparam \mem_reg|Mux63~4 .lut_mask = 64'h018923AB45CD67EF;
defparam \mem_reg|Mux63~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y13_N45
cyclonev_lcell_comb \mem_reg|Mux63~10 (
// Equation(s):
// \mem_reg|Mux63~10_combout  = ( \mem_reg|Mux63~9_combout  & ( (!\ins_mem|memory~7_combout ) # (\mem_reg|Mux63~4_combout ) ) ) # ( !\mem_reg|Mux63~9_combout  & ( (\ins_mem|memory~7_combout  & \mem_reg|Mux63~4_combout ) ) )

	.dataa(gnd),
	.datab(!\ins_mem|memory~7_combout ),
	.datac(gnd),
	.datad(!\mem_reg|Mux63~4_combout ),
	.datae(gnd),
	.dataf(!\mem_reg|Mux63~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux63~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux63~10 .extended_lut = "off";
defparam \mem_reg|Mux63~10 .lut_mask = 64'h00330033CCFFCCFF;
defparam \mem_reg|Mux63~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y16_N24
cyclonev_lcell_comb \adder|Add0~33 (
// Equation(s):
// \adder|Add0~33_sumout  = SUM(( \p|pc [10] ) + ( GND ) + ( \adder|Add0~38  ))
// \adder|Add0~34  = CARRY(( \p|pc [10] ) + ( GND ) + ( \adder|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\p|pc [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\adder|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\adder|Add0~33_sumout ),
	.cout(\adder|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \adder|Add0~33 .extended_lut = "off";
defparam \adder|Add0~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \adder|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y11_N21
cyclonev_lcell_comb \muxWrite|Mux21~0 (
// Equation(s):
// \muxWrite|Mux21~0_combout  = ( \adder|Add0~33_sumout  & ( ((\muxWrite|Mux19~0_combout  & \DataMem|ram_1|altsyncram_component|auto_generated|q_a [2])) # (\muxWrite|Mux16~2_combout ) ) ) # ( !\adder|Add0~33_sumout  & ( (\muxWrite|Mux19~0_combout  & 
// \DataMem|ram_1|altsyncram_component|auto_generated|q_a [2]) ) )

	.dataa(!\muxWrite|Mux19~0_combout ),
	.datab(gnd),
	.datac(!\DataMem|ram_1|altsyncram_component|auto_generated|q_a [2]),
	.datad(!\muxWrite|Mux16~2_combout ),
	.datae(gnd),
	.dataf(!\adder|Add0~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxWrite|Mux21~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxWrite|Mux21~0 .extended_lut = "off";
defparam \muxWrite|Mux21~0 .lut_mask = 64'h0505050505FF05FF;
defparam \muxWrite|Mux21~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y11_N33
cyclonev_lcell_comb \muxWrite|Mux21~1 (
// Equation(s):
// \muxWrite|Mux21~1_combout  = ( \alu|Mux21~0_combout  & ( ((\muxWrite|Mux19~1_combout  & ((!\muxWrite|Mux16~3_combout ) # (\DataMem|ram_0|altsyncram_component|auto_generated|q_a [7])))) # (\muxWrite|Mux21~0_combout ) ) ) # ( !\alu|Mux21~0_combout  & ( 
// ((\muxWrite|Mux19~1_combout  & (\muxWrite|Mux16~3_combout  & \DataMem|ram_0|altsyncram_component|auto_generated|q_a [7]))) # (\muxWrite|Mux21~0_combout ) ) )

	.dataa(!\muxWrite|Mux19~1_combout ),
	.datab(!\muxWrite|Mux16~3_combout ),
	.datac(!\DataMem|ram_0|altsyncram_component|auto_generated|q_a [7]),
	.datad(!\muxWrite|Mux21~0_combout ),
	.datae(gnd),
	.dataf(!\alu|Mux21~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxWrite|Mux21~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxWrite|Mux21~1 .extended_lut = "off";
defparam \muxWrite|Mux21~1 .lut_mask = 64'h01FF01FF45FF45FF;
defparam \muxWrite|Mux21~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y9_N50
dffeas \mem_reg|registers[2][10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux21~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[2][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[2][10] .is_wysiwyg = "true";
defparam \mem_reg|registers[2][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y10_N34
dffeas \mem_reg|registers[3][10]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_reg|registers[3][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[3][10]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[3][10]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_reg|registers[3][10]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y9_N51
cyclonev_lcell_comb \mem_reg|Mux21~0 (
// Equation(s):
// \mem_reg|Mux21~0_combout  = ( \ins_mem|memory~4_combout  & ( \mem_reg|registers[1][10]~q  & ( (!\ins_mem|memory~32_combout  & (((\ins_mem|memory~5_combout )))) # (\ins_mem|memory~32_combout  & ((!\ins_mem|memory~5_combout  & (\mem_reg|registers[2][10]~q 
// )) # (\ins_mem|memory~5_combout  & ((\mem_reg|registers[3][10]~DUPLICATE_q ))))) ) ) ) # ( !\ins_mem|memory~4_combout  & ( \mem_reg|registers[1][10]~q  & ( (\mem_reg|registers[2][10]~q  & \ins_mem|memory~32_combout ) ) ) ) # ( \ins_mem|memory~4_combout  & 
// ( !\mem_reg|registers[1][10]~q  & ( (\ins_mem|memory~32_combout  & ((!\ins_mem|memory~5_combout  & (\mem_reg|registers[2][10]~q )) # (\ins_mem|memory~5_combout  & ((\mem_reg|registers[3][10]~DUPLICATE_q ))))) ) ) ) # ( !\ins_mem|memory~4_combout  & ( 
// !\mem_reg|registers[1][10]~q  & ( (\mem_reg|registers[2][10]~q  & \ins_mem|memory~32_combout ) ) ) )

	.dataa(!\mem_reg|registers[2][10]~q ),
	.datab(!\ins_mem|memory~32_combout ),
	.datac(!\ins_mem|memory~5_combout ),
	.datad(!\mem_reg|registers[3][10]~DUPLICATE_q ),
	.datae(!\ins_mem|memory~4_combout ),
	.dataf(!\mem_reg|registers[1][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux21~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux21~0 .extended_lut = "off";
defparam \mem_reg|Mux21~0 .lut_mask = 64'h1111101311111C1F;
defparam \mem_reg|Mux21~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y9_N9
cyclonev_lcell_comb \mem_reg|Mux21~3 (
// Equation(s):
// \mem_reg|Mux21~3_combout  = ( \mem_reg|registers[14][10]~q  & ( \ins_mem|memory~32_combout  & ( (!\ins_mem|memory~39_combout ) # (\mem_reg|registers[15][10]~q ) ) ) ) # ( !\mem_reg|registers[14][10]~q  & ( \ins_mem|memory~32_combout  & ( 
// (\ins_mem|memory~39_combout  & \mem_reg|registers[15][10]~q ) ) ) ) # ( \mem_reg|registers[14][10]~q  & ( !\ins_mem|memory~32_combout  & ( (!\ins_mem|memory~39_combout  & (\mem_reg|registers[12][10]~q )) # (\ins_mem|memory~39_combout  & 
// ((\mem_reg|registers[13][10]~q ))) ) ) ) # ( !\mem_reg|registers[14][10]~q  & ( !\ins_mem|memory~32_combout  & ( (!\ins_mem|memory~39_combout  & (\mem_reg|registers[12][10]~q )) # (\ins_mem|memory~39_combout  & ((\mem_reg|registers[13][10]~q ))) ) ) )

	.dataa(!\mem_reg|registers[12][10]~q ),
	.datab(!\mem_reg|registers[13][10]~q ),
	.datac(!\ins_mem|memory~39_combout ),
	.datad(!\mem_reg|registers[15][10]~q ),
	.datae(!\mem_reg|registers[14][10]~q ),
	.dataf(!\ins_mem|memory~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux21~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux21~3 .extended_lut = "off";
defparam \mem_reg|Mux21~3 .lut_mask = 64'h53535353000FF0FF;
defparam \mem_reg|Mux21~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y12_N44
dffeas \mem_reg|registers[7][10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux21~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[7][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[7][10] .is_wysiwyg = "true";
defparam \mem_reg|registers[7][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y12_N45
cyclonev_lcell_comb \mem_reg|Mux21~1 (
// Equation(s):
// \mem_reg|Mux21~1_combout  = ( \ins_mem|memory~39_combout  & ( \ins_mem|memory~32_combout  & ( \mem_reg|registers[7][10]~q  ) ) ) # ( !\ins_mem|memory~39_combout  & ( \ins_mem|memory~32_combout  & ( \mem_reg|registers[6][10]~q  ) ) ) # ( 
// \ins_mem|memory~39_combout  & ( !\ins_mem|memory~32_combout  & ( \mem_reg|registers[5][10]~q  ) ) ) # ( !\ins_mem|memory~39_combout  & ( !\ins_mem|memory~32_combout  & ( \mem_reg|registers[4][10]~q  ) ) )

	.dataa(!\mem_reg|registers[4][10]~q ),
	.datab(!\mem_reg|registers[7][10]~q ),
	.datac(!\mem_reg|registers[5][10]~q ),
	.datad(!\mem_reg|registers[6][10]~q ),
	.datae(!\ins_mem|memory~39_combout ),
	.dataf(!\ins_mem|memory~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux21~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux21~1 .extended_lut = "off";
defparam \mem_reg|Mux21~1 .lut_mask = 64'h55550F0F00FF3333;
defparam \mem_reg|Mux21~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y8_N20
dffeas \mem_reg|registers[11][10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux21~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[11][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[11][10] .is_wysiwyg = "true";
defparam \mem_reg|registers[11][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y8_N11
dffeas \mem_reg|registers[8][10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux21~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[8][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[8][10] .is_wysiwyg = "true";
defparam \mem_reg|registers[8][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y9_N16
dffeas \mem_reg|registers[9][10]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux21~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[9][10]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[9][10]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_reg|registers[9][10]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y8_N21
cyclonev_lcell_comb \mem_reg|Mux21~2 (
// Equation(s):
// \mem_reg|Mux21~2_combout  = ( \ins_mem|memory~39_combout  & ( \mem_reg|registers[9][10]~DUPLICATE_q  & ( (!\ins_mem|memory~32_combout ) # (\mem_reg|registers[11][10]~q ) ) ) ) # ( !\ins_mem|memory~39_combout  & ( \mem_reg|registers[9][10]~DUPLICATE_q  & ( 
// (!\ins_mem|memory~32_combout  & (\mem_reg|registers[8][10]~q )) # (\ins_mem|memory~32_combout  & ((\mem_reg|registers[10][10]~q ))) ) ) ) # ( \ins_mem|memory~39_combout  & ( !\mem_reg|registers[9][10]~DUPLICATE_q  & ( (\mem_reg|registers[11][10]~q  & 
// \ins_mem|memory~32_combout ) ) ) ) # ( !\ins_mem|memory~39_combout  & ( !\mem_reg|registers[9][10]~DUPLICATE_q  & ( (!\ins_mem|memory~32_combout  & (\mem_reg|registers[8][10]~q )) # (\ins_mem|memory~32_combout  & ((\mem_reg|registers[10][10]~q ))) ) ) )

	.dataa(!\mem_reg|registers[11][10]~q ),
	.datab(!\ins_mem|memory~32_combout ),
	.datac(!\mem_reg|registers[8][10]~q ),
	.datad(!\mem_reg|registers[10][10]~q ),
	.datae(!\ins_mem|memory~39_combout ),
	.dataf(!\mem_reg|registers[9][10]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux21~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux21~2 .extended_lut = "off";
defparam \mem_reg|Mux21~2 .lut_mask = 64'h0C3F11110C3FDDDD;
defparam \mem_reg|Mux21~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y10_N33
cyclonev_lcell_comb \mem_reg|Mux21~4 (
// Equation(s):
// \mem_reg|Mux21~4_combout  = ( \mem_reg|Mux21~1_combout  & ( \mem_reg|Mux21~2_combout  & ( (!\ins_mem|memory~36_combout  & (((\mem_reg|Mux21~0_combout )) # (\ins_mem|memory~34_combout ))) # (\ins_mem|memory~36_combout  & ((!\ins_mem|memory~34_combout ) # 
// ((\mem_reg|Mux21~3_combout )))) ) ) ) # ( !\mem_reg|Mux21~1_combout  & ( \mem_reg|Mux21~2_combout  & ( (!\ins_mem|memory~36_combout  & (!\ins_mem|memory~34_combout  & (\mem_reg|Mux21~0_combout ))) # (\ins_mem|memory~36_combout  & 
// ((!\ins_mem|memory~34_combout ) # ((\mem_reg|Mux21~3_combout )))) ) ) ) # ( \mem_reg|Mux21~1_combout  & ( !\mem_reg|Mux21~2_combout  & ( (!\ins_mem|memory~36_combout  & (((\mem_reg|Mux21~0_combout )) # (\ins_mem|memory~34_combout ))) # 
// (\ins_mem|memory~36_combout  & (\ins_mem|memory~34_combout  & ((\mem_reg|Mux21~3_combout )))) ) ) ) # ( !\mem_reg|Mux21~1_combout  & ( !\mem_reg|Mux21~2_combout  & ( (!\ins_mem|memory~36_combout  & (!\ins_mem|memory~34_combout  & (\mem_reg|Mux21~0_combout 
// ))) # (\ins_mem|memory~36_combout  & (\ins_mem|memory~34_combout  & ((\mem_reg|Mux21~3_combout )))) ) ) )

	.dataa(!\ins_mem|memory~36_combout ),
	.datab(!\ins_mem|memory~34_combout ),
	.datac(!\mem_reg|Mux21~0_combout ),
	.datad(!\mem_reg|Mux21~3_combout ),
	.datae(!\mem_reg|Mux21~1_combout ),
	.dataf(!\mem_reg|Mux21~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux21~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux21~4 .extended_lut = "off";
defparam \mem_reg|Mux21~4 .lut_mask = 64'h08192A3B4C5D6E7F;
defparam \mem_reg|Mux21~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y10_N15
cyclonev_lcell_comb \muxAluA|out[10]~8 (
// Equation(s):
// \muxAluA|out[10]~8_combout  = ( \con_unit|alua|out~0_combout  & ( \mem_reg|Mux21~4_combout  & ( \p|pc [10] ) ) ) # ( !\con_unit|alua|out~0_combout  & ( \mem_reg|Mux21~4_combout  ) ) # ( \con_unit|alua|out~0_combout  & ( !\mem_reg|Mux21~4_combout  & ( 
// \p|pc [10] ) ) )

	.dataa(!\p|pc [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\con_unit|alua|out~0_combout ),
	.dataf(!\mem_reg|Mux21~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxAluA|out[10]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxAluA|out[10]~8 .extended_lut = "off";
defparam \muxAluA|out[10]~8 .lut_mask = 64'h00005555FFFF5555;
defparam \muxAluA|out[10]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y11_N6
cyclonev_lcell_comb \alu|Mux21~0 (
// Equation(s):
// \alu|Mux21~0_combout  = ( \alu|Add0~33_sumout  & ( (!\muxAluA|out[10]~8_combout  & (\alu|Mux23~1_combout  & ((\alu|Mux23~0_combout ) # (\muxAluB|out[10]~8_combout )))) # (\muxAluA|out[10]~8_combout  & (((\muxAluB|out[10]~8_combout  & \alu|Mux23~0_combout 
// )) # (\alu|Mux23~1_combout ))) ) ) # ( !\alu|Add0~33_sumout  & ( (!\alu|Mux23~1_combout  & (\muxAluA|out[10]~8_combout  & (\muxAluB|out[10]~8_combout  & \alu|Mux23~0_combout ))) # (\alu|Mux23~1_combout  & (!\alu|Mux23~0_combout  & 
// ((\muxAluB|out[10]~8_combout ) # (\muxAluA|out[10]~8_combout )))) ) )

	.dataa(!\muxAluA|out[10]~8_combout ),
	.datab(!\muxAluB|out[10]~8_combout ),
	.datac(!\alu|Mux23~1_combout ),
	.datad(!\alu|Mux23~0_combout ),
	.datae(gnd),
	.dataf(!\alu|Add0~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Mux21~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Mux21~0 .extended_lut = "off";
defparam \alu|Mux21~0 .lut_mask = 64'h07100710071F071F;
defparam \alu|Mux21~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y11_N24
cyclonev_lcell_comb \p|pc[10]~feeder (
// Equation(s):
// \p|pc[10]~feeder_combout  = ( \alu|Mux21~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alu|Mux21~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\p|pc[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \p|pc[10]~feeder .extended_lut = "off";
defparam \p|pc[10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \p|pc[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y11_N26
dffeas \p|pc[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\p|pc[10]~feeder_combout ),
	.asdata(\adder|Add0~33_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Branch_U|Mux_32x1_Select|Mux0~14_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p|pc [10]),
	.prn(vcc));
// synopsys translate_off
defparam \p|pc[10] .is_wysiwyg = "true";
defparam \p|pc[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y16_N30
cyclonev_lcell_comb \adder|Add0~1 (
// Equation(s):
// \adder|Add0~1_sumout  = SUM(( \p|pc[12]~DUPLICATE_q  ) + ( GND ) + ( \adder|Add0~70  ))
// \adder|Add0~2  = CARRY(( \p|pc[12]~DUPLICATE_q  ) + ( GND ) + ( \adder|Add0~70  ))

	.dataa(gnd),
	.datab(!\p|pc[12]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\adder|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\adder|Add0~1_sumout ),
	.cout(\adder|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \adder|Add0~1 .extended_lut = "off";
defparam \adder|Add0~1 .lut_mask = 64'h0000FFFF00003333;
defparam \adder|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y10_N1
dffeas \p|pc[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\p|pc[12]~feeder_combout ),
	.asdata(\adder|Add0~1_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Branch_U|Mux_32x1_Select|Mux0~14_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p|pc [12]),
	.prn(vcc));
// synopsys translate_off
defparam \p|pc[12] .is_wysiwyg = "true";
defparam \p|pc[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y10_N33
cyclonev_lcell_comb \ins_mem|memory~25 (
// Equation(s):
// \ins_mem|memory~25_combout  = ( \p|pc[5]~DUPLICATE_q  & ( \p|pc[4]~DUPLICATE_q  & ( (!\p|pc [7] & (!\p|pc[2]~DUPLICATE_q  $ (!\p|pc [6] $ (!\p|pc[3]~DUPLICATE_q )))) ) ) ) # ( !\p|pc[5]~DUPLICATE_q  & ( \p|pc[4]~DUPLICATE_q  & ( (!\p|pc [7] & (((!\p|pc 
// [6] & !\p|pc[3]~DUPLICATE_q )) # (\p|pc[2]~DUPLICATE_q ))) ) ) ) # ( \p|pc[5]~DUPLICATE_q  & ( !\p|pc[4]~DUPLICATE_q  & ( (!\p|pc [7] & ((!\p|pc[3]~DUPLICATE_q ) # (\p|pc [6]))) ) ) ) # ( !\p|pc[5]~DUPLICATE_q  & ( !\p|pc[4]~DUPLICATE_q  & ( 
// (!\p|pc[2]~DUPLICATE_q  & (!\p|pc [7] & (!\p|pc [6] $ (!\p|pc[3]~DUPLICATE_q )))) ) ) )

	.dataa(!\p|pc[2]~DUPLICATE_q ),
	.datab(!\p|pc [7]),
	.datac(!\p|pc [6]),
	.datad(!\p|pc[3]~DUPLICATE_q ),
	.datae(!\p|pc[5]~DUPLICATE_q ),
	.dataf(!\p|pc[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ins_mem|memory~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ins_mem|memory~25 .extended_lut = "off";
defparam \ins_mem|memory~25 .lut_mask = 64'h0880CC0CC4448448;
defparam \ins_mem|memory~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y10_N18
cyclonev_lcell_comb \ins_mem|memory~26 (
// Equation(s):
// \ins_mem|memory~26_combout  = ( \ins_mem|memory~25_combout  & ( (\ins_mem|LessThan0~1_combout  & (!\p|pc [12] & (\ins_mem|LessThan0~0_combout  & \ins_mem|memory~1_combout ))) ) )

	.dataa(!\ins_mem|LessThan0~1_combout ),
	.datab(!\p|pc [12]),
	.datac(!\ins_mem|LessThan0~0_combout ),
	.datad(!\ins_mem|memory~1_combout ),
	.datae(gnd),
	.dataf(!\ins_mem|memory~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ins_mem|memory~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ins_mem|memory~26 .extended_lut = "off";
defparam \ins_mem|memory~26 .lut_mask = 64'h0000000000040004;
defparam \ins_mem|memory~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y14_N45
cyclonev_lcell_comb \mem_reg|Mux49~7 (
// Equation(s):
// \mem_reg|Mux49~7_combout  = ( \mem_reg|registers[4][14]~q  & ( \ins_mem|memory~17_combout  & ( (!\ins_mem|memory~20_combout  & ((\mem_reg|registers[5][14]~q ))) # (\ins_mem|memory~20_combout  & (\mem_reg|registers[7][14]~DUPLICATE_q )) ) ) ) # ( 
// !\mem_reg|registers[4][14]~q  & ( \ins_mem|memory~17_combout  & ( (!\ins_mem|memory~20_combout  & ((\mem_reg|registers[5][14]~q ))) # (\ins_mem|memory~20_combout  & (\mem_reg|registers[7][14]~DUPLICATE_q )) ) ) ) # ( \mem_reg|registers[4][14]~q  & ( 
// !\ins_mem|memory~17_combout  & ( (!\ins_mem|memory~20_combout ) # (\mem_reg|registers[6][14]~q ) ) ) ) # ( !\mem_reg|registers[4][14]~q  & ( !\ins_mem|memory~17_combout  & ( (\ins_mem|memory~20_combout  & \mem_reg|registers[6][14]~q ) ) ) )

	.dataa(!\mem_reg|registers[7][14]~DUPLICATE_q ),
	.datab(!\ins_mem|memory~20_combout ),
	.datac(!\mem_reg|registers[6][14]~q ),
	.datad(!\mem_reg|registers[5][14]~q ),
	.datae(!\mem_reg|registers[4][14]~q ),
	.dataf(!\ins_mem|memory~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux49~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux49~7 .extended_lut = "off";
defparam \mem_reg|Mux49~7 .lut_mask = 64'h0303CFCF11DD11DD;
defparam \mem_reg|Mux49~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y14_N26
dffeas \mem_reg|registers[14][14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux17~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[14][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[14][14] .is_wysiwyg = "true";
defparam \mem_reg|registers[14][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y14_N9
cyclonev_lcell_comb \mem_reg|Mux49~6 (
// Equation(s):
// \mem_reg|Mux49~6_combout  = ( \mem_reg|registers[13][14]~q  & ( \mem_reg|registers[12][14]~q  & ( (!\ins_mem|memory~20_combout ) # ((!\ins_mem|memory~17_combout  & ((\mem_reg|registers[14][14]~q ))) # (\ins_mem|memory~17_combout  & 
// (\mem_reg|registers[15][14]~q ))) ) ) ) # ( !\mem_reg|registers[13][14]~q  & ( \mem_reg|registers[12][14]~q  & ( (!\ins_mem|memory~17_combout  & (((!\ins_mem|memory~20_combout ) # (\mem_reg|registers[14][14]~q )))) # (\ins_mem|memory~17_combout  & 
// (\mem_reg|registers[15][14]~q  & (\ins_mem|memory~20_combout ))) ) ) ) # ( \mem_reg|registers[13][14]~q  & ( !\mem_reg|registers[12][14]~q  & ( (!\ins_mem|memory~17_combout  & (((\ins_mem|memory~20_combout  & \mem_reg|registers[14][14]~q )))) # 
// (\ins_mem|memory~17_combout  & (((!\ins_mem|memory~20_combout )) # (\mem_reg|registers[15][14]~q ))) ) ) ) # ( !\mem_reg|registers[13][14]~q  & ( !\mem_reg|registers[12][14]~q  & ( (\ins_mem|memory~20_combout  & ((!\ins_mem|memory~17_combout  & 
// ((\mem_reg|registers[14][14]~q ))) # (\ins_mem|memory~17_combout  & (\mem_reg|registers[15][14]~q )))) ) ) )

	.dataa(!\mem_reg|registers[15][14]~q ),
	.datab(!\ins_mem|memory~17_combout ),
	.datac(!\ins_mem|memory~20_combout ),
	.datad(!\mem_reg|registers[14][14]~q ),
	.datae(!\mem_reg|registers[13][14]~q ),
	.dataf(!\mem_reg|registers[12][14]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux49~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux49~6 .extended_lut = "off";
defparam \mem_reg|Mux49~6 .lut_mask = 64'h010D313DC1CDF1FD;
defparam \mem_reg|Mux49~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y14_N2
dffeas \mem_reg|registers[10][14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux17~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[10][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[10][14] .is_wysiwyg = "true";
defparam \mem_reg|registers[10][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y15_N20
dffeas \mem_reg|registers[8][14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_reg|registers[8][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[8][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[8][14] .is_wysiwyg = "true";
defparam \mem_reg|registers[8][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y14_N3
cyclonev_lcell_comb \mem_reg|Mux49~5 (
// Equation(s):
// \mem_reg|Mux49~5_combout  = ( \mem_reg|registers[11][14]~q  & ( \ins_mem|memory~17_combout  & ( (\ins_mem|memory~20_combout ) # (\mem_reg|registers[9][14]~q ) ) ) ) # ( !\mem_reg|registers[11][14]~q  & ( \ins_mem|memory~17_combout  & ( 
// (\mem_reg|registers[9][14]~q  & !\ins_mem|memory~20_combout ) ) ) ) # ( \mem_reg|registers[11][14]~q  & ( !\ins_mem|memory~17_combout  & ( (!\ins_mem|memory~20_combout  & ((\mem_reg|registers[8][14]~q ))) # (\ins_mem|memory~20_combout  & 
// (\mem_reg|registers[10][14]~q )) ) ) ) # ( !\mem_reg|registers[11][14]~q  & ( !\ins_mem|memory~17_combout  & ( (!\ins_mem|memory~20_combout  & ((\mem_reg|registers[8][14]~q ))) # (\ins_mem|memory~20_combout  & (\mem_reg|registers[10][14]~q )) ) ) )

	.dataa(!\mem_reg|registers[10][14]~q ),
	.datab(!\mem_reg|registers[9][14]~q ),
	.datac(!\ins_mem|memory~20_combout ),
	.datad(!\mem_reg|registers[8][14]~q ),
	.datae(!\mem_reg|registers[11][14]~q ),
	.dataf(!\ins_mem|memory~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux49~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux49~5 .extended_lut = "off";
defparam \mem_reg|Mux49~5 .lut_mask = 64'h05F505F530303F3F;
defparam \mem_reg|Mux49~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y14_N12
cyclonev_lcell_comb \mem_reg|Mux49~8 (
// Equation(s):
// \mem_reg|Mux49~8_combout  = ( \mem_reg|registers[1][14]~q  & ( \ins_mem|memory~17_combout  & ( (!\ins_mem|memory~20_combout ) # (\mem_reg|registers[3][14]~q ) ) ) ) # ( !\mem_reg|registers[1][14]~q  & ( \ins_mem|memory~17_combout  & ( 
// (\ins_mem|memory~20_combout  & \mem_reg|registers[3][14]~q ) ) ) ) # ( \mem_reg|registers[1][14]~q  & ( !\ins_mem|memory~17_combout  & ( (\ins_mem|memory~20_combout  & \mem_reg|registers[2][14]~q ) ) ) ) # ( !\mem_reg|registers[1][14]~q  & ( 
// !\ins_mem|memory~17_combout  & ( (\ins_mem|memory~20_combout  & \mem_reg|registers[2][14]~q ) ) ) )

	.dataa(gnd),
	.datab(!\ins_mem|memory~20_combout ),
	.datac(!\mem_reg|registers[3][14]~q ),
	.datad(!\mem_reg|registers[2][14]~q ),
	.datae(!\mem_reg|registers[1][14]~q ),
	.dataf(!\ins_mem|memory~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux49~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux49~8 .extended_lut = "off";
defparam \mem_reg|Mux49~8 .lut_mask = 64'h003300330303CFCF;
defparam \mem_reg|Mux49~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y14_N30
cyclonev_lcell_comb \mem_reg|Mux49~9 (
// Equation(s):
// \mem_reg|Mux49~9_combout  = ( \mem_reg|Mux49~5_combout  & ( \mem_reg|Mux49~8_combout  & ( (!\ins_mem|memory~23_combout ) # ((!\ins_mem|memory~26_combout  & (\mem_reg|Mux49~7_combout )) # (\ins_mem|memory~26_combout  & ((\mem_reg|Mux49~6_combout )))) ) ) ) 
// # ( !\mem_reg|Mux49~5_combout  & ( \mem_reg|Mux49~8_combout  & ( (!\ins_mem|memory~26_combout  & (((!\ins_mem|memory~23_combout )) # (\mem_reg|Mux49~7_combout ))) # (\ins_mem|memory~26_combout  & (((\ins_mem|memory~23_combout  & \mem_reg|Mux49~6_combout 
// )))) ) ) ) # ( \mem_reg|Mux49~5_combout  & ( !\mem_reg|Mux49~8_combout  & ( (!\ins_mem|memory~26_combout  & (\mem_reg|Mux49~7_combout  & (\ins_mem|memory~23_combout ))) # (\ins_mem|memory~26_combout  & (((!\ins_mem|memory~23_combout ) # 
// (\mem_reg|Mux49~6_combout )))) ) ) ) # ( !\mem_reg|Mux49~5_combout  & ( !\mem_reg|Mux49~8_combout  & ( (\ins_mem|memory~23_combout  & ((!\ins_mem|memory~26_combout  & (\mem_reg|Mux49~7_combout )) # (\ins_mem|memory~26_combout  & ((\mem_reg|Mux49~6_combout 
// ))))) ) ) )

	.dataa(!\ins_mem|memory~26_combout ),
	.datab(!\mem_reg|Mux49~7_combout ),
	.datac(!\ins_mem|memory~23_combout ),
	.datad(!\mem_reg|Mux49~6_combout ),
	.datae(!\mem_reg|Mux49~5_combout ),
	.dataf(!\mem_reg|Mux49~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux49~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux49~9 .extended_lut = "off";
defparam \mem_reg|Mux49~9 .lut_mask = 64'h02075257A2A7F2F7;
defparam \mem_reg|Mux49~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y14_N24
cyclonev_lcell_comb \mem_reg|Mux49~10 (
// Equation(s):
// \mem_reg|Mux49~10_combout  = (!\ins_mem|memory~7_combout  & (\mem_reg|Mux49~9_combout )) # (\ins_mem|memory~7_combout  & ((\mem_reg|Mux49~4_combout )))

	.dataa(!\mem_reg|Mux49~9_combout ),
	.datab(!\ins_mem|memory~7_combout ),
	.datac(gnd),
	.datad(!\mem_reg|Mux49~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux49~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux49~10 .extended_lut = "off";
defparam \mem_reg|Mux49~10 .lut_mask = 64'h4477447744774477;
defparam \mem_reg|Mux49~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y14_N6
cyclonev_lcell_comb \Branch_U|Mux_32x1_Select|Mux0~1 (
// Equation(s):
// \Branch_U|Mux_32x1_Select|Mux0~1_combout  = ( \mem_reg|Mux16~4_combout  & ( \mem_reg|Mux48~10_combout  & ( (!\mem_reg|Mux49~10_combout  & (!\mem_reg|Mux17~4_combout  & (!\mem_reg|Mux15~4_combout  $ (\mem_reg|Mux47~10_combout )))) # 
// (\mem_reg|Mux49~10_combout  & (\mem_reg|Mux17~4_combout  & (!\mem_reg|Mux15~4_combout  $ (\mem_reg|Mux47~10_combout )))) ) ) ) # ( !\mem_reg|Mux16~4_combout  & ( !\mem_reg|Mux48~10_combout  & ( (!\mem_reg|Mux49~10_combout  & (!\mem_reg|Mux17~4_combout  & 
// (!\mem_reg|Mux15~4_combout  $ (\mem_reg|Mux47~10_combout )))) # (\mem_reg|Mux49~10_combout  & (\mem_reg|Mux17~4_combout  & (!\mem_reg|Mux15~4_combout  $ (\mem_reg|Mux47~10_combout )))) ) ) )

	.dataa(!\mem_reg|Mux49~10_combout ),
	.datab(!\mem_reg|Mux15~4_combout ),
	.datac(!\mem_reg|Mux17~4_combout ),
	.datad(!\mem_reg|Mux47~10_combout ),
	.datae(!\mem_reg|Mux16~4_combout ),
	.dataf(!\mem_reg|Mux48~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Branch_U|Mux_32x1_Select|Mux0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Branch_U|Mux_32x1_Select|Mux0~1 .extended_lut = "off";
defparam \Branch_U|Mux_32x1_Select|Mux0~1 .lut_mask = 64'h8421000000008421;
defparam \Branch_U|Mux_32x1_Select|Mux0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y14_N33
cyclonev_lcell_comb \con_unit|alua|and_2~0 (
// Equation(s):
// \con_unit|alua|and_2~0_combout  = ( !\ins_mem|instruction[4]~1_combout  & ( !\ins_mem|LessThan0~2_combout  & ( (\ins_mem|instruction[5]~2_combout  & (\ins_mem|memory~30_combout  & !\ins_mem|instruction[2]~4_combout )) ) ) )

	.dataa(!\ins_mem|instruction[5]~2_combout ),
	.datab(!\ins_mem|memory~30_combout ),
	.datac(!\ins_mem|instruction[2]~4_combout ),
	.datad(gnd),
	.datae(!\ins_mem|instruction[4]~1_combout ),
	.dataf(!\ins_mem|LessThan0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\con_unit|alua|and_2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \con_unit|alua|and_2~0 .extended_lut = "off";
defparam \con_unit|alua|and_2~0 .lut_mask = 64'h1010000000000000;
defparam \con_unit|alua|and_2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y14_N6
cyclonev_lcell_comb \Branch_U|Mux_32x1_Select|Mux0~5 (
// Equation(s):
// \Branch_U|Mux_32x1_Select|Mux0~5_combout  = ( \mem_reg|Mux31~4_combout  & ( \mem_reg|Mux63~10_combout  & ( (\con_unit|alua|and_2~0_combout  & (!\ins_mem|instruction[13]~0_combout  & (!\mem_reg|Mux62~10_combout  $ (\mem_reg|Mux30~4_combout )))) ) ) ) # ( 
// !\mem_reg|Mux31~4_combout  & ( !\mem_reg|Mux63~10_combout  & ( (\con_unit|alua|and_2~0_combout  & (!\ins_mem|instruction[13]~0_combout  & (!\mem_reg|Mux62~10_combout  $ (\mem_reg|Mux30~4_combout )))) ) ) )

	.dataa(!\mem_reg|Mux62~10_combout ),
	.datab(!\con_unit|alua|and_2~0_combout ),
	.datac(!\mem_reg|Mux30~4_combout ),
	.datad(!\ins_mem|instruction[13]~0_combout ),
	.datae(!\mem_reg|Mux31~4_combout ),
	.dataf(!\mem_reg|Mux63~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Branch_U|Mux_32x1_Select|Mux0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Branch_U|Mux_32x1_Select|Mux0~5 .extended_lut = "off";
defparam \Branch_U|Mux_32x1_Select|Mux0~5 .lut_mask = 64'h2100000000002100;
defparam \Branch_U|Mux_32x1_Select|Mux0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y12_N12
cyclonev_lcell_comb \Branch_U|Mux_32x1_Select|Mux0~2 (
// Equation(s):
// \Branch_U|Mux_32x1_Select|Mux0~2_combout  = ( \mem_reg|Mux18~4_combout  & ( \mem_reg|Mux50~10_combout  & ( (!\mem_reg|Mux20~4_combout  & (!\mem_reg|Mux52~10_combout  & (!\mem_reg|Mux51~10_combout  $ (\mem_reg|Mux19~4_combout )))) # 
// (\mem_reg|Mux20~4_combout  & (\mem_reg|Mux52~10_combout  & (!\mem_reg|Mux51~10_combout  $ (\mem_reg|Mux19~4_combout )))) ) ) ) # ( !\mem_reg|Mux18~4_combout  & ( !\mem_reg|Mux50~10_combout  & ( (!\mem_reg|Mux20~4_combout  & (!\mem_reg|Mux52~10_combout  & 
// (!\mem_reg|Mux51~10_combout  $ (\mem_reg|Mux19~4_combout )))) # (\mem_reg|Mux20~4_combout  & (\mem_reg|Mux52~10_combout  & (!\mem_reg|Mux51~10_combout  $ (\mem_reg|Mux19~4_combout )))) ) ) )

	.dataa(!\mem_reg|Mux20~4_combout ),
	.datab(!\mem_reg|Mux51~10_combout ),
	.datac(!\mem_reg|Mux52~10_combout ),
	.datad(!\mem_reg|Mux19~4_combout ),
	.datae(!\mem_reg|Mux18~4_combout ),
	.dataf(!\mem_reg|Mux50~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Branch_U|Mux_32x1_Select|Mux0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Branch_U|Mux_32x1_Select|Mux0~2 .extended_lut = "off";
defparam \Branch_U|Mux_32x1_Select|Mux0~2 .lut_mask = 64'h8421000000008421;
defparam \Branch_U|Mux_32x1_Select|Mux0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y12_N50
dffeas \mem_reg|registers[13][9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux22~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[13][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[13][9] .is_wysiwyg = "true";
defparam \mem_reg|registers[13][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y11_N50
dffeas \mem_reg|registers[1][9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_reg|registers[1][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[1][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[1][9] .is_wysiwyg = "true";
defparam \mem_reg|registers[1][9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y12_N51
cyclonev_lcell_comb \mem_reg|Mux22~1 (
// Equation(s):
// \mem_reg|Mux22~1_combout  = ( \ins_mem|memory~36_combout  & ( \ins_mem|memory~34_combout  & ( \mem_reg|registers[13][9]~q  ) ) ) # ( !\ins_mem|memory~36_combout  & ( \ins_mem|memory~34_combout  & ( \mem_reg|registers[5][9]~q  ) ) ) # ( 
// \ins_mem|memory~36_combout  & ( !\ins_mem|memory~34_combout  & ( \mem_reg|registers[9][9]~q  ) ) ) # ( !\ins_mem|memory~36_combout  & ( !\ins_mem|memory~34_combout  & ( \mem_reg|registers[1][9]~q  ) ) )

	.dataa(!\mem_reg|registers[13][9]~q ),
	.datab(!\mem_reg|registers[5][9]~q ),
	.datac(!\mem_reg|registers[1][9]~q ),
	.datad(!\mem_reg|registers[9][9]~q ),
	.datae(!\ins_mem|memory~36_combout ),
	.dataf(!\ins_mem|memory~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux22~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux22~1 .extended_lut = "off";
defparam \mem_reg|Mux22~1 .lut_mask = 64'h0F0F00FF33335555;
defparam \mem_reg|Mux22~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y11_N37
dffeas \mem_reg|registers[2][9]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_reg|registers[2][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[2][9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[2][9]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_reg|registers[2][9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y11_N10
dffeas \mem_reg|registers[6][9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux22~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[6][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[6][9] .is_wysiwyg = "true";
defparam \mem_reg|registers[6][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y12_N53
dffeas \mem_reg|registers[10][9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux22~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[10][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[10][9] .is_wysiwyg = "true";
defparam \mem_reg|registers[10][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y12_N39
cyclonev_lcell_comb \mem_reg|Mux22~2 (
// Equation(s):
// \mem_reg|Mux22~2_combout  = ( \ins_mem|memory~34_combout  & ( \ins_mem|memory~36_combout  & ( \mem_reg|registers[14][9]~q  ) ) ) # ( !\ins_mem|memory~34_combout  & ( \ins_mem|memory~36_combout  & ( \mem_reg|registers[10][9]~q  ) ) ) # ( 
// \ins_mem|memory~34_combout  & ( !\ins_mem|memory~36_combout  & ( \mem_reg|registers[6][9]~q  ) ) ) # ( !\ins_mem|memory~34_combout  & ( !\ins_mem|memory~36_combout  & ( \mem_reg|registers[2][9]~DUPLICATE_q  ) ) )

	.dataa(!\mem_reg|registers[14][9]~q ),
	.datab(!\mem_reg|registers[2][9]~DUPLICATE_q ),
	.datac(!\mem_reg|registers[6][9]~q ),
	.datad(!\mem_reg|registers[10][9]~q ),
	.datae(!\ins_mem|memory~34_combout ),
	.dataf(!\ins_mem|memory~36_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux22~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux22~2 .extended_lut = "off";
defparam \mem_reg|Mux22~2 .lut_mask = 64'h33330F0F00FF5555;
defparam \mem_reg|Mux22~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y12_N36
cyclonev_lcell_comb \mem_reg|Mux22~0 (
// Equation(s):
// \mem_reg|Mux22~0_combout  = ( \ins_mem|memory~33_combout  & ( \mem_reg|registers[4][9]~q  & ( (!\ins_mem|memory~36_combout  & (((\ins_mem|memory~10_combout )))) # (\ins_mem|memory~36_combout  & ((!\ins_mem|memory~10_combout  & (\mem_reg|registers[8][9]~q 
// )) # (\ins_mem|memory~10_combout  & ((\mem_reg|registers[12][9]~q ))))) ) ) ) # ( !\ins_mem|memory~33_combout  & ( \mem_reg|registers[4][9]~q  & ( (\mem_reg|registers[8][9]~q  & \ins_mem|memory~36_combout ) ) ) ) # ( \ins_mem|memory~33_combout  & ( 
// !\mem_reg|registers[4][9]~q  & ( (\ins_mem|memory~36_combout  & ((!\ins_mem|memory~10_combout  & (\mem_reg|registers[8][9]~q )) # (\ins_mem|memory~10_combout  & ((\mem_reg|registers[12][9]~q ))))) ) ) ) # ( !\ins_mem|memory~33_combout  & ( 
// !\mem_reg|registers[4][9]~q  & ( (\mem_reg|registers[8][9]~q  & \ins_mem|memory~36_combout ) ) ) )

	.dataa(!\mem_reg|registers[8][9]~q ),
	.datab(!\ins_mem|memory~36_combout ),
	.datac(!\mem_reg|registers[12][9]~q ),
	.datad(!\ins_mem|memory~10_combout ),
	.datae(!\ins_mem|memory~33_combout ),
	.dataf(!\mem_reg|registers[4][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux22~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux22~0 .extended_lut = "off";
defparam \mem_reg|Mux22~0 .lut_mask = 64'h11111103111111CF;
defparam \mem_reg|Mux22~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y11_N14
dffeas \mem_reg|registers[7][9]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux22~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[7][9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[7][9]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_reg|registers[7][9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y11_N39
cyclonev_lcell_comb \mem_reg|Mux22~3 (
// Equation(s):
// \mem_reg|Mux22~3_combout  = ( \ins_mem|memory~36_combout  & ( \ins_mem|memory~34_combout  & ( \mem_reg|registers[15][9]~q  ) ) ) # ( !\ins_mem|memory~36_combout  & ( \ins_mem|memory~34_combout  & ( \mem_reg|registers[7][9]~DUPLICATE_q  ) ) ) # ( 
// \ins_mem|memory~36_combout  & ( !\ins_mem|memory~34_combout  & ( \mem_reg|registers[11][9]~q  ) ) ) # ( !\ins_mem|memory~36_combout  & ( !\ins_mem|memory~34_combout  & ( \mem_reg|registers[3][9]~q  ) ) )

	.dataa(!\mem_reg|registers[11][9]~q ),
	.datab(!\mem_reg|registers[15][9]~q ),
	.datac(!\mem_reg|registers[7][9]~DUPLICATE_q ),
	.datad(!\mem_reg|registers[3][9]~q ),
	.datae(!\ins_mem|memory~36_combout ),
	.dataf(!\ins_mem|memory~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux22~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux22~3 .extended_lut = "off";
defparam \mem_reg|Mux22~3 .lut_mask = 64'h00FF55550F0F3333;
defparam \mem_reg|Mux22~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y12_N33
cyclonev_lcell_comb \mem_reg|Mux22~4 (
// Equation(s):
// \mem_reg|Mux22~4_combout  = ( \mem_reg|Mux22~0_combout  & ( \mem_reg|Mux22~3_combout  & ( (!\ins_mem|memory~39_combout  & (((!\ins_mem|memory~32_combout ) # (\mem_reg|Mux22~2_combout )))) # (\ins_mem|memory~39_combout  & (((\ins_mem|memory~32_combout )) # 
// (\mem_reg|Mux22~1_combout ))) ) ) ) # ( !\mem_reg|Mux22~0_combout  & ( \mem_reg|Mux22~3_combout  & ( (!\ins_mem|memory~39_combout  & (((\ins_mem|memory~32_combout  & \mem_reg|Mux22~2_combout )))) # (\ins_mem|memory~39_combout  & 
// (((\ins_mem|memory~32_combout )) # (\mem_reg|Mux22~1_combout ))) ) ) ) # ( \mem_reg|Mux22~0_combout  & ( !\mem_reg|Mux22~3_combout  & ( (!\ins_mem|memory~39_combout  & (((!\ins_mem|memory~32_combout ) # (\mem_reg|Mux22~2_combout )))) # 
// (\ins_mem|memory~39_combout  & (\mem_reg|Mux22~1_combout  & (!\ins_mem|memory~32_combout ))) ) ) ) # ( !\mem_reg|Mux22~0_combout  & ( !\mem_reg|Mux22~3_combout  & ( (!\ins_mem|memory~39_combout  & (((\ins_mem|memory~32_combout  & \mem_reg|Mux22~2_combout 
// )))) # (\ins_mem|memory~39_combout  & (\mem_reg|Mux22~1_combout  & (!\ins_mem|memory~32_combout ))) ) ) )

	.dataa(!\mem_reg|Mux22~1_combout ),
	.datab(!\ins_mem|memory~39_combout ),
	.datac(!\ins_mem|memory~32_combout ),
	.datad(!\mem_reg|Mux22~2_combout ),
	.datae(!\mem_reg|Mux22~0_combout ),
	.dataf(!\mem_reg|Mux22~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux22~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux22~4 .extended_lut = "off";
defparam \mem_reg|Mux22~4 .lut_mask = 64'h101CD0DC131FD3DF;
defparam \mem_reg|Mux22~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y12_N30
cyclonev_lcell_comb \Branch_U|Mux_32x1_Select|Mux0~3 (
// Equation(s):
// \Branch_U|Mux_32x1_Select|Mux0~3_combout  = ( \mem_reg|Mux54~10_combout  & ( \mem_reg|Mux53~10_combout  & ( (\mem_reg|Mux22~4_combout  & (\mem_reg|Mux21~4_combout  & (!\mem_reg|Mux55~10_combout  $ (\mem_reg|Mux23~4_combout )))) ) ) ) # ( 
// !\mem_reg|Mux54~10_combout  & ( \mem_reg|Mux53~10_combout  & ( (!\mem_reg|Mux22~4_combout  & (\mem_reg|Mux21~4_combout  & (!\mem_reg|Mux55~10_combout  $ (\mem_reg|Mux23~4_combout )))) ) ) ) # ( \mem_reg|Mux54~10_combout  & ( !\mem_reg|Mux53~10_combout  & 
// ( (\mem_reg|Mux22~4_combout  & (!\mem_reg|Mux21~4_combout  & (!\mem_reg|Mux55~10_combout  $ (\mem_reg|Mux23~4_combout )))) ) ) ) # ( !\mem_reg|Mux54~10_combout  & ( !\mem_reg|Mux53~10_combout  & ( (!\mem_reg|Mux22~4_combout  & (!\mem_reg|Mux21~4_combout  
// & (!\mem_reg|Mux55~10_combout  $ (\mem_reg|Mux23~4_combout )))) ) ) )

	.dataa(!\mem_reg|Mux22~4_combout ),
	.datab(!\mem_reg|Mux55~10_combout ),
	.datac(!\mem_reg|Mux21~4_combout ),
	.datad(!\mem_reg|Mux23~4_combout ),
	.datae(!\mem_reg|Mux54~10_combout ),
	.dataf(!\mem_reg|Mux53~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Branch_U|Mux_32x1_Select|Mux0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Branch_U|Mux_32x1_Select|Mux0~3 .extended_lut = "off";
defparam \Branch_U|Mux_32x1_Select|Mux0~3 .lut_mask = 64'h8020401008020401;
defparam \Branch_U|Mux_32x1_Select|Mux0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y11_N0
cyclonev_lcell_comb \Branch_U|Mux_32x1_Select|Mux0~6 (
// Equation(s):
// \Branch_U|Mux_32x1_Select|Mux0~6_combout  = ( \mem_reg|Mux60~10_combout  & ( \mem_reg|Mux61~10_combout  & ( (\mem_reg|Mux29~4_combout  & (\mem_reg|Mux28~4_combout  & (!\mem_reg|Mux27~4_combout  $ (\mem_reg|Mux59~10_combout )))) ) ) ) # ( 
// !\mem_reg|Mux60~10_combout  & ( \mem_reg|Mux61~10_combout  & ( (\mem_reg|Mux29~4_combout  & (!\mem_reg|Mux28~4_combout  & (!\mem_reg|Mux27~4_combout  $ (\mem_reg|Mux59~10_combout )))) ) ) ) # ( \mem_reg|Mux60~10_combout  & ( !\mem_reg|Mux61~10_combout  & 
// ( (!\mem_reg|Mux29~4_combout  & (\mem_reg|Mux28~4_combout  & (!\mem_reg|Mux27~4_combout  $ (\mem_reg|Mux59~10_combout )))) ) ) ) # ( !\mem_reg|Mux60~10_combout  & ( !\mem_reg|Mux61~10_combout  & ( (!\mem_reg|Mux29~4_combout  & (!\mem_reg|Mux28~4_combout  
// & (!\mem_reg|Mux27~4_combout  $ (\mem_reg|Mux59~10_combout )))) ) ) )

	.dataa(!\mem_reg|Mux27~4_combout ),
	.datab(!\mem_reg|Mux29~4_combout ),
	.datac(!\mem_reg|Mux59~10_combout ),
	.datad(!\mem_reg|Mux28~4_combout ),
	.datae(!\mem_reg|Mux60~10_combout ),
	.dataf(!\mem_reg|Mux61~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Branch_U|Mux_32x1_Select|Mux0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Branch_U|Mux_32x1_Select|Mux0~6 .extended_lut = "off";
defparam \Branch_U|Mux_32x1_Select|Mux0~6 .lut_mask = 64'h8400008421000021;
defparam \Branch_U|Mux_32x1_Select|Mux0~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y13_N47
dffeas \mem_reg|registers[3][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux25~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[3][6] .is_wysiwyg = "true";
defparam \mem_reg|registers[3][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y13_N50
dffeas \mem_reg|registers[2][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux25~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[2][6] .is_wysiwyg = "true";
defparam \mem_reg|registers[2][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y13_N51
cyclonev_lcell_comb \mem_reg|Mux25~0 (
// Equation(s):
// \mem_reg|Mux25~0_combout  = ( \ins_mem|memory~32_combout  & ( \ins_mem|memory~4_combout  & ( (!\ins_mem|memory~5_combout  & ((\mem_reg|registers[2][6]~q ))) # (\ins_mem|memory~5_combout  & (\mem_reg|registers[3][6]~q )) ) ) ) # ( 
// !\ins_mem|memory~32_combout  & ( \ins_mem|memory~4_combout  & ( (\mem_reg|registers[1][6]~q  & \ins_mem|memory~5_combout ) ) ) ) # ( \ins_mem|memory~32_combout  & ( !\ins_mem|memory~4_combout  & ( \mem_reg|registers[2][6]~q  ) ) )

	.dataa(!\mem_reg|registers[1][6]~q ),
	.datab(!\ins_mem|memory~5_combout ),
	.datac(!\mem_reg|registers[3][6]~q ),
	.datad(!\mem_reg|registers[2][6]~q ),
	.datae(!\ins_mem|memory~32_combout ),
	.dataf(!\ins_mem|memory~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux25~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux25~0 .extended_lut = "off";
defparam \mem_reg|Mux25~0 .lut_mask = 64'h000000FF111103CF;
defparam \mem_reg|Mux25~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y11_N54
cyclonev_lcell_comb \mem_reg|Mux25~2 (
// Equation(s):
// \mem_reg|Mux25~2_combout  = ( \ins_mem|memory~32_combout  & ( \ins_mem|memory~39_combout  & ( \mem_reg|registers[11][6]~q  ) ) ) # ( !\ins_mem|memory~32_combout  & ( \ins_mem|memory~39_combout  & ( \mem_reg|registers[9][6]~q  ) ) ) # ( 
// \ins_mem|memory~32_combout  & ( !\ins_mem|memory~39_combout  & ( \mem_reg|registers[10][6]~DUPLICATE_q  ) ) ) # ( !\ins_mem|memory~32_combout  & ( !\ins_mem|memory~39_combout  & ( \mem_reg|registers[8][6]~q  ) ) )

	.dataa(!\mem_reg|registers[9][6]~q ),
	.datab(!\mem_reg|registers[11][6]~q ),
	.datac(!\mem_reg|registers[8][6]~q ),
	.datad(!\mem_reg|registers[10][6]~DUPLICATE_q ),
	.datae(!\ins_mem|memory~32_combout ),
	.dataf(!\ins_mem|memory~39_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux25~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux25~2 .extended_lut = "off";
defparam \mem_reg|Mux25~2 .lut_mask = 64'h0F0F00FF55553333;
defparam \mem_reg|Mux25~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y12_N23
dffeas \mem_reg|registers[13][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux25~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[13][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[13][6] .is_wysiwyg = "true";
defparam \mem_reg|registers[13][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y13_N21
cyclonev_lcell_comb \mem_reg|Mux25~3 (
// Equation(s):
// \mem_reg|Mux25~3_combout  = ( \ins_mem|memory~32_combout  & ( \ins_mem|memory~39_combout  & ( \mem_reg|registers[15][6]~q  ) ) ) # ( !\ins_mem|memory~32_combout  & ( \ins_mem|memory~39_combout  & ( \mem_reg|registers[13][6]~q  ) ) ) # ( 
// \ins_mem|memory~32_combout  & ( !\ins_mem|memory~39_combout  & ( \mem_reg|registers[14][6]~q  ) ) ) # ( !\ins_mem|memory~32_combout  & ( !\ins_mem|memory~39_combout  & ( \mem_reg|registers[12][6]~q  ) ) )

	.dataa(!\mem_reg|registers[15][6]~q ),
	.datab(!\mem_reg|registers[14][6]~q ),
	.datac(!\mem_reg|registers[12][6]~q ),
	.datad(!\mem_reg|registers[13][6]~q ),
	.datae(!\ins_mem|memory~32_combout ),
	.dataf(!\ins_mem|memory~39_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux25~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux25~3 .extended_lut = "off";
defparam \mem_reg|Mux25~3 .lut_mask = 64'h0F0F333300FF5555;
defparam \mem_reg|Mux25~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y9_N45
cyclonev_lcell_comb \mem_reg|Mux25~1 (
// Equation(s):
// \mem_reg|Mux25~1_combout  = ( \ins_mem|memory~32_combout  & ( \ins_mem|memory~39_combout  & ( \mem_reg|registers[7][6]~q  ) ) ) # ( !\ins_mem|memory~32_combout  & ( \ins_mem|memory~39_combout  & ( \mem_reg|registers[5][6]~DUPLICATE_q  ) ) ) # ( 
// \ins_mem|memory~32_combout  & ( !\ins_mem|memory~39_combout  & ( \mem_reg|registers[6][6]~q  ) ) ) # ( !\ins_mem|memory~32_combout  & ( !\ins_mem|memory~39_combout  & ( \mem_reg|registers[4][6]~q  ) ) )

	.dataa(!\mem_reg|registers[7][6]~q ),
	.datab(!\mem_reg|registers[6][6]~q ),
	.datac(!\mem_reg|registers[4][6]~q ),
	.datad(!\mem_reg|registers[5][6]~DUPLICATE_q ),
	.datae(!\ins_mem|memory~32_combout ),
	.dataf(!\ins_mem|memory~39_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux25~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux25~1 .extended_lut = "off";
defparam \mem_reg|Mux25~1 .lut_mask = 64'h0F0F333300FF5555;
defparam \mem_reg|Mux25~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y13_N15
cyclonev_lcell_comb \mem_reg|Mux25~4 (
// Equation(s):
// \mem_reg|Mux25~4_combout  = ( \mem_reg|Mux25~3_combout  & ( \mem_reg|Mux25~1_combout  & ( ((!\ins_mem|memory~36_combout  & (\mem_reg|Mux25~0_combout )) # (\ins_mem|memory~36_combout  & ((\mem_reg|Mux25~2_combout )))) # (\ins_mem|memory~34_combout ) ) ) ) 
// # ( !\mem_reg|Mux25~3_combout  & ( \mem_reg|Mux25~1_combout  & ( (!\ins_mem|memory~34_combout  & ((!\ins_mem|memory~36_combout  & (\mem_reg|Mux25~0_combout )) # (\ins_mem|memory~36_combout  & ((\mem_reg|Mux25~2_combout ))))) # (\ins_mem|memory~34_combout  
// & (((!\ins_mem|memory~36_combout )))) ) ) ) # ( \mem_reg|Mux25~3_combout  & ( !\mem_reg|Mux25~1_combout  & ( (!\ins_mem|memory~34_combout  & ((!\ins_mem|memory~36_combout  & (\mem_reg|Mux25~0_combout )) # (\ins_mem|memory~36_combout  & 
// ((\mem_reg|Mux25~2_combout ))))) # (\ins_mem|memory~34_combout  & (((\ins_mem|memory~36_combout )))) ) ) ) # ( !\mem_reg|Mux25~3_combout  & ( !\mem_reg|Mux25~1_combout  & ( (!\ins_mem|memory~34_combout  & ((!\ins_mem|memory~36_combout  & 
// (\mem_reg|Mux25~0_combout )) # (\ins_mem|memory~36_combout  & ((\mem_reg|Mux25~2_combout ))))) ) ) )

	.dataa(!\mem_reg|Mux25~0_combout ),
	.datab(!\ins_mem|memory~34_combout ),
	.datac(!\ins_mem|memory~36_combout ),
	.datad(!\mem_reg|Mux25~2_combout ),
	.datae(!\mem_reg|Mux25~3_combout ),
	.dataf(!\mem_reg|Mux25~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux25~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux25~4 .extended_lut = "off";
defparam \mem_reg|Mux25~4 .lut_mask = 64'h404C434F707C737F;
defparam \mem_reg|Mux25~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y13_N0
cyclonev_lcell_comb \Branch_U|Mux_32x1_Select|Mux0~4 (
// Equation(s):
// \Branch_U|Mux_32x1_Select|Mux0~4_combout  = ( \mem_reg|Mux26~4_combout  & ( \mem_reg|Mux57~10_combout  & ( (\mem_reg|Mux58~10_combout  & (\mem_reg|Mux25~4_combout  & (!\mem_reg|Mux56~10_combout  $ (\mem_reg|Mux24~4_combout )))) ) ) ) # ( 
// !\mem_reg|Mux26~4_combout  & ( \mem_reg|Mux57~10_combout  & ( (!\mem_reg|Mux58~10_combout  & (\mem_reg|Mux25~4_combout  & (!\mem_reg|Mux56~10_combout  $ (\mem_reg|Mux24~4_combout )))) ) ) ) # ( \mem_reg|Mux26~4_combout  & ( !\mem_reg|Mux57~10_combout  & ( 
// (\mem_reg|Mux58~10_combout  & (!\mem_reg|Mux25~4_combout  & (!\mem_reg|Mux56~10_combout  $ (\mem_reg|Mux24~4_combout )))) ) ) ) # ( !\mem_reg|Mux26~4_combout  & ( !\mem_reg|Mux57~10_combout  & ( (!\mem_reg|Mux58~10_combout  & (!\mem_reg|Mux25~4_combout  & 
// (!\mem_reg|Mux56~10_combout  $ (\mem_reg|Mux24~4_combout )))) ) ) )

	.dataa(!\mem_reg|Mux56~10_combout ),
	.datab(!\mem_reg|Mux58~10_combout ),
	.datac(!\mem_reg|Mux24~4_combout ),
	.datad(!\mem_reg|Mux25~4_combout ),
	.datae(!\mem_reg|Mux26~4_combout ),
	.dataf(!\mem_reg|Mux57~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Branch_U|Mux_32x1_Select|Mux0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Branch_U|Mux_32x1_Select|Mux0~4 .extended_lut = "off";
defparam \Branch_U|Mux_32x1_Select|Mux0~4 .lut_mask = 64'h8400210000840021;
defparam \Branch_U|Mux_32x1_Select|Mux0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y12_N27
cyclonev_lcell_comb \Branch_U|Mux_32x1_Select|Mux0~7 (
// Equation(s):
// \Branch_U|Mux_32x1_Select|Mux0~7_combout  = ( \Branch_U|Mux_32x1_Select|Mux0~4_combout  & ( (\Branch_U|Mux_32x1_Select|Mux0~5_combout  & (\Branch_U|Mux_32x1_Select|Mux0~2_combout  & (\Branch_U|Mux_32x1_Select|Mux0~3_combout  & 
// \Branch_U|Mux_32x1_Select|Mux0~6_combout ))) ) )

	.dataa(!\Branch_U|Mux_32x1_Select|Mux0~5_combout ),
	.datab(!\Branch_U|Mux_32x1_Select|Mux0~2_combout ),
	.datac(!\Branch_U|Mux_32x1_Select|Mux0~3_combout ),
	.datad(!\Branch_U|Mux_32x1_Select|Mux0~6_combout ),
	.datae(gnd),
	.dataf(!\Branch_U|Mux_32x1_Select|Mux0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Branch_U|Mux_32x1_Select|Mux0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Branch_U|Mux_32x1_Select|Mux0~7 .extended_lut = "off";
defparam \Branch_U|Mux_32x1_Select|Mux0~7 .lut_mask = 64'h0000000000010001;
defparam \Branch_U|Mux_32x1_Select|Mux0~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y13_N54
cyclonev_lcell_comb \Branch_U|Mux_32x1_Select|Mux0~0 (
// Equation(s):
// \Branch_U|Mux_32x1_Select|Mux0~0_combout  = ( \ins_mem|instruction[5]~2_combout  & ( (\ins_mem|instruction[0]~3_combout  & (!\ins_mem|instruction[4]~1_combout  & \ins_mem|instruction[2]~4_combout )) ) )

	.dataa(gnd),
	.datab(!\ins_mem|instruction[0]~3_combout ),
	.datac(!\ins_mem|instruction[4]~1_combout ),
	.datad(!\ins_mem|instruction[2]~4_combout ),
	.datae(!\ins_mem|instruction[5]~2_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Branch_U|Mux_32x1_Select|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Branch_U|Mux_32x1_Select|Mux0~0 .extended_lut = "off";
defparam \Branch_U|Mux_32x1_Select|Mux0~0 .lut_mask = 64'h0000003000000030;
defparam \Branch_U|Mux_32x1_Select|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y10_N19
dffeas \mem_reg|registers[8][18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_reg|registers[8][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[8][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[8][18] .is_wysiwyg = "true";
defparam \mem_reg|registers[8][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y11_N5
dffeas \mem_reg|registers[9][18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_reg|registers[9][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[9][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[9][18] .is_wysiwyg = "true";
defparam \mem_reg|registers[9][18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y12_N21
cyclonev_lcell_comb \mem_reg|Mux13~2 (
// Equation(s):
// \mem_reg|Mux13~2_combout  = ( \mem_reg|registers[10][18]~q  & ( \ins_mem|memory~39_combout  & ( (!\ins_mem|memory~32_combout  & (\mem_reg|registers[9][18]~q )) # (\ins_mem|memory~32_combout  & ((\mem_reg|registers[11][18]~q ))) ) ) ) # ( 
// !\mem_reg|registers[10][18]~q  & ( \ins_mem|memory~39_combout  & ( (!\ins_mem|memory~32_combout  & (\mem_reg|registers[9][18]~q )) # (\ins_mem|memory~32_combout  & ((\mem_reg|registers[11][18]~q ))) ) ) ) # ( \mem_reg|registers[10][18]~q  & ( 
// !\ins_mem|memory~39_combout  & ( (\ins_mem|memory~32_combout ) # (\mem_reg|registers[8][18]~q ) ) ) ) # ( !\mem_reg|registers[10][18]~q  & ( !\ins_mem|memory~39_combout  & ( (\mem_reg|registers[8][18]~q  & !\ins_mem|memory~32_combout ) ) ) )

	.dataa(!\mem_reg|registers[8][18]~q ),
	.datab(!\mem_reg|registers[9][18]~q ),
	.datac(!\ins_mem|memory~32_combout ),
	.datad(!\mem_reg|registers[11][18]~q ),
	.datae(!\mem_reg|registers[10][18]~q ),
	.dataf(!\ins_mem|memory~39_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux13~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux13~2 .extended_lut = "off";
defparam \mem_reg|Mux13~2 .lut_mask = 64'h50505F5F303F303F;
defparam \mem_reg|Mux13~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y12_N39
cyclonev_lcell_comb \mem_reg|Mux13~0 (
// Equation(s):
// \mem_reg|Mux13~0_combout  = ( \ins_mem|memory~32_combout  & ( \ins_mem|memory~4_combout  & ( (!\ins_mem|memory~5_combout  & (\mem_reg|registers[2][18]~DUPLICATE_q )) # (\ins_mem|memory~5_combout  & ((\mem_reg|registers[3][18]~q ))) ) ) ) # ( 
// !\ins_mem|memory~32_combout  & ( \ins_mem|memory~4_combout  & ( (\ins_mem|memory~5_combout  & \mem_reg|registers[1][18]~q ) ) ) ) # ( \ins_mem|memory~32_combout  & ( !\ins_mem|memory~4_combout  & ( \mem_reg|registers[2][18]~DUPLICATE_q  ) ) )

	.dataa(!\mem_reg|registers[2][18]~DUPLICATE_q ),
	.datab(!\ins_mem|memory~5_combout ),
	.datac(!\mem_reg|registers[3][18]~q ),
	.datad(!\mem_reg|registers[1][18]~q ),
	.datae(!\ins_mem|memory~32_combout ),
	.dataf(!\ins_mem|memory~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux13~0 .extended_lut = "off";
defparam \mem_reg|Mux13~0 .lut_mask = 64'h0000555500334747;
defparam \mem_reg|Mux13~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y12_N33
cyclonev_lcell_comb \mem_reg|Mux13~1 (
// Equation(s):
// \mem_reg|Mux13~1_combout  = ( \ins_mem|memory~39_combout  & ( \ins_mem|memory~32_combout  & ( \mem_reg|registers[7][18]~q  ) ) ) # ( !\ins_mem|memory~39_combout  & ( \ins_mem|memory~32_combout  & ( \mem_reg|registers[6][18]~q  ) ) ) # ( 
// \ins_mem|memory~39_combout  & ( !\ins_mem|memory~32_combout  & ( \mem_reg|registers[5][18]~q  ) ) ) # ( !\ins_mem|memory~39_combout  & ( !\ins_mem|memory~32_combout  & ( \mem_reg|registers[4][18]~q  ) ) )

	.dataa(!\mem_reg|registers[4][18]~q ),
	.datab(!\mem_reg|registers[7][18]~q ),
	.datac(!\mem_reg|registers[6][18]~q ),
	.datad(!\mem_reg|registers[5][18]~q ),
	.datae(!\ins_mem|memory~39_combout ),
	.dataf(!\ins_mem|memory~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux13~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux13~1 .extended_lut = "off";
defparam \mem_reg|Mux13~1 .lut_mask = 64'h555500FF0F0F3333;
defparam \mem_reg|Mux13~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y12_N9
cyclonev_lcell_comb \mem_reg|Mux13~3 (
// Equation(s):
// \mem_reg|Mux13~3_combout  = ( \ins_mem|memory~32_combout  & ( \ins_mem|memory~39_combout  & ( \mem_reg|registers[15][18]~q  ) ) ) # ( !\ins_mem|memory~32_combout  & ( \ins_mem|memory~39_combout  & ( \mem_reg|registers[13][18]~q  ) ) ) # ( 
// \ins_mem|memory~32_combout  & ( !\ins_mem|memory~39_combout  & ( \mem_reg|registers[14][18]~q  ) ) ) # ( !\ins_mem|memory~32_combout  & ( !\ins_mem|memory~39_combout  & ( \mem_reg|registers[12][18]~DUPLICATE_q  ) ) )

	.dataa(!\mem_reg|registers[15][18]~q ),
	.datab(!\mem_reg|registers[13][18]~q ),
	.datac(!\mem_reg|registers[12][18]~DUPLICATE_q ),
	.datad(!\mem_reg|registers[14][18]~q ),
	.datae(!\ins_mem|memory~32_combout ),
	.dataf(!\ins_mem|memory~39_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux13~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux13~3 .extended_lut = "off";
defparam \mem_reg|Mux13~3 .lut_mask = 64'h0F0F00FF33335555;
defparam \mem_reg|Mux13~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y12_N24
cyclonev_lcell_comb \mem_reg|Mux13~4 (
// Equation(s):
// \mem_reg|Mux13~4_combout  = ( \mem_reg|Mux13~1_combout  & ( \mem_reg|Mux13~3_combout  & ( ((!\ins_mem|memory~36_combout  & ((\mem_reg|Mux13~0_combout ))) # (\ins_mem|memory~36_combout  & (\mem_reg|Mux13~2_combout ))) # (\ins_mem|memory~34_combout ) ) ) ) 
// # ( !\mem_reg|Mux13~1_combout  & ( \mem_reg|Mux13~3_combout  & ( (!\ins_mem|memory~36_combout  & (!\ins_mem|memory~34_combout  & ((\mem_reg|Mux13~0_combout )))) # (\ins_mem|memory~36_combout  & (((\mem_reg|Mux13~2_combout )) # (\ins_mem|memory~34_combout 
// ))) ) ) ) # ( \mem_reg|Mux13~1_combout  & ( !\mem_reg|Mux13~3_combout  & ( (!\ins_mem|memory~36_combout  & (((\mem_reg|Mux13~0_combout )) # (\ins_mem|memory~34_combout ))) # (\ins_mem|memory~36_combout  & (!\ins_mem|memory~34_combout  & 
// (\mem_reg|Mux13~2_combout ))) ) ) ) # ( !\mem_reg|Mux13~1_combout  & ( !\mem_reg|Mux13~3_combout  & ( (!\ins_mem|memory~34_combout  & ((!\ins_mem|memory~36_combout  & ((\mem_reg|Mux13~0_combout ))) # (\ins_mem|memory~36_combout  & 
// (\mem_reg|Mux13~2_combout )))) ) ) )

	.dataa(!\ins_mem|memory~36_combout ),
	.datab(!\ins_mem|memory~34_combout ),
	.datac(!\mem_reg|Mux13~2_combout ),
	.datad(!\mem_reg|Mux13~0_combout ),
	.datae(!\mem_reg|Mux13~1_combout ),
	.dataf(!\mem_reg|Mux13~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux13~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux13~4 .extended_lut = "off";
defparam \mem_reg|Mux13~4 .lut_mask = 64'h048C26AE159D37BF;
defparam \mem_reg|Mux13~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y13_N48
cyclonev_lcell_comb \Branch_U|Mux_32x1_Select|Mux0~11 (
// Equation(s):
// \Branch_U|Mux_32x1_Select|Mux0~11_combout  = ( \mem_reg|Mux45~10_combout  & ( \mem_reg|Mux44~10_combout  & ( (\mem_reg|Mux12~4_combout  & (\mem_reg|Mux13~4_combout  & (!\mem_reg|Mux14~4_combout  $ (\mem_reg|Mux46~10_combout )))) ) ) ) # ( 
// !\mem_reg|Mux45~10_combout  & ( \mem_reg|Mux44~10_combout  & ( (\mem_reg|Mux12~4_combout  & (!\mem_reg|Mux13~4_combout  & (!\mem_reg|Mux14~4_combout  $ (\mem_reg|Mux46~10_combout )))) ) ) ) # ( \mem_reg|Mux45~10_combout  & ( !\mem_reg|Mux44~10_combout  & 
// ( (!\mem_reg|Mux12~4_combout  & (\mem_reg|Mux13~4_combout  & (!\mem_reg|Mux14~4_combout  $ (\mem_reg|Mux46~10_combout )))) ) ) ) # ( !\mem_reg|Mux45~10_combout  & ( !\mem_reg|Mux44~10_combout  & ( (!\mem_reg|Mux12~4_combout  & (!\mem_reg|Mux13~4_combout  
// & (!\mem_reg|Mux14~4_combout  $ (\mem_reg|Mux46~10_combout )))) ) ) )

	.dataa(!\mem_reg|Mux14~4_combout ),
	.datab(!\mem_reg|Mux46~10_combout ),
	.datac(!\mem_reg|Mux12~4_combout ),
	.datad(!\mem_reg|Mux13~4_combout ),
	.datae(!\mem_reg|Mux45~10_combout ),
	.dataf(!\mem_reg|Mux44~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Branch_U|Mux_32x1_Select|Mux0~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Branch_U|Mux_32x1_Select|Mux0~11 .extended_lut = "off";
defparam \Branch_U|Mux_32x1_Select|Mux0~11 .lut_mask = 64'h9000009009000009;
defparam \Branch_U|Mux_32x1_Select|Mux0~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y9_N12
cyclonev_lcell_comb \Branch_U|Mux_32x1_Select|Mux0~9 (
// Equation(s):
// \Branch_U|Mux_32x1_Select|Mux0~9_combout  = ( \mem_reg|Mux3~4_combout  & ( \mem_reg|Mux5~4_combout  & ( (\mem_reg|Mux37~10_combout  & (\mem_reg|Mux35~10_combout  & (!\mem_reg|Mux36~10_combout  $ (\mem_reg|Mux4~4_combout )))) ) ) ) # ( 
// !\mem_reg|Mux3~4_combout  & ( \mem_reg|Mux5~4_combout  & ( (\mem_reg|Mux37~10_combout  & (!\mem_reg|Mux35~10_combout  & (!\mem_reg|Mux36~10_combout  $ (\mem_reg|Mux4~4_combout )))) ) ) ) # ( \mem_reg|Mux3~4_combout  & ( !\mem_reg|Mux5~4_combout  & ( 
// (!\mem_reg|Mux37~10_combout  & (\mem_reg|Mux35~10_combout  & (!\mem_reg|Mux36~10_combout  $ (\mem_reg|Mux4~4_combout )))) ) ) ) # ( !\mem_reg|Mux3~4_combout  & ( !\mem_reg|Mux5~4_combout  & ( (!\mem_reg|Mux37~10_combout  & (!\mem_reg|Mux35~10_combout  & 
// (!\mem_reg|Mux36~10_combout  $ (\mem_reg|Mux4~4_combout )))) ) ) )

	.dataa(!\mem_reg|Mux37~10_combout ),
	.datab(!\mem_reg|Mux36~10_combout ),
	.datac(!\mem_reg|Mux4~4_combout ),
	.datad(!\mem_reg|Mux35~10_combout ),
	.datae(!\mem_reg|Mux3~4_combout ),
	.dataf(!\mem_reg|Mux5~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Branch_U|Mux_32x1_Select|Mux0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Branch_U|Mux_32x1_Select|Mux0~9 .extended_lut = "off";
defparam \Branch_U|Mux_32x1_Select|Mux0~9 .lut_mask = 64'h8200008241000041;
defparam \Branch_U|Mux_32x1_Select|Mux0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y13_N36
cyclonev_lcell_comb \Branch_U|Mux_32x1_Select|Mux0~12 (
// Equation(s):
// \Branch_U|Mux_32x1_Select|Mux0~12_combout  = ( \mem_reg|Mux41~10_combout  & ( \mem_reg|Mux43~10_combout  & ( (\mem_reg|Mux9~4_combout  & (\mem_reg|Mux11~4_combout  & (!\mem_reg|Mux10~4_combout  $ (\mem_reg|Mux42~10_combout )))) ) ) ) # ( 
// !\mem_reg|Mux41~10_combout  & ( \mem_reg|Mux43~10_combout  & ( (!\mem_reg|Mux9~4_combout  & (\mem_reg|Mux11~4_combout  & (!\mem_reg|Mux10~4_combout  $ (\mem_reg|Mux42~10_combout )))) ) ) ) # ( \mem_reg|Mux41~10_combout  & ( !\mem_reg|Mux43~10_combout  & ( 
// (\mem_reg|Mux9~4_combout  & (!\mem_reg|Mux11~4_combout  & (!\mem_reg|Mux10~4_combout  $ (\mem_reg|Mux42~10_combout )))) ) ) ) # ( !\mem_reg|Mux41~10_combout  & ( !\mem_reg|Mux43~10_combout  & ( (!\mem_reg|Mux9~4_combout  & (!\mem_reg|Mux11~4_combout  & 
// (!\mem_reg|Mux10~4_combout  $ (\mem_reg|Mux42~10_combout )))) ) ) )

	.dataa(!\mem_reg|Mux9~4_combout ),
	.datab(!\mem_reg|Mux10~4_combout ),
	.datac(!\mem_reg|Mux11~4_combout ),
	.datad(!\mem_reg|Mux42~10_combout ),
	.datae(!\mem_reg|Mux41~10_combout ),
	.dataf(!\mem_reg|Mux43~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Branch_U|Mux_32x1_Select|Mux0~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Branch_U|Mux_32x1_Select|Mux0~12 .extended_lut = "off";
defparam \Branch_U|Mux_32x1_Select|Mux0~12 .lut_mask = 64'h8020401008020401;
defparam \Branch_U|Mux_32x1_Select|Mux0~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y7_N24
cyclonev_lcell_comb \Branch_U|Mux_32x1_Select|Mux0~8 (
// Equation(s):
// \Branch_U|Mux_32x1_Select|Mux0~8_combout  = ( \mem_reg|Mux32~10_combout  & ( \mem_reg|Mux34~10_combout  & ( (\mem_reg|Mux0~4_combout  & (\mem_reg|Mux2~4_combout  & (!\mem_reg|Mux1~4_combout  $ (\mem_reg|Mux33~10_combout )))) ) ) ) # ( 
// !\mem_reg|Mux32~10_combout  & ( \mem_reg|Mux34~10_combout  & ( (!\mem_reg|Mux0~4_combout  & (\mem_reg|Mux2~4_combout  & (!\mem_reg|Mux1~4_combout  $ (\mem_reg|Mux33~10_combout )))) ) ) ) # ( \mem_reg|Mux32~10_combout  & ( !\mem_reg|Mux34~10_combout  & ( 
// (\mem_reg|Mux0~4_combout  & (!\mem_reg|Mux2~4_combout  & (!\mem_reg|Mux1~4_combout  $ (\mem_reg|Mux33~10_combout )))) ) ) ) # ( !\mem_reg|Mux32~10_combout  & ( !\mem_reg|Mux34~10_combout  & ( (!\mem_reg|Mux0~4_combout  & (!\mem_reg|Mux2~4_combout  & 
// (!\mem_reg|Mux1~4_combout  $ (\mem_reg|Mux33~10_combout )))) ) ) )

	.dataa(!\mem_reg|Mux1~4_combout ),
	.datab(!\mem_reg|Mux33~10_combout ),
	.datac(!\mem_reg|Mux0~4_combout ),
	.datad(!\mem_reg|Mux2~4_combout ),
	.datae(!\mem_reg|Mux32~10_combout ),
	.dataf(!\mem_reg|Mux34~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Branch_U|Mux_32x1_Select|Mux0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Branch_U|Mux_32x1_Select|Mux0~8 .extended_lut = "off";
defparam \Branch_U|Mux_32x1_Select|Mux0~8 .lut_mask = 64'h9000090000900009;
defparam \Branch_U|Mux_32x1_Select|Mux0~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N54
cyclonev_lcell_comb \Branch_U|Mux_32x1_Select|Mux0~10 (
// Equation(s):
// \Branch_U|Mux_32x1_Select|Mux0~10_combout  = ( \mem_reg|Mux38~10_combout  & ( \mem_reg|Mux40~10_combout  & ( (\mem_reg|Mux6~4_combout  & (\mem_reg|Mux8~4_combout  & (!\mem_reg|Mux7~4_combout  $ (\mem_reg|Mux39~10_combout )))) ) ) ) # ( 
// !\mem_reg|Mux38~10_combout  & ( \mem_reg|Mux40~10_combout  & ( (!\mem_reg|Mux6~4_combout  & (\mem_reg|Mux8~4_combout  & (!\mem_reg|Mux7~4_combout  $ (\mem_reg|Mux39~10_combout )))) ) ) ) # ( \mem_reg|Mux38~10_combout  & ( !\mem_reg|Mux40~10_combout  & ( 
// (\mem_reg|Mux6~4_combout  & (!\mem_reg|Mux8~4_combout  & (!\mem_reg|Mux7~4_combout  $ (\mem_reg|Mux39~10_combout )))) ) ) ) # ( !\mem_reg|Mux38~10_combout  & ( !\mem_reg|Mux40~10_combout  & ( (!\mem_reg|Mux6~4_combout  & (!\mem_reg|Mux8~4_combout  & 
// (!\mem_reg|Mux7~4_combout  $ (\mem_reg|Mux39~10_combout )))) ) ) )

	.dataa(!\mem_reg|Mux7~4_combout ),
	.datab(!\mem_reg|Mux39~10_combout ),
	.datac(!\mem_reg|Mux6~4_combout ),
	.datad(!\mem_reg|Mux8~4_combout ),
	.datae(!\mem_reg|Mux38~10_combout ),
	.dataf(!\mem_reg|Mux40~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Branch_U|Mux_32x1_Select|Mux0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Branch_U|Mux_32x1_Select|Mux0~10 .extended_lut = "off";
defparam \Branch_U|Mux_32x1_Select|Mux0~10 .lut_mask = 64'h9000090000900009;
defparam \Branch_U|Mux_32x1_Select|Mux0~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y13_N9
cyclonev_lcell_comb \Branch_U|Mux_32x1_Select|Mux0~13 (
// Equation(s):
// \Branch_U|Mux_32x1_Select|Mux0~13_combout  = ( \Branch_U|Mux_32x1_Select|Mux0~8_combout  & ( \Branch_U|Mux_32x1_Select|Mux0~10_combout  & ( (\Branch_U|Mux_32x1_Select|Mux0~11_combout  & (\Branch_U|Mux_32x1_Select|Mux0~9_combout  & 
// \Branch_U|Mux_32x1_Select|Mux0~12_combout )) ) ) )

	.dataa(!\Branch_U|Mux_32x1_Select|Mux0~11_combout ),
	.datab(gnd),
	.datac(!\Branch_U|Mux_32x1_Select|Mux0~9_combout ),
	.datad(!\Branch_U|Mux_32x1_Select|Mux0~12_combout ),
	.datae(!\Branch_U|Mux_32x1_Select|Mux0~8_combout ),
	.dataf(!\Branch_U|Mux_32x1_Select|Mux0~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Branch_U|Mux_32x1_Select|Mux0~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Branch_U|Mux_32x1_Select|Mux0~13 .extended_lut = "off";
defparam \Branch_U|Mux_32x1_Select|Mux0~13 .lut_mask = 64'h0000000000000005;
defparam \Branch_U|Mux_32x1_Select|Mux0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y13_N21
cyclonev_lcell_comb \Branch_U|Mux_32x1_Select|Mux0~14 (
// Equation(s):
// \Branch_U|Mux_32x1_Select|Mux0~14_combout  = ( \Branch_U|Mux_32x1_Select|Mux0~13_combout  & ( (\muxWrite|Mux16~0_combout  & (((\Branch_U|Mux_32x1_Select|Mux0~1_combout  & \Branch_U|Mux_32x1_Select|Mux0~7_combout )) # 
// (\Branch_U|Mux_32x1_Select|Mux0~0_combout ))) ) ) # ( !\Branch_U|Mux_32x1_Select|Mux0~13_combout  & ( (\muxWrite|Mux16~0_combout  & \Branch_U|Mux_32x1_Select|Mux0~0_combout ) ) )

	.dataa(!\Branch_U|Mux_32x1_Select|Mux0~1_combout ),
	.datab(!\muxWrite|Mux16~0_combout ),
	.datac(!\Branch_U|Mux_32x1_Select|Mux0~7_combout ),
	.datad(!\Branch_U|Mux_32x1_Select|Mux0~0_combout ),
	.datae(gnd),
	.dataf(!\Branch_U|Mux_32x1_Select|Mux0~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Branch_U|Mux_32x1_Select|Mux0~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Branch_U|Mux_32x1_Select|Mux0~14 .extended_lut = "off";
defparam \Branch_U|Mux_32x1_Select|Mux0~14 .lut_mask = 64'h0033003301330133;
defparam \Branch_U|Mux_32x1_Select|Mux0~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y11_N22
dffeas \p|pc[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\p|pc[6]~feeder_combout ),
	.asdata(\adder|Add0~13_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Branch_U|Mux_32x1_Select|Mux0~14_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p|pc [6]),
	.prn(vcc));
// synopsys translate_off
defparam \p|pc[6] .is_wysiwyg = "true";
defparam \p|pc[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y13_N15
cyclonev_lcell_comb \muxAluA|out[6]~3 (
// Equation(s):
// \muxAluA|out[6]~3_combout  = ( \mem_reg|Mux25~4_combout  & ( (!\con_unit|alua|out~0_combout ) # (\p|pc [6]) ) ) # ( !\mem_reg|Mux25~4_combout  & ( (\con_unit|alua|out~0_combout  & \p|pc [6]) ) )

	.dataa(gnd),
	.datab(!\con_unit|alua|out~0_combout ),
	.datac(!\p|pc [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_reg|Mux25~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxAluA|out[6]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxAluA|out[6]~3 .extended_lut = "off";
defparam \muxAluA|out[6]~3 .lut_mask = 64'h03030303CFCFCFCF;
defparam \muxAluA|out[6]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y11_N51
cyclonev_lcell_comb \alu|Mux25~0 (
// Equation(s):
// \alu|Mux25~0_combout  = ( \alu|Add0~13_sumout  & ( (!\alu|Mux23~0_combout  & (\alu|Mux23~1_combout  & ((\muxAluB|out[6]~3_combout ) # (\muxAluA|out[6]~3_combout )))) # (\alu|Mux23~0_combout  & (((\muxAluA|out[6]~3_combout  & \muxAluB|out[6]~3_combout )) # 
// (\alu|Mux23~1_combout ))) ) ) # ( !\alu|Add0~13_sumout  & ( (!\alu|Mux23~0_combout  & (\alu|Mux23~1_combout  & ((\muxAluB|out[6]~3_combout ) # (\muxAluA|out[6]~3_combout )))) # (\alu|Mux23~0_combout  & (!\alu|Mux23~1_combout  & (\muxAluA|out[6]~3_combout  
// & \muxAluB|out[6]~3_combout ))) ) )

	.dataa(!\alu|Mux23~0_combout ),
	.datab(!\alu|Mux23~1_combout ),
	.datac(!\muxAluA|out[6]~3_combout ),
	.datad(!\muxAluB|out[6]~3_combout ),
	.datae(gnd),
	.dataf(!\alu|Add0~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Mux25~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Mux25~0 .extended_lut = "off";
defparam \alu|Mux25~0 .lut_mask = 64'h0226022613371337;
defparam \alu|Mux25~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y11_N21
cyclonev_lcell_comb \p|pc[6]~feeder (
// Equation(s):
// \p|pc[6]~feeder_combout  = ( \alu|Mux25~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alu|Mux25~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\p|pc[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \p|pc[6]~feeder .extended_lut = "off";
defparam \p|pc[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \p|pc[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y11_N23
dffeas \p|pc[6]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\p|pc[6]~feeder_combout ),
	.asdata(\adder|Add0~13_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Branch_U|Mux_32x1_Select|Mux0~14_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p|pc[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \p|pc[6]~DUPLICATE .is_wysiwyg = "true";
defparam \p|pc[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y13_N6
cyclonev_lcell_comb \ins_mem|memory~21 (
// Equation(s):
// \ins_mem|memory~21_combout  = ( \p|pc[6]~DUPLICATE_q  & ( \p|pc[4]~DUPLICATE_q  & ( (!\p|pc [7] & (!\p|pc[5]~DUPLICATE_q  & ((!\p|pc[3]~DUPLICATE_q ) # (\p|pc [2])))) ) ) ) # ( !\p|pc[6]~DUPLICATE_q  & ( \p|pc[4]~DUPLICATE_q  & ( (!\p|pc [7] & ((!\p|pc 
// [2] & (!\p|pc[3]~DUPLICATE_q  & \p|pc[5]~DUPLICATE_q )) # (\p|pc [2] & ((!\p|pc[5]~DUPLICATE_q ))))) ) ) ) # ( \p|pc[6]~DUPLICATE_q  & ( !\p|pc[4]~DUPLICATE_q  & ( (!\p|pc [7] & ((!\p|pc [2] & (!\p|pc[3]~DUPLICATE_q  $ (!\p|pc[5]~DUPLICATE_q ))) # (\p|pc 
// [2] & (\p|pc[3]~DUPLICATE_q  & \p|pc[5]~DUPLICATE_q )))) ) ) ) # ( !\p|pc[6]~DUPLICATE_q  & ( !\p|pc[4]~DUPLICATE_q  & ( (!\p|pc [2] & (!\p|pc[5]~DUPLICATE_q  & (!\p|pc[3]~DUPLICATE_q  $ (!\p|pc [7])))) # (\p|pc [2] & (!\p|pc [7] & (!\p|pc[3]~DUPLICATE_q  
// $ (\p|pc[5]~DUPLICATE_q )))) ) ) )

	.dataa(!\p|pc [2]),
	.datab(!\p|pc[3]~DUPLICATE_q ),
	.datac(!\p|pc [7]),
	.datad(!\p|pc[5]~DUPLICATE_q ),
	.datae(!\p|pc[6]~DUPLICATE_q ),
	.dataf(!\p|pc[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ins_mem|memory~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ins_mem|memory~21 .extended_lut = "off";
defparam \ins_mem|memory~21 .lut_mask = 64'h681020905080D000;
defparam \ins_mem|memory~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y14_N18
cyclonev_lcell_comb \DataMem|wren[0]~0 (
// Equation(s):
// \DataMem|wren[0]~0_combout  = ( \con_unit|rudata|out[0]~0_combout  & ( (!\ins_mem|LessThan0~2_combout  & (\ins_mem|memory~1_combout  & \ins_mem|memory~21_combout )) ) )

	.dataa(!\ins_mem|LessThan0~2_combout ),
	.datab(!\ins_mem|memory~1_combout ),
	.datac(!\ins_mem|memory~21_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\con_unit|rudata|out[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DataMem|wren[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DataMem|wren[0]~0 .extended_lut = "off";
defparam \DataMem|wren[0]~0 .lut_mask = 64'h0000000002020202;
defparam \DataMem|wren[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y13_N15
cyclonev_lcell_comb \muxWrite|Mux28~2 (
// Equation(s):
// \muxWrite|Mux28~2_combout  = ( \alu|Mux28~0_combout  & ( (!\muxWrite|Mux28~1_combout ) # ((!\con_unit|rudata|out [0] & ((\adder|Add0~21_sumout ))) # (\con_unit|rudata|out [0] & (\DataMem|ram_0|altsyncram_component|auto_generated|q_a [3]))) ) ) # ( 
// !\alu|Mux28~0_combout  & ( (\muxWrite|Mux28~1_combout  & ((!\con_unit|rudata|out [0] & ((\adder|Add0~21_sumout ))) # (\con_unit|rudata|out [0] & (\DataMem|ram_0|altsyncram_component|auto_generated|q_a [3])))) ) )

	.dataa(!\DataMem|ram_0|altsyncram_component|auto_generated|q_a [3]),
	.datab(!\con_unit|rudata|out [0]),
	.datac(!\adder|Add0~21_sumout ),
	.datad(!\muxWrite|Mux28~1_combout ),
	.datae(gnd),
	.dataf(!\alu|Mux28~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxWrite|Mux28~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxWrite|Mux28~2 .extended_lut = "off";
defparam \muxWrite|Mux28~2 .lut_mask = 64'h001D001DFF1DFF1D;
defparam \muxWrite|Mux28~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y15_N21
cyclonev_lcell_comb \mem_reg|registers[10][3]~feeder (
// Equation(s):
// \mem_reg|registers[10][3]~feeder_combout  = ( \muxWrite|Mux28~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\muxWrite|Mux28~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|registers[10][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|registers[10][3]~feeder .extended_lut = "off";
defparam \mem_reg|registers[10][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mem_reg|registers[10][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y15_N23
dffeas \mem_reg|registers[10][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_reg|registers[10][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[10][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[10][3] .is_wysiwyg = "true";
defparam \mem_reg|registers[10][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y11_N10
dffeas \mem_reg|registers[2][3]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux28~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[2][3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[2][3]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_reg|registers[2][3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y15_N24
cyclonev_lcell_comb \mem_reg|Mux28~2 (
// Equation(s):
// \mem_reg|Mux28~2_combout  = ( \ins_mem|memory~34_combout  & ( \ins_mem|memory~36_combout  & ( \mem_reg|registers[14][3]~q  ) ) ) # ( !\ins_mem|memory~34_combout  & ( \ins_mem|memory~36_combout  & ( \mem_reg|registers[10][3]~q  ) ) ) # ( 
// \ins_mem|memory~34_combout  & ( !\ins_mem|memory~36_combout  & ( \mem_reg|registers[6][3]~q  ) ) ) # ( !\ins_mem|memory~34_combout  & ( !\ins_mem|memory~36_combout  & ( \mem_reg|registers[2][3]~DUPLICATE_q  ) ) )

	.dataa(!\mem_reg|registers[10][3]~q ),
	.datab(!\mem_reg|registers[2][3]~DUPLICATE_q ),
	.datac(!\mem_reg|registers[14][3]~q ),
	.datad(!\mem_reg|registers[6][3]~q ),
	.datae(!\ins_mem|memory~34_combout ),
	.dataf(!\ins_mem|memory~36_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux28~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux28~2 .extended_lut = "off";
defparam \mem_reg|Mux28~2 .lut_mask = 64'h333300FF55550F0F;
defparam \mem_reg|Mux28~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y15_N9
cyclonev_lcell_comb \mem_reg|Mux28~1 (
// Equation(s):
// \mem_reg|Mux28~1_combout  = ( \ins_mem|memory~34_combout  & ( \ins_mem|memory~36_combout  & ( \mem_reg|registers[13][3]~q  ) ) ) # ( !\ins_mem|memory~34_combout  & ( \ins_mem|memory~36_combout  & ( \mem_reg|registers[9][3]~DUPLICATE_q  ) ) ) # ( 
// \ins_mem|memory~34_combout  & ( !\ins_mem|memory~36_combout  & ( \mem_reg|registers[5][3]~q  ) ) ) # ( !\ins_mem|memory~34_combout  & ( !\ins_mem|memory~36_combout  & ( \mem_reg|registers[1][3]~q  ) ) )

	.dataa(!\mem_reg|registers[9][3]~DUPLICATE_q ),
	.datab(!\mem_reg|registers[5][3]~q ),
	.datac(!\mem_reg|registers[13][3]~q ),
	.datad(!\mem_reg|registers[1][3]~q ),
	.datae(!\ins_mem|memory~34_combout ),
	.dataf(!\ins_mem|memory~36_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux28~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux28~1 .extended_lut = "off";
defparam \mem_reg|Mux28~1 .lut_mask = 64'h00FF333355550F0F;
defparam \mem_reg|Mux28~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y13_N52
dffeas \mem_reg|registers[3][3]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux28~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[3][3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[3][3]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_reg|registers[3][3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y16_N3
cyclonev_lcell_comb \mem_reg|Mux28~3 (
// Equation(s):
// \mem_reg|Mux28~3_combout  = ( \ins_mem|memory~36_combout  & ( \ins_mem|memory~34_combout  & ( \mem_reg|registers[15][3]~q  ) ) ) # ( !\ins_mem|memory~36_combout  & ( \ins_mem|memory~34_combout  & ( \mem_reg|registers[7][3]~q  ) ) ) # ( 
// \ins_mem|memory~36_combout  & ( !\ins_mem|memory~34_combout  & ( \mem_reg|registers[11][3]~q  ) ) ) # ( !\ins_mem|memory~36_combout  & ( !\ins_mem|memory~34_combout  & ( \mem_reg|registers[3][3]~DUPLICATE_q  ) ) )

	.dataa(!\mem_reg|registers[15][3]~q ),
	.datab(!\mem_reg|registers[7][3]~q ),
	.datac(!\mem_reg|registers[11][3]~q ),
	.datad(!\mem_reg|registers[3][3]~DUPLICATE_q ),
	.datae(!\ins_mem|memory~36_combout ),
	.dataf(!\ins_mem|memory~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux28~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux28~3 .extended_lut = "off";
defparam \mem_reg|Mux28~3 .lut_mask = 64'h00FF0F0F33335555;
defparam \mem_reg|Mux28~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y15_N45
cyclonev_lcell_comb \mem_reg|Mux28~0 (
// Equation(s):
// \mem_reg|Mux28~0_combout  = ( \ins_mem|memory~33_combout  & ( \ins_mem|memory~36_combout  & ( (!\ins_mem|memory~10_combout  & (\mem_reg|registers[8][3]~q )) # (\ins_mem|memory~10_combout  & ((\mem_reg|registers[12][3]~q ))) ) ) ) # ( 
// !\ins_mem|memory~33_combout  & ( \ins_mem|memory~36_combout  & ( \mem_reg|registers[8][3]~q  ) ) ) # ( \ins_mem|memory~33_combout  & ( !\ins_mem|memory~36_combout  & ( (\ins_mem|memory~10_combout  & \mem_reg|registers[4][3]~q ) ) ) )

	.dataa(!\mem_reg|registers[8][3]~q ),
	.datab(!\mem_reg|registers[12][3]~q ),
	.datac(!\ins_mem|memory~10_combout ),
	.datad(!\mem_reg|registers[4][3]~q ),
	.datae(!\ins_mem|memory~33_combout ),
	.dataf(!\ins_mem|memory~36_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux28~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux28~0 .extended_lut = "off";
defparam \mem_reg|Mux28~0 .lut_mask = 64'h0000000F55555353;
defparam \mem_reg|Mux28~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y15_N51
cyclonev_lcell_comb \mem_reg|Mux28~4 (
// Equation(s):
// \mem_reg|Mux28~4_combout  = ( \mem_reg|Mux28~3_combout  & ( \mem_reg|Mux28~0_combout  & ( (!\ins_mem|memory~32_combout  & (((!\ins_mem|memory~39_combout ) # (\mem_reg|Mux28~1_combout )))) # (\ins_mem|memory~32_combout  & (((\ins_mem|memory~39_combout )) # 
// (\mem_reg|Mux28~2_combout ))) ) ) ) # ( !\mem_reg|Mux28~3_combout  & ( \mem_reg|Mux28~0_combout  & ( (!\ins_mem|memory~32_combout  & (((!\ins_mem|memory~39_combout ) # (\mem_reg|Mux28~1_combout )))) # (\ins_mem|memory~32_combout  & 
// (\mem_reg|Mux28~2_combout  & ((!\ins_mem|memory~39_combout )))) ) ) ) # ( \mem_reg|Mux28~3_combout  & ( !\mem_reg|Mux28~0_combout  & ( (!\ins_mem|memory~32_combout  & (((\mem_reg|Mux28~1_combout  & \ins_mem|memory~39_combout )))) # 
// (\ins_mem|memory~32_combout  & (((\ins_mem|memory~39_combout )) # (\mem_reg|Mux28~2_combout ))) ) ) ) # ( !\mem_reg|Mux28~3_combout  & ( !\mem_reg|Mux28~0_combout  & ( (!\ins_mem|memory~32_combout  & (((\mem_reg|Mux28~1_combout  & 
// \ins_mem|memory~39_combout )))) # (\ins_mem|memory~32_combout  & (\mem_reg|Mux28~2_combout  & ((!\ins_mem|memory~39_combout )))) ) ) )

	.dataa(!\mem_reg|Mux28~2_combout ),
	.datab(!\ins_mem|memory~32_combout ),
	.datac(!\mem_reg|Mux28~1_combout ),
	.datad(!\ins_mem|memory~39_combout ),
	.datae(!\mem_reg|Mux28~3_combout ),
	.dataf(!\mem_reg|Mux28~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux28~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux28~4 .extended_lut = "off";
defparam \mem_reg|Mux28~4 .lut_mask = 64'h110C113FDD0CDD3F;
defparam \mem_reg|Mux28~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y15_N3
cyclonev_lcell_comb \muxAluA|out[3]~5 (
// Equation(s):
// \muxAluA|out[3]~5_combout  = ( \con_unit|alua|out~0_combout  & ( \mem_reg|Mux28~4_combout  & ( \p|pc[3]~DUPLICATE_q  ) ) ) # ( !\con_unit|alua|out~0_combout  & ( \mem_reg|Mux28~4_combout  ) ) # ( \con_unit|alua|out~0_combout  & ( !\mem_reg|Mux28~4_combout 
//  & ( \p|pc[3]~DUPLICATE_q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\p|pc[3]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\con_unit|alua|out~0_combout ),
	.dataf(!\mem_reg|Mux28~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxAluA|out[3]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxAluA|out[3]~5 .extended_lut = "off";
defparam \muxAluA|out[3]~5 .lut_mask = 64'h00000F0FFFFF0F0F;
defparam \muxAluA|out[3]~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y11_N3
cyclonev_lcell_comb \alu|Mux28~0 (
// Equation(s):
// \alu|Mux28~0_combout  = ( \alu|Add0~21_sumout  & ( (!\alu|Mux23~0_combout  & (\alu|Mux23~1_combout  & ((\muxAluB|out[3]~5_combout ) # (\muxAluA|out[3]~5_combout )))) # (\alu|Mux23~0_combout  & (((\muxAluA|out[3]~5_combout  & \muxAluB|out[3]~5_combout )) # 
// (\alu|Mux23~1_combout ))) ) ) # ( !\alu|Add0~21_sumout  & ( (!\alu|Mux23~0_combout  & (\alu|Mux23~1_combout  & ((\muxAluB|out[3]~5_combout ) # (\muxAluA|out[3]~5_combout )))) # (\alu|Mux23~0_combout  & (\muxAluA|out[3]~5_combout  & (!\alu|Mux23~1_combout  
// & \muxAluB|out[3]~5_combout ))) ) )

	.dataa(!\alu|Mux23~0_combout ),
	.datab(!\muxAluA|out[3]~5_combout ),
	.datac(!\alu|Mux23~1_combout ),
	.datad(!\muxAluB|out[3]~5_combout ),
	.datae(!\alu|Add0~21_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Mux28~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Mux28~0 .extended_lut = "off";
defparam \alu|Mux28~0 .lut_mask = 64'h021A071F021A071F;
defparam \alu|Mux28~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y11_N12
cyclonev_lcell_comb \p|pc[3]~feeder (
// Equation(s):
// \p|pc[3]~feeder_combout  = \alu|Mux28~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\alu|Mux28~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\p|pc[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \p|pc[3]~feeder .extended_lut = "off";
defparam \p|pc[3]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \p|pc[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y11_N13
dffeas \p|pc[3]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\p|pc[3]~feeder_combout ),
	.asdata(\adder|Add0~21_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Branch_U|Mux_32x1_Select|Mux0~14_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p|pc[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \p|pc[3]~DUPLICATE .is_wysiwyg = "true";
defparam \p|pc[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y12_N51
cyclonev_lcell_comb \ins_mem|memory~35 (
// Equation(s):
// \ins_mem|memory~35_combout  = ( \p|pc [6] & ( \p|pc [2] & ( (!\p|pc[4]~DUPLICATE_q  & ((\p|pc[5]~DUPLICATE_q ))) # (\p|pc[4]~DUPLICATE_q  & (\p|pc[3]~DUPLICATE_q  & !\p|pc[5]~DUPLICATE_q )) ) ) ) # ( !\p|pc [6] & ( \p|pc [2] & ( (!\p|pc[4]~DUPLICATE_q  & 
// (!\p|pc[3]~DUPLICATE_q  & \p|pc[5]~DUPLICATE_q )) # (\p|pc[4]~DUPLICATE_q  & ((!\p|pc[5]~DUPLICATE_q ))) ) ) ) # ( \p|pc [6] & ( !\p|pc [2] & ( (\p|pc[5]~DUPLICATE_q  & ((!\p|pc[3]~DUPLICATE_q ) # (!\p|pc[4]~DUPLICATE_q ))) ) ) ) # ( !\p|pc [6] & ( !\p|pc 
// [2] & ( (\p|pc[5]~DUPLICATE_q  & ((!\p|pc[3]~DUPLICATE_q ) # (\p|pc[4]~DUPLICATE_q ))) ) ) )

	.dataa(gnd),
	.datab(!\p|pc[3]~DUPLICATE_q ),
	.datac(!\p|pc[4]~DUPLICATE_q ),
	.datad(!\p|pc[5]~DUPLICATE_q ),
	.datae(!\p|pc [6]),
	.dataf(!\p|pc [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ins_mem|memory~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ins_mem|memory~35 .extended_lut = "off";
defparam \ins_mem|memory~35 .lut_mask = 64'h00CF00FC0FC003F0;
defparam \ins_mem|memory~35 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y12_N54
cyclonev_lcell_comb \ins_mem|memory~36 (
// Equation(s):
// \ins_mem|memory~36_combout  = ( \ins_mem|LessThan0~1_combout  & ( \ins_mem|memory~35_combout  & ( (!\p|pc [7] & (!\p|pc[12]~DUPLICATE_q  & (\ins_mem|memory~1_combout  & \ins_mem|LessThan0~0_combout ))) ) ) )

	.dataa(!\p|pc [7]),
	.datab(!\p|pc[12]~DUPLICATE_q ),
	.datac(!\ins_mem|memory~1_combout ),
	.datad(!\ins_mem|LessThan0~0_combout ),
	.datae(!\ins_mem|LessThan0~1_combout ),
	.dataf(!\ins_mem|memory~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ins_mem|memory~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ins_mem|memory~36 .extended_lut = "off";
defparam \ins_mem|memory~36 .lut_mask = 64'h0000000000000008;
defparam \ins_mem|memory~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y14_N0
cyclonev_lcell_comb \mem_reg|Mux27~1 (
// Equation(s):
// \mem_reg|Mux27~1_combout  = ( \ins_mem|memory~32_combout  & ( \ins_mem|memory~39_combout  & ( \mem_reg|registers[7][4]~q  ) ) ) # ( !\ins_mem|memory~32_combout  & ( \ins_mem|memory~39_combout  & ( \mem_reg|registers[5][4]~q  ) ) ) # ( 
// \ins_mem|memory~32_combout  & ( !\ins_mem|memory~39_combout  & ( \mem_reg|registers[6][4]~q  ) ) ) # ( !\ins_mem|memory~32_combout  & ( !\ins_mem|memory~39_combout  & ( \mem_reg|registers[4][4]~DUPLICATE_q  ) ) )

	.dataa(!\mem_reg|registers[7][4]~q ),
	.datab(!\mem_reg|registers[5][4]~q ),
	.datac(!\mem_reg|registers[6][4]~q ),
	.datad(!\mem_reg|registers[4][4]~DUPLICATE_q ),
	.datae(!\ins_mem|memory~32_combout ),
	.dataf(!\ins_mem|memory~39_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux27~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux27~1 .extended_lut = "off";
defparam \mem_reg|Mux27~1 .lut_mask = 64'h00FF0F0F33335555;
defparam \mem_reg|Mux27~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y13_N31
dffeas \mem_reg|registers[3][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux27~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[3][4] .is_wysiwyg = "true";
defparam \mem_reg|registers[3][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y14_N12
cyclonev_lcell_comb \mem_reg|Mux27~0 (
// Equation(s):
// \mem_reg|Mux27~0_combout  = ( \ins_mem|memory~32_combout  & ( \ins_mem|memory~4_combout  & ( (!\ins_mem|memory~5_combout  & ((\mem_reg|registers[2][4]~q ))) # (\ins_mem|memory~5_combout  & (\mem_reg|registers[3][4]~q )) ) ) ) # ( 
// !\ins_mem|memory~32_combout  & ( \ins_mem|memory~4_combout  & ( (\mem_reg|registers[1][4]~q  & \ins_mem|memory~5_combout ) ) ) ) # ( \ins_mem|memory~32_combout  & ( !\ins_mem|memory~4_combout  & ( \mem_reg|registers[2][4]~q  ) ) )

	.dataa(!\mem_reg|registers[1][4]~q ),
	.datab(!\mem_reg|registers[3][4]~q ),
	.datac(!\mem_reg|registers[2][4]~q ),
	.datad(!\ins_mem|memory~5_combout ),
	.datae(!\ins_mem|memory~32_combout ),
	.dataf(!\ins_mem|memory~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux27~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux27~0 .extended_lut = "off";
defparam \mem_reg|Mux27~0 .lut_mask = 64'h00000F0F00550F33;
defparam \mem_reg|Mux27~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y11_N4
dffeas \mem_reg|registers[10][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux27~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[10][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[10][4] .is_wysiwyg = "true";
defparam \mem_reg|registers[10][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y10_N39
cyclonev_lcell_comb \mem_reg|Mux27~2 (
// Equation(s):
// \mem_reg|Mux27~2_combout  = ( \ins_mem|memory~39_combout  & ( \ins_mem|memory~32_combout  & ( \mem_reg|registers[11][4]~q  ) ) ) # ( !\ins_mem|memory~39_combout  & ( \ins_mem|memory~32_combout  & ( \mem_reg|registers[10][4]~q  ) ) ) # ( 
// \ins_mem|memory~39_combout  & ( !\ins_mem|memory~32_combout  & ( \mem_reg|registers[9][4]~q  ) ) ) # ( !\ins_mem|memory~39_combout  & ( !\ins_mem|memory~32_combout  & ( \mem_reg|registers[8][4]~q  ) ) )

	.dataa(!\mem_reg|registers[8][4]~q ),
	.datab(!\mem_reg|registers[9][4]~q ),
	.datac(!\mem_reg|registers[10][4]~q ),
	.datad(!\mem_reg|registers[11][4]~q ),
	.datae(!\ins_mem|memory~39_combout ),
	.dataf(!\ins_mem|memory~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux27~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux27~2 .extended_lut = "off";
defparam \mem_reg|Mux27~2 .lut_mask = 64'h555533330F0F00FF;
defparam \mem_reg|Mux27~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y12_N38
dffeas \mem_reg|registers[14][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux27~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[14][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[14][4] .is_wysiwyg = "true";
defparam \mem_reg|registers[14][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y12_N14
dffeas \mem_reg|registers[15][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux27~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[15][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[15][4] .is_wysiwyg = "true";
defparam \mem_reg|registers[15][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y12_N15
cyclonev_lcell_comb \mem_reg|Mux27~3 (
// Equation(s):
// \mem_reg|Mux27~3_combout  = ( \ins_mem|memory~32_combout  & ( \ins_mem|memory~39_combout  & ( \mem_reg|registers[15][4]~q  ) ) ) # ( !\ins_mem|memory~32_combout  & ( \ins_mem|memory~39_combout  & ( \mem_reg|registers[13][4]~q  ) ) ) # ( 
// \ins_mem|memory~32_combout  & ( !\ins_mem|memory~39_combout  & ( \mem_reg|registers[14][4]~q  ) ) ) # ( !\ins_mem|memory~32_combout  & ( !\ins_mem|memory~39_combout  & ( \mem_reg|registers[12][4]~q  ) ) )

	.dataa(!\mem_reg|registers[14][4]~q ),
	.datab(!\mem_reg|registers[15][4]~q ),
	.datac(!\mem_reg|registers[13][4]~q ),
	.datad(!\mem_reg|registers[12][4]~q ),
	.datae(!\ins_mem|memory~32_combout ),
	.dataf(!\ins_mem|memory~39_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux27~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux27~3 .extended_lut = "off";
defparam \mem_reg|Mux27~3 .lut_mask = 64'h00FF55550F0F3333;
defparam \mem_reg|Mux27~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y14_N18
cyclonev_lcell_comb \mem_reg|Mux27~4 (
// Equation(s):
// \mem_reg|Mux27~4_combout  = ( \mem_reg|Mux27~2_combout  & ( \mem_reg|Mux27~3_combout  & ( ((!\ins_mem|memory~34_combout  & ((\mem_reg|Mux27~0_combout ))) # (\ins_mem|memory~34_combout  & (\mem_reg|Mux27~1_combout ))) # (\ins_mem|memory~36_combout ) ) ) ) 
// # ( !\mem_reg|Mux27~2_combout  & ( \mem_reg|Mux27~3_combout  & ( (!\ins_mem|memory~34_combout  & (!\ins_mem|memory~36_combout  & ((\mem_reg|Mux27~0_combout )))) # (\ins_mem|memory~34_combout  & (((\mem_reg|Mux27~1_combout )) # (\ins_mem|memory~36_combout 
// ))) ) ) ) # ( \mem_reg|Mux27~2_combout  & ( !\mem_reg|Mux27~3_combout  & ( (!\ins_mem|memory~34_combout  & (((\mem_reg|Mux27~0_combout )) # (\ins_mem|memory~36_combout ))) # (\ins_mem|memory~34_combout  & (!\ins_mem|memory~36_combout  & 
// (\mem_reg|Mux27~1_combout ))) ) ) ) # ( !\mem_reg|Mux27~2_combout  & ( !\mem_reg|Mux27~3_combout  & ( (!\ins_mem|memory~36_combout  & ((!\ins_mem|memory~34_combout  & ((\mem_reg|Mux27~0_combout ))) # (\ins_mem|memory~34_combout  & 
// (\mem_reg|Mux27~1_combout )))) ) ) )

	.dataa(!\ins_mem|memory~34_combout ),
	.datab(!\ins_mem|memory~36_combout ),
	.datac(!\mem_reg|Mux27~1_combout ),
	.datad(!\mem_reg|Mux27~0_combout ),
	.datae(!\mem_reg|Mux27~2_combout ),
	.dataf(!\mem_reg|Mux27~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux27~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux27~4 .extended_lut = "off";
defparam \mem_reg|Mux27~4 .lut_mask = 64'h048C26AE159D37BF;
defparam \mem_reg|Mux27~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y14_N54
cyclonev_lcell_comb \muxAluA|out[4]~6 (
// Equation(s):
// \muxAluA|out[4]~6_combout  = ( \con_unit|alua|out~0_combout  & ( \mem_reg|Mux27~4_combout  & ( \p|pc[4]~DUPLICATE_q  ) ) ) # ( !\con_unit|alua|out~0_combout  & ( \mem_reg|Mux27~4_combout  ) ) # ( \con_unit|alua|out~0_combout  & ( !\mem_reg|Mux27~4_combout 
//  & ( \p|pc[4]~DUPLICATE_q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\p|pc[4]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\con_unit|alua|out~0_combout ),
	.dataf(!\mem_reg|Mux27~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxAluA|out[4]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxAluA|out[4]~6 .extended_lut = "off";
defparam \muxAluA|out[4]~6 .lut_mask = 64'h00000F0FFFFF0F0F;
defparam \muxAluA|out[4]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y11_N18
cyclonev_lcell_comb \alu|Mux27~0 (
// Equation(s):
// \alu|Mux27~0_combout  = ( \alu|Add0~25_sumout  & ( (!\alu|Mux23~0_combout  & (\alu|Mux23~1_combout  & ((\muxAluB|out[4]~6_combout ) # (\muxAluA|out[4]~6_combout )))) # (\alu|Mux23~0_combout  & (((\muxAluA|out[4]~6_combout  & \muxAluB|out[4]~6_combout )) # 
// (\alu|Mux23~1_combout ))) ) ) # ( !\alu|Add0~25_sumout  & ( (!\alu|Mux23~0_combout  & (\alu|Mux23~1_combout  & ((\muxAluB|out[4]~6_combout ) # (\muxAluA|out[4]~6_combout )))) # (\alu|Mux23~0_combout  & (\muxAluA|out[4]~6_combout  & 
// (\muxAluB|out[4]~6_combout  & !\alu|Mux23~1_combout ))) ) )

	.dataa(!\alu|Mux23~0_combout ),
	.datab(!\muxAluA|out[4]~6_combout ),
	.datac(!\muxAluB|out[4]~6_combout ),
	.datad(!\alu|Mux23~1_combout ),
	.datae(gnd),
	.dataf(!\alu|Add0~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Mux27~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Mux27~0 .extended_lut = "off";
defparam \alu|Mux27~0 .lut_mask = 64'h012A012A017F017F;
defparam \alu|Mux27~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y11_N12
cyclonev_lcell_comb \p|pc[4]~feeder (
// Equation(s):
// \p|pc[4]~feeder_combout  = ( \alu|Mux27~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alu|Mux27~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\p|pc[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \p|pc[4]~feeder .extended_lut = "off";
defparam \p|pc[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \p|pc[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y11_N14
dffeas \p|pc[4]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\p|pc[4]~feeder_combout ),
	.asdata(\adder|Add0~25_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Branch_U|Mux_32x1_Select|Mux0~14_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p|pc[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \p|pc[4]~DUPLICATE .is_wysiwyg = "true";
defparam \p|pc[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y13_N42
cyclonev_lcell_comb \muxWrite|Mux26~0 (
// Equation(s):
// \muxWrite|Mux26~0_combout  = ( \muxWrite|Mux28~1_combout  & ( \alu|Mux26~0_combout  & ( (!\con_unit|rudata|out [0] & (\adder|Add0~17_sumout )) # (\con_unit|rudata|out [0] & ((\DataMem|ram_0|altsyncram_component|auto_generated|q_a [5]))) ) ) ) # ( 
// !\muxWrite|Mux28~1_combout  & ( \alu|Mux26~0_combout  ) ) # ( \muxWrite|Mux28~1_combout  & ( !\alu|Mux26~0_combout  & ( (!\con_unit|rudata|out [0] & (\adder|Add0~17_sumout )) # (\con_unit|rudata|out [0] & 
// ((\DataMem|ram_0|altsyncram_component|auto_generated|q_a [5]))) ) ) )

	.dataa(!\adder|Add0~17_sumout ),
	.datab(!\con_unit|rudata|out [0]),
	.datac(gnd),
	.datad(!\DataMem|ram_0|altsyncram_component|auto_generated|q_a [5]),
	.datae(!\muxWrite|Mux28~1_combout ),
	.dataf(!\alu|Mux26~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxWrite|Mux26~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxWrite|Mux26~0 .extended_lut = "off";
defparam \muxWrite|Mux26~0 .lut_mask = 64'h00004477FFFF4477;
defparam \muxWrite|Mux26~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y13_N26
dffeas \mem_reg|registers[14][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux26~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[14][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[14][5] .is_wysiwyg = "true";
defparam \mem_reg|registers[14][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y11_N13
dffeas \mem_reg|registers[10][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_reg|registers[10][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[10][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[10][5] .is_wysiwyg = "true";
defparam \mem_reg|registers[10][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y13_N33
cyclonev_lcell_comb \mem_reg|Mux26~2 (
// Equation(s):
// \mem_reg|Mux26~2_combout  = ( \ins_mem|memory~34_combout  & ( \ins_mem|memory~36_combout  & ( \mem_reg|registers[14][5]~q  ) ) ) # ( !\ins_mem|memory~34_combout  & ( \ins_mem|memory~36_combout  & ( \mem_reg|registers[10][5]~q  ) ) ) # ( 
// \ins_mem|memory~34_combout  & ( !\ins_mem|memory~36_combout  & ( \mem_reg|registers[6][5]~q  ) ) ) # ( !\ins_mem|memory~34_combout  & ( !\ins_mem|memory~36_combout  & ( \mem_reg|registers[2][5]~q  ) ) )

	.dataa(!\mem_reg|registers[14][5]~q ),
	.datab(!\mem_reg|registers[2][5]~q ),
	.datac(!\mem_reg|registers[6][5]~q ),
	.datad(!\mem_reg|registers[10][5]~q ),
	.datae(!\ins_mem|memory~34_combout ),
	.dataf(!\ins_mem|memory~36_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux26~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux26~2 .extended_lut = "off";
defparam \mem_reg|Mux26~2 .lut_mask = 64'h33330F0F00FF5555;
defparam \mem_reg|Mux26~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y13_N20
dffeas \mem_reg|registers[15][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_reg|registers[15][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[15][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[15][5] .is_wysiwyg = "true";
defparam \mem_reg|registers[15][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y9_N46
dffeas \mem_reg|registers[7][5]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux26~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[7][5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[7][5]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_reg|registers[7][5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y13_N33
cyclonev_lcell_comb \mem_reg|Mux26~3 (
// Equation(s):
// \mem_reg|Mux26~3_combout  = ( \ins_mem|memory~34_combout  & ( \ins_mem|memory~36_combout  & ( \mem_reg|registers[15][5]~q  ) ) ) # ( !\ins_mem|memory~34_combout  & ( \ins_mem|memory~36_combout  & ( \mem_reg|registers[11][5]~q  ) ) ) # ( 
// \ins_mem|memory~34_combout  & ( !\ins_mem|memory~36_combout  & ( \mem_reg|registers[7][5]~DUPLICATE_q  ) ) ) # ( !\ins_mem|memory~34_combout  & ( !\ins_mem|memory~36_combout  & ( \mem_reg|registers[3][5]~q  ) ) )

	.dataa(!\mem_reg|registers[15][5]~q ),
	.datab(!\mem_reg|registers[11][5]~q ),
	.datac(!\mem_reg|registers[3][5]~q ),
	.datad(!\mem_reg|registers[7][5]~DUPLICATE_q ),
	.datae(!\ins_mem|memory~34_combout ),
	.dataf(!\ins_mem|memory~36_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux26~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux26~3 .extended_lut = "off";
defparam \mem_reg|Mux26~3 .lut_mask = 64'h0F0F00FF33335555;
defparam \mem_reg|Mux26~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y15_N26
dffeas \mem_reg|registers[12][5]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux26~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[12][5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[12][5]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_reg|registers[12][5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y12_N2
dffeas \mem_reg|registers[8][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_reg|registers[8][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[8][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[8][5] .is_wysiwyg = "true";
defparam \mem_reg|registers[8][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y15_N15
cyclonev_lcell_comb \mem_reg|Mux26~0 (
// Equation(s):
// \mem_reg|Mux26~0_combout  = ( \ins_mem|memory~10_combout  & ( \ins_mem|memory~36_combout  & ( (!\ins_mem|memory~33_combout  & ((\mem_reg|registers[8][5]~q ))) # (\ins_mem|memory~33_combout  & (\mem_reg|registers[12][5]~DUPLICATE_q )) ) ) ) # ( 
// !\ins_mem|memory~10_combout  & ( \ins_mem|memory~36_combout  & ( \mem_reg|registers[8][5]~q  ) ) ) # ( \ins_mem|memory~10_combout  & ( !\ins_mem|memory~36_combout  & ( (\mem_reg|registers[4][5]~q  & \ins_mem|memory~33_combout ) ) ) )

	.dataa(!\mem_reg|registers[12][5]~DUPLICATE_q ),
	.datab(!\mem_reg|registers[4][5]~q ),
	.datac(!\ins_mem|memory~33_combout ),
	.datad(!\mem_reg|registers[8][5]~q ),
	.datae(!\ins_mem|memory~10_combout ),
	.dataf(!\ins_mem|memory~36_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux26~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux26~0 .extended_lut = "off";
defparam \mem_reg|Mux26~0 .lut_mask = 64'h0000030300FF05F5;
defparam \mem_reg|Mux26~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y13_N31
dffeas \mem_reg|registers[1][5]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux26~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[1][5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[1][5]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_reg|registers[1][5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y9_N37
dffeas \mem_reg|registers[5][5]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux26~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[5][5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[5][5]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_reg|registers[5][5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y15_N11
dffeas \mem_reg|registers[13][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux26~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[13][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[13][5] .is_wysiwyg = "true";
defparam \mem_reg|registers[13][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y15_N6
cyclonev_lcell_comb \mem_reg|Mux26~1 (
// Equation(s):
// \mem_reg|Mux26~1_combout  = ( \ins_mem|memory~34_combout  & ( \ins_mem|memory~36_combout  & ( \mem_reg|registers[13][5]~q  ) ) ) # ( !\ins_mem|memory~34_combout  & ( \ins_mem|memory~36_combout  & ( \mem_reg|registers[9][5]~q  ) ) ) # ( 
// \ins_mem|memory~34_combout  & ( !\ins_mem|memory~36_combout  & ( \mem_reg|registers[5][5]~DUPLICATE_q  ) ) ) # ( !\ins_mem|memory~34_combout  & ( !\ins_mem|memory~36_combout  & ( \mem_reg|registers[1][5]~DUPLICATE_q  ) ) )

	.dataa(!\mem_reg|registers[1][5]~DUPLICATE_q ),
	.datab(!\mem_reg|registers[9][5]~q ),
	.datac(!\mem_reg|registers[5][5]~DUPLICATE_q ),
	.datad(!\mem_reg|registers[13][5]~q ),
	.datae(!\ins_mem|memory~34_combout ),
	.dataf(!\ins_mem|memory~36_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux26~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux26~1 .extended_lut = "off";
defparam \mem_reg|Mux26~1 .lut_mask = 64'h55550F0F333300FF;
defparam \mem_reg|Mux26~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y13_N18
cyclonev_lcell_comb \mem_reg|Mux26~4 (
// Equation(s):
// \mem_reg|Mux26~4_combout  = ( \mem_reg|Mux26~0_combout  & ( \mem_reg|Mux26~1_combout  & ( (!\ins_mem|memory~32_combout ) # ((!\ins_mem|memory~39_combout  & (\mem_reg|Mux26~2_combout )) # (\ins_mem|memory~39_combout  & ((\mem_reg|Mux26~3_combout )))) ) ) ) 
// # ( !\mem_reg|Mux26~0_combout  & ( \mem_reg|Mux26~1_combout  & ( (!\ins_mem|memory~39_combout  & (\mem_reg|Mux26~2_combout  & ((\ins_mem|memory~32_combout )))) # (\ins_mem|memory~39_combout  & (((!\ins_mem|memory~32_combout ) # (\mem_reg|Mux26~3_combout 
// )))) ) ) ) # ( \mem_reg|Mux26~0_combout  & ( !\mem_reg|Mux26~1_combout  & ( (!\ins_mem|memory~39_combout  & (((!\ins_mem|memory~32_combout )) # (\mem_reg|Mux26~2_combout ))) # (\ins_mem|memory~39_combout  & (((\mem_reg|Mux26~3_combout  & 
// \ins_mem|memory~32_combout )))) ) ) ) # ( !\mem_reg|Mux26~0_combout  & ( !\mem_reg|Mux26~1_combout  & ( (\ins_mem|memory~32_combout  & ((!\ins_mem|memory~39_combout  & (\mem_reg|Mux26~2_combout )) # (\ins_mem|memory~39_combout  & 
// ((\mem_reg|Mux26~3_combout ))))) ) ) )

	.dataa(!\mem_reg|Mux26~2_combout ),
	.datab(!\ins_mem|memory~39_combout ),
	.datac(!\mem_reg|Mux26~3_combout ),
	.datad(!\ins_mem|memory~32_combout ),
	.datae(!\mem_reg|Mux26~0_combout ),
	.dataf(!\mem_reg|Mux26~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux26~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux26~4 .extended_lut = "off";
defparam \mem_reg|Mux26~4 .lut_mask = 64'h0047CC473347FF47;
defparam \mem_reg|Mux26~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y13_N39
cyclonev_lcell_comb \muxAluA|out[5]~4 (
// Equation(s):
// \muxAluA|out[5]~4_combout  = ( \con_unit|alua|out~0_combout  & ( \mem_reg|Mux26~4_combout  & ( \p|pc[5]~DUPLICATE_q  ) ) ) # ( !\con_unit|alua|out~0_combout  & ( \mem_reg|Mux26~4_combout  ) ) # ( \con_unit|alua|out~0_combout  & ( !\mem_reg|Mux26~4_combout 
//  & ( \p|pc[5]~DUPLICATE_q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\p|pc[5]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\con_unit|alua|out~0_combout ),
	.dataf(!\mem_reg|Mux26~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxAluA|out[5]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxAluA|out[5]~4 .extended_lut = "off";
defparam \muxAluA|out[5]~4 .lut_mask = 64'h00000F0FFFFF0F0F;
defparam \muxAluA|out[5]~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y11_N45
cyclonev_lcell_comb \alu|Mux26~0 (
// Equation(s):
// \alu|Mux26~0_combout  = ( \alu|Add0~17_sumout  & ( (!\alu|Mux23~0_combout  & (\alu|Mux23~1_combout  & ((\muxAluB|out[5]~4_combout ) # (\muxAluA|out[5]~4_combout )))) # (\alu|Mux23~0_combout  & (((\muxAluA|out[5]~4_combout  & \muxAluB|out[5]~4_combout )) # 
// (\alu|Mux23~1_combout ))) ) ) # ( !\alu|Add0~17_sumout  & ( (!\alu|Mux23~0_combout  & (\alu|Mux23~1_combout  & ((\muxAluB|out[5]~4_combout ) # (\muxAluA|out[5]~4_combout )))) # (\alu|Mux23~0_combout  & (!\alu|Mux23~1_combout  & (\muxAluA|out[5]~4_combout  
// & \muxAluB|out[5]~4_combout ))) ) )

	.dataa(!\alu|Mux23~0_combout ),
	.datab(!\alu|Mux23~1_combout ),
	.datac(!\muxAluA|out[5]~4_combout ),
	.datad(!\muxAluB|out[5]~4_combout ),
	.datae(gnd),
	.dataf(!\alu|Add0~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Mux26~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Mux26~0 .extended_lut = "off";
defparam \alu|Mux26~0 .lut_mask = 64'h0226022613371337;
defparam \alu|Mux26~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y11_N42
cyclonev_lcell_comb \p|pc[5]~feeder (
// Equation(s):
// \p|pc[5]~feeder_combout  = ( \alu|Mux26~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alu|Mux26~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\p|pc[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \p|pc[5]~feeder .extended_lut = "off";
defparam \p|pc[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \p|pc[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y11_N43
dffeas \p|pc[5]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\p|pc[5]~feeder_combout ),
	.asdata(\adder|Add0~17_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Branch_U|Mux_32x1_Select|Mux0~14_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p|pc[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \p|pc[5]~DUPLICATE .is_wysiwyg = "true";
defparam \p|pc[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y12_N0
cyclonev_lcell_comb \ins_mem|memory~33 (
// Equation(s):
// \ins_mem|memory~33_combout  = ( \p|pc[4]~DUPLICATE_q  & ( (\p|pc[5]~DUPLICATE_q  & (!\p|pc [2] & (!\p|pc[3]~DUPLICATE_q  $ (!\p|pc [6])))) ) ) # ( !\p|pc[4]~DUPLICATE_q  & ( (\p|pc[5]~DUPLICATE_q  & (\p|pc[3]~DUPLICATE_q  & (\p|pc [6] & \p|pc [2]))) ) )

	.dataa(!\p|pc[5]~DUPLICATE_q ),
	.datab(!\p|pc[3]~DUPLICATE_q ),
	.datac(!\p|pc [6]),
	.datad(!\p|pc [2]),
	.datae(gnd),
	.dataf(!\p|pc[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ins_mem|memory~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ins_mem|memory~33 .extended_lut = "off";
defparam \ins_mem|memory~33 .lut_mask = 64'h0001000114001400;
defparam \ins_mem|memory~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y12_N57
cyclonev_lcell_comb \ins_mem|memory~34 (
// Equation(s):
// \ins_mem|memory~34_combout  = ( \ins_mem|memory~33_combout  & ( \ins_mem|LessThan0~1_combout  & ( (!\p|pc [7] & (!\p|pc[12]~DUPLICATE_q  & (\ins_mem|LessThan0~0_combout  & \ins_mem|memory~1_combout ))) ) ) )

	.dataa(!\p|pc [7]),
	.datab(!\p|pc[12]~DUPLICATE_q ),
	.datac(!\ins_mem|LessThan0~0_combout ),
	.datad(!\ins_mem|memory~1_combout ),
	.datae(!\ins_mem|memory~33_combout ),
	.dataf(!\ins_mem|LessThan0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ins_mem|memory~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ins_mem|memory~34 .extended_lut = "off";
defparam \ins_mem|memory~34 .lut_mask = 64'h0000000000000008;
defparam \ins_mem|memory~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y13_N57
cyclonev_lcell_comb \mem_reg|Mux29~1 (
// Equation(s):
// \mem_reg|Mux29~1_combout  = ( \mem_reg|registers[7][2]~DUPLICATE_q  & ( \ins_mem|memory~39_combout  & ( (\ins_mem|memory~32_combout ) # (\mem_reg|registers[5][2]~DUPLICATE_q ) ) ) ) # ( !\mem_reg|registers[7][2]~DUPLICATE_q  & ( \ins_mem|memory~39_combout 
//  & ( (\mem_reg|registers[5][2]~DUPLICATE_q  & !\ins_mem|memory~32_combout ) ) ) ) # ( \mem_reg|registers[7][2]~DUPLICATE_q  & ( !\ins_mem|memory~39_combout  & ( (!\ins_mem|memory~32_combout  & ((\mem_reg|registers[4][2]~DUPLICATE_q ))) # 
// (\ins_mem|memory~32_combout  & (\mem_reg|registers[6][2]~q )) ) ) ) # ( !\mem_reg|registers[7][2]~DUPLICATE_q  & ( !\ins_mem|memory~39_combout  & ( (!\ins_mem|memory~32_combout  & ((\mem_reg|registers[4][2]~DUPLICATE_q ))) # (\ins_mem|memory~32_combout  & 
// (\mem_reg|registers[6][2]~q )) ) ) )

	.dataa(!\mem_reg|registers[6][2]~q ),
	.datab(!\mem_reg|registers[5][2]~DUPLICATE_q ),
	.datac(!\mem_reg|registers[4][2]~DUPLICATE_q ),
	.datad(!\ins_mem|memory~32_combout ),
	.datae(!\mem_reg|registers[7][2]~DUPLICATE_q ),
	.dataf(!\ins_mem|memory~39_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux29~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux29~1 .extended_lut = "off";
defparam \mem_reg|Mux29~1 .lut_mask = 64'h0F550F55330033FF;
defparam \mem_reg|Mux29~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y13_N27
cyclonev_lcell_comb \mem_reg|Mux29~0 (
// Equation(s):
// \mem_reg|Mux29~0_combout  = ( \mem_reg|registers[3][2]~q  & ( \ins_mem|memory~32_combout  & ( ((\ins_mem|memory~4_combout  & \ins_mem|memory~5_combout )) # (\mem_reg|registers[2][2]~q ) ) ) ) # ( !\mem_reg|registers[3][2]~q  & ( \ins_mem|memory~32_combout 
//  & ( (\mem_reg|registers[2][2]~q  & ((!\ins_mem|memory~4_combout ) # (!\ins_mem|memory~5_combout ))) ) ) ) # ( \mem_reg|registers[3][2]~q  & ( !\ins_mem|memory~32_combout  & ( (\ins_mem|memory~4_combout  & (\ins_mem|memory~5_combout  & 
// \mem_reg|registers[1][2]~q )) ) ) ) # ( !\mem_reg|registers[3][2]~q  & ( !\ins_mem|memory~32_combout  & ( (\ins_mem|memory~4_combout  & (\ins_mem|memory~5_combout  & \mem_reg|registers[1][2]~q )) ) ) )

	.dataa(!\ins_mem|memory~4_combout ),
	.datab(!\ins_mem|memory~5_combout ),
	.datac(!\mem_reg|registers[2][2]~q ),
	.datad(!\mem_reg|registers[1][2]~q ),
	.datae(!\mem_reg|registers[3][2]~q ),
	.dataf(!\ins_mem|memory~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux29~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux29~0 .extended_lut = "off";
defparam \mem_reg|Mux29~0 .lut_mask = 64'h001100110E0E1F1F;
defparam \mem_reg|Mux29~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y13_N40
dffeas \mem_reg|registers[9][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux29~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[9][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[9][2] .is_wysiwyg = "true";
defparam \mem_reg|registers[9][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y12_N30
cyclonev_lcell_comb \mem_reg|Mux29~2 (
// Equation(s):
// \mem_reg|Mux29~2_combout  = ( \ins_mem|memory~32_combout  & ( \ins_mem|memory~39_combout  & ( \mem_reg|registers[11][2]~q  ) ) ) # ( !\ins_mem|memory~32_combout  & ( \ins_mem|memory~39_combout  & ( \mem_reg|registers[9][2]~q  ) ) ) # ( 
// \ins_mem|memory~32_combout  & ( !\ins_mem|memory~39_combout  & ( \mem_reg|registers[10][2]~q  ) ) ) # ( !\ins_mem|memory~32_combout  & ( !\ins_mem|memory~39_combout  & ( \mem_reg|registers[8][2]~q  ) ) )

	.dataa(!\mem_reg|registers[11][2]~q ),
	.datab(!\mem_reg|registers[10][2]~q ),
	.datac(!\mem_reg|registers[9][2]~q ),
	.datad(!\mem_reg|registers[8][2]~q ),
	.datae(!\ins_mem|memory~32_combout ),
	.dataf(!\ins_mem|memory~39_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux29~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux29~2 .extended_lut = "off";
defparam \mem_reg|Mux29~2 .lut_mask = 64'h00FF33330F0F5555;
defparam \mem_reg|Mux29~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y12_N35
dffeas \mem_reg|registers[14][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux29~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[14][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[14][2] .is_wysiwyg = "true";
defparam \mem_reg|registers[14][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y12_N55
dffeas \mem_reg|registers[15][2]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux29~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[15][2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[15][2]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_reg|registers[15][2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y11_N31
dffeas \mem_reg|registers[12][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux29~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[12][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[12][2] .is_wysiwyg = "true";
defparam \mem_reg|registers[12][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y12_N57
cyclonev_lcell_comb \mem_reg|Mux29~3 (
// Equation(s):
// \mem_reg|Mux29~3_combout  = ( \ins_mem|memory~32_combout  & ( \ins_mem|memory~39_combout  & ( \mem_reg|registers[15][2]~DUPLICATE_q  ) ) ) # ( !\ins_mem|memory~32_combout  & ( \ins_mem|memory~39_combout  & ( \mem_reg|registers[13][2]~q  ) ) ) # ( 
// \ins_mem|memory~32_combout  & ( !\ins_mem|memory~39_combout  & ( \mem_reg|registers[14][2]~q  ) ) ) # ( !\ins_mem|memory~32_combout  & ( !\ins_mem|memory~39_combout  & ( \mem_reg|registers[12][2]~q  ) ) )

	.dataa(!\mem_reg|registers[14][2]~q ),
	.datab(!\mem_reg|registers[15][2]~DUPLICATE_q ),
	.datac(!\mem_reg|registers[12][2]~q ),
	.datad(!\mem_reg|registers[13][2]~q ),
	.datae(!\ins_mem|memory~32_combout ),
	.dataf(!\ins_mem|memory~39_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux29~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux29~3 .extended_lut = "off";
defparam \mem_reg|Mux29~3 .lut_mask = 64'h0F0F555500FF3333;
defparam \mem_reg|Mux29~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y13_N51
cyclonev_lcell_comb \mem_reg|Mux29~4 (
// Equation(s):
// \mem_reg|Mux29~4_combout  = ( \mem_reg|Mux29~2_combout  & ( \mem_reg|Mux29~3_combout  & ( ((!\ins_mem|memory~34_combout  & ((\mem_reg|Mux29~0_combout ))) # (\ins_mem|memory~34_combout  & (\mem_reg|Mux29~1_combout ))) # (\ins_mem|memory~36_combout ) ) ) ) 
// # ( !\mem_reg|Mux29~2_combout  & ( \mem_reg|Mux29~3_combout  & ( (!\ins_mem|memory~34_combout  & (((!\ins_mem|memory~36_combout  & \mem_reg|Mux29~0_combout )))) # (\ins_mem|memory~34_combout  & (((\ins_mem|memory~36_combout )) # (\mem_reg|Mux29~1_combout 
// ))) ) ) ) # ( \mem_reg|Mux29~2_combout  & ( !\mem_reg|Mux29~3_combout  & ( (!\ins_mem|memory~34_combout  & (((\mem_reg|Mux29~0_combout ) # (\ins_mem|memory~36_combout )))) # (\ins_mem|memory~34_combout  & (\mem_reg|Mux29~1_combout  & 
// (!\ins_mem|memory~36_combout ))) ) ) ) # ( !\mem_reg|Mux29~2_combout  & ( !\mem_reg|Mux29~3_combout  & ( (!\ins_mem|memory~36_combout  & ((!\ins_mem|memory~34_combout  & ((\mem_reg|Mux29~0_combout ))) # (\ins_mem|memory~34_combout  & 
// (\mem_reg|Mux29~1_combout )))) ) ) )

	.dataa(!\ins_mem|memory~34_combout ),
	.datab(!\mem_reg|Mux29~1_combout ),
	.datac(!\ins_mem|memory~36_combout ),
	.datad(!\mem_reg|Mux29~0_combout ),
	.datae(!\mem_reg|Mux29~2_combout ),
	.dataf(!\mem_reg|Mux29~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux29~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux29~4 .extended_lut = "off";
defparam \mem_reg|Mux29~4 .lut_mask = 64'h10B01ABA15B51FBF;
defparam \mem_reg|Mux29~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y13_N3
cyclonev_lcell_comb \muxAluA|out[2]~2 (
// Equation(s):
// \muxAluA|out[2]~2_combout  = ( \con_unit|alua|out~0_combout  & ( \mem_reg|Mux29~4_combout  & ( \p|pc [2] ) ) ) # ( !\con_unit|alua|out~0_combout  & ( \mem_reg|Mux29~4_combout  ) ) # ( \con_unit|alua|out~0_combout  & ( !\mem_reg|Mux29~4_combout  & ( \p|pc 
// [2] ) ) )

	.dataa(!\p|pc [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\con_unit|alua|out~0_combout ),
	.dataf(!\mem_reg|Mux29~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxAluA|out[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxAluA|out[2]~2 .extended_lut = "off";
defparam \muxAluA|out[2]~2 .lut_mask = 64'h00005555FFFF5555;
defparam \muxAluA|out[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y11_N48
cyclonev_lcell_comb \alu|Mux29~0 (
// Equation(s):
// \alu|Mux29~0_combout  = ( \alu|Mux23~1_combout  & ( \muxAluB|out[2]~2_combout  & ( (!\alu|Mux23~0_combout ) # (\alu|Add0~9_sumout ) ) ) ) # ( !\alu|Mux23~1_combout  & ( \muxAluB|out[2]~2_combout  & ( (\alu|Mux23~0_combout  & \muxAluA|out[2]~2_combout ) ) 
// ) ) # ( \alu|Mux23~1_combout  & ( !\muxAluB|out[2]~2_combout  & ( (!\alu|Mux23~0_combout  & ((\muxAluA|out[2]~2_combout ))) # (\alu|Mux23~0_combout  & (\alu|Add0~9_sumout )) ) ) )

	.dataa(!\alu|Mux23~0_combout ),
	.datab(gnd),
	.datac(!\alu|Add0~9_sumout ),
	.datad(!\muxAluA|out[2]~2_combout ),
	.datae(!\alu|Mux23~1_combout ),
	.dataf(!\muxAluB|out[2]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Mux29~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Mux29~0 .extended_lut = "off";
defparam \alu|Mux29~0 .lut_mask = 64'h000005AF0055AFAF;
defparam \alu|Mux29~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y11_N21
cyclonev_lcell_comb \p|pc[2]~feeder (
// Equation(s):
// \p|pc[2]~feeder_combout  = ( \alu|Mux29~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alu|Mux29~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\p|pc[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \p|pc[2]~feeder .extended_lut = "off";
defparam \p|pc[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \p|pc[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y11_N23
dffeas \p|pc[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\p|pc[2]~feeder_combout ),
	.asdata(\adder|Add0~9_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Branch_U|Mux_32x1_Select|Mux0~14_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p|pc [2]),
	.prn(vcc));
// synopsys translate_off
defparam \p|pc[2] .is_wysiwyg = "true";
defparam \p|pc[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y11_N0
cyclonev_lcell_comb \ins_mem|memory~18 (
// Equation(s):
// \ins_mem|memory~18_combout  = ( !\p|pc [7] & ( \p|pc [3] & ( !\p|pc [2] $ (((!\p|pc [5] & (!\p|pc[4]~DUPLICATE_q )) # (\p|pc [5] & ((\p|pc[6]~DUPLICATE_q ))))) ) ) ) # ( !\p|pc [7] & ( !\p|pc [3] & ( (!\p|pc [5] & ((!\p|pc [2] & ((!\p|pc[6]~DUPLICATE_q 
// ))) # (\p|pc [2] & (!\p|pc[4]~DUPLICATE_q  & \p|pc[6]~DUPLICATE_q )))) # (\p|pc [5] & (\p|pc[4]~DUPLICATE_q  & (!\p|pc [2] $ (!\p|pc[6]~DUPLICATE_q )))) ) ) )

	.dataa(!\p|pc [2]),
	.datab(!\p|pc[4]~DUPLICATE_q ),
	.datac(!\p|pc[6]~DUPLICATE_q ),
	.datad(!\p|pc [5]),
	.datae(!\p|pc [7]),
	.dataf(!\p|pc [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ins_mem|memory~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ins_mem|memory~18 .extended_lut = "off";
defparam \ins_mem|memory~18 .lut_mask = 64'hA412000066A50000;
defparam \ins_mem|memory~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y12_N36
cyclonev_lcell_comb \ins_mem|instruction[4]~1 (
// Equation(s):
// \ins_mem|instruction[4]~1_combout  = ( !\p|pc[12]~DUPLICATE_q  & ( (\ins_mem|memory~1_combout  & (\ins_mem|LessThan0~1_combout  & (\ins_mem|memory~18_combout  & \ins_mem|LessThan0~0_combout ))) ) )

	.dataa(!\ins_mem|memory~1_combout ),
	.datab(!\ins_mem|LessThan0~1_combout ),
	.datac(!\ins_mem|memory~18_combout ),
	.datad(!\ins_mem|LessThan0~0_combout ),
	.datae(gnd),
	.dataf(!\p|pc[12]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ins_mem|instruction[4]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ins_mem|instruction[4]~1 .extended_lut = "off";
defparam \ins_mem|instruction[4]~1 .lut_mask = 64'h0001000100000000;
defparam \ins_mem|instruction[4]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y12_N54
cyclonev_lcell_comb \con_unit|alubsrc|out (
// Equation(s):
// \con_unit|alubsrc|out~combout  = ( \ins_mem|LessThan0~2_combout  & ( \ins_mem|instruction[2]~4_combout  ) ) # ( !\ins_mem|LessThan0~2_combout  & ( \ins_mem|instruction[2]~4_combout  ) ) # ( \ins_mem|LessThan0~2_combout  & ( 
// !\ins_mem|instruction[2]~4_combout  ) ) # ( !\ins_mem|LessThan0~2_combout  & ( !\ins_mem|instruction[2]~4_combout  & ( (!\ins_mem|memory~30_combout ) # ((!\ins_mem|instruction[4]~1_combout ) # ((!\ins_mem|instruction[5]~2_combout ) # 
// (\muxWrite|Mux16~0_combout ))) ) ) )

	.dataa(!\ins_mem|memory~30_combout ),
	.datab(!\ins_mem|instruction[4]~1_combout ),
	.datac(!\ins_mem|instruction[5]~2_combout ),
	.datad(!\muxWrite|Mux16~0_combout ),
	.datae(!\ins_mem|LessThan0~2_combout ),
	.dataf(!\ins_mem|instruction[2]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\con_unit|alubsrc|out~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \con_unit|alubsrc|out .extended_lut = "off";
defparam \con_unit|alubsrc|out .lut_mask = 64'hFEFFFFFFFFFFFFFF;
defparam \con_unit|alubsrc|out .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y13_N51
cyclonev_lcell_comb \muxAluB|out[7]~7 (
// Equation(s):
// \muxAluB|out[7]~7_combout  = ( \mem_reg|Mux56~4_combout  & ( (!\con_unit|alubsrc|out~combout  & ((\mem_reg|Mux56~9_combout ) # (\ins_mem|memory~7_combout ))) ) ) # ( !\mem_reg|Mux56~4_combout  & ( (!\con_unit|alubsrc|out~combout  & 
// (!\ins_mem|memory~7_combout  & \mem_reg|Mux56~9_combout )) ) )

	.dataa(!\con_unit|alubsrc|out~combout ),
	.datab(!\ins_mem|memory~7_combout ),
	.datac(gnd),
	.datad(!\mem_reg|Mux56~9_combout ),
	.datae(gnd),
	.dataf(!\mem_reg|Mux56~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxAluB|out[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxAluB|out[7]~7 .extended_lut = "off";
defparam \muxAluB|out[7]~7 .lut_mask = 64'h0088008822AA22AA;
defparam \muxAluB|out[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y10_N39
cyclonev_lcell_comb \alu|Mux24~0 (
// Equation(s):
// \alu|Mux24~0_combout  = ( \alu|Add0~29_sumout  & ( \muxAluA|out[7]~7_combout  & ( ((\muxAluB|out[7]~7_combout  & \alu|Mux23~0_combout )) # (\alu|Mux23~1_combout ) ) ) ) # ( !\alu|Add0~29_sumout  & ( \muxAluA|out[7]~7_combout  & ( (!\alu|Mux23~1_combout  & 
// (\muxAluB|out[7]~7_combout  & \alu|Mux23~0_combout )) # (\alu|Mux23~1_combout  & ((!\alu|Mux23~0_combout ))) ) ) ) # ( \alu|Add0~29_sumout  & ( !\muxAluA|out[7]~7_combout  & ( (\alu|Mux23~1_combout  & ((\alu|Mux23~0_combout ) # (\muxAluB|out[7]~7_combout 
// ))) ) ) ) # ( !\alu|Add0~29_sumout  & ( !\muxAluA|out[7]~7_combout  & ( (\muxAluB|out[7]~7_combout  & (\alu|Mux23~1_combout  & !\alu|Mux23~0_combout )) ) ) )

	.dataa(!\muxAluB|out[7]~7_combout ),
	.datab(gnd),
	.datac(!\alu|Mux23~1_combout ),
	.datad(!\alu|Mux23~0_combout ),
	.datae(!\alu|Add0~29_sumout ),
	.dataf(!\muxAluA|out[7]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Mux24~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Mux24~0 .extended_lut = "off";
defparam \alu|Mux24~0 .lut_mask = 64'h0500050F0F500F5F;
defparam \alu|Mux24~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y10_N48
cyclonev_lcell_comb \p|pc[7]~feeder (
// Equation(s):
// \p|pc[7]~feeder_combout  = ( \alu|Mux24~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alu|Mux24~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\p|pc[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \p|pc[7]~feeder .extended_lut = "off";
defparam \p|pc[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \p|pc[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y10_N49
dffeas \p|pc[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\p|pc[7]~feeder_combout ),
	.asdata(\adder|Add0~29_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Branch_U|Mux_32x1_Select|Mux0~14_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p|pc [7]),
	.prn(vcc));
// synopsys translate_off
defparam \p|pc[7] .is_wysiwyg = "true";
defparam \p|pc[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y11_N13
dffeas \p|pc[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\p|pc[8]~feeder_combout ),
	.asdata(\adder|Add0~41_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Branch_U|Mux_32x1_Select|Mux0~14_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p|pc [8]),
	.prn(vcc));
// synopsys translate_off
defparam \p|pc[8] .is_wysiwyg = "true";
defparam \p|pc[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y11_N45
cyclonev_lcell_comb \muxAluA|out[8]~10 (
// Equation(s):
// \muxAluA|out[8]~10_combout  = ( \mem_reg|Mux23~4_combout  & ( (!\con_unit|alua|out~0_combout ) # (\p|pc [8]) ) ) # ( !\mem_reg|Mux23~4_combout  & ( (\p|pc [8] & \con_unit|alua|out~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\p|pc [8]),
	.datad(!\con_unit|alua|out~0_combout ),
	.datae(gnd),
	.dataf(!\mem_reg|Mux23~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxAluA|out[8]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxAluA|out[8]~10 .extended_lut = "off";
defparam \muxAluA|out[8]~10 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \muxAluA|out[8]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y11_N27
cyclonev_lcell_comb \alu|Mux23~2 (
// Equation(s):
// \alu|Mux23~2_combout  = ( \alu|Add0~41_sumout  & ( (!\alu|Mux23~1_combout  & (\muxAluA|out[8]~10_combout  & (\alu|Mux23~0_combout  & \muxAluB|out[8]~10_combout ))) # (\alu|Mux23~1_combout  & (((\muxAluB|out[8]~10_combout ) # (\alu|Mux23~0_combout )) # 
// (\muxAluA|out[8]~10_combout ))) ) ) # ( !\alu|Add0~41_sumout  & ( (!\alu|Mux23~1_combout  & (\muxAluA|out[8]~10_combout  & (\alu|Mux23~0_combout  & \muxAluB|out[8]~10_combout ))) # (\alu|Mux23~1_combout  & (!\alu|Mux23~0_combout  & 
// ((\muxAluB|out[8]~10_combout ) # (\muxAluA|out[8]~10_combout )))) ) )

	.dataa(!\alu|Mux23~1_combout ),
	.datab(!\muxAluA|out[8]~10_combout ),
	.datac(!\alu|Mux23~0_combout ),
	.datad(!\muxAluB|out[8]~10_combout ),
	.datae(gnd),
	.dataf(!\alu|Add0~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Mux23~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Mux23~2 .extended_lut = "off";
defparam \alu|Mux23~2 .lut_mask = 64'h1052105215571557;
defparam \alu|Mux23~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y11_N12
cyclonev_lcell_comb \p|pc[8]~feeder (
// Equation(s):
// \p|pc[8]~feeder_combout  = \alu|Mux23~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\alu|Mux23~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\p|pc[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \p|pc[8]~feeder .extended_lut = "off";
defparam \p|pc[8]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \p|pc[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y11_N14
dffeas \p|pc[8]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\p|pc[8]~feeder_combout ),
	.asdata(\adder|Add0~41_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Branch_U|Mux_32x1_Select|Mux0~14_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p|pc[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \p|pc[8]~DUPLICATE .is_wysiwyg = "true";
defparam \p|pc[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y11_N9
cyclonev_lcell_comb \ins_mem|memory~1 (
// Equation(s):
// \ins_mem|memory~1_combout  = ( !\p|pc [10] & ( (!\p|pc[8]~DUPLICATE_q  & !\p|pc[9]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\p|pc[8]~DUPLICATE_q ),
	.datad(!\p|pc[9]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\p|pc [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ins_mem|memory~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ins_mem|memory~1 .extended_lut = "off";
defparam \ins_mem|memory~1 .lut_mask = 64'hF000F00000000000;
defparam \ins_mem|memory~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y12_N51
cyclonev_lcell_comb \ins_mem|instruction[2]~4 (
// Equation(s):
// \ins_mem|instruction[2]~4_combout  = ( \ins_mem|memory~37_combout  & ( \ins_mem|LessThan0~1_combout  & ( (\ins_mem|memory~1_combout  & (!\p|pc[4]~DUPLICATE_q  & (!\p|pc[12]~DUPLICATE_q  & \ins_mem|LessThan0~0_combout ))) ) ) )

	.dataa(!\ins_mem|memory~1_combout ),
	.datab(!\p|pc[4]~DUPLICATE_q ),
	.datac(!\p|pc[12]~DUPLICATE_q ),
	.datad(!\ins_mem|LessThan0~0_combout ),
	.datae(!\ins_mem|memory~37_combout ),
	.dataf(!\ins_mem|LessThan0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ins_mem|instruction[2]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ins_mem|instruction[2]~4 .extended_lut = "off";
defparam \ins_mem|instruction[2]~4 .lut_mask = 64'h0000000000000040;
defparam \ins_mem|instruction[2]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y11_N42
cyclonev_lcell_comb \muxWrite|Mux16~1 (
// Equation(s):
// \muxWrite|Mux16~1_combout  = ( !\muxWrite|Mux16~0_combout  & ( \ins_mem|instruction[0]~3_combout  & ( (!\ins_mem|instruction[2]~4_combout  & (!\ins_mem|instruction[5]~2_combout  & !\ins_mem|instruction[4]~1_combout )) ) ) )

	.dataa(!\ins_mem|instruction[2]~4_combout ),
	.datab(!\ins_mem|instruction[5]~2_combout ),
	.datac(!\ins_mem|instruction[4]~1_combout ),
	.datad(gnd),
	.datae(!\muxWrite|Mux16~0_combout ),
	.dataf(!\ins_mem|instruction[0]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxWrite|Mux16~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxWrite|Mux16~1 .extended_lut = "off";
defparam \muxWrite|Mux16~1 .lut_mask = 64'h0000000080800000;
defparam \muxWrite|Mux16~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y16_N45
cyclonev_lcell_comb \adder|Add0~49 (
// Equation(s):
// \adder|Add0~49_sumout  = SUM(( \p|pc [17] ) + ( GND ) + ( \adder|Add0~54  ))
// \adder|Add0~50  = CARRY(( \p|pc [17] ) + ( GND ) + ( \adder|Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\p|pc [17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\adder|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\adder|Add0~49_sumout ),
	.cout(\adder|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \adder|Add0~49 .extended_lut = "off";
defparam \adder|Add0~49 .lut_mask = 64'h0000FFFF00000F0F;
defparam \adder|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y9_N12
cyclonev_lcell_comb \muxWrite|Mux14~0 (
// Equation(s):
// \muxWrite|Mux14~0_combout  = ( \ins_mem|instruction[13]~0_combout  & ( \con_unit|rudata|out[0]~0_combout  & ( (\muxWrite|Mux16~1_combout  & \DataMem|ram_2|altsyncram_component|auto_generated|q_a [1]) ) ) ) # ( !\ins_mem|instruction[13]~0_combout  & ( 
// \con_unit|rudata|out[0]~0_combout  & ( (\muxWrite|Mux16~1_combout  & \DataMem|ram_0|altsyncram_component|auto_generated|q_a [7]) ) ) ) # ( \ins_mem|instruction[13]~0_combout  & ( !\con_unit|rudata|out[0]~0_combout  & ( 
// (\DataMem|ram_1|altsyncram_component|auto_generated|q_a [7] & \muxWrite|Mux16~1_combout ) ) ) ) # ( !\ins_mem|instruction[13]~0_combout  & ( !\con_unit|rudata|out[0]~0_combout  & ( (\DataMem|ram_1|altsyncram_component|auto_generated|q_a [7] & 
// \muxWrite|Mux16~1_combout ) ) ) )

	.dataa(!\DataMem|ram_1|altsyncram_component|auto_generated|q_a [7]),
	.datab(!\muxWrite|Mux16~1_combout ),
	.datac(!\DataMem|ram_2|altsyncram_component|auto_generated|q_a [1]),
	.datad(!\DataMem|ram_0|altsyncram_component|auto_generated|q_a [7]),
	.datae(!\ins_mem|instruction[13]~0_combout ),
	.dataf(!\con_unit|rudata|out[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxWrite|Mux14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxWrite|Mux14~0 .extended_lut = "off";
defparam \muxWrite|Mux14~0 .lut_mask = 64'h1111111100330303;
defparam \muxWrite|Mux14~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y9_N48
cyclonev_lcell_comb \muxWrite|Mux14~1 (
// Equation(s):
// \muxWrite|Mux14~1_combout  = ( !\muxWrite|Mux0~0_combout  & ( ((!\muxWrite|Mux16~1_combout  & (((\alu|Mux14~0_combout  & \alu|Add0~49_sumout )) # (\alu|Mux14~1_combout )))) # (\muxWrite|Mux14~0_combout ) ) ) # ( \muxWrite|Mux0~0_combout  & ( 
// (((!\muxWrite|Mux16~1_combout  & (\adder|Add0~49_sumout ))) # (\muxWrite|Mux14~0_combout )) ) )

	.dataa(!\alu|Mux14~1_combout ),
	.datab(!\muxWrite|Mux16~1_combout ),
	.datac(!\adder|Add0~49_sumout ),
	.datad(!\muxWrite|Mux14~0_combout ),
	.datae(!\muxWrite|Mux0~0_combout ),
	.dataf(!\alu|Add0~49_sumout ),
	.datag(!\alu|Mux14~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxWrite|Mux14~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxWrite|Mux14~1 .extended_lut = "on";
defparam \muxWrite|Mux14~1 .lut_mask = 64'h44FF0CFF4CFF0CFF;
defparam \muxWrite|Mux14~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y14_N13
dffeas \mem_reg|registers[14][17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux14~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[14][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[14][17] .is_wysiwyg = "true";
defparam \mem_reg|registers[14][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y14_N36
cyclonev_lcell_comb \mem_reg|Mux14~2 (
// Equation(s):
// \mem_reg|Mux14~2_combout  = ( \ins_mem|memory~36_combout  & ( \ins_mem|memory~34_combout  & ( \mem_reg|registers[14][17]~q  ) ) ) # ( !\ins_mem|memory~36_combout  & ( \ins_mem|memory~34_combout  & ( \mem_reg|registers[6][17]~q  ) ) ) # ( 
// \ins_mem|memory~36_combout  & ( !\ins_mem|memory~34_combout  & ( \mem_reg|registers[10][17]~q  ) ) ) # ( !\ins_mem|memory~36_combout  & ( !\ins_mem|memory~34_combout  & ( \mem_reg|registers[2][17]~q  ) ) )

	.dataa(!\mem_reg|registers[14][17]~q ),
	.datab(!\mem_reg|registers[6][17]~q ),
	.datac(!\mem_reg|registers[2][17]~q ),
	.datad(!\mem_reg|registers[10][17]~q ),
	.datae(!\ins_mem|memory~36_combout ),
	.dataf(!\ins_mem|memory~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux14~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux14~2 .extended_lut = "off";
defparam \mem_reg|Mux14~2 .lut_mask = 64'h0F0F00FF33335555;
defparam \mem_reg|Mux14~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y14_N9
cyclonev_lcell_comb \mem_reg|Mux14~1 (
// Equation(s):
// \mem_reg|Mux14~1_combout  = ( \ins_mem|memory~36_combout  & ( \ins_mem|memory~34_combout  & ( \mem_reg|registers[13][17]~q  ) ) ) # ( !\ins_mem|memory~36_combout  & ( \ins_mem|memory~34_combout  & ( \mem_reg|registers[5][17]~q  ) ) ) # ( 
// \ins_mem|memory~36_combout  & ( !\ins_mem|memory~34_combout  & ( \mem_reg|registers[9][17]~q  ) ) ) # ( !\ins_mem|memory~36_combout  & ( !\ins_mem|memory~34_combout  & ( \mem_reg|registers[1][17]~q  ) ) )

	.dataa(!\mem_reg|registers[9][17]~q ),
	.datab(!\mem_reg|registers[13][17]~q ),
	.datac(!\mem_reg|registers[5][17]~q ),
	.datad(!\mem_reg|registers[1][17]~q ),
	.datae(!\ins_mem|memory~36_combout ),
	.dataf(!\ins_mem|memory~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux14~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux14~1 .extended_lut = "off";
defparam \mem_reg|Mux14~1 .lut_mask = 64'h00FF55550F0F3333;
defparam \mem_reg|Mux14~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y13_N55
dffeas \mem_reg|registers[12][17]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux14~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[12][17]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[12][17]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_reg|registers[12][17]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y15_N38
dffeas \mem_reg|registers[8][17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux14~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[8][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[8][17] .is_wysiwyg = "true";
defparam \mem_reg|registers[8][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y15_N39
cyclonev_lcell_comb \mem_reg|Mux14~0 (
// Equation(s):
// \mem_reg|Mux14~0_combout  = ( \ins_mem|memory~36_combout  & ( \ins_mem|memory~10_combout  & ( (!\ins_mem|memory~33_combout  & ((\mem_reg|registers[8][17]~q ))) # (\ins_mem|memory~33_combout  & (\mem_reg|registers[12][17]~DUPLICATE_q )) ) ) ) # ( 
// !\ins_mem|memory~36_combout  & ( \ins_mem|memory~10_combout  & ( (\ins_mem|memory~33_combout  & \mem_reg|registers[4][17]~q ) ) ) ) # ( \ins_mem|memory~36_combout  & ( !\ins_mem|memory~10_combout  & ( \mem_reg|registers[8][17]~q  ) ) )

	.dataa(!\ins_mem|memory~33_combout ),
	.datab(!\mem_reg|registers[12][17]~DUPLICATE_q ),
	.datac(!\mem_reg|registers[4][17]~q ),
	.datad(!\mem_reg|registers[8][17]~q ),
	.datae(!\ins_mem|memory~36_combout ),
	.dataf(!\ins_mem|memory~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux14~0 .extended_lut = "off";
defparam \mem_reg|Mux14~0 .lut_mask = 64'h000000FF050511BB;
defparam \mem_reg|Mux14~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y13_N7
dffeas \mem_reg|registers[3][17]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_reg|registers[3][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[3][17]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[3][17]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_reg|registers[3][17]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y14_N14
dffeas \mem_reg|registers[15][17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux14~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[15][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[15][17] .is_wysiwyg = "true";
defparam \mem_reg|registers[15][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y14_N15
cyclonev_lcell_comb \mem_reg|Mux14~3 (
// Equation(s):
// \mem_reg|Mux14~3_combout  = ( \ins_mem|memory~36_combout  & ( \ins_mem|memory~34_combout  & ( \mem_reg|registers[15][17]~q  ) ) ) # ( !\ins_mem|memory~36_combout  & ( \ins_mem|memory~34_combout  & ( \mem_reg|registers[7][17]~q  ) ) ) # ( 
// \ins_mem|memory~36_combout  & ( !\ins_mem|memory~34_combout  & ( \mem_reg|registers[11][17]~q  ) ) ) # ( !\ins_mem|memory~36_combout  & ( !\ins_mem|memory~34_combout  & ( \mem_reg|registers[3][17]~DUPLICATE_q  ) ) )

	.dataa(!\mem_reg|registers[3][17]~DUPLICATE_q ),
	.datab(!\mem_reg|registers[11][17]~q ),
	.datac(!\mem_reg|registers[15][17]~q ),
	.datad(!\mem_reg|registers[7][17]~q ),
	.datae(!\ins_mem|memory~36_combout ),
	.dataf(!\ins_mem|memory~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux14~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux14~3 .extended_lut = "off";
defparam \mem_reg|Mux14~3 .lut_mask = 64'h5555333300FF0F0F;
defparam \mem_reg|Mux14~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y14_N48
cyclonev_lcell_comb \mem_reg|Mux14~4 (
// Equation(s):
// \mem_reg|Mux14~4_combout  = ( \mem_reg|Mux14~0_combout  & ( \mem_reg|Mux14~3_combout  & ( (!\ins_mem|memory~39_combout  & (((!\ins_mem|memory~32_combout )) # (\mem_reg|Mux14~2_combout ))) # (\ins_mem|memory~39_combout  & (((\mem_reg|Mux14~1_combout ) # 
// (\ins_mem|memory~32_combout )))) ) ) ) # ( !\mem_reg|Mux14~0_combout  & ( \mem_reg|Mux14~3_combout  & ( (!\ins_mem|memory~39_combout  & (\mem_reg|Mux14~2_combout  & (\ins_mem|memory~32_combout ))) # (\ins_mem|memory~39_combout  & 
// (((\mem_reg|Mux14~1_combout ) # (\ins_mem|memory~32_combout )))) ) ) ) # ( \mem_reg|Mux14~0_combout  & ( !\mem_reg|Mux14~3_combout  & ( (!\ins_mem|memory~39_combout  & (((!\ins_mem|memory~32_combout )) # (\mem_reg|Mux14~2_combout ))) # 
// (\ins_mem|memory~39_combout  & (((!\ins_mem|memory~32_combout  & \mem_reg|Mux14~1_combout )))) ) ) ) # ( !\mem_reg|Mux14~0_combout  & ( !\mem_reg|Mux14~3_combout  & ( (!\ins_mem|memory~39_combout  & (\mem_reg|Mux14~2_combout  & (\ins_mem|memory~32_combout 
// ))) # (\ins_mem|memory~39_combout  & (((!\ins_mem|memory~32_combout  & \mem_reg|Mux14~1_combout )))) ) ) )

	.dataa(!\mem_reg|Mux14~2_combout ),
	.datab(!\ins_mem|memory~39_combout ),
	.datac(!\ins_mem|memory~32_combout ),
	.datad(!\mem_reg|Mux14~1_combout ),
	.datae(!\mem_reg|Mux14~0_combout ),
	.dataf(!\mem_reg|Mux14~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux14~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux14~4 .extended_lut = "off";
defparam \mem_reg|Mux14~4 .lut_mask = 64'h0434C4F40737C7F7;
defparam \mem_reg|Mux14~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y14_N24
cyclonev_lcell_comb \muxAluA|out[17]~12 (
// Equation(s):
// \muxAluA|out[17]~12_combout  = ( \mem_reg|Mux14~4_combout  & ( (!\con_unit|alua|out~0_combout ) # (\p|pc [17]) ) ) # ( !\mem_reg|Mux14~4_combout  & ( (\con_unit|alua|out~0_combout  & \p|pc [17]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\con_unit|alua|out~0_combout ),
	.datad(!\p|pc [17]),
	.datae(gnd),
	.dataf(!\mem_reg|Mux14~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxAluA|out[17]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxAluA|out[17]~12 .extended_lut = "off";
defparam \muxAluA|out[17]~12 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \muxAluA|out[17]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y10_N15
cyclonev_lcell_comb \alu|Mux14~1 (
// Equation(s):
// \alu|Mux14~1_combout  = (!\alu|Mux23~0_combout  & (\alu|Mux23~1_combout  & ((\muxAluB|out[17]~12_combout ) # (\muxAluA|out[17]~12_combout )))) # (\alu|Mux23~0_combout  & (!\alu|Mux23~1_combout  & (\muxAluA|out[17]~12_combout  & \muxAluB|out[17]~12_combout 
// )))

	.dataa(!\alu|Mux23~0_combout ),
	.datab(!\alu|Mux23~1_combout ),
	.datac(!\muxAluA|out[17]~12_combout ),
	.datad(!\muxAluB|out[17]~12_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Mux14~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Mux14~1 .extended_lut = "off";
defparam \alu|Mux14~1 .lut_mask = 64'h0226022602260226;
defparam \alu|Mux14~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y10_N18
cyclonev_lcell_comb \alu|Mux14~2 (
// Equation(s):
// \alu|Mux14~2_combout  = ((\alu|Mux14~0_combout  & \alu|Add0~49_sumout )) # (\alu|Mux14~1_combout )

	.dataa(!\alu|Mux14~0_combout ),
	.datab(!\alu|Mux14~1_combout ),
	.datac(!\alu|Add0~49_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Mux14~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Mux14~2 .extended_lut = "off";
defparam \alu|Mux14~2 .lut_mask = 64'h3737373737373737;
defparam \alu|Mux14~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y10_N19
dffeas \p|pc[17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\alu|Mux14~2_combout ),
	.asdata(\adder|Add0~49_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Branch_U|Mux_32x1_Select|Mux0~14_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p|pc [17]),
	.prn(vcc));
// synopsys translate_off
defparam \p|pc[17] .is_wysiwyg = "true";
defparam \p|pc[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y10_N22
dffeas \p|pc[18]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\alu|Mux13~1_combout ),
	.asdata(\adder|Add0~45_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Branch_U|Mux_32x1_Select|Mux0~14_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p|pc[18]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \p|pc[18]~DUPLICATE .is_wysiwyg = "true";
defparam \p|pc[18]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y8_N51
cyclonev_lcell_comb \muxAluA|out[18]~11 (
// Equation(s):
// \muxAluA|out[18]~11_combout  = ( \con_unit|alua|out~0_combout  & ( \mem_reg|Mux13~4_combout  & ( \p|pc[18]~DUPLICATE_q  ) ) ) # ( !\con_unit|alua|out~0_combout  & ( \mem_reg|Mux13~4_combout  ) ) # ( \con_unit|alua|out~0_combout  & ( 
// !\mem_reg|Mux13~4_combout  & ( \p|pc[18]~DUPLICATE_q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\p|pc[18]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\con_unit|alua|out~0_combout ),
	.dataf(!\mem_reg|Mux13~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxAluA|out[18]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxAluA|out[18]~11 .extended_lut = "off";
defparam \muxAluA|out[18]~11 .lut_mask = 64'h00000F0FFFFF0F0F;
defparam \muxAluA|out[18]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y10_N21
cyclonev_lcell_comb \alu|Mux13~1 (
// Equation(s):
// \alu|Mux13~1_combout  = ( \alu|Mux13~0_combout  ) # ( !\alu|Mux13~0_combout  & ( (\alu|Mux14~0_combout  & \alu|Add0~45_sumout ) ) )

	.dataa(!\alu|Mux14~0_combout ),
	.datab(gnd),
	.datac(!\alu|Add0~45_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alu|Mux13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Mux13~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Mux13~1 .extended_lut = "off";
defparam \alu|Mux13~1 .lut_mask = 64'h05050505FFFFFFFF;
defparam \alu|Mux13~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y10_N23
dffeas \p|pc[18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\alu|Mux13~1_combout ),
	.asdata(\adder|Add0~45_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Branch_U|Mux_32x1_Select|Mux0~14_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p|pc [18]),
	.prn(vcc));
// synopsys translate_off
defparam \p|pc[18] .is_wysiwyg = "true";
defparam \p|pc[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y10_N2
dffeas \p|pc[16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\p|pc[16]~feeder_combout ),
	.asdata(\adder|Add0~53_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Branch_U|Mux_32x1_Select|Mux0~14_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p|pc [16]),
	.prn(vcc));
// synopsys translate_off
defparam \p|pc[16] .is_wysiwyg = "true";
defparam \p|pc[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y10_N6
cyclonev_lcell_comb \ins_mem|LessThan0~0 (
// Equation(s):
// \ins_mem|LessThan0~0_combout  = ( !\p|pc [16] & ( !\p|pc [14] & ( (!\p|pc [18] & (!\p|pc [15] & (!\p|pc [13] & !\p|pc [17]))) ) ) )

	.dataa(!\p|pc [18]),
	.datab(!\p|pc [15]),
	.datac(!\p|pc [13]),
	.datad(!\p|pc [17]),
	.datae(!\p|pc [16]),
	.dataf(!\p|pc [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ins_mem|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ins_mem|LessThan0~0 .extended_lut = "off";
defparam \ins_mem|LessThan0~0 .lut_mask = 64'h8000000000000000;
defparam \ins_mem|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y12_N18
cyclonev_lcell_comb \ins_mem|instruction[5]~2 (
// Equation(s):
// \ins_mem|instruction[5]~2_combout  = ( \ins_mem|memory~21_combout  & ( (\ins_mem|LessThan0~0_combout  & (!\p|pc[12]~DUPLICATE_q  & (\ins_mem|memory~1_combout  & \ins_mem|LessThan0~1_combout ))) ) )

	.dataa(!\ins_mem|LessThan0~0_combout ),
	.datab(!\p|pc[12]~DUPLICATE_q ),
	.datac(!\ins_mem|memory~1_combout ),
	.datad(!\ins_mem|LessThan0~1_combout ),
	.datae(gnd),
	.dataf(!\ins_mem|memory~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ins_mem|instruction[5]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ins_mem|instruction[5]~2 .extended_lut = "off";
defparam \ins_mem|instruction[5]~2 .lut_mask = 64'h0000000000040004;
defparam \ins_mem|instruction[5]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y12_N39
cyclonev_lcell_comb \ins_mem|memory~38 (
// Equation(s):
// \ins_mem|memory~38_combout  = ( \ins_mem|memory~1_combout  & ( (!\p|pc[4]~DUPLICATE_q  & \ins_mem|memory~37_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\p|pc[4]~DUPLICATE_q ),
	.datad(!\ins_mem|memory~37_combout ),
	.datae(gnd),
	.dataf(!\ins_mem|memory~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ins_mem|memory~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ins_mem|memory~38 .extended_lut = "off";
defparam \ins_mem|memory~38 .lut_mask = 64'h0000000000F000F0;
defparam \ins_mem|memory~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y12_N42
cyclonev_lcell_comb \con_unit|alua|out~0 (
// Equation(s):
// \con_unit|alua|out~0_combout  = ( !\ins_mem|instruction[4]~1_combout  & ( \muxWrite|Mux16~0_combout  & ( (\ins_mem|instruction[5]~2_combout  & (\ins_mem|memory~30_combout  & (!\ins_mem|LessThan0~2_combout  & !\ins_mem|memory~38_combout ))) ) ) ) # ( 
// \ins_mem|instruction[4]~1_combout  & ( !\muxWrite|Mux16~0_combout  & ( (!\ins_mem|instruction[5]~2_combout  & (\ins_mem|memory~30_combout  & (!\ins_mem|LessThan0~2_combout  & \ins_mem|memory~38_combout ))) ) ) )

	.dataa(!\ins_mem|instruction[5]~2_combout ),
	.datab(!\ins_mem|memory~30_combout ),
	.datac(!\ins_mem|LessThan0~2_combout ),
	.datad(!\ins_mem|memory~38_combout ),
	.datae(!\ins_mem|instruction[4]~1_combout ),
	.dataf(!\muxWrite|Mux16~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\con_unit|alua|out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \con_unit|alua|out~0 .extended_lut = "off";
defparam \con_unit|alua|out~0 .lut_mask = 64'h0000002010000000;
defparam \con_unit|alua|out~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y12_N48
cyclonev_lcell_comb \muxAluA|out[9]~9 (
// Equation(s):
// \muxAluA|out[9]~9_combout  = ( \con_unit|alua|out~0_combout  & ( \mem_reg|Mux22~4_combout  & ( \p|pc [9] ) ) ) # ( !\con_unit|alua|out~0_combout  & ( \mem_reg|Mux22~4_combout  ) ) # ( \con_unit|alua|out~0_combout  & ( !\mem_reg|Mux22~4_combout  & ( \p|pc 
// [9] ) ) )

	.dataa(gnd),
	.datab(!\p|pc [9]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\con_unit|alua|out~0_combout ),
	.dataf(!\mem_reg|Mux22~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxAluA|out[9]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxAluA|out[9]~9 .extended_lut = "off";
defparam \muxAluA|out[9]~9 .lut_mask = 64'h00003333FFFF3333;
defparam \muxAluA|out[9]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y11_N3
cyclonev_lcell_comb \alu|Mux22~0 (
// Equation(s):
// \alu|Mux22~0_combout  = ( \alu|Add0~37_sumout  & ( (!\alu|Mux23~1_combout  & (\alu|Mux23~0_combout  & (\muxAluA|out[9]~9_combout  & \muxAluB|out[9]~9_combout ))) # (\alu|Mux23~1_combout  & (((\muxAluB|out[9]~9_combout ) # (\muxAluA|out[9]~9_combout )) # 
// (\alu|Mux23~0_combout ))) ) ) # ( !\alu|Add0~37_sumout  & ( (!\alu|Mux23~1_combout  & (\alu|Mux23~0_combout  & (\muxAluA|out[9]~9_combout  & \muxAluB|out[9]~9_combout ))) # (\alu|Mux23~1_combout  & (!\alu|Mux23~0_combout  & ((\muxAluB|out[9]~9_combout ) # 
// (\muxAluA|out[9]~9_combout )))) ) )

	.dataa(!\alu|Mux23~1_combout ),
	.datab(!\alu|Mux23~0_combout ),
	.datac(!\muxAluA|out[9]~9_combout ),
	.datad(!\muxAluB|out[9]~9_combout ),
	.datae(gnd),
	.dataf(!\alu|Add0~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Mux22~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Mux22~0 .extended_lut = "off";
defparam \alu|Mux22~0 .lut_mask = 64'h0446044615571557;
defparam \alu|Mux22~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y11_N0
cyclonev_lcell_comb \p|pc[9]~feeder (
// Equation(s):
// \p|pc[9]~feeder_combout  = \alu|Mux22~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\alu|Mux22~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\p|pc[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \p|pc[9]~feeder .extended_lut = "off";
defparam \p|pc[9]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \p|pc[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y11_N1
dffeas \p|pc[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\p|pc[9]~feeder_combout ),
	.asdata(\adder|Add0~37_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Branch_U|Mux_32x1_Select|Mux0~14_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p|pc [9]),
	.prn(vcc));
// synopsys translate_off
defparam \p|pc[9] .is_wysiwyg = "true";
defparam \p|pc[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y12_N24
cyclonev_lcell_comb \ins_mem|memory~30 (
// Equation(s):
// \ins_mem|memory~30_combout  = ( !\p|pc[8]~DUPLICATE_q  & ( \ins_mem|memory~29_combout  & ( (!\p|pc [9] & (!\p|pc [10] & ((!\p|pc[4]~DUPLICATE_q ) # (!\p|pc [7])))) ) ) ) # ( !\p|pc[8]~DUPLICATE_q  & ( !\ins_mem|memory~29_combout  & ( (!\p|pc [9] & (!\p|pc 
// [10] & !\p|pc [7])) ) ) )

	.dataa(!\p|pc [9]),
	.datab(!\p|pc[4]~DUPLICATE_q ),
	.datac(!\p|pc [10]),
	.datad(!\p|pc [7]),
	.datae(!\p|pc[8]~DUPLICATE_q ),
	.dataf(!\ins_mem|memory~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ins_mem|memory~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ins_mem|memory~30 .extended_lut = "off";
defparam \ins_mem|memory~30 .lut_mask = 64'hA0000000A0800000;
defparam \ins_mem|memory~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y12_N33
cyclonev_lcell_comb \con_unit|aluop|sel[1]~0 (
// Equation(s):
// \con_unit|aluop|sel[1]~0_combout  = ( !\ins_mem|instruction[2]~4_combout  & ( (!\ins_mem|LessThan0~2_combout  & (\ins_mem|memory~30_combout  & (!\muxWrite|Mux16~0_combout  & \ins_mem|instruction[4]~1_combout ))) ) )

	.dataa(!\ins_mem|LessThan0~2_combout ),
	.datab(!\ins_mem|memory~30_combout ),
	.datac(!\muxWrite|Mux16~0_combout ),
	.datad(!\ins_mem|instruction[4]~1_combout ),
	.datae(gnd),
	.dataf(!\ins_mem|instruction[2]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\con_unit|aluop|sel[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \con_unit|aluop|sel[1]~0 .extended_lut = "off";
defparam \con_unit|aluop|sel[1]~0 .lut_mask = 64'h0020002000000000;
defparam \con_unit|aluop|sel[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y13_N15
cyclonev_lcell_comb \con_unit|aluop|Mux|Mux3~0 (
// Equation(s):
// \con_unit|aluop|Mux|Mux3~0_combout  = ( \con_unit|aluop|sel[0]~2_combout  & ( !\con_unit|aluop|sel[1]~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\con_unit|aluop|sel[1]~0_combout ),
	.datae(gnd),
	.dataf(!\con_unit|aluop|sel[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\con_unit|aluop|Mux|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \con_unit|aluop|Mux|Mux3~0 .extended_lut = "off";
defparam \con_unit|aluop|Mux|Mux3~0 .lut_mask = 64'h00000000FF00FF00;
defparam \con_unit|aluop|Mux|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y13_N0
cyclonev_lcell_comb \alu|Mux23~0 (
// Equation(s):
// \alu|Mux23~0_combout  = ( !\con_unit|aluop|Mux|Mux2~0_combout  & ( \ins_mem|instruction[0]~3_combout  & ( (!\con_unit|aluop|Mux|Mux0~0_combout ) # (\con_unit|aluop|Mux|Mux3~0_combout ) ) ) ) # ( !\con_unit|aluop|Mux|Mux2~0_combout  & ( 
// !\ins_mem|instruction[0]~3_combout  & ( !\con_unit|aluop|Mux|Mux0~0_combout  ) ) )

	.dataa(gnd),
	.datab(!\con_unit|aluop|Mux|Mux3~0_combout ),
	.datac(gnd),
	.datad(!\con_unit|aluop|Mux|Mux0~0_combout ),
	.datae(!\con_unit|aluop|Mux|Mux2~0_combout ),
	.dataf(!\ins_mem|instruction[0]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Mux23~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Mux23~0 .extended_lut = "off";
defparam \alu|Mux23~0 .lut_mask = 64'hFF000000FF330000;
defparam \alu|Mux23~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y10_N24
cyclonev_lcell_comb \alu|Mux20~0 (
// Equation(s):
// \alu|Mux20~0_combout  = ( \alu|Add0~69_sumout  & ( (!\alu|Mux23~1_combout  & (\alu|Mux23~0_combout  & (\muxAluA|out[11]~17_combout  & \muxAluB|out[11]~17_combout ))) # (\alu|Mux23~1_combout  & (((\muxAluB|out[11]~17_combout ) # 
// (\muxAluA|out[11]~17_combout )) # (\alu|Mux23~0_combout ))) ) ) # ( !\alu|Add0~69_sumout  & ( (!\alu|Mux23~1_combout  & (\alu|Mux23~0_combout  & (\muxAluA|out[11]~17_combout  & \muxAluB|out[11]~17_combout ))) # (\alu|Mux23~1_combout  & 
// (!\alu|Mux23~0_combout  & ((\muxAluB|out[11]~17_combout ) # (\muxAluA|out[11]~17_combout )))) ) )

	.dataa(!\alu|Mux23~1_combout ),
	.datab(!\alu|Mux23~0_combout ),
	.datac(!\muxAluA|out[11]~17_combout ),
	.datad(!\muxAluB|out[11]~17_combout ),
	.datae(gnd),
	.dataf(!\alu|Add0~69_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Mux20~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Mux20~0 .extended_lut = "off";
defparam \alu|Mux20~0 .lut_mask = 64'h0446044615571557;
defparam \alu|Mux20~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y10_N26
dffeas \p|pc[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\alu|Mux20~0_combout ),
	.asdata(\adder|Add0~69_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Branch_U|Mux_32x1_Select|Mux0~14_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p|pc [11]),
	.prn(vcc));
// synopsys translate_off
defparam \p|pc[11] .is_wysiwyg = "true";
defparam \p|pc[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y10_N44
dffeas \p|pc[22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\alu|Mux9~1_combout ),
	.asdata(\adder|Add0~77_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Branch_U|Mux_32x1_Select|Mux0~14_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p|pc [22]),
	.prn(vcc));
// synopsys translate_off
defparam \p|pc[22] .is_wysiwyg = "true";
defparam \p|pc[22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y10_N54
cyclonev_lcell_comb \ins_mem|LessThan0~1 (
// Equation(s):
// \ins_mem|LessThan0~1_combout  = ( !\p|pc [23] & ( !\p|pc [20] & ( (!\p|pc [11] & (!\p|pc [21] & (!\p|pc [19] & !\p|pc [22]))) ) ) )

	.dataa(!\p|pc [11]),
	.datab(!\p|pc [21]),
	.datac(!\p|pc [19]),
	.datad(!\p|pc [22]),
	.datae(!\p|pc [23]),
	.dataf(!\p|pc [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ins_mem|LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ins_mem|LessThan0~1 .extended_lut = "off";
defparam \ins_mem|LessThan0~1 .lut_mask = 64'h8000000000000000;
defparam \ins_mem|LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y12_N21
cyclonev_lcell_comb \ins_mem|LessThan0~2 (
// Equation(s):
// \ins_mem|LessThan0~2_combout  = ( \p|pc[12]~DUPLICATE_q  ) # ( !\p|pc[12]~DUPLICATE_q  & ( (!\ins_mem|LessThan0~1_combout ) # (!\ins_mem|LessThan0~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ins_mem|LessThan0~1_combout ),
	.datad(!\ins_mem|LessThan0~0_combout ),
	.datae(gnd),
	.dataf(!\p|pc[12]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ins_mem|LessThan0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ins_mem|LessThan0~2 .extended_lut = "off";
defparam \ins_mem|LessThan0~2 .lut_mask = 64'hFFF0FFF0FFFFFFFF;
defparam \ins_mem|LessThan0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y11_N15
cyclonev_lcell_comb \ins_mem|instruction[0]~3 (
// Equation(s):
// \ins_mem|instruction[0]~3_combout  = ( \ins_mem|memory~30_combout  & ( !\ins_mem|LessThan0~2_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ins_mem|LessThan0~2_combout ),
	.datae(gnd),
	.dataf(!\ins_mem|memory~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ins_mem|instruction[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ins_mem|instruction[0]~3 .extended_lut = "off";
defparam \ins_mem|instruction[0]~3 .lut_mask = 64'h00000000FF00FF00;
defparam \ins_mem|instruction[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y13_N27
cyclonev_lcell_comb \alu|Mux23~1 (
// Equation(s):
// \alu|Mux23~1_combout  = ( \con_unit|aluop|Mux|Mux3~0_combout  & ( (!\con_unit|aluop|Mux|Mux2~0_combout  & ((!\ins_mem|instruction[0]~3_combout ) # (!\con_unit|aluop|Mux|Mux0~0_combout ))) ) ) # ( !\con_unit|aluop|Mux|Mux3~0_combout  & ( 
// !\con_unit|aluop|Mux|Mux2~0_combout  ) )

	.dataa(!\ins_mem|instruction[0]~3_combout ),
	.datab(gnd),
	.datac(!\con_unit|aluop|Mux|Mux0~0_combout ),
	.datad(!\con_unit|aluop|Mux|Mux2~0_combout ),
	.datae(gnd),
	.dataf(!\con_unit|aluop|Mux|Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Mux23~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Mux23~1 .extended_lut = "off";
defparam \alu|Mux23~1 .lut_mask = 64'hFF00FF00FA00FA00;
defparam \alu|Mux23~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y10_N33
cyclonev_lcell_comb \alu|Mux19~0 (
// Equation(s):
// \alu|Mux19~0_combout  = ( \muxAluA|out[12]~0_combout  & ( \alu|Add0~1_sumout  & ( ((\muxAluB|out[12]~0_combout  & \alu|Mux23~0_combout )) # (\alu|Mux23~1_combout ) ) ) ) # ( !\muxAluA|out[12]~0_combout  & ( \alu|Add0~1_sumout  & ( (\alu|Mux23~1_combout  & 
// ((\alu|Mux23~0_combout ) # (\muxAluB|out[12]~0_combout ))) ) ) ) # ( \muxAluA|out[12]~0_combout  & ( !\alu|Add0~1_sumout  & ( (!\alu|Mux23~1_combout  & (\muxAluB|out[12]~0_combout  & \alu|Mux23~0_combout )) # (\alu|Mux23~1_combout  & 
// ((!\alu|Mux23~0_combout ))) ) ) ) # ( !\muxAluA|out[12]~0_combout  & ( !\alu|Add0~1_sumout  & ( (\alu|Mux23~1_combout  & (\muxAluB|out[12]~0_combout  & !\alu|Mux23~0_combout )) ) ) )

	.dataa(gnd),
	.datab(!\alu|Mux23~1_combout ),
	.datac(!\muxAluB|out[12]~0_combout ),
	.datad(!\alu|Mux23~0_combout ),
	.datae(!\muxAluA|out[12]~0_combout ),
	.dataf(!\alu|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Mux19~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Mux19~0 .extended_lut = "off";
defparam \alu|Mux19~0 .lut_mask = 64'h0300330C0333333F;
defparam \alu|Mux19~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y10_N0
cyclonev_lcell_comb \p|pc[12]~feeder (
// Equation(s):
// \p|pc[12]~feeder_combout  = ( \alu|Mux19~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alu|Mux19~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\p|pc[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \p|pc[12]~feeder .extended_lut = "off";
defparam \p|pc[12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \p|pc[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y10_N2
dffeas \p|pc[12]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\p|pc[12]~feeder_combout ),
	.asdata(\adder|Add0~1_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Branch_U|Mux_32x1_Select|Mux0~14_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p|pc[12]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \p|pc[12]~DUPLICATE .is_wysiwyg = "true";
defparam \p|pc[12]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y10_N26
dffeas \p|pc[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\p|pc[13]~feeder_combout ),
	.asdata(\adder|Add0~65_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Branch_U|Mux_32x1_Select|Mux0~14_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p|pc [13]),
	.prn(vcc));
// synopsys translate_off
defparam \p|pc[13] .is_wysiwyg = "true";
defparam \p|pc[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y14_N54
cyclonev_lcell_comb \muxAluA|out[13]~16 (
// Equation(s):
// \muxAluA|out[13]~16_combout  = ( \mem_reg|Mux18~4_combout  & ( (!\con_unit|alua|out~0_combout ) # (\p|pc [13]) ) ) # ( !\mem_reg|Mux18~4_combout  & ( (\p|pc [13] & \con_unit|alua|out~0_combout ) ) )

	.dataa(!\p|pc [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\con_unit|alua|out~0_combout ),
	.datae(gnd),
	.dataf(!\mem_reg|Mux18~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxAluA|out[13]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxAluA|out[13]~16 .extended_lut = "off";
defparam \muxAluA|out[13]~16 .lut_mask = 64'h00550055FF55FF55;
defparam \muxAluA|out[13]~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y10_N27
cyclonev_lcell_comb \alu|Mux18~0 (
// Equation(s):
// \alu|Mux18~0_combout  = ( \alu|Add0~65_sumout  & ( (!\muxAluA|out[13]~16_combout  & (\alu|Mux23~1_combout  & ((\muxAluB|out[13]~16_combout ) # (\alu|Mux23~0_combout )))) # (\muxAluA|out[13]~16_combout  & (((\alu|Mux23~0_combout  & 
// \muxAluB|out[13]~16_combout )) # (\alu|Mux23~1_combout ))) ) ) # ( !\alu|Add0~65_sumout  & ( (!\alu|Mux23~0_combout  & (\alu|Mux23~1_combout  & ((\muxAluB|out[13]~16_combout ) # (\muxAluA|out[13]~16_combout )))) # (\alu|Mux23~0_combout  & 
// (\muxAluA|out[13]~16_combout  & (!\alu|Mux23~1_combout  & \muxAluB|out[13]~16_combout ))) ) )

	.dataa(!\muxAluA|out[13]~16_combout ),
	.datab(!\alu|Mux23~0_combout ),
	.datac(!\alu|Mux23~1_combout ),
	.datad(!\muxAluB|out[13]~16_combout ),
	.datae(gnd),
	.dataf(!\alu|Add0~65_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Mux18~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Mux18~0 .extended_lut = "off";
defparam \alu|Mux18~0 .lut_mask = 64'h041C041C071F071F;
defparam \alu|Mux18~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y10_N24
cyclonev_lcell_comb \p|pc[13]~feeder (
// Equation(s):
// \p|pc[13]~feeder_combout  = \alu|Mux18~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\alu|Mux18~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\p|pc[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \p|pc[13]~feeder .extended_lut = "off";
defparam \p|pc[13]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \p|pc[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y10_N25
dffeas \p|pc[13]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\p|pc[13]~feeder_combout ),
	.asdata(\adder|Add0~65_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Branch_U|Mux_32x1_Select|Mux0~14_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p|pc[13]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \p|pc[13]~DUPLICATE .is_wysiwyg = "true";
defparam \p|pc[13]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N18
cyclonev_io_ibuf \address_register[3]~input (
	.i(address_register[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\address_register[3]~input_o ));
// synopsys translate_off
defparam \address_register[3]~input .bus_hold = "false";
defparam \address_register[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N52
cyclonev_io_ibuf \address_register[1]~input (
	.i(address_register[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\address_register[1]~input_o ));
// synopsys translate_off
defparam \address_register[1]~input .bus_hold = "false";
defparam \address_register[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N41
cyclonev_io_ibuf \address_register[2]~input (
	.i(address_register[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\address_register[2]~input_o ));
// synopsys translate_off
defparam \address_register[2]~input .bus_hold = "false";
defparam \address_register[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X52_Y5_N18
cyclonev_lcell_comb \display_pc|Mux2~13 (
// Equation(s):
// \display_pc|Mux2~13_combout  = ( \mem_reg|registers[23][29]~q  & ( \mem_reg|registers[19][29]~q  & ( ((!\address_register[2]~input_o  & (\mem_reg|registers[17][29]~q )) # (\address_register[2]~input_o  & ((\mem_reg|registers[21][29]~q )))) # 
// (\address_register[1]~input_o ) ) ) ) # ( !\mem_reg|registers[23][29]~q  & ( \mem_reg|registers[19][29]~q  & ( (!\address_register[1]~input_o  & ((!\address_register[2]~input_o  & (\mem_reg|registers[17][29]~q )) # (\address_register[2]~input_o  & 
// ((\mem_reg|registers[21][29]~q ))))) # (\address_register[1]~input_o  & (((!\address_register[2]~input_o )))) ) ) ) # ( \mem_reg|registers[23][29]~q  & ( !\mem_reg|registers[19][29]~q  & ( (!\address_register[1]~input_o  & ((!\address_register[2]~input_o  
// & (\mem_reg|registers[17][29]~q )) # (\address_register[2]~input_o  & ((\mem_reg|registers[21][29]~q ))))) # (\address_register[1]~input_o  & (((\address_register[2]~input_o )))) ) ) ) # ( !\mem_reg|registers[23][29]~q  & ( !\mem_reg|registers[19][29]~q  
// & ( (!\address_register[1]~input_o  & ((!\address_register[2]~input_o  & (\mem_reg|registers[17][29]~q )) # (\address_register[2]~input_o  & ((\mem_reg|registers[21][29]~q ))))) ) ) )

	.dataa(!\mem_reg|registers[17][29]~q ),
	.datab(!\address_register[1]~input_o ),
	.datac(!\mem_reg|registers[21][29]~q ),
	.datad(!\address_register[2]~input_o ),
	.datae(!\mem_reg|registers[23][29]~q ),
	.dataf(!\mem_reg|registers[19][29]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux2~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux2~13 .extended_lut = "off";
defparam \display_pc|Mux2~13 .lut_mask = 64'h440C443F770C773F;
defparam \display_pc|Mux2~13 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N18
cyclonev_io_ibuf \sel[0]~input (
	.i(sel[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\sel[0]~input_o ));
// synopsys translate_off
defparam \sel[0]~input .bus_hold = "false";
defparam \sel[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X52_Y5_N56
dffeas \mem_reg|registers[18][29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux2~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[18][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[18][29] .is_wysiwyg = "true";
defparam \mem_reg|registers[18][29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y5_N36
cyclonev_lcell_comb \display_pc|Mux2~12 (
// Equation(s):
// \display_pc|Mux2~12_combout  = ( \mem_reg|registers[22][29]~q  & ( \mem_reg|registers[20][29]~q  & ( ((!\address_register[1]~input_o  & ((\mem_reg|registers[16][29]~q ))) # (\address_register[1]~input_o  & (\mem_reg|registers[18][29]~q ))) # 
// (\address_register[2]~input_o ) ) ) ) # ( !\mem_reg|registers[22][29]~q  & ( \mem_reg|registers[20][29]~q  & ( (!\address_register[1]~input_o  & (((\address_register[2]~input_o ) # (\mem_reg|registers[16][29]~q )))) # (\address_register[1]~input_o  & 
// (\mem_reg|registers[18][29]~q  & ((!\address_register[2]~input_o )))) ) ) ) # ( \mem_reg|registers[22][29]~q  & ( !\mem_reg|registers[20][29]~q  & ( (!\address_register[1]~input_o  & (((\mem_reg|registers[16][29]~q  & !\address_register[2]~input_o )))) # 
// (\address_register[1]~input_o  & (((\address_register[2]~input_o )) # (\mem_reg|registers[18][29]~q ))) ) ) ) # ( !\mem_reg|registers[22][29]~q  & ( !\mem_reg|registers[20][29]~q  & ( (!\address_register[2]~input_o  & ((!\address_register[1]~input_o  & 
// ((\mem_reg|registers[16][29]~q ))) # (\address_register[1]~input_o  & (\mem_reg|registers[18][29]~q )))) ) ) )

	.dataa(!\mem_reg|registers[18][29]~q ),
	.datab(!\mem_reg|registers[16][29]~q ),
	.datac(!\address_register[1]~input_o ),
	.datad(!\address_register[2]~input_o ),
	.datae(!\mem_reg|registers[22][29]~q ),
	.dataf(!\mem_reg|registers[20][29]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux2~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux2~12 .extended_lut = "off";
defparam \display_pc|Mux2~12 .lut_mask = 64'h3500350F35F035FF;
defparam \display_pc|Mux2~12 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N35
cyclonev_io_ibuf \address_register[0]~input (
	.i(address_register[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\address_register[0]~input_o ));
// synopsys translate_off
defparam \address_register[0]~input .bus_hold = "false";
defparam \address_register[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X53_Y8_N48
cyclonev_lcell_comb \display_pc|Mux2~11 (
// Equation(s):
// \display_pc|Mux2~11_combout  = ( \address_register[2]~input_o  & ( \mem_reg|registers[21][13]~q  & ( (!\address_register[1]~input_o ) # (\mem_reg|registers[23][13]~q ) ) ) ) # ( !\address_register[2]~input_o  & ( \mem_reg|registers[21][13]~q  & ( 
// (!\address_register[1]~input_o  & ((\mem_reg|registers[17][13]~q ))) # (\address_register[1]~input_o  & (\mem_reg|registers[19][13]~q )) ) ) ) # ( \address_register[2]~input_o  & ( !\mem_reg|registers[21][13]~q  & ( (\mem_reg|registers[23][13]~q  & 
// \address_register[1]~input_o ) ) ) ) # ( !\address_register[2]~input_o  & ( !\mem_reg|registers[21][13]~q  & ( (!\address_register[1]~input_o  & ((\mem_reg|registers[17][13]~q ))) # (\address_register[1]~input_o  & (\mem_reg|registers[19][13]~q )) ) ) )

	.dataa(!\mem_reg|registers[19][13]~q ),
	.datab(!\mem_reg|registers[23][13]~q ),
	.datac(!\mem_reg|registers[17][13]~q ),
	.datad(!\address_register[1]~input_o ),
	.datae(!\address_register[2]~input_o ),
	.dataf(!\mem_reg|registers[21][13]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux2~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux2~11 .extended_lut = "off";
defparam \display_pc|Mux2~11 .lut_mask = 64'h0F5500330F55FF33;
defparam \display_pc|Mux2~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y5_N51
cyclonev_lcell_comb \display_pc|Mux2~10 (
// Equation(s):
// \display_pc|Mux2~10_combout  = ( \mem_reg|registers[22][13]~q  & ( \mem_reg|registers[18][13]~q  & ( ((!\address_register[2]~input_o  & (\mem_reg|registers[16][13]~q )) # (\address_register[2]~input_o  & ((\mem_reg|registers[20][13]~q )))) # 
// (\address_register[1]~input_o ) ) ) ) # ( !\mem_reg|registers[22][13]~q  & ( \mem_reg|registers[18][13]~q  & ( (!\address_register[1]~input_o  & ((!\address_register[2]~input_o  & (\mem_reg|registers[16][13]~q )) # (\address_register[2]~input_o  & 
// ((\mem_reg|registers[20][13]~q ))))) # (\address_register[1]~input_o  & (((!\address_register[2]~input_o )))) ) ) ) # ( \mem_reg|registers[22][13]~q  & ( !\mem_reg|registers[18][13]~q  & ( (!\address_register[1]~input_o  & ((!\address_register[2]~input_o  
// & (\mem_reg|registers[16][13]~q )) # (\address_register[2]~input_o  & ((\mem_reg|registers[20][13]~q ))))) # (\address_register[1]~input_o  & (((\address_register[2]~input_o )))) ) ) ) # ( !\mem_reg|registers[22][13]~q  & ( !\mem_reg|registers[18][13]~q  
// & ( (!\address_register[1]~input_o  & ((!\address_register[2]~input_o  & (\mem_reg|registers[16][13]~q )) # (\address_register[2]~input_o  & ((\mem_reg|registers[20][13]~q ))))) ) ) )

	.dataa(!\mem_reg|registers[16][13]~q ),
	.datab(!\address_register[1]~input_o ),
	.datac(!\address_register[2]~input_o ),
	.datad(!\mem_reg|registers[20][13]~q ),
	.datae(!\mem_reg|registers[22][13]~q ),
	.dataf(!\mem_reg|registers[18][13]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux2~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux2~10 .extended_lut = "off";
defparam \display_pc|Mux2~10 .lut_mask = 64'h404C434F707C737F;
defparam \display_pc|Mux2~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y5_N12
cyclonev_lcell_comb \display_pc|Mux2~14 (
// Equation(s):
// \display_pc|Mux2~14_combout  = ( \display_pc|Mux2~11_combout  & ( \display_pc|Mux2~10_combout  & ( (!\sel[0]~input_o ) # ((!\address_register[0]~input_o  & ((\display_pc|Mux2~12_combout ))) # (\address_register[0]~input_o  & (\display_pc|Mux2~13_combout 
// ))) ) ) ) # ( !\display_pc|Mux2~11_combout  & ( \display_pc|Mux2~10_combout  & ( (!\sel[0]~input_o  & (((!\address_register[0]~input_o )))) # (\sel[0]~input_o  & ((!\address_register[0]~input_o  & ((\display_pc|Mux2~12_combout ))) # 
// (\address_register[0]~input_o  & (\display_pc|Mux2~13_combout )))) ) ) ) # ( \display_pc|Mux2~11_combout  & ( !\display_pc|Mux2~10_combout  & ( (!\sel[0]~input_o  & (((\address_register[0]~input_o )))) # (\sel[0]~input_o  & ((!\address_register[0]~input_o 
//  & ((\display_pc|Mux2~12_combout ))) # (\address_register[0]~input_o  & (\display_pc|Mux2~13_combout )))) ) ) ) # ( !\display_pc|Mux2~11_combout  & ( !\display_pc|Mux2~10_combout  & ( (\sel[0]~input_o  & ((!\address_register[0]~input_o  & 
// ((\display_pc|Mux2~12_combout ))) # (\address_register[0]~input_o  & (\display_pc|Mux2~13_combout )))) ) ) )

	.dataa(!\display_pc|Mux2~13_combout ),
	.datab(!\sel[0]~input_o ),
	.datac(!\display_pc|Mux2~12_combout ),
	.datad(!\address_register[0]~input_o ),
	.datae(!\display_pc|Mux2~11_combout ),
	.dataf(!\display_pc|Mux2~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux2~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux2~14 .extended_lut = "off";
defparam \display_pc|Mux2~14 .lut_mask = 64'h031103DDCF11CFDD;
defparam \display_pc|Mux2~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y10_N6
cyclonev_lcell_comb \display_pc|Mux2~8 (
// Equation(s):
// \display_pc|Mux2~8_combout  = ( \address_register[1]~input_o  & ( \address_register[2]~input_o  & ( \mem_reg|registers[15][29]~DUPLICATE_q  ) ) ) # ( !\address_register[1]~input_o  & ( \address_register[2]~input_o  & ( \mem_reg|registers[13][29]~q  ) ) ) 
// # ( \address_register[1]~input_o  & ( !\address_register[2]~input_o  & ( \mem_reg|registers[11][29]~q  ) ) ) # ( !\address_register[1]~input_o  & ( !\address_register[2]~input_o  & ( \mem_reg|registers[9][29]~q  ) ) )

	.dataa(!\mem_reg|registers[9][29]~q ),
	.datab(!\mem_reg|registers[15][29]~DUPLICATE_q ),
	.datac(!\mem_reg|registers[13][29]~q ),
	.datad(!\mem_reg|registers[11][29]~q ),
	.datae(!\address_register[1]~input_o ),
	.dataf(!\address_register[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux2~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux2~8 .extended_lut = "off";
defparam \display_pc|Mux2~8 .lut_mask = 64'h555500FF0F0F3333;
defparam \display_pc|Mux2~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y12_N12
cyclonev_lcell_comb \display_pc|Mux2~5 (
// Equation(s):
// \display_pc|Mux2~5_combout  = ( \mem_reg|registers[12][13]~q  & ( \mem_reg|registers[10][13]~q  & ( (!\address_register[2]~input_o  & (((\address_register[1]~input_o )) # (\mem_reg|registers[8][13]~q ))) # (\address_register[2]~input_o  & 
// (((!\address_register[1]~input_o ) # (\mem_reg|registers[14][13]~DUPLICATE_q )))) ) ) ) # ( !\mem_reg|registers[12][13]~q  & ( \mem_reg|registers[10][13]~q  & ( (!\address_register[2]~input_o  & (((\address_register[1]~input_o )) # 
// (\mem_reg|registers[8][13]~q ))) # (\address_register[2]~input_o  & (((\mem_reg|registers[14][13]~DUPLICATE_q  & \address_register[1]~input_o )))) ) ) ) # ( \mem_reg|registers[12][13]~q  & ( !\mem_reg|registers[10][13]~q  & ( 
// (!\address_register[2]~input_o  & (\mem_reg|registers[8][13]~q  & ((!\address_register[1]~input_o )))) # (\address_register[2]~input_o  & (((!\address_register[1]~input_o ) # (\mem_reg|registers[14][13]~DUPLICATE_q )))) ) ) ) # ( 
// !\mem_reg|registers[12][13]~q  & ( !\mem_reg|registers[10][13]~q  & ( (!\address_register[2]~input_o  & (\mem_reg|registers[8][13]~q  & ((!\address_register[1]~input_o )))) # (\address_register[2]~input_o  & (((\mem_reg|registers[14][13]~DUPLICATE_q  & 
// \address_register[1]~input_o )))) ) ) )

	.dataa(!\mem_reg|registers[8][13]~q ),
	.datab(!\mem_reg|registers[14][13]~DUPLICATE_q ),
	.datac(!\address_register[2]~input_o ),
	.datad(!\address_register[1]~input_o ),
	.datae(!\mem_reg|registers[12][13]~q ),
	.dataf(!\mem_reg|registers[10][13]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux2~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux2~5 .extended_lut = "off";
defparam \display_pc|Mux2~5 .lut_mask = 64'h50035F0350F35FF3;
defparam \display_pc|Mux2~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y12_N55
dffeas \mem_reg|registers[15][13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux18~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[15][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[15][13] .is_wysiwyg = "true";
defparam \mem_reg|registers[15][13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y12_N57
cyclonev_lcell_comb \display_pc|Mux2~6 (
// Equation(s):
// \display_pc|Mux2~6_combout  = ( \mem_reg|registers[15][13]~q  & ( \mem_reg|registers[11][13]~q  & ( ((!\address_register[2]~input_o  & ((\mem_reg|registers[9][13]~q ))) # (\address_register[2]~input_o  & (\mem_reg|registers[13][13]~q ))) # 
// (\address_register[1]~input_o ) ) ) ) # ( !\mem_reg|registers[15][13]~q  & ( \mem_reg|registers[11][13]~q  & ( (!\address_register[1]~input_o  & ((!\address_register[2]~input_o  & ((\mem_reg|registers[9][13]~q ))) # (\address_register[2]~input_o  & 
// (\mem_reg|registers[13][13]~q )))) # (\address_register[1]~input_o  & (((!\address_register[2]~input_o )))) ) ) ) # ( \mem_reg|registers[15][13]~q  & ( !\mem_reg|registers[11][13]~q  & ( (!\address_register[1]~input_o  & ((!\address_register[2]~input_o  & 
// ((\mem_reg|registers[9][13]~q ))) # (\address_register[2]~input_o  & (\mem_reg|registers[13][13]~q )))) # (\address_register[1]~input_o  & (((\address_register[2]~input_o )))) ) ) ) # ( !\mem_reg|registers[15][13]~q  & ( !\mem_reg|registers[11][13]~q  & ( 
// (!\address_register[1]~input_o  & ((!\address_register[2]~input_o  & ((\mem_reg|registers[9][13]~q ))) # (\address_register[2]~input_o  & (\mem_reg|registers[13][13]~q )))) ) ) )

	.dataa(!\mem_reg|registers[13][13]~q ),
	.datab(!\address_register[1]~input_o ),
	.datac(!\mem_reg|registers[9][13]~q ),
	.datad(!\address_register[2]~input_o ),
	.datae(!\mem_reg|registers[15][13]~q ),
	.dataf(!\mem_reg|registers[11][13]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux2~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux2~6 .extended_lut = "off";
defparam \display_pc|Mux2~6 .lut_mask = 64'h0C440C773F443F77;
defparam \display_pc|Mux2~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y10_N47
dffeas \mem_reg|registers[10][29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux2~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[10][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[10][29] .is_wysiwyg = "true";
defparam \mem_reg|registers[10][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y10_N48
cyclonev_lcell_comb \display_pc|Mux2~7 (
// Equation(s):
// \display_pc|Mux2~7_combout  = ( \mem_reg|registers[14][29]~q  & ( \address_register[1]~input_o  & ( (\address_register[2]~input_o ) # (\mem_reg|registers[10][29]~q ) ) ) ) # ( !\mem_reg|registers[14][29]~q  & ( \address_register[1]~input_o  & ( 
// (\mem_reg|registers[10][29]~q  & !\address_register[2]~input_o ) ) ) ) # ( \mem_reg|registers[14][29]~q  & ( !\address_register[1]~input_o  & ( (!\address_register[2]~input_o  & ((\mem_reg|registers[8][29]~q ))) # (\address_register[2]~input_o  & 
// (\mem_reg|registers[12][29]~q )) ) ) ) # ( !\mem_reg|registers[14][29]~q  & ( !\address_register[1]~input_o  & ( (!\address_register[2]~input_o  & ((\mem_reg|registers[8][29]~q ))) # (\address_register[2]~input_o  & (\mem_reg|registers[12][29]~q )) ) ) )

	.dataa(!\mem_reg|registers[12][29]~q ),
	.datab(!\mem_reg|registers[10][29]~q ),
	.datac(!\mem_reg|registers[8][29]~q ),
	.datad(!\address_register[2]~input_o ),
	.datae(!\mem_reg|registers[14][29]~q ),
	.dataf(!\address_register[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux2~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux2~7 .extended_lut = "off";
defparam \display_pc|Mux2~7 .lut_mask = 64'h0F550F55330033FF;
defparam \display_pc|Mux2~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y15_N48
cyclonev_lcell_comb \display_pc|Mux2~9 (
// Equation(s):
// \display_pc|Mux2~9_combout  = ( \display_pc|Mux2~6_combout  & ( \display_pc|Mux2~7_combout  & ( (!\address_register[0]~input_o  & (((\sel[0]~input_o ) # (\display_pc|Mux2~5_combout )))) # (\address_register[0]~input_o  & (((!\sel[0]~input_o )) # 
// (\display_pc|Mux2~8_combout ))) ) ) ) # ( !\display_pc|Mux2~6_combout  & ( \display_pc|Mux2~7_combout  & ( (!\address_register[0]~input_o  & (((\sel[0]~input_o ) # (\display_pc|Mux2~5_combout )))) # (\address_register[0]~input_o  & 
// (\display_pc|Mux2~8_combout  & ((\sel[0]~input_o )))) ) ) ) # ( \display_pc|Mux2~6_combout  & ( !\display_pc|Mux2~7_combout  & ( (!\address_register[0]~input_o  & (((\display_pc|Mux2~5_combout  & !\sel[0]~input_o )))) # (\address_register[0]~input_o  & 
// (((!\sel[0]~input_o )) # (\display_pc|Mux2~8_combout ))) ) ) ) # ( !\display_pc|Mux2~6_combout  & ( !\display_pc|Mux2~7_combout  & ( (!\address_register[0]~input_o  & (((\display_pc|Mux2~5_combout  & !\sel[0]~input_o )))) # (\address_register[0]~input_o  
// & (\display_pc|Mux2~8_combout  & ((\sel[0]~input_o )))) ) ) )

	.dataa(!\display_pc|Mux2~8_combout ),
	.datab(!\address_register[0]~input_o ),
	.datac(!\display_pc|Mux2~5_combout ),
	.datad(!\sel[0]~input_o ),
	.datae(!\display_pc|Mux2~6_combout ),
	.dataf(!\display_pc|Mux2~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux2~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux2~9 .extended_lut = "off";
defparam \display_pc|Mux2~9 .lut_mask = 64'h0C113F110CDD3FDD;
defparam \display_pc|Mux2~9 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N35
cyclonev_io_ibuf \address_register[4]~input (
	.i(address_register[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\address_register[4]~input_o ));
// synopsys translate_off
defparam \address_register[4]~input .bus_hold = "false";
defparam \address_register[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X52_Y6_N48
cyclonev_lcell_comb \display_pc|Mux2~17 (
// Equation(s):
// \display_pc|Mux2~17_combout  = ( \mem_reg|registers[26][29]~q  & ( \address_register[2]~input_o  & ( (!\address_register[1]~input_o  & ((\mem_reg|registers[28][29]~q ))) # (\address_register[1]~input_o  & (\mem_reg|registers[30][29]~q )) ) ) ) # ( 
// !\mem_reg|registers[26][29]~q  & ( \address_register[2]~input_o  & ( (!\address_register[1]~input_o  & ((\mem_reg|registers[28][29]~q ))) # (\address_register[1]~input_o  & (\mem_reg|registers[30][29]~q )) ) ) ) # ( \mem_reg|registers[26][29]~q  & ( 
// !\address_register[2]~input_o  & ( (\mem_reg|registers[24][29]~q ) # (\address_register[1]~input_o ) ) ) ) # ( !\mem_reg|registers[26][29]~q  & ( !\address_register[2]~input_o  & ( (!\address_register[1]~input_o  & \mem_reg|registers[24][29]~q ) ) ) )

	.dataa(!\mem_reg|registers[30][29]~q ),
	.datab(!\mem_reg|registers[28][29]~q ),
	.datac(!\address_register[1]~input_o ),
	.datad(!\mem_reg|registers[24][29]~q ),
	.datae(!\mem_reg|registers[26][29]~q ),
	.dataf(!\address_register[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux2~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux2~17 .extended_lut = "off";
defparam \display_pc|Mux2~17 .lut_mask = 64'h00F00FFF35353535;
defparam \display_pc|Mux2~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y7_N48
cyclonev_lcell_comb \display_pc|Mux2~18 (
// Equation(s):
// \display_pc|Mux2~18_combout  = ( \mem_reg|registers[25][29]~q  & ( \mem_reg|registers[29][29]~q  & ( (!\address_register[1]~input_o ) # ((!\address_register[2]~input_o  & (\mem_reg|registers[27][29]~q )) # (\address_register[2]~input_o  & 
// ((\mem_reg|registers[31][29]~q )))) ) ) ) # ( !\mem_reg|registers[25][29]~q  & ( \mem_reg|registers[29][29]~q  & ( (!\address_register[1]~input_o  & (((\address_register[2]~input_o )))) # (\address_register[1]~input_o  & ((!\address_register[2]~input_o  & 
// (\mem_reg|registers[27][29]~q )) # (\address_register[2]~input_o  & ((\mem_reg|registers[31][29]~q ))))) ) ) ) # ( \mem_reg|registers[25][29]~q  & ( !\mem_reg|registers[29][29]~q  & ( (!\address_register[1]~input_o  & (((!\address_register[2]~input_o )))) 
// # (\address_register[1]~input_o  & ((!\address_register[2]~input_o  & (\mem_reg|registers[27][29]~q )) # (\address_register[2]~input_o  & ((\mem_reg|registers[31][29]~q ))))) ) ) ) # ( !\mem_reg|registers[25][29]~q  & ( !\mem_reg|registers[29][29]~q  & ( 
// (\address_register[1]~input_o  & ((!\address_register[2]~input_o  & (\mem_reg|registers[27][29]~q )) # (\address_register[2]~input_o  & ((\mem_reg|registers[31][29]~q ))))) ) ) )

	.dataa(!\mem_reg|registers[27][29]~q ),
	.datab(!\address_register[1]~input_o ),
	.datac(!\mem_reg|registers[31][29]~q ),
	.datad(!\address_register[2]~input_o ),
	.datae(!\mem_reg|registers[25][29]~q ),
	.dataf(!\mem_reg|registers[29][29]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux2~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux2~18 .extended_lut = "off";
defparam \display_pc|Mux2~18 .lut_mask = 64'h1103DD0311CFDDCF;
defparam \display_pc|Mux2~18 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y6_N18
cyclonev_lcell_comb \display_pc|Mux2~15 (
// Equation(s):
// \display_pc|Mux2~15_combout  = ( \mem_reg|registers[26][13]~q  & ( \mem_reg|registers[24][13]~q  & ( (!\address_register[2]~input_o ) # ((!\address_register[1]~input_o  & (\mem_reg|registers[28][13]~q )) # (\address_register[1]~input_o  & 
// ((\mem_reg|registers[30][13]~q )))) ) ) ) # ( !\mem_reg|registers[26][13]~q  & ( \mem_reg|registers[24][13]~q  & ( (!\address_register[2]~input_o  & (((!\address_register[1]~input_o )))) # (\address_register[2]~input_o  & ((!\address_register[1]~input_o  
// & (\mem_reg|registers[28][13]~q )) # (\address_register[1]~input_o  & ((\mem_reg|registers[30][13]~q ))))) ) ) ) # ( \mem_reg|registers[26][13]~q  & ( !\mem_reg|registers[24][13]~q  & ( (!\address_register[2]~input_o  & (((\address_register[1]~input_o 
// )))) # (\address_register[2]~input_o  & ((!\address_register[1]~input_o  & (\mem_reg|registers[28][13]~q )) # (\address_register[1]~input_o  & ((\mem_reg|registers[30][13]~q ))))) ) ) ) # ( !\mem_reg|registers[26][13]~q  & ( !\mem_reg|registers[24][13]~q  
// & ( (\address_register[2]~input_o  & ((!\address_register[1]~input_o  & (\mem_reg|registers[28][13]~q )) # (\address_register[1]~input_o  & ((\mem_reg|registers[30][13]~q ))))) ) ) )

	.dataa(!\mem_reg|registers[28][13]~q ),
	.datab(!\address_register[2]~input_o ),
	.datac(!\address_register[1]~input_o ),
	.datad(!\mem_reg|registers[30][13]~q ),
	.datae(!\mem_reg|registers[26][13]~q ),
	.dataf(!\mem_reg|registers[24][13]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux2~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux2~15 .extended_lut = "off";
defparam \display_pc|Mux2~15 .lut_mask = 64'h10131C1FD0D3DCDF;
defparam \display_pc|Mux2~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y7_N14
dffeas \mem_reg|registers[29][13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux18~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[29][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[29][13] .is_wysiwyg = "true";
defparam \mem_reg|registers[29][13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y7_N54
cyclonev_lcell_comb \display_pc|Mux2~16 (
// Equation(s):
// \display_pc|Mux2~16_combout  = ( \mem_reg|registers[25][13]~q  & ( \mem_reg|registers[29][13]~q  & ( (!\address_register[1]~input_o ) # ((!\address_register[2]~input_o  & ((\mem_reg|registers[27][13]~q ))) # (\address_register[2]~input_o  & 
// (\mem_reg|registers[31][13]~q ))) ) ) ) # ( !\mem_reg|registers[25][13]~q  & ( \mem_reg|registers[29][13]~q  & ( (!\address_register[1]~input_o  & (((\address_register[2]~input_o )))) # (\address_register[1]~input_o  & ((!\address_register[2]~input_o  & 
// ((\mem_reg|registers[27][13]~q ))) # (\address_register[2]~input_o  & (\mem_reg|registers[31][13]~q )))) ) ) ) # ( \mem_reg|registers[25][13]~q  & ( !\mem_reg|registers[29][13]~q  & ( (!\address_register[1]~input_o  & (((!\address_register[2]~input_o )))) 
// # (\address_register[1]~input_o  & ((!\address_register[2]~input_o  & ((\mem_reg|registers[27][13]~q ))) # (\address_register[2]~input_o  & (\mem_reg|registers[31][13]~q )))) ) ) ) # ( !\mem_reg|registers[25][13]~q  & ( !\mem_reg|registers[29][13]~q  & ( 
// (\address_register[1]~input_o  & ((!\address_register[2]~input_o  & ((\mem_reg|registers[27][13]~q ))) # (\address_register[2]~input_o  & (\mem_reg|registers[31][13]~q )))) ) ) )

	.dataa(!\mem_reg|registers[31][13]~q ),
	.datab(!\address_register[1]~input_o ),
	.datac(!\mem_reg|registers[27][13]~q ),
	.datad(!\address_register[2]~input_o ),
	.datae(!\mem_reg|registers[25][13]~q ),
	.dataf(!\mem_reg|registers[29][13]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux2~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux2~16 .extended_lut = "off";
defparam \display_pc|Mux2~16 .lut_mask = 64'h0311CF1103DDCFDD;
defparam \display_pc|Mux2~16 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y6_N36
cyclonev_lcell_comb \display_pc|Mux2~19 (
// Equation(s):
// \display_pc|Mux2~19_combout  = ( \sel[0]~input_o  & ( \display_pc|Mux2~16_combout  & ( (!\address_register[0]~input_o  & (\display_pc|Mux2~17_combout )) # (\address_register[0]~input_o  & ((\display_pc|Mux2~18_combout ))) ) ) ) # ( !\sel[0]~input_o  & ( 
// \display_pc|Mux2~16_combout  & ( (\display_pc|Mux2~15_combout ) # (\address_register[0]~input_o ) ) ) ) # ( \sel[0]~input_o  & ( !\display_pc|Mux2~16_combout  & ( (!\address_register[0]~input_o  & (\display_pc|Mux2~17_combout )) # 
// (\address_register[0]~input_o  & ((\display_pc|Mux2~18_combout ))) ) ) ) # ( !\sel[0]~input_o  & ( !\display_pc|Mux2~16_combout  & ( (!\address_register[0]~input_o  & \display_pc|Mux2~15_combout ) ) ) )

	.dataa(!\display_pc|Mux2~17_combout ),
	.datab(!\display_pc|Mux2~18_combout ),
	.datac(!\address_register[0]~input_o ),
	.datad(!\display_pc|Mux2~15_combout ),
	.datae(!\sel[0]~input_o ),
	.dataf(!\display_pc|Mux2~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux2~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux2~19 .extended_lut = "off";
defparam \display_pc|Mux2~19 .lut_mask = 64'h00F053530FFF5353;
defparam \display_pc|Mux2~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y9_N24
cyclonev_lcell_comb \display_pc|Mux2~0 (
// Equation(s):
// \display_pc|Mux2~0_combout  = ( \mem_reg|registers[1][13]~q  & ( (\address_register[0]~input_o  & ((!\sel[0]~input_o ) # (\mem_reg|registers[1][29]~q ))) ) ) # ( !\mem_reg|registers[1][13]~q  & ( (\mem_reg|registers[1][29]~q  & 
// (\address_register[0]~input_o  & \sel[0]~input_o )) ) )

	.dataa(gnd),
	.datab(!\mem_reg|registers[1][29]~q ),
	.datac(!\address_register[0]~input_o ),
	.datad(!\sel[0]~input_o ),
	.datae(gnd),
	.dataf(!\mem_reg|registers[1][13]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux2~0 .extended_lut = "off";
defparam \display_pc|Mux2~0 .lut_mask = 64'h000300030F030F03;
defparam \display_pc|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y11_N12
cyclonev_lcell_comb \display_pc|Mux2~3 (
// Equation(s):
// \display_pc|Mux2~3_combout  = ( \address_register[0]~input_o  & ( \mem_reg|registers[6][29]~q  & ( (!\sel[0]~input_o  & ((\mem_reg|registers[7][13]~q ))) # (\sel[0]~input_o  & (\mem_reg|registers[7][29]~q )) ) ) ) # ( !\address_register[0]~input_o  & ( 
// \mem_reg|registers[6][29]~q  & ( (\mem_reg|registers[6][13]~DUPLICATE_q ) # (\sel[0]~input_o ) ) ) ) # ( \address_register[0]~input_o  & ( !\mem_reg|registers[6][29]~q  & ( (!\sel[0]~input_o  & ((\mem_reg|registers[7][13]~q ))) # (\sel[0]~input_o  & 
// (\mem_reg|registers[7][29]~q )) ) ) ) # ( !\address_register[0]~input_o  & ( !\mem_reg|registers[6][29]~q  & ( (!\sel[0]~input_o  & \mem_reg|registers[6][13]~DUPLICATE_q ) ) ) )

	.dataa(!\sel[0]~input_o ),
	.datab(!\mem_reg|registers[6][13]~DUPLICATE_q ),
	.datac(!\mem_reg|registers[7][29]~q ),
	.datad(!\mem_reg|registers[7][13]~q ),
	.datae(!\address_register[0]~input_o ),
	.dataf(!\mem_reg|registers[6][29]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux2~3 .extended_lut = "off";
defparam \display_pc|Mux2~3 .lut_mask = 64'h222205AF777705AF;
defparam \display_pc|Mux2~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y7_N3
cyclonev_lcell_comb \display_pc|Mux2~1 (
// Equation(s):
// \display_pc|Mux2~1_combout  = ( \mem_reg|registers[5][29]~q  & ( \mem_reg|registers[4][13]~q  & ( (!\sel[0]~input_o  & (((!\address_register[0]~input_o ) # (\mem_reg|registers[5][13]~DUPLICATE_q )))) # (\sel[0]~input_o  & (((\address_register[0]~input_o 
// )) # (\mem_reg|registers[4][29]~DUPLICATE_q ))) ) ) ) # ( !\mem_reg|registers[5][29]~q  & ( \mem_reg|registers[4][13]~q  & ( (!\sel[0]~input_o  & (((!\address_register[0]~input_o ) # (\mem_reg|registers[5][13]~DUPLICATE_q )))) # (\sel[0]~input_o  & 
// (\mem_reg|registers[4][29]~DUPLICATE_q  & ((!\address_register[0]~input_o )))) ) ) ) # ( \mem_reg|registers[5][29]~q  & ( !\mem_reg|registers[4][13]~q  & ( (!\sel[0]~input_o  & (((\mem_reg|registers[5][13]~DUPLICATE_q  & \address_register[0]~input_o )))) 
// # (\sel[0]~input_o  & (((\address_register[0]~input_o )) # (\mem_reg|registers[4][29]~DUPLICATE_q ))) ) ) ) # ( !\mem_reg|registers[5][29]~q  & ( !\mem_reg|registers[4][13]~q  & ( (!\sel[0]~input_o  & (((\mem_reg|registers[5][13]~DUPLICATE_q  & 
// \address_register[0]~input_o )))) # (\sel[0]~input_o  & (\mem_reg|registers[4][29]~DUPLICATE_q  & ((!\address_register[0]~input_o )))) ) ) )

	.dataa(!\mem_reg|registers[4][29]~DUPLICATE_q ),
	.datab(!\sel[0]~input_o ),
	.datac(!\mem_reg|registers[5][13]~DUPLICATE_q ),
	.datad(!\address_register[0]~input_o ),
	.datae(!\mem_reg|registers[5][29]~q ),
	.dataf(!\mem_reg|registers[4][13]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux2~1 .extended_lut = "off";
defparam \display_pc|Mux2~1 .lut_mask = 64'h110C113FDD0CDD3F;
defparam \display_pc|Mux2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y9_N33
cyclonev_lcell_comb \display_pc|Mux2~2 (
// Equation(s):
// \display_pc|Mux2~2_combout  = ( \mem_reg|registers[3][13]~q  & ( \address_register[0]~input_o  & ( (!\sel[0]~input_o ) # (\mem_reg|registers[3][29]~q ) ) ) ) # ( !\mem_reg|registers[3][13]~q  & ( \address_register[0]~input_o  & ( (\sel[0]~input_o  & 
// \mem_reg|registers[3][29]~q ) ) ) ) # ( \mem_reg|registers[3][13]~q  & ( !\address_register[0]~input_o  & ( (!\sel[0]~input_o  & ((\mem_reg|registers[2][13]~q ))) # (\sel[0]~input_o  & (\mem_reg|registers[2][29]~q )) ) ) ) # ( !\mem_reg|registers[3][13]~q 
//  & ( !\address_register[0]~input_o  & ( (!\sel[0]~input_o  & ((\mem_reg|registers[2][13]~q ))) # (\sel[0]~input_o  & (\mem_reg|registers[2][29]~q )) ) ) )

	.dataa(!\mem_reg|registers[2][29]~q ),
	.datab(!\sel[0]~input_o ),
	.datac(!\mem_reg|registers[2][13]~q ),
	.datad(!\mem_reg|registers[3][29]~q ),
	.datae(!\mem_reg|registers[3][13]~q ),
	.dataf(!\address_register[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux2~2 .extended_lut = "off";
defparam \display_pc|Mux2~2 .lut_mask = 64'h1D1D1D1D0033CCFF;
defparam \display_pc|Mux2~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y9_N39
cyclonev_lcell_comb \display_pc|Mux2~4 (
// Equation(s):
// \display_pc|Mux2~4_combout  = ( \display_pc|Mux2~2_combout  & ( \address_register[1]~input_o  & ( (!\address_register[2]~input_o ) # (\display_pc|Mux2~3_combout ) ) ) ) # ( !\display_pc|Mux2~2_combout  & ( \address_register[1]~input_o  & ( 
// (\display_pc|Mux2~3_combout  & \address_register[2]~input_o ) ) ) ) # ( \display_pc|Mux2~2_combout  & ( !\address_register[1]~input_o  & ( (!\address_register[2]~input_o  & (\display_pc|Mux2~0_combout )) # (\address_register[2]~input_o  & 
// ((\display_pc|Mux2~1_combout ))) ) ) ) # ( !\display_pc|Mux2~2_combout  & ( !\address_register[1]~input_o  & ( (!\address_register[2]~input_o  & (\display_pc|Mux2~0_combout )) # (\address_register[2]~input_o  & ((\display_pc|Mux2~1_combout ))) ) ) )

	.dataa(!\display_pc|Mux2~0_combout ),
	.datab(!\display_pc|Mux2~3_combout ),
	.datac(!\address_register[2]~input_o ),
	.datad(!\display_pc|Mux2~1_combout ),
	.datae(!\display_pc|Mux2~2_combout ),
	.dataf(!\address_register[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux2~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux2~4 .extended_lut = "off";
defparam \display_pc|Mux2~4 .lut_mask = 64'h505F505F0303F3F3;
defparam \display_pc|Mux2~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y13_N39
cyclonev_lcell_comb \display_pc|Mux2~20 (
// Equation(s):
// \display_pc|Mux2~20_combout  = ( \display_pc|Mux2~19_combout  & ( \display_pc|Mux2~4_combout  & ( (!\address_register[3]~input_o  & (((!\address_register[4]~input_o )) # (\display_pc|Mux2~14_combout ))) # (\address_register[3]~input_o  & 
// (((\address_register[4]~input_o ) # (\display_pc|Mux2~9_combout )))) ) ) ) # ( !\display_pc|Mux2~19_combout  & ( \display_pc|Mux2~4_combout  & ( (!\address_register[3]~input_o  & (((!\address_register[4]~input_o )) # (\display_pc|Mux2~14_combout ))) # 
// (\address_register[3]~input_o  & (((\display_pc|Mux2~9_combout  & !\address_register[4]~input_o )))) ) ) ) # ( \display_pc|Mux2~19_combout  & ( !\display_pc|Mux2~4_combout  & ( (!\address_register[3]~input_o  & (\display_pc|Mux2~14_combout  & 
// ((\address_register[4]~input_o )))) # (\address_register[3]~input_o  & (((\address_register[4]~input_o ) # (\display_pc|Mux2~9_combout )))) ) ) ) # ( !\display_pc|Mux2~19_combout  & ( !\display_pc|Mux2~4_combout  & ( (!\address_register[3]~input_o  & 
// (\display_pc|Mux2~14_combout  & ((\address_register[4]~input_o )))) # (\address_register[3]~input_o  & (((\display_pc|Mux2~9_combout  & !\address_register[4]~input_o )))) ) ) )

	.dataa(!\address_register[3]~input_o ),
	.datab(!\display_pc|Mux2~14_combout ),
	.datac(!\display_pc|Mux2~9_combout ),
	.datad(!\address_register[4]~input_o ),
	.datae(!\display_pc|Mux2~19_combout ),
	.dataf(!\display_pc|Mux2~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux2~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux2~20 .extended_lut = "off";
defparam \display_pc|Mux2~20 .lut_mask = 64'h05220577AF22AF77;
defparam \display_pc|Mux2~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y13_N5
dffeas \p|pc[29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\alu|Mux2~1_combout ),
	.asdata(\adder|Add0~93_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Branch_U|Mux_32x1_Select|Mux0~14_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p|pc [29]),
	.prn(vcc));
// synopsys translate_off
defparam \p|pc[29] .is_wysiwyg = "true";
defparam \p|pc[29] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N1
cyclonev_io_ibuf \sel[1]~input (
	.i(sel[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\sel[1]~input_o ));
// synopsys translate_off
defparam \sel[1]~input .bus_hold = "false";
defparam \sel[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X55_Y13_N24
cyclonev_lcell_comb \display_pc|Mux2~21 (
// Equation(s):
// \display_pc|Mux2~21_combout  = ( \sel[0]~input_o  & ( \sel[1]~input_o  & ( \display_pc|Mux2~20_combout  ) ) ) # ( !\sel[0]~input_o  & ( \sel[1]~input_o  & ( \display_pc|Mux2~20_combout  ) ) ) # ( \sel[0]~input_o  & ( !\sel[1]~input_o  & ( \p|pc [29] ) ) ) 
// # ( !\sel[0]~input_o  & ( !\sel[1]~input_o  & ( \p|pc[13]~DUPLICATE_q  ) ) )

	.dataa(!\p|pc[13]~DUPLICATE_q ),
	.datab(!\display_pc|Mux2~20_combout ),
	.datac(!\p|pc [29]),
	.datad(gnd),
	.datae(!\sel[0]~input_o ),
	.dataf(!\sel[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux2~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux2~21 .extended_lut = "off";
defparam \display_pc|Mux2~21 .lut_mask = 64'h55550F0F33333333;
defparam \display_pc|Mux2~21 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X28_Y0_N35
cyclonev_io_ibuf \sel[2]~input (
	.i(sel[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\sel[2]~input_o ));
// synopsys translate_off
defparam \sel[2]~input .bus_hold = "false";
defparam \sel[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X52_Y15_N27
cyclonev_lcell_comb \display_pc|Mux14~1 (
// Equation(s):
// \display_pc|Mux14~1_combout  = ( \sel[1]~input_o  & ( \sel[2]~input_o  ) ) # ( !\sel[1]~input_o  & ( (!\sel[0]~input_o  & \sel[2]~input_o ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\sel[0]~input_o ),
	.datad(!\sel[2]~input_o ),
	.datae(gnd),
	.dataf(!\sel[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux14~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux14~1 .extended_lut = "off";
defparam \display_pc|Mux14~1 .lut_mask = 64'h00F000F000FF00FF;
defparam \display_pc|Mux14~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y15_N21
cyclonev_lcell_comb \display_pc|Mux14~0 (
// Equation(s):
// \display_pc|Mux14~0_combout  = ( \sel[1]~input_o  & ( \sel[2]~input_o  ) ) # ( !\sel[1]~input_o  & ( (\sel[2]~input_o  & \sel[0]~input_o ) ) )

	.dataa(!\sel[2]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\sel[0]~input_o ),
	.datae(gnd),
	.dataf(!\sel[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux14~0 .extended_lut = "off";
defparam \display_pc|Mux14~0 .lut_mask = 64'h0055005555555555;
defparam \display_pc|Mux14~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y13_N9
cyclonev_lcell_comb \display_pc|Mux2~22 (
// Equation(s):
// \display_pc|Mux2~22_combout  = ( \ins_mem|instruction[13]~0_combout  & ( (!\display_pc|Mux14~1_combout  & ((!\display_pc|Mux14~0_combout  & (\display_pc|Mux2~21_combout )) # (\display_pc|Mux14~0_combout  & ((\ins_mem|memory~2_combout ))))) # 
// (\display_pc|Mux14~1_combout  & (((!\display_pc|Mux14~0_combout )))) ) ) # ( !\ins_mem|instruction[13]~0_combout  & ( (!\display_pc|Mux14~1_combout  & ((!\display_pc|Mux14~0_combout  & (\display_pc|Mux2~21_combout )) # (\display_pc|Mux14~0_combout  & 
// ((\ins_mem|memory~2_combout ))))) ) )

	.dataa(!\display_pc|Mux2~21_combout ),
	.datab(!\display_pc|Mux14~1_combout ),
	.datac(!\display_pc|Mux14~0_combout ),
	.datad(!\ins_mem|memory~2_combout ),
	.datae(gnd),
	.dataf(!\ins_mem|instruction[13]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux2~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux2~22 .extended_lut = "off";
defparam \display_pc|Mux2~22 .lut_mask = 64'h404C404C707C707C;
defparam \display_pc|Mux2~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y13_N15
cyclonev_lcell_comb \display_pc|Mux3~21 (
// Equation(s):
// \display_pc|Mux3~21_combout  = ( \sel[0]~input_o  & ( !\sel[2]~input_o  ) ) # ( !\sel[0]~input_o  & ( (!\sel[2]~input_o  & \sel[1]~input_o ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\sel[2]~input_o ),
	.datad(!\sel[1]~input_o ),
	.datae(gnd),
	.dataf(!\sel[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux3~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux3~21 .extended_lut = "off";
defparam \display_pc|Mux3~21 .lut_mask = 64'h00F000F0F0F0F0F0;
defparam \display_pc|Mux3~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y13_N0
cyclonev_lcell_comb \display_pc|Mux1~0 (
// Equation(s):
// \display_pc|Mux1~0_combout  = ( \ins_mem|memory~2_combout  & ( (!\sel[1]~input_o  & \sel[0]~input_o ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\sel[1]~input_o ),
	.datad(!\sel[0]~input_o ),
	.datae(gnd),
	.dataf(!\ins_mem|memory~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux1~0 .extended_lut = "off";
defparam \display_pc|Mux1~0 .lut_mask = 64'h0000000000F000F0;
defparam \display_pc|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N48
cyclonev_lcell_comb \display_pc|Mux1~6 (
// Equation(s):
// \display_pc|Mux1~6_combout  = ( \mem_reg|registers[8][14]~q  & ( \address_register[1]~input_o  & ( (!\address_register[2]~input_o  & (\mem_reg|registers[10][14]~DUPLICATE_q )) # (\address_register[2]~input_o  & ((\mem_reg|registers[14][14]~DUPLICATE_q ))) 
// ) ) ) # ( !\mem_reg|registers[8][14]~q  & ( \address_register[1]~input_o  & ( (!\address_register[2]~input_o  & (\mem_reg|registers[10][14]~DUPLICATE_q )) # (\address_register[2]~input_o  & ((\mem_reg|registers[14][14]~DUPLICATE_q ))) ) ) ) # ( 
// \mem_reg|registers[8][14]~q  & ( !\address_register[1]~input_o  & ( (!\address_register[2]~input_o ) # (\mem_reg|registers[12][14]~q ) ) ) ) # ( !\mem_reg|registers[8][14]~q  & ( !\address_register[1]~input_o  & ( (\address_register[2]~input_o  & 
// \mem_reg|registers[12][14]~q ) ) ) )

	.dataa(!\address_register[2]~input_o ),
	.datab(!\mem_reg|registers[12][14]~q ),
	.datac(!\mem_reg|registers[10][14]~DUPLICATE_q ),
	.datad(!\mem_reg|registers[14][14]~DUPLICATE_q ),
	.datae(!\mem_reg|registers[8][14]~q ),
	.dataf(!\address_register[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux1~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux1~6 .extended_lut = "off";
defparam \display_pc|Mux1~6 .lut_mask = 64'h1111BBBB0A5F0A5F;
defparam \display_pc|Mux1~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y11_N0
cyclonev_lcell_comb \display_pc|Mux1~7 (
// Equation(s):
// \display_pc|Mux1~7_combout  = ( \address_register[2]~input_o  & ( \mem_reg|registers[11][14]~q  & ( (!\address_register[1]~input_o  & (\mem_reg|registers[13][14]~q )) # (\address_register[1]~input_o  & ((\mem_reg|registers[15][14]~q ))) ) ) ) # ( 
// !\address_register[2]~input_o  & ( \mem_reg|registers[11][14]~q  & ( (\mem_reg|registers[9][14]~q ) # (\address_register[1]~input_o ) ) ) ) # ( \address_register[2]~input_o  & ( !\mem_reg|registers[11][14]~q  & ( (!\address_register[1]~input_o  & 
// (\mem_reg|registers[13][14]~q )) # (\address_register[1]~input_o  & ((\mem_reg|registers[15][14]~q ))) ) ) ) # ( !\address_register[2]~input_o  & ( !\mem_reg|registers[11][14]~q  & ( (!\address_register[1]~input_o  & \mem_reg|registers[9][14]~q ) ) ) )

	.dataa(!\address_register[1]~input_o ),
	.datab(!\mem_reg|registers[9][14]~q ),
	.datac(!\mem_reg|registers[13][14]~q ),
	.datad(!\mem_reg|registers[15][14]~q ),
	.datae(!\address_register[2]~input_o ),
	.dataf(!\mem_reg|registers[11][14]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux1~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux1~7 .extended_lut = "off";
defparam \display_pc|Mux1~7 .lut_mask = 64'h22220A5F77770A5F;
defparam \display_pc|Mux1~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y4_N32
dffeas \mem_reg|registers[13][30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux1~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[13][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[13][30] .is_wysiwyg = "true";
defparam \mem_reg|registers[13][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y4_N33
cyclonev_lcell_comb \display_pc|Mux1~9 (
// Equation(s):
// \display_pc|Mux1~9_combout  = ( \mem_reg|registers[11][30]~q  & ( \address_register[2]~input_o  & ( (!\address_register[1]~input_o  & ((\mem_reg|registers[13][30]~q ))) # (\address_register[1]~input_o  & (\mem_reg|registers[15][30]~q )) ) ) ) # ( 
// !\mem_reg|registers[11][30]~q  & ( \address_register[2]~input_o  & ( (!\address_register[1]~input_o  & ((\mem_reg|registers[13][30]~q ))) # (\address_register[1]~input_o  & (\mem_reg|registers[15][30]~q )) ) ) ) # ( \mem_reg|registers[11][30]~q  & ( 
// !\address_register[2]~input_o  & ( (\address_register[1]~input_o ) # (\mem_reg|registers[9][30]~DUPLICATE_q ) ) ) ) # ( !\mem_reg|registers[11][30]~q  & ( !\address_register[2]~input_o  & ( (\mem_reg|registers[9][30]~DUPLICATE_q  & 
// !\address_register[1]~input_o ) ) ) )

	.dataa(!\mem_reg|registers[9][30]~DUPLICATE_q ),
	.datab(!\mem_reg|registers[15][30]~q ),
	.datac(!\mem_reg|registers[13][30]~q ),
	.datad(!\address_register[1]~input_o ),
	.datae(!\mem_reg|registers[11][30]~q ),
	.dataf(!\address_register[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux1~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux1~9 .extended_lut = "off";
defparam \display_pc|Mux1~9 .lut_mask = 64'h550055FF0F330F33;
defparam \display_pc|Mux1~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y6_N15
cyclonev_lcell_comb \display_pc|Mux1~8 (
// Equation(s):
// \display_pc|Mux1~8_combout  = ( \address_register[2]~input_o  & ( \mem_reg|registers[10][30]~DUPLICATE_q  & ( (!\address_register[1]~input_o  & ((\mem_reg|registers[12][30]~q ))) # (\address_register[1]~input_o  & (\mem_reg|registers[14][30]~q )) ) ) ) # 
// ( !\address_register[2]~input_o  & ( \mem_reg|registers[10][30]~DUPLICATE_q  & ( (\address_register[1]~input_o ) # (\mem_reg|registers[8][30]~q ) ) ) ) # ( \address_register[2]~input_o  & ( !\mem_reg|registers[10][30]~DUPLICATE_q  & ( 
// (!\address_register[1]~input_o  & ((\mem_reg|registers[12][30]~q ))) # (\address_register[1]~input_o  & (\mem_reg|registers[14][30]~q )) ) ) ) # ( !\address_register[2]~input_o  & ( !\mem_reg|registers[10][30]~DUPLICATE_q  & ( (\mem_reg|registers[8][30]~q 
//  & !\address_register[1]~input_o ) ) ) )

	.dataa(!\mem_reg|registers[14][30]~q ),
	.datab(!\mem_reg|registers[8][30]~q ),
	.datac(!\mem_reg|registers[12][30]~q ),
	.datad(!\address_register[1]~input_o ),
	.datae(!\address_register[2]~input_o ),
	.dataf(!\mem_reg|registers[10][30]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux1~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux1~8 .extended_lut = "off";
defparam \display_pc|Mux1~8 .lut_mask = 64'h33000F5533FF0F55;
defparam \display_pc|Mux1~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y8_N51
cyclonev_lcell_comb \display_pc|Mux1~10 (
// Equation(s):
// \display_pc|Mux1~10_combout  = ( \display_pc|Mux1~8_combout  & ( \address_register[0]~input_o  & ( (!\sel[0]~input_o  & (\display_pc|Mux1~7_combout )) # (\sel[0]~input_o  & ((\display_pc|Mux1~9_combout ))) ) ) ) # ( !\display_pc|Mux1~8_combout  & ( 
// \address_register[0]~input_o  & ( (!\sel[0]~input_o  & (\display_pc|Mux1~7_combout )) # (\sel[0]~input_o  & ((\display_pc|Mux1~9_combout ))) ) ) ) # ( \display_pc|Mux1~8_combout  & ( !\address_register[0]~input_o  & ( (\sel[0]~input_o ) # 
// (\display_pc|Mux1~6_combout ) ) ) ) # ( !\display_pc|Mux1~8_combout  & ( !\address_register[0]~input_o  & ( (\display_pc|Mux1~6_combout  & !\sel[0]~input_o ) ) ) )

	.dataa(!\display_pc|Mux1~6_combout ),
	.datab(!\display_pc|Mux1~7_combout ),
	.datac(!\display_pc|Mux1~9_combout ),
	.datad(!\sel[0]~input_o ),
	.datae(!\display_pc|Mux1~8_combout ),
	.dataf(!\address_register[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux1~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux1~10 .extended_lut = "off";
defparam \display_pc|Mux1~10 .lut_mask = 64'h550055FF330F330F;
defparam \display_pc|Mux1~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y5_N0
cyclonev_lcell_comb \display_pc|Mux1~16 (
// Equation(s):
// \display_pc|Mux1~16_combout  = ( \mem_reg|registers[26][14]~q  & ( \address_register[1]~input_o  & ( (!\address_register[2]~input_o ) # (\mem_reg|registers[30][14]~q ) ) ) ) # ( !\mem_reg|registers[26][14]~q  & ( \address_register[1]~input_o  & ( 
// (\address_register[2]~input_o  & \mem_reg|registers[30][14]~q ) ) ) ) # ( \mem_reg|registers[26][14]~q  & ( !\address_register[1]~input_o  & ( (!\address_register[2]~input_o  & ((\mem_reg|registers[24][14]~q ))) # (\address_register[2]~input_o  & 
// (\mem_reg|registers[28][14]~q )) ) ) ) # ( !\mem_reg|registers[26][14]~q  & ( !\address_register[1]~input_o  & ( (!\address_register[2]~input_o  & ((\mem_reg|registers[24][14]~q ))) # (\address_register[2]~input_o  & (\mem_reg|registers[28][14]~q )) ) ) )

	.dataa(!\address_register[2]~input_o ),
	.datab(!\mem_reg|registers[28][14]~q ),
	.datac(!\mem_reg|registers[30][14]~q ),
	.datad(!\mem_reg|registers[24][14]~q ),
	.datae(!\mem_reg|registers[26][14]~q ),
	.dataf(!\address_register[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux1~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux1~16 .extended_lut = "off";
defparam \display_pc|Mux1~16 .lut_mask = 64'h11BB11BB0505AFAF;
defparam \display_pc|Mux1~16 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y7_N6
cyclonev_lcell_comb \display_pc|Mux1~18 (
// Equation(s):
// \display_pc|Mux1~18_combout  = ( \mem_reg|registers[26][30]~q  & ( \mem_reg|registers[30][30]~q  & ( ((!\address_register[2]~input_o  & (\mem_reg|registers[24][30]~q )) # (\address_register[2]~input_o  & ((\mem_reg|registers[28][30]~q )))) # 
// (\address_register[1]~input_o ) ) ) ) # ( !\mem_reg|registers[26][30]~q  & ( \mem_reg|registers[30][30]~q  & ( (!\address_register[2]~input_o  & (\mem_reg|registers[24][30]~q  & ((!\address_register[1]~input_o )))) # (\address_register[2]~input_o  & 
// (((\address_register[1]~input_o ) # (\mem_reg|registers[28][30]~q )))) ) ) ) # ( \mem_reg|registers[26][30]~q  & ( !\mem_reg|registers[30][30]~q  & ( (!\address_register[2]~input_o  & (((\address_register[1]~input_o )) # (\mem_reg|registers[24][30]~q ))) 
// # (\address_register[2]~input_o  & (((\mem_reg|registers[28][30]~q  & !\address_register[1]~input_o )))) ) ) ) # ( !\mem_reg|registers[26][30]~q  & ( !\mem_reg|registers[30][30]~q  & ( (!\address_register[1]~input_o  & ((!\address_register[2]~input_o  & 
// (\mem_reg|registers[24][30]~q )) # (\address_register[2]~input_o  & ((\mem_reg|registers[28][30]~q ))))) ) ) )

	.dataa(!\mem_reg|registers[24][30]~q ),
	.datab(!\address_register[2]~input_o ),
	.datac(!\mem_reg|registers[28][30]~q ),
	.datad(!\address_register[1]~input_o ),
	.datae(!\mem_reg|registers[26][30]~q ),
	.dataf(!\mem_reg|registers[30][30]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux1~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux1~18 .extended_lut = "off";
defparam \display_pc|Mux1~18 .lut_mask = 64'h470047CC473347FF;
defparam \display_pc|Mux1~18 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y4_N21
cyclonev_lcell_comb \display_pc|Mux1~19 (
// Equation(s):
// \display_pc|Mux1~19_combout  = ( \mem_reg|registers[25][30]~q  & ( \mem_reg|registers[27][30]~q  & ( (!\address_register[2]~input_o ) # ((!\address_register[1]~input_o  & (\mem_reg|registers[29][30]~q )) # (\address_register[1]~input_o  & 
// ((\mem_reg|registers[31][30]~q )))) ) ) ) # ( !\mem_reg|registers[25][30]~q  & ( \mem_reg|registers[27][30]~q  & ( (!\address_register[2]~input_o  & (((\address_register[1]~input_o )))) # (\address_register[2]~input_o  & ((!\address_register[1]~input_o  & 
// (\mem_reg|registers[29][30]~q )) # (\address_register[1]~input_o  & ((\mem_reg|registers[31][30]~q ))))) ) ) ) # ( \mem_reg|registers[25][30]~q  & ( !\mem_reg|registers[27][30]~q  & ( (!\address_register[2]~input_o  & (((!\address_register[1]~input_o )))) 
// # (\address_register[2]~input_o  & ((!\address_register[1]~input_o  & (\mem_reg|registers[29][30]~q )) # (\address_register[1]~input_o  & ((\mem_reg|registers[31][30]~q ))))) ) ) ) # ( !\mem_reg|registers[25][30]~q  & ( !\mem_reg|registers[27][30]~q  & ( 
// (\address_register[2]~input_o  & ((!\address_register[1]~input_o  & (\mem_reg|registers[29][30]~q )) # (\address_register[1]~input_o  & ((\mem_reg|registers[31][30]~q ))))) ) ) )

	.dataa(!\mem_reg|registers[29][30]~q ),
	.datab(!\address_register[2]~input_o ),
	.datac(!\address_register[1]~input_o ),
	.datad(!\mem_reg|registers[31][30]~q ),
	.datae(!\mem_reg|registers[25][30]~q ),
	.dataf(!\mem_reg|registers[27][30]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux1~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux1~19 .extended_lut = "off";
defparam \display_pc|Mux1~19 .lut_mask = 64'h1013D0D31C1FDCDF;
defparam \display_pc|Mux1~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y7_N0
cyclonev_lcell_comb \display_pc|Mux1~17 (
// Equation(s):
// \display_pc|Mux1~17_combout  = ( \mem_reg|registers[25][14]~q  & ( \mem_reg|registers[27][14]~q  & ( (!\address_register[2]~input_o ) # ((!\address_register[1]~input_o  & ((\mem_reg|registers[29][14]~q ))) # (\address_register[1]~input_o  & 
// (\mem_reg|registers[31][14]~q ))) ) ) ) # ( !\mem_reg|registers[25][14]~q  & ( \mem_reg|registers[27][14]~q  & ( (!\address_register[2]~input_o  & (((\address_register[1]~input_o )))) # (\address_register[2]~input_o  & ((!\address_register[1]~input_o  & 
// ((\mem_reg|registers[29][14]~q ))) # (\address_register[1]~input_o  & (\mem_reg|registers[31][14]~q )))) ) ) ) # ( \mem_reg|registers[25][14]~q  & ( !\mem_reg|registers[27][14]~q  & ( (!\address_register[2]~input_o  & (((!\address_register[1]~input_o )))) 
// # (\address_register[2]~input_o  & ((!\address_register[1]~input_o  & ((\mem_reg|registers[29][14]~q ))) # (\address_register[1]~input_o  & (\mem_reg|registers[31][14]~q )))) ) ) ) # ( !\mem_reg|registers[25][14]~q  & ( !\mem_reg|registers[27][14]~q  & ( 
// (\address_register[2]~input_o  & ((!\address_register[1]~input_o  & ((\mem_reg|registers[29][14]~q ))) # (\address_register[1]~input_o  & (\mem_reg|registers[31][14]~q )))) ) ) )

	.dataa(!\mem_reg|registers[31][14]~q ),
	.datab(!\mem_reg|registers[29][14]~q ),
	.datac(!\address_register[2]~input_o ),
	.datad(!\address_register[1]~input_o ),
	.datae(!\mem_reg|registers[25][14]~q ),
	.dataf(!\mem_reg|registers[27][14]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux1~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux1~17 .extended_lut = "off";
defparam \display_pc|Mux1~17 .lut_mask = 64'h0305F30503F5F3F5;
defparam \display_pc|Mux1~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y5_N12
cyclonev_lcell_comb \display_pc|Mux1~20 (
// Equation(s):
// \display_pc|Mux1~20_combout  = ( \sel[0]~input_o  & ( \address_register[0]~input_o  & ( \display_pc|Mux1~19_combout  ) ) ) # ( !\sel[0]~input_o  & ( \address_register[0]~input_o  & ( \display_pc|Mux1~17_combout  ) ) ) # ( \sel[0]~input_o  & ( 
// !\address_register[0]~input_o  & ( \display_pc|Mux1~18_combout  ) ) ) # ( !\sel[0]~input_o  & ( !\address_register[0]~input_o  & ( \display_pc|Mux1~16_combout  ) ) )

	.dataa(!\display_pc|Mux1~16_combout ),
	.datab(!\display_pc|Mux1~18_combout ),
	.datac(!\display_pc|Mux1~19_combout ),
	.datad(!\display_pc|Mux1~17_combout ),
	.datae(!\sel[0]~input_o ),
	.dataf(!\address_register[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux1~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux1~20 .extended_lut = "off";
defparam \display_pc|Mux1~20 .lut_mask = 64'h5555333300FF0F0F;
defparam \display_pc|Mux1~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y6_N54
cyclonev_lcell_comb \display_pc|Mux1~1 (
// Equation(s):
// \display_pc|Mux1~1_combout  = ( \mem_reg|registers[1][30]~q  & ( (\address_register[0]~input_o  & ((\mem_reg|registers[1][14]~q ) # (\sel[0]~input_o ))) ) ) # ( !\mem_reg|registers[1][30]~q  & ( (\address_register[0]~input_o  & (!\sel[0]~input_o  & 
// \mem_reg|registers[1][14]~q )) ) )

	.dataa(!\address_register[0]~input_o ),
	.datab(!\sel[0]~input_o ),
	.datac(!\mem_reg|registers[1][14]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_reg|registers[1][30]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux1~1 .extended_lut = "off";
defparam \display_pc|Mux1~1 .lut_mask = 64'h0404040415151515;
defparam \display_pc|Mux1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y6_N42
cyclonev_lcell_comb \display_pc|Mux1~2 (
// Equation(s):
// \display_pc|Mux1~2_combout  = ( \address_register[0]~input_o  & ( \sel[0]~input_o  & ( \mem_reg|registers[5][30]~q  ) ) ) # ( !\address_register[0]~input_o  & ( \sel[0]~input_o  & ( \mem_reg|registers[4][30]~DUPLICATE_q  ) ) ) # ( 
// \address_register[0]~input_o  & ( !\sel[0]~input_o  & ( \mem_reg|registers[5][14]~q  ) ) ) # ( !\address_register[0]~input_o  & ( !\sel[0]~input_o  & ( \mem_reg|registers[4][14]~q  ) ) )

	.dataa(!\mem_reg|registers[5][30]~q ),
	.datab(!\mem_reg|registers[5][14]~q ),
	.datac(!\mem_reg|registers[4][30]~DUPLICATE_q ),
	.datad(!\mem_reg|registers[4][14]~q ),
	.datae(!\address_register[0]~input_o ),
	.dataf(!\sel[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux1~2 .extended_lut = "off";
defparam \display_pc|Mux1~2 .lut_mask = 64'h00FF33330F0F5555;
defparam \display_pc|Mux1~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y14_N22
dffeas \mem_reg|registers[3][14]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux17~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[3][14]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[3][14]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_reg|registers[3][14]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y10_N15
cyclonev_lcell_comb \display_pc|Mux1~3 (
// Equation(s):
// \display_pc|Mux1~3_combout  = ( \mem_reg|registers[3][14]~DUPLICATE_q  & ( \mem_reg|registers[2][30]~q  & ( (!\sel[0]~input_o  & (((\mem_reg|registers[2][14]~q ) # (\address_register[0]~input_o )))) # (\sel[0]~input_o  & (((!\address_register[0]~input_o 
// )) # (\mem_reg|registers[3][30]~q ))) ) ) ) # ( !\mem_reg|registers[3][14]~DUPLICATE_q  & ( \mem_reg|registers[2][30]~q  & ( (!\sel[0]~input_o  & (((!\address_register[0]~input_o  & \mem_reg|registers[2][14]~q )))) # (\sel[0]~input_o  & 
// (((!\address_register[0]~input_o )) # (\mem_reg|registers[3][30]~q ))) ) ) ) # ( \mem_reg|registers[3][14]~DUPLICATE_q  & ( !\mem_reg|registers[2][30]~q  & ( (!\sel[0]~input_o  & (((\mem_reg|registers[2][14]~q ) # (\address_register[0]~input_o )))) # 
// (\sel[0]~input_o  & (\mem_reg|registers[3][30]~q  & (\address_register[0]~input_o ))) ) ) ) # ( !\mem_reg|registers[3][14]~DUPLICATE_q  & ( !\mem_reg|registers[2][30]~q  & ( (!\sel[0]~input_o  & (((!\address_register[0]~input_o  & 
// \mem_reg|registers[2][14]~q )))) # (\sel[0]~input_o  & (\mem_reg|registers[3][30]~q  & (\address_register[0]~input_o ))) ) ) )

	.dataa(!\sel[0]~input_o ),
	.datab(!\mem_reg|registers[3][30]~q ),
	.datac(!\address_register[0]~input_o ),
	.datad(!\mem_reg|registers[2][14]~q ),
	.datae(!\mem_reg|registers[3][14]~DUPLICATE_q ),
	.dataf(!\mem_reg|registers[2][30]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux1~3 .extended_lut = "off";
defparam \display_pc|Mux1~3 .lut_mask = 64'h01A10BAB51F15BFB;
defparam \display_pc|Mux1~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y14_N31
dffeas \mem_reg|registers[7][14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux17~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[7][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[7][14] .is_wysiwyg = "true";
defparam \mem_reg|registers[7][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y15_N48
cyclonev_lcell_comb \display_pc|Mux1~4 (
// Equation(s):
// \display_pc|Mux1~4_combout  = ( \mem_reg|registers[7][14]~q  & ( \sel[0]~input_o  & ( (!\address_register[0]~input_o  & (\mem_reg|registers[6][30]~q )) # (\address_register[0]~input_o  & ((\mem_reg|registers[7][30]~q ))) ) ) ) # ( 
// !\mem_reg|registers[7][14]~q  & ( \sel[0]~input_o  & ( (!\address_register[0]~input_o  & (\mem_reg|registers[6][30]~q )) # (\address_register[0]~input_o  & ((\mem_reg|registers[7][30]~q ))) ) ) ) # ( \mem_reg|registers[7][14]~q  & ( !\sel[0]~input_o  & ( 
// (\address_register[0]~input_o ) # (\mem_reg|registers[6][14]~q ) ) ) ) # ( !\mem_reg|registers[7][14]~q  & ( !\sel[0]~input_o  & ( (\mem_reg|registers[6][14]~q  & !\address_register[0]~input_o ) ) ) )

	.dataa(!\mem_reg|registers[6][14]~q ),
	.datab(!\address_register[0]~input_o ),
	.datac(!\mem_reg|registers[6][30]~q ),
	.datad(!\mem_reg|registers[7][30]~q ),
	.datae(!\mem_reg|registers[7][14]~q ),
	.dataf(!\sel[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux1~4 .extended_lut = "off";
defparam \display_pc|Mux1~4 .lut_mask = 64'h444477770C3F0C3F;
defparam \display_pc|Mux1~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y8_N24
cyclonev_lcell_comb \display_pc|Mux1~5 (
// Equation(s):
// \display_pc|Mux1~5_combout  = ( \display_pc|Mux1~3_combout  & ( \display_pc|Mux1~4_combout  & ( ((!\address_register[2]~input_o  & (\display_pc|Mux1~1_combout )) # (\address_register[2]~input_o  & ((\display_pc|Mux1~2_combout )))) # 
// (\address_register[1]~input_o ) ) ) ) # ( !\display_pc|Mux1~3_combout  & ( \display_pc|Mux1~4_combout  & ( (!\address_register[1]~input_o  & ((!\address_register[2]~input_o  & (\display_pc|Mux1~1_combout )) # (\address_register[2]~input_o  & 
// ((\display_pc|Mux1~2_combout ))))) # (\address_register[1]~input_o  & (((\address_register[2]~input_o )))) ) ) ) # ( \display_pc|Mux1~3_combout  & ( !\display_pc|Mux1~4_combout  & ( (!\address_register[1]~input_o  & ((!\address_register[2]~input_o  & 
// (\display_pc|Mux1~1_combout )) # (\address_register[2]~input_o  & ((\display_pc|Mux1~2_combout ))))) # (\address_register[1]~input_o  & (((!\address_register[2]~input_o )))) ) ) ) # ( !\display_pc|Mux1~3_combout  & ( !\display_pc|Mux1~4_combout  & ( 
// (!\address_register[1]~input_o  & ((!\address_register[2]~input_o  & (\display_pc|Mux1~1_combout )) # (\address_register[2]~input_o  & ((\display_pc|Mux1~2_combout ))))) ) ) )

	.dataa(!\address_register[1]~input_o ),
	.datab(!\display_pc|Mux1~1_combout ),
	.datac(!\display_pc|Mux1~2_combout ),
	.datad(!\address_register[2]~input_o ),
	.datae(!\display_pc|Mux1~3_combout ),
	.dataf(!\display_pc|Mux1~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux1~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux1~5 .extended_lut = "off";
defparam \display_pc|Mux1~5 .lut_mask = 64'h220A770A225F775F;
defparam \display_pc|Mux1~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y5_N28
dffeas \mem_reg|registers[18][30]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_reg|registers[18][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[18][30]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[18][30]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_reg|registers[18][30]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y3_N18
cyclonev_lcell_comb \display_pc|Mux1~13 (
// Equation(s):
// \display_pc|Mux1~13_combout  = ( \mem_reg|registers[22][30]~q  & ( \address_register[2]~input_o  & ( (\address_register[1]~input_o ) # (\mem_reg|registers[20][30]~q ) ) ) ) # ( !\mem_reg|registers[22][30]~q  & ( \address_register[2]~input_o  & ( 
// (\mem_reg|registers[20][30]~q  & !\address_register[1]~input_o ) ) ) ) # ( \mem_reg|registers[22][30]~q  & ( !\address_register[2]~input_o  & ( (!\address_register[1]~input_o  & (\mem_reg|registers[16][30]~q )) # (\address_register[1]~input_o  & 
// ((\mem_reg|registers[18][30]~DUPLICATE_q ))) ) ) ) # ( !\mem_reg|registers[22][30]~q  & ( !\address_register[2]~input_o  & ( (!\address_register[1]~input_o  & (\mem_reg|registers[16][30]~q )) # (\address_register[1]~input_o  & 
// ((\mem_reg|registers[18][30]~DUPLICATE_q ))) ) ) )

	.dataa(!\mem_reg|registers[20][30]~q ),
	.datab(!\mem_reg|registers[16][30]~q ),
	.datac(!\mem_reg|registers[18][30]~DUPLICATE_q ),
	.datad(!\address_register[1]~input_o ),
	.datae(!\mem_reg|registers[22][30]~q ),
	.dataf(!\address_register[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux1~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux1~13 .extended_lut = "off";
defparam \display_pc|Mux1~13 .lut_mask = 64'h330F330F550055FF;
defparam \display_pc|Mux1~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y7_N48
cyclonev_lcell_comb \display_pc|Mux1~12 (
// Equation(s):
// \display_pc|Mux1~12_combout  = ( \mem_reg|registers[23][14]~q  & ( \mem_reg|registers[17][14]~q  & ( (!\address_register[2]~input_o  & (((!\address_register[1]~input_o )) # (\mem_reg|registers[19][14]~q ))) # (\address_register[2]~input_o  & 
// (((\address_register[1]~input_o ) # (\mem_reg|registers[21][14]~q )))) ) ) ) # ( !\mem_reg|registers[23][14]~q  & ( \mem_reg|registers[17][14]~q  & ( (!\address_register[2]~input_o  & (((!\address_register[1]~input_o )) # (\mem_reg|registers[19][14]~q ))) 
// # (\address_register[2]~input_o  & (((\mem_reg|registers[21][14]~q  & !\address_register[1]~input_o )))) ) ) ) # ( \mem_reg|registers[23][14]~q  & ( !\mem_reg|registers[17][14]~q  & ( (!\address_register[2]~input_o  & (\mem_reg|registers[19][14]~q  & 
// ((\address_register[1]~input_o )))) # (\address_register[2]~input_o  & (((\address_register[1]~input_o ) # (\mem_reg|registers[21][14]~q )))) ) ) ) # ( !\mem_reg|registers[23][14]~q  & ( !\mem_reg|registers[17][14]~q  & ( (!\address_register[2]~input_o  & 
// (\mem_reg|registers[19][14]~q  & ((\address_register[1]~input_o )))) # (\address_register[2]~input_o  & (((\mem_reg|registers[21][14]~q  & !\address_register[1]~input_o )))) ) ) )

	.dataa(!\address_register[2]~input_o ),
	.datab(!\mem_reg|registers[19][14]~q ),
	.datac(!\mem_reg|registers[21][14]~q ),
	.datad(!\address_register[1]~input_o ),
	.datae(!\mem_reg|registers[23][14]~q ),
	.dataf(!\mem_reg|registers[17][14]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux1~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux1~12 .extended_lut = "off";
defparam \display_pc|Mux1~12 .lut_mask = 64'h05220577AF22AF77;
defparam \display_pc|Mux1~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y5_N51
cyclonev_lcell_comb \display_pc|Mux1~11 (
// Equation(s):
// \display_pc|Mux1~11_combout  = ( \mem_reg|registers[22][14]~q  & ( \mem_reg|registers[18][14]~q  & ( ((!\address_register[2]~input_o  & (\mem_reg|registers[16][14]~q )) # (\address_register[2]~input_o  & ((\mem_reg|registers[20][14]~q )))) # 
// (\address_register[1]~input_o ) ) ) ) # ( !\mem_reg|registers[22][14]~q  & ( \mem_reg|registers[18][14]~q  & ( (!\address_register[1]~input_o  & ((!\address_register[2]~input_o  & (\mem_reg|registers[16][14]~q )) # (\address_register[2]~input_o  & 
// ((\mem_reg|registers[20][14]~q ))))) # (\address_register[1]~input_o  & (((!\address_register[2]~input_o )))) ) ) ) # ( \mem_reg|registers[22][14]~q  & ( !\mem_reg|registers[18][14]~q  & ( (!\address_register[1]~input_o  & ((!\address_register[2]~input_o  
// & (\mem_reg|registers[16][14]~q )) # (\address_register[2]~input_o  & ((\mem_reg|registers[20][14]~q ))))) # (\address_register[1]~input_o  & (((\address_register[2]~input_o )))) ) ) ) # ( !\mem_reg|registers[22][14]~q  & ( !\mem_reg|registers[18][14]~q  
// & ( (!\address_register[1]~input_o  & ((!\address_register[2]~input_o  & (\mem_reg|registers[16][14]~q )) # (\address_register[2]~input_o  & ((\mem_reg|registers[20][14]~q ))))) ) ) )

	.dataa(!\mem_reg|registers[16][14]~q ),
	.datab(!\address_register[1]~input_o ),
	.datac(!\mem_reg|registers[20][14]~q ),
	.datad(!\address_register[2]~input_o ),
	.datae(!\mem_reg|registers[22][14]~q ),
	.dataf(!\mem_reg|registers[18][14]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux1~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux1~11 .extended_lut = "off";
defparam \display_pc|Mux1~11 .lut_mask = 64'h440C443F770C773F;
defparam \display_pc|Mux1~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y7_N18
cyclonev_lcell_comb \display_pc|Mux1~14 (
// Equation(s):
// \display_pc|Mux1~14_combout  = ( \mem_reg|registers[21][30]~q  & ( \address_register[2]~input_o  & ( (!\address_register[1]~input_o ) # (\mem_reg|registers[23][30]~q ) ) ) ) # ( !\mem_reg|registers[21][30]~q  & ( \address_register[2]~input_o  & ( 
// (\mem_reg|registers[23][30]~q  & \address_register[1]~input_o ) ) ) ) # ( \mem_reg|registers[21][30]~q  & ( !\address_register[2]~input_o  & ( (!\address_register[1]~input_o  & ((\mem_reg|registers[17][30]~q ))) # (\address_register[1]~input_o  & 
// (\mem_reg|registers[19][30]~q )) ) ) ) # ( !\mem_reg|registers[21][30]~q  & ( !\address_register[2]~input_o  & ( (!\address_register[1]~input_o  & ((\mem_reg|registers[17][30]~q ))) # (\address_register[1]~input_o  & (\mem_reg|registers[19][30]~q )) ) ) )

	.dataa(!\mem_reg|registers[23][30]~q ),
	.datab(!\mem_reg|registers[19][30]~q ),
	.datac(!\mem_reg|registers[17][30]~q ),
	.datad(!\address_register[1]~input_o ),
	.datae(!\mem_reg|registers[21][30]~q ),
	.dataf(!\address_register[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux1~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux1~14 .extended_lut = "off";
defparam \display_pc|Mux1~14 .lut_mask = 64'h0F330F330055FF55;
defparam \display_pc|Mux1~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y5_N42
cyclonev_lcell_comb \display_pc|Mux1~15 (
// Equation(s):
// \display_pc|Mux1~15_combout  = ( \sel[0]~input_o  & ( \display_pc|Mux1~14_combout  & ( (\address_register[0]~input_o ) # (\display_pc|Mux1~13_combout ) ) ) ) # ( !\sel[0]~input_o  & ( \display_pc|Mux1~14_combout  & ( (!\address_register[0]~input_o  & 
// ((\display_pc|Mux1~11_combout ))) # (\address_register[0]~input_o  & (\display_pc|Mux1~12_combout )) ) ) ) # ( \sel[0]~input_o  & ( !\display_pc|Mux1~14_combout  & ( (\display_pc|Mux1~13_combout  & !\address_register[0]~input_o ) ) ) ) # ( 
// !\sel[0]~input_o  & ( !\display_pc|Mux1~14_combout  & ( (!\address_register[0]~input_o  & ((\display_pc|Mux1~11_combout ))) # (\address_register[0]~input_o  & (\display_pc|Mux1~12_combout )) ) ) )

	.dataa(!\display_pc|Mux1~13_combout ),
	.datab(!\display_pc|Mux1~12_combout ),
	.datac(!\display_pc|Mux1~11_combout ),
	.datad(!\address_register[0]~input_o ),
	.datae(!\sel[0]~input_o ),
	.dataf(!\display_pc|Mux1~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux1~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux1~15 .extended_lut = "off";
defparam \display_pc|Mux1~15 .lut_mask = 64'h0F3355000F3355FF;
defparam \display_pc|Mux1~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y8_N33
cyclonev_lcell_comb \display_pc|Mux1~21 (
// Equation(s):
// \display_pc|Mux1~21_combout  = ( \address_register[3]~input_o  & ( \display_pc|Mux1~15_combout  & ( (!\address_register[4]~input_o  & (\display_pc|Mux1~10_combout )) # (\address_register[4]~input_o  & ((\display_pc|Mux1~20_combout ))) ) ) ) # ( 
// !\address_register[3]~input_o  & ( \display_pc|Mux1~15_combout  & ( (\address_register[4]~input_o ) # (\display_pc|Mux1~5_combout ) ) ) ) # ( \address_register[3]~input_o  & ( !\display_pc|Mux1~15_combout  & ( (!\address_register[4]~input_o  & 
// (\display_pc|Mux1~10_combout )) # (\address_register[4]~input_o  & ((\display_pc|Mux1~20_combout ))) ) ) ) # ( !\address_register[3]~input_o  & ( !\display_pc|Mux1~15_combout  & ( (\display_pc|Mux1~5_combout  & !\address_register[4]~input_o ) ) ) )

	.dataa(!\display_pc|Mux1~10_combout ),
	.datab(!\display_pc|Mux1~20_combout ),
	.datac(!\display_pc|Mux1~5_combout ),
	.datad(!\address_register[4]~input_o ),
	.datae(!\address_register[3]~input_o ),
	.dataf(!\display_pc|Mux1~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux1~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux1~21 .extended_lut = "off";
defparam \display_pc|Mux1~21 .lut_mask = 64'h0F0055330FFF5533;
defparam \display_pc|Mux1~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y13_N12
cyclonev_lcell_comb \display_pc|Mux3~22 (
// Equation(s):
// \display_pc|Mux3~22_combout  = ( !\sel[2]~input_o  & ( !\sel[1]~input_o  ) )

	.dataa(gnd),
	.datab(!\sel[1]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sel[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux3~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux3~22 .extended_lut = "off";
defparam \display_pc|Mux3~22 .lut_mask = 64'hCCCCCCCC00000000;
defparam \display_pc|Mux3~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y13_N6
cyclonev_lcell_comb \display_pc|Mux1~22 (
// Equation(s):
// \display_pc|Mux1~22_combout  = ( \display_pc|Mux1~21_combout  & ( \display_pc|Mux3~22_combout  & ( (!\display_pc|Mux3~21_combout  & (\p|pc [14])) # (\display_pc|Mux3~21_combout  & ((\p|pc [30]))) ) ) ) # ( !\display_pc|Mux1~21_combout  & ( 
// \display_pc|Mux3~22_combout  & ( (!\display_pc|Mux3~21_combout  & (\p|pc [14])) # (\display_pc|Mux3~21_combout  & ((\p|pc [30]))) ) ) ) # ( \display_pc|Mux1~21_combout  & ( !\display_pc|Mux3~22_combout  & ( (\display_pc|Mux1~0_combout ) # 
// (\display_pc|Mux3~21_combout ) ) ) ) # ( !\display_pc|Mux1~21_combout  & ( !\display_pc|Mux3~22_combout  & ( (!\display_pc|Mux3~21_combout  & \display_pc|Mux1~0_combout ) ) ) )

	.dataa(!\p|pc [14]),
	.datab(!\display_pc|Mux3~21_combout ),
	.datac(!\p|pc [30]),
	.datad(!\display_pc|Mux1~0_combout ),
	.datae(!\display_pc|Mux1~21_combout ),
	.dataf(!\display_pc|Mux3~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux1~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux1~22 .extended_lut = "off";
defparam \display_pc|Mux1~22 .lut_mask = 64'h00CC33FF47474747;
defparam \display_pc|Mux1~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y10_N33
cyclonev_lcell_comb \display_pc|Mux0~6 (
// Equation(s):
// \display_pc|Mux0~6_combout  = ( \mem_reg|registers[11][15]~q  & ( \address_register[2]~input_o  & ( (!\address_register[1]~input_o  & (\mem_reg|registers[13][15]~q )) # (\address_register[1]~input_o  & ((\mem_reg|registers[15][15]~DUPLICATE_q ))) ) ) ) # 
// ( !\mem_reg|registers[11][15]~q  & ( \address_register[2]~input_o  & ( (!\address_register[1]~input_o  & (\mem_reg|registers[13][15]~q )) # (\address_register[1]~input_o  & ((\mem_reg|registers[15][15]~DUPLICATE_q ))) ) ) ) # ( 
// \mem_reg|registers[11][15]~q  & ( !\address_register[2]~input_o  & ( (\address_register[1]~input_o ) # (\mem_reg|registers[9][15]~q ) ) ) ) # ( !\mem_reg|registers[11][15]~q  & ( !\address_register[2]~input_o  & ( (\mem_reg|registers[9][15]~q  & 
// !\address_register[1]~input_o ) ) ) )

	.dataa(!\mem_reg|registers[13][15]~q ),
	.datab(!\mem_reg|registers[9][15]~q ),
	.datac(!\mem_reg|registers[15][15]~DUPLICATE_q ),
	.datad(!\address_register[1]~input_o ),
	.datae(!\mem_reg|registers[11][15]~q ),
	.dataf(!\address_register[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux0~6 .extended_lut = "off";
defparam \display_pc|Mux0~6 .lut_mask = 64'h330033FF550F550F;
defparam \display_pc|Mux0~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y10_N48
cyclonev_lcell_comb \display_pc|Mux0~5 (
// Equation(s):
// \display_pc|Mux0~5_combout  = ( \mem_reg|registers[10][15]~q  & ( \mem_reg|registers[8][15]~DUPLICATE_q  & ( (!\address_register[2]~input_o ) # ((!\address_register[1]~input_o  & (\mem_reg|registers[12][15]~q )) # (\address_register[1]~input_o  & 
// ((\mem_reg|registers[14][15]~DUPLICATE_q )))) ) ) ) # ( !\mem_reg|registers[10][15]~q  & ( \mem_reg|registers[8][15]~DUPLICATE_q  & ( (!\address_register[1]~input_o  & (((!\address_register[2]~input_o )) # (\mem_reg|registers[12][15]~q ))) # 
// (\address_register[1]~input_o  & (((\mem_reg|registers[14][15]~DUPLICATE_q  & \address_register[2]~input_o )))) ) ) ) # ( \mem_reg|registers[10][15]~q  & ( !\mem_reg|registers[8][15]~DUPLICATE_q  & ( (!\address_register[1]~input_o  & 
// (\mem_reg|registers[12][15]~q  & ((\address_register[2]~input_o )))) # (\address_register[1]~input_o  & (((!\address_register[2]~input_o ) # (\mem_reg|registers[14][15]~DUPLICATE_q )))) ) ) ) # ( !\mem_reg|registers[10][15]~q  & ( 
// !\mem_reg|registers[8][15]~DUPLICATE_q  & ( (\address_register[2]~input_o  & ((!\address_register[1]~input_o  & (\mem_reg|registers[12][15]~q )) # (\address_register[1]~input_o  & ((\mem_reg|registers[14][15]~DUPLICATE_q ))))) ) ) )

	.dataa(!\mem_reg|registers[12][15]~q ),
	.datab(!\mem_reg|registers[14][15]~DUPLICATE_q ),
	.datac(!\address_register[1]~input_o ),
	.datad(!\address_register[2]~input_o ),
	.datae(!\mem_reg|registers[10][15]~q ),
	.dataf(!\mem_reg|registers[8][15]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux0~5 .extended_lut = "off";
defparam \display_pc|Mux0~5 .lut_mask = 64'h00530F53F053FF53;
defparam \display_pc|Mux0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y10_N18
cyclonev_lcell_comb \display_pc|Mux0~8 (
// Equation(s):
// \display_pc|Mux0~8_combout  = ( \mem_reg|registers[9][31]~q  & ( \mem_reg|registers[15][31]~DUPLICATE_q  & ( (!\address_register[1]~input_o  & ((!\address_register[2]~input_o ) # ((\mem_reg|registers[13][31]~DUPLICATE_q )))) # 
// (\address_register[1]~input_o  & (((\mem_reg|registers[11][31]~q )) # (\address_register[2]~input_o ))) ) ) ) # ( !\mem_reg|registers[9][31]~q  & ( \mem_reg|registers[15][31]~DUPLICATE_q  & ( (!\address_register[1]~input_o  & (\address_register[2]~input_o 
//  & (\mem_reg|registers[13][31]~DUPLICATE_q ))) # (\address_register[1]~input_o  & (((\mem_reg|registers[11][31]~q )) # (\address_register[2]~input_o ))) ) ) ) # ( \mem_reg|registers[9][31]~q  & ( !\mem_reg|registers[15][31]~DUPLICATE_q  & ( 
// (!\address_register[1]~input_o  & ((!\address_register[2]~input_o ) # ((\mem_reg|registers[13][31]~DUPLICATE_q )))) # (\address_register[1]~input_o  & (!\address_register[2]~input_o  & ((\mem_reg|registers[11][31]~q )))) ) ) ) # ( 
// !\mem_reg|registers[9][31]~q  & ( !\mem_reg|registers[15][31]~DUPLICATE_q  & ( (!\address_register[1]~input_o  & (\address_register[2]~input_o  & (\mem_reg|registers[13][31]~DUPLICATE_q ))) # (\address_register[1]~input_o  & (!\address_register[2]~input_o 
//  & ((\mem_reg|registers[11][31]~q )))) ) ) )

	.dataa(!\address_register[1]~input_o ),
	.datab(!\address_register[2]~input_o ),
	.datac(!\mem_reg|registers[13][31]~DUPLICATE_q ),
	.datad(!\mem_reg|registers[11][31]~q ),
	.datae(!\mem_reg|registers[9][31]~q ),
	.dataf(!\mem_reg|registers[15][31]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux0~8 .extended_lut = "off";
defparam \display_pc|Mux0~8 .lut_mask = 64'h02468ACE13579BDF;
defparam \display_pc|Mux0~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y10_N24
cyclonev_lcell_comb \display_pc|Mux0~7 (
// Equation(s):
// \display_pc|Mux0~7_combout  = ( \mem_reg|registers[10][31]~q  & ( \mem_reg|registers[8][31]~q  & ( (!\address_register[2]~input_o ) # ((!\address_register[1]~input_o  & (\mem_reg|registers[12][31]~q )) # (\address_register[1]~input_o  & 
// ((\mem_reg|registers[14][31]~q )))) ) ) ) # ( !\mem_reg|registers[10][31]~q  & ( \mem_reg|registers[8][31]~q  & ( (!\address_register[1]~input_o  & (((!\address_register[2]~input_o )) # (\mem_reg|registers[12][31]~q ))) # (\address_register[1]~input_o  & 
// (((\mem_reg|registers[14][31]~q  & \address_register[2]~input_o )))) ) ) ) # ( \mem_reg|registers[10][31]~q  & ( !\mem_reg|registers[8][31]~q  & ( (!\address_register[1]~input_o  & (\mem_reg|registers[12][31]~q  & ((\address_register[2]~input_o )))) # 
// (\address_register[1]~input_o  & (((!\address_register[2]~input_o ) # (\mem_reg|registers[14][31]~q )))) ) ) ) # ( !\mem_reg|registers[10][31]~q  & ( !\mem_reg|registers[8][31]~q  & ( (\address_register[2]~input_o  & ((!\address_register[1]~input_o  & 
// (\mem_reg|registers[12][31]~q )) # (\address_register[1]~input_o  & ((\mem_reg|registers[14][31]~q ))))) ) ) )

	.dataa(!\mem_reg|registers[12][31]~q ),
	.datab(!\mem_reg|registers[14][31]~q ),
	.datac(!\address_register[1]~input_o ),
	.datad(!\address_register[2]~input_o ),
	.datae(!\mem_reg|registers[10][31]~q ),
	.dataf(!\mem_reg|registers[8][31]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux0~7 .extended_lut = "off";
defparam \display_pc|Mux0~7 .lut_mask = 64'h00530F53F053FF53;
defparam \display_pc|Mux0~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y10_N36
cyclonev_lcell_comb \display_pc|Mux0~9 (
// Equation(s):
// \display_pc|Mux0~9_combout  = ( \sel[0]~input_o  & ( \display_pc|Mux0~7_combout  & ( (!\address_register[0]~input_o ) # (\display_pc|Mux0~8_combout ) ) ) ) # ( !\sel[0]~input_o  & ( \display_pc|Mux0~7_combout  & ( (!\address_register[0]~input_o  & 
// ((\display_pc|Mux0~5_combout ))) # (\address_register[0]~input_o  & (\display_pc|Mux0~6_combout )) ) ) ) # ( \sel[0]~input_o  & ( !\display_pc|Mux0~7_combout  & ( (\display_pc|Mux0~8_combout  & \address_register[0]~input_o ) ) ) ) # ( !\sel[0]~input_o  & 
// ( !\display_pc|Mux0~7_combout  & ( (!\address_register[0]~input_o  & ((\display_pc|Mux0~5_combout ))) # (\address_register[0]~input_o  & (\display_pc|Mux0~6_combout )) ) ) )

	.dataa(!\display_pc|Mux0~6_combout ),
	.datab(!\display_pc|Mux0~5_combout ),
	.datac(!\display_pc|Mux0~8_combout ),
	.datad(!\address_register[0]~input_o ),
	.datae(!\sel[0]~input_o ),
	.dataf(!\display_pc|Mux0~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux0~9 .extended_lut = "off";
defparam \display_pc|Mux0~9 .lut_mask = 64'h3355000F3355FF0F;
defparam \display_pc|Mux0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y9_N45
cyclonev_lcell_comb \display_pc|Mux0~2 (
// Equation(s):
// \display_pc|Mux0~2_combout  = ( \mem_reg|registers[3][31]~q  & ( \address_register[0]~input_o  & ( (\mem_reg|registers[3][15]~q ) # (\sel[0]~input_o ) ) ) ) # ( !\mem_reg|registers[3][31]~q  & ( \address_register[0]~input_o  & ( (!\sel[0]~input_o  & 
// \mem_reg|registers[3][15]~q ) ) ) ) # ( \mem_reg|registers[3][31]~q  & ( !\address_register[0]~input_o  & ( (!\sel[0]~input_o  & (\mem_reg|registers[2][15]~q )) # (\sel[0]~input_o  & ((\mem_reg|registers[2][31]~q ))) ) ) ) # ( !\mem_reg|registers[3][31]~q 
//  & ( !\address_register[0]~input_o  & ( (!\sel[0]~input_o  & (\mem_reg|registers[2][15]~q )) # (\sel[0]~input_o  & ((\mem_reg|registers[2][31]~q ))) ) ) )

	.dataa(!\mem_reg|registers[2][15]~q ),
	.datab(!\sel[0]~input_o ),
	.datac(!\mem_reg|registers[3][15]~q ),
	.datad(!\mem_reg|registers[2][31]~q ),
	.datae(!\mem_reg|registers[3][31]~q ),
	.dataf(!\address_register[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux0~2 .extended_lut = "off";
defparam \display_pc|Mux0~2 .lut_mask = 64'h447744770C0C3F3F;
defparam \display_pc|Mux0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y11_N36
cyclonev_lcell_comb \display_pc|Mux0~3 (
// Equation(s):
// \display_pc|Mux0~3_combout  = ( \address_register[0]~input_o  & ( \sel[0]~input_o  & ( \mem_reg|registers[7][31]~DUPLICATE_q  ) ) ) # ( !\address_register[0]~input_o  & ( \sel[0]~input_o  & ( \mem_reg|registers[6][31]~DUPLICATE_q  ) ) ) # ( 
// \address_register[0]~input_o  & ( !\sel[0]~input_o  & ( \mem_reg|registers[7][15]~q  ) ) ) # ( !\address_register[0]~input_o  & ( !\sel[0]~input_o  & ( \mem_reg|registers[6][15]~q  ) ) )

	.dataa(!\mem_reg|registers[7][31]~DUPLICATE_q ),
	.datab(!\mem_reg|registers[7][15]~q ),
	.datac(!\mem_reg|registers[6][31]~DUPLICATE_q ),
	.datad(!\mem_reg|registers[6][15]~q ),
	.datae(!\address_register[0]~input_o ),
	.dataf(!\sel[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux0~3 .extended_lut = "off";
defparam \display_pc|Mux0~3 .lut_mask = 64'h00FF33330F0F5555;
defparam \display_pc|Mux0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y9_N18
cyclonev_lcell_comb \display_pc|Mux0~0 (
// Equation(s):
// \display_pc|Mux0~0_combout  = (\address_register[0]~input_o  & ((!\sel[0]~input_o  & ((\mem_reg|registers[1][15]~q ))) # (\sel[0]~input_o  & (\mem_reg|registers[1][31]~q ))))

	.dataa(!\address_register[0]~input_o ),
	.datab(!\sel[0]~input_o ),
	.datac(!\mem_reg|registers[1][31]~q ),
	.datad(!\mem_reg|registers[1][15]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux0~0 .extended_lut = "off";
defparam \display_pc|Mux0~0 .lut_mask = 64'h0145014501450145;
defparam \display_pc|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y7_N47
dffeas \mem_reg|registers[4][15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux16~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[4][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[4][15] .is_wysiwyg = "true";
defparam \mem_reg|registers[4][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y7_N48
cyclonev_lcell_comb \display_pc|Mux0~1 (
// Equation(s):
// \display_pc|Mux0~1_combout  = ( \address_register[0]~input_o  & ( \mem_reg|registers[5][31]~q  & ( (\mem_reg|registers[5][15]~q ) # (\sel[0]~input_o ) ) ) ) # ( !\address_register[0]~input_o  & ( \mem_reg|registers[5][31]~q  & ( (!\sel[0]~input_o  & 
// ((\mem_reg|registers[4][15]~q ))) # (\sel[0]~input_o  & (\mem_reg|registers[4][31]~q )) ) ) ) # ( \address_register[0]~input_o  & ( !\mem_reg|registers[5][31]~q  & ( (!\sel[0]~input_o  & \mem_reg|registers[5][15]~q ) ) ) ) # ( 
// !\address_register[0]~input_o  & ( !\mem_reg|registers[5][31]~q  & ( (!\sel[0]~input_o  & ((\mem_reg|registers[4][15]~q ))) # (\sel[0]~input_o  & (\mem_reg|registers[4][31]~q )) ) ) )

	.dataa(!\mem_reg|registers[4][31]~q ),
	.datab(!\mem_reg|registers[4][15]~q ),
	.datac(!\sel[0]~input_o ),
	.datad(!\mem_reg|registers[5][15]~q ),
	.datae(!\address_register[0]~input_o ),
	.dataf(!\mem_reg|registers[5][31]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux0~1 .extended_lut = "off";
defparam \display_pc|Mux0~1 .lut_mask = 64'h353500F035350FFF;
defparam \display_pc|Mux0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y9_N57
cyclonev_lcell_comb \display_pc|Mux0~4 (
// Equation(s):
// \display_pc|Mux0~4_combout  = ( \display_pc|Mux0~0_combout  & ( \display_pc|Mux0~1_combout  & ( (!\address_register[1]~input_o ) # ((!\address_register[2]~input_o  & (\display_pc|Mux0~2_combout )) # (\address_register[2]~input_o  & 
// ((\display_pc|Mux0~3_combout )))) ) ) ) # ( !\display_pc|Mux0~0_combout  & ( \display_pc|Mux0~1_combout  & ( (!\address_register[1]~input_o  & (((\address_register[2]~input_o )))) # (\address_register[1]~input_o  & ((!\address_register[2]~input_o  & 
// (\display_pc|Mux0~2_combout )) # (\address_register[2]~input_o  & ((\display_pc|Mux0~3_combout ))))) ) ) ) # ( \display_pc|Mux0~0_combout  & ( !\display_pc|Mux0~1_combout  & ( (!\address_register[1]~input_o  & (((!\address_register[2]~input_o )))) # 
// (\address_register[1]~input_o  & ((!\address_register[2]~input_o  & (\display_pc|Mux0~2_combout )) # (\address_register[2]~input_o  & ((\display_pc|Mux0~3_combout ))))) ) ) ) # ( !\display_pc|Mux0~0_combout  & ( !\display_pc|Mux0~1_combout  & ( 
// (\address_register[1]~input_o  & ((!\address_register[2]~input_o  & (\display_pc|Mux0~2_combout )) # (\address_register[2]~input_o  & ((\display_pc|Mux0~3_combout ))))) ) ) )

	.dataa(!\address_register[1]~input_o ),
	.datab(!\display_pc|Mux0~2_combout ),
	.datac(!\display_pc|Mux0~3_combout ),
	.datad(!\address_register[2]~input_o ),
	.datae(!\display_pc|Mux0~0_combout ),
	.dataf(!\display_pc|Mux0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux0~4 .extended_lut = "off";
defparam \display_pc|Mux0~4 .lut_mask = 64'h1105BB0511AFBBAF;
defparam \display_pc|Mux0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y9_N0
cyclonev_lcell_comb \display_pc|Mux0~11 (
// Equation(s):
// \display_pc|Mux0~11_combout  = ( \mem_reg|registers[23][15]~q  & ( \address_register[2]~input_o  & ( (\address_register[1]~input_o ) # (\mem_reg|registers[21][15]~q ) ) ) ) # ( !\mem_reg|registers[23][15]~q  & ( \address_register[2]~input_o  & ( 
// (\mem_reg|registers[21][15]~q  & !\address_register[1]~input_o ) ) ) ) # ( \mem_reg|registers[23][15]~q  & ( !\address_register[2]~input_o  & ( (!\address_register[1]~input_o  & (\mem_reg|registers[17][15]~q )) # (\address_register[1]~input_o  & 
// ((\mem_reg|registers[19][15]~q ))) ) ) ) # ( !\mem_reg|registers[23][15]~q  & ( !\address_register[2]~input_o  & ( (!\address_register[1]~input_o  & (\mem_reg|registers[17][15]~q )) # (\address_register[1]~input_o  & ((\mem_reg|registers[19][15]~q ))) ) ) 
// )

	.dataa(!\mem_reg|registers[17][15]~q ),
	.datab(!\mem_reg|registers[19][15]~q ),
	.datac(!\mem_reg|registers[21][15]~q ),
	.datad(!\address_register[1]~input_o ),
	.datae(!\mem_reg|registers[23][15]~q ),
	.dataf(!\address_register[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux0~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux0~11 .extended_lut = "off";
defparam \display_pc|Mux0~11 .lut_mask = 64'h553355330F000FFF;
defparam \display_pc|Mux0~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y9_N12
cyclonev_lcell_comb \display_pc|Mux0~13 (
// Equation(s):
// \display_pc|Mux0~13_combout  = ( \mem_reg|registers[23][31]~q  & ( \address_register[1]~input_o  & ( (\mem_reg|registers[19][31]~q ) # (\address_register[2]~input_o ) ) ) ) # ( !\mem_reg|registers[23][31]~q  & ( \address_register[1]~input_o  & ( 
// (!\address_register[2]~input_o  & \mem_reg|registers[19][31]~q ) ) ) ) # ( \mem_reg|registers[23][31]~q  & ( !\address_register[1]~input_o  & ( (!\address_register[2]~input_o  & (\mem_reg|registers[17][31]~q )) # (\address_register[2]~input_o  & 
// ((\mem_reg|registers[21][31]~q ))) ) ) ) # ( !\mem_reg|registers[23][31]~q  & ( !\address_register[1]~input_o  & ( (!\address_register[2]~input_o  & (\mem_reg|registers[17][31]~q )) # (\address_register[2]~input_o  & ((\mem_reg|registers[21][31]~q ))) ) ) 
// )

	.dataa(!\mem_reg|registers[17][31]~q ),
	.datab(!\mem_reg|registers[21][31]~q ),
	.datac(!\address_register[2]~input_o ),
	.datad(!\mem_reg|registers[19][31]~q ),
	.datae(!\mem_reg|registers[23][31]~q ),
	.dataf(!\address_register[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux0~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux0~13 .extended_lut = "off";
defparam \display_pc|Mux0~13 .lut_mask = 64'h5353535300F00FFF;
defparam \display_pc|Mux0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y8_N29
dffeas \mem_reg|registers[18][15]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux16~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[18][15]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[18][15]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_reg|registers[18][15]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y10_N6
cyclonev_lcell_comb \display_pc|Mux0~10 (
// Equation(s):
// \display_pc|Mux0~10_combout  = ( \mem_reg|registers[22][15]~q  & ( \mem_reg|registers[20][15]~q  & ( ((!\address_register[1]~input_o  & ((\mem_reg|registers[16][15]~q ))) # (\address_register[1]~input_o  & (\mem_reg|registers[18][15]~DUPLICATE_q ))) # 
// (\address_register[2]~input_o ) ) ) ) # ( !\mem_reg|registers[22][15]~q  & ( \mem_reg|registers[20][15]~q  & ( (!\address_register[1]~input_o  & (((\address_register[2]~input_o ) # (\mem_reg|registers[16][15]~q )))) # (\address_register[1]~input_o  & 
// (\mem_reg|registers[18][15]~DUPLICATE_q  & ((!\address_register[2]~input_o )))) ) ) ) # ( \mem_reg|registers[22][15]~q  & ( !\mem_reg|registers[20][15]~q  & ( (!\address_register[1]~input_o  & (((\mem_reg|registers[16][15]~q  & 
// !\address_register[2]~input_o )))) # (\address_register[1]~input_o  & (((\address_register[2]~input_o )) # (\mem_reg|registers[18][15]~DUPLICATE_q ))) ) ) ) # ( !\mem_reg|registers[22][15]~q  & ( !\mem_reg|registers[20][15]~q  & ( 
// (!\address_register[2]~input_o  & ((!\address_register[1]~input_o  & ((\mem_reg|registers[16][15]~q ))) # (\address_register[1]~input_o  & (\mem_reg|registers[18][15]~DUPLICATE_q )))) ) ) )

	.dataa(!\mem_reg|registers[18][15]~DUPLICATE_q ),
	.datab(!\mem_reg|registers[16][15]~q ),
	.datac(!\address_register[1]~input_o ),
	.datad(!\address_register[2]~input_o ),
	.datae(!\mem_reg|registers[22][15]~q ),
	.dataf(!\mem_reg|registers[20][15]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux0~10 .extended_lut = "off";
defparam \display_pc|Mux0~10 .lut_mask = 64'h3500350F35F035FF;
defparam \display_pc|Mux0~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y10_N18
cyclonev_lcell_comb \display_pc|Mux0~12 (
// Equation(s):
// \display_pc|Mux0~12_combout  = ( \mem_reg|registers[22][31]~q  & ( \mem_reg|registers[16][31]~q  & ( (!\address_register[2]~input_o  & (((!\address_register[1]~input_o ) # (\mem_reg|registers[18][31]~q )))) # (\address_register[2]~input_o  & 
// (((\address_register[1]~input_o )) # (\mem_reg|registers[20][31]~q ))) ) ) ) # ( !\mem_reg|registers[22][31]~q  & ( \mem_reg|registers[16][31]~q  & ( (!\address_register[2]~input_o  & (((!\address_register[1]~input_o ) # (\mem_reg|registers[18][31]~q )))) 
// # (\address_register[2]~input_o  & (\mem_reg|registers[20][31]~q  & ((!\address_register[1]~input_o )))) ) ) ) # ( \mem_reg|registers[22][31]~q  & ( !\mem_reg|registers[16][31]~q  & ( (!\address_register[2]~input_o  & (((\mem_reg|registers[18][31]~q  & 
// \address_register[1]~input_o )))) # (\address_register[2]~input_o  & (((\address_register[1]~input_o )) # (\mem_reg|registers[20][31]~q ))) ) ) ) # ( !\mem_reg|registers[22][31]~q  & ( !\mem_reg|registers[16][31]~q  & ( (!\address_register[2]~input_o  & 
// (((\mem_reg|registers[18][31]~q  & \address_register[1]~input_o )))) # (\address_register[2]~input_o  & (\mem_reg|registers[20][31]~q  & ((!\address_register[1]~input_o )))) ) ) )

	.dataa(!\mem_reg|registers[20][31]~q ),
	.datab(!\address_register[2]~input_o ),
	.datac(!\mem_reg|registers[18][31]~q ),
	.datad(!\address_register[1]~input_o ),
	.datae(!\mem_reg|registers[22][31]~q ),
	.dataf(!\mem_reg|registers[16][31]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux0~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux0~12 .extended_lut = "off";
defparam \display_pc|Mux0~12 .lut_mask = 64'h110C113FDD0CDD3F;
defparam \display_pc|Mux0~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y9_N48
cyclonev_lcell_comb \display_pc|Mux0~14 (
// Equation(s):
// \display_pc|Mux0~14_combout  = ( \display_pc|Mux0~10_combout  & ( \display_pc|Mux0~12_combout  & ( (!\address_register[0]~input_o ) # ((!\sel[0]~input_o  & (\display_pc|Mux0~11_combout )) # (\sel[0]~input_o  & ((\display_pc|Mux0~13_combout )))) ) ) ) # ( 
// !\display_pc|Mux0~10_combout  & ( \display_pc|Mux0~12_combout  & ( (!\address_register[0]~input_o  & (((\sel[0]~input_o )))) # (\address_register[0]~input_o  & ((!\sel[0]~input_o  & (\display_pc|Mux0~11_combout )) # (\sel[0]~input_o  & 
// ((\display_pc|Mux0~13_combout ))))) ) ) ) # ( \display_pc|Mux0~10_combout  & ( !\display_pc|Mux0~12_combout  & ( (!\address_register[0]~input_o  & (((!\sel[0]~input_o )))) # (\address_register[0]~input_o  & ((!\sel[0]~input_o  & 
// (\display_pc|Mux0~11_combout )) # (\sel[0]~input_o  & ((\display_pc|Mux0~13_combout ))))) ) ) ) # ( !\display_pc|Mux0~10_combout  & ( !\display_pc|Mux0~12_combout  & ( (\address_register[0]~input_o  & ((!\sel[0]~input_o  & (\display_pc|Mux0~11_combout )) 
// # (\sel[0]~input_o  & ((\display_pc|Mux0~13_combout ))))) ) ) )

	.dataa(!\display_pc|Mux0~11_combout ),
	.datab(!\display_pc|Mux0~13_combout ),
	.datac(!\address_register[0]~input_o ),
	.datad(!\sel[0]~input_o ),
	.datae(!\display_pc|Mux0~10_combout ),
	.dataf(!\display_pc|Mux0~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux0~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux0~14 .extended_lut = "off";
defparam \display_pc|Mux0~14 .lut_mask = 64'h0503F50305F3F5F3;
defparam \display_pc|Mux0~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y10_N12
cyclonev_lcell_comb \display_pc|Mux0~15 (
// Equation(s):
// \display_pc|Mux0~15_combout  = ( \address_register[1]~input_o  & ( \mem_reg|registers[24][15]~q  & ( (!\address_register[2]~input_o  & (\mem_reg|registers[26][15]~q )) # (\address_register[2]~input_o  & ((\mem_reg|registers[30][15]~q ))) ) ) ) # ( 
// !\address_register[1]~input_o  & ( \mem_reg|registers[24][15]~q  & ( (!\address_register[2]~input_o ) # (\mem_reg|registers[28][15]~q ) ) ) ) # ( \address_register[1]~input_o  & ( !\mem_reg|registers[24][15]~q  & ( (!\address_register[2]~input_o  & 
// (\mem_reg|registers[26][15]~q )) # (\address_register[2]~input_o  & ((\mem_reg|registers[30][15]~q ))) ) ) ) # ( !\address_register[1]~input_o  & ( !\mem_reg|registers[24][15]~q  & ( (\mem_reg|registers[28][15]~q  & \address_register[2]~input_o ) ) ) )

	.dataa(!\mem_reg|registers[26][15]~q ),
	.datab(!\mem_reg|registers[28][15]~q ),
	.datac(!\mem_reg|registers[30][15]~q ),
	.datad(!\address_register[2]~input_o ),
	.datae(!\address_register[1]~input_o ),
	.dataf(!\mem_reg|registers[24][15]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux0~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux0~15 .extended_lut = "off";
defparam \display_pc|Mux0~15 .lut_mask = 64'h0033550FFF33550F;
defparam \display_pc|Mux0~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y9_N20
dffeas \mem_reg|registers[31][31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux0~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[31][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[31][31] .is_wysiwyg = "true";
defparam \mem_reg|registers[31][31] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y9_N36
cyclonev_lcell_comb \display_pc|Mux0~18 (
// Equation(s):
// \display_pc|Mux0~18_combout  = ( \mem_reg|registers[25][31]~q  & ( \mem_reg|registers[27][31]~q  & ( (!\address_register[2]~input_o ) # ((!\address_register[1]~input_o  & (\mem_reg|registers[29][31]~q )) # (\address_register[1]~input_o  & 
// ((\mem_reg|registers[31][31]~q )))) ) ) ) # ( !\mem_reg|registers[25][31]~q  & ( \mem_reg|registers[27][31]~q  & ( (!\address_register[1]~input_o  & (\mem_reg|registers[29][31]~q  & ((\address_register[2]~input_o )))) # (\address_register[1]~input_o  & 
// (((!\address_register[2]~input_o ) # (\mem_reg|registers[31][31]~q )))) ) ) ) # ( \mem_reg|registers[25][31]~q  & ( !\mem_reg|registers[27][31]~q  & ( (!\address_register[1]~input_o  & (((!\address_register[2]~input_o )) # (\mem_reg|registers[29][31]~q 
// ))) # (\address_register[1]~input_o  & (((\mem_reg|registers[31][31]~q  & \address_register[2]~input_o )))) ) ) ) # ( !\mem_reg|registers[25][31]~q  & ( !\mem_reg|registers[27][31]~q  & ( (\address_register[2]~input_o  & ((!\address_register[1]~input_o  & 
// (\mem_reg|registers[29][31]~q )) # (\address_register[1]~input_o  & ((\mem_reg|registers[31][31]~q ))))) ) ) )

	.dataa(!\mem_reg|registers[29][31]~q ),
	.datab(!\address_register[1]~input_o ),
	.datac(!\mem_reg|registers[31][31]~q ),
	.datad(!\address_register[2]~input_o ),
	.datae(!\mem_reg|registers[25][31]~q ),
	.dataf(!\mem_reg|registers[27][31]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux0~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux0~18 .extended_lut = "off";
defparam \display_pc|Mux0~18 .lut_mask = 64'h0047CC473347FF47;
defparam \display_pc|Mux0~18 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y10_N30
cyclonev_lcell_comb \display_pc|Mux0~16 (
// Equation(s):
// \display_pc|Mux0~16_combout  = ( \mem_reg|registers[25][15]~q  & ( \address_register[1]~input_o  & ( (!\address_register[2]~input_o  & (\mem_reg|registers[27][15]~q )) # (\address_register[2]~input_o  & ((\mem_reg|registers[31][15]~q ))) ) ) ) # ( 
// !\mem_reg|registers[25][15]~q  & ( \address_register[1]~input_o  & ( (!\address_register[2]~input_o  & (\mem_reg|registers[27][15]~q )) # (\address_register[2]~input_o  & ((\mem_reg|registers[31][15]~q ))) ) ) ) # ( \mem_reg|registers[25][15]~q  & ( 
// !\address_register[1]~input_o  & ( (!\address_register[2]~input_o ) # (\mem_reg|registers[29][15]~q ) ) ) ) # ( !\mem_reg|registers[25][15]~q  & ( !\address_register[1]~input_o  & ( (\mem_reg|registers[29][15]~q  & \address_register[2]~input_o ) ) ) )

	.dataa(!\mem_reg|registers[27][15]~q ),
	.datab(!\mem_reg|registers[31][15]~q ),
	.datac(!\mem_reg|registers[29][15]~q ),
	.datad(!\address_register[2]~input_o ),
	.datae(!\mem_reg|registers[25][15]~q ),
	.dataf(!\address_register[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux0~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux0~16 .extended_lut = "off";
defparam \display_pc|Mux0~16 .lut_mask = 64'h000FFF0F55335533;
defparam \display_pc|Mux0~16 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y9_N57
cyclonev_lcell_comb \display_pc|Mux0~17 (
// Equation(s):
// \display_pc|Mux0~17_combout  = ( \mem_reg|registers[26][31]~q  & ( \address_register[2]~input_o  & ( (!\address_register[1]~input_o  & ((\mem_reg|registers[28][31]~q ))) # (\address_register[1]~input_o  & (\mem_reg|registers[30][31]~q )) ) ) ) # ( 
// !\mem_reg|registers[26][31]~q  & ( \address_register[2]~input_o  & ( (!\address_register[1]~input_o  & ((\mem_reg|registers[28][31]~q ))) # (\address_register[1]~input_o  & (\mem_reg|registers[30][31]~q )) ) ) ) # ( \mem_reg|registers[26][31]~q  & ( 
// !\address_register[2]~input_o  & ( (\address_register[1]~input_o ) # (\mem_reg|registers[24][31]~q ) ) ) ) # ( !\mem_reg|registers[26][31]~q  & ( !\address_register[2]~input_o  & ( (\mem_reg|registers[24][31]~q  & !\address_register[1]~input_o ) ) ) )

	.dataa(!\mem_reg|registers[24][31]~q ),
	.datab(!\mem_reg|registers[30][31]~q ),
	.datac(!\mem_reg|registers[28][31]~q ),
	.datad(!\address_register[1]~input_o ),
	.datae(!\mem_reg|registers[26][31]~q ),
	.dataf(!\address_register[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux0~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux0~17 .extended_lut = "off";
defparam \display_pc|Mux0~17 .lut_mask = 64'h550055FF0F330F33;
defparam \display_pc|Mux0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y9_N30
cyclonev_lcell_comb \display_pc|Mux0~19 (
// Equation(s):
// \display_pc|Mux0~19_combout  = ( \display_pc|Mux0~17_combout  & ( \sel[0]~input_o  & ( (!\address_register[0]~input_o ) # (\display_pc|Mux0~18_combout ) ) ) ) # ( !\display_pc|Mux0~17_combout  & ( \sel[0]~input_o  & ( (\address_register[0]~input_o  & 
// \display_pc|Mux0~18_combout ) ) ) ) # ( \display_pc|Mux0~17_combout  & ( !\sel[0]~input_o  & ( (!\address_register[0]~input_o  & (\display_pc|Mux0~15_combout )) # (\address_register[0]~input_o  & ((\display_pc|Mux0~16_combout ))) ) ) ) # ( 
// !\display_pc|Mux0~17_combout  & ( !\sel[0]~input_o  & ( (!\address_register[0]~input_o  & (\display_pc|Mux0~15_combout )) # (\address_register[0]~input_o  & ((\display_pc|Mux0~16_combout ))) ) ) )

	.dataa(!\display_pc|Mux0~15_combout ),
	.datab(!\address_register[0]~input_o ),
	.datac(!\display_pc|Mux0~18_combout ),
	.datad(!\display_pc|Mux0~16_combout ),
	.datae(!\display_pc|Mux0~17_combout ),
	.dataf(!\sel[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux0~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux0~19 .extended_lut = "off";
defparam \display_pc|Mux0~19 .lut_mask = 64'h447744770303CFCF;
defparam \display_pc|Mux0~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y9_N36
cyclonev_lcell_comb \display_pc|Mux0~20 (
// Equation(s):
// \display_pc|Mux0~20_combout  = ( \display_pc|Mux0~14_combout  & ( \display_pc|Mux0~19_combout  & ( ((!\address_register[3]~input_o  & ((\display_pc|Mux0~4_combout ))) # (\address_register[3]~input_o  & (\display_pc|Mux0~9_combout ))) # 
// (\address_register[4]~input_o ) ) ) ) # ( !\display_pc|Mux0~14_combout  & ( \display_pc|Mux0~19_combout  & ( (!\address_register[4]~input_o  & ((!\address_register[3]~input_o  & ((\display_pc|Mux0~4_combout ))) # (\address_register[3]~input_o  & 
// (\display_pc|Mux0~9_combout )))) # (\address_register[4]~input_o  & (\address_register[3]~input_o )) ) ) ) # ( \display_pc|Mux0~14_combout  & ( !\display_pc|Mux0~19_combout  & ( (!\address_register[4]~input_o  & ((!\address_register[3]~input_o  & 
// ((\display_pc|Mux0~4_combout ))) # (\address_register[3]~input_o  & (\display_pc|Mux0~9_combout )))) # (\address_register[4]~input_o  & (!\address_register[3]~input_o )) ) ) ) # ( !\display_pc|Mux0~14_combout  & ( !\display_pc|Mux0~19_combout  & ( 
// (!\address_register[4]~input_o  & ((!\address_register[3]~input_o  & ((\display_pc|Mux0~4_combout ))) # (\address_register[3]~input_o  & (\display_pc|Mux0~9_combout )))) ) ) )

	.dataa(!\address_register[4]~input_o ),
	.datab(!\address_register[3]~input_o ),
	.datac(!\display_pc|Mux0~9_combout ),
	.datad(!\display_pc|Mux0~4_combout ),
	.datae(!\display_pc|Mux0~14_combout ),
	.dataf(!\display_pc|Mux0~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux0~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux0~20 .extended_lut = "off";
defparam \display_pc|Mux0~20 .lut_mask = 64'h028A46CE139B57DF;
defparam \display_pc|Mux0~20 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y11_N51
cyclonev_lcell_comb \display_pc|Mux0~21 (
// Equation(s):
// \display_pc|Mux0~21_combout  = ( \sel[0]~input_o  & ( \display_pc|Mux0~20_combout  & ( (\sel[1]~input_o ) # (\p|pc [31]) ) ) ) # ( !\sel[0]~input_o  & ( \display_pc|Mux0~20_combout  & ( (\sel[1]~input_o ) # (\p|pc [15]) ) ) ) # ( \sel[0]~input_o  & ( 
// !\display_pc|Mux0~20_combout  & ( (\p|pc [31] & !\sel[1]~input_o ) ) ) ) # ( !\sel[0]~input_o  & ( !\display_pc|Mux0~20_combout  & ( (\p|pc [15] & !\sel[1]~input_o ) ) ) )

	.dataa(!\p|pc [15]),
	.datab(!\p|pc [31]),
	.datac(!\sel[1]~input_o ),
	.datad(gnd),
	.datae(!\sel[0]~input_o ),
	.dataf(!\display_pc|Mux0~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux0~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux0~21 .extended_lut = "off";
defparam \display_pc|Mux0~21 .lut_mask = 64'h505030305F5F3F3F;
defparam \display_pc|Mux0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y11_N36
cyclonev_lcell_comb \display_pc|Mux0~22 (
// Equation(s):
// \display_pc|Mux0~22_combout  = ( \display_pc|Mux14~0_combout  & ( \ins_mem|memory~5_combout  & ( (\ins_mem|memory~2_combout  & !\display_pc|Mux14~1_combout ) ) ) ) # ( !\display_pc|Mux14~0_combout  & ( \ins_mem|memory~5_combout  & ( 
// (!\display_pc|Mux14~1_combout  & ((\display_pc|Mux0~21_combout ))) # (\display_pc|Mux14~1_combout  & (\ins_mem|memory~4_combout )) ) ) ) # ( \display_pc|Mux14~0_combout  & ( !\ins_mem|memory~5_combout  & ( (\ins_mem|memory~2_combout  & 
// !\display_pc|Mux14~1_combout ) ) ) ) # ( !\display_pc|Mux14~0_combout  & ( !\ins_mem|memory~5_combout  & ( (!\display_pc|Mux14~1_combout  & \display_pc|Mux0~21_combout ) ) ) )

	.dataa(!\ins_mem|memory~2_combout ),
	.datab(!\ins_mem|memory~4_combout ),
	.datac(!\display_pc|Mux14~1_combout ),
	.datad(!\display_pc|Mux0~21_combout ),
	.datae(!\display_pc|Mux14~0_combout ),
	.dataf(!\ins_mem|memory~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux0~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux0~22 .extended_lut = "off";
defparam \display_pc|Mux0~22 .lut_mask = 64'h00F0505003F35050;
defparam \display_pc|Mux0~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N54
cyclonev_lcell_comb \display_pc|Mux3~13 (
// Equation(s):
// \display_pc|Mux3~13_combout  = ( \mem_reg|registers[23][28]~q  & ( \mem_reg|registers[17][28]~q  & ( (!\address_register[2]~input_o  & (((!\address_register[1]~input_o ) # (\mem_reg|registers[19][28]~q )))) # (\address_register[2]~input_o  & 
// (((\address_register[1]~input_o )) # (\mem_reg|registers[21][28]~q ))) ) ) ) # ( !\mem_reg|registers[23][28]~q  & ( \mem_reg|registers[17][28]~q  & ( (!\address_register[2]~input_o  & (((!\address_register[1]~input_o ) # (\mem_reg|registers[19][28]~q )))) 
// # (\address_register[2]~input_o  & (\mem_reg|registers[21][28]~q  & ((!\address_register[1]~input_o )))) ) ) ) # ( \mem_reg|registers[23][28]~q  & ( !\mem_reg|registers[17][28]~q  & ( (!\address_register[2]~input_o  & (((\mem_reg|registers[19][28]~q  & 
// \address_register[1]~input_o )))) # (\address_register[2]~input_o  & (((\address_register[1]~input_o )) # (\mem_reg|registers[21][28]~q ))) ) ) ) # ( !\mem_reg|registers[23][28]~q  & ( !\mem_reg|registers[17][28]~q  & ( (!\address_register[2]~input_o  & 
// (((\mem_reg|registers[19][28]~q  & \address_register[1]~input_o )))) # (\address_register[2]~input_o  & (\mem_reg|registers[21][28]~q  & ((!\address_register[1]~input_o )))) ) ) )

	.dataa(!\address_register[2]~input_o ),
	.datab(!\mem_reg|registers[21][28]~q ),
	.datac(!\mem_reg|registers[19][28]~q ),
	.datad(!\address_register[1]~input_o ),
	.datae(!\mem_reg|registers[23][28]~q ),
	.dataf(!\mem_reg|registers[17][28]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux3~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux3~13 .extended_lut = "off";
defparam \display_pc|Mux3~13 .lut_mask = 64'h110A115FBB0ABB5F;
defparam \display_pc|Mux3~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N0
cyclonev_lcell_comb \display_pc|Mux3~11 (
// Equation(s):
// \display_pc|Mux3~11_combout  = ( \mem_reg|registers[23][12]~q  & ( \mem_reg|registers[21][12]~q  & ( ((!\address_register[1]~input_o  & (\mem_reg|registers[17][12]~q )) # (\address_register[1]~input_o  & ((\mem_reg|registers[19][12]~q )))) # 
// (\address_register[2]~input_o ) ) ) ) # ( !\mem_reg|registers[23][12]~q  & ( \mem_reg|registers[21][12]~q  & ( (!\address_register[2]~input_o  & ((!\address_register[1]~input_o  & (\mem_reg|registers[17][12]~q )) # (\address_register[1]~input_o  & 
// ((\mem_reg|registers[19][12]~q ))))) # (\address_register[2]~input_o  & (((!\address_register[1]~input_o )))) ) ) ) # ( \mem_reg|registers[23][12]~q  & ( !\mem_reg|registers[21][12]~q  & ( (!\address_register[2]~input_o  & ((!\address_register[1]~input_o  
// & (\mem_reg|registers[17][12]~q )) # (\address_register[1]~input_o  & ((\mem_reg|registers[19][12]~q ))))) # (\address_register[2]~input_o  & (((\address_register[1]~input_o )))) ) ) ) # ( !\mem_reg|registers[23][12]~q  & ( !\mem_reg|registers[21][12]~q  
// & ( (!\address_register[2]~input_o  & ((!\address_register[1]~input_o  & (\mem_reg|registers[17][12]~q )) # (\address_register[1]~input_o  & ((\mem_reg|registers[19][12]~q ))))) ) ) )

	.dataa(!\mem_reg|registers[17][12]~q ),
	.datab(!\mem_reg|registers[19][12]~q ),
	.datac(!\address_register[2]~input_o ),
	.datad(!\address_register[1]~input_o ),
	.datae(!\mem_reg|registers[23][12]~q ),
	.dataf(!\mem_reg|registers[21][12]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux3~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux3~11 .extended_lut = "off";
defparam \display_pc|Mux3~11 .lut_mask = 64'h5030503F5F305F3F;
defparam \display_pc|Mux3~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y12_N58
dffeas \mem_reg|registers[20][12]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux19~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[20][12]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[20][12]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_reg|registers[20][12]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y6_N48
cyclonev_lcell_comb \display_pc|Mux3~10 (
// Equation(s):
// \display_pc|Mux3~10_combout  = ( \mem_reg|registers[22][12]~q  & ( \mem_reg|registers[16][12]~q  & ( (!\address_register[2]~input_o  & ((!\address_register[1]~input_o ) # ((\mem_reg|registers[18][12]~q )))) # (\address_register[2]~input_o  & 
// (((\mem_reg|registers[20][12]~DUPLICATE_q )) # (\address_register[1]~input_o ))) ) ) ) # ( !\mem_reg|registers[22][12]~q  & ( \mem_reg|registers[16][12]~q  & ( (!\address_register[2]~input_o  & ((!\address_register[1]~input_o ) # 
// ((\mem_reg|registers[18][12]~q )))) # (\address_register[2]~input_o  & (!\address_register[1]~input_o  & (\mem_reg|registers[20][12]~DUPLICATE_q ))) ) ) ) # ( \mem_reg|registers[22][12]~q  & ( !\mem_reg|registers[16][12]~q  & ( 
// (!\address_register[2]~input_o  & (\address_register[1]~input_o  & ((\mem_reg|registers[18][12]~q )))) # (\address_register[2]~input_o  & (((\mem_reg|registers[20][12]~DUPLICATE_q )) # (\address_register[1]~input_o ))) ) ) ) # ( 
// !\mem_reg|registers[22][12]~q  & ( !\mem_reg|registers[16][12]~q  & ( (!\address_register[2]~input_o  & (\address_register[1]~input_o  & ((\mem_reg|registers[18][12]~q )))) # (\address_register[2]~input_o  & (!\address_register[1]~input_o  & 
// (\mem_reg|registers[20][12]~DUPLICATE_q ))) ) ) )

	.dataa(!\address_register[2]~input_o ),
	.datab(!\address_register[1]~input_o ),
	.datac(!\mem_reg|registers[20][12]~DUPLICATE_q ),
	.datad(!\mem_reg|registers[18][12]~q ),
	.datae(!\mem_reg|registers[22][12]~q ),
	.dataf(!\mem_reg|registers[16][12]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux3~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux3~10 .extended_lut = "off";
defparam \display_pc|Mux3~10 .lut_mask = 64'h042615378CAE9DBF;
defparam \display_pc|Mux3~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y5_N34
dffeas \mem_reg|registers[18][28]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_reg|registers[18][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[18][28]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[18][28]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_reg|registers[18][28]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y3_N42
cyclonev_lcell_comb \display_pc|Mux3~12 (
// Equation(s):
// \display_pc|Mux3~12_combout  = ( \mem_reg|registers[22][28]~q  & ( \mem_reg|registers[16][28]~q  & ( (!\address_register[1]~input_o  & ((!\address_register[2]~input_o ) # ((\mem_reg|registers[20][28]~q )))) # (\address_register[1]~input_o  & 
// (((\mem_reg|registers[18][28]~DUPLICATE_q )) # (\address_register[2]~input_o ))) ) ) ) # ( !\mem_reg|registers[22][28]~q  & ( \mem_reg|registers[16][28]~q  & ( (!\address_register[1]~input_o  & ((!\address_register[2]~input_o ) # 
// ((\mem_reg|registers[20][28]~q )))) # (\address_register[1]~input_o  & (!\address_register[2]~input_o  & (\mem_reg|registers[18][28]~DUPLICATE_q ))) ) ) ) # ( \mem_reg|registers[22][28]~q  & ( !\mem_reg|registers[16][28]~q  & ( 
// (!\address_register[1]~input_o  & (\address_register[2]~input_o  & ((\mem_reg|registers[20][28]~q )))) # (\address_register[1]~input_o  & (((\mem_reg|registers[18][28]~DUPLICATE_q )) # (\address_register[2]~input_o ))) ) ) ) # ( 
// !\mem_reg|registers[22][28]~q  & ( !\mem_reg|registers[16][28]~q  & ( (!\address_register[1]~input_o  & (\address_register[2]~input_o  & ((\mem_reg|registers[20][28]~q )))) # (\address_register[1]~input_o  & (!\address_register[2]~input_o  & 
// (\mem_reg|registers[18][28]~DUPLICATE_q ))) ) ) )

	.dataa(!\address_register[1]~input_o ),
	.datab(!\address_register[2]~input_o ),
	.datac(!\mem_reg|registers[18][28]~DUPLICATE_q ),
	.datad(!\mem_reg|registers[20][28]~q ),
	.datae(!\mem_reg|registers[22][28]~q ),
	.dataf(!\mem_reg|registers[16][28]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux3~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux3~12 .extended_lut = "off";
defparam \display_pc|Mux3~12 .lut_mask = 64'h042615378CAE9DBF;
defparam \display_pc|Mux3~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N36
cyclonev_lcell_comb \display_pc|Mux3~14 (
// Equation(s):
// \display_pc|Mux3~14_combout  = ( \sel[0]~input_o  & ( \display_pc|Mux3~12_combout  & ( (!\address_register[0]~input_o ) # (\display_pc|Mux3~13_combout ) ) ) ) # ( !\sel[0]~input_o  & ( \display_pc|Mux3~12_combout  & ( (!\address_register[0]~input_o  & 
// ((\display_pc|Mux3~10_combout ))) # (\address_register[0]~input_o  & (\display_pc|Mux3~11_combout )) ) ) ) # ( \sel[0]~input_o  & ( !\display_pc|Mux3~12_combout  & ( (\display_pc|Mux3~13_combout  & \address_register[0]~input_o ) ) ) ) # ( !\sel[0]~input_o 
//  & ( !\display_pc|Mux3~12_combout  & ( (!\address_register[0]~input_o  & ((\display_pc|Mux3~10_combout ))) # (\address_register[0]~input_o  & (\display_pc|Mux3~11_combout )) ) ) )

	.dataa(!\display_pc|Mux3~13_combout ),
	.datab(!\address_register[0]~input_o ),
	.datac(!\display_pc|Mux3~11_combout ),
	.datad(!\display_pc|Mux3~10_combout ),
	.datae(!\sel[0]~input_o ),
	.dataf(!\display_pc|Mux3~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux3~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux3~14 .extended_lut = "off";
defparam \display_pc|Mux3~14 .lut_mask = 64'h03CF111103CFDDDD;
defparam \display_pc|Mux3~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N21
cyclonev_lcell_comb \display_pc|Mux3~16 (
// Equation(s):
// \display_pc|Mux3~16_combout  = ( \mem_reg|registers[25][12]~q  & ( \address_register[2]~input_o  & ( (!\address_register[1]~input_o  & (\mem_reg|registers[29][12]~q )) # (\address_register[1]~input_o  & ((\mem_reg|registers[31][12]~q ))) ) ) ) # ( 
// !\mem_reg|registers[25][12]~q  & ( \address_register[2]~input_o  & ( (!\address_register[1]~input_o  & (\mem_reg|registers[29][12]~q )) # (\address_register[1]~input_o  & ((\mem_reg|registers[31][12]~q ))) ) ) ) # ( \mem_reg|registers[25][12]~q  & ( 
// !\address_register[2]~input_o  & ( (!\address_register[1]~input_o ) # (\mem_reg|registers[27][12]~q ) ) ) ) # ( !\mem_reg|registers[25][12]~q  & ( !\address_register[2]~input_o  & ( (\mem_reg|registers[27][12]~q  & \address_register[1]~input_o ) ) ) )

	.dataa(!\mem_reg|registers[27][12]~q ),
	.datab(!\mem_reg|registers[29][12]~q ),
	.datac(!\mem_reg|registers[31][12]~q ),
	.datad(!\address_register[1]~input_o ),
	.datae(!\mem_reg|registers[25][12]~q ),
	.dataf(!\address_register[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux3~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux3~16 .extended_lut = "off";
defparam \display_pc|Mux3~16 .lut_mask = 64'h0055FF55330F330F;
defparam \display_pc|Mux3~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y3_N30
cyclonev_lcell_comb \display_pc|Mux3~17 (
// Equation(s):
// \display_pc|Mux3~17_combout  = ( \mem_reg|registers[26][28]~q  & ( \mem_reg|registers[28][28]~q  & ( (!\address_register[1]~input_o  & (((\address_register[2]~input_o )) # (\mem_reg|registers[24][28]~q ))) # (\address_register[1]~input_o  & 
// (((!\address_register[2]~input_o ) # (\mem_reg|registers[30][28]~q )))) ) ) ) # ( !\mem_reg|registers[26][28]~q  & ( \mem_reg|registers[28][28]~q  & ( (!\address_register[1]~input_o  & (((\address_register[2]~input_o )) # (\mem_reg|registers[24][28]~q ))) 
// # (\address_register[1]~input_o  & (((\mem_reg|registers[30][28]~q  & \address_register[2]~input_o )))) ) ) ) # ( \mem_reg|registers[26][28]~q  & ( !\mem_reg|registers[28][28]~q  & ( (!\address_register[1]~input_o  & (\mem_reg|registers[24][28]~q  & 
// ((!\address_register[2]~input_o )))) # (\address_register[1]~input_o  & (((!\address_register[2]~input_o ) # (\mem_reg|registers[30][28]~q )))) ) ) ) # ( !\mem_reg|registers[26][28]~q  & ( !\mem_reg|registers[28][28]~q  & ( (!\address_register[1]~input_o  
// & (\mem_reg|registers[24][28]~q  & ((!\address_register[2]~input_o )))) # (\address_register[1]~input_o  & (((\mem_reg|registers[30][28]~q  & \address_register[2]~input_o )))) ) ) )

	.dataa(!\mem_reg|registers[24][28]~q ),
	.datab(!\mem_reg|registers[30][28]~q ),
	.datac(!\address_register[1]~input_o ),
	.datad(!\address_register[2]~input_o ),
	.datae(!\mem_reg|registers[26][28]~q ),
	.dataf(!\mem_reg|registers[28][28]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux3~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux3~17 .extended_lut = "off";
defparam \display_pc|Mux3~17 .lut_mask = 64'h50035F0350F35FF3;
defparam \display_pc|Mux3~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y6_N37
dffeas \mem_reg|registers[30][12]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux19~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[30][12]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[30][12]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_reg|registers[30][12]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y4_N24
cyclonev_lcell_comb \display_pc|Mux3~15 (
// Equation(s):
// \display_pc|Mux3~15_combout  = ( \mem_reg|registers[24][12]~q  & ( \mem_reg|registers[30][12]~DUPLICATE_q  & ( (!\address_register[2]~input_o  & (((!\address_register[1]~input_o ) # (\mem_reg|registers[26][12]~q )))) # (\address_register[2]~input_o  & 
// (((\address_register[1]~input_o )) # (\mem_reg|registers[28][12]~q ))) ) ) ) # ( !\mem_reg|registers[24][12]~q  & ( \mem_reg|registers[30][12]~DUPLICATE_q  & ( (!\address_register[2]~input_o  & (((\mem_reg|registers[26][12]~q  & 
// \address_register[1]~input_o )))) # (\address_register[2]~input_o  & (((\address_register[1]~input_o )) # (\mem_reg|registers[28][12]~q ))) ) ) ) # ( \mem_reg|registers[24][12]~q  & ( !\mem_reg|registers[30][12]~DUPLICATE_q  & ( 
// (!\address_register[2]~input_o  & (((!\address_register[1]~input_o ) # (\mem_reg|registers[26][12]~q )))) # (\address_register[2]~input_o  & (\mem_reg|registers[28][12]~q  & ((!\address_register[1]~input_o )))) ) ) ) # ( !\mem_reg|registers[24][12]~q  & ( 
// !\mem_reg|registers[30][12]~DUPLICATE_q  & ( (!\address_register[2]~input_o  & (((\mem_reg|registers[26][12]~q  & \address_register[1]~input_o )))) # (\address_register[2]~input_o  & (\mem_reg|registers[28][12]~q  & ((!\address_register[1]~input_o )))) ) 
// ) )

	.dataa(!\mem_reg|registers[28][12]~q ),
	.datab(!\mem_reg|registers[26][12]~q ),
	.datac(!\address_register[2]~input_o ),
	.datad(!\address_register[1]~input_o ),
	.datae(!\mem_reg|registers[24][12]~q ),
	.dataf(!\mem_reg|registers[30][12]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux3~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux3~15 .extended_lut = "off";
defparam \display_pc|Mux3~15 .lut_mask = 64'h0530F530053FF53F;
defparam \display_pc|Mux3~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y6_N14
dffeas \mem_reg|registers[27][28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux3~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[27][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[27][28] .is_wysiwyg = "true";
defparam \mem_reg|registers[27][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N6
cyclonev_lcell_comb \display_pc|Mux3~18 (
// Equation(s):
// \display_pc|Mux3~18_combout  = ( \mem_reg|registers[29][28]~q  & ( \mem_reg|registers[27][28]~q  & ( (!\address_register[1]~input_o  & (((\mem_reg|registers[25][28]~q ) # (\address_register[2]~input_o )))) # (\address_register[1]~input_o  & 
// (((!\address_register[2]~input_o )) # (\mem_reg|registers[31][28]~q ))) ) ) ) # ( !\mem_reg|registers[29][28]~q  & ( \mem_reg|registers[27][28]~q  & ( (!\address_register[1]~input_o  & (((!\address_register[2]~input_o  & \mem_reg|registers[25][28]~q )))) 
// # (\address_register[1]~input_o  & (((!\address_register[2]~input_o )) # (\mem_reg|registers[31][28]~q ))) ) ) ) # ( \mem_reg|registers[29][28]~q  & ( !\mem_reg|registers[27][28]~q  & ( (!\address_register[1]~input_o  & (((\mem_reg|registers[25][28]~q ) # 
// (\address_register[2]~input_o )))) # (\address_register[1]~input_o  & (\mem_reg|registers[31][28]~q  & (\address_register[2]~input_o ))) ) ) ) # ( !\mem_reg|registers[29][28]~q  & ( !\mem_reg|registers[27][28]~q  & ( (!\address_register[1]~input_o  & 
// (((!\address_register[2]~input_o  & \mem_reg|registers[25][28]~q )))) # (\address_register[1]~input_o  & (\mem_reg|registers[31][28]~q  & (\address_register[2]~input_o ))) ) ) )

	.dataa(!\mem_reg|registers[31][28]~q ),
	.datab(!\address_register[1]~input_o ),
	.datac(!\address_register[2]~input_o ),
	.datad(!\mem_reg|registers[25][28]~q ),
	.datae(!\mem_reg|registers[29][28]~q ),
	.dataf(!\mem_reg|registers[27][28]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux3~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux3~18 .extended_lut = "off";
defparam \display_pc|Mux3~18 .lut_mask = 64'h01C10DCD31F13DFD;
defparam \display_pc|Mux3~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N48
cyclonev_lcell_comb \display_pc|Mux3~19 (
// Equation(s):
// \display_pc|Mux3~19_combout  = ( \display_pc|Mux3~15_combout  & ( \display_pc|Mux3~18_combout  & ( (!\sel[0]~input_o  & (((!\address_register[0]~input_o )) # (\display_pc|Mux3~16_combout ))) # (\sel[0]~input_o  & (((\address_register[0]~input_o ) # 
// (\display_pc|Mux3~17_combout )))) ) ) ) # ( !\display_pc|Mux3~15_combout  & ( \display_pc|Mux3~18_combout  & ( (!\sel[0]~input_o  & (\display_pc|Mux3~16_combout  & ((\address_register[0]~input_o )))) # (\sel[0]~input_o  & (((\address_register[0]~input_o ) 
// # (\display_pc|Mux3~17_combout )))) ) ) ) # ( \display_pc|Mux3~15_combout  & ( !\display_pc|Mux3~18_combout  & ( (!\sel[0]~input_o  & (((!\address_register[0]~input_o )) # (\display_pc|Mux3~16_combout ))) # (\sel[0]~input_o  & 
// (((\display_pc|Mux3~17_combout  & !\address_register[0]~input_o )))) ) ) ) # ( !\display_pc|Mux3~15_combout  & ( !\display_pc|Mux3~18_combout  & ( (!\sel[0]~input_o  & (\display_pc|Mux3~16_combout  & ((\address_register[0]~input_o )))) # (\sel[0]~input_o  
// & (((\display_pc|Mux3~17_combout  & !\address_register[0]~input_o )))) ) ) )

	.dataa(!\sel[0]~input_o ),
	.datab(!\display_pc|Mux3~16_combout ),
	.datac(!\display_pc|Mux3~17_combout ),
	.datad(!\address_register[0]~input_o ),
	.datae(!\display_pc|Mux3~15_combout ),
	.dataf(!\display_pc|Mux3~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux3~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux3~19 .extended_lut = "off";
defparam \display_pc|Mux3~19 .lut_mask = 64'h0522AF220577AF77;
defparam \display_pc|Mux3~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y6_N0
cyclonev_lcell_comb \display_pc|Mux3~2 (
// Equation(s):
// \display_pc|Mux3~2_combout  = ( \address_register[0]~input_o  & ( \sel[0]~input_o  & ( \mem_reg|registers[3][28]~q  ) ) ) # ( !\address_register[0]~input_o  & ( \sel[0]~input_o  & ( \mem_reg|registers[2][28]~q  ) ) ) # ( \address_register[0]~input_o  & ( 
// !\sel[0]~input_o  & ( \mem_reg|registers[3][12]~q  ) ) ) # ( !\address_register[0]~input_o  & ( !\sel[0]~input_o  & ( \mem_reg|registers[2][12]~q  ) ) )

	.dataa(!\mem_reg|registers[2][28]~q ),
	.datab(!\mem_reg|registers[2][12]~q ),
	.datac(!\mem_reg|registers[3][12]~q ),
	.datad(!\mem_reg|registers[3][28]~q ),
	.datae(!\address_register[0]~input_o ),
	.dataf(!\sel[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux3~2 .extended_lut = "off";
defparam \display_pc|Mux3~2 .lut_mask = 64'h33330F0F555500FF;
defparam \display_pc|Mux3~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y7_N27
cyclonev_lcell_comb \display_pc|Mux3~1 (
// Equation(s):
// \display_pc|Mux3~1_combout  = ( \mem_reg|registers[5][12]~q  & ( \address_register[0]~input_o  & ( (!\sel[0]~input_o ) # (\mem_reg|registers[5][28]~q ) ) ) ) # ( !\mem_reg|registers[5][12]~q  & ( \address_register[0]~input_o  & ( (\sel[0]~input_o  & 
// \mem_reg|registers[5][28]~q ) ) ) ) # ( \mem_reg|registers[5][12]~q  & ( !\address_register[0]~input_o  & ( (!\sel[0]~input_o  & ((\mem_reg|registers[4][12]~q ))) # (\sel[0]~input_o  & (\mem_reg|registers[4][28]~q )) ) ) ) # ( !\mem_reg|registers[5][12]~q 
//  & ( !\address_register[0]~input_o  & ( (!\sel[0]~input_o  & ((\mem_reg|registers[4][12]~q ))) # (\sel[0]~input_o  & (\mem_reg|registers[4][28]~q )) ) ) )

	.dataa(!\mem_reg|registers[4][28]~q ),
	.datab(!\sel[0]~input_o ),
	.datac(!\mem_reg|registers[4][12]~q ),
	.datad(!\mem_reg|registers[5][28]~q ),
	.datae(!\mem_reg|registers[5][12]~q ),
	.dataf(!\address_register[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux3~1 .extended_lut = "off";
defparam \display_pc|Mux3~1 .lut_mask = 64'h1D1D1D1D0033CCFF;
defparam \display_pc|Mux3~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y12_N37
dffeas \mem_reg|registers[7][12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux19~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[7][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[7][12] .is_wysiwyg = "true";
defparam \mem_reg|registers[7][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y9_N55
dffeas \mem_reg|registers[7][28]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux3~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[7][28]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[7][28]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_reg|registers[7][28]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y11_N9
cyclonev_lcell_comb \display_pc|Mux3~3 (
// Equation(s):
// \display_pc|Mux3~3_combout  = ( \sel[0]~input_o  & ( \mem_reg|registers[6][28]~q  & ( (!\address_register[0]~input_o ) # (\mem_reg|registers[7][28]~DUPLICATE_q ) ) ) ) # ( !\sel[0]~input_o  & ( \mem_reg|registers[6][28]~q  & ( 
// (!\address_register[0]~input_o  & ((\mem_reg|registers[6][12]~q ))) # (\address_register[0]~input_o  & (\mem_reg|registers[7][12]~q )) ) ) ) # ( \sel[0]~input_o  & ( !\mem_reg|registers[6][28]~q  & ( (\address_register[0]~input_o  & 
// \mem_reg|registers[7][28]~DUPLICATE_q ) ) ) ) # ( !\sel[0]~input_o  & ( !\mem_reg|registers[6][28]~q  & ( (!\address_register[0]~input_o  & ((\mem_reg|registers[6][12]~q ))) # (\address_register[0]~input_o  & (\mem_reg|registers[7][12]~q )) ) ) )

	.dataa(!\mem_reg|registers[7][12]~q ),
	.datab(!\mem_reg|registers[6][12]~q ),
	.datac(!\address_register[0]~input_o ),
	.datad(!\mem_reg|registers[7][28]~DUPLICATE_q ),
	.datae(!\sel[0]~input_o ),
	.dataf(!\mem_reg|registers[6][28]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux3~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux3~3 .extended_lut = "off";
defparam \display_pc|Mux3~3 .lut_mask = 64'h3535000F3535F0FF;
defparam \display_pc|Mux3~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y6_N57
cyclonev_lcell_comb \display_pc|Mux3~0 (
// Equation(s):
// \display_pc|Mux3~0_combout  = (\address_register[0]~input_o  & ((!\sel[0]~input_o  & ((\mem_reg|registers[1][12]~q ))) # (\sel[0]~input_o  & (\mem_reg|registers[1][28]~q ))))

	.dataa(!\address_register[0]~input_o ),
	.datab(!\sel[0]~input_o ),
	.datac(!\mem_reg|registers[1][28]~q ),
	.datad(!\mem_reg|registers[1][12]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux3~0 .extended_lut = "off";
defparam \display_pc|Mux3~0 .lut_mask = 64'h0145014501450145;
defparam \display_pc|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y6_N24
cyclonev_lcell_comb \display_pc|Mux3~4 (
// Equation(s):
// \display_pc|Mux3~4_combout  = ( \address_register[2]~input_o  & ( \address_register[1]~input_o  & ( \display_pc|Mux3~3_combout  ) ) ) # ( !\address_register[2]~input_o  & ( \address_register[1]~input_o  & ( \display_pc|Mux3~2_combout  ) ) ) # ( 
// \address_register[2]~input_o  & ( !\address_register[1]~input_o  & ( \display_pc|Mux3~1_combout  ) ) ) # ( !\address_register[2]~input_o  & ( !\address_register[1]~input_o  & ( \display_pc|Mux3~0_combout  ) ) )

	.dataa(!\display_pc|Mux3~2_combout ),
	.datab(!\display_pc|Mux3~1_combout ),
	.datac(!\display_pc|Mux3~3_combout ),
	.datad(!\display_pc|Mux3~0_combout ),
	.datae(!\address_register[2]~input_o ),
	.dataf(!\address_register[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux3~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux3~4 .extended_lut = "off";
defparam \display_pc|Mux3~4 .lut_mask = 64'h00FF333355550F0F;
defparam \display_pc|Mux3~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y4_N18
cyclonev_lcell_comb \display_pc|Mux3~8 (
// Equation(s):
// \display_pc|Mux3~8_combout  = ( \mem_reg|registers[11][28]~q  & ( \mem_reg|registers[9][28]~q  & ( (!\address_register[2]~input_o ) # ((!\address_register[1]~input_o  & (\mem_reg|registers[13][28]~q )) # (\address_register[1]~input_o  & 
// ((\mem_reg|registers[15][28]~q )))) ) ) ) # ( !\mem_reg|registers[11][28]~q  & ( \mem_reg|registers[9][28]~q  & ( (!\address_register[1]~input_o  & (((!\address_register[2]~input_o )) # (\mem_reg|registers[13][28]~q ))) # (\address_register[1]~input_o  & 
// (((\address_register[2]~input_o  & \mem_reg|registers[15][28]~q )))) ) ) ) # ( \mem_reg|registers[11][28]~q  & ( !\mem_reg|registers[9][28]~q  & ( (!\address_register[1]~input_o  & (\mem_reg|registers[13][28]~q  & (\address_register[2]~input_o ))) # 
// (\address_register[1]~input_o  & (((!\address_register[2]~input_o ) # (\mem_reg|registers[15][28]~q )))) ) ) ) # ( !\mem_reg|registers[11][28]~q  & ( !\mem_reg|registers[9][28]~q  & ( (\address_register[2]~input_o  & ((!\address_register[1]~input_o  & 
// (\mem_reg|registers[13][28]~q )) # (\address_register[1]~input_o  & ((\mem_reg|registers[15][28]~q ))))) ) ) )

	.dataa(!\address_register[1]~input_o ),
	.datab(!\mem_reg|registers[13][28]~q ),
	.datac(!\address_register[2]~input_o ),
	.datad(!\mem_reg|registers[15][28]~q ),
	.datae(!\mem_reg|registers[11][28]~q ),
	.dataf(!\mem_reg|registers[9][28]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux3~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux3~8 .extended_lut = "off";
defparam \display_pc|Mux3~8 .lut_mask = 64'h02075257A2A7F2F7;
defparam \display_pc|Mux3~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y6_N18
cyclonev_lcell_comb \display_pc|Mux3~7 (
// Equation(s):
// \display_pc|Mux3~7_combout  = ( \mem_reg|registers[8][28]~q  & ( \address_register[1]~input_o  & ( (!\address_register[2]~input_o  & (\mem_reg|registers[10][28]~q )) # (\address_register[2]~input_o  & ((\mem_reg|registers[14][28]~DUPLICATE_q ))) ) ) ) # ( 
// !\mem_reg|registers[8][28]~q  & ( \address_register[1]~input_o  & ( (!\address_register[2]~input_o  & (\mem_reg|registers[10][28]~q )) # (\address_register[2]~input_o  & ((\mem_reg|registers[14][28]~DUPLICATE_q ))) ) ) ) # ( \mem_reg|registers[8][28]~q  & 
// ( !\address_register[1]~input_o  & ( (!\address_register[2]~input_o ) # (\mem_reg|registers[12][28]~q ) ) ) ) # ( !\mem_reg|registers[8][28]~q  & ( !\address_register[1]~input_o  & ( (\mem_reg|registers[12][28]~q  & \address_register[2]~input_o ) ) ) )

	.dataa(!\mem_reg|registers[10][28]~q ),
	.datab(!\mem_reg|registers[12][28]~q ),
	.datac(!\mem_reg|registers[14][28]~DUPLICATE_q ),
	.datad(!\address_register[2]~input_o ),
	.datae(!\mem_reg|registers[8][28]~q ),
	.dataf(!\address_register[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux3~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux3~7 .extended_lut = "off";
defparam \display_pc|Mux3~7 .lut_mask = 64'h0033FF33550F550F;
defparam \display_pc|Mux3~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N54
cyclonev_lcell_comb \display_pc|Mux3~5 (
// Equation(s):
// \display_pc|Mux3~5_combout  = ( \address_register[2]~input_o  & ( \mem_reg|registers[14][12]~q  & ( (\mem_reg|registers[12][12]~DUPLICATE_q ) # (\address_register[1]~input_o ) ) ) ) # ( !\address_register[2]~input_o  & ( \mem_reg|registers[14][12]~q  & ( 
// (!\address_register[1]~input_o  & (\mem_reg|registers[8][12]~q )) # (\address_register[1]~input_o  & ((\mem_reg|registers[10][12]~q ))) ) ) ) # ( \address_register[2]~input_o  & ( !\mem_reg|registers[14][12]~q  & ( (!\address_register[1]~input_o  & 
// \mem_reg|registers[12][12]~DUPLICATE_q ) ) ) ) # ( !\address_register[2]~input_o  & ( !\mem_reg|registers[14][12]~q  & ( (!\address_register[1]~input_o  & (\mem_reg|registers[8][12]~q )) # (\address_register[1]~input_o  & ((\mem_reg|registers[10][12]~q 
// ))) ) ) )

	.dataa(!\address_register[1]~input_o ),
	.datab(!\mem_reg|registers[8][12]~q ),
	.datac(!\mem_reg|registers[10][12]~q ),
	.datad(!\mem_reg|registers[12][12]~DUPLICATE_q ),
	.datae(!\address_register[2]~input_o ),
	.dataf(!\mem_reg|registers[14][12]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux3~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux3~5 .extended_lut = "off";
defparam \display_pc|Mux3~5 .lut_mask = 64'h272700AA272755FF;
defparam \display_pc|Mux3~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y12_N7
dffeas \mem_reg|registers[15][12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux19~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[15][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[15][12] .is_wysiwyg = "true";
defparam \mem_reg|registers[15][12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y12_N36
cyclonev_lcell_comb \display_pc|Mux3~6 (
// Equation(s):
// \display_pc|Mux3~6_combout  = ( \mem_reg|registers[11][12]~q  & ( \mem_reg|registers[9][12]~q  & ( (!\address_register[2]~input_o ) # ((!\address_register[1]~input_o  & (\mem_reg|registers[13][12]~q )) # (\address_register[1]~input_o  & 
// ((\mem_reg|registers[15][12]~q )))) ) ) ) # ( !\mem_reg|registers[11][12]~q  & ( \mem_reg|registers[9][12]~q  & ( (!\address_register[2]~input_o  & (((!\address_register[1]~input_o )))) # (\address_register[2]~input_o  & ((!\address_register[1]~input_o  & 
// (\mem_reg|registers[13][12]~q )) # (\address_register[1]~input_o  & ((\mem_reg|registers[15][12]~q ))))) ) ) ) # ( \mem_reg|registers[11][12]~q  & ( !\mem_reg|registers[9][12]~q  & ( (!\address_register[2]~input_o  & (((\address_register[1]~input_o )))) # 
// (\address_register[2]~input_o  & ((!\address_register[1]~input_o  & (\mem_reg|registers[13][12]~q )) # (\address_register[1]~input_o  & ((\mem_reg|registers[15][12]~q ))))) ) ) ) # ( !\mem_reg|registers[11][12]~q  & ( !\mem_reg|registers[9][12]~q  & ( 
// (\address_register[2]~input_o  & ((!\address_register[1]~input_o  & (\mem_reg|registers[13][12]~q )) # (\address_register[1]~input_o  & ((\mem_reg|registers[15][12]~q ))))) ) ) )

	.dataa(!\mem_reg|registers[13][12]~q ),
	.datab(!\mem_reg|registers[15][12]~q ),
	.datac(!\address_register[2]~input_o ),
	.datad(!\address_register[1]~input_o ),
	.datae(!\mem_reg|registers[11][12]~q ),
	.dataf(!\mem_reg|registers[9][12]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux3~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux3~6 .extended_lut = "off";
defparam \display_pc|Mux3~6 .lut_mask = 64'h050305F3F503F5F3;
defparam \display_pc|Mux3~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y4_N18
cyclonev_lcell_comb \display_pc|Mux3~9 (
// Equation(s):
// \display_pc|Mux3~9_combout  = ( \sel[0]~input_o  & ( \display_pc|Mux3~6_combout  & ( (!\address_register[0]~input_o  & ((\display_pc|Mux3~7_combout ))) # (\address_register[0]~input_o  & (\display_pc|Mux3~8_combout )) ) ) ) # ( !\sel[0]~input_o  & ( 
// \display_pc|Mux3~6_combout  & ( (\display_pc|Mux3~5_combout ) # (\address_register[0]~input_o ) ) ) ) # ( \sel[0]~input_o  & ( !\display_pc|Mux3~6_combout  & ( (!\address_register[0]~input_o  & ((\display_pc|Mux3~7_combout ))) # 
// (\address_register[0]~input_o  & (\display_pc|Mux3~8_combout )) ) ) ) # ( !\sel[0]~input_o  & ( !\display_pc|Mux3~6_combout  & ( (!\address_register[0]~input_o  & \display_pc|Mux3~5_combout ) ) ) )

	.dataa(!\display_pc|Mux3~8_combout ),
	.datab(!\address_register[0]~input_o ),
	.datac(!\display_pc|Mux3~7_combout ),
	.datad(!\display_pc|Mux3~5_combout ),
	.datae(!\sel[0]~input_o ),
	.dataf(!\display_pc|Mux3~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux3~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux3~9 .extended_lut = "off";
defparam \display_pc|Mux3~9 .lut_mask = 64'h00CC1D1D33FF1D1D;
defparam \display_pc|Mux3~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N24
cyclonev_lcell_comb \display_pc|Mux3~20 (
// Equation(s):
// \display_pc|Mux3~20_combout  = ( \display_pc|Mux3~9_combout  & ( \address_register[3]~input_o  & ( (!\address_register[4]~input_o ) # (\display_pc|Mux3~19_combout ) ) ) ) # ( !\display_pc|Mux3~9_combout  & ( \address_register[3]~input_o  & ( 
// (\display_pc|Mux3~19_combout  & \address_register[4]~input_o ) ) ) ) # ( \display_pc|Mux3~9_combout  & ( !\address_register[3]~input_o  & ( (!\address_register[4]~input_o  & ((\display_pc|Mux3~4_combout ))) # (\address_register[4]~input_o  & 
// (\display_pc|Mux3~14_combout )) ) ) ) # ( !\display_pc|Mux3~9_combout  & ( !\address_register[3]~input_o  & ( (!\address_register[4]~input_o  & ((\display_pc|Mux3~4_combout ))) # (\address_register[4]~input_o  & (\display_pc|Mux3~14_combout )) ) ) )

	.dataa(!\display_pc|Mux3~14_combout ),
	.datab(!\display_pc|Mux3~19_combout ),
	.datac(!\address_register[4]~input_o ),
	.datad(!\display_pc|Mux3~4_combout ),
	.datae(!\display_pc|Mux3~9_combout ),
	.dataf(!\address_register[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux3~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux3~20 .extended_lut = "off";
defparam \display_pc|Mux3~20 .lut_mask = 64'h05F505F50303F3F3;
defparam \display_pc|Mux3~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y13_N48
cyclonev_lcell_comb \display_pc|Mux3~23 (
// Equation(s):
// \display_pc|Mux3~23_combout  = ( \display_pc|Mux1~0_combout  & ( \p|pc[12]~DUPLICATE_q  & ( (!\display_pc|Mux3~21_combout ) # ((!\display_pc|Mux3~22_combout  & (\display_pc|Mux3~20_combout )) # (\display_pc|Mux3~22_combout  & ((\p|pc [28])))) ) ) ) # ( 
// !\display_pc|Mux1~0_combout  & ( \p|pc[12]~DUPLICATE_q  & ( (!\display_pc|Mux3~21_combout  & (((\display_pc|Mux3~22_combout )))) # (\display_pc|Mux3~21_combout  & ((!\display_pc|Mux3~22_combout  & (\display_pc|Mux3~20_combout )) # 
// (\display_pc|Mux3~22_combout  & ((\p|pc [28]))))) ) ) ) # ( \display_pc|Mux1~0_combout  & ( !\p|pc[12]~DUPLICATE_q  & ( (!\display_pc|Mux3~21_combout  & (((!\display_pc|Mux3~22_combout )))) # (\display_pc|Mux3~21_combout  & ((!\display_pc|Mux3~22_combout  
// & (\display_pc|Mux3~20_combout )) # (\display_pc|Mux3~22_combout  & ((\p|pc [28]))))) ) ) ) # ( !\display_pc|Mux1~0_combout  & ( !\p|pc[12]~DUPLICATE_q  & ( (\display_pc|Mux3~21_combout  & ((!\display_pc|Mux3~22_combout  & (\display_pc|Mux3~20_combout )) 
// # (\display_pc|Mux3~22_combout  & ((\p|pc [28]))))) ) ) )

	.dataa(!\display_pc|Mux3~20_combout ),
	.datab(!\display_pc|Mux3~21_combout ),
	.datac(!\display_pc|Mux3~22_combout ),
	.datad(!\p|pc [28]),
	.datae(!\display_pc|Mux1~0_combout ),
	.dataf(!\p|pc[12]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux3~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux3~23 .extended_lut = "off";
defparam \display_pc|Mux3~23 .lut_mask = 64'h1013D0D31C1FDCDF;
defparam \display_pc|Mux3~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y13_N0
cyclonev_lcell_comb \display_pc|display0|WideOr6~0 (
// Equation(s):
// \display_pc|display0|WideOr6~0_combout  = ( \display_pc|Mux3~23_combout  & ( (!\display_pc|Mux2~22_combout  & (!\display_pc|Mux1~22_combout  $ (\display_pc|Mux0~22_combout ))) # (\display_pc|Mux2~22_combout  & (!\display_pc|Mux1~22_combout  & 
// \display_pc|Mux0~22_combout )) ) ) # ( !\display_pc|Mux3~23_combout  & ( (!\display_pc|Mux2~22_combout  & (\display_pc|Mux1~22_combout  & !\display_pc|Mux0~22_combout )) ) )

	.dataa(!\display_pc|Mux2~22_combout ),
	.datab(!\display_pc|Mux1~22_combout ),
	.datac(!\display_pc|Mux0~22_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\display_pc|Mux3~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|display0|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|display0|WideOr6~0 .extended_lut = "off";
defparam \display_pc|display0|WideOr6~0 .lut_mask = 64'h2020202086868686;
defparam \display_pc|display0|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y13_N3
cyclonev_lcell_comb \display_pc|display0|WideOr5~0 (
// Equation(s):
// \display_pc|display0|WideOr5~0_combout  = ( \display_pc|Mux3~23_combout  & ( (!\display_pc|Mux2~22_combout  & (\display_pc|Mux1~22_combout  & !\display_pc|Mux0~22_combout )) # (\display_pc|Mux2~22_combout  & ((\display_pc|Mux0~22_combout ))) ) ) # ( 
// !\display_pc|Mux3~23_combout  & ( (\display_pc|Mux1~22_combout  & ((\display_pc|Mux0~22_combout ) # (\display_pc|Mux2~22_combout ))) ) )

	.dataa(!\display_pc|Mux2~22_combout ),
	.datab(!\display_pc|Mux1~22_combout ),
	.datac(gnd),
	.datad(!\display_pc|Mux0~22_combout ),
	.datae(gnd),
	.dataf(!\display_pc|Mux3~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|display0|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|display0|WideOr5~0 .extended_lut = "off";
defparam \display_pc|display0|WideOr5~0 .lut_mask = 64'h1133113322552255;
defparam \display_pc|display0|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y13_N42
cyclonev_lcell_comb \display_pc|display0|WideOr4~0 (
// Equation(s):
// \display_pc|display0|WideOr4~0_combout  = ( \display_pc|Mux3~23_combout  & ( (\display_pc|Mux2~22_combout  & (\display_pc|Mux1~22_combout  & \display_pc|Mux0~22_combout )) ) ) # ( !\display_pc|Mux3~23_combout  & ( (!\display_pc|Mux1~22_combout  & 
// (\display_pc|Mux2~22_combout  & !\display_pc|Mux0~22_combout )) # (\display_pc|Mux1~22_combout  & ((\display_pc|Mux0~22_combout ))) ) )

	.dataa(!\display_pc|Mux2~22_combout ),
	.datab(!\display_pc|Mux1~22_combout ),
	.datac(!\display_pc|Mux0~22_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\display_pc|Mux3~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|display0|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|display0|WideOr4~0 .extended_lut = "off";
defparam \display_pc|display0|WideOr4~0 .lut_mask = 64'h4343434301010101;
defparam \display_pc|display0|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y13_N45
cyclonev_lcell_comb \display_pc|display0|WideOr3~0 (
// Equation(s):
// \display_pc|display0|WideOr3~0_combout  = ( \display_pc|Mux3~23_combout  & ( (!\display_pc|Mux2~22_combout  & (!\display_pc|Mux1~22_combout  & !\display_pc|Mux0~22_combout )) # (\display_pc|Mux2~22_combout  & (\display_pc|Mux1~22_combout )) ) ) # ( 
// !\display_pc|Mux3~23_combout  & ( (!\display_pc|Mux2~22_combout  & (\display_pc|Mux1~22_combout  & !\display_pc|Mux0~22_combout )) # (\display_pc|Mux2~22_combout  & (!\display_pc|Mux1~22_combout  & \display_pc|Mux0~22_combout )) ) )

	.dataa(!\display_pc|Mux2~22_combout ),
	.datab(!\display_pc|Mux1~22_combout ),
	.datac(gnd),
	.datad(!\display_pc|Mux0~22_combout ),
	.datae(gnd),
	.dataf(!\display_pc|Mux3~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|display0|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|display0|WideOr3~0 .extended_lut = "off";
defparam \display_pc|display0|WideOr3~0 .lut_mask = 64'h2244224499119911;
defparam \display_pc|display0|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y13_N12
cyclonev_lcell_comb \display_pc|display0|WideOr2~0 (
// Equation(s):
// \display_pc|display0|WideOr2~0_combout  = ( \display_pc|Mux3~23_combout  & ( (!\display_pc|Mux0~22_combout ) # ((!\display_pc|Mux2~22_combout  & !\display_pc|Mux1~22_combout )) ) ) # ( !\display_pc|Mux3~23_combout  & ( (!\display_pc|Mux2~22_combout  & 
// (\display_pc|Mux1~22_combout  & !\display_pc|Mux0~22_combout )) ) )

	.dataa(!\display_pc|Mux2~22_combout ),
	.datab(!\display_pc|Mux1~22_combout ),
	.datac(!\display_pc|Mux0~22_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\display_pc|Mux3~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|display0|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|display0|WideOr2~0 .extended_lut = "off";
defparam \display_pc|display0|WideOr2~0 .lut_mask = 64'h20202020F8F8F8F8;
defparam \display_pc|display0|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y13_N15
cyclonev_lcell_comb \display_pc|display0|WideOr1~0 (
// Equation(s):
// \display_pc|display0|WideOr1~0_combout  = ( \display_pc|Mux3~23_combout  & ( !\display_pc|Mux0~22_combout  $ (((!\display_pc|Mux2~22_combout  & \display_pc|Mux1~22_combout ))) ) ) # ( !\display_pc|Mux3~23_combout  & ( (\display_pc|Mux2~22_combout  & 
// (!\display_pc|Mux1~22_combout  & !\display_pc|Mux0~22_combout )) ) )

	.dataa(!\display_pc|Mux2~22_combout ),
	.datab(!\display_pc|Mux1~22_combout ),
	.datac(gnd),
	.datad(!\display_pc|Mux0~22_combout ),
	.datae(gnd),
	.dataf(!\display_pc|Mux3~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|display0|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|display0|WideOr1~0 .extended_lut = "off";
defparam \display_pc|display0|WideOr1~0 .lut_mask = 64'h44004400DD22DD22;
defparam \display_pc|display0|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y13_N54
cyclonev_lcell_comb \display_pc|display0|WideOr0~0 (
// Equation(s):
// \display_pc|display0|WideOr0~0_combout  = ( \display_pc|Mux3~23_combout  & ( (!\display_pc|Mux1~22_combout  $ (!\display_pc|Mux2~22_combout )) # (\display_pc|Mux0~22_combout ) ) ) # ( !\display_pc|Mux3~23_combout  & ( (!\display_pc|Mux1~22_combout  $ 
// (!\display_pc|Mux0~22_combout )) # (\display_pc|Mux2~22_combout ) ) )

	.dataa(gnd),
	.datab(!\display_pc|Mux1~22_combout ),
	.datac(!\display_pc|Mux2~22_combout ),
	.datad(!\display_pc|Mux0~22_combout ),
	.datae(gnd),
	.dataf(!\display_pc|Mux3~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|display0|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|display0|WideOr0~0 .extended_lut = "off";
defparam \display_pc|display0|WideOr0~0 .lut_mask = 64'h3FCF3FCF3CFF3CFF;
defparam \display_pc|display0|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y9_N27
cyclonev_lcell_comb \display_pc|Mux6~17 (
// Equation(s):
// \display_pc|Mux6~17_combout  = ( \mem_reg|registers[25][25]~q  & ( \mem_reg|registers[28][25]~q  & ( (!\address_register[2]~input_o  & (((\mem_reg|registers[24][25]~q )) # (\address_register[0]~input_o ))) # (\address_register[2]~input_o  & 
// ((!\address_register[0]~input_o ) # ((\mem_reg|registers[29][25]~q )))) ) ) ) # ( !\mem_reg|registers[25][25]~q  & ( \mem_reg|registers[28][25]~q  & ( (!\address_register[2]~input_o  & (!\address_register[0]~input_o  & (\mem_reg|registers[24][25]~q ))) # 
// (\address_register[2]~input_o  & ((!\address_register[0]~input_o ) # ((\mem_reg|registers[29][25]~q )))) ) ) ) # ( \mem_reg|registers[25][25]~q  & ( !\mem_reg|registers[28][25]~q  & ( (!\address_register[2]~input_o  & (((\mem_reg|registers[24][25]~q )) # 
// (\address_register[0]~input_o ))) # (\address_register[2]~input_o  & (\address_register[0]~input_o  & ((\mem_reg|registers[29][25]~q )))) ) ) ) # ( !\mem_reg|registers[25][25]~q  & ( !\mem_reg|registers[28][25]~q  & ( (!\address_register[2]~input_o  & 
// (!\address_register[0]~input_o  & (\mem_reg|registers[24][25]~q ))) # (\address_register[2]~input_o  & (\address_register[0]~input_o  & ((\mem_reg|registers[29][25]~q )))) ) ) )

	.dataa(!\address_register[2]~input_o ),
	.datab(!\address_register[0]~input_o ),
	.datac(!\mem_reg|registers[24][25]~q ),
	.datad(!\mem_reg|registers[29][25]~q ),
	.datae(!\mem_reg|registers[25][25]~q ),
	.dataf(!\mem_reg|registers[28][25]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux6~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux6~17 .extended_lut = "off";
defparam \display_pc|Mux6~17 .lut_mask = 64'h08192A3B4C5D6E7F;
defparam \display_pc|Mux6~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y9_N42
cyclonev_lcell_comb \display_pc|Mux6~18 (
// Equation(s):
// \display_pc|Mux6~18_combout  = ( \mem_reg|registers[30][9]~q  & ( \mem_reg|registers[27][9]~q  & ( (!\address_register[0]~input_o  & (((\address_register[2]~input_o ) # (\mem_reg|registers[26][9]~q )))) # (\address_register[0]~input_o  & 
// (((!\address_register[2]~input_o )) # (\mem_reg|registers[31][9]~q ))) ) ) ) # ( !\mem_reg|registers[30][9]~q  & ( \mem_reg|registers[27][9]~q  & ( (!\address_register[0]~input_o  & (((\mem_reg|registers[26][9]~q  & !\address_register[2]~input_o )))) # 
// (\address_register[0]~input_o  & (((!\address_register[2]~input_o )) # (\mem_reg|registers[31][9]~q ))) ) ) ) # ( \mem_reg|registers[30][9]~q  & ( !\mem_reg|registers[27][9]~q  & ( (!\address_register[0]~input_o  & (((\address_register[2]~input_o ) # 
// (\mem_reg|registers[26][9]~q )))) # (\address_register[0]~input_o  & (\mem_reg|registers[31][9]~q  & ((\address_register[2]~input_o )))) ) ) ) # ( !\mem_reg|registers[30][9]~q  & ( !\mem_reg|registers[27][9]~q  & ( (!\address_register[0]~input_o  & 
// (((\mem_reg|registers[26][9]~q  & !\address_register[2]~input_o )))) # (\address_register[0]~input_o  & (\mem_reg|registers[31][9]~q  & ((\address_register[2]~input_o )))) ) ) )

	.dataa(!\address_register[0]~input_o ),
	.datab(!\mem_reg|registers[31][9]~q ),
	.datac(!\mem_reg|registers[26][9]~q ),
	.datad(!\address_register[2]~input_o ),
	.datae(!\mem_reg|registers[30][9]~q ),
	.dataf(!\mem_reg|registers[27][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux6~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux6~18 .extended_lut = "off";
defparam \display_pc|Mux6~18 .lut_mask = 64'h0A110ABB5F115FBB;
defparam \display_pc|Mux6~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y8_N43
dffeas \mem_reg|registers[26][25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux6~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[26][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[26][25] .is_wysiwyg = "true";
defparam \mem_reg|registers[26][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y7_N24
cyclonev_lcell_comb \display_pc|Mux6~19 (
// Equation(s):
// \display_pc|Mux6~19_combout  = ( \address_register[2]~input_o  & ( \address_register[0]~input_o  & ( \mem_reg|registers[31][25]~q  ) ) ) # ( !\address_register[2]~input_o  & ( \address_register[0]~input_o  & ( \mem_reg|registers[27][25]~q  ) ) ) # ( 
// \address_register[2]~input_o  & ( !\address_register[0]~input_o  & ( \mem_reg|registers[30][25]~q  ) ) ) # ( !\address_register[2]~input_o  & ( !\address_register[0]~input_o  & ( \mem_reg|registers[26][25]~q  ) ) )

	.dataa(!\mem_reg|registers[30][25]~q ),
	.datab(!\mem_reg|registers[31][25]~q ),
	.datac(!\mem_reg|registers[26][25]~q ),
	.datad(!\mem_reg|registers[27][25]~q ),
	.datae(!\address_register[2]~input_o ),
	.dataf(!\address_register[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux6~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux6~19 .extended_lut = "off";
defparam \display_pc|Mux6~19 .lut_mask = 64'h0F0F555500FF3333;
defparam \display_pc|Mux6~19 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y10_N42
cyclonev_lcell_comb \display_pc|Mux6~16 (
// Equation(s):
// \display_pc|Mux6~16_combout  = ( \mem_reg|registers[25][9]~q  & ( \address_register[2]~input_o  & ( (!\address_register[0]~input_o  & (\mem_reg|registers[28][9]~q )) # (\address_register[0]~input_o  & ((\mem_reg|registers[29][9]~q ))) ) ) ) # ( 
// !\mem_reg|registers[25][9]~q  & ( \address_register[2]~input_o  & ( (!\address_register[0]~input_o  & (\mem_reg|registers[28][9]~q )) # (\address_register[0]~input_o  & ((\mem_reg|registers[29][9]~q ))) ) ) ) # ( \mem_reg|registers[25][9]~q  & ( 
// !\address_register[2]~input_o  & ( (\mem_reg|registers[24][9]~q ) # (\address_register[0]~input_o ) ) ) ) # ( !\mem_reg|registers[25][9]~q  & ( !\address_register[2]~input_o  & ( (!\address_register[0]~input_o  & \mem_reg|registers[24][9]~q ) ) ) )

	.dataa(!\address_register[0]~input_o ),
	.datab(!\mem_reg|registers[24][9]~q ),
	.datac(!\mem_reg|registers[28][9]~q ),
	.datad(!\mem_reg|registers[29][9]~q ),
	.datae(!\mem_reg|registers[25][9]~q ),
	.dataf(!\address_register[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux6~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux6~16 .extended_lut = "off";
defparam \display_pc|Mux6~16 .lut_mask = 64'h222277770A5F0A5F;
defparam \display_pc|Mux6~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y9_N30
cyclonev_lcell_comb \display_pc|Mux6~20 (
// Equation(s):
// \display_pc|Mux6~20_combout  = ( \sel[0]~input_o  & ( \address_register[1]~input_o  & ( \display_pc|Mux6~19_combout  ) ) ) # ( !\sel[0]~input_o  & ( \address_register[1]~input_o  & ( \display_pc|Mux6~18_combout  ) ) ) # ( \sel[0]~input_o  & ( 
// !\address_register[1]~input_o  & ( \display_pc|Mux6~17_combout  ) ) ) # ( !\sel[0]~input_o  & ( !\address_register[1]~input_o  & ( \display_pc|Mux6~16_combout  ) ) )

	.dataa(!\display_pc|Mux6~17_combout ),
	.datab(!\display_pc|Mux6~18_combout ),
	.datac(!\display_pc|Mux6~19_combout ),
	.datad(!\display_pc|Mux6~16_combout ),
	.datae(!\sel[0]~input_o ),
	.dataf(!\address_register[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux6~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux6~20 .extended_lut = "off";
defparam \display_pc|Mux6~20 .lut_mask = 64'h00FF555533330F0F;
defparam \display_pc|Mux6~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y10_N48
cyclonev_lcell_comb \display_pc|Mux6~11 (
// Equation(s):
// \display_pc|Mux6~11_combout  = ( \mem_reg|registers[22][9]~q  & ( \mem_reg|registers[16][9]~q  & ( (!\address_register[1]~input_o  & (((!\address_register[2]~input_o )) # (\mem_reg|registers[20][9]~q ))) # (\address_register[1]~input_o  & 
// (((\address_register[2]~input_o ) # (\mem_reg|registers[18][9]~q )))) ) ) ) # ( !\mem_reg|registers[22][9]~q  & ( \mem_reg|registers[16][9]~q  & ( (!\address_register[1]~input_o  & (((!\address_register[2]~input_o )) # (\mem_reg|registers[20][9]~q ))) # 
// (\address_register[1]~input_o  & (((\mem_reg|registers[18][9]~q  & !\address_register[2]~input_o )))) ) ) ) # ( \mem_reg|registers[22][9]~q  & ( !\mem_reg|registers[16][9]~q  & ( (!\address_register[1]~input_o  & (\mem_reg|registers[20][9]~q  & 
// ((\address_register[2]~input_o )))) # (\address_register[1]~input_o  & (((\address_register[2]~input_o ) # (\mem_reg|registers[18][9]~q )))) ) ) ) # ( !\mem_reg|registers[22][9]~q  & ( !\mem_reg|registers[16][9]~q  & ( (!\address_register[1]~input_o  & 
// (\mem_reg|registers[20][9]~q  & ((\address_register[2]~input_o )))) # (\address_register[1]~input_o  & (((\mem_reg|registers[18][9]~q  & !\address_register[2]~input_o )))) ) ) )

	.dataa(!\mem_reg|registers[20][9]~q ),
	.datab(!\mem_reg|registers[18][9]~q ),
	.datac(!\address_register[1]~input_o ),
	.datad(!\address_register[2]~input_o ),
	.datae(!\mem_reg|registers[22][9]~q ),
	.dataf(!\mem_reg|registers[16][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux6~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux6~11 .extended_lut = "off";
defparam \display_pc|Mux6~11 .lut_mask = 64'h0350035FF350F35F;
defparam \display_pc|Mux6~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y7_N38
dffeas \mem_reg|registers[19][25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_reg|registers[19][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[19][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[19][25] .is_wysiwyg = "true";
defparam \mem_reg|registers[19][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y9_N36
cyclonev_lcell_comb \display_pc|Mux6~14 (
// Equation(s):
// \display_pc|Mux6~14_combout  = ( \address_register[2]~input_o  & ( \mem_reg|registers[17][25]~q  & ( (!\address_register[1]~input_o  & ((\mem_reg|registers[21][25]~q ))) # (\address_register[1]~input_o  & (\mem_reg|registers[23][25]~q )) ) ) ) # ( 
// !\address_register[2]~input_o  & ( \mem_reg|registers[17][25]~q  & ( (!\address_register[1]~input_o ) # (\mem_reg|registers[19][25]~q ) ) ) ) # ( \address_register[2]~input_o  & ( !\mem_reg|registers[17][25]~q  & ( (!\address_register[1]~input_o  & 
// ((\mem_reg|registers[21][25]~q ))) # (\address_register[1]~input_o  & (\mem_reg|registers[23][25]~q )) ) ) ) # ( !\address_register[2]~input_o  & ( !\mem_reg|registers[17][25]~q  & ( (\address_register[1]~input_o  & \mem_reg|registers[19][25]~q ) ) ) )

	.dataa(!\address_register[1]~input_o ),
	.datab(!\mem_reg|registers[23][25]~q ),
	.datac(!\mem_reg|registers[21][25]~q ),
	.datad(!\mem_reg|registers[19][25]~q ),
	.datae(!\address_register[2]~input_o ),
	.dataf(!\mem_reg|registers[17][25]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux6~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux6~14 .extended_lut = "off";
defparam \display_pc|Mux6~14 .lut_mask = 64'h00551B1BAAFF1B1B;
defparam \display_pc|Mux6~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y10_N6
cyclonev_lcell_comb \display_pc|Mux6~13 (
// Equation(s):
// \display_pc|Mux6~13_combout  = ( \mem_reg|registers[22][25]~q  & ( \mem_reg|registers[18][25]~q  & ( ((!\address_register[2]~input_o  & (\mem_reg|registers[16][25]~q )) # (\address_register[2]~input_o  & ((\mem_reg|registers[20][25]~q )))) # 
// (\address_register[1]~input_o ) ) ) ) # ( !\mem_reg|registers[22][25]~q  & ( \mem_reg|registers[18][25]~q  & ( (!\address_register[2]~input_o  & (((\address_register[1]~input_o )) # (\mem_reg|registers[16][25]~q ))) # (\address_register[2]~input_o  & 
// (((!\address_register[1]~input_o  & \mem_reg|registers[20][25]~q )))) ) ) ) # ( \mem_reg|registers[22][25]~q  & ( !\mem_reg|registers[18][25]~q  & ( (!\address_register[2]~input_o  & (\mem_reg|registers[16][25]~q  & (!\address_register[1]~input_o ))) # 
// (\address_register[2]~input_o  & (((\mem_reg|registers[20][25]~q ) # (\address_register[1]~input_o )))) ) ) ) # ( !\mem_reg|registers[22][25]~q  & ( !\mem_reg|registers[18][25]~q  & ( (!\address_register[1]~input_o  & ((!\address_register[2]~input_o  & 
// (\mem_reg|registers[16][25]~q )) # (\address_register[2]~input_o  & ((\mem_reg|registers[20][25]~q ))))) ) ) )

	.dataa(!\mem_reg|registers[16][25]~q ),
	.datab(!\address_register[2]~input_o ),
	.datac(!\address_register[1]~input_o ),
	.datad(!\mem_reg|registers[20][25]~q ),
	.datae(!\mem_reg|registers[22][25]~q ),
	.dataf(!\mem_reg|registers[18][25]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux6~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux6~13 .extended_lut = "off";
defparam \display_pc|Mux6~13 .lut_mask = 64'h407043734C7C4F7F;
defparam \display_pc|Mux6~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y11_N24
cyclonev_lcell_comb \display_pc|Mux6~12 (
// Equation(s):
// \display_pc|Mux6~12_combout  = ( \mem_reg|registers[23][9]~q  & ( \mem_reg|registers[21][9]~q  & ( ((!\address_register[1]~input_o  & ((\mem_reg|registers[17][9]~q ))) # (\address_register[1]~input_o  & (\mem_reg|registers[19][9]~q ))) # 
// (\address_register[2]~input_o ) ) ) ) # ( !\mem_reg|registers[23][9]~q  & ( \mem_reg|registers[21][9]~q  & ( (!\address_register[2]~input_o  & ((!\address_register[1]~input_o  & ((\mem_reg|registers[17][9]~q ))) # (\address_register[1]~input_o  & 
// (\mem_reg|registers[19][9]~q )))) # (\address_register[2]~input_o  & (((!\address_register[1]~input_o )))) ) ) ) # ( \mem_reg|registers[23][9]~q  & ( !\mem_reg|registers[21][9]~q  & ( (!\address_register[2]~input_o  & ((!\address_register[1]~input_o  & 
// ((\mem_reg|registers[17][9]~q ))) # (\address_register[1]~input_o  & (\mem_reg|registers[19][9]~q )))) # (\address_register[2]~input_o  & (((\address_register[1]~input_o )))) ) ) ) # ( !\mem_reg|registers[23][9]~q  & ( !\mem_reg|registers[21][9]~q  & ( 
// (!\address_register[2]~input_o  & ((!\address_register[1]~input_o  & ((\mem_reg|registers[17][9]~q ))) # (\address_register[1]~input_o  & (\mem_reg|registers[19][9]~q )))) ) ) )

	.dataa(!\mem_reg|registers[19][9]~q ),
	.datab(!\mem_reg|registers[17][9]~q ),
	.datac(!\address_register[2]~input_o ),
	.datad(!\address_register[1]~input_o ),
	.datae(!\mem_reg|registers[23][9]~q ),
	.dataf(!\mem_reg|registers[21][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux6~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux6~12 .extended_lut = "off";
defparam \display_pc|Mux6~12 .lut_mask = 64'h3050305F3F503F5F;
defparam \display_pc|Mux6~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y11_N42
cyclonev_lcell_comb \display_pc|Mux6~15 (
// Equation(s):
// \display_pc|Mux6~15_combout  = ( \display_pc|Mux6~12_combout  & ( \sel[0]~input_o  & ( (!\address_register[0]~input_o  & ((\display_pc|Mux6~13_combout ))) # (\address_register[0]~input_o  & (\display_pc|Mux6~14_combout )) ) ) ) # ( 
// !\display_pc|Mux6~12_combout  & ( \sel[0]~input_o  & ( (!\address_register[0]~input_o  & ((\display_pc|Mux6~13_combout ))) # (\address_register[0]~input_o  & (\display_pc|Mux6~14_combout )) ) ) ) # ( \display_pc|Mux6~12_combout  & ( !\sel[0]~input_o  & ( 
// (\address_register[0]~input_o ) # (\display_pc|Mux6~11_combout ) ) ) ) # ( !\display_pc|Mux6~12_combout  & ( !\sel[0]~input_o  & ( (\display_pc|Mux6~11_combout  & !\address_register[0]~input_o ) ) ) )

	.dataa(!\display_pc|Mux6~11_combout ),
	.datab(!\address_register[0]~input_o ),
	.datac(!\display_pc|Mux6~14_combout ),
	.datad(!\display_pc|Mux6~13_combout ),
	.datae(!\display_pc|Mux6~12_combout ),
	.dataf(!\sel[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux6~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux6~15 .extended_lut = "off";
defparam \display_pc|Mux6~15 .lut_mask = 64'h4444777703CF03CF;
defparam \display_pc|Mux6~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y7_N45
cyclonev_lcell_comb \display_pc|Mux6~9 (
// Equation(s):
// \display_pc|Mux6~9_combout  = ( \mem_reg|registers[15][25]~q  & ( \mem_reg|registers[14][25]~q  & ( ((!\address_register[0]~input_o  & (\mem_reg|registers[12][25]~q )) # (\address_register[0]~input_o  & ((\mem_reg|registers[13][25]~DUPLICATE_q )))) # 
// (\address_register[1]~input_o ) ) ) ) # ( !\mem_reg|registers[15][25]~q  & ( \mem_reg|registers[14][25]~q  & ( (!\address_register[1]~input_o  & ((!\address_register[0]~input_o  & (\mem_reg|registers[12][25]~q )) # (\address_register[0]~input_o  & 
// ((\mem_reg|registers[13][25]~DUPLICATE_q ))))) # (\address_register[1]~input_o  & (((!\address_register[0]~input_o )))) ) ) ) # ( \mem_reg|registers[15][25]~q  & ( !\mem_reg|registers[14][25]~q  & ( (!\address_register[1]~input_o  & 
// ((!\address_register[0]~input_o  & (\mem_reg|registers[12][25]~q )) # (\address_register[0]~input_o  & ((\mem_reg|registers[13][25]~DUPLICATE_q ))))) # (\address_register[1]~input_o  & (((\address_register[0]~input_o )))) ) ) ) # ( 
// !\mem_reg|registers[15][25]~q  & ( !\mem_reg|registers[14][25]~q  & ( (!\address_register[1]~input_o  & ((!\address_register[0]~input_o  & (\mem_reg|registers[12][25]~q )) # (\address_register[0]~input_o  & ((\mem_reg|registers[13][25]~DUPLICATE_q ))))) ) 
// ) )

	.dataa(!\mem_reg|registers[12][25]~q ),
	.datab(!\mem_reg|registers[13][25]~DUPLICATE_q ),
	.datac(!\address_register[1]~input_o ),
	.datad(!\address_register[0]~input_o ),
	.datae(!\mem_reg|registers[15][25]~q ),
	.dataf(!\mem_reg|registers[14][25]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux6~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux6~9 .extended_lut = "off";
defparam \display_pc|Mux6~9 .lut_mask = 64'h5030503F5F305F3F;
defparam \display_pc|Mux6~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y12_N54
cyclonev_lcell_comb \display_pc|Mux6~6 (
// Equation(s):
// \display_pc|Mux6~6_combout  = ( \address_register[0]~input_o  & ( \mem_reg|registers[11][9]~q  & ( (\address_register[1]~input_o ) # (\mem_reg|registers[9][9]~q ) ) ) ) # ( !\address_register[0]~input_o  & ( \mem_reg|registers[11][9]~q  & ( 
// (!\address_register[1]~input_o  & (\mem_reg|registers[8][9]~q )) # (\address_register[1]~input_o  & ((\mem_reg|registers[10][9]~q ))) ) ) ) # ( \address_register[0]~input_o  & ( !\mem_reg|registers[11][9]~q  & ( (\mem_reg|registers[9][9]~q  & 
// !\address_register[1]~input_o ) ) ) ) # ( !\address_register[0]~input_o  & ( !\mem_reg|registers[11][9]~q  & ( (!\address_register[1]~input_o  & (\mem_reg|registers[8][9]~q )) # (\address_register[1]~input_o  & ((\mem_reg|registers[10][9]~q ))) ) ) )

	.dataa(!\mem_reg|registers[8][9]~q ),
	.datab(!\mem_reg|registers[9][9]~q ),
	.datac(!\mem_reg|registers[10][9]~q ),
	.datad(!\address_register[1]~input_o ),
	.datae(!\address_register[0]~input_o ),
	.dataf(!\mem_reg|registers[11][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux6~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux6~6 .extended_lut = "off";
defparam \display_pc|Mux6~6 .lut_mask = 64'h550F3300550F33FF;
defparam \display_pc|Mux6~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y12_N21
cyclonev_lcell_comb \display_pc|Mux6~7 (
// Equation(s):
// \display_pc|Mux6~7_combout  = ( \address_register[0]~input_o  & ( \address_register[1]~input_o  & ( \mem_reg|registers[15][9]~q  ) ) ) # ( !\address_register[0]~input_o  & ( \address_register[1]~input_o  & ( \mem_reg|registers[14][9]~q  ) ) ) # ( 
// \address_register[0]~input_o  & ( !\address_register[1]~input_o  & ( \mem_reg|registers[13][9]~DUPLICATE_q  ) ) ) # ( !\address_register[0]~input_o  & ( !\address_register[1]~input_o  & ( \mem_reg|registers[12][9]~q  ) ) )

	.dataa(!\mem_reg|registers[12][9]~q ),
	.datab(!\mem_reg|registers[15][9]~q ),
	.datac(!\mem_reg|registers[13][9]~DUPLICATE_q ),
	.datad(!\mem_reg|registers[14][9]~q ),
	.datae(!\address_register[0]~input_o ),
	.dataf(!\address_register[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux6~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux6~7 .extended_lut = "off";
defparam \display_pc|Mux6~7 .lut_mask = 64'h55550F0F00FF3333;
defparam \display_pc|Mux6~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y7_N48
cyclonev_lcell_comb \display_pc|Mux6~8 (
// Equation(s):
// \display_pc|Mux6~8_combout  = ( \mem_reg|registers[8][25]~q  & ( \mem_reg|registers[11][25]~q  & ( (!\address_register[1]~input_o  & (((!\address_register[0]~input_o )) # (\mem_reg|registers[9][25]~q ))) # (\address_register[1]~input_o  & 
// (((\address_register[0]~input_o ) # (\mem_reg|registers[10][25]~DUPLICATE_q )))) ) ) ) # ( !\mem_reg|registers[8][25]~q  & ( \mem_reg|registers[11][25]~q  & ( (!\address_register[1]~input_o  & (\mem_reg|registers[9][25]~q  & ((\address_register[0]~input_o 
// )))) # (\address_register[1]~input_o  & (((\address_register[0]~input_o ) # (\mem_reg|registers[10][25]~DUPLICATE_q )))) ) ) ) # ( \mem_reg|registers[8][25]~q  & ( !\mem_reg|registers[11][25]~q  & ( (!\address_register[1]~input_o  & 
// (((!\address_register[0]~input_o )) # (\mem_reg|registers[9][25]~q ))) # (\address_register[1]~input_o  & (((\mem_reg|registers[10][25]~DUPLICATE_q  & !\address_register[0]~input_o )))) ) ) ) # ( !\mem_reg|registers[8][25]~q  & ( 
// !\mem_reg|registers[11][25]~q  & ( (!\address_register[1]~input_o  & (\mem_reg|registers[9][25]~q  & ((\address_register[0]~input_o )))) # (\address_register[1]~input_o  & (((\mem_reg|registers[10][25]~DUPLICATE_q  & !\address_register[0]~input_o )))) ) ) 
// )

	.dataa(!\address_register[1]~input_o ),
	.datab(!\mem_reg|registers[9][25]~q ),
	.datac(!\mem_reg|registers[10][25]~DUPLICATE_q ),
	.datad(!\address_register[0]~input_o ),
	.datae(!\mem_reg|registers[8][25]~q ),
	.dataf(!\mem_reg|registers[11][25]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux6~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux6~8 .extended_lut = "off";
defparam \display_pc|Mux6~8 .lut_mask = 64'h0522AF220577AF77;
defparam \display_pc|Mux6~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y7_N48
cyclonev_lcell_comb \display_pc|Mux6~10 (
// Equation(s):
// \display_pc|Mux6~10_combout  = ( \display_pc|Mux6~8_combout  & ( \address_register[2]~input_o  & ( (!\sel[0]~input_o  & ((\display_pc|Mux6~7_combout ))) # (\sel[0]~input_o  & (\display_pc|Mux6~9_combout )) ) ) ) # ( !\display_pc|Mux6~8_combout  & ( 
// \address_register[2]~input_o  & ( (!\sel[0]~input_o  & ((\display_pc|Mux6~7_combout ))) # (\sel[0]~input_o  & (\display_pc|Mux6~9_combout )) ) ) ) # ( \display_pc|Mux6~8_combout  & ( !\address_register[2]~input_o  & ( (\display_pc|Mux6~6_combout ) # 
// (\sel[0]~input_o ) ) ) ) # ( !\display_pc|Mux6~8_combout  & ( !\address_register[2]~input_o  & ( (!\sel[0]~input_o  & \display_pc|Mux6~6_combout ) ) ) )

	.dataa(!\sel[0]~input_o ),
	.datab(!\display_pc|Mux6~9_combout ),
	.datac(!\display_pc|Mux6~6_combout ),
	.datad(!\display_pc|Mux6~7_combout ),
	.datae(!\display_pc|Mux6~8_combout ),
	.dataf(!\address_register[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux6~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux6~10 .extended_lut = "off";
defparam \display_pc|Mux6~10 .lut_mask = 64'h0A0A5F5F11BB11BB;
defparam \display_pc|Mux6~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y7_N9
cyclonev_lcell_comb \display_pc|Mux6~3 (
// Equation(s):
// \display_pc|Mux6~3_combout  = ( \mem_reg|registers[3][25]~q  & ( \mem_reg|registers[2][9]~DUPLICATE_q  & ( (!\sel[0]~input_o  & (((!\address_register[0]~input_o ) # (\mem_reg|registers[3][9]~q )))) # (\sel[0]~input_o  & (((\address_register[0]~input_o )) 
// # (\mem_reg|registers[2][25]~q ))) ) ) ) # ( !\mem_reg|registers[3][25]~q  & ( \mem_reg|registers[2][9]~DUPLICATE_q  & ( (!\sel[0]~input_o  & (((!\address_register[0]~input_o ) # (\mem_reg|registers[3][9]~q )))) # (\sel[0]~input_o  & 
// (\mem_reg|registers[2][25]~q  & ((!\address_register[0]~input_o )))) ) ) ) # ( \mem_reg|registers[3][25]~q  & ( !\mem_reg|registers[2][9]~DUPLICATE_q  & ( (!\sel[0]~input_o  & (((\mem_reg|registers[3][9]~q  & \address_register[0]~input_o )))) # 
// (\sel[0]~input_o  & (((\address_register[0]~input_o )) # (\mem_reg|registers[2][25]~q ))) ) ) ) # ( !\mem_reg|registers[3][25]~q  & ( !\mem_reg|registers[2][9]~DUPLICATE_q  & ( (!\sel[0]~input_o  & (((\mem_reg|registers[3][9]~q  & 
// \address_register[0]~input_o )))) # (\sel[0]~input_o  & (\mem_reg|registers[2][25]~q  & ((!\address_register[0]~input_o )))) ) ) )

	.dataa(!\sel[0]~input_o ),
	.datab(!\mem_reg|registers[2][25]~q ),
	.datac(!\mem_reg|registers[3][9]~q ),
	.datad(!\address_register[0]~input_o ),
	.datae(!\mem_reg|registers[3][25]~q ),
	.dataf(!\mem_reg|registers[2][9]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux6~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux6~3 .extended_lut = "off";
defparam \display_pc|Mux6~3 .lut_mask = 64'h110A115FBB0ABB5F;
defparam \display_pc|Mux6~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y11_N54
cyclonev_lcell_comb \display_pc|Mux6~4 (
// Equation(s):
// \display_pc|Mux6~4_combout  = ( \mem_reg|registers[6][9]~DUPLICATE_q  & ( \mem_reg|registers[6][25]~q  & ( (!\address_register[0]~input_o ) # ((!\sel[0]~input_o  & ((\mem_reg|registers[7][9]~DUPLICATE_q ))) # (\sel[0]~input_o  & 
// (\mem_reg|registers[7][25]~q ))) ) ) ) # ( !\mem_reg|registers[6][9]~DUPLICATE_q  & ( \mem_reg|registers[6][25]~q  & ( (!\address_register[0]~input_o  & (\sel[0]~input_o )) # (\address_register[0]~input_o  & ((!\sel[0]~input_o  & 
// ((\mem_reg|registers[7][9]~DUPLICATE_q ))) # (\sel[0]~input_o  & (\mem_reg|registers[7][25]~q )))) ) ) ) # ( \mem_reg|registers[6][9]~DUPLICATE_q  & ( !\mem_reg|registers[6][25]~q  & ( (!\address_register[0]~input_o  & (!\sel[0]~input_o )) # 
// (\address_register[0]~input_o  & ((!\sel[0]~input_o  & ((\mem_reg|registers[7][9]~DUPLICATE_q ))) # (\sel[0]~input_o  & (\mem_reg|registers[7][25]~q )))) ) ) ) # ( !\mem_reg|registers[6][9]~DUPLICATE_q  & ( !\mem_reg|registers[6][25]~q  & ( 
// (\address_register[0]~input_o  & ((!\sel[0]~input_o  & ((\mem_reg|registers[7][9]~DUPLICATE_q ))) # (\sel[0]~input_o  & (\mem_reg|registers[7][25]~q )))) ) ) )

	.dataa(!\address_register[0]~input_o ),
	.datab(!\sel[0]~input_o ),
	.datac(!\mem_reg|registers[7][25]~q ),
	.datad(!\mem_reg|registers[7][9]~DUPLICATE_q ),
	.datae(!\mem_reg|registers[6][9]~DUPLICATE_q ),
	.dataf(!\mem_reg|registers[6][25]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux6~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux6~4 .extended_lut = "off";
defparam \display_pc|Mux6~4 .lut_mask = 64'h014589CD2367ABEF;
defparam \display_pc|Mux6~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y11_N54
cyclonev_lcell_comb \display_pc|Mux6~1 (
// Equation(s):
// \display_pc|Mux6~1_combout  = ( \address_register[0]~input_o  & ( \mem_reg|registers[1][9]~DUPLICATE_q  & ( (!\sel[0]~input_o ) # (\mem_reg|registers[1][25]~q ) ) ) ) # ( \address_register[0]~input_o  & ( !\mem_reg|registers[1][9]~DUPLICATE_q  & ( 
// (\mem_reg|registers[1][25]~q  & \sel[0]~input_o ) ) ) )

	.dataa(!\mem_reg|registers[1][25]~q ),
	.datab(gnd),
	.datac(!\sel[0]~input_o ),
	.datad(gnd),
	.datae(!\address_register[0]~input_o ),
	.dataf(!\mem_reg|registers[1][9]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux6~1 .extended_lut = "off";
defparam \display_pc|Mux6~1 .lut_mask = 64'h000005050000F5F5;
defparam \display_pc|Mux6~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y15_N45
cyclonev_lcell_comb \display_pc|Mux6~2 (
// Equation(s):
// \display_pc|Mux6~2_combout  = ( \mem_reg|registers[5][25]~q  & ( \mem_reg|registers[4][9]~q  & ( (!\sel[0]~input_o  & (((!\address_register[0]~input_o )) # (\mem_reg|registers[5][9]~q ))) # (\sel[0]~input_o  & (((\mem_reg|registers[4][25]~q ) # 
// (\address_register[0]~input_o )))) ) ) ) # ( !\mem_reg|registers[5][25]~q  & ( \mem_reg|registers[4][9]~q  & ( (!\sel[0]~input_o  & (((!\address_register[0]~input_o )) # (\mem_reg|registers[5][9]~q ))) # (\sel[0]~input_o  & 
// (((!\address_register[0]~input_o  & \mem_reg|registers[4][25]~q )))) ) ) ) # ( \mem_reg|registers[5][25]~q  & ( !\mem_reg|registers[4][9]~q  & ( (!\sel[0]~input_o  & (\mem_reg|registers[5][9]~q  & (\address_register[0]~input_o ))) # (\sel[0]~input_o  & 
// (((\mem_reg|registers[4][25]~q ) # (\address_register[0]~input_o )))) ) ) ) # ( !\mem_reg|registers[5][25]~q  & ( !\mem_reg|registers[4][9]~q  & ( (!\sel[0]~input_o  & (\mem_reg|registers[5][9]~q  & (\address_register[0]~input_o ))) # (\sel[0]~input_o  & 
// (((!\address_register[0]~input_o  & \mem_reg|registers[4][25]~q )))) ) ) )

	.dataa(!\sel[0]~input_o ),
	.datab(!\mem_reg|registers[5][9]~q ),
	.datac(!\address_register[0]~input_o ),
	.datad(!\mem_reg|registers[4][25]~q ),
	.datae(!\mem_reg|registers[5][25]~q ),
	.dataf(!\mem_reg|registers[4][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux6~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux6~2 .extended_lut = "off";
defparam \display_pc|Mux6~2 .lut_mask = 64'h02520757A2F2A7F7;
defparam \display_pc|Mux6~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y7_N24
cyclonev_lcell_comb \display_pc|Mux6~5 (
// Equation(s):
// \display_pc|Mux6~5_combout  = ( \display_pc|Mux6~1_combout  & ( \display_pc|Mux6~2_combout  & ( (!\address_register[1]~input_o ) # ((!\address_register[2]~input_o  & (\display_pc|Mux6~3_combout )) # (\address_register[2]~input_o  & 
// ((\display_pc|Mux6~4_combout )))) ) ) ) # ( !\display_pc|Mux6~1_combout  & ( \display_pc|Mux6~2_combout  & ( (!\address_register[2]~input_o  & (\address_register[1]~input_o  & (\display_pc|Mux6~3_combout ))) # (\address_register[2]~input_o  & 
// ((!\address_register[1]~input_o ) # ((\display_pc|Mux6~4_combout )))) ) ) ) # ( \display_pc|Mux6~1_combout  & ( !\display_pc|Mux6~2_combout  & ( (!\address_register[2]~input_o  & ((!\address_register[1]~input_o ) # ((\display_pc|Mux6~3_combout )))) # 
// (\address_register[2]~input_o  & (\address_register[1]~input_o  & ((\display_pc|Mux6~4_combout )))) ) ) ) # ( !\display_pc|Mux6~1_combout  & ( !\display_pc|Mux6~2_combout  & ( (\address_register[1]~input_o  & ((!\address_register[2]~input_o  & 
// (\display_pc|Mux6~3_combout )) # (\address_register[2]~input_o  & ((\display_pc|Mux6~4_combout ))))) ) ) )

	.dataa(!\address_register[2]~input_o ),
	.datab(!\address_register[1]~input_o ),
	.datac(!\display_pc|Mux6~3_combout ),
	.datad(!\display_pc|Mux6~4_combout ),
	.datae(!\display_pc|Mux6~1_combout ),
	.dataf(!\display_pc|Mux6~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux6~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux6~5 .extended_lut = "off";
defparam \display_pc|Mux6~5 .lut_mask = 64'h02138A9B4657CEDF;
defparam \display_pc|Mux6~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y7_N30
cyclonev_lcell_comb \display_pc|Mux6~21 (
// Equation(s):
// \display_pc|Mux6~21_combout  = ( \address_register[3]~input_o  & ( \display_pc|Mux6~5_combout  & ( (!\address_register[4]~input_o  & ((\display_pc|Mux6~10_combout ))) # (\address_register[4]~input_o  & (\display_pc|Mux6~20_combout )) ) ) ) # ( 
// !\address_register[3]~input_o  & ( \display_pc|Mux6~5_combout  & ( (!\address_register[4]~input_o ) # (\display_pc|Mux6~15_combout ) ) ) ) # ( \address_register[3]~input_o  & ( !\display_pc|Mux6~5_combout  & ( (!\address_register[4]~input_o  & 
// ((\display_pc|Mux6~10_combout ))) # (\address_register[4]~input_o  & (\display_pc|Mux6~20_combout )) ) ) ) # ( !\address_register[3]~input_o  & ( !\display_pc|Mux6~5_combout  & ( (\display_pc|Mux6~15_combout  & \address_register[4]~input_o ) ) ) )

	.dataa(!\display_pc|Mux6~20_combout ),
	.datab(!\display_pc|Mux6~15_combout ),
	.datac(!\display_pc|Mux6~10_combout ),
	.datad(!\address_register[4]~input_o ),
	.datae(!\address_register[3]~input_o ),
	.dataf(!\display_pc|Mux6~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux6~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux6~21 .extended_lut = "off";
defparam \display_pc|Mux6~21 .lut_mask = 64'h00330F55FF330F55;
defparam \display_pc|Mux6~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y15_N6
cyclonev_lcell_comb \display_pc|Mux6~22 (
// Equation(s):
// \display_pc|Mux6~22_combout  = ( \sel[0]~input_o  & ( (!\sel[1]~input_o  & (\p|pc [25])) # (\sel[1]~input_o  & ((\display_pc|Mux6~21_combout ))) ) ) # ( !\sel[0]~input_o  & ( (!\sel[1]~input_o  & (\p|pc [9])) # (\sel[1]~input_o  & 
// ((\display_pc|Mux6~21_combout ))) ) )

	.dataa(!\p|pc [9]),
	.datab(!\p|pc [25]),
	.datac(!\display_pc|Mux6~21_combout ),
	.datad(!\sel[1]~input_o ),
	.datae(!\sel[0]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux6~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux6~22 .extended_lut = "off";
defparam \display_pc|Mux6~22 .lut_mask = 64'h550F330F550F330F;
defparam \display_pc|Mux6~22 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y15_N54
cyclonev_lcell_comb \display_pc|Mux6~23 (
// Equation(s):
// \display_pc|Mux6~23_combout  = ( \display_pc|Mux14~0_combout  & ( \ins_mem|memory~10_combout  & ( (!\display_pc|Mux14~1_combout  & \display_pc|Mux6~0_combout ) ) ) ) # ( !\display_pc|Mux14~0_combout  & ( \ins_mem|memory~10_combout  & ( 
// (!\display_pc|Mux14~1_combout  & (\display_pc|Mux6~22_combout )) # (\display_pc|Mux14~1_combout  & ((\ins_mem|memory~12_combout ))) ) ) ) # ( \display_pc|Mux14~0_combout  & ( !\ins_mem|memory~10_combout  & ( (!\display_pc|Mux14~1_combout  & 
// \display_pc|Mux6~0_combout ) ) ) ) # ( !\display_pc|Mux14~0_combout  & ( !\ins_mem|memory~10_combout  & ( (!\display_pc|Mux14~1_combout  & \display_pc|Mux6~22_combout ) ) ) )

	.dataa(!\display_pc|Mux14~1_combout ),
	.datab(!\display_pc|Mux6~22_combout ),
	.datac(!\display_pc|Mux6~0_combout ),
	.datad(!\ins_mem|memory~12_combout ),
	.datae(!\display_pc|Mux14~0_combout ),
	.dataf(!\ins_mem|memory~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux6~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux6~23 .extended_lut = "off";
defparam \display_pc|Mux6~23 .lut_mask = 64'h22220A0A22770A0A;
defparam \display_pc|Mux6~23 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y9_N54
cyclonev_lcell_comb \display_pc|Mux5~18 (
// Equation(s):
// \display_pc|Mux5~18_combout  = ( \address_register[1]~input_o  & ( \mem_reg|registers[29][26]~q  & ( (!\sel[0]~input_o  & (\mem_reg|registers[31][10]~q )) # (\sel[0]~input_o  & ((\mem_reg|registers[31][26]~q ))) ) ) ) # ( !\address_register[1]~input_o  & 
// ( \mem_reg|registers[29][26]~q  & ( (\sel[0]~input_o ) # (\mem_reg|registers[29][10]~q ) ) ) ) # ( \address_register[1]~input_o  & ( !\mem_reg|registers[29][26]~q  & ( (!\sel[0]~input_o  & (\mem_reg|registers[31][10]~q )) # (\sel[0]~input_o  & 
// ((\mem_reg|registers[31][26]~q ))) ) ) ) # ( !\address_register[1]~input_o  & ( !\mem_reg|registers[29][26]~q  & ( (\mem_reg|registers[29][10]~q  & !\sel[0]~input_o ) ) ) )

	.dataa(!\mem_reg|registers[31][10]~q ),
	.datab(!\mem_reg|registers[31][26]~q ),
	.datac(!\mem_reg|registers[29][10]~q ),
	.datad(!\sel[0]~input_o ),
	.datae(!\address_register[1]~input_o ),
	.dataf(!\mem_reg|registers[29][26]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux5~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux5~18 .extended_lut = "off";
defparam \display_pc|Mux5~18 .lut_mask = 64'h0F0055330FFF5533;
defparam \display_pc|Mux5~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y9_N3
cyclonev_lcell_comb \display_pc|Mux5~16 (
// Equation(s):
// \display_pc|Mux5~16_combout  = ( \mem_reg|registers[25][26]~q  & ( \mem_reg|registers[27][10]~q  & ( (!\address_register[1]~input_o  & (((\sel[0]~input_o ) # (\mem_reg|registers[25][10]~q )))) # (\address_register[1]~input_o  & (((!\sel[0]~input_o )) # 
// (\mem_reg|registers[27][26]~q ))) ) ) ) # ( !\mem_reg|registers[25][26]~q  & ( \mem_reg|registers[27][10]~q  & ( (!\address_register[1]~input_o  & (((\mem_reg|registers[25][10]~q  & !\sel[0]~input_o )))) # (\address_register[1]~input_o  & 
// (((!\sel[0]~input_o )) # (\mem_reg|registers[27][26]~q ))) ) ) ) # ( \mem_reg|registers[25][26]~q  & ( !\mem_reg|registers[27][10]~q  & ( (!\address_register[1]~input_o  & (((\sel[0]~input_o ) # (\mem_reg|registers[25][10]~q )))) # 
// (\address_register[1]~input_o  & (\mem_reg|registers[27][26]~q  & ((\sel[0]~input_o )))) ) ) ) # ( !\mem_reg|registers[25][26]~q  & ( !\mem_reg|registers[27][10]~q  & ( (!\address_register[1]~input_o  & (((\mem_reg|registers[25][10]~q  & !\sel[0]~input_o 
// )))) # (\address_register[1]~input_o  & (\mem_reg|registers[27][26]~q  & ((\sel[0]~input_o )))) ) ) )

	.dataa(!\mem_reg|registers[27][26]~q ),
	.datab(!\address_register[1]~input_o ),
	.datac(!\mem_reg|registers[25][10]~q ),
	.datad(!\sel[0]~input_o ),
	.datae(!\mem_reg|registers[25][26]~q ),
	.dataf(!\mem_reg|registers[27][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux5~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux5~16 .extended_lut = "off";
defparam \display_pc|Mux5~16 .lut_mask = 64'h0C110CDD3F113FDD;
defparam \display_pc|Mux5~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y7_N48
cyclonev_lcell_comb \display_pc|Mux5~15 (
// Equation(s):
// \display_pc|Mux5~15_combout  = ( \mem_reg|registers[26][26]~q  & ( \mem_reg|registers[24][10]~q  & ( (!\sel[0]~input_o  & (((!\address_register[1]~input_o ) # (\mem_reg|registers[26][10]~q )))) # (\sel[0]~input_o  & (((\address_register[1]~input_o )) # 
// (\mem_reg|registers[24][26]~q ))) ) ) ) # ( !\mem_reg|registers[26][26]~q  & ( \mem_reg|registers[24][10]~q  & ( (!\sel[0]~input_o  & (((!\address_register[1]~input_o ) # (\mem_reg|registers[26][10]~q )))) # (\sel[0]~input_o  & 
// (\mem_reg|registers[24][26]~q  & (!\address_register[1]~input_o ))) ) ) ) # ( \mem_reg|registers[26][26]~q  & ( !\mem_reg|registers[24][10]~q  & ( (!\sel[0]~input_o  & (((\address_register[1]~input_o  & \mem_reg|registers[26][10]~q )))) # (\sel[0]~input_o 
//  & (((\address_register[1]~input_o )) # (\mem_reg|registers[24][26]~q ))) ) ) ) # ( !\mem_reg|registers[26][26]~q  & ( !\mem_reg|registers[24][10]~q  & ( (!\sel[0]~input_o  & (((\address_register[1]~input_o  & \mem_reg|registers[26][10]~q )))) # 
// (\sel[0]~input_o  & (\mem_reg|registers[24][26]~q  & (!\address_register[1]~input_o ))) ) ) )

	.dataa(!\sel[0]~input_o ),
	.datab(!\mem_reg|registers[24][26]~q ),
	.datac(!\address_register[1]~input_o ),
	.datad(!\mem_reg|registers[26][10]~q ),
	.datae(!\mem_reg|registers[26][26]~q ),
	.dataf(!\mem_reg|registers[24][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux5~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux5~15 .extended_lut = "off";
defparam \display_pc|Mux5~15 .lut_mask = 64'h101A151FB0BAB5BF;
defparam \display_pc|Mux5~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y6_N33
cyclonev_lcell_comb \display_pc|Mux5~17 (
// Equation(s):
// \display_pc|Mux5~17_combout  = ( \mem_reg|registers[28][10]~q  & ( \mem_reg|registers[30][26]~q  & ( (!\sel[0]~input_o  & (((!\address_register[1]~input_o )) # (\mem_reg|registers[30][10]~q ))) # (\sel[0]~input_o  & (((\address_register[1]~input_o ) # 
// (\mem_reg|registers[28][26]~q )))) ) ) ) # ( !\mem_reg|registers[28][10]~q  & ( \mem_reg|registers[30][26]~q  & ( (!\sel[0]~input_o  & (\mem_reg|registers[30][10]~q  & ((\address_register[1]~input_o )))) # (\sel[0]~input_o  & 
// (((\address_register[1]~input_o ) # (\mem_reg|registers[28][26]~q )))) ) ) ) # ( \mem_reg|registers[28][10]~q  & ( !\mem_reg|registers[30][26]~q  & ( (!\sel[0]~input_o  & (((!\address_register[1]~input_o )) # (\mem_reg|registers[30][10]~q ))) # 
// (\sel[0]~input_o  & (((\mem_reg|registers[28][26]~q  & !\address_register[1]~input_o )))) ) ) ) # ( !\mem_reg|registers[28][10]~q  & ( !\mem_reg|registers[30][26]~q  & ( (!\sel[0]~input_o  & (\mem_reg|registers[30][10]~q  & ((\address_register[1]~input_o 
// )))) # (\sel[0]~input_o  & (((\mem_reg|registers[28][26]~q  & !\address_register[1]~input_o )))) ) ) )

	.dataa(!\mem_reg|registers[30][10]~q ),
	.datab(!\sel[0]~input_o ),
	.datac(!\mem_reg|registers[28][26]~q ),
	.datad(!\address_register[1]~input_o ),
	.datae(!\mem_reg|registers[28][10]~q ),
	.dataf(!\mem_reg|registers[30][26]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux5~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux5~17 .extended_lut = "off";
defparam \display_pc|Mux5~17 .lut_mask = 64'h0344CF440377CF77;
defparam \display_pc|Mux5~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y7_N54
cyclonev_lcell_comb \display_pc|Mux5~19 (
// Equation(s):
// \display_pc|Mux5~19_combout  = ( \address_register[0]~input_o  & ( \display_pc|Mux5~17_combout  & ( (!\address_register[2]~input_o  & ((\display_pc|Mux5~16_combout ))) # (\address_register[2]~input_o  & (\display_pc|Mux5~18_combout )) ) ) ) # ( 
// !\address_register[0]~input_o  & ( \display_pc|Mux5~17_combout  & ( (\display_pc|Mux5~15_combout ) # (\address_register[2]~input_o ) ) ) ) # ( \address_register[0]~input_o  & ( !\display_pc|Mux5~17_combout  & ( (!\address_register[2]~input_o  & 
// ((\display_pc|Mux5~16_combout ))) # (\address_register[2]~input_o  & (\display_pc|Mux5~18_combout )) ) ) ) # ( !\address_register[0]~input_o  & ( !\display_pc|Mux5~17_combout  & ( (!\address_register[2]~input_o  & \display_pc|Mux5~15_combout ) ) ) )

	.dataa(!\address_register[2]~input_o ),
	.datab(!\display_pc|Mux5~18_combout ),
	.datac(!\display_pc|Mux5~16_combout ),
	.datad(!\display_pc|Mux5~15_combout ),
	.datae(!\address_register[0]~input_o ),
	.dataf(!\display_pc|Mux5~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux5~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux5~19 .extended_lut = "off";
defparam \display_pc|Mux5~19 .lut_mask = 64'h00AA1B1B55FF1B1B;
defparam \display_pc|Mux5~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y9_N31
dffeas \mem_reg|registers[11][26]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux5~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[11][26]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[11][26]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_reg|registers[11][26]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y8_N45
cyclonev_lcell_comb \display_pc|Mux5~6 (
// Equation(s):
// \display_pc|Mux5~6_combout  = ( \mem_reg|registers[11][10]~DUPLICATE_q  & ( \address_register[1]~input_o  & ( (!\sel[0]~input_o ) # (\mem_reg|registers[11][26]~DUPLICATE_q ) ) ) ) # ( !\mem_reg|registers[11][10]~DUPLICATE_q  & ( 
// \address_register[1]~input_o  & ( (\sel[0]~input_o  & \mem_reg|registers[11][26]~DUPLICATE_q ) ) ) ) # ( \mem_reg|registers[11][10]~DUPLICATE_q  & ( !\address_register[1]~input_o  & ( (!\sel[0]~input_o  & (\mem_reg|registers[9][10]~DUPLICATE_q )) # 
// (\sel[0]~input_o  & ((\mem_reg|registers[9][26]~q ))) ) ) ) # ( !\mem_reg|registers[11][10]~DUPLICATE_q  & ( !\address_register[1]~input_o  & ( (!\sel[0]~input_o  & (\mem_reg|registers[9][10]~DUPLICATE_q )) # (\sel[0]~input_o  & 
// ((\mem_reg|registers[9][26]~q ))) ) ) )

	.dataa(!\sel[0]~input_o ),
	.datab(!\mem_reg|registers[11][26]~DUPLICATE_q ),
	.datac(!\mem_reg|registers[9][10]~DUPLICATE_q ),
	.datad(!\mem_reg|registers[9][26]~q ),
	.datae(!\mem_reg|registers[11][10]~DUPLICATE_q ),
	.dataf(!\address_register[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux5~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux5~6 .extended_lut = "off";
defparam \display_pc|Mux5~6 .lut_mask = 64'h0A5F0A5F1111BBBB;
defparam \display_pc|Mux5~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y4_N54
cyclonev_lcell_comb \display_pc|Mux5~5 (
// Equation(s):
// \display_pc|Mux5~5_combout  = ( \address_register[1]~input_o  & ( \mem_reg|registers[10][26]~q  & ( (\sel[0]~input_o ) # (\mem_reg|registers[10][10]~q ) ) ) ) # ( !\address_register[1]~input_o  & ( \mem_reg|registers[10][26]~q  & ( (!\sel[0]~input_o  & 
// (\mem_reg|registers[8][10]~DUPLICATE_q )) # (\sel[0]~input_o  & ((\mem_reg|registers[8][26]~q ))) ) ) ) # ( \address_register[1]~input_o  & ( !\mem_reg|registers[10][26]~q  & ( (\mem_reg|registers[10][10]~q  & !\sel[0]~input_o ) ) ) ) # ( 
// !\address_register[1]~input_o  & ( !\mem_reg|registers[10][26]~q  & ( (!\sel[0]~input_o  & (\mem_reg|registers[8][10]~DUPLICATE_q )) # (\sel[0]~input_o  & ((\mem_reg|registers[8][26]~q ))) ) ) )

	.dataa(!\mem_reg|registers[8][10]~DUPLICATE_q ),
	.datab(!\mem_reg|registers[10][10]~q ),
	.datac(!\sel[0]~input_o ),
	.datad(!\mem_reg|registers[8][26]~q ),
	.datae(!\address_register[1]~input_o ),
	.dataf(!\mem_reg|registers[10][26]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux5~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux5~5 .extended_lut = "off";
defparam \display_pc|Mux5~5 .lut_mask = 64'h505F3030505F3F3F;
defparam \display_pc|Mux5~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y5_N36
cyclonev_lcell_comb \display_pc|Mux5~7 (
// Equation(s):
// \display_pc|Mux5~7_combout  = ( \mem_reg|registers[12][10]~q  & ( \mem_reg|registers[14][26]~q  & ( (!\address_register[1]~input_o  & (((!\sel[0]~input_o )) # (\mem_reg|registers[12][26]~q ))) # (\address_register[1]~input_o  & (((\sel[0]~input_o ) # 
// (\mem_reg|registers[14][10]~q )))) ) ) ) # ( !\mem_reg|registers[12][10]~q  & ( \mem_reg|registers[14][26]~q  & ( (!\address_register[1]~input_o  & (\mem_reg|registers[12][26]~q  & ((\sel[0]~input_o )))) # (\address_register[1]~input_o  & 
// (((\sel[0]~input_o ) # (\mem_reg|registers[14][10]~q )))) ) ) ) # ( \mem_reg|registers[12][10]~q  & ( !\mem_reg|registers[14][26]~q  & ( (!\address_register[1]~input_o  & (((!\sel[0]~input_o )) # (\mem_reg|registers[12][26]~q ))) # 
// (\address_register[1]~input_o  & (((\mem_reg|registers[14][10]~q  & !\sel[0]~input_o )))) ) ) ) # ( !\mem_reg|registers[12][10]~q  & ( !\mem_reg|registers[14][26]~q  & ( (!\address_register[1]~input_o  & (\mem_reg|registers[12][26]~q  & ((\sel[0]~input_o 
// )))) # (\address_register[1]~input_o  & (((\mem_reg|registers[14][10]~q  & !\sel[0]~input_o )))) ) ) )

	.dataa(!\mem_reg|registers[12][26]~q ),
	.datab(!\address_register[1]~input_o ),
	.datac(!\mem_reg|registers[14][10]~q ),
	.datad(!\sel[0]~input_o ),
	.datae(!\mem_reg|registers[12][10]~q ),
	.dataf(!\mem_reg|registers[14][26]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux5~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux5~7 .extended_lut = "off";
defparam \display_pc|Mux5~7 .lut_mask = 64'h0344CF440377CF77;
defparam \display_pc|Mux5~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y8_N51
cyclonev_lcell_comb \display_pc|Mux5~8 (
// Equation(s):
// \display_pc|Mux5~8_combout  = ( \mem_reg|registers[13][26]~q  & ( \address_register[1]~input_o  & ( (!\sel[0]~input_o  & (\mem_reg|registers[15][10]~q )) # (\sel[0]~input_o  & ((\mem_reg|registers[15][26]~q ))) ) ) ) # ( !\mem_reg|registers[13][26]~q  & ( 
// \address_register[1]~input_o  & ( (!\sel[0]~input_o  & (\mem_reg|registers[15][10]~q )) # (\sel[0]~input_o  & ((\mem_reg|registers[15][26]~q ))) ) ) ) # ( \mem_reg|registers[13][26]~q  & ( !\address_register[1]~input_o  & ( (\mem_reg|registers[13][10]~q ) 
// # (\sel[0]~input_o ) ) ) ) # ( !\mem_reg|registers[13][26]~q  & ( !\address_register[1]~input_o  & ( (!\sel[0]~input_o  & \mem_reg|registers[13][10]~q ) ) ) )

	.dataa(!\sel[0]~input_o ),
	.datab(!\mem_reg|registers[13][10]~q ),
	.datac(!\mem_reg|registers[15][10]~q ),
	.datad(!\mem_reg|registers[15][26]~q ),
	.datae(!\mem_reg|registers[13][26]~q ),
	.dataf(!\address_register[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux5~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux5~8 .extended_lut = "off";
defparam \display_pc|Mux5~8 .lut_mask = 64'h222277770A5F0A5F;
defparam \display_pc|Mux5~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y8_N33
cyclonev_lcell_comb \display_pc|Mux5~9 (
// Equation(s):
// \display_pc|Mux5~9_combout  = ( \address_register[2]~input_o  & ( \display_pc|Mux5~8_combout  & ( (\address_register[0]~input_o ) # (\display_pc|Mux5~7_combout ) ) ) ) # ( !\address_register[2]~input_o  & ( \display_pc|Mux5~8_combout  & ( 
// (!\address_register[0]~input_o  & ((\display_pc|Mux5~5_combout ))) # (\address_register[0]~input_o  & (\display_pc|Mux5~6_combout )) ) ) ) # ( \address_register[2]~input_o  & ( !\display_pc|Mux5~8_combout  & ( (\display_pc|Mux5~7_combout  & 
// !\address_register[0]~input_o ) ) ) ) # ( !\address_register[2]~input_o  & ( !\display_pc|Mux5~8_combout  & ( (!\address_register[0]~input_o  & ((\display_pc|Mux5~5_combout ))) # (\address_register[0]~input_o  & (\display_pc|Mux5~6_combout )) ) ) )

	.dataa(!\display_pc|Mux5~6_combout ),
	.datab(!\display_pc|Mux5~5_combout ),
	.datac(!\display_pc|Mux5~7_combout ),
	.datad(!\address_register[0]~input_o ),
	.datae(!\address_register[2]~input_o ),
	.dataf(!\display_pc|Mux5~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux5~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux5~9 .extended_lut = "off";
defparam \display_pc|Mux5~9 .lut_mask = 64'h33550F0033550FFF;
defparam \display_pc|Mux5~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y11_N41
dffeas \mem_reg|registers[19][26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_reg|registers[19][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[19][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[19][26] .is_wysiwyg = "true";
defparam \mem_reg|registers[19][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N6
cyclonev_lcell_comb \display_pc|Mux5~13 (
// Equation(s):
// \display_pc|Mux5~13_combout  = ( \mem_reg|registers[23][26]~q  & ( \mem_reg|registers[22][26]~q  & ( ((!\address_register[0]~input_o  & (\mem_reg|registers[18][26]~q )) # (\address_register[0]~input_o  & ((\mem_reg|registers[19][26]~q )))) # 
// (\address_register[2]~input_o ) ) ) ) # ( !\mem_reg|registers[23][26]~q  & ( \mem_reg|registers[22][26]~q  & ( (!\address_register[0]~input_o  & (((\mem_reg|registers[18][26]~q )) # (\address_register[2]~input_o ))) # (\address_register[0]~input_o  & 
// (!\address_register[2]~input_o  & ((\mem_reg|registers[19][26]~q )))) ) ) ) # ( \mem_reg|registers[23][26]~q  & ( !\mem_reg|registers[22][26]~q  & ( (!\address_register[0]~input_o  & (!\address_register[2]~input_o  & (\mem_reg|registers[18][26]~q ))) # 
// (\address_register[0]~input_o  & (((\mem_reg|registers[19][26]~q )) # (\address_register[2]~input_o ))) ) ) ) # ( !\mem_reg|registers[23][26]~q  & ( !\mem_reg|registers[22][26]~q  & ( (!\address_register[2]~input_o  & ((!\address_register[0]~input_o  & 
// (\mem_reg|registers[18][26]~q )) # (\address_register[0]~input_o  & ((\mem_reg|registers[19][26]~q ))))) ) ) )

	.dataa(!\address_register[0]~input_o ),
	.datab(!\address_register[2]~input_o ),
	.datac(!\mem_reg|registers[18][26]~q ),
	.datad(!\mem_reg|registers[19][26]~q ),
	.datae(!\mem_reg|registers[23][26]~q ),
	.dataf(!\mem_reg|registers[22][26]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux5~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux5~13 .extended_lut = "off";
defparam \display_pc|Mux5~13 .lut_mask = 64'h084C195D2A6E3B7F;
defparam \display_pc|Mux5~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y3_N6
cyclonev_lcell_comb \display_pc|Mux5~12 (
// Equation(s):
// \display_pc|Mux5~12_combout  = ( \mem_reg|registers[23][10]~q  & ( \address_register[2]~input_o  & ( (\address_register[0]~input_o ) # (\mem_reg|registers[22][10]~q ) ) ) ) # ( !\mem_reg|registers[23][10]~q  & ( \address_register[2]~input_o  & ( 
// (\mem_reg|registers[22][10]~q  & !\address_register[0]~input_o ) ) ) ) # ( \mem_reg|registers[23][10]~q  & ( !\address_register[2]~input_o  & ( (!\address_register[0]~input_o  & (\mem_reg|registers[18][10]~q )) # (\address_register[0]~input_o  & 
// ((\mem_reg|registers[19][10]~q ))) ) ) ) # ( !\mem_reg|registers[23][10]~q  & ( !\address_register[2]~input_o  & ( (!\address_register[0]~input_o  & (\mem_reg|registers[18][10]~q )) # (\address_register[0]~input_o  & ((\mem_reg|registers[19][10]~q ))) ) ) 
// )

	.dataa(!\mem_reg|registers[18][10]~q ),
	.datab(!\mem_reg|registers[19][10]~q ),
	.datac(!\mem_reg|registers[22][10]~q ),
	.datad(!\address_register[0]~input_o ),
	.datae(!\mem_reg|registers[23][10]~q ),
	.dataf(!\address_register[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux5~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux5~12 .extended_lut = "off";
defparam \display_pc|Mux5~12 .lut_mask = 64'h553355330F000FFF;
defparam \display_pc|Mux5~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y9_N42
cyclonev_lcell_comb \display_pc|Mux5~10 (
// Equation(s):
// \display_pc|Mux5~10_combout  = ( \mem_reg|registers[21][10]~q  & ( \address_register[0]~input_o  & ( (\address_register[2]~input_o ) # (\mem_reg|registers[17][10]~q ) ) ) ) # ( !\mem_reg|registers[21][10]~q  & ( \address_register[0]~input_o  & ( 
// (\mem_reg|registers[17][10]~q  & !\address_register[2]~input_o ) ) ) ) # ( \mem_reg|registers[21][10]~q  & ( !\address_register[0]~input_o  & ( (!\address_register[2]~input_o  & (\mem_reg|registers[16][10]~q )) # (\address_register[2]~input_o  & 
// ((\mem_reg|registers[20][10]~q ))) ) ) ) # ( !\mem_reg|registers[21][10]~q  & ( !\address_register[0]~input_o  & ( (!\address_register[2]~input_o  & (\mem_reg|registers[16][10]~q )) # (\address_register[2]~input_o  & ((\mem_reg|registers[20][10]~q ))) ) ) 
// )

	.dataa(!\mem_reg|registers[17][10]~q ),
	.datab(!\mem_reg|registers[16][10]~q ),
	.datac(!\mem_reg|registers[20][10]~q ),
	.datad(!\address_register[2]~input_o ),
	.datae(!\mem_reg|registers[21][10]~q ),
	.dataf(!\address_register[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux5~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux5~10 .extended_lut = "off";
defparam \display_pc|Mux5~10 .lut_mask = 64'h330F330F550055FF;
defparam \display_pc|Mux5~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y7_N38
dffeas \mem_reg|registers[20][26]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_reg|registers[20][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[20][26]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[20][26]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_reg|registers[20][26]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y7_N48
cyclonev_lcell_comb \display_pc|Mux5~11 (
// Equation(s):
// \display_pc|Mux5~11_combout  = ( \mem_reg|registers[21][26]~q  & ( \mem_reg|registers[20][26]~DUPLICATE_q  & ( ((!\address_register[0]~input_o  & ((\mem_reg|registers[16][26]~q ))) # (\address_register[0]~input_o  & (\mem_reg|registers[17][26]~q ))) # 
// (\address_register[2]~input_o ) ) ) ) # ( !\mem_reg|registers[21][26]~q  & ( \mem_reg|registers[20][26]~DUPLICATE_q  & ( (!\address_register[2]~input_o  & ((!\address_register[0]~input_o  & ((\mem_reg|registers[16][26]~q ))) # 
// (\address_register[0]~input_o  & (\mem_reg|registers[17][26]~q )))) # (\address_register[2]~input_o  & (((!\address_register[0]~input_o )))) ) ) ) # ( \mem_reg|registers[21][26]~q  & ( !\mem_reg|registers[20][26]~DUPLICATE_q  & ( 
// (!\address_register[2]~input_o  & ((!\address_register[0]~input_o  & ((\mem_reg|registers[16][26]~q ))) # (\address_register[0]~input_o  & (\mem_reg|registers[17][26]~q )))) # (\address_register[2]~input_o  & (((\address_register[0]~input_o )))) ) ) ) # ( 
// !\mem_reg|registers[21][26]~q  & ( !\mem_reg|registers[20][26]~DUPLICATE_q  & ( (!\address_register[2]~input_o  & ((!\address_register[0]~input_o  & ((\mem_reg|registers[16][26]~q ))) # (\address_register[0]~input_o  & (\mem_reg|registers[17][26]~q )))) ) 
// ) )

	.dataa(!\mem_reg|registers[17][26]~q ),
	.datab(!\address_register[2]~input_o ),
	.datac(!\mem_reg|registers[16][26]~q ),
	.datad(!\address_register[0]~input_o ),
	.datae(!\mem_reg|registers[21][26]~q ),
	.dataf(!\mem_reg|registers[20][26]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux5~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux5~11 .extended_lut = "off";
defparam \display_pc|Mux5~11 .lut_mask = 64'h0C440C773F443F77;
defparam \display_pc|Mux5~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y9_N24
cyclonev_lcell_comb \display_pc|Mux5~14 (
// Equation(s):
// \display_pc|Mux5~14_combout  = ( \display_pc|Mux5~10_combout  & ( \display_pc|Mux5~11_combout  & ( (!\address_register[1]~input_o ) # ((!\sel[0]~input_o  & ((\display_pc|Mux5~12_combout ))) # (\sel[0]~input_o  & (\display_pc|Mux5~13_combout ))) ) ) ) # ( 
// !\display_pc|Mux5~10_combout  & ( \display_pc|Mux5~11_combout  & ( (!\sel[0]~input_o  & (((\display_pc|Mux5~12_combout  & \address_register[1]~input_o )))) # (\sel[0]~input_o  & (((!\address_register[1]~input_o )) # (\display_pc|Mux5~13_combout ))) ) ) ) 
// # ( \display_pc|Mux5~10_combout  & ( !\display_pc|Mux5~11_combout  & ( (!\sel[0]~input_o  & (((!\address_register[1]~input_o ) # (\display_pc|Mux5~12_combout )))) # (\sel[0]~input_o  & (\display_pc|Mux5~13_combout  & ((\address_register[1]~input_o )))) ) 
// ) ) # ( !\display_pc|Mux5~10_combout  & ( !\display_pc|Mux5~11_combout  & ( (\address_register[1]~input_o  & ((!\sel[0]~input_o  & ((\display_pc|Mux5~12_combout ))) # (\sel[0]~input_o  & (\display_pc|Mux5~13_combout )))) ) ) )

	.dataa(!\display_pc|Mux5~13_combout ),
	.datab(!\display_pc|Mux5~12_combout ),
	.datac(!\sel[0]~input_o ),
	.datad(!\address_register[1]~input_o ),
	.datae(!\display_pc|Mux5~10_combout ),
	.dataf(!\display_pc|Mux5~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux5~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux5~14 .extended_lut = "off";
defparam \display_pc|Mux5~14 .lut_mask = 64'h0035F0350F35FF35;
defparam \display_pc|Mux5~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y8_N18
cyclonev_lcell_comb \display_pc|Mux5~1 (
// Equation(s):
// \display_pc|Mux5~1_combout  = ( \mem_reg|registers[4][10]~q  & ( \mem_reg|registers[5][10]~q  & ( (!\sel[0]~input_o ) # ((!\address_register[0]~input_o  & ((\mem_reg|registers[4][26]~q ))) # (\address_register[0]~input_o  & (\mem_reg|registers[5][26]~q 
// ))) ) ) ) # ( !\mem_reg|registers[4][10]~q  & ( \mem_reg|registers[5][10]~q  & ( (!\sel[0]~input_o  & (((\address_register[0]~input_o )))) # (\sel[0]~input_o  & ((!\address_register[0]~input_o  & ((\mem_reg|registers[4][26]~q ))) # 
// (\address_register[0]~input_o  & (\mem_reg|registers[5][26]~q )))) ) ) ) # ( \mem_reg|registers[4][10]~q  & ( !\mem_reg|registers[5][10]~q  & ( (!\sel[0]~input_o  & (((!\address_register[0]~input_o )))) # (\sel[0]~input_o  & 
// ((!\address_register[0]~input_o  & ((\mem_reg|registers[4][26]~q ))) # (\address_register[0]~input_o  & (\mem_reg|registers[5][26]~q )))) ) ) ) # ( !\mem_reg|registers[4][10]~q  & ( !\mem_reg|registers[5][10]~q  & ( (\sel[0]~input_o  & 
// ((!\address_register[0]~input_o  & ((\mem_reg|registers[4][26]~q ))) # (\address_register[0]~input_o  & (\mem_reg|registers[5][26]~q )))) ) ) )

	.dataa(!\mem_reg|registers[5][26]~q ),
	.datab(!\sel[0]~input_o ),
	.datac(!\address_register[0]~input_o ),
	.datad(!\mem_reg|registers[4][26]~q ),
	.datae(!\mem_reg|registers[4][10]~q ),
	.dataf(!\mem_reg|registers[5][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux5~1 .extended_lut = "off";
defparam \display_pc|Mux5~1 .lut_mask = 64'h0131C1F10D3DCDFD;
defparam \display_pc|Mux5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y11_N48
cyclonev_lcell_comb \display_pc|Mux5~0 (
// Equation(s):
// \display_pc|Mux5~0_combout  = (\address_register[0]~input_o  & ((!\sel[0]~input_o  & (\mem_reg|registers[1][10]~q )) # (\sel[0]~input_o  & ((\mem_reg|registers[1][26]~q )))))

	.dataa(!\mem_reg|registers[1][10]~q ),
	.datab(!\address_register[0]~input_o ),
	.datac(!\mem_reg|registers[1][26]~q ),
	.datad(!\sel[0]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux5~0 .extended_lut = "off";
defparam \display_pc|Mux5~0 .lut_mask = 64'h1103110311031103;
defparam \display_pc|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N42
cyclonev_lcell_comb \display_pc|Mux5~2 (
// Equation(s):
// \display_pc|Mux5~2_combout  = ( \mem_reg|registers[3][26]~q  & ( \address_register[0]~input_o  & ( (\sel[0]~input_o ) # (\mem_reg|registers[3][10]~q ) ) ) ) # ( !\mem_reg|registers[3][26]~q  & ( \address_register[0]~input_o  & ( 
// (\mem_reg|registers[3][10]~q  & !\sel[0]~input_o ) ) ) ) # ( \mem_reg|registers[3][26]~q  & ( !\address_register[0]~input_o  & ( (!\sel[0]~input_o  & (\mem_reg|registers[2][10]~DUPLICATE_q )) # (\sel[0]~input_o  & ((\mem_reg|registers[2][26]~q ))) ) ) ) # 
// ( !\mem_reg|registers[3][26]~q  & ( !\address_register[0]~input_o  & ( (!\sel[0]~input_o  & (\mem_reg|registers[2][10]~DUPLICATE_q )) # (\sel[0]~input_o  & ((\mem_reg|registers[2][26]~q ))) ) ) )

	.dataa(!\mem_reg|registers[2][10]~DUPLICATE_q ),
	.datab(!\mem_reg|registers[2][26]~q ),
	.datac(!\mem_reg|registers[3][10]~q ),
	.datad(!\sel[0]~input_o ),
	.datae(!\mem_reg|registers[3][26]~q ),
	.dataf(!\address_register[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux5~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux5~2 .extended_lut = "off";
defparam \display_pc|Mux5~2 .lut_mask = 64'h553355330F000FFF;
defparam \display_pc|Mux5~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y14_N48
cyclonev_lcell_comb \display_pc|Mux5~3 (
// Equation(s):
// \display_pc|Mux5~3_combout  = ( \mem_reg|registers[7][26]~q  & ( \address_register[0]~input_o  & ( (\mem_reg|registers[7][10]~DUPLICATE_q ) # (\sel[0]~input_o ) ) ) ) # ( !\mem_reg|registers[7][26]~q  & ( \address_register[0]~input_o  & ( 
// (!\sel[0]~input_o  & \mem_reg|registers[7][10]~DUPLICATE_q ) ) ) ) # ( \mem_reg|registers[7][26]~q  & ( !\address_register[0]~input_o  & ( (!\sel[0]~input_o  & (\mem_reg|registers[6][10]~q )) # (\sel[0]~input_o  & ((\mem_reg|registers[6][26]~q ))) ) ) ) # 
// ( !\mem_reg|registers[7][26]~q  & ( !\address_register[0]~input_o  & ( (!\sel[0]~input_o  & (\mem_reg|registers[6][10]~q )) # (\sel[0]~input_o  & ((\mem_reg|registers[6][26]~q ))) ) ) )

	.dataa(!\sel[0]~input_o ),
	.datab(!\mem_reg|registers[7][10]~DUPLICATE_q ),
	.datac(!\mem_reg|registers[6][10]~q ),
	.datad(!\mem_reg|registers[6][26]~q ),
	.datae(!\mem_reg|registers[7][26]~q ),
	.dataf(!\address_register[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux5~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux5~3 .extended_lut = "off";
defparam \display_pc|Mux5~3 .lut_mask = 64'h0A5F0A5F22227777;
defparam \display_pc|Mux5~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y9_N54
cyclonev_lcell_comb \display_pc|Mux5~4 (
// Equation(s):
// \display_pc|Mux5~4_combout  = ( \display_pc|Mux5~2_combout  & ( \display_pc|Mux5~3_combout  & ( ((!\address_register[2]~input_o  & ((\display_pc|Mux5~0_combout ))) # (\address_register[2]~input_o  & (\display_pc|Mux5~1_combout ))) # 
// (\address_register[1]~input_o ) ) ) ) # ( !\display_pc|Mux5~2_combout  & ( \display_pc|Mux5~3_combout  & ( (!\address_register[1]~input_o  & ((!\address_register[2]~input_o  & ((\display_pc|Mux5~0_combout ))) # (\address_register[2]~input_o  & 
// (\display_pc|Mux5~1_combout )))) # (\address_register[1]~input_o  & (((\address_register[2]~input_o )))) ) ) ) # ( \display_pc|Mux5~2_combout  & ( !\display_pc|Mux5~3_combout  & ( (!\address_register[1]~input_o  & ((!\address_register[2]~input_o  & 
// ((\display_pc|Mux5~0_combout ))) # (\address_register[2]~input_o  & (\display_pc|Mux5~1_combout )))) # (\address_register[1]~input_o  & (((!\address_register[2]~input_o )))) ) ) ) # ( !\display_pc|Mux5~2_combout  & ( !\display_pc|Mux5~3_combout  & ( 
// (!\address_register[1]~input_o  & ((!\address_register[2]~input_o  & ((\display_pc|Mux5~0_combout ))) # (\address_register[2]~input_o  & (\display_pc|Mux5~1_combout )))) ) ) )

	.dataa(!\display_pc|Mux5~1_combout ),
	.datab(!\address_register[1]~input_o ),
	.datac(!\address_register[2]~input_o ),
	.datad(!\display_pc|Mux5~0_combout ),
	.datae(!\display_pc|Mux5~2_combout ),
	.dataf(!\display_pc|Mux5~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux5~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux5~4 .extended_lut = "off";
defparam \display_pc|Mux5~4 .lut_mask = 64'h04C434F407C737F7;
defparam \display_pc|Mux5~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y9_N6
cyclonev_lcell_comb \display_pc|Mux5~20 (
// Equation(s):
// \display_pc|Mux5~20_combout  = ( \display_pc|Mux5~4_combout  & ( \address_register[3]~input_o  & ( (!\address_register[4]~input_o  & ((\display_pc|Mux5~9_combout ))) # (\address_register[4]~input_o  & (\display_pc|Mux5~19_combout )) ) ) ) # ( 
// !\display_pc|Mux5~4_combout  & ( \address_register[3]~input_o  & ( (!\address_register[4]~input_o  & ((\display_pc|Mux5~9_combout ))) # (\address_register[4]~input_o  & (\display_pc|Mux5~19_combout )) ) ) ) # ( \display_pc|Mux5~4_combout  & ( 
// !\address_register[3]~input_o  & ( (!\address_register[4]~input_o ) # (\display_pc|Mux5~14_combout ) ) ) ) # ( !\display_pc|Mux5~4_combout  & ( !\address_register[3]~input_o  & ( (\display_pc|Mux5~14_combout  & \address_register[4]~input_o ) ) ) )

	.dataa(!\display_pc|Mux5~19_combout ),
	.datab(!\display_pc|Mux5~9_combout ),
	.datac(!\display_pc|Mux5~14_combout ),
	.datad(!\address_register[4]~input_o ),
	.datae(!\display_pc|Mux5~4_combout ),
	.dataf(!\address_register[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux5~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux5~20 .extended_lut = "off";
defparam \display_pc|Mux5~20 .lut_mask = 64'h000FFF0F33553355;
defparam \display_pc|Mux5~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y15_N27
cyclonev_lcell_comb \display_pc|Mux5~21 (
// Equation(s):
// \display_pc|Mux5~21_combout  = ( \display_pc|Mux5~20_combout  & ( ((!\sel[0]~input_o  & ((\p|pc [10]))) # (\sel[0]~input_o  & (\p|pc [26]))) # (\sel[1]~input_o ) ) ) # ( !\display_pc|Mux5~20_combout  & ( (!\sel[1]~input_o  & ((!\sel[0]~input_o  & ((\p|pc 
// [10]))) # (\sel[0]~input_o  & (\p|pc [26])))) ) )

	.dataa(!\sel[1]~input_o ),
	.datab(!\sel[0]~input_o ),
	.datac(!\p|pc [26]),
	.datad(!\p|pc [10]),
	.datae(gnd),
	.dataf(!\display_pc|Mux5~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux5~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux5~21 .extended_lut = "off";
defparam \display_pc|Mux5~21 .lut_mask = 64'h028A028A57DF57DF;
defparam \display_pc|Mux5~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y15_N45
cyclonev_lcell_comb \display_pc|Mux5~22 (
// Equation(s):
// \display_pc|Mux5~22_combout  = ( \ins_mem|memory~2_combout  & ( (!\display_pc|Mux14~1_combout  & (((\display_pc|Mux5~21_combout )) # (\display_pc|Mux14~0_combout ))) # (\display_pc|Mux14~1_combout  & (!\display_pc|Mux14~0_combout  & 
// (\ins_mem|memory~14_combout ))) ) ) # ( !\ins_mem|memory~2_combout  & ( (!\display_pc|Mux14~0_combout  & ((!\display_pc|Mux14~1_combout  & ((\display_pc|Mux5~21_combout ))) # (\display_pc|Mux14~1_combout  & (\ins_mem|memory~14_combout )))) ) )

	.dataa(!\display_pc|Mux14~1_combout ),
	.datab(!\display_pc|Mux14~0_combout ),
	.datac(!\ins_mem|memory~14_combout ),
	.datad(!\display_pc|Mux5~21_combout ),
	.datae(gnd),
	.dataf(!\ins_mem|memory~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux5~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux5~22 .extended_lut = "off";
defparam \display_pc|Mux5~22 .lut_mask = 64'h048C048C26AE26AE;
defparam \display_pc|Mux5~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y8_N18
cyclonev_lcell_comb \display_pc|Mux4~0 (
// Equation(s):
// \display_pc|Mux4~0_combout  = ( \mem_reg|registers[1][11]~q  & ( \sel[0]~input_o  & ( (\mem_reg|registers[1][27]~q  & \address_register[0]~input_o ) ) ) ) # ( !\mem_reg|registers[1][11]~q  & ( \sel[0]~input_o  & ( (\mem_reg|registers[1][27]~q  & 
// \address_register[0]~input_o ) ) ) ) # ( \mem_reg|registers[1][11]~q  & ( !\sel[0]~input_o  & ( \address_register[0]~input_o  ) ) )

	.dataa(gnd),
	.datab(!\mem_reg|registers[1][27]~q ),
	.datac(!\address_register[0]~input_o ),
	.datad(gnd),
	.datae(!\mem_reg|registers[1][11]~q ),
	.dataf(!\sel[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux4~0 .extended_lut = "off";
defparam \display_pc|Mux4~0 .lut_mask = 64'h00000F0F03030303;
defparam \display_pc|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y11_N0
cyclonev_lcell_comb \display_pc|Mux4~3 (
// Equation(s):
// \display_pc|Mux4~3_combout  = ( \sel[0]~input_o  & ( \address_register[0]~input_o  & ( \mem_reg|registers[7][27]~q  ) ) ) # ( !\sel[0]~input_o  & ( \address_register[0]~input_o  & ( \mem_reg|registers[7][11]~DUPLICATE_q  ) ) ) # ( \sel[0]~input_o  & ( 
// !\address_register[0]~input_o  & ( \mem_reg|registers[6][27]~q  ) ) ) # ( !\sel[0]~input_o  & ( !\address_register[0]~input_o  & ( \mem_reg|registers[6][11]~q  ) ) )

	.dataa(!\mem_reg|registers[7][27]~q ),
	.datab(!\mem_reg|registers[6][27]~q ),
	.datac(!\mem_reg|registers[7][11]~DUPLICATE_q ),
	.datad(!\mem_reg|registers[6][11]~q ),
	.datae(!\sel[0]~input_o ),
	.dataf(!\address_register[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux4~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux4~3 .extended_lut = "off";
defparam \display_pc|Mux4~3 .lut_mask = 64'h00FF33330F0F5555;
defparam \display_pc|Mux4~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y8_N42
cyclonev_lcell_comb \display_pc|Mux4~2 (
// Equation(s):
// \display_pc|Mux4~2_combout  = ( \mem_reg|registers[3][27]~q  & ( \sel[0]~input_o  & ( (\mem_reg|registers[2][27]~DUPLICATE_q ) # (\address_register[0]~input_o ) ) ) ) # ( !\mem_reg|registers[3][27]~q  & ( \sel[0]~input_o  & ( 
// (!\address_register[0]~input_o  & \mem_reg|registers[2][27]~DUPLICATE_q ) ) ) ) # ( \mem_reg|registers[3][27]~q  & ( !\sel[0]~input_o  & ( (!\address_register[0]~input_o  & ((\mem_reg|registers[2][11]~q ))) # (\address_register[0]~input_o  & 
// (\mem_reg|registers[3][11]~DUPLICATE_q )) ) ) ) # ( !\mem_reg|registers[3][27]~q  & ( !\sel[0]~input_o  & ( (!\address_register[0]~input_o  & ((\mem_reg|registers[2][11]~q ))) # (\address_register[0]~input_o  & (\mem_reg|registers[3][11]~DUPLICATE_q )) ) 
// ) )

	.dataa(!\address_register[0]~input_o ),
	.datab(!\mem_reg|registers[3][11]~DUPLICATE_q ),
	.datac(!\mem_reg|registers[2][11]~q ),
	.datad(!\mem_reg|registers[2][27]~DUPLICATE_q ),
	.datae(!\mem_reg|registers[3][27]~q ),
	.dataf(!\sel[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux4~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux4~2 .extended_lut = "off";
defparam \display_pc|Mux4~2 .lut_mask = 64'h1B1B1B1B00AA55FF;
defparam \display_pc|Mux4~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y10_N57
cyclonev_lcell_comb \display_pc|Mux4~1 (
// Equation(s):
// \display_pc|Mux4~1_combout  = ( \sel[0]~input_o  & ( \mem_reg|registers[5][27]~DUPLICATE_q  & ( (\mem_reg|registers[4][27]~q ) # (\address_register[0]~input_o ) ) ) ) # ( !\sel[0]~input_o  & ( \mem_reg|registers[5][27]~DUPLICATE_q  & ( 
// (!\address_register[0]~input_o  & ((\mem_reg|registers[4][11]~DUPLICATE_q ))) # (\address_register[0]~input_o  & (\mem_reg|registers[5][11]~q )) ) ) ) # ( \sel[0]~input_o  & ( !\mem_reg|registers[5][27]~DUPLICATE_q  & ( (!\address_register[0]~input_o  & 
// \mem_reg|registers[4][27]~q ) ) ) ) # ( !\sel[0]~input_o  & ( !\mem_reg|registers[5][27]~DUPLICATE_q  & ( (!\address_register[0]~input_o  & ((\mem_reg|registers[4][11]~DUPLICATE_q ))) # (\address_register[0]~input_o  & (\mem_reg|registers[5][11]~q )) ) ) 
// )

	.dataa(!\mem_reg|registers[5][11]~q ),
	.datab(!\mem_reg|registers[4][11]~DUPLICATE_q ),
	.datac(!\address_register[0]~input_o ),
	.datad(!\mem_reg|registers[4][27]~q ),
	.datae(!\sel[0]~input_o ),
	.dataf(!\mem_reg|registers[5][27]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux4~1 .extended_lut = "off";
defparam \display_pc|Mux4~1 .lut_mask = 64'h353500F035350FFF;
defparam \display_pc|Mux4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y8_N18
cyclonev_lcell_comb \display_pc|Mux4~4 (
// Equation(s):
// \display_pc|Mux4~4_combout  = ( \display_pc|Mux4~1_combout  & ( \address_register[1]~input_o  & ( (!\address_register[2]~input_o  & ((\display_pc|Mux4~2_combout ))) # (\address_register[2]~input_o  & (\display_pc|Mux4~3_combout )) ) ) ) # ( 
// !\display_pc|Mux4~1_combout  & ( \address_register[1]~input_o  & ( (!\address_register[2]~input_o  & ((\display_pc|Mux4~2_combout ))) # (\address_register[2]~input_o  & (\display_pc|Mux4~3_combout )) ) ) ) # ( \display_pc|Mux4~1_combout  & ( 
// !\address_register[1]~input_o  & ( (\display_pc|Mux4~0_combout ) # (\address_register[2]~input_o ) ) ) ) # ( !\display_pc|Mux4~1_combout  & ( !\address_register[1]~input_o  & ( (!\address_register[2]~input_o  & \display_pc|Mux4~0_combout ) ) ) )

	.dataa(!\address_register[2]~input_o ),
	.datab(!\display_pc|Mux4~0_combout ),
	.datac(!\display_pc|Mux4~3_combout ),
	.datad(!\display_pc|Mux4~2_combout ),
	.datae(!\display_pc|Mux4~1_combout ),
	.dataf(!\address_register[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux4~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux4~4 .extended_lut = "off";
defparam \display_pc|Mux4~4 .lut_mask = 64'h2222777705AF05AF;
defparam \display_pc|Mux4~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y7_N7
dffeas \mem_reg|registers[17][27]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_reg|registers[17][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[17][27]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[17][27]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_reg|registers[17][27]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y7_N27
cyclonev_lcell_comb \display_pc|Mux4~11 (
// Equation(s):
// \display_pc|Mux4~11_combout  = ( \mem_reg|registers[19][27]~q  & ( \sel[0]~input_o  & ( (\mem_reg|registers[17][27]~DUPLICATE_q ) # (\address_register[1]~input_o ) ) ) ) # ( !\mem_reg|registers[19][27]~q  & ( \sel[0]~input_o  & ( 
// (!\address_register[1]~input_o  & \mem_reg|registers[17][27]~DUPLICATE_q ) ) ) ) # ( \mem_reg|registers[19][27]~q  & ( !\sel[0]~input_o  & ( (!\address_register[1]~input_o  & ((\mem_reg|registers[17][11]~q ))) # (\address_register[1]~input_o  & 
// (\mem_reg|registers[19][11]~q )) ) ) ) # ( !\mem_reg|registers[19][27]~q  & ( !\sel[0]~input_o  & ( (!\address_register[1]~input_o  & ((\mem_reg|registers[17][11]~q ))) # (\address_register[1]~input_o  & (\mem_reg|registers[19][11]~q )) ) ) )

	.dataa(!\mem_reg|registers[19][11]~q ),
	.datab(!\address_register[1]~input_o ),
	.datac(!\mem_reg|registers[17][11]~q ),
	.datad(!\mem_reg|registers[17][27]~DUPLICATE_q ),
	.datae(!\mem_reg|registers[19][27]~q ),
	.dataf(!\sel[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux4~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux4~11 .extended_lut = "off";
defparam \display_pc|Mux4~11 .lut_mask = 64'h1D1D1D1D00CC33FF;
defparam \display_pc|Mux4~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y5_N16
dffeas \mem_reg|registers[20][27]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux4~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[20][27]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[20][27]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_reg|registers[20][27]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y6_N30
cyclonev_lcell_comb \display_pc|Mux4~12 (
// Equation(s):
// \display_pc|Mux4~12_combout  = ( \mem_reg|registers[22][27]~q  & ( \mem_reg|registers[22][11]~q  & ( ((!\sel[0]~input_o  & ((\mem_reg|registers[20][11]~q ))) # (\sel[0]~input_o  & (\mem_reg|registers[20][27]~DUPLICATE_q ))) # (\address_register[1]~input_o 
// ) ) ) ) # ( !\mem_reg|registers[22][27]~q  & ( \mem_reg|registers[22][11]~q  & ( (!\sel[0]~input_o  & (((\address_register[1]~input_o ) # (\mem_reg|registers[20][11]~q )))) # (\sel[0]~input_o  & (\mem_reg|registers[20][27]~DUPLICATE_q  & 
// ((!\address_register[1]~input_o )))) ) ) ) # ( \mem_reg|registers[22][27]~q  & ( !\mem_reg|registers[22][11]~q  & ( (!\sel[0]~input_o  & (((\mem_reg|registers[20][11]~q  & !\address_register[1]~input_o )))) # (\sel[0]~input_o  & 
// (((\address_register[1]~input_o )) # (\mem_reg|registers[20][27]~DUPLICATE_q ))) ) ) ) # ( !\mem_reg|registers[22][27]~q  & ( !\mem_reg|registers[22][11]~q  & ( (!\address_register[1]~input_o  & ((!\sel[0]~input_o  & ((\mem_reg|registers[20][11]~q ))) # 
// (\sel[0]~input_o  & (\mem_reg|registers[20][27]~DUPLICATE_q )))) ) ) )

	.dataa(!\mem_reg|registers[20][27]~DUPLICATE_q ),
	.datab(!\mem_reg|registers[20][11]~q ),
	.datac(!\sel[0]~input_o ),
	.datad(!\address_register[1]~input_o ),
	.datae(!\mem_reg|registers[22][27]~q ),
	.dataf(!\mem_reg|registers[22][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux4~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux4~12 .extended_lut = "off";
defparam \display_pc|Mux4~12 .lut_mask = 64'h3500350F35F035FF;
defparam \display_pc|Mux4~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y11_N46
dffeas \mem_reg|registers[23][11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux20~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[23][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[23][11] .is_wysiwyg = "true";
defparam \mem_reg|registers[23][11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y5_N54
cyclonev_lcell_comb \display_pc|Mux4~13 (
// Equation(s):
// \display_pc|Mux4~13_combout  = ( \sel[0]~input_o  & ( \mem_reg|registers[21][11]~q  & ( (!\address_register[1]~input_o  & ((\mem_reg|registers[21][27]~q ))) # (\address_register[1]~input_o  & (\mem_reg|registers[23][27]~q )) ) ) ) # ( !\sel[0]~input_o  & 
// ( \mem_reg|registers[21][11]~q  & ( (!\address_register[1]~input_o ) # (\mem_reg|registers[23][11]~q ) ) ) ) # ( \sel[0]~input_o  & ( !\mem_reg|registers[21][11]~q  & ( (!\address_register[1]~input_o  & ((\mem_reg|registers[21][27]~q ))) # 
// (\address_register[1]~input_o  & (\mem_reg|registers[23][27]~q )) ) ) ) # ( !\sel[0]~input_o  & ( !\mem_reg|registers[21][11]~q  & ( (\mem_reg|registers[23][11]~q  & \address_register[1]~input_o ) ) ) )

	.dataa(!\mem_reg|registers[23][27]~q ),
	.datab(!\mem_reg|registers[23][11]~q ),
	.datac(!\address_register[1]~input_o ),
	.datad(!\mem_reg|registers[21][27]~q ),
	.datae(!\sel[0]~input_o ),
	.dataf(!\mem_reg|registers[21][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux4~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux4~13 .extended_lut = "off";
defparam \display_pc|Mux4~13 .lut_mask = 64'h030305F5F3F305F5;
defparam \display_pc|Mux4~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y5_N8
dffeas \mem_reg|registers[18][11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux20~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[18][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[18][11] .is_wysiwyg = "true";
defparam \mem_reg|registers[18][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y5_N51
cyclonev_lcell_comb \display_pc|Mux4~10 (
// Equation(s):
// \display_pc|Mux4~10_combout  = ( \mem_reg|registers[18][27]~q  & ( \mem_reg|registers[16][11]~q  & ( (!\sel[0]~input_o  & (((!\address_register[1]~input_o ) # (\mem_reg|registers[18][11]~q )))) # (\sel[0]~input_o  & (((\address_register[1]~input_o )) # 
// (\mem_reg|registers[16][27]~q ))) ) ) ) # ( !\mem_reg|registers[18][27]~q  & ( \mem_reg|registers[16][11]~q  & ( (!\sel[0]~input_o  & (((!\address_register[1]~input_o ) # (\mem_reg|registers[18][11]~q )))) # (\sel[0]~input_o  & 
// (\mem_reg|registers[16][27]~q  & ((!\address_register[1]~input_o )))) ) ) ) # ( \mem_reg|registers[18][27]~q  & ( !\mem_reg|registers[16][11]~q  & ( (!\sel[0]~input_o  & (((\mem_reg|registers[18][11]~q  & \address_register[1]~input_o )))) # 
// (\sel[0]~input_o  & (((\address_register[1]~input_o )) # (\mem_reg|registers[16][27]~q ))) ) ) ) # ( !\mem_reg|registers[18][27]~q  & ( !\mem_reg|registers[16][11]~q  & ( (!\sel[0]~input_o  & (((\mem_reg|registers[18][11]~q  & \address_register[1]~input_o 
// )))) # (\sel[0]~input_o  & (\mem_reg|registers[16][27]~q  & ((!\address_register[1]~input_o )))) ) ) )

	.dataa(!\mem_reg|registers[16][27]~q ),
	.datab(!\sel[0]~input_o ),
	.datac(!\mem_reg|registers[18][11]~q ),
	.datad(!\address_register[1]~input_o ),
	.datae(!\mem_reg|registers[18][27]~q ),
	.dataf(!\mem_reg|registers[16][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux4~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux4~10 .extended_lut = "off";
defparam \display_pc|Mux4~10 .lut_mask = 64'h110C113FDD0CDD3F;
defparam \display_pc|Mux4~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y6_N12
cyclonev_lcell_comb \display_pc|Mux4~14 (
// Equation(s):
// \display_pc|Mux4~14_combout  = ( \address_register[2]~input_o  & ( \display_pc|Mux4~10_combout  & ( (!\address_register[0]~input_o  & (\display_pc|Mux4~12_combout )) # (\address_register[0]~input_o  & ((\display_pc|Mux4~13_combout ))) ) ) ) # ( 
// !\address_register[2]~input_o  & ( \display_pc|Mux4~10_combout  & ( (!\address_register[0]~input_o ) # (\display_pc|Mux4~11_combout ) ) ) ) # ( \address_register[2]~input_o  & ( !\display_pc|Mux4~10_combout  & ( (!\address_register[0]~input_o  & 
// (\display_pc|Mux4~12_combout )) # (\address_register[0]~input_o  & ((\display_pc|Mux4~13_combout ))) ) ) ) # ( !\address_register[2]~input_o  & ( !\display_pc|Mux4~10_combout  & ( (\display_pc|Mux4~11_combout  & \address_register[0]~input_o ) ) ) )

	.dataa(!\display_pc|Mux4~11_combout ),
	.datab(!\display_pc|Mux4~12_combout ),
	.datac(!\display_pc|Mux4~13_combout ),
	.datad(!\address_register[0]~input_o ),
	.datae(!\address_register[2]~input_o ),
	.dataf(!\display_pc|Mux4~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux4~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux4~14 .extended_lut = "off";
defparam \display_pc|Mux4~14 .lut_mask = 64'h0055330FFF55330F;
defparam \display_pc|Mux4~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y11_N1
dffeas \mem_reg|registers[27][11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux20~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[27][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[27][11] .is_wysiwyg = "true";
defparam \mem_reg|registers[27][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y7_N30
cyclonev_lcell_comb \display_pc|Mux4~17 (
// Equation(s):
// \display_pc|Mux4~17_combout  = ( \mem_reg|registers[26][11]~q  & ( \mem_reg|registers[27][11]~q  & ( (!\address_register[2]~input_o ) # ((!\address_register[0]~input_o  & (\mem_reg|registers[30][11]~q )) # (\address_register[0]~input_o  & 
// ((\mem_reg|registers[31][11]~q )))) ) ) ) # ( !\mem_reg|registers[26][11]~q  & ( \mem_reg|registers[27][11]~q  & ( (!\address_register[0]~input_o  & (\address_register[2]~input_o  & (\mem_reg|registers[30][11]~q ))) # (\address_register[0]~input_o  & 
// ((!\address_register[2]~input_o ) # ((\mem_reg|registers[31][11]~q )))) ) ) ) # ( \mem_reg|registers[26][11]~q  & ( !\mem_reg|registers[27][11]~q  & ( (!\address_register[0]~input_o  & ((!\address_register[2]~input_o ) # ((\mem_reg|registers[30][11]~q 
// )))) # (\address_register[0]~input_o  & (\address_register[2]~input_o  & ((\mem_reg|registers[31][11]~q )))) ) ) ) # ( !\mem_reg|registers[26][11]~q  & ( !\mem_reg|registers[27][11]~q  & ( (\address_register[2]~input_o  & ((!\address_register[0]~input_o  
// & (\mem_reg|registers[30][11]~q )) # (\address_register[0]~input_o  & ((\mem_reg|registers[31][11]~q ))))) ) ) )

	.dataa(!\address_register[0]~input_o ),
	.datab(!\address_register[2]~input_o ),
	.datac(!\mem_reg|registers[30][11]~q ),
	.datad(!\mem_reg|registers[31][11]~q ),
	.datae(!\mem_reg|registers[26][11]~q ),
	.dataf(!\mem_reg|registers[27][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux4~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux4~17 .extended_lut = "off";
defparam \display_pc|Mux4~17 .lut_mask = 64'h02138A9B4657CEDF;
defparam \display_pc|Mux4~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y5_N1
dffeas \mem_reg|registers[28][27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux4~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[28][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[28][27] .is_wysiwyg = "true";
defparam \mem_reg|registers[28][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N30
cyclonev_lcell_comb \display_pc|Mux4~16 (
// Equation(s):
// \display_pc|Mux4~16_combout  = ( \mem_reg|registers[25][27]~q  & ( \address_register[0]~input_o  & ( (!\address_register[2]~input_o ) # (\mem_reg|registers[29][27]~q ) ) ) ) # ( !\mem_reg|registers[25][27]~q  & ( \address_register[0]~input_o  & ( 
// (\address_register[2]~input_o  & \mem_reg|registers[29][27]~q ) ) ) ) # ( \mem_reg|registers[25][27]~q  & ( !\address_register[0]~input_o  & ( (!\address_register[2]~input_o  & ((\mem_reg|registers[24][27]~q ))) # (\address_register[2]~input_o  & 
// (\mem_reg|registers[28][27]~q )) ) ) ) # ( !\mem_reg|registers[25][27]~q  & ( !\address_register[0]~input_o  & ( (!\address_register[2]~input_o  & ((\mem_reg|registers[24][27]~q ))) # (\address_register[2]~input_o  & (\mem_reg|registers[28][27]~q )) ) ) )

	.dataa(!\mem_reg|registers[28][27]~q ),
	.datab(!\address_register[2]~input_o ),
	.datac(!\mem_reg|registers[24][27]~q ),
	.datad(!\mem_reg|registers[29][27]~q ),
	.datae(!\mem_reg|registers[25][27]~q ),
	.dataf(!\address_register[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux4~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux4~16 .extended_lut = "off";
defparam \display_pc|Mux4~16 .lut_mask = 64'h1D1D1D1D0033CCFF;
defparam \display_pc|Mux4~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y5_N13
dffeas \mem_reg|registers[28][11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux20~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[28][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[28][11] .is_wysiwyg = "true";
defparam \mem_reg|registers[28][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N48
cyclonev_lcell_comb \display_pc|Mux4~15 (
// Equation(s):
// \display_pc|Mux4~15_combout  = ( \mem_reg|registers[25][11]~q  & ( \mem_reg|registers[29][11]~q  & ( ((!\address_register[2]~input_o  & (\mem_reg|registers[24][11]~q )) # (\address_register[2]~input_o  & ((\mem_reg|registers[28][11]~q )))) # 
// (\address_register[0]~input_o ) ) ) ) # ( !\mem_reg|registers[25][11]~q  & ( \mem_reg|registers[29][11]~q  & ( (!\address_register[2]~input_o  & (\mem_reg|registers[24][11]~q  & ((!\address_register[0]~input_o )))) # (\address_register[2]~input_o  & 
// (((\address_register[0]~input_o ) # (\mem_reg|registers[28][11]~q )))) ) ) ) # ( \mem_reg|registers[25][11]~q  & ( !\mem_reg|registers[29][11]~q  & ( (!\address_register[2]~input_o  & (((\address_register[0]~input_o )) # (\mem_reg|registers[24][11]~q ))) 
// # (\address_register[2]~input_o  & (((\mem_reg|registers[28][11]~q  & !\address_register[0]~input_o )))) ) ) ) # ( !\mem_reg|registers[25][11]~q  & ( !\mem_reg|registers[29][11]~q  & ( (!\address_register[0]~input_o  & ((!\address_register[2]~input_o  & 
// (\mem_reg|registers[24][11]~q )) # (\address_register[2]~input_o  & ((\mem_reg|registers[28][11]~q ))))) ) ) )

	.dataa(!\mem_reg|registers[24][11]~q ),
	.datab(!\address_register[2]~input_o ),
	.datac(!\mem_reg|registers[28][11]~q ),
	.datad(!\address_register[0]~input_o ),
	.datae(!\mem_reg|registers[25][11]~q ),
	.dataf(!\mem_reg|registers[29][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux4~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux4~15 .extended_lut = "off";
defparam \display_pc|Mux4~15 .lut_mask = 64'h470047CC473347FF;
defparam \display_pc|Mux4~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y5_N7
dffeas \mem_reg|registers[27][27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_reg|registers[27][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[27][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[27][27] .is_wysiwyg = "true";
defparam \mem_reg|registers[27][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y5_N18
cyclonev_lcell_comb \display_pc|Mux4~18 (
// Equation(s):
// \display_pc|Mux4~18_combout  = ( \mem_reg|registers[26][27]~q  & ( \address_register[0]~input_o  & ( (!\address_register[2]~input_o  & ((\mem_reg|registers[27][27]~q ))) # (\address_register[2]~input_o  & (\mem_reg|registers[31][27]~q )) ) ) ) # ( 
// !\mem_reg|registers[26][27]~q  & ( \address_register[0]~input_o  & ( (!\address_register[2]~input_o  & ((\mem_reg|registers[27][27]~q ))) # (\address_register[2]~input_o  & (\mem_reg|registers[31][27]~q )) ) ) ) # ( \mem_reg|registers[26][27]~q  & ( 
// !\address_register[0]~input_o  & ( (!\address_register[2]~input_o ) # (\mem_reg|registers[30][27]~q ) ) ) ) # ( !\mem_reg|registers[26][27]~q  & ( !\address_register[0]~input_o  & ( (\mem_reg|registers[30][27]~q  & \address_register[2]~input_o ) ) ) )

	.dataa(!\mem_reg|registers[31][27]~q ),
	.datab(!\mem_reg|registers[27][27]~q ),
	.datac(!\mem_reg|registers[30][27]~q ),
	.datad(!\address_register[2]~input_o ),
	.datae(!\mem_reg|registers[26][27]~q ),
	.dataf(!\address_register[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux4~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux4~18 .extended_lut = "off";
defparam \display_pc|Mux4~18 .lut_mask = 64'h000FFF0F33553355;
defparam \display_pc|Mux4~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y5_N39
cyclonev_lcell_comb \display_pc|Mux4~19 (
// Equation(s):
// \display_pc|Mux4~19_combout  = ( \display_pc|Mux4~15_combout  & ( \display_pc|Mux4~18_combout  & ( (!\sel[0]~input_o  & (((!\address_register[1]~input_o )) # (\display_pc|Mux4~17_combout ))) # (\sel[0]~input_o  & (((\display_pc|Mux4~16_combout ) # 
// (\address_register[1]~input_o )))) ) ) ) # ( !\display_pc|Mux4~15_combout  & ( \display_pc|Mux4~18_combout  & ( (!\sel[0]~input_o  & (\display_pc|Mux4~17_combout  & (\address_register[1]~input_o ))) # (\sel[0]~input_o  & (((\display_pc|Mux4~16_combout ) # 
// (\address_register[1]~input_o )))) ) ) ) # ( \display_pc|Mux4~15_combout  & ( !\display_pc|Mux4~18_combout  & ( (!\sel[0]~input_o  & (((!\address_register[1]~input_o )) # (\display_pc|Mux4~17_combout ))) # (\sel[0]~input_o  & 
// (((!\address_register[1]~input_o  & \display_pc|Mux4~16_combout )))) ) ) ) # ( !\display_pc|Mux4~15_combout  & ( !\display_pc|Mux4~18_combout  & ( (!\sel[0]~input_o  & (\display_pc|Mux4~17_combout  & (\address_register[1]~input_o ))) # (\sel[0]~input_o  & 
// (((!\address_register[1]~input_o  & \display_pc|Mux4~16_combout )))) ) ) )

	.dataa(!\display_pc|Mux4~17_combout ),
	.datab(!\sel[0]~input_o ),
	.datac(!\address_register[1]~input_o ),
	.datad(!\display_pc|Mux4~16_combout ),
	.datae(!\display_pc|Mux4~15_combout ),
	.dataf(!\display_pc|Mux4~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux4~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux4~19 .extended_lut = "off";
defparam \display_pc|Mux4~19 .lut_mask = 64'h0434C4F40737C7F7;
defparam \display_pc|Mux4~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y6_N24
cyclonev_lcell_comb \display_pc|Mux4~5 (
// Equation(s):
// \display_pc|Mux4~5_combout  = ( \mem_reg|registers[9][11]~q  & ( \mem_reg|registers[12][11]~DUPLICATE_q  & ( (!\address_register[0]~input_o  & (((\address_register[2]~input_o ) # (\mem_reg|registers[8][11]~q )))) # (\address_register[0]~input_o  & 
// (((!\address_register[2]~input_o )) # (\mem_reg|registers[13][11]~q ))) ) ) ) # ( !\mem_reg|registers[9][11]~q  & ( \mem_reg|registers[12][11]~DUPLICATE_q  & ( (!\address_register[0]~input_o  & (((\address_register[2]~input_o ) # 
// (\mem_reg|registers[8][11]~q )))) # (\address_register[0]~input_o  & (\mem_reg|registers[13][11]~q  & ((\address_register[2]~input_o )))) ) ) ) # ( \mem_reg|registers[9][11]~q  & ( !\mem_reg|registers[12][11]~DUPLICATE_q  & ( 
// (!\address_register[0]~input_o  & (((\mem_reg|registers[8][11]~q  & !\address_register[2]~input_o )))) # (\address_register[0]~input_o  & (((!\address_register[2]~input_o )) # (\mem_reg|registers[13][11]~q ))) ) ) ) # ( !\mem_reg|registers[9][11]~q  & ( 
// !\mem_reg|registers[12][11]~DUPLICATE_q  & ( (!\address_register[0]~input_o  & (((\mem_reg|registers[8][11]~q  & !\address_register[2]~input_o )))) # (\address_register[0]~input_o  & (\mem_reg|registers[13][11]~q  & ((\address_register[2]~input_o )))) ) ) 
// )

	.dataa(!\address_register[0]~input_o ),
	.datab(!\mem_reg|registers[13][11]~q ),
	.datac(!\mem_reg|registers[8][11]~q ),
	.datad(!\address_register[2]~input_o ),
	.datae(!\mem_reg|registers[9][11]~q ),
	.dataf(!\mem_reg|registers[12][11]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux4~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux4~5 .extended_lut = "off";
defparam \display_pc|Mux4~5 .lut_mask = 64'h0A115F110ABB5FBB;
defparam \display_pc|Mux4~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y12_N13
dffeas \mem_reg|registers[15][11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux20~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[15][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[15][11] .is_wysiwyg = "true";
defparam \mem_reg|registers[15][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y12_N48
cyclonev_lcell_comb \display_pc|Mux4~7 (
// Equation(s):
// \display_pc|Mux4~7_combout  = ( \mem_reg|registers[10][11]~q  & ( \mem_reg|registers[15][11]~q  & ( (!\address_register[0]~input_o  & (((!\address_register[2]~input_o )) # (\mem_reg|registers[14][11]~q ))) # (\address_register[0]~input_o  & 
// (((\address_register[2]~input_o ) # (\mem_reg|registers[11][11]~DUPLICATE_q )))) ) ) ) # ( !\mem_reg|registers[10][11]~q  & ( \mem_reg|registers[15][11]~q  & ( (!\address_register[0]~input_o  & (\mem_reg|registers[14][11]~q  & 
// ((\address_register[2]~input_o )))) # (\address_register[0]~input_o  & (((\address_register[2]~input_o ) # (\mem_reg|registers[11][11]~DUPLICATE_q )))) ) ) ) # ( \mem_reg|registers[10][11]~q  & ( !\mem_reg|registers[15][11]~q  & ( 
// (!\address_register[0]~input_o  & (((!\address_register[2]~input_o )) # (\mem_reg|registers[14][11]~q ))) # (\address_register[0]~input_o  & (((\mem_reg|registers[11][11]~DUPLICATE_q  & !\address_register[2]~input_o )))) ) ) ) # ( 
// !\mem_reg|registers[10][11]~q  & ( !\mem_reg|registers[15][11]~q  & ( (!\address_register[0]~input_o  & (\mem_reg|registers[14][11]~q  & ((\address_register[2]~input_o )))) # (\address_register[0]~input_o  & (((\mem_reg|registers[11][11]~DUPLICATE_q  & 
// !\address_register[2]~input_o )))) ) ) )

	.dataa(!\address_register[0]~input_o ),
	.datab(!\mem_reg|registers[14][11]~q ),
	.datac(!\mem_reg|registers[11][11]~DUPLICATE_q ),
	.datad(!\address_register[2]~input_o ),
	.datae(!\mem_reg|registers[10][11]~q ),
	.dataf(!\mem_reg|registers[15][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux4~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux4~7 .extended_lut = "off";
defparam \display_pc|Mux4~7 .lut_mask = 64'h0522AF220577AF77;
defparam \display_pc|Mux4~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y4_N41
dffeas \mem_reg|registers[10][27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux4~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[10][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[10][27] .is_wysiwyg = "true";
defparam \mem_reg|registers[10][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y4_N27
cyclonev_lcell_comb \display_pc|Mux4~8 (
// Equation(s):
// \display_pc|Mux4~8_combout  = ( \address_register[0]~input_o  & ( \mem_reg|registers[11][27]~q  & ( (!\address_register[2]~input_o ) # (\mem_reg|registers[15][27]~DUPLICATE_q ) ) ) ) # ( !\address_register[0]~input_o  & ( \mem_reg|registers[11][27]~q  & ( 
// (!\address_register[2]~input_o  & (\mem_reg|registers[10][27]~q )) # (\address_register[2]~input_o  & ((\mem_reg|registers[14][27]~q ))) ) ) ) # ( \address_register[0]~input_o  & ( !\mem_reg|registers[11][27]~q  & ( (\mem_reg|registers[15][27]~DUPLICATE_q 
//  & \address_register[2]~input_o ) ) ) ) # ( !\address_register[0]~input_o  & ( !\mem_reg|registers[11][27]~q  & ( (!\address_register[2]~input_o  & (\mem_reg|registers[10][27]~q )) # (\address_register[2]~input_o  & ((\mem_reg|registers[14][27]~q ))) ) ) 
// )

	.dataa(!\mem_reg|registers[10][27]~q ),
	.datab(!\mem_reg|registers[15][27]~DUPLICATE_q ),
	.datac(!\mem_reg|registers[14][27]~q ),
	.datad(!\address_register[2]~input_o ),
	.datae(!\address_register[0]~input_o ),
	.dataf(!\mem_reg|registers[11][27]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux4~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux4~8 .extended_lut = "off";
defparam \display_pc|Mux4~8 .lut_mask = 64'h550F0033550FFF33;
defparam \display_pc|Mux4~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y12_N54
cyclonev_lcell_comb \display_pc|Mux4~6 (
// Equation(s):
// \display_pc|Mux4~6_combout  = ( \mem_reg|registers[8][27]~DUPLICATE_q  & ( \mem_reg|registers[12][27]~q  & ( (!\address_register[0]~input_o ) # ((!\address_register[2]~input_o  & (\mem_reg|registers[9][27]~DUPLICATE_q )) # (\address_register[2]~input_o  & 
// ((\mem_reg|registers[13][27]~q )))) ) ) ) # ( !\mem_reg|registers[8][27]~DUPLICATE_q  & ( \mem_reg|registers[12][27]~q  & ( (!\address_register[2]~input_o  & (\mem_reg|registers[9][27]~DUPLICATE_q  & (\address_register[0]~input_o ))) # 
// (\address_register[2]~input_o  & (((!\address_register[0]~input_o ) # (\mem_reg|registers[13][27]~q )))) ) ) ) # ( \mem_reg|registers[8][27]~DUPLICATE_q  & ( !\mem_reg|registers[12][27]~q  & ( (!\address_register[2]~input_o  & 
// (((!\address_register[0]~input_o )) # (\mem_reg|registers[9][27]~DUPLICATE_q ))) # (\address_register[2]~input_o  & (((\address_register[0]~input_o  & \mem_reg|registers[13][27]~q )))) ) ) ) # ( !\mem_reg|registers[8][27]~DUPLICATE_q  & ( 
// !\mem_reg|registers[12][27]~q  & ( (\address_register[0]~input_o  & ((!\address_register[2]~input_o  & (\mem_reg|registers[9][27]~DUPLICATE_q )) # (\address_register[2]~input_o  & ((\mem_reg|registers[13][27]~q ))))) ) ) )

	.dataa(!\address_register[2]~input_o ),
	.datab(!\mem_reg|registers[9][27]~DUPLICATE_q ),
	.datac(!\address_register[0]~input_o ),
	.datad(!\mem_reg|registers[13][27]~q ),
	.datae(!\mem_reg|registers[8][27]~DUPLICATE_q ),
	.dataf(!\mem_reg|registers[12][27]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux4~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux4~6 .extended_lut = "off";
defparam \display_pc|Mux4~6 .lut_mask = 64'h0207A2A75257F2F7;
defparam \display_pc|Mux4~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y6_N0
cyclonev_lcell_comb \display_pc|Mux4~9 (
// Equation(s):
// \display_pc|Mux4~9_combout  = ( \sel[0]~input_o  & ( \address_register[1]~input_o  & ( \display_pc|Mux4~8_combout  ) ) ) # ( !\sel[0]~input_o  & ( \address_register[1]~input_o  & ( \display_pc|Mux4~7_combout  ) ) ) # ( \sel[0]~input_o  & ( 
// !\address_register[1]~input_o  & ( \display_pc|Mux4~6_combout  ) ) ) # ( !\sel[0]~input_o  & ( !\address_register[1]~input_o  & ( \display_pc|Mux4~5_combout  ) ) )

	.dataa(!\display_pc|Mux4~5_combout ),
	.datab(!\display_pc|Mux4~7_combout ),
	.datac(!\display_pc|Mux4~8_combout ),
	.datad(!\display_pc|Mux4~6_combout ),
	.datae(!\sel[0]~input_o ),
	.dataf(!\address_register[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux4~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux4~9 .extended_lut = "off";
defparam \display_pc|Mux4~9 .lut_mask = 64'h555500FF33330F0F;
defparam \display_pc|Mux4~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y8_N3
cyclonev_lcell_comb \display_pc|Mux4~20 (
// Equation(s):
// \display_pc|Mux4~20_combout  = ( \display_pc|Mux4~9_combout  & ( \address_register[4]~input_o  & ( (!\address_register[3]~input_o  & (\display_pc|Mux4~14_combout )) # (\address_register[3]~input_o  & ((\display_pc|Mux4~19_combout ))) ) ) ) # ( 
// !\display_pc|Mux4~9_combout  & ( \address_register[4]~input_o  & ( (!\address_register[3]~input_o  & (\display_pc|Mux4~14_combout )) # (\address_register[3]~input_o  & ((\display_pc|Mux4~19_combout ))) ) ) ) # ( \display_pc|Mux4~9_combout  & ( 
// !\address_register[4]~input_o  & ( (\display_pc|Mux4~4_combout ) # (\address_register[3]~input_o ) ) ) ) # ( !\display_pc|Mux4~9_combout  & ( !\address_register[4]~input_o  & ( (!\address_register[3]~input_o  & \display_pc|Mux4~4_combout ) ) ) )

	.dataa(!\address_register[3]~input_o ),
	.datab(!\display_pc|Mux4~4_combout ),
	.datac(!\display_pc|Mux4~14_combout ),
	.datad(!\display_pc|Mux4~19_combout ),
	.datae(!\display_pc|Mux4~9_combout ),
	.dataf(!\address_register[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux4~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux4~20 .extended_lut = "off";
defparam \display_pc|Mux4~20 .lut_mask = 64'h222277770A5F0A5F;
defparam \display_pc|Mux4~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y15_N21
cyclonev_lcell_comb \display_pc|Mux4~21 (
// Equation(s):
// \display_pc|Mux4~21_combout  = ( \sel[0]~input_o  & ( \display_pc|Mux4~20_combout  & ( (\p|pc [27]) # (\sel[1]~input_o ) ) ) ) # ( !\sel[0]~input_o  & ( \display_pc|Mux4~20_combout  & ( (\sel[1]~input_o ) # (\p|pc [11]) ) ) ) # ( \sel[0]~input_o  & ( 
// !\display_pc|Mux4~20_combout  & ( (!\sel[1]~input_o  & \p|pc [27]) ) ) ) # ( !\sel[0]~input_o  & ( !\display_pc|Mux4~20_combout  & ( (\p|pc [11] & !\sel[1]~input_o ) ) ) )

	.dataa(!\p|pc [11]),
	.datab(gnd),
	.datac(!\sel[1]~input_o ),
	.datad(!\p|pc [27]),
	.datae(!\sel[0]~input_o ),
	.dataf(!\display_pc|Mux4~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux4~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux4~21 .extended_lut = "off";
defparam \display_pc|Mux4~21 .lut_mask = 64'h505000F05F5F0FFF;
defparam \display_pc|Mux4~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y15_N27
cyclonev_lcell_comb \display_pc|Mux4~22 (
// Equation(s):
// \display_pc|Mux4~22_combout  = ( \ins_mem|memory~10_combout  & ( \ins_mem|memory~15_combout  & ( (!\display_pc|Mux14~0_combout  & (((\display_pc|Mux14~1_combout )) # (\display_pc|Mux4~21_combout ))) # (\display_pc|Mux14~0_combout  & 
// (((\ins_mem|memory~0_combout  & !\display_pc|Mux14~1_combout )))) ) ) ) # ( !\ins_mem|memory~10_combout  & ( \ins_mem|memory~15_combout  & ( (\display_pc|Mux4~21_combout  & (!\display_pc|Mux14~0_combout  & !\display_pc|Mux14~1_combout )) ) ) ) # ( 
// \ins_mem|memory~10_combout  & ( !\ins_mem|memory~15_combout  & ( (!\display_pc|Mux14~1_combout  & ((!\display_pc|Mux14~0_combout  & (\display_pc|Mux4~21_combout )) # (\display_pc|Mux14~0_combout  & ((\ins_mem|memory~0_combout ))))) ) ) ) # ( 
// !\ins_mem|memory~10_combout  & ( !\ins_mem|memory~15_combout  & ( (\display_pc|Mux4~21_combout  & (!\display_pc|Mux14~0_combout  & !\display_pc|Mux14~1_combout )) ) ) )

	.dataa(!\display_pc|Mux4~21_combout ),
	.datab(!\ins_mem|memory~0_combout ),
	.datac(!\display_pc|Mux14~0_combout ),
	.datad(!\display_pc|Mux14~1_combout ),
	.datae(!\ins_mem|memory~10_combout ),
	.dataf(!\ins_mem|memory~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux4~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux4~22 .extended_lut = "off";
defparam \display_pc|Mux4~22 .lut_mask = 64'h50005300500053F0;
defparam \display_pc|Mux4~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y7_N42
cyclonev_lcell_comb \display_pc|Mux7~1 (
// Equation(s):
// \display_pc|Mux7~1_combout  = ( \address_register[0]~input_o  & ( \mem_reg|registers[5][24]~q  & ( (\sel[0]~input_o ) # (\mem_reg|registers[5][8]~q ) ) ) ) # ( !\address_register[0]~input_o  & ( \mem_reg|registers[5][24]~q  & ( (!\sel[0]~input_o  & 
// (\mem_reg|registers[4][8]~DUPLICATE_q )) # (\sel[0]~input_o  & ((\mem_reg|registers[4][24]~DUPLICATE_q ))) ) ) ) # ( \address_register[0]~input_o  & ( !\mem_reg|registers[5][24]~q  & ( (\mem_reg|registers[5][8]~q  & !\sel[0]~input_o ) ) ) ) # ( 
// !\address_register[0]~input_o  & ( !\mem_reg|registers[5][24]~q  & ( (!\sel[0]~input_o  & (\mem_reg|registers[4][8]~DUPLICATE_q )) # (\sel[0]~input_o  & ((\mem_reg|registers[4][24]~DUPLICATE_q ))) ) ) )

	.dataa(!\mem_reg|registers[5][8]~q ),
	.datab(!\mem_reg|registers[4][8]~DUPLICATE_q ),
	.datac(!\mem_reg|registers[4][24]~DUPLICATE_q ),
	.datad(!\sel[0]~input_o ),
	.datae(!\address_register[0]~input_o ),
	.dataf(!\mem_reg|registers[5][24]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux7~1 .extended_lut = "off";
defparam \display_pc|Mux7~1 .lut_mask = 64'h330F5500330F55FF;
defparam \display_pc|Mux7~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y7_N18
cyclonev_lcell_comb \display_pc|Mux7~3 (
// Equation(s):
// \display_pc|Mux7~3_combout  = ( \address_register[0]~input_o  & ( \mem_reg|registers[7][24]~q  & ( (\sel[0]~input_o ) # (\mem_reg|registers[7][8]~q ) ) ) ) # ( !\address_register[0]~input_o  & ( \mem_reg|registers[7][24]~q  & ( (!\sel[0]~input_o  & 
// (\mem_reg|registers[6][8]~q )) # (\sel[0]~input_o  & ((\mem_reg|registers[6][24]~DUPLICATE_q ))) ) ) ) # ( \address_register[0]~input_o  & ( !\mem_reg|registers[7][24]~q  & ( (\mem_reg|registers[7][8]~q  & !\sel[0]~input_o ) ) ) ) # ( 
// !\address_register[0]~input_o  & ( !\mem_reg|registers[7][24]~q  & ( (!\sel[0]~input_o  & (\mem_reg|registers[6][8]~q )) # (\sel[0]~input_o  & ((\mem_reg|registers[6][24]~DUPLICATE_q ))) ) ) )

	.dataa(!\mem_reg|registers[6][8]~q ),
	.datab(!\mem_reg|registers[7][8]~q ),
	.datac(!\mem_reg|registers[6][24]~DUPLICATE_q ),
	.datad(!\sel[0]~input_o ),
	.datae(!\address_register[0]~input_o ),
	.dataf(!\mem_reg|registers[7][24]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux7~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux7~3 .extended_lut = "off";
defparam \display_pc|Mux7~3 .lut_mask = 64'h550F3300550F33FF;
defparam \display_pc|Mux7~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y6_N12
cyclonev_lcell_comb \display_pc|Mux7~2 (
// Equation(s):
// \display_pc|Mux7~2_combout  = ( \mem_reg|registers[3][8]~q  & ( \sel[0]~input_o  & ( (!\address_register[0]~input_o  & ((\mem_reg|registers[2][24]~q ))) # (\address_register[0]~input_o  & (\mem_reg|registers[3][24]~q )) ) ) ) # ( 
// !\mem_reg|registers[3][8]~q  & ( \sel[0]~input_o  & ( (!\address_register[0]~input_o  & ((\mem_reg|registers[2][24]~q ))) # (\address_register[0]~input_o  & (\mem_reg|registers[3][24]~q )) ) ) ) # ( \mem_reg|registers[3][8]~q  & ( !\sel[0]~input_o  & ( 
// (\address_register[0]~input_o ) # (\mem_reg|registers[2][8]~q ) ) ) ) # ( !\mem_reg|registers[3][8]~q  & ( !\sel[0]~input_o  & ( (\mem_reg|registers[2][8]~q  & !\address_register[0]~input_o ) ) ) )

	.dataa(!\mem_reg|registers[2][8]~q ),
	.datab(!\mem_reg|registers[3][24]~q ),
	.datac(!\address_register[0]~input_o ),
	.datad(!\mem_reg|registers[2][24]~q ),
	.datae(!\mem_reg|registers[3][8]~q ),
	.dataf(!\sel[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux7~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux7~2 .extended_lut = "off";
defparam \display_pc|Mux7~2 .lut_mask = 64'h50505F5F03F303F3;
defparam \display_pc|Mux7~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y7_N24
cyclonev_lcell_comb \display_pc|Mux7~0 (
// Equation(s):
// \display_pc|Mux7~0_combout  = ( \sel[0]~input_o  & ( (\address_register[0]~input_o  & \mem_reg|registers[1][24]~q ) ) ) # ( !\sel[0]~input_o  & ( (\address_register[0]~input_o  & \mem_reg|registers[1][8]~DUPLICATE_q ) ) )

	.dataa(!\address_register[0]~input_o ),
	.datab(!\mem_reg|registers[1][8]~DUPLICATE_q ),
	.datac(!\mem_reg|registers[1][24]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sel[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux7~0 .extended_lut = "off";
defparam \display_pc|Mux7~0 .lut_mask = 64'h1111111105050505;
defparam \display_pc|Mux7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y5_N54
cyclonev_lcell_comb \display_pc|Mux7~4 (
// Equation(s):
// \display_pc|Mux7~4_combout  = ( \display_pc|Mux7~0_combout  & ( \address_register[2]~input_o  & ( (!\address_register[1]~input_o  & (\display_pc|Mux7~1_combout )) # (\address_register[1]~input_o  & ((\display_pc|Mux7~3_combout ))) ) ) ) # ( 
// !\display_pc|Mux7~0_combout  & ( \address_register[2]~input_o  & ( (!\address_register[1]~input_o  & (\display_pc|Mux7~1_combout )) # (\address_register[1]~input_o  & ((\display_pc|Mux7~3_combout ))) ) ) ) # ( \display_pc|Mux7~0_combout  & ( 
// !\address_register[2]~input_o  & ( (!\address_register[1]~input_o ) # (\display_pc|Mux7~2_combout ) ) ) ) # ( !\display_pc|Mux7~0_combout  & ( !\address_register[2]~input_o  & ( (\display_pc|Mux7~2_combout  & \address_register[1]~input_o ) ) ) )

	.dataa(!\display_pc|Mux7~1_combout ),
	.datab(!\display_pc|Mux7~3_combout ),
	.datac(!\display_pc|Mux7~2_combout ),
	.datad(!\address_register[1]~input_o ),
	.datae(!\display_pc|Mux7~0_combout ),
	.dataf(!\address_register[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux7~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux7~4 .extended_lut = "off";
defparam \display_pc|Mux7~4 .lut_mask = 64'h000FFF0F55335533;
defparam \display_pc|Mux7~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y3_N26
dffeas \mem_reg|registers[24][8]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux23~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[24][8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[24][8]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_reg|registers[24][8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N27
cyclonev_lcell_comb \display_pc|Mux7~15 (
// Equation(s):
// \display_pc|Mux7~15_combout  = ( \mem_reg|registers[25][8]~q  & ( \address_register[2]~input_o  & ( (!\address_register[0]~input_o  & (\mem_reg|registers[28][8]~q )) # (\address_register[0]~input_o  & ((\mem_reg|registers[29][8]~q ))) ) ) ) # ( 
// !\mem_reg|registers[25][8]~q  & ( \address_register[2]~input_o  & ( (!\address_register[0]~input_o  & (\mem_reg|registers[28][8]~q )) # (\address_register[0]~input_o  & ((\mem_reg|registers[29][8]~q ))) ) ) ) # ( \mem_reg|registers[25][8]~q  & ( 
// !\address_register[2]~input_o  & ( (\address_register[0]~input_o ) # (\mem_reg|registers[24][8]~DUPLICATE_q ) ) ) ) # ( !\mem_reg|registers[25][8]~q  & ( !\address_register[2]~input_o  & ( (\mem_reg|registers[24][8]~DUPLICATE_q  & 
// !\address_register[0]~input_o ) ) ) )

	.dataa(!\mem_reg|registers[28][8]~q ),
	.datab(!\mem_reg|registers[24][8]~DUPLICATE_q ),
	.datac(!\address_register[0]~input_o ),
	.datad(!\mem_reg|registers[29][8]~q ),
	.datae(!\mem_reg|registers[25][8]~q ),
	.dataf(!\address_register[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux7~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux7~15 .extended_lut = "off";
defparam \display_pc|Mux7~15 .lut_mask = 64'h30303F3F505F505F;
defparam \display_pc|Mux7~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y5_N31
dffeas \mem_reg|registers[27][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux23~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[27][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[27][8] .is_wysiwyg = "true";
defparam \mem_reg|registers[27][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y7_N14
dffeas \mem_reg|registers[30][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux23~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[30][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[30][8] .is_wysiwyg = "true";
defparam \mem_reg|registers[30][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y7_N8
dffeas \mem_reg|registers[26][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux23~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[26][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[26][8] .is_wysiwyg = "true";
defparam \mem_reg|registers[26][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y7_N54
cyclonev_lcell_comb \display_pc|Mux7~17 (
// Equation(s):
// \display_pc|Mux7~17_combout  = ( \mem_reg|registers[31][8]~q  & ( \mem_reg|registers[26][8]~q  & ( (!\address_register[0]~input_o  & ((!\address_register[2]~input_o ) # ((\mem_reg|registers[30][8]~q )))) # (\address_register[0]~input_o  & 
// (((\mem_reg|registers[27][8]~q )) # (\address_register[2]~input_o ))) ) ) ) # ( !\mem_reg|registers[31][8]~q  & ( \mem_reg|registers[26][8]~q  & ( (!\address_register[0]~input_o  & ((!\address_register[2]~input_o ) # ((\mem_reg|registers[30][8]~q )))) # 
// (\address_register[0]~input_o  & (!\address_register[2]~input_o  & (\mem_reg|registers[27][8]~q ))) ) ) ) # ( \mem_reg|registers[31][8]~q  & ( !\mem_reg|registers[26][8]~q  & ( (!\address_register[0]~input_o  & (\address_register[2]~input_o  & 
// ((\mem_reg|registers[30][8]~q )))) # (\address_register[0]~input_o  & (((\mem_reg|registers[27][8]~q )) # (\address_register[2]~input_o ))) ) ) ) # ( !\mem_reg|registers[31][8]~q  & ( !\mem_reg|registers[26][8]~q  & ( (!\address_register[0]~input_o  & 
// (\address_register[2]~input_o  & ((\mem_reg|registers[30][8]~q )))) # (\address_register[0]~input_o  & (!\address_register[2]~input_o  & (\mem_reg|registers[27][8]~q ))) ) ) )

	.dataa(!\address_register[0]~input_o ),
	.datab(!\address_register[2]~input_o ),
	.datac(!\mem_reg|registers[27][8]~q ),
	.datad(!\mem_reg|registers[30][8]~q ),
	.datae(!\mem_reg|registers[31][8]~q ),
	.dataf(!\mem_reg|registers[26][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux7~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux7~17 .extended_lut = "off";
defparam \display_pc|Mux7~17 .lut_mask = 64'h042615378CAE9DBF;
defparam \display_pc|Mux7~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N39
cyclonev_lcell_comb \display_pc|Mux7~18 (
// Equation(s):
// \display_pc|Mux7~18_combout  = ( \mem_reg|registers[26][24]~q  & ( \address_register[2]~input_o  & ( (!\address_register[0]~input_o  & ((\mem_reg|registers[30][24]~q ))) # (\address_register[0]~input_o  & (\mem_reg|registers[31][24]~q )) ) ) ) # ( 
// !\mem_reg|registers[26][24]~q  & ( \address_register[2]~input_o  & ( (!\address_register[0]~input_o  & ((\mem_reg|registers[30][24]~q ))) # (\address_register[0]~input_o  & (\mem_reg|registers[31][24]~q )) ) ) ) # ( \mem_reg|registers[26][24]~q  & ( 
// !\address_register[2]~input_o  & ( (!\address_register[0]~input_o ) # (\mem_reg|registers[27][24]~q ) ) ) ) # ( !\mem_reg|registers[26][24]~q  & ( !\address_register[2]~input_o  & ( (\address_register[0]~input_o  & \mem_reg|registers[27][24]~q ) ) ) )

	.dataa(!\mem_reg|registers[31][24]~q ),
	.datab(!\address_register[0]~input_o ),
	.datac(!\mem_reg|registers[30][24]~q ),
	.datad(!\mem_reg|registers[27][24]~q ),
	.datae(!\mem_reg|registers[26][24]~q ),
	.dataf(!\address_register[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux7~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux7~18 .extended_lut = "off";
defparam \display_pc|Mux7~18 .lut_mask = 64'h0033CCFF1D1D1D1D;
defparam \display_pc|Mux7~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N54
cyclonev_lcell_comb \display_pc|Mux7~16 (
// Equation(s):
// \display_pc|Mux7~16_combout  = ( \mem_reg|registers[25][24]~q  & ( \address_register[0]~input_o  & ( (!\address_register[2]~input_o ) # (\mem_reg|registers[29][24]~q ) ) ) ) # ( !\mem_reg|registers[25][24]~q  & ( \address_register[0]~input_o  & ( 
// (\mem_reg|registers[29][24]~q  & \address_register[2]~input_o ) ) ) ) # ( \mem_reg|registers[25][24]~q  & ( !\address_register[0]~input_o  & ( (!\address_register[2]~input_o  & ((\mem_reg|registers[24][24]~q ))) # (\address_register[2]~input_o  & 
// (\mem_reg|registers[28][24]~q )) ) ) ) # ( !\mem_reg|registers[25][24]~q  & ( !\address_register[0]~input_o  & ( (!\address_register[2]~input_o  & ((\mem_reg|registers[24][24]~q ))) # (\address_register[2]~input_o  & (\mem_reg|registers[28][24]~q )) ) ) )

	.dataa(!\mem_reg|registers[28][24]~q ),
	.datab(!\mem_reg|registers[24][24]~q ),
	.datac(!\mem_reg|registers[29][24]~q ),
	.datad(!\address_register[2]~input_o ),
	.datae(!\mem_reg|registers[25][24]~q ),
	.dataf(!\address_register[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux7~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux7~16 .extended_lut = "off";
defparam \display_pc|Mux7~16 .lut_mask = 64'h33553355000FFF0F;
defparam \display_pc|Mux7~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N42
cyclonev_lcell_comb \display_pc|Mux7~19 (
// Equation(s):
// \display_pc|Mux7~19_combout  = ( \display_pc|Mux7~16_combout  & ( \address_register[1]~input_o  & ( (!\sel[0]~input_o  & (\display_pc|Mux7~17_combout )) # (\sel[0]~input_o  & ((\display_pc|Mux7~18_combout ))) ) ) ) # ( !\display_pc|Mux7~16_combout  & ( 
// \address_register[1]~input_o  & ( (!\sel[0]~input_o  & (\display_pc|Mux7~17_combout )) # (\sel[0]~input_o  & ((\display_pc|Mux7~18_combout ))) ) ) ) # ( \display_pc|Mux7~16_combout  & ( !\address_register[1]~input_o  & ( (\sel[0]~input_o ) # 
// (\display_pc|Mux7~15_combout ) ) ) ) # ( !\display_pc|Mux7~16_combout  & ( !\address_register[1]~input_o  & ( (\display_pc|Mux7~15_combout  & !\sel[0]~input_o ) ) ) )

	.dataa(!\display_pc|Mux7~15_combout ),
	.datab(!\display_pc|Mux7~17_combout ),
	.datac(!\sel[0]~input_o ),
	.datad(!\display_pc|Mux7~18_combout ),
	.datae(!\display_pc|Mux7~16_combout ),
	.dataf(!\address_register[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux7~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux7~19 .extended_lut = "off";
defparam \display_pc|Mux7~19 .lut_mask = 64'h50505F5F303F303F;
defparam \display_pc|Mux7~19 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y9_N0
cyclonev_lcell_comb \display_pc|Mux7~7 (
// Equation(s):
// \display_pc|Mux7~7_combout  = ( \address_register[1]~input_o  & ( \address_register[2]~input_o  & ( \mem_reg|registers[14][24]~q  ) ) ) # ( !\address_register[1]~input_o  & ( \address_register[2]~input_o  & ( \mem_reg|registers[12][24]~q  ) ) ) # ( 
// \address_register[1]~input_o  & ( !\address_register[2]~input_o  & ( \mem_reg|registers[10][24]~DUPLICATE_q  ) ) ) # ( !\address_register[1]~input_o  & ( !\address_register[2]~input_o  & ( \mem_reg|registers[8][24]~q  ) ) )

	.dataa(!\mem_reg|registers[8][24]~q ),
	.datab(!\mem_reg|registers[10][24]~DUPLICATE_q ),
	.datac(!\mem_reg|registers[12][24]~q ),
	.datad(!\mem_reg|registers[14][24]~q ),
	.datae(!\address_register[1]~input_o ),
	.dataf(!\address_register[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux7~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux7~7 .extended_lut = "off";
defparam \display_pc|Mux7~7 .lut_mask = 64'h555533330F0F00FF;
defparam \display_pc|Mux7~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y7_N36
cyclonev_lcell_comb \display_pc|Mux7~6 (
// Equation(s):
// \display_pc|Mux7~6_combout  = ( \mem_reg|registers[9][8]~q  & ( \mem_reg|registers[13][8]~q  & ( (!\address_register[1]~input_o ) # ((!\address_register[2]~input_o  & (\mem_reg|registers[11][8]~q )) # (\address_register[2]~input_o  & 
// ((\mem_reg|registers[15][8]~q )))) ) ) ) # ( !\mem_reg|registers[9][8]~q  & ( \mem_reg|registers[13][8]~q  & ( (!\address_register[1]~input_o  & (\address_register[2]~input_o )) # (\address_register[1]~input_o  & ((!\address_register[2]~input_o  & 
// (\mem_reg|registers[11][8]~q )) # (\address_register[2]~input_o  & ((\mem_reg|registers[15][8]~q ))))) ) ) ) # ( \mem_reg|registers[9][8]~q  & ( !\mem_reg|registers[13][8]~q  & ( (!\address_register[1]~input_o  & (!\address_register[2]~input_o )) # 
// (\address_register[1]~input_o  & ((!\address_register[2]~input_o  & (\mem_reg|registers[11][8]~q )) # (\address_register[2]~input_o  & ((\mem_reg|registers[15][8]~q ))))) ) ) ) # ( !\mem_reg|registers[9][8]~q  & ( !\mem_reg|registers[13][8]~q  & ( 
// (\address_register[1]~input_o  & ((!\address_register[2]~input_o  & (\mem_reg|registers[11][8]~q )) # (\address_register[2]~input_o  & ((\mem_reg|registers[15][8]~q ))))) ) ) )

	.dataa(!\address_register[1]~input_o ),
	.datab(!\address_register[2]~input_o ),
	.datac(!\mem_reg|registers[11][8]~q ),
	.datad(!\mem_reg|registers[15][8]~q ),
	.datae(!\mem_reg|registers[9][8]~q ),
	.dataf(!\mem_reg|registers[13][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux7~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux7~6 .extended_lut = "off";
defparam \display_pc|Mux7~6 .lut_mask = 64'h04158C9D2637AEBF;
defparam \display_pc|Mux7~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y7_N2
dffeas \mem_reg|registers[8][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_reg|registers[8][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[8][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[8][8] .is_wysiwyg = "true";
defparam \mem_reg|registers[8][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y7_N15
cyclonev_lcell_comb \display_pc|Mux7~5 (
// Equation(s):
// \display_pc|Mux7~5_combout  = ( \mem_reg|registers[8][8]~q  & ( \mem_reg|registers[14][8]~DUPLICATE_q  & ( (!\address_register[1]~input_o  & ((!\address_register[2]~input_o ) # ((\mem_reg|registers[12][8]~q )))) # (\address_register[1]~input_o  & 
// (((\mem_reg|registers[10][8]~q )) # (\address_register[2]~input_o ))) ) ) ) # ( !\mem_reg|registers[8][8]~q  & ( \mem_reg|registers[14][8]~DUPLICATE_q  & ( (!\address_register[1]~input_o  & (\address_register[2]~input_o  & (\mem_reg|registers[12][8]~q ))) 
// # (\address_register[1]~input_o  & (((\mem_reg|registers[10][8]~q )) # (\address_register[2]~input_o ))) ) ) ) # ( \mem_reg|registers[8][8]~q  & ( !\mem_reg|registers[14][8]~DUPLICATE_q  & ( (!\address_register[1]~input_o  & 
// ((!\address_register[2]~input_o ) # ((\mem_reg|registers[12][8]~q )))) # (\address_register[1]~input_o  & (!\address_register[2]~input_o  & ((\mem_reg|registers[10][8]~q )))) ) ) ) # ( !\mem_reg|registers[8][8]~q  & ( 
// !\mem_reg|registers[14][8]~DUPLICATE_q  & ( (!\address_register[1]~input_o  & (\address_register[2]~input_o  & (\mem_reg|registers[12][8]~q ))) # (\address_register[1]~input_o  & (!\address_register[2]~input_o  & ((\mem_reg|registers[10][8]~q )))) ) ) )

	.dataa(!\address_register[1]~input_o ),
	.datab(!\address_register[2]~input_o ),
	.datac(!\mem_reg|registers[12][8]~q ),
	.datad(!\mem_reg|registers[10][8]~q ),
	.datae(!\mem_reg|registers[8][8]~q ),
	.dataf(!\mem_reg|registers[14][8]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux7~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux7~5 .extended_lut = "off";
defparam \display_pc|Mux7~5 .lut_mask = 64'h02468ACE13579BDF;
defparam \display_pc|Mux7~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y9_N42
cyclonev_lcell_comb \display_pc|Mux7~8 (
// Equation(s):
// \display_pc|Mux7~8_combout  = ( \mem_reg|registers[9][24]~q  & ( \mem_reg|registers[11][24]~q  & ( (!\address_register[2]~input_o ) # ((!\address_register[1]~input_o  & ((\mem_reg|registers[13][24]~q ))) # (\address_register[1]~input_o  & 
// (\mem_reg|registers[15][24]~q ))) ) ) ) # ( !\mem_reg|registers[9][24]~q  & ( \mem_reg|registers[11][24]~q  & ( (!\address_register[2]~input_o  & (((\address_register[1]~input_o )))) # (\address_register[2]~input_o  & ((!\address_register[1]~input_o  & 
// ((\mem_reg|registers[13][24]~q ))) # (\address_register[1]~input_o  & (\mem_reg|registers[15][24]~q )))) ) ) ) # ( \mem_reg|registers[9][24]~q  & ( !\mem_reg|registers[11][24]~q  & ( (!\address_register[2]~input_o  & (((!\address_register[1]~input_o )))) 
// # (\address_register[2]~input_o  & ((!\address_register[1]~input_o  & ((\mem_reg|registers[13][24]~q ))) # (\address_register[1]~input_o  & (\mem_reg|registers[15][24]~q )))) ) ) ) # ( !\mem_reg|registers[9][24]~q  & ( !\mem_reg|registers[11][24]~q  & ( 
// (\address_register[2]~input_o  & ((!\address_register[1]~input_o  & ((\mem_reg|registers[13][24]~q ))) # (\address_register[1]~input_o  & (\mem_reg|registers[15][24]~q )))) ) ) )

	.dataa(!\mem_reg|registers[15][24]~q ),
	.datab(!\address_register[2]~input_o ),
	.datac(!\address_register[1]~input_o ),
	.datad(!\mem_reg|registers[13][24]~q ),
	.datae(!\mem_reg|registers[9][24]~q ),
	.dataf(!\mem_reg|registers[11][24]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux7~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux7~8 .extended_lut = "off";
defparam \display_pc|Mux7~8 .lut_mask = 64'h0131C1F10D3DCDFD;
defparam \display_pc|Mux7~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y9_N24
cyclonev_lcell_comb \display_pc|Mux7~9 (
// Equation(s):
// \display_pc|Mux7~9_combout  = ( \sel[0]~input_o  & ( \display_pc|Mux7~8_combout  & ( (\address_register[0]~input_o ) # (\display_pc|Mux7~7_combout ) ) ) ) # ( !\sel[0]~input_o  & ( \display_pc|Mux7~8_combout  & ( (!\address_register[0]~input_o  & 
// ((\display_pc|Mux7~5_combout ))) # (\address_register[0]~input_o  & (\display_pc|Mux7~6_combout )) ) ) ) # ( \sel[0]~input_o  & ( !\display_pc|Mux7~8_combout  & ( (\display_pc|Mux7~7_combout  & !\address_register[0]~input_o ) ) ) ) # ( !\sel[0]~input_o  & 
// ( !\display_pc|Mux7~8_combout  & ( (!\address_register[0]~input_o  & ((\display_pc|Mux7~5_combout ))) # (\address_register[0]~input_o  & (\display_pc|Mux7~6_combout )) ) ) )

	.dataa(!\display_pc|Mux7~7_combout ),
	.datab(!\display_pc|Mux7~6_combout ),
	.datac(!\address_register[0]~input_o ),
	.datad(!\display_pc|Mux7~5_combout ),
	.datae(!\sel[0]~input_o ),
	.dataf(!\display_pc|Mux7~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux7~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux7~9 .extended_lut = "off";
defparam \display_pc|Mux7~9 .lut_mask = 64'h03F3505003F35F5F;
defparam \display_pc|Mux7~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y5_N20
dffeas \mem_reg|registers[21][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_reg|registers[21][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[21][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[21][8] .is_wysiwyg = "true";
defparam \mem_reg|registers[21][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y5_N24
cyclonev_lcell_comb \display_pc|Mux7~11 (
// Equation(s):
// \display_pc|Mux7~11_combout  = ( \mem_reg|registers[19][8]~q  & ( \address_register[2]~input_o  & ( (!\address_register[1]~input_o  & ((\mem_reg|registers[21][8]~q ))) # (\address_register[1]~input_o  & (\mem_reg|registers[23][8]~q )) ) ) ) # ( 
// !\mem_reg|registers[19][8]~q  & ( \address_register[2]~input_o  & ( (!\address_register[1]~input_o  & ((\mem_reg|registers[21][8]~q ))) # (\address_register[1]~input_o  & (\mem_reg|registers[23][8]~q )) ) ) ) # ( \mem_reg|registers[19][8]~q  & ( 
// !\address_register[2]~input_o  & ( (\address_register[1]~input_o ) # (\mem_reg|registers[17][8]~q ) ) ) ) # ( !\mem_reg|registers[19][8]~q  & ( !\address_register[2]~input_o  & ( (\mem_reg|registers[17][8]~q  & !\address_register[1]~input_o ) ) ) )

	.dataa(!\mem_reg|registers[23][8]~q ),
	.datab(!\mem_reg|registers[17][8]~q ),
	.datac(!\mem_reg|registers[21][8]~q ),
	.datad(!\address_register[1]~input_o ),
	.datae(!\mem_reg|registers[19][8]~q ),
	.dataf(!\address_register[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux7~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux7~11 .extended_lut = "off";
defparam \display_pc|Mux7~11 .lut_mask = 64'h330033FF0F550F55;
defparam \display_pc|Mux7~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y5_N39
cyclonev_lcell_comb \display_pc|Mux7~12 (
// Equation(s):
// \display_pc|Mux7~12_combout  = ( \mem_reg|registers[16][24]~q  & ( \mem_reg|registers[18][24]~q  & ( (!\address_register[2]~input_o ) # ((!\address_register[1]~input_o  & (\mem_reg|registers[20][24]~q )) # (\address_register[1]~input_o  & 
// ((\mem_reg|registers[22][24]~q )))) ) ) ) # ( !\mem_reg|registers[16][24]~q  & ( \mem_reg|registers[18][24]~q  & ( (!\address_register[1]~input_o  & (\mem_reg|registers[20][24]~q  & (\address_register[2]~input_o ))) # (\address_register[1]~input_o  & 
// (((!\address_register[2]~input_o ) # (\mem_reg|registers[22][24]~q )))) ) ) ) # ( \mem_reg|registers[16][24]~q  & ( !\mem_reg|registers[18][24]~q  & ( (!\address_register[1]~input_o  & (((!\address_register[2]~input_o )) # (\mem_reg|registers[20][24]~q 
// ))) # (\address_register[1]~input_o  & (((\address_register[2]~input_o  & \mem_reg|registers[22][24]~q )))) ) ) ) # ( !\mem_reg|registers[16][24]~q  & ( !\mem_reg|registers[18][24]~q  & ( (\address_register[2]~input_o  & ((!\address_register[1]~input_o  & 
// (\mem_reg|registers[20][24]~q )) # (\address_register[1]~input_o  & ((\mem_reg|registers[22][24]~q ))))) ) ) )

	.dataa(!\mem_reg|registers[20][24]~q ),
	.datab(!\address_register[1]~input_o ),
	.datac(!\address_register[2]~input_o ),
	.datad(!\mem_reg|registers[22][24]~q ),
	.datae(!\mem_reg|registers[16][24]~q ),
	.dataf(!\mem_reg|registers[18][24]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux7~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux7~12 .extended_lut = "off";
defparam \display_pc|Mux7~12 .lut_mask = 64'h0407C4C73437F4F7;
defparam \display_pc|Mux7~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y5_N48
cyclonev_lcell_comb \display_pc|Mux7~13 (
// Equation(s):
// \display_pc|Mux7~13_combout  = ( \mem_reg|registers[23][24]~q  & ( \mem_reg|registers[21][24]~q  & ( ((!\address_register[1]~input_o  & ((\mem_reg|registers[17][24]~q ))) # (\address_register[1]~input_o  & (\mem_reg|registers[19][24]~q ))) # 
// (\address_register[2]~input_o ) ) ) ) # ( !\mem_reg|registers[23][24]~q  & ( \mem_reg|registers[21][24]~q  & ( (!\address_register[1]~input_o  & (((\address_register[2]~input_o ) # (\mem_reg|registers[17][24]~q )))) # (\address_register[1]~input_o  & 
// (\mem_reg|registers[19][24]~q  & ((!\address_register[2]~input_o )))) ) ) ) # ( \mem_reg|registers[23][24]~q  & ( !\mem_reg|registers[21][24]~q  & ( (!\address_register[1]~input_o  & (((\mem_reg|registers[17][24]~q  & !\address_register[2]~input_o )))) # 
// (\address_register[1]~input_o  & (((\address_register[2]~input_o )) # (\mem_reg|registers[19][24]~q ))) ) ) ) # ( !\mem_reg|registers[23][24]~q  & ( !\mem_reg|registers[21][24]~q  & ( (!\address_register[2]~input_o  & ((!\address_register[1]~input_o  & 
// ((\mem_reg|registers[17][24]~q ))) # (\address_register[1]~input_o  & (\mem_reg|registers[19][24]~q )))) ) ) )

	.dataa(!\address_register[1]~input_o ),
	.datab(!\mem_reg|registers[19][24]~q ),
	.datac(!\mem_reg|registers[17][24]~q ),
	.datad(!\address_register[2]~input_o ),
	.datae(!\mem_reg|registers[23][24]~q ),
	.dataf(!\mem_reg|registers[21][24]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux7~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux7~13 .extended_lut = "off";
defparam \display_pc|Mux7~13 .lut_mask = 64'h1B001B551BAA1BFF;
defparam \display_pc|Mux7~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y5_N58
dffeas \mem_reg|registers[18][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_reg|registers[18][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[18][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[18][8] .is_wysiwyg = "true";
defparam \mem_reg|registers[18][8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y3_N51
cyclonev_lcell_comb \display_pc|Mux7~10 (
// Equation(s):
// \display_pc|Mux7~10_combout  = ( \mem_reg|registers[22][8]~q  & ( \mem_reg|registers[16][8]~q  & ( (!\address_register[2]~input_o  & (((!\address_register[1]~input_o ) # (\mem_reg|registers[18][8]~q )))) # (\address_register[2]~input_o  & 
// (((\address_register[1]~input_o )) # (\mem_reg|registers[20][8]~q ))) ) ) ) # ( !\mem_reg|registers[22][8]~q  & ( \mem_reg|registers[16][8]~q  & ( (!\address_register[2]~input_o  & (((!\address_register[1]~input_o ) # (\mem_reg|registers[18][8]~q )))) # 
// (\address_register[2]~input_o  & (\mem_reg|registers[20][8]~q  & ((!\address_register[1]~input_o )))) ) ) ) # ( \mem_reg|registers[22][8]~q  & ( !\mem_reg|registers[16][8]~q  & ( (!\address_register[2]~input_o  & (((\mem_reg|registers[18][8]~q  & 
// \address_register[1]~input_o )))) # (\address_register[2]~input_o  & (((\address_register[1]~input_o )) # (\mem_reg|registers[20][8]~q ))) ) ) ) # ( !\mem_reg|registers[22][8]~q  & ( !\mem_reg|registers[16][8]~q  & ( (!\address_register[2]~input_o  & 
// (((\mem_reg|registers[18][8]~q  & \address_register[1]~input_o )))) # (\address_register[2]~input_o  & (\mem_reg|registers[20][8]~q  & ((!\address_register[1]~input_o )))) ) ) )

	.dataa(!\mem_reg|registers[20][8]~q ),
	.datab(!\mem_reg|registers[18][8]~q ),
	.datac(!\address_register[2]~input_o ),
	.datad(!\address_register[1]~input_o ),
	.datae(!\mem_reg|registers[22][8]~q ),
	.dataf(!\mem_reg|registers[16][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux7~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux7~10 .extended_lut = "off";
defparam \display_pc|Mux7~10 .lut_mask = 64'h0530053FF530F53F;
defparam \display_pc|Mux7~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y5_N33
cyclonev_lcell_comb \display_pc|Mux7~14 (
// Equation(s):
// \display_pc|Mux7~14_combout  = ( \display_pc|Mux7~13_combout  & ( \display_pc|Mux7~10_combout  & ( (!\address_register[0]~input_o  & (((!\sel[0]~input_o ) # (\display_pc|Mux7~12_combout )))) # (\address_register[0]~input_o  & (((\sel[0]~input_o )) # 
// (\display_pc|Mux7~11_combout ))) ) ) ) # ( !\display_pc|Mux7~13_combout  & ( \display_pc|Mux7~10_combout  & ( (!\address_register[0]~input_o  & (((!\sel[0]~input_o ) # (\display_pc|Mux7~12_combout )))) # (\address_register[0]~input_o  & 
// (\display_pc|Mux7~11_combout  & ((!\sel[0]~input_o )))) ) ) ) # ( \display_pc|Mux7~13_combout  & ( !\display_pc|Mux7~10_combout  & ( (!\address_register[0]~input_o  & (((\display_pc|Mux7~12_combout  & \sel[0]~input_o )))) # (\address_register[0]~input_o  
// & (((\sel[0]~input_o )) # (\display_pc|Mux7~11_combout ))) ) ) ) # ( !\display_pc|Mux7~13_combout  & ( !\display_pc|Mux7~10_combout  & ( (!\address_register[0]~input_o  & (((\display_pc|Mux7~12_combout  & \sel[0]~input_o )))) # 
// (\address_register[0]~input_o  & (\display_pc|Mux7~11_combout  & ((!\sel[0]~input_o )))) ) ) )

	.dataa(!\display_pc|Mux7~11_combout ),
	.datab(!\display_pc|Mux7~12_combout ),
	.datac(!\address_register[0]~input_o ),
	.datad(!\sel[0]~input_o ),
	.datae(!\display_pc|Mux7~13_combout ),
	.dataf(!\display_pc|Mux7~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux7~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux7~14 .extended_lut = "off";
defparam \display_pc|Mux7~14 .lut_mask = 64'h0530053FF530F53F;
defparam \display_pc|Mux7~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y9_N12
cyclonev_lcell_comb \display_pc|Mux7~20 (
// Equation(s):
// \display_pc|Mux7~20_combout  = ( \display_pc|Mux7~9_combout  & ( \display_pc|Mux7~14_combout  & ( (!\address_register[3]~input_o  & (((\address_register[4]~input_o )) # (\display_pc|Mux7~4_combout ))) # (\address_register[3]~input_o  & 
// (((!\address_register[4]~input_o ) # (\display_pc|Mux7~19_combout )))) ) ) ) # ( !\display_pc|Mux7~9_combout  & ( \display_pc|Mux7~14_combout  & ( (!\address_register[3]~input_o  & (((\address_register[4]~input_o )) # (\display_pc|Mux7~4_combout ))) # 
// (\address_register[3]~input_o  & (((\display_pc|Mux7~19_combout  & \address_register[4]~input_o )))) ) ) ) # ( \display_pc|Mux7~9_combout  & ( !\display_pc|Mux7~14_combout  & ( (!\address_register[3]~input_o  & (\display_pc|Mux7~4_combout  & 
// ((!\address_register[4]~input_o )))) # (\address_register[3]~input_o  & (((!\address_register[4]~input_o ) # (\display_pc|Mux7~19_combout )))) ) ) ) # ( !\display_pc|Mux7~9_combout  & ( !\display_pc|Mux7~14_combout  & ( (!\address_register[3]~input_o  & 
// (\display_pc|Mux7~4_combout  & ((!\address_register[4]~input_o )))) # (\address_register[3]~input_o  & (((\display_pc|Mux7~19_combout  & \address_register[4]~input_o )))) ) ) )

	.dataa(!\display_pc|Mux7~4_combout ),
	.datab(!\address_register[3]~input_o ),
	.datac(!\display_pc|Mux7~19_combout ),
	.datad(!\address_register[4]~input_o ),
	.datae(!\display_pc|Mux7~9_combout ),
	.dataf(!\display_pc|Mux7~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux7~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux7~20 .extended_lut = "off";
defparam \display_pc|Mux7~20 .lut_mask = 64'h4403770344CF77CF;
defparam \display_pc|Mux7~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y15_N24
cyclonev_lcell_comb \display_pc|Mux7~21 (
// Equation(s):
// \display_pc|Mux7~21_combout  = ( \p|pc[24]~DUPLICATE_q  & ( (!\sel[1]~input_o  & (((\p|pc[8]~DUPLICATE_q )) # (\sel[0]~input_o ))) # (\sel[1]~input_o  & (((\display_pc|Mux7~20_combout )))) ) ) # ( !\p|pc[24]~DUPLICATE_q  & ( (!\sel[1]~input_o  & 
// (!\sel[0]~input_o  & ((\p|pc[8]~DUPLICATE_q )))) # (\sel[1]~input_o  & (((\display_pc|Mux7~20_combout )))) ) )

	.dataa(!\sel[1]~input_o ),
	.datab(!\sel[0]~input_o ),
	.datac(!\display_pc|Mux7~20_combout ),
	.datad(!\p|pc[8]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\p|pc[24]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux7~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux7~21 .extended_lut = "off";
defparam \display_pc|Mux7~21 .lut_mask = 64'h058D058D27AF27AF;
defparam \display_pc|Mux7~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y15_N42
cyclonev_lcell_comb \display_pc|Mux7~22 (
// Equation(s):
// \display_pc|Mux7~22_combout  = ( \ins_mem|memory~9_combout  & ( (!\display_pc|Mux14~1_combout  & ((!\display_pc|Mux14~0_combout  & (\display_pc|Mux7~21_combout )) # (\display_pc|Mux14~0_combout  & ((\ins_mem|memory~7_combout ))))) # 
// (\display_pc|Mux14~1_combout  & (!\display_pc|Mux14~0_combout )) ) ) # ( !\ins_mem|memory~9_combout  & ( (!\display_pc|Mux14~1_combout  & ((!\display_pc|Mux14~0_combout  & (\display_pc|Mux7~21_combout )) # (\display_pc|Mux14~0_combout  & 
// ((\ins_mem|memory~7_combout ))))) ) )

	.dataa(!\display_pc|Mux14~1_combout ),
	.datab(!\display_pc|Mux14~0_combout ),
	.datac(!\display_pc|Mux7~21_combout ),
	.datad(!\ins_mem|memory~7_combout ),
	.datae(gnd),
	.dataf(!\ins_mem|memory~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux7~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux7~22 .extended_lut = "off";
defparam \display_pc|Mux7~22 .lut_mask = 64'h082A082A4C6E4C6E;
defparam \display_pc|Mux7~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y15_N36
cyclonev_lcell_comb \display_pc|display1|WideOr6~0 (
// Equation(s):
// \display_pc|display1|WideOr6~0_combout  = ( \display_pc|Mux7~22_combout  & ( (!\display_pc|Mux6~23_combout  & (!\display_pc|Mux5~22_combout  $ (\display_pc|Mux4~22_combout ))) # (\display_pc|Mux6~23_combout  & (!\display_pc|Mux5~22_combout  & 
// \display_pc|Mux4~22_combout )) ) ) # ( !\display_pc|Mux7~22_combout  & ( (!\display_pc|Mux6~23_combout  & (\display_pc|Mux5~22_combout  & !\display_pc|Mux4~22_combout )) ) )

	.dataa(!\display_pc|Mux6~23_combout ),
	.datab(!\display_pc|Mux5~22_combout ),
	.datac(!\display_pc|Mux4~22_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\display_pc|Mux7~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|display1|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|display1|WideOr6~0 .extended_lut = "off";
defparam \display_pc|display1|WideOr6~0 .lut_mask = 64'h2020202086868686;
defparam \display_pc|display1|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y15_N39
cyclonev_lcell_comb \display_pc|display1|WideOr5~0 (
// Equation(s):
// \display_pc|display1|WideOr5~0_combout  = (!\display_pc|Mux6~23_combout  & (\display_pc|Mux5~22_combout  & (!\display_pc|Mux7~22_combout  $ (!\display_pc|Mux4~22_combout )))) # (\display_pc|Mux6~23_combout  & ((!\display_pc|Mux7~22_combout  & 
// (\display_pc|Mux5~22_combout )) # (\display_pc|Mux7~22_combout  & ((\display_pc|Mux4~22_combout )))))

	.dataa(!\display_pc|Mux6~23_combout ),
	.datab(!\display_pc|Mux5~22_combout ),
	.datac(!\display_pc|Mux7~22_combout ),
	.datad(!\display_pc|Mux4~22_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|display1|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|display1|WideOr5~0 .extended_lut = "off";
defparam \display_pc|display1|WideOr5~0 .lut_mask = 64'h1235123512351235;
defparam \display_pc|display1|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y15_N57
cyclonev_lcell_comb \display_pc|display1|WideOr4~0 (
// Equation(s):
// \display_pc|display1|WideOr4~0_combout  = (!\display_pc|Mux5~22_combout  & (\display_pc|Mux6~23_combout  & (!\display_pc|Mux7~22_combout  & !\display_pc|Mux4~22_combout ))) # (\display_pc|Mux5~22_combout  & (\display_pc|Mux4~22_combout  & 
// ((!\display_pc|Mux7~22_combout ) # (\display_pc|Mux6~23_combout ))))

	.dataa(!\display_pc|Mux6~23_combout ),
	.datab(!\display_pc|Mux5~22_combout ),
	.datac(!\display_pc|Mux7~22_combout ),
	.datad(!\display_pc|Mux4~22_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|display1|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|display1|WideOr4~0 .extended_lut = "off";
defparam \display_pc|display1|WideOr4~0 .lut_mask = 64'h4031403140314031;
defparam \display_pc|display1|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y15_N48
cyclonev_lcell_comb \display_pc|display1|WideOr3~0 (
// Equation(s):
// \display_pc|display1|WideOr3~0_combout  = ( \display_pc|Mux7~22_combout  & ( (!\display_pc|Mux6~23_combout  & (!\display_pc|Mux4~22_combout  & !\display_pc|Mux5~22_combout )) # (\display_pc|Mux6~23_combout  & ((\display_pc|Mux5~22_combout ))) ) ) # ( 
// !\display_pc|Mux7~22_combout  & ( (!\display_pc|Mux4~22_combout  & (!\display_pc|Mux6~23_combout  & \display_pc|Mux5~22_combout )) # (\display_pc|Mux4~22_combout  & (\display_pc|Mux6~23_combout  & !\display_pc|Mux5~22_combout )) ) )

	.dataa(gnd),
	.datab(!\display_pc|Mux4~22_combout ),
	.datac(!\display_pc|Mux6~23_combout ),
	.datad(!\display_pc|Mux5~22_combout ),
	.datae(gnd),
	.dataf(!\display_pc|Mux7~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|display1|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|display1|WideOr3~0 .extended_lut = "off";
defparam \display_pc|display1|WideOr3~0 .lut_mask = 64'h03C003C0C00FC00F;
defparam \display_pc|display1|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y15_N51
cyclonev_lcell_comb \display_pc|display1|WideOr2~0 (
// Equation(s):
// \display_pc|display1|WideOr2~0_combout  = ( \display_pc|Mux7~22_combout  & ( (!\display_pc|Mux4~22_combout ) # ((!\display_pc|Mux6~23_combout  & !\display_pc|Mux5~22_combout )) ) ) # ( !\display_pc|Mux7~22_combout  & ( (!\display_pc|Mux6~23_combout  & 
// (!\display_pc|Mux4~22_combout  & \display_pc|Mux5~22_combout )) ) )

	.dataa(!\display_pc|Mux6~23_combout ),
	.datab(!\display_pc|Mux4~22_combout ),
	.datac(!\display_pc|Mux5~22_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\display_pc|Mux7~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|display1|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|display1|WideOr2~0 .extended_lut = "off";
defparam \display_pc|display1|WideOr2~0 .lut_mask = 64'h08080808ECECECEC;
defparam \display_pc|display1|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y15_N0
cyclonev_lcell_comb \display_pc|display1|WideOr1~0 (
// Equation(s):
// \display_pc|display1|WideOr1~0_combout  = ( \display_pc|Mux7~22_combout  & ( !\display_pc|Mux4~22_combout  $ (((\display_pc|Mux5~22_combout  & !\display_pc|Mux6~23_combout ))) ) ) # ( !\display_pc|Mux7~22_combout  & ( (!\display_pc|Mux4~22_combout  & 
// (!\display_pc|Mux5~22_combout  & \display_pc|Mux6~23_combout )) ) )

	.dataa(!\display_pc|Mux4~22_combout ),
	.datab(!\display_pc|Mux5~22_combout ),
	.datac(!\display_pc|Mux6~23_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\display_pc|Mux7~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|display1|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|display1|WideOr1~0 .extended_lut = "off";
defparam \display_pc|display1|WideOr1~0 .lut_mask = 64'h080808089A9A9A9A;
defparam \display_pc|display1|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y15_N54
cyclonev_lcell_comb \display_pc|display1|WideOr0~0 (
// Equation(s):
// \display_pc|display1|WideOr0~0_combout  = ( \display_pc|Mux7~22_combout  & ( (!\display_pc|Mux6~23_combout  $ (!\display_pc|Mux5~22_combout )) # (\display_pc|Mux4~22_combout ) ) ) # ( !\display_pc|Mux7~22_combout  & ( (!\display_pc|Mux5~22_combout  $ 
// (!\display_pc|Mux4~22_combout )) # (\display_pc|Mux6~23_combout ) ) )

	.dataa(!\display_pc|Mux6~23_combout ),
	.datab(!\display_pc|Mux5~22_combout ),
	.datac(!\display_pc|Mux4~22_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\display_pc|Mux7~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|display1|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|display1|WideOr0~0 .extended_lut = "off";
defparam \display_pc|display1|WideOr0~0 .lut_mask = 64'h7D7D7D7D6F6F6F6F;
defparam \display_pc|display1|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y12_N36
cyclonev_lcell_comb \display_pc|Mux10~18 (
// Equation(s):
// \display_pc|Mux10~18_combout  = ( \mem_reg|registers[26][21]~q  & ( \address_register[2]~input_o  & ( (!\address_register[0]~input_o  & ((\mem_reg|registers[30][21]~q ))) # (\address_register[0]~input_o  & (\mem_reg|registers[31][21]~q )) ) ) ) # ( 
// !\mem_reg|registers[26][21]~q  & ( \address_register[2]~input_o  & ( (!\address_register[0]~input_o  & ((\mem_reg|registers[30][21]~q ))) # (\address_register[0]~input_o  & (\mem_reg|registers[31][21]~q )) ) ) ) # ( \mem_reg|registers[26][21]~q  & ( 
// !\address_register[2]~input_o  & ( (!\address_register[0]~input_o ) # (\mem_reg|registers[27][21]~q ) ) ) ) # ( !\mem_reg|registers[26][21]~q  & ( !\address_register[2]~input_o  & ( (\address_register[0]~input_o  & \mem_reg|registers[27][21]~q ) ) ) )

	.dataa(!\mem_reg|registers[31][21]~q ),
	.datab(!\mem_reg|registers[30][21]~q ),
	.datac(!\address_register[0]~input_o ),
	.datad(!\mem_reg|registers[27][21]~q ),
	.datae(!\mem_reg|registers[26][21]~q ),
	.dataf(!\address_register[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux10~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux10~18 .extended_lut = "off";
defparam \display_pc|Mux10~18 .lut_mask = 64'h000FF0FF35353535;
defparam \display_pc|Mux10~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y14_N7
dffeas \mem_reg|registers[28][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux26~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[28][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[28][5] .is_wysiwyg = "true";
defparam \mem_reg|registers[28][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y9_N18
cyclonev_lcell_comb \display_pc|Mux10~15 (
// Equation(s):
// \display_pc|Mux10~15_combout  = ( \mem_reg|registers[25][5]~q  & ( \mem_reg|registers[29][5]~q  & ( ((!\address_register[2]~input_o  & ((\mem_reg|registers[24][5]~q ))) # (\address_register[2]~input_o  & (\mem_reg|registers[28][5]~q ))) # 
// (\address_register[0]~input_o ) ) ) ) # ( !\mem_reg|registers[25][5]~q  & ( \mem_reg|registers[29][5]~q  & ( (!\address_register[0]~input_o  & ((!\address_register[2]~input_o  & ((\mem_reg|registers[24][5]~q ))) # (\address_register[2]~input_o  & 
// (\mem_reg|registers[28][5]~q )))) # (\address_register[0]~input_o  & (((\address_register[2]~input_o )))) ) ) ) # ( \mem_reg|registers[25][5]~q  & ( !\mem_reg|registers[29][5]~q  & ( (!\address_register[0]~input_o  & ((!\address_register[2]~input_o  & 
// ((\mem_reg|registers[24][5]~q ))) # (\address_register[2]~input_o  & (\mem_reg|registers[28][5]~q )))) # (\address_register[0]~input_o  & (((!\address_register[2]~input_o )))) ) ) ) # ( !\mem_reg|registers[25][5]~q  & ( !\mem_reg|registers[29][5]~q  & ( 
// (!\address_register[0]~input_o  & ((!\address_register[2]~input_o  & ((\mem_reg|registers[24][5]~q ))) # (\address_register[2]~input_o  & (\mem_reg|registers[28][5]~q )))) ) ) )

	.dataa(!\mem_reg|registers[28][5]~q ),
	.datab(!\address_register[0]~input_o ),
	.datac(!\mem_reg|registers[24][5]~q ),
	.datad(!\address_register[2]~input_o ),
	.datae(!\mem_reg|registers[25][5]~q ),
	.dataf(!\mem_reg|registers[29][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux10~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux10~15 .extended_lut = "off";
defparam \display_pc|Mux10~15 .lut_mask = 64'h0C443F440C773F77;
defparam \display_pc|Mux10~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y13_N40
dffeas \mem_reg|registers[27][5]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux26~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[27][5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[27][5]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_reg|registers[27][5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y14_N22
dffeas \mem_reg|registers[30][5]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux26~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[30][5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[30][5]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_reg|registers[30][5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y12_N54
cyclonev_lcell_comb \display_pc|Mux10~17 (
// Equation(s):
// \display_pc|Mux10~17_combout  = ( \mem_reg|registers[26][5]~q  & ( \mem_reg|registers[30][5]~DUPLICATE_q  & ( (!\address_register[0]~input_o ) # ((!\address_register[2]~input_o  & ((\mem_reg|registers[27][5]~DUPLICATE_q ))) # (\address_register[2]~input_o 
//  & (\mem_reg|registers[31][5]~q ))) ) ) ) # ( !\mem_reg|registers[26][5]~q  & ( \mem_reg|registers[30][5]~DUPLICATE_q  & ( (!\address_register[0]~input_o  & (((\address_register[2]~input_o )))) # (\address_register[0]~input_o  & 
// ((!\address_register[2]~input_o  & ((\mem_reg|registers[27][5]~DUPLICATE_q ))) # (\address_register[2]~input_o  & (\mem_reg|registers[31][5]~q )))) ) ) ) # ( \mem_reg|registers[26][5]~q  & ( !\mem_reg|registers[30][5]~DUPLICATE_q  & ( 
// (!\address_register[0]~input_o  & (((!\address_register[2]~input_o )))) # (\address_register[0]~input_o  & ((!\address_register[2]~input_o  & ((\mem_reg|registers[27][5]~DUPLICATE_q ))) # (\address_register[2]~input_o  & (\mem_reg|registers[31][5]~q )))) 
// ) ) ) # ( !\mem_reg|registers[26][5]~q  & ( !\mem_reg|registers[30][5]~DUPLICATE_q  & ( (\address_register[0]~input_o  & ((!\address_register[2]~input_o  & ((\mem_reg|registers[27][5]~DUPLICATE_q ))) # (\address_register[2]~input_o  & 
// (\mem_reg|registers[31][5]~q )))) ) ) )

	.dataa(!\address_register[0]~input_o ),
	.datab(!\mem_reg|registers[31][5]~q ),
	.datac(!\mem_reg|registers[27][5]~DUPLICATE_q ),
	.datad(!\address_register[2]~input_o ),
	.datae(!\mem_reg|registers[26][5]~q ),
	.dataf(!\mem_reg|registers[30][5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux10~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux10~17 .extended_lut = "off";
defparam \display_pc|Mux10~17 .lut_mask = 64'h0511AF1105BBAFBB;
defparam \display_pc|Mux10~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y9_N48
cyclonev_lcell_comb \display_pc|Mux10~16 (
// Equation(s):
// \display_pc|Mux10~16_combout  = ( \mem_reg|registers[25][21]~q  & ( \mem_reg|registers[29][21]~q  & ( ((!\address_register[2]~input_o  & ((\mem_reg|registers[24][21]~q ))) # (\address_register[2]~input_o  & (\mem_reg|registers[28][21]~q ))) # 
// (\address_register[0]~input_o ) ) ) ) # ( !\mem_reg|registers[25][21]~q  & ( \mem_reg|registers[29][21]~q  & ( (!\address_register[2]~input_o  & (((\mem_reg|registers[24][21]~q  & !\address_register[0]~input_o )))) # (\address_register[2]~input_o  & 
// (((\address_register[0]~input_o )) # (\mem_reg|registers[28][21]~q ))) ) ) ) # ( \mem_reg|registers[25][21]~q  & ( !\mem_reg|registers[29][21]~q  & ( (!\address_register[2]~input_o  & (((\address_register[0]~input_o ) # (\mem_reg|registers[24][21]~q )))) 
// # (\address_register[2]~input_o  & (\mem_reg|registers[28][21]~q  & ((!\address_register[0]~input_o )))) ) ) ) # ( !\mem_reg|registers[25][21]~q  & ( !\mem_reg|registers[29][21]~q  & ( (!\address_register[0]~input_o  & ((!\address_register[2]~input_o  & 
// ((\mem_reg|registers[24][21]~q ))) # (\address_register[2]~input_o  & (\mem_reg|registers[28][21]~q )))) ) ) )

	.dataa(!\mem_reg|registers[28][21]~q ),
	.datab(!\mem_reg|registers[24][21]~q ),
	.datac(!\address_register[2]~input_o ),
	.datad(!\address_register[0]~input_o ),
	.datae(!\mem_reg|registers[25][21]~q ),
	.dataf(!\mem_reg|registers[29][21]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux10~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux10~16 .extended_lut = "off";
defparam \display_pc|Mux10~16 .lut_mask = 64'h350035F0350F35FF;
defparam \display_pc|Mux10~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y12_N42
cyclonev_lcell_comb \display_pc|Mux10~19 (
// Equation(s):
// \display_pc|Mux10~19_combout  = ( \sel[0]~input_o  & ( \display_pc|Mux10~16_combout  & ( (!\address_register[1]~input_o ) # (\display_pc|Mux10~18_combout ) ) ) ) # ( !\sel[0]~input_o  & ( \display_pc|Mux10~16_combout  & ( (!\address_register[1]~input_o  & 
// (\display_pc|Mux10~15_combout )) # (\address_register[1]~input_o  & ((\display_pc|Mux10~17_combout ))) ) ) ) # ( \sel[0]~input_o  & ( !\display_pc|Mux10~16_combout  & ( (\display_pc|Mux10~18_combout  & \address_register[1]~input_o ) ) ) ) # ( 
// !\sel[0]~input_o  & ( !\display_pc|Mux10~16_combout  & ( (!\address_register[1]~input_o  & (\display_pc|Mux10~15_combout )) # (\address_register[1]~input_o  & ((\display_pc|Mux10~17_combout ))) ) ) )

	.dataa(!\display_pc|Mux10~18_combout ),
	.datab(!\display_pc|Mux10~15_combout ),
	.datac(!\address_register[1]~input_o ),
	.datad(!\display_pc|Mux10~17_combout ),
	.datae(!\sel[0]~input_o ),
	.dataf(!\display_pc|Mux10~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux10~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux10~19 .extended_lut = "off";
defparam \display_pc|Mux10~19 .lut_mask = 64'h303F0505303FF5F5;
defparam \display_pc|Mux10~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y13_N42
cyclonev_lcell_comb \display_pc|Mux10~2 (
// Equation(s):
// \display_pc|Mux10~2_combout  = ( \mem_reg|registers[2][21]~q  & ( \mem_reg|registers[3][5]~q  & ( (!\address_register[0]~input_o  & (((\sel[0]~input_o )) # (\mem_reg|registers[2][5]~q ))) # (\address_register[0]~input_o  & (((!\sel[0]~input_o ) # 
// (\mem_reg|registers[3][21]~DUPLICATE_q )))) ) ) ) # ( !\mem_reg|registers[2][21]~q  & ( \mem_reg|registers[3][5]~q  & ( (!\address_register[0]~input_o  & (\mem_reg|registers[2][5]~q  & (!\sel[0]~input_o ))) # (\address_register[0]~input_o  & 
// (((!\sel[0]~input_o ) # (\mem_reg|registers[3][21]~DUPLICATE_q )))) ) ) ) # ( \mem_reg|registers[2][21]~q  & ( !\mem_reg|registers[3][5]~q  & ( (!\address_register[0]~input_o  & (((\sel[0]~input_o )) # (\mem_reg|registers[2][5]~q ))) # 
// (\address_register[0]~input_o  & (((\sel[0]~input_o  & \mem_reg|registers[3][21]~DUPLICATE_q )))) ) ) ) # ( !\mem_reg|registers[2][21]~q  & ( !\mem_reg|registers[3][5]~q  & ( (!\address_register[0]~input_o  & (\mem_reg|registers[2][5]~q  & 
// (!\sel[0]~input_o ))) # (\address_register[0]~input_o  & (((\sel[0]~input_o  & \mem_reg|registers[3][21]~DUPLICATE_q )))) ) ) )

	.dataa(!\mem_reg|registers[2][5]~q ),
	.datab(!\address_register[0]~input_o ),
	.datac(!\sel[0]~input_o ),
	.datad(!\mem_reg|registers[3][21]~DUPLICATE_q ),
	.datae(!\mem_reg|registers[2][21]~q ),
	.dataf(!\mem_reg|registers[3][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux10~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux10~2 .extended_lut = "off";
defparam \display_pc|Mux10~2 .lut_mask = 64'h40434C4F70737C7F;
defparam \display_pc|Mux10~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y9_N12
cyclonev_lcell_comb \display_pc|Mux10~1 (
// Equation(s):
// \display_pc|Mux10~1_combout  = ( \mem_reg|registers[4][5]~q  & ( \address_register[0]~input_o  & ( (!\sel[0]~input_o  & ((\mem_reg|registers[5][5]~q ))) # (\sel[0]~input_o  & (\mem_reg|registers[5][21]~DUPLICATE_q )) ) ) ) # ( !\mem_reg|registers[4][5]~q  
// & ( \address_register[0]~input_o  & ( (!\sel[0]~input_o  & ((\mem_reg|registers[5][5]~q ))) # (\sel[0]~input_o  & (\mem_reg|registers[5][21]~DUPLICATE_q )) ) ) ) # ( \mem_reg|registers[4][5]~q  & ( !\address_register[0]~input_o  & ( (!\sel[0]~input_o ) # 
// (\mem_reg|registers[4][21]~q ) ) ) ) # ( !\mem_reg|registers[4][5]~q  & ( !\address_register[0]~input_o  & ( (\mem_reg|registers[4][21]~q  & \sel[0]~input_o ) ) ) )

	.dataa(!\mem_reg|registers[4][21]~q ),
	.datab(!\mem_reg|registers[5][21]~DUPLICATE_q ),
	.datac(!\mem_reg|registers[5][5]~q ),
	.datad(!\sel[0]~input_o ),
	.datae(!\mem_reg|registers[4][5]~q ),
	.dataf(!\address_register[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux10~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux10~1 .extended_lut = "off";
defparam \display_pc|Mux10~1 .lut_mask = 64'h0055FF550F330F33;
defparam \display_pc|Mux10~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y13_N11
dffeas \mem_reg|registers[6][21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux10~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[6][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[6][21] .is_wysiwyg = "true";
defparam \mem_reg|registers[6][21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y13_N48
cyclonev_lcell_comb \display_pc|Mux10~3 (
// Equation(s):
// \display_pc|Mux10~3_combout  = ( \sel[0]~input_o  & ( \mem_reg|registers[6][5]~q  & ( (!\address_register[0]~input_o  & (\mem_reg|registers[6][21]~q )) # (\address_register[0]~input_o  & ((\mem_reg|registers[7][21]~q ))) ) ) ) # ( !\sel[0]~input_o  & ( 
// \mem_reg|registers[6][5]~q  & ( (!\address_register[0]~input_o ) # (\mem_reg|registers[7][5]~DUPLICATE_q ) ) ) ) # ( \sel[0]~input_o  & ( !\mem_reg|registers[6][5]~q  & ( (!\address_register[0]~input_o  & (\mem_reg|registers[6][21]~q )) # 
// (\address_register[0]~input_o  & ((\mem_reg|registers[7][21]~q ))) ) ) ) # ( !\sel[0]~input_o  & ( !\mem_reg|registers[6][5]~q  & ( (\mem_reg|registers[7][5]~DUPLICATE_q  & \address_register[0]~input_o ) ) ) )

	.dataa(!\mem_reg|registers[7][5]~DUPLICATE_q ),
	.datab(!\mem_reg|registers[6][21]~q ),
	.datac(!\address_register[0]~input_o ),
	.datad(!\mem_reg|registers[7][21]~q ),
	.datae(!\sel[0]~input_o ),
	.dataf(!\mem_reg|registers[6][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux10~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux10~3 .extended_lut = "off";
defparam \display_pc|Mux10~3 .lut_mask = 64'h0505303FF5F5303F;
defparam \display_pc|Mux10~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y13_N12
cyclonev_lcell_comb \display_pc|Mux10~0 (
// Equation(s):
// \display_pc|Mux10~0_combout  = ( \sel[0]~input_o  & ( \address_register[0]~input_o  & ( \mem_reg|registers[1][21]~q  ) ) ) # ( !\sel[0]~input_o  & ( \address_register[0]~input_o  & ( \mem_reg|registers[1][5]~q  ) ) )

	.dataa(gnd),
	.datab(!\mem_reg|registers[1][5]~q ),
	.datac(!\mem_reg|registers[1][21]~q ),
	.datad(gnd),
	.datae(!\sel[0]~input_o ),
	.dataf(!\address_register[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux10~0 .extended_lut = "off";
defparam \display_pc|Mux10~0 .lut_mask = 64'h0000000033330F0F;
defparam \display_pc|Mux10~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y12_N33
cyclonev_lcell_comb \display_pc|Mux10~4 (
// Equation(s):
// \display_pc|Mux10~4_combout  = ( \address_register[1]~input_o  & ( \display_pc|Mux10~0_combout  & ( (!\address_register[2]~input_o  & (\display_pc|Mux10~2_combout )) # (\address_register[2]~input_o  & ((\display_pc|Mux10~3_combout ))) ) ) ) # ( 
// !\address_register[1]~input_o  & ( \display_pc|Mux10~0_combout  & ( (!\address_register[2]~input_o ) # (\display_pc|Mux10~1_combout ) ) ) ) # ( \address_register[1]~input_o  & ( !\display_pc|Mux10~0_combout  & ( (!\address_register[2]~input_o  & 
// (\display_pc|Mux10~2_combout )) # (\address_register[2]~input_o  & ((\display_pc|Mux10~3_combout ))) ) ) ) # ( !\address_register[1]~input_o  & ( !\display_pc|Mux10~0_combout  & ( (\address_register[2]~input_o  & \display_pc|Mux10~1_combout ) ) ) )

	.dataa(!\display_pc|Mux10~2_combout ),
	.datab(!\address_register[2]~input_o ),
	.datac(!\display_pc|Mux10~1_combout ),
	.datad(!\display_pc|Mux10~3_combout ),
	.datae(!\address_register[1]~input_o ),
	.dataf(!\display_pc|Mux10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux10~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux10~4 .extended_lut = "off";
defparam \display_pc|Mux10~4 .lut_mask = 64'h03034477CFCF4477;
defparam \display_pc|Mux10~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y11_N27
cyclonev_lcell_comb \display_pc|Mux10~7 (
// Equation(s):
// \display_pc|Mux10~7_combout  = ( \mem_reg|registers[11][5]~q  & ( \mem_reg|registers[10][5]~DUPLICATE_q  & ( (!\address_register[2]~input_o ) # ((!\address_register[0]~input_o  & ((\mem_reg|registers[14][5]~DUPLICATE_q ))) # (\address_register[0]~input_o  
// & (\mem_reg|registers[15][5]~DUPLICATE_q ))) ) ) ) # ( !\mem_reg|registers[11][5]~q  & ( \mem_reg|registers[10][5]~DUPLICATE_q  & ( (!\address_register[2]~input_o  & (((!\address_register[0]~input_o )))) # (\address_register[2]~input_o  & 
// ((!\address_register[0]~input_o  & ((\mem_reg|registers[14][5]~DUPLICATE_q ))) # (\address_register[0]~input_o  & (\mem_reg|registers[15][5]~DUPLICATE_q )))) ) ) ) # ( \mem_reg|registers[11][5]~q  & ( !\mem_reg|registers[10][5]~DUPLICATE_q  & ( 
// (!\address_register[2]~input_o  & (((\address_register[0]~input_o )))) # (\address_register[2]~input_o  & ((!\address_register[0]~input_o  & ((\mem_reg|registers[14][5]~DUPLICATE_q ))) # (\address_register[0]~input_o  & 
// (\mem_reg|registers[15][5]~DUPLICATE_q )))) ) ) ) # ( !\mem_reg|registers[11][5]~q  & ( !\mem_reg|registers[10][5]~DUPLICATE_q  & ( (\address_register[2]~input_o  & ((!\address_register[0]~input_o  & ((\mem_reg|registers[14][5]~DUPLICATE_q ))) # 
// (\address_register[0]~input_o  & (\mem_reg|registers[15][5]~DUPLICATE_q )))) ) ) )

	.dataa(!\mem_reg|registers[15][5]~DUPLICATE_q ),
	.datab(!\address_register[2]~input_o ),
	.datac(!\address_register[0]~input_o ),
	.datad(!\mem_reg|registers[14][5]~DUPLICATE_q ),
	.datae(!\mem_reg|registers[11][5]~q ),
	.dataf(!\mem_reg|registers[10][5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux10~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux10~7 .extended_lut = "off";
defparam \display_pc|Mux10~7 .lut_mask = 64'h01310D3DC1F1CDFD;
defparam \display_pc|Mux10~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y11_N30
cyclonev_lcell_comb \display_pc|Mux10~6 (
// Equation(s):
// \display_pc|Mux10~6_combout  = ( \address_register[2]~input_o  & ( \mem_reg|registers[9][21]~DUPLICATE_q  & ( (!\address_register[0]~input_o  & (\mem_reg|registers[12][21]~q )) # (\address_register[0]~input_o  & ((\mem_reg|registers[13][21]~DUPLICATE_q 
// ))) ) ) ) # ( !\address_register[2]~input_o  & ( \mem_reg|registers[9][21]~DUPLICATE_q  & ( (\mem_reg|registers[8][21]~q ) # (\address_register[0]~input_o ) ) ) ) # ( \address_register[2]~input_o  & ( !\mem_reg|registers[9][21]~DUPLICATE_q  & ( 
// (!\address_register[0]~input_o  & (\mem_reg|registers[12][21]~q )) # (\address_register[0]~input_o  & ((\mem_reg|registers[13][21]~DUPLICATE_q ))) ) ) ) # ( !\address_register[2]~input_o  & ( !\mem_reg|registers[9][21]~DUPLICATE_q  & ( 
// (!\address_register[0]~input_o  & \mem_reg|registers[8][21]~q ) ) ) )

	.dataa(!\mem_reg|registers[12][21]~q ),
	.datab(!\address_register[0]~input_o ),
	.datac(!\mem_reg|registers[8][21]~q ),
	.datad(!\mem_reg|registers[13][21]~DUPLICATE_q ),
	.datae(!\address_register[2]~input_o ),
	.dataf(!\mem_reg|registers[9][21]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux10~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux10~6 .extended_lut = "off";
defparam \display_pc|Mux10~6 .lut_mask = 64'h0C0C44773F3F4477;
defparam \display_pc|Mux10~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y15_N48
cyclonev_lcell_comb \display_pc|Mux10~5 (
// Equation(s):
// \display_pc|Mux10~5_combout  = ( \mem_reg|registers[9][5]~q  & ( \mem_reg|registers[13][5]~DUPLICATE_q  & ( ((!\address_register[2]~input_o  & (\mem_reg|registers[8][5]~q )) # (\address_register[2]~input_o  & ((\mem_reg|registers[12][5]~DUPLICATE_q )))) # 
// (\address_register[0]~input_o ) ) ) ) # ( !\mem_reg|registers[9][5]~q  & ( \mem_reg|registers[13][5]~DUPLICATE_q  & ( (!\address_register[2]~input_o  & (!\address_register[0]~input_o  & (\mem_reg|registers[8][5]~q ))) # (\address_register[2]~input_o  & 
// (((\mem_reg|registers[12][5]~DUPLICATE_q )) # (\address_register[0]~input_o ))) ) ) ) # ( \mem_reg|registers[9][5]~q  & ( !\mem_reg|registers[13][5]~DUPLICATE_q  & ( (!\address_register[2]~input_o  & (((\mem_reg|registers[8][5]~q )) # 
// (\address_register[0]~input_o ))) # (\address_register[2]~input_o  & (!\address_register[0]~input_o  & ((\mem_reg|registers[12][5]~DUPLICATE_q )))) ) ) ) # ( !\mem_reg|registers[9][5]~q  & ( !\mem_reg|registers[13][5]~DUPLICATE_q  & ( 
// (!\address_register[0]~input_o  & ((!\address_register[2]~input_o  & (\mem_reg|registers[8][5]~q )) # (\address_register[2]~input_o  & ((\mem_reg|registers[12][5]~DUPLICATE_q ))))) ) ) )

	.dataa(!\address_register[2]~input_o ),
	.datab(!\address_register[0]~input_o ),
	.datac(!\mem_reg|registers[8][5]~q ),
	.datad(!\mem_reg|registers[12][5]~DUPLICATE_q ),
	.datae(!\mem_reg|registers[9][5]~q ),
	.dataf(!\mem_reg|registers[13][5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux10~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux10~5 .extended_lut = "off";
defparam \display_pc|Mux10~5 .lut_mask = 64'h084C2A6E195D3B7F;
defparam \display_pc|Mux10~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y11_N18
cyclonev_lcell_comb \display_pc|Mux10~8 (
// Equation(s):
// \display_pc|Mux10~8_combout  = ( \mem_reg|registers[11][21]~DUPLICATE_q  & ( \mem_reg|registers[14][21]~DUPLICATE_q  & ( (!\address_register[2]~input_o  & (((\address_register[0]~input_o )) # (\mem_reg|registers[10][21]~q ))) # 
// (\address_register[2]~input_o  & (((!\address_register[0]~input_o ) # (\mem_reg|registers[15][21]~DUPLICATE_q )))) ) ) ) # ( !\mem_reg|registers[11][21]~DUPLICATE_q  & ( \mem_reg|registers[14][21]~DUPLICATE_q  & ( (!\address_register[2]~input_o  & 
// (\mem_reg|registers[10][21]~q  & ((!\address_register[0]~input_o )))) # (\address_register[2]~input_o  & (((!\address_register[0]~input_o ) # (\mem_reg|registers[15][21]~DUPLICATE_q )))) ) ) ) # ( \mem_reg|registers[11][21]~DUPLICATE_q  & ( 
// !\mem_reg|registers[14][21]~DUPLICATE_q  & ( (!\address_register[2]~input_o  & (((\address_register[0]~input_o )) # (\mem_reg|registers[10][21]~q ))) # (\address_register[2]~input_o  & (((\mem_reg|registers[15][21]~DUPLICATE_q  & 
// \address_register[0]~input_o )))) ) ) ) # ( !\mem_reg|registers[11][21]~DUPLICATE_q  & ( !\mem_reg|registers[14][21]~DUPLICATE_q  & ( (!\address_register[2]~input_o  & (\mem_reg|registers[10][21]~q  & ((!\address_register[0]~input_o )))) # 
// (\address_register[2]~input_o  & (((\mem_reg|registers[15][21]~DUPLICATE_q  & \address_register[0]~input_o )))) ) ) )

	.dataa(!\mem_reg|registers[10][21]~q ),
	.datab(!\address_register[2]~input_o ),
	.datac(!\mem_reg|registers[15][21]~DUPLICATE_q ),
	.datad(!\address_register[0]~input_o ),
	.datae(!\mem_reg|registers[11][21]~DUPLICATE_q ),
	.dataf(!\mem_reg|registers[14][21]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux10~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux10~8 .extended_lut = "off";
defparam \display_pc|Mux10~8 .lut_mask = 64'h440344CF770377CF;
defparam \display_pc|Mux10~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y11_N24
cyclonev_lcell_comb \display_pc|Mux10~9 (
// Equation(s):
// \display_pc|Mux10~9_combout  = ( \display_pc|Mux10~5_combout  & ( \display_pc|Mux10~8_combout  & ( (!\address_register[1]~input_o  & (((!\sel[0]~input_o ) # (\display_pc|Mux10~6_combout )))) # (\address_register[1]~input_o  & (((\sel[0]~input_o )) # 
// (\display_pc|Mux10~7_combout ))) ) ) ) # ( !\display_pc|Mux10~5_combout  & ( \display_pc|Mux10~8_combout  & ( (!\address_register[1]~input_o  & (((\sel[0]~input_o  & \display_pc|Mux10~6_combout )))) # (\address_register[1]~input_o  & (((\sel[0]~input_o )) 
// # (\display_pc|Mux10~7_combout ))) ) ) ) # ( \display_pc|Mux10~5_combout  & ( !\display_pc|Mux10~8_combout  & ( (!\address_register[1]~input_o  & (((!\sel[0]~input_o ) # (\display_pc|Mux10~6_combout )))) # (\address_register[1]~input_o  & 
// (\display_pc|Mux10~7_combout  & (!\sel[0]~input_o ))) ) ) ) # ( !\display_pc|Mux10~5_combout  & ( !\display_pc|Mux10~8_combout  & ( (!\address_register[1]~input_o  & (((\sel[0]~input_o  & \display_pc|Mux10~6_combout )))) # (\address_register[1]~input_o  & 
// (\display_pc|Mux10~7_combout  & (!\sel[0]~input_o ))) ) ) )

	.dataa(!\display_pc|Mux10~7_combout ),
	.datab(!\address_register[1]~input_o ),
	.datac(!\sel[0]~input_o ),
	.datad(!\display_pc|Mux10~6_combout ),
	.datae(!\display_pc|Mux10~5_combout ),
	.dataf(!\display_pc|Mux10~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux10~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux10~9 .extended_lut = "off";
defparam \display_pc|Mux10~9 .lut_mask = 64'h101CD0DC131FD3DF;
defparam \display_pc|Mux10~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y10_N41
dffeas \mem_reg|registers[22][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux26~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[22][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[22][5] .is_wysiwyg = "true";
defparam \mem_reg|registers[22][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y10_N36
cyclonev_lcell_comb \display_pc|Mux10~12 (
// Equation(s):
// \display_pc|Mux10~12_combout  = ( \mem_reg|registers[22][21]~q  & ( \mem_reg|registers[20][5]~q  & ( (!\address_register[1]~input_o  & (((!\sel[0]~input_o ) # (\mem_reg|registers[20][21]~q )))) # (\address_register[1]~input_o  & (((\sel[0]~input_o )) # 
// (\mem_reg|registers[22][5]~q ))) ) ) ) # ( !\mem_reg|registers[22][21]~q  & ( \mem_reg|registers[20][5]~q  & ( (!\address_register[1]~input_o  & (((!\sel[0]~input_o ) # (\mem_reg|registers[20][21]~q )))) # (\address_register[1]~input_o  & 
// (\mem_reg|registers[22][5]~q  & ((!\sel[0]~input_o )))) ) ) ) # ( \mem_reg|registers[22][21]~q  & ( !\mem_reg|registers[20][5]~q  & ( (!\address_register[1]~input_o  & (((\mem_reg|registers[20][21]~q  & \sel[0]~input_o )))) # (\address_register[1]~input_o 
//  & (((\sel[0]~input_o )) # (\mem_reg|registers[22][5]~q ))) ) ) ) # ( !\mem_reg|registers[22][21]~q  & ( !\mem_reg|registers[20][5]~q  & ( (!\address_register[1]~input_o  & (((\mem_reg|registers[20][21]~q  & \sel[0]~input_o )))) # 
// (\address_register[1]~input_o  & (\mem_reg|registers[22][5]~q  & ((!\sel[0]~input_o )))) ) ) )

	.dataa(!\address_register[1]~input_o ),
	.datab(!\mem_reg|registers[22][5]~q ),
	.datac(!\mem_reg|registers[20][21]~q ),
	.datad(!\sel[0]~input_o ),
	.datae(!\mem_reg|registers[22][21]~q ),
	.dataf(!\mem_reg|registers[20][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux10~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux10~12 .extended_lut = "off";
defparam \display_pc|Mux10~12 .lut_mask = 64'h110A115FBB0ABB5F;
defparam \display_pc|Mux10~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y9_N12
cyclonev_lcell_comb \display_pc|Mux10~13 (
// Equation(s):
// \display_pc|Mux10~13_combout  = ( \mem_reg|registers[23][21]~q  & ( \mem_reg|registers[23][5]~q  & ( ((!\sel[0]~input_o  & ((\mem_reg|registers[21][5]~q ))) # (\sel[0]~input_o  & (\mem_reg|registers[21][21]~q ))) # (\address_register[1]~input_o ) ) ) ) # 
// ( !\mem_reg|registers[23][21]~q  & ( \mem_reg|registers[23][5]~q  & ( (!\sel[0]~input_o  & (((\mem_reg|registers[21][5]~q ) # (\address_register[1]~input_o )))) # (\sel[0]~input_o  & (\mem_reg|registers[21][21]~q  & (!\address_register[1]~input_o ))) ) ) 
// ) # ( \mem_reg|registers[23][21]~q  & ( !\mem_reg|registers[23][5]~q  & ( (!\sel[0]~input_o  & (((!\address_register[1]~input_o  & \mem_reg|registers[21][5]~q )))) # (\sel[0]~input_o  & (((\address_register[1]~input_o )) # (\mem_reg|registers[21][21]~q 
// ))) ) ) ) # ( !\mem_reg|registers[23][21]~q  & ( !\mem_reg|registers[23][5]~q  & ( (!\address_register[1]~input_o  & ((!\sel[0]~input_o  & ((\mem_reg|registers[21][5]~q ))) # (\sel[0]~input_o  & (\mem_reg|registers[21][21]~q )))) ) ) )

	.dataa(!\sel[0]~input_o ),
	.datab(!\mem_reg|registers[21][21]~q ),
	.datac(!\address_register[1]~input_o ),
	.datad(!\mem_reg|registers[21][5]~q ),
	.datae(!\mem_reg|registers[23][21]~q ),
	.dataf(!\mem_reg|registers[23][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux10~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux10~13 .extended_lut = "off";
defparam \display_pc|Mux10~13 .lut_mask = 64'h10B015B51ABA1FBF;
defparam \display_pc|Mux10~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y12_N21
cyclonev_lcell_comb \display_pc|Mux10~11 (
// Equation(s):
// \display_pc|Mux10~11_combout  = ( \mem_reg|registers[19][21]~q  & ( \mem_reg|registers[17][5]~q  & ( (!\sel[0]~input_o  & (((!\address_register[1]~input_o )) # (\mem_reg|registers[19][5]~q ))) # (\sel[0]~input_o  & (((\address_register[1]~input_o ) # 
// (\mem_reg|registers[17][21]~q )))) ) ) ) # ( !\mem_reg|registers[19][21]~q  & ( \mem_reg|registers[17][5]~q  & ( (!\sel[0]~input_o  & (((!\address_register[1]~input_o )) # (\mem_reg|registers[19][5]~q ))) # (\sel[0]~input_o  & 
// (((\mem_reg|registers[17][21]~q  & !\address_register[1]~input_o )))) ) ) ) # ( \mem_reg|registers[19][21]~q  & ( !\mem_reg|registers[17][5]~q  & ( (!\sel[0]~input_o  & (\mem_reg|registers[19][5]~q  & ((\address_register[1]~input_o )))) # (\sel[0]~input_o 
//  & (((\address_register[1]~input_o ) # (\mem_reg|registers[17][21]~q )))) ) ) ) # ( !\mem_reg|registers[19][21]~q  & ( !\mem_reg|registers[17][5]~q  & ( (!\sel[0]~input_o  & (\mem_reg|registers[19][5]~q  & ((\address_register[1]~input_o )))) # 
// (\sel[0]~input_o  & (((\mem_reg|registers[17][21]~q  & !\address_register[1]~input_o )))) ) ) )

	.dataa(!\sel[0]~input_o ),
	.datab(!\mem_reg|registers[19][5]~q ),
	.datac(!\mem_reg|registers[17][21]~q ),
	.datad(!\address_register[1]~input_o ),
	.datae(!\mem_reg|registers[19][21]~q ),
	.dataf(!\mem_reg|registers[17][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux10~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux10~11 .extended_lut = "off";
defparam \display_pc|Mux10~11 .lut_mask = 64'h05220577AF22AF77;
defparam \display_pc|Mux10~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y8_N15
cyclonev_lcell_comb \display_pc|Mux10~10 (
// Equation(s):
// \display_pc|Mux10~10_combout  = ( \mem_reg|registers[18][21]~q  & ( \mem_reg|registers[16][5]~q  & ( (!\address_register[1]~input_o  & (((!\sel[0]~input_o )) # (\mem_reg|registers[16][21]~q ))) # (\address_register[1]~input_o  & 
// (((\mem_reg|registers[18][5]~q ) # (\sel[0]~input_o )))) ) ) ) # ( !\mem_reg|registers[18][21]~q  & ( \mem_reg|registers[16][5]~q  & ( (!\address_register[1]~input_o  & (((!\sel[0]~input_o )) # (\mem_reg|registers[16][21]~q ))) # 
// (\address_register[1]~input_o  & (((!\sel[0]~input_o  & \mem_reg|registers[18][5]~q )))) ) ) ) # ( \mem_reg|registers[18][21]~q  & ( !\mem_reg|registers[16][5]~q  & ( (!\address_register[1]~input_o  & (\mem_reg|registers[16][21]~q  & (\sel[0]~input_o ))) 
// # (\address_register[1]~input_o  & (((\mem_reg|registers[18][5]~q ) # (\sel[0]~input_o )))) ) ) ) # ( !\mem_reg|registers[18][21]~q  & ( !\mem_reg|registers[16][5]~q  & ( (!\address_register[1]~input_o  & (\mem_reg|registers[16][21]~q  & (\sel[0]~input_o 
// ))) # (\address_register[1]~input_o  & (((!\sel[0]~input_o  & \mem_reg|registers[18][5]~q )))) ) ) )

	.dataa(!\address_register[1]~input_o ),
	.datab(!\mem_reg|registers[16][21]~q ),
	.datac(!\sel[0]~input_o ),
	.datad(!\mem_reg|registers[18][5]~q ),
	.datae(!\mem_reg|registers[18][21]~q ),
	.dataf(!\mem_reg|registers[16][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux10~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux10~10 .extended_lut = "off";
defparam \display_pc|Mux10~10 .lut_mask = 64'h02520757A2F2A7F7;
defparam \display_pc|Mux10~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y12_N0
cyclonev_lcell_comb \display_pc|Mux10~14 (
// Equation(s):
// \display_pc|Mux10~14_combout  = ( \address_register[0]~input_o  & ( \address_register[2]~input_o  & ( \display_pc|Mux10~13_combout  ) ) ) # ( !\address_register[0]~input_o  & ( \address_register[2]~input_o  & ( \display_pc|Mux10~12_combout  ) ) ) # ( 
// \address_register[0]~input_o  & ( !\address_register[2]~input_o  & ( \display_pc|Mux10~11_combout  ) ) ) # ( !\address_register[0]~input_o  & ( !\address_register[2]~input_o  & ( \display_pc|Mux10~10_combout  ) ) )

	.dataa(!\display_pc|Mux10~12_combout ),
	.datab(!\display_pc|Mux10~13_combout ),
	.datac(!\display_pc|Mux10~11_combout ),
	.datad(!\display_pc|Mux10~10_combout ),
	.datae(!\address_register[0]~input_o ),
	.dataf(!\address_register[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux10~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux10~14 .extended_lut = "off";
defparam \display_pc|Mux10~14 .lut_mask = 64'h00FF0F0F55553333;
defparam \display_pc|Mux10~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y12_N12
cyclonev_lcell_comb \display_pc|Mux10~20 (
// Equation(s):
// \display_pc|Mux10~20_combout  = ( \display_pc|Mux10~14_combout  & ( \address_register[4]~input_o  & ( (!\address_register[3]~input_o ) # (\display_pc|Mux10~19_combout ) ) ) ) # ( !\display_pc|Mux10~14_combout  & ( \address_register[4]~input_o  & ( 
// (\address_register[3]~input_o  & \display_pc|Mux10~19_combout ) ) ) ) # ( \display_pc|Mux10~14_combout  & ( !\address_register[4]~input_o  & ( (!\address_register[3]~input_o  & (\display_pc|Mux10~4_combout )) # (\address_register[3]~input_o  & 
// ((\display_pc|Mux10~9_combout ))) ) ) ) # ( !\display_pc|Mux10~14_combout  & ( !\address_register[4]~input_o  & ( (!\address_register[3]~input_o  & (\display_pc|Mux10~4_combout )) # (\address_register[3]~input_o  & ((\display_pc|Mux10~9_combout ))) ) ) )

	.dataa(!\address_register[3]~input_o ),
	.datab(!\display_pc|Mux10~19_combout ),
	.datac(!\display_pc|Mux10~4_combout ),
	.datad(!\display_pc|Mux10~9_combout ),
	.datae(!\display_pc|Mux10~14_combout ),
	.dataf(!\address_register[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux10~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux10~20 .extended_lut = "off";
defparam \display_pc|Mux10~20 .lut_mask = 64'h0A5F0A5F1111BBBB;
defparam \display_pc|Mux10~20 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y15_N42
cyclonev_lcell_comb \display_pc|Mux10~21 (
// Equation(s):
// \display_pc|Mux10~21_combout  = ( \display_pc|Mux10~20_combout  & ( ((!\sel[0]~input_o  & ((\p|pc[5]~DUPLICATE_q ))) # (\sel[0]~input_o  & (\p|pc [21]))) # (\sel[1]~input_o ) ) ) # ( !\display_pc|Mux10~20_combout  & ( (!\sel[1]~input_o  & 
// ((!\sel[0]~input_o  & ((\p|pc[5]~DUPLICATE_q ))) # (\sel[0]~input_o  & (\p|pc [21])))) ) )

	.dataa(!\sel[0]~input_o ),
	.datab(!\sel[1]~input_o ),
	.datac(!\p|pc [21]),
	.datad(!\p|pc[5]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\display_pc|Mux10~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux10~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux10~21 .extended_lut = "off";
defparam \display_pc|Mux10~21 .lut_mask = 64'h048C048C37BF37BF;
defparam \display_pc|Mux10~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y15_N0
cyclonev_lcell_comb \display_pc|Mux10~22 (
// Equation(s):
// \display_pc|Mux10~22_combout  = ( \display_pc|Mux10~21_combout  & ( (!\display_pc|Mux14~0_combout  & ((!\display_pc|Mux14~1_combout ) # ((\ins_mem|instruction[5]~2_combout )))) # (\display_pc|Mux14~0_combout  & (!\display_pc|Mux14~1_combout  & 
// ((\ins_mem|memory~20_combout )))) ) ) # ( !\display_pc|Mux10~21_combout  & ( (!\display_pc|Mux14~0_combout  & (\display_pc|Mux14~1_combout  & (\ins_mem|instruction[5]~2_combout ))) # (\display_pc|Mux14~0_combout  & (!\display_pc|Mux14~1_combout  & 
// ((\ins_mem|memory~20_combout )))) ) )

	.dataa(!\display_pc|Mux14~0_combout ),
	.datab(!\display_pc|Mux14~1_combout ),
	.datac(!\ins_mem|instruction[5]~2_combout ),
	.datad(!\ins_mem|memory~20_combout ),
	.datae(gnd),
	.dataf(!\display_pc|Mux10~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux10~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux10~22 .extended_lut = "off";
defparam \display_pc|Mux10~22 .lut_mask = 64'h024602468ACE8ACE;
defparam \display_pc|Mux10~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y9_N38
dffeas \mem_reg|registers[24][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_reg|registers[24][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[24][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[24][6] .is_wysiwyg = "true";
defparam \mem_reg|registers[24][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y9_N53
dffeas \mem_reg|registers[26][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux25~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[26][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[26][6] .is_wysiwyg = "true";
defparam \mem_reg|registers[26][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y9_N48
cyclonev_lcell_comb \display_pc|Mux9~15 (
// Equation(s):
// \display_pc|Mux9~15_combout  = ( \mem_reg|registers[26][22]~q  & ( \mem_reg|registers[26][6]~q  & ( ((!\sel[0]~input_o  & (\mem_reg|registers[24][6]~q )) # (\sel[0]~input_o  & ((\mem_reg|registers[24][22]~q )))) # (\address_register[1]~input_o ) ) ) ) # ( 
// !\mem_reg|registers[26][22]~q  & ( \mem_reg|registers[26][6]~q  & ( (!\sel[0]~input_o  & (((\address_register[1]~input_o )) # (\mem_reg|registers[24][6]~q ))) # (\sel[0]~input_o  & (((\mem_reg|registers[24][22]~q  & !\address_register[1]~input_o )))) ) ) 
// ) # ( \mem_reg|registers[26][22]~q  & ( !\mem_reg|registers[26][6]~q  & ( (!\sel[0]~input_o  & (\mem_reg|registers[24][6]~q  & ((!\address_register[1]~input_o )))) # (\sel[0]~input_o  & (((\address_register[1]~input_o ) # (\mem_reg|registers[24][22]~q 
// )))) ) ) ) # ( !\mem_reg|registers[26][22]~q  & ( !\mem_reg|registers[26][6]~q  & ( (!\address_register[1]~input_o  & ((!\sel[0]~input_o  & (\mem_reg|registers[24][6]~q )) # (\sel[0]~input_o  & ((\mem_reg|registers[24][22]~q ))))) ) ) )

	.dataa(!\mem_reg|registers[24][6]~q ),
	.datab(!\mem_reg|registers[24][22]~q ),
	.datac(!\sel[0]~input_o ),
	.datad(!\address_register[1]~input_o ),
	.datae(!\mem_reg|registers[26][22]~q ),
	.dataf(!\mem_reg|registers[26][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux9~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux9~15 .extended_lut = "off";
defparam \display_pc|Mux9~15 .lut_mask = 64'h5300530F53F053FF;
defparam \display_pc|Mux9~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y9_N16
dffeas \mem_reg|registers[27][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux25~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[27][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[27][6] .is_wysiwyg = "true";
defparam \mem_reg|registers[27][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y7_N6
cyclonev_lcell_comb \display_pc|Mux9~16 (
// Equation(s):
// \display_pc|Mux9~16_combout  = ( \mem_reg|registers[25][6]~q  & ( \sel[0]~input_o  & ( (!\address_register[1]~input_o  & ((\mem_reg|registers[25][22]~q ))) # (\address_register[1]~input_o  & (\mem_reg|registers[27][22]~q )) ) ) ) # ( 
// !\mem_reg|registers[25][6]~q  & ( \sel[0]~input_o  & ( (!\address_register[1]~input_o  & ((\mem_reg|registers[25][22]~q ))) # (\address_register[1]~input_o  & (\mem_reg|registers[27][22]~q )) ) ) ) # ( \mem_reg|registers[25][6]~q  & ( !\sel[0]~input_o  & 
// ( (!\address_register[1]~input_o ) # (\mem_reg|registers[27][6]~q ) ) ) ) # ( !\mem_reg|registers[25][6]~q  & ( !\sel[0]~input_o  & ( (\address_register[1]~input_o  & \mem_reg|registers[27][6]~q ) ) ) )

	.dataa(!\address_register[1]~input_o ),
	.datab(!\mem_reg|registers[27][22]~q ),
	.datac(!\mem_reg|registers[25][22]~q ),
	.datad(!\mem_reg|registers[27][6]~q ),
	.datae(!\mem_reg|registers[25][6]~q ),
	.dataf(!\sel[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux9~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux9~16 .extended_lut = "off";
defparam \display_pc|Mux9~16 .lut_mask = 64'h0055AAFF1B1B1B1B;
defparam \display_pc|Mux9~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y9_N28
dffeas \mem_reg|registers[30][6]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux25~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[30][6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[30][6]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_reg|registers[30][6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y7_N39
cyclonev_lcell_comb \display_pc|Mux9~17 (
// Equation(s):
// \display_pc|Mux9~17_combout  = ( \address_register[1]~input_o  & ( \mem_reg|registers[28][6]~q  & ( (!\sel[0]~input_o  & (\mem_reg|registers[30][6]~DUPLICATE_q )) # (\sel[0]~input_o  & ((\mem_reg|registers[30][22]~q ))) ) ) ) # ( 
// !\address_register[1]~input_o  & ( \mem_reg|registers[28][6]~q  & ( (!\sel[0]~input_o ) # (\mem_reg|registers[28][22]~q ) ) ) ) # ( \address_register[1]~input_o  & ( !\mem_reg|registers[28][6]~q  & ( (!\sel[0]~input_o  & 
// (\mem_reg|registers[30][6]~DUPLICATE_q )) # (\sel[0]~input_o  & ((\mem_reg|registers[30][22]~q ))) ) ) ) # ( !\address_register[1]~input_o  & ( !\mem_reg|registers[28][6]~q  & ( (\mem_reg|registers[28][22]~q  & \sel[0]~input_o ) ) ) )

	.dataa(!\mem_reg|registers[28][22]~q ),
	.datab(!\mem_reg|registers[30][6]~DUPLICATE_q ),
	.datac(!\sel[0]~input_o ),
	.datad(!\mem_reg|registers[30][22]~q ),
	.datae(!\address_register[1]~input_o ),
	.dataf(!\mem_reg|registers[28][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux9~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux9~17 .extended_lut = "off";
defparam \display_pc|Mux9~17 .lut_mask = 64'h0505303FF5F5303F;
defparam \display_pc|Mux9~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N54
cyclonev_lcell_comb \display_pc|Mux9~18 (
// Equation(s):
// \display_pc|Mux9~18_combout  = ( \mem_reg|registers[29][6]~q  & ( \mem_reg|registers[31][22]~q  & ( (!\sel[0]~input_o  & (((!\address_register[1]~input_o )) # (\mem_reg|registers[31][6]~q ))) # (\sel[0]~input_o  & (((\address_register[1]~input_o ) # 
// (\mem_reg|registers[29][22]~q )))) ) ) ) # ( !\mem_reg|registers[29][6]~q  & ( \mem_reg|registers[31][22]~q  & ( (!\sel[0]~input_o  & (\mem_reg|registers[31][6]~q  & ((\address_register[1]~input_o )))) # (\sel[0]~input_o  & (((\address_register[1]~input_o 
// ) # (\mem_reg|registers[29][22]~q )))) ) ) ) # ( \mem_reg|registers[29][6]~q  & ( !\mem_reg|registers[31][22]~q  & ( (!\sel[0]~input_o  & (((!\address_register[1]~input_o )) # (\mem_reg|registers[31][6]~q ))) # (\sel[0]~input_o  & 
// (((\mem_reg|registers[29][22]~q  & !\address_register[1]~input_o )))) ) ) ) # ( !\mem_reg|registers[29][6]~q  & ( !\mem_reg|registers[31][22]~q  & ( (!\sel[0]~input_o  & (\mem_reg|registers[31][6]~q  & ((\address_register[1]~input_o )))) # 
// (\sel[0]~input_o  & (((\mem_reg|registers[29][22]~q  & !\address_register[1]~input_o )))) ) ) )

	.dataa(!\mem_reg|registers[31][6]~q ),
	.datab(!\sel[0]~input_o ),
	.datac(!\mem_reg|registers[29][22]~q ),
	.datad(!\address_register[1]~input_o ),
	.datae(!\mem_reg|registers[29][6]~q ),
	.dataf(!\mem_reg|registers[31][22]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux9~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux9~18 .extended_lut = "off";
defparam \display_pc|Mux9~18 .lut_mask = 64'h0344CF440377CF77;
defparam \display_pc|Mux9~18 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y7_N24
cyclonev_lcell_comb \display_pc|Mux9~19 (
// Equation(s):
// \display_pc|Mux9~19_combout  = ( \address_register[0]~input_o  & ( \display_pc|Mux9~18_combout  & ( (\address_register[2]~input_o ) # (\display_pc|Mux9~16_combout ) ) ) ) # ( !\address_register[0]~input_o  & ( \display_pc|Mux9~18_combout  & ( 
// (!\address_register[2]~input_o  & (\display_pc|Mux9~15_combout )) # (\address_register[2]~input_o  & ((\display_pc|Mux9~17_combout ))) ) ) ) # ( \address_register[0]~input_o  & ( !\display_pc|Mux9~18_combout  & ( (\display_pc|Mux9~16_combout  & 
// !\address_register[2]~input_o ) ) ) ) # ( !\address_register[0]~input_o  & ( !\display_pc|Mux9~18_combout  & ( (!\address_register[2]~input_o  & (\display_pc|Mux9~15_combout )) # (\address_register[2]~input_o  & ((\display_pc|Mux9~17_combout ))) ) ) )

	.dataa(!\display_pc|Mux9~15_combout ),
	.datab(!\display_pc|Mux9~16_combout ),
	.datac(!\display_pc|Mux9~17_combout ),
	.datad(!\address_register[2]~input_o ),
	.datae(!\address_register[0]~input_o ),
	.dataf(!\display_pc|Mux9~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux9~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux9~19 .extended_lut = "off";
defparam \display_pc|Mux9~19 .lut_mask = 64'h550F3300550F33FF;
defparam \display_pc|Mux9~19 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y8_N39
cyclonev_lcell_comb \display_pc|Mux9~11 (
// Equation(s):
// \display_pc|Mux9~11_combout  = ( \mem_reg|registers[21][22]~q  & ( \address_register[2]~input_o  & ( (\address_register[0]~input_o ) # (\mem_reg|registers[20][22]~q ) ) ) ) # ( !\mem_reg|registers[21][22]~q  & ( \address_register[2]~input_o  & ( 
// (\mem_reg|registers[20][22]~q  & !\address_register[0]~input_o ) ) ) ) # ( \mem_reg|registers[21][22]~q  & ( !\address_register[2]~input_o  & ( (!\address_register[0]~input_o  & ((\mem_reg|registers[16][22]~q ))) # (\address_register[0]~input_o  & 
// (\mem_reg|registers[17][22]~q )) ) ) ) # ( !\mem_reg|registers[21][22]~q  & ( !\address_register[2]~input_o  & ( (!\address_register[0]~input_o  & ((\mem_reg|registers[16][22]~q ))) # (\address_register[0]~input_o  & (\mem_reg|registers[17][22]~q )) ) ) )

	.dataa(!\mem_reg|registers[17][22]~q ),
	.datab(!\mem_reg|registers[20][22]~q ),
	.datac(!\address_register[0]~input_o ),
	.datad(!\mem_reg|registers[16][22]~q ),
	.datae(!\mem_reg|registers[21][22]~q ),
	.dataf(!\address_register[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux9~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux9~11 .extended_lut = "off";
defparam \display_pc|Mux9~11 .lut_mask = 64'h05F505F530303F3F;
defparam \display_pc|Mux9~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y7_N20
dffeas \mem_reg|registers[17][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux25~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[17][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[17][6] .is_wysiwyg = "true";
defparam \mem_reg|registers[17][6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y7_N12
cyclonev_lcell_comb \display_pc|Mux9~10 (
// Equation(s):
// \display_pc|Mux9~10_combout  = ( \mem_reg|registers[21][6]~q  & ( \mem_reg|registers[20][6]~q  & ( ((!\address_register[0]~input_o  & (\mem_reg|registers[16][6]~q )) # (\address_register[0]~input_o  & ((\mem_reg|registers[17][6]~q )))) # 
// (\address_register[2]~input_o ) ) ) ) # ( !\mem_reg|registers[21][6]~q  & ( \mem_reg|registers[20][6]~q  & ( (!\address_register[2]~input_o  & ((!\address_register[0]~input_o  & (\mem_reg|registers[16][6]~q )) # (\address_register[0]~input_o  & 
// ((\mem_reg|registers[17][6]~q ))))) # (\address_register[2]~input_o  & (((!\address_register[0]~input_o )))) ) ) ) # ( \mem_reg|registers[21][6]~q  & ( !\mem_reg|registers[20][6]~q  & ( (!\address_register[2]~input_o  & ((!\address_register[0]~input_o  & 
// (\mem_reg|registers[16][6]~q )) # (\address_register[0]~input_o  & ((\mem_reg|registers[17][6]~q ))))) # (\address_register[2]~input_o  & (((\address_register[0]~input_o )))) ) ) ) # ( !\mem_reg|registers[21][6]~q  & ( !\mem_reg|registers[20][6]~q  & ( 
// (!\address_register[2]~input_o  & ((!\address_register[0]~input_o  & (\mem_reg|registers[16][6]~q )) # (\address_register[0]~input_o  & ((\mem_reg|registers[17][6]~q ))))) ) ) )

	.dataa(!\address_register[2]~input_o ),
	.datab(!\mem_reg|registers[16][6]~q ),
	.datac(!\mem_reg|registers[17][6]~q ),
	.datad(!\address_register[0]~input_o ),
	.datae(!\mem_reg|registers[21][6]~q ),
	.dataf(!\mem_reg|registers[20][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux9~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux9~10 .extended_lut = "off";
defparam \display_pc|Mux9~10 .lut_mask = 64'h220A225F770A775F;
defparam \display_pc|Mux9~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y8_N50
dffeas \mem_reg|registers[18][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux25~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[18][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[18][6] .is_wysiwyg = "true";
defparam \mem_reg|registers[18][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y8_N54
cyclonev_lcell_comb \display_pc|Mux9~12 (
// Equation(s):
// \display_pc|Mux9~12_combout  = ( \mem_reg|registers[23][6]~q  & ( \mem_reg|registers[18][6]~q  & ( (!\address_register[0]~input_o  & (((!\address_register[2]~input_o ) # (\mem_reg|registers[22][6]~q )))) # (\address_register[0]~input_o  & 
// (((\address_register[2]~input_o )) # (\mem_reg|registers[19][6]~q ))) ) ) ) # ( !\mem_reg|registers[23][6]~q  & ( \mem_reg|registers[18][6]~q  & ( (!\address_register[0]~input_o  & (((!\address_register[2]~input_o ) # (\mem_reg|registers[22][6]~q )))) # 
// (\address_register[0]~input_o  & (\mem_reg|registers[19][6]~q  & ((!\address_register[2]~input_o )))) ) ) ) # ( \mem_reg|registers[23][6]~q  & ( !\mem_reg|registers[18][6]~q  & ( (!\address_register[0]~input_o  & (((\mem_reg|registers[22][6]~q  & 
// \address_register[2]~input_o )))) # (\address_register[0]~input_o  & (((\address_register[2]~input_o )) # (\mem_reg|registers[19][6]~q ))) ) ) ) # ( !\mem_reg|registers[23][6]~q  & ( !\mem_reg|registers[18][6]~q  & ( (!\address_register[0]~input_o  & 
// (((\mem_reg|registers[22][6]~q  & \address_register[2]~input_o )))) # (\address_register[0]~input_o  & (\mem_reg|registers[19][6]~q  & ((!\address_register[2]~input_o )))) ) ) )

	.dataa(!\mem_reg|registers[19][6]~q ),
	.datab(!\address_register[0]~input_o ),
	.datac(!\mem_reg|registers[22][6]~q ),
	.datad(!\address_register[2]~input_o ),
	.datae(!\mem_reg|registers[23][6]~q ),
	.dataf(!\mem_reg|registers[18][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux9~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux9~12 .extended_lut = "off";
defparam \display_pc|Mux9~12 .lut_mask = 64'h110C113FDD0CDD3F;
defparam \display_pc|Mux9~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y8_N12
cyclonev_lcell_comb \display_pc|Mux9~13 (
// Equation(s):
// \display_pc|Mux9~13_combout  = ( \mem_reg|registers[23][22]~q  & ( \mem_reg|registers[18][22]~q  & ( (!\address_register[2]~input_o  & (((!\address_register[0]~input_o )) # (\mem_reg|registers[19][22]~q ))) # (\address_register[2]~input_o  & 
// (((\address_register[0]~input_o ) # (\mem_reg|registers[22][22]~q )))) ) ) ) # ( !\mem_reg|registers[23][22]~q  & ( \mem_reg|registers[18][22]~q  & ( (!\address_register[2]~input_o  & (((!\address_register[0]~input_o )) # (\mem_reg|registers[19][22]~q ))) 
// # (\address_register[2]~input_o  & (((\mem_reg|registers[22][22]~q  & !\address_register[0]~input_o )))) ) ) ) # ( \mem_reg|registers[23][22]~q  & ( !\mem_reg|registers[18][22]~q  & ( (!\address_register[2]~input_o  & (\mem_reg|registers[19][22]~q  & 
// ((\address_register[0]~input_o )))) # (\address_register[2]~input_o  & (((\address_register[0]~input_o ) # (\mem_reg|registers[22][22]~q )))) ) ) ) # ( !\mem_reg|registers[23][22]~q  & ( !\mem_reg|registers[18][22]~q  & ( (!\address_register[2]~input_o  & 
// (\mem_reg|registers[19][22]~q  & ((\address_register[0]~input_o )))) # (\address_register[2]~input_o  & (((\mem_reg|registers[22][22]~q  & !\address_register[0]~input_o )))) ) ) )

	.dataa(!\mem_reg|registers[19][22]~q ),
	.datab(!\address_register[2]~input_o ),
	.datac(!\mem_reg|registers[22][22]~q ),
	.datad(!\address_register[0]~input_o ),
	.datae(!\mem_reg|registers[23][22]~q ),
	.dataf(!\mem_reg|registers[18][22]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux9~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux9~13 .extended_lut = "off";
defparam \display_pc|Mux9~13 .lut_mask = 64'h03440377CF44CF77;
defparam \display_pc|Mux9~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y7_N24
cyclonev_lcell_comb \display_pc|Mux9~14 (
// Equation(s):
// \display_pc|Mux9~14_combout  = ( \address_register[1]~input_o  & ( \display_pc|Mux9~13_combout  & ( (\sel[0]~input_o ) # (\display_pc|Mux9~12_combout ) ) ) ) # ( !\address_register[1]~input_o  & ( \display_pc|Mux9~13_combout  & ( (!\sel[0]~input_o  & 
// ((\display_pc|Mux9~10_combout ))) # (\sel[0]~input_o  & (\display_pc|Mux9~11_combout )) ) ) ) # ( \address_register[1]~input_o  & ( !\display_pc|Mux9~13_combout  & ( (\display_pc|Mux9~12_combout  & !\sel[0]~input_o ) ) ) ) # ( 
// !\address_register[1]~input_o  & ( !\display_pc|Mux9~13_combout  & ( (!\sel[0]~input_o  & ((\display_pc|Mux9~10_combout ))) # (\sel[0]~input_o  & (\display_pc|Mux9~11_combout )) ) ) )

	.dataa(!\display_pc|Mux9~11_combout ),
	.datab(!\display_pc|Mux9~10_combout ),
	.datac(!\display_pc|Mux9~12_combout ),
	.datad(!\sel[0]~input_o ),
	.datae(!\address_register[1]~input_o ),
	.dataf(!\display_pc|Mux9~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux9~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux9~14 .extended_lut = "off";
defparam \display_pc|Mux9~14 .lut_mask = 64'h33550F0033550FFF;
defparam \display_pc|Mux9~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y9_N43
dffeas \mem_reg|registers[7][6]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux25~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[7][6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[7][6]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_reg|registers[7][6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N12
cyclonev_lcell_comb \display_pc|Mux9~3 (
// Equation(s):
// \display_pc|Mux9~3_combout  = ( \mem_reg|registers[6][22]~q  & ( \address_register[0]~input_o  & ( (!\sel[0]~input_o  & (\mem_reg|registers[7][6]~DUPLICATE_q )) # (\sel[0]~input_o  & ((\mem_reg|registers[7][22]~q ))) ) ) ) # ( !\mem_reg|registers[6][22]~q 
//  & ( \address_register[0]~input_o  & ( (!\sel[0]~input_o  & (\mem_reg|registers[7][6]~DUPLICATE_q )) # (\sel[0]~input_o  & ((\mem_reg|registers[7][22]~q ))) ) ) ) # ( \mem_reg|registers[6][22]~q  & ( !\address_register[0]~input_o  & ( (\sel[0]~input_o ) # 
// (\mem_reg|registers[6][6]~q ) ) ) ) # ( !\mem_reg|registers[6][22]~q  & ( !\address_register[0]~input_o  & ( (\mem_reg|registers[6][6]~q  & !\sel[0]~input_o ) ) ) )

	.dataa(!\mem_reg|registers[6][6]~q ),
	.datab(!\sel[0]~input_o ),
	.datac(!\mem_reg|registers[7][6]~DUPLICATE_q ),
	.datad(!\mem_reg|registers[7][22]~q ),
	.datae(!\mem_reg|registers[6][22]~q ),
	.dataf(!\address_register[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux9~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux9~3 .extended_lut = "off";
defparam \display_pc|Mux9~3 .lut_mask = 64'h444477770C3F0C3F;
defparam \display_pc|Mux9~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y13_N42
cyclonev_lcell_comb \display_pc|Mux9~2 (
// Equation(s):
// \display_pc|Mux9~2_combout  = ( \mem_reg|registers[3][6]~q  & ( \mem_reg|registers[2][22]~q  & ( (!\sel[0]~input_o  & (((\address_register[0]~input_o ) # (\mem_reg|registers[2][6]~q )))) # (\sel[0]~input_o  & (((!\address_register[0]~input_o )) # 
// (\mem_reg|registers[3][22]~q ))) ) ) ) # ( !\mem_reg|registers[3][6]~q  & ( \mem_reg|registers[2][22]~q  & ( (!\sel[0]~input_o  & (((\mem_reg|registers[2][6]~q  & !\address_register[0]~input_o )))) # (\sel[0]~input_o  & (((!\address_register[0]~input_o )) 
// # (\mem_reg|registers[3][22]~q ))) ) ) ) # ( \mem_reg|registers[3][6]~q  & ( !\mem_reg|registers[2][22]~q  & ( (!\sel[0]~input_o  & (((\address_register[0]~input_o ) # (\mem_reg|registers[2][6]~q )))) # (\sel[0]~input_o  & (\mem_reg|registers[3][22]~q  & 
// ((\address_register[0]~input_o )))) ) ) ) # ( !\mem_reg|registers[3][6]~q  & ( !\mem_reg|registers[2][22]~q  & ( (!\sel[0]~input_o  & (((\mem_reg|registers[2][6]~q  & !\address_register[0]~input_o )))) # (\sel[0]~input_o  & (\mem_reg|registers[3][22]~q  & 
// ((\address_register[0]~input_o )))) ) ) )

	.dataa(!\sel[0]~input_o ),
	.datab(!\mem_reg|registers[3][22]~q ),
	.datac(!\mem_reg|registers[2][6]~q ),
	.datad(!\address_register[0]~input_o ),
	.datae(!\mem_reg|registers[3][6]~q ),
	.dataf(!\mem_reg|registers[2][22]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux9~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux9~2 .extended_lut = "off";
defparam \display_pc|Mux9~2 .lut_mask = 64'h0A110ABB5F115FBB;
defparam \display_pc|Mux9~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y10_N6
cyclonev_lcell_comb \display_pc|Mux9~0 (
// Equation(s):
// \display_pc|Mux9~0_combout  = ( \mem_reg|registers[1][22]~DUPLICATE_q  & ( (\address_register[0]~input_o  & ((\sel[0]~input_o ) # (\mem_reg|registers[1][6]~q ))) ) ) # ( !\mem_reg|registers[1][22]~DUPLICATE_q  & ( (\mem_reg|registers[1][6]~q  & 
// (!\sel[0]~input_o  & \address_register[0]~input_o )) ) )

	.dataa(gnd),
	.datab(!\mem_reg|registers[1][6]~q ),
	.datac(!\sel[0]~input_o ),
	.datad(!\address_register[0]~input_o ),
	.datae(!\mem_reg|registers[1][22]~DUPLICATE_q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux9~0 .extended_lut = "off";
defparam \display_pc|Mux9~0 .lut_mask = 64'h0030003F0030003F;
defparam \display_pc|Mux9~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y9_N7
dffeas \mem_reg|registers[5][22]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux9~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[5][22]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[5][22]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_reg|registers[5][22]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y9_N28
dffeas \mem_reg|registers[5][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux25~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[5][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[5][6] .is_wysiwyg = "true";
defparam \mem_reg|registers[5][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N24
cyclonev_lcell_comb \display_pc|Mux9~1 (
// Equation(s):
// \display_pc|Mux9~1_combout  = ( \mem_reg|registers[5][6]~q  & ( \address_register[0]~input_o  & ( (!\sel[0]~input_o ) # (\mem_reg|registers[5][22]~DUPLICATE_q ) ) ) ) # ( !\mem_reg|registers[5][6]~q  & ( \address_register[0]~input_o  & ( 
// (\mem_reg|registers[5][22]~DUPLICATE_q  & \sel[0]~input_o ) ) ) ) # ( \mem_reg|registers[5][6]~q  & ( !\address_register[0]~input_o  & ( (!\sel[0]~input_o  & ((\mem_reg|registers[4][6]~q ))) # (\sel[0]~input_o  & (\mem_reg|registers[4][22]~q )) ) ) ) # ( 
// !\mem_reg|registers[5][6]~q  & ( !\address_register[0]~input_o  & ( (!\sel[0]~input_o  & ((\mem_reg|registers[4][6]~q ))) # (\sel[0]~input_o  & (\mem_reg|registers[4][22]~q )) ) ) )

	.dataa(!\mem_reg|registers[4][22]~q ),
	.datab(!\mem_reg|registers[5][22]~DUPLICATE_q ),
	.datac(!\mem_reg|registers[4][6]~q ),
	.datad(!\sel[0]~input_o ),
	.datae(!\mem_reg|registers[5][6]~q ),
	.dataf(!\address_register[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux9~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux9~1 .extended_lut = "off";
defparam \display_pc|Mux9~1 .lut_mask = 64'h0F550F550033FF33;
defparam \display_pc|Mux9~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y8_N6
cyclonev_lcell_comb \display_pc|Mux9~4 (
// Equation(s):
// \display_pc|Mux9~4_combout  = ( \display_pc|Mux9~1_combout  & ( \address_register[2]~input_o  & ( (!\address_register[1]~input_o ) # (\display_pc|Mux9~3_combout ) ) ) ) # ( !\display_pc|Mux9~1_combout  & ( \address_register[2]~input_o  & ( 
// (\display_pc|Mux9~3_combout  & \address_register[1]~input_o ) ) ) ) # ( \display_pc|Mux9~1_combout  & ( !\address_register[2]~input_o  & ( (!\address_register[1]~input_o  & ((\display_pc|Mux9~0_combout ))) # (\address_register[1]~input_o  & 
// (\display_pc|Mux9~2_combout )) ) ) ) # ( !\display_pc|Mux9~1_combout  & ( !\address_register[2]~input_o  & ( (!\address_register[1]~input_o  & ((\display_pc|Mux9~0_combout ))) # (\address_register[1]~input_o  & (\display_pc|Mux9~2_combout )) ) ) )

	.dataa(!\display_pc|Mux9~3_combout ),
	.datab(!\display_pc|Mux9~2_combout ),
	.datac(!\display_pc|Mux9~0_combout ),
	.datad(!\address_register[1]~input_o ),
	.datae(!\display_pc|Mux9~1_combout ),
	.dataf(!\address_register[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux9~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux9~4 .extended_lut = "off";
defparam \display_pc|Mux9~4 .lut_mask = 64'h0F330F330055FF55;
defparam \display_pc|Mux9~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y11_N53
dffeas \mem_reg|registers[9][22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux9~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[9][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[9][22] .is_wysiwyg = "true";
defparam \mem_reg|registers[9][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y11_N0
cyclonev_lcell_comb \display_pc|Mux9~6 (
// Equation(s):
// \display_pc|Mux9~6_combout  = ( \mem_reg|registers[9][6]~q  & ( \address_register[1]~input_o  & ( (!\sel[0]~input_o  & ((\mem_reg|registers[11][6]~q ))) # (\sel[0]~input_o  & (\mem_reg|registers[11][22]~DUPLICATE_q )) ) ) ) # ( !\mem_reg|registers[9][6]~q 
//  & ( \address_register[1]~input_o  & ( (!\sel[0]~input_o  & ((\mem_reg|registers[11][6]~q ))) # (\sel[0]~input_o  & (\mem_reg|registers[11][22]~DUPLICATE_q )) ) ) ) # ( \mem_reg|registers[9][6]~q  & ( !\address_register[1]~input_o  & ( (!\sel[0]~input_o ) 
// # (\mem_reg|registers[9][22]~q ) ) ) ) # ( !\mem_reg|registers[9][6]~q  & ( !\address_register[1]~input_o  & ( (\mem_reg|registers[9][22]~q  & \sel[0]~input_o ) ) ) )

	.dataa(!\mem_reg|registers[9][22]~q ),
	.datab(!\mem_reg|registers[11][22]~DUPLICATE_q ),
	.datac(!\sel[0]~input_o ),
	.datad(!\mem_reg|registers[11][6]~q ),
	.datae(!\mem_reg|registers[9][6]~q ),
	.dataf(!\address_register[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux9~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux9~6 .extended_lut = "off";
defparam \display_pc|Mux9~6 .lut_mask = 64'h0505F5F503F303F3;
defparam \display_pc|Mux9~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y10_N18
cyclonev_lcell_comb \display_pc|Mux9~7 (
// Equation(s):
// \display_pc|Mux9~7_combout  = ( \mem_reg|registers[14][6]~q  & ( \address_register[1]~input_o  & ( (!\sel[0]~input_o ) # (\mem_reg|registers[14][22]~q ) ) ) ) # ( !\mem_reg|registers[14][6]~q  & ( \address_register[1]~input_o  & ( (\sel[0]~input_o  & 
// \mem_reg|registers[14][22]~q ) ) ) ) # ( \mem_reg|registers[14][6]~q  & ( !\address_register[1]~input_o  & ( (!\sel[0]~input_o  & ((\mem_reg|registers[12][6]~q ))) # (\sel[0]~input_o  & (\mem_reg|registers[12][22]~q )) ) ) ) # ( 
// !\mem_reg|registers[14][6]~q  & ( !\address_register[1]~input_o  & ( (!\sel[0]~input_o  & ((\mem_reg|registers[12][6]~q ))) # (\sel[0]~input_o  & (\mem_reg|registers[12][22]~q )) ) ) )

	.dataa(!\sel[0]~input_o ),
	.datab(!\mem_reg|registers[14][22]~q ),
	.datac(!\mem_reg|registers[12][22]~q ),
	.datad(!\mem_reg|registers[12][6]~q ),
	.datae(!\mem_reg|registers[14][6]~q ),
	.dataf(!\address_register[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux9~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux9~7 .extended_lut = "off";
defparam \display_pc|Mux9~7 .lut_mask = 64'h05AF05AF1111BBBB;
defparam \display_pc|Mux9~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y11_N57
cyclonev_lcell_comb \display_pc|Mux9~8 (
// Equation(s):
// \display_pc|Mux9~8_combout  = ( \mem_reg|registers[13][6]~DUPLICATE_q  & ( \mem_reg|registers[15][22]~q  & ( (!\address_register[1]~input_o  & (((!\sel[0]~input_o ) # (\mem_reg|registers[13][22]~DUPLICATE_q )))) # (\address_register[1]~input_o  & 
// (((\sel[0]~input_o )) # (\mem_reg|registers[15][6]~q ))) ) ) ) # ( !\mem_reg|registers[13][6]~DUPLICATE_q  & ( \mem_reg|registers[15][22]~q  & ( (!\address_register[1]~input_o  & (((\mem_reg|registers[13][22]~DUPLICATE_q  & \sel[0]~input_o )))) # 
// (\address_register[1]~input_o  & (((\sel[0]~input_o )) # (\mem_reg|registers[15][6]~q ))) ) ) ) # ( \mem_reg|registers[13][6]~DUPLICATE_q  & ( !\mem_reg|registers[15][22]~q  & ( (!\address_register[1]~input_o  & (((!\sel[0]~input_o ) # 
// (\mem_reg|registers[13][22]~DUPLICATE_q )))) # (\address_register[1]~input_o  & (\mem_reg|registers[15][6]~q  & ((!\sel[0]~input_o )))) ) ) ) # ( !\mem_reg|registers[13][6]~DUPLICATE_q  & ( !\mem_reg|registers[15][22]~q  & ( (!\address_register[1]~input_o 
//  & (((\mem_reg|registers[13][22]~DUPLICATE_q  & \sel[0]~input_o )))) # (\address_register[1]~input_o  & (\mem_reg|registers[15][6]~q  & ((!\sel[0]~input_o )))) ) ) )

	.dataa(!\mem_reg|registers[15][6]~q ),
	.datab(!\address_register[1]~input_o ),
	.datac(!\mem_reg|registers[13][22]~DUPLICATE_q ),
	.datad(!\sel[0]~input_o ),
	.datae(!\mem_reg|registers[13][6]~DUPLICATE_q ),
	.dataf(!\mem_reg|registers[15][22]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux9~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux9~8 .extended_lut = "off";
defparam \display_pc|Mux9~8 .lut_mask = 64'h110CDD0C113FDD3F;
defparam \display_pc|Mux9~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y11_N13
dffeas \mem_reg|registers[10][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux25~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[10][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[10][6] .is_wysiwyg = "true";
defparam \mem_reg|registers[10][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y10_N30
cyclonev_lcell_comb \display_pc|Mux9~5 (
// Equation(s):
// \display_pc|Mux9~5_combout  = ( \mem_reg|registers[10][22]~DUPLICATE_q  & ( \mem_reg|registers[8][22]~DUPLICATE_q  & ( ((!\address_register[1]~input_o  & ((\mem_reg|registers[8][6]~q ))) # (\address_register[1]~input_o  & (\mem_reg|registers[10][6]~q ))) 
// # (\sel[0]~input_o ) ) ) ) # ( !\mem_reg|registers[10][22]~DUPLICATE_q  & ( \mem_reg|registers[8][22]~DUPLICATE_q  & ( (!\address_register[1]~input_o  & (((\mem_reg|registers[8][6]~q ) # (\sel[0]~input_o )))) # (\address_register[1]~input_o  & 
// (\mem_reg|registers[10][6]~q  & (!\sel[0]~input_o ))) ) ) ) # ( \mem_reg|registers[10][22]~DUPLICATE_q  & ( !\mem_reg|registers[8][22]~DUPLICATE_q  & ( (!\address_register[1]~input_o  & (((!\sel[0]~input_o  & \mem_reg|registers[8][6]~q )))) # 
// (\address_register[1]~input_o  & (((\sel[0]~input_o )) # (\mem_reg|registers[10][6]~q ))) ) ) ) # ( !\mem_reg|registers[10][22]~DUPLICATE_q  & ( !\mem_reg|registers[8][22]~DUPLICATE_q  & ( (!\sel[0]~input_o  & ((!\address_register[1]~input_o  & 
// ((\mem_reg|registers[8][6]~q ))) # (\address_register[1]~input_o  & (\mem_reg|registers[10][6]~q )))) ) ) )

	.dataa(!\mem_reg|registers[10][6]~q ),
	.datab(!\address_register[1]~input_o ),
	.datac(!\sel[0]~input_o ),
	.datad(!\mem_reg|registers[8][6]~q ),
	.datae(!\mem_reg|registers[10][22]~DUPLICATE_q ),
	.dataf(!\mem_reg|registers[8][22]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux9~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux9~5 .extended_lut = "off";
defparam \display_pc|Mux9~5 .lut_mask = 64'h10D013D31CDC1FDF;
defparam \display_pc|Mux9~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y8_N24
cyclonev_lcell_comb \display_pc|Mux9~9 (
// Equation(s):
// \display_pc|Mux9~9_combout  = ( \display_pc|Mux9~8_combout  & ( \display_pc|Mux9~5_combout  & ( (!\address_register[0]~input_o  & (((!\address_register[2]~input_o ) # (\display_pc|Mux9~7_combout )))) # (\address_register[0]~input_o  & 
// (((\address_register[2]~input_o )) # (\display_pc|Mux9~6_combout ))) ) ) ) # ( !\display_pc|Mux9~8_combout  & ( \display_pc|Mux9~5_combout  & ( (!\address_register[0]~input_o  & (((!\address_register[2]~input_o ) # (\display_pc|Mux9~7_combout )))) # 
// (\address_register[0]~input_o  & (\display_pc|Mux9~6_combout  & (!\address_register[2]~input_o ))) ) ) ) # ( \display_pc|Mux9~8_combout  & ( !\display_pc|Mux9~5_combout  & ( (!\address_register[0]~input_o  & (((\address_register[2]~input_o  & 
// \display_pc|Mux9~7_combout )))) # (\address_register[0]~input_o  & (((\address_register[2]~input_o )) # (\display_pc|Mux9~6_combout ))) ) ) ) # ( !\display_pc|Mux9~8_combout  & ( !\display_pc|Mux9~5_combout  & ( (!\address_register[0]~input_o  & 
// (((\address_register[2]~input_o  & \display_pc|Mux9~7_combout )))) # (\address_register[0]~input_o  & (\display_pc|Mux9~6_combout  & (!\address_register[2]~input_o ))) ) ) )

	.dataa(!\display_pc|Mux9~6_combout ),
	.datab(!\address_register[0]~input_o ),
	.datac(!\address_register[2]~input_o ),
	.datad(!\display_pc|Mux9~7_combout ),
	.datae(!\display_pc|Mux9~8_combout ),
	.dataf(!\display_pc|Mux9~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux9~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux9~9 .extended_lut = "off";
defparam \display_pc|Mux9~9 .lut_mask = 64'h101C131FD0DCD3DF;
defparam \display_pc|Mux9~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y7_N33
cyclonev_lcell_comb \display_pc|Mux9~20 (
// Equation(s):
// \display_pc|Mux9~20_combout  = ( \display_pc|Mux9~4_combout  & ( \display_pc|Mux9~9_combout  & ( (!\address_register[4]~input_o ) # ((!\address_register[3]~input_o  & ((\display_pc|Mux9~14_combout ))) # (\address_register[3]~input_o  & 
// (\display_pc|Mux9~19_combout ))) ) ) ) # ( !\display_pc|Mux9~4_combout  & ( \display_pc|Mux9~9_combout  & ( (!\address_register[4]~input_o  & (((\address_register[3]~input_o )))) # (\address_register[4]~input_o  & ((!\address_register[3]~input_o  & 
// ((\display_pc|Mux9~14_combout ))) # (\address_register[3]~input_o  & (\display_pc|Mux9~19_combout )))) ) ) ) # ( \display_pc|Mux9~4_combout  & ( !\display_pc|Mux9~9_combout  & ( (!\address_register[4]~input_o  & (((!\address_register[3]~input_o )))) # 
// (\address_register[4]~input_o  & ((!\address_register[3]~input_o  & ((\display_pc|Mux9~14_combout ))) # (\address_register[3]~input_o  & (\display_pc|Mux9~19_combout )))) ) ) ) # ( !\display_pc|Mux9~4_combout  & ( !\display_pc|Mux9~9_combout  & ( 
// (\address_register[4]~input_o  & ((!\address_register[3]~input_o  & ((\display_pc|Mux9~14_combout ))) # (\address_register[3]~input_o  & (\display_pc|Mux9~19_combout )))) ) ) )

	.dataa(!\display_pc|Mux9~19_combout ),
	.datab(!\display_pc|Mux9~14_combout ),
	.datac(!\address_register[4]~input_o ),
	.datad(!\address_register[3]~input_o ),
	.datae(!\display_pc|Mux9~4_combout ),
	.dataf(!\display_pc|Mux9~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux9~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux9~20 .extended_lut = "off";
defparam \display_pc|Mux9~20 .lut_mask = 64'h0305F30503F5F3F5;
defparam \display_pc|Mux9~20 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y15_N45
cyclonev_lcell_comb \display_pc|Mux9~21 (
// Equation(s):
// \display_pc|Mux9~21_combout  = ( \display_pc|Mux9~20_combout  & ( ((!\sel[0]~input_o  & ((\p|pc [6]))) # (\sel[0]~input_o  & (\p|pc[22]~DUPLICATE_q ))) # (\sel[1]~input_o ) ) ) # ( !\display_pc|Mux9~20_combout  & ( (!\sel[1]~input_o  & ((!\sel[0]~input_o  
// & ((\p|pc [6]))) # (\sel[0]~input_o  & (\p|pc[22]~DUPLICATE_q )))) ) )

	.dataa(!\sel[0]~input_o ),
	.datab(!\sel[1]~input_o ),
	.datac(!\p|pc[22]~DUPLICATE_q ),
	.datad(!\p|pc [6]),
	.datae(gnd),
	.dataf(!\display_pc|Mux9~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux9~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux9~21 .extended_lut = "off";
defparam \display_pc|Mux9~21 .lut_mask = 64'h048C048C37BF37BF;
defparam \display_pc|Mux9~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y15_N24
cyclonev_lcell_comb \display_pc|Mux9~22 (
// Equation(s):
// \display_pc|Mux9~22_combout  = ( \ins_mem|memory~23_combout  & ( (!\display_pc|Mux14~0_combout  & ((!\display_pc|Mux14~1_combout  & ((\display_pc|Mux9~21_combout ))) # (\display_pc|Mux14~1_combout  & (\muxWrite|Mux16~0_combout )))) # 
// (\display_pc|Mux14~0_combout  & (((!\display_pc|Mux14~1_combout )))) ) ) # ( !\ins_mem|memory~23_combout  & ( (!\display_pc|Mux14~0_combout  & ((!\display_pc|Mux14~1_combout  & ((\display_pc|Mux9~21_combout ))) # (\display_pc|Mux14~1_combout  & 
// (\muxWrite|Mux16~0_combout )))) ) )

	.dataa(!\display_pc|Mux14~0_combout ),
	.datab(!\muxWrite|Mux16~0_combout ),
	.datac(!\display_pc|Mux14~1_combout ),
	.datad(!\display_pc|Mux9~21_combout ),
	.datae(gnd),
	.dataf(!\ins_mem|memory~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux9~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux9~22 .extended_lut = "off";
defparam \display_pc|Mux9~22 .lut_mask = 64'h02A202A252F252F2;
defparam \display_pc|Mux9~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y8_N46
dffeas \mem_reg|registers[27][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux27~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[27][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[27][4] .is_wysiwyg = "true";
defparam \mem_reg|registers[27][4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y8_N18
cyclonev_lcell_comb \display_pc|Mux11~16 (
// Equation(s):
// \display_pc|Mux11~16_combout  = ( \mem_reg|registers[25][20]~q  & ( \mem_reg|registers[27][4]~q  & ( (!\sel[0]~input_o  & (((\address_register[1]~input_o )) # (\mem_reg|registers[25][4]~q ))) # (\sel[0]~input_o  & (((!\address_register[1]~input_o ) # 
// (\mem_reg|registers[27][20]~q )))) ) ) ) # ( !\mem_reg|registers[25][20]~q  & ( \mem_reg|registers[27][4]~q  & ( (!\sel[0]~input_o  & (((\address_register[1]~input_o )) # (\mem_reg|registers[25][4]~q ))) # (\sel[0]~input_o  & 
// (((\mem_reg|registers[27][20]~q  & \address_register[1]~input_o )))) ) ) ) # ( \mem_reg|registers[25][20]~q  & ( !\mem_reg|registers[27][4]~q  & ( (!\sel[0]~input_o  & (\mem_reg|registers[25][4]~q  & ((!\address_register[1]~input_o )))) # (\sel[0]~input_o 
//  & (((!\address_register[1]~input_o ) # (\mem_reg|registers[27][20]~q )))) ) ) ) # ( !\mem_reg|registers[25][20]~q  & ( !\mem_reg|registers[27][4]~q  & ( (!\sel[0]~input_o  & (\mem_reg|registers[25][4]~q  & ((!\address_register[1]~input_o )))) # 
// (\sel[0]~input_o  & (((\mem_reg|registers[27][20]~q  & \address_register[1]~input_o )))) ) ) )

	.dataa(!\mem_reg|registers[25][4]~q ),
	.datab(!\sel[0]~input_o ),
	.datac(!\mem_reg|registers[27][20]~q ),
	.datad(!\address_register[1]~input_o ),
	.datae(!\mem_reg|registers[25][20]~q ),
	.dataf(!\mem_reg|registers[27][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux11~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux11~16 .extended_lut = "off";
defparam \display_pc|Mux11~16 .lut_mask = 64'h4403770344CF77CF;
defparam \display_pc|Mux11~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y11_N4
dffeas \mem_reg|registers[31][4]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux27~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[31][4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[31][4]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_reg|registers[31][4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y8_N42
cyclonev_lcell_comb \display_pc|Mux11~18 (
// Equation(s):
// \display_pc|Mux11~18_combout  = ( \mem_reg|registers[31][4]~DUPLICATE_q  & ( \mem_reg|registers[31][20]~q  & ( ((!\sel[0]~input_o  & (\mem_reg|registers[29][4]~q )) # (\sel[0]~input_o  & ((\mem_reg|registers[29][20]~q )))) # (\address_register[1]~input_o 
// ) ) ) ) # ( !\mem_reg|registers[31][4]~DUPLICATE_q  & ( \mem_reg|registers[31][20]~q  & ( (!\sel[0]~input_o  & (\mem_reg|registers[29][4]~q  & ((!\address_register[1]~input_o )))) # (\sel[0]~input_o  & (((\address_register[1]~input_o ) # 
// (\mem_reg|registers[29][20]~q )))) ) ) ) # ( \mem_reg|registers[31][4]~DUPLICATE_q  & ( !\mem_reg|registers[31][20]~q  & ( (!\sel[0]~input_o  & (((\address_register[1]~input_o )) # (\mem_reg|registers[29][4]~q ))) # (\sel[0]~input_o  & 
// (((\mem_reg|registers[29][20]~q  & !\address_register[1]~input_o )))) ) ) ) # ( !\mem_reg|registers[31][4]~DUPLICATE_q  & ( !\mem_reg|registers[31][20]~q  & ( (!\address_register[1]~input_o  & ((!\sel[0]~input_o  & (\mem_reg|registers[29][4]~q )) # 
// (\sel[0]~input_o  & ((\mem_reg|registers[29][20]~q ))))) ) ) )

	.dataa(!\mem_reg|registers[29][4]~q ),
	.datab(!\sel[0]~input_o ),
	.datac(!\mem_reg|registers[29][20]~q ),
	.datad(!\address_register[1]~input_o ),
	.datae(!\mem_reg|registers[31][4]~DUPLICATE_q ),
	.dataf(!\mem_reg|registers[31][20]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux11~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux11~18 .extended_lut = "off";
defparam \display_pc|Mux11~18 .lut_mask = 64'h470047CC473347FF;
defparam \display_pc|Mux11~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y8_N17
dffeas \mem_reg|registers[26][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux27~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[26][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[26][4] .is_wysiwyg = "true";
defparam \mem_reg|registers[26][4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y8_N57
cyclonev_lcell_comb \display_pc|Mux11~15 (
// Equation(s):
// \display_pc|Mux11~15_combout  = ( \mem_reg|registers[26][20]~q  & ( \mem_reg|registers[26][4]~q  & ( ((!\sel[0]~input_o  & (\mem_reg|registers[24][4]~q )) # (\sel[0]~input_o  & ((\mem_reg|registers[24][20]~q )))) # (\address_register[1]~input_o ) ) ) ) # 
// ( !\mem_reg|registers[26][20]~q  & ( \mem_reg|registers[26][4]~q  & ( (!\sel[0]~input_o  & (((\address_register[1]~input_o )) # (\mem_reg|registers[24][4]~q ))) # (\sel[0]~input_o  & (((\mem_reg|registers[24][20]~q  & !\address_register[1]~input_o )))) ) 
// ) ) # ( \mem_reg|registers[26][20]~q  & ( !\mem_reg|registers[26][4]~q  & ( (!\sel[0]~input_o  & (\mem_reg|registers[24][4]~q  & ((!\address_register[1]~input_o )))) # (\sel[0]~input_o  & (((\address_register[1]~input_o ) # (\mem_reg|registers[24][20]~q 
// )))) ) ) ) # ( !\mem_reg|registers[26][20]~q  & ( !\mem_reg|registers[26][4]~q  & ( (!\address_register[1]~input_o  & ((!\sel[0]~input_o  & (\mem_reg|registers[24][4]~q )) # (\sel[0]~input_o  & ((\mem_reg|registers[24][20]~q ))))) ) ) )

	.dataa(!\mem_reg|registers[24][4]~q ),
	.datab(!\mem_reg|registers[24][20]~q ),
	.datac(!\sel[0]~input_o ),
	.datad(!\address_register[1]~input_o ),
	.datae(!\mem_reg|registers[26][20]~q ),
	.dataf(!\mem_reg|registers[26][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux11~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux11~15 .extended_lut = "off";
defparam \display_pc|Mux11~15 .lut_mask = 64'h5300530F53F053FF;
defparam \display_pc|Mux11~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y8_N37
dffeas \mem_reg|registers[30][4]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux27~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[30][4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[30][4]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_reg|registers[30][4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y8_N57
cyclonev_lcell_comb \display_pc|Mux11~17 (
// Equation(s):
// \display_pc|Mux11~17_combout  = ( \address_register[1]~input_o  & ( \mem_reg|registers[28][4]~q  & ( (!\sel[0]~input_o  & (\mem_reg|registers[30][4]~DUPLICATE_q )) # (\sel[0]~input_o  & ((\mem_reg|registers[30][20]~q ))) ) ) ) # ( 
// !\address_register[1]~input_o  & ( \mem_reg|registers[28][4]~q  & ( (!\sel[0]~input_o ) # (\mem_reg|registers[28][20]~q ) ) ) ) # ( \address_register[1]~input_o  & ( !\mem_reg|registers[28][4]~q  & ( (!\sel[0]~input_o  & 
// (\mem_reg|registers[30][4]~DUPLICATE_q )) # (\sel[0]~input_o  & ((\mem_reg|registers[30][20]~q ))) ) ) ) # ( !\address_register[1]~input_o  & ( !\mem_reg|registers[28][4]~q  & ( (\sel[0]~input_o  & \mem_reg|registers[28][20]~q ) ) ) )

	.dataa(!\sel[0]~input_o ),
	.datab(!\mem_reg|registers[30][4]~DUPLICATE_q ),
	.datac(!\mem_reg|registers[30][20]~q ),
	.datad(!\mem_reg|registers[28][20]~q ),
	.datae(!\address_register[1]~input_o ),
	.dataf(!\mem_reg|registers[28][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux11~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux11~17 .extended_lut = "off";
defparam \display_pc|Mux11~17 .lut_mask = 64'h00552727AAFF2727;
defparam \display_pc|Mux11~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y8_N12
cyclonev_lcell_comb \display_pc|Mux11~19 (
// Equation(s):
// \display_pc|Mux11~19_combout  = ( \address_register[0]~input_o  & ( \display_pc|Mux11~17_combout  & ( (!\address_register[2]~input_o  & (\display_pc|Mux11~16_combout )) # (\address_register[2]~input_o  & ((\display_pc|Mux11~18_combout ))) ) ) ) # ( 
// !\address_register[0]~input_o  & ( \display_pc|Mux11~17_combout  & ( (\display_pc|Mux11~15_combout ) # (\address_register[2]~input_o ) ) ) ) # ( \address_register[0]~input_o  & ( !\display_pc|Mux11~17_combout  & ( (!\address_register[2]~input_o  & 
// (\display_pc|Mux11~16_combout )) # (\address_register[2]~input_o  & ((\display_pc|Mux11~18_combout ))) ) ) ) # ( !\address_register[0]~input_o  & ( !\display_pc|Mux11~17_combout  & ( (!\address_register[2]~input_o  & \display_pc|Mux11~15_combout ) ) ) )

	.dataa(!\display_pc|Mux11~16_combout ),
	.datab(!\display_pc|Mux11~18_combout ),
	.datac(!\address_register[2]~input_o ),
	.datad(!\display_pc|Mux11~15_combout ),
	.datae(!\address_register[0]~input_o ),
	.dataf(!\display_pc|Mux11~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux11~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux11~19 .extended_lut = "off";
defparam \display_pc|Mux11~19 .lut_mask = 64'h00F053530FFF5353;
defparam \display_pc|Mux11~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y10_N37
dffeas \mem_reg|registers[11][4]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux27~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[11][4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[11][4]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_reg|registers[11][4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y11_N12
cyclonev_lcell_comb \display_pc|Mux11~6 (
// Equation(s):
// \display_pc|Mux11~6_combout  = ( \mem_reg|registers[9][20]~q  & ( \mem_reg|registers[9][4]~q  & ( (!\address_register[1]~input_o ) # ((!\sel[0]~input_o  & ((\mem_reg|registers[11][4]~DUPLICATE_q ))) # (\sel[0]~input_o  & (\mem_reg|registers[11][20]~q ))) 
// ) ) ) # ( !\mem_reg|registers[9][20]~q  & ( \mem_reg|registers[9][4]~q  & ( (!\sel[0]~input_o  & (((!\address_register[1]~input_o ) # (\mem_reg|registers[11][4]~DUPLICATE_q )))) # (\sel[0]~input_o  & (\mem_reg|registers[11][20]~q  & 
// ((\address_register[1]~input_o )))) ) ) ) # ( \mem_reg|registers[9][20]~q  & ( !\mem_reg|registers[9][4]~q  & ( (!\sel[0]~input_o  & (((\mem_reg|registers[11][4]~DUPLICATE_q  & \address_register[1]~input_o )))) # (\sel[0]~input_o  & 
// (((!\address_register[1]~input_o )) # (\mem_reg|registers[11][20]~q ))) ) ) ) # ( !\mem_reg|registers[9][20]~q  & ( !\mem_reg|registers[9][4]~q  & ( (\address_register[1]~input_o  & ((!\sel[0]~input_o  & ((\mem_reg|registers[11][4]~DUPLICATE_q ))) # 
// (\sel[0]~input_o  & (\mem_reg|registers[11][20]~q )))) ) ) )

	.dataa(!\mem_reg|registers[11][20]~q ),
	.datab(!\mem_reg|registers[11][4]~DUPLICATE_q ),
	.datac(!\sel[0]~input_o ),
	.datad(!\address_register[1]~input_o ),
	.datae(!\mem_reg|registers[9][20]~q ),
	.dataf(!\mem_reg|registers[9][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux11~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux11~6 .extended_lut = "off";
defparam \display_pc|Mux11~6 .lut_mask = 64'h00350F35F035FF35;
defparam \display_pc|Mux11~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y11_N48
cyclonev_lcell_comb \display_pc|Mux11~8 (
// Equation(s):
// \display_pc|Mux11~8_combout  = ( \mem_reg|registers[15][4]~DUPLICATE_q  & ( \mem_reg|registers[13][20]~q  & ( (!\address_register[1]~input_o  & (((\sel[0]~input_o )) # (\mem_reg|registers[13][4]~q ))) # (\address_register[1]~input_o  & (((!\sel[0]~input_o 
// ) # (\mem_reg|registers[15][20]~DUPLICATE_q )))) ) ) ) # ( !\mem_reg|registers[15][4]~DUPLICATE_q  & ( \mem_reg|registers[13][20]~q  & ( (!\address_register[1]~input_o  & (((\sel[0]~input_o )) # (\mem_reg|registers[13][4]~q ))) # 
// (\address_register[1]~input_o  & (((\mem_reg|registers[15][20]~DUPLICATE_q  & \sel[0]~input_o )))) ) ) ) # ( \mem_reg|registers[15][4]~DUPLICATE_q  & ( !\mem_reg|registers[13][20]~q  & ( (!\address_register[1]~input_o  & (\mem_reg|registers[13][4]~q  & 
// ((!\sel[0]~input_o )))) # (\address_register[1]~input_o  & (((!\sel[0]~input_o ) # (\mem_reg|registers[15][20]~DUPLICATE_q )))) ) ) ) # ( !\mem_reg|registers[15][4]~DUPLICATE_q  & ( !\mem_reg|registers[13][20]~q  & ( (!\address_register[1]~input_o  & 
// (\mem_reg|registers[13][4]~q  & ((!\sel[0]~input_o )))) # (\address_register[1]~input_o  & (((\mem_reg|registers[15][20]~DUPLICATE_q  & \sel[0]~input_o )))) ) ) )

	.dataa(!\mem_reg|registers[13][4]~q ),
	.datab(!\mem_reg|registers[15][20]~DUPLICATE_q ),
	.datac(!\address_register[1]~input_o ),
	.datad(!\sel[0]~input_o ),
	.datae(!\mem_reg|registers[15][4]~DUPLICATE_q ),
	.dataf(!\mem_reg|registers[13][20]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux11~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux11~8 .extended_lut = "off";
defparam \display_pc|Mux11~8 .lut_mask = 64'h50035F0350F35FF3;
defparam \display_pc|Mux11~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y11_N33
cyclonev_lcell_comb \display_pc|Mux11~5 (
// Equation(s):
// \display_pc|Mux11~5_combout  = ( \mem_reg|registers[8][20]~DUPLICATE_q  & ( \address_register[1]~input_o  & ( (!\sel[0]~input_o  & ((\mem_reg|registers[10][4]~DUPLICATE_q ))) # (\sel[0]~input_o  & (\mem_reg|registers[10][20]~DUPLICATE_q )) ) ) ) # ( 
// !\mem_reg|registers[8][20]~DUPLICATE_q  & ( \address_register[1]~input_o  & ( (!\sel[0]~input_o  & ((\mem_reg|registers[10][4]~DUPLICATE_q ))) # (\sel[0]~input_o  & (\mem_reg|registers[10][20]~DUPLICATE_q )) ) ) ) # ( \mem_reg|registers[8][20]~DUPLICATE_q 
//  & ( !\address_register[1]~input_o  & ( (\sel[0]~input_o ) # (\mem_reg|registers[8][4]~q ) ) ) ) # ( !\mem_reg|registers[8][20]~DUPLICATE_q  & ( !\address_register[1]~input_o  & ( (\mem_reg|registers[8][4]~q  & !\sel[0]~input_o ) ) ) )

	.dataa(!\mem_reg|registers[10][20]~DUPLICATE_q ),
	.datab(!\mem_reg|registers[8][4]~q ),
	.datac(!\sel[0]~input_o ),
	.datad(!\mem_reg|registers[10][4]~DUPLICATE_q ),
	.datae(!\mem_reg|registers[8][20]~DUPLICATE_q ),
	.dataf(!\address_register[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux11~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux11~5 .extended_lut = "off";
defparam \display_pc|Mux11~5 .lut_mask = 64'h30303F3F05F505F5;
defparam \display_pc|Mux11~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y12_N48
cyclonev_lcell_comb \display_pc|Mux11~7 (
// Equation(s):
// \display_pc|Mux11~7_combout  = ( \mem_reg|registers[12][20]~q  & ( \mem_reg|registers[12][4]~q  & ( (!\address_register[1]~input_o ) # ((!\sel[0]~input_o  & ((\mem_reg|registers[14][4]~DUPLICATE_q ))) # (\sel[0]~input_o  & 
// (\mem_reg|registers[14][20]~DUPLICATE_q ))) ) ) ) # ( !\mem_reg|registers[12][20]~q  & ( \mem_reg|registers[12][4]~q  & ( (!\address_register[1]~input_o  & (!\sel[0]~input_o )) # (\address_register[1]~input_o  & ((!\sel[0]~input_o  & 
// ((\mem_reg|registers[14][4]~DUPLICATE_q ))) # (\sel[0]~input_o  & (\mem_reg|registers[14][20]~DUPLICATE_q )))) ) ) ) # ( \mem_reg|registers[12][20]~q  & ( !\mem_reg|registers[12][4]~q  & ( (!\address_register[1]~input_o  & (\sel[0]~input_o )) # 
// (\address_register[1]~input_o  & ((!\sel[0]~input_o  & ((\mem_reg|registers[14][4]~DUPLICATE_q ))) # (\sel[0]~input_o  & (\mem_reg|registers[14][20]~DUPLICATE_q )))) ) ) ) # ( !\mem_reg|registers[12][20]~q  & ( !\mem_reg|registers[12][4]~q  & ( 
// (\address_register[1]~input_o  & ((!\sel[0]~input_o  & ((\mem_reg|registers[14][4]~DUPLICATE_q ))) # (\sel[0]~input_o  & (\mem_reg|registers[14][20]~DUPLICATE_q )))) ) ) )

	.dataa(!\address_register[1]~input_o ),
	.datab(!\sel[0]~input_o ),
	.datac(!\mem_reg|registers[14][20]~DUPLICATE_q ),
	.datad(!\mem_reg|registers[14][4]~DUPLICATE_q ),
	.datae(!\mem_reg|registers[12][20]~q ),
	.dataf(!\mem_reg|registers[12][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux11~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux11~7 .extended_lut = "off";
defparam \display_pc|Mux11~7 .lut_mask = 64'h0145236789CDABEF;
defparam \display_pc|Mux11~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y11_N24
cyclonev_lcell_comb \display_pc|Mux11~9 (
// Equation(s):
// \display_pc|Mux11~9_combout  = ( \address_register[2]~input_o  & ( \address_register[0]~input_o  & ( \display_pc|Mux11~8_combout  ) ) ) # ( !\address_register[2]~input_o  & ( \address_register[0]~input_o  & ( \display_pc|Mux11~6_combout  ) ) ) # ( 
// \address_register[2]~input_o  & ( !\address_register[0]~input_o  & ( \display_pc|Mux11~7_combout  ) ) ) # ( !\address_register[2]~input_o  & ( !\address_register[0]~input_o  & ( \display_pc|Mux11~5_combout  ) ) )

	.dataa(!\display_pc|Mux11~6_combout ),
	.datab(!\display_pc|Mux11~8_combout ),
	.datac(!\display_pc|Mux11~5_combout ),
	.datad(!\display_pc|Mux11~7_combout ),
	.datae(!\address_register[2]~input_o ),
	.dataf(!\address_register[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux11~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux11~9 .extended_lut = "off";
defparam \display_pc|Mux11~9 .lut_mask = 64'h0F0F00FF55553333;
defparam \display_pc|Mux11~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y8_N5
dffeas \mem_reg|registers[18][20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux11~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[18][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[18][20] .is_wysiwyg = "true";
defparam \mem_reg|registers[18][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y8_N20
dffeas \mem_reg|registers[19][20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_reg|registers[19][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[19][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[19][20] .is_wysiwyg = "true";
defparam \mem_reg|registers[19][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y8_N42
cyclonev_lcell_comb \display_pc|Mux11~13 (
// Equation(s):
// \display_pc|Mux11~13_combout  = ( \mem_reg|registers[23][20]~q  & ( \mem_reg|registers[22][20]~q  & ( ((!\address_register[0]~input_o  & (\mem_reg|registers[18][20]~q )) # (\address_register[0]~input_o  & ((\mem_reg|registers[19][20]~q )))) # 
// (\address_register[2]~input_o ) ) ) ) # ( !\mem_reg|registers[23][20]~q  & ( \mem_reg|registers[22][20]~q  & ( (!\address_register[2]~input_o  & ((!\address_register[0]~input_o  & (\mem_reg|registers[18][20]~q )) # (\address_register[0]~input_o  & 
// ((\mem_reg|registers[19][20]~q ))))) # (\address_register[2]~input_o  & (((!\address_register[0]~input_o )))) ) ) ) # ( \mem_reg|registers[23][20]~q  & ( !\mem_reg|registers[22][20]~q  & ( (!\address_register[2]~input_o  & ((!\address_register[0]~input_o  
// & (\mem_reg|registers[18][20]~q )) # (\address_register[0]~input_o  & ((\mem_reg|registers[19][20]~q ))))) # (\address_register[2]~input_o  & (((\address_register[0]~input_o )))) ) ) ) # ( !\mem_reg|registers[23][20]~q  & ( !\mem_reg|registers[22][20]~q  
// & ( (!\address_register[2]~input_o  & ((!\address_register[0]~input_o  & (\mem_reg|registers[18][20]~q )) # (\address_register[0]~input_o  & ((\mem_reg|registers[19][20]~q ))))) ) ) )

	.dataa(!\mem_reg|registers[18][20]~q ),
	.datab(!\address_register[2]~input_o ),
	.datac(!\mem_reg|registers[19][20]~q ),
	.datad(!\address_register[0]~input_o ),
	.datae(!\mem_reg|registers[23][20]~q ),
	.dataf(!\mem_reg|registers[22][20]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux11~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux11~13 .extended_lut = "off";
defparam \display_pc|Mux11~13 .lut_mask = 64'h440C443F770C773F;
defparam \display_pc|Mux11~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y8_N56
dffeas \mem_reg|registers[16][4]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux27~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[16][4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[16][4]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_reg|registers[16][4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y8_N48
cyclonev_lcell_comb \display_pc|Mux11~10 (
// Equation(s):
// \display_pc|Mux11~10_combout  = ( \mem_reg|registers[21][4]~q  & ( \mem_reg|registers[17][4]~q  & ( ((!\address_register[2]~input_o  & ((\mem_reg|registers[16][4]~DUPLICATE_q ))) # (\address_register[2]~input_o  & (\mem_reg|registers[20][4]~q ))) # 
// (\address_register[0]~input_o ) ) ) ) # ( !\mem_reg|registers[21][4]~q  & ( \mem_reg|registers[17][4]~q  & ( (!\address_register[2]~input_o  & (((\address_register[0]~input_o ) # (\mem_reg|registers[16][4]~DUPLICATE_q )))) # (\address_register[2]~input_o  
// & (\mem_reg|registers[20][4]~q  & ((!\address_register[0]~input_o )))) ) ) ) # ( \mem_reg|registers[21][4]~q  & ( !\mem_reg|registers[17][4]~q  & ( (!\address_register[2]~input_o  & (((\mem_reg|registers[16][4]~DUPLICATE_q  & !\address_register[0]~input_o 
// )))) # (\address_register[2]~input_o  & (((\address_register[0]~input_o )) # (\mem_reg|registers[20][4]~q ))) ) ) ) # ( !\mem_reg|registers[21][4]~q  & ( !\mem_reg|registers[17][4]~q  & ( (!\address_register[0]~input_o  & ((!\address_register[2]~input_o  
// & ((\mem_reg|registers[16][4]~DUPLICATE_q ))) # (\address_register[2]~input_o  & (\mem_reg|registers[20][4]~q )))) ) ) )

	.dataa(!\address_register[2]~input_o ),
	.datab(!\mem_reg|registers[20][4]~q ),
	.datac(!\mem_reg|registers[16][4]~DUPLICATE_q ),
	.datad(!\address_register[0]~input_o ),
	.datae(!\mem_reg|registers[21][4]~q ),
	.dataf(!\mem_reg|registers[17][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux11~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux11~10 .extended_lut = "off";
defparam \display_pc|Mux11~10 .lut_mask = 64'h1B001B551BAA1BFF;
defparam \display_pc|Mux11~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y8_N45
cyclonev_lcell_comb \display_pc|Mux11~11 (
// Equation(s):
// \display_pc|Mux11~11_combout  = ( \mem_reg|registers[21][20]~q  & ( \mem_reg|registers[17][20]~q  & ( ((!\address_register[2]~input_o  & ((\mem_reg|registers[16][20]~q ))) # (\address_register[2]~input_o  & (\mem_reg|registers[20][20]~q ))) # 
// (\address_register[0]~input_o ) ) ) ) # ( !\mem_reg|registers[21][20]~q  & ( \mem_reg|registers[17][20]~q  & ( (!\address_register[0]~input_o  & ((!\address_register[2]~input_o  & ((\mem_reg|registers[16][20]~q ))) # (\address_register[2]~input_o  & 
// (\mem_reg|registers[20][20]~q )))) # (\address_register[0]~input_o  & (((!\address_register[2]~input_o )))) ) ) ) # ( \mem_reg|registers[21][20]~q  & ( !\mem_reg|registers[17][20]~q  & ( (!\address_register[0]~input_o  & ((!\address_register[2]~input_o  & 
// ((\mem_reg|registers[16][20]~q ))) # (\address_register[2]~input_o  & (\mem_reg|registers[20][20]~q )))) # (\address_register[0]~input_o  & (((\address_register[2]~input_o )))) ) ) ) # ( !\mem_reg|registers[21][20]~q  & ( !\mem_reg|registers[17][20]~q  & 
// ( (!\address_register[0]~input_o  & ((!\address_register[2]~input_o  & ((\mem_reg|registers[16][20]~q ))) # (\address_register[2]~input_o  & (\mem_reg|registers[20][20]~q )))) ) ) )

	.dataa(!\mem_reg|registers[20][20]~q ),
	.datab(!\address_register[0]~input_o ),
	.datac(!\mem_reg|registers[16][20]~q ),
	.datad(!\address_register[2]~input_o ),
	.datae(!\mem_reg|registers[21][20]~q ),
	.dataf(!\mem_reg|registers[17][20]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux11~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux11~11 .extended_lut = "off";
defparam \display_pc|Mux11~11 .lut_mask = 64'h0C440C773F443F77;
defparam \display_pc|Mux11~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y8_N24
cyclonev_lcell_comb \display_pc|Mux11~12 (
// Equation(s):
// \display_pc|Mux11~12_combout  = ( \mem_reg|registers[23][4]~q  & ( \mem_reg|registers[22][4]~q  & ( ((!\address_register[0]~input_o  & ((\mem_reg|registers[18][4]~q ))) # (\address_register[0]~input_o  & (\mem_reg|registers[19][4]~q ))) # 
// (\address_register[2]~input_o ) ) ) ) # ( !\mem_reg|registers[23][4]~q  & ( \mem_reg|registers[22][4]~q  & ( (!\address_register[2]~input_o  & ((!\address_register[0]~input_o  & ((\mem_reg|registers[18][4]~q ))) # (\address_register[0]~input_o  & 
// (\mem_reg|registers[19][4]~q )))) # (\address_register[2]~input_o  & (((!\address_register[0]~input_o )))) ) ) ) # ( \mem_reg|registers[23][4]~q  & ( !\mem_reg|registers[22][4]~q  & ( (!\address_register[2]~input_o  & ((!\address_register[0]~input_o  & 
// ((\mem_reg|registers[18][4]~q ))) # (\address_register[0]~input_o  & (\mem_reg|registers[19][4]~q )))) # (\address_register[2]~input_o  & (((\address_register[0]~input_o )))) ) ) ) # ( !\mem_reg|registers[23][4]~q  & ( !\mem_reg|registers[22][4]~q  & ( 
// (!\address_register[2]~input_o  & ((!\address_register[0]~input_o  & ((\mem_reg|registers[18][4]~q ))) # (\address_register[0]~input_o  & (\mem_reg|registers[19][4]~q )))) ) ) )

	.dataa(!\mem_reg|registers[19][4]~q ),
	.datab(!\address_register[2]~input_o ),
	.datac(!\mem_reg|registers[18][4]~q ),
	.datad(!\address_register[0]~input_o ),
	.datae(!\mem_reg|registers[23][4]~q ),
	.dataf(!\mem_reg|registers[22][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux11~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux11~12 .extended_lut = "off";
defparam \display_pc|Mux11~12 .lut_mask = 64'h0C440C773F443F77;
defparam \display_pc|Mux11~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y8_N0
cyclonev_lcell_comb \display_pc|Mux11~14 (
// Equation(s):
// \display_pc|Mux11~14_combout  = ( \display_pc|Mux11~11_combout  & ( \display_pc|Mux11~12_combout  & ( (!\sel[0]~input_o  & (((\display_pc|Mux11~10_combout ) # (\address_register[1]~input_o )))) # (\sel[0]~input_o  & (((!\address_register[1]~input_o )) # 
// (\display_pc|Mux11~13_combout ))) ) ) ) # ( !\display_pc|Mux11~11_combout  & ( \display_pc|Mux11~12_combout  & ( (!\sel[0]~input_o  & (((\display_pc|Mux11~10_combout ) # (\address_register[1]~input_o )))) # (\sel[0]~input_o  & 
// (\display_pc|Mux11~13_combout  & (\address_register[1]~input_o ))) ) ) ) # ( \display_pc|Mux11~11_combout  & ( !\display_pc|Mux11~12_combout  & ( (!\sel[0]~input_o  & (((!\address_register[1]~input_o  & \display_pc|Mux11~10_combout )))) # (\sel[0]~input_o 
//  & (((!\address_register[1]~input_o )) # (\display_pc|Mux11~13_combout ))) ) ) ) # ( !\display_pc|Mux11~11_combout  & ( !\display_pc|Mux11~12_combout  & ( (!\sel[0]~input_o  & (((!\address_register[1]~input_o  & \display_pc|Mux11~10_combout )))) # 
// (\sel[0]~input_o  & (\display_pc|Mux11~13_combout  & (\address_register[1]~input_o ))) ) ) )

	.dataa(!\sel[0]~input_o ),
	.datab(!\display_pc|Mux11~13_combout ),
	.datac(!\address_register[1]~input_o ),
	.datad(!\display_pc|Mux11~10_combout ),
	.datae(!\display_pc|Mux11~11_combout ),
	.dataf(!\display_pc|Mux11~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux11~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux11~14 .extended_lut = "off";
defparam \display_pc|Mux11~14 .lut_mask = 64'h01A151F10BAB5BFB;
defparam \display_pc|Mux11~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y13_N39
cyclonev_lcell_comb \display_pc|Mux11~0 (
// Equation(s):
// \display_pc|Mux11~0_combout  = ( \sel[0]~input_o  & ( \mem_reg|registers[1][20]~q  & ( \address_register[0]~input_o  ) ) ) # ( !\sel[0]~input_o  & ( \mem_reg|registers[1][20]~q  & ( (\mem_reg|registers[1][4]~q  & \address_register[0]~input_o ) ) ) ) # ( 
// !\sel[0]~input_o  & ( !\mem_reg|registers[1][20]~q  & ( (\mem_reg|registers[1][4]~q  & \address_register[0]~input_o ) ) ) )

	.dataa(!\mem_reg|registers[1][4]~q ),
	.datab(!\address_register[0]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\sel[0]~input_o ),
	.dataf(!\mem_reg|registers[1][20]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux11~0 .extended_lut = "off";
defparam \display_pc|Mux11~0 .lut_mask = 64'h1111000011113333;
defparam \display_pc|Mux11~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y14_N45
cyclonev_lcell_comb \display_pc|Mux11~3 (
// Equation(s):
// \display_pc|Mux11~3_combout  = ( \address_register[0]~input_o  & ( \mem_reg|registers[6][20]~q  & ( (!\sel[0]~input_o  & ((\mem_reg|registers[7][4]~q ))) # (\sel[0]~input_o  & (\mem_reg|registers[7][20]~q )) ) ) ) # ( !\address_register[0]~input_o  & ( 
// \mem_reg|registers[6][20]~q  & ( (\sel[0]~input_o ) # (\mem_reg|registers[6][4]~q ) ) ) ) # ( \address_register[0]~input_o  & ( !\mem_reg|registers[6][20]~q  & ( (!\sel[0]~input_o  & ((\mem_reg|registers[7][4]~q ))) # (\sel[0]~input_o  & 
// (\mem_reg|registers[7][20]~q )) ) ) ) # ( !\address_register[0]~input_o  & ( !\mem_reg|registers[6][20]~q  & ( (\mem_reg|registers[6][4]~q  & !\sel[0]~input_o ) ) ) )

	.dataa(!\mem_reg|registers[6][4]~q ),
	.datab(!\mem_reg|registers[7][20]~q ),
	.datac(!\sel[0]~input_o ),
	.datad(!\mem_reg|registers[7][4]~q ),
	.datae(!\address_register[0]~input_o ),
	.dataf(!\mem_reg|registers[6][20]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux11~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux11~3 .extended_lut = "off";
defparam \display_pc|Mux11~3 .lut_mask = 64'h505003F35F5F03F3;
defparam \display_pc|Mux11~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y14_N29
dffeas \mem_reg|registers[4][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux27~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[4][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[4][4] .is_wysiwyg = "true";
defparam \mem_reg|registers[4][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y14_N23
dffeas \mem_reg|registers[5][20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux11~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[5][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[5][20] .is_wysiwyg = "true";
defparam \mem_reg|registers[5][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y14_N48
cyclonev_lcell_comb \display_pc|Mux11~1 (
// Equation(s):
// \display_pc|Mux11~1_combout  = ( \address_register[0]~input_o  & ( \mem_reg|registers[4][20]~q  & ( (!\sel[0]~input_o  & (\mem_reg|registers[5][4]~q )) # (\sel[0]~input_o  & ((\mem_reg|registers[5][20]~q ))) ) ) ) # ( !\address_register[0]~input_o  & ( 
// \mem_reg|registers[4][20]~q  & ( (\sel[0]~input_o ) # (\mem_reg|registers[4][4]~q ) ) ) ) # ( \address_register[0]~input_o  & ( !\mem_reg|registers[4][20]~q  & ( (!\sel[0]~input_o  & (\mem_reg|registers[5][4]~q )) # (\sel[0]~input_o  & 
// ((\mem_reg|registers[5][20]~q ))) ) ) ) # ( !\address_register[0]~input_o  & ( !\mem_reg|registers[4][20]~q  & ( (\mem_reg|registers[4][4]~q  & !\sel[0]~input_o ) ) ) )

	.dataa(!\mem_reg|registers[4][4]~q ),
	.datab(!\mem_reg|registers[5][4]~q ),
	.datac(!\mem_reg|registers[5][20]~q ),
	.datad(!\sel[0]~input_o ),
	.datae(!\address_register[0]~input_o ),
	.dataf(!\mem_reg|registers[4][20]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux11~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux11~1 .extended_lut = "off";
defparam \display_pc|Mux11~1 .lut_mask = 64'h5500330F55FF330F;
defparam \display_pc|Mux11~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y14_N51
cyclonev_lcell_comb \display_pc|Mux11~2 (
// Equation(s):
// \display_pc|Mux11~2_combout  = ( \mem_reg|registers[2][4]~q  & ( \mem_reg|registers[2][20]~q  & ( (!\address_register[0]~input_o ) # ((!\sel[0]~input_o  & ((\mem_reg|registers[3][4]~q ))) # (\sel[0]~input_o  & (\mem_reg|registers[3][20]~q ))) ) ) ) # ( 
// !\mem_reg|registers[2][4]~q  & ( \mem_reg|registers[2][20]~q  & ( (!\address_register[0]~input_o  & (((\sel[0]~input_o )))) # (\address_register[0]~input_o  & ((!\sel[0]~input_o  & ((\mem_reg|registers[3][4]~q ))) # (\sel[0]~input_o  & 
// (\mem_reg|registers[3][20]~q )))) ) ) ) # ( \mem_reg|registers[2][4]~q  & ( !\mem_reg|registers[2][20]~q  & ( (!\address_register[0]~input_o  & (((!\sel[0]~input_o )))) # (\address_register[0]~input_o  & ((!\sel[0]~input_o  & ((\mem_reg|registers[3][4]~q 
// ))) # (\sel[0]~input_o  & (\mem_reg|registers[3][20]~q )))) ) ) ) # ( !\mem_reg|registers[2][4]~q  & ( !\mem_reg|registers[2][20]~q  & ( (\address_register[0]~input_o  & ((!\sel[0]~input_o  & ((\mem_reg|registers[3][4]~q ))) # (\sel[0]~input_o  & 
// (\mem_reg|registers[3][20]~q )))) ) ) )

	.dataa(!\address_register[0]~input_o ),
	.datab(!\mem_reg|registers[3][20]~q ),
	.datac(!\sel[0]~input_o ),
	.datad(!\mem_reg|registers[3][4]~q ),
	.datae(!\mem_reg|registers[2][4]~q ),
	.dataf(!\mem_reg|registers[2][20]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux11~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux11~2 .extended_lut = "off";
defparam \display_pc|Mux11~2 .lut_mask = 64'h0151A1F10B5BABFB;
defparam \display_pc|Mux11~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N42
cyclonev_lcell_comb \display_pc|Mux11~4 (
// Equation(s):
// \display_pc|Mux11~4_combout  = ( \display_pc|Mux11~1_combout  & ( \display_pc|Mux11~2_combout  & ( (!\address_register[2]~input_o  & (((\address_register[1]~input_o )) # (\display_pc|Mux11~0_combout ))) # (\address_register[2]~input_o  & 
// (((!\address_register[1]~input_o ) # (\display_pc|Mux11~3_combout )))) ) ) ) # ( !\display_pc|Mux11~1_combout  & ( \display_pc|Mux11~2_combout  & ( (!\address_register[2]~input_o  & (((\address_register[1]~input_o )) # (\display_pc|Mux11~0_combout ))) # 
// (\address_register[2]~input_o  & (((\display_pc|Mux11~3_combout  & \address_register[1]~input_o )))) ) ) ) # ( \display_pc|Mux11~1_combout  & ( !\display_pc|Mux11~2_combout  & ( (!\address_register[2]~input_o  & (\display_pc|Mux11~0_combout  & 
// ((!\address_register[1]~input_o )))) # (\address_register[2]~input_o  & (((!\address_register[1]~input_o ) # (\display_pc|Mux11~3_combout )))) ) ) ) # ( !\display_pc|Mux11~1_combout  & ( !\display_pc|Mux11~2_combout  & ( (!\address_register[2]~input_o  & 
// (\display_pc|Mux11~0_combout  & ((!\address_register[1]~input_o )))) # (\address_register[2]~input_o  & (((\display_pc|Mux11~3_combout  & \address_register[1]~input_o )))) ) ) )

	.dataa(!\display_pc|Mux11~0_combout ),
	.datab(!\address_register[2]~input_o ),
	.datac(!\display_pc|Mux11~3_combout ),
	.datad(!\address_register[1]~input_o ),
	.datae(!\display_pc|Mux11~1_combout ),
	.dataf(!\display_pc|Mux11~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux11~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux11~4 .extended_lut = "off";
defparam \display_pc|Mux11~4 .lut_mask = 64'h4403770344CF77CF;
defparam \display_pc|Mux11~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y11_N42
cyclonev_lcell_comb \display_pc|Mux11~20 (
// Equation(s):
// \display_pc|Mux11~20_combout  = ( \address_register[4]~input_o  & ( \display_pc|Mux11~4_combout  & ( (!\address_register[3]~input_o  & ((\display_pc|Mux11~14_combout ))) # (\address_register[3]~input_o  & (\display_pc|Mux11~19_combout )) ) ) ) # ( 
// !\address_register[4]~input_o  & ( \display_pc|Mux11~4_combout  & ( (!\address_register[3]~input_o ) # (\display_pc|Mux11~9_combout ) ) ) ) # ( \address_register[4]~input_o  & ( !\display_pc|Mux11~4_combout  & ( (!\address_register[3]~input_o  & 
// ((\display_pc|Mux11~14_combout ))) # (\address_register[3]~input_o  & (\display_pc|Mux11~19_combout )) ) ) ) # ( !\address_register[4]~input_o  & ( !\display_pc|Mux11~4_combout  & ( (\address_register[3]~input_o  & \display_pc|Mux11~9_combout ) ) ) )

	.dataa(!\address_register[3]~input_o ),
	.datab(!\display_pc|Mux11~19_combout ),
	.datac(!\display_pc|Mux11~9_combout ),
	.datad(!\display_pc|Mux11~14_combout ),
	.datae(!\address_register[4]~input_o ),
	.dataf(!\display_pc|Mux11~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux11~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux11~20 .extended_lut = "off";
defparam \display_pc|Mux11~20 .lut_mask = 64'h050511BBAFAF11BB;
defparam \display_pc|Mux11~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y15_N54
cyclonev_lcell_comb \display_pc|Mux11~21 (
// Equation(s):
// \display_pc|Mux11~21_combout  = ( \sel[1]~input_o  & ( \p|pc[4]~DUPLICATE_q  & ( \display_pc|Mux11~20_combout  ) ) ) # ( !\sel[1]~input_o  & ( \p|pc[4]~DUPLICATE_q  & ( (!\sel[0]~input_o ) # (\p|pc [20]) ) ) ) # ( \sel[1]~input_o  & ( 
// !\p|pc[4]~DUPLICATE_q  & ( \display_pc|Mux11~20_combout  ) ) ) # ( !\sel[1]~input_o  & ( !\p|pc[4]~DUPLICATE_q  & ( (\sel[0]~input_o  & \p|pc [20]) ) ) )

	.dataa(!\sel[0]~input_o ),
	.datab(!\display_pc|Mux11~20_combout ),
	.datac(!\p|pc [20]),
	.datad(gnd),
	.datae(!\sel[1]~input_o ),
	.dataf(!\p|pc[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux11~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux11~21 .extended_lut = "off";
defparam \display_pc|Mux11~21 .lut_mask = 64'h05053333AFAF3333;
defparam \display_pc|Mux11~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y15_N36
cyclonev_lcell_comb \display_pc|Mux11~22 (
// Equation(s):
// \display_pc|Mux11~22_combout  = ( \ins_mem|memory~17_combout  & ( \display_pc|Mux11~21_combout  & ( (!\display_pc|Mux14~1_combout ) # ((\ins_mem|instruction[4]~1_combout  & !\display_pc|Mux14~0_combout )) ) ) ) # ( !\ins_mem|memory~17_combout  & ( 
// \display_pc|Mux11~21_combout  & ( (!\display_pc|Mux14~0_combout  & ((!\display_pc|Mux14~1_combout ) # (\ins_mem|instruction[4]~1_combout ))) ) ) ) # ( \ins_mem|memory~17_combout  & ( !\display_pc|Mux11~21_combout  & ( (!\display_pc|Mux14~1_combout  & 
// ((\display_pc|Mux14~0_combout ))) # (\display_pc|Mux14~1_combout  & (\ins_mem|instruction[4]~1_combout  & !\display_pc|Mux14~0_combout )) ) ) ) # ( !\ins_mem|memory~17_combout  & ( !\display_pc|Mux11~21_combout  & ( (\ins_mem|instruction[4]~1_combout  & 
// (\display_pc|Mux14~1_combout  & !\display_pc|Mux14~0_combout )) ) ) )

	.dataa(!\ins_mem|instruction[4]~1_combout ),
	.datab(gnd),
	.datac(!\display_pc|Mux14~1_combout ),
	.datad(!\display_pc|Mux14~0_combout ),
	.datae(!\ins_mem|memory~17_combout ),
	.dataf(!\display_pc|Mux11~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux11~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux11~22 .extended_lut = "off";
defparam \display_pc|Mux11~22 .lut_mask = 64'h050005F0F500F5F0;
defparam \display_pc|Mux11~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y7_N36
cyclonev_lcell_comb \display_pc|Mux8~8 (
// Equation(s):
// \display_pc|Mux8~8_combout  = ( \mem_reg|registers[15][23]~DUPLICATE_q  & ( \mem_reg|registers[14][23]~DUPLICATE_q  & ( ((!\address_register[0]~input_o  & (\mem_reg|registers[10][23]~q )) # (\address_register[0]~input_o  & ((\mem_reg|registers[11][23]~q 
// )))) # (\address_register[2]~input_o ) ) ) ) # ( !\mem_reg|registers[15][23]~DUPLICATE_q  & ( \mem_reg|registers[14][23]~DUPLICATE_q  & ( (!\address_register[2]~input_o  & ((!\address_register[0]~input_o  & (\mem_reg|registers[10][23]~q )) # 
// (\address_register[0]~input_o  & ((\mem_reg|registers[11][23]~q ))))) # (\address_register[2]~input_o  & (((!\address_register[0]~input_o )))) ) ) ) # ( \mem_reg|registers[15][23]~DUPLICATE_q  & ( !\mem_reg|registers[14][23]~DUPLICATE_q  & ( 
// (!\address_register[2]~input_o  & ((!\address_register[0]~input_o  & (\mem_reg|registers[10][23]~q )) # (\address_register[0]~input_o  & ((\mem_reg|registers[11][23]~q ))))) # (\address_register[2]~input_o  & (((\address_register[0]~input_o )))) ) ) ) # ( 
// !\mem_reg|registers[15][23]~DUPLICATE_q  & ( !\mem_reg|registers[14][23]~DUPLICATE_q  & ( (!\address_register[2]~input_o  & ((!\address_register[0]~input_o  & (\mem_reg|registers[10][23]~q )) # (\address_register[0]~input_o  & 
// ((\mem_reg|registers[11][23]~q ))))) ) ) )

	.dataa(!\mem_reg|registers[10][23]~q ),
	.datab(!\address_register[2]~input_o ),
	.datac(!\address_register[0]~input_o ),
	.datad(!\mem_reg|registers[11][23]~q ),
	.datae(!\mem_reg|registers[15][23]~DUPLICATE_q ),
	.dataf(!\mem_reg|registers[14][23]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux8~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux8~8 .extended_lut = "off";
defparam \display_pc|Mux8~8 .lut_mask = 64'h404C434F707C737F;
defparam \display_pc|Mux8~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y15_N12
cyclonev_lcell_comb \display_pc|Mux8~5 (
// Equation(s):
// \display_pc|Mux8~5_combout  = ( \mem_reg|registers[13][7]~q  & ( \mem_reg|registers[8][7]~q  & ( (!\address_register[0]~input_o  & (((!\address_register[2]~input_o )) # (\mem_reg|registers[12][7]~q ))) # (\address_register[0]~input_o  & 
// (((\mem_reg|registers[9][7]~DUPLICATE_q ) # (\address_register[2]~input_o )))) ) ) ) # ( !\mem_reg|registers[13][7]~q  & ( \mem_reg|registers[8][7]~q  & ( (!\address_register[0]~input_o  & (((!\address_register[2]~input_o )) # (\mem_reg|registers[12][7]~q 
// ))) # (\address_register[0]~input_o  & (((!\address_register[2]~input_o  & \mem_reg|registers[9][7]~DUPLICATE_q )))) ) ) ) # ( \mem_reg|registers[13][7]~q  & ( !\mem_reg|registers[8][7]~q  & ( (!\address_register[0]~input_o  & (\mem_reg|registers[12][7]~q 
//  & (\address_register[2]~input_o ))) # (\address_register[0]~input_o  & (((\mem_reg|registers[9][7]~DUPLICATE_q ) # (\address_register[2]~input_o )))) ) ) ) # ( !\mem_reg|registers[13][7]~q  & ( !\mem_reg|registers[8][7]~q  & ( 
// (!\address_register[0]~input_o  & (\mem_reg|registers[12][7]~q  & (\address_register[2]~input_o ))) # (\address_register[0]~input_o  & (((!\address_register[2]~input_o  & \mem_reg|registers[9][7]~DUPLICATE_q )))) ) ) )

	.dataa(!\address_register[0]~input_o ),
	.datab(!\mem_reg|registers[12][7]~q ),
	.datac(!\address_register[2]~input_o ),
	.datad(!\mem_reg|registers[9][7]~DUPLICATE_q ),
	.datae(!\mem_reg|registers[13][7]~q ),
	.dataf(!\mem_reg|registers[8][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux8~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux8~5 .extended_lut = "off";
defparam \display_pc|Mux8~5 .lut_mask = 64'h02520757A2F2A7F7;
defparam \display_pc|Mux8~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y8_N51
cyclonev_lcell_comb \display_pc|Mux8~6 (
// Equation(s):
// \display_pc|Mux8~6_combout  = ( \mem_reg|registers[8][23]~q  & ( \mem_reg|registers[13][23]~DUPLICATE_q  & ( (!\address_register[0]~input_o  & (((!\address_register[2]~input_o )) # (\mem_reg|registers[12][23]~q ))) # (\address_register[0]~input_o  & 
// (((\address_register[2]~input_o ) # (\mem_reg|registers[9][23]~q )))) ) ) ) # ( !\mem_reg|registers[8][23]~q  & ( \mem_reg|registers[13][23]~DUPLICATE_q  & ( (!\address_register[0]~input_o  & (\mem_reg|registers[12][23]~q  & ((\address_register[2]~input_o 
// )))) # (\address_register[0]~input_o  & (((\address_register[2]~input_o ) # (\mem_reg|registers[9][23]~q )))) ) ) ) # ( \mem_reg|registers[8][23]~q  & ( !\mem_reg|registers[13][23]~DUPLICATE_q  & ( (!\address_register[0]~input_o  & 
// (((!\address_register[2]~input_o )) # (\mem_reg|registers[12][23]~q ))) # (\address_register[0]~input_o  & (((\mem_reg|registers[9][23]~q  & !\address_register[2]~input_o )))) ) ) ) # ( !\mem_reg|registers[8][23]~q  & ( 
// !\mem_reg|registers[13][23]~DUPLICATE_q  & ( (!\address_register[0]~input_o  & (\mem_reg|registers[12][23]~q  & ((\address_register[2]~input_o )))) # (\address_register[0]~input_o  & (((\mem_reg|registers[9][23]~q  & !\address_register[2]~input_o )))) ) ) 
// )

	.dataa(!\mem_reg|registers[12][23]~q ),
	.datab(!\mem_reg|registers[9][23]~q ),
	.datac(!\address_register[0]~input_o ),
	.datad(!\address_register[2]~input_o ),
	.datae(!\mem_reg|registers[8][23]~q ),
	.dataf(!\mem_reg|registers[13][23]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux8~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux8~6 .extended_lut = "off";
defparam \display_pc|Mux8~6 .lut_mask = 64'h0350F350035FF35F;
defparam \display_pc|Mux8~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y13_N49
dffeas \mem_reg|registers[14][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux24~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[14][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[14][7] .is_wysiwyg = "true";
defparam \mem_reg|registers[14][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y7_N53
dffeas \mem_reg|registers[10][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux24~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[10][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[10][7] .is_wysiwyg = "true";
defparam \mem_reg|registers[10][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y7_N6
cyclonev_lcell_comb \display_pc|Mux8~7 (
// Equation(s):
// \display_pc|Mux8~7_combout  = ( \address_register[0]~input_o  & ( \address_register[2]~input_o  & ( \mem_reg|registers[15][7]~q  ) ) ) # ( !\address_register[0]~input_o  & ( \address_register[2]~input_o  & ( \mem_reg|registers[14][7]~q  ) ) ) # ( 
// \address_register[0]~input_o  & ( !\address_register[2]~input_o  & ( \mem_reg|registers[11][7]~q  ) ) ) # ( !\address_register[0]~input_o  & ( !\address_register[2]~input_o  & ( \mem_reg|registers[10][7]~q  ) ) )

	.dataa(!\mem_reg|registers[14][7]~q ),
	.datab(!\mem_reg|registers[11][7]~q ),
	.datac(!\mem_reg|registers[10][7]~q ),
	.datad(!\mem_reg|registers[15][7]~q ),
	.datae(!\address_register[0]~input_o ),
	.dataf(!\address_register[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux8~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux8~7 .extended_lut = "off";
defparam \display_pc|Mux8~7 .lut_mask = 64'h0F0F3333555500FF;
defparam \display_pc|Mux8~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y5_N3
cyclonev_lcell_comb \display_pc|Mux8~9 (
// Equation(s):
// \display_pc|Mux8~9_combout  = ( \sel[0]~input_o  & ( \address_register[1]~input_o  & ( \display_pc|Mux8~8_combout  ) ) ) # ( !\sel[0]~input_o  & ( \address_register[1]~input_o  & ( \display_pc|Mux8~7_combout  ) ) ) # ( \sel[0]~input_o  & ( 
// !\address_register[1]~input_o  & ( \display_pc|Mux8~6_combout  ) ) ) # ( !\sel[0]~input_o  & ( !\address_register[1]~input_o  & ( \display_pc|Mux8~5_combout  ) ) )

	.dataa(!\display_pc|Mux8~8_combout ),
	.datab(!\display_pc|Mux8~5_combout ),
	.datac(!\display_pc|Mux8~6_combout ),
	.datad(!\display_pc|Mux8~7_combout ),
	.datae(!\sel[0]~input_o ),
	.dataf(!\address_register[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux8~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux8~9 .extended_lut = "off";
defparam \display_pc|Mux8~9 .lut_mask = 64'h33330F0F00FF5555;
defparam \display_pc|Mux8~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y8_N15
cyclonev_lcell_comb \display_pc|Mux8~1 (
// Equation(s):
// \display_pc|Mux8~1_combout  = ( \mem_reg|registers[5][23]~q  & ( \mem_reg|registers[4][23]~q  & ( ((!\address_register[0]~input_o  & (\mem_reg|registers[4][7]~q )) # (\address_register[0]~input_o  & ((\mem_reg|registers[5][7]~q )))) # (\sel[0]~input_o ) ) 
// ) ) # ( !\mem_reg|registers[5][23]~q  & ( \mem_reg|registers[4][23]~q  & ( (!\sel[0]~input_o  & ((!\address_register[0]~input_o  & (\mem_reg|registers[4][7]~q )) # (\address_register[0]~input_o  & ((\mem_reg|registers[5][7]~q ))))) # (\sel[0]~input_o  & 
// (((!\address_register[0]~input_o )))) ) ) ) # ( \mem_reg|registers[5][23]~q  & ( !\mem_reg|registers[4][23]~q  & ( (!\sel[0]~input_o  & ((!\address_register[0]~input_o  & (\mem_reg|registers[4][7]~q )) # (\address_register[0]~input_o  & 
// ((\mem_reg|registers[5][7]~q ))))) # (\sel[0]~input_o  & (((\address_register[0]~input_o )))) ) ) ) # ( !\mem_reg|registers[5][23]~q  & ( !\mem_reg|registers[4][23]~q  & ( (!\sel[0]~input_o  & ((!\address_register[0]~input_o  & (\mem_reg|registers[4][7]~q 
// )) # (\address_register[0]~input_o  & ((\mem_reg|registers[5][7]~q ))))) ) ) )

	.dataa(!\sel[0]~input_o ),
	.datab(!\mem_reg|registers[4][7]~q ),
	.datac(!\mem_reg|registers[5][7]~q ),
	.datad(!\address_register[0]~input_o ),
	.datae(!\mem_reg|registers[5][23]~q ),
	.dataf(!\mem_reg|registers[4][23]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux8~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux8~1 .extended_lut = "off";
defparam \display_pc|Mux8~1 .lut_mask = 64'h220A225F770A775F;
defparam \display_pc|Mux8~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y14_N36
cyclonev_lcell_comb \display_pc|Mux8~0 (
// Equation(s):
// \display_pc|Mux8~0_combout  = ( \mem_reg|registers[1][23]~q  & ( (\address_register[0]~input_o  & ((\mem_reg|registers[1][7]~q ) # (\sel[0]~input_o ))) ) ) # ( !\mem_reg|registers[1][23]~q  & ( (\address_register[0]~input_o  & (!\sel[0]~input_o  & 
// \mem_reg|registers[1][7]~q )) ) )

	.dataa(!\address_register[0]~input_o ),
	.datab(gnd),
	.datac(!\sel[0]~input_o ),
	.datad(!\mem_reg|registers[1][7]~q ),
	.datae(gnd),
	.dataf(!\mem_reg|registers[1][23]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux8~0 .extended_lut = "off";
defparam \display_pc|Mux8~0 .lut_mask = 64'h0050005005550555;
defparam \display_pc|Mux8~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y13_N59
dffeas \mem_reg|registers[6][23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux8~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[6][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[6][23] .is_wysiwyg = "true";
defparam \mem_reg|registers[6][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y9_N1
dffeas \mem_reg|registers[7][23]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux8~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[7][23]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[7][23]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_reg|registers[7][23]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y13_N15
cyclonev_lcell_comb \display_pc|Mux8~3 (
// Equation(s):
// \display_pc|Mux8~3_combout  = ( \mem_reg|registers[6][7]~q  & ( \address_register[0]~input_o  & ( (!\sel[0]~input_o  & (\mem_reg|registers[7][7]~q )) # (\sel[0]~input_o  & ((\mem_reg|registers[7][23]~DUPLICATE_q ))) ) ) ) # ( !\mem_reg|registers[6][7]~q  
// & ( \address_register[0]~input_o  & ( (!\sel[0]~input_o  & (\mem_reg|registers[7][7]~q )) # (\sel[0]~input_o  & ((\mem_reg|registers[7][23]~DUPLICATE_q ))) ) ) ) # ( \mem_reg|registers[6][7]~q  & ( !\address_register[0]~input_o  & ( (!\sel[0]~input_o ) # 
// (\mem_reg|registers[6][23]~q ) ) ) ) # ( !\mem_reg|registers[6][7]~q  & ( !\address_register[0]~input_o  & ( (\sel[0]~input_o  & \mem_reg|registers[6][23]~q ) ) ) )

	.dataa(!\sel[0]~input_o ),
	.datab(!\mem_reg|registers[7][7]~q ),
	.datac(!\mem_reg|registers[6][23]~q ),
	.datad(!\mem_reg|registers[7][23]~DUPLICATE_q ),
	.datae(!\mem_reg|registers[6][7]~q ),
	.dataf(!\address_register[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux8~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux8~3 .extended_lut = "off";
defparam \display_pc|Mux8~3 .lut_mask = 64'h0505AFAF22772277;
defparam \display_pc|Mux8~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y13_N2
dffeas \mem_reg|registers[3][23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_reg|registers[3][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[3][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[3][23] .is_wysiwyg = "true";
defparam \mem_reg|registers[3][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y13_N48
cyclonev_lcell_comb \display_pc|Mux8~2 (
// Equation(s):
// \display_pc|Mux8~2_combout  = ( \mem_reg|registers[2][7]~DUPLICATE_q  & ( \mem_reg|registers[3][7]~q  & ( (!\sel[0]~input_o ) # ((!\address_register[0]~input_o  & ((\mem_reg|registers[2][23]~DUPLICATE_q ))) # (\address_register[0]~input_o  & 
// (\mem_reg|registers[3][23]~q ))) ) ) ) # ( !\mem_reg|registers[2][7]~DUPLICATE_q  & ( \mem_reg|registers[3][7]~q  & ( (!\sel[0]~input_o  & (((\address_register[0]~input_o )))) # (\sel[0]~input_o  & ((!\address_register[0]~input_o  & 
// ((\mem_reg|registers[2][23]~DUPLICATE_q ))) # (\address_register[0]~input_o  & (\mem_reg|registers[3][23]~q )))) ) ) ) # ( \mem_reg|registers[2][7]~DUPLICATE_q  & ( !\mem_reg|registers[3][7]~q  & ( (!\sel[0]~input_o  & (((!\address_register[0]~input_o 
// )))) # (\sel[0]~input_o  & ((!\address_register[0]~input_o  & ((\mem_reg|registers[2][23]~DUPLICATE_q ))) # (\address_register[0]~input_o  & (\mem_reg|registers[3][23]~q )))) ) ) ) # ( !\mem_reg|registers[2][7]~DUPLICATE_q  & ( !\mem_reg|registers[3][7]~q 
//  & ( (\sel[0]~input_o  & ((!\address_register[0]~input_o  & ((\mem_reg|registers[2][23]~DUPLICATE_q ))) # (\address_register[0]~input_o  & (\mem_reg|registers[3][23]~q )))) ) ) )

	.dataa(!\mem_reg|registers[3][23]~q ),
	.datab(!\mem_reg|registers[2][23]~DUPLICATE_q ),
	.datac(!\sel[0]~input_o ),
	.datad(!\address_register[0]~input_o ),
	.datae(!\mem_reg|registers[2][7]~DUPLICATE_q ),
	.dataf(!\mem_reg|registers[3][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux8~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux8~2 .extended_lut = "off";
defparam \display_pc|Mux8~2 .lut_mask = 64'h0305F30503F5F3F5;
defparam \display_pc|Mux8~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y5_N9
cyclonev_lcell_comb \display_pc|Mux8~4 (
// Equation(s):
// \display_pc|Mux8~4_combout  = ( \address_register[2]~input_o  & ( \address_register[1]~input_o  & ( \display_pc|Mux8~3_combout  ) ) ) # ( !\address_register[2]~input_o  & ( \address_register[1]~input_o  & ( \display_pc|Mux8~2_combout  ) ) ) # ( 
// \address_register[2]~input_o  & ( !\address_register[1]~input_o  & ( \display_pc|Mux8~1_combout  ) ) ) # ( !\address_register[2]~input_o  & ( !\address_register[1]~input_o  & ( \display_pc|Mux8~0_combout  ) ) )

	.dataa(!\display_pc|Mux8~1_combout ),
	.datab(!\display_pc|Mux8~0_combout ),
	.datac(!\display_pc|Mux8~3_combout ),
	.datad(!\display_pc|Mux8~2_combout ),
	.datae(!\address_register[2]~input_o ),
	.dataf(!\address_register[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux8~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux8~4 .extended_lut = "off";
defparam \display_pc|Mux8~4 .lut_mask = 64'h3333555500FF0F0F;
defparam \display_pc|Mux8~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y5_N48
cyclonev_lcell_comb \display_pc|Mux8~18 (
// Equation(s):
// \display_pc|Mux8~18_combout  = ( \mem_reg|registers[26][23]~q  & ( \address_register[0]~input_o  & ( (!\address_register[2]~input_o  & ((\mem_reg|registers[27][23]~q ))) # (\address_register[2]~input_o  & (\mem_reg|registers[31][23]~q )) ) ) ) # ( 
// !\mem_reg|registers[26][23]~q  & ( \address_register[0]~input_o  & ( (!\address_register[2]~input_o  & ((\mem_reg|registers[27][23]~q ))) # (\address_register[2]~input_o  & (\mem_reg|registers[31][23]~q )) ) ) ) # ( \mem_reg|registers[26][23]~q  & ( 
// !\address_register[0]~input_o  & ( (!\address_register[2]~input_o ) # (\mem_reg|registers[30][23]~q ) ) ) ) # ( !\mem_reg|registers[26][23]~q  & ( !\address_register[0]~input_o  & ( (\address_register[2]~input_o  & \mem_reg|registers[30][23]~q ) ) ) )

	.dataa(!\mem_reg|registers[31][23]~q ),
	.datab(!\address_register[2]~input_o ),
	.datac(!\mem_reg|registers[30][23]~q ),
	.datad(!\mem_reg|registers[27][23]~q ),
	.datae(!\mem_reg|registers[26][23]~q ),
	.dataf(!\address_register[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux8~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux8~18 .extended_lut = "off";
defparam \display_pc|Mux8~18 .lut_mask = 64'h0303CFCF11DD11DD;
defparam \display_pc|Mux8~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y7_N0
cyclonev_lcell_comb \display_pc|Mux8~15 (
// Equation(s):
// \display_pc|Mux8~15_combout  = ( \mem_reg|registers[25][7]~q  & ( \address_register[0]~input_o  & ( (!\address_register[2]~input_o ) # (\mem_reg|registers[29][7]~q ) ) ) ) # ( !\mem_reg|registers[25][7]~q  & ( \address_register[0]~input_o  & ( 
// (\mem_reg|registers[29][7]~q  & \address_register[2]~input_o ) ) ) ) # ( \mem_reg|registers[25][7]~q  & ( !\address_register[0]~input_o  & ( (!\address_register[2]~input_o  & (\mem_reg|registers[24][7]~q )) # (\address_register[2]~input_o  & 
// ((\mem_reg|registers[28][7]~q ))) ) ) ) # ( !\mem_reg|registers[25][7]~q  & ( !\address_register[0]~input_o  & ( (!\address_register[2]~input_o  & (\mem_reg|registers[24][7]~q )) # (\address_register[2]~input_o  & ((\mem_reg|registers[28][7]~q ))) ) ) )

	.dataa(!\mem_reg|registers[24][7]~q ),
	.datab(!\mem_reg|registers[28][7]~q ),
	.datac(!\mem_reg|registers[29][7]~q ),
	.datad(!\address_register[2]~input_o ),
	.datae(!\mem_reg|registers[25][7]~q ),
	.dataf(!\address_register[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux8~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux8~15 .extended_lut = "off";
defparam \display_pc|Mux8~15 .lut_mask = 64'h55335533000FFF0F;
defparam \display_pc|Mux8~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y5_N54
cyclonev_lcell_comb \display_pc|Mux8~17 (
// Equation(s):
// \display_pc|Mux8~17_combout  = ( \mem_reg|registers[26][7]~q  & ( \address_register[0]~input_o  & ( (!\address_register[2]~input_o  & ((\mem_reg|registers[27][7]~q ))) # (\address_register[2]~input_o  & (\mem_reg|registers[31][7]~q )) ) ) ) # ( 
// !\mem_reg|registers[26][7]~q  & ( \address_register[0]~input_o  & ( (!\address_register[2]~input_o  & ((\mem_reg|registers[27][7]~q ))) # (\address_register[2]~input_o  & (\mem_reg|registers[31][7]~q )) ) ) ) # ( \mem_reg|registers[26][7]~q  & ( 
// !\address_register[0]~input_o  & ( (!\address_register[2]~input_o ) # (\mem_reg|registers[30][7]~q ) ) ) ) # ( !\mem_reg|registers[26][7]~q  & ( !\address_register[0]~input_o  & ( (\mem_reg|registers[30][7]~q  & \address_register[2]~input_o ) ) ) )

	.dataa(!\mem_reg|registers[31][7]~q ),
	.datab(!\mem_reg|registers[30][7]~q ),
	.datac(!\mem_reg|registers[27][7]~q ),
	.datad(!\address_register[2]~input_o ),
	.datae(!\mem_reg|registers[26][7]~q ),
	.dataf(!\address_register[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux8~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux8~17 .extended_lut = "off";
defparam \display_pc|Mux8~17 .lut_mask = 64'h0033FF330F550F55;
defparam \display_pc|Mux8~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y7_N48
cyclonev_lcell_comb \display_pc|Mux8~16 (
// Equation(s):
// \display_pc|Mux8~16_combout  = ( \mem_reg|registers[25][23]~q  & ( \mem_reg|registers[28][23]~q  & ( (!\address_register[0]~input_o  & (((\address_register[2]~input_o )) # (\mem_reg|registers[24][23]~q ))) # (\address_register[0]~input_o  & 
// (((!\address_register[2]~input_o ) # (\mem_reg|registers[29][23]~q )))) ) ) ) # ( !\mem_reg|registers[25][23]~q  & ( \mem_reg|registers[28][23]~q  & ( (!\address_register[0]~input_o  & (((\address_register[2]~input_o )) # (\mem_reg|registers[24][23]~q ))) 
// # (\address_register[0]~input_o  & (((\mem_reg|registers[29][23]~q  & \address_register[2]~input_o )))) ) ) ) # ( \mem_reg|registers[25][23]~q  & ( !\mem_reg|registers[28][23]~q  & ( (!\address_register[0]~input_o  & (\mem_reg|registers[24][23]~q  & 
// ((!\address_register[2]~input_o )))) # (\address_register[0]~input_o  & (((!\address_register[2]~input_o ) # (\mem_reg|registers[29][23]~q )))) ) ) ) # ( !\mem_reg|registers[25][23]~q  & ( !\mem_reg|registers[28][23]~q  & ( (!\address_register[0]~input_o  
// & (\mem_reg|registers[24][23]~q  & ((!\address_register[2]~input_o )))) # (\address_register[0]~input_o  & (((\mem_reg|registers[29][23]~q  & \address_register[2]~input_o )))) ) ) )

	.dataa(!\address_register[0]~input_o ),
	.datab(!\mem_reg|registers[24][23]~q ),
	.datac(!\mem_reg|registers[29][23]~q ),
	.datad(!\address_register[2]~input_o ),
	.datae(!\mem_reg|registers[25][23]~q ),
	.dataf(!\mem_reg|registers[28][23]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux8~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux8~16 .extended_lut = "off";
defparam \display_pc|Mux8~16 .lut_mask = 64'h2205770522AF77AF;
defparam \display_pc|Mux8~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y5_N42
cyclonev_lcell_comb \display_pc|Mux8~19 (
// Equation(s):
// \display_pc|Mux8~19_combout  = ( \display_pc|Mux8~16_combout  & ( \address_register[1]~input_o  & ( (!\sel[0]~input_o  & ((\display_pc|Mux8~17_combout ))) # (\sel[0]~input_o  & (\display_pc|Mux8~18_combout )) ) ) ) # ( !\display_pc|Mux8~16_combout  & ( 
// \address_register[1]~input_o  & ( (!\sel[0]~input_o  & ((\display_pc|Mux8~17_combout ))) # (\sel[0]~input_o  & (\display_pc|Mux8~18_combout )) ) ) ) # ( \display_pc|Mux8~16_combout  & ( !\address_register[1]~input_o  & ( (\sel[0]~input_o ) # 
// (\display_pc|Mux8~15_combout ) ) ) ) # ( !\display_pc|Mux8~16_combout  & ( !\address_register[1]~input_o  & ( (\display_pc|Mux8~15_combout  & !\sel[0]~input_o ) ) ) )

	.dataa(!\display_pc|Mux8~18_combout ),
	.datab(!\display_pc|Mux8~15_combout ),
	.datac(!\display_pc|Mux8~17_combout ),
	.datad(!\sel[0]~input_o ),
	.datae(!\display_pc|Mux8~16_combout ),
	.dataf(!\address_register[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux8~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux8~19 .extended_lut = "off";
defparam \display_pc|Mux8~19 .lut_mask = 64'h330033FF0F550F55;
defparam \display_pc|Mux8~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y7_N18
cyclonev_lcell_comb \display_pc|Mux8~11 (
// Equation(s):
// \display_pc|Mux8~11_combout  = ( \mem_reg|registers[19][23]~q  & ( \sel[0]~input_o  & ( (\address_register[1]~input_o ) # (\mem_reg|registers[17][23]~q ) ) ) ) # ( !\mem_reg|registers[19][23]~q  & ( \sel[0]~input_o  & ( (\mem_reg|registers[17][23]~q  & 
// !\address_register[1]~input_o ) ) ) ) # ( \mem_reg|registers[19][23]~q  & ( !\sel[0]~input_o  & ( (!\address_register[1]~input_o  & (\mem_reg|registers[17][7]~q )) # (\address_register[1]~input_o  & ((\mem_reg|registers[19][7]~q ))) ) ) ) # ( 
// !\mem_reg|registers[19][23]~q  & ( !\sel[0]~input_o  & ( (!\address_register[1]~input_o  & (\mem_reg|registers[17][7]~q )) # (\address_register[1]~input_o  & ((\mem_reg|registers[19][7]~q ))) ) ) )

	.dataa(!\mem_reg|registers[17][23]~q ),
	.datab(!\mem_reg|registers[17][7]~q ),
	.datac(!\mem_reg|registers[19][7]~q ),
	.datad(!\address_register[1]~input_o ),
	.datae(!\mem_reg|registers[19][23]~q ),
	.dataf(!\sel[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux8~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux8~11 .extended_lut = "off";
defparam \display_pc|Mux8~11 .lut_mask = 64'h330F330F550055FF;
defparam \display_pc|Mux8~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y5_N12
cyclonev_lcell_comb \display_pc|Mux8~13 (
// Equation(s):
// \display_pc|Mux8~13_combout  = ( \mem_reg|registers[23][23]~q  & ( \mem_reg|registers[21][7]~q  & ( (!\sel[0]~input_o  & (((!\address_register[1]~input_o ) # (\mem_reg|registers[23][7]~q )))) # (\sel[0]~input_o  & (((\address_register[1]~input_o )) # 
// (\mem_reg|registers[21][23]~q ))) ) ) ) # ( !\mem_reg|registers[23][23]~q  & ( \mem_reg|registers[21][7]~q  & ( (!\sel[0]~input_o  & (((!\address_register[1]~input_o ) # (\mem_reg|registers[23][7]~q )))) # (\sel[0]~input_o  & (\mem_reg|registers[21][23]~q 
//  & ((!\address_register[1]~input_o )))) ) ) ) # ( \mem_reg|registers[23][23]~q  & ( !\mem_reg|registers[21][7]~q  & ( (!\sel[0]~input_o  & (((\mem_reg|registers[23][7]~q  & \address_register[1]~input_o )))) # (\sel[0]~input_o  & 
// (((\address_register[1]~input_o )) # (\mem_reg|registers[21][23]~q ))) ) ) ) # ( !\mem_reg|registers[23][23]~q  & ( !\mem_reg|registers[21][7]~q  & ( (!\sel[0]~input_o  & (((\mem_reg|registers[23][7]~q  & \address_register[1]~input_o )))) # 
// (\sel[0]~input_o  & (\mem_reg|registers[21][23]~q  & ((!\address_register[1]~input_o )))) ) ) )

	.dataa(!\mem_reg|registers[21][23]~q ),
	.datab(!\sel[0]~input_o ),
	.datac(!\mem_reg|registers[23][7]~q ),
	.datad(!\address_register[1]~input_o ),
	.datae(!\mem_reg|registers[23][23]~q ),
	.dataf(!\mem_reg|registers[21][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux8~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux8~13 .extended_lut = "off";
defparam \display_pc|Mux8~13 .lut_mask = 64'h110C113FDD0CDD3F;
defparam \display_pc|Mux8~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y6_N37
dffeas \mem_reg|registers[18][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_reg|registers[18][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[18][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[18][7] .is_wysiwyg = "true";
defparam \mem_reg|registers[18][7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y6_N42
cyclonev_lcell_comb \display_pc|Mux8~10 (
// Equation(s):
// \display_pc|Mux8~10_combout  = ( \address_register[1]~input_o  & ( \mem_reg|registers[16][23]~q  & ( (!\sel[0]~input_o  & (\mem_reg|registers[18][7]~q )) # (\sel[0]~input_o  & ((\mem_reg|registers[18][23]~q ))) ) ) ) # ( !\address_register[1]~input_o  & ( 
// \mem_reg|registers[16][23]~q  & ( (\mem_reg|registers[16][7]~q ) # (\sel[0]~input_o ) ) ) ) # ( \address_register[1]~input_o  & ( !\mem_reg|registers[16][23]~q  & ( (!\sel[0]~input_o  & (\mem_reg|registers[18][7]~q )) # (\sel[0]~input_o  & 
// ((\mem_reg|registers[18][23]~q ))) ) ) ) # ( !\address_register[1]~input_o  & ( !\mem_reg|registers[16][23]~q  & ( (!\sel[0]~input_o  & \mem_reg|registers[16][7]~q ) ) ) )

	.dataa(!\mem_reg|registers[18][7]~q ),
	.datab(!\mem_reg|registers[18][23]~q ),
	.datac(!\sel[0]~input_o ),
	.datad(!\mem_reg|registers[16][7]~q ),
	.datae(!\address_register[1]~input_o ),
	.dataf(!\mem_reg|registers[16][23]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux8~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux8~10 .extended_lut = "off";
defparam \display_pc|Mux8~10 .lut_mask = 64'h00F053530FFF5353;
defparam \display_pc|Mux8~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y6_N54
cyclonev_lcell_comb \display_pc|Mux8~12 (
// Equation(s):
// \display_pc|Mux8~12_combout  = ( \mem_reg|registers[22][23]~q  & ( \address_register[1]~input_o  & ( (\mem_reg|registers[22][7]~q ) # (\sel[0]~input_o ) ) ) ) # ( !\mem_reg|registers[22][23]~q  & ( \address_register[1]~input_o  & ( (!\sel[0]~input_o  & 
// \mem_reg|registers[22][7]~q ) ) ) ) # ( \mem_reg|registers[22][23]~q  & ( !\address_register[1]~input_o  & ( (!\sel[0]~input_o  & (\mem_reg|registers[20][7]~q )) # (\sel[0]~input_o  & ((\mem_reg|registers[20][23]~q ))) ) ) ) # ( 
// !\mem_reg|registers[22][23]~q  & ( !\address_register[1]~input_o  & ( (!\sel[0]~input_o  & (\mem_reg|registers[20][7]~q )) # (\sel[0]~input_o  & ((\mem_reg|registers[20][23]~q ))) ) ) )

	.dataa(!\mem_reg|registers[20][7]~q ),
	.datab(!\mem_reg|registers[20][23]~q ),
	.datac(!\sel[0]~input_o ),
	.datad(!\mem_reg|registers[22][7]~q ),
	.datae(!\mem_reg|registers[22][23]~q ),
	.dataf(!\address_register[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux8~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux8~12 .extended_lut = "off";
defparam \display_pc|Mux8~12 .lut_mask = 64'h5353535300F00FFF;
defparam \display_pc|Mux8~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y5_N0
cyclonev_lcell_comb \display_pc|Mux8~14 (
// Equation(s):
// \display_pc|Mux8~14_combout  = ( \address_register[2]~input_o  & ( \display_pc|Mux8~12_combout  & ( (!\address_register[0]~input_o ) # (\display_pc|Mux8~13_combout ) ) ) ) # ( !\address_register[2]~input_o  & ( \display_pc|Mux8~12_combout  & ( 
// (!\address_register[0]~input_o  & ((\display_pc|Mux8~10_combout ))) # (\address_register[0]~input_o  & (\display_pc|Mux8~11_combout )) ) ) ) # ( \address_register[2]~input_o  & ( !\display_pc|Mux8~12_combout  & ( (\display_pc|Mux8~13_combout  & 
// \address_register[0]~input_o ) ) ) ) # ( !\address_register[2]~input_o  & ( !\display_pc|Mux8~12_combout  & ( (!\address_register[0]~input_o  & ((\display_pc|Mux8~10_combout ))) # (\address_register[0]~input_o  & (\display_pc|Mux8~11_combout )) ) ) )

	.dataa(!\display_pc|Mux8~11_combout ),
	.datab(!\display_pc|Mux8~13_combout ),
	.datac(!\address_register[0]~input_o ),
	.datad(!\display_pc|Mux8~10_combout ),
	.datae(!\address_register[2]~input_o ),
	.dataf(!\display_pc|Mux8~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux8~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux8~14 .extended_lut = "off";
defparam \display_pc|Mux8~14 .lut_mask = 64'h05F5030305F5F3F3;
defparam \display_pc|Mux8~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y5_N9
cyclonev_lcell_comb \display_pc|Mux8~20 (
// Equation(s):
// \display_pc|Mux8~20_combout  = ( \display_pc|Mux8~14_combout  & ( \address_register[3]~input_o  & ( (!\address_register[4]~input_o  & (\display_pc|Mux8~9_combout )) # (\address_register[4]~input_o  & ((\display_pc|Mux8~19_combout ))) ) ) ) # ( 
// !\display_pc|Mux8~14_combout  & ( \address_register[3]~input_o  & ( (!\address_register[4]~input_o  & (\display_pc|Mux8~9_combout )) # (\address_register[4]~input_o  & ((\display_pc|Mux8~19_combout ))) ) ) ) # ( \display_pc|Mux8~14_combout  & ( 
// !\address_register[3]~input_o  & ( (\address_register[4]~input_o ) # (\display_pc|Mux8~4_combout ) ) ) ) # ( !\display_pc|Mux8~14_combout  & ( !\address_register[3]~input_o  & ( (\display_pc|Mux8~4_combout  & !\address_register[4]~input_o ) ) ) )

	.dataa(!\display_pc|Mux8~9_combout ),
	.datab(!\display_pc|Mux8~4_combout ),
	.datac(!\display_pc|Mux8~19_combout ),
	.datad(!\address_register[4]~input_o ),
	.datae(!\display_pc|Mux8~14_combout ),
	.dataf(!\address_register[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux8~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux8~20 .extended_lut = "off";
defparam \display_pc|Mux8~20 .lut_mask = 64'h330033FF550F550F;
defparam \display_pc|Mux8~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y9_N3
cyclonev_lcell_comb \display_pc|Mux8~21 (
// Equation(s):
// \display_pc|Mux8~21_combout  = ( \sel[1]~input_o  & ( \display_pc|Mux8~20_combout  ) ) # ( !\sel[1]~input_o  & ( (!\sel[0]~input_o  & (\p|pc [7])) # (\sel[0]~input_o  & ((\p|pc [23]))) ) )

	.dataa(!\sel[0]~input_o ),
	.datab(!\p|pc [7]),
	.datac(!\p|pc [23]),
	.datad(!\display_pc|Mux8~20_combout ),
	.datae(gnd),
	.dataf(!\sel[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux8~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux8~21 .extended_lut = "off";
defparam \display_pc|Mux8~21 .lut_mask = 64'h2727272700FF00FF;
defparam \display_pc|Mux8~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y12_N15
cyclonev_lcell_comb \display_pc|Mux8~22 (
// Equation(s):
// \display_pc|Mux8~22_combout  = ( !\display_pc|Mux14~0_combout  & ( \display_pc|Mux14~1_combout  & ( \ins_mem|memory~28_combout  ) ) ) # ( \display_pc|Mux14~0_combout  & ( !\display_pc|Mux14~1_combout  & ( \ins_mem|memory~26_combout  ) ) ) # ( 
// !\display_pc|Mux14~0_combout  & ( !\display_pc|Mux14~1_combout  & ( \display_pc|Mux8~21_combout  ) ) )

	.dataa(!\ins_mem|memory~28_combout ),
	.datab(!\display_pc|Mux8~21_combout ),
	.datac(!\ins_mem|memory~26_combout ),
	.datad(gnd),
	.datae(!\display_pc|Mux14~0_combout ),
	.dataf(!\display_pc|Mux14~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux8~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux8~22 .extended_lut = "off";
defparam \display_pc|Mux8~22 .lut_mask = 64'h33330F0F55550000;
defparam \display_pc|Mux8~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y13_N57
cyclonev_lcell_comb \display_pc|display2|WideOr6~0 (
// Equation(s):
// \display_pc|display2|WideOr6~0_combout  = ( \display_pc|Mux8~22_combout  & ( (\display_pc|Mux11~22_combout  & (!\display_pc|Mux10~22_combout  $ (!\display_pc|Mux9~22_combout ))) ) ) # ( !\display_pc|Mux8~22_combout  & ( (!\display_pc|Mux10~22_combout  & 
// (!\display_pc|Mux9~22_combout  $ (!\display_pc|Mux11~22_combout ))) ) )

	.dataa(!\display_pc|Mux10~22_combout ),
	.datab(gnd),
	.datac(!\display_pc|Mux9~22_combout ),
	.datad(!\display_pc|Mux11~22_combout ),
	.datae(gnd),
	.dataf(!\display_pc|Mux8~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|display2|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|display2|WideOr6~0 .extended_lut = "off";
defparam \display_pc|display2|WideOr6~0 .lut_mask = 64'h0AA00AA0005A005A;
defparam \display_pc|display2|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y13_N24
cyclonev_lcell_comb \display_pc|display2|WideOr5~0 (
// Equation(s):
// \display_pc|display2|WideOr5~0_combout  = ( \display_pc|Mux10~22_combout  & ( \display_pc|Mux8~22_combout  & ( (\display_pc|Mux11~22_combout ) # (\display_pc|Mux9~22_combout ) ) ) ) # ( !\display_pc|Mux10~22_combout  & ( \display_pc|Mux8~22_combout  & ( 
// (\display_pc|Mux9~22_combout  & !\display_pc|Mux11~22_combout ) ) ) ) # ( \display_pc|Mux10~22_combout  & ( !\display_pc|Mux8~22_combout  & ( (\display_pc|Mux9~22_combout  & !\display_pc|Mux11~22_combout ) ) ) ) # ( !\display_pc|Mux10~22_combout  & ( 
// !\display_pc|Mux8~22_combout  & ( (\display_pc|Mux9~22_combout  & \display_pc|Mux11~22_combout ) ) ) )

	.dataa(gnd),
	.datab(!\display_pc|Mux9~22_combout ),
	.datac(gnd),
	.datad(!\display_pc|Mux11~22_combout ),
	.datae(!\display_pc|Mux10~22_combout ),
	.dataf(!\display_pc|Mux8~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|display2|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|display2|WideOr5~0 .extended_lut = "off";
defparam \display_pc|display2|WideOr5~0 .lut_mask = 64'h00333300330033FF;
defparam \display_pc|display2|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y13_N33
cyclonev_lcell_comb \display_pc|display2|WideOr4~0 (
// Equation(s):
// \display_pc|display2|WideOr4~0_combout  = ( \display_pc|Mux10~22_combout  & ( \display_pc|Mux8~22_combout  & ( \display_pc|Mux9~22_combout  ) ) ) # ( !\display_pc|Mux10~22_combout  & ( \display_pc|Mux8~22_combout  & ( (!\display_pc|Mux11~22_combout  & 
// \display_pc|Mux9~22_combout ) ) ) ) # ( \display_pc|Mux10~22_combout  & ( !\display_pc|Mux8~22_combout  & ( (!\display_pc|Mux11~22_combout  & !\display_pc|Mux9~22_combout ) ) ) )

	.dataa(gnd),
	.datab(!\display_pc|Mux11~22_combout ),
	.datac(!\display_pc|Mux9~22_combout ),
	.datad(gnd),
	.datae(!\display_pc|Mux10~22_combout ),
	.dataf(!\display_pc|Mux8~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|display2|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|display2|WideOr4~0 .extended_lut = "off";
defparam \display_pc|display2|WideOr4~0 .lut_mask = 64'h0000C0C00C0C0F0F;
defparam \display_pc|display2|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y13_N36
cyclonev_lcell_comb \display_pc|display2|WideOr3~0 (
// Equation(s):
// \display_pc|display2|WideOr3~0_combout  = ( \display_pc|Mux8~22_combout  & ( (\display_pc|Mux10~22_combout  & (!\display_pc|Mux9~22_combout  $ (\display_pc|Mux11~22_combout ))) ) ) # ( !\display_pc|Mux8~22_combout  & ( (!\display_pc|Mux9~22_combout  & 
// (!\display_pc|Mux10~22_combout  & \display_pc|Mux11~22_combout )) # (\display_pc|Mux9~22_combout  & (!\display_pc|Mux10~22_combout  $ (\display_pc|Mux11~22_combout ))) ) )

	.dataa(gnd),
	.datab(!\display_pc|Mux9~22_combout ),
	.datac(!\display_pc|Mux10~22_combout ),
	.datad(!\display_pc|Mux11~22_combout ),
	.datae(gnd),
	.dataf(!\display_pc|Mux8~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|display2|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|display2|WideOr3~0 .extended_lut = "off";
defparam \display_pc|display2|WideOr3~0 .lut_mask = 64'h30C330C30C030C03;
defparam \display_pc|display2|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y13_N39
cyclonev_lcell_comb \display_pc|display2|WideOr2~0 (
// Equation(s):
// \display_pc|display2|WideOr2~0_combout  = ( \display_pc|Mux8~22_combout  & ( (!\display_pc|Mux9~22_combout  & (\display_pc|Mux11~22_combout  & !\display_pc|Mux10~22_combout )) ) ) # ( !\display_pc|Mux8~22_combout  & ( ((\display_pc|Mux9~22_combout  & 
// !\display_pc|Mux10~22_combout )) # (\display_pc|Mux11~22_combout ) ) )

	.dataa(gnd),
	.datab(!\display_pc|Mux9~22_combout ),
	.datac(!\display_pc|Mux11~22_combout ),
	.datad(!\display_pc|Mux10~22_combout ),
	.datae(gnd),
	.dataf(!\display_pc|Mux8~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|display2|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|display2|WideOr2~0 .extended_lut = "off";
defparam \display_pc|display2|WideOr2~0 .lut_mask = 64'h3F0F3F0F0C000C00;
defparam \display_pc|display2|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y13_N18
cyclonev_lcell_comb \display_pc|display2|WideOr1~0 (
// Equation(s):
// \display_pc|display2|WideOr1~0_combout  = ( \display_pc|Mux8~22_combout  & ( (\display_pc|Mux9~22_combout  & (!\display_pc|Mux10~22_combout  & \display_pc|Mux11~22_combout )) ) ) # ( !\display_pc|Mux8~22_combout  & ( (!\display_pc|Mux9~22_combout  & 
// ((\display_pc|Mux11~22_combout ) # (\display_pc|Mux10~22_combout ))) # (\display_pc|Mux9~22_combout  & (\display_pc|Mux10~22_combout  & \display_pc|Mux11~22_combout )) ) )

	.dataa(gnd),
	.datab(!\display_pc|Mux9~22_combout ),
	.datac(!\display_pc|Mux10~22_combout ),
	.datad(!\display_pc|Mux11~22_combout ),
	.datae(gnd),
	.dataf(!\display_pc|Mux8~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|display2|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|display2|WideOr1~0 .extended_lut = "off";
defparam \display_pc|display2|WideOr1~0 .lut_mask = 64'h0CCF0CCF00300030;
defparam \display_pc|display2|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y13_N21
cyclonev_lcell_comb \display_pc|display2|WideOr0~0 (
// Equation(s):
// \display_pc|display2|WideOr0~0_combout  = ( \display_pc|Mux8~22_combout  & ( (!\display_pc|Mux9~22_combout ) # ((\display_pc|Mux10~22_combout ) # (\display_pc|Mux11~22_combout )) ) ) # ( !\display_pc|Mux8~22_combout  & ( (!\display_pc|Mux9~22_combout  & 
// ((\display_pc|Mux10~22_combout ))) # (\display_pc|Mux9~22_combout  & ((!\display_pc|Mux11~22_combout ) # (!\display_pc|Mux10~22_combout ))) ) )

	.dataa(gnd),
	.datab(!\display_pc|Mux9~22_combout ),
	.datac(!\display_pc|Mux11~22_combout ),
	.datad(!\display_pc|Mux10~22_combout ),
	.datae(gnd),
	.dataf(!\display_pc|Mux8~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|display2|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|display2|WideOr0~0 .extended_lut = "off";
defparam \display_pc|display2|WideOr0~0 .lut_mask = 64'h33FC33FCCFFFCFFF;
defparam \display_pc|display2|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y13_N35
dffeas \mem_reg|registers[25][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_reg|registers[25][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[25][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[25][0] .is_wysiwyg = "true";
defparam \mem_reg|registers[25][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y10_N1
dffeas \mem_reg|registers[27][16]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_reg|registers[27][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[27][16]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[27][16]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_reg|registers[27][16]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y13_N12
cyclonev_lcell_comb \display_pc|Mux15~16 (
// Equation(s):
// \display_pc|Mux15~16_combout  = ( \mem_reg|registers[27][16]~DUPLICATE_q  & ( \mem_reg|registers[27][0]~q  & ( ((!\sel[0]~input_o  & (\mem_reg|registers[25][0]~q )) # (\sel[0]~input_o  & ((\mem_reg|registers[25][16]~q )))) # (\address_register[1]~input_o 
// ) ) ) ) # ( !\mem_reg|registers[27][16]~DUPLICATE_q  & ( \mem_reg|registers[27][0]~q  & ( (!\sel[0]~input_o  & (((\address_register[1]~input_o )) # (\mem_reg|registers[25][0]~q ))) # (\sel[0]~input_o  & (((\mem_reg|registers[25][16]~q  & 
// !\address_register[1]~input_o )))) ) ) ) # ( \mem_reg|registers[27][16]~DUPLICATE_q  & ( !\mem_reg|registers[27][0]~q  & ( (!\sel[0]~input_o  & (\mem_reg|registers[25][0]~q  & ((!\address_register[1]~input_o )))) # (\sel[0]~input_o  & 
// (((\address_register[1]~input_o ) # (\mem_reg|registers[25][16]~q )))) ) ) ) # ( !\mem_reg|registers[27][16]~DUPLICATE_q  & ( !\mem_reg|registers[27][0]~q  & ( (!\address_register[1]~input_o  & ((!\sel[0]~input_o  & (\mem_reg|registers[25][0]~q )) # 
// (\sel[0]~input_o  & ((\mem_reg|registers[25][16]~q ))))) ) ) )

	.dataa(!\mem_reg|registers[25][0]~q ),
	.datab(!\sel[0]~input_o ),
	.datac(!\mem_reg|registers[25][16]~q ),
	.datad(!\address_register[1]~input_o ),
	.datae(!\mem_reg|registers[27][16]~DUPLICATE_q ),
	.dataf(!\mem_reg|registers[27][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux15~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux15~16 .extended_lut = "off";
defparam \display_pc|Mux15~16 .lut_mask = 64'h4700473347CC47FF;
defparam \display_pc|Mux15~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N12
cyclonev_lcell_comb \display_pc|Mux15~18 (
// Equation(s):
// \display_pc|Mux15~18_combout  = ( \mem_reg|registers[29][16]~q  & ( \mem_reg|registers[29][0]~q  & ( (!\address_register[1]~input_o ) # ((!\sel[0]~input_o  & (\mem_reg|registers[31][0]~q )) # (\sel[0]~input_o  & ((\mem_reg|registers[31][16]~q )))) ) ) ) # 
// ( !\mem_reg|registers[29][16]~q  & ( \mem_reg|registers[29][0]~q  & ( (!\address_register[1]~input_o  & (((!\sel[0]~input_o )))) # (\address_register[1]~input_o  & ((!\sel[0]~input_o  & (\mem_reg|registers[31][0]~q )) # (\sel[0]~input_o  & 
// ((\mem_reg|registers[31][16]~q ))))) ) ) ) # ( \mem_reg|registers[29][16]~q  & ( !\mem_reg|registers[29][0]~q  & ( (!\address_register[1]~input_o  & (((\sel[0]~input_o )))) # (\address_register[1]~input_o  & ((!\sel[0]~input_o  & 
// (\mem_reg|registers[31][0]~q )) # (\sel[0]~input_o  & ((\mem_reg|registers[31][16]~q ))))) ) ) ) # ( !\mem_reg|registers[29][16]~q  & ( !\mem_reg|registers[29][0]~q  & ( (\address_register[1]~input_o  & ((!\sel[0]~input_o  & (\mem_reg|registers[31][0]~q 
// )) # (\sel[0]~input_o  & ((\mem_reg|registers[31][16]~q ))))) ) ) )

	.dataa(!\mem_reg|registers[31][0]~q ),
	.datab(!\mem_reg|registers[31][16]~q ),
	.datac(!\address_register[1]~input_o ),
	.datad(!\sel[0]~input_o ),
	.datae(!\mem_reg|registers[29][16]~q ),
	.dataf(!\mem_reg|registers[29][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux15~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux15~18 .extended_lut = "off";
defparam \display_pc|Mux15~18 .lut_mask = 64'h050305F3F503F5F3;
defparam \display_pc|Mux15~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y13_N13
dffeas \mem_reg|registers[28][0]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux31~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[28][0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[28][0]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_reg|registers[28][0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y14_N33
cyclonev_lcell_comb \display_pc|Mux15~17 (
// Equation(s):
// \display_pc|Mux15~17_combout  = ( \mem_reg|registers[30][16]~q  & ( \mem_reg|registers[28][0]~DUPLICATE_q  & ( (!\address_register[1]~input_o  & (((!\sel[0]~input_o )) # (\mem_reg|registers[28][16]~q ))) # (\address_register[1]~input_o  & 
// (((\sel[0]~input_o ) # (\mem_reg|registers[30][0]~q )))) ) ) ) # ( !\mem_reg|registers[30][16]~q  & ( \mem_reg|registers[28][0]~DUPLICATE_q  & ( (!\address_register[1]~input_o  & (((!\sel[0]~input_o )) # (\mem_reg|registers[28][16]~q ))) # 
// (\address_register[1]~input_o  & (((\mem_reg|registers[30][0]~q  & !\sel[0]~input_o )))) ) ) ) # ( \mem_reg|registers[30][16]~q  & ( !\mem_reg|registers[28][0]~DUPLICATE_q  & ( (!\address_register[1]~input_o  & (\mem_reg|registers[28][16]~q  & 
// ((\sel[0]~input_o )))) # (\address_register[1]~input_o  & (((\sel[0]~input_o ) # (\mem_reg|registers[30][0]~q )))) ) ) ) # ( !\mem_reg|registers[30][16]~q  & ( !\mem_reg|registers[28][0]~DUPLICATE_q  & ( (!\address_register[1]~input_o  & 
// (\mem_reg|registers[28][16]~q  & ((\sel[0]~input_o )))) # (\address_register[1]~input_o  & (((\mem_reg|registers[30][0]~q  & !\sel[0]~input_o )))) ) ) )

	.dataa(!\mem_reg|registers[28][16]~q ),
	.datab(!\mem_reg|registers[30][0]~q ),
	.datac(!\address_register[1]~input_o ),
	.datad(!\sel[0]~input_o ),
	.datae(!\mem_reg|registers[30][16]~q ),
	.dataf(!\mem_reg|registers[28][0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux15~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux15~17 .extended_lut = "off";
defparam \display_pc|Mux15~17 .lut_mask = 64'h0350035FF350F35F;
defparam \display_pc|Mux15~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y12_N24
cyclonev_lcell_comb \display_pc|Mux15~15 (
// Equation(s):
// \display_pc|Mux15~15_combout  = ( \mem_reg|registers[26][16]~q  & ( \sel[0]~input_o  & ( (\mem_reg|registers[24][16]~q ) # (\address_register[1]~input_o ) ) ) ) # ( !\mem_reg|registers[26][16]~q  & ( \sel[0]~input_o  & ( (!\address_register[1]~input_o  & 
// \mem_reg|registers[24][16]~q ) ) ) ) # ( \mem_reg|registers[26][16]~q  & ( !\sel[0]~input_o  & ( (!\address_register[1]~input_o  & (\mem_reg|registers[24][0]~q )) # (\address_register[1]~input_o  & ((\mem_reg|registers[26][0]~q ))) ) ) ) # ( 
// !\mem_reg|registers[26][16]~q  & ( !\sel[0]~input_o  & ( (!\address_register[1]~input_o  & (\mem_reg|registers[24][0]~q )) # (\address_register[1]~input_o  & ((\mem_reg|registers[26][0]~q ))) ) ) )

	.dataa(!\address_register[1]~input_o ),
	.datab(!\mem_reg|registers[24][16]~q ),
	.datac(!\mem_reg|registers[24][0]~q ),
	.datad(!\mem_reg|registers[26][0]~q ),
	.datae(!\mem_reg|registers[26][16]~q ),
	.dataf(!\sel[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux15~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux15~15 .extended_lut = "off";
defparam \display_pc|Mux15~15 .lut_mask = 64'h0A5F0A5F22227777;
defparam \display_pc|Mux15~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N30
cyclonev_lcell_comb \display_pc|Mux15~19 (
// Equation(s):
// \display_pc|Mux15~19_combout  = ( \address_register[2]~input_o  & ( \display_pc|Mux15~15_combout  & ( (!\address_register[0]~input_o  & ((\display_pc|Mux15~17_combout ))) # (\address_register[0]~input_o  & (\display_pc|Mux15~18_combout )) ) ) ) # ( 
// !\address_register[2]~input_o  & ( \display_pc|Mux15~15_combout  & ( (!\address_register[0]~input_o ) # (\display_pc|Mux15~16_combout ) ) ) ) # ( \address_register[2]~input_o  & ( !\display_pc|Mux15~15_combout  & ( (!\address_register[0]~input_o  & 
// ((\display_pc|Mux15~17_combout ))) # (\address_register[0]~input_o  & (\display_pc|Mux15~18_combout )) ) ) ) # ( !\address_register[2]~input_o  & ( !\display_pc|Mux15~15_combout  & ( (\display_pc|Mux15~16_combout  & \address_register[0]~input_o ) ) ) )

	.dataa(!\display_pc|Mux15~16_combout ),
	.datab(!\display_pc|Mux15~18_combout ),
	.datac(!\display_pc|Mux15~17_combout ),
	.datad(!\address_register[0]~input_o ),
	.datae(!\address_register[2]~input_o ),
	.dataf(!\display_pc|Mux15~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux15~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux15~19 .extended_lut = "off";
defparam \display_pc|Mux15~19 .lut_mask = 64'h00550F33FF550F33;
defparam \display_pc|Mux15~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y12_N43
dffeas \mem_reg|registers[11][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux31~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[11][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[11][0] .is_wysiwyg = "true";
defparam \mem_reg|registers[11][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y12_N9
cyclonev_lcell_comb \display_pc|Mux15~6 (
// Equation(s):
// \display_pc|Mux15~6_combout  = ( \mem_reg|registers[9][16]~q  & ( \mem_reg|registers[11][0]~q  & ( (!\address_register[1]~input_o  & (((\sel[0]~input_o )) # (\mem_reg|registers[9][0]~q ))) # (\address_register[1]~input_o  & (((!\sel[0]~input_o ) # 
// (\mem_reg|registers[11][16]~q )))) ) ) ) # ( !\mem_reg|registers[9][16]~q  & ( \mem_reg|registers[11][0]~q  & ( (!\address_register[1]~input_o  & (\mem_reg|registers[9][0]~q  & ((!\sel[0]~input_o )))) # (\address_register[1]~input_o  & (((!\sel[0]~input_o 
// ) # (\mem_reg|registers[11][16]~q )))) ) ) ) # ( \mem_reg|registers[9][16]~q  & ( !\mem_reg|registers[11][0]~q  & ( (!\address_register[1]~input_o  & (((\sel[0]~input_o )) # (\mem_reg|registers[9][0]~q ))) # (\address_register[1]~input_o  & 
// (((\mem_reg|registers[11][16]~q  & \sel[0]~input_o )))) ) ) ) # ( !\mem_reg|registers[9][16]~q  & ( !\mem_reg|registers[11][0]~q  & ( (!\address_register[1]~input_o  & (\mem_reg|registers[9][0]~q  & ((!\sel[0]~input_o )))) # (\address_register[1]~input_o  
// & (((\mem_reg|registers[11][16]~q  & \sel[0]~input_o )))) ) ) )

	.dataa(!\mem_reg|registers[9][0]~q ),
	.datab(!\address_register[1]~input_o ),
	.datac(!\mem_reg|registers[11][16]~q ),
	.datad(!\sel[0]~input_o ),
	.datae(!\mem_reg|registers[9][16]~q ),
	.dataf(!\mem_reg|registers[11][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux15~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux15~6 .extended_lut = "off";
defparam \display_pc|Mux15~6 .lut_mask = 64'h440344CF770377CF;
defparam \display_pc|Mux15~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y12_N37
dffeas \mem_reg|registers[10][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux31~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[10][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[10][0] .is_wysiwyg = "true";
defparam \mem_reg|registers[10][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N51
cyclonev_lcell_comb \display_pc|Mux15~5 (
// Equation(s):
// \display_pc|Mux15~5_combout  = ( \mem_reg|registers[10][16]~q  & ( \mem_reg|registers[8][0]~q  & ( (!\address_register[1]~input_o  & (((!\sel[0]~input_o ) # (\mem_reg|registers[8][16]~DUPLICATE_q )))) # (\address_register[1]~input_o  & (((\sel[0]~input_o 
// )) # (\mem_reg|registers[10][0]~q ))) ) ) ) # ( !\mem_reg|registers[10][16]~q  & ( \mem_reg|registers[8][0]~q  & ( (!\address_register[1]~input_o  & (((!\sel[0]~input_o ) # (\mem_reg|registers[8][16]~DUPLICATE_q )))) # (\address_register[1]~input_o  & 
// (\mem_reg|registers[10][0]~q  & ((!\sel[0]~input_o )))) ) ) ) # ( \mem_reg|registers[10][16]~q  & ( !\mem_reg|registers[8][0]~q  & ( (!\address_register[1]~input_o  & (((\mem_reg|registers[8][16]~DUPLICATE_q  & \sel[0]~input_o )))) # 
// (\address_register[1]~input_o  & (((\sel[0]~input_o )) # (\mem_reg|registers[10][0]~q ))) ) ) ) # ( !\mem_reg|registers[10][16]~q  & ( !\mem_reg|registers[8][0]~q  & ( (!\address_register[1]~input_o  & (((\mem_reg|registers[8][16]~DUPLICATE_q  & 
// \sel[0]~input_o )))) # (\address_register[1]~input_o  & (\mem_reg|registers[10][0]~q  & ((!\sel[0]~input_o )))) ) ) )

	.dataa(!\address_register[1]~input_o ),
	.datab(!\mem_reg|registers[10][0]~q ),
	.datac(!\mem_reg|registers[8][16]~DUPLICATE_q ),
	.datad(!\sel[0]~input_o ),
	.datae(!\mem_reg|registers[10][16]~q ),
	.dataf(!\mem_reg|registers[8][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux15~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux15~5 .extended_lut = "off";
defparam \display_pc|Mux15~5 .lut_mask = 64'h110A115FBB0ABB5F;
defparam \display_pc|Mux15~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y10_N19
dffeas \mem_reg|registers[15][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux31~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[15][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[15][0] .is_wysiwyg = "true";
defparam \mem_reg|registers[15][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y12_N56
dffeas \mem_reg|registers[13][0]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_reg|registers[13][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[13][0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[13][0]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_reg|registers[13][0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y11_N42
cyclonev_lcell_comb \display_pc|Mux15~8 (
// Equation(s):
// \display_pc|Mux15~8_combout  = ( \mem_reg|registers[13][16]~q  & ( \address_register[1]~input_o  & ( (!\sel[0]~input_o  & (\mem_reg|registers[15][0]~q )) # (\sel[0]~input_o  & ((\mem_reg|registers[15][16]~q ))) ) ) ) # ( !\mem_reg|registers[13][16]~q  & ( 
// \address_register[1]~input_o  & ( (!\sel[0]~input_o  & (\mem_reg|registers[15][0]~q )) # (\sel[0]~input_o  & ((\mem_reg|registers[15][16]~q ))) ) ) ) # ( \mem_reg|registers[13][16]~q  & ( !\address_register[1]~input_o  & ( 
// (\mem_reg|registers[13][0]~DUPLICATE_q ) # (\sel[0]~input_o ) ) ) ) # ( !\mem_reg|registers[13][16]~q  & ( !\address_register[1]~input_o  & ( (!\sel[0]~input_o  & \mem_reg|registers[13][0]~DUPLICATE_q ) ) ) )

	.dataa(!\mem_reg|registers[15][0]~q ),
	.datab(!\mem_reg|registers[15][16]~q ),
	.datac(!\sel[0]~input_o ),
	.datad(!\mem_reg|registers[13][0]~DUPLICATE_q ),
	.datae(!\mem_reg|registers[13][16]~q ),
	.dataf(!\address_register[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux15~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux15~8 .extended_lut = "off";
defparam \display_pc|Mux15~8 .lut_mask = 64'h00F00FFF53535353;
defparam \display_pc|Mux15~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y10_N42
cyclonev_lcell_comb \display_pc|Mux15~7 (
// Equation(s):
// \display_pc|Mux15~7_combout  = ( \mem_reg|registers[14][0]~q  & ( \mem_reg|registers[12][16]~q  & ( (!\sel[0]~input_o  & (((\address_register[1]~input_o )) # (\mem_reg|registers[12][0]~q ))) # (\sel[0]~input_o  & (((!\address_register[1]~input_o ) # 
// (\mem_reg|registers[14][16]~q )))) ) ) ) # ( !\mem_reg|registers[14][0]~q  & ( \mem_reg|registers[12][16]~q  & ( (!\sel[0]~input_o  & (\mem_reg|registers[12][0]~q  & (!\address_register[1]~input_o ))) # (\sel[0]~input_o  & (((!\address_register[1]~input_o 
// ) # (\mem_reg|registers[14][16]~q )))) ) ) ) # ( \mem_reg|registers[14][0]~q  & ( !\mem_reg|registers[12][16]~q  & ( (!\sel[0]~input_o  & (((\address_register[1]~input_o )) # (\mem_reg|registers[12][0]~q ))) # (\sel[0]~input_o  & 
// (((\address_register[1]~input_o  & \mem_reg|registers[14][16]~q )))) ) ) ) # ( !\mem_reg|registers[14][0]~q  & ( !\mem_reg|registers[12][16]~q  & ( (!\sel[0]~input_o  & (\mem_reg|registers[12][0]~q  & (!\address_register[1]~input_o ))) # (\sel[0]~input_o  
// & (((\address_register[1]~input_o  & \mem_reg|registers[14][16]~q )))) ) ) )

	.dataa(!\sel[0]~input_o ),
	.datab(!\mem_reg|registers[12][0]~q ),
	.datac(!\address_register[1]~input_o ),
	.datad(!\mem_reg|registers[14][16]~q ),
	.datae(!\mem_reg|registers[14][0]~q ),
	.dataf(!\mem_reg|registers[12][16]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux15~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux15~7 .extended_lut = "off";
defparam \display_pc|Mux15~7 .lut_mask = 64'h20252A2F70757A7F;
defparam \display_pc|Mux15~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N30
cyclonev_lcell_comb \display_pc|Mux15~9 (
// Equation(s):
// \display_pc|Mux15~9_combout  = ( \address_register[0]~input_o  & ( \display_pc|Mux15~7_combout  & ( (!\address_register[2]~input_o  & (\display_pc|Mux15~6_combout )) # (\address_register[2]~input_o  & ((\display_pc|Mux15~8_combout ))) ) ) ) # ( 
// !\address_register[0]~input_o  & ( \display_pc|Mux15~7_combout  & ( (\display_pc|Mux15~5_combout ) # (\address_register[2]~input_o ) ) ) ) # ( \address_register[0]~input_o  & ( !\display_pc|Mux15~7_combout  & ( (!\address_register[2]~input_o  & 
// (\display_pc|Mux15~6_combout )) # (\address_register[2]~input_o  & ((\display_pc|Mux15~8_combout ))) ) ) ) # ( !\address_register[0]~input_o  & ( !\display_pc|Mux15~7_combout  & ( (!\address_register[2]~input_o  & \display_pc|Mux15~5_combout ) ) ) )

	.dataa(!\display_pc|Mux15~6_combout ),
	.datab(!\address_register[2]~input_o ),
	.datac(!\display_pc|Mux15~5_combout ),
	.datad(!\display_pc|Mux15~8_combout ),
	.datae(!\address_register[0]~input_o ),
	.dataf(!\display_pc|Mux15~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux15~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux15~9 .extended_lut = "off";
defparam \display_pc|Mux15~9 .lut_mask = 64'h0C0C44773F3F4477;
defparam \display_pc|Mux15~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y11_N36
cyclonev_lcell_comb \display_pc|Mux15~0 (
// Equation(s):
// \display_pc|Mux15~0_combout  = ( \mem_reg|registers[1][16]~DUPLICATE_q  & ( \sel[0]~input_o  & ( \address_register[0]~input_o  ) ) ) # ( \mem_reg|registers[1][16]~DUPLICATE_q  & ( !\sel[0]~input_o  & ( (\mem_reg|registers[1][0]~q  & 
// \address_register[0]~input_o ) ) ) ) # ( !\mem_reg|registers[1][16]~DUPLICATE_q  & ( !\sel[0]~input_o  & ( (\mem_reg|registers[1][0]~q  & \address_register[0]~input_o ) ) ) )

	.dataa(gnd),
	.datab(!\mem_reg|registers[1][0]~q ),
	.datac(!\address_register[0]~input_o ),
	.datad(gnd),
	.datae(!\mem_reg|registers[1][16]~DUPLICATE_q ),
	.dataf(!\sel[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux15~0 .extended_lut = "off";
defparam \display_pc|Mux15~0 .lut_mask = 64'h0303030300000F0F;
defparam \display_pc|Mux15~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y8_N31
dffeas \mem_reg|registers[3][16]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_reg|registers[3][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[3][16]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[3][16]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_reg|registers[3][16]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y13_N13
dffeas \mem_reg|registers[3][0]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux31~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[3][0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[3][0]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_reg|registers[3][0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y11_N45
cyclonev_lcell_comb \display_pc|Mux15~2 (
// Equation(s):
// \display_pc|Mux15~2_combout  = ( \address_register[0]~input_o  & ( \mem_reg|registers[2][0]~DUPLICATE_q  & ( (!\sel[0]~input_o  & ((\mem_reg|registers[3][0]~DUPLICATE_q ))) # (\sel[0]~input_o  & (\mem_reg|registers[3][16]~DUPLICATE_q )) ) ) ) # ( 
// !\address_register[0]~input_o  & ( \mem_reg|registers[2][0]~DUPLICATE_q  & ( (!\sel[0]~input_o ) # (\mem_reg|registers[2][16]~q ) ) ) ) # ( \address_register[0]~input_o  & ( !\mem_reg|registers[2][0]~DUPLICATE_q  & ( (!\sel[0]~input_o  & 
// ((\mem_reg|registers[3][0]~DUPLICATE_q ))) # (\sel[0]~input_o  & (\mem_reg|registers[3][16]~DUPLICATE_q )) ) ) ) # ( !\address_register[0]~input_o  & ( !\mem_reg|registers[2][0]~DUPLICATE_q  & ( (\mem_reg|registers[2][16]~q  & \sel[0]~input_o ) ) ) )

	.dataa(!\mem_reg|registers[2][16]~q ),
	.datab(!\mem_reg|registers[3][16]~DUPLICATE_q ),
	.datac(!\mem_reg|registers[3][0]~DUPLICATE_q ),
	.datad(!\sel[0]~input_o ),
	.datae(!\address_register[0]~input_o ),
	.dataf(!\mem_reg|registers[2][0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux15~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux15~2 .extended_lut = "off";
defparam \display_pc|Mux15~2 .lut_mask = 64'h00550F33FF550F33;
defparam \display_pc|Mux15~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y12_N24
cyclonev_lcell_comb \display_pc|Mux15~3 (
// Equation(s):
// \display_pc|Mux15~3_combout  = ( \mem_reg|registers[7][16]~q  & ( \mem_reg|registers[7][0]~q  & ( ((!\sel[0]~input_o  & ((\mem_reg|registers[6][0]~q ))) # (\sel[0]~input_o  & (\mem_reg|registers[6][16]~q ))) # (\address_register[0]~input_o ) ) ) ) # ( 
// !\mem_reg|registers[7][16]~q  & ( \mem_reg|registers[7][0]~q  & ( (!\address_register[0]~input_o  & ((!\sel[0]~input_o  & ((\mem_reg|registers[6][0]~q ))) # (\sel[0]~input_o  & (\mem_reg|registers[6][16]~q )))) # (\address_register[0]~input_o  & 
// (!\sel[0]~input_o )) ) ) ) # ( \mem_reg|registers[7][16]~q  & ( !\mem_reg|registers[7][0]~q  & ( (!\address_register[0]~input_o  & ((!\sel[0]~input_o  & ((\mem_reg|registers[6][0]~q ))) # (\sel[0]~input_o  & (\mem_reg|registers[6][16]~q )))) # 
// (\address_register[0]~input_o  & (\sel[0]~input_o )) ) ) ) # ( !\mem_reg|registers[7][16]~q  & ( !\mem_reg|registers[7][0]~q  & ( (!\address_register[0]~input_o  & ((!\sel[0]~input_o  & ((\mem_reg|registers[6][0]~q ))) # (\sel[0]~input_o  & 
// (\mem_reg|registers[6][16]~q )))) ) ) )

	.dataa(!\address_register[0]~input_o ),
	.datab(!\sel[0]~input_o ),
	.datac(!\mem_reg|registers[6][16]~q ),
	.datad(!\mem_reg|registers[6][0]~q ),
	.datae(!\mem_reg|registers[7][16]~q ),
	.dataf(!\mem_reg|registers[7][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux15~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux15~3 .extended_lut = "off";
defparam \display_pc|Mux15~3 .lut_mask = 64'h028A139B46CE57DF;
defparam \display_pc|Mux15~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y11_N57
cyclonev_lcell_comb \display_pc|Mux15~1 (
// Equation(s):
// \display_pc|Mux15~1_combout  = ( \mem_reg|registers[4][0]~DUPLICATE_q  & ( \mem_reg|registers[5][16]~q  & ( (!\sel[0]~input_o  & (((!\address_register[0]~input_o ) # (\mem_reg|registers[5][0]~q )))) # (\sel[0]~input_o  & (((\address_register[0]~input_o )) 
// # (\mem_reg|registers[4][16]~q ))) ) ) ) # ( !\mem_reg|registers[4][0]~DUPLICATE_q  & ( \mem_reg|registers[5][16]~q  & ( (!\sel[0]~input_o  & (((\mem_reg|registers[5][0]~q  & \address_register[0]~input_o )))) # (\sel[0]~input_o  & 
// (((\address_register[0]~input_o )) # (\mem_reg|registers[4][16]~q ))) ) ) ) # ( \mem_reg|registers[4][0]~DUPLICATE_q  & ( !\mem_reg|registers[5][16]~q  & ( (!\sel[0]~input_o  & (((!\address_register[0]~input_o ) # (\mem_reg|registers[5][0]~q )))) # 
// (\sel[0]~input_o  & (\mem_reg|registers[4][16]~q  & ((!\address_register[0]~input_o )))) ) ) ) # ( !\mem_reg|registers[4][0]~DUPLICATE_q  & ( !\mem_reg|registers[5][16]~q  & ( (!\sel[0]~input_o  & (((\mem_reg|registers[5][0]~q  & 
// \address_register[0]~input_o )))) # (\sel[0]~input_o  & (\mem_reg|registers[4][16]~q  & ((!\address_register[0]~input_o )))) ) ) )

	.dataa(!\mem_reg|registers[4][16]~q ),
	.datab(!\sel[0]~input_o ),
	.datac(!\mem_reg|registers[5][0]~q ),
	.datad(!\address_register[0]~input_o ),
	.datae(!\mem_reg|registers[4][0]~DUPLICATE_q ),
	.dataf(!\mem_reg|registers[5][16]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux15~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux15~1 .extended_lut = "off";
defparam \display_pc|Mux15~1 .lut_mask = 64'h110CDD0C113FDD3F;
defparam \display_pc|Mux15~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y11_N12
cyclonev_lcell_comb \display_pc|Mux15~4 (
// Equation(s):
// \display_pc|Mux15~4_combout  = ( \address_register[2]~input_o  & ( \address_register[1]~input_o  & ( \display_pc|Mux15~3_combout  ) ) ) # ( !\address_register[2]~input_o  & ( \address_register[1]~input_o  & ( \display_pc|Mux15~2_combout  ) ) ) # ( 
// \address_register[2]~input_o  & ( !\address_register[1]~input_o  & ( \display_pc|Mux15~1_combout  ) ) ) # ( !\address_register[2]~input_o  & ( !\address_register[1]~input_o  & ( \display_pc|Mux15~0_combout  ) ) )

	.dataa(!\display_pc|Mux15~0_combout ),
	.datab(!\display_pc|Mux15~2_combout ),
	.datac(!\display_pc|Mux15~3_combout ),
	.datad(!\display_pc|Mux15~1_combout ),
	.datae(!\address_register[2]~input_o ),
	.dataf(!\address_register[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux15~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux15~4 .extended_lut = "off";
defparam \display_pc|Mux15~4 .lut_mask = 64'h555500FF33330F0F;
defparam \display_pc|Mux15~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y12_N46
dffeas \mem_reg|registers[17][16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux15~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[17][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[17][16] .is_wysiwyg = "true";
defparam \mem_reg|registers[17][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y12_N1
dffeas \mem_reg|registers[21][16]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_reg|registers[21][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[21][16]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[21][16]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_reg|registers[21][16]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y14_N12
cyclonev_lcell_comb \display_pc|Mux15~11 (
// Equation(s):
// \display_pc|Mux15~11_combout  = ( \mem_reg|registers[17][16]~q  & ( \mem_reg|registers[21][16]~DUPLICATE_q  & ( ((!\address_register[2]~input_o  & (\mem_reg|registers[16][16]~q )) # (\address_register[2]~input_o  & ((\mem_reg|registers[20][16]~q )))) # 
// (\address_register[0]~input_o ) ) ) ) # ( !\mem_reg|registers[17][16]~q  & ( \mem_reg|registers[21][16]~DUPLICATE_q  & ( (!\address_register[2]~input_o  & (\mem_reg|registers[16][16]~q  & (!\address_register[0]~input_o ))) # (\address_register[2]~input_o  
// & (((\mem_reg|registers[20][16]~q ) # (\address_register[0]~input_o )))) ) ) ) # ( \mem_reg|registers[17][16]~q  & ( !\mem_reg|registers[21][16]~DUPLICATE_q  & ( (!\address_register[2]~input_o  & (((\address_register[0]~input_o )) # 
// (\mem_reg|registers[16][16]~q ))) # (\address_register[2]~input_o  & (((!\address_register[0]~input_o  & \mem_reg|registers[20][16]~q )))) ) ) ) # ( !\mem_reg|registers[17][16]~q  & ( !\mem_reg|registers[21][16]~DUPLICATE_q  & ( 
// (!\address_register[0]~input_o  & ((!\address_register[2]~input_o  & (\mem_reg|registers[16][16]~q )) # (\address_register[2]~input_o  & ((\mem_reg|registers[20][16]~q ))))) ) ) )

	.dataa(!\address_register[2]~input_o ),
	.datab(!\mem_reg|registers[16][16]~q ),
	.datac(!\address_register[0]~input_o ),
	.datad(!\mem_reg|registers[20][16]~q ),
	.datae(!\mem_reg|registers[17][16]~q ),
	.dataf(!\mem_reg|registers[21][16]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux15~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux15~11 .extended_lut = "off";
defparam \display_pc|Mux15~11 .lut_mask = 64'h20702A7A25752F7F;
defparam \display_pc|Mux15~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N54
cyclonev_lcell_comb \display_pc|Mux15~12 (
// Equation(s):
// \display_pc|Mux15~12_combout  = ( \mem_reg|registers[23][0]~q  & ( \mem_reg|registers[18][0]~q  & ( (!\address_register[0]~input_o  & ((!\address_register[2]~input_o ) # ((\mem_reg|registers[22][0]~q )))) # (\address_register[0]~input_o  & 
// (((\mem_reg|registers[19][0]~q )) # (\address_register[2]~input_o ))) ) ) ) # ( !\mem_reg|registers[23][0]~q  & ( \mem_reg|registers[18][0]~q  & ( (!\address_register[0]~input_o  & ((!\address_register[2]~input_o ) # ((\mem_reg|registers[22][0]~q )))) # 
// (\address_register[0]~input_o  & (!\address_register[2]~input_o  & ((\mem_reg|registers[19][0]~q )))) ) ) ) # ( \mem_reg|registers[23][0]~q  & ( !\mem_reg|registers[18][0]~q  & ( (!\address_register[0]~input_o  & (\address_register[2]~input_o  & 
// (\mem_reg|registers[22][0]~q ))) # (\address_register[0]~input_o  & (((\mem_reg|registers[19][0]~q )) # (\address_register[2]~input_o ))) ) ) ) # ( !\mem_reg|registers[23][0]~q  & ( !\mem_reg|registers[18][0]~q  & ( (!\address_register[0]~input_o  & 
// (\address_register[2]~input_o  & (\mem_reg|registers[22][0]~q ))) # (\address_register[0]~input_o  & (!\address_register[2]~input_o  & ((\mem_reg|registers[19][0]~q )))) ) ) )

	.dataa(!\address_register[0]~input_o ),
	.datab(!\address_register[2]~input_o ),
	.datac(!\mem_reg|registers[22][0]~q ),
	.datad(!\mem_reg|registers[19][0]~q ),
	.datae(!\mem_reg|registers[23][0]~q ),
	.dataf(!\mem_reg|registers[18][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux15~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux15~12 .extended_lut = "off";
defparam \display_pc|Mux15~12 .lut_mask = 64'h024613578ACE9BDF;
defparam \display_pc|Mux15~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y8_N46
dffeas \mem_reg|registers[22][16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux15~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[22][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[22][16] .is_wysiwyg = "true";
defparam \mem_reg|registers[22][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y8_N59
dffeas \mem_reg|registers[18][16]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux15~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[18][16]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[18][16]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_reg|registers[18][16]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N12
cyclonev_lcell_comb \display_pc|Mux15~13 (
// Equation(s):
// \display_pc|Mux15~13_combout  = ( \mem_reg|registers[23][16]~q  & ( \mem_reg|registers[18][16]~DUPLICATE_q  & ( (!\address_register[2]~input_o  & (((!\address_register[0]~input_o )) # (\mem_reg|registers[19][16]~q ))) # (\address_register[2]~input_o  & 
// (((\mem_reg|registers[22][16]~q ) # (\address_register[0]~input_o )))) ) ) ) # ( !\mem_reg|registers[23][16]~q  & ( \mem_reg|registers[18][16]~DUPLICATE_q  & ( (!\address_register[2]~input_o  & (((!\address_register[0]~input_o )) # 
// (\mem_reg|registers[19][16]~q ))) # (\address_register[2]~input_o  & (((!\address_register[0]~input_o  & \mem_reg|registers[22][16]~q )))) ) ) ) # ( \mem_reg|registers[23][16]~q  & ( !\mem_reg|registers[18][16]~DUPLICATE_q  & ( 
// (!\address_register[2]~input_o  & (\mem_reg|registers[19][16]~q  & (\address_register[0]~input_o ))) # (\address_register[2]~input_o  & (((\mem_reg|registers[22][16]~q ) # (\address_register[0]~input_o )))) ) ) ) # ( !\mem_reg|registers[23][16]~q  & ( 
// !\mem_reg|registers[18][16]~DUPLICATE_q  & ( (!\address_register[2]~input_o  & (\mem_reg|registers[19][16]~q  & (\address_register[0]~input_o ))) # (\address_register[2]~input_o  & (((!\address_register[0]~input_o  & \mem_reg|registers[22][16]~q )))) ) ) 
// )

	.dataa(!\mem_reg|registers[19][16]~q ),
	.datab(!\address_register[2]~input_o ),
	.datac(!\address_register[0]~input_o ),
	.datad(!\mem_reg|registers[22][16]~q ),
	.datae(!\mem_reg|registers[23][16]~q ),
	.dataf(!\mem_reg|registers[18][16]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux15~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux15~13 .extended_lut = "off";
defparam \display_pc|Mux15~13 .lut_mask = 64'h04340737C4F4C7F7;
defparam \display_pc|Mux15~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y12_N20
dffeas \mem_reg|registers[17][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_reg|registers[17][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[17][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[17][0] .is_wysiwyg = "true";
defparam \mem_reg|registers[17][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N48
cyclonev_lcell_comb \display_pc|Mux15~10 (
// Equation(s):
// \display_pc|Mux15~10_combout  = ( \mem_reg|registers[21][0]~q  & ( \mem_reg|registers[17][0]~q  & ( ((!\address_register[2]~input_o  & (\mem_reg|registers[16][0]~q )) # (\address_register[2]~input_o  & ((\mem_reg|registers[20][0]~q )))) # 
// (\address_register[0]~input_o ) ) ) ) # ( !\mem_reg|registers[21][0]~q  & ( \mem_reg|registers[17][0]~q  & ( (!\address_register[2]~input_o  & (((\address_register[0]~input_o )) # (\mem_reg|registers[16][0]~q ))) # (\address_register[2]~input_o  & 
// (((!\address_register[0]~input_o  & \mem_reg|registers[20][0]~q )))) ) ) ) # ( \mem_reg|registers[21][0]~q  & ( !\mem_reg|registers[17][0]~q  & ( (!\address_register[2]~input_o  & (\mem_reg|registers[16][0]~q  & (!\address_register[0]~input_o ))) # 
// (\address_register[2]~input_o  & (((\mem_reg|registers[20][0]~q ) # (\address_register[0]~input_o )))) ) ) ) # ( !\mem_reg|registers[21][0]~q  & ( !\mem_reg|registers[17][0]~q  & ( (!\address_register[0]~input_o  & ((!\address_register[2]~input_o  & 
// (\mem_reg|registers[16][0]~q )) # (\address_register[2]~input_o  & ((\mem_reg|registers[20][0]~q ))))) ) ) )

	.dataa(!\address_register[2]~input_o ),
	.datab(!\mem_reg|registers[16][0]~q ),
	.datac(!\address_register[0]~input_o ),
	.datad(!\mem_reg|registers[20][0]~q ),
	.datae(!\mem_reg|registers[21][0]~q ),
	.dataf(!\mem_reg|registers[17][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux15~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux15~10 .extended_lut = "off";
defparam \display_pc|Mux15~10 .lut_mask = 64'h207025752A7A2F7F;
defparam \display_pc|Mux15~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y14_N18
cyclonev_lcell_comb \display_pc|Mux15~14 (
// Equation(s):
// \display_pc|Mux15~14_combout  = ( \address_register[1]~input_o  & ( \display_pc|Mux15~10_combout  & ( (!\sel[0]~input_o  & (\display_pc|Mux15~12_combout )) # (\sel[0]~input_o  & ((\display_pc|Mux15~13_combout ))) ) ) ) # ( !\address_register[1]~input_o  & 
// ( \display_pc|Mux15~10_combout  & ( (!\sel[0]~input_o ) # (\display_pc|Mux15~11_combout ) ) ) ) # ( \address_register[1]~input_o  & ( !\display_pc|Mux15~10_combout  & ( (!\sel[0]~input_o  & (\display_pc|Mux15~12_combout )) # (\sel[0]~input_o  & 
// ((\display_pc|Mux15~13_combout ))) ) ) ) # ( !\address_register[1]~input_o  & ( !\display_pc|Mux15~10_combout  & ( (\display_pc|Mux15~11_combout  & \sel[0]~input_o ) ) ) )

	.dataa(!\display_pc|Mux15~11_combout ),
	.datab(!\sel[0]~input_o ),
	.datac(!\display_pc|Mux15~12_combout ),
	.datad(!\display_pc|Mux15~13_combout ),
	.datae(!\address_register[1]~input_o ),
	.dataf(!\display_pc|Mux15~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux15~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux15~14 .extended_lut = "off";
defparam \display_pc|Mux15~14 .lut_mask = 64'h11110C3FDDDD0C3F;
defparam \display_pc|Mux15~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y14_N30
cyclonev_lcell_comb \display_pc|Mux15~20 (
// Equation(s):
// \display_pc|Mux15~20_combout  = ( \display_pc|Mux15~14_combout  & ( \address_register[4]~input_o  & ( (!\address_register[3]~input_o ) # (\display_pc|Mux15~19_combout ) ) ) ) # ( !\display_pc|Mux15~14_combout  & ( \address_register[4]~input_o  & ( 
// (\display_pc|Mux15~19_combout  & \address_register[3]~input_o ) ) ) ) # ( \display_pc|Mux15~14_combout  & ( !\address_register[4]~input_o  & ( (!\address_register[3]~input_o  & ((\display_pc|Mux15~4_combout ))) # (\address_register[3]~input_o  & 
// (\display_pc|Mux15~9_combout )) ) ) ) # ( !\display_pc|Mux15~14_combout  & ( !\address_register[4]~input_o  & ( (!\address_register[3]~input_o  & ((\display_pc|Mux15~4_combout ))) # (\address_register[3]~input_o  & (\display_pc|Mux15~9_combout )) ) ) )

	.dataa(!\display_pc|Mux15~19_combout ),
	.datab(!\display_pc|Mux15~9_combout ),
	.datac(!\display_pc|Mux15~4_combout ),
	.datad(!\address_register[3]~input_o ),
	.datae(!\display_pc|Mux15~14_combout ),
	.dataf(!\address_register[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux15~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux15~20 .extended_lut = "off";
defparam \display_pc|Mux15~20 .lut_mask = 64'h0F330F330055FF55;
defparam \display_pc|Mux15~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y15_N9
cyclonev_lcell_comb \display_pc|Mux15~21 (
// Equation(s):
// \display_pc|Mux15~21_combout  = ( \p|pc[16]~DUPLICATE_q  & ( \sel[1]~input_o  & ( \display_pc|Mux15~20_combout  ) ) ) # ( !\p|pc[16]~DUPLICATE_q  & ( \sel[1]~input_o  & ( \display_pc|Mux15~20_combout  ) ) ) # ( \p|pc[16]~DUPLICATE_q  & ( !\sel[1]~input_o  
// & ( (\sel[0]~input_o ) # (\p|pc [0]) ) ) ) # ( !\p|pc[16]~DUPLICATE_q  & ( !\sel[1]~input_o  & ( (\p|pc [0] & !\sel[0]~input_o ) ) ) )

	.dataa(!\display_pc|Mux15~20_combout ),
	.datab(!\p|pc [0]),
	.datac(!\sel[0]~input_o ),
	.datad(gnd),
	.datae(!\p|pc[16]~DUPLICATE_q ),
	.dataf(!\sel[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux15~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux15~21 .extended_lut = "off";
defparam \display_pc|Mux15~21 .lut_mask = 64'h30303F3F55555555;
defparam \display_pc|Mux15~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y15_N48
cyclonev_lcell_comb \display_pc|Mux15~22 (
// Equation(s):
// \display_pc|Mux15~22_combout  = ( \ins_mem|memory~32_combout  & ( \ins_mem|memory~30_combout  & ( (!\display_pc|Mux14~0_combout  & ((!\display_pc|Mux14~1_combout  & ((\display_pc|Mux15~21_combout ))) # (\display_pc|Mux14~1_combout  & 
// (!\ins_mem|LessThan0~2_combout )))) # (\display_pc|Mux14~0_combout  & (((!\display_pc|Mux14~1_combout )))) ) ) ) # ( !\ins_mem|memory~32_combout  & ( \ins_mem|memory~30_combout  & ( (!\display_pc|Mux14~0_combout  & ((!\display_pc|Mux14~1_combout  & 
// ((\display_pc|Mux15~21_combout ))) # (\display_pc|Mux14~1_combout  & (!\ins_mem|LessThan0~2_combout )))) ) ) ) # ( \ins_mem|memory~32_combout  & ( !\ins_mem|memory~30_combout  & ( (!\display_pc|Mux14~1_combout  & ((\display_pc|Mux14~0_combout ) # 
// (\display_pc|Mux15~21_combout ))) ) ) ) # ( !\ins_mem|memory~32_combout  & ( !\ins_mem|memory~30_combout  & ( (\display_pc|Mux15~21_combout  & (!\display_pc|Mux14~0_combout  & !\display_pc|Mux14~1_combout )) ) ) )

	.dataa(!\ins_mem|LessThan0~2_combout ),
	.datab(!\display_pc|Mux15~21_combout ),
	.datac(!\display_pc|Mux14~0_combout ),
	.datad(!\display_pc|Mux14~1_combout ),
	.datae(!\ins_mem|memory~32_combout ),
	.dataf(!\ins_mem|memory~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux15~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux15~22 .extended_lut = "off";
defparam \display_pc|Mux15~22 .lut_mask = 64'h30003F0030A03FA0;
defparam \display_pc|Mux15~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y11_N33
cyclonev_lcell_comb \display_pc|Mux13~6 (
// Equation(s):
// \display_pc|Mux13~6_combout  = ( \mem_reg|registers[9][18]~DUPLICATE_q  & ( \mem_reg|registers[9][2]~DUPLICATE_q  & ( (!\address_register[1]~input_o ) # ((!\sel[0]~input_o  & ((\mem_reg|registers[11][2]~q ))) # (\sel[0]~input_o  & 
// (\mem_reg|registers[11][18]~q ))) ) ) ) # ( !\mem_reg|registers[9][18]~DUPLICATE_q  & ( \mem_reg|registers[9][2]~DUPLICATE_q  & ( (!\address_register[1]~input_o  & (!\sel[0]~input_o )) # (\address_register[1]~input_o  & ((!\sel[0]~input_o  & 
// ((\mem_reg|registers[11][2]~q ))) # (\sel[0]~input_o  & (\mem_reg|registers[11][18]~q )))) ) ) ) # ( \mem_reg|registers[9][18]~DUPLICATE_q  & ( !\mem_reg|registers[9][2]~DUPLICATE_q  & ( (!\address_register[1]~input_o  & (\sel[0]~input_o )) # 
// (\address_register[1]~input_o  & ((!\sel[0]~input_o  & ((\mem_reg|registers[11][2]~q ))) # (\sel[0]~input_o  & (\mem_reg|registers[11][18]~q )))) ) ) ) # ( !\mem_reg|registers[9][18]~DUPLICATE_q  & ( !\mem_reg|registers[9][2]~DUPLICATE_q  & ( 
// (\address_register[1]~input_o  & ((!\sel[0]~input_o  & ((\mem_reg|registers[11][2]~q ))) # (\sel[0]~input_o  & (\mem_reg|registers[11][18]~q )))) ) ) )

	.dataa(!\address_register[1]~input_o ),
	.datab(!\sel[0]~input_o ),
	.datac(!\mem_reg|registers[11][18]~q ),
	.datad(!\mem_reg|registers[11][2]~q ),
	.datae(!\mem_reg|registers[9][18]~DUPLICATE_q ),
	.dataf(!\mem_reg|registers[9][2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux13~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux13~6 .extended_lut = "off";
defparam \display_pc|Mux13~6 .lut_mask = 64'h0145236789CDABEF;
defparam \display_pc|Mux13~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y11_N19
dffeas \mem_reg|registers[10][2]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux29~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[10][2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[10][2]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_reg|registers[10][2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y11_N6
cyclonev_lcell_comb \display_pc|Mux13~5 (
// Equation(s):
// \display_pc|Mux13~5_combout  = ( \mem_reg|registers[8][2]~q  & ( \sel[0]~input_o  & ( (!\address_register[1]~input_o  & ((\mem_reg|registers[8][18]~DUPLICATE_q ))) # (\address_register[1]~input_o  & (\mem_reg|registers[10][18]~q )) ) ) ) # ( 
// !\mem_reg|registers[8][2]~q  & ( \sel[0]~input_o  & ( (!\address_register[1]~input_o  & ((\mem_reg|registers[8][18]~DUPLICATE_q ))) # (\address_register[1]~input_o  & (\mem_reg|registers[10][18]~q )) ) ) ) # ( \mem_reg|registers[8][2]~q  & ( 
// !\sel[0]~input_o  & ( (!\address_register[1]~input_o ) # (\mem_reg|registers[10][2]~DUPLICATE_q ) ) ) ) # ( !\mem_reg|registers[8][2]~q  & ( !\sel[0]~input_o  & ( (\mem_reg|registers[10][2]~DUPLICATE_q  & \address_register[1]~input_o ) ) ) )

	.dataa(!\mem_reg|registers[10][18]~q ),
	.datab(!\mem_reg|registers[10][2]~DUPLICATE_q ),
	.datac(!\address_register[1]~input_o ),
	.datad(!\mem_reg|registers[8][18]~DUPLICATE_q ),
	.datae(!\mem_reg|registers[8][2]~q ),
	.dataf(!\sel[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux13~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux13~5 .extended_lut = "off";
defparam \display_pc|Mux13~5 .lut_mask = 64'h0303F3F305F505F5;
defparam \display_pc|Mux13~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y11_N2
dffeas \mem_reg|registers[12][18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux13~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[12][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[12][18] .is_wysiwyg = "true";
defparam \mem_reg|registers[12][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y11_N3
cyclonev_lcell_comb \display_pc|Mux13~7 (
// Equation(s):
// \display_pc|Mux13~7_combout  = ( \mem_reg|registers[14][2]~DUPLICATE_q  & ( \mem_reg|registers[12][2]~DUPLICATE_q  & ( (!\sel[0]~input_o ) # ((!\address_register[1]~input_o  & (\mem_reg|registers[12][18]~q )) # (\address_register[1]~input_o  & 
// ((\mem_reg|registers[14][18]~q )))) ) ) ) # ( !\mem_reg|registers[14][2]~DUPLICATE_q  & ( \mem_reg|registers[12][2]~DUPLICATE_q  & ( (!\sel[0]~input_o  & (((!\address_register[1]~input_o )))) # (\sel[0]~input_o  & ((!\address_register[1]~input_o  & 
// (\mem_reg|registers[12][18]~q )) # (\address_register[1]~input_o  & ((\mem_reg|registers[14][18]~q ))))) ) ) ) # ( \mem_reg|registers[14][2]~DUPLICATE_q  & ( !\mem_reg|registers[12][2]~DUPLICATE_q  & ( (!\sel[0]~input_o  & (((\address_register[1]~input_o 
// )))) # (\sel[0]~input_o  & ((!\address_register[1]~input_o  & (\mem_reg|registers[12][18]~q )) # (\address_register[1]~input_o  & ((\mem_reg|registers[14][18]~q ))))) ) ) ) # ( !\mem_reg|registers[14][2]~DUPLICATE_q  & ( 
// !\mem_reg|registers[12][2]~DUPLICATE_q  & ( (\sel[0]~input_o  & ((!\address_register[1]~input_o  & (\mem_reg|registers[12][18]~q )) # (\address_register[1]~input_o  & ((\mem_reg|registers[14][18]~q ))))) ) ) )

	.dataa(!\mem_reg|registers[12][18]~q ),
	.datab(!\sel[0]~input_o ),
	.datac(!\mem_reg|registers[14][18]~q ),
	.datad(!\address_register[1]~input_o ),
	.datae(!\mem_reg|registers[14][2]~DUPLICATE_q ),
	.dataf(!\mem_reg|registers[12][2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux13~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux13~7 .extended_lut = "off";
defparam \display_pc|Mux13~7 .lut_mask = 64'h110311CFDD03DDCF;
defparam \display_pc|Mux13~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y12_N24
cyclonev_lcell_comb \display_pc|Mux13~8 (
// Equation(s):
// \display_pc|Mux13~8_combout  = ( \mem_reg|registers[15][18]~q  & ( \address_register[1]~input_o  & ( (\sel[0]~input_o ) # (\mem_reg|registers[15][2]~DUPLICATE_q ) ) ) ) # ( !\mem_reg|registers[15][18]~q  & ( \address_register[1]~input_o  & ( 
// (\mem_reg|registers[15][2]~DUPLICATE_q  & !\sel[0]~input_o ) ) ) ) # ( \mem_reg|registers[15][18]~q  & ( !\address_register[1]~input_o  & ( (!\sel[0]~input_o  & (\mem_reg|registers[13][2]~q )) # (\sel[0]~input_o  & ((\mem_reg|registers[13][18]~q ))) ) ) ) 
// # ( !\mem_reg|registers[15][18]~q  & ( !\address_register[1]~input_o  & ( (!\sel[0]~input_o  & (\mem_reg|registers[13][2]~q )) # (\sel[0]~input_o  & ((\mem_reg|registers[13][18]~q ))) ) ) )

	.dataa(!\mem_reg|registers[13][2]~q ),
	.datab(!\mem_reg|registers[15][2]~DUPLICATE_q ),
	.datac(!\sel[0]~input_o ),
	.datad(!\mem_reg|registers[13][18]~q ),
	.datae(!\mem_reg|registers[15][18]~q ),
	.dataf(!\address_register[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux13~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux13~8 .extended_lut = "off";
defparam \display_pc|Mux13~8 .lut_mask = 64'h505F505F30303F3F;
defparam \display_pc|Mux13~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y11_N6
cyclonev_lcell_comb \display_pc|Mux13~9 (
// Equation(s):
// \display_pc|Mux13~9_combout  = ( \address_register[2]~input_o  & ( \display_pc|Mux13~8_combout  & ( (\display_pc|Mux13~7_combout ) # (\address_register[0]~input_o ) ) ) ) # ( !\address_register[2]~input_o  & ( \display_pc|Mux13~8_combout  & ( 
// (!\address_register[0]~input_o  & ((\display_pc|Mux13~5_combout ))) # (\address_register[0]~input_o  & (\display_pc|Mux13~6_combout )) ) ) ) # ( \address_register[2]~input_o  & ( !\display_pc|Mux13~8_combout  & ( (!\address_register[0]~input_o  & 
// \display_pc|Mux13~7_combout ) ) ) ) # ( !\address_register[2]~input_o  & ( !\display_pc|Mux13~8_combout  & ( (!\address_register[0]~input_o  & ((\display_pc|Mux13~5_combout ))) # (\address_register[0]~input_o  & (\display_pc|Mux13~6_combout )) ) ) )

	.dataa(!\display_pc|Mux13~6_combout ),
	.datab(!\display_pc|Mux13~5_combout ),
	.datac(!\address_register[0]~input_o ),
	.datad(!\display_pc|Mux13~7_combout ),
	.datae(!\address_register[2]~input_o ),
	.dataf(!\display_pc|Mux13~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux13~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux13~9 .extended_lut = "off";
defparam \display_pc|Mux13~9 .lut_mask = 64'h353500F035350FFF;
defparam \display_pc|Mux13~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y13_N24
cyclonev_lcell_comb \display_pc|Mux13~0 (
// Equation(s):
// \display_pc|Mux13~0_combout  = (\address_register[0]~input_o  & ((!\sel[0]~input_o  & ((\mem_reg|registers[1][2]~q ))) # (\sel[0]~input_o  & (\mem_reg|registers[1][18]~q ))))

	.dataa(!\mem_reg|registers[1][18]~q ),
	.datab(!\mem_reg|registers[1][2]~q ),
	.datac(!\sel[0]~input_o ),
	.datad(!\address_register[0]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux13~0 .extended_lut = "off";
defparam \display_pc|Mux13~0 .lut_mask = 64'h0035003500350035;
defparam \display_pc|Mux13~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y14_N17
dffeas \mem_reg|registers[5][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux29~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[5][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[5][2] .is_wysiwyg = "true";
defparam \mem_reg|registers[5][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y14_N38
dffeas \mem_reg|registers[4][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_reg|registers[4][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[4][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[4][2] .is_wysiwyg = "true";
defparam \mem_reg|registers[4][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y14_N24
cyclonev_lcell_comb \display_pc|Mux13~1 (
// Equation(s):
// \display_pc|Mux13~1_combout  = ( \sel[0]~input_o  & ( \mem_reg|registers[5][18]~q  & ( (\mem_reg|registers[4][18]~q ) # (\address_register[0]~input_o ) ) ) ) # ( !\sel[0]~input_o  & ( \mem_reg|registers[5][18]~q  & ( (!\address_register[0]~input_o  & 
// ((\mem_reg|registers[4][2]~q ))) # (\address_register[0]~input_o  & (\mem_reg|registers[5][2]~q )) ) ) ) # ( \sel[0]~input_o  & ( !\mem_reg|registers[5][18]~q  & ( (!\address_register[0]~input_o  & \mem_reg|registers[4][18]~q ) ) ) ) # ( !\sel[0]~input_o  
// & ( !\mem_reg|registers[5][18]~q  & ( (!\address_register[0]~input_o  & ((\mem_reg|registers[4][2]~q ))) # (\address_register[0]~input_o  & (\mem_reg|registers[5][2]~q )) ) ) )

	.dataa(!\address_register[0]~input_o ),
	.datab(!\mem_reg|registers[5][2]~q ),
	.datac(!\mem_reg|registers[4][2]~q ),
	.datad(!\mem_reg|registers[4][18]~q ),
	.datae(!\sel[0]~input_o ),
	.dataf(!\mem_reg|registers[5][18]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux13~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux13~1 .extended_lut = "off";
defparam \display_pc|Mux13~1 .lut_mask = 64'h1B1B00AA1B1B55FF;
defparam \display_pc|Mux13~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y14_N44
dffeas \mem_reg|registers[7][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux29~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[7][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[7][2] .is_wysiwyg = "true";
defparam \mem_reg|registers[7][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y12_N31
dffeas \mem_reg|registers[7][18]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux13~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[7][18]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[7][18]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_reg|registers[7][18]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y14_N9
cyclonev_lcell_comb \display_pc|Mux13~3 (
// Equation(s):
// \display_pc|Mux13~3_combout  = ( \address_register[0]~input_o  & ( \mem_reg|registers[7][18]~DUPLICATE_q  & ( (\mem_reg|registers[7][2]~q ) # (\sel[0]~input_o ) ) ) ) # ( !\address_register[0]~input_o  & ( \mem_reg|registers[7][18]~DUPLICATE_q  & ( 
// (!\sel[0]~input_o  & ((\mem_reg|registers[6][2]~q ))) # (\sel[0]~input_o  & (\mem_reg|registers[6][18]~q )) ) ) ) # ( \address_register[0]~input_o  & ( !\mem_reg|registers[7][18]~DUPLICATE_q  & ( (!\sel[0]~input_o  & \mem_reg|registers[7][2]~q ) ) ) ) # ( 
// !\address_register[0]~input_o  & ( !\mem_reg|registers[7][18]~DUPLICATE_q  & ( (!\sel[0]~input_o  & ((\mem_reg|registers[6][2]~q ))) # (\sel[0]~input_o  & (\mem_reg|registers[6][18]~q )) ) ) )

	.dataa(!\mem_reg|registers[6][18]~q ),
	.datab(!\sel[0]~input_o ),
	.datac(!\mem_reg|registers[7][2]~q ),
	.datad(!\mem_reg|registers[6][2]~q ),
	.datae(!\address_register[0]~input_o ),
	.dataf(!\mem_reg|registers[7][18]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux13~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux13~3 .extended_lut = "off";
defparam \display_pc|Mux13~3 .lut_mask = 64'h11DD0C0C11DD3F3F;
defparam \display_pc|Mux13~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y13_N53
dffeas \mem_reg|registers[2][18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux13~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[2][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[2][18] .is_wysiwyg = "true";
defparam \mem_reg|registers[2][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y14_N11
dffeas \mem_reg|registers[3][2]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux29~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[3][2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[3][2]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_reg|registers[3][2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y13_N48
cyclonev_lcell_comb \display_pc|Mux13~2 (
// Equation(s):
// \display_pc|Mux13~2_combout  = ( \address_register[0]~input_o  & ( \mem_reg|registers[3][2]~DUPLICATE_q  & ( (!\sel[0]~input_o ) # (\mem_reg|registers[3][18]~q ) ) ) ) # ( !\address_register[0]~input_o  & ( \mem_reg|registers[3][2]~DUPLICATE_q  & ( 
// (!\sel[0]~input_o  & ((\mem_reg|registers[2][2]~q ))) # (\sel[0]~input_o  & (\mem_reg|registers[2][18]~q )) ) ) ) # ( \address_register[0]~input_o  & ( !\mem_reg|registers[3][2]~DUPLICATE_q  & ( (\sel[0]~input_o  & \mem_reg|registers[3][18]~q ) ) ) ) # ( 
// !\address_register[0]~input_o  & ( !\mem_reg|registers[3][2]~DUPLICATE_q  & ( (!\sel[0]~input_o  & ((\mem_reg|registers[2][2]~q ))) # (\sel[0]~input_o  & (\mem_reg|registers[2][18]~q )) ) ) )

	.dataa(!\mem_reg|registers[2][18]~q ),
	.datab(!\mem_reg|registers[2][2]~q ),
	.datac(!\sel[0]~input_o ),
	.datad(!\mem_reg|registers[3][18]~q ),
	.datae(!\address_register[0]~input_o ),
	.dataf(!\mem_reg|registers[3][2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux13~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux13~2 .extended_lut = "off";
defparam \display_pc|Mux13~2 .lut_mask = 64'h3535000F3535F0FF;
defparam \display_pc|Mux13~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y12_N21
cyclonev_lcell_comb \display_pc|Mux13~4 (
// Equation(s):
// \display_pc|Mux13~4_combout  = ( \address_register[2]~input_o  & ( \display_pc|Mux13~2_combout  & ( (!\address_register[1]~input_o  & (\display_pc|Mux13~1_combout )) # (\address_register[1]~input_o  & ((\display_pc|Mux13~3_combout ))) ) ) ) # ( 
// !\address_register[2]~input_o  & ( \display_pc|Mux13~2_combout  & ( (\address_register[1]~input_o ) # (\display_pc|Mux13~0_combout ) ) ) ) # ( \address_register[2]~input_o  & ( !\display_pc|Mux13~2_combout  & ( (!\address_register[1]~input_o  & 
// (\display_pc|Mux13~1_combout )) # (\address_register[1]~input_o  & ((\display_pc|Mux13~3_combout ))) ) ) ) # ( !\address_register[2]~input_o  & ( !\display_pc|Mux13~2_combout  & ( (\display_pc|Mux13~0_combout  & !\address_register[1]~input_o ) ) ) )

	.dataa(!\display_pc|Mux13~0_combout ),
	.datab(!\address_register[1]~input_o ),
	.datac(!\display_pc|Mux13~1_combout ),
	.datad(!\display_pc|Mux13~3_combout ),
	.datae(!\address_register[2]~input_o ),
	.dataf(!\display_pc|Mux13~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux13~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux13~4 .extended_lut = "off";
defparam \display_pc|Mux13~4 .lut_mask = 64'h44440C3F77770C3F;
defparam \display_pc|Mux13~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y6_N36
cyclonev_lcell_comb \display_pc|Mux13~13 (
// Equation(s):
// \display_pc|Mux13~13_combout  = ( \mem_reg|registers[23][18]~q  & ( \mem_reg|registers[22][18]~q  & ( ((!\address_register[0]~input_o  & (\mem_reg|registers[18][18]~q )) # (\address_register[0]~input_o  & ((\mem_reg|registers[19][18]~q )))) # 
// (\address_register[2]~input_o ) ) ) ) # ( !\mem_reg|registers[23][18]~q  & ( \mem_reg|registers[22][18]~q  & ( (!\address_register[0]~input_o  & (((\address_register[2]~input_o )) # (\mem_reg|registers[18][18]~q ))) # (\address_register[0]~input_o  & 
// (((\mem_reg|registers[19][18]~q  & !\address_register[2]~input_o )))) ) ) ) # ( \mem_reg|registers[23][18]~q  & ( !\mem_reg|registers[22][18]~q  & ( (!\address_register[0]~input_o  & (\mem_reg|registers[18][18]~q  & ((!\address_register[2]~input_o )))) # 
// (\address_register[0]~input_o  & (((\address_register[2]~input_o ) # (\mem_reg|registers[19][18]~q )))) ) ) ) # ( !\mem_reg|registers[23][18]~q  & ( !\mem_reg|registers[22][18]~q  & ( (!\address_register[2]~input_o  & ((!\address_register[0]~input_o  & 
// (\mem_reg|registers[18][18]~q )) # (\address_register[0]~input_o  & ((\mem_reg|registers[19][18]~q ))))) ) ) )

	.dataa(!\address_register[0]~input_o ),
	.datab(!\mem_reg|registers[18][18]~q ),
	.datac(!\mem_reg|registers[19][18]~q ),
	.datad(!\address_register[2]~input_o ),
	.datae(!\mem_reg|registers[23][18]~q ),
	.dataf(!\mem_reg|registers[22][18]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux13~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux13~13 .extended_lut = "off";
defparam \display_pc|Mux13~13 .lut_mask = 64'h2700275527AA27FF;
defparam \display_pc|Mux13~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N18
cyclonev_lcell_comb \display_pc|Mux13~12 (
// Equation(s):
// \display_pc|Mux13~12_combout  = ( \mem_reg|registers[23][2]~q  & ( \address_register[2]~input_o  & ( (\mem_reg|registers[22][2]~q ) # (\address_register[0]~input_o ) ) ) ) # ( !\mem_reg|registers[23][2]~q  & ( \address_register[2]~input_o  & ( 
// (!\address_register[0]~input_o  & \mem_reg|registers[22][2]~q ) ) ) ) # ( \mem_reg|registers[23][2]~q  & ( !\address_register[2]~input_o  & ( (!\address_register[0]~input_o  & ((\mem_reg|registers[18][2]~q ))) # (\address_register[0]~input_o  & 
// (\mem_reg|registers[19][2]~q )) ) ) ) # ( !\mem_reg|registers[23][2]~q  & ( !\address_register[2]~input_o  & ( (!\address_register[0]~input_o  & ((\mem_reg|registers[18][2]~q ))) # (\address_register[0]~input_o  & (\mem_reg|registers[19][2]~q )) ) ) )

	.dataa(!\mem_reg|registers[19][2]~q ),
	.datab(!\address_register[0]~input_o ),
	.datac(!\mem_reg|registers[22][2]~q ),
	.datad(!\mem_reg|registers[18][2]~q ),
	.datae(!\mem_reg|registers[23][2]~q ),
	.dataf(!\address_register[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux13~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux13~12 .extended_lut = "off";
defparam \display_pc|Mux13~12 .lut_mask = 64'h11DD11DD0C0C3F3F;
defparam \display_pc|Mux13~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y4_N48
cyclonev_lcell_comb \display_pc|Mux13~10 (
// Equation(s):
// \display_pc|Mux13~10_combout  = ( \mem_reg|registers[21][2]~q  & ( \mem_reg|registers[20][2]~q  & ( ((!\address_register[0]~input_o  & ((\mem_reg|registers[16][2]~q ))) # (\address_register[0]~input_o  & (\mem_reg|registers[17][2]~q ))) # 
// (\address_register[2]~input_o ) ) ) ) # ( !\mem_reg|registers[21][2]~q  & ( \mem_reg|registers[20][2]~q  & ( (!\address_register[2]~input_o  & ((!\address_register[0]~input_o  & ((\mem_reg|registers[16][2]~q ))) # (\address_register[0]~input_o  & 
// (\mem_reg|registers[17][2]~q )))) # (\address_register[2]~input_o  & (((!\address_register[0]~input_o )))) ) ) ) # ( \mem_reg|registers[21][2]~q  & ( !\mem_reg|registers[20][2]~q  & ( (!\address_register[2]~input_o  & ((!\address_register[0]~input_o  & 
// ((\mem_reg|registers[16][2]~q ))) # (\address_register[0]~input_o  & (\mem_reg|registers[17][2]~q )))) # (\address_register[2]~input_o  & (((\address_register[0]~input_o )))) ) ) ) # ( !\mem_reg|registers[21][2]~q  & ( !\mem_reg|registers[20][2]~q  & ( 
// (!\address_register[2]~input_o  & ((!\address_register[0]~input_o  & ((\mem_reg|registers[16][2]~q ))) # (\address_register[0]~input_o  & (\mem_reg|registers[17][2]~q )))) ) ) )

	.dataa(!\mem_reg|registers[17][2]~q ),
	.datab(!\address_register[2]~input_o ),
	.datac(!\mem_reg|registers[16][2]~q ),
	.datad(!\address_register[0]~input_o ),
	.datae(!\mem_reg|registers[21][2]~q ),
	.dataf(!\mem_reg|registers[20][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux13~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux13~10 .extended_lut = "off";
defparam \display_pc|Mux13~10 .lut_mask = 64'h0C440C773F443F77;
defparam \display_pc|Mux13~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y5_N58
dffeas \mem_reg|registers[20][18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux13~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[20][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[20][18] .is_wysiwyg = "true";
defparam \mem_reg|registers[20][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N36
cyclonev_lcell_comb \display_pc|Mux13~11 (
// Equation(s):
// \display_pc|Mux13~11_combout  = ( \mem_reg|registers[21][18]~q  & ( \mem_reg|registers[20][18]~q  & ( ((!\address_register[0]~input_o  & ((\mem_reg|registers[16][18]~q ))) # (\address_register[0]~input_o  & (\mem_reg|registers[17][18]~q ))) # 
// (\address_register[2]~input_o ) ) ) ) # ( !\mem_reg|registers[21][18]~q  & ( \mem_reg|registers[20][18]~q  & ( (!\address_register[0]~input_o  & (((\address_register[2]~input_o ) # (\mem_reg|registers[16][18]~q )))) # (\address_register[0]~input_o  & 
// (\mem_reg|registers[17][18]~q  & ((!\address_register[2]~input_o )))) ) ) ) # ( \mem_reg|registers[21][18]~q  & ( !\mem_reg|registers[20][18]~q  & ( (!\address_register[0]~input_o  & (((\mem_reg|registers[16][18]~q  & !\address_register[2]~input_o )))) # 
// (\address_register[0]~input_o  & (((\address_register[2]~input_o )) # (\mem_reg|registers[17][18]~q ))) ) ) ) # ( !\mem_reg|registers[21][18]~q  & ( !\mem_reg|registers[20][18]~q  & ( (!\address_register[2]~input_o  & ((!\address_register[0]~input_o  & 
// ((\mem_reg|registers[16][18]~q ))) # (\address_register[0]~input_o  & (\mem_reg|registers[17][18]~q )))) ) ) )

	.dataa(!\mem_reg|registers[17][18]~q ),
	.datab(!\address_register[0]~input_o ),
	.datac(!\mem_reg|registers[16][18]~q ),
	.datad(!\address_register[2]~input_o ),
	.datae(!\mem_reg|registers[21][18]~q ),
	.dataf(!\mem_reg|registers[20][18]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux13~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux13~11 .extended_lut = "off";
defparam \display_pc|Mux13~11 .lut_mask = 64'h1D001D331DCC1DFF;
defparam \display_pc|Mux13~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y6_N42
cyclonev_lcell_comb \display_pc|Mux13~14 (
// Equation(s):
// \display_pc|Mux13~14_combout  = ( \sel[0]~input_o  & ( \display_pc|Mux13~11_combout  & ( (!\address_register[1]~input_o ) # (\display_pc|Mux13~13_combout ) ) ) ) # ( !\sel[0]~input_o  & ( \display_pc|Mux13~11_combout  & ( (!\address_register[1]~input_o  & 
// ((\display_pc|Mux13~10_combout ))) # (\address_register[1]~input_o  & (\display_pc|Mux13~12_combout )) ) ) ) # ( \sel[0]~input_o  & ( !\display_pc|Mux13~11_combout  & ( (\display_pc|Mux13~13_combout  & \address_register[1]~input_o ) ) ) ) # ( 
// !\sel[0]~input_o  & ( !\display_pc|Mux13~11_combout  & ( (!\address_register[1]~input_o  & ((\display_pc|Mux13~10_combout ))) # (\address_register[1]~input_o  & (\display_pc|Mux13~12_combout )) ) ) )

	.dataa(!\display_pc|Mux13~13_combout ),
	.datab(!\display_pc|Mux13~12_combout ),
	.datac(!\address_register[1]~input_o ),
	.datad(!\display_pc|Mux13~10_combout ),
	.datae(!\sel[0]~input_o ),
	.dataf(!\display_pc|Mux13~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux13~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux13~14 .extended_lut = "off";
defparam \display_pc|Mux13~14 .lut_mask = 64'h03F3050503F3F5F5;
defparam \display_pc|Mux13~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y6_N13
dffeas \mem_reg|registers[27][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux29~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[27][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[27][2] .is_wysiwyg = "true";
defparam \mem_reg|registers[27][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y6_N29
dffeas \mem_reg|registers[25][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux29~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[25][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[25][2] .is_wysiwyg = "true";
defparam \mem_reg|registers[25][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y6_N48
cyclonev_lcell_comb \display_pc|Mux13~16 (
// Equation(s):
// \display_pc|Mux13~16_combout  = ( \mem_reg|registers[25][18]~q  & ( \mem_reg|registers[27][18]~q  & ( ((!\address_register[1]~input_o  & ((\mem_reg|registers[25][2]~q ))) # (\address_register[1]~input_o  & (\mem_reg|registers[27][2]~q ))) # 
// (\sel[0]~input_o ) ) ) ) # ( !\mem_reg|registers[25][18]~q  & ( \mem_reg|registers[27][18]~q  & ( (!\address_register[1]~input_o  & (((\mem_reg|registers[25][2]~q  & !\sel[0]~input_o )))) # (\address_register[1]~input_o  & (((\sel[0]~input_o )) # 
// (\mem_reg|registers[27][2]~q ))) ) ) ) # ( \mem_reg|registers[25][18]~q  & ( !\mem_reg|registers[27][18]~q  & ( (!\address_register[1]~input_o  & (((\sel[0]~input_o ) # (\mem_reg|registers[25][2]~q )))) # (\address_register[1]~input_o  & 
// (\mem_reg|registers[27][2]~q  & ((!\sel[0]~input_o )))) ) ) ) # ( !\mem_reg|registers[25][18]~q  & ( !\mem_reg|registers[27][18]~q  & ( (!\sel[0]~input_o  & ((!\address_register[1]~input_o  & ((\mem_reg|registers[25][2]~q ))) # 
// (\address_register[1]~input_o  & (\mem_reg|registers[27][2]~q )))) ) ) )

	.dataa(!\address_register[1]~input_o ),
	.datab(!\mem_reg|registers[27][2]~q ),
	.datac(!\mem_reg|registers[25][2]~q ),
	.datad(!\sel[0]~input_o ),
	.datae(!\mem_reg|registers[25][18]~q ),
	.dataf(!\mem_reg|registers[27][18]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux13~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux13~16 .extended_lut = "off";
defparam \display_pc|Mux13~16 .lut_mask = 64'h1B001BAA1B551BFF;
defparam \display_pc|Mux13~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y5_N9
cyclonev_lcell_comb \display_pc|Mux13~17 (
// Equation(s):
// \display_pc|Mux13~17_combout  = ( \sel[0]~input_o  & ( \mem_reg|registers[30][18]~q  & ( (\address_register[1]~input_o ) # (\mem_reg|registers[28][18]~q ) ) ) ) # ( !\sel[0]~input_o  & ( \mem_reg|registers[30][18]~q  & ( (!\address_register[1]~input_o  & 
// ((\mem_reg|registers[28][2]~q ))) # (\address_register[1]~input_o  & (\mem_reg|registers[30][2]~q )) ) ) ) # ( \sel[0]~input_o  & ( !\mem_reg|registers[30][18]~q  & ( (\mem_reg|registers[28][18]~q  & !\address_register[1]~input_o ) ) ) ) # ( 
// !\sel[0]~input_o  & ( !\mem_reg|registers[30][18]~q  & ( (!\address_register[1]~input_o  & ((\mem_reg|registers[28][2]~q ))) # (\address_register[1]~input_o  & (\mem_reg|registers[30][2]~q )) ) ) )

	.dataa(!\mem_reg|registers[30][2]~q ),
	.datab(!\mem_reg|registers[28][18]~q ),
	.datac(!\address_register[1]~input_o ),
	.datad(!\mem_reg|registers[28][2]~q ),
	.datae(!\sel[0]~input_o ),
	.dataf(!\mem_reg|registers[30][18]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux13~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux13~17 .extended_lut = "off";
defparam \display_pc|Mux13~17 .lut_mask = 64'h05F5303005F53F3F;
defparam \display_pc|Mux13~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y6_N25
dffeas \mem_reg|registers[26][2]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_reg|registers[26][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[26][2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[26][2]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_reg|registers[26][2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y5_N54
cyclonev_lcell_comb \display_pc|Mux13~15 (
// Equation(s):
// \display_pc|Mux13~15_combout  = ( \mem_reg|registers[26][18]~q  & ( \mem_reg|registers[24][2]~q  & ( (!\address_register[1]~input_o  & (((!\sel[0]~input_o )) # (\mem_reg|registers[24][18]~q ))) # (\address_register[1]~input_o  & (((\sel[0]~input_o ) # 
// (\mem_reg|registers[26][2]~DUPLICATE_q )))) ) ) ) # ( !\mem_reg|registers[26][18]~q  & ( \mem_reg|registers[24][2]~q  & ( (!\address_register[1]~input_o  & (((!\sel[0]~input_o )) # (\mem_reg|registers[24][18]~q ))) # (\address_register[1]~input_o  & 
// (((\mem_reg|registers[26][2]~DUPLICATE_q  & !\sel[0]~input_o )))) ) ) ) # ( \mem_reg|registers[26][18]~q  & ( !\mem_reg|registers[24][2]~q  & ( (!\address_register[1]~input_o  & (\mem_reg|registers[24][18]~q  & ((\sel[0]~input_o )))) # 
// (\address_register[1]~input_o  & (((\sel[0]~input_o ) # (\mem_reg|registers[26][2]~DUPLICATE_q )))) ) ) ) # ( !\mem_reg|registers[26][18]~q  & ( !\mem_reg|registers[24][2]~q  & ( (!\address_register[1]~input_o  & (\mem_reg|registers[24][18]~q  & 
// ((\sel[0]~input_o )))) # (\address_register[1]~input_o  & (((\mem_reg|registers[26][2]~DUPLICATE_q  & !\sel[0]~input_o )))) ) ) )

	.dataa(!\mem_reg|registers[24][18]~q ),
	.datab(!\address_register[1]~input_o ),
	.datac(!\mem_reg|registers[26][2]~DUPLICATE_q ),
	.datad(!\sel[0]~input_o ),
	.datae(!\mem_reg|registers[26][18]~q ),
	.dataf(!\mem_reg|registers[24][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux13~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux13~15 .extended_lut = "off";
defparam \display_pc|Mux13~15 .lut_mask = 64'h03440377CF44CF77;
defparam \display_pc|Mux13~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y7_N42
cyclonev_lcell_comb \display_pc|Mux13~18 (
// Equation(s):
// \display_pc|Mux13~18_combout  = ( \address_register[1]~input_o  & ( \sel[0]~input_o  & ( \mem_reg|registers[31][18]~q  ) ) ) # ( !\address_register[1]~input_o  & ( \sel[0]~input_o  & ( \mem_reg|registers[29][18]~q  ) ) ) # ( \address_register[1]~input_o  
// & ( !\sel[0]~input_o  & ( \mem_reg|registers[31][2]~q  ) ) ) # ( !\address_register[1]~input_o  & ( !\sel[0]~input_o  & ( \mem_reg|registers[29][2]~q  ) ) )

	.dataa(!\mem_reg|registers[29][18]~q ),
	.datab(!\mem_reg|registers[31][18]~q ),
	.datac(!\mem_reg|registers[31][2]~q ),
	.datad(!\mem_reg|registers[29][2]~q ),
	.datae(!\address_register[1]~input_o ),
	.dataf(!\sel[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux13~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux13~18 .extended_lut = "off";
defparam \display_pc|Mux13~18 .lut_mask = 64'h00FF0F0F55553333;
defparam \display_pc|Mux13~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y5_N51
cyclonev_lcell_comb \display_pc|Mux13~19 (
// Equation(s):
// \display_pc|Mux13~19_combout  = ( \display_pc|Mux13~18_combout  & ( \address_register[2]~input_o  & ( (\address_register[0]~input_o ) # (\display_pc|Mux13~17_combout ) ) ) ) # ( !\display_pc|Mux13~18_combout  & ( \address_register[2]~input_o  & ( 
// (\display_pc|Mux13~17_combout  & !\address_register[0]~input_o ) ) ) ) # ( \display_pc|Mux13~18_combout  & ( !\address_register[2]~input_o  & ( (!\address_register[0]~input_o  & ((\display_pc|Mux13~15_combout ))) # (\address_register[0]~input_o  & 
// (\display_pc|Mux13~16_combout )) ) ) ) # ( !\display_pc|Mux13~18_combout  & ( !\address_register[2]~input_o  & ( (!\address_register[0]~input_o  & ((\display_pc|Mux13~15_combout ))) # (\address_register[0]~input_o  & (\display_pc|Mux13~16_combout )) ) ) )

	.dataa(!\display_pc|Mux13~16_combout ),
	.datab(!\display_pc|Mux13~17_combout ),
	.datac(!\display_pc|Mux13~15_combout ),
	.datad(!\address_register[0]~input_o ),
	.datae(!\display_pc|Mux13~18_combout ),
	.dataf(!\address_register[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux13~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux13~19 .extended_lut = "off";
defparam \display_pc|Mux13~19 .lut_mask = 64'h0F550F55330033FF;
defparam \display_pc|Mux13~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N30
cyclonev_lcell_comb \display_pc|Mux13~20 (
// Equation(s):
// \display_pc|Mux13~20_combout  = ( \display_pc|Mux13~19_combout  & ( \address_register[3]~input_o  & ( (\address_register[4]~input_o ) # (\display_pc|Mux13~9_combout ) ) ) ) # ( !\display_pc|Mux13~19_combout  & ( \address_register[3]~input_o  & ( 
// (\display_pc|Mux13~9_combout  & !\address_register[4]~input_o ) ) ) ) # ( \display_pc|Mux13~19_combout  & ( !\address_register[3]~input_o  & ( (!\address_register[4]~input_o  & (\display_pc|Mux13~4_combout )) # (\address_register[4]~input_o  & 
// ((\display_pc|Mux13~14_combout ))) ) ) ) # ( !\display_pc|Mux13~19_combout  & ( !\address_register[3]~input_o  & ( (!\address_register[4]~input_o  & (\display_pc|Mux13~4_combout )) # (\address_register[4]~input_o  & ((\display_pc|Mux13~14_combout ))) ) ) 
// )

	.dataa(!\display_pc|Mux13~9_combout ),
	.datab(!\display_pc|Mux13~4_combout ),
	.datac(!\address_register[4]~input_o ),
	.datad(!\display_pc|Mux13~14_combout ),
	.datae(!\display_pc|Mux13~19_combout ),
	.dataf(!\address_register[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux13~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux13~20 .extended_lut = "off";
defparam \display_pc|Mux13~20 .lut_mask = 64'h303F303F50505F5F;
defparam \display_pc|Mux13~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y15_N24
cyclonev_lcell_comb \display_pc|Mux13~21 (
// Equation(s):
// \display_pc|Mux13~21_combout  = ( \p|pc[18]~DUPLICATE_q  & ( \display_pc|Mux13~20_combout  & ( ((\sel[1]~input_o ) # (\p|pc [2])) # (\sel[0]~input_o ) ) ) ) # ( !\p|pc[18]~DUPLICATE_q  & ( \display_pc|Mux13~20_combout  & ( ((!\sel[0]~input_o  & \p|pc 
// [2])) # (\sel[1]~input_o ) ) ) ) # ( \p|pc[18]~DUPLICATE_q  & ( !\display_pc|Mux13~20_combout  & ( (!\sel[1]~input_o  & ((\p|pc [2]) # (\sel[0]~input_o ))) ) ) ) # ( !\p|pc[18]~DUPLICATE_q  & ( !\display_pc|Mux13~20_combout  & ( (!\sel[0]~input_o  & 
// (\p|pc [2] & !\sel[1]~input_o )) ) ) )

	.dataa(gnd),
	.datab(!\sel[0]~input_o ),
	.datac(!\p|pc [2]),
	.datad(!\sel[1]~input_o ),
	.datae(!\p|pc[18]~DUPLICATE_q ),
	.dataf(!\display_pc|Mux13~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux13~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux13~21 .extended_lut = "off";
defparam \display_pc|Mux13~21 .lut_mask = 64'h0C003F000CFF3FFF;
defparam \display_pc|Mux13~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y15_N57
cyclonev_lcell_comb \display_pc|Mux13~22 (
// Equation(s):
// \display_pc|Mux13~22_combout  = ( \ins_mem|instruction[2]~4_combout  & ( \display_pc|Mux13~21_combout  & ( (!\display_pc|Mux14~0_combout ) # ((!\display_pc|Mux14~1_combout  & \ins_mem|memory~36_combout )) ) ) ) # ( !\ins_mem|instruction[2]~4_combout  & ( 
// \display_pc|Mux13~21_combout  & ( (!\display_pc|Mux14~1_combout  & ((!\display_pc|Mux14~0_combout ) # (\ins_mem|memory~36_combout ))) ) ) ) # ( \ins_mem|instruction[2]~4_combout  & ( !\display_pc|Mux13~21_combout  & ( (!\display_pc|Mux14~1_combout  & 
// (\ins_mem|memory~36_combout  & \display_pc|Mux14~0_combout )) # (\display_pc|Mux14~1_combout  & ((!\display_pc|Mux14~0_combout ))) ) ) ) # ( !\ins_mem|instruction[2]~4_combout  & ( !\display_pc|Mux13~21_combout  & ( (!\display_pc|Mux14~1_combout  & 
// (\ins_mem|memory~36_combout  & \display_pc|Mux14~0_combout )) ) ) )

	.dataa(gnd),
	.datab(!\display_pc|Mux14~1_combout ),
	.datac(!\ins_mem|memory~36_combout ),
	.datad(!\display_pc|Mux14~0_combout ),
	.datae(!\ins_mem|instruction[2]~4_combout ),
	.dataf(!\display_pc|Mux13~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux13~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux13~22 .extended_lut = "off";
defparam \display_pc|Mux13~22 .lut_mask = 64'h000C330CCC0CFF0C;
defparam \display_pc|Mux13~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y8_N0
cyclonev_lcell_comb \mem_reg|Mux76~22 (
// Equation(s):
// \mem_reg|Mux76~22_combout  = ( !\address_register[1]~input_o  & ( (!\address_register[2]~input_o  & ((!\address_register[0]~input_o  & (((\mem_reg|registers[24][19]~q )))) # (\address_register[0]~input_o  & (\mem_reg|registers[25][19]~q )))) # 
// (\address_register[2]~input_o  & ((((\address_register[0]~input_o ))))) ) ) # ( \address_register[1]~input_o  & ( ((!\address_register[2]~input_o  & ((!\address_register[0]~input_o  & (\mem_reg|registers[26][19]~q )) # (\address_register[0]~input_o  & 
// ((\mem_reg|registers[27][19]~q ))))) # (\address_register[2]~input_o  & (((\address_register[0]~input_o ))))) ) )

	.dataa(!\mem_reg|registers[25][19]~q ),
	.datab(!\address_register[2]~input_o ),
	.datac(!\mem_reg|registers[26][19]~q ),
	.datad(!\address_register[0]~input_o ),
	.datae(!\address_register[1]~input_o ),
	.dataf(!\mem_reg|registers[27][19]~q ),
	.datag(!\mem_reg|registers[24][19]~q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux76~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux76~22 .extended_lut = "on";
defparam \mem_reg|Mux76~22 .lut_mask = 64'h0C770C330C770CFF;
defparam \mem_reg|Mux76~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y6_N19
dffeas \mem_reg|registers[28][19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux12~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[28][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[28][19] .is_wysiwyg = "true";
defparam \mem_reg|registers[28][19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y7_N36
cyclonev_lcell_comb \mem_reg|Mux76~9 (
// Equation(s):
// \mem_reg|Mux76~9_combout  = ( !\address_register[1]~input_o  & ( ((!\mem_reg|Mux76~22_combout  & (\mem_reg|registers[28][19]~q  & (\address_register[2]~input_o ))) # (\mem_reg|Mux76~22_combout  & (((!\address_register[2]~input_o ) # 
// (\mem_reg|registers[29][19]~q ))))) ) ) # ( \address_register[1]~input_o  & ( (!\mem_reg|Mux76~22_combout  & (((\mem_reg|registers[30][19]~q  & (\address_register[2]~input_o ))))) # (\mem_reg|Mux76~22_combout  & ((((!\address_register[2]~input_o ))) # 
// (\mem_reg|registers[31][19]~q ))) ) )

	.dataa(!\mem_reg|registers[31][19]~q ),
	.datab(!\mem_reg|Mux76~22_combout ),
	.datac(!\mem_reg|registers[30][19]~q ),
	.datad(!\address_register[2]~input_o ),
	.datae(!\address_register[1]~input_o ),
	.dataf(!\mem_reg|registers[29][19]~q ),
	.datag(!\mem_reg|registers[28][19]~q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux76~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux76~9 .extended_lut = "on";
defparam \mem_reg|Mux76~9 .lut_mask = 64'h330C331D333F331D;
defparam \mem_reg|Mux76~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y6_N43
dffeas \mem_reg|registers[16][19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux12~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[16][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[16][19] .is_wysiwyg = "true";
defparam \mem_reg|registers[16][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N48
cyclonev_lcell_comb \mem_reg|Mux76~18 (
// Equation(s):
// \mem_reg|Mux76~18_combout  = ( !\address_register[1]~input_o  & ( ((!\address_register[0]~input_o  & (((\mem_reg|registers[16][19]~q  & !\address_register[2]~input_o )))) # (\address_register[0]~input_o  & (((\address_register[2]~input_o )) # 
// (\mem_reg|registers[17][19]~q )))) ) ) # ( \address_register[1]~input_o  & ( ((!\address_register[0]~input_o  & (((\mem_reg|registers[18][19]~q  & !\address_register[2]~input_o )))) # (\address_register[0]~input_o  & (((\address_register[2]~input_o )) # 
// (\mem_reg|registers[19][19]~q )))) ) )

	.dataa(!\mem_reg|registers[19][19]~q ),
	.datab(!\mem_reg|registers[17][19]~q ),
	.datac(!\mem_reg|registers[18][19]~q ),
	.datad(!\address_register[0]~input_o ),
	.datae(!\address_register[1]~input_o ),
	.dataf(!\address_register[2]~input_o ),
	.datag(!\mem_reg|registers[16][19]~q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux76~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux76~18 .extended_lut = "on";
defparam \mem_reg|Mux76~18 .lut_mask = 64'h0F330F5500FF00FF;
defparam \mem_reg|Mux76~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y6_N38
dffeas \mem_reg|registers[20][19]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux12~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[20][19]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[20][19]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_reg|registers[20][19]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y5_N24
cyclonev_lcell_comb \mem_reg|Mux76~5 (
// Equation(s):
// \mem_reg|Mux76~5_combout  = ( !\address_register[1]~input_o  & ( (!\address_register[2]~input_o  & ((((\mem_reg|Mux76~18_combout ))))) # (\address_register[2]~input_o  & ((!\mem_reg|Mux76~18_combout  & (((\mem_reg|registers[20][19]~DUPLICATE_q )))) # 
// (\mem_reg|Mux76~18_combout  & (\mem_reg|registers[21][19]~q )))) ) ) # ( \address_register[1]~input_o  & ( ((!\address_register[2]~input_o  & (((\mem_reg|Mux76~18_combout )))) # (\address_register[2]~input_o  & ((!\mem_reg|Mux76~18_combout  & 
// (\mem_reg|registers[22][19]~q )) # (\mem_reg|Mux76~18_combout  & ((\mem_reg|registers[23][19]~q )))))) ) )

	.dataa(!\mem_reg|registers[21][19]~q ),
	.datab(!\address_register[2]~input_o ),
	.datac(!\mem_reg|registers[22][19]~q ),
	.datad(!\mem_reg|Mux76~18_combout ),
	.datae(!\address_register[1]~input_o ),
	.dataf(!\mem_reg|registers[23][19]~q ),
	.datag(!\mem_reg|registers[20][19]~DUPLICATE_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux76~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux76~5 .extended_lut = "on";
defparam \mem_reg|Mux76~5 .lut_mask = 64'h03DD03CC03DD03FF;
defparam \mem_reg|Mux76~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y11_N21
cyclonev_lcell_comb \mem_reg|Mux76~0 (
// Equation(s):
// \mem_reg|Mux76~0_combout  = ( \mem_reg|registers[5][19]~q  & ( \mem_reg|registers[6][19]~q  & ( (!\address_register[0]~input_o  & (((\mem_reg|registers[4][19]~DUPLICATE_q ) # (\address_register[1]~input_o )))) # (\address_register[0]~input_o  & 
// (((!\address_register[1]~input_o )) # (\mem_reg|registers[7][19]~q ))) ) ) ) # ( !\mem_reg|registers[5][19]~q  & ( \mem_reg|registers[6][19]~q  & ( (!\address_register[0]~input_o  & (((\mem_reg|registers[4][19]~DUPLICATE_q ) # 
// (\address_register[1]~input_o )))) # (\address_register[0]~input_o  & (\mem_reg|registers[7][19]~q  & (\address_register[1]~input_o ))) ) ) ) # ( \mem_reg|registers[5][19]~q  & ( !\mem_reg|registers[6][19]~q  & ( (!\address_register[0]~input_o  & 
// (((!\address_register[1]~input_o  & \mem_reg|registers[4][19]~DUPLICATE_q )))) # (\address_register[0]~input_o  & (((!\address_register[1]~input_o )) # (\mem_reg|registers[7][19]~q ))) ) ) ) # ( !\mem_reg|registers[5][19]~q  & ( 
// !\mem_reg|registers[6][19]~q  & ( (!\address_register[0]~input_o  & (((!\address_register[1]~input_o  & \mem_reg|registers[4][19]~DUPLICATE_q )))) # (\address_register[0]~input_o  & (\mem_reg|registers[7][19]~q  & (\address_register[1]~input_o ))) ) ) )

	.dataa(!\mem_reg|registers[7][19]~q ),
	.datab(!\address_register[0]~input_o ),
	.datac(!\address_register[1]~input_o ),
	.datad(!\mem_reg|registers[4][19]~DUPLICATE_q ),
	.datae(!\mem_reg|registers[5][19]~q ),
	.dataf(!\mem_reg|registers[6][19]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux76~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux76~0 .extended_lut = "off";
defparam \mem_reg|Mux76~0 .lut_mask = 64'h01C131F10DCD3DFD;
defparam \mem_reg|Mux76~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y11_N59
dffeas \mem_reg|registers[2][19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_reg|registers[2][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[2][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[2][19] .is_wysiwyg = "true";
defparam \mem_reg|registers[2][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y11_N6
cyclonev_lcell_comb \mem_reg|Mux76~26 (
// Equation(s):
// \mem_reg|Mux76~26_combout  = ( !\address_register[0]~input_o  & ( (!\address_register[2]~input_o  & (((\mem_reg|registers[2][19]~q  & (\address_register[1]~input_o ))))) # (\address_register[2]~input_o  & ((((\mem_reg|Mux76~0_combout ))))) ) ) # ( 
// \address_register[0]~input_o  & ( (!\address_register[2]~input_o  & ((!\address_register[1]~input_o  & (((\mem_reg|registers[1][19]~q )))) # (\address_register[1]~input_o  & (\mem_reg|registers[3][19]~q )))) # (\address_register[2]~input_o  & 
// ((((\mem_reg|Mux76~0_combout ))))) ) )

	.dataa(!\address_register[2]~input_o ),
	.datab(!\mem_reg|registers[3][19]~q ),
	.datac(!\mem_reg|registers[1][19]~q ),
	.datad(!\address_register[1]~input_o ),
	.datae(!\address_register[0]~input_o ),
	.dataf(!\mem_reg|Mux76~0_combout ),
	.datag(!\mem_reg|registers[2][19]~q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux76~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux76~26 .extended_lut = "on";
defparam \mem_reg|Mux76~26 .lut_mask = 64'h000A0A22555F5F77;
defparam \mem_reg|Mux76~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y11_N54
cyclonev_lcell_comb \mem_reg|Mux76~14 (
// Equation(s):
// \mem_reg|Mux76~14_combout  = ( !\address_register[1]~input_o  & ( (!\address_register[0]~input_o  & (((\mem_reg|registers[8][19]~q  & (!\address_register[2]~input_o ))))) # (\address_register[0]~input_o  & ((((\address_register[2]~input_o ))) # 
// (\mem_reg|registers[9][19]~q ))) ) ) # ( \address_register[1]~input_o  & ( (!\address_register[0]~input_o  & (((\mem_reg|registers[10][19]~q  & (!\address_register[2]~input_o ))))) # (\address_register[0]~input_o  & ((((\mem_reg|registers[11][19]~q ) # 
// (\address_register[2]~input_o ))))) ) )

	.dataa(!\address_register[0]~input_o ),
	.datab(!\mem_reg|registers[9][19]~q ),
	.datac(!\mem_reg|registers[10][19]~q ),
	.datad(!\address_register[2]~input_o ),
	.datae(!\address_register[1]~input_o ),
	.dataf(!\mem_reg|registers[11][19]~q ),
	.datag(!\mem_reg|registers[8][19]~q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux76~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux76~14 .extended_lut = "on";
defparam \mem_reg|Mux76~14 .lut_mask = 64'h1B550A551B555F55;
defparam \mem_reg|Mux76~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y11_N1
dffeas \mem_reg|registers[12][19]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_reg|registers[12][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[12][19]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[12][19]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_reg|registers[12][19]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y12_N48
cyclonev_lcell_comb \mem_reg|Mux76~1 (
// Equation(s):
// \mem_reg|Mux76~1_combout  = ( !\address_register[1]~input_o  & ( (!\address_register[2]~input_o  & ((((\mem_reg|Mux76~14_combout ))))) # (\address_register[2]~input_o  & (((!\mem_reg|Mux76~14_combout  & ((\mem_reg|registers[12][19]~DUPLICATE_q ))) # 
// (\mem_reg|Mux76~14_combout  & (\mem_reg|registers[13][19]~q ))))) ) ) # ( \address_register[1]~input_o  & ( ((!\address_register[2]~input_o  & (((\mem_reg|Mux76~14_combout )))) # (\address_register[2]~input_o  & ((!\mem_reg|Mux76~14_combout  & 
// (\mem_reg|registers[14][19]~q )) # (\mem_reg|Mux76~14_combout  & ((\mem_reg|registers[15][19]~DUPLICATE_q )))))) ) )

	.dataa(!\mem_reg|registers[13][19]~q ),
	.datab(!\address_register[2]~input_o ),
	.datac(!\mem_reg|registers[14][19]~q ),
	.datad(!\mem_reg|registers[15][19]~DUPLICATE_q ),
	.datae(!\address_register[1]~input_o ),
	.dataf(!\mem_reg|Mux76~14_combout ),
	.datag(!\mem_reg|registers[12][19]~DUPLICATE_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux76~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux76~1 .extended_lut = "on";
defparam \mem_reg|Mux76~1 .lut_mask = 64'h03030303DDDDCCFF;
defparam \mem_reg|Mux76~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y11_N12
cyclonev_lcell_comb \mem_reg|Mux76~13 (
// Equation(s):
// \mem_reg|Mux76~13_combout  = ( \address_register[4]~input_o  & ( \mem_reg|Mux76~1_combout  & ( (!\address_register[3]~input_o  & ((\mem_reg|Mux76~5_combout ))) # (\address_register[3]~input_o  & (\mem_reg|Mux76~9_combout )) ) ) ) # ( 
// !\address_register[4]~input_o  & ( \mem_reg|Mux76~1_combout  & ( (\address_register[3]~input_o ) # (\mem_reg|Mux76~26_combout ) ) ) ) # ( \address_register[4]~input_o  & ( !\mem_reg|Mux76~1_combout  & ( (!\address_register[3]~input_o  & 
// ((\mem_reg|Mux76~5_combout ))) # (\address_register[3]~input_o  & (\mem_reg|Mux76~9_combout )) ) ) ) # ( !\address_register[4]~input_o  & ( !\mem_reg|Mux76~1_combout  & ( (\mem_reg|Mux76~26_combout  & !\address_register[3]~input_o ) ) ) )

	.dataa(!\mem_reg|Mux76~9_combout ),
	.datab(!\mem_reg|Mux76~5_combout ),
	.datac(!\mem_reg|Mux76~26_combout ),
	.datad(!\address_register[3]~input_o ),
	.datae(!\address_register[4]~input_o ),
	.dataf(!\mem_reg|Mux76~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux76~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux76~13 .extended_lut = "off";
defparam \mem_reg|Mux76~13 .lut_mask = 64'h0F0033550FFF3355;
defparam \mem_reg|Mux76~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y8_N58
dffeas \mem_reg|registers[26][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_reg|registers[26][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[26][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[26][3] .is_wysiwyg = "true";
defparam \mem_reg|registers[26][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y8_N24
cyclonev_lcell_comb \mem_reg|Mux92~22 (
// Equation(s):
// \mem_reg|Mux92~22_combout  = ( !\address_register[1]~input_o  & ( ((!\address_register[0]~input_o  & (\mem_reg|registers[24][3]~q  & ((!\address_register[2]~input_o )))) # (\address_register[0]~input_o  & (((\address_register[2]~input_o ) # 
// (\mem_reg|registers[25][3]~q ))))) ) ) # ( \address_register[1]~input_o  & ( (!\address_register[0]~input_o  & (((\mem_reg|registers[26][3]~q  & ((!\address_register[2]~input_o )))))) # (\address_register[0]~input_o  & ((((\address_register[2]~input_o ))) 
// # (\mem_reg|registers[27][3]~q ))) ) )

	.dataa(!\mem_reg|registers[27][3]~q ),
	.datab(!\address_register[0]~input_o ),
	.datac(!\mem_reg|registers[26][3]~q ),
	.datad(!\mem_reg|registers[25][3]~q ),
	.datae(!\address_register[1]~input_o ),
	.dataf(!\address_register[2]~input_o ),
	.datag(!\mem_reg|registers[24][3]~q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux92~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux92~22 .extended_lut = "on";
defparam \mem_reg|Mux92~22 .lut_mask = 64'h0C3F1D1D33333333;
defparam \mem_reg|Mux92~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y4_N12
cyclonev_lcell_comb \mem_reg|Mux92~9 (
// Equation(s):
// \mem_reg|Mux92~9_combout  = ( !\address_register[1]~input_o  & ( ((!\address_register[2]~input_o  & (((\mem_reg|Mux92~22_combout )))) # (\address_register[2]~input_o  & ((!\mem_reg|Mux92~22_combout  & ((\mem_reg|registers[28][3]~q ))) # 
// (\mem_reg|Mux92~22_combout  & (\mem_reg|registers[29][3]~q ))))) ) ) # ( \address_register[1]~input_o  & ( ((!\address_register[2]~input_o  & (((\mem_reg|Mux92~22_combout )))) # (\address_register[2]~input_o  & ((!\mem_reg|Mux92~22_combout  & 
// ((\mem_reg|registers[30][3]~q ))) # (\mem_reg|Mux92~22_combout  & (\mem_reg|registers[31][3]~q ))))) ) )

	.dataa(!\mem_reg|registers[29][3]~q ),
	.datab(!\mem_reg|registers[31][3]~q ),
	.datac(!\mem_reg|registers[30][3]~q ),
	.datad(!\address_register[2]~input_o ),
	.datae(!\address_register[1]~input_o ),
	.dataf(!\mem_reg|Mux92~22_combout ),
	.datag(!\mem_reg|registers[28][3]~q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux92~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux92~9 .extended_lut = "on";
defparam \mem_reg|Mux92~9 .lut_mask = 64'h000F000FFF55FF33;
defparam \mem_reg|Mux92~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y16_N48
cyclonev_lcell_comb \mem_reg|Mux92~0 (
// Equation(s):
// \mem_reg|Mux92~0_combout  = ( \address_register[1]~input_o  & ( \mem_reg|registers[5][3]~q  & ( (!\address_register[0]~input_o  & ((\mem_reg|registers[6][3]~q ))) # (\address_register[0]~input_o  & (\mem_reg|registers[7][3]~q )) ) ) ) # ( 
// !\address_register[1]~input_o  & ( \mem_reg|registers[5][3]~q  & ( (\address_register[0]~input_o ) # (\mem_reg|registers[4][3]~q ) ) ) ) # ( \address_register[1]~input_o  & ( !\mem_reg|registers[5][3]~q  & ( (!\address_register[0]~input_o  & 
// ((\mem_reg|registers[6][3]~q ))) # (\address_register[0]~input_o  & (\mem_reg|registers[7][3]~q )) ) ) ) # ( !\address_register[1]~input_o  & ( !\mem_reg|registers[5][3]~q  & ( (\mem_reg|registers[4][3]~q  & !\address_register[0]~input_o ) ) ) )

	.dataa(!\mem_reg|registers[4][3]~q ),
	.datab(!\mem_reg|registers[7][3]~q ),
	.datac(!\mem_reg|registers[6][3]~q ),
	.datad(!\address_register[0]~input_o ),
	.datae(!\address_register[1]~input_o ),
	.dataf(!\mem_reg|registers[5][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux92~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux92~0 .extended_lut = "off";
defparam \mem_reg|Mux92~0 .lut_mask = 64'h55000F3355FF0F33;
defparam \mem_reg|Mux92~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y11_N0
cyclonev_lcell_comb \mem_reg|Mux92~26 (
// Equation(s):
// \mem_reg|Mux92~26_combout  = ( !\address_register[0]~input_o  & ( (!\address_register[2]~input_o  & (\address_register[1]~input_o  & (\mem_reg|registers[2][3]~DUPLICATE_q ))) # (\address_register[2]~input_o  & ((((\mem_reg|Mux92~0_combout ))))) ) ) # ( 
// \address_register[0]~input_o  & ( (!\address_register[2]~input_o  & ((!\address_register[1]~input_o  & (\mem_reg|registers[1][3]~q )) # (\address_register[1]~input_o  & (((\mem_reg|registers[3][3]~DUPLICATE_q )))))) # (\address_register[2]~input_o  & 
// ((((\mem_reg|Mux92~0_combout ))))) ) )

	.dataa(!\address_register[2]~input_o ),
	.datab(!\address_register[1]~input_o ),
	.datac(!\mem_reg|registers[1][3]~q ),
	.datad(!\mem_reg|Mux92~0_combout ),
	.datae(!\address_register[0]~input_o ),
	.dataf(!\mem_reg|registers[3][3]~DUPLICATE_q ),
	.datag(!\mem_reg|registers[2][3]~DUPLICATE_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux92~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux92~26 .extended_lut = "on";
defparam \mem_reg|Mux92~26 .lut_mask = 64'h0257085D02572A7F;
defparam \mem_reg|Mux92~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y15_N37
dffeas \mem_reg|registers[9][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_reg|registers[9][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[9][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[9][3] .is_wysiwyg = "true";
defparam \mem_reg|registers[9][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y15_N6
cyclonev_lcell_comb \mem_reg|Mux92~14 (
// Equation(s):
// \mem_reg|Mux92~14_combout  = ( !\address_register[1]~input_o  & ( (!\address_register[0]~input_o  & (((\mem_reg|registers[8][3]~q  & ((!\address_register[2]~input_o )))))) # (\address_register[0]~input_o  & ((((\address_register[2]~input_o ))) # 
// (\mem_reg|registers[9][3]~q ))) ) ) # ( \address_register[1]~input_o  & ( ((!\address_register[0]~input_o  & (\mem_reg|registers[10][3]~q  & ((!\address_register[2]~input_o )))) # (\address_register[0]~input_o  & (((\address_register[2]~input_o ) # 
// (\mem_reg|registers[11][3]~q ))))) ) )

	.dataa(!\mem_reg|registers[9][3]~q ),
	.datab(!\address_register[0]~input_o ),
	.datac(!\mem_reg|registers[10][3]~q ),
	.datad(!\mem_reg|registers[11][3]~q ),
	.datae(!\address_register[1]~input_o ),
	.dataf(!\address_register[2]~input_o ),
	.datag(!\mem_reg|registers[8][3]~q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux92~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux92~14 .extended_lut = "on";
defparam \mem_reg|Mux92~14 .lut_mask = 64'h1D1D0C3F33333333;
defparam \mem_reg|Mux92~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y15_N24
cyclonev_lcell_comb \mem_reg|Mux92~1 (
// Equation(s):
// \mem_reg|Mux92~1_combout  = ( !\address_register[1]~input_o  & ( (!\address_register[2]~input_o  & (\mem_reg|Mux92~14_combout )) # (\address_register[2]~input_o  & ((!\mem_reg|Mux92~14_combout  & (\mem_reg|registers[12][3]~q )) # 
// (\mem_reg|Mux92~14_combout  & (((\mem_reg|registers[13][3]~q )))))) ) ) # ( \address_register[1]~input_o  & ( (!\address_register[2]~input_o  & (\mem_reg|Mux92~14_combout )) # (\address_register[2]~input_o  & ((!\mem_reg|Mux92~14_combout  & 
// (\mem_reg|registers[14][3]~q )) # (\mem_reg|Mux92~14_combout  & (((\mem_reg|registers[15][3]~q )))))) ) )

	.dataa(!\address_register[2]~input_o ),
	.datab(!\mem_reg|Mux92~14_combout ),
	.datac(!\mem_reg|registers[14][3]~q ),
	.datad(!\mem_reg|registers[15][3]~q ),
	.datae(!\address_register[1]~input_o ),
	.dataf(!\mem_reg|registers[13][3]~q ),
	.datag(!\mem_reg|registers[12][3]~q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux92~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux92~1 .extended_lut = "on";
defparam \mem_reg|Mux92~1 .lut_mask = 64'h2626263737372637;
defparam \mem_reg|Mux92~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y4_N54
cyclonev_lcell_comb \mem_reg|Mux92~18 (
// Equation(s):
// \mem_reg|Mux92~18_combout  = ( !\address_register[1]~input_o  & ( ((!\address_register[0]~input_o  & (((\mem_reg|registers[16][3]~q  & !\address_register[2]~input_o )))) # (\address_register[0]~input_o  & (((\address_register[2]~input_o )) # 
// (\mem_reg|registers[17][3]~q )))) ) ) # ( \address_register[1]~input_o  & ( ((!\address_register[0]~input_o  & (((\mem_reg|registers[18][3]~q  & !\address_register[2]~input_o )))) # (\address_register[0]~input_o  & (((\address_register[2]~input_o )) # 
// (\mem_reg|registers[19][3]~q )))) ) )

	.dataa(!\mem_reg|registers[19][3]~q ),
	.datab(!\mem_reg|registers[17][3]~q ),
	.datac(!\mem_reg|registers[18][3]~q ),
	.datad(!\address_register[0]~input_o ),
	.datae(!\address_register[1]~input_o ),
	.dataf(!\address_register[2]~input_o ),
	.datag(!\mem_reg|registers[16][3]~q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux92~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux92~18 .extended_lut = "on";
defparam \mem_reg|Mux92~18 .lut_mask = 64'h0F330F5500FF00FF;
defparam \mem_reg|Mux92~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y4_N51
cyclonev_lcell_comb \mem_reg|Mux92~5 (
// Equation(s):
// \mem_reg|Mux92~5_combout  = ( !\address_register[1]~input_o  & ( (!\mem_reg|Mux92~18_combout  & (((\mem_reg|registers[20][3]~q  & (\address_register[2]~input_o ))))) # (\mem_reg|Mux92~18_combout  & ((((!\address_register[2]~input_o ))) # 
// (\mem_reg|registers[21][3]~q ))) ) ) # ( \address_register[1]~input_o  & ( (!\mem_reg|Mux92~18_combout  & (((\mem_reg|registers[22][3]~q  & (\address_register[2]~input_o ))))) # (\mem_reg|Mux92~18_combout  & ((((!\address_register[2]~input_o ) # 
// (\mem_reg|registers[23][3]~q ))))) ) )

	.dataa(!\mem_reg|Mux92~18_combout ),
	.datab(!\mem_reg|registers[21][3]~q ),
	.datac(!\mem_reg|registers[22][3]~q ),
	.datad(!\address_register[2]~input_o ),
	.datae(!\address_register[1]~input_o ),
	.dataf(!\mem_reg|registers[23][3]~q ),
	.datag(!\mem_reg|registers[20][3]~q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux92~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux92~5 .extended_lut = "on";
defparam \mem_reg|Mux92~5 .lut_mask = 64'h551B550A551B555F;
defparam \mem_reg|Mux92~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y15_N15
cyclonev_lcell_comb \mem_reg|Mux92~13 (
// Equation(s):
// \mem_reg|Mux92~13_combout  = ( \mem_reg|Mux92~1_combout  & ( \mem_reg|Mux92~5_combout  & ( (!\address_register[4]~input_o  & (((\address_register[3]~input_o ) # (\mem_reg|Mux92~26_combout )))) # (\address_register[4]~input_o  & 
// (((!\address_register[3]~input_o )) # (\mem_reg|Mux92~9_combout ))) ) ) ) # ( !\mem_reg|Mux92~1_combout  & ( \mem_reg|Mux92~5_combout  & ( (!\address_register[4]~input_o  & (((\mem_reg|Mux92~26_combout  & !\address_register[3]~input_o )))) # 
// (\address_register[4]~input_o  & (((!\address_register[3]~input_o )) # (\mem_reg|Mux92~9_combout ))) ) ) ) # ( \mem_reg|Mux92~1_combout  & ( !\mem_reg|Mux92~5_combout  & ( (!\address_register[4]~input_o  & (((\address_register[3]~input_o ) # 
// (\mem_reg|Mux92~26_combout )))) # (\address_register[4]~input_o  & (\mem_reg|Mux92~9_combout  & ((\address_register[3]~input_o )))) ) ) ) # ( !\mem_reg|Mux92~1_combout  & ( !\mem_reg|Mux92~5_combout  & ( (!\address_register[4]~input_o  & 
// (((\mem_reg|Mux92~26_combout  & !\address_register[3]~input_o )))) # (\address_register[4]~input_o  & (\mem_reg|Mux92~9_combout  & ((\address_register[3]~input_o )))) ) ) )

	.dataa(!\mem_reg|Mux92~9_combout ),
	.datab(!\address_register[4]~input_o ),
	.datac(!\mem_reg|Mux92~26_combout ),
	.datad(!\address_register[3]~input_o ),
	.datae(!\mem_reg|Mux92~1_combout ),
	.dataf(!\mem_reg|Mux92~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_reg|Mux92~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_reg|Mux92~13 .extended_lut = "off";
defparam \mem_reg|Mux92~13 .lut_mask = 64'h0C110CDD3F113FDD;
defparam \mem_reg|Mux92~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y15_N39
cyclonev_lcell_comb \display_pc|Mux12~0 (
// Equation(s):
// \display_pc|Mux12~0_combout  = ( !\sel[0]~input_o  & ( ((!\sel[2]~input_o  & ((!\sel[1]~input_o  & ((\p|pc[3]~DUPLICATE_q ))) # (\sel[1]~input_o  & (\mem_reg|Mux92~13_combout ))))) ) ) # ( \sel[0]~input_o  & ( ((!\sel[2]~input_o  & ((!\sel[1]~input_o  & 
// ((\p|pc [19]))) # (\sel[1]~input_o  & (\mem_reg|Mux76~13_combout ))))) ) )

	.dataa(!\mem_reg|Mux76~13_combout ),
	.datab(!\mem_reg|Mux92~13_combout ),
	.datac(!\p|pc [19]),
	.datad(!\sel[2]~input_o ),
	.datae(!\sel[0]~input_o ),
	.dataf(!\sel[1]~input_o ),
	.datag(!\p|pc[3]~DUPLICATE_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux12~0 .extended_lut = "on";
defparam \display_pc|Mux12~0 .lut_mask = 64'h0F000F0033005500;
defparam \display_pc|Mux12~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y14_N1
dffeas \mem_reg|registers[29][1]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux30~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[29][1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[29][1]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_reg|registers[29][1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y14_N55
dffeas \mem_reg|registers[28][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux30~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[28][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[28][1] .is_wysiwyg = "true";
defparam \mem_reg|registers[28][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y14_N54
cyclonev_lcell_comb \display_pc|Mux14~17 (
// Equation(s):
// \display_pc|Mux14~17_combout  = ( \mem_reg|registers[25][1]~q  & ( \mem_reg|registers[24][1]~q  & ( (!\address_register[2]~input_o ) # ((!\address_register[0]~input_o  & ((\mem_reg|registers[28][1]~q ))) # (\address_register[0]~input_o  & 
// (\mem_reg|registers[29][1]~DUPLICATE_q ))) ) ) ) # ( !\mem_reg|registers[25][1]~q  & ( \mem_reg|registers[24][1]~q  & ( (!\address_register[0]~input_o  & (((!\address_register[2]~input_o ) # (\mem_reg|registers[28][1]~q )))) # 
// (\address_register[0]~input_o  & (\mem_reg|registers[29][1]~DUPLICATE_q  & ((\address_register[2]~input_o )))) ) ) ) # ( \mem_reg|registers[25][1]~q  & ( !\mem_reg|registers[24][1]~q  & ( (!\address_register[0]~input_o  & (((\mem_reg|registers[28][1]~q  & 
// \address_register[2]~input_o )))) # (\address_register[0]~input_o  & (((!\address_register[2]~input_o )) # (\mem_reg|registers[29][1]~DUPLICATE_q ))) ) ) ) # ( !\mem_reg|registers[25][1]~q  & ( !\mem_reg|registers[24][1]~q  & ( 
// (\address_register[2]~input_o  & ((!\address_register[0]~input_o  & ((\mem_reg|registers[28][1]~q ))) # (\address_register[0]~input_o  & (\mem_reg|registers[29][1]~DUPLICATE_q )))) ) ) )

	.dataa(!\address_register[0]~input_o ),
	.datab(!\mem_reg|registers[29][1]~DUPLICATE_q ),
	.datac(!\mem_reg|registers[28][1]~q ),
	.datad(!\address_register[2]~input_o ),
	.datae(!\mem_reg|registers[25][1]~q ),
	.dataf(!\mem_reg|registers[24][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux14~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux14~17 .extended_lut = "off";
defparam \display_pc|Mux14~17 .lut_mask = 64'h001B551BAA1BFF1B;
defparam \display_pc|Mux14~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y7_N30
cyclonev_lcell_comb \display_pc|Mux14~18 (
// Equation(s):
// \display_pc|Mux14~18_combout  = ( \mem_reg|registers[25][17]~q  & ( \address_register[2]~input_o  & ( (!\address_register[0]~input_o  & (\mem_reg|registers[28][17]~q )) # (\address_register[0]~input_o  & ((\mem_reg|registers[29][17]~q ))) ) ) ) # ( 
// !\mem_reg|registers[25][17]~q  & ( \address_register[2]~input_o  & ( (!\address_register[0]~input_o  & (\mem_reg|registers[28][17]~q )) # (\address_register[0]~input_o  & ((\mem_reg|registers[29][17]~q ))) ) ) ) # ( \mem_reg|registers[25][17]~q  & ( 
// !\address_register[2]~input_o  & ( (\address_register[0]~input_o ) # (\mem_reg|registers[24][17]~q ) ) ) ) # ( !\mem_reg|registers[25][17]~q  & ( !\address_register[2]~input_o  & ( (\mem_reg|registers[24][17]~q  & !\address_register[0]~input_o ) ) ) )

	.dataa(!\mem_reg|registers[28][17]~q ),
	.datab(!\mem_reg|registers[24][17]~q ),
	.datac(!\address_register[0]~input_o ),
	.datad(!\mem_reg|registers[29][17]~q ),
	.datae(!\mem_reg|registers[25][17]~q ),
	.dataf(!\address_register[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux14~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux14~18 .extended_lut = "off";
defparam \display_pc|Mux14~18 .lut_mask = 64'h30303F3F505F505F;
defparam \display_pc|Mux14~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y14_N13
dffeas \mem_reg|registers[30][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux30~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[30][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[30][1] .is_wysiwyg = "true";
defparam \mem_reg|registers[30][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y14_N12
cyclonev_lcell_comb \display_pc|Mux14~19 (
// Equation(s):
// \display_pc|Mux14~19_combout  = ( \mem_reg|registers[26][1]~q  & ( \mem_reg|registers[27][1]~q  & ( (!\address_register[2]~input_o ) # ((!\address_register[0]~input_o  & (\mem_reg|registers[30][1]~q )) # (\address_register[0]~input_o  & 
// ((\mem_reg|registers[31][1]~q )))) ) ) ) # ( !\mem_reg|registers[26][1]~q  & ( \mem_reg|registers[27][1]~q  & ( (!\address_register[0]~input_o  & (\address_register[2]~input_o  & (\mem_reg|registers[30][1]~q ))) # (\address_register[0]~input_o  & 
// ((!\address_register[2]~input_o ) # ((\mem_reg|registers[31][1]~q )))) ) ) ) # ( \mem_reg|registers[26][1]~q  & ( !\mem_reg|registers[27][1]~q  & ( (!\address_register[0]~input_o  & ((!\address_register[2]~input_o ) # ((\mem_reg|registers[30][1]~q )))) # 
// (\address_register[0]~input_o  & (\address_register[2]~input_o  & ((\mem_reg|registers[31][1]~q )))) ) ) ) # ( !\mem_reg|registers[26][1]~q  & ( !\mem_reg|registers[27][1]~q  & ( (\address_register[2]~input_o  & ((!\address_register[0]~input_o  & 
// (\mem_reg|registers[30][1]~q )) # (\address_register[0]~input_o  & ((\mem_reg|registers[31][1]~q ))))) ) ) )

	.dataa(!\address_register[0]~input_o ),
	.datab(!\address_register[2]~input_o ),
	.datac(!\mem_reg|registers[30][1]~q ),
	.datad(!\mem_reg|registers[31][1]~q ),
	.datae(!\mem_reg|registers[26][1]~q ),
	.dataf(!\mem_reg|registers[27][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux14~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux14~19 .extended_lut = "off";
defparam \display_pc|Mux14~19 .lut_mask = 64'h02138A9B4657CEDF;
defparam \display_pc|Mux14~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y7_N51
cyclonev_lcell_comb \display_pc|Mux14~20 (
// Equation(s):
// \display_pc|Mux14~20_combout  = ( \mem_reg|registers[26][17]~q  & ( \address_register[2]~input_o  & ( (!\address_register[0]~input_o  & (\mem_reg|registers[30][17]~q )) # (\address_register[0]~input_o  & ((\mem_reg|registers[31][17]~q ))) ) ) ) # ( 
// !\mem_reg|registers[26][17]~q  & ( \address_register[2]~input_o  & ( (!\address_register[0]~input_o  & (\mem_reg|registers[30][17]~q )) # (\address_register[0]~input_o  & ((\mem_reg|registers[31][17]~q ))) ) ) ) # ( \mem_reg|registers[26][17]~q  & ( 
// !\address_register[2]~input_o  & ( (!\address_register[0]~input_o ) # (\mem_reg|registers[27][17]~q ) ) ) ) # ( !\mem_reg|registers[26][17]~q  & ( !\address_register[2]~input_o  & ( (\mem_reg|registers[27][17]~q  & \address_register[0]~input_o ) ) ) )

	.dataa(!\mem_reg|registers[27][17]~q ),
	.datab(!\mem_reg|registers[30][17]~q ),
	.datac(!\mem_reg|registers[31][17]~q ),
	.datad(!\address_register[0]~input_o ),
	.datae(!\mem_reg|registers[26][17]~q ),
	.dataf(!\address_register[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux14~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux14~20 .extended_lut = "off";
defparam \display_pc|Mux14~20 .lut_mask = 64'h0055FF55330F330F;
defparam \display_pc|Mux14~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y14_N30
cyclonev_lcell_comb \display_pc|Mux14~21 (
// Equation(s):
// \display_pc|Mux14~21_combout  = ( \sel[0]~input_o  & ( \display_pc|Mux14~20_combout  & ( (\address_register[1]~input_o ) # (\display_pc|Mux14~18_combout ) ) ) ) # ( !\sel[0]~input_o  & ( \display_pc|Mux14~20_combout  & ( (!\address_register[1]~input_o  & 
// (\display_pc|Mux14~17_combout )) # (\address_register[1]~input_o  & ((\display_pc|Mux14~19_combout ))) ) ) ) # ( \sel[0]~input_o  & ( !\display_pc|Mux14~20_combout  & ( (\display_pc|Mux14~18_combout  & !\address_register[1]~input_o ) ) ) ) # ( 
// !\sel[0]~input_o  & ( !\display_pc|Mux14~20_combout  & ( (!\address_register[1]~input_o  & (\display_pc|Mux14~17_combout )) # (\address_register[1]~input_o  & ((\display_pc|Mux14~19_combout ))) ) ) )

	.dataa(!\display_pc|Mux14~17_combout ),
	.datab(!\display_pc|Mux14~18_combout ),
	.datac(!\address_register[1]~input_o ),
	.datad(!\display_pc|Mux14~19_combout ),
	.datae(!\sel[0]~input_o ),
	.dataf(!\display_pc|Mux14~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux14~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux14~21 .extended_lut = "off";
defparam \display_pc|Mux14~21 .lut_mask = 64'h505F3030505F3F3F;
defparam \display_pc|Mux14~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y6_N35
dffeas \mem_reg|registers[17][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_reg|registers[17][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[17][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[17][1] .is_wysiwyg = "true";
defparam \mem_reg|registers[17][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y6_N14
dffeas \mem_reg|registers[17][17]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_reg|registers[17][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_reg|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[17][17]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[17][17]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_reg|registers[17][17]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y6_N21
cyclonev_lcell_comb \display_pc|Mux14~13 (
// Equation(s):
// \display_pc|Mux14~13_combout  = ( \mem_reg|registers[19][17]~q  & ( \mem_reg|registers[17][17]~DUPLICATE_q  & ( ((!\address_register[1]~input_o  & (\mem_reg|registers[17][1]~q )) # (\address_register[1]~input_o  & ((\mem_reg|registers[19][1]~q )))) # 
// (\sel[0]~input_o ) ) ) ) # ( !\mem_reg|registers[19][17]~q  & ( \mem_reg|registers[17][17]~DUPLICATE_q  & ( (!\address_register[1]~input_o  & (((\sel[0]~input_o )) # (\mem_reg|registers[17][1]~q ))) # (\address_register[1]~input_o  & 
// (((\mem_reg|registers[19][1]~q  & !\sel[0]~input_o )))) ) ) ) # ( \mem_reg|registers[19][17]~q  & ( !\mem_reg|registers[17][17]~DUPLICATE_q  & ( (!\address_register[1]~input_o  & (\mem_reg|registers[17][1]~q  & ((!\sel[0]~input_o )))) # 
// (\address_register[1]~input_o  & (((\sel[0]~input_o ) # (\mem_reg|registers[19][1]~q )))) ) ) ) # ( !\mem_reg|registers[19][17]~q  & ( !\mem_reg|registers[17][17]~DUPLICATE_q  & ( (!\sel[0]~input_o  & ((!\address_register[1]~input_o  & 
// (\mem_reg|registers[17][1]~q )) # (\address_register[1]~input_o  & ((\mem_reg|registers[19][1]~q ))))) ) ) )

	.dataa(!\mem_reg|registers[17][1]~q ),
	.datab(!\mem_reg|registers[19][1]~q ),
	.datac(!\address_register[1]~input_o ),
	.datad(!\sel[0]~input_o ),
	.datae(!\mem_reg|registers[19][17]~q ),
	.dataf(!\mem_reg|registers[17][17]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux14~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux14~13 .extended_lut = "off";
defparam \display_pc|Mux14~13 .lut_mask = 64'h5300530F53F053FF;
defparam \display_pc|Mux14~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y9_N52
dffeas \mem_reg|registers[23][1]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux30~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[23][1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[23][1]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_reg|registers[23][1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y9_N6
cyclonev_lcell_comb \display_pc|Mux14~15 (
// Equation(s):
// \display_pc|Mux14~15_combout  = ( \mem_reg|registers[23][17]~q  & ( \mem_reg|registers[23][1]~DUPLICATE_q  & ( ((!\sel[0]~input_o  & ((\mem_reg|registers[21][1]~q ))) # (\sel[0]~input_o  & (\mem_reg|registers[21][17]~q ))) # (\address_register[1]~input_o 
// ) ) ) ) # ( !\mem_reg|registers[23][17]~q  & ( \mem_reg|registers[23][1]~DUPLICATE_q  & ( (!\sel[0]~input_o  & (((\mem_reg|registers[21][1]~q ) # (\address_register[1]~input_o )))) # (\sel[0]~input_o  & (\mem_reg|registers[21][17]~q  & 
// (!\address_register[1]~input_o ))) ) ) ) # ( \mem_reg|registers[23][17]~q  & ( !\mem_reg|registers[23][1]~DUPLICATE_q  & ( (!\sel[0]~input_o  & (((!\address_register[1]~input_o  & \mem_reg|registers[21][1]~q )))) # (\sel[0]~input_o  & 
// (((\address_register[1]~input_o )) # (\mem_reg|registers[21][17]~q ))) ) ) ) # ( !\mem_reg|registers[23][17]~q  & ( !\mem_reg|registers[23][1]~DUPLICATE_q  & ( (!\address_register[1]~input_o  & ((!\sel[0]~input_o  & ((\mem_reg|registers[21][1]~q ))) # 
// (\sel[0]~input_o  & (\mem_reg|registers[21][17]~q )))) ) ) )

	.dataa(!\mem_reg|registers[21][17]~q ),
	.datab(!\sel[0]~input_o ),
	.datac(!\address_register[1]~input_o ),
	.datad(!\mem_reg|registers[21][1]~q ),
	.datae(!\mem_reg|registers[23][17]~q ),
	.dataf(!\mem_reg|registers[23][1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux14~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux14~15 .extended_lut = "off";
defparam \display_pc|Mux14~15 .lut_mask = 64'h10D013D31CDC1FDF;
defparam \display_pc|Mux14~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y6_N11
dffeas \mem_reg|registers[18][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux30~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[18][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[18][1] .is_wysiwyg = "true";
defparam \mem_reg|registers[18][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y6_N6
cyclonev_lcell_comb \display_pc|Mux14~12 (
// Equation(s):
// \display_pc|Mux14~12_combout  = ( \mem_reg|registers[18][17]~q  & ( \address_register[1]~input_o  & ( (\sel[0]~input_o ) # (\mem_reg|registers[18][1]~q ) ) ) ) # ( !\mem_reg|registers[18][17]~q  & ( \address_register[1]~input_o  & ( 
// (\mem_reg|registers[18][1]~q  & !\sel[0]~input_o ) ) ) ) # ( \mem_reg|registers[18][17]~q  & ( !\address_register[1]~input_o  & ( (!\sel[0]~input_o  & ((\mem_reg|registers[16][1]~q ))) # (\sel[0]~input_o  & (\mem_reg|registers[16][17]~q )) ) ) ) # ( 
// !\mem_reg|registers[18][17]~q  & ( !\address_register[1]~input_o  & ( (!\sel[0]~input_o  & ((\mem_reg|registers[16][1]~q ))) # (\sel[0]~input_o  & (\mem_reg|registers[16][17]~q )) ) ) )

	.dataa(!\mem_reg|registers[16][17]~q ),
	.datab(!\mem_reg|registers[18][1]~q ),
	.datac(!\sel[0]~input_o ),
	.datad(!\mem_reg|registers[16][1]~q ),
	.datae(!\mem_reg|registers[18][17]~q ),
	.dataf(!\address_register[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux14~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux14~12 .extended_lut = "off";
defparam \display_pc|Mux14~12 .lut_mask = 64'h05F505F530303F3F;
defparam \display_pc|Mux14~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y12_N48
cyclonev_lcell_comb \display_pc|Mux14~14 (
// Equation(s):
// \display_pc|Mux14~14_combout  = ( \mem_reg|registers[22][17]~q  & ( \address_register[1]~input_o  & ( (\sel[0]~input_o ) # (\mem_reg|registers[22][1]~q ) ) ) ) # ( !\mem_reg|registers[22][17]~q  & ( \address_register[1]~input_o  & ( 
// (\mem_reg|registers[22][1]~q  & !\sel[0]~input_o ) ) ) ) # ( \mem_reg|registers[22][17]~q  & ( !\address_register[1]~input_o  & ( (!\sel[0]~input_o  & ((\mem_reg|registers[20][1]~q ))) # (\sel[0]~input_o  & (\mem_reg|registers[20][17]~q )) ) ) ) # ( 
// !\mem_reg|registers[22][17]~q  & ( !\address_register[1]~input_o  & ( (!\sel[0]~input_o  & ((\mem_reg|registers[20][1]~q ))) # (\sel[0]~input_o  & (\mem_reg|registers[20][17]~q )) ) ) )

	.dataa(!\mem_reg|registers[22][1]~q ),
	.datab(!\mem_reg|registers[20][17]~q ),
	.datac(!\sel[0]~input_o ),
	.datad(!\mem_reg|registers[20][1]~q ),
	.datae(!\mem_reg|registers[22][17]~q ),
	.dataf(!\address_register[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux14~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux14~14 .extended_lut = "off";
defparam \display_pc|Mux14~14 .lut_mask = 64'h03F303F350505F5F;
defparam \display_pc|Mux14~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y6_N9
cyclonev_lcell_comb \display_pc|Mux14~16 (
// Equation(s):
// \display_pc|Mux14~16_combout  = ( \display_pc|Mux14~14_combout  & ( \address_register[0]~input_o  & ( (!\address_register[2]~input_o  & (\display_pc|Mux14~13_combout )) # (\address_register[2]~input_o  & ((\display_pc|Mux14~15_combout ))) ) ) ) # ( 
// !\display_pc|Mux14~14_combout  & ( \address_register[0]~input_o  & ( (!\address_register[2]~input_o  & (\display_pc|Mux14~13_combout )) # (\address_register[2]~input_o  & ((\display_pc|Mux14~15_combout ))) ) ) ) # ( \display_pc|Mux14~14_combout  & ( 
// !\address_register[0]~input_o  & ( (\display_pc|Mux14~12_combout ) # (\address_register[2]~input_o ) ) ) ) # ( !\display_pc|Mux14~14_combout  & ( !\address_register[0]~input_o  & ( (!\address_register[2]~input_o  & \display_pc|Mux14~12_combout ) ) ) )

	.dataa(!\display_pc|Mux14~13_combout ),
	.datab(!\display_pc|Mux14~15_combout ),
	.datac(!\address_register[2]~input_o ),
	.datad(!\display_pc|Mux14~12_combout ),
	.datae(!\display_pc|Mux14~14_combout ),
	.dataf(!\address_register[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux14~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux14~16 .extended_lut = "off";
defparam \display_pc|Mux14~16 .lut_mask = 64'h00F00FFF53535353;
defparam \display_pc|Mux14~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y15_N12
cyclonev_lcell_comb \display_pc|Mux14~2 (
// Equation(s):
// \display_pc|Mux14~2_combout  = ( \mem_reg|registers[1][17]~q  & ( \mem_reg|registers[1][1]~q  & ( \address_register[0]~input_o  ) ) ) # ( !\mem_reg|registers[1][17]~q  & ( \mem_reg|registers[1][1]~q  & ( (!\sel[0]~input_o  & \address_register[0]~input_o ) 
// ) ) ) # ( \mem_reg|registers[1][17]~q  & ( !\mem_reg|registers[1][1]~q  & ( (\sel[0]~input_o  & \address_register[0]~input_o ) ) ) )

	.dataa(!\sel[0]~input_o ),
	.datab(!\address_register[0]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\mem_reg|registers[1][17]~q ),
	.dataf(!\mem_reg|registers[1][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux14~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux14~2 .extended_lut = "off";
defparam \display_pc|Mux14~2 .lut_mask = 64'h0000111122223333;
defparam \display_pc|Mux14~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y14_N42
cyclonev_lcell_comb \display_pc|Mux14~3 (
// Equation(s):
// \display_pc|Mux14~3_combout  = ( \mem_reg|registers[5][17]~q  & ( \address_register[0]~input_o  & ( (\mem_reg|registers[5][1]~q ) # (\sel[0]~input_o ) ) ) ) # ( !\mem_reg|registers[5][17]~q  & ( \address_register[0]~input_o  & ( (!\sel[0]~input_o  & 
// \mem_reg|registers[5][1]~q ) ) ) ) # ( \mem_reg|registers[5][17]~q  & ( !\address_register[0]~input_o  & ( (!\sel[0]~input_o  & ((\mem_reg|registers[4][1]~q ))) # (\sel[0]~input_o  & (\mem_reg|registers[4][17]~q )) ) ) ) # ( !\mem_reg|registers[5][17]~q  
// & ( !\address_register[0]~input_o  & ( (!\sel[0]~input_o  & ((\mem_reg|registers[4][1]~q ))) # (\sel[0]~input_o  & (\mem_reg|registers[4][17]~q )) ) ) )

	.dataa(!\mem_reg|registers[4][17]~q ),
	.datab(!\sel[0]~input_o ),
	.datac(!\mem_reg|registers[4][1]~q ),
	.datad(!\mem_reg|registers[5][1]~q ),
	.datae(!\mem_reg|registers[5][17]~q ),
	.dataf(!\address_register[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux14~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux14~3 .extended_lut = "off";
defparam \display_pc|Mux14~3 .lut_mask = 64'h1D1D1D1D00CC33FF;
defparam \display_pc|Mux14~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y14_N18
cyclonev_lcell_comb \display_pc|Mux14~5 (
// Equation(s):
// \display_pc|Mux14~5_combout  = ( \mem_reg|registers[7][1]~DUPLICATE_q  & ( \address_register[0]~input_o  & ( (!\sel[0]~input_o ) # (\mem_reg|registers[7][17]~q ) ) ) ) # ( !\mem_reg|registers[7][1]~DUPLICATE_q  & ( \address_register[0]~input_o  & ( 
// (\sel[0]~input_o  & \mem_reg|registers[7][17]~q ) ) ) ) # ( \mem_reg|registers[7][1]~DUPLICATE_q  & ( !\address_register[0]~input_o  & ( (!\sel[0]~input_o  & ((\mem_reg|registers[6][1]~q ))) # (\sel[0]~input_o  & (\mem_reg|registers[6][17]~q )) ) ) ) # ( 
// !\mem_reg|registers[7][1]~DUPLICATE_q  & ( !\address_register[0]~input_o  & ( (!\sel[0]~input_o  & ((\mem_reg|registers[6][1]~q ))) # (\sel[0]~input_o  & (\mem_reg|registers[6][17]~q )) ) ) )

	.dataa(!\sel[0]~input_o ),
	.datab(!\mem_reg|registers[6][17]~q ),
	.datac(!\mem_reg|registers[6][1]~q ),
	.datad(!\mem_reg|registers[7][17]~q ),
	.datae(!\mem_reg|registers[7][1]~DUPLICATE_q ),
	.dataf(!\address_register[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux14~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux14~5 .extended_lut = "off";
defparam \display_pc|Mux14~5 .lut_mask = 64'h1B1B1B1B0055AAFF;
defparam \display_pc|Mux14~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y13_N33
cyclonev_lcell_comb \display_pc|Mux14~4 (
// Equation(s):
// \display_pc|Mux14~4_combout  = ( \mem_reg|registers[3][1]~q  & ( \mem_reg|registers[2][17]~q  & ( (!\sel[0]~input_o  & (((\address_register[0]~input_o ) # (\mem_reg|registers[2][1]~q )))) # (\sel[0]~input_o  & (((!\address_register[0]~input_o )) # 
// (\mem_reg|registers[3][17]~q ))) ) ) ) # ( !\mem_reg|registers[3][1]~q  & ( \mem_reg|registers[2][17]~q  & ( (!\sel[0]~input_o  & (((\mem_reg|registers[2][1]~q  & !\address_register[0]~input_o )))) # (\sel[0]~input_o  & (((!\address_register[0]~input_o )) 
// # (\mem_reg|registers[3][17]~q ))) ) ) ) # ( \mem_reg|registers[3][1]~q  & ( !\mem_reg|registers[2][17]~q  & ( (!\sel[0]~input_o  & (((\address_register[0]~input_o ) # (\mem_reg|registers[2][1]~q )))) # (\sel[0]~input_o  & (\mem_reg|registers[3][17]~q  & 
// ((\address_register[0]~input_o )))) ) ) ) # ( !\mem_reg|registers[3][1]~q  & ( !\mem_reg|registers[2][17]~q  & ( (!\sel[0]~input_o  & (((\mem_reg|registers[2][1]~q  & !\address_register[0]~input_o )))) # (\sel[0]~input_o  & (\mem_reg|registers[3][17]~q  & 
// ((\address_register[0]~input_o )))) ) ) )

	.dataa(!\sel[0]~input_o ),
	.datab(!\mem_reg|registers[3][17]~q ),
	.datac(!\mem_reg|registers[2][1]~q ),
	.datad(!\address_register[0]~input_o ),
	.datae(!\mem_reg|registers[3][1]~q ),
	.dataf(!\mem_reg|registers[2][17]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux14~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux14~4 .extended_lut = "off";
defparam \display_pc|Mux14~4 .lut_mask = 64'h0A110ABB5F115FBB;
defparam \display_pc|Mux14~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y14_N24
cyclonev_lcell_comb \display_pc|Mux14~6 (
// Equation(s):
// \display_pc|Mux14~6_combout  = ( \address_register[1]~input_o  & ( \display_pc|Mux14~4_combout  & ( (!\address_register[2]~input_o ) # (\display_pc|Mux14~5_combout ) ) ) ) # ( !\address_register[1]~input_o  & ( \display_pc|Mux14~4_combout  & ( 
// (!\address_register[2]~input_o  & (\display_pc|Mux14~2_combout )) # (\address_register[2]~input_o  & ((\display_pc|Mux14~3_combout ))) ) ) ) # ( \address_register[1]~input_o  & ( !\display_pc|Mux14~4_combout  & ( (\display_pc|Mux14~5_combout  & 
// \address_register[2]~input_o ) ) ) ) # ( !\address_register[1]~input_o  & ( !\display_pc|Mux14~4_combout  & ( (!\address_register[2]~input_o  & (\display_pc|Mux14~2_combout )) # (\address_register[2]~input_o  & ((\display_pc|Mux14~3_combout ))) ) ) )

	.dataa(!\display_pc|Mux14~2_combout ),
	.datab(!\display_pc|Mux14~3_combout ),
	.datac(!\display_pc|Mux14~5_combout ),
	.datad(!\address_register[2]~input_o ),
	.datae(!\address_register[1]~input_o ),
	.dataf(!\display_pc|Mux14~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux14~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux14~6 .extended_lut = "off";
defparam \display_pc|Mux14~6 .lut_mask = 64'h5533000F5533FF0F;
defparam \display_pc|Mux14~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y14_N30
cyclonev_lcell_comb \display_pc|Mux14~9 (
// Equation(s):
// \display_pc|Mux14~9_combout  = ( \mem_reg|registers[14][1]~DUPLICATE_q  & ( \mem_reg|registers[10][1]~DUPLICATE_q  & ( (!\address_register[0]~input_o ) # ((!\address_register[2]~input_o  & (\mem_reg|registers[11][1]~DUPLICATE_q )) # 
// (\address_register[2]~input_o  & ((\mem_reg|registers[15][1]~q )))) ) ) ) # ( !\mem_reg|registers[14][1]~DUPLICATE_q  & ( \mem_reg|registers[10][1]~DUPLICATE_q  & ( (!\address_register[0]~input_o  & (((!\address_register[2]~input_o )))) # 
// (\address_register[0]~input_o  & ((!\address_register[2]~input_o  & (\mem_reg|registers[11][1]~DUPLICATE_q )) # (\address_register[2]~input_o  & ((\mem_reg|registers[15][1]~q ))))) ) ) ) # ( \mem_reg|registers[14][1]~DUPLICATE_q  & ( 
// !\mem_reg|registers[10][1]~DUPLICATE_q  & ( (!\address_register[0]~input_o  & (((\address_register[2]~input_o )))) # (\address_register[0]~input_o  & ((!\address_register[2]~input_o  & (\mem_reg|registers[11][1]~DUPLICATE_q )) # 
// (\address_register[2]~input_o  & ((\mem_reg|registers[15][1]~q ))))) ) ) ) # ( !\mem_reg|registers[14][1]~DUPLICATE_q  & ( !\mem_reg|registers[10][1]~DUPLICATE_q  & ( (\address_register[0]~input_o  & ((!\address_register[2]~input_o  & 
// (\mem_reg|registers[11][1]~DUPLICATE_q )) # (\address_register[2]~input_o  & ((\mem_reg|registers[15][1]~q ))))) ) ) )

	.dataa(!\mem_reg|registers[11][1]~DUPLICATE_q ),
	.datab(!\mem_reg|registers[15][1]~q ),
	.datac(!\address_register[0]~input_o ),
	.datad(!\address_register[2]~input_o ),
	.datae(!\mem_reg|registers[14][1]~DUPLICATE_q ),
	.dataf(!\mem_reg|registers[10][1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux14~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux14~9 .extended_lut = "off";
defparam \display_pc|Mux14~9 .lut_mask = 64'h050305F3F503F5F3;
defparam \display_pc|Mux14~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y15_N32
dffeas \mem_reg|registers[9][1]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux30~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[9][1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[9][1]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_reg|registers[9][1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y14_N31
dffeas \mem_reg|registers[12][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxWrite|Mux30~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_reg|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg|registers[12][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg|registers[12][1] .is_wysiwyg = "true";
defparam \mem_reg|registers[12][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y15_N42
cyclonev_lcell_comb \display_pc|Mux14~7 (
// Equation(s):
// \display_pc|Mux14~7_combout  = ( \mem_reg|registers[8][1]~DUPLICATE_q  & ( \address_register[2]~input_o  & ( (!\address_register[0]~input_o  & ((\mem_reg|registers[12][1]~q ))) # (\address_register[0]~input_o  & (\mem_reg|registers[13][1]~DUPLICATE_q )) ) 
// ) ) # ( !\mem_reg|registers[8][1]~DUPLICATE_q  & ( \address_register[2]~input_o  & ( (!\address_register[0]~input_o  & ((\mem_reg|registers[12][1]~q ))) # (\address_register[0]~input_o  & (\mem_reg|registers[13][1]~DUPLICATE_q )) ) ) ) # ( 
// \mem_reg|registers[8][1]~DUPLICATE_q  & ( !\address_register[2]~input_o  & ( (!\address_register[0]~input_o ) # (\mem_reg|registers[9][1]~DUPLICATE_q ) ) ) ) # ( !\mem_reg|registers[8][1]~DUPLICATE_q  & ( !\address_register[2]~input_o  & ( 
// (\mem_reg|registers[9][1]~DUPLICATE_q  & \address_register[0]~input_o ) ) ) )

	.dataa(!\mem_reg|registers[13][1]~DUPLICATE_q ),
	.datab(!\mem_reg|registers[9][1]~DUPLICATE_q ),
	.datac(!\mem_reg|registers[12][1]~q ),
	.datad(!\address_register[0]~input_o ),
	.datae(!\mem_reg|registers[8][1]~DUPLICATE_q ),
	.dataf(!\address_register[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux14~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux14~7 .extended_lut = "off";
defparam \display_pc|Mux14~7 .lut_mask = 64'h0033FF330F550F55;
defparam \display_pc|Mux14~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y15_N33
cyclonev_lcell_comb \display_pc|Mux14~8 (
// Equation(s):
// \display_pc|Mux14~8_combout  = ( \mem_reg|registers[9][17]~q  & ( \mem_reg|registers[12][17]~DUPLICATE_q  & ( (!\address_register[0]~input_o  & (((\address_register[2]~input_o ) # (\mem_reg|registers[8][17]~DUPLICATE_q )))) # (\address_register[0]~input_o 
//  & (((!\address_register[2]~input_o )) # (\mem_reg|registers[13][17]~q ))) ) ) ) # ( !\mem_reg|registers[9][17]~q  & ( \mem_reg|registers[12][17]~DUPLICATE_q  & ( (!\address_register[0]~input_o  & (((\address_register[2]~input_o ) # 
// (\mem_reg|registers[8][17]~DUPLICATE_q )))) # (\address_register[0]~input_o  & (\mem_reg|registers[13][17]~q  & ((\address_register[2]~input_o )))) ) ) ) # ( \mem_reg|registers[9][17]~q  & ( !\mem_reg|registers[12][17]~DUPLICATE_q  & ( 
// (!\address_register[0]~input_o  & (((\mem_reg|registers[8][17]~DUPLICATE_q  & !\address_register[2]~input_o )))) # (\address_register[0]~input_o  & (((!\address_register[2]~input_o )) # (\mem_reg|registers[13][17]~q ))) ) ) ) # ( 
// !\mem_reg|registers[9][17]~q  & ( !\mem_reg|registers[12][17]~DUPLICATE_q  & ( (!\address_register[0]~input_o  & (((\mem_reg|registers[8][17]~DUPLICATE_q  & !\address_register[2]~input_o )))) # (\address_register[0]~input_o  & 
// (\mem_reg|registers[13][17]~q  & ((\address_register[2]~input_o )))) ) ) )

	.dataa(!\mem_reg|registers[13][17]~q ),
	.datab(!\mem_reg|registers[8][17]~DUPLICATE_q ),
	.datac(!\address_register[0]~input_o ),
	.datad(!\address_register[2]~input_o ),
	.datae(!\mem_reg|registers[9][17]~q ),
	.dataf(!\mem_reg|registers[12][17]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux14~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux14~8 .extended_lut = "off";
defparam \display_pc|Mux14~8 .lut_mask = 64'h30053F0530F53FF5;
defparam \display_pc|Mux14~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y14_N42
cyclonev_lcell_comb \display_pc|Mux14~10 (
// Equation(s):
// \display_pc|Mux14~10_combout  = ( \mem_reg|registers[11][17]~q  & ( \mem_reg|registers[10][17]~q  & ( (!\address_register[2]~input_o ) # ((!\address_register[0]~input_o  & (\mem_reg|registers[14][17]~q )) # (\address_register[0]~input_o  & 
// ((\mem_reg|registers[15][17]~q )))) ) ) ) # ( !\mem_reg|registers[11][17]~q  & ( \mem_reg|registers[10][17]~q  & ( (!\address_register[0]~input_o  & (((!\address_register[2]~input_o )) # (\mem_reg|registers[14][17]~q ))) # (\address_register[0]~input_o  & 
// (((\mem_reg|registers[15][17]~q  & \address_register[2]~input_o )))) ) ) ) # ( \mem_reg|registers[11][17]~q  & ( !\mem_reg|registers[10][17]~q  & ( (!\address_register[0]~input_o  & (\mem_reg|registers[14][17]~q  & ((\address_register[2]~input_o )))) # 
// (\address_register[0]~input_o  & (((!\address_register[2]~input_o ) # (\mem_reg|registers[15][17]~q )))) ) ) ) # ( !\mem_reg|registers[11][17]~q  & ( !\mem_reg|registers[10][17]~q  & ( (\address_register[2]~input_o  & ((!\address_register[0]~input_o  & 
// (\mem_reg|registers[14][17]~q )) # (\address_register[0]~input_o  & ((\mem_reg|registers[15][17]~q ))))) ) ) )

	.dataa(!\mem_reg|registers[14][17]~q ),
	.datab(!\mem_reg|registers[15][17]~q ),
	.datac(!\address_register[0]~input_o ),
	.datad(!\address_register[2]~input_o ),
	.datae(!\mem_reg|registers[11][17]~q ),
	.dataf(!\mem_reg|registers[10][17]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux14~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux14~10 .extended_lut = "off";
defparam \display_pc|Mux14~10 .lut_mask = 64'h00530F53F053FF53;
defparam \display_pc|Mux14~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y15_N6
cyclonev_lcell_comb \display_pc|Mux14~11 (
// Equation(s):
// \display_pc|Mux14~11_combout  = ( \display_pc|Mux14~10_combout  & ( \address_register[1]~input_o  & ( (\sel[0]~input_o ) # (\display_pc|Mux14~9_combout ) ) ) ) # ( !\display_pc|Mux14~10_combout  & ( \address_register[1]~input_o  & ( 
// (\display_pc|Mux14~9_combout  & !\sel[0]~input_o ) ) ) ) # ( \display_pc|Mux14~10_combout  & ( !\address_register[1]~input_o  & ( (!\sel[0]~input_o  & (\display_pc|Mux14~7_combout )) # (\sel[0]~input_o  & ((\display_pc|Mux14~8_combout ))) ) ) ) # ( 
// !\display_pc|Mux14~10_combout  & ( !\address_register[1]~input_o  & ( (!\sel[0]~input_o  & (\display_pc|Mux14~7_combout )) # (\sel[0]~input_o  & ((\display_pc|Mux14~8_combout ))) ) ) )

	.dataa(!\display_pc|Mux14~9_combout ),
	.datab(!\display_pc|Mux14~7_combout ),
	.datac(!\display_pc|Mux14~8_combout ),
	.datad(!\sel[0]~input_o ),
	.datae(!\display_pc|Mux14~10_combout ),
	.dataf(!\address_register[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux14~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux14~11 .extended_lut = "off";
defparam \display_pc|Mux14~11 .lut_mask = 64'h330F330F550055FF;
defparam \display_pc|Mux14~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y14_N36
cyclonev_lcell_comb \display_pc|Mux14~22 (
// Equation(s):
// \display_pc|Mux14~22_combout  = ( \display_pc|Mux14~11_combout  & ( \address_register[4]~input_o  & ( (!\address_register[3]~input_o  & ((\display_pc|Mux14~16_combout ))) # (\address_register[3]~input_o  & (\display_pc|Mux14~21_combout )) ) ) ) # ( 
// !\display_pc|Mux14~11_combout  & ( \address_register[4]~input_o  & ( (!\address_register[3]~input_o  & ((\display_pc|Mux14~16_combout ))) # (\address_register[3]~input_o  & (\display_pc|Mux14~21_combout )) ) ) ) # ( \display_pc|Mux14~11_combout  & ( 
// !\address_register[4]~input_o  & ( (\address_register[3]~input_o ) # (\display_pc|Mux14~6_combout ) ) ) ) # ( !\display_pc|Mux14~11_combout  & ( !\address_register[4]~input_o  & ( (\display_pc|Mux14~6_combout  & !\address_register[3]~input_o ) ) ) )

	.dataa(!\display_pc|Mux14~21_combout ),
	.datab(!\display_pc|Mux14~16_combout ),
	.datac(!\display_pc|Mux14~6_combout ),
	.datad(!\address_register[3]~input_o ),
	.datae(!\display_pc|Mux14~11_combout ),
	.dataf(!\address_register[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux14~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux14~22 .extended_lut = "off";
defparam \display_pc|Mux14~22 .lut_mask = 64'h0F000FFF33553355;
defparam \display_pc|Mux14~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y15_N33
cyclonev_lcell_comb \display_pc|Mux14~23 (
// Equation(s):
// \display_pc|Mux14~23_combout  = ( \p|pc [17] & ( \display_pc|Mux14~22_combout  & ( ((\p|pc[1]~DUPLICATE_q ) # (\sel[0]~input_o )) # (\sel[1]~input_o ) ) ) ) # ( !\p|pc [17] & ( \display_pc|Mux14~22_combout  & ( ((!\sel[0]~input_o  & \p|pc[1]~DUPLICATE_q 
// )) # (\sel[1]~input_o ) ) ) ) # ( \p|pc [17] & ( !\display_pc|Mux14~22_combout  & ( (!\sel[1]~input_o  & ((\p|pc[1]~DUPLICATE_q ) # (\sel[0]~input_o ))) ) ) ) # ( !\p|pc [17] & ( !\display_pc|Mux14~22_combout  & ( (!\sel[1]~input_o  & (!\sel[0]~input_o  & 
// \p|pc[1]~DUPLICATE_q )) ) ) )

	.dataa(gnd),
	.datab(!\sel[1]~input_o ),
	.datac(!\sel[0]~input_o ),
	.datad(!\p|pc[1]~DUPLICATE_q ),
	.datae(!\p|pc [17]),
	.dataf(!\display_pc|Mux14~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux14~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux14~23 .extended_lut = "off";
defparam \display_pc|Mux14~23 .lut_mask = 64'h00C00CCC33F33FFF;
defparam \display_pc|Mux14~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y15_N3
cyclonev_lcell_comb \display_pc|Mux14~24 (
// Equation(s):
// \display_pc|Mux14~24_combout  = ( \display_pc|Mux14~23_combout  & ( (!\display_pc|Mux14~0_combout  & ((!\display_pc|Mux14~1_combout ) # ((\ins_mem|instruction[0]~3_combout )))) # (\display_pc|Mux14~0_combout  & (!\display_pc|Mux14~1_combout  & 
// ((\ins_mem|memory~34_combout )))) ) ) # ( !\display_pc|Mux14~23_combout  & ( (!\display_pc|Mux14~0_combout  & (\display_pc|Mux14~1_combout  & (\ins_mem|instruction[0]~3_combout ))) # (\display_pc|Mux14~0_combout  & (!\display_pc|Mux14~1_combout  & 
// ((\ins_mem|memory~34_combout )))) ) )

	.dataa(!\display_pc|Mux14~0_combout ),
	.datab(!\display_pc|Mux14~1_combout ),
	.datac(!\ins_mem|instruction[0]~3_combout ),
	.datad(!\ins_mem|memory~34_combout ),
	.datae(gnd),
	.dataf(!\display_pc|Mux14~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|Mux14~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|Mux14~24 .extended_lut = "off";
defparam \display_pc|Mux14~24 .lut_mask = 64'h024602468ACE8ACE;
defparam \display_pc|Mux14~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y15_N39
cyclonev_lcell_comb \display_pc|display3|WideOr6~0 (
// Equation(s):
// \display_pc|display3|WideOr6~0_combout  = (!\display_pc|Mux13~22_combout  & (\display_pc|Mux15~22_combout  & (!\display_pc|Mux12~0_combout  $ (\display_pc|Mux14~24_combout )))) # (\display_pc|Mux13~22_combout  & (!\display_pc|Mux14~24_combout  & 
// (!\display_pc|Mux15~22_combout  $ (\display_pc|Mux12~0_combout ))))

	.dataa(!\display_pc|Mux15~22_combout ),
	.datab(!\display_pc|Mux13~22_combout ),
	.datac(!\display_pc|Mux12~0_combout ),
	.datad(!\display_pc|Mux14~24_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|display3|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|display3|WideOr6~0 .extended_lut = "off";
defparam \display_pc|display3|WideOr6~0 .lut_mask = 64'h6104610461046104;
defparam \display_pc|display3|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y15_N42
cyclonev_lcell_comb \display_pc|display3|WideOr5~0 (
// Equation(s):
// \display_pc|display3|WideOr5~0_combout  = (!\display_pc|Mux12~0_combout  & (\display_pc|Mux13~22_combout  & (!\display_pc|Mux15~22_combout  $ (!\display_pc|Mux14~24_combout )))) # (\display_pc|Mux12~0_combout  & ((!\display_pc|Mux15~22_combout  & 
// ((\display_pc|Mux13~22_combout ))) # (\display_pc|Mux15~22_combout  & (\display_pc|Mux14~24_combout ))))

	.dataa(!\display_pc|Mux15~22_combout ),
	.datab(!\display_pc|Mux12~0_combout ),
	.datac(!\display_pc|Mux14~24_combout ),
	.datad(!\display_pc|Mux13~22_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|display3|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|display3|WideOr5~0 .extended_lut = "off";
defparam \display_pc|display3|WideOr5~0 .lut_mask = 64'h016B016B016B016B;
defparam \display_pc|display3|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y15_N12
cyclonev_lcell_comb \display_pc|display3|WideOr4~0 (
// Equation(s):
// \display_pc|display3|WideOr4~0_combout  = ( \display_pc|Mux12~0_combout  & ( (\display_pc|Mux13~22_combout  & ((!\display_pc|Mux15~22_combout ) # (\display_pc|Mux14~24_combout ))) ) ) # ( !\display_pc|Mux12~0_combout  & ( (!\display_pc|Mux15~22_combout  & 
// (!\display_pc|Mux13~22_combout  & \display_pc|Mux14~24_combout )) ) )

	.dataa(!\display_pc|Mux15~22_combout ),
	.datab(!\display_pc|Mux13~22_combout ),
	.datac(!\display_pc|Mux14~24_combout ),
	.datad(gnd),
	.datae(!\display_pc|Mux12~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|display3|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|display3|WideOr4~0 .extended_lut = "off";
defparam \display_pc|display3|WideOr4~0 .lut_mask = 64'h0808232308082323;
defparam \display_pc|display3|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y15_N36
cyclonev_lcell_comb \display_pc|display3|WideOr3~0 (
// Equation(s):
// \display_pc|display3|WideOr3~0_combout  = (!\display_pc|Mux14~24_combout  & (!\display_pc|Mux12~0_combout  & (!\display_pc|Mux15~22_combout  $ (!\display_pc|Mux13~22_combout )))) # (\display_pc|Mux14~24_combout  & ((!\display_pc|Mux15~22_combout  & 
// (!\display_pc|Mux13~22_combout  & \display_pc|Mux12~0_combout )) # (\display_pc|Mux15~22_combout  & (\display_pc|Mux13~22_combout ))))

	.dataa(!\display_pc|Mux15~22_combout ),
	.datab(!\display_pc|Mux13~22_combout ),
	.datac(!\display_pc|Mux14~24_combout ),
	.datad(!\display_pc|Mux12~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|display3|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|display3|WideOr3~0 .extended_lut = "off";
defparam \display_pc|display3|WideOr3~0 .lut_mask = 64'h6109610961096109;
defparam \display_pc|display3|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y15_N45
cyclonev_lcell_comb \display_pc|display3|WideOr2~0 (
// Equation(s):
// \display_pc|display3|WideOr2~0_combout  = (!\display_pc|Mux14~24_combout  & ((!\display_pc|Mux13~22_combout  & (\display_pc|Mux15~22_combout )) # (\display_pc|Mux13~22_combout  & ((!\display_pc|Mux12~0_combout ))))) # (\display_pc|Mux14~24_combout  & 
// (\display_pc|Mux15~22_combout  & (!\display_pc|Mux12~0_combout )))

	.dataa(!\display_pc|Mux15~22_combout ),
	.datab(!\display_pc|Mux12~0_combout ),
	.datac(!\display_pc|Mux13~22_combout ),
	.datad(!\display_pc|Mux14~24_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|display3|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|display3|WideOr2~0 .extended_lut = "off";
defparam \display_pc|display3|WideOr2~0 .lut_mask = 64'h5C445C445C445C44;
defparam \display_pc|display3|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y15_N18
cyclonev_lcell_comb \display_pc|display3|WideOr1~0 (
// Equation(s):
// \display_pc|display3|WideOr1~0_combout  = (!\display_pc|Mux15~22_combout  & (!\display_pc|Mux12~0_combout  & (\display_pc|Mux14~24_combout  & !\display_pc|Mux13~22_combout ))) # (\display_pc|Mux15~22_combout  & (!\display_pc|Mux12~0_combout  $ 
// (((!\display_pc|Mux14~24_combout  & \display_pc|Mux13~22_combout )))))

	.dataa(!\display_pc|Mux15~22_combout ),
	.datab(!\display_pc|Mux12~0_combout ),
	.datac(!\display_pc|Mux14~24_combout ),
	.datad(!\display_pc|Mux13~22_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|display3|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|display3|WideOr1~0 .extended_lut = "off";
defparam \display_pc|display3|WideOr1~0 .lut_mask = 64'h4C144C144C144C14;
defparam \display_pc|display3|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y15_N21
cyclonev_lcell_comb \display_pc|display3|WideOr0~0 (
// Equation(s):
// \display_pc|display3|WideOr0~0_combout  = (!\display_pc|Mux15~22_combout  & ((!\display_pc|Mux12~0_combout  $ (!\display_pc|Mux13~22_combout )) # (\display_pc|Mux14~24_combout ))) # (\display_pc|Mux15~22_combout  & ((!\display_pc|Mux13~22_combout  $ 
// (!\display_pc|Mux14~24_combout )) # (\display_pc|Mux12~0_combout )))

	.dataa(!\display_pc|Mux15~22_combout ),
	.datab(!\display_pc|Mux12~0_combout ),
	.datac(!\display_pc|Mux13~22_combout ),
	.datad(!\display_pc|Mux14~24_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_pc|display3|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_pc|display3|WideOr0~0 .extended_lut = "off";
defparam \display_pc|display3|WideOr0~0 .lut_mask = 64'h3DFB3DFB3DFB3DFB;
defparam \display_pc|display3|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y30_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
