// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version"

// DATE "08/18/2022 16:00:54"

// 
// Device: Altera EP4CE10F17C8 Package FBGA256
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module page_rd_top (
	altera_reserved_tms,
	altera_reserved_tck,
	altera_reserved_tdi,
	altera_reserved_tdo,
	clk,
	rst_n,
	sda,
	scl,
	q);
input 	altera_reserved_tms;
input 	altera_reserved_tck;
input 	altera_reserved_tdi;
output 	altera_reserved_tdo;
input 	clk;
input 	rst_n;
inout 	sda;
output 	scl;
output 	[7:0] q;

// Design Ports Information
// scl	=>  Location: PIN_L2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[0]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[1]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[2]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[3]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[4]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[5]	=>  Location: PIN_D8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[6]	=>  Location: PIN_E8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[7]	=>  Location: PIN_B9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sda	=>  Location: PIN_L4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rst_n	=>  Location: PIN_N1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_E1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tms	=>  Location: PIN_J5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tck	=>  Location: PIN_H3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tdi	=>  Location: PIN_H4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tdo	=>  Location: PIN_J4,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("page_rd_min_1200mv_0c_v_fast.sdo");
// synopsys translate_on

wire \page_rd_dut|Add1~12_combout ;
wire \page_rd_dut|Add1~14_combout ;
wire \page_rd_dut|Add1~16_combout ;
wire \page_rd_dut|Add1~22_combout ;
wire \page_rd_dut|Add1~24_combout ;
wire \page_rd_dut|Add1~26_combout ;
wire \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ;
wire \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ;
wire \page_rd_dut|rd_en~0_combout ;
wire \page_rd_dut|always1~3_combout ;
wire \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2_combout ;
wire \page_rd_dut|state.ADDR_LOW~q ;
wire \page_rd_dut|cnt[1]~0_combout ;
wire \page_rd_dut|Selector27~0_combout ;
wire \page_rd_dut|Selector9~2_combout ;
wire \page_rd_dut|Selector9~4_combout ;
wire \page_rd_dut|state.ACK2~q ;
wire \page_rd_dut|data~0_combout ;
wire \page_rd_dut|Add1~37_combout ;
wire \page_rd_dut|Add1~38_combout ;
wire \page_rd_dut|Add1~41_combout ;
wire \page_rd_dut|Selector4~0_combout ;
wire \page_rd_dut|data[1]~2_combout ;
wire \page_rd_dut|data[1]~3_combout ;
wire \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~6_combout ;
wire \page_rd_dut|always1~6_combout ;
wire \page_rd_dut|Selector0~2_combout ;
wire \page_rd_dut|Selector0~3_combout ;
wire \page_rd_dut|Selector0~6_combout ;
wire \page_rd_dut|Selector1~1_combout ;
wire \page_rd_dut|Selector1~4_combout ;
wire \page_rd_dut|Selector1~5_combout ;
wire \page_rd_dut|Selector15~0_combout ;
wire \page_rd_dut|Selector14~0_combout ;
wire \page_rd_dut|Add1~46_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~12 ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~11_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~14 ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~13_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~16 ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~15_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~19 ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~18_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~20_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~7_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~17_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1]~15_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~22_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~23_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~16_combout ;
wire \auto_hub|~GND~combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]~feeder_combout ;
wire \clk~input_o ;
wire \my_pll_dut|altpll_component|auto_generated|wire_pll1_fbout ;
wire \my_pll_dut|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ;
wire \page_rd_dut|scl~0_combout ;
wire \my_pll_dut|altpll_component|auto_generated|wire_pll1_locked ;
wire \my_pll_dut|altpll_component|auto_generated|pll_lock_sync~feeder_combout ;
wire \rst_n~input_o ;
wire \my_pll_dut|altpll_component|auto_generated|pll_lock_sync~q ;
wire \my_pll_dut|altpll_component|auto_generated|locked~combout ;
wire \my_pll_dut|altpll_component|auto_generated|locked~clkctrl_outclk ;
wire \page_rd_dut|scl~q ;
wire \page_rd_dut|always1~1_combout ;
wire \page_rd_dut|Selector29~0_combout ;
wire \sda~input_o ;
wire \page_rd_dut|rd_en~1_combout ;
wire \page_rd_dut|Selector22~0_combout ;
wire \page_rd_dut|state.RD_ACK~q ;
wire \page_rd_dut|Selector16~0_combout ;
wire \page_rd_dut|state.ACK3~q ;
wire \page_rd_dut|Selector17~0_combout ;
wire \page_rd_dut|state.START_READY~q ;
wire \page_rd_dut|Selector18~0_combout ;
wire \page_rd_dut|state.RD_START~q ;
wire \page_rd_dut|Selector19~0_combout ;
wire \page_rd_dut|state.RD_CTRL~q ;
wire \page_rd_dut|Selector20~0_combout ;
wire \page_rd_dut|state.ACK4~q ;
wire \page_rd_dut|Selector21~1_combout ;
wire \page_rd_dut|Add1~42_combout ;
wire \page_rd_dut|rd_cnt[13]~2_combout ;
wire \page_rd_dut|Add1~43_combout ;
wire \page_rd_dut|Add1~11 ;
wire \page_rd_dut|Add1~13 ;
wire \page_rd_dut|Add1~15 ;
wire \page_rd_dut|Add1~17 ;
wire \page_rd_dut|Add1~19 ;
wire \page_rd_dut|Add1~20_combout ;
wire \page_rd_dut|Add1~39_combout ;
wire \page_rd_dut|Add1~21 ;
wire \page_rd_dut|Add1~23 ;
wire \page_rd_dut|Add1~25 ;
wire \page_rd_dut|Add1~27 ;
wire \page_rd_dut|Add1~28_combout ;
wire \page_rd_dut|Add1~45_combout ;
wire \page_rd_dut|Add1~29 ;
wire \page_rd_dut|Add1~30_combout ;
wire \page_rd_dut|Add1~44_combout ;
wire \page_rd_dut|Add1~31 ;
wire \page_rd_dut|Add1~32_combout ;
wire \page_rd_dut|rd_cnt[13]~3_combout ;
wire \page_rd_dut|Add1~6_combout ;
wire \page_rd_dut|Add1~36_combout ;
wire \page_rd_dut|Add1~7 ;
wire \page_rd_dut|Add1~8_combout ;
wire \page_rd_dut|Add1~35_combout ;
wire \page_rd_dut|Add1~9 ;
wire \page_rd_dut|Add1~10_combout ;
wire \page_rd_dut|Add1~34_combout ;
wire \page_rd_dut|always1~2_combout ;
wire \page_rd_dut|Add1~18_combout ;
wire \page_rd_dut|Add1~40_combout ;
wire \page_rd_dut|always1~4_combout ;
wire \page_rd_dut|always1~5_combout ;
wire \page_rd_dut|Selector21~0_combout ;
wire \page_rd_dut|Selector21~2_combout ;
wire \page_rd_dut|state.RD_DATA~q ;
wire \page_rd_dut|Selector12~0_combout ;
wire \page_rd_dut|state.ACK1~q ;
wire \page_rd_dut|Selector10~0_combout ;
wire \page_rd_dut|Selector10~1_combout ;
wire \page_rd_dut|state.S0~q ;
wire \page_rd_dut|Selector11~0_combout ;
wire \page_rd_dut|state.CONTROL_BYTE~q ;
wire \page_rd_dut|cnt[1]~1_combout ;
wire \page_rd_dut|cnt[1]~2_combout ;
wire \page_rd_dut|Selector26~0_combout ;
wire \page_rd_dut|Selector28~0_combout ;
wire \page_rd_dut|Add0~0_combout ;
wire \page_rd_dut|cnt[3]~3_combout ;
wire \page_rd_dut|Equal0~0_combout ;
wire \page_rd_dut|always1~0_combout ;
wire \page_rd_dut|Selector0~0_combout ;
wire \page_rd_dut|Selector0~1_combout ;
wire \page_rd_dut|Selector0~4_combout ;
wire \page_rd_dut|en~0_combout ;
wire \page_rd_dut|Selector13~0_combout ;
wire \page_rd_dut|state.ADDR_HIGH~q ;
wire \page_rd_dut|Selector9~8_combout ;
wire \page_rd_dut|Selector0~5_combout ;
wire \page_rd_dut|Selector0~7_combout ;
wire \page_rd_dut|sda_buff~q ;
wire \page_rd_dut|Selector23~0_combout ;
wire \page_rd_dut|Selector23~1_combout ;
wire \page_rd_dut|state.NO_ACK~q ;
wire \page_rd_dut|Selector24~0_combout ;
wire \page_rd_dut|state.STOP_READY~q ;
wire \page_rd_dut|state.STOP~0_combout ;
wire \page_rd_dut|state.STOP~q ;
wire \page_rd_dut|WideOr1~0_combout ;
wire \page_rd_dut|Selector1~0_combout ;
wire \page_rd_dut|Selector1~2_combout ;
wire \page_rd_dut|Selector1~3_combout ;
wire \page_rd_dut|Selector1~6_combout ;
wire \page_rd_dut|en~q ;
wire \altera_reserved_tck~input_o ;
wire \altera_reserved_tdi~input_o ;
wire \altera_internal_jtag~TMSUTAP ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3_combout ;
wire \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~13_combout ;
wire \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~14 ;
wire \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~16_combout ;
wire \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~17 ;
wire \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~18_combout ;
wire \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~19 ;
wire \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~20_combout ;
wire \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~21 ;
wire \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~22_combout ;
wire \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~23 ;
wire \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~24_combout ;
wire \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~25 ;
wire \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~26_combout ;
wire \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~27 ;
wire \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~28_combout ;
wire \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~29 ;
wire \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~30_combout ;
wire \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~31 ;
wire \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~32_combout ;
wire \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~33 ;
wire \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~34_combout ;
wire \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~35 ;
wire \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~36_combout ;
wire \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~37 ;
wire \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]~38_combout ;
wire \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg~q ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ;
wire \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~0_combout ;
wire \~QIC_CREATED_GND~I_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~4_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~q ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q ;
wire \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ;
wire \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1_combout ;
wire \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ;
wire \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0_combout ;
wire \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1_combout ;
wire \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2_combout ;
wire \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~15_combout ;
wire \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder_combout ;
wire \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout ;
wire \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~9_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ;
wire \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~6_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q ;
wire \page_rd_dut|rd_en~2_combout ;
wire \page_rd_dut|rd_en~q ;
wire \page_rd_dut|rd_en~clkctrl_outclk ;
wire \altera_internal_jtag~TCKUTAP ;
wire \altera_internal_jtag~TCKUTAPclkctrl_outclk ;
wire \page_rd_dut|Selector9~3_combout ;
wire \page_rd_dut|Selector9~5_combout ;
wire \page_rd_dut|Selector9~6_combout ;
wire \page_rd_dut|Selector9~1_combout ;
wire \page_rd_dut|Selector9~7_combout ;
wire \page_rd_dut|Selector9~0_combout ;
wire \page_rd_dut|Selector9~9_combout ;
wire \page_rd_dut|rd_data[0]~feeder_combout ;
wire \address[0]~36_combout ;
wire \address[1]~12_combout ;
wire \address[1]~13 ;
wire \address[2]~14_combout ;
wire \address[2]~15 ;
wire \address[3]~16_combout ;
wire \address[3]~17 ;
wire \address[4]~18_combout ;
wire \address[4]~19 ;
wire \address[5]~20_combout ;
wire \address[5]~21 ;
wire \address[6]~22_combout ;
wire \address[6]~23 ;
wire \address[7]~24_combout ;
wire \address[7]~25 ;
wire \address[8]~26_combout ;
wire \address[8]~27 ;
wire \address[9]~28_combout ;
wire \address[9]~29 ;
wire \address[10]~30_combout ;
wire \address[10]~31 ;
wire \address[11]~32_combout ;
wire \address[11]~33 ;
wire \address[12]~34_combout ;
wire \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ;
wire \page_rd_dut|Selector8~0_combout ;
wire \page_rd_dut|data[1]~1_combout ;
wire \page_rd_dut|data[1]~4_combout ;
wire \page_rd_dut|Selector7~0_combout ;
wire \page_rd_dut|Selector6~0_combout ;
wire \page_rd_dut|rd_data[3]~feeder_combout ;
wire \page_rd_dut|Selector5~0_combout ;
wire \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ;
wire \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~1_combout ;
wire \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout ;
wire \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout ;
wire \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout ;
wire \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ;
wire \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|tdo~0_combout ;
wire \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal~combout ;
wire \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~11_combout ;
wire \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout ;
wire \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~7_combout ;
wire \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~8_combout ;
wire \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|Add0~1_combout ;
wire \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~10_combout ;
wire \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|Add0~0_combout ;
wire \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~9_combout ;
wire \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~2_combout ;
wire \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~6_combout ;
wire \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~7_combout ;
wire \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0]~1_combout ;
wire \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~5_combout ;
wire \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~3_combout ;
wire \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~4_combout ;
wire \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~0_combout ;
wire \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|tdo~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~q ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~8 ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~9_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~7_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~17_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~4_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~18_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~10 ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~12 ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~13_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~14 ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~15_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~8_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~5_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~6_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~9_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~11_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~11_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~q ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell_combout ;
wire \altera_internal_jtag~TDIUTAP ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~4_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~7_combout ;
wire \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~8_combout ;
wire \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~q ;
wire \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ;
wire \page_rd_dut|Selector4~1_combout ;
wire \page_rd_dut|rd_data[5]~feeder_combout ;
wire \page_rd_dut|Selector3~0_combout ;
wire \page_rd_dut|rd_data[6]~feeder_combout ;
wire \page_rd_dut|Selector2~0_combout ;
wire \page_rd_dut|rd_data[7]~feeder_combout ;
wire \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ;
wire \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ;
wire \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ;
wire \altera_reserved_tms~input_o ;
wire \altera_internal_jtag~TDO ;
wire [3:0] \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter ;
wire [3:0] \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR ;
wire [12:0] \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg ;
wire [13:0] \page_rd_dut|rd_cnt ;
wire [7:0] \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|q_a ;
wire [7:0] \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg ;
wire [7:0] \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|q_b ;
wire [3:0] \page_rd_dut|cnt ;
wire [4:0] \my_pll_dut|altpll_component|auto_generated|wire_pll1_clk ;
wire [7:0] \page_rd_dut|data ;
wire [7:0] \page_rd_dut|rd_data ;
wire [3:0] \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg ;
wire [3:0] \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg ;
wire [4:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg ;
wire [9:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg ;
wire [5:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg ;
wire [3:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg ;
wire [3:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg ;
wire [2:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg ;
wire [3:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg ;
wire [3:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg ;
wire [2:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt ;
wire [15:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state ;
wire [4:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter ;
wire [3:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR ;
wire [12:0] address;

wire [0:0] \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus ;
wire [0:0] \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus ;
wire [0:0] \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTADATAOUT_bus ;
wire [0:0] \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBDATAOUT_bus ;
wire [0:0] \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus ;
wire [0:0] \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus ;
wire [0:0] \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTADATAOUT_bus ;
wire [0:0] \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBDATAOUT_bus ;
wire [0:0] \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus ;
wire [0:0] \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus ;
wire [0:0] \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAOUT_bus ;
wire [0:0] \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAOUT_bus ;
wire [0:0] \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAOUT_bus ;
wire [0:0] \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAOUT_bus ;
wire [0:0] \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTADATAOUT_bus ;
wire [0:0] \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTBDATAOUT_bus ;
wire [4:0] \my_pll_dut|altpll_component|auto_generated|pll1_CLK_bus ;

assign \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|q_a [0] = \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [0];

assign \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|q_b [0] = \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [0];

assign \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|q_a [1] = \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTADATAOUT_bus [0];

assign \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|q_b [1] = \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBDATAOUT_bus [0];

assign \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|q_a [2] = \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus [0];

assign \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|q_b [2] = \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus [0];

assign \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|q_a [3] = \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTADATAOUT_bus [0];

assign \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|q_b [3] = \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBDATAOUT_bus [0];

assign \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|q_a [4] = \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus [0];

assign \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|q_b [4] = \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus [0];

assign \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|q_a [5] = \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAOUT_bus [0];

assign \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|q_b [5] = \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAOUT_bus [0];

assign \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|q_a [6] = \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAOUT_bus [0];

assign \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|q_b [6] = \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAOUT_bus [0];

assign \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|q_a [7] = \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTADATAOUT_bus [0];

assign \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|q_b [7] = \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTBDATAOUT_bus [0];

assign \my_pll_dut|altpll_component|auto_generated|wire_pll1_clk [0] = \my_pll_dut|altpll_component|auto_generated|pll1_CLK_bus [0];
assign \my_pll_dut|altpll_component|auto_generated|wire_pll1_clk [1] = \my_pll_dut|altpll_component|auto_generated|pll1_CLK_bus [1];
assign \my_pll_dut|altpll_component|auto_generated|wire_pll1_clk [2] = \my_pll_dut|altpll_component|auto_generated|pll1_CLK_bus [2];
assign \my_pll_dut|altpll_component|auto_generated|wire_pll1_clk [3] = \my_pll_dut|altpll_component|auto_generated|pll1_CLK_bus [3];
assign \my_pll_dut|altpll_component|auto_generated|wire_pll1_clk [4] = \my_pll_dut|altpll_component|auto_generated|pll1_CLK_bus [4];

// Location: LCCOMB_X12_Y17_N10
cycloneive_lcell_comb \page_rd_dut|Add1~12 (
// Equation(s):
// \page_rd_dut|Add1~12_combout  = (\page_rd_dut|rd_cnt [3] & (!\page_rd_dut|Add1~11 )) # (!\page_rd_dut|rd_cnt [3] & ((\page_rd_dut|Add1~11 ) # (GND)))
// \page_rd_dut|Add1~13  = CARRY((!\page_rd_dut|Add1~11 ) # (!\page_rd_dut|rd_cnt [3]))

	.dataa(gnd),
	.datab(\page_rd_dut|rd_cnt [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\page_rd_dut|Add1~11 ),
	.combout(\page_rd_dut|Add1~12_combout ),
	.cout(\page_rd_dut|Add1~13 ));
// synopsys translate_off
defparam \page_rd_dut|Add1~12 .lut_mask = 16'h3C3F;
defparam \page_rd_dut|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N12
cycloneive_lcell_comb \page_rd_dut|Add1~14 (
// Equation(s):
// \page_rd_dut|Add1~14_combout  = (\page_rd_dut|rd_cnt [4] & (\page_rd_dut|Add1~13  $ (GND))) # (!\page_rd_dut|rd_cnt [4] & (!\page_rd_dut|Add1~13  & VCC))
// \page_rd_dut|Add1~15  = CARRY((\page_rd_dut|rd_cnt [4] & !\page_rd_dut|Add1~13 ))

	.dataa(gnd),
	.datab(\page_rd_dut|rd_cnt [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\page_rd_dut|Add1~13 ),
	.combout(\page_rd_dut|Add1~14_combout ),
	.cout(\page_rd_dut|Add1~15 ));
// synopsys translate_off
defparam \page_rd_dut|Add1~14 .lut_mask = 16'hC30C;
defparam \page_rd_dut|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N14
cycloneive_lcell_comb \page_rd_dut|Add1~16 (
// Equation(s):
// \page_rd_dut|Add1~16_combout  = (\page_rd_dut|rd_cnt [5] & (!\page_rd_dut|Add1~15 )) # (!\page_rd_dut|rd_cnt [5] & ((\page_rd_dut|Add1~15 ) # (GND)))
// \page_rd_dut|Add1~17  = CARRY((!\page_rd_dut|Add1~15 ) # (!\page_rd_dut|rd_cnt [5]))

	.dataa(\page_rd_dut|rd_cnt [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\page_rd_dut|Add1~15 ),
	.combout(\page_rd_dut|Add1~16_combout ),
	.cout(\page_rd_dut|Add1~17 ));
// synopsys translate_off
defparam \page_rd_dut|Add1~16 .lut_mask = 16'h5A5F;
defparam \page_rd_dut|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N20
cycloneive_lcell_comb \page_rd_dut|Add1~22 (
// Equation(s):
// \page_rd_dut|Add1~22_combout  = (\page_rd_dut|rd_cnt [8] & (\page_rd_dut|Add1~21  $ (GND))) # (!\page_rd_dut|rd_cnt [8] & (!\page_rd_dut|Add1~21  & VCC))
// \page_rd_dut|Add1~23  = CARRY((\page_rd_dut|rd_cnt [8] & !\page_rd_dut|Add1~21 ))

	.dataa(\page_rd_dut|rd_cnt [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\page_rd_dut|Add1~21 ),
	.combout(\page_rd_dut|Add1~22_combout ),
	.cout(\page_rd_dut|Add1~23 ));
// synopsys translate_off
defparam \page_rd_dut|Add1~22 .lut_mask = 16'hA50A;
defparam \page_rd_dut|Add1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N22
cycloneive_lcell_comb \page_rd_dut|Add1~24 (
// Equation(s):
// \page_rd_dut|Add1~24_combout  = (\page_rd_dut|rd_cnt [9] & (!\page_rd_dut|Add1~23 )) # (!\page_rd_dut|rd_cnt [9] & ((\page_rd_dut|Add1~23 ) # (GND)))
// \page_rd_dut|Add1~25  = CARRY((!\page_rd_dut|Add1~23 ) # (!\page_rd_dut|rd_cnt [9]))

	.dataa(\page_rd_dut|rd_cnt [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\page_rd_dut|Add1~23 ),
	.combout(\page_rd_dut|Add1~24_combout ),
	.cout(\page_rd_dut|Add1~25 ));
// synopsys translate_off
defparam \page_rd_dut|Add1~24 .lut_mask = 16'h5A5F;
defparam \page_rd_dut|Add1~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N24
cycloneive_lcell_comb \page_rd_dut|Add1~26 (
// Equation(s):
// \page_rd_dut|Add1~26_combout  = (\page_rd_dut|rd_cnt [10] & (\page_rd_dut|Add1~25  $ (GND))) # (!\page_rd_dut|rd_cnt [10] & (!\page_rd_dut|Add1~25  & VCC))
// \page_rd_dut|Add1~27  = CARRY((\page_rd_dut|rd_cnt [10] & !\page_rd_dut|Add1~25 ))

	.dataa(\page_rd_dut|rd_cnt [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\page_rd_dut|Add1~25 ),
	.combout(\page_rd_dut|Add1~26_combout ),
	.cout(\page_rd_dut|Add1~27 ));
// synopsys translate_off
defparam \page_rd_dut|Add1~26 .lut_mask = 16'hA50A;
defparam \page_rd_dut|Add1~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y17_N17
dffeas \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out .is_wysiwyg = "true";
defparam \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y17_N13
dffeas \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] .is_wysiwyg = "true";
defparam \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N16
cycloneive_lcell_comb \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 (
	.dataa(gnd),
	.datab(\altera_internal_jtag~TDIUTAP ),
	.datac(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q ),
	.cin(gnd),
	.combout(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 .lut_mask = 16'hCCF0;
defparam \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y15_N21
dffeas \page_rd_dut|cnt[2] (
	.clk(\my_pll_dut|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\page_rd_dut|Selector27~0_combout ),
	.asdata(vcc),
	.clrn(!\my_pll_dut|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\page_rd_dut|cnt[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\page_rd_dut|cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \page_rd_dut|cnt[2] .is_wysiwyg = "true";
defparam \page_rd_dut|cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N10
cycloneive_lcell_comb \page_rd_dut|rd_en~0 (
// Equation(s):
// \page_rd_dut|rd_en~0_combout  = (!\page_rd_dut|state.RD_ACK~q  & (\page_rd_dut|state.RD_DATA~q  & (\page_rd_dut|always1~0_combout  & !\page_rd_dut|always1~1_combout )))

	.dataa(\page_rd_dut|state.RD_ACK~q ),
	.datab(\page_rd_dut|state.RD_DATA~q ),
	.datac(\page_rd_dut|always1~0_combout ),
	.datad(\page_rd_dut|always1~1_combout ),
	.cin(gnd),
	.combout(\page_rd_dut|rd_en~0_combout ),
	.cout());
// synopsys translate_off
defparam \page_rd_dut|rd_en~0 .lut_mask = 16'h0040;
defparam \page_rd_dut|rd_en~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y17_N3
dffeas \page_rd_dut|rd_cnt[10] (
	.clk(\my_pll_dut|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\page_rd_dut|Add1~46_combout ),
	.asdata(vcc),
	.clrn(!\my_pll_dut|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\page_rd_dut|rd_cnt[13]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\page_rd_dut|rd_cnt [10]),
	.prn(vcc));
// synopsys translate_off
defparam \page_rd_dut|rd_cnt[10] .is_wysiwyg = "true";
defparam \page_rd_dut|rd_cnt[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y17_N21
dffeas \page_rd_dut|rd_cnt[9] (
	.clk(\my_pll_dut|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\page_rd_dut|Add1~37_combout ),
	.asdata(vcc),
	.clrn(!\my_pll_dut|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\page_rd_dut|rd_cnt[13]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\page_rd_dut|rd_cnt [9]),
	.prn(vcc));
// synopsys translate_off
defparam \page_rd_dut|rd_cnt[9] .is_wysiwyg = "true";
defparam \page_rd_dut|rd_cnt[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y17_N7
dffeas \page_rd_dut|rd_cnt[8] (
	.clk(\my_pll_dut|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\page_rd_dut|Add1~38_combout ),
	.asdata(vcc),
	.clrn(!\my_pll_dut|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\page_rd_dut|rd_cnt[13]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\page_rd_dut|rd_cnt [8]),
	.prn(vcc));
// synopsys translate_off
defparam \page_rd_dut|rd_cnt[8] .is_wysiwyg = "true";
defparam \page_rd_dut|rd_cnt[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N26
cycloneive_lcell_comb \page_rd_dut|always1~3 (
// Equation(s):
// \page_rd_dut|always1~3_combout  = (!\page_rd_dut|rd_cnt [8] & (!\page_rd_dut|rd_cnt [9] & (!\page_rd_dut|rd_cnt [7] & !\page_rd_dut|rd_cnt [10])))

	.dataa(\page_rd_dut|rd_cnt [8]),
	.datab(\page_rd_dut|rd_cnt [9]),
	.datac(\page_rd_dut|rd_cnt [7]),
	.datad(\page_rd_dut|rd_cnt [10]),
	.cin(gnd),
	.combout(\page_rd_dut|always1~3_combout ),
	.cout());
// synopsys translate_off
defparam \page_rd_dut|always1~3 .lut_mask = 16'h0001;
defparam \page_rd_dut|always1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y17_N31
dffeas \page_rd_dut|rd_cnt[5] (
	.clk(\my_pll_dut|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\page_rd_dut|Add1~41_combout ),
	.asdata(vcc),
	.clrn(!\my_pll_dut|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\page_rd_dut|rd_cnt[13]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\page_rd_dut|rd_cnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \page_rd_dut|rd_cnt[5] .is_wysiwyg = "true";
defparam \page_rd_dut|rd_cnt[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N12
cycloneive_lcell_comb \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2 (
	.dataa(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datab(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datac(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datad(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.cin(gnd),
	.combout(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2 .lut_mask = 16'h43C3;
defparam \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y15_N31
dffeas \page_rd_dut|state.ADDR_LOW (
	.clk(\my_pll_dut|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\page_rd_dut|Selector15~0_combout ),
	.asdata(vcc),
	.clrn(!\my_pll_dut|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\page_rd_dut|state.ADDR_LOW~q ),
	.prn(vcc));
// synopsys translate_off
defparam \page_rd_dut|state.ADDR_LOW .is_wysiwyg = "true";
defparam \page_rd_dut|state.ADDR_LOW .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N10
cycloneive_lcell_comb \page_rd_dut|cnt[1]~0 (
// Equation(s):
// \page_rd_dut|cnt[1]~0_combout  = ((!\page_rd_dut|state.ADDR_LOW~q  & (!\page_rd_dut|state.ADDR_HIGH~q  & !\page_rd_dut|state.RD_CTRL~q ))) # (!\page_rd_dut|scl~q )

	.dataa(\page_rd_dut|state.ADDR_LOW~q ),
	.datab(\page_rd_dut|state.ADDR_HIGH~q ),
	.datac(\page_rd_dut|state.RD_CTRL~q ),
	.datad(\page_rd_dut|scl~q ),
	.cin(gnd),
	.combout(\page_rd_dut|cnt[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \page_rd_dut|cnt[1]~0 .lut_mask = 16'h01FF;
defparam \page_rd_dut|cnt[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N20
cycloneive_lcell_comb \page_rd_dut|Selector27~0 (
// Equation(s):
// \page_rd_dut|Selector27~0_combout  = (\page_rd_dut|Selector26~0_combout  & (\page_rd_dut|cnt [2] $ (((\page_rd_dut|cnt [1] & \page_rd_dut|cnt [0])))))

	.dataa(\page_rd_dut|cnt [1]),
	.datab(\page_rd_dut|cnt [0]),
	.datac(\page_rd_dut|cnt [2]),
	.datad(\page_rd_dut|Selector26~0_combout ),
	.cin(gnd),
	.combout(\page_rd_dut|Selector27~0_combout ),
	.cout());
// synopsys translate_off
defparam \page_rd_dut|Selector27~0 .lut_mask = 16'h7800;
defparam \page_rd_dut|Selector27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N10
cycloneive_lcell_comb \page_rd_dut|Selector9~2 (
// Equation(s):
// \page_rd_dut|Selector9~2_combout  = (\page_rd_dut|scl~q  & (\page_rd_dut|data [0] & ((\page_rd_dut|state.RD_START~q ) # (!\page_rd_dut|state.S0~q )))) # (!\page_rd_dut|scl~q  & (((\page_rd_dut|state.RD_START~q ))))

	.dataa(\page_rd_dut|scl~q ),
	.datab(\page_rd_dut|state.S0~q ),
	.datac(\page_rd_dut|state.RD_START~q ),
	.datad(\page_rd_dut|data [0]),
	.cin(gnd),
	.combout(\page_rd_dut|Selector9~2_combout ),
	.cout());
// synopsys translate_off
defparam \page_rd_dut|Selector9~2 .lut_mask = 16'hF250;
defparam \page_rd_dut|Selector9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N10
cycloneive_lcell_comb \page_rd_dut|Selector9~4 (
// Equation(s):
// \page_rd_dut|Selector9~4_combout  = (\page_rd_dut|data [0] & ((\page_rd_dut|state.NO_ACK~q ) # ((\page_rd_dut|state.START_READY~q ) # (\page_rd_dut|state.STOP_READY~q ))))

	.dataa(\page_rd_dut|state.NO_ACK~q ),
	.datab(\page_rd_dut|data [0]),
	.datac(\page_rd_dut|state.START_READY~q ),
	.datad(\page_rd_dut|state.STOP_READY~q ),
	.cin(gnd),
	.combout(\page_rd_dut|Selector9~4_combout ),
	.cout());
// synopsys translate_off
defparam \page_rd_dut|Selector9~4 .lut_mask = 16'hCCC8;
defparam \page_rd_dut|Selector9~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y15_N21
dffeas \page_rd_dut|state.ACK2 (
	.clk(\my_pll_dut|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\page_rd_dut|Selector14~0_combout ),
	.asdata(vcc),
	.clrn(!\my_pll_dut|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\page_rd_dut|state.ACK2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \page_rd_dut|state.ACK2 .is_wysiwyg = "true";
defparam \page_rd_dut|state.ACK2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N22
cycloneive_lcell_comb \page_rd_dut|data~0 (
// Equation(s):
// \page_rd_dut|data~0_combout  = (\page_rd_dut|scl~q  & ((\page_rd_dut|Equal0~0_combout  & ((\page_rd_dut|data [0]))) # (!\page_rd_dut|Equal0~0_combout  & (\page_rd_dut|data [7])))) # (!\page_rd_dut|scl~q  & (((\page_rd_dut|data [0]))))

	.dataa(\page_rd_dut|scl~q ),
	.datab(\page_rd_dut|Equal0~0_combout ),
	.datac(\page_rd_dut|data [7]),
	.datad(\page_rd_dut|data [0]),
	.cin(gnd),
	.combout(\page_rd_dut|data~0_combout ),
	.cout());
// synopsys translate_off
defparam \page_rd_dut|data~0 .lut_mask = 16'hFD20;
defparam \page_rd_dut|data~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N20
cycloneive_lcell_comb \page_rd_dut|Add1~37 (
// Equation(s):
// \page_rd_dut|Add1~37_combout  = (\page_rd_dut|Add1~24_combout  & (\page_rd_dut|Equal0~0_combout  & !\page_rd_dut|rd_cnt [13]))

	.dataa(gnd),
	.datab(\page_rd_dut|Add1~24_combout ),
	.datac(\page_rd_dut|Equal0~0_combout ),
	.datad(\page_rd_dut|rd_cnt [13]),
	.cin(gnd),
	.combout(\page_rd_dut|Add1~37_combout ),
	.cout());
// synopsys translate_off
defparam \page_rd_dut|Add1~37 .lut_mask = 16'h00C0;
defparam \page_rd_dut|Add1~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N6
cycloneive_lcell_comb \page_rd_dut|Add1~38 (
// Equation(s):
// \page_rd_dut|Add1~38_combout  = (\page_rd_dut|Add1~22_combout  & (\page_rd_dut|Equal0~0_combout  & !\page_rd_dut|rd_cnt [13]))

	.dataa(gnd),
	.datab(\page_rd_dut|Add1~22_combout ),
	.datac(\page_rd_dut|Equal0~0_combout ),
	.datad(\page_rd_dut|rd_cnt [13]),
	.cin(gnd),
	.combout(\page_rd_dut|Add1~38_combout ),
	.cout());
// synopsys translate_off
defparam \page_rd_dut|Add1~38 .lut_mask = 16'h00C0;
defparam \page_rd_dut|Add1~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N30
cycloneive_lcell_comb \page_rd_dut|Add1~41 (
// Equation(s):
// \page_rd_dut|Add1~41_combout  = (\page_rd_dut|Add1~16_combout  & (!\page_rd_dut|rd_cnt [13] & \page_rd_dut|Equal0~0_combout ))

	.dataa(\page_rd_dut|Add1~16_combout ),
	.datab(\page_rd_dut|rd_cnt [13]),
	.datac(\page_rd_dut|Equal0~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\page_rd_dut|Add1~41_combout ),
	.cout());
// synopsys translate_off
defparam \page_rd_dut|Add1~41 .lut_mask = 16'h2020;
defparam \page_rd_dut|Add1~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N16
cycloneive_lcell_comb \page_rd_dut|Selector4~0 (
// Equation(s):
// \page_rd_dut|Selector4~0_combout  = (!\page_rd_dut|state.ACK1~q  & !\page_rd_dut|state.ACK2~q )

	.dataa(gnd),
	.datab(\page_rd_dut|state.ACK1~q ),
	.datac(\page_rd_dut|state.ACK2~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\page_rd_dut|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \page_rd_dut|Selector4~0 .lut_mask = 16'h0303;
defparam \page_rd_dut|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N2
cycloneive_lcell_comb \page_rd_dut|data[1]~2 (
// Equation(s):
// \page_rd_dut|data[1]~2_combout  = (\sda~input_o ) # ((\page_rd_dut|scl~q ) # ((!\page_rd_dut|state.ACK2~q  & !\page_rd_dut|state.ACK1~q )))

	.dataa(\page_rd_dut|state.ACK2~q ),
	.datab(\sda~input_o ),
	.datac(\page_rd_dut|scl~q ),
	.datad(\page_rd_dut|state.ACK1~q ),
	.cin(gnd),
	.combout(\page_rd_dut|data[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \page_rd_dut|data[1]~2 .lut_mask = 16'hFCFD;
defparam \page_rd_dut|data[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N4
cycloneive_lcell_comb \page_rd_dut|data[1]~3 (
// Equation(s):
// \page_rd_dut|data[1]~3_combout  = (\page_rd_dut|data[1]~2_combout  & ((\page_rd_dut|scl~q ) # ((!\page_rd_dut|state.RD_START~q  & \page_rd_dut|state.S0~q ))))

	.dataa(\page_rd_dut|scl~q ),
	.datab(\page_rd_dut|data[1]~2_combout ),
	.datac(\page_rd_dut|state.RD_START~q ),
	.datad(\page_rd_dut|state.S0~q ),
	.cin(gnd),
	.combout(\page_rd_dut|data[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \page_rd_dut|data[1]~3 .lut_mask = 16'h8C88;
defparam \page_rd_dut|data[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N22
cycloneive_lcell_comb \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~6 (
	.dataa(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [0]),
	.datab(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [1]),
	.datac(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [3]),
	.datad(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [2]),
	.cin(gnd),
	.combout(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~6 .lut_mask = 16'hEFFF;
defparam \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N24
cycloneive_lcell_comb \page_rd_dut|always1~6 (
// Equation(s):
// \page_rd_dut|always1~6_combout  = (\page_rd_dut|always1~5_combout  & (!\page_rd_dut|rd_cnt [1] & !\page_rd_dut|rd_cnt [2]))

	.dataa(gnd),
	.datab(\page_rd_dut|always1~5_combout ),
	.datac(\page_rd_dut|rd_cnt [1]),
	.datad(\page_rd_dut|rd_cnt [2]),
	.cin(gnd),
	.combout(\page_rd_dut|always1~6_combout ),
	.cout());
// synopsys translate_off
defparam \page_rd_dut|always1~6 .lut_mask = 16'h000C;
defparam \page_rd_dut|always1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N4
cycloneive_lcell_comb \page_rd_dut|Selector0~2 (
// Equation(s):
// \page_rd_dut|Selector0~2_combout  = (!\page_rd_dut|sda_buff~q  & (\page_rd_dut|scl~q  & ((\page_rd_dut|state.RD_START~q ) # (!\page_rd_dut|state.S0~q ))))

	.dataa(\page_rd_dut|state.RD_START~q ),
	.datab(\page_rd_dut|sda_buff~q ),
	.datac(\page_rd_dut|state.S0~q ),
	.datad(\page_rd_dut|scl~q ),
	.cin(gnd),
	.combout(\page_rd_dut|Selector0~2_combout ),
	.cout());
// synopsys translate_off
defparam \page_rd_dut|Selector0~2 .lut_mask = 16'h2300;
defparam \page_rd_dut|Selector0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N22
cycloneive_lcell_comb \page_rd_dut|Selector0~3 (
// Equation(s):
// \page_rd_dut|Selector0~3_combout  = (\page_rd_dut|Selector0~2_combout ) # ((\page_rd_dut|scl~q  & (\page_rd_dut|state.START_READY~q )) # (!\page_rd_dut|scl~q  & ((\page_rd_dut|state.STOP~q ))))

	.dataa(\page_rd_dut|state.START_READY~q ),
	.datab(\page_rd_dut|state.STOP~q ),
	.datac(\page_rd_dut|Selector0~2_combout ),
	.datad(\page_rd_dut|scl~q ),
	.cin(gnd),
	.combout(\page_rd_dut|Selector0~3_combout ),
	.cout());
// synopsys translate_off
defparam \page_rd_dut|Selector0~3 .lut_mask = 16'hFAFC;
defparam \page_rd_dut|Selector0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N30
cycloneive_lcell_comb \page_rd_dut|Selector0~6 (
// Equation(s):
// \page_rd_dut|Selector0~6_combout  = (\page_rd_dut|state.START_READY~q ) # (((!\page_rd_dut|scl~q  & \page_rd_dut|state.STOP_READY~q )) # (!\page_rd_dut|WideOr1~0_combout ))

	.dataa(\page_rd_dut|scl~q ),
	.datab(\page_rd_dut|state.STOP_READY~q ),
	.datac(\page_rd_dut|state.START_READY~q ),
	.datad(\page_rd_dut|WideOr1~0_combout ),
	.cin(gnd),
	.combout(\page_rd_dut|Selector0~6_combout ),
	.cout());
// synopsys translate_off
defparam \page_rd_dut|Selector0~6 .lut_mask = 16'hF4FF;
defparam \page_rd_dut|Selector0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N26
cycloneive_lcell_comb \page_rd_dut|Selector1~1 (
// Equation(s):
// \page_rd_dut|Selector1~1_combout  = (!\page_rd_dut|state.S0~q  & ((!\page_rd_dut|scl~q ) # (!\page_rd_dut|en~q )))

	.dataa(gnd),
	.datab(\page_rd_dut|state.S0~q ),
	.datac(\page_rd_dut|en~q ),
	.datad(\page_rd_dut|scl~q ),
	.cin(gnd),
	.combout(\page_rd_dut|Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \page_rd_dut|Selector1~1 .lut_mask = 16'h0333;
defparam \page_rd_dut|Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N18
cycloneive_lcell_comb \page_rd_dut|Selector1~4 (
// Equation(s):
// \page_rd_dut|Selector1~4_combout  = (!\page_rd_dut|en~q  & ((\page_rd_dut|state.CONTROL_BYTE~q ) # (\page_rd_dut|state.RD_CTRL~q )))

	.dataa(\page_rd_dut|en~q ),
	.datab(\page_rd_dut|state.CONTROL_BYTE~q ),
	.datac(\page_rd_dut|state.RD_CTRL~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\page_rd_dut|Selector1~4_combout ),
	.cout());
// synopsys translate_off
defparam \page_rd_dut|Selector1~4 .lut_mask = 16'h5454;
defparam \page_rd_dut|Selector1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N12
cycloneive_lcell_comb \page_rd_dut|Selector1~5 (
// Equation(s):
// \page_rd_dut|Selector1~5_combout  = (\page_rd_dut|Selector1~4_combout ) # ((\page_rd_dut|state.ADDR_LOW~q ) # (\page_rd_dut|state.ADDR_HIGH~q ))

	.dataa(gnd),
	.datab(\page_rd_dut|Selector1~4_combout ),
	.datac(\page_rd_dut|state.ADDR_LOW~q ),
	.datad(\page_rd_dut|state.ADDR_HIGH~q ),
	.cin(gnd),
	.combout(\page_rd_dut|Selector1~5_combout ),
	.cout());
// synopsys translate_off
defparam \page_rd_dut|Selector1~5 .lut_mask = 16'hFFFC;
defparam \page_rd_dut|Selector1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N30
cycloneive_lcell_comb \page_rd_dut|Selector15~0 (
// Equation(s):
// \page_rd_dut|Selector15~0_combout  = (\page_rd_dut|en~0_combout  & (\page_rd_dut|state.ACK2~q  & ((\page_rd_dut|rd_en~1_combout )))) # (!\page_rd_dut|en~0_combout  & ((\page_rd_dut|state.ADDR_LOW~q ) # ((\page_rd_dut|state.ACK2~q  & 
// \page_rd_dut|rd_en~1_combout ))))

	.dataa(\page_rd_dut|en~0_combout ),
	.datab(\page_rd_dut|state.ACK2~q ),
	.datac(\page_rd_dut|state.ADDR_LOW~q ),
	.datad(\page_rd_dut|rd_en~1_combout ),
	.cin(gnd),
	.combout(\page_rd_dut|Selector15~0_combout ),
	.cout());
// synopsys translate_off
defparam \page_rd_dut|Selector15~0 .lut_mask = 16'hDC50;
defparam \page_rd_dut|Selector15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N20
cycloneive_lcell_comb \page_rd_dut|Selector14~0 (
// Equation(s):
// \page_rd_dut|Selector14~0_combout  = (\page_rd_dut|scl~q  & ((\page_rd_dut|state.ACK2~q ) # ((\page_rd_dut|Equal0~0_combout  & \page_rd_dut|state.ADDR_HIGH~q ))))

	.dataa(\page_rd_dut|Equal0~0_combout ),
	.datab(\page_rd_dut|state.ADDR_HIGH~q ),
	.datac(\page_rd_dut|state.ACK2~q ),
	.datad(\page_rd_dut|scl~q ),
	.cin(gnd),
	.combout(\page_rd_dut|Selector14~0_combout ),
	.cout());
// synopsys translate_off
defparam \page_rd_dut|Selector14~0 .lut_mask = 16'hF800;
defparam \page_rd_dut|Selector14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N2
cycloneive_lcell_comb \page_rd_dut|Add1~46 (
// Equation(s):
// \page_rd_dut|Add1~46_combout  = (\page_rd_dut|Add1~26_combout  & (\page_rd_dut|Equal0~0_combout  & !\page_rd_dut|rd_cnt [13]))

	.dataa(gnd),
	.datab(\page_rd_dut|Add1~26_combout ),
	.datac(\page_rd_dut|Equal0~0_combout ),
	.datad(\page_rd_dut|rd_cnt [13]),
	.cin(gnd),
	.combout(\page_rd_dut|Add1~46_combout ),
	.cout());
// synopsys translate_off
defparam \page_rd_dut|Add1~46 .lut_mask = 16'h00C0;
defparam \page_rd_dut|Add1~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y19_N21
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~22_combout ),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y19_N17
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~22_combout ),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y19_N23
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~22_combout ),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y19_N25
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~22_combout ),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y19_N19
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~22_combout ),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N16
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~11 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~11_combout ),
	.cout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~12 ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~11 .lut_mask = 16'h33CC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N18
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~13 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~12 ),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~13_combout ),
	.cout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~14 ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~13 .lut_mask = 16'h5A5F;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N20
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~15 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~14 ),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~15_combout ),
	.cout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~16 ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~15 .lut_mask = 16'hC30C;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N22
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~18 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~16 ),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~18_combout ),
	.cout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~19 ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~18 .lut_mask = 16'h5A5F;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N24
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~20 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [4]),
	.cin(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~19 ),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~20_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~20 .lut_mask = 16'hF00F;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y18_N31
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y19_N27
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N6
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [0]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0 .lut_mask = 16'hCCB8;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N20
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~q ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3 .lut_mask = 16'hCCD0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N22
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4 .lut_mask = 16'hFCF0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N30
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0 (
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0 .lut_mask = 16'hAA00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N18
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [2]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [5]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1 .lut_mask = 16'h0004;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y20_N23
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N14
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~7 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~7 .lut_mask = 16'h8000;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y18_N3
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N30
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0 .lut_mask = 16'hFCFC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N8
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [4]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [0]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6 .lut_mask = 16'hC001;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N30
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal .lut_mask = 16'hAA00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N0
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7 .lut_mask = 16'h0100;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y19_N3
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N26
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8 .lut_mask = 16'hFF08;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y20_N5
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N24
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0 .lut_mask = 16'h0080;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N10
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0 .lut_mask = 16'h0400;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y20_N11
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y18_N13
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N2
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [2]),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1 .lut_mask = 16'h0A0A;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N2
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~17 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [1]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [0]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~17_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~17 .lut_mask = 16'hFFFE;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y19_N13
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[2] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N22
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9 .lut_mask = 16'hAE04;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y20_N7
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N30
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1 .lut_mask = 16'h0C00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y20_N7
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y18_N7
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N12
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [3]),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2 .lut_mask = 16'hFAFA;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N28
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [1]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [4]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10 .lut_mask = 16'hAAAB;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N16
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [2]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11 .lut_mask = 16'h0100;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y19_N19
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[3] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N12
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12 .lut_mask = 16'hFF08;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y20_N1
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y20_N13
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N6
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(\altera_internal_jtag~TDIUTAP ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3 .lut_mask = 16'h5050;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N14
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [1]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [0]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13 .lut_mask = 16'h0302;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N18
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14 (
	.dataa(\altera_internal_jtag~TDIUTAP ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14 .lut_mask = 16'h0F08;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y20_N27
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N4
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1]~15 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1]~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1]~15 .lut_mask = 16'hFAEA;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N0
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~22 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [4]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~17_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~22_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~22 .lut_mask = 16'hAE0C;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N6
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~23 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~23_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~23 .lut_mask = 16'hAAEA;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N2
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~16 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~16 .lut_mask = 16'h50F0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N22
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N4
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N10
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]~feeder .lut_mask = 16'hF0F0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N6
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N6
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N12
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOOBUF_X0_Y8_N16
cycloneive_io_obuf \scl~output (
	.i(!\page_rd_dut|scl~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(scl),
	.obar());
// synopsys translate_off
defparam \scl~output .bus_hold = "false";
defparam \scl~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y17_N23
cycloneive_io_obuf \q[0]~output (
	.i(\my_ram_dut|altsyncram_component|auto_generated|altsyncram1|q_a [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q[0]),
	.obar());
// synopsys translate_off
defparam \q[0]~output .bus_hold = "false";
defparam \q[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y24_N2
cycloneive_io_obuf \q[1]~output (
	.i(\my_ram_dut|altsyncram_component|auto_generated|altsyncram1|q_a [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q[1]),
	.obar());
// synopsys translate_off
defparam \q[1]~output .bus_hold = "false";
defparam \q[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y24_N9
cycloneive_io_obuf \q[2]~output (
	.i(\my_ram_dut|altsyncram_component|auto_generated|altsyncram1|q_a [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q[2]),
	.obar());
// synopsys translate_off
defparam \q[2]~output .bus_hold = "false";
defparam \q[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y24_N2
cycloneive_io_obuf \q[3]~output (
	.i(\my_ram_dut|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q[3]),
	.obar());
// synopsys translate_off
defparam \q[3]~output .bus_hold = "false";
defparam \q[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y18_N16
cycloneive_io_obuf \q[4]~output (
	.i(\my_ram_dut|altsyncram_component|auto_generated|altsyncram1|q_a [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q[4]),
	.obar());
// synopsys translate_off
defparam \q[4]~output .bus_hold = "false";
defparam \q[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y24_N9
cycloneive_io_obuf \q[5]~output (
	.i(\my_ram_dut|altsyncram_component|auto_generated|altsyncram1|q_a [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q[5]),
	.obar());
// synopsys translate_off
defparam \q[5]~output .bus_hold = "false";
defparam \q[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y24_N16
cycloneive_io_obuf \q[6]~output (
	.i(\my_ram_dut|altsyncram_component|auto_generated|altsyncram1|q_a [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q[6]),
	.obar());
// synopsys translate_off
defparam \q[6]~output .bus_hold = "false";
defparam \q[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y24_N9
cycloneive_io_obuf \q[7]~output (
	.i(\my_ram_dut|altsyncram_component|auto_generated|altsyncram1|q_a [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q[7]),
	.obar());
// synopsys translate_off
defparam \q[7]~output .bus_hold = "false";
defparam \q[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y6_N23
cycloneive_io_obuf \sda~output (
	.i(!\page_rd_dut|sda_buff~q ),
	.oe(!\page_rd_dut|en~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sda),
	.obar());
// synopsys translate_off
defparam \sda~output .bus_hold = "false";
defparam \sda~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y12_N15
cycloneive_io_obuf \altera_reserved_tdo~output (
	.i(\altera_internal_jtag~TDO ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(altera_reserved_tdo),
	.obar());
// synopsys translate_off
defparam \altera_reserved_tdo~output .bus_hold = "false";
defparam \altera_reserved_tdo~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N8
cycloneive_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLL_1
cycloneive_pll \my_pll_dut|altpll_component|auto_generated|pll1 (
	.areset(!\rst_n~input_o ),
	.pfdena(vcc),
	.fbin(\my_pll_dut|altpll_component|auto_generated|wire_pll1_fbout ),
	.phaseupdown(gnd),
	.phasestep(gnd),
	.scandata(gnd),
	.scanclk(gnd),
	.scanclkena(vcc),
	.configupdate(gnd),
	.clkswitch(gnd),
	.inclk({gnd,\clk~input_o }),
	.phasecounterselect(3'b000),
	.phasedone(),
	.scandataout(),
	.scandone(),
	.activeclock(),
	.locked(\my_pll_dut|altpll_component|auto_generated|wire_pll1_locked ),
	.vcooverrange(),
	.vcounderrange(),
	.fbout(\my_pll_dut|altpll_component|auto_generated|wire_pll1_fbout ),
	.clk(\my_pll_dut|altpll_component|auto_generated|pll1_CLK_bus ),
	.clkbad());
// synopsys translate_off
defparam \my_pll_dut|altpll_component|auto_generated|pll1 .auto_settings = "false";
defparam \my_pll_dut|altpll_component|auto_generated|pll1 .bandwidth_type = "medium";
defparam \my_pll_dut|altpll_component|auto_generated|pll1 .c0_high = 1;
defparam \my_pll_dut|altpll_component|auto_generated|pll1 .c0_initial = 1;
defparam \my_pll_dut|altpll_component|auto_generated|pll1 .c0_low = 2;
defparam \my_pll_dut|altpll_component|auto_generated|pll1 .c0_mode = "odd";
defparam \my_pll_dut|altpll_component|auto_generated|pll1 .c0_ph = 0;
defparam \my_pll_dut|altpll_component|auto_generated|pll1 .c1_high = 250;
defparam \my_pll_dut|altpll_component|auto_generated|pll1 .c1_initial = 1;
defparam \my_pll_dut|altpll_component|auto_generated|pll1 .c1_low = 250;
defparam \my_pll_dut|altpll_component|auto_generated|pll1 .c1_mode = "even";
defparam \my_pll_dut|altpll_component|auto_generated|pll1 .c1_ph = 0;
defparam \my_pll_dut|altpll_component|auto_generated|pll1 .c1_use_casc_in = "on";
defparam \my_pll_dut|altpll_component|auto_generated|pll1 .c2_high = 0;
defparam \my_pll_dut|altpll_component|auto_generated|pll1 .c2_initial = 0;
defparam \my_pll_dut|altpll_component|auto_generated|pll1 .c2_low = 0;
defparam \my_pll_dut|altpll_component|auto_generated|pll1 .c2_mode = "bypass";
defparam \my_pll_dut|altpll_component|auto_generated|pll1 .c2_ph = 0;
defparam \my_pll_dut|altpll_component|auto_generated|pll1 .c2_use_casc_in = "off";
defparam \my_pll_dut|altpll_component|auto_generated|pll1 .c3_high = 0;
defparam \my_pll_dut|altpll_component|auto_generated|pll1 .c3_initial = 0;
defparam \my_pll_dut|altpll_component|auto_generated|pll1 .c3_low = 0;
defparam \my_pll_dut|altpll_component|auto_generated|pll1 .c3_mode = "bypass";
defparam \my_pll_dut|altpll_component|auto_generated|pll1 .c3_ph = 0;
defparam \my_pll_dut|altpll_component|auto_generated|pll1 .c3_use_casc_in = "off";
defparam \my_pll_dut|altpll_component|auto_generated|pll1 .c4_high = 0;
defparam \my_pll_dut|altpll_component|auto_generated|pll1 .c4_initial = 0;
defparam \my_pll_dut|altpll_component|auto_generated|pll1 .c4_low = 0;
defparam \my_pll_dut|altpll_component|auto_generated|pll1 .c4_mode = "bypass";
defparam \my_pll_dut|altpll_component|auto_generated|pll1 .c4_ph = 0;
defparam \my_pll_dut|altpll_component|auto_generated|pll1 .c4_use_casc_in = "off";
defparam \my_pll_dut|altpll_component|auto_generated|pll1 .charge_pump_current_bits = 1;
defparam \my_pll_dut|altpll_component|auto_generated|pll1 .clk0_counter = "c1";
defparam \my_pll_dut|altpll_component|auto_generated|pll1 .clk0_divide_by = 125;
defparam \my_pll_dut|altpll_component|auto_generated|pll1 .clk0_duty_cycle = 50;
defparam \my_pll_dut|altpll_component|auto_generated|pll1 .clk0_multiply_by = 1;
defparam \my_pll_dut|altpll_component|auto_generated|pll1 .clk0_phase_shift = "0";
defparam \my_pll_dut|altpll_component|auto_generated|pll1 .clk1_counter = "unused";
defparam \my_pll_dut|altpll_component|auto_generated|pll1 .clk1_divide_by = 0;
defparam \my_pll_dut|altpll_component|auto_generated|pll1 .clk1_duty_cycle = 50;
defparam \my_pll_dut|altpll_component|auto_generated|pll1 .clk1_multiply_by = 0;
defparam \my_pll_dut|altpll_component|auto_generated|pll1 .clk1_phase_shift = "0";
defparam \my_pll_dut|altpll_component|auto_generated|pll1 .clk2_counter = "unused";
defparam \my_pll_dut|altpll_component|auto_generated|pll1 .clk2_divide_by = 0;
defparam \my_pll_dut|altpll_component|auto_generated|pll1 .clk2_duty_cycle = 50;
defparam \my_pll_dut|altpll_component|auto_generated|pll1 .clk2_multiply_by = 0;
defparam \my_pll_dut|altpll_component|auto_generated|pll1 .clk2_phase_shift = "0";
defparam \my_pll_dut|altpll_component|auto_generated|pll1 .clk3_counter = "unused";
defparam \my_pll_dut|altpll_component|auto_generated|pll1 .clk3_divide_by = 0;
defparam \my_pll_dut|altpll_component|auto_generated|pll1 .clk3_duty_cycle = 50;
defparam \my_pll_dut|altpll_component|auto_generated|pll1 .clk3_multiply_by = 0;
defparam \my_pll_dut|altpll_component|auto_generated|pll1 .clk3_phase_shift = "0";
defparam \my_pll_dut|altpll_component|auto_generated|pll1 .clk4_counter = "unused";
defparam \my_pll_dut|altpll_component|auto_generated|pll1 .clk4_divide_by = 0;
defparam \my_pll_dut|altpll_component|auto_generated|pll1 .clk4_duty_cycle = 50;
defparam \my_pll_dut|altpll_component|auto_generated|pll1 .clk4_multiply_by = 0;
defparam \my_pll_dut|altpll_component|auto_generated|pll1 .clk4_phase_shift = "0";
defparam \my_pll_dut|altpll_component|auto_generated|pll1 .compensate_clock = "clock0";
defparam \my_pll_dut|altpll_component|auto_generated|pll1 .inclk0_input_frequency = 20000;
defparam \my_pll_dut|altpll_component|auto_generated|pll1 .inclk1_input_frequency = 0;
defparam \my_pll_dut|altpll_component|auto_generated|pll1 .loop_filter_c_bits = 0;
defparam \my_pll_dut|altpll_component|auto_generated|pll1 .loop_filter_r_bits = 27;
defparam \my_pll_dut|altpll_component|auto_generated|pll1 .m = 12;
defparam \my_pll_dut|altpll_component|auto_generated|pll1 .m_initial = 1;
defparam \my_pll_dut|altpll_component|auto_generated|pll1 .m_ph = 0;
defparam \my_pll_dut|altpll_component|auto_generated|pll1 .n = 1;
defparam \my_pll_dut|altpll_component|auto_generated|pll1 .operation_mode = "normal";
defparam \my_pll_dut|altpll_component|auto_generated|pll1 .pfd_max = 200000;
defparam \my_pll_dut|altpll_component|auto_generated|pll1 .pfd_min = 3076;
defparam \my_pll_dut|altpll_component|auto_generated|pll1 .pll_compensation_delay = 3267;
defparam \my_pll_dut|altpll_component|auto_generated|pll1 .self_reset_on_loss_lock = "off";
defparam \my_pll_dut|altpll_component|auto_generated|pll1 .simulation_type = "timing";
defparam \my_pll_dut|altpll_component|auto_generated|pll1 .switch_over_type = "auto";
defparam \my_pll_dut|altpll_component|auto_generated|pll1 .vco_center = 1538;
defparam \my_pll_dut|altpll_component|auto_generated|pll1 .vco_divide_by = 0;
defparam \my_pll_dut|altpll_component|auto_generated|pll1 .vco_frequency_control = "auto";
defparam \my_pll_dut|altpll_component|auto_generated|pll1 .vco_max = 3333;
defparam \my_pll_dut|altpll_component|auto_generated|pll1 .vco_min = 1538;
defparam \my_pll_dut|altpll_component|auto_generated|pll1 .vco_multiply_by = 0;
defparam \my_pll_dut|altpll_component|auto_generated|pll1 .vco_phase_shift_step = 208;
defparam \my_pll_dut|altpll_component|auto_generated|pll1 .vco_post_scale = 2;
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \my_pll_dut|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\my_pll_dut|altpll_component|auto_generated|wire_pll1_clk [0]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\my_pll_dut|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ));
// synopsys translate_off
defparam \my_pll_dut|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .clock_type = "global clock";
defparam \my_pll_dut|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N16
cycloneive_lcell_comb \page_rd_dut|scl~0 (
// Equation(s):
// \page_rd_dut|scl~0_combout  = !\page_rd_dut|scl~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\page_rd_dut|scl~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\page_rd_dut|scl~0_combout ),
	.cout());
// synopsys translate_off
defparam \page_rd_dut|scl~0 .lut_mask = 16'h0F0F;
defparam \page_rd_dut|scl~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N0
cycloneive_lcell_comb \my_pll_dut|altpll_component|auto_generated|pll_lock_sync~feeder (
// Equation(s):
// \my_pll_dut|altpll_component|auto_generated|pll_lock_sync~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_pll_dut|altpll_component|auto_generated|pll_lock_sync~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_pll_dut|altpll_component|auto_generated|pll_lock_sync~feeder .lut_mask = 16'hFFFF;
defparam \my_pll_dut|altpll_component|auto_generated|pll_lock_sync~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y7_N22
cycloneive_io_ibuf \rst_n~input (
	.i(rst_n),
	.ibar(gnd),
	.o(\rst_n~input_o ));
// synopsys translate_off
defparam \rst_n~input .bus_hold = "false";
defparam \rst_n~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X16_Y19_N1
dffeas \my_pll_dut|altpll_component|auto_generated|pll_lock_sync (
	.clk(\my_pll_dut|altpll_component|auto_generated|wire_pll1_locked ),
	.d(\my_pll_dut|altpll_component|auto_generated|pll_lock_sync~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_pll_dut|altpll_component|auto_generated|pll_lock_sync~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_pll_dut|altpll_component|auto_generated|pll_lock_sync .is_wysiwyg = "true";
defparam \my_pll_dut|altpll_component|auto_generated|pll_lock_sync .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N26
cycloneive_lcell_comb \my_pll_dut|altpll_component|auto_generated|locked (
// Equation(s):
// \my_pll_dut|altpll_component|auto_generated|locked~combout  = (!\my_pll_dut|altpll_component|auto_generated|pll_lock_sync~q ) # (!\my_pll_dut|altpll_component|auto_generated|wire_pll1_locked )

	.dataa(gnd),
	.datab(\my_pll_dut|altpll_component|auto_generated|wire_pll1_locked ),
	.datac(gnd),
	.datad(\my_pll_dut|altpll_component|auto_generated|pll_lock_sync~q ),
	.cin(gnd),
	.combout(\my_pll_dut|altpll_component|auto_generated|locked~combout ),
	.cout());
// synopsys translate_off
defparam \my_pll_dut|altpll_component|auto_generated|locked .lut_mask = 16'h33FF;
defparam \my_pll_dut|altpll_component|auto_generated|locked .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G9
cycloneive_clkctrl \my_pll_dut|altpll_component|auto_generated|locked~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\my_pll_dut|altpll_component|auto_generated|locked~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\my_pll_dut|altpll_component|auto_generated|locked~clkctrl_outclk ));
// synopsys translate_off
defparam \my_pll_dut|altpll_component|auto_generated|locked~clkctrl .clock_type = "global clock";
defparam \my_pll_dut|altpll_component|auto_generated|locked~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X23_Y15_N17
dffeas \page_rd_dut|scl (
	.clk(!\my_pll_dut|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\page_rd_dut|scl~0_combout ),
	.asdata(vcc),
	.clrn(!\my_pll_dut|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\page_rd_dut|scl~q ),
	.prn(vcc));
// synopsys translate_off
defparam \page_rd_dut|scl .is_wysiwyg = "true";
defparam \page_rd_dut|scl .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N24
cycloneive_lcell_comb \page_rd_dut|always1~1 (
// Equation(s):
// \page_rd_dut|always1~1_combout  = (!\page_rd_dut|rd_cnt [13] & (!\page_rd_dut|cnt [3] & !\page_rd_dut|scl~q ))

	.dataa(\page_rd_dut|rd_cnt [13]),
	.datab(\page_rd_dut|cnt [3]),
	.datac(\page_rd_dut|scl~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\page_rd_dut|always1~1_combout ),
	.cout());
// synopsys translate_off
defparam \page_rd_dut|always1~1 .lut_mask = 16'h0101;
defparam \page_rd_dut|always1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N16
cycloneive_lcell_comb \page_rd_dut|Selector29~0 (
// Equation(s):
// \page_rd_dut|Selector29~0_combout  = (!\page_rd_dut|cnt [0] & ((\page_rd_dut|state.RD_DATA~q  & ((\page_rd_dut|always1~1_combout ))) # (!\page_rd_dut|state.RD_DATA~q  & (!\page_rd_dut|Equal0~0_combout ))))

	.dataa(\page_rd_dut|state.RD_DATA~q ),
	.datab(\page_rd_dut|Equal0~0_combout ),
	.datac(\page_rd_dut|cnt [0]),
	.datad(\page_rd_dut|always1~1_combout ),
	.cin(gnd),
	.combout(\page_rd_dut|Selector29~0_combout ),
	.cout());
// synopsys translate_off
defparam \page_rd_dut|Selector29~0 .lut_mask = 16'h0B01;
defparam \page_rd_dut|Selector29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y6_N22
cycloneive_io_ibuf \sda~input (
	.i(sda),
	.ibar(gnd),
	.o(\sda~input_o ));
// synopsys translate_off
defparam \sda~input .bus_hold = "false";
defparam \sda~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N2
cycloneive_lcell_comb \page_rd_dut|rd_en~1 (
// Equation(s):
// \page_rd_dut|rd_en~1_combout  = (!\sda~input_o  & !\page_rd_dut|scl~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\sda~input_o ),
	.datad(\page_rd_dut|scl~q ),
	.cin(gnd),
	.combout(\page_rd_dut|rd_en~1_combout ),
	.cout());
// synopsys translate_off
defparam \page_rd_dut|rd_en~1 .lut_mask = 16'h000F;
defparam \page_rd_dut|rd_en~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N6
cycloneive_lcell_comb \page_rd_dut|Selector22~0 (
// Equation(s):
// \page_rd_dut|Selector22~0_combout  = (\page_rd_dut|always1~0_combout  & ((\page_rd_dut|state.RD_DATA~q ) # ((!\page_rd_dut|rd_en~1_combout  & \page_rd_dut|state.RD_ACK~q )))) # (!\page_rd_dut|always1~0_combout  & (!\page_rd_dut|rd_en~1_combout  & 
// (\page_rd_dut|state.RD_ACK~q )))

	.dataa(\page_rd_dut|always1~0_combout ),
	.datab(\page_rd_dut|rd_en~1_combout ),
	.datac(\page_rd_dut|state.RD_ACK~q ),
	.datad(\page_rd_dut|state.RD_DATA~q ),
	.cin(gnd),
	.combout(\page_rd_dut|Selector22~0_combout ),
	.cout());
// synopsys translate_off
defparam \page_rd_dut|Selector22~0 .lut_mask = 16'hBA30;
defparam \page_rd_dut|Selector22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y15_N7
dffeas \page_rd_dut|state.RD_ACK (
	.clk(\my_pll_dut|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\page_rd_dut|Selector22~0_combout ),
	.asdata(vcc),
	.clrn(!\my_pll_dut|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\page_rd_dut|state.RD_ACK~q ),
	.prn(vcc));
// synopsys translate_off
defparam \page_rd_dut|state.RD_ACK .is_wysiwyg = "true";
defparam \page_rd_dut|state.RD_ACK .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N24
cycloneive_lcell_comb \page_rd_dut|Selector16~0 (
// Equation(s):
// \page_rd_dut|Selector16~0_combout  = (\page_rd_dut|scl~q  & ((\page_rd_dut|state.ACK3~q ) # ((\page_rd_dut|state.ADDR_LOW~q  & \page_rd_dut|Equal0~0_combout ))))

	.dataa(\page_rd_dut|state.ADDR_LOW~q ),
	.datab(\page_rd_dut|scl~q ),
	.datac(\page_rd_dut|state.ACK3~q ),
	.datad(\page_rd_dut|Equal0~0_combout ),
	.cin(gnd),
	.combout(\page_rd_dut|Selector16~0_combout ),
	.cout());
// synopsys translate_off
defparam \page_rd_dut|Selector16~0 .lut_mask = 16'hC8C0;
defparam \page_rd_dut|Selector16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y15_N25
dffeas \page_rd_dut|state.ACK3 (
	.clk(\my_pll_dut|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\page_rd_dut|Selector16~0_combout ),
	.asdata(vcc),
	.clrn(!\my_pll_dut|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\page_rd_dut|state.ACK3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \page_rd_dut|state.ACK3 .is_wysiwyg = "true";
defparam \page_rd_dut|state.ACK3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N30
cycloneive_lcell_comb \page_rd_dut|Selector17~0 (
// Equation(s):
// \page_rd_dut|Selector17~0_combout  = (!\page_rd_dut|scl~q  & ((\page_rd_dut|state.START_READY~q ) # ((!\sda~input_o  & \page_rd_dut|state.ACK3~q ))))

	.dataa(\page_rd_dut|scl~q ),
	.datab(\sda~input_o ),
	.datac(\page_rd_dut|state.START_READY~q ),
	.datad(\page_rd_dut|state.ACK3~q ),
	.cin(gnd),
	.combout(\page_rd_dut|Selector17~0_combout ),
	.cout());
// synopsys translate_off
defparam \page_rd_dut|Selector17~0 .lut_mask = 16'h5150;
defparam \page_rd_dut|Selector17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y15_N31
dffeas \page_rd_dut|state.START_READY (
	.clk(\my_pll_dut|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\page_rd_dut|Selector17~0_combout ),
	.asdata(vcc),
	.clrn(!\my_pll_dut|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\page_rd_dut|state.START_READY~q ),
	.prn(vcc));
// synopsys translate_off
defparam \page_rd_dut|state.START_READY .is_wysiwyg = "true";
defparam \page_rd_dut|state.START_READY .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N24
cycloneive_lcell_comb \page_rd_dut|Selector18~0 (
// Equation(s):
// \page_rd_dut|Selector18~0_combout  = (\page_rd_dut|state.RD_START~q ) # (\page_rd_dut|state.START_READY~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\page_rd_dut|state.RD_START~q ),
	.datad(\page_rd_dut|state.START_READY~q ),
	.cin(gnd),
	.combout(\page_rd_dut|Selector18~0_combout ),
	.cout());
// synopsys translate_off
defparam \page_rd_dut|Selector18~0 .lut_mask = 16'hFFF0;
defparam \page_rd_dut|Selector18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y14_N25
dffeas \page_rd_dut|state.RD_START (
	.clk(\my_pll_dut|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\page_rd_dut|Selector18~0_combout ),
	.asdata(vcc),
	.clrn(!\my_pll_dut|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(!\page_rd_dut|scl~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\page_rd_dut|state.RD_START~q ),
	.prn(vcc));
// synopsys translate_off
defparam \page_rd_dut|state.RD_START .is_wysiwyg = "true";
defparam \page_rd_dut|state.RD_START .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N4
cycloneive_lcell_comb \page_rd_dut|Selector19~0 (
// Equation(s):
// \page_rd_dut|Selector19~0_combout  = (\page_rd_dut|state.RD_CTRL~q  & (((!\page_rd_dut|scl~q )) # (!\page_rd_dut|Equal0~0_combout ))) # (!\page_rd_dut|state.RD_CTRL~q  & (((\page_rd_dut|state.RD_START~q  & !\page_rd_dut|scl~q ))))

	.dataa(\page_rd_dut|Equal0~0_combout ),
	.datab(\page_rd_dut|state.RD_START~q ),
	.datac(\page_rd_dut|state.RD_CTRL~q ),
	.datad(\page_rd_dut|scl~q ),
	.cin(gnd),
	.combout(\page_rd_dut|Selector19~0_combout ),
	.cout());
// synopsys translate_off
defparam \page_rd_dut|Selector19~0 .lut_mask = 16'h50FC;
defparam \page_rd_dut|Selector19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y15_N5
dffeas \page_rd_dut|state.RD_CTRL (
	.clk(\my_pll_dut|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\page_rd_dut|Selector19~0_combout ),
	.asdata(vcc),
	.clrn(!\my_pll_dut|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\page_rd_dut|state.RD_CTRL~q ),
	.prn(vcc));
// synopsys translate_off
defparam \page_rd_dut|state.RD_CTRL .is_wysiwyg = "true";
defparam \page_rd_dut|state.RD_CTRL .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N26
cycloneive_lcell_comb \page_rd_dut|Selector20~0 (
// Equation(s):
// \page_rd_dut|Selector20~0_combout  = (\page_rd_dut|scl~q  & ((\page_rd_dut|state.ACK4~q ) # ((\page_rd_dut|Equal0~0_combout  & \page_rd_dut|state.RD_CTRL~q ))))

	.dataa(\page_rd_dut|scl~q ),
	.datab(\page_rd_dut|Equal0~0_combout ),
	.datac(\page_rd_dut|state.ACK4~q ),
	.datad(\page_rd_dut|state.RD_CTRL~q ),
	.cin(gnd),
	.combout(\page_rd_dut|Selector20~0_combout ),
	.cout());
// synopsys translate_off
defparam \page_rd_dut|Selector20~0 .lut_mask = 16'hA8A0;
defparam \page_rd_dut|Selector20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y15_N27
dffeas \page_rd_dut|state.ACK4 (
	.clk(\my_pll_dut|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\page_rd_dut|Selector20~0_combout ),
	.asdata(vcc),
	.clrn(!\my_pll_dut|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\page_rd_dut|state.ACK4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \page_rd_dut|state.ACK4 .is_wysiwyg = "true";
defparam \page_rd_dut|state.ACK4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N12
cycloneive_lcell_comb \page_rd_dut|Selector21~1 (
// Equation(s):
// \page_rd_dut|Selector21~1_combout  = (\page_rd_dut|scl~q  & ((\page_rd_dut|state.RD_ACK~q ) # ((\page_rd_dut|state.ACK4~q )))) # (!\page_rd_dut|scl~q  & (!\sda~input_o  & ((\page_rd_dut|state.RD_ACK~q ) # (\page_rd_dut|state.ACK4~q ))))

	.dataa(\page_rd_dut|scl~q ),
	.datab(\page_rd_dut|state.RD_ACK~q ),
	.datac(\sda~input_o ),
	.datad(\page_rd_dut|state.ACK4~q ),
	.cin(gnd),
	.combout(\page_rd_dut|Selector21~1_combout ),
	.cout());
// synopsys translate_off
defparam \page_rd_dut|Selector21~1 .lut_mask = 16'hAF8C;
defparam \page_rd_dut|Selector21~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N24
cycloneive_lcell_comb \page_rd_dut|Add1~42 (
// Equation(s):
// \page_rd_dut|Add1~42_combout  = (\page_rd_dut|Add1~14_combout  & (!\page_rd_dut|rd_cnt [13] & \page_rd_dut|Equal0~0_combout ))

	.dataa(\page_rd_dut|Add1~14_combout ),
	.datab(\page_rd_dut|rd_cnt [13]),
	.datac(\page_rd_dut|Equal0~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\page_rd_dut|Add1~42_combout ),
	.cout());
// synopsys translate_off
defparam \page_rd_dut|Add1~42 .lut_mask = 16'h2020;
defparam \page_rd_dut|Add1~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N12
cycloneive_lcell_comb \page_rd_dut|rd_cnt[13]~2 (
// Equation(s):
// \page_rd_dut|rd_cnt[13]~2_combout  = (!\page_rd_dut|Selector21~0_combout  & (\page_rd_dut|state.RD_DATA~q  & !\page_rd_dut|always1~1_combout ))

	.dataa(\page_rd_dut|Selector21~0_combout ),
	.datab(\page_rd_dut|state.RD_DATA~q ),
	.datac(gnd),
	.datad(\page_rd_dut|always1~1_combout ),
	.cin(gnd),
	.combout(\page_rd_dut|rd_cnt[13]~2_combout ),
	.cout());
// synopsys translate_off
defparam \page_rd_dut|rd_cnt[13]~2 .lut_mask = 16'h0044;
defparam \page_rd_dut|rd_cnt[13]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y17_N25
dffeas \page_rd_dut|rd_cnt[4] (
	.clk(\my_pll_dut|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\page_rd_dut|Add1~42_combout ),
	.asdata(vcc),
	.clrn(!\my_pll_dut|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\page_rd_dut|rd_cnt[13]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\page_rd_dut|rd_cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \page_rd_dut|rd_cnt[4] .is_wysiwyg = "true";
defparam \page_rd_dut|rd_cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N10
cycloneive_lcell_comb \page_rd_dut|Add1~43 (
// Equation(s):
// \page_rd_dut|Add1~43_combout  = (\page_rd_dut|Add1~12_combout  & (!\page_rd_dut|rd_cnt [13] & \page_rd_dut|Equal0~0_combout ))

	.dataa(\page_rd_dut|Add1~12_combout ),
	.datab(\page_rd_dut|rd_cnt [13]),
	.datac(\page_rd_dut|Equal0~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\page_rd_dut|Add1~43_combout ),
	.cout());
// synopsys translate_off
defparam \page_rd_dut|Add1~43 .lut_mask = 16'h2020;
defparam \page_rd_dut|Add1~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y17_N11
dffeas \page_rd_dut|rd_cnt[3] (
	.clk(\my_pll_dut|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\page_rd_dut|Add1~43_combout ),
	.asdata(vcc),
	.clrn(!\my_pll_dut|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\page_rd_dut|rd_cnt[13]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\page_rd_dut|rd_cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \page_rd_dut|rd_cnt[3] .is_wysiwyg = "true";
defparam \page_rd_dut|rd_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N8
cycloneive_lcell_comb \page_rd_dut|Add1~10 (
// Equation(s):
// \page_rd_dut|Add1~10_combout  = (\page_rd_dut|rd_cnt [2] & (\page_rd_dut|Add1~9  $ (GND))) # (!\page_rd_dut|rd_cnt [2] & (!\page_rd_dut|Add1~9  & VCC))
// \page_rd_dut|Add1~11  = CARRY((\page_rd_dut|rd_cnt [2] & !\page_rd_dut|Add1~9 ))

	.dataa(\page_rd_dut|rd_cnt [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\page_rd_dut|Add1~9 ),
	.combout(\page_rd_dut|Add1~10_combout ),
	.cout(\page_rd_dut|Add1~11 ));
// synopsys translate_off
defparam \page_rd_dut|Add1~10 .lut_mask = 16'hA50A;
defparam \page_rd_dut|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N16
cycloneive_lcell_comb \page_rd_dut|Add1~18 (
// Equation(s):
// \page_rd_dut|Add1~18_combout  = (\page_rd_dut|rd_cnt [6] & (\page_rd_dut|Add1~17  $ (GND))) # (!\page_rd_dut|rd_cnt [6] & (!\page_rd_dut|Add1~17  & VCC))
// \page_rd_dut|Add1~19  = CARRY((\page_rd_dut|rd_cnt [6] & !\page_rd_dut|Add1~17 ))

	.dataa(\page_rd_dut|rd_cnt [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\page_rd_dut|Add1~17 ),
	.combout(\page_rd_dut|Add1~18_combout ),
	.cout(\page_rd_dut|Add1~19 ));
// synopsys translate_off
defparam \page_rd_dut|Add1~18 .lut_mask = 16'hA50A;
defparam \page_rd_dut|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N18
cycloneive_lcell_comb \page_rd_dut|Add1~20 (
// Equation(s):
// \page_rd_dut|Add1~20_combout  = (\page_rd_dut|rd_cnt [7] & (!\page_rd_dut|Add1~19 )) # (!\page_rd_dut|rd_cnt [7] & ((\page_rd_dut|Add1~19 ) # (GND)))
// \page_rd_dut|Add1~21  = CARRY((!\page_rd_dut|Add1~19 ) # (!\page_rd_dut|rd_cnt [7]))

	.dataa(gnd),
	.datab(\page_rd_dut|rd_cnt [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\page_rd_dut|Add1~19 ),
	.combout(\page_rd_dut|Add1~20_combout ),
	.cout(\page_rd_dut|Add1~21 ));
// synopsys translate_off
defparam \page_rd_dut|Add1~20 .lut_mask = 16'h3C3F;
defparam \page_rd_dut|Add1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N0
cycloneive_lcell_comb \page_rd_dut|Add1~39 (
// Equation(s):
// \page_rd_dut|Add1~39_combout  = (\page_rd_dut|Add1~20_combout  & (\page_rd_dut|Equal0~0_combout  & !\page_rd_dut|rd_cnt [13]))

	.dataa(gnd),
	.datab(\page_rd_dut|Add1~20_combout ),
	.datac(\page_rd_dut|Equal0~0_combout ),
	.datad(\page_rd_dut|rd_cnt [13]),
	.cin(gnd),
	.combout(\page_rd_dut|Add1~39_combout ),
	.cout());
// synopsys translate_off
defparam \page_rd_dut|Add1~39 .lut_mask = 16'h00C0;
defparam \page_rd_dut|Add1~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y17_N1
dffeas \page_rd_dut|rd_cnt[7] (
	.clk(\my_pll_dut|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\page_rd_dut|Add1~39_combout ),
	.asdata(vcc),
	.clrn(!\my_pll_dut|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\page_rd_dut|rd_cnt[13]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\page_rd_dut|rd_cnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \page_rd_dut|rd_cnt[7] .is_wysiwyg = "true";
defparam \page_rd_dut|rd_cnt[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N26
cycloneive_lcell_comb \page_rd_dut|Add1~28 (
// Equation(s):
// \page_rd_dut|Add1~28_combout  = (\page_rd_dut|rd_cnt [11] & (!\page_rd_dut|Add1~27 )) # (!\page_rd_dut|rd_cnt [11] & ((\page_rd_dut|Add1~27 ) # (GND)))
// \page_rd_dut|Add1~29  = CARRY((!\page_rd_dut|Add1~27 ) # (!\page_rd_dut|rd_cnt [11]))

	.dataa(gnd),
	.datab(\page_rd_dut|rd_cnt [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\page_rd_dut|Add1~27 ),
	.combout(\page_rd_dut|Add1~28_combout ),
	.cout(\page_rd_dut|Add1~29 ));
// synopsys translate_off
defparam \page_rd_dut|Add1~28 .lut_mask = 16'h3C3F;
defparam \page_rd_dut|Add1~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N14
cycloneive_lcell_comb \page_rd_dut|Add1~45 (
// Equation(s):
// \page_rd_dut|Add1~45_combout  = (\page_rd_dut|Equal0~0_combout  & (!\page_rd_dut|rd_cnt [13] & \page_rd_dut|Add1~28_combout ))

	.dataa(\page_rd_dut|Equal0~0_combout ),
	.datab(\page_rd_dut|rd_cnt [13]),
	.datac(\page_rd_dut|Add1~28_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\page_rd_dut|Add1~45_combout ),
	.cout());
// synopsys translate_off
defparam \page_rd_dut|Add1~45 .lut_mask = 16'h2020;
defparam \page_rd_dut|Add1~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y17_N15
dffeas \page_rd_dut|rd_cnt[11] (
	.clk(\my_pll_dut|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\page_rd_dut|Add1~45_combout ),
	.asdata(vcc),
	.clrn(!\my_pll_dut|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\page_rd_dut|rd_cnt[13]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\page_rd_dut|rd_cnt [11]),
	.prn(vcc));
// synopsys translate_off
defparam \page_rd_dut|rd_cnt[11] .is_wysiwyg = "true";
defparam \page_rd_dut|rd_cnt[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N28
cycloneive_lcell_comb \page_rd_dut|Add1~30 (
// Equation(s):
// \page_rd_dut|Add1~30_combout  = (\page_rd_dut|rd_cnt [12] & (\page_rd_dut|Add1~29  $ (GND))) # (!\page_rd_dut|rd_cnt [12] & (!\page_rd_dut|Add1~29  & VCC))
// \page_rd_dut|Add1~31  = CARRY((\page_rd_dut|rd_cnt [12] & !\page_rd_dut|Add1~29 ))

	.dataa(gnd),
	.datab(\page_rd_dut|rd_cnt [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\page_rd_dut|Add1~29 ),
	.combout(\page_rd_dut|Add1~30_combout ),
	.cout(\page_rd_dut|Add1~31 ));
// synopsys translate_off
defparam \page_rd_dut|Add1~30 .lut_mask = 16'hC30C;
defparam \page_rd_dut|Add1~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N12
cycloneive_lcell_comb \page_rd_dut|Add1~44 (
// Equation(s):
// \page_rd_dut|Add1~44_combout  = (\page_rd_dut|Add1~30_combout  & (\page_rd_dut|Equal0~0_combout  & !\page_rd_dut|rd_cnt [13]))

	.dataa(gnd),
	.datab(\page_rd_dut|Add1~30_combout ),
	.datac(\page_rd_dut|Equal0~0_combout ),
	.datad(\page_rd_dut|rd_cnt [13]),
	.cin(gnd),
	.combout(\page_rd_dut|Add1~44_combout ),
	.cout());
// synopsys translate_off
defparam \page_rd_dut|Add1~44 .lut_mask = 16'h00C0;
defparam \page_rd_dut|Add1~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y17_N13
dffeas \page_rd_dut|rd_cnt[12] (
	.clk(\my_pll_dut|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\page_rd_dut|Add1~44_combout ),
	.asdata(vcc),
	.clrn(!\my_pll_dut|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\page_rd_dut|rd_cnt[13]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\page_rd_dut|rd_cnt [12]),
	.prn(vcc));
// synopsys translate_off
defparam \page_rd_dut|rd_cnt[12] .is_wysiwyg = "true";
defparam \page_rd_dut|rd_cnt[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N30
cycloneive_lcell_comb \page_rd_dut|Add1~32 (
// Equation(s):
// \page_rd_dut|Add1~32_combout  = \page_rd_dut|Add1~31  $ (\page_rd_dut|rd_cnt [13])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\page_rd_dut|rd_cnt [13]),
	.cin(\page_rd_dut|Add1~31 ),
	.combout(\page_rd_dut|Add1~32_combout ),
	.cout());
// synopsys translate_off
defparam \page_rd_dut|Add1~32 .lut_mask = 16'h0FF0;
defparam \page_rd_dut|Add1~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N16
cycloneive_lcell_comb \page_rd_dut|rd_cnt[13]~3 (
// Equation(s):
// \page_rd_dut|rd_cnt[13]~3_combout  = (\page_rd_dut|rd_cnt [13] & (((!\page_rd_dut|rd_cnt[13]~2_combout )))) # (!\page_rd_dut|rd_cnt [13] & (\page_rd_dut|Equal0~0_combout  & (\page_rd_dut|Add1~32_combout  & \page_rd_dut|rd_cnt[13]~2_combout )))

	.dataa(\page_rd_dut|Equal0~0_combout ),
	.datab(\page_rd_dut|Add1~32_combout ),
	.datac(\page_rd_dut|rd_cnt [13]),
	.datad(\page_rd_dut|rd_cnt[13]~2_combout ),
	.cin(gnd),
	.combout(\page_rd_dut|rd_cnt[13]~3_combout ),
	.cout());
// synopsys translate_off
defparam \page_rd_dut|rd_cnt[13]~3 .lut_mask = 16'h08F0;
defparam \page_rd_dut|rd_cnt[13]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y17_N17
dffeas \page_rd_dut|rd_cnt[13] (
	.clk(\my_pll_dut|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\page_rd_dut|rd_cnt[13]~3_combout ),
	.asdata(vcc),
	.clrn(!\my_pll_dut|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\page_rd_dut|rd_cnt [13]),
	.prn(vcc));
// synopsys translate_off
defparam \page_rd_dut|rd_cnt[13] .is_wysiwyg = "true";
defparam \page_rd_dut|rd_cnt[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N4
cycloneive_lcell_comb \page_rd_dut|Add1~6 (
// Equation(s):
// \page_rd_dut|Add1~6_combout  = \page_rd_dut|rd_cnt [0] $ (VCC)
// \page_rd_dut|Add1~7  = CARRY(\page_rd_dut|rd_cnt [0])

	.dataa(gnd),
	.datab(\page_rd_dut|rd_cnt [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\page_rd_dut|Add1~6_combout ),
	.cout(\page_rd_dut|Add1~7 ));
// synopsys translate_off
defparam \page_rd_dut|Add1~6 .lut_mask = 16'h33CC;
defparam \page_rd_dut|Add1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N18
cycloneive_lcell_comb \page_rd_dut|Add1~36 (
// Equation(s):
// \page_rd_dut|Add1~36_combout  = (\page_rd_dut|Equal0~0_combout  & (!\page_rd_dut|rd_cnt [13] & \page_rd_dut|Add1~6_combout ))

	.dataa(\page_rd_dut|Equal0~0_combout ),
	.datab(\page_rd_dut|rd_cnt [13]),
	.datac(\page_rd_dut|Add1~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\page_rd_dut|Add1~36_combout ),
	.cout());
// synopsys translate_off
defparam \page_rd_dut|Add1~36 .lut_mask = 16'h2020;
defparam \page_rd_dut|Add1~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y17_N19
dffeas \page_rd_dut|rd_cnt[0] (
	.clk(\my_pll_dut|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\page_rd_dut|Add1~36_combout ),
	.asdata(vcc),
	.clrn(!\my_pll_dut|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\page_rd_dut|rd_cnt[13]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\page_rd_dut|rd_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \page_rd_dut|rd_cnt[0] .is_wysiwyg = "true";
defparam \page_rd_dut|rd_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N6
cycloneive_lcell_comb \page_rd_dut|Add1~8 (
// Equation(s):
// \page_rd_dut|Add1~8_combout  = (\page_rd_dut|rd_cnt [1] & (!\page_rd_dut|Add1~7 )) # (!\page_rd_dut|rd_cnt [1] & ((\page_rd_dut|Add1~7 ) # (GND)))
// \page_rd_dut|Add1~9  = CARRY((!\page_rd_dut|Add1~7 ) # (!\page_rd_dut|rd_cnt [1]))

	.dataa(gnd),
	.datab(\page_rd_dut|rd_cnt [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\page_rd_dut|Add1~7 ),
	.combout(\page_rd_dut|Add1~8_combout ),
	.cout(\page_rd_dut|Add1~9 ));
// synopsys translate_off
defparam \page_rd_dut|Add1~8 .lut_mask = 16'h3C3F;
defparam \page_rd_dut|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N20
cycloneive_lcell_comb \page_rd_dut|Add1~35 (
// Equation(s):
// \page_rd_dut|Add1~35_combout  = (!\page_rd_dut|rd_cnt [13] & (\page_rd_dut|Add1~8_combout  & \page_rd_dut|Equal0~0_combout ))

	.dataa(\page_rd_dut|rd_cnt [13]),
	.datab(\page_rd_dut|Add1~8_combout ),
	.datac(gnd),
	.datad(\page_rd_dut|Equal0~0_combout ),
	.cin(gnd),
	.combout(\page_rd_dut|Add1~35_combout ),
	.cout());
// synopsys translate_off
defparam \page_rd_dut|Add1~35 .lut_mask = 16'h4400;
defparam \page_rd_dut|Add1~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y15_N21
dffeas \page_rd_dut|rd_cnt[1] (
	.clk(\my_pll_dut|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\page_rd_dut|Add1~35_combout ),
	.asdata(vcc),
	.clrn(!\my_pll_dut|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\page_rd_dut|rd_cnt[13]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\page_rd_dut|rd_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \page_rd_dut|rd_cnt[1] .is_wysiwyg = "true";
defparam \page_rd_dut|rd_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N2
cycloneive_lcell_comb \page_rd_dut|Add1~34 (
// Equation(s):
// \page_rd_dut|Add1~34_combout  = (!\page_rd_dut|rd_cnt [13] & (\page_rd_dut|Add1~10_combout  & \page_rd_dut|Equal0~0_combout ))

	.dataa(\page_rd_dut|rd_cnt [13]),
	.datab(gnd),
	.datac(\page_rd_dut|Add1~10_combout ),
	.datad(\page_rd_dut|Equal0~0_combout ),
	.cin(gnd),
	.combout(\page_rd_dut|Add1~34_combout ),
	.cout());
// synopsys translate_off
defparam \page_rd_dut|Add1~34 .lut_mask = 16'h5000;
defparam \page_rd_dut|Add1~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y15_N3
dffeas \page_rd_dut|rd_cnt[2] (
	.clk(\my_pll_dut|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\page_rd_dut|Add1~34_combout ),
	.asdata(vcc),
	.clrn(!\my_pll_dut|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\page_rd_dut|rd_cnt[13]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\page_rd_dut|rd_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \page_rd_dut|rd_cnt[2] .is_wysiwyg = "true";
defparam \page_rd_dut|rd_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N8
cycloneive_lcell_comb \page_rd_dut|always1~2 (
// Equation(s):
// \page_rd_dut|always1~2_combout  = (!\page_rd_dut|rd_cnt [12] & (!\page_rd_dut|rd_cnt [0] & (!\page_rd_dut|rd_cnt [11] & \page_rd_dut|rd_cnt [13])))

	.dataa(\page_rd_dut|rd_cnt [12]),
	.datab(\page_rd_dut|rd_cnt [0]),
	.datac(\page_rd_dut|rd_cnt [11]),
	.datad(\page_rd_dut|rd_cnt [13]),
	.cin(gnd),
	.combout(\page_rd_dut|always1~2_combout ),
	.cout());
// synopsys translate_off
defparam \page_rd_dut|always1~2 .lut_mask = 16'h0100;
defparam \page_rd_dut|always1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N4
cycloneive_lcell_comb \page_rd_dut|Add1~40 (
// Equation(s):
// \page_rd_dut|Add1~40_combout  = (\page_rd_dut|Equal0~0_combout  & (!\page_rd_dut|rd_cnt [13] & \page_rd_dut|Add1~18_combout ))

	.dataa(\page_rd_dut|Equal0~0_combout ),
	.datab(\page_rd_dut|rd_cnt [13]),
	.datac(\page_rd_dut|Add1~18_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\page_rd_dut|Add1~40_combout ),
	.cout());
// synopsys translate_off
defparam \page_rd_dut|Add1~40 .lut_mask = 16'h2020;
defparam \page_rd_dut|Add1~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y17_N5
dffeas \page_rd_dut|rd_cnt[6] (
	.clk(\my_pll_dut|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\page_rd_dut|Add1~40_combout ),
	.asdata(vcc),
	.clrn(!\my_pll_dut|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\page_rd_dut|rd_cnt[13]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\page_rd_dut|rd_cnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \page_rd_dut|rd_cnt[6] .is_wysiwyg = "true";
defparam \page_rd_dut|rd_cnt[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N28
cycloneive_lcell_comb \page_rd_dut|always1~4 (
// Equation(s):
// \page_rd_dut|always1~4_combout  = (!\page_rd_dut|rd_cnt [5] & (!\page_rd_dut|rd_cnt [3] & (!\page_rd_dut|rd_cnt [6] & !\page_rd_dut|rd_cnt [4])))

	.dataa(\page_rd_dut|rd_cnt [5]),
	.datab(\page_rd_dut|rd_cnt [3]),
	.datac(\page_rd_dut|rd_cnt [6]),
	.datad(\page_rd_dut|rd_cnt [4]),
	.cin(gnd),
	.combout(\page_rd_dut|always1~4_combout ),
	.cout());
// synopsys translate_off
defparam \page_rd_dut|always1~4 .lut_mask = 16'h0001;
defparam \page_rd_dut|always1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N22
cycloneive_lcell_comb \page_rd_dut|always1~5 (
// Equation(s):
// \page_rd_dut|always1~5_combout  = (\page_rd_dut|always1~3_combout  & (\page_rd_dut|always1~2_combout  & (\page_rd_dut|Equal0~0_combout  & \page_rd_dut|always1~4_combout )))

	.dataa(\page_rd_dut|always1~3_combout ),
	.datab(\page_rd_dut|always1~2_combout ),
	.datac(\page_rd_dut|Equal0~0_combout ),
	.datad(\page_rd_dut|always1~4_combout ),
	.cin(gnd),
	.combout(\page_rd_dut|always1~5_combout ),
	.cout());
// synopsys translate_off
defparam \page_rd_dut|always1~5 .lut_mask = 16'h8000;
defparam \page_rd_dut|always1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N14
cycloneive_lcell_comb \page_rd_dut|Selector21~0 (
// Equation(s):
// \page_rd_dut|Selector21~0_combout  = (!\page_rd_dut|always1~0_combout  & ((\page_rd_dut|rd_cnt [2]) # ((\page_rd_dut|rd_cnt [1]) # (!\page_rd_dut|always1~5_combout ))))

	.dataa(\page_rd_dut|always1~0_combout ),
	.datab(\page_rd_dut|rd_cnt [2]),
	.datac(\page_rd_dut|rd_cnt [1]),
	.datad(\page_rd_dut|always1~5_combout ),
	.cin(gnd),
	.combout(\page_rd_dut|Selector21~0_combout ),
	.cout());
// synopsys translate_off
defparam \page_rd_dut|Selector21~0 .lut_mask = 16'h5455;
defparam \page_rd_dut|Selector21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N28
cycloneive_lcell_comb \page_rd_dut|Selector21~2 (
// Equation(s):
// \page_rd_dut|Selector21~2_combout  = (\page_rd_dut|Selector21~1_combout  & (((\page_rd_dut|state.RD_DATA~q )) # (!\page_rd_dut|scl~q ))) # (!\page_rd_dut|Selector21~1_combout  & (((\page_rd_dut|state.RD_DATA~q  & \page_rd_dut|Selector21~0_combout ))))

	.dataa(\page_rd_dut|scl~q ),
	.datab(\page_rd_dut|Selector21~1_combout ),
	.datac(\page_rd_dut|state.RD_DATA~q ),
	.datad(\page_rd_dut|Selector21~0_combout ),
	.cin(gnd),
	.combout(\page_rd_dut|Selector21~2_combout ),
	.cout());
// synopsys translate_off
defparam \page_rd_dut|Selector21~2 .lut_mask = 16'hF4C4;
defparam \page_rd_dut|Selector21~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y15_N29
dffeas \page_rd_dut|state.RD_DATA (
	.clk(\my_pll_dut|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\page_rd_dut|Selector21~2_combout ),
	.asdata(vcc),
	.clrn(!\my_pll_dut|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\page_rd_dut|state.RD_DATA~q ),
	.prn(vcc));
// synopsys translate_off
defparam \page_rd_dut|state.RD_DATA .is_wysiwyg = "true";
defparam \page_rd_dut|state.RD_DATA .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N26
cycloneive_lcell_comb \page_rd_dut|Selector12~0 (
// Equation(s):
// \page_rd_dut|Selector12~0_combout  = (\page_rd_dut|scl~q  & ((\page_rd_dut|state.ACK1~q ) # ((\page_rd_dut|Equal0~0_combout  & \page_rd_dut|state.CONTROL_BYTE~q ))))

	.dataa(\page_rd_dut|Equal0~0_combout ),
	.datab(\page_rd_dut|state.CONTROL_BYTE~q ),
	.datac(\page_rd_dut|state.ACK1~q ),
	.datad(\page_rd_dut|scl~q ),
	.cin(gnd),
	.combout(\page_rd_dut|Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \page_rd_dut|Selector12~0 .lut_mask = 16'hF800;
defparam \page_rd_dut|Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y15_N27
dffeas \page_rd_dut|state.ACK1 (
	.clk(\my_pll_dut|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\page_rd_dut|Selector12~0_combout ),
	.asdata(vcc),
	.clrn(!\my_pll_dut|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\page_rd_dut|state.ACK1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \page_rd_dut|state.ACK1 .is_wysiwyg = "true";
defparam \page_rd_dut|state.ACK1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N14
cycloneive_lcell_comb \page_rd_dut|Selector10~0 (
// Equation(s):
// \page_rd_dut|Selector10~0_combout  = (!\page_rd_dut|state.ACK2~q  & (!\page_rd_dut|state.ACK3~q  & (!\page_rd_dut|state.ACK4~q  & !\page_rd_dut|state.ACK1~q )))

	.dataa(\page_rd_dut|state.ACK2~q ),
	.datab(\page_rd_dut|state.ACK3~q ),
	.datac(\page_rd_dut|state.ACK4~q ),
	.datad(\page_rd_dut|state.ACK1~q ),
	.cin(gnd),
	.combout(\page_rd_dut|Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \page_rd_dut|Selector10~0 .lut_mask = 16'h0001;
defparam \page_rd_dut|Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N8
cycloneive_lcell_comb \page_rd_dut|Selector10~1 (
// Equation(s):
// \page_rd_dut|Selector10~1_combout  = (\page_rd_dut|scl~q  & (((\page_rd_dut|state.S0~q )))) # (!\page_rd_dut|scl~q  & (((\page_rd_dut|Selector10~0_combout )) # (!\sda~input_o )))

	.dataa(\page_rd_dut|scl~q ),
	.datab(\sda~input_o ),
	.datac(\page_rd_dut|state.S0~q ),
	.datad(\page_rd_dut|Selector10~0_combout ),
	.cin(gnd),
	.combout(\page_rd_dut|Selector10~1_combout ),
	.cout());
// synopsys translate_off
defparam \page_rd_dut|Selector10~1 .lut_mask = 16'hF5B1;
defparam \page_rd_dut|Selector10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y15_N9
dffeas \page_rd_dut|state.S0 (
	.clk(\my_pll_dut|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\page_rd_dut|Selector10~1_combout ),
	.asdata(vcc),
	.clrn(!\my_pll_dut|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\page_rd_dut|state.S0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \page_rd_dut|state.S0 .is_wysiwyg = "true";
defparam \page_rd_dut|state.S0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N28
cycloneive_lcell_comb \page_rd_dut|Selector11~0 (
// Equation(s):
// \page_rd_dut|Selector11~0_combout  = (\page_rd_dut|scl~q  & (!\page_rd_dut|Equal0~0_combout  & (\page_rd_dut|state.CONTROL_BYTE~q ))) # (!\page_rd_dut|scl~q  & (((\page_rd_dut|state.CONTROL_BYTE~q ) # (!\page_rd_dut|state.S0~q ))))

	.dataa(\page_rd_dut|Equal0~0_combout ),
	.datab(\page_rd_dut|scl~q ),
	.datac(\page_rd_dut|state.CONTROL_BYTE~q ),
	.datad(\page_rd_dut|state.S0~q ),
	.cin(gnd),
	.combout(\page_rd_dut|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \page_rd_dut|Selector11~0 .lut_mask = 16'h7073;
defparam \page_rd_dut|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y15_N29
dffeas \page_rd_dut|state.CONTROL_BYTE (
	.clk(\my_pll_dut|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\page_rd_dut|Selector11~0_combout ),
	.asdata(vcc),
	.clrn(!\my_pll_dut|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\page_rd_dut|state.CONTROL_BYTE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \page_rd_dut|state.CONTROL_BYTE .is_wysiwyg = "true";
defparam \page_rd_dut|state.CONTROL_BYTE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N22
cycloneive_lcell_comb \page_rd_dut|cnt[1]~1 (
// Equation(s):
// \page_rd_dut|cnt[1]~1_combout  = (\page_rd_dut|cnt[1]~0_combout  & ((!\page_rd_dut|scl~q ) # (!\page_rd_dut|state.CONTROL_BYTE~q )))

	.dataa(\page_rd_dut|cnt[1]~0_combout ),
	.datab(\page_rd_dut|state.CONTROL_BYTE~q ),
	.datac(gnd),
	.datad(\page_rd_dut|scl~q ),
	.cin(gnd),
	.combout(\page_rd_dut|cnt[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \page_rd_dut|cnt[1]~1 .lut_mask = 16'h22AA;
defparam \page_rd_dut|cnt[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N26
cycloneive_lcell_comb \page_rd_dut|cnt[1]~2 (
// Equation(s):
// \page_rd_dut|cnt[1]~2_combout  = ((\page_rd_dut|state.RD_DATA~q  & ((\page_rd_dut|always1~1_combout ) # (!\page_rd_dut|Selector21~0_combout )))) # (!\page_rd_dut|cnt[1]~1_combout )

	.dataa(\page_rd_dut|Selector21~0_combout ),
	.datab(\page_rd_dut|state.RD_DATA~q ),
	.datac(\page_rd_dut|cnt[1]~1_combout ),
	.datad(\page_rd_dut|always1~1_combout ),
	.cin(gnd),
	.combout(\page_rd_dut|cnt[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \page_rd_dut|cnt[1]~2 .lut_mask = 16'hCF4F;
defparam \page_rd_dut|cnt[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y15_N17
dffeas \page_rd_dut|cnt[0] (
	.clk(\my_pll_dut|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\page_rd_dut|Selector29~0_combout ),
	.asdata(vcc),
	.clrn(!\my_pll_dut|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\page_rd_dut|cnt[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\page_rd_dut|cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \page_rd_dut|cnt[0] .is_wysiwyg = "true";
defparam \page_rd_dut|cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N0
cycloneive_lcell_comb \page_rd_dut|Selector26~0 (
// Equation(s):
// \page_rd_dut|Selector26~0_combout  = (\page_rd_dut|state.RD_DATA~q  & ((\page_rd_dut|always1~1_combout ))) # (!\page_rd_dut|state.RD_DATA~q  & (!\page_rd_dut|Equal0~0_combout ))

	.dataa(gnd),
	.datab(\page_rd_dut|Equal0~0_combout ),
	.datac(\page_rd_dut|state.RD_DATA~q ),
	.datad(\page_rd_dut|always1~1_combout ),
	.cin(gnd),
	.combout(\page_rd_dut|Selector26~0_combout ),
	.cout());
// synopsys translate_off
defparam \page_rd_dut|Selector26~0 .lut_mask = 16'hF303;
defparam \page_rd_dut|Selector26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N14
cycloneive_lcell_comb \page_rd_dut|Selector28~0 (
// Equation(s):
// \page_rd_dut|Selector28~0_combout  = (\page_rd_dut|Selector26~0_combout  & (\page_rd_dut|cnt [0] $ (\page_rd_dut|cnt [1])))

	.dataa(gnd),
	.datab(\page_rd_dut|cnt [0]),
	.datac(\page_rd_dut|cnt [1]),
	.datad(\page_rd_dut|Selector26~0_combout ),
	.cin(gnd),
	.combout(\page_rd_dut|Selector28~0_combout ),
	.cout());
// synopsys translate_off
defparam \page_rd_dut|Selector28~0 .lut_mask = 16'h3C00;
defparam \page_rd_dut|Selector28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y15_N15
dffeas \page_rd_dut|cnt[1] (
	.clk(\my_pll_dut|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\page_rd_dut|Selector28~0_combout ),
	.asdata(vcc),
	.clrn(!\my_pll_dut|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\page_rd_dut|cnt[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\page_rd_dut|cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \page_rd_dut|cnt[1] .is_wysiwyg = "true";
defparam \page_rd_dut|cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N30
cycloneive_lcell_comb \page_rd_dut|Add0~0 (
// Equation(s):
// \page_rd_dut|Add0~0_combout  = \page_rd_dut|cnt [3] $ (((\page_rd_dut|cnt [2] & (\page_rd_dut|cnt [1] & \page_rd_dut|cnt [0]))))

	.dataa(\page_rd_dut|cnt [2]),
	.datab(\page_rd_dut|cnt [3]),
	.datac(\page_rd_dut|cnt [1]),
	.datad(\page_rd_dut|cnt [0]),
	.cin(gnd),
	.combout(\page_rd_dut|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \page_rd_dut|Add0~0 .lut_mask = 16'h6CCC;
defparam \page_rd_dut|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N18
cycloneive_lcell_comb \page_rd_dut|cnt[3]~3 (
// Equation(s):
// \page_rd_dut|cnt[3]~3_combout  = (\page_rd_dut|cnt[1]~2_combout  & (\page_rd_dut|Add0~0_combout  & ((\page_rd_dut|Selector26~0_combout )))) # (!\page_rd_dut|cnt[1]~2_combout  & (((\page_rd_dut|cnt [3]))))

	.dataa(\page_rd_dut|cnt[1]~2_combout ),
	.datab(\page_rd_dut|Add0~0_combout ),
	.datac(\page_rd_dut|cnt [3]),
	.datad(\page_rd_dut|Selector26~0_combout ),
	.cin(gnd),
	.combout(\page_rd_dut|cnt[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \page_rd_dut|cnt[3]~3 .lut_mask = 16'hD850;
defparam \page_rd_dut|cnt[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y15_N19
dffeas \page_rd_dut|cnt[3] (
	.clk(\my_pll_dut|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\page_rd_dut|cnt[3]~3_combout ),
	.asdata(vcc),
	.clrn(!\my_pll_dut|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\page_rd_dut|cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \page_rd_dut|cnt[3] .is_wysiwyg = "true";
defparam \page_rd_dut|cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N2
cycloneive_lcell_comb \page_rd_dut|Equal0~0 (
// Equation(s):
// \page_rd_dut|Equal0~0_combout  = (!\page_rd_dut|cnt [2] & (\page_rd_dut|cnt [3] & (!\page_rd_dut|cnt [1] & !\page_rd_dut|cnt [0])))

	.dataa(\page_rd_dut|cnt [2]),
	.datab(\page_rd_dut|cnt [3]),
	.datac(\page_rd_dut|cnt [1]),
	.datad(\page_rd_dut|cnt [0]),
	.cin(gnd),
	.combout(\page_rd_dut|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \page_rd_dut|Equal0~0 .lut_mask = 16'h0004;
defparam \page_rd_dut|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N0
cycloneive_lcell_comb \page_rd_dut|always1~0 (
// Equation(s):
// \page_rd_dut|always1~0_combout  = (!\page_rd_dut|rd_cnt [13] & \page_rd_dut|Equal0~0_combout )

	.dataa(\page_rd_dut|rd_cnt [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(\page_rd_dut|Equal0~0_combout ),
	.cin(gnd),
	.combout(\page_rd_dut|always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \page_rd_dut|always1~0 .lut_mask = 16'h5500;
defparam \page_rd_dut|always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N10
cycloneive_lcell_comb \page_rd_dut|Selector0~0 (
// Equation(s):
// \page_rd_dut|Selector0~0_combout  = (\page_rd_dut|always1~6_combout  & (!\page_rd_dut|always1~0_combout  & (!\page_rd_dut|always1~1_combout  & \page_rd_dut|state.RD_DATA~q )))

	.dataa(\page_rd_dut|always1~6_combout ),
	.datab(\page_rd_dut|always1~0_combout ),
	.datac(\page_rd_dut|always1~1_combout ),
	.datad(\page_rd_dut|state.RD_DATA~q ),
	.cin(gnd),
	.combout(\page_rd_dut|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \page_rd_dut|Selector0~0 .lut_mask = 16'h0200;
defparam \page_rd_dut|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N22
cycloneive_lcell_comb \page_rd_dut|Selector0~1 (
// Equation(s):
// \page_rd_dut|Selector0~1_combout  = (\page_rd_dut|state.RD_DATA~q  & (!\page_rd_dut|sda_buff~q  & ((\page_rd_dut|always1~1_combout ) # (!\page_rd_dut|always1~0_combout ))))

	.dataa(\page_rd_dut|always1~0_combout ),
	.datab(\page_rd_dut|state.RD_DATA~q ),
	.datac(\page_rd_dut|sda_buff~q ),
	.datad(\page_rd_dut|always1~1_combout ),
	.cin(gnd),
	.combout(\page_rd_dut|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \page_rd_dut|Selector0~1 .lut_mask = 16'h0C04;
defparam \page_rd_dut|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N8
cycloneive_lcell_comb \page_rd_dut|Selector0~4 (
// Equation(s):
// \page_rd_dut|Selector0~4_combout  = (\page_rd_dut|Equal0~0_combout  & (((!\page_rd_dut|sda_buff~q )))) # (!\page_rd_dut|Equal0~0_combout  & ((\page_rd_dut|scl~q  & (\page_rd_dut|data [7])) # (!\page_rd_dut|scl~q  & ((!\page_rd_dut|sda_buff~q )))))

	.dataa(\page_rd_dut|data [7]),
	.datab(\page_rd_dut|sda_buff~q ),
	.datac(\page_rd_dut|Equal0~0_combout ),
	.datad(\page_rd_dut|scl~q ),
	.cin(gnd),
	.combout(\page_rd_dut|Selector0~4_combout ),
	.cout());
// synopsys translate_off
defparam \page_rd_dut|Selector0~4 .lut_mask = 16'h3A33;
defparam \page_rd_dut|Selector0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N6
cycloneive_lcell_comb \page_rd_dut|en~0 (
// Equation(s):
// \page_rd_dut|en~0_combout  = (\page_rd_dut|Equal0~0_combout  & \page_rd_dut|scl~q )

	.dataa(\page_rd_dut|Equal0~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\page_rd_dut|scl~q ),
	.cin(gnd),
	.combout(\page_rd_dut|en~0_combout ),
	.cout());
// synopsys translate_off
defparam \page_rd_dut|en~0 .lut_mask = 16'hAA00;
defparam \page_rd_dut|en~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N0
cycloneive_lcell_comb \page_rd_dut|Selector13~0 (
// Equation(s):
// \page_rd_dut|Selector13~0_combout  = (\page_rd_dut|state.ACK1~q  & ((\page_rd_dut|rd_en~1_combout ) # ((\page_rd_dut|state.ADDR_HIGH~q  & !\page_rd_dut|en~0_combout )))) # (!\page_rd_dut|state.ACK1~q  & (((\page_rd_dut|state.ADDR_HIGH~q  & 
// !\page_rd_dut|en~0_combout ))))

	.dataa(\page_rd_dut|state.ACK1~q ),
	.datab(\page_rd_dut|rd_en~1_combout ),
	.datac(\page_rd_dut|state.ADDR_HIGH~q ),
	.datad(\page_rd_dut|en~0_combout ),
	.cin(gnd),
	.combout(\page_rd_dut|Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \page_rd_dut|Selector13~0 .lut_mask = 16'h88F8;
defparam \page_rd_dut|Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y15_N1
dffeas \page_rd_dut|state.ADDR_HIGH (
	.clk(\my_pll_dut|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\page_rd_dut|Selector13~0_combout ),
	.asdata(vcc),
	.clrn(!\my_pll_dut|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\page_rd_dut|state.ADDR_HIGH~q ),
	.prn(vcc));
// synopsys translate_off
defparam \page_rd_dut|state.ADDR_HIGH .is_wysiwyg = "true";
defparam \page_rd_dut|state.ADDR_HIGH .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N14
cycloneive_lcell_comb \page_rd_dut|Selector9~8 (
// Equation(s):
// \page_rd_dut|Selector9~8_combout  = (\page_rd_dut|state.ADDR_LOW~q ) # ((\page_rd_dut|state.ADDR_HIGH~q ) # ((\page_rd_dut|state.RD_CTRL~q ) # (\page_rd_dut|state.CONTROL_BYTE~q )))

	.dataa(\page_rd_dut|state.ADDR_LOW~q ),
	.datab(\page_rd_dut|state.ADDR_HIGH~q ),
	.datac(\page_rd_dut|state.RD_CTRL~q ),
	.datad(\page_rd_dut|state.CONTROL_BYTE~q ),
	.cin(gnd),
	.combout(\page_rd_dut|Selector9~8_combout ),
	.cout());
// synopsys translate_off
defparam \page_rd_dut|Selector9~8 .lut_mask = 16'hFFFE;
defparam \page_rd_dut|Selector9~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N2
cycloneive_lcell_comb \page_rd_dut|Selector0~5 (
// Equation(s):
// \page_rd_dut|Selector0~5_combout  = (\page_rd_dut|Selector0~3_combout ) # ((\page_rd_dut|Selector0~1_combout ) # ((\page_rd_dut|Selector0~4_combout  & \page_rd_dut|Selector9~8_combout )))

	.dataa(\page_rd_dut|Selector0~3_combout ),
	.datab(\page_rd_dut|Selector0~1_combout ),
	.datac(\page_rd_dut|Selector0~4_combout ),
	.datad(\page_rd_dut|Selector9~8_combout ),
	.cin(gnd),
	.combout(\page_rd_dut|Selector0~5_combout ),
	.cout());
// synopsys translate_off
defparam \page_rd_dut|Selector0~5 .lut_mask = 16'hFEEE;
defparam \page_rd_dut|Selector0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N0
cycloneive_lcell_comb \page_rd_dut|Selector0~7 (
// Equation(s):
// \page_rd_dut|Selector0~7_combout  = (!\page_rd_dut|Selector0~0_combout  & (!\page_rd_dut|Selector0~5_combout  & ((\page_rd_dut|sda_buff~q ) # (!\page_rd_dut|Selector0~6_combout ))))

	.dataa(\page_rd_dut|Selector0~6_combout ),
	.datab(\page_rd_dut|Selector0~0_combout ),
	.datac(\page_rd_dut|sda_buff~q ),
	.datad(\page_rd_dut|Selector0~5_combout ),
	.cin(gnd),
	.combout(\page_rd_dut|Selector0~7_combout ),
	.cout());
// synopsys translate_off
defparam \page_rd_dut|Selector0~7 .lut_mask = 16'h0031;
defparam \page_rd_dut|Selector0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y15_N1
dffeas \page_rd_dut|sda_buff (
	.clk(\my_pll_dut|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\page_rd_dut|Selector0~7_combout ),
	.asdata(vcc),
	.clrn(!\my_pll_dut|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\page_rd_dut|sda_buff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \page_rd_dut|sda_buff .is_wysiwyg = "true";
defparam \page_rd_dut|sda_buff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N12
cycloneive_lcell_comb \page_rd_dut|Selector23~0 (
// Equation(s):
// \page_rd_dut|Selector23~0_combout  = (\page_rd_dut|always1~5_combout  & (!\page_rd_dut|rd_cnt [2] & (!\page_rd_dut|rd_cnt [1] & \page_rd_dut|state.RD_DATA~q )))

	.dataa(\page_rd_dut|always1~5_combout ),
	.datab(\page_rd_dut|rd_cnt [2]),
	.datac(\page_rd_dut|rd_cnt [1]),
	.datad(\page_rd_dut|state.RD_DATA~q ),
	.cin(gnd),
	.combout(\page_rd_dut|Selector23~0_combout ),
	.cout());
// synopsys translate_off
defparam \page_rd_dut|Selector23~0 .lut_mask = 16'h0200;
defparam \page_rd_dut|Selector23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N6
cycloneive_lcell_comb \page_rd_dut|Selector23~1 (
// Equation(s):
// \page_rd_dut|Selector23~1_combout  = (\page_rd_dut|Selector23~0_combout ) # ((\page_rd_dut|state.NO_ACK~q  & ((\page_rd_dut|scl~q ) # (!\sda~input_o ))))

	.dataa(\sda~input_o ),
	.datab(\page_rd_dut|scl~q ),
	.datac(\page_rd_dut|state.NO_ACK~q ),
	.datad(\page_rd_dut|Selector23~0_combout ),
	.cin(gnd),
	.combout(\page_rd_dut|Selector23~1_combout ),
	.cout());
// synopsys translate_off
defparam \page_rd_dut|Selector23~1 .lut_mask = 16'hFFD0;
defparam \page_rd_dut|Selector23~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y15_N7
dffeas \page_rd_dut|state.NO_ACK (
	.clk(\my_pll_dut|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\page_rd_dut|Selector23~1_combout ),
	.asdata(vcc),
	.clrn(!\my_pll_dut|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\page_rd_dut|state.NO_ACK~q ),
	.prn(vcc));
// synopsys translate_off
defparam \page_rd_dut|state.NO_ACK .is_wysiwyg = "true";
defparam \page_rd_dut|state.NO_ACK .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N24
cycloneive_lcell_comb \page_rd_dut|Selector24~0 (
// Equation(s):
// \page_rd_dut|Selector24~0_combout  = (!\page_rd_dut|scl~q  & ((\page_rd_dut|state.STOP_READY~q ) # ((\sda~input_o  & \page_rd_dut|state.NO_ACK~q ))))

	.dataa(\sda~input_o ),
	.datab(\page_rd_dut|scl~q ),
	.datac(\page_rd_dut|state.STOP_READY~q ),
	.datad(\page_rd_dut|state.NO_ACK~q ),
	.cin(gnd),
	.combout(\page_rd_dut|Selector24~0_combout ),
	.cout());
// synopsys translate_off
defparam \page_rd_dut|Selector24~0 .lut_mask = 16'h3230;
defparam \page_rd_dut|Selector24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y15_N25
dffeas \page_rd_dut|state.STOP_READY (
	.clk(\my_pll_dut|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\page_rd_dut|Selector24~0_combout ),
	.asdata(vcc),
	.clrn(!\my_pll_dut|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\page_rd_dut|state.STOP_READY~q ),
	.prn(vcc));
// synopsys translate_off
defparam \page_rd_dut|state.STOP_READY .is_wysiwyg = "true";
defparam \page_rd_dut|state.STOP_READY .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N12
cycloneive_lcell_comb \page_rd_dut|state.STOP~0 (
// Equation(s):
// \page_rd_dut|state.STOP~0_combout  = (\page_rd_dut|state.STOP~q ) # ((\page_rd_dut|state.STOP_READY~q  & \page_rd_dut|scl~q ))

	.dataa(gnd),
	.datab(\page_rd_dut|state.STOP_READY~q ),
	.datac(\page_rd_dut|state.STOP~q ),
	.datad(\page_rd_dut|scl~q ),
	.cin(gnd),
	.combout(\page_rd_dut|state.STOP~0_combout ),
	.cout());
// synopsys translate_off
defparam \page_rd_dut|state.STOP~0 .lut_mask = 16'hFCF0;
defparam \page_rd_dut|state.STOP~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y15_N13
dffeas \page_rd_dut|state.STOP (
	.clk(\my_pll_dut|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\page_rd_dut|state.STOP~0_combout ),
	.asdata(vcc),
	.clrn(!\my_pll_dut|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\page_rd_dut|state.STOP~q ),
	.prn(vcc));
// synopsys translate_off
defparam \page_rd_dut|state.STOP .is_wysiwyg = "true";
defparam \page_rd_dut|state.STOP .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N28
cycloneive_lcell_comb \page_rd_dut|WideOr1~0 (
// Equation(s):
// \page_rd_dut|WideOr1~0_combout  = (!\page_rd_dut|state.NO_ACK~q  & (!\page_rd_dut|state.STOP~q  & (\page_rd_dut|Selector10~0_combout  & !\page_rd_dut|state.RD_ACK~q )))

	.dataa(\page_rd_dut|state.NO_ACK~q ),
	.datab(\page_rd_dut|state.STOP~q ),
	.datac(\page_rd_dut|Selector10~0_combout ),
	.datad(\page_rd_dut|state.RD_ACK~q ),
	.cin(gnd),
	.combout(\page_rd_dut|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \page_rd_dut|WideOr1~0 .lut_mask = 16'h0010;
defparam \page_rd_dut|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N16
cycloneive_lcell_comb \page_rd_dut|Selector1~0 (
// Equation(s):
// \page_rd_dut|Selector1~0_combout  = (\page_rd_dut|Selector23~0_combout ) # ((!\page_rd_dut|en~q  & ((\page_rd_dut|state.RD_START~q ) # (!\page_rd_dut|WideOr1~0_combout ))))

	.dataa(\page_rd_dut|Selector23~0_combout ),
	.datab(\page_rd_dut|state.RD_START~q ),
	.datac(\page_rd_dut|en~q ),
	.datad(\page_rd_dut|WideOr1~0_combout ),
	.cin(gnd),
	.combout(\page_rd_dut|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \page_rd_dut|Selector1~0 .lut_mask = 16'hAEAF;
defparam \page_rd_dut|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N20
cycloneive_lcell_comb \page_rd_dut|Selector1~2 (
// Equation(s):
// \page_rd_dut|Selector1~2_combout  = (\page_rd_dut|state.START_READY~q  & (((\page_rd_dut|scl~q ) # (!\page_rd_dut|en~q )))) # (!\page_rd_dut|state.START_READY~q  & (\page_rd_dut|state.STOP_READY~q  & ((\page_rd_dut|scl~q ) # (!\page_rd_dut|en~q ))))

	.dataa(\page_rd_dut|state.START_READY~q ),
	.datab(\page_rd_dut|state.STOP_READY~q ),
	.datac(\page_rd_dut|en~q ),
	.datad(\page_rd_dut|scl~q ),
	.cin(gnd),
	.combout(\page_rd_dut|Selector1~2_combout ),
	.cout());
// synopsys translate_off
defparam \page_rd_dut|Selector1~2 .lut_mask = 16'hEE0E;
defparam \page_rd_dut|Selector1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N14
cycloneive_lcell_comb \page_rd_dut|Selector1~3 (
// Equation(s):
// \page_rd_dut|Selector1~3_combout  = (\page_rd_dut|Selector1~1_combout ) # ((\page_rd_dut|Selector1~2_combout ) # ((\page_rd_dut|always1~0_combout  & \page_rd_dut|state.RD_DATA~q )))

	.dataa(\page_rd_dut|Selector1~1_combout ),
	.datab(\page_rd_dut|always1~0_combout ),
	.datac(\page_rd_dut|state.RD_DATA~q ),
	.datad(\page_rd_dut|Selector1~2_combout ),
	.cin(gnd),
	.combout(\page_rd_dut|Selector1~3_combout ),
	.cout());
// synopsys translate_off
defparam \page_rd_dut|Selector1~3 .lut_mask = 16'hFFEA;
defparam \page_rd_dut|Selector1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N18
cycloneive_lcell_comb \page_rd_dut|Selector1~6 (
// Equation(s):
// \page_rd_dut|Selector1~6_combout  = (!\page_rd_dut|Selector1~0_combout  & (!\page_rd_dut|Selector1~3_combout  & ((\page_rd_dut|en~0_combout ) # (!\page_rd_dut|Selector1~5_combout ))))

	.dataa(\page_rd_dut|Selector1~5_combout ),
	.datab(\page_rd_dut|Selector1~0_combout ),
	.datac(\page_rd_dut|Selector1~3_combout ),
	.datad(\page_rd_dut|en~0_combout ),
	.cin(gnd),
	.combout(\page_rd_dut|Selector1~6_combout ),
	.cout());
// synopsys translate_off
defparam \page_rd_dut|Selector1~6 .lut_mask = 16'h0301;
defparam \page_rd_dut|Selector1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y15_N19
dffeas \page_rd_dut|en (
	.clk(\my_pll_dut|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\page_rd_dut|Selector1~6_combout ),
	.asdata(vcc),
	.clrn(!\my_pll_dut|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\page_rd_dut|en~q ),
	.prn(vcc));
// synopsys translate_off
defparam \page_rd_dut|en .is_wysiwyg = "true";
defparam \page_rd_dut|en .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y14_N22
cycloneive_io_ibuf \altera_reserved_tck~input (
	.i(altera_reserved_tck),
	.ibar(gnd),
	.o(\altera_reserved_tck~input_o ));
// synopsys translate_off
defparam \altera_reserved_tck~input .bus_hold = "false";
defparam \altera_reserved_tck~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y14_N15
cycloneive_io_ibuf \altera_reserved_tdi~input (
	.i(altera_reserved_tdi),
	.ibar(gnd),
	.o(\altera_reserved_tdi~input_o ));
// synopsys translate_off
defparam \altera_reserved_tdi~input .bus_hold = "false";
defparam \altera_reserved_tdi~input .simulate_z_as = "z";
// synopsys translate_on

// Location: JTAG_X1_Y12_N0
cycloneive_jtag altera_internal_jtag(
	.tms(\altera_reserved_tms~input_o ),
	.tck(\altera_reserved_tck~input_o ),
	.tdi(\altera_reserved_tdi~input_o ),
	.tdoutap(gnd),
	.tdouser(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell_combout ),
	.tdo(\altera_internal_jtag~TDO ),
	.tmsutap(\altera_internal_jtag~TMSUTAP ),
	.tckutap(\altera_internal_jtag~TCKUTAP ),
	.tdiutap(\altera_internal_jtag~TDIUTAP ),
	.shiftuser(),
	.clkdruser(),
	.updateuser(),
	.runidleuser(),
	.usr1user());

// Location: LCCOMB_X18_Y20_N10
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [5]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6 .lut_mask = 16'hFCFC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y20_N11
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[6] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N6
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7 (
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [6]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7 .lut_mask = 16'hAA00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y20_N7
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[7] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N24
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [7]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4 .lut_mask = 16'hFFFA;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y18_N25
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[4] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N18
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5 (
	.dataa(gnd),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5 .lut_mask = 16'hCCC0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y18_N19
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[5] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N0
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0 (
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [5]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [7]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0 .lut_mask = 16'hAAA0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y20_N1
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[8] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N2
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1 (
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1 .lut_mask = 16'hAA00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y20_N3
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[9] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N4
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8 (
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [9]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8 .lut_mask = 16'h5500;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y20_N5
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [10]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[10] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N22
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [12]),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [13]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11 .lut_mask = 16'hFAFA;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y20_N23
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[13] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [13]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[13] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N24
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12 (
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [13]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12 .lut_mask = 16'hA0A0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y20_N25
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[14] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [14]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[14] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N28
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [10]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [14]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9 .lut_mask = 16'hFFFC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y20_N29
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[11] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N30
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10 (
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [10]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10 .lut_mask = 16'hAAA0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y20_N31
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[12] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [12]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[12] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N26
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0 (
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [12]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [14]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0 .lut_mask = 16'hAAA0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y20_N27
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[15] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [15]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[15] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N16
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [15]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1 .lut_mask = 16'hFFFD;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y20_N17
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[1] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N12
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [15]),
	.datad(\altera_internal_jtag~TMSUTAP ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2 .lut_mask = 16'hFE00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y20_N13
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[2] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N12
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3 (
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3 .lut_mask = 16'h5500;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y20_N13
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[3] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N4
cycloneive_lcell_comb \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~13 (
	.dataa(gnd),
	.datab(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~13_combout ),
	.cout(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~14 ));
// synopsys translate_off
defparam \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~13 .lut_mask = 16'h33CC;
defparam \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N6
cycloneive_lcell_comb \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~16 (
	.dataa(gnd),
	.datab(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~14 ),
	.combout(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~16_combout ),
	.cout(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~17 ));
// synopsys translate_off
defparam \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~16 .lut_mask = 16'h3C3F;
defparam \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N8
cycloneive_lcell_comb \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~18 (
	.dataa(gnd),
	.datab(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~17 ),
	.combout(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~18_combout ),
	.cout(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~19 ));
// synopsys translate_off
defparam \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~18 .lut_mask = 16'hC30C;
defparam \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N10
cycloneive_lcell_comb \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~20 (
	.dataa(gnd),
	.datab(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~19 ),
	.combout(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~20_combout ),
	.cout(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~21 ));
// synopsys translate_off
defparam \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~20 .lut_mask = 16'h3C3F;
defparam \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N12
cycloneive_lcell_comb \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~22 (
	.dataa(gnd),
	.datab(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~21 ),
	.combout(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~22_combout ),
	.cout(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~23 ));
// synopsys translate_off
defparam \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~22 .lut_mask = 16'hC30C;
defparam \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N14
cycloneive_lcell_comb \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~24 (
	.dataa(gnd),
	.datab(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~23 ),
	.combout(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~24_combout ),
	.cout(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~25 ));
// synopsys translate_off
defparam \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~24 .lut_mask = 16'h3C3F;
defparam \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N16
cycloneive_lcell_comb \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~26 (
	.dataa(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~25 ),
	.combout(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~26_combout ),
	.cout(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~27 ));
// synopsys translate_off
defparam \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~26 .lut_mask = 16'hA50A;
defparam \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N18
cycloneive_lcell_comb \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~28 (
	.dataa(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~27 ),
	.combout(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~28_combout ),
	.cout(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~29 ));
// synopsys translate_off
defparam \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~28 .lut_mask = 16'h5A5F;
defparam \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N20
cycloneive_lcell_comb \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~30 (
	.dataa(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~29 ),
	.combout(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~30_combout ),
	.cout(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~31 ));
// synopsys translate_off
defparam \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~30 .lut_mask = 16'hA50A;
defparam \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N22
cycloneive_lcell_comb \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~32 (
	.dataa(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~31 ),
	.combout(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~32_combout ),
	.cout(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~33 ));
// synopsys translate_off
defparam \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~32 .lut_mask = 16'h5A5F;
defparam \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N24
cycloneive_lcell_comb \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~34 (
	.dataa(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~33 ),
	.combout(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~34_combout ),
	.cout(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~35 ));
// synopsys translate_off
defparam \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~34 .lut_mask = 16'hA50A;
defparam \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N26
cycloneive_lcell_comb \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~36 (
	.dataa(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~35 ),
	.combout(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~36_combout ),
	.cout(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~37 ));
// synopsys translate_off
defparam \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~36 .lut_mask = 16'h5A5F;
defparam \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N28
cycloneive_lcell_comb \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]~38 (
	.dataa(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~37 ),
	.combout(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]~38_combout ),
	.cout());
// synopsys translate_off
defparam \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]~38 .lut_mask = 16'hA5A5;
defparam \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N16
cycloneive_lcell_comb \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.datab(gnd),
	.datac(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 .lut_mask = 16'h5050;
defparam \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y20_N21
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N4
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~0 .lut_mask = 16'h21E0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N14
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~0_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~1 .lut_mask = 16'hB4F0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y18_N15
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N6
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~2 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~2 .lut_mask = 16'h0800;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N18
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~3 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg~q ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~2_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~3 .lut_mask = 16'h7430;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y18_N19
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~3_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N0
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [1]),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0 .lut_mask = 16'hA0A0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y18_N1
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y18_N17
dffeas \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg .is_wysiwyg = "true";
defparam \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N10
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~2 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~2 .lut_mask = 16'hFA0A;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N24
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~0 (
	.dataa(\altera_internal_jtag~TDIUTAP ),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~0 .lut_mask = 16'hAAF0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N8
cycloneive_lcell_comb \~QIC_CREATED_GND~I (
// Equation(s):
// \~QIC_CREATED_GND~I_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~QIC_CREATED_GND~I_combout ),
	.cout());
// synopsys translate_off
defparam \~QIC_CREATED_GND~I .lut_mask = 16'h0000;
defparam \~QIC_CREATED_GND~I .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y19_N25
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~0_combout ),
	.asdata(\~QIC_CREATED_GND~I_combout ),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N22
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~3 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [0]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~3 .lut_mask = 16'hFC30;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N28
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~4 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~3_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~4 .lut_mask = 16'hE020;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y18_N11
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~2_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N24
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N2
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0 .lut_mask = 16'hF000;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y17_N25
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N14
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y17_N15
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N20
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0 (
	.dataa(\altera_internal_jtag~TDIUTAP ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.datad(\altera_internal_jtag~TMSUTAP ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0 .lut_mask = 16'hB8F0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N8
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [2]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datad(\altera_internal_jtag~TMSUTAP ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1 .lut_mask = 16'h040C;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N12
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [8]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N28
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [0]),
	.datad(\altera_internal_jtag~TMSUTAP ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1 .lut_mask = 16'h0F00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y20_N29
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[0] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N2
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2 .lut_mask = 16'h0FF0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y20_N3
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[1] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N8
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0 .lut_mask = 16'h3CF0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y20_N9
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[2] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N18
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0 (
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [9]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0 .lut_mask = 16'h5575;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y20_N19
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y20_N13
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N30
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [7]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y20_N31
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y20_N19
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [6]),
	.clrn(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N20
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [5]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y20_N21
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N8
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y20_N9
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N22
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0 .lut_mask = 16'h0F0F;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y20_N23
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y20_N25
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [2]),
	.clrn(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N10
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1 .lut_mask = 16'h00FF;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y20_N11
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N14
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2 .lut_mask = 16'h0800;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y20_N15
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N24
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [15]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2 .lut_mask = 16'hFA40;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N0
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3 .lut_mask = 16'hCC50;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y20_N1
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0 (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0 .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N2
cycloneive_lcell_comb \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|process_0~4 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~q ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q ),
	.cin(gnd),
	.combout(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|process_0~4 .lut_mask = 16'h0800;
defparam \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|process_0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N28
cycloneive_lcell_comb \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~q ),
	.cin(gnd),
	.combout(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1 .lut_mask = 16'h0800;
defparam \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N8
cycloneive_lcell_comb \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|process_0~3 (
	.dataa(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~q ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q ),
	.cin(gnd),
	.combout(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|process_0~3 .lut_mask = 16'h5F7F;
defparam \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|process_0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N24
cycloneive_lcell_comb \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0 (
	.dataa(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datab(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datac(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datad(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.cin(gnd),
	.combout(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0 .lut_mask = 16'h52D2;
defparam \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y17_N25
dffeas \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] .is_wysiwyg = "true";
defparam \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N18
cycloneive_lcell_comb \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1 (
	.dataa(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datab(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datac(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datad(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.cin(gnd),
	.combout(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1 .lut_mask = 16'h52F0;
defparam \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y17_N19
dffeas \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] .is_wysiwyg = "true";
defparam \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N4
cycloneive_lcell_comb \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2 (
	.dataa(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q ),
	.datac(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datad(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.cin(gnd),
	.combout(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2 .lut_mask = 16'h0080;
defparam \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N30
cycloneive_lcell_comb \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~15 (
	.dataa(gnd),
	.datab(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1_combout ),
	.datac(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.datad(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2_combout ),
	.cin(gnd),
	.combout(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~15 .lut_mask = 16'hFFFC;
defparam \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y17_N29
dffeas \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]~38_combout ),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12] .is_wysiwyg = "true";
defparam \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y17_N27
dffeas \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~36_combout ),
	.asdata(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12]),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11] .is_wysiwyg = "true";
defparam \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y17_N25
dffeas \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~34_combout ),
	.asdata(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11]),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10] .is_wysiwyg = "true";
defparam \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y17_N23
dffeas \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~32_combout ),
	.asdata(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10]),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9] .is_wysiwyg = "true";
defparam \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y17_N21
dffeas \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~30_combout ),
	.asdata(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9]),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8] .is_wysiwyg = "true";
defparam \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y17_N19
dffeas \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~28_combout ),
	.asdata(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8]),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] .is_wysiwyg = "true";
defparam \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y17_N17
dffeas \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~26_combout ),
	.asdata(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] .is_wysiwyg = "true";
defparam \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y17_N15
dffeas \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~24_combout ),
	.asdata(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] .is_wysiwyg = "true";
defparam \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y17_N13
dffeas \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~22_combout ),
	.asdata(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] .is_wysiwyg = "true";
defparam \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y17_N11
dffeas \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~20_combout ),
	.asdata(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] .is_wysiwyg = "true";
defparam \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y17_N9
dffeas \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~18_combout ),
	.asdata(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] .is_wysiwyg = "true";
defparam \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y17_N7
dffeas \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~16_combout ),
	.asdata(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] .is_wysiwyg = "true";
defparam \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y17_N5
dffeas \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~13_combout ),
	.asdata(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] .is_wysiwyg = "true";
defparam \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N2
cycloneive_lcell_comb \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.cin(gnd),
	.combout(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder .lut_mask = 16'hFF00;
defparam \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N24
cycloneive_lcell_comb \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.cin(gnd),
	.combout(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder .lut_mask = 16'hFF00;
defparam \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N22
cycloneive_lcell_comb \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|process_0~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [5]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~q ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q ),
	.cin(gnd),
	.combout(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|process_0~1 .lut_mask = 16'h0800;
defparam \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|process_0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y18_N25
dffeas \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] .is_wysiwyg = "true";
defparam \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N8
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~9 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~9 .lut_mask = 16'hFA0A;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y18_N9
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~9_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y17_N1
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [4]),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N10
cycloneive_lcell_comb \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|process_0~0 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|process_0~0 .lut_mask = 16'hFCFC;
defparam \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|process_0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y18_N3
dffeas \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] .is_wysiwyg = "true";
defparam \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N30
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~6 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~6 .lut_mask = 16'hFA0A;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y18_N31
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~6_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N18
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y17_N19
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N8
cycloneive_lcell_comb \page_rd_dut|rd_en~2 (
// Equation(s):
// \page_rd_dut|rd_en~2_combout  = (\page_rd_dut|rd_en~0_combout ) # ((\page_rd_dut|rd_en~q  & ((!\page_rd_dut|state.RD_ACK~q ) # (!\page_rd_dut|rd_en~1_combout ))))

	.dataa(\page_rd_dut|rd_en~0_combout ),
	.datab(\page_rd_dut|rd_en~1_combout ),
	.datac(\page_rd_dut|rd_en~q ),
	.datad(\page_rd_dut|state.RD_ACK~q ),
	.cin(gnd),
	.combout(\page_rd_dut|rd_en~2_combout ),
	.cout());
// synopsys translate_off
defparam \page_rd_dut|rd_en~2 .lut_mask = 16'hBAFA;
defparam \page_rd_dut|rd_en~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y15_N9
dffeas \page_rd_dut|rd_en (
	.clk(\my_pll_dut|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\page_rd_dut|rd_en~2_combout ),
	.asdata(vcc),
	.clrn(!\my_pll_dut|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\page_rd_dut|rd_en~q ),
	.prn(vcc));
// synopsys translate_off
defparam \page_rd_dut|rd_en .is_wysiwyg = "true";
defparam \page_rd_dut|rd_en .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G7
cycloneive_clkctrl \page_rd_dut|rd_en~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\page_rd_dut|rd_en~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\page_rd_dut|rd_en~clkctrl_outclk ));
// synopsys translate_off
defparam \page_rd_dut|rd_en~clkctrl .clock_type = "global clock";
defparam \page_rd_dut|rd_en~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: CLKCTRL_G0
cycloneive_clkctrl \altera_internal_jtag~TCKUTAPclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\altera_internal_jtag~TCKUTAP }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ));
// synopsys translate_off
defparam \altera_internal_jtag~TCKUTAPclkctrl .clock_type = "global clock";
defparam \altera_internal_jtag~TCKUTAPclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N20
cycloneive_lcell_comb \page_rd_dut|Selector9~3 (
// Equation(s):
// \page_rd_dut|Selector9~3_combout  = (\page_rd_dut|data [0] & ((\page_rd_dut|state.ACK4~q ) # ((\page_rd_dut|state.RD_ACK~q ) # (\page_rd_dut|state.ACK3~q ))))

	.dataa(\page_rd_dut|state.ACK4~q ),
	.datab(\page_rd_dut|data [0]),
	.datac(\page_rd_dut|state.RD_ACK~q ),
	.datad(\page_rd_dut|state.ACK3~q ),
	.cin(gnd),
	.combout(\page_rd_dut|Selector9~3_combout ),
	.cout());
// synopsys translate_off
defparam \page_rd_dut|Selector9~3 .lut_mask = 16'hCCC8;
defparam \page_rd_dut|Selector9~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N24
cycloneive_lcell_comb \page_rd_dut|Selector9~5 (
// Equation(s):
// \page_rd_dut|Selector9~5_combout  = (\page_rd_dut|state.ACK2~q  & ((\sda~input_o ) # ((\page_rd_dut|scl~q )))) # (!\page_rd_dut|state.ACK2~q  & (\page_rd_dut|state.ACK1~q  & ((\sda~input_o ) # (\page_rd_dut|scl~q ))))

	.dataa(\page_rd_dut|state.ACK2~q ),
	.datab(\sda~input_o ),
	.datac(\page_rd_dut|scl~q ),
	.datad(\page_rd_dut|state.ACK1~q ),
	.cin(gnd),
	.combout(\page_rd_dut|Selector9~5_combout ),
	.cout());
// synopsys translate_off
defparam \page_rd_dut|Selector9~5 .lut_mask = 16'hFCA8;
defparam \page_rd_dut|Selector9~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N18
cycloneive_lcell_comb \page_rd_dut|Selector9~6 (
// Equation(s):
// \page_rd_dut|Selector9~6_combout  = (\page_rd_dut|Selector9~4_combout ) # ((\page_rd_dut|Selector9~3_combout ) # ((\page_rd_dut|Selector9~5_combout  & \page_rd_dut|data [0])))

	.dataa(\page_rd_dut|Selector9~4_combout ),
	.datab(\page_rd_dut|Selector9~3_combout ),
	.datac(\page_rd_dut|Selector9~5_combout ),
	.datad(\page_rd_dut|data [0]),
	.cin(gnd),
	.combout(\page_rd_dut|Selector9~6_combout ),
	.cout());
// synopsys translate_off
defparam \page_rd_dut|Selector9~6 .lut_mask = 16'hFEEE;
defparam \page_rd_dut|Selector9~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N6
cycloneive_lcell_comb \page_rd_dut|Selector9~1 (
// Equation(s):
// \page_rd_dut|Selector9~1_combout  = (\page_rd_dut|state.RD_DATA~q  & ((\page_rd_dut|always1~1_combout  & (\sda~input_o )) # (!\page_rd_dut|always1~1_combout  & ((\page_rd_dut|data [0])))))

	.dataa(\page_rd_dut|always1~1_combout ),
	.datab(\page_rd_dut|state.RD_DATA~q ),
	.datac(\sda~input_o ),
	.datad(\page_rd_dut|data [0]),
	.cin(gnd),
	.combout(\page_rd_dut|Selector9~1_combout ),
	.cout());
// synopsys translate_off
defparam \page_rd_dut|Selector9~1 .lut_mask = 16'hC480;
defparam \page_rd_dut|Selector9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N28
cycloneive_lcell_comb \page_rd_dut|Selector9~7 (
// Equation(s):
// \page_rd_dut|Selector9~7_combout  = (\page_rd_dut|Selector9~2_combout ) # ((\page_rd_dut|Selector9~6_combout ) # (\page_rd_dut|Selector9~1_combout ))

	.dataa(\page_rd_dut|Selector9~2_combout ),
	.datab(\page_rd_dut|Selector9~6_combout ),
	.datac(gnd),
	.datad(\page_rd_dut|Selector9~1_combout ),
	.cin(gnd),
	.combout(\page_rd_dut|Selector9~7_combout ),
	.cout());
// synopsys translate_off
defparam \page_rd_dut|Selector9~7 .lut_mask = 16'hFFEE;
defparam \page_rd_dut|Selector9~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N30
cycloneive_lcell_comb \page_rd_dut|Selector9~0 (
// Equation(s):
// \page_rd_dut|Selector9~0_combout  = (\page_rd_dut|state.STOP~q  & \page_rd_dut|data [0])

	.dataa(\page_rd_dut|state.STOP~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\page_rd_dut|data [0]),
	.cin(gnd),
	.combout(\page_rd_dut|Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \page_rd_dut|Selector9~0 .lut_mask = 16'hAA00;
defparam \page_rd_dut|Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N0
cycloneive_lcell_comb \page_rd_dut|Selector9~9 (
// Equation(s):
// \page_rd_dut|Selector9~9_combout  = (\page_rd_dut|Selector9~7_combout ) # ((\page_rd_dut|Selector9~0_combout ) # ((\page_rd_dut|data~0_combout  & \page_rd_dut|Selector9~8_combout )))

	.dataa(\page_rd_dut|data~0_combout ),
	.datab(\page_rd_dut|Selector9~7_combout ),
	.datac(\page_rd_dut|Selector9~0_combout ),
	.datad(\page_rd_dut|Selector9~8_combout ),
	.cin(gnd),
	.combout(\page_rd_dut|Selector9~9_combout ),
	.cout());
// synopsys translate_off
defparam \page_rd_dut|Selector9~9 .lut_mask = 16'hFEFC;
defparam \page_rd_dut|Selector9~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y15_N1
dffeas \page_rd_dut|data[0] (
	.clk(\my_pll_dut|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\page_rd_dut|Selector9~9_combout ),
	.asdata(vcc),
	.clrn(!\my_pll_dut|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\page_rd_dut|data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \page_rd_dut|data[0] .is_wysiwyg = "true";
defparam \page_rd_dut|data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N0
cycloneive_lcell_comb \page_rd_dut|rd_data[0]~feeder (
// Equation(s):
// \page_rd_dut|rd_data[0]~feeder_combout  = \page_rd_dut|data [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\page_rd_dut|data [0]),
	.cin(gnd),
	.combout(\page_rd_dut|rd_data[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \page_rd_dut|rd_data[0]~feeder .lut_mask = 16'hFF00;
defparam \page_rd_dut|rd_data[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y16_N1
dffeas \page_rd_dut|rd_data[0] (
	.clk(\my_pll_dut|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\page_rd_dut|rd_data[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\my_pll_dut|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\page_rd_dut|rd_cnt[13]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\page_rd_dut|rd_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \page_rd_dut|rd_data[0] .is_wysiwyg = "true";
defparam \page_rd_dut|rd_data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N28
cycloneive_lcell_comb \address[0]~36 (
// Equation(s):
// \address[0]~36_combout  = !address[0]

	.dataa(gnd),
	.datab(gnd),
	.datac(address[0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\address[0]~36_combout ),
	.cout());
// synopsys translate_off
defparam \address[0]~36 .lut_mask = 16'h0F0F;
defparam \address[0]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y19_N29
dffeas \address[0] (
	.clk(\page_rd_dut|rd_en~clkctrl_outclk ),
	.d(\address[0]~36_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(address[0]),
	.prn(vcc));
// synopsys translate_off
defparam \address[0] .is_wysiwyg = "true";
defparam \address[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N2
cycloneive_lcell_comb \address[1]~12 (
// Equation(s):
// \address[1]~12_combout  = (address[1] & (address[0] $ (VCC))) # (!address[1] & (address[0] & VCC))
// \address[1]~13  = CARRY((address[1] & address[0]))

	.dataa(address[1]),
	.datab(address[0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\address[1]~12_combout ),
	.cout(\address[1]~13 ));
// synopsys translate_off
defparam \address[1]~12 .lut_mask = 16'h6688;
defparam \address[1]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y19_N3
dffeas \address[1] (
	.clk(\page_rd_dut|rd_en~clkctrl_outclk ),
	.d(\address[1]~12_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(address[1]),
	.prn(vcc));
// synopsys translate_off
defparam \address[1] .is_wysiwyg = "true";
defparam \address[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N4
cycloneive_lcell_comb \address[2]~14 (
// Equation(s):
// \address[2]~14_combout  = (address[2] & (!\address[1]~13 )) # (!address[2] & ((\address[1]~13 ) # (GND)))
// \address[2]~15  = CARRY((!\address[1]~13 ) # (!address[2]))

	.dataa(gnd),
	.datab(address[2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\address[1]~13 ),
	.combout(\address[2]~14_combout ),
	.cout(\address[2]~15 ));
// synopsys translate_off
defparam \address[2]~14 .lut_mask = 16'h3C3F;
defparam \address[2]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y19_N5
dffeas \address[2] (
	.clk(\page_rd_dut|rd_en~clkctrl_outclk ),
	.d(\address[2]~14_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(address[2]),
	.prn(vcc));
// synopsys translate_off
defparam \address[2] .is_wysiwyg = "true";
defparam \address[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N6
cycloneive_lcell_comb \address[3]~16 (
// Equation(s):
// \address[3]~16_combout  = (address[3] & (\address[2]~15  $ (GND))) # (!address[3] & (!\address[2]~15  & VCC))
// \address[3]~17  = CARRY((address[3] & !\address[2]~15 ))

	.dataa(address[3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\address[2]~15 ),
	.combout(\address[3]~16_combout ),
	.cout(\address[3]~17 ));
// synopsys translate_off
defparam \address[3]~16 .lut_mask = 16'hA50A;
defparam \address[3]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y19_N7
dffeas \address[3] (
	.clk(\page_rd_dut|rd_en~clkctrl_outclk ),
	.d(\address[3]~16_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(address[3]),
	.prn(vcc));
// synopsys translate_off
defparam \address[3] .is_wysiwyg = "true";
defparam \address[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N8
cycloneive_lcell_comb \address[4]~18 (
// Equation(s):
// \address[4]~18_combout  = (address[4] & (!\address[3]~17 )) # (!address[4] & ((\address[3]~17 ) # (GND)))
// \address[4]~19  = CARRY((!\address[3]~17 ) # (!address[4]))

	.dataa(gnd),
	.datab(address[4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\address[3]~17 ),
	.combout(\address[4]~18_combout ),
	.cout(\address[4]~19 ));
// synopsys translate_off
defparam \address[4]~18 .lut_mask = 16'h3C3F;
defparam \address[4]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y19_N9
dffeas \address[4] (
	.clk(\page_rd_dut|rd_en~clkctrl_outclk ),
	.d(\address[4]~18_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(address[4]),
	.prn(vcc));
// synopsys translate_off
defparam \address[4] .is_wysiwyg = "true";
defparam \address[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N10
cycloneive_lcell_comb \address[5]~20 (
// Equation(s):
// \address[5]~20_combout  = (address[5] & (\address[4]~19  $ (GND))) # (!address[5] & (!\address[4]~19  & VCC))
// \address[5]~21  = CARRY((address[5] & !\address[4]~19 ))

	.dataa(address[5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\address[4]~19 ),
	.combout(\address[5]~20_combout ),
	.cout(\address[5]~21 ));
// synopsys translate_off
defparam \address[5]~20 .lut_mask = 16'hA50A;
defparam \address[5]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y19_N11
dffeas \address[5] (
	.clk(\page_rd_dut|rd_en~clkctrl_outclk ),
	.d(\address[5]~20_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(address[5]),
	.prn(vcc));
// synopsys translate_off
defparam \address[5] .is_wysiwyg = "true";
defparam \address[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N12
cycloneive_lcell_comb \address[6]~22 (
// Equation(s):
// \address[6]~22_combout  = (address[6] & (!\address[5]~21 )) # (!address[6] & ((\address[5]~21 ) # (GND)))
// \address[6]~23  = CARRY((!\address[5]~21 ) # (!address[6]))

	.dataa(address[6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\address[5]~21 ),
	.combout(\address[6]~22_combout ),
	.cout(\address[6]~23 ));
// synopsys translate_off
defparam \address[6]~22 .lut_mask = 16'h5A5F;
defparam \address[6]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y19_N13
dffeas \address[6] (
	.clk(\page_rd_dut|rd_en~clkctrl_outclk ),
	.d(\address[6]~22_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(address[6]),
	.prn(vcc));
// synopsys translate_off
defparam \address[6] .is_wysiwyg = "true";
defparam \address[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N14
cycloneive_lcell_comb \address[7]~24 (
// Equation(s):
// \address[7]~24_combout  = (address[7] & (\address[6]~23  $ (GND))) # (!address[7] & (!\address[6]~23  & VCC))
// \address[7]~25  = CARRY((address[7] & !\address[6]~23 ))

	.dataa(gnd),
	.datab(address[7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\address[6]~23 ),
	.combout(\address[7]~24_combout ),
	.cout(\address[7]~25 ));
// synopsys translate_off
defparam \address[7]~24 .lut_mask = 16'hC30C;
defparam \address[7]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y19_N15
dffeas \address[7] (
	.clk(\page_rd_dut|rd_en~clkctrl_outclk ),
	.d(\address[7]~24_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(address[7]),
	.prn(vcc));
// synopsys translate_off
defparam \address[7] .is_wysiwyg = "true";
defparam \address[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N16
cycloneive_lcell_comb \address[8]~26 (
// Equation(s):
// \address[8]~26_combout  = (address[8] & (!\address[7]~25 )) # (!address[8] & ((\address[7]~25 ) # (GND)))
// \address[8]~27  = CARRY((!\address[7]~25 ) # (!address[8]))

	.dataa(gnd),
	.datab(address[8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\address[7]~25 ),
	.combout(\address[8]~26_combout ),
	.cout(\address[8]~27 ));
// synopsys translate_off
defparam \address[8]~26 .lut_mask = 16'h3C3F;
defparam \address[8]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y19_N17
dffeas \address[8] (
	.clk(\page_rd_dut|rd_en~clkctrl_outclk ),
	.d(\address[8]~26_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(address[8]),
	.prn(vcc));
// synopsys translate_off
defparam \address[8] .is_wysiwyg = "true";
defparam \address[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N18
cycloneive_lcell_comb \address[9]~28 (
// Equation(s):
// \address[9]~28_combout  = (address[9] & (\address[8]~27  $ (GND))) # (!address[9] & (!\address[8]~27  & VCC))
// \address[9]~29  = CARRY((address[9] & !\address[8]~27 ))

	.dataa(gnd),
	.datab(address[9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\address[8]~27 ),
	.combout(\address[9]~28_combout ),
	.cout(\address[9]~29 ));
// synopsys translate_off
defparam \address[9]~28 .lut_mask = 16'hC30C;
defparam \address[9]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y19_N19
dffeas \address[9] (
	.clk(\page_rd_dut|rd_en~clkctrl_outclk ),
	.d(\address[9]~28_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(address[9]),
	.prn(vcc));
// synopsys translate_off
defparam \address[9] .is_wysiwyg = "true";
defparam \address[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N20
cycloneive_lcell_comb \address[10]~30 (
// Equation(s):
// \address[10]~30_combout  = (address[10] & (!\address[9]~29 )) # (!address[10] & ((\address[9]~29 ) # (GND)))
// \address[10]~31  = CARRY((!\address[9]~29 ) # (!address[10]))

	.dataa(gnd),
	.datab(address[10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\address[9]~29 ),
	.combout(\address[10]~30_combout ),
	.cout(\address[10]~31 ));
// synopsys translate_off
defparam \address[10]~30 .lut_mask = 16'h3C3F;
defparam \address[10]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y19_N21
dffeas \address[10] (
	.clk(\page_rd_dut|rd_en~clkctrl_outclk ),
	.d(\address[10]~30_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(address[10]),
	.prn(vcc));
// synopsys translate_off
defparam \address[10] .is_wysiwyg = "true";
defparam \address[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N22
cycloneive_lcell_comb \address[11]~32 (
// Equation(s):
// \address[11]~32_combout  = (address[11] & (\address[10]~31  $ (GND))) # (!address[11] & (!\address[10]~31  & VCC))
// \address[11]~33  = CARRY((address[11] & !\address[10]~31 ))

	.dataa(address[11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\address[10]~31 ),
	.combout(\address[11]~32_combout ),
	.cout(\address[11]~33 ));
// synopsys translate_off
defparam \address[11]~32 .lut_mask = 16'hA50A;
defparam \address[11]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y19_N23
dffeas \address[11] (
	.clk(\page_rd_dut|rd_en~clkctrl_outclk ),
	.d(\address[11]~32_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(address[11]),
	.prn(vcc));
// synopsys translate_off
defparam \address[11] .is_wysiwyg = "true";
defparam \address[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N24
cycloneive_lcell_comb \address[12]~34 (
// Equation(s):
// \address[12]~34_combout  = \address[11]~33  $ (address[12])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(address[12]),
	.cin(\address[11]~33 ),
	.combout(\address[12]~34_combout ),
	.cout());
// synopsys translate_off
defparam \address[12]~34 .lut_mask = 16'h0FF0;
defparam \address[12]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y19_N25
dffeas \address[12] (
	.clk(\page_rd_dut|rd_en~clkctrl_outclk ),
	.d(\address[12]~34_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(address[12]),
	.prn(vcc));
// synopsys translate_off
defparam \address[12] .is_wysiwyg = "true";
defparam \address[12] .power_up = "low";
// synopsys translate_on

// Location: M9K_X27_Y17_N0
cycloneive_ram_block \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\page_rd_dut|rd_en~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\page_rd_dut|rd_data [0]}),
	.portaaddr({address[12],address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus ),
	.portbdataout(\my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .data_interleave_offset_in_bits = 1;
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .data_interleave_width_in_bits = 1;
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .logical_ram_name = "my_ram:my_ram_dut|altsyncram:altsyncram_component|altsyncram_49i1:auto_generated|altsyncram_lh82:altsyncram1|ALTSYNCRAM";
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mixed_port_feed_through_mode = "dont_care";
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .operation_mode = "bidir_dual_port";
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_address_clear = "none";
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_address_width = 13;
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_byte_enable_clock = "none";
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_out_clear = "none";
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_out_clock = "none";
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_width = 1;
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_first_address = 0;
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_first_bit_number = 0;
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_last_address = 8191;
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_logical_ram_depth = 8192;
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_logical_ram_width = 8;
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_clear = "none";
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_clock = "clock1";
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_width = 13;
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_in_clock = "clock1";
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_out_clear = "none";
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_out_clock = "none";
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_width = 1;
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_first_address = 0;
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_first_bit_number = 0;
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_last_address = 8191;
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_logical_ram_depth = 8192;
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_logical_ram_width = 8;
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_read_enable_clock = "clock1";
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_write_enable_clock = "clock1";
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N22
cycloneive_lcell_comb \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|process_0~2 (
	.dataa(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q ),
	.datac(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datad(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.cin(gnd),
	.combout(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|process_0~2 .lut_mask = 16'h8000;
defparam \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|process_0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N8
cycloneive_lcell_comb \page_rd_dut|Selector8~0 (
// Equation(s):
// \page_rd_dut|Selector8~0_combout  = (\page_rd_dut|Selector4~0_combout  & (!\page_rd_dut|state.RD_START~q  & (\page_rd_dut|state.S0~q  & \page_rd_dut|data [0])))

	.dataa(\page_rd_dut|Selector4~0_combout ),
	.datab(\page_rd_dut|state.RD_START~q ),
	.datac(\page_rd_dut|state.S0~q ),
	.datad(\page_rd_dut|data [0]),
	.cin(gnd),
	.combout(\page_rd_dut|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \page_rd_dut|Selector8~0 .lut_mask = 16'h2000;
defparam \page_rd_dut|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N8
cycloneive_lcell_comb \page_rd_dut|data[1]~1 (
// Equation(s):
// \page_rd_dut|data[1]~1_combout  = (\page_rd_dut|Equal0~0_combout ) # ((!\page_rd_dut|scl~q ) # (!\page_rd_dut|Selector9~8_combout ))

	.dataa(\page_rd_dut|Equal0~0_combout ),
	.datab(gnd),
	.datac(\page_rd_dut|Selector9~8_combout ),
	.datad(\page_rd_dut|scl~q ),
	.cin(gnd),
	.combout(\page_rd_dut|data[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \page_rd_dut|data[1]~1 .lut_mask = 16'hAFFF;
defparam \page_rd_dut|data[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N4
cycloneive_lcell_comb \page_rd_dut|data[1]~4 (
// Equation(s):
// \page_rd_dut|data[1]~4_combout  = (((\page_rd_dut|always1~1_combout  & \page_rd_dut|state.RD_DATA~q )) # (!\page_rd_dut|data[1]~1_combout )) # (!\page_rd_dut|data[1]~3_combout )

	.dataa(\page_rd_dut|data[1]~3_combout ),
	.datab(\page_rd_dut|always1~1_combout ),
	.datac(\page_rd_dut|data[1]~1_combout ),
	.datad(\page_rd_dut|state.RD_DATA~q ),
	.cin(gnd),
	.combout(\page_rd_dut|data[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \page_rd_dut|data[1]~4 .lut_mask = 16'hDF5F;
defparam \page_rd_dut|data[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y16_N9
dffeas \page_rd_dut|data[1] (
	.clk(\my_pll_dut|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\page_rd_dut|Selector8~0_combout ),
	.asdata(vcc),
	.clrn(!\my_pll_dut|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\page_rd_dut|data[1]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\page_rd_dut|data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \page_rd_dut|data[1] .is_wysiwyg = "true";
defparam \page_rd_dut|data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N26
cycloneive_lcell_comb \page_rd_dut|Selector7~0 (
// Equation(s):
// \page_rd_dut|Selector7~0_combout  = (\page_rd_dut|Selector4~0_combout  & (\page_rd_dut|state.S0~q  & (\page_rd_dut|data [1] & !\page_rd_dut|state.RD_START~q )))

	.dataa(\page_rd_dut|Selector4~0_combout ),
	.datab(\page_rd_dut|state.S0~q ),
	.datac(\page_rd_dut|data [1]),
	.datad(\page_rd_dut|state.RD_START~q ),
	.cin(gnd),
	.combout(\page_rd_dut|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \page_rd_dut|Selector7~0 .lut_mask = 16'h0080;
defparam \page_rd_dut|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y16_N27
dffeas \page_rd_dut|data[2] (
	.clk(\my_pll_dut|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\page_rd_dut|Selector7~0_combout ),
	.asdata(vcc),
	.clrn(!\my_pll_dut|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\page_rd_dut|data[1]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\page_rd_dut|data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \page_rd_dut|data[2] .is_wysiwyg = "true";
defparam \page_rd_dut|data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N12
cycloneive_lcell_comb \page_rd_dut|Selector6~0 (
// Equation(s):
// \page_rd_dut|Selector6~0_combout  = (\page_rd_dut|Selector4~0_combout  & (\page_rd_dut|state.S0~q  & (\page_rd_dut|data [2] & !\page_rd_dut|state.RD_START~q )))

	.dataa(\page_rd_dut|Selector4~0_combout ),
	.datab(\page_rd_dut|state.S0~q ),
	.datac(\page_rd_dut|data [2]),
	.datad(\page_rd_dut|state.RD_START~q ),
	.cin(gnd),
	.combout(\page_rd_dut|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \page_rd_dut|Selector6~0 .lut_mask = 16'h0080;
defparam \page_rd_dut|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y16_N13
dffeas \page_rd_dut|data[3] (
	.clk(\my_pll_dut|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\page_rd_dut|Selector6~0_combout ),
	.asdata(vcc),
	.clrn(!\my_pll_dut|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\page_rd_dut|data[1]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\page_rd_dut|data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \page_rd_dut|data[3] .is_wysiwyg = "true";
defparam \page_rd_dut|data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N22
cycloneive_lcell_comb \page_rd_dut|rd_data[3]~feeder (
// Equation(s):
// \page_rd_dut|rd_data[3]~feeder_combout  = \page_rd_dut|data [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\page_rd_dut|data [3]),
	.cin(gnd),
	.combout(\page_rd_dut|rd_data[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \page_rd_dut|rd_data[3]~feeder .lut_mask = 16'hFF00;
defparam \page_rd_dut|rd_data[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y16_N23
dffeas \page_rd_dut|rd_data[3] (
	.clk(\my_pll_dut|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\page_rd_dut|rd_data[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\my_pll_dut|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\page_rd_dut|rd_cnt[13]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\page_rd_dut|rd_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \page_rd_dut|rd_data[3] .is_wysiwyg = "true";
defparam \page_rd_dut|rd_data[3] .power_up = "low";
// synopsys translate_on

// Location: M9K_X15_Y18_N0
cycloneive_ram_block \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\page_rd_dut|rd_en~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\page_rd_dut|rd_data [3]}),
	.portaaddr({address[12],address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]}),
	.portbaddr({\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTADATAOUT_bus ),
	.portbdataout(\my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .data_interleave_offset_in_bits = 1;
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .data_interleave_width_in_bits = 1;
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .logical_ram_name = "my_ram:my_ram_dut|altsyncram:altsyncram_component|altsyncram_49i1:auto_generated|altsyncram_lh82:altsyncram1|ALTSYNCRAM";
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .mixed_port_feed_through_mode = "dont_care";
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .operation_mode = "bidir_dual_port";
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_address_clear = "none";
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_address_width = 13;
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_byte_enable_clock = "none";
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_data_out_clear = "none";
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_data_out_clock = "none";
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_data_width = 1;
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_first_address = 0;
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_first_bit_number = 3;
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_last_address = 8191;
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_logical_ram_depth = 8192;
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_logical_ram_width = 8;
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_address_clear = "none";
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_address_clock = "clock1";
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_address_width = 13;
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_data_in_clock = "clock1";
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_data_out_clear = "none";
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_data_out_clock = "none";
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_data_width = 1;
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_first_address = 0;
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_first_bit_number = 3;
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_last_address = 8191;
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_logical_ram_depth = 8192;
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_logical_ram_width = 8;
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_read_enable_clock = "clock1";
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_write_enable_clock = "clock1";
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N14
cycloneive_lcell_comb \page_rd_dut|Selector5~0 (
// Equation(s):
// \page_rd_dut|Selector5~0_combout  = (\page_rd_dut|Selector4~0_combout  & (!\page_rd_dut|state.RD_START~q  & (\page_rd_dut|state.S0~q  & \page_rd_dut|data [3])))

	.dataa(\page_rd_dut|Selector4~0_combout ),
	.datab(\page_rd_dut|state.RD_START~q ),
	.datac(\page_rd_dut|state.S0~q ),
	.datad(\page_rd_dut|data [3]),
	.cin(gnd),
	.combout(\page_rd_dut|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \page_rd_dut|Selector5~0 .lut_mask = 16'h2000;
defparam \page_rd_dut|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y16_N15
dffeas \page_rd_dut|data[4] (
	.clk(\my_pll_dut|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\page_rd_dut|Selector5~0_combout ),
	.asdata(vcc),
	.clrn(!\my_pll_dut|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\page_rd_dut|data[1]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\page_rd_dut|data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \page_rd_dut|data[4] .is_wysiwyg = "true";
defparam \page_rd_dut|data[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y16_N25
dffeas \page_rd_dut|rd_data[4] (
	.clk(\my_pll_dut|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\page_rd_dut|data [4]),
	.clrn(!\my_pll_dut|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\page_rd_dut|rd_cnt[13]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\page_rd_dut|rd_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \page_rd_dut|rd_data[4] .is_wysiwyg = "true";
defparam \page_rd_dut|rd_data[4] .power_up = "low";
// synopsys translate_on

// Location: M9K_X27_Y18_N0
cycloneive_ram_block \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\page_rd_dut|rd_en~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\page_rd_dut|rd_data [4]}),
	.portaaddr({address[12],address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]}),
	.portbaddr({\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus ),
	.portbdataout(\my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .data_interleave_offset_in_bits = 1;
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .data_interleave_width_in_bits = 1;
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .logical_ram_name = "my_ram:my_ram_dut|altsyncram:altsyncram_component|altsyncram_49i1:auto_generated|altsyncram_lh82:altsyncram1|ALTSYNCRAM";
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mixed_port_feed_through_mode = "dont_care";
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .operation_mode = "bidir_dual_port";
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_address_clear = "none";
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_address_width = 13;
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_byte_enable_clock = "none";
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_data_out_clear = "none";
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_data_out_clock = "none";
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_data_width = 1;
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_first_address = 0;
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_first_bit_number = 4;
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_last_address = 8191;
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_logical_ram_depth = 8192;
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_logical_ram_width = 8;
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_address_clear = "none";
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_address_clock = "clock1";
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_address_width = 13;
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_in_clock = "clock1";
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_out_clear = "none";
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_out_clock = "none";
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_width = 1;
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_first_address = 0;
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_first_bit_number = 4;
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_last_address = 8191;
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_logical_ram_depth = 8192;
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_logical_ram_width = 8;
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_read_enable_clock = "clock1";
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_write_enable_clock = "clock1";
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N0
cycloneive_lcell_comb \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 (
	.dataa(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~q ),
	.datac(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(\my_ram_dut|altsyncram_component|auto_generated|altsyncram1|q_b [4]),
	.cin(gnd),
	.combout(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 .lut_mask = 16'hFE02;
defparam \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N26
cycloneive_lcell_comb \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~q ),
	.datab(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datac(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~1 .lut_mask = 16'hFBFB;
defparam \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y17_N1
dffeas \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] .is_wysiwyg = "true";
defparam \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N6
cycloneive_lcell_comb \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~q ),
	.datab(\my_ram_dut|altsyncram_component|auto_generated|altsyncram1|q_b [3]),
	.datac(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]),
	.cin(gnd),
	.combout(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 .lut_mask = 16'hCDC8;
defparam \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y17_N7
dffeas \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] .is_wysiwyg = "true";
defparam \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y16_N21
dffeas \page_rd_dut|rd_data[2] (
	.clk(\my_pll_dut|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\page_rd_dut|data [2]),
	.clrn(!\my_pll_dut|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\page_rd_dut|rd_cnt[13]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\page_rd_dut|rd_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \page_rd_dut|rd_data[2] .is_wysiwyg = "true";
defparam \page_rd_dut|rd_data[2] .power_up = "low";
// synopsys translate_on

// Location: M9K_X27_Y19_N0
cycloneive_ram_block \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\page_rd_dut|rd_en~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\page_rd_dut|rd_data [2]}),
	.portaaddr({address[12],address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus ),
	.portbdataout(\my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .data_interleave_offset_in_bits = 1;
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .data_interleave_width_in_bits = 1;
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .logical_ram_name = "my_ram:my_ram_dut|altsyncram:altsyncram_component|altsyncram_49i1:auto_generated|altsyncram_lh82:altsyncram1|ALTSYNCRAM";
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .mixed_port_feed_through_mode = "dont_care";
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .operation_mode = "bidir_dual_port";
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_address_clear = "none";
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_address_width = 13;
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_byte_enable_clock = "none";
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_data_out_clear = "none";
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_data_out_clock = "none";
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_data_width = 1;
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_first_address = 0;
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_first_bit_number = 2;
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_last_address = 8191;
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_logical_ram_depth = 8192;
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_logical_ram_width = 8;
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_address_clear = "none";
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_address_clock = "clock1";
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_address_width = 13;
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_data_in_clock = "clock1";
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_data_out_clear = "none";
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_data_out_clock = "none";
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_data_width = 1;
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_first_address = 0;
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_first_bit_number = 2;
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_last_address = 8191;
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_logical_ram_depth = 8192;
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_logical_ram_width = 8;
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_read_enable_clock = "clock1";
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_write_enable_clock = "clock1";
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N20
cycloneive_lcell_comb \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~q ),
	.datab(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]),
	.datac(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(\my_ram_dut|altsyncram_component|auto_generated|altsyncram1|q_b [2]),
	.cin(gnd),
	.combout(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3 .lut_mask = 16'hFE04;
defparam \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y17_N21
dffeas \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] .is_wysiwyg = "true";
defparam \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y16_N11
dffeas \page_rd_dut|rd_data[1] (
	.clk(\my_pll_dut|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\page_rd_dut|data [1]),
	.clrn(!\my_pll_dut|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\page_rd_dut|rd_cnt[13]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\page_rd_dut|rd_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \page_rd_dut|rd_data[1] .is_wysiwyg = "true";
defparam \page_rd_dut|rd_data[1] .power_up = "low";
// synopsys translate_on

// Location: M9K_X27_Y20_N0
cycloneive_ram_block \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\page_rd_dut|rd_en~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\page_rd_dut|rd_data [1]}),
	.portaaddr({address[12],address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]}),
	.portbaddr({\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTADATAOUT_bus ),
	.portbdataout(\my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .data_interleave_offset_in_bits = 1;
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .data_interleave_width_in_bits = 1;
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .logical_ram_name = "my_ram:my_ram_dut|altsyncram:altsyncram_component|altsyncram_49i1:auto_generated|altsyncram_lh82:altsyncram1|ALTSYNCRAM";
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .mixed_port_feed_through_mode = "dont_care";
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .operation_mode = "bidir_dual_port";
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_address_clear = "none";
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_address_width = 13;
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_byte_enable_clock = "none";
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_data_out_clear = "none";
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_data_out_clock = "none";
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_data_width = 1;
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_first_address = 0;
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_first_bit_number = 1;
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_last_address = 8191;
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_logical_ram_depth = 8192;
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_logical_ram_width = 8;
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_address_clear = "none";
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_address_clock = "clock1";
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_address_width = 13;
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_data_in_clock = "clock1";
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_data_out_clear = "none";
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_data_out_clock = "none";
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_data_width = 1;
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_first_address = 0;
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_first_bit_number = 1;
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_last_address = 8191;
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_logical_ram_depth = 8192;
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_logical_ram_width = 8;
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_read_enable_clock = "clock1";
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_write_enable_clock = "clock1";
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N2
cycloneive_lcell_comb \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~q ),
	.datab(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]),
	.datac(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(\my_ram_dut|altsyncram_component|auto_generated|altsyncram1|q_b [1]),
	.cin(gnd),
	.combout(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 .lut_mask = 16'hFE04;
defparam \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y17_N3
dffeas \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] .is_wysiwyg = "true";
defparam \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N16
cycloneive_lcell_comb \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~q ),
	.datab(\my_ram_dut|altsyncram_component|auto_generated|altsyncram1|q_b [0]),
	.datac(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]),
	.cin(gnd),
	.combout(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 .lut_mask = 16'hCDC8;
defparam \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y17_N17
dffeas \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] .is_wysiwyg = "true";
defparam \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N10
cycloneive_lcell_comb \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|tdo~0 (
	.dataa(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~q ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q ),
	.datad(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]),
	.cin(gnd),
	.combout(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|tdo~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|tdo~0 .lut_mask = 16'hFE02;
defparam \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|tdo~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N26
cycloneive_lcell_comb \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal~combout ),
	.cout());
// synopsys translate_off
defparam \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal .lut_mask = 16'hC0C0;
defparam \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N6
cycloneive_lcell_comb \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~11 (
	.dataa(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~6_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datac(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.cin(gnd),
	.combout(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~11 .lut_mask = 16'h020A;
defparam \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N8
cycloneive_lcell_comb \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q ),
	.cin(gnd),
	.combout(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0 .lut_mask = 16'h0F00;
defparam \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N0
cycloneive_lcell_comb \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~7 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal~combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout ),
	.cin(gnd),
	.combout(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~7 .lut_mask = 16'hDCCC;
defparam \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y17_N7
dffeas \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0] .is_wysiwyg = "true";
defparam \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N18
cycloneive_lcell_comb \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~8 (
	.dataa(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~6_combout ),
	.datab(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal~combout ),
	.datac(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [1]),
	.datad(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [0]),
	.cin(gnd),
	.combout(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~8 .lut_mask = 16'h0220;
defparam \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y17_N19
dffeas \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1] .is_wysiwyg = "true";
defparam \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N10
cycloneive_lcell_comb \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|Add0~1 (
	.dataa(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [0]),
	.datab(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [1]),
	.datac(gnd),
	.datad(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [2]),
	.cin(gnd),
	.combout(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|Add0~1 .lut_mask = 16'h7788;
defparam \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N20
cycloneive_lcell_comb \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~10 (
	.dataa(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~6_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datac(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|Add0~1_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.cin(gnd),
	.combout(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~10 .lut_mask = 16'h20A0;
defparam \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y17_N21
dffeas \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2] .is_wysiwyg = "true";
defparam \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N28
cycloneive_lcell_comb \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|Add0~0 (
	.dataa(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [0]),
	.datab(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [1]),
	.datac(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [3]),
	.datad(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [2]),
	.cin(gnd),
	.combout(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|Add0~0 .lut_mask = 16'h78F0;
defparam \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N30
cycloneive_lcell_comb \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~9 (
	.dataa(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~6_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datad(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|Add0~0_combout ),
	.cin(gnd),
	.combout(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~9 .lut_mask = 16'h2A00;
defparam \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y17_N31
dffeas \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3] .is_wysiwyg = "true";
defparam \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N16
cycloneive_lcell_comb \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~2 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datac(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.cin(gnd),
	.combout(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~2 .lut_mask = 16'h0105;
defparam \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N14
cycloneive_lcell_comb \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~6 (
	.dataa(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [0]),
	.datab(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [1]),
	.datac(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [2]),
	.datad(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~2_combout ),
	.cin(gnd),
	.combout(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~6 .lut_mask = 16'h0200;
defparam \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N12
cycloneive_lcell_comb \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~7 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~6_combout ),
	.datac(\altera_internal_jtag~TDIUTAP ),
	.datad(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal~combout ),
	.cin(gnd),
	.combout(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~7 .lut_mask = 16'hCCEC;
defparam \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N4
cycloneive_lcell_comb \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0]~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal~combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout ),
	.cin(gnd),
	.combout(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0]~1 .lut_mask = 16'hFECC;
defparam \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y17_N13
dffeas \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[3] .is_wysiwyg = "true";
defparam \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N2
cycloneive_lcell_comb \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~5 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datad(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR [3]),
	.cin(gnd),
	.combout(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~5 .lut_mask = 16'h2A00;
defparam \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y17_N3
dffeas \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[2] .is_wysiwyg = "true";
defparam \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N8
cycloneive_lcell_comb \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~3 (
	.dataa(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [0]),
	.datab(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [1]),
	.datac(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [2]),
	.datad(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~2_combout ),
	.cin(gnd),
	.combout(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~3 .lut_mask = 16'h8100;
defparam \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N24
cycloneive_lcell_comb \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~4 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR [2]),
	.datac(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~3_combout ),
	.datad(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal~combout ),
	.cin(gnd),
	.combout(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~4 .lut_mask = 16'hF0F8;
defparam \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y17_N25
dffeas \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1] .is_wysiwyg = "true";
defparam \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N26
cycloneive_lcell_comb \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datac(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.cin(gnd),
	.combout(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~0 .lut_mask = 16'h20A0;
defparam \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y17_N25
dffeas \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0] .is_wysiwyg = "true";
defparam \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N24
cycloneive_lcell_comb \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|tdo~1 (
	.dataa(gnd),
	.datab(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|tdo~0_combout ),
	.datac(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q ),
	.cin(gnd),
	.combout(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|tdo~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|tdo~1 .lut_mask = 16'hF0CC;
defparam \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|tdo~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N16
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.datab(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|tdo~1_combout ),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1 .lut_mask = 16'hCCAA;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N28
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0 (
	.dataa(gnd),
	.datab(\altera_internal_jtag~TDIUTAP ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~q ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0 .lut_mask = 16'hCCF0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y18_N29
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N18
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~q ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2 .lut_mask = 16'hCCE2;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N2
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~7 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~7_combout ),
	.cout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~8 ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~7 .lut_mask = 16'h55AA;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N4
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~9 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~8 ),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~9_combout ),
	.cout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~10 ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~9 .lut_mask = 16'hC303;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N16
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~17 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~17_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~17 .lut_mask = 16'hECA0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y20_N3
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~18_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N26
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~4 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~4 .lut_mask = 16'h0001;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N28
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~18 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~4_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~18_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~18 .lut_mask = 16'h88F8;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y20_N5
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~18_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N6
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~11 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~10 ),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~11_combout ),
	.cout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~12 ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~11 .lut_mask = 16'h5AAF;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N8
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~13 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~12 ),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~13_combout ),
	.cout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~14 ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~13 .lut_mask = 16'hC303;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y20_N9
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~18_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N10
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~15 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.cin(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~14 ),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~15 .lut_mask = 16'h0FF0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y20_N11
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~18_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N16
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~8 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~7_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~8 .lut_mask = 16'hAA00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N20
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~5 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~5 .lut_mask = 16'h5892;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N18
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~6 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~5_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~4_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~6 .lut_mask = 16'hF0CC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N4
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [0]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~8_combout ),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~6_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0 .lut_mask = 16'hBB88;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N22
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13 .lut_mask = 16'h89E1;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N2
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14 .lut_mask = 16'h04CC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N8
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [1]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~8_combout ),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1 .lut_mask = 16'hBB88;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N18
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~9 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~9 .lut_mask = 16'hBE00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N20
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~9_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~4_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10 .lut_mask = 16'h00FC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N30
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [2]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~8_combout ),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2 .lut_mask = 16'hBB88;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y20_N7
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~18_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N24
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~11 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~11 .lut_mask = 16'h0586;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N28
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~11_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12 .lut_mask = 16'hE910;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N26
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [3]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~8_combout ),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3 .lut_mask = 16'hBB88;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N14
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0 .lut_mask = 16'h0FFF;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N0
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena .lut_mask = 16'hFC00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y20_N27
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3_combout ),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y20_N31
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2_combout ),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y20_N9
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1_combout ),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y20_N5
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0_combout ),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N12
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5 .lut_mask = 16'h15BB;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N8
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0 .lut_mask = 16'hFCFC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y17_N13
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N0
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~q ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell .lut_mask = 16'h00FF;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y20_N17
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N2
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [9]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y20_N3
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N16
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [6]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [8]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [9]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [7]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0 .lut_mask = 16'h0001;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N8
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0 .lut_mask = 16'h0008;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y20_N9
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N20
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0 (
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [5]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [7]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0 .lut_mask = 16'h8880;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N12
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0 .lut_mask = 16'h4400;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N28
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~4 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~4 .lut_mask = 16'h7430;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y18_N29
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~4_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N16
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~7 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [0]),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~7 .lut_mask = 16'h3300;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N22
cycloneive_lcell_comb \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.cin(gnd),
	.combout(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder .lut_mask = 16'hFF00;
defparam \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y18_N23
dffeas \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] .is_wysiwyg = "true";
defparam \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N0
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~3_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~7_combout ),
	.datac(gnd),
	.datad(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~1 .lut_mask = 16'hEE44;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N26
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~8 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [4]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [3]),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~8 .lut_mask = 16'hAACC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y18_N1
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~1_combout ),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~8_combout ),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N4
cycloneive_lcell_comb \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder .lut_mask = 16'hF0F0;
defparam \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y18_N5
dffeas \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] .is_wysiwyg = "true";
defparam \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N12
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [3]),
	.datad(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5 .lut_mask = 16'hFA50;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y18_N13
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N20
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y17_N21
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N12
cycloneive_lcell_comb \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [5]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~q ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q ),
	.cin(gnd),
	.combout(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 .lut_mask = 16'h0800;
defparam \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N16
cycloneive_lcell_comb \page_rd_dut|Selector4~1 (
// Equation(s):
// \page_rd_dut|Selector4~1_combout  = (\page_rd_dut|Selector4~0_combout  & (((\page_rd_dut|data [4]) # (\page_rd_dut|state.RD_START~q )) # (!\page_rd_dut|state.S0~q )))

	.dataa(\page_rd_dut|Selector4~0_combout ),
	.datab(\page_rd_dut|state.S0~q ),
	.datac(\page_rd_dut|data [4]),
	.datad(\page_rd_dut|state.RD_START~q ),
	.cin(gnd),
	.combout(\page_rd_dut|Selector4~1_combout ),
	.cout());
// synopsys translate_off
defparam \page_rd_dut|Selector4~1 .lut_mask = 16'hAAA2;
defparam \page_rd_dut|Selector4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y16_N17
dffeas \page_rd_dut|data[5] (
	.clk(\my_pll_dut|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\page_rd_dut|Selector4~1_combout ),
	.asdata(vcc),
	.clrn(!\my_pll_dut|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\page_rd_dut|data[1]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\page_rd_dut|data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \page_rd_dut|data[5] .is_wysiwyg = "true";
defparam \page_rd_dut|data[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N2
cycloneive_lcell_comb \page_rd_dut|rd_data[5]~feeder (
// Equation(s):
// \page_rd_dut|rd_data[5]~feeder_combout  = \page_rd_dut|data [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\page_rd_dut|data [5]),
	.cin(gnd),
	.combout(\page_rd_dut|rd_data[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \page_rd_dut|rd_data[5]~feeder .lut_mask = 16'hFF00;
defparam \page_rd_dut|rd_data[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y16_N3
dffeas \page_rd_dut|rd_data[5] (
	.clk(\my_pll_dut|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\page_rd_dut|rd_data[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\my_pll_dut|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\page_rd_dut|rd_cnt[13]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\page_rd_dut|rd_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \page_rd_dut|rd_data[5] .is_wysiwyg = "true";
defparam \page_rd_dut|rd_data[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N18
cycloneive_lcell_comb \page_rd_dut|Selector3~0 (
// Equation(s):
// \page_rd_dut|Selector3~0_combout  = (\page_rd_dut|Selector4~0_combout  & (!\page_rd_dut|state.RD_START~q  & (\page_rd_dut|state.S0~q  & \page_rd_dut|data [5])))

	.dataa(\page_rd_dut|Selector4~0_combout ),
	.datab(\page_rd_dut|state.RD_START~q ),
	.datac(\page_rd_dut|state.S0~q ),
	.datad(\page_rd_dut|data [5]),
	.cin(gnd),
	.combout(\page_rd_dut|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \page_rd_dut|Selector3~0 .lut_mask = 16'h2000;
defparam \page_rd_dut|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y16_N19
dffeas \page_rd_dut|data[6] (
	.clk(\my_pll_dut|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\page_rd_dut|Selector3~0_combout ),
	.asdata(vcc),
	.clrn(!\my_pll_dut|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\page_rd_dut|data[1]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\page_rd_dut|data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \page_rd_dut|data[6] .is_wysiwyg = "true";
defparam \page_rd_dut|data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N4
cycloneive_lcell_comb \page_rd_dut|rd_data[6]~feeder (
// Equation(s):
// \page_rd_dut|rd_data[6]~feeder_combout  = \page_rd_dut|data [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\page_rd_dut|data [6]),
	.cin(gnd),
	.combout(\page_rd_dut|rd_data[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \page_rd_dut|rd_data[6]~feeder .lut_mask = 16'hFF00;
defparam \page_rd_dut|rd_data[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y16_N5
dffeas \page_rd_dut|rd_data[6] (
	.clk(\my_pll_dut|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\page_rd_dut|rd_data[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\my_pll_dut|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\page_rd_dut|rd_cnt[13]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\page_rd_dut|rd_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \page_rd_dut|rd_data[6] .is_wysiwyg = "true";
defparam \page_rd_dut|rd_data[6] .power_up = "low";
// synopsys translate_on

// Location: M9K_X15_Y19_N0
cycloneive_ram_block \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\page_rd_dut|rd_en~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\page_rd_dut|rd_data [6]}),
	.portaaddr({address[12],address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]}),
	.portbaddr({\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAOUT_bus ),
	.portbdataout(\my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .data_interleave_offset_in_bits = 1;
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .data_interleave_width_in_bits = 1;
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .logical_ram_name = "my_ram:my_ram_dut|altsyncram:altsyncram_component|altsyncram_49i1:auto_generated|altsyncram_lh82:altsyncram1|ALTSYNCRAM";
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .mixed_port_feed_through_mode = "dont_care";
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .operation_mode = "bidir_dual_port";
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_address_clear = "none";
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_address_width = 13;
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_byte_enable_clock = "none";
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_data_out_clear = "none";
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_data_out_clock = "none";
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_data_width = 1;
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_first_address = 0;
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_first_bit_number = 6;
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_last_address = 8191;
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_logical_ram_depth = 8192;
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_logical_ram_width = 8;
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_address_clear = "none";
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_address_clock = "clock1";
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_address_width = 13;
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_data_in_clock = "clock1";
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_data_out_clear = "none";
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_data_out_clock = "none";
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_data_width = 1;
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_first_address = 0;
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_first_bit_number = 6;
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_last_address = 8191;
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_logical_ram_depth = 8192;
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_logical_ram_width = 8;
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_read_enable_clock = "clock1";
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_write_enable_clock = "clock1";
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N28
cycloneive_lcell_comb \page_rd_dut|Selector2~0 (
// Equation(s):
// \page_rd_dut|Selector2~0_combout  = (\page_rd_dut|Selector4~0_combout  & ((\page_rd_dut|state.RD_START~q ) # ((\page_rd_dut|data [6]) # (!\page_rd_dut|state.S0~q ))))

	.dataa(\page_rd_dut|Selector4~0_combout ),
	.datab(\page_rd_dut|state.RD_START~q ),
	.datac(\page_rd_dut|state.S0~q ),
	.datad(\page_rd_dut|data [6]),
	.cin(gnd),
	.combout(\page_rd_dut|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \page_rd_dut|Selector2~0 .lut_mask = 16'hAA8A;
defparam \page_rd_dut|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y16_N29
dffeas \page_rd_dut|data[7] (
	.clk(\my_pll_dut|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\page_rd_dut|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(!\my_pll_dut|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\page_rd_dut|data[1]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\page_rd_dut|data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \page_rd_dut|data[7] .is_wysiwyg = "true";
defparam \page_rd_dut|data[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N6
cycloneive_lcell_comb \page_rd_dut|rd_data[7]~feeder (
// Equation(s):
// \page_rd_dut|rd_data[7]~feeder_combout  = \page_rd_dut|data [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\page_rd_dut|data [7]),
	.cin(gnd),
	.combout(\page_rd_dut|rd_data[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \page_rd_dut|rd_data[7]~feeder .lut_mask = 16'hFF00;
defparam \page_rd_dut|rd_data[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y16_N7
dffeas \page_rd_dut|rd_data[7] (
	.clk(\my_pll_dut|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\page_rd_dut|rd_data[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\my_pll_dut|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\page_rd_dut|rd_cnt[13]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\page_rd_dut|rd_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \page_rd_dut|rd_data[7] .is_wysiwyg = "true";
defparam \page_rd_dut|rd_data[7] .power_up = "low";
// synopsys translate_on

// Location: M9K_X15_Y20_N0
cycloneive_ram_block \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\page_rd_dut|rd_en~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\page_rd_dut|rd_data [7]}),
	.portaaddr({address[12],address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]}),
	.portbaddr({\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTADATAOUT_bus ),
	.portbdataout(\my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .data_interleave_offset_in_bits = 1;
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .data_interleave_width_in_bits = 1;
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .logical_ram_name = "my_ram:my_ram_dut|altsyncram:altsyncram_component|altsyncram_49i1:auto_generated|altsyncram_lh82:altsyncram1|ALTSYNCRAM";
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .mixed_port_feed_through_mode = "dont_care";
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .operation_mode = "bidir_dual_port";
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_address_clear = "none";
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_address_width = 13;
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_byte_enable_clock = "none";
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_data_out_clear = "none";
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_data_out_clock = "none";
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_data_width = 1;
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_first_address = 0;
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_first_bit_number = 7;
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_last_address = 8191;
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_logical_ram_depth = 8192;
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_logical_ram_width = 8;
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_address_clear = "none";
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_address_clock = "clock1";
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_address_width = 13;
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_data_in_clock = "clock1";
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_data_out_clear = "none";
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_data_out_clock = "none";
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_data_width = 1;
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_first_address = 0;
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_first_bit_number = 7;
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_last_address = 8191;
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_logical_ram_depth = 8192;
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_logical_ram_width = 8;
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_read_enable_clock = "clock1";
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_write_enable_clock = "clock1";
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N30
cycloneive_lcell_comb \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 (
	.dataa(\altera_internal_jtag~TDIUTAP ),
	.datab(\my_ram_dut|altsyncram_component|auto_generated|altsyncram1|q_b [7]),
	.datac(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~q ),
	.cin(gnd),
	.combout(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 .lut_mask = 16'hCCCA;
defparam \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y17_N31
dffeas \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] .is_wysiwyg = "true";
defparam \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N28
cycloneive_lcell_comb \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~q ),
	.datab(\my_ram_dut|altsyncram_component|auto_generated|altsyncram1|q_b [6]),
	.datac(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]),
	.cin(gnd),
	.combout(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 .lut_mask = 16'hCDC8;
defparam \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y17_N29
dffeas \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] .is_wysiwyg = "true";
defparam \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] .power_up = "low";
// synopsys translate_on

// Location: M9K_X15_Y17_N0
cycloneive_ram_block \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\page_rd_dut|rd_en~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\page_rd_dut|rd_data [5]}),
	.portaaddr({address[12],address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]}),
	.portbaddr({\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAOUT_bus ),
	.portbdataout(\my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .data_interleave_offset_in_bits = 1;
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .data_interleave_width_in_bits = 1;
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .logical_ram_name = "my_ram:my_ram_dut|altsyncram:altsyncram_component|altsyncram_49i1:auto_generated|altsyncram_lh82:altsyncram1|ALTSYNCRAM";
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .mixed_port_feed_through_mode = "dont_care";
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .operation_mode = "bidir_dual_port";
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_address_clear = "none";
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_address_width = 13;
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_byte_enable_clock = "none";
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_data_out_clear = "none";
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_data_out_clock = "none";
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_data_width = 1;
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_first_address = 0;
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_first_bit_number = 5;
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_last_address = 8191;
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_logical_ram_depth = 8192;
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_logical_ram_width = 8;
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_address_clear = "none";
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_address_clock = "clock1";
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_address_width = 13;
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_data_in_clock = "clock1";
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_data_out_clear = "none";
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_data_out_clock = "none";
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_data_width = 1;
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_first_address = 0;
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_first_bit_number = 5;
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_last_address = 8191;
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_logical_ram_depth = 8192;
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_logical_ram_width = 8;
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_read_enable_clock = "clock1";
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_write_enable_clock = "clock1";
defparam \my_ram_dut|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N10
cycloneive_lcell_comb \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~q ),
	.datab(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]),
	.datac(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(\my_ram_dut|altsyncram_component|auto_generated|altsyncram1|q_b [5]),
	.cin(gnd),
	.combout(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 .lut_mask = 16'hFE04;
defparam \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y17_N11
dffeas \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] .is_wysiwyg = "true";
defparam \my_ram_dut|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y13_N22
cycloneive_io_ibuf \altera_reserved_tms~input (
	.i(altera_reserved_tms),
	.ibar(gnd),
	.o(\altera_reserved_tms~input_o ));
// synopsys translate_off
defparam \altera_reserved_tms~input .bus_hold = "false";
defparam \altera_reserved_tms~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N0
cycloneive_lcell_comb \auto_hub|~GND (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|~GND~combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|~GND .lut_mask = 16'h0000;
defparam \auto_hub|~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N2
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell .lut_mask = 16'h00FF;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N14
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell .lut_mask = 16'h00FF;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

endmodule
