[INF:CM0023] Creating log file ../../build/tests/StreamingOp/slpp_all/surelog.log.

LIB:  work
FILE: dut.sv
n<> u<0> t<Null_rule> p<102> s<101> l<1:1>
n<> u<1> t<Module_keyword> p<3> s<2> l<1:1> el<1:7>
n<dut> u<2> t<StringConst> p<3> l<1:8> el<1:11>
n<> u<3> t<Module_ansi_header> p<99> c<1> s<38> l<1:1> el<1:12>
n<z> u<4> t<StringConst> p<7> s<6> l<2:10> el<2:11>
n<> u<5> t<Bit_select> p<6> l<2:12> el<2:12>
n<> u<6> t<Select> p<7> c<5> l<2:12> el<2:12>
n<> u<7> t<Complex_func_call> p<8> c<4> l<2:10> el<2:11>
n<> u<8> t<Ps_or_hierarchical_identifier> p<11> c<7> s<10> l<2:10> el<2:11>
n<> u<9> t<Constant_bit_select> p<10> l<2:12> el<2:12>
n<> u<10> t<Constant_select> p<11> c<9> l<2:12> el<2:12>
n<> u<11> t<Net_lvalue> p<33> c<8> s<32> l<2:10> el<2:11>
n<> u<12> t<BinOp_ShiftLeft> p<13> l<2:16> el<2:18>
n<> u<13> t<Stream_operator> p<30> c<12> s<18> l<2:16> el<2:18>
n<4> u<14> t<IntConst> p<15> l<2:19> el<2:20>
n<> u<15> t<Primary_literal> p<16> c<14> l<2:19> el<2:20>
n<> u<16> t<Constant_primary> p<17> c<15> l<2:19> el<2:20>
n<> u<17> t<Constant_expression> p<18> c<16> l<2:19> el<2:20>
n<> u<18> t<Slice_size> p<30> c<17> s<29> l<2:19> el<2:20>
n<x> u<19> t<StringConst> p<20> l<2:22> el<2:23>
n<> u<20> t<Primary_literal> p<21> c<19> l<2:22> el<2:23>
n<> u<21> t<Primary> p<22> c<20> l<2:22> el<2:23>
n<> u<22> t<Expression> p<23> c<21> l<2:22> el<2:23>
n<> u<23> t<Stream_expression> p<29> c<22> s<28> l<2:22> el<2:23>
n<y> u<24> t<StringConst> p<25> l<2:25> el<2:26>
n<> u<25> t<Primary_literal> p<26> c<24> l<2:25> el<2:26>
n<> u<26> t<Primary> p<27> c<25> l<2:25> el<2:26>
n<> u<27> t<Expression> p<28> c<26> l<2:25> el<2:26>
n<> u<28> t<Stream_expression> p<29> c<27> l<2:25> el<2:26>
n<> u<29> t<Stream_concatenation> p<30> c<23> l<2:21> el<2:27>
n<> u<30> t<Streaming_concatenation> p<31> c<13> l<2:14> el<2:29>
n<> u<31> t<Primary> p<32> c<30> l<2:14> el<2:29>
n<> u<32> t<Expression> p<33> c<31> l<2:14> el<2:29>
n<> u<33> t<Net_assignment> p<34> c<11> l<2:10> el<2:29>
n<> u<34> t<List_of_net_assignments> p<35> c<33> l<2:10> el<2:29>
n<> u<35> t<Continuous_assign> p<36> c<34> l<2:3> el<2:30>
n<> u<36> t<Module_common_item> p<37> c<35> l<2:3> el<2:30>
n<> u<37> t<Module_or_generate_item> p<38> c<36> l<2:3> el<2:30>
n<> u<38> t<Non_port_module_item> p<99> c<37> s<68> l<2:3> el<2:30>
n<y> u<39> t<StringConst> p<42> s<41> l<3:10> el<3:11>
n<> u<40> t<Bit_select> p<41> l<3:12> el<3:12>
n<> u<41> t<Select> p<42> c<40> l<3:12> el<3:12>
n<> u<42> t<Complex_func_call> p<43> c<39> l<3:10> el<3:11>
n<> u<43> t<Ps_or_hierarchical_identifier> p<46> c<42> s<45> l<3:10> el<3:11>
n<> u<44> t<Constant_bit_select> p<45> l<3:12> el<3:12>
n<> u<45> t<Constant_select> p<46> c<44> l<3:12> el<3:12>
n<> u<46> t<Net_lvalue> p<63> c<43> s<62> l<3:10> el<3:11>
n<> u<47> t<BinOp_ShiftLeft> p<48> l<3:16> el<3:18>
n<> u<48> t<Stream_operator> p<60> c<47> s<59> l<3:16> el<3:18>
n<32'd123456> u<49> t<IntConst> p<50> l<3:20> el<3:30>
n<> u<50> t<Primary_literal> p<51> c<49> l<3:20> el<3:30>
n<> u<51> t<Primary> p<52> c<50> l<3:20> el<3:30>
n<> u<52> t<Expression> p<53> c<51> l<3:20> el<3:30>
n<> u<53> t<Stream_expression> p<59> c<52> s<58> l<3:20> el<3:30>
n<x> u<54> t<StringConst> p<55> l<3:32> el<3:33>
n<> u<55> t<Primary_literal> p<56> c<54> l<3:32> el<3:33>
n<> u<56> t<Primary> p<57> c<55> l<3:32> el<3:33>
n<> u<57> t<Expression> p<58> c<56> l<3:32> el<3:33>
n<> u<58> t<Stream_expression> p<59> c<57> l<3:32> el<3:33>
n<> u<59> t<Stream_concatenation> p<60> c<53> l<3:19> el<3:34>
n<> u<60> t<Streaming_concatenation> p<61> c<48> l<3:14> el<3:36>
n<> u<61> t<Primary> p<62> c<60> l<3:14> el<3:36>
n<> u<62> t<Expression> p<63> c<61> l<3:14> el<3:36>
n<> u<63> t<Net_assignment> p<64> c<46> l<3:10> el<3:36>
n<> u<64> t<List_of_net_assignments> p<65> c<63> l<3:10> el<3:36>
n<> u<65> t<Continuous_assign> p<66> c<64> l<3:3> el<3:37>
n<> u<66> t<Module_common_item> p<67> c<65> l<3:3> el<3:37>
n<> u<67> t<Module_or_generate_item> p<68> c<66> l<3:3> el<3:37>
n<> u<68> t<Non_port_module_item> p<99> c<67> s<98> l<3:3> el<3:37>
n<conv_data> u<69> t<StringConst> p<72> s<71> l<4:10> el<4:19>
n<> u<70> t<Bit_select> p<71> l<4:20> el<4:20>
n<> u<71> t<Select> p<72> c<70> l<4:20> el<4:20>
n<> u<72> t<Complex_func_call> p<73> c<69> l<4:10> el<4:19>
n<> u<73> t<Ps_or_hierarchical_identifier> p<76> c<72> s<75> l<4:10> el<4:19>
n<> u<74> t<Constant_bit_select> p<75> l<4:20> el<4:20>
n<> u<75> t<Constant_select> p<76> c<74> l<4:20> el<4:20>
n<> u<76> t<Net_lvalue> p<93> c<73> s<92> l<4:10> el<4:19>
n<> u<77> t<BinOp_ShiftRight> p<78> l<4:24> el<4:26>
n<> u<78> t<Stream_operator> p<90> c<77> s<83> l<4:24> el<4:26>
n<8> u<79> t<IntConst> p<80> l<4:27> el<4:28>
n<> u<80> t<Primary_literal> p<81> c<79> l<4:27> el<4:28>
n<> u<81> t<Constant_primary> p<82> c<80> l<4:27> el<4:28>
n<> u<82> t<Constant_expression> p<83> c<81> l<4:27> el<4:28>
n<> u<83> t<Slice_size> p<90> c<82> s<89> l<4:27> el<4:28>
n<v> u<84> t<StringConst> p<85> l<4:30> el<4:31>
n<> u<85> t<Primary_literal> p<86> c<84> l<4:30> el<4:31>
n<> u<86> t<Primary> p<87> c<85> l<4:30> el<4:31>
n<> u<87> t<Expression> p<88> c<86> l<4:30> el<4:31>
n<> u<88> t<Stream_expression> p<89> c<87> l<4:30> el<4:31>
n<> u<89> t<Stream_concatenation> p<90> c<88> l<4:29> el<4:32>
n<> u<90> t<Streaming_concatenation> p<91> c<78> l<4:22> el<4:33>
n<> u<91> t<Primary> p<92> c<90> l<4:22> el<4:33>
n<> u<92> t<Expression> p<93> c<91> l<4:22> el<4:33>
n<> u<93> t<Net_assignment> p<94> c<76> l<4:10> el<4:33>
n<> u<94> t<List_of_net_assignments> p<95> c<93> l<4:10> el<4:33>
n<> u<95> t<Continuous_assign> p<96> c<94> l<4:3> el<4:34>
n<> u<96> t<Module_common_item> p<97> c<95> l<4:3> el<4:34>
n<> u<97> t<Module_or_generate_item> p<98> c<96> l<4:3> el<4:34>
n<> u<98> t<Non_port_module_item> p<99> c<97> l<4:3> el<4:34>
n<> u<99> t<Module_declaration> p<100> c<3> l<1:1> el<5:10>
n<> u<100> t<Description> p<101> c<99> l<1:1> el<5:10>
n<> u<101> t<Source_text> p<102> c<100> l<1:1> el<5:10>
n<> u<102> t<Top_level_rule> l<1:1> el<6:1>
[WRN:PA0205] dut.sv:1: No timescale set for "dut".

[INF:CP0300] Compilation...

[INF:CP0303] dut.sv:1: Compile module "work@dut".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] dut.sv:1: Top level module "work@dut".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 1.

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[INF:UH0708] Writing UHDM DB: ../../build/tests/StreamingOp/slpp_all//surelog.uhdm...

[INF:UH0709] Writing UHDM Html Coverage: ../../build/tests/StreamingOp/slpp_all//surelog.uhdm.chk.html...

[INF:UH0710] Loading UHDM DB: ../../build/tests/StreamingOp/slpp_all//surelog.uhdm...

[INF:UH0711] Decompling UHDM...

====== UHDM =======
design: (work@dut)
|vpiName:work@dut
|vpiElaborated:1
|uhdmallModules:
\_module: work@dut (work@dut) dut.sv:1:1: , endln:5:10, parent:work@dut
  |vpiDefName:work@dut
  |vpiFullName:work@dut
  |vpiContAssign:
  \_cont_assign: , line:2:10, endln:2:29, parent:work@dut
    |vpiRhs:
    \_operation: , line:2:14, endln:2:29
      |vpiOpType:72
      |vpiOperand:
      \_constant: , line:2:19, endln:2:20
        |vpiConstType:9
        |vpiDecompile:4
        |vpiSize:64
        |UINT:4
      |vpiOperand:
      \_operation: 
        |vpiOpType:33
        |vpiOperand:
        \_ref_obj: (x), line:2:22, endln:2:23
          |vpiName:x
        |vpiOperand:
        \_ref_obj: (y), line:2:25, endln:2:26
          |vpiName:y
    |vpiLhs:
    \_ref_obj: (work@dut.z), line:2:10, endln:2:11
      |vpiName:z
      |vpiFullName:work@dut.z
  |vpiContAssign:
  \_cont_assign: , line:3:10, endln:3:36, parent:work@dut
    |vpiRhs:
    \_operation: , line:3:14, endln:3:36
      |vpiOpType:72
      |vpiOperand:
      \_operation: 
        |vpiOpType:33
        |vpiOperand:
        \_constant: , line:3:20, endln:3:30
          |vpiConstType:1
          |vpiDecompile:32'd123456
          |vpiSize:32
          |DEC:123456
        |vpiOperand:
        \_ref_obj: (x), line:3:32, endln:3:33
          |vpiName:x
    |vpiLhs:
    \_ref_obj: (work@dut.y), line:3:10, endln:3:11
      |vpiName:y
      |vpiFullName:work@dut.y
  |vpiContAssign:
  \_cont_assign: , line:4:10, endln:4:33, parent:work@dut
    |vpiRhs:
    \_operation: , line:4:22, endln:4:33
      |vpiOpType:71
      |vpiOperand:
      \_constant: , line:4:27, endln:4:28
        |vpiConstType:9
        |vpiDecompile:8
        |vpiSize:64
        |UINT:8
      |vpiOperand:
      \_operation: 
        |vpiOpType:33
        |vpiOperand:
        \_ref_obj: (v), line:4:30, endln:4:31
          |vpiName:v
    |vpiLhs:
    \_ref_obj: (work@dut.conv_data), line:4:10, endln:4:19
      |vpiName:conv_data
      |vpiFullName:work@dut.conv_data
|uhdmtopModules:
\_module: work@dut (work@dut) dut.sv:1:1: , endln:5:10
  |vpiDefName:work@dut
  |vpiName:work@dut
  |vpiContAssign:
  \_cont_assign: , line:2:10, endln:2:29, parent:work@dut
    |vpiRhs:
    \_operation: , line:2:14, endln:2:29
      |vpiOpType:72
      |vpiOperand:
      \_constant: , line:2:19, endln:2:20
        |vpiConstType:9
        |vpiDecompile:4
        |vpiSize:64
        |UINT:4
      |vpiOperand:
      \_operation: 
        |vpiOpType:33
        |vpiOperand:
        \_ref_obj: (work@dut.x), line:2:22, endln:2:23
          |vpiName:x
          |vpiFullName:work@dut.x
        |vpiOperand:
        \_ref_obj: (work@dut.y), line:2:25, endln:2:26
          |vpiName:y
          |vpiFullName:work@dut.y
    |vpiLhs:
    \_ref_obj: (work@dut.z), line:2:10, endln:2:11
      |vpiName:z
      |vpiFullName:work@dut.z
  |vpiContAssign:
  \_cont_assign: , line:3:10, endln:3:36, parent:work@dut
    |vpiRhs:
    \_operation: , line:3:14, endln:3:36
      |vpiOpType:72
      |vpiOperand:
      \_operation: 
        |vpiOpType:33
        |vpiOperand:
        \_constant: , line:3:20, endln:3:30
          |vpiConstType:1
          |vpiDecompile:32'd123456
          |vpiSize:32
          |DEC:123456
        |vpiOperand:
        \_ref_obj: (work@dut.x), line:3:32, endln:3:33
          |vpiName:x
          |vpiFullName:work@dut.x
    |vpiLhs:
    \_ref_obj: (work@dut.y), line:3:10, endln:3:11
      |vpiName:y
      |vpiFullName:work@dut.y
  |vpiContAssign:
  \_cont_assign: , line:4:10, endln:4:33, parent:work@dut
    |vpiRhs:
    \_operation: , line:4:22, endln:4:33
      |vpiOpType:71
      |vpiOperand:
      \_constant: , line:4:27, endln:4:28
        |vpiConstType:9
        |vpiDecompile:8
        |vpiSize:64
        |UINT:8
      |vpiOperand:
      \_operation: 
        |vpiOpType:33
        |vpiOperand:
        \_ref_obj: (work@dut.v), line:4:30, endln:4:31
          |vpiName:v
          |vpiFullName:work@dut.v
    |vpiLhs:
    \_ref_obj: (work@dut.conv_data), line:4:10, endln:4:19
      |vpiName:conv_data
      |vpiFullName:work@dut.conv_data
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5

