Source Block: hdl/library/axi_jesd_gt/axi_jesd_gt.v@514:524@HdlStmAssign
  endgenerate

  // transceivers

  assign qpll_clk = {{4{qpll_clk_1}}, {4{qpll_clk_0}}};
  assign qpll_ref_clk = {{4{qpll_ref_clk_1}}, {4{qpll_ref_clk_0}}};
  assign qpll_locked_s = {{4{qpll_locked_1_s}}, {4{qpll_locked_0_s}}};

  ad_gt_common_1 #(
    .DRP_ID (14),
    .GTH_GTX_N (PCORE_DEVICE_TYPE),

Diff Content:
- 519   assign qpll_ref_clk = {{4{qpll_ref_clk_1}}, {4{qpll_ref_clk_0}}};

Clone Blocks:
Clone Blocks 1:
hdl/library/axi_jesd_gt/axi_jesd_gt.v@515:525

  // transceivers

  assign qpll_clk = {{4{qpll_clk_1}}, {4{qpll_clk_0}}};
  assign qpll_ref_clk = {{4{qpll_ref_clk_1}}, {4{qpll_ref_clk_0}}};
  assign qpll_locked_s = {{4{qpll_locked_1_s}}, {4{qpll_locked_0_s}}};

  ad_gt_common_1 #(
    .DRP_ID (14),
    .GTH_GTX_N (PCORE_DEVICE_TYPE),
    .QPLL_REFCLK_DIV (PCORE_QPLL_REFCLK_DIV),

Clone Blocks 2:
hdl/library/axi_jesd_gt/axi_jesd_gt.v@513:523
  end
  endgenerate

  // transceivers

  assign qpll_clk = {{4{qpll_clk_1}}, {4{qpll_clk_0}}};
  assign qpll_ref_clk = {{4{qpll_ref_clk_1}}, {4{qpll_ref_clk_0}}};
  assign qpll_locked_s = {{4{qpll_locked_1_s}}, {4{qpll_locked_0_s}}};

  ad_gt_common_1 #(
    .DRP_ID (14),

