{
  "module_name": "ivpu_hw_37xx.c",
  "hash_id": "ce2b8063072738b0ccd2f2705e4f3cf3361a991332fb82b90567aacc028b9961",
  "original_prompt": "Ingested from linux-6.6.14/drivers/accel/ivpu/ivpu_hw_37xx.c",
  "human_readable_source": "\n \n\n#include \"ivpu_drv.h\"\n#include \"ivpu_fw.h\"\n#include \"ivpu_hw_37xx_reg.h\"\n#include \"ivpu_hw_reg_io.h\"\n#include \"ivpu_hw.h\"\n#include \"ivpu_ipc.h\"\n#include \"ivpu_mmu.h\"\n#include \"ivpu_pm.h\"\n\n#define TILE_FUSE_ENABLE_BOTH        0x0\n#define TILE_SKU_BOTH_MTL            0x3630\n\n \n#define CONFIG_1_TILE                0x01\n#define CONFIG_2_TILE                0x02\n#define PLL_RATIO_5_3                0x01\n#define PLL_RATIO_4_3                0x02\n#define WP_CONFIG(tile, ratio)       (((tile) << 8) | (ratio))\n#define WP_CONFIG_1_TILE_5_3_RATIO   WP_CONFIG(CONFIG_1_TILE, PLL_RATIO_5_3)\n#define WP_CONFIG_1_TILE_4_3_RATIO   WP_CONFIG(CONFIG_1_TILE, PLL_RATIO_4_3)\n#define WP_CONFIG_2_TILE_5_3_RATIO   WP_CONFIG(CONFIG_2_TILE, PLL_RATIO_5_3)\n#define WP_CONFIG_2_TILE_4_3_RATIO   WP_CONFIG(CONFIG_2_TILE, PLL_RATIO_4_3)\n#define WP_CONFIG_0_TILE_PLL_OFF     WP_CONFIG(0, 0)\n\n#define PLL_REF_CLK_FREQ\t     (50 * 1000000)\n#define PLL_SIMULATION_FREQ\t     (10 * 1000000)\n#define PLL_DEFAULT_EPP_VALUE\t     0x80\n\n#define TIM_SAFE_ENABLE\t\t     0xf1d0dead\n#define TIM_WATCHDOG_RESET_VALUE     0xffffffff\n\n#define TIMEOUT_US\t\t     (150 * USEC_PER_MSEC)\n#define PWR_ISLAND_STATUS_TIMEOUT_US (5 * USEC_PER_MSEC)\n#define PLL_TIMEOUT_US\t\t     (1500 * USEC_PER_MSEC)\n#define IDLE_TIMEOUT_US\t\t     (500 * USEC_PER_MSEC)\n\n#define ICB_0_IRQ_MASK ((REG_FLD(VPU_37XX_HOST_SS_ICB_STATUS_0, HOST_IPC_FIFO_INT)) | \\\n\t\t\t(REG_FLD(VPU_37XX_HOST_SS_ICB_STATUS_0, MMU_IRQ_0_INT)) | \\\n\t\t\t(REG_FLD(VPU_37XX_HOST_SS_ICB_STATUS_0, MMU_IRQ_1_INT)) | \\\n\t\t\t(REG_FLD(VPU_37XX_HOST_SS_ICB_STATUS_0, MMU_IRQ_2_INT)) | \\\n\t\t\t(REG_FLD(VPU_37XX_HOST_SS_ICB_STATUS_0, NOC_FIREWALL_INT)) | \\\n\t\t\t(REG_FLD(VPU_37XX_HOST_SS_ICB_STATUS_0, CPU_INT_REDIRECT_0_INT)) | \\\n\t\t\t(REG_FLD(VPU_37XX_HOST_SS_ICB_STATUS_0, CPU_INT_REDIRECT_1_INT)))\n\n#define ICB_1_IRQ_MASK ((REG_FLD(VPU_37XX_HOST_SS_ICB_STATUS_1, CPU_INT_REDIRECT_2_INT)) | \\\n\t\t\t(REG_FLD(VPU_37XX_HOST_SS_ICB_STATUS_1, CPU_INT_REDIRECT_3_INT)) | \\\n\t\t\t(REG_FLD(VPU_37XX_HOST_SS_ICB_STATUS_1, CPU_INT_REDIRECT_4_INT)))\n\n#define ICB_0_1_IRQ_MASK ((((u64)ICB_1_IRQ_MASK) << 32) | ICB_0_IRQ_MASK)\n\n#define BUTTRESS_IRQ_MASK ((REG_FLD(VPU_37XX_BUTTRESS_INTERRUPT_STAT, ATS_ERR)) | \\\n\t\t\t   (REG_FLD(VPU_37XX_BUTTRESS_INTERRUPT_STAT, UFI_ERR)))\n\n#define BUTTRESS_ALL_IRQ_MASK (BUTTRESS_IRQ_MASK | \\\n\t\t\t       (REG_FLD(VPU_37XX_BUTTRESS_INTERRUPT_STAT, FREQ_CHANGE)))\n\n#define BUTTRESS_IRQ_ENABLE_MASK ((u32)~BUTTRESS_IRQ_MASK)\n#define BUTTRESS_IRQ_DISABLE_MASK ((u32)-1)\n\n#define ITF_FIREWALL_VIOLATION_MASK ((REG_FLD(VPU_37XX_HOST_SS_FW_SOC_IRQ_EN, CSS_ROM_CMX)) | \\\n\t\t\t\t     (REG_FLD(VPU_37XX_HOST_SS_FW_SOC_IRQ_EN, CSS_DBG)) | \\\n\t\t\t\t     (REG_FLD(VPU_37XX_HOST_SS_FW_SOC_IRQ_EN, CSS_CTRL)) | \\\n\t\t\t\t     (REG_FLD(VPU_37XX_HOST_SS_FW_SOC_IRQ_EN, DEC400)) | \\\n\t\t\t\t     (REG_FLD(VPU_37XX_HOST_SS_FW_SOC_IRQ_EN, MSS_NCE)) | \\\n\t\t\t\t     (REG_FLD(VPU_37XX_HOST_SS_FW_SOC_IRQ_EN, MSS_MBI)) | \\\n\t\t\t\t     (REG_FLD(VPU_37XX_HOST_SS_FW_SOC_IRQ_EN, MSS_MBI_CMX)))\n\nstatic char *ivpu_platform_to_str(u32 platform)\n{\n\tswitch (platform) {\n\tcase IVPU_PLATFORM_SILICON:\n\t\treturn \"IVPU_PLATFORM_SILICON\";\n\tcase IVPU_PLATFORM_SIMICS:\n\t\treturn \"IVPU_PLATFORM_SIMICS\";\n\tcase IVPU_PLATFORM_FPGA:\n\t\treturn \"IVPU_PLATFORM_FPGA\";\n\tdefault:\n\t\treturn \"Invalid platform\";\n\t}\n}\n\nstatic void ivpu_hw_read_platform(struct ivpu_device *vdev)\n{\n\tu32 gen_ctrl = REGV_RD32(VPU_37XX_HOST_SS_GEN_CTRL);\n\tu32 platform = REG_GET_FLD(VPU_37XX_HOST_SS_GEN_CTRL, PS, gen_ctrl);\n\n\tif  (platform == IVPU_PLATFORM_SIMICS || platform == IVPU_PLATFORM_FPGA)\n\t\tvdev->platform = platform;\n\telse\n\t\tvdev->platform = IVPU_PLATFORM_SILICON;\n\n\tivpu_dbg(vdev, MISC, \"Platform type: %s (%d)\\n\",\n\t\t ivpu_platform_to_str(vdev->platform), vdev->platform);\n}\n\nstatic void ivpu_hw_wa_init(struct ivpu_device *vdev)\n{\n\tvdev->wa.punit_disabled = ivpu_is_fpga(vdev);\n\tvdev->wa.clear_runtime_mem = false;\n\tvdev->wa.d3hot_after_power_off = true;\n\n\tREGB_WR32(VPU_37XX_BUTTRESS_INTERRUPT_STAT, BUTTRESS_ALL_IRQ_MASK);\n\tif (REGB_RD32(VPU_37XX_BUTTRESS_INTERRUPT_STAT) == BUTTRESS_ALL_IRQ_MASK) {\n\t\t \n\t\tvdev->wa.interrupt_clear_with_0 = true;\n\t\tREGB_WR32(VPU_37XX_BUTTRESS_INTERRUPT_STAT, 0x0);\n\t}\n\n\tIVPU_PRINT_WA(punit_disabled);\n\tIVPU_PRINT_WA(clear_runtime_mem);\n\tIVPU_PRINT_WA(d3hot_after_power_off);\n\tIVPU_PRINT_WA(interrupt_clear_with_0);\n}\n\nstatic void ivpu_hw_timeouts_init(struct ivpu_device *vdev)\n{\n\tif (ivpu_is_simics(vdev) || ivpu_is_fpga(vdev)) {\n\t\tvdev->timeout.boot = 100000;\n\t\tvdev->timeout.jsm = 50000;\n\t\tvdev->timeout.tdr = 2000000;\n\t\tvdev->timeout.reschedule_suspend = 1000;\n\t} else {\n\t\tvdev->timeout.boot = 1000;\n\t\tvdev->timeout.jsm = 500;\n\t\tvdev->timeout.tdr = 2000;\n\t\tvdev->timeout.reschedule_suspend = 10;\n\t}\n}\n\nstatic int ivpu_pll_wait_for_cmd_send(struct ivpu_device *vdev)\n{\n\treturn REGB_POLL_FLD(VPU_37XX_BUTTRESS_WP_REQ_CMD, SEND, 0, PLL_TIMEOUT_US);\n}\n\n \nstatic int ivpu_pll_cmd_send(struct ivpu_device *vdev, u16 min_ratio, u16 max_ratio,\n\t\t\t     u16 target_ratio, u16 config)\n{\n\tint ret;\n\tu32 val;\n\n\tret = ivpu_pll_wait_for_cmd_send(vdev);\n\tif (ret) {\n\t\tivpu_err(vdev, \"Failed to sync before WP request: %d\\n\", ret);\n\t\treturn ret;\n\t}\n\n\tval = REGB_RD32(VPU_37XX_BUTTRESS_WP_REQ_PAYLOAD0);\n\tval = REG_SET_FLD_NUM(VPU_37XX_BUTTRESS_WP_REQ_PAYLOAD0, MIN_RATIO, min_ratio, val);\n\tval = REG_SET_FLD_NUM(VPU_37XX_BUTTRESS_WP_REQ_PAYLOAD0, MAX_RATIO, max_ratio, val);\n\tREGB_WR32(VPU_37XX_BUTTRESS_WP_REQ_PAYLOAD0, val);\n\n\tval = REGB_RD32(VPU_37XX_BUTTRESS_WP_REQ_PAYLOAD1);\n\tval = REG_SET_FLD_NUM(VPU_37XX_BUTTRESS_WP_REQ_PAYLOAD1, TARGET_RATIO, target_ratio, val);\n\tval = REG_SET_FLD_NUM(VPU_37XX_BUTTRESS_WP_REQ_PAYLOAD1, EPP, PLL_DEFAULT_EPP_VALUE, val);\n\tREGB_WR32(VPU_37XX_BUTTRESS_WP_REQ_PAYLOAD1, val);\n\n\tval = REGB_RD32(VPU_37XX_BUTTRESS_WP_REQ_PAYLOAD2);\n\tval = REG_SET_FLD_NUM(VPU_37XX_BUTTRESS_WP_REQ_PAYLOAD2, CONFIG, config, val);\n\tREGB_WR32(VPU_37XX_BUTTRESS_WP_REQ_PAYLOAD2, val);\n\n\tval = REGB_RD32(VPU_37XX_BUTTRESS_WP_REQ_CMD);\n\tval = REG_SET_FLD(VPU_37XX_BUTTRESS_WP_REQ_CMD, SEND, val);\n\tREGB_WR32(VPU_37XX_BUTTRESS_WP_REQ_CMD, val);\n\n\tret = ivpu_pll_wait_for_cmd_send(vdev);\n\tif (ret)\n\t\tivpu_err(vdev, \"Failed to sync after WP request: %d\\n\", ret);\n\n\treturn ret;\n}\n\nstatic int ivpu_pll_wait_for_lock(struct ivpu_device *vdev, bool enable)\n{\n\tu32 exp_val = enable ? 0x1 : 0x0;\n\n\tif (IVPU_WA(punit_disabled))\n\t\treturn 0;\n\n\treturn REGB_POLL_FLD(VPU_37XX_BUTTRESS_PLL_STATUS, LOCK, exp_val, PLL_TIMEOUT_US);\n}\n\nstatic int ivpu_pll_wait_for_status_ready(struct ivpu_device *vdev)\n{\n\tif (IVPU_WA(punit_disabled))\n\t\treturn 0;\n\n\treturn REGB_POLL_FLD(VPU_37XX_BUTTRESS_VPU_STATUS, READY, 1, PLL_TIMEOUT_US);\n}\n\nstatic void ivpu_pll_init_frequency_ratios(struct ivpu_device *vdev)\n{\n\tstruct ivpu_hw_info *hw = vdev->hw;\n\tu8 fuse_min_ratio, fuse_max_ratio, fuse_pn_ratio;\n\tu32 fmin_fuse, fmax_fuse;\n\n\tfmin_fuse = REGB_RD32(VPU_37XX_BUTTRESS_FMIN_FUSE);\n\tfuse_min_ratio = REG_GET_FLD(VPU_37XX_BUTTRESS_FMIN_FUSE, MIN_RATIO, fmin_fuse);\n\tfuse_pn_ratio = REG_GET_FLD(VPU_37XX_BUTTRESS_FMIN_FUSE, PN_RATIO, fmin_fuse);\n\n\tfmax_fuse = REGB_RD32(VPU_37XX_BUTTRESS_FMAX_FUSE);\n\tfuse_max_ratio = REG_GET_FLD(VPU_37XX_BUTTRESS_FMAX_FUSE, MAX_RATIO, fmax_fuse);\n\n\thw->pll.min_ratio = clamp_t(u8, ivpu_pll_min_ratio, fuse_min_ratio, fuse_max_ratio);\n\thw->pll.max_ratio = clamp_t(u8, ivpu_pll_max_ratio, hw->pll.min_ratio, fuse_max_ratio);\n\thw->pll.pn_ratio = clamp_t(u8, fuse_pn_ratio, hw->pll.min_ratio, hw->pll.max_ratio);\n}\n\nstatic int ivpu_hw_37xx_wait_for_vpuip_bar(struct ivpu_device *vdev)\n{\n\treturn REGV_POLL_FLD(VPU_37XX_HOST_SS_CPR_RST_CLR, AON, 0, 100);\n}\n\nstatic int ivpu_pll_drive(struct ivpu_device *vdev, bool enable)\n{\n\tstruct ivpu_hw_info *hw = vdev->hw;\n\tu16 target_ratio;\n\tu16 config;\n\tint ret;\n\n\tif (IVPU_WA(punit_disabled)) {\n\t\tivpu_dbg(vdev, PM, \"Skipping PLL request on %s\\n\",\n\t\t\t ivpu_platform_to_str(vdev->platform));\n\t\treturn 0;\n\t}\n\n\tif (enable) {\n\t\ttarget_ratio = hw->pll.pn_ratio;\n\t\tconfig = hw->config;\n\t} else {\n\t\ttarget_ratio = 0;\n\t\tconfig = 0;\n\t}\n\n\tivpu_dbg(vdev, PM, \"PLL workpoint request: config 0x%04x pll ratio 0x%x\\n\",\n\t\t config, target_ratio);\n\n\tret = ivpu_pll_cmd_send(vdev, hw->pll.min_ratio, hw->pll.max_ratio, target_ratio, config);\n\tif (ret) {\n\t\tivpu_err(vdev, \"Failed to send PLL workpoint request: %d\\n\", ret);\n\t\treturn ret;\n\t}\n\n\tret = ivpu_pll_wait_for_lock(vdev, enable);\n\tif (ret) {\n\t\tivpu_err(vdev, \"Timed out waiting for PLL lock\\n\");\n\t\treturn ret;\n\t}\n\n\tif (enable) {\n\t\tret = ivpu_pll_wait_for_status_ready(vdev);\n\t\tif (ret) {\n\t\t\tivpu_err(vdev, \"Timed out waiting for PLL ready status\\n\");\n\t\t\treturn ret;\n\t\t}\n\n\t\tret = ivpu_hw_37xx_wait_for_vpuip_bar(vdev);\n\t\tif (ret) {\n\t\t\tivpu_err(vdev, \"Timed out waiting for VPUIP bar\\n\");\n\t\t\treturn ret;\n\t\t}\n\t}\n\n\treturn 0;\n}\n\nstatic int ivpu_pll_enable(struct ivpu_device *vdev)\n{\n\treturn ivpu_pll_drive(vdev, true);\n}\n\nstatic int ivpu_pll_disable(struct ivpu_device *vdev)\n{\n\treturn ivpu_pll_drive(vdev, false);\n}\n\nstatic void ivpu_boot_host_ss_rst_clr_assert(struct ivpu_device *vdev)\n{\n\tu32 val = 0;\n\n\tval = REG_SET_FLD(VPU_37XX_HOST_SS_CPR_RST_CLR, TOP_NOC, val);\n\tval = REG_SET_FLD(VPU_37XX_HOST_SS_CPR_RST_CLR, DSS_MAS, val);\n\tval = REG_SET_FLD(VPU_37XX_HOST_SS_CPR_RST_CLR, MSS_MAS, val);\n\n\tREGV_WR32(VPU_37XX_HOST_SS_CPR_RST_CLR, val);\n}\n\nstatic void ivpu_boot_host_ss_rst_drive(struct ivpu_device *vdev, bool enable)\n{\n\tu32 val = REGV_RD32(VPU_37XX_HOST_SS_CPR_RST_SET);\n\n\tif (enable) {\n\t\tval = REG_SET_FLD(VPU_37XX_HOST_SS_CPR_RST_SET, TOP_NOC, val);\n\t\tval = REG_SET_FLD(VPU_37XX_HOST_SS_CPR_RST_SET, DSS_MAS, val);\n\t\tval = REG_SET_FLD(VPU_37XX_HOST_SS_CPR_RST_SET, MSS_MAS, val);\n\t} else {\n\t\tval = REG_CLR_FLD(VPU_37XX_HOST_SS_CPR_RST_SET, TOP_NOC, val);\n\t\tval = REG_CLR_FLD(VPU_37XX_HOST_SS_CPR_RST_SET, DSS_MAS, val);\n\t\tval = REG_CLR_FLD(VPU_37XX_HOST_SS_CPR_RST_SET, MSS_MAS, val);\n\t}\n\n\tREGV_WR32(VPU_37XX_HOST_SS_CPR_RST_SET, val);\n}\n\nstatic void ivpu_boot_host_ss_clk_drive(struct ivpu_device *vdev, bool enable)\n{\n\tu32 val = REGV_RD32(VPU_37XX_HOST_SS_CPR_CLK_SET);\n\n\tif (enable) {\n\t\tval = REG_SET_FLD(VPU_37XX_HOST_SS_CPR_CLK_SET, TOP_NOC, val);\n\t\tval = REG_SET_FLD(VPU_37XX_HOST_SS_CPR_CLK_SET, DSS_MAS, val);\n\t\tval = REG_SET_FLD(VPU_37XX_HOST_SS_CPR_CLK_SET, MSS_MAS, val);\n\t} else {\n\t\tval = REG_CLR_FLD(VPU_37XX_HOST_SS_CPR_CLK_SET, TOP_NOC, val);\n\t\tval = REG_CLR_FLD(VPU_37XX_HOST_SS_CPR_CLK_SET, DSS_MAS, val);\n\t\tval = REG_CLR_FLD(VPU_37XX_HOST_SS_CPR_CLK_SET, MSS_MAS, val);\n\t}\n\n\tREGV_WR32(VPU_37XX_HOST_SS_CPR_CLK_SET, val);\n}\n\nstatic int ivpu_boot_noc_qreqn_check(struct ivpu_device *vdev, u32 exp_val)\n{\n\tu32 val = REGV_RD32(VPU_37XX_HOST_SS_NOC_QREQN);\n\n\tif (!REG_TEST_FLD_NUM(VPU_37XX_HOST_SS_NOC_QREQN, TOP_SOCMMIO, exp_val, val))\n\t\treturn -EIO;\n\n\treturn 0;\n}\n\nstatic int ivpu_boot_noc_qacceptn_check(struct ivpu_device *vdev, u32 exp_val)\n{\n\tu32 val = REGV_RD32(VPU_37XX_HOST_SS_NOC_QACCEPTN);\n\n\tif (!REG_TEST_FLD_NUM(VPU_37XX_HOST_SS_NOC_QACCEPTN, TOP_SOCMMIO, exp_val, val))\n\t\treturn -EIO;\n\n\treturn 0;\n}\n\nstatic int ivpu_boot_noc_qdeny_check(struct ivpu_device *vdev, u32 exp_val)\n{\n\tu32 val = REGV_RD32(VPU_37XX_HOST_SS_NOC_QDENY);\n\n\tif (!REG_TEST_FLD_NUM(VPU_37XX_HOST_SS_NOC_QDENY, TOP_SOCMMIO, exp_val, val))\n\t\treturn -EIO;\n\n\treturn 0;\n}\n\nstatic int ivpu_boot_top_noc_qrenqn_check(struct ivpu_device *vdev, u32 exp_val)\n{\n\tu32 val = REGV_RD32(MTL_VPU_TOP_NOC_QREQN);\n\n\tif (!REG_TEST_FLD_NUM(MTL_VPU_TOP_NOC_QREQN, CPU_CTRL, exp_val, val) ||\n\t    !REG_TEST_FLD_NUM(MTL_VPU_TOP_NOC_QREQN, HOSTIF_L2CACHE, exp_val, val))\n\t\treturn -EIO;\n\n\treturn 0;\n}\n\nstatic int ivpu_boot_top_noc_qacceptn_check(struct ivpu_device *vdev, u32 exp_val)\n{\n\tu32 val = REGV_RD32(MTL_VPU_TOP_NOC_QACCEPTN);\n\n\tif (!REG_TEST_FLD_NUM(MTL_VPU_TOP_NOC_QACCEPTN, CPU_CTRL, exp_val, val) ||\n\t    !REG_TEST_FLD_NUM(MTL_VPU_TOP_NOC_QACCEPTN, HOSTIF_L2CACHE, exp_val, val))\n\t\treturn -EIO;\n\n\treturn 0;\n}\n\nstatic int ivpu_boot_top_noc_qdeny_check(struct ivpu_device *vdev, u32 exp_val)\n{\n\tu32 val = REGV_RD32(MTL_VPU_TOP_NOC_QDENY);\n\n\tif (!REG_TEST_FLD_NUM(MTL_VPU_TOP_NOC_QDENY, CPU_CTRL, exp_val, val) ||\n\t    !REG_TEST_FLD_NUM(MTL_VPU_TOP_NOC_QDENY, HOSTIF_L2CACHE, exp_val, val))\n\t\treturn -EIO;\n\n\treturn 0;\n}\n\nstatic int ivpu_boot_host_ss_configure(struct ivpu_device *vdev)\n{\n\tivpu_boot_host_ss_rst_clr_assert(vdev);\n\n\treturn ivpu_boot_noc_qreqn_check(vdev, 0x0);\n}\n\nstatic void ivpu_boot_vpu_idle_gen_disable(struct ivpu_device *vdev)\n{\n\tREGV_WR32(VPU_37XX_HOST_SS_AON_VPU_IDLE_GEN, 0x0);\n}\n\nstatic int ivpu_boot_host_ss_axi_drive(struct ivpu_device *vdev, bool enable)\n{\n\tint ret;\n\tu32 val;\n\n\tval = REGV_RD32(VPU_37XX_HOST_SS_NOC_QREQN);\n\tif (enable)\n\t\tval = REG_SET_FLD(VPU_37XX_HOST_SS_NOC_QREQN, TOP_SOCMMIO, val);\n\telse\n\t\tval = REG_CLR_FLD(VPU_37XX_HOST_SS_NOC_QREQN, TOP_SOCMMIO, val);\n\tREGV_WR32(VPU_37XX_HOST_SS_NOC_QREQN, val);\n\n\tret = ivpu_boot_noc_qacceptn_check(vdev, enable ? 0x1 : 0x0);\n\tif (ret) {\n\t\tivpu_err(vdev, \"Failed qacceptn check: %d\\n\", ret);\n\t\treturn ret;\n\t}\n\n\tret = ivpu_boot_noc_qdeny_check(vdev, 0x0);\n\tif (ret)\n\t\tivpu_err(vdev, \"Failed qdeny check: %d\\n\", ret);\n\n\treturn ret;\n}\n\nstatic int ivpu_boot_host_ss_axi_enable(struct ivpu_device *vdev)\n{\n\treturn ivpu_boot_host_ss_axi_drive(vdev, true);\n}\n\nstatic int ivpu_boot_host_ss_top_noc_drive(struct ivpu_device *vdev, bool enable)\n{\n\tint ret;\n\tu32 val;\n\n\tval = REGV_RD32(MTL_VPU_TOP_NOC_QREQN);\n\tif (enable) {\n\t\tval = REG_SET_FLD(MTL_VPU_TOP_NOC_QREQN, CPU_CTRL, val);\n\t\tval = REG_SET_FLD(MTL_VPU_TOP_NOC_QREQN, HOSTIF_L2CACHE, val);\n\t} else {\n\t\tval = REG_CLR_FLD(MTL_VPU_TOP_NOC_QREQN, CPU_CTRL, val);\n\t\tval = REG_CLR_FLD(MTL_VPU_TOP_NOC_QREQN, HOSTIF_L2CACHE, val);\n\t}\n\tREGV_WR32(MTL_VPU_TOP_NOC_QREQN, val);\n\n\tret = ivpu_boot_top_noc_qacceptn_check(vdev, enable ? 0x1 : 0x0);\n\tif (ret) {\n\t\tivpu_err(vdev, \"Failed qacceptn check: %d\\n\", ret);\n\t\treturn ret;\n\t}\n\n\tret = ivpu_boot_top_noc_qdeny_check(vdev, 0x0);\n\tif (ret)\n\t\tivpu_err(vdev, \"Failed qdeny check: %d\\n\", ret);\n\n\treturn ret;\n}\n\nstatic int ivpu_boot_host_ss_top_noc_enable(struct ivpu_device *vdev)\n{\n\treturn ivpu_boot_host_ss_top_noc_drive(vdev, true);\n}\n\nstatic void ivpu_boot_pwr_island_trickle_drive(struct ivpu_device *vdev, bool enable)\n{\n\tu32 val = REGV_RD32(VPU_37XX_HOST_SS_AON_PWR_ISLAND_TRICKLE_EN0);\n\n\tif (enable)\n\t\tval = REG_SET_FLD(VPU_37XX_HOST_SS_AON_PWR_ISLAND_TRICKLE_EN0, MSS_CPU, val);\n\telse\n\t\tval = REG_CLR_FLD(VPU_37XX_HOST_SS_AON_PWR_ISLAND_TRICKLE_EN0, MSS_CPU, val);\n\n\tREGV_WR32(VPU_37XX_HOST_SS_AON_PWR_ISLAND_TRICKLE_EN0, val);\n}\n\nstatic void ivpu_boot_pwr_island_drive(struct ivpu_device *vdev, bool enable)\n{\n\tu32 val = REGV_RD32(VPU_37XX_HOST_SS_AON_PWR_ISLAND_EN0);\n\n\tif (enable)\n\t\tval = REG_SET_FLD(VPU_37XX_HOST_SS_AON_PWR_ISLAND_EN0, MSS_CPU, val);\n\telse\n\t\tval = REG_CLR_FLD(VPU_37XX_HOST_SS_AON_PWR_ISLAND_EN0, MSS_CPU, val);\n\n\tREGV_WR32(VPU_37XX_HOST_SS_AON_PWR_ISLAND_EN0, val);\n}\n\nstatic int ivpu_boot_wait_for_pwr_island_status(struct ivpu_device *vdev, u32 exp_val)\n{\n\t \n\tif (ivpu_is_fpga(vdev))\n\t\treturn 0;\n\n\treturn REGV_POLL_FLD(VPU_37XX_HOST_SS_AON_PWR_ISLAND_STATUS0, MSS_CPU,\n\t\t\t     exp_val, PWR_ISLAND_STATUS_TIMEOUT_US);\n}\n\nstatic void ivpu_boot_pwr_island_isolation_drive(struct ivpu_device *vdev, bool enable)\n{\n\tu32 val = REGV_RD32(VPU_37XX_HOST_SS_AON_PWR_ISO_EN0);\n\n\tif (enable)\n\t\tval = REG_SET_FLD(VPU_37XX_HOST_SS_AON_PWR_ISO_EN0, MSS_CPU, val);\n\telse\n\t\tval = REG_CLR_FLD(VPU_37XX_HOST_SS_AON_PWR_ISO_EN0, MSS_CPU, val);\n\n\tREGV_WR32(VPU_37XX_HOST_SS_AON_PWR_ISO_EN0, val);\n}\n\nstatic void ivpu_boot_dpu_active_drive(struct ivpu_device *vdev, bool enable)\n{\n\tu32 val = REGV_RD32(VPU_37XX_HOST_SS_AON_DPU_ACTIVE);\n\n\tif (enable)\n\t\tval = REG_SET_FLD(VPU_37XX_HOST_SS_AON_DPU_ACTIVE, DPU_ACTIVE, val);\n\telse\n\t\tval = REG_CLR_FLD(VPU_37XX_HOST_SS_AON_DPU_ACTIVE, DPU_ACTIVE, val);\n\n\tREGV_WR32(VPU_37XX_HOST_SS_AON_DPU_ACTIVE, val);\n}\n\nstatic int ivpu_boot_pwr_domain_enable(struct ivpu_device *vdev)\n{\n\tint ret;\n\n\tivpu_boot_pwr_island_trickle_drive(vdev, true);\n\tivpu_boot_pwr_island_drive(vdev, true);\n\n\tret = ivpu_boot_wait_for_pwr_island_status(vdev, 0x1);\n\tif (ret) {\n\t\tivpu_err(vdev, \"Timed out waiting for power island status\\n\");\n\t\treturn ret;\n\t}\n\n\tret = ivpu_boot_top_noc_qrenqn_check(vdev, 0x0);\n\tif (ret) {\n\t\tivpu_err(vdev, \"Failed qrenqn check %d\\n\", ret);\n\t\treturn ret;\n\t}\n\n\tivpu_boot_host_ss_clk_drive(vdev, true);\n\tivpu_boot_pwr_island_isolation_drive(vdev, false);\n\tivpu_boot_host_ss_rst_drive(vdev, true);\n\tivpu_boot_dpu_active_drive(vdev, true);\n\n\treturn ret;\n}\n\nstatic int ivpu_boot_pwr_domain_disable(struct ivpu_device *vdev)\n{\n\tivpu_boot_dpu_active_drive(vdev, false);\n\tivpu_boot_pwr_island_isolation_drive(vdev, true);\n\tivpu_boot_pwr_island_trickle_drive(vdev, false);\n\tivpu_boot_pwr_island_drive(vdev, false);\n\n\treturn ivpu_boot_wait_for_pwr_island_status(vdev, 0x0);\n}\n\nstatic void ivpu_boot_no_snoop_enable(struct ivpu_device *vdev)\n{\n\tu32 val = REGV_RD32(VPU_37XX_HOST_IF_TCU_PTW_OVERRIDES);\n\n\tval = REG_SET_FLD(VPU_37XX_HOST_IF_TCU_PTW_OVERRIDES, NOSNOOP_OVERRIDE_EN, val);\n\tval = REG_SET_FLD(VPU_37XX_HOST_IF_TCU_PTW_OVERRIDES, AW_NOSNOOP_OVERRIDE, val);\n\tval = REG_SET_FLD(VPU_37XX_HOST_IF_TCU_PTW_OVERRIDES, AR_NOSNOOP_OVERRIDE, val);\n\n\tREGV_WR32(VPU_37XX_HOST_IF_TCU_PTW_OVERRIDES, val);\n}\n\nstatic void ivpu_boot_tbu_mmu_enable(struct ivpu_device *vdev)\n{\n\tu32 val = REGV_RD32(VPU_37XX_HOST_IF_TBU_MMUSSIDV);\n\n\tval = REG_SET_FLD(VPU_37XX_HOST_IF_TBU_MMUSSIDV, TBU0_AWMMUSSIDV, val);\n\tval = REG_SET_FLD(VPU_37XX_HOST_IF_TBU_MMUSSIDV, TBU0_ARMMUSSIDV, val);\n\tval = REG_SET_FLD(VPU_37XX_HOST_IF_TBU_MMUSSIDV, TBU2_AWMMUSSIDV, val);\n\tval = REG_SET_FLD(VPU_37XX_HOST_IF_TBU_MMUSSIDV, TBU2_ARMMUSSIDV, val);\n\n\tREGV_WR32(VPU_37XX_HOST_IF_TBU_MMUSSIDV, val);\n}\n\nstatic void ivpu_boot_soc_cpu_boot(struct ivpu_device *vdev)\n{\n\tu32 val;\n\n\tval = REGV_RD32(MTL_VPU_CPU_SS_MSSCPU_CPR_LEON_RT_VEC);\n\tval = REG_SET_FLD(MTL_VPU_CPU_SS_MSSCPU_CPR_LEON_RT_VEC, IRQI_RSTRUN0, val);\n\n\tval = REG_CLR_FLD(MTL_VPU_CPU_SS_MSSCPU_CPR_LEON_RT_VEC, IRQI_RSTVEC, val);\n\tREGV_WR32(MTL_VPU_CPU_SS_MSSCPU_CPR_LEON_RT_VEC, val);\n\n\tval = REG_SET_FLD(MTL_VPU_CPU_SS_MSSCPU_CPR_LEON_RT_VEC, IRQI_RESUME0, val);\n\tREGV_WR32(MTL_VPU_CPU_SS_MSSCPU_CPR_LEON_RT_VEC, val);\n\n\tval = REG_CLR_FLD(MTL_VPU_CPU_SS_MSSCPU_CPR_LEON_RT_VEC, IRQI_RESUME0, val);\n\tREGV_WR32(MTL_VPU_CPU_SS_MSSCPU_CPR_LEON_RT_VEC, val);\n\n\tval = vdev->fw->entry_point >> 9;\n\tREGV_WR32(VPU_37XX_HOST_SS_LOADING_ADDRESS_LO, val);\n\n\tval = REG_SET_FLD(VPU_37XX_HOST_SS_LOADING_ADDRESS_LO, DONE, val);\n\tREGV_WR32(VPU_37XX_HOST_SS_LOADING_ADDRESS_LO, val);\n\n\tivpu_dbg(vdev, PM, \"Booting firmware, mode: %s\\n\",\n\t\t vdev->fw->entry_point == vdev->fw->cold_boot_entry_point ? \"cold boot\" : \"resume\");\n}\n\nstatic int ivpu_boot_d0i3_drive(struct ivpu_device *vdev, bool enable)\n{\n\tint ret;\n\tu32 val;\n\n\tret = REGB_POLL_FLD(VPU_37XX_BUTTRESS_VPU_D0I3_CONTROL, INPROGRESS, 0, TIMEOUT_US);\n\tif (ret) {\n\t\tivpu_err(vdev, \"Failed to sync before D0i3 transition: %d\\n\", ret);\n\t\treturn ret;\n\t}\n\n\tval = REGB_RD32(VPU_37XX_BUTTRESS_VPU_D0I3_CONTROL);\n\tif (enable)\n\t\tval = REG_SET_FLD(VPU_37XX_BUTTRESS_VPU_D0I3_CONTROL, I3, val);\n\telse\n\t\tval = REG_CLR_FLD(VPU_37XX_BUTTRESS_VPU_D0I3_CONTROL, I3, val);\n\tREGB_WR32(VPU_37XX_BUTTRESS_VPU_D0I3_CONTROL, val);\n\n\tret = REGB_POLL_FLD(VPU_37XX_BUTTRESS_VPU_D0I3_CONTROL, INPROGRESS, 0, TIMEOUT_US);\n\tif (ret)\n\t\tivpu_err(vdev, \"Failed to sync after D0i3 transition: %d\\n\", ret);\n\n\treturn ret;\n}\n\nstatic int ivpu_hw_37xx_info_init(struct ivpu_device *vdev)\n{\n\tstruct ivpu_hw_info *hw = vdev->hw;\n\n\thw->tile_fuse = TILE_FUSE_ENABLE_BOTH;\n\thw->sku = TILE_SKU_BOTH_MTL;\n\thw->config = WP_CONFIG_2_TILE_4_3_RATIO;\n\n\tivpu_pll_init_frequency_ratios(vdev);\n\n\tivpu_hw_init_range(&hw->ranges.global, 0x80000000, SZ_512M);\n\tivpu_hw_init_range(&hw->ranges.user,   0xc0000000, 255 * SZ_1M);\n\tivpu_hw_init_range(&hw->ranges.shave, 0x180000000, SZ_2G);\n\tivpu_hw_init_range(&hw->ranges.dma,   0x200000000, SZ_8G);\n\n\tivpu_hw_read_platform(vdev);\n\tivpu_hw_wa_init(vdev);\n\tivpu_hw_timeouts_init(vdev);\n\n\treturn 0;\n}\n\nstatic int ivpu_hw_37xx_reset(struct ivpu_device *vdev)\n{\n\tint ret = 0;\n\n\tif (ivpu_boot_pwr_domain_disable(vdev)) {\n\t\tivpu_err(vdev, \"Failed to disable power domain\\n\");\n\t\tret = -EIO;\n\t}\n\n\tif (ivpu_pll_disable(vdev)) {\n\t\tivpu_err(vdev, \"Failed to disable PLL\\n\");\n\t\tret = -EIO;\n\t}\n\n\treturn ret;\n}\n\nstatic int ivpu_hw_37xx_d0i3_enable(struct ivpu_device *vdev)\n{\n\tint ret;\n\n\tret = ivpu_boot_d0i3_drive(vdev, true);\n\tif (ret)\n\t\tivpu_err(vdev, \"Failed to enable D0i3: %d\\n\", ret);\n\n\tudelay(5);  \n\n\treturn ret;\n}\n\nstatic int ivpu_hw_37xx_d0i3_disable(struct ivpu_device *vdev)\n{\n\tint ret;\n\n\tret = ivpu_boot_d0i3_drive(vdev, false);\n\tif (ret)\n\t\tivpu_err(vdev, \"Failed to disable D0i3: %d\\n\", ret);\n\n\treturn ret;\n}\n\nstatic int ivpu_hw_37xx_power_up(struct ivpu_device *vdev)\n{\n\tint ret;\n\n\tret = ivpu_hw_37xx_d0i3_disable(vdev);\n\tif (ret)\n\t\tivpu_warn(vdev, \"Failed to disable D0I3: %d\\n\", ret);\n\n\tret = ivpu_pll_enable(vdev);\n\tif (ret) {\n\t\tivpu_err(vdev, \"Failed to enable PLL: %d\\n\", ret);\n\t\treturn ret;\n\t}\n\n\tret = ivpu_boot_host_ss_configure(vdev);\n\tif (ret) {\n\t\tivpu_err(vdev, \"Failed to configure host SS: %d\\n\", ret);\n\t\treturn ret;\n\t}\n\n\t \n\tivpu_boot_vpu_idle_gen_disable(vdev);\n\n\tret = ivpu_boot_pwr_domain_enable(vdev);\n\tif (ret) {\n\t\tivpu_err(vdev, \"Failed to enable power domain: %d\\n\", ret);\n\t\treturn ret;\n\t}\n\n\tret = ivpu_boot_host_ss_axi_enable(vdev);\n\tif (ret) {\n\t\tivpu_err(vdev, \"Failed to enable AXI: %d\\n\", ret);\n\t\treturn ret;\n\t}\n\n\tret = ivpu_boot_host_ss_top_noc_enable(vdev);\n\tif (ret)\n\t\tivpu_err(vdev, \"Failed to enable TOP NOC: %d\\n\", ret);\n\n\treturn ret;\n}\n\nstatic int ivpu_hw_37xx_boot_fw(struct ivpu_device *vdev)\n{\n\tivpu_boot_no_snoop_enable(vdev);\n\tivpu_boot_tbu_mmu_enable(vdev);\n\tivpu_boot_soc_cpu_boot(vdev);\n\n\treturn 0;\n}\n\nstatic bool ivpu_hw_37xx_is_idle(struct ivpu_device *vdev)\n{\n\tu32 val;\n\n\tif (IVPU_WA(punit_disabled))\n\t\treturn true;\n\n\tval = REGB_RD32(VPU_37XX_BUTTRESS_VPU_STATUS);\n\treturn REG_TEST_FLD(VPU_37XX_BUTTRESS_VPU_STATUS, READY, val) &&\n\t       REG_TEST_FLD(VPU_37XX_BUTTRESS_VPU_STATUS, IDLE, val);\n}\n\nstatic int ivpu_hw_37xx_power_down(struct ivpu_device *vdev)\n{\n\tint ret = 0;\n\n\tif (!ivpu_hw_37xx_is_idle(vdev))\n\t\tivpu_warn(vdev, \"VPU not idle during power down\\n\");\n\n\tif (ivpu_hw_37xx_reset(vdev)) {\n\t\tivpu_err(vdev, \"Failed to reset VPU\\n\");\n\t\tret = -EIO;\n\t}\n\n\tif (ivpu_hw_37xx_d0i3_enable(vdev)) {\n\t\tivpu_err(vdev, \"Failed to enter D0I3\\n\");\n\t\tret = -EIO;\n\t}\n\n\treturn ret;\n}\n\nstatic void ivpu_hw_37xx_wdt_disable(struct ivpu_device *vdev)\n{\n\tu32 val;\n\n\t \n\tREGV_WR32(MTL_VPU_CPU_SS_TIM_SAFE, TIM_SAFE_ENABLE);\n\tREGV_WR32(MTL_VPU_CPU_SS_TIM_WATCHDOG, TIM_WATCHDOG_RESET_VALUE);\n\n\t \n\tREGV_WR32(MTL_VPU_CPU_SS_TIM_SAFE, TIM_SAFE_ENABLE);\n\tREGV_WR32(MTL_VPU_CPU_SS_TIM_WDOG_EN, 0);\n\n\t \n\tval = REGV_RD32(MTL_VPU_CPU_SS_TIM_GEN_CONFIG);\n\tval = REG_CLR_FLD(MTL_VPU_CPU_SS_TIM_GEN_CONFIG, WDOG_TO_INT_CLR, val);\n\tREGV_WR32(MTL_VPU_CPU_SS_TIM_GEN_CONFIG, val);\n}\n\nstatic u32 ivpu_hw_37xx_pll_to_freq(u32 ratio, u32 config)\n{\n\tu32 pll_clock = PLL_REF_CLK_FREQ * ratio;\n\tu32 cpu_clock;\n\n\tif ((config & 0xff) == PLL_RATIO_4_3)\n\t\tcpu_clock = pll_clock * 2 / 4;\n\telse\n\t\tcpu_clock = pll_clock * 2 / 5;\n\n\treturn cpu_clock;\n}\n\n \nstatic u32 ivpu_hw_37xx_reg_pll_freq_get(struct ivpu_device *vdev)\n{\n\tu32 pll_curr_ratio;\n\n\tpll_curr_ratio = REGB_RD32(VPU_37XX_BUTTRESS_CURRENT_PLL);\n\tpll_curr_ratio &= VPU_37XX_BUTTRESS_CURRENT_PLL_RATIO_MASK;\n\n\tif (!ivpu_is_silicon(vdev))\n\t\treturn PLL_SIMULATION_FREQ;\n\n\treturn ivpu_hw_37xx_pll_to_freq(pll_curr_ratio, vdev->hw->config);\n}\n\nstatic u32 ivpu_hw_37xx_reg_telemetry_offset_get(struct ivpu_device *vdev)\n{\n\treturn REGB_RD32(VPU_37XX_BUTTRESS_VPU_TELEMETRY_OFFSET);\n}\n\nstatic u32 ivpu_hw_37xx_reg_telemetry_size_get(struct ivpu_device *vdev)\n{\n\treturn REGB_RD32(VPU_37XX_BUTTRESS_VPU_TELEMETRY_SIZE);\n}\n\nstatic u32 ivpu_hw_37xx_reg_telemetry_enable_get(struct ivpu_device *vdev)\n{\n\treturn REGB_RD32(VPU_37XX_BUTTRESS_VPU_TELEMETRY_ENABLE);\n}\n\nstatic void ivpu_hw_37xx_reg_db_set(struct ivpu_device *vdev, u32 db_id)\n{\n\tu32 reg_stride = MTL_VPU_CPU_SS_DOORBELL_1 - MTL_VPU_CPU_SS_DOORBELL_0;\n\tu32 val = REG_FLD(MTL_VPU_CPU_SS_DOORBELL_0, SET);\n\n\tREGV_WR32I(MTL_VPU_CPU_SS_DOORBELL_0, reg_stride, db_id, val);\n}\n\nstatic u32 ivpu_hw_37xx_reg_ipc_rx_addr_get(struct ivpu_device *vdev)\n{\n\treturn REGV_RD32(VPU_37XX_HOST_SS_TIM_IPC_FIFO_ATM);\n}\n\nstatic u32 ivpu_hw_37xx_reg_ipc_rx_count_get(struct ivpu_device *vdev)\n{\n\tu32 count = REGV_RD32_SILENT(VPU_37XX_HOST_SS_TIM_IPC_FIFO_STAT);\n\n\treturn REG_GET_FLD(VPU_37XX_HOST_SS_TIM_IPC_FIFO_STAT, FILL_LEVEL, count);\n}\n\nstatic void ivpu_hw_37xx_reg_ipc_tx_set(struct ivpu_device *vdev, u32 vpu_addr)\n{\n\tREGV_WR32(MTL_VPU_CPU_SS_TIM_IPC_FIFO, vpu_addr);\n}\n\nstatic void ivpu_hw_37xx_irq_clear(struct ivpu_device *vdev)\n{\n\tREGV_WR64(VPU_37XX_HOST_SS_ICB_CLEAR_0, ICB_0_1_IRQ_MASK);\n}\n\nstatic void ivpu_hw_37xx_irq_enable(struct ivpu_device *vdev)\n{\n\tREGV_WR32(VPU_37XX_HOST_SS_FW_SOC_IRQ_EN, ITF_FIREWALL_VIOLATION_MASK);\n\tREGV_WR64(VPU_37XX_HOST_SS_ICB_ENABLE_0, ICB_0_1_IRQ_MASK);\n\tREGB_WR32(VPU_37XX_BUTTRESS_LOCAL_INT_MASK, BUTTRESS_IRQ_ENABLE_MASK);\n\tREGB_WR32(VPU_37XX_BUTTRESS_GLOBAL_INT_MASK, 0x0);\n}\n\nstatic void ivpu_hw_37xx_irq_disable(struct ivpu_device *vdev)\n{\n\tREGB_WR32(VPU_37XX_BUTTRESS_GLOBAL_INT_MASK, 0x1);\n\tREGB_WR32(VPU_37XX_BUTTRESS_LOCAL_INT_MASK, BUTTRESS_IRQ_DISABLE_MASK);\n\tREGV_WR64(VPU_37XX_HOST_SS_ICB_ENABLE_0, 0x0ull);\n\tREGV_WR32(VPU_37XX_HOST_SS_FW_SOC_IRQ_EN, 0x0);\n}\n\nstatic void ivpu_hw_37xx_irq_wdt_nce_handler(struct ivpu_device *vdev)\n{\n\tivpu_err_ratelimited(vdev, \"WDT NCE irq\\n\");\n\n\tivpu_pm_schedule_recovery(vdev);\n}\n\nstatic void ivpu_hw_37xx_irq_wdt_mss_handler(struct ivpu_device *vdev)\n{\n\tivpu_err_ratelimited(vdev, \"WDT MSS irq\\n\");\n\n\tivpu_hw_wdt_disable(vdev);\n\tivpu_pm_schedule_recovery(vdev);\n}\n\nstatic void ivpu_hw_37xx_irq_noc_firewall_handler(struct ivpu_device *vdev)\n{\n\tivpu_err_ratelimited(vdev, \"NOC Firewall irq\\n\");\n\n\tivpu_pm_schedule_recovery(vdev);\n}\n\n \nstatic u32 ivpu_hw_37xx_irqv_handler(struct ivpu_device *vdev, int irq)\n{\n\tu32 status = REGV_RD32(VPU_37XX_HOST_SS_ICB_STATUS_0) & ICB_0_IRQ_MASK;\n\n\tREGV_WR32(VPU_37XX_HOST_SS_ICB_CLEAR_0, status);\n\n\tif (REG_TEST_FLD(VPU_37XX_HOST_SS_ICB_STATUS_0, MMU_IRQ_0_INT, status))\n\t\tivpu_mmu_irq_evtq_handler(vdev);\n\n\tif (REG_TEST_FLD(VPU_37XX_HOST_SS_ICB_STATUS_0, HOST_IPC_FIFO_INT, status))\n\t\tivpu_ipc_irq_handler(vdev);\n\n\tif (REG_TEST_FLD(VPU_37XX_HOST_SS_ICB_STATUS_0, MMU_IRQ_1_INT, status))\n\t\tivpu_dbg(vdev, IRQ, \"MMU sync complete\\n\");\n\n\tif (REG_TEST_FLD(VPU_37XX_HOST_SS_ICB_STATUS_0, MMU_IRQ_2_INT, status))\n\t\tivpu_mmu_irq_gerr_handler(vdev);\n\n\tif (REG_TEST_FLD(VPU_37XX_HOST_SS_ICB_STATUS_0, CPU_INT_REDIRECT_0_INT, status))\n\t\tivpu_hw_37xx_irq_wdt_mss_handler(vdev);\n\n\tif (REG_TEST_FLD(VPU_37XX_HOST_SS_ICB_STATUS_0, CPU_INT_REDIRECT_1_INT, status))\n\t\tivpu_hw_37xx_irq_wdt_nce_handler(vdev);\n\n\tif (REG_TEST_FLD(VPU_37XX_HOST_SS_ICB_STATUS_0, NOC_FIREWALL_INT, status))\n\t\tivpu_hw_37xx_irq_noc_firewall_handler(vdev);\n\n\treturn status;\n}\n\n \nstatic u32 ivpu_hw_37xx_irqb_handler(struct ivpu_device *vdev, int irq)\n{\n\tu32 status = REGB_RD32(VPU_37XX_BUTTRESS_INTERRUPT_STAT) & BUTTRESS_IRQ_MASK;\n\tbool schedule_recovery = false;\n\n\tif (status == 0)\n\t\treturn 0;\n\n\tif (REG_TEST_FLD(VPU_37XX_BUTTRESS_INTERRUPT_STAT, FREQ_CHANGE, status))\n\t\tivpu_dbg(vdev, IRQ, \"FREQ_CHANGE irq: %08x\",\n\t\t\t REGB_RD32(VPU_37XX_BUTTRESS_CURRENT_PLL));\n\n\tif (REG_TEST_FLD(VPU_37XX_BUTTRESS_INTERRUPT_STAT, ATS_ERR, status)) {\n\t\tivpu_err(vdev, \"ATS_ERR irq 0x%016llx\", REGB_RD64(VPU_37XX_BUTTRESS_ATS_ERR_LOG_0));\n\t\tREGB_WR32(VPU_37XX_BUTTRESS_ATS_ERR_CLEAR, 0x1);\n\t\tschedule_recovery = true;\n\t}\n\n\tif (REG_TEST_FLD(VPU_37XX_BUTTRESS_INTERRUPT_STAT, UFI_ERR, status)) {\n\t\tu32 ufi_log = REGB_RD32(VPU_37XX_BUTTRESS_UFI_ERR_LOG);\n\n\t\tivpu_err(vdev, \"UFI_ERR irq (0x%08x) opcode: 0x%02lx axi_id: 0x%02lx cq_id: 0x%03lx\",\n\t\t\t ufi_log, REG_GET_FLD(VPU_37XX_BUTTRESS_UFI_ERR_LOG, OPCODE, ufi_log),\n\t\t\t REG_GET_FLD(VPU_37XX_BUTTRESS_UFI_ERR_LOG, AXI_ID, ufi_log),\n\t\t\t REG_GET_FLD(VPU_37XX_BUTTRESS_UFI_ERR_LOG, CQ_ID, ufi_log));\n\t\tREGB_WR32(VPU_37XX_BUTTRESS_UFI_ERR_CLEAR, 0x1);\n\t\tschedule_recovery = true;\n\t}\n\n\t \n\tif (IVPU_WA(interrupt_clear_with_0))\n\t\t \n\t\tREGB_WR32(VPU_37XX_BUTTRESS_INTERRUPT_STAT, 0x0);\n\telse\n\t\tREGB_WR32(VPU_37XX_BUTTRESS_INTERRUPT_STAT, status);\n\n\tif (schedule_recovery)\n\t\tivpu_pm_schedule_recovery(vdev);\n\n\treturn status;\n}\n\nstatic irqreturn_t ivpu_hw_37xx_irq_handler(int irq, void *ptr)\n{\n\tstruct ivpu_device *vdev = ptr;\n\tu32 ret_irqv, ret_irqb;\n\n\tREGB_WR32(VPU_37XX_BUTTRESS_GLOBAL_INT_MASK, 0x1);\n\n\tret_irqv = ivpu_hw_37xx_irqv_handler(vdev, irq);\n\tret_irqb = ivpu_hw_37xx_irqb_handler(vdev, irq);\n\n\t \n\tREGB_WR32(VPU_37XX_BUTTRESS_GLOBAL_INT_MASK, 0x0);\n\n\treturn IRQ_RETVAL(ret_irqb | ret_irqv);\n}\n\nstatic void ivpu_hw_37xx_diagnose_failure(struct ivpu_device *vdev)\n{\n\tu32 irqv = REGV_RD32(VPU_37XX_HOST_SS_ICB_STATUS_0) & ICB_0_IRQ_MASK;\n\tu32 irqb = REGB_RD32(VPU_37XX_BUTTRESS_INTERRUPT_STAT) & BUTTRESS_IRQ_MASK;\n\n\tif (ivpu_hw_37xx_reg_ipc_rx_count_get(vdev))\n\t\tivpu_err(vdev, \"IPC FIFO queue not empty, missed IPC IRQ\");\n\n\tif (REG_TEST_FLD(VPU_37XX_HOST_SS_ICB_STATUS_0, CPU_INT_REDIRECT_0_INT, irqv))\n\t\tivpu_err(vdev, \"WDT MSS timeout detected\\n\");\n\n\tif (REG_TEST_FLD(VPU_37XX_HOST_SS_ICB_STATUS_0, CPU_INT_REDIRECT_1_INT, irqv))\n\t\tivpu_err(vdev, \"WDT NCE timeout detected\\n\");\n\n\tif (REG_TEST_FLD(VPU_37XX_HOST_SS_ICB_STATUS_0, NOC_FIREWALL_INT, irqv))\n\t\tivpu_err(vdev, \"NOC Firewall irq detected\\n\");\n\n\tif (REG_TEST_FLD(VPU_37XX_BUTTRESS_INTERRUPT_STAT, ATS_ERR, irqb))\n\t\tivpu_err(vdev, \"ATS_ERR irq 0x%016llx\", REGB_RD64(VPU_37XX_BUTTRESS_ATS_ERR_LOG_0));\n\n\tif (REG_TEST_FLD(VPU_37XX_BUTTRESS_INTERRUPT_STAT, UFI_ERR, irqb)) {\n\t\tu32 ufi_log = REGB_RD32(VPU_37XX_BUTTRESS_UFI_ERR_LOG);\n\n\t\tivpu_err(vdev, \"UFI_ERR irq (0x%08x) opcode: 0x%02lx axi_id: 0x%02lx cq_id: 0x%03lx\",\n\t\t\t ufi_log, REG_GET_FLD(VPU_37XX_BUTTRESS_UFI_ERR_LOG, OPCODE, ufi_log),\n\t\t\t REG_GET_FLD(VPU_37XX_BUTTRESS_UFI_ERR_LOG, AXI_ID, ufi_log),\n\t\t\t REG_GET_FLD(VPU_37XX_BUTTRESS_UFI_ERR_LOG, CQ_ID, ufi_log));\n\t}\n}\n\nconst struct ivpu_hw_ops ivpu_hw_37xx_ops = {\n\t.info_init = ivpu_hw_37xx_info_init,\n\t.power_up = ivpu_hw_37xx_power_up,\n\t.is_idle = ivpu_hw_37xx_is_idle,\n\t.power_down = ivpu_hw_37xx_power_down,\n\t.reset = ivpu_hw_37xx_reset,\n\t.boot_fw = ivpu_hw_37xx_boot_fw,\n\t.wdt_disable = ivpu_hw_37xx_wdt_disable,\n\t.diagnose_failure = ivpu_hw_37xx_diagnose_failure,\n\t.reg_pll_freq_get = ivpu_hw_37xx_reg_pll_freq_get,\n\t.reg_telemetry_offset_get = ivpu_hw_37xx_reg_telemetry_offset_get,\n\t.reg_telemetry_size_get = ivpu_hw_37xx_reg_telemetry_size_get,\n\t.reg_telemetry_enable_get = ivpu_hw_37xx_reg_telemetry_enable_get,\n\t.reg_db_set = ivpu_hw_37xx_reg_db_set,\n\t.reg_ipc_rx_addr_get = ivpu_hw_37xx_reg_ipc_rx_addr_get,\n\t.reg_ipc_rx_count_get = ivpu_hw_37xx_reg_ipc_rx_count_get,\n\t.reg_ipc_tx_set = ivpu_hw_37xx_reg_ipc_tx_set,\n\t.irq_clear = ivpu_hw_37xx_irq_clear,\n\t.irq_enable = ivpu_hw_37xx_irq_enable,\n\t.irq_disable = ivpu_hw_37xx_irq_disable,\n\t.irq_handler = ivpu_hw_37xx_irq_handler,\n};\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}