module test_bench;
  reg [3:0] binary;
  wire [3:0] gray;
  
  binary_to_gray BG ( binary, gray);
  
  initial
    begin 
      binary=0;
    end
  
  initial
    begin
       binary = 4'b0000; #10;
       binary = 4'b0001; #10;
       binary = 4'b0010; #10;
       binary = 4'b0011; #10;
       binary = 4'b0100; #10;
       binary = 4'b0101; #10;
       binary = 4'b0110; #10;
       binary = 4'b0111; #10;
       binary = 4'b1000; #10;
      
    $finish;
    end
      
      initial
        begin
          $dumpfile("wave.vcd");
          $dumpvars ( 0,test_bench);
        end
    
endmodule