$date
	Sun Jul 16 23:29:53 2023
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module single_cycle_top_tb $end
$var reg 1 ! clk $end
$var reg 1 " rst $end

$scope module single_cycle_top1 $end
$var wire 1 # clk $end
$var wire 1 $ rst $end
$var wire 1 % pc_top [31] $end
$var wire 1 & pc_top [30] $end
$var wire 1 ' pc_top [29] $end
$var wire 1 ( pc_top [28] $end
$var wire 1 ) pc_top [27] $end
$var wire 1 * pc_top [26] $end
$var wire 1 + pc_top [25] $end
$var wire 1 , pc_top [24] $end
$var wire 1 - pc_top [23] $end
$var wire 1 . pc_top [22] $end
$var wire 1 / pc_top [21] $end
$var wire 1 0 pc_top [20] $end
$var wire 1 1 pc_top [19] $end
$var wire 1 2 pc_top [18] $end
$var wire 1 3 pc_top [17] $end
$var wire 1 4 pc_top [16] $end
$var wire 1 5 pc_top [15] $end
$var wire 1 6 pc_top [14] $end
$var wire 1 7 pc_top [13] $end
$var wire 1 8 pc_top [12] $end
$var wire 1 9 pc_top [11] $end
$var wire 1 : pc_top [10] $end
$var wire 1 ; pc_top [9] $end
$var wire 1 < pc_top [8] $end
$var wire 1 = pc_top [7] $end
$var wire 1 > pc_top [6] $end
$var wire 1 ? pc_top [5] $end
$var wire 1 @ pc_top [4] $end
$var wire 1 A pc_top [3] $end
$var wire 1 B pc_top [2] $end
$var wire 1 C pc_top [1] $end
$var wire 1 D pc_top [0] $end
$var wire 1 E rd_instr [31] $end
$var wire 1 F rd_instr [30] $end
$var wire 1 G rd_instr [29] $end
$var wire 1 H rd_instr [28] $end
$var wire 1 I rd_instr [27] $end
$var wire 1 J rd_instr [26] $end
$var wire 1 K rd_instr [25] $end
$var wire 1 L rd_instr [24] $end
$var wire 1 M rd_instr [23] $end
$var wire 1 N rd_instr [22] $end
$var wire 1 O rd_instr [21] $end
$var wire 1 P rd_instr [20] $end
$var wire 1 Q rd_instr [19] $end
$var wire 1 R rd_instr [18] $end
$var wire 1 S rd_instr [17] $end
$var wire 1 T rd_instr [16] $end
$var wire 1 U rd_instr [15] $end
$var wire 1 V rd_instr [14] $end
$var wire 1 W rd_instr [13] $end
$var wire 1 X rd_instr [12] $end
$var wire 1 Y rd_instr [11] $end
$var wire 1 Z rd_instr [10] $end
$var wire 1 [ rd_instr [9] $end
$var wire 1 \ rd_instr [8] $end
$var wire 1 ] rd_instr [7] $end
$var wire 1 ^ rd_instr [6] $end
$var wire 1 _ rd_instr [5] $end
$var wire 1 ` rd_instr [4] $end
$var wire 1 a rd_instr [3] $end
$var wire 1 b rd_instr [2] $end
$var wire 1 c rd_instr [1] $end
$var wire 1 d rd_instr [0] $end
$var wire 1 e rd1_top [31] $end
$var wire 1 f rd1_top [30] $end
$var wire 1 g rd1_top [29] $end
$var wire 1 h rd1_top [28] $end
$var wire 1 i rd1_top [27] $end
$var wire 1 j rd1_top [26] $end
$var wire 1 k rd1_top [25] $end
$var wire 1 l rd1_top [24] $end
$var wire 1 m rd1_top [23] $end
$var wire 1 n rd1_top [22] $end
$var wire 1 o rd1_top [21] $end
$var wire 1 p rd1_top [20] $end
$var wire 1 q rd1_top [19] $end
$var wire 1 r rd1_top [18] $end
$var wire 1 s rd1_top [17] $end
$var wire 1 t rd1_top [16] $end
$var wire 1 u rd1_top [15] $end
$var wire 1 v rd1_top [14] $end
$var wire 1 w rd1_top [13] $end
$var wire 1 x rd1_top [12] $end
$var wire 1 y rd1_top [11] $end
$var wire 1 z rd1_top [10] $end
$var wire 1 { rd1_top [9] $end
$var wire 1 | rd1_top [8] $end
$var wire 1 } rd1_top [7] $end
$var wire 1 ~ rd1_top [6] $end
$var wire 1 !! rd1_top [5] $end
$var wire 1 "! rd1_top [4] $end
$var wire 1 #! rd1_top [3] $end
$var wire 1 $! rd1_top [2] $end
$var wire 1 %! rd1_top [1] $end
$var wire 1 &! rd1_top [0] $end
$var wire 1 '! rd2_top [31] $end
$var wire 1 (! rd2_top [30] $end
$var wire 1 )! rd2_top [29] $end
$var wire 1 *! rd2_top [28] $end
$var wire 1 +! rd2_top [27] $end
$var wire 1 ,! rd2_top [26] $end
$var wire 1 -! rd2_top [25] $end
$var wire 1 .! rd2_top [24] $end
$var wire 1 /! rd2_top [23] $end
$var wire 1 0! rd2_top [22] $end
$var wire 1 1! rd2_top [21] $end
$var wire 1 2! rd2_top [20] $end
$var wire 1 3! rd2_top [19] $end
$var wire 1 4! rd2_top [18] $end
$var wire 1 5! rd2_top [17] $end
$var wire 1 6! rd2_top [16] $end
$var wire 1 7! rd2_top [15] $end
$var wire 1 8! rd2_top [14] $end
$var wire 1 9! rd2_top [13] $end
$var wire 1 :! rd2_top [12] $end
$var wire 1 ;! rd2_top [11] $end
$var wire 1 <! rd2_top [10] $end
$var wire 1 =! rd2_top [9] $end
$var wire 1 >! rd2_top [8] $end
$var wire 1 ?! rd2_top [7] $end
$var wire 1 @! rd2_top [6] $end
$var wire 1 A! rd2_top [5] $end
$var wire 1 B! rd2_top [4] $end
$var wire 1 C! rd2_top [3] $end
$var wire 1 D! rd2_top [2] $end
$var wire 1 E! rd2_top [1] $end
$var wire 1 F! rd2_top [0] $end
$var wire 1 G! imm_ext_top [31] $end
$var wire 1 H! imm_ext_top [30] $end
$var wire 1 I! imm_ext_top [29] $end
$var wire 1 J! imm_ext_top [28] $end
$var wire 1 K! imm_ext_top [27] $end
$var wire 1 L! imm_ext_top [26] $end
$var wire 1 M! imm_ext_top [25] $end
$var wire 1 N! imm_ext_top [24] $end
$var wire 1 O! imm_ext_top [23] $end
$var wire 1 P! imm_ext_top [22] $end
$var wire 1 Q! imm_ext_top [21] $end
$var wire 1 R! imm_ext_top [20] $end
$var wire 1 S! imm_ext_top [19] $end
$var wire 1 T! imm_ext_top [18] $end
$var wire 1 U! imm_ext_top [17] $end
$var wire 1 V! imm_ext_top [16] $end
$var wire 1 W! imm_ext_top [15] $end
$var wire 1 X! imm_ext_top [14] $end
$var wire 1 Y! imm_ext_top [13] $end
$var wire 1 Z! imm_ext_top [12] $end
$var wire 1 [! imm_ext_top [11] $end
$var wire 1 \! imm_ext_top [10] $end
$var wire 1 ]! imm_ext_top [9] $end
$var wire 1 ^! imm_ext_top [8] $end
$var wire 1 _! imm_ext_top [7] $end
$var wire 1 `! imm_ext_top [6] $end
$var wire 1 a! imm_ext_top [5] $end
$var wire 1 b! imm_ext_top [4] $end
$var wire 1 c! imm_ext_top [3] $end
$var wire 1 d! imm_ext_top [2] $end
$var wire 1 e! imm_ext_top [1] $end
$var wire 1 f! imm_ext_top [0] $end
$var wire 1 g! aluresult [31] $end
$var wire 1 h! aluresult [30] $end
$var wire 1 i! aluresult [29] $end
$var wire 1 j! aluresult [28] $end
$var wire 1 k! aluresult [27] $end
$var wire 1 l! aluresult [26] $end
$var wire 1 m! aluresult [25] $end
$var wire 1 n! aluresult [24] $end
$var wire 1 o! aluresult [23] $end
$var wire 1 p! aluresult [22] $end
$var wire 1 q! aluresult [21] $end
$var wire 1 r! aluresult [20] $end
$var wire 1 s! aluresult [19] $end
$var wire 1 t! aluresult [18] $end
$var wire 1 u! aluresult [17] $end
$var wire 1 v! aluresult [16] $end
$var wire 1 w! aluresult [15] $end
$var wire 1 x! aluresult [14] $end
$var wire 1 y! aluresult [13] $end
$var wire 1 z! aluresult [12] $end
$var wire 1 {! aluresult [11] $end
$var wire 1 |! aluresult [10] $end
$var wire 1 }! aluresult [9] $end
$var wire 1 ~! aluresult [8] $end
$var wire 1 !" aluresult [7] $end
$var wire 1 "" aluresult [6] $end
$var wire 1 #" aluresult [5] $end
$var wire 1 $" aluresult [4] $end
$var wire 1 %" aluresult [3] $end
$var wire 1 &" aluresult [2] $end
$var wire 1 '" aluresult [1] $end
$var wire 1 (" aluresult [0] $end
$var wire 1 )" readdata [31] $end
$var wire 1 *" readdata [30] $end
$var wire 1 +" readdata [29] $end
$var wire 1 ," readdata [28] $end
$var wire 1 -" readdata [27] $end
$var wire 1 ." readdata [26] $end
$var wire 1 /" readdata [25] $end
$var wire 1 0" readdata [24] $end
$var wire 1 1" readdata [23] $end
$var wire 1 2" readdata [22] $end
$var wire 1 3" readdata [21] $end
$var wire 1 4" readdata [20] $end
$var wire 1 5" readdata [19] $end
$var wire 1 6" readdata [18] $end
$var wire 1 7" readdata [17] $end
$var wire 1 8" readdata [16] $end
$var wire 1 9" readdata [15] $end
$var wire 1 :" readdata [14] $end
$var wire 1 ;" readdata [13] $end
$var wire 1 <" readdata [12] $end
$var wire 1 =" readdata [11] $end
$var wire 1 >" readdata [10] $end
$var wire 1 ?" readdata [9] $end
$var wire 1 @" readdata [8] $end
$var wire 1 A" readdata [7] $end
$var wire 1 B" readdata [6] $end
$var wire 1 C" readdata [5] $end
$var wire 1 D" readdata [4] $end
$var wire 1 E" readdata [3] $end
$var wire 1 F" readdata [2] $end
$var wire 1 G" readdata [1] $end
$var wire 1 H" readdata [0] $end
$var wire 1 I" pcplus4 [31] $end
$var wire 1 J" pcplus4 [30] $end
$var wire 1 K" pcplus4 [29] $end
$var wire 1 L" pcplus4 [28] $end
$var wire 1 M" pcplus4 [27] $end
$var wire 1 N" pcplus4 [26] $end
$var wire 1 O" pcplus4 [25] $end
$var wire 1 P" pcplus4 [24] $end
$var wire 1 Q" pcplus4 [23] $end
$var wire 1 R" pcplus4 [22] $end
$var wire 1 S" pcplus4 [21] $end
$var wire 1 T" pcplus4 [20] $end
$var wire 1 U" pcplus4 [19] $end
$var wire 1 V" pcplus4 [18] $end
$var wire 1 W" pcplus4 [17] $end
$var wire 1 X" pcplus4 [16] $end
$var wire 1 Y" pcplus4 [15] $end
$var wire 1 Z" pcplus4 [14] $end
$var wire 1 [" pcplus4 [13] $end
$var wire 1 \" pcplus4 [12] $end
$var wire 1 ]" pcplus4 [11] $end
$var wire 1 ^" pcplus4 [10] $end
$var wire 1 _" pcplus4 [9] $end
$var wire 1 `" pcplus4 [8] $end
$var wire 1 a" pcplus4 [7] $end
$var wire 1 b" pcplus4 [6] $end
$var wire 1 c" pcplus4 [5] $end
$var wire 1 d" pcplus4 [4] $end
$var wire 1 e" pcplus4 [3] $end
$var wire 1 f" pcplus4 [2] $end
$var wire 1 g" pcplus4 [1] $end
$var wire 1 h" pcplus4 [0] $end
$var wire 1 i" srcb [31] $end
$var wire 1 j" srcb [30] $end
$var wire 1 k" srcb [29] $end
$var wire 1 l" srcb [28] $end
$var wire 1 m" srcb [27] $end
$var wire 1 n" srcb [26] $end
$var wire 1 o" srcb [25] $end
$var wire 1 p" srcb [24] $end
$var wire 1 q" srcb [23] $end
$var wire 1 r" srcb [22] $end
$var wire 1 s" srcb [21] $end
$var wire 1 t" srcb [20] $end
$var wire 1 u" srcb [19] $end
$var wire 1 v" srcb [18] $end
$var wire 1 w" srcb [17] $end
$var wire 1 x" srcb [16] $end
$var wire 1 y" srcb [15] $end
$var wire 1 z" srcb [14] $end
$var wire 1 {" srcb [13] $end
$var wire 1 |" srcb [12] $end
$var wire 1 }" srcb [11] $end
$var wire 1 ~" srcb [10] $end
$var wire 1 !# srcb [9] $end
$var wire 1 "# srcb [8] $end
$var wire 1 ## srcb [7] $end
$var wire 1 $# srcb [6] $end
$var wire 1 %# srcb [5] $end
$var wire 1 &# srcb [4] $end
$var wire 1 '# srcb [3] $end
$var wire 1 (# srcb [2] $end
$var wire 1 )# srcb [1] $end
$var wire 1 *# srcb [0] $end
$var wire 1 +# result [31] $end
$var wire 1 ,# result [30] $end
$var wire 1 -# result [29] $end
$var wire 1 .# result [28] $end
$var wire 1 /# result [27] $end
$var wire 1 0# result [26] $end
$var wire 1 1# result [25] $end
$var wire 1 2# result [24] $end
$var wire 1 3# result [23] $end
$var wire 1 4# result [22] $end
$var wire 1 5# result [21] $end
$var wire 1 6# result [20] $end
$var wire 1 7# result [19] $end
$var wire 1 8# result [18] $end
$var wire 1 9# result [17] $end
$var wire 1 :# result [16] $end
$var wire 1 ;# result [15] $end
$var wire 1 <# result [14] $end
$var wire 1 =# result [13] $end
$var wire 1 ># result [12] $end
$var wire 1 ?# result [11] $end
$var wire 1 @# result [10] $end
$var wire 1 A# result [9] $end
$var wire 1 B# result [8] $end
$var wire 1 C# result [7] $end
$var wire 1 D# result [6] $end
$var wire 1 E# result [5] $end
$var wire 1 F# result [4] $end
$var wire 1 G# result [3] $end
$var wire 1 H# result [2] $end
$var wire 1 I# result [1] $end
$var wire 1 J# result [0] $end
$var wire 1 K# regwrite $end
$var wire 1 L# memwrite $end
$var wire 1 M# resultsrc $end
$var wire 1 N# alusrc $end
$var wire 1 O# immsrc [1] $end
$var wire 1 P# immsrc [0] $end
$var wire 1 Q# alucontrol_top [2] $end
$var wire 1 R# alucontrol_top [1] $end
$var wire 1 S# alucontrol_top [0] $end

$scope module p_c1 $end
$var wire 1 I" pc_next [31] $end
$var wire 1 J" pc_next [30] $end
$var wire 1 K" pc_next [29] $end
$var wire 1 L" pc_next [28] $end
$var wire 1 M" pc_next [27] $end
$var wire 1 N" pc_next [26] $end
$var wire 1 O" pc_next [25] $end
$var wire 1 P" pc_next [24] $end
$var wire 1 Q" pc_next [23] $end
$var wire 1 R" pc_next [22] $end
$var wire 1 S" pc_next [21] $end
$var wire 1 T" pc_next [20] $end
$var wire 1 U" pc_next [19] $end
$var wire 1 V" pc_next [18] $end
$var wire 1 W" pc_next [17] $end
$var wire 1 X" pc_next [16] $end
$var wire 1 Y" pc_next [15] $end
$var wire 1 Z" pc_next [14] $end
$var wire 1 [" pc_next [13] $end
$var wire 1 \" pc_next [12] $end
$var wire 1 ]" pc_next [11] $end
$var wire 1 ^" pc_next [10] $end
$var wire 1 _" pc_next [9] $end
$var wire 1 `" pc_next [8] $end
$var wire 1 a" pc_next [7] $end
$var wire 1 b" pc_next [6] $end
$var wire 1 c" pc_next [5] $end
$var wire 1 d" pc_next [4] $end
$var wire 1 e" pc_next [3] $end
$var wire 1 f" pc_next [2] $end
$var wire 1 g" pc_next [1] $end
$var wire 1 h" pc_next [0] $end
$var wire 1 $ rst $end
$var wire 1 # clk $end
$var reg 32 T# pc [31:0] $end
$upscope $end

$scope module pc_adder1 $end
$var wire 1 % a [31] $end
$var wire 1 & a [30] $end
$var wire 1 ' a [29] $end
$var wire 1 ( a [28] $end
$var wire 1 ) a [27] $end
$var wire 1 * a [26] $end
$var wire 1 + a [25] $end
$var wire 1 , a [24] $end
$var wire 1 - a [23] $end
$var wire 1 . a [22] $end
$var wire 1 / a [21] $end
$var wire 1 0 a [20] $end
$var wire 1 1 a [19] $end
$var wire 1 2 a [18] $end
$var wire 1 3 a [17] $end
$var wire 1 4 a [16] $end
$var wire 1 5 a [15] $end
$var wire 1 6 a [14] $end
$var wire 1 7 a [13] $end
$var wire 1 8 a [12] $end
$var wire 1 9 a [11] $end
$var wire 1 : a [10] $end
$var wire 1 ; a [9] $end
$var wire 1 < a [8] $end
$var wire 1 = a [7] $end
$var wire 1 > a [6] $end
$var wire 1 ? a [5] $end
$var wire 1 @ a [4] $end
$var wire 1 A a [3] $end
$var wire 1 B a [2] $end
$var wire 1 C a [1] $end
$var wire 1 D a [0] $end
$var wire 1 U# b [31] $end
$var wire 1 V# b [30] $end
$var wire 1 W# b [29] $end
$var wire 1 X# b [28] $end
$var wire 1 Y# b [27] $end
$var wire 1 Z# b [26] $end
$var wire 1 [# b [25] $end
$var wire 1 \# b [24] $end
$var wire 1 ]# b [23] $end
$var wire 1 ^# b [22] $end
$var wire 1 _# b [21] $end
$var wire 1 `# b [20] $end
$var wire 1 a# b [19] $end
$var wire 1 b# b [18] $end
$var wire 1 c# b [17] $end
$var wire 1 d# b [16] $end
$var wire 1 e# b [15] $end
$var wire 1 f# b [14] $end
$var wire 1 g# b [13] $end
$var wire 1 h# b [12] $end
$var wire 1 i# b [11] $end
$var wire 1 j# b [10] $end
$var wire 1 k# b [9] $end
$var wire 1 l# b [8] $end
$var wire 1 m# b [7] $end
$var wire 1 n# b [6] $end
$var wire 1 o# b [5] $end
$var wire 1 p# b [4] $end
$var wire 1 q# b [3] $end
$var wire 1 r# b [2] $end
$var wire 1 s# b [1] $end
$var wire 1 t# b [0] $end
$var wire 1 I" c [31] $end
$var wire 1 J" c [30] $end
$var wire 1 K" c [29] $end
$var wire 1 L" c [28] $end
$var wire 1 M" c [27] $end
$var wire 1 N" c [26] $end
$var wire 1 O" c [25] $end
$var wire 1 P" c [24] $end
$var wire 1 Q" c [23] $end
$var wire 1 R" c [22] $end
$var wire 1 S" c [21] $end
$var wire 1 T" c [20] $end
$var wire 1 U" c [19] $end
$var wire 1 V" c [18] $end
$var wire 1 W" c [17] $end
$var wire 1 X" c [16] $end
$var wire 1 Y" c [15] $end
$var wire 1 Z" c [14] $end
$var wire 1 [" c [13] $end
$var wire 1 \" c [12] $end
$var wire 1 ]" c [11] $end
$var wire 1 ^" c [10] $end
$var wire 1 _" c [9] $end
$var wire 1 `" c [8] $end
$var wire 1 a" c [7] $end
$var wire 1 b" c [6] $end
$var wire 1 c" c [5] $end
$var wire 1 d" c [4] $end
$var wire 1 e" c [3] $end
$var wire 1 f" c [2] $end
$var wire 1 g" c [1] $end
$var wire 1 h" c [0] $end
$upscope $end

$scope module instr_mem1 $end
$var wire 1 % a [31] $end
$var wire 1 & a [30] $end
$var wire 1 ' a [29] $end
$var wire 1 ( a [28] $end
$var wire 1 ) a [27] $end
$var wire 1 * a [26] $end
$var wire 1 + a [25] $end
$var wire 1 , a [24] $end
$var wire 1 - a [23] $end
$var wire 1 . a [22] $end
$var wire 1 / a [21] $end
$var wire 1 0 a [20] $end
$var wire 1 1 a [19] $end
$var wire 1 2 a [18] $end
$var wire 1 3 a [17] $end
$var wire 1 4 a [16] $end
$var wire 1 5 a [15] $end
$var wire 1 6 a [14] $end
$var wire 1 7 a [13] $end
$var wire 1 8 a [12] $end
$var wire 1 9 a [11] $end
$var wire 1 : a [10] $end
$var wire 1 ; a [9] $end
$var wire 1 < a [8] $end
$var wire 1 = a [7] $end
$var wire 1 > a [6] $end
$var wire 1 ? a [5] $end
$var wire 1 @ a [4] $end
$var wire 1 A a [3] $end
$var wire 1 B a [2] $end
$var wire 1 C a [1] $end
$var wire 1 D a [0] $end
$var wire 1 $ rst $end
$var wire 1 E rd [31] $end
$var wire 1 F rd [30] $end
$var wire 1 G rd [29] $end
$var wire 1 H rd [28] $end
$var wire 1 I rd [27] $end
$var wire 1 J rd [26] $end
$var wire 1 K rd [25] $end
$var wire 1 L rd [24] $end
$var wire 1 M rd [23] $end
$var wire 1 N rd [22] $end
$var wire 1 O rd [21] $end
$var wire 1 P rd [20] $end
$var wire 1 Q rd [19] $end
$var wire 1 R rd [18] $end
$var wire 1 S rd [17] $end
$var wire 1 T rd [16] $end
$var wire 1 U rd [15] $end
$var wire 1 V rd [14] $end
$var wire 1 W rd [13] $end
$var wire 1 X rd [12] $end
$var wire 1 Y rd [11] $end
$var wire 1 Z rd [10] $end
$var wire 1 [ rd [9] $end
$var wire 1 \ rd [8] $end
$var wire 1 ] rd [7] $end
$var wire 1 ^ rd [6] $end
$var wire 1 _ rd [5] $end
$var wire 1 ` rd [4] $end
$var wire 1 a rd [3] $end
$var wire 1 b rd [2] $end
$var wire 1 c rd [1] $end
$var wire 1 d rd [0] $end
$upscope $end

$scope module reg_file1 $end
$var wire 1 Q a1 [4] $end
$var wire 1 R a1 [3] $end
$var wire 1 S a1 [2] $end
$var wire 1 T a1 [1] $end
$var wire 1 U a1 [0] $end
$var wire 1 L a2 [4] $end
$var wire 1 M a2 [3] $end
$var wire 1 N a2 [2] $end
$var wire 1 O a2 [1] $end
$var wire 1 P a2 [0] $end
$var wire 1 Y a3 [4] $end
$var wire 1 Z a3 [3] $end
$var wire 1 [ a3 [2] $end
$var wire 1 \ a3 [1] $end
$var wire 1 ] a3 [0] $end
$var wire 1 +# wd3 [31] $end
$var wire 1 ,# wd3 [30] $end
$var wire 1 -# wd3 [29] $end
$var wire 1 .# wd3 [28] $end
$var wire 1 /# wd3 [27] $end
$var wire 1 0# wd3 [26] $end
$var wire 1 1# wd3 [25] $end
$var wire 1 2# wd3 [24] $end
$var wire 1 3# wd3 [23] $end
$var wire 1 4# wd3 [22] $end
$var wire 1 5# wd3 [21] $end
$var wire 1 6# wd3 [20] $end
$var wire 1 7# wd3 [19] $end
$var wire 1 8# wd3 [18] $end
$var wire 1 9# wd3 [17] $end
$var wire 1 :# wd3 [16] $end
$var wire 1 ;# wd3 [15] $end
$var wire 1 <# wd3 [14] $end
$var wire 1 =# wd3 [13] $end
$var wire 1 ># wd3 [12] $end
$var wire 1 ?# wd3 [11] $end
$var wire 1 @# wd3 [10] $end
$var wire 1 A# wd3 [9] $end
$var wire 1 B# wd3 [8] $end
$var wire 1 C# wd3 [7] $end
$var wire 1 D# wd3 [6] $end
$var wire 1 E# wd3 [5] $end
$var wire 1 F# wd3 [4] $end
$var wire 1 G# wd3 [3] $end
$var wire 1 H# wd3 [2] $end
$var wire 1 I# wd3 [1] $end
$var wire 1 J# wd3 [0] $end
$var wire 1 K# we3 $end
$var wire 1 # clk $end
$var wire 1 $ rst $end
$var wire 1 e rd1 [31] $end
$var wire 1 f rd1 [30] $end
$var wire 1 g rd1 [29] $end
$var wire 1 h rd1 [28] $end
$var wire 1 i rd1 [27] $end
$var wire 1 j rd1 [26] $end
$var wire 1 k rd1 [25] $end
$var wire 1 l rd1 [24] $end
$var wire 1 m rd1 [23] $end
$var wire 1 n rd1 [22] $end
$var wire 1 o rd1 [21] $end
$var wire 1 p rd1 [20] $end
$var wire 1 q rd1 [19] $end
$var wire 1 r rd1 [18] $end
$var wire 1 s rd1 [17] $end
$var wire 1 t rd1 [16] $end
$var wire 1 u rd1 [15] $end
$var wire 1 v rd1 [14] $end
$var wire 1 w rd1 [13] $end
$var wire 1 x rd1 [12] $end
$var wire 1 y rd1 [11] $end
$var wire 1 z rd1 [10] $end
$var wire 1 { rd1 [9] $end
$var wire 1 | rd1 [8] $end
$var wire 1 } rd1 [7] $end
$var wire 1 ~ rd1 [6] $end
$var wire 1 !! rd1 [5] $end
$var wire 1 "! rd1 [4] $end
$var wire 1 #! rd1 [3] $end
$var wire 1 $! rd1 [2] $end
$var wire 1 %! rd1 [1] $end
$var wire 1 &! rd1 [0] $end
$var wire 1 '! rd2 [31] $end
$var wire 1 (! rd2 [30] $end
$var wire 1 )! rd2 [29] $end
$var wire 1 *! rd2 [28] $end
$var wire 1 +! rd2 [27] $end
$var wire 1 ,! rd2 [26] $end
$var wire 1 -! rd2 [25] $end
$var wire 1 .! rd2 [24] $end
$var wire 1 /! rd2 [23] $end
$var wire 1 0! rd2 [22] $end
$var wire 1 1! rd2 [21] $end
$var wire 1 2! rd2 [20] $end
$var wire 1 3! rd2 [19] $end
$var wire 1 4! rd2 [18] $end
$var wire 1 5! rd2 [17] $end
$var wire 1 6! rd2 [16] $end
$var wire 1 7! rd2 [15] $end
$var wire 1 8! rd2 [14] $end
$var wire 1 9! rd2 [13] $end
$var wire 1 :! rd2 [12] $end
$var wire 1 ;! rd2 [11] $end
$var wire 1 <! rd2 [10] $end
$var wire 1 =! rd2 [9] $end
$var wire 1 >! rd2 [8] $end
$var wire 1 ?! rd2 [7] $end
$var wire 1 @! rd2 [6] $end
$var wire 1 A! rd2 [5] $end
$var wire 1 B! rd2 [4] $end
$var wire 1 C! rd2 [3] $end
$var wire 1 D! rd2 [2] $end
$var wire 1 E! rd2 [1] $end
$var wire 1 F! rd2 [0] $end
$upscope $end

$scope module sign_extend1 $end
$var wire 1 E in [31] $end
$var wire 1 F in [30] $end
$var wire 1 G in [29] $end
$var wire 1 H in [28] $end
$var wire 1 I in [27] $end
$var wire 1 J in [26] $end
$var wire 1 K in [25] $end
$var wire 1 L in [24] $end
$var wire 1 M in [23] $end
$var wire 1 N in [22] $end
$var wire 1 O in [21] $end
$var wire 1 P in [20] $end
$var wire 1 Q in [19] $end
$var wire 1 R in [18] $end
$var wire 1 S in [17] $end
$var wire 1 T in [16] $end
$var wire 1 U in [15] $end
$var wire 1 V in [14] $end
$var wire 1 W in [13] $end
$var wire 1 X in [12] $end
$var wire 1 Y in [11] $end
$var wire 1 Z in [10] $end
$var wire 1 [ in [9] $end
$var wire 1 \ in [8] $end
$var wire 1 ] in [7] $end
$var wire 1 ^ in [6] $end
$var wire 1 _ in [5] $end
$var wire 1 ` in [4] $end
$var wire 1 a in [3] $end
$var wire 1 b in [2] $end
$var wire 1 c in [1] $end
$var wire 1 d in [0] $end
$var wire 1 P# immsrc $end
$var wire 1 G! imm_ext [31] $end
$var wire 1 H! imm_ext [30] $end
$var wire 1 I! imm_ext [29] $end
$var wire 1 J! imm_ext [28] $end
$var wire 1 K! imm_ext [27] $end
$var wire 1 L! imm_ext [26] $end
$var wire 1 M! imm_ext [25] $end
$var wire 1 N! imm_ext [24] $end
$var wire 1 O! imm_ext [23] $end
$var wire 1 P! imm_ext [22] $end
$var wire 1 Q! imm_ext [21] $end
$var wire 1 R! imm_ext [20] $end
$var wire 1 S! imm_ext [19] $end
$var wire 1 T! imm_ext [18] $end
$var wire 1 U! imm_ext [17] $end
$var wire 1 V! imm_ext [16] $end
$var wire 1 W! imm_ext [15] $end
$var wire 1 X! imm_ext [14] $end
$var wire 1 Y! imm_ext [13] $end
$var wire 1 Z! imm_ext [12] $end
$var wire 1 [! imm_ext [11] $end
$var wire 1 \! imm_ext [10] $end
$var wire 1 ]! imm_ext [9] $end
$var wire 1 ^! imm_ext [8] $end
$var wire 1 _! imm_ext [7] $end
$var wire 1 `! imm_ext [6] $end
$var wire 1 a! imm_ext [5] $end
$var wire 1 b! imm_ext [4] $end
$var wire 1 c! imm_ext [3] $end
$var wire 1 d! imm_ext [2] $end
$var wire 1 e! imm_ext [1] $end
$var wire 1 f! imm_ext [0] $end
$upscope $end

$scope module mux_register_to_alu $end
$var wire 1 '! a [31] $end
$var wire 1 (! a [30] $end
$var wire 1 )! a [29] $end
$var wire 1 *! a [28] $end
$var wire 1 +! a [27] $end
$var wire 1 ,! a [26] $end
$var wire 1 -! a [25] $end
$var wire 1 .! a [24] $end
$var wire 1 /! a [23] $end
$var wire 1 0! a [22] $end
$var wire 1 1! a [21] $end
$var wire 1 2! a [20] $end
$var wire 1 3! a [19] $end
$var wire 1 4! a [18] $end
$var wire 1 5! a [17] $end
$var wire 1 6! a [16] $end
$var wire 1 7! a [15] $end
$var wire 1 8! a [14] $end
$var wire 1 9! a [13] $end
$var wire 1 :! a [12] $end
$var wire 1 ;! a [11] $end
$var wire 1 <! a [10] $end
$var wire 1 =! a [9] $end
$var wire 1 >! a [8] $end
$var wire 1 ?! a [7] $end
$var wire 1 @! a [6] $end
$var wire 1 A! a [5] $end
$var wire 1 B! a [4] $end
$var wire 1 C! a [3] $end
$var wire 1 D! a [2] $end
$var wire 1 E! a [1] $end
$var wire 1 F! a [0] $end
$var wire 1 G! b [31] $end
$var wire 1 H! b [30] $end
$var wire 1 I! b [29] $end
$var wire 1 J! b [28] $end
$var wire 1 K! b [27] $end
$var wire 1 L! b [26] $end
$var wire 1 M! b [25] $end
$var wire 1 N! b [24] $end
$var wire 1 O! b [23] $end
$var wire 1 P! b [22] $end
$var wire 1 Q! b [21] $end
$var wire 1 R! b [20] $end
$var wire 1 S! b [19] $end
$var wire 1 T! b [18] $end
$var wire 1 U! b [17] $end
$var wire 1 V! b [16] $end
$var wire 1 W! b [15] $end
$var wire 1 X! b [14] $end
$var wire 1 Y! b [13] $end
$var wire 1 Z! b [12] $end
$var wire 1 [! b [11] $end
$var wire 1 \! b [10] $end
$var wire 1 ]! b [9] $end
$var wire 1 ^! b [8] $end
$var wire 1 _! b [7] $end
$var wire 1 `! b [6] $end
$var wire 1 a! b [5] $end
$var wire 1 b! b [4] $end
$var wire 1 c! b [3] $end
$var wire 1 d! b [2] $end
$var wire 1 e! b [1] $end
$var wire 1 f! b [0] $end
$var wire 1 N# s $end
$var wire 1 i" c [31] $end
$var wire 1 j" c [30] $end
$var wire 1 k" c [29] $end
$var wire 1 l" c [28] $end
$var wire 1 m" c [27] $end
$var wire 1 n" c [26] $end
$var wire 1 o" c [25] $end
$var wire 1 p" c [24] $end
$var wire 1 q" c [23] $end
$var wire 1 r" c [22] $end
$var wire 1 s" c [21] $end
$var wire 1 t" c [20] $end
$var wire 1 u" c [19] $end
$var wire 1 v" c [18] $end
$var wire 1 w" c [17] $end
$var wire 1 x" c [16] $end
$var wire 1 y" c [15] $end
$var wire 1 z" c [14] $end
$var wire 1 {" c [13] $end
$var wire 1 |" c [12] $end
$var wire 1 }" c [11] $end
$var wire 1 ~" c [10] $end
$var wire 1 !# c [9] $end
$var wire 1 "# c [8] $end
$var wire 1 ## c [7] $end
$var wire 1 $# c [6] $end
$var wire 1 %# c [5] $end
$var wire 1 &# c [4] $end
$var wire 1 '# c [3] $end
$var wire 1 (# c [2] $end
$var wire 1 )# c [1] $end
$var wire 1 *# c [0] $end
$upscope $end

$scope module alu1 $end
$var wire 1 e a [31] $end
$var wire 1 f a [30] $end
$var wire 1 g a [29] $end
$var wire 1 h a [28] $end
$var wire 1 i a [27] $end
$var wire 1 j a [26] $end
$var wire 1 k a [25] $end
$var wire 1 l a [24] $end
$var wire 1 m a [23] $end
$var wire 1 n a [22] $end
$var wire 1 o a [21] $end
$var wire 1 p a [20] $end
$var wire 1 q a [19] $end
$var wire 1 r a [18] $end
$var wire 1 s a [17] $end
$var wire 1 t a [16] $end
$var wire 1 u a [15] $end
$var wire 1 v a [14] $end
$var wire 1 w a [13] $end
$var wire 1 x a [12] $end
$var wire 1 y a [11] $end
$var wire 1 z a [10] $end
$var wire 1 { a [9] $end
$var wire 1 | a [8] $end
$var wire 1 } a [7] $end
$var wire 1 ~ a [6] $end
$var wire 1 !! a [5] $end
$var wire 1 "! a [4] $end
$var wire 1 #! a [3] $end
$var wire 1 $! a [2] $end
$var wire 1 %! a [1] $end
$var wire 1 &! a [0] $end
$var wire 1 i" b [31] $end
$var wire 1 j" b [30] $end
$var wire 1 k" b [29] $end
$var wire 1 l" b [28] $end
$var wire 1 m" b [27] $end
$var wire 1 n" b [26] $end
$var wire 1 o" b [25] $end
$var wire 1 p" b [24] $end
$var wire 1 q" b [23] $end
$var wire 1 r" b [22] $end
$var wire 1 s" b [21] $end
$var wire 1 t" b [20] $end
$var wire 1 u" b [19] $end
$var wire 1 v" b [18] $end
$var wire 1 w" b [17] $end
$var wire 1 x" b [16] $end
$var wire 1 y" b [15] $end
$var wire 1 z" b [14] $end
$var wire 1 {" b [13] $end
$var wire 1 |" b [12] $end
$var wire 1 }" b [11] $end
$var wire 1 ~" b [10] $end
$var wire 1 !# b [9] $end
$var wire 1 "# b [8] $end
$var wire 1 ## b [7] $end
$var wire 1 $# b [6] $end
$var wire 1 %# b [5] $end
$var wire 1 &# b [4] $end
$var wire 1 '# b [3] $end
$var wire 1 (# b [2] $end
$var wire 1 )# b [1] $end
$var wire 1 *# b [0] $end
$var wire 1 Q# alucontrol [2] $end
$var wire 1 R# alucontrol [1] $end
$var wire 1 S# alucontrol [0] $end
$var wire 1 g! result [31] $end
$var wire 1 h! result [30] $end
$var wire 1 i! result [29] $end
$var wire 1 j! result [28] $end
$var wire 1 k! result [27] $end
$var wire 1 l! result [26] $end
$var wire 1 m! result [25] $end
$var wire 1 n! result [24] $end
$var wire 1 o! result [23] $end
$var wire 1 p! result [22] $end
$var wire 1 q! result [21] $end
$var wire 1 r! result [20] $end
$var wire 1 s! result [19] $end
$var wire 1 t! result [18] $end
$var wire 1 u! result [17] $end
$var wire 1 v! result [16] $end
$var wire 1 w! result [15] $end
$var wire 1 x! result [14] $end
$var wire 1 y! result [13] $end
$var wire 1 z! result [12] $end
$var wire 1 {! result [11] $end
$var wire 1 |! result [10] $end
$var wire 1 }! result [9] $end
$var wire 1 ~! result [8] $end
$var wire 1 !" result [7] $end
$var wire 1 "" result [6] $end
$var wire 1 #" result [5] $end
$var wire 1 $" result [4] $end
$var wire 1 %" result [3] $end
$var wire 1 &" result [2] $end
$var wire 1 '" result [1] $end
$var wire 1 (" result [0] $end
$var wire 1 u# z $end
$var wire 1 v# n $end
$var wire 1 w# v $end
$var wire 1 x# c $end
$var wire 1 y# a_and_b [31] $end
$var wire 1 z# a_and_b [30] $end
$var wire 1 {# a_and_b [29] $end
$var wire 1 |# a_and_b [28] $end
$var wire 1 }# a_and_b [27] $end
$var wire 1 ~# a_and_b [26] $end
$var wire 1 !$ a_and_b [25] $end
$var wire 1 "$ a_and_b [24] $end
$var wire 1 #$ a_and_b [23] $end
$var wire 1 $$ a_and_b [22] $end
$var wire 1 %$ a_and_b [21] $end
$var wire 1 &$ a_and_b [20] $end
$var wire 1 '$ a_and_b [19] $end
$var wire 1 ($ a_and_b [18] $end
$var wire 1 )$ a_and_b [17] $end
$var wire 1 *$ a_and_b [16] $end
$var wire 1 +$ a_and_b [15] $end
$var wire 1 ,$ a_and_b [14] $end
$var wire 1 -$ a_and_b [13] $end
$var wire 1 .$ a_and_b [12] $end
$var wire 1 /$ a_and_b [11] $end
$var wire 1 0$ a_and_b [10] $end
$var wire 1 1$ a_and_b [9] $end
$var wire 1 2$ a_and_b [8] $end
$var wire 1 3$ a_and_b [7] $end
$var wire 1 4$ a_and_b [6] $end
$var wire 1 5$ a_and_b [5] $end
$var wire 1 6$ a_and_b [4] $end
$var wire 1 7$ a_and_b [3] $end
$var wire 1 8$ a_and_b [2] $end
$var wire 1 9$ a_and_b [1] $end
$var wire 1 :$ a_and_b [0] $end
$var wire 1 ;$ a_or_b [31] $end
$var wire 1 <$ a_or_b [30] $end
$var wire 1 =$ a_or_b [29] $end
$var wire 1 >$ a_or_b [28] $end
$var wire 1 ?$ a_or_b [27] $end
$var wire 1 @$ a_or_b [26] $end
$var wire 1 A$ a_or_b [25] $end
$var wire 1 B$ a_or_b [24] $end
$var wire 1 C$ a_or_b [23] $end
$var wire 1 D$ a_or_b [22] $end
$var wire 1 E$ a_or_b [21] $end
$var wire 1 F$ a_or_b [20] $end
$var wire 1 G$ a_or_b [19] $end
$var wire 1 H$ a_or_b [18] $end
$var wire 1 I$ a_or_b [17] $end
$var wire 1 J$ a_or_b [16] $end
$var wire 1 K$ a_or_b [15] $end
$var wire 1 L$ a_or_b [14] $end
$var wire 1 M$ a_or_b [13] $end
$var wire 1 N$ a_or_b [12] $end
$var wire 1 O$ a_or_b [11] $end
$var wire 1 P$ a_or_b [10] $end
$var wire 1 Q$ a_or_b [9] $end
$var wire 1 R$ a_or_b [8] $end
$var wire 1 S$ a_or_b [7] $end
$var wire 1 T$ a_or_b [6] $end
$var wire 1 U$ a_or_b [5] $end
$var wire 1 V$ a_or_b [4] $end
$var wire 1 W$ a_or_b [3] $end
$var wire 1 X$ a_or_b [2] $end
$var wire 1 Y$ a_or_b [1] $end
$var wire 1 Z$ a_or_b [0] $end
$var wire 1 [$ not_b [31] $end
$var wire 1 \$ not_b [30] $end
$var wire 1 ]$ not_b [29] $end
$var wire 1 ^$ not_b [28] $end
$var wire 1 _$ not_b [27] $end
$var wire 1 `$ not_b [26] $end
$var wire 1 a$ not_b [25] $end
$var wire 1 b$ not_b [24] $end
$var wire 1 c$ not_b [23] $end
$var wire 1 d$ not_b [22] $end
$var wire 1 e$ not_b [21] $end
$var wire 1 f$ not_b [20] $end
$var wire 1 g$ not_b [19] $end
$var wire 1 h$ not_b [18] $end
$var wire 1 i$ not_b [17] $end
$var wire 1 j$ not_b [16] $end
$var wire 1 k$ not_b [15] $end
$var wire 1 l$ not_b [14] $end
$var wire 1 m$ not_b [13] $end
$var wire 1 n$ not_b [12] $end
$var wire 1 o$ not_b [11] $end
$var wire 1 p$ not_b [10] $end
$var wire 1 q$ not_b [9] $end
$var wire 1 r$ not_b [8] $end
$var wire 1 s$ not_b [7] $end
$var wire 1 t$ not_b [6] $end
$var wire 1 u$ not_b [5] $end
$var wire 1 v$ not_b [4] $end
$var wire 1 w$ not_b [3] $end
$var wire 1 x$ not_b [2] $end
$var wire 1 y$ not_b [1] $end
$var wire 1 z$ not_b [0] $end
$var wire 1 {$ mux_1 [31] $end
$var wire 1 |$ mux_1 [30] $end
$var wire 1 }$ mux_1 [29] $end
$var wire 1 ~$ mux_1 [28] $end
$var wire 1 !% mux_1 [27] $end
$var wire 1 "% mux_1 [26] $end
$var wire 1 #% mux_1 [25] $end
$var wire 1 $% mux_1 [24] $end
$var wire 1 %% mux_1 [23] $end
$var wire 1 &% mux_1 [22] $end
$var wire 1 '% mux_1 [21] $end
$var wire 1 (% mux_1 [20] $end
$var wire 1 )% mux_1 [19] $end
$var wire 1 *% mux_1 [18] $end
$var wire 1 +% mux_1 [17] $end
$var wire 1 ,% mux_1 [16] $end
$var wire 1 -% mux_1 [15] $end
$var wire 1 .% mux_1 [14] $end
$var wire 1 /% mux_1 [13] $end
$var wire 1 0% mux_1 [12] $end
$var wire 1 1% mux_1 [11] $end
$var wire 1 2% mux_1 [10] $end
$var wire 1 3% mux_1 [9] $end
$var wire 1 4% mux_1 [8] $end
$var wire 1 5% mux_1 [7] $end
$var wire 1 6% mux_1 [6] $end
$var wire 1 7% mux_1 [5] $end
$var wire 1 8% mux_1 [4] $end
$var wire 1 9% mux_1 [3] $end
$var wire 1 :% mux_1 [2] $end
$var wire 1 ;% mux_1 [1] $end
$var wire 1 <% mux_1 [0] $end
$var wire 1 =% sum [31] $end
$var wire 1 >% sum [30] $end
$var wire 1 ?% sum [29] $end
$var wire 1 @% sum [28] $end
$var wire 1 A% sum [27] $end
$var wire 1 B% sum [26] $end
$var wire 1 C% sum [25] $end
$var wire 1 D% sum [24] $end
$var wire 1 E% sum [23] $end
$var wire 1 F% sum [22] $end
$var wire 1 G% sum [21] $end
$var wire 1 H% sum [20] $end
$var wire 1 I% sum [19] $end
$var wire 1 J% sum [18] $end
$var wire 1 K% sum [17] $end
$var wire 1 L% sum [16] $end
$var wire 1 M% sum [15] $end
$var wire 1 N% sum [14] $end
$var wire 1 O% sum [13] $end
$var wire 1 P% sum [12] $end
$var wire 1 Q% sum [11] $end
$var wire 1 R% sum [10] $end
$var wire 1 S% sum [9] $end
$var wire 1 T% sum [8] $end
$var wire 1 U% sum [7] $end
$var wire 1 V% sum [6] $end
$var wire 1 W% sum [5] $end
$var wire 1 X% sum [4] $end
$var wire 1 Y% sum [3] $end
$var wire 1 Z% sum [2] $end
$var wire 1 [% sum [1] $end
$var wire 1 \% sum [0] $end
$var wire 1 ]% mux_2 [31] $end
$var wire 1 ^% mux_2 [30] $end
$var wire 1 _% mux_2 [29] $end
$var wire 1 `% mux_2 [28] $end
$var wire 1 a% mux_2 [27] $end
$var wire 1 b% mux_2 [26] $end
$var wire 1 c% mux_2 [25] $end
$var wire 1 d% mux_2 [24] $end
$var wire 1 e% mux_2 [23] $end
$var wire 1 f% mux_2 [22] $end
$var wire 1 g% mux_2 [21] $end
$var wire 1 h% mux_2 [20] $end
$var wire 1 i% mux_2 [19] $end
$var wire 1 j% mux_2 [18] $end
$var wire 1 k% mux_2 [17] $end
$var wire 1 l% mux_2 [16] $end
$var wire 1 m% mux_2 [15] $end
$var wire 1 n% mux_2 [14] $end
$var wire 1 o% mux_2 [13] $end
$var wire 1 p% mux_2 [12] $end
$var wire 1 q% mux_2 [11] $end
$var wire 1 r% mux_2 [10] $end
$var wire 1 s% mux_2 [9] $end
$var wire 1 t% mux_2 [8] $end
$var wire 1 u% mux_2 [7] $end
$var wire 1 v% mux_2 [6] $end
$var wire 1 w% mux_2 [5] $end
$var wire 1 x% mux_2 [4] $end
$var wire 1 y% mux_2 [3] $end
$var wire 1 z% mux_2 [2] $end
$var wire 1 {% mux_2 [1] $end
$var wire 1 |% mux_2 [0] $end
$var wire 1 }% slt [31] $end
$var wire 1 ~% slt [30] $end
$var wire 1 !& slt [29] $end
$var wire 1 "& slt [28] $end
$var wire 1 #& slt [27] $end
$var wire 1 $& slt [26] $end
$var wire 1 %& slt [25] $end
$var wire 1 && slt [24] $end
$var wire 1 '& slt [23] $end
$var wire 1 (& slt [22] $end
$var wire 1 )& slt [21] $end
$var wire 1 *& slt [20] $end
$var wire 1 +& slt [19] $end
$var wire 1 ,& slt [18] $end
$var wire 1 -& slt [17] $end
$var wire 1 .& slt [16] $end
$var wire 1 /& slt [15] $end
$var wire 1 0& slt [14] $end
$var wire 1 1& slt [13] $end
$var wire 1 2& slt [12] $end
$var wire 1 3& slt [11] $end
$var wire 1 4& slt [10] $end
$var wire 1 5& slt [9] $end
$var wire 1 6& slt [8] $end
$var wire 1 7& slt [7] $end
$var wire 1 8& slt [6] $end
$var wire 1 9& slt [5] $end
$var wire 1 :& slt [4] $end
$var wire 1 ;& slt [3] $end
$var wire 1 <& slt [2] $end
$var wire 1 =& slt [1] $end
$var wire 1 >& slt [0] $end
$var wire 1 ?& cout $end
$upscope $end

$scope module control_unit_top1 $end
$var wire 1 ^ op [6] $end
$var wire 1 _ op [5] $end
$var wire 1 ` op [4] $end
$var wire 1 a op [3] $end
$var wire 1 b op [2] $end
$var wire 1 c op [1] $end
$var wire 1 d op [0] $end
$var wire 1 @& funct7 [6] $end
$var wire 1 A& funct7 [5] $end
$var wire 1 B& funct7 [4] $end
$var wire 1 C& funct7 [3] $end
$var wire 1 D& funct7 [2] $end
$var wire 1 E& funct7 [1] $end
$var wire 1 F& funct7 [0] $end
$var wire 1 V funct3 [2] $end
$var wire 1 W funct3 [1] $end
$var wire 1 X funct3 [0] $end
$var wire 1 K# regwrite $end
$var wire 1 N# alusrc $end
$var wire 1 L# memwrite $end
$var wire 1 M# resultsrc $end
$var wire 1 G& branch $end
$var wire 1 O# immsrc [1] $end
$var wire 1 P# immsrc [0] $end
$var wire 1 Q# alucontrol [2] $end
$var wire 1 R# alucontrol [1] $end
$var wire 1 S# alucontrol [0] $end
$var wire 1 H& aluOp [1] $end
$var wire 1 I& aluOp [0] $end
$var wire 1 J& aluop $end

$scope module main_decoder1 $end
$var wire 1 ^ op [6] $end
$var wire 1 _ op [5] $end
$var wire 1 ` op [4] $end
$var wire 1 a op [3] $end
$var wire 1 b op [2] $end
$var wire 1 c op [1] $end
$var wire 1 d op [0] $end
$var wire 1 K# regwrite $end
$var wire 1 L# memwrite $end
$var wire 1 M# resultsrc $end
$var wire 1 N# alusrc $end
$var wire 1 G& branch $end
$var wire 1 O# immsrc [1] $end
$var wire 1 P# immsrc [0] $end
$var wire 1 K& aluop [1] $end
$var wire 1 J& aluop [0] $end
$upscope $end

$scope module alu_decoder1 $end
$var wire 1 ^ op [6] $end
$var wire 1 _ op [5] $end
$var wire 1 ` op [4] $end
$var wire 1 a op [3] $end
$var wire 1 b op [2] $end
$var wire 1 c op [1] $end
$var wire 1 d op [0] $end
$var wire 1 @& funct7 [6] $end
$var wire 1 A& funct7 [5] $end
$var wire 1 B& funct7 [4] $end
$var wire 1 C& funct7 [3] $end
$var wire 1 D& funct7 [2] $end
$var wire 1 E& funct7 [1] $end
$var wire 1 F& funct7 [0] $end
$var wire 1 V funct3 [2] $end
$var wire 1 W funct3 [1] $end
$var wire 1 X funct3 [0] $end
$var wire 1 L& aluop [1] $end
$var wire 1 J& aluop [0] $end
$var wire 1 Q# alucontrol [2] $end
$var wire 1 R# alucontrol [1] $end
$var wire 1 S# alucontrol [0] $end
$var wire 1 M& concatenation [1] $end
$var wire 1 N& concatenation [0] $end
$upscope $end
$upscope $end

$scope module data_memory1 $end
$var wire 1 # clk $end
$var wire 1 $ rst $end
$var wire 1 L# we $end
$var wire 1 g! a [31] $end
$var wire 1 h! a [30] $end
$var wire 1 i! a [29] $end
$var wire 1 j! a [28] $end
$var wire 1 k! a [27] $end
$var wire 1 l! a [26] $end
$var wire 1 m! a [25] $end
$var wire 1 n! a [24] $end
$var wire 1 o! a [23] $end
$var wire 1 p! a [22] $end
$var wire 1 q! a [21] $end
$var wire 1 r! a [20] $end
$var wire 1 s! a [19] $end
$var wire 1 t! a [18] $end
$var wire 1 u! a [17] $end
$var wire 1 v! a [16] $end
$var wire 1 w! a [15] $end
$var wire 1 x! a [14] $end
$var wire 1 y! a [13] $end
$var wire 1 z! a [12] $end
$var wire 1 {! a [11] $end
$var wire 1 |! a [10] $end
$var wire 1 }! a [9] $end
$var wire 1 ~! a [8] $end
$var wire 1 !" a [7] $end
$var wire 1 "" a [6] $end
$var wire 1 #" a [5] $end
$var wire 1 $" a [4] $end
$var wire 1 %" a [3] $end
$var wire 1 &" a [2] $end
$var wire 1 '" a [1] $end
$var wire 1 (" a [0] $end
$var wire 1 '! wd [31] $end
$var wire 1 (! wd [30] $end
$var wire 1 )! wd [29] $end
$var wire 1 *! wd [28] $end
$var wire 1 +! wd [27] $end
$var wire 1 ,! wd [26] $end
$var wire 1 -! wd [25] $end
$var wire 1 .! wd [24] $end
$var wire 1 /! wd [23] $end
$var wire 1 0! wd [22] $end
$var wire 1 1! wd [21] $end
$var wire 1 2! wd [20] $end
$var wire 1 3! wd [19] $end
$var wire 1 4! wd [18] $end
$var wire 1 5! wd [17] $end
$var wire 1 6! wd [16] $end
$var wire 1 7! wd [15] $end
$var wire 1 8! wd [14] $end
$var wire 1 9! wd [13] $end
$var wire 1 :! wd [12] $end
$var wire 1 ;! wd [11] $end
$var wire 1 <! wd [10] $end
$var wire 1 =! wd [9] $end
$var wire 1 >! wd [8] $end
$var wire 1 ?! wd [7] $end
$var wire 1 @! wd [6] $end
$var wire 1 A! wd [5] $end
$var wire 1 B! wd [4] $end
$var wire 1 C! wd [3] $end
$var wire 1 D! wd [2] $end
$var wire 1 E! wd [1] $end
$var wire 1 F! wd [0] $end
$var wire 1 )" rd [31] $end
$var wire 1 *" rd [30] $end
$var wire 1 +" rd [29] $end
$var wire 1 ," rd [28] $end
$var wire 1 -" rd [27] $end
$var wire 1 ." rd [26] $end
$var wire 1 /" rd [25] $end
$var wire 1 0" rd [24] $end
$var wire 1 1" rd [23] $end
$var wire 1 2" rd [22] $end
$var wire 1 3" rd [21] $end
$var wire 1 4" rd [20] $end
$var wire 1 5" rd [19] $end
$var wire 1 6" rd [18] $end
$var wire 1 7" rd [17] $end
$var wire 1 8" rd [16] $end
$var wire 1 9" rd [15] $end
$var wire 1 :" rd [14] $end
$var wire 1 ;" rd [13] $end
$var wire 1 <" rd [12] $end
$var wire 1 =" rd [11] $end
$var wire 1 >" rd [10] $end
$var wire 1 ?" rd [9] $end
$var wire 1 @" rd [8] $end
$var wire 1 A" rd [7] $end
$var wire 1 B" rd [6] $end
$var wire 1 C" rd [5] $end
$var wire 1 D" rd [4] $end
$var wire 1 E" rd [3] $end
$var wire 1 F" rd [2] $end
$var wire 1 G" rd [1] $end
$var wire 1 H" rd [0] $end
$upscope $end

$scope module mux_datamem_to_register $end
$var wire 1 g! a [31] $end
$var wire 1 h! a [30] $end
$var wire 1 i! a [29] $end
$var wire 1 j! a [28] $end
$var wire 1 k! a [27] $end
$var wire 1 l! a [26] $end
$var wire 1 m! a [25] $end
$var wire 1 n! a [24] $end
$var wire 1 o! a [23] $end
$var wire 1 p! a [22] $end
$var wire 1 q! a [21] $end
$var wire 1 r! a [20] $end
$var wire 1 s! a [19] $end
$var wire 1 t! a [18] $end
$var wire 1 u! a [17] $end
$var wire 1 v! a [16] $end
$var wire 1 w! a [15] $end
$var wire 1 x! a [14] $end
$var wire 1 y! a [13] $end
$var wire 1 z! a [12] $end
$var wire 1 {! a [11] $end
$var wire 1 |! a [10] $end
$var wire 1 }! a [9] $end
$var wire 1 ~! a [8] $end
$var wire 1 !" a [7] $end
$var wire 1 "" a [6] $end
$var wire 1 #" a [5] $end
$var wire 1 $" a [4] $end
$var wire 1 %" a [3] $end
$var wire 1 &" a [2] $end
$var wire 1 '" a [1] $end
$var wire 1 (" a [0] $end
$var wire 1 )" b [31] $end
$var wire 1 *" b [30] $end
$var wire 1 +" b [29] $end
$var wire 1 ," b [28] $end
$var wire 1 -" b [27] $end
$var wire 1 ." b [26] $end
$var wire 1 /" b [25] $end
$var wire 1 0" b [24] $end
$var wire 1 1" b [23] $end
$var wire 1 2" b [22] $end
$var wire 1 3" b [21] $end
$var wire 1 4" b [20] $end
$var wire 1 5" b [19] $end
$var wire 1 6" b [18] $end
$var wire 1 7" b [17] $end
$var wire 1 8" b [16] $end
$var wire 1 9" b [15] $end
$var wire 1 :" b [14] $end
$var wire 1 ;" b [13] $end
$var wire 1 <" b [12] $end
$var wire 1 =" b [11] $end
$var wire 1 >" b [10] $end
$var wire 1 ?" b [9] $end
$var wire 1 @" b [8] $end
$var wire 1 A" b [7] $end
$var wire 1 B" b [6] $end
$var wire 1 C" b [5] $end
$var wire 1 D" b [4] $end
$var wire 1 E" b [3] $end
$var wire 1 F" b [2] $end
$var wire 1 G" b [1] $end
$var wire 1 H" b [0] $end
$var wire 1 M# s $end
$var wire 1 +# c [31] $end
$var wire 1 ,# c [30] $end
$var wire 1 -# c [29] $end
$var wire 1 .# c [28] $end
$var wire 1 /# c [27] $end
$var wire 1 0# c [26] $end
$var wire 1 1# c [25] $end
$var wire 1 2# c [24] $end
$var wire 1 3# c [23] $end
$var wire 1 4# c [22] $end
$var wire 1 5# c [21] $end
$var wire 1 6# c [20] $end
$var wire 1 7# c [19] $end
$var wire 1 8# c [18] $end
$var wire 1 9# c [17] $end
$var wire 1 :# c [16] $end
$var wire 1 ;# c [15] $end
$var wire 1 <# c [14] $end
$var wire 1 =# c [13] $end
$var wire 1 ># c [12] $end
$var wire 1 ?# c [11] $end
$var wire 1 @# c [10] $end
$var wire 1 A# c [9] $end
$var wire 1 B# c [8] $end
$var wire 1 C# c [7] $end
$var wire 1 D# c [6] $end
$var wire 1 E# c [5] $end
$var wire 1 F# c [4] $end
$var wire 1 G# c [3] $end
$var wire 1 H# c [2] $end
$var wire 1 I# c [1] $end
$var wire 1 J# c [0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
bx T#
xD
xC
xB
xA
x@
x?
x>
x=
x<
x;
x:
x9
x8
x7
x6
x5
x4
x3
x2
x1
x0
x/
x.
x-
x,
x+
x*
x)
x(
x'
x&
x%
0d
0c
0b
0a
0`
0_
0^
0]
0\
0[
0Z
0Y
0X
0W
0V
0U
0T
0S
0R
0Q
0P
0O
0N
0M
0L
0K
0J
0I
0H
0G
0F
0E
0&!
0%!
0$!
0#!
0"!
0!!
0~
0}
0|
0{
0z
0y
0x
0w
0v
0u
0t
0s
0r
0q
0p
0o
0n
0m
0l
0k
0j
0i
0h
0g
0f
0e
0F!
0E!
0D!
0C!
0B!
0A!
0@!
0?!
0>!
0=!
0<!
0;!
0:!
09!
08!
07!
06!
05!
04!
03!
02!
01!
00!
0/!
0.!
0-!
0,!
0+!
0*!
0)!
0(!
0'!
0f!
0e!
0d!
0c!
0b!
0a!
0`!
0_!
0^!
0]!
0\!
0[!
0Z!
0Y!
0X!
0W!
0V!
0U!
0T!
0S!
0R!
0Q!
0P!
0O!
0N!
0M!
0L!
0K!
0J!
0I!
0H!
0G!
0("
0'"
0&"
0%"
0$"
0#"
0""
0!"
0~!
0}!
0|!
0{!
0z!
0y!
0x!
0w!
0v!
0u!
0t!
0s!
0r!
0q!
0p!
0o!
0n!
0m!
0l!
0k!
0j!
0i!
0h!
0g!
0H"
0G"
0F"
0E"
0D"
0C"
0B"
0A"
0@"
0?"
0>"
0="
0<"
0;"
0:"
09"
08"
07"
06"
05"
04"
03"
02"
01"
00"
0/"
0."
0-"
0,"
0+"
0*"
0)"
xh"
xg"
xf"
xe"
xd"
xc"
xb"
xa"
x`"
x_"
x^"
x]"
x\"
x["
xZ"
xY"
xX"
xW"
xV"
xU"
xT"
xS"
xR"
xQ"
xP"
xO"
xN"
xM"
xL"
xK"
xJ"
xI"
0*#
0)#
0(#
0'#
0&#
0%#
0$#
0##
0"#
0!#
0~"
0}"
0|"
0{"
0z"
0y"
0x"
0w"
0v"
0u"
0t"
0s"
0r"
0q"
0p"
0o"
0n"
0m"
0l"
0k"
0j"
0i"
0J#
0I#
0H#
0G#
0F#
0E#
0D#
0C#
0B#
0A#
0@#
0?#
0>#
0=#
0<#
0;#
0:#
09#
08#
07#
06#
05#
04#
03#
02#
01#
00#
0/#
0.#
0-#
0,#
0+#
0K#
0L#
0M#
0N#
0P#
0O#
0S#
0R#
0Q#
0:$
09$
08$
07$
06$
05$
04$
03$
02$
01$
00$
0/$
0.$
0-$
0,$
0+$
0*$
0)$
0($
0'$
0&$
0%$
0$$
0#$
0"$
0!$
0~#
0}#
0|#
0{#
0z#
0y#
0Z$
0Y$
0X$
0W$
0V$
0U$
0T$
0S$
0R$
0Q$
0P$
0O$
0N$
0M$
0L$
0K$
0J$
0I$
0H$
0G$
0F$
0E$
0D$
0C$
0B$
0A$
0@$
0?$
0>$
0=$
0<$
0;$
1z$
1y$
1x$
1w$
1v$
1u$
1t$
1s$
1r$
1q$
1p$
1o$
1n$
1m$
1l$
1k$
1j$
1i$
1h$
1g$
1f$
1e$
1d$
1c$
1b$
1a$
1`$
1_$
1^$
1]$
1\$
1[$
0<%
0;%
0:%
09%
08%
07%
06%
05%
04%
03%
02%
01%
00%
0/%
0.%
0-%
0,%
0+%
0*%
0)%
0(%
0'%
0&%
0%%
0$%
0#%
0"%
0!%
0~$
0}$
0|$
0{$
0\%
0[%
0Z%
0Y%
0X%
0W%
0V%
0U%
0T%
0S%
0R%
0Q%
0P%
0O%
0N%
0M%
0L%
0K%
0J%
0I%
0H%
0G%
0F%
0E%
0D%
0C%
0B%
0A%
0@%
0?%
0>%
0=%
0|%
0{%
0z%
0y%
0x%
0w%
0v%
0u%
0t%
0s%
0r%
0q%
0p%
0o%
0n%
0m%
0l%
0k%
0j%
0i%
0h%
0g%
0f%
0e%
0d%
0c%
0b%
0a%
0`%
0_%
0^%
0]%
0>&
0=&
0<&
0;&
0:&
09&
08&
07&
06&
05&
04&
03&
02&
01&
00&
0/&
0.&
0-&
0,&
0+&
0*&
0)&
0(&
0'&
0&&
0%&
0$&
0#&
0"&
0!&
0~%
0}%
0?&
zI&
zH&
0J&
zN&
0M&
0$
0#
0t#
0s#
1r#
0q#
0p#
0o#
0n#
0m#
0l#
0k#
0j#
0i#
0h#
0g#
0f#
0e#
0d#
0c#
0b#
0a#
0`#
0_#
0^#
0]#
0\#
0[#
0Z#
0Y#
0X#
0W#
0V#
0U#
1u#
0v#
0w#
0x#
0G&
zF&
zE&
zD&
zC&
zB&
zA&
z@&
0K&
zL&
$end
#50
1!
1#
b0 T#
0D
0C
0B
0A
0@
0?
0>
0=
0<
0;
0:
09
08
07
06
05
04
03
02
01
00
0/
0.
0-
0,
0+
0*
0)
0(
0'
0&
0%
0h"
0g"
1f"
0e"
0d"
0c"
0b"
0a"
0`"
0_"
0^"
0]"
0\"
0["
0Z"
0Y"
0X"
0W"
0V"
0U"
0T"
0S"
0R"
0Q"
0P"
0O"
0N"
0M"
0L"
0K"
0J"
0I"
#100
0!
0#
#150
1"
1!
1$
xd
xc
xb
xa
x`
x_
x^
x]
x\
x[
xZ
xY
xX
xW
xV
xU
xT
xS
xR
xQ
xP
xO
xN
xM
xL
xK
xJ
xI
xH
xG
xF
xE
x&!
x%!
x$!
x#!
x"!
x!!
x~
x}
x|
x{
xz
xy
xx
xw
xv
xu
xt
xs
xr
xq
xp
xo
xn
xm
xl
xk
xj
xi
xh
xg
xf
xe
xF!
xE!
xD!
xC!
xB!
xA!
x@!
x?!
x>!
x=!
x<!
x;!
x:!
x9!
x8!
x7!
x6!
x5!
x4!
x3!
x2!
x1!
x0!
x/!
x.!
x-!
x,!
x+!
x*!
x)!
x(!
x'!
xH"
xG"
xF"
xE"
xD"
xC"
xB"
xA"
x@"
x?"
x>"
x="
x<"
x;"
x:"
x9"
x8"
x7"
x6"
x5"
x4"
x3"
x2"
x1"
x0"
x/"
x."
x-"
x,"
x+"
x*"
x)"
xw#
xG&
xN#
xM#
xL#
xK#
x*#
x)#
x(#
x'#
x&#
x%#
x$#
x##
x"#
x!#
x~"
x}"
x|"
x{"
xz"
xy"
xx"
xw"
xv"
xu"
xt"
xs"
xr"
xq"
xp"
xo"
xn"
xm"
xl"
xk"
xj"
xi"
xZ$
xY$
xX$
xW$
xV$
xU$
xT$
xS$
xR$
xQ$
xP$
xO$
xN$
xM$
xL$
xK$
xJ$
xI$
xH$
xG$
xF$
xE$
xD$
xC$
xB$
xA$
x@$
x?$
x>$
x=$
x<$
x;$
x\%
x[%
xZ%
xY%
xX%
xW%
xV%
xU%
xT%
xS%
xR%
xQ%
xP%
xO%
xN%
xM%
xL%
xK%
xJ%
xI%
xH%
xG%
xF%
xE%
xD%
xC%
xB%
xA%
x@%
x?%
x>%
x=%
x?&
xS#
xR#
xQ#
xf!
xe!
xd!
xc!
xb!
xa!
x`!
x_!
x^!
x]!
x\!
x[!
xZ!
xY!
xX!
xW!
xV!
xU!
xT!
xS!
xR!
xQ!
xP!
xO!
xN!
xM!
xL!
xK!
xJ!
xI!
xH!
xG!
xM&
xP#
xO#
xJ&
xK&
xx#
x>&
x|%
x{%
xz%
xy%
xx%
xw%
xv%
xu%
xt%
xs%
xr%
xq%
xp%
xo%
xn%
xm%
xl%
xk%
xj%
xi%
xh%
xg%
xf%
xe%
xd%
xc%
xb%
xa%
x`%
x_%
x^%
x]%
x:$
x9$
x8$
x7$
x6$
x5$
x4$
x3$
x2$
x1$
x0$
x/$
x.$
x-$
x,$
x+$
x*$
x)$
x($
x'$
x&$
x%$
x$$
x#$
x"$
x!$
x~#
x}#
x|#
x{#
xz#
xy#
xz$
xy$
xx$
xw$
xv$
xu$
xt$
xs$
xr$
xq$
xp$
xo$
xn$
xm$
xl$
xk$
xj$
xi$
xh$
xg$
xf$
xe$
xd$
xc$
xb$
xa$
x`$
x_$
x^$
x]$
x\$
x[$
x<%
x;%
x:%
x9%
x8%
x7%
x6%
x5%
x4%
x3%
x2%
x1%
x0%
x/%
x.%
x-%
x,%
x+%
x*%
x)%
x(%
x'%
x&%
x%%
x$%
x#%
x"%
x!%
x~$
x}$
x|$
x{$
xJ#
xI#
xH#
xG#
xF#
xE#
xD#
xC#
xB#
xA#
x@#
x?#
x>#
x=#
x<#
x;#
x:#
x9#
x8#
x7#
x6#
x5#
x4#
x3#
x2#
x1#
x0#
x/#
x.#
x-#
x,#
x+#
x("
x'"
x&"
x%"
x$"
x#"
x""
x!"
x~!
x}!
x|!
x{!
xz!
xy!
xx!
xw!
xv!
xu!
xt!
xs!
xr!
xq!
xp!
xo!
xn!
xm!
xl!
xk!
xj!
xi!
xh!
xg!
xv#
xu#
1#
b100 T#
1B
0f"
1e"
#200
0!
0#
#250
1!
1#
b1000 T#
0B
1A
1f"
#300
0!
0#
#350
1!
1#
b1100 T#
1B
0f"
0e"
1d"
#400
0!
0#
#450
1!
1#
b10000 T#
0B
0A
1@
1f"
#500
0!
0#
#550
1!
1#
b10100 T#
1B
0f"
1e"
