{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1549552840060 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1549552840071 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 07 10:20:39 2019 " "Processing started: Thu Feb 07 10:20:39 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1549552840071 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549552840071 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab2part1 -c lab2part1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab2part1 -c lab2part1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549552840071 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1549552841350 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1549552841350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "num_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file num_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 num_decoder " "Found entity 1: num_decoder" {  } { { "num_decoder.v" "" { Text "D:/3TB4/Lab2_hank/lab_actual/part1/num_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549552878555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549552878555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "clock_divider.v" "" { Text "D:/3TB4/Lab2_hank/lab_actual/part1/clock_divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549552878560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549552878560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin2bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file bin2bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 bin2BCD " "Found entity 1: bin2BCD" {  } { { "bin2BCD.v" "" { Text "D:/3TB4/Lab2_hank/lab_actual/part1/bin2BCD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549552878566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549552878566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "random.v 1 1 " "Found 1 design units, including 1 entities, in source file random.v" { { "Info" "ISGN_ENTITY_NAME" "1 random " "Found entity 1: random" {  } { { "random.v" "" { Text "D:/3TB4/Lab2_hank/lab_actual/part1/random.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549552878571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549552878571 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BCD bcd lab2part1.v(9) " "Verilog HDL Declaration information at lab2part1.v(9): object \"BCD\" differs only in case from object \"bcd\" in the same scope" {  } { { "lab2part1.v" "" { Text "D:/3TB4/Lab2_hank/lab_actual/part1/lab2part1.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1549552878577 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX0 hex0 lab2part1.v(4) " "Verilog HDL Declaration information at lab2part1.v(4): object \"HEX0\" differs only in case from object \"hex0\" in the same scope" {  } { { "lab2part1.v" "" { Text "D:/3TB4/Lab2_hank/lab_actual/part1/lab2part1.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1549552878578 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX1 hex1 lab2part1.v(4) " "Verilog HDL Declaration information at lab2part1.v(4): object \"HEX1\" differs only in case from object \"hex1\" in the same scope" {  } { { "lab2part1.v" "" { Text "D:/3TB4/Lab2_hank/lab_actual/part1/lab2part1.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1549552878578 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX2 hex2 lab2part1.v(4) " "Verilog HDL Declaration information at lab2part1.v(4): object \"HEX2\" differs only in case from object \"hex2\" in the same scope" {  } { { "lab2part1.v" "" { Text "D:/3TB4/Lab2_hank/lab_actual/part1/lab2part1.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1549552878578 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX3 hex3 lab2part1.v(4) " "Verilog HDL Declaration information at lab2part1.v(4): object \"HEX3\" differs only in case from object \"hex3\" in the same scope" {  } { { "lab2part1.v" "" { Text "D:/3TB4/Lab2_hank/lab_actual/part1/lab2part1.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1549552878579 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX4 hex4 lab2part1.v(4) " "Verilog HDL Declaration information at lab2part1.v(4): object \"HEX4\" differs only in case from object \"hex4\" in the same scope" {  } { { "lab2part1.v" "" { Text "D:/3TB4/Lab2_hank/lab_actual/part1/lab2part1.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1549552878579 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX5 hex5 lab2part1.v(5) " "Verilog HDL Declaration information at lab2part1.v(5): object \"HEX5\" differs only in case from object \"hex5\" in the same scope" {  } { { "lab2part1.v" "" { Text "D:/3TB4/Lab2_hank/lab_actual/part1/lab2part1.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1549552878579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab2part1.v 1 1 " "Found 1 design units, including 1 entities, in source file lab2part1.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab2part1 " "Found entity 1: lab2part1" {  } { { "lab2part1.v" "" { Text "D:/3TB4/Lab2_hank/lab_actual/part1/lab2part1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549552878581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549552878581 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab2part1 " "Elaborating entity \"lab2part1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1549552878699 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "disp_val lab2part1.v(7) " "Verilog HDL or VHDL warning at lab2part1.v(7): object \"disp_val\" assigned a value but never read" {  } { { "lab2part1.v" "" { Text "D:/3TB4/Lab2_hank/lab_actual/part1/lab2part1.v" 7 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1549552878709 "|lab2part1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider clock_divider:msec " "Elaborating entity \"clock_divider\" for hierarchy \"clock_divider:msec\"" {  } { { "lab2part1.v" "msec" { Text "D:/3TB4/Lab2_hank/lab_actual/part1/lab2part1.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549552878714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random random:RNG " "Elaborating entity \"random\" for hierarchy \"random:RNG\"" {  } { { "lab2part1.v" "RNG" { Text "D:/3TB4/Lab2_hank/lab_actual/part1/lab2part1.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549552878722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin2BCD bin2BCD:bcd " "Elaborating entity \"bin2BCD\" for hierarchy \"bin2BCD:bcd\"" {  } { { "lab2part1.v" "bcd" { Text "D:/3TB4/Lab2_hank/lab_actual/part1/lab2part1.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549552878820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "num_decoder num_decoder:hex0 " "Elaborating entity \"num_decoder\" for hierarchy \"num_decoder:hex0\"" {  } { { "lab2part1.v" "hex0" { Text "D:/3TB4/Lab2_hank/lab_actual/part1/lab2part1.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549552878827 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1549552880129 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "lab2part1.v" "" { Text "D:/3TB4/Lab2_hank/lab_actual/part1/lab2part1.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1549552882567 "|lab2part1|HEX5[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1549552882567 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1549552882702 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "120 " "120 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1549552884062 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/3TB4/Lab2_hank/lab_actual/part1/output_files/lab2part1.map.smsg " "Generated suppressed messages file D:/3TB4/Lab2_hank/lab_actual/part1/output_files/lab2part1.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549552884149 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1549552884790 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549552884790 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "213 " "Implemented 213 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1549552885080 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1549552885080 ""} { "Info" "ICUT_CUT_TM_LCELLS" "169 " "Implemented 169 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1549552885080 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1549552885080 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4854 " "Peak virtual memory: 4854 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1549552885224 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 07 10:21:25 2019 " "Processing ended: Thu Feb 07 10:21:25 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1549552885224 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:46 " "Elapsed time: 00:00:46" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1549552885224 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:52 " "Total CPU time (on all processors): 00:00:52" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1549552885224 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1549552885224 ""}
