[{"_id":7683978,"articleNumber":"7683978","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"Properties of water treed and non-treed XLPE cable insulation","publisher":"IEEE","htmlAbstractLink":"/document/7683978/","displayDocTitle":"Properties of water treed and non-treed XLPE cable insulation","xploreDocumentType":"Conference Publication","isConference":true,"articleId":"7683978","openAccessFlag":"F","title":"Properties of water treed and non-treed XLPE cable insulation","contentTypeDisplay":"Conferences","mlTime":"PT0.009904S","lastupdate":"2021-10-11","contentType":"conferences","definitions":"false","publicationNumber":"7683954"},{"_id":7684062,"references":[{"order":"1","text":"T. Calin, M. Nicolaidis and R. Velazco, \"Upset hardened memory design for submicron cmos technology\", <em>IEEE Transactions on Nuclear Science</em>, vol. 43, no. 6, pp. 2874-2878, Dec 1996.","title":"Upset hardened memory design for submicron cmos technology","context":[{"sec":"sec1","text":" The first and most common cell is the DICE cell proposed in [1].","part":"1"},{"sec":"sec1","text":" The design in [1] consists of eight cross-coupled PMOS and NMOS transistors connected in series which forms four nodes.","part":"1"},{"sec":"sec4","text":" For the analysis, we compare to the following SEU tolerant latches: DICE [1], FERST [3] and HIPER [2].","part":"1"}],"links":{"documentLink":"/document/556880","pdfSize":"642KB"},"refType":"biblio","id":"ref1"},{"order":"2","text":"M. Omana, D. Rossi and C. Metra, \"High-performance robust latches\", <em>IEEE Transactions on Computers</em>, vol. 59, no. 11, pp. 1455-1465, Nov 2010.","title":"High-performance robust latches","context":[{"sec":"sec1","text":" Due to the relatively high delay and power consumption of the DICE latch, there have been many other SEU tolerant latch designs proposed that provide reliability using blocking Muller C-elements, redundancy or delay in the feedback path [2]\u2013[8].","part":"1"},{"sec":"sec4","text":" For the analysis, we compare to the following SEU tolerant latches: DICE [1], FERST [3] and HIPER [2].","part":"1"}],"links":{"documentLink":"/document/5396333","pdfSize":"2200KB"},"refType":"biblio","id":"ref2"},{"order":"3","text":"M. Fazeli, S. G. Miremadi, A. Ejlali and A. Patooghy, \"Low energy single event upset/single event transient-tolerant latch for deep submi-cron technologies\", <em>IET Computers Digital Techniques</em>, vol. 3, no. 3, pp. 289-303, May 2009.","title":"Low energy single event upset/single event transient-tolerant latch for deep submi-cron technologies","context":[{"sec":"sec1","text":" Due to the relatively high delay and power consumption of the DICE latch, there have been many other SEU tolerant latch designs proposed that provide reliability using blocking Muller C-elements, redundancy or delay in the feedback path [2]\u2013[3][8].","part":"1"},{"sec":"sec4","text":" For the analysis, we compare to the following SEU tolerant latches: DICE [1], FERST [3] and HIPER [2].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1049/iet-cdt.2008.0099","pdfSize":"355KB"},"refType":"biblio","id":"ref3"},{"order":"4","text":"P. Hazucha, T. Karnik, S. Walstra, B. Bloechel, J. Tschanz, J. Maiz, et al., \"Measurements and analysis of ser tolerant latch in a 90 nm dual-vt emos process\", <em>Custom Integrated Circuits Conference 2003. Proceedings of the IEEE 2003</em>, pp. 617-620, Sept 2003.","title":"Measurements and analysis of ser tolerant latch in a 90 nm dual-vt emos process","context":[{"sec":"sec1","text":" Due to the relatively high delay and power consumption of the DICE latch, there have been many other SEU tolerant latch designs proposed that provide reliability using blocking Muller C-elements, redundancy or delay in the feedback path [2]\u2013[4][8].","part":"1"}],"links":{"documentLink":"/document/1249472","pdfSize":"281KB"},"refType":"biblio","id":"ref4"},{"order":"5","text":"R. Rajaei, M. Tabandeh and M. Fazeli, \"Single event multiple upset (semu) tolerant latch designs in presence of process and temperature variations\", <em>Journal of Circuits Systems and Computers</em>, vol. 24, no. 01, pp. 1550007, 2015.","title":"Single event multiple upset (semu) tolerant latch designs in presence of process and temperature variations","context":[{"sec":"sec1","text":" Due to the relatively high delay and power consumption of the DICE latch, there have been many other SEU tolerant latch designs proposed that provide reliability using blocking Muller C-elements, redundancy or delay in the feedback path [2]\u2013[5][8].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1142/S0218126615500073"},"refType":"biblio","id":"ref5"},{"order":"6","text":"S. Lin, H. Yang and R. Luo, \"High speed soft-error-tolerant latch and flip-flop design for multiple vdd circuit\", <em>IEEE Computer Society Annual Symposium on VLSI (ISVLSI '07)</em>, pp. 273-278, March 2007.","title":"High speed soft-error-tolerant latch and flip-flop design for multiple vdd circuit","context":[{"sec":"sec1","text":" Due to the relatively high delay and power consumption of the DICE latch, there have been many other SEU tolerant latch designs proposed that provide reliability using blocking Muller C-elements, redundancy or delay in the feedback path [2]\u2013[6][8].","part":"1"}],"links":{"pdfSize":"316KB"},"refType":"biblio","id":"ref6"},{"order":"7","text":"M. Zhang, S. Mitra, T. M. Mak, N. Seifert, N. J. Wang, Q. Shi, et al., \"Sequential element design with built-in soft error resilience\", <em>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</em>, vol. 14, no. 12, pp. 1368-1378, Dec 2006.","title":"Sequential element design with built-in soft error resilience","context":[{"sec":"sec1","text":" Due to the relatively high delay and power consumption of the DICE latch, there have been many other SEU tolerant latch designs proposed that provide reliability using blocking Muller C-elements, redundancy or delay in the feedback path [2]\u2013[7][8].","part":"1"}],"links":{"documentLink":"/document/4052356","pdfSize":"1267KB"},"refType":"biblio","id":"ref7"},{"order":"8","text":"M. Nicolaidis, R. Perez and D. Alexandrescu, \"Low-cost highly-robust hardened cells using blocking feedback transistors\", <em>26th IEEE VLSI Test Symposium (vts 2008)</em>, pp. 371-376, April 2008.","title":"Low-cost highly-robust hardened cells using blocking feedback transistors","context":[{"sec":"sec1","text":" Due to the relatively high delay and power consumption of the DICE latch, there have been many other SEU tolerant latch designs proposed that provide reliability using blocking Muller C-elements, redundancy or delay in the feedback path [2]\u2013[8].","part":"1"}],"links":{"documentLink":"/document/4511753","pdfSize":"291KB"},"refType":"biblio","id":"ref8"},{"order":"9","text":"K. Katsarou and Y. Tsiatouhas, \"Soft error interception latch: double node charge sharing seu tolerant design\", <em>Electronics Letters</em>, vol. 51, no. 4, pp. 330-332, 2015.","title":"Soft error interception latch: double node charge sharing seu tolerant design","context":[{"sec":"sec2","text":" The first proposed design found in [9], referred to as the DNCS latch, consists of two DICE cells connected to an output Muller C-element.","part":"1"},{"sec":"sec2","text":" The authors in [10] propose an enhanced design compared to [9].","part":"1"},{"sec":"sec4","text":" Additionally, we also compare to the following DNU tolerant designs: DNCS [9], Interception [10], HSMUF [11] and DONUT [13].","part":"1"},{"sec":"sec4","text":" To compare the area overhead, we adopt the unit size transistor (UST) metric as in [9] which represents the number of unit sized (minimum width is W=40nm in this case) transistors required for the design.","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1049/el.2014.4374","pdfSize":"206KB"},"refType":"biblio","id":"ref9"},{"order":"10","text":"K. Katsarou and Y. Tsiatouhas, \"Soft error immune latch under seu related double-node charge collection\", <em>2015 IEEE 21st International On-Line Testing Symposium (IOLTS)</em>, pp. 46-49, July 2015.","title":"Soft error immune latch under seu related double-node charge collection","context":[{"sec":"sec2","text":" The authors in [10] propose an enhanced design compared to [9].","part":"1"},{"sec":"sec4","text":" Additionally, we also compare to the following DNU tolerant designs: DNCS [9], Interception [10], HSMUF [11] and DONUT [13].","part":"1"}],"links":{"pdfSize":"524KB"},"refType":"biblio","id":"ref10"},{"order":"11","text":"A. Yan, H. Liang, Z. Huang and C. Jiang, \"High-performance low-cost and highly reliable radiation hardened latch design\", <em>Electronics Letters</em>, vol. 52, no. 2, pp. 139-141, 2016.","title":"High-performance, low-cost, and highly reliable radiation hardened latch design","context":[{"sec":"sec2","text":"More recently, a highly area and power efficient design has been proposed in [11] and is referred to as the HSMUF latch.","part":"1"},{"sec":"sec2","text":"HSMUF latch [11] with a weak keeper on the output.","part":"1"},{"sec":"sec4","text":" Additionally, we also compare to the following DNU tolerant designs: DNCS [9], Interception [10], HSMUF [11] and DONUT [13].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1049/el.2015.3020","pdfSize":"217KB"},"refType":"biblio","id":"ref11"},{"order":"12","text":"D. R. Blum and J. G. Delgado-Frias, \"Schemes for eliminating transient-width clock overhead from set-tolerant memory-based systems\", <em>IEEE Transactions on Nuclear Science</em>, vol. 53, no. 3, pp. 1564-1573, June 2006.","title":"Schemes for eliminating transient-width clock overhead from set-tolerant memory-based systems","context":[{"sec":"sec2","text":" The HSMUF uses the TP-DICE [12] structure which consists of 6 cross-coupled elements.","part":"1"}],"links":{"documentLink":"/document/1645072","pdfSize":"294KB"},"refType":"biblio","id":"ref12"},{"order":"13","text":"N. Eftaxiopoulos, N. Axelos and K. Pekmestzi, \"Donut: A double node upset tolerant latch\", <em>2015 IEEE Computer Society Annual Symposium on VLSI</em>, pp. 509-514, July 2015.","title":"Donut: A double node upset tolerant latch","context":[{"sec":"sec2","text":"To the author's knowledge, the existing most efficient DNU robust design capable of recovering all nodes after a DNU is the DONUT latch [13] in Fig 2.","part":"1"},{"sec":"sec2","text":"\n\n\n\nFig. 2:\nDONUT latch as proposed in [13].","part":"1"},{"sec":"sec2","text":"DONUT latch as proposed in [13].","part":"1"},{"sec":"sec4","text":" Additionally, we also compare to the following DNU tolerant designs: DNCS [9], Interception [10], HSMUF [11] and DONUT [13].","part":"1"}],"links":{"documentLink":"/document/7309622","pdfSize":"246KB"},"refType":"biblio","id":"ref13"},{"order":"14","text":"W. Zhao and Y. Cao, \"Predictive technology model for nano-cmos design exploration\", <em>J. Emerg. Technol. Comput. Syst.</em>, vol. 3, no. 1, Apr. 2007.","title":"Predictive technology model for nano-cmos design exploration","context":[{"sec":"sec4","text":"The proposed HRDNUT latch has been implement using the 1.05V 32nm PTM library [14] and simulated in HSPICE.","part":"1"}],"links":{},"refType":"biblio","id":"ref14"},{"order":"15","text":"J. F. Ziegler, \"Terrestrial cosmic rays\", <em>IBM Journal of Research and Development</em>, vol. 40, no. 1, pp. 19-39, Jan 1996.","title":"Terrestrial cosmic rays","context":[{"sec":"sec4","text":" The injection current was calculated using the equation found in [15].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1147/rd.401.0019","pdfSize":"2113KB"},"refType":"biblio","id":"ref15"}],"articleNumber":"7684062","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"A Highly Robust Double Node Upset Tolerant latch","publisher":"IEEE","htmlAbstractLink":"/document/7684062/","displayDocTitle":"A Highly Robust Double Node Upset Tolerant latch","isConference":true,"htmlLink":"/document/7684062/","isStaticHtml":true,"xploreDocumentType":"Conference Publication","isDynamicHtml":true,"articleId":"7684062","openAccessFlag":"F","title":"A Highly Robust Double Node Upset Tolerant latch","contentTypeDisplay":"Conferences","mlTime":"PT0.361949S","lastupdate":"2021-10-19","contentType":"conferences","definitions":"false","publicationNumber":"7590261"},{"_id":7684063,"references":[{"order":"1","text":"J. Han and M. Orshansky, \"Approximate Computing: An Emerging Paradigm for Energy-efficient Design\", <em>Proc. 18th IEEE European Test Symposium (ETS'13)</em>, pp. 1-6, May 2013.","title":"Approximate Computing: An Emerging Paradigm for Energy-efficient Design","context":[{"sec":"sec1","text":"Approximate computing constitutes an emerging paradigm that exploits the inherent error resilience of applications to trade-off computational precision in exchange for reduced runtime or energy demands [1], [2].","part":"1"},{"sec":"sec3","text":"The approximate computing paradigm [1], [2] has been applied to all layers of the computing stack including circuits, architectures and programming models.","part":"1"}],"links":{"pdfSize":"1690KB"},"refType":"biblio","id":"ref1"},{"order":"2","text":"S. Venkataramani et al., \"Approximate Computing and the Quest for Computing Efficiency\", <em>Proc. 51st ACM/EDAC/IEEE Design Automation Conference (DAC' 15)</em>, pp. 1-6, Jun. 2015.","title":"Approximate Computing and the Quest for Computing Efficiency","context":[{"sec":"sec1","text":"Approximate computing constitutes an emerging paradigm that exploits the inherent error resilience of applications to trade-off computational precision in exchange for reduced runtime or energy demands [1], [2].","part":"1"},{"sec":"sec3","text":"The approximate computing paradigm [1], [2] has been applied to all layers of the computing stack including circuits, architectures and programming models.","part":"1"}],"links":{},"refType":"biblio","id":"ref2"},{"order":"3","text":"T. Moreau et al., \"SNNAP: Approximate Computing on Programmable SoCs via Neural Acceleration\", <em>Proc. IEEE Intl. Symp. on High Performance Computer Architecture (HPCA)</em>, pp. 603-614, Feb. 2015.","title":"SNNAP: Approximate Computing on Programmable SoCs via Neural Acceleration","context":[{"sec":"sec1","text":" The resilience to such approximation errors allows the use of energy-efficient approximate hardware or software-based approximation techniques [3].","part":"1"},{"sec":"sec3","text":" On the software level, the approximate nature of neural networks is exploited to mimic certain algorithms [3].","part":"1"}],"links":{"documentLink":"/document/7056066","pdfSize":"244KB"},"refType":"biblio","id":"ref3"},{"order":"4","text":"V. Chippa et al., \"Analysis and Characterization of Inherent Application Resilience for Approximate Computing\", <em>Proc. 50th ACM/EDAC/IEEE Design Automation Conference (DAC'13)</em>, pp. 1-9, May 2013.","title":"Analysis and Characterization of Inherent Application Resilience for Approximate Computing","context":[{"sec":"sec1","text":" Different portions in applications typically exhibit different sensitivities to approximation errors [4].","part":"1"}],"links":{"pdfSize":"872KB"},"refType":"biblio","id":"ref4"},{"order":"5","text":"Q. Zhang et al., \"ApproxIt: An Approximate Computing Framework for Iterative Methods\", <em>Proc. 51st ACM/IEEE Design Automation Conference (DAC'14)</em>, pp. 1-6, 2014.","title":"ApproxIt: An Approximate Computing Framework for Iterative Methods","context":[{"sec":"sec1","text":" Such a behavior is exhibited by different iterative methods like linear system solvers [5].","part":"1"},{"sec":"sec1","text":" One idea [5] is to begin the execution using the lowest available degree of precision which is increased if the underlying optimization function is violated (i.e. for PCG: \\$\\min_{x}E(x) := \\frac{1}{2}\\langle Ax, x\\rangle-\\langle b, x\\rangle\\$ with \\$\\langle\\cdot,\\cdot\\rangle\\$ being the inner product [14]).","part":"1"},{"sec":"sec3","text":" For iterative methods on approximate computing hardware, the technique in [5] starts the execution using the lowest available degree of precision, which is increased if the underlying optimization function is violated.","part":"1"}],"links":{},"refType":"biblio","id":"ref5"},{"order":"6","text":"I. Smith, D. Griffiths and L. Margetts, Programming the Finite Element Method, Wiley, Oct 2013.","title":"Programming the Finite Element Method","context":[{"sec":"sec1","text":"Many large-scale applications in science and engineering rely on linear systems including structural mechanics [6], computational fluid dynamics [7], or power grid analysis [8].","part":"1"}],"refType":"biblio","id":"ref6"},{"order":"7","text":"D. Yuen et al., \"GPU Solutions to Multi-scale Problems in Science and Engineering\" in ser. In Earth System Sciences, Springer, 2013.","title":"GPU Solutions to Multi-scale Problems in Science and Engineering","context":[{"sec":"sec1","text":"Many large-scale applications in science and engineering rely on linear systems including structural mechanics [6], computational fluid dynamics [7], or power grid analysis [8].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1007/978-3-642-16405-7"},"refType":"biblio","id":"ref7"},{"order":"8","text":"K. Daloukas et al., \"A 3-D Fast Transform-based Preconditioner for Large-Scale Power Grid Analysis on Massively Parallel Architectures\", <em>Proc. Intl. Symp. Quality Electronic Design (ISQED)</em>, pp. 723-730, Mar. 2014.","title":"A 3-D Fast Transform-based Preconditioner for Large-Scale Power Grid Analysis on Massively Parallel Architectures","context":[{"sec":"sec1","text":"Many large-scale applications in science and engineering rely on linear systems including structural mechanics [6], computational fluid dynamics [7], or power grid analysis [8].","part":"1"}],"links":{"documentLink":"/document/6783398","pdfSize":"440KB"},"refType":"biblio","id":"ref8"},{"order":"9","text":"Y. Saad, \"Iterative Methods for Sparse Linear Systems\", <em>Siam</em>, 2003.","title":"Iterative Methods for Sparse Linear Systems","context":[{"sec":"sec1","text":" The preconditioned conjugate gradient (PCG) solver [9] is an iterative technique and one of the most important methods to solve large linear systems of the form \\$Ax = b\\$.","part":"1"},{"sec":"sec2","text":"The PCG method [9] iteratively solves linear systems \\$Ax = b\\$, when \\$A\\$ is a symmetric positive-definite matrix.","part":"1"},{"sec":"sec2","text":" The time complexity of PCG depends on both the size and the condition number of the matrix \\$A\\$ [9].","part":"1"},{"sec":"sec4","text":" Such approximation levels are periodically evaluated by exploiting the error detection capability of fault tolerance techniques [9], [15], [21] \u2013[23].","part":"1"},{"sec":"sec4a","text":" The directions of successive update vectors must be \\$A\\$-orthogonal (i.e. \\$u_{k}Au_{k+1} = 0\\$) to ensure correct convergence of PCG [9].","part":"1"},{"sec":"sec4c","text":" Fault tolerance techniques which are tailored for the PCG method evaluate certain invariants [9] between the PCG variables that must be satisfied for correct convergence throughout the whole execution.","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1137/1.9780898718003"},"refType":"biblio","id":"ref9"},{"order":"10","text":"B. Dally, \"Power Programmability and Granularity: The Challenges of Exascale Computing\", <em>Proc. IEEE International Test Conference (ITC)</em>, pp. 1-12, 2011.","title":"Power, Programmability, and Granularity: The Challenges of Exascale Computing","context":[{"sec":"sec1","text":" Since the energy demands of such compute-intensive tasks are already a constraining factor in future exascale HPC systems [10], the expansion of approximate computing techniques to applications in science and engineering is required to overcome future energy challenges.","part":"1"}],"refType":"biblio","id":"ref10"},{"order":"11","text":"A. B. Kahng and S. Kang, \"Accuracy-Configurable Adder for Approximate Arithmetic Designs\", <em>Proc. ACM/IEEE 49th Design Automation Conference (DAC'12)</em>, pp. 820-825, Jun. 2012.","title":"Accuracy-Configurable Adder for Approximate Arithmetic Designs","context":[{"sec":"sec1","text":" Instead, approximation levels \\$L_{\\text{Approx}}\\$ that offer different degrees of precision (e.g. with certain numbers of precise bits) [11]\u2013[13] have to be adaptively utilized according to the changing error resilience.","part":"1"},{"sec":"sec3","text":" The spectrum of proposed approximate hardware designs ranges from approximate adder structures [16], [17] over approximate floating-point components [12], [18] to structures that allow to configure the underlying precision at runtime [11], [13], [19].","part":"1"},{"sec":"sec4","text":" Such approximation levels are provided by approximate hardware designs such as [11]\u2013[13] that allow to configure the undery ling precision.","part":"1"}],"links":{"pdfSize":"2127KB"},"refType":"biblio","id":"ref11"},{"order":"12","text":"H. Zhang, W. Zhang and J. Lach, \"A Low-Power Accuracy-Configurable Floating Point Multiplier\", <em>Proc. IEEE Intl. Conf. on ComputerDesign (ICCD)</em>, pp. 48-54, Oct. 2014.","title":"A Low-Power Accuracy-Configurable Floating Point Multiplier","context":[{"sec":"sec1","text":" Instead, approximation levels \\$L_{\\text{Approx}}\\$ that offer different degrees of precision (e.g. with certain numbers of precise bits) [11]\u2013[12][13] have to be adaptively utilized according to the changing error resilience.","part":"1"},{"sec":"sec3","text":" The spectrum of proposed approximate hardware designs ranges from approximate adder structures [16], [17] over approximate floating-point components [12], [18] to structures that allow to configure the underlying precision at runtime [11], [13], [19].","part":"1"},{"sec":"sec4","text":" Such approximation levels are provided by approximate hardware designs such as [11]\u2013[12][13] that allow to configure the undery ling precision.","part":"1"},{"sec":"sec5a","text":"The approximation was applied to the most energy-demanding arithmetic operation in the dominant operation in PCG, namely the floating-point multiplications [12] in sparse matrix-vector multiplications (SpMV).","part":"1"}],"links":{"pdfSize":"2608KB"},"refType":"biblio","id":"ref12"},{"order":"13","text":"C. Liu, J. Han and F. Lombardi, \"A Low-Power High-Performance Approximate Multiplier with Configurable Partial Error Recovery\", <em>Proc. Conference on Design Automation & Test in Europe (DATE '14)</em>, vol. 95, pp. 1-95, Mar. 2014.","title":"A Low-Power, High-Performance Approximate Multiplier with Configurable Partial Error Recovery","context":[{"sec":"sec1","text":" Instead, approximation levels \\$L_{\\text{Approx}}\\$ that offer different degrees of precision (e.g. with certain numbers of precise bits) [11]\u2013[13] have to be adaptively utilized according to the changing error resilience.","part":"1"},{"sec":"sec3","text":" The spectrum of proposed approximate hardware designs ranges from approximate adder structures [16], [17] over approximate floating-point components [12], [18] to structures that allow to configure the underlying precision at runtime [11], [13], [19].","part":"1"},{"sec":"sec4","text":" Such approximation levels are provided by approximate hardware designs such as [11]\u2013[13] that allow to configure the undery ling precision.","part":"1"}],"refType":"biblio","id":"ref13"},{"order":"14","text":"W. Gander, M. Gander and F. K wok, \"Scientific Computing\" in ser. Computational Science and Engineering, Springer International, vol. 11, no. 1, 2014.","title":"Scientific Computing","context":[{"sec":"sec1","text":" One idea [5] is to begin the execution using the lowest available degree of precision which is increased if the underlying optimization function is violated (i.e. for PCG: \\$\\min_{x}E(x) := \\frac{1}{2}\\langle Ax, x\\rangle-\\langle b, x\\rangle\\$ with \\$\\langle\\cdot,\\cdot\\rangle\\$ being the inner product [14]).","part":"1"},{"sec":"sec3","text":" For PCG, the optimization function is \\$\\min_{x}E(x) := \\frac{1}{9}\\langle Ax,\\ x\\rangle-\\langle b, x\\rangle\\$ [14].","part":"1"},{"sec":"sec4b","text":" PCG) is equivalent to finding the minimum of its quadratic form \\$E(x)\\$ [14]:.","part":"1"},{"sec":"sec4b","text":" The tangential angle \\$\\varphi\\$ is calculated from the gradient \\$\\nabla E\\vert _{x_{k}}\\$ in \\$x_{k}\\$ which is in case of PCG -\\$r_{k}\\$ [14] with\n\nFigure 3.","part":"1"}],"refType":"biblio","id":"ref14"},{"order":"15","text":"A. Sch\u00f6ll et al., \"Low-Overhead Fault-Tolerance for the Preconditioned Conjugate Gradient Solver\", <em>Proc. Intl. Symp. on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)</em>, pp. 60-66, Oct. 2015.","title":"Low-Overhead Fault-Tolerance for the Preconditioned Conjugate Gradient Solver","context":[{"sec":"sec1","text":" An efficient fault tolerance technique such as [15] ensures the continued exploitation of suitable energy-precision tradeoffs.","part":"1"},{"sec":"sec3","text":" In [15], we presented a fault tolerance technique that exploits inherent orthogonality invariants of PCG to check intermediate results for errors.","part":"1"},{"sec":"sec4","text":" Such approximation levels are periodically evaluated by exploiting the error detection capability of fault tolerance techniques [9], [15], [21] \u2013[23].","part":"1"},{"sec":"sec4","text":" By applying our fault tolerance technique from previous work [15], correct solver results are ensured while the hardware utilization is effectively reduced.","part":"1"},{"sec":"sec4","text":" Afterwards, the approximation level is evaluated periodically in the fourth step by a fault tolerance technique for PCG such as [15], [21]\u2013[23].","part":"1"},{"sec":"sec4c","text":" As explained before, our fault tolerance technique [15] ensures correct solver results while effectively reducing the hardware utilization.","part":"1"},{"sec":"sec5","text":"The following fault tolerance techniques are evaluated and compared: The first method is the approach from previous work [15].","part":"1"},{"sec":"sec5b","text":" The context of each fault tolerance method (e.g. checkpoint generation) was updated each 20 iterations as proposed in [15], [22], [23].","part":"1"},{"sec":"sec5d","text":" The iteration overhead is on average 9.5% and ranges from 0.0% to 28.5% when the fault tolerance technique from [15] is applied.","part":"1"},{"sec":"sec5e","text":" Although the number of iterations is often increased with approximate hardware, reductions in hardware utilization can be observed for 11 out of 14 matrices when fault tolerance technique [15] is applied.","part":"1"},{"sec":"sec5e","text":" The reductions of hardware utilization for fault tolerance technique [15] can be explained by the efficiency of this technique, which avoids the periodic computation of expensive sparse matrix operations.","part":"1"}],"links":{"documentLink":"/document/7315136","pdfSize":"295KB"},"refType":"biblio","id":"ref15"},{"order":"16","text":"V. Gupta et al., \"IMPACT: Imprecise Adders for Low-Power Approximate Computing\", <em>Proc. 17th IEEE/ACM Intl. Symp. on Low-power Electronics and Design</em>, pp. 409-414, Aug. 2011.","title":"IMPACT: Imprecise Adders for Low-Power Approximate Computing","context":[{"sec":"sec3","text":" The spectrum of proposed approximate hardware designs ranges from approximate adder structures [16], [17] over approximate floating-point components [12], [18] to structures that allow to configure the underlying precision at runtime [11], [13], [19].","part":"1"}],"links":{"documentLink":"/document/5993675","pdfSize":"739KB"},"refType":"biblio","id":"ref16"},{"order":"17","text":"H. Jiang, J. Han and F. Lombardi, \"A Comparative Review and Evaluation of Approximate Adders\", <em>Proc. Great Lakes Symposium on VLSI</em>, pp. 343-348, May 2015.","title":"A Comparative Review and Evaluation of Approximate Adders","context":[{"sec":"sec3","text":" The spectrum of proposed approximate hardware designs ranges from approximate adder structures [16], [17] over approximate floating-point components [12], [18] to structures that allow to configure the underlying precision at runtime [11], [13], [19].","part":"1"}],"links":{},"refType":"biblio","id":"ref17"},{"order":"18","text":"W. Liu et al., \"Design and Analysis of Inexact Floating-Point Adders\", <em>IEEE Transactions on Computers</em>, vol. 65, no. 1, pp. 308-314, Jan. 2016.","title":"Design and Analysis of Inexact Floating-Point Adders","context":[{"sec":"sec3","text":" The spectrum of proposed approximate hardware designs ranges from approximate adder structures [16], [17] over approximate floating-point components [12], [18] to structures that allow to configure the underlying precision at runtime [11], [13], [19].","part":"1"}],"links":{"documentLink":"/document/7070739","pdfSize":"1554KB"},"refType":"biblio","id":"ref18"},{"order":"19","text":"V. Camus, J. Schlachter and C. Enz, \"Energy-Efficient Inexact Speculative Adder with High Performance and Accuracy Control\", <em>Proc. IEEE Intl. Symp. on Circuits and Systems (IS CAS)</em>, pp. 45-48, May 2015.","title":"Energy-Efficient Inexact Speculative Adder with High Performance and Accuracy Control","context":[{"sec":"sec3","text":" The spectrum of proposed approximate hardware designs ranges from approximate adder structures [16], [17] over approximate floating-point components [12], [18] to structures that allow to configure the underlying precision at runtime [11], [13], [19].","part":"1"}],"links":{"documentLink":"/document/7168566","pdfSize":"378KB"},"refType":"biblio","id":"ref19"},{"order":"20","text":"M. Schaffner et al., \"An Approximate Computing Technique for the Complexity of a Direct-solver for Sparse Linear Systems in Real-time Video Processing\", <em>Proc. 51st ACM/EDAC/IEEE Design Automation Conference (DAC'15)</em>, pp. 1-6, Jun. 2014.","title":"An Approximate Computing Technique for the Complexity of a Direct-solver for Sparse Linear Systems in Real-time Video Processing","context":[{"sec":"sec3","text":" In [20], an approximate computing technique for a direct Cholesky decomposition based solver is presented that targets well-conditioned problems arising in video processing applications.","part":"1"}],"links":{"pdfSize":"2276KB"},"refType":"biblio","id":"ref20"},{"order":"21","text":"F. Oboril et al., \"Numerical Defect Correction as an Algorithm-Based Fault Tolerance Technique for Iterative Solvers\", <em>Proc. IEEE Pacific Rim Intl. Symp. on Dependable Computing (PRDC)</em>, pp. 144-153, Dec. 2011.","title":"Numerical Defect Correction as an Algorithm-Based Fault Tolerance Technique for Iterative Solvers","context":[{"sec":"sec3","text":"Different fault tolerance approaches were proposed for the PCG method to detect and correct transient effects causing soft errors: In [21], PCG is repeated on an auxiliary problem, if an incorrect solution is detected after the completion of PCG.","part":"1"},{"sec":"sec3","text":"Instead of relying on expensive matrix operations to detect errors as in [21]\u2013[23] with complexity \\$\\mathcal{O}(NNZ)\\$, this approach only relies on inner products with complexity \\$\\mathcal{O}(N)\\$ with \\$NNZ\\gg N\\$ which allows very low runtime overheads.","part":"1"},{"sec":"sec4","text":" Such approximation levels are periodically evaluated by exploiting the error detection capability of fault tolerance techniques [9], [15], [21] \u2013[23].","part":"1"},{"sec":"sec4","text":" Afterwards, the approximation level is evaluated periodically in the fourth step by a fault tolerance technique for PCG such as [15], [21]\u2013[23].","part":"1"},{"sec":"sec5","text":" The second method is the periodic correction of the residual which is proposed in different degrees in [22] as well as in [21].","part":"1"},{"sec":"sec5d","text":" In comparison, the iteration overhead is on average 83.6% lower compared to the approach in [23] and 93.3% lower compared to the approach in [21], [22].","part":"1"},{"sec":"sec5e","text":" Reductions in total hardware utilization can be observed for one matrix for the approaches in [21]\u2013[23].","part":"1"}],"links":{"pdfSize":"235KB"},"refType":"biblio","id":"ref21"},{"order":"22","text":"P. Sao and R. Vuduc, \"Self-stabilizing Iterative Solvers\", <em>Latest Advances in Scalable Algorithms for Large-Scale Systems</em>, pp. 4:1-4:8, Nov. 2013.","title":"Self-stabilizing Iterative Solvers","context":[{"sec":"sec3","text":" Inherently reliable system modes are periodically required in [22] to stabilize the solver execution.","part":"1"},{"sec":"sec3","text":"Instead of relying on expensive matrix operations to detect errors as in [21]\u2013[22][23] with complexity \\$\\mathcal{O}(NNZ)\\$, this approach only relies on inner products with complexity \\$\\mathcal{O}(N)\\$ with \\$NNZ\\gg N\\$ which allows very low runtime overheads.","part":"1"},{"sec":"sec4","text":" Such approximation levels are periodically evaluated by exploiting the error detection capability of fault tolerance techniques [9], [15], [21] [22]\u2013[23].","part":"1"},{"sec":"sec4","text":" Afterwards, the approximation level is evaluated periodically in the fourth step by a fault tolerance technique for PCG such as [15], [21]\u2013[22][23].","part":"1"},{"sec":"sec5","text":" The second method is the periodic correction of the residual which is proposed in different degrees in [22] as well as in [21].","part":"1"},{"sec":"sec5b","text":" The context of each fault tolerance method (e.g. checkpoint generation) was updated each 20 iterations as proposed in [15], [22], [23].","part":"1"},{"sec":"sec5d","text":" In comparison, the iteration overhead is on average 83.6% lower compared to the approach in [23] and 93.3% lower compared to the approach in [21], [22].","part":"1"},{"sec":"sec5e","text":" Reductions in total hardware utilization can be observed for one matrix for the approaches in [21]\u2013[22][23].","part":"1"}],"links":{},"refType":"biblio","id":"ref22"},{"order":"23","text":"Z. Chen, \"Online-ABFT: An Online Algorithm Based Fault Tolerance Scheme for Soft Error Detection in Iterative Methods\", <em>Proc. 18th ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming</em>, pp. 167-176, Feb. 2013.","title":"Online-ABFT: An Online Algorithm Based Fault Tolerance Scheme for Soft Error Detection in Iterative Methods","context":[{"sec":"sec3","text":" The periodic check of both the residual invariant (i.e. \\$r_{k}\\approx b - Ax_{k}\\$) and the orthogonality of consecutive search direction vectors is used in [23] for error detection.","part":"1"},{"sec":"sec3","text":"Instead of relying on expensive matrix operations to detect errors as in [21]\u2013[23] with complexity \\$\\mathcal{O}(NNZ)\\$, this approach only relies on inner products with complexity \\$\\mathcal{O}(N)\\$ with \\$NNZ\\gg N\\$ which allows very low runtime overheads.","part":"1"},{"sec":"sec4","text":" Such approximation levels are periodically evaluated by exploiting the error detection capability of fault tolerance techniques [9], [15], [21] \u2013[23].","part":"1"},{"sec":"sec4","text":" Afterwards, the approximation level is evaluated periodically in the fourth step by a fault tolerance technique for PCG such as [15], [21]\u2013[23].","part":"1"},{"sec":"sec5","text":" The third method is the periodic evaluation of orthogonality and residual relationships which is proposed in [23].","part":"1"},{"sec":"sec5b","text":" The context of each fault tolerance method (e.g. checkpoint generation) was updated each 20 iterations as proposed in [15], [22], [23].","part":"1"},{"sec":"sec5d","text":" In comparison, the iteration overhead is on average 83.6% lower compared to the approach in [23] and 93.3% lower compared to the approach in [21], [22].","part":"1"},{"sec":"sec5e","text":" Reductions in total hardware utilization can be observed for one matrix for the approaches in [21]\u2013[23].","part":"1"}],"links":{},"refType":"biblio","id":"ref23"},{"order":"24","text":"M. Elrabaa, I. Abu-Khater and M. Elmasry, Advanced Low-Power Digital Circuit Techniques, Springer, vol. 405, no. 1, 2012.","title":"Advanced Low-Power Digital Circuit Techniques","context":[{"sec":"sec5a","text":" Assuming an \\$N\\$-bit multiplier using carry-save logic with \\$N(N-1)\\$ binary adders [24], \\$k(2N-1)-k^{2}\\$ adders can be deactivated (i.e. \\$N(N-1)-(N-k)((N-k)-1\\$) by approximating the \\$k\\$ least significant bits in the result value.","part":"1"}],"refType":"biblio","id":"ref24"},{"order":"25","text":"H. A. Van Der Vorst and Q. Ye, \"Residual Replacement Strategies for Krylov Subspace Iterative Methods for the Convergence of True Residuals\", <em>SIAM Journal on Scientific Computing</em>, vol. 22, no. 3, pp. 835-852, 2000.","title":"Residual Replacement Strategies for Krylov Subspace Iterative Methods for the Convergence of True Residuals","context":[{"sec":"sec5b","text":" In case of a violation, the true residual \\$r_{k}\\$ (i.e. := \\$b - Ax_{k}\\$) was reconstituted and PCG was continued as discussed in [25].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1137/S1064827599353865"},"refType":"biblio","id":"ref25"},{"order":"26","text":"T. A. Davis and Y. Hu, \"The University of Florida Sparse Matrix Collection\", <em>ACM Trans. on Mathematical Software</em>, vol. 38, no. 1, pp. 1:1-1:25, Nov. 2011.","title":"The University of Florida Sparse Matrix Collection","context":[{"sec":"sec5c","text":"As benchmarks, 14 matrices from the Florida Sparse Matrix Collection [26] were used which are shown in Table I.","part":"1"}],"links":{},"refType":"biblio","id":"ref26"},{"order":"27","text":"E. F. D\u2019 Azevedo, M. R. Fahey and R. T. Mills, \"Vectorized Sparse Matrix Multiply for Compressed Row Storage Format\", <em>Computational Science ser. Lecture Notes in Computer Science</em>, vol. 3514, pp. 99-106, 2005.","title":"Vectorized Sparse Matrix Multiply for Compressed Row Storage Format","context":[{"sec":"sec5c","text":" The evaluated matrices were stored in the compressed sparse row format [27].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1007/11428831_13"},"refType":"biblio","id":"ref27"}],"articleNumber":"7684063","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"Applying efficient fault tolerance to enable the preconditioned conjugate gradient solver on approximate computing hardware","publisher":"IEEE","isDynamicHtml":true,"htmlAbstractLink":"/document/7684063/","isConference":true,"htmlLink":"/document/7684063/","isStaticHtml":true,"xploreDocumentType":"Conference Publication","displayDocTitle":"Applying efficient fault tolerance to enable the preconditioned conjugate gradient solver on approximate computing hardware","articleId":"7684063","openAccessFlag":"F","title":"Applying efficient fault tolerance to enable the preconditioned conjugate gradient solver on approximate computing hardware","contentTypeDisplay":"Conferences","mlTime":"PT0.329073S","lastupdate":"2021-09-19","contentType":"conferences","definitions":"false","publicationNumber":"7590261"},{"_id":7684069,"references":[{"order":"1","text":"G.E. Moore, \"Cramming more components onto integrated circuits\", <em>Proceedings of the IEEE</em>, vol. 86, no. 1, pp. 82-85, Jan 1998.","title":"Cramming more components onto integrated circuits","context":[{"sec":"sec1","text":" By Moore's law [1], semiconductor devices are getting more compact and tremendous progress in their performance and functionality enables embedded systems to encompass tighter and tighter constraints.","part":"1"}],"links":{"documentLink":"/document/658762","pdfSize":"50KB"},"refType":"biblio","id":"ref1"},{"order":"2","text":"Rob A. Rutenbar, Georges G.E. Gielen and Jaijeet Roychowdhury, \"Hierarchical modeling optimization and synthesis for system-level analog and rf designs\", <em>Proceedings of the IEEE</em>, vol. 95, no. 3, pp. 640-669, 2007.","title":"Hierarchical modeling, optimization, and synthesis for system-level analog and rf designs","context":[{"sec":"sec1","text":"Concerning the design constraints, the verification of the application on the architecture of an embedded system is necessary at design time to ensure that the design satisfies the requirements [2].","part":"1"}],"links":{"documentLink":"/document/4167778","pdfSize":"1778KB"},"refType":"biblio","id":"ref2"},{"order":"3","text":"Tobias Blickle, J\u00fcrgen Teich and Lothar Thiele, \"System-level synthesis using evolutionary algorithms\", <em>Design Automation for Embedded Systems</em>, vol. 3, no. 1, pp. 23-58, 1998.","title":"System-level synthesis using evolutionary algorithms","context":[{"sec":"sec1","text":" This has resulted in a shift of the focus to a higher abstraction level [3].","part":"1"},{"sec":"sec2a","text":" In this work, the graph-based system model presented in [3] is employed: The application of a system is modeled by a graph where the tasks of the application are denoted by vertices and the data dependencies between tasks are represented by directed edges.","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1023/A:1008899229802"},"refType":"biblio","id":"ref3"},{"order":"4","text":"E. Zitzler, M. Laumanns and L. Thiele, \"SPEA2: Improving the Strength Pareto Evolutionary Algorithm for Multiobjective Optimization\", <em>Evolutionary Methods for Design Optimisation and Control with Application to Industrial Problems (EUROGEN 2001)</em>, pp. 95-100, 2002.","title":"SPEA2: Improving the Strength Pareto Evolutionary Algorithm for Multiobjective Optimization","context":[{"sec":"sec1","text":"A variety of optimization techniques have been proposed for design optimization: Meta-heuristics such as multi-objective evolutionary algorithms (MOEAs) [4] have obtained a significant attention in recent years.","part":"1"}],"refType":"biblio","id":"ref4"},{"order":"5","text":"Way Kuo and Xiaoyan Zhu, \"Some recent advances on importance measures in reliability\", <em>Reliability IEEE Transactions</em>, vol. 61, no. 2, pp. 344-360, 2012.","title":"Some recent advances on importance measures in reliability","context":[{"sec":"sec1","text":" Then, if the additional cost imposed by upgrading a component is assumed to be similar for all the components, only the most important components should be selected for upgrading [5].","part":"1"}],"links":{"documentLink":"/document/6198317","pdfSize":"3348KB"},"refType":"biblio","id":"ref5"},{"order":"6","text":"Hananeh Aliee, Michael Gla\u00df, Faramarz Khosravi and J\u00fcrgen Teich, \"An efficient technique for computing importance measures in automatic design of dependable embedded systems\", <em>Proceedings of the International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS 2014)</em>, pp. 1-10, 2014.","title":"An efficient technique for computing importance measures in automatic design of dependable embedded systems","context":[{"sec":"sec1","text":"The works in [6] and [7] evaluate the importance of each resource and upgrades (hardens) the most important and downgrades the least important resources to make a balance in the cost of each implementation (individual), while improving system reliability.","part":"1"}],"links":{"documentLink":"/document/6971819","pdfSize":"428KB"},"refType":"biblio","id":"ref6"},{"order":"7","text":"Faramarz Khosravi, Felix Reimann, Michael Gla\u00df and J\u00fcrgen Teich, \"Multi-objective local-search optimization using reliability importance measuring\", <em>Proceedings of Design Automation Conference (DAC)</em>, pp. 1-6, 2014.","title":"Multi-objective local-search optimization using reliability importance measuring","context":[{"sec":"sec1","text":"The works in [6] and [7] evaluate the importance of each resource and upgrades (hardens) the most important and downgrades the least important resources to make a balance in the cost of each implementation (individual), while improving system reliability.","part":"1"}],"links":{"pdfSize":"429KB"},"refType":"biblio","id":"ref7"},{"order":"8","text":"A. Gerstlauer, C. Haubelt, A. D. Pimentel, T. P. Stetanov, D. D. Gajski and J. Teich, \"Electronic system-level synthesis methodologies\", <em>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</em>, vol. 28, no. 10, pp. 1517-1530, Oct 2009.","title":"Electronic system-level synthesis methodologies","context":[{"sec":"sec2a","text":"The ESL design process starts with an ESL specification given by a behavioral model (application), a structural model (architecture), a set of mappings and some implementation constraints [8].","part":"1"}],"links":{"documentLink":"/document/5247153","pdfSize":"912KB"},"refType":"biblio","id":"ref8"},{"order":"9","text":"J\u00fcrgen Teich, \"Hardware/software co-design: Past present and predicting the future\", <em>Proceedings of the IEEE</em>, vol. 100, no. 5, pp. 1411-1430, 2012.","title":"Hardware/software co-design: Past, present, and predicting the future","context":[{"sec":"sec2a","text":" DSE [9] refers to a (semi)automatic system-level approach to explore a search space to identify implementations which satisfy the requirements of the designer, and moreover, to find the set of optimal feasible implementations for a given specification.","part":"1"}],"refType":"biblio","id":"ref9"},{"order":"10","text":"Way Kuo and Xiaoyan zhu, \"Importance Measures in Reliability Risk and Optimization: Principles and Applications\" in , United Kingdom:John Wiley and Sons, 2012.","title":"Importance Measures in Reliability, Risk, and Optimization: Principles and Applications","context":[{"sec":"sec2b","text":"Importance measures are mathematical tools used by reliability analysts to rank the components of a system based on their contribution to system reliability (for detailed overviews, we refer to [10]).","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1002/9781118314593"},"refType":"biblio","id":"ref10"},{"order":"11","text":"Zygmunt W. Birnbaum, \"On the Importance of Different Components in a multicomponent System\" in , Academic Press, 1969.","title":"On the Importance of Different Components in a multicomponent System","context":[{"sec":"sec2b","text":" Birnbaum introduced the notions of IM in [11] as the the probability that a switch of the component from working to failed causes the system to fail.","part":"1"}],"refType":"biblio","id":"ref11"},{"order":"12","text":"Kalyanmoy Deb, Samir Agrawal, Amrit Pratap and T. Meyarivan, \"A fast elitist non-dominated sorting genetic algorithm for multi-objective optimization: NSGA-II\", <em>the 6th International Conference on Parallel Problem Solving from Nature</em>, pp. 849-858, 2000.","title":"A fast elitist non-dominated sorting genetic algorithm for multi-objective optimization: NSGA-II","context":[{"sec":"sec5","text":"The proposed guided GA is applied to a basic DSE framework and is compared to that which uses the Non-dominated Sorting Genetic Algorithm II (NSGA-II) [12].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1007/3-540-45356-3_83"},"refType":"biblio","id":"ref12"}],"articleNumber":"7684069","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"Guiding Genetic Algorithms using importance measures for reliable design of embedded systems","publisher":"IEEE","htmlAbstractLink":"/document/7684069/","displayDocTitle":"Guiding Genetic Algorithms using importance measures for reliable design of embedded systems","isConference":true,"htmlLink":"/document/7684069/","isStaticHtml":true,"xploreDocumentType":"Conference Publication","isDynamicHtml":true,"articleId":"7684069","openAccessFlag":"F","title":"Guiding Genetic Algorithms using importance measures for reliable design of embedded systems","contentTypeDisplay":"Conferences","mlTime":"PT0.125242S","lastupdate":"2021-12-11","contentType":"conferences","definitions":"false","publicationNumber":"7590261"},{"_id":7684073,"references":[{"order":"1","text":"B. Han, V. Gopalakrishnan, L. Ji and S. Lee, \"Network function virtualization: Challenges and opportunities for innovations\", <em>IEEE Communications Magazine</em>, vol. 53, no. 2, pp. 90-97, Feb. 2015.","title":"Network function virtualization: Challenges and opportunities for innovations","context":[{"sec":"sec1","text":" Therefore, this approach facilitates the deployment and management of new services, leading to significant reductions on operating and capital expenses [1], [2].","part":"1"},{"sec":"sec2","text":" As stated in [1], [2], substantial research effort will be required to leverage the reliability and availability of commercial off-the-shelf hardware to the levels expected from carrier-grade equipment, a requirement if NFV is to be adopted in future networks.","part":"1"}],"links":{"documentLink":"/document/7045396","pdfSize":"208KB"},"refType":"biblio","id":"ref1"},{"order":"2","text":"Rashid Mijumbi, Joan Serrat, Juan-luis Gorricho, Niels Bouten, Filip De Turck and Raouf Boutaba, \"Network Function Virtualization: State-of-the-Art and Research Challenges\", <em>IEEE Communications Surveys & Tutorials</em>, vol. 18, no. 1, pp. 236-262, Sept. 2015.","title":"Network Function Virtualization: State-of-the-Art and Research Challenges","context":[{"sec":"sec1","text":" Therefore, this approach facilitates the deployment and management of new services, leading to significant reductions on operating and capital expenses [1], [2].","part":"1"},{"sec":"sec2","text":" As stated in [1], [2], substantial research effort will be required to leverage the reliability and availability of commercial off-the-shelf hardware to the levels expected from carrier-grade equipment, a requirement if NFV is to be adopted in future networks.","part":"1"}],"links":{"pdfSize":"5475KB"},"refType":"biblio","id":"ref2"},{"order":"3","text":"Zvika Bronstein, Evelyne Roch, Jinwei Xia and Adi Molkho, \"Uniform Handling and Abstraction of NFV Hardware Accelerators\", <em>IEEE Network</em>, vol. 29, no. 3, pp. 22-29, 2015.","title":"Uniform Handling and Abstraction of NFV Hardware Accelerators","context":[{"sec":"sec1","text":" To address this problem, hardware acceleration has been proposed to make a trade-off between performance and flexibility [3].","part":"1"}],"links":{"documentLink":"/document/7113221","pdfSize":"672KB"},"refType":"biblio","id":"ref3"},{"order":"4","text":"Leonhard Nobach and David Hausheer, \"Open Elastic Provisioning of Hardware Acceleration in NFV Environments\", <em>Int. Conf Workshops NetSys</em>, pp. 1-5, Mar. 2015.","title":"Open, Elastic Provisioning of Hardware Acceleration in NFV Environments","context":[{"sec":"sec1","text":" Particularly, Field-Programmable Gate Arrays (FPGAs) are a good option for hardware acceleration of virtual NFs that require high throughput, without deviating from the concept of an NFVI which aims at high flexibility [4], , [6].","part":"1"}],"links":{"documentLink":"/document/7089057","pdfSize":"76KB"},"refType":"biblio","id":"ref4"},{"order":"5","text":"Xiongzi Ge et al., \"OpenANFV: Accelerating network function virtualization with a consolidated framework in openstack\", <em>Proc. ACM SIGCOMM</em>, pp. 353-354, 2014.","title":"OpenANFV: Accelerating network function virtualization with a consolidated framework in openstack","context":[{"sec":"sec1","text":" Particularly, Field-Programmable Gate Arrays (FPGAs) are a good option for hardware acceleration of virtual NFs that require high throughput, without deviating from the concept of an NFVI which aims at high flexibility [4], [5], [6].","part":"1"}],"links":{},"refType":"biblio","id":"ref5"},{"order":"6","text":"Deepak Unnikrishnan, Justin Lu, Lixin Gao and Russell Tessier, \"ReClick - A Modular Dataplane Design Framework for FPGA-Based Network Virtualization\", <em>2011 Seventh ACM/IEEE Symp. ANCS</em>, pp. 145-155, Oct. 2011.","title":"ReClick - A Modular Dataplane Design Framework for FPGA-Based Network Virtualization","context":[{"sec":"sec1","text":" Particularly, Field-Programmable Gate Arrays (FPGAs) are a good option for hardware acceleration of virtual NFs that require high throughput, without deviating from the concept of an NFVI which aims at high flexibility [4], , [6].","part":"1"}],"links":{"documentLink":"/document/6062727","pdfSize":"256KB"},"refType":"biblio","id":"ref6"},{"order":"7","text":"A. Lesea, S. Drimer, J. Fabula, C. Carmichael and P. Alfke, \"The rossetta experiment: atmospheric soft error rate testing in differing technology FPGAs\", <em>IEEE Trans. Device Mater. Rel.</em>, vol. 5, no. 3, pp. 317-328, Sept. 2005.","title":"The rossetta experiment: atmospheric soft error rate testing in differing technology FPGAs","context":[{"sec":"sec1","text":" As this memory configures the logic and routing of the device, such faults may have complex effects, leading to functional failures in an unpredictable way [7].","part":"1"}],"links":{"documentLink":"/document/1545892","pdfSize":"1146KB"},"refType":"biblio","id":"ref7"},{"order":"8","text":"\"SNORT\",  [online]  Available: http://www.snort.org/.","title":"SNORT","context":[{"sec":"sec1","text":" Network intrusion detection systems, such as Snort [8] and Bro [9], perform DPI to scan arriving packets (payload and possibly also the header) according to a set of regular expression (regex) patterns and alert possible security threats.","part":"1"}],"refType":"biblio","id":"ref8"},{"order":"9","text":"\"Bro Intrusion Detection System\",  [online]  Available: http://bro-ids.org/.","title":"Bro Intrusion Detection System","context":[{"sec":"sec1","text":" Network intrusion detection systems, such as Snort [8] and Bro [9], perform DPI to scan arriving packets (payload and possibly also the header) according to a set of regular expression (regex) patterns and alert possible security threats.","part":"1"}],"refType":"biblio","id":"ref9"},{"order":"10","text":"\"PCRE: Perl Compatible Regular Expression\",  [online]  Available: http://www.pcre.org.","title":"PCRE: Perl Compatible Regular Expression","context":[{"sec":"sec1","text":" The REMEs implemented are a set of Perl Compatible Regular Expressions (PCREs) patterns present in the Snort ruleset [10].","part":"1"}],"refType":"biblio","id":"ref10"},{"order":"11","text":"R. W. Floyd and J. D. Ullman, \"The Compilation of Regular Expressions into Integrated Circuits\", <em>Journal of ACM</em>, vol. 29, no. 3, pp. 603-622, 1982.","title":"The Compilation of Regular Expressions into Integrated Circuits","context":[{"sec":"sec2","text":" Since FPGAs offer fine-grained circuit parallelism and have limited resources, NFAs are the natural choice to perform REM in such devices [11].","part":"1"}],"links":{},"refType":"biblio","id":"ref11"},{"order":"12","text":"R. McNaughton and H. Yamada, \"Regular Expressions and State Graphs for Automata\", <em>IEEE Trans. Computers</em>, vol. 9, no. 1, pp. 39-47, Mar. 1960.","title":"Regular Expressions and State Graphs for Automata","context":[{"sec":"sec2","text":" They use the classic McNaughton-Yamada algorithm [12] to construct an NFA architecture to process one text character every clock cycle.","part":"1"}],"links":{"pdfSize":"1573KB"},"refType":"biblio","id":"ref12"},{"order":"13","text":"R. Sidhu and V. Prasanna, \"Fast Regular Expression Matching Using FPGAs\", <em>Proc. IEEE Sym. on Field-Programmable Custom Computing Machines (FCCM)</em>, pp. 227-238, 2001.","title":"Fast Regular Expression Matching Using FPGAs","context":[{"sec":"sec2","text":"The proposal of efficient architectures to perform REM on FPGA has driven several works [13], , , [16], as these devices offer both high throughput processing of packets and flexibility to update matching patterns.","part":"1"},{"sec":"sec2","text":"In [13], the authors present an algorithm to translate an arbitrary regex into a REM circuit for FPGAs.","part":"1"}],"refType":"biblio","id":"ref13"},{"order":"14","text":"N. Yamagaki, R. Sidhu and S. Kamiya, \"High-Speed Regular Expression Matching Engine Using Multi-Character NFA\", <em>Proc. Intl. Conf. on Field-Programmable Logic and Applications (FPL)</em>, pp. 697-701, Aug. 2008.","title":"High-Speed Regular Expression Matching Engine Using Multi-Character NFA","context":[{"sec":"sec1","text":" Therefore, it can be FPGA-accelerated to meet performance constraints [14], [15].","part":"1"},{"sec":"sec2","text":"The proposal of efficient architectures to perform REM on FPGA has driven several works [13], [14], , [16], as these devices offer both high throughput processing of packets and flexibility to update matching patterns.","part":"1"},{"sec":"sec2","text":"A similar solution is presented in [14], including a technique to construct an NFA that processes multiple characters per clock cycle, for any given regex.","part":"1"}],"refType":"biblio","id":"ref14"},{"order":"15","text":"I. Sourdis, S. Vassiliadis, J. Bispo and J. M.P. Cardoso, \"Regular Expression Matching in Reconfigurable Hardware\", <em>Journal of Signal Processing Systems</em>, vol. 51, pp. 99-121, 2008.","title":"Regular Expression Matching in Reconfigurable Hardware","context":[{"sec":"sec1","text":" Therefore, it can be FPGA-accelerated to meet performance constraints [14], [15].","part":"1"},{"sec":"sec2","text":"The proposal of efficient architectures to perform REM on FPGA has driven several works [13], , [15], [16], as these devices offer both high throughput processing of packets and flexibility to update matching patterns.","part":"1"},{"sec":"sec2","text":" Another main contribution is presented in [15], wherein new blocks are designed to perform constrained repetitions.","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1007/s11265-007-0131-0"},"refType":"biblio","id":"ref15"},{"order":"16","text":"Yi-Hua Yang and Viktor Prasanna, \"High-Performance and Compact Architecture for Regular Expression Matching on FPGA\", <em>IEEE Trans. Computers</em>, vol. 61, no. 7, pp. 1013-1025, Jul. 2011.","title":"High-Performance and Compact Architecture for Regular Expression Matching on FPGA","context":[{"sec":"sec2","text":"The proposal of efficient architectures to perform REM on FPGA has driven several works [13], , , [16], as these devices offer both high throughput processing of packets and flexibility to update matching patterns.","part":"1"},{"sec":"sec2","text":"In [16], a state-of-the-art architecture for REM on FPGAs is presented.","part":"1"},{"sec":"sec3","text":"The resilient FPGA-based REM proposed was made over the architecture presented in [16], which is a state-of-the-art solution for high-performance REM on FPGAs.","part":"1"},{"sec":"sec3a","text":" More details about the architecture and techniques used can be found in [16].","part":"1"}],"links":{"documentLink":"/document/5959160","pdfSize":"1711KB"},"refType":"biblio","id":"ref16"},{"order":"17","text":"Marcos T. Leipnitz, Geferson L. H. Junior and Gabriel L. Nazar, \"A Fault Injection Platform for FPGA-based Communication Systems\", <em>IEEE 7th Latin American Symposium on Circuits & Systems (LASCAS)</em>, pp. 59-62, Feb. 2016.","title":"A Fault Injection Platform for FPGA-based Communication Systems","context":[{"sec":"sec4","text":" To do so, we used the fault injection platform presented in [17], which is adequate for evaluating high-throughput systems.","part":"1"}],"links":{"pdfSize":"487KB"},"refType":"biblio","id":"ref17"},{"order":"18","text":"\"Xilinx university program XUPV5-LX110T development system\",  [online]  Available: http://www.xilinx.com/univ/xupv5-lx110t.htm.","title":"Xilinx university program XUPV5-LX110T development system","context":[{"sec":"sec5","text":" The REM hardware module was described in VHDL and synthesized for a Xilinx Virtex-5 FPGA, with the development platform XUPV5-LX110T [18].","part":"1"}],"refType":"biblio","id":"ref18"},{"order":"19","text":"C. Carmichael, M. Caffrey and A. Salazar, \"Correcting Single-Event Upsets Through Virtex Partial Configuration\",  [online]  Available: http://www.xilinx.com/support/documentation/application_notes/xapp216.pdf.","title":"Correcting Single-Event Upsets Through Virtex Partial Configuration","context":[{"sec":"sec3b","text":" The most common repair procedure for FPGA faults is configuration scrubbing [19], which consists in overwriting the configuration memory with its correct contents.","part":"1"}],"refType":"biblio","id":"ref19"},{"order":"20","text":"\"JEDEC Standard - Meansurement and Reporting of Alpha Particle and Trrestrial Cosmic Ray-Induced Soft Errors in Semiconductor Devices\", <em>Tech. Rep. JESD89A</em>, Oct. 2006,  [online]  Available: http://www.jedec.org/sites/default/files/docs/jesd89a.pdf.","title":"JEDEC Standard - Meansurement and Reporting of Alpha Particle and Trrestrial Cosmic Ray-Induced Soft Errors in Semiconductor Devices","context":[{"sec":"sec5b","text":" The considered \\$n_{flux}\\$ is 13 n/(cm2.h) [20], and the measured static cross-section for Virtex-5 devices is 6.70\u00d710\u221215 cm2 from [21].","part":"1"}],"refType":"biblio","id":"ref20"},{"order":"21","text":"\"Device Reliability Report - Second Half 2015\", <em>UG116 (v10.4)</em>, Apr. 2016,  [online]  Available: http://www.xilinx.com/support/documentation/user_guides/ug116.pdf.","title":"Device Reliability Report - Second Half 2015","context":[{"sec":"sec5b","text":" The considered \\$n_{flux}\\$ is 13 n/(cm2.h) [20], and the measured static cross-section for Virtex-5 devices is 6.70\u00d710\u221215 cm2 from [21].","part":"1"}],"refType":"biblio","id":"ref21"}],"articleNumber":"7684073","formulaStrippedArticleTitle":"Low cost resilient regular expression matching on FPGAs","issueLink":"/xpl/tocresult.jsp?isnumber=null","publisher":"IEEE","htmlAbstractLink":"/document/7684073/","xploreDocumentType":"Conference Publication","htmlLink":"/document/7684073/","isStaticHtml":true,"isConference":true,"isDynamicHtml":true,"displayDocTitle":"Low cost resilient regular expression matching on FPGAs","articleId":"7684073","openAccessFlag":"F","title":"Low cost resilient regular expression matching on FPGAs","contentTypeDisplay":"Conferences","mlTime":"PT0.295963S","lastupdate":"2021-10-11","contentType":"conferences","definitions":"false","publicationNumber":"7590261"},{"_id":7684074,"references":[{"order":"1","text":"L. Sterpone and M. Violante, \"A New Reliability-Oriented Place and Route Algorithm for SRAM-Based FPGAs\", <em>IEEE Transactions on Computers</em>, vol. 55, no. 6, pp. 732-744, 2006.","title":"A New Reliability-Oriented Place and Route Algorithm for SRAM-Based FPGAs","context":[{"sec":"sec1","text":" With smaller transistor size, SRAM-based FPGAs enable higher density, lower voltage and faster speed to implement more complex designs, but at the cost of increased vulnerability to the radiation environments in space and ground level [1].","part":"1"},{"sec":"sec1","text":" Among them, classic modular redundancy methods such as Triple Modular Redundancy (TMR) [1] [3] [4] have gained great popularity.","part":"1"}],"links":{"documentLink":"/document/1628960","pdfSize":"1875KB"},"refType":"biblio","id":"ref1"},{"order":"2","text":"S. Mukherjee, Architecture Design for Soft Errors, San Francisco, CA USA:Morgan Kaufmann Publishers Inc., 2008.","title":"Architecture Design for Soft Errors","context":[{"sec":"sec1","text":" Energetic particles and internal noise can easily cause soft errors such as Single Event Upset (SEU), which changes the state of a static memory cell and lead to malfunctions of the implemented design [2].","part":"1"}],"refType":"biblio","id":"ref2"},{"order":"3","text":"B. Pratt, M. Caffrey, J. F. Carroll, P. Graham, K. Morgan and M. Wirthlin, \"Fine-Grain SEU Mitigation for FPGAs Using Partial TMR\", <em>IEEE Transactions on Nuclear Science</em>, vol. 55, no. 4, pp. 2274-2280, Aug. 2008.","title":"Fine-Grain SEU Mitigation for FPGAs Using Partial TMR","context":[{"sec":"sec1","text":" Among them, classic modular redundancy methods such as Triple Modular Redundancy (TMR) [1] [3] [4] have gained great popularity.","part":"1"}],"links":{"documentLink":"/document/4636895","pdfSize":"263KB"},"refType":"biblio","id":"ref3"},{"order":"4","text":"S. Krishnaswamy, S. M. Plaza, I. L. Markov and J. P. Hayes, \"Enhancing design robustness with reliability-aware resynthesis and logic simulation\", <em>2007 IEEE/ACM International Conference on Computer-Aided Design</em>, pp. 149-154, Nov. 2007.","title":"Enhancing design robustness with reliability-aware resynthesis and logic simulation","context":[{"sec":"sec1","text":" Among them, classic modular redundancy methods such as Triple Modular Redundancy (TMR) [1] [3] [4] have gained great popularity.","part":"1"}],"links":{"pdfSize":"674KB"},"refType":"biblio","id":"ref4"},{"order":"5","text":"L. Chen, Y. Zhao, Z. Wen, J. Zhou, X. Li, Y. Zhang, et al., \"300 thousand gates single event effect hardened sram-based fpga for space application (abstract only)\", <em>Proceedings of the 2015 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays ser. FPGA '15</em>, pp. 268-268, 2015.","title":"300 thousand gates single event effect hardened sram-based fpga for space application (abstract only)","context":[{"sec":"sec1","text":" In addition, radiation harden by design (RHBD) has also been used to mitigate the soft error such as [5].","part":"1"}],"links":{},"refType":"biblio","id":"ref5"},{"order":"6","text":"Y. Hu, Z. Feng, L. He and R. Majumdar, \"Robust FPGA resynthesis based on fault-tolerant Boolean matching\", <em>2008 IEEE/ACM International Conference on Computer-Aided Design</em>, pp. 706-713, Nov. 2008.","title":"Robust FPGA resynthesis based on fault-tolerant Boolean matching","context":[{"sec":"sec1","text":" Recently, several logic resynthesis techniques, such as ROSE [6], IPR [7] and IPD [8] have been proposed, which leverage different logic masking techniques to mitigate SEUs in Look-Up-Tables (LUTs).","part":"1"}],"links":{"pdfSize":"250KB"},"refType":"biblio","id":"ref6"},{"order":"7","text":"Z. Feng, Y. Hu, L. He and R. Majumdar, \"IPR: In-Place Reconfiguration for FPGA fault tolerance\", <em>2009 IEEE/ACM International Conference on Computer-Aided Design - Digest of Technical Papers</em>, pp. 105-108, Nov. 2009.","title":"IPR: In-Place Reconfiguration for FPGA fault tolerance","context":[{"sec":"sec1","text":" Recently, several logic resynthesis techniques, such as ROSE [6], IPR [7] and IPD [8] have been proposed, which leverage different logic masking techniques to mitigate SEUs in Look-Up-Tables (LUTs).","part":"1"},{"sec":"sec2a","text":"The SEU on FPGA logic components has been well studied in [7] [8].","part":"1"}],"links":{},"refType":"biblio","id":"ref7"},{"order":"8","text":"J. Y. Lee, Z. Feng and L. He, \"In-place decomposition for robustness in FPGA\", <em>2010 IEEE/ACM International Conference on Computer-Aided Design (ICCAD)</em>, pp. 143-148, Nov. 2010.","title":"In-place decomposition for robustness in FPGA","context":[{"sec":"sec1","text":" Recently, several logic resynthesis techniques, such as ROSE [6], IPR [7] and IPD [8] have been proposed, which leverage different logic masking techniques to mitigate SEUs in Look-Up-Tables (LUTs).","part":"1"},{"sec":"sec2a","text":"The SEU on FPGA logic components has been well studied in [7] [8].","part":"1"},{"sec":"sec5","text":" Unlike the original IPV algorithm proposed in [8] which requires a complete model of the FPGA interconnect architecture, IPV 2.0 is efficient based on a heuristic using signal probability information without knowing the detail physical interconnect design.","part":"1"}],"links":{"pdfSize":"492KB"},"refType":"biblio","id":"ref8"},{"order":"9","text":"N. Jing, J. Y. Lee, W. He, Z. Mao and L. He, \"Mitigating FPGA interconnect soft errors by in-place LUT inversion\", <em>2011 IEEE/ACM International Conference on Computer-Aided Design (ICCAD)</em>, pp. 582-586, Nov. 2011.","title":"Mitigating FPGA interconnect soft errors by in-place LUT inversion","context":[{"sec":"sec1","text":"To mitigate the SEU induced soft error impact on the FPGA interconnect, an early version of In-place Polarity in Version (IPV) algorithm leveraging fault masking on FPGA routing multiplexors (MUXs) for generic FPGA interconnect architecture has been proposed in [9].","part":"1"}],"links":{"pdfSize":"949KB"},"refType":"biblio","id":"ref9"},{"order":"10","text":"N. Jing, J.-Y. Lee, Z. Feng, W. He, Z. Mao and L. He, \"SEU Fault Evaluation and Characteristics for SRAM-based FPGA Architectures and Synthesis Algorithms\", <em>ACM Trans. Des. Autom. Electron. Syst.</em>, vol. 18, no. 1, pp. 13:1-13:18, Jan. 2013.","title":"SEU Fault Evaluation and Characteristics for SRAM-based FPGA Architectures and Synthesis Algorithms","context":[{"sec":"sec2a","text":" More detailed explanation can be found in [10].","part":"1"}],"refType":"biblio","id":"ref10"},{"order":"11","text":"P. Graham, M. Caffrey, D. E. Johnson, N. Rollins and M. Wirthlin, \"SEU mitigation for half-latches in Xilinx Virtex FPGAs\", <em>IEEE Transactions on Nuclear Science</em>, vol. 50, no. 6, pp. 2139-2146, Dec. 2003.","title":"SEU mitigation for half-latches in Xilinx Virtex FPGAs","context":[{"sec":"sec3a","text":"According to [11] [12], Xilinx Virtex FPGAs use a special circuit, called half-latch, to efficiently generate constant signals without introducing expensive logic circuits.","part":"1"}],"links":{"documentLink":"/document/1263854","pdfSize":"354KB"},"refType":"biblio","id":"ref11"},{"order":"12","text":"C. Lavin, M. Padilla, J. Lamprecht, P. Lundrigan, B. Nelson and B. Hutchings, \"RapidSmith: Do-It - Yourself CAD Tools for Xilinx FPGAs\", <em>2011 21st International Conference on Field Programmable Logic and Applications</em>, pp. 349-355, Sep. 2011.","title":"RapidSmith: Do-It - Yourself CAD Tools for Xilinx FPGAs","context":[{"sec":"sec3a","text":"According to [11] [12], Xilinx Virtex FPGAs use a special circuit, called half-latch, to efficiently generate constant signals without introducing expensive logic circuits.","part":"1"}],"links":{"pdfSize":"605KB"},"refType":"biblio","id":"ref12"}],"articleNumber":"7684074","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"In-place LUT polarity inVersion to mitigate soft errors for FPGAs","publisher":"IEEE","htmlAbstractLink":"/document/7684074/","displayDocTitle":"In-place LUT polarity inVersion to mitigate soft errors for FPGAs","isConference":true,"isStaticHtml":true,"htmlLink":"/document/7684074/","xploreDocumentType":"Conference Publication","isDynamicHtml":true,"articleId":"7684074","openAccessFlag":"F","title":"In-place LUT polarity inVersion to mitigate soft errors for FPGAs","contentTypeDisplay":"Conferences","mlTime":"PT0.17961S","lastupdate":"2021-10-11","contentType":"conferences","definitions":"false","publicationNumber":"7590261"},{"_id":7684076,"references":[{"order":"1","text":"J. A. Blome, S. Gupta, S. Feng and S. Mahlke, \"Cost-Efficient Soft Error Protection for Embedded Microprocessors\", <em>Proc. of the Intl. Conf. on Compilers Architectures and Synthesis for Embedded Systems</em>, 2006.","title":"Cost-Efficient Soft Error Protection for Embedded Microprocessors","context":[{"sec":"sec1","text":"A soft error or Single Event Upset (SEU), is defined as a transient piece of incorrect machine state [1].","part":"1"},{"sec":"sec3b","text":" Circuit level masking occurs when a transient pulse is gated from all possible target sequential elements (e.g., ANDed with a 0), attenuated by subsequent combinational logic levels, or does not arrive within the capture window of the target sequential element [1].","part":"1"}],"refType":"biblio","id":"ref1"},{"order":"2","text":"A. H. Johnston, \"Scaling and Technology Issues for Soft Error Rates\", <em>Proc. of the Annual Research Conf. on Reliability</em>, 2000.","title":"Scaling and Technology Issues for Soft Error Rates","context":[{"sec":"sec1","text":" Soft errors due to energetic particle strikes are typically provoked by high-energy neutrons from cosmic radiation [2].","part":"1"},{"sec":"sec1","text":" To make things worse, the rate of particle strikes increases exponentially as the energy level of the particles decrease [2].","part":"1"}],"refType":"biblio","id":"ref2"},{"order":"3","text":"V. Degalahal, R. Ramanarayanan, N. Vijaykrishnan, Y. Xie and M. J. Irwin, \"Effect of Power Optimizations on Soft Error Rate\" in IFIP Series on VLSI-SoC, Springer, pp. 1-20, 2006.","title":"Effect of Power Optimizations on Soft Error Rate","context":[{"sec":"sec1","text":" Device scaling in the VLSI era results in lower operating voltages, which in turn reduce the energy necessary to provoke a voltage pulse at the output of a logic gate or to invert the value stored in a sequential element (i.e., flip-flops and memory cells) [3].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1007/0-387-33403-3_1"},"refType":"biblio","id":"ref3"},{"order":"4","text":"E. Normand, \"Single Event Upset at Ground Level\", <em>IEEE Trans. on Nuclear Science</em>, vol. 43, no. 6, pp. 2742-2750, 1996.","title":"Single Event Upset at Ground Level","context":[{"sec":"sec1","text":" They have descended from space altitudes, where they have been confined for decades, and now threat millions of processors operating at the heart of terrestrial safety-critical equipment [4].","part":"1"}],"links":{"documentLink":"/document/556861","pdfSize":"1224KB"},"refType":"biblio","id":"ref4"},{"order":"5","text":"\"RAD750 Radiation-Hardened PowerPC Microprocessor\", 2008.","title":"RAD750 Radiation-Hardened PowerPC Microprocessor","context":[{"sec":"sec1","text":" These solutions range from using specialized rad-hard process technology [5] to architecture and circuit level fault-tolerance techniques, but are dominated by the use of redundant components: transistors and metal layers at the process level [6], [7], flip-flops and Error Correction Codes (ECCs) at the circuit level [8], [9], CPU cores and fault supervision circuits at architecture levels [10]\u2013[14], as well as software processes and virtualized partitions at the software/hypervisor level [15], [16].","part":"1"}],"refType":"biblio","id":"ref5"},{"order":"6","text":"S. Lin, Y. B. Kim and F. Lombardi, \"A 11-transistor Nanoscale CMOS Memory Cell for Hardening to Soft Errors\", <em>IEEE Trans. on Very Large Scale Integration Systems</em>, vol. 19, no. 5, pp. 900-904, 2011.","title":"A 11-transistor Nanoscale CMOS Memory Cell for Hardening to Soft Errors","context":[{"sec":"sec1","text":" These solutions range from using specialized rad-hard process technology [5] to architecture and circuit level fault-tolerance techniques, but are dominated by the use of redundant components: transistors and metal layers at the process level [6], [7], flip-flops and Error Correction Codes (ECCs) at the circuit level [8], [9], CPU cores and fault supervision circuits at architecture levels [10]\u2013[14], as well as software processes and virtualized partitions at the software/hypervisor level [15], [16].","part":"1"}],"links":{"documentLink":"/document/5428788","pdfSize":"504KB"},"refType":"biblio","id":"ref6"},{"order":"7","text":"T. Calin, M. Nicolaidis and R. Velazco, \"Upset Hardened Memory Design for Submicron CMOS Technology\", <em>IEEE Trans. on Nuclear Science</em>, vol. 43, no. 6, pp. 2874-2878, 1996.","title":"Upset Hardened Memory Design for Submicron CMOS Technology","context":[{"sec":"sec1","text":" These solutions range from using specialized rad-hard process technology [5] to architecture and circuit level fault-tolerance techniques, but are dominated by the use of redundant components: transistors and metal layers at the process level [6], [7], flip-flops and Error Correction Codes (ECCs) at the circuit level [8], [9], CPU cores and fault supervision circuits at architecture levels [10]\u2013[14], as well as software processes and virtualized partitions at the software/hypervisor level [15], [16].","part":"1"}],"links":{"documentLink":"/document/556880","pdfSize":"642KB"},"refType":"biblio","id":"ref7"},{"order":"8","text":"Aerofiex Gaisler, \"UT700 32-bit Fault-Tolerant SPARC V8/LEON 3FT Processor\", 2015.","title":"UT700 32-bit Fault-Tolerant SPARC V8/LEON 3FT Processor","context":[{"sec":"sec1","text":" These solutions range from using specialized rad-hard process technology [5] to architecture and circuit level fault-tolerance techniques, but are dominated by the use of redundant components: transistors and metal layers at the process level [6], [7], flip-flops and Error Correction Codes (ECCs) at the circuit level [8], [9], CPU cores and fault supervision circuits at architecture levels [10]\u2013[14], as well as software processes and virtualized partitions at the software/hypervisor level [15], [16].","part":"1"}],"refType":"biblio","id":"ref8"},{"order":"9","text":"M. M. Ghahroodi, E. Ozer and D. Bull, \"SEU and SET-Tolerant ARM Cortex-R4 CPU for Space and Avionics Applications\", <em>Proc. of the Workshop on Manufacturable and Dependable Multi-core Architectures at N anoscale</em>, 2013.","title":"SEU and SET-Tolerant ARM Cortex-R4 CPU for Space and Avionics Applications","context":[{"sec":"sec1","text":" These solutions range from using specialized rad-hard process technology [5] to architecture and circuit level fault-tolerance techniques, but are dominated by the use of redundant components: transistors and metal layers at the process level [6], [7], flip-flops and Error Correction Codes (ECCs) at the circuit level [8], [9], CPU cores and fault supervision circuits at architecture levels [10]\u2013[14], as well as software processes and virtualized partitions at the software/hypervisor level [15], [16].","part":"1"}],"refType":"biblio","id":"ref9"},{"order":"10","text":"\"SCS750 Single Board Computer for Space\", 2013.","title":"SCS750 Single Board Computer for Space","context":[{"sec":"sec1","text":" These solutions range from using specialized rad-hard process technology [5] to architecture and circuit level fault-tolerance techniques, but are dominated by the use of redundant components: transistors and metal layers at the process level [6], [7], flip-flops and Error Correction Codes (ECCs) at the circuit level [8], [9], CPU cores and fault supervision circuits at architecture levels [10]\u2013[14], as well as software processes and virtualized partitions at the software/hypervisor level [15], [16].","part":"1"}],"refType":"biblio","id":"ref10"},{"order":"11","text":"X. Iturbe, B. Venu, E. Ozer and S. Das, \"A Triple Core Lock-Step (TCLS) ARM Cortex-R5 Processor for Safety-Critical and Ultra-Reliable Applications\", <em>Proc. of the IEEE/IFIP Intl. Conf. on Dependable Systems and Networks</em>, 2016.","title":"A Triple Core Lock-Step (TCLS) ARM Cortex-R5 Processor for Safety-Critical and Ultra-Reliable Applications","context":[{"sec":"sec1","text":" These solutions range from using specialized rad-hard process technology [5] to architecture and circuit level fault-tolerance techniques, but are dominated by the use of redundant components: transistors and metal layers at the process level [6], [7], flip-flops and Error Correction Codes (ECCs) at the circuit level [8], [9], CPU cores and fault supervision circuits at architecture levels [10]\u2013[11][14], as well as software processes and virtualized partitions at the software/hypervisor level [15], [16].","part":"1"}],"links":{"pdfSize":"423KB"},"refType":"biblio","id":"ref11"},{"order":"12","text":"\"Cortex-R5 and Cortex-R5F. Technical Reference Manual\", 2011.","title":"Cortex-R5 and Cortex-R5F. Technical Reference Manual","context":[{"sec":"sec1","text":" These solutions range from using specialized rad-hard process technology [5] to architecture and circuit level fault-tolerance techniques, but are dominated by the use of redundant components: transistors and metal layers at the process level [6], [7], flip-flops and Error Correction Codes (ECCs) at the circuit level [8], [9], CPU cores and fault supervision circuits at architecture levels [10]\u2013[12][14], as well as software processes and virtualized partitions at the software/hypervisor level [15], [16].","part":"1"},{"sec":"sec2a","text":"Cortex-R5 micro-architecture (adapted from [12]).","part":"1"},{"sec":"sec2a","text":"The Cortex-R5 CPU has an 8-stage pipelined in-order dual-issue 32-bit micro-architecture with 5 execution paths [12].","part":"1"}],"refType":"biblio","id":"ref12"},{"order":"13","text":"\"Tricore: Highly Integrated and Performance Optimized 32-bit Microcontrollers for Automotive and Industrial Applications\", 2012.","title":"Tricore: Highly Integrated and Performance Optimized 32-bit Microcontrollers for Automotive and Industrial Applications","context":[{"sec":"sec1","text":" These solutions range from using specialized rad-hard process technology [5] to architecture and circuit level fault-tolerance techniques, but are dominated by the use of redundant components: transistors and metal layers at the process level [6], [7], flip-flops and Error Correction Codes (ECCs) at the circuit level [8], [9], CPU cores and fault supervision circuits at architecture levels [10]\u2013[13][14], as well as software processes and virtualized partitions at the software/hypervisor level [15], [16].","part":"1"}],"refType":"biblio","id":"ref13"},{"order":"14","text":"R. Mariani, T. Kuschel and H. Shigehara, \"A Flexible Microcontroller Architecture for Fail-Safe and Fail-Operational Systems\", <em>Proc. of the HiPEAC Workshop on Design for Reliability</em>, 2010.","title":"A Flexible Microcontroller Architecture for Fail-Safe and Fail-Operational Systems","context":[{"sec":"sec1","text":" These solutions range from using specialized rad-hard process technology [5] to architecture and circuit level fault-tolerance techniques, but are dominated by the use of redundant components: transistors and metal layers at the process level [6], [7], flip-flops and Error Correction Codes (ECCs) at the circuit level [8], [9], CPU cores and fault supervision circuits at architecture levels [10]\u2013[14], as well as software processes and virtualized partitions at the software/hypervisor level [15], [16].","part":"1"}],"refType":"biblio","id":"ref14"},{"order":"15","text":"S. Resch, A. Steininger and C. Scherrer, \"Software Composability and Mixed Criticality for Triple Modular Redundant Architectures\", <em>Proc. of the Intl. Conf. on Computer Safety Reliability and Security</em>, 2013.","title":"Software Composability and Mixed Criticality for Triple Modular Redundant Architectures","context":[{"sec":"sec1","text":" These solutions range from using specialized rad-hard process technology [5] to architecture and circuit level fault-tolerance techniques, but are dominated by the use of redundant components: transistors and metal layers at the process level [6], [7], flip-flops and Error Correction Codes (ECCs) at the circuit level [8], [9], CPU cores and fault supervision circuits at architecture levels [10]\u2013[14], as well as software processes and virtualized partitions at the software/hypervisor level [15], [16].","part":"1"}],"refType":"biblio","id":"ref15"},{"order":"16","text":"C. M. Jeffery and R. J. O. Figueiredo, \"A Flexible Approach to Improving System Reliability with Virtual Lockstep\", <em>IEEE Trans. on Dependable and Secure Computing</em>, vol. 9, no. 1, pp. 2-15, 2012.","title":"A Flexible Approach to Improving System Reliability with Virtual Lockstep","context":[{"sec":"sec1","text":" These solutions range from using specialized rad-hard process technology [5] to architecture and circuit level fault-tolerance techniques, but are dominated by the use of redundant components: transistors and metal layers at the process level [6], [7], flip-flops and Error Correction Codes (ECCs) at the circuit level [8], [9], CPU cores and fault supervision circuits at architecture levels [10]\u2013[14], as well as software processes and virtualized partitions at the software/hypervisor level [15], [16].","part":"1"}],"links":{"documentLink":"/document/5590258","pdfSize":"1713KB"},"refType":"biblio","id":"ref16"},{"order":"17","text":"\"Hercules TMS570 Microcontrollers\", 2014.","title":"Hercules TMS570 Microcontrollers","context":[{"sec":"sec2","text":" Cortex-R5 CPUs are at the heart of TI Hercules TMS570 microcontrollers [17] and in the Xilinx UltraScale MPSoCs [18].","part":"1"}],"refType":"biblio","id":"ref17"},{"order":"18","text":"\"UltraScale Architecture and Product Overview\", 2016.","title":"UltraScale Architecture and Product Overview","context":[{"sec":"sec2","text":" Cortex-R5 CPUs are at the heart of TI Hercules TMS570 microcontrollers [17] and in the Xilinx UltraScale MPSoCs [18].","part":"1"}],"refType":"biblio","id":"ref18"},{"order":"19","text":" [online]  Available: http://www.eembc.org/benchmark/automotive_sl.php.","context":[{"sec":"sec3a","text":"We use 12 applications from the EEMBC's AutoBench benchmark suite that characterize the most common operations in safety-critical automotive applications [19].","part":"1"}],"refType":"biblio","id":"ref19"},{"order":"20","text":"A. Avizienis, J. C. Laprie, B. Randell and C. Landwehr, \"Basic Concepts and Taxonomy of Dependable and Secure Computing\", <em>IEEE Trans. on Dependable and Secure Computing</em>, vol. 1, no. 1, pp. 11-33, 2004.","title":"Basic Concepts and Taxonomy of Dependable and Secure Computing","context":[{"sec":"sec3b","text":"In this paper we use the dependability terminology presented in [20].","part":"1"}],"links":{"documentLink":"/document/1335465","pdfSize":"2330KB"},"refType":"biblio","id":"ref20"},{"order":"21","text":"J. A. Butts and G. Sohi, \"Dynamic Dead-instruction Detection and Elimination\", <em>Proc. of the Intl. Conf. on Architectural Support for Programming Languages and Operating Systems</em>, 2002.","title":"Dynamic Dead-instruction Detection and Elimination","context":[{"sec":"sec3b","text":" Micro-architecture level masking occurs when the erroneous data is overwritten before use, masked in subsequent logic operations, or simply has no effect in the computation (e.g., dead instructions [21]).","part":"1"}],"links":{},"refType":"biblio","id":"ref21"},{"order":"22","text":"S. S. Mukherjee, C. T. Weaver, J. Emer, S. K. Reinhardt and T. Austin, \"Measuring Architectural Vulnerability Factors\", <em>IEEE Micro</em>, vol. 23, no. 6, pp. 70-75, 2003.","title":"Measuring Architectural Vulnerability Factors","context":[{"sec":"sec3c","text":" Hence, we randomly sample the time domain along the entire benchmark execution, rather than conducting a complex lifetime analysis of each sequential element, as typically done when computing the Architectural Vulnerability Factor (AVF) [22].","part":"1"}],"links":{"documentLink":"/document/1261389","pdfSize":"253KB"},"refType":"biblio","id":"ref22"},{"order":"23","text":"P. Montesinos, W. Liu and J. Torrellas, \"Using Register Lifetime Predictions to Protect Register Files against Soft-Errors\", <em>Proc. of the IEEE/IFIP Intl. Conf. on Dependable Systems and Networks</em>, 2007.","title":"Using Register Lifetime Predictions to Protect Register Files against Soft-Errors","context":[{"sec":"sec4b","text":" This reflects the fact that integer registers are far more frequently used than floating point registers (this is why there are very few CL0 elements), but tend to have shorter lifetimes (this is why some faults do not corrupt actual data, leading to fewer CL5 elements) [23].","part":"1"}],"links":{"pdfSize":"630KB"},"refType":"biblio","id":"ref23"},{"order":"24","text":"M. D. Lam, E. E. Rothberg and M. E. Wolf, \"The Cache Performance and Optimizations of Blocked Algorithms\", <em>Proc. of the Intl. Conf. on Architectural Support for Programming Languages and Operating Systems</em>, 1991.","title":"The Cache Performance and Optimizations of Blocked Algorithms","context":[{"sec":"sec4c","text":" For example, when performing a matrix multiplication, active matrix row and column values (or a subset of them) are typically stored in floating-point registers [24].","part":"1"}],"links":{},"refType":"biblio","id":"ref24"}],"articleNumber":"7684076","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"Soft error vulnerability assessment of the real-time safety-related ARM Cortex-R5 CPU","publisher":"IEEE","displayDocTitle":"Soft error vulnerability assessment of the real-time safety-related ARM Cortex-R5 CPU","htmlAbstractLink":"/document/7684076/","isStaticHtml":true,"isConference":true,"htmlLink":"/document/7684076/","xploreDocumentType":"Conference Publication","isDynamicHtml":true,"articleId":"7684076","openAccessFlag":"F","title":"Soft error vulnerability assessment of the real-time safety-related ARM Cortex-R5 CPU","contentTypeDisplay":"Conferences","mlTime":"PT0.264756S","lastupdate":"2021-10-11","contentType":"conferences","definitions":"false","publicationNumber":"7590261"},{"_id":7684081,"references":[{"order":"1","text":"W. Davis, J. Wilson, S. Mick, J. Xu, H. Hua, C. Mineo, et al., \"Demystifying 3d ics: the pros and cons of going vertical\", <em>Design Test of Computers IEEE</em>, vol. 22, no. 6, pp. 498-510, Nov 2005.","title":"Demystifying 3d ics: the pros and cons of going vertical","context":[{"sec":"sec1","text":"The positive correlation between the length of long global wires and performance bottlenecks such as delay and power consumption, has driven the research toward vertically stacking multiple dies using TSVs [1].","part":"1"}],"links":{"documentLink":"/document/1541910","pdfSize":"586KB"},"refType":"biblio","id":"ref1"},{"order":"2","text":"I. Loi, F. Angiolini, S. Fujita, S. Mitra and L. Benini, \"Charac-terization and implementation of fault-tolerant vertical links for 3-d networks-on-chip\", <em>Computer-Aided Design of Integrated Circuits and Systems IEEE Transactions</em>, vol. 30, no. 1, pp. 124-134, Jan 2011.","title":"Charac-terization and implementation of fault-tolerant vertical links for 3-d networks-on-chip","context":[{"sec":"sec1","text":" Moreover, the manufacturing process of TSVs has become a main challenge due to the variability of the manufacturing process [2] [3].","part":"1"}],"links":{"documentLink":"/document/5671541","pdfSize":"1215KB"},"refType":"biblio","id":"ref2"},{"order":"3","text":"C. Metzler, A. Todri, A. Bosio, L. Dilillo, P. Girard and A. Virazel, \"Through-silicon-via resistive-open defect analysis\", <em>Test Symposium (ETS) 2012 17th IEEE European</em>, pp. 1-1, May 2012.","title":"Through-silicon-via resistive-open defect analysis","context":[{"sec":"sec1","text":" Moreover, the manufacturing process of TSVs has become a main challenge due to the variability of the manufacturing process [2] [3].","part":"1"}],"links":{"documentLink":"/document/6233037","pdfSize":"176KB"},"refType":"biblio","id":"ref3"},{"order":"4","text":"K. Chakrabarty, S. Deutsch, H. Thapliyal and F. Ye, \"Tsv defects and tsv-induced circuit failures: The third dimension in test and design-for-test\", <em>Reliability Physics Symposium (IRPS) 2012 IEEE International</em>, pp. 5F.1.1-5F.1.12, April 2012.","title":"Tsv defects and tsv-induced circuit failures: The third dimension in test and design-for-test","context":[{"sec":"sec1","text":" The cost of high yield TSV manufacturing process is only justifiable in presence of a practical solution to counteract TSV related effects (such as voids in TSVs, TSV pinch-off, oxide defects such as pinholes, thermo-mechanical stress, cracks in micro-bumps, chip warpage, and impurities [4]) which may render the entire chip useless [5].","part":"1"}],"links":{"documentLink":"/document/6241859","pdfSize":"3261KB"},"refType":"biblio","id":"ref4"},{"order":"5","text":"K. Tu, \"Reliability challenges in 3d ic packaging technology\", <em>Microelectronics Reliability</em>, vol. 51, no. 3, pp. 517-523, 2011.","title":"Reliability challenges in 3d ic packaging technology","context":[{"sec":"sec1","text":" The cost of high yield TSV manufacturing process is only justifiable in presence of a practical solution to counteract TSV related effects (such as voids in TSVs, TSV pinch-off, oxide defects such as pinholes, thermo-mechanical stress, cracks in micro-bumps, chip warpage, and impurities [4]) which may render the entire chip useless [5].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1016/j.microrel.2010.09.031"},"refType":"biblio","id":"ref5"},{"order":"6","text":"A. Eghbal, P. Yaghini, N. Bagherzadeh and M. Khayambashi, \"An-alytical fault tolerance assessment and metrics for tsv-based 3d network-on-chip\", <em>Computers IEEE Transactions</em>, vol. 64, no. 12, pp. 3591-3604, Dec 2015.","title":"An-alytical fault tolerance assessment and metrics for tsv-based 3d network-on-chip","context":[{"sec":"sec1","text":" Also TSV failures may be introduced at run-time because of e.g. thermal issues and Single Event Effect (SEE) [6].","part":"1"},{"sec":"sec1","text":" A comprehensive list of both fabrication and runtime TSV failure sources have been presented in [6].","part":"1"}],"links":{"documentLink":"/document/7035006","pdfSize":"809KB"},"refType":"biblio","id":"ref6"},{"order":"7","text":"M. Ebrahimi, X. Chang, M. Daneshtalab, J. Plosila, P. Liljeberg and H. Tenhunen, \"Dyxyz: Fully adaptive routing algorithm for 3d nocs\", <em>2013 21st Euromicro International Conference on Parallel Distributed and Network-Based Processing</em>, pp. 499-503, Feb 2013.","title":"Dyxyz: Fully adaptive routing algorithm for 3d nocs","context":[{"sec":"sec2","text":" Generally routing algorithms are divided into static and adaptive [7] [8] where adaptive routing is a better candidate for a fault-tolerant routing due to its inherent path redundancy.","part":"1"}],"links":{"pdfSize":"304KB"},"refType":"biblio","id":"ref7"},{"order":"8","text":"F. Farahnakian, M. Ebrahimi, M. Daneshtalab, P. Liljeberg and J. Plosila, \"Q-Iearning based congestion-aware routing algorithm for on-chip network\", <em>Networked Embedded Systems for Enterprise Applications (NESEA) 2011 IEEE 2nd International Conference</em>, pp. 1-7, Dec 2011.","title":"Q-Iearning based congestion-aware routing algorithm for on-chip network","context":[{"sec":"sec2","text":" Generally routing algorithms are divided into static and adaptive [7] [8] where adaptive routing is a better candidate for a fault-tolerant routing due to its inherent path redundancy.","part":"1"}],"links":{"pdfSize":"1194KB"},"refType":"biblio","id":"ref8"},{"order":"9","text":"M. Ebrahimi, M. Daneshtalab and J. Plosila, \"Fault-tolerant routing algorithm for 3d noc using hamiltonian path strategy\", <em>Design Automation Test in Europe Conference Exhibition (DATE) 2013</em>, pp. 1601-1604, March 2013.","title":"Fault-tolerant routing algorithm for 3d noc using hamiltonian path strategy","context":[{"sec":"sec2","text":"Examples of fault-tolerant routing algorithms in 3D-NoCs have already been presented in [9] and [10].","part":"1"},{"sec":"sec2","text":" Hamiltonian path strategy [9] tolerates one faulty links either horizontal or vertical in 3D mesh NoCs without using any virtual channels. [10] deals with multiple faults in the 3D-NoC architecture with a limited quantity of TSVs; the authors apply deadlock recovery schemes rather than avoiding deadlock.","part":"1"}],"links":{"documentLink":"/document/6513771","pdfSize":"387KB"},"refType":"biblio","id":"ref9"},{"order":"10","text":"X. Jiang and T. Watanabe, \"A novel fully adaptive fault-tolerant routing algorithm for 3d network-on-chip\", <em>TENCON 2013\u20132013 IEEE Region 10 Conference (31194)</em>, pp. 1-4, Oct 2013.","title":"A novel fully adaptive fault-tolerant routing algorithm for 3d network-on-chip","context":[{"sec":"sec2","text":"Examples of fault-tolerant routing algorithms in 3D-NoCs have already been presented in [9] and [10].","part":"1"},{"sec":"sec2","text":" [10] deals with multiple faults in the 3D-NoC architecture with a limited quantity of TSVs; the authors apply deadlock recovery schemes rather than avoiding deadlock.","part":"1"}],"links":{"documentLink":"/document/6718932","pdfSize":"543KB"},"refType":"biblio","id":"ref10"},{"order":"11","text":"F. Dubois, A. Sheibanyrad, F. Petrot and M. Bahmani, \"Elevator-first: A deadlock-free distributed routing algorithm for vertically partially connected 3d-nocs\", <em>Computers IEEE Transactions</em>, vol. 62, no. 3, pp. 609-615, March 2013.","title":"Elevator-first: A deadlock-free distributed routing algorithm for vertically partially connected 3d-nocs","context":[{"sec":"sec2","text":" Elevator-first [11] is a routing algorithm which has been proposed for partially connected 3D-NoCs.","part":"1"}],"links":{"documentLink":"/document/6109239","pdfSize":"653KB"},"refType":"biblio","id":"ref11"},{"order":"12","text":"F. Verbeek and J. Schmaltz, \"A decision procedure for deadlock-free routing in wormhole networks\", <em>IEEE Transactions on Parallel and Distributed Systems</em>, vol. 25, no. 8, pp. 1935-1944, 2014.","title":"A decision procedure for deadlock-free routing in wormhole networks","context":[{"sec":"sec5","text":"To address this issue, we have used DCI2 to formally verify CoBRA for all of the above properties [12].","part":"1"}],"links":{"documentLink":"/document/6564261","pdfSize":"330KB"},"refType":"biblio","id":"ref12"},{"order":"13","text":" [online]  Available: http://access.ee.ntu.edu.tw/noximJindex.html.","context":[{"sec":"sec6","text":"The efficiency of the proposed routing algorithm under different number of faults has been evaluated using Access-Noxim simulator [13].","part":"1"}],"refType":"biblio","id":"ref13"},{"order":"14","text":"J. P. Singh, W.-D. Weber and A. Gupta, \"Splash: Stanford parallel applications for shared-memory\", <em>ACM SIGARCH Computer Architecture News</em>, vol. 20, no. 1, pp. 5-44, 1992.","title":"Splash: Stanford parallel applications for shared-memory","context":[{"sec":"sec6","text":" Moreover, results for different traffic patterns including synthetic and real traffic scenarios are reported [14] [15].","part":"1"}],"links":{},"refType":"biblio","id":"ref14"},{"order":"15","text":"C. Bienia, S. Kumar, J. P. Singh and K. Li, \"The parsec benchmark suite: Characterization and architectural implications\", <em>Proceedings of the 17th international conference on Parallel architectures and compilation techniques</em>, pp. 72-81, 2008.","title":"The parsec benchmark suite: Characterization and architectural implications","context":[{"sec":"sec6","text":" Moreover, results for different traffic patterns including synthetic and real traffic scenarios are reported [14] [15].","part":"1"}],"links":{},"refType":"biblio","id":"ref15"},{"order":"16","text":"K.-Y. Jheng, C.-H. Chao, H.-Y. Wang and A.-Y. Wu, \"Traffic-thermal mutual-coupling co-simulation platform for three-dimensional network-on-chip\", <em>VLSI Design Automation and Test (VLSI-DAT) 2010 International Symposium</em>, pp. 135-138, April 2010.","title":"Traffic-thermal mutual-coupling co-simulation platform for three-dimensional network-on-chip","context":[{"sec":"sec6d","text":"The traffic-thermal mutual-coupling cosimulation platform [16] has been used to compare the thermal distribution of CoBRA and Elevator-first.","part":"1"}],"links":{"pdfSize":"236KB"},"refType":"biblio","id":"ref16"},{"order":"17","text":"Y. Hoskote, S. Vangal, A. Singh, N. Borkar and S. Borkar, \"A 5-ghz mesh interconnect for a teraflops processor\", <em>Micro IEEE</em>, vol. 27, no. 5, pp. 51-61, Sept 2007.","title":"A 5-ghz mesh interconnect for a teraflops processor","context":[{"sec":"sec6d","text":" The tile geometry and power model are based on Intel 80-core chip [17].","part":"1"}],"links":{"documentLink":"/document/4378783","pdfSize":"1087KB"},"refType":"biblio","id":"ref17"}],"articleNumber":"7684081","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"CoBRA: Low cost compensation of TSV failures in 3D-NoC","publisher":"IEEE","htmlAbstractLink":"/document/7684081/","displayDocTitle":"CoBRA: Low cost compensation of TSV failures in 3D-NoC","isConference":true,"htmlLink":"/document/7684081/","isStaticHtml":true,"xploreDocumentType":"Conference Publication","isDynamicHtml":true,"articleId":"7684081","openAccessFlag":"F","title":"CoBRA: Low cost compensation of TSV failures in 3D-NoC","contentTypeDisplay":"Conferences","mlTime":"PT0.283959S","lastupdate":"2021-10-11","contentType":"conferences","definitions":"false","publicationNumber":"7590261"},{"_id":7684102,"references":[{"order":"1","text":"S. Karnouskos, \"The cooperative internet of things enabled smart grid\", <em>The 14th IEEE International Symposium on Consumer Electronics (ISCE2010)</em>, June 2010.","title":"The cooperative internet of things enabled smart grid","context":[{"sec":"sec1","text":" The Inter-communicating devices such as Phasor Measurement Units (PMU s) and smart meters, have opened exciting opportunities [1], in which the acquisition transmission and consumption of high-granularity real-time power system data is facilitated through the integration of communications computing and advanced control technologies.","part":"1"}],"refType":"biblio","id":"ref1"},{"order":"2","text":"Y. Mo, T. Kim, K. Brancik, D. Dickinson, H. Lee, A. Perrig, et al., \"Cyber-physical security of a smart grid infrastructure\", <em>Proceedings of the IEEE</em>, vol. 100, no. 1, pp. 195-209, January 2012.","title":"Cyber-physical security of a smart grid infrastructure","context":[{"sec":"sec1","text":" Such dependence on information technology naturally raises questions as to the effects of cyber attacks on power system operation [2]\u2013[4].","part":"1"}],"refType":"biblio","id":"ref2"},{"order":"3","text":"T. Flick and J. Morehouse, \"Securing the Smart Grid: Next Generation Power Grid Security\", <em>Syngress</em>, 2011.","title":"Securing the Smart Grid: Next Generation Power Grid Security","context":[{"sec":"sec1","text":" Such dependence on information technology naturally raises questions as to the effects of cyber attacks on power system operation [2]\u2013[3][4].","part":"1"}],"refType":"biblio","id":"ref3"},{"order":"4","text":"\"Reliability considerations from integration of srnart grid\", <em>North American Reliability Corporation Princeton NJ Tech. Rep.</em>, December 2010.","title":"Reliability considerations from integration of srnart grid","context":[{"sec":"sec1","text":" Such dependence on information technology naturally raises questions as to the effects of cyber attacks on power system operation [2]\u2013[4].","part":"1"}],"refType":"biblio","id":"ref4"},{"order":"5","text":"C. Stimmel, Big Data Analytics Strategies for the Smart Grid, Auerbach Publications, July 2014.","title":"Big Data Analytics Strategies for the Smart Grid","context":[{"sec":"sec1","text":" Furthermore the massive amounts of real-time power system data have brought transformative potential and transformative challenges for securing the smart grid system [5]. [6].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1201/b17228"},"refType":"biblio","id":"ref5"},{"order":"6","text":"Managing big data for smart grids and smart meters, IBM Corporation, Software Group, May 2012.","title":"Managing big data for smart grids and smart meters","context":[{"sec":"sec1","text":" [6].","part":"1"}],"refType":"biblio","id":"ref6"},{"order":"7","text":"\"NISTIR 7628, Guidelines for Sman Grid Cyber Security, National Institute for Standards and Technology\", August 2010.","context":[{"sec":"sec1","text":"The attacks targeting availability, integrity and confidentiality are identified as the major security issues for monitoring and control systems for smart grids [7]\u2013[9].","part":"1"}],"refType":"biblio","id":"ref7"},{"order":"8","text":"\"DoE Roadmap to Achieve Energy Delivery Systems Cyber Security\", <em>Energy Sector Control Systems Working Group</em>, September 2011.","title":"DoE Roadmap to Achieve Energy Delivery Systems Cyber Security","context":[{"sec":"sec1","text":"The attacks targeting availability, integrity and confidentiality are identified as the major security issues for monitoring and control systems for smart grids [7]\u2013[8][9].","part":"1"}],"refType":"biblio","id":"ref8"},{"order":"9","text":"I. Ghansah, <em>California State University Sacramento</em>, May 2012.","title":"California State University Sacramento","context":[{"sec":"sec1","text":"The attacks targeting availability, integrity and confidentiality are identified as the major security issues for monitoring and control systems for smart grids [7]\u2013[9].","part":"1"}],"refType":"biblio","id":"ref9"},{"order":"10","text":"Y. Liu, P. Ning and M. K. Reiter, \"False data injection attacks against state estimation in electric power grids\", <em>Proc. 16th ACM Conference on Computer and Communications Security</em>, pp. 21-32, November 2009.","title":"False data injection attacks against state estimation in electric power grids","context":[{"sec":"sec1","text":" Recent work focused on false data injection attacks has demonstrated how an opponent can bias power system measurements and overcome residual-based bad data detection approaches [10].","part":"1"}],"links":{},"refType":"biblio","id":"ref10"},{"order":"11","text":"R. Bobba, K. M. Rogers, Q. Wang, H. Khurana, K. Nahrstedt and T. J. Overbye, \"Detecting false data injection attacks on DC state estimation\", <em>Proc. First Workshop on Secure Control Systems</em>, April 2010.","title":"Detecting false data injection attacks on DC state estimation","context":[{"sec":"sec1","text":" Subsequent research has focused on identifying such attacks [11]\u2013[16] and has largely taken an information perspective.","part":"1"},{"sec":"sec1","text":" A detection strategy was proposed in [11] by protecting a strategically selected set of sensor measurements and by independently verifying the values of a strategically selected set of state variables. [12] introduced algorithms that obtains efficient protection and partial protection given a limited budget.","part":"1"}],"refType":"biblio","id":"ref11"},{"order":"12","text":"G. D\u00e1n and H. Sandberg, \"Stealth attacks and protection schemes for state estimators in power systems\", <em>Proc. First IEEE International Conference on Sman Grid Communications (SmartGridComm)</em>, pp. 214-219, October 2010.","title":"Stealth attacks and protection schemes for state estimators in power systems","context":[{"sec":"sec1","text":" Subsequent research has focused on identifying such attacks [11]\u2013[12][16] and has largely taken an information perspective.","part":"1"},{"sec":"sec1","text":" [12] introduced algorithms that obtains efficient protection and partial protection given a limited budget.","part":"1"}],"links":{"pdfSize":"165KB"},"refType":"biblio","id":"ref12"},{"order":"13","text":"Q. Yang, J. Yang, W. Yu, D. An, N. Zhang and W. Zhao, \"On false data-injection attacks against power system state estimation: Modeling and countermeasures\", <em>IEEE Transactions on Parallel and Distributed Systems</em>, vol. 25, no. 3, pp. 717-729, March 2014.","title":"On false data-injection attacks against power system state estimation: Modeling and countermeasures","context":[{"sec":"sec1","text":" Subsequent research has focused on identifying such attacks [11]\u2013[13][16] and has largely taken an information perspective.","part":"1"},{"sec":"sec1","text":" In [13]. the authors presented the least-effort attack model and formulated the attacking strategy that selects a set of meters to manipulate so as to cause the maximum damage.","part":"1"}],"links":{"documentLink":"/document/6490324","pdfSize":"1109KB"},"refType":"biblio","id":"ref13"},{"order":"14","text":"L. L. an, M. Esmalifalak, Q. Ding, V. Emesih and Z. Han, \"Detecting false data injection attacks on power grid by sparse optimization\", <em>IEEE Transactions on Sman Grid</em>, vol. 5, pp. 612, March 2014.","title":"Detecting false data injection attacks on power grid by sparse optimization","context":[{"sec":"sec1","text":" Subsequent research has focused on identifying such attacks [11]\u2013[14][16] and has largely taken an information perspective.","part":"1"},{"sec":"sec1","text":" In [14]. the authors formulated the false data detection problem as the matrix separation problem and proposed two protection methods, the nuclear norm minimization method and low rank matrix factorization method.","part":"1"}],"refType":"biblio","id":"ref14"},{"order":"15","text":"Y. Liu, L. Yan, J. Ren and D. Su, \"Research on efficient detection methods for false data injection in smart grid\", <em>International Conference on Wireless Communication and Sensor Network (WCSN)</em>, pp. 188-192, December 2014.","title":"Research on efficient detection methods for false data injection in smart grid","context":[{"sec":"sec1","text":" Subsequent research has focused on identifying such attacks [11]\u2013[15][16] and has largely taken an information perspective.","part":"1"},{"sec":"sec1","text":" The authors in [15] proposed two distributed detection algorithms based on observable islands theory.","part":"1"}],"links":{"pdfSize":"275KB"},"refType":"biblio","id":"ref15"},{"order":"16","text":"Z. Hu, Y. Wang, X. Tian, X. Yang, D. Meng and R. Fan, \"False data injection attacks identification for smart grids\", <em>Third International Conference on Technological Advances in Electrical Electronics and Computer Engineering (TAEECE)</em>, pp. 139-143, April - May 2015.","title":"False data injection attacks identification for smart grids","context":[{"sec":"sec1","text":" Subsequent research has focused on identifying such attacks [11]\u2013[16] and has largely taken an information perspective.","part":"1"},{"sec":"sec1","text":" In [16]. the equivalent measurement transformation and the largest weighted residual method were integrated for detecting the false data injection attacks.","part":"1"}],"links":{"pdfSize":"291KB"},"refType":"biblio","id":"ref16"},{"order":"17","text":"G. Hinton, S. Osindero and Y. Teh, \"A fast learning algorithm for deep belief nets\", <em>Neural Comput.</em>, vol. 18, no. 7, pp. 1527-1554, May 2006.","title":"A fast learning algorithm for deep belief nets","context":[{"sec":"sec1","text":"Recently an unsupervised feature learning technique Deep Be-lief Network (DBN). was proposed to build and learn the hier-archical representations from the real-time data and capture the higher-order statistical structure of the input domain [17].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1162/neco.2006.18.7.1527","pdfSize":"769KB"},"refType":"biblio","id":"ref17"},{"order":"18","text":"Y. Bengio, P. Lamblin, D. Popovici and H. Larochelle, \"Greedy layer-wise training of deep networks\", <em>The 25th Annual Conference on Neural Information Processing Systems (NIPS)</em>, pp. 153-160, December 2007.","title":"Greedy layer-wise training of deep networks","context":[{"sec":"sec1","text":" DBNs are able to achieve higher efficiency and accuracy in recognizing complex pattern compared with the conventional Artificial Neural Network (ANN) techniques [18]\u2013[23].","part":"1"}],"refType":"biblio","id":"ref18"},{"order":"19","text":"Y. Bengio, \"Learning deep architectures for AI\", <em>Foundations and Trends in Machine Learning</em>, vol. 2, no. 2, pp. 1-127, 2009.","title":"Learning deep architectures for AI","context":[{"sec":"sec1","text":" DBNs are able to achieve higher efficiency and accuracy in recognizing complex pattern compared with the conventional Artificial Neural Network (ANN) techniques [18]\u2013[19][23].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1561/2200000006"},"refType":"biblio","id":"ref19"},{"order":"20","text":"H. Lee, R. Grosse, R. Ranganath and A. Ng, \"Unsupervised learning of hierarchical representations with convolutional deep belief networks\", <em>Communications of the ACM</em>, vol. 54, no. 10, pp. 95-103, October 2011.","title":"Unsupervised learning of hierarchical representations with convolutional deep belief networks","context":[{"sec":"sec1","text":" DBNs are able to achieve higher efficiency and accuracy in recognizing complex pattern compared with the conventional Artificial Neural Network (ANN) techniques [18]\u2013[20][23].","part":"1"}],"links":{},"refType":"biblio","id":"ref20"},{"order":"21","text":"V. Mnih and G. Hinton, \"Learning to label aerial images from noisy data\", <em>Proceedings of the 29th International Conference on Machine Learning (ICML)</em>, pp. 567-574, June-July 2012.","title":"Learning to label aerial images from noisy data","context":[{"sec":"sec1","text":" DBNs are able to achieve higher efficiency and accuracy in recognizing complex pattern compared with the conventional Artificial Neural Network (ANN) techniques [18]\u2013[21][23].","part":"1"}],"refType":"biblio","id":"ref21"},{"order":"22","text":"X. Chen and X. Lin, \"Big Data Deep Learning: Challenges and Per-spectives\", <em>IEEE Access</em>, vol. 2, pp. 514-525, May 2007.","title":"Big Data Deep Learning: Challenges and Per-spectives","context":[{"sec":"sec1","text":" DBNs are able to achieve higher efficiency and accuracy in recognizing complex pattern compared with the conventional Artificial Neural Network (ANN) techniques [18]\u2013[22][23].","part":"1"}],"links":{"documentLink":"/document/6817512","pdfSize":"3899KB"},"refType":"biblio","id":"ref22"},{"order":"23","text":"Y. Yan, X. Yin, S. Li, M. Yang and H. Hao, \"Learning document semantic representation with hybrid deep belief network\", <em>Computational Intelligence and Neuroscience</em>, vol. 2015, pp. 1-9, 2015.","title":"Learning document semantic representation with hybrid deep belief network","context":[{"sec":"sec1","text":" DBNs are able to achieve higher efficiency and accuracy in recognizing complex pattern compared with the conventional Artificial Neural Network (ANN) techniques [18]\u2013[23].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1155/2015/650527"},"refType":"biblio","id":"ref23"},{"order":"24","text":"G. Taylor, <em>Composable distributed-state models for high-dimensional time series</em>, 2009.","title":"Composable, distributed-state models for high-dimensional time series","context":[{"sec":"sec1","text":" In [24]. an extension version of DBN. called Conditional DBN (CDBN). was presented to model temporal data by treating the previously observed data as additional input and implementing autoregressive (AR) data modeling scheme.","part":"1"}],"refType":"biblio","id":"ref24"},{"order":"25","text":"J. Wei, D. Kundur, T. Zourntos and K. L. Butler-Purry, \"A flocking-based paradigm for hierarchical cyber-physical smart grid modeling and control\", <em>IEEE Transactions on Sman Grid</em>, vol. 5, pp. 2687-2700, November 2014.","title":"A flocking-based paradigm for hierarchical cyber-physical smart grid modeling and control","context":[{"sec":"sec2","text":"The work in this paper is built on a two-tier hierarchical cyber-physical multi-agent control framework for modeling the transient stability problem of a wide-area power system, which was developed in the previous work [25].","part":"1"},{"sec":"sec5","text":" The hierarchical multi-agent control scheme proposed in [25] is activated at \\$t = 0.15\\mathrm{s}\\$.","part":"1"}],"links":{"documentLink":"/document/6874572","pdfSize":"3172KB"},"refType":"biblio","id":"ref25"},{"order":"26","text":"J. Wei, D. Kundur and K. L. Butler-Purry, \"A novel bio-inspired technique for rapid real-time generator coherency identification\", <em>IEEE Transactions on Sman Grid</em>, vol. 6, pp. 178-188, January 2015.","title":"A novel bio-inspired technique for rapid real-time generator coherency identification","context":[{"sec":"sec2","text":" In [26], a real-time data-driven scheme was proposed for identifying the physical coherence between synchronous generators.","part":"1"}],"links":{"documentLink":"/document/6874589","pdfSize":"2240KB"},"refType":"biblio","id":"ref26"},{"order":"27","text":"Y. Liu, P. Ning and M. K. Reiter, \"False data injection attacks against state estimation in electric power grids\", <em>ACM Transactions on Information and System Security</em>, 2011.","title":"False data injection attacks against state estimation in electric power grids","context":[{"sec":"sec3","text":"Assumption 1 credits the attacker with power system topology information that maybe gleaned through eavesdropping of local communications [27], [28].","part":"1"},{"sec":"sec3","text":" Assumption 2 is consistent with the fact that the attacker attempts to carry out the attack with the limited cost [27], [29].","part":"1"}],"links":{},"refType":"biblio","id":"ref27"},{"order":"28","text":"S. Liu, X. Feng, D. Kundur, T. Zourntos and K. L. Butler-Purry, \"Switched system models for coordinated cyber-physical attack construction and simulation\", <em>Proc. Second IEEE International Conference on Sman Grid Communications (SmartGridComm)</em>, October 2011.","title":"Switched system models for coordinated cyber-physical attack construction and simulation","context":[{"sec":"sec3","text":"Assumption 1 credits the attacker with power system topology information that maybe gleaned through eavesdropping of local communications [27], [28].","part":"1"}],"links":{"pdfSize":"637KB"},"refType":"biblio","id":"ref28"},{"order":"29","text":"J. Lin, W. Yu, X. Yang, G. Xu and W. Zhao, \"On false data injection attacks against distributed energy routing in smart grid\", <em>IEEE/ACM Third International Conference on Cyber-Physical Systems (ICCPS)</em>, pp. 183-192, April 2012.","title":"On false data injection attacks against distributed energy routing in smart grid","context":[{"sec":"sec3","text":" Assumption 2 is consistent with the fact that the attacker attempts to carry out the attack with the limited cost [27], [29].","part":"1"}],"links":{"documentLink":"/document/6197400","pdfSize":"1141KB"},"refType":"biblio","id":"ref29"},{"order":"30","text":"G. Zweigle, \"Expand synchrophasor capabilities with the substation phasor data concentrator\", <em>Tech. Rep.</em>, February 2010.","title":"Expand synchrophasor capabilities with the substation phasor data concentrator","context":[{"sec":"sec3","text":" Assumption 3 requires the PDC has efficient attack detection and defense mechanisms [30].","part":"1"}],"refType":"biblio","id":"ref30"},{"order":"31","text":"G. Hinton and R. Salakhutdinov, \"Reducing the dimensionality of data with neural networks\", <em>Science</em>, vol. 313, no. 5786, pp. 504-507, 2006.","title":"Reducing the dimensionality of data with neural networks","context":[{"sec":"sec4","text":" Considering that the 3-dimensional input data have real values, both of the CDBNs are trained by stacking one conditional Gaussian-Bernoulli Restricted Boltzmann Machines (GBRBMs) [31] [32] (for the first hidden layer) with three conditional Binary RBMs (BRBMs) (for the other three hidden layers) as shown in Fig. 2.","part":"1"}],"refType":"biblio","id":"ref31"},{"order":"32","text":"K. Cho, A. Ilin and T. Raiko, \"Improved learning of gaussian-bernoulli restricted boltzmann machines\", <em>Proc. of the 21th International Conference on Artificial neural networks (ICANN'11)</em>, pp. 14-17, June 2011.","title":"Improved learning of gaussian-bernoulli restricted boltzmann machines","context":[{"sec":"sec4","text":" Considering that the 3-dimensional input data have real values, both of the CDBNs are trained by stacking one conditional Gaussian-Bernoulli Restricted Boltzmann Machines (GBRBMs) [31] [32] (for the first hidden layer) with three conditional Binary RBMs (BRBMs) (for the other three hidden layers) as shown in Fig. 2.","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1007/978-3-642-21735-7_2"},"refType":"biblio","id":"ref32"}],"articleNumber":"7684102","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"A deep learning-based cyber-physical strategy to mitigate false data injection attack in smart grids","publisher":"IEEE","isDynamicHtml":true,"displayDocTitle":"A deep learning-based cyber-physical strategy to mitigate false data injection attack in smart grids","isStaticHtml":true,"isConference":true,"htmlLink":"/document/7684102/","xploreDocumentType":"Conference Publication","htmlAbstractLink":"/document/7684102/","articleId":"7684102","openAccessFlag":"F","title":"A deep learning-based cyber-physical strategy to mitigate false data injection attack in smart grids","contentTypeDisplay":"Conferences","mlTime":"PT0.361907S","lastupdate":"2021-12-25","contentType":"conferences","definitions":"false","publicationNumber":"7590273"},{"_id":7684103,"references":[{"order":"1","text":"F. M. Cleveland, \"Cyber security issues for advanced metering infrast-tructure (ami)\", <em>PES GM - Conversion and Delivery of Electrical Energy in the 21st Century 2008 IEEE</em>, pp. 1-5, 2008.","title":"Cyber security issues for advanced metering infrast-tructure (ami)","context":[{"sec":"sec1","text":" The power system security is mostly concerned with cyber security of AMI (Advanced Metering Infrastructure), [1], SCADA (Supervisory Control and Data Acquisition) security [2] and communication standards [3].","part":"1"}],"refType":"biblio","id":"ref1"},{"order":"2","text":"A. Creery and E. Byres, \"Industrial cybersecurity for power system and scada networks\", <em>Petroleum and Chemical Ind. Conf. 2005. Industry Appl. Soc. 52nd Annual</em>, pp. 303-309, 2005.","title":"Industrial cybersecurity for power system and scada networks","context":[{"sec":"sec1","text":" The power system security is mostly concerned with cyber security of AMI (Advanced Metering Infrastructure), [1], SCADA (Supervisory Control and Data Acquisition) security [2] and communication standards [3].","part":"1"}],"links":{"documentLink":"/document/1524567","pdfSize":"4319KB"},"refType":"biblio","id":"ref2"},{"order":"3","text":"G. N. Ericsson, \"Cyber security and power system communication essential parts of a smart grid infrastructure\", <em>Power Delivery IEEE Trans.</em>, vol. 25, no. 3, pp. 1501-1507, 2010.","title":"Cyber security and power system communication essential parts of a smart grid infrastructure","context":[{"sec":"sec1","text":" The power system security is mostly concerned with cyber security of AMI (Advanced Metering Infrastructure), [1], SCADA (Supervisory Control and Data Acquisition) security [2] and communication standards [3].","part":"1"}],"links":{"documentLink":"/document/5452993","pdfSize":"650KB"},"refType":"biblio","id":"ref3"},{"order":"4","text":"Y. Mo, T.H.-J. Kim, K. Brancik, D. Dickinson, H. Lee, A. Perrig, et al., \"Cyber-physical security of a smart grid infrastructure\", <em>Proceedings of the IEEE</em>, vol. 100, no. 1, pp. 195-209, 2012.","title":"Cyber-physical security of a smart grid infrastructure","context":[{"sec":"sec1","text":" A new cyber-physical approach to the smart grid security was introduced in [4] and addresses a tight coupling between the physical power system and the ICT (Information and Communication Technology).","part":"1"}],"refType":"biblio","id":"ref4"},{"order":"5","text":"A. Hahn, A. Ashok, S. Sridhar and M. Govindarasu, \"Cyber-physical security testbeds: Architecture application and evaluation for smart grid\", <em>Smart Grid IEEE Transactions on</em>, vol. 4, no. 2, pp. 847-855, 2013.","title":"Cyber-physical security testbeds: Architecture, application, and evaluation for smart grid","context":[{"sec":"sec1","text":" Nine major research topics emerged from the combination of these two fields: vulnerability research, impact analysis, mitigation research, cyber-physical metrics, data and model developments, security validation, interoperability, cyber forensics and operator training [5].","part":"1"}],"links":{"documentLink":"/document/6473865","pdfSize":"934KB"},"refType":"biblio","id":"ref5"},{"order":"6","text":"V. Chandola, A. Banerjee and V. Kumar, \"Anomaly detection: A survey\", <em>ACM computing surveys (CSUR)</em>, vol. 41, no. 3, pp. 15, 2009.","title":"Anomaly detection: A survey","context":[{"sec":"sec1","text":" An anomaly detection method identifies rare data instances or events that do not match an expected pattern [6].","part":"1"},{"sec":"sec1","text":" The point anomaly detection takes the global view of the data [6].","part":"1"},{"sec":"sec1","text":" For time series, time is the context for each measurement [6].","part":"1"},{"sec":"sec1","text":" Two methods for contextual anomaly detection exist: reduction to a point anomaly detection problem and utilizing the structure in data [6].","part":"1"}],"links":{},"refType":"biblio","id":"ref6"},{"order":"7","text":"D. Yang, A. Usynin and J. W. Hines, \"Anomaly-based intrusion detection for SCADA systems\", <em>5th intl. topical meeting on nuclear plant instrumentation control and human machine interface technologies (npic&hmit 05)</em>, pp. 12-16, 2006.","title":"Anomaly-based intrusion detection for SCADA systems","context":[{"sec":"sec1","text":" Anomaly detection with regression models has been used for discovering cyber-attacks on a SCADA system [7], a wind turbine fault detection [8], a PV (photovoltaic power plant) fault diagnostics [9].","part":"1"}],"refType":"biblio","id":"ref7"},{"order":"8","text":"A. Zaher, S. McArthur, D. Infield and Y. Patel, \"Online wind turbine fault detection through automated SCADA data analysis\", <em>Wind Energy</em>, vol. 12, no. 6, pp. 574, 2009.","title":"Online wind turbine fault detection through automated SCADA data analysis","context":[{"sec":"sec1","text":" Anomaly detection with regression models has been used for discovering cyber-attacks on a SCADA system [7], a wind turbine fault detection [8], a PV (photovoltaic power plant) fault diagnostics [9].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1002/we.319"},"refType":"biblio","id":"ref8"},{"order":"9","text":"M. Sanz-Bobi, A. M. San Roque, A. de Marcos and M. Bada, \"Intelligent system for a remote diagnosis of a photovoltaic solar power plant\", <em>Journal of Physics: Conference Series</em>, vol. 364, no. 1, pp. 012119, 2012.","title":"Intelligent system for a remote diagnosis of a photovoltaic solar power plant","context":[{"sec":"sec1","text":" Anomaly detection with regression models has been used for discovering cyber-attacks on a SCADA system [7], a wind turbine fault detection [8], a PV (photovoltaic power plant) fault diagnostics [9].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1088/1742-6596/364/1/012119"},"refType":"biblio","id":"ref9"},{"order":"10","text":"Y. Isozaki, S. Yoshizawa, Y. Fujimoto, H. Ishii, I. Ono, T. Onoda, et al., \"On detection of cyber attacks against voltage control in distribution power grids\", <em>Smart Grid Communications (SmartGrid-Comm) 2014 IEEE International Conference on</em>, pp. 842-847, 2014.","title":"On detection of cyber attacks against voltage control in distribution power grids","context":[{"sec":"sec1","text":" A special case of a PV attack against voltage control in distribution power grids has been described in [10].","part":"1"}],"links":{"documentLink":"/document/7007753","pdfSize":"510KB"},"refType":"biblio","id":"ref10"},{"order":"11","text":"X. Song, M. Wu, C. Jermaine and S. Ranka, \"Conditional anomaly detection\", <em>Knowledge and Data Engineering IEEE Transactions on</em>, vol. 19, no. 5, pp. 631-645, 2007.","title":"Conditional anomaly detection","context":[{"sec":"sec1","text":" The contextual or conditional anomalies were introduced in [11] and are defined as data points that are anomalous in a specific context and acceptable in another context.","part":"1"}],"links":{"documentLink":"/document/4138201","pdfSize":"839KB"},"refType":"biblio","id":"ref11"},{"order":"12","text":"Z. Zhao, W. Xu and D. Cheng, \"User behavior detection framework based on nbp for energy efficiency\", <em>Automation in Construction</em>, vol. 26, pp. 69-76, 2012.","title":"User behavior detection framework based on nbp for energy efficiency","context":[{"sec":"sec1","text":"In the energy domain the contextual anomaly detection have been previously used for recognising user behavior in a residential dwelling based on non-parametric belief propagation for energy efficiency [12].","part":"1"},{"sec":"sec1","text":" In [12] a user behaviour is categorised as unusual equipment usage or bursty occupancy and is used to adjust the energy management schedule.","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1016/j.autcon.2012.04.001"},"refType":"biblio","id":"ref12"},{"order":"13","text":"V. M. Catterson, S. D. McArthur and G. Moss, \"Online conditional anomaly detection in multivariate data for transformer monitoring\", <em>Power Delivery IEEE Transactions on</em>, vol. 25, no. 4, pp. 2556-2564, 2010.","title":"Online conditional anomaly detection in multivariate data for transformer monitoring","context":[{"sec":"sec1","text":" Authors in [13] propose use of on-line contextual anomaly detection for fault diagnostics of power transformers.","part":"1"}],"links":{"documentLink":"/document/5491272","pdfSize":"577KB"},"refType":"biblio","id":"ref13"},{"order":"14","text":"M. E. Khan and F. Khan, \"A comparative study of white box black box and grey box testing techniques\", <em>Int. J. Adv. Comput. Sci. Appl.</em>, vol. 3, no. 6, 2012.","title":"A comparative study of white box, black box and grey box testing techniques","context":[{"sec":"sec3","text":" Three types of popular models are white, gray and black box models [14].","part":"1"}],"refType":"biblio","id":"ref14"},{"order":"15","text":"F. Almonacid, C. Rus, L. Hontoria, M. Fuentes and G. Nofuentes, \"Characterisation of si-crystalline pv modules by artificial neural networks\", <em>Renewable Energy</em>, vol. 34, no. 4, pp. 941-949, 2009.","title":"Characterisation of si-crystalline pv modules by artificial neural networks","context":[{"sec":"sec3","text":" PV arrays have been previously modelled with use of ANN [15].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1016/j.renene.2008.06.010"},"refType":"biblio","id":"ref15"},{"order":"16","text":"S. Ebron, D. L. Lubkeman and M. White, \"A neural network approach to the detection of incipient faults on power distribution feeders\", <em>Power Delivery IEEE Transactions on</em>, vol. 5, no. 2, pp. 905-914, 1990.","title":"A neural network approach to the detection of incipient faults on power distribution feeders","context":[{"sec":"sec3","text":" In the context of power system ANN was used together with anomaly detection in only in few cases: distribution feeder fault detection [16], detecting anomalies at substation level of abnormal measurements [17].","part":"1"}],"links":{"documentLink":"/document/53101","pdfSize":"835KB"},"refType":"biblio","id":"ref16"},{"order":"17","text":"M. Martinelli, E. Tronci, G. Dipoppa and C. Balducelli, \"Electric power system anomaly detection using neural networks\" in Knowledge-Based Intelligent Information and Engineering Systems, Springer, pp. 1242-1248, 2004.","title":"Electric power system anomaly detection using neural networks","context":[{"sec":"sec3","text":" In the context of power system ANN was used together with anomaly detection in only in few cases: distribution feeder fault detection [16], detecting anomalies at substation level of abnormal measurements [17].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1007/978-3-540-30132-5_168"},"refType":"biblio","id":"ref17"},{"order":"18","text":"A. EI Shahat, \"Pv cell module modeling & ann simulation for smart grid applications\", <em>Journal of Theoretical and Applied Information Technology</em>, vol. 16, no. 1, pp. 9-20, 2010.","title":"Pv cell module modeling & ann simulation for smart grid applications","context":[{"sec":"sec3","text":" Similar PV models have been proposed in numerous publications, for example a PV model using irradiation, ambient temperature, voltage, active power and current training set was proposed in [18].","part":"1"}],"refType":"biblio","id":"ref18"},{"order":"19","text":"\"Pecan Street Smart Grid Demonstration Program - Final Technology Performance Report\", <em>Pecan Street Inc. Tech. Rep.</em>, February 2015.","title":"Pecan Street Smart Grid Demonstration Program - Final Technology Performance Report","context":[{"sec":"sec3a1","text":" The objective was to implement an open platform Energy Internet Demonstration [19] with real residential consumers.","part":"1"},{"sec":"sec4","text":" In this section we present monitoring results from a single PV (refereed to PV number 744 in [19]).","part":"1"}],"refType":"biblio","id":"ref19"},{"order":"20","text":"B. D. Ripley, Modern applied statistics with S, Springer, 2002.","title":"Modern applied statistics with S","context":[{"sec":"sec3b","text":" In forward-feed ANN problem of over-fitting can be minimised with regularization [20], that is used to minimise the weights of the model, the cost function \\$J\\$ with regularization is as follows:.","part":"1"},{"sec":"sec3b","text":"Ripley [20] suggests to use \\$\\lambda=10^{-4}-10^{-2}\\$ as a regularization parameter for least-squares fitting.","part":"1"}],"refType":"biblio","id":"ref20"},{"order":"21","text":"J. D. Head and M. C. Zerner, \"A BroydenFletcherGoldfarbShanno optimization procedure for molecular geometries\", <em>Chemical physics letters</em>, vol. 122, no. 3, pp. 264-270, 1985.","title":"A BroydenFletcherGoldfarbShanno optimization procedure for molecular geometries","context":[{"sec":"sec3b","text":" Broyden-Fletcher-Goldfarb-Shanno (BFGS) algorithm [21] was used for solving unconstrained nonlinear optimization problem of minimising the the cost function \\$J(w)\\$.","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1016/0009-2614(85)80574-1"},"refType":"biblio","id":"ref21"}],"articleNumber":"7684103","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"Contextual anomaly detection for cyber-physical security in Smart Grids based on an artificial neural network model","publisher":"IEEE","htmlAbstractLink":"/document/7684103/","displayDocTitle":"Contextual anomaly detection for cyber-physical security in Smart Grids based on an artificial neural network model","isConference":true,"isStaticHtml":true,"htmlLink":"/document/7684103/","xploreDocumentType":"Conference Publication","isDynamicHtml":true,"articleId":"7684103","openAccessFlag":"F","title":"Contextual anomaly detection for cyber-physical security in Smart Grids based on an artificial neural network model","contentTypeDisplay":"Conferences","mlTime":"PT0.332815S","lastupdate":"2021-10-11","contentType":"conferences","definitions":"false","publicationNumber":"7590273"},{"_id":7684151,"references":[{"order":"1","text":"D. Gupta, L. Cherkasova, R. Gardner and A. Vahdat, \"Enforcing performance isolation across virtual machines in XEN\", <em>Proceedings of the 7th ACM/IFIP/USENIX Int'l Can! On Middleware (Middleware '06)</em>, pp. 342-362, 2006.","title":"Enforcing performance isolation across virtual machines in XEN","context":[{"sec":"sec1","text":"With the surging demands for computing resources and the quick development of virtual resource isolation technology [1], cloud computing has become a fascinating paradigm that can provision elastic services and on demand resources for various users based on pay-per-use model.","part":"1"}],"refType":"biblio","id":"ref1"},{"order":"2","text":"K. Kant, \"Data Center Evolution A Tutorial on State of the Art Issues and Challenges\", <em>Journal of Computer Networks</em>, vol. 53, pp. 2939-2965, 2009.","title":"Data Center Evolution A Tutorial on State of the Art, Issues, and Challenges","context":[{"sec":"sec1","text":" Data Centers housing large number of IT equipment such as servers (hosts), data storage, network devices, power and cooling devices etc. facilitate the development of varied services offered by the cloud [2],.","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1016/j.comnet.2009.10.004"},"refType":"biblio","id":"ref2"},{"order":"3","text":"R.N. Calheiros, Ranjan Rajiv, Beloglazov Anton, A.F. De Rose Cesar and Buyya Rajkumar, \"CloudSim: A Toolkit for Modeling and Simulation of Cloud Computing Environments and Evaluation of Resource Provisioning Algorithms\", <em>Software: Practice and Experience</em>, vol. 41, no. 1, pp. 23-50, 2011.","title":"CloudSim: A Toolkit for Modeling and Simulation of Cloud Computing Environments and Evaluation of Resource Provisioning Algorithms","context":[{"sec":"sec4a","text":"This simulator is an extensible toolkit which enables the simulation, modeling and experimentation of cloud system its infrastructures and application environments of single and internetworked clouds [3].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1002/spe.995"},"refType":"biblio","id":"ref3"},{"order":"4","text":"B. Wickremasinghe, \"CloudAnalyst: a CloudSim-based tool for modeling and analysis of large scale cloudcomputing environments\", <em>MEDC Proiect Report</em>, 2009.","title":"CloudAnalyst: a CloudSim-based tool for modeling and analysis of large scale cloudcomputing environments","context":[{"sec":"sec4a","text":" This software helps researchers to concentrate on particular design issues without considering the low level details of cloud infrastructures and services [4].","part":"1"}],"refType":"biblio","id":"ref4"},{"order":"5","text":"Sadhasivam Sudha, R. Jayarani, N. Nagaveni and R. Vasanth Ram, \"Design and Implementation of an efficient TwolevelScheduler for Cloud Computing Environment\", <em>Proceedings of International Conference on Advances in Recent Technologies in Communication and Computing</em>, 2009.","title":"Design and Implementation of an efficient TwolevelScheduler for Cloud Computing Environment","context":[],"refType":"biblio","id":"ref5"},{"order":"6","text":"Rajavel Rajkumar and T Mala, \"Achieving Service Level Agreement in Cloud Environment using Job Prioritization in Hierarchical Scheduling\", <em>Proceeding of International Conference on Information System Design and Intelligent Application</em>, vol. 132, pp. 547-554, 2012.","title":"Achieving Service Level Agreement in Cloud Environment using Job Prioritization in Hierarchical Scheduling","context":[],"refType":"biblio","id":"ref6"},{"order":"7","text":"Q. Cao, W. Gong and Z. Wei, \"An Optimized Algorithm for Task Scheduling Based On Activity Based Costing in Cloud Computing\", <em>Proceedings of Third International Conference on Bioinformatics and Biomedical Engineering</em>, pp. 1-3, 2009.","title":"An Optimized Algorithm for Task Scheduling Based On Activity Based Costing in Cloud Computing","context":[],"links":{"pdfSize":"346KB"},"refType":"biblio","id":"ref7"},{"order":"8","text":"A. Tawfeek Medhat, El-Sisi Ashraf, E. keshk Arabi and A. Torkey Fawzy, \"Cloud Task Scheduling Based on Ant Colony Optimization\", <em>Proceeding of IEEE International Conference on Computer Engineering & Systems (ICCES)</em>, 2013.","title":"Cloud Task Scheduling Based on Ant Colony Optimization","context":[],"refType":"biblio","id":"ref8"}],"articleNumber":"7684151","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"Rank based efficient task scheduler for cloud computing","publisher":"IEEE","htmlAbstractLink":"/document/7684151/","displayDocTitle":"Rank based efficient task scheduler for cloud computing","isConference":true,"htmlLink":"/document/7684151/","isStaticHtml":true,"xploreDocumentType":"Conference Publication","isDynamicHtml":true,"articleId":"7684151","openAccessFlag":"F","title":"Rank based efficient task scheduler for cloud computing","contentTypeDisplay":"Conferences","mlTime":"PT0.14566S","lastupdate":"2021-10-12","contentType":"conferences","definitions":"false","publicationNumber":"7590274"},{"_id":7684172,"references":[{"order":"1","text":"K H Nicolaides, G Azar, D Byrne, C Mansur and K. Marks, \"Fetal nauchal translucency:ultra sound screening for chromosomal defects in first trimester of pregnancy\", <em>B M J 1992;304</em>, pp. 867-889.","title":"Fetal nauchal translucency:ultra sound screening for chromosomal defects in first trimester of pregnancy","context":[{"sec":"sec1","text":" People with Down syndrome have mild to severe learning disabilities and physical symptoms which include a small skull, extra folds of skin under the eye, a protruding tongue and nasal bridges that are flat in shape [1].","part":"1"}],"refType":"biblio","id":"ref1"},{"order":"2","text":"C. Larose, P. Massoc, Y. Hilliton, J.P. Bernard and Y. Ville, \"Comparison of fetal nasal bone assessment by ultrasound at 11\u201314 weeks and by post-mortem X-ray in trisomy 21:a prospective observational study\", <em>Ultrasound in obstetrics and Gynecology John Wiley&Sons Ltd</em>, vol. 22, pp. 27-30, 2003.","title":"Comparison of fetal nasal bone assessment by ultrasound at 11\u201314 weeks and by post-mortem X-ray in trisomy 21:a prospective observational study","context":[{"sec":"sec1","text":" Based on previous studies it shows that noses of babies with trisomy may have an under developed nasal bone structure which usually doesn't show up during the scan in early pregnancy [2].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1002/uog.169"},"refType":"biblio","id":"ref2"},{"order":"3","text":"K.O. Kagan, S. Cicero, I. Staboulidou, D. Wright and K.H. Nicolaides, \"Faetal nasal bone in screening for trisomy 2118 & 13 and turner syndrome at 11\u201313 weeks of gestation\", <em>Ultra sound in obstetrics &Gynecology John Wiley&Sons Ltd</em>, vol. 33, pp. 259-264, 2004.","title":"Faetal nasal bone in screening for trisomy 21,18 & 13 and turner syndrome at 11\u201313 weeks of gestation","context":[{"sec":"sec1","text":" Therefore, the assessment of fetal nasal bone improves the performance of the first trimester screening for trisomy21 [3].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1002/uog.6318"},"refType":"biblio","id":"ref3"},{"order":"4","text":"P. Jannin, J. M. Fitzpatrick, D. J. Hawkes, X. Pennec, R. Shahidi and M. W. Vannier, \"Validation of medical image processing in image-guided therapy\", <em>EEE Trans. on Medical Imaging</em>, vol. 21, pp. 1445-1449, 2002.","title":"Validation of medical image processing in image-guided therapy","context":[{"sec":"sec2","text":" Medical imaging is an important source of diagnosing the malfunctions inside human body [4].","part":"1"}],"links":{"documentLink":"/document/1176631","pdfSize":"152KB"},"refType":"biblio","id":"ref4"},{"order":"5","text":"\"Various Image Enhancement Techniques\", <em>A Critical Review</em>.","title":"Various Image Enhancement Techniques","context":[{"sec":"sec2","text":" Spatial domain techniques like the logarithmic transforms, power law transforms, histogram equalization are based on the direct manipulation of the pixels in the image [5].","part":"1"}],"refType":"biblio","id":"ref5"},{"order":"6","text":"K. K. Singh and A. Singh, \"A Study of Image Segmentation Algorithms for Different Types of Images\", <em>International Journal of Computer Science Issues</em>, vol. 7, no. 5, 2010.","title":"A Study of Image Segmentation Algorithms for Different Types of Images","context":[{"sec":"sec2","text":" But there is not a single method which can be considered good for different images; all methods are not equally good for a particular type of image [6].","part":"1"}],"refType":"biblio","id":"ref6"},{"order":"7","text":"S.A. Mokheld, \"Lung Cancer Detection Using Image Processing Techniques\", <em>Leonardo</em>, 2012.","title":"Lung Cancer Detection Using Image Processing Techniques","context":[{"sec":"sec2","text":"The output of segmentation will determine the effectiveness of the features to be extracted at the feature extraction stage [7] The outcome of these extracted features will be used in guiding the decision of medical personnel [8].","part":"1"}],"refType":"biblio","id":"ref7"},{"order":"8","text":"<em>Electronic Journal of Practices and Technologies</em>, vol. 20, pp. 147-158.","title":"Electronic Journal of Practices and Technologies","context":[{"sec":"sec2","text":"The output of segmentation will determine the effectiveness of the features to be extracted at the feature extraction stage [7] The outcome of these extracted features will be used in guiding the decision of medical personnel [8].","part":"1"}],"refType":"biblio","id":"ref8"},{"order":"9","text":"R.C Gonzalez and R.B. Woods, Digital Image Processing, Asia, 2001.","title":"Digital Image Processing","context":[{"sec":"sec2","text":" Various techniques involved in image extraction are grouped into four major categories, namely, feature based approach, appearance based approach, template-based and part-based approaches [9].","part":"1"}],"refType":"biblio","id":"ref9"},{"order":"10","text":"M.P Sampat, M. Markey and A.C Bovik, \"Computer-Aided Detection and Diagnosis in Mammography\", 2005.","title":"Computer-Aided Detection and Diagnosis in Mammography","context":[{"sec":"sec3","text":" After the network has been trained sufficiently, it will be able to distinguish images having nasal bone [10].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1016/B978-012119792-6/50130-3"},"refType":"biblio","id":"ref10"},{"order":"11","text":"T.A. Anjit and S. Rishidas, \"Identification of Nasal Bone for the Early Detection of Down Syndrome using Back Propagation Neural Network\", <em>IEEE Conference on Communications and Signal Processing (ICCSP)</em>, 2011.","title":"Identification of Nasal Bone for the Early Detection of Down Syndrome using Back Propagation Neural Network","context":[{"sec":"sec3","text":" S [11] proposed a method for the detection of nasal bone for the ultra sonogram of foetus of 11 to 14 week of gestation.","part":"1"}],"links":{"pdfSize":"317KB"},"refType":"biblio","id":"ref11"},{"order":"12","text":"T Rafeek and A Gunasundari, \"proposed\u201c Reliable Non invasive First Trimester Screening Test Using Image processing and Artificial Neural Network\".","title":"proposed\u201c, Reliable Non invasive First Trimester Screening Test Using Image processing and Artificial Neural Network","context":[{"sec":"sec3","text":"In the paper, \u201cReliable Non invasive First Trimester Screening Test Using Image processing and Artificial Neural Network\u201d[12], Rafeek T and A Gunasundari proposed a non invasive, accurate, and reliable method to enhance the scan image since the nasal bone appears as a very small white patch.","part":"1"}],"refType":"biblio","id":"ref12"},{"order":"13","text":"B. Priestley shan and M. Madheswaran, \"Revised estimates of ultrasonographic markers for gestational age assessment of singleton pregnancies among Indian population\", <em>International journal of advanced science and technology</em>, vol. 17, April 2010.","title":"Revised estimates of ultrasonographic markers for gestational age assessment of singleton pregnancies among Indian population","context":[],"refType":"biblio","id":"ref13"},{"order":"14","text":"R. Sonia and V. Shanthi, \"Early Detection of Down Syndrome Marker Using Fetal Nasal Bone Length During First and Second Trimester\", <em>Indian journal of applied research</em>, vol. 5, no. 7, July 2015.","title":"Early Detection of Down Syndrome Marker Using Fetal Nasal Bone Length During First and Second Trimester","context":[{"sec":"sec4","text":" Shanthi proposed \u201cEarly Detection of Down Syndrome Marker Using Fetal Nasal Bone Length During First and Second Trimester\u201d[14].","part":"1"}],"refType":"biblio","id":"ref14"}],"articleNumber":"7684172","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"A study on Down syndrome detection based on Artificial Neural Network in Ultra sonogram images","publisher":"IEEE","isDynamicHtml":true,"htmlAbstractLink":"/document/7684172/","displayDocTitle":"A study on Down syndrome detection based on Artificial Neural Network in Ultra sonogram images","isConference":true,"htmlLink":"/document/7684172/","isStaticHtml":true,"xploreDocumentType":"Conference Publication","articleId":"7684172","openAccessFlag":"F","title":"A study on Down syndrome detection based on Artificial Neural Network in Ultra sonogram images","contentTypeDisplay":"Conferences","mlTime":"PT0.151281S","lastupdate":"2021-10-12","contentType":"conferences","definitions":"false","publicationNumber":"7590274"},{"_id":7684706,"references":[{"order":"1","text":"\"Early Estimate of Motor Vehicle Traffic Fatalities for the First Nine Months (JanSep) of 2015\", <em>National Highway Traffic Safety Administration Washington DC Tech. Rep.</em>, 2016.","title":"Early Estimate of Motor Vehicle Traffic Fatalities for the First Nine Months (JanSep) of 2015","context":[{"sec":"sec1","text":"Figures form NHTSAs Fatal Analysis Reporting System (FARS) in 2014 show that 32,675 people died in motor vehicle crashes and the fatality rate for 2015 is estimated to reach 1.17 deaths per 100 million vehicle miles traveled [1].","part":"1"}],"refType":"biblio","id":"ref1"},{"order":"2","text":"J. Hosang, M. Omran, R. Benenson and B. Schiele, \"Taking a Deeper Look at Pedestrians\", <em>CVPR Boston MA</em>, jan 2015.","title":"Taking a Deeper Look at Pedestrians","context":[{"sec":"sec1","text":"The most successful and accurate approaches in object detection are based on convolutional neural networks (CNN) which have significantly outperformed methods based on densely extracted features [2].","part":"1"},{"sec":"sec2","text":" While for generic object detection an object agnostic method such as Selective Search [10] is necessary, for more focused tasks like pedestrian detection such proposals are under-performing compared to the state of the art [2] and by using an accurate pedestrian detector as proposal method, significant gains can be achieved.","part":"1"},{"sec":"sec2","text":" Moreover, the proposals generated by a specialized object detector have a higher probability of containing the object of interest, reducing the number of proposal regions needed: as shown by [2] in the supplemental material, only 3 proposal per images are enough to reach a recall of more than 90%.","part":"1"},{"sec":"sec3","text":"The baseline CNN detector, dubbed DeepPed [8], follows from [2] in combining R-CNN with an efficient pedestrian detector used as proposal method.","part":"1"}],"links":{"pdfSize":"241KB"},"refType":"biblio","id":"ref2"},{"order":"3","text":"A. Krizhevsky, I. Sutskever and G. Hinton, \"Imagenet classification with deep convolutional neural networks\", <em>NIPS Lake Tahoe NV</em>, pp. 1-9, 2012.","title":"Imagenet classification with deep convolutional neural networks","context":[{"sec":"sec1","text":" However, the resulting models are characterized by a large computational complexity and number of parameters: for example, the successful AlexNet model [3] requires one billion floating point operations per classification and 60 million parameters, corresponding to 217 MB of parameters memory in single precision floating point.","part":"1"},{"sec":"sec2","text":"Starting with the introduction of AlexNet in 2012, which won by a large margin the ImageNet Large Scale Visual Recognition Challenge [3], deep convolutional neural networks have become the dominant approach in image classification, recently achieving human-level performances [9].","part":"1"}],"refType":"biblio","id":"ref3"},{"order":"4","text":"K. Simonyan and A. Zisserman, \"Very Deep Convolutional Networks for Large-Scale Image Recognition\", <em>Google Research Tech. Rep.</em>, sep 2014.","title":"Very Deep Convolutional Networks for Large-Scale Image Recognition","context":[{"sec":"sec1","text":" The more accurate VGG networks [4] can require up to 40 billion floating point operations and 500 MB of parameter memory.","part":"1"}],"refType":"biblio","id":"ref4"},{"order":"5","text":"R. Girshick, J. Donahue, T. Darrell and J. Malik, \"Rich feature hierarchies for accurate object detection and semantic segmentation\", <em>CVPR Columbus OH</em>, nov 2014.","title":"Rich feature hierarchies for accurate object detection and semantic segmentation","context":[{"sec":"sec1","text":"The complexity of CNNs prevents performing classification at every potential position and scale and thus a widely used approach, first proposed in [5], is to use a object proposal mechanism, where only \u201cobject-like\u201d regions are processed by the network.","part":"1"},{"sec":"sec2","text":" The seminal work by Girschick on Regions with convolutional neural networks (R-CNN) [5] extended those results to object detection.","part":"1"}],"links":{"pdfSize":"894KB"},"refType":"biblio","id":"ref5"},{"order":"6","text":"S. Han, X. Liu, H. Mao, J. Pu, A. Pedram, M. A. Horowitz, et al., \"EIE: Efficient Inference Engine on Compressed Deep Neural Network\", <em>ISCA</em>, feb 2016.","title":"EIE: Efficient Inference Engine on Compressed Deep Neural Network","context":[{"sec":"sec1","text":" The computation can be further sped-up by using Graphic Processing Units (GPU) or specialized hardware (such as [6]).","part":"1"}],"links":{},"refType":"biblio","id":"ref6"},{"order":"7","text":"S. Han, H. Mao and W. J. Dally, \"Deep Compression: Compressing Deep Neural Networks with Pruning Trained Quantization and Huff-man Coding\", <em>ICLR San Juan Puerto Rico</em>, oct 2016.","title":"Deep Compression: Compressing Deep Neural Networks with Pruning, Trained Quantization and Huff-man Coding","context":[{"sec":"sec1","text":" However, the memory required for the parameters puts severe constraints on embedded platforms, where a larger amount of on-chip memory increases costs and access to an external Dynamic Random Access Memory (DRAM) requires two orders of magnitude more energy than accessing local Static RAM (SRAM) caches [7].","part":"1"},{"sec":"sec1","text":" Starting from DeepPed, an optimized pedestrian detection pipeline we previously developed [8], we reduce the redundancy of the parameters with two approaches inspired by [7]: by compressing the individual weights through k-means quantization, and by pruning weights with small absolute value.","part":"1"},{"sec":"sec2","text":"However, a simple strategy based on scalar quantization of the weights [26] and connection pruning [27] is surprisingly effective and with network retraining achieves a \\$37\\times\\$ compression on AlexNet with almost no loss in performance [7].","part":"1"},{"sec":"sec4","text":"In order to reduce the parameter memory, two strategies inspired by [7] have been chosen to compress the network weights: scalar quantization and weight pruning.","part":"1"}],"refType":"biblio","id":"ref7"},{"order":"8","text":"D. Tom\u00e8, F. Monti, L. Baroffio, L. Bondi, M. Tagliasacchi and S. Tubaro, \"Deep convolutional neural networks for pedestrian detection\", <em>Politecnico di Milano Tech. Rep.</em>, oct 2015.","title":"Deep convolutional neural networks for pedestrian detection","context":[{"sec":"sec1","text":" Starting from DeepPed, an optimized pedestrian detection pipeline we previously developed [8], we reduce the redundancy of the parameters with two approaches inspired by [7]: by compressing the individual weights through k-means quantization, and by pruning weights with small absolute value.","part":"1"},{"sec":"sec3","text":"The baseline CNN detector, dubbed DeepPed [8], follows from [2] in combining R-CNN with an efficient pedestrian detector used as proposal method.","part":"1"},{"sec":"sec3","text":" The details of the algorithm are discussed in [8], where each step of the pipeline is analyzed and optimized in order to increase the final detection accuracy.","part":"1"}],"refType":"biblio","id":"ref8"},{"order":"9","text":"K. He, X. Zhang, S. Ren and J. Sun, \"Delving Deep into Rectifiers: Surpassing Human-Level Performance on ImageNet Classification\", <em>CVPR Boston MA</em>, feb 2015.","title":"Delving Deep into Rectifiers: Surpassing Human-Level Performance on ImageNet Classification","context":[{"sec":"sec2","text":"Starting with the introduction of AlexNet in 2012, which won by a large margin the ImageNet Large Scale Visual Recognition Challenge [3], deep convolutional neural networks have become the dominant approach in image classification, recently achieving human-level performances [9].","part":"1"}],"links":{"pdfSize":"863KB"},"refType":"biblio","id":"ref9"},{"order":"10","text":"J. R. R. Uijlings, K. E. A. Van, De Sande, T. Gevers and A. W. M. Smeulders, \"Selective search for object recognition\", <em>International Journal of Computer Vision</em>, vol. 104, pp. 154-171, 2013.","title":"Selective search for object recognition","context":[{"sec":"sec2","text":" While for generic object detection an object agnostic method such as Selective Search [10] is necessary, for more focused tasks like pedestrian detection such proposals are under-performing compared to the state of the art [2] and by using an accurate pedestrian detector as proposal method, significant gains can be achieved.","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1007/s11263-013-0620-5"},"refType":"biblio","id":"ref10"},{"order":"11","text":"Y. LeCun, J. S. Denker and S. A. Solla, \"Optimal Brain Damage\", <em>NIPS</em>, no. 598\u2013605, 1990.","title":"Optimal Brain Damage","context":[{"sec":"sec2","text":" While methods for neural network compression have a long history [11], the pace of research has accelerated in response to the large networks introduced after 2012.","part":"1"}],"refType":"biblio","id":"ref11"},{"order":"12","text":"E. Denton, W. Zaremba, J. Bruna, Y. LeCun and R. Fergus, \"Exploiting Linear Structure Within Convolutional Networks for Efficient Evaluation\" in NIPS, Montreal, Canada, apr 2014.","title":"Exploiting Linear Structure Within Convolutional Networks for Efficient Evaluation","context":[{"sec":"sec2","text":"Early approaches are based on enforcing weight sparsity, either through low-rank approximations [12] or by an opportune regularization term [13] [14], achieving a compression ratio up to \\$20\\times\\$ at the price of a 1-2% loss of accuracy.","part":"1"}],"refType":"biblio","id":"ref12"},{"order":"13","text":"M. D. Collins and P. Kohli, \"Memory Bounded Deep Convolutional Networks\", <em>Microsoft Research Tech. Rep.</em>, dec 2014.","title":"Memory Bounded Deep Convolutional Networks","context":[{"sec":"sec2","text":"Early approaches are based on enforcing weight sparsity, either through low-rank approximations [12] or by an opportune regularization term [13] [14], achieving a compression ratio up to \\$20\\times\\$ at the price of a 1-2% loss of accuracy.","part":"1"}],"refType":"biblio","id":"ref13"},{"order":"14","text":"B. Liu, M. Wang, H. Foroosh, M. Tappen and M. Penksy, \"Sparse Convolutional Neural Networks\" in CVPR, Boston, MA:IEEE, pp. 806-814, jun 2015.","title":"Sparse Convolutional Neural Networks","context":[{"sec":"sec2","text":"Early approaches are based on enforcing weight sparsity, either through low-rank approximations [12] or by an opportune regularization term [13] [14], achieving a compression ratio up to \\$20\\times\\$ at the price of a 1-2% loss of accuracy.","part":"1"},{"sec":"sec2","text":" The sparsity of convolutional layers has the added benefit of reducing the number of operations, up to \\$4\\times\\$ in the case of [14].","part":"1"}],"refType":"biblio","id":"ref14"},{"order":"15","text":"M. Jaderberg, A. Vedaldi and A. Zisserman, \"Speeding up Convolutional Neural Networks with Low Rank Expansions\", <em>Arxiv</em>, may 2014.","title":"Speeding up Convolutional Neural Networks with Low Rank Expansions","context":[{"sec":"sec2","text":" The convolutional layers of the network can be compressed either by 1-rank approximation [15], filter decomposition [16] or Tucker decomposition [17], achieving a compression rate of \\$5\\times\\$.","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.5244/C.28.88"},"refType":"biblio","id":"ref15"},{"order":"16","text":"X. Zhang, J. Zou, K. He and J. Sun, \"Accelerating Very Deep Convolutional Networks for Classification and Detection\", <em>Arxiv</em>, may 2015.","title":"Accelerating Very Deep Convolutional Networks for Classification and Detection","context":[{"sec":"sec2","text":" The convolutional layers of the network can be compressed either by 1-rank approximation [15], filter decomposition [16] or Tucker decomposition [17], achieving a compression rate of \\$5\\times\\$.","part":"1"}],"refType":"biblio","id":"ref16"},{"order":"17","text":"Y. D. Kim, E. Park, S. Yoo, T. Choi, L. Yang and D. Shin, \"Compression of Deep Convolutional Neural Networks for Fast and Low Power Mobile Applications\" in ICLR, San Juan, Puerto Rico, may 2016.","title":"Compression of Deep Convolutional Neural Networks for Fast and Low Power Mobile Applications","context":[{"sec":"sec2","text":" The convolutional layers of the network can be compressed either by 1-rank approximation [15], filter decomposition [16] or Tucker decomposition [17], achieving a compression rate of \\$5\\times\\$.","part":"1"}],"refType":"biblio","id":"ref17"},{"order":"18","text":"Z. Yang, M. Moczulski, M. Denil, N. De Freitas, A. Smola, L. Song, et al., \"Deep Fried Convnets\" in CVPR, Boston, MA, pp. 9, dec 2015.","title":"Deep Fried Convnets","context":[{"sec":"sec2","text":" Examples are kernel machines [18], tensors [19], circulant matrices [20] or a cascade of diagonalized matrices [21]; convolutional layers can also be replaced by separable filters [22].","part":"1"}],"links":{"pdfSize":"198KB"},"refType":"biblio","id":"ref18"},{"order":"19","text":"A. Novikov, D. Podoprikhin, A. Osokin and D. Vetrov, \"Tensorizing Neural Networks\" in NIPS, Motreal, Canada, sep 2015.","title":"Tensorizing Neural Networks","context":[{"sec":"sec2","text":" Examples are kernel machines [18], tensors [19], circulant matrices [20] or a cascade of diagonalized matrices [21]; convolutional layers can also be replaced by separable filters [22].","part":"1"}],"refType":"biblio","id":"ref19"},{"order":"20","text":"Y. Cheng, F. X. Yu, R. S. Feris, S. Kumar, A. Choudhary and S.-F. Chang, \"An exploration of parameter redundancy in deep networks with circulant projections\" in ICCV, Santiago, Chile, feb 2015.","title":"An exploration of parameter redundancy in deep networks with circulant projections","context":[{"sec":"sec2","text":" Examples are kernel machines [18], tensors [19], circulant matrices [20] or a cascade of diagonalized matrices [21]; convolutional layers can also be replaced by separable filters [22].","part":"1"}],"links":{"pdfSize":"297KB"},"refType":"biblio","id":"ref20"},{"order":"21","text":"M. Moczulski, M. Denil, J. Appleyard and N. De Freitas, \"ACDC: A Structured Efficient Linear Layer\" in ICLR, San Juan, Puerto Rico, may 2016.","title":"ACDC: A Structured Efficient Linear Layer","context":[{"sec":"sec2","text":" Examples are kernel machines [18], tensors [19], circulant matrices [20] or a cascade of diagonalized matrices [21]; convolutional layers can also be replaced by separable filters [22].","part":"1"}],"refType":"biblio","id":"ref21"},{"order":"22","text":"J. Jin, A. Dundar and E. Culurciello, \"Flattened Convolutional Neural Networks for Feedforward Acceleration\" in ICLR, San Diego (CA), dec 2015.","title":"Flattened Convolutional Neural Networks for Feedforward Acceleration","context":[{"sec":"sec2","text":" Examples are kernel machines [18], tensors [19], circulant matrices [20] or a cascade of diagonalized matrices [21]; convolutional layers can also be replaced by separable filters [22].","part":"1"}],"refType":"biblio","id":"ref22"},{"order":"23","text":"C. Szegedy, W. Liu, Y. Jia, P. Sermanet, S. Reed, D. Anguelov, et al., \"Going Deeper with Convolutions\" in CVPR, Boston, MA, jun 2015.","title":"Going Deeper with Convolutions","context":[{"sec":"sec2","text":" Stages with \\$1\\times 1\\$ convolutions are an effective way of reducing the number of parameters in a network and they are often used in very deep networks such as the Inception architecture [23] and in Residual Networks [24]; however, when applied to smaller networks can achieve the same level of accuracy as AlexNet with \\$40\\times\\$ less parameters [25].","part":"1"}],"refType":"biblio","id":"ref23"},{"order":"24","text":"K. He, X. Zhang, S. Ren and J. Sun, \"Deep Residual Learning for Image Recognition\", <em>Microsoft Research Tech. Rep.</em>, dec 2015.","title":"Deep Residual Learning for Image Recognition","context":[{"sec":"sec2","text":" Stages with \\$1\\times 1\\$ convolutions are an effective way of reducing the number of parameters in a network and they are often used in very deep networks such as the Inception architecture [23] and in Residual Networks [24]; however, when applied to smaller networks can achieve the same level of accuracy as AlexNet with \\$40\\times\\$ less parameters [25].","part":"1"}],"refType":"biblio","id":"ref24"},{"order":"25","text":"F. N. Iandola, M. W. Moskewicz, K. Ashraf, S. Han, W. J. Dally and K. Keutzer, \"SqueezeNet: AlexNet-level accuracy with 50x fewer parameters and < 1MB model size\", <em>Deep Scale Tech. Rep.</em>, feb 2016.","title":"SqueezeNet: AlexNet-level accuracy with 50x fewer parameters and < 1MB model size","context":[{"sec":"sec2","text":" Stages with \\$1\\times 1\\$ convolutions are an effective way of reducing the number of parameters in a network and they are often used in very deep networks such as the Inception architecture [23] and in Residual Networks [24]; however, when applied to smaller networks can achieve the same level of accuracy as AlexNet with \\$40\\times\\$ less parameters [25].","part":"1"}],"refType":"biblio","id":"ref25"},{"order":"26","text":"Y. Gong, L. Liu, M. Yang and L. Bourdev, \"Compressing Deep Convo-lutional Networks using Vector Quantization\", <em>Facebook AI Research Tech. Rep.</em>, dec 2014.","title":"Compressing Deep Convo-lutional Networks using Vector Quantization","context":[{"sec":"sec2","text":"However, a simple strategy based on scalar quantization of the weights [26] and connection pruning [27] is surprisingly effective and with network retraining achieves a \\$37\\times\\$ compression on AlexNet with almost no loss in performance [7].","part":"1"}],"refType":"biblio","id":"ref26"},{"order":"27","text":"S. Han, J. Pool, J. Tran and W. J. Dally, \"Learning both Weights and Connections for Efficient Neural Networks\" in NIPS, Montreal, Canada, jun 2015.","title":"Learning both Weights and Connections for Efficient Neural Networks","context":[{"sec":"sec2","text":"However, a simple strategy based on scalar quantization of the weights [26] and connection pruning [27] is surprisingly effective and with network retraining achieves a \\$37\\times\\$ compression on AlexNet with almost no loss in performance [7].","part":"1"}],"refType":"biblio","id":"ref27"},{"order":"28","text":"J. Wu, C. Leng, Y. Wang, Q. Hu and J. Cheng, \"Quantized Convo-lutional Neural Networks for Mobile Devices\", <em>Arxiv 2016</em>, pp. 11, dec 2016.","title":"Quantized Convo-lutional Neural Networks for Mobile Devices","context":[{"sec":"sec2","text":" The performances of this approach are further improved by enforcing a layer-wise reconstruction penalty to the quantized weights [28].","part":"1"}],"refType":"biblio","id":"ref28"},{"order":"29","text":"P. Dollar, R. Appel, S. Belongie and P. Perona, \"Fast Feature Pyramids for Object Detection\", <em>IEEE Transactions on Pattern Analysis and Machine Intelligence</em>, pp. 1-14, 2014.","title":"Fast Feature Pyramids for Object Detection","context":[{"sec":"sec3","text":" The Aggregated Channel Features (ACF) detector [29] has been chosen for its speed and accuracy.","part":"1"},{"sec":"sec3","text":" The model is then retrained by fine-tuning on the Caltech Pedes-trian training dataset [31] sub-sampled by \\$3\\times\\$ as suggested by [29] and using 6-fold cross-validation to select the best performing network.","part":"1"}],"links":{"documentLink":"/document/6714453","pdfSize":"1391KB"},"refType":"biblio","id":"ref29"},{"order":"30","text":"W. Nam, P. Dollar and J. H. Han, \"Local Decorrelation for Improved Pedestrian Detection\" in NIPS, Montreal, Canada, pp. 1-9, 2014.","title":"Local Decorrelation for Improved Pedestrian Detection","context":[{"sec":"sec3","text":" An improved version of ACF, known as Locally Decorrelated Channel Features (LDCF) [30], was also taken into account, but despite its higher accuracy it was discarded due to its computational complexity, which is ten times higher than ACF.","part":"1"}],"refType":"biblio","id":"ref30"},{"order":"31","text":"P. Doll\u00e1r, C. Wojek, B. Schiele and P. Perona, \"Pedestrian detection: an evaluation of the state of the art\", <em>Pattern Analysis and Machine Intelligence</em>, vol. 34, no. 4, pp. 743-61, 2012.","title":"Pedestrian detection: an evaluation of the state of the art","context":[{"sec":"sec3","text":" The model is then retrained by fine-tuning on the Caltech Pedes-trian training dataset [31] sub-sampled by \\$3\\times\\$ as suggested by [29] and using 6-fold cross-validation to select the best performing network.","part":"1"},{"sec":"sec5","text":" [31] on the Caltech Pedestrian dataset.","part":"1"}],"links":{"pdfSize":"3488KB"},"refType":"biblio","id":"ref31"},{"order":"32","text":"M. D. Breitenstein, F. Reichlin, B. Leibe, E. Koller-Meier and L. Van Gool, \"Online Multiperson Tracking-by-Detection from a Single Un-calibrated Camera\", <em>IEEE transactions on pattern analysis and machine intelligence</em>, vol. 33, no. 9, pp. 1820-33, sep 2011.","title":"Online Multiperson Tracking-by-Detection from a Single, Un-calibrated Camera","context":[{"sec":"sec5","text":" Moreover, by applying a tracking-by-detection algorithm such as [32] and using an average tracking length of 5 frames, the speed of the detector increases up to 10 fps, most of it spent in the CNN evaluation stage.","part":"1"}],"links":{"documentLink":"/document/5674059","pdfSize":"1914KB"},"refType":"biblio","id":"ref32"}],"articleNumber":"7684706","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"Reduced memory region based deep Convolutional Neural Network detection","publisher":"IEEE","displayDocTitle":"Reduced memory region based deep Convolutional Neural Network detection","htmlAbstractLink":"/document/7684706/","htmlLink":"/document/7684706/","isStaticHtml":true,"isConference":true,"xploreDocumentType":"Conference Publication","isDynamicHtml":true,"articleId":"7684706","openAccessFlag":"F","title":"Reduced memory region based deep Convolutional Neural Network detection","contentTypeDisplay":"Conferences","mlTime":"PT0.265268S","lastupdate":"2021-10-11","contentType":"conferences","definitions":"false","publicationNumber":"7590260"},{"_id":7684711,"references":[{"order":"1","text":"M. Santarini, \"Xilinx Speeds Custom Medical Innovations to Market\", <em>XCell Journal</em>, no. 93, pp. 9-13, 2015.","title":"Xilinx Speeds Custom Medical Innovations to Market","context":[{"sec":"sec1","text":" Medical-grade wearables that can be worn by patients at home are now in demand, but, in order to obtain the medical grade, such devices must go through a rigorous regulatory process which can take from 6 months to 2 years [1].","part":"1"},{"sec":"sec1","text":"The ease of reconfiguration and versatility of Systems-on-Chip with Field Programmable Gate Array (SoC FPGA) have been noted by the medical industry's developers as a good solution for this kind of equipment [1].","part":"1"}],"refType":"biblio","id":"ref1"},{"order":"2","text":"M. Baig, H. Gholamhosseini and M. J. Connolly, \"A comprehensive survey of wearable and wireless ECG monitoring systems for older adults\", <em>Medical Biological Engineering Computing</em>, vol. 51, no. 5, pp. 485-495, May 2013.","title":"A comprehensive survey of wearable and wireless ECG monitoring systems for older adults","context":[{"sec":"sec1","text":"The electrocardiographic (ECG) signal is one of the physiological signals that can be monitored by wearable devices [2].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1007/s11517-012-1021-6"},"refType":"biblio","id":"ref2"},{"order":"3","text":"D. Alhelal, K. A. J. Aboalayon, M. Daneshzand and M. Faezipour, \"FPGA-based denoising and beat detection of the ECG signal\", <em>Systems Applications and Technology Conference (LISAT) 2015 IEEE Long Island</em>, pp. 1-5, 2015.","title":"FPGA-based denoising and beat detection of the ECG signal","context":[{"sec":"sec1","text":" A highly reliable algorithm for these tasks can be computationally demanding and has real-time constraints, so hardware solutions in FPGAs have been proposed [3] [4].","part":"1"}],"links":{"documentLink":"/document/7160184","pdfSize":"263KB"},"refType":"biblio","id":"ref3"},{"order":"4","text":"C. C. Chou, W. C. Fang and H. C. Huang, \"A novel wireless biomedical monitoring system with dedicated FPGA-based ECG processor\", <em>Consumer Electronics (ISCE) 2012 IEEE 16th International Symposium on</em>, pp. 1-4, 2012.","title":"A novel wireless biomedical monitoring system with dedicated FPGA-based ECG processor","context":[{"sec":"sec1","text":" A highly reliable algorithm for these tasks can be computationally demanding and has real-time constraints, so hardware solutions in FPGAs have been proposed [3] [4].","part":"1"}],"links":{"documentLink":"/document/6241744","pdfSize":"764KB"},"refType":"biblio","id":"ref4"},{"order":"5","text":"M. Snow, \"Developers wanted: Bluetooth Low Energy is the future of wearables\", 2015,  [online]  Available: http://www.broadcom.com/blog/ces/developers-wanted-bluetooth-low-energy-is-the-future-of-wearables/.","title":"Developers wanted: Bluetooth Low Energy is the future of wearables","context":[{"sec":"sec1","text":" Bluetooth Low Energy (BLE), an energy efficient variation of the Bluetooth technology, is now the most widely used open standard in that category, with predictions stating that, by 2018, 96% of all smartphones will support BLE [5].","part":"1"}],"refType":"biblio","id":"ref5"},{"order":"6","text":"\"ZYBO FPGA Board Reference Manual\", <em>Digilent Inc.</em>, April 2016,  [online]  Available: https://reference.digilentinc.com/_media/zybo:zybo_;rm.pdf.","title":"ZYBO FPGA Board Reference Manual","context":[{"sec":"sec2b","text":"ZYBO [6]: A low-cost Zynq Development Board which includes a Zynq-7010 SoC from Xilinx [7].","part":"1"}],"refType":"biblio","id":"ref6"},{"order":"7","text":"\"Zynq-7000 All Programmable SoC Overview\", <em>Xilinx Inc.</em>, vol. 1.9, January 2016,  [online]  Available: http://www.xilinx.com/support/documentation/data_sheets/ds190-Zynq-7000-Overview.pdf.","title":"Zynq-7000 All Programmable SoC Overview","context":[{"sec":"sec2b","text":"ZYBO [6]: A low-cost Zynq Development Board which includes a Zynq-7010 SoC from Xilinx [7].","part":"1"},{"sec":"sec3a","text":"The Zynq-7000 Extensible Processing Platform [7], or simply Zynq, is a family of SoC FPGA devices developed by Xilinx, Inc. and introduced in 2011, which combine a dual-core ARM Cortex-A9 processor and FPGA fabric.","part":"1"}],"refType":"biblio","id":"ref7"},{"order":"8","text":"H. Silva, J. Guerreiro, A. Lourenco, A. Fred and R. Martins, \"BITalino: A novel hardware framework for physiological computing\", <em>Proc InternationalConf. Physiological Computing Systems-PhyCS</em>, pp. 246-253, January 2014.","title":"BITalino: A novel hardware framework for physiological computing","context":[{"sec":"sec2b","text":"BITalino ECG module with 3-electrode configuration: A part of the BITalino development kit [8] that allows ECG signal acquisition and conditioning, outputting an analog signal.","part":"1"}],"refType":"biblio","id":"ref8"},{"order":"9","text":"Red Bear, <em>BLE Nano product webpage</em>,  [online]  Available: http://redbearlab.com/blenano/.","title":"BLE Nano product webpage","context":[{"sec":"sec2b","text":"BLE Nano [9]: A very small-scale BLE development board featuring the Nordic nRF51822 SoC [10].","part":"1"}],"refType":"biblio","id":"ref9"},{"order":"10","text":"<em>Nordic Semiconductor nRF51822 product webpage</em>,  [online]  Available: https://www.nordicsemi.com/eng/Products/Bluetooth-Smart-Bluetooth-low-energy/nRF51822.","title":"Nordic Semiconductor, nRF51822 product webpage","context":[{"sec":"sec2b","text":"BLE Nano [9]: A very small-scale BLE development board featuring the Nordic nRF51822 SoC [10].","part":"1"}],"refType":"biblio","id":"ref10"},{"order":"11","text":"\"Xilinx Inc\", <em>Vivado Design Suite webpage</em>,  [online]  Available: http://www.xilinx.com/products/design-tools/vivado.html.","title":"Xilinx Inc","context":[{"sec":"sec3a","text":"Zynq projects can be entirely developed on Xilinx\u2019 s Vivado Design Suite [11].","part":"1"}],"refType":"biblio","id":"ref11"},{"order":"12","text":"\"Real Time Engineers Ltd\", <em>FreeRTOS webpage</em>,  [online]  Available: http://www.freertos.org/.","title":"Real Time Engineers Ltd","context":[{"sec":"sec3c","text":"The ARM processor runs a light Real-Time Operating System (RTOS), the FreeRTOS [12].","part":"1"}],"refType":"biblio","id":"ref12"},{"order":"13","text":"\"Vivado Design Suite - AXI Reference Guide\", <em>Xilinx Inc.</em>, vol. 3.0, June 2015,  [online]  Available: http://www.xilinx.com/support/documentation/ip_documentation/axirefguide/latest/ug1037-vivado-axi-reference-guide.pdf.","title":"Vivado Design Suite - AXI Reference Guide","context":[{"sec":"sec3d","text":" It interfaces with the PS using the AXI4-Lite protocol [13].","part":"1"}],"refType":"biblio","id":"ref13"},{"order":"14","text":"\"Bluetooth SIG\", <em>GATT Services webpage</em>,  [online]  Available: https://developer.bluetooth.org/gatt/services/Pages/ServicesHome.aspxl.","title":"Bluetooth SIG","context":[{"sec":"sec3e","text":" The Bluetooth Special Interest Group defines standard BLE services [14] that developers can freely use.","part":"1"}],"refType":"biblio","id":"ref14"},{"order":"15","text":"J. Pan and W. J. Tompkins, \"A Real-Time QRS Detection Algorithm\", <em>IEEE Transactions on Biomedical Engineering</em>, vol. BME-32, no. 3, pp. 230-236, March 1985.","title":"A Real-Time QRS Detection Algorithm","context":[{"sec":"sec4a","text":"The Pan-Tompkins algorithm [15] is one of the most notorious algorithms for QRS complex detection.","part":"1"}],"links":{"documentLink":"/document/4122029","pdfSize":"2478KB"},"refType":"biblio","id":"ref15"}],"articleNumber":"7684711","formulaStrippedArticleTitle":"A wireless biosignal measurement system using a SoC FPGA and Bluetooth Low Energy","issueLink":"/xpl/tocresult.jsp?isnumber=null","publisher":"IEEE","htmlAbstractLink":"/document/7684711/","displayDocTitle":"A wireless biosignal measurement system using a SoC FPGA and Bluetooth Low Energy","xploreDocumentType":"Conference Publication","isConference":true,"htmlLink":"/document/7684711/","isStaticHtml":true,"isDynamicHtml":true,"articleId":"7684711","openAccessFlag":"F","title":"A wireless biosignal measurement system using a SoC FPGA and Bluetooth Low Energy","contentTypeDisplay":"Conferences","mlTime":"PT0.264657S","lastupdate":"2021-10-11","contentType":"conferences","definitions":"false","publicationNumber":"7590260"},{"_id":7684724,"references":[{"order":"1","text":"\"High Efficiency Video Coding (HEVC) Text Specification Draft 6\", <em>JCTVC-H1003 8th JCT-VC Meeting</em>, Feb. 2012.","title":"High Efficiency Video Coding (HEVC) Text Specification Draft 6","context":[{"sec":"sec1","text":"The new High Efficiency Video Coding (HEVC) [1] standard has gained more and more attention recently owing to its higher coding efficiency compared to previous standards [2] with high coding performance.","part":"1"}],"refType":"biblio","id":"ref1"},{"order":"2","text":"<em>ISO/IEC 14496\u201310 International Standard (ITU-T Rec. H.264)</em>.","title":"ISO/IEC 14496\u201310 International Standard (ITU-T Rec. H.264)","context":[{"sec":"sec1","text":"The new High Efficiency Video Coding (HEVC) [1] standard has gained more and more attention recently owing to its higher coding efficiency compared to previous standards [2] with high coding performance.","part":"1"}],"refType":"biblio","id":"ref2"},{"order":"3","text":"J.H. Kim et al., \"An SAD-Based Selective Bi-prediction Method for Fast Motion Estimation in High Efficiency Video Coding\", <em>ETRI Journal</em>, vol. 34, no. 5, pp. 753-758, Oct. 2012.","title":"An SAD-Based Selective Bi-prediction Method for Fast Motion Estimation in High Efficiency Video Coding","context":[{"sec":"sec1","text":"In particular, as motion estimation demands a heavy complexity burden of up to 70% during the entire encoding process, it has become essential to reduce the heavy complexity of motion estimation [3].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.4218/etrij.12.0112.0186"},"refType":"biblio","id":"ref3"},{"order":"4","text":"J.H. Kim et al., \"Adaptive Coding Unit Early Termination Algorithm for HEVC\", <em>ICCE</em>, vol. 1, pp. 261-262, 2012.","title":"Adaptive Coding Unit Early Termination Algorithm for HEVC","context":[{"sec":"sec1","text":" Many efficient hardware architectures, such as a systolic array, 1-D processing element (PE) array, and 2-D PE array, have been proposed as solutions to the complexity of the motion estimation [4], [5].","part":"1"}],"refType":"biblio","id":"ref4"},{"order":"5","text":"C.Y. Kao and Y.L. Kin, \"A high-performance and Memory-efficient Architecture for H.264/AVC Motion Estimation\", <em>Proc. IEEE Multimedia Expo Conf.</em>, pp. 141-144, Jul. 2008.","title":"A high-performance and Memory-efficient Architecture for H.264/AVC Motion Estimation","context":[{"sec":"sec1","text":" Many efficient hardware architectures, such as a systolic array, 1-D processing element (PE) array, and 2-D PE array, have been proposed as solutions to the complexity of the motion estimation [4], [5].","part":"1"}],"refType":"biblio","id":"ref5"},{"order":"6","text":"C.A. Rahman and W. Badawy, \"A Quarter Pel Full Search Block Motion Estimation Architecture for H.264/AVC\", <em>IEEE International Conference on Multimedia and Expo</em>, 2005.","title":"A Quarter Pel Full Search Block Motion Estimation Architecture for H.264/AVC","context":[{"sec":"sec1","text":" However, in high-quality video with a large frame size, coding unit (up to 64\u00d764), and search range, the memory bandwidth is a major bottleneck in motion estimation architecture [6], [7].","part":"1"}],"links":{"pdfSize":"266KB"},"refType":"biblio","id":"ref6"},{"order":"7","text":"S.M. Park et al., \"VLSI Implementation of H.264 Video Decoder for Mobile Multimedia Application\", <em>ETRI Journal</em>, vol. 28, no. 4, pp. 525-528, Aug. 2006.","title":"VLSI Implementation of H.264 Video Decoder for Mobile Multimedia Application","context":[{"sec":"sec1","text":" However, in high-quality video with a large frame size, coding unit (up to 64\u00d764), and search range, the memory bandwidth is a major bottleneck in motion estimation architecture [6], [7].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.4218/etrij.06.0206.0009"},"refType":"biblio","id":"ref7"},{"order":"8","text":"N. Purnachand, L.N. Alves and A. Navarro, \"Fast Motion Estimation Algorithm for HEVC\", <em>ICCE-Berlin</em>, 2012.","title":"Fast Motion Estimation Algorithm for HEVC","context":[{"sec":"sec1","text":" ME algorithms have been proposed, can be placed into two categories, i.e., a three step search (TSS) [8], a new three step search (NTSS) [9], and PMVFAST [10].","part":"1"}],"links":{"pdfSize":"379KB"},"refType":"biblio","id":"ref8"},{"order":"9","text":"R. Li, B. Zeng and M. Liou, \"A new three-step search algorithm for block motion estimation\", <em>IEEE Trans. Circuits Syst. Video Technol.</em>, vol. 4, no. 4, pp. 438C442, Aug. 1994.","title":"A new three-step search algorithm for block motion estimation","context":[{"sec":"sec1","text":" ME algorithms have been proposed, can be placed into two categories, i.e., a three step search (TSS) [8], a new three step search (NTSS) [9], and PMVFAST [10].","part":"1"}],"refType":"biblio","id":"ref9"},{"order":"10","text":"A. M. Tourapis, O. C. Au and M. L. Liou, \"Predictive Motion Vector Field Adaptive Search Technique (PMVFAST)\" in ISO/IEC JTCl/SC29/WG11 MPEG2000, Noordwijkerhout, NL, March 2000.","title":"Predictive Motion Vector Field Adaptive Search Technique (PMVFAST)","context":[{"sec":"sec1","text":" ME algorithms have been proposed, can be placed into two categories, i.e., a three step search (TSS) [8], a new three step search (NTSS) [9], and PMVFAST [10].","part":"1"}],"refType":"biblio","id":"ref10"},{"order":"11","text":"Mahmut E. Sinangil, Vivienne Sze, Minhua Zhou and Anantha P. Chandrakasan, \"Cost and Coding Efficient Motion Estimation Design Consideration for High Efficiency Video Coding (HEVC) Standard\", <em>IEEE Transactions on Circuits and Systems for Video Technology</em>, vol. 7, no. 6, pp. 1017-1028, 2013.","title":"Cost and Coding Efficient Motion Estimation Design Consideration for High Efficiency Video Coding (HEVC) Standard","context":[{"sec":"sec1","text":" The algorithms are extremely critical in terms of the complexity as they determine the number of calculations and memory accesses, which impact the area of the hardware, its power consumption, and lastly, its memory bandwidth requirement when using fast search algorithms in the hardware implementation [11].","part":"1"},{"sec":"sec1","text":" Supporting all block sizes provides the highest flexibility and best coding efficiency, but also results in the highest hardware implementation cost; in addition the algorithms are extremely critical for the complexity as they determine the number of calculations and memory accesses, which impact the area of hardware, its power consumption, and its memory bandwidth requirement [11].","part":"1"},{"sec":"sec1","text":" The average bandwidth with close to 100 % data re-use between consecutive LCUs is 12.7 GB/s, and the maximum off-chip bandwidth is 29.5 GB/s for supporting \\$4\\mathrm{k}\\times 2\\mathrm{k}\\$ resolution at 30 fps [11].","part":"1"}],"links":{"documentLink":"/document/6562741","pdfSize":"2494KB"},"refType":"biblio","id":"ref11"},{"order":"12","text":"Jaemoon Kim and Chong-Min Kyung, \"A Lossless Embedded Compression Using Significant Bit Truncation for HD Video Coding\", <em>IEEE Transactions on Circuits and Systems for Video Technology</em>, vol. 20, no. 6, pp. 848-860, 2010.","title":"A Lossless Embedded Compression Using Significant Bit Truncation for HD Video Coding","context":[{"sec":"sec1","text":" A video coding system using HD or UHD video is faced with a serious memory bandwidth problem [12].","part":"1"},{"sec":"sec2a","text":" Although motion estimation algorithms have been proposed [12], [13], a memory bandwidth problem has not yet been solved for motion estimation processing in a real-time UHD encoder system.","part":"1"}],"refType":"biblio","id":"ref12"},{"order":"13","text":"J.-C. Tuan, T.-S. Chang and C.-W. Jen, \"On the data reuse and memory bandwidth analysis for full-search block matching VLSI architecture\", <em>IEEE Transactions on Circuits and Systems for Video Technology</em>, vol. 12, no. 1, pp. 61-72, Jan. 2002.","title":"On the data reuse and memory bandwidth analysis for full-search block matching VLSI architecture","context":[{"sec":"sec1","text":" A memory bandwidth of 1.2 GB/s is required for ME when the search range is \\$\\pm 64\\$ pixels, the level C data reuse scheme is used for bi-directional ME, and a data transfer rate of 1.6 GB/s is theoretically possible for a clock frequency system bus is 200MHz with a data bit width of 64 bits [13].","part":"1"},{"sec":"sec2a","text":" Although motion estimation algorithms have been proposed [12], [13], a memory bandwidth problem has not yet been solved for motion estimation processing in a real-time UHD encoder system.","part":"1"}],"links":{"documentLink":"/document/981846","pdfSize":"282KB"},"refType":"biblio","id":"ref13"},{"order":"14","text":"Dai Wei, C. Au Oscar, Chao Pang, Lin Sun, Ruobing Zou and Sijin Li, \"A novel fast two step sub-pixel motion estimation algorithm in HEVC\", <em>ICASSP proceeding</em>, pp. 1197-1200, 2012.","title":"A novel fast two step sub-pixel motion estimation algorithm in HEVC","context":[{"sec":"sec2a","text":" The conventional ME process usually contains two stages: integer-pixel search within the search range, and a sub-pixel search around the best integer-pixel position [14].","part":"1"}],"refType":"biblio","id":"ref14"},{"order":"15","text":"<em>Ref. Memory Cost vs. Coding Efficiency Trade-offs for Motion Estimation Engine</em>, pp. 1536, 2012.","title":"Ref. Memory Cost vs. Coding Efficiency Trade-offs for Motion Estimation Engine","context":[],"refType":"biblio","id":"ref15"},{"order":"16","text":"F. Bossen, \"Common Test Conditions and Software Reference Configurations\", <em>JCT-VC document JCTVC-F900</em>, July 2011.","title":"Common Test Conditions and Software Reference Configurations","context":[{"sec":"sec2a","text":"To improved video quality, an experiment conducted on the encoder configuration using random access and high efficiency [16].","part":"1"}],"refType":"biblio","id":"ref16"},{"order":"17","text":"G. Bjontgaard, \"Calculation of Average PSNR Differences between RD-Curves\", <em>ITU-T SG16 Q.6 VCEG Doc. VCEG-M33</em>, 2001.","title":"Calculation of Average PSNR Differences between RD-Curves","context":[{"sec":"sec2a","text":" In general, a BDBR decrease of 1% corresponds to a BD-PSNR increase of 0.05 dB [17].","part":"1"}],"refType":"biblio","id":"ref17"},{"order":"18","text":"H.S. Kang and S. M. Park, \"Motion estimation algorithm with low complexity for video compression\", <em>Electronics Letters</em>, vol. 36, no. 18, pp. 1533-1535, Aug. 2000.","title":"Motion estimation algorithm with low complexity for video compression","context":[{"sec":"sec2a","text":"The proposed algorithm is improved using a co-located block and weight prediction method as compared to the previous motion estimation skip [18].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1049/el:20001094","pdfSize":"449KB"},"refType":"biblio","id":"ref18"}],"articleNumber":"7684724","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"An efficient motion estimation hardware architecture using Modified Reference Data Access(MRDAS) skip algorithm for high Efficiency Video Coding(HEVC) encoder","publisher":"IEEE","displayDocTitle":"An efficient motion estimation hardware architecture using Modified Reference Data Access(MRDAS) skip algorithm for high Efficiency Video Coding(HEVC) encoder","htmlAbstractLink":"/document/7684724/","isStaticHtml":true,"isConference":true,"htmlLink":"/document/7684724/","xploreDocumentType":"Conference Publication","isDynamicHtml":true,"articleId":"7684724","openAccessFlag":"F","title":"An efficient motion estimation hardware architecture using Modified Reference Data Access(MRDAS) skip algorithm for high Efficiency Video Coding(HEVC) encoder","contentTypeDisplay":"Conferences","mlTime":"PT0.182694S","lastupdate":"2021-10-11","contentType":"conferences","definitions":"false","publicationNumber":"7590260"},{"_id":7684728,"references":[{"order":"1","text":"S. Thrun, W. Burgard and D. Fox, Probabilistic Robotics, The MIT Press, 2005.","title":"Probabilistic Robotics","context":[{"sec":"sec1","text":" Several contributions had proposed trying to tackle this problem; however, Monte Carlo localization (MCL) [1], or particle filter localization, outperforms others due to its ability of carrying multiple hypotheses and incomplete Gaussian assumptions.","part":"1"}],"refType":"biblio","id":"ref1"},{"order":"2","text":"A. Milstein, J.-N. Sanchez and E.-T. Williamson, \"Robust Global Localization Using Clustered Particle Filtering\", <em>National Conference on American Associationfor Artificial Intelligence</em>, pp. 581-586, July, 2002.","title":"Robust Global Localization Using Clustered Particle Filtering","context":[{"sec":"sec1","text":" To deal with such difficulty, Clustered-MCL [2], CEAMCL [3], and Local Selection Based MCL [4] are proposed.","part":"1"}],"refType":"biblio","id":"ref2"},{"order":"3","text":"R.-H. Luo and B. Hong, \"Coevolution based adaptive Monte Carlo Localization\", <em>International Journal of Advanced Robotics Systems</em>, vol. 1, no. 3, pp. 183-190, 2004.","title":"Coevolution based adaptive Monte Carlo Localization","context":[{"sec":"sec1","text":" To deal with such difficulty, Clustered-MCL [2], CEAMCL [3], and Local Selection Based MCL [4] are proposed.","part":"1"},{"sec":"sec3","text":" Particle numbers include 300, 500, 1000, 1500, 2000, and 2500, and [3]\u2013[5] are involved into comparisons in terms of success rate and computational time.","part":"1"}],"refType":"biblio","id":"ref3"},{"order":"4","text":"G. Kootstra and B.-D. Boer, \"Tackling the Premature Convergence Problem in Monte Carlo Localization\", <em>International Journal of Robotics and Autonomous Systems</em>, vol. 57, no. 11, pp. 1107-1118, 2009.","title":"Tackling the Premature Convergence Problem in Monte Carlo Localization","context":[{"sec":"sec1","text":" To deal with such difficulty, Clustered-MCL [2], CEAMCL [3], and Local Selection Based MCL [4] are proposed.","part":"1"},{"sec":"sec3","text":" Particle numbers include 300, 500, 1000, 1500, 2000, and 2500, and [3]\u2013[4][5] are involved into comparisons in terms of success rate and computational time.","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1016/j.robot.2009.07.003"},"refType":"biblio","id":"ref4"},{"order":"5","text":"Z.-H. Liu, Y. Li and K.-W. Kowk, \"Mean inter-particle distances between hard particles in one to three dimensions\", <em>Journal of Polymer</em>, vol. 42, no. 6, pp. 2701-2706, 2001.","title":"Mean inter-particle distances between hard particles in one to three dimensions","context":[{"sec":"sec1","text":"As an attempt to solve the aforementioned issues, this paper proposes a method, entitled \u201cglobal localization of Monte Carlo localization based on a multi-objective particle swarm optimization [5] approach\u201d to increase the probability of particles converging to global optima successfully by using the Pareto front to resample particles with better weights and satisfying distribution, allowing particles to explore the whole map while managing its convergence ability.","part":"1"},{"sec":"sec3","text":" Particle numbers include 300, 500, 1000, 1500, 2000, and 2500, and [3]\u2013[5] are involved into comparisons in terms of success rate and computational time.","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1016/S0032-3861(00)00635-2"},"refType":"biblio","id":"ref5"},{"order":"6","text":"D.-P. Doane, \"Aesthetic Frequency Classification\", <em>Journal of the American Statistician</em>, vol. 30, no. 4, pp. 181-183, 1976.","title":"Aesthetic Frequency Classification","context":[{"sec":"sec2","text":" After weight assignment is accomplished, the population is divided into several groups based on their weights \\$w\\$ by constructing histograms using Doane's formula [6].","part":"1"}],"refType":"biblio","id":"ref6"},{"order":"7","text":"Z.-H. Liu, Y. Li and K.-W. Kowk, \"Mean inter-particle distances between hard particles in one to three dimensions\", <em>Journal of Polymer</em>, vol. 42, no. 6, pp. 2701-2706, 2001.","title":"Mean inter-particle distances between hard particles in one to three dimensions","context":[{"sec":"sec2","text":" Mean inter-particle distance \\$r\\$ [7] is also obtained for each group, implying the diversity of the group members.","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1016/S0032-3861(00)00635-2"},"refType":"biblio","id":"ref7"}],"articleNumber":"7684728","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"Global localization of Monte Carlo localization based on multi-objective particle swarm optimization","publisher":"IEEE","htmlAbstractLink":"/document/7684728/","isDynamicHtml":true,"displayDocTitle":"Global localization of Monte Carlo localization based on multi-objective particle swarm optimization","isConference":true,"htmlLink":"/document/7684728/","isStaticHtml":true,"xploreDocumentType":"Conference Publication","articleId":"7684728","openAccessFlag":"F","title":"Global localization of Monte Carlo localization based on multi-objective particle swarm optimization","contentTypeDisplay":"Conferences","mlTime":"PT0.202636S","lastupdate":"2021-12-11","contentType":"conferences","definitions":"false","publicationNumber":"7590260"},{"_id":7684729,"references":[{"order":"1","text":"H.-F. Durrant-Whyte and T. Bailey, \"Simultaneous Localization and Mapping (SLAM): Part I\", <em>IEEE Robotics and Automation Magazine</em>, vol. 13, no. 2, pp. 99-110, 2006.","title":"Simultaneous Localization and Mapping (SLAM): Part I","context":[{"sec":"sec1","text":" Simultaneous localization and mapping (SLAM) [1] is a well-known technique to localize the robot and build the environmental map concurrently.","part":"1"}],"links":{"documentLink":"/document/1638022","pdfSize":"584KB"},"refType":"biblio","id":"ref1"},{"order":"2","text":"M.-W.-M.-G. Dissanayake, P. Newman, S. Clark, H.-F. Durrant Whyte and M. Csobra, \"A solution to the simultaneous localization and map building (SLAM) problem\", <em>IEEE Transactions on Robotics and Automation</em>, vol. 17, no. 3, pp. 229-241, 2001.","title":"A solution to the simultaneous localization and map building (SLAM) problem","context":[{"sec":"sec1","text":" The first one is EKFSLAM [2], which considered odometer readings and environmental measurements as the covariance matrix of extended Kalman filter (EKF).","part":"1"}],"links":{"documentLink":"/document/938381","pdfSize":"232KB"},"refType":"biblio","id":"ref2"},{"order":"3","text":"T. Bailey, J. Nieto, J. Guivant and M. Stevens, \"Consistency of the EKFSLAM algorithm\", <em>IEEE International Conference on Intelligent Robotics and Systems</em>, pp. 3562-3568, October, 2006.","title":"Consistency of the EKFSLAM algorithm","context":[{"sec":"sec1","text":" Unfortunately, computational complexities and low tolerance of the errors greatly restricted the performances of EKFSLAM [3].","part":"1"}],"refType":"biblio","id":"ref3"},{"order":"4","text":"F. Dellaert, D. Fox, W. Burgard and S. Thrun, \"Monte Carlo Localization for mobile robots\", <em>IEEE International Conference on Robotics and Automation</em>, pp. 1322-1328, May 1999.","title":"Monte Carlo Localization for mobile robots","context":[{"sec":"sec1","text":" FastSLAM, the other family of SLAM, evolved to employ particle filter (PF) [4] to deal with localization problem, while using EKF to handle map building issue.","part":"1"}],"links":{"pdfSize":"691KB"},"refType":"biblio","id":"ref4"},{"order":"5","text":"M. Montemerlo, S. Thrun, D. Koller and B. Wegbreit, \"FastSLAM2.0: An improved particle filtering algorithm for simultaneous localization and mapping that provably convergence\", <em>International Joint Conference on Artificial Intelligence</em>, pp. 1151-1156, August, 2003.","title":"FastSLAM2.0: An improved particle filtering algorithm for simultaneous localization and mapping that provably convergence","context":[{"sec":"sec1","text":" Particularly, FastSLAM 2.0 [5] avoided possible massive matrix derived from EKFSLAM.","part":"1"}],"refType":"biblio","id":"ref5"},{"order":"6","text":"T. Bailey, J. Nieto and E. Nebot, \"Consistency of the FastSLAM algorithm\", <em>IEEE International Conference on Robotics and Automation</em>, pp. 15-19, May, 2006.","title":"Consistency of the FastSLAM algorithm","context":[{"sec":"sec1","text":" However, as iteration continues, heavy computational burden still exists due to excessive number of landmarks [6].","part":"1"}],"links":{"documentLink":"/document/1641748","pdfSize":"618KB"},"refType":"biblio","id":"ref6"}],"articleNumber":"7684729","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"FPGA-implemented corner feature extracting simultaneous localization and mapping","publisher":"IEEE","displayDocTitle":"FPGA-implemented corner feature extracting simultaneous localization and mapping","htmlAbstractLink":"/document/7684729/","isConference":true,"isStaticHtml":true,"htmlLink":"/document/7684729/","xploreDocumentType":"Conference Publication","isDynamicHtml":true,"articleId":"7684729","openAccessFlag":"F","title":"FPGA-implemented corner feature extracting simultaneous localization and mapping","contentTypeDisplay":"Conferences","mlTime":"PT0.061337S","lastupdate":"2022-01-07","contentType":"conferences","definitions":"false","publicationNumber":"7590260"},{"_id":7684733,"references":[{"order":"1","text":"\"Data-Over-Cable Service Interface Specifications DOCSIS 3.1 - Physical Layer Specification\", Jun. 2015.","title":"Data-Over-Cable Service Interface Specifications DOCSIS 3.1 - Physical Layer Specification","context":[{"sec":"sec1","text":" A new version, namely DOCSIS 3.1 [1], promises data rates up to one gigabit-per-second [2].","part":"1"},{"sec":"sec2a","text":" In contrast, DOCSIS 3.1 specifies a maximum downstream frequency of 1794 MHz [1].","part":"1"},{"sec":"sec2a","text":" Whereas DOCSIS 3.0 utilizes channel bonding of at least four 6 or 8 MHz TV channels [9], DOCSIS 3.1 allows continuous bandwidths of up to 192 MHz per channel [1].","part":"1"},{"sec":"sec2b","text":"Whereas DOCSIS 3.0 makes use of the Single-Carrier Quadrature Amplitude Modulation (SC-QAM), DOCSIS 3.1 employs multiple discrete subcarriers using Orthogonal Frequency-Division Multiplex (OFDM) [1].","part":"1"},{"sec":"sec2b","text":" Five CP options from \\$0.9375\\mu\\mathrm{s}\\$ (NCP= 192 samples) up to \\$5 \\mu \\mathrm{s}\\$ (NCP = 1024 samples) are specified for the DOCSIS 3.1 downstream [1].","part":"1"},{"sec":"sec2b","text":" Five Roll-Off options are specified for the DOCSIS 3.1 downstream ranging from \\$0\\mu \\mathrm{s}\\$ (NRP = 0 samples) up to \\$1.25 \\mu \\mathrm{s}\\$ (NRP= 256 samples) [1].","part":"1"},{"sec":"sec2c","text":" DOCSIS 3.1 specifies a 4096-QAM (12bit/symbol), with 8k-QAM (13bit/symbol) or 16k-QAM (14bit/symbol) optional [1].","part":"1"},{"sec":"sec2d","text":"Whereas DOCSIS 3.0 uses Reed-Solomon Codes for Forward Error Correction (FEC), DOCSIS 3.1 uses a combination of an inner Low Density Parity Check Code (LDPC) and an outer Bose Chaudhuri Hocquenghem (BCH) code to achieve better FEC performance [1].","part":"1"},{"sec":"sec4a","text":"The Roll-Off is applied in a three step process [1].\n\n1)\nThe encoder copies the first \\$N_{\\mathrm{RP}}\\$ samples after the Cyclic Prefix to the end of the symbol, thus extending the symbol length to \\$N_{\\mathrm{CP}}+N+N_{\\mathrm{RP}}\\$ samples.\n\n2)\nThe extended symbol is multiplied with a windowing function \\$w(m)\\$ of length \\$N_{\\mathrm{CP}}+N+N_{\\mathrm{RP}}. w(m)\\$ processes the leftmost \\$N_{\\mathrm{RP}}\\$ and the rightmost \\$N_{\\mathrm{RP}}\\$ samples of the extended symbol with a raised cosine filter.\n\n3)\nThe first \\$N_{\\mathrm{RP}}/2\\$ samples of every extended symbol overlap with the last \\$N_{\\mathrm{RP}}/2\\$ samples of the preceding extended symbol.","part":"1"}],"refType":"biblio","id":"ref1"},{"order":"2","text":"B. Hamzeh, M. Toy, Y. Fu and J. Martin, \"DOCSIS 3.1: Scaling Broadband Cable to Gigabit Speeds\", <em>IEEE Communications Magazine</em>, vol. 53, no. 3, pp. 108-113, Mar. 2015.","title":"DOCSIS 3.1: Scaling Broadband Cable to Gigabit Speeds","context":[{"sec":"sec1","text":" A new version, namely DOCSIS 3.1 [1], promises data rates up to one gigabit-per-second [2].","part":"1"}],"links":{"documentLink":"/document/7060490","pdfSize":"174KB"},"refType":"biblio","id":"ref2"},{"order":"3","text":"P. Hasse and J. Robert, \"A Software-Based Real-Time DVB-C2 Receiver\", <em>2011 IEEE InternationalSymposium on Broadband Multimedia Systems and Broadcasting</em>, 2011.","title":"A Software-Based Real-Time DVB-C2 Receiver","context":[{"sec":"sec1","text":" At the Institute for Communications Technology (Institut fuer Nachrichtentechnik, IfN) we developed an SDR based receiver for the second generation Digital Video Broadcasting - Cable (DVB-C2) standard [3] as well as for many other new transmission systems like the terrestrial DVB-T2 standard [4], Tower Overlay over LTE-A+ (TOoL+) [5], or Redundancy on Demand (RoD) [6].","part":"1"}],"links":{"pdfSize":"684KB"},"refType":"biblio","id":"ref3"},{"order":"4","text":"M. Slimani, J. Robert and J. Z\u00f6llner, \"A Software Based Mobile DVB-T2 Measurement Receiver\", <em>IEEE InternationalSymposium on Broadband Multimedia Systems and Broadcasting</em>, 2012.","title":"A Software Based Mobile DVB-T2 Measurement Receiver","context":[{"sec":"sec1","text":" At the Institute for Communications Technology (Institut fuer Nachrichtentechnik, IfN) we developed an SDR based receiver for the second generation Digital Video Broadcasting - Cable (DVB-C2) standard [3] as well as for many other new transmission systems like the terrestrial DVB-T2 standard [4], Tower Overlay over LTE-A+ (TOoL+) [5], or Redundancy on Demand (RoD) [6].","part":"1"},{"sec":"sec2d","text":" Even today their implementation is very challenging, especially in a Software Defined Radio architecture [4].","part":"1"}],"links":{"pdfSize":"891KB"},"refType":"biblio","id":"ref4"},{"order":"5","text":"D. Rother, S. Ilsen and F. Juretzek, \"A Software Defined Radio based Implementation of the Tower Overlay over LTE-A+\", <em>System\u201d IEEE InternationalSymposium on Broadband Multimedia Systems and Broadcasting</em>, 2014.","title":"A Software Defined Radio based Implementation of the Tower Overlay over LTE-A+","context":[{"sec":"sec1","text":" At the Institute for Communications Technology (Institut fuer Nachrichtentechnik, IfN) we developed an SDR based receiver for the second generation Digital Video Broadcasting - Cable (DVB-C2) standard [3] as well as for many other new transmission systems like the terrestrial DVB-T2 standard [4], Tower Overlay over LTE-A+ (TOoL+) [5], or Redundancy on Demand (RoD) [6].","part":"1"}],"refType":"biblio","id":"ref5"},{"order":"6","text":"J. Qi, J. Z\u00f6llner, J. Robert, L. Stadelmeier and N. Loghin, \"Redundancy on Demand - Extending the Coverage Area of Terrestrial Broadcast via Broadband Networks\", <em>IEEE Transactions on Broadcasting</em>, vol. 61, no. 3, pp. 337-345, 2015.","title":"Redundancy on Demand - Extending the Coverage Area of Terrestrial Broadcast via Broadband Networks","context":[{"sec":"sec1","text":" At the Institute for Communications Technology (Institut fuer Nachrichtentechnik, IfN) we developed an SDR based receiver for the second generation Digital Video Broadcasting - Cable (DVB-C2) standard [3] as well as for many other new transmission systems like the terrestrial DVB-T2 standard [4], Tower Overlay over LTE-A+ (TOoL+) [5], or Redundancy on Demand (RoD) [6].","part":"1"}],"links":{"documentLink":"/document/6811186","pdfSize":"1136KB"},"refType":"biblio","id":"ref6"},{"order":"7","text":"J. Z\u00f6llner, J. Robert, D. Rother and M. Slimani, \"A Generic C++ Toolkit for the Development of Real-Time-Capable Software Defined Radio Applications\", <em>2014 IEEE InternationalConference on Consumer Electronics (ICCE)</em>, pp. 472-475, 2014.","title":"A Generic C++ Toolkit for the Development of Real-Time-Capable Software Defined Radio Applications","context":[{"sec":"sec1","text":" In consequence, we could reuse existing algorithms of our SDR toolkit [7] to develop a measurement receiver for DOCSIS 3.1.","part":"1"},{"sec":"sec3b","text":"Our software decoder is based on the IfN Generic Toolkit [7].","part":"1"}],"links":{"pdfSize":"390KB"},"refType":"biblio","id":"ref7"},{"order":"8","text":"\"EN 302 769 - V1.3.1 - Digital Video Broadcasting (DVB); Frame structure channel coding and modulation for a second generation digital transmission system for cable systems (DVB-C2)\", <em>JTC EBU CENELEC and ETSI</em>, Oct. 2015.","title":"EN 302 769 - V1.3.1 - Digital Video Broadcasting (DVB); Frame structure channel coding and modulation for a second generation digital transmission system for cable systems (DVB-C2)","context":[{"sec":"sec2","text":" Many changes are based on the second version of the DVB-C2 standard [8].","part":"1"}],"refType":"biblio","id":"ref8"},{"order":"9","text":"\"Data Over Cable Service Interface Specifications DOCSIS 3.0 - Physical Layer Specification\", <em>CableLabs</em>, Mar. 2015.","title":"Data Over Cable Service Interface Specifications DOCSIS 3.0 - Physical Layer Specification","context":[{"sec":"sec2a","text":" Whereas DOCSIS 3.0 utilizes channel bonding of at least four 6 or 8 MHz TV channels [9], DOCSIS 3.1 allows continuous bandwidths of up to 192 MHz per channel [1].","part":"1"}],"refType":"biblio","id":"ref9"},{"order":"10","text":"R. G. Gallager, \"Low-Density Parity-Check Codes\", <em>IRE Transactions on Information Theory</em>, vol. 8, no. 1, pp. 21-28, 1962.","title":"Low-Density Parity-Check Codes","context":[{"sec":"sec2d","text":" LDPCs were invented in 1962 by Robert Gray Gallager [10] and achieve an FEC performance close to the Shannon Limit [11].","part":"1"}],"links":{"documentLink":"/document/1057683","pdfSize":"1001KB"},"refType":"biblio","id":"ref10"},{"order":"11","text":"D. J. C. MacKay and R. M. Neal, \"Near Shannon limit performance of low density parity check codes\", <em>Electronics letters</em>, pp. 1645-1646, 1996.","title":"Near Shannon limit performance of low density parity check codes","context":[{"sec":"sec2d","text":" LDPCs were invented in 1962 by Robert Gray Gallager [10] and achieve an FEC performance close to the Shannon Limit [11].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1049/el:19961141","pdfSize":"283KB"},"refType":"biblio","id":"ref11"},{"order":"12","text":"A. Kukanov and M. J. Voss, \"The Foundations for Scalable Multi-core Software in Intel Threading Building Blocks\", <em>Intel Technology Journal</em>, vol. 11, no. 4, pp. 309-322, 2007.","title":"The Foundations for Scalable Multi-core Software in Intel Threading Building Blocks","context":[{"sec":"sec3b","text":" We extended the toolkit to make better use of parallelism by using the Intel Threading Building Blocks (TBB) library [12].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1535/itj.1104.05"},"refType":"biblio","id":"ref12"},{"order":"13","text":"M. Speth, S. A. Fechtel, G. Fock and H. Meyr, \"Optimum Receiver Design for Wireless Broad-Band Systems Using OFDM\u2014Part I\", <em>IEEE Transactions on Communications</em>, vol. 47, no. 11, pp. 1668-1677, Nov. 1999.","title":"Optimum Receiver Design for Wireless Broad-Band Systems Using OFDM\u2014Part I","context":[{"sec":"sec3b","text":" Our inner receiver design is based upon a solution presented in [13] and decodes the entire 192 MHz bandwidth, providing information about the channel characteristics or synchronization quality.","part":"1"},{"sec":"sec3b","text":"The outer part of our measurement receiver is also based upon the concept presented in [13].","part":"1"}],"links":{"documentLink":"/document/803501","pdfSize":"386KB"},"refType":"biblio","id":"ref13"},{"order":"14","text":"J.-J. Van De Beek, M. Sandell and P. O. B\u00f6rjesson, \"ML Estimation of Time and Frequency Offset in OFDM Systems\", <em>IEEE Transactions on Signal Processing</em>, vol. 45, no. 7, pp. 1800-1805, Jul. 1997.","title":"ML Estimation of Time and Frequency Offset in OFDM Systems","context":[{"sec":"sec4a","text":"The Roll-Off causes problems for the pre-FFT timing and frequency offset estimation described in [14].","part":"1"},{"sec":"sec4a1","text":"van de Beek et al. show that the most likely estimated timing offset \\$\\hat{\\theta}_{\\mathrm{ML}}\\$ can be found at the maximum magnitude of \\$\\gamma\\$ minus an amplitude correction factor [14].","part":"1"},{"sec":"sec4a2","text":"According to [14], the most likely frequency offset can be estimated as  with \u2220\u03b3(\u03b8ML being the phase of the correlation function at the most likely timing offset.","part":"1"}],"links":{"documentLink":"/document/599949","pdfSize":"227KB"},"refType":"biblio","id":"ref14"},{"order":"15","text":"D. Rother, \"Using AVX2 for the Optimization of a Software-based Real-Time LDPC Decoder\", <em>8th Karlsruhe Workshop on Software Radios</em>, pp. 47-54, 2014.","title":"Using AVX2 for the Optimization of a Software-based Real-Time LDPC Decoder","context":[{"sec":"sec4b","text":"Our LDPC decoding implementation is based upon [15] and uses the well-known belief propagation algorithm [16] to exchange Log Likelihood Ratios (LLRs) between the bit and check nodes of the LDPC code.","part":"1"},{"sec":"sec4b","text":" In [15] exactly LSIMD nodes were calculated in parallel but the quasi-cyclic occurrence of the identity matrices allows to increase the parallelism up to L.","part":"1"},{"sec":"sec4b","text":" Besides exploiting the SIMD parallelism this allows for a significant reduction of the required random memory accesses by using the memory interleaving approach proposed in [15] (depth of interleaving = L).","part":"1"}],"refType":"biblio","id":"ref15"},{"order":"16","text":"J. Pearl, \"Reverend Bayes on Inference Engines: A Distributed Hierarchical Approach\", <em>AAAI'82: Proceedings of the Second AAAI Conference on Artificial Intelligence University of California Los Angeles</em>, pp. 133-136, Aug. 1982.","title":"Reverend Bayes on Inference Engines: A Distributed Hierarchical Approach","context":[{"sec":"sec4b","text":"Our LDPC decoding implementation is based upon [15] and uses the well-known belief propagation algorithm [16] to exchange Log Likelihood Ratios (LLRs) between the bit and check nodes of the LDPC code.","part":"1"}],"refType":"biblio","id":"ref16"},{"order":"17","text":"J. Chen and M. P. C. Fossorier, \"Density Evolution for Two Improved BP-Based Decoding Algorithms of LDPC Codes\", <em>IEEE Communications Letters</em>, vol. 6, no. 5, pp. 208-210, May 2002.","title":"Density Evolution for Two Improved BP-Based Decoding Algorithms of LDPC Codes","context":[{"sec":"sec4b","text":" To accelerate the decoding process, the MinSum approximation [17] is used.","part":"1"}],"links":{"documentLink":"/document/1001666","pdfSize":"198KB"},"refType":"biblio","id":"ref17"},{"order":"18","text":"D. Rother, F. Jackisch and J. Z\u00f6llner, \"A Generic Framework for Evaluating the Performance of Software Defined Radio Algorithms\", <em>2016 IEEE InternationalConference on Consumer Electronics (ICCE)</em>, pp. 33-36, 2016.","title":"A Generic Framework for Evaluating the Performance of Software Defined Radio Algorithms","context":[{"sec":"sec4b","text":"We measured the speed enhancement of our optimizations with our benchmarking framework [18].","part":"1"}],"links":{"pdfSize":"80KB"},"refType":"biblio","id":"ref18"}],"articleNumber":"7684733","formulaStrippedArticleTitle":"A Software Defined Radio based DOCSIS 3.1 measurement receiver","issueLink":"/xpl/tocresult.jsp?isnumber=null","publisher":"IEEE","isDynamicHtml":true,"htmlAbstractLink":"/document/7684733/","xploreDocumentType":"Conference Publication","isConference":true,"isStaticHtml":true,"htmlLink":"/document/7684733/","displayDocTitle":"A Software Defined Radio based DOCSIS 3.1 measurement receiver","articleId":"7684733","openAccessFlag":"F","title":"A Software Defined Radio based DOCSIS 3.1 measurement receiver","contentTypeDisplay":"Conferences","mlTime":"PT0.191676S","lastupdate":"2021-10-11","contentType":"conferences","definitions":"false","publicationNumber":"7590260"},{"_id":7684736,"references":[{"order":"1","text":"E. Larsson, O. Edfors, F. Tufvesson and T. Marzetta, \"Massive mimo for next generation wireless systems\", <em>IEEE Communications Magazine</em>, vol. 52, no. 2, pp. 186-195, February 2014.","title":"Massive mimo for next generation wireless systems","context":[{"sec":"sec1","text":"The multiple-input multiple-output (MIMO) systems pro-vide various advantages regarding spectral efficiency and reli-ability over ordinary wireless communication systems such as single-input single-output (SISO) [1].","part":"1"},{"sec":"sec1","text":" In order to enhance the performance of conventional MIMO further, more advanced techniques have been suggested in the literature, for instance massive MIMO or very large scale antenna array systems [1]\u2013[3].","part":"1"}],"links":{"documentLink":"/document/6736761","pdfSize":"2593KB"},"refType":"biblio","id":"ref1"},{"order":"2","text":"K. T. Jo, Y. C. Ko, C. g. Park and J. S. Park, \"Multiple-antenna post low noise amplifier rf combining\", <em>IEEE GLOBECOM Workshops</em>, pp. 1-5, Nov 2009.","title":"Multiple-antenna post low noise amplifier rf combining","context":[{"sec":"sec1","text":" In order to enhance the performance of conventional MIMO further, more advanced techniques have been suggested in the literature, for instance massive MIMO or very large scale antenna array systems [1]\u2013[2][3].","part":"1"},{"sec":"sec1","text":" Each RF chain contains significant number of electronic components for in-stance low noise amplifiers (LNA), analog to digital convertors (ADC), mixers, local oscillators (LO), intermediate frequency (IF) amplifiers, band pass and IF filters, and switches [2].","part":"1"},{"sec":"sec1","text":" For example in [2], authors suggest multiple antennas combining architecture to reduce the power consumption.","part":"1"}],"links":{"pdfSize":"178KB"},"refType":"biblio","id":"ref2"},{"order":"3","text":"Y. Zeng, R. Zhang and Z. Chen, \"Electromagnetic lens-focusing antenna enabled massive mimo: Performance improvement and cost reduction\", <em>IEEE Journal on Selected Areas in Communications</em>, vol. 32, no. 6, pp. 1194-1206, June 2014.","title":"Electromagnetic lens-focusing antenna enabled massive mimo: Performance improvement and cost reduction","context":[{"sec":"sec1","text":" In order to enhance the performance of conventional MIMO further, more advanced techniques have been suggested in the literature, for instance massive MIMO or very large scale antenna array systems [1]\u2013[3].","part":"1"},{"sec":"sec1","text":" Furthermore, in [3], authors describe the electromagnetic lens-focusing antennas design to minimize the hardware and computational costs.","part":"1"},{"sec":"sec2","text":"Block diagram of the proposed design of the EM lens combined with the ULA [3].","part":"1"},{"sec":"sec2a","text":" Then the channel co-efficient \\$h_{nm}\\$ between the user n and \\$m^{th}\\$ antenna element in the EM lens enabled massive MIMO system as given in [3] is  where \\$\\lambda\\$ is the wavelength, d is the antenna spacing and \\$\\alpha_{n},\\psi_{n}\\$ and \\$\\theta_{n}\\$ represent the channel gain, phase shift and angle of incident of nth user, respectively. \\$a_{m}(\\theta_{n})\\$ is the power focused by the EM lens as a function of AoA, with \\$a_{m}(\\theta_{n})/M\\$ reflecting the power fraction obtained by \\$m^{\\text{th}}\\$ antenna element.","part":"1"},{"sec":"sec2a","text":" The factor \\$a_{m}(\\theta_{n})\\$ can be modeled by a power density function \\$f(i;\\theta)\\$ with mean \\$\\overline{i}(\\theta)\\$ and variance \\$\\sigma^{2}\\$, as [3]  where c is a constant such that \\$\\sum_{m=1}^{M}\\alpha_{m}(\\theta)=M, i_{m}\\$ denotes the mth antenna location at the BS and \\$m^{\\ast}(\\theta)\\$ represents the AOA-based peak power location.","part":"1"},{"sec":"sec3","text":" Without considering the multipath effects, we model the spatial power distribution vector \\$a(\\theta)\\$ by using (2) with the variance \\$\\sigma^{2}=(5/6d)^{2}\\$ and the peak power location (mean) \\$\\overline{i}(\\theta)=i_{\\Delta+1}+((\\theta+60^{\\circ})/(2\\times 60^{\\circ}))(i_{M-\\Delta}-i_{\\Delta+1})\\$ [3].","part":"1"}],"links":{"documentLink":"/document/6824769","pdfSize":"1319KB"},"refType":"biblio","id":"ref3"},{"order":"4","text":"X. Gao, O. Edfors, F. Tufvesson and E. Larsson, \"Massive mimo in real propagation environments: Do all antennas contribute equally?\", <em>IEEE Transactions on Communications</em>, vol. 63, no. 11, pp. 3917-3928, Nov 2015.","title":"Massive mimo in real propagation environments: Do all antennas contribute equally?","context":[{"sec":"sec1","text":" An antenna selection strategy based on convex optimization has been proposed in [4] to decrease the number of RF chains.","part":"1"}],"links":{"documentLink":"/document/7172496","pdfSize":"2132KB"},"refType":"biblio","id":"ref4"},{"order":"5","text":"V. Savic and E. Larsson, \"Fingerprinting-based positioning in distributed massive mimo systems\", <em>IEEE Vehicular Technology Conference (VTC Fall)</em>, pp. 1-5, Sept 2015.","title":"Fingerprinting-based positioning in distributed massive mimo systems","context":[{"sec":"sec1","text":" Moreover, its applications can be multifold in electronics consumer point of view such as emergency services, autonomous driving and geographic routing [5]\u2013[7].","part":"1"},{"sec":"sec1","text":" In [5], the authors have used a Gaussian process regression method to find the position through fingerprints.","part":"1"},{"sec":"sec1","text":" In addition to this, authors in [5] and [6], and the refer-ences therein, propose several localization methods such as proximity-based localization (not simple because it requires many BSs), and localization based on the joint estimation of delay, angle of departure (AoD), and AoA.","part":"1"}],"links":{"documentLink":"/document/7390953","pdfSize":"372KB"},"refType":"biblio","id":"ref5"},{"order":"6","text":"A. Tonello and D. Inserra, \"Radio positioning based on doa estimation: An implementation perspective\", <em>IEEE International Conference on Communications (ICC) Workshops</em>, pp. 27-31, June 2013.","title":"Radio positioning based on doa estimation: An implementation perspective","context":[{"sec":"sec1","text":" Moreover, its applications can be multifold in electronics consumer point of view such as emergency services, autonomous driving and geographic routing [5]\u2013[6][7].","part":"1"},{"sec":"sec1","text":" In addition to this, authors in [5] and [6], and the refer-ences therein, propose several localization methods such as proximity-based localization (not simple because it requires many BSs), and localization based on the joint estimation of delay, angle of departure (AoD), and AoA.","part":"1"}],"links":{"pdfSize":"224KB"},"refType":"biblio","id":"ref6"},{"order":"7","text":"S. Shaikh and I. Tekin, \"Two axis direction finding antenna system using sumdifference patterns in x band\", <em>Microwave and Optical Technology Letters.</em>, vol. 57, no. 9, pp. 20852092, Sept. 2015.","title":"Two axis direction finding antenna system using sumdifference patterns in x band","context":[{"sec":"sec1","text":" Moreover, its applications can be multifold in electronics consumer point of view such as emergency services, autonomous driving and geographic routing [5]\u2013[7].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1002/mop.29269"},"refType":"biblio","id":"ref7"},{"order":"8","text":"Y. Han, B. Cao, W. Dong, Q. Fang and W. Zhang, \"An improved mode-music algorithm for doa estimation of coherent sources based on hybrid array\", <em>IEEE International Conference on Signal Processing (ICSP)</em>, pp. 358-362, Oct. 2014.","title":"An improved mode-music algorithm for doa estimation of coherent sources based on hybrid array","context":[{"sec":"sec2b","text":" Further, we can apply the multiple signal classification (MUSIC) algorithm [8] in the excited subsets of antenna elements to estimate the AoA of received signals.","part":"1"},{"sec":"sec2b","text":"Furthermore, by following the steps of popular MUSIC algorithm, such as forming the covariance matrix of the order \\$\\mathrm{J}\\times \\mathrm{J}\\$ of the data matrix and decomposing it into the eigenval-ues/eigenvectors, we shall end up with the following equation of spatial spectrum of the MUSIC algorithm [8]  where vector \\$P_{j}(\\phi)\\$ represents the observed MUSIC spatial spectrum of \\$j^{th}\\$ excited subset of antenna elements and \\$E_{n}=[V_{D+1}, V_{D+2}, \\ldots, V_{J}]\\$ is the noise matrix (J-D). \\$a(\\phi)\\$ is the steering vector given by \\$a_{m}(\\phi)=e^{(j\\beta mdcos\\phi)}\\$, where d is the inter antenna elements spacing and \\$\\beta\\$ is the phase propagation factor \\$(\\beta=\\frac{2\\pi}{\\lambda})\\$.","part":"1"}],"links":{"pdfSize":"760KB"},"refType":"biblio","id":"ref8"},{"order":"9","text":"Y. Ma, J. Cai, D. Bao and X. Feng, \"An efficient music algorithm using subspace projection\", <em>IEEE International Conference on Signal Processing Communications and Computing (ICSPCC)</em>, pp. 1-6, Sept. 2015.","title":"An efficient music algorithm using subspace projection","context":[{"sec":"sec3","text":" RMSE can be formulated as follows [9]  where N is the total number of AoAs of the user terminals, \\$\\hat{\\theta}_{n}\\$ represents the estimated AoA of \\$n^{th}\\$ user and \\$\\theta_{n}\\$ is the actual angle of the transmitted signal.","part":"1"}],"links":{"pdfSize":"237KB"},"refType":"biblio","id":"ref9"}],"articleNumber":"7684736","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"Localization based on angle of arrival in EM lens-focusing massive MIMO","publisher":"IEEE","displayDocTitle":"Localization based on angle of arrival in EM lens-focusing massive MIMO","htmlAbstractLink":"/document/7684736/","isStaticHtml":true,"isConference":true,"htmlLink":"/document/7684736/","xploreDocumentType":"Conference Publication","isDynamicHtml":true,"articleId":"7684736","openAccessFlag":"F","title":"Localization based on angle of arrival in EM lens-focusing massive MIMO","contentTypeDisplay":"Conferences","mlTime":"PT0.469613S","lastupdate":"2021-10-11","contentType":"conferences","definitions":"false","publicationNumber":"7590260"},{"_id":7684745,"references":[{"order":"1","text":"<em>High Efficiency Video Coding ITU-T Rec. H.265 and ISO/IEC 23008-2 (HEVC) ITU-T and ISO/IEC</em>, Apr. 2013.","title":"High Efficiency Video Coding, ITU-T Rec. H.265 and ISO/IEC 23008-2 (HEVC), ITU-T and ISO/IEC","context":[{"sec":"sec1","text":"Joint collaborative team on video coding (JCT VC) recently developed a new video compression standard called High Efficiency Video Coding (HEVC) [1]\u2013[4].","part":"1"},{"sec":"sec2","text":" In addition to angular prediction modes shown in Fig. 1, there are DC and planar prediction modes for all PU sizes [1], [2].","part":"1"}],"refType":"biblio","id":"ref1"},{"order":"2","text":"E. Kalali, Y. Adibelli and I. Hamzaoglu, \"A High Performance and Low Energy Intra Prediction Hardware for High Efficiency Video Coding\", <em>Int. Conference on Field Programmable Logic and Applications</em>, Aug. 2012.","title":"A High Performance and Low Energy Intra Prediction Hardware for High Efficiency Video Coding","context":[{"sec":"sec1","text":"Joint collaborative team on video coding (JCT VC) recently developed a new video compression standard called High Efficiency Video Coding (HEVC) [1]\u2013[2][4].","part":"1"},{"sec":"sec1","text":" In HEVC, for the luminance component of a frame, intra prediction unit (PU) sizes can be from 4\u00d74 up to 32\u00d732 and number of intra prediction modes for a PU can be up to 35 [2].","part":"1"},{"sec":"sec1","text":"In Section III, the HEVC intra prediction HLS implementation proposed in this paper is compared with the handwritten HEVC intra prediction hardware proposed in the literature [2], [17]\u2013[19].","part":"1"},{"sec":"sec2","text":" In addition to angular prediction modes shown in Fig. 1, there are DC and planar prediction modes for all PU sizes [1], [2].","part":"1"},{"sec":"sec3","text":" This HLS implementation is compared with the handwritten HEVC intra prediction hardware implementations proposed in the literature [2], [17]\u2013[19].","part":"1"},{"sec":"sec3","text":"As shown in Table II, since the handwritten HEVC intra prediction hardware proposed in [2] implements only angular prediction modes for 4\u00d74 and 8\u00d78 PUs, it has smaller area than the proposed HLS implementation.","part":"1"}],"links":{"pdfSize":"293KB"},"refType":"biblio","id":"ref2"},{"order":"3","text":"E. Kalali, E. Ozcan, O. M. Yalcinkaya and I. Hamzaoglu, \"A Low Energy HEVC Inverse Transform Hardware\", <em>IEEE Trans. on Consumer Electronics</em>, vol. 60, no. 4, pp. 754-761, Nov. 2014.","title":"A Low Energy HEVC Inverse Transform Hardware","context":[{"sec":"sec1","text":"Joint collaborative team on video coding (JCT VC) recently developed a new video compression standard called High Efficiency Video Coding (HEVC) [1]\u2013[3][4].","part":"1"}],"links":{"documentLink":"/document/7027352","pdfSize":"375KB"},"refType":"biblio","id":"ref3"},{"order":"4","text":"E. Kalali, Y. Adibelli and I. Hamzaoglu, \"A Reconfigurable HEVC Sub-Pixel Interpolation Hardware\", <em>IEEE Int. Conference on Consumer Electronics</em>, Sept. 2013.","title":"A Reconfigurable HEVC Sub-Pixel Interpolation Hardware","context":[{"sec":"sec1","text":"Joint collaborative team on video coding (JCT VC) recently developed a new video compression standard called High Efficiency Video Coding (HEVC) [1]\u2013[4].","part":"1"}],"links":{"documentLink":"/document/6698023","pdfSize":"296KB"},"refType":"biblio","id":"ref4"},{"order":"5","text":"W. Meeus, K. V. Beeck, T. Goedeme, J. Meel and D. Stroobandt, \"An Overview of Today's High-Level Synthesis Tools\" in Design Automation for Embedded Systems, Springer, vol. 16, no. 3, pp. 31-51, Sept. 2012.","title":"An Overview of Today's High-Level Synthesis Tools","context":[{"sec":"sec1","text":" HLS tools accept their inputs in different formats [5].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1007/s10617-012-9096-8"},"refType":"biblio","id":"ref5"},{"order":"6","text":"K. McCann, B. Bross, W.J. Han, I.K. Kim, K. Sugimoto and G. J. Sullivan, \"High Efficiency Video Coding (HEVC) Test Model (HM) 15 Encoder Description\", <em>JCTVC-Q1002</em>, June 2014.","title":"High Efficiency Video Coding (HEVC) Test Model (HM) 15 Encoder Description","context":[{"sec":"sec1","text":" The C codes given as input to Xilinx Vivado HLS tool are developed based on the HEVC intra prediction software implementation in the HEVC reference software video encoder (HM) version 15 [6].","part":"1"},{"sec":"sec3","text":" The C codes given as input to Xilinx Vivado HLS tool are developed based on the HEVC intra prediction software implementation in the HEVC reference software video encoder (HM) version 15 [6].","part":"1"},{"sec":"sec3","text":" RTL simulation results matched the results of HEVC intra prediction software implementation in the HEVC reference software video encoder (HM) version 15 [6].","part":"1"}],"refType":"biblio","id":"ref6"},{"order":"7","text":"E. Kalali and I. Hamzaoglu, \"FPGA Implementations of HEVC Inverse DOT Using High-Level Synthesis\", <em>Conf. on Design and Architectures for Signal and Image Processing</em>, Sept. 2015.","title":"FPGA Implementations of HEVC Inverse DOT Using High-Level Synthesis","context":[{"sec":"sec1","text":"A few HLS implementations for HEVC video compression standard are proposed in the literature [7]\u2013[9].","part":"1"}],"refType":"biblio","id":"ref7"},{"order":"8","text":"F. A. Ghani, E. Kalali and I. Hamzaoglu, \"FPGA Implementations of HEVC Sub-Pixel Interpolation Using High-Level Synthesis\", <em>Int. Conf. on Design and Technology of Integrated Systems</em>, April 2016.","title":"FPGA Implementations of HEVC Sub-Pixel Interpolation Using High-Level Synthesis","context":[{"sec":"sec1","text":"A few HLS implementations for HEVC video compression standard are proposed in the literature [7]\u2013[8][9].","part":"1"}],"links":{"pdfSize":"410KB"},"refType":"biblio","id":"ref8"},{"order":"9","text":"P. Sjovall, J. Virtanen, J. Vanne and T. D. Hamalainen, \"High-Level Synthesis Design Flow for HEVC Intra Encoder on SoC-FPGA\", <em>Euromicro Conf. on Digital System Design</em>, pp. 49-56, Aug. 2015.","title":"High-Level Synthesis Design Flow for HEVC Intra Encoder on SoC-FPGA","context":[{"sec":"sec1","text":"A few HLS implementations for HEVC video compression standard are proposed in the literature [7]\u2013[9].","part":"1"}],"links":{"documentLink":"/document/7302250","pdfSize":"963KB"},"refType":"biblio","id":"ref9"},{"order":"10","text":"S. Kim, H. Kim, T. Chung and J.-G. Kim, \"Design of H.264 Video Encoder with C to RTL Design Tool\", <em>Int. SoC Design Conference</em>, pp. 171-174, Nov. 2012.","title":"Design of H.264 Video Encoder with C to RTL Design Tool","context":[{"sec":"sec1","text":" A few HLS implementations for H.264 video compression standard are proposed in the literature [10].","part":"1"}],"refType":"biblio","id":"ref10"},{"order":"11","text":"S. S. Bhattacharyya, J. Eker, J. W. Janneck, C. Lucarz, M. Mattavelli and M. Raulet, \"Overview of the MPEG Reconfigurable Video\" in Journal of Signal Processing Systems, Springer, vol. 63, no. 2, pp. 251-263, May 2011.","title":"Overview of the MPEG Reconfigurable Video","context":[{"sec":"sec1","text":" There are a few HLS implementations based on MPEG reconfigurable video coding [11], [12].","part":"1"}],"refType":"biblio","id":"ref11"},{"order":"12","text":"J. F. Nezan, N. Siret, M. Wipliez, F. Palumbo and L. Raffo, \"Multi-purpose systems: A novel dataflow-based generation and mapping strategy\", <em>IEEE Int. Symposium on Circuits and Systems (ISCAS)</em>, pp. 3073-3076, May 2012.","title":"Multi-purpose systems: A novel dataflow-based generation and mapping strategy","context":[{"sec":"sec1","text":" There are a few HLS implementations based on MPEG reconfigurable video coding [11], [12].","part":"1"}],"links":{"pdfSize":"1084KB"},"refType":"biblio","id":"ref12"},{"order":"13","text":"H. Ye, L. Lacassagne, D. Etiemble, L. Cabaret, J. Falcou, A. Romero, et al., \"Impact of high level transforms on high level synthesis for motion detection algorithm\", <em>Conf. on Design and Architectures for Signal and Image Processing</em>, Oct. 2012.","title":"Impact of high level transforms on high level synthesis for motion detection algorithm","context":[{"sec":"sec1","text":" There are several HLS implementations for image and video processing algorithms such as sorting in the median filter [13]\u2013[16].","part":"1"}],"refType":"biblio","id":"ref13"},{"order":"14","text":"G. Schewior, C. Zahl, H. Blume, S. Wonneberger and J. Effertz, \"HLS-based FPGA implementation of a predictive block-based motion estimation algorithm - A field report\", <em>Conf. on Design and Architectures for Signal and Image Processing</em>, Oct. 2014.","title":"HLS-based FPGA implementation of a predictive block-based motion estimation algorithm - A field report","context":[{"sec":"sec1","text":" There are several HLS implementations for image and video processing algorithms such as sorting in the median filter [13]\u2013[14][16].","part":"1"}],"links":{"documentLink":"/document/7115633","pdfSize":"514KB"},"refType":"biblio","id":"ref14"},{"order":"15","text":"O. A. Abella, G. Ndu, N. Sonmez, M. Ghasempour, A. Armejach, J. Navaridas, et al., \"An empirical evaluation of high-level synthesis languages and tools for database acceleration\", <em>Int. Conf. on Field Programmable Logic and Applications</em>, Sept. 2014.","title":"An empirical evaluation of high-level synthesis languages and tools for database acceleration","context":[{"sec":"sec1","text":" There are several HLS implementations for image and video processing algorithms such as sorting in the median filter [13]\u2013[15][16].","part":"1"}],"refType":"biblio","id":"ref15"},{"order":"16","text":"M. Schmid, N. Apelt, F. Hanning and J. Teich, \"An Image Processing Library for C-based High-Level Synthesis\", <em>Int. Conf. on Field Programmable Logic and Applications</em>, Sept. 2014.","title":"An Image Processing Library for C-based High-Level Synthesis","context":[{"sec":"sec1","text":" There are several HLS implementations for image and video processing algorithms such as sorting in the median filter [13]\u2013[16].","part":"1"}],"links":{"documentLink":"/document/6927424","pdfSize":"269KB"},"refType":"biblio","id":"ref16"},{"order":"17","text":"A. Abramowski and G. Pastuszak, \"A Novel Intra Prediction Architecture for the Hardware HEVC Encoder\", <em>Euromicro Conf. Digital System Design</em>, pp. 429-436, Sept. 2013.","title":"A Novel Intra Prediction Architecture for the Hardware HEVC Encoder","context":[{"sec":"sec1","text":"In Section III, the HEVC intra prediction HLS implementation proposed in this paper is compared with the handwritten HEVC intra prediction hardware proposed in the literature [2], [17]\u2013[19].","part":"1"},{"sec":"sec3","text":" This HLS implementation is compared with the handwritten HEVC intra prediction hardware implementations proposed in the literature [2], [17]\u2013[19].","part":"1"},{"sec":"sec3","text":" The handwritten HEVC intra prediction hardware proposed in [17], [18] have lower performance and larger area than the proposed HLS implementation.","part":"1"}],"links":{"documentLink":"/document/6628309","pdfSize":"747KB"},"refType":"biblio","id":"ref17"},{"order":"18","text":"M. U. K. Khan, M. Shafique, M. Grellert and J. Henkel, \"Hardware-Software Collaborative Complexity Reduction Scheme for The Emerging HEVC Intra Encoder\", <em>Design Automation and Test in Europe (DATE) Conference</em>, pp. 125-128, March 2013.","title":"Hardware-Software Collaborative Complexity Reduction Scheme for The Emerging HEVC Intra Encoder","context":[{"sec":"sec1","text":"In Section III, the HEVC intra prediction HLS implementation proposed in this paper is compared with the handwritten HEVC intra prediction hardware proposed in the literature [2], [17]\u2013[18][19].","part":"1"},{"sec":"sec3","text":" This HLS implementation is compared with the handwritten HEVC intra prediction hardware implementations proposed in the literature [2], [17]\u2013[18][19].","part":"1"},{"sec":"sec3","text":" The handwritten HEVC intra prediction hardware proposed in [17], [18] have lower performance and larger area than the proposed HLS implementation.","part":"1"}],"links":{"documentLink":"/document/6513485","pdfSize":"981KB"},"refType":"biblio","id":"ref18"},{"order":"19","text":"F. Amish and E. B. Bourennane, \"A Novel Hardware Accelerator for The HEVC Intra Prediction\", <em>IEEE Int. Conf. on New Circuits and Systems</em>, June 2015.","title":"A Novel Hardware Accelerator for The HEVC Intra Prediction","context":[{"sec":"sec1","text":"In Section III, the HEVC intra prediction HLS implementation proposed in this paper is compared with the handwritten HEVC intra prediction hardware proposed in the literature [2], [17]\u2013[19].","part":"1"},{"sec":"sec3","text":" This HLS implementation is compared with the handwritten HEVC intra prediction hardware implementations proposed in the literature [2], [17]\u2013[19].","part":"1"},{"sec":"sec3","text":" The handwritten HEVC intra prediction hardware proposed in [19] has higher performance (30 Quad full HD) than the proposed HLS implementation, but it has much larger area.","part":"1"}],"links":{"pdfSize":"282KB"},"refType":"biblio","id":"ref19"},{"order":"20","text":"\"Vivado Design Suite User Guide: High-Level Synthesis\", May 2014.","title":"Vivado Design Suite User Guide: High-Level Synthesis","context":[{"sec":"sec3","text":" We also used several optimizations offered by Xilinx Vivado HLS tool to increase the performance and decrease the area of the proposed HLS implementation [20].","part":"1"}],"refType":"biblio","id":"ref20"}],"articleNumber":"7684745","formulaStrippedArticleTitle":"FPGA implementation of HEVC intra prediction using high-level synthesis","issueLink":"/xpl/tocresult.jsp?isnumber=null","publisher":"IEEE","htmlAbstractLink":"/document/7684745/","xploreDocumentType":"Conference Publication","htmlLink":"/document/7684745/","isStaticHtml":true,"isConference":true,"isDynamicHtml":true,"displayDocTitle":"FPGA implementation of HEVC intra prediction using high-level synthesis","articleId":"7684745","openAccessFlag":"F","title":"FPGA implementation of HEVC intra prediction using high-level synthesis","contentTypeDisplay":"Conferences","mlTime":"PT0.165274S","lastupdate":"2021-10-11","contentType":"conferences","definitions":"false","publicationNumber":"7590260"},{"_id":7684766,"references":[{"order":"1","text":"T. Mertens, J. Kautz and V. Reeth, \"Exposure Fusion\", <em>Computer Graphics and Applications 2007 PG'07. 15th Pacific Conference on</em>, pp. 382-390, Oct. 29 2007-Nov. 2 2007.","title":"Exposure Fusion","context":[{"sec":"sec1","text":"The second approach is the exposure fusion technique [1].","part":"1"},{"sec":"sec2b","text":"Since we've got the multi-exposure images output from CMOS sensor, Debevec and Malik [1] proposed a method for recovering to HDR image.","part":"1"}],"links":{"pdfSize":"4202KB"},"refType":"biblio","id":"ref1"},{"order":"2","text":"J. An, S. H. Lee, J. G. Kuk and N. I. Cho, \"A multi-exposure image fusion algorithm without ghost effect\", <em>Acoustics Speech and Signal Processing (ICASSP) 2011 IEEE International Conference on</em>, pp. 1565-1568.","title":"A multi-exposure image fusion algorithm without ghost effect","context":[{"sec":"sec2a","text":" This advantage also drastically reduces the damage from the ghosting effect, which usually costs a large amount of resources in computation, for processing such as motion blur or fusion techniques [2].","part":"1"},{"sec":"sec2c","text":" Using Reinhard global tone mapping method [2] [4], it can simply convert HDR to LDR image as in (3) .","part":"1"}],"links":{"pdfSize":"515KB"},"refType":"biblio","id":"ref2"},{"order":"3","text":"P. E. Debevec and J. Malik, \"Recovering high dynamic range radiance maps from photographs\" in SIGGRAPH'97, pp. 369-378.","title":"Recovering high dynamic range radiance maps from photographs","context":[],"refType":"biblio","id":"ref3"},{"order":"4","text":"E. Reinhard, M. Stark, P. Shirley and I. Ferwerda, \"Photographic tone reproduction for digital images\", <em>ACM Transactions on Graphics</em>, pp. 267-276, July 2002.","title":"Photographic tone reproduction for digital images","context":[{"sec":"sec2c","text":" Using Reinhard global tone mapping method [2] [4], it can simply convert HDR to LDR image as in (3) .","part":"1"}],"links":{},"refType":"biblio","id":"ref4"}],"articleNumber":"7684766","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"High Dynamic Range video streams based on inexpensive image sensors","publisher":"IEEE","displayDocTitle":"High Dynamic Range video streams based on inexpensive image sensors","htmlAbstractLink":"/document/7684766/","isStaticHtml":true,"isConference":true,"htmlLink":"/document/7684766/","xploreDocumentType":"Conference Publication","isDynamicHtml":true,"articleId":"7684766","openAccessFlag":"F","title":"High Dynamic Range video streams based on inexpensive image sensors","contentTypeDisplay":"Conferences","mlTime":"PT0.052161S","lastupdate":"2021-10-11","contentType":"conferences","definitions":"false","publicationNumber":"7590260"},{"_id":7685589,"references":[{"order":"1","text":"R. M. Bell and Y. Koren, \"Scalable collaborative filtering with jointly derived neighborhood interpolation weights\", <em>Data Mining 2007. ICDM 2007. Seventh IEEE InternationalConference on</em>, pp. 43-52, 2007.","title":"Scalable collaborative filtering with jointly derived neighborhood interpolation weights","context":[{"sec":"sec1","text":"Recommendation algorithms have become extremely popular in recent years, which has been widely used in the field of movies [1], [2], music [3], news [4], [5] and so on.","part":"1"}],"links":{"pdfSize":"503KB"},"refType":"biblio","id":"ref1"},{"order":"2","text":"M. N. Moreno, S. Segrera, V. F. L\u00f3pez, M. D. Mu\u00f1oz and A. L. S\u00e1nchez, \"Web mining based framework for solving usual problems in recommender systems. A case study for movies' recommendation\", <em>Neurocomputing</em>, 2015.","title":"Web mining based framework for solving usual problems in recommender systems. A case study for movies' recommendation","context":[{"sec":"sec1","text":"Recommendation algorithms have become extremely popular in recent years, which has been widely used in the field of movies [1], [2], music [3], news [4], [5] and so on.","part":"1"}],"refType":"biblio","id":"ref2"},{"order":"3","text":"B. McFee, L. Barrington and G. Lanckriet, \"Learning content similarity for music recommendation\", <em>Audio Speech and Language Processing IEEE Transactions on</em>, vol. 20, pp. 2207-2218, 2012.","title":"Learning content similarity for music recommendation","context":[{"sec":"sec1","text":"Recommendation algorithms have become extremely popular in recent years, which has been widely used in the field of movies [1], [2], music [3], news [4], [5] and so on.","part":"1"}],"links":{"documentLink":"/document/6213086","pdfSize":"1009KB"},"refType":"biblio","id":"ref3"},{"order":"4","text":"G. De Francisci, A. Gionis Morales and C. Lucchese, \"From chatter to headlines: harnessing the real-time web for personalized news recommendation\", <em>Proceedings of the fifth ACM internationalconference on Web search and data mining</em>, pp. 153-162, 2012.","title":"From chatter to headlines: harnessing the real-time web for personalized news recommendation","context":[{"sec":"sec1","text":"Recommendation algorithms have become extremely popular in recent years, which has been widely used in the field of movies [1], [2], music [3], news [4], [5] and so on.","part":"1"}],"links":{},"refType":"biblio","id":"ref4"},{"order":"5","text":"H. Liu, L. Yan, Y. Chang, H. Fang and T. Zhang, \"Spectral deconvolution and feature extraction with robust adaptive Tikhonov regularization\", <em>IEEE Transactions on Instrumentation and Measurement</em>, vol. 62, pp. 315-327, 2013.","title":"Spectral deconvolution and feature extraction with robust adaptive Tikhonov regularization","context":[{"sec":"sec1","text":"Recommendation algorithms have become extremely popular in recent years, which has been widely used in the field of movies [1], [2], music [3], news [4], [5] and so on.","part":"1"}],"links":{"documentLink":"/document/6313911","pdfSize":"584KB"},"refType":"biblio","id":"ref5"},{"order":"6","text":"H. Liu, S. Liu, Z. Zhang, J. Sun and J. Shu, \"Adaptive total variation-based spectral deconvolution with the split Bregman method\", <em>Applied Optics</em>, vol. 53, pp. 8240-8248, 2014.","title":"Adaptive total variation-based spectral deconvolution with the split Bregman method","context":[{"sec":"sec1","text":" To address this problem, a high-quality recommendation algorithm is needed to make a better resource service [6]\u2013[11].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1364/AO.53.008240"},"refType":"biblio","id":"ref6"},{"order":"7","text":"K. Verbert, X. Ochoa, M. Derntl, M. Wolpers, A. Pardo and E. Duval, \"Semi-automatic assembly of learning resources\", <em>Computers & Education</em>, vol. 59, pp. 1257-1272, 2012.","title":"Semi-automatic assembly of learning resources","context":[{"sec":"sec1","text":" To address this problem, a high-quality recommendation algorithm is needed to make a better resource service [6]\u2013[7][11].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1016/j.compedu.2012.06.005"},"refType":"biblio","id":"ref7"},{"order":"8","text":"C. Romero, S. Ventura, A. Zafra and P. D. Bra, \"Applying Web usage mining for personalizing hyperlinks in Web-based adaptive educational systems\", <em>Computers & Education</em>, vol. 53, pp. 828-840, 2009.","title":"Applying Web usage mining for personalizing hyperlinks in Web-based adaptive educational systems","context":[{"sec":"sec1","text":" To address this problem, a high-quality recommendation algorithm is needed to make a better resource service [6]\u2013[8][11].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1016/j.compedu.2009.05.003"},"refType":"biblio","id":"ref8"},{"order":"9","text":"H. Liu, Z. Zhang, S. Liu, T. Liu, L. Yan and T. Zhang, \"Richardson-Lucy blind deconvolution of spectroscopic data with wavelet regularization\", <em>Applied Optics</em>, vol. 54, pp. 1770-1775, 2015.","title":"Richardson-Lucy blind deconvolution of spectroscopic data with wavelet regularization","context":[{"sec":"sec1","text":" To address this problem, a high-quality recommendation algorithm is needed to make a better resource service [6]\u2013[9][11].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1364/AO.54.001770"},"refType":"biblio","id":"ref9"},{"order":"10","text":"A. Kla\u0161nja-Mil\u0107cevi\u0107, B. Vesin, M. Ivanovi\u0107 and Z. Budimac, \"E-Learning personalization based on hybrid recommendation strategy and learning style identification\", <em>Computers & Education</em>, vol. 56, pp. 885-899, 2011.","title":"E-Learning personalization based on hybrid recommendation strategy and learning style identification","context":[{"sec":"sec1","text":" To address this problem, a high-quality recommendation algorithm is needed to make a better resource service [6]\u2013[10][11].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1016/j.compedu.2010.11.001"},"refType":"biblio","id":"ref10"},{"order":"11","text":"K. Verbert, N. Manouselis, X. Ochoa, M. Wolpers, H. Drachsler, I. Bosnic et al., \"Context-aware recommender systems for learning: a survey and future challenges\", <em>Learning Technologies IEEE Transactions on</em>, vol. 5, pp. 318-335, 2012.","title":"Context-aware recommender systems for learning: a survey and future challenges","context":[{"sec":"sec1","text":" To address this problem, a high-quality recommendation algorithm is needed to make a better resource service [6]\u2013[11].","part":"1"}],"links":{"documentLink":"/document/6189308","pdfSize":"1542KB"},"refType":"biblio","id":"ref11"},{"order":"12","text":"Y. Koren and R. Bell, \"Advances in Collaborative Filtering\" in Recommender Systems Handbook, Springer, pp. 77-118, 2015.","title":"Advances in Collaborative Filtering","context":[{"sec":"sec1","text":" Collaborative Filtering (CF) [12], [13] is the one of the most distinguished approaches.","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1007/978-1-4899-7637-6_3"},"refType":"biblio","id":"ref12"},{"order":"13","text":"A. Salah, N. Rogovschi and M. Nadif, \"A dynamic collaborative filtering system via a weighted clustering approach\", <em>Neurocomputing</em>, vol. 175, pp. 206-215, 2016.","title":"A dynamic collaborative filtering system via a weighted clustering approach","context":[{"sec":"sec1","text":" Collaborative Filtering (CF) [12], [13] is the one of the most distinguished approaches.","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1016/j.neucom.2015.10.050"},"refType":"biblio","id":"ref13"},{"order":"14","text":"M. Balabanovi\u0107 and Y. Shoham, \"Fab: content-based collaborative recommendation\", <em>Communications of the ACM</em>, vol. 40, pp. 66-72, 1997.","title":"Fab: content-based, collaborative recommendation","context":[{"sec":"sec1","text":" In contrast, the CBR methods [14]\u2013[17] create a profile to characterize each user and item.","part":"1"}],"links":{},"refType":"biblio","id":"ref14"},{"order":"15","text":"P. Lops, M. De Gemmis and G. Semeraro, \"Content-based recommender systems: State of the art and trends\" in Recommender systems handbook, Springer, pp. 73-105, 2011.","title":"Content-based recommender systems: State of the art and trends","context":[{"sec":"sec1","text":" In contrast, the CBR methods [14]\u2013[15][17] create a profile to characterize each user and item.","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1007/978-0-387-85820-3_3"},"refType":"biblio","id":"ref15"},{"order":"16","text":"Y. Blanco-Fernandez, J. J. Pazos-Arias, A. Gil-Solla, M. Ramos-Cabrer and M. Lopez-Nores, \"Providing entertainment by content-based filtering and semantic reasoning in intelligent recommender systems\", <em>Consumer Electronics IEEE Transactions on</em>, vol. 54, pp. 727-735, 2008.","title":"Providing entertainment by content-based filtering and semantic reasoning in intelligent recommender systems","context":[{"sec":"sec1","text":" In contrast, the CBR methods [14]\u2013[16][17] create a profile to characterize each user and item.","part":"1"}],"links":{"documentLink":"/document/4560154","pdfSize":"766KB"},"refType":"biblio","id":"ref16"},{"order":"17","text":"R. Krestel and P. Fankhauser, \"Personalized topic-based tag recommendation\", <em>Neurocomputing</em>, vol. 76, pp. 61-70, 2012.","title":"Personalized topic-based tag recommendation","context":[{"sec":"sec1","text":" In contrast, the CBR methods [14]\u2013[17] create a profile to characterize each user and item.","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1016/j.neucom.2011.04.034"},"refType":"biblio","id":"ref17"},{"order":"18","text":"Y. Shen, X. He, J. Gao, L. Deng and G. Mesnil, \"Learning semantic representations using convolutional neural networks for web search\", <em>Proceedings of the companion publication of the 23rd internationalconference on World wide web companion</em>, pp. 373-374, 2014.","title":"Learning semantic representations using convolutional neural networks for web search","context":[{"sec":"sec1","text":"Recently, deep learning (DL) has become the most popular tool for the big data analysis [18] and artificial intelligence [19]\u2013[21].","part":"1"}],"links":{},"refType":"biblio","id":"ref18"},{"order":"19","text":"C. Ding and D. Tao, \"Robust Face Recognition via Multimodal Deep Face Representation\", <em>Multimedia IEEE Transactions on</em>, vol. 17, pp. 2049-2058, 2015.","title":"Robust Face Recognition via Multimodal Deep Face Representation","context":[{"sec":"sec1","text":"Recently, deep learning (DL) has become the most popular tool for the big data analysis [18] and artificial intelligence [19]\u2013[21].","part":"1"},{"sec":"sec1","text":" By using deep learning algorithm, artificial intelligence has big breakthrough in many areas, such as face recognition [19], image processing [20], [22]\u2013[24], and speech recognition [21].","part":"1"}],"links":{"documentLink":"/document/7243358","pdfSize":"1666KB"},"refType":"biblio","id":"ref19"},{"order":"20","text":"A. Krizhevsky, I. Sutskever and G. E. Hinton, \"Imagenet classification with deep convolutional neural networks\", <em>Advances in neural information processing systems</em>, pp. 1097-1105, 2012.","title":"Imagenet classification with deep convolutional neural networks","context":[{"sec":"sec1","text":"Recently, deep learning (DL) has become the most popular tool for the big data analysis [18] and artificial intelligence [19]\u2013[20][21].","part":"1"},{"sec":"sec1","text":" By using deep learning algorithm, artificial intelligence has big breakthrough in many areas, such as face recognition [19], image processing [20], [22]\u2013[24], and speech recognition [21].","part":"1"}],"refType":"biblio","id":"ref20"},{"order":"21","text":"A. Graves, A. R. Mohamed and G. Hinton, \"Speech Recognition with Deep Recurrent Neural Networks\", <em>Acoustics Speech and Signal Processing IEEE InternationalConference on</em>, pp. 6645-6649, 2013.","title":"Speech Recognition with Deep Recurrent Neural Networks","context":[{"sec":"sec1","text":"Recently, deep learning (DL) has become the most popular tool for the big data analysis [18] and artificial intelligence [19]\u2013[21].","part":"1"},{"sec":"sec1","text":" By using deep learning algorithm, artificial intelligence has big breakthrough in many areas, such as face recognition [19], image processing [20], [22]\u2013[24], and speech recognition [21].","part":"1"}],"links":{"pdfSize":"422KB"},"refType":"biblio","id":"ref21"},{"order":"22","text":"H. Liu, Z. Zhang, S. Liu, L. Yan, T. Liu and T. Zhang, \"Joint Baseline-Correction and Denoising for Raman Spectra\", <em>Applied Spectroscopy</em>, vol. 69, pp. 1013-1022, 2015.","title":"Joint Baseline-Correction and Denoising for Raman Spectra","context":[{"sec":"sec1","text":" By using deep learning algorithm, artificial intelligence has big breakthrough in many areas, such as face recognition [19], image processing [20], [22]\u2013[24], and speech recognition [21].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1366/14-07760"},"refType":"biblio","id":"ref22"},{"order":"23","text":"H. Liu, S. Liu, T. Huang, Z. Zhang, Y. Hu and T. Zhang, \"Infrared spectrum blind deconvolution algorithm via learned dictionaries and sparse representation\", <em>Applied Optics</em>, vol. 55, pp. 2813-2818, 2016.","title":"Infrared spectrum blind deconvolution algorithm via learned dictionaries and sparse representation","context":[{"sec":"sec1","text":" By using deep learning algorithm, artificial intelligence has big breakthrough in many areas, such as face recognition [19], image processing [20], [22]\u2013[23][24], and speech recognition [21].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1364/AO.55.002813"},"refType":"biblio","id":"ref23"},{"order":"24","text":"H. Liu, Z. Zhang, S. Liu, J. Shu and Z. Liu, \"Blind infrared spectroscopic data restoration with the similarity of multi-scales regularization\", <em>presented at the IEEE Asia-Pacific Signal and Information Processing Association Annual Summit and Conference</em>, December 17\u201320, 2015.","title":"Blind infrared spectroscopic data restoration with the similarity of multi-scales regularization","context":[{"sec":"sec1","text":" By using deep learning algorithm, artificial intelligence has big breakthrough in many areas, such as face recognition [19], image processing [20], [22]\u2013[24], and speech recognition [21].","part":"1"}],"links":{"documentLink":"/document/7415456","pdfSize":"291KB"},"refType":"biblio","id":"ref24"},{"order":"25","text":"T. Goldstein and S. Osher, \"The Split Bregman Method for L1-Regularized Problems\", <em>SIAM Journal on Imaging Sciences</em>, vol. 2, pp. 323-343, 2009.","title":"The Split Bregman Method for L1-Regularized Problems","context":[{"sec":"sec3b","text":" To minimize it, the split Bregman iteration method [25] is introduced.","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1137/080725891"},"refType":"biblio","id":"ref25"},{"order":"26","text":"D. M. Blei, A. Y. Ng and M. I. Jordan, \"Latent dirichlet allocation\", <em>the Journal of machine Learning research</em>, vol. 3, pp. 993-1022, 2003.","title":"Latent dirichlet allocation","context":[{"sec":"sec3c","text":" In this paper, the Latent Dirichlet Allocation (LDA) method [26] is used to train the topic model.","part":"1"},{"sec":"sec4a","text":" All the comparison methods here are with the same language model, namely, latent dirichlet allocation (lda) model [26].","part":"1"}],"refType":"biblio","id":"ref26"},{"order":"27","text":"C.-N. Ziegler, S. M. McNee, J. A. Konstan and G. Lausen, \"Improving recommendation lists through topic diversification\", <em>Proceedings of the 14th internationalconference on World Wide Web</em>, pp. 22-32, 2005.","title":"Improving recommendation lists through topic diversification","context":[{"sec":"sec4a","text":"To verify the effective of the proposed recommendation algorithm, we have done some experiments on the BookCrossing dataset [27].","part":"1"},{"sec":"sec4a","text":"MSE versus the iteration number of the three methods (lfm, LFM-\\$L_{2}\\text{R}\\$, LFM \\$-L_{1}\\text{R})\\$) for the BookCrossing dataset [27].","part":"1"}],"links":{},"refType":"biblio","id":"ref27"}],"articleNumber":"7685589","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"Automatic Recommendation Technology for Learning Resources with Convolutional Neural Network","publisher":"IEEE","htmlAbstractLink":"/document/7685589/","displayDocTitle":"Automatic Recommendation Technology for Learning Resources with Convolutional Neural Network","isStaticHtml":true,"htmlLink":"/document/7685589/","isConference":true,"xploreDocumentType":"Conference Publication","isDynamicHtml":true,"articleId":"7685589","openAccessFlag":"F","title":"Automatic Recommendation Technology for Learning Resources with Convolutional Neural Network","contentTypeDisplay":"Conferences","mlTime":"PT0.707716S","lastupdate":"2021-10-21","contentType":"conferences","definitions":"false","publicationNumber":"7636499"}]