<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>D:\MetaWise\Documents\020220\debug_module\FPGA_debugModule\debug_module_spyglass_signoff_fpga\impl\gwsynthesis\debug_module_spyglass_signoff_fpga.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>D:\MetaWise\Documents\020220\debug_module\FPGA_debugModule\debug_module_spyglass_signoff_fpga\src\debug_module_spyglass_signoff_fpga.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>D:\MetaWise\Documents\020220\debug_module\FPGA_debugModule\debug_module_spyglass_signoff_fpga\src\debug_module_spyglass_signoff_fpga.sdc</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.9 Beta-4 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sun Mar 17 14:15:59 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2023 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Fast 1.26V -40C I6</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V -40C I6</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>7328</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>5115</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>515</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>91</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>sysclk</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>clk </td>
</tr>
<tr>
<td>jtag_clk</td>
<td>Base</td>
<td>100.000</td>
<td>10.000
<td>0.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td>jtag_tck </td>
</tr>
<tr>
<td>gowin_add_ibuf_net_rst_n</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>gowin_ibuf_rst_n/O </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>sysclk</td>
<td>100.000(MHz)</td>
<td>112.041(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>sysclk</td>
<td>100.000(MHz)</td>
<td>112.041(MHz)</td>
<td>6</td>
<td>u_debug_module </td>
</tr>
<tr>
<td>3</td>
<td>jtag_clk</td>
<td>10.000(MHz)</td>
<td>119.492(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
<tr>
<td>4</td>
<td>jtag_clk</td>
<td>10.000(MHz)</td>
<td>119.492(MHz)</td>
<td>5</td>
<td>u_debug_module </td>
</tr>
</table>
<h4>No timing paths to get frequency of gowin_add_ibuf_net_rst_n!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>sysclk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>sysclk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>jtag_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>jtag_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>gowin_add_ibuf_net_rst_n</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>gowin_add_ibuf_net_rst_n</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 400 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>1.075</td>
<td>u_debug_module/u_debug/req_addr_r_0_s0/Q</td>
<td>u_debug_module/u_cdc_dm/cdc_resp_reg_r_24_s1/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>8.629</td>
</tr>
<tr>
<td>2</td>
<td>1.297</td>
<td>u_debug_module/u_debug/req_addr_r_1_s0/Q</td>
<td>u_debug_module/u_cdc_dm/cdc_resp_reg_r_4_s1/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>8.406</td>
</tr>
<tr>
<td>3</td>
<td>1.638</td>
<td>u_debug_module/u_debug/req_addr_r_4_s0/Q</td>
<td>u_debug_module/u_cdc_dm/cdc_resp_reg_r_13_s1/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>8.066</td>
</tr>
<tr>
<td>4</td>
<td>1.641</td>
<td>u_debug_module/u_debug/req_addr_r_4_s0/Q</td>
<td>u_debug_module/u_cdc_dm/cdc_resp_reg_r_8_s1/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>8.063</td>
</tr>
<tr>
<td>5</td>
<td>1.708</td>
<td>u_debug_module/u_debug/req_addr_r_4_s0/Q</td>
<td>u_debug_module/u_cdc_dm/cdc_resp_reg_r_26_s1/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>7.995</td>
</tr>
<tr>
<td>6</td>
<td>1.769</td>
<td>u_debug_module/u_debug/req_addr_r_4_s0/Q</td>
<td>u_debug_module/u_cdc_dm/cdc_resp_reg_r_29_s1/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>7.934</td>
</tr>
<tr>
<td>7</td>
<td>1.812</td>
<td>u_debug_module/u_debug/req_addr_r_0_s0/Q</td>
<td>u_debug_module/u_cdc_dm/cdc_resp_reg_r_23_s1/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>7.892</td>
</tr>
<tr>
<td>8</td>
<td>1.818</td>
<td>u_debug_module/u_debug/req_addr_r_0_s0/Q</td>
<td>u_debug_module/u_cdc_dm/cdc_resp_reg_r_7_s1/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>7.886</td>
</tr>
<tr>
<td>9</td>
<td>1.850</td>
<td>u_debug_module/u_debug/req_addr_r_0_s0/Q</td>
<td>u_debug_module/u_cdc_dm/cdc_resp_reg_r_16_s1/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>7.854</td>
</tr>
<tr>
<td>10</td>
<td>1.901</td>
<td>u_debug_module/u_debug/req_addr_r_0_s0/Q</td>
<td>u_debug_module/u_cdc_dm/cdc_resp_reg_r_28_s1/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>7.802</td>
</tr>
<tr>
<td>11</td>
<td>1.902</td>
<td>u_debug_module/u_debug/req_addr_r_4_s0/Q</td>
<td>u_debug_module/u_cdc_dm/cdc_resp_reg_r_11_s1/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>7.801</td>
</tr>
<tr>
<td>12</td>
<td>1.902</td>
<td>u_debug_module/u_debug/req_addr_r_4_s0/Q</td>
<td>u_debug_module/u_cdc_dm/cdc_resp_reg_r_14_s1/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>7.801</td>
</tr>
<tr>
<td>13</td>
<td>2.044</td>
<td>u_debug_module/u_debug/req_addr_r_4_s0/Q</td>
<td>u_debug_module/u_cdc_dm/cdc_resp_reg_r_5_s1/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>7.660</td>
</tr>
<tr>
<td>14</td>
<td>2.050</td>
<td>u_debug_module/u_debug/req_addr_r_0_s0/Q</td>
<td>u_debug_module/u_cdc_dm/cdc_resp_reg_r_15_s1/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>7.654</td>
</tr>
<tr>
<td>15</td>
<td>2.063</td>
<td>u_debug_module/u_debug/req_addr_r_0_s0/Q</td>
<td>u_debug_module/u_cdc_dm/cdc_resp_reg_r_18_s1/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>7.641</td>
</tr>
<tr>
<td>16</td>
<td>2.076</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
<td>u_debug_module/u_cdc_dm/cdc_resp_reg_r_22_s1/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>7.628</td>
</tr>
<tr>
<td>17</td>
<td>2.135</td>
<td>u_debug_module/u_debug/req_addr_r_1_s0/Q</td>
<td>u_debug_module/u_cdc_dm/cdc_resp_reg_r_12_s1/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>7.569</td>
</tr>
<tr>
<td>18</td>
<td>2.157</td>
<td>u_debug_module/u_debug/req_addr_r_4_s0/Q</td>
<td>u_debug_module/u_cdc_dm/cdc_resp_reg_r_25_s1/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>7.547</td>
</tr>
<tr>
<td>19</td>
<td>2.261</td>
<td>u_debug_module/u_debug/req_addr_r_4_s0/Q</td>
<td>u_debug_module/u_cdc_dm/cdc_resp_reg_r_19_s1/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>7.442</td>
</tr>
<tr>
<td>20</td>
<td>2.273</td>
<td>u_debug_module/u_debug/req_addr_r_4_s0/Q</td>
<td>u_debug_module/u_cdc_dm/cdc_resp_reg_r_27_s1/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>7.431</td>
</tr>
<tr>
<td>21</td>
<td>2.372</td>
<td>u_debug_module/u_debug/req_addr_r_4_s0/Q</td>
<td>u_debug_module/u_cdc_dm/cdc_resp_reg_r_33_s1/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>7.332</td>
</tr>
<tr>
<td>22</td>
<td>2.385</td>
<td>u_debug_module/u_debug/req_addr_r_4_s0/Q</td>
<td>u_debug_module/u_cdc_dm/cdc_resp_reg_r_37_s1/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>7.319</td>
</tr>
<tr>
<td>23</td>
<td>2.385</td>
<td>u_debug_module/u_debug/req_addr_r_4_s0/Q</td>
<td>u_debug_module/u_cdc_dm/cdc_resp_reg_r_38_s1/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>7.319</td>
</tr>
<tr>
<td>24</td>
<td>2.388</td>
<td>u_debug_module/u_debug/req_addr_r_4_s0/Q</td>
<td>u_debug_module/u_cdc_dm/cdc_resp_reg_r_39_s1/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>7.316</td>
</tr>
<tr>
<td>25</td>
<td>2.403</td>
<td>u_debug_module/u_debug/req_addr_r_4_s0/Q</td>
<td>u_debug_module/u_cdc_dm/cdc_resp_reg_r_6_s1/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>7.300</td>
</tr>
<tr>
<td>26</td>
<td>2.406</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
<td>u_debug_module/u_cdc_dm/cdc_resp_reg_r_21_s1/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>7.298</td>
</tr>
<tr>
<td>27</td>
<td>2.458</td>
<td>u_debug_module/u_debug/req_addr_r_0_s0/Q</td>
<td>u_debug_module/u_debug/progbuf6_7_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>6.598</td>
</tr>
<tr>
<td>28</td>
<td>2.458</td>
<td>u_debug_module/u_debug/req_addr_r_0_s0/Q</td>
<td>u_debug_module/u_debug/progbuf6_8_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>6.598</td>
</tr>
<tr>
<td>29</td>
<td>2.484</td>
<td>u_debug_module/u_debug/req_addr_r_4_s0/Q</td>
<td>u_debug_module/u_cdc_dm/cdc_resp_reg_r_3_s1/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>7.219</td>
</tr>
<tr>
<td>30</td>
<td>2.501</td>
<td>u_debug_module/u_debug/req_addr_r_4_s0/Q</td>
<td>u_debug_module/u_cdc_dm/cdc_resp_reg_r_10_s1/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>7.203</td>
</tr>
<tr>
<td>31</td>
<td>2.582</td>
<td>u_debug_module/u_debug/req_addr_r_4_s0/Q</td>
<td>u_debug_module/u_cdc_dm/cdc_resp_reg_r_9_s1/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>7.121</td>
</tr>
<tr>
<td>32</td>
<td>2.595</td>
<td>u_debug_module/u_debug/req_addr_r_0_s0/Q</td>
<td>u_debug_module/u_cdc_dm/cdc_resp_reg_r_32_s1/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>7.109</td>
</tr>
<tr>
<td>33</td>
<td>2.596</td>
<td>u_debug_module/u_debug/req_addr_r_1_s0/Q</td>
<td>u_debug_module/u_cdc_dm/cdc_resp_reg_r_2_s1/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>7.108</td>
</tr>
<tr>
<td>34</td>
<td>2.619</td>
<td>u_debug_module/u_debug/req_addr_r_0_s0/Q</td>
<td>u_debug_module/u_debug/progbuf6_3_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>6.437</td>
</tr>
<tr>
<td>35</td>
<td>2.619</td>
<td>u_debug_module/u_debug/req_addr_r_0_s0/Q</td>
<td>u_debug_module/u_debug/progbuf6_4_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>6.437</td>
</tr>
<tr>
<td>36</td>
<td>2.715</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
<td>u_debug_module/u_cdc_dm/cdc_resp_reg_r_20_s1/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>6.988</td>
</tr>
<tr>
<td>37</td>
<td>2.738</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
<td>u_debug_module/u_debug/progbuf8_4_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>6.318</td>
</tr>
<tr>
<td>38</td>
<td>2.738</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
<td>u_debug_module/u_debug/progbuf8_6_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>6.318</td>
</tr>
<tr>
<td>39</td>
<td>2.738</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
<td>u_debug_module/u_debug/progbuf8_8_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>6.318</td>
</tr>
<tr>
<td>40</td>
<td>2.738</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
<td>u_debug_module/u_debug/progbuf8_10_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>6.318</td>
</tr>
<tr>
<td>41</td>
<td>2.738</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
<td>u_debug_module/u_debug/progbuf8_11_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>6.318</td>
</tr>
<tr>
<td>42</td>
<td>2.738</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
<td>u_debug_module/u_debug/progbuf8_13_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>6.318</td>
</tr>
<tr>
<td>43</td>
<td>2.797</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
<td>u_debug_module/u_debug/progbuf8_20_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>6.259</td>
</tr>
<tr>
<td>44</td>
<td>2.797</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
<td>u_debug_module/u_debug/progbuf8_21_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>6.259</td>
</tr>
<tr>
<td>45</td>
<td>2.797</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
<td>u_debug_module/u_debug/progbuf8_26_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>6.259</td>
</tr>
<tr>
<td>46</td>
<td>2.797</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
<td>u_debug_module/u_debug/progbuf8_27_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>6.259</td>
</tr>
<tr>
<td>47</td>
<td>2.798</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
<td>u_debug_module/u_debug/progbuf8_22_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>6.258</td>
</tr>
<tr>
<td>48</td>
<td>2.798</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
<td>u_debug_module/u_debug/progbuf8_23_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>6.258</td>
</tr>
<tr>
<td>49</td>
<td>2.798</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
<td>u_debug_module/u_debug/progbuf8_24_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>6.258</td>
</tr>
<tr>
<td>50</td>
<td>2.798</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
<td>u_debug_module/u_debug/progbuf8_25_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>6.258</td>
</tr>
<tr>
<td>51</td>
<td>2.798</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
<td>u_debug_module/u_debug/progbuf8_28_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>6.258</td>
</tr>
<tr>
<td>52</td>
<td>2.798</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
<td>u_debug_module/u_debug/progbuf8_29_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>6.258</td>
</tr>
<tr>
<td>53</td>
<td>2.798</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
<td>u_debug_module/u_debug/progbuf8_30_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>6.258</td>
</tr>
<tr>
<td>54</td>
<td>2.798</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
<td>u_debug_module/u_debug/progbuf8_31_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>6.258</td>
</tr>
<tr>
<td>55</td>
<td>2.798</td>
<td>u_debug_module/u_debug/req_addr_r_1_s0/Q</td>
<td>u_debug_module/u_cdc_dm/cdc_resp_reg_r_31_s1/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>6.905</td>
</tr>
<tr>
<td>56</td>
<td>2.810</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
<td>u_debug_module/u_debug/progbuf8_0_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>6.246</td>
</tr>
<tr>
<td>57</td>
<td>2.810</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
<td>u_debug_module/u_debug/progbuf8_7_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>6.246</td>
</tr>
<tr>
<td>58</td>
<td>2.810</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
<td>u_debug_module/u_debug/progbuf8_9_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>6.246</td>
</tr>
<tr>
<td>59</td>
<td>2.810</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
<td>u_debug_module/u_debug/progbuf8_12_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>6.246</td>
</tr>
<tr>
<td>60</td>
<td>2.810</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
<td>u_debug_module/u_debug/progbuf8_1_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>6.246</td>
</tr>
<tr>
<td>61</td>
<td>2.810</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
<td>u_debug_module/u_debug/progbuf8_2_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>6.246</td>
</tr>
<tr>
<td>62</td>
<td>2.810</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
<td>u_debug_module/u_debug/progbuf8_3_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>6.246</td>
</tr>
<tr>
<td>63</td>
<td>2.810</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
<td>u_debug_module/u_debug/progbuf8_5_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>6.246</td>
</tr>
<tr>
<td>64</td>
<td>2.820</td>
<td>u_debug_module/u_debug/req_addr_r_4_s0/Q</td>
<td>u_debug_module/u_debug/data1_r_9_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>6.883</td>
</tr>
<tr>
<td>65</td>
<td>2.822</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
<td>u_debug_module/u_debug/progbuf8_14_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>6.234</td>
</tr>
<tr>
<td>66</td>
<td>2.822</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
<td>u_debug_module/u_debug/progbuf8_15_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>6.234</td>
</tr>
<tr>
<td>67</td>
<td>2.822</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
<td>u_debug_module/u_debug/progbuf8_16_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>6.234</td>
</tr>
<tr>
<td>68</td>
<td>2.822</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
<td>u_debug_module/u_debug/progbuf8_17_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>6.234</td>
</tr>
<tr>
<td>69</td>
<td>2.829</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
<td>u_debug_module/u_debug/progbuf8_18_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>6.227</td>
</tr>
<tr>
<td>70</td>
<td>2.829</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
<td>u_debug_module/u_debug/progbuf8_19_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>6.227</td>
</tr>
<tr>
<td>71</td>
<td>2.876</td>
<td>u_debug_module/u_debug/req_addr_r_4_s0/Q</td>
<td>u_debug_module/u_debug/data1_r_13_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>6.828</td>
</tr>
<tr>
<td>72</td>
<td>2.876</td>
<td>u_debug_module/u_debug/req_addr_r_4_s0/Q</td>
<td>u_debug_module/u_debug/data1_r_19_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>6.828</td>
</tr>
<tr>
<td>73</td>
<td>2.876</td>
<td>u_debug_module/u_debug/req_addr_r_4_s0/Q</td>
<td>u_debug_module/u_debug/data1_r_23_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>6.828</td>
</tr>
<tr>
<td>74</td>
<td>2.876</td>
<td>u_debug_module/u_debug/req_addr_r_4_s0/Q</td>
<td>u_debug_module/u_debug/data1_r_24_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>6.828</td>
</tr>
<tr>
<td>75</td>
<td>2.876</td>
<td>u_debug_module/u_debug/req_addr_r_4_s0/Q</td>
<td>u_debug_module/u_debug/data1_r_14_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>6.827</td>
</tr>
<tr>
<td>76</td>
<td>2.884</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
<td>u_debug_module/u_debug/progbuf5_10_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>6.172</td>
</tr>
<tr>
<td>77</td>
<td>2.916</td>
<td>u_debug_module/u_debug/req_addr_r_4_s0/Q</td>
<td>u_debug_module/u_debug/data1_r_7_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>6.788</td>
</tr>
<tr>
<td>78</td>
<td>2.933</td>
<td>u_debug_module/u_debug/req_addr_r_0_s0/Q</td>
<td>u_debug_module/u_debug/progbuf6_11_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>6.123</td>
</tr>
<tr>
<td>79</td>
<td>2.933</td>
<td>u_debug_module/u_debug/req_addr_r_0_s0/Q</td>
<td>u_debug_module/u_debug/progbuf6_10_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>6.123</td>
</tr>
<tr>
<td>80</td>
<td>2.949</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
<td>u_debug_module/u_debug/progbuf5_23_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>6.107</td>
</tr>
<tr>
<td>81</td>
<td>2.949</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
<td>u_debug_module/u_debug/progbuf5_24_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>6.107</td>
</tr>
<tr>
<td>82</td>
<td>2.954</td>
<td>u_debug_module/u_debug/req_addr_r_1_s0/Q</td>
<td>u_debug_module/u_debug/progbuf3_14_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>6.102</td>
</tr>
<tr>
<td>83</td>
<td>2.964</td>
<td>u_debug_module/u_debug/req_addr_r_4_s0/Q</td>
<td>u_debug_module/u_cdc_dm/cdc_resp_reg_r_36_s1/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>6.740</td>
</tr>
<tr>
<td>84</td>
<td>3.045</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
<td>u_debug_module/u_debug/progbuf5_6_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>6.011</td>
</tr>
<tr>
<td>85</td>
<td>3.047</td>
<td>u_debug_module/u_debug/req_addr_r_4_s0/Q</td>
<td>u_debug_module/u_debug/data1_r_30_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>6.657</td>
</tr>
<tr>
<td>86</td>
<td>3.054</td>
<td>u_debug_module/u_debug/req_addr_r_1_s0/Q</td>
<td>u_debug_module/u_debug/progbuf3_17_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>6.002</td>
</tr>
<tr>
<td>87</td>
<td>3.119</td>
<td>u_debug_module/u_debug/req_addr_r_0_s0/Q</td>
<td>u_debug_module/u_debug/progbuf6_18_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>5.937</td>
</tr>
<tr>
<td>88</td>
<td>3.119</td>
<td>u_debug_module/u_debug/req_addr_r_0_s0/Q</td>
<td>u_debug_module/u_debug/progbuf6_20_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>5.937</td>
</tr>
<tr>
<td>89</td>
<td>3.119</td>
<td>u_debug_module/u_debug/req_addr_r_0_s0/Q</td>
<td>u_debug_module/u_debug/progbuf6_21_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>5.937</td>
</tr>
<tr>
<td>90</td>
<td>3.119</td>
<td>u_debug_module/u_debug/req_addr_r_0_s0/Q</td>
<td>u_debug_module/u_debug/progbuf6_22_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>5.937</td>
</tr>
<tr>
<td>91</td>
<td>3.119</td>
<td>u_debug_module/u_debug/req_addr_r_0_s0/Q</td>
<td>u_debug_module/u_debug/progbuf6_27_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>5.937</td>
</tr>
<tr>
<td>92</td>
<td>3.119</td>
<td>u_debug_module/u_debug/req_addr_r_0_s0/Q</td>
<td>u_debug_module/u_debug/progbuf6_28_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>5.937</td>
</tr>
<tr>
<td>93</td>
<td>3.137</td>
<td>u_debug_module/u_debug/req_addr_r_0_s0/Q</td>
<td>u_debug_module/u_debug/progbuf6_29_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>5.919</td>
</tr>
<tr>
<td>94</td>
<td>3.137</td>
<td>u_debug_module/u_debug/req_addr_r_0_s0/Q</td>
<td>u_debug_module/u_debug/progbuf6_30_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>5.919</td>
</tr>
<tr>
<td>95</td>
<td>3.138</td>
<td>u_debug_module/u_debug/req_addr_r_0_s0/Q</td>
<td>u_debug_module/u_debug/progbuf6_0_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>5.918</td>
</tr>
<tr>
<td>96</td>
<td>3.138</td>
<td>u_debug_module/u_debug/req_addr_r_0_s0/Q</td>
<td>u_debug_module/u_debug/progbuf6_1_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>5.918</td>
</tr>
<tr>
<td>97</td>
<td>3.138</td>
<td>u_debug_module/u_debug/req_addr_r_0_s0/Q</td>
<td>u_debug_module/u_debug/progbuf6_2_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>5.918</td>
</tr>
<tr>
<td>98</td>
<td>3.138</td>
<td>u_debug_module/u_debug/req_addr_r_0_s0/Q</td>
<td>u_debug_module/u_debug/progbuf6_31_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>5.918</td>
</tr>
<tr>
<td>99</td>
<td>3.149</td>
<td>u_debug_module/u_debug/req_addr_r_4_s0/Q</td>
<td>u_debug_module/u_debug/data1_r_25_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>6.554</td>
</tr>
<tr>
<td>100</td>
<td>3.150</td>
<td>u_debug_module/u_debug/req_addr_r_0_s0/Q</td>
<td>u_debug_module/u_debug/progbuf6_25_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>5.906</td>
</tr>
<tr>
<td>101</td>
<td>3.151</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
<td>u_debug_module/u_debug/progbuf1_8_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>5.905</td>
</tr>
<tr>
<td>102</td>
<td>3.152</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
<td>u_debug_module/u_debug/progbuf5_3_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>5.904</td>
</tr>
<tr>
<td>103</td>
<td>3.152</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
<td>u_debug_module/u_debug/progbuf5_4_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>5.904</td>
</tr>
<tr>
<td>104</td>
<td>3.153</td>
<td>u_debug_module/u_debug/req_addr_r_0_s0/Q</td>
<td>u_debug_module/u_debug/progbuf6_9_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>5.903</td>
</tr>
<tr>
<td>105</td>
<td>3.153</td>
<td>u_debug_module/u_debug/req_addr_r_0_s0/Q</td>
<td>u_debug_module/u_debug/progbuf6_12_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>5.903</td>
</tr>
<tr>
<td>106</td>
<td>3.153</td>
<td>u_debug_module/u_debug/req_addr_r_0_s0/Q</td>
<td>u_debug_module/u_debug/progbuf6_14_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>5.903</td>
</tr>
<tr>
<td>107</td>
<td>3.153</td>
<td>u_debug_module/u_debug/req_addr_r_0_s0/Q</td>
<td>u_debug_module/u_debug/progbuf6_19_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>5.903</td>
</tr>
<tr>
<td>108</td>
<td>3.166</td>
<td>u_debug_module/u_debug/req_addr_r_4_s0/Q</td>
<td>u_debug_module/u_debug/data1_r_4_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>6.537</td>
</tr>
<tr>
<td>109</td>
<td>3.166</td>
<td>u_debug_module/u_debug/req_addr_r_4_s0/Q</td>
<td>u_debug_module/u_debug/data1_r_6_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>6.537</td>
</tr>
<tr>
<td>110</td>
<td>3.166</td>
<td>u_debug_module/u_debug/req_addr_r_4_s0/Q</td>
<td>u_debug_module/u_debug/data1_r_8_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>6.537</td>
</tr>
<tr>
<td>111</td>
<td>3.166</td>
<td>u_debug_module/u_debug/req_addr_r_4_s0/Q</td>
<td>u_debug_module/u_debug/data1_r_10_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>6.537</td>
</tr>
<tr>
<td>112</td>
<td>3.199</td>
<td>u_debug_module/u_debug/req_addr_r_0_s0/Q</td>
<td>u_debug_module/u_debug/progbuf6_5_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>5.857</td>
</tr>
<tr>
<td>113</td>
<td>3.199</td>
<td>u_debug_module/u_debug/req_addr_r_0_s0/Q</td>
<td>u_debug_module/u_debug/progbuf6_13_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>5.857</td>
</tr>
<tr>
<td>114</td>
<td>3.208</td>
<td>u_debug_module/u_debug/req_addr_r_4_s0/Q</td>
<td>u_debug_module/u_debug/data1_r_26_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>6.496</td>
</tr>
<tr>
<td>115</td>
<td>3.208</td>
<td>u_debug_module/u_debug/req_addr_r_4_s0/Q</td>
<td>u_debug_module/u_debug/data1_r_31_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>6.496</td>
</tr>
<tr>
<td>116</td>
<td>3.222</td>
<td>u_debug_module/u_debug/req_addr_r_1_s0/Q</td>
<td>u_debug_module/u_debug/progbuf3_31_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>5.834</td>
</tr>
<tr>
<td>117</td>
<td>3.225</td>
<td>u_debug_module/u_debug/req_addr_r_1_s0/Q</td>
<td>u_debug_module/u_debug/progbuf3_5_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>5.831</td>
</tr>
<tr>
<td>118</td>
<td>3.226</td>
<td>u_debug_module/u_debug/req_addr_r_4_s0/Q</td>
<td>u_debug_module/u_cdc_dm/cdc_resp_reg_r_34_s1/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>6.477</td>
</tr>
<tr>
<td>119</td>
<td>3.226</td>
<td>u_debug_module/u_debug/req_addr_r_4_s0/Q</td>
<td>u_debug_module/u_cdc_dm/cdc_resp_reg_r_35_s1/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>6.477</td>
</tr>
<tr>
<td>120</td>
<td>3.262</td>
<td>u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/Q</td>
<td>u_debug_module/u_spi/resp_addr_1_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>6.442</td>
</tr>
<tr>
<td>121</td>
<td>3.276</td>
<td>u_debug_module/u_debug/req_addr_r_4_s0/Q</td>
<td>u_debug_module/u_debug/data1_r_5_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>6.428</td>
</tr>
<tr>
<td>122</td>
<td>3.280</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
<td>u_debug_module/u_cdc_dm/cdc_resp_reg_r_17_s1/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>6.424</td>
</tr>
<tr>
<td>123</td>
<td>3.281</td>
<td>u_debug_module/u_debug/req_addr_r_4_s0/Q</td>
<td>u_debug_module/u_debug/data1_r_1_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>6.422</td>
</tr>
<tr>
<td>124</td>
<td>3.289</td>
<td>u_debug_module/u_debug/req_addr_r_1_s0/Q</td>
<td>u_debug_module/u_debug/progbuf3_6_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>5.767</td>
</tr>
<tr>
<td>125</td>
<td>3.289</td>
<td>u_debug_module/u_debug/req_addr_r_1_s0/Q</td>
<td>u_debug_module/u_debug/progbuf3_7_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>5.767</td>
</tr>
<tr>
<td>126</td>
<td>3.289</td>
<td>u_debug_module/u_debug/req_addr_r_1_s0/Q</td>
<td>u_debug_module/u_debug/progbuf3_8_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>5.767</td>
</tr>
<tr>
<td>127</td>
<td>3.289</td>
<td>u_debug_module/u_debug/req_addr_r_1_s0/Q</td>
<td>u_debug_module/u_debug/progbuf3_23_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>5.767</td>
</tr>
<tr>
<td>128</td>
<td>3.289</td>
<td>u_debug_module/u_debug/req_addr_r_1_s0/Q</td>
<td>u_debug_module/u_debug/progbuf3_24_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>5.767</td>
</tr>
<tr>
<td>129</td>
<td>3.290</td>
<td>u_debug_module/u_debug/req_addr_r_1_s0/Q</td>
<td>u_debug_module/u_debug/progbuf3_9_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>5.766</td>
</tr>
<tr>
<td>130</td>
<td>3.295</td>
<td>u_debug_module/u_debug/req_addr_r_1_s0/Q</td>
<td>u_debug_module/u_debug/progbuf3_10_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>5.761</td>
</tr>
<tr>
<td>131</td>
<td>3.295</td>
<td>u_debug_module/u_debug/req_addr_r_1_s0/Q</td>
<td>u_debug_module/u_debug/progbuf3_13_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>5.761</td>
</tr>
<tr>
<td>132</td>
<td>3.296</td>
<td>u_debug_module/u_debug/req_addr_r_1_s0/Q</td>
<td>u_debug_module/u_debug/progbuf3_11_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>5.760</td>
</tr>
<tr>
<td>133</td>
<td>3.302</td>
<td>u_debug_module/u_debug/req_addr_r_1_s0/Q</td>
<td>u_debug_module/u_debug/progbuf3_26_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>5.754</td>
</tr>
<tr>
<td>134</td>
<td>3.309</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
<td>u_debug_module/u_debug/progbuf7_3_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>5.746</td>
</tr>
<tr>
<td>135</td>
<td>3.309</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
<td>u_debug_module/u_debug/progbuf7_4_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>5.746</td>
</tr>
<tr>
<td>136</td>
<td>3.310</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
<td>u_debug_module/u_debug/progbuf7_7_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>5.746</td>
</tr>
<tr>
<td>137</td>
<td>3.310</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
<td>u_debug_module/u_debug/progbuf7_8_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>5.746</td>
</tr>
<tr>
<td>138</td>
<td>3.310</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
<td>u_debug_module/u_debug/progbuf7_9_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>5.746</td>
</tr>
<tr>
<td>139</td>
<td>3.310</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
<td>u_debug_module/u_debug/progbuf7_12_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>5.746</td>
</tr>
<tr>
<td>140</td>
<td>3.310</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
<td>u_debug_module/u_debug/progbuf5_5_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>5.746</td>
</tr>
<tr>
<td>141</td>
<td>3.310</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
<td>u_debug_module/u_debug/progbuf5_13_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>5.746</td>
</tr>
<tr>
<td>142</td>
<td>3.311</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
<td>u_debug_module/u_debug/progbuf5_25_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>5.745</td>
</tr>
<tr>
<td>143</td>
<td>3.313</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
<td>u_debug_module/u_debug/progbuf5_7_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>5.743</td>
</tr>
<tr>
<td>144</td>
<td>3.313</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
<td>u_debug_module/u_debug/progbuf5_9_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>5.743</td>
</tr>
<tr>
<td>145</td>
<td>3.314</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
<td>u_debug_module/u_debug/progbuf5_15_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>5.742</td>
</tr>
<tr>
<td>146</td>
<td>3.314</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
<td>u_debug_module/u_debug/progbuf5_19_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>5.742</td>
</tr>
<tr>
<td>147</td>
<td>3.316</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
<td>u_debug_module/u_debug/progbuf5_8_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>5.740</td>
</tr>
<tr>
<td>148</td>
<td>3.316</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
<td>u_debug_module/u_debug/progbuf5_11_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>5.740</td>
</tr>
<tr>
<td>149</td>
<td>3.316</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
<td>u_debug_module/u_debug/progbuf5_12_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>5.740</td>
</tr>
<tr>
<td>150</td>
<td>3.317</td>
<td>u_debug_module/u_debug/req_addr_r_1_s0/Q</td>
<td>u_debug_module/u_debug/progbuf3_22_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>5.739</td>
</tr>
<tr>
<td>151</td>
<td>3.319</td>
<td>u_debug_module/u_debug/req_addr_r_1_s0/Q</td>
<td>u_debug_module/u_debug/progbuf3_21_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>5.737</td>
</tr>
<tr>
<td>152</td>
<td>3.321</td>
<td>u_debug_module/u_debug/req_addr_r_4_s0/Q</td>
<td>u_debug_module/u_debug/data1_r_11_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>6.382</td>
</tr>
<tr>
<td>153</td>
<td>3.328</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
<td>u_debug_module/u_debug/progbuf7_6_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>5.728</td>
</tr>
<tr>
<td>154</td>
<td>3.328</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
<td>u_debug_module/u_debug/progbuf7_23_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>5.728</td>
</tr>
<tr>
<td>155</td>
<td>3.329</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
<td>u_debug_module/u_debug/progbuf7_24_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>5.727</td>
</tr>
<tr>
<td>156</td>
<td>3.334</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
<td>u_debug_module/u_debug/progbuf7_5_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>5.722</td>
</tr>
<tr>
<td>157</td>
<td>3.334</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
<td>u_debug_module/u_debug/progbuf7_10_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>5.722</td>
</tr>
<tr>
<td>158</td>
<td>3.334</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
<td>u_debug_module/u_debug/progbuf7_13_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>5.722</td>
</tr>
<tr>
<td>159</td>
<td>3.334</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
<td>u_debug_module/u_debug/progbuf7_14_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>5.722</td>
</tr>
<tr>
<td>160</td>
<td>3.334</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
<td>u_debug_module/u_debug/progbuf7_19_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>5.722</td>
</tr>
<tr>
<td>161</td>
<td>3.335</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
<td>u_debug_module/u_debug/progbuf7_11_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>5.721</td>
</tr>
<tr>
<td>162</td>
<td>3.349</td>
<td>u_debug_module/u_debug/req_addr_r_4_s0/Q</td>
<td>u_debug_module/u_cdc_dm/cdc_resp_reg_r_30_s1/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>6.354</td>
</tr>
<tr>
<td>163</td>
<td>3.354</td>
<td>u_debug_module/u_debug/req_addr_r_1_s0/Q</td>
<td>u_debug_module/u_debug/progbuf11_5_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>5.702</td>
</tr>
<tr>
<td>164</td>
<td>3.354</td>
<td>u_debug_module/u_debug/req_addr_r_1_s0/Q</td>
<td>u_debug_module/u_debug/progbuf11_11_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>5.702</td>
</tr>
<tr>
<td>165</td>
<td>3.354</td>
<td>u_debug_module/u_debug/req_addr_r_1_s0/Q</td>
<td>u_debug_module/u_debug/progbuf11_25_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>5.702</td>
</tr>
<tr>
<td>166</td>
<td>3.354</td>
<td>u_debug_module/u_debug/req_addr_r_1_s0/Q</td>
<td>u_debug_module/u_debug/progbuf11_26_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>5.702</td>
</tr>
<tr>
<td>167</td>
<td>3.357</td>
<td>u_debug_module/u_debug/req_addr_r_1_s0/Q</td>
<td>u_debug_module/u_debug/progbuf11_29_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>5.699</td>
</tr>
<tr>
<td>168</td>
<td>3.360</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
<td>u_debug_module/u_debug/progbuf7_28_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>5.696</td>
</tr>
<tr>
<td>169</td>
<td>3.368</td>
<td>u_debug_module/u_debug/req_addr_r_4_s0/Q</td>
<td>u_debug_module/u_debug/data1_r_15_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>6.336</td>
</tr>
<tr>
<td>170</td>
<td>3.368</td>
<td>u_debug_module/u_debug/req_addr_r_4_s0/Q</td>
<td>u_debug_module/u_debug/data1_r_16_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>6.336</td>
</tr>
<tr>
<td>171</td>
<td>3.368</td>
<td>u_debug_module/u_debug/req_addr_r_4_s0/Q</td>
<td>u_debug_module/u_debug/data1_r_18_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>6.336</td>
</tr>
<tr>
<td>172</td>
<td>3.369</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
<td>u_debug_module/u_debug/progbuf2_3_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>5.687</td>
</tr>
<tr>
<td>173</td>
<td>3.369</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
<td>u_debug_module/u_debug/progbuf2_4_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>5.687</td>
</tr>
<tr>
<td>174</td>
<td>3.380</td>
<td>u_debug_module/u_debug/req_addr_r_4_s0/Q</td>
<td>u_debug_module/u_debug/data1_r_22_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>6.323</td>
</tr>
<tr>
<td>175</td>
<td>3.380</td>
<td>u_debug_module/u_debug/req_addr_r_4_s0/Q</td>
<td>u_debug_module/u_debug/data1_r_27_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>6.323</td>
</tr>
<tr>
<td>176</td>
<td>3.394</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
<td>u_debug_module/u_debug/progbuf15_4_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>5.662</td>
</tr>
<tr>
<td>177</td>
<td>3.394</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
<td>u_debug_module/u_debug/progbuf15_7_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>5.662</td>
</tr>
<tr>
<td>178</td>
<td>3.394</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
<td>u_debug_module/u_debug/progbuf15_26_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>5.661</td>
</tr>
<tr>
<td>179</td>
<td>3.394</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
<td>u_debug_module/u_debug/progbuf15_27_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>5.661</td>
</tr>
<tr>
<td>180</td>
<td>3.394</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
<td>u_debug_module/u_debug/progbuf15_28_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>5.661</td>
</tr>
<tr>
<td>181</td>
<td>3.394</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
<td>u_debug_module/u_debug/progbuf15_29_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>5.661</td>
</tr>
<tr>
<td>182</td>
<td>3.395</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
<td>u_debug_module/u_debug/progbuf15_8_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>5.661</td>
</tr>
<tr>
<td>183</td>
<td>3.395</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
<td>u_debug_module/u_debug/progbuf15_13_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>5.661</td>
</tr>
<tr>
<td>184</td>
<td>3.398</td>
<td>u_debug_module/u_debug/req_addr_r_4_s0/Q</td>
<td>u_debug_module/u_debug/data0_r_7_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>6.306</td>
</tr>
<tr>
<td>185</td>
<td>3.402</td>
<td>u_debug_module/u_debug/req_addr_r_1_s0/Q</td>
<td>u_debug_module/u_debug/progbuf11_4_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>5.654</td>
</tr>
<tr>
<td>186</td>
<td>3.402</td>
<td>u_debug_module/u_debug/req_addr_r_1_s0/Q</td>
<td>u_debug_module/u_debug/progbuf11_7_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>5.654</td>
</tr>
<tr>
<td>187</td>
<td>3.402</td>
<td>u_debug_module/u_debug/req_addr_r_1_s0/Q</td>
<td>u_debug_module/u_debug/progbuf11_16_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>5.654</td>
</tr>
<tr>
<td>188</td>
<td>3.402</td>
<td>u_debug_module/u_debug/req_addr_r_1_s0/Q</td>
<td>u_debug_module/u_debug/progbuf11_17_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>5.654</td>
</tr>
<tr>
<td>189</td>
<td>3.403</td>
<td>u_debug_module/u_debug/req_addr_r_1_s0/Q</td>
<td>u_debug_module/u_debug/progbuf11_8_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>5.653</td>
</tr>
<tr>
<td>190</td>
<td>3.403</td>
<td>u_debug_module/u_debug/req_addr_r_1_s0/Q</td>
<td>u_debug_module/u_debug/progbuf11_9_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>5.653</td>
</tr>
<tr>
<td>191</td>
<td>3.403</td>
<td>u_debug_module/u_debug/req_addr_r_1_s0/Q</td>
<td>u_debug_module/u_debug/progbuf11_12_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>5.653</td>
</tr>
<tr>
<td>192</td>
<td>3.403</td>
<td>u_debug_module/u_debug/req_addr_r_1_s0/Q</td>
<td>u_debug_module/u_debug/progbuf11_14_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>5.653</td>
</tr>
<tr>
<td>193</td>
<td>3.403</td>
<td>u_debug_module/u_debug/req_addr_r_1_s0/Q</td>
<td>u_debug_module/u_debug/progbuf11_18_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>5.653</td>
</tr>
<tr>
<td>194</td>
<td>3.403</td>
<td>u_debug_module/u_debug/req_addr_r_1_s0/Q</td>
<td>u_debug_module/u_debug/progbuf11_20_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>5.653</td>
</tr>
<tr>
<td>195</td>
<td>3.403</td>
<td>u_debug_module/u_debug/req_addr_r_1_s0/Q</td>
<td>u_debug_module/u_debug/progbuf11_21_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>5.653</td>
</tr>
<tr>
<td>196</td>
<td>3.403</td>
<td>u_debug_module/u_debug/req_addr_r_1_s0/Q</td>
<td>u_debug_module/u_debug/progbuf11_22_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>5.653</td>
</tr>
<tr>
<td>197</td>
<td>3.412</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
<td>u_debug_module/u_debug/progbuf5_0_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>5.644</td>
</tr>
<tr>
<td>198</td>
<td>3.413</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
<td>u_debug_module/u_debug/progbuf5_1_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>5.643</td>
</tr>
<tr>
<td>199</td>
<td>3.413</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
<td>u_debug_module/u_debug/progbuf5_2_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>5.643</td>
</tr>
<tr>
<td>200</td>
<td>3.414</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
<td>u_debug_module/u_debug/progbuf1_11_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>5.642</td>
</tr>
<tr>
<td>201</td>
<td>3.421</td>
<td>u_debug_module/u_debug/req_addr_r_1_s0/Q</td>
<td>u_debug_module/u_debug/progbuf11_23_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>5.635</td>
</tr>
<tr>
<td>202</td>
<td>3.421</td>
<td>u_debug_module/u_debug/req_addr_r_1_s0/Q</td>
<td>u_debug_module/u_debug/progbuf11_24_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>5.635</td>
</tr>
<tr>
<td>203</td>
<td>3.426</td>
<td>u_debug_module/u_debug/req_addr_r_0_s0/Q</td>
<td>u_debug_module/u_debug/progbuf6_26_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>5.629</td>
</tr>
<tr>
<td>204</td>
<td>3.427</td>
<td>u_debug_module/u_debug/req_addr_r_1_s0/Q</td>
<td>u_debug_module/u_debug/progbuf11_27_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>5.629</td>
</tr>
<tr>
<td>205</td>
<td>3.427</td>
<td>u_debug_module/u_debug/req_addr_r_1_s0/Q</td>
<td>u_debug_module/u_debug/progbuf11_28_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>5.629</td>
</tr>
<tr>
<td>206</td>
<td>3.433</td>
<td>u_debug_module/u_debug/req_addr_r_1_s0/Q</td>
<td>u_debug_module/u_debug/progbuf11_6_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>5.623</td>
</tr>
<tr>
<td>207</td>
<td>3.433</td>
<td>u_debug_module/u_debug/req_addr_r_1_s0/Q</td>
<td>u_debug_module/u_debug/progbuf11_13_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>5.623</td>
</tr>
<tr>
<td>208</td>
<td>3.433</td>
<td>u_debug_module/u_debug/req_addr_r_1_s0/Q</td>
<td>u_debug_module/u_debug/progbuf11_19_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>5.623</td>
</tr>
<tr>
<td>209</td>
<td>3.433</td>
<td>u_debug_module/u_debug/req_addr_r_1_s0/Q</td>
<td>u_debug_module/u_debug/progbuf11_30_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>5.623</td>
</tr>
<tr>
<td>210</td>
<td>3.433</td>
<td>u_debug_module/u_debug/req_addr_r_1_s0/Q</td>
<td>u_debug_module/u_debug/progbuf11_31_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>5.623</td>
</tr>
<tr>
<td>211</td>
<td>3.434</td>
<td>u_debug_module/u_debug/req_addr_r_1_s0/Q</td>
<td>u_debug_module/u_debug/progbuf11_3_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>5.622</td>
</tr>
<tr>
<td>212</td>
<td>3.451</td>
<td>u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/Q</td>
<td>u_debug_module/u_spi/resp_addr_23_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>6.252</td>
</tr>
<tr>
<td>213</td>
<td>3.463</td>
<td>u_debug_module/u_debug/req_addr_r_4_s0/Q</td>
<td>u_debug_module/u_debug/data1_r_17_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>6.240</td>
</tr>
<tr>
<td>214</td>
<td>3.463</td>
<td>u_debug_module/u_debug/req_addr_r_4_s0/Q</td>
<td>u_debug_module/u_debug/data1_r_20_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>6.240</td>
</tr>
<tr>
<td>215</td>
<td>3.463</td>
<td>u_debug_module/u_debug/req_addr_r_4_s0/Q</td>
<td>u_debug_module/u_debug/data1_r_21_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>6.240</td>
</tr>
<tr>
<td>216</td>
<td>3.466</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
<td>u_debug_module/u_debug/progbuf1_27_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>5.590</td>
</tr>
<tr>
<td>217</td>
<td>3.467</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
<td>u_debug_module/u_debug/progbuf1_28_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>5.589</td>
</tr>
<tr>
<td>218</td>
<td>3.472</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
<td>u_debug_module/u_debug/progbuf5_14_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>5.584</td>
</tr>
<tr>
<td>219</td>
<td>3.472</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
<td>u_debug_module/u_debug/progbuf15_21_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>5.584</td>
</tr>
<tr>
<td>220</td>
<td>3.472</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
<td>u_debug_module/u_debug/progbuf15_22_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>5.584</td>
</tr>
<tr>
<td>221</td>
<td>3.473</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
<td>u_debug_module/u_debug/progbuf15_24_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>5.583</td>
</tr>
<tr>
<td>222</td>
<td>3.476</td>
<td>u_debug_module/u_debug/req_addr_r_4_s0/Q</td>
<td>u_debug_module/u_debug/data1_r_28_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>6.228</td>
</tr>
<tr>
<td>223</td>
<td>3.476</td>
<td>u_debug_module/u_debug/req_addr_r_4_s0/Q</td>
<td>u_debug_module/u_debug/data1_r_29_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>6.228</td>
</tr>
<tr>
<td>224</td>
<td>3.477</td>
<td>u_debug_module/u_debug/req_addr_r_0_s0/Q</td>
<td>u_debug_module/u_debug/progbuf6_6_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>5.579</td>
</tr>
<tr>
<td>225</td>
<td>3.511</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
<td>u_debug_module/u_debug/progbuf12_8_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>5.545</td>
</tr>
<tr>
<td>226</td>
<td>3.511</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
<td>u_debug_module/u_debug/progbuf12_11_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>5.545</td>
</tr>
<tr>
<td>227</td>
<td>3.511</td>
<td>u_debug_module/u_debug/req_addr_r_4_s0/Q</td>
<td>u_debug_module/u_cdc_dm/cdc_resp_reg_r_1_s1/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>6.192</td>
</tr>
<tr>
<td>228</td>
<td>3.511</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
<td>u_debug_module/u_debug/progbuf12_4_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>5.545</td>
</tr>
<tr>
<td>229</td>
<td>3.511</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
<td>u_debug_module/u_debug/progbuf12_13_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>5.545</td>
</tr>
<tr>
<td>230</td>
<td>3.519</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
<td>u_debug_module/u_debug/progbuf14_5_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>5.536</td>
</tr>
<tr>
<td>231</td>
<td>3.519</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
<td>u_debug_module/u_debug/progbuf14_6_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>5.536</td>
</tr>
<tr>
<td>232</td>
<td>3.519</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
<td>u_debug_module/u_debug/progbuf14_20_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>5.536</td>
</tr>
<tr>
<td>233</td>
<td>3.519</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
<td>u_debug_module/u_debug/progbuf14_21_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>5.536</td>
</tr>
<tr>
<td>234</td>
<td>3.519</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
<td>u_debug_module/u_debug/progbuf14_26_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>5.536</td>
</tr>
<tr>
<td>235</td>
<td>3.519</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
<td>u_debug_module/u_debug/progbuf14_27_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>5.536</td>
</tr>
<tr>
<td>236</td>
<td>3.520</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
<td>u_debug_module/u_debug/progbuf14_4_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>5.536</td>
</tr>
<tr>
<td>237</td>
<td>3.520</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
<td>u_debug_module/u_debug/progbuf14_8_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>5.536</td>
</tr>
<tr>
<td>238</td>
<td>3.520</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
<td>u_debug_module/u_debug/progbuf14_10_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>5.536</td>
</tr>
<tr>
<td>239</td>
<td>3.520</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
<td>u_debug_module/u_debug/progbuf14_11_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>5.536</td>
</tr>
<tr>
<td>240</td>
<td>3.520</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
<td>u_debug_module/u_debug/progbuf14_22_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>5.536</td>
</tr>
<tr>
<td>241</td>
<td>3.520</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
<td>u_debug_module/u_debug/progbuf14_23_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>5.536</td>
</tr>
<tr>
<td>242</td>
<td>3.520</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
<td>u_debug_module/u_debug/progbuf14_24_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>5.536</td>
</tr>
<tr>
<td>243</td>
<td>3.520</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
<td>u_debug_module/u_debug/progbuf14_25_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>5.536</td>
</tr>
<tr>
<td>244</td>
<td>3.520</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
<td>u_debug_module/u_debug/progbuf14_28_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>5.536</td>
</tr>
<tr>
<td>245</td>
<td>3.520</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
<td>u_debug_module/u_debug/progbuf14_29_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>5.536</td>
</tr>
<tr>
<td>246</td>
<td>3.520</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
<td>u_debug_module/u_debug/progbuf14_30_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>5.536</td>
</tr>
<tr>
<td>247</td>
<td>3.520</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
<td>u_debug_module/u_debug/progbuf14_31_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>5.536</td>
</tr>
<tr>
<td>248</td>
<td>3.522</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
<td>u_debug_module/u_debug/progbuf12_6_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>5.534</td>
</tr>
<tr>
<td>249</td>
<td>3.522</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
<td>u_debug_module/u_debug/progbuf12_10_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>5.534</td>
</tr>
<tr>
<td>250</td>
<td>3.532</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
<td>u_debug_module/u_debug/progbuf14_7_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>5.524</td>
</tr>
<tr>
<td>251</td>
<td>3.532</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
<td>u_debug_module/u_debug/progbuf14_9_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>5.524</td>
</tr>
<tr>
<td>252</td>
<td>3.533</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
<td>u_debug_module/u_debug/progbuf14_1_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>5.523</td>
</tr>
<tr>
<td>253</td>
<td>3.533</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
<td>u_debug_module/u_debug/progbuf14_12_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>5.523</td>
</tr>
<tr>
<td>254</td>
<td>3.533</td>
<td>u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/Q</td>
<td>u_debug_module/u_spi/resp_addr_0_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>6.171</td>
</tr>
<tr>
<td>255</td>
<td>3.533</td>
<td>u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/Q</td>
<td>u_debug_module/u_spi/resp_addr_2_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>6.171</td>
</tr>
<tr>
<td>256</td>
<td>3.533</td>
<td>u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/Q</td>
<td>u_debug_module/u_spi/resp_addr_3_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>6.171</td>
</tr>
<tr>
<td>257</td>
<td>3.538</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
<td>u_debug_module/u_debug/progbuf14_16_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>5.518</td>
</tr>
<tr>
<td>258</td>
<td>3.538</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
<td>u_debug_module/u_debug/progbuf14_17_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>5.518</td>
</tr>
<tr>
<td>259</td>
<td>3.539</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
<td>u_debug_module/u_debug/progbuf14_18_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>5.517</td>
</tr>
<tr>
<td>260</td>
<td>3.544</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
<td>u_debug_module/u_debug/progbuf14_14_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>5.512</td>
</tr>
<tr>
<td>261</td>
<td>3.544</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
<td>u_debug_module/u_debug/progbuf14_15_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>5.512</td>
</tr>
<tr>
<td>262</td>
<td>3.548</td>
<td>u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/Q</td>
<td>u_debug_module/u_spi/resp_data_3_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>6.155</td>
</tr>
<tr>
<td>263</td>
<td>3.550</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
<td>u_debug_module/u_debug/progbuf14_19_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>5.505</td>
</tr>
<tr>
<td>264</td>
<td>3.552</td>
<td>u_debug_module/u_debug/req_addr_r_1_s0/Q</td>
<td>u_debug_module/u_debug/progbuf3_3_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>5.503</td>
</tr>
<tr>
<td>265</td>
<td>3.552</td>
<td>u_debug_module/u_debug/req_addr_r_1_s0/Q</td>
<td>u_debug_module/u_debug/progbuf3_4_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>5.503</td>
</tr>
<tr>
<td>266</td>
<td>3.552</td>
<td>u_debug_module/u_debug/req_addr_r_1_s0/Q</td>
<td>u_debug_module/u_debug/progbuf3_25_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>5.503</td>
</tr>
<tr>
<td>267</td>
<td>3.555</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
<td>u_debug_module/u_debug/progbuf15_30_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>5.501</td>
</tr>
<tr>
<td>268</td>
<td>3.555</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
<td>u_debug_module/u_debug/progbuf15_31_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>5.501</td>
</tr>
<tr>
<td>269</td>
<td>3.559</td>
<td>u_debug_module/u_debug/req_addr_r_1_s0/Q</td>
<td>u_debug_module/u_debug/progbuf3_12_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>5.497</td>
</tr>
<tr>
<td>270</td>
<td>3.559</td>
<td>u_debug_module/u_debug/req_addr_r_1_s0/Q</td>
<td>u_debug_module/u_debug/progbuf3_19_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>5.497</td>
</tr>
<tr>
<td>271</td>
<td>3.565</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
<td>u_debug_module/u_debug/progbuf14_2_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>5.491</td>
</tr>
<tr>
<td>272</td>
<td>3.565</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
<td>u_debug_module/u_debug/progbuf14_3_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>5.491</td>
</tr>
<tr>
<td>273</td>
<td>3.565</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
<td>u_debug_module/u_debug/progbuf14_13_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>5.491</td>
</tr>
<tr>
<td>274</td>
<td>3.566</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
<td>u_debug_module/u_debug/progbuf15_9_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>5.490</td>
</tr>
<tr>
<td>275</td>
<td>3.567</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
<td>u_debug_module/u_debug/progbuf15_16_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>5.489</td>
</tr>
<tr>
<td>276</td>
<td>3.567</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
<td>u_debug_module/u_debug/progbuf15_17_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>5.489</td>
</tr>
<tr>
<td>277</td>
<td>3.567</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
<td>u_debug_module/u_debug/progbuf15_18_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>5.489</td>
</tr>
<tr>
<td>278</td>
<td>3.568</td>
<td>u_debug_module/u_debug/req_addr_r_4_s0/Q</td>
<td>u_debug_module/u_debug/data1_r_0_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>6.136</td>
</tr>
<tr>
<td>279</td>
<td>3.570</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
<td>u_debug_module/u_debug/progbuf14_0_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>5.486</td>
</tr>
<tr>
<td>280</td>
<td>3.571</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
<td>u_debug_module/u_debug/progbuf15_23_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>5.485</td>
</tr>
<tr>
<td>281</td>
<td>3.582</td>
<td>u_debug_module/u_debug/req_addr_r_1_s0/Q</td>
<td>u_debug_module/u_debug/progbuf3_30_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>5.474</td>
</tr>
<tr>
<td>282</td>
<td>3.588</td>
<td>u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/Q</td>
<td>u_debug_module/u_spi/resp_data_22_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>6.115</td>
</tr>
<tr>
<td>283</td>
<td>3.609</td>
<td>u_debug_module/u_debug/req_addr_r_0_s0/Q</td>
<td>u_debug_module/u_debug/progbuf4_30_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>5.447</td>
</tr>
<tr>
<td>284</td>
<td>3.610</td>
<td>u_debug_module/u_debug/req_addr_r_4_s0/Q</td>
<td>u_debug_module/u_debug/data0_r_18_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>6.093</td>
</tr>
<tr>
<td>285</td>
<td>3.610</td>
<td>u_debug_module/u_debug/req_addr_r_4_s0/Q</td>
<td>u_debug_module/u_debug/data0_r_19_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>6.093</td>
</tr>
<tr>
<td>286</td>
<td>3.611</td>
<td>u_debug_module/u_debug/req_addr_r_4_s0/Q</td>
<td>u_debug_module/u_debug/data0_r_14_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>6.093</td>
</tr>
<tr>
<td>287</td>
<td>3.611</td>
<td>u_debug_module/u_debug/req_addr_r_4_s0/Q</td>
<td>u_debug_module/u_debug/data0_r_15_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>6.093</td>
</tr>
<tr>
<td>288</td>
<td>3.617</td>
<td>u_debug_module/u_debug/req_addr_r_4_s0/Q</td>
<td>u_debug_module/u_debug/data0_r_20_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>6.087</td>
</tr>
<tr>
<td>289</td>
<td>3.617</td>
<td>u_debug_module/u_debug/req_addr_r_4_s0/Q</td>
<td>u_debug_module/u_debug/data0_r_21_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>6.087</td>
</tr>
<tr>
<td>290</td>
<td>3.617</td>
<td>u_debug_module/u_debug/req_addr_r_4_s0/Q</td>
<td>u_debug_module/u_debug/data0_r_23_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>6.087</td>
</tr>
<tr>
<td>291</td>
<td>3.620</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
<td>u_debug_module/u_debug/progbuf7_25_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>5.436</td>
</tr>
<tr>
<td>292</td>
<td>3.620</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
<td>u_debug_module/u_debug/progbuf7_26_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>5.436</td>
</tr>
<tr>
<td>293</td>
<td>3.621</td>
<td>u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/Q</td>
<td>u_debug_module/u_spi/resp_addr_0_s0/CE</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>6.347</td>
</tr>
<tr>
<td>294</td>
<td>3.621</td>
<td>u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/Q</td>
<td>u_debug_module/u_spi/resp_addr_1_s0/CE</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>6.347</td>
</tr>
<tr>
<td>295</td>
<td>3.621</td>
<td>u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/Q</td>
<td>u_debug_module/u_spi/resp_addr_2_s0/CE</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>6.347</td>
</tr>
<tr>
<td>296</td>
<td>3.621</td>
<td>u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/Q</td>
<td>u_debug_module/u_spi/resp_addr_3_s0/CE</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>6.347</td>
</tr>
<tr>
<td>297</td>
<td>3.621</td>
<td>u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/Q</td>
<td>u_debug_module/u_spi/resp_addr_23_s0/CE</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>6.347</td>
</tr>
<tr>
<td>298</td>
<td>3.621</td>
<td>u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/Q</td>
<td>u_debug_module/u_spi/resp_data_0_s0/CE</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>6.347</td>
</tr>
<tr>
<td>299</td>
<td>3.621</td>
<td>u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/Q</td>
<td>u_debug_module/u_spi/resp_data_1_s0/CE</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>6.347</td>
</tr>
<tr>
<td>300</td>
<td>3.621</td>
<td>u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/Q</td>
<td>u_debug_module/u_spi/resp_data_2_s0/CE</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>6.347</td>
</tr>
<tr>
<td>301</td>
<td>3.621</td>
<td>u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/Q</td>
<td>u_debug_module/u_spi/resp_data_3_s0/CE</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>6.347</td>
</tr>
<tr>
<td>302</td>
<td>3.621</td>
<td>u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/Q</td>
<td>u_debug_module/u_spi/resp_data_4_s0/CE</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>6.347</td>
</tr>
<tr>
<td>303</td>
<td>3.621</td>
<td>u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/Q</td>
<td>u_debug_module/u_spi/resp_data_5_s0/CE</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>6.347</td>
</tr>
<tr>
<td>304</td>
<td>3.621</td>
<td>u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/Q</td>
<td>u_debug_module/u_spi/resp_data_6_s0/CE</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>6.347</td>
</tr>
<tr>
<td>305</td>
<td>3.621</td>
<td>u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/Q</td>
<td>u_debug_module/u_spi/resp_data_7_s0/CE</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>6.347</td>
</tr>
<tr>
<td>306</td>
<td>3.621</td>
<td>u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/Q</td>
<td>u_debug_module/u_spi/resp_data_8_s0/CE</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>6.347</td>
</tr>
<tr>
<td>307</td>
<td>3.621</td>
<td>u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/Q</td>
<td>u_debug_module/u_spi/resp_data_9_s0/CE</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>6.347</td>
</tr>
<tr>
<td>308</td>
<td>3.621</td>
<td>u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/Q</td>
<td>u_debug_module/u_spi/resp_data_10_s0/CE</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>6.347</td>
</tr>
<tr>
<td>309</td>
<td>3.621</td>
<td>u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/Q</td>
<td>u_debug_module/u_spi/resp_data_11_s0/CE</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>6.347</td>
</tr>
<tr>
<td>310</td>
<td>3.621</td>
<td>u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/Q</td>
<td>u_debug_module/u_spi/resp_data_12_s0/CE</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>6.347</td>
</tr>
<tr>
<td>311</td>
<td>3.621</td>
<td>u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/Q</td>
<td>u_debug_module/u_spi/resp_data_13_s0/CE</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>6.347</td>
</tr>
<tr>
<td>312</td>
<td>3.621</td>
<td>u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/Q</td>
<td>u_debug_module/u_spi/resp_data_14_s0/CE</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>6.347</td>
</tr>
<tr>
<td>313</td>
<td>3.621</td>
<td>u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/Q</td>
<td>u_debug_module/u_spi/resp_data_15_s0/CE</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>6.347</td>
</tr>
<tr>
<td>314</td>
<td>3.621</td>
<td>u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/Q</td>
<td>u_debug_module/u_spi/resp_data_16_s0/CE</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>6.347</td>
</tr>
<tr>
<td>315</td>
<td>3.621</td>
<td>u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/Q</td>
<td>u_debug_module/u_spi/resp_data_17_s0/CE</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>6.347</td>
</tr>
<tr>
<td>316</td>
<td>3.621</td>
<td>u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/Q</td>
<td>u_debug_module/u_spi/resp_data_18_s0/CE</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>6.347</td>
</tr>
<tr>
<td>317</td>
<td>3.621</td>
<td>u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/Q</td>
<td>u_debug_module/u_spi/resp_data_19_s0/CE</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>6.347</td>
</tr>
<tr>
<td>318</td>
<td>3.621</td>
<td>u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/Q</td>
<td>u_debug_module/u_spi/resp_data_20_s0/CE</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>6.347</td>
</tr>
<tr>
<td>319</td>
<td>3.621</td>
<td>u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/Q</td>
<td>u_debug_module/u_spi/resp_data_21_s0/CE</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>6.347</td>
</tr>
<tr>
<td>320</td>
<td>3.621</td>
<td>u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/Q</td>
<td>u_debug_module/u_spi/resp_data_22_s0/CE</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>6.347</td>
</tr>
<tr>
<td>321</td>
<td>3.621</td>
<td>u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/Q</td>
<td>u_debug_module/u_spi/resp_data_23_s0/CE</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>6.347</td>
</tr>
<tr>
<td>322</td>
<td>3.621</td>
<td>u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/Q</td>
<td>u_debug_module/u_spi/resp_data_24_s0/CE</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>6.347</td>
</tr>
<tr>
<td>323</td>
<td>3.621</td>
<td>u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/Q</td>
<td>u_debug_module/u_spi/resp_data_25_s0/CE</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>6.347</td>
</tr>
<tr>
<td>324</td>
<td>3.621</td>
<td>u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/Q</td>
<td>u_debug_module/u_spi/resp_data_26_s0/CE</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>6.347</td>
</tr>
<tr>
<td>325</td>
<td>3.621</td>
<td>u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/Q</td>
<td>u_debug_module/u_spi/resp_data_27_s0/CE</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>6.347</td>
</tr>
<tr>
<td>326</td>
<td>3.621</td>
<td>u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/Q</td>
<td>u_debug_module/u_spi/resp_data_28_s0/CE</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>6.347</td>
</tr>
<tr>
<td>327</td>
<td>3.621</td>
<td>u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/Q</td>
<td>u_debug_module/u_spi/resp_data_29_s0/CE</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>6.347</td>
</tr>
<tr>
<td>328</td>
<td>3.621</td>
<td>u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/Q</td>
<td>u_debug_module/u_spi/resp_data_30_s0/CE</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>6.347</td>
</tr>
<tr>
<td>329</td>
<td>3.621</td>
<td>u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/Q</td>
<td>u_debug_module/u_spi/resp_data_31_s0/CE</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>6.347</td>
</tr>
<tr>
<td>330</td>
<td>3.623</td>
<td>u_debug_module/u_debug/req_addr_r_4_s0/Q</td>
<td>u_debug_module/u_debug/data0_r_2_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>6.080</td>
</tr>
<tr>
<td>331</td>
<td>3.623</td>
<td>u_debug_module/u_debug/req_addr_r_4_s0/Q</td>
<td>u_debug_module/u_debug/data0_r_3_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>6.080</td>
</tr>
<tr>
<td>332</td>
<td>3.623</td>
<td>u_debug_module/u_debug/req_addr_r_4_s0/Q</td>
<td>u_debug_module/u_debug/data0_r_26_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>6.080</td>
</tr>
<tr>
<td>333</td>
<td>3.623</td>
<td>u_debug_module/u_debug/req_addr_r_4_s0/Q</td>
<td>u_debug_module/u_debug/data0_r_27_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>6.080</td>
</tr>
<tr>
<td>334</td>
<td>3.623</td>
<td>u_debug_module/u_debug/req_addr_r_4_s0/Q</td>
<td>u_debug_module/u_debug/data0_r_29_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>6.080</td>
</tr>
<tr>
<td>335</td>
<td>3.629</td>
<td>u_debug_module/u_debug/req_addr_r_4_s0/Q</td>
<td>u_debug_module/u_debug/data0_r_8_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>6.074</td>
</tr>
<tr>
<td>336</td>
<td>3.629</td>
<td>u_debug_module/u_debug/req_addr_r_4_s0/Q</td>
<td>u_debug_module/u_debug/data0_r_11_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>6.074</td>
</tr>
<tr>
<td>337</td>
<td>3.639</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
<td>u_debug_module/u_debug/progbuf12_1_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>5.417</td>
</tr>
<tr>
<td>338</td>
<td>3.639</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
<td>u_debug_module/u_debug/progbuf12_9_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>5.417</td>
</tr>
<tr>
<td>339</td>
<td>3.641</td>
<td>u_debug_module/u_debug/req_addr_r_4_s0/Q</td>
<td>u_debug_module/u_debug/data0_r_12_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>6.062</td>
</tr>
<tr>
<td>340</td>
<td>3.642</td>
<td>u_debug_module/u_debug/req_addr_r_4_s0/Q</td>
<td>u_debug_module/u_debug/data0_r_1_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>6.062</td>
</tr>
<tr>
<td>341</td>
<td>3.650</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
<td>u_debug_module/u_debug/progbuf15_10_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>5.406</td>
</tr>
<tr>
<td>342</td>
<td>3.650</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
<td>u_debug_module/u_debug/progbuf15_11_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>5.406</td>
</tr>
<tr>
<td>343</td>
<td>3.662</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
<td>u_debug_module/u_debug/progbuf15_19_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>5.394</td>
</tr>
<tr>
<td>344</td>
<td>3.662</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
<td>u_debug_module/u_debug/progbuf15_20_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>5.394</td>
</tr>
<tr>
<td>345</td>
<td>3.668</td>
<td>u_debug_module/u_debug/req_addr_r_1_s0/Q</td>
<td>u_debug_module/u_debug/progbuf3_18_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>5.388</td>
</tr>
<tr>
<td>346</td>
<td>3.668</td>
<td>u_debug_module/u_debug/req_addr_r_1_s0/Q</td>
<td>u_debug_module/u_debug/progbuf3_27_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>5.388</td>
</tr>
<tr>
<td>347</td>
<td>3.678</td>
<td>u_debug_module/u_debug/req_addr_r_1_s0/Q</td>
<td>u_debug_module/u_debug/progbuf11_10_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>5.378</td>
</tr>
<tr>
<td>348</td>
<td>3.692</td>
<td>u_debug_module/u_debug/req_addr_r_0_s0/Q</td>
<td>u_debug_module/u_debug/progbuf6_15_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>5.364</td>
</tr>
<tr>
<td>349</td>
<td>3.692</td>
<td>u_debug_module/u_debug/req_addr_r_0_s0/Q</td>
<td>u_debug_module/u_debug/progbuf6_16_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>5.364</td>
</tr>
<tr>
<td>350</td>
<td>3.692</td>
<td>u_debug_module/u_debug/req_addr_r_0_s0/Q</td>
<td>u_debug_module/u_debug/progbuf6_17_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>5.364</td>
</tr>
<tr>
<td>351</td>
<td>3.706</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
<td>u_debug_module/u_debug/abcommand_r_18_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>5.998</td>
</tr>
<tr>
<td>352</td>
<td>3.706</td>
<td>u_debug_module/u_debug/req_addr_r_4_s0/Q</td>
<td>u_debug_module/u_debug/data0_r_16_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>5.997</td>
</tr>
<tr>
<td>353</td>
<td>3.706</td>
<td>u_debug_module/u_debug/req_addr_r_4_s0/Q</td>
<td>u_debug_module/u_debug/data0_r_17_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>5.997</td>
</tr>
<tr>
<td>354</td>
<td>3.708</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
<td>u_debug_module/u_debug/progbuf7_0_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>5.347</td>
</tr>
<tr>
<td>355</td>
<td>3.708</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
<td>u_debug_module/u_debug/progbuf7_1_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>5.347</td>
</tr>
<tr>
<td>356</td>
<td>3.708</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
<td>u_debug_module/u_debug/progbuf7_2_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>5.347</td>
</tr>
<tr>
<td>357</td>
<td>3.708</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
<td>u_debug_module/u_debug/progbuf7_15_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>5.347</td>
</tr>
<tr>
<td>358</td>
<td>3.708</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
<td>u_debug_module/u_debug/progbuf7_16_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>5.347</td>
</tr>
<tr>
<td>359</td>
<td>3.710</td>
<td>u_debug_module/u_debug/req_addr_r_1_s0/Q</td>
<td>u_debug_module/u_debug/progbuf11_0_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>5.346</td>
</tr>
<tr>
<td>360</td>
<td>3.710</td>
<td>u_debug_module/u_debug/req_addr_r_1_s0/Q</td>
<td>u_debug_module/u_debug/progbuf11_1_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>5.346</td>
</tr>
<tr>
<td>361</td>
<td>3.710</td>
<td>u_debug_module/u_debug/req_addr_r_1_s0/Q</td>
<td>u_debug_module/u_debug/progbuf11_2_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>5.346</td>
</tr>
<tr>
<td>362</td>
<td>3.710</td>
<td>u_debug_module/u_debug/req_addr_r_1_s0/Q</td>
<td>u_debug_module/u_debug/progbuf11_15_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>5.346</td>
</tr>
<tr>
<td>363</td>
<td>3.710</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
<td>u_debug_module/u_debug/abcommand_r_23_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>5.993</td>
</tr>
<tr>
<td>364</td>
<td>3.710</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
<td>u_debug_module/u_debug/abcommand_r_24_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>5.993</td>
</tr>
<tr>
<td>365</td>
<td>3.713</td>
<td>u_debug_module/u_debug/req_addr_r_4_s0/Q</td>
<td>u_debug_module/u_debug/data0_r_22_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>5.991</td>
</tr>
<tr>
<td>366</td>
<td>3.713</td>
<td>u_debug_module/u_debug/req_addr_r_4_s0/Q</td>
<td>u_debug_module/u_debug/data0_r_24_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>5.991</td>
</tr>
<tr>
<td>367</td>
<td>3.719</td>
<td>u_debug_module/u_debug/req_addr_r_4_s0/Q</td>
<td>u_debug_module/u_debug/data0_r_4_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>5.985</td>
</tr>
<tr>
<td>368</td>
<td>3.719</td>
<td>u_debug_module/u_debug/req_addr_r_4_s0/Q</td>
<td>u_debug_module/u_debug/data0_r_5_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>5.985</td>
</tr>
<tr>
<td>369</td>
<td>3.719</td>
<td>u_debug_module/u_debug/req_addr_r_4_s0/Q</td>
<td>u_debug_module/u_debug/data0_r_28_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>5.985</td>
</tr>
<tr>
<td>370</td>
<td>3.723</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
<td>u_debug_module/u_debug/progbuf1_17_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>5.333</td>
</tr>
<tr>
<td>371</td>
<td>3.724</td>
<td>u_debug_module/u_debug/req_addr_r_0_s0/Q</td>
<td>u_debug_module/u_debug/progbuf6_23_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>5.332</td>
</tr>
<tr>
<td>372</td>
<td>3.724</td>
<td>u_debug_module/u_debug/req_addr_r_0_s0/Q</td>
<td>u_debug_module/u_debug/progbuf6_24_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>5.332</td>
</tr>
<tr>
<td>373</td>
<td>3.725</td>
<td>u_debug_module/u_debug/req_addr_r_4_s0/Q</td>
<td>u_debug_module/u_debug/data0_r_25_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>5.979</td>
</tr>
<tr>
<td>374</td>
<td>3.729</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
<td>u_debug_module/u_debug/progbuf1_31_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>5.327</td>
</tr>
<tr>
<td>375</td>
<td>3.732</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
<td>u_debug_module/u_debug/progbuf15_25_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>5.324</td>
</tr>
<tr>
<td>376</td>
<td>3.738</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
<td>u_debug_module/u_debug/progbuf5_17_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>5.318</td>
</tr>
<tr>
<td>377</td>
<td>3.738</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
<td>u_debug_module/u_debug/progbuf5_18_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>5.318</td>
</tr>
<tr>
<td>378</td>
<td>3.738</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
<td>u_debug_module/u_debug/progbuf5_20_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>5.318</td>
</tr>
<tr>
<td>379</td>
<td>3.738</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
<td>u_debug_module/u_debug/progbuf5_21_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>5.318</td>
</tr>
<tr>
<td>380</td>
<td>3.738</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
<td>u_debug_module/u_debug/progbuf5_22_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>5.318</td>
</tr>
<tr>
<td>381</td>
<td>3.738</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
<td>u_debug_module/u_debug/progbuf5_27_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>5.318</td>
</tr>
<tr>
<td>382</td>
<td>3.742</td>
<td>u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/Q</td>
<td>u_debug_module/u_spi/resp_data_23_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>5.961</td>
</tr>
<tr>
<td>383</td>
<td>3.743</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
<td>u_debug_module/u_debug/progbuf12_21_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>5.313</td>
</tr>
<tr>
<td>384</td>
<td>3.743</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
<td>u_debug_module/u_debug/progbuf12_25_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>5.312</td>
</tr>
<tr>
<td>385</td>
<td>3.747</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
<td>u_debug_module/u_debug/progbuf5_16_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>5.309</td>
</tr>
<tr>
<td>386</td>
<td>3.747</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
<td>u_debug_module/u_debug/progbuf5_26_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>5.309</td>
</tr>
<tr>
<td>387</td>
<td>3.770</td>
<td>u_debug_module/u_debug/req_addr_r_0_s0/Q</td>
<td>u_debug_module/u_debug/progbuf4_15_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>5.286</td>
</tr>
<tr>
<td>388</td>
<td>3.771</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
<td>u_debug_module/u_debug/progbuf12_26_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>5.285</td>
</tr>
<tr>
<td>389</td>
<td>3.771</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
<td>u_debug_module/u_debug/progbuf12_27_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>5.285</td>
</tr>
<tr>
<td>390</td>
<td>3.771</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
<td>u_debug_module/u_debug/progbuf12_28_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>5.285</td>
</tr>
<tr>
<td>391</td>
<td>3.771</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
<td>u_debug_module/u_debug/progbuf12_29_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>5.285</td>
</tr>
<tr>
<td>392</td>
<td>3.771</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
<td>u_debug_module/u_debug/progbuf12_31_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>5.285</td>
</tr>
<tr>
<td>393</td>
<td>3.776</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
<td>u_debug_module/u_debug/progbuf12_14_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>5.280</td>
</tr>
<tr>
<td>394</td>
<td>3.776</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
<td>u_debug_module/u_debug/progbuf12_15_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>5.280</td>
</tr>
<tr>
<td>395</td>
<td>3.782</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
<td>u_debug_module/u_debug/progbuf12_18_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>5.274</td>
</tr>
<tr>
<td>396</td>
<td>3.782</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
<td>u_debug_module/u_debug/progbuf12_30_s0/D</td>
<td>sysclk:[R]</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>10.000</td>
<td>0.618</td>
<td>5.273</td>
</tr>
<tr>
<td>397</td>
<td>3.786</td>
<td>u_debug_module/u_debug/req_addr_r_4_s0/Q</td>
<td>u_debug_module/u_debug/data1_r_12_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>5.918</td>
</tr>
<tr>
<td>398</td>
<td>3.814</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
<td>u_debug_module/u_debug/abcommand_r_29_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>5.890</td>
</tr>
<tr>
<td>399</td>
<td>3.814</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
<td>u_debug_module/u_debug/abcommand_r_30_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>5.890</td>
</tr>
<tr>
<td>400</td>
<td>3.814</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
<td>u_debug_module/u_debug/abcommand_r_31_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>5.890</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-0.203</td>
<td>u_debug_module/u_debug/allhalted_s4/I0</td>
<td>u_debug_module/u_debug/state_ctrl_2_s3/D</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>sysclk:[R]</td>
<td>0.000</td>
<td>-0.762</td>
<td>0.589</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-0.203</td>
<td>u_debug_module/u_debug/sbdata_1_s1/I3</td>
<td>u_debug_module/u_debug/sbdata_r_1_s0/D</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>sysclk:[R]</td>
<td>0.000</td>
<td>-0.762</td>
<td>0.589</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-0.203</td>
<td>u_debug_module/u_debug/sbdata_2_s1/I3</td>
<td>u_debug_module/u_debug/sbdata_r_2_s0/D</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>sysclk:[R]</td>
<td>0.000</td>
<td>-0.762</td>
<td>0.589</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-0.203</td>
<td>u_debug_module/u_debug/sbdata_6_s1/I3</td>
<td>u_debug_module/u_debug/sbdata_r_6_s0/D</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>sysclk:[R]</td>
<td>0.000</td>
<td>-0.762</td>
<td>0.589</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-0.203</td>
<td>u_debug_module/u_debug/sbdata_9_s1/I3</td>
<td>u_debug_module/u_debug/sbdata_r_9_s0/D</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>sysclk:[R]</td>
<td>0.000</td>
<td>-0.762</td>
<td>0.589</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-0.203</td>
<td>u_debug_module/u_debug/sbdata_11_s1/I3</td>
<td>u_debug_module/u_debug/sbdata_r_11_s0/D</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>sysclk:[R]</td>
<td>0.000</td>
<td>-0.762</td>
<td>0.589</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-0.203</td>
<td>u_debug_module/u_debug/sbdata_12_s1/I3</td>
<td>u_debug_module/u_debug/sbdata_r_12_s0/D</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>sysclk:[R]</td>
<td>0.000</td>
<td>-0.762</td>
<td>0.589</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-0.203</td>
<td>u_debug_module/u_debug/sbdata_28_s1/I3</td>
<td>u_debug_module/u_debug/sbdata_r_28_s0/D</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>sysclk:[R]</td>
<td>0.000</td>
<td>-0.762</td>
<td>0.589</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-0.203</td>
<td>u_debug_module/u_debug/data1_0_s1/I3</td>
<td>u_debug_module/u_debug/data1_r_0_s0/D</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>sysclk:[R]</td>
<td>0.000</td>
<td>-0.762</td>
<td>0.589</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-0.203</td>
<td>u_debug_module/u_debug/data1_5_s1/I3</td>
<td>u_debug_module/u_debug/data1_r_5_s0/D</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>sysclk:[R]</td>
<td>0.000</td>
<td>-0.762</td>
<td>0.589</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-0.203</td>
<td>u_debug_module/u_debug/data1_11_s1/I3</td>
<td>u_debug_module/u_debug/data1_r_11_s0/D</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>sysclk:[R]</td>
<td>0.000</td>
<td>-0.762</td>
<td>0.589</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-0.203</td>
<td>u_debug_module/u_debug/data1_28_s1/I3</td>
<td>u_debug_module/u_debug/data1_r_28_s0/D</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>sysclk:[R]</td>
<td>0.000</td>
<td>-0.762</td>
<td>0.589</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-0.203</td>
<td>u_debug_module/u_debug/data0_4_s1/I3</td>
<td>u_debug_module/u_debug/data0_r_4_s0/D</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>sysclk:[R]</td>
<td>0.000</td>
<td>-0.762</td>
<td>0.589</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-0.203</td>
<td>u_debug_module/u_debug/data0_7_s1/I3</td>
<td>u_debug_module/u_debug/data0_r_7_s0/D</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>sysclk:[R]</td>
<td>0.000</td>
<td>-0.762</td>
<td>0.589</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-0.203</td>
<td>u_debug_module/u_cdc_dm/cdc_ck2_state_next_0_s1/I1</td>
<td>u_debug_module/u_cdc_dm/cdc_ck2_state_0_s0/D</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>sysclk:[R]</td>
<td>0.000</td>
<td>-0.762</td>
<td>0.589</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-0.198</td>
<td>u_debug_module/u_strace/n526_s6/I0</td>
<td>u_debug_module/u_strace/trace_magic_r_20_s1/D</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>sysclk:[R]</td>
<td>0.000</td>
<td>-0.762</td>
<td>0.595</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-0.198</td>
<td>u_debug_module/u_strace/n522_s6/I0</td>
<td>u_debug_module/u_strace/trace_magic_r_24_s1/D</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>sysclk:[R]</td>
<td>0.000</td>
<td>-0.762</td>
<td>0.595</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-0.198</td>
<td>u_debug_module/u_debug/n4431_s6/I0</td>
<td>u_debug_module/u_debug/sbaddress_r_9_s1/D</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>sysclk:[R]</td>
<td>0.000</td>
<td>-0.762</td>
<td>0.595</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-0.198</td>
<td>u_debug_module/u_debug/abcommand_2_s1/I3</td>
<td>u_debug_module/u_debug/abcommand_r_2_s0/D</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>sysclk:[R]</td>
<td>0.000</td>
<td>-0.762</td>
<td>0.595</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-0.198</td>
<td>u_debug_module/u_debug/abcommand_4_s1/I3</td>
<td>u_debug_module/u_debug/abcommand_r_4_s0/D</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>sysclk:[R]</td>
<td>0.000</td>
<td>-0.762</td>
<td>0.595</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-0.198</td>
<td>u_debug_module/u_debug/abcommand_14_s1/I3</td>
<td>u_debug_module/u_debug/abcommand_r_14_s0/D</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>sysclk:[R]</td>
<td>0.000</td>
<td>-0.762</td>
<td>0.595</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-0.198</td>
<td>u_debug_module/u_debug/abcommand_16_s1/I3</td>
<td>u_debug_module/u_debug/abcommand_r_16_s0/D</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>sysclk:[R]</td>
<td>0.000</td>
<td>-0.762</td>
<td>0.595</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-0.198</td>
<td>u_debug_module/u_debug/abcommand_19_s1/I3</td>
<td>u_debug_module/u_debug/abcommand_r_19_s0/D</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>sysclk:[R]</td>
<td>0.000</td>
<td>-0.762</td>
<td>0.595</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-0.198</td>
<td>u_debug_module/u_debug/abcommand_21_s1/I3</td>
<td>u_debug_module/u_debug/abcommand_r_21_s0/D</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>sysclk:[R]</td>
<td>0.000</td>
<td>-0.762</td>
<td>0.595</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-0.198</td>
<td>u_debug_module/u_debug/sbdata_26_s1/I3</td>
<td>u_debug_module/u_debug/sbdata_r_26_s0/D</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>sysclk:[R]</td>
<td>0.000</td>
<td>-0.762</td>
<td>0.595</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>8.517</td>
<td>u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/I0</td>
<td>u_debug_module/u_strace/strace_ram/fifo_full_s3/CLEAR</td>
<td>gowin_add_ibuf_net_rst_n:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>-0.762</td>
<td>2.183</td>
</tr>
<tr>
<td>2</td>
<td>8.517</td>
<td>u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/I0</td>
<td>u_debug_module/u_strace/strace_ram/fifo_empty_s1/PRESET</td>
<td>gowin_add_ibuf_net_rst_n:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>-0.762</td>
<td>2.183</td>
</tr>
<tr>
<td>3</td>
<td>8.517</td>
<td>u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/I0</td>
<td>u_debug_module/u_strace/strace_ram/index_o_0_s0/CLEAR</td>
<td>gowin_add_ibuf_net_rst_n:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>-0.762</td>
<td>2.183</td>
</tr>
<tr>
<td>4</td>
<td>8.517</td>
<td>u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/I0</td>
<td>u_debug_module/u_strace/strace_ram/index_o_1_s0/CLEAR</td>
<td>gowin_add_ibuf_net_rst_n:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>-0.762</td>
<td>2.183</td>
</tr>
<tr>
<td>5</td>
<td>8.517</td>
<td>u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/I0</td>
<td>u_debug_module/u_strace/strace_ram/index_o_2_s0/CLEAR</td>
<td>gowin_add_ibuf_net_rst_n:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>-0.762</td>
<td>2.183</td>
</tr>
<tr>
<td>6</td>
<td>8.517</td>
<td>u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/I0</td>
<td>u_debug_module/u_strace/strace_ram/index_o_3_s0/CLEAR</td>
<td>gowin_add_ibuf_net_rst_n:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>-0.762</td>
<td>2.183</td>
</tr>
<tr>
<td>7</td>
<td>8.517</td>
<td>u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/I0</td>
<td>u_debug_module/u_strace/strace_ram/index_o_4_s0/CLEAR</td>
<td>gowin_add_ibuf_net_rst_n:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>-0.762</td>
<td>2.183</td>
</tr>
<tr>
<td>8</td>
<td>8.517</td>
<td>u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/I0</td>
<td>u_debug_module/u_strace/strace_ram/index_o_5_s0/CLEAR</td>
<td>gowin_add_ibuf_net_rst_n:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>-0.762</td>
<td>2.183</td>
</tr>
<tr>
<td>9</td>
<td>8.517</td>
<td>u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/I0</td>
<td>u_debug_module/u_strace/strace_ram/index_o_6_s0/CLEAR</td>
<td>gowin_add_ibuf_net_rst_n:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>-0.762</td>
<td>2.183</td>
</tr>
<tr>
<td>10</td>
<td>8.517</td>
<td>u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/I0</td>
<td>u_debug_module/u_strace/strace_ram/index_o_7_s0/CLEAR</td>
<td>gowin_add_ibuf_net_rst_n:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>-0.762</td>
<td>2.183</td>
</tr>
<tr>
<td>11</td>
<td>8.517</td>
<td>u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/I0</td>
<td>u_debug_module/u_strace/strace_ram/index_o_8_s0/CLEAR</td>
<td>gowin_add_ibuf_net_rst_n:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>-0.762</td>
<td>2.183</td>
</tr>
<tr>
<td>12</td>
<td>8.517</td>
<td>u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/I0</td>
<td>u_debug_module/u_strace/strace_ram/index_o_9_s0/CLEAR</td>
<td>gowin_add_ibuf_net_rst_n:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>-0.762</td>
<td>2.183</td>
</tr>
<tr>
<td>13</td>
<td>8.517</td>
<td>u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/I0</td>
<td>u_debug_module/u_strace/strace_ram/index_o_10_s0/CLEAR</td>
<td>gowin_add_ibuf_net_rst_n:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>-0.762</td>
<td>2.183</td>
</tr>
<tr>
<td>14</td>
<td>8.517</td>
<td>u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/I0</td>
<td>u_debug_module/u_strace/strace_ram/index_o_11_s0/CLEAR</td>
<td>gowin_add_ibuf_net_rst_n:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>-0.762</td>
<td>2.183</td>
</tr>
<tr>
<td>15</td>
<td>8.517</td>
<td>u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/I0</td>
<td>u_debug_module/u_strace/strace_ram/index_o_12_s0/CLEAR</td>
<td>gowin_add_ibuf_net_rst_n:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>-0.762</td>
<td>2.183</td>
</tr>
<tr>
<td>16</td>
<td>8.517</td>
<td>u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/I0</td>
<td>u_debug_module/u_strace/strace_ram/index_o_13_s0/CLEAR</td>
<td>gowin_add_ibuf_net_rst_n:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>-0.762</td>
<td>2.183</td>
</tr>
<tr>
<td>17</td>
<td>8.517</td>
<td>u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/I0</td>
<td>u_debug_module/u_strace/strace_ram/index_o_14_s0/CLEAR</td>
<td>gowin_add_ibuf_net_rst_n:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>-0.762</td>
<td>2.183</td>
</tr>
<tr>
<td>18</td>
<td>8.517</td>
<td>u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/I0</td>
<td>u_debug_module/u_strace/strace_ram/index_o_15_s0/CLEAR</td>
<td>gowin_add_ibuf_net_rst_n:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>-0.762</td>
<td>2.183</td>
</tr>
<tr>
<td>19</td>
<td>8.517</td>
<td>u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/I0</td>
<td>u_debug_module/u_strace/strace_ram/index_o_16_s0/CLEAR</td>
<td>gowin_add_ibuf_net_rst_n:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>-0.762</td>
<td>2.183</td>
</tr>
<tr>
<td>20</td>
<td>8.517</td>
<td>u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/I0</td>
<td>u_debug_module/u_strace/strace_ram/index_o_17_s0/CLEAR</td>
<td>gowin_add_ibuf_net_rst_n:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>-0.762</td>
<td>2.183</td>
</tr>
<tr>
<td>21</td>
<td>8.517</td>
<td>u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/I0</td>
<td>u_debug_module/u_strace/strace_ram/index_o_18_s0/CLEAR</td>
<td>gowin_add_ibuf_net_rst_n:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>-0.762</td>
<td>2.183</td>
</tr>
<tr>
<td>22</td>
<td>8.517</td>
<td>u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/I0</td>
<td>u_debug_module/u_strace/strace_ram/index_o_19_s0/CLEAR</td>
<td>gowin_add_ibuf_net_rst_n:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>-0.762</td>
<td>2.183</td>
</tr>
<tr>
<td>23</td>
<td>8.517</td>
<td>u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/I0</td>
<td>u_debug_module/u_strace/strace_ram/index_o_20_s0/CLEAR</td>
<td>gowin_add_ibuf_net_rst_n:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>-0.762</td>
<td>2.183</td>
</tr>
<tr>
<td>24</td>
<td>8.517</td>
<td>u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/I0</td>
<td>u_debug_module/u_strace/strace_ram/index_o_21_s0/CLEAR</td>
<td>gowin_add_ibuf_net_rst_n:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>-0.762</td>
<td>2.183</td>
</tr>
<tr>
<td>25</td>
<td>8.517</td>
<td>u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/I0</td>
<td>u_debug_module/u_strace/strace_ram/index_o_22_s0/CLEAR</td>
<td>gowin_add_ibuf_net_rst_n:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>-0.762</td>
<td>2.183</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>1.150</td>
<td>u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/I0</td>
<td>u_debug_module/u_strace/strace_ram/fifo_full_s3/CLEAR</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>sysclk:[R]</td>
<td>0.000</td>
<td>-0.762</td>
<td>1.953</td>
</tr>
<tr>
<td>2</td>
<td>1.150</td>
<td>u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/I0</td>
<td>u_debug_module/u_strace/strace_ram/fifo_empty_s1/PRESET</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>sysclk:[R]</td>
<td>0.000</td>
<td>-0.762</td>
<td>1.953</td>
</tr>
<tr>
<td>3</td>
<td>1.150</td>
<td>u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/I0</td>
<td>u_debug_module/u_strace/strace_ram/index_o_0_s0/CLEAR</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>sysclk:[R]</td>
<td>0.000</td>
<td>-0.762</td>
<td>1.953</td>
</tr>
<tr>
<td>4</td>
<td>1.150</td>
<td>u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/I0</td>
<td>u_debug_module/u_strace/strace_ram/index_o_1_s0/CLEAR</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>sysclk:[R]</td>
<td>0.000</td>
<td>-0.762</td>
<td>1.953</td>
</tr>
<tr>
<td>5</td>
<td>1.150</td>
<td>u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/I0</td>
<td>u_debug_module/u_strace/strace_ram/index_o_2_s0/CLEAR</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>sysclk:[R]</td>
<td>0.000</td>
<td>-0.762</td>
<td>1.953</td>
</tr>
<tr>
<td>6</td>
<td>1.150</td>
<td>u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/I0</td>
<td>u_debug_module/u_strace/strace_ram/index_o_3_s0/CLEAR</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>sysclk:[R]</td>
<td>0.000</td>
<td>-0.762</td>
<td>1.953</td>
</tr>
<tr>
<td>7</td>
<td>1.150</td>
<td>u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/I0</td>
<td>u_debug_module/u_strace/strace_ram/index_o_4_s0/CLEAR</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>sysclk:[R]</td>
<td>0.000</td>
<td>-0.762</td>
<td>1.953</td>
</tr>
<tr>
<td>8</td>
<td>1.150</td>
<td>u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/I0</td>
<td>u_debug_module/u_strace/strace_ram/index_o_5_s0/CLEAR</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>sysclk:[R]</td>
<td>0.000</td>
<td>-0.762</td>
<td>1.953</td>
</tr>
<tr>
<td>9</td>
<td>1.150</td>
<td>u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/I0</td>
<td>u_debug_module/u_strace/strace_ram/index_o_6_s0/CLEAR</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>sysclk:[R]</td>
<td>0.000</td>
<td>-0.762</td>
<td>1.953</td>
</tr>
<tr>
<td>10</td>
<td>1.150</td>
<td>u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/I0</td>
<td>u_debug_module/u_strace/strace_ram/index_o_7_s0/CLEAR</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>sysclk:[R]</td>
<td>0.000</td>
<td>-0.762</td>
<td>1.953</td>
</tr>
<tr>
<td>11</td>
<td>1.150</td>
<td>u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/I0</td>
<td>u_debug_module/u_strace/strace_ram/index_o_8_s0/CLEAR</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>sysclk:[R]</td>
<td>0.000</td>
<td>-0.762</td>
<td>1.953</td>
</tr>
<tr>
<td>12</td>
<td>1.150</td>
<td>u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/I0</td>
<td>u_debug_module/u_strace/strace_ram/index_o_9_s0/CLEAR</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>sysclk:[R]</td>
<td>0.000</td>
<td>-0.762</td>
<td>1.953</td>
</tr>
<tr>
<td>13</td>
<td>1.150</td>
<td>u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/I0</td>
<td>u_debug_module/u_strace/strace_ram/index_o_10_s0/CLEAR</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>sysclk:[R]</td>
<td>0.000</td>
<td>-0.762</td>
<td>1.953</td>
</tr>
<tr>
<td>14</td>
<td>1.150</td>
<td>u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/I0</td>
<td>u_debug_module/u_strace/strace_ram/index_o_11_s0/CLEAR</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>sysclk:[R]</td>
<td>0.000</td>
<td>-0.762</td>
<td>1.953</td>
</tr>
<tr>
<td>15</td>
<td>1.150</td>
<td>u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/I0</td>
<td>u_debug_module/u_strace/strace_ram/index_o_12_s0/CLEAR</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>sysclk:[R]</td>
<td>0.000</td>
<td>-0.762</td>
<td>1.953</td>
</tr>
<tr>
<td>16</td>
<td>1.150</td>
<td>u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/I0</td>
<td>u_debug_module/u_strace/strace_ram/index_o_13_s0/CLEAR</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>sysclk:[R]</td>
<td>0.000</td>
<td>-0.762</td>
<td>1.953</td>
</tr>
<tr>
<td>17</td>
<td>1.150</td>
<td>u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/I0</td>
<td>u_debug_module/u_strace/strace_ram/index_o_14_s0/CLEAR</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>sysclk:[R]</td>
<td>0.000</td>
<td>-0.762</td>
<td>1.953</td>
</tr>
<tr>
<td>18</td>
<td>1.150</td>
<td>u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/I0</td>
<td>u_debug_module/u_strace/strace_ram/index_o_15_s0/CLEAR</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>sysclk:[R]</td>
<td>0.000</td>
<td>-0.762</td>
<td>1.953</td>
</tr>
<tr>
<td>19</td>
<td>1.150</td>
<td>u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/I0</td>
<td>u_debug_module/u_strace/strace_ram/index_o_16_s0/CLEAR</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>sysclk:[R]</td>
<td>0.000</td>
<td>-0.762</td>
<td>1.953</td>
</tr>
<tr>
<td>20</td>
<td>1.150</td>
<td>u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/I0</td>
<td>u_debug_module/u_strace/strace_ram/index_o_17_s0/CLEAR</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>sysclk:[R]</td>
<td>0.000</td>
<td>-0.762</td>
<td>1.953</td>
</tr>
<tr>
<td>21</td>
<td>1.150</td>
<td>u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/I0</td>
<td>u_debug_module/u_strace/strace_ram/index_o_18_s0/CLEAR</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>sysclk:[R]</td>
<td>0.000</td>
<td>-0.762</td>
<td>1.953</td>
</tr>
<tr>
<td>22</td>
<td>1.150</td>
<td>u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/I0</td>
<td>u_debug_module/u_strace/strace_ram/index_o_19_s0/CLEAR</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>sysclk:[R]</td>
<td>0.000</td>
<td>-0.762</td>
<td>1.953</td>
</tr>
<tr>
<td>23</td>
<td>1.150</td>
<td>u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/I0</td>
<td>u_debug_module/u_strace/strace_ram/index_o_20_s0/CLEAR</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>sysclk:[R]</td>
<td>0.000</td>
<td>-0.762</td>
<td>1.953</td>
</tr>
<tr>
<td>24</td>
<td>1.150</td>
<td>u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/I0</td>
<td>u_debug_module/u_strace/strace_ram/index_o_21_s0/CLEAR</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>sysclk:[R]</td>
<td>0.000</td>
<td>-0.762</td>
<td>1.953</td>
</tr>
<tr>
<td>25</td>
<td>1.150</td>
<td>u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/I0</td>
<td>u_debug_module/u_strace/strace_ram/index_o_22_s0/CLEAR</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
<td>sysclk:[R]</td>
<td>0.000</td>
<td>-0.762</td>
<td>1.953</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>4.064</td>
<td>4.990</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>sysclk</td>
<td>u_debug_module/u_cdc_dm/ck1_data_arve_ck2_2r_s0</td>
</tr>
<tr>
<td>2</td>
<td>4.064</td>
<td>4.990</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>sysclk</td>
<td>u_debug_module/u_cdc_dm/ck1_get_data_from_ck2_ck2_2r_s0</td>
</tr>
<tr>
<td>3</td>
<td>4.064</td>
<td>4.990</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>sysclk</td>
<td>u_debug_module/u_cdc_dm/ck1_data_arve_ck2_r_s0</td>
</tr>
<tr>
<td>4</td>
<td>4.064</td>
<td>4.990</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>sysclk</td>
<td>u_debug_module/u_cdc_dm/cdc_resp_reg_r_33_s1</td>
</tr>
<tr>
<td>5</td>
<td>4.064</td>
<td>4.990</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>sysclk</td>
<td>u_debug_module/u_cdc_dm/cdc_resp_reg_r_17_s1</td>
</tr>
<tr>
<td>6</td>
<td>4.064</td>
<td>4.990</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>sysclk</td>
<td>u_debug_module/u_debug/data0_r_15_s0</td>
</tr>
<tr>
<td>7</td>
<td>4.064</td>
<td>4.990</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>sysclk</td>
<td>u_debug_module/u_debug/sbdata_r_15_s0</td>
</tr>
<tr>
<td>8</td>
<td>4.064</td>
<td>4.990</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>sysclk</td>
<td>u_debug_module/u_debug/progbuf1_r_25_s0</td>
</tr>
<tr>
<td>9</td>
<td>4.064</td>
<td>4.990</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>sysclk</td>
<td>u_debug_module/u_debug/progbuf9_r_25_s0</td>
</tr>
<tr>
<td>10</td>
<td>4.064</td>
<td>4.990</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>sysclk</td>
<td>u_debug_module/u_strace/req_data_r_24_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 400 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.075</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.391</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_cdc_dm/cdc_resp_reg_r_24_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C24[0][A]</td>
<td>u_debug_module/u_debug/req_addr_r_0_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>150</td>
<td>R18C24[0][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_0_s0/Q</td>
</tr>
<tr>
<td>4.461</td>
<td>3.451</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C40[3][A]</td>
<td>u_debug_module/u_cdc_dm/n448_s19/I2</td>
</tr>
<tr>
<td>4.873</td>
<td>0.412</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C40[3][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n448_s19/F</td>
</tr>
<tr>
<td>5.100</td>
<td>0.228</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C39[3][A]</td>
<td>u_debug_module/u_cdc_dm/n448_s14/I3</td>
</tr>
<tr>
<td>5.643</td>
<td>0.542</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C39[3][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n448_s14/F</td>
</tr>
<tr>
<td>6.843</td>
<td>1.201</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C26[0][B]</td>
<td>u_debug_module/u_cdc_dm/n448_s10/I0</td>
</tr>
<tr>
<td>7.386</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C26[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n448_s10/F</td>
</tr>
<tr>
<td>8.083</td>
<td>0.698</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C26[1][A]</td>
<td>u_debug_module/u_cdc_dm/n448_s7/I1</td>
</tr>
<tr>
<td>8.621</td>
<td>0.538</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C26[1][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n448_s7/F</td>
</tr>
<tr>
<td>8.849</td>
<td>0.228</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C25[0][A]</td>
<td>u_debug_module/u_cdc_dm/n448_s5/I2</td>
</tr>
<tr>
<td>9.391</td>
<td>0.542</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C25[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n448_s5/F</td>
</tr>
<tr>
<td>9.391</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C25[0][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_cdc_dm/cdc_resp_reg_r_24_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>10.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>10.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C25[0][A]</td>
<td>u_debug_module/u_cdc_dm/cdc_resp_reg_r_24_s1/CLK</td>
</tr>
<tr>
<td>10.466</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C25[0][A]</td>
<td>u_debug_module/u_cdc_dm/cdc_resp_reg_r_24_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.577, 29.867%; route: 5.805, 67.271%; tC2Q: 0.247, 2.862%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.297</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.169</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_cdc_dm/cdc_resp_reg_r_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C24[0][B]</td>
<td>u_debug_module/u_debug/req_addr_r_1_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>148</td>
<td>R18C24[0][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_1_s0/Q</td>
</tr>
<tr>
<td>4.210</td>
<td>3.201</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C38[3][A]</td>
<td>u_debug_module/u_cdc_dm/n468_s24/I3</td>
</tr>
<tr>
<td>4.752</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C38[3][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n468_s24/F</td>
</tr>
<tr>
<td>5.467</td>
<td>0.715</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C38[0][A]</td>
<td>u_debug_module/u_cdc_dm/n468_s22/I2</td>
</tr>
<tr>
<td>6.009</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C38[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n468_s22/F</td>
</tr>
<tr>
<td>6.773</td>
<td>0.764</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C32[2][A]</td>
<td>u_debug_module/u_cdc_dm/n468_s16/I2</td>
</tr>
<tr>
<td>7.315</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C32[2][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n468_s16/F</td>
</tr>
<tr>
<td>7.844</td>
<td>0.529</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C30[3][B]</td>
<td>u_debug_module/u_cdc_dm/n468_s8/I3</td>
</tr>
<tr>
<td>8.120</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[3][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n468_s8/F</td>
</tr>
<tr>
<td>8.884</td>
<td>0.764</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C23[0][A]</td>
<td>u_debug_module/u_cdc_dm/n468_s5/I2</td>
</tr>
<tr>
<td>9.169</td>
<td>0.285</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C23[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n468_s5/F</td>
</tr>
<tr>
<td>9.169</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[0][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_cdc_dm/cdc_resp_reg_r_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>10.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>10.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[0][A]</td>
<td>u_debug_module/u_cdc_dm/cdc_resp_reg_r_4_s1/CLK</td>
</tr>
<tr>
<td>10.466</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C23[0][A]</td>
<td>u_debug_module/u_cdc_dm/cdc_resp_reg_r_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.187, 26.012%; route: 5.973, 71.050%; tC2Q: 0.247, 2.938%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.638</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.828</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_cdc_dm/cdc_resp_reg_r_13_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][B]</td>
<td>u_debug_module/u_debug/req_addr_r_4_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C22[1][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_4_s0/Q</td>
</tr>
<tr>
<td>2.036</td>
<td>1.026</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C27[3][B]</td>
<td>u_debug_module/u_cdc_dm/n471_s11/I1</td>
</tr>
<tr>
<td>2.577</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R9C27[3][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n471_s11/F</td>
</tr>
<tr>
<td>3.321</td>
<td>0.744</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[0][A]</td>
<td>u_debug_module/u_cdc_dm/n471_s13/I3</td>
</tr>
<tr>
<td>3.863</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>R9C23[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n471_s13/F</td>
</tr>
<tr>
<td>5.090</td>
<td>1.227</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C24[2][A]</td>
<td>u_debug_module/u_cdc_dm/n471_s6/I1</td>
</tr>
<tr>
<td>5.632</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R21C24[2][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n471_s6/F</td>
</tr>
<tr>
<td>6.671</td>
<td>1.039</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C24[0][B]</td>
<td>u_debug_module/u_cdc_dm/n469_s7/I2</td>
</tr>
<tr>
<td>7.212</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R8C24[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n469_s7/F</td>
</tr>
<tr>
<td>8.287</td>
<td>1.074</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C26[2][A]</td>
<td>u_debug_module/u_cdc_dm/n459_s5/I0</td>
</tr>
<tr>
<td>8.828</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C26[2][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n459_s5/F</td>
</tr>
<tr>
<td>8.828</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C26[2][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_cdc_dm/cdc_resp_reg_r_13_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>10.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>10.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C26[2][A]</td>
<td>u_debug_module/u_cdc_dm/cdc_resp_reg_r_13_s1/CLK</td>
</tr>
<tr>
<td>10.466</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C26[2][A]</td>
<td>u_debug_module/u_cdc_dm/cdc_resp_reg_r_13_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.708, 33.578%; route: 5.110, 63.360%; tC2Q: 0.247, 3.062%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.641</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.825</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_cdc_dm/cdc_resp_reg_r_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][B]</td>
<td>u_debug_module/u_debug/req_addr_r_4_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C22[1][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_4_s0/Q</td>
</tr>
<tr>
<td>2.036</td>
<td>1.026</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C27[3][B]</td>
<td>u_debug_module/u_cdc_dm/n471_s11/I1</td>
</tr>
<tr>
<td>2.577</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R9C27[3][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n471_s11/F</td>
</tr>
<tr>
<td>3.321</td>
<td>0.744</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[0][A]</td>
<td>u_debug_module/u_cdc_dm/n471_s13/I3</td>
</tr>
<tr>
<td>3.863</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>R9C23[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n471_s13/F</td>
</tr>
<tr>
<td>5.090</td>
<td>1.227</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C24[2][A]</td>
<td>u_debug_module/u_cdc_dm/n471_s6/I1</td>
</tr>
<tr>
<td>5.632</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R21C24[2][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n471_s6/F</td>
</tr>
<tr>
<td>6.671</td>
<td>1.039</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C24[0][B]</td>
<td>u_debug_module/u_cdc_dm/n469_s7/I2</td>
</tr>
<tr>
<td>7.212</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R8C24[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n469_s7/F</td>
</tr>
<tr>
<td>8.283</td>
<td>1.071</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C24[0][A]</td>
<td>u_debug_module/u_cdc_dm/n464_s5/I1</td>
</tr>
<tr>
<td>8.825</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C24[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n464_s5/F</td>
</tr>
<tr>
<td>8.825</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C24[0][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_cdc_dm/cdc_resp_reg_r_8_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>10.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>10.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C24[0][A]</td>
<td>u_debug_module/u_cdc_dm/cdc_resp_reg_r_8_s1/CLK</td>
</tr>
<tr>
<td>10.466</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C24[0][A]</td>
<td>u_debug_module/u_cdc_dm/cdc_resp_reg_r_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.708, 33.592%; route: 5.107, 63.345%; tC2Q: 0.247, 3.064%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.758</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_cdc_dm/cdc_resp_reg_r_26_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][B]</td>
<td>u_debug_module/u_debug/req_addr_r_4_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C22[1][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_4_s0/Q</td>
</tr>
<tr>
<td>2.036</td>
<td>1.026</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C27[3][B]</td>
<td>u_debug_module/u_cdc_dm/n471_s11/I1</td>
</tr>
<tr>
<td>2.577</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R9C27[3][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n471_s11/F</td>
</tr>
<tr>
<td>3.321</td>
<td>0.744</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[0][A]</td>
<td>u_debug_module/u_cdc_dm/n471_s13/I3</td>
</tr>
<tr>
<td>3.863</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>R9C23[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n471_s13/F</td>
</tr>
<tr>
<td>5.090</td>
<td>1.227</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C24[2][A]</td>
<td>u_debug_module/u_cdc_dm/n471_s6/I1</td>
</tr>
<tr>
<td>5.632</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R21C24[2][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n471_s6/F</td>
</tr>
<tr>
<td>6.671</td>
<td>1.039</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C24[0][B]</td>
<td>u_debug_module/u_cdc_dm/n469_s7/I2</td>
</tr>
<tr>
<td>7.212</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R8C24[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n469_s7/F</td>
</tr>
<tr>
<td>8.472</td>
<td>1.260</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C23[2][B]</td>
<td>u_debug_module/u_cdc_dm/n446_s5/I1</td>
</tr>
<tr>
<td>8.758</td>
<td>0.285</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C23[2][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n446_s5/F</td>
</tr>
<tr>
<td>8.758</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C23[2][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_cdc_dm/cdc_resp_reg_r_26_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>10.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>10.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C23[2][B]</td>
<td>u_debug_module/u_cdc_dm/cdc_resp_reg_r_26_s1/CLK</td>
</tr>
<tr>
<td>10.466</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C23[2][B]</td>
<td>u_debug_module/u_cdc_dm/cdc_resp_reg_r_26_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.452, 30.668%; route: 5.296, 66.243%; tC2Q: 0.247, 3.089%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.769</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.697</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_cdc_dm/cdc_resp_reg_r_29_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][B]</td>
<td>u_debug_module/u_debug/req_addr_r_4_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C22[1][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_4_s0/Q</td>
</tr>
<tr>
<td>2.036</td>
<td>1.026</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C27[3][B]</td>
<td>u_debug_module/u_cdc_dm/n471_s11/I1</td>
</tr>
<tr>
<td>2.577</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R9C27[3][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n471_s11/F</td>
</tr>
<tr>
<td>3.321</td>
<td>0.744</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[0][A]</td>
<td>u_debug_module/u_cdc_dm/n471_s13/I3</td>
</tr>
<tr>
<td>3.863</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>R9C23[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n471_s13/F</td>
</tr>
<tr>
<td>5.090</td>
<td>1.227</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C24[2][A]</td>
<td>u_debug_module/u_cdc_dm/n471_s6/I1</td>
</tr>
<tr>
<td>5.632</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R21C24[2][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n471_s6/F</td>
</tr>
<tr>
<td>6.671</td>
<td>1.039</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C24[0][B]</td>
<td>u_debug_module/u_cdc_dm/n469_s7/I2</td>
</tr>
<tr>
<td>7.212</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R8C24[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n469_s7/F</td>
</tr>
<tr>
<td>8.155</td>
<td>0.943</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C23[0][A]</td>
<td>u_debug_module/u_cdc_dm/n443_s5/I1</td>
</tr>
<tr>
<td>8.697</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C23[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n443_s5/F</td>
</tr>
<tr>
<td>8.697</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C23[0][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_cdc_dm/cdc_resp_reg_r_29_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>10.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>10.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[0][A]</td>
<td>u_debug_module/u_cdc_dm/cdc_resp_reg_r_29_s1/CLK</td>
</tr>
<tr>
<td>10.466</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C23[0][A]</td>
<td>u_debug_module/u_cdc_dm/cdc_resp_reg_r_29_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.708, 34.135%; route: 4.979, 62.751%; tC2Q: 0.247, 3.113%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.812</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.654</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_cdc_dm/cdc_resp_reg_r_23_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C24[0][A]</td>
<td>u_debug_module/u_debug/req_addr_r_0_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>150</td>
<td>R18C24[0][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_0_s0/Q</td>
</tr>
<tr>
<td>3.047</td>
<td>2.038</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C31[2][A]</td>
<td>u_debug_module/u_debug/n4057_s7/I0</td>
</tr>
<tr>
<td>3.590</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R23C31[2][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4057_s7/F</td>
</tr>
<tr>
<td>4.816</td>
<td>1.226</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C32[1][A]</td>
<td>u_debug_module/u_cdc_dm/n449_s17/I1</td>
</tr>
<tr>
<td>5.091</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C32[1][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n449_s17/F</td>
</tr>
<tr>
<td>5.806</td>
<td>0.715</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C28[3][B]</td>
<td>u_debug_module/u_cdc_dm/n449_s11/I2</td>
</tr>
<tr>
<td>6.253</td>
<td>0.446</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C28[3][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n449_s11/F</td>
</tr>
<tr>
<td>6.968</td>
<td>0.715</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C28[1][A]</td>
<td>u_debug_module/u_cdc_dm/n449_s7/I2</td>
</tr>
<tr>
<td>7.414</td>
<td>0.446</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C28[1][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n449_s7/F</td>
</tr>
<tr>
<td>8.112</td>
<td>0.698</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C23[2][A]</td>
<td>u_debug_module/u_cdc_dm/n449_s5/I1</td>
</tr>
<tr>
<td>8.654</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C23[2][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n449_s5/F</td>
</tr>
<tr>
<td>8.654</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C23[2][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_cdc_dm/cdc_resp_reg_r_23_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>10.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>10.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C23[2][A]</td>
<td>u_debug_module/u_cdc_dm/cdc_resp_reg_r_23_s1/CLK</td>
</tr>
<tr>
<td>10.466</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C23[2][A]</td>
<td>u_debug_module/u_cdc_dm/cdc_resp_reg_r_23_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.253, 28.545%; route: 5.392, 68.325%; tC2Q: 0.247, 3.130%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.818</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.648</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_cdc_dm/cdc_resp_reg_r_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C24[0][A]</td>
<td>u_debug_module/u_debug/req_addr_r_0_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>150</td>
<td>R18C24[0][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_0_s0/Q</td>
</tr>
<tr>
<td>4.201</td>
<td>3.191</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C41[0][B]</td>
<td>u_debug_module/u_cdc_dm/n465_s23/I2</td>
</tr>
<tr>
<td>4.476</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C41[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n465_s23/F</td>
</tr>
<tr>
<td>5.240</td>
<td>0.764</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C31[2][B]</td>
<td>u_debug_module/u_cdc_dm/n465_s16/I2</td>
</tr>
<tr>
<td>5.783</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C31[2][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n465_s16/F</td>
</tr>
<tr>
<td>5.786</td>
<td>0.003</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C31[1][B]</td>
<td>u_debug_module/u_cdc_dm/n465_s10/I2</td>
</tr>
<tr>
<td>6.328</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C31[1][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n465_s10/F</td>
</tr>
<tr>
<td>6.906</td>
<td>0.578</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[1][A]</td>
<td>u_debug_module/u_cdc_dm/n465_s6/I2</td>
</tr>
<tr>
<td>7.442</td>
<td>0.536</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C24[1][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n465_s6/F</td>
</tr>
<tr>
<td>8.106</td>
<td>0.663</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C24[0][A]</td>
<td>u_debug_module/u_cdc_dm/n465_s5/I0</td>
</tr>
<tr>
<td>8.648</td>
<td>0.542</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C24[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n465_s5/F</td>
</tr>
<tr>
<td>8.648</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C24[0][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_cdc_dm/cdc_resp_reg_r_7_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>10.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>10.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C24[0][A]</td>
<td>u_debug_module/u_cdc_dm/cdc_resp_reg_r_7_s1/CLK</td>
</tr>
<tr>
<td>10.466</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C24[0][A]</td>
<td>u_debug_module/u_cdc_dm/cdc_resp_reg_r_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.439, 30.934%; route: 5.199, 65.933%; tC2Q: 0.247, 3.132%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.850</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.617</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_cdc_dm/cdc_resp_reg_r_16_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C24[0][A]</td>
<td>u_debug_module/u_debug/req_addr_r_0_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>150</td>
<td>R18C24[0][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_0_s0/Q</td>
</tr>
<tr>
<td>4.195</td>
<td>3.186</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C40[0][B]</td>
<td>u_debug_module/u_cdc_dm/n456_s20/I2</td>
</tr>
<tr>
<td>4.471</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C40[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n456_s20/F</td>
</tr>
<tr>
<td>5.529</td>
<td>1.058</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C36[0][A]</td>
<td>u_debug_module/u_cdc_dm/n456_s15/I0</td>
</tr>
<tr>
<td>6.071</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C36[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n456_s15/F</td>
</tr>
<tr>
<td>7.081</td>
<td>1.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C23[2][A]</td>
<td>u_debug_module/u_cdc_dm/n456_s10/I0</td>
</tr>
<tr>
<td>7.622</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C23[2][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n456_s10/F</td>
</tr>
<tr>
<td>7.626</td>
<td>0.003</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C23[0][B]</td>
<td>u_debug_module/u_cdc_dm/n456_s6/I3</td>
</tr>
<tr>
<td>8.072</td>
<td>0.446</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C23[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n456_s6/F</td>
</tr>
<tr>
<td>8.075</td>
<td>0.003</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C23[2][B]</td>
<td>u_debug_module/u_cdc_dm/n456_s5/I1</td>
</tr>
<tr>
<td>8.617</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C23[2][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n456_s5/F</td>
</tr>
<tr>
<td>8.617</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C23[2][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_cdc_dm/cdc_resp_reg_r_16_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>10.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>10.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C23[2][B]</td>
<td>u_debug_module/u_cdc_dm/cdc_resp_reg_r_16_s1/CLK</td>
</tr>
<tr>
<td>10.466</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C23[2][B]</td>
<td>u_debug_module/u_cdc_dm/cdc_resp_reg_r_16_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.347, 29.889%; route: 5.260, 66.966%; tC2Q: 0.247, 3.145%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.901</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.565</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_cdc_dm/cdc_resp_reg_r_28_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C24[0][A]</td>
<td>u_debug_module/u_debug/req_addr_r_0_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>150</td>
<td>R18C24[0][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_0_s0/Q</td>
</tr>
<tr>
<td>3.047</td>
<td>2.038</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C31[2][A]</td>
<td>u_debug_module/u_debug/n4057_s7/I0</td>
</tr>
<tr>
<td>3.590</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R23C31[2][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4057_s7/F</td>
</tr>
<tr>
<td>4.802</td>
<td>1.212</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C31[3][A]</td>
<td>u_debug_module/u_cdc_dm/n444_s21/I1</td>
</tr>
<tr>
<td>5.248</td>
<td>0.446</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C31[3][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n444_s21/F</td>
</tr>
<tr>
<td>6.565</td>
<td>1.317</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C30[2][A]</td>
<td>u_debug_module/u_cdc_dm/n444_s12/I1</td>
</tr>
<tr>
<td>7.103</td>
<td>0.538</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C30[2][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n444_s12/F</td>
</tr>
<tr>
<td>7.767</td>
<td>0.663</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C23[3][A]</td>
<td>u_debug_module/u_cdc_dm/n444_s7/I1</td>
</tr>
<tr>
<td>8.052</td>
<td>0.285</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C23[3][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n444_s7/F</td>
</tr>
<tr>
<td>8.280</td>
<td>0.228</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C22[0][A]</td>
<td>u_debug_module/u_cdc_dm/n444_s5/I2</td>
</tr>
<tr>
<td>8.565</td>
<td>0.285</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C22[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n444_s5/F</td>
</tr>
<tr>
<td>8.565</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C22[0][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_cdc_dm/cdc_resp_reg_r_28_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>10.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>10.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C22[0][A]</td>
<td>u_debug_module/u_cdc_dm/cdc_resp_reg_r_28_s1/CLK</td>
</tr>
<tr>
<td>10.466</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C22[0][A]</td>
<td>u_debug_module/u_cdc_dm/cdc_resp_reg_r_28_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.097, 26.877%; route: 5.458, 69.958%; tC2Q: 0.247, 3.166%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.902</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.564</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_cdc_dm/cdc_resp_reg_r_11_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][B]</td>
<td>u_debug_module/u_debug/req_addr_r_4_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C22[1][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_4_s0/Q</td>
</tr>
<tr>
<td>2.036</td>
<td>1.026</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C27[3][B]</td>
<td>u_debug_module/u_cdc_dm/n471_s11/I1</td>
</tr>
<tr>
<td>2.577</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R9C27[3][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n471_s11/F</td>
</tr>
<tr>
<td>3.321</td>
<td>0.744</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[0][A]</td>
<td>u_debug_module/u_cdc_dm/n471_s13/I3</td>
</tr>
<tr>
<td>3.863</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>R9C23[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n471_s13/F</td>
</tr>
<tr>
<td>5.090</td>
<td>1.227</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C24[2][A]</td>
<td>u_debug_module/u_cdc_dm/n471_s6/I1</td>
</tr>
<tr>
<td>5.632</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R21C24[2][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n471_s6/F</td>
</tr>
<tr>
<td>6.671</td>
<td>1.039</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C24[0][B]</td>
<td>u_debug_module/u_cdc_dm/n469_s7/I2</td>
</tr>
<tr>
<td>7.212</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R8C24[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n469_s7/F</td>
</tr>
<tr>
<td>8.118</td>
<td>0.905</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C22[0][A]</td>
<td>u_debug_module/u_cdc_dm/n461_s5/I1</td>
</tr>
<tr>
<td>8.564</td>
<td>0.446</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C22[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n461_s5/F</td>
</tr>
<tr>
<td>8.564</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C22[0][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_cdc_dm/cdc_resp_reg_r_11_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>10.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>10.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C22[0][A]</td>
<td>u_debug_module/u_cdc_dm/cdc_resp_reg_r_11_s1/CLK</td>
</tr>
<tr>
<td>10.466</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C22[0][A]</td>
<td>u_debug_module/u_cdc_dm/cdc_resp_reg_r_11_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.613, 33.491%; route: 4.942, 63.342%; tC2Q: 0.247, 3.166%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.902</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.564</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_cdc_dm/cdc_resp_reg_r_14_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][B]</td>
<td>u_debug_module/u_debug/req_addr_r_4_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C22[1][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_4_s0/Q</td>
</tr>
<tr>
<td>2.036</td>
<td>1.026</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C27[3][B]</td>
<td>u_debug_module/u_cdc_dm/n471_s11/I1</td>
</tr>
<tr>
<td>2.577</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R9C27[3][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n471_s11/F</td>
</tr>
<tr>
<td>3.321</td>
<td>0.744</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[0][A]</td>
<td>u_debug_module/u_cdc_dm/n471_s13/I3</td>
</tr>
<tr>
<td>3.863</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>R9C23[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n471_s13/F</td>
</tr>
<tr>
<td>5.090</td>
<td>1.227</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C24[2][A]</td>
<td>u_debug_module/u_cdc_dm/n471_s6/I1</td>
</tr>
<tr>
<td>5.632</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R21C24[2][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n471_s6/F</td>
</tr>
<tr>
<td>6.671</td>
<td>1.039</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C24[0][B]</td>
<td>u_debug_module/u_cdc_dm/n469_s7/I2</td>
</tr>
<tr>
<td>7.212</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R8C24[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n469_s7/F</td>
</tr>
<tr>
<td>8.118</td>
<td>0.905</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C25[0][A]</td>
<td>u_debug_module/u_cdc_dm/n458_s5/I0</td>
</tr>
<tr>
<td>8.564</td>
<td>0.446</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C25[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n458_s5/F</td>
</tr>
<tr>
<td>8.564</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C25[0][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_cdc_dm/cdc_resp_reg_r_14_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>10.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>10.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C25[0][A]</td>
<td>u_debug_module/u_cdc_dm/cdc_resp_reg_r_14_s1/CLK</td>
</tr>
<tr>
<td>10.466</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C25[0][A]</td>
<td>u_debug_module/u_cdc_dm/cdc_resp_reg_r_14_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.613, 33.491%; route: 4.942, 63.342%; tC2Q: 0.247, 3.166%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.044</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.422</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_cdc_dm/cdc_resp_reg_r_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][B]</td>
<td>u_debug_module/u_debug/req_addr_r_4_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C22[1][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_4_s0/Q</td>
</tr>
<tr>
<td>2.036</td>
<td>1.026</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C27[3][B]</td>
<td>u_debug_module/u_cdc_dm/n471_s11/I1</td>
</tr>
<tr>
<td>2.577</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R9C27[3][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n471_s11/F</td>
</tr>
<tr>
<td>3.321</td>
<td>0.744</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[0][A]</td>
<td>u_debug_module/u_cdc_dm/n471_s13/I3</td>
</tr>
<tr>
<td>3.863</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>R9C23[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n471_s13/F</td>
</tr>
<tr>
<td>5.090</td>
<td>1.227</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C24[2][A]</td>
<td>u_debug_module/u_cdc_dm/n471_s6/I1</td>
</tr>
<tr>
<td>5.632</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R21C24[2][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n471_s6/F</td>
</tr>
<tr>
<td>6.671</td>
<td>1.039</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C24[0][B]</td>
<td>u_debug_module/u_cdc_dm/n469_s7/I2</td>
</tr>
<tr>
<td>7.212</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R8C24[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n469_s7/F</td>
</tr>
<tr>
<td>7.880</td>
<td>0.668</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C25[0][A]</td>
<td>u_debug_module/u_cdc_dm/n467_s5/I0</td>
</tr>
<tr>
<td>8.422</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C25[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n467_s5/F</td>
</tr>
<tr>
<td>8.422</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C25[0][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_cdc_dm/cdc_resp_reg_r_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>10.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>10.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C25[0][A]</td>
<td>u_debug_module/u_cdc_dm/cdc_resp_reg_r_5_s1/CLK</td>
</tr>
<tr>
<td>10.466</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C25[0][A]</td>
<td>u_debug_module/u_cdc_dm/cdc_resp_reg_r_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.709, 35.367%; route: 4.704, 61.408%; tC2Q: 0.247, 3.225%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.050</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.416</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_cdc_dm/cdc_resp_reg_r_15_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C24[0][A]</td>
<td>u_debug_module/u_debug/req_addr_r_0_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>150</td>
<td>R18C24[0][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_0_s0/Q</td>
</tr>
<tr>
<td>4.083</td>
<td>3.074</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C41[3][B]</td>
<td>u_debug_module/u_cdc_dm/n457_s23/I2</td>
</tr>
<tr>
<td>4.626</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C41[3][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n457_s23/F</td>
</tr>
<tr>
<td>5.372</td>
<td>0.747</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C37[3][B]</td>
<td>u_debug_module/u_cdc_dm/n457_s18/I2</td>
</tr>
<tr>
<td>5.914</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C37[3][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n457_s18/F</td>
</tr>
<tr>
<td>6.661</td>
<td>0.747</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C26[1][B]</td>
<td>u_debug_module/u_cdc_dm/n457_s13/I0</td>
</tr>
<tr>
<td>7.107</td>
<td>0.446</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C26[1][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n457_s13/F</td>
</tr>
<tr>
<td>7.110</td>
<td>0.003</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C26[0][B]</td>
<td>u_debug_module/u_cdc_dm/n457_s7/I2</td>
</tr>
<tr>
<td>7.646</td>
<td>0.536</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C26[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n457_s7/F</td>
</tr>
<tr>
<td>7.874</td>
<td>0.228</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C25[2][B]</td>
<td>u_debug_module/u_cdc_dm/n457_s5/I2</td>
</tr>
<tr>
<td>8.416</td>
<td>0.542</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C25[2][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n457_s5/F</td>
</tr>
<tr>
<td>8.416</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C25[2][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_cdc_dm/cdc_resp_reg_r_15_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>10.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>10.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C25[2][B]</td>
<td>u_debug_module/u_cdc_dm/cdc_resp_reg_r_15_s1/CLK</td>
</tr>
<tr>
<td>10.466</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C25[2][B]</td>
<td>u_debug_module/u_cdc_dm/cdc_resp_reg_r_15_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.609, 34.088%; route: 4.798, 62.685%; tC2Q: 0.247, 3.227%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.063</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.403</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_cdc_dm/cdc_resp_reg_r_18_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C24[0][A]</td>
<td>u_debug_module/u_debug/req_addr_r_0_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>150</td>
<td>R18C24[0][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_0_s0/Q</td>
</tr>
<tr>
<td>3.047</td>
<td>2.038</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C31[2][A]</td>
<td>u_debug_module/u_debug/n4057_s7/I0</td>
</tr>
<tr>
<td>3.590</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R23C31[2][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4057_s7/F</td>
</tr>
<tr>
<td>5.350</td>
<td>1.760</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td>u_debug_module/u_cdc_dm/n454_s18/I1</td>
</tr>
<tr>
<td>5.625</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n454_s18/F</td>
</tr>
<tr>
<td>6.060</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C28[1][B]</td>
<td>u_debug_module/u_cdc_dm/n454_s10/I0</td>
</tr>
<tr>
<td>6.603</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C28[1][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n454_s10/F</td>
</tr>
<tr>
<td>7.318</td>
<td>0.715</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C28[2][A]</td>
<td>u_debug_module/u_cdc_dm/n454_s6/I2</td>
</tr>
<tr>
<td>7.730</td>
<td>0.412</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C28[2][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n454_s6/F</td>
</tr>
<tr>
<td>7.957</td>
<td>0.228</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C27[1][B]</td>
<td>u_debug_module/u_cdc_dm/n454_s5/I1</td>
</tr>
<tr>
<td>8.403</td>
<td>0.446</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C27[1][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n454_s5/F</td>
</tr>
<tr>
<td>8.403</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C27[1][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_cdc_dm/cdc_resp_reg_r_18_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>10.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>10.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C27[1][B]</td>
<td>u_debug_module/u_cdc_dm/cdc_resp_reg_r_18_s1/CLK</td>
</tr>
<tr>
<td>10.466</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C27[1][B]</td>
<td>u_debug_module/u_cdc_dm/cdc_resp_reg_r_18_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.219, 29.035%; route: 5.175, 67.732%; tC2Q: 0.247, 3.233%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.076</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.390</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_cdc_dm/cdc_resp_reg_r_22_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][A]</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C22[1][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
</tr>
<tr>
<td>2.124</td>
<td>1.115</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C28[3][B]</td>
<td>u_debug_module/u_debug/dmcontrol_r_30_s5/I1</td>
</tr>
<tr>
<td>2.667</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>R9C28[3][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/dmcontrol_r_30_s5/F</td>
</tr>
<tr>
<td>3.430</td>
<td>0.763</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C23[2][A]</td>
<td>u_debug_module/u_cdc_dm/n460_s24/I3</td>
</tr>
<tr>
<td>3.876</td>
<td>0.446</td>
<td>tINS</td>
<td>FF</td>
<td>29</td>
<td>R8C23[2][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n460_s24/F</td>
</tr>
<tr>
<td>5.272</td>
<td>1.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C35[3][A]</td>
<td>u_debug_module/u_cdc_dm/n450_s11/I3</td>
</tr>
<tr>
<td>5.718</td>
<td>0.446</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C35[3][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n450_s11/F</td>
</tr>
<tr>
<td>6.607</td>
<td>0.889</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[3][B]</td>
<td>u_debug_module/u_cdc_dm/n450_s7/I0</td>
</tr>
<tr>
<td>7.150</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C30[3][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n450_s7/F</td>
</tr>
<tr>
<td>7.848</td>
<td>0.698</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C27[0][B]</td>
<td>u_debug_module/u_cdc_dm/n450_s5/I2</td>
</tr>
<tr>
<td>8.390</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C27[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n450_s5/F</td>
</tr>
<tr>
<td>8.390</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C27[0][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_cdc_dm/cdc_resp_reg_r_22_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>10.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>10.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C27[0][B]</td>
<td>u_debug_module/u_cdc_dm/cdc_resp_reg_r_22_s1/CLK</td>
</tr>
<tr>
<td>10.466</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C27[0][B]</td>
<td>u_debug_module/u_cdc_dm/cdc_resp_reg_r_22_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.519, 33.030%; route: 4.861, 63.732%; tC2Q: 0.247, 3.238%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.135</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.332</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_cdc_dm/cdc_resp_reg_r_12_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C24[0][B]</td>
<td>u_debug_module/u_debug/req_addr_r_1_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>148</td>
<td>R18C24[0][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_1_s0/Q</td>
</tr>
<tr>
<td>3.367</td>
<td>2.358</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C33[3][B]</td>
<td>u_debug_module/u_cdc_dm/n460_s23/I2</td>
</tr>
<tr>
<td>3.910</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C33[3][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n460_s23/F</td>
</tr>
<tr>
<td>4.625</td>
<td>0.715</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C29[3][B]</td>
<td>u_debug_module/u_cdc_dm/n460_s21/I2</td>
</tr>
<tr>
<td>5.071</td>
<td>0.446</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C29[3][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n460_s21/F</td>
</tr>
<tr>
<td>5.648</td>
<td>0.578</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C25[2][B]</td>
<td>u_debug_module/u_cdc_dm/n460_s14/I1</td>
</tr>
<tr>
<td>6.190</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C25[2][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n460_s14/F</td>
</tr>
<tr>
<td>6.937</td>
<td>0.747</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C25[1][A]</td>
<td>u_debug_module/u_cdc_dm/n460_s8/I2</td>
</tr>
<tr>
<td>7.212</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C25[1][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n460_s8/F</td>
</tr>
<tr>
<td>7.790</td>
<td>0.578</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C25[0][A]</td>
<td>u_debug_module/u_cdc_dm/n460_s5/I2</td>
</tr>
<tr>
<td>8.332</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C25[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n460_s5/F</td>
</tr>
<tr>
<td>8.332</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C25[0][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_cdc_dm/cdc_resp_reg_r_12_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>10.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>10.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C25[0][A]</td>
<td>u_debug_module/u_cdc_dm/cdc_resp_reg_r_12_s1/CLK</td>
</tr>
<tr>
<td>10.466</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C25[0][A]</td>
<td>u_debug_module/u_cdc_dm/cdc_resp_reg_r_12_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.347, 31.014%; route: 4.975, 65.723%; tC2Q: 0.247, 3.263%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.157</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.309</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_cdc_dm/cdc_resp_reg_r_25_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][B]</td>
<td>u_debug_module/u_debug/req_addr_r_4_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C22[1][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_4_s0/Q</td>
</tr>
<tr>
<td>2.036</td>
<td>1.026</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C27[3][B]</td>
<td>u_debug_module/u_cdc_dm/n471_s11/I1</td>
</tr>
<tr>
<td>2.577</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R9C27[3][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n471_s11/F</td>
</tr>
<tr>
<td>3.321</td>
<td>0.744</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[0][A]</td>
<td>u_debug_module/u_cdc_dm/n471_s13/I3</td>
</tr>
<tr>
<td>3.863</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>R9C23[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n471_s13/F</td>
</tr>
<tr>
<td>5.090</td>
<td>1.227</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C24[2][A]</td>
<td>u_debug_module/u_cdc_dm/n471_s6/I1</td>
</tr>
<tr>
<td>5.632</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R21C24[2][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n471_s6/F</td>
</tr>
<tr>
<td>6.671</td>
<td>1.039</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C24[0][B]</td>
<td>u_debug_module/u_cdc_dm/n469_s7/I2</td>
</tr>
<tr>
<td>7.212</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R8C24[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n469_s7/F</td>
</tr>
<tr>
<td>8.024</td>
<td>0.811</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C24[2][B]</td>
<td>u_debug_module/u_cdc_dm/n447_s5/I0</td>
</tr>
<tr>
<td>8.309</td>
<td>0.285</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C24[2][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n447_s5/F</td>
</tr>
<tr>
<td>8.309</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C24[2][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_cdc_dm/cdc_resp_reg_r_25_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>10.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>10.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C24[2][B]</td>
<td>u_debug_module/u_cdc_dm/cdc_resp_reg_r_25_s1/CLK</td>
</tr>
<tr>
<td>10.466</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C24[2][B]</td>
<td>u_debug_module/u_cdc_dm/cdc_resp_reg_r_25_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.452, 32.491%; route: 4.848, 64.236%; tC2Q: 0.247, 3.273%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.261</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.205</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_cdc_dm/cdc_resp_reg_r_19_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][B]</td>
<td>u_debug_module/u_debug/req_addr_r_4_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C22[1][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_4_s0/Q</td>
</tr>
<tr>
<td>2.036</td>
<td>1.026</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C27[3][B]</td>
<td>u_debug_module/u_cdc_dm/n471_s11/I1</td>
</tr>
<tr>
<td>2.577</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R9C27[3][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n471_s11/F</td>
</tr>
<tr>
<td>3.321</td>
<td>0.744</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[0][A]</td>
<td>u_debug_module/u_cdc_dm/n471_s13/I3</td>
</tr>
<tr>
<td>3.863</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>R9C23[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n471_s13/F</td>
</tr>
<tr>
<td>5.090</td>
<td>1.227</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C24[2][A]</td>
<td>u_debug_module/u_cdc_dm/n471_s6/I1</td>
</tr>
<tr>
<td>5.632</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R21C24[2][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n471_s6/F</td>
</tr>
<tr>
<td>6.671</td>
<td>1.039</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C24[0][B]</td>
<td>u_debug_module/u_cdc_dm/n469_s7/I2</td>
</tr>
<tr>
<td>7.212</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R8C24[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n469_s7/F</td>
</tr>
<tr>
<td>7.662</td>
<td>0.450</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C26[0][A]</td>
<td>u_debug_module/u_cdc_dm/n453_s5/I0</td>
</tr>
<tr>
<td>8.205</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C26[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n453_s5/F</td>
</tr>
<tr>
<td>8.205</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C26[0][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_cdc_dm/cdc_resp_reg_r_19_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>10.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>10.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C26[0][A]</td>
<td>u_debug_module/u_cdc_dm/cdc_resp_reg_r_19_s1/CLK</td>
</tr>
<tr>
<td>10.466</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C26[0][A]</td>
<td>u_debug_module/u_cdc_dm/cdc_resp_reg_r_19_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.709, 36.401%; route: 4.486, 60.280%; tC2Q: 0.247, 3.319%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.273</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.194</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_cdc_dm/cdc_resp_reg_r_27_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][B]</td>
<td>u_debug_module/u_debug/req_addr_r_4_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C22[1][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_4_s0/Q</td>
</tr>
<tr>
<td>2.036</td>
<td>1.026</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C27[3][B]</td>
<td>u_debug_module/u_cdc_dm/n471_s11/I1</td>
</tr>
<tr>
<td>2.577</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R9C27[3][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n471_s11/F</td>
</tr>
<tr>
<td>3.321</td>
<td>0.744</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[0][B]</td>
<td>u_debug_module/u_cdc_dm/n470_s24/I3</td>
</tr>
<tr>
<td>3.863</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R9C23[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n470_s24/F</td>
</tr>
<tr>
<td>5.425</td>
<td>1.562</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C34[3][A]</td>
<td>u_debug_module/u_cdc_dm/n445_s15/I1</td>
</tr>
<tr>
<td>5.967</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C34[3][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n445_s15/F</td>
</tr>
<tr>
<td>6.932</td>
<td>0.964</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C27[2][A]</td>
<td>u_debug_module/u_cdc_dm/n445_s8/I2</td>
</tr>
<tr>
<td>7.473</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C27[2][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n445_s8/F</td>
</tr>
<tr>
<td>7.908</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C25[0][B]</td>
<td>u_debug_module/u_cdc_dm/n445_s5/I2</td>
</tr>
<tr>
<td>8.194</td>
<td>0.285</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C25[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n445_s5/F</td>
</tr>
<tr>
<td>8.194</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C25[0][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_cdc_dm/cdc_resp_reg_r_27_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>10.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>10.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C25[0][B]</td>
<td>u_debug_module/u_cdc_dm/cdc_resp_reg_r_27_s1/CLK</td>
</tr>
<tr>
<td>10.466</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C25[0][B]</td>
<td>u_debug_module/u_cdc_dm/cdc_resp_reg_r_27_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.453, 33.006%; route: 4.731, 63.670%; tC2Q: 0.247, 3.324%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.372</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.094</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_cdc_dm/cdc_resp_reg_r_33_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][B]</td>
<td>u_debug_module/u_debug/req_addr_r_4_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C22[1][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_4_s0/Q</td>
</tr>
<tr>
<td>2.036</td>
<td>1.026</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C27[3][B]</td>
<td>u_debug_module/u_cdc_dm/n471_s11/I1</td>
</tr>
<tr>
<td>2.577</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R9C27[3][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n471_s11/F</td>
</tr>
<tr>
<td>3.321</td>
<td>0.744</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[0][A]</td>
<td>u_debug_module/u_cdc_dm/n471_s13/I3</td>
</tr>
<tr>
<td>3.863</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>R9C23[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n471_s13/F</td>
</tr>
<tr>
<td>5.090</td>
<td>1.227</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C24[2][A]</td>
<td>u_debug_module/u_cdc_dm/n471_s6/I1</td>
</tr>
<tr>
<td>5.632</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R21C24[2][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n471_s6/F</td>
</tr>
<tr>
<td>6.743</td>
<td>1.111</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[2][B]</td>
<td>u_debug_module/u_cdc_dm/n439_s6/I3</td>
</tr>
<tr>
<td>7.286</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C28[2][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n439_s6/F</td>
</tr>
<tr>
<td>7.552</td>
<td>0.266</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C26[1][B]</td>
<td>u_debug_module/u_cdc_dm/n439_s5/I0</td>
</tr>
<tr>
<td>8.094</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C26[1][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n439_s5/F</td>
</tr>
<tr>
<td>8.094</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C26[1][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_cdc_dm/cdc_resp_reg_r_33_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>10.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>10.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[1][B]</td>
<td>u_debug_module/u_cdc_dm/cdc_resp_reg_r_33_s1/CLK</td>
</tr>
<tr>
<td>10.466</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C26[1][B]</td>
<td>u_debug_module/u_cdc_dm/cdc_resp_reg_r_33_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.710, 36.961%; route: 4.375, 59.670%; tC2Q: 0.247, 3.369%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.385</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.081</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_cdc_dm/cdc_resp_reg_r_37_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][B]</td>
<td>u_debug_module/u_debug/req_addr_r_4_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C22[1][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_4_s0/Q</td>
</tr>
<tr>
<td>2.036</td>
<td>1.026</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C27[3][B]</td>
<td>u_debug_module/u_cdc_dm/n471_s11/I1</td>
</tr>
<tr>
<td>2.577</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R9C27[3][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n471_s11/F</td>
</tr>
<tr>
<td>3.321</td>
<td>0.744</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[0][A]</td>
<td>u_debug_module/u_cdc_dm/n471_s13/I3</td>
</tr>
<tr>
<td>3.863</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>R9C23[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n471_s13/F</td>
</tr>
<tr>
<td>5.090</td>
<td>1.227</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C24[2][A]</td>
<td>u_debug_module/u_cdc_dm/n471_s6/I1</td>
</tr>
<tr>
<td>5.632</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R21C24[2][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n471_s6/F</td>
</tr>
<tr>
<td>6.239</td>
<td>0.607</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C24[3][A]</td>
<td>u_debug_module/u_cdc_dm/n438_s6/I1</td>
</tr>
<tr>
<td>6.781</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R17C24[3][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n438_s6/F</td>
</tr>
<tr>
<td>7.540</td>
<td>0.759</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C23[1][A]</td>
<td>u_debug_module/u_cdc_dm/n435_s5/I1</td>
</tr>
<tr>
<td>8.081</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C23[1][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n435_s5/F</td>
</tr>
<tr>
<td>8.081</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C23[1][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_cdc_dm/cdc_resp_reg_r_37_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>10.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>10.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C23[1][A]</td>
<td>u_debug_module/u_cdc_dm/cdc_resp_reg_r_37_s1/CLK</td>
</tr>
<tr>
<td>10.466</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C23[1][A]</td>
<td>u_debug_module/u_cdc_dm/cdc_resp_reg_r_37_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.708, 37.005%; route: 4.363, 59.620%; tC2Q: 0.247, 3.375%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.385</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.081</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_cdc_dm/cdc_resp_reg_r_38_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][B]</td>
<td>u_debug_module/u_debug/req_addr_r_4_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C22[1][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_4_s0/Q</td>
</tr>
<tr>
<td>2.036</td>
<td>1.026</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C27[3][B]</td>
<td>u_debug_module/u_cdc_dm/n471_s11/I1</td>
</tr>
<tr>
<td>2.577</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R9C27[3][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n471_s11/F</td>
</tr>
<tr>
<td>3.321</td>
<td>0.744</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[0][A]</td>
<td>u_debug_module/u_cdc_dm/n471_s13/I3</td>
</tr>
<tr>
<td>3.863</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>R9C23[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n471_s13/F</td>
</tr>
<tr>
<td>5.090</td>
<td>1.227</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C24[2][A]</td>
<td>u_debug_module/u_cdc_dm/n471_s6/I1</td>
</tr>
<tr>
<td>5.632</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R21C24[2][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n471_s6/F</td>
</tr>
<tr>
<td>6.239</td>
<td>0.607</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C24[3][A]</td>
<td>u_debug_module/u_cdc_dm/n438_s6/I1</td>
</tr>
<tr>
<td>6.781</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R17C24[3][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n438_s6/F</td>
</tr>
<tr>
<td>7.540</td>
<td>0.759</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C23[1][B]</td>
<td>u_debug_module/u_cdc_dm/n434_s5/I1</td>
</tr>
<tr>
<td>8.081</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C23[1][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n434_s5/F</td>
</tr>
<tr>
<td>8.081</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C23[1][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_cdc_dm/cdc_resp_reg_r_38_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>10.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>10.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C23[1][B]</td>
<td>u_debug_module/u_cdc_dm/cdc_resp_reg_r_38_s1/CLK</td>
</tr>
<tr>
<td>10.466</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C23[1][B]</td>
<td>u_debug_module/u_cdc_dm/cdc_resp_reg_r_38_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.708, 37.005%; route: 4.363, 59.620%; tC2Q: 0.247, 3.375%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.388</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.079</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_cdc_dm/cdc_resp_reg_r_39_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][B]</td>
<td>u_debug_module/u_debug/req_addr_r_4_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C22[1][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_4_s0/Q</td>
</tr>
<tr>
<td>2.036</td>
<td>1.026</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C27[3][B]</td>
<td>u_debug_module/u_cdc_dm/n471_s11/I1</td>
</tr>
<tr>
<td>2.577</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R9C27[3][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n471_s11/F</td>
</tr>
<tr>
<td>3.321</td>
<td>0.744</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[0][A]</td>
<td>u_debug_module/u_cdc_dm/n471_s13/I3</td>
</tr>
<tr>
<td>3.863</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>R9C23[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n471_s13/F</td>
</tr>
<tr>
<td>5.090</td>
<td>1.227</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C24[2][A]</td>
<td>u_debug_module/u_cdc_dm/n471_s6/I1</td>
</tr>
<tr>
<td>5.632</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R21C24[2][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n471_s6/F</td>
</tr>
<tr>
<td>6.239</td>
<td>0.607</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C24[3][A]</td>
<td>u_debug_module/u_cdc_dm/n438_s6/I1</td>
</tr>
<tr>
<td>6.781</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R17C24[3][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n438_s6/F</td>
</tr>
<tr>
<td>7.537</td>
<td>0.756</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C22[0][B]</td>
<td>u_debug_module/u_cdc_dm/n433_s5/I1</td>
</tr>
<tr>
<td>8.079</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C22[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n433_s5/F</td>
</tr>
<tr>
<td>8.079</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C22[0][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_cdc_dm/cdc_resp_reg_r_39_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>10.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>10.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[0][B]</td>
<td>u_debug_module/u_cdc_dm/cdc_resp_reg_r_39_s1/CLK</td>
</tr>
<tr>
<td>10.466</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C22[0][B]</td>
<td>u_debug_module/u_cdc_dm/cdc_resp_reg_r_39_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.708, 37.019%; route: 4.361, 59.605%; tC2Q: 0.247, 3.376%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.403</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.063</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_cdc_dm/cdc_resp_reg_r_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][B]</td>
<td>u_debug_module/u_debug/req_addr_r_4_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C22[1][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_4_s0/Q</td>
</tr>
<tr>
<td>2.036</td>
<td>1.026</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C27[3][B]</td>
<td>u_debug_module/u_cdc_dm/n471_s11/I1</td>
</tr>
<tr>
<td>2.577</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R9C27[3][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n471_s11/F</td>
</tr>
<tr>
<td>3.321</td>
<td>0.744</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[0][B]</td>
<td>u_debug_module/u_cdc_dm/n470_s24/I3</td>
</tr>
<tr>
<td>3.863</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R9C23[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n470_s24/F</td>
</tr>
<tr>
<td>5.208</td>
<td>1.345</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C34[2][A]</td>
<td>u_debug_module/u_cdc_dm/n466_s11/I1</td>
</tr>
<tr>
<td>5.750</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C34[2][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n466_s11/F</td>
</tr>
<tr>
<td>6.328</td>
<td>0.578</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[3][A]</td>
<td>u_debug_module/u_cdc_dm/n466_s7/I2</td>
</tr>
<tr>
<td>6.870</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C28[3][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n466_s7/F</td>
</tr>
<tr>
<td>7.617</td>
<td>0.747</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C24[1][A]</td>
<td>u_debug_module/u_cdc_dm/n466_s5/I1</td>
</tr>
<tr>
<td>8.063</td>
<td>0.446</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C24[1][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n466_s5/F</td>
</tr>
<tr>
<td>8.063</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C24[1][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_cdc_dm/cdc_resp_reg_r_6_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>10.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>10.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C24[1][A]</td>
<td>u_debug_module/u_cdc_dm/cdc_resp_reg_r_6_s1/CLK</td>
</tr>
<tr>
<td>10.466</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C24[1][A]</td>
<td>u_debug_module/u_cdc_dm/cdc_resp_reg_r_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.614, 35.810%; route: 4.439, 60.807%; tC2Q: 0.247, 3.383%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path26</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.406</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.060</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_cdc_dm/cdc_resp_reg_r_21_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][A]</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C22[1][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
</tr>
<tr>
<td>2.124</td>
<td>1.115</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C28[3][A]</td>
<td>u_debug_module/u_debug/sbaddress_r_31_s6/I2</td>
</tr>
<tr>
<td>2.667</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R9C28[3][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/sbaddress_r_31_s6/F</td>
</tr>
<tr>
<td>3.722</td>
<td>1.055</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C23[0][B]</td>
<td>u_debug_module/u_debug/sbaddress_r_31_s8/I3</td>
</tr>
<tr>
<td>4.264</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R7C23[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/sbaddress_r_31_s8/F</td>
</tr>
<tr>
<td>5.068</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C28[3][A]</td>
<td>u_debug_module/u_cdc_dm/n451_s10/I3</td>
</tr>
<tr>
<td>5.514</td>
<td>0.446</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C28[3][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n451_s10/F</td>
</tr>
<tr>
<td>6.523</td>
<td>1.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C28[2][A]</td>
<td>u_debug_module/u_cdc_dm/n451_s6/I2</td>
</tr>
<tr>
<td>7.066</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C28[2][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n451_s6/F</td>
</tr>
<tr>
<td>7.518</td>
<td>0.452</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C26[2][B]</td>
<td>u_debug_module/u_cdc_dm/n451_s5/I0</td>
</tr>
<tr>
<td>8.060</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C26[2][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n451_s5/F</td>
</tr>
<tr>
<td>8.060</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C26[2][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_cdc_dm/cdc_resp_reg_r_21_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>10.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>10.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C26[2][B]</td>
<td>u_debug_module/u_cdc_dm/cdc_resp_reg_r_21_s1/CLK</td>
</tr>
<tr>
<td>10.466</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C26[2][B]</td>
<td>u_debug_module/u_cdc_dm/cdc_resp_reg_r_21_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.615, 35.832%; route: 4.436, 60.783%; tC2Q: 0.247, 3.385%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path27</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.458</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.360</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf6_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C24[0][A]</td>
<td>u_debug_module/u_debug/req_addr_r_0_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>150</td>
<td>R18C24[0][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_0_s0/Q</td>
</tr>
<tr>
<td>3.047</td>
<td>2.038</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C31[2][A]</td>
<td>u_debug_module/u_debug/n4057_s7/I0</td>
</tr>
<tr>
<td>3.590</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R23C31[2][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4057_s7/F</td>
</tr>
<tr>
<td>4.553</td>
<td>0.963</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[3][B]</td>
<td>u_debug_module/u_debug/n4057_s8/I3</td>
</tr>
<tr>
<td>4.828</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R16C32[3][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4057_s8/F</td>
</tr>
<tr>
<td>6.914</td>
<td>2.086</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C37[2][A]</td>
<td>u_debug_module/u_debug/n4081_s5/I2</td>
</tr>
<tr>
<td>7.360</td>
<td>0.446</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C37[2][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4081_s5/F</td>
</tr>
<tr>
<td>7.360</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C37[2][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf6_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C37[2][A]</td>
<td>u_debug_module/u_debug/progbuf6_7_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf6_7_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C37[2][A]</td>
<td>u_debug_module/u_debug/progbuf6_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.264, 19.160%; route: 5.087, 77.097%; tC2Q: 0.247, 3.744%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path28</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.458</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.360</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf6_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C24[0][A]</td>
<td>u_debug_module/u_debug/req_addr_r_0_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>150</td>
<td>R18C24[0][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_0_s0/Q</td>
</tr>
<tr>
<td>3.047</td>
<td>2.038</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C31[2][A]</td>
<td>u_debug_module/u_debug/n4057_s7/I0</td>
</tr>
<tr>
<td>3.590</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R23C31[2][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4057_s7/F</td>
</tr>
<tr>
<td>4.553</td>
<td>0.963</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[3][B]</td>
<td>u_debug_module/u_debug/n4057_s8/I3</td>
</tr>
<tr>
<td>4.828</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R16C32[3][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4057_s8/F</td>
</tr>
<tr>
<td>6.914</td>
<td>2.086</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C37[2][B]</td>
<td>u_debug_module/u_debug/n4080_s5/I2</td>
</tr>
<tr>
<td>7.360</td>
<td>0.446</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C37[2][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4080_s5/F</td>
</tr>
<tr>
<td>7.360</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C37[2][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf6_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C37[2][B]</td>
<td>u_debug_module/u_debug/progbuf6_8_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf6_8_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C37[2][B]</td>
<td>u_debug_module/u_debug/progbuf6_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.264, 19.160%; route: 5.087, 77.097%; tC2Q: 0.247, 3.744%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path29</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.484</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.982</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_cdc_dm/cdc_resp_reg_r_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][B]</td>
<td>u_debug_module/u_debug/req_addr_r_4_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C22[1][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_4_s0/Q</td>
</tr>
<tr>
<td>2.036</td>
<td>1.026</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C27[3][B]</td>
<td>u_debug_module/u_cdc_dm/n471_s11/I1</td>
</tr>
<tr>
<td>2.577</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R9C27[3][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n471_s11/F</td>
</tr>
<tr>
<td>3.321</td>
<td>0.744</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[0][A]</td>
<td>u_debug_module/u_cdc_dm/n471_s13/I3</td>
</tr>
<tr>
<td>3.863</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>R9C23[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n471_s13/F</td>
</tr>
<tr>
<td>5.090</td>
<td>1.227</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C24[2][A]</td>
<td>u_debug_module/u_cdc_dm/n471_s6/I1</td>
</tr>
<tr>
<td>5.632</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R21C24[2][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n471_s6/F</td>
</tr>
<tr>
<td>6.671</td>
<td>1.039</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C24[0][B]</td>
<td>u_debug_module/u_cdc_dm/n469_s7/I2</td>
</tr>
<tr>
<td>7.207</td>
<td>0.536</td>
<td>tINS</td>
<td>FR</td>
<td>11</td>
<td>R8C24[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n469_s7/F</td>
</tr>
<tr>
<td>7.439</td>
<td>0.232</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C24[0][B]</td>
<td>u_debug_module/u_cdc_dm/n469_s5/I1</td>
</tr>
<tr>
<td>7.982</td>
<td>0.542</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C24[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n469_s5/F</td>
</tr>
<tr>
<td>7.982</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C24[0][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_cdc_dm/cdc_resp_reg_r_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>10.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>10.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C24[0][B]</td>
<td>u_debug_module/u_cdc_dm/cdc_resp_reg_r_3_s1/CLK</td>
</tr>
<tr>
<td>10.466</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C24[0][B]</td>
<td>u_debug_module/u_cdc_dm/cdc_resp_reg_r_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.704, 37.454%; route: 4.268, 59.125%; tC2Q: 0.247, 3.421%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path30</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.501</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.965</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_cdc_dm/cdc_resp_reg_r_10_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][B]</td>
<td>u_debug_module/u_debug/req_addr_r_4_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C22[1][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_4_s0/Q</td>
</tr>
<tr>
<td>2.036</td>
<td>1.026</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C27[3][B]</td>
<td>u_debug_module/u_cdc_dm/n471_s11/I1</td>
</tr>
<tr>
<td>2.577</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R9C27[3][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n471_s11/F</td>
</tr>
<tr>
<td>3.321</td>
<td>0.744</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[0][B]</td>
<td>u_debug_module/u_cdc_dm/n470_s24/I3</td>
</tr>
<tr>
<td>3.863</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R9C23[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n470_s24/F</td>
</tr>
<tr>
<td>5.419</td>
<td>1.556</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C34[3][B]</td>
<td>u_debug_module/u_cdc_dm/n462_s17/I1</td>
</tr>
<tr>
<td>5.962</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C34[3][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n462_s17/F</td>
</tr>
<tr>
<td>6.877</td>
<td>0.915</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C27[2][B]</td>
<td>u_debug_module/u_cdc_dm/n462_s8/I3</td>
</tr>
<tr>
<td>7.420</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C27[2][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n462_s8/F</td>
</tr>
<tr>
<td>7.423</td>
<td>0.003</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C27[1][B]</td>
<td>u_debug_module/u_cdc_dm/n462_s5/I2</td>
</tr>
<tr>
<td>7.965</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C27[1][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n462_s5/F</td>
</tr>
<tr>
<td>7.965</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C27[1][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_cdc_dm/cdc_resp_reg_r_10_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>10.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>10.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C27[1][B]</td>
<td>u_debug_module/u_cdc_dm/cdc_resp_reg_r_10_s1/CLK</td>
</tr>
<tr>
<td>10.466</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C27[1][B]</td>
<td>u_debug_module/u_cdc_dm/cdc_resp_reg_r_10_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.711, 37.631%; route: 4.245, 58.940%; tC2Q: 0.247, 3.429%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path31</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.582</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.884</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_cdc_dm/cdc_resp_reg_r_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][B]</td>
<td>u_debug_module/u_debug/req_addr_r_4_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C22[1][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_4_s0/Q</td>
</tr>
<tr>
<td>2.036</td>
<td>1.026</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C27[3][B]</td>
<td>u_debug_module/u_cdc_dm/n471_s11/I1</td>
</tr>
<tr>
<td>2.577</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R9C27[3][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n471_s11/F</td>
</tr>
<tr>
<td>3.321</td>
<td>0.744</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[0][A]</td>
<td>u_debug_module/u_cdc_dm/n471_s13/I3</td>
</tr>
<tr>
<td>3.863</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>R9C23[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n471_s13/F</td>
</tr>
<tr>
<td>5.090</td>
<td>1.227</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C24[2][A]</td>
<td>u_debug_module/u_cdc_dm/n471_s6/I1</td>
</tr>
<tr>
<td>5.632</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R21C24[2][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n471_s6/F</td>
</tr>
<tr>
<td>6.096</td>
<td>0.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C25[3][B]</td>
<td>u_debug_module/u_cdc_dm/n465_s7/I0</td>
</tr>
<tr>
<td>6.639</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C25[3][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n465_s7/F</td>
</tr>
<tr>
<td>7.342</td>
<td>0.703</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C22[2][A]</td>
<td>u_debug_module/u_cdc_dm/n463_s5/I1</td>
</tr>
<tr>
<td>7.884</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C22[2][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n463_s5/F</td>
</tr>
<tr>
<td>7.884</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C22[2][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_cdc_dm/cdc_resp_reg_r_9_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>10.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>10.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C22[2][A]</td>
<td>u_debug_module/u_cdc_dm/cdc_resp_reg_r_9_s1/CLK</td>
</tr>
<tr>
<td>10.466</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C22[2][A]</td>
<td>u_debug_module/u_cdc_dm/cdc_resp_reg_r_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.709, 38.043%; route: 4.165, 58.488%; tC2Q: 0.247, 3.469%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path32</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.595</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.871</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_cdc_dm/cdc_resp_reg_r_32_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C24[0][A]</td>
<td>u_debug_module/u_debug/req_addr_r_0_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>150</td>
<td>R18C24[0][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_0_s0/Q</td>
</tr>
<tr>
<td>3.047</td>
<td>2.038</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C31[2][A]</td>
<td>u_debug_module/u_debug/n4057_s7/I0</td>
</tr>
<tr>
<td>3.590</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R23C31[2][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4057_s7/F</td>
</tr>
<tr>
<td>5.350</td>
<td>1.760</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C30[1][B]</td>
<td>u_debug_module/u_cdc_dm/n440_s20/I1</td>
</tr>
<tr>
<td>5.635</td>
<td>0.285</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C30[1][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n440_s20/F</td>
</tr>
<tr>
<td>5.636</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C30[2][B]</td>
<td>u_debug_module/u_cdc_dm/n440_s15/I0</td>
</tr>
<tr>
<td>6.178</td>
<td>0.542</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C30[2][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n440_s15/F</td>
</tr>
<tr>
<td>6.613</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C29[1][A]</td>
<td>u_debug_module/u_cdc_dm/n440_s8/I2</td>
</tr>
<tr>
<td>6.888</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C29[1][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n440_s8/F</td>
</tr>
<tr>
<td>7.586</td>
<td>0.698</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C26[0][B]</td>
<td>u_debug_module/u_cdc_dm/n440_s5/I2</td>
</tr>
<tr>
<td>7.871</td>
<td>0.285</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C26[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n440_s5/F</td>
</tr>
<tr>
<td>7.871</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C26[0][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_cdc_dm/cdc_resp_reg_r_32_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>10.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>10.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C26[0][B]</td>
<td>u_debug_module/u_cdc_dm/cdc_resp_reg_r_32_s1/CLK</td>
</tr>
<tr>
<td>10.466</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C26[0][B]</td>
<td>u_debug_module/u_cdc_dm/cdc_resp_reg_r_32_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.930, 27.153%; route: 4.932, 69.373%; tC2Q: 0.247, 3.474%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path33</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.596</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.870</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_cdc_dm/cdc_resp_reg_r_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C24[0][B]</td>
<td>u_debug_module/u_debug/req_addr_r_1_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>148</td>
<td>R18C24[0][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_1_s0/Q</td>
</tr>
<tr>
<td>1.755</td>
<td>0.746</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[1][A]</td>
<td>u_debug_module/u_debug/n3961_s7/I1</td>
</tr>
<tr>
<td>2.298</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>30</td>
<td>R9C23[1][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n3961_s7/F</td>
</tr>
<tr>
<td>3.735</td>
<td>1.438</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C33[3][A]</td>
<td>u_debug_module/u_cdc_dm/n470_s18/I3</td>
</tr>
<tr>
<td>4.277</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C33[3][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n470_s18/F</td>
</tr>
<tr>
<td>5.424</td>
<td>1.147</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C32[2][A]</td>
<td>u_debug_module/u_cdc_dm/n470_s10/I3</td>
</tr>
<tr>
<td>5.870</td>
<td>0.446</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C32[2][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n470_s10/F</td>
</tr>
<tr>
<td>6.879</td>
<td>1.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C24[3][A]</td>
<td>u_debug_module/u_cdc_dm/n470_s6/I0</td>
</tr>
<tr>
<td>7.421</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C24[3][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n470_s6/F</td>
</tr>
<tr>
<td>7.424</td>
<td>0.003</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C24[0][A]</td>
<td>u_debug_module/u_cdc_dm/n470_s5/I0</td>
</tr>
<tr>
<td>7.870</td>
<td>0.446</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C24[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n470_s5/F</td>
</tr>
<tr>
<td>7.870</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C24[0][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_cdc_dm/cdc_resp_reg_r_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>10.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>10.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C24[0][A]</td>
<td>u_debug_module/u_cdc_dm/cdc_resp_reg_r_2_s1/CLK</td>
</tr>
<tr>
<td>10.466</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C24[0][A]</td>
<td>u_debug_module/u_cdc_dm/cdc_resp_reg_r_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.518, 35.424%; route: 4.343, 61.102%; tC2Q: 0.247, 3.475%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path34</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.619</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.200</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf6_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C24[0][A]</td>
<td>u_debug_module/u_debug/req_addr_r_0_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>150</td>
<td>R18C24[0][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_0_s0/Q</td>
</tr>
<tr>
<td>3.047</td>
<td>2.038</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C31[2][A]</td>
<td>u_debug_module/u_debug/n4057_s7/I0</td>
</tr>
<tr>
<td>3.590</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R23C31[2][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4057_s7/F</td>
</tr>
<tr>
<td>4.553</td>
<td>0.963</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[3][B]</td>
<td>u_debug_module/u_debug/n4057_s8/I3</td>
</tr>
<tr>
<td>4.828</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R16C32[3][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4057_s8/F</td>
</tr>
<tr>
<td>6.914</td>
<td>2.086</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C37[1][A]</td>
<td>u_debug_module/u_debug/n4085_s5/I2</td>
</tr>
<tr>
<td>7.200</td>
<td>0.285</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C37[1][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4085_s5/F</td>
</tr>
<tr>
<td>7.200</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C37[1][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf6_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C37[1][A]</td>
<td>u_debug_module/u_debug/progbuf6_3_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf6_3_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C37[1][A]</td>
<td>u_debug_module/u_debug/progbuf6_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.103, 17.140%; route: 5.087, 79.022%; tC2Q: 0.247, 3.837%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path35</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.619</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.200</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf6_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C24[0][A]</td>
<td>u_debug_module/u_debug/req_addr_r_0_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>150</td>
<td>R18C24[0][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_0_s0/Q</td>
</tr>
<tr>
<td>3.047</td>
<td>2.038</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C31[2][A]</td>
<td>u_debug_module/u_debug/n4057_s7/I0</td>
</tr>
<tr>
<td>3.590</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R23C31[2][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4057_s7/F</td>
</tr>
<tr>
<td>4.553</td>
<td>0.963</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[3][B]</td>
<td>u_debug_module/u_debug/n4057_s8/I3</td>
</tr>
<tr>
<td>4.828</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R16C32[3][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4057_s8/F</td>
</tr>
<tr>
<td>6.914</td>
<td>2.086</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C37[1][B]</td>
<td>u_debug_module/u_debug/n4084_s5/I2</td>
</tr>
<tr>
<td>7.200</td>
<td>0.285</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C37[1][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4084_s5/F</td>
</tr>
<tr>
<td>7.200</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C37[1][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf6_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C37[1][B]</td>
<td>u_debug_module/u_debug/progbuf6_4_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf6_4_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C37[1][B]</td>
<td>u_debug_module/u_debug/progbuf6_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.103, 17.140%; route: 5.087, 79.022%; tC2Q: 0.247, 3.837%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path36</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.715</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.751</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_cdc_dm/cdc_resp_reg_r_20_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][A]</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C22[1][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
</tr>
<tr>
<td>1.550</td>
<td>0.541</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[0][B]</td>
<td>u_debug_module/u_debug/n3865_s8/I3</td>
</tr>
<tr>
<td>2.092</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>81</td>
<td>R9C22[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n3865_s8/F</td>
</tr>
<tr>
<td>4.351</td>
<td>2.260</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C34[2][A]</td>
<td>u_debug_module/u_cdc_dm/n452_s19/I2</td>
</tr>
<tr>
<td>4.627</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C34[2][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n452_s19/F</td>
</tr>
<tr>
<td>5.374</td>
<td>0.747</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[0][B]</td>
<td>u_debug_module/u_cdc_dm/n452_s12/I3</td>
</tr>
<tr>
<td>5.915</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C28[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n452_s12/F</td>
</tr>
<tr>
<td>6.444</td>
<td>0.529</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C28[0][B]</td>
<td>u_debug_module/u_cdc_dm/n452_s7/I3</td>
</tr>
<tr>
<td>6.981</td>
<td>0.536</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C28[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n452_s7/F</td>
</tr>
<tr>
<td>7.208</td>
<td>0.228</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C27[0][A]</td>
<td>u_debug_module/u_cdc_dm/n452_s5/I1</td>
</tr>
<tr>
<td>7.751</td>
<td>0.542</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C27[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n452_s5/F</td>
</tr>
<tr>
<td>7.751</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C27[0][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_cdc_dm/cdc_resp_reg_r_20_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>10.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>10.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C27[0][A]</td>
<td>u_debug_module/u_cdc_dm/cdc_resp_reg_r_20_s1/CLK</td>
</tr>
<tr>
<td>10.466</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C27[0][A]</td>
<td>u_debug_module/u_cdc_dm/cdc_resp_reg_r_20_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.438, 34.886%; route: 4.303, 61.580%; tC2Q: 0.247, 3.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path37</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.738</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.080</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf8_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][A]</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C22[1][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
</tr>
<tr>
<td>1.550</td>
<td>0.541</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[0][A]</td>
<td>u_debug_module/u_debug/n4153_s7/I2</td>
</tr>
<tr>
<td>2.092</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>78</td>
<td>R9C22[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4153_s7/F</td>
</tr>
<tr>
<td>3.453</td>
<td>1.361</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C27[0][B]</td>
<td>u_debug_module/u_debug/n4121_s9/I3</td>
</tr>
<tr>
<td>3.995</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R12C27[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4121_s9/F</td>
</tr>
<tr>
<td>4.661</td>
<td>0.666</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C34[0][B]</td>
<td>u_debug_module/u_debug/n4121_s8/I2</td>
</tr>
<tr>
<td>5.107</td>
<td>0.446</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R13C34[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4121_s8/F</td>
</tr>
<tr>
<td>6.538</td>
<td>1.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C43[2][B]</td>
<td>u_debug_module/u_debug/n4148_s5/I2</td>
</tr>
<tr>
<td>7.080</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C43[2][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4148_s5/F</td>
</tr>
<tr>
<td>7.080</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C43[2][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf8_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C43[2][B]</td>
<td>u_debug_module/u_debug/progbuf8_4_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf8_4_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C43[2][B]</td>
<td>u_debug_module/u_debug/progbuf8_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.073, 32.804%; route: 3.998, 63.286%; tC2Q: 0.247, 3.909%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path38</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.738</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.080</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf8_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][A]</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C22[1][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
</tr>
<tr>
<td>1.550</td>
<td>0.541</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[0][A]</td>
<td>u_debug_module/u_debug/n4153_s7/I2</td>
</tr>
<tr>
<td>2.092</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>78</td>
<td>R9C22[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4153_s7/F</td>
</tr>
<tr>
<td>3.453</td>
<td>1.361</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C27[0][B]</td>
<td>u_debug_module/u_debug/n4121_s9/I3</td>
</tr>
<tr>
<td>3.995</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R12C27[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4121_s9/F</td>
</tr>
<tr>
<td>4.661</td>
<td>0.666</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C34[0][B]</td>
<td>u_debug_module/u_debug/n4121_s8/I2</td>
</tr>
<tr>
<td>5.107</td>
<td>0.446</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R13C34[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4121_s8/F</td>
</tr>
<tr>
<td>6.538</td>
<td>1.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C43[0][A]</td>
<td>u_debug_module/u_debug/n4146_s5/I2</td>
</tr>
<tr>
<td>7.080</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C43[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4146_s5/F</td>
</tr>
<tr>
<td>7.080</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C43[0][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf8_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C43[0][A]</td>
<td>u_debug_module/u_debug/progbuf8_6_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf8_6_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C43[0][A]</td>
<td>u_debug_module/u_debug/progbuf8_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.073, 32.804%; route: 3.998, 63.286%; tC2Q: 0.247, 3.909%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path39</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.738</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.080</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf8_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][A]</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C22[1][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
</tr>
<tr>
<td>1.550</td>
<td>0.541</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[0][A]</td>
<td>u_debug_module/u_debug/n4153_s7/I2</td>
</tr>
<tr>
<td>2.092</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>78</td>
<td>R9C22[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4153_s7/F</td>
</tr>
<tr>
<td>3.453</td>
<td>1.361</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C27[0][B]</td>
<td>u_debug_module/u_debug/n4121_s9/I3</td>
</tr>
<tr>
<td>3.995</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R12C27[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4121_s9/F</td>
</tr>
<tr>
<td>4.661</td>
<td>0.666</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C34[0][B]</td>
<td>u_debug_module/u_debug/n4121_s8/I2</td>
</tr>
<tr>
<td>5.107</td>
<td>0.446</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R13C34[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4121_s8/F</td>
</tr>
<tr>
<td>6.538</td>
<td>1.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C43[0][B]</td>
<td>u_debug_module/u_debug/n4144_s5/I2</td>
</tr>
<tr>
<td>7.080</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C43[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4144_s5/F</td>
</tr>
<tr>
<td>7.080</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C43[0][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf8_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C43[0][B]</td>
<td>u_debug_module/u_debug/progbuf8_8_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf8_8_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C43[0][B]</td>
<td>u_debug_module/u_debug/progbuf8_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.073, 32.804%; route: 3.998, 63.286%; tC2Q: 0.247, 3.909%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path40</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.738</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.080</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf8_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][A]</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C22[1][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
</tr>
<tr>
<td>1.550</td>
<td>0.541</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[0][A]</td>
<td>u_debug_module/u_debug/n4153_s7/I2</td>
</tr>
<tr>
<td>2.092</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>78</td>
<td>R9C22[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4153_s7/F</td>
</tr>
<tr>
<td>3.453</td>
<td>1.361</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C27[0][B]</td>
<td>u_debug_module/u_debug/n4121_s9/I3</td>
</tr>
<tr>
<td>3.995</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R12C27[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4121_s9/F</td>
</tr>
<tr>
<td>4.661</td>
<td>0.666</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C34[0][B]</td>
<td>u_debug_module/u_debug/n4121_s8/I2</td>
</tr>
<tr>
<td>5.107</td>
<td>0.446</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R13C34[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4121_s8/F</td>
</tr>
<tr>
<td>6.538</td>
<td>1.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C43[1][A]</td>
<td>u_debug_module/u_debug/n4142_s5/I2</td>
</tr>
<tr>
<td>7.080</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C43[1][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4142_s5/F</td>
</tr>
<tr>
<td>7.080</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C43[1][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf8_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C43[1][A]</td>
<td>u_debug_module/u_debug/progbuf8_10_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf8_10_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C43[1][A]</td>
<td>u_debug_module/u_debug/progbuf8_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.073, 32.804%; route: 3.998, 63.286%; tC2Q: 0.247, 3.909%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path41</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.738</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.080</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf8_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][A]</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C22[1][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
</tr>
<tr>
<td>1.550</td>
<td>0.541</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[0][A]</td>
<td>u_debug_module/u_debug/n4153_s7/I2</td>
</tr>
<tr>
<td>2.092</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>78</td>
<td>R9C22[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4153_s7/F</td>
</tr>
<tr>
<td>3.453</td>
<td>1.361</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C27[0][B]</td>
<td>u_debug_module/u_debug/n4121_s9/I3</td>
</tr>
<tr>
<td>3.995</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R12C27[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4121_s9/F</td>
</tr>
<tr>
<td>4.661</td>
<td>0.666</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C34[0][B]</td>
<td>u_debug_module/u_debug/n4121_s8/I2</td>
</tr>
<tr>
<td>5.107</td>
<td>0.446</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R13C34[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4121_s8/F</td>
</tr>
<tr>
<td>6.538</td>
<td>1.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C43[1][B]</td>
<td>u_debug_module/u_debug/n4141_s5/I2</td>
</tr>
<tr>
<td>7.080</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C43[1][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4141_s5/F</td>
</tr>
<tr>
<td>7.080</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C43[1][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf8_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C43[1][B]</td>
<td>u_debug_module/u_debug/progbuf8_11_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf8_11_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C43[1][B]</td>
<td>u_debug_module/u_debug/progbuf8_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.073, 32.804%; route: 3.998, 63.286%; tC2Q: 0.247, 3.909%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path42</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.738</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.080</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf8_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][A]</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C22[1][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
</tr>
<tr>
<td>1.550</td>
<td>0.541</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[0][A]</td>
<td>u_debug_module/u_debug/n4153_s7/I2</td>
</tr>
<tr>
<td>2.092</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>78</td>
<td>R9C22[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4153_s7/F</td>
</tr>
<tr>
<td>3.453</td>
<td>1.361</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C27[0][B]</td>
<td>u_debug_module/u_debug/n4121_s9/I3</td>
</tr>
<tr>
<td>3.995</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R12C27[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4121_s9/F</td>
</tr>
<tr>
<td>4.661</td>
<td>0.666</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C34[0][B]</td>
<td>u_debug_module/u_debug/n4121_s8/I2</td>
</tr>
<tr>
<td>5.107</td>
<td>0.446</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R13C34[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4121_s8/F</td>
</tr>
<tr>
<td>6.538</td>
<td>1.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C43[2][A]</td>
<td>u_debug_module/u_debug/n4139_s5/I2</td>
</tr>
<tr>
<td>7.080</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C43[2][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4139_s5/F</td>
</tr>
<tr>
<td>7.080</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C43[2][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf8_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C43[2][A]</td>
<td>u_debug_module/u_debug/progbuf8_13_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf8_13_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C43[2][A]</td>
<td>u_debug_module/u_debug/progbuf8_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.073, 32.804%; route: 3.998, 63.286%; tC2Q: 0.247, 3.909%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path43</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.797</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.021</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf8_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][A]</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C22[1][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
</tr>
<tr>
<td>1.550</td>
<td>0.541</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[0][A]</td>
<td>u_debug_module/u_debug/n4153_s7/I2</td>
</tr>
<tr>
<td>2.092</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>78</td>
<td>R9C22[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4153_s7/F</td>
</tr>
<tr>
<td>3.453</td>
<td>1.361</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C27[0][B]</td>
<td>u_debug_module/u_debug/n4121_s9/I3</td>
</tr>
<tr>
<td>3.995</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R12C27[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4121_s9/F</td>
</tr>
<tr>
<td>4.661</td>
<td>0.666</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C34[0][B]</td>
<td>u_debug_module/u_debug/n4121_s8/I2</td>
</tr>
<tr>
<td>5.107</td>
<td>0.446</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R13C34[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4121_s8/F</td>
</tr>
<tr>
<td>6.479</td>
<td>1.372</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C40[0][A]</td>
<td>u_debug_module/u_debug/n4132_s5/I2</td>
</tr>
<tr>
<td>7.021</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C40[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4132_s5/F</td>
</tr>
<tr>
<td>7.021</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C40[0][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf8_20_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C40[0][A]</td>
<td>u_debug_module/u_debug/progbuf8_20_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf8_20_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C40[0][A]</td>
<td>u_debug_module/u_debug/progbuf8_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.073, 33.115%; route: 3.939, 62.939%; tC2Q: 0.247, 3.946%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path44</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.797</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.021</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf8_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][A]</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C22[1][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
</tr>
<tr>
<td>1.550</td>
<td>0.541</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[0][A]</td>
<td>u_debug_module/u_debug/n4153_s7/I2</td>
</tr>
<tr>
<td>2.092</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>78</td>
<td>R9C22[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4153_s7/F</td>
</tr>
<tr>
<td>3.453</td>
<td>1.361</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C27[0][B]</td>
<td>u_debug_module/u_debug/n4121_s9/I3</td>
</tr>
<tr>
<td>3.995</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R12C27[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4121_s9/F</td>
</tr>
<tr>
<td>4.661</td>
<td>0.666</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C34[0][B]</td>
<td>u_debug_module/u_debug/n4121_s8/I2</td>
</tr>
<tr>
<td>5.107</td>
<td>0.446</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R13C34[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4121_s8/F</td>
</tr>
<tr>
<td>6.479</td>
<td>1.372</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C40[0][B]</td>
<td>u_debug_module/u_debug/n4131_s5/I2</td>
</tr>
<tr>
<td>7.021</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C40[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4131_s5/F</td>
</tr>
<tr>
<td>7.021</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C40[0][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf8_21_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C40[0][B]</td>
<td>u_debug_module/u_debug/progbuf8_21_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf8_21_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C40[0][B]</td>
<td>u_debug_module/u_debug/progbuf8_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.073, 33.115%; route: 3.939, 62.939%; tC2Q: 0.247, 3.946%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path45</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.797</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.021</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf8_26_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][A]</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C22[1][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
</tr>
<tr>
<td>1.550</td>
<td>0.541</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[0][A]</td>
<td>u_debug_module/u_debug/n4153_s7/I2</td>
</tr>
<tr>
<td>2.092</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>78</td>
<td>R9C22[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4153_s7/F</td>
</tr>
<tr>
<td>3.453</td>
<td>1.361</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C27[0][B]</td>
<td>u_debug_module/u_debug/n4121_s9/I3</td>
</tr>
<tr>
<td>3.995</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R12C27[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4121_s9/F</td>
</tr>
<tr>
<td>4.661</td>
<td>0.666</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C34[0][B]</td>
<td>u_debug_module/u_debug/n4121_s8/I2</td>
</tr>
<tr>
<td>5.107</td>
<td>0.446</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R13C34[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4121_s8/F</td>
</tr>
<tr>
<td>6.479</td>
<td>1.372</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C40[0][A]</td>
<td>u_debug_module/u_debug/n4126_s5/I2</td>
</tr>
<tr>
<td>7.021</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C40[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4126_s5/F</td>
</tr>
<tr>
<td>7.021</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C40[0][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf8_26_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C40[0][A]</td>
<td>u_debug_module/u_debug/progbuf8_26_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf8_26_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C40[0][A]</td>
<td>u_debug_module/u_debug/progbuf8_26_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.073, 33.115%; route: 3.939, 62.939%; tC2Q: 0.247, 3.946%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path46</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.797</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.021</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf8_27_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][A]</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C22[1][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
</tr>
<tr>
<td>1.550</td>
<td>0.541</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[0][A]</td>
<td>u_debug_module/u_debug/n4153_s7/I2</td>
</tr>
<tr>
<td>2.092</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>78</td>
<td>R9C22[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4153_s7/F</td>
</tr>
<tr>
<td>3.453</td>
<td>1.361</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C27[0][B]</td>
<td>u_debug_module/u_debug/n4121_s9/I3</td>
</tr>
<tr>
<td>3.995</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R12C27[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4121_s9/F</td>
</tr>
<tr>
<td>4.661</td>
<td>0.666</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C34[0][B]</td>
<td>u_debug_module/u_debug/n4121_s8/I2</td>
</tr>
<tr>
<td>5.107</td>
<td>0.446</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R13C34[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4121_s8/F</td>
</tr>
<tr>
<td>6.479</td>
<td>1.372</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C40[0][B]</td>
<td>u_debug_module/u_debug/n4125_s5/I2</td>
</tr>
<tr>
<td>7.021</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C40[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4125_s5/F</td>
</tr>
<tr>
<td>7.021</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C40[0][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf8_27_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C40[0][B]</td>
<td>u_debug_module/u_debug/progbuf8_27_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf8_27_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C40[0][B]</td>
<td>u_debug_module/u_debug/progbuf8_27_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.073, 33.115%; route: 3.939, 62.939%; tC2Q: 0.247, 3.946%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path47</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.798</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.020</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf8_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][A]</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C22[1][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
</tr>
<tr>
<td>1.550</td>
<td>0.541</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[0][A]</td>
<td>u_debug_module/u_debug/n4153_s7/I2</td>
</tr>
<tr>
<td>2.092</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>78</td>
<td>R9C22[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4153_s7/F</td>
</tr>
<tr>
<td>3.453</td>
<td>1.361</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C27[0][B]</td>
<td>u_debug_module/u_debug/n4121_s9/I3</td>
</tr>
<tr>
<td>3.995</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R12C27[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4121_s9/F</td>
</tr>
<tr>
<td>4.661</td>
<td>0.666</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C34[0][B]</td>
<td>u_debug_module/u_debug/n4121_s8/I2</td>
</tr>
<tr>
<td>5.107</td>
<td>0.446</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R13C34[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4121_s8/F</td>
</tr>
<tr>
<td>6.479</td>
<td>1.372</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C40[1][A]</td>
<td>u_debug_module/u_debug/n4130_s5/I2</td>
</tr>
<tr>
<td>7.020</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C40[1][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4130_s5/F</td>
</tr>
<tr>
<td>7.020</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C40[1][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf8_22_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C40[1][A]</td>
<td>u_debug_module/u_debug/progbuf8_22_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf8_22_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C40[1][A]</td>
<td>u_debug_module/u_debug/progbuf8_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.072, 33.107%; route: 3.939, 62.946%; tC2Q: 0.247, 3.947%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path48</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.798</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.020</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf8_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][A]</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C22[1][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
</tr>
<tr>
<td>1.550</td>
<td>0.541</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[0][A]</td>
<td>u_debug_module/u_debug/n4153_s7/I2</td>
</tr>
<tr>
<td>2.092</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>78</td>
<td>R9C22[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4153_s7/F</td>
</tr>
<tr>
<td>3.453</td>
<td>1.361</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C27[0][B]</td>
<td>u_debug_module/u_debug/n4121_s9/I3</td>
</tr>
<tr>
<td>3.995</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R12C27[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4121_s9/F</td>
</tr>
<tr>
<td>4.661</td>
<td>0.666</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C34[0][B]</td>
<td>u_debug_module/u_debug/n4121_s8/I2</td>
</tr>
<tr>
<td>5.107</td>
<td>0.446</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R13C34[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4121_s8/F</td>
</tr>
<tr>
<td>6.479</td>
<td>1.372</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C40[1][B]</td>
<td>u_debug_module/u_debug/n4129_s5/I2</td>
</tr>
<tr>
<td>7.020</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C40[1][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4129_s5/F</td>
</tr>
<tr>
<td>7.020</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C40[1][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf8_23_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C40[1][B]</td>
<td>u_debug_module/u_debug/progbuf8_23_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf8_23_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C40[1][B]</td>
<td>u_debug_module/u_debug/progbuf8_23_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.072, 33.107%; route: 3.939, 62.946%; tC2Q: 0.247, 3.947%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path49</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.798</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.020</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf8_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][A]</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C22[1][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
</tr>
<tr>
<td>1.550</td>
<td>0.541</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[0][A]</td>
<td>u_debug_module/u_debug/n4153_s7/I2</td>
</tr>
<tr>
<td>2.092</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>78</td>
<td>R9C22[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4153_s7/F</td>
</tr>
<tr>
<td>3.453</td>
<td>1.361</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C27[0][B]</td>
<td>u_debug_module/u_debug/n4121_s9/I3</td>
</tr>
<tr>
<td>3.995</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R12C27[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4121_s9/F</td>
</tr>
<tr>
<td>4.661</td>
<td>0.666</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C34[0][B]</td>
<td>u_debug_module/u_debug/n4121_s8/I2</td>
</tr>
<tr>
<td>5.107</td>
<td>0.446</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R13C34[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4121_s8/F</td>
</tr>
<tr>
<td>6.479</td>
<td>1.372</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C40[2][A]</td>
<td>u_debug_module/u_debug/n4128_s5/I2</td>
</tr>
<tr>
<td>7.020</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C40[2][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4128_s5/F</td>
</tr>
<tr>
<td>7.020</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C40[2][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf8_24_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C40[2][A]</td>
<td>u_debug_module/u_debug/progbuf8_24_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf8_24_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C40[2][A]</td>
<td>u_debug_module/u_debug/progbuf8_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.072, 33.107%; route: 3.939, 62.946%; tC2Q: 0.247, 3.947%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path50</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.798</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.020</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf8_25_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][A]</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C22[1][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
</tr>
<tr>
<td>1.550</td>
<td>0.541</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[0][A]</td>
<td>u_debug_module/u_debug/n4153_s7/I2</td>
</tr>
<tr>
<td>2.092</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>78</td>
<td>R9C22[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4153_s7/F</td>
</tr>
<tr>
<td>3.453</td>
<td>1.361</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C27[0][B]</td>
<td>u_debug_module/u_debug/n4121_s9/I3</td>
</tr>
<tr>
<td>3.995</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R12C27[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4121_s9/F</td>
</tr>
<tr>
<td>4.661</td>
<td>0.666</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C34[0][B]</td>
<td>u_debug_module/u_debug/n4121_s8/I2</td>
</tr>
<tr>
<td>5.107</td>
<td>0.446</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R13C34[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4121_s8/F</td>
</tr>
<tr>
<td>6.479</td>
<td>1.372</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C40[2][B]</td>
<td>u_debug_module/u_debug/n4127_s5/I2</td>
</tr>
<tr>
<td>7.020</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C40[2][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4127_s5/F</td>
</tr>
<tr>
<td>7.020</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C40[2][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf8_25_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C40[2][B]</td>
<td>u_debug_module/u_debug/progbuf8_25_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf8_25_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C40[2][B]</td>
<td>u_debug_module/u_debug/progbuf8_25_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.072, 33.107%; route: 3.939, 62.946%; tC2Q: 0.247, 3.947%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path51</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.798</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.020</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf8_28_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][A]</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C22[1][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
</tr>
<tr>
<td>1.550</td>
<td>0.541</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[0][A]</td>
<td>u_debug_module/u_debug/n4153_s7/I2</td>
</tr>
<tr>
<td>2.092</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>78</td>
<td>R9C22[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4153_s7/F</td>
</tr>
<tr>
<td>3.453</td>
<td>1.361</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C27[0][B]</td>
<td>u_debug_module/u_debug/n4121_s9/I3</td>
</tr>
<tr>
<td>3.995</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R12C27[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4121_s9/F</td>
</tr>
<tr>
<td>4.661</td>
<td>0.666</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C34[0][B]</td>
<td>u_debug_module/u_debug/n4121_s8/I2</td>
</tr>
<tr>
<td>5.107</td>
<td>0.446</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R13C34[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4121_s8/F</td>
</tr>
<tr>
<td>6.479</td>
<td>1.372</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C40[1][A]</td>
<td>u_debug_module/u_debug/n4124_s5/I2</td>
</tr>
<tr>
<td>7.020</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C40[1][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4124_s5/F</td>
</tr>
<tr>
<td>7.020</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C40[1][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf8_28_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C40[1][A]</td>
<td>u_debug_module/u_debug/progbuf8_28_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf8_28_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C40[1][A]</td>
<td>u_debug_module/u_debug/progbuf8_28_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.072, 33.107%; route: 3.939, 62.946%; tC2Q: 0.247, 3.947%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path52</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.798</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.020</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf8_29_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][A]</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C22[1][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
</tr>
<tr>
<td>1.550</td>
<td>0.541</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[0][A]</td>
<td>u_debug_module/u_debug/n4153_s7/I2</td>
</tr>
<tr>
<td>2.092</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>78</td>
<td>R9C22[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4153_s7/F</td>
</tr>
<tr>
<td>3.453</td>
<td>1.361</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C27[0][B]</td>
<td>u_debug_module/u_debug/n4121_s9/I3</td>
</tr>
<tr>
<td>3.995</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R12C27[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4121_s9/F</td>
</tr>
<tr>
<td>4.661</td>
<td>0.666</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C34[0][B]</td>
<td>u_debug_module/u_debug/n4121_s8/I2</td>
</tr>
<tr>
<td>5.107</td>
<td>0.446</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R13C34[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4121_s8/F</td>
</tr>
<tr>
<td>6.479</td>
<td>1.372</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C40[1][B]</td>
<td>u_debug_module/u_debug/n4123_s5/I2</td>
</tr>
<tr>
<td>7.020</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C40[1][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4123_s5/F</td>
</tr>
<tr>
<td>7.020</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C40[1][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf8_29_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C40[1][B]</td>
<td>u_debug_module/u_debug/progbuf8_29_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf8_29_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C40[1][B]</td>
<td>u_debug_module/u_debug/progbuf8_29_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.072, 33.107%; route: 3.939, 62.946%; tC2Q: 0.247, 3.947%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path53</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.798</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.020</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf8_30_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][A]</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C22[1][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
</tr>
<tr>
<td>1.550</td>
<td>0.541</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[0][A]</td>
<td>u_debug_module/u_debug/n4153_s7/I2</td>
</tr>
<tr>
<td>2.092</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>78</td>
<td>R9C22[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4153_s7/F</td>
</tr>
<tr>
<td>3.453</td>
<td>1.361</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C27[0][B]</td>
<td>u_debug_module/u_debug/n4121_s9/I3</td>
</tr>
<tr>
<td>3.995</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R12C27[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4121_s9/F</td>
</tr>
<tr>
<td>4.661</td>
<td>0.666</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C34[0][B]</td>
<td>u_debug_module/u_debug/n4121_s8/I2</td>
</tr>
<tr>
<td>5.107</td>
<td>0.446</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R13C34[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4121_s8/F</td>
</tr>
<tr>
<td>6.479</td>
<td>1.372</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C40[2][A]</td>
<td>u_debug_module/u_debug/n4122_s5/I2</td>
</tr>
<tr>
<td>7.020</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C40[2][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4122_s5/F</td>
</tr>
<tr>
<td>7.020</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C40[2][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf8_30_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C40[2][A]</td>
<td>u_debug_module/u_debug/progbuf8_30_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf8_30_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C40[2][A]</td>
<td>u_debug_module/u_debug/progbuf8_30_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.072, 33.107%; route: 3.939, 62.946%; tC2Q: 0.247, 3.947%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path54</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.798</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.020</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf8_31_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][A]</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C22[1][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
</tr>
<tr>
<td>1.550</td>
<td>0.541</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[0][A]</td>
<td>u_debug_module/u_debug/n4153_s7/I2</td>
</tr>
<tr>
<td>2.092</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>78</td>
<td>R9C22[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4153_s7/F</td>
</tr>
<tr>
<td>3.453</td>
<td>1.361</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C27[0][B]</td>
<td>u_debug_module/u_debug/n4121_s9/I3</td>
</tr>
<tr>
<td>3.995</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R12C27[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4121_s9/F</td>
</tr>
<tr>
<td>4.661</td>
<td>0.666</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C34[0][B]</td>
<td>u_debug_module/u_debug/n4121_s8/I2</td>
</tr>
<tr>
<td>5.107</td>
<td>0.446</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R13C34[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4121_s8/F</td>
</tr>
<tr>
<td>6.479</td>
<td>1.372</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C40[2][B]</td>
<td>u_debug_module/u_debug/n4121_s5/I2</td>
</tr>
<tr>
<td>7.020</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C40[2][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4121_s5/F</td>
</tr>
<tr>
<td>7.020</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C40[2][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf8_31_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C40[2][B]</td>
<td>u_debug_module/u_debug/progbuf8_31_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf8_31_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C40[2][B]</td>
<td>u_debug_module/u_debug/progbuf8_31_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.072, 33.107%; route: 3.939, 62.946%; tC2Q: 0.247, 3.947%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path55</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.798</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.668</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_cdc_dm/cdc_resp_reg_r_31_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C24[0][B]</td>
<td>u_debug_module/u_debug/req_addr_r_1_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>148</td>
<td>R18C24[0][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_1_s0/Q</td>
</tr>
<tr>
<td>3.154</td>
<td>2.144</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C35[3][A]</td>
<td>u_debug_module/u_cdc_dm/n441_s22/I3</td>
</tr>
<tr>
<td>3.600</td>
<td>0.446</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C35[3][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n441_s22/F</td>
</tr>
<tr>
<td>4.364</td>
<td>0.764</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C31[0][A]</td>
<td>u_debug_module/u_cdc_dm/n441_s16/I3</td>
</tr>
<tr>
<td>4.905</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n441_s16/F</td>
</tr>
<tr>
<td>5.866</td>
<td>0.961</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C29[0][A]</td>
<td>u_debug_module/u_cdc_dm/n441_s9/I2</td>
</tr>
<tr>
<td>6.312</td>
<td>0.446</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n441_s9/F</td>
</tr>
<tr>
<td>6.315</td>
<td>0.003</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C29[3][B]</td>
<td>u_debug_module/u_cdc_dm/n441_s6/I1</td>
</tr>
<tr>
<td>6.591</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[3][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n441_s6/F</td>
</tr>
<tr>
<td>7.383</td>
<td>0.792</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C24[1][B]</td>
<td>u_debug_module/u_cdc_dm/n441_s5/I0</td>
</tr>
<tr>
<td>7.668</td>
<td>0.285</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C24[1][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n441_s5/F</td>
</tr>
<tr>
<td>7.668</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24[1][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_cdc_dm/cdc_resp_reg_r_31_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>10.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>10.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24[1][B]</td>
<td>u_debug_module/u_cdc_dm/cdc_resp_reg_r_31_s1/CLK</td>
</tr>
<tr>
<td>10.466</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C24[1][B]</td>
<td>u_debug_module/u_cdc_dm/cdc_resp_reg_r_31_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.995, 28.887%; route: 4.664, 67.536%; tC2Q: 0.247, 3.577%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path56</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.810</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.009</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf8_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][A]</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C22[1][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
</tr>
<tr>
<td>1.550</td>
<td>0.541</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[0][A]</td>
<td>u_debug_module/u_debug/n4153_s7/I2</td>
</tr>
<tr>
<td>2.092</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>78</td>
<td>R9C22[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4153_s7/F</td>
</tr>
<tr>
<td>3.453</td>
<td>1.361</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C27[0][B]</td>
<td>u_debug_module/u_debug/n4121_s9/I3</td>
</tr>
<tr>
<td>3.995</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R12C27[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4121_s9/F</td>
</tr>
<tr>
<td>4.661</td>
<td>0.666</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C34[0][B]</td>
<td>u_debug_module/u_debug/n4121_s8/I2</td>
</tr>
<tr>
<td>5.107</td>
<td>0.446</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R13C34[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4121_s8/F</td>
</tr>
<tr>
<td>6.466</td>
<td>1.359</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C41[0][B]</td>
<td>u_debug_module/u_debug/n4152_s5/I2</td>
</tr>
<tr>
<td>7.009</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C41[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4152_s5/F</td>
</tr>
<tr>
<td>7.009</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C41[0][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf8_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C41[0][B]</td>
<td>u_debug_module/u_debug/progbuf8_0_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf8_0_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C41[0][B]</td>
<td>u_debug_module/u_debug/progbuf8_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.073, 33.181%; route: 3.927, 62.865%; tC2Q: 0.247, 3.954%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path57</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.810</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.009</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf8_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][A]</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C22[1][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
</tr>
<tr>
<td>1.550</td>
<td>0.541</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[0][A]</td>
<td>u_debug_module/u_debug/n4153_s7/I2</td>
</tr>
<tr>
<td>2.092</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>78</td>
<td>R9C22[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4153_s7/F</td>
</tr>
<tr>
<td>3.453</td>
<td>1.361</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C27[0][B]</td>
<td>u_debug_module/u_debug/n4121_s9/I3</td>
</tr>
<tr>
<td>3.995</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R12C27[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4121_s9/F</td>
</tr>
<tr>
<td>4.661</td>
<td>0.666</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C34[0][B]</td>
<td>u_debug_module/u_debug/n4121_s8/I2</td>
</tr>
<tr>
<td>5.107</td>
<td>0.446</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R13C34[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4121_s8/F</td>
</tr>
<tr>
<td>6.466</td>
<td>1.359</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C41[0][A]</td>
<td>u_debug_module/u_debug/n4145_s5/I2</td>
</tr>
<tr>
<td>7.009</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C41[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4145_s5/F</td>
</tr>
<tr>
<td>7.009</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C41[0][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf8_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C41[0][A]</td>
<td>u_debug_module/u_debug/progbuf8_7_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf8_7_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C41[0][A]</td>
<td>u_debug_module/u_debug/progbuf8_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.073, 33.181%; route: 3.927, 62.865%; tC2Q: 0.247, 3.954%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path58</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.810</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.009</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf8_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][A]</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C22[1][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
</tr>
<tr>
<td>1.550</td>
<td>0.541</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[0][A]</td>
<td>u_debug_module/u_debug/n4153_s7/I2</td>
</tr>
<tr>
<td>2.092</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>78</td>
<td>R9C22[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4153_s7/F</td>
</tr>
<tr>
<td>3.453</td>
<td>1.361</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C27[0][B]</td>
<td>u_debug_module/u_debug/n4121_s9/I3</td>
</tr>
<tr>
<td>3.995</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R12C27[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4121_s9/F</td>
</tr>
<tr>
<td>4.661</td>
<td>0.666</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C34[0][B]</td>
<td>u_debug_module/u_debug/n4121_s8/I2</td>
</tr>
<tr>
<td>5.107</td>
<td>0.446</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R13C34[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4121_s8/F</td>
</tr>
<tr>
<td>6.466</td>
<td>1.359</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C41[0][B]</td>
<td>u_debug_module/u_debug/n4143_s5/I2</td>
</tr>
<tr>
<td>7.009</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C41[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4143_s5/F</td>
</tr>
<tr>
<td>7.009</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C41[0][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf8_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C41[0][B]</td>
<td>u_debug_module/u_debug/progbuf8_9_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf8_9_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C41[0][B]</td>
<td>u_debug_module/u_debug/progbuf8_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.073, 33.181%; route: 3.927, 62.865%; tC2Q: 0.247, 3.954%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path59</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.810</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.009</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf8_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][A]</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C22[1][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
</tr>
<tr>
<td>1.550</td>
<td>0.541</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[0][A]</td>
<td>u_debug_module/u_debug/n4153_s7/I2</td>
</tr>
<tr>
<td>2.092</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>78</td>
<td>R9C22[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4153_s7/F</td>
</tr>
<tr>
<td>3.453</td>
<td>1.361</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C27[0][B]</td>
<td>u_debug_module/u_debug/n4121_s9/I3</td>
</tr>
<tr>
<td>3.995</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R12C27[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4121_s9/F</td>
</tr>
<tr>
<td>4.661</td>
<td>0.666</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C34[0][B]</td>
<td>u_debug_module/u_debug/n4121_s8/I2</td>
</tr>
<tr>
<td>5.107</td>
<td>0.446</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R13C34[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4121_s8/F</td>
</tr>
<tr>
<td>6.466</td>
<td>1.359</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C41[0][A]</td>
<td>u_debug_module/u_debug/n4140_s5/I2</td>
</tr>
<tr>
<td>7.009</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C41[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4140_s5/F</td>
</tr>
<tr>
<td>7.009</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C41[0][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf8_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C41[0][A]</td>
<td>u_debug_module/u_debug/progbuf8_12_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf8_12_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C41[0][A]</td>
<td>u_debug_module/u_debug/progbuf8_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.073, 33.181%; route: 3.927, 62.865%; tC2Q: 0.247, 3.954%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path60</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.810</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.008</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf8_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][A]</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C22[1][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
</tr>
<tr>
<td>1.550</td>
<td>0.541</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[0][A]</td>
<td>u_debug_module/u_debug/n4153_s7/I2</td>
</tr>
<tr>
<td>2.092</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>78</td>
<td>R9C22[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4153_s7/F</td>
</tr>
<tr>
<td>3.453</td>
<td>1.361</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C27[0][B]</td>
<td>u_debug_module/u_debug/n4121_s9/I3</td>
</tr>
<tr>
<td>3.995</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R12C27[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4121_s9/F</td>
</tr>
<tr>
<td>4.661</td>
<td>0.666</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C34[0][B]</td>
<td>u_debug_module/u_debug/n4121_s8/I2</td>
</tr>
<tr>
<td>5.107</td>
<td>0.446</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R13C34[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4121_s8/F</td>
</tr>
<tr>
<td>6.466</td>
<td>1.359</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C41[1][A]</td>
<td>u_debug_module/u_debug/n4151_s5/I2</td>
</tr>
<tr>
<td>7.008</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C41[1][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4151_s5/F</td>
</tr>
<tr>
<td>7.008</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C41[1][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf8_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C41[1][A]</td>
<td>u_debug_module/u_debug/progbuf8_1_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf8_1_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C41[1][A]</td>
<td>u_debug_module/u_debug/progbuf8_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.072, 33.173%; route: 3.927, 62.872%; tC2Q: 0.247, 3.955%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path61</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.810</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.008</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf8_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][A]</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C22[1][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
</tr>
<tr>
<td>1.550</td>
<td>0.541</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[0][A]</td>
<td>u_debug_module/u_debug/n4153_s7/I2</td>
</tr>
<tr>
<td>2.092</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>78</td>
<td>R9C22[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4153_s7/F</td>
</tr>
<tr>
<td>3.453</td>
<td>1.361</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C27[0][B]</td>
<td>u_debug_module/u_debug/n4121_s9/I3</td>
</tr>
<tr>
<td>3.995</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R12C27[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4121_s9/F</td>
</tr>
<tr>
<td>4.661</td>
<td>0.666</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C34[0][B]</td>
<td>u_debug_module/u_debug/n4121_s8/I2</td>
</tr>
<tr>
<td>5.107</td>
<td>0.446</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R13C34[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4121_s8/F</td>
</tr>
<tr>
<td>6.466</td>
<td>1.359</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C41[1][B]</td>
<td>u_debug_module/u_debug/n4150_s5/I2</td>
</tr>
<tr>
<td>7.008</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C41[1][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4150_s5/F</td>
</tr>
<tr>
<td>7.008</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C41[1][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf8_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C41[1][B]</td>
<td>u_debug_module/u_debug/progbuf8_2_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf8_2_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C41[1][B]</td>
<td>u_debug_module/u_debug/progbuf8_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.072, 33.173%; route: 3.927, 62.872%; tC2Q: 0.247, 3.955%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path62</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.810</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.008</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf8_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][A]</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C22[1][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
</tr>
<tr>
<td>1.550</td>
<td>0.541</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[0][A]</td>
<td>u_debug_module/u_debug/n4153_s7/I2</td>
</tr>
<tr>
<td>2.092</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>78</td>
<td>R9C22[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4153_s7/F</td>
</tr>
<tr>
<td>3.453</td>
<td>1.361</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C27[0][B]</td>
<td>u_debug_module/u_debug/n4121_s9/I3</td>
</tr>
<tr>
<td>3.995</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R12C27[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4121_s9/F</td>
</tr>
<tr>
<td>4.661</td>
<td>0.666</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C34[0][B]</td>
<td>u_debug_module/u_debug/n4121_s8/I2</td>
</tr>
<tr>
<td>5.107</td>
<td>0.446</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R13C34[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4121_s8/F</td>
</tr>
<tr>
<td>6.466</td>
<td>1.359</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C41[1][A]</td>
<td>u_debug_module/u_debug/n4149_s5/I2</td>
</tr>
<tr>
<td>7.008</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C41[1][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4149_s5/F</td>
</tr>
<tr>
<td>7.008</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C41[1][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf8_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C41[1][A]</td>
<td>u_debug_module/u_debug/progbuf8_3_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf8_3_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C41[1][A]</td>
<td>u_debug_module/u_debug/progbuf8_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.072, 33.173%; route: 3.927, 62.872%; tC2Q: 0.247, 3.955%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path63</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.810</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.008</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf8_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][A]</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C22[1][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
</tr>
<tr>
<td>1.550</td>
<td>0.541</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[0][A]</td>
<td>u_debug_module/u_debug/n4153_s7/I2</td>
</tr>
<tr>
<td>2.092</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>78</td>
<td>R9C22[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4153_s7/F</td>
</tr>
<tr>
<td>3.453</td>
<td>1.361</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C27[0][B]</td>
<td>u_debug_module/u_debug/n4121_s9/I3</td>
</tr>
<tr>
<td>3.995</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R12C27[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4121_s9/F</td>
</tr>
<tr>
<td>4.661</td>
<td>0.666</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C34[0][B]</td>
<td>u_debug_module/u_debug/n4121_s8/I2</td>
</tr>
<tr>
<td>5.107</td>
<td>0.446</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R13C34[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4121_s8/F</td>
</tr>
<tr>
<td>6.466</td>
<td>1.359</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C41[1][B]</td>
<td>u_debug_module/u_debug/n4147_s5/I2</td>
</tr>
<tr>
<td>7.008</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C41[1][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4147_s5/F</td>
</tr>
<tr>
<td>7.008</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C41[1][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf8_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C41[1][B]</td>
<td>u_debug_module/u_debug/progbuf8_5_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf8_5_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C41[1][B]</td>
<td>u_debug_module/u_debug/progbuf8_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.072, 33.173%; route: 3.927, 62.872%; tC2Q: 0.247, 3.955%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path64</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.820</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.646</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/data1_r_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][B]</td>
<td>u_debug_module/u_debug/req_addr_r_4_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C22[1][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_4_s0/Q</td>
</tr>
<tr>
<td>2.036</td>
<td>1.026</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C27[3][B]</td>
<td>u_debug_module/u_cdc_dm/n471_s11/I1</td>
</tr>
<tr>
<td>2.577</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R9C27[3][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n471_s11/F</td>
</tr>
<tr>
<td>3.321</td>
<td>0.744</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[0][A]</td>
<td>u_debug_module/u_cdc_dm/n471_s13/I3</td>
</tr>
<tr>
<td>3.863</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>R9C23[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n471_s13/F</td>
</tr>
<tr>
<td>4.586</td>
<td>0.723</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[0][B]</td>
<td>u_debug_module/u_debug/data1_0_s3/I2</td>
</tr>
<tr>
<td>4.862</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R13C24[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/data1_0_s3/F</td>
</tr>
<tr>
<td>7.104</td>
<td>2.242</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C35[0][A]</td>
<td>u_debug_module/u_debug/data1_9_s1/I2</td>
</tr>
<tr>
<td>7.646</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C35[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/data1_9_s1/F</td>
</tr>
<tr>
<td>7.646</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C35[0][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/data1_r_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>10.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>10.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C35[0][A]</td>
<td>u_debug_module/u_debug/data1_r_9_s0/CLK</td>
</tr>
<tr>
<td>10.466</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C35[0][A]</td>
<td>u_debug_module/u_debug/data1_r_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.901, 27.613%; route: 4.736, 68.799%; tC2Q: 0.247, 3.588%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path65</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.822</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.996</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf8_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][A]</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C22[1][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
</tr>
<tr>
<td>1.550</td>
<td>0.541</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[0][A]</td>
<td>u_debug_module/u_debug/n4153_s7/I2</td>
</tr>
<tr>
<td>2.092</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>78</td>
<td>R9C22[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4153_s7/F</td>
</tr>
<tr>
<td>3.453</td>
<td>1.361</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C27[0][B]</td>
<td>u_debug_module/u_debug/n4121_s9/I3</td>
</tr>
<tr>
<td>3.995</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R12C27[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4121_s9/F</td>
</tr>
<tr>
<td>4.661</td>
<td>0.666</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C34[0][B]</td>
<td>u_debug_module/u_debug/n4121_s8/I2</td>
</tr>
<tr>
<td>5.107</td>
<td>0.446</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R13C34[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4121_s8/F</td>
</tr>
<tr>
<td>6.454</td>
<td>1.347</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C40[0][A]</td>
<td>u_debug_module/u_debug/n4138_s5/I2</td>
</tr>
<tr>
<td>6.996</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C40[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4138_s5/F</td>
</tr>
<tr>
<td>6.996</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C40[0][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf8_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C40[0][A]</td>
<td>u_debug_module/u_debug/progbuf8_14_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf8_14_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C40[0][A]</td>
<td>u_debug_module/u_debug/progbuf8_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.073, 33.247%; route: 3.914, 62.791%; tC2Q: 0.247, 3.962%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path66</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.822</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.996</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf8_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][A]</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C22[1][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
</tr>
<tr>
<td>1.550</td>
<td>0.541</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[0][A]</td>
<td>u_debug_module/u_debug/n4153_s7/I2</td>
</tr>
<tr>
<td>2.092</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>78</td>
<td>R9C22[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4153_s7/F</td>
</tr>
<tr>
<td>3.453</td>
<td>1.361</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C27[0][B]</td>
<td>u_debug_module/u_debug/n4121_s9/I3</td>
</tr>
<tr>
<td>3.995</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R12C27[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4121_s9/F</td>
</tr>
<tr>
<td>4.661</td>
<td>0.666</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C34[0][B]</td>
<td>u_debug_module/u_debug/n4121_s8/I2</td>
</tr>
<tr>
<td>5.107</td>
<td>0.446</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R13C34[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4121_s8/F</td>
</tr>
<tr>
<td>6.454</td>
<td>1.347</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C40[0][B]</td>
<td>u_debug_module/u_debug/n4137_s5/I2</td>
</tr>
<tr>
<td>6.996</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C40[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4137_s5/F</td>
</tr>
<tr>
<td>6.996</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C40[0][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf8_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C40[0][B]</td>
<td>u_debug_module/u_debug/progbuf8_15_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf8_15_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C40[0][B]</td>
<td>u_debug_module/u_debug/progbuf8_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.073, 33.247%; route: 3.914, 62.791%; tC2Q: 0.247, 3.962%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path67</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.822</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.996</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf8_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][A]</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C22[1][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
</tr>
<tr>
<td>1.550</td>
<td>0.541</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[0][A]</td>
<td>u_debug_module/u_debug/n4153_s7/I2</td>
</tr>
<tr>
<td>2.092</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>78</td>
<td>R9C22[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4153_s7/F</td>
</tr>
<tr>
<td>3.453</td>
<td>1.361</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C27[0][B]</td>
<td>u_debug_module/u_debug/n4121_s9/I3</td>
</tr>
<tr>
<td>3.995</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R12C27[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4121_s9/F</td>
</tr>
<tr>
<td>4.661</td>
<td>0.666</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C34[0][B]</td>
<td>u_debug_module/u_debug/n4121_s8/I2</td>
</tr>
<tr>
<td>5.107</td>
<td>0.446</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R13C34[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4121_s8/F</td>
</tr>
<tr>
<td>6.454</td>
<td>1.347</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C38[0][A]</td>
<td>u_debug_module/u_debug/n4136_s5/I2</td>
</tr>
<tr>
<td>6.996</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C38[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4136_s5/F</td>
</tr>
<tr>
<td>6.996</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C38[0][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf8_16_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C38[0][A]</td>
<td>u_debug_module/u_debug/progbuf8_16_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf8_16_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C38[0][A]</td>
<td>u_debug_module/u_debug/progbuf8_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.073, 33.247%; route: 3.914, 62.791%; tC2Q: 0.247, 3.962%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path68</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.822</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.996</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf8_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][A]</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C22[1][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
</tr>
<tr>
<td>1.550</td>
<td>0.541</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[0][A]</td>
<td>u_debug_module/u_debug/n4153_s7/I2</td>
</tr>
<tr>
<td>2.092</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>78</td>
<td>R9C22[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4153_s7/F</td>
</tr>
<tr>
<td>3.453</td>
<td>1.361</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C27[0][B]</td>
<td>u_debug_module/u_debug/n4121_s9/I3</td>
</tr>
<tr>
<td>3.995</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R12C27[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4121_s9/F</td>
</tr>
<tr>
<td>4.661</td>
<td>0.666</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C34[0][B]</td>
<td>u_debug_module/u_debug/n4121_s8/I2</td>
</tr>
<tr>
<td>5.107</td>
<td>0.446</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R13C34[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4121_s8/F</td>
</tr>
<tr>
<td>6.454</td>
<td>1.347</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C38[0][B]</td>
<td>u_debug_module/u_debug/n4135_s5/I2</td>
</tr>
<tr>
<td>6.996</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C38[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4135_s5/F</td>
</tr>
<tr>
<td>6.996</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C38[0][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf8_17_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C38[0][B]</td>
<td>u_debug_module/u_debug/progbuf8_17_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf8_17_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C38[0][B]</td>
<td>u_debug_module/u_debug/progbuf8_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.073, 33.247%; route: 3.914, 62.791%; tC2Q: 0.247, 3.962%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path69</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.829</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.989</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf8_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][A]</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C22[1][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
</tr>
<tr>
<td>1.550</td>
<td>0.541</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[0][A]</td>
<td>u_debug_module/u_debug/n4153_s7/I2</td>
</tr>
<tr>
<td>2.092</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>78</td>
<td>R9C22[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4153_s7/F</td>
</tr>
<tr>
<td>3.453</td>
<td>1.361</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C27[0][B]</td>
<td>u_debug_module/u_debug/n4121_s9/I3</td>
</tr>
<tr>
<td>3.995</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R12C27[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4121_s9/F</td>
</tr>
<tr>
<td>4.661</td>
<td>0.666</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C34[0][B]</td>
<td>u_debug_module/u_debug/n4121_s8/I2</td>
</tr>
<tr>
<td>5.107</td>
<td>0.446</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R13C34[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4121_s8/F</td>
</tr>
<tr>
<td>6.448</td>
<td>1.341</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C39[1][B]</td>
<td>u_debug_module/u_debug/n4134_s5/I2</td>
</tr>
<tr>
<td>6.989</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C39[1][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4134_s5/F</td>
</tr>
<tr>
<td>6.989</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C39[1][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf8_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C39[1][B]</td>
<td>u_debug_module/u_debug/progbuf8_18_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf8_18_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C39[1][B]</td>
<td>u_debug_module/u_debug/progbuf8_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.072, 33.272%; route: 3.908, 62.761%; tC2Q: 0.247, 3.967%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path70</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.829</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.989</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf8_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][A]</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C22[1][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
</tr>
<tr>
<td>1.550</td>
<td>0.541</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[0][A]</td>
<td>u_debug_module/u_debug/n4153_s7/I2</td>
</tr>
<tr>
<td>2.092</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>78</td>
<td>R9C22[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4153_s7/F</td>
</tr>
<tr>
<td>3.453</td>
<td>1.361</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C27[0][B]</td>
<td>u_debug_module/u_debug/n4121_s9/I3</td>
</tr>
<tr>
<td>3.995</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R12C27[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4121_s9/F</td>
</tr>
<tr>
<td>4.661</td>
<td>0.666</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C34[0][B]</td>
<td>u_debug_module/u_debug/n4121_s8/I2</td>
</tr>
<tr>
<td>5.107</td>
<td>0.446</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R13C34[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4121_s8/F</td>
</tr>
<tr>
<td>6.448</td>
<td>1.341</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C39[1][B]</td>
<td>u_debug_module/u_debug/n4133_s5/I2</td>
</tr>
<tr>
<td>6.989</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C39[1][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4133_s5/F</td>
</tr>
<tr>
<td>6.989</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C39[1][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf8_19_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C39[1][B]</td>
<td>u_debug_module/u_debug/progbuf8_19_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf8_19_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C39[1][B]</td>
<td>u_debug_module/u_debug/progbuf8_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.072, 33.272%; route: 3.908, 62.761%; tC2Q: 0.247, 3.967%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path71</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.876</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.590</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/data1_r_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][B]</td>
<td>u_debug_module/u_debug/req_addr_r_4_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C22[1][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_4_s0/Q</td>
</tr>
<tr>
<td>2.036</td>
<td>1.026</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C27[3][B]</td>
<td>u_debug_module/u_cdc_dm/n471_s11/I1</td>
</tr>
<tr>
<td>2.577</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R9C27[3][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n471_s11/F</td>
</tr>
<tr>
<td>3.321</td>
<td>0.744</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[0][A]</td>
<td>u_debug_module/u_cdc_dm/n471_s13/I3</td>
</tr>
<tr>
<td>3.863</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>R9C23[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n471_s13/F</td>
</tr>
<tr>
<td>4.586</td>
<td>0.723</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[0][B]</td>
<td>u_debug_module/u_debug/data1_0_s3/I2</td>
</tr>
<tr>
<td>4.862</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R13C24[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/data1_0_s3/F</td>
</tr>
<tr>
<td>7.048</td>
<td>2.186</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C41[1][A]</td>
<td>u_debug_module/u_debug/data1_13_s1/I2</td>
</tr>
<tr>
<td>7.590</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C41[1][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/data1_13_s1/F</td>
</tr>
<tr>
<td>7.590</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C41[1][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/data1_r_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>10.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>10.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C41[1][A]</td>
<td>u_debug_module/u_debug/data1_r_13_s0/CLK</td>
</tr>
<tr>
<td>10.466</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C41[1][A]</td>
<td>u_debug_module/u_debug/data1_r_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.901, 27.847%; route: 4.680, 68.535%; tC2Q: 0.247, 3.617%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path72</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.876</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.590</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/data1_r_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][B]</td>
<td>u_debug_module/u_debug/req_addr_r_4_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C22[1][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_4_s0/Q</td>
</tr>
<tr>
<td>2.036</td>
<td>1.026</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C27[3][B]</td>
<td>u_debug_module/u_cdc_dm/n471_s11/I1</td>
</tr>
<tr>
<td>2.577</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R9C27[3][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n471_s11/F</td>
</tr>
<tr>
<td>3.321</td>
<td>0.744</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[0][A]</td>
<td>u_debug_module/u_cdc_dm/n471_s13/I3</td>
</tr>
<tr>
<td>3.863</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>R9C23[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n471_s13/F</td>
</tr>
<tr>
<td>4.586</td>
<td>0.723</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[0][B]</td>
<td>u_debug_module/u_debug/data1_0_s3/I2</td>
</tr>
<tr>
<td>4.862</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R13C24[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/data1_0_s3/F</td>
</tr>
<tr>
<td>7.048</td>
<td>2.186</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C41[1][B]</td>
<td>u_debug_module/u_debug/data1_19_s1/I2</td>
</tr>
<tr>
<td>7.590</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C41[1][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/data1_19_s1/F</td>
</tr>
<tr>
<td>7.590</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C41[1][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/data1_r_19_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>10.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>10.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C41[1][B]</td>
<td>u_debug_module/u_debug/data1_r_19_s0/CLK</td>
</tr>
<tr>
<td>10.466</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C41[1][B]</td>
<td>u_debug_module/u_debug/data1_r_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.901, 27.847%; route: 4.680, 68.535%; tC2Q: 0.247, 3.617%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path73</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.876</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.590</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/data1_r_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][B]</td>
<td>u_debug_module/u_debug/req_addr_r_4_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C22[1][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_4_s0/Q</td>
</tr>
<tr>
<td>2.036</td>
<td>1.026</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C27[3][B]</td>
<td>u_debug_module/u_cdc_dm/n471_s11/I1</td>
</tr>
<tr>
<td>2.577</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R9C27[3][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n471_s11/F</td>
</tr>
<tr>
<td>3.321</td>
<td>0.744</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[0][A]</td>
<td>u_debug_module/u_cdc_dm/n471_s13/I3</td>
</tr>
<tr>
<td>3.863</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>R9C23[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n471_s13/F</td>
</tr>
<tr>
<td>4.586</td>
<td>0.723</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[0][B]</td>
<td>u_debug_module/u_debug/data1_0_s3/I2</td>
</tr>
<tr>
<td>4.862</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R13C24[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/data1_0_s3/F</td>
</tr>
<tr>
<td>7.048</td>
<td>2.186</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C41[0][B]</td>
<td>u_debug_module/u_debug/data1_23_s1/I2</td>
</tr>
<tr>
<td>7.590</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C41[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/data1_23_s1/F</td>
</tr>
<tr>
<td>7.590</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C41[0][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/data1_r_23_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>10.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>10.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C41[0][B]</td>
<td>u_debug_module/u_debug/data1_r_23_s0/CLK</td>
</tr>
<tr>
<td>10.466</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C41[0][B]</td>
<td>u_debug_module/u_debug/data1_r_23_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.901, 27.847%; route: 4.680, 68.535%; tC2Q: 0.247, 3.617%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path74</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.876</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.590</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/data1_r_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][B]</td>
<td>u_debug_module/u_debug/req_addr_r_4_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C22[1][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_4_s0/Q</td>
</tr>
<tr>
<td>2.036</td>
<td>1.026</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C27[3][B]</td>
<td>u_debug_module/u_cdc_dm/n471_s11/I1</td>
</tr>
<tr>
<td>2.577</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R9C27[3][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n471_s11/F</td>
</tr>
<tr>
<td>3.321</td>
<td>0.744</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[0][A]</td>
<td>u_debug_module/u_cdc_dm/n471_s13/I3</td>
</tr>
<tr>
<td>3.863</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>R9C23[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n471_s13/F</td>
</tr>
<tr>
<td>4.586</td>
<td>0.723</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[0][B]</td>
<td>u_debug_module/u_debug/data1_0_s3/I2</td>
</tr>
<tr>
<td>4.862</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R13C24[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/data1_0_s3/F</td>
</tr>
<tr>
<td>7.048</td>
<td>2.186</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C41[0][A]</td>
<td>u_debug_module/u_debug/data1_24_s1/I2</td>
</tr>
<tr>
<td>7.590</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C41[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/data1_24_s1/F</td>
</tr>
<tr>
<td>7.590</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C41[0][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/data1_r_24_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>10.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>10.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C41[0][A]</td>
<td>u_debug_module/u_debug/data1_r_24_s0/CLK</td>
</tr>
<tr>
<td>10.466</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C41[0][A]</td>
<td>u_debug_module/u_debug/data1_r_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.901, 27.847%; route: 4.680, 68.535%; tC2Q: 0.247, 3.617%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path75</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.876</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.590</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/data1_r_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][B]</td>
<td>u_debug_module/u_debug/req_addr_r_4_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C22[1][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_4_s0/Q</td>
</tr>
<tr>
<td>2.036</td>
<td>1.026</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C27[3][B]</td>
<td>u_debug_module/u_cdc_dm/n471_s11/I1</td>
</tr>
<tr>
<td>2.577</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R9C27[3][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n471_s11/F</td>
</tr>
<tr>
<td>3.321</td>
<td>0.744</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[0][A]</td>
<td>u_debug_module/u_cdc_dm/n471_s13/I3</td>
</tr>
<tr>
<td>3.863</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>R9C23[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n471_s13/F</td>
</tr>
<tr>
<td>4.586</td>
<td>0.723</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[0][B]</td>
<td>u_debug_module/u_debug/data1_0_s3/I2</td>
</tr>
<tr>
<td>4.862</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R13C24[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/data1_0_s3/F</td>
</tr>
<tr>
<td>7.048</td>
<td>2.186</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C41[2][A]</td>
<td>u_debug_module/u_debug/data1_14_s1/I2</td>
</tr>
<tr>
<td>7.590</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C41[2][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/data1_14_s1/F</td>
</tr>
<tr>
<td>7.590</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C41[2][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/data1_r_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>10.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>10.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C41[2][A]</td>
<td>u_debug_module/u_debug/data1_r_14_s0/CLK</td>
</tr>
<tr>
<td>10.466</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C41[2][A]</td>
<td>u_debug_module/u_debug/data1_r_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.901, 27.840%; route: 4.680, 68.543%; tC2Q: 0.247, 3.618%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path76</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.884</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.934</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf5_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][A]</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C22[1][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
</tr>
<tr>
<td>1.550</td>
<td>0.541</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[0][B]</td>
<td>u_debug_module/u_debug/n3865_s8/I3</td>
</tr>
<tr>
<td>2.092</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>81</td>
<td>R9C22[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n3865_s8/F</td>
</tr>
<tr>
<td>4.614</td>
<td>2.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C34[3][B]</td>
<td>u_debug_module/u_debug/n4025_s8/I2</td>
</tr>
<tr>
<td>5.060</td>
<td>0.446</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R17C34[3][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4025_s8/F</td>
</tr>
<tr>
<td>6.488</td>
<td>1.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C39[2][B]</td>
<td>u_debug_module/u_debug/n4046_s5/I2</td>
</tr>
<tr>
<td>6.934</td>
<td>0.446</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C39[2][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4046_s5/F</td>
</tr>
<tr>
<td>6.934</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C39[2][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf5_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C39[2][B]</td>
<td>u_debug_module/u_debug/progbuf5_10_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf5_10_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C39[2][B]</td>
<td>u_debug_module/u_debug/progbuf5_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.434, 23.232%; route: 4.491, 72.766%; tC2Q: 0.247, 4.002%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path77</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.916</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.550</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/data1_r_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][B]</td>
<td>u_debug_module/u_debug/req_addr_r_4_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C22[1][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_4_s0/Q</td>
</tr>
<tr>
<td>2.036</td>
<td>1.026</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C27[3][B]</td>
<td>u_debug_module/u_cdc_dm/n471_s11/I1</td>
</tr>
<tr>
<td>2.577</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R9C27[3][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n471_s11/F</td>
</tr>
<tr>
<td>3.321</td>
<td>0.744</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[0][A]</td>
<td>u_debug_module/u_cdc_dm/n471_s13/I3</td>
</tr>
<tr>
<td>3.863</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>R9C23[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n471_s13/F</td>
</tr>
<tr>
<td>4.586</td>
<td>0.723</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[0][B]</td>
<td>u_debug_module/u_debug/data1_0_s3/I2</td>
</tr>
<tr>
<td>4.862</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R13C24[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/data1_0_s3/F</td>
</tr>
<tr>
<td>7.104</td>
<td>2.242</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C35[0][B]</td>
<td>u_debug_module/u_debug/data1_7_s1/I2</td>
</tr>
<tr>
<td>7.550</td>
<td>0.446</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C35[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/data1_7_s1/F</td>
</tr>
<tr>
<td>7.550</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C35[0][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/data1_r_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>10.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>10.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C35[0][B]</td>
<td>u_debug_module/u_debug/data1_r_7_s0/CLK</td>
</tr>
<tr>
<td>10.466</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C35[0][B]</td>
<td>u_debug_module/u_debug/data1_r_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.805, 26.594%; route: 4.736, 69.767%; tC2Q: 0.247, 3.639%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path78</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.933</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.886</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf6_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C24[0][A]</td>
<td>u_debug_module/u_debug/req_addr_r_0_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>150</td>
<td>R18C24[0][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_0_s0/Q</td>
</tr>
<tr>
<td>3.047</td>
<td>2.038</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C31[2][A]</td>
<td>u_debug_module/u_debug/n4057_s7/I0</td>
</tr>
<tr>
<td>3.590</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R23C31[2][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4057_s7/F</td>
</tr>
<tr>
<td>4.553</td>
<td>0.963</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[3][B]</td>
<td>u_debug_module/u_debug/n4057_s8/I3</td>
</tr>
<tr>
<td>4.828</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R16C32[3][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4057_s8/F</td>
</tr>
<tr>
<td>6.343</td>
<td>1.515</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C39[2][A]</td>
<td>u_debug_module/u_debug/n4077_s5/I2</td>
</tr>
<tr>
<td>6.886</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C39[2][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4077_s5/F</td>
</tr>
<tr>
<td>6.886</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C39[2][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf6_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C39[2][A]</td>
<td>u_debug_module/u_debug/progbuf6_11_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf6_11_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C39[2][A]</td>
<td>u_debug_module/u_debug/progbuf6_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.360, 22.218%; route: 4.516, 73.748%; tC2Q: 0.247, 4.034%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path79</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.933</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.885</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf6_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C24[0][A]</td>
<td>u_debug_module/u_debug/req_addr_r_0_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>150</td>
<td>R18C24[0][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_0_s0/Q</td>
</tr>
<tr>
<td>3.047</td>
<td>2.038</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C31[2][A]</td>
<td>u_debug_module/u_debug/n4057_s7/I0</td>
</tr>
<tr>
<td>3.590</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R23C31[2][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4057_s7/F</td>
</tr>
<tr>
<td>4.553</td>
<td>0.963</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[3][B]</td>
<td>u_debug_module/u_debug/n4057_s8/I3</td>
</tr>
<tr>
<td>4.828</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R16C32[3][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4057_s8/F</td>
</tr>
<tr>
<td>6.343</td>
<td>1.515</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C39[1][B]</td>
<td>u_debug_module/u_debug/n4078_s5/I2</td>
</tr>
<tr>
<td>6.885</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C39[1][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4078_s5/F</td>
</tr>
<tr>
<td>6.885</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C39[1][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf6_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C39[1][B]</td>
<td>u_debug_module/u_debug/progbuf6_10_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf6_10_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C39[1][B]</td>
<td>u_debug_module/u_debug/progbuf6_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.360, 22.209%; route: 4.516, 73.757%; tC2Q: 0.247, 4.034%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path80</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.949</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.869</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf5_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][A]</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C22[1][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
</tr>
<tr>
<td>1.550</td>
<td>0.541</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[0][B]</td>
<td>u_debug_module/u_debug/n3865_s8/I3</td>
</tr>
<tr>
<td>2.092</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>81</td>
<td>R9C22[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n3865_s8/F</td>
</tr>
<tr>
<td>4.614</td>
<td>2.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C34[3][B]</td>
<td>u_debug_module/u_debug/n4025_s8/I2</td>
</tr>
<tr>
<td>5.060</td>
<td>0.446</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R17C34[3][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4025_s8/F</td>
</tr>
<tr>
<td>6.327</td>
<td>1.267</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C34[0][A]</td>
<td>u_debug_module/u_debug/n4033_s5/I2</td>
</tr>
<tr>
<td>6.869</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C34[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4033_s5/F</td>
</tr>
<tr>
<td>6.869</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C34[0][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf5_23_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C34[0][A]</td>
<td>u_debug_module/u_debug/progbuf5_23_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf5_23_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C34[0][A]</td>
<td>u_debug_module/u_debug/progbuf5_23_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.530, 25.057%; route: 4.330, 70.899%; tC2Q: 0.247, 4.045%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path81</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.949</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.869</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf5_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][A]</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C22[1][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
</tr>
<tr>
<td>1.550</td>
<td>0.541</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[0][B]</td>
<td>u_debug_module/u_debug/n3865_s8/I3</td>
</tr>
<tr>
<td>2.092</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>81</td>
<td>R9C22[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n3865_s8/F</td>
</tr>
<tr>
<td>4.614</td>
<td>2.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C34[3][B]</td>
<td>u_debug_module/u_debug/n4025_s8/I2</td>
</tr>
<tr>
<td>5.060</td>
<td>0.446</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R17C34[3][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4025_s8/F</td>
</tr>
<tr>
<td>6.327</td>
<td>1.267</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C34[0][B]</td>
<td>u_debug_module/u_debug/n4032_s5/I2</td>
</tr>
<tr>
<td>6.869</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C34[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4032_s5/F</td>
</tr>
<tr>
<td>6.869</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C34[0][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf5_24_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C34[0][B]</td>
<td>u_debug_module/u_debug/progbuf5_24_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf5_24_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C34[0][B]</td>
<td>u_debug_module/u_debug/progbuf5_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.530, 25.057%; route: 4.330, 70.899%; tC2Q: 0.247, 4.045%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path82</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.954</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.865</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf3_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C24[0][B]</td>
<td>u_debug_module/u_debug/req_addr_r_1_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>148</td>
<td>R18C24[0][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_1_s0/Q</td>
</tr>
<tr>
<td>1.755</td>
<td>0.746</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[1][A]</td>
<td>u_debug_module/u_debug/n3961_s7/I1</td>
</tr>
<tr>
<td>2.298</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>30</td>
<td>R9C23[1][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n3961_s7/F</td>
</tr>
<tr>
<td>4.313</td>
<td>2.015</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[0][A]</td>
<td>u_debug_module/u_debug/n3961_s8/I3</td>
</tr>
<tr>
<td>4.589</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R15C28[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n3961_s8/F</td>
</tr>
<tr>
<td>6.579</td>
<td>1.991</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C27[1][B]</td>
<td>u_debug_module/u_debug/n3978_s5/I2</td>
</tr>
<tr>
<td>6.865</td>
<td>0.285</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C27[1][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n3978_s5/F</td>
</tr>
<tr>
<td>6.865</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C27[1][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf3_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C27[1][B]</td>
<td>u_debug_module/u_debug/progbuf3_14_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf3_14_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C27[1][B]</td>
<td>u_debug_module/u_debug/progbuf3_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.103, 18.081%; route: 4.752, 77.871%; tC2Q: 0.247, 4.048%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path83</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.964</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.502</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_cdc_dm/cdc_resp_reg_r_36_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][B]</td>
<td>u_debug_module/u_debug/req_addr_r_4_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C22[1][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_4_s0/Q</td>
</tr>
<tr>
<td>2.036</td>
<td>1.026</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C27[3][B]</td>
<td>u_debug_module/u_cdc_dm/n471_s11/I1</td>
</tr>
<tr>
<td>2.577</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R9C27[3][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n471_s11/F</td>
</tr>
<tr>
<td>3.321</td>
<td>0.744</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[0][A]</td>
<td>u_debug_module/u_cdc_dm/n471_s13/I3</td>
</tr>
<tr>
<td>3.863</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>R9C23[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n471_s13/F</td>
</tr>
<tr>
<td>5.090</td>
<td>1.227</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C24[2][A]</td>
<td>u_debug_module/u_cdc_dm/n471_s6/I1</td>
</tr>
<tr>
<td>5.632</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R21C24[2][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n471_s6/F</td>
</tr>
<tr>
<td>6.239</td>
<td>0.607</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C24[3][A]</td>
<td>u_debug_module/u_cdc_dm/n438_s6/I1</td>
</tr>
<tr>
<td>6.781</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R17C24[3][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n438_s6/F</td>
</tr>
<tr>
<td>7.056</td>
<td>0.276</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C22[0][B]</td>
<td>u_debug_module/u_cdc_dm/n436_s5/I1</td>
</tr>
<tr>
<td>7.502</td>
<td>0.446</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C22[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n436_s5/F</td>
</tr>
<tr>
<td>7.502</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C22[0][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_cdc_dm/cdc_resp_reg_r_36_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>10.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>10.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C22[0][B]</td>
<td>u_debug_module/u_cdc_dm/cdc_resp_reg_r_36_s1/CLK</td>
</tr>
<tr>
<td>10.466</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C22[0][B]</td>
<td>u_debug_module/u_cdc_dm/cdc_resp_reg_r_36_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.613, 38.765%; route: 3.880, 57.570%; tC2Q: 0.247, 3.665%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path84</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.045</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.774</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf5_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][A]</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C22[1][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
</tr>
<tr>
<td>1.550</td>
<td>0.541</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[0][B]</td>
<td>u_debug_module/u_debug/n3865_s8/I3</td>
</tr>
<tr>
<td>2.092</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>81</td>
<td>R9C22[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n3865_s8/F</td>
</tr>
<tr>
<td>4.614</td>
<td>2.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C34[3][B]</td>
<td>u_debug_module/u_debug/n4025_s8/I2</td>
</tr>
<tr>
<td>5.060</td>
<td>0.446</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R17C34[3][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4025_s8/F</td>
</tr>
<tr>
<td>6.488</td>
<td>1.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C39[0][A]</td>
<td>u_debug_module/u_debug/n4050_s5/I2</td>
</tr>
<tr>
<td>6.774</td>
<td>0.285</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C39[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4050_s5/F</td>
</tr>
<tr>
<td>6.774</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C39[0][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf5_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C39[0][A]</td>
<td>u_debug_module/u_debug/progbuf5_6_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf5_6_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C39[0][A]</td>
<td>u_debug_module/u_debug/progbuf5_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.273, 21.178%; route: 4.491, 74.713%; tC2Q: 0.247, 4.109%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path85</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.047</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.419</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/data1_r_30_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][B]</td>
<td>u_debug_module/u_debug/req_addr_r_4_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C22[1][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_4_s0/Q</td>
</tr>
<tr>
<td>2.036</td>
<td>1.026</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C27[3][B]</td>
<td>u_debug_module/u_cdc_dm/n471_s11/I1</td>
</tr>
<tr>
<td>2.577</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R9C27[3][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n471_s11/F</td>
</tr>
<tr>
<td>3.321</td>
<td>0.744</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[0][A]</td>
<td>u_debug_module/u_cdc_dm/n471_s13/I3</td>
</tr>
<tr>
<td>3.863</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>R9C23[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n471_s13/F</td>
</tr>
<tr>
<td>4.586</td>
<td>0.723</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[0][B]</td>
<td>u_debug_module/u_debug/data1_0_s3/I2</td>
</tr>
<tr>
<td>4.862</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R13C24[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/data1_0_s3/F</td>
</tr>
<tr>
<td>6.973</td>
<td>2.111</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C42[1][B]</td>
<td>u_debug_module/u_debug/data1_30_s1/I2</td>
</tr>
<tr>
<td>7.419</td>
<td>0.446</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C42[1][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/data1_30_s1/F</td>
</tr>
<tr>
<td>7.419</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C42[1][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/data1_r_30_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>10.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>10.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C42[1][B]</td>
<td>u_debug_module/u_debug/data1_r_30_s0/CLK</td>
</tr>
<tr>
<td>10.466</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C42[1][B]</td>
<td>u_debug_module/u_debug/data1_r_30_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.805, 27.117%; route: 4.604, 69.172%; tC2Q: 0.247, 3.711%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path86</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.054</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.765</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf3_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C24[0][B]</td>
<td>u_debug_module/u_debug/req_addr_r_1_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>148</td>
<td>R18C24[0][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_1_s0/Q</td>
</tr>
<tr>
<td>1.755</td>
<td>0.746</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[1][A]</td>
<td>u_debug_module/u_debug/n3961_s7/I1</td>
</tr>
<tr>
<td>2.298</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>30</td>
<td>R9C23[1][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n3961_s7/F</td>
</tr>
<tr>
<td>4.313</td>
<td>2.015</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[0][A]</td>
<td>u_debug_module/u_debug/n3961_s8/I3</td>
</tr>
<tr>
<td>4.589</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R15C28[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n3961_s8/F</td>
</tr>
<tr>
<td>6.223</td>
<td>1.634</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C31[1][A]</td>
<td>u_debug_module/u_debug/n3975_s5/I2</td>
</tr>
<tr>
<td>6.765</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C31[1][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n3975_s5/F</td>
</tr>
<tr>
<td>6.765</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C31[1][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf3_17_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C31[1][A]</td>
<td>u_debug_module/u_debug/progbuf3_17_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf3_17_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C31[1][A]</td>
<td>u_debug_module/u_debug/progbuf3_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.360, 22.654%; route: 4.395, 73.231%; tC2Q: 0.247, 4.115%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path87</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.119</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.700</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf6_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C24[0][A]</td>
<td>u_debug_module/u_debug/req_addr_r_0_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>150</td>
<td>R18C24[0][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_0_s0/Q</td>
</tr>
<tr>
<td>3.047</td>
<td>2.038</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C31[2][A]</td>
<td>u_debug_module/u_debug/n4057_s7/I0</td>
</tr>
<tr>
<td>3.590</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R23C31[2][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4057_s7/F</td>
</tr>
<tr>
<td>4.553</td>
<td>0.963</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[3][B]</td>
<td>u_debug_module/u_debug/n4057_s8/I3</td>
</tr>
<tr>
<td>4.828</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R16C32[3][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4057_s8/F</td>
</tr>
<tr>
<td>6.157</td>
<td>1.329</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C39[0][A]</td>
<td>u_debug_module/u_debug/n4070_s5/I2</td>
</tr>
<tr>
<td>6.700</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C39[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4070_s5/F</td>
</tr>
<tr>
<td>6.700</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C39[0][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf6_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C39[0][A]</td>
<td>u_debug_module/u_debug/progbuf6_18_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf6_18_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C39[0][A]</td>
<td>u_debug_module/u_debug/progbuf6_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.360, 22.914%; route: 4.330, 72.926%; tC2Q: 0.247, 4.160%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path88</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.119</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.700</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf6_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C24[0][A]</td>
<td>u_debug_module/u_debug/req_addr_r_0_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>150</td>
<td>R18C24[0][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_0_s0/Q</td>
</tr>
<tr>
<td>3.047</td>
<td>2.038</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C31[2][A]</td>
<td>u_debug_module/u_debug/n4057_s7/I0</td>
</tr>
<tr>
<td>3.590</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R23C31[2][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4057_s7/F</td>
</tr>
<tr>
<td>4.553</td>
<td>0.963</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[3][B]</td>
<td>u_debug_module/u_debug/n4057_s8/I3</td>
</tr>
<tr>
<td>4.828</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R16C32[3][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4057_s8/F</td>
</tr>
<tr>
<td>6.157</td>
<td>1.329</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C39[0][B]</td>
<td>u_debug_module/u_debug/n4068_s5/I2</td>
</tr>
<tr>
<td>6.700</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C39[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4068_s5/F</td>
</tr>
<tr>
<td>6.700</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C39[0][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf6_20_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C39[0][B]</td>
<td>u_debug_module/u_debug/progbuf6_20_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf6_20_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C39[0][B]</td>
<td>u_debug_module/u_debug/progbuf6_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.360, 22.914%; route: 4.330, 72.926%; tC2Q: 0.247, 4.160%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path89</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.119</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.699</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf6_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C24[0][A]</td>
<td>u_debug_module/u_debug/req_addr_r_0_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>150</td>
<td>R18C24[0][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_0_s0/Q</td>
</tr>
<tr>
<td>3.047</td>
<td>2.038</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C31[2][A]</td>
<td>u_debug_module/u_debug/n4057_s7/I0</td>
</tr>
<tr>
<td>3.590</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R23C31[2][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4057_s7/F</td>
</tr>
<tr>
<td>4.553</td>
<td>0.963</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[3][B]</td>
<td>u_debug_module/u_debug/n4057_s8/I3</td>
</tr>
<tr>
<td>4.828</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R16C32[3][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4057_s8/F</td>
</tr>
<tr>
<td>6.157</td>
<td>1.329</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C39[1][A]</td>
<td>u_debug_module/u_debug/n4067_s5/I2</td>
</tr>
<tr>
<td>6.699</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C39[1][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4067_s5/F</td>
</tr>
<tr>
<td>6.699</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C39[1][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf6_21_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C39[1][A]</td>
<td>u_debug_module/u_debug/progbuf6_21_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf6_21_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C39[1][A]</td>
<td>u_debug_module/u_debug/progbuf6_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.360, 22.904%; route: 4.330, 72.935%; tC2Q: 0.247, 4.161%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path90</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.119</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.699</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf6_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C24[0][A]</td>
<td>u_debug_module/u_debug/req_addr_r_0_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>150</td>
<td>R18C24[0][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_0_s0/Q</td>
</tr>
<tr>
<td>3.047</td>
<td>2.038</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C31[2][A]</td>
<td>u_debug_module/u_debug/n4057_s7/I0</td>
</tr>
<tr>
<td>3.590</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R23C31[2][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4057_s7/F</td>
</tr>
<tr>
<td>4.553</td>
<td>0.963</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[3][B]</td>
<td>u_debug_module/u_debug/n4057_s8/I3</td>
</tr>
<tr>
<td>4.828</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R16C32[3][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4057_s8/F</td>
</tr>
<tr>
<td>6.157</td>
<td>1.329</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C39[1][B]</td>
<td>u_debug_module/u_debug/n4066_s5/I2</td>
</tr>
<tr>
<td>6.699</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C39[1][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4066_s5/F</td>
</tr>
<tr>
<td>6.699</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C39[1][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf6_22_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C39[1][B]</td>
<td>u_debug_module/u_debug/progbuf6_22_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf6_22_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C39[1][B]</td>
<td>u_debug_module/u_debug/progbuf6_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.360, 22.904%; route: 4.330, 72.935%; tC2Q: 0.247, 4.161%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path91</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.119</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.699</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf6_27_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C24[0][A]</td>
<td>u_debug_module/u_debug/req_addr_r_0_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>150</td>
<td>R18C24[0][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_0_s0/Q</td>
</tr>
<tr>
<td>3.047</td>
<td>2.038</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C31[2][A]</td>
<td>u_debug_module/u_debug/n4057_s7/I0</td>
</tr>
<tr>
<td>3.590</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R23C31[2][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4057_s7/F</td>
</tr>
<tr>
<td>4.553</td>
<td>0.963</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[3][B]</td>
<td>u_debug_module/u_debug/n4057_s8/I3</td>
</tr>
<tr>
<td>4.828</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R16C32[3][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4057_s8/F</td>
</tr>
<tr>
<td>6.157</td>
<td>1.329</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C39[2][A]</td>
<td>u_debug_module/u_debug/n4061_s5/I2</td>
</tr>
<tr>
<td>6.699</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C39[2][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4061_s5/F</td>
</tr>
<tr>
<td>6.699</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C39[2][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf6_27_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C39[2][A]</td>
<td>u_debug_module/u_debug/progbuf6_27_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf6_27_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C39[2][A]</td>
<td>u_debug_module/u_debug/progbuf6_27_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.360, 22.904%; route: 4.330, 72.935%; tC2Q: 0.247, 4.161%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path92</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.119</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.699</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf6_28_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C24[0][A]</td>
<td>u_debug_module/u_debug/req_addr_r_0_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>150</td>
<td>R18C24[0][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_0_s0/Q</td>
</tr>
<tr>
<td>3.047</td>
<td>2.038</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C31[2][A]</td>
<td>u_debug_module/u_debug/n4057_s7/I0</td>
</tr>
<tr>
<td>3.590</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R23C31[2][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4057_s7/F</td>
</tr>
<tr>
<td>4.553</td>
<td>0.963</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[3][B]</td>
<td>u_debug_module/u_debug/n4057_s8/I3</td>
</tr>
<tr>
<td>4.828</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R16C32[3][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4057_s8/F</td>
</tr>
<tr>
<td>6.157</td>
<td>1.329</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C39[2][B]</td>
<td>u_debug_module/u_debug/n4060_s5/I2</td>
</tr>
<tr>
<td>6.699</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C39[2][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4060_s5/F</td>
</tr>
<tr>
<td>6.699</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C39[2][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf6_28_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C39[2][B]</td>
<td>u_debug_module/u_debug/progbuf6_28_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf6_28_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C39[2][B]</td>
<td>u_debug_module/u_debug/progbuf6_28_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.360, 22.904%; route: 4.330, 72.935%; tC2Q: 0.247, 4.161%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path93</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.137</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.681</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf6_29_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C24[0][A]</td>
<td>u_debug_module/u_debug/req_addr_r_0_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>150</td>
<td>R18C24[0][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_0_s0/Q</td>
</tr>
<tr>
<td>3.047</td>
<td>2.038</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C31[2][A]</td>
<td>u_debug_module/u_debug/n4057_s7/I0</td>
</tr>
<tr>
<td>3.590</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R23C31[2][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4057_s7/F</td>
</tr>
<tr>
<td>4.553</td>
<td>0.963</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[3][B]</td>
<td>u_debug_module/u_debug/n4057_s8/I3</td>
</tr>
<tr>
<td>4.828</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R16C32[3][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4057_s8/F</td>
</tr>
<tr>
<td>6.139</td>
<td>1.310</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C38[0][A]</td>
<td>u_debug_module/u_debug/n4059_s5/I2</td>
</tr>
<tr>
<td>6.681</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C38[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4059_s5/F</td>
</tr>
<tr>
<td>6.681</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C38[0][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf6_29_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C38[0][A]</td>
<td>u_debug_module/u_debug/progbuf6_29_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf6_29_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C38[0][A]</td>
<td>u_debug_module/u_debug/progbuf6_29_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.360, 22.986%; route: 4.311, 72.841%; tC2Q: 0.247, 4.173%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path94</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.137</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.681</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf6_30_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C24[0][A]</td>
<td>u_debug_module/u_debug/req_addr_r_0_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>150</td>
<td>R18C24[0][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_0_s0/Q</td>
</tr>
<tr>
<td>3.047</td>
<td>2.038</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C31[2][A]</td>
<td>u_debug_module/u_debug/n4057_s7/I0</td>
</tr>
<tr>
<td>3.590</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R23C31[2][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4057_s7/F</td>
</tr>
<tr>
<td>4.553</td>
<td>0.963</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[3][B]</td>
<td>u_debug_module/u_debug/n4057_s8/I3</td>
</tr>
<tr>
<td>4.828</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R16C32[3][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4057_s8/F</td>
</tr>
<tr>
<td>6.139</td>
<td>1.310</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C38[0][B]</td>
<td>u_debug_module/u_debug/n4058_s5/I2</td>
</tr>
<tr>
<td>6.681</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C38[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4058_s5/F</td>
</tr>
<tr>
<td>6.681</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C38[0][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf6_30_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C38[0][B]</td>
<td>u_debug_module/u_debug/progbuf6_30_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf6_30_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C38[0][B]</td>
<td>u_debug_module/u_debug/progbuf6_30_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.360, 22.986%; route: 4.311, 72.841%; tC2Q: 0.247, 4.173%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path95</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.138</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.680</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf6_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C24[0][A]</td>
<td>u_debug_module/u_debug/req_addr_r_0_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>150</td>
<td>R18C24[0][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_0_s0/Q</td>
</tr>
<tr>
<td>3.047</td>
<td>2.038</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C31[2][A]</td>
<td>u_debug_module/u_debug/n4057_s7/I0</td>
</tr>
<tr>
<td>3.590</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R23C31[2][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4057_s7/F</td>
</tr>
<tr>
<td>4.553</td>
<td>0.963</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[3][B]</td>
<td>u_debug_module/u_debug/n4057_s8/I3</td>
</tr>
<tr>
<td>4.828</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R16C32[3][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4057_s8/F</td>
</tr>
<tr>
<td>6.139</td>
<td>1.310</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C40[1][B]</td>
<td>u_debug_module/u_debug/n4088_s5/I2</td>
</tr>
<tr>
<td>6.680</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C40[1][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4088_s5/F</td>
</tr>
<tr>
<td>6.680</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C40[1][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf6_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C40[1][B]</td>
<td>u_debug_module/u_debug/progbuf6_0_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf6_0_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C40[1][B]</td>
<td>u_debug_module/u_debug/progbuf6_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.360, 22.976%; route: 4.311, 72.850%; tC2Q: 0.247, 4.174%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path96</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.138</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.680</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf6_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C24[0][A]</td>
<td>u_debug_module/u_debug/req_addr_r_0_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>150</td>
<td>R18C24[0][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_0_s0/Q</td>
</tr>
<tr>
<td>3.047</td>
<td>2.038</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C31[2][A]</td>
<td>u_debug_module/u_debug/n4057_s7/I0</td>
</tr>
<tr>
<td>3.590</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R23C31[2][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4057_s7/F</td>
</tr>
<tr>
<td>4.553</td>
<td>0.963</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[3][B]</td>
<td>u_debug_module/u_debug/n4057_s8/I3</td>
</tr>
<tr>
<td>4.828</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R16C32[3][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4057_s8/F</td>
</tr>
<tr>
<td>6.139</td>
<td>1.310</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C40[2][A]</td>
<td>u_debug_module/u_debug/n4087_s5/I2</td>
</tr>
<tr>
<td>6.680</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C40[2][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4087_s5/F</td>
</tr>
<tr>
<td>6.680</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C40[2][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf6_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C40[2][A]</td>
<td>u_debug_module/u_debug/progbuf6_1_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf6_1_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C40[2][A]</td>
<td>u_debug_module/u_debug/progbuf6_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.360, 22.976%; route: 4.311, 72.850%; tC2Q: 0.247, 4.174%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path97</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.138</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.680</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf6_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C24[0][A]</td>
<td>u_debug_module/u_debug/req_addr_r_0_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>150</td>
<td>R18C24[0][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_0_s0/Q</td>
</tr>
<tr>
<td>3.047</td>
<td>2.038</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C31[2][A]</td>
<td>u_debug_module/u_debug/n4057_s7/I0</td>
</tr>
<tr>
<td>3.590</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R23C31[2][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4057_s7/F</td>
</tr>
<tr>
<td>4.553</td>
<td>0.963</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[3][B]</td>
<td>u_debug_module/u_debug/n4057_s8/I3</td>
</tr>
<tr>
<td>4.828</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R16C32[3][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4057_s8/F</td>
</tr>
<tr>
<td>6.139</td>
<td>1.310</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C40[2][B]</td>
<td>u_debug_module/u_debug/n4086_s5/I2</td>
</tr>
<tr>
<td>6.680</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C40[2][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4086_s5/F</td>
</tr>
<tr>
<td>6.680</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C40[2][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf6_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C40[2][B]</td>
<td>u_debug_module/u_debug/progbuf6_2_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf6_2_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C40[2][B]</td>
<td>u_debug_module/u_debug/progbuf6_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.360, 22.976%; route: 4.311, 72.850%; tC2Q: 0.247, 4.174%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path98</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.138</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.680</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf6_31_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C24[0][A]</td>
<td>u_debug_module/u_debug/req_addr_r_0_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>150</td>
<td>R18C24[0][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_0_s0/Q</td>
</tr>
<tr>
<td>3.047</td>
<td>2.038</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C31[2][A]</td>
<td>u_debug_module/u_debug/n4057_s7/I0</td>
</tr>
<tr>
<td>3.590</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R23C31[2][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4057_s7/F</td>
</tr>
<tr>
<td>4.553</td>
<td>0.963</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[3][B]</td>
<td>u_debug_module/u_debug/n4057_s8/I3</td>
</tr>
<tr>
<td>4.828</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R16C32[3][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4057_s8/F</td>
</tr>
<tr>
<td>6.139</td>
<td>1.310</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C38[1][A]</td>
<td>u_debug_module/u_debug/n4057_s5/I2</td>
</tr>
<tr>
<td>6.680</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C38[1][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4057_s5/F</td>
</tr>
<tr>
<td>6.680</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C38[1][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf6_31_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C38[1][A]</td>
<td>u_debug_module/u_debug/progbuf6_31_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf6_31_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C38[1][A]</td>
<td>u_debug_module/u_debug/progbuf6_31_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.360, 22.976%; route: 4.311, 72.850%; tC2Q: 0.247, 4.174%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path99</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.149</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.317</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/data1_r_25_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][B]</td>
<td>u_debug_module/u_debug/req_addr_r_4_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C22[1][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_4_s0/Q</td>
</tr>
<tr>
<td>2.036</td>
<td>1.026</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C27[3][B]</td>
<td>u_debug_module/u_cdc_dm/n471_s11/I1</td>
</tr>
<tr>
<td>2.577</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R9C27[3][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n471_s11/F</td>
</tr>
<tr>
<td>3.321</td>
<td>0.744</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[0][A]</td>
<td>u_debug_module/u_cdc_dm/n471_s13/I3</td>
</tr>
<tr>
<td>3.863</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>R9C23[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n471_s13/F</td>
</tr>
<tr>
<td>4.586</td>
<td>0.723</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[0][B]</td>
<td>u_debug_module/u_debug/data1_0_s3/I2</td>
</tr>
<tr>
<td>4.862</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R13C24[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/data1_0_s3/F</td>
</tr>
<tr>
<td>6.774</td>
<td>1.912</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C40[0][A]</td>
<td>u_debug_module/u_debug/data1_25_s1/I2</td>
</tr>
<tr>
<td>7.317</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C40[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/data1_25_s1/F</td>
</tr>
<tr>
<td>7.317</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C40[0][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/data1_r_25_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>10.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>10.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C40[0][A]</td>
<td>u_debug_module/u_debug/data1_r_25_s0/CLK</td>
</tr>
<tr>
<td>10.466</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C40[0][A]</td>
<td>u_debug_module/u_debug/data1_r_25_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.901, 29.011%; route: 4.406, 67.221%; tC2Q: 0.247, 3.769%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path100</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.150</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.669</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf6_25_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C24[0][A]</td>
<td>u_debug_module/u_debug/req_addr_r_0_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>150</td>
<td>R18C24[0][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_0_s0/Q</td>
</tr>
<tr>
<td>3.047</td>
<td>2.038</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C31[2][A]</td>
<td>u_debug_module/u_debug/n4057_s7/I0</td>
</tr>
<tr>
<td>3.590</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R23C31[2][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4057_s7/F</td>
</tr>
<tr>
<td>4.553</td>
<td>0.963</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[3][B]</td>
<td>u_debug_module/u_debug/n4057_s8/I3</td>
</tr>
<tr>
<td>4.828</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R16C32[3][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4057_s8/F</td>
</tr>
<tr>
<td>6.126</td>
<td>1.298</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C39[0][A]</td>
<td>u_debug_module/u_debug/n4063_s5/I2</td>
</tr>
<tr>
<td>6.669</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C39[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4063_s5/F</td>
</tr>
<tr>
<td>6.669</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C39[0][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf6_25_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C39[0][A]</td>
<td>u_debug_module/u_debug/progbuf6_25_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf6_25_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C39[0][A]</td>
<td>u_debug_module/u_debug/progbuf6_25_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.360, 23.034%; route: 4.299, 72.784%; tC2Q: 0.247, 4.182%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path101</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.151</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.667</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf1_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][A]</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C22[1][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
</tr>
<tr>
<td>1.550</td>
<td>0.541</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[0][B]</td>
<td>u_debug_module/u_debug/n3865_s8/I3</td>
</tr>
<tr>
<td>2.092</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>81</td>
<td>R9C22[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n3865_s8/F</td>
</tr>
<tr>
<td>3.493</td>
<td>1.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C26[2][B]</td>
<td>u_debug_module/u_debug/n3897_s8/I2</td>
</tr>
<tr>
<td>4.035</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R16C26[2][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n3897_s8/F</td>
</tr>
<tr>
<td>6.221</td>
<td>2.186</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C24[0][A]</td>
<td>u_debug_module/u_debug/n3920_s5/I2</td>
</tr>
<tr>
<td>6.667</td>
<td>0.446</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C24[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n3920_s5/F</td>
</tr>
<tr>
<td>6.667</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C24[0][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf1_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C24[0][A]</td>
<td>u_debug_module/u_debug/progbuf1_8_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf1_8_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C24[0][A]</td>
<td>u_debug_module/u_debug/progbuf1_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.529, 25.903%; route: 4.128, 69.914%; tC2Q: 0.247, 4.183%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path102</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.152</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.666</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf5_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][A]</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C22[1][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
</tr>
<tr>
<td>1.550</td>
<td>0.541</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[0][B]</td>
<td>u_debug_module/u_debug/n3865_s8/I3</td>
</tr>
<tr>
<td>2.092</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>81</td>
<td>R9C22[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n3865_s8/F</td>
</tr>
<tr>
<td>4.614</td>
<td>2.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C34[3][B]</td>
<td>u_debug_module/u_debug/n4025_s8/I2</td>
</tr>
<tr>
<td>5.060</td>
<td>0.446</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R17C34[3][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4025_s8/F</td>
</tr>
<tr>
<td>6.220</td>
<td>1.160</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C38[2][A]</td>
<td>u_debug_module/u_debug/n4053_s5/I2</td>
</tr>
<tr>
<td>6.666</td>
<td>0.446</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C38[2][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4053_s5/F</td>
</tr>
<tr>
<td>6.666</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C38[2][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf5_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C38[2][A]</td>
<td>u_debug_module/u_debug/progbuf5_3_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf5_3_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C38[2][A]</td>
<td>u_debug_module/u_debug/progbuf5_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.434, 24.287%; route: 4.223, 71.529%; tC2Q: 0.247, 4.184%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path103</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.152</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.666</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf5_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][A]</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C22[1][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
</tr>
<tr>
<td>1.550</td>
<td>0.541</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[0][B]</td>
<td>u_debug_module/u_debug/n3865_s8/I3</td>
</tr>
<tr>
<td>2.092</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>81</td>
<td>R9C22[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n3865_s8/F</td>
</tr>
<tr>
<td>4.614</td>
<td>2.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C34[3][B]</td>
<td>u_debug_module/u_debug/n4025_s8/I2</td>
</tr>
<tr>
<td>5.060</td>
<td>0.446</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R17C34[3][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4025_s8/F</td>
</tr>
<tr>
<td>6.220</td>
<td>1.160</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C38[2][B]</td>
<td>u_debug_module/u_debug/n4052_s5/I2</td>
</tr>
<tr>
<td>6.666</td>
<td>0.446</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C38[2][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4052_s5/F</td>
</tr>
<tr>
<td>6.666</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C38[2][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf5_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C38[2][B]</td>
<td>u_debug_module/u_debug/progbuf5_4_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf5_4_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C38[2][B]</td>
<td>u_debug_module/u_debug/progbuf5_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.434, 24.287%; route: 4.223, 71.529%; tC2Q: 0.247, 4.184%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path104</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.153</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.666</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf6_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C24[0][A]</td>
<td>u_debug_module/u_debug/req_addr_r_0_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>150</td>
<td>R18C24[0][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_0_s0/Q</td>
</tr>
<tr>
<td>3.047</td>
<td>2.038</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C31[2][A]</td>
<td>u_debug_module/u_debug/n4057_s7/I0</td>
</tr>
<tr>
<td>3.590</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R23C31[2][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4057_s7/F</td>
</tr>
<tr>
<td>4.553</td>
<td>0.963</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[3][B]</td>
<td>u_debug_module/u_debug/n4057_s8/I3</td>
</tr>
<tr>
<td>4.828</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R16C32[3][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4057_s8/F</td>
</tr>
<tr>
<td>6.380</td>
<td>1.552</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C38[0][A]</td>
<td>u_debug_module/u_debug/n4079_s5/I2</td>
</tr>
<tr>
<td>6.666</td>
<td>0.285</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C38[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4079_s5/F</td>
</tr>
<tr>
<td>6.666</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C38[0][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf6_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C38[0][A]</td>
<td>u_debug_module/u_debug/progbuf6_9_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf6_9_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C38[0][A]</td>
<td>u_debug_module/u_debug/progbuf6_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.103, 18.691%; route: 4.553, 77.125%; tC2Q: 0.247, 4.184%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path105</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.153</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.666</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf6_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C24[0][A]</td>
<td>u_debug_module/u_debug/req_addr_r_0_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>150</td>
<td>R18C24[0][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_0_s0/Q</td>
</tr>
<tr>
<td>3.047</td>
<td>2.038</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C31[2][A]</td>
<td>u_debug_module/u_debug/n4057_s7/I0</td>
</tr>
<tr>
<td>3.590</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R23C31[2][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4057_s7/F</td>
</tr>
<tr>
<td>4.553</td>
<td>0.963</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[3][B]</td>
<td>u_debug_module/u_debug/n4057_s8/I3</td>
</tr>
<tr>
<td>4.828</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R16C32[3][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4057_s8/F</td>
</tr>
<tr>
<td>6.380</td>
<td>1.552</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C38[0][B]</td>
<td>u_debug_module/u_debug/n4076_s5/I2</td>
</tr>
<tr>
<td>6.666</td>
<td>0.285</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C38[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4076_s5/F</td>
</tr>
<tr>
<td>6.666</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C38[0][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf6_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C38[0][B]</td>
<td>u_debug_module/u_debug/progbuf6_12_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf6_12_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C38[0][B]</td>
<td>u_debug_module/u_debug/progbuf6_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.103, 18.691%; route: 4.553, 77.125%; tC2Q: 0.247, 4.184%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path106</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.153</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.666</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf6_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C24[0][A]</td>
<td>u_debug_module/u_debug/req_addr_r_0_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>150</td>
<td>R18C24[0][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_0_s0/Q</td>
</tr>
<tr>
<td>3.047</td>
<td>2.038</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C31[2][A]</td>
<td>u_debug_module/u_debug/n4057_s7/I0</td>
</tr>
<tr>
<td>3.590</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R23C31[2][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4057_s7/F</td>
</tr>
<tr>
<td>4.553</td>
<td>0.963</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[3][B]</td>
<td>u_debug_module/u_debug/n4057_s8/I3</td>
</tr>
<tr>
<td>4.828</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R16C32[3][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4057_s8/F</td>
</tr>
<tr>
<td>6.380</td>
<td>1.552</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C38[1][A]</td>
<td>u_debug_module/u_debug/n4074_s5/I2</td>
</tr>
<tr>
<td>6.666</td>
<td>0.285</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C38[1][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4074_s5/F</td>
</tr>
<tr>
<td>6.666</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C38[1][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf6_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C38[1][A]</td>
<td>u_debug_module/u_debug/progbuf6_14_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf6_14_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C38[1][A]</td>
<td>u_debug_module/u_debug/progbuf6_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.103, 18.691%; route: 4.553, 77.125%; tC2Q: 0.247, 4.184%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path107</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.153</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.666</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf6_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C24[0][A]</td>
<td>u_debug_module/u_debug/req_addr_r_0_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>150</td>
<td>R18C24[0][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_0_s0/Q</td>
</tr>
<tr>
<td>3.047</td>
<td>2.038</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C31[2][A]</td>
<td>u_debug_module/u_debug/n4057_s7/I0</td>
</tr>
<tr>
<td>3.590</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R23C31[2][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4057_s7/F</td>
</tr>
<tr>
<td>4.553</td>
<td>0.963</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[3][B]</td>
<td>u_debug_module/u_debug/n4057_s8/I3</td>
</tr>
<tr>
<td>4.828</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R16C32[3][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4057_s8/F</td>
</tr>
<tr>
<td>6.380</td>
<td>1.552</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C38[1][B]</td>
<td>u_debug_module/u_debug/n4069_s5/I2</td>
</tr>
<tr>
<td>6.666</td>
<td>0.285</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C38[1][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4069_s5/F</td>
</tr>
<tr>
<td>6.666</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C38[1][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf6_19_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C38[1][B]</td>
<td>u_debug_module/u_debug/progbuf6_19_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf6_19_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C38[1][B]</td>
<td>u_debug_module/u_debug/progbuf6_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.103, 18.691%; route: 4.553, 77.125%; tC2Q: 0.247, 4.184%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path108</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.166</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.300</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/data1_r_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][B]</td>
<td>u_debug_module/u_debug/req_addr_r_4_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C22[1][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_4_s0/Q</td>
</tr>
<tr>
<td>2.036</td>
<td>1.026</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C27[3][B]</td>
<td>u_debug_module/u_cdc_dm/n471_s11/I1</td>
</tr>
<tr>
<td>2.577</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R9C27[3][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n471_s11/F</td>
</tr>
<tr>
<td>3.321</td>
<td>0.744</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[0][A]</td>
<td>u_debug_module/u_cdc_dm/n471_s13/I3</td>
</tr>
<tr>
<td>3.863</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>R9C23[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n471_s13/F</td>
</tr>
<tr>
<td>4.586</td>
<td>0.723</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[0][B]</td>
<td>u_debug_module/u_debug/data1_0_s3/I2</td>
</tr>
<tr>
<td>4.862</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R13C24[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/data1_0_s3/F</td>
</tr>
<tr>
<td>6.854</td>
<td>1.992</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C36[0][A]</td>
<td>u_debug_module/u_debug/data1_4_s1/I2</td>
</tr>
<tr>
<td>7.300</td>
<td>0.446</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C36[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/data1_4_s1/F</td>
</tr>
<tr>
<td>7.300</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C36[0][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/data1_r_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>10.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>10.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C36[0][A]</td>
<td>u_debug_module/u_debug/data1_r_4_s0/CLK</td>
</tr>
<tr>
<td>10.466</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C36[0][A]</td>
<td>u_debug_module/u_debug/data1_r_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.805, 27.612%; route: 4.485, 68.609%; tC2Q: 0.247, 3.778%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path109</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.166</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.300</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/data1_r_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][B]</td>
<td>u_debug_module/u_debug/req_addr_r_4_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C22[1][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_4_s0/Q</td>
</tr>
<tr>
<td>2.036</td>
<td>1.026</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C27[3][B]</td>
<td>u_debug_module/u_cdc_dm/n471_s11/I1</td>
</tr>
<tr>
<td>2.577</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R9C27[3][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n471_s11/F</td>
</tr>
<tr>
<td>3.321</td>
<td>0.744</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[0][A]</td>
<td>u_debug_module/u_cdc_dm/n471_s13/I3</td>
</tr>
<tr>
<td>3.863</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>R9C23[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n471_s13/F</td>
</tr>
<tr>
<td>4.586</td>
<td>0.723</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[0][B]</td>
<td>u_debug_module/u_debug/data1_0_s3/I2</td>
</tr>
<tr>
<td>4.862</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R13C24[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/data1_0_s3/F</td>
</tr>
<tr>
<td>6.854</td>
<td>1.992</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C36[1][B]</td>
<td>u_debug_module/u_debug/data1_6_s1/I2</td>
</tr>
<tr>
<td>7.300</td>
<td>0.446</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C36[1][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/data1_6_s1/F</td>
</tr>
<tr>
<td>7.300</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C36[1][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/data1_r_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>10.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>10.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C36[1][B]</td>
<td>u_debug_module/u_debug/data1_r_6_s0/CLK</td>
</tr>
<tr>
<td>10.466</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C36[1][B]</td>
<td>u_debug_module/u_debug/data1_r_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.805, 27.612%; route: 4.485, 68.609%; tC2Q: 0.247, 3.778%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path110</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.166</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.300</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/data1_r_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][B]</td>
<td>u_debug_module/u_debug/req_addr_r_4_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C22[1][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_4_s0/Q</td>
</tr>
<tr>
<td>2.036</td>
<td>1.026</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C27[3][B]</td>
<td>u_debug_module/u_cdc_dm/n471_s11/I1</td>
</tr>
<tr>
<td>2.577</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R9C27[3][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n471_s11/F</td>
</tr>
<tr>
<td>3.321</td>
<td>0.744</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[0][A]</td>
<td>u_debug_module/u_cdc_dm/n471_s13/I3</td>
</tr>
<tr>
<td>3.863</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>R9C23[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n471_s13/F</td>
</tr>
<tr>
<td>4.586</td>
<td>0.723</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[0][B]</td>
<td>u_debug_module/u_debug/data1_0_s3/I2</td>
</tr>
<tr>
<td>4.862</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R13C24[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/data1_0_s3/F</td>
</tr>
<tr>
<td>6.854</td>
<td>1.992</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C36[1][A]</td>
<td>u_debug_module/u_debug/data1_8_s1/I2</td>
</tr>
<tr>
<td>7.300</td>
<td>0.446</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C36[1][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/data1_8_s1/F</td>
</tr>
<tr>
<td>7.300</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C36[1][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/data1_r_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>10.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>10.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C36[1][A]</td>
<td>u_debug_module/u_debug/data1_r_8_s0/CLK</td>
</tr>
<tr>
<td>10.466</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C36[1][A]</td>
<td>u_debug_module/u_debug/data1_r_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.805, 27.612%; route: 4.485, 68.609%; tC2Q: 0.247, 3.778%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path111</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.166</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.300</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/data1_r_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][B]</td>
<td>u_debug_module/u_debug/req_addr_r_4_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C22[1][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_4_s0/Q</td>
</tr>
<tr>
<td>2.036</td>
<td>1.026</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C27[3][B]</td>
<td>u_debug_module/u_cdc_dm/n471_s11/I1</td>
</tr>
<tr>
<td>2.577</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R9C27[3][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n471_s11/F</td>
</tr>
<tr>
<td>3.321</td>
<td>0.744</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[0][A]</td>
<td>u_debug_module/u_cdc_dm/n471_s13/I3</td>
</tr>
<tr>
<td>3.863</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>R9C23[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n471_s13/F</td>
</tr>
<tr>
<td>4.586</td>
<td>0.723</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[0][B]</td>
<td>u_debug_module/u_debug/data1_0_s3/I2</td>
</tr>
<tr>
<td>4.862</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R13C24[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/data1_0_s3/F</td>
</tr>
<tr>
<td>6.854</td>
<td>1.992</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C36[0][B]</td>
<td>u_debug_module/u_debug/data1_10_s1/I2</td>
</tr>
<tr>
<td>7.300</td>
<td>0.446</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C36[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/data1_10_s1/F</td>
</tr>
<tr>
<td>7.300</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C36[0][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/data1_r_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>10.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>10.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C36[0][B]</td>
<td>u_debug_module/u_debug/data1_r_10_s0/CLK</td>
</tr>
<tr>
<td>10.466</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C36[0][B]</td>
<td>u_debug_module/u_debug/data1_r_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.805, 27.612%; route: 4.485, 68.609%; tC2Q: 0.247, 3.778%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path112</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.199</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.619</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf6_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C24[0][A]</td>
<td>u_debug_module/u_debug/req_addr_r_0_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>150</td>
<td>R18C24[0][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_0_s0/Q</td>
</tr>
<tr>
<td>3.047</td>
<td>2.038</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C31[2][A]</td>
<td>u_debug_module/u_debug/n4057_s7/I0</td>
</tr>
<tr>
<td>3.590</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R23C31[2][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4057_s7/F</td>
</tr>
<tr>
<td>4.553</td>
<td>0.963</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[3][B]</td>
<td>u_debug_module/u_debug/n4057_s8/I3</td>
</tr>
<tr>
<td>4.828</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R16C32[3][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4057_s8/F</td>
</tr>
<tr>
<td>6.078</td>
<td>1.249</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C39[1][A]</td>
<td>u_debug_module/u_debug/n4083_s5/I2</td>
</tr>
<tr>
<td>6.619</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C39[1][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4083_s5/F</td>
</tr>
<tr>
<td>6.619</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C39[1][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf6_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C39[1][A]</td>
<td>u_debug_module/u_debug/progbuf6_5_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf6_5_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C39[1][A]</td>
<td>u_debug_module/u_debug/progbuf6_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.360, 23.216%; route: 4.250, 72.567%; tC2Q: 0.247, 4.217%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path113</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.199</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.619</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf6_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C24[0][A]</td>
<td>u_debug_module/u_debug/req_addr_r_0_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>150</td>
<td>R18C24[0][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_0_s0/Q</td>
</tr>
<tr>
<td>3.047</td>
<td>2.038</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C31[2][A]</td>
<td>u_debug_module/u_debug/n4057_s7/I0</td>
</tr>
<tr>
<td>3.590</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R23C31[2][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4057_s7/F</td>
</tr>
<tr>
<td>4.553</td>
<td>0.963</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[3][B]</td>
<td>u_debug_module/u_debug/n4057_s8/I3</td>
</tr>
<tr>
<td>4.828</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R16C32[3][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4057_s8/F</td>
</tr>
<tr>
<td>6.078</td>
<td>1.249</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C39[1][B]</td>
<td>u_debug_module/u_debug/n4075_s5/I2</td>
</tr>
<tr>
<td>6.619</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C39[1][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4075_s5/F</td>
</tr>
<tr>
<td>6.619</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C39[1][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf6_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C39[1][B]</td>
<td>u_debug_module/u_debug/progbuf6_13_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf6_13_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C39[1][B]</td>
<td>u_debug_module/u_debug/progbuf6_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.360, 23.216%; route: 4.250, 72.567%; tC2Q: 0.247, 4.217%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path114</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.208</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.258</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/data1_r_26_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][B]</td>
<td>u_debug_module/u_debug/req_addr_r_4_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C22[1][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_4_s0/Q</td>
</tr>
<tr>
<td>2.036</td>
<td>1.026</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C27[3][B]</td>
<td>u_debug_module/u_cdc_dm/n471_s11/I1</td>
</tr>
<tr>
<td>2.577</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R9C27[3][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n471_s11/F</td>
</tr>
<tr>
<td>3.321</td>
<td>0.744</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[0][A]</td>
<td>u_debug_module/u_cdc_dm/n471_s13/I3</td>
</tr>
<tr>
<td>3.863</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>R9C23[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n471_s13/F</td>
</tr>
<tr>
<td>4.586</td>
<td>0.723</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[0][B]</td>
<td>u_debug_module/u_debug/data1_0_s3/I2</td>
</tr>
<tr>
<td>4.862</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R13C24[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/data1_0_s3/F</td>
</tr>
<tr>
<td>6.973</td>
<td>2.111</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C42[2][A]</td>
<td>u_debug_module/u_debug/data1_26_s1/I2</td>
</tr>
<tr>
<td>7.258</td>
<td>0.285</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C42[2][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/data1_26_s1/F</td>
</tr>
<tr>
<td>7.258</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C42[2][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/data1_r_26_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>10.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>10.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C42[2][A]</td>
<td>u_debug_module/u_debug/data1_r_26_s0/CLK</td>
</tr>
<tr>
<td>10.466</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C42[2][A]</td>
<td>u_debug_module/u_debug/data1_r_26_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.644, 25.313%; route: 4.604, 70.884%; tC2Q: 0.247, 3.803%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path115</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.208</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.258</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/data1_r_31_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][B]</td>
<td>u_debug_module/u_debug/req_addr_r_4_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C22[1][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_4_s0/Q</td>
</tr>
<tr>
<td>2.036</td>
<td>1.026</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C27[3][B]</td>
<td>u_debug_module/u_cdc_dm/n471_s11/I1</td>
</tr>
<tr>
<td>2.577</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R9C27[3][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n471_s11/F</td>
</tr>
<tr>
<td>3.321</td>
<td>0.744</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[0][A]</td>
<td>u_debug_module/u_cdc_dm/n471_s13/I3</td>
</tr>
<tr>
<td>3.863</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>R9C23[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n471_s13/F</td>
</tr>
<tr>
<td>4.586</td>
<td>0.723</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[0][B]</td>
<td>u_debug_module/u_debug/data1_0_s3/I2</td>
</tr>
<tr>
<td>4.862</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R13C24[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/data1_0_s3/F</td>
</tr>
<tr>
<td>6.973</td>
<td>2.111</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C42[2][B]</td>
<td>u_debug_module/u_debug/data1_31_s1/I2</td>
</tr>
<tr>
<td>7.258</td>
<td>0.285</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C42[2][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/data1_31_s1/F</td>
</tr>
<tr>
<td>7.258</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C42[2][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/data1_r_31_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>10.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>10.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C42[2][B]</td>
<td>u_debug_module/u_debug/data1_r_31_s0/CLK</td>
</tr>
<tr>
<td>10.466</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C42[2][B]</td>
<td>u_debug_module/u_debug/data1_r_31_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.644, 25.313%; route: 4.604, 70.884%; tC2Q: 0.247, 3.803%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path116</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.222</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.596</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf3_31_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C24[0][B]</td>
<td>u_debug_module/u_debug/req_addr_r_1_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>148</td>
<td>R18C24[0][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_1_s0/Q</td>
</tr>
<tr>
<td>1.755</td>
<td>0.746</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[1][A]</td>
<td>u_debug_module/u_debug/n3961_s7/I1</td>
</tr>
<tr>
<td>2.298</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>30</td>
<td>R9C23[1][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n3961_s7/F</td>
</tr>
<tr>
<td>4.313</td>
<td>2.015</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[0][A]</td>
<td>u_debug_module/u_debug/n3961_s8/I3</td>
</tr>
<tr>
<td>4.589</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R15C28[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n3961_s8/F</td>
</tr>
<tr>
<td>6.054</td>
<td>1.465</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C30[1][A]</td>
<td>u_debug_module/u_debug/n3961_s5/I2</td>
</tr>
<tr>
<td>6.596</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C30[1][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n3961_s5/F</td>
</tr>
<tr>
<td>6.596</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C30[1][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf3_31_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C30[1][A]</td>
<td>u_debug_module/u_debug/progbuf3_31_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf3_31_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C30[1][A]</td>
<td>u_debug_module/u_debug/progbuf3_31_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.360, 23.321%; route: 4.226, 72.445%; tC2Q: 0.247, 4.234%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path117</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.225</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.593</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf3_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C24[0][B]</td>
<td>u_debug_module/u_debug/req_addr_r_1_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>148</td>
<td>R18C24[0][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_1_s0/Q</td>
</tr>
<tr>
<td>1.755</td>
<td>0.746</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[1][A]</td>
<td>u_debug_module/u_debug/n3961_s7/I1</td>
</tr>
<tr>
<td>2.298</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>30</td>
<td>R9C23[1][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n3961_s7/F</td>
</tr>
<tr>
<td>4.313</td>
<td>2.015</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[0][A]</td>
<td>u_debug_module/u_debug/n3961_s8/I3</td>
</tr>
<tr>
<td>4.589</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R15C28[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n3961_s8/F</td>
</tr>
<tr>
<td>6.051</td>
<td>1.462</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C31[0][A]</td>
<td>u_debug_module/u_debug/n3987_s5/I2</td>
</tr>
<tr>
<td>6.593</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C31[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n3987_s5/F</td>
</tr>
<tr>
<td>6.593</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C31[0][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf3_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C31[0][A]</td>
<td>u_debug_module/u_debug/progbuf3_5_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf3_5_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C31[0][A]</td>
<td>u_debug_module/u_debug/progbuf3_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.360, 23.332%; route: 4.223, 72.432%; tC2Q: 0.247, 4.236%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path118</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.226</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.240</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_cdc_dm/cdc_resp_reg_r_34_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][B]</td>
<td>u_debug_module/u_debug/req_addr_r_4_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C22[1][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_4_s0/Q</td>
</tr>
<tr>
<td>2.036</td>
<td>1.026</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C27[3][B]</td>
<td>u_debug_module/u_cdc_dm/n471_s11/I1</td>
</tr>
<tr>
<td>2.577</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R9C27[3][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n471_s11/F</td>
</tr>
<tr>
<td>3.321</td>
<td>0.744</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[0][A]</td>
<td>u_debug_module/u_cdc_dm/n471_s13/I3</td>
</tr>
<tr>
<td>3.863</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>R9C23[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n471_s13/F</td>
</tr>
<tr>
<td>5.090</td>
<td>1.227</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C24[2][A]</td>
<td>u_debug_module/u_cdc_dm/n471_s6/I1</td>
</tr>
<tr>
<td>5.632</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R21C24[2][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n471_s6/F</td>
</tr>
<tr>
<td>6.239</td>
<td>0.607</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C24[3][A]</td>
<td>u_debug_module/u_cdc_dm/n438_s6/I1</td>
</tr>
<tr>
<td>6.781</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R17C24[3][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n438_s6/F</td>
</tr>
<tr>
<td>6.794</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C24[1][A]</td>
<td>u_debug_module/u_cdc_dm/n438_s5/I1</td>
</tr>
<tr>
<td>7.240</td>
<td>0.446</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C24[1][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n438_s5/F</td>
</tr>
<tr>
<td>7.240</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C24[1][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_cdc_dm/cdc_resp_reg_r_34_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>10.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>10.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C24[1][A]</td>
<td>u_debug_module/u_cdc_dm/cdc_resp_reg_r_34_s1/CLK</td>
</tr>
<tr>
<td>10.466</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C24[1][A]</td>
<td>u_debug_module/u_cdc_dm/cdc_resp_reg_r_34_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.613, 40.338%; route: 3.617, 55.849%; tC2Q: 0.247, 3.813%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path119</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.226</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.240</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_cdc_dm/cdc_resp_reg_r_35_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][B]</td>
<td>u_debug_module/u_debug/req_addr_r_4_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C22[1][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_4_s0/Q</td>
</tr>
<tr>
<td>2.036</td>
<td>1.026</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C27[3][B]</td>
<td>u_debug_module/u_cdc_dm/n471_s11/I1</td>
</tr>
<tr>
<td>2.577</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R9C27[3][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n471_s11/F</td>
</tr>
<tr>
<td>3.321</td>
<td>0.744</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[0][A]</td>
<td>u_debug_module/u_cdc_dm/n471_s13/I3</td>
</tr>
<tr>
<td>3.863</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>R9C23[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n471_s13/F</td>
</tr>
<tr>
<td>5.090</td>
<td>1.227</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C24[2][A]</td>
<td>u_debug_module/u_cdc_dm/n471_s6/I1</td>
</tr>
<tr>
<td>5.632</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R21C24[2][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n471_s6/F</td>
</tr>
<tr>
<td>6.239</td>
<td>0.607</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C24[3][A]</td>
<td>u_debug_module/u_cdc_dm/n438_s6/I1</td>
</tr>
<tr>
<td>6.781</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R17C24[3][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n438_s6/F</td>
</tr>
<tr>
<td>6.794</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C24[0][B]</td>
<td>u_debug_module/u_cdc_dm/n437_s5/I1</td>
</tr>
<tr>
<td>7.240</td>
<td>0.446</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C24[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n437_s5/F</td>
</tr>
<tr>
<td>7.240</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C24[0][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_cdc_dm/cdc_resp_reg_r_35_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>10.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>10.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C24[0][B]</td>
<td>u_debug_module/u_cdc_dm/cdc_resp_reg_r_35_s1/CLK</td>
</tr>
<tr>
<td>10.466</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C24[0][B]</td>
<td>u_debug_module/u_cdc_dm/cdc_resp_reg_r_35_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.613, 40.338%; route: 3.617, 55.849%; tC2Q: 0.247, 3.813%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path120</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.262</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.204</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_spi/resp_addr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C15[1][B]</td>
<td>u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R9C15[1][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/Q</td>
</tr>
<tr>
<td>1.768</td>
<td>0.759</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C14[3][A]</td>
<td>u_debug_module/u_cdc_spi/req_spi_data_ck2_0_s0/I2</td>
</tr>
<tr>
<td>2.044</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R14C14[3][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_spi/req_spi_data_ck2_0_s0/F</td>
</tr>
<tr>
<td>3.093</td>
<td>1.049</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C16[1][A]</td>
<td>u_debug_module/u_spi/n3369_s62/I3</td>
</tr>
<tr>
<td>3.635</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R8C16[1][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_spi/n3369_s62/F</td>
</tr>
<tr>
<td>4.393</td>
<td>0.758</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C17[1][B]</td>
<td>u_debug_module/u_spi/n3369_s61/I2</td>
</tr>
<tr>
<td>4.935</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R14C17[1][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_spi/n3369_s61/F</td>
</tr>
<tr>
<td>5.663</td>
<td>0.728</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C19[1][A]</td>
<td>u_debug_module/u_spi/n7782_s11/I3</td>
</tr>
<tr>
<td>6.204</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R11C19[1][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_spi/n7782_s11/F</td>
</tr>
<tr>
<td>6.663</td>
<td>0.458</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C19[1][B]</td>
<td>u_debug_module/u_spi/n7804_s11/I1</td>
</tr>
<tr>
<td>7.204</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C19[1][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_spi/n7804_s11/F</td>
</tr>
<tr>
<td>7.204</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C19[1][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_spi/resp_addr_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>10.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>10.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C19[1][B]</td>
<td>u_debug_module/u_spi/resp_addr_1_s0/CLK</td>
</tr>
<tr>
<td>10.466</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C19[1][B]</td>
<td>u_debug_module/u_spi/resp_addr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.442, 37.914%; route: 3.752, 58.252%; tC2Q: 0.247, 3.834%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path121</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.276</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.190</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/data1_r_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][B]</td>
<td>u_debug_module/u_debug/req_addr_r_4_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C22[1][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_4_s0/Q</td>
</tr>
<tr>
<td>2.036</td>
<td>1.026</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C27[3][B]</td>
<td>u_debug_module/u_cdc_dm/n471_s11/I1</td>
</tr>
<tr>
<td>2.577</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R9C27[3][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n471_s11/F</td>
</tr>
<tr>
<td>3.321</td>
<td>0.744</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[0][A]</td>
<td>u_debug_module/u_cdc_dm/n471_s13/I3</td>
</tr>
<tr>
<td>3.863</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>R9C23[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n471_s13/F</td>
</tr>
<tr>
<td>4.586</td>
<td>0.723</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[0][B]</td>
<td>u_debug_module/u_debug/data1_0_s3/I2</td>
</tr>
<tr>
<td>4.862</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R13C24[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/data1_0_s3/F</td>
</tr>
<tr>
<td>6.649</td>
<td>1.787</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C36[2][A]</td>
<td>u_debug_module/u_debug/data1_5_s1/I2</td>
</tr>
<tr>
<td>7.190</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C36[2][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/data1_5_s1/F</td>
</tr>
<tr>
<td>7.190</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C36[2][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/data1_r_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>10.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>10.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C36[2][A]</td>
<td>u_debug_module/u_debug/data1_r_5_s0/CLK</td>
</tr>
<tr>
<td>10.466</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C36[2][A]</td>
<td>u_debug_module/u_debug/data1_r_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.901, 29.569%; route: 4.280, 66.588%; tC2Q: 0.247, 3.843%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path122</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.280</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.186</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_cdc_dm/cdc_resp_reg_r_17_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][A]</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C22[1][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
</tr>
<tr>
<td>2.124</td>
<td>1.115</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C28[3][B]</td>
<td>u_debug_module/u_debug/dmcontrol_r_30_s5/I1</td>
</tr>
<tr>
<td>2.667</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>R9C28[3][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/dmcontrol_r_30_s5/F</td>
</tr>
<tr>
<td>3.430</td>
<td>0.763</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C23[2][A]</td>
<td>u_debug_module/u_cdc_dm/n460_s24/I3</td>
</tr>
<tr>
<td>3.876</td>
<td>0.446</td>
<td>tINS</td>
<td>FF</td>
<td>29</td>
<td>R8C23[2][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n460_s24/F</td>
</tr>
<tr>
<td>4.619</td>
<td>0.743</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C23[2][B]</td>
<td>u_debug_module/u_cdc_dm/n455_s11/I0</td>
</tr>
<tr>
<td>5.161</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C23[2][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n455_s11/F</td>
</tr>
<tr>
<td>5.859</td>
<td>0.698</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C26[0][A]</td>
<td>u_debug_module/u_cdc_dm/n455_s7/I2</td>
</tr>
<tr>
<td>6.305</td>
<td>0.446</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n455_s7/F</td>
</tr>
<tr>
<td>6.740</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C23[0][B]</td>
<td>u_debug_module/u_cdc_dm/n455_s5/I2</td>
</tr>
<tr>
<td>7.186</td>
<td>0.446</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C23[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n455_s5/F</td>
</tr>
<tr>
<td>7.186</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C23[0][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_cdc_dm/cdc_resp_reg_r_17_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>10.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>10.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C23[0][B]</td>
<td>u_debug_module/u_cdc_dm/cdc_resp_reg_r_17_s1/CLK</td>
</tr>
<tr>
<td>10.466</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C23[0][B]</td>
<td>u_debug_module/u_cdc_dm/cdc_resp_reg_r_17_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.423, 37.721%; route: 3.754, 58.434%; tC2Q: 0.247, 3.845%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path123</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.281</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.185</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/data1_r_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][B]</td>
<td>u_debug_module/u_debug/req_addr_r_4_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C22[1][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_4_s0/Q</td>
</tr>
<tr>
<td>2.036</td>
<td>1.026</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C27[3][B]</td>
<td>u_debug_module/u_cdc_dm/n471_s11/I1</td>
</tr>
<tr>
<td>2.577</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R9C27[3][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n471_s11/F</td>
</tr>
<tr>
<td>3.321</td>
<td>0.744</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[0][A]</td>
<td>u_debug_module/u_cdc_dm/n471_s13/I3</td>
</tr>
<tr>
<td>3.863</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>R9C23[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n471_s13/F</td>
</tr>
<tr>
<td>4.586</td>
<td>0.723</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[0][B]</td>
<td>u_debug_module/u_debug/data1_0_s3/I2</td>
</tr>
<tr>
<td>4.862</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R13C24[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/data1_0_s3/F</td>
</tr>
<tr>
<td>6.643</td>
<td>1.781</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C36[2][B]</td>
<td>u_debug_module/u_debug/data1_1_s1/I2</td>
</tr>
<tr>
<td>7.185</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C36[2][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/data1_1_s1/F</td>
</tr>
<tr>
<td>7.185</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C36[2][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/data1_r_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>10.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>10.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C36[2][B]</td>
<td>u_debug_module/u_debug/data1_r_1_s0/CLK</td>
</tr>
<tr>
<td>10.466</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C36[2][B]</td>
<td>u_debug_module/u_debug/data1_r_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.901, 29.594%; route: 4.275, 66.560%; tC2Q: 0.247, 3.846%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path124</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.289</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.529</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf3_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C24[0][B]</td>
<td>u_debug_module/u_debug/req_addr_r_1_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>148</td>
<td>R18C24[0][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_1_s0/Q</td>
</tr>
<tr>
<td>1.755</td>
<td>0.746</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[1][A]</td>
<td>u_debug_module/u_debug/n3961_s7/I1</td>
</tr>
<tr>
<td>2.298</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>30</td>
<td>R9C23[1][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n3961_s7/F</td>
</tr>
<tr>
<td>4.313</td>
<td>2.015</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[0][A]</td>
<td>u_debug_module/u_debug/n3961_s8/I3</td>
</tr>
<tr>
<td>4.589</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R15C28[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n3961_s8/F</td>
</tr>
<tr>
<td>5.987</td>
<td>1.398</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C33[0][B]</td>
<td>u_debug_module/u_debug/n3986_s5/I2</td>
</tr>
<tr>
<td>6.529</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C33[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n3986_s5/F</td>
</tr>
<tr>
<td>6.529</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C33[0][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf3_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C33[0][B]</td>
<td>u_debug_module/u_debug/progbuf3_6_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf3_6_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C33[0][B]</td>
<td>u_debug_module/u_debug/progbuf3_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.360, 23.592%; route: 4.159, 72.125%; tC2Q: 0.247, 4.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path125</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.289</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.529</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf3_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C24[0][B]</td>
<td>u_debug_module/u_debug/req_addr_r_1_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>148</td>
<td>R18C24[0][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_1_s0/Q</td>
</tr>
<tr>
<td>1.755</td>
<td>0.746</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[1][A]</td>
<td>u_debug_module/u_debug/n3961_s7/I1</td>
</tr>
<tr>
<td>2.298</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>30</td>
<td>R9C23[1][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n3961_s7/F</td>
</tr>
<tr>
<td>4.313</td>
<td>2.015</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[0][A]</td>
<td>u_debug_module/u_debug/n3961_s8/I3</td>
</tr>
<tr>
<td>4.589</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R15C28[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n3961_s8/F</td>
</tr>
<tr>
<td>5.987</td>
<td>1.398</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C33[0][A]</td>
<td>u_debug_module/u_debug/n3985_s5/I2</td>
</tr>
<tr>
<td>6.529</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C33[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n3985_s5/F</td>
</tr>
<tr>
<td>6.529</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C33[0][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf3_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C33[0][A]</td>
<td>u_debug_module/u_debug/progbuf3_7_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf3_7_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C33[0][A]</td>
<td>u_debug_module/u_debug/progbuf3_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.360, 23.592%; route: 4.159, 72.125%; tC2Q: 0.247, 4.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path126</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.289</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.529</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf3_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C24[0][B]</td>
<td>u_debug_module/u_debug/req_addr_r_1_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>148</td>
<td>R18C24[0][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_1_s0/Q</td>
</tr>
<tr>
<td>1.755</td>
<td>0.746</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[1][A]</td>
<td>u_debug_module/u_debug/n3961_s7/I1</td>
</tr>
<tr>
<td>2.298</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>30</td>
<td>R9C23[1][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n3961_s7/F</td>
</tr>
<tr>
<td>4.313</td>
<td>2.015</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[0][A]</td>
<td>u_debug_module/u_debug/n3961_s8/I3</td>
</tr>
<tr>
<td>4.589</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R15C28[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n3961_s8/F</td>
</tr>
<tr>
<td>5.987</td>
<td>1.398</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C33[0][B]</td>
<td>u_debug_module/u_debug/n3984_s5/I2</td>
</tr>
<tr>
<td>6.529</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C33[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n3984_s5/F</td>
</tr>
<tr>
<td>6.529</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C33[0][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf3_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C33[0][B]</td>
<td>u_debug_module/u_debug/progbuf3_8_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf3_8_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C33[0][B]</td>
<td>u_debug_module/u_debug/progbuf3_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.360, 23.592%; route: 4.159, 72.125%; tC2Q: 0.247, 4.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path127</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.289</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.529</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf3_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C24[0][B]</td>
<td>u_debug_module/u_debug/req_addr_r_1_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>148</td>
<td>R18C24[0][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_1_s0/Q</td>
</tr>
<tr>
<td>1.755</td>
<td>0.746</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[1][A]</td>
<td>u_debug_module/u_debug/n3961_s7/I1</td>
</tr>
<tr>
<td>2.298</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>30</td>
<td>R9C23[1][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n3961_s7/F</td>
</tr>
<tr>
<td>4.313</td>
<td>2.015</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[0][A]</td>
<td>u_debug_module/u_debug/n3961_s8/I3</td>
</tr>
<tr>
<td>4.589</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R15C28[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n3961_s8/F</td>
</tr>
<tr>
<td>5.987</td>
<td>1.398</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C33[1][A]</td>
<td>u_debug_module/u_debug/n3969_s5/I2</td>
</tr>
<tr>
<td>6.529</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C33[1][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n3969_s5/F</td>
</tr>
<tr>
<td>6.529</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C33[1][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf3_23_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C33[1][A]</td>
<td>u_debug_module/u_debug/progbuf3_23_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf3_23_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C33[1][A]</td>
<td>u_debug_module/u_debug/progbuf3_23_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.360, 23.592%; route: 4.159, 72.125%; tC2Q: 0.247, 4.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path128</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.289</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.529</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf3_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C24[0][B]</td>
<td>u_debug_module/u_debug/req_addr_r_1_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>148</td>
<td>R18C24[0][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_1_s0/Q</td>
</tr>
<tr>
<td>1.755</td>
<td>0.746</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[1][A]</td>
<td>u_debug_module/u_debug/n3961_s7/I1</td>
</tr>
<tr>
<td>2.298</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>30</td>
<td>R9C23[1][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n3961_s7/F</td>
</tr>
<tr>
<td>4.313</td>
<td>2.015</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[0][A]</td>
<td>u_debug_module/u_debug/n3961_s8/I3</td>
</tr>
<tr>
<td>4.589</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R15C28[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n3961_s8/F</td>
</tr>
<tr>
<td>5.987</td>
<td>1.398</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C33[1][B]</td>
<td>u_debug_module/u_debug/n3968_s5/I2</td>
</tr>
<tr>
<td>6.529</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C33[1][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n3968_s5/F</td>
</tr>
<tr>
<td>6.529</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C33[1][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf3_24_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C33[1][B]</td>
<td>u_debug_module/u_debug/progbuf3_24_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf3_24_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C33[1][B]</td>
<td>u_debug_module/u_debug/progbuf3_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.360, 23.592%; route: 4.159, 72.125%; tC2Q: 0.247, 4.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path129</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.290</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.529</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf3_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C24[0][B]</td>
<td>u_debug_module/u_debug/req_addr_r_1_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>148</td>
<td>R18C24[0][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_1_s0/Q</td>
</tr>
<tr>
<td>1.755</td>
<td>0.746</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[1][A]</td>
<td>u_debug_module/u_debug/n3961_s7/I1</td>
</tr>
<tr>
<td>2.298</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>30</td>
<td>R9C23[1][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n3961_s7/F</td>
</tr>
<tr>
<td>4.313</td>
<td>2.015</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[0][A]</td>
<td>u_debug_module/u_debug/n3961_s8/I3</td>
</tr>
<tr>
<td>4.589</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R15C28[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n3961_s8/F</td>
</tr>
<tr>
<td>5.987</td>
<td>1.398</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C33[1][A]</td>
<td>u_debug_module/u_debug/n3983_s5/I2</td>
</tr>
<tr>
<td>6.529</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C33[1][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n3983_s5/F</td>
</tr>
<tr>
<td>6.529</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C33[1][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf3_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C33[1][A]</td>
<td>u_debug_module/u_debug/progbuf3_9_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf3_9_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C33[1][A]</td>
<td>u_debug_module/u_debug/progbuf3_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.360, 23.582%; route: 4.159, 72.135%; tC2Q: 0.247, 4.284%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path130</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.295</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.523</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf3_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C24[0][B]</td>
<td>u_debug_module/u_debug/req_addr_r_1_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>148</td>
<td>R18C24[0][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_1_s0/Q</td>
</tr>
<tr>
<td>1.755</td>
<td>0.746</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[1][A]</td>
<td>u_debug_module/u_debug/n3961_s7/I1</td>
</tr>
<tr>
<td>2.298</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>30</td>
<td>R9C23[1][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n3961_s7/F</td>
</tr>
<tr>
<td>4.313</td>
<td>2.015</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[0][A]</td>
<td>u_debug_module/u_debug/n3961_s8/I3</td>
</tr>
<tr>
<td>4.589</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R15C28[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n3961_s8/F</td>
</tr>
<tr>
<td>5.981</td>
<td>1.392</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C32[0][B]</td>
<td>u_debug_module/u_debug/n3982_s5/I2</td>
</tr>
<tr>
<td>6.523</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C32[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n3982_s5/F</td>
</tr>
<tr>
<td>6.523</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C32[0][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf3_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C32[0][B]</td>
<td>u_debug_module/u_debug/progbuf3_10_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf3_10_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C32[0][B]</td>
<td>u_debug_module/u_debug/progbuf3_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.360, 23.617%; route: 4.153, 72.095%; tC2Q: 0.247, 4.288%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path131</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.295</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.523</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf3_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C24[0][B]</td>
<td>u_debug_module/u_debug/req_addr_r_1_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>148</td>
<td>R18C24[0][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_1_s0/Q</td>
</tr>
<tr>
<td>1.755</td>
<td>0.746</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[1][A]</td>
<td>u_debug_module/u_debug/n3961_s7/I1</td>
</tr>
<tr>
<td>2.298</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>30</td>
<td>R9C23[1][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n3961_s7/F</td>
</tr>
<tr>
<td>4.313</td>
<td>2.015</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[0][A]</td>
<td>u_debug_module/u_debug/n3961_s8/I3</td>
</tr>
<tr>
<td>4.589</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R15C28[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n3961_s8/F</td>
</tr>
<tr>
<td>5.981</td>
<td>1.392</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C34[0][A]</td>
<td>u_debug_module/u_debug/n3979_s5/I2</td>
</tr>
<tr>
<td>6.523</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C34[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n3979_s5/F</td>
</tr>
<tr>
<td>6.523</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C34[0][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf3_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C34[0][A]</td>
<td>u_debug_module/u_debug/progbuf3_13_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf3_13_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C34[0][A]</td>
<td>u_debug_module/u_debug/progbuf3_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.360, 23.617%; route: 4.153, 72.095%; tC2Q: 0.247, 4.288%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path132</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.296</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.522</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf3_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C24[0][B]</td>
<td>u_debug_module/u_debug/req_addr_r_1_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>148</td>
<td>R18C24[0][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_1_s0/Q</td>
</tr>
<tr>
<td>1.755</td>
<td>0.746</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[1][A]</td>
<td>u_debug_module/u_debug/n3961_s7/I1</td>
</tr>
<tr>
<td>2.298</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>30</td>
<td>R9C23[1][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n3961_s7/F</td>
</tr>
<tr>
<td>4.313</td>
<td>2.015</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[0][A]</td>
<td>u_debug_module/u_debug/n3961_s8/I3</td>
</tr>
<tr>
<td>4.589</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R15C28[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n3961_s8/F</td>
</tr>
<tr>
<td>5.981</td>
<td>1.392</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C32[1][A]</td>
<td>u_debug_module/u_debug/n3981_s5/I2</td>
</tr>
<tr>
<td>6.522</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C32[1][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n3981_s5/F</td>
</tr>
<tr>
<td>6.522</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C32[1][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf3_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C32[1][A]</td>
<td>u_debug_module/u_debug/progbuf3_11_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf3_11_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C32[1][A]</td>
<td>u_debug_module/u_debug/progbuf3_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.360, 23.607%; route: 4.153, 72.105%; tC2Q: 0.247, 4.288%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path133</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.302</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.517</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf3_26_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C24[0][B]</td>
<td>u_debug_module/u_debug/req_addr_r_1_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>148</td>
<td>R18C24[0][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_1_s0/Q</td>
</tr>
<tr>
<td>1.755</td>
<td>0.746</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[1][A]</td>
<td>u_debug_module/u_debug/n3961_s7/I1</td>
</tr>
<tr>
<td>2.298</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>30</td>
<td>R9C23[1][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n3961_s7/F</td>
</tr>
<tr>
<td>4.313</td>
<td>2.015</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[0][A]</td>
<td>u_debug_module/u_debug/n3961_s8/I3</td>
</tr>
<tr>
<td>4.589</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R15C28[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n3961_s8/F</td>
</tr>
<tr>
<td>5.974</td>
<td>1.386</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C34[1][A]</td>
<td>u_debug_module/u_debug/n3966_s5/I2</td>
</tr>
<tr>
<td>6.517</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C34[1][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n3966_s5/F</td>
</tr>
<tr>
<td>6.517</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C34[1][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf3_26_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C34[1][A]</td>
<td>u_debug_module/u_debug/progbuf3_26_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf3_26_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C34[1][A]</td>
<td>u_debug_module/u_debug/progbuf3_26_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.360, 23.642%; route: 4.147, 72.065%; tC2Q: 0.247, 4.292%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path134</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.309</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.509</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf7_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][A]</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C22[1][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
</tr>
<tr>
<td>1.550</td>
<td>0.541</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[0][B]</td>
<td>u_debug_module/u_debug/n3865_s8/I3</td>
</tr>
<tr>
<td>2.092</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>81</td>
<td>R9C22[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n3865_s8/F</td>
</tr>
<tr>
<td>4.349</td>
<td>2.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C33[1][A]</td>
<td>u_debug_module/u_debug/n4089_s8/I2</td>
</tr>
<tr>
<td>4.624</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R16C33[1][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4089_s8/F</td>
</tr>
<tr>
<td>5.967</td>
<td>1.342</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C39[0][A]</td>
<td>u_debug_module/u_debug/n4117_s5/I2</td>
</tr>
<tr>
<td>6.509</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C39[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4117_s5/F</td>
</tr>
<tr>
<td>6.509</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C39[0][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf7_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C39[0][A]</td>
<td>u_debug_module/u_debug/progbuf7_3_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf7_3_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C39[0][A]</td>
<td>u_debug_module/u_debug/progbuf7_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.360, 23.662%; route: 4.140, 72.040%; tC2Q: 0.247, 4.298%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path135</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.309</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.509</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf7_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][A]</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C22[1][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
</tr>
<tr>
<td>1.550</td>
<td>0.541</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[0][B]</td>
<td>u_debug_module/u_debug/n3865_s8/I3</td>
</tr>
<tr>
<td>2.092</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>81</td>
<td>R9C22[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n3865_s8/F</td>
</tr>
<tr>
<td>4.349</td>
<td>2.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C33[1][A]</td>
<td>u_debug_module/u_debug/n4089_s8/I2</td>
</tr>
<tr>
<td>4.624</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R16C33[1][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4089_s8/F</td>
</tr>
<tr>
<td>5.967</td>
<td>1.342</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C39[0][B]</td>
<td>u_debug_module/u_debug/n4116_s5/I2</td>
</tr>
<tr>
<td>6.509</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C39[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4116_s5/F</td>
</tr>
<tr>
<td>6.509</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C39[0][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf7_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C39[0][B]</td>
<td>u_debug_module/u_debug/progbuf7_4_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf7_4_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C39[0][B]</td>
<td>u_debug_module/u_debug/progbuf7_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.360, 23.662%; route: 4.140, 72.040%; tC2Q: 0.247, 4.298%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path136</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.310</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.508</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf7_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][A]</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C22[1][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
</tr>
<tr>
<td>1.550</td>
<td>0.541</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[0][B]</td>
<td>u_debug_module/u_debug/n3865_s8/I3</td>
</tr>
<tr>
<td>2.092</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>81</td>
<td>R9C22[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n3865_s8/F</td>
</tr>
<tr>
<td>4.349</td>
<td>2.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C33[1][A]</td>
<td>u_debug_module/u_debug/n4089_s8/I2</td>
</tr>
<tr>
<td>4.624</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R16C33[1][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4089_s8/F</td>
</tr>
<tr>
<td>5.967</td>
<td>1.342</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C39[1][A]</td>
<td>u_debug_module/u_debug/n4113_s5/I2</td>
</tr>
<tr>
<td>6.508</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C39[1][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4113_s5/F</td>
</tr>
<tr>
<td>6.508</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C39[1][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf7_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C39[1][A]</td>
<td>u_debug_module/u_debug/progbuf7_7_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf7_7_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C39[1][A]</td>
<td>u_debug_module/u_debug/progbuf7_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.359, 23.652%; route: 4.140, 72.049%; tC2Q: 0.247, 4.299%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path137</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.310</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.508</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf7_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][A]</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C22[1][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
</tr>
<tr>
<td>1.550</td>
<td>0.541</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[0][B]</td>
<td>u_debug_module/u_debug/n3865_s8/I3</td>
</tr>
<tr>
<td>2.092</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>81</td>
<td>R9C22[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n3865_s8/F</td>
</tr>
<tr>
<td>4.349</td>
<td>2.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C33[1][A]</td>
<td>u_debug_module/u_debug/n4089_s8/I2</td>
</tr>
<tr>
<td>4.624</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R16C33[1][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4089_s8/F</td>
</tr>
<tr>
<td>5.967</td>
<td>1.342</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C39[1][B]</td>
<td>u_debug_module/u_debug/n4112_s5/I2</td>
</tr>
<tr>
<td>6.508</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C39[1][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4112_s5/F</td>
</tr>
<tr>
<td>6.508</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C39[1][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf7_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C39[1][B]</td>
<td>u_debug_module/u_debug/progbuf7_8_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf7_8_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C39[1][B]</td>
<td>u_debug_module/u_debug/progbuf7_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.359, 23.652%; route: 4.140, 72.049%; tC2Q: 0.247, 4.299%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path138</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.310</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.508</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf7_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][A]</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C22[1][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
</tr>
<tr>
<td>1.550</td>
<td>0.541</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[0][B]</td>
<td>u_debug_module/u_debug/n3865_s8/I3</td>
</tr>
<tr>
<td>2.092</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>81</td>
<td>R9C22[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n3865_s8/F</td>
</tr>
<tr>
<td>4.349</td>
<td>2.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C33[1][A]</td>
<td>u_debug_module/u_debug/n4089_s8/I2</td>
</tr>
<tr>
<td>4.624</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R16C33[1][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4089_s8/F</td>
</tr>
<tr>
<td>5.967</td>
<td>1.342</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C39[2][A]</td>
<td>u_debug_module/u_debug/n4111_s5/I2</td>
</tr>
<tr>
<td>6.508</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C39[2][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4111_s5/F</td>
</tr>
<tr>
<td>6.508</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C39[2][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf7_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C39[2][A]</td>
<td>u_debug_module/u_debug/progbuf7_9_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf7_9_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C39[2][A]</td>
<td>u_debug_module/u_debug/progbuf7_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.359, 23.652%; route: 4.140, 72.049%; tC2Q: 0.247, 4.299%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path139</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.310</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.508</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf7_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][A]</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C22[1][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
</tr>
<tr>
<td>1.550</td>
<td>0.541</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[0][B]</td>
<td>u_debug_module/u_debug/n3865_s8/I3</td>
</tr>
<tr>
<td>2.092</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>81</td>
<td>R9C22[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n3865_s8/F</td>
</tr>
<tr>
<td>4.349</td>
<td>2.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C33[1][A]</td>
<td>u_debug_module/u_debug/n4089_s8/I2</td>
</tr>
<tr>
<td>4.624</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R16C33[1][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4089_s8/F</td>
</tr>
<tr>
<td>5.967</td>
<td>1.342</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C39[2][B]</td>
<td>u_debug_module/u_debug/n4108_s5/I2</td>
</tr>
<tr>
<td>6.508</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C39[2][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4108_s5/F</td>
</tr>
<tr>
<td>6.508</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C39[2][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf7_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C39[2][B]</td>
<td>u_debug_module/u_debug/progbuf7_12_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf7_12_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C39[2][B]</td>
<td>u_debug_module/u_debug/progbuf7_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.359, 23.652%; route: 4.140, 72.049%; tC2Q: 0.247, 4.299%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path140</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.310</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.508</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf5_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][A]</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C22[1][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
</tr>
<tr>
<td>1.550</td>
<td>0.541</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[0][B]</td>
<td>u_debug_module/u_debug/n3865_s8/I3</td>
</tr>
<tr>
<td>2.092</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>81</td>
<td>R9C22[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n3865_s8/F</td>
</tr>
<tr>
<td>4.614</td>
<td>2.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C34[3][B]</td>
<td>u_debug_module/u_debug/n4025_s8/I2</td>
</tr>
<tr>
<td>5.060</td>
<td>0.446</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R17C34[3][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4025_s8/F</td>
</tr>
<tr>
<td>6.223</td>
<td>1.162</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C39[2][A]</td>
<td>u_debug_module/u_debug/n4051_s5/I2</td>
</tr>
<tr>
<td>6.508</td>
<td>0.285</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C39[2][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4051_s5/F</td>
</tr>
<tr>
<td>6.508</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C39[2][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf5_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C39[2][A]</td>
<td>u_debug_module/u_debug/progbuf5_5_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf5_5_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C39[2][A]</td>
<td>u_debug_module/u_debug/progbuf5_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.273, 22.157%; route: 4.226, 73.544%; tC2Q: 0.247, 4.299%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path141</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.310</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.508</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf5_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][A]</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C22[1][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
</tr>
<tr>
<td>1.550</td>
<td>0.541</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[0][B]</td>
<td>u_debug_module/u_debug/n3865_s8/I3</td>
</tr>
<tr>
<td>2.092</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>81</td>
<td>R9C22[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n3865_s8/F</td>
</tr>
<tr>
<td>4.614</td>
<td>2.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C34[3][B]</td>
<td>u_debug_module/u_debug/n4025_s8/I2</td>
</tr>
<tr>
<td>5.060</td>
<td>0.446</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R17C34[3][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4025_s8/F</td>
</tr>
<tr>
<td>6.223</td>
<td>1.162</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C39[2][B]</td>
<td>u_debug_module/u_debug/n4043_s5/I2</td>
</tr>
<tr>
<td>6.508</td>
<td>0.285</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C39[2][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4043_s5/F</td>
</tr>
<tr>
<td>6.508</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C39[2][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf5_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C39[2][B]</td>
<td>u_debug_module/u_debug/progbuf5_13_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf5_13_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C39[2][B]</td>
<td>u_debug_module/u_debug/progbuf5_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.273, 22.157%; route: 4.226, 73.544%; tC2Q: 0.247, 4.299%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path142</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.507</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf5_25_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][A]</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C22[1][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
</tr>
<tr>
<td>1.550</td>
<td>0.541</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[0][B]</td>
<td>u_debug_module/u_debug/n3865_s8/I3</td>
</tr>
<tr>
<td>2.092</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>81</td>
<td>R9C22[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n3865_s8/F</td>
</tr>
<tr>
<td>4.614</td>
<td>2.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C34[3][B]</td>
<td>u_debug_module/u_debug/n4025_s8/I2</td>
</tr>
<tr>
<td>5.060</td>
<td>0.446</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R17C34[3][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4025_s8/F</td>
</tr>
<tr>
<td>6.061</td>
<td>1.001</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C34[1][A]</td>
<td>u_debug_module/u_debug/n4031_s5/I2</td>
</tr>
<tr>
<td>6.507</td>
<td>0.446</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C34[1][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4031_s5/F</td>
</tr>
<tr>
<td>6.507</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C34[1][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf5_25_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C34[1][A]</td>
<td>u_debug_module/u_debug/progbuf5_25_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf5_25_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C34[1][A]</td>
<td>u_debug_module/u_debug/progbuf5_25_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.434, 24.958%; route: 4.064, 70.742%; tC2Q: 0.247, 4.299%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path143</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.313</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.505</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf5_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][A]</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C22[1][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
</tr>
<tr>
<td>1.550</td>
<td>0.541</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[0][B]</td>
<td>u_debug_module/u_debug/n3865_s8/I3</td>
</tr>
<tr>
<td>2.092</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>81</td>
<td>R9C22[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n3865_s8/F</td>
</tr>
<tr>
<td>4.614</td>
<td>2.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C34[3][B]</td>
<td>u_debug_module/u_debug/n4025_s8/I2</td>
</tr>
<tr>
<td>5.060</td>
<td>0.446</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R17C34[3][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4025_s8/F</td>
</tr>
<tr>
<td>6.220</td>
<td>1.160</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C39[0][A]</td>
<td>u_debug_module/u_debug/n4049_s5/I2</td>
</tr>
<tr>
<td>6.505</td>
<td>0.285</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C39[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4049_s5/F</td>
</tr>
<tr>
<td>6.505</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C39[0][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf5_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C39[0][A]</td>
<td>u_debug_module/u_debug/progbuf5_7_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf5_7_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C39[0][A]</td>
<td>u_debug_module/u_debug/progbuf5_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.273, 22.167%; route: 4.223, 73.532%; tC2Q: 0.247, 4.301%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path144</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.313</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.505</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf5_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][A]</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C22[1][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
</tr>
<tr>
<td>1.550</td>
<td>0.541</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[0][B]</td>
<td>u_debug_module/u_debug/n3865_s8/I3</td>
</tr>
<tr>
<td>2.092</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>81</td>
<td>R9C22[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n3865_s8/F</td>
</tr>
<tr>
<td>4.614</td>
<td>2.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C34[3][B]</td>
<td>u_debug_module/u_debug/n4025_s8/I2</td>
</tr>
<tr>
<td>5.060</td>
<td>0.446</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R17C34[3][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4025_s8/F</td>
</tr>
<tr>
<td>6.220</td>
<td>1.160</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C39[0][B]</td>
<td>u_debug_module/u_debug/n4047_s5/I2</td>
</tr>
<tr>
<td>6.505</td>
<td>0.285</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C39[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4047_s5/F</td>
</tr>
<tr>
<td>6.505</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C39[0][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf5_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C39[0][B]</td>
<td>u_debug_module/u_debug/progbuf5_9_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf5_9_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C39[0][B]</td>
<td>u_debug_module/u_debug/progbuf5_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.273, 22.167%; route: 4.223, 73.532%; tC2Q: 0.247, 4.301%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path145</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.314</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.505</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf5_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][A]</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C22[1][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
</tr>
<tr>
<td>1.550</td>
<td>0.541</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[0][B]</td>
<td>u_debug_module/u_debug/n3865_s8/I3</td>
</tr>
<tr>
<td>2.092</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>81</td>
<td>R9C22[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n3865_s8/F</td>
</tr>
<tr>
<td>4.614</td>
<td>2.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C34[3][B]</td>
<td>u_debug_module/u_debug/n4025_s8/I2</td>
</tr>
<tr>
<td>5.060</td>
<td>0.446</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R17C34[3][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4025_s8/F</td>
</tr>
<tr>
<td>6.059</td>
<td>0.998</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C34[0][A]</td>
<td>u_debug_module/u_debug/n4041_s5/I2</td>
</tr>
<tr>
<td>6.505</td>
<td>0.446</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C34[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4041_s5/F</td>
</tr>
<tr>
<td>6.505</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C34[0][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf5_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C34[0][A]</td>
<td>u_debug_module/u_debug/progbuf5_15_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf5_15_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C34[0][A]</td>
<td>u_debug_module/u_debug/progbuf5_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.434, 24.970%; route: 4.061, 70.728%; tC2Q: 0.247, 4.301%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path146</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.314</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.505</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf5_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][A]</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C22[1][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
</tr>
<tr>
<td>1.550</td>
<td>0.541</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[0][B]</td>
<td>u_debug_module/u_debug/n3865_s8/I3</td>
</tr>
<tr>
<td>2.092</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>81</td>
<td>R9C22[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n3865_s8/F</td>
</tr>
<tr>
<td>4.614</td>
<td>2.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C34[3][B]</td>
<td>u_debug_module/u_debug/n4025_s8/I2</td>
</tr>
<tr>
<td>5.060</td>
<td>0.446</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R17C34[3][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4025_s8/F</td>
</tr>
<tr>
<td>6.059</td>
<td>0.998</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C34[0][B]</td>
<td>u_debug_module/u_debug/n4037_s5/I2</td>
</tr>
<tr>
<td>6.505</td>
<td>0.446</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C34[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4037_s5/F</td>
</tr>
<tr>
<td>6.505</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C34[0][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf5_19_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C34[0][B]</td>
<td>u_debug_module/u_debug/progbuf5_19_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf5_19_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C34[0][B]</td>
<td>u_debug_module/u_debug/progbuf5_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.434, 24.970%; route: 4.061, 70.728%; tC2Q: 0.247, 4.301%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path147</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.316</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.503</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf5_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][A]</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C22[1][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
</tr>
<tr>
<td>1.550</td>
<td>0.541</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[0][B]</td>
<td>u_debug_module/u_debug/n3865_s8/I3</td>
</tr>
<tr>
<td>2.092</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>81</td>
<td>R9C22[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n3865_s8/F</td>
</tr>
<tr>
<td>4.614</td>
<td>2.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C34[3][B]</td>
<td>u_debug_module/u_debug/n4025_s8/I2</td>
</tr>
<tr>
<td>5.060</td>
<td>0.446</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R17C34[3][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4025_s8/F</td>
</tr>
<tr>
<td>6.217</td>
<td>1.157</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C38[0][A]</td>
<td>u_debug_module/u_debug/n4048_s5/I2</td>
</tr>
<tr>
<td>6.503</td>
<td>0.285</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C38[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4048_s5/F</td>
</tr>
<tr>
<td>6.503</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C38[0][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf5_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C38[0][A]</td>
<td>u_debug_module/u_debug/progbuf5_8_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf5_8_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C38[0][A]</td>
<td>u_debug_module/u_debug/progbuf5_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.273, 22.178%; route: 4.220, 73.519%; tC2Q: 0.247, 4.303%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path148</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.316</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.503</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf5_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][A]</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C22[1][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
</tr>
<tr>
<td>1.550</td>
<td>0.541</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[0][B]</td>
<td>u_debug_module/u_debug/n3865_s8/I3</td>
</tr>
<tr>
<td>2.092</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>81</td>
<td>R9C22[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n3865_s8/F</td>
</tr>
<tr>
<td>4.614</td>
<td>2.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C34[3][B]</td>
<td>u_debug_module/u_debug/n4025_s8/I2</td>
</tr>
<tr>
<td>5.060</td>
<td>0.446</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R17C34[3][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4025_s8/F</td>
</tr>
<tr>
<td>6.217</td>
<td>1.157</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C37[0][A]</td>
<td>u_debug_module/u_debug/n4045_s5/I2</td>
</tr>
<tr>
<td>6.503</td>
<td>0.285</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C37[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4045_s5/F</td>
</tr>
<tr>
<td>6.503</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C37[0][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf5_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C37[0][A]</td>
<td>u_debug_module/u_debug/progbuf5_11_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf5_11_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C37[0][A]</td>
<td>u_debug_module/u_debug/progbuf5_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.273, 22.178%; route: 4.220, 73.519%; tC2Q: 0.247, 4.303%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path149</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.316</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.503</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf5_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][A]</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C22[1][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
</tr>
<tr>
<td>1.550</td>
<td>0.541</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[0][B]</td>
<td>u_debug_module/u_debug/n3865_s8/I3</td>
</tr>
<tr>
<td>2.092</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>81</td>
<td>R9C22[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n3865_s8/F</td>
</tr>
<tr>
<td>4.614</td>
<td>2.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C34[3][B]</td>
<td>u_debug_module/u_debug/n4025_s8/I2</td>
</tr>
<tr>
<td>5.060</td>
<td>0.446</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R17C34[3][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4025_s8/F</td>
</tr>
<tr>
<td>6.217</td>
<td>1.157</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C37[1][B]</td>
<td>u_debug_module/u_debug/n4044_s5/I2</td>
</tr>
<tr>
<td>6.503</td>
<td>0.285</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C37[1][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4044_s5/F</td>
</tr>
<tr>
<td>6.503</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C37[1][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf5_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C37[1][B]</td>
<td>u_debug_module/u_debug/progbuf5_12_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf5_12_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C37[1][B]</td>
<td>u_debug_module/u_debug/progbuf5_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.273, 22.178%; route: 4.220, 73.519%; tC2Q: 0.247, 4.303%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path150</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.317</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.502</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf3_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C24[0][B]</td>
<td>u_debug_module/u_debug/req_addr_r_1_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>148</td>
<td>R18C24[0][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_1_s0/Q</td>
</tr>
<tr>
<td>1.755</td>
<td>0.746</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[1][A]</td>
<td>u_debug_module/u_debug/n3961_s7/I1</td>
</tr>
<tr>
<td>2.298</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>30</td>
<td>R9C23[1][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n3961_s7/F</td>
</tr>
<tr>
<td>4.313</td>
<td>2.015</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[0][A]</td>
<td>u_debug_module/u_debug/n3961_s8/I3</td>
</tr>
<tr>
<td>4.589</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R15C28[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n3961_s8/F</td>
</tr>
<tr>
<td>5.960</td>
<td>1.372</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C31[0][A]</td>
<td>u_debug_module/u_debug/n3970_s5/I2</td>
</tr>
<tr>
<td>6.502</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C31[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n3970_s5/F</td>
</tr>
<tr>
<td>6.502</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C31[0][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf3_22_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C31[0][A]</td>
<td>u_debug_module/u_debug/progbuf3_22_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf3_22_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C31[0][A]</td>
<td>u_debug_module/u_debug/progbuf3_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.360, 23.691%; route: 4.133, 72.005%; tC2Q: 0.247, 4.304%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path151</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.319</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.499</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf3_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C24[0][B]</td>
<td>u_debug_module/u_debug/req_addr_r_1_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>148</td>
<td>R18C24[0][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_1_s0/Q</td>
</tr>
<tr>
<td>1.755</td>
<td>0.746</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[1][A]</td>
<td>u_debug_module/u_debug/n3961_s7/I1</td>
</tr>
<tr>
<td>2.298</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>30</td>
<td>R9C23[1][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n3961_s7/F</td>
</tr>
<tr>
<td>4.313</td>
<td>2.015</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[0][A]</td>
<td>u_debug_module/u_debug/n3961_s8/I3</td>
</tr>
<tr>
<td>4.589</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R15C28[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n3961_s8/F</td>
</tr>
<tr>
<td>5.957</td>
<td>1.369</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C31[0][A]</td>
<td>u_debug_module/u_debug/n3971_s5/I2</td>
</tr>
<tr>
<td>6.499</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C31[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n3971_s5/F</td>
</tr>
<tr>
<td>6.499</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C31[0][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf3_21_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C31[0][A]</td>
<td>u_debug_module/u_debug/progbuf3_21_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf3_21_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C31[0][A]</td>
<td>u_debug_module/u_debug/progbuf3_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.360, 23.703%; route: 4.130, 71.992%; tC2Q: 0.247, 4.306%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path152</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.321</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.145</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/data1_r_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][B]</td>
<td>u_debug_module/u_debug/req_addr_r_4_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C22[1][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_4_s0/Q</td>
</tr>
<tr>
<td>2.036</td>
<td>1.026</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C27[3][B]</td>
<td>u_debug_module/u_cdc_dm/n471_s11/I1</td>
</tr>
<tr>
<td>2.577</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R9C27[3][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n471_s11/F</td>
</tr>
<tr>
<td>3.321</td>
<td>0.744</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[0][A]</td>
<td>u_debug_module/u_cdc_dm/n471_s13/I3</td>
</tr>
<tr>
<td>3.863</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>R9C23[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n471_s13/F</td>
</tr>
<tr>
<td>4.586</td>
<td>0.723</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[0][B]</td>
<td>u_debug_module/u_debug/data1_0_s3/I2</td>
</tr>
<tr>
<td>4.862</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R13C24[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/data1_0_s3/F</td>
</tr>
<tr>
<td>6.602</td>
<td>1.740</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C39[2][A]</td>
<td>u_debug_module/u_debug/data1_11_s1/I2</td>
</tr>
<tr>
<td>7.145</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C39[2][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/data1_11_s1/F</td>
</tr>
<tr>
<td>7.145</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C39[2][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/data1_r_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>10.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>10.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C39[2][A]</td>
<td>u_debug_module/u_debug/data1_r_11_s0/CLK</td>
</tr>
<tr>
<td>10.466</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C39[2][A]</td>
<td>u_debug_module/u_debug/data1_r_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.901, 29.792%; route: 4.234, 66.337%; tC2Q: 0.247, 3.870%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path153</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.328</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.490</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf7_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][A]</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C22[1][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
</tr>
<tr>
<td>1.550</td>
<td>0.541</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[0][B]</td>
<td>u_debug_module/u_debug/n3865_s8/I3</td>
</tr>
<tr>
<td>2.092</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>81</td>
<td>R9C22[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n3865_s8/F</td>
</tr>
<tr>
<td>4.349</td>
<td>2.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C33[1][A]</td>
<td>u_debug_module/u_debug/n4089_s8/I2</td>
</tr>
<tr>
<td>4.624</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R16C33[1][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4089_s8/F</td>
</tr>
<tr>
<td>5.948</td>
<td>1.324</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C40[0][A]</td>
<td>u_debug_module/u_debug/n4114_s5/I2</td>
</tr>
<tr>
<td>6.490</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C40[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4114_s5/F</td>
</tr>
<tr>
<td>6.490</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C40[0][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf7_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C40[0][A]</td>
<td>u_debug_module/u_debug/progbuf7_6_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf7_6_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C40[0][A]</td>
<td>u_debug_module/u_debug/progbuf7_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.360, 23.739%; route: 4.121, 71.949%; tC2Q: 0.247, 4.312%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path154</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.328</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.490</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf7_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][A]</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C22[1][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
</tr>
<tr>
<td>1.550</td>
<td>0.541</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[0][B]</td>
<td>u_debug_module/u_debug/n3865_s8/I3</td>
</tr>
<tr>
<td>2.092</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>81</td>
<td>R9C22[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n3865_s8/F</td>
</tr>
<tr>
<td>4.349</td>
<td>2.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C33[1][A]</td>
<td>u_debug_module/u_debug/n4089_s8/I2</td>
</tr>
<tr>
<td>4.624</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R16C33[1][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4089_s8/F</td>
</tr>
<tr>
<td>5.948</td>
<td>1.324</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C40[0][B]</td>
<td>u_debug_module/u_debug/n4097_s5/I2</td>
</tr>
<tr>
<td>6.490</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C40[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4097_s5/F</td>
</tr>
<tr>
<td>6.490</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C40[0][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf7_23_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C40[0][B]</td>
<td>u_debug_module/u_debug/progbuf7_23_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf7_23_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C40[0][B]</td>
<td>u_debug_module/u_debug/progbuf7_23_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.360, 23.739%; route: 4.121, 71.949%; tC2Q: 0.247, 4.312%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path155</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.329</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.490</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf7_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][A]</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C22[1][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
</tr>
<tr>
<td>1.550</td>
<td>0.541</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[0][B]</td>
<td>u_debug_module/u_debug/n3865_s8/I3</td>
</tr>
<tr>
<td>2.092</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>81</td>
<td>R9C22[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n3865_s8/F</td>
</tr>
<tr>
<td>4.349</td>
<td>2.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C33[1][A]</td>
<td>u_debug_module/u_debug/n4089_s8/I2</td>
</tr>
<tr>
<td>4.624</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R16C33[1][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4089_s8/F</td>
</tr>
<tr>
<td>5.948</td>
<td>1.324</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C40[1][A]</td>
<td>u_debug_module/u_debug/n4096_s5/I2</td>
</tr>
<tr>
<td>6.490</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C40[1][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4096_s5/F</td>
</tr>
<tr>
<td>6.490</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C40[1][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf7_24_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C40[1][A]</td>
<td>u_debug_module/u_debug/progbuf7_24_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf7_24_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C40[1][A]</td>
<td>u_debug_module/u_debug/progbuf7_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.359, 23.729%; route: 4.121, 71.958%; tC2Q: 0.247, 4.313%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path156</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.334</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.484</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf7_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][A]</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C22[1][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
</tr>
<tr>
<td>1.550</td>
<td>0.541</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[0][B]</td>
<td>u_debug_module/u_debug/n3865_s8/I3</td>
</tr>
<tr>
<td>2.092</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>81</td>
<td>R9C22[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n3865_s8/F</td>
</tr>
<tr>
<td>4.349</td>
<td>2.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C33[1][A]</td>
<td>u_debug_module/u_debug/n4089_s8/I2</td>
</tr>
<tr>
<td>4.624</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R16C33[1][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4089_s8/F</td>
</tr>
<tr>
<td>5.942</td>
<td>1.317</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C39[0][A]</td>
<td>u_debug_module/u_debug/n4115_s5/I2</td>
</tr>
<tr>
<td>6.484</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C39[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4115_s5/F</td>
</tr>
<tr>
<td>6.484</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C39[0][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf7_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C39[0][A]</td>
<td>u_debug_module/u_debug/progbuf7_5_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf7_5_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C39[0][A]</td>
<td>u_debug_module/u_debug/progbuf7_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.360, 23.765%; route: 4.115, 71.918%; tC2Q: 0.247, 4.317%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path157</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.334</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.484</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf7_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][A]</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C22[1][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
</tr>
<tr>
<td>1.550</td>
<td>0.541</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[0][B]</td>
<td>u_debug_module/u_debug/n3865_s8/I3</td>
</tr>
<tr>
<td>2.092</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>81</td>
<td>R9C22[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n3865_s8/F</td>
</tr>
<tr>
<td>4.349</td>
<td>2.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C33[1][A]</td>
<td>u_debug_module/u_debug/n4089_s8/I2</td>
</tr>
<tr>
<td>4.624</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R16C33[1][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4089_s8/F</td>
</tr>
<tr>
<td>5.942</td>
<td>1.317</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C39[0][B]</td>
<td>u_debug_module/u_debug/n4110_s5/I2</td>
</tr>
<tr>
<td>6.484</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C39[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4110_s5/F</td>
</tr>
<tr>
<td>6.484</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C39[0][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf7_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C39[0][B]</td>
<td>u_debug_module/u_debug/progbuf7_10_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf7_10_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C39[0][B]</td>
<td>u_debug_module/u_debug/progbuf7_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.360, 23.765%; route: 4.115, 71.918%; tC2Q: 0.247, 4.317%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path158</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.334</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.484</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf7_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][A]</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C22[1][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
</tr>
<tr>
<td>1.550</td>
<td>0.541</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[0][B]</td>
<td>u_debug_module/u_debug/n3865_s8/I3</td>
</tr>
<tr>
<td>2.092</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>81</td>
<td>R9C22[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n3865_s8/F</td>
</tr>
<tr>
<td>4.349</td>
<td>2.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C33[1][A]</td>
<td>u_debug_module/u_debug/n4089_s8/I2</td>
</tr>
<tr>
<td>4.624</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R16C33[1][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4089_s8/F</td>
</tr>
<tr>
<td>5.942</td>
<td>1.317</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C39[0][B]</td>
<td>u_debug_module/u_debug/n4107_s5/I2</td>
</tr>
<tr>
<td>6.484</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C39[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4107_s5/F</td>
</tr>
<tr>
<td>6.484</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C39[0][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf7_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C39[0][B]</td>
<td>u_debug_module/u_debug/progbuf7_13_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf7_13_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C39[0][B]</td>
<td>u_debug_module/u_debug/progbuf7_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.360, 23.765%; route: 4.115, 71.918%; tC2Q: 0.247, 4.317%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path159</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.334</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.484</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf7_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][A]</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C22[1][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
</tr>
<tr>
<td>1.550</td>
<td>0.541</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[0][B]</td>
<td>u_debug_module/u_debug/n3865_s8/I3</td>
</tr>
<tr>
<td>2.092</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>81</td>
<td>R9C22[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n3865_s8/F</td>
</tr>
<tr>
<td>4.349</td>
<td>2.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C33[1][A]</td>
<td>u_debug_module/u_debug/n4089_s8/I2</td>
</tr>
<tr>
<td>4.624</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R16C33[1][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4089_s8/F</td>
</tr>
<tr>
<td>5.942</td>
<td>1.317</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C37[0][A]</td>
<td>u_debug_module/u_debug/n4106_s5/I2</td>
</tr>
<tr>
<td>6.484</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C37[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4106_s5/F</td>
</tr>
<tr>
<td>6.484</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C37[0][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf7_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C37[0][A]</td>
<td>u_debug_module/u_debug/progbuf7_14_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf7_14_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C37[0][A]</td>
<td>u_debug_module/u_debug/progbuf7_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.360, 23.765%; route: 4.115, 71.918%; tC2Q: 0.247, 4.317%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path160</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.334</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.484</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf7_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][A]</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C22[1][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
</tr>
<tr>
<td>1.550</td>
<td>0.541</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[0][B]</td>
<td>u_debug_module/u_debug/n3865_s8/I3</td>
</tr>
<tr>
<td>2.092</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>81</td>
<td>R9C22[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n3865_s8/F</td>
</tr>
<tr>
<td>4.349</td>
<td>2.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C33[1][A]</td>
<td>u_debug_module/u_debug/n4089_s8/I2</td>
</tr>
<tr>
<td>4.624</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R16C33[1][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4089_s8/F</td>
</tr>
<tr>
<td>5.942</td>
<td>1.317</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C37[0][B]</td>
<td>u_debug_module/u_debug/n4101_s5/I2</td>
</tr>
<tr>
<td>6.484</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C37[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4101_s5/F</td>
</tr>
<tr>
<td>6.484</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C37[0][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf7_19_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C37[0][B]</td>
<td>u_debug_module/u_debug/progbuf7_19_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf7_19_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C37[0][B]</td>
<td>u_debug_module/u_debug/progbuf7_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.360, 23.765%; route: 4.115, 71.918%; tC2Q: 0.247, 4.317%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path161</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.483</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf7_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][A]</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C22[1][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
</tr>
<tr>
<td>1.550</td>
<td>0.541</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[0][B]</td>
<td>u_debug_module/u_debug/n3865_s8/I3</td>
</tr>
<tr>
<td>2.092</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>81</td>
<td>R9C22[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n3865_s8/F</td>
</tr>
<tr>
<td>4.349</td>
<td>2.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C33[1][A]</td>
<td>u_debug_module/u_debug/n4089_s8/I2</td>
</tr>
<tr>
<td>4.624</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R16C33[1][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4089_s8/F</td>
</tr>
<tr>
<td>5.942</td>
<td>1.317</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C39[1][A]</td>
<td>u_debug_module/u_debug/n4109_s5/I2</td>
</tr>
<tr>
<td>6.483</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C39[1][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4109_s5/F</td>
</tr>
<tr>
<td>6.483</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C39[1][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf7_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C39[1][A]</td>
<td>u_debug_module/u_debug/progbuf7_11_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf7_11_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C39[1][A]</td>
<td>u_debug_module/u_debug/progbuf7_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.359, 23.755%; route: 4.115, 71.928%; tC2Q: 0.247, 4.317%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path162</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.349</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.117</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_cdc_dm/cdc_resp_reg_r_30_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][B]</td>
<td>u_debug_module/u_debug/req_addr_r_4_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C22[1][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_4_s0/Q</td>
</tr>
<tr>
<td>2.036</td>
<td>1.026</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C27[3][B]</td>
<td>u_debug_module/u_cdc_dm/n471_s11/I1</td>
</tr>
<tr>
<td>2.577</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R9C27[3][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n471_s11/F</td>
</tr>
<tr>
<td>3.321</td>
<td>0.744</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[0][B]</td>
<td>u_debug_module/u_cdc_dm/n470_s24/I3</td>
</tr>
<tr>
<td>3.863</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R9C23[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n470_s24/F</td>
</tr>
<tr>
<td>5.425</td>
<td>1.562</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C34[1][B]</td>
<td>u_debug_module/u_cdc_dm/n442_s12/I2</td>
</tr>
<tr>
<td>5.967</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C34[1][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n442_s12/F</td>
</tr>
<tr>
<td>6.545</td>
<td>0.578</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C25[0][A]</td>
<td>u_debug_module/u_cdc_dm/n442_s7/I2</td>
</tr>
<tr>
<td>6.830</td>
<td>0.285</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C25[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n442_s7/F</td>
</tr>
<tr>
<td>6.831</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C25[0][B]</td>
<td>u_debug_module/u_cdc_dm/n442_s5/I2</td>
</tr>
<tr>
<td>7.117</td>
<td>0.285</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C25[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n442_s5/F</td>
</tr>
<tr>
<td>7.117</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C25[0][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_cdc_dm/cdc_resp_reg_r_30_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>10.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>10.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C25[0][B]</td>
<td>u_debug_module/u_cdc_dm/cdc_resp_reg_r_30_s1/CLK</td>
</tr>
<tr>
<td>10.466</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C25[0][B]</td>
<td>u_debug_module/u_cdc_dm/cdc_resp_reg_r_30_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.196, 34.565%; route: 3.911, 61.548%; tC2Q: 0.247, 3.887%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path163</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.354</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.465</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf11_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C24[0][B]</td>
<td>u_debug_module/u_debug/req_addr_r_1_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>148</td>
<td>R18C24[0][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_1_s0/Q</td>
</tr>
<tr>
<td>1.755</td>
<td>0.746</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[1][A]</td>
<td>u_debug_module/u_debug/n3961_s7/I1</td>
</tr>
<tr>
<td>2.298</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>30</td>
<td>R9C23[1][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n3961_s7/F</td>
</tr>
<tr>
<td>4.269</td>
<td>1.972</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C34[2][A]</td>
<td>u_debug_module/u_debug/n4217_s7/I2</td>
</tr>
<tr>
<td>4.811</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R17C34[2][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4217_s7/F</td>
</tr>
<tr>
<td>5.922</td>
<td>1.111</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C41[2][B]</td>
<td>u_debug_module/u_debug/n4243_s5/I2</td>
</tr>
<tr>
<td>6.465</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C41[2][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4243_s5/F</td>
</tr>
<tr>
<td>6.465</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C41[2][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf11_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C41[2][B]</td>
<td>u_debug_module/u_debug/progbuf11_5_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf11_5_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C41[2][B]</td>
<td>u_debug_module/u_debug/progbuf11_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.626, 28.525%; route: 3.829, 67.144%; tC2Q: 0.247, 4.332%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path164</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.354</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.465</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf11_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C24[0][B]</td>
<td>u_debug_module/u_debug/req_addr_r_1_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>148</td>
<td>R18C24[0][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_1_s0/Q</td>
</tr>
<tr>
<td>1.755</td>
<td>0.746</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[1][A]</td>
<td>u_debug_module/u_debug/n3961_s7/I1</td>
</tr>
<tr>
<td>2.298</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>30</td>
<td>R9C23[1][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n3961_s7/F</td>
</tr>
<tr>
<td>4.269</td>
<td>1.972</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C34[2][A]</td>
<td>u_debug_module/u_debug/n4217_s7/I2</td>
</tr>
<tr>
<td>4.811</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R17C34[2][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4217_s7/F</td>
</tr>
<tr>
<td>5.922</td>
<td>1.111</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C41[0][A]</td>
<td>u_debug_module/u_debug/n4237_s5/I2</td>
</tr>
<tr>
<td>6.465</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C41[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4237_s5/F</td>
</tr>
<tr>
<td>6.465</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C41[0][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf11_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C41[0][A]</td>
<td>u_debug_module/u_debug/progbuf11_11_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf11_11_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C41[0][A]</td>
<td>u_debug_module/u_debug/progbuf11_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.626, 28.525%; route: 3.829, 67.144%; tC2Q: 0.247, 4.332%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path165</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.354</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.465</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf11_25_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C24[0][B]</td>
<td>u_debug_module/u_debug/req_addr_r_1_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>148</td>
<td>R18C24[0][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_1_s0/Q</td>
</tr>
<tr>
<td>1.755</td>
<td>0.746</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[1][A]</td>
<td>u_debug_module/u_debug/n3961_s7/I1</td>
</tr>
<tr>
<td>2.298</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>30</td>
<td>R9C23[1][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n3961_s7/F</td>
</tr>
<tr>
<td>4.269</td>
<td>1.972</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C34[2][A]</td>
<td>u_debug_module/u_debug/n4217_s7/I2</td>
</tr>
<tr>
<td>4.811</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R17C34[2][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4217_s7/F</td>
</tr>
<tr>
<td>5.922</td>
<td>1.111</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C41[1][A]</td>
<td>u_debug_module/u_debug/n4223_s5/I2</td>
</tr>
<tr>
<td>6.465</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C41[1][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4223_s5/F</td>
</tr>
<tr>
<td>6.465</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C41[1][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf11_25_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C41[1][A]</td>
<td>u_debug_module/u_debug/progbuf11_25_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf11_25_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C41[1][A]</td>
<td>u_debug_module/u_debug/progbuf11_25_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.626, 28.525%; route: 3.829, 67.144%; tC2Q: 0.247, 4.332%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path166</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.354</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.465</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf11_26_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C24[0][B]</td>
<td>u_debug_module/u_debug/req_addr_r_1_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>148</td>
<td>R18C24[0][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_1_s0/Q</td>
</tr>
<tr>
<td>1.755</td>
<td>0.746</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[1][A]</td>
<td>u_debug_module/u_debug/n3961_s7/I1</td>
</tr>
<tr>
<td>2.298</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>30</td>
<td>R9C23[1][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n3961_s7/F</td>
</tr>
<tr>
<td>4.269</td>
<td>1.972</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C34[2][A]</td>
<td>u_debug_module/u_debug/n4217_s7/I2</td>
</tr>
<tr>
<td>4.811</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R17C34[2][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4217_s7/F</td>
</tr>
<tr>
<td>5.922</td>
<td>1.111</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C41[0][A]</td>
<td>u_debug_module/u_debug/n4222_s5/I2</td>
</tr>
<tr>
<td>6.465</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C41[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4222_s5/F</td>
</tr>
<tr>
<td>6.465</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C41[0][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf11_26_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C41[0][A]</td>
<td>u_debug_module/u_debug/progbuf11_26_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf11_26_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C41[0][A]</td>
<td>u_debug_module/u_debug/progbuf11_26_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.626, 28.525%; route: 3.829, 67.144%; tC2Q: 0.247, 4.332%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path167</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.357</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.462</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf11_29_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C24[0][B]</td>
<td>u_debug_module/u_debug/req_addr_r_1_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>148</td>
<td>R18C24[0][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_1_s0/Q</td>
</tr>
<tr>
<td>1.755</td>
<td>0.746</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[1][A]</td>
<td>u_debug_module/u_debug/n3961_s7/I1</td>
</tr>
<tr>
<td>2.298</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>30</td>
<td>R9C23[1][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n3961_s7/F</td>
</tr>
<tr>
<td>4.269</td>
<td>1.972</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C34[2][A]</td>
<td>u_debug_module/u_debug/n4217_s7/I2</td>
</tr>
<tr>
<td>4.811</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R17C34[2][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4217_s7/F</td>
</tr>
<tr>
<td>5.919</td>
<td>1.108</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C41[2][B]</td>
<td>u_debug_module/u_debug/n4219_s5/I2</td>
</tr>
<tr>
<td>6.462</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C41[2][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4219_s5/F</td>
</tr>
<tr>
<td>6.462</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C41[2][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf11_29_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C41[2][B]</td>
<td>u_debug_module/u_debug/progbuf11_29_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf11_29_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C41[2][B]</td>
<td>u_debug_module/u_debug/progbuf11_29_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.626, 28.538%; route: 3.826, 67.128%; tC2Q: 0.247, 4.334%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path168</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.360</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.458</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf7_28_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][A]</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C22[1][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
</tr>
<tr>
<td>1.550</td>
<td>0.541</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[0][B]</td>
<td>u_debug_module/u_debug/n3865_s8/I3</td>
</tr>
<tr>
<td>2.092</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>81</td>
<td>R9C22[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n3865_s8/F</td>
</tr>
<tr>
<td>4.349</td>
<td>2.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C33[1][A]</td>
<td>u_debug_module/u_debug/n4089_s8/I2</td>
</tr>
<tr>
<td>4.624</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R16C33[1][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4089_s8/F</td>
</tr>
<tr>
<td>6.012</td>
<td>1.388</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C37[0][A]</td>
<td>u_debug_module/u_debug/n4092_s5/I2</td>
</tr>
<tr>
<td>6.458</td>
<td>0.446</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C37[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4092_s5/F</td>
</tr>
<tr>
<td>6.458</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C37[0][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf7_28_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C37[0][A]</td>
<td>u_debug_module/u_debug/progbuf7_28_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf7_28_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C37[0][A]</td>
<td>u_debug_module/u_debug/progbuf7_28_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.263, 22.182%; route: 4.185, 73.482%; tC2Q: 0.247, 4.337%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path169</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.368</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.098</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/data1_r_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][B]</td>
<td>u_debug_module/u_debug/req_addr_r_4_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C22[1][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_4_s0/Q</td>
</tr>
<tr>
<td>2.036</td>
<td>1.026</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C27[3][B]</td>
<td>u_debug_module/u_cdc_dm/n471_s11/I1</td>
</tr>
<tr>
<td>2.577</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R9C27[3][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n471_s11/F</td>
</tr>
<tr>
<td>3.321</td>
<td>0.744</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[0][A]</td>
<td>u_debug_module/u_cdc_dm/n471_s13/I3</td>
</tr>
<tr>
<td>3.863</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>R9C23[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n471_s13/F</td>
</tr>
<tr>
<td>4.586</td>
<td>0.723</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[0][B]</td>
<td>u_debug_module/u_debug/data1_0_s3/I2</td>
</tr>
<tr>
<td>4.862</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R13C24[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/data1_0_s3/F</td>
</tr>
<tr>
<td>6.557</td>
<td>1.695</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C41[2][B]</td>
<td>u_debug_module/u_debug/data1_15_s1/I2</td>
</tr>
<tr>
<td>7.098</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C41[2][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/data1_15_s1/F</td>
</tr>
<tr>
<td>7.098</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C41[2][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/data1_r_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>10.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>10.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C41[2][B]</td>
<td>u_debug_module/u_debug/data1_r_15_s0/CLK</td>
</tr>
<tr>
<td>10.466</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C41[2][B]</td>
<td>u_debug_module/u_debug/data1_r_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.901, 29.998%; route: 4.188, 66.103%; tC2Q: 0.247, 3.898%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path170</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.368</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.098</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/data1_r_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][B]</td>
<td>u_debug_module/u_debug/req_addr_r_4_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C22[1][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_4_s0/Q</td>
</tr>
<tr>
<td>2.036</td>
<td>1.026</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C27[3][B]</td>
<td>u_debug_module/u_cdc_dm/n471_s11/I1</td>
</tr>
<tr>
<td>2.577</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R9C27[3][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n471_s11/F</td>
</tr>
<tr>
<td>3.321</td>
<td>0.744</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[0][A]</td>
<td>u_debug_module/u_cdc_dm/n471_s13/I3</td>
</tr>
<tr>
<td>3.863</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>R9C23[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n471_s13/F</td>
</tr>
<tr>
<td>4.586</td>
<td>0.723</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[0][B]</td>
<td>u_debug_module/u_debug/data1_0_s3/I2</td>
</tr>
<tr>
<td>4.862</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R13C24[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/data1_0_s3/F</td>
</tr>
<tr>
<td>6.557</td>
<td>1.695</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C41[2][A]</td>
<td>u_debug_module/u_debug/data1_16_s1/I2</td>
</tr>
<tr>
<td>7.098</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C41[2][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/data1_16_s1/F</td>
</tr>
<tr>
<td>7.098</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C41[2][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/data1_r_16_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>10.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>10.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C41[2][A]</td>
<td>u_debug_module/u_debug/data1_r_16_s0/CLK</td>
</tr>
<tr>
<td>10.466</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C41[2][A]</td>
<td>u_debug_module/u_debug/data1_r_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.901, 29.998%; route: 4.188, 66.103%; tC2Q: 0.247, 3.898%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path171</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.368</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.098</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/data1_r_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][B]</td>
<td>u_debug_module/u_debug/req_addr_r_4_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C22[1][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_4_s0/Q</td>
</tr>
<tr>
<td>2.036</td>
<td>1.026</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C27[3][B]</td>
<td>u_debug_module/u_cdc_dm/n471_s11/I1</td>
</tr>
<tr>
<td>2.577</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R9C27[3][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n471_s11/F</td>
</tr>
<tr>
<td>3.321</td>
<td>0.744</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[0][A]</td>
<td>u_debug_module/u_cdc_dm/n471_s13/I3</td>
</tr>
<tr>
<td>3.863</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>R9C23[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n471_s13/F</td>
</tr>
<tr>
<td>4.586</td>
<td>0.723</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[0][B]</td>
<td>u_debug_module/u_debug/data1_0_s3/I2</td>
</tr>
<tr>
<td>4.862</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R13C24[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/data1_0_s3/F</td>
</tr>
<tr>
<td>6.557</td>
<td>1.695</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C41[1][A]</td>
<td>u_debug_module/u_debug/data1_18_s1/I2</td>
</tr>
<tr>
<td>7.098</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C41[1][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/data1_18_s1/F</td>
</tr>
<tr>
<td>7.098</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C41[1][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/data1_r_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>10.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>10.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C41[1][A]</td>
<td>u_debug_module/u_debug/data1_r_18_s0/CLK</td>
</tr>
<tr>
<td>10.466</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C41[1][A]</td>
<td>u_debug_module/u_debug/data1_r_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.901, 29.998%; route: 4.188, 66.103%; tC2Q: 0.247, 3.898%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path172</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.369</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.449</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf2_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][A]</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C22[1][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
</tr>
<tr>
<td>1.550</td>
<td>0.541</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[0][B]</td>
<td>u_debug_module/u_debug/n3865_s8/I3</td>
</tr>
<tr>
<td>2.092</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>81</td>
<td>R9C22[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n3865_s8/F</td>
</tr>
<tr>
<td>3.487</td>
<td>1.395</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C28[3][A]</td>
<td>u_debug_module/u_debug/n3929_s8/I2</td>
</tr>
<tr>
<td>4.030</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R17C28[3][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n3929_s8/F</td>
</tr>
<tr>
<td>5.907</td>
<td>1.877</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C25[1][B]</td>
<td>u_debug_module/u_debug/n3957_s5/I2</td>
</tr>
<tr>
<td>6.449</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C25[1][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n3957_s5/F</td>
</tr>
<tr>
<td>6.449</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C25[1][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf2_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C25[1][B]</td>
<td>u_debug_module/u_debug/progbuf2_3_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf2_3_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C25[1][B]</td>
<td>u_debug_module/u_debug/progbuf2_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.626, 28.603%; route: 3.813, 67.054%; tC2Q: 0.247, 4.344%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path173</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.369</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.449</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf2_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][A]</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C22[1][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
</tr>
<tr>
<td>1.550</td>
<td>0.541</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[0][B]</td>
<td>u_debug_module/u_debug/n3865_s8/I3</td>
</tr>
<tr>
<td>2.092</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>81</td>
<td>R9C22[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n3865_s8/F</td>
</tr>
<tr>
<td>3.487</td>
<td>1.395</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C28[3][A]</td>
<td>u_debug_module/u_debug/n3929_s8/I2</td>
</tr>
<tr>
<td>4.030</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R17C28[3][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n3929_s8/F</td>
</tr>
<tr>
<td>5.907</td>
<td>1.877</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C25[1][A]</td>
<td>u_debug_module/u_debug/n3956_s5/I2</td>
</tr>
<tr>
<td>6.449</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C25[1][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n3956_s5/F</td>
</tr>
<tr>
<td>6.449</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C25[1][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf2_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C25[1][A]</td>
<td>u_debug_module/u_debug/progbuf2_4_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf2_4_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C25[1][A]</td>
<td>u_debug_module/u_debug/progbuf2_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.626, 28.603%; route: 3.813, 67.054%; tC2Q: 0.247, 4.344%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path174</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.380</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.086</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/data1_r_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][B]</td>
<td>u_debug_module/u_debug/req_addr_r_4_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C22[1][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_4_s0/Q</td>
</tr>
<tr>
<td>2.036</td>
<td>1.026</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C27[3][B]</td>
<td>u_debug_module/u_cdc_dm/n471_s11/I1</td>
</tr>
<tr>
<td>2.577</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R9C27[3][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n471_s11/F</td>
</tr>
<tr>
<td>3.321</td>
<td>0.744</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[0][A]</td>
<td>u_debug_module/u_cdc_dm/n471_s13/I3</td>
</tr>
<tr>
<td>3.863</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>R9C23[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n471_s13/F</td>
</tr>
<tr>
<td>4.586</td>
<td>0.723</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[0][B]</td>
<td>u_debug_module/u_debug/data1_0_s3/I2</td>
</tr>
<tr>
<td>4.862</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R13C24[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/data1_0_s3/F</td>
</tr>
<tr>
<td>6.544</td>
<td>1.682</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C42[2][B]</td>
<td>u_debug_module/u_debug/data1_22_s1/I2</td>
</tr>
<tr>
<td>7.086</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C42[2][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/data1_22_s1/F</td>
</tr>
<tr>
<td>7.086</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C42[2][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/data1_r_22_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>10.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>10.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C42[2][B]</td>
<td>u_debug_module/u_debug/data1_r_22_s0/CLK</td>
</tr>
<tr>
<td>10.466</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C42[2][B]</td>
<td>u_debug_module/u_debug/data1_r_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.901, 30.057%; route: 4.176, 66.037%; tC2Q: 0.247, 3.906%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path175</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.380</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.086</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/data1_r_27_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][B]</td>
<td>u_debug_module/u_debug/req_addr_r_4_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C22[1][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_4_s0/Q</td>
</tr>
<tr>
<td>2.036</td>
<td>1.026</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C27[3][B]</td>
<td>u_debug_module/u_cdc_dm/n471_s11/I1</td>
</tr>
<tr>
<td>2.577</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R9C27[3][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n471_s11/F</td>
</tr>
<tr>
<td>3.321</td>
<td>0.744</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[0][A]</td>
<td>u_debug_module/u_cdc_dm/n471_s13/I3</td>
</tr>
<tr>
<td>3.863</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>R9C23[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n471_s13/F</td>
</tr>
<tr>
<td>4.586</td>
<td>0.723</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[0][B]</td>
<td>u_debug_module/u_debug/data1_0_s3/I2</td>
</tr>
<tr>
<td>4.862</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R13C24[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/data1_0_s3/F</td>
</tr>
<tr>
<td>6.544</td>
<td>1.682</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C42[2][A]</td>
<td>u_debug_module/u_debug/data1_27_s1/I2</td>
</tr>
<tr>
<td>7.086</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C42[2][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/data1_27_s1/F</td>
</tr>
<tr>
<td>7.086</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C42[2][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/data1_r_27_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>10.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>10.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C42[2][A]</td>
<td>u_debug_module/u_debug/data1_r_27_s0/CLK</td>
</tr>
<tr>
<td>10.466</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C42[2][A]</td>
<td>u_debug_module/u_debug/data1_r_27_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.901, 30.057%; route: 4.176, 66.037%; tC2Q: 0.247, 3.906%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path176</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.394</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.424</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf15_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][A]</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C22[1][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
</tr>
<tr>
<td>1.550</td>
<td>0.541</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[0][A]</td>
<td>u_debug_module/u_debug/n4153_s7/I2</td>
</tr>
<tr>
<td>2.092</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>78</td>
<td>R9C22[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4153_s7/F</td>
</tr>
<tr>
<td>3.798</td>
<td>1.706</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C26[3][B]</td>
<td>u_debug_module/u_debug/n4345_s9/I3</td>
</tr>
<tr>
<td>4.083</td>
<td>0.285</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R9C26[3][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4345_s9/F</td>
</tr>
<tr>
<td>4.088</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C26[2][A]</td>
<td>u_debug_module/u_debug/n4345_s8/I2</td>
</tr>
<tr>
<td>4.630</td>
<td>0.542</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R9C26[2][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4345_s8/F</td>
</tr>
<tr>
<td>5.882</td>
<td>1.251</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C43[2][A]</td>
<td>u_debug_module/u_debug/n4372_s5/I2</td>
</tr>
<tr>
<td>6.424</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C43[2][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4372_s5/F</td>
</tr>
<tr>
<td>6.424</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C43[2][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf15_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C43[2][A]</td>
<td>u_debug_module/u_debug/progbuf15_4_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf15_4_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C43[2][A]</td>
<td>u_debug_module/u_debug/progbuf15_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.912, 33.767%; route: 3.503, 61.870%; tC2Q: 0.247, 4.363%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path177</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.394</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.424</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf15_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][A]</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C22[1][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
</tr>
<tr>
<td>1.550</td>
<td>0.541</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[0][A]</td>
<td>u_debug_module/u_debug/n4153_s7/I2</td>
</tr>
<tr>
<td>2.092</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>78</td>
<td>R9C22[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4153_s7/F</td>
</tr>
<tr>
<td>3.798</td>
<td>1.706</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C26[3][B]</td>
<td>u_debug_module/u_debug/n4345_s9/I3</td>
</tr>
<tr>
<td>4.083</td>
<td>0.285</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R9C26[3][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4345_s9/F</td>
</tr>
<tr>
<td>4.088</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C26[2][A]</td>
<td>u_debug_module/u_debug/n4345_s8/I2</td>
</tr>
<tr>
<td>4.630</td>
<td>0.542</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R9C26[2][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4345_s8/F</td>
</tr>
<tr>
<td>5.882</td>
<td>1.251</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C43[2][B]</td>
<td>u_debug_module/u_debug/n4369_s5/I2</td>
</tr>
<tr>
<td>6.424</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C43[2][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4369_s5/F</td>
</tr>
<tr>
<td>6.424</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C43[2][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf15_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C43[2][B]</td>
<td>u_debug_module/u_debug/progbuf15_7_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf15_7_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C43[2][B]</td>
<td>u_debug_module/u_debug/progbuf15_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.912, 33.767%; route: 3.503, 61.870%; tC2Q: 0.247, 4.363%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path178</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.394</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.424</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf15_26_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][A]</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C22[1][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
</tr>
<tr>
<td>1.550</td>
<td>0.541</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[0][A]</td>
<td>u_debug_module/u_debug/n4153_s7/I2</td>
</tr>
<tr>
<td>2.092</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>78</td>
<td>R9C22[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4153_s7/F</td>
</tr>
<tr>
<td>3.798</td>
<td>1.706</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C26[3][B]</td>
<td>u_debug_module/u_debug/n4345_s9/I3</td>
</tr>
<tr>
<td>4.083</td>
<td>0.285</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R9C26[3][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4345_s9/F</td>
</tr>
<tr>
<td>4.088</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C26[2][A]</td>
<td>u_debug_module/u_debug/n4345_s8/I2</td>
</tr>
<tr>
<td>4.630</td>
<td>0.542</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R9C26[2][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4345_s8/F</td>
</tr>
<tr>
<td>5.978</td>
<td>1.348</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C40[0][A]</td>
<td>u_debug_module/u_debug/n4350_s5/I2</td>
</tr>
<tr>
<td>6.424</td>
<td>0.446</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C40[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4350_s5/F</td>
</tr>
<tr>
<td>6.424</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C40[0][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf15_26_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C40[0][A]</td>
<td>u_debug_module/u_debug/progbuf15_26_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf15_26_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C40[0][A]</td>
<td>u_debug_module/u_debug/progbuf15_26_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.815, 32.067%; route: 3.599, 63.570%; tC2Q: 0.247, 4.363%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path179</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.394</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.424</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf15_27_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][A]</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C22[1][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
</tr>
<tr>
<td>1.550</td>
<td>0.541</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[0][A]</td>
<td>u_debug_module/u_debug/n4153_s7/I2</td>
</tr>
<tr>
<td>2.092</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>78</td>
<td>R9C22[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4153_s7/F</td>
</tr>
<tr>
<td>3.798</td>
<td>1.706</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C26[3][B]</td>
<td>u_debug_module/u_debug/n4345_s9/I3</td>
</tr>
<tr>
<td>4.083</td>
<td>0.285</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R9C26[3][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4345_s9/F</td>
</tr>
<tr>
<td>4.088</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C26[2][A]</td>
<td>u_debug_module/u_debug/n4345_s8/I2</td>
</tr>
<tr>
<td>4.630</td>
<td>0.542</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R9C26[2][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4345_s8/F</td>
</tr>
<tr>
<td>5.978</td>
<td>1.348</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C40[0][B]</td>
<td>u_debug_module/u_debug/n4349_s5/I2</td>
</tr>
<tr>
<td>6.424</td>
<td>0.446</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C40[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4349_s5/F</td>
</tr>
<tr>
<td>6.424</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C40[0][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf15_27_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C40[0][B]</td>
<td>u_debug_module/u_debug/progbuf15_27_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf15_27_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C40[0][B]</td>
<td>u_debug_module/u_debug/progbuf15_27_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.815, 32.067%; route: 3.599, 63.570%; tC2Q: 0.247, 4.363%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path180</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.394</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.424</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf15_28_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][A]</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C22[1][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
</tr>
<tr>
<td>1.550</td>
<td>0.541</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[0][A]</td>
<td>u_debug_module/u_debug/n4153_s7/I2</td>
</tr>
<tr>
<td>2.092</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>78</td>
<td>R9C22[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4153_s7/F</td>
</tr>
<tr>
<td>3.798</td>
<td>1.706</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C26[3][B]</td>
<td>u_debug_module/u_debug/n4345_s9/I3</td>
</tr>
<tr>
<td>4.083</td>
<td>0.285</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R9C26[3][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4345_s9/F</td>
</tr>
<tr>
<td>4.088</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C26[2][A]</td>
<td>u_debug_module/u_debug/n4345_s8/I2</td>
</tr>
<tr>
<td>4.630</td>
<td>0.542</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R9C26[2][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4345_s8/F</td>
</tr>
<tr>
<td>5.978</td>
<td>1.348</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C40[1][A]</td>
<td>u_debug_module/u_debug/n4348_s5/I2</td>
</tr>
<tr>
<td>6.424</td>
<td>0.446</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C40[1][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4348_s5/F</td>
</tr>
<tr>
<td>6.424</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C40[1][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf15_28_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C40[1][A]</td>
<td>u_debug_module/u_debug/progbuf15_28_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf15_28_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C40[1][A]</td>
<td>u_debug_module/u_debug/progbuf15_28_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.815, 32.067%; route: 3.599, 63.570%; tC2Q: 0.247, 4.363%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path181</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.394</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.424</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf15_29_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][A]</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C22[1][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
</tr>
<tr>
<td>1.550</td>
<td>0.541</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[0][A]</td>
<td>u_debug_module/u_debug/n4153_s7/I2</td>
</tr>
<tr>
<td>2.092</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>78</td>
<td>R9C22[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4153_s7/F</td>
</tr>
<tr>
<td>3.798</td>
<td>1.706</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C26[3][B]</td>
<td>u_debug_module/u_debug/n4345_s9/I3</td>
</tr>
<tr>
<td>4.083</td>
<td>0.285</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R9C26[3][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4345_s9/F</td>
</tr>
<tr>
<td>4.088</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C26[2][A]</td>
<td>u_debug_module/u_debug/n4345_s8/I2</td>
</tr>
<tr>
<td>4.630</td>
<td>0.542</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R9C26[2][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4345_s8/F</td>
</tr>
<tr>
<td>5.978</td>
<td>1.348</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C40[1][B]</td>
<td>u_debug_module/u_debug/n4347_s5/I2</td>
</tr>
<tr>
<td>6.424</td>
<td>0.446</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C40[1][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4347_s5/F</td>
</tr>
<tr>
<td>6.424</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C40[1][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf15_29_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C40[1][B]</td>
<td>u_debug_module/u_debug/progbuf15_29_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf15_29_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C40[1][B]</td>
<td>u_debug_module/u_debug/progbuf15_29_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.815, 32.067%; route: 3.599, 63.570%; tC2Q: 0.247, 4.363%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path182</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.395</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.423</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf15_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][A]</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C22[1][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
</tr>
<tr>
<td>1.550</td>
<td>0.541</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[0][A]</td>
<td>u_debug_module/u_debug/n4153_s7/I2</td>
</tr>
<tr>
<td>2.092</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>78</td>
<td>R9C22[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4153_s7/F</td>
</tr>
<tr>
<td>3.798</td>
<td>1.706</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C26[3][B]</td>
<td>u_debug_module/u_debug/n4345_s9/I3</td>
</tr>
<tr>
<td>4.083</td>
<td>0.285</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R9C26[3][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4345_s9/F</td>
</tr>
<tr>
<td>4.088</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C26[2][A]</td>
<td>u_debug_module/u_debug/n4345_s8/I2</td>
</tr>
<tr>
<td>4.630</td>
<td>0.542</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R9C26[2][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4345_s8/F</td>
</tr>
<tr>
<td>5.882</td>
<td>1.251</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C43[0][A]</td>
<td>u_debug_module/u_debug/n4368_s5/I2</td>
</tr>
<tr>
<td>6.423</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C43[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4368_s5/F</td>
</tr>
<tr>
<td>6.423</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C43[0][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf15_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C43[0][A]</td>
<td>u_debug_module/u_debug/progbuf15_8_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf15_8_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C43[0][A]</td>
<td>u_debug_module/u_debug/progbuf15_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.911, 33.758%; route: 3.503, 61.878%; tC2Q: 0.247, 4.363%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path183</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.395</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.423</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf15_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][A]</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C22[1][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
</tr>
<tr>
<td>1.550</td>
<td>0.541</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[0][A]</td>
<td>u_debug_module/u_debug/n4153_s7/I2</td>
</tr>
<tr>
<td>2.092</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>78</td>
<td>R9C22[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4153_s7/F</td>
</tr>
<tr>
<td>3.798</td>
<td>1.706</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C26[3][B]</td>
<td>u_debug_module/u_debug/n4345_s9/I3</td>
</tr>
<tr>
<td>4.083</td>
<td>0.285</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R9C26[3][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4345_s9/F</td>
</tr>
<tr>
<td>4.088</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C26[2][A]</td>
<td>u_debug_module/u_debug/n4345_s8/I2</td>
</tr>
<tr>
<td>4.630</td>
<td>0.542</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R9C26[2][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4345_s8/F</td>
</tr>
<tr>
<td>5.882</td>
<td>1.251</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C43[1][B]</td>
<td>u_debug_module/u_debug/n4363_s5/I2</td>
</tr>
<tr>
<td>6.423</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C43[1][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4363_s5/F</td>
</tr>
<tr>
<td>6.423</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C43[1][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf15_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C43[1][B]</td>
<td>u_debug_module/u_debug/progbuf15_13_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf15_13_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C43[1][B]</td>
<td>u_debug_module/u_debug/progbuf15_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.911, 33.758%; route: 3.503, 61.878%; tC2Q: 0.247, 4.363%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path184</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.398</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.068</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/data0_r_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][B]</td>
<td>u_debug_module/u_debug/req_addr_r_4_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C22[1][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_4_s0/Q</td>
</tr>
<tr>
<td>2.036</td>
<td>1.026</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C27[3][B]</td>
<td>u_debug_module/u_cdc_dm/n471_s11/I1</td>
</tr>
<tr>
<td>2.577</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R9C27[3][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n471_s11/F</td>
</tr>
<tr>
<td>3.321</td>
<td>0.744</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[0][B]</td>
<td>u_debug_module/u_cdc_dm/n470_s24/I3</td>
</tr>
<tr>
<td>3.863</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R9C23[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n470_s24/F</td>
</tr>
<tr>
<td>4.636</td>
<td>0.773</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C26[0][A]</td>
<td>u_debug_module/u_debug/data0_0_s3/I2</td>
</tr>
<tr>
<td>4.912</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R13C26[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/data0_0_s3/F</td>
</tr>
<tr>
<td>6.622</td>
<td>1.710</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C31[1][B]</td>
<td>u_debug_module/u_debug/data0_7_s1/I2</td>
</tr>
<tr>
<td>7.068</td>
<td>0.446</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C31[1][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/data0_7_s1/F</td>
</tr>
<tr>
<td>7.068</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C31[1][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/data0_r_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>10.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>10.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C31[1][B]</td>
<td>u_debug_module/u_debug/data0_r_7_s0/CLK</td>
</tr>
<tr>
<td>10.466</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C31[1][B]</td>
<td>u_debug_module/u_debug/data0_r_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.805, 28.627%; route: 4.253, 67.456%; tC2Q: 0.247, 3.917%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path185</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.402</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.416</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf11_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C24[0][B]</td>
<td>u_debug_module/u_debug/req_addr_r_1_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>148</td>
<td>R18C24[0][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_1_s0/Q</td>
</tr>
<tr>
<td>1.755</td>
<td>0.746</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[1][A]</td>
<td>u_debug_module/u_debug/n3961_s7/I1</td>
</tr>
<tr>
<td>2.298</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>30</td>
<td>R9C23[1][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n3961_s7/F</td>
</tr>
<tr>
<td>4.269</td>
<td>1.972</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C34[2][A]</td>
<td>u_debug_module/u_debug/n4217_s7/I2</td>
</tr>
<tr>
<td>4.811</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R17C34[2][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4217_s7/F</td>
</tr>
<tr>
<td>5.874</td>
<td>1.063</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C43[0][A]</td>
<td>u_debug_module/u_debug/n4244_s5/I2</td>
</tr>
<tr>
<td>6.416</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C43[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4244_s5/F</td>
</tr>
<tr>
<td>6.416</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C43[0][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf11_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C43[0][A]</td>
<td>u_debug_module/u_debug/progbuf11_4_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf11_4_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C43[0][A]</td>
<td>u_debug_module/u_debug/progbuf11_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.626, 28.768%; route: 3.780, 66.863%; tC2Q: 0.247, 4.369%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path186</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.402</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.416</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf11_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C24[0][B]</td>
<td>u_debug_module/u_debug/req_addr_r_1_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>148</td>
<td>R18C24[0][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_1_s0/Q</td>
</tr>
<tr>
<td>1.755</td>
<td>0.746</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[1][A]</td>
<td>u_debug_module/u_debug/n3961_s7/I1</td>
</tr>
<tr>
<td>2.298</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>30</td>
<td>R9C23[1][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n3961_s7/F</td>
</tr>
<tr>
<td>4.269</td>
<td>1.972</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C34[2][A]</td>
<td>u_debug_module/u_debug/n4217_s7/I2</td>
</tr>
<tr>
<td>4.811</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R17C34[2][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4217_s7/F</td>
</tr>
<tr>
<td>5.874</td>
<td>1.063</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C43[0][B]</td>
<td>u_debug_module/u_debug/n4241_s5/I2</td>
</tr>
<tr>
<td>6.416</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C43[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4241_s5/F</td>
</tr>
<tr>
<td>6.416</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C43[0][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf11_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C43[0][B]</td>
<td>u_debug_module/u_debug/progbuf11_7_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf11_7_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C43[0][B]</td>
<td>u_debug_module/u_debug/progbuf11_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.626, 28.768%; route: 3.780, 66.863%; tC2Q: 0.247, 4.369%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path187</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.402</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.416</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf11_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C24[0][B]</td>
<td>u_debug_module/u_debug/req_addr_r_1_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>148</td>
<td>R18C24[0][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_1_s0/Q</td>
</tr>
<tr>
<td>1.755</td>
<td>0.746</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[1][A]</td>
<td>u_debug_module/u_debug/n3961_s7/I1</td>
</tr>
<tr>
<td>2.298</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>30</td>
<td>R9C23[1][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n3961_s7/F</td>
</tr>
<tr>
<td>4.269</td>
<td>1.972</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C34[2][A]</td>
<td>u_debug_module/u_debug/n4217_s7/I2</td>
</tr>
<tr>
<td>4.811</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R17C34[2][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4217_s7/F</td>
</tr>
<tr>
<td>5.874</td>
<td>1.063</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C44[0][A]</td>
<td>u_debug_module/u_debug/n4232_s5/I2</td>
</tr>
<tr>
<td>6.416</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C44[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4232_s5/F</td>
</tr>
<tr>
<td>6.416</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C44[0][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf11_16_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C44[0][A]</td>
<td>u_debug_module/u_debug/progbuf11_16_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf11_16_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C44[0][A]</td>
<td>u_debug_module/u_debug/progbuf11_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.626, 28.768%; route: 3.780, 66.863%; tC2Q: 0.247, 4.369%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path188</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.402</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.416</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf11_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C24[0][B]</td>
<td>u_debug_module/u_debug/req_addr_r_1_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>148</td>
<td>R18C24[0][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_1_s0/Q</td>
</tr>
<tr>
<td>1.755</td>
<td>0.746</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[1][A]</td>
<td>u_debug_module/u_debug/n3961_s7/I1</td>
</tr>
<tr>
<td>2.298</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>30</td>
<td>R9C23[1][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n3961_s7/F</td>
</tr>
<tr>
<td>4.269</td>
<td>1.972</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C34[2][A]</td>
<td>u_debug_module/u_debug/n4217_s7/I2</td>
</tr>
<tr>
<td>4.811</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R17C34[2][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4217_s7/F</td>
</tr>
<tr>
<td>5.874</td>
<td>1.063</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C44[0][B]</td>
<td>u_debug_module/u_debug/n4231_s5/I2</td>
</tr>
<tr>
<td>6.416</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C44[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4231_s5/F</td>
</tr>
<tr>
<td>6.416</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C44[0][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf11_17_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C44[0][B]</td>
<td>u_debug_module/u_debug/progbuf11_17_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf11_17_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C44[0][B]</td>
<td>u_debug_module/u_debug/progbuf11_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.626, 28.768%; route: 3.780, 66.863%; tC2Q: 0.247, 4.369%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path189</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.403</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.416</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf11_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C24[0][B]</td>
<td>u_debug_module/u_debug/req_addr_r_1_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>148</td>
<td>R18C24[0][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_1_s0/Q</td>
</tr>
<tr>
<td>1.755</td>
<td>0.746</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[1][A]</td>
<td>u_debug_module/u_debug/n3961_s7/I1</td>
</tr>
<tr>
<td>2.298</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>30</td>
<td>R9C23[1][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n3961_s7/F</td>
</tr>
<tr>
<td>4.269</td>
<td>1.972</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C34[2][A]</td>
<td>u_debug_module/u_debug/n4217_s7/I2</td>
</tr>
<tr>
<td>4.811</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R17C34[2][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4217_s7/F</td>
</tr>
<tr>
<td>5.874</td>
<td>1.063</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C43[1][A]</td>
<td>u_debug_module/u_debug/n4240_s5/I2</td>
</tr>
<tr>
<td>6.416</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C43[1][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4240_s5/F</td>
</tr>
<tr>
<td>6.416</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C43[1][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf11_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C43[1][A]</td>
<td>u_debug_module/u_debug/progbuf11_8_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf11_8_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C43[1][A]</td>
<td>u_debug_module/u_debug/progbuf11_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.626, 28.759%; route: 3.780, 66.872%; tC2Q: 0.247, 4.369%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path190</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.403</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.416</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf11_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C24[0][B]</td>
<td>u_debug_module/u_debug/req_addr_r_1_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>148</td>
<td>R18C24[0][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_1_s0/Q</td>
</tr>
<tr>
<td>1.755</td>
<td>0.746</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[1][A]</td>
<td>u_debug_module/u_debug/n3961_s7/I1</td>
</tr>
<tr>
<td>2.298</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>30</td>
<td>R9C23[1][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n3961_s7/F</td>
</tr>
<tr>
<td>4.269</td>
<td>1.972</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C34[2][A]</td>
<td>u_debug_module/u_debug/n4217_s7/I2</td>
</tr>
<tr>
<td>4.811</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R17C34[2][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4217_s7/F</td>
</tr>
<tr>
<td>5.874</td>
<td>1.063</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C43[1][B]</td>
<td>u_debug_module/u_debug/n4239_s5/I2</td>
</tr>
<tr>
<td>6.416</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C43[1][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4239_s5/F</td>
</tr>
<tr>
<td>6.416</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C43[1][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf11_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C43[1][B]</td>
<td>u_debug_module/u_debug/progbuf11_9_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf11_9_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C43[1][B]</td>
<td>u_debug_module/u_debug/progbuf11_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.626, 28.759%; route: 3.780, 66.872%; tC2Q: 0.247, 4.369%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path191</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.403</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.416</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf11_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C24[0][B]</td>
<td>u_debug_module/u_debug/req_addr_r_1_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>148</td>
<td>R18C24[0][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_1_s0/Q</td>
</tr>
<tr>
<td>1.755</td>
<td>0.746</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[1][A]</td>
<td>u_debug_module/u_debug/n3961_s7/I1</td>
</tr>
<tr>
<td>2.298</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>30</td>
<td>R9C23[1][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n3961_s7/F</td>
</tr>
<tr>
<td>4.269</td>
<td>1.972</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C34[2][A]</td>
<td>u_debug_module/u_debug/n4217_s7/I2</td>
</tr>
<tr>
<td>4.811</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R17C34[2][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4217_s7/F</td>
</tr>
<tr>
<td>5.874</td>
<td>1.063</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C43[2][A]</td>
<td>u_debug_module/u_debug/n4236_s5/I2</td>
</tr>
<tr>
<td>6.416</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C43[2][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4236_s5/F</td>
</tr>
<tr>
<td>6.416</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C43[2][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf11_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C43[2][A]</td>
<td>u_debug_module/u_debug/progbuf11_12_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf11_12_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C43[2][A]</td>
<td>u_debug_module/u_debug/progbuf11_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.626, 28.759%; route: 3.780, 66.872%; tC2Q: 0.247, 4.369%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path192</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.403</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.416</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf11_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C24[0][B]</td>
<td>u_debug_module/u_debug/req_addr_r_1_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>148</td>
<td>R18C24[0][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_1_s0/Q</td>
</tr>
<tr>
<td>1.755</td>
<td>0.746</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[1][A]</td>
<td>u_debug_module/u_debug/n3961_s7/I1</td>
</tr>
<tr>
<td>2.298</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>30</td>
<td>R9C23[1][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n3961_s7/F</td>
</tr>
<tr>
<td>4.269</td>
<td>1.972</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C34[2][A]</td>
<td>u_debug_module/u_debug/n4217_s7/I2</td>
</tr>
<tr>
<td>4.811</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R17C34[2][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4217_s7/F</td>
</tr>
<tr>
<td>5.874</td>
<td>1.063</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C43[2][B]</td>
<td>u_debug_module/u_debug/n4234_s5/I2</td>
</tr>
<tr>
<td>6.416</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C43[2][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4234_s5/F</td>
</tr>
<tr>
<td>6.416</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C43[2][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf11_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C43[2][B]</td>
<td>u_debug_module/u_debug/progbuf11_14_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf11_14_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C43[2][B]</td>
<td>u_debug_module/u_debug/progbuf11_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.626, 28.759%; route: 3.780, 66.872%; tC2Q: 0.247, 4.369%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path193</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.403</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.416</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf11_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C24[0][B]</td>
<td>u_debug_module/u_debug/req_addr_r_1_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>148</td>
<td>R18C24[0][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_1_s0/Q</td>
</tr>
<tr>
<td>1.755</td>
<td>0.746</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[1][A]</td>
<td>u_debug_module/u_debug/n3961_s7/I1</td>
</tr>
<tr>
<td>2.298</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>30</td>
<td>R9C23[1][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n3961_s7/F</td>
</tr>
<tr>
<td>4.269</td>
<td>1.972</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C34[2][A]</td>
<td>u_debug_module/u_debug/n4217_s7/I2</td>
</tr>
<tr>
<td>4.811</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R17C34[2][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4217_s7/F</td>
</tr>
<tr>
<td>5.874</td>
<td>1.063</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C44[1][A]</td>
<td>u_debug_module/u_debug/n4230_s5/I2</td>
</tr>
<tr>
<td>6.416</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C44[1][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4230_s5/F</td>
</tr>
<tr>
<td>6.416</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C44[1][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf11_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C44[1][A]</td>
<td>u_debug_module/u_debug/progbuf11_18_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf11_18_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C44[1][A]</td>
<td>u_debug_module/u_debug/progbuf11_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.626, 28.759%; route: 3.780, 66.872%; tC2Q: 0.247, 4.369%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path194</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.403</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.416</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf11_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C24[0][B]</td>
<td>u_debug_module/u_debug/req_addr_r_1_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>148</td>
<td>R18C24[0][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_1_s0/Q</td>
</tr>
<tr>
<td>1.755</td>
<td>0.746</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[1][A]</td>
<td>u_debug_module/u_debug/n3961_s7/I1</td>
</tr>
<tr>
<td>2.298</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>30</td>
<td>R9C23[1][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n3961_s7/F</td>
</tr>
<tr>
<td>4.269</td>
<td>1.972</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C34[2][A]</td>
<td>u_debug_module/u_debug/n4217_s7/I2</td>
</tr>
<tr>
<td>4.811</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R17C34[2][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4217_s7/F</td>
</tr>
<tr>
<td>5.874</td>
<td>1.063</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C44[1][B]</td>
<td>u_debug_module/u_debug/n4228_s5/I2</td>
</tr>
<tr>
<td>6.416</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C44[1][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4228_s5/F</td>
</tr>
<tr>
<td>6.416</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C44[1][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf11_20_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C44[1][B]</td>
<td>u_debug_module/u_debug/progbuf11_20_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf11_20_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C44[1][B]</td>
<td>u_debug_module/u_debug/progbuf11_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.626, 28.759%; route: 3.780, 66.872%; tC2Q: 0.247, 4.369%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path195</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.403</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.416</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf11_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C24[0][B]</td>
<td>u_debug_module/u_debug/req_addr_r_1_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>148</td>
<td>R18C24[0][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_1_s0/Q</td>
</tr>
<tr>
<td>1.755</td>
<td>0.746</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[1][A]</td>
<td>u_debug_module/u_debug/n3961_s7/I1</td>
</tr>
<tr>
<td>2.298</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>30</td>
<td>R9C23[1][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n3961_s7/F</td>
</tr>
<tr>
<td>4.269</td>
<td>1.972</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C34[2][A]</td>
<td>u_debug_module/u_debug/n4217_s7/I2</td>
</tr>
<tr>
<td>4.811</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R17C34[2][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4217_s7/F</td>
</tr>
<tr>
<td>5.874</td>
<td>1.063</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C44[2][A]</td>
<td>u_debug_module/u_debug/n4227_s5/I2</td>
</tr>
<tr>
<td>6.416</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C44[2][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4227_s5/F</td>
</tr>
<tr>
<td>6.416</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C44[2][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf11_21_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C44[2][A]</td>
<td>u_debug_module/u_debug/progbuf11_21_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf11_21_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C44[2][A]</td>
<td>u_debug_module/u_debug/progbuf11_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.626, 28.759%; route: 3.780, 66.872%; tC2Q: 0.247, 4.369%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path196</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.403</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.416</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf11_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C24[0][B]</td>
<td>u_debug_module/u_debug/req_addr_r_1_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>148</td>
<td>R18C24[0][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_1_s0/Q</td>
</tr>
<tr>
<td>1.755</td>
<td>0.746</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[1][A]</td>
<td>u_debug_module/u_debug/n3961_s7/I1</td>
</tr>
<tr>
<td>2.298</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>30</td>
<td>R9C23[1][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n3961_s7/F</td>
</tr>
<tr>
<td>4.269</td>
<td>1.972</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C34[2][A]</td>
<td>u_debug_module/u_debug/n4217_s7/I2</td>
</tr>
<tr>
<td>4.811</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R17C34[2][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4217_s7/F</td>
</tr>
<tr>
<td>5.874</td>
<td>1.063</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C44[2][B]</td>
<td>u_debug_module/u_debug/n4226_s5/I2</td>
</tr>
<tr>
<td>6.416</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C44[2][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4226_s5/F</td>
</tr>
<tr>
<td>6.416</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C44[2][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf11_22_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C44[2][B]</td>
<td>u_debug_module/u_debug/progbuf11_22_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf11_22_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C44[2][B]</td>
<td>u_debug_module/u_debug/progbuf11_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.626, 28.759%; route: 3.780, 66.872%; tC2Q: 0.247, 4.369%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path197</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.412</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.406</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf5_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][A]</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C22[1][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
</tr>
<tr>
<td>1.550</td>
<td>0.541</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[0][B]</td>
<td>u_debug_module/u_debug/n3865_s8/I3</td>
</tr>
<tr>
<td>2.092</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>81</td>
<td>R9C22[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n3865_s8/F</td>
</tr>
<tr>
<td>4.614</td>
<td>2.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C34[3][B]</td>
<td>u_debug_module/u_debug/n4025_s8/I2</td>
</tr>
<tr>
<td>5.060</td>
<td>0.446</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R17C34[3][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4025_s8/F</td>
</tr>
<tr>
<td>5.864</td>
<td>0.803</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C38[1][B]</td>
<td>u_debug_module/u_debug/n4056_s5/I2</td>
</tr>
<tr>
<td>6.406</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C38[1][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4056_s5/F</td>
</tr>
<tr>
<td>6.406</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C38[1][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf5_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C38[1][B]</td>
<td>u_debug_module/u_debug/progbuf5_0_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf5_0_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C38[1][B]</td>
<td>u_debug_module/u_debug/progbuf5_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.530, 27.114%; route: 3.866, 68.510%; tC2Q: 0.247, 4.377%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path198</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.413</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.405</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf5_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][A]</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C22[1][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
</tr>
<tr>
<td>1.550</td>
<td>0.541</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[0][B]</td>
<td>u_debug_module/u_debug/n3865_s8/I3</td>
</tr>
<tr>
<td>2.092</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>81</td>
<td>R9C22[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n3865_s8/F</td>
</tr>
<tr>
<td>4.614</td>
<td>2.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C34[3][B]</td>
<td>u_debug_module/u_debug/n4025_s8/I2</td>
</tr>
<tr>
<td>5.060</td>
<td>0.446</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R17C34[3][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4025_s8/F</td>
</tr>
<tr>
<td>5.864</td>
<td>0.803</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C38[2][A]</td>
<td>u_debug_module/u_debug/n4055_s5/I2</td>
</tr>
<tr>
<td>6.405</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C38[2][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4055_s5/F</td>
</tr>
<tr>
<td>6.405</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C38[2][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf5_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C38[2][A]</td>
<td>u_debug_module/u_debug/progbuf5_1_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf5_1_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C38[2][A]</td>
<td>u_debug_module/u_debug/progbuf5_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.529, 27.104%; route: 3.866, 68.519%; tC2Q: 0.247, 4.377%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path199</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.413</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.405</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf5_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][A]</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C22[1][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
</tr>
<tr>
<td>1.550</td>
<td>0.541</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[0][B]</td>
<td>u_debug_module/u_debug/n3865_s8/I3</td>
</tr>
<tr>
<td>2.092</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>81</td>
<td>R9C22[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n3865_s8/F</td>
</tr>
<tr>
<td>4.614</td>
<td>2.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C34[3][B]</td>
<td>u_debug_module/u_debug/n4025_s8/I2</td>
</tr>
<tr>
<td>5.060</td>
<td>0.446</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R17C34[3][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4025_s8/F</td>
</tr>
<tr>
<td>5.864</td>
<td>0.803</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C38[2][B]</td>
<td>u_debug_module/u_debug/n4054_s5/I2</td>
</tr>
<tr>
<td>6.405</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C38[2][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4054_s5/F</td>
</tr>
<tr>
<td>6.405</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C38[2][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf5_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C38[2][B]</td>
<td>u_debug_module/u_debug/progbuf5_2_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf5_2_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C38[2][B]</td>
<td>u_debug_module/u_debug/progbuf5_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.529, 27.104%; route: 3.866, 68.519%; tC2Q: 0.247, 4.377%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path200</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.414</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.404</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf1_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][A]</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C22[1][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
</tr>
<tr>
<td>1.550</td>
<td>0.541</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[0][B]</td>
<td>u_debug_module/u_debug/n3865_s8/I3</td>
</tr>
<tr>
<td>2.092</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>81</td>
<td>R9C22[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n3865_s8/F</td>
</tr>
<tr>
<td>3.493</td>
<td>1.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C26[2][B]</td>
<td>u_debug_module/u_debug/n3897_s8/I2</td>
</tr>
<tr>
<td>4.035</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R16C26[2][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n3897_s8/F</td>
</tr>
<tr>
<td>5.958</td>
<td>1.923</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C23[0][A]</td>
<td>u_debug_module/u_debug/n3917_s5/I2</td>
</tr>
<tr>
<td>6.404</td>
<td>0.446</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C23[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n3917_s5/F</td>
</tr>
<tr>
<td>6.404</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C23[0][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf1_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C23[0][A]</td>
<td>u_debug_module/u_debug/progbuf1_11_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf1_11_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C23[0][A]</td>
<td>u_debug_module/u_debug/progbuf1_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.529, 27.109%; route: 3.865, 68.512%; tC2Q: 0.247, 4.378%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path201</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.421</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.398</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf11_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C24[0][B]</td>
<td>u_debug_module/u_debug/req_addr_r_1_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>148</td>
<td>R18C24[0][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_1_s0/Q</td>
</tr>
<tr>
<td>1.755</td>
<td>0.746</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[1][A]</td>
<td>u_debug_module/u_debug/n3961_s7/I1</td>
</tr>
<tr>
<td>2.298</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>30</td>
<td>R9C23[1][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n3961_s7/F</td>
</tr>
<tr>
<td>4.269</td>
<td>1.972</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C34[2][A]</td>
<td>u_debug_module/u_debug/n4217_s7/I2</td>
</tr>
<tr>
<td>4.811</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R17C34[2][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4217_s7/F</td>
</tr>
<tr>
<td>5.855</td>
<td>1.044</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C43[0][A]</td>
<td>u_debug_module/u_debug/n4225_s5/I2</td>
</tr>
<tr>
<td>6.398</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C43[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4225_s5/F</td>
</tr>
<tr>
<td>6.398</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C43[0][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf11_23_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C43[0][A]</td>
<td>u_debug_module/u_debug/progbuf11_23_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf11_23_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C43[0][A]</td>
<td>u_debug_module/u_debug/progbuf11_23_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.626, 28.863%; route: 3.762, 66.754%; tC2Q: 0.247, 4.383%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path202</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.421</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.398</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf11_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C24[0][B]</td>
<td>u_debug_module/u_debug/req_addr_r_1_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>148</td>
<td>R18C24[0][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_1_s0/Q</td>
</tr>
<tr>
<td>1.755</td>
<td>0.746</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[1][A]</td>
<td>u_debug_module/u_debug/n3961_s7/I1</td>
</tr>
<tr>
<td>2.298</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>30</td>
<td>R9C23[1][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n3961_s7/F</td>
</tr>
<tr>
<td>4.269</td>
<td>1.972</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C34[2][A]</td>
<td>u_debug_module/u_debug/n4217_s7/I2</td>
</tr>
<tr>
<td>4.811</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R17C34[2][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4217_s7/F</td>
</tr>
<tr>
<td>5.855</td>
<td>1.044</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C43[0][B]</td>
<td>u_debug_module/u_debug/n4224_s5/I2</td>
</tr>
<tr>
<td>6.398</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C43[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4224_s5/F</td>
</tr>
<tr>
<td>6.398</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C43[0][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf11_24_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C43[0][B]</td>
<td>u_debug_module/u_debug/progbuf11_24_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf11_24_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C43[0][B]</td>
<td>u_debug_module/u_debug/progbuf11_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.626, 28.863%; route: 3.762, 66.754%; tC2Q: 0.247, 4.383%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path203</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.426</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.392</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf6_26_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C24[0][A]</td>
<td>u_debug_module/u_debug/req_addr_r_0_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>150</td>
<td>R18C24[0][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_0_s0/Q</td>
</tr>
<tr>
<td>3.047</td>
<td>2.038</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C31[2][A]</td>
<td>u_debug_module/u_debug/n4057_s7/I0</td>
</tr>
<tr>
<td>3.590</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R23C31[2][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4057_s7/F</td>
</tr>
<tr>
<td>4.553</td>
<td>0.963</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[3][B]</td>
<td>u_debug_module/u_debug/n4057_s8/I3</td>
</tr>
<tr>
<td>4.828</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R16C32[3][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4057_s8/F</td>
</tr>
<tr>
<td>6.107</td>
<td>1.278</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C38[1][A]</td>
<td>u_debug_module/u_debug/n4062_s5/I2</td>
</tr>
<tr>
<td>6.392</td>
<td>0.285</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C38[1][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4062_s5/F</td>
</tr>
<tr>
<td>6.392</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C38[1][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf6_26_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C38[1][A]</td>
<td>u_debug_module/u_debug/progbuf6_26_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf6_26_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C38[1][A]</td>
<td>u_debug_module/u_debug/progbuf6_26_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.103, 19.600%; route: 4.279, 76.013%; tC2Q: 0.247, 4.388%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path204</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.391</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf11_27_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C24[0][B]</td>
<td>u_debug_module/u_debug/req_addr_r_1_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>148</td>
<td>R18C24[0][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_1_s0/Q</td>
</tr>
<tr>
<td>1.755</td>
<td>0.746</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[1][A]</td>
<td>u_debug_module/u_debug/n3961_s7/I1</td>
</tr>
<tr>
<td>2.298</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>30</td>
<td>R9C23[1][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n3961_s7/F</td>
</tr>
<tr>
<td>4.269</td>
<td>1.972</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C34[2][A]</td>
<td>u_debug_module/u_debug/n4217_s7/I2</td>
</tr>
<tr>
<td>4.811</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R17C34[2][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4217_s7/F</td>
</tr>
<tr>
<td>5.849</td>
<td>1.038</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C43[0][A]</td>
<td>u_debug_module/u_debug/n4221_s5/I2</td>
</tr>
<tr>
<td>6.391</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C43[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4221_s5/F</td>
</tr>
<tr>
<td>6.391</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C43[0][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf11_27_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C43[0][A]</td>
<td>u_debug_module/u_debug/progbuf11_27_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf11_27_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C43[0][A]</td>
<td>u_debug_module/u_debug/progbuf11_27_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.626, 28.895%; route: 3.755, 66.717%; tC2Q: 0.247, 4.388%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path205</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.391</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf11_28_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C24[0][B]</td>
<td>u_debug_module/u_debug/req_addr_r_1_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>148</td>
<td>R18C24[0][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_1_s0/Q</td>
</tr>
<tr>
<td>1.755</td>
<td>0.746</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[1][A]</td>
<td>u_debug_module/u_debug/n3961_s7/I1</td>
</tr>
<tr>
<td>2.298</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>30</td>
<td>R9C23[1][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n3961_s7/F</td>
</tr>
<tr>
<td>4.269</td>
<td>1.972</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C34[2][A]</td>
<td>u_debug_module/u_debug/n4217_s7/I2</td>
</tr>
<tr>
<td>4.811</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R17C34[2][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4217_s7/F</td>
</tr>
<tr>
<td>5.849</td>
<td>1.038</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C43[0][B]</td>
<td>u_debug_module/u_debug/n4220_s5/I2</td>
</tr>
<tr>
<td>6.391</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C43[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4220_s5/F</td>
</tr>
<tr>
<td>6.391</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C43[0][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf11_28_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C43[0][B]</td>
<td>u_debug_module/u_debug/progbuf11_28_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf11_28_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C43[0][B]</td>
<td>u_debug_module/u_debug/progbuf11_28_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.626, 28.895%; route: 3.755, 66.717%; tC2Q: 0.247, 4.388%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path206</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.433</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.385</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf11_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C24[0][B]</td>
<td>u_debug_module/u_debug/req_addr_r_1_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>148</td>
<td>R18C24[0][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_1_s0/Q</td>
</tr>
<tr>
<td>1.755</td>
<td>0.746</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[1][A]</td>
<td>u_debug_module/u_debug/n3961_s7/I1</td>
</tr>
<tr>
<td>2.298</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>30</td>
<td>R9C23[1][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n3961_s7/F</td>
</tr>
<tr>
<td>4.269</td>
<td>1.972</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C34[2][A]</td>
<td>u_debug_module/u_debug/n4217_s7/I2</td>
</tr>
<tr>
<td>4.811</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R17C34[2][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4217_s7/F</td>
</tr>
<tr>
<td>5.843</td>
<td>1.032</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C42[0][B]</td>
<td>u_debug_module/u_debug/n4242_s5/I2</td>
</tr>
<tr>
<td>6.385</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C42[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4242_s5/F</td>
</tr>
<tr>
<td>6.385</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C42[0][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf11_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C42[0][B]</td>
<td>u_debug_module/u_debug/progbuf11_6_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf11_6_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C42[0][B]</td>
<td>u_debug_module/u_debug/progbuf11_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.626, 28.927%; route: 3.749, 66.680%; tC2Q: 0.247, 4.393%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path207</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.433</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.385</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf11_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C24[0][B]</td>
<td>u_debug_module/u_debug/req_addr_r_1_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>148</td>
<td>R18C24[0][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_1_s0/Q</td>
</tr>
<tr>
<td>1.755</td>
<td>0.746</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[1][A]</td>
<td>u_debug_module/u_debug/n3961_s7/I1</td>
</tr>
<tr>
<td>2.298</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>30</td>
<td>R9C23[1][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n3961_s7/F</td>
</tr>
<tr>
<td>4.269</td>
<td>1.972</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C34[2][A]</td>
<td>u_debug_module/u_debug/n4217_s7/I2</td>
</tr>
<tr>
<td>4.811</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R17C34[2][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4217_s7/F</td>
</tr>
<tr>
<td>5.843</td>
<td>1.032</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C42[0][A]</td>
<td>u_debug_module/u_debug/n4235_s5/I2</td>
</tr>
<tr>
<td>6.385</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C42[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4235_s5/F</td>
</tr>
<tr>
<td>6.385</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C42[0][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf11_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C42[0][A]</td>
<td>u_debug_module/u_debug/progbuf11_13_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf11_13_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C42[0][A]</td>
<td>u_debug_module/u_debug/progbuf11_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.626, 28.927%; route: 3.749, 66.680%; tC2Q: 0.247, 4.393%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path208</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.433</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.385</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf11_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C24[0][B]</td>
<td>u_debug_module/u_debug/req_addr_r_1_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>148</td>
<td>R18C24[0][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_1_s0/Q</td>
</tr>
<tr>
<td>1.755</td>
<td>0.746</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[1][A]</td>
<td>u_debug_module/u_debug/n3961_s7/I1</td>
</tr>
<tr>
<td>2.298</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>30</td>
<td>R9C23[1][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n3961_s7/F</td>
</tr>
<tr>
<td>4.269</td>
<td>1.972</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C34[2][A]</td>
<td>u_debug_module/u_debug/n4217_s7/I2</td>
</tr>
<tr>
<td>4.811</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R17C34[2][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4217_s7/F</td>
</tr>
<tr>
<td>5.843</td>
<td>1.032</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C42[0][A]</td>
<td>u_debug_module/u_debug/n4229_s5/I2</td>
</tr>
<tr>
<td>6.385</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C42[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4229_s5/F</td>
</tr>
<tr>
<td>6.385</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C42[0][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf11_19_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C42[0][A]</td>
<td>u_debug_module/u_debug/progbuf11_19_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf11_19_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C42[0][A]</td>
<td>u_debug_module/u_debug/progbuf11_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.626, 28.927%; route: 3.749, 66.680%; tC2Q: 0.247, 4.393%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path209</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.433</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.385</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf11_30_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C24[0][B]</td>
<td>u_debug_module/u_debug/req_addr_r_1_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>148</td>
<td>R18C24[0][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_1_s0/Q</td>
</tr>
<tr>
<td>1.755</td>
<td>0.746</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[1][A]</td>
<td>u_debug_module/u_debug/n3961_s7/I1</td>
</tr>
<tr>
<td>2.298</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>30</td>
<td>R9C23[1][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n3961_s7/F</td>
</tr>
<tr>
<td>4.269</td>
<td>1.972</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C34[2][A]</td>
<td>u_debug_module/u_debug/n4217_s7/I2</td>
</tr>
<tr>
<td>4.811</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R17C34[2][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4217_s7/F</td>
</tr>
<tr>
<td>5.843</td>
<td>1.032</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C42[0][A]</td>
<td>u_debug_module/u_debug/n4218_s5/I2</td>
</tr>
<tr>
<td>6.385</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C42[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4218_s5/F</td>
</tr>
<tr>
<td>6.385</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C42[0][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf11_30_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C42[0][A]</td>
<td>u_debug_module/u_debug/progbuf11_30_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf11_30_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C42[0][A]</td>
<td>u_debug_module/u_debug/progbuf11_30_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.626, 28.927%; route: 3.749, 66.680%; tC2Q: 0.247, 4.393%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path210</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.433</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.385</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf11_31_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C24[0][B]</td>
<td>u_debug_module/u_debug/req_addr_r_1_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>148</td>
<td>R18C24[0][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_1_s0/Q</td>
</tr>
<tr>
<td>1.755</td>
<td>0.746</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[1][A]</td>
<td>u_debug_module/u_debug/n3961_s7/I1</td>
</tr>
<tr>
<td>2.298</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>30</td>
<td>R9C23[1][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n3961_s7/F</td>
</tr>
<tr>
<td>4.269</td>
<td>1.972</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C34[2][A]</td>
<td>u_debug_module/u_debug/n4217_s7/I2</td>
</tr>
<tr>
<td>4.811</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R17C34[2][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4217_s7/F</td>
</tr>
<tr>
<td>5.843</td>
<td>1.032</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C43[0][B]</td>
<td>u_debug_module/u_debug/n4217_s5/I2</td>
</tr>
<tr>
<td>6.385</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C43[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4217_s5/F</td>
</tr>
<tr>
<td>6.385</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C43[0][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf11_31_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C43[0][B]</td>
<td>u_debug_module/u_debug/progbuf11_31_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf11_31_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C43[0][B]</td>
<td>u_debug_module/u_debug/progbuf11_31_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.626, 28.927%; route: 3.749, 66.680%; tC2Q: 0.247, 4.393%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path211</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.434</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.385</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf11_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C24[0][B]</td>
<td>u_debug_module/u_debug/req_addr_r_1_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>148</td>
<td>R18C24[0][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_1_s0/Q</td>
</tr>
<tr>
<td>1.755</td>
<td>0.746</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[1][A]</td>
<td>u_debug_module/u_debug/n3961_s7/I1</td>
</tr>
<tr>
<td>2.298</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>30</td>
<td>R9C23[1][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n3961_s7/F</td>
</tr>
<tr>
<td>4.269</td>
<td>1.972</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C34[2][A]</td>
<td>u_debug_module/u_debug/n4217_s7/I2</td>
</tr>
<tr>
<td>4.811</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R17C34[2][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4217_s7/F</td>
</tr>
<tr>
<td>5.843</td>
<td>1.032</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C44[2][B]</td>
<td>u_debug_module/u_debug/n4245_s5/I2</td>
</tr>
<tr>
<td>6.385</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C44[2][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4245_s5/F</td>
</tr>
<tr>
<td>6.385</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C44[2][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf11_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C44[2][B]</td>
<td>u_debug_module/u_debug/progbuf11_3_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf11_3_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C44[2][B]</td>
<td>u_debug_module/u_debug/progbuf11_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.626, 28.917%; route: 3.749, 66.689%; tC2Q: 0.247, 4.393%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path212</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.451</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.015</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_spi/resp_addr_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C15[1][B]</td>
<td>u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R9C15[1][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/Q</td>
</tr>
<tr>
<td>1.768</td>
<td>0.759</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C14[3][A]</td>
<td>u_debug_module/u_cdc_spi/req_spi_data_ck2_0_s0/I2</td>
</tr>
<tr>
<td>2.044</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R14C14[3][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_spi/req_spi_data_ck2_0_s0/F</td>
</tr>
<tr>
<td>3.093</td>
<td>1.049</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C16[1][A]</td>
<td>u_debug_module/u_spi/n3369_s62/I3</td>
</tr>
<tr>
<td>3.635</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R8C16[1][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_spi/n3369_s62/F</td>
</tr>
<tr>
<td>4.393</td>
<td>0.758</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C17[1][B]</td>
<td>u_debug_module/u_spi/n3369_s61/I2</td>
</tr>
<tr>
<td>4.935</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R14C17[1][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_spi/n3369_s61/F</td>
</tr>
<tr>
<td>5.663</td>
<td>0.728</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C19[1][A]</td>
<td>u_debug_module/u_spi/n7782_s11/I3</td>
</tr>
<tr>
<td>6.204</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R11C19[1][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_spi/n7782_s11/F</td>
</tr>
<tr>
<td>7.015</td>
<td>0.811</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[1][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_spi/resp_addr_23_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>10.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>10.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[1][A]</td>
<td>u_debug_module/u_spi/resp_addr_23_s0/CLK</td>
</tr>
<tr>
<td>10.466</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C17[1][A]</td>
<td>u_debug_module/u_spi/resp_addr_23_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.901, 30.399%; route: 4.105, 65.650%; tC2Q: 0.247, 3.951%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path213</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.463</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.003</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/data1_r_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][B]</td>
<td>u_debug_module/u_debug/req_addr_r_4_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C22[1][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_4_s0/Q</td>
</tr>
<tr>
<td>2.036</td>
<td>1.026</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C27[3][B]</td>
<td>u_debug_module/u_cdc_dm/n471_s11/I1</td>
</tr>
<tr>
<td>2.577</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R9C27[3][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n471_s11/F</td>
</tr>
<tr>
<td>3.321</td>
<td>0.744</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[0][A]</td>
<td>u_debug_module/u_cdc_dm/n471_s13/I3</td>
</tr>
<tr>
<td>3.863</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>R9C23[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n471_s13/F</td>
</tr>
<tr>
<td>4.586</td>
<td>0.723</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[0][B]</td>
<td>u_debug_module/u_debug/data1_0_s3/I2</td>
</tr>
<tr>
<td>4.862</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R13C24[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/data1_0_s3/F</td>
</tr>
<tr>
<td>6.557</td>
<td>1.695</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C41[1][B]</td>
<td>u_debug_module/u_debug/data1_17_s1/I2</td>
</tr>
<tr>
<td>7.003</td>
<td>0.446</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C41[1][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/data1_17_s1/F</td>
</tr>
<tr>
<td>7.003</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C41[1][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/data1_r_17_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>10.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>10.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C41[1][B]</td>
<td>u_debug_module/u_debug/data1_r_17_s0/CLK</td>
</tr>
<tr>
<td>10.466</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C41[1][B]</td>
<td>u_debug_module/u_debug/data1_r_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.805, 28.926%; route: 4.188, 67.116%; tC2Q: 0.247, 3.958%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path214</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.463</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.003</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/data1_r_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][B]</td>
<td>u_debug_module/u_debug/req_addr_r_4_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C22[1][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_4_s0/Q</td>
</tr>
<tr>
<td>2.036</td>
<td>1.026</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C27[3][B]</td>
<td>u_debug_module/u_cdc_dm/n471_s11/I1</td>
</tr>
<tr>
<td>2.577</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R9C27[3][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n471_s11/F</td>
</tr>
<tr>
<td>3.321</td>
<td>0.744</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[0][A]</td>
<td>u_debug_module/u_cdc_dm/n471_s13/I3</td>
</tr>
<tr>
<td>3.863</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>R9C23[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n471_s13/F</td>
</tr>
<tr>
<td>4.586</td>
<td>0.723</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[0][B]</td>
<td>u_debug_module/u_debug/data1_0_s3/I2</td>
</tr>
<tr>
<td>4.862</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R13C24[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/data1_0_s3/F</td>
</tr>
<tr>
<td>6.557</td>
<td>1.695</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C41[0][B]</td>
<td>u_debug_module/u_debug/data1_20_s1/I2</td>
</tr>
<tr>
<td>7.003</td>
<td>0.446</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C41[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/data1_20_s1/F</td>
</tr>
<tr>
<td>7.003</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C41[0][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/data1_r_20_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>10.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>10.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C41[0][B]</td>
<td>u_debug_module/u_debug/data1_r_20_s0/CLK</td>
</tr>
<tr>
<td>10.466</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C41[0][B]</td>
<td>u_debug_module/u_debug/data1_r_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.805, 28.926%; route: 4.188, 67.116%; tC2Q: 0.247, 3.958%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path215</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.463</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.003</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/data1_r_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][B]</td>
<td>u_debug_module/u_debug/req_addr_r_4_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C22[1][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_4_s0/Q</td>
</tr>
<tr>
<td>2.036</td>
<td>1.026</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C27[3][B]</td>
<td>u_debug_module/u_cdc_dm/n471_s11/I1</td>
</tr>
<tr>
<td>2.577</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R9C27[3][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n471_s11/F</td>
</tr>
<tr>
<td>3.321</td>
<td>0.744</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[0][A]</td>
<td>u_debug_module/u_cdc_dm/n471_s13/I3</td>
</tr>
<tr>
<td>3.863</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>R9C23[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n471_s13/F</td>
</tr>
<tr>
<td>4.586</td>
<td>0.723</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[0][B]</td>
<td>u_debug_module/u_debug/data1_0_s3/I2</td>
</tr>
<tr>
<td>4.862</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R13C24[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/data1_0_s3/F</td>
</tr>
<tr>
<td>6.557</td>
<td>1.695</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C41[0][A]</td>
<td>u_debug_module/u_debug/data1_21_s1/I2</td>
</tr>
<tr>
<td>7.003</td>
<td>0.446</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C41[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/data1_21_s1/F</td>
</tr>
<tr>
<td>7.003</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C41[0][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/data1_r_21_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>10.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>10.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C41[0][A]</td>
<td>u_debug_module/u_debug/data1_r_21_s0/CLK</td>
</tr>
<tr>
<td>10.466</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C41[0][A]</td>
<td>u_debug_module/u_debug/data1_r_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.805, 28.926%; route: 4.188, 67.116%; tC2Q: 0.247, 3.958%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path216</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.466</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.352</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf1_27_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][A]</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C22[1][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
</tr>
<tr>
<td>1.550</td>
<td>0.541</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[0][B]</td>
<td>u_debug_module/u_debug/n3865_s8/I3</td>
</tr>
<tr>
<td>2.092</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>81</td>
<td>R9C22[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n3865_s8/F</td>
</tr>
<tr>
<td>3.493</td>
<td>1.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C26[2][B]</td>
<td>u_debug_module/u_debug/n3897_s8/I2</td>
</tr>
<tr>
<td>4.035</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R16C26[2][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n3897_s8/F</td>
</tr>
<tr>
<td>5.810</td>
<td>1.775</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C30[1][B]</td>
<td>u_debug_module/u_debug/n3901_s5/I2</td>
</tr>
<tr>
<td>6.352</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C30[1][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n3901_s5/F</td>
</tr>
<tr>
<td>6.352</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C30[1][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf1_27_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C30[1][B]</td>
<td>u_debug_module/u_debug/progbuf1_27_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf1_27_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C30[1][B]</td>
<td>u_debug_module/u_debug/progbuf1_27_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.626, 29.084%; route: 3.717, 66.497%; tC2Q: 0.247, 4.419%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path217</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.467</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.351</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf1_28_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][A]</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C22[1][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
</tr>
<tr>
<td>1.550</td>
<td>0.541</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[0][B]</td>
<td>u_debug_module/u_debug/n3865_s8/I3</td>
</tr>
<tr>
<td>2.092</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>81</td>
<td>R9C22[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n3865_s8/F</td>
</tr>
<tr>
<td>3.493</td>
<td>1.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C26[2][B]</td>
<td>u_debug_module/u_debug/n3897_s8/I2</td>
</tr>
<tr>
<td>4.035</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R16C26[2][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n3897_s8/F</td>
</tr>
<tr>
<td>5.810</td>
<td>1.775</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C30[2][A]</td>
<td>u_debug_module/u_debug/n3900_s5/I2</td>
</tr>
<tr>
<td>6.351</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C30[2][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n3900_s5/F</td>
</tr>
<tr>
<td>6.351</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C30[2][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf1_28_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C30[2][A]</td>
<td>u_debug_module/u_debug/progbuf1_28_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf1_28_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C30[2][A]</td>
<td>u_debug_module/u_debug/progbuf1_28_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.625, 29.075%; route: 3.717, 66.506%; tC2Q: 0.247, 4.419%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path218</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.472</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.347</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf5_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][A]</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C22[1][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
</tr>
<tr>
<td>1.550</td>
<td>0.541</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[0][B]</td>
<td>u_debug_module/u_debug/n3865_s8/I3</td>
</tr>
<tr>
<td>2.092</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>81</td>
<td>R9C22[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n3865_s8/F</td>
</tr>
<tr>
<td>4.614</td>
<td>2.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C34[3][B]</td>
<td>u_debug_module/u_debug/n4025_s8/I2</td>
</tr>
<tr>
<td>5.060</td>
<td>0.446</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R17C34[3][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4025_s8/F</td>
</tr>
<tr>
<td>6.061</td>
<td>1.001</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C34[2][B]</td>
<td>u_debug_module/u_debug/n4042_s5/I2</td>
</tr>
<tr>
<td>6.347</td>
<td>0.285</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C34[2][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4042_s5/F</td>
</tr>
<tr>
<td>6.347</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C34[2][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf5_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C34[2][B]</td>
<td>u_debug_module/u_debug/progbuf5_14_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf5_14_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C34[2][B]</td>
<td>u_debug_module/u_debug/progbuf5_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.273, 22.797%; route: 4.064, 72.779%; tC2Q: 0.247, 4.423%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path219</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.472</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.346</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf15_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][A]</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C22[1][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
</tr>
<tr>
<td>1.550</td>
<td>0.541</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[0][A]</td>
<td>u_debug_module/u_debug/n4153_s7/I2</td>
</tr>
<tr>
<td>2.092</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>78</td>
<td>R9C22[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4153_s7/F</td>
</tr>
<tr>
<td>3.798</td>
<td>1.706</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C26[3][B]</td>
<td>u_debug_module/u_debug/n4345_s9/I3</td>
</tr>
<tr>
<td>4.083</td>
<td>0.285</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R9C26[3][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4345_s9/F</td>
</tr>
<tr>
<td>4.088</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C26[2][A]</td>
<td>u_debug_module/u_debug/n4345_s8/I2</td>
</tr>
<tr>
<td>4.630</td>
<td>0.542</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R9C26[2][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4345_s8/F</td>
</tr>
<tr>
<td>5.804</td>
<td>1.174</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C40[0][B]</td>
<td>u_debug_module/u_debug/n4355_s5/I2</td>
</tr>
<tr>
<td>6.346</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C40[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4355_s5/F</td>
</tr>
<tr>
<td>6.346</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C40[0][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf15_21_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C40[0][B]</td>
<td>u_debug_module/u_debug/progbuf15_21_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf15_21_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C40[0][B]</td>
<td>u_debug_module/u_debug/progbuf15_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.912, 34.238%; route: 3.425, 61.339%; tC2Q: 0.247, 4.423%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path220</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.472</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.346</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf15_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][A]</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C22[1][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
</tr>
<tr>
<td>1.550</td>
<td>0.541</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[0][A]</td>
<td>u_debug_module/u_debug/n4153_s7/I2</td>
</tr>
<tr>
<td>2.092</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>78</td>
<td>R9C22[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4153_s7/F</td>
</tr>
<tr>
<td>3.798</td>
<td>1.706</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C26[3][B]</td>
<td>u_debug_module/u_debug/n4345_s9/I3</td>
</tr>
<tr>
<td>4.083</td>
<td>0.285</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R9C26[3][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4345_s9/F</td>
</tr>
<tr>
<td>4.088</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C26[2][A]</td>
<td>u_debug_module/u_debug/n4345_s8/I2</td>
</tr>
<tr>
<td>4.630</td>
<td>0.542</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R9C26[2][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4345_s8/F</td>
</tr>
<tr>
<td>5.804</td>
<td>1.174</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C40[1][A]</td>
<td>u_debug_module/u_debug/n4354_s5/I2</td>
</tr>
<tr>
<td>6.346</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C40[1][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4354_s5/F</td>
</tr>
<tr>
<td>6.346</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C40[1][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf15_22_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C40[1][A]</td>
<td>u_debug_module/u_debug/progbuf15_22_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf15_22_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C40[1][A]</td>
<td>u_debug_module/u_debug/progbuf15_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.912, 34.238%; route: 3.425, 61.339%; tC2Q: 0.247, 4.423%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path221</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.473</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.346</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf15_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][A]</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C22[1][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
</tr>
<tr>
<td>1.550</td>
<td>0.541</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[0][A]</td>
<td>u_debug_module/u_debug/n4153_s7/I2</td>
</tr>
<tr>
<td>2.092</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>78</td>
<td>R9C22[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4153_s7/F</td>
</tr>
<tr>
<td>3.798</td>
<td>1.706</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C26[3][B]</td>
<td>u_debug_module/u_debug/n4345_s9/I3</td>
</tr>
<tr>
<td>4.083</td>
<td>0.285</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R9C26[3][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4345_s9/F</td>
</tr>
<tr>
<td>4.088</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C26[2][A]</td>
<td>u_debug_module/u_debug/n4345_s8/I2</td>
</tr>
<tr>
<td>4.630</td>
<td>0.542</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R9C26[2][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4345_s8/F</td>
</tr>
<tr>
<td>5.804</td>
<td>1.174</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C40[2][A]</td>
<td>u_debug_module/u_debug/n4352_s5/I2</td>
</tr>
<tr>
<td>6.346</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C40[2][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4352_s5/F</td>
</tr>
<tr>
<td>6.346</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C40[2][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf15_24_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C40[2][A]</td>
<td>u_debug_module/u_debug/progbuf15_24_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf15_24_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C40[2][A]</td>
<td>u_debug_module/u_debug/progbuf15_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.911, 34.229%; route: 3.425, 61.347%; tC2Q: 0.247, 4.424%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path222</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.476</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.990</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/data1_r_28_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][B]</td>
<td>u_debug_module/u_debug/req_addr_r_4_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C22[1][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_4_s0/Q</td>
</tr>
<tr>
<td>2.036</td>
<td>1.026</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C27[3][B]</td>
<td>u_debug_module/u_cdc_dm/n471_s11/I1</td>
</tr>
<tr>
<td>2.577</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R9C27[3][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n471_s11/F</td>
</tr>
<tr>
<td>3.321</td>
<td>0.744</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[0][A]</td>
<td>u_debug_module/u_cdc_dm/n471_s13/I3</td>
</tr>
<tr>
<td>3.863</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>R9C23[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n471_s13/F</td>
</tr>
<tr>
<td>4.586</td>
<td>0.723</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[0][B]</td>
<td>u_debug_module/u_debug/data1_0_s3/I2</td>
</tr>
<tr>
<td>4.862</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R13C24[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/data1_0_s3/F</td>
</tr>
<tr>
<td>6.544</td>
<td>1.682</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C42[1][B]</td>
<td>u_debug_module/u_debug/data1_28_s1/I2</td>
</tr>
<tr>
<td>6.990</td>
<td>0.446</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C42[1][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/data1_28_s1/F</td>
</tr>
<tr>
<td>6.990</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C42[1][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/data1_r_28_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>10.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>10.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C42[1][B]</td>
<td>u_debug_module/u_debug/data1_r_28_s0/CLK</td>
</tr>
<tr>
<td>10.466</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C42[1][B]</td>
<td>u_debug_module/u_debug/data1_r_28_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.805, 28.984%; route: 4.176, 67.050%; tC2Q: 0.247, 3.966%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path223</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.476</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.990</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/data1_r_29_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][B]</td>
<td>u_debug_module/u_debug/req_addr_r_4_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C22[1][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_4_s0/Q</td>
</tr>
<tr>
<td>2.036</td>
<td>1.026</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C27[3][B]</td>
<td>u_debug_module/u_cdc_dm/n471_s11/I1</td>
</tr>
<tr>
<td>2.577</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R9C27[3][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n471_s11/F</td>
</tr>
<tr>
<td>3.321</td>
<td>0.744</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[0][A]</td>
<td>u_debug_module/u_cdc_dm/n471_s13/I3</td>
</tr>
<tr>
<td>3.863</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>R9C23[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n471_s13/F</td>
</tr>
<tr>
<td>4.586</td>
<td>0.723</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[0][B]</td>
<td>u_debug_module/u_debug/data1_0_s3/I2</td>
</tr>
<tr>
<td>4.862</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R13C24[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/data1_0_s3/F</td>
</tr>
<tr>
<td>6.544</td>
<td>1.682</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C42[1][A]</td>
<td>u_debug_module/u_debug/data1_29_s1/I2</td>
</tr>
<tr>
<td>6.990</td>
<td>0.446</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C42[1][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/data1_29_s1/F</td>
</tr>
<tr>
<td>6.990</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C42[1][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/data1_r_29_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>10.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>10.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C42[1][A]</td>
<td>u_debug_module/u_debug/data1_r_29_s0/CLK</td>
</tr>
<tr>
<td>10.466</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C42[1][A]</td>
<td>u_debug_module/u_debug/data1_r_29_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.805, 28.984%; route: 4.176, 67.050%; tC2Q: 0.247, 3.966%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path224</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.477</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.341</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf6_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C24[0][A]</td>
<td>u_debug_module/u_debug/req_addr_r_0_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>150</td>
<td>R18C24[0][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_0_s0/Q</td>
</tr>
<tr>
<td>3.047</td>
<td>2.038</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C31[2][A]</td>
<td>u_debug_module/u_debug/n4057_s7/I0</td>
</tr>
<tr>
<td>3.590</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R23C31[2][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4057_s7/F</td>
</tr>
<tr>
<td>4.553</td>
<td>0.963</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[3][B]</td>
<td>u_debug_module/u_debug/n4057_s8/I3</td>
</tr>
<tr>
<td>4.828</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R16C32[3][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4057_s8/F</td>
</tr>
<tr>
<td>5.799</td>
<td>0.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C40[1][B]</td>
<td>u_debug_module/u_debug/n4082_s5/I2</td>
</tr>
<tr>
<td>6.341</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C40[1][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4082_s5/F</td>
</tr>
<tr>
<td>6.341</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C40[1][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf6_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C40[1][B]</td>
<td>u_debug_module/u_debug/progbuf6_6_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf6_6_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C40[1][B]</td>
<td>u_debug_module/u_debug/progbuf6_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.360, 24.386%; route: 3.972, 71.187%; tC2Q: 0.247, 4.427%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path225</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.511</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.308</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf12_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][A]</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C22[1][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
</tr>
<tr>
<td>1.550</td>
<td>0.541</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[0][A]</td>
<td>u_debug_module/u_debug/n4153_s7/I2</td>
</tr>
<tr>
<td>2.092</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>78</td>
<td>R9C22[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4153_s7/F</td>
</tr>
<tr>
<td>3.453</td>
<td>1.361</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C27[2][A]</td>
<td>u_debug_module/u_debug/n4249_s9/I3</td>
</tr>
<tr>
<td>3.995</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R7C27[2][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4249_s9/F</td>
</tr>
<tr>
<td>4.588</td>
<td>0.594</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C34[0][A]</td>
<td>u_debug_module/u_debug/n4249_s8/I2</td>
</tr>
<tr>
<td>5.035</td>
<td>0.446</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R7C34[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4249_s8/F</td>
</tr>
<tr>
<td>5.765</td>
<td>0.731</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C37[0][B]</td>
<td>u_debug_module/u_debug/n4272_s5/I2</td>
</tr>
<tr>
<td>6.308</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C37[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4272_s5/F</td>
</tr>
<tr>
<td>6.308</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C37[0][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf12_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C37[0][B]</td>
<td>u_debug_module/u_debug/progbuf12_8_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf12_8_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C37[0][B]</td>
<td>u_debug_module/u_debug/progbuf12_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.072, 37.362%; route: 3.226, 58.184%; tC2Q: 0.247, 4.454%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path226</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.511</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.308</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf12_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][A]</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C22[1][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
</tr>
<tr>
<td>1.550</td>
<td>0.541</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[0][A]</td>
<td>u_debug_module/u_debug/n4153_s7/I2</td>
</tr>
<tr>
<td>2.092</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>78</td>
<td>R9C22[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4153_s7/F</td>
</tr>
<tr>
<td>3.453</td>
<td>1.361</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C27[2][A]</td>
<td>u_debug_module/u_debug/n4249_s9/I3</td>
</tr>
<tr>
<td>3.995</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R7C27[2][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4249_s9/F</td>
</tr>
<tr>
<td>4.588</td>
<td>0.594</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C34[0][A]</td>
<td>u_debug_module/u_debug/n4249_s8/I2</td>
</tr>
<tr>
<td>5.035</td>
<td>0.446</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R7C34[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4249_s8/F</td>
</tr>
<tr>
<td>5.765</td>
<td>0.731</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C37[1][B]</td>
<td>u_debug_module/u_debug/n4269_s5/I2</td>
</tr>
<tr>
<td>6.308</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C37[1][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4269_s5/F</td>
</tr>
<tr>
<td>6.308</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C37[1][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf12_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C37[1][B]</td>
<td>u_debug_module/u_debug/progbuf12_11_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf12_11_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C37[1][B]</td>
<td>u_debug_module/u_debug/progbuf12_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.072, 37.362%; route: 3.226, 58.184%; tC2Q: 0.247, 4.454%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path227</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.511</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.955</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_cdc_dm/cdc_resp_reg_r_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][B]</td>
<td>u_debug_module/u_debug/req_addr_r_4_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C22[1][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_4_s0/Q</td>
</tr>
<tr>
<td>2.036</td>
<td>1.026</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C27[3][B]</td>
<td>u_debug_module/u_cdc_dm/n471_s11/I1</td>
</tr>
<tr>
<td>2.577</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R9C27[3][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n471_s11/F</td>
</tr>
<tr>
<td>3.321</td>
<td>0.744</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[0][A]</td>
<td>u_debug_module/u_cdc_dm/n471_s13/I3</td>
</tr>
<tr>
<td>3.863</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>R9C23[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n471_s13/F</td>
</tr>
<tr>
<td>5.090</td>
<td>1.227</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C24[2][A]</td>
<td>u_debug_module/u_cdc_dm/n471_s6/I1</td>
</tr>
<tr>
<td>5.632</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R21C24[2][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n471_s6/F</td>
</tr>
<tr>
<td>6.413</td>
<td>0.781</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C22[0][A]</td>
<td>u_debug_module/u_cdc_dm/n471_s5/I3</td>
</tr>
<tr>
<td>6.955</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C22[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n471_s5/F</td>
</tr>
<tr>
<td>6.955</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C22[0][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_cdc_dm/cdc_resp_reg_r_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>10.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>10.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[0][A]</td>
<td>u_debug_module/u_cdc_dm/cdc_resp_reg_r_1_s1/CLK</td>
</tr>
<tr>
<td>10.466</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C22[0][A]</td>
<td>u_debug_module/u_cdc_dm/cdc_resp_reg_r_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.167, 34.990%; route: 3.779, 61.021%; tC2Q: 0.247, 3.989%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path228</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.511</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.307</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf12_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][A]</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C22[1][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
</tr>
<tr>
<td>1.550</td>
<td>0.541</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[0][A]</td>
<td>u_debug_module/u_debug/n4153_s7/I2</td>
</tr>
<tr>
<td>2.092</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>78</td>
<td>R9C22[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4153_s7/F</td>
</tr>
<tr>
<td>3.453</td>
<td>1.361</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C27[2][A]</td>
<td>u_debug_module/u_debug/n4249_s9/I3</td>
</tr>
<tr>
<td>3.995</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R7C27[2][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4249_s9/F</td>
</tr>
<tr>
<td>4.588</td>
<td>0.594</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C34[0][A]</td>
<td>u_debug_module/u_debug/n4249_s8/I2</td>
</tr>
<tr>
<td>5.035</td>
<td>0.446</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R7C34[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4249_s8/F</td>
</tr>
<tr>
<td>5.765</td>
<td>0.731</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C37[2][B]</td>
<td>u_debug_module/u_debug/n4276_s5/I2</td>
</tr>
<tr>
<td>6.307</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C37[2][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4276_s5/F</td>
</tr>
<tr>
<td>6.307</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C37[2][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf12_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C37[2][B]</td>
<td>u_debug_module/u_debug/progbuf12_4_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf12_4_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C37[2][B]</td>
<td>u_debug_module/u_debug/progbuf12_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.071, 37.354%; route: 3.226, 58.191%; tC2Q: 0.247, 4.455%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path229</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.511</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.307</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf12_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][A]</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C22[1][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
</tr>
<tr>
<td>1.550</td>
<td>0.541</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[0][A]</td>
<td>u_debug_module/u_debug/n4153_s7/I2</td>
</tr>
<tr>
<td>2.092</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>78</td>
<td>R9C22[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4153_s7/F</td>
</tr>
<tr>
<td>3.453</td>
<td>1.361</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C27[2][A]</td>
<td>u_debug_module/u_debug/n4249_s9/I3</td>
</tr>
<tr>
<td>3.995</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R7C27[2][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4249_s9/F</td>
</tr>
<tr>
<td>4.588</td>
<td>0.594</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C34[0][A]</td>
<td>u_debug_module/u_debug/n4249_s8/I2</td>
</tr>
<tr>
<td>5.035</td>
<td>0.446</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R7C34[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4249_s8/F</td>
</tr>
<tr>
<td>5.765</td>
<td>0.731</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C37[2][A]</td>
<td>u_debug_module/u_debug/n4267_s5/I2</td>
</tr>
<tr>
<td>6.307</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C37[2][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4267_s5/F</td>
</tr>
<tr>
<td>6.307</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C37[2][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf12_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C37[2][A]</td>
<td>u_debug_module/u_debug/progbuf12_13_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf12_13_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C37[2][A]</td>
<td>u_debug_module/u_debug/progbuf12_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.071, 37.354%; route: 3.226, 58.191%; tC2Q: 0.247, 4.455%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path230</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.519</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.299</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf14_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][A]</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C22[1][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
</tr>
<tr>
<td>1.550</td>
<td>0.541</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[0][A]</td>
<td>u_debug_module/u_debug/n4153_s7/I2</td>
</tr>
<tr>
<td>2.092</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>78</td>
<td>R9C22[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4153_s7/F</td>
</tr>
<tr>
<td>2.530</td>
<td>0.438</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C23[0][B]</td>
<td>u_debug_module/u_debug/n4313_s9/I3</td>
</tr>
<tr>
<td>2.976</td>
<td>0.446</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R8C23[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4313_s9/F</td>
</tr>
<tr>
<td>4.278</td>
<td>1.302</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C33[3][A]</td>
<td>u_debug_module/u_debug/n4313_s8/I2</td>
</tr>
<tr>
<td>4.554</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R8C33[3][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4313_s8/F</td>
</tr>
<tr>
<td>5.757</td>
<td>1.203</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C42[0][A]</td>
<td>u_debug_module/u_debug/n4339_s5/I2</td>
</tr>
<tr>
<td>6.299</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C42[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4339_s5/F</td>
</tr>
<tr>
<td>6.299</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C42[0][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf14_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C42[0][A]</td>
<td>u_debug_module/u_debug/progbuf14_5_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf14_5_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C42[0][A]</td>
<td>u_debug_module/u_debug/progbuf14_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.806, 32.617%; route: 3.484, 62.922%; tC2Q: 0.247, 4.461%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path231</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.519</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.299</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf14_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][A]</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C22[1][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
</tr>
<tr>
<td>1.550</td>
<td>0.541</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[0][A]</td>
<td>u_debug_module/u_debug/n4153_s7/I2</td>
</tr>
<tr>
<td>2.092</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>78</td>
<td>R9C22[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4153_s7/F</td>
</tr>
<tr>
<td>2.530</td>
<td>0.438</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C23[0][B]</td>
<td>u_debug_module/u_debug/n4313_s9/I3</td>
</tr>
<tr>
<td>2.976</td>
<td>0.446</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R8C23[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4313_s9/F</td>
</tr>
<tr>
<td>4.278</td>
<td>1.302</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C33[3][A]</td>
<td>u_debug_module/u_debug/n4313_s8/I2</td>
</tr>
<tr>
<td>4.554</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R8C33[3][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4313_s8/F</td>
</tr>
<tr>
<td>5.757</td>
<td>1.203</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C42[0][B]</td>
<td>u_debug_module/u_debug/n4338_s5/I2</td>
</tr>
<tr>
<td>6.299</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C42[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4338_s5/F</td>
</tr>
<tr>
<td>6.299</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C42[0][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf14_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C42[0][B]</td>
<td>u_debug_module/u_debug/progbuf14_6_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf14_6_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C42[0][B]</td>
<td>u_debug_module/u_debug/progbuf14_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.806, 32.617%; route: 3.484, 62.922%; tC2Q: 0.247, 4.461%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path232</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.519</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.299</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf14_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][A]</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C22[1][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
</tr>
<tr>
<td>1.550</td>
<td>0.541</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[0][A]</td>
<td>u_debug_module/u_debug/n4153_s7/I2</td>
</tr>
<tr>
<td>2.092</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>78</td>
<td>R9C22[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4153_s7/F</td>
</tr>
<tr>
<td>2.530</td>
<td>0.438</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C23[0][B]</td>
<td>u_debug_module/u_debug/n4313_s9/I3</td>
</tr>
<tr>
<td>2.976</td>
<td>0.446</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R8C23[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4313_s9/F</td>
</tr>
<tr>
<td>4.278</td>
<td>1.302</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C33[3][A]</td>
<td>u_debug_module/u_debug/n4313_s8/I2</td>
</tr>
<tr>
<td>4.554</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R8C33[3][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4313_s8/F</td>
</tr>
<tr>
<td>5.757</td>
<td>1.203</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C41[0][A]</td>
<td>u_debug_module/u_debug/n4324_s5/I2</td>
</tr>
<tr>
<td>6.299</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C41[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4324_s5/F</td>
</tr>
<tr>
<td>6.299</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C41[0][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf14_20_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C41[0][A]</td>
<td>u_debug_module/u_debug/progbuf14_20_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf14_20_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C41[0][A]</td>
<td>u_debug_module/u_debug/progbuf14_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.806, 32.617%; route: 3.484, 62.922%; tC2Q: 0.247, 4.461%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path233</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.519</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.299</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf14_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][A]</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C22[1][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
</tr>
<tr>
<td>1.550</td>
<td>0.541</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[0][A]</td>
<td>u_debug_module/u_debug/n4153_s7/I2</td>
</tr>
<tr>
<td>2.092</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>78</td>
<td>R9C22[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4153_s7/F</td>
</tr>
<tr>
<td>2.530</td>
<td>0.438</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C23[0][B]</td>
<td>u_debug_module/u_debug/n4313_s9/I3</td>
</tr>
<tr>
<td>2.976</td>
<td>0.446</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R8C23[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4313_s9/F</td>
</tr>
<tr>
<td>4.278</td>
<td>1.302</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C33[3][A]</td>
<td>u_debug_module/u_debug/n4313_s8/I2</td>
</tr>
<tr>
<td>4.554</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R8C33[3][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4313_s8/F</td>
</tr>
<tr>
<td>5.757</td>
<td>1.203</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C41[0][B]</td>
<td>u_debug_module/u_debug/n4323_s5/I2</td>
</tr>
<tr>
<td>6.299</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C41[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4323_s5/F</td>
</tr>
<tr>
<td>6.299</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C41[0][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf14_21_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C41[0][B]</td>
<td>u_debug_module/u_debug/progbuf14_21_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf14_21_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C41[0][B]</td>
<td>u_debug_module/u_debug/progbuf14_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.806, 32.617%; route: 3.484, 62.922%; tC2Q: 0.247, 4.461%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path234</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.519</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.299</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf14_26_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][A]</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C22[1][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
</tr>
<tr>
<td>1.550</td>
<td>0.541</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[0][A]</td>
<td>u_debug_module/u_debug/n4153_s7/I2</td>
</tr>
<tr>
<td>2.092</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>78</td>
<td>R9C22[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4153_s7/F</td>
</tr>
<tr>
<td>2.530</td>
<td>0.438</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C23[0][B]</td>
<td>u_debug_module/u_debug/n4313_s9/I3</td>
</tr>
<tr>
<td>2.976</td>
<td>0.446</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R8C23[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4313_s9/F</td>
</tr>
<tr>
<td>4.278</td>
<td>1.302</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C33[3][A]</td>
<td>u_debug_module/u_debug/n4313_s8/I2</td>
</tr>
<tr>
<td>4.554</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R8C33[3][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4313_s8/F</td>
</tr>
<tr>
<td>5.757</td>
<td>1.203</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C41[0][A]</td>
<td>u_debug_module/u_debug/n4318_s5/I2</td>
</tr>
<tr>
<td>6.299</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C41[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4318_s5/F</td>
</tr>
<tr>
<td>6.299</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C41[0][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf14_26_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C41[0][A]</td>
<td>u_debug_module/u_debug/progbuf14_26_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf14_26_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C41[0][A]</td>
<td>u_debug_module/u_debug/progbuf14_26_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.806, 32.617%; route: 3.484, 62.922%; tC2Q: 0.247, 4.461%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path235</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.519</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.299</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf14_27_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][A]</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C22[1][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
</tr>
<tr>
<td>1.550</td>
<td>0.541</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[0][A]</td>
<td>u_debug_module/u_debug/n4153_s7/I2</td>
</tr>
<tr>
<td>2.092</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>78</td>
<td>R9C22[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4153_s7/F</td>
</tr>
<tr>
<td>2.530</td>
<td>0.438</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C23[0][B]</td>
<td>u_debug_module/u_debug/n4313_s9/I3</td>
</tr>
<tr>
<td>2.976</td>
<td>0.446</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R8C23[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4313_s9/F</td>
</tr>
<tr>
<td>4.278</td>
<td>1.302</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C33[3][A]</td>
<td>u_debug_module/u_debug/n4313_s8/I2</td>
</tr>
<tr>
<td>4.554</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R8C33[3][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4313_s8/F</td>
</tr>
<tr>
<td>5.757</td>
<td>1.203</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C41[0][B]</td>
<td>u_debug_module/u_debug/n4317_s5/I2</td>
</tr>
<tr>
<td>6.299</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C41[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4317_s5/F</td>
</tr>
<tr>
<td>6.299</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C41[0][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf14_27_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C41[0][B]</td>
<td>u_debug_module/u_debug/progbuf14_27_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf14_27_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C41[0][B]</td>
<td>u_debug_module/u_debug/progbuf14_27_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.806, 32.617%; route: 3.484, 62.922%; tC2Q: 0.247, 4.461%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path236</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.520</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.298</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf14_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][A]</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C22[1][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
</tr>
<tr>
<td>1.550</td>
<td>0.541</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[0][A]</td>
<td>u_debug_module/u_debug/n4153_s7/I2</td>
</tr>
<tr>
<td>2.092</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>78</td>
<td>R9C22[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4153_s7/F</td>
</tr>
<tr>
<td>2.530</td>
<td>0.438</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C23[0][B]</td>
<td>u_debug_module/u_debug/n4313_s9/I3</td>
</tr>
<tr>
<td>2.976</td>
<td>0.446</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R8C23[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4313_s9/F</td>
</tr>
<tr>
<td>4.278</td>
<td>1.302</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C33[3][A]</td>
<td>u_debug_module/u_debug/n4313_s8/I2</td>
</tr>
<tr>
<td>4.554</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R8C33[3][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4313_s8/F</td>
</tr>
<tr>
<td>5.757</td>
<td>1.203</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C42[2][B]</td>
<td>u_debug_module/u_debug/n4340_s5/I2</td>
</tr>
<tr>
<td>6.298</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C42[2][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4340_s5/F</td>
</tr>
<tr>
<td>6.298</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C42[2][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf14_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C42[2][B]</td>
<td>u_debug_module/u_debug/progbuf14_4_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf14_4_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C42[2][B]</td>
<td>u_debug_module/u_debug/progbuf14_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.805, 32.608%; route: 3.484, 62.930%; tC2Q: 0.247, 4.462%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path237</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.520</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.298</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf14_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][A]</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C22[1][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
</tr>
<tr>
<td>1.550</td>
<td>0.541</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[0][A]</td>
<td>u_debug_module/u_debug/n4153_s7/I2</td>
</tr>
<tr>
<td>2.092</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>78</td>
<td>R9C22[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4153_s7/F</td>
</tr>
<tr>
<td>2.530</td>
<td>0.438</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C23[0][B]</td>
<td>u_debug_module/u_debug/n4313_s9/I3</td>
</tr>
<tr>
<td>2.976</td>
<td>0.446</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R8C23[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4313_s9/F</td>
</tr>
<tr>
<td>4.278</td>
<td>1.302</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C33[3][A]</td>
<td>u_debug_module/u_debug/n4313_s8/I2</td>
</tr>
<tr>
<td>4.554</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R8C33[3][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4313_s8/F</td>
</tr>
<tr>
<td>5.757</td>
<td>1.203</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C42[1][A]</td>
<td>u_debug_module/u_debug/n4336_s5/I2</td>
</tr>
<tr>
<td>6.298</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C42[1][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4336_s5/F</td>
</tr>
<tr>
<td>6.298</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C42[1][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf14_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C42[1][A]</td>
<td>u_debug_module/u_debug/progbuf14_8_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf14_8_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C42[1][A]</td>
<td>u_debug_module/u_debug/progbuf14_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.805, 32.608%; route: 3.484, 62.930%; tC2Q: 0.247, 4.462%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path238</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.520</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.298</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf14_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][A]</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C22[1][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
</tr>
<tr>
<td>1.550</td>
<td>0.541</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[0][A]</td>
<td>u_debug_module/u_debug/n4153_s7/I2</td>
</tr>
<tr>
<td>2.092</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>78</td>
<td>R9C22[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4153_s7/F</td>
</tr>
<tr>
<td>2.530</td>
<td>0.438</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C23[0][B]</td>
<td>u_debug_module/u_debug/n4313_s9/I3</td>
</tr>
<tr>
<td>2.976</td>
<td>0.446</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R8C23[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4313_s9/F</td>
</tr>
<tr>
<td>4.278</td>
<td>1.302</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C33[3][A]</td>
<td>u_debug_module/u_debug/n4313_s8/I2</td>
</tr>
<tr>
<td>4.554</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R8C33[3][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4313_s8/F</td>
</tr>
<tr>
<td>5.757</td>
<td>1.203</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C42[1][B]</td>
<td>u_debug_module/u_debug/n4334_s5/I2</td>
</tr>
<tr>
<td>6.298</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C42[1][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4334_s5/F</td>
</tr>
<tr>
<td>6.298</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C42[1][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf14_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C42[1][B]</td>
<td>u_debug_module/u_debug/progbuf14_10_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf14_10_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C42[1][B]</td>
<td>u_debug_module/u_debug/progbuf14_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.805, 32.608%; route: 3.484, 62.930%; tC2Q: 0.247, 4.462%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path239</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.520</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.298</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf14_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][A]</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C22[1][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
</tr>
<tr>
<td>1.550</td>
<td>0.541</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[0][A]</td>
<td>u_debug_module/u_debug/n4153_s7/I2</td>
</tr>
<tr>
<td>2.092</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>78</td>
<td>R9C22[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4153_s7/F</td>
</tr>
<tr>
<td>2.530</td>
<td>0.438</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C23[0][B]</td>
<td>u_debug_module/u_debug/n4313_s9/I3</td>
</tr>
<tr>
<td>2.976</td>
<td>0.446</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R8C23[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4313_s9/F</td>
</tr>
<tr>
<td>4.278</td>
<td>1.302</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C33[3][A]</td>
<td>u_debug_module/u_debug/n4313_s8/I2</td>
</tr>
<tr>
<td>4.554</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R8C33[3][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4313_s8/F</td>
</tr>
<tr>
<td>5.757</td>
<td>1.203</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C42[2][A]</td>
<td>u_debug_module/u_debug/n4333_s5/I2</td>
</tr>
<tr>
<td>6.298</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C42[2][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4333_s5/F</td>
</tr>
<tr>
<td>6.298</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C42[2][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf14_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C42[2][A]</td>
<td>u_debug_module/u_debug/progbuf14_11_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf14_11_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C42[2][A]</td>
<td>u_debug_module/u_debug/progbuf14_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.805, 32.608%; route: 3.484, 62.930%; tC2Q: 0.247, 4.462%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path240</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.520</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.298</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf14_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][A]</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C22[1][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
</tr>
<tr>
<td>1.550</td>
<td>0.541</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[0][A]</td>
<td>u_debug_module/u_debug/n4153_s7/I2</td>
</tr>
<tr>
<td>2.092</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>78</td>
<td>R9C22[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4153_s7/F</td>
</tr>
<tr>
<td>2.530</td>
<td>0.438</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C23[0][B]</td>
<td>u_debug_module/u_debug/n4313_s9/I3</td>
</tr>
<tr>
<td>2.976</td>
<td>0.446</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R8C23[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4313_s9/F</td>
</tr>
<tr>
<td>4.278</td>
<td>1.302</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C33[3][A]</td>
<td>u_debug_module/u_debug/n4313_s8/I2</td>
</tr>
<tr>
<td>4.554</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R8C33[3][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4313_s8/F</td>
</tr>
<tr>
<td>5.757</td>
<td>1.203</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C41[1][A]</td>
<td>u_debug_module/u_debug/n4322_s5/I2</td>
</tr>
<tr>
<td>6.298</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C41[1][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4322_s5/F</td>
</tr>
<tr>
<td>6.298</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C41[1][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf14_22_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C41[1][A]</td>
<td>u_debug_module/u_debug/progbuf14_22_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf14_22_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C41[1][A]</td>
<td>u_debug_module/u_debug/progbuf14_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.805, 32.608%; route: 3.484, 62.930%; tC2Q: 0.247, 4.462%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path241</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.520</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.298</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf14_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][A]</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C22[1][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
</tr>
<tr>
<td>1.550</td>
<td>0.541</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[0][A]</td>
<td>u_debug_module/u_debug/n4153_s7/I2</td>
</tr>
<tr>
<td>2.092</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>78</td>
<td>R9C22[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4153_s7/F</td>
</tr>
<tr>
<td>2.530</td>
<td>0.438</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C23[0][B]</td>
<td>u_debug_module/u_debug/n4313_s9/I3</td>
</tr>
<tr>
<td>2.976</td>
<td>0.446</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R8C23[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4313_s9/F</td>
</tr>
<tr>
<td>4.278</td>
<td>1.302</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C33[3][A]</td>
<td>u_debug_module/u_debug/n4313_s8/I2</td>
</tr>
<tr>
<td>4.554</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R8C33[3][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4313_s8/F</td>
</tr>
<tr>
<td>5.757</td>
<td>1.203</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C41[1][B]</td>
<td>u_debug_module/u_debug/n4321_s5/I2</td>
</tr>
<tr>
<td>6.298</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C41[1][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4321_s5/F</td>
</tr>
<tr>
<td>6.298</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C41[1][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf14_23_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C41[1][B]</td>
<td>u_debug_module/u_debug/progbuf14_23_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf14_23_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C41[1][B]</td>
<td>u_debug_module/u_debug/progbuf14_23_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.805, 32.608%; route: 3.484, 62.930%; tC2Q: 0.247, 4.462%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path242</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.520</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.298</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf14_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][A]</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C22[1][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
</tr>
<tr>
<td>1.550</td>
<td>0.541</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[0][A]</td>
<td>u_debug_module/u_debug/n4153_s7/I2</td>
</tr>
<tr>
<td>2.092</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>78</td>
<td>R9C22[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4153_s7/F</td>
</tr>
<tr>
<td>2.530</td>
<td>0.438</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C23[0][B]</td>
<td>u_debug_module/u_debug/n4313_s9/I3</td>
</tr>
<tr>
<td>2.976</td>
<td>0.446</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R8C23[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4313_s9/F</td>
</tr>
<tr>
<td>4.278</td>
<td>1.302</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C33[3][A]</td>
<td>u_debug_module/u_debug/n4313_s8/I2</td>
</tr>
<tr>
<td>4.554</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R8C33[3][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4313_s8/F</td>
</tr>
<tr>
<td>5.757</td>
<td>1.203</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C41[2][A]</td>
<td>u_debug_module/u_debug/n4320_s5/I2</td>
</tr>
<tr>
<td>6.298</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C41[2][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4320_s5/F</td>
</tr>
<tr>
<td>6.298</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C41[2][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf14_24_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C41[2][A]</td>
<td>u_debug_module/u_debug/progbuf14_24_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf14_24_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C41[2][A]</td>
<td>u_debug_module/u_debug/progbuf14_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.805, 32.608%; route: 3.484, 62.930%; tC2Q: 0.247, 4.462%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path243</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.520</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.298</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf14_25_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][A]</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C22[1][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
</tr>
<tr>
<td>1.550</td>
<td>0.541</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[0][A]</td>
<td>u_debug_module/u_debug/n4153_s7/I2</td>
</tr>
<tr>
<td>2.092</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>78</td>
<td>R9C22[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4153_s7/F</td>
</tr>
<tr>
<td>2.530</td>
<td>0.438</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C23[0][B]</td>
<td>u_debug_module/u_debug/n4313_s9/I3</td>
</tr>
<tr>
<td>2.976</td>
<td>0.446</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R8C23[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4313_s9/F</td>
</tr>
<tr>
<td>4.278</td>
<td>1.302</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C33[3][A]</td>
<td>u_debug_module/u_debug/n4313_s8/I2</td>
</tr>
<tr>
<td>4.554</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R8C33[3][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4313_s8/F</td>
</tr>
<tr>
<td>5.757</td>
<td>1.203</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C41[2][B]</td>
<td>u_debug_module/u_debug/n4319_s5/I2</td>
</tr>
<tr>
<td>6.298</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C41[2][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4319_s5/F</td>
</tr>
<tr>
<td>6.298</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C41[2][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf14_25_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C41[2][B]</td>
<td>u_debug_module/u_debug/progbuf14_25_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf14_25_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C41[2][B]</td>
<td>u_debug_module/u_debug/progbuf14_25_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.805, 32.608%; route: 3.484, 62.930%; tC2Q: 0.247, 4.462%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path244</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.520</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.298</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf14_28_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][A]</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C22[1][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
</tr>
<tr>
<td>1.550</td>
<td>0.541</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[0][A]</td>
<td>u_debug_module/u_debug/n4153_s7/I2</td>
</tr>
<tr>
<td>2.092</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>78</td>
<td>R9C22[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4153_s7/F</td>
</tr>
<tr>
<td>2.530</td>
<td>0.438</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C23[0][B]</td>
<td>u_debug_module/u_debug/n4313_s9/I3</td>
</tr>
<tr>
<td>2.976</td>
<td>0.446</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R8C23[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4313_s9/F</td>
</tr>
<tr>
<td>4.278</td>
<td>1.302</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C33[3][A]</td>
<td>u_debug_module/u_debug/n4313_s8/I2</td>
</tr>
<tr>
<td>4.554</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R8C33[3][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4313_s8/F</td>
</tr>
<tr>
<td>5.757</td>
<td>1.203</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C41[1][A]</td>
<td>u_debug_module/u_debug/n4316_s5/I2</td>
</tr>
<tr>
<td>6.298</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C41[1][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4316_s5/F</td>
</tr>
<tr>
<td>6.298</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C41[1][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf14_28_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C41[1][A]</td>
<td>u_debug_module/u_debug/progbuf14_28_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf14_28_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C41[1][A]</td>
<td>u_debug_module/u_debug/progbuf14_28_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.805, 32.608%; route: 3.484, 62.930%; tC2Q: 0.247, 4.462%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path245</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.520</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.298</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf14_29_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][A]</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C22[1][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
</tr>
<tr>
<td>1.550</td>
<td>0.541</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[0][A]</td>
<td>u_debug_module/u_debug/n4153_s7/I2</td>
</tr>
<tr>
<td>2.092</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>78</td>
<td>R9C22[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4153_s7/F</td>
</tr>
<tr>
<td>2.530</td>
<td>0.438</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C23[0][B]</td>
<td>u_debug_module/u_debug/n4313_s9/I3</td>
</tr>
<tr>
<td>2.976</td>
<td>0.446</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R8C23[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4313_s9/F</td>
</tr>
<tr>
<td>4.278</td>
<td>1.302</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C33[3][A]</td>
<td>u_debug_module/u_debug/n4313_s8/I2</td>
</tr>
<tr>
<td>4.554</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R8C33[3][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4313_s8/F</td>
</tr>
<tr>
<td>5.757</td>
<td>1.203</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C41[1][B]</td>
<td>u_debug_module/u_debug/n4315_s5/I2</td>
</tr>
<tr>
<td>6.298</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C41[1][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4315_s5/F</td>
</tr>
<tr>
<td>6.298</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C41[1][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf14_29_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C41[1][B]</td>
<td>u_debug_module/u_debug/progbuf14_29_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf14_29_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C41[1][B]</td>
<td>u_debug_module/u_debug/progbuf14_29_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.805, 32.608%; route: 3.484, 62.930%; tC2Q: 0.247, 4.462%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path246</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.520</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.298</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf14_30_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][A]</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C22[1][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
</tr>
<tr>
<td>1.550</td>
<td>0.541</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[0][A]</td>
<td>u_debug_module/u_debug/n4153_s7/I2</td>
</tr>
<tr>
<td>2.092</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>78</td>
<td>R9C22[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4153_s7/F</td>
</tr>
<tr>
<td>2.530</td>
<td>0.438</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C23[0][B]</td>
<td>u_debug_module/u_debug/n4313_s9/I3</td>
</tr>
<tr>
<td>2.976</td>
<td>0.446</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R8C23[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4313_s9/F</td>
</tr>
<tr>
<td>4.278</td>
<td>1.302</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C33[3][A]</td>
<td>u_debug_module/u_debug/n4313_s8/I2</td>
</tr>
<tr>
<td>4.554</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R8C33[3][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4313_s8/F</td>
</tr>
<tr>
<td>5.757</td>
<td>1.203</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C41[2][A]</td>
<td>u_debug_module/u_debug/n4314_s5/I2</td>
</tr>
<tr>
<td>6.298</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C41[2][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4314_s5/F</td>
</tr>
<tr>
<td>6.298</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C41[2][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf14_30_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C41[2][A]</td>
<td>u_debug_module/u_debug/progbuf14_30_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf14_30_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C41[2][A]</td>
<td>u_debug_module/u_debug/progbuf14_30_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.805, 32.608%; route: 3.484, 62.930%; tC2Q: 0.247, 4.462%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path247</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.520</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.298</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf14_31_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][A]</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C22[1][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
</tr>
<tr>
<td>1.550</td>
<td>0.541</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[0][A]</td>
<td>u_debug_module/u_debug/n4153_s7/I2</td>
</tr>
<tr>
<td>2.092</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>78</td>
<td>R9C22[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4153_s7/F</td>
</tr>
<tr>
<td>2.530</td>
<td>0.438</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C23[0][B]</td>
<td>u_debug_module/u_debug/n4313_s9/I3</td>
</tr>
<tr>
<td>2.976</td>
<td>0.446</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R8C23[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4313_s9/F</td>
</tr>
<tr>
<td>4.278</td>
<td>1.302</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C33[3][A]</td>
<td>u_debug_module/u_debug/n4313_s8/I2</td>
</tr>
<tr>
<td>4.554</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R8C33[3][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4313_s8/F</td>
</tr>
<tr>
<td>5.757</td>
<td>1.203</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C41[2][B]</td>
<td>u_debug_module/u_debug/n4313_s5/I2</td>
</tr>
<tr>
<td>6.298</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C41[2][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4313_s5/F</td>
</tr>
<tr>
<td>6.298</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C41[2][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf14_31_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C41[2][B]</td>
<td>u_debug_module/u_debug/progbuf14_31_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf14_31_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C41[2][B]</td>
<td>u_debug_module/u_debug/progbuf14_31_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.805, 32.608%; route: 3.484, 62.930%; tC2Q: 0.247, 4.462%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path248</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.522</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.296</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf12_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][A]</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C22[1][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
</tr>
<tr>
<td>1.550</td>
<td>0.541</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[0][A]</td>
<td>u_debug_module/u_debug/n4153_s7/I2</td>
</tr>
<tr>
<td>2.092</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>78</td>
<td>R9C22[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4153_s7/F</td>
</tr>
<tr>
<td>3.453</td>
<td>1.361</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C27[2][A]</td>
<td>u_debug_module/u_debug/n4249_s9/I3</td>
</tr>
<tr>
<td>3.995</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R7C27[2][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4249_s9/F</td>
</tr>
<tr>
<td>4.588</td>
<td>0.594</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C34[0][A]</td>
<td>u_debug_module/u_debug/n4249_s8/I2</td>
</tr>
<tr>
<td>5.035</td>
<td>0.446</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R7C34[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4249_s8/F</td>
</tr>
<tr>
<td>5.755</td>
<td>0.720</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C37[0][A]</td>
<td>u_debug_module/u_debug/n4274_s5/I2</td>
</tr>
<tr>
<td>6.296</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C37[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4274_s5/F</td>
</tr>
<tr>
<td>6.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C37[0][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf12_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C37[0][A]</td>
<td>u_debug_module/u_debug/progbuf12_6_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf12_6_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C37[0][A]</td>
<td>u_debug_module/u_debug/progbuf12_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.071, 37.426%; route: 3.216, 58.111%; tC2Q: 0.247, 4.463%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path249</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.522</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.296</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf12_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][A]</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C22[1][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
</tr>
<tr>
<td>1.550</td>
<td>0.541</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[0][A]</td>
<td>u_debug_module/u_debug/n4153_s7/I2</td>
</tr>
<tr>
<td>2.092</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>78</td>
<td>R9C22[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4153_s7/F</td>
</tr>
<tr>
<td>3.453</td>
<td>1.361</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C27[2][A]</td>
<td>u_debug_module/u_debug/n4249_s9/I3</td>
</tr>
<tr>
<td>3.995</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R7C27[2][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4249_s9/F</td>
</tr>
<tr>
<td>4.588</td>
<td>0.594</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C34[0][A]</td>
<td>u_debug_module/u_debug/n4249_s8/I2</td>
</tr>
<tr>
<td>5.035</td>
<td>0.446</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R7C34[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4249_s8/F</td>
</tr>
<tr>
<td>5.755</td>
<td>0.720</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C37[1][A]</td>
<td>u_debug_module/u_debug/n4270_s5/I2</td>
</tr>
<tr>
<td>6.296</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C37[1][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4270_s5/F</td>
</tr>
<tr>
<td>6.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C37[1][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf12_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C37[1][A]</td>
<td>u_debug_module/u_debug/progbuf12_10_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf12_10_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C37[1][A]</td>
<td>u_debug_module/u_debug/progbuf12_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.071, 37.426%; route: 3.216, 58.111%; tC2Q: 0.247, 4.463%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path250</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.532</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.287</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf14_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][A]</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C22[1][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
</tr>
<tr>
<td>1.550</td>
<td>0.541</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[0][A]</td>
<td>u_debug_module/u_debug/n4153_s7/I2</td>
</tr>
<tr>
<td>2.092</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>78</td>
<td>R9C22[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4153_s7/F</td>
</tr>
<tr>
<td>2.530</td>
<td>0.438</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C23[0][B]</td>
<td>u_debug_module/u_debug/n4313_s9/I3</td>
</tr>
<tr>
<td>2.976</td>
<td>0.446</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R8C23[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4313_s9/F</td>
</tr>
<tr>
<td>4.278</td>
<td>1.302</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C33[3][A]</td>
<td>u_debug_module/u_debug/n4313_s8/I2</td>
</tr>
<tr>
<td>4.554</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R8C33[3][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4313_s8/F</td>
</tr>
<tr>
<td>5.744</td>
<td>1.190</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C42[0][A]</td>
<td>u_debug_module/u_debug/n4337_s5/I2</td>
</tr>
<tr>
<td>6.287</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C42[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4337_s5/F</td>
</tr>
<tr>
<td>6.287</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C42[0][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf14_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C42[0][A]</td>
<td>u_debug_module/u_debug/progbuf14_7_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf14_7_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C42[0][A]</td>
<td>u_debug_module/u_debug/progbuf14_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.806, 32.690%; route: 3.471, 62.839%; tC2Q: 0.247, 4.471%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path251</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.532</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.287</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf14_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][A]</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C22[1][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
</tr>
<tr>
<td>1.550</td>
<td>0.541</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[0][A]</td>
<td>u_debug_module/u_debug/n4153_s7/I2</td>
</tr>
<tr>
<td>2.092</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>78</td>
<td>R9C22[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4153_s7/F</td>
</tr>
<tr>
<td>2.530</td>
<td>0.438</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C23[0][B]</td>
<td>u_debug_module/u_debug/n4313_s9/I3</td>
</tr>
<tr>
<td>2.976</td>
<td>0.446</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R8C23[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4313_s9/F</td>
</tr>
<tr>
<td>4.278</td>
<td>1.302</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C33[3][A]</td>
<td>u_debug_module/u_debug/n4313_s8/I2</td>
</tr>
<tr>
<td>4.554</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R8C33[3][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4313_s8/F</td>
</tr>
<tr>
<td>5.744</td>
<td>1.190</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C42[0][B]</td>
<td>u_debug_module/u_debug/n4335_s5/I2</td>
</tr>
<tr>
<td>6.287</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C42[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4335_s5/F</td>
</tr>
<tr>
<td>6.287</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C42[0][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf14_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C42[0][B]</td>
<td>u_debug_module/u_debug/progbuf14_9_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf14_9_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C42[0][B]</td>
<td>u_debug_module/u_debug/progbuf14_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.806, 32.690%; route: 3.471, 62.839%; tC2Q: 0.247, 4.471%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path252</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.533</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.286</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf14_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][A]</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C22[1][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
</tr>
<tr>
<td>1.550</td>
<td>0.541</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[0][A]</td>
<td>u_debug_module/u_debug/n4153_s7/I2</td>
</tr>
<tr>
<td>2.092</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>78</td>
<td>R9C22[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4153_s7/F</td>
</tr>
<tr>
<td>2.530</td>
<td>0.438</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C23[0][B]</td>
<td>u_debug_module/u_debug/n4313_s9/I3</td>
</tr>
<tr>
<td>2.976</td>
<td>0.446</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R8C23[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4313_s9/F</td>
</tr>
<tr>
<td>4.278</td>
<td>1.302</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C33[3][A]</td>
<td>u_debug_module/u_debug/n4313_s8/I2</td>
</tr>
<tr>
<td>4.554</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R8C33[3][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4313_s8/F</td>
</tr>
<tr>
<td>5.744</td>
<td>1.190</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C42[1][A]</td>
<td>u_debug_module/u_debug/n4343_s5/I2</td>
</tr>
<tr>
<td>6.286</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C42[1][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4343_s5/F</td>
</tr>
<tr>
<td>6.286</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C42[1][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf14_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C42[1][A]</td>
<td>u_debug_module/u_debug/progbuf14_1_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf14_1_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C42[1][A]</td>
<td>u_debug_module/u_debug/progbuf14_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.805, 32.681%; route: 3.471, 62.847%; tC2Q: 0.247, 4.472%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path253</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.533</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.286</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf14_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][A]</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C22[1][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
</tr>
<tr>
<td>1.550</td>
<td>0.541</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[0][A]</td>
<td>u_debug_module/u_debug/n4153_s7/I2</td>
</tr>
<tr>
<td>2.092</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>78</td>
<td>R9C22[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4153_s7/F</td>
</tr>
<tr>
<td>2.530</td>
<td>0.438</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C23[0][B]</td>
<td>u_debug_module/u_debug/n4313_s9/I3</td>
</tr>
<tr>
<td>2.976</td>
<td>0.446</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R8C23[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4313_s9/F</td>
</tr>
<tr>
<td>4.278</td>
<td>1.302</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C33[3][A]</td>
<td>u_debug_module/u_debug/n4313_s8/I2</td>
</tr>
<tr>
<td>4.554</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R8C33[3][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4313_s8/F</td>
</tr>
<tr>
<td>5.744</td>
<td>1.190</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C42[1][B]</td>
<td>u_debug_module/u_debug/n4332_s5/I2</td>
</tr>
<tr>
<td>6.286</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C42[1][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4332_s5/F</td>
</tr>
<tr>
<td>6.286</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C42[1][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf14_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C42[1][B]</td>
<td>u_debug_module/u_debug/progbuf14_12_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf14_12_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C42[1][B]</td>
<td>u_debug_module/u_debug/progbuf14_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.805, 32.681%; route: 3.471, 62.847%; tC2Q: 0.247, 4.472%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path254</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.533</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.933</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_spi/resp_addr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C15[1][B]</td>
<td>u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R9C15[1][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/Q</td>
</tr>
<tr>
<td>1.768</td>
<td>0.759</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C14[3][A]</td>
<td>u_debug_module/u_cdc_spi/req_spi_data_ck2_0_s0/I2</td>
</tr>
<tr>
<td>2.044</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R14C14[3][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_spi/req_spi_data_ck2_0_s0/F</td>
</tr>
<tr>
<td>3.093</td>
<td>1.049</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C16[1][A]</td>
<td>u_debug_module/u_spi/n3369_s62/I3</td>
</tr>
<tr>
<td>3.635</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R8C16[1][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_spi/n3369_s62/F</td>
</tr>
<tr>
<td>4.393</td>
<td>0.758</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C17[1][B]</td>
<td>u_debug_module/u_spi/n3369_s61/I2</td>
</tr>
<tr>
<td>4.935</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R14C17[1][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_spi/n3369_s61/F</td>
</tr>
<tr>
<td>5.663</td>
<td>0.728</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C19[1][A]</td>
<td>u_debug_module/u_spi/n7782_s11/I3</td>
</tr>
<tr>
<td>6.204</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R11C19[1][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_spi/n7782_s11/F</td>
</tr>
<tr>
<td>6.648</td>
<td>0.444</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C17[0][B]</td>
<td>u_debug_module/u_spi/n7805_s11/I1</td>
</tr>
<tr>
<td>6.933</td>
<td>0.285</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C17[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_spi/n7805_s11/F</td>
</tr>
<tr>
<td>6.933</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C17[0][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_spi/resp_addr_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>10.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>10.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C17[0][B]</td>
<td>u_debug_module/u_spi/resp_addr_0_s0/CLK</td>
</tr>
<tr>
<td>10.466</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C17[0][B]</td>
<td>u_debug_module/u_spi/resp_addr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.186, 35.424%; route: 3.738, 60.573%; tC2Q: 0.247, 4.003%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path255</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.533</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.933</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_spi/resp_addr_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C15[1][B]</td>
<td>u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R9C15[1][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/Q</td>
</tr>
<tr>
<td>1.768</td>
<td>0.759</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C14[3][A]</td>
<td>u_debug_module/u_cdc_spi/req_spi_data_ck2_0_s0/I2</td>
</tr>
<tr>
<td>2.044</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R14C14[3][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_spi/req_spi_data_ck2_0_s0/F</td>
</tr>
<tr>
<td>3.093</td>
<td>1.049</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C16[1][A]</td>
<td>u_debug_module/u_spi/n3369_s62/I3</td>
</tr>
<tr>
<td>3.635</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R8C16[1][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_spi/n3369_s62/F</td>
</tr>
<tr>
<td>4.393</td>
<td>0.758</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C17[1][B]</td>
<td>u_debug_module/u_spi/n3369_s61/I2</td>
</tr>
<tr>
<td>4.935</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R14C17[1][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_spi/n3369_s61/F</td>
</tr>
<tr>
<td>5.663</td>
<td>0.728</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C19[1][A]</td>
<td>u_debug_module/u_spi/n7782_s11/I3</td>
</tr>
<tr>
<td>6.204</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R11C19[1][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_spi/n7782_s11/F</td>
</tr>
<tr>
<td>6.648</td>
<td>0.444</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C17[0][A]</td>
<td>u_debug_module/u_spi/n7803_s11/I1</td>
</tr>
<tr>
<td>6.933</td>
<td>0.285</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C17[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_spi/n7803_s11/F</td>
</tr>
<tr>
<td>6.933</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C17[0][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_spi/resp_addr_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>10.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>10.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C17[0][A]</td>
<td>u_debug_module/u_spi/resp_addr_2_s0/CLK</td>
</tr>
<tr>
<td>10.466</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C17[0][A]</td>
<td>u_debug_module/u_spi/resp_addr_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.186, 35.424%; route: 3.738, 60.573%; tC2Q: 0.247, 4.003%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path256</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.533</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.933</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_spi/resp_addr_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C15[1][B]</td>
<td>u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R9C15[1][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/Q</td>
</tr>
<tr>
<td>1.768</td>
<td>0.759</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C14[3][A]</td>
<td>u_debug_module/u_cdc_spi/req_spi_data_ck2_0_s0/I2</td>
</tr>
<tr>
<td>2.044</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R14C14[3][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_spi/req_spi_data_ck2_0_s0/F</td>
</tr>
<tr>
<td>3.093</td>
<td>1.049</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C16[1][A]</td>
<td>u_debug_module/u_spi/n3369_s62/I3</td>
</tr>
<tr>
<td>3.635</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R8C16[1][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_spi/n3369_s62/F</td>
</tr>
<tr>
<td>4.393</td>
<td>0.758</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C17[1][B]</td>
<td>u_debug_module/u_spi/n3369_s61/I2</td>
</tr>
<tr>
<td>4.935</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R14C17[1][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_spi/n3369_s61/F</td>
</tr>
<tr>
<td>5.663</td>
<td>0.728</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C19[1][A]</td>
<td>u_debug_module/u_spi/n7782_s11/I3</td>
</tr>
<tr>
<td>6.204</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R11C19[1][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_spi/n7782_s11/F</td>
</tr>
<tr>
<td>6.648</td>
<td>0.444</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C17[1][A]</td>
<td>u_debug_module/u_spi/n7802_s11/I1</td>
</tr>
<tr>
<td>6.933</td>
<td>0.285</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C17[1][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_spi/n7802_s11/F</td>
</tr>
<tr>
<td>6.933</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C17[1][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_spi/resp_addr_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>10.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>10.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C17[1][A]</td>
<td>u_debug_module/u_spi/resp_addr_3_s0/CLK</td>
</tr>
<tr>
<td>10.466</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C17[1][A]</td>
<td>u_debug_module/u_spi/resp_addr_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.186, 35.424%; route: 3.738, 60.573%; tC2Q: 0.247, 4.003%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path257</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.538</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.280</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf14_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][A]</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C22[1][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
</tr>
<tr>
<td>1.550</td>
<td>0.541</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[0][A]</td>
<td>u_debug_module/u_debug/n4153_s7/I2</td>
</tr>
<tr>
<td>2.092</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>78</td>
<td>R9C22[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4153_s7/F</td>
</tr>
<tr>
<td>2.530</td>
<td>0.438</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C23[0][B]</td>
<td>u_debug_module/u_debug/n4313_s9/I3</td>
</tr>
<tr>
<td>2.976</td>
<td>0.446</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R8C23[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4313_s9/F</td>
</tr>
<tr>
<td>4.278</td>
<td>1.302</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C33[3][A]</td>
<td>u_debug_module/u_debug/n4313_s8/I2</td>
</tr>
<tr>
<td>4.554</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R8C33[3][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4313_s8/F</td>
</tr>
<tr>
<td>5.738</td>
<td>1.184</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C39[0][A]</td>
<td>u_debug_module/u_debug/n4328_s5/I2</td>
</tr>
<tr>
<td>6.280</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C39[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4328_s5/F</td>
</tr>
<tr>
<td>6.280</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C39[0][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf14_16_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C39[0][A]</td>
<td>u_debug_module/u_debug/progbuf14_16_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf14_16_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C39[0][A]</td>
<td>u_debug_module/u_debug/progbuf14_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.806, 32.727%; route: 3.465, 62.797%; tC2Q: 0.247, 4.476%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path258</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.538</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.280</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf14_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][A]</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C22[1][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
</tr>
<tr>
<td>1.550</td>
<td>0.541</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[0][A]</td>
<td>u_debug_module/u_debug/n4153_s7/I2</td>
</tr>
<tr>
<td>2.092</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>78</td>
<td>R9C22[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4153_s7/F</td>
</tr>
<tr>
<td>2.530</td>
<td>0.438</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C23[0][B]</td>
<td>u_debug_module/u_debug/n4313_s9/I3</td>
</tr>
<tr>
<td>2.976</td>
<td>0.446</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R8C23[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4313_s9/F</td>
</tr>
<tr>
<td>4.278</td>
<td>1.302</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C33[3][A]</td>
<td>u_debug_module/u_debug/n4313_s8/I2</td>
</tr>
<tr>
<td>4.554</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R8C33[3][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4313_s8/F</td>
</tr>
<tr>
<td>5.738</td>
<td>1.184</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C39[0][B]</td>
<td>u_debug_module/u_debug/n4327_s5/I2</td>
</tr>
<tr>
<td>6.280</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C39[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4327_s5/F</td>
</tr>
<tr>
<td>6.280</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C39[0][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf14_17_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C39[0][B]</td>
<td>u_debug_module/u_debug/progbuf14_17_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf14_17_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C39[0][B]</td>
<td>u_debug_module/u_debug/progbuf14_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.806, 32.727%; route: 3.465, 62.797%; tC2Q: 0.247, 4.476%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path259</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.539</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.280</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf14_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][A]</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C22[1][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
</tr>
<tr>
<td>1.550</td>
<td>0.541</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[0][A]</td>
<td>u_debug_module/u_debug/n4153_s7/I2</td>
</tr>
<tr>
<td>2.092</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>78</td>
<td>R9C22[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4153_s7/F</td>
</tr>
<tr>
<td>2.530</td>
<td>0.438</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C23[0][B]</td>
<td>u_debug_module/u_debug/n4313_s9/I3</td>
</tr>
<tr>
<td>2.976</td>
<td>0.446</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R8C23[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4313_s9/F</td>
</tr>
<tr>
<td>4.278</td>
<td>1.302</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C33[3][A]</td>
<td>u_debug_module/u_debug/n4313_s8/I2</td>
</tr>
<tr>
<td>4.554</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R8C33[3][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4313_s8/F</td>
</tr>
<tr>
<td>5.738</td>
<td>1.184</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C39[1][A]</td>
<td>u_debug_module/u_debug/n4326_s5/I2</td>
</tr>
<tr>
<td>6.280</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C39[1][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4326_s5/F</td>
</tr>
<tr>
<td>6.280</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C39[1][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf14_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C39[1][A]</td>
<td>u_debug_module/u_debug/progbuf14_18_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf14_18_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C39[1][A]</td>
<td>u_debug_module/u_debug/progbuf14_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.805, 32.718%; route: 3.465, 62.805%; tC2Q: 0.247, 4.477%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path260</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.544</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.274</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf14_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][A]</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C22[1][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
</tr>
<tr>
<td>1.550</td>
<td>0.541</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[0][A]</td>
<td>u_debug_module/u_debug/n4153_s7/I2</td>
</tr>
<tr>
<td>2.092</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>78</td>
<td>R9C22[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4153_s7/F</td>
</tr>
<tr>
<td>2.530</td>
<td>0.438</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C23[0][B]</td>
<td>u_debug_module/u_debug/n4313_s9/I3</td>
</tr>
<tr>
<td>2.976</td>
<td>0.446</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R8C23[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4313_s9/F</td>
</tr>
<tr>
<td>4.278</td>
<td>1.302</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C33[3][A]</td>
<td>u_debug_module/u_debug/n4313_s8/I2</td>
</tr>
<tr>
<td>4.554</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R8C33[3][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4313_s8/F</td>
</tr>
<tr>
<td>5.732</td>
<td>1.178</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C41[0][A]</td>
<td>u_debug_module/u_debug/n4330_s5/I2</td>
</tr>
<tr>
<td>6.274</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C41[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4330_s5/F</td>
</tr>
<tr>
<td>6.274</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C41[0][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf14_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C41[0][A]</td>
<td>u_debug_module/u_debug/progbuf14_14_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf14_14_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C41[0][A]</td>
<td>u_debug_module/u_debug/progbuf14_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.806, 32.764%; route: 3.459, 62.755%; tC2Q: 0.247, 4.481%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path261</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.544</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.274</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf14_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][A]</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C22[1][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
</tr>
<tr>
<td>1.550</td>
<td>0.541</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[0][A]</td>
<td>u_debug_module/u_debug/n4153_s7/I2</td>
</tr>
<tr>
<td>2.092</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>78</td>
<td>R9C22[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4153_s7/F</td>
</tr>
<tr>
<td>2.530</td>
<td>0.438</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C23[0][B]</td>
<td>u_debug_module/u_debug/n4313_s9/I3</td>
</tr>
<tr>
<td>2.976</td>
<td>0.446</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R8C23[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4313_s9/F</td>
</tr>
<tr>
<td>4.278</td>
<td>1.302</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C33[3][A]</td>
<td>u_debug_module/u_debug/n4313_s8/I2</td>
</tr>
<tr>
<td>4.554</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R8C33[3][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4313_s8/F</td>
</tr>
<tr>
<td>5.732</td>
<td>1.178</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C41[0][B]</td>
<td>u_debug_module/u_debug/n4329_s5/I2</td>
</tr>
<tr>
<td>6.274</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C41[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4329_s5/F</td>
</tr>
<tr>
<td>6.274</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C41[0][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf14_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C41[0][B]</td>
<td>u_debug_module/u_debug/progbuf14_15_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf14_15_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C41[0][B]</td>
<td>u_debug_module/u_debug/progbuf14_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.806, 32.764%; route: 3.459, 62.755%; tC2Q: 0.247, 4.481%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path262</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.548</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.918</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_spi/resp_data_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C15[1][B]</td>
<td>u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R9C15[1][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/Q</td>
</tr>
<tr>
<td>1.768</td>
<td>0.759</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C14[3][A]</td>
<td>u_debug_module/u_cdc_spi/req_spi_data_ck2_0_s0/I2</td>
</tr>
<tr>
<td>2.044</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R14C14[3][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_spi/req_spi_data_ck2_0_s0/F</td>
</tr>
<tr>
<td>3.087</td>
<td>1.043</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C17[1][A]</td>
<td>u_debug_module/u_spi/n20544_s2/I2</td>
</tr>
<tr>
<td>3.628</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C17[1][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_spi/n20544_s2/F</td>
</tr>
<tr>
<td>3.632</td>
<td>0.003</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C17[3][A]</td>
<td>u_debug_module/u_spi/n20544_s1/I0</td>
</tr>
<tr>
<td>3.907</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R13C17[3][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_spi/n20544_s1/F</td>
</tr>
<tr>
<td>5.568</td>
<td>1.661</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C17[0][B]</td>
<td>u_debug_module/u_spi/n7778_s12/I3</td>
</tr>
<tr>
<td>6.110</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C17[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_spi/n7778_s12/F</td>
</tr>
<tr>
<td>6.376</td>
<td>0.266</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C18[1][A]</td>
<td>u_debug_module/u_spi/n7778_s11/I2</td>
</tr>
<tr>
<td>6.918</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C18[1][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_spi/n7778_s11/F</td>
</tr>
<tr>
<td>6.918</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C18[1][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_spi/resp_data_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>10.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>10.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C18[1][A]</td>
<td>u_debug_module/u_spi/resp_data_3_s0/CLK</td>
</tr>
<tr>
<td>10.466</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C18[1][A]</td>
<td>u_debug_module/u_spi/resp_data_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.176, 35.356%; route: 3.732, 60.631%; tC2Q: 0.247, 4.013%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path263</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.550</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.268</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf14_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][A]</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C22[1][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
</tr>
<tr>
<td>1.550</td>
<td>0.541</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[0][A]</td>
<td>u_debug_module/u_debug/n4153_s7/I2</td>
</tr>
<tr>
<td>2.092</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>78</td>
<td>R9C22[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4153_s7/F</td>
</tr>
<tr>
<td>2.530</td>
<td>0.438</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C23[0][B]</td>
<td>u_debug_module/u_debug/n4313_s9/I3</td>
</tr>
<tr>
<td>2.976</td>
<td>0.446</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R8C23[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4313_s9/F</td>
</tr>
<tr>
<td>4.278</td>
<td>1.302</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C33[3][A]</td>
<td>u_debug_module/u_debug/n4313_s8/I2</td>
</tr>
<tr>
<td>4.554</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R8C33[3][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4313_s8/F</td>
</tr>
<tr>
<td>5.726</td>
<td>1.172</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C39[0][B]</td>
<td>u_debug_module/u_debug/n4325_s5/I2</td>
</tr>
<tr>
<td>6.268</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C39[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4325_s5/F</td>
</tr>
<tr>
<td>6.268</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C39[0][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf14_19_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C39[0][B]</td>
<td>u_debug_module/u_debug/progbuf14_19_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf14_19_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C39[0][B]</td>
<td>u_debug_module/u_debug/progbuf14_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.806, 32.801%; route: 3.453, 62.713%; tC2Q: 0.247, 4.486%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path264</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.552</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.266</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf3_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C24[0][B]</td>
<td>u_debug_module/u_debug/req_addr_r_1_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>148</td>
<td>R18C24[0][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_1_s0/Q</td>
</tr>
<tr>
<td>1.755</td>
<td>0.746</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[1][A]</td>
<td>u_debug_module/u_debug/n3961_s7/I1</td>
</tr>
<tr>
<td>2.298</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>30</td>
<td>R9C23[1][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n3961_s7/F</td>
</tr>
<tr>
<td>4.313</td>
<td>2.015</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[0][A]</td>
<td>u_debug_module/u_debug/n3961_s8/I3</td>
</tr>
<tr>
<td>4.589</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R15C28[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n3961_s8/F</td>
</tr>
<tr>
<td>5.981</td>
<td>1.392</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C34[2][A]</td>
<td>u_debug_module/u_debug/n3989_s5/I2</td>
</tr>
<tr>
<td>6.266</td>
<td>0.285</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C34[2][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n3989_s5/F</td>
</tr>
<tr>
<td>6.266</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C34[2][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf3_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C34[2][A]</td>
<td>u_debug_module/u_debug/progbuf3_3_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf3_3_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C34[2][A]</td>
<td>u_debug_module/u_debug/progbuf3_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.103, 20.048%; route: 4.153, 75.464%; tC2Q: 0.247, 4.488%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path265</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.552</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.266</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf3_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C24[0][B]</td>
<td>u_debug_module/u_debug/req_addr_r_1_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>148</td>
<td>R18C24[0][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_1_s0/Q</td>
</tr>
<tr>
<td>1.755</td>
<td>0.746</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[1][A]</td>
<td>u_debug_module/u_debug/n3961_s7/I1</td>
</tr>
<tr>
<td>2.298</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>30</td>
<td>R9C23[1][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n3961_s7/F</td>
</tr>
<tr>
<td>4.313</td>
<td>2.015</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[0][A]</td>
<td>u_debug_module/u_debug/n3961_s8/I3</td>
</tr>
<tr>
<td>4.589</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R15C28[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n3961_s8/F</td>
</tr>
<tr>
<td>5.981</td>
<td>1.392</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C34[2][B]</td>
<td>u_debug_module/u_debug/n3988_s5/I2</td>
</tr>
<tr>
<td>6.266</td>
<td>0.285</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C34[2][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n3988_s5/F</td>
</tr>
<tr>
<td>6.266</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C34[2][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf3_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C34[2][B]</td>
<td>u_debug_module/u_debug/progbuf3_4_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf3_4_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C34[2][B]</td>
<td>u_debug_module/u_debug/progbuf3_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.103, 20.048%; route: 4.153, 75.464%; tC2Q: 0.247, 4.488%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path266</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.552</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.266</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf3_25_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C24[0][B]</td>
<td>u_debug_module/u_debug/req_addr_r_1_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>148</td>
<td>R18C24[0][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_1_s0/Q</td>
</tr>
<tr>
<td>1.755</td>
<td>0.746</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[1][A]</td>
<td>u_debug_module/u_debug/n3961_s7/I1</td>
</tr>
<tr>
<td>2.298</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>30</td>
<td>R9C23[1][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n3961_s7/F</td>
</tr>
<tr>
<td>4.313</td>
<td>2.015</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[0][A]</td>
<td>u_debug_module/u_debug/n3961_s8/I3</td>
</tr>
<tr>
<td>4.589</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R15C28[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n3961_s8/F</td>
</tr>
<tr>
<td>5.981</td>
<td>1.392</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C34[2][A]</td>
<td>u_debug_module/u_debug/n3967_s5/I2</td>
</tr>
<tr>
<td>6.266</td>
<td>0.285</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C34[2][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n3967_s5/F</td>
</tr>
<tr>
<td>6.266</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C34[2][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf3_25_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C34[2][A]</td>
<td>u_debug_module/u_debug/progbuf3_25_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf3_25_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C34[2][A]</td>
<td>u_debug_module/u_debug/progbuf3_25_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.103, 20.048%; route: 4.153, 75.464%; tC2Q: 0.247, 4.488%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path267</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.555</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.263</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf15_30_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][A]</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C22[1][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
</tr>
<tr>
<td>1.550</td>
<td>0.541</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[0][A]</td>
<td>u_debug_module/u_debug/n4153_s7/I2</td>
</tr>
<tr>
<td>2.092</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>78</td>
<td>R9C22[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4153_s7/F</td>
</tr>
<tr>
<td>3.798</td>
<td>1.706</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C26[3][B]</td>
<td>u_debug_module/u_debug/n4345_s9/I3</td>
</tr>
<tr>
<td>4.083</td>
<td>0.285</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R9C26[3][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4345_s9/F</td>
</tr>
<tr>
<td>4.088</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C26[2][A]</td>
<td>u_debug_module/u_debug/n4345_s8/I2</td>
</tr>
<tr>
<td>4.630</td>
<td>0.542</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R9C26[2][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4345_s8/F</td>
</tr>
<tr>
<td>5.978</td>
<td>1.348</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C40[2][A]</td>
<td>u_debug_module/u_debug/n4346_s5/I2</td>
</tr>
<tr>
<td>6.263</td>
<td>0.285</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C40[2][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4346_s5/F</td>
</tr>
<tr>
<td>6.263</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C40[2][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf15_30_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C40[2][A]</td>
<td>u_debug_module/u_debug/progbuf15_30_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf15_30_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C40[2][A]</td>
<td>u_debug_module/u_debug/progbuf15_30_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.655, 30.081%; route: 3.599, 65.429%; tC2Q: 0.247, 4.490%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path268</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.555</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.263</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf15_31_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][A]</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C22[1][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
</tr>
<tr>
<td>1.550</td>
<td>0.541</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[0][A]</td>
<td>u_debug_module/u_debug/n4153_s7/I2</td>
</tr>
<tr>
<td>2.092</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>78</td>
<td>R9C22[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4153_s7/F</td>
</tr>
<tr>
<td>3.798</td>
<td>1.706</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C26[3][B]</td>
<td>u_debug_module/u_debug/n4345_s9/I3</td>
</tr>
<tr>
<td>4.083</td>
<td>0.285</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R9C26[3][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4345_s9/F</td>
</tr>
<tr>
<td>4.088</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C26[2][A]</td>
<td>u_debug_module/u_debug/n4345_s8/I2</td>
</tr>
<tr>
<td>4.630</td>
<td>0.542</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R9C26[2][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4345_s8/F</td>
</tr>
<tr>
<td>5.978</td>
<td>1.348</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C40[2][B]</td>
<td>u_debug_module/u_debug/n4345_s5/I2</td>
</tr>
<tr>
<td>6.263</td>
<td>0.285</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C40[2][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4345_s5/F</td>
</tr>
<tr>
<td>6.263</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C40[2][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf15_31_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C40[2][B]</td>
<td>u_debug_module/u_debug/progbuf15_31_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf15_31_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C40[2][B]</td>
<td>u_debug_module/u_debug/progbuf15_31_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.655, 30.081%; route: 3.599, 65.429%; tC2Q: 0.247, 4.490%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path269</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.559</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.260</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf3_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C24[0][B]</td>
<td>u_debug_module/u_debug/req_addr_r_1_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>148</td>
<td>R18C24[0][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_1_s0/Q</td>
</tr>
<tr>
<td>1.755</td>
<td>0.746</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[1][A]</td>
<td>u_debug_module/u_debug/n3961_s7/I1</td>
</tr>
<tr>
<td>2.298</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>30</td>
<td>R9C23[1][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n3961_s7/F</td>
</tr>
<tr>
<td>4.313</td>
<td>2.015</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[0][A]</td>
<td>u_debug_module/u_debug/n3961_s8/I3</td>
</tr>
<tr>
<td>4.589</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R15C28[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n3961_s8/F</td>
</tr>
<tr>
<td>5.974</td>
<td>1.386</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C33[2][B]</td>
<td>u_debug_module/u_debug/n3980_s5/I2</td>
</tr>
<tr>
<td>6.260</td>
<td>0.285</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C33[2][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n3980_s5/F</td>
</tr>
<tr>
<td>6.260</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C33[2][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf3_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C33[2][B]</td>
<td>u_debug_module/u_debug/progbuf3_12_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf3_12_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C33[2][B]</td>
<td>u_debug_module/u_debug/progbuf3_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.103, 20.071%; route: 4.147, 75.436%; tC2Q: 0.247, 4.493%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path270</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.559</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.260</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf3_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C24[0][B]</td>
<td>u_debug_module/u_debug/req_addr_r_1_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>148</td>
<td>R18C24[0][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_1_s0/Q</td>
</tr>
<tr>
<td>1.755</td>
<td>0.746</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[1][A]</td>
<td>u_debug_module/u_debug/n3961_s7/I1</td>
</tr>
<tr>
<td>2.298</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>30</td>
<td>R9C23[1][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n3961_s7/F</td>
</tr>
<tr>
<td>4.313</td>
<td>2.015</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[0][A]</td>
<td>u_debug_module/u_debug/n3961_s8/I3</td>
</tr>
<tr>
<td>4.589</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R15C28[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n3961_s8/F</td>
</tr>
<tr>
<td>5.974</td>
<td>1.386</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C32[2][B]</td>
<td>u_debug_module/u_debug/n3973_s5/I2</td>
</tr>
<tr>
<td>6.260</td>
<td>0.285</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C32[2][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n3973_s5/F</td>
</tr>
<tr>
<td>6.260</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C32[2][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf3_19_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C32[2][B]</td>
<td>u_debug_module/u_debug/progbuf3_19_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf3_19_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C32[2][B]</td>
<td>u_debug_module/u_debug/progbuf3_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.103, 20.071%; route: 4.147, 75.436%; tC2Q: 0.247, 4.493%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path271</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.565</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.254</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf14_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][A]</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C22[1][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
</tr>
<tr>
<td>1.550</td>
<td>0.541</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[0][A]</td>
<td>u_debug_module/u_debug/n4153_s7/I2</td>
</tr>
<tr>
<td>2.092</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>78</td>
<td>R9C22[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4153_s7/F</td>
</tr>
<tr>
<td>2.530</td>
<td>0.438</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C23[0][B]</td>
<td>u_debug_module/u_debug/n4313_s9/I3</td>
</tr>
<tr>
<td>2.976</td>
<td>0.446</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R8C23[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4313_s9/F</td>
</tr>
<tr>
<td>4.278</td>
<td>1.302</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C33[3][A]</td>
<td>u_debug_module/u_debug/n4313_s8/I2</td>
</tr>
<tr>
<td>4.554</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R8C33[3][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4313_s8/F</td>
</tr>
<tr>
<td>5.808</td>
<td>1.254</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C44[0][A]</td>
<td>u_debug_module/u_debug/n4342_s5/I2</td>
</tr>
<tr>
<td>6.254</td>
<td>0.446</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C44[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4342_s5/F</td>
</tr>
<tr>
<td>6.254</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C44[0][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf14_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C44[0][A]</td>
<td>u_debug_module/u_debug/progbuf14_2_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf14_2_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C44[0][A]</td>
<td>u_debug_module/u_debug/progbuf14_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.709, 31.132%; route: 3.535, 64.370%; tC2Q: 0.247, 4.498%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path272</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.565</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.254</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf14_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][A]</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C22[1][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
</tr>
<tr>
<td>1.550</td>
<td>0.541</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[0][A]</td>
<td>u_debug_module/u_debug/n4153_s7/I2</td>
</tr>
<tr>
<td>2.092</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>78</td>
<td>R9C22[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4153_s7/F</td>
</tr>
<tr>
<td>2.530</td>
<td>0.438</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C23[0][B]</td>
<td>u_debug_module/u_debug/n4313_s9/I3</td>
</tr>
<tr>
<td>2.976</td>
<td>0.446</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R8C23[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4313_s9/F</td>
</tr>
<tr>
<td>4.278</td>
<td>1.302</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C33[3][A]</td>
<td>u_debug_module/u_debug/n4313_s8/I2</td>
</tr>
<tr>
<td>4.554</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R8C33[3][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4313_s8/F</td>
</tr>
<tr>
<td>5.808</td>
<td>1.254</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C44[1][B]</td>
<td>u_debug_module/u_debug/n4341_s5/I2</td>
</tr>
<tr>
<td>6.254</td>
<td>0.446</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C44[1][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4341_s5/F</td>
</tr>
<tr>
<td>6.254</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C44[1][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf14_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C44[1][B]</td>
<td>u_debug_module/u_debug/progbuf14_3_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf14_3_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C44[1][B]</td>
<td>u_debug_module/u_debug/progbuf14_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.709, 31.132%; route: 3.535, 64.370%; tC2Q: 0.247, 4.498%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path273</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.565</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.254</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf14_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][A]</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C22[1][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
</tr>
<tr>
<td>1.550</td>
<td>0.541</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[0][A]</td>
<td>u_debug_module/u_debug/n4153_s7/I2</td>
</tr>
<tr>
<td>2.092</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>78</td>
<td>R9C22[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4153_s7/F</td>
</tr>
<tr>
<td>2.530</td>
<td>0.438</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C23[0][B]</td>
<td>u_debug_module/u_debug/n4313_s9/I3</td>
</tr>
<tr>
<td>2.976</td>
<td>0.446</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R8C23[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4313_s9/F</td>
</tr>
<tr>
<td>4.278</td>
<td>1.302</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C33[3][A]</td>
<td>u_debug_module/u_debug/n4313_s8/I2</td>
</tr>
<tr>
<td>4.554</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R8C33[3][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4313_s8/F</td>
</tr>
<tr>
<td>5.808</td>
<td>1.254</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C44[0][B]</td>
<td>u_debug_module/u_debug/n4331_s5/I2</td>
</tr>
<tr>
<td>6.254</td>
<td>0.446</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C44[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4331_s5/F</td>
</tr>
<tr>
<td>6.254</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C44[0][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf14_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C44[0][B]</td>
<td>u_debug_module/u_debug/progbuf14_13_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf14_13_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C44[0][B]</td>
<td>u_debug_module/u_debug/progbuf14_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.709, 31.132%; route: 3.535, 64.370%; tC2Q: 0.247, 4.498%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path274</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.566</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.253</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf15_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][A]</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C22[1][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
</tr>
<tr>
<td>1.550</td>
<td>0.541</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[0][A]</td>
<td>u_debug_module/u_debug/n4153_s7/I2</td>
</tr>
<tr>
<td>2.092</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>78</td>
<td>R9C22[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4153_s7/F</td>
</tr>
<tr>
<td>3.798</td>
<td>1.706</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C26[3][B]</td>
<td>u_debug_module/u_debug/n4345_s9/I3</td>
</tr>
<tr>
<td>4.083</td>
<td>0.285</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R9C26[3][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4345_s9/F</td>
</tr>
<tr>
<td>4.088</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C26[2][A]</td>
<td>u_debug_module/u_debug/n4345_s8/I2</td>
</tr>
<tr>
<td>4.630</td>
<td>0.542</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R9C26[2][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4345_s8/F</td>
</tr>
<tr>
<td>5.711</td>
<td>1.081</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C42[0][A]</td>
<td>u_debug_module/u_debug/n4367_s5/I2</td>
</tr>
<tr>
<td>6.253</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C42[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4367_s5/F</td>
</tr>
<tr>
<td>6.253</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C42[0][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf15_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C42[0][A]</td>
<td>u_debug_module/u_debug/progbuf15_9_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf15_9_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C42[0][A]</td>
<td>u_debug_module/u_debug/progbuf15_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.911, 34.808%; route: 3.332, 60.693%; tC2Q: 0.247, 4.499%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path275</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.567</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.252</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf15_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][A]</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C22[1][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
</tr>
<tr>
<td>1.550</td>
<td>0.541</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[0][A]</td>
<td>u_debug_module/u_debug/n4153_s7/I2</td>
</tr>
<tr>
<td>2.092</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>78</td>
<td>R9C22[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4153_s7/F</td>
</tr>
<tr>
<td>3.798</td>
<td>1.706</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C26[3][B]</td>
<td>u_debug_module/u_debug/n4345_s9/I3</td>
</tr>
<tr>
<td>4.083</td>
<td>0.285</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R9C26[3][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4345_s9/F</td>
</tr>
<tr>
<td>4.088</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C26[2][A]</td>
<td>u_debug_module/u_debug/n4345_s8/I2</td>
</tr>
<tr>
<td>4.630</td>
<td>0.542</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R9C26[2][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4345_s8/F</td>
</tr>
<tr>
<td>5.710</td>
<td>1.080</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C39[0][B]</td>
<td>u_debug_module/u_debug/n4360_s5/I2</td>
</tr>
<tr>
<td>6.252</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C39[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4360_s5/F</td>
</tr>
<tr>
<td>6.252</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C39[0][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf15_16_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C39[0][B]</td>
<td>u_debug_module/u_debug/progbuf15_16_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf15_16_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C39[0][B]</td>
<td>u_debug_module/u_debug/progbuf15_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.911, 34.814%; route: 3.331, 60.686%; tC2Q: 0.247, 4.500%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path276</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.567</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.252</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf15_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][A]</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C22[1][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
</tr>
<tr>
<td>1.550</td>
<td>0.541</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[0][A]</td>
<td>u_debug_module/u_debug/n4153_s7/I2</td>
</tr>
<tr>
<td>2.092</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>78</td>
<td>R9C22[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4153_s7/F</td>
</tr>
<tr>
<td>3.798</td>
<td>1.706</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C26[3][B]</td>
<td>u_debug_module/u_debug/n4345_s9/I3</td>
</tr>
<tr>
<td>4.083</td>
<td>0.285</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R9C26[3][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4345_s9/F</td>
</tr>
<tr>
<td>4.088</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C26[2][A]</td>
<td>u_debug_module/u_debug/n4345_s8/I2</td>
</tr>
<tr>
<td>4.630</td>
<td>0.542</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R9C26[2][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4345_s8/F</td>
</tr>
<tr>
<td>5.710</td>
<td>1.080</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C39[1][A]</td>
<td>u_debug_module/u_debug/n4359_s5/I2</td>
</tr>
<tr>
<td>6.252</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C39[1][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4359_s5/F</td>
</tr>
<tr>
<td>6.252</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C39[1][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf15_17_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C39[1][A]</td>
<td>u_debug_module/u_debug/progbuf15_17_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf15_17_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C39[1][A]</td>
<td>u_debug_module/u_debug/progbuf15_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.911, 34.814%; route: 3.331, 60.686%; tC2Q: 0.247, 4.500%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path277</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.567</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.252</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf15_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][A]</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C22[1][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
</tr>
<tr>
<td>1.550</td>
<td>0.541</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[0][A]</td>
<td>u_debug_module/u_debug/n4153_s7/I2</td>
</tr>
<tr>
<td>2.092</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>78</td>
<td>R9C22[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4153_s7/F</td>
</tr>
<tr>
<td>3.798</td>
<td>1.706</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C26[3][B]</td>
<td>u_debug_module/u_debug/n4345_s9/I3</td>
</tr>
<tr>
<td>4.083</td>
<td>0.285</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R9C26[3][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4345_s9/F</td>
</tr>
<tr>
<td>4.088</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C26[2][A]</td>
<td>u_debug_module/u_debug/n4345_s8/I2</td>
</tr>
<tr>
<td>4.630</td>
<td>0.542</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R9C26[2][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4345_s8/F</td>
</tr>
<tr>
<td>5.710</td>
<td>1.080</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C39[1][B]</td>
<td>u_debug_module/u_debug/n4358_s5/I2</td>
</tr>
<tr>
<td>6.252</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C39[1][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4358_s5/F</td>
</tr>
<tr>
<td>6.252</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C39[1][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf15_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C39[1][B]</td>
<td>u_debug_module/u_debug/progbuf15_18_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf15_18_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C39[1][B]</td>
<td>u_debug_module/u_debug/progbuf15_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.911, 34.814%; route: 3.331, 60.686%; tC2Q: 0.247, 4.500%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path278</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.568</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.898</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/data1_r_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][B]</td>
<td>u_debug_module/u_debug/req_addr_r_4_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C22[1][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_4_s0/Q</td>
</tr>
<tr>
<td>2.036</td>
<td>1.026</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C27[3][B]</td>
<td>u_debug_module/u_cdc_dm/n471_s11/I1</td>
</tr>
<tr>
<td>2.577</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R9C27[3][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n471_s11/F</td>
</tr>
<tr>
<td>3.321</td>
<td>0.744</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[0][A]</td>
<td>u_debug_module/u_cdc_dm/n471_s13/I3</td>
</tr>
<tr>
<td>3.863</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>R9C23[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n471_s13/F</td>
</tr>
<tr>
<td>4.586</td>
<td>0.723</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[0][B]</td>
<td>u_debug_module/u_debug/data1_0_s3/I2</td>
</tr>
<tr>
<td>4.862</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R13C24[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/data1_0_s3/F</td>
</tr>
<tr>
<td>6.452</td>
<td>1.590</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C33[2][B]</td>
<td>u_debug_module/u_debug/data1_0_s1/I2</td>
</tr>
<tr>
<td>6.898</td>
<td>0.446</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C33[2][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/data1_0_s1/F</td>
</tr>
<tr>
<td>6.898</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C33[2][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/data1_r_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>10.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>10.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C33[2][B]</td>
<td>u_debug_module/u_debug/data1_r_0_s0/CLK</td>
</tr>
<tr>
<td>10.466</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C33[2][B]</td>
<td>u_debug_module/u_debug/data1_r_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.805, 29.419%; route: 4.084, 66.555%; tC2Q: 0.247, 4.026%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path279</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.570</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.248</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf14_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][A]</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C22[1][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
</tr>
<tr>
<td>1.550</td>
<td>0.541</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[0][A]</td>
<td>u_debug_module/u_debug/n4153_s7/I2</td>
</tr>
<tr>
<td>2.092</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>78</td>
<td>R9C22[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4153_s7/F</td>
</tr>
<tr>
<td>2.530</td>
<td>0.438</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C23[0][B]</td>
<td>u_debug_module/u_debug/n4313_s9/I3</td>
</tr>
<tr>
<td>2.976</td>
<td>0.446</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R8C23[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4313_s9/F</td>
</tr>
<tr>
<td>4.278</td>
<td>1.302</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C33[3][A]</td>
<td>u_debug_module/u_debug/n4313_s8/I2</td>
</tr>
<tr>
<td>4.554</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R8C33[3][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4313_s8/F</td>
</tr>
<tr>
<td>5.802</td>
<td>1.248</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C43[1][A]</td>
<td>u_debug_module/u_debug/n4344_s5/I2</td>
</tr>
<tr>
<td>6.248</td>
<td>0.446</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C43[1][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4344_s5/F</td>
</tr>
<tr>
<td>6.248</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C43[1][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf14_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C43[1][A]</td>
<td>u_debug_module/u_debug/progbuf14_0_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf14_0_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C43[1][A]</td>
<td>u_debug_module/u_debug/progbuf14_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.709, 31.163%; route: 3.529, 64.335%; tC2Q: 0.247, 4.503%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path280</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.571</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.247</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf15_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][A]</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C22[1][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
</tr>
<tr>
<td>1.550</td>
<td>0.541</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[0][A]</td>
<td>u_debug_module/u_debug/n4153_s7/I2</td>
</tr>
<tr>
<td>2.092</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>78</td>
<td>R9C22[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4153_s7/F</td>
</tr>
<tr>
<td>3.798</td>
<td>1.706</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C26[3][B]</td>
<td>u_debug_module/u_debug/n4345_s9/I3</td>
</tr>
<tr>
<td>4.083</td>
<td>0.285</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R9C26[3][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4345_s9/F</td>
</tr>
<tr>
<td>4.088</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C26[2][A]</td>
<td>u_debug_module/u_debug/n4345_s8/I2</td>
</tr>
<tr>
<td>4.630</td>
<td>0.542</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R9C26[2][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4345_s8/F</td>
</tr>
<tr>
<td>5.801</td>
<td>1.171</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C40[1][B]</td>
<td>u_debug_module/u_debug/n4353_s5/I2</td>
</tr>
<tr>
<td>6.247</td>
<td>0.446</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C40[1][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4353_s5/F</td>
</tr>
<tr>
<td>6.247</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C40[1][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf15_23_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C40[1][B]</td>
<td>u_debug_module/u_debug/progbuf15_23_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf15_23_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C40[1][B]</td>
<td>u_debug_module/u_debug/progbuf15_23_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.815, 33.100%; route: 3.422, 62.397%; tC2Q: 0.247, 4.503%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path281</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.582</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.236</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf3_30_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C24[0][B]</td>
<td>u_debug_module/u_debug/req_addr_r_1_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>148</td>
<td>R18C24[0][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_1_s0/Q</td>
</tr>
<tr>
<td>1.755</td>
<td>0.746</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[1][A]</td>
<td>u_debug_module/u_debug/n3961_s7/I1</td>
</tr>
<tr>
<td>2.298</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>30</td>
<td>R9C23[1][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n3961_s7/F</td>
</tr>
<tr>
<td>4.313</td>
<td>2.015</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[0][A]</td>
<td>u_debug_module/u_debug/n3961_s8/I3</td>
</tr>
<tr>
<td>4.589</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R15C28[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n3961_s8/F</td>
</tr>
<tr>
<td>5.695</td>
<td>1.106</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C31[1][B]</td>
<td>u_debug_module/u_debug/n3962_s5/I2</td>
</tr>
<tr>
<td>6.236</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C31[1][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n3962_s5/F</td>
</tr>
<tr>
<td>6.236</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C31[1][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf3_30_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C31[1][B]</td>
<td>u_debug_module/u_debug/progbuf3_30_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf3_30_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C31[1][B]</td>
<td>u_debug_module/u_debug/progbuf3_30_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.360, 24.841%; route: 3.867, 70.647%; tC2Q: 0.247, 4.512%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path282</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.588</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.878</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_spi/resp_data_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C15[1][B]</td>
<td>u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R9C15[1][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/Q</td>
</tr>
<tr>
<td>1.768</td>
<td>0.759</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C14[3][A]</td>
<td>u_debug_module/u_cdc_spi/req_spi_data_ck2_0_s0/I2</td>
</tr>
<tr>
<td>2.044</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R14C14[3][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_spi/req_spi_data_ck2_0_s0/F</td>
</tr>
<tr>
<td>3.087</td>
<td>1.043</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C17[1][A]</td>
<td>u_debug_module/u_spi/n20544_s2/I2</td>
</tr>
<tr>
<td>3.628</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C17[1][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_spi/n20544_s2/F</td>
</tr>
<tr>
<td>3.632</td>
<td>0.003</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C17[3][A]</td>
<td>u_debug_module/u_spi/n20544_s1/I0</td>
</tr>
<tr>
<td>3.907</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R13C17[3][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_spi/n20544_s1/F</td>
</tr>
<tr>
<td>5.046</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C19[1][A]</td>
<td>u_debug_module/u_spi/n7759_s12/I3</td>
</tr>
<tr>
<td>5.589</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C19[1][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_spi/n7759_s12/F</td>
</tr>
<tr>
<td>6.335</td>
<td>0.747</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C19[0][B]</td>
<td>u_debug_module/u_spi/n7759_s11/I2</td>
</tr>
<tr>
<td>6.878</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C19[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_spi/n7759_s11/F</td>
</tr>
<tr>
<td>6.878</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C19[0][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_spi/resp_data_22_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>10.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>10.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C19[0][B]</td>
<td>u_debug_module/u_spi/resp_data_22_s0/CLK</td>
</tr>
<tr>
<td>10.466</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C19[0][B]</td>
<td>u_debug_module/u_spi/resp_data_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.178, 35.613%; route: 3.690, 60.348%; tC2Q: 0.247, 4.039%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path283</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.609</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.209</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf4_30_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C24[0][A]</td>
<td>u_debug_module/u_debug/req_addr_r_0_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>150</td>
<td>R18C24[0][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_0_s0/Q</td>
</tr>
<tr>
<td>1.739</td>
<td>0.730</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C25[0][B]</td>
<td>u_debug_module/u_debug/n3993_s7/I0</td>
</tr>
<tr>
<td>2.282</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R18C25[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n3993_s7/F</td>
</tr>
<tr>
<td>3.347</td>
<td>1.065</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C32[3][A]</td>
<td>u_debug_module/u_debug/n3993_s8/I3</td>
</tr>
<tr>
<td>3.890</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R17C32[3][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n3993_s8/F</td>
</tr>
<tr>
<td>5.763</td>
<td>1.874</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C34[0][B]</td>
<td>u_debug_module/u_debug/n3994_s5/I2</td>
</tr>
<tr>
<td>6.209</td>
<td>0.446</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C34[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n3994_s5/F</td>
</tr>
<tr>
<td>6.209</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C34[0][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf4_30_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C34[0][B]</td>
<td>u_debug_module/u_debug/progbuf4_30_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf4_30_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C34[0][B]</td>
<td>u_debug_module/u_debug/progbuf4_30_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.531, 28.106%; route: 3.669, 67.360%; tC2Q: 0.247, 4.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path284</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.610</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.856</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/data0_r_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][B]</td>
<td>u_debug_module/u_debug/req_addr_r_4_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C22[1][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_4_s0/Q</td>
</tr>
<tr>
<td>2.036</td>
<td>1.026</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C27[3][B]</td>
<td>u_debug_module/u_cdc_dm/n471_s11/I1</td>
</tr>
<tr>
<td>2.577</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R9C27[3][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n471_s11/F</td>
</tr>
<tr>
<td>3.321</td>
<td>0.744</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[0][B]</td>
<td>u_debug_module/u_cdc_dm/n470_s24/I3</td>
</tr>
<tr>
<td>3.863</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R9C23[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n470_s24/F</td>
</tr>
<tr>
<td>4.636</td>
<td>0.773</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C26[0][A]</td>
<td>u_debug_module/u_debug/data0_0_s3/I2</td>
</tr>
<tr>
<td>4.912</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R13C26[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/data0_0_s3/F</td>
</tr>
<tr>
<td>6.314</td>
<td>1.402</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C36[0][B]</td>
<td>u_debug_module/u_debug/data0_18_s1/I2</td>
</tr>
<tr>
<td>6.856</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C36[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/data0_18_s1/F</td>
</tr>
<tr>
<td>6.856</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C36[0][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/data0_r_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>10.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>10.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C36[0][B]</td>
<td>u_debug_module/u_debug/data0_r_18_s0/CLK</td>
</tr>
<tr>
<td>10.466</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C36[0][B]</td>
<td>u_debug_module/u_debug/data0_r_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.901, 31.204%; route: 3.945, 64.742%; tC2Q: 0.247, 4.054%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path285</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.610</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.856</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/data0_r_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][B]</td>
<td>u_debug_module/u_debug/req_addr_r_4_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C22[1][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_4_s0/Q</td>
</tr>
<tr>
<td>2.036</td>
<td>1.026</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C27[3][B]</td>
<td>u_debug_module/u_cdc_dm/n471_s11/I1</td>
</tr>
<tr>
<td>2.577</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R9C27[3][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n471_s11/F</td>
</tr>
<tr>
<td>3.321</td>
<td>0.744</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[0][B]</td>
<td>u_debug_module/u_cdc_dm/n470_s24/I3</td>
</tr>
<tr>
<td>3.863</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R9C23[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n470_s24/F</td>
</tr>
<tr>
<td>4.636</td>
<td>0.773</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C26[0][A]</td>
<td>u_debug_module/u_debug/data0_0_s3/I2</td>
</tr>
<tr>
<td>4.912</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R13C26[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/data0_0_s3/F</td>
</tr>
<tr>
<td>6.314</td>
<td>1.402</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C36[0][A]</td>
<td>u_debug_module/u_debug/data0_19_s1/I2</td>
</tr>
<tr>
<td>6.856</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C36[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/data0_19_s1/F</td>
</tr>
<tr>
<td>6.856</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C36[0][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/data0_r_19_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>10.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>10.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C36[0][A]</td>
<td>u_debug_module/u_debug/data0_r_19_s0/CLK</td>
</tr>
<tr>
<td>10.466</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C36[0][A]</td>
<td>u_debug_module/u_debug/data0_r_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.901, 31.204%; route: 3.945, 64.742%; tC2Q: 0.247, 4.054%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path286</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.611</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.855</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/data0_r_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][B]</td>
<td>u_debug_module/u_debug/req_addr_r_4_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C22[1][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_4_s0/Q</td>
</tr>
<tr>
<td>2.036</td>
<td>1.026</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C27[3][B]</td>
<td>u_debug_module/u_cdc_dm/n471_s11/I1</td>
</tr>
<tr>
<td>2.577</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R9C27[3][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n471_s11/F</td>
</tr>
<tr>
<td>3.321</td>
<td>0.744</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[0][B]</td>
<td>u_debug_module/u_cdc_dm/n470_s24/I3</td>
</tr>
<tr>
<td>3.863</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R9C23[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n470_s24/F</td>
</tr>
<tr>
<td>4.636</td>
<td>0.773</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C26[0][A]</td>
<td>u_debug_module/u_debug/data0_0_s3/I2</td>
</tr>
<tr>
<td>4.912</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R13C26[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/data0_0_s3/F</td>
</tr>
<tr>
<td>6.314</td>
<td>1.402</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C36[2][B]</td>
<td>u_debug_module/u_debug/data0_14_s1/I2</td>
</tr>
<tr>
<td>6.855</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C36[2][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/data0_14_s1/F</td>
</tr>
<tr>
<td>6.855</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C36[2][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/data0_r_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>10.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>10.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C36[2][B]</td>
<td>u_debug_module/u_debug/data0_r_14_s0/CLK</td>
</tr>
<tr>
<td>10.466</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C36[2][B]</td>
<td>u_debug_module/u_debug/data0_r_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.901, 31.196%; route: 3.945, 64.750%; tC2Q: 0.247, 4.054%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path287</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.611</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.855</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/data0_r_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][B]</td>
<td>u_debug_module/u_debug/req_addr_r_4_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C22[1][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_4_s0/Q</td>
</tr>
<tr>
<td>2.036</td>
<td>1.026</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C27[3][B]</td>
<td>u_debug_module/u_cdc_dm/n471_s11/I1</td>
</tr>
<tr>
<td>2.577</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R9C27[3][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n471_s11/F</td>
</tr>
<tr>
<td>3.321</td>
<td>0.744</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[0][B]</td>
<td>u_debug_module/u_cdc_dm/n470_s24/I3</td>
</tr>
<tr>
<td>3.863</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R9C23[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n470_s24/F</td>
</tr>
<tr>
<td>4.636</td>
<td>0.773</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C26[0][A]</td>
<td>u_debug_module/u_debug/data0_0_s3/I2</td>
</tr>
<tr>
<td>4.912</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R13C26[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/data0_0_s3/F</td>
</tr>
<tr>
<td>6.314</td>
<td>1.402</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C36[2][A]</td>
<td>u_debug_module/u_debug/data0_15_s1/I2</td>
</tr>
<tr>
<td>6.855</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C36[2][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/data0_15_s1/F</td>
</tr>
<tr>
<td>6.855</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C36[2][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/data0_r_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>10.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>10.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C36[2][A]</td>
<td>u_debug_module/u_debug/data0_r_15_s0/CLK</td>
</tr>
<tr>
<td>10.466</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C36[2][A]</td>
<td>u_debug_module/u_debug/data0_r_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.901, 31.196%; route: 3.945, 64.750%; tC2Q: 0.247, 4.054%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path288</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.617</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.849</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/data0_r_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][B]</td>
<td>u_debug_module/u_debug/req_addr_r_4_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C22[1][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_4_s0/Q</td>
</tr>
<tr>
<td>2.036</td>
<td>1.026</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C27[3][B]</td>
<td>u_debug_module/u_cdc_dm/n471_s11/I1</td>
</tr>
<tr>
<td>2.577</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R9C27[3][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n471_s11/F</td>
</tr>
<tr>
<td>3.321</td>
<td>0.744</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[0][B]</td>
<td>u_debug_module/u_cdc_dm/n470_s24/I3</td>
</tr>
<tr>
<td>3.863</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R9C23[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n470_s24/F</td>
</tr>
<tr>
<td>4.636</td>
<td>0.773</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C26[0][A]</td>
<td>u_debug_module/u_debug/data0_0_s3/I2</td>
</tr>
<tr>
<td>4.912</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R13C26[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/data0_0_s3/F</td>
</tr>
<tr>
<td>6.307</td>
<td>1.396</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C35[2][B]</td>
<td>u_debug_module/u_debug/data0_20_s1/I2</td>
</tr>
<tr>
<td>6.849</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C35[2][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/data0_20_s1/F</td>
</tr>
<tr>
<td>6.849</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C35[2][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/data0_r_20_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>10.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>10.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C35[2][B]</td>
<td>u_debug_module/u_debug/data0_r_20_s0/CLK</td>
</tr>
<tr>
<td>10.466</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C35[2][B]</td>
<td>u_debug_module/u_debug/data0_r_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.901, 31.227%; route: 3.939, 64.714%; tC2Q: 0.247, 4.058%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path289</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.617</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.849</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/data0_r_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][B]</td>
<td>u_debug_module/u_debug/req_addr_r_4_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C22[1][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_4_s0/Q</td>
</tr>
<tr>
<td>2.036</td>
<td>1.026</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C27[3][B]</td>
<td>u_debug_module/u_cdc_dm/n471_s11/I1</td>
</tr>
<tr>
<td>2.577</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R9C27[3][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n471_s11/F</td>
</tr>
<tr>
<td>3.321</td>
<td>0.744</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[0][B]</td>
<td>u_debug_module/u_cdc_dm/n470_s24/I3</td>
</tr>
<tr>
<td>3.863</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R9C23[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n470_s24/F</td>
</tr>
<tr>
<td>4.636</td>
<td>0.773</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C26[0][A]</td>
<td>u_debug_module/u_debug/data0_0_s3/I2</td>
</tr>
<tr>
<td>4.912</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R13C26[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/data0_0_s3/F</td>
</tr>
<tr>
<td>6.307</td>
<td>1.396</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C35[2][A]</td>
<td>u_debug_module/u_debug/data0_21_s1/I2</td>
</tr>
<tr>
<td>6.849</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C35[2][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/data0_21_s1/F</td>
</tr>
<tr>
<td>6.849</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C35[2][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/data0_r_21_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>10.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>10.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C35[2][A]</td>
<td>u_debug_module/u_debug/data0_r_21_s0/CLK</td>
</tr>
<tr>
<td>10.466</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C35[2][A]</td>
<td>u_debug_module/u_debug/data0_r_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.901, 31.227%; route: 3.939, 64.714%; tC2Q: 0.247, 4.058%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path290</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.617</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.849</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/data0_r_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][B]</td>
<td>u_debug_module/u_debug/req_addr_r_4_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C22[1][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_4_s0/Q</td>
</tr>
<tr>
<td>2.036</td>
<td>1.026</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C27[3][B]</td>
<td>u_debug_module/u_cdc_dm/n471_s11/I1</td>
</tr>
<tr>
<td>2.577</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R9C27[3][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n471_s11/F</td>
</tr>
<tr>
<td>3.321</td>
<td>0.744</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[0][B]</td>
<td>u_debug_module/u_cdc_dm/n470_s24/I3</td>
</tr>
<tr>
<td>3.863</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R9C23[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n470_s24/F</td>
</tr>
<tr>
<td>4.636</td>
<td>0.773</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C26[0][A]</td>
<td>u_debug_module/u_debug/data0_0_s3/I2</td>
</tr>
<tr>
<td>4.912</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R13C26[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/data0_0_s3/F</td>
</tr>
<tr>
<td>6.307</td>
<td>1.396</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C35[1][A]</td>
<td>u_debug_module/u_debug/data0_23_s1/I2</td>
</tr>
<tr>
<td>6.849</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C35[1][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/data0_23_s1/F</td>
</tr>
<tr>
<td>6.849</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C35[1][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/data0_r_23_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>10.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>10.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C35[1][A]</td>
<td>u_debug_module/u_debug/data0_r_23_s0/CLK</td>
</tr>
<tr>
<td>10.466</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C35[1][A]</td>
<td>u_debug_module/u_debug/data0_r_23_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.901, 31.227%; route: 3.939, 64.714%; tC2Q: 0.247, 4.058%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path291</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.620</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.198</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf7_25_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][A]</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C22[1][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
</tr>
<tr>
<td>1.550</td>
<td>0.541</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[0][B]</td>
<td>u_debug_module/u_debug/n3865_s8/I3</td>
</tr>
<tr>
<td>2.092</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>81</td>
<td>R9C22[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n3865_s8/F</td>
</tr>
<tr>
<td>4.349</td>
<td>2.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C33[1][A]</td>
<td>u_debug_module/u_debug/n4089_s8/I2</td>
</tr>
<tr>
<td>4.624</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R16C33[1][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4089_s8/F</td>
</tr>
<tr>
<td>5.656</td>
<td>1.031</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C38[1][B]</td>
<td>u_debug_module/u_debug/n4095_s5/I2</td>
</tr>
<tr>
<td>6.198</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C38[1][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4095_s5/F</td>
</tr>
<tr>
<td>6.198</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C38[1][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf7_25_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C38[1][B]</td>
<td>u_debug_module/u_debug/progbuf7_25_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf7_25_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C38[1][B]</td>
<td>u_debug_module/u_debug/progbuf7_25_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.360, 25.015%; route: 3.829, 70.441%; tC2Q: 0.247, 4.544%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path292</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.620</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.198</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf7_26_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][A]</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C22[1][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
</tr>
<tr>
<td>1.550</td>
<td>0.541</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[0][B]</td>
<td>u_debug_module/u_debug/n3865_s8/I3</td>
</tr>
<tr>
<td>2.092</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>81</td>
<td>R9C22[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n3865_s8/F</td>
</tr>
<tr>
<td>4.349</td>
<td>2.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C33[1][A]</td>
<td>u_debug_module/u_debug/n4089_s8/I2</td>
</tr>
<tr>
<td>4.624</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R16C33[1][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4089_s8/F</td>
</tr>
<tr>
<td>5.656</td>
<td>1.031</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C38[0][B]</td>
<td>u_debug_module/u_debug/n4094_s5/I2</td>
</tr>
<tr>
<td>6.198</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C38[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4094_s5/F</td>
</tr>
<tr>
<td>6.198</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C38[0][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf7_26_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C38[0][B]</td>
<td>u_debug_module/u_debug/progbuf7_26_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf7_26_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C38[0][B]</td>
<td>u_debug_module/u_debug/progbuf7_26_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.360, 25.015%; route: 3.829, 70.441%; tC2Q: 0.247, 4.544%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path293</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.621</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.110</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.730</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_spi/resp_addr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C15[1][B]</td>
<td>u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R9C15[1][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/Q</td>
</tr>
<tr>
<td>1.768</td>
<td>0.759</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C14[3][A]</td>
<td>u_debug_module/u_cdc_spi/req_spi_data_ck2_0_s0/I2</td>
</tr>
<tr>
<td>2.044</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R14C14[3][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_spi/req_spi_data_ck2_0_s0/F</td>
</tr>
<tr>
<td>3.087</td>
<td>1.043</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C17[1][A]</td>
<td>u_debug_module/u_spi/n20544_s2/I2</td>
</tr>
<tr>
<td>3.628</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C17[1][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_spi/n20544_s2/F</td>
</tr>
<tr>
<td>3.632</td>
<td>0.003</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C17[3][A]</td>
<td>u_debug_module/u_spi/n20544_s1/I0</td>
</tr>
<tr>
<td>3.907</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R13C17[3][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_spi/n20544_s1/F</td>
</tr>
<tr>
<td>5.046</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C18[0][A]</td>
<td>u_debug_module/u_spi/resp_data_31_s3/I2</td>
</tr>
<tr>
<td>5.589</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C18[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_spi/resp_data_31_s3/F</td>
</tr>
<tr>
<td>6.024</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[2][B]</td>
<td>u_debug_module/u_spi/resp_data_31_s2/I0</td>
</tr>
<tr>
<td>6.436</td>
<td>0.412</td>
<td>tINS</td>
<td>FR</td>
<td>37</td>
<td>R9C17[2][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_spi/resp_data_31_s2/F</td>
</tr>
<tr>
<td>7.110</td>
<td>0.674</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C17[0][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_spi/resp_addr_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>10.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>10.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C17[0][B]</td>
<td>u_debug_module/u_spi/resp_addr_0_s0/CLK</td>
</tr>
<tr>
<td>10.730</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C17[0][B]</td>
<td>u_debug_module/u_spi/resp_addr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.047, 32.257%; route: 4.053, 63.851%; tC2Q: 0.247, 3.892%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path294</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.621</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.110</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.730</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_spi/resp_addr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C15[1][B]</td>
<td>u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R9C15[1][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/Q</td>
</tr>
<tr>
<td>1.768</td>
<td>0.759</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C14[3][A]</td>
<td>u_debug_module/u_cdc_spi/req_spi_data_ck2_0_s0/I2</td>
</tr>
<tr>
<td>2.044</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R14C14[3][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_spi/req_spi_data_ck2_0_s0/F</td>
</tr>
<tr>
<td>3.087</td>
<td>1.043</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C17[1][A]</td>
<td>u_debug_module/u_spi/n20544_s2/I2</td>
</tr>
<tr>
<td>3.628</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C17[1][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_spi/n20544_s2/F</td>
</tr>
<tr>
<td>3.632</td>
<td>0.003</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C17[3][A]</td>
<td>u_debug_module/u_spi/n20544_s1/I0</td>
</tr>
<tr>
<td>3.907</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R13C17[3][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_spi/n20544_s1/F</td>
</tr>
<tr>
<td>5.046</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C18[0][A]</td>
<td>u_debug_module/u_spi/resp_data_31_s3/I2</td>
</tr>
<tr>
<td>5.589</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C18[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_spi/resp_data_31_s3/F</td>
</tr>
<tr>
<td>6.024</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[2][B]</td>
<td>u_debug_module/u_spi/resp_data_31_s2/I0</td>
</tr>
<tr>
<td>6.436</td>
<td>0.412</td>
<td>tINS</td>
<td>FR</td>
<td>37</td>
<td>R9C17[2][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_spi/resp_data_31_s2/F</td>
</tr>
<tr>
<td>7.110</td>
<td>0.674</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C19[1][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_spi/resp_addr_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>10.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>10.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C19[1][B]</td>
<td>u_debug_module/u_spi/resp_addr_1_s0/CLK</td>
</tr>
<tr>
<td>10.730</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C19[1][B]</td>
<td>u_debug_module/u_spi/resp_addr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.047, 32.257%; route: 4.053, 63.851%; tC2Q: 0.247, 3.892%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path295</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.621</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.110</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.730</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_spi/resp_addr_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C15[1][B]</td>
<td>u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R9C15[1][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/Q</td>
</tr>
<tr>
<td>1.768</td>
<td>0.759</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C14[3][A]</td>
<td>u_debug_module/u_cdc_spi/req_spi_data_ck2_0_s0/I2</td>
</tr>
<tr>
<td>2.044</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R14C14[3][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_spi/req_spi_data_ck2_0_s0/F</td>
</tr>
<tr>
<td>3.087</td>
<td>1.043</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C17[1][A]</td>
<td>u_debug_module/u_spi/n20544_s2/I2</td>
</tr>
<tr>
<td>3.628</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C17[1][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_spi/n20544_s2/F</td>
</tr>
<tr>
<td>3.632</td>
<td>0.003</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C17[3][A]</td>
<td>u_debug_module/u_spi/n20544_s1/I0</td>
</tr>
<tr>
<td>3.907</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R13C17[3][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_spi/n20544_s1/F</td>
</tr>
<tr>
<td>5.046</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C18[0][A]</td>
<td>u_debug_module/u_spi/resp_data_31_s3/I2</td>
</tr>
<tr>
<td>5.589</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C18[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_spi/resp_data_31_s3/F</td>
</tr>
<tr>
<td>6.024</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[2][B]</td>
<td>u_debug_module/u_spi/resp_data_31_s2/I0</td>
</tr>
<tr>
<td>6.436</td>
<td>0.412</td>
<td>tINS</td>
<td>FR</td>
<td>37</td>
<td>R9C17[2][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_spi/resp_data_31_s2/F</td>
</tr>
<tr>
<td>7.110</td>
<td>0.674</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C17[0][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_spi/resp_addr_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>10.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>10.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C17[0][A]</td>
<td>u_debug_module/u_spi/resp_addr_2_s0/CLK</td>
</tr>
<tr>
<td>10.730</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C17[0][A]</td>
<td>u_debug_module/u_spi/resp_addr_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.047, 32.257%; route: 4.053, 63.851%; tC2Q: 0.247, 3.892%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path296</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.621</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.110</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.730</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_spi/resp_addr_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C15[1][B]</td>
<td>u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R9C15[1][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/Q</td>
</tr>
<tr>
<td>1.768</td>
<td>0.759</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C14[3][A]</td>
<td>u_debug_module/u_cdc_spi/req_spi_data_ck2_0_s0/I2</td>
</tr>
<tr>
<td>2.044</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R14C14[3][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_spi/req_spi_data_ck2_0_s0/F</td>
</tr>
<tr>
<td>3.087</td>
<td>1.043</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C17[1][A]</td>
<td>u_debug_module/u_spi/n20544_s2/I2</td>
</tr>
<tr>
<td>3.628</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C17[1][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_spi/n20544_s2/F</td>
</tr>
<tr>
<td>3.632</td>
<td>0.003</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C17[3][A]</td>
<td>u_debug_module/u_spi/n20544_s1/I0</td>
</tr>
<tr>
<td>3.907</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R13C17[3][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_spi/n20544_s1/F</td>
</tr>
<tr>
<td>5.046</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C18[0][A]</td>
<td>u_debug_module/u_spi/resp_data_31_s3/I2</td>
</tr>
<tr>
<td>5.589</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C18[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_spi/resp_data_31_s3/F</td>
</tr>
<tr>
<td>6.024</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[2][B]</td>
<td>u_debug_module/u_spi/resp_data_31_s2/I0</td>
</tr>
<tr>
<td>6.436</td>
<td>0.412</td>
<td>tINS</td>
<td>FR</td>
<td>37</td>
<td>R9C17[2][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_spi/resp_data_31_s2/F</td>
</tr>
<tr>
<td>7.110</td>
<td>0.674</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C17[1][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_spi/resp_addr_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>10.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>10.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C17[1][A]</td>
<td>u_debug_module/u_spi/resp_addr_3_s0/CLK</td>
</tr>
<tr>
<td>10.730</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C17[1][A]</td>
<td>u_debug_module/u_spi/resp_addr_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.047, 32.257%; route: 4.053, 63.851%; tC2Q: 0.247, 3.892%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path297</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.621</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.110</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.730</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_spi/resp_addr_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C15[1][B]</td>
<td>u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R9C15[1][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/Q</td>
</tr>
<tr>
<td>1.768</td>
<td>0.759</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C14[3][A]</td>
<td>u_debug_module/u_cdc_spi/req_spi_data_ck2_0_s0/I2</td>
</tr>
<tr>
<td>2.044</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R14C14[3][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_spi/req_spi_data_ck2_0_s0/F</td>
</tr>
<tr>
<td>3.087</td>
<td>1.043</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C17[1][A]</td>
<td>u_debug_module/u_spi/n20544_s2/I2</td>
</tr>
<tr>
<td>3.628</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C17[1][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_spi/n20544_s2/F</td>
</tr>
<tr>
<td>3.632</td>
<td>0.003</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C17[3][A]</td>
<td>u_debug_module/u_spi/n20544_s1/I0</td>
</tr>
<tr>
<td>3.907</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R13C17[3][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_spi/n20544_s1/F</td>
</tr>
<tr>
<td>5.046</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C18[0][A]</td>
<td>u_debug_module/u_spi/resp_data_31_s3/I2</td>
</tr>
<tr>
<td>5.589</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C18[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_spi/resp_data_31_s3/F</td>
</tr>
<tr>
<td>6.024</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[2][B]</td>
<td>u_debug_module/u_spi/resp_data_31_s2/I0</td>
</tr>
<tr>
<td>6.436</td>
<td>0.412</td>
<td>tINS</td>
<td>FR</td>
<td>37</td>
<td>R9C17[2][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_spi/resp_data_31_s2/F</td>
</tr>
<tr>
<td>7.110</td>
<td>0.674</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[1][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_spi/resp_addr_23_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>10.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>10.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[1][A]</td>
<td>u_debug_module/u_spi/resp_addr_23_s0/CLK</td>
</tr>
<tr>
<td>10.730</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C17[1][A]</td>
<td>u_debug_module/u_spi/resp_addr_23_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.047, 32.257%; route: 4.053, 63.851%; tC2Q: 0.247, 3.892%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path298</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.621</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.110</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.730</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_spi/resp_data_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C15[1][B]</td>
<td>u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R9C15[1][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/Q</td>
</tr>
<tr>
<td>1.768</td>
<td>0.759</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C14[3][A]</td>
<td>u_debug_module/u_cdc_spi/req_spi_data_ck2_0_s0/I2</td>
</tr>
<tr>
<td>2.044</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R14C14[3][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_spi/req_spi_data_ck2_0_s0/F</td>
</tr>
<tr>
<td>3.087</td>
<td>1.043</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C17[1][A]</td>
<td>u_debug_module/u_spi/n20544_s2/I2</td>
</tr>
<tr>
<td>3.628</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C17[1][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_spi/n20544_s2/F</td>
</tr>
<tr>
<td>3.632</td>
<td>0.003</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C17[3][A]</td>
<td>u_debug_module/u_spi/n20544_s1/I0</td>
</tr>
<tr>
<td>3.907</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R13C17[3][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_spi/n20544_s1/F</td>
</tr>
<tr>
<td>5.046</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C18[0][A]</td>
<td>u_debug_module/u_spi/resp_data_31_s3/I2</td>
</tr>
<tr>
<td>5.589</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C18[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_spi/resp_data_31_s3/F</td>
</tr>
<tr>
<td>6.024</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[2][B]</td>
<td>u_debug_module/u_spi/resp_data_31_s2/I0</td>
</tr>
<tr>
<td>6.436</td>
<td>0.412</td>
<td>tINS</td>
<td>FR</td>
<td>37</td>
<td>R9C17[2][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_spi/resp_data_31_s2/F</td>
</tr>
<tr>
<td>7.110</td>
<td>0.674</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C17[0][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_spi/resp_data_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>10.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>10.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C17[0][A]</td>
<td>u_debug_module/u_spi/resp_data_0_s0/CLK</td>
</tr>
<tr>
<td>10.730</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C17[0][A]</td>
<td>u_debug_module/u_spi/resp_data_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.047, 32.257%; route: 4.053, 63.851%; tC2Q: 0.247, 3.892%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path299</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.621</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.110</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.730</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_spi/resp_data_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C15[1][B]</td>
<td>u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R9C15[1][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/Q</td>
</tr>
<tr>
<td>1.768</td>
<td>0.759</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C14[3][A]</td>
<td>u_debug_module/u_cdc_spi/req_spi_data_ck2_0_s0/I2</td>
</tr>
<tr>
<td>2.044</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R14C14[3][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_spi/req_spi_data_ck2_0_s0/F</td>
</tr>
<tr>
<td>3.087</td>
<td>1.043</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C17[1][A]</td>
<td>u_debug_module/u_spi/n20544_s2/I2</td>
</tr>
<tr>
<td>3.628</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C17[1][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_spi/n20544_s2/F</td>
</tr>
<tr>
<td>3.632</td>
<td>0.003</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C17[3][A]</td>
<td>u_debug_module/u_spi/n20544_s1/I0</td>
</tr>
<tr>
<td>3.907</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R13C17[3][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_spi/n20544_s1/F</td>
</tr>
<tr>
<td>5.046</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C18[0][A]</td>
<td>u_debug_module/u_spi/resp_data_31_s3/I2</td>
</tr>
<tr>
<td>5.589</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C18[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_spi/resp_data_31_s3/F</td>
</tr>
<tr>
<td>6.024</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[2][B]</td>
<td>u_debug_module/u_spi/resp_data_31_s2/I0</td>
</tr>
<tr>
<td>6.436</td>
<td>0.412</td>
<td>tINS</td>
<td>FR</td>
<td>37</td>
<td>R9C17[2][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_spi/resp_data_31_s2/F</td>
</tr>
<tr>
<td>7.110</td>
<td>0.674</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C17[1][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_spi/resp_data_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>10.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>10.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C17[1][A]</td>
<td>u_debug_module/u_spi/resp_data_1_s0/CLK</td>
</tr>
<tr>
<td>10.730</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C17[1][A]</td>
<td>u_debug_module/u_spi/resp_data_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.047, 32.257%; route: 4.053, 63.851%; tC2Q: 0.247, 3.892%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path300</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.621</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.110</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.730</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_spi/resp_data_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C15[1][B]</td>
<td>u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R9C15[1][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/Q</td>
</tr>
<tr>
<td>1.768</td>
<td>0.759</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C14[3][A]</td>
<td>u_debug_module/u_cdc_spi/req_spi_data_ck2_0_s0/I2</td>
</tr>
<tr>
<td>2.044</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R14C14[3][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_spi/req_spi_data_ck2_0_s0/F</td>
</tr>
<tr>
<td>3.087</td>
<td>1.043</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C17[1][A]</td>
<td>u_debug_module/u_spi/n20544_s2/I2</td>
</tr>
<tr>
<td>3.628</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C17[1][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_spi/n20544_s2/F</td>
</tr>
<tr>
<td>3.632</td>
<td>0.003</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C17[3][A]</td>
<td>u_debug_module/u_spi/n20544_s1/I0</td>
</tr>
<tr>
<td>3.907</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R13C17[3][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_spi/n20544_s1/F</td>
</tr>
<tr>
<td>5.046</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C18[0][A]</td>
<td>u_debug_module/u_spi/resp_data_31_s3/I2</td>
</tr>
<tr>
<td>5.589</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C18[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_spi/resp_data_31_s3/F</td>
</tr>
<tr>
<td>6.024</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[2][B]</td>
<td>u_debug_module/u_spi/resp_data_31_s2/I0</td>
</tr>
<tr>
<td>6.436</td>
<td>0.412</td>
<td>tINS</td>
<td>FR</td>
<td>37</td>
<td>R9C17[2][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_spi/resp_data_31_s2/F</td>
</tr>
<tr>
<td>7.110</td>
<td>0.674</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C18[1][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_spi/resp_data_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>10.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>10.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C18[1][A]</td>
<td>u_debug_module/u_spi/resp_data_2_s0/CLK</td>
</tr>
<tr>
<td>10.730</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C18[1][A]</td>
<td>u_debug_module/u_spi/resp_data_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.047, 32.257%; route: 4.053, 63.851%; tC2Q: 0.247, 3.892%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path301</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.621</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.110</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.730</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_spi/resp_data_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C15[1][B]</td>
<td>u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R9C15[1][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/Q</td>
</tr>
<tr>
<td>1.768</td>
<td>0.759</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C14[3][A]</td>
<td>u_debug_module/u_cdc_spi/req_spi_data_ck2_0_s0/I2</td>
</tr>
<tr>
<td>2.044</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R14C14[3][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_spi/req_spi_data_ck2_0_s0/F</td>
</tr>
<tr>
<td>3.087</td>
<td>1.043</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C17[1][A]</td>
<td>u_debug_module/u_spi/n20544_s2/I2</td>
</tr>
<tr>
<td>3.628</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C17[1][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_spi/n20544_s2/F</td>
</tr>
<tr>
<td>3.632</td>
<td>0.003</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C17[3][A]</td>
<td>u_debug_module/u_spi/n20544_s1/I0</td>
</tr>
<tr>
<td>3.907</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R13C17[3][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_spi/n20544_s1/F</td>
</tr>
<tr>
<td>5.046</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C18[0][A]</td>
<td>u_debug_module/u_spi/resp_data_31_s3/I2</td>
</tr>
<tr>
<td>5.589</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C18[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_spi/resp_data_31_s3/F</td>
</tr>
<tr>
<td>6.024</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[2][B]</td>
<td>u_debug_module/u_spi/resp_data_31_s2/I0</td>
</tr>
<tr>
<td>6.436</td>
<td>0.412</td>
<td>tINS</td>
<td>FR</td>
<td>37</td>
<td>R9C17[2][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_spi/resp_data_31_s2/F</td>
</tr>
<tr>
<td>7.110</td>
<td>0.674</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C18[1][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_spi/resp_data_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>10.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>10.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C18[1][A]</td>
<td>u_debug_module/u_spi/resp_data_3_s0/CLK</td>
</tr>
<tr>
<td>10.730</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C18[1][A]</td>
<td>u_debug_module/u_spi/resp_data_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.047, 32.257%; route: 4.053, 63.851%; tC2Q: 0.247, 3.892%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path302</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.621</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.110</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.730</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_spi/resp_data_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C15[1][B]</td>
<td>u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R9C15[1][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/Q</td>
</tr>
<tr>
<td>1.768</td>
<td>0.759</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C14[3][A]</td>
<td>u_debug_module/u_cdc_spi/req_spi_data_ck2_0_s0/I2</td>
</tr>
<tr>
<td>2.044</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R14C14[3][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_spi/req_spi_data_ck2_0_s0/F</td>
</tr>
<tr>
<td>3.087</td>
<td>1.043</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C17[1][A]</td>
<td>u_debug_module/u_spi/n20544_s2/I2</td>
</tr>
<tr>
<td>3.628</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C17[1][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_spi/n20544_s2/F</td>
</tr>
<tr>
<td>3.632</td>
<td>0.003</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C17[3][A]</td>
<td>u_debug_module/u_spi/n20544_s1/I0</td>
</tr>
<tr>
<td>3.907</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R13C17[3][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_spi/n20544_s1/F</td>
</tr>
<tr>
<td>5.046</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C18[0][A]</td>
<td>u_debug_module/u_spi/resp_data_31_s3/I2</td>
</tr>
<tr>
<td>5.589</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C18[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_spi/resp_data_31_s3/F</td>
</tr>
<tr>
<td>6.024</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[2][B]</td>
<td>u_debug_module/u_spi/resp_data_31_s2/I0</td>
</tr>
<tr>
<td>6.436</td>
<td>0.412</td>
<td>tINS</td>
<td>FR</td>
<td>37</td>
<td>R9C17[2][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_spi/resp_data_31_s2/F</td>
</tr>
<tr>
<td>7.110</td>
<td>0.674</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C18[1][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_spi/resp_data_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>10.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>10.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C18[1][B]</td>
<td>u_debug_module/u_spi/resp_data_4_s0/CLK</td>
</tr>
<tr>
<td>10.730</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C18[1][B]</td>
<td>u_debug_module/u_spi/resp_data_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.047, 32.257%; route: 4.053, 63.851%; tC2Q: 0.247, 3.892%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path303</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.621</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.110</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.730</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_spi/resp_data_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C15[1][B]</td>
<td>u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R9C15[1][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/Q</td>
</tr>
<tr>
<td>1.768</td>
<td>0.759</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C14[3][A]</td>
<td>u_debug_module/u_cdc_spi/req_spi_data_ck2_0_s0/I2</td>
</tr>
<tr>
<td>2.044</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R14C14[3][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_spi/req_spi_data_ck2_0_s0/F</td>
</tr>
<tr>
<td>3.087</td>
<td>1.043</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C17[1][A]</td>
<td>u_debug_module/u_spi/n20544_s2/I2</td>
</tr>
<tr>
<td>3.628</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C17[1][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_spi/n20544_s2/F</td>
</tr>
<tr>
<td>3.632</td>
<td>0.003</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C17[3][A]</td>
<td>u_debug_module/u_spi/n20544_s1/I0</td>
</tr>
<tr>
<td>3.907</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R13C17[3][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_spi/n20544_s1/F</td>
</tr>
<tr>
<td>5.046</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C18[0][A]</td>
<td>u_debug_module/u_spi/resp_data_31_s3/I2</td>
</tr>
<tr>
<td>5.589</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C18[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_spi/resp_data_31_s3/F</td>
</tr>
<tr>
<td>6.024</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[2][B]</td>
<td>u_debug_module/u_spi/resp_data_31_s2/I0</td>
</tr>
<tr>
<td>6.436</td>
<td>0.412</td>
<td>tINS</td>
<td>FR</td>
<td>37</td>
<td>R9C17[2][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_spi/resp_data_31_s2/F</td>
</tr>
<tr>
<td>7.110</td>
<td>0.674</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C18[2][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_spi/resp_data_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>10.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>10.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C18[2][A]</td>
<td>u_debug_module/u_spi/resp_data_5_s0/CLK</td>
</tr>
<tr>
<td>10.730</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C18[2][A]</td>
<td>u_debug_module/u_spi/resp_data_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.047, 32.257%; route: 4.053, 63.851%; tC2Q: 0.247, 3.892%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path304</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.621</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.110</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.730</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_spi/resp_data_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C15[1][B]</td>
<td>u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R9C15[1][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/Q</td>
</tr>
<tr>
<td>1.768</td>
<td>0.759</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C14[3][A]</td>
<td>u_debug_module/u_cdc_spi/req_spi_data_ck2_0_s0/I2</td>
</tr>
<tr>
<td>2.044</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R14C14[3][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_spi/req_spi_data_ck2_0_s0/F</td>
</tr>
<tr>
<td>3.087</td>
<td>1.043</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C17[1][A]</td>
<td>u_debug_module/u_spi/n20544_s2/I2</td>
</tr>
<tr>
<td>3.628</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C17[1][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_spi/n20544_s2/F</td>
</tr>
<tr>
<td>3.632</td>
<td>0.003</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C17[3][A]</td>
<td>u_debug_module/u_spi/n20544_s1/I0</td>
</tr>
<tr>
<td>3.907</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R13C17[3][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_spi/n20544_s1/F</td>
</tr>
<tr>
<td>5.046</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C18[0][A]</td>
<td>u_debug_module/u_spi/resp_data_31_s3/I2</td>
</tr>
<tr>
<td>5.589</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C18[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_spi/resp_data_31_s3/F</td>
</tr>
<tr>
<td>6.024</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[2][B]</td>
<td>u_debug_module/u_spi/resp_data_31_s2/I0</td>
</tr>
<tr>
<td>6.436</td>
<td>0.412</td>
<td>tINS</td>
<td>FR</td>
<td>37</td>
<td>R9C17[2][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_spi/resp_data_31_s2/F</td>
</tr>
<tr>
<td>7.110</td>
<td>0.674</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C17[0][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_spi/resp_data_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>10.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>10.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C17[0][B]</td>
<td>u_debug_module/u_spi/resp_data_6_s0/CLK</td>
</tr>
<tr>
<td>10.730</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C17[0][B]</td>
<td>u_debug_module/u_spi/resp_data_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.047, 32.257%; route: 4.053, 63.851%; tC2Q: 0.247, 3.892%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path305</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.621</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.110</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.730</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_spi/resp_data_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C15[1][B]</td>
<td>u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R9C15[1][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/Q</td>
</tr>
<tr>
<td>1.768</td>
<td>0.759</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C14[3][A]</td>
<td>u_debug_module/u_cdc_spi/req_spi_data_ck2_0_s0/I2</td>
</tr>
<tr>
<td>2.044</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R14C14[3][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_spi/req_spi_data_ck2_0_s0/F</td>
</tr>
<tr>
<td>3.087</td>
<td>1.043</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C17[1][A]</td>
<td>u_debug_module/u_spi/n20544_s2/I2</td>
</tr>
<tr>
<td>3.628</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C17[1][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_spi/n20544_s2/F</td>
</tr>
<tr>
<td>3.632</td>
<td>0.003</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C17[3][A]</td>
<td>u_debug_module/u_spi/n20544_s1/I0</td>
</tr>
<tr>
<td>3.907</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R13C17[3][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_spi/n20544_s1/F</td>
</tr>
<tr>
<td>5.046</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C18[0][A]</td>
<td>u_debug_module/u_spi/resp_data_31_s3/I2</td>
</tr>
<tr>
<td>5.589</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C18[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_spi/resp_data_31_s3/F</td>
</tr>
<tr>
<td>6.024</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[2][B]</td>
<td>u_debug_module/u_spi/resp_data_31_s2/I0</td>
</tr>
<tr>
<td>6.436</td>
<td>0.412</td>
<td>tINS</td>
<td>FR</td>
<td>37</td>
<td>R9C17[2][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_spi/resp_data_31_s2/F</td>
</tr>
<tr>
<td>7.110</td>
<td>0.674</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C17[0][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_spi/resp_data_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>10.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>10.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C17[0][B]</td>
<td>u_debug_module/u_spi/resp_data_7_s0/CLK</td>
</tr>
<tr>
<td>10.730</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C17[0][B]</td>
<td>u_debug_module/u_spi/resp_data_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.047, 32.257%; route: 4.053, 63.851%; tC2Q: 0.247, 3.892%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path306</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.621</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.110</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.730</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_spi/resp_data_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C15[1][B]</td>
<td>u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R9C15[1][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/Q</td>
</tr>
<tr>
<td>1.768</td>
<td>0.759</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C14[3][A]</td>
<td>u_debug_module/u_cdc_spi/req_spi_data_ck2_0_s0/I2</td>
</tr>
<tr>
<td>2.044</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R14C14[3][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_spi/req_spi_data_ck2_0_s0/F</td>
</tr>
<tr>
<td>3.087</td>
<td>1.043</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C17[1][A]</td>
<td>u_debug_module/u_spi/n20544_s2/I2</td>
</tr>
<tr>
<td>3.628</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C17[1][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_spi/n20544_s2/F</td>
</tr>
<tr>
<td>3.632</td>
<td>0.003</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C17[3][A]</td>
<td>u_debug_module/u_spi/n20544_s1/I0</td>
</tr>
<tr>
<td>3.907</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R13C17[3][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_spi/n20544_s1/F</td>
</tr>
<tr>
<td>5.046</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C18[0][A]</td>
<td>u_debug_module/u_spi/resp_data_31_s3/I2</td>
</tr>
<tr>
<td>5.589</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C18[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_spi/resp_data_31_s3/F</td>
</tr>
<tr>
<td>6.024</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[2][B]</td>
<td>u_debug_module/u_spi/resp_data_31_s2/I0</td>
</tr>
<tr>
<td>6.436</td>
<td>0.412</td>
<td>tINS</td>
<td>FR</td>
<td>37</td>
<td>R9C17[2][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_spi/resp_data_31_s2/F</td>
</tr>
<tr>
<td>7.110</td>
<td>0.674</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C18[1][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_spi/resp_data_8_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>10.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>10.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C18[1][A]</td>
<td>u_debug_module/u_spi/resp_data_8_s0/CLK</td>
</tr>
<tr>
<td>10.730</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C18[1][A]</td>
<td>u_debug_module/u_spi/resp_data_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.047, 32.257%; route: 4.053, 63.851%; tC2Q: 0.247, 3.892%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path307</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.621</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.110</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.730</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_spi/resp_data_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C15[1][B]</td>
<td>u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R9C15[1][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/Q</td>
</tr>
<tr>
<td>1.768</td>
<td>0.759</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C14[3][A]</td>
<td>u_debug_module/u_cdc_spi/req_spi_data_ck2_0_s0/I2</td>
</tr>
<tr>
<td>2.044</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R14C14[3][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_spi/req_spi_data_ck2_0_s0/F</td>
</tr>
<tr>
<td>3.087</td>
<td>1.043</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C17[1][A]</td>
<td>u_debug_module/u_spi/n20544_s2/I2</td>
</tr>
<tr>
<td>3.628</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C17[1][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_spi/n20544_s2/F</td>
</tr>
<tr>
<td>3.632</td>
<td>0.003</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C17[3][A]</td>
<td>u_debug_module/u_spi/n20544_s1/I0</td>
</tr>
<tr>
<td>3.907</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R13C17[3][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_spi/n20544_s1/F</td>
</tr>
<tr>
<td>5.046</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C18[0][A]</td>
<td>u_debug_module/u_spi/resp_data_31_s3/I2</td>
</tr>
<tr>
<td>5.589</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C18[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_spi/resp_data_31_s3/F</td>
</tr>
<tr>
<td>6.024</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[2][B]</td>
<td>u_debug_module/u_spi/resp_data_31_s2/I0</td>
</tr>
<tr>
<td>6.436</td>
<td>0.412</td>
<td>tINS</td>
<td>FR</td>
<td>37</td>
<td>R9C17[2][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_spi/resp_data_31_s2/F</td>
</tr>
<tr>
<td>7.110</td>
<td>0.674</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C18[2][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_spi/resp_data_9_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>10.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>10.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C18[2][A]</td>
<td>u_debug_module/u_spi/resp_data_9_s0/CLK</td>
</tr>
<tr>
<td>10.730</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C18[2][A]</td>
<td>u_debug_module/u_spi/resp_data_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.047, 32.257%; route: 4.053, 63.851%; tC2Q: 0.247, 3.892%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path308</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.621</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.110</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.730</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_spi/resp_data_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C15[1][B]</td>
<td>u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R9C15[1][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/Q</td>
</tr>
<tr>
<td>1.768</td>
<td>0.759</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C14[3][A]</td>
<td>u_debug_module/u_cdc_spi/req_spi_data_ck2_0_s0/I2</td>
</tr>
<tr>
<td>2.044</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R14C14[3][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_spi/req_spi_data_ck2_0_s0/F</td>
</tr>
<tr>
<td>3.087</td>
<td>1.043</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C17[1][A]</td>
<td>u_debug_module/u_spi/n20544_s2/I2</td>
</tr>
<tr>
<td>3.628</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C17[1][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_spi/n20544_s2/F</td>
</tr>
<tr>
<td>3.632</td>
<td>0.003</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C17[3][A]</td>
<td>u_debug_module/u_spi/n20544_s1/I0</td>
</tr>
<tr>
<td>3.907</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R13C17[3][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_spi/n20544_s1/F</td>
</tr>
<tr>
<td>5.046</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C18[0][A]</td>
<td>u_debug_module/u_spi/resp_data_31_s3/I2</td>
</tr>
<tr>
<td>5.589</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C18[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_spi/resp_data_31_s3/F</td>
</tr>
<tr>
<td>6.024</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[2][B]</td>
<td>u_debug_module/u_spi/resp_data_31_s2/I0</td>
</tr>
<tr>
<td>6.436</td>
<td>0.412</td>
<td>tINS</td>
<td>FR</td>
<td>37</td>
<td>R9C17[2][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_spi/resp_data_31_s2/F</td>
</tr>
<tr>
<td>7.110</td>
<td>0.674</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C18[2][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_spi/resp_data_10_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>10.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>10.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C18[2][A]</td>
<td>u_debug_module/u_spi/resp_data_10_s0/CLK</td>
</tr>
<tr>
<td>10.730</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C18[2][A]</td>
<td>u_debug_module/u_spi/resp_data_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.047, 32.257%; route: 4.053, 63.851%; tC2Q: 0.247, 3.892%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path309</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.621</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.110</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.730</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_spi/resp_data_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C15[1][B]</td>
<td>u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R9C15[1][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/Q</td>
</tr>
<tr>
<td>1.768</td>
<td>0.759</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C14[3][A]</td>
<td>u_debug_module/u_cdc_spi/req_spi_data_ck2_0_s0/I2</td>
</tr>
<tr>
<td>2.044</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R14C14[3][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_spi/req_spi_data_ck2_0_s0/F</td>
</tr>
<tr>
<td>3.087</td>
<td>1.043</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C17[1][A]</td>
<td>u_debug_module/u_spi/n20544_s2/I2</td>
</tr>
<tr>
<td>3.628</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C17[1][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_spi/n20544_s2/F</td>
</tr>
<tr>
<td>3.632</td>
<td>0.003</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C17[3][A]</td>
<td>u_debug_module/u_spi/n20544_s1/I0</td>
</tr>
<tr>
<td>3.907</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R13C17[3][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_spi/n20544_s1/F</td>
</tr>
<tr>
<td>5.046</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C18[0][A]</td>
<td>u_debug_module/u_spi/resp_data_31_s3/I2</td>
</tr>
<tr>
<td>5.589</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C18[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_spi/resp_data_31_s3/F</td>
</tr>
<tr>
<td>6.024</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[2][B]</td>
<td>u_debug_module/u_spi/resp_data_31_s2/I0</td>
</tr>
<tr>
<td>6.436</td>
<td>0.412</td>
<td>tINS</td>
<td>FR</td>
<td>37</td>
<td>R9C17[2][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_spi/resp_data_31_s2/F</td>
</tr>
<tr>
<td>7.110</td>
<td>0.674</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C18[2][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_spi/resp_data_11_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>10.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>10.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C18[2][B]</td>
<td>u_debug_module/u_spi/resp_data_11_s0/CLK</td>
</tr>
<tr>
<td>10.730</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C18[2][B]</td>
<td>u_debug_module/u_spi/resp_data_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.047, 32.257%; route: 4.053, 63.851%; tC2Q: 0.247, 3.892%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path310</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.621</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.110</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.730</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_spi/resp_data_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C15[1][B]</td>
<td>u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R9C15[1][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/Q</td>
</tr>
<tr>
<td>1.768</td>
<td>0.759</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C14[3][A]</td>
<td>u_debug_module/u_cdc_spi/req_spi_data_ck2_0_s0/I2</td>
</tr>
<tr>
<td>2.044</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R14C14[3][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_spi/req_spi_data_ck2_0_s0/F</td>
</tr>
<tr>
<td>3.087</td>
<td>1.043</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C17[1][A]</td>
<td>u_debug_module/u_spi/n20544_s2/I2</td>
</tr>
<tr>
<td>3.628</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C17[1][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_spi/n20544_s2/F</td>
</tr>
<tr>
<td>3.632</td>
<td>0.003</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C17[3][A]</td>
<td>u_debug_module/u_spi/n20544_s1/I0</td>
</tr>
<tr>
<td>3.907</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R13C17[3][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_spi/n20544_s1/F</td>
</tr>
<tr>
<td>5.046</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C18[0][A]</td>
<td>u_debug_module/u_spi/resp_data_31_s3/I2</td>
</tr>
<tr>
<td>5.589</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C18[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_spi/resp_data_31_s3/F</td>
</tr>
<tr>
<td>6.024</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[2][B]</td>
<td>u_debug_module/u_spi/resp_data_31_s2/I0</td>
</tr>
<tr>
<td>6.436</td>
<td>0.412</td>
<td>tINS</td>
<td>FR</td>
<td>37</td>
<td>R9C17[2][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_spi/resp_data_31_s2/F</td>
</tr>
<tr>
<td>7.110</td>
<td>0.674</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C17[0][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_spi/resp_data_12_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>10.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>10.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C17[0][A]</td>
<td>u_debug_module/u_spi/resp_data_12_s0/CLK</td>
</tr>
<tr>
<td>10.730</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C17[0][A]</td>
<td>u_debug_module/u_spi/resp_data_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.047, 32.257%; route: 4.053, 63.851%; tC2Q: 0.247, 3.892%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path311</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.621</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.110</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.730</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_spi/resp_data_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C15[1][B]</td>
<td>u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R9C15[1][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/Q</td>
</tr>
<tr>
<td>1.768</td>
<td>0.759</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C14[3][A]</td>
<td>u_debug_module/u_cdc_spi/req_spi_data_ck2_0_s0/I2</td>
</tr>
<tr>
<td>2.044</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R14C14[3][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_spi/req_spi_data_ck2_0_s0/F</td>
</tr>
<tr>
<td>3.087</td>
<td>1.043</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C17[1][A]</td>
<td>u_debug_module/u_spi/n20544_s2/I2</td>
</tr>
<tr>
<td>3.628</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C17[1][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_spi/n20544_s2/F</td>
</tr>
<tr>
<td>3.632</td>
<td>0.003</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C17[3][A]</td>
<td>u_debug_module/u_spi/n20544_s1/I0</td>
</tr>
<tr>
<td>3.907</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R13C17[3][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_spi/n20544_s1/F</td>
</tr>
<tr>
<td>5.046</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C18[0][A]</td>
<td>u_debug_module/u_spi/resp_data_31_s3/I2</td>
</tr>
<tr>
<td>5.589</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C18[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_spi/resp_data_31_s3/F</td>
</tr>
<tr>
<td>6.024</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[2][B]</td>
<td>u_debug_module/u_spi/resp_data_31_s2/I0</td>
</tr>
<tr>
<td>6.436</td>
<td>0.412</td>
<td>tINS</td>
<td>FR</td>
<td>37</td>
<td>R9C17[2][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_spi/resp_data_31_s2/F</td>
</tr>
<tr>
<td>7.110</td>
<td>0.674</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C17[1][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_spi/resp_data_13_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>10.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>10.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C17[1][B]</td>
<td>u_debug_module/u_spi/resp_data_13_s0/CLK</td>
</tr>
<tr>
<td>10.730</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C17[1][B]</td>
<td>u_debug_module/u_spi/resp_data_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.047, 32.257%; route: 4.053, 63.851%; tC2Q: 0.247, 3.892%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path312</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.621</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.110</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.730</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_spi/resp_data_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C15[1][B]</td>
<td>u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R9C15[1][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/Q</td>
</tr>
<tr>
<td>1.768</td>
<td>0.759</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C14[3][A]</td>
<td>u_debug_module/u_cdc_spi/req_spi_data_ck2_0_s0/I2</td>
</tr>
<tr>
<td>2.044</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R14C14[3][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_spi/req_spi_data_ck2_0_s0/F</td>
</tr>
<tr>
<td>3.087</td>
<td>1.043</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C17[1][A]</td>
<td>u_debug_module/u_spi/n20544_s2/I2</td>
</tr>
<tr>
<td>3.628</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C17[1][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_spi/n20544_s2/F</td>
</tr>
<tr>
<td>3.632</td>
<td>0.003</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C17[3][A]</td>
<td>u_debug_module/u_spi/n20544_s1/I0</td>
</tr>
<tr>
<td>3.907</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R13C17[3][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_spi/n20544_s1/F</td>
</tr>
<tr>
<td>5.046</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C18[0][A]</td>
<td>u_debug_module/u_spi/resp_data_31_s3/I2</td>
</tr>
<tr>
<td>5.589</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C18[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_spi/resp_data_31_s3/F</td>
</tr>
<tr>
<td>6.024</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[2][B]</td>
<td>u_debug_module/u_spi/resp_data_31_s2/I0</td>
</tr>
<tr>
<td>6.436</td>
<td>0.412</td>
<td>tINS</td>
<td>FR</td>
<td>37</td>
<td>R9C17[2][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_spi/resp_data_31_s2/F</td>
</tr>
<tr>
<td>7.110</td>
<td>0.674</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C19[0][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_spi/resp_data_14_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>10.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>10.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C19[0][A]</td>
<td>u_debug_module/u_spi/resp_data_14_s0/CLK</td>
</tr>
<tr>
<td>10.730</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C19[0][A]</td>
<td>u_debug_module/u_spi/resp_data_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.047, 32.257%; route: 4.053, 63.851%; tC2Q: 0.247, 3.892%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path313</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.621</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.110</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.730</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_spi/resp_data_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C15[1][B]</td>
<td>u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R9C15[1][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/Q</td>
</tr>
<tr>
<td>1.768</td>
<td>0.759</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C14[3][A]</td>
<td>u_debug_module/u_cdc_spi/req_spi_data_ck2_0_s0/I2</td>
</tr>
<tr>
<td>2.044</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R14C14[3][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_spi/req_spi_data_ck2_0_s0/F</td>
</tr>
<tr>
<td>3.087</td>
<td>1.043</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C17[1][A]</td>
<td>u_debug_module/u_spi/n20544_s2/I2</td>
</tr>
<tr>
<td>3.628</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C17[1][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_spi/n20544_s2/F</td>
</tr>
<tr>
<td>3.632</td>
<td>0.003</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C17[3][A]</td>
<td>u_debug_module/u_spi/n20544_s1/I0</td>
</tr>
<tr>
<td>3.907</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R13C17[3][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_spi/n20544_s1/F</td>
</tr>
<tr>
<td>5.046</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C18[0][A]</td>
<td>u_debug_module/u_spi/resp_data_31_s3/I2</td>
</tr>
<tr>
<td>5.589</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C18[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_spi/resp_data_31_s3/F</td>
</tr>
<tr>
<td>6.024</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[2][B]</td>
<td>u_debug_module/u_spi/resp_data_31_s2/I0</td>
</tr>
<tr>
<td>6.436</td>
<td>0.412</td>
<td>tINS</td>
<td>FR</td>
<td>37</td>
<td>R9C17[2][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_spi/resp_data_31_s2/F</td>
</tr>
<tr>
<td>7.110</td>
<td>0.674</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C19[0][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_spi/resp_data_15_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>10.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>10.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C19[0][A]</td>
<td>u_debug_module/u_spi/resp_data_15_s0/CLK</td>
</tr>
<tr>
<td>10.730</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C19[0][A]</td>
<td>u_debug_module/u_spi/resp_data_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.047, 32.257%; route: 4.053, 63.851%; tC2Q: 0.247, 3.892%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path314</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.621</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.110</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.730</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_spi/resp_data_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C15[1][B]</td>
<td>u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R9C15[1][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/Q</td>
</tr>
<tr>
<td>1.768</td>
<td>0.759</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C14[3][A]</td>
<td>u_debug_module/u_cdc_spi/req_spi_data_ck2_0_s0/I2</td>
</tr>
<tr>
<td>2.044</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R14C14[3][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_spi/req_spi_data_ck2_0_s0/F</td>
</tr>
<tr>
<td>3.087</td>
<td>1.043</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C17[1][A]</td>
<td>u_debug_module/u_spi/n20544_s2/I2</td>
</tr>
<tr>
<td>3.628</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C17[1][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_spi/n20544_s2/F</td>
</tr>
<tr>
<td>3.632</td>
<td>0.003</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C17[3][A]</td>
<td>u_debug_module/u_spi/n20544_s1/I0</td>
</tr>
<tr>
<td>3.907</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R13C17[3][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_spi/n20544_s1/F</td>
</tr>
<tr>
<td>5.046</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C18[0][A]</td>
<td>u_debug_module/u_spi/resp_data_31_s3/I2</td>
</tr>
<tr>
<td>5.589</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C18[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_spi/resp_data_31_s3/F</td>
</tr>
<tr>
<td>6.024</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[2][B]</td>
<td>u_debug_module/u_spi/resp_data_31_s2/I0</td>
</tr>
<tr>
<td>6.436</td>
<td>0.412</td>
<td>tINS</td>
<td>FR</td>
<td>37</td>
<td>R9C17[2][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_spi/resp_data_31_s2/F</td>
</tr>
<tr>
<td>7.110</td>
<td>0.674</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C19[1][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_spi/resp_data_16_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>10.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>10.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C19[1][A]</td>
<td>u_debug_module/u_spi/resp_data_16_s0/CLK</td>
</tr>
<tr>
<td>10.730</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C19[1][A]</td>
<td>u_debug_module/u_spi/resp_data_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.047, 32.257%; route: 4.053, 63.851%; tC2Q: 0.247, 3.892%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path315</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.621</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.110</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.730</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_spi/resp_data_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C15[1][B]</td>
<td>u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R9C15[1][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/Q</td>
</tr>
<tr>
<td>1.768</td>
<td>0.759</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C14[3][A]</td>
<td>u_debug_module/u_cdc_spi/req_spi_data_ck2_0_s0/I2</td>
</tr>
<tr>
<td>2.044</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R14C14[3][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_spi/req_spi_data_ck2_0_s0/F</td>
</tr>
<tr>
<td>3.087</td>
<td>1.043</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C17[1][A]</td>
<td>u_debug_module/u_spi/n20544_s2/I2</td>
</tr>
<tr>
<td>3.628</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C17[1][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_spi/n20544_s2/F</td>
</tr>
<tr>
<td>3.632</td>
<td>0.003</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C17[3][A]</td>
<td>u_debug_module/u_spi/n20544_s1/I0</td>
</tr>
<tr>
<td>3.907</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R13C17[3][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_spi/n20544_s1/F</td>
</tr>
<tr>
<td>5.046</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C18[0][A]</td>
<td>u_debug_module/u_spi/resp_data_31_s3/I2</td>
</tr>
<tr>
<td>5.589</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C18[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_spi/resp_data_31_s3/F</td>
</tr>
<tr>
<td>6.024</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[2][B]</td>
<td>u_debug_module/u_spi/resp_data_31_s2/I0</td>
</tr>
<tr>
<td>6.436</td>
<td>0.412</td>
<td>tINS</td>
<td>FR</td>
<td>37</td>
<td>R9C17[2][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_spi/resp_data_31_s2/F</td>
</tr>
<tr>
<td>7.110</td>
<td>0.674</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C18[1][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_spi/resp_data_17_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>10.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>10.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C18[1][B]</td>
<td>u_debug_module/u_spi/resp_data_17_s0/CLK</td>
</tr>
<tr>
<td>10.730</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C18[1][B]</td>
<td>u_debug_module/u_spi/resp_data_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.047, 32.257%; route: 4.053, 63.851%; tC2Q: 0.247, 3.892%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path316</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.621</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.110</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.730</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_spi/resp_data_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C15[1][B]</td>
<td>u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R9C15[1][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/Q</td>
</tr>
<tr>
<td>1.768</td>
<td>0.759</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C14[3][A]</td>
<td>u_debug_module/u_cdc_spi/req_spi_data_ck2_0_s0/I2</td>
</tr>
<tr>
<td>2.044</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R14C14[3][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_spi/req_spi_data_ck2_0_s0/F</td>
</tr>
<tr>
<td>3.087</td>
<td>1.043</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C17[1][A]</td>
<td>u_debug_module/u_spi/n20544_s2/I2</td>
</tr>
<tr>
<td>3.628</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C17[1][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_spi/n20544_s2/F</td>
</tr>
<tr>
<td>3.632</td>
<td>0.003</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C17[3][A]</td>
<td>u_debug_module/u_spi/n20544_s1/I0</td>
</tr>
<tr>
<td>3.907</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R13C17[3][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_spi/n20544_s1/F</td>
</tr>
<tr>
<td>5.046</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C18[0][A]</td>
<td>u_debug_module/u_spi/resp_data_31_s3/I2</td>
</tr>
<tr>
<td>5.589</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C18[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_spi/resp_data_31_s3/F</td>
</tr>
<tr>
<td>6.024</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[2][B]</td>
<td>u_debug_module/u_spi/resp_data_31_s2/I0</td>
</tr>
<tr>
<td>6.436</td>
<td>0.412</td>
<td>tINS</td>
<td>FR</td>
<td>37</td>
<td>R9C17[2][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_spi/resp_data_31_s2/F</td>
</tr>
<tr>
<td>7.110</td>
<td>0.674</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C18[2][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_spi/resp_data_18_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>10.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>10.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C18[2][B]</td>
<td>u_debug_module/u_spi/resp_data_18_s0/CLK</td>
</tr>
<tr>
<td>10.730</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C18[2][B]</td>
<td>u_debug_module/u_spi/resp_data_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.047, 32.257%; route: 4.053, 63.851%; tC2Q: 0.247, 3.892%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path317</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.621</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.110</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.730</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_spi/resp_data_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C15[1][B]</td>
<td>u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R9C15[1][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/Q</td>
</tr>
<tr>
<td>1.768</td>
<td>0.759</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C14[3][A]</td>
<td>u_debug_module/u_cdc_spi/req_spi_data_ck2_0_s0/I2</td>
</tr>
<tr>
<td>2.044</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R14C14[3][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_spi/req_spi_data_ck2_0_s0/F</td>
</tr>
<tr>
<td>3.087</td>
<td>1.043</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C17[1][A]</td>
<td>u_debug_module/u_spi/n20544_s2/I2</td>
</tr>
<tr>
<td>3.628</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C17[1][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_spi/n20544_s2/F</td>
</tr>
<tr>
<td>3.632</td>
<td>0.003</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C17[3][A]</td>
<td>u_debug_module/u_spi/n20544_s1/I0</td>
</tr>
<tr>
<td>3.907</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R13C17[3][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_spi/n20544_s1/F</td>
</tr>
<tr>
<td>5.046</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C18[0][A]</td>
<td>u_debug_module/u_spi/resp_data_31_s3/I2</td>
</tr>
<tr>
<td>5.589</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C18[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_spi/resp_data_31_s3/F</td>
</tr>
<tr>
<td>6.024</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[2][B]</td>
<td>u_debug_module/u_spi/resp_data_31_s2/I0</td>
</tr>
<tr>
<td>6.436</td>
<td>0.412</td>
<td>tINS</td>
<td>FR</td>
<td>37</td>
<td>R9C17[2][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_spi/resp_data_31_s2/F</td>
</tr>
<tr>
<td>7.110</td>
<td>0.674</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C19[2][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_spi/resp_data_19_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>10.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>10.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C19[2][B]</td>
<td>u_debug_module/u_spi/resp_data_19_s0/CLK</td>
</tr>
<tr>
<td>10.730</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C19[2][B]</td>
<td>u_debug_module/u_spi/resp_data_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.047, 32.257%; route: 4.053, 63.851%; tC2Q: 0.247, 3.892%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path318</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.621</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.110</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.730</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_spi/resp_data_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C15[1][B]</td>
<td>u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R9C15[1][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/Q</td>
</tr>
<tr>
<td>1.768</td>
<td>0.759</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C14[3][A]</td>
<td>u_debug_module/u_cdc_spi/req_spi_data_ck2_0_s0/I2</td>
</tr>
<tr>
<td>2.044</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R14C14[3][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_spi/req_spi_data_ck2_0_s0/F</td>
</tr>
<tr>
<td>3.087</td>
<td>1.043</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C17[1][A]</td>
<td>u_debug_module/u_spi/n20544_s2/I2</td>
</tr>
<tr>
<td>3.628</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C17[1][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_spi/n20544_s2/F</td>
</tr>
<tr>
<td>3.632</td>
<td>0.003</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C17[3][A]</td>
<td>u_debug_module/u_spi/n20544_s1/I0</td>
</tr>
<tr>
<td>3.907</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R13C17[3][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_spi/n20544_s1/F</td>
</tr>
<tr>
<td>5.046</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C18[0][A]</td>
<td>u_debug_module/u_spi/resp_data_31_s3/I2</td>
</tr>
<tr>
<td>5.589</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C18[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_spi/resp_data_31_s3/F</td>
</tr>
<tr>
<td>6.024</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[2][B]</td>
<td>u_debug_module/u_spi/resp_data_31_s2/I0</td>
</tr>
<tr>
<td>6.436</td>
<td>0.412</td>
<td>tINS</td>
<td>FR</td>
<td>37</td>
<td>R9C17[2][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_spi/resp_data_31_s2/F</td>
</tr>
<tr>
<td>7.110</td>
<td>0.674</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C19[1][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_spi/resp_data_20_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>10.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>10.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C19[1][B]</td>
<td>u_debug_module/u_spi/resp_data_20_s0/CLK</td>
</tr>
<tr>
<td>10.730</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C19[1][B]</td>
<td>u_debug_module/u_spi/resp_data_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.047, 32.257%; route: 4.053, 63.851%; tC2Q: 0.247, 3.892%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path319</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.621</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.110</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.730</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_spi/resp_data_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C15[1][B]</td>
<td>u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R9C15[1][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/Q</td>
</tr>
<tr>
<td>1.768</td>
<td>0.759</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C14[3][A]</td>
<td>u_debug_module/u_cdc_spi/req_spi_data_ck2_0_s0/I2</td>
</tr>
<tr>
<td>2.044</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R14C14[3][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_spi/req_spi_data_ck2_0_s0/F</td>
</tr>
<tr>
<td>3.087</td>
<td>1.043</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C17[1][A]</td>
<td>u_debug_module/u_spi/n20544_s2/I2</td>
</tr>
<tr>
<td>3.628</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C17[1][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_spi/n20544_s2/F</td>
</tr>
<tr>
<td>3.632</td>
<td>0.003</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C17[3][A]</td>
<td>u_debug_module/u_spi/n20544_s1/I0</td>
</tr>
<tr>
<td>3.907</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R13C17[3][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_spi/n20544_s1/F</td>
</tr>
<tr>
<td>5.046</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C18[0][A]</td>
<td>u_debug_module/u_spi/resp_data_31_s3/I2</td>
</tr>
<tr>
<td>5.589</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C18[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_spi/resp_data_31_s3/F</td>
</tr>
<tr>
<td>6.024</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[2][B]</td>
<td>u_debug_module/u_spi/resp_data_31_s2/I0</td>
</tr>
<tr>
<td>6.436</td>
<td>0.412</td>
<td>tINS</td>
<td>FR</td>
<td>37</td>
<td>R9C17[2][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_spi/resp_data_31_s2/F</td>
</tr>
<tr>
<td>7.110</td>
<td>0.674</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C19[0][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_spi/resp_data_21_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>10.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>10.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C19[0][B]</td>
<td>u_debug_module/u_spi/resp_data_21_s0/CLK</td>
</tr>
<tr>
<td>10.730</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C19[0][B]</td>
<td>u_debug_module/u_spi/resp_data_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.047, 32.257%; route: 4.053, 63.851%; tC2Q: 0.247, 3.892%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path320</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.621</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.110</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.730</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_spi/resp_data_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C15[1][B]</td>
<td>u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R9C15[1][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/Q</td>
</tr>
<tr>
<td>1.768</td>
<td>0.759</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C14[3][A]</td>
<td>u_debug_module/u_cdc_spi/req_spi_data_ck2_0_s0/I2</td>
</tr>
<tr>
<td>2.044</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R14C14[3][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_spi/req_spi_data_ck2_0_s0/F</td>
</tr>
<tr>
<td>3.087</td>
<td>1.043</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C17[1][A]</td>
<td>u_debug_module/u_spi/n20544_s2/I2</td>
</tr>
<tr>
<td>3.628</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C17[1][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_spi/n20544_s2/F</td>
</tr>
<tr>
<td>3.632</td>
<td>0.003</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C17[3][A]</td>
<td>u_debug_module/u_spi/n20544_s1/I0</td>
</tr>
<tr>
<td>3.907</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R13C17[3][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_spi/n20544_s1/F</td>
</tr>
<tr>
<td>5.046</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C18[0][A]</td>
<td>u_debug_module/u_spi/resp_data_31_s3/I2</td>
</tr>
<tr>
<td>5.589</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C18[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_spi/resp_data_31_s3/F</td>
</tr>
<tr>
<td>6.024</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[2][B]</td>
<td>u_debug_module/u_spi/resp_data_31_s2/I0</td>
</tr>
<tr>
<td>6.436</td>
<td>0.412</td>
<td>tINS</td>
<td>FR</td>
<td>37</td>
<td>R9C17[2][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_spi/resp_data_31_s2/F</td>
</tr>
<tr>
<td>7.110</td>
<td>0.674</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C19[0][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_spi/resp_data_22_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>10.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>10.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C19[0][B]</td>
<td>u_debug_module/u_spi/resp_data_22_s0/CLK</td>
</tr>
<tr>
<td>10.730</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C19[0][B]</td>
<td>u_debug_module/u_spi/resp_data_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.047, 32.257%; route: 4.053, 63.851%; tC2Q: 0.247, 3.892%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path321</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.621</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.110</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.730</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_spi/resp_data_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C15[1][B]</td>
<td>u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R9C15[1][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/Q</td>
</tr>
<tr>
<td>1.768</td>
<td>0.759</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C14[3][A]</td>
<td>u_debug_module/u_cdc_spi/req_spi_data_ck2_0_s0/I2</td>
</tr>
<tr>
<td>2.044</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R14C14[3][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_spi/req_spi_data_ck2_0_s0/F</td>
</tr>
<tr>
<td>3.087</td>
<td>1.043</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C17[1][A]</td>
<td>u_debug_module/u_spi/n20544_s2/I2</td>
</tr>
<tr>
<td>3.628</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C17[1][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_spi/n20544_s2/F</td>
</tr>
<tr>
<td>3.632</td>
<td>0.003</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C17[3][A]</td>
<td>u_debug_module/u_spi/n20544_s1/I0</td>
</tr>
<tr>
<td>3.907</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R13C17[3][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_spi/n20544_s1/F</td>
</tr>
<tr>
<td>5.046</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C18[0][A]</td>
<td>u_debug_module/u_spi/resp_data_31_s3/I2</td>
</tr>
<tr>
<td>5.589</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C18[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_spi/resp_data_31_s3/F</td>
</tr>
<tr>
<td>6.024</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[2][B]</td>
<td>u_debug_module/u_spi/resp_data_31_s2/I0</td>
</tr>
<tr>
<td>6.436</td>
<td>0.412</td>
<td>tINS</td>
<td>FR</td>
<td>37</td>
<td>R9C17[2][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_spi/resp_data_31_s2/F</td>
</tr>
<tr>
<td>7.110</td>
<td>0.674</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C19[1][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_spi/resp_data_23_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>10.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>10.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C19[1][A]</td>
<td>u_debug_module/u_spi/resp_data_23_s0/CLK</td>
</tr>
<tr>
<td>10.730</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C19[1][A]</td>
<td>u_debug_module/u_spi/resp_data_23_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.047, 32.257%; route: 4.053, 63.851%; tC2Q: 0.247, 3.892%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path322</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.621</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.110</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.730</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_spi/resp_data_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C15[1][B]</td>
<td>u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R9C15[1][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/Q</td>
</tr>
<tr>
<td>1.768</td>
<td>0.759</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C14[3][A]</td>
<td>u_debug_module/u_cdc_spi/req_spi_data_ck2_0_s0/I2</td>
</tr>
<tr>
<td>2.044</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R14C14[3][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_spi/req_spi_data_ck2_0_s0/F</td>
</tr>
<tr>
<td>3.087</td>
<td>1.043</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C17[1][A]</td>
<td>u_debug_module/u_spi/n20544_s2/I2</td>
</tr>
<tr>
<td>3.628</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C17[1][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_spi/n20544_s2/F</td>
</tr>
<tr>
<td>3.632</td>
<td>0.003</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C17[3][A]</td>
<td>u_debug_module/u_spi/n20544_s1/I0</td>
</tr>
<tr>
<td>3.907</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R13C17[3][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_spi/n20544_s1/F</td>
</tr>
<tr>
<td>5.046</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C18[0][A]</td>
<td>u_debug_module/u_spi/resp_data_31_s3/I2</td>
</tr>
<tr>
<td>5.589</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C18[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_spi/resp_data_31_s3/F</td>
</tr>
<tr>
<td>6.024</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[2][B]</td>
<td>u_debug_module/u_spi/resp_data_31_s2/I0</td>
</tr>
<tr>
<td>6.436</td>
<td>0.412</td>
<td>tINS</td>
<td>FR</td>
<td>37</td>
<td>R9C17[2][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_spi/resp_data_31_s2/F</td>
</tr>
<tr>
<td>7.110</td>
<td>0.674</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C17[1][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_spi/resp_data_24_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>10.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>10.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C17[1][B]</td>
<td>u_debug_module/u_spi/resp_data_24_s0/CLK</td>
</tr>
<tr>
<td>10.730</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C17[1][B]</td>
<td>u_debug_module/u_spi/resp_data_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.047, 32.257%; route: 4.053, 63.851%; tC2Q: 0.247, 3.892%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path323</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.621</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.110</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.730</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_spi/resp_data_25_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C15[1][B]</td>
<td>u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R9C15[1][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/Q</td>
</tr>
<tr>
<td>1.768</td>
<td>0.759</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C14[3][A]</td>
<td>u_debug_module/u_cdc_spi/req_spi_data_ck2_0_s0/I2</td>
</tr>
<tr>
<td>2.044</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R14C14[3][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_spi/req_spi_data_ck2_0_s0/F</td>
</tr>
<tr>
<td>3.087</td>
<td>1.043</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C17[1][A]</td>
<td>u_debug_module/u_spi/n20544_s2/I2</td>
</tr>
<tr>
<td>3.628</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C17[1][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_spi/n20544_s2/F</td>
</tr>
<tr>
<td>3.632</td>
<td>0.003</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C17[3][A]</td>
<td>u_debug_module/u_spi/n20544_s1/I0</td>
</tr>
<tr>
<td>3.907</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R13C17[3][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_spi/n20544_s1/F</td>
</tr>
<tr>
<td>5.046</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C18[0][A]</td>
<td>u_debug_module/u_spi/resp_data_31_s3/I2</td>
</tr>
<tr>
<td>5.589</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C18[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_spi/resp_data_31_s3/F</td>
</tr>
<tr>
<td>6.024</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[2][B]</td>
<td>u_debug_module/u_spi/resp_data_31_s2/I0</td>
</tr>
<tr>
<td>6.436</td>
<td>0.412</td>
<td>tINS</td>
<td>FR</td>
<td>37</td>
<td>R9C17[2][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_spi/resp_data_31_s2/F</td>
</tr>
<tr>
<td>7.110</td>
<td>0.674</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C19[0][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_spi/resp_data_25_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>10.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>10.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C19[0][A]</td>
<td>u_debug_module/u_spi/resp_data_25_s0/CLK</td>
</tr>
<tr>
<td>10.730</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C19[0][A]</td>
<td>u_debug_module/u_spi/resp_data_25_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.047, 32.257%; route: 4.053, 63.851%; tC2Q: 0.247, 3.892%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path324</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.621</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.110</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.730</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_spi/resp_data_26_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C15[1][B]</td>
<td>u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R9C15[1][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/Q</td>
</tr>
<tr>
<td>1.768</td>
<td>0.759</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C14[3][A]</td>
<td>u_debug_module/u_cdc_spi/req_spi_data_ck2_0_s0/I2</td>
</tr>
<tr>
<td>2.044</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R14C14[3][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_spi/req_spi_data_ck2_0_s0/F</td>
</tr>
<tr>
<td>3.087</td>
<td>1.043</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C17[1][A]</td>
<td>u_debug_module/u_spi/n20544_s2/I2</td>
</tr>
<tr>
<td>3.628</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C17[1][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_spi/n20544_s2/F</td>
</tr>
<tr>
<td>3.632</td>
<td>0.003</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C17[3][A]</td>
<td>u_debug_module/u_spi/n20544_s1/I0</td>
</tr>
<tr>
<td>3.907</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R13C17[3][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_spi/n20544_s1/F</td>
</tr>
<tr>
<td>5.046</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C18[0][A]</td>
<td>u_debug_module/u_spi/resp_data_31_s3/I2</td>
</tr>
<tr>
<td>5.589</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C18[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_spi/resp_data_31_s3/F</td>
</tr>
<tr>
<td>6.024</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[2][B]</td>
<td>u_debug_module/u_spi/resp_data_31_s2/I0</td>
</tr>
<tr>
<td>6.436</td>
<td>0.412</td>
<td>tINS</td>
<td>FR</td>
<td>37</td>
<td>R9C17[2][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_spi/resp_data_31_s2/F</td>
</tr>
<tr>
<td>7.110</td>
<td>0.674</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C19[2][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_spi/resp_data_26_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>10.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>10.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C19[2][A]</td>
<td>u_debug_module/u_spi/resp_data_26_s0/CLK</td>
</tr>
<tr>
<td>10.730</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C19[2][A]</td>
<td>u_debug_module/u_spi/resp_data_26_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.047, 32.257%; route: 4.053, 63.851%; tC2Q: 0.247, 3.892%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path325</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.621</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.110</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.730</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_spi/resp_data_27_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C15[1][B]</td>
<td>u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R9C15[1][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/Q</td>
</tr>
<tr>
<td>1.768</td>
<td>0.759</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C14[3][A]</td>
<td>u_debug_module/u_cdc_spi/req_spi_data_ck2_0_s0/I2</td>
</tr>
<tr>
<td>2.044</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R14C14[3][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_spi/req_spi_data_ck2_0_s0/F</td>
</tr>
<tr>
<td>3.087</td>
<td>1.043</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C17[1][A]</td>
<td>u_debug_module/u_spi/n20544_s2/I2</td>
</tr>
<tr>
<td>3.628</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C17[1][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_spi/n20544_s2/F</td>
</tr>
<tr>
<td>3.632</td>
<td>0.003</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C17[3][A]</td>
<td>u_debug_module/u_spi/n20544_s1/I0</td>
</tr>
<tr>
<td>3.907</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R13C17[3][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_spi/n20544_s1/F</td>
</tr>
<tr>
<td>5.046</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C18[0][A]</td>
<td>u_debug_module/u_spi/resp_data_31_s3/I2</td>
</tr>
<tr>
<td>5.589</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C18[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_spi/resp_data_31_s3/F</td>
</tr>
<tr>
<td>6.024</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[2][B]</td>
<td>u_debug_module/u_spi/resp_data_31_s2/I0</td>
</tr>
<tr>
<td>6.436</td>
<td>0.412</td>
<td>tINS</td>
<td>FR</td>
<td>37</td>
<td>R9C17[2][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_spi/resp_data_31_s2/F</td>
</tr>
<tr>
<td>7.110</td>
<td>0.674</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C18[0][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_spi/resp_data_27_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>10.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>10.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C18[0][B]</td>
<td>u_debug_module/u_spi/resp_data_27_s0/CLK</td>
</tr>
<tr>
<td>10.730</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C18[0][B]</td>
<td>u_debug_module/u_spi/resp_data_27_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.047, 32.257%; route: 4.053, 63.851%; tC2Q: 0.247, 3.892%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path326</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.621</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.110</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.730</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_spi/resp_data_28_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C15[1][B]</td>
<td>u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R9C15[1][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/Q</td>
</tr>
<tr>
<td>1.768</td>
<td>0.759</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C14[3][A]</td>
<td>u_debug_module/u_cdc_spi/req_spi_data_ck2_0_s0/I2</td>
</tr>
<tr>
<td>2.044</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R14C14[3][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_spi/req_spi_data_ck2_0_s0/F</td>
</tr>
<tr>
<td>3.087</td>
<td>1.043</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C17[1][A]</td>
<td>u_debug_module/u_spi/n20544_s2/I2</td>
</tr>
<tr>
<td>3.628</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C17[1][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_spi/n20544_s2/F</td>
</tr>
<tr>
<td>3.632</td>
<td>0.003</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C17[3][A]</td>
<td>u_debug_module/u_spi/n20544_s1/I0</td>
</tr>
<tr>
<td>3.907</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R13C17[3][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_spi/n20544_s1/F</td>
</tr>
<tr>
<td>5.046</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C18[0][A]</td>
<td>u_debug_module/u_spi/resp_data_31_s3/I2</td>
</tr>
<tr>
<td>5.589</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C18[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_spi/resp_data_31_s3/F</td>
</tr>
<tr>
<td>6.024</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[2][B]</td>
<td>u_debug_module/u_spi/resp_data_31_s2/I0</td>
</tr>
<tr>
<td>6.436</td>
<td>0.412</td>
<td>tINS</td>
<td>FR</td>
<td>37</td>
<td>R9C17[2][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_spi/resp_data_31_s2/F</td>
</tr>
<tr>
<td>7.110</td>
<td>0.674</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C18[0][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_spi/resp_data_28_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>10.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>10.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C18[0][A]</td>
<td>u_debug_module/u_spi/resp_data_28_s0/CLK</td>
</tr>
<tr>
<td>10.730</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C18[0][A]</td>
<td>u_debug_module/u_spi/resp_data_28_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.047, 32.257%; route: 4.053, 63.851%; tC2Q: 0.247, 3.892%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path327</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.621</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.110</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.730</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_spi/resp_data_29_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C15[1][B]</td>
<td>u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R9C15[1][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/Q</td>
</tr>
<tr>
<td>1.768</td>
<td>0.759</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C14[3][A]</td>
<td>u_debug_module/u_cdc_spi/req_spi_data_ck2_0_s0/I2</td>
</tr>
<tr>
<td>2.044</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R14C14[3][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_spi/req_spi_data_ck2_0_s0/F</td>
</tr>
<tr>
<td>3.087</td>
<td>1.043</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C17[1][A]</td>
<td>u_debug_module/u_spi/n20544_s2/I2</td>
</tr>
<tr>
<td>3.628</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C17[1][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_spi/n20544_s2/F</td>
</tr>
<tr>
<td>3.632</td>
<td>0.003</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C17[3][A]</td>
<td>u_debug_module/u_spi/n20544_s1/I0</td>
</tr>
<tr>
<td>3.907</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R13C17[3][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_spi/n20544_s1/F</td>
</tr>
<tr>
<td>5.046</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C18[0][A]</td>
<td>u_debug_module/u_spi/resp_data_31_s3/I2</td>
</tr>
<tr>
<td>5.589</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C18[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_spi/resp_data_31_s3/F</td>
</tr>
<tr>
<td>6.024</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[2][B]</td>
<td>u_debug_module/u_spi/resp_data_31_s2/I0</td>
</tr>
<tr>
<td>6.436</td>
<td>0.412</td>
<td>tINS</td>
<td>FR</td>
<td>37</td>
<td>R9C17[2][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_spi/resp_data_31_s2/F</td>
</tr>
<tr>
<td>7.110</td>
<td>0.674</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C18[1][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_spi/resp_data_29_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>10.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>10.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C18[1][B]</td>
<td>u_debug_module/u_spi/resp_data_29_s0/CLK</td>
</tr>
<tr>
<td>10.730</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C18[1][B]</td>
<td>u_debug_module/u_spi/resp_data_29_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.047, 32.257%; route: 4.053, 63.851%; tC2Q: 0.247, 3.892%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path328</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.621</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.110</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.730</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_spi/resp_data_30_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C15[1][B]</td>
<td>u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R9C15[1][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/Q</td>
</tr>
<tr>
<td>1.768</td>
<td>0.759</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C14[3][A]</td>
<td>u_debug_module/u_cdc_spi/req_spi_data_ck2_0_s0/I2</td>
</tr>
<tr>
<td>2.044</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R14C14[3][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_spi/req_spi_data_ck2_0_s0/F</td>
</tr>
<tr>
<td>3.087</td>
<td>1.043</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C17[1][A]</td>
<td>u_debug_module/u_spi/n20544_s2/I2</td>
</tr>
<tr>
<td>3.628</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C17[1][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_spi/n20544_s2/F</td>
</tr>
<tr>
<td>3.632</td>
<td>0.003</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C17[3][A]</td>
<td>u_debug_module/u_spi/n20544_s1/I0</td>
</tr>
<tr>
<td>3.907</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R13C17[3][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_spi/n20544_s1/F</td>
</tr>
<tr>
<td>5.046</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C18[0][A]</td>
<td>u_debug_module/u_spi/resp_data_31_s3/I2</td>
</tr>
<tr>
<td>5.589</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C18[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_spi/resp_data_31_s3/F</td>
</tr>
<tr>
<td>6.024</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[2][B]</td>
<td>u_debug_module/u_spi/resp_data_31_s2/I0</td>
</tr>
<tr>
<td>6.436</td>
<td>0.412</td>
<td>tINS</td>
<td>FR</td>
<td>37</td>
<td>R9C17[2][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_spi/resp_data_31_s2/F</td>
</tr>
<tr>
<td>7.110</td>
<td>0.674</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C19[0][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_spi/resp_data_30_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>10.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>10.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C19[0][B]</td>
<td>u_debug_module/u_spi/resp_data_30_s0/CLK</td>
</tr>
<tr>
<td>10.730</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C19[0][B]</td>
<td>u_debug_module/u_spi/resp_data_30_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.047, 32.257%; route: 4.053, 63.851%; tC2Q: 0.247, 3.892%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path329</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.621</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.110</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.730</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_spi/resp_data_31_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C15[1][B]</td>
<td>u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R9C15[1][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/Q</td>
</tr>
<tr>
<td>1.768</td>
<td>0.759</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C14[3][A]</td>
<td>u_debug_module/u_cdc_spi/req_spi_data_ck2_0_s0/I2</td>
</tr>
<tr>
<td>2.044</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R14C14[3][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_spi/req_spi_data_ck2_0_s0/F</td>
</tr>
<tr>
<td>3.087</td>
<td>1.043</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C17[1][A]</td>
<td>u_debug_module/u_spi/n20544_s2/I2</td>
</tr>
<tr>
<td>3.628</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C17[1][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_spi/n20544_s2/F</td>
</tr>
<tr>
<td>3.632</td>
<td>0.003</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C17[3][A]</td>
<td>u_debug_module/u_spi/n20544_s1/I0</td>
</tr>
<tr>
<td>3.907</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R13C17[3][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_spi/n20544_s1/F</td>
</tr>
<tr>
<td>5.046</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C18[0][A]</td>
<td>u_debug_module/u_spi/resp_data_31_s3/I2</td>
</tr>
<tr>
<td>5.589</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C18[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_spi/resp_data_31_s3/F</td>
</tr>
<tr>
<td>6.024</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[2][B]</td>
<td>u_debug_module/u_spi/resp_data_31_s2/I0</td>
</tr>
<tr>
<td>6.436</td>
<td>0.412</td>
<td>tINS</td>
<td>FR</td>
<td>37</td>
<td>R9C17[2][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_spi/resp_data_31_s2/F</td>
</tr>
<tr>
<td>7.110</td>
<td>0.674</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C19[1][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_spi/resp_data_31_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>10.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>10.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C19[1][B]</td>
<td>u_debug_module/u_spi/resp_data_31_s0/CLK</td>
</tr>
<tr>
<td>10.730</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C19[1][B]</td>
<td>u_debug_module/u_spi/resp_data_31_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.047, 32.257%; route: 4.053, 63.851%; tC2Q: 0.247, 3.892%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path330</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.623</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.843</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/data0_r_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][B]</td>
<td>u_debug_module/u_debug/req_addr_r_4_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C22[1][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_4_s0/Q</td>
</tr>
<tr>
<td>2.036</td>
<td>1.026</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C27[3][B]</td>
<td>u_debug_module/u_cdc_dm/n471_s11/I1</td>
</tr>
<tr>
<td>2.577</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R9C27[3][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n471_s11/F</td>
</tr>
<tr>
<td>3.321</td>
<td>0.744</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[0][B]</td>
<td>u_debug_module/u_cdc_dm/n470_s24/I3</td>
</tr>
<tr>
<td>3.863</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R9C23[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n470_s24/F</td>
</tr>
<tr>
<td>4.636</td>
<td>0.773</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C26[0][A]</td>
<td>u_debug_module/u_debug/data0_0_s3/I2</td>
</tr>
<tr>
<td>4.912</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R13C26[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/data0_0_s3/F</td>
</tr>
<tr>
<td>6.301</td>
<td>1.389</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C35[2][B]</td>
<td>u_debug_module/u_debug/data0_2_s1/I2</td>
</tr>
<tr>
<td>6.843</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C35[2][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/data0_2_s1/F</td>
</tr>
<tr>
<td>6.843</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C35[2][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/data0_r_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>10.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>10.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C35[2][B]</td>
<td>u_debug_module/u_debug/data0_r_2_s0/CLK</td>
</tr>
<tr>
<td>10.466</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C35[2][B]</td>
<td>u_debug_module/u_debug/data0_r_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.901, 31.259%; route: 3.933, 64.678%; tC2Q: 0.247, 4.062%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path331</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.623</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.843</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/data0_r_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][B]</td>
<td>u_debug_module/u_debug/req_addr_r_4_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C22[1][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_4_s0/Q</td>
</tr>
<tr>
<td>2.036</td>
<td>1.026</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C27[3][B]</td>
<td>u_debug_module/u_cdc_dm/n471_s11/I1</td>
</tr>
<tr>
<td>2.577</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R9C27[3][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n471_s11/F</td>
</tr>
<tr>
<td>3.321</td>
<td>0.744</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[0][B]</td>
<td>u_debug_module/u_cdc_dm/n470_s24/I3</td>
</tr>
<tr>
<td>3.863</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R9C23[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n470_s24/F</td>
</tr>
<tr>
<td>4.636</td>
<td>0.773</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C26[0][A]</td>
<td>u_debug_module/u_debug/data0_0_s3/I2</td>
</tr>
<tr>
<td>4.912</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R13C26[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/data0_0_s3/F</td>
</tr>
<tr>
<td>6.301</td>
<td>1.389</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C35[2][A]</td>
<td>u_debug_module/u_debug/data0_3_s1/I2</td>
</tr>
<tr>
<td>6.843</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C35[2][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/data0_3_s1/F</td>
</tr>
<tr>
<td>6.843</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C35[2][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/data0_r_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>10.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>10.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C35[2][A]</td>
<td>u_debug_module/u_debug/data0_r_3_s0/CLK</td>
</tr>
<tr>
<td>10.466</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C35[2][A]</td>
<td>u_debug_module/u_debug/data0_r_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.901, 31.259%; route: 3.933, 64.678%; tC2Q: 0.247, 4.062%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path332</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.623</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.843</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/data0_r_26_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][B]</td>
<td>u_debug_module/u_debug/req_addr_r_4_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C22[1][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_4_s0/Q</td>
</tr>
<tr>
<td>2.036</td>
<td>1.026</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C27[3][B]</td>
<td>u_debug_module/u_cdc_dm/n471_s11/I1</td>
</tr>
<tr>
<td>2.577</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R9C27[3][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n471_s11/F</td>
</tr>
<tr>
<td>3.321</td>
<td>0.744</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[0][B]</td>
<td>u_debug_module/u_cdc_dm/n470_s24/I3</td>
</tr>
<tr>
<td>3.863</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R9C23[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n470_s24/F</td>
</tr>
<tr>
<td>4.636</td>
<td>0.773</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C26[0][A]</td>
<td>u_debug_module/u_debug/data0_0_s3/I2</td>
</tr>
<tr>
<td>4.912</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R13C26[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/data0_0_s3/F</td>
</tr>
<tr>
<td>6.301</td>
<td>1.389</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C34[2][B]</td>
<td>u_debug_module/u_debug/data0_26_s1/I2</td>
</tr>
<tr>
<td>6.843</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C34[2][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/data0_26_s1/F</td>
</tr>
<tr>
<td>6.843</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C34[2][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/data0_r_26_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>10.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>10.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C34[2][B]</td>
<td>u_debug_module/u_debug/data0_r_26_s0/CLK</td>
</tr>
<tr>
<td>10.466</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C34[2][B]</td>
<td>u_debug_module/u_debug/data0_r_26_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.901, 31.259%; route: 3.933, 64.678%; tC2Q: 0.247, 4.062%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path333</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.623</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.843</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/data0_r_27_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][B]</td>
<td>u_debug_module/u_debug/req_addr_r_4_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C22[1][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_4_s0/Q</td>
</tr>
<tr>
<td>2.036</td>
<td>1.026</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C27[3][B]</td>
<td>u_debug_module/u_cdc_dm/n471_s11/I1</td>
</tr>
<tr>
<td>2.577</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R9C27[3][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n471_s11/F</td>
</tr>
<tr>
<td>3.321</td>
<td>0.744</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[0][B]</td>
<td>u_debug_module/u_cdc_dm/n470_s24/I3</td>
</tr>
<tr>
<td>3.863</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R9C23[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n470_s24/F</td>
</tr>
<tr>
<td>4.636</td>
<td>0.773</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C26[0][A]</td>
<td>u_debug_module/u_debug/data0_0_s3/I2</td>
</tr>
<tr>
<td>4.912</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R13C26[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/data0_0_s3/F</td>
</tr>
<tr>
<td>6.301</td>
<td>1.389</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C34[2][A]</td>
<td>u_debug_module/u_debug/data0_27_s1/I2</td>
</tr>
<tr>
<td>6.843</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C34[2][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/data0_27_s1/F</td>
</tr>
<tr>
<td>6.843</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C34[2][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/data0_r_27_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>10.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>10.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C34[2][A]</td>
<td>u_debug_module/u_debug/data0_r_27_s0/CLK</td>
</tr>
<tr>
<td>10.466</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C34[2][A]</td>
<td>u_debug_module/u_debug/data0_r_27_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.901, 31.259%; route: 3.933, 64.678%; tC2Q: 0.247, 4.062%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path334</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.623</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.843</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/data0_r_29_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][B]</td>
<td>u_debug_module/u_debug/req_addr_r_4_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C22[1][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_4_s0/Q</td>
</tr>
<tr>
<td>2.036</td>
<td>1.026</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C27[3][B]</td>
<td>u_debug_module/u_cdc_dm/n471_s11/I1</td>
</tr>
<tr>
<td>2.577</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R9C27[3][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n471_s11/F</td>
</tr>
<tr>
<td>3.321</td>
<td>0.744</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[0][B]</td>
<td>u_debug_module/u_cdc_dm/n470_s24/I3</td>
</tr>
<tr>
<td>3.863</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R9C23[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n470_s24/F</td>
</tr>
<tr>
<td>4.636</td>
<td>0.773</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C26[0][A]</td>
<td>u_debug_module/u_debug/data0_0_s3/I2</td>
</tr>
<tr>
<td>4.912</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R13C26[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/data0_0_s3/F</td>
</tr>
<tr>
<td>6.301</td>
<td>1.389</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C34[1][A]</td>
<td>u_debug_module/u_debug/data0_29_s1/I2</td>
</tr>
<tr>
<td>6.843</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C34[1][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/data0_29_s1/F</td>
</tr>
<tr>
<td>6.843</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C34[1][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/data0_r_29_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>10.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>10.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C34[1][A]</td>
<td>u_debug_module/u_debug/data0_r_29_s0/CLK</td>
</tr>
<tr>
<td>10.466</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C34[1][A]</td>
<td>u_debug_module/u_debug/data0_r_29_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.901, 31.259%; route: 3.933, 64.678%; tC2Q: 0.247, 4.062%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path335</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.629</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.837</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/data0_r_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][B]</td>
<td>u_debug_module/u_debug/req_addr_r_4_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C22[1][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_4_s0/Q</td>
</tr>
<tr>
<td>2.036</td>
<td>1.026</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C27[3][B]</td>
<td>u_debug_module/u_cdc_dm/n471_s11/I1</td>
</tr>
<tr>
<td>2.577</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R9C27[3][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n471_s11/F</td>
</tr>
<tr>
<td>3.321</td>
<td>0.744</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[0][B]</td>
<td>u_debug_module/u_cdc_dm/n470_s24/I3</td>
</tr>
<tr>
<td>3.863</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R9C23[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n470_s24/F</td>
</tr>
<tr>
<td>4.636</td>
<td>0.773</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C26[0][A]</td>
<td>u_debug_module/u_debug/data0_0_s3/I2</td>
</tr>
<tr>
<td>4.912</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R13C26[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/data0_0_s3/F</td>
</tr>
<tr>
<td>6.295</td>
<td>1.383</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C34[2][B]</td>
<td>u_debug_module/u_debug/data0_8_s1/I2</td>
</tr>
<tr>
<td>6.837</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C34[2][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/data0_8_s1/F</td>
</tr>
<tr>
<td>6.837</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C34[2][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/data0_r_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>10.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>10.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C34[2][B]</td>
<td>u_debug_module/u_debug/data0_r_8_s0/CLK</td>
</tr>
<tr>
<td>10.466</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C34[2][B]</td>
<td>u_debug_module/u_debug/data0_r_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.901, 31.291%; route: 3.926, 64.642%; tC2Q: 0.247, 4.066%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path336</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.629</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.837</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/data0_r_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][B]</td>
<td>u_debug_module/u_debug/req_addr_r_4_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C22[1][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_4_s0/Q</td>
</tr>
<tr>
<td>2.036</td>
<td>1.026</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C27[3][B]</td>
<td>u_debug_module/u_cdc_dm/n471_s11/I1</td>
</tr>
<tr>
<td>2.577</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R9C27[3][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n471_s11/F</td>
</tr>
<tr>
<td>3.321</td>
<td>0.744</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[0][B]</td>
<td>u_debug_module/u_cdc_dm/n470_s24/I3</td>
</tr>
<tr>
<td>3.863</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R9C23[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n470_s24/F</td>
</tr>
<tr>
<td>4.636</td>
<td>0.773</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C26[0][A]</td>
<td>u_debug_module/u_debug/data0_0_s3/I2</td>
</tr>
<tr>
<td>4.912</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R13C26[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/data0_0_s3/F</td>
</tr>
<tr>
<td>6.295</td>
<td>1.383</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C34[1][A]</td>
<td>u_debug_module/u_debug/data0_11_s1/I2</td>
</tr>
<tr>
<td>6.837</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C34[1][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/data0_11_s1/F</td>
</tr>
<tr>
<td>6.837</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C34[1][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/data0_r_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>10.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>10.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C34[1][A]</td>
<td>u_debug_module/u_debug/data0_r_11_s0/CLK</td>
</tr>
<tr>
<td>10.466</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C34[1][A]</td>
<td>u_debug_module/u_debug/data0_r_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.901, 31.291%; route: 3.926, 64.642%; tC2Q: 0.247, 4.066%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path337</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.639</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.179</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf12_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][A]</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C22[1][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
</tr>
<tr>
<td>1.550</td>
<td>0.541</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[0][A]</td>
<td>u_debug_module/u_debug/n4153_s7/I2</td>
</tr>
<tr>
<td>2.092</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>78</td>
<td>R9C22[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4153_s7/F</td>
</tr>
<tr>
<td>3.453</td>
<td>1.361</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C27[2][A]</td>
<td>u_debug_module/u_debug/n4249_s9/I3</td>
</tr>
<tr>
<td>3.995</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R7C27[2][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4249_s9/F</td>
</tr>
<tr>
<td>4.588</td>
<td>0.594</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C34[0][A]</td>
<td>u_debug_module/u_debug/n4249_s8/I2</td>
</tr>
<tr>
<td>5.035</td>
<td>0.446</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R7C34[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4249_s8/F</td>
</tr>
<tr>
<td>5.638</td>
<td>0.603</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C38[1][A]</td>
<td>u_debug_module/u_debug/n4279_s5/I2</td>
</tr>
<tr>
<td>6.179</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C38[1][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4279_s5/F</td>
</tr>
<tr>
<td>6.179</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C38[1][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf12_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C38[1][A]</td>
<td>u_debug_module/u_debug/progbuf12_1_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf12_1_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C38[1][A]</td>
<td>u_debug_module/u_debug/progbuf12_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.071, 38.235%; route: 3.099, 57.205%; tC2Q: 0.247, 4.560%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path338</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.639</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.179</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf12_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][A]</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C22[1][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
</tr>
<tr>
<td>1.550</td>
<td>0.541</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[0][A]</td>
<td>u_debug_module/u_debug/n4153_s7/I2</td>
</tr>
<tr>
<td>2.092</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>78</td>
<td>R9C22[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4153_s7/F</td>
</tr>
<tr>
<td>3.453</td>
<td>1.361</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C27[2][A]</td>
<td>u_debug_module/u_debug/n4249_s9/I3</td>
</tr>
<tr>
<td>3.995</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R7C27[2][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4249_s9/F</td>
</tr>
<tr>
<td>4.588</td>
<td>0.594</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C34[0][A]</td>
<td>u_debug_module/u_debug/n4249_s8/I2</td>
</tr>
<tr>
<td>5.035</td>
<td>0.446</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R7C34[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4249_s8/F</td>
</tr>
<tr>
<td>5.638</td>
<td>0.603</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C38[0][B]</td>
<td>u_debug_module/u_debug/n4271_s5/I2</td>
</tr>
<tr>
<td>6.179</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C38[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4271_s5/F</td>
</tr>
<tr>
<td>6.179</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C38[0][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf12_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C38[0][B]</td>
<td>u_debug_module/u_debug/progbuf12_9_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf12_9_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C38[0][B]</td>
<td>u_debug_module/u_debug/progbuf12_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.071, 38.235%; route: 3.099, 57.205%; tC2Q: 0.247, 4.560%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path339</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.641</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.825</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/data0_r_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][B]</td>
<td>u_debug_module/u_debug/req_addr_r_4_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C22[1][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_4_s0/Q</td>
</tr>
<tr>
<td>2.036</td>
<td>1.026</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C27[3][B]</td>
<td>u_debug_module/u_cdc_dm/n471_s11/I1</td>
</tr>
<tr>
<td>2.577</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R9C27[3][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n471_s11/F</td>
</tr>
<tr>
<td>3.321</td>
<td>0.744</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[0][B]</td>
<td>u_debug_module/u_cdc_dm/n470_s24/I3</td>
</tr>
<tr>
<td>3.863</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R9C23[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n470_s24/F</td>
</tr>
<tr>
<td>4.636</td>
<td>0.773</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C26[0][A]</td>
<td>u_debug_module/u_debug/data0_0_s3/I2</td>
</tr>
<tr>
<td>4.912</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R13C26[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/data0_0_s3/F</td>
</tr>
<tr>
<td>6.282</td>
<td>1.371</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C33[1][A]</td>
<td>u_debug_module/u_debug/data0_12_s1/I2</td>
</tr>
<tr>
<td>6.825</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C33[1][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/data0_12_s1/F</td>
</tr>
<tr>
<td>6.825</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C33[1][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/data0_r_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>10.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>10.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C33[1][A]</td>
<td>u_debug_module/u_debug/data0_r_12_s0/CLK</td>
</tr>
<tr>
<td>10.466</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C33[1][A]</td>
<td>u_debug_module/u_debug/data0_r_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.901, 31.364%; route: 3.914, 64.562%; tC2Q: 0.247, 4.074%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path340</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.642</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.824</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/data0_r_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][B]</td>
<td>u_debug_module/u_debug/req_addr_r_4_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C22[1][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_4_s0/Q</td>
</tr>
<tr>
<td>2.036</td>
<td>1.026</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C27[3][B]</td>
<td>u_debug_module/u_cdc_dm/n471_s11/I1</td>
</tr>
<tr>
<td>2.577</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R9C27[3][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n471_s11/F</td>
</tr>
<tr>
<td>3.321</td>
<td>0.744</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[0][B]</td>
<td>u_debug_module/u_cdc_dm/n470_s24/I3</td>
</tr>
<tr>
<td>3.863</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R9C23[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n470_s24/F</td>
</tr>
<tr>
<td>4.636</td>
<td>0.773</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C26[0][A]</td>
<td>u_debug_module/u_debug/data0_0_s3/I2</td>
</tr>
<tr>
<td>4.912</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R13C26[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/data0_0_s3/F</td>
</tr>
<tr>
<td>6.282</td>
<td>1.371</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C35[1][A]</td>
<td>u_debug_module/u_debug/data0_1_s1/I2</td>
</tr>
<tr>
<td>6.824</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C35[1][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/data0_1_s1/F</td>
</tr>
<tr>
<td>6.824</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C35[1][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/data0_r_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>10.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>10.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C35[1][A]</td>
<td>u_debug_module/u_debug/data0_r_1_s0/CLK</td>
</tr>
<tr>
<td>10.466</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C35[1][A]</td>
<td>u_debug_module/u_debug/data0_r_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.901, 31.355%; route: 3.914, 64.570%; tC2Q: 0.247, 4.075%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path341</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.650</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.168</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf15_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][A]</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C22[1][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
</tr>
<tr>
<td>1.550</td>
<td>0.541</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[0][A]</td>
<td>u_debug_module/u_debug/n4153_s7/I2</td>
</tr>
<tr>
<td>2.092</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>78</td>
<td>R9C22[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4153_s7/F</td>
</tr>
<tr>
<td>3.798</td>
<td>1.706</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C26[3][B]</td>
<td>u_debug_module/u_debug/n4345_s9/I3</td>
</tr>
<tr>
<td>4.083</td>
<td>0.285</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R9C26[3][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4345_s9/F</td>
</tr>
<tr>
<td>4.088</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C26[2][A]</td>
<td>u_debug_module/u_debug/n4345_s8/I2</td>
</tr>
<tr>
<td>4.630</td>
<td>0.542</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R9C26[2][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4345_s8/F</td>
</tr>
<tr>
<td>5.883</td>
<td>1.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C43[0][B]</td>
<td>u_debug_module/u_debug/n4366_s5/I2</td>
</tr>
<tr>
<td>6.168</td>
<td>0.285</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C43[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4366_s5/F</td>
</tr>
<tr>
<td>6.168</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C43[0][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf15_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C43[0][B]</td>
<td>u_debug_module/u_debug/progbuf15_10_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf15_10_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C43[0][B]</td>
<td>u_debug_module/u_debug/progbuf15_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.655, 30.610%; route: 3.504, 64.820%; tC2Q: 0.247, 4.569%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path342</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.650</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.168</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf15_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][A]</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C22[1][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
</tr>
<tr>
<td>1.550</td>
<td>0.541</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[0][A]</td>
<td>u_debug_module/u_debug/n4153_s7/I2</td>
</tr>
<tr>
<td>2.092</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>78</td>
<td>R9C22[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4153_s7/F</td>
</tr>
<tr>
<td>3.798</td>
<td>1.706</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C26[3][B]</td>
<td>u_debug_module/u_debug/n4345_s9/I3</td>
</tr>
<tr>
<td>4.083</td>
<td>0.285</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R9C26[3][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4345_s9/F</td>
</tr>
<tr>
<td>4.088</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C26[2][A]</td>
<td>u_debug_module/u_debug/n4345_s8/I2</td>
</tr>
<tr>
<td>4.630</td>
<td>0.542</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R9C26[2][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4345_s8/F</td>
</tr>
<tr>
<td>5.883</td>
<td>1.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C43[1][A]</td>
<td>u_debug_module/u_debug/n4365_s5/I2</td>
</tr>
<tr>
<td>6.168</td>
<td>0.285</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C43[1][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4365_s5/F</td>
</tr>
<tr>
<td>6.168</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C43[1][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf15_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C43[1][A]</td>
<td>u_debug_module/u_debug/progbuf15_11_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf15_11_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C43[1][A]</td>
<td>u_debug_module/u_debug/progbuf15_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.655, 30.610%; route: 3.504, 64.820%; tC2Q: 0.247, 4.569%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path343</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.662</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.156</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf15_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][A]</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C22[1][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
</tr>
<tr>
<td>1.550</td>
<td>0.541</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[0][A]</td>
<td>u_debug_module/u_debug/n4153_s7/I2</td>
</tr>
<tr>
<td>2.092</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>78</td>
<td>R9C22[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4153_s7/F</td>
</tr>
<tr>
<td>3.798</td>
<td>1.706</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C26[3][B]</td>
<td>u_debug_module/u_debug/n4345_s9/I3</td>
</tr>
<tr>
<td>4.083</td>
<td>0.285</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R9C26[3][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4345_s9/F</td>
</tr>
<tr>
<td>4.088</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C26[2][A]</td>
<td>u_debug_module/u_debug/n4345_s8/I2</td>
</tr>
<tr>
<td>4.630</td>
<td>0.542</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R9C26[2][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4345_s8/F</td>
</tr>
<tr>
<td>5.710</td>
<td>1.080</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C39[2][A]</td>
<td>u_debug_module/u_debug/n4357_s5/I2</td>
</tr>
<tr>
<td>6.156</td>
<td>0.446</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C39[2][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4357_s5/F</td>
</tr>
<tr>
<td>6.156</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C39[2][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf15_19_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C39[2][A]</td>
<td>u_debug_module/u_debug/progbuf15_19_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf15_19_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C39[2][A]</td>
<td>u_debug_module/u_debug/progbuf15_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.815, 33.659%; route: 3.331, 61.761%; tC2Q: 0.247, 4.579%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path344</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.662</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.156</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf15_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][A]</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C22[1][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
</tr>
<tr>
<td>1.550</td>
<td>0.541</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[0][A]</td>
<td>u_debug_module/u_debug/n4153_s7/I2</td>
</tr>
<tr>
<td>2.092</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>78</td>
<td>R9C22[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4153_s7/F</td>
</tr>
<tr>
<td>3.798</td>
<td>1.706</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C26[3][B]</td>
<td>u_debug_module/u_debug/n4345_s9/I3</td>
</tr>
<tr>
<td>4.083</td>
<td>0.285</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R9C26[3][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4345_s9/F</td>
</tr>
<tr>
<td>4.088</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C26[2][A]</td>
<td>u_debug_module/u_debug/n4345_s8/I2</td>
</tr>
<tr>
<td>4.630</td>
<td>0.542</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R9C26[2][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4345_s8/F</td>
</tr>
<tr>
<td>5.710</td>
<td>1.080</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C39[2][B]</td>
<td>u_debug_module/u_debug/n4356_s5/I2</td>
</tr>
<tr>
<td>6.156</td>
<td>0.446</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C39[2][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4356_s5/F</td>
</tr>
<tr>
<td>6.156</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C39[2][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf15_20_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C39[2][B]</td>
<td>u_debug_module/u_debug/progbuf15_20_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf15_20_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C39[2][B]</td>
<td>u_debug_module/u_debug/progbuf15_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.815, 33.659%; route: 3.331, 61.761%; tC2Q: 0.247, 4.579%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path345</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.668</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.150</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf3_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C24[0][B]</td>
<td>u_debug_module/u_debug/req_addr_r_1_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>148</td>
<td>R18C24[0][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_1_s0/Q</td>
</tr>
<tr>
<td>1.755</td>
<td>0.746</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[1][A]</td>
<td>u_debug_module/u_debug/n3961_s7/I1</td>
</tr>
<tr>
<td>2.298</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>30</td>
<td>R9C23[1][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n3961_s7/F</td>
</tr>
<tr>
<td>4.313</td>
<td>2.015</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[0][A]</td>
<td>u_debug_module/u_debug/n3961_s8/I3</td>
</tr>
<tr>
<td>4.589</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R15C28[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n3961_s8/F</td>
</tr>
<tr>
<td>5.609</td>
<td>1.020</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C34[0][B]</td>
<td>u_debug_module/u_debug/n3974_s5/I2</td>
</tr>
<tr>
<td>6.150</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C34[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n3974_s5/F</td>
</tr>
<tr>
<td>6.150</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C34[0][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf3_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C34[0][B]</td>
<td>u_debug_module/u_debug/progbuf3_18_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf3_18_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C34[0][B]</td>
<td>u_debug_module/u_debug/progbuf3_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.360, 25.237%; route: 3.781, 70.179%; tC2Q: 0.247, 4.584%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path346</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.668</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.150</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf3_27_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C24[0][B]</td>
<td>u_debug_module/u_debug/req_addr_r_1_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>148</td>
<td>R18C24[0][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_1_s0/Q</td>
</tr>
<tr>
<td>1.755</td>
<td>0.746</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[1][A]</td>
<td>u_debug_module/u_debug/n3961_s7/I1</td>
</tr>
<tr>
<td>2.298</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>30</td>
<td>R9C23[1][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n3961_s7/F</td>
</tr>
<tr>
<td>4.313</td>
<td>2.015</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[0][A]</td>
<td>u_debug_module/u_debug/n3961_s8/I3</td>
</tr>
<tr>
<td>4.589</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R15C28[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n3961_s8/F</td>
</tr>
<tr>
<td>5.609</td>
<td>1.020</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C34[2][B]</td>
<td>u_debug_module/u_debug/n3965_s5/I2</td>
</tr>
<tr>
<td>6.150</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C34[2][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n3965_s5/F</td>
</tr>
<tr>
<td>6.150</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C34[2][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf3_27_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C34[2][B]</td>
<td>u_debug_module/u_debug/progbuf3_27_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf3_27_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C34[2][B]</td>
<td>u_debug_module/u_debug/progbuf3_27_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.360, 25.237%; route: 3.781, 70.179%; tC2Q: 0.247, 4.584%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path347</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.678</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.141</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf11_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C24[0][B]</td>
<td>u_debug_module/u_debug/req_addr_r_1_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>148</td>
<td>R18C24[0][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_1_s0/Q</td>
</tr>
<tr>
<td>1.755</td>
<td>0.746</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[1][A]</td>
<td>u_debug_module/u_debug/n3961_s7/I1</td>
</tr>
<tr>
<td>2.298</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>30</td>
<td>R9C23[1][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n3961_s7/F</td>
</tr>
<tr>
<td>4.269</td>
<td>1.972</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C34[2][A]</td>
<td>u_debug_module/u_debug/n4217_s7/I2</td>
</tr>
<tr>
<td>4.811</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R17C34[2][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4217_s7/F</td>
</tr>
<tr>
<td>5.855</td>
<td>1.044</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C43[2][B]</td>
<td>u_debug_module/u_debug/n4238_s5/I2</td>
</tr>
<tr>
<td>6.141</td>
<td>0.285</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C43[2][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4238_s5/F</td>
</tr>
<tr>
<td>6.141</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C43[2][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf11_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C43[2][B]</td>
<td>u_debug_module/u_debug/progbuf11_10_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf11_10_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C43[2][B]</td>
<td>u_debug_module/u_debug/progbuf11_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.369, 25.462%; route: 3.762, 69.945%; tC2Q: 0.247, 4.593%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path348</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.692</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.126</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf6_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C24[0][A]</td>
<td>u_debug_module/u_debug/req_addr_r_0_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>150</td>
<td>R18C24[0][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_0_s0/Q</td>
</tr>
<tr>
<td>3.047</td>
<td>2.038</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C31[2][A]</td>
<td>u_debug_module/u_debug/n4057_s7/I0</td>
</tr>
<tr>
<td>3.590</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R23C31[2][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4057_s7/F</td>
</tr>
<tr>
<td>4.553</td>
<td>0.963</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[3][B]</td>
<td>u_debug_module/u_debug/n4057_s8/I3</td>
</tr>
<tr>
<td>4.828</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R16C32[3][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4057_s8/F</td>
</tr>
<tr>
<td>5.584</td>
<td>0.755</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C39[0][A]</td>
<td>u_debug_module/u_debug/n4073_s5/I2</td>
</tr>
<tr>
<td>6.126</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C39[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4073_s5/F</td>
</tr>
<tr>
<td>6.126</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C39[0][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf6_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C39[0][A]</td>
<td>u_debug_module/u_debug/progbuf6_15_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf6_15_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C39[0][A]</td>
<td>u_debug_module/u_debug/progbuf6_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.360, 25.365%; route: 3.756, 70.030%; tC2Q: 0.247, 4.605%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path349</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.692</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.126</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf6_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C24[0][A]</td>
<td>u_debug_module/u_debug/req_addr_r_0_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>150</td>
<td>R18C24[0][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_0_s0/Q</td>
</tr>
<tr>
<td>3.047</td>
<td>2.038</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C31[2][A]</td>
<td>u_debug_module/u_debug/n4057_s7/I0</td>
</tr>
<tr>
<td>3.590</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R23C31[2][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4057_s7/F</td>
</tr>
<tr>
<td>4.553</td>
<td>0.963</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[3][B]</td>
<td>u_debug_module/u_debug/n4057_s8/I3</td>
</tr>
<tr>
<td>4.828</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R16C32[3][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4057_s8/F</td>
</tr>
<tr>
<td>5.584</td>
<td>0.755</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C39[0][B]</td>
<td>u_debug_module/u_debug/n4072_s5/I2</td>
</tr>
<tr>
<td>6.126</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C39[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4072_s5/F</td>
</tr>
<tr>
<td>6.126</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C39[0][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf6_16_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C39[0][B]</td>
<td>u_debug_module/u_debug/progbuf6_16_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf6_16_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C39[0][B]</td>
<td>u_debug_module/u_debug/progbuf6_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.360, 25.365%; route: 3.756, 70.030%; tC2Q: 0.247, 4.605%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path350</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.692</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.126</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf6_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C24[0][A]</td>
<td>u_debug_module/u_debug/req_addr_r_0_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>150</td>
<td>R18C24[0][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_0_s0/Q</td>
</tr>
<tr>
<td>3.047</td>
<td>2.038</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C31[2][A]</td>
<td>u_debug_module/u_debug/n4057_s7/I0</td>
</tr>
<tr>
<td>3.590</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R23C31[2][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4057_s7/F</td>
</tr>
<tr>
<td>4.553</td>
<td>0.963</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[3][B]</td>
<td>u_debug_module/u_debug/n4057_s8/I3</td>
</tr>
<tr>
<td>4.828</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R16C32[3][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4057_s8/F</td>
</tr>
<tr>
<td>5.584</td>
<td>0.755</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C39[1][A]</td>
<td>u_debug_module/u_debug/n4071_s5/I2</td>
</tr>
<tr>
<td>6.126</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C39[1][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4071_s5/F</td>
</tr>
<tr>
<td>6.126</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C39[1][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf6_17_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C39[1][A]</td>
<td>u_debug_module/u_debug/progbuf6_17_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf6_17_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C39[1][A]</td>
<td>u_debug_module/u_debug/progbuf6_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.360, 25.365%; route: 3.756, 70.030%; tC2Q: 0.247, 4.605%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path351</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.706</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.760</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/abcommand_r_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][A]</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C22[1][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
</tr>
<tr>
<td>2.124</td>
<td>1.115</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C28[3][B]</td>
<td>u_debug_module/u_debug/dmcontrol_r_30_s5/I1</td>
</tr>
<tr>
<td>2.667</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>R9C28[3][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/dmcontrol_r_30_s5/F</td>
</tr>
<tr>
<td>3.430</td>
<td>0.763</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C23[2][A]</td>
<td>u_debug_module/u_cdc_dm/n460_s24/I3</td>
</tr>
<tr>
<td>3.876</td>
<td>0.446</td>
<td>tINS</td>
<td>FF</td>
<td>29</td>
<td>R8C23[2][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n460_s24/F</td>
</tr>
<tr>
<td>5.181</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C34[3][A]</td>
<td>u_debug_module/u_debug/abcommand_0_s3/I2</td>
</tr>
<tr>
<td>5.723</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R12C34[3][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/abcommand_0_s3/F</td>
</tr>
<tr>
<td>6.219</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C36[2][A]</td>
<td>u_debug_module/u_debug/abcommand_18_s1/I2</td>
</tr>
<tr>
<td>6.760</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C36[2][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/abcommand_18_s1/F</td>
</tr>
<tr>
<td>6.760</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C36[2][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/abcommand_r_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>10.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>10.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C36[2][A]</td>
<td>u_debug_module/u_debug/abcommand_r_18_s0/CLK</td>
</tr>
<tr>
<td>10.466</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C36[2][A]</td>
<td>u_debug_module/u_debug/abcommand_r_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.073, 34.555%; route: 3.678, 61.327%; tC2Q: 0.247, 4.118%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path352</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.706</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.760</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/data0_r_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][B]</td>
<td>u_debug_module/u_debug/req_addr_r_4_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C22[1][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_4_s0/Q</td>
</tr>
<tr>
<td>2.036</td>
<td>1.026</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C27[3][B]</td>
<td>u_debug_module/u_cdc_dm/n471_s11/I1</td>
</tr>
<tr>
<td>2.577</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R9C27[3][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n471_s11/F</td>
</tr>
<tr>
<td>3.321</td>
<td>0.744</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[0][B]</td>
<td>u_debug_module/u_cdc_dm/n470_s24/I3</td>
</tr>
<tr>
<td>3.863</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R9C23[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n470_s24/F</td>
</tr>
<tr>
<td>4.636</td>
<td>0.773</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C26[0][A]</td>
<td>u_debug_module/u_debug/data0_0_s3/I2</td>
</tr>
<tr>
<td>4.912</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R13C26[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/data0_0_s3/F</td>
</tr>
<tr>
<td>6.314</td>
<td>1.402</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C36[1][B]</td>
<td>u_debug_module/u_debug/data0_16_s1/I2</td>
</tr>
<tr>
<td>6.760</td>
<td>0.446</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C36[1][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/data0_16_s1/F</td>
</tr>
<tr>
<td>6.760</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C36[1][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/data0_r_16_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>10.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>10.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C36[1][B]</td>
<td>u_debug_module/u_debug/data0_r_16_s0/CLK</td>
</tr>
<tr>
<td>10.466</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C36[1][B]</td>
<td>u_debug_module/u_debug/data0_r_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.805, 30.099%; route: 3.945, 65.782%; tC2Q: 0.247, 4.119%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path353</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.706</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.760</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/data0_r_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][B]</td>
<td>u_debug_module/u_debug/req_addr_r_4_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C22[1][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_4_s0/Q</td>
</tr>
<tr>
<td>2.036</td>
<td>1.026</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C27[3][B]</td>
<td>u_debug_module/u_cdc_dm/n471_s11/I1</td>
</tr>
<tr>
<td>2.577</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R9C27[3][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n471_s11/F</td>
</tr>
<tr>
<td>3.321</td>
<td>0.744</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[0][B]</td>
<td>u_debug_module/u_cdc_dm/n470_s24/I3</td>
</tr>
<tr>
<td>3.863</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R9C23[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n470_s24/F</td>
</tr>
<tr>
<td>4.636</td>
<td>0.773</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C26[0][A]</td>
<td>u_debug_module/u_debug/data0_0_s3/I2</td>
</tr>
<tr>
<td>4.912</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R13C26[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/data0_0_s3/F</td>
</tr>
<tr>
<td>6.314</td>
<td>1.402</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C36[1][A]</td>
<td>u_debug_module/u_debug/data0_17_s1/I2</td>
</tr>
<tr>
<td>6.760</td>
<td>0.446</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C36[1][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/data0_17_s1/F</td>
</tr>
<tr>
<td>6.760</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C36[1][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/data0_r_17_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>10.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>10.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C36[1][A]</td>
<td>u_debug_module/u_debug/data0_r_17_s0/CLK</td>
</tr>
<tr>
<td>10.466</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C36[1][A]</td>
<td>u_debug_module/u_debug/data0_r_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.805, 30.099%; route: 3.945, 65.782%; tC2Q: 0.247, 4.119%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path354</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.110</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf7_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][A]</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C22[1][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
</tr>
<tr>
<td>1.550</td>
<td>0.541</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[0][B]</td>
<td>u_debug_module/u_debug/n3865_s8/I3</td>
</tr>
<tr>
<td>2.092</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>81</td>
<td>R9C22[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n3865_s8/F</td>
</tr>
<tr>
<td>4.349</td>
<td>2.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C33[1][A]</td>
<td>u_debug_module/u_debug/n4089_s8/I2</td>
</tr>
<tr>
<td>4.624</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R16C33[1][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4089_s8/F</td>
</tr>
<tr>
<td>5.664</td>
<td>1.040</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C39[0][B]</td>
<td>u_debug_module/u_debug/n4120_s5/I2</td>
</tr>
<tr>
<td>6.110</td>
<td>0.446</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C39[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4120_s5/F</td>
</tr>
<tr>
<td>6.110</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C39[0][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf7_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C39[0][B]</td>
<td>u_debug_module/u_debug/progbuf7_0_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf7_0_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C39[0][B]</td>
<td>u_debug_module/u_debug/progbuf7_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.263, 23.626%; route: 3.837, 71.755%; tC2Q: 0.247, 4.619%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path355</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.110</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf7_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][A]</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C22[1][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
</tr>
<tr>
<td>1.550</td>
<td>0.541</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[0][B]</td>
<td>u_debug_module/u_debug/n3865_s8/I3</td>
</tr>
<tr>
<td>2.092</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>81</td>
<td>R9C22[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n3865_s8/F</td>
</tr>
<tr>
<td>4.349</td>
<td>2.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C33[1][A]</td>
<td>u_debug_module/u_debug/n4089_s8/I2</td>
</tr>
<tr>
<td>4.624</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R16C33[1][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4089_s8/F</td>
</tr>
<tr>
<td>5.664</td>
<td>1.040</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C39[1][A]</td>
<td>u_debug_module/u_debug/n4119_s5/I2</td>
</tr>
<tr>
<td>6.110</td>
<td>0.446</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C39[1][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4119_s5/F</td>
</tr>
<tr>
<td>6.110</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C39[1][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf7_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C39[1][A]</td>
<td>u_debug_module/u_debug/progbuf7_1_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf7_1_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C39[1][A]</td>
<td>u_debug_module/u_debug/progbuf7_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.263, 23.626%; route: 3.837, 71.755%; tC2Q: 0.247, 4.619%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path356</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.110</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf7_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][A]</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C22[1][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
</tr>
<tr>
<td>1.550</td>
<td>0.541</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[0][B]</td>
<td>u_debug_module/u_debug/n3865_s8/I3</td>
</tr>
<tr>
<td>2.092</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>81</td>
<td>R9C22[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n3865_s8/F</td>
</tr>
<tr>
<td>4.349</td>
<td>2.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C33[1][A]</td>
<td>u_debug_module/u_debug/n4089_s8/I2</td>
</tr>
<tr>
<td>4.624</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R16C33[1][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4089_s8/F</td>
</tr>
<tr>
<td>5.664</td>
<td>1.040</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C39[1][B]</td>
<td>u_debug_module/u_debug/n4118_s5/I2</td>
</tr>
<tr>
<td>6.110</td>
<td>0.446</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C39[1][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4118_s5/F</td>
</tr>
<tr>
<td>6.110</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C39[1][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf7_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C39[1][B]</td>
<td>u_debug_module/u_debug/progbuf7_2_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf7_2_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C39[1][B]</td>
<td>u_debug_module/u_debug/progbuf7_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.263, 23.626%; route: 3.837, 71.755%; tC2Q: 0.247, 4.619%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path357</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.110</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf7_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][A]</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C22[1][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
</tr>
<tr>
<td>1.550</td>
<td>0.541</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[0][B]</td>
<td>u_debug_module/u_debug/n3865_s8/I3</td>
</tr>
<tr>
<td>2.092</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>81</td>
<td>R9C22[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n3865_s8/F</td>
</tr>
<tr>
<td>4.349</td>
<td>2.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C33[1][A]</td>
<td>u_debug_module/u_debug/n4089_s8/I2</td>
</tr>
<tr>
<td>4.624</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R16C33[1][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4089_s8/F</td>
</tr>
<tr>
<td>5.664</td>
<td>1.040</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C39[2][A]</td>
<td>u_debug_module/u_debug/n4105_s5/I2</td>
</tr>
<tr>
<td>6.110</td>
<td>0.446</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C39[2][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4105_s5/F</td>
</tr>
<tr>
<td>6.110</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C39[2][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf7_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C39[2][A]</td>
<td>u_debug_module/u_debug/progbuf7_15_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf7_15_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C39[2][A]</td>
<td>u_debug_module/u_debug/progbuf7_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.263, 23.626%; route: 3.837, 71.755%; tC2Q: 0.247, 4.619%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path358</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.110</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf7_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][A]</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C22[1][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
</tr>
<tr>
<td>1.550</td>
<td>0.541</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[0][B]</td>
<td>u_debug_module/u_debug/n3865_s8/I3</td>
</tr>
<tr>
<td>2.092</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>81</td>
<td>R9C22[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n3865_s8/F</td>
</tr>
<tr>
<td>4.349</td>
<td>2.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C33[1][A]</td>
<td>u_debug_module/u_debug/n4089_s8/I2</td>
</tr>
<tr>
<td>4.624</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R16C33[1][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4089_s8/F</td>
</tr>
<tr>
<td>5.664</td>
<td>1.040</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C39[2][B]</td>
<td>u_debug_module/u_debug/n4104_s5/I2</td>
</tr>
<tr>
<td>6.110</td>
<td>0.446</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C39[2][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4104_s5/F</td>
</tr>
<tr>
<td>6.110</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C39[2][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf7_16_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C39[2][B]</td>
<td>u_debug_module/u_debug/progbuf7_16_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf7_16_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C39[2][B]</td>
<td>u_debug_module/u_debug/progbuf7_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.263, 23.626%; route: 3.837, 71.755%; tC2Q: 0.247, 4.619%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path359</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.108</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf11_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C24[0][B]</td>
<td>u_debug_module/u_debug/req_addr_r_1_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>148</td>
<td>R18C24[0][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_1_s0/Q</td>
</tr>
<tr>
<td>1.755</td>
<td>0.746</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[1][A]</td>
<td>u_debug_module/u_debug/n3961_s7/I1</td>
</tr>
<tr>
<td>2.298</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>30</td>
<td>R9C23[1][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n3961_s7/F</td>
</tr>
<tr>
<td>4.269</td>
<td>1.972</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C34[2][A]</td>
<td>u_debug_module/u_debug/n4217_s7/I2</td>
</tr>
<tr>
<td>4.811</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R17C34[2][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4217_s7/F</td>
</tr>
<tr>
<td>5.566</td>
<td>0.755</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C43[0][A]</td>
<td>u_debug_module/u_debug/n4248_s5/I2</td>
</tr>
<tr>
<td>6.108</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C43[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4248_s5/F</td>
</tr>
<tr>
<td>6.108</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C43[0][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf11_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C43[0][A]</td>
<td>u_debug_module/u_debug/progbuf11_0_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf11_0_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C43[0][A]</td>
<td>u_debug_module/u_debug/progbuf11_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.626, 30.426%; route: 3.472, 64.953%; tC2Q: 0.247, 4.621%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path360</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.108</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf11_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C24[0][B]</td>
<td>u_debug_module/u_debug/req_addr_r_1_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>148</td>
<td>R18C24[0][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_1_s0/Q</td>
</tr>
<tr>
<td>1.755</td>
<td>0.746</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[1][A]</td>
<td>u_debug_module/u_debug/n3961_s7/I1</td>
</tr>
<tr>
<td>2.298</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>30</td>
<td>R9C23[1][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n3961_s7/F</td>
</tr>
<tr>
<td>4.269</td>
<td>1.972</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C34[2][A]</td>
<td>u_debug_module/u_debug/n4217_s7/I2</td>
</tr>
<tr>
<td>4.811</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R17C34[2][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4217_s7/F</td>
</tr>
<tr>
<td>5.566</td>
<td>0.755</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C43[0][B]</td>
<td>u_debug_module/u_debug/n4247_s5/I2</td>
</tr>
<tr>
<td>6.108</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C43[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4247_s5/F</td>
</tr>
<tr>
<td>6.108</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C43[0][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf11_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C43[0][B]</td>
<td>u_debug_module/u_debug/progbuf11_1_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf11_1_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C43[0][B]</td>
<td>u_debug_module/u_debug/progbuf11_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.626, 30.426%; route: 3.472, 64.953%; tC2Q: 0.247, 4.621%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path361</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.108</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf11_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C24[0][B]</td>
<td>u_debug_module/u_debug/req_addr_r_1_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>148</td>
<td>R18C24[0][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_1_s0/Q</td>
</tr>
<tr>
<td>1.755</td>
<td>0.746</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[1][A]</td>
<td>u_debug_module/u_debug/n3961_s7/I1</td>
</tr>
<tr>
<td>2.298</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>30</td>
<td>R9C23[1][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n3961_s7/F</td>
</tr>
<tr>
<td>4.269</td>
<td>1.972</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C34[2][A]</td>
<td>u_debug_module/u_debug/n4217_s7/I2</td>
</tr>
<tr>
<td>4.811</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R17C34[2][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4217_s7/F</td>
</tr>
<tr>
<td>5.566</td>
<td>0.755</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C43[1][A]</td>
<td>u_debug_module/u_debug/n4246_s5/I2</td>
</tr>
<tr>
<td>6.108</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C43[1][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4246_s5/F</td>
</tr>
<tr>
<td>6.108</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C43[1][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf11_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C43[1][A]</td>
<td>u_debug_module/u_debug/progbuf11_2_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf11_2_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C43[1][A]</td>
<td>u_debug_module/u_debug/progbuf11_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.626, 30.426%; route: 3.472, 64.953%; tC2Q: 0.247, 4.621%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path362</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.108</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf11_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C24[0][B]</td>
<td>u_debug_module/u_debug/req_addr_r_1_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>148</td>
<td>R18C24[0][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_1_s0/Q</td>
</tr>
<tr>
<td>1.755</td>
<td>0.746</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[1][A]</td>
<td>u_debug_module/u_debug/n3961_s7/I1</td>
</tr>
<tr>
<td>2.298</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>30</td>
<td>R9C23[1][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n3961_s7/F</td>
</tr>
<tr>
<td>4.269</td>
<td>1.972</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C34[2][A]</td>
<td>u_debug_module/u_debug/n4217_s7/I2</td>
</tr>
<tr>
<td>4.811</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R17C34[2][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4217_s7/F</td>
</tr>
<tr>
<td>5.566</td>
<td>0.755</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C43[1][B]</td>
<td>u_debug_module/u_debug/n4233_s5/I2</td>
</tr>
<tr>
<td>6.108</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C43[1][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4233_s5/F</td>
</tr>
<tr>
<td>6.108</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C43[1][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf11_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C43[1][B]</td>
<td>u_debug_module/u_debug/progbuf11_15_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf11_15_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C43[1][B]</td>
<td>u_debug_module/u_debug/progbuf11_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.626, 30.426%; route: 3.472, 64.953%; tC2Q: 0.247, 4.621%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path363</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.756</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/abcommand_r_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][A]</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C22[1][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
</tr>
<tr>
<td>2.124</td>
<td>1.115</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C28[3][B]</td>
<td>u_debug_module/u_debug/dmcontrol_r_30_s5/I1</td>
</tr>
<tr>
<td>2.667</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>R9C28[3][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/dmcontrol_r_30_s5/F</td>
</tr>
<tr>
<td>3.430</td>
<td>0.763</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C23[2][A]</td>
<td>u_debug_module/u_cdc_dm/n460_s24/I3</td>
</tr>
<tr>
<td>3.876</td>
<td>0.446</td>
<td>tINS</td>
<td>FF</td>
<td>29</td>
<td>R8C23[2][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n460_s24/F</td>
</tr>
<tr>
<td>5.181</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C34[3][A]</td>
<td>u_debug_module/u_debug/abcommand_0_s3/I2</td>
</tr>
<tr>
<td>5.723</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R12C34[3][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/abcommand_0_s3/F</td>
</tr>
<tr>
<td>6.214</td>
<td>0.491</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C35[2][B]</td>
<td>u_debug_module/u_debug/abcommand_23_s1/I2</td>
</tr>
<tr>
<td>6.756</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C35[2][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/abcommand_23_s1/F</td>
</tr>
<tr>
<td>6.756</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C35[2][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/abcommand_r_23_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>10.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>10.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C35[2][B]</td>
<td>u_debug_module/u_debug/abcommand_r_23_s0/CLK</td>
</tr>
<tr>
<td>10.466</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C35[2][B]</td>
<td>u_debug_module/u_debug/abcommand_r_23_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.073, 34.582%; route: 3.674, 61.297%; tC2Q: 0.247, 4.121%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path364</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.756</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/abcommand_r_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][A]</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C22[1][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
</tr>
<tr>
<td>2.124</td>
<td>1.115</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C28[3][B]</td>
<td>u_debug_module/u_debug/dmcontrol_r_30_s5/I1</td>
</tr>
<tr>
<td>2.667</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>R9C28[3][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/dmcontrol_r_30_s5/F</td>
</tr>
<tr>
<td>3.430</td>
<td>0.763</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C23[2][A]</td>
<td>u_debug_module/u_cdc_dm/n460_s24/I3</td>
</tr>
<tr>
<td>3.876</td>
<td>0.446</td>
<td>tINS</td>
<td>FF</td>
<td>29</td>
<td>R8C23[2][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n460_s24/F</td>
</tr>
<tr>
<td>5.181</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C34[3][A]</td>
<td>u_debug_module/u_debug/abcommand_0_s3/I2</td>
</tr>
<tr>
<td>5.723</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R12C34[3][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/abcommand_0_s3/F</td>
</tr>
<tr>
<td>6.214</td>
<td>0.491</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C35[2][A]</td>
<td>u_debug_module/u_debug/abcommand_24_s1/I2</td>
</tr>
<tr>
<td>6.756</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C35[2][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/abcommand_24_s1/F</td>
</tr>
<tr>
<td>6.756</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C35[2][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/abcommand_r_24_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>10.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>10.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C35[2][A]</td>
<td>u_debug_module/u_debug/abcommand_r_24_s0/CLK</td>
</tr>
<tr>
<td>10.466</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C35[2][A]</td>
<td>u_debug_module/u_debug/abcommand_r_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.073, 34.582%; route: 3.674, 61.297%; tC2Q: 0.247, 4.121%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path365</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.713</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.753</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/data0_r_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][B]</td>
<td>u_debug_module/u_debug/req_addr_r_4_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C22[1][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_4_s0/Q</td>
</tr>
<tr>
<td>2.036</td>
<td>1.026</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C27[3][B]</td>
<td>u_debug_module/u_cdc_dm/n471_s11/I1</td>
</tr>
<tr>
<td>2.577</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R9C27[3][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n471_s11/F</td>
</tr>
<tr>
<td>3.321</td>
<td>0.744</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[0][B]</td>
<td>u_debug_module/u_cdc_dm/n470_s24/I3</td>
</tr>
<tr>
<td>3.863</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R9C23[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n470_s24/F</td>
</tr>
<tr>
<td>4.636</td>
<td>0.773</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C26[0][A]</td>
<td>u_debug_module/u_debug/data0_0_s3/I2</td>
</tr>
<tr>
<td>4.912</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R13C26[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/data0_0_s3/F</td>
</tr>
<tr>
<td>6.307</td>
<td>1.396</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C35[1][B]</td>
<td>u_debug_module/u_debug/data0_22_s1/I2</td>
</tr>
<tr>
<td>6.753</td>
<td>0.446</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C35[1][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/data0_22_s1/F</td>
</tr>
<tr>
<td>6.753</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C35[1][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/data0_r_22_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>10.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>10.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C35[1][B]</td>
<td>u_debug_module/u_debug/data0_r_22_s0/CLK</td>
</tr>
<tr>
<td>10.466</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C35[1][B]</td>
<td>u_debug_module/u_debug/data0_r_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.805, 30.130%; route: 3.939, 65.747%; tC2Q: 0.247, 4.123%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path366</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.713</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.753</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/data0_r_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][B]</td>
<td>u_debug_module/u_debug/req_addr_r_4_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C22[1][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_4_s0/Q</td>
</tr>
<tr>
<td>2.036</td>
<td>1.026</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C27[3][B]</td>
<td>u_debug_module/u_cdc_dm/n471_s11/I1</td>
</tr>
<tr>
<td>2.577</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R9C27[3][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n471_s11/F</td>
</tr>
<tr>
<td>3.321</td>
<td>0.744</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[0][B]</td>
<td>u_debug_module/u_cdc_dm/n470_s24/I3</td>
</tr>
<tr>
<td>3.863</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R9C23[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n470_s24/F</td>
</tr>
<tr>
<td>4.636</td>
<td>0.773</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C26[0][A]</td>
<td>u_debug_module/u_debug/data0_0_s3/I2</td>
</tr>
<tr>
<td>4.912</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R13C26[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/data0_0_s3/F</td>
</tr>
<tr>
<td>6.307</td>
<td>1.396</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C35[0][B]</td>
<td>u_debug_module/u_debug/data0_24_s1/I2</td>
</tr>
<tr>
<td>6.753</td>
<td>0.446</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C35[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/data0_24_s1/F</td>
</tr>
<tr>
<td>6.753</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C35[0][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/data0_r_24_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>10.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>10.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C35[0][B]</td>
<td>u_debug_module/u_debug/data0_r_24_s0/CLK</td>
</tr>
<tr>
<td>10.466</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C35[0][B]</td>
<td>u_debug_module/u_debug/data0_r_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.805, 30.130%; route: 3.939, 65.747%; tC2Q: 0.247, 4.123%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path367</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.719</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.747</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/data0_r_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][B]</td>
<td>u_debug_module/u_debug/req_addr_r_4_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C22[1][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_4_s0/Q</td>
</tr>
<tr>
<td>2.036</td>
<td>1.026</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C27[3][B]</td>
<td>u_debug_module/u_cdc_dm/n471_s11/I1</td>
</tr>
<tr>
<td>2.577</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R9C27[3][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n471_s11/F</td>
</tr>
<tr>
<td>3.321</td>
<td>0.744</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[0][B]</td>
<td>u_debug_module/u_cdc_dm/n470_s24/I3</td>
</tr>
<tr>
<td>3.863</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R9C23[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n470_s24/F</td>
</tr>
<tr>
<td>4.636</td>
<td>0.773</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C26[0][A]</td>
<td>u_debug_module/u_debug/data0_0_s3/I2</td>
</tr>
<tr>
<td>4.912</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R13C26[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/data0_0_s3/F</td>
</tr>
<tr>
<td>6.301</td>
<td>1.389</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C35[1][B]</td>
<td>u_debug_module/u_debug/data0_4_s1/I2</td>
</tr>
<tr>
<td>6.747</td>
<td>0.446</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C35[1][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/data0_4_s1/F</td>
</tr>
<tr>
<td>6.747</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C35[1][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/data0_r_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>10.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>10.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C35[1][B]</td>
<td>u_debug_module/u_debug/data0_r_4_s0/CLK</td>
</tr>
<tr>
<td>10.466</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C35[1][B]</td>
<td>u_debug_module/u_debug/data0_r_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.805, 30.161%; route: 3.933, 65.711%; tC2Q: 0.247, 4.127%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path368</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.719</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.747</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/data0_r_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][B]</td>
<td>u_debug_module/u_debug/req_addr_r_4_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C22[1][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_4_s0/Q</td>
</tr>
<tr>
<td>2.036</td>
<td>1.026</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C27[3][B]</td>
<td>u_debug_module/u_cdc_dm/n471_s11/I1</td>
</tr>
<tr>
<td>2.577</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R9C27[3][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n471_s11/F</td>
</tr>
<tr>
<td>3.321</td>
<td>0.744</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[0][B]</td>
<td>u_debug_module/u_cdc_dm/n470_s24/I3</td>
</tr>
<tr>
<td>3.863</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R9C23[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n470_s24/F</td>
</tr>
<tr>
<td>4.636</td>
<td>0.773</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C26[0][A]</td>
<td>u_debug_module/u_debug/data0_0_s3/I2</td>
</tr>
<tr>
<td>4.912</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R13C26[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/data0_0_s3/F</td>
</tr>
<tr>
<td>6.301</td>
<td>1.389</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C35[1][A]</td>
<td>u_debug_module/u_debug/data0_5_s1/I2</td>
</tr>
<tr>
<td>6.747</td>
<td>0.446</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C35[1][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/data0_5_s1/F</td>
</tr>
<tr>
<td>6.747</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C35[1][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/data0_r_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>10.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>10.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C35[1][A]</td>
<td>u_debug_module/u_debug/data0_r_5_s0/CLK</td>
</tr>
<tr>
<td>10.466</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C35[1][A]</td>
<td>u_debug_module/u_debug/data0_r_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.805, 30.161%; route: 3.933, 65.711%; tC2Q: 0.247, 4.127%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path369</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.719</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.747</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/data0_r_28_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][B]</td>
<td>u_debug_module/u_debug/req_addr_r_4_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C22[1][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_4_s0/Q</td>
</tr>
<tr>
<td>2.036</td>
<td>1.026</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C27[3][B]</td>
<td>u_debug_module/u_cdc_dm/n471_s11/I1</td>
</tr>
<tr>
<td>2.577</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R9C27[3][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n471_s11/F</td>
</tr>
<tr>
<td>3.321</td>
<td>0.744</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[0][B]</td>
<td>u_debug_module/u_cdc_dm/n470_s24/I3</td>
</tr>
<tr>
<td>3.863</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R9C23[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n470_s24/F</td>
</tr>
<tr>
<td>4.636</td>
<td>0.773</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C26[0][A]</td>
<td>u_debug_module/u_debug/data0_0_s3/I2</td>
</tr>
<tr>
<td>4.912</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R13C26[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/data0_0_s3/F</td>
</tr>
<tr>
<td>6.301</td>
<td>1.389</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C34[1][B]</td>
<td>u_debug_module/u_debug/data0_28_s1/I2</td>
</tr>
<tr>
<td>6.747</td>
<td>0.446</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C34[1][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/data0_28_s1/F</td>
</tr>
<tr>
<td>6.747</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C34[1][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/data0_r_28_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>10.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>10.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C34[1][B]</td>
<td>u_debug_module/u_debug/data0_r_28_s0/CLK</td>
</tr>
<tr>
<td>10.466</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C34[1][B]</td>
<td>u_debug_module/u_debug/data0_r_28_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.805, 30.161%; route: 3.933, 65.711%; tC2Q: 0.247, 4.127%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path370</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.723</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.095</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf1_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][A]</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C22[1][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
</tr>
<tr>
<td>1.550</td>
<td>0.541</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[0][B]</td>
<td>u_debug_module/u_debug/n3865_s8/I3</td>
</tr>
<tr>
<td>2.092</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>81</td>
<td>R9C22[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n3865_s8/F</td>
</tr>
<tr>
<td>3.493</td>
<td>1.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C26[2][B]</td>
<td>u_debug_module/u_debug/n3897_s8/I2</td>
</tr>
<tr>
<td>4.035</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R16C26[2][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n3897_s8/F</td>
</tr>
<tr>
<td>5.810</td>
<td>1.775</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C31[0][B]</td>
<td>u_debug_module/u_debug/n3911_s5/I2</td>
</tr>
<tr>
<td>6.095</td>
<td>0.285</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C31[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n3911_s5/F</td>
</tr>
<tr>
<td>6.095</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C31[0][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf1_17_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C31[0][B]</td>
<td>u_debug_module/u_debug/progbuf1_17_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf1_17_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C31[0][B]</td>
<td>u_debug_module/u_debug/progbuf1_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.369, 25.665%; route: 3.717, 69.703%; tC2Q: 0.247, 4.632%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path371</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.724</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.095</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf6_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C24[0][A]</td>
<td>u_debug_module/u_debug/req_addr_r_0_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>150</td>
<td>R18C24[0][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_0_s0/Q</td>
</tr>
<tr>
<td>3.047</td>
<td>2.038</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C31[2][A]</td>
<td>u_debug_module/u_debug/n4057_s7/I0</td>
</tr>
<tr>
<td>3.590</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R23C31[2][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4057_s7/F</td>
</tr>
<tr>
<td>4.553</td>
<td>0.963</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[3][B]</td>
<td>u_debug_module/u_debug/n4057_s8/I3</td>
</tr>
<tr>
<td>4.828</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R16C32[3][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4057_s8/F</td>
</tr>
<tr>
<td>5.809</td>
<td>0.981</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C40[2][A]</td>
<td>u_debug_module/u_debug/n4065_s5/I2</td>
</tr>
<tr>
<td>6.095</td>
<td>0.285</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C40[2][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4065_s5/F</td>
</tr>
<tr>
<td>6.095</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C40[2][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf6_23_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C40[2][A]</td>
<td>u_debug_module/u_debug/progbuf6_23_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf6_23_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C40[2][A]</td>
<td>u_debug_module/u_debug/progbuf6_23_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.103, 20.692%; route: 3.982, 74.676%; tC2Q: 0.247, 4.632%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path372</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.724</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.095</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf6_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C24[0][A]</td>
<td>u_debug_module/u_debug/req_addr_r_0_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>150</td>
<td>R18C24[0][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_0_s0/Q</td>
</tr>
<tr>
<td>3.047</td>
<td>2.038</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C31[2][A]</td>
<td>u_debug_module/u_debug/n4057_s7/I0</td>
</tr>
<tr>
<td>3.590</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R23C31[2][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4057_s7/F</td>
</tr>
<tr>
<td>4.553</td>
<td>0.963</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[3][B]</td>
<td>u_debug_module/u_debug/n4057_s8/I3</td>
</tr>
<tr>
<td>4.828</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R16C32[3][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4057_s8/F</td>
</tr>
<tr>
<td>5.809</td>
<td>0.981</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C40[2][B]</td>
<td>u_debug_module/u_debug/n4064_s5/I2</td>
</tr>
<tr>
<td>6.095</td>
<td>0.285</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C40[2][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4064_s5/F</td>
</tr>
<tr>
<td>6.095</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C40[2][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf6_24_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C40[2][B]</td>
<td>u_debug_module/u_debug/progbuf6_24_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf6_24_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C40[2][B]</td>
<td>u_debug_module/u_debug/progbuf6_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.103, 20.692%; route: 3.982, 74.676%; tC2Q: 0.247, 4.632%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path373</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.725</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.741</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/data0_r_25_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][B]</td>
<td>u_debug_module/u_debug/req_addr_r_4_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C22[1][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_4_s0/Q</td>
</tr>
<tr>
<td>2.036</td>
<td>1.026</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C27[3][B]</td>
<td>u_debug_module/u_cdc_dm/n471_s11/I1</td>
</tr>
<tr>
<td>2.577</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R9C27[3][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n471_s11/F</td>
</tr>
<tr>
<td>3.321</td>
<td>0.744</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[0][B]</td>
<td>u_debug_module/u_cdc_dm/n470_s24/I3</td>
</tr>
<tr>
<td>3.863</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R9C23[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n470_s24/F</td>
</tr>
<tr>
<td>4.636</td>
<td>0.773</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C26[0][A]</td>
<td>u_debug_module/u_debug/data0_0_s3/I2</td>
</tr>
<tr>
<td>4.912</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R13C26[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/data0_0_s3/F</td>
</tr>
<tr>
<td>6.295</td>
<td>1.383</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C34[0][A]</td>
<td>u_debug_module/u_debug/data0_25_s1/I2</td>
</tr>
<tr>
<td>6.741</td>
<td>0.446</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C34[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/data0_25_s1/F</td>
</tr>
<tr>
<td>6.741</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C34[0][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/data0_r_25_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>10.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>10.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C34[0][A]</td>
<td>u_debug_module/u_debug/data0_r_25_s0/CLK</td>
</tr>
<tr>
<td>10.466</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C34[0][A]</td>
<td>u_debug_module/u_debug/data0_r_25_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.805, 30.193%; route: 3.926, 65.676%; tC2Q: 0.247, 4.131%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path374</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.729</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.089</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf1_31_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][A]</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C22[1][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
</tr>
<tr>
<td>1.550</td>
<td>0.541</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[0][B]</td>
<td>u_debug_module/u_debug/n3865_s8/I3</td>
</tr>
<tr>
<td>2.092</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>81</td>
<td>R9C22[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n3865_s8/F</td>
</tr>
<tr>
<td>3.493</td>
<td>1.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C26[2][B]</td>
<td>u_debug_module/u_debug/n3897_s8/I2</td>
</tr>
<tr>
<td>4.035</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R16C26[2][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n3897_s8/F</td>
</tr>
<tr>
<td>5.547</td>
<td>1.512</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C31[0][B]</td>
<td>u_debug_module/u_debug/n3897_s5/I2</td>
</tr>
<tr>
<td>6.089</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C31[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n3897_s5/F</td>
</tr>
<tr>
<td>6.089</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C31[0][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf1_31_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C31[0][B]</td>
<td>u_debug_module/u_debug/progbuf1_31_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf1_31_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C31[0][B]</td>
<td>u_debug_module/u_debug/progbuf1_31_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.626, 30.519%; route: 3.454, 64.844%; tC2Q: 0.247, 4.637%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path375</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.732</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.086</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf15_25_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][A]</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C22[1][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
</tr>
<tr>
<td>1.550</td>
<td>0.541</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[0][A]</td>
<td>u_debug_module/u_debug/n4153_s7/I2</td>
</tr>
<tr>
<td>2.092</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>78</td>
<td>R9C22[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4153_s7/F</td>
</tr>
<tr>
<td>3.798</td>
<td>1.706</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C26[3][B]</td>
<td>u_debug_module/u_debug/n4345_s9/I3</td>
</tr>
<tr>
<td>4.083</td>
<td>0.285</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R9C26[3][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4345_s9/F</td>
</tr>
<tr>
<td>4.088</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C26[2][A]</td>
<td>u_debug_module/u_debug/n4345_s8/I2</td>
</tr>
<tr>
<td>4.630</td>
<td>0.542</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R9C26[2][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4345_s8/F</td>
</tr>
<tr>
<td>5.801</td>
<td>1.171</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C40[2][B]</td>
<td>u_debug_module/u_debug/n4351_s5/I2</td>
</tr>
<tr>
<td>6.086</td>
<td>0.285</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C40[2][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4351_s5/F</td>
</tr>
<tr>
<td>6.086</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C40[2][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf15_25_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C40[2][B]</td>
<td>u_debug_module/u_debug/progbuf15_25_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf15_25_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C40[2][B]</td>
<td>u_debug_module/u_debug/progbuf15_25_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.655, 31.079%; route: 3.422, 64.281%; tC2Q: 0.247, 4.639%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path376</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.738</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.080</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf5_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][A]</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C22[1][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
</tr>
<tr>
<td>1.550</td>
<td>0.541</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[0][B]</td>
<td>u_debug_module/u_debug/n3865_s8/I3</td>
</tr>
<tr>
<td>2.092</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>81</td>
<td>R9C22[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n3865_s8/F</td>
</tr>
<tr>
<td>4.614</td>
<td>2.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C34[3][B]</td>
<td>u_debug_module/u_debug/n4025_s8/I2</td>
</tr>
<tr>
<td>5.060</td>
<td>0.446</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R17C34[3][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4025_s8/F</td>
</tr>
<tr>
<td>5.538</td>
<td>0.478</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C35[0][A]</td>
<td>u_debug_module/u_debug/n4039_s5/I2</td>
</tr>
<tr>
<td>6.080</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C35[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4039_s5/F</td>
</tr>
<tr>
<td>6.080</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C35[0][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf5_17_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C35[0][A]</td>
<td>u_debug_module/u_debug/progbuf5_17_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf5_17_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C35[0][A]</td>
<td>u_debug_module/u_debug/progbuf5_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.529, 28.762%; route: 3.541, 66.593%; tC2Q: 0.247, 4.645%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path377</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.738</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.080</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf5_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][A]</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C22[1][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
</tr>
<tr>
<td>1.550</td>
<td>0.541</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[0][B]</td>
<td>u_debug_module/u_debug/n3865_s8/I3</td>
</tr>
<tr>
<td>2.092</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>81</td>
<td>R9C22[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n3865_s8/F</td>
</tr>
<tr>
<td>4.614</td>
<td>2.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C34[3][B]</td>
<td>u_debug_module/u_debug/n4025_s8/I2</td>
</tr>
<tr>
<td>5.060</td>
<td>0.446</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R17C34[3][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4025_s8/F</td>
</tr>
<tr>
<td>5.538</td>
<td>0.478</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C35[0][B]</td>
<td>u_debug_module/u_debug/n4038_s5/I2</td>
</tr>
<tr>
<td>6.080</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C35[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4038_s5/F</td>
</tr>
<tr>
<td>6.080</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C35[0][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf5_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C35[0][B]</td>
<td>u_debug_module/u_debug/progbuf5_18_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf5_18_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C35[0][B]</td>
<td>u_debug_module/u_debug/progbuf5_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.529, 28.762%; route: 3.541, 66.593%; tC2Q: 0.247, 4.645%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path378</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.738</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.080</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf5_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][A]</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C22[1][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
</tr>
<tr>
<td>1.550</td>
<td>0.541</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[0][B]</td>
<td>u_debug_module/u_debug/n3865_s8/I3</td>
</tr>
<tr>
<td>2.092</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>81</td>
<td>R9C22[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n3865_s8/F</td>
</tr>
<tr>
<td>4.614</td>
<td>2.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C34[3][B]</td>
<td>u_debug_module/u_debug/n4025_s8/I2</td>
</tr>
<tr>
<td>5.060</td>
<td>0.446</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R17C34[3][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4025_s8/F</td>
</tr>
<tr>
<td>5.538</td>
<td>0.478</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C35[1][A]</td>
<td>u_debug_module/u_debug/n4036_s5/I2</td>
</tr>
<tr>
<td>6.080</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C35[1][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4036_s5/F</td>
</tr>
<tr>
<td>6.080</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C35[1][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf5_20_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C35[1][A]</td>
<td>u_debug_module/u_debug/progbuf5_20_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf5_20_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C35[1][A]</td>
<td>u_debug_module/u_debug/progbuf5_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.529, 28.762%; route: 3.541, 66.593%; tC2Q: 0.247, 4.645%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path379</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.738</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.080</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf5_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][A]</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C22[1][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
</tr>
<tr>
<td>1.550</td>
<td>0.541</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[0][B]</td>
<td>u_debug_module/u_debug/n3865_s8/I3</td>
</tr>
<tr>
<td>2.092</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>81</td>
<td>R9C22[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n3865_s8/F</td>
</tr>
<tr>
<td>4.614</td>
<td>2.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C34[3][B]</td>
<td>u_debug_module/u_debug/n4025_s8/I2</td>
</tr>
<tr>
<td>5.060</td>
<td>0.446</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R17C34[3][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4025_s8/F</td>
</tr>
<tr>
<td>5.538</td>
<td>0.478</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C35[1][B]</td>
<td>u_debug_module/u_debug/n4035_s5/I2</td>
</tr>
<tr>
<td>6.080</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C35[1][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4035_s5/F</td>
</tr>
<tr>
<td>6.080</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C35[1][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf5_21_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C35[1][B]</td>
<td>u_debug_module/u_debug/progbuf5_21_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf5_21_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C35[1][B]</td>
<td>u_debug_module/u_debug/progbuf5_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.529, 28.762%; route: 3.541, 66.593%; tC2Q: 0.247, 4.645%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path380</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.738</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.080</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf5_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][A]</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C22[1][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
</tr>
<tr>
<td>1.550</td>
<td>0.541</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[0][B]</td>
<td>u_debug_module/u_debug/n3865_s8/I3</td>
</tr>
<tr>
<td>2.092</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>81</td>
<td>R9C22[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n3865_s8/F</td>
</tr>
<tr>
<td>4.614</td>
<td>2.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C34[3][B]</td>
<td>u_debug_module/u_debug/n4025_s8/I2</td>
</tr>
<tr>
<td>5.060</td>
<td>0.446</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R17C34[3][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4025_s8/F</td>
</tr>
<tr>
<td>5.538</td>
<td>0.478</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C35[2][A]</td>
<td>u_debug_module/u_debug/n4034_s5/I2</td>
</tr>
<tr>
<td>6.080</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C35[2][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4034_s5/F</td>
</tr>
<tr>
<td>6.080</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C35[2][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf5_22_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C35[2][A]</td>
<td>u_debug_module/u_debug/progbuf5_22_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf5_22_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C35[2][A]</td>
<td>u_debug_module/u_debug/progbuf5_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.529, 28.762%; route: 3.541, 66.593%; tC2Q: 0.247, 4.645%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path381</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.738</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.080</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf5_27_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][A]</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C22[1][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
</tr>
<tr>
<td>1.550</td>
<td>0.541</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[0][B]</td>
<td>u_debug_module/u_debug/n3865_s8/I3</td>
</tr>
<tr>
<td>2.092</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>81</td>
<td>R9C22[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n3865_s8/F</td>
</tr>
<tr>
<td>4.614</td>
<td>2.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C34[3][B]</td>
<td>u_debug_module/u_debug/n4025_s8/I2</td>
</tr>
<tr>
<td>5.060</td>
<td>0.446</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R17C34[3][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4025_s8/F</td>
</tr>
<tr>
<td>5.538</td>
<td>0.478</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C35[2][B]</td>
<td>u_debug_module/u_debug/n4029_s5/I2</td>
</tr>
<tr>
<td>6.080</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C35[2][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4029_s5/F</td>
</tr>
<tr>
<td>6.080</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C35[2][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf5_27_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C35[2][B]</td>
<td>u_debug_module/u_debug/progbuf5_27_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf5_27_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C35[2][B]</td>
<td>u_debug_module/u_debug/progbuf5_27_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.529, 28.762%; route: 3.541, 66.593%; tC2Q: 0.247, 4.645%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path382</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.742</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.724</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_spi/resp_data_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C15[1][B]</td>
<td>u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R9C15[1][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/Q</td>
</tr>
<tr>
<td>1.768</td>
<td>0.759</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C14[3][A]</td>
<td>u_debug_module/u_cdc_spi/req_spi_data_ck2_0_s0/I2</td>
</tr>
<tr>
<td>2.044</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R14C14[3][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_spi/req_spi_data_ck2_0_s0/F</td>
</tr>
<tr>
<td>3.087</td>
<td>1.043</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C17[1][A]</td>
<td>u_debug_module/u_spi/n20544_s2/I2</td>
</tr>
<tr>
<td>3.628</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C17[1][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_spi/n20544_s2/F</td>
</tr>
<tr>
<td>3.632</td>
<td>0.003</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C17[3][A]</td>
<td>u_debug_module/u_spi/n20544_s1/I0</td>
</tr>
<tr>
<td>3.907</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R13C17[3][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_spi/n20544_s1/F</td>
</tr>
<tr>
<td>5.040</td>
<td>1.133</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C19[0][B]</td>
<td>u_debug_module/u_spi/n7758_s12/I3</td>
</tr>
<tr>
<td>5.486</td>
<td>0.446</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C19[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_spi/n7758_s12/F</td>
</tr>
<tr>
<td>6.278</td>
<td>0.792</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C19[1][A]</td>
<td>u_debug_module/u_spi/n7758_s11/I2</td>
</tr>
<tr>
<td>6.724</td>
<td>0.446</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C19[1][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_spi/n7758_s11/F</td>
</tr>
<tr>
<td>6.724</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C19[1][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_spi/resp_data_23_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>10.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>10.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C19[1][A]</td>
<td>u_debug_module/u_spi/resp_data_23_s0/CLK</td>
</tr>
<tr>
<td>10.466</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C19[1][A]</td>
<td>u_debug_module/u_spi/resp_data_23_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.985, 33.299%; route: 3.729, 62.557%; tC2Q: 0.247, 4.143%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path383</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.743</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.076</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf12_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][A]</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C22[1][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
</tr>
<tr>
<td>1.550</td>
<td>0.541</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[0][A]</td>
<td>u_debug_module/u_debug/n4153_s7/I2</td>
</tr>
<tr>
<td>2.092</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>78</td>
<td>R9C22[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4153_s7/F</td>
</tr>
<tr>
<td>3.453</td>
<td>1.361</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C27[2][A]</td>
<td>u_debug_module/u_debug/n4249_s9/I3</td>
</tr>
<tr>
<td>3.995</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R7C27[2][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4249_s9/F</td>
</tr>
<tr>
<td>4.588</td>
<td>0.594</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C34[0][A]</td>
<td>u_debug_module/u_debug/n4249_s8/I2</td>
</tr>
<tr>
<td>5.035</td>
<td>0.446</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R7C34[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4249_s8/F</td>
</tr>
<tr>
<td>5.533</td>
<td>0.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C36[0][B]</td>
<td>u_debug_module/u_debug/n4259_s5/I2</td>
</tr>
<tr>
<td>6.076</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C36[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4259_s5/F</td>
</tr>
<tr>
<td>6.076</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C36[0][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf12_21_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C36[0][B]</td>
<td>u_debug_module/u_debug/progbuf12_21_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf12_21_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C36[0][B]</td>
<td>u_debug_module/u_debug/progbuf12_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.072, 38.994%; route: 2.994, 56.357%; tC2Q: 0.247, 4.649%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path384</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.743</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.075</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf12_25_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][A]</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C22[1][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
</tr>
<tr>
<td>1.550</td>
<td>0.541</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[0][A]</td>
<td>u_debug_module/u_debug/n4153_s7/I2</td>
</tr>
<tr>
<td>2.092</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>78</td>
<td>R9C22[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4153_s7/F</td>
</tr>
<tr>
<td>3.453</td>
<td>1.361</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C27[2][A]</td>
<td>u_debug_module/u_debug/n4249_s9/I3</td>
</tr>
<tr>
<td>3.995</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R7C27[2][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4249_s9/F</td>
</tr>
<tr>
<td>4.588</td>
<td>0.594</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C34[0][A]</td>
<td>u_debug_module/u_debug/n4249_s8/I2</td>
</tr>
<tr>
<td>5.035</td>
<td>0.446</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R7C34[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4249_s8/F</td>
</tr>
<tr>
<td>5.533</td>
<td>0.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C36[2][B]</td>
<td>u_debug_module/u_debug/n4255_s5/I2</td>
</tr>
<tr>
<td>6.075</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C36[2][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4255_s5/F</td>
</tr>
<tr>
<td>6.075</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C36[2][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf12_25_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C36[2][B]</td>
<td>u_debug_module/u_debug/progbuf12_25_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf12_25_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C36[2][B]</td>
<td>u_debug_module/u_debug/progbuf12_25_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.071, 38.986%; route: 2.994, 56.365%; tC2Q: 0.247, 4.649%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path385</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.747</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.072</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf5_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][A]</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C22[1][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
</tr>
<tr>
<td>1.550</td>
<td>0.541</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[0][B]</td>
<td>u_debug_module/u_debug/n3865_s8/I3</td>
</tr>
<tr>
<td>2.092</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>81</td>
<td>R9C22[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n3865_s8/F</td>
</tr>
<tr>
<td>4.614</td>
<td>2.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C34[3][B]</td>
<td>u_debug_module/u_debug/n4025_s8/I2</td>
</tr>
<tr>
<td>5.060</td>
<td>0.446</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R17C34[3][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4025_s8/F</td>
</tr>
<tr>
<td>5.530</td>
<td>0.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C34[1][B]</td>
<td>u_debug_module/u_debug/n4040_s5/I2</td>
</tr>
<tr>
<td>6.072</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C34[1][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4040_s5/F</td>
</tr>
<tr>
<td>6.072</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C34[1][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf5_16_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C34[1][B]</td>
<td>u_debug_module/u_debug/progbuf5_16_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf5_16_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C34[1][B]</td>
<td>u_debug_module/u_debug/progbuf5_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.529, 28.806%; route: 3.533, 66.542%; tC2Q: 0.247, 4.652%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path386</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.747</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.072</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf5_26_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][A]</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C22[1][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
</tr>
<tr>
<td>1.550</td>
<td>0.541</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[0][B]</td>
<td>u_debug_module/u_debug/n3865_s8/I3</td>
</tr>
<tr>
<td>2.092</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>81</td>
<td>R9C22[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n3865_s8/F</td>
</tr>
<tr>
<td>4.614</td>
<td>2.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C34[3][B]</td>
<td>u_debug_module/u_debug/n4025_s8/I2</td>
</tr>
<tr>
<td>5.060</td>
<td>0.446</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R17C34[3][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4025_s8/F</td>
</tr>
<tr>
<td>5.530</td>
<td>0.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C34[0][A]</td>
<td>u_debug_module/u_debug/n4030_s5/I2</td>
</tr>
<tr>
<td>6.072</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C34[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4030_s5/F</td>
</tr>
<tr>
<td>6.072</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C34[0][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf5_26_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C34[0][A]</td>
<td>u_debug_module/u_debug/progbuf5_26_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf5_26_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C34[0][A]</td>
<td>u_debug_module/u_debug/progbuf5_26_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.529, 28.806%; route: 3.533, 66.542%; tC2Q: 0.247, 4.652%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path387</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.770</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.048</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf4_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C24[0][A]</td>
<td>u_debug_module/u_debug/req_addr_r_0_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>150</td>
<td>R18C24[0][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_0_s0/Q</td>
</tr>
<tr>
<td>1.739</td>
<td>0.730</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C25[0][B]</td>
<td>u_debug_module/u_debug/n3993_s7/I0</td>
</tr>
<tr>
<td>2.282</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R18C25[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n3993_s7/F</td>
</tr>
<tr>
<td>3.347</td>
<td>1.065</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C32[3][A]</td>
<td>u_debug_module/u_debug/n3993_s8/I3</td>
</tr>
<tr>
<td>3.890</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R17C32[3][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n3993_s8/F</td>
</tr>
<tr>
<td>5.506</td>
<td>1.616</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C31[0][A]</td>
<td>u_debug_module/u_debug/n4009_s5/I2</td>
</tr>
<tr>
<td>6.048</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C31[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4009_s5/F</td>
</tr>
<tr>
<td>6.048</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C31[0][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf4_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C31[0][A]</td>
<td>u_debug_module/u_debug/progbuf4_15_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf4_15_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C31[0][A]</td>
<td>u_debug_module/u_debug/progbuf4_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.627, 30.784%; route: 3.412, 64.543%; tC2Q: 0.247, 4.673%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path388</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.771</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.048</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf12_26_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][A]</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C22[1][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
</tr>
<tr>
<td>1.550</td>
<td>0.541</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[0][A]</td>
<td>u_debug_module/u_debug/n4153_s7/I2</td>
</tr>
<tr>
<td>2.092</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>78</td>
<td>R9C22[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4153_s7/F</td>
</tr>
<tr>
<td>3.453</td>
<td>1.361</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C27[2][A]</td>
<td>u_debug_module/u_debug/n4249_s9/I3</td>
</tr>
<tr>
<td>3.995</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R7C27[2][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4249_s9/F</td>
</tr>
<tr>
<td>4.588</td>
<td>0.594</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C34[0][A]</td>
<td>u_debug_module/u_debug/n4249_s8/I2</td>
</tr>
<tr>
<td>5.035</td>
<td>0.446</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R7C34[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4249_s8/F</td>
</tr>
<tr>
<td>5.505</td>
<td>0.471</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C36[0][A]</td>
<td>u_debug_module/u_debug/n4254_s5/I2</td>
</tr>
<tr>
<td>6.048</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C36[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4254_s5/F</td>
</tr>
<tr>
<td>6.048</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C36[0][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf12_26_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C36[0][A]</td>
<td>u_debug_module/u_debug/progbuf12_26_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf12_26_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C36[0][A]</td>
<td>u_debug_module/u_debug/progbuf12_26_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.072, 39.201%; route: 2.966, 56.126%; tC2Q: 0.247, 4.673%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path389</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.771</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.048</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf12_27_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][A]</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C22[1][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
</tr>
<tr>
<td>1.550</td>
<td>0.541</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[0][A]</td>
<td>u_debug_module/u_debug/n4153_s7/I2</td>
</tr>
<tr>
<td>2.092</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>78</td>
<td>R9C22[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4153_s7/F</td>
</tr>
<tr>
<td>3.453</td>
<td>1.361</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C27[2][A]</td>
<td>u_debug_module/u_debug/n4249_s9/I3</td>
</tr>
<tr>
<td>3.995</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R7C27[2][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4249_s9/F</td>
</tr>
<tr>
<td>4.588</td>
<td>0.594</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C34[0][A]</td>
<td>u_debug_module/u_debug/n4249_s8/I2</td>
</tr>
<tr>
<td>5.035</td>
<td>0.446</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R7C34[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4249_s8/F</td>
</tr>
<tr>
<td>5.505</td>
<td>0.471</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C36[0][B]</td>
<td>u_debug_module/u_debug/n4253_s5/I2</td>
</tr>
<tr>
<td>6.048</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C36[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4253_s5/F</td>
</tr>
<tr>
<td>6.048</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C36[0][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf12_27_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C36[0][B]</td>
<td>u_debug_module/u_debug/progbuf12_27_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf12_27_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C36[0][B]</td>
<td>u_debug_module/u_debug/progbuf12_27_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.072, 39.201%; route: 2.966, 56.126%; tC2Q: 0.247, 4.673%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path390</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.771</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.048</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf12_28_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][A]</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C22[1][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
</tr>
<tr>
<td>1.550</td>
<td>0.541</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[0][A]</td>
<td>u_debug_module/u_debug/n4153_s7/I2</td>
</tr>
<tr>
<td>2.092</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>78</td>
<td>R9C22[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4153_s7/F</td>
</tr>
<tr>
<td>3.453</td>
<td>1.361</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C27[2][A]</td>
<td>u_debug_module/u_debug/n4249_s9/I3</td>
</tr>
<tr>
<td>3.995</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R7C27[2][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4249_s9/F</td>
</tr>
<tr>
<td>4.588</td>
<td>0.594</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C34[0][A]</td>
<td>u_debug_module/u_debug/n4249_s8/I2</td>
</tr>
<tr>
<td>5.035</td>
<td>0.446</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R7C34[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4249_s8/F</td>
</tr>
<tr>
<td>5.505</td>
<td>0.471</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C36[1][A]</td>
<td>u_debug_module/u_debug/n4252_s5/I2</td>
</tr>
<tr>
<td>6.048</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C36[1][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4252_s5/F</td>
</tr>
<tr>
<td>6.048</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C36[1][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf12_28_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C36[1][A]</td>
<td>u_debug_module/u_debug/progbuf12_28_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf12_28_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C36[1][A]</td>
<td>u_debug_module/u_debug/progbuf12_28_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.072, 39.201%; route: 2.966, 56.126%; tC2Q: 0.247, 4.673%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path391</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.771</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.048</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf12_29_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][A]</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C22[1][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
</tr>
<tr>
<td>1.550</td>
<td>0.541</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[0][A]</td>
<td>u_debug_module/u_debug/n4153_s7/I2</td>
</tr>
<tr>
<td>2.092</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>78</td>
<td>R9C22[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4153_s7/F</td>
</tr>
<tr>
<td>3.453</td>
<td>1.361</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C27[2][A]</td>
<td>u_debug_module/u_debug/n4249_s9/I3</td>
</tr>
<tr>
<td>3.995</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R7C27[2][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4249_s9/F</td>
</tr>
<tr>
<td>4.588</td>
<td>0.594</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C34[0][A]</td>
<td>u_debug_module/u_debug/n4249_s8/I2</td>
</tr>
<tr>
<td>5.035</td>
<td>0.446</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R7C34[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4249_s8/F</td>
</tr>
<tr>
<td>5.505</td>
<td>0.471</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C36[1][B]</td>
<td>u_debug_module/u_debug/n4251_s5/I2</td>
</tr>
<tr>
<td>6.048</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C36[1][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4251_s5/F</td>
</tr>
<tr>
<td>6.048</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C36[1][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf12_29_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C36[1][B]</td>
<td>u_debug_module/u_debug/progbuf12_29_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf12_29_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C36[1][B]</td>
<td>u_debug_module/u_debug/progbuf12_29_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.072, 39.201%; route: 2.966, 56.126%; tC2Q: 0.247, 4.673%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path392</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.771</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.048</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf12_31_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][A]</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C22[1][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
</tr>
<tr>
<td>1.550</td>
<td>0.541</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[0][A]</td>
<td>u_debug_module/u_debug/n4153_s7/I2</td>
</tr>
<tr>
<td>2.092</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>78</td>
<td>R9C22[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4153_s7/F</td>
</tr>
<tr>
<td>3.453</td>
<td>1.361</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C27[2][A]</td>
<td>u_debug_module/u_debug/n4249_s9/I3</td>
</tr>
<tr>
<td>3.995</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R7C27[2][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4249_s9/F</td>
</tr>
<tr>
<td>4.588</td>
<td>0.594</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C34[0][A]</td>
<td>u_debug_module/u_debug/n4249_s8/I2</td>
</tr>
<tr>
<td>5.035</td>
<td>0.446</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R7C34[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4249_s8/F</td>
</tr>
<tr>
<td>5.505</td>
<td>0.471</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C36[2][B]</td>
<td>u_debug_module/u_debug/n4249_s5/I2</td>
</tr>
<tr>
<td>6.048</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C36[2][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4249_s5/F</td>
</tr>
<tr>
<td>6.048</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C36[2][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf12_31_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C36[2][B]</td>
<td>u_debug_module/u_debug/progbuf12_31_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf12_31_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C36[2][B]</td>
<td>u_debug_module/u_debug/progbuf12_31_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.072, 39.201%; route: 2.966, 56.126%; tC2Q: 0.247, 4.673%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path393</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.776</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.042</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf12_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][A]</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C22[1][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
</tr>
<tr>
<td>1.550</td>
<td>0.541</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[0][A]</td>
<td>u_debug_module/u_debug/n4153_s7/I2</td>
</tr>
<tr>
<td>2.092</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>78</td>
<td>R9C22[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4153_s7/F</td>
</tr>
<tr>
<td>3.453</td>
<td>1.361</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C27[2][A]</td>
<td>u_debug_module/u_debug/n4249_s9/I3</td>
</tr>
<tr>
<td>3.995</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R7C27[2][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4249_s9/F</td>
</tr>
<tr>
<td>4.588</td>
<td>0.594</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C34[0][A]</td>
<td>u_debug_module/u_debug/n4249_s8/I2</td>
</tr>
<tr>
<td>5.035</td>
<td>0.446</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R7C34[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4249_s8/F</td>
</tr>
<tr>
<td>5.500</td>
<td>0.465</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C36[0][A]</td>
<td>u_debug_module/u_debug/n4266_s5/I2</td>
</tr>
<tr>
<td>6.042</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C36[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4266_s5/F</td>
</tr>
<tr>
<td>6.042</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C36[0][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf12_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C36[0][A]</td>
<td>u_debug_module/u_debug/progbuf12_14_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf12_14_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C36[0][A]</td>
<td>u_debug_module/u_debug/progbuf12_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.072, 39.241%; route: 2.961, 56.080%; tC2Q: 0.247, 4.678%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path394</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.776</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.042</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf12_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][A]</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C22[1][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
</tr>
<tr>
<td>1.550</td>
<td>0.541</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[0][A]</td>
<td>u_debug_module/u_debug/n4153_s7/I2</td>
</tr>
<tr>
<td>2.092</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>78</td>
<td>R9C22[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4153_s7/F</td>
</tr>
<tr>
<td>3.453</td>
<td>1.361</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C27[2][A]</td>
<td>u_debug_module/u_debug/n4249_s9/I3</td>
</tr>
<tr>
<td>3.995</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R7C27[2][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4249_s9/F</td>
</tr>
<tr>
<td>4.588</td>
<td>0.594</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C34[0][A]</td>
<td>u_debug_module/u_debug/n4249_s8/I2</td>
</tr>
<tr>
<td>5.035</td>
<td>0.446</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R7C34[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4249_s8/F</td>
</tr>
<tr>
<td>5.500</td>
<td>0.465</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C36[0][B]</td>
<td>u_debug_module/u_debug/n4265_s5/I2</td>
</tr>
<tr>
<td>6.042</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C36[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4265_s5/F</td>
</tr>
<tr>
<td>6.042</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C36[0][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf12_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C36[0][B]</td>
<td>u_debug_module/u_debug/progbuf12_15_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf12_15_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C36[0][B]</td>
<td>u_debug_module/u_debug/progbuf12_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.072, 39.241%; route: 2.961, 56.080%; tC2Q: 0.247, 4.678%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path395</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.782</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.037</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf12_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][A]</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C22[1][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
</tr>
<tr>
<td>1.550</td>
<td>0.541</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[0][A]</td>
<td>u_debug_module/u_debug/n4153_s7/I2</td>
</tr>
<tr>
<td>2.092</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>78</td>
<td>R9C22[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4153_s7/F</td>
</tr>
<tr>
<td>3.453</td>
<td>1.361</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C27[2][A]</td>
<td>u_debug_module/u_debug/n4249_s9/I3</td>
</tr>
<tr>
<td>3.995</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R7C27[2][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4249_s9/F</td>
</tr>
<tr>
<td>4.588</td>
<td>0.594</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C34[0][A]</td>
<td>u_debug_module/u_debug/n4249_s8/I2</td>
</tr>
<tr>
<td>5.035</td>
<td>0.446</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R7C34[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4249_s8/F</td>
</tr>
<tr>
<td>5.494</td>
<td>0.460</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C35[0][A]</td>
<td>u_debug_module/u_debug/n4262_s5/I2</td>
</tr>
<tr>
<td>6.037</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C35[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4262_s5/F</td>
</tr>
<tr>
<td>6.037</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C35[0][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf12_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C35[0][A]</td>
<td>u_debug_module/u_debug/progbuf12_18_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf12_18_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C35[0][A]</td>
<td>u_debug_module/u_debug/progbuf12_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.072, 39.282%; route: 2.955, 56.035%; tC2Q: 0.247, 4.683%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path396</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.782</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.036</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/progbuf12_30_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][A]</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C22[1][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
</tr>
<tr>
<td>1.550</td>
<td>0.541</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[0][A]</td>
<td>u_debug_module/u_debug/n4153_s7/I2</td>
</tr>
<tr>
<td>2.092</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>78</td>
<td>R9C22[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4153_s7/F</td>
</tr>
<tr>
<td>3.453</td>
<td>1.361</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C27[2][A]</td>
<td>u_debug_module/u_debug/n4249_s9/I3</td>
</tr>
<tr>
<td>3.995</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R7C27[2][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4249_s9/F</td>
</tr>
<tr>
<td>4.588</td>
<td>0.594</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C34[0][A]</td>
<td>u_debug_module/u_debug/n4249_s8/I2</td>
</tr>
<tr>
<td>5.035</td>
<td>0.446</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R7C34[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4249_s8/F</td>
</tr>
<tr>
<td>5.494</td>
<td>0.460</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C36[2][A]</td>
<td>u_debug_module/u_debug/n4250_s5/I2</td>
</tr>
<tr>
<td>6.036</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C36[2][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4250_s5/F</td>
</tr>
<tr>
<td>6.036</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C36[2][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/progbuf12_30_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.145</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C36[2][A]</td>
<td>u_debug_module/u_debug/progbuf12_30_s0/G</td>
</tr>
<tr>
<td>10.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/progbuf12_30_s0</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C36[2][A]</td>
<td>u_debug_module/u_debug/progbuf12_30_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.071, 39.274%; route: 2.955, 56.043%; tC2Q: 0.247, 4.684%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path397</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.786</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.680</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/data1_r_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][B]</td>
<td>u_debug_module/u_debug/req_addr_r_4_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C22[1][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_4_s0/Q</td>
</tr>
<tr>
<td>2.036</td>
<td>1.026</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C27[3][B]</td>
<td>u_debug_module/u_cdc_dm/n471_s11/I1</td>
</tr>
<tr>
<td>2.577</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R9C27[3][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n471_s11/F</td>
</tr>
<tr>
<td>3.321</td>
<td>0.744</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[0][A]</td>
<td>u_debug_module/u_cdc_dm/n471_s13/I3</td>
</tr>
<tr>
<td>3.863</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>R9C23[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n471_s13/F</td>
</tr>
<tr>
<td>4.586</td>
<td>0.723</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[0][B]</td>
<td>u_debug_module/u_debug/data1_0_s3/I2</td>
</tr>
<tr>
<td>4.862</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R13C24[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/data1_0_s3/F</td>
</tr>
<tr>
<td>6.234</td>
<td>1.372</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C23[1][B]</td>
<td>u_debug_module/u_debug/data1_12_s1/I2</td>
</tr>
<tr>
<td>6.680</td>
<td>0.446</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C23[1][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/data1_12_s1/F</td>
</tr>
<tr>
<td>6.680</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C23[1][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/data1_r_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>10.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>10.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C23[1][B]</td>
<td>u_debug_module/u_debug/data1_r_12_s0/CLK</td>
</tr>
<tr>
<td>10.466</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C23[1][B]</td>
<td>u_debug_module/u_debug/data1_r_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.805, 30.504%; route: 3.865, 65.322%; tC2Q: 0.247, 4.174%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path398</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.814</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.652</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/abcommand_r_29_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][A]</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C22[1][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
</tr>
<tr>
<td>2.124</td>
<td>1.115</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C28[3][B]</td>
<td>u_debug_module/u_debug/dmcontrol_r_30_s5/I1</td>
</tr>
<tr>
<td>2.667</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>R9C28[3][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/dmcontrol_r_30_s5/F</td>
</tr>
<tr>
<td>3.430</td>
<td>0.763</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C23[2][A]</td>
<td>u_debug_module/u_cdc_dm/n460_s24/I3</td>
</tr>
<tr>
<td>3.876</td>
<td>0.446</td>
<td>tINS</td>
<td>FF</td>
<td>29</td>
<td>R8C23[2][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n460_s24/F</td>
</tr>
<tr>
<td>5.181</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C34[3][A]</td>
<td>u_debug_module/u_debug/abcommand_0_s3/I2</td>
</tr>
<tr>
<td>5.723</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R12C34[3][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/abcommand_0_s3/F</td>
</tr>
<tr>
<td>6.206</td>
<td>0.483</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C37[1][A]</td>
<td>u_debug_module/u_debug/abcommand_29_s1/I2</td>
</tr>
<tr>
<td>6.652</td>
<td>0.446</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C37[1][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/abcommand_29_s1/F</td>
</tr>
<tr>
<td>6.652</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C37[1][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/abcommand_r_29_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>10.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>10.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C37[1][A]</td>
<td>u_debug_module/u_debug/abcommand_r_29_s0/CLK</td>
</tr>
<tr>
<td>10.466</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C37[1][A]</td>
<td>u_debug_module/u_debug/abcommand_r_29_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.977, 33.565%; route: 3.666, 62.241%; tC2Q: 0.247, 4.194%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path399</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.814</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.652</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/abcommand_r_30_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][A]</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C22[1][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
</tr>
<tr>
<td>2.124</td>
<td>1.115</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C28[3][B]</td>
<td>u_debug_module/u_debug/dmcontrol_r_30_s5/I1</td>
</tr>
<tr>
<td>2.667</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>R9C28[3][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/dmcontrol_r_30_s5/F</td>
</tr>
<tr>
<td>3.430</td>
<td>0.763</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C23[2][A]</td>
<td>u_debug_module/u_cdc_dm/n460_s24/I3</td>
</tr>
<tr>
<td>3.876</td>
<td>0.446</td>
<td>tINS</td>
<td>FF</td>
<td>29</td>
<td>R8C23[2][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n460_s24/F</td>
</tr>
<tr>
<td>5.181</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C34[3][A]</td>
<td>u_debug_module/u_debug/abcommand_0_s3/I2</td>
</tr>
<tr>
<td>5.723</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R12C34[3][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/abcommand_0_s3/F</td>
</tr>
<tr>
<td>6.206</td>
<td>0.483</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C37[0][B]</td>
<td>u_debug_module/u_debug/abcommand_30_s1/I2</td>
</tr>
<tr>
<td>6.652</td>
<td>0.446</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C37[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/abcommand_30_s1/F</td>
</tr>
<tr>
<td>6.652</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C37[0][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/abcommand_r_30_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>10.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>10.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C37[0][B]</td>
<td>u_debug_module/u_debug/abcommand_r_30_s0/CLK</td>
</tr>
<tr>
<td>10.466</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C37[0][B]</td>
<td>u_debug_module/u_debug/abcommand_r_30_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.977, 33.565%; route: 3.666, 62.241%; tC2Q: 0.247, 4.194%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path400</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.814</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.652</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/abcommand_r_31_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][A]</td>
<td>u_debug_module/u_debug/req_addr_r_5_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C22[1][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/req_addr_r_5_s0/Q</td>
</tr>
<tr>
<td>2.124</td>
<td>1.115</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C28[3][B]</td>
<td>u_debug_module/u_debug/dmcontrol_r_30_s5/I1</td>
</tr>
<tr>
<td>2.667</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>R9C28[3][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/dmcontrol_r_30_s5/F</td>
</tr>
<tr>
<td>3.430</td>
<td>0.763</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C23[2][A]</td>
<td>u_debug_module/u_cdc_dm/n460_s24/I3</td>
</tr>
<tr>
<td>3.876</td>
<td>0.446</td>
<td>tINS</td>
<td>FF</td>
<td>29</td>
<td>R8C23[2][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/n460_s24/F</td>
</tr>
<tr>
<td>5.181</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C34[3][A]</td>
<td>u_debug_module/u_debug/abcommand_0_s3/I2</td>
</tr>
<tr>
<td>5.723</td>
<td>0.542</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R12C34[3][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/abcommand_0_s3/F</td>
</tr>
<tr>
<td>6.206</td>
<td>0.483</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C37[0][A]</td>
<td>u_debug_module/u_debug/abcommand_31_s1/I2</td>
</tr>
<tr>
<td>6.652</td>
<td>0.446</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C37[0][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/abcommand_31_s1/F</td>
</tr>
<tr>
<td>6.652</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C37[0][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/abcommand_r_31_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>10.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>10.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C37[0][A]</td>
<td>u_debug_module/u_debug/abcommand_r_31_s0/CLK</td>
</tr>
<tr>
<td>10.466</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C37[0][A]</td>
<td>u_debug_module/u_debug/abcommand_r_31_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.977, 33.565%; route: 3.666, 62.241%; tC2Q: 0.247, 4.194%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.203</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.589</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.792</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/allhalted_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/state_ctrl_2_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.314</td>
<td>0.314</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C28[2][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/allhalted_s4/I0</td>
</tr>
<tr>
<td>10.589</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C28[2][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/allhalted_s4/F</td>
</tr>
<tr>
<td>10.589</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C28[2][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/state_ctrl_2_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>10.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>10.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C28[2][A]</td>
<td>u_debug_module/u_debug/state_ctrl_2_s3/CLK</td>
</tr>
<tr>
<td>10.792</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/state_ctrl_2_s3</td>
</tr>
<tr>
<td>10.792</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C28[2][A]</td>
<td>u_debug_module/u_debug/state_ctrl_2_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.762</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 46.769%; route: 0.000, 0.000%; tC2Q: 0.314, 53.231%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.203</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.589</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.792</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/sbdata_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/sbdata_r_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.314</td>
<td>0.314</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C21[1][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/sbdata_1_s1/I3</td>
</tr>
<tr>
<td>10.589</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C21[1][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/sbdata_1_s1/F</td>
</tr>
<tr>
<td>10.589</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C21[1][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/sbdata_r_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>10.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>10.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C21[1][B]</td>
<td>u_debug_module/u_debug/sbdata_r_1_s0/CLK</td>
</tr>
<tr>
<td>10.792</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/sbdata_r_1_s0</td>
</tr>
<tr>
<td>10.792</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C21[1][B]</td>
<td>u_debug_module/u_debug/sbdata_r_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.762</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 46.769%; route: 0.000, 0.000%; tC2Q: 0.314, 53.231%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.203</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.589</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.792</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/sbdata_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/sbdata_r_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.314</td>
<td>0.314</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[0][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/sbdata_2_s1/I3</td>
</tr>
<tr>
<td>10.589</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C29[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/sbdata_2_s1/F</td>
</tr>
<tr>
<td>10.589</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[0][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/sbdata_r_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>10.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>10.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[0][B]</td>
<td>u_debug_module/u_debug/sbdata_r_2_s0/CLK</td>
</tr>
<tr>
<td>10.792</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/sbdata_r_2_s0</td>
</tr>
<tr>
<td>10.792</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C29[0][B]</td>
<td>u_debug_module/u_debug/sbdata_r_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.762</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 46.769%; route: 0.000, 0.000%; tC2Q: 0.314, 53.231%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.203</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.589</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.792</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/sbdata_6_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/sbdata_r_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.314</td>
<td>0.314</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C25[2][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/sbdata_6_s1/I3</td>
</tr>
<tr>
<td>10.589</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C25[2][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/sbdata_6_s1/F</td>
</tr>
<tr>
<td>10.589</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C25[2][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/sbdata_r_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>10.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>10.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C25[2][A]</td>
<td>u_debug_module/u_debug/sbdata_r_6_s0/CLK</td>
</tr>
<tr>
<td>10.792</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/sbdata_r_6_s0</td>
</tr>
<tr>
<td>10.792</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C25[2][A]</td>
<td>u_debug_module/u_debug/sbdata_r_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.762</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 46.769%; route: 0.000, 0.000%; tC2Q: 0.314, 53.231%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.203</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.589</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.792</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/sbdata_9_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/sbdata_r_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.314</td>
<td>0.314</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C24[2][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/sbdata_9_s1/I3</td>
</tr>
<tr>
<td>10.589</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C24[2][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/sbdata_9_s1/F</td>
</tr>
<tr>
<td>10.589</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C24[2][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/sbdata_r_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>10.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>10.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C24[2][A]</td>
<td>u_debug_module/u_debug/sbdata_r_9_s0/CLK</td>
</tr>
<tr>
<td>10.792</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/sbdata_r_9_s0</td>
</tr>
<tr>
<td>10.792</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C24[2][A]</td>
<td>u_debug_module/u_debug/sbdata_r_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.762</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 46.769%; route: 0.000, 0.000%; tC2Q: 0.314, 53.231%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.203</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.589</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.792</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/sbdata_11_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/sbdata_r_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.314</td>
<td>0.314</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C29[0][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/sbdata_11_s1/I3</td>
</tr>
<tr>
<td>10.589</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/sbdata_11_s1/F</td>
</tr>
<tr>
<td>10.589</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C29[0][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/sbdata_r_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>10.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>10.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C29[0][B]</td>
<td>u_debug_module/u_debug/sbdata_r_11_s0/CLK</td>
</tr>
<tr>
<td>10.792</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/sbdata_r_11_s0</td>
</tr>
<tr>
<td>10.792</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C29[0][B]</td>
<td>u_debug_module/u_debug/sbdata_r_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.762</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 46.769%; route: 0.000, 0.000%; tC2Q: 0.314, 53.231%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.203</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.589</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.792</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/sbdata_12_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/sbdata_r_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.314</td>
<td>0.314</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C29[0][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/sbdata_12_s1/I3</td>
</tr>
<tr>
<td>10.589</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C29[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/sbdata_12_s1/F</td>
</tr>
<tr>
<td>10.589</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C29[0][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/sbdata_r_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>10.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>10.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C29[0][B]</td>
<td>u_debug_module/u_debug/sbdata_r_12_s0/CLK</td>
</tr>
<tr>
<td>10.792</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/sbdata_r_12_s0</td>
</tr>
<tr>
<td>10.792</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C29[0][B]</td>
<td>u_debug_module/u_debug/sbdata_r_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.762</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 46.769%; route: 0.000, 0.000%; tC2Q: 0.314, 53.231%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.203</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.589</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.792</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/sbdata_28_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/sbdata_r_28_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.314</td>
<td>0.314</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C24[2][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/sbdata_28_s1/I3</td>
</tr>
<tr>
<td>10.589</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C24[2][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/sbdata_28_s1/F</td>
</tr>
<tr>
<td>10.589</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C24[2][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/sbdata_r_28_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>10.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>10.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C24[2][B]</td>
<td>u_debug_module/u_debug/sbdata_r_28_s0/CLK</td>
</tr>
<tr>
<td>10.792</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/sbdata_r_28_s0</td>
</tr>
<tr>
<td>10.792</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C24[2][B]</td>
<td>u_debug_module/u_debug/sbdata_r_28_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.762</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 46.769%; route: 0.000, 0.000%; tC2Q: 0.314, 53.231%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.203</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.589</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.792</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/data1_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/data1_r_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.314</td>
<td>0.314</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C33[2][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/data1_0_s1/I3</td>
</tr>
<tr>
<td>10.589</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C33[2][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/data1_0_s1/F</td>
</tr>
<tr>
<td>10.589</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C33[2][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/data1_r_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>10.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>10.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C33[2][B]</td>
<td>u_debug_module/u_debug/data1_r_0_s0/CLK</td>
</tr>
<tr>
<td>10.792</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/data1_r_0_s0</td>
</tr>
<tr>
<td>10.792</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C33[2][B]</td>
<td>u_debug_module/u_debug/data1_r_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.762</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 46.769%; route: 0.000, 0.000%; tC2Q: 0.314, 53.231%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.203</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.589</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.792</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/data1_5_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/data1_r_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.314</td>
<td>0.314</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C36[2][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/data1_5_s1/I3</td>
</tr>
<tr>
<td>10.589</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C36[2][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/data1_5_s1/F</td>
</tr>
<tr>
<td>10.589</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C36[2][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/data1_r_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>10.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>10.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C36[2][A]</td>
<td>u_debug_module/u_debug/data1_r_5_s0/CLK</td>
</tr>
<tr>
<td>10.792</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/data1_r_5_s0</td>
</tr>
<tr>
<td>10.792</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C36[2][A]</td>
<td>u_debug_module/u_debug/data1_r_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.762</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 46.769%; route: 0.000, 0.000%; tC2Q: 0.314, 53.231%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.203</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.589</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.792</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/data1_11_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/data1_r_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.314</td>
<td>0.314</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C39[2][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/data1_11_s1/I3</td>
</tr>
<tr>
<td>10.589</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C39[2][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/data1_11_s1/F</td>
</tr>
<tr>
<td>10.589</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C39[2][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/data1_r_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>10.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>10.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C39[2][A]</td>
<td>u_debug_module/u_debug/data1_r_11_s0/CLK</td>
</tr>
<tr>
<td>10.792</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/data1_r_11_s0</td>
</tr>
<tr>
<td>10.792</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C39[2][A]</td>
<td>u_debug_module/u_debug/data1_r_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.762</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 46.769%; route: 0.000, 0.000%; tC2Q: 0.314, 53.231%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.203</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.589</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.792</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/data1_28_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/data1_r_28_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.314</td>
<td>0.314</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C42[1][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/data1_28_s1/I3</td>
</tr>
<tr>
<td>10.589</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C42[1][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/data1_28_s1/F</td>
</tr>
<tr>
<td>10.589</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C42[1][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/data1_r_28_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>10.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>10.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C42[1][B]</td>
<td>u_debug_module/u_debug/data1_r_28_s0/CLK</td>
</tr>
<tr>
<td>10.792</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/data1_r_28_s0</td>
</tr>
<tr>
<td>10.792</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C42[1][B]</td>
<td>u_debug_module/u_debug/data1_r_28_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.762</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 46.769%; route: 0.000, 0.000%; tC2Q: 0.314, 53.231%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.203</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.589</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.792</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/data0_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/data0_r_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.314</td>
<td>0.314</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C35[1][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/data0_4_s1/I3</td>
</tr>
<tr>
<td>10.589</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C35[1][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/data0_4_s1/F</td>
</tr>
<tr>
<td>10.589</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C35[1][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/data0_r_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>10.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>10.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C35[1][B]</td>
<td>u_debug_module/u_debug/data0_r_4_s0/CLK</td>
</tr>
<tr>
<td>10.792</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/data0_r_4_s0</td>
</tr>
<tr>
<td>10.792</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C35[1][B]</td>
<td>u_debug_module/u_debug/data0_r_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.762</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 46.769%; route: 0.000, 0.000%; tC2Q: 0.314, 53.231%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.203</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.589</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.792</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/data0_7_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/data0_r_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.314</td>
<td>0.314</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C31[1][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/data0_7_s1/I3</td>
</tr>
<tr>
<td>10.589</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C31[1][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/data0_7_s1/F</td>
</tr>
<tr>
<td>10.589</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C31[1][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/data0_r_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>10.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>10.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C31[1][B]</td>
<td>u_debug_module/u_debug/data0_r_7_s0/CLK</td>
</tr>
<tr>
<td>10.792</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/data0_r_7_s0</td>
</tr>
<tr>
<td>10.792</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C31[1][B]</td>
<td>u_debug_module/u_debug/data0_r_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.762</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 46.769%; route: 0.000, 0.000%; tC2Q: 0.314, 53.231%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.203</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.589</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.792</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_cdc_dm/cdc_ck2_state_next_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_cdc_dm/cdc_ck2_state_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.314</td>
<td>0.314</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C20[2][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_cdc_dm/cdc_ck2_state_next_0_s1/I1</td>
</tr>
<tr>
<td>10.589</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C20[2][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_cdc_dm/cdc_ck2_state_next_0_s1/F</td>
</tr>
<tr>
<td>10.589</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C20[2][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_cdc_dm/cdc_ck2_state_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>10.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>10.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C20[2][A]</td>
<td>u_debug_module/u_cdc_dm/cdc_ck2_state_0_s0/CLK</td>
</tr>
<tr>
<td>10.792</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_cdc_dm/cdc_ck2_state_0_s0</td>
</tr>
<tr>
<td>10.792</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C20[2][A]</td>
<td>u_debug_module/u_cdc_dm/cdc_ck2_state_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.762</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 46.769%; route: 0.000, 0.000%; tC2Q: 0.314, 53.231%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.198</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.595</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.792</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_strace/n526_s6</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_strace/trace_magic_r_20_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.319</td>
<td>0.319</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C9[2][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_strace/n526_s6/I0</td>
</tr>
<tr>
<td>10.595</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C9[2][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_strace/n526_s6/F</td>
</tr>
<tr>
<td>10.595</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C9[2][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_strace/trace_magic_r_20_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>10.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>10.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C9[2][B]</td>
<td>u_debug_module/u_strace/trace_magic_r_20_s1/CLK</td>
</tr>
<tr>
<td>10.792</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_strace/trace_magic_r_20_s1</td>
</tr>
<tr>
<td>10.792</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C9[2][B]</td>
<td>u_debug_module/u_strace/trace_magic_r_20_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.762</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 46.359%; route: 0.000, 0.000%; tC2Q: 0.319, 53.641%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.198</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.595</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.792</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_strace/n522_s6</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_strace/trace_magic_r_24_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.319</td>
<td>0.319</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C8[2][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_strace/n522_s6/I0</td>
</tr>
<tr>
<td>10.595</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C8[2][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_strace/n522_s6/F</td>
</tr>
<tr>
<td>10.595</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C8[2][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_strace/trace_magic_r_24_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>10.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>10.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C8[2][B]</td>
<td>u_debug_module/u_strace/trace_magic_r_24_s1/CLK</td>
</tr>
<tr>
<td>10.792</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_strace/trace_magic_r_24_s1</td>
</tr>
<tr>
<td>10.792</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C8[2][B]</td>
<td>u_debug_module/u_strace/trace_magic_r_24_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.762</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 46.359%; route: 0.000, 0.000%; tC2Q: 0.319, 53.641%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.198</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.595</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.792</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/n4431_s6</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/sbaddress_r_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.319</td>
<td>0.319</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C29[2][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/n4431_s6/I0</td>
</tr>
<tr>
<td>10.595</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C29[2][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/n4431_s6/F</td>
</tr>
<tr>
<td>10.595</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C29[2][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/sbaddress_r_9_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>10.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>10.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C29[2][B]</td>
<td>u_debug_module/u_debug/sbaddress_r_9_s1/CLK</td>
</tr>
<tr>
<td>10.792</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/sbaddress_r_9_s1</td>
</tr>
<tr>
<td>10.792</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C29[2][B]</td>
<td>u_debug_module/u_debug/sbaddress_r_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.762</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 46.359%; route: 0.000, 0.000%; tC2Q: 0.319, 53.641%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.198</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.595</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.792</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/abcommand_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/abcommand_r_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.319</td>
<td>0.319</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C34[1][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/abcommand_2_s1/I3</td>
</tr>
<tr>
<td>10.595</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C34[1][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/abcommand_2_s1/F</td>
</tr>
<tr>
<td>10.595</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C34[1][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/abcommand_r_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>10.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>10.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C34[1][B]</td>
<td>u_debug_module/u_debug/abcommand_r_2_s0/CLK</td>
</tr>
<tr>
<td>10.792</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/abcommand_r_2_s0</td>
</tr>
<tr>
<td>10.792</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C34[1][B]</td>
<td>u_debug_module/u_debug/abcommand_r_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.762</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 46.359%; route: 0.000, 0.000%; tC2Q: 0.319, 53.641%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.198</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.595</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.792</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/abcommand_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/abcommand_r_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.319</td>
<td>0.319</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C34[0][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/abcommand_4_s1/I3</td>
</tr>
<tr>
<td>10.595</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C34[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/abcommand_4_s1/F</td>
</tr>
<tr>
<td>10.595</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C34[0][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/abcommand_r_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>10.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>10.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C34[0][B]</td>
<td>u_debug_module/u_debug/abcommand_r_4_s0/CLK</td>
</tr>
<tr>
<td>10.792</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/abcommand_r_4_s0</td>
</tr>
<tr>
<td>10.792</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C34[0][B]</td>
<td>u_debug_module/u_debug/abcommand_r_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.762</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 46.359%; route: 0.000, 0.000%; tC2Q: 0.319, 53.641%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.198</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.595</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.792</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/abcommand_14_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/abcommand_r_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.319</td>
<td>0.319</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C35[1][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/abcommand_14_s1/I3</td>
</tr>
<tr>
<td>10.595</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C35[1][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/abcommand_14_s1/F</td>
</tr>
<tr>
<td>10.595</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C35[1][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/abcommand_r_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>10.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>10.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C35[1][B]</td>
<td>u_debug_module/u_debug/abcommand_r_14_s0/CLK</td>
</tr>
<tr>
<td>10.792</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/abcommand_r_14_s0</td>
</tr>
<tr>
<td>10.792</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C35[1][B]</td>
<td>u_debug_module/u_debug/abcommand_r_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.762</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 46.359%; route: 0.000, 0.000%; tC2Q: 0.319, 53.641%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.198</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.595</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.792</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/abcommand_16_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/abcommand_r_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.319</td>
<td>0.319</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C35[0][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/abcommand_16_s1/I3</td>
</tr>
<tr>
<td>10.595</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C35[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/abcommand_16_s1/F</td>
</tr>
<tr>
<td>10.595</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C35[0][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/abcommand_r_16_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>10.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>10.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C35[0][B]</td>
<td>u_debug_module/u_debug/abcommand_r_16_s0/CLK</td>
</tr>
<tr>
<td>10.792</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/abcommand_r_16_s0</td>
</tr>
<tr>
<td>10.792</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C35[0][B]</td>
<td>u_debug_module/u_debug/abcommand_r_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.762</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 46.359%; route: 0.000, 0.000%; tC2Q: 0.319, 53.641%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.198</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.595</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.792</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/abcommand_19_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/abcommand_r_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.319</td>
<td>0.319</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C36[1][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/abcommand_19_s1/I3</td>
</tr>
<tr>
<td>10.595</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C36[1][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/abcommand_19_s1/F</td>
</tr>
<tr>
<td>10.595</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C36[1][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/abcommand_r_19_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>10.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>10.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C36[1][B]</td>
<td>u_debug_module/u_debug/abcommand_r_19_s0/CLK</td>
</tr>
<tr>
<td>10.792</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/abcommand_r_19_s0</td>
</tr>
<tr>
<td>10.792</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C36[1][B]</td>
<td>u_debug_module/u_debug/abcommand_r_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.762</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 46.359%; route: 0.000, 0.000%; tC2Q: 0.319, 53.641%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.198</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.595</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.792</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/abcommand_21_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/abcommand_r_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.319</td>
<td>0.319</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C36[0][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/abcommand_21_s1/I3</td>
</tr>
<tr>
<td>10.595</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C36[0][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/abcommand_21_s1/F</td>
</tr>
<tr>
<td>10.595</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C36[0][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/abcommand_r_21_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>10.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>10.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C36[0][B]</td>
<td>u_debug_module/u_debug/abcommand_r_21_s0/CLK</td>
</tr>
<tr>
<td>10.792</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/abcommand_r_21_s0</td>
</tr>
<tr>
<td>10.792</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C36[0][B]</td>
<td>u_debug_module/u_debug/abcommand_r_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.762</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 46.359%; route: 0.000, 0.000%; tC2Q: 0.319, 53.641%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.198</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.595</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.792</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_debug/sbdata_26_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_debug/sbdata_r_26_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.319</td>
<td>0.319</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C23[2][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/sbdata_26_s1/I3</td>
</tr>
<tr>
<td>10.595</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C23[2][B]</td>
<td style=" background: #97FFFF;">u_debug_module/u_debug/sbdata_26_s1/F</td>
</tr>
<tr>
<td>10.595</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C23[2][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_debug/sbdata_r_26_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>10.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>10.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C23[2][B]</td>
<td>u_debug_module/u_debug/sbdata_r_26_s0/CLK</td>
</tr>
<tr>
<td>10.792</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_debug/sbdata_r_26_s0</td>
</tr>
<tr>
<td>10.792</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C23[2][B]</td>
<td>u_debug_module/u_debug/sbdata_r_26_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.762</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 46.359%; route: 0.000, 0.000%; tC2Q: 0.319, 53.641%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.517</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.183</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.700</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_strace/strace_ram/fifo_full_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>0.363</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C17[3][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/I0</td>
</tr>
<tr>
<td>0.639</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1177</td>
<td>R22C17[3][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/F</td>
</tr>
<tr>
<td>2.183</td>
<td>1.544</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C16[0][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_strace/strace_ram/fifo_full_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>10.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>10.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C16[0][A]</td>
<td>u_debug_module/u_strace/strace_ram/fifo_full_s3/CLK</td>
</tr>
<tr>
<td>10.732</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_strace/strace_ram/fifo_full_s3</td>
</tr>
<tr>
<td>10.700</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C16[0][A]</td>
<td>u_debug_module/u_strace/strace_ram/fifo_full_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.762</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 12.626%; route: 1.544, 70.741%; tC2Q: 0.363, 16.633%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.517</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.183</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.700</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_strace/strace_ram/fifo_empty_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>0.363</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C17[3][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/I0</td>
</tr>
<tr>
<td>0.639</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1177</td>
<td>R22C17[3][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/F</td>
</tr>
<tr>
<td>2.183</td>
<td>1.544</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C18[1][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_strace/strace_ram/fifo_empty_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>10.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>10.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C18[1][A]</td>
<td>u_debug_module/u_strace/strace_ram/fifo_empty_s1/CLK</td>
</tr>
<tr>
<td>10.732</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_strace/strace_ram/fifo_empty_s1</td>
</tr>
<tr>
<td>10.700</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C18[1][A]</td>
<td>u_debug_module/u_strace/strace_ram/fifo_empty_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.762</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 12.626%; route: 1.544, 70.741%; tC2Q: 0.363, 16.633%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.517</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.183</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.700</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_strace/strace_ram/index_o_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>0.363</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C17[3][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/I0</td>
</tr>
<tr>
<td>0.639</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1177</td>
<td>R22C17[3][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/F</td>
</tr>
<tr>
<td>2.183</td>
<td>1.544</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C17[2][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_strace/strace_ram/index_o_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>10.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>10.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C17[2][B]</td>
<td>u_debug_module/u_strace/strace_ram/index_o_0_s0/CLK</td>
</tr>
<tr>
<td>10.732</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_strace/strace_ram/index_o_0_s0</td>
</tr>
<tr>
<td>10.700</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C17[2][B]</td>
<td>u_debug_module/u_strace/strace_ram/index_o_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.762</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 12.626%; route: 1.544, 70.741%; tC2Q: 0.363, 16.633%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.517</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.183</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.700</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_strace/strace_ram/index_o_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>0.363</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C17[3][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/I0</td>
</tr>
<tr>
<td>0.639</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1177</td>
<td>R22C17[3][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/F</td>
</tr>
<tr>
<td>2.183</td>
<td>1.544</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C17[2][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_strace/strace_ram/index_o_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>10.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>10.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C17[2][A]</td>
<td>u_debug_module/u_strace/strace_ram/index_o_1_s0/CLK</td>
</tr>
<tr>
<td>10.732</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_strace/strace_ram/index_o_1_s0</td>
</tr>
<tr>
<td>10.700</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C17[2][A]</td>
<td>u_debug_module/u_strace/strace_ram/index_o_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.762</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 12.626%; route: 1.544, 70.741%; tC2Q: 0.363, 16.633%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.517</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.183</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.700</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_strace/strace_ram/index_o_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>0.363</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C17[3][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/I0</td>
</tr>
<tr>
<td>0.639</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1177</td>
<td>R22C17[3][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/F</td>
</tr>
<tr>
<td>2.183</td>
<td>1.544</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C17[1][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_strace/strace_ram/index_o_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>10.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>10.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C17[1][B]</td>
<td>u_debug_module/u_strace/strace_ram/index_o_2_s0/CLK</td>
</tr>
<tr>
<td>10.732</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_strace/strace_ram/index_o_2_s0</td>
</tr>
<tr>
<td>10.700</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C17[1][B]</td>
<td>u_debug_module/u_strace/strace_ram/index_o_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.762</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 12.626%; route: 1.544, 70.741%; tC2Q: 0.363, 16.633%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.517</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.183</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.700</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_strace/strace_ram/index_o_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>0.363</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C17[3][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/I0</td>
</tr>
<tr>
<td>0.639</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1177</td>
<td>R22C17[3][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/F</td>
</tr>
<tr>
<td>2.183</td>
<td>1.544</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C17[1][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_strace/strace_ram/index_o_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>10.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>10.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C17[1][A]</td>
<td>u_debug_module/u_strace/strace_ram/index_o_3_s0/CLK</td>
</tr>
<tr>
<td>10.732</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_strace/strace_ram/index_o_3_s0</td>
</tr>
<tr>
<td>10.700</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C17[1][A]</td>
<td>u_debug_module/u_strace/strace_ram/index_o_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.762</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 12.626%; route: 1.544, 70.741%; tC2Q: 0.363, 16.633%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.517</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.183</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.700</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_strace/strace_ram/index_o_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>0.363</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C17[3][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/I0</td>
</tr>
<tr>
<td>0.639</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1177</td>
<td>R22C17[3][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/F</td>
</tr>
<tr>
<td>2.183</td>
<td>1.544</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C17[0][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_strace/strace_ram/index_o_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>10.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>10.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C17[0][B]</td>
<td>u_debug_module/u_strace/strace_ram/index_o_4_s0/CLK</td>
</tr>
<tr>
<td>10.732</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_strace/strace_ram/index_o_4_s0</td>
</tr>
<tr>
<td>10.700</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C17[0][B]</td>
<td>u_debug_module/u_strace/strace_ram/index_o_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.762</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 12.626%; route: 1.544, 70.741%; tC2Q: 0.363, 16.633%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.517</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.183</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.700</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_strace/strace_ram/index_o_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>0.363</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C17[3][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/I0</td>
</tr>
<tr>
<td>0.639</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1177</td>
<td>R22C17[3][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/F</td>
</tr>
<tr>
<td>2.183</td>
<td>1.544</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C17[0][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_strace/strace_ram/index_o_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>10.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>10.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C17[0][A]</td>
<td>u_debug_module/u_strace/strace_ram/index_o_5_s0/CLK</td>
</tr>
<tr>
<td>10.732</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_strace/strace_ram/index_o_5_s0</td>
</tr>
<tr>
<td>10.700</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C17[0][A]</td>
<td>u_debug_module/u_strace/strace_ram/index_o_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.762</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 12.626%; route: 1.544, 70.741%; tC2Q: 0.363, 16.633%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.517</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.183</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.700</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_strace/strace_ram/index_o_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>0.363</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C17[3][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/I0</td>
</tr>
<tr>
<td>0.639</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1177</td>
<td>R22C17[3][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/F</td>
</tr>
<tr>
<td>2.183</td>
<td>1.544</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C16[1][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_strace/strace_ram/index_o_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>10.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>10.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C16[1][B]</td>
<td>u_debug_module/u_strace/strace_ram/index_o_6_s0/CLK</td>
</tr>
<tr>
<td>10.732</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_strace/strace_ram/index_o_6_s0</td>
</tr>
<tr>
<td>10.700</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C16[1][B]</td>
<td>u_debug_module/u_strace/strace_ram/index_o_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.762</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 12.626%; route: 1.544, 70.741%; tC2Q: 0.363, 16.633%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.517</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.183</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.700</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_strace/strace_ram/index_o_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>0.363</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C17[3][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/I0</td>
</tr>
<tr>
<td>0.639</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1177</td>
<td>R22C17[3][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/F</td>
</tr>
<tr>
<td>2.183</td>
<td>1.544</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C16[1][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_strace/strace_ram/index_o_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>10.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>10.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C16[1][A]</td>
<td>u_debug_module/u_strace/strace_ram/index_o_7_s0/CLK</td>
</tr>
<tr>
<td>10.732</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_strace/strace_ram/index_o_7_s0</td>
</tr>
<tr>
<td>10.700</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C16[1][A]</td>
<td>u_debug_module/u_strace/strace_ram/index_o_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.762</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 12.626%; route: 1.544, 70.741%; tC2Q: 0.363, 16.633%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.517</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.183</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.700</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_strace/strace_ram/index_o_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>0.363</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C17[3][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/I0</td>
</tr>
<tr>
<td>0.639</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1177</td>
<td>R22C17[3][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/F</td>
</tr>
<tr>
<td>2.183</td>
<td>1.544</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C16[0][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_strace/strace_ram/index_o_8_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>10.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>10.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C16[0][B]</td>
<td>u_debug_module/u_strace/strace_ram/index_o_8_s0/CLK</td>
</tr>
<tr>
<td>10.732</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_strace/strace_ram/index_o_8_s0</td>
</tr>
<tr>
<td>10.700</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C16[0][B]</td>
<td>u_debug_module/u_strace/strace_ram/index_o_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.762</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 12.626%; route: 1.544, 70.741%; tC2Q: 0.363, 16.633%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.517</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.183</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.700</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_strace/strace_ram/index_o_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>0.363</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C17[3][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/I0</td>
</tr>
<tr>
<td>0.639</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1177</td>
<td>R22C17[3][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/F</td>
</tr>
<tr>
<td>2.183</td>
<td>1.544</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C16[0][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_strace/strace_ram/index_o_9_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>10.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>10.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C16[0][A]</td>
<td>u_debug_module/u_strace/strace_ram/index_o_9_s0/CLK</td>
</tr>
<tr>
<td>10.732</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_strace/strace_ram/index_o_9_s0</td>
</tr>
<tr>
<td>10.700</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C16[0][A]</td>
<td>u_debug_module/u_strace/strace_ram/index_o_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.762</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 12.626%; route: 1.544, 70.741%; tC2Q: 0.363, 16.633%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.517</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.183</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.700</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_strace/strace_ram/index_o_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>0.363</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C17[3][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/I0</td>
</tr>
<tr>
<td>0.639</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1177</td>
<td>R22C17[3][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/F</td>
</tr>
<tr>
<td>2.183</td>
<td>1.544</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C17[2][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_strace/strace_ram/index_o_10_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>10.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>10.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C17[2][B]</td>
<td>u_debug_module/u_strace/strace_ram/index_o_10_s0/CLK</td>
</tr>
<tr>
<td>10.732</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_strace/strace_ram/index_o_10_s0</td>
</tr>
<tr>
<td>10.700</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C17[2][B]</td>
<td>u_debug_module/u_strace/strace_ram/index_o_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.762</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 12.626%; route: 1.544, 70.741%; tC2Q: 0.363, 16.633%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.517</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.183</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.700</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_strace/strace_ram/index_o_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>0.363</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C17[3][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/I0</td>
</tr>
<tr>
<td>0.639</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1177</td>
<td>R22C17[3][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/F</td>
</tr>
<tr>
<td>2.183</td>
<td>1.544</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C17[2][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_strace/strace_ram/index_o_11_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>10.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>10.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C17[2][A]</td>
<td>u_debug_module/u_strace/strace_ram/index_o_11_s0/CLK</td>
</tr>
<tr>
<td>10.732</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_strace/strace_ram/index_o_11_s0</td>
</tr>
<tr>
<td>10.700</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C17[2][A]</td>
<td>u_debug_module/u_strace/strace_ram/index_o_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.762</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 12.626%; route: 1.544, 70.741%; tC2Q: 0.363, 16.633%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.517</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.183</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.700</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_strace/strace_ram/index_o_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>0.363</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C17[3][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/I0</td>
</tr>
<tr>
<td>0.639</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1177</td>
<td>R22C17[3][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/F</td>
</tr>
<tr>
<td>2.183</td>
<td>1.544</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C17[1][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_strace/strace_ram/index_o_12_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>10.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>10.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C17[1][B]</td>
<td>u_debug_module/u_strace/strace_ram/index_o_12_s0/CLK</td>
</tr>
<tr>
<td>10.732</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_strace/strace_ram/index_o_12_s0</td>
</tr>
<tr>
<td>10.700</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C17[1][B]</td>
<td>u_debug_module/u_strace/strace_ram/index_o_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.762</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 12.626%; route: 1.544, 70.741%; tC2Q: 0.363, 16.633%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.517</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.183</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.700</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_strace/strace_ram/index_o_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>0.363</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C17[3][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/I0</td>
</tr>
<tr>
<td>0.639</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1177</td>
<td>R22C17[3][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/F</td>
</tr>
<tr>
<td>2.183</td>
<td>1.544</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C17[1][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_strace/strace_ram/index_o_13_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>10.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>10.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C17[1][A]</td>
<td>u_debug_module/u_strace/strace_ram/index_o_13_s0/CLK</td>
</tr>
<tr>
<td>10.732</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_strace/strace_ram/index_o_13_s0</td>
</tr>
<tr>
<td>10.700</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C17[1][A]</td>
<td>u_debug_module/u_strace/strace_ram/index_o_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.762</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 12.626%; route: 1.544, 70.741%; tC2Q: 0.363, 16.633%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.517</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.183</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.700</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_strace/strace_ram/index_o_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>0.363</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C17[3][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/I0</td>
</tr>
<tr>
<td>0.639</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1177</td>
<td>R22C17[3][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/F</td>
</tr>
<tr>
<td>2.183</td>
<td>1.544</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C17[0][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_strace/strace_ram/index_o_14_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>10.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>10.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C17[0][B]</td>
<td>u_debug_module/u_strace/strace_ram/index_o_14_s0/CLK</td>
</tr>
<tr>
<td>10.732</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_strace/strace_ram/index_o_14_s0</td>
</tr>
<tr>
<td>10.700</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C17[0][B]</td>
<td>u_debug_module/u_strace/strace_ram/index_o_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.762</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 12.626%; route: 1.544, 70.741%; tC2Q: 0.363, 16.633%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.517</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.183</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.700</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_strace/strace_ram/index_o_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>0.363</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C17[3][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/I0</td>
</tr>
<tr>
<td>0.639</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1177</td>
<td>R22C17[3][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/F</td>
</tr>
<tr>
<td>2.183</td>
<td>1.544</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C17[0][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_strace/strace_ram/index_o_15_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>10.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>10.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C17[0][A]</td>
<td>u_debug_module/u_strace/strace_ram/index_o_15_s0/CLK</td>
</tr>
<tr>
<td>10.732</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_strace/strace_ram/index_o_15_s0</td>
</tr>
<tr>
<td>10.700</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C17[0][A]</td>
<td>u_debug_module/u_strace/strace_ram/index_o_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.762</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 12.626%; route: 1.544, 70.741%; tC2Q: 0.363, 16.633%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.517</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.183</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.700</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_strace/strace_ram/index_o_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>0.363</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C17[3][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/I0</td>
</tr>
<tr>
<td>0.639</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1177</td>
<td>R22C17[3][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/F</td>
</tr>
<tr>
<td>2.183</td>
<td>1.544</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C17[2][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_strace/strace_ram/index_o_16_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>10.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>10.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C17[2][B]</td>
<td>u_debug_module/u_strace/strace_ram/index_o_16_s0/CLK</td>
</tr>
<tr>
<td>10.732</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_strace/strace_ram/index_o_16_s0</td>
</tr>
<tr>
<td>10.700</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C17[2][B]</td>
<td>u_debug_module/u_strace/strace_ram/index_o_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.762</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 12.626%; route: 1.544, 70.741%; tC2Q: 0.363, 16.633%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.517</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.183</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.700</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_strace/strace_ram/index_o_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>0.363</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C17[3][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/I0</td>
</tr>
<tr>
<td>0.639</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1177</td>
<td>R22C17[3][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/F</td>
</tr>
<tr>
<td>2.183</td>
<td>1.544</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C17[2][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_strace/strace_ram/index_o_17_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>10.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>10.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C17[2][A]</td>
<td>u_debug_module/u_strace/strace_ram/index_o_17_s0/CLK</td>
</tr>
<tr>
<td>10.732</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_strace/strace_ram/index_o_17_s0</td>
</tr>
<tr>
<td>10.700</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C17[2][A]</td>
<td>u_debug_module/u_strace/strace_ram/index_o_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.762</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 12.626%; route: 1.544, 70.741%; tC2Q: 0.363, 16.633%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.517</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.183</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.700</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_strace/strace_ram/index_o_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>0.363</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C17[3][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/I0</td>
</tr>
<tr>
<td>0.639</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1177</td>
<td>R22C17[3][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/F</td>
</tr>
<tr>
<td>2.183</td>
<td>1.544</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C17[1][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_strace/strace_ram/index_o_18_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>10.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>10.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C17[1][B]</td>
<td>u_debug_module/u_strace/strace_ram/index_o_18_s0/CLK</td>
</tr>
<tr>
<td>10.732</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_strace/strace_ram/index_o_18_s0</td>
</tr>
<tr>
<td>10.700</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C17[1][B]</td>
<td>u_debug_module/u_strace/strace_ram/index_o_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.762</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 12.626%; route: 1.544, 70.741%; tC2Q: 0.363, 16.633%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.517</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.183</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.700</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_strace/strace_ram/index_o_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>0.363</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C17[3][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/I0</td>
</tr>
<tr>
<td>0.639</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1177</td>
<td>R22C17[3][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/F</td>
</tr>
<tr>
<td>2.183</td>
<td>1.544</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C17[1][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_strace/strace_ram/index_o_19_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>10.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>10.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C17[1][A]</td>
<td>u_debug_module/u_strace/strace_ram/index_o_19_s0/CLK</td>
</tr>
<tr>
<td>10.732</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_strace/strace_ram/index_o_19_s0</td>
</tr>
<tr>
<td>10.700</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C17[1][A]</td>
<td>u_debug_module/u_strace/strace_ram/index_o_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.762</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 12.626%; route: 1.544, 70.741%; tC2Q: 0.363, 16.633%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.517</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.183</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.700</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_strace/strace_ram/index_o_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>0.363</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C17[3][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/I0</td>
</tr>
<tr>
<td>0.639</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1177</td>
<td>R22C17[3][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/F</td>
</tr>
<tr>
<td>2.183</td>
<td>1.544</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C17[0][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_strace/strace_ram/index_o_20_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>10.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>10.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C17[0][B]</td>
<td>u_debug_module/u_strace/strace_ram/index_o_20_s0/CLK</td>
</tr>
<tr>
<td>10.732</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_strace/strace_ram/index_o_20_s0</td>
</tr>
<tr>
<td>10.700</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C17[0][B]</td>
<td>u_debug_module/u_strace/strace_ram/index_o_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.762</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 12.626%; route: 1.544, 70.741%; tC2Q: 0.363, 16.633%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.517</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.183</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.700</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_strace/strace_ram/index_o_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>0.363</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C17[3][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/I0</td>
</tr>
<tr>
<td>0.639</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1177</td>
<td>R22C17[3][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/F</td>
</tr>
<tr>
<td>2.183</td>
<td>1.544</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C17[0][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_strace/strace_ram/index_o_21_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>10.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>10.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C17[0][A]</td>
<td>u_debug_module/u_strace/strace_ram/index_o_21_s0/CLK</td>
</tr>
<tr>
<td>10.732</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_strace/strace_ram/index_o_21_s0</td>
</tr>
<tr>
<td>10.700</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C17[0][A]</td>
<td>u_debug_module/u_strace/strace_ram/index_o_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.762</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 12.626%; route: 1.544, 70.741%; tC2Q: 0.363, 16.633%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.517</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.183</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.700</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_strace/strace_ram/index_o_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>0.363</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C17[3][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/I0</td>
</tr>
<tr>
<td>0.639</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1177</td>
<td>R22C17[3][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/F</td>
</tr>
<tr>
<td>2.183</td>
<td>1.544</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C16[2][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_strace/strace_ram/index_o_22_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>10.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>10.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C16[2][B]</td>
<td>u_debug_module/u_strace/strace_ram/index_o_22_s0/CLK</td>
</tr>
<tr>
<td>10.732</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_strace/strace_ram/index_o_22_s0</td>
</tr>
<tr>
<td>10.700</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C16[2][B]</td>
<td>u_debug_module/u_strace/strace_ram/index_o_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.762</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 12.626%; route: 1.544, 70.741%; tC2Q: 0.363, 16.633%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.150</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.953</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.804</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_strace/strace_ram/fifo_full_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.314</td>
<td>0.314</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C17[3][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/I0</td>
</tr>
<tr>
<td>10.599</td>
<td>0.285</td>
<td>tINS</td>
<td>FR</td>
<td>1177</td>
<td>R22C17[3][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/F</td>
</tr>
<tr>
<td>11.953</td>
<td>1.354</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C16[0][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_strace/strace_ram/fifo_full_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>10.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>10.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C16[0][A]</td>
<td>u_debug_module/u_strace/strace_ram/fifo_full_s3/CLK</td>
</tr>
<tr>
<td>10.792</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_strace/strace_ram/fifo_full_s3</td>
</tr>
<tr>
<td>10.804</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C16[0][A]</td>
<td>u_debug_module/u_strace/strace_ram/fifo_full_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.762</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.285, 14.607%; route: 1.354, 69.329%; tC2Q: 0.314, 16.064%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.150</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.953</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.804</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_strace/strace_ram/fifo_empty_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.314</td>
<td>0.314</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C17[3][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/I0</td>
</tr>
<tr>
<td>10.599</td>
<td>0.285</td>
<td>tINS</td>
<td>FR</td>
<td>1177</td>
<td>R22C17[3][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/F</td>
</tr>
<tr>
<td>11.953</td>
<td>1.354</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C18[1][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_strace/strace_ram/fifo_empty_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>10.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>10.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C18[1][A]</td>
<td>u_debug_module/u_strace/strace_ram/fifo_empty_s1/CLK</td>
</tr>
<tr>
<td>10.792</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_strace/strace_ram/fifo_empty_s1</td>
</tr>
<tr>
<td>10.804</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C18[1][A]</td>
<td>u_debug_module/u_strace/strace_ram/fifo_empty_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.762</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.285, 14.607%; route: 1.354, 69.329%; tC2Q: 0.314, 16.064%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.150</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.953</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.804</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_strace/strace_ram/index_o_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.314</td>
<td>0.314</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C17[3][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/I0</td>
</tr>
<tr>
<td>10.599</td>
<td>0.285</td>
<td>tINS</td>
<td>FR</td>
<td>1177</td>
<td>R22C17[3][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/F</td>
</tr>
<tr>
<td>11.953</td>
<td>1.354</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C17[2][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_strace/strace_ram/index_o_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>10.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>10.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C17[2][B]</td>
<td>u_debug_module/u_strace/strace_ram/index_o_0_s0/CLK</td>
</tr>
<tr>
<td>10.792</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_strace/strace_ram/index_o_0_s0</td>
</tr>
<tr>
<td>10.804</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C17[2][B]</td>
<td>u_debug_module/u_strace/strace_ram/index_o_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.762</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.285, 14.607%; route: 1.354, 69.329%; tC2Q: 0.314, 16.064%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.150</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.953</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.804</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_strace/strace_ram/index_o_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.314</td>
<td>0.314</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C17[3][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/I0</td>
</tr>
<tr>
<td>10.599</td>
<td>0.285</td>
<td>tINS</td>
<td>FR</td>
<td>1177</td>
<td>R22C17[3][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/F</td>
</tr>
<tr>
<td>11.953</td>
<td>1.354</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C17[2][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_strace/strace_ram/index_o_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>10.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>10.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C17[2][A]</td>
<td>u_debug_module/u_strace/strace_ram/index_o_1_s0/CLK</td>
</tr>
<tr>
<td>10.792</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_strace/strace_ram/index_o_1_s0</td>
</tr>
<tr>
<td>10.804</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C17[2][A]</td>
<td>u_debug_module/u_strace/strace_ram/index_o_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.762</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.285, 14.607%; route: 1.354, 69.329%; tC2Q: 0.314, 16.064%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.150</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.953</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.804</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_strace/strace_ram/index_o_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.314</td>
<td>0.314</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C17[3][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/I0</td>
</tr>
<tr>
<td>10.599</td>
<td>0.285</td>
<td>tINS</td>
<td>FR</td>
<td>1177</td>
<td>R22C17[3][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/F</td>
</tr>
<tr>
<td>11.953</td>
<td>1.354</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C17[1][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_strace/strace_ram/index_o_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>10.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>10.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C17[1][B]</td>
<td>u_debug_module/u_strace/strace_ram/index_o_2_s0/CLK</td>
</tr>
<tr>
<td>10.792</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_strace/strace_ram/index_o_2_s0</td>
</tr>
<tr>
<td>10.804</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C17[1][B]</td>
<td>u_debug_module/u_strace/strace_ram/index_o_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.762</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.285, 14.607%; route: 1.354, 69.329%; tC2Q: 0.314, 16.064%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.150</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.953</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.804</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_strace/strace_ram/index_o_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.314</td>
<td>0.314</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C17[3][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/I0</td>
</tr>
<tr>
<td>10.599</td>
<td>0.285</td>
<td>tINS</td>
<td>FR</td>
<td>1177</td>
<td>R22C17[3][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/F</td>
</tr>
<tr>
<td>11.953</td>
<td>1.354</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C17[1][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_strace/strace_ram/index_o_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>10.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>10.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C17[1][A]</td>
<td>u_debug_module/u_strace/strace_ram/index_o_3_s0/CLK</td>
</tr>
<tr>
<td>10.792</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_strace/strace_ram/index_o_3_s0</td>
</tr>
<tr>
<td>10.804</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C17[1][A]</td>
<td>u_debug_module/u_strace/strace_ram/index_o_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.762</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.285, 14.607%; route: 1.354, 69.329%; tC2Q: 0.314, 16.064%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.150</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.953</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.804</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_strace/strace_ram/index_o_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.314</td>
<td>0.314</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C17[3][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/I0</td>
</tr>
<tr>
<td>10.599</td>
<td>0.285</td>
<td>tINS</td>
<td>FR</td>
<td>1177</td>
<td>R22C17[3][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/F</td>
</tr>
<tr>
<td>11.953</td>
<td>1.354</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C17[0][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_strace/strace_ram/index_o_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>10.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>10.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C17[0][B]</td>
<td>u_debug_module/u_strace/strace_ram/index_o_4_s0/CLK</td>
</tr>
<tr>
<td>10.792</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_strace/strace_ram/index_o_4_s0</td>
</tr>
<tr>
<td>10.804</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C17[0][B]</td>
<td>u_debug_module/u_strace/strace_ram/index_o_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.762</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.285, 14.607%; route: 1.354, 69.329%; tC2Q: 0.314, 16.064%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.150</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.953</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.804</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_strace/strace_ram/index_o_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.314</td>
<td>0.314</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C17[3][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/I0</td>
</tr>
<tr>
<td>10.599</td>
<td>0.285</td>
<td>tINS</td>
<td>FR</td>
<td>1177</td>
<td>R22C17[3][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/F</td>
</tr>
<tr>
<td>11.953</td>
<td>1.354</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C17[0][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_strace/strace_ram/index_o_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>10.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>10.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C17[0][A]</td>
<td>u_debug_module/u_strace/strace_ram/index_o_5_s0/CLK</td>
</tr>
<tr>
<td>10.792</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_strace/strace_ram/index_o_5_s0</td>
</tr>
<tr>
<td>10.804</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C17[0][A]</td>
<td>u_debug_module/u_strace/strace_ram/index_o_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.762</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.285, 14.607%; route: 1.354, 69.329%; tC2Q: 0.314, 16.064%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.150</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.953</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.804</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_strace/strace_ram/index_o_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.314</td>
<td>0.314</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C17[3][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/I0</td>
</tr>
<tr>
<td>10.599</td>
<td>0.285</td>
<td>tINS</td>
<td>FR</td>
<td>1177</td>
<td>R22C17[3][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/F</td>
</tr>
<tr>
<td>11.953</td>
<td>1.354</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C16[1][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_strace/strace_ram/index_o_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>10.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>10.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C16[1][B]</td>
<td>u_debug_module/u_strace/strace_ram/index_o_6_s0/CLK</td>
</tr>
<tr>
<td>10.792</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_strace/strace_ram/index_o_6_s0</td>
</tr>
<tr>
<td>10.804</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C16[1][B]</td>
<td>u_debug_module/u_strace/strace_ram/index_o_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.762</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.285, 14.607%; route: 1.354, 69.329%; tC2Q: 0.314, 16.064%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.150</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.953</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.804</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_strace/strace_ram/index_o_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.314</td>
<td>0.314</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C17[3][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/I0</td>
</tr>
<tr>
<td>10.599</td>
<td>0.285</td>
<td>tINS</td>
<td>FR</td>
<td>1177</td>
<td>R22C17[3][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/F</td>
</tr>
<tr>
<td>11.953</td>
<td>1.354</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C16[1][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_strace/strace_ram/index_o_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>10.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>10.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C16[1][A]</td>
<td>u_debug_module/u_strace/strace_ram/index_o_7_s0/CLK</td>
</tr>
<tr>
<td>10.792</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_strace/strace_ram/index_o_7_s0</td>
</tr>
<tr>
<td>10.804</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C16[1][A]</td>
<td>u_debug_module/u_strace/strace_ram/index_o_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.762</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.285, 14.607%; route: 1.354, 69.329%; tC2Q: 0.314, 16.064%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.150</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.953</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.804</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_strace/strace_ram/index_o_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.314</td>
<td>0.314</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C17[3][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/I0</td>
</tr>
<tr>
<td>10.599</td>
<td>0.285</td>
<td>tINS</td>
<td>FR</td>
<td>1177</td>
<td>R22C17[3][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/F</td>
</tr>
<tr>
<td>11.953</td>
<td>1.354</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C16[0][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_strace/strace_ram/index_o_8_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>10.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>10.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C16[0][B]</td>
<td>u_debug_module/u_strace/strace_ram/index_o_8_s0/CLK</td>
</tr>
<tr>
<td>10.792</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_strace/strace_ram/index_o_8_s0</td>
</tr>
<tr>
<td>10.804</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C16[0][B]</td>
<td>u_debug_module/u_strace/strace_ram/index_o_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.762</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.285, 14.607%; route: 1.354, 69.329%; tC2Q: 0.314, 16.064%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.150</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.953</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.804</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_strace/strace_ram/index_o_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.314</td>
<td>0.314</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C17[3][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/I0</td>
</tr>
<tr>
<td>10.599</td>
<td>0.285</td>
<td>tINS</td>
<td>FR</td>
<td>1177</td>
<td>R22C17[3][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/F</td>
</tr>
<tr>
<td>11.953</td>
<td>1.354</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C16[0][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_strace/strace_ram/index_o_9_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>10.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>10.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C16[0][A]</td>
<td>u_debug_module/u_strace/strace_ram/index_o_9_s0/CLK</td>
</tr>
<tr>
<td>10.792</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_strace/strace_ram/index_o_9_s0</td>
</tr>
<tr>
<td>10.804</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C16[0][A]</td>
<td>u_debug_module/u_strace/strace_ram/index_o_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.762</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.285, 14.607%; route: 1.354, 69.329%; tC2Q: 0.314, 16.064%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.150</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.953</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.804</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_strace/strace_ram/index_o_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.314</td>
<td>0.314</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C17[3][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/I0</td>
</tr>
<tr>
<td>10.599</td>
<td>0.285</td>
<td>tINS</td>
<td>FR</td>
<td>1177</td>
<td>R22C17[3][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/F</td>
</tr>
<tr>
<td>11.953</td>
<td>1.354</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C17[2][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_strace/strace_ram/index_o_10_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>10.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>10.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C17[2][B]</td>
<td>u_debug_module/u_strace/strace_ram/index_o_10_s0/CLK</td>
</tr>
<tr>
<td>10.792</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_strace/strace_ram/index_o_10_s0</td>
</tr>
<tr>
<td>10.804</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C17[2][B]</td>
<td>u_debug_module/u_strace/strace_ram/index_o_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.762</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.285, 14.607%; route: 1.354, 69.329%; tC2Q: 0.314, 16.064%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.150</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.953</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.804</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_strace/strace_ram/index_o_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.314</td>
<td>0.314</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C17[3][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/I0</td>
</tr>
<tr>
<td>10.599</td>
<td>0.285</td>
<td>tINS</td>
<td>FR</td>
<td>1177</td>
<td>R22C17[3][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/F</td>
</tr>
<tr>
<td>11.953</td>
<td>1.354</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C17[2][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_strace/strace_ram/index_o_11_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>10.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>10.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C17[2][A]</td>
<td>u_debug_module/u_strace/strace_ram/index_o_11_s0/CLK</td>
</tr>
<tr>
<td>10.792</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_strace/strace_ram/index_o_11_s0</td>
</tr>
<tr>
<td>10.804</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C17[2][A]</td>
<td>u_debug_module/u_strace/strace_ram/index_o_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.762</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.285, 14.607%; route: 1.354, 69.329%; tC2Q: 0.314, 16.064%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.150</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.953</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.804</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_strace/strace_ram/index_o_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.314</td>
<td>0.314</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C17[3][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/I0</td>
</tr>
<tr>
<td>10.599</td>
<td>0.285</td>
<td>tINS</td>
<td>FR</td>
<td>1177</td>
<td>R22C17[3][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/F</td>
</tr>
<tr>
<td>11.953</td>
<td>1.354</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C17[1][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_strace/strace_ram/index_o_12_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>10.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>10.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C17[1][B]</td>
<td>u_debug_module/u_strace/strace_ram/index_o_12_s0/CLK</td>
</tr>
<tr>
<td>10.792</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_strace/strace_ram/index_o_12_s0</td>
</tr>
<tr>
<td>10.804</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C17[1][B]</td>
<td>u_debug_module/u_strace/strace_ram/index_o_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.762</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.285, 14.607%; route: 1.354, 69.329%; tC2Q: 0.314, 16.064%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.150</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.953</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.804</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_strace/strace_ram/index_o_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.314</td>
<td>0.314</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C17[3][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/I0</td>
</tr>
<tr>
<td>10.599</td>
<td>0.285</td>
<td>tINS</td>
<td>FR</td>
<td>1177</td>
<td>R22C17[3][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/F</td>
</tr>
<tr>
<td>11.953</td>
<td>1.354</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C17[1][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_strace/strace_ram/index_o_13_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>10.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>10.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C17[1][A]</td>
<td>u_debug_module/u_strace/strace_ram/index_o_13_s0/CLK</td>
</tr>
<tr>
<td>10.792</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_strace/strace_ram/index_o_13_s0</td>
</tr>
<tr>
<td>10.804</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C17[1][A]</td>
<td>u_debug_module/u_strace/strace_ram/index_o_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.762</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.285, 14.607%; route: 1.354, 69.329%; tC2Q: 0.314, 16.064%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.150</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.953</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.804</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_strace/strace_ram/index_o_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.314</td>
<td>0.314</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C17[3][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/I0</td>
</tr>
<tr>
<td>10.599</td>
<td>0.285</td>
<td>tINS</td>
<td>FR</td>
<td>1177</td>
<td>R22C17[3][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/F</td>
</tr>
<tr>
<td>11.953</td>
<td>1.354</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C17[0][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_strace/strace_ram/index_o_14_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>10.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>10.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C17[0][B]</td>
<td>u_debug_module/u_strace/strace_ram/index_o_14_s0/CLK</td>
</tr>
<tr>
<td>10.792</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_strace/strace_ram/index_o_14_s0</td>
</tr>
<tr>
<td>10.804</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C17[0][B]</td>
<td>u_debug_module/u_strace/strace_ram/index_o_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.762</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.285, 14.607%; route: 1.354, 69.329%; tC2Q: 0.314, 16.064%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.150</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.953</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.804</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_strace/strace_ram/index_o_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.314</td>
<td>0.314</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C17[3][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/I0</td>
</tr>
<tr>
<td>10.599</td>
<td>0.285</td>
<td>tINS</td>
<td>FR</td>
<td>1177</td>
<td>R22C17[3][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/F</td>
</tr>
<tr>
<td>11.953</td>
<td>1.354</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C17[0][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_strace/strace_ram/index_o_15_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>10.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>10.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C17[0][A]</td>
<td>u_debug_module/u_strace/strace_ram/index_o_15_s0/CLK</td>
</tr>
<tr>
<td>10.792</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_strace/strace_ram/index_o_15_s0</td>
</tr>
<tr>
<td>10.804</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C17[0][A]</td>
<td>u_debug_module/u_strace/strace_ram/index_o_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.762</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.285, 14.607%; route: 1.354, 69.329%; tC2Q: 0.314, 16.064%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.150</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.953</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.804</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_strace/strace_ram/index_o_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.314</td>
<td>0.314</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C17[3][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/I0</td>
</tr>
<tr>
<td>10.599</td>
<td>0.285</td>
<td>tINS</td>
<td>FR</td>
<td>1177</td>
<td>R22C17[3][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/F</td>
</tr>
<tr>
<td>11.953</td>
<td>1.354</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C17[2][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_strace/strace_ram/index_o_16_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>10.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>10.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C17[2][B]</td>
<td>u_debug_module/u_strace/strace_ram/index_o_16_s0/CLK</td>
</tr>
<tr>
<td>10.792</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_strace/strace_ram/index_o_16_s0</td>
</tr>
<tr>
<td>10.804</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C17[2][B]</td>
<td>u_debug_module/u_strace/strace_ram/index_o_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.762</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.285, 14.607%; route: 1.354, 69.329%; tC2Q: 0.314, 16.064%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.150</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.953</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.804</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_strace/strace_ram/index_o_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.314</td>
<td>0.314</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C17[3][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/I0</td>
</tr>
<tr>
<td>10.599</td>
<td>0.285</td>
<td>tINS</td>
<td>FR</td>
<td>1177</td>
<td>R22C17[3][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/F</td>
</tr>
<tr>
<td>11.953</td>
<td>1.354</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C17[2][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_strace/strace_ram/index_o_17_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>10.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>10.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C17[2][A]</td>
<td>u_debug_module/u_strace/strace_ram/index_o_17_s0/CLK</td>
</tr>
<tr>
<td>10.792</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_strace/strace_ram/index_o_17_s0</td>
</tr>
<tr>
<td>10.804</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C17[2][A]</td>
<td>u_debug_module/u_strace/strace_ram/index_o_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.762</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.285, 14.607%; route: 1.354, 69.329%; tC2Q: 0.314, 16.064%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.150</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.953</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.804</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_strace/strace_ram/index_o_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.314</td>
<td>0.314</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C17[3][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/I0</td>
</tr>
<tr>
<td>10.599</td>
<td>0.285</td>
<td>tINS</td>
<td>FR</td>
<td>1177</td>
<td>R22C17[3][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/F</td>
</tr>
<tr>
<td>11.953</td>
<td>1.354</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C17[1][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_strace/strace_ram/index_o_18_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>10.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>10.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C17[1][B]</td>
<td>u_debug_module/u_strace/strace_ram/index_o_18_s0/CLK</td>
</tr>
<tr>
<td>10.792</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_strace/strace_ram/index_o_18_s0</td>
</tr>
<tr>
<td>10.804</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C17[1][B]</td>
<td>u_debug_module/u_strace/strace_ram/index_o_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.762</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.285, 14.607%; route: 1.354, 69.329%; tC2Q: 0.314, 16.064%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.150</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.953</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.804</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_strace/strace_ram/index_o_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.314</td>
<td>0.314</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C17[3][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/I0</td>
</tr>
<tr>
<td>10.599</td>
<td>0.285</td>
<td>tINS</td>
<td>FR</td>
<td>1177</td>
<td>R22C17[3][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/F</td>
</tr>
<tr>
<td>11.953</td>
<td>1.354</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C17[1][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_strace/strace_ram/index_o_19_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>10.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>10.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C17[1][A]</td>
<td>u_debug_module/u_strace/strace_ram/index_o_19_s0/CLK</td>
</tr>
<tr>
<td>10.792</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_strace/strace_ram/index_o_19_s0</td>
</tr>
<tr>
<td>10.804</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C17[1][A]</td>
<td>u_debug_module/u_strace/strace_ram/index_o_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.762</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.285, 14.607%; route: 1.354, 69.329%; tC2Q: 0.314, 16.064%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.150</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.953</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.804</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_strace/strace_ram/index_o_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.314</td>
<td>0.314</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C17[3][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/I0</td>
</tr>
<tr>
<td>10.599</td>
<td>0.285</td>
<td>tINS</td>
<td>FR</td>
<td>1177</td>
<td>R22C17[3][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/F</td>
</tr>
<tr>
<td>11.953</td>
<td>1.354</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C17[0][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_strace/strace_ram/index_o_20_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>10.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>10.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C17[0][B]</td>
<td>u_debug_module/u_strace/strace_ram/index_o_20_s0/CLK</td>
</tr>
<tr>
<td>10.792</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_strace/strace_ram/index_o_20_s0</td>
</tr>
<tr>
<td>10.804</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C17[0][B]</td>
<td>u_debug_module/u_strace/strace_ram/index_o_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.762</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.285, 14.607%; route: 1.354, 69.329%; tC2Q: 0.314, 16.064%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.150</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.953</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.804</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_strace/strace_ram/index_o_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.314</td>
<td>0.314</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C17[3][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/I0</td>
</tr>
<tr>
<td>10.599</td>
<td>0.285</td>
<td>tINS</td>
<td>FR</td>
<td>1177</td>
<td>R22C17[3][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/F</td>
</tr>
<tr>
<td>11.953</td>
<td>1.354</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C17[0][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_strace/strace_ram/index_o_21_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>10.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>10.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C17[0][A]</td>
<td>u_debug_module/u_strace/strace_ram/index_o_21_s0/CLK</td>
</tr>
<tr>
<td>10.792</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_strace/strace_ram/index_o_21_s0</td>
</tr>
<tr>
<td>10.804</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C17[0][A]</td>
<td>u_debug_module/u_strace/strace_ram/index_o_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.762</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.285, 14.607%; route: 1.354, 69.329%; tC2Q: 0.314, 16.064%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.150</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.953</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.804</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debug_module/u_strace/strace_ram/index_o_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gowin_add_ibuf_net_rst_n:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_add_ibuf_net_rst_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>838</td>
<td>IOR17[A]</td>
<td>gowin_ibuf_rst_n/O</td>
</tr>
<tr>
<td>10.314</td>
<td>0.314</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C17[3][A]</td>
<td style=" font-weight:bold;">u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/I0</td>
</tr>
<tr>
<td>10.599</td>
<td>0.285</td>
<td>tINS</td>
<td>FR</td>
<td>1177</td>
<td>R22C17[3][A]</td>
<td style=" background: #97FFFF;">u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/F</td>
</tr>
<tr>
<td>11.953</td>
<td>1.354</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C16[2][B]</td>
<td style=" font-weight:bold;">u_debug_module/u_strace/strace_ram/index_o_22_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>10.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1224</td>
<td>IOB29[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>10.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C16[2][B]</td>
<td>u_debug_module/u_strace/strace_ram/index_o_22_s0/CLK</td>
</tr>
<tr>
<td>10.792</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_debug_module/u_strace/strace_ram/index_o_22_s0</td>
</tr>
<tr>
<td>10.804</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C16[2][B]</td>
<td>u_debug_module/u_strace/strace_ram/index_o_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.762</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.285, 14.607%; route: 1.354, 69.329%; tC2Q: 0.314, 16.064%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.064</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.990</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sysclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_debug_module/u_cdc_dm/ck1_data_arve_ck2_2r_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>5.628</td>
<td>0.628</td>
<td>tINS</td>
<td>FF</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>5.772</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>u_debug_module/u_cdc_dm/ck1_data_arve_ck2_2r_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>10.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>10.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>u_debug_module/u_cdc_dm/ck1_data_arve_ck2_2r_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.064</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.990</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sysclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_debug_module/u_cdc_dm/ck1_get_data_from_ck2_ck2_2r_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>5.628</td>
<td>0.628</td>
<td>tINS</td>
<td>FF</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>5.772</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>u_debug_module/u_cdc_dm/ck1_get_data_from_ck2_ck2_2r_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>10.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>10.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>u_debug_module/u_cdc_dm/ck1_get_data_from_ck2_ck2_2r_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.064</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.990</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sysclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_debug_module/u_cdc_dm/ck1_data_arve_ck2_r_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>5.628</td>
<td>0.628</td>
<td>tINS</td>
<td>FF</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>5.772</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>u_debug_module/u_cdc_dm/ck1_data_arve_ck2_r_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>10.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>10.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>u_debug_module/u_cdc_dm/ck1_data_arve_ck2_r_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.064</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.990</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sysclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_debug_module/u_cdc_dm/cdc_resp_reg_r_33_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>5.628</td>
<td>0.628</td>
<td>tINS</td>
<td>FF</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>5.772</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>u_debug_module/u_cdc_dm/cdc_resp_reg_r_33_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>10.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>10.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>u_debug_module/u_cdc_dm/cdc_resp_reg_r_33_s1/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.064</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.990</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sysclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_debug_module/u_cdc_dm/cdc_resp_reg_r_17_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>5.628</td>
<td>0.628</td>
<td>tINS</td>
<td>FF</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>5.772</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>u_debug_module/u_cdc_dm/cdc_resp_reg_r_17_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>10.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>10.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>u_debug_module/u_cdc_dm/cdc_resp_reg_r_17_s1/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.064</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.990</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sysclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_debug_module/u_debug/data0_r_15_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>5.628</td>
<td>0.628</td>
<td>tINS</td>
<td>FF</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>5.772</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>u_debug_module/u_debug/data0_r_15_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>10.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>10.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>u_debug_module/u_debug/data0_r_15_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.064</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.990</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sysclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_debug_module/u_debug/sbdata_r_15_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>5.628</td>
<td>0.628</td>
<td>tINS</td>
<td>FF</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>5.772</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>u_debug_module/u_debug/sbdata_r_15_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>10.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>10.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>u_debug_module/u_debug/sbdata_r_15_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.064</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.990</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sysclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_debug_module/u_debug/progbuf1_r_25_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>5.628</td>
<td>0.628</td>
<td>tINS</td>
<td>FF</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>5.772</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>u_debug_module/u_debug/progbuf1_r_25_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>10.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>10.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>u_debug_module/u_debug/progbuf1_r_25_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.064</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.990</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sysclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_debug_module/u_debug/progbuf9_r_25_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>5.628</td>
<td>0.628</td>
<td>tINS</td>
<td>FF</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>5.772</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>u_debug_module/u_debug/progbuf9_r_25_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>10.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>10.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>u_debug_module/u_debug/progbuf9_r_25_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.064</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.990</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sysclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_debug_module/u_strace/req_data_r_24_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>5.628</td>
<td>0.628</td>
<td>tINS</td>
<td>FF</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>5.772</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>u_debug_module/u_strace/req_data_r_24_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>10.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>10.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>u_debug_module/u_strace/req_data_r_24_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>1177</td>
<td>index[0]_ER_init</td>
<td>4.329</td>
<td>2.543</td>
</tr>
<tr>
<td>150</td>
<td>req_addr_r[0]</td>
<td>-1.025</td>
<td>4.719</td>
</tr>
<tr>
<td>148</td>
<td>req_addr_r[1]</td>
<td>-0.933</td>
<td>4.487</td>
</tr>
<tr>
<td>139</td>
<td>req_addr_r[2]</td>
<td>-0.137</td>
<td>3.168</td>
</tr>
<tr>
<td>81</td>
<td>n3865_12</td>
<td>1.176</td>
<td>3.506</td>
</tr>
<tr>
<td>78</td>
<td>n4153_11</td>
<td>0.535</td>
<td>4.588</td>
</tr>
<tr>
<td>64</td>
<td>n463_6</td>
<td>94.815</td>
<td>2.919</td>
</tr>
<tr>
<td>64</td>
<td>spiaccess_r_63_8</td>
<td>96.236</td>
<td>2.663</td>
</tr>
<tr>
<td>64</td>
<td>cdc_req_reg_r_63_11</td>
<td>96.901</td>
<td>2.438</td>
</tr>
<tr>
<td>59</td>
<td>spiam_resp_data_r_63_8</td>
<td>95.916</td>
<td>2.434</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R20C7</td>
<td>88.89%</td>
</tr>
<tr>
<td>R24C33</td>
<td>86.11%</td>
</tr>
<tr>
<td>R8C14</td>
<td>86.11%</td>
</tr>
<tr>
<td>R11C38</td>
<td>86.11%</td>
</tr>
<tr>
<td>R8C31</td>
<td>84.72%</td>
</tr>
<tr>
<td>R12C34</td>
<td>84.72%</td>
</tr>
<tr>
<td>R23C41</td>
<td>84.72%</td>
</tr>
<tr>
<td>R17C33</td>
<td>84.72%</td>
</tr>
<tr>
<td>R8C11</td>
<td>83.33%</td>
</tr>
<tr>
<td>R8C32</td>
<td>83.33%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>

<h4>Timing Path Constraint[1]: set_multicycle_path -from [get_clocks {sysclk}] -to [get_clocks {jtag_clk}]  -setup -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[2]: set_multicycle_path -from [get_clocks {jtag_clk}] -to [get_clocks {sysclk}]  -setup -end 10</h4>
<h4>No timing paths to report!</h4>


<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>

<h4>Timing Path Constraint[1]: set_multicycle_path -from [get_clocks {sysclk}] -to [get_clocks {jtag_clk}]  -setup -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[2]: set_multicycle_path -from [get_clocks {jtag_clk}] -to [get_clocks {sysclk}]  -setup -end 10</h4>
<h4>No timing paths to report!</h4>


<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name sysclk -period 10 -waveform {0 5} [get_ports {clk}]</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name jtag_clk -period 100 -waveform {0 50} [get_ports {jtag_tck}]</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>set_multicycle_path -from [get_clocks {sysclk}] -to [get_clocks {jtag_clk}]  -setup -end 10</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>set_multicycle_path -from [get_clocks {jtag_clk}] -to [get_clocks {sysclk}]  -setup -end 10</td>
</tr>
<tr>
<td>TC_CLOCK_GROUP</td>
<td>Actived</td>
<td>set_clock_groups -asynchronous -group [get_clocks {sysclk}] -group [get_clocks {jtag_clk}]</td>
</tr>
<tr>
<td>TC_OPERATING_CONDITIONS</td>
<td>Actived</td>
<td>set_operating_conditions -grade i -model fast -speed 6 -setup -hold -max_min</td>
</tr>
<tr>
<td>TC_REPORT_TIMING</td>
<td>Actived</td>
<td>report_timing -setup -max_paths 400 -max_common_paths 1</td>
</tr>
<tr>
<td>TC_REPORT_MAX_FREQUENCY</td>
<td>Actived</td>
<td>report_max_frequency -mod_ins {u_debug_module}</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
