{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1543383835707 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1543383835707 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 27 21:43:55 2018 " "Processing started: Tue Nov 27 21:43:55 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1543383835707 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1543383835707 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DDR -c DDR " "Command: quartus_map --read_settings_files=on --write_settings_files=off DDR -c DDR" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1543383835708 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1543383835886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr.sv 1 1 " "Found 1 design units, including 1 entities, in source file ddr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DDR " "Found entity 1: DDR" {  } { { "DDR.sv" "" { Text "C:/Users/dlinn/Desktop/DDR/DDR.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543383835915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543383835915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "colmuxer.sv 1 1 " "Found 1 design units, including 1 entities, in source file colmuxer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 colMuxer " "Found entity 1: colMuxer" {  } { { "colMuxer.sv" "" { Text "C:/Users/dlinn/Desktop/DDR/colMuxer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543383835918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543383835918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stepshiftregister.sv 1 1 " "Found 1 design units, including 1 entities, in source file stepshiftregister.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stepShiftRegister " "Found entity 1: stepShiftRegister" {  } { { "stepShiftRegister.sv" "" { Text "C:/Users/dlinn/Desktop/DDR/stepShiftRegister.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543383835920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543383835920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "leveltopulse.sv 1 1 " "Found 1 design units, including 1 entities, in source file leveltopulse.sv" { { "Info" "ISGN_ENTITY_NAME" "1 levelToPulse " "Found entity 1: levelToPulse" {  } { { "levelToPulse.sv" "" { Text "C:/Users/dlinn/Desktop/DDR/levelToPulse.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543383835922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543383835922 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "button DDR.sv(32) " "Verilog HDL Implicit Net warning at DDR.sv(32): created implicit net for \"button\"" {  } { { "DDR.sv" "" { Text "C:/Users/dlinn/Desktop/DDR/DDR.sv" 32 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543383835922 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DDR " "Elaborating entity \"DDR\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1543383835940 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DDR.sv(19) " "Verilog HDL assignment warning at DDR.sv(19): truncated value with size 32 to match size of target (16)" {  } { { "DDR.sv" "" { Text "C:/Users/dlinn/Desktop/DDR/DDR.sv" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1543383835941 "|DDR"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "levelToPulse levelToPulse:l2p " "Elaborating entity \"levelToPulse\" for hierarchy \"levelToPulse:l2p\"" {  } { { "DDR.sv" "l2p" { Text "C:/Users/dlinn/Desktop/DDR/DDR.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543383835943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "colMuxer colMuxer:colMux " "Elaborating entity \"colMuxer\" for hierarchy \"colMuxer:colMux\"" {  } { { "DDR.sv" "colMux" { Text "C:/Users/dlinn/Desktop/DDR/DDR.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543383835944 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "colMuxer.sv(12) " "Verilog HDL Case Statement information at colMuxer.sv(12): all case item expressions in this case statement are onehot" {  } { { "colMuxer.sv" "" { Text "C:/Users/dlinn/Desktop/DDR/colMuxer.sv" 12 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1543383835945 "|DDR|colMuxer:colMux"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stepShiftRegister stepShiftRegister:stepReg " "Elaborating entity \"stepShiftRegister\" for hierarchy \"stepShiftRegister:stepReg\"" {  } { { "DDR.sv" "stepReg" { Text "C:/Users/dlinn/Desktop/DDR/DDR.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543383835946 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "stepShiftRegister.sv(36) " "Verilog HDL Case Statement information at stepShiftRegister.sv(36): all case item expressions in this case statement are onehot" {  } { { "stepShiftRegister.sv" "" { Text "C:/Users/dlinn/Desktop/DDR/stepShiftRegister.sv" 36 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1543383835946 "|DDR|stepShiftRegister:stepReg"}
{ "Warning" "WSGN_SEARCH_FILE" "scoring.sv 1 1 " "Using design file scoring.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 scoring " "Found entity 1: scoring" {  } { { "scoring.sv" "" { Text "C:/Users/dlinn/Desktop/DDR/scoring.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543383835953 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1543383835953 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "bpmClk scoring.sv(66) " "Verilog HDL Implicit Net warning at scoring.sv(66): created implicit net for \"bpmClk\"" {  } { { "scoring.sv" "" { Text "C:/Users/dlinn/Desktop/DDR/scoring.sv" 66 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543383835953 ""}
{ "Error" "EVRFX_VERI_INDEX_NON_ARRAY" "button scoring.sv(12) " "Verilog HDL error at scoring.sv(12): can't index object \"button\" with zero packed or unpacked array dimensions" {  } { { "scoring.sv" "" { Text "C:/Users/dlinn/Desktop/DDR/scoring.sv" 12 0 0 } }  } 0 10053 "Verilog HDL error at %2!s!: can't index object \"%1!s!\" with zero packed or unpacked array dimensions" 0 0 "Quartus II" 0 -1 1543383835953 ""}
{ "Error" "EVRFX_VERI_OVERLY_INDEXED_ARRAY" "button scoring.sv(12) " "Verilog HDL Expression error at scoring.sv(12): indexed name specifies too many indices for array \"button\"" {  } { { "scoring.sv" "" { Text "C:/Users/dlinn/Desktop/DDR/scoring.sv" 12 0 0 } }  } 0 10560 "Verilog HDL Expression error at %2!s!: indexed name specifies too many indices for array \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543383835953 ""}
{ "Error" "EVRFX_VERI_INDEX_NON_ARRAY" "button scoring.sv(13) " "Verilog HDL error at scoring.sv(13): can't index object \"button\" with zero packed or unpacked array dimensions" {  } { { "scoring.sv" "" { Text "C:/Users/dlinn/Desktop/DDR/scoring.sv" 13 0 0 } }  } 0 10053 "Verilog HDL error at %2!s!: can't index object \"%1!s!\" with zero packed or unpacked array dimensions" 0 0 "Quartus II" 0 -1 1543383835954 ""}
{ "Error" "EVRFX_VERI_OVERLY_INDEXED_ARRAY" "button scoring.sv(13) " "Verilog HDL Expression error at scoring.sv(13): indexed name specifies too many indices for array \"button\"" {  } { { "scoring.sv" "" { Text "C:/Users/dlinn/Desktop/DDR/scoring.sv" 13 0 0 } }  } 0 10560 "Verilog HDL Expression error at %2!s!: indexed name specifies too many indices for array \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543383835954 ""}
{ "Error" "EVRFX_VERI_INDEX_NON_ARRAY" "button scoring.sv(14) " "Verilog HDL error at scoring.sv(14): can't index object \"button\" with zero packed or unpacked array dimensions" {  } { { "scoring.sv" "" { Text "C:/Users/dlinn/Desktop/DDR/scoring.sv" 14 0 0 } }  } 0 10053 "Verilog HDL error at %2!s!: can't index object \"%1!s!\" with zero packed or unpacked array dimensions" 0 0 "Quartus II" 0 -1 1543383835954 ""}
{ "Error" "EVRFX_VERI_OVERLY_INDEXED_ARRAY" "button scoring.sv(14) " "Verilog HDL Expression error at scoring.sv(14): indexed name specifies too many indices for array \"button\"" {  } { { "scoring.sv" "" { Text "C:/Users/dlinn/Desktop/DDR/scoring.sv" 14 0 0 } }  } 0 10560 "Verilog HDL Expression error at %2!s!: indexed name specifies too many indices for array \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543383835954 ""}
{ "Error" "EVRFX_VERI_INDEX_NON_ARRAY" "button scoring.sv(15) " "Verilog HDL error at scoring.sv(15): can't index object \"button\" with zero packed or unpacked array dimensions" {  } { { "scoring.sv" "" { Text "C:/Users/dlinn/Desktop/DDR/scoring.sv" 15 0 0 } }  } 0 10053 "Verilog HDL error at %2!s!: can't index object \"%1!s!\" with zero packed or unpacked array dimensions" 0 0 "Quartus II" 0 -1 1543383835954 ""}
{ "Error" "EVRFX_VERI_OVERLY_INDEXED_ARRAY" "button scoring.sv(15) " "Verilog HDL Expression error at scoring.sv(15): indexed name specifies too many indices for array \"button\"" {  } { { "scoring.sv" "" { Text "C:/Users/dlinn/Desktop/DDR/scoring.sv" 15 0 0 } }  } 0 10560 "Verilog HDL Expression error at %2!s!: indexed name specifies too many indices for array \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543383835954 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 8 s 5 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was unsuccessful. 8 errors, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "368 " "Peak virtual memory: 368 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1543383836028 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Nov 27 21:43:56 2018 " "Processing ended: Tue Nov 27 21:43:56 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1543383836028 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1543383836028 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1543383836028 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1543383836028 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 10 s 5 s " "Quartus II Full Compilation was unsuccessful. 10 errors, 5 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1543383836620 ""}
