b'// I2Cdev library collection - LSM303DLHC I2C device class\n// Based on ST LSM303DLHC datasheet, REV 2, 11/2013\n// [current release date] by Nate Costello <natecostello at gmail dot com>\n// Updates should (hopefully) always be available at https://github.com/jrowberg/i2cdevlib\n//\n// Changelog:\n//     2015-03-10 - initial release\n\n/* ============================================\nI2Cdev device library code is placed under the MIT license\nCopyright (c) 2011 [Author Name], Jeff Rowberg\n\nPermission is hereby granted, free of charge, to any person obtaining a copy\nof this software and associated documentation files (the "Software"), to deal\nin the Software without restriction, including without limitation the rights\nto use, copy, modify, merge, publish, distribute, sublicense, and/or sell\ncopies of the Software, and to permit persons to whom the Software is\nfurnished to do so, subject to the following conditions:\n\nThe above copyright notice and this permission notice shall be included in\nall copies or substantial portions of the Software.\n\nTHE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR\nIMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,\nFITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE\nAUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER\nLIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,\nOUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN\nTHE SOFTWARE.\n===============================================\n*/\n\n#include "LSM303DLHC.h"\n\n/** Default constructor, uses default I2C address.\n * @see LSM303DLHC_DEFAULT_ADDRESS_A\n * @see LSM303DLHC_DEFAULT_ADDRESS_M\n */\nLSM303DLHC::LSM303DLHC() {\n    devAddrA = LSM303DLHC_DEFAULT_ADDRESS_A;\n    devAddrM = LSM303DLHC_DEFAULT_ADDRESS_M;\n    endianMode = 0;\n}\n\n/** Specific address constructor.\n@param addressA I2C accelerometer address\n@param addressM I2C magnetometer address\n@see LSM303DLHC_DEFAULT_ADDRESS_A\n@see LSM303DLHC_DEFAULT_ADDRESS_M\n@see LSM303DLHC_ADDRESS_A\n@see LSM303DLHC_ADDRESS_M\n */\nLSM303DLHC::LSM303DLHC(uint8_t addressA, uint8_t addressM) {\n    devAddrA = addressA;\n    devAddrM = addressM;\n    endianMode = 0;\n}\n\n/** Power on and prepare for general usage.\nAll values are defaults except for the data rates for the accelerometer and\nmagnetometer data rates (200hz and 220hz respectively).\n@see LSM303DLHC_RA_CTRL_REG1_A\n@see LSM303DLHC_RA_CRA_REG_M\n*/\nvoid LSM303DLHC::initialize() {\n    I2Cdev::writeByte(devAddrA, LSM303DLHC_RA_CTRL_REG1_A, 0b01100111);\n    I2Cdev::writeByte(devAddrM, LSM303DLHC_RA_CRA_REG_M, 0b00011100);\n    // ----------------------------------------------------------------------------\n    // STUB TODO:\n    // Perform any important initialization here. Maybe nothing is required, but\n    // the method should exist anyway.\n    // ----------------------------------------------------------------------------\n}\n\n/** Verify the I2C connection.\nMake sure the device is connected and responds as expected.  This device has no\ndevice ID or WHO_AM_I register.  To test the connection, bits are written to control\nregister, checked, and then the original contents are written back.\n * @return True if connection is valid, false otherwise\n */\nbool LSM303DLHC::testConnection() {\n    I2Cdev::readByte(devAddrA, LSM303DLHC_RA_CTRL_REG1_A, buffer);\n    uint8_t origValA = buffer[0];\n    I2Cdev::readByte(devAddrM, LSM303DLHC_RA_CRA_REG_M, buffer);\n    uint8_t origValM = buffer[0];\n\n    uint8_t zeros = 0b00000000;\n    I2Cdev::writeByte(devAddrA, LSM303DLHC_RA_CTRL_REG1_A, zeros);\n    I2Cdev::writeByte(devAddrM, LSM303DLHC_RA_CRA_REG_M, zeros);\n    \n    I2Cdev::readByte(devAddrA, LSM303DLHC_RA_CTRL_REG1_A, buffer);\n    uint8_t newValA = buffer[0];\n    I2Cdev::readByte(devAddrM, LSM303DLHC_RA_CRA_REG_M, buffer);\n    uint8_t newValM = buffer[0];\n    \n    I2Cdev::writeByte(devAddrA, LSM303DLHC_RA_CTRL_REG1_A, origValA);\n    I2Cdev::writeByte(devAddrM, LSM303DLHC_RA_CRA_REG_M, origValM);\n\n    if ((newValM == zeros) and (newValA == zeros)) {\n      return true;\n    }\n    return false;\n}\n\n// ----------------------------------------------------------------------------\n// STUB TODO:\n// Define methods to fully cover all available functionality provided by the\n// device, according to the datasheet and/or register map. Unless there is very\n// clear reason not to, try to follow the get/set naming convention for all\n// values, for instance:\n//   - uint8_t getThreshold()\n//   - void setThreshold(uint8_t threshold)\n//   - uint8_t getRate()\n//   - void setRate(uint8_t rate)\n//\n// Some methods may be named differently if it makes sense. As long as all\n// functionality is covered, that\'s the important part. The methods here are\n// only examples and should not be kept for your real device.\n// ----------------------------------------------------------------------------\n\n//CTRL_REG1_A, r/w\n\n/** Set the output data rate\n * @param rate The new data output rate (can be 1, 10, 25, 50, 100, 200, 400, 1620, 1344, or 5376)\n * @see LSM303DLHC_RA_CTRL_REG1_A\n * @see LSM303DLHC_ODR_BIT\n * @see LSM303DLHC_ODR_LENGTH\n * @see LSM303DLHC_RATE_1\n * @see LSM303DLHC_RATE_10\n * @see LSM303DLHC_RATE_25\n * @see LSM303DLHC_RATE_50\n * @see LSM303DLHC_RATE_100\n * @see LSM303DLHC_RATE_200\n * @see LSM303DLHC_RATE_400\n * @see LSM303DLHC_RATE_1620_LP\n * @see LSM303DLHC_RATE_1344_N_5376_LP\n */\nvoid LSM303DLHC::setAccelOutputDataRate(uint16_t rate) {\n  uint8_t writeVal;\n  \n  if (rate == 0) {\n    writeVal = LSM303DLHC_ODR_RATE_POWERDOWN;\n  } else if (rate == 1) {\n    writeVal = LSM303DLHC_ODR_RATE_1;\n  } else if (rate == 10) {\n    writeVal = LSM303DLHC_ODR_RATE_10;\n  } else if (rate == 25) {\n    writeVal = LSM303DLHC_ODR_RATE_25;\n  } else if (rate == 50) {\n    writeVal = LSM303DLHC_ODR_RATE_50;\n  } else if (rate == 100) {\n    writeVal = LSM303DLHC_ODR_RATE_100;\n  } else if (rate == 200) {\n    writeVal = LSM303DLHC_ODR_RATE_200;\n  } else if (rate == 400) {\n    writeVal = LSM303DLHC_ODR_RATE_400;\n  } else if (rate == 1620) {\n    writeVal = LSM303DLHC_ODR_RATE_1620_LP;\n  } else if (rate == 1344) {\n    writeVal = LSM303DLHC_ODR_RATE_1344_N_5376_LP;\n  } else if (rate == 5376) {\n    writeVal = LSM303DLHC_ODR_RATE_1344_N_5376_LP;\n  }\n  \n  I2Cdev::writeBits(devAddrA, LSM303DLHC_RA_CTRL_REG1_A, LSM303DLHC_ODR_BIT,\n    LSM303DLHC_ODR_LENGTH, writeVal); \n}\n\n/** Get the output data rate\n * @return The current data output rate (can be 1, 10, 25, 50, 100, 200, 400, 1620, or 1344 (implies 5376))\n * @see LSM303DLHC_RA_CTRL_REG1_A\n * @see LSM303DLHC_ODR_BIT\n * @see LSM303DLHC_ODR_LENGTH\n * @see LSM303DLHC_RATE_1\n * @see LSM303DLHC_RATE_10\n * @see LSM303DLHC_RATE_25\n * @see LSM303DLHC_RATE_50\n * @see LSM303DLHC_RATE_100\n * @see LSM303DLHC_RATE_200\n * @see LSM303DLHC_RATE_400\n * @see LSM303DLHC_RATE_1620_LP\n * @see LSM303DLHC_RATE_1344_N_5376_LP\n */\nuint16_t LSM303DLHC::getAccelOutputDataRate() {\n  I2Cdev::readBits(devAddrA, LSM303DLHC_RA_CTRL_REG1_A, LSM303DLHC_ODR_BIT,\n    LSM303DLHC_ODR_LENGTH, buffer);\n  uint8_t rate = buffer[0];\n  \n  if (rate == LSM303DLHC_ODR_RATE_POWERDOWN) {\n    return 0;\n  } else if (rate == LSM303DLHC_ODR_RATE_1) {\n    return 1;\n  } else if (rate == LSM303DLHC_ODR_RATE_10) {\n    return 10;\n  } else if (rate == LSM303DLHC_ODR_RATE_25) {\n    return 25;\n  } else if (rate == LSM303DLHC_ODR_RATE_50) {\n    return 50;\n  } else if (rate == LSM303DLHC_ODR_RATE_100) {\n    return 100;\n  } else if (rate == LSM303DLHC_ODR_RATE_200) {\n    return 200;\n  } else if (rate == LSM303DLHC_ODR_RATE_400) {\n    return 400;\n  } else if (rate == LSM303DLHC_ODR_RATE_1620_LP) {\n    return 1620;\n  } else if (rate == LSM303DLHC_ODR_RATE_1344_N_5376_LP) {\n    return 1344;\n  } else if (rate == LSM303DLHC_ODR_RATE_1344_N_5376_LP) {\n    return 5376;\n  }\n}\n\n/*Enables or disables the accelerometer low power mode\n@param enabled The new enabled state of the low power mode\n@see LSM303DLHC_RA_CTRL_REG1_A\n@see LSM303DLHC_LPEN_BIT\n*/\nvoid LSM303DLHC::setAccelLowPowerEnabled(bool enabled){\n  I2Cdev::writeBit(devAddrA, LSM303DLHC_RA_CTRL_REG1_A, LSM303DLHC_LPEN_BIT, enabled);\n}\n\n/*Get whether the accelerometer low power mode is enabled\n@return True if the acceleromer low power mode is enabled\n@see LSM303DLHC_RA_CTRL_REG1_A\n@see LSM303DLHC_LPEN_BIT\n*/\nbool LSM303DLHC::getAccelLowPowerEnabled(){\n  I2Cdev::readBit(devAddrA, LSM303DLHC_RA_CTRL_REG1_A, LSM303DLHC_LPEN_BIT, buffer);\n  return buffer[0];\n}\n\n/** Enables or disables the ability to get Z data\n * @param enabled The new enabled state of the Z axis\n * @see LSM303DLHC_RA_CTRL_REG1_A\n * @see LSM303DLHC_ZEN_BIT\n */\nvoid LSM303DLHC::setAccelZEnabled(bool enabled) {\n  I2Cdev::writeBit(devAddrA, LSM303DLHC_RA_CTRL_REG1_A, LSM303DLHC_ZEN_BIT, enabled);\n}\n\n/** Get whether Z axis data is enabled\n * @return True if the Z axis is enabled, false otherwise\n * @see LSM303DLHC_RA_CTRL_REG1_A\n * @see LSM303DLHC_ZEN_BIT\n */\nbool LSM303DLHC::getAccelZEnabled() {\n  I2Cdev::readBit(devAddrA, LSM303DLHC_RA_CTRL_REG1_A, LSM303DLHC_ZEN_BIT, buffer);\n  return buffer[0];\n}\n\n/** Enables or disables the ability to get Y data\n * @param enabled The new enabled state of the Y axis\n * @see LSM303DLHC_RA_CTRL_REG1_A\n * @see LSM303DLHC_YEN_BIT\n */\nvoid LSM303DLHC::setAccelYEnabled(bool enabled) {\n  I2Cdev::writeBit(devAddrA, LSM303DLHC_RA_CTRL_REG1_A, LSM303DLHC_YEN_BIT, enabled);\n}\n\n/** Get whether Y axis data is enabled\n * @return True if the Y axis is enabled, false otherwise\n * @see LSM303DLHC_RA_CTRL_REG1_A\n * @see LSM303DLHC_YEN_BIT\n */\nbool LSM303DLHC::getAccelYEnabled() {\n  I2Cdev::readBit(devAddrA, LSM303DLHC_RA_CTRL_REG1_A, LSM303DLHC_YEN_BIT, buffer);\n  return buffer[0];\n}\n\n/** Enables or disables the ability to get X data\n * @param enabled The new enabled state of the X axis\n * @see LSM303DLHC_RA_CTRL_REG1_A\n * @see LSM303DLHC_XEN_BIT\n */\nvoid LSM303DLHC::setAccelXEnabled(bool enabled) {\n  I2Cdev::writeBit(devAddrA, LSM303DLHC_RA_CTRL_REG1_A, LSM303DLHC_XEN_BIT, enabled);\n}\n\n/** Get whether X axis data is enabled\n * @return True if the X axis is enabled, false otherwise\n * @see LSM303DLHC_RA_CTRL_REG1_A\n * @see LSM303DLHC_XEN_BIT\n */\nbool LSM303DLHC::getAccelXEnabled() {\n  I2Cdev::readBit(devAddrA, LSM303DLHC_RA_CTRL_REG1_A, LSM303DLHC_XEN_BIT, buffer);\n  return buffer[0];\n}\n\n//CTRL_REG2_A r/w\n\n/** Set the high pass mode\n * @param mode The new high pass mode\n * @see LSM303DLHC_RA_CTRL_REG2\n * @see LSM303DLHC_HPM_BIT\n * @see LSM303DLHC_HPM_LENGTH\n * @see LSM303DLHC_HPM_HRF\n * @see LSM303DLHC_HPM_REFERENCE\n * @see LSM303DLHC_HPM_NORMAL\n * @see LSM303DLHC_HPM_AUTORESET\n */\nvoid LSM303DLHC::setAccelHighPassMode(uint8_t mode) {\n  I2Cdev::writeBits(devAddrA, LSM303DLHC_RA_CTRL_REG2_A, LSM303DLHC_HPM_BIT, \n    LSM303DLHC_HPM_LENGTH, mode);\n}\n\n/** Get the high pass mode\n * @return High pass mode\n * @see LSM303DLHC_RA_CTRL_REG2_A\n * @see LSM303DLHC_HPM_BIT\n * @see LSM303DLHC_HPM_LENGTH\n * @see LSM303DLHC_HPM_HRF\n * @see LSM303DLHC_HPM_REFERENCE\n * @see LSM303DLHC_HPM_NORMAL\n * @see LSM303DLHC_HPM_AUTORESET\n */\nuint8_t LSM303DLHC::getAccelHighPassMode() {\n  I2Cdev::readBits(devAddrA, LSM303DLHC_RA_CTRL_REG2_A, LSM303DLHC_HPM_BIT, \n    LSM303DLHC_HPM_LENGTH, buffer);\n  return buffer[0];\n}\n\n/** Set the high pass filter cut off frequency level (1 - 10)\n * @param level The new level for the hpcf, using one of the defined levels\n * @see LSM303DLHC_RA_CTRL_REG2_A\n * @see LSM303DLHC_HPCF_BIT\n * @see LSM303DLHC_HPCF_LENGTH\n * @see LSM303DLHC_HPCF1\n * @see LSM303DLHC_HPCF2\n * @see LSM303DLHC_HPCF3\n * @see LSM303DLHC_HPCF4\n */\nvoid LSM303DLHC::setAccelHighPassFilterCutOffFrequencyLevel(uint8_t level) {\n  I2Cdev::writeBits(devAddrA, LSM303DLHC_RA_CTRL_REG2_A, LSM303DLHC_HPCF_BIT, \n    LSM303DLHC_HPCF_LENGTH, level);\n}\n\n/** Get the high pass filter cut off frequency level (1 - 10)\n * @return High pass filter cut off frequency level\n * @see LSM303DLHC_RA_CTRL_REG2_A\n * @see LSM303DLHC_HPCF_BIT\n * @see LSM303DLHC_HPCF_LENGTH\n * @see LSM303DLHC_HPCF1\n * @see LSM303DLHC_HPCF2\n * @see LSM303DLHC_HPCF3\n * @see LSM303DLHC_HPCF4\n */\nuint8_t LSM303DLHC::getAccelHighPassFilterCutOffFrequencyLevel() {\n  I2Cdev::readBits(devAddrA, LSM303DLHC_RA_CTRL_REG2_A, LSM303DLHC_HPCF_BIT, \n    LSM303DLHC_HPCF_LENGTH, buffer);\n  return buffer[0];\n}\n\n//CTRL_REG3_A r/w\n\n/*Enable the Click interrupt routed to the INT1 pin.\n@param enabled The new enabled state of the Click interrupt routed to the INT1 pin\n@see LSM303DLHC_RA_CTRL_REG3_A\n@see LSM303DLHC_I1_CLICK_BIT\n*/\nvoid LSM303DLHC::setAccelINT1ClickEnabled(bool enabled){\n  I2Cdev::writeBit(devAddrA, LSM303DLHC_RA_CTRL_REG3_A, LSM303DLHC_I1_CLICK_BIT, enabled);\n}\n\n/*Get whether the Click interrupt is routed to the INT1 pin.\n@return True if the Click interrupt is routed to the INT1 pin\n@see LSM303DLHC_RA_CTRL_REG3_A\n@see LSM303DLHC_I1_CLICK_BIT\n*/\nbool LSM303DLHC::getAccelINT1ClickEnabled(){\n  I2Cdev::readBit(devAddrA, LSM303DLHC_RA_CTRL_REG3_A, LSM303DLHC_I1_CLICK_BIT, buffer);\n  return buffer[0];\n}\n\n/*Enable the AOR1 interrupt routed to the INT1 pin.\n@param enabled The new enabled state of the AOR1 interrupt routed to the INT1 pin\n@see LSM303DLHC_RA_CTRL_REG3_A\n@see LSM303DLHC_I1_AOI1_BIT\n*/\nvoid LSM303DLHC::setAccelINT1AOI1Enabled(bool enabled){\n  I2Cdev::writeBit(devAddrA, LSM303DLHC_RA_CTRL_REG3_A, LSM303DLHC_I1_AOI1_BIT, enabled);\n}\n\n/*Get whether the AOR1 interrupt is routed to the INT1 pin.\n@return True if the AOR1 interrupt is routed to the INT1 pin\n@see LSM303DLHC_RA_CTRL_REG3_A\n@see LSM303DLHC_I1_AOI1_BIT\n*/\nbool LSM303DLHC::getAccelINT1AOI1Enabled(){\n  I2Cdev::readBit(devAddrA, LSM303DLHC_RA_CTRL_REG3_A, LSM303DLHC_I1_AOI1_BIT, buffer);\n  return buffer[0];\n}\n\n/*Enable the AOR2 interrupt routed to the INT1 pin.\n@param enabled The new enabled state of the AOR2 interrupt routed to the INT1 pin\n@see LSM303DLHC_RA_CTRL_REG3_A\n@see LSM303DLHC_I1_AOI2_BIT\n*/\nvoid LSM303DLHC::setAccelINT1AOI2Enabled(bool enabled){\n  I2Cdev::writeBit(devAddrA, LSM303DLHC_RA_CTRL_REG3_A, LSM303DLHC_I1_AOI2_BIT, enabled);\n}\n\n/*Get whether the AOR2 interrupt is routed to the INT1 pin.\n@return True if the AOR2 interrupt is routed to the INT1 pin\n@see LSM303DLHC_RA_CTRL_REG3_A\n@see LSM303DLHC_I1_AOI2_BIT\n*/\nbool LSM303DLHC::getAccelINT1AOI2Enabled(){\n  I2Cdev::readBit(devAddrA, LSM303DLHC_RA_CTRL_REG3_A, LSM303DLHC_I1_AOI2_BIT, buffer);\n  return buffer[0];\n}\n\n/*Enable the Data Ready 1 interrupt routed to the INT1 pin.\n@param enabled The new enabled state of the Data Ready 1 interrupt routed to the INT1 pin\n@see LSM303DLHC_RA_CTRL_REG3_A\n@see LSM303DLHC_I1_DRDY1_BIT\n*/\nvoid LSM303DLHC::setAccelINT1DataReady1Enabled(bool enabled){\n  I2Cdev::writeBit(devAddrA, LSM303DLHC_RA_CTRL_REG3_A, LSM303DLHC_I1_DRDY1_BIT, enabled);\n}\n\n/*Get whether the Data Ready 1 interrupt is routed to the INT1 pin.\n@return True if the Data Ready 1 interrupt is routed to the INT1 pin\n@see LSM303DLHC_RA_CTRL_REG3_A\n@see LSM303DLHC_I1_DRDY1_BIT\n*/\nbool LSM303DLHC::getAccelINT1DataReady1Enabled(){\n  I2Cdev::readBit(devAddrA, LSM303DLHC_RA_CTRL_REG3_A, LSM303DLHC_I1_DRDY1_BIT, buffer);\n  return buffer[0];\n}\n\n/*Enable the Data Ready 2 interrupt routed to the INT1 pin.\n@param enabled The new enabled state of the Data Ready 2 interrupt routed to the INT1 pin\n@see LSM303DLHC_RA_CTRL_REG3_A\n@see LSM303DLHC_I1_DRDY2_BIT\n*/\nvoid LSM303DLHC::setAccelINT1DataReady2Enabled(bool enabled){\n  I2Cdev::writeBit(devAddrA, LSM303DLHC_RA_CTRL_REG3_A, LSM303DLHC_I1_DRDY2_BIT, enabled);\n}\n\n/*Get whether the Data Ready 2 interrupt is routed to the INT1 pin.\n@return True if the Data Ready 2 interrupt is routed to the INT1 pin\n@see LSM303DLHC_RA_CTRL_REG3_A\n@see LSM303DLHC_I1_DRDY2_BIT\n*/\nbool LSM303DLHC::getAccelINT1DataReady2Enabled(){\n  I2Cdev::readBit(devAddrA, LSM303DLHC_RA_CTRL_REG3_A, LSM303DLHC_I1_DRDY2_BIT, buffer);\n  return buffer[0];\n}\n\n/*Enable the FIFO watermark interrupt routed to the INT1 pin.\n@param enabled The new enabled state of the FIFO watermark interrupt routed to the INT1 pin\n@see LSM303DLHC_RA_CTRL_REG3_A\n@see LSM303DLHC_I1_WTM_BIT\n*/\nvoid LSM303DLHC::setAccelINT1FIFOWatermarkEnabled(bool enabled){\n  I2Cdev::writeBit(devAddrA, LSM303DLHC_RA_CTRL_REG3_A, LSM303DLHC_I1_WTM_BIT, enabled);\n}\n\n/*Get whether the FIFO watermark interrupt is routed to the INT1 pin.\n@return True if the FIFO watermark interrupt is routed to the INT1 pin\n@see LSM303DLHC_RA_CTRL_REG3_A\n@see LSM303DLHC_I1_WTM_BIT\n*/\nbool LSM303DLHC::getAccelINT1FIFOWatermarkEnabled(){\n  I2Cdev::readBit(devAddrA, LSM303DLHC_RA_CTRL_REG3_A, LSM303DLHC_I1_WTM_BIT, buffer);\n  return buffer[0];\n}\n\n/*Enable the FIFO overrun interrupt routed to the INT1 pin.\n@param enabled The new enabled state of the FIFO overrun interrupt routed to the INT1 pin\n@see LSM303DLHC_RA_CTRL_REG3_A\n@see LSM303DLHC_I1_OVERRUN_BIT\n*/\nvoid LSM303DLHC::setAccelINT1FIFOOverunEnabled(bool enabled){\n  I2Cdev::writeBit(devAddrA, LSM303DLHC_RA_CTRL_REG3_A, LSM303DLHC_I1_OVERRUN_BIT, enabled);\n}\n\n/*Get whether the FIFO overrun interrupt is routed to the INT1 pin.\n@return True if the FIFO overrun interrupt is routed to the INT1 pin\n@see LSM303DLHC_RA_CTRL_REG3_A\n@see LSM303DLHC_I1_OVERRUN_BIT\n*/\nbool LSM303DLHC::getAccelINT1FIFOOverunEnabled(){\n  I2Cdev::readBit(devAddrA, LSM303DLHC_RA_CTRL_REG3_A, LSM303DLHC_I1_OVERRUN_BIT, buffer);\n  return buffer[0];\n}\n\n//CTRL_REG4_A r/w\n\n/** Set the Block Data Update (BDU) enabled state\n * @param enabled New BDU enabled state\n * @see LSM303DLHC_RA_CTRL_REG4_A\n * @see LSM303DLHC_BDU_BIT\n */\nvoid LSM303DLHC::setAccelBlockDataUpdateEnabled(bool enabled) {\n  I2Cdev::writeBit(devAddrA, LSM303DLHC_RA_CTRL_REG4_A, LSM303DLHC_BDU_BIT, enabled);\n}\n\n/** Get the BDU enabled state\n * @return True if Block Data Update is enabled, false otherwise\n * @see LSM303DLHC_RA_CTRL_REG4_A\n * @see LSM303DLHC_BDU_BIT\n */\nbool LSM303DLHC::getAccelBlockDataUpdateEnabled() {\n  I2Cdev::readBit(devAddrA, LSM303DLHC_RA_CTRL_REG4_A, LSM303DLHC_BDU_BIT, buffer);\n  return buffer[0];\n}\n\n/** Set the data endian modes\n * In Big Endian mode, the Most Significat Byte (MSB) is on the lower address, \n * and the Least Significant Byte (LSB) is on the higher address. Little Endian \n * mode reverses this order. Little Endian is the default mode.\n * @param endianness New endian mode\n * @see LSM303DLHC_RA_CTRL_REG4_A\n * @see LSM303DLHC_BLE_BIT\n * @see LSM303DLHC_BIG_ENDIAN\n * @see LSM303DLHC_LITTLE_ENDIAN\n */\nvoid LSM303DLHC::setAccelEndianMode(bool endianness) {\n  I2Cdev::writeBit(devAddrA, LSM303DLHC_RA_CTRL_REG4_A, LSM303DLHC_BLE_BIT, \n    endianness);\n  endianMode = getAccelEndianMode();\n}\n\n/** Get the data endian mode\n * @return Current endian mode\n * @see LSM303DLHC_RA_CTRL_REG4_A\n * @see LSM303DLHC_BLE_BIT\n * @see LSM303DLHC_BIG_ENDIAN\n * @see LSM303DLHC_LITTLE_ENDIAN\n */\nbool LSM303DLHC::getAccelEndianMode() {\n  return endianMode;\n  I2Cdev::readBit(devAddrA, LSM303DLHC_RA_CTRL_REG4_A, LSM303DLHC_BLE_BIT,\n    buffer);\n  return buffer[0];\n}\n\n/** Set the full scale of the data output (in dps)\n * @param scale The new scale of the data output (250, 500, 2000)\n * @see LSM303DLHC_RA_CTRL_REG4_A\n * @see LSM303DLHC_FS_BIT\n * @see LSM303DLHC_FS_LENGTH\n * @see LSM303DLHC_FS_2\n * @see LSM303DLHC_FS_4\n * @see LSM303DLHC_FS_8\n * @see LSM303DLHC_FS_16\n */\nvoid LSM303DLHC::setAccelFullScale(uint8_t scale) {\n  uint8_t writeBits;\n  \n  if (scale == 2) {\n    writeBits = LSM303DLHC_FS_2;\n  } else if (scale == 4) {\n    writeBits = LSM303DLHC_FS_4;\n  } else if (scale == 8) {\n    writeBits = LSM303DLHC_FS_8;\n  } else {\n    writeBits = LSM303DLHC_FS_16;\n  }\n\n  I2Cdev::writeBits(devAddrA, LSM303DLHC_RA_CTRL_REG4_A, LSM303DLHC_FS_BIT, \n    LSM303DLHC_FS_LENGTH, writeBits);\n}\n\n/** Get the current full scale of the output data (in dps)\n * @return Current scale of the output data\n * @see LSM303DLHC_RA_CTRL_REG4_A\n * @see LSM303DLHC_FS_BIT\n * @see LSM303DLHC_FS_LENGTH\n * @see LSM303DLHC_FS_2\n * @see LSM303DLHC_FS_4\n * @see LSM303DLHC_FS_8\n * @see LSM303DLHC_FS_16\n */\nuint8_t LSM303DLHC::getAccelFullScale() {\n  I2Cdev::readBits(devAddrA, LSM303DLHC_RA_CTRL_REG4_A, \n    LSM303DLHC_FS_BIT, LSM303DLHC_FS_LENGTH, buffer);\n  uint8_t readBits = buffer[0];\n  \n  if (readBits == LSM303DLHC_FS_2) {\n    return 2;\n  } else if (readBits == LSM303DLHC_FS_4) {\n    return 4;\n  } else if (readBits == LSM303DLHC_FS_8) {\n    return 8;\n  } else {\n    return 16;\n  }\n}\n\n/*Enables or disables high resolution output.\n@param enabled New enabled state of high resolution output\n@see LSM303DLHC_RA_CTRL_REG4_A\n@see LSM303DLHC_HR_BIT\n*/\nvoid LSM303DLHC::setAccelHighResOutputEnabled(bool enabled){\n  I2Cdev::writeBit(devAddrA, LSM303DLHC_RA_CTRL_REG4_A, LSM303DLHC_HR_BIT,\n    enabled);\n}\n\n/*Gets whether high resolution output is enabled.\n@return True if high resolution output is enabled\n@see LSM303DLHC_RA_CTRL_REG4_A\n@see LSM303DLHC_HR_BIT\n*/\nbool LSM303DLHC::getAccelHighResOutputEnabled(){\n  I2Cdev::readBit(devAddrA, LSM303DLHC_RA_CTRL_REG4_A, LSM303DLHC_HR_BIT,\n    buffer);\n  return buffer[0];\n}\n\n/** Set the SPI mode\n * @param mode New SPI mode\n * @see LSM303DLHC_RA_CTRL_REG4_A\n * @see LSM303DLHC_SIM_BIT\n * @see LSM303DLHC_SIM_4W\n * @see LSM303DLHC_SIM_3W\n */\nvoid LSM303DLHC::setAccelSPIMode(bool mode) {\n  I2Cdev::writeBit(devAddrA, LSM303DLHC_RA_CTRL_REG4_A, LSM303DLHC_SIM_BIT, mode);\n}\n\n/** Get the SPI mode\n * @return Current SPI mode\n * @see LSM303DLHC_RA_CTRL_REG4_A\n * @see LSM303DLHC_SIM_BIT\n * @see LSM303DLHC_SIM_4W\n * @see LSM303DLHC_SIM_3W\n */\nbool LSM303DLHC::getAccelSPIMode() {\n  I2Cdev::readBit(devAddrA, LSM303DLHC_RA_CTRL_REG4_A, LSM303DLHC_SIM_BIT, \n    buffer);\n  return buffer[0];\n}\n\n//CTRL_REG5_A r/w\n\n/** Reboots the FIFO memory content\n * @see LSM303DLHC_RA_CTRL_REG5_A\n * @see LSM303DLHC_BOOT_BIT\n */\nvoid LSM303DLHC::rebootAccelMemoryContent() {\n  I2Cdev::writeBit(devAddrA, LSM303DLHC_RA_CTRL_REG5_A, LSM303DLHC_BOOT_BIT, true);\n}\n\n/** Set whether the FIFO buffer is enabled\n * @param enabled New enabled state of the FIFO buffer\n * @see LSM303DLHC_RA_CTRL_REG5_A\n * @see LSM303DLHC_FIFO_EN_BIT\n */\nvoid LSM303DLHC::setAccelFIFOEnabled(bool enabled) {\n  I2Cdev::writeBit(devAddrA, LSM303DLHC_RA_CTRL_REG5_A, LSM303DLHC_FIFO_EN_BIT, \n    enabled);\n}\n\n/** Get whether the FIFO buffer is enabled\n * @return True if the FIFO buffer is enabled, false otherwise\n * @see LSM303DLHC_RA_CTRL_REG5_A\n * @see LSM303DLHC_FIFO_EN_BIT\n */\nbool LSM303DLHC::getAccelFIFOEnabled() {\n  I2Cdev::readBit(devAddrA, LSM303DLHC_RA_CTRL_REG5_A, LSM303DLHC_FIFO_EN_BIT, \n    buffer);\n  return buffer[0];\n}\n\n/*Enable latching of interrupt requrest 1\n@param latched New enabled state of latching interrupt request 1\n@see LSM303DLHC_RA_CTRL_REG5_A\n@see LSM303DLHC_LIR_INT1_BIT\n*/\nvoid LSM303DLHC::setAccelInterrupt1RequestLatched(bool latched){\n  I2Cdev::writeBit(devAddrA, LSM303DLHC_RA_CTRL_REG5_A, LSM303DLHC_LIR_INT1_BIT, \n    latched);\n}\n\n/*Get whether latching of interrupt request 1 is enabled.\n@return True if latching of interrupt request 1 is enabled\n@see LSM303DLHC_RA_CTRL_REG5_A\n@see LSM303DLHC_LIR_INT1_BIT\n*/\nbool LSM303DLHC::getAccelInterrupt1RequestLatched(){\n  I2Cdev::readBit(devAddrA, LSM303DLHC_RA_CTRL_REG5_A, LSM303DLHC_LIR_INT1_BIT,\n    buffer);\n  return buffer[0];\n}\n\n/*Enable latching of interrupt requrest 2\n@param latched New enabled state of latching interrupt request 2\n@see LSM303DLHC_RA_CTRL_REG5_A\n@see LSM303DLHC_LIR_INT2_BIT\n*/\nvoid LSM303DLHC::setAccelInterrupt2RequestLatched(bool latched){\n  I2Cdev::writeBit(devAddrA, LSM303DLHC_RA_CTRL_REG5_A, LSM303DLHC_LIR_INT2_BIT,\n    latched);\n}\n\n/*Get whether latching of interrupt request 2 is enabled.\n@return True if latching of interrupt request 2 is enabled\n@see LSM303DLHC_RA_CTRL_REG5_A\n@see LSM303DLHC_LIR_INT2_BIT\n*/\nbool LSM303DLHC::getAccelInterrupt2RequestLatched(){\n  I2Cdev::readBit(devAddrA, LSM303DLHC_RA_CTRL_REG5_A, LSM303DLHC_LIR_INT2_BIT,\n    buffer);\n  return buffer[0];\n}\n\n/*Enable 4D dectection interrupt 1\n@param enabled New enabled state of the 4D detection interrupt 1\n@see LSM303DLHC_RA_CTRL_REG5_A\n@see LSM303DLHC_D4D_INT1_BIT\n*/\nvoid LSM303DLHC::setAccelDetect4DInterrupt1Enabled(bool enabled){\n  I2Cdev::writeBit(devAddrA, LSM303DLHC_RA_CTRL_REG5_A, LSM303DLHC_D4D_INT1_BIT,\n    enabled);\n}\n\n/*Get whether 4D detection interrupt 1 is enabled.\n@return True if 4D detection interrupt 1 is enabled\n@see LSM303DLHC_RA_CTRL_REG5_A\n@see LSM303DLHC_D4D_INT1_BIT\n*/\nbool LSM303DLHC::getAccelDetect4DInterrupt1Enabled(){\n  I2Cdev::readBit(devAddrA, LSM303DLHC_RA_CTRL_REG5_A, LSM303DLHC_D4D_INT1_BIT,\n    buffer);\n  return buffer[0];\n}\n\n/*Enable 4D dectection interrupt 2\n@param enabled New enabled state of the 4D detection interrupt 2\n@see LSM303DLHC_RA_CTRL_REG5_A\n@see LSM303DLHC_D4D_INT2_BIT\n*/\nvoid LSM303DLHC::setAccelDetect4DInterrupt2Enabled(bool enabled){\n  I2Cdev::writeBit(devAddrA, LSM303DLHC_RA_CTRL_REG5_A, LSM303DLHC_D4D_INT2_BIT,\n    enabled);\n}\n\n/*Get whether 4D detection interrupt 2 is enabled.\n@return True if 4D detection interrupt 2 is enabled\n@see LSM303DLHC_RA_CTRL_REG5_A\n@see LSM303DLHC_D4D_INT2_BIT\n*/\nbool LSM303DLHC::getAccelDetect4DInterrupt2Enabled(){\n  I2Cdev::readBit(devAddrA, LSM303DLHC_RA_CTRL_REG5_A, LSM303DLHC_D4D_INT2_BIT,\n    buffer);\n  return buffer[0];\n}\n\n//CTRL_REG6_A r/w\n        \n//TODO:\n/*Enable the Click interrupt routed to the INT2 pin.\n@param enabled The new enabled state of the Click interrupt routed to the INT2 pin\n@see LSM303DLHC_RA_CTRL_REG6_A\n@see LSM303DLHC_I2_CLICK_BIT\n*/\nvoid LSM303DLHC::setAccelINT2ClickEnabled(bool enabled){\n  I2Cdev::writeBit(devAddrA, LSM303DLHC_RA_CTRL_REG6_A, LSM303DLHC_I2_CLICK_BIT, enabled);\n}\n\n/*Get whether the Click interrupt is routed to the INT2 pin.\n@return True if the Click interrupt is routed to the INT2 pin\n@see LSM303DLHC_RA_CTRL_REG6_A\n@see LSM303DLHC_I2_CLICK_BIT\n*/\nbool LSM303DLHC::getAccelINT2ClickEnabled(){\n  I2Cdev::readBit(devAddrA, LSM303DLHC_RA_CTRL_REG6_A, LSM303DLHC_I2_CLICK_BIT, buffer);\n  return buffer[0];\n}\n\n/*Enable interrupt 1 routed to the INT2 pin.\n@param enabled The new enabled state of whether interrupt 1 routed to the INT2 pin\n@see LSM303DLHC_RA_CTRL_REG6_A\n@see LSM303DLHC_I2_INT1_BIT\n*/\nvoid LSM303DLHC::setAccelINT2Interrupt1Enabled(bool enabled){\n  I2Cdev::writeBit(devAddrA, LSM303DLHC_RA_CTRL_REG6_A, LSM303DLHC_I2_INT1_BIT, enabled);\n}\n\n/*Get whether interrupt 1 is routed to the INT2 pin.\n@return True if interrupt 1 is routed to the INT2 pin\n@see LSM303DLHC_RA_CTRL_REG6_A\n@see LSM303DLHC_I2_INT1_BIT\n*/\nbool LSM303DLHC::getAccelINT2Interrupt1Enabled(){\n  I2Cdev::readBit(devAddrA, LSM303DLHC_RA_CTRL_REG6_A, LSM303DLHC_I2_INT1_BIT, buffer);\n  return buffer[0];\n}\n\n/*Enable interrupt 2 routed to the INT2 pin.\n@param enabled The new enabled state of whether interrupt 2 routed to the INT2 pin\n@see LSM303DLHC_RA_CTRL_REG6_A\n@see LSM303DLHC_I2_INT2_BIT\n*/\nvoid LSM303DLHC::setAccelINT2Interrupt2Enabled(bool enabled){\n  I2Cdev::writeBit(devAddrA, LSM303DLHC_RA_CTRL_REG6_A, LSM303DLHC_I2_INT2_BIT, enabled);\n}\n\n/*Get whether interrupt 2 is routed to the INT2 pin.\n@return True if interrupt 2 is routed to the INT2 pin\n@see LSM303DLHC_RA_CTRL_REG6_A\n@see LSM303DLHC_I2_INT2_BIT\n*/\nbool LSM303DLHC::getAccelINT2Interrupt2Enabled(){\n  I2Cdev::readBit(devAddrA, LSM303DLHC_RA_CTRL_REG6_A, LSM303DLHC_I2_INT2_BIT, buffer);\n  return buffer[0];\n}\n\n/*Enable memory content reboot via INT2 pin\n@param enabled The new state of whether memory content is rebooted via INT2 pin\n@see LSM303DLHC_RA_CTRL_REG6_A\n@see LSM303DLHC_BOOT_I1_BIT\n*/\nvoid LSM303DLHC::setAccelRebootMemoryContentINT2Enabled(bool enabled){\n  I2Cdev::writeBit(devAddrA, LSM303DLHC_RA_CTRL_REG6_A, LSM303DLHC_BOOT_I1_BIT, enabled);\n} \n\n/*Get whether memory content reboot is enabled via INT2 pin\n@return True if memory content reboot is via INT2 pin is enabled\n@see LSM303DLHC_RA_CTRL_REG6_A\n@see LSM303DLHC_BOOT_I1_BIT\n*/\nbool LSM303DLHC::getAccelRebootMemoryContentINT2Enabled(){\n  I2Cdev::readBit(devAddrA, LSM303DLHC_RA_CTRL_REG6_A, LSM303DLHC_BOOT_I1_BIT, buffer);\n  return buffer[0];\n}\n\n// // TODO Documentation\n// void setAccelActiveFunctionStatusINT2Enabled(bool enabled);\n\n// // TODO Documentation\n// bool getAccelActiveFunctionStatusINT2Enabled();\n\n/*Enable active low interrupts.\n@param enable The new state of whether active low interrupts are enabled\n@see LSM303DLHC_RA_CTRL_REG6_A\n@see LSM303DLHC_H_ACTIVE_BIT\n*/\nvoid LSM303DLHC::setAccelInterruptActiveLowEnabled(bool enabled){\n  I2Cdev::writeBit(devAddrA, LSM303DLHC_RA_CTRL_REG6_A, LSM303DLHC_H_ACTIVE_BIT, enabled);\n}\n\n/*Get whether active low interrupts are enabled.\n@return True if active low interrupts are enabled.\n@see LSM303DLHC_RA_CTRL_REG6_A\n@see LSM303DLHC_H_ACTIVE_BIT\n*/\nbool LSM303DLHC::getAccelInterruptActiveLowEnabled(){\n  I2Cdev::readBit(devAddrA, LSM303DLHC_RA_CTRL_REG6_A, LSM303DLHC_H_ACTIVE_BIT, buffer);\n  return buffer[0];\n}\n\n//REFERENCE_A, r/w\n\n/** Set the reference value for interrupt generation\n * @param reference New reference value for interrupt generation\n * @see LSM303DLHC_RA_REFERENCE_A\n */\nvoid LSM303DLHC::setAccelInterruptReference(uint8_t reference) {\n  I2Cdev::writeByte(devAddrA, LSM303DLHC_RA_REFERENCE_A, reference);\n}\n\n/** Get the 8-bit reference value for interrupt generation\n * @return 8-bit reference value for interrupt generation\n * @see LSM303DLHC_RA_REFERENCE\n */\nuint8_t LSM303DLHC::getAccelInterruptReference() {\n  I2Cdev::readByte(devAddrA, LSM303DLHC_RA_REFERENCE_A, buffer);\n  return buffer[0];\n}\n\n//STATUS_REG_A r\n\n/** Get whether new data overwrote the last set of data before it was read\n * @return True if the last set of data was overwritten before being read, false\n * otherwise\n * @see LSM303DLHC_RA_STATUS_REG_A\n * @see LSM303DLHC_ZYXOR_BIT\n */\nbool LSM303DLHC::getAccelXYZOverrun() {\n  I2Cdev::readBit(devAddrA, LSM303DLHC_RA_STATUS_REG_A, LSM303DLHC_ZYXOR_BIT, \n    buffer);\n  return buffer[0];\n}\n\n/** Get whether new Z data overwrote the last set of data before it was read\n * @return True if the last set of Z data was overwritten before being read,\n * false otherwise\n * @see LSM303DLHC_RA_STATUS_REG_A\n * @see LSM303DLHC_ZOR_BIT\n */\nbool LSM303DLHC::getAccelZOverrun() {\n  I2Cdev::readBit(devAddrA, LSM303DLHC_RA_STATUS_REG_A, LSM303DLHC_ZOR_BIT, \n    buffer);\n  return buffer[0];\n}\n\n/** Get whether new Y data overwrote the last set of data before it was read\n * @return True if the last set of Y data was overwritten before being read, \n * false otherwise\n * @see LSM303DLHC_RA_STATUS_REG_A\n * @see LSM303DLHC_YOR_BIT\n */\nbool LSM303DLHC::getAccelYOverrun() {\n  I2Cdev::readBit(devAddrA, LSM303DLHC_RA_STATUS_REG_A, LSM303DLHC_YOR_BIT, \n    buffer);\n  return buffer[0];\n}\n\n/** Get whether new X data overwrote the last set of data before it was read\n * @return True if the last set of X data was overwritten before being read, \n * false otherwise\n * @see LSM303DLHC_RA_STATUS_REG_A\n * @see LSM303DLHC_XOR_BIT\n */\nbool LSM303DLHC::getAccelXOverrun() {\n  I2Cdev::readBit(devAddrA, LSM303DLHC_RA_STATUS_REG_A, LSM303DLHC_XOR_BIT, \n    buffer);\n  return buffer[0];\n}\n\n/** Get whether there is new data avaialable\n * @return True if there is new data available, false otherwise\n * @see LSM303DLHC_RA_STATUS_REG_A\n * @see LSM303DLHC_ZYXDA_BIT\n */\nbool LSM303DLHC::getAccelXYZDataAvailable() {\n  I2Cdev::readBit(devAddrA, LSM303DLHC_RA_STATUS_REG_A, LSM303DLHC_ZYXDA_BIT, \n    buffer);\n  return buffer[0];\n}\n\n/** Get whether there is new Z data avaialable\n * @return True if there is new Z data available, false otherwise\n * @see LSM303DLHC_RA_STATUS_REG_A\n * @see LSM303DLHC_ZDA_BIT\n */\nbool LSM303DLHC::getAccelZDataAvailable() {\n  I2Cdev::readBit(devAddrA, LSM303DLHC_RA_STATUS_REG_A, LSM303DLHC_ZDA_BIT, \n    buffer);\n  return buffer[0];\n}\n\n/** Get whether there is new Y data avaialable\n * @return True if there is new Y data available, false otherwise\n * @see LSM303DLHC_RA_STATUS_REG_A\n * @see LSM303DLHC_YDA_BIT\n */\nbool LSM303DLHC::getAccelYDataAvailable() {\n  I2Cdev::readBit(devAddrA, LSM303DLHC_RA_STATUS_REG_A, LSM303DLHC_YDA_BIT, \n    buffer);\n  return buffer[0];\n}\n\n/** Get whether there is new X data avaialable\n * @return True if there is new X data available, false otherwise\n * @see LSM303DLHC_RA_STATUS_REG_A\n * @see LSM303DLHC_XDA_BIT\n */\nbool LSM303DLHC::getAccelXDataAvailable() {\n  I2Cdev::readBit(devAddrA, LSM303DLHC_RA_STATUS_REG_A, LSM303DLHC_XDA_BIT, \n    buffer);\n  return buffer[0];\n}\n\n//OUT_*_A, r\n\n//TODO:\n//Fix getAccerlation to read all 6 regs, and fix endian internal state\n\n/** Get the acceleration for all 3 axes\n * Due to the fact that this device supports two difference Endian modes, both \n * must be accounted for when reading data. In Little Endian mode, the first \n * byte (lowest address) is the least significant and in Big Endian mode the \n * first byte is the most significant.\n * @param x 16-bit integer container for the X-axis acceleration\n * @param y 16-bit integer container for the Y-axis acceleration\n * @param z 16-bit integer container for the Z-axis acceleration\n */\nvoid LSM303DLHC::getAcceleration(int16_t* x, int16_t* y, int16_t* z) {\n  I2Cdev::readBytes(devAddrA, LSM303DLHC_RA_OUT_X_L_A | 0x80, 6, buffer);\n  if (endianMode == LSM303DLHC_LITTLE_ENDIAN) {\n    *x = (((int16_t)buffer[1]) << 8) | buffer[0];\n    *y = (((int16_t)buffer[3]) << 8) | buffer[2];\n    *z = (((int16_t)buffer[5]) << 8) | buffer[4];\n  } else {\n    *x = (((int16_t)buffer[0]) << 8) | buffer[1];\n    *y = (((int16_t)buffer[2]) << 8) | buffer[3];\n    *z = (((int16_t)buffer[4]) << 8) | buffer[5];\n  }\n}\n\n/** Get the acceleration along the X-axis\n * @return acceleration along the X-axis\n * @see LSM303DLHC_RA_OUT_X_L_A\n * @see LSM303DLHC_RA_OUT_X_H_A\n */\nint16_t LSM303DLHC::getAccelerationX() {\n  I2Cdev::readBytes(devAddrA, LSM303DLHC_RA_OUT_X_L_A | 0x80, 2, buffer);\n  if (endianMode == LSM303DLHC_LITTLE_ENDIAN) {\n    return (((int16_t)buffer[1]) << 8) | buffer[0];\n  } else {\n    return (((int16_t)buffer[0]) << 8) | buffer[1];\n  }\n}\n  \n/** Get the acceleration along the Y-axis\n * @return acceleration along the Y-axis\n * @see LSM303DLHC_RA_OUT_Y_L_A\n * @see LSM303DLHC_RA_OUT_Y_H_A\n */\nint16_t LSM303DLHC::getAccelerationY() {\n  I2Cdev::readBytes(devAddrA, LSM303DLHC_RA_OUT_Y_L_A | 0x80, 2, buffer);\n  if (endianMode == LSM303DLHC_LITTLE_ENDIAN) {\n    return (((int16_t)buffer[1]) << 8) | buffer[0];\n  } else {\n    return (((int16_t)buffer[0]) << 8) | buffer[1];\n  }\n}\n\n/** Get the acceleration along the Z-axis\n * @return acceleration along the Z-axis\n * @see LSM303DLHC_RA_OUT_Z_L_A\n * @see LSM303DLHC_RA_OUT_Z_H_A\n */\nint16_t LSM303DLHC::getAccelerationZ() {\n  I2Cdev::readBytes(devAddrA, LSM303DLHC_RA_OUT_Z_L_A | 0x80, 2, buffer);\n  if (endianMode == LSM303DLHC_LITTLE_ENDIAN) {\n    return (((int16_t)buffer[1]) << 8) | buffer[0];\n  } else {\n    return (((int16_t)buffer[0]) << 8) | buffer[1];\n  }\n}\n\n//FIFO_CTRL_REG_A, rw\n\n/** Set the FIFO mode to one of the defined modes\n * @param mode New FIFO mode\n * @see LSM303DLHC_RA_FIFO_CTRL_REG_A\n * @see LSM303DLHC_FM_BIT\n * @see LSM303DLHC_FM_LENGTH\n * @see LSM303DLHC_FM_BYPASS\n * @see LSM303DLHC_FM_FIFO\n * @see LSM303DLHC_FM_STREAM\n * @see LSM303DLHC_FM_TRIGGER\n */\nvoid LSM303DLHC::setAccelFIFOMode(uint8_t mode) {\n  I2Cdev::writeBits(devAddrA, LSM303DLHC_RA_FIFO_CTRL_REG_A, LSM303DLHC_FM_BIT, \n    LSM303DLHC_FM_LENGTH, mode);\n}\n\n/** Get the FIFO mode to one of the defined modes\n * @return Current FIFO mode\n * @see LSM303DLHC_RA_FIFO_CTRL_REG_A\n * @see LSM303DLHC_FM_BIT\n * @see LSM303DLHC_FM_LENGTH\n * @see LSM303DLHC_FM_BYPASS\n * @see LSM303DLHC_FM_FIFO\n * @see LSM303DLHC_FM_STREAM\n * @see LSM303DLHC_FM_TRIGGER\n */\nuint8_t LSM303DLHC::getAccelFIFOMode() {\n  I2Cdev::readBits(devAddrA, LSM303DLHC_RA_FIFO_CTRL_REG_A, \n    LSM303DLHC_FM_BIT, LSM303DLHC_FM_LENGTH, buffer);\n  return buffer[0];\n}\n\n/*Set the trigger selection to INT1 or INT2\n@param trigger The new trigger selection\n@see LSM303DLHC_RA_FIFO_CTRL_REG_A\n@see LSM303DLHC_TR_BIT\n@see LSM303DLHC_TR_INT1\n@see LSM303DLHC_TR_INT2\n*/\nvoid LSM303DLHC::setAccelFIFOTriggerINT(bool trigger){\n  I2Cdev::writeBit(devAddrA, LSM303DLHC_RA_FIFO_CTRL_REG_A,\n    LSM303DLHC_TR_BIT, trigger);\n}\n\n/*Get the trigger selection (INT1 or INT2)\n@return trigger The new trigger selection (0 for INT1, 1 for INT2)\n@see LSM303DLHC_RA_FIFO_CTRL_REG_A\n@see LSM303DLHC_TR_BIT\n@see LSM303DLHC_TR_INT1\n@see LSM303DLHC_TR_INT2\n*/\nbool LSM303DLHC::getAccelFIFOTriggerINT(){\n  I2Cdev::readBit(devAddrA, LSM303DLHC_RA_FIFO_CTRL_REG_A,\n    LSM303DLHC_TR_BIT, buffer);\n  return buffer[0];\n}\n\n/** Set the FIFO watermark threshold\n * @param wtm New FIFO watermark threshold\n * @see LSM303DLHC_RA_FIFO_CTRL_REG_A\n * @see LSM303DLHC_FTH_BIT\n * @see LSM303DLHC_FTH_LENGTH\n */\nvoid LSM303DLHC::setAccelFIFOThreshold(uint8_t wtm) {\n    I2Cdev::writeBits(devAddrA, LSM303DLHC_RA_FIFO_CTRL_REG_A, LSM303DLHC_FTH_BIT, \n        LSM303DLHC_FTH_LENGTH, wtm);\n}\n\n/** Get the FIFO watermark threshold\n * @return FIFO watermark threshold\n * @see LSM303DLHC_RA_FIFO_CTRL_REG_A\n * @see LSM303DLHC_FTH_BIT\n * @see LSM303DLHC_FTH_LENGTH\n */\nuint8_t LSM303DLHC::getAccelFIFOThreshold() {\n    I2Cdev::readBits(devAddrA, LSM303DLHC_RA_FIFO_CTRL_REG_A, LSM303DLHC_FTH_BIT,\n        LSM303DLHC_FTH_LENGTH, buffer);\n    return buffer[0];\n}\n\n\n//FIFO_SRC_REG_A, r\n\n/** Get whether the number of data sets in the FIFO buffer is less than the \n * watermark\n * @return True if the number of data sets in the FIFO buffer is more than or \n * equal to the watermark, false otherwise.\n * @see LSM303DLHC_RA_FIFO_SRC_REG_A\n * @see LSM303DLHC_WTM_BIT\n */\nbool LSM303DLHC::getAccelFIFOAtWatermark() {\n    I2Cdev::readBit(devAddrA, LSM303DLHC_RA_FIFO_SRC_REG_A, LSM303DLHC_WTM_BIT, \n        buffer);\n    return buffer[0];\n}\n\n/** Get whether the FIFO buffer is full\n * @return True if the FIFO buffer is full, false otherwise\n * @see LSM303DLHC_RA_FIFO_SRC_REG_A\n * @see LSM303DLHC_OVRN_FIFO_BIT\n */\nbool LSM303DLHC::getAccelFIFOOverrun() {\n    I2Cdev::readBit(devAddrA, LSM303DLHC_RA_FIFO_SRC_REG_A, \n        LSM303DLHC_OVRN_FIFO_BIT, buffer);\n    return buffer[0];\n}\n\n/** Get whether the FIFO buffer is empty\n * @return True if the FIFO buffer is empty, false otherwise\n * @see LSM303DLHC_RA_FIFO_SRC_REG_A\n * @see LSM303DLHC_EMPTY_BIT\n */\nbool LSM303DLHC::getAccelFIFOEmpty() {\n    I2Cdev::readBit(devAddrA, LSM303DLHC_RA_FIFO_SRC_REG_A,\n        LSM303DLHC_EMPTY_BIT, buffer);\n    return buffer[0];\n}\n\n/** Get the number of filled FIFO buffer slots\n * @return Number of filled slots in the FIFO buffer\n * @see LSM303DLHC_RA_FIFO_SRC_REG_A\n * @see LSM303DLHC_FSS_BIT\n * @see LSM303DLHC_FSS_LENGTH\n */ \nuint8_t LSM303DLHC::getAccelFIFOStoredSamples() {\n    I2Cdev::readBits(devAddrA, LSM303DLHC_RA_FIFO_SRC_REG_A, \n        LSM303DLHC_FSS_BIT, LSM303DLHC_FSS_LENGTH, buffer);\n    return buffer[0];\n}\n\n//INT1_CFG_A, w/r\n\n/** Set the combination mode for interrupt 1events\n * @param combination New combination mode for interrupt 1 events. \n * LSM303DLHC_INT1_OR for OR and LSM303DLHC_INT1_AND for AND\n * @see LSM303DLHC_RA_INT1_CFG_A\n * @see LSM303DLHC_INT1_AOI_BIT\n * @see LSM303DLHC_INT1_OR\n * @see LSM303DLHC_INT1_AND\n */\nvoid LSM303DLHC::setAccelInterrupt1Combination(bool combination) {\n    I2Cdev::writeBit(devAddrA, LSM303DLHC_RA_INT1_CFG_A, LSM303DLHC_INT1_AOI_BIT,\n        combination);\n}\n\n/** Get the combination mode for interrupt 1 events\n * @return Combination mode for interrupt 1 events. LSM303DLHC_INT1_OR for OR and \n * LSM303DLHC_INT1_AND for AND\n * @see LSM303DLHC_RA_INT1_CFG_A\n * @see LSM303DLHC_INT1_AOI_BIT\n * @see LSM303DLHC_INT1_OR\n * @see LSM303DLHC_INT1_AND\n */\nbool LSM303DLHC::getAccelInterrupt1Combination() {\n    I2Cdev::readBit(devAddrA, LSM303DLHC_RA_INT1_CFG_A, LSM303DLHC_INT1_AOI_BIT,\n        buffer);\n    return buffer[0];\n}\n\n/*Enable 6D dectection interrupt 1.  See datasheet for how 4D detection is affected.\n@param enabled New enabled state of the 6D detection interrupt 1\n@see LSM303DLHC_RA_INT1_CFG_A\n@see LSM303DLHC_INT1_6D_BIT\n*/\nvoid LSM303DLHC::setAccelInterrupt16DEnabled(bool enabled){\n  I2Cdev::writeBit(devAddrA, LSM303DLHC_RA_INT1_CFG_A, LSM303DLHC_INT1_6D_BIT, enabled);\n}\n\n/*Get enable status of 6D dectection interrupt 1.  See datasheet for how 4D detection is affected.\n@return True if 6D detection interrupt 1 is enabled\n@see LSM303DLHC_RA_INT1_CFG_A\n@see LSM303DLHC_INT1_6D_BIT\n*/\nbool LSM303DLHC::getAccelInterrupt16DEnabled(){\n  I2Cdev::readBit(devAddrA, LSM303DLHC_RA_INT1_CFG_A, LSM303DLHC_INT1_6D_BIT, buffer);\n  return buffer[0];\n}\n\n/** Set whether the interrupt 1 for Z high/up is enabled\n * @param enabled New enabled state for Z high/up interrupt.\n * @see LSM303DLHC_RA_INT1_CFG_A\n * @see LSM303DLHC_ZHIE_ZUPE_BIT\n */\nvoid LSM303DLHC::setAccelZHighUpInterrupt1Enabled(bool enabled) {\n    I2Cdev::writeBit(devAddrA, LSM303DLHC_RA_INT1_CFG_A, LSM303DLHC_INT1_ZHIE_ZUPE_BIT, enabled);\n}\n\n/** Get whether the interrupt 1 for Z high/up is enabled\n * @return True if the interrupt 1 for Z high/up is enabled, false otherwise \n * @see LSM303DLHC_RA_INT1_CFG_A\n * @see LSM303DLHC_INT1_ZHIE_ZUPE_BIT\n */\nbool LSM303DLHC::getAccelZHighUpInterrupt1Enabled() {\n    I2Cdev::readBit(devAddrA, LSM303DLHC_RA_INT1_CFG_A, LSM303DLHC_INT1_ZHIE_ZUPE_BIT, \n        buffer);\n    return buffer[0];\n}\n\n/** Set whether the interrupt 1 for Z low/down is enabled\n * @param enabled New enabled state for Z low/down interrupt.\n * @see LSM303DLHC_RA_INT1_CFG_A\n * @see LSM303DLHC_INT1_ZLIE_ZDOWNE_BIT\n */\nvoid LSM303DLHC::setAccelZLowDownInterrupt1Enabled(bool enabled) {\n    I2Cdev::writeBit(devAddrA, LSM303DLHC_RA_INT1_CFG_A, LSM303DLHC_INT1_ZLIE_ZDOWNE_BIT, enabled);\n}\n\n/** Get whether the interrupt 1 for Z low/down is enabled\n * @return True if the interrupt 1 for Z low/down is enabled, false otherwise\n * @see LSM303DLHC_RA_INT1_CFG_A\n * @see LSM303DLHC_INT1_ZLIE_ZDOWNE_BIT\n */\nbool LSM303DLHC::getAccelZLowDownInterrupt1Enabled() {\n    I2Cdev::readBit(devAddrA, LSM303DLHC_RA_INT1_CFG_A, LSM303DLHC_INT1_ZLIE_ZDOWNE_BIT, \n        buffer);\n    return buffer[0];\n}\n\n/** Set whether the interrupt 1 for Y high/up is enabled\n * @param enabled New enabled state for Y high/up interrupt.\n * @see LSM303DLHC_RA_INT1_CFG_A\n * @see LSM303DLHC_INT1_YHIE_YUPE_BIT\n */\nvoid LSM303DLHC::setAccelYHighUpInterrupt1Enabled(bool enabled) {\n    I2Cdev::writeBit(devAddrA, LSM303DLHC_RA_INT1_CFG_A, LSM303DLHC_INT1_YHIE_YUPE_BIT, enabled);\n}\n\n/** Get whether the interrupt 1 for Y high/up is enabled\n * @return True if the interrupt 1 for Y high/up is enabled, false otherwise\n * @see LSM303DLHC_RA_INT1_CFG_A\n * @see LSM303DLHC_INT1_YHIE_YUPE_BIT\n */\nbool LSM303DLHC::getAccelYHighUpInterrupt1Enabled() {\n    I2Cdev::readBit(devAddrA, LSM303DLHC_RA_INT1_CFG_A, LSM303DLHC_INT1_YHIE_YUPE_BIT, \n        buffer);\n    return buffer[0];\n}\n\n/** Set whether the interrupt 1 for Y low/down is enabled\n * @param enabled New enabled state for Y low/down interrupt.\n * @see LSM303DLHC_RA_INT1_CFG_A\n * @see LSM303DLHC_INT1_YLIE_YDOWNE_BIT\n */\nvoid LSM303DLHC::setAccelYLowDownInterrupt1Enabled(bool enabled) {\n    I2Cdev::writeBit(devAddrA, LSM303DLHC_RA_INT1_CFG_A, LSM303DLHC_INT1_YLIE_YDOWNE_BIT, enabled);\n}\n\n/** Get whether the interrupt 1 for Y low/down is enabled\n * @return True if the interrupt 1 for Y low/down is enabled, false otherwise \n * @see LSM303DLHC_RA_INT1_CFG_A\n * @see LSM303DLHC_INT1_YLIE_YDOWNE_BIT\n */\nbool LSM303DLHC::getAccelYLowDownInterrupt1Enabled() {\n    I2Cdev::readBit(devAddrA, LSM303DLHC_RA_INT1_CFG_A, LSM303DLHC_INT1_YLIE_YDOWNE_BIT, \n        buffer);\n    return buffer[0];\n}\n\n/** Set whether the interrupt 1 for X high/up is enabled\n * @param enabled New enabled state for X high/up interrupt.\n * @see LSM303DLHC_RA_INT1_CFG_A\n * @see LSM303DLHC_INT1_XHIE_XUPE_BIT\n */\nvoid LSM303DLHC::setAccelXHighUpInterrupt1Enabled(bool enabled) {\n    I2Cdev::writeBit(devAddrA, LSM303DLHC_RA_INT1_CFG_A, LSM303DLHC_INT1_XHIE_XUPE_BIT, enabled);\n}\n\n/** Get whether the interrupt 1 for X high/up is enabled\n * @return True if the interrupt 1 for X high/up is enabled, false otherwise\n * @see LSM303DLHC_RA_INT1_CFG_A\n * @see LSM303DLHC_INT1_XHIE_XUPE_BIT\n */\nbool LSM303DLHC::getAccelXHighUpInterrupt1Enabled() {\n    I2Cdev::readBit(devAddrA, LSM303DLHC_RA_INT1_CFG_A, LSM303DLHC_INT1_XHIE_XUPE_BIT, \n        buffer);\n    return buffer[0];\n}\n\n/** Set whether the interrupt 1 for X low/down is enabled\n * @param enabled New enabled state for/down X low interrupt.\n * @see LSM303DLHC_RA_INT1_CFG_A\n * @see LSM303DLHC_INT1_XLIE_XDOWNE_BIT\n */\nvoid LSM303DLHC::setAccelXLowDownInterrupt1Enabled(bool enabled) {\n    I2Cdev::writeBit(devAddrA, LSM303DLHC_RA_INT1_CFG_A, LSM303DLHC_INT1_XLIE_XDOWNE_BIT, enabled);\n}\n\n/** Get whether the interrupt 1 for X low/down is enabled\n * @return True if the interrupt 1 for X low/down is enabled, false otherwise\n * @see LSM303DLHC_RA_INT1_CFG_A\n * @see LSM303DLHC_INT1_XLIE_XDOWNE_BIT\n */\nbool LSM303DLHC::getAccelXLowDownInterrupt1Enabled() {\n    I2Cdev::readBit(devAddrA, LSM303DLHC_RA_INT1_CFG_A, LSM303DLHC_INT1_XLIE_XDOWNE_BIT, \n        buffer);\n    return buffer[0];\n}\n\n//INT1_SRC_A, r\n\n/*Get the contents of the INT1_SRC_A register to determine if any and which interrupts have occured.\nReading this register will clear any interrupts that were lateched.\n@return the 8 bit contents of the INT1_SRC_a register\n@see LSM303DLHC_RA_INT1_SRC_A\n@see LSM303DLHC_INT1_IA_BIT\n@see LSM303DLHC_INT1_ZH_BIT\n@see LSM303DLHC_INT1_ZL_BIT\n@see LSM303DLHC_INT1_YH_BIT\n@see LSM303DLHC_INT1_YL_BIT\n@see LSM303DLHC_INT1_XH_BIT\n@see LSM303DLHC_INT1_XL_BIT\n*/\nuint8_t LSM303DLHC::getAccelInterrupt1Source() {\n    I2Cdev::readByte(devAddrA, LSM303DLHC_RA_INT1_SRC_A, buffer);\n    return buffer[0];\n}\n\n//INT1_THS_A, w/r\n\n/** Set the threshold for interrupt 1\n * @param threshold New threshold for interrupt 1\n * @see LSM303DLHC_RA_INT1_THS_A\n */\nvoid LSM303DLHC::setAccelInterrupt1Threshold(uint8_t value){\n  I2Cdev::writeByte(devAddrA, LSM303DLHC_RA_INT1_THS_A, value);\n}\n\n/** Retrieve the threshold interrupt 1\n * @return interrupt 1 threshold\n * @see LSM303DLHC_RA_INT1_THS_A\n */\nuint8_t LSM303DLHC::getAccelInterupt1Threshold(){\n  I2Cdev::readByte(devAddrA, LSM303DLHC_RA_INT1_THS_A, buffer);\n  return buffer[0];\n}\n\n//INT1_DURATION_A, r/w\n\n/* Set the minimum event duration for interrupt 1 to be generated\n * This depends on the chosen output data rate\n * @param duration New duration necessary for interrupt 1 to be \n * generated\n * @see LSM303DLHC_RA_INT1_DURATION_A\n * @see LSM303DLHC_INT1_DURATION_BIT\n * @see LSM303DLHC_INT1_DURATION_LENGTH\n */\nvoid LSM303DLHC::setAccelInterrupt1Duration(uint8_t duration) {\n  I2Cdev::writeBits(devAddrA, LSM303DLHC_RA_INT1_DURATION_A, LSM303DLHC_INT1_DURATION_BIT,\n    LSM303DLHC_INT1_DURATION_LENGTH, duration);\n}\n\n/** Get the minimum event duration for interrupt 1 to be generated\n * @return Duration necessary for interrupt 1 to be generated\n * @see LSM303DLHC_RA_INT1_DURATION_A\n * @see LSM303DLHC_INT1_DURATION_BIT\n * @see LSM303DLHC_INT1_DURATION_LENGTH\n */\nuint8_t LSM303DLHC::getAccelInterrupt1Duration() {\n  I2Cdev::readBits(devAddrA, LSM303DLHC_RA_INT1_DURATION_A, \n    LSM303DLHC_INT1_DURATION_BIT, LSM303DLHC_INT1_DURATION_LENGTH, buffer);\n  return buffer[0];\n}\n\n//INT2_CFG_A, r/w\n\n/** Set the combination mode for interrupt 2 events\n * @param combination New combination mode for interrupt events. \n * LSM303DLHC_INT1_OR for OR and LSM303DLHC_INT1_AND for AND\n * @see LSM303DLHC_RA_INT2_CFG_A\n * @see LSM303DLHC_INT2_AOI_BIT\n * @see LSM303DLHC_INT1_OR\n * @see LSM303DLHC_INT1_AND\n */\nvoid LSM303DLHC::setAccelInterrupt2Combination(bool combination) {\n    I2Cdev::writeBit(devAddrA, LSM303DLHC_RA_INT2_CFG_A, LSM303DLHC_INT2_AOI_BIT,\n        combination);\n}\n\n/** Get the combination mode for interrupt 2 events\n * @return Combination mode for interrupt events. LSM303DLHC_INT1_OR for OR and \n * LSM303DLHC_INT1_AND for AND\n * @see LSM303DLHC_RA_INT2_CFG_A\n * @see LSM303DLHC_INT2_AOI_BIT\n * @see LSM303DLHC_INT1_OR\n * @see LSM303DLHC_INT1_AND\n */\nbool LSM303DLHC::getAccelInterrupt2Combination() {\n    I2Cdev::readBit(devAddrA, LSM303DLHC_RA_INT2_CFG_A, LSM303DLHC_INT2_AOI_BIT,\n        buffer);\n    return buffer[0];\n}\n\n/*Enable 6D dectection interrupt 2.  See datasheet for how 4D detection is affected.\n@param enabled New enabled state of the 6D detection interrupt 1\n@see LSM303DLHC_RA_INT2_CFG_A\n@see LSM303DLHC_INT2_6D_BIT\n*/\nvoid LSM303DLHC::setAccelInterrupt26DEnabled(bool enabled){\n  I2Cdev::writeBit(devAddrA, LSM303DLHC_RA_INT2_CFG_A, LSM303DLHC_INT2_6D_BIT, enabled);\n}\n\n/*Get enable status of 6D dectection interrupt 2.  See datasheet for how 4D detection is affected.\n@return True if 6D detection interrupt 1 is enabled\n@see LSM303DLHC_RA_INT2_CFG_A\n@see LSM303DLHC_INT2_6D_BIT\n*/\nbool LSM303DLHC::getAccelInterrupt26DEnabled(){\n  I2Cdev::readBit(devAddrA, LSM303DLHC_RA_INT2_CFG_A, LSM303DLHC_INT2_6D_BIT, buffer);\n  return buffer[0];\n}\n\n/** Set whether the interrupt 2 for Z high is enabled\n * @param enabled New enabled state for Z high interrupt 2.\n * @see LSM303DLHC_RA_INT2_CFG_A\n * @see LSM303DLHC_INT2_ZHIE_BIT\n */\nvoid LSM303DLHC::setAccelZHighInterrupt2Enabled(bool enabled) {\n    I2Cdev::writeBit(devAddrA, LSM303DLHC_RA_INT2_CFG_A, LSM303DLHC_INT2_ZHIE_BIT, enabled);\n}\n\n/** Get whether the interrupt 2 for Z high is enabled\n * @return True if the interrupt 2 for Z high is enabled, false otherwise \n * @see LSM303DLHC_RA_INT2_CFG_A\n * @see LSM303DLHC_INT2_ZHIE_BIT\n */\nbool LSM303DLHC::getAccelZHighInterrupt2Enabled() {\n    I2Cdev::readBit(devAddrA, LSM303DLHC_RA_INT2_CFG_A, LSM303DLHC_INT2_ZHIE_BIT, \n        buffer);\n    return buffer[0];\n}\n\n/** Set whether the interrupt 2 for Z low is enabled\n * @param enabled New enabled state for Z low interrupt 2.\n * @see LSM303DLHC_RA_INT2_CFG_A\n * @see LSM303DLHC_INT2_ZLIE_BIT\n */\nvoid LSM303DLHC::setAccelZLowInterrupt2Enabled(bool enabled) {\n    I2Cdev::writeBit(devAddrA, LSM303DLHC_RA_INT2_CFG_A, LSM303DLHC_INT2_ZLIE_BIT, enabled);\n}\n\n/** Get whether the interrupt 2 for Z low is enabled\n * @return True if the interrupt 2 for Z low is enabled, false otherwise\n * @see LSM303DLHC_RA_INT2_CFG_A\n * @see LSM303DLHC_INT2_ZLIE_BIT\n */\nbool LSM303DLHC::getAccelZLowInterrupt2Enabled() {\n    I2Cdev::readBit(devAddrA, LSM303DLHC_RA_INT2_CFG_A, LSM303DLHC_INT2_ZLIE_BIT, \n        buffer);\n    return buffer[0];\n}\n\n/** Set whether the interrupt 2 for Y high is enabled\n * @param enabled New enabled state for Y high interrupt 2.\n * @see LSM303DLHC_RA_INT2_CFG_A\n * @see LSM303DLHC_INT2_YHIE_BIT\n */\nvoid LSM303DLHC::setAccelYHighInterrupt2Enabled(bool enabled) {\n    I2Cdev::writeBit(devAddrA, LSM303DLHC_RA_INT2_CFG_A, LSM303DLHC_INT2_YHIE_BIT, enabled);\n}\n\n/** Get whether the interrupt 2 for Y high is enabled\n * @return True if the interrupt 2 for Y high is enabled, false otherwise\n * @see LSM303DLHC_RA_INT2_CFG_A\n * @see LSM303DLHC_INT2_YHIE_BIT\n */\nbool LSM303DLHC::getAccelYHighInterrupt2Enabled() {\n    I2Cdev::readBit(devAddrA, LSM303DLHC_RA_INT2_CFG_A, LSM303DLHC_INT2_YHIE_BIT, \n        buffer);\n    return buffer[0];\n}\n\n/** Set whether the interrupt 2 for Y low is enabled\n * @param enabled New enabled state for Y low interrupt 2.\n * @see LSM303DLHC_RA_INT2_CFG_A\n * @see LSM303DLHC_INT2_YLIE_BIT\n */\nvoid LSM303DLHC::setAccelYLowInterrupt2Enabled(bool enabled) {\n    I2Cdev::writeBit(devAddrA, LSM303DLHC_RA_INT2_CFG_A, LSM303DLHC_INT2_YLIE_BIT, enabled);\n}\n\n/** Get whether the interrupt 2 for Y low is enabled\n * @return True if the interrupt 2 for Y low is enabled, false otherwise \n * @see LSM303DLHC_RA_INT2_CFG_A\n * @see LSM303DLHC_INT2_YLIE_BIT\n */\nbool LSM303DLHC::getAccelYLowInterrupt2Enabled() {\n    I2Cdev::readBit(devAddrA, LSM303DLHC_RA_INT2_CFG_A, LSM303DLHC_INT2_YLIE_BIT, \n        buffer);\n    return buffer[0];\n}\n\n/** Set whether the interrupt 2 for X high is enabled\n * @param enabled New enabled state for X high interrupt 2.\n * @see LSM303DLHC_RA_INT2_CFG_A\n * @see LSM303DLHC_INT2_XHIE_BIT\n */\nvoid LSM303DLHC::setAccelXHighInterrupt2Enabled(bool enabled) {\n    I2Cdev::writeBit(devAddrA, LSM303DLHC_RA_INT2_CFG_A, LSM303DLHC_INT2_XHIE_BIT, enabled);\n}\n\n/** Get whether the interrupt 2 for X high is enabled\n * @return True if the interrupt 2 for X high is enabled, false otherwise\n * @see LSM303DLHC_RA_INT2_CFG_A\n * @see LSM303DLHC_INT2_XHIE_BIT\n */\nbool LSM303DLHC::getAccelXHighInterrupt2Enabled() {\n    I2Cdev::readBit(devAddrA, LSM303DLHC_RA_INT2_CFG_A, LSM303DLHC_INT2_XHIE_BIT, \n        buffer);\n    return buffer[0];\n}\n\n/** Set whether the interrupt 2 for X low is enabled\n * @param enabled New enabled state for X low interrupt 2.\n * @see LSM303DLHC_RA_INT2_CFG_A\n * @see LSM303DLHC_INT2_XLIE_BIT\n */\nvoid LSM303DLHC::setAccelXLowInterrupt2Enabled(bool enabled) {\n    I2Cdev::writeBit(devAddrA, LSM303DLHC_RA_INT2_CFG_A, LSM303DLHC_INT2_XLIE_BIT, enabled);\n}\n\n/** Get whether the interrupt 2 for X low is enabled\n * @return True if the interrupt 2 for X low is enabled, false otherwise\n * @see LSM303DLHC_RA_INT2_CFG_A\n * @see LSM303DLHC_INT2_XLIE_BIT\n */\nbool LSM303DLHC::getAccelXLowInterrupt2Enabled() {\n    I2Cdev::readBit(devAddrA, LSM303DLHC_RA_INT2_CFG_A, LSM303DLHC_INT2_XLIE_BIT, \n        buffer);\n    return buffer[0];\n}\n\n\n//INT2_SRC_A, r\n\n/*Get the contents of the INT2_SRC_A register to determine if any and which interrupts have occured.\nReading this register will clear any interrupts that were lateched.\n@return the 8 bit contents of the INT2_SRC_a register\n@see LSM303DLHC_RA_INT2_SRC_A\n@see LSM303DLHC_INT2_IA_BIT\n@see LSM303DLHC_INT2_ZH_BIT\n@see LSM303DLHC_INT2_ZL_BIT\n@see LSM303DLHC_INT2_YH_BIT\n@see LSM303DLHC_INT2_YL_BIT\n@see LSM303DLHC_INT2_XH_BIT\n@see LSM303DLHC_INT2_XL_BIT\n*/\nuint8_t LSM303DLHC::getAccelInterrupt2Source() {\n    I2Cdev::readByte(devAddrA, LSM303DLHC_RA_INT2_SRC_A, buffer);\n    return buffer[0];\n}\n\n//INT2_THS_A, r/w\n\n/** Set the threshold for interrupt 2\n * @param threshold New threshold for interrupt 2\n * @see LSM303DLHC_RA_INT2_THS_A\n */\nvoid LSM303DLHC::setAccelInterrupt2Threshold(uint8_t value){\n  I2Cdev::writeByte(devAddrA, LSM303DLHC_RA_INT2_THS_A, value);\n}\n\n/** Retrieve the threshold interrupt 2\n * @return interrupt 2 threshold\n * @see LSM303DLHC_RA_INT2_THS_A\n */\nuint8_t LSM303DLHC::getAccelInterupt2Threshold(){\n  I2Cdev::readByte(devAddrA, LSM303DLHC_RA_INT2_THS_A, buffer);\n  return buffer[0];\n}\n\n//INT2_DURATION_A, r/w\n\n/* Set the minimum event duration for interrupt 2 to be generated\n * This depends on the chosen output data rate\n * @param duration New duration necessary for interrupt 2 to be \n * generated\n * @see LSM303DLHC_RA_INT2_DURATION_A\n * @see LSM303DLHC_INT2_DURATION_BIT\n * @see LSM303DLHC_INT2_DURATION_LENGTH\n */\nvoid LSM303DLHC::setAccelInterrupt2Duration(uint8_t duration) {\n  I2Cdev::writeBits(devAddrA, LSM303DLHC_RA_INT2_DURATION_A, LSM303DLHC_INT2_DURATION_BIT,\n    LSM303DLHC_INT2_DURATION_LENGTH, duration);\n}\n\n/** Get the minimum event duration for interrupt 2 to be generated\n * @return Duration necessary for interrupt 2 to be generated\n * @see LSM303DLHC_RA_INT2_DURATION_A\n * @see LSM303DLHC_INT2_DURATION_BIT\n * @see LSM303DLHC_INT2_DURATION_LENGTH\n */\nuint8_t LSM303DLHC::getAccelInterrupt2Duration() {\n  I2Cdev::readBits(devAddrA, LSM303DLHC_RA_INT2_DURATION_A, \n    LSM303DLHC_INT2_DURATION_BIT, LSM303DLHC_INT2_DURATION_LENGTH, buffer);\n  return buffer[0];\n}\n\n//CLICK_CFG_A, r/w\n\n/*Enables interrupt double click on the Z axis.\n@param enable The new status of double click interrupt on the Z axis\n@see LSM303DLHC_RA_CLICK_CFG_A\n@see LSM303DLHC_CLICK_ZD_BIT\n*/\nvoid LSM303DLHC::setAccelZDoubleClickEnabled(bool enabled){\n  I2Cdev::writeBit(devAddrA, LSM303DLHC_RA_CLICK_CFG_A, LSM303DLHC_CLICK_ZD_BIT, enabled);\n}\n\n/*Get status of interrupt double click on the Z axis.\n@return True if double click interrupt on the Z axis is enabled\n@see LSM303DLHC_RA_CLICK_CFG_A\n@see LSM303DLHC_CLICK_ZD_BIT\n*/\nbool LSM303DLHC::getAccelZDoubleClickEnabled(){\n  I2Cdev::readBit(devAddrA, LSM303DLHC_RA_CLICK_CFG_A, LSM303DLHC_CLICK_ZD_BIT, buffer);\n  return buffer[0];\n}\n\n/*Enables interrupt single click on the Z axis.\n@param enable The new status of single click interrupt on the Z axis\n@see LSM303DLHC_RA_CLICK_CFG_A\n@see LSM303DLHC_CLICK_ZS_BIT\n*/\nvoid LSM303DLHC::setAccelZSingleClickEnabled(bool enabled){\n  I2Cdev::writeBit(devAddrA, LSM303DLHC_RA_CLICK_CFG_A, LSM303DLHC_CLICK_ZS_BIT, enabled);\n}\n\n/*Get status of interrupt single click on the Z axis.\n@return True if single click interrupt on the Z axis is enabled\n@see LSM303DLHC_RA_CLICK_CFG_A\n@see LSM303DLHC_CLICK_ZS_BIT\n*/\nbool LSM303DLHC::getAccelZSingleClickEnabled(){\n  I2Cdev::readBit(devAddrA, LSM303DLHC_RA_CLICK_CFG_A, LSM303DLHC_CLICK_ZS_BIT, buffer);\n  return buffer[0];\n}\n\n/*Enables interrupt double click on the Y axis.\n@param enable The new status of double click interrupt on the Y axis\n@see LSM303DLHC_RA_CLICK_CFG_A\n@see LSM303DLHC_CLICK_YD_BIT\n*/\nvoid LSM303DLHC::setAccelYDoubleClickEnabled(bool enabled){\n  I2Cdev::writeBit(devAddrA, LSM303DLHC_RA_CLICK_CFG_A, LSM303DLHC_CLICK_YD_BIT, enabled);\n}\n\n/*Get status of interrupt double click on the Y axis.\n@return True if double click interrupt on the Y axis is enabled\n@see LSM303DLHC_RA_CLICK_CFG_A\n@see LSM303DLHC_CLICK_YD_BIT\n*/\nbool LSM303DLHC::getAccelYDoubleClickEnabled(){\n  I2Cdev::readBit(devAddrA, LSM303DLHC_RA_CLICK_CFG_A, LSM303DLHC_CLICK_YD_BIT, buffer);\n  return buffer[0];\n}\n\n/*Enables interrupt single click on the Y axis.\n@param enable The new status of single click interrupt on the Y axis\n@see LSM303DLHC_RA_CLICK_CFG_A\n@see LSM303DLHC_CLICK_YS_BIT\n*/\nvoid LSM303DLHC::setAccelYSingleClickEnabled(bool enabled){\n  I2Cdev::writeBit(devAddrA, LSM303DLHC_RA_CLICK_CFG_A, LSM303DLHC_CLICK_YS_BIT, enabled);\n}\n\n/*Get status of interrupt single click on the Y axis.\n@return True if single click interrupt on the Y axis is enabled\n@see LSM303DLHC_RA_CLICK_CFG_A\n@see LSM303DLHC_CLICK_YS_BIT\n*/\nbool LSM303DLHC::getAccelYSingleClickEnabled(){\n  I2Cdev::readBit(devAddrA, LSM303DLHC_RA_CLICK_CFG_A, LSM303DLHC_CLICK_YS_BIT, buffer);\n  return buffer[0];\n}\n\n/*Enables interrupt double click on the X axis.\n@param enable The new status of double click interrupt on the X axis\n@see LSM303DLHC_RA_CLICK_CFG_A\n@see LSM303DLHC_CLICK_XD_BIT\n*/\nvoid LSM303DLHC::setAccelXDoubleClickEnabled(bool enabled){\n  I2Cdev::writeBit(devAddrA, LSM303DLHC_RA_CLICK_CFG_A, LSM303DLHC_CLICK_XD_BIT, enabled);\n}\n\n/*Get status of interrupt double click on the X axis.\n@return True if double click interrupt on the X axis is enabled\n@see LSM303DLHC_RA_CLICK_CFG_A\n@see LSM303DLHC_CLICK_XD_BIT\n*/\nbool LSM303DLHC::getAccelXDoubleClickEnabled(){\n  I2Cdev::readBit(devAddrA, LSM303DLHC_RA_CLICK_CFG_A, LSM303DLHC_CLICK_XD_BIT, buffer);\n  return buffer[0];\n}\n\n/*Enables interrupt single click on the X axis.\n@param enable The new status of single click interrupt on the X axis\n@see LSM303DLHC_RA_CLICK_CFG_A\n@see LSM303DLHC_CLICK_XS_BIT\n*/\nvoid LSM303DLHC::setAccelXSingleClickEnabled(bool enabled){\n  I2Cdev::writeBit(devAddrA, LSM303DLHC_RA_CLICK_CFG_A, LSM303DLHC_CLICK_XS_BIT, enabled);\n}\n\n/*Get status of interrupt single click on the X axis.\n@return True if single click interrupt on the X axis is enabled\n@see LSM303DLHC_RA_CLICK_CFG_A\n@see LSM303DLHC_CLICK_XS_BIT\n*/\n\nbool LSM303DLHC::getAccelXSingleClickEnabled(){\n  I2Cdev::readBit(devAddrA, LSM303DLHC_RA_CLICK_CFG_A, LSM303DLHC_CLICK_XS_BIT, buffer);\n  return buffer[0];\n}\n\n\n//CLICK_SRC_A, r\n\n/*Get the contents of the CLICK_SRC_A register to determine if any and which interrupts have occured.\nReading this register may (not sure) clear any interrupts that were lateched.\n@return the 7 bit contents of the CLICK_SRC_A register\n@see LSM303DLHC_RA_CLICK_SRC_A\n@see LSM303DLHC_CLICK_IA_BIT    \n@see LSM303DLHC_CLICK_DCLICK_BIT\n@see LSM303DLHC_CLICK_SCLICK_BIT\n@see LSM303DLHC_CLICK_SIGN_BIT  \n@see LSM303DLHC_CLICK_Z_BIT     \n@see LSM303DLHC_CLICK_Y_BIT     \n@see LSM303DLHC_CLICK_X_BIT     \n*/\nuint8_t LSM303DLHC::getAccelClickSource(){\n  I2Cdev::readByte(devAddrA, LSM303DLHC_RA_CLICK_SRC_A, buffer);\n  return buffer[0];\n}\n\n//CLICK_THS_A, r/w\n\n/*Set the threshold which is used to start the click-detection procedure. The threshold \nvalue is expressed over 7 bits as an unsigned number.\n@param value The value of the click detection threshold\n@see LSM303DLHC_RA_CLICK_THS_A\n*/\nvoid LSM303DLHC::setAcceLClickThreshold(uint8_t value){\n  I2Cdev::writeByte(devAddrA, LSM303DLHC_RA_CLICK_THS_A, value);\n}\n\n/*Get the threshold which is used to start the click-detection procedure. The threshold \nvalue is a 7 bit unsigned number.\n@return The value of the click detection threshold\n@see LSM303DLHC_RA_CLICK_THS_A\n*/\nuint8_t LSM303DLHC::getAccelClickThreshold(){\n  I2Cdev::readByte(devAddrA, LSM303DLHC_RA_CLICK_THS_A, buffer);\n  return buffer[0];\n}\n\n//TIME_LIMIT_A, r/w\n\n/*Set the maximum time interval that can elapse between the start of the click-detection \nprocedure (the acceleration on the selected channel exceeds the programmed threshold) \nand when the acceleration falls below the threshold.\n@param value The value of the maximum time interval for click detection\n@see LSM303DLHC_RA_TIME_LIMIT_A\n*/\nvoid LSM303DLHC::setAcceLClickTimeLimit(uint8_t value){\n  I2Cdev::writeByte(devAddrA, LSM303DLHC_RA_TIME_LIMIT_A, value);\n}\n\n/*Get the maximum time interval that can elapse between the start of the click-detection \nprocedure (the acceleration on the selected channel exceeds the programmed threshold) \nand when the acceleration falls below the threshold.\n@return The value of the maximum time interval for click detection\n@see LSM303DLHC_RA_TIME_LIMIT_A\n*/\nuint8_t LSM303DLHC::getAccelClickTimeLimit(){\n  I2Cdev::readByte(devAddrA, LSM303DLHC_RA_TIME_LIMIT_A, buffer);\n  return buffer[0];\n}\n\n//TIME_LATENCY_A, r/w\n\n/*Set the time interval that starts after the first click detection where the \nclick-detection procedure is disabled, in cases where the device is configured \nfor double-click detection.\n@param value The double click interval\n@see LSM303DLHC_RA_TIME_LATENCY_A\n*/\nvoid LSM303DLHC::setAcceLClickTimeLatency(uint8_t value){\n  I2Cdev::writeByte(devAddrA, LSM303DLHC_RA_TIME_LATENCY_A, value);\n}\n\n/*Get the time interval that starts after the first click detection where the \nclick-detection procedure is disabled, in cases where the device is configured \nfor double-click detection.\n@return The double click interval\n@see LSM303DLHC_RA_TIME_LATENCY_A\n*/\nuint8_t LSM303DLHC::getAccelClickTimeLatency(){\n  I2Cdev::readByte(devAddrA, LSM303DLHC_RA_TIME_LATENCY_A, buffer);\n  return buffer[0];\n}\n\n//TIME_WINDOW_A, r/w\n\n/*Set the maximum interval of time that can elapse after the end of the latency \ninterval in which the click detection procedure can start, in cases where the device \nis configured for double-click detection.\n@param value The time window\n@see LSM303DLHC_RA_TIME_WINDOW_A\n*/\nvoid LSM303DLHC::setAcceLClickTimeWindow(uint8_t value){\n  I2Cdev::writeByte(devAddrA, LSM303DLHC_RA_TIME_WINDOW_A, value);\n}\n\n/*Get the maximum interval of time that can elapse after the end of the latency \ninterval in which the click detection procedure can start, in cases where the device \nis configured for double-click detection.\n@return The double click time window\n@see LSM303DLHC_RA_TIME_WINDOW_A\n*/\nuint8_t LSM303DLHC::getAccelClickTimeWindow(){\n  I2Cdev::readByte(devAddrA, LSM303DLHC_RA_TIME_WINDOW_A, buffer);\n  return buffer[0];\n}\n\n//CRA_REG_M_A, rw\n\n/*Set the temperature sensor to be enabled.\n@param enabled The new enabled state of the temperature sensor.\n@see LSM303DLHC_RA_CRA_REG_M\n@see LSM303DLHC_TEMP_EN_BIT\n*/\nvoid LSM303DLHC::setMagTemperatureEnabled(bool enabled){\n  I2Cdev::writeBit(devAddrM, LSM303DLHC_RA_CRA_REG_M, LSM303DLHC_TEMP_EN_BIT, enabled);\n}\n\n/*Get whether the temperature sensor is enabled.\n@return The state of the temperature sensor.\n@see LSM303DLHC_RA_CRA_REG_M\n@see LSM303DLHC_TEMP_EN_BIT\n*/\nbool LSM303DLHC::getMagTemperatureEnabled(){\n  I2Cdev::readBit(devAddrM, LSM303DLHC_RA_CRA_REG_M, LSM303DLHC_TEMP_EN_BIT, buffer);\n  return buffer[0];\n}\n\n/*Set the magetometer output data rate.  Valid rates are 0, 1, 3, 7, 15, 30, 75, 220.\n@param rate The new output data rate of the magnetometer.\n@see LSM303DLHC_RA_CRA_REG_M\n@see LSM303DLHC_DO_BIT\n@see LSM303DLHC_DO_LENGTH\n@see LSM303DLHC_DO_RATE_0\n@see LSM303DLHC_DO_RATE_1\n@see LSM303DLHC_DO_RATE_3\n@see LSM303DLHC_DO_RATE_7\n@see LSM303DLHC_DO_RATE_15\n@see LSM303DLHC_DO_RATE_30\n@see LSM303DLHC_DO_RATE_75\n@see LSM303DLHC_DO_RATE_220\n*/\nvoid LSM303DLHC::setMagOutputDataRate(uint8_t rate){\n  uint8_t writeBit;\n  if (rate == 0){\n    writeBit = LSM303DLHC_DO_RATE_0;\n  } else if (rate == 1){\n    writeBit = LSM303DLHC_DO_RATE_1;\n  } else if (rate == 3){\n    writeBit = LSM303DLHC_DO_RATE_3;\n  } else if (rate == 7){\n    writeBit = LSM303DLHC_DO_RATE_7;\n  } else if (rate == 15){\n    writeBit = LSM303DLHC_DO_RATE_15;\n  } else if (rate == 30){\n    writeBit = LSM303DLHC_DO_RATE_30;\n  } else if (rate == 75){\n    writeBit = LSM303DLHC_DO_RATE_75;\n  } else if (rate == 220){\n    writeBit = LSM303DLHC_DO_RATE_220;\n  }\n\n  I2Cdev::writeBits(devAddrM, LSM303DLHC_RA_CRA_REG_M, LSM303DLHC_DO_BIT,\n    LSM303DLHC_DO_LENGTH, writeBit);\n}\n\n/*Get the magetometer output data rate.\n@return The output data rate of the magnetometer.\n@see LSM303DLHC_RA_CRA_REG_M\n@see LSM303DLHC_DO_BIT\n@see LSM303DLHC_DO_LENGTH\n@see LSM303DLHC_DO_RATE_0\n@see LSM303DLHC_DO_RATE_1\n@see LSM303DLHC_DO_RATE_3\n@see LSM303DLHC_DO_RATE_7\n@see LSM303DLHC_DO_RATE_15\n@see LSM303DLHC_DO_RATE_30\n@see LSM303DLHC_DO_RATE_75\n@see LSM303DLHC_DO_RATE_220\n*/\nuint8_t LSM303DLHC::getMagOutputDataRate(){\n  I2Cdev::readBits(devAddrM, LSM303DLHC_RA_CRA_REG_M, LSM303DLHC_DO_BIT,\n    LSM303DLHC_DO_LENGTH, buffer);\n  uint8_t rate = buffer[0];\n\n  if (rate == LSM303DLHC_DO_RATE_0){\n    return 0; \n  } else if (rate == LSM303DLHC_DO_RATE_1){\n    return 1; \n  } else if (rate == LSM303DLHC_DO_RATE_3){\n    return 3; \n  } else if (rate == LSM303DLHC_DO_RATE_7){\n    return 7; \n  } else if (rate == LSM303DLHC_DO_RATE_15){\n    return 15; \n  } else if (rate == LSM303DLHC_DO_RATE_30){\n    return 30; \n  } else if (rate == LSM303DLHC_DO_RATE_75){\n    return 75; \n  } else if (rate == LSM303DLHC_DO_RATE_220){\n    return 220; \n  }\n}\n\n//CRB_REG_M, rws\n\n/*Set the magnetometer gain.\n@param gain The new gain of the magnetometer\n@see LSM303DLHC_RA_CRB_REG_M\n@see LSM303DLHC_GN_BIT \n@see LSM303DLHC_GN_LENGTH\n@see LSM303DLHC_GN_230\n@see LSM303DLHC_GN_330\n@see LSM303DLHC_GN_400\n@see LSM303DLHC_GN_450\n@see LSM303DLHC_GN_670\n@see LSM303DLHC_GN_855\n@see LSM303DLHC_GN_1100\n*/\nvoid LSM303DLHC::setMagGain(uint16_t gain){\n  uint8_t writeBit;\n  if (gain == 230){\n    writeBit = LSM303DLHC_GN_230;\n  } else if (gain == 330){\n    writeBit = LSM303DLHC_GN_330;\n  } else if (gain == 400){\n    writeBit = LSM303DLHC_GN_400;\n  } else if (gain == 450){\n    writeBit = LSM303DLHC_GN_450;\n  } else if (gain == 670){\n    writeBit = LSM303DLHC_GN_670;\n  } else if (gain == 855){\n    writeBit = LSM303DLHC_GN_855;\n  } else if (gain == 1100){\n    writeBit = LSM303DLHC_GN_1100;\n  }\n\n  I2Cdev::writeBits(devAddrM, LSM303DLHC_RA_CRB_REG_M, LSM303DLHC_GN_BIT, LSM303DLHC_GN_LENGTH,\n    writeBit);\n}\n\n/*Get the magnetometer gain.\n@return The gain of the magnetometer\n@see LSM303DLHC_RA_CRB_REG_M\n@see LSM303DLHC_GN_230\n@see LSM303DLHC_GN_330\n@see LSM303DLHC_GN_400\n@see LSM303DLHC_GN_450\n@see LSM303DLHC_GN_670\n@see LSM303DLHC_GN_855\n@see LSM303DLHC_GN_1100\n*/\nuint16_t LSM303DLHC::getMagGain(){\n  I2Cdev::readBits(devAddrM, LSM303DLHC_RA_CRB_REG_M, LSM303DLHC_GN_BIT, LSM303DLHC_GN_LENGTH,\n    buffer);\n  uint8_t gain = buffer[0];\n  if (gain == LSM303DLHC_GN_230){\n    return 230; \n  } else if (gain == LSM303DLHC_GN_330){\n    return 330; \n  } else if (gain == LSM303DLHC_GN_400){\n    return 400; \n  } else if (gain == LSM303DLHC_GN_450){\n    return 450; \n  } else if (gain == LSM303DLHC_GN_670){\n    return 670; \n  } else if (gain == LSM303DLHC_GN_855){\n    return 855; \n  } else if (gain == LSM303DLHC_GN_1100){\n    return 1100; \n  } \n}\n\n//MR_REG_M, rw\n\n/*Set the magnetometer mode.\n@param mode The new mode for the magnetometer.\n@see LSM303DLHC_RA_MR_REG_M\n@see LSM303DLHC_MD_BIT\n@see LSM303DLHC_MD_LENGTH\n@see LSM303DLHC_MD_CONTINUOUS\n@see LSM303DLHC_MD_SINGLE\n@see LSM303DLHC_MD_SLEEP\n*/\nvoid LSM303DLHC::setMagMode(uint8_t mode){\n  I2Cdev::writeBits(devAddrM, LSM303DLHC_RA_MR_REG_M, LSM303DLHC_MD_BIT, LSM303DLHC_MD_LENGTH,\n    mode);\n}\n\n/*Get the magnetometer mode.\n@return The mode for the magnetometer.\n@see LSM303DLHC_RA_MR_REG_M\n@see LSM303DLHC_MD_BIT\n@see LSM303DLHC_MD_LENGTH\n@see LSM303DLHC_MD_CONTINUOUS\n@see LSM303DLHC_MD_SINGLE\n@see LSM303DLHC_MD_SLEEP\n*/\nuint8_t LSM303DLHC::getMagMode(){\n  I2Cdev::readBits(devAddrM, LSM303DLHC_RA_MR_REG_M, LSM303DLHC_MD_BIT, LSM303DLHC_MD_LENGTH,\n    buffer);\n  return buffer[0];\n}\n\n//OUT_____M, r\n\n//TODO \n/** Get the magnetic field for all 3 axes\n * @param x 16-bit integer container for the X-axis magnetic field\n * @param y 16-bit integer container for the Y-axis magnetic field\n * @param z 16-bit integer container for the Z-axis magnetic field\n */\nvoid LSM303DLHC::getMag(int16_t* x, int16_t* y, int16_t* z){\n  I2Cdev::readBytes(devAddrM, LSM303DLHC_RA_OUT_X_H_M, 6, buffer);\n  *x = ((((int16_t)buffer[0]) << 8) | buffer[1]);\n  *z = ((((int16_t)buffer[2]) << 8) | buffer[3]);\n  *y = ((((int16_t)buffer[4]) << 8) | buffer[5]);\n\n}\n\n/** Get the magnetic field along the X-axis\n * @return magnetic field along the X-axis\n * @see LSM303DLHC_RA_OUT_X_L_M\n * @see LSM303DLHC_RA_OUT_X_H_M\n */\nint16_t LSM303DLHC::getMagX(){\n  I2Cdev::readBytes(devAddrM, LSM303DLHC_RA_OUT_X_H_M, 2, buffer);\n  return (((int16_t)buffer[0]) << 8) | buffer[1];\n}\n\n/** Get the magnetic field along the X-axis\n * @return magnetic field along the X-axis\n * @see LSM303DLHC_RA_OUT_Y_L_M\n * @see LSM303DLHC_RA_OUT_Y_H_M\n */\nint16_t LSM303DLHC::getMagY(){\n  I2Cdev::readBytes(devAddrM, LSM303DLHC_RA_OUT_Y_H_M, 2, buffer);\n  return (((int16_t)buffer[0]) << 8) | buffer[1];\n}\n\n/** Get the magnetic field along the X-axis\n * @return magnetic field along the X-axis\n * @see LSM303DLHC_RA_OUT_Z_L_M\n * @see LSM303DLHC_RA_OUT_Z_H_M\n */\nint16_t LSM303DLHC::getMagZ(){\n  I2Cdev::readBytes(devAddrM, LSM303DLHC_RA_OUT_Z_H_M, 2, buffer);\n  return (((int16_t)buffer[0]) << 8) | buffer[1];\n}\n        \n//SR_REG_M, r\n\n/*Get data output register lock.  This bit is set when the first magnetic file \ndata register has been read.\n@return the output data register lock \n@see LSM303DLHC_RA_SR_REG_M\n@see LSM303DLHC_RA_M_LOCK_BIT\n*/\nbool LSM303DLHC::getMagOutputDataRegisterLock(){\n  I2Cdev::readBit(devAddrM, LSM303DLHC_RA_SR_REG_M, LSM303DLHC_M_LOCK_BIT, buffer);\n  return buffer[0];\n}\n\n/*Get data ready bit.  This bit is when a new set of measurements is available.\n@return the data ready bit status \n@see LSM303DLHC_RA_SR_REG_M\n@see LSM303DLHC_RA_M_DRDY_BIT\n*/\nbool LSM303DLHC::getMagDataReady(){\n  I2Cdev::readBit(devAddrM, LSM303DLHC_RA_SR_REG_M, LSM303DLHC_M_DRDY_BIT, buffer);\n  return buffer[0];\n}\n\n//TEMP_OUT_*_M\n\n/*Get the tempearture data. 12-bit resolution.  8LSB/deg\n@return The temperature data.\n@see LSM303DLHC_RA_TEMP_OUT_H_M\n@see LSM303DLHC_RA_TEMP_OUT_L_M\n*/\nint16_t LSM303DLHC::getTemperature(){\n  I2Cdev::readBytes(devAddrM, LSM303DLHC_RA_TEMP_OUT_H_M | 0x80, 2, buffer);\n  return ((((int16_t)buffer[0]) << 8) | buffer[1]) >> 4;\n}\n\n// WHO_AM_I register, read-only\n// There is no ID register for this device.\nuint8_t LSM303DLHC::getDeviceID() {\n    return 0;\n    // read a single byte and return it\n    // I2Cdev::readByte(devAddrA, LSM303DLHC_RA_WHO_AM_I, buffer);\n    // return buffer[0];\n}\n'