# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../../audio.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../../audio.srcs/sources_1/bd/design_1/ipshared/5bb9/hdl/verilog" --include "../../../../../audio.srcs/sources_1/bd/design_1/ipshared/70fd/hdl" --include "D:/Programme/Xilinix/Vivado/2018.2/data/xilinx_vip/include" \
"design_1_wrapper_time_impl.v" \

# Do not sort compile order
nosort
