{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1764790364820 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1764790364820 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 03 16:32:44 2025 " "Processing started: Wed Dec 03 16:32:44 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1764790364820 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1764790364820 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off NEANDER -c NEANDER " "Command: quartus_map --read_settings_files=on --write_settings_files=off NEANDER -c NEANDER" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1764790364820 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1764790365444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_teste.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom_teste.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROM-arch " "Found design unit 1: ROM-arch" {  } { { "ROM_teste.vhd" "" { Text "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/ROM_teste.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764790366043 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "ROM_teste.vhd" "" { Text "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/ROM_teste.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764790366043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764790366043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neander.bdf 1 1 " "Found 1 design units, including 1 entities, in source file neander.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 NEANDER " "Found entity 1: NEANDER" {  } { { "NEANDER.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/NEANDER.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764790366047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764790366047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_logic.bdf 1 1 " "Found 1 design units, including 1 entities, in source file instruction_logic.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_LOGIC " "Found entity 1: instruction_LOGIC" {  } { { "instruction_LOGIC.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/instruction_LOGIC.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764790366049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764790366049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "run_step.bdf 1 1 " "Found 1 design units, including 1 entities, in source file run_step.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 RUN_STEP " "Found entity 1: RUN_STEP" {  } { { "RUN_STEP.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/RUN_STEP.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764790366052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764790366052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoder_ula.bdf 1 1 " "Found 1 design units, including 1 entities, in source file encoder_ula.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ENCODER_ULA " "Found entity 1: ENCODER_ULA" {  } { { "ENCODER_ULA.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/ENCODER_ULA.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764790366054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764790366054 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "NEANDER " "Elaborating entity \"NEANDER\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1764790366115 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst19 " "Primitive \"GND\" of instance \"inst19\" not used" {  } { { "NEANDER.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/NEANDER.bdf" { { 88 160 192 120 "inst19" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1764790366121 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ac.bdf 1 1 " "Using design file ac.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 AC " "Found entity 1: AC" {  } { { "ac.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/ac.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764790366170 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1764790366170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AC AC:inst5 " "Elaborating entity \"AC\" for hierarchy \"AC:inst5\"" {  } { { "NEANDER.bdf" "inst5" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/NEANDER.bdf" { { 456 -64 88 584 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764790366171 ""}
{ "Warning" "WSGN_SEARCH_FILE" "multiplexador.bdf 1 1 " "Using design file multiplexador.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Multiplexador " "Found entity 1: Multiplexador" {  } { { "multiplexador.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/multiplexador.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764790366185 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1764790366185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplexador AC:inst5\|Multiplexador:inst26 " "Elaborating entity \"Multiplexador\" for hierarchy \"AC:inst5\|Multiplexador:inst26\"" {  } { { "ac.bdf" "inst26" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/ac.bdf" { { 768 256 352 864 "inst26" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764790366186 ""}
{ "Warning" "WSGN_SEARCH_FILE" "flaglogic.bdf 1 1 " "Using design file flaglogic.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 flagLogic " "Found entity 1: flagLogic" {  } { { "flaglogic.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/flaglogic.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764790366198 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1764790366198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flagLogic AC:inst5\|flagLogic:inst27 " "Elaborating entity \"flagLogic\" for hierarchy \"AC:inst5\|flagLogic:inst27\"" {  } { { "ac.bdf" "inst27" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/ac.bdf" { { 776 -176 -80 872 "inst27" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764790366199 ""}
{ "Warning" "WSGN_SEARCH_FILE" "uc.bdf 1 1 " "Using design file uc.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 UC " "Found entity 1: UC" {  } { { "uc.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/uc.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764790366219 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1764790366219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UC UC:inst4 " "Elaborating entity \"UC\" for hierarchy \"UC:inst4\"" {  } { { "NEANDER.bdf" "inst4" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/NEANDER.bdf" { { 728 648 792 1048 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764790366220 ""}
{ "Warning" "WGDFX_NOT_ALL_BITS_USED" "t\[4..1\] " "Not all bits in bus \"t\[4..1\]\" are used" {  } { { "uc.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/uc.bdf" { { 256 680 792 512 "inst14" "" } { 256 680 792 512 "inst14" "" } { 256 680 792 512 "inst14" "" } } } }  } 0 275089 "Not all bits in bus \"%1!s!\" are used" 0 0 "Quartus II" 0 -1 1764790366222 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "t " "Converted elements in bus name \"t\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "t\[1\] t1 " "Converted element name(s) from \"t\[1\]\" to \"t1\"" {  } { { "uc.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/uc.bdf" { { 256 680 792 512 "inst14" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764790366222 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "t\[3\] t3 " "Converted element name(s) from \"t\[3\]\" to \"t3\"" {  } { { "uc.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/uc.bdf" { { 256 680 792 512 "inst14" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764790366222 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "t\[4\] t4 " "Converted element name(s) from \"t\[4\]\" to \"t4\"" {  } { { "uc.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/uc.bdf" { { 256 680 792 512 "inst14" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764790366222 ""}  } { { "uc.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/uc.bdf" { { 256 680 792 512 "inst14" "" } { 256 680 792 512 "inst14" "" } { 256 680 792 512 "inst14" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1764790366222 ""}
{ "Warning" "WGDFX_NOT_ALL_BITS_USED" "t\[6..1\] " "Not all bits in bus \"t\[6..1\]\" are used" {  } { { "uc.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/uc.bdf" { { 824 672 792 1080 "inst17" "" } { 824 672 792 1080 "inst17" "" } { 824 672 792 1080 "inst17" "" } } } }  } 0 275089 "Not all bits in bus \"%1!s!\" are used" 0 0 "Quartus II" 0 -1 1764790366222 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "t " "Converted elements in bus name \"t\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "t\[1\] t1 " "Converted element name(s) from \"t\[1\]\" to \"t1\"" {  } { { "uc.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/uc.bdf" { { 824 672 792 1080 "inst17" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764790366223 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "t\[4\] t4 " "Converted element name(s) from \"t\[4\]\" to \"t4\"" {  } { { "uc.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/uc.bdf" { { 824 672 792 1080 "inst17" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764790366223 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "t\[6\] t6 " "Converted element name(s) from \"t\[6\]\" to \"t6\"" {  } { { "uc.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/uc.bdf" { { 824 672 792 1080 "inst17" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764790366223 ""}  } { { "uc.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/uc.bdf" { { 824 672 792 1080 "inst17" "" } { 824 672 792 1080 "inst17" "" } { 824 672 792 1080 "inst17" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1764790366223 ""}
{ "Warning" "WGDFX_NOT_ALL_BITS_USED" "t\[7..3\] " "Not all bits in bus \"t\[7..3\]\" are used" {  } { { "uc.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/uc.bdf" { { 408 1200 1320 568 "inst24" "" } { 408 1200 1320 568 "inst24" "" } } } }  } 0 275089 "Not all bits in bus \"%1!s!\" are used" 0 0 "Quartus II" 0 -1 1764790366223 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "t " "Converted elements in bus name \"t\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "t\[3\] t3 " "Converted element name(s) from \"t\[3\]\" to \"t3\"" {  } { { "uc.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/uc.bdf" { { 408 1200 1320 568 "inst24" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764790366223 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "t\[7\] t7 " "Converted element name(s) from \"t\[7\]\" to \"t7\"" {  } { { "uc.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/uc.bdf" { { 408 1200 1320 568 "inst24" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764790366223 ""}  } { { "uc.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/uc.bdf" { { 408 1200 1320 568 "inst24" "" } { 408 1200 1320 568 "inst24" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1764790366223 ""}
{ "Warning" "WGDFX_NOT_ALL_BITS_USED" "t\[7..3\] " "Not all bits in bus \"t\[7..3\]\" are used" {  } { { "uc.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/uc.bdf" { { 816 1208 1328 1136 "inst29" "" } { 816 1208 1328 1136 "inst29" "" } { 816 1208 1328 1136 "inst29" "" } } } }  } 0 275089 "Not all bits in bus \"%1!s!\" are used" 0 0 "Quartus II" 0 -1 1764790366223 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "t " "Converted elements in bus name \"t\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "t\[3\] t3 " "Converted element name(s) from \"t\[3\]\" to \"t3\"" {  } { { "uc.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/uc.bdf" { { 816 1208 1328 1136 "inst29" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764790366223 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "t\[5\] t5 " "Converted element name(s) from \"t\[5\]\" to \"t5\"" {  } { { "uc.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/uc.bdf" { { 816 1208 1328 1136 "inst29" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764790366223 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "t\[7\] t7 " "Converted element name(s) from \"t\[7\]\" to \"t7\"" {  } { { "uc.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/uc.bdf" { { 816 1208 1328 1136 "inst29" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764790366223 ""}  } { { "uc.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/uc.bdf" { { 816 1208 1328 1136 "inst29" "" } { 816 1208 1328 1136 "inst29" "" } { 816 1208 1328 1136 "inst29" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1764790366223 ""}
{ "Warning" "WGDFX_NOT_ALL_BITS_USED" "t\[5..0\] " "Not all bits in bus \"t\[5..0\]\" are used" {  } { { "uc.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/uc.bdf" { { 0 664 792 256 "inst100" "" } { 0 664 792 256 "inst100" "" } { 0 664 792 256 "inst100" "" } } } }  } 0 275089 "Not all bits in bus \"%1!s!\" are used" 0 0 "Quartus II" 0 -1 1764790366224 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "t " "Converted elements in bus name \"t\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "t\[0\] t0 " "Converted element name(s) from \"t\[0\]\" to \"t0\"" {  } { { "uc.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/uc.bdf" { { 0 664 792 256 "inst100" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764790366224 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "t\[3\] t3 " "Converted element name(s) from \"t\[3\]\" to \"t3\"" {  } { { "uc.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/uc.bdf" { { 0 664 792 256 "inst100" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764790366224 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "t\[5\] t5 " "Converted element name(s) from \"t\[5\]\" to \"t5\"" {  } { { "uc.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/uc.bdf" { { 0 664 792 256 "inst100" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764790366224 ""}  } { { "uc.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/uc.bdf" { { 0 664 792 256 "inst100" "" } { 0 664 792 256 "inst100" "" } { 0 664 792 256 "inst100" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1764790366224 ""}
{ "Warning" "WSGN_SEARCH_FILE" "incpc_logic.bdf 1 1 " "Using design file incpc_logic.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 incPC_logic " "Found entity 1: incPC_logic" {  } { { "incpc_logic.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/incpc_logic.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764790366240 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1764790366240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "incPC_logic UC:inst4\|incPC_logic:inst14 " "Elaborating entity \"incPC_logic\" for hierarchy \"UC:inst4\|incPC_logic:inst14\"" {  } { { "uc.bdf" "inst14" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/uc.bdf" { { 256 680 792 512 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764790366241 ""}
{ "Warning" "WGDFX_NOT_ALL_BITS_USED" "t\[4..1\] " "Not all bits in bus \"t\[4..1\]\" are used" {  } { { "incpc_logic.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/incpc_logic.bdf" { { 48 56 224 64 "t\[1\]" "" } { 112 56 224 128 "t\[4\]" "" } { 80 56 224 96 "t\[3\]" "" } } } }  } 0 275089 "Not all bits in bus \"%1!s!\" are used" 0 0 "Quartus II" 0 -1 1764790366242 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "t " "Converted elements in bus name \"t\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "t\[1\] t1 " "Converted element name(s) from \"t\[1\]\" to \"t1\"" {  } { { "incpc_logic.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/incpc_logic.bdf" { { 48 56 224 64 "t\[1\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764790366242 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "t\[4\] t4 " "Converted element name(s) from \"t\[4\]\" to \"t4\"" {  } { { "incpc_logic.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/incpc_logic.bdf" { { 112 56 224 128 "t\[4\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764790366242 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "t\[3\] t3 " "Converted element name(s) from \"t\[3\]\" to \"t3\"" {  } { { "incpc_logic.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/incpc_logic.bdf" { { 80 56 224 96 "t\[3\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764790366242 ""}  } { { "incpc_logic.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/incpc_logic.bdf" { { 48 56 224 64 "t\[1\]" "" } { 112 56 224 128 "t\[4\]" "" } { 80 56 224 96 "t\[3\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1764790366242 ""}
{ "Warning" "WSGN_SEARCH_FILE" "sel_logic.bdf 1 1 " "Using design file sel_logic.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 sel_LOGIC " "Found entity 1: sel_LOGIC" {  } { { "sel_logic.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/sel_logic.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764790366256 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1764790366256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sel_LOGIC UC:inst4\|sel_LOGIC:inst " "Elaborating entity \"sel_LOGIC\" for hierarchy \"UC:inst4\|sel_LOGIC:inst\"" {  } { { "uc.bdf" "inst" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/uc.bdf" { { 568 696 792 728 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764790366257 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ac_ch_logic.bdf 1 1 " "Using design file ac_ch_logic.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 AC_CH_LOGIC " "Found entity 1: AC_CH_LOGIC" {  } { { "ac_ch_logic.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/ac_ch_logic.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764790366271 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1764790366271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AC_CH_LOGIC UC:inst4\|AC_CH_LOGIC:inst24 " "Elaborating entity \"AC_CH_LOGIC\" for hierarchy \"UC:inst4\|AC_CH_LOGIC:inst24\"" {  } { { "uc.bdf" "inst24" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/uc.bdf" { { 408 1200 1320 568 "inst24" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764790366272 ""}
{ "Warning" "WGDFX_NOT_ALL_BITS_USED" "t\[7..3\] " "Not all bits in bus \"t\[7..3\]\" are used" {  } { { "ac_ch_logic.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/ac_ch_logic.bdf" { { 144 48 216 160 "t\[7\]" "" } { 112 48 216 128 "t\[3\]" "" } } } }  } 0 275089 "Not all bits in bus \"%1!s!\" are used" 0 0 "Quartus II" 0 -1 1764790366273 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "t " "Converted elements in bus name \"t\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "t\[7\] t7 " "Converted element name(s) from \"t\[7\]\" to \"t7\"" {  } { { "ac_ch_logic.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/ac_ch_logic.bdf" { { 144 48 216 160 "t\[7\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764790366273 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "t\[3\] t3 " "Converted element name(s) from \"t\[3\]\" to \"t3\"" {  } { { "ac_ch_logic.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/ac_ch_logic.bdf" { { 112 48 216 128 "t\[3\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764790366273 ""}  } { { "ac_ch_logic.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/ac_ch_logic.bdf" { { 144 48 216 160 "t\[7\]" "" } { 112 48 216 128 "t\[3\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1764790366273 ""}
{ "Warning" "WSGN_SEARCH_FILE" "go_t0_logic.bdf 1 1 " "Using design file go_t0_logic.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 GO_t0_LOGIC " "Found entity 1: GO_t0_LOGIC" {  } { { "go_t0_logic.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/go_t0_logic.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764790366286 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1764790366286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GO_t0_LOGIC UC:inst4\|GO_t0_LOGIC:inst29 " "Elaborating entity \"GO_t0_LOGIC\" for hierarchy \"UC:inst4\|GO_t0_LOGIC:inst29\"" {  } { { "uc.bdf" "inst29" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/uc.bdf" { { 816 1208 1328 1136 "inst29" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764790366287 ""}
{ "Warning" "WGDFX_NOT_ALL_BITS_USED" "t\[7..3\] " "Not all bits in bus \"t\[7..3\]\" are used" {  } { { "go_t0_logic.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/go_t0_logic.bdf" { { 8 64 232 24 "t\[3\]" "" } { 40 64 232 56 "t\[5\]" "" } { 72 64 232 88 "t\[7\]" "" } } } }  } 0 275089 "Not all bits in bus \"%1!s!\" are used" 0 0 "Quartus II" 0 -1 1764790366288 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "t " "Converted elements in bus name \"t\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "t\[3\] t3 " "Converted element name(s) from \"t\[3\]\" to \"t3\"" {  } { { "go_t0_logic.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/go_t0_logic.bdf" { { 8 64 232 24 "t\[3\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764790366288 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "t\[5\] t5 " "Converted element name(s) from \"t\[5\]\" to \"t5\"" {  } { { "go_t0_logic.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/go_t0_logic.bdf" { { 40 64 232 56 "t\[5\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764790366288 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "t\[7\] t7 " "Converted element name(s) from \"t\[7\]\" to \"t7\"" {  } { { "go_t0_logic.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/go_t0_logic.bdf" { { 72 64 232 88 "t\[7\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764790366288 ""}  } { { "go_t0_logic.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/go_t0_logic.bdf" { { 8 64 232 24 "t\[3\]" "" } { 40 64 232 56 "t\[5\]" "" } { 72 64 232 88 "t\[7\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1764790366288 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "HLT " "Pin \"HLT\" not connected" {  } { { "go_t0_logic.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/go_t0_logic.bdf" { { 488 64 232 504 "HLT" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1764790366288 ""}
{ "Warning" "WSGN_SEARCH_FILE" "rem_ch_logic.bdf 1 1 " "Using design file rem_ch_logic.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 REM_CH_LOGIC " "Found entity 1: REM_CH_LOGIC" {  } { { "rem_ch_logic.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/rem_ch_logic.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764790366305 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1764790366305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REM_CH_LOGIC UC:inst4\|REM_CH_LOGIC:inst100 " "Elaborating entity \"REM_CH_LOGIC\" for hierarchy \"UC:inst4\|REM_CH_LOGIC:inst100\"" {  } { { "uc.bdf" "inst100" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/uc.bdf" { { 0 664 792 256 "inst100" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764790366307 ""}
{ "Warning" "WGDFX_NOT_ALL_BITS_USED" "t\[5..0\] " "Not all bits in bus \"t\[5..0\]\" are used" {  } { { "rem_ch_logic.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/rem_ch_logic.bdf" { { 40 56 224 56 "t\[0\]" "" } { 72 56 224 88 "t\[3\]" "" } { 104 56 224 120 "t\[5\]" "" } } } }  } 0 275089 "Not all bits in bus \"%1!s!\" are used" 0 0 "Quartus II" 0 -1 1764790366308 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "t " "Converted elements in bus name \"t\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "t\[0\] t0 " "Converted element name(s) from \"t\[0\]\" to \"t0\"" {  } { { "rem_ch_logic.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/rem_ch_logic.bdf" { { 40 56 224 56 "t\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764790366308 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "t\[3\] t3 " "Converted element name(s) from \"t\[3\]\" to \"t3\"" {  } { { "rem_ch_logic.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/rem_ch_logic.bdf" { { 72 56 224 88 "t\[3\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764790366308 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "t\[5\] t5 " "Converted element name(s) from \"t\[5\]\" to \"t5\"" {  } { { "rem_ch_logic.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/rem_ch_logic.bdf" { { 104 56 224 120 "t\[5\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764790366308 ""}  } { { "rem_ch_logic.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/rem_ch_logic.bdf" { { 40 56 224 56 "t\[0\]" "" } { 72 56 224 88 "t\[3\]" "" } { 104 56 224 120 "t\[5\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1764790366308 ""}
{ "Warning" "WSGN_SEARCH_FILE" "read_logic.bdf 1 1 " "Using design file read_logic.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 READ_LOGIC " "Found entity 1: READ_LOGIC" {  } { { "read_logic.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/read_logic.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764790366326 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1764790366326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "READ_LOGIC UC:inst4\|READ_LOGIC:inst17 " "Elaborating entity \"READ_LOGIC\" for hierarchy \"UC:inst4\|READ_LOGIC:inst17\"" {  } { { "uc.bdf" "inst17" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/uc.bdf" { { 824 672 792 1080 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764790366327 ""}
{ "Warning" "WGDFX_NOT_ALL_BITS_USED" "t\[6..1\] " "Not all bits in bus \"t\[6..1\]\" are used" {  } { { "read_logic.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/read_logic.bdf" { { 40 56 224 56 "t\[1\]" "" } { 80 56 224 96 "t\[4\]" "" } { 120 56 224 136 "t\[6\]" "" } } } }  } 0 275089 "Not all bits in bus \"%1!s!\" are used" 0 0 "Quartus II" 0 -1 1764790366329 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "t " "Converted elements in bus name \"t\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "t\[1\] t1 " "Converted element name(s) from \"t\[1\]\" to \"t1\"" {  } { { "read_logic.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/read_logic.bdf" { { 40 56 224 56 "t\[1\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764790366329 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "t\[4\] t4 " "Converted element name(s) from \"t\[4\]\" to \"t4\"" {  } { { "read_logic.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/read_logic.bdf" { { 80 56 224 96 "t\[4\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764790366329 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "t\[6\] t6 " "Converted element name(s) from \"t\[6\]\" to \"t6\"" {  } { { "read_logic.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/read_logic.bdf" { { 120 56 224 136 "t\[6\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764790366329 ""}  } { { "read_logic.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/read_logic.bdf" { { 40 56 224 56 "t\[1\]" "" } { 80 56 224 96 "t\[4\]" "" } { 120 56 224 136 "t\[6\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1764790366329 ""}
{ "Warning" "WSGN_SEARCH_FILE" "decod.bdf 1 1 " "Using design file decod.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DECOD " "Found entity 1: DECOD" {  } { { "decod.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/decod.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764790366341 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1764790366341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DECOD DECOD:inst20 " "Elaborating entity \"DECOD\" for hierarchy \"DECOD:inst20\"" {  } { { "NEANDER.bdf" "inst20" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/NEANDER.bdf" { { 584 328 448 808 "inst20" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764790366341 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst8 " "Primitive \"GND\" of instance \"inst8\" not used" {  } { { "decod.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/decod.bdf" { { 264 1168 1200 296 "inst8" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1764790366342 ""}
{ "Warning" "WSGN_SEARCH_FILE" "decoder.bdf 1 1 " "Using design file decoder.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder " "Found entity 1: Decoder" {  } { { "decoder.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/decoder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764790366358 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1764790366358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder DECOD:inst20\|Decoder:inst " "Elaborating entity \"Decoder\" for hierarchy \"DECOD:inst20\|Decoder:inst\"" {  } { { "decod.bdf" "inst" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/decod.bdf" { { 16 984 1128 272 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764790366359 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND4 inst21 " "Block or symbol \"AND4\" of instance \"inst21\" overlaps another block or symbol" {  } { { "decoder.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/decoder.bdf" { { 544 976 1040 624 "inst21" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1764790366360 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ri.bdf 1 1 " "Using design file ri.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 RI " "Found entity 1: RI" {  } { { "ri.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/ri.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764790366376 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1764790366376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RI RI:inst2 " "Elaborating entity \"RI\" for hierarchy \"RI:inst2\"" {  } { { "NEANDER.bdf" "inst2" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/NEANDER.bdf" { { 496 592 736 592 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764790366376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RUN_STEP RUN_STEP:inst22 " "Elaborating entity \"RUN_STEP\" for hierarchy \"RUN_STEP:inst22\"" {  } { { "NEANDER.bdf" "inst22" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/NEANDER.bdf" { { 64 -448 -320 160 "inst22" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764790366379 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux8bit.bdf 1 1 " "Using design file mux8bit.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Mux8bit " "Found entity 1: Mux8bit" {  } { { "mux8bit.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/mux8bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764790366393 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1764790366393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux8bit Mux8bit:inst14 " "Elaborating entity \"Mux8bit\" for hierarchy \"Mux8bit:inst14\"" {  } { { "NEANDER.bdf" "inst14" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/NEANDER.bdf" { { 424 432 560 520 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764790366394 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mdr.bdf 1 1 " "Using design file mdr.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 MDR " "Found entity 1: MDR" {  } { { "mdr.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/mdr.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764790366419 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1764790366419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MDR MDR:inst7 " "Elaborating entity \"MDR\" for hierarchy \"MDR:inst7\"" {  } { { "NEANDER.bdf" "inst7" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/NEANDER.bdf" { { 344 1128 1304 472 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764790366420 ""}
{ "Warning" "WSGN_SEARCH_FILE" "register.bdf 1 1 " "Using design file register.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 REGISTER " "Found entity 1: REGISTER" {  } { { "register.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/register.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764790366434 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1764790366434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGISTER MDR:inst7\|REGISTER:inst " "Elaborating entity \"REGISTER\" for hierarchy \"MDR:inst7\|REGISTER:inst\"" {  } { { "mdr.bdf" "inst" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/mdr.bdf" { { 240 392 568 368 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764790366435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM ROM:inst25 " "Elaborating entity \"ROM\" for hierarchy \"ROM:inst25\"" {  } { { "NEANDER.bdf" "inst25" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/NEANDER.bdf" { { 64 1184 1376 144 "inst25" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764790366442 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mar.bdf 1 1 " "Using design file mar.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 MAR " "Found entity 1: MAR" {  } { { "mar.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/mar.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764790366454 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1764790366454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MAR MAR:inst8 " "Elaborating entity \"MAR\" for hierarchy \"MAR:inst8\"" {  } { { "NEANDER.bdf" "inst8" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/NEANDER.bdf" { { 64 672 848 192 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764790366456 ""}
{ "Warning" "WSGN_SEARCH_FILE" "pc.bdf 1 1 " "Using design file pc.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "pc.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/pc.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764790366482 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1764790366482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:inst13 " "Elaborating entity \"PC\" for hierarchy \"PC:inst13\"" {  } { { "NEANDER.bdf" "inst13" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/NEANDER.bdf" { { 56 -40 160 152 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764790366484 ""}
{ "Warning" "WSGN_SEARCH_FILE" "timer.bdf 1 1 " "Using design file timer.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 TIMER " "Found entity 1: TIMER" {  } { { "timer.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/timer.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764790366506 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1764790366506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TIMER TIMER:inst " "Elaborating entity \"TIMER\" for hierarchy \"TIMER:inst\"" {  } { { "NEANDER.bdf" "inst" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/NEANDER.bdf" { { 952 1168 1288 1080 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764790366507 ""}
{ "Warning" "WSGN_SEARCH_FILE" "decoder3x8.bdf 1 1 " "Using design file decoder3x8.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder3x8 " "Found entity 1: Decoder3x8" {  } { { "decoder3x8.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/decoder3x8.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764790366525 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1764790366525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder3x8 TIMER:inst\|Decoder3x8:inst4 " "Elaborating entity \"Decoder3x8\" for hierarchy \"TIMER:inst\|Decoder3x8:inst4\"" {  } { { "timer.bdf" "inst4" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/timer.bdf" { { 264 1544 1672 360 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764790366526 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ula.bdf 1 1 " "Using design file ula.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ula.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/ula.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764790366550 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1764790366550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ula ula:inst23 " "Elaborating entity \"ula\" for hierarchy \"ula:inst23\"" {  } { { "NEANDER.bdf" "inst23" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/NEANDER.bdf" { { 632 -56 80 728 "inst23" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764790366551 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst " "Primitive \"GND\" of instance \"inst\" not used" {  } { { "ula.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/ula.bdf" { { 384 328 360 416 "inst" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1764790366552 ""}
{ "Warning" "WSGN_SEARCH_FILE" "sumcla.bdf 1 1 " "Using design file sumcla.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 sumCLA " "Found entity 1: sumCLA" {  } { { "sumcla.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/sumcla.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764790366608 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1764790366608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sumCLA ula:inst23\|sumCLA:inst8 " "Elaborating entity \"sumCLA\" for hierarchy \"ula:inst23\|sumCLA:inst8\"" {  } { { "ula.bdf" "inst8" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/ula.bdf" { { 328 -136 -8 424 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764790366609 ""}
{ "Warning" "WSGN_SEARCH_FILE" "clalogic.bdf 1 1 " "Using design file clalogic.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 CLAlogic " "Found entity 1: CLAlogic" {  } { { "clalogic.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/clalogic.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764790366625 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1764790366625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLAlogic ula:inst23\|sumCLA:inst8\|CLAlogic:inst4 " "Elaborating entity \"CLAlogic\" for hierarchy \"ula:inst23\|sumCLA:inst8\|CLAlogic:inst4\"" {  } { { "sumcla.bdf" "inst4" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/sumcla.bdf" { { 208 624 752 304 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764790366626 ""}
{ "Warning" "WSGN_SEARCH_FILE" "adderunit.bdf 1 1 " "Using design file adderunit.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 adderUnit " "Found entity 1: adderUnit" {  } { { "adderunit.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/adderunit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764790366648 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1764790366648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adderUnit ula:inst23\|sumCLA:inst8\|adderUnit:inst " "Elaborating entity \"adderUnit\" for hierarchy \"ula:inst23\|sumCLA:inst8\|adderUnit:inst\"" {  } { { "sumcla.bdf" "inst" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/sumcla.bdf" { { 48 320 416 144 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764790366650 ""}
{ "Warning" "WSGN_SEARCH_FILE" "multiplier.bdf 1 1 " "Using design file multiplier.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 multiplier " "Found entity 1: multiplier" {  } { { "multiplier.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/multiplier.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764790366734 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1764790366734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplier ula:inst23\|multiplier:inst13 " "Elaborating entity \"multiplier\" for hierarchy \"ula:inst23\|multiplier:inst13\"" {  } { { "ula.bdf" "inst13" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/ula.bdf" { { 568 312 440 664 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764790366736 ""}
{ "Warning" "WSGN_SEARCH_FILE" "halfadder.bdf 1 1 " "Using design file halfadder.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 halfAdder " "Found entity 1: halfAdder" {  } { { "halfadder.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/halfadder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764790366761 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1764790366761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "halfAdder ula:inst23\|multiplier:inst13\|halfAdder:inst1 " "Elaborating entity \"halfAdder\" for hierarchy \"ula:inst23\|multiplier:inst13\|halfAdder:inst1\"" {  } { { "multiplier.bdf" "inst1" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/multiplier.bdf" { { 160 -424 -328 256 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764790366763 ""}
{ "Warning" "WSGN_SEARCH_FILE" "fulladder.bdf 1 1 " "Using design file fulladder.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 FullAdder " "Found entity 1: FullAdder" {  } { { "fulladder.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/fulladder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764790366791 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1764790366791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullAdder ula:inst23\|multiplier:inst13\|FullAdder:inst " "Elaborating entity \"FullAdder\" for hierarchy \"ula:inst23\|multiplier:inst13\|FullAdder:inst\"" {  } { { "multiplier.bdf" "inst" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/multiplier.bdf" { { 160 -240 -144 256 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764790366793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ENCODER_ULA ENCODER_ULA:inst1 " "Elaborating entity \"ENCODER_ULA\" for hierarchy \"ENCODER_ULA:inst1\"" {  } { { "NEANDER.bdf" "inst1" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/NEANDER.bdf" { { 760 -264 -72 920 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764790366814 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "V " "Pin \"V\" is missing source" {  } { { "ENCODER_ULA.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/ENCODER_ULA.bdf" { { 224 1016 1192 240 "V" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1764790366817 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "OPCODE\[2..0\] " "Pin \"OPCODE\[2..0\]\" is missing source" {  } { { "ENCODER_ULA.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/ENCODER_ULA.bdf" { { 240 1016 1192 256 "OPCODE\[2..0\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1764790366817 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "Y_ULA " "Pin \"Y_ULA\" not connected" {  } { { "ENCODER_ULA.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/ENCODER_ULA.bdf" { { 48 32 200 64 "Y_ULA" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1764790366817 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "ADD_ULA " "Pin \"ADD_ULA\" not connected" {  } { { "ENCODER_ULA.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/ENCODER_ULA.bdf" { { 64 32 200 80 "ADD_ULA" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1764790366818 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "AND_ULA " "Pin \"AND_ULA\" not connected" {  } { { "ENCODER_ULA.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/ENCODER_ULA.bdf" { { 80 32 200 96 "AND_ULA" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1764790366818 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "OR_ULA " "Pin \"OR_ULA\" not connected" {  } { { "ENCODER_ULA.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/ENCODER_ULA.bdf" { { 96 32 200 112 "OR_ULA" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1764790366818 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "NOT_ULA " "Pin \"NOT_ULA\" not connected" {  } { { "ENCODER_ULA.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/ENCODER_ULA.bdf" { { 112 32 200 128 "NOT_ULA" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1764790366818 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "X_ULA " "Pin \"X_ULA\" not connected" {  } { { "ENCODER_ULA.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/ENCODER_ULA.bdf" { { 32 32 200 48 "X_ULA" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1764790366818 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst6 " "Primitive \"GND\" of instance \"inst6\" not used" {  } { { "ENCODER_ULA.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/ENCODER_ULA.bdf" { { 232 80 112 264 "inst6" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1764790366818 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst7 " "Primitive \"GND\" of instance \"inst7\" not used" {  } { { "ENCODER_ULA.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/ENCODER_ULA.bdf" { { 296 80 112 328 "inst7" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1764790366818 ""}
{ "Warning" "WSGN_SEARCH_FILE" "pencoder.bdf 1 1 " "Using design file pencoder.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Pencoder " "Found entity 1: Pencoder" {  } { { "pencoder.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/pencoder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764790366868 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1764790366868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pencoder ENCODER_ULA:inst1\|Pencoder:inst " "Elaborating entity \"Pencoder\" for hierarchy \"ENCODER_ULA:inst1\|Pencoder:inst\"" {  } { { "ENCODER_ULA.bdf" "inst" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/ENCODER_ULA.bdf" { { 104 560 688 200 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764790366869 ""}
{ "Warning" "WGDFX_NOT_ALL_BITS_USED" "notA\[6..2\] " "Not all bits in bus \"notA\[6..2\]\" are used" {  } { { "pencoder.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/pencoder.bdf" { { 256 408 496 272 "notA\[2\]" "" } { 272 408 496 288 "notA\[4\]" "" } { 288 408 496 304 "notA\[6\]" "" } { 208 408 480 224 "notA\[4\]" "" } { 184 416 488 200 "notA\[6\]" "" } { 440 416 488 456 "notA\[5\]" "" } { 352 416 496 368 "notA\[6\]" "" } { 424 400 496 440 "notA\[4\]" "" } { 488 408 488 504 "notA\[4\]" "" } { 176 272 321 192 "notA\[6\]" "" } { 272 272 319 288 "notA\[5\]" "" } { 328 272 313 344 "notA\[4\]" "" } { 376 269 313 392 "notA\[2\]" "" } { 528 408 487 544 "notA\[5\]" "" } } } }  } 0 275089 "Not all bits in bus \"%1!s!\" are used" 0 0 "Quartus II" 0 -1 1764790366873 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "notA " "Converted elements in bus name \"notA\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "notA\[2\] notA2 " "Converted element name(s) from \"notA\[2\]\" to \"notA2\"" {  } { { "pencoder.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/pencoder.bdf" { { 256 408 496 272 "notA\[2\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764790366874 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "notA\[4\] notA4 " "Converted element name(s) from \"notA\[4\]\" to \"notA4\"" {  } { { "pencoder.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/pencoder.bdf" { { 272 408 496 288 "notA\[4\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764790366874 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "notA\[6\] notA6 " "Converted element name(s) from \"notA\[6\]\" to \"notA6\"" {  } { { "pencoder.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/pencoder.bdf" { { 288 408 496 304 "notA\[6\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764790366874 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "notA\[4\] notA4 " "Converted element name(s) from \"notA\[4\]\" to \"notA4\"" {  } { { "pencoder.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/pencoder.bdf" { { 208 408 480 224 "notA\[4\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764790366874 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "notA\[6\] notA6 " "Converted element name(s) from \"notA\[6\]\" to \"notA6\"" {  } { { "pencoder.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/pencoder.bdf" { { 184 416 488 200 "notA\[6\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764790366874 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "notA\[5\] notA5 " "Converted element name(s) from \"notA\[5\]\" to \"notA5\"" {  } { { "pencoder.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/pencoder.bdf" { { 440 416 488 456 "notA\[5\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764790366874 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "notA\[6\] notA6 " "Converted element name(s) from \"notA\[6\]\" to \"notA6\"" {  } { { "pencoder.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/pencoder.bdf" { { 352 416 496 368 "notA\[6\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764790366874 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "notA\[4\] notA4 " "Converted element name(s) from \"notA\[4\]\" to \"notA4\"" {  } { { "pencoder.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/pencoder.bdf" { { 424 400 496 440 "notA\[4\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764790366874 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "notA\[4\] notA4 " "Converted element name(s) from \"notA\[4\]\" to \"notA4\"" {  } { { "pencoder.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/pencoder.bdf" { { 488 408 488 504 "notA\[4\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764790366874 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "notA\[6\] notA6 " "Converted element name(s) from \"notA\[6\]\" to \"notA6\"" {  } { { "pencoder.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/pencoder.bdf" { { 176 272 321 192 "notA\[6\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764790366874 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "notA\[5\] notA5 " "Converted element name(s) from \"notA\[5\]\" to \"notA5\"" {  } { { "pencoder.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/pencoder.bdf" { { 272 272 319 288 "notA\[5\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764790366874 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "notA\[4\] notA4 " "Converted element name(s) from \"notA\[4\]\" to \"notA4\"" {  } { { "pencoder.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/pencoder.bdf" { { 328 272 313 344 "notA\[4\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764790366874 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "notA\[2\] notA2 " "Converted element name(s) from \"notA\[2\]\" to \"notA2\"" {  } { { "pencoder.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/pencoder.bdf" { { 376 269 313 392 "notA\[2\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764790366874 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "notA\[5\] notA5 " "Converted element name(s) from \"notA\[5\]\" to \"notA5\"" {  } { { "pencoder.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/pencoder.bdf" { { 528 408 487 544 "notA\[5\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764790366874 ""}  } { { "pencoder.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/pencoder.bdf" { { 256 408 496 272 "notA\[2\]" "" } { 272 408 496 288 "notA\[4\]" "" } { 288 408 496 304 "notA\[6\]" "" } { 208 408 480 224 "notA\[4\]" "" } { 184 416 488 200 "notA\[6\]" "" } { 440 416 488 456 "notA\[5\]" "" } { 352 416 496 368 "notA\[6\]" "" } { 424 400 496 440 "notA\[4\]" "" } { 488 408 488 504 "notA\[4\]" "" } { 176 272 321 192 "notA\[6\]" "" } { 272 272 319 288 "notA\[5\]" "" } { 328 272 313 344 "notA\[4\]" "" } { 376 269 313 392 "notA\[2\]" "" } { 528 408 487 544 "notA\[5\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1764790366874 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "RUN_STEP:inst22\|Multiplexador:inst\|inst5~0 " "Found clock multiplexer RUN_STEP:inst22\|Multiplexador:inst\|inst5~0" {  } { { "multiplexador.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/multiplexador.bdf" { { 128 584 648 176 "inst5" "" } } } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1764790367422 "|NEANDER|RUN_STEP:inst22|Multiplexador:inst|inst5~0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Quartus II" 0 -1 1764790367422 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "ROM:inst25\|Mux0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ROM:inst25\|Mux0_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1764790367562 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1764790367562 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1764790367562 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1764790367562 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1764790367562 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1764790367562 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE NEANDER.NEANDER0.rtl.mif " "Parameter INIT_FILE set to NEANDER.NEANDER0.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1764790367562 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1764790367562 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1764790367562 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ROM:inst25\|altsyncram:Mux0_rtl_0 " "Elaborated megafunction instantiation \"ROM:inst25\|altsyncram:Mux0_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1764790367674 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ROM:inst25\|altsyncram:Mux0_rtl_0 " "Instantiated megafunction \"ROM:inst25\|altsyncram:Mux0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764790367675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764790367675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764790367675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764790367675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764790367675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764790367675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE NEANDER.NEANDER0.rtl.mif " "Parameter \"INIT_FILE\" = \"NEANDER.NEANDER0.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764790367675 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1764790367675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bmv.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bmv.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bmv " "Found entity 1: altsyncram_bmv" {  } { { "db/altsyncram_bmv.tdf" "" { Text "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/db/altsyncram_bmv.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764790367790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764790367790 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "flagN GND " "Pin \"flagN\" is stuck at GND" {  } { { "NEANDER.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/NEANDER.bdf" { { 600 1240 1416 616 "flagN" "" } { 472 88 232 488 "flagN" "" } { 856 552 648 872 "flagN" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1764790368227 "|NEANDER|flagN"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALU_OUT\[7\] GND " "Pin \"ALU_OUT\[7\]\" is stuck at GND" {  } { { "NEANDER.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/NEANDER.bdf" { { 480 1240 1416 496 "ALU_OUT\[7..0\]" "" } { 472 -224 -64 488 "ALU_OUT\[7..0\]" "" } { 648 80 193 664 "ALU_OUT\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1764790368227 "|NEANDER|ALU_OUT[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALU_OUT\[6\] GND " "Pin \"ALU_OUT\[6\]\" is stuck at GND" {  } { { "NEANDER.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/NEANDER.bdf" { { 480 1240 1416 496 "ALU_OUT\[7..0\]" "" } { 472 -224 -64 488 "ALU_OUT\[7..0\]" "" } { 648 80 193 664 "ALU_OUT\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1764790368227 "|NEANDER|ALU_OUT[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALU_OUT\[5\] GND " "Pin \"ALU_OUT\[5\]\" is stuck at GND" {  } { { "NEANDER.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/NEANDER.bdf" { { 480 1240 1416 496 "ALU_OUT\[7..0\]" "" } { 472 -224 -64 488 "ALU_OUT\[7..0\]" "" } { 648 80 193 664 "ALU_OUT\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1764790368227 "|NEANDER|ALU_OUT[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALU_OUT\[4\] GND " "Pin \"ALU_OUT\[4\]\" is stuck at GND" {  } { { "NEANDER.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/NEANDER.bdf" { { 480 1240 1416 496 "ALU_OUT\[7..0\]" "" } { 472 -224 -64 488 "ALU_OUT\[7..0\]" "" } { 648 80 193 664 "ALU_OUT\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1764790368227 "|NEANDER|ALU_OUT[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALU_OUT\[3\] GND " "Pin \"ALU_OUT\[3\]\" is stuck at GND" {  } { { "NEANDER.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/NEANDER.bdf" { { 480 1240 1416 496 "ALU_OUT\[7..0\]" "" } { 472 -224 -64 488 "ALU_OUT\[7..0\]" "" } { 648 80 193 664 "ALU_OUT\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1764790368227 "|NEANDER|ALU_OUT[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALU_OUT\[2\] GND " "Pin \"ALU_OUT\[2\]\" is stuck at GND" {  } { { "NEANDER.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/NEANDER.bdf" { { 480 1240 1416 496 "ALU_OUT\[7..0\]" "" } { 472 -224 -64 488 "ALU_OUT\[7..0\]" "" } { 648 80 193 664 "ALU_OUT\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1764790368227 "|NEANDER|ALU_OUT[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALU_OUT\[1\] GND " "Pin \"ALU_OUT\[1\]\" is stuck at GND" {  } { { "NEANDER.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/NEANDER.bdf" { { 480 1240 1416 496 "ALU_OUT\[7..0\]" "" } { 472 -224 -64 488 "ALU_OUT\[7..0\]" "" } { 648 80 193 664 "ALU_OUT\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1764790368227 "|NEANDER|ALU_OUT[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALU_OUT\[0\] GND " "Pin \"ALU_OUT\[0\]\" is stuck at GND" {  } { { "NEANDER.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/NEANDER.bdf" { { 480 1240 1416 496 "ALU_OUT\[7..0\]" "" } { 472 -224 -64 488 "ALU_OUT\[7..0\]" "" } { 648 80 193 664 "ALU_OUT\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1764790368227 "|NEANDER|ALU_OUT[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AC_OUT\[7\] GND " "Pin \"AC_OUT\[7\]\" is stuck at GND" {  } { { "NEANDER.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/NEANDER.bdf" { { 576 1240 1416 592 "AC_OUT\[7..0\]" "" } { 504 88 216 520 "AC_OUT\[7..0\]" "" } { 648 -240 -56 664 "AC_OUT\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1764790368227 "|NEANDER|AC_OUT[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AC_OUT\[6\] GND " "Pin \"AC_OUT\[6\]\" is stuck at GND" {  } { { "NEANDER.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/NEANDER.bdf" { { 576 1240 1416 592 "AC_OUT\[7..0\]" "" } { 504 88 216 520 "AC_OUT\[7..0\]" "" } { 648 -240 -56 664 "AC_OUT\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1764790368227 "|NEANDER|AC_OUT[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AC_OUT\[5\] GND " "Pin \"AC_OUT\[5\]\" is stuck at GND" {  } { { "NEANDER.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/NEANDER.bdf" { { 576 1240 1416 592 "AC_OUT\[7..0\]" "" } { 504 88 216 520 "AC_OUT\[7..0\]" "" } { 648 -240 -56 664 "AC_OUT\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1764790368227 "|NEANDER|AC_OUT[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AC_OUT\[4\] GND " "Pin \"AC_OUT\[4\]\" is stuck at GND" {  } { { "NEANDER.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/NEANDER.bdf" { { 576 1240 1416 592 "AC_OUT\[7..0\]" "" } { 504 88 216 520 "AC_OUT\[7..0\]" "" } { 648 -240 -56 664 "AC_OUT\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1764790368227 "|NEANDER|AC_OUT[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AC_OUT\[3\] GND " "Pin \"AC_OUT\[3\]\" is stuck at GND" {  } { { "NEANDER.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/NEANDER.bdf" { { 576 1240 1416 592 "AC_OUT\[7..0\]" "" } { 504 88 216 520 "AC_OUT\[7..0\]" "" } { 648 -240 -56 664 "AC_OUT\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1764790368227 "|NEANDER|AC_OUT[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AC_OUT\[2\] GND " "Pin \"AC_OUT\[2\]\" is stuck at GND" {  } { { "NEANDER.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/NEANDER.bdf" { { 576 1240 1416 592 "AC_OUT\[7..0\]" "" } { 504 88 216 520 "AC_OUT\[7..0\]" "" } { 648 -240 -56 664 "AC_OUT\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1764790368227 "|NEANDER|AC_OUT[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AC_OUT\[1\] GND " "Pin \"AC_OUT\[1\]\" is stuck at GND" {  } { { "NEANDER.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/NEANDER.bdf" { { 576 1240 1416 592 "AC_OUT\[7..0\]" "" } { 504 88 216 520 "AC_OUT\[7..0\]" "" } { 648 -240 -56 664 "AC_OUT\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1764790368227 "|NEANDER|AC_OUT[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AC_OUT\[0\] GND " "Pin \"AC_OUT\[0\]\" is stuck at GND" {  } { { "NEANDER.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/NEANDER.bdf" { { 576 1240 1416 592 "AC_OUT\[7..0\]" "" } { 504 88 216 520 "AC_OUT\[7..0\]" "" } { 648 -240 -56 664 "AC_OUT\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1764790368227 "|NEANDER|AC_OUT[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1764790368227 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1764790368440 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 " "8 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1764790368764 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1764790369249 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1764790369249 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "133 " "Implemented 133 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1764790369324 ""} { "Info" "ICUT_CUT_TM_OPINS" "43 " "Implemented 43 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1764790369324 ""} { "Info" "ICUT_CUT_TM_LCELLS" "78 " "Implemented 78 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1764790369324 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1764790369324 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1764790369324 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 128 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 128 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4730 " "Peak virtual memory: 4730 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1764790369373 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 03 16:32:49 2025 " "Processing ended: Wed Dec 03 16:32:49 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1764790369373 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1764790369373 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1764790369373 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1764790369373 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 128 s " "Quartus II Flow was successful. 0 errors, 128 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1764790370071 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1764790371139 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1764790371140 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 03 16:32:50 2025 " "Processing started: Wed Dec 03 16:32:50 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1764790371140 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1764790371140 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off NEANDER -c NEANDER " "Command: quartus_fit --read_settings_files=off --write_settings_files=off NEANDER -c NEANDER" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1764790371140 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1764790371270 ""}
{ "Info" "0" "" "Project  = NEANDER" {  } {  } 0 0 "Project  = NEANDER" 0 0 "Fitter" 0 0 1764790371272 ""}
{ "Info" "0" "" "Revision = NEANDER" {  } {  } 0 0 "Revision = NEANDER" 0 0 "Fitter" 0 0 1764790371272 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1764790371378 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "NEANDER EP4CGX22CF19C6 " "Automatically selected device EP4CGX22CF19C6 for design NEANDER" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1764790372152 ""}
{ "Info" "IMPP_MPP_FIT_WITH_SMALLER_DEVICE" "" "Fitting design with smaller device may be possible, but smaller device must be specified" {  } {  } 0 119005 "Fitting design with smaller device may be possible, but smaller device must be specified" 0 0 "Fitter" 0 -1 1764790372152 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1764790372200 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1764790372200 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1764790372341 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1764790372370 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX30CF19C6 " "Device EP4CGX30CF19C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1764790372688 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1764790372688 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCEO~ R6 " "Pin ~ALTERA_NCEO~ is reserved at location R6" {  } { { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_NCEO~ } } } { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_NCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/" { { 0 { 0 ""} 0 516 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1764790372691 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ A4 " "Pin ~ALTERA_DATA0~ is reserved at location A4" {  } { { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/" { { 0 { 0 ""} 0 518 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1764790372691 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO~ B4 " "Pin ~ALTERA_ASDO~ is reserved at location B4" {  } { { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO~ } } } { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/" { { 0 { 0 ""} 0 520 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1764790372691 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCSO~ C5 " "Pin ~ALTERA_NCSO~ is reserved at location C5" {  } { { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_NCSO~ } } } { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_NCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/" { { 0 { 0 ""} 0 522 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1764790372691 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ D5 " "Pin ~ALTERA_DCLK~ is reserved at location D5" {  } { { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/" { { 0 { 0 ""} 0 524 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1764790372691 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1764790372691 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1764790372692 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1764790372694 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "47 47 " "No exact pin location assignment(s) for 47 pins of 47 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "flagN " "Pin flagN not assigned to an exact location on the device" {  } { { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" { flagN } } } { "NEANDER.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/NEANDER.bdf" { { 600 1240 1416 616 "flagN" "" } } } } { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { flagN } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/" { { 0 { 0 ""} 0 226 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764790373223 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RI_OUT\[7\] " "Pin RI_OUT\[7\] not assigned to an exact location on the device" {  } { { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" { RI_OUT[7] } } } { "NEANDER.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/NEANDER.bdf" { { 528 1240 1416 544 "RI_OUT" "" } } } } { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RI_OUT[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/" { { 0 { 0 ""} 0 186 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764790373223 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RI_OUT\[6\] " "Pin RI_OUT\[6\] not assigned to an exact location on the device" {  } { { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" { RI_OUT[6] } } } { "NEANDER.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/NEANDER.bdf" { { 528 1240 1416 544 "RI_OUT" "" } } } } { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RI_OUT[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/" { { 0 { 0 ""} 0 187 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764790373223 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RI_OUT\[5\] " "Pin RI_OUT\[5\] not assigned to an exact location on the device" {  } { { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" { RI_OUT[5] } } } { "NEANDER.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/NEANDER.bdf" { { 528 1240 1416 544 "RI_OUT" "" } } } } { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RI_OUT[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/" { { 0 { 0 ""} 0 188 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764790373223 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RI_OUT\[4\] " "Pin RI_OUT\[4\] not assigned to an exact location on the device" {  } { { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" { RI_OUT[4] } } } { "NEANDER.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/NEANDER.bdf" { { 528 1240 1416 544 "RI_OUT" "" } } } } { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RI_OUT[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/" { { 0 { 0 ""} 0 189 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764790373223 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RI_OUT\[3\] " "Pin RI_OUT\[3\] not assigned to an exact location on the device" {  } { { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" { RI_OUT[3] } } } { "NEANDER.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/NEANDER.bdf" { { 528 1240 1416 544 "RI_OUT" "" } } } } { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RI_OUT[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/" { { 0 { 0 ""} 0 190 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764790373223 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RI_OUT\[2\] " "Pin RI_OUT\[2\] not assigned to an exact location on the device" {  } { { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" { RI_OUT[2] } } } { "NEANDER.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/NEANDER.bdf" { { 528 1240 1416 544 "RI_OUT" "" } } } } { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RI_OUT[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/" { { 0 { 0 ""} 0 191 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764790373223 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RI_OUT\[1\] " "Pin RI_OUT\[1\] not assigned to an exact location on the device" {  } { { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" { RI_OUT[1] } } } { "NEANDER.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/NEANDER.bdf" { { 528 1240 1416 544 "RI_OUT" "" } } } } { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RI_OUT[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/" { { 0 { 0 ""} 0 192 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764790373223 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RI_OUT\[0\] " "Pin RI_OUT\[0\] not assigned to an exact location on the device" {  } { { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" { RI_OUT[0] } } } { "NEANDER.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/NEANDER.bdf" { { 528 1240 1416 544 "RI_OUT" "" } } } } { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RI_OUT[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/" { { 0 { 0 ""} 0 193 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764790373223 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REM_OUT\[7\] " "Pin REM_OUT\[7\] not assigned to an exact location on the device" {  } { { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" { REM_OUT[7] } } } { "NEANDER.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/NEANDER.bdf" { { 552 1240 1416 568 "REM_OUT" "" } } } } { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { REM_OUT[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/" { { 0 { 0 ""} 0 194 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764790373223 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REM_OUT\[6\] " "Pin REM_OUT\[6\] not assigned to an exact location on the device" {  } { { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" { REM_OUT[6] } } } { "NEANDER.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/NEANDER.bdf" { { 552 1240 1416 568 "REM_OUT" "" } } } } { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { REM_OUT[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/" { { 0 { 0 ""} 0 195 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764790373223 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REM_OUT\[5\] " "Pin REM_OUT\[5\] not assigned to an exact location on the device" {  } { { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" { REM_OUT[5] } } } { "NEANDER.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/NEANDER.bdf" { { 552 1240 1416 568 "REM_OUT" "" } } } } { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { REM_OUT[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/" { { 0 { 0 ""} 0 196 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764790373223 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REM_OUT\[4\] " "Pin REM_OUT\[4\] not assigned to an exact location on the device" {  } { { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" { REM_OUT[4] } } } { "NEANDER.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/NEANDER.bdf" { { 552 1240 1416 568 "REM_OUT" "" } } } } { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { REM_OUT[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/" { { 0 { 0 ""} 0 197 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764790373223 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REM_OUT\[3\] " "Pin REM_OUT\[3\] not assigned to an exact location on the device" {  } { { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" { REM_OUT[3] } } } { "NEANDER.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/NEANDER.bdf" { { 552 1240 1416 568 "REM_OUT" "" } } } } { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { REM_OUT[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/" { { 0 { 0 ""} 0 198 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764790373223 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REM_OUT\[2\] " "Pin REM_OUT\[2\] not assigned to an exact location on the device" {  } { { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" { REM_OUT[2] } } } { "NEANDER.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/NEANDER.bdf" { { 552 1240 1416 568 "REM_OUT" "" } } } } { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { REM_OUT[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/" { { 0 { 0 ""} 0 199 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764790373223 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REM_OUT\[1\] " "Pin REM_OUT\[1\] not assigned to an exact location on the device" {  } { { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" { REM_OUT[1] } } } { "NEANDER.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/NEANDER.bdf" { { 552 1240 1416 568 "REM_OUT" "" } } } } { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { REM_OUT[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/" { { 0 { 0 ""} 0 200 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764790373223 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REM_OUT\[0\] " "Pin REM_OUT\[0\] not assigned to an exact location on the device" {  } { { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" { REM_OUT[0] } } } { "NEANDER.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/NEANDER.bdf" { { 552 1240 1416 568 "REM_OUT" "" } } } } { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { REM_OUT[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/" { { 0 { 0 ""} 0 201 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764790373223 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_OUT\[7\] " "Pin PC_OUT\[7\] not assigned to an exact location on the device" {  } { { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" { PC_OUT[7] } } } { "NEANDER.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/NEANDER.bdf" { { 648 1240 1416 664 "PC_OUT" "" } } } } { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_OUT[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/" { { 0 { 0 ""} 0 202 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764790373223 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_OUT\[6\] " "Pin PC_OUT\[6\] not assigned to an exact location on the device" {  } { { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" { PC_OUT[6] } } } { "NEANDER.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/NEANDER.bdf" { { 648 1240 1416 664 "PC_OUT" "" } } } } { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_OUT[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/" { { 0 { 0 ""} 0 203 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764790373223 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_OUT\[5\] " "Pin PC_OUT\[5\] not assigned to an exact location on the device" {  } { { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" { PC_OUT[5] } } } { "NEANDER.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/NEANDER.bdf" { { 648 1240 1416 664 "PC_OUT" "" } } } } { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_OUT[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/" { { 0 { 0 ""} 0 204 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764790373223 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_OUT\[4\] " "Pin PC_OUT\[4\] not assigned to an exact location on the device" {  } { { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" { PC_OUT[4] } } } { "NEANDER.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/NEANDER.bdf" { { 648 1240 1416 664 "PC_OUT" "" } } } } { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_OUT[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/" { { 0 { 0 ""} 0 205 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764790373223 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_OUT\[3\] " "Pin PC_OUT\[3\] not assigned to an exact location on the device" {  } { { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" { PC_OUT[3] } } } { "NEANDER.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/NEANDER.bdf" { { 648 1240 1416 664 "PC_OUT" "" } } } } { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_OUT[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/" { { 0 { 0 ""} 0 206 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764790373223 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_OUT\[2\] " "Pin PC_OUT\[2\] not assigned to an exact location on the device" {  } { { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" { PC_OUT[2] } } } { "NEANDER.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/NEANDER.bdf" { { 648 1240 1416 664 "PC_OUT" "" } } } } { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_OUT[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/" { { 0 { 0 ""} 0 207 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764790373223 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_OUT\[1\] " "Pin PC_OUT\[1\] not assigned to an exact location on the device" {  } { { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" { PC_OUT[1] } } } { "NEANDER.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/NEANDER.bdf" { { 648 1240 1416 664 "PC_OUT" "" } } } } { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_OUT[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/" { { 0 { 0 ""} 0 208 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764790373223 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_OUT\[0\] " "Pin PC_OUT\[0\] not assigned to an exact location on the device" {  } { { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" { PC_OUT[0] } } } { "NEANDER.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/NEANDER.bdf" { { 648 1240 1416 664 "PC_OUT" "" } } } } { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_OUT[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/" { { 0 { 0 ""} 0 209 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764790373223 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "flagZ " "Pin flagZ not assigned to an exact location on the device" {  } { { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" { flagZ } } } { "NEANDER.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/NEANDER.bdf" { { 624 1240 1416 640 "flagZ" "" } } } } { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { flagZ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/" { { 0 { 0 ""} 0 231 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764790373223 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_OUT\[7\] " "Pin ALU_OUT\[7\] not assigned to an exact location on the device" {  } { { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" { ALU_OUT[7] } } } { "NEANDER.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/NEANDER.bdf" { { 480 1240 1416 496 "ALU_OUT" "" } } } } { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_OUT[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/" { { 0 { 0 ""} 0 210 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764790373223 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_OUT\[6\] " "Pin ALU_OUT\[6\] not assigned to an exact location on the device" {  } { { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" { ALU_OUT[6] } } } { "NEANDER.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/NEANDER.bdf" { { 480 1240 1416 496 "ALU_OUT" "" } } } } { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_OUT[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/" { { 0 { 0 ""} 0 211 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764790373223 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_OUT\[5\] " "Pin ALU_OUT\[5\] not assigned to an exact location on the device" {  } { { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" { ALU_OUT[5] } } } { "NEANDER.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/NEANDER.bdf" { { 480 1240 1416 496 "ALU_OUT" "" } } } } { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_OUT[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/" { { 0 { 0 ""} 0 212 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764790373223 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_OUT\[4\] " "Pin ALU_OUT\[4\] not assigned to an exact location on the device" {  } { { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" { ALU_OUT[4] } } } { "NEANDER.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/NEANDER.bdf" { { 480 1240 1416 496 "ALU_OUT" "" } } } } { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_OUT[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/" { { 0 { 0 ""} 0 213 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764790373223 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_OUT\[3\] " "Pin ALU_OUT\[3\] not assigned to an exact location on the device" {  } { { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" { ALU_OUT[3] } } } { "NEANDER.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/NEANDER.bdf" { { 480 1240 1416 496 "ALU_OUT" "" } } } } { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_OUT[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/" { { 0 { 0 ""} 0 214 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764790373223 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_OUT\[2\] " "Pin ALU_OUT\[2\] not assigned to an exact location on the device" {  } { { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" { ALU_OUT[2] } } } { "NEANDER.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/NEANDER.bdf" { { 480 1240 1416 496 "ALU_OUT" "" } } } } { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_OUT[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/" { { 0 { 0 ""} 0 215 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764790373223 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_OUT\[1\] " "Pin ALU_OUT\[1\] not assigned to an exact location on the device" {  } { { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" { ALU_OUT[1] } } } { "NEANDER.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/NEANDER.bdf" { { 480 1240 1416 496 "ALU_OUT" "" } } } } { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_OUT[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/" { { 0 { 0 ""} 0 216 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764790373223 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_OUT\[0\] " "Pin ALU_OUT\[0\] not assigned to an exact location on the device" {  } { { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" { ALU_OUT[0] } } } { "NEANDER.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/NEANDER.bdf" { { 480 1240 1416 496 "ALU_OUT" "" } } } } { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_OUT[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/" { { 0 { 0 ""} 0 217 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764790373223 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AC_OUT\[7\] " "Pin AC_OUT\[7\] not assigned to an exact location on the device" {  } { { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" { AC_OUT[7] } } } { "NEANDER.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/NEANDER.bdf" { { 576 1240 1416 592 "AC_OUT" "" } } } } { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AC_OUT[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/" { { 0 { 0 ""} 0 218 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764790373223 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AC_OUT\[6\] " "Pin AC_OUT\[6\] not assigned to an exact location on the device" {  } { { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" { AC_OUT[6] } } } { "NEANDER.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/NEANDER.bdf" { { 576 1240 1416 592 "AC_OUT" "" } } } } { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AC_OUT[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/" { { 0 { 0 ""} 0 219 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764790373223 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AC_OUT\[5\] " "Pin AC_OUT\[5\] not assigned to an exact location on the device" {  } { { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" { AC_OUT[5] } } } { "NEANDER.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/NEANDER.bdf" { { 576 1240 1416 592 "AC_OUT" "" } } } } { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AC_OUT[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/" { { 0 { 0 ""} 0 220 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764790373223 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AC_OUT\[4\] " "Pin AC_OUT\[4\] not assigned to an exact location on the device" {  } { { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" { AC_OUT[4] } } } { "NEANDER.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/NEANDER.bdf" { { 576 1240 1416 592 "AC_OUT" "" } } } } { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AC_OUT[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/" { { 0 { 0 ""} 0 221 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764790373223 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AC_OUT\[3\] " "Pin AC_OUT\[3\] not assigned to an exact location on the device" {  } { { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" { AC_OUT[3] } } } { "NEANDER.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/NEANDER.bdf" { { 576 1240 1416 592 "AC_OUT" "" } } } } { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AC_OUT[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/" { { 0 { 0 ""} 0 222 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764790373223 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AC_OUT\[2\] " "Pin AC_OUT\[2\] not assigned to an exact location on the device" {  } { { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" { AC_OUT[2] } } } { "NEANDER.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/NEANDER.bdf" { { 576 1240 1416 592 "AC_OUT" "" } } } } { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AC_OUT[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/" { { 0 { 0 ""} 0 223 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764790373223 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AC_OUT\[1\] " "Pin AC_OUT\[1\] not assigned to an exact location on the device" {  } { { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" { AC_OUT[1] } } } { "NEANDER.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/NEANDER.bdf" { { 576 1240 1416 592 "AC_OUT" "" } } } } { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AC_OUT[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/" { { 0 { 0 ""} 0 224 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764790373223 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AC_OUT\[0\] " "Pin AC_OUT\[0\] not assigned to an exact location on the device" {  } { { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" { AC_OUT[0] } } } { "NEANDER.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/NEANDER.bdf" { { 576 1240 1416 592 "AC_OUT" "" } } } } { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AC_OUT[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/" { { 0 { 0 ""} 0 225 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764790373223 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RDM_CH " "Pin RDM_CH not assigned to an exact location on the device" {  } { { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" { RDM_CH } } } { "NEANDER.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/NEANDER.bdf" { { 504 1240 1416 520 "RDM_CH" "" } } } } { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RDM_CH } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/" { { 0 { 0 ""} 0 232 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764790373223 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reset " "Pin Reset not assigned to an exact location on the device" {  } { { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" { Reset } } } { "NEANDER.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/NEANDER.bdf" { { 136 -880 -712 152 "Reset" "" } } } } { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/" { { 0 { 0 ""} 0 230 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764790373223 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLOCK " "Pin CLOCK not assigned to an exact location on the device" {  } { { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" { CLOCK } } } { "NEANDER.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/NEANDER.bdf" { { 104 -872 -704 120 "CLOCK" "" } } } } { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/" { { 0 { 0 ""} 0 228 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764790373223 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "STEP_PB " "Pin STEP_PB not assigned to an exact location on the device" {  } { { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" { STEP_PB } } } { "NEANDER.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/NEANDER.bdf" { { 184 -624 -456 200 "STEP_PB" "" } } } } { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { STEP_PB } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/" { { 0 { 0 ""} 0 229 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764790373223 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RUN_STEP_SW " "Pin RUN_STEP_SW not assigned to an exact location on the device" {  } { { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" { RUN_STEP_SW } } } { "NEANDER.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/NEANDER.bdf" { { 48 -648 -472 64 "RUN_STEP_SW" "" } } } } { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RUN_STEP_SW } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/" { { 0 { 0 ""} 0 227 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764790373223 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1764790373223 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "NEANDER.sdc " "Synopsys Design Constraints File file not found: 'NEANDER.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1764790373707 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1764790373708 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1764790373712 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1764790373712 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1764790373713 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RUN_STEP:inst22\|Multiplexador:inst\|inst5  " "Automatically promoted node RUN_STEP:inst22\|Multiplexador:inst\|inst5 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1764790373726 ""}  } { { "multiplexador.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/multiplexador.bdf" { { 128 584 648 176 "inst5" "" } } } } { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RUN_STEP:inst22|Multiplexador:inst|inst5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/" { { 0 { 0 ""} 0 298 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1764790373726 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Reset~input (placed in PIN M10 (CLK13, DIFFCLK_7n, REFCLK0n)) " "Automatically promoted node Reset~input (placed in PIN M10 (CLK13, DIFFCLK_7n, REFCLK0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G17 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G17" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1764790373727 ""}  } { { "NEANDER.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/NEANDER.bdf" { { 136 -880 -712 152 "Reset" "" } } } } { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reset~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/" { { 0 { 0 ""} 0 508 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1764790373727 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1764790374351 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1764790374351 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1764790374351 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1764790374353 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1764790374353 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1764790374353 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1764790374353 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1764790374355 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1764790374365 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1764790374367 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1764790374367 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "46 unused 2.5V 3 43 0 " "Number of I/O pins in group: 46 (unused VREF, 2.5V VCCIO, 3 input, 43 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1764790374370 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1764790374370 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1764790374370 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "QL0 does not use undetermined 0 0 " "I/O bank number QL0 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1764790374370 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 25 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1764790374370 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3A does not use undetermined 1 1 " "I/O bank number 3A does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  1 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1764790374370 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 28 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  28 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1764790374370 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 20 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1764790374370 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 18 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  18 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1764790374370 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 28 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  28 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1764790374370 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8A does not use undetermined 0 2 " "I/O bank number 8A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1764790374370 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 23 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  23 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1764790374370 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 4 0 " "I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1764790374370 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1764790374370 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1764790374370 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1764790374557 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1764790376513 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1764790376630 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1764790376643 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1764790377649 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1764790377649 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1764790378257 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X26_Y31 X38_Y41 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X26_Y31 to location X38_Y41" {  } { { "loc" "" { Generic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X26_Y31 to location X38_Y41"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X26_Y31 to location X38_Y41"} 26 31 13 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1764790379055 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1764790379055 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1764790379441 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1764790379442 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1764790379442 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.22 " "Total time spent on timing analysis during the Fitter is 0.22 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1764790379450 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1764790379554 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1764790379838 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1764790379932 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1764790380155 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1764790380712 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "1 Cyclone IV GX " "1 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV GX Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Reset 2.5 V M10 " "Pin Reset uses I/O standard 2.5 V at M10" {  } { { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" { Reset } } } { "NEANDER.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/NEANDER.bdf" { { 136 -880 -712 152 "Reset" "" } } } } { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/" { { 0 { 0 ""} 0 230 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1764790381237 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1764790381237 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/output_files/NEANDER.fit.smsg " "Generated suppressed messages file C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/output_files/NEANDER.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1764790381325 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5074 " "Peak virtual memory: 5074 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1764790381757 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 03 16:33:01 2025 " "Processing ended: Wed Dec 03 16:33:01 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1764790381757 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1764790381757 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1764790381757 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1764790381757 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 134 s " "Quartus II Flow was successful. 0 errors, 134 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1764790382394 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1764790383171 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1764790383171 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 03 16:33:03 2025 " "Processing started: Wed Dec 03 16:33:03 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1764790383171 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1764790383171 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off NEANDER -c NEANDER " "Command: quartus_asm --read_settings_files=off --write_settings_files=off NEANDER -c NEANDER" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1764790383172 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1764790384652 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1764790384706 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4653 " "Peak virtual memory: 4653 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1764790385269 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 03 16:33:05 2025 " "Processing ended: Wed Dec 03 16:33:05 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1764790385269 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1764790385269 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1764790385269 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1764790385269 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 134 s " "Quartus II Flow was successful. 0 errors, 134 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1764790385890 ""}
