// Seed: 3994319483
module module_0 ();
  string id_1;
  assign id_1 = "";
  logic id_2 = -1'b0, id_3;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wand id_2;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = "";
  input wire id_1;
  assign id_2 = {id_3} == 1;
endmodule
module module_2 #(
    parameter id_1 = 32'd96,
    parameter id_4 = 32'd98
) (
    _id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  module_0 modCall_1 ();
  inout wire _id_1;
  logic [id_1 : 1 'b0] _id_4;
  wire id_5;
  ;
  wire id_6;
  ;
  wire [id_4 : 1] id_7;
endmodule
