"use strict";(self.webpackChunknotes=self.webpackChunknotes||[]).push([[50430],{27441:e=>{e.exports=JSON.parse('{"tag":{"label":"FPGA","permalink":"/notes/tags/fpga","allTagsPath":"/notes/tags","count":2,"items":[{"id":"language/verilog/workflow","title":"Workflow","description":"Create Project","permalink":"/notes/language/verilog/workflow"},{"id":"language/verilog/xilinx","title":"Xilinx U280","description":"Host Application","permalink":"/notes/language/verilog/xilinx"}],"unlisted":false}}')}}]);