
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000868                       # Number of seconds simulated
sim_ticks                                   868400000                       # Number of ticks simulated
final_tick                                  868400000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 126375                       # Simulator instruction rate (inst/s)
host_op_rate                                   247189                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               51461449                       # Simulator tick rate (ticks/s)
host_mem_usage                                 449332                       # Number of bytes of host memory used
host_seconds                                    16.87                       # Real time elapsed on the host
sim_insts                                     2132541                       # Number of instructions simulated
sim_ops                                       4171250                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED    868400000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst         104320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         659648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             763968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       104320                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        104320                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       121920                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          121920                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            1630                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           10307                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               11937                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         1905                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               1905                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         120128973                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         759613082                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             879742054                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    120128973                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        120128973                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      140396131                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            140396131                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      140396131                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        120128973                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        759613082                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1020138185                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      2885.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1562.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     10061.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000186626250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          174                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          174                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               25729                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               2694                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       11938                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       3022                       # Number of write requests accepted
system.mem_ctrls.readBursts                     11938                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     3022                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 743872                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   20160                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  183168                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  764032                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               193408                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    315                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   137                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               254                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               565                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               695                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               335                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               367                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               539                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               691                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              2969                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              2337                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               309                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              264                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              250                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              180                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             1030                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              741                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               97                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                98                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               407                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               469                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                18                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               103                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               229                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               290                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               465                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               170                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               126                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              109                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               62                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               34                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              104                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              136                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               42                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                     868398000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 11938                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 3022                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    6644                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    3286                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1224                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     411                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      44                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    182                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    181                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    180                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    178                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    177                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    182                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    178                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         2174                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    426.244710                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   258.695336                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   377.669043                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          551     25.34%     25.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          470     21.62%     46.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          230     10.58%     57.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          148      6.81%     64.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          103      4.74%     69.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           86      3.96%     73.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           64      2.94%     75.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           55      2.53%     78.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          467     21.48%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         2174                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          174                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      66.752874                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     38.339133                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    113.291490                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31             92     52.87%     52.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63            53     30.46%     83.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95             7      4.02%     87.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127            2      1.15%     88.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159            4      2.30%     90.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            4      2.30%     93.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            1      0.57%     93.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319            2      1.15%     94.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383            3      1.72%     96.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447            1      0.57%     97.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-479            1      0.57%     97.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-511            2      1.15%     98.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::544-575            1      0.57%     99.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-863            1      0.57%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           174                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          174                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.448276                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.426917                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.863634                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              134     77.01%     77.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                6      3.45%     80.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               31     17.82%     98.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                2      1.15%     99.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.57%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           174                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.cpu.inst        99968                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       643904                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       183168                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 115117457.392906501889                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 741483187.471211433411                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 210925840.626439422369                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1631                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        10307                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         3022                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     61513000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    358182750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  20791116500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     37714.90                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     34751.41                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6879919.42                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                    201764500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               419695750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   58115000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     17359.07                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                36109.07                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       856.60                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       210.93                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    879.82                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    222.72                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.34                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.69                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.65                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.52                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.83                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     9947                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    2361                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 85.58                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                81.84                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      58047.99                       # Average gap between requests
system.mem_ctrls.pageHitRate                    84.84                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 10095960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  5362335                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                45803100                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy               10852380                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         65766480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            101821950                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              1771680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       263260200                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy        11230080                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy          9798120                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy              525762285                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            605.437915                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime            640264000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      1459000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      27820000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF     33922250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN     29246000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     198715750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    577237000                       # Time in different power states
system.mem_ctrls_1.actEnergy                  5447820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  2887995                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                37177980                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                4087260                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         67610400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            100294350                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              2460960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       259042770                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        24473760                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy          4113720                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy              507597015                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            584.519824                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime            642081500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      2598000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      28600000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF     10237750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN     63735000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     195120500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    568108750                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED    868400000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  215886                       # Number of BP lookups
system.cpu.branchPred.condPredicted            215886                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             11078                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                82497                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   23071                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                301                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           82497                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              77811                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             4686                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         1451                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    868400000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      826571                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      139140                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          1800                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           136                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED    868400000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    868400000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      243176                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           480                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    28                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON       868400000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          1736801                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             288471                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        2478637                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      215886                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             100882                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       1349666                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   22820                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  280                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          2728                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles          214                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles          109                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    242807                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  3288                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            1652878                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.911838                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.599160                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   936989     56.69%     56.69% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     8046      0.49%     57.18% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    45339      2.74%     59.92% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    47048      2.85%     62.76% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    21430      1.30%     64.06% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    65572      3.97%     68.03% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    16073      0.97%     69.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    36021      2.18%     71.18% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   476360     28.82%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              1652878                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.124301                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.427128                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   254043                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                712064                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    640012                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 35349                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  11410                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                4698448                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                  11410                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   272853                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  348866                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           6676                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    652830                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                360243                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                4646499                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  4170                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  34759                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 238087                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  79961                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands             5255399                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              10227670                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          4297015                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups           3654883                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               4697086                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   558313                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                186                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            137                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    182948                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               825040                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              146992                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             50150                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            15778                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    4556400                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 330                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   4435353                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              3800                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          385479                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       565284                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            266                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       1652878                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.683412                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.880003                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              715749     43.30%     43.30% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               73563      4.45%     47.75% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              123158      7.45%     55.20% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              101875      6.16%     61.37% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              143020      8.65%     70.02% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              130167      7.88%     77.90% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              120665      7.30%     85.20% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               94504      5.72%     90.91% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              150177      9.09%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         1652878                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   15811     10.13%     10.13% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     10.13% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     10.13% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                  1153      0.74%     10.87% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     10.87% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     10.87% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     10.87% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     10.87% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     10.87% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     10.87% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     10.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     10.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     10.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    126      0.08%     10.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     10.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     19      0.01%     10.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                  4278      2.74%     13.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     13.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     13.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    2      0.00%     13.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     13.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     13.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd             66020     42.29%     55.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     55.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     55.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     55.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     55.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     55.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult            53563     34.31%     90.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     90.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     90.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     90.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     90.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     90.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     90.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     90.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     90.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     90.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     90.29% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   2188      1.40%     91.69% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   966      0.62%     92.31% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead             11943      7.65%     99.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               58      0.04%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             11104      0.25%      0.25% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               1910389     43.07%     43.32% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                10079      0.23%     43.55% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1609      0.04%     43.59% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              552387     12.45%     56.04% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     56.04% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  64      0.00%     56.04% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     56.04% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     56.04% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     56.04% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     56.04% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     56.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  695      0.02%     56.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     56.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                21795      0.49%     56.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     56.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 1909      0.04%     56.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              381320      8.60%     65.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     65.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     65.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               1087      0.02%     65.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     65.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     65.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd          317504      7.16%     72.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     72.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     72.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt            7520      0.17%     72.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     72.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     72.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult         260000      5.86%     78.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     78.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     78.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     78.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     78.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     78.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     78.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     78.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     78.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     78.40% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               265776      5.99%     84.40% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              104760      2.36%     86.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          551580     12.44%     99.19% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          35775      0.81%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                4435353                       # Type of FU issued
system.cpu.iq.rate                           2.553749                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      156127                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.035201                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads            5248633                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           2273461                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      1749071                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads             5434878                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes            2668838                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses      2639829                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                1792789                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                 2787587                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           108148                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        55729                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           75                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           94                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores        15722                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         2513                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked          2965                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  11410                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  229120                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                 35733                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             4556730                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts              1333                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                825040                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               146992                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                192                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                   4352                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                 29964                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             94                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           1851                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        12953                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                14804                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               4411860                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                811363                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             23493                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                       950497                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   159035                       # Number of branches executed
system.cpu.iew.exec_stores                     139134                       # Number of stores executed
system.cpu.iew.exec_rate                     2.540222                       # Inst execution rate
system.cpu.iew.wb_sent                        4395791                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       4388900                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   2881593                       # num instructions producing a value
system.cpu.iew.wb_consumers                   4541806                       # num instructions consuming a value
system.cpu.iew.wb_rate                       2.527002                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.634460                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          385528                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              64                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             11336                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      1591737                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.620565                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     3.251758                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       794133     49.89%     49.89% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       108253      6.80%     56.69% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        95680      6.01%     62.70% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        52986      3.33%     66.03% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        84683      5.32%     71.35% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        45944      2.89%     74.24% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        45200      2.84%     77.08% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        45837      2.88%     79.96% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       319021     20.04%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      1591737                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              2132541                       # Number of instructions committed
system.cpu.commit.committedOps                4171250                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         900581                       # Number of memory references committed
system.cpu.commit.loads                        769311                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     142375                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                    2632862                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   2113398                       # Number of committed integer instructions.
system.cpu.commit.function_calls                23384                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass         4691      0.11%      0.11% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          1715952     41.14%     41.25% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           10048      0.24%     41.49% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1463      0.04%     41.53% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd         550154     13.19%     54.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     54.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             64      0.00%     54.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     54.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     54.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     54.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     54.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     54.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             470      0.01%     54.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     54.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           20745      0.50%     55.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     55.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt            1064      0.03%     55.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc         380724      9.13%     64.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     64.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     64.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           294      0.01%     64.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     64.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     64.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd       317500      7.61%     72.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     72.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     72.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt         7500      0.18%     72.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     72.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     72.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult       260000      6.23%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          225573      5.41%     83.82% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          95788      2.30%     86.11% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead       543738     13.04%     99.15% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        35482      0.85%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           4171250                       # Class of committed instruction
system.cpu.commit.bw_lim_events                319021                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                      5829494                       # The number of ROB reads
system.cpu.rob.rob_writes                     9175745                       # The number of ROB writes
system.cpu.timesIdled                             864                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           83923                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     2132541                       # Number of Instructions Simulated
system.cpu.committedOps                       4171250                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.814428                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.814428                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.227856                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.227856                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  3897584                       # number of integer regfile reads
system.cpu.int_regfile_writes                 1495840                       # number of integer regfile writes
system.cpu.fp_regfile_reads                   3628939                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  2603792                       # number of floating regfile writes
system.cpu.cc_regfile_reads                    685335                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   842969                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 1283897                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     36                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    868400000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           252.320177                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              693880                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             10051                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             69.035917                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            150000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   252.320177                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.985626                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.985626                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           94                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           81                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           81                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1695621                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1695621                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    868400000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data       679799                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          679799                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data       130168                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         130168                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data       809967                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           809967                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       809967                       # number of overall hits
system.cpu.dcache.overall_hits::total          809967                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data        31585                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         31585                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data         1105                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1105                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data        32690                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          32690                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        32690                       # number of overall misses
system.cpu.dcache.overall_misses::total         32690                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1884486000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1884486000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     76081998                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     76081998                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data   1960567998                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1960567998                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1960567998                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1960567998                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       711384                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       711384                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data       131273                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       131273                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data       842657                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       842657                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       842657                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       842657                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.044399                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.044399                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.008418                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.008418                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.038794                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.038794                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.038794                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.038794                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 59663.954409                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 59663.954409                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 68852.486878                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 68852.486878                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 59974.548730                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 59974.548730                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 59974.548730                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 59974.548730                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        41072                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          656                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               538                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               7                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    76.342007                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    93.714286                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         1905                       # number of writebacks
system.cpu.dcache.writebacks::total              1905                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        22374                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        22374                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            9                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            9                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data        22383                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        22383                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        22383                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        22383                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         9211                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         9211                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1096                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1096                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data        10307                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        10307                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        10307                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        10307                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    607893000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    607893000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     74581499                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     74581499                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    682474499                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    682474499                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    682474499                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    682474499                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.012948                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.012948                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.008349                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.008349                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.012232                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.012232                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.012232                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.012232                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 65996.417327                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 65996.417327                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 68048.812956                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 68048.812956                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 66214.659843                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 66214.659843                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 66214.659843                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 66214.659843                       # average overall mshr miss latency
system.cpu.dcache.replacements                  10051                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    868400000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           497.189778                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              109817                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1118                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             98.226297                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   497.189778                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.971074                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.971074                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          122                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          390                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            487244                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           487244                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    868400000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst       240490                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          240490                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst       240490                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           240490                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       240490                       # number of overall hits
system.cpu.icache.overall_hits::total          240490                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2317                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2317                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         2317                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2317                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2317                       # number of overall misses
system.cpu.icache.overall_misses::total          2317                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    148210499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    148210499                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    148210499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    148210499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    148210499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    148210499                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       242807                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       242807                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst       242807                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       242807                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       242807                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       242807                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.009543                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.009543                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.009543                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.009543                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.009543                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.009543                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 63966.551144                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 63966.551144                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 63966.551144                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 63966.551144                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 63966.551144                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 63966.551144                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1811                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            5                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                29                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    62.448276                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets            5                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1118                       # number of writebacks
system.cpu.icache.writebacks::total              1118                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          686                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          686                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          686                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          686                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          686                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          686                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1631                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1631                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         1631                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1631                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1631                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1631                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    113622500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    113622500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    113622500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    113622500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    113622500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    113622500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.006717                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.006717                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.006717                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.006717                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.006717                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.006717                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 69664.316370                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 69664.316370                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 69664.316370                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 69664.316370                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 69664.316370                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 69664.316370                       # average overall mshr miss latency
system.cpu.icache.replacements                   1118                       # number of replacements
system.membus.snoop_filter.tot_requests         23107                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests        11170                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            7                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED    868400000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              10841                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1905                       # Transaction distribution
system.membus.trans_dist::WritebackClean         1118                       # Transaction distribution
system.membus.trans_dist::CleanEvict             8146                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1096                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1096                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           1631                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          9211                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         4379                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         4379                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        30665                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        30665                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  35044                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port       175872                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       175872                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       781568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       781568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  957440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             11938                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000670                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.025879                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   11930     99.93%     99.93% # Request fanout histogram
system.membus.snoop_fanout::1                       8      0.07%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               11938                       # Request fanout histogram
system.membus.reqLayer2.occupancy            37424000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy            8630749                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy           53966249                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              6.2                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
