verilog blk_mem_gen_v8_4_4 --include "../../../../pynq_z2_experiments.srcs/sources_1/bd/ring_oscillators/ipshared/ec67/hdl" \
"../../../../pynq_z2_experiments.srcs/sources_1/bd/ring_oscillators/ipshared/2985/simulation/blk_mem_gen_v8_4.v" \

verilog xil_defaultlib --include "../../../../pynq_z2_experiments.srcs/sources_1/bd/ring_oscillators/ipshared/ec67/hdl" \
"../../../bd/ring_oscillators/ip/ring_oscillators_blk_mem_gen_0_0/sim/ring_oscillators_blk_mem_gen_0_0.v" \

verilog generic_baseblocks_v2_1_0 --include "../../../../pynq_z2_experiments.srcs/sources_1/bd/ring_oscillators/ipshared/ec67/hdl" \
"../../../../pynq_z2_experiments.srcs/sources_1/bd/ring_oscillators/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v" \

verilog axi_infrastructure_v1_1_0 --include "../../../../pynq_z2_experiments.srcs/sources_1/bd/ring_oscillators/ipshared/ec67/hdl" \
"../../../../pynq_z2_experiments.srcs/sources_1/bd/ring_oscillators/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v" \

verilog axi_register_slice_v2_1_21 --include "../../../../pynq_z2_experiments.srcs/sources_1/bd/ring_oscillators/ipshared/ec67/hdl" \
"../../../../pynq_z2_experiments.srcs/sources_1/bd/ring_oscillators/ipshared/2ef9/hdl/axi_register_slice_v2_1_vl_rfs.v" \

verilog fifo_generator_v13_2_5 --include "../../../../pynq_z2_experiments.srcs/sources_1/bd/ring_oscillators/ipshared/ec67/hdl" \
"../../../../pynq_z2_experiments.srcs/sources_1/bd/ring_oscillators/ipshared/276e/simulation/fifo_generator_vlog_beh.v" \
"../../../../pynq_z2_experiments.srcs/sources_1/bd/ring_oscillators/ipshared/276e/hdl/fifo_generator_v13_2_rfs.v" \

verilog axi_data_fifo_v2_1_20 --include "../../../../pynq_z2_experiments.srcs/sources_1/bd/ring_oscillators/ipshared/ec67/hdl" \
"../../../../pynq_z2_experiments.srcs/sources_1/bd/ring_oscillators/ipshared/47c9/hdl/axi_data_fifo_v2_1_vl_rfs.v" \

verilog axi_crossbar_v2_1_22 --include "../../../../pynq_z2_experiments.srcs/sources_1/bd/ring_oscillators/ipshared/ec67/hdl" \
"../../../../pynq_z2_experiments.srcs/sources_1/bd/ring_oscillators/ipshared/b68e/hdl/axi_crossbar_v2_1_vl_rfs.v" \

verilog xil_defaultlib --include "../../../../pynq_z2_experiments.srcs/sources_1/bd/ring_oscillators/ipshared/ec67/hdl" \
"../../../bd/ring_oscillators/ip/ring_oscillators_xbar_0/sim/ring_oscillators_xbar_0.v" \
"../../../bd/ring_oscillators/ipshared/9f7c/hdl/axi_ro_v1_0_S00_AXI.v" \
"../../../bd/ring_oscillators/ipshared/9f7c/hdl/axi_ro_v1_0.v" \
"../../../bd/ring_oscillators/ip/ring_oscillators_axi_ro_control_0_0/sim/ring_oscillators_axi_ro_control_0_0.v" \
"../../../bd/ring_oscillators/ip/ring_oscillators_ring_oscillator_modu_0_0/sim/ring_oscillators_ring_oscillator_modu_0_0.v" \

verilog xlconstant_v1_1_7 --include "../../../../pynq_z2_experiments.srcs/sources_1/bd/ring_oscillators/ipshared/ec67/hdl" \
"../../../../pynq_z2_experiments.srcs/sources_1/bd/ring_oscillators/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v" \

verilog xil_defaultlib --include "../../../../pynq_z2_experiments.srcs/sources_1/bd/ring_oscillators/ipshared/ec67/hdl" \
"../../../bd/ring_oscillators/ip/ring_oscillators_xlconstant_0_0/sim/ring_oscillators_xlconstant_0_0.v" \
"../../../bd/ring_oscillators/ip/ring_oscillators_xlconstant_0_1/sim/ring_oscillators_xlconstant_0_1.v" \
"../../../bd/ring_oscillators/sim/ring_oscillators.v" \

verilog axi_protocol_converter_v2_1_21 --include "../../../../pynq_z2_experiments.srcs/sources_1/bd/ring_oscillators/ipshared/ec67/hdl" \
"../../../../pynq_z2_experiments.srcs/sources_1/bd/ring_oscillators/ipshared/8dfa/hdl/axi_protocol_converter_v2_1_vl_rfs.v" \

verilog xil_defaultlib --include "../../../../pynq_z2_experiments.srcs/sources_1/bd/ring_oscillators/ipshared/ec67/hdl" \
"../../../bd/ring_oscillators/ip/ring_oscillators_auto_pc_0/sim/ring_oscillators_auto_pc_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
