#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Mon Sep 24 17:45:35 2018
# Process ID: 13618
# Current directory: /home/thomas/mp2_partB/mp2_partB.runs/impl_1
# Command line: vivado -log design_1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: /home/thomas/mp2_partB/mp2_partB.runs/impl_1/design_1_wrapper.vdi
# Journal file: /home/thomas/mp2_partB/mp2_partB.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/Desktop/Xilinx/Vivado/2017.2/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'design_1_auto_pc_0' generated file not found '/home/thomas/mp2_partB/mp2_partB.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/stats.txt'. Please regenerate to continue.
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/thomas/mp2_partB/mp2_partB.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.dcp' for cell 'design_1_i/axi_dma_0'
INFO: [Project 1-454] Reading design checkpoint '/home/thomas/mp2_partB/mp2_partB.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0.dcp' for cell 'design_1_i/axi_smc'
INFO: [Project 1-454] Reading design checkpoint '/home/thomas/mp2_partB/mp2_partB.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_0/design_1_axis_data_fifo_0_0.dcp' for cell 'design_1_i/axis_data_fifo_0'
INFO: [Project 1-454] Reading design checkpoint '/home/thomas/mp2_partB/mp2_partB.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_1_1/design_1_axis_data_fifo_1_1.dcp' for cell 'design_1_i/axis_data_fifo_1'
INFO: [Project 1-454] Reading design checkpoint '/home/thomas/mp2_partB/mp2_partB.srcs/sources_1/bd/design_1/ip/design_1_packet_process_0_0/design_1_packet_process_0_0.dcp' for cell 'design_1_i/packet_process_0'
INFO: [Project 1-454] Reading design checkpoint '/home/thomas/mp2_partB/mp2_partB.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/thomas/mp2_partB/mp2_partB.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.dcp' for cell 'design_1_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/thomas/mp2_partB/mp2_partB.srcs/sources_1/bd/design_1/ip/design_1_xlconcat_0_0/design_1_xlconcat_0_0.dcp' for cell 'design_1_i/xlconcat_0'
INFO: [Project 1-454] Reading design checkpoint '/home/thomas/mp2_partB/mp2_partB.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 409 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/thomas/mp2_partB/mp2_partB.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/thomas/mp2_partB/mp2_partB.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [/home/thomas/mp2_partB/mp2_partB.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc] for cell 'design_1_i/axi_dma_0/U0'
Finished Parsing XDC File [/home/thomas/mp2_partB/mp2_partB.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc] for cell 'design_1_i/axi_dma_0/U0'
Parsing XDC File [/home/thomas/mp2_partB/mp2_partB.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/thomas/mp2_partB/mp2_partB.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/thomas/mp2_partB/mp2_partB.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/thomas/mp2_partB/mp2_partB.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/thomas/mp2_partB/mp2_partB.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0_board.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/thomas/mp2_partB/mp2_partB.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0_board.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/thomas/mp2_partB/mp2_partB.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/thomas/mp2_partB/mp2_partB.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/thomas/mp2_partB/mp2_partB.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_0/design_1_axis_data_fifo_0_0/design_1_axis_data_fifo_0_0.xdc] for cell 'design_1_i/axis_data_fifo_0/inst'
Finished Parsing XDC File [/home/thomas/mp2_partB/mp2_partB.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_0/design_1_axis_data_fifo_0_0/design_1_axis_data_fifo_0_0.xdc] for cell 'design_1_i/axis_data_fifo_0/inst'
Parsing XDC File [/home/thomas/mp2_partB/mp2_partB.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_1_1/design_1_axis_data_fifo_1_1/design_1_axis_data_fifo_1_1.xdc] for cell 'design_1_i/axis_data_fifo_1/inst'
Finished Parsing XDC File [/home/thomas/mp2_partB/mp2_partB.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_1_1/design_1_axis_data_fifo_1_1/design_1_axis_data_fifo_1_1.xdc] for cell 'design_1_i/axis_data_fifo_1/inst'
Parsing XDC File [/home/thomas/mp2_partB/mp2_partB.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0_clocks.xdc] for cell 'design_1_i/axi_dma_0/U0'
Finished Parsing XDC File [/home/thomas/mp2_partB/mp2_partB.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0_clocks.xdc] for cell 'design_1_i/axi_dma_0/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 299 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 3 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 289 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 7 instances

link_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1485.844 ; gain = 359.113 ; free physical = 173 ; free virtual = 1813
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020-clg484'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020-clg484'
Running DRC as a precondition to command opt_design

Starting DRC Task
Command: report_drc (run_mandatory_drcs) for: opt_checks
report_drc (run_mandatory_drcs) completed successfully
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.33 . Memory (MB): peak = 1497.840 ; gain = 11.996 ; free physical = 165 ; free virtual = 1810
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 23 inverter(s) to 91 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1cca42842

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1972.332 ; gain = 0.000 ; free physical = 108 ; free virtual = 1361
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 164 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 15875769a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1972.332 ; gain = 0.000 ; free physical = 117 ; free virtual = 1355
INFO: [Opt 31-389] Phase Constant propagation created 429 cells and removed 1143 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 16cae0335

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1972.332 ; gain = 0.000 ; free physical = 105 ; free virtual = 1346
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 1206 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 16cae0335

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1972.332 ; gain = 0.000 ; free physical = 103 ; free virtual = 1345
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 16cae0335

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1972.332 ; gain = 0.000 ; free physical = 103 ; free virtual = 1345
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1972.332 ; gain = 0.000 ; free physical = 103 ; free virtual = 1345
Ending Logic Optimization Task | Checksum: 16cae0335

Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1972.332 ; gain = 0.000 ; free physical = 102 ; free virtual = 1346

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 3 BRAM(s) out of a total of 5 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 5 newly gated: 0 Total Ports: 10
Number of Flops added for Enable Generation: 3

Ending PowerOpt Patch Enables Task | Checksum: 181a3c054

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2153.672 ; gain = 0.000 ; free physical = 186 ; free virtual = 1388
Ending Power Optimization Task | Checksum: 181a3c054

Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2153.672 ; gain = 181.340 ; free physical = 190 ; free virtual = 1395
37 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 2153.672 ; gain = 667.828 ; free physical = 186 ; free virtual = 1397
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2153.672 ; gain = 0.000 ; free physical = 134 ; free virtual = 1398
INFO: [Common 17-1381] The checkpoint '/home/thomas/mp2_partB/mp2_partB.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
Command: report_drc -file design_1_wrapper_drc_opted.rpt
INFO: [Coretcl 2-168] The results of DRC are in file /home/thomas/mp2_partB/mp2_partB.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020-clg484'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020-clg484'
Command: report_drc (run_mandatory_drcs) for: incr_eco_checks
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
Command: report_drc (run_mandatory_drcs) for: placer_checks
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2153.672 ; gain = 0.000 ; free physical = 103 ; free virtual = 1394
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 13233814b

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2153.672 ; gain = 0.000 ; free physical = 103 ; free virtual = 1394
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2153.672 ; gain = 0.000 ; free physical = 135 ; free virtual = 1398

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: fd9e4de6

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2153.672 ; gain = 0.000 ; free physical = 108 ; free virtual = 1382

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: a3d78277

Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2153.672 ; gain = 0.000 ; free physical = 121 ; free virtual = 1356

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: a3d78277

Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2153.672 ; gain = 0.000 ; free physical = 121 ; free virtual = 1356
Phase 1 Placer Initialization | Checksum: a3d78277

Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2153.672 ; gain = 0.000 ; free physical = 119 ; free virtual = 1356

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1c0fe18ed

Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2153.672 ; gain = 0.000 ; free physical = 133 ; free virtual = 1344

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1c0fe18ed

Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2153.672 ; gain = 0.000 ; free physical = 133 ; free virtual = 1344

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 186c258e9

Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 2153.672 ; gain = 0.000 ; free physical = 124 ; free virtual = 1342

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 17eb49a9e

Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 2153.672 ; gain = 0.000 ; free physical = 124 ; free virtual = 1342

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: f63d06c0

Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 2153.672 ; gain = 0.000 ; free physical = 124 ; free virtual = 1342

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 15bd6d9a5

Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 2153.672 ; gain = 0.000 ; free physical = 123 ; free virtual = 1342

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1ae9d50c3

Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 2153.672 ; gain = 0.000 ; free physical = 112 ; free virtual = 1333

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1d906c817

Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 2153.672 ; gain = 0.000 ; free physical = 112 ; free virtual = 1333

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 19499e734

Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 2153.672 ; gain = 0.000 ; free physical = 112 ; free virtual = 1333
Phase 3 Detail Placement | Checksum: 19499e734

Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 2153.672 ; gain = 0.000 ; free physical = 112 ; free virtual = 1333

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 12c51a7bb

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 1 CPUs
INFO: [Place 46-41] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 12c51a7bb

Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 2153.672 ; gain = 0.000 ; free physical = 110 ; free virtual = 1339
INFO: [Place 30-746] Post Placement Timing Summary WNS=3.181. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 2176ab636

Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 2153.672 ; gain = 0.000 ; free physical = 110 ; free virtual = 1339
Phase 4.1 Post Commit Optimization | Checksum: 2176ab636

Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 2153.672 ; gain = 0.000 ; free physical = 110 ; free virtual = 1339

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 2176ab636

Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 2153.672 ; gain = 0.000 ; free physical = 110 ; free virtual = 1340

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 2176ab636

Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 2153.672 ; gain = 0.000 ; free physical = 110 ; free virtual = 1340

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 23e175cd4

Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 2153.672 ; gain = 0.000 ; free physical = 111 ; free virtual = 1341
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 23e175cd4

Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 2153.672 ; gain = 0.000 ; free physical = 111 ; free virtual = 1341
Ending Placer Task | Checksum: 1475eac05

Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 2153.672 ; gain = 0.000 ; free physical = 121 ; free virtual = 1352
52 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 2153.672 ; gain = 0.000 ; free physical = 120 ; free virtual = 1353
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.58 ; elapsed = 00:00:00.71 . Memory (MB): peak = 2153.672 ; gain = 0.000 ; free physical = 116 ; free virtual = 1353
INFO: [Common 17-1381] The checkpoint '/home/thomas/mp2_partB/mp2_partB.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.41 . Memory (MB): peak = 2153.672 ; gain = 0.000 ; free physical = 121 ; free virtual = 1343
report_utilization: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2153.672 ; gain = 0.000 ; free physical = 127 ; free virtual = 1352
report_control_sets: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2153.672 ; gain = 0.000 ; free physical = 125 ; free virtual = 1351
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020-clg484'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020-clg484'
Running DRC as a precondition to command route_design
Command: report_drc (run_mandatory_drcs) for: router_checks
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
Checksum: PlaceDB: c225fb8b ConstDB: 0 ShapeSum: 8538b07a RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: fde77bce

Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2160.668 ; gain = 6.996 ; free physical = 119 ; free virtual = 1213

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: fde77bce

Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 2161.668 ; gain = 7.996 ; free physical = 109 ; free virtual = 1213

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: fde77bce

Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 2161.668 ; gain = 7.996 ; free physical = 103 ; free virtual = 1209

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: fde77bce

Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 2161.668 ; gain = 7.996 ; free physical = 103 ; free virtual = 1209
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 13c0d4acb

Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 2175.730 ; gain = 22.059 ; free physical = 121 ; free virtual = 1192
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.183  | TNS=0.000  | WHS=-0.259 | THS=-491.490|

Phase 2 Router Initialization | Checksum: 143f3a6b8

Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 2175.730 ; gain = 22.059 ; free physical = 118 ; free virtual = 1192

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 12b8608f7

Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 2175.730 ; gain = 22.059 ; free physical = 115 ; free virtual = 1193

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 901
 Number of Nodes with overlaps = 40
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.739  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 15f1dc9c4

Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 2175.730 ; gain = 22.059 ; free physical = 123 ; free virtual = 1194

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.739  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 14f84b08a

Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 2175.730 ; gain = 22.059 ; free physical = 122 ; free virtual = 1194
Phase 4 Rip-up And Reroute | Checksum: 14f84b08a

Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 2175.730 ; gain = 22.059 ; free physical = 122 ; free virtual = 1194

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 16d765d82

Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 2175.730 ; gain = 22.059 ; free physical = 122 ; free virtual = 1194
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.854  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 16d765d82

Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 2175.730 ; gain = 22.059 ; free physical = 122 ; free virtual = 1194

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 16d765d82

Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 2175.730 ; gain = 22.059 ; free physical = 122 ; free virtual = 1194
Phase 5 Delay and Skew Optimization | Checksum: 16d765d82

Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 2175.730 ; gain = 22.059 ; free physical = 122 ; free virtual = 1194

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 132edff0e

Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 2175.730 ; gain = 22.059 ; free physical = 122 ; free virtual = 1194
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.854  | TNS=0.000  | WHS=0.021  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1a8bfe3fd

Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 2175.730 ; gain = 22.059 ; free physical = 122 ; free virtual = 1194
Phase 6 Post Hold Fix | Checksum: 1a8bfe3fd

Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 2175.730 ; gain = 22.059 ; free physical = 122 ; free virtual = 1194

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.98193 %
  Global Horizontal Routing Utilization  = 2.30975 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 12854c742

Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 2175.730 ; gain = 22.059 ; free physical = 121 ; free virtual = 1194

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 12854c742

Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 2175.730 ; gain = 22.059 ; free physical = 120 ; free virtual = 1194

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1044e1975

Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 2175.730 ; gain = 22.059 ; free physical = 116 ; free virtual = 1193

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.854  | TNS=0.000  | WHS=0.021  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1044e1975

Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 2175.730 ; gain = 22.059 ; free physical = 114 ; free virtual = 1195
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 2175.730 ; gain = 22.059 ; free physical = 115 ; free virtual = 1204

Routing Is Done.
64 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:42 . Memory (MB): peak = 2220.781 ; gain = 67.109 ; free physical = 116 ; free virtual = 1204
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.69 ; elapsed = 00:00:00.80 . Memory (MB): peak = 2220.781 ; gain = 0.000 ; free physical = 108 ; free virtual = 1203
INFO: [Common 17-1381] The checkpoint '/home/thomas/mp2_partB/mp2_partB.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2220.781 ; gain = 0.000 ; free physical = 151 ; free virtual = 1204
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [Coretcl 2-168] The results of DRC are in file /home/thomas/mp2_partB/mp2_partB.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2252.715 ; gain = 31.934 ; free physical = 113 ; free virtual = 1196
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/thomas/mp2_partB/mp2_partB.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2268.699 ; gain = 15.984 ; free physical = 110 ; free virtual = 1114
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
69 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2298.715 ; gain = 30.016 ; free physical = 135 ; free virtual = 1092
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Common 17-206] Exiting Vivado at Mon Sep 24 17:48:24 2018...
