## Generated SDC file "ddr2_sodimm.out.sdc"

## Copyright (C) 1991-2011 Altera Corporation
## Your use of Altera Corporation's design tools, logic functions 
## and other software and tools, and its AMPP partner logic 
## functions, and any output files from any of the foregoing 
## (including device programming or simulation files), and any 
## associated documentation or information are expressly subject 
## to the terms and conditions of the Altera Program License 
## Subscription Agreement, Altera MegaCore Function License 
## Agreement, or other applicable license agreement, including, 
## without limitation, that your use is for the sole purpose of 
## programming logic devices manufactured by Altera and sold by 
## Altera or its authorized distributors.  Please refer to the 
## applicable agreement for further details.


## VENDOR  "Altera"
## PROGRAM "Quartus II"
## VERSION "Version 10.1 Build 197 01/19/2011 Service Pack 1 SJ Full Version"

## DATE    "Thu Jul 14 18:33:46 2011"

##
## DEVICE  "EP2AGX125EF35C4ES"
##


#**************************************************************
# Time Information
#**************************************************************

set_time_format -unit ns -decimal_places 3



#**************************************************************
# Create Clock
#**************************************************************

create_clock -name {clkin_top_p} -period 8.000 -waveform { 0.000 4.000 } [get_ports {clkin_top_p}]
create_clock -name {a2_pex_x8_app|ep_plus|epmap|serdes|a2_pex_x8_serdes_alt4gxb_de9b_component|tx_pll0|clk[0]} -period 0.800 -waveform { 0.000 0.400 } [get_pins {a2_pex_x8_app|ep_plus|epmap|serdes|a2_pex_x8_serdes_alt4gxb_de9b_component|tx_pll0|clk[0]}]
create_clock -name {a2_pex_x8_app|ep_plus|epmap|serdes|a2_pex_x8_serdes_alt4gxb_de9b_component|rx_cdr_pll6|clk[0]} -period 0.800 -waveform { 0.000 0.400 } [get_pins {a2_pex_x8_app|ep_plus|epmap|serdes|a2_pex_x8_serdes_alt4gxb_de9b_component|rx_cdr_pll6|clk[0]}]
create_clock -name {a2_pex_x8_app|ep_plus|epmap|serdes|a2_pex_x8_serdes_alt4gxb_de9b_component|rx_cdr_pll5|clk[0]} -period 0.800 -waveform { 0.000 0.400 } [get_pins {a2_pex_x8_app|ep_plus|epmap|serdes|a2_pex_x8_serdes_alt4gxb_de9b_component|rx_cdr_pll5|clk[0]}]
create_clock -name {a2_pex_x8_app|ep_plus|epmap|serdes|a2_pex_x8_serdes_alt4gxb_de9b_component|rx_cdr_pll7|clk[0]} -period 0.800 -waveform { 0.000 0.400 } [get_pins {a2_pex_x8_app|ep_plus|epmap|serdes|a2_pex_x8_serdes_alt4gxb_de9b_component|rx_cdr_pll7|clk[0]}]
create_clock -name {a2_pex_x8_app|ep_plus|epmap|serdes|a2_pex_x8_serdes_alt4gxb_de9b_component|rx_cdr_pll1|clk[0]} -period 0.800 -waveform { 0.000 0.400 } [get_pins {a2_pex_x8_app|ep_plus|epmap|serdes|a2_pex_x8_serdes_alt4gxb_de9b_component|rx_cdr_pll1|clk[0]}]
create_clock -name {a2_pex_x8_app|ep_plus|epmap|serdes|a2_pex_x8_serdes_alt4gxb_de9b_component|rx_cdr_pll3|clk[0]} -period 0.800 -waveform { 0.000 0.400 } [get_pins {a2_pex_x8_app|ep_plus|epmap|serdes|a2_pex_x8_serdes_alt4gxb_de9b_component|rx_cdr_pll3|clk[0]}]
create_clock -name {a2_pex_x8_app|ep_plus|epmap|serdes|a2_pex_x8_serdes_alt4gxb_de9b_component|rx_cdr_pll0|clk[0]} -period 0.800 -waveform { 0.000 0.400 } [get_pins {a2_pex_x8_app|ep_plus|epmap|serdes|a2_pex_x8_serdes_alt4gxb_de9b_component|rx_cdr_pll0|clk[0]}]
create_clock -name {a2_pex_x8_app|ep_plus|epmap|serdes|a2_pex_x8_serdes_alt4gxb_de9b_component|rx_cdr_pll2|clk[0]} -period 0.800 -waveform { 0.000 0.400 } [get_pins {a2_pex_x8_app|ep_plus|epmap|serdes|a2_pex_x8_serdes_alt4gxb_de9b_component|rx_cdr_pll2|clk[0]}]
create_clock -name {a2_pex_x8_app|ep_plus|epmap|serdes|a2_pex_x8_serdes_alt4gxb_de9b_component|rx_cdr_pll4|clk[0]} -period 0.800 -waveform { 0.000 0.400 } [get_pins {a2_pex_x8_app|ep_plus|epmap|serdes|a2_pex_x8_serdes_alt4gxb_de9b_component|rx_cdr_pll4|clk[0]}]
create_clock -name {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsin_ddr2_dimm_dqs[0]} -period 5.000 -waveform { 0.000 2.500 } [get_ports {ddr2_dimm_dqs[0]}] -add
create_clock -name {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsin_ddr2_dimm_dqs[1]} -period 5.000 -waveform { 0.000 2.500 } [get_ports {ddr2_dimm_dqs[1]}] -add
create_clock -name {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsin_ddr2_dimm_dqs[2]} -period 5.000 -waveform { 0.000 2.500 } [get_ports {ddr2_dimm_dqs[2]}] -add
create_clock -name {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsin_ddr2_dimm_dqs[3]} -period 5.000 -waveform { 0.000 2.500 } [get_ports {ddr2_dimm_dqs[3]}] -add
create_clock -name {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsin_ddr2_dimm_dqs[4]} -period 5.000 -waveform { 0.000 2.500 } [get_ports {ddr2_dimm_dqs[4]}] -add
create_clock -name {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsin_ddr2_dimm_dqs[5]} -period 5.000 -waveform { 0.000 2.500 } [get_ports {ddr2_dimm_dqs[5]}] -add
create_clock -name {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsin_ddr2_dimm_dqs[6]} -period 5.000 -waveform { 0.000 2.500 } [get_ports {ddr2_dimm_dqs[6]}] -add
create_clock -name {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsin_ddr2_dimm_dqs[7]} -period 5.000 -waveform { 0.000 2.500 } [get_ports {ddr2_dimm_dqs[7]}] -add
create_clock -name {pcie_refclk_p} -period 10.000 -waveform { 0.000 5.000 } [get_ports {pcie_refclk_p}]


#**************************************************************
# Create Generated Clock
#**************************************************************

create_generated_clock -name {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]} -source [get_pins {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|inclk[0]}] -duty_cycle 50.000 -multiply_by 4 -divide_by 5 -phase 31.500 -master_clock {clkin_top_p} [get_pins {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]}] 
create_generated_clock -name {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]} -source [get_pins {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|inclk[0]}] -duty_cycle 50.000 -multiply_by 8 -divide_by 5 -master_clock {clkin_top_p} [get_pins {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]}] 
create_generated_clock -name {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3]} -source [get_pins {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|inclk[0]}] -duty_cycle 50.000 -multiply_by 8 -divide_by 5 -phase -90.000 -master_clock {clkin_top_p} [get_pins {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3]}] 
create_generated_clock -name {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4]} -source [get_pins {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|inclk[0]}] -duty_cycle 50.000 -multiply_by 8 -divide_by 5 -master_clock {clkin_top_p} [get_pins {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4]}] 
create_generated_clock -name {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5]} -source [get_pins {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|inclk[0]}] -duty_cycle 50.000 -multiply_by 8 -divide_by 5 -master_clock {clkin_top_p} [get_pins {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5]}] 
create_generated_clock -name {a2_pex_x8_app|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|arria_ii.arriaii_hssi_pcie_hip|coreclkout} -source [get_pins {a2_pex_x8_app|ep_plus|epmap|serdes|a2_pex_x8_serdes_alt4gxb_de9b_component|central_clk_div0|rateswitchbaseclock}] -duty_cycle 50.000 -multiply_by 1 -divide_by 2 -master_clock {a2_pex_x8_app|ep_plus|epmap|serdes|a2_pex_x8_serdes_alt4gxb_de9b_component|central_clk_div0|rateswitchbaseclock} [get_pins {a2_pex_x8_app|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|arria_ii.arriaii_hssi_pcie_hip|coreclkout}] 
create_generated_clock -name {a2_pex_x8_app|ep_plus|epmap|serdes|a2_pex_x8_serdes_alt4gxb_de9b_component|central_clk_div0|analogrefclkpulse} -source [get_pins {a2_pex_x8_app|ep_plus|epmap|serdes|a2_pex_x8_serdes_alt4gxb_de9b_component|tx_pll0|clk[0]}] -duty_cycle 50.000 -multiply_by 1 -divide_by 5 -master_clock {a2_pex_x8_app|ep_plus|epmap|serdes|a2_pex_x8_serdes_alt4gxb_de9b_component|tx_pll0|clk[0]} [get_pins {a2_pex_x8_app|ep_plus|epmap|serdes|a2_pex_x8_serdes_alt4gxb_de9b_component|central_clk_div0|analogrefclkpulse}] 
create_generated_clock -name {a2_pex_x8_app|ep_plus|epmap|serdes|a2_pex_x8_serdes_alt4gxb_de9b_component|central_clk_div0|refclkout} -source [get_pins {a2_pex_x8_app|ep_plus|epmap|serdes|a2_pex_x8_serdes_alt4gxb_de9b_component|tx_pll0|clk[0]}] -duty_cycle 50.000 -multiply_by 1 -divide_by 5 -master_clock {a2_pex_x8_app|ep_plus|epmap|serdes|a2_pex_x8_serdes_alt4gxb_de9b_component|tx_pll0|clk[0]} [get_pins {a2_pex_x8_app|ep_plus|epmap|serdes|a2_pex_x8_serdes_alt4gxb_de9b_component|central_clk_div0|refclkout}] 
create_generated_clock -name {a2_pex_x8_app|ep_plus|epmap|serdes|a2_pex_x8_serdes_alt4gxb_de9b_component|central_clk_div0|coreclkout} -source [get_pins {a2_pex_x8_app|ep_plus|epmap|serdes|a2_pex_x8_serdes_alt4gxb_de9b_component|tx_pll0|clk[0]}] -duty_cycle 50.000 -multiply_by 1 -divide_by 5 -master_clock {a2_pex_x8_app|ep_plus|epmap|serdes|a2_pex_x8_serdes_alt4gxb_de9b_component|tx_pll0|clk[0]} [get_pins {a2_pex_x8_app|ep_plus|epmap|serdes|a2_pex_x8_serdes_alt4gxb_de9b_component|central_clk_div0|coreclkout}] 
create_generated_clock -name {a2_pex_x8_app|ep_plus|epmap|serdes|a2_pex_x8_serdes_alt4gxb_de9b_component|central_clk_div0|rateswitchbaseclock} -source [get_pins {a2_pex_x8_app|ep_plus|epmap|serdes|a2_pex_x8_serdes_alt4gxb_de9b_component|tx_pll0|clk[0]}] -duty_cycle 50.000 -multiply_by 1 -divide_by 5 -master_clock {a2_pex_x8_app|ep_plus|epmap|serdes|a2_pex_x8_serdes_alt4gxb_de9b_component|tx_pll0|clk[0]} [get_pins {a2_pex_x8_app|ep_plus|epmap|serdes|a2_pex_x8_serdes_alt4gxb_de9b_component|central_clk_div0|rateswitchbaseclock}] 
create_generated_clock -name {a2_pex_x8_app|ep_plus|epmap|serdes|a2_pex_x8_serdes_alt4gxb_de9b_component|central_clk_div0|analogrefclkout[0]} -source [get_pins {a2_pex_x8_app|ep_plus|epmap|serdes|a2_pex_x8_serdes_alt4gxb_de9b_component|tx_pll0|clk[0]}] -duty_cycle 50.000 -multiply_by 1 -divide_by 5 -master_clock {a2_pex_x8_app|ep_plus|epmap|serdes|a2_pex_x8_serdes_alt4gxb_de9b_component|tx_pll0|clk[0]} [get_pins {a2_pex_x8_app|ep_plus|epmap|serdes|a2_pex_x8_serdes_alt4gxb_de9b_component|central_clk_div0|analogrefclkout[0]}] 
create_generated_clock -name {a2_pex_x8_app|ep_plus|epmap|serdes|a2_pex_x8_serdes_alt4gxb_de9b_component|central_clk_div0|analogfastrefclkout[0]} -source [get_pins {a2_pex_x8_app|ep_plus|epmap|serdes|a2_pex_x8_serdes_alt4gxb_de9b_component|tx_pll0|clk[0]}] -duty_cycle 50.000 -multiply_by 1 -master_clock {a2_pex_x8_app|ep_plus|epmap|serdes|a2_pex_x8_serdes_alt4gxb_de9b_component|tx_pll0|clk[0]} [get_pins {a2_pex_x8_app|ep_plus|epmap|serdes|a2_pex_x8_serdes_alt4gxb_de9b_component|central_clk_div0|analogfastrefclkout[0]}] 
create_generated_clock -name {a2_pex_x8_app|ep_plus|epmap|serdes|a2_pex_x8_serdes_alt4gxb_de9b_component|receive_pma6|deserclock[0]} -source [get_pins {a2_pex_x8_app|ep_plus|epmap|serdes|a2_pex_x8_serdes_alt4gxb_de9b_component|rx_cdr_pll6|clk[0]}] -duty_cycle 50.000 -multiply_by 1 -divide_by 5 -master_clock {a2_pex_x8_app|ep_plus|epmap|serdes|a2_pex_x8_serdes_alt4gxb_de9b_component|rx_cdr_pll6|clk[0]} [get_pins {a2_pex_x8_app|ep_plus|epmap|serdes|a2_pex_x8_serdes_alt4gxb_de9b_component|receive_pma6|deserclock[0]}] 
create_generated_clock -name {a2_pex_x8_app|ep_plus|epmap|serdes|a2_pex_x8_serdes_alt4gxb_de9b_component|receive_pma7|deserclock[0]} -source [get_pins {a2_pex_x8_app|ep_plus|epmap|serdes|a2_pex_x8_serdes_alt4gxb_de9b_component|rx_cdr_pll7|clk[0]}] -duty_cycle 50.000 -multiply_by 1 -divide_by 5 -master_clock {a2_pex_x8_app|ep_plus|epmap|serdes|a2_pex_x8_serdes_alt4gxb_de9b_component|rx_cdr_pll7|clk[0]} [get_pins {a2_pex_x8_app|ep_plus|epmap|serdes|a2_pex_x8_serdes_alt4gxb_de9b_component|receive_pma7|deserclock[0]}] 
create_generated_clock -name {a2_pex_x8_app|ep_plus|epmap|serdes|a2_pex_x8_serdes_alt4gxb_de9b_component|receive_pma5|deserclock[0]} -source [get_pins {a2_pex_x8_app|ep_plus|epmap|serdes|a2_pex_x8_serdes_alt4gxb_de9b_component|rx_cdr_pll5|clk[0]}] -duty_cycle 50.000 -multiply_by 1 -divide_by 5 -master_clock {a2_pex_x8_app|ep_plus|epmap|serdes|a2_pex_x8_serdes_alt4gxb_de9b_component|rx_cdr_pll5|clk[0]} [get_pins {a2_pex_x8_app|ep_plus|epmap|serdes|a2_pex_x8_serdes_alt4gxb_de9b_component|receive_pma5|deserclock[0]}] 
create_generated_clock -name {a2_pex_x8_app|ep_plus|epmap|serdes|a2_pex_x8_serdes_alt4gxb_de9b_component|receive_pma4|deserclock[0]} -source [get_pins {a2_pex_x8_app|ep_plus|epmap|serdes|a2_pex_x8_serdes_alt4gxb_de9b_component|rx_cdr_pll4|clk[0]}] -duty_cycle 50.000 -multiply_by 1 -divide_by 5 -master_clock {a2_pex_x8_app|ep_plus|epmap|serdes|a2_pex_x8_serdes_alt4gxb_de9b_component|rx_cdr_pll4|clk[0]} [get_pins {a2_pex_x8_app|ep_plus|epmap|serdes|a2_pex_x8_serdes_alt4gxb_de9b_component|receive_pma4|deserclock[0]}] 
create_generated_clock -name {a2_pex_x8_app|ep_plus|epmap|serdes|a2_pex_x8_serdes_alt4gxb_de9b_component|receive_pma0|deserclock[0]} -source [get_pins {a2_pex_x8_app|ep_plus|epmap|serdes|a2_pex_x8_serdes_alt4gxb_de9b_component|rx_cdr_pll0|clk[0]}] -duty_cycle 50.000 -multiply_by 1 -divide_by 5 -master_clock {a2_pex_x8_app|ep_plus|epmap|serdes|a2_pex_x8_serdes_alt4gxb_de9b_component|rx_cdr_pll0|clk[0]} [get_pins {a2_pex_x8_app|ep_plus|epmap|serdes|a2_pex_x8_serdes_alt4gxb_de9b_component|receive_pma0|deserclock[0]}] 
create_generated_clock -name {a2_pex_x8_app|ep_plus|epmap|serdes|a2_pex_x8_serdes_alt4gxb_de9b_component|receive_pma1|deserclock[0]} -source [get_pins {a2_pex_x8_app|ep_plus|epmap|serdes|a2_pex_x8_serdes_alt4gxb_de9b_component|rx_cdr_pll1|clk[0]}] -duty_cycle 50.000 -multiply_by 1 -divide_by 5 -master_clock {a2_pex_x8_app|ep_plus|epmap|serdes|a2_pex_x8_serdes_alt4gxb_de9b_component|rx_cdr_pll1|clk[0]} [get_pins {a2_pex_x8_app|ep_plus|epmap|serdes|a2_pex_x8_serdes_alt4gxb_de9b_component|receive_pma1|deserclock[0]}] 
create_generated_clock -name {a2_pex_x8_app|ep_plus|epmap|serdes|a2_pex_x8_serdes_alt4gxb_de9b_component|receive_pma2|deserclock[0]} -source [get_pins {a2_pex_x8_app|ep_plus|epmap|serdes|a2_pex_x8_serdes_alt4gxb_de9b_component|rx_cdr_pll2|clk[0]}] -duty_cycle 50.000 -multiply_by 1 -divide_by 5 -master_clock {a2_pex_x8_app|ep_plus|epmap|serdes|a2_pex_x8_serdes_alt4gxb_de9b_component|rx_cdr_pll2|clk[0]} [get_pins {a2_pex_x8_app|ep_plus|epmap|serdes|a2_pex_x8_serdes_alt4gxb_de9b_component|receive_pma2|deserclock[0]}] 
create_generated_clock -name {a2_pex_x8_app|ep_plus|epmap|serdes|a2_pex_x8_serdes_alt4gxb_de9b_component|receive_pma3|deserclock[0]} -source [get_pins {a2_pex_x8_app|ep_plus|epmap|serdes|a2_pex_x8_serdes_alt4gxb_de9b_component|rx_cdr_pll3|clk[0]}] -duty_cycle 50.000 -multiply_by 1 -divide_by 5 -master_clock {a2_pex_x8_app|ep_plus|epmap|serdes|a2_pex_x8_serdes_alt4gxb_de9b_component|rx_cdr_pll3|clk[0]} [get_pins {a2_pex_x8_app|ep_plus|epmap|serdes|a2_pex_x8_serdes_alt4gxb_de9b_component|receive_pma3|deserclock[0]}] 
create_generated_clock -name {a2_pex_x8_app|ep_plus|epmap|serdes|a2_pex_x8_serdes_alt4gxb_de9b_component|central_clk_div1|refclkout} -source [get_pins {a2_pex_x8_app|ep_plus|epmap|serdes|a2_pex_x8_serdes_alt4gxb_de9b_component|central_clk_div0|refclkout}] -duty_cycle 50.000 -multiply_by 1 -master_clock {a2_pex_x8_app|ep_plus|epmap|serdes|a2_pex_x8_serdes_alt4gxb_de9b_component|central_clk_div0|refclkout} [get_pins {a2_pex_x8_app|ep_plus|epmap|serdes|a2_pex_x8_serdes_alt4gxb_de9b_component|central_clk_div1|refclkout}] 
create_generated_clock -name {pcie_refclk_p~input~INSERTED_REFCLK_DIVIDER|clkout} -source [get_pins {pcie_refclk_p~input|o}] -duty_cycle 50.000 -multiply_by 1 -master_clock {pcie_refclk_p} [get_pins {pcie_refclk_p~input~INSERTED_REFCLK_DIVIDER|clkout}] 
create_generated_clock -name {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_p_ddr2_dimm_clk[0]_tDSS} -source [get_pins {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]}] -master_clock {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]} [get_ports {ddr2_dimm_clk[0]}] -add
create_generated_clock -name {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_p_ddr2_dimm_clk[0]_tDQSS} -source [get_pins {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]}] -master_clock {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]} [get_ports {ddr2_dimm_clk[0]}] -add
create_generated_clock -name {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_p_ddr2_dimm_clk[0]_ac_rise} -source [get_pins {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]}] -master_clock {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]} [get_ports {ddr2_dimm_clk[0]}] -add
create_generated_clock -name {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_p_ddr2_dimm_clk[0]_ac_fall} -source [get_pins {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]}] -master_clock {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]} [get_ports {ddr2_dimm_clk[0]}] -add
create_generated_clock -name {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_p_ddr2_dimm_clk[1]_tDSS} -source [get_pins {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]}] -master_clock {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]} [get_ports {ddr2_dimm_clk[1]}] -add
create_generated_clock -name {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_p_ddr2_dimm_clk[1]_tDQSS} -source [get_pins {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]}] -master_clock {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]} [get_ports {ddr2_dimm_clk[1]}] -add
create_generated_clock -name {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_p_ddr2_dimm_clk[1]_ac_rise} -source [get_pins {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]}] -master_clock {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]} [get_ports {ddr2_dimm_clk[1]}] -add
create_generated_clock -name {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_p_ddr2_dimm_clk[1]_ac_fall} -source [get_pins {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]}] -master_clock {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]} [get_ports {ddr2_dimm_clk[1]}] -add
create_generated_clock -name {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_n_ddr2_dimm_clk_n[0]_tDSS} -source [get_pins {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]}] -master_clock {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]} -invert [get_ports {ddr2_dimm_clk_n[0]}] -add
create_generated_clock -name {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_n_ddr2_dimm_clk_n[0]_tDQSS} -source [get_pins {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]}] -master_clock {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]} -invert [get_ports {ddr2_dimm_clk_n[0]}] -add
create_generated_clock -name {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_n_ddr2_dimm_clk_n[0]_ac_rise} -source [get_pins {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]}] -master_clock {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]} -invert [get_ports {ddr2_dimm_clk_n[0]}] -add
create_generated_clock -name {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_n_ddr2_dimm_clk_n[0]_ac_fall} -source [get_pins {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]}] -master_clock {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]} -invert [get_ports {ddr2_dimm_clk_n[0]}] -add
create_generated_clock -name {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_n_ddr2_dimm_clk_n[1]_tDSS} -source [get_pins {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]}] -master_clock {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]} -invert [get_ports {ddr2_dimm_clk_n[1]}] -add
create_generated_clock -name {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_n_ddr2_dimm_clk_n[1]_tDQSS} -source [get_pins {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]}] -master_clock {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]} -invert [get_ports {ddr2_dimm_clk_n[1]}] -add
create_generated_clock -name {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_n_ddr2_dimm_clk_n[1]_ac_rise} -source [get_pins {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]}] -master_clock {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]} -invert [get_ports {ddr2_dimm_clk_n[1]}] -add
create_generated_clock -name {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_n_ddr2_dimm_clk_n[1]_ac_fall} -source [get_pins {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]}] -master_clock {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]} -invert [get_ports {ddr2_dimm_clk_n[1]}] -add
create_generated_clock -name {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|scan_clk|q_clock} -source [get_pins {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]}] -divide_by 2 -master_clock {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]} [get_pins {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|scan_clk|q}] 
create_generated_clock -name {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[0]} -source [get_pins {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]}] -master_clock {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]} [get_ports {ddr2_dimm_dqs[0]}] -add
create_generated_clock -name {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[1]} -source [get_pins {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]}] -master_clock {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]} [get_ports {ddr2_dimm_dqs[1]}] -add
create_generated_clock -name {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[2]} -source [get_pins {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]}] -master_clock {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]} [get_ports {ddr2_dimm_dqs[2]}] -add
create_generated_clock -name {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[3]} -source [get_pins {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]}] -master_clock {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]} [get_ports {ddr2_dimm_dqs[3]}] -add
create_generated_clock -name {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[4]} -source [get_pins {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]}] -master_clock {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]} [get_ports {ddr2_dimm_dqs[4]}] -add
create_generated_clock -name {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[5]} -source [get_pins {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]}] -master_clock {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]} [get_ports {ddr2_dimm_dqs[5]}] -add
create_generated_clock -name {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[6]} -source [get_pins {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]}] -master_clock {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]} [get_ports {ddr2_dimm_dqs[6]}] -add
create_generated_clock -name {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[7]} -source [get_pins {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]}] -master_clock {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]} [get_ports {ddr2_dimm_dqs[7]}] -add


#**************************************************************
# Set Clock Latency
#**************************************************************



#**************************************************************
# Set Clock Uncertainty
#**************************************************************

set_clock_uncertainty -rise_from [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[0]}]  0.000 
set_clock_uncertainty -rise_from [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[0]}]  0.000 
set_clock_uncertainty -rise_from [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[1]}]  0.000 
set_clock_uncertainty -rise_from [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[1]}]  0.000 
set_clock_uncertainty -rise_from [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[2]}]  0.000 
set_clock_uncertainty -rise_from [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[2]}]  0.000 
set_clock_uncertainty -rise_from [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[3]}]  0.000 
set_clock_uncertainty -rise_from [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[3]}]  0.000 
set_clock_uncertainty -rise_from [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[4]}]  0.000 
set_clock_uncertainty -rise_from [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[4]}]  0.000 
set_clock_uncertainty -rise_from [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[5]}]  0.000 
set_clock_uncertainty -rise_from [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[5]}]  0.000 
set_clock_uncertainty -rise_from [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[6]}]  0.000 
set_clock_uncertainty -rise_from [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[6]}]  0.000 
set_clock_uncertainty -rise_from [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[7]}]  0.000 
set_clock_uncertainty -rise_from [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[7]}]  0.000 
set_clock_uncertainty -fall_from [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[0]}]  0.000 
set_clock_uncertainty -fall_from [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[0]}]  0.000 
set_clock_uncertainty -fall_from [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[1]}]  0.000 
set_clock_uncertainty -fall_from [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[1]}]  0.000 
set_clock_uncertainty -fall_from [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[2]}]  0.000 
set_clock_uncertainty -fall_from [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[2]}]  0.000 
set_clock_uncertainty -fall_from [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[3]}]  0.000 
set_clock_uncertainty -fall_from [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[3]}]  0.000 
set_clock_uncertainty -fall_from [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[4]}]  0.000 
set_clock_uncertainty -fall_from [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[4]}]  0.000 
set_clock_uncertainty -fall_from [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[5]}]  0.000 
set_clock_uncertainty -fall_from [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[5]}]  0.000 
set_clock_uncertainty -fall_from [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[6]}]  0.000 
set_clock_uncertainty -fall_from [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[6]}]  0.000 
set_clock_uncertainty -fall_from [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[7]}]  0.000 
set_clock_uncertainty -fall_from [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[7]}]  0.000 
set_clock_uncertainty -rise_from [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]}]  0.050 
set_clock_uncertainty -rise_from [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]}]  0.050 
set_clock_uncertainty -rise_from [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4]}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4]}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {a2_pex_x8_app|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|arria_ii.arriaii_hssi_pcie_hip|coreclkout}]  0.060 
set_clock_uncertainty -rise_from [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {a2_pex_x8_app|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|arria_ii.arriaii_hssi_pcie_hip|coreclkout}]  0.060 
set_clock_uncertainty -rise_from [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|scan_clk|q_clock}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|scan_clk|q_clock}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]}]  0.050 
set_clock_uncertainty -fall_from [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]}]  0.050 
set_clock_uncertainty -fall_from [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4]}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4]}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {a2_pex_x8_app|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|arria_ii.arriaii_hssi_pcie_hip|coreclkout}]  0.060 
set_clock_uncertainty -fall_from [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {a2_pex_x8_app|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|arria_ii.arriaii_hssi_pcie_hip|coreclkout}]  0.060 
set_clock_uncertainty -fall_from [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|scan_clk|q_clock}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|scan_clk|q_clock}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]}]  0.050 
set_clock_uncertainty -rise_from [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]}]  0.050 
set_clock_uncertainty -rise_from [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_p_ddr2_dimm_clk[0]_tDQSS}] -setup 0.060 
set_clock_uncertainty -rise_from [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_p_ddr2_dimm_clk[0]_tDQSS}] -hold 0.070 
set_clock_uncertainty -rise_from [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_p_ddr2_dimm_clk[0]_tDQSS}] -setup 0.060 
set_clock_uncertainty -rise_from [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_p_ddr2_dimm_clk[0]_tDQSS}] -hold 0.070 
set_clock_uncertainty -rise_from [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_p_ddr2_dimm_clk[0]_tDSS}] -setup 0.060 
set_clock_uncertainty -rise_from [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_p_ddr2_dimm_clk[0]_tDSS}] -hold 0.070 
set_clock_uncertainty -rise_from [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_p_ddr2_dimm_clk[0]_tDSS}] -setup 0.060 
set_clock_uncertainty -rise_from [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_p_ddr2_dimm_clk[0]_tDSS}] -hold 0.070 
set_clock_uncertainty -rise_from [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_p_ddr2_dimm_clk[1]_tDSS}] -setup 0.060 
set_clock_uncertainty -rise_from [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_p_ddr2_dimm_clk[1]_tDSS}] -hold 0.070 
set_clock_uncertainty -rise_from [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_p_ddr2_dimm_clk[1]_tDSS}] -setup 0.060 
set_clock_uncertainty -rise_from [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_p_ddr2_dimm_clk[1]_tDSS}] -hold 0.070 
set_clock_uncertainty -rise_from [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_p_ddr2_dimm_clk[1]_tDQSS}] -setup 0.060 
set_clock_uncertainty -rise_from [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_p_ddr2_dimm_clk[1]_tDQSS}] -hold 0.070 
set_clock_uncertainty -rise_from [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_p_ddr2_dimm_clk[1]_tDQSS}] -setup 0.060 
set_clock_uncertainty -rise_from [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_p_ddr2_dimm_clk[1]_tDQSS}] -hold 0.070 
set_clock_uncertainty -rise_from [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_n_ddr2_dimm_clk_n[0]_tDSS}] -setup 0.060 
set_clock_uncertainty -rise_from [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_n_ddr2_dimm_clk_n[0]_tDSS}] -hold 0.070 
set_clock_uncertainty -rise_from [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_n_ddr2_dimm_clk_n[0]_tDSS}] -setup 0.060 
set_clock_uncertainty -rise_from [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_n_ddr2_dimm_clk_n[0]_tDSS}] -hold 0.070 
set_clock_uncertainty -rise_from [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_n_ddr2_dimm_clk_n[0]_tDQSS}] -setup 0.060 
set_clock_uncertainty -rise_from [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_n_ddr2_dimm_clk_n[0]_tDQSS}] -hold 0.070 
set_clock_uncertainty -rise_from [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_n_ddr2_dimm_clk_n[0]_tDQSS}] -setup 0.060 
set_clock_uncertainty -rise_from [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_n_ddr2_dimm_clk_n[0]_tDQSS}] -hold 0.070 
set_clock_uncertainty -rise_from [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_n_ddr2_dimm_clk_n[1]_tDSS}] -setup 0.060 
set_clock_uncertainty -rise_from [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_n_ddr2_dimm_clk_n[1]_tDSS}] -hold 0.070 
set_clock_uncertainty -rise_from [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_n_ddr2_dimm_clk_n[1]_tDSS}] -setup 0.060 
set_clock_uncertainty -rise_from [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_n_ddr2_dimm_clk_n[1]_tDSS}] -hold 0.070 
set_clock_uncertainty -rise_from [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_n_ddr2_dimm_clk_n[1]_tDQSS}] -setup 0.060 
set_clock_uncertainty -rise_from [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_n_ddr2_dimm_clk_n[1]_tDQSS}] -hold 0.070 
set_clock_uncertainty -rise_from [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_n_ddr2_dimm_clk_n[1]_tDQSS}] -setup 0.060 
set_clock_uncertainty -rise_from [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_n_ddr2_dimm_clk_n[1]_tDQSS}] -hold 0.070 
set_clock_uncertainty -fall_from [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]}]  0.050 
set_clock_uncertainty -fall_from [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]}]  0.050 
set_clock_uncertainty -fall_from [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_p_ddr2_dimm_clk[0]_tDQSS}] -setup 0.060 
set_clock_uncertainty -fall_from [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_p_ddr2_dimm_clk[0]_tDQSS}] -hold 0.070 
set_clock_uncertainty -fall_from [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_p_ddr2_dimm_clk[0]_tDQSS}] -setup 0.060 
set_clock_uncertainty -fall_from [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_p_ddr2_dimm_clk[0]_tDQSS}] -hold 0.070 
set_clock_uncertainty -fall_from [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_p_ddr2_dimm_clk[0]_tDSS}] -setup 0.060 
set_clock_uncertainty -fall_from [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_p_ddr2_dimm_clk[0]_tDSS}] -hold 0.070 
set_clock_uncertainty -fall_from [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_p_ddr2_dimm_clk[0]_tDSS}] -setup 0.060 
set_clock_uncertainty -fall_from [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_p_ddr2_dimm_clk[0]_tDSS}] -hold 0.070 
set_clock_uncertainty -fall_from [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_p_ddr2_dimm_clk[1]_tDSS}] -setup 0.060 
set_clock_uncertainty -fall_from [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_p_ddr2_dimm_clk[1]_tDSS}] -hold 0.070 
set_clock_uncertainty -fall_from [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_p_ddr2_dimm_clk[1]_tDSS}] -setup 0.060 
set_clock_uncertainty -fall_from [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_p_ddr2_dimm_clk[1]_tDSS}] -hold 0.070 
set_clock_uncertainty -fall_from [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_p_ddr2_dimm_clk[1]_tDQSS}] -setup 0.060 
set_clock_uncertainty -fall_from [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_p_ddr2_dimm_clk[1]_tDQSS}] -hold 0.070 
set_clock_uncertainty -fall_from [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_p_ddr2_dimm_clk[1]_tDQSS}] -setup 0.060 
set_clock_uncertainty -fall_from [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_p_ddr2_dimm_clk[1]_tDQSS}] -hold 0.070 
set_clock_uncertainty -fall_from [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_n_ddr2_dimm_clk_n[0]_tDSS}] -setup 0.060 
set_clock_uncertainty -fall_from [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_n_ddr2_dimm_clk_n[0]_tDSS}] -hold 0.070 
set_clock_uncertainty -fall_from [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_n_ddr2_dimm_clk_n[0]_tDSS}] -setup 0.060 
set_clock_uncertainty -fall_from [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_n_ddr2_dimm_clk_n[0]_tDSS}] -hold 0.070 
set_clock_uncertainty -fall_from [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_n_ddr2_dimm_clk_n[0]_tDQSS}] -setup 0.060 
set_clock_uncertainty -fall_from [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_n_ddr2_dimm_clk_n[0]_tDQSS}] -hold 0.070 
set_clock_uncertainty -fall_from [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_n_ddr2_dimm_clk_n[0]_tDQSS}] -setup 0.060 
set_clock_uncertainty -fall_from [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_n_ddr2_dimm_clk_n[0]_tDQSS}] -hold 0.070 
set_clock_uncertainty -fall_from [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_n_ddr2_dimm_clk_n[1]_tDSS}] -setup 0.060 
set_clock_uncertainty -fall_from [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_n_ddr2_dimm_clk_n[1]_tDSS}] -hold 0.070 
set_clock_uncertainty -fall_from [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_n_ddr2_dimm_clk_n[1]_tDSS}] -setup 0.060 
set_clock_uncertainty -fall_from [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_n_ddr2_dimm_clk_n[1]_tDSS}] -hold 0.070 
set_clock_uncertainty -fall_from [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_n_ddr2_dimm_clk_n[1]_tDQSS}] -setup 0.060 
set_clock_uncertainty -fall_from [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_n_ddr2_dimm_clk_n[1]_tDQSS}] -hold 0.070 
set_clock_uncertainty -fall_from [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_n_ddr2_dimm_clk_n[1]_tDQSS}] -setup 0.060 
set_clock_uncertainty -fall_from [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_n_ddr2_dimm_clk_n[1]_tDQSS}] -hold 0.070 
set_clock_uncertainty -rise_from [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_p_ddr2_dimm_clk[0]_ac_fall}]  0.050 
set_clock_uncertainty -rise_from [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_p_ddr2_dimm_clk[0]_ac_fall}]  0.050 
set_clock_uncertainty -rise_from [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_p_ddr2_dimm_clk[1]_ac_fall}]  0.050 
set_clock_uncertainty -rise_from [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_p_ddr2_dimm_clk[1]_ac_fall}]  0.050 
set_clock_uncertainty -rise_from [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_n_ddr2_dimm_clk_n[0]_ac_fall}]  0.050 
set_clock_uncertainty -rise_from [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_n_ddr2_dimm_clk_n[0]_ac_fall}]  0.050 
set_clock_uncertainty -rise_from [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_n_ddr2_dimm_clk_n[1]_ac_fall}]  0.050 
set_clock_uncertainty -rise_from [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_n_ddr2_dimm_clk_n[1]_ac_fall}]  0.050 
set_clock_uncertainty -fall_from [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_p_ddr2_dimm_clk[0]_ac_fall}]  0.050 
set_clock_uncertainty -fall_from [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_p_ddr2_dimm_clk[0]_ac_fall}]  0.050 
set_clock_uncertainty -fall_from [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_p_ddr2_dimm_clk[1]_ac_fall}]  0.050 
set_clock_uncertainty -fall_from [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_p_ddr2_dimm_clk[1]_ac_fall}]  0.050 
set_clock_uncertainty -fall_from [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_n_ddr2_dimm_clk_n[0]_ac_fall}]  0.050 
set_clock_uncertainty -fall_from [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_n_ddr2_dimm_clk_n[0]_ac_fall}]  0.050 
set_clock_uncertainty -fall_from [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_n_ddr2_dimm_clk_n[1]_ac_fall}]  0.050 
set_clock_uncertainty -fall_from [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_n_ddr2_dimm_clk_n[1]_ac_fall}]  0.050 
set_clock_uncertainty -rise_from [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4]}] -rise_to [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4]}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4]}] -fall_to [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4]}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4]}] -rise_to [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4]}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4]}] -fall_to [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4]}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5]}] -rise_to [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5]}] -fall_to [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5]}] -rise_to [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5]}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5]}] -fall_to [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5]}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5]}] -rise_to [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5]}] -fall_to [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5]}] -rise_to [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5]}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5]}] -fall_to [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5]}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {a2_pex_x8_app|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|arria_ii.arriaii_hssi_pcie_hip|coreclkout}] -rise_to [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]}]  0.060 
set_clock_uncertainty -rise_from [get_clocks {a2_pex_x8_app|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|arria_ii.arriaii_hssi_pcie_hip|coreclkout}] -fall_to [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]}]  0.060 
set_clock_uncertainty -rise_from [get_clocks {a2_pex_x8_app|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|arria_ii.arriaii_hssi_pcie_hip|coreclkout}] -rise_to [get_clocks {a2_pex_x8_app|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|arria_ii.arriaii_hssi_pcie_hip|coreclkout}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {a2_pex_x8_app|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|arria_ii.arriaii_hssi_pcie_hip|coreclkout}] -fall_to [get_clocks {a2_pex_x8_app|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|arria_ii.arriaii_hssi_pcie_hip|coreclkout}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {a2_pex_x8_app|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|arria_ii.arriaii_hssi_pcie_hip|coreclkout}] -rise_to [get_clocks {a2_pex_x8_app|ep_plus|epmap|serdes|a2_pex_x8_serdes_alt4gxb_de9b_component|central_clk_div0|coreclkout}]  0.010 
set_clock_uncertainty -rise_from [get_clocks {a2_pex_x8_app|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|arria_ii.arriaii_hssi_pcie_hip|coreclkout}] -fall_to [get_clocks {a2_pex_x8_app|ep_plus|epmap|serdes|a2_pex_x8_serdes_alt4gxb_de9b_component|central_clk_div0|coreclkout}]  0.010 
set_clock_uncertainty -fall_from [get_clocks {a2_pex_x8_app|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|arria_ii.arriaii_hssi_pcie_hip|coreclkout}] -rise_to [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]}]  0.060 
set_clock_uncertainty -fall_from [get_clocks {a2_pex_x8_app|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|arria_ii.arriaii_hssi_pcie_hip|coreclkout}] -fall_to [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]}]  0.060 
set_clock_uncertainty -fall_from [get_clocks {a2_pex_x8_app|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|arria_ii.arriaii_hssi_pcie_hip|coreclkout}] -rise_to [get_clocks {a2_pex_x8_app|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|arria_ii.arriaii_hssi_pcie_hip|coreclkout}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {a2_pex_x8_app|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|arria_ii.arriaii_hssi_pcie_hip|coreclkout}] -fall_to [get_clocks {a2_pex_x8_app|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|arria_ii.arriaii_hssi_pcie_hip|coreclkout}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {a2_pex_x8_app|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|arria_ii.arriaii_hssi_pcie_hip|coreclkout}] -rise_to [get_clocks {a2_pex_x8_app|ep_plus|epmap|serdes|a2_pex_x8_serdes_alt4gxb_de9b_component|central_clk_div0|coreclkout}]  0.010 
set_clock_uncertainty -fall_from [get_clocks {a2_pex_x8_app|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|arria_ii.arriaii_hssi_pcie_hip|coreclkout}] -fall_to [get_clocks {a2_pex_x8_app|ep_plus|epmap|serdes|a2_pex_x8_serdes_alt4gxb_de9b_component|central_clk_div0|coreclkout}]  0.010 
set_clock_uncertainty -rise_from [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_p_ddr2_dimm_clk[0]_tDQSS}] -rise_to [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5]}]  0.050 
set_clock_uncertainty -rise_from [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_p_ddr2_dimm_clk[0]_tDQSS}] -fall_to [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5]}]  0.050 
set_clock_uncertainty -fall_from [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_p_ddr2_dimm_clk[0]_tDQSS}] -rise_to [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5]}]  0.050 
set_clock_uncertainty -fall_from [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_p_ddr2_dimm_clk[0]_tDQSS}] -fall_to [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5]}]  0.050 
set_clock_uncertainty -rise_from [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_p_ddr2_dimm_clk[0]_tDSS}] -rise_to [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5]}]  0.050 
set_clock_uncertainty -rise_from [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_p_ddr2_dimm_clk[0]_tDSS}] -fall_to [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5]}]  0.050 
set_clock_uncertainty -fall_from [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_p_ddr2_dimm_clk[0]_tDSS}] -rise_to [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5]}]  0.050 
set_clock_uncertainty -fall_from [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_p_ddr2_dimm_clk[0]_tDSS}] -fall_to [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5]}]  0.050 
set_clock_uncertainty -rise_from [get_clocks {a2_pex_x8_app|ep_plus|epmap|serdes|a2_pex_x8_serdes_alt4gxb_de9b_component|central_clk_div0|rateswitchbaseclock}] -rise_to [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.050 
set_clock_uncertainty -rise_from [get_clocks {a2_pex_x8_app|ep_plus|epmap|serdes|a2_pex_x8_serdes_alt4gxb_de9b_component|central_clk_div0|rateswitchbaseclock}] -rise_to [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.060 
set_clock_uncertainty -rise_from [get_clocks {a2_pex_x8_app|ep_plus|epmap|serdes|a2_pex_x8_serdes_alt4gxb_de9b_component|central_clk_div0|rateswitchbaseclock}] -fall_to [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.050 
set_clock_uncertainty -rise_from [get_clocks {a2_pex_x8_app|ep_plus|epmap|serdes|a2_pex_x8_serdes_alt4gxb_de9b_component|central_clk_div0|rateswitchbaseclock}] -fall_to [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.060 
set_clock_uncertainty -rise_from [get_clocks {a2_pex_x8_app|ep_plus|epmap|serdes|a2_pex_x8_serdes_alt4gxb_de9b_component|central_clk_div0|rateswitchbaseclock}] -rise_to [get_clocks {a2_pex_x8_app|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|arria_ii.arriaii_hssi_pcie_hip|coreclkout}]  0.010 
set_clock_uncertainty -rise_from [get_clocks {a2_pex_x8_app|ep_plus|epmap|serdes|a2_pex_x8_serdes_alt4gxb_de9b_component|central_clk_div0|rateswitchbaseclock}] -fall_to [get_clocks {a2_pex_x8_app|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|arria_ii.arriaii_hssi_pcie_hip|coreclkout}]  0.010 
set_clock_uncertainty -fall_from [get_clocks {a2_pex_x8_app|ep_plus|epmap|serdes|a2_pex_x8_serdes_alt4gxb_de9b_component|central_clk_div0|rateswitchbaseclock}] -rise_to [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.050 
set_clock_uncertainty -fall_from [get_clocks {a2_pex_x8_app|ep_plus|epmap|serdes|a2_pex_x8_serdes_alt4gxb_de9b_component|central_clk_div0|rateswitchbaseclock}] -rise_to [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.060 
set_clock_uncertainty -fall_from [get_clocks {a2_pex_x8_app|ep_plus|epmap|serdes|a2_pex_x8_serdes_alt4gxb_de9b_component|central_clk_div0|rateswitchbaseclock}] -fall_to [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.050 
set_clock_uncertainty -fall_from [get_clocks {a2_pex_x8_app|ep_plus|epmap|serdes|a2_pex_x8_serdes_alt4gxb_de9b_component|central_clk_div0|rateswitchbaseclock}] -fall_to [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.060 
set_clock_uncertainty -fall_from [get_clocks {a2_pex_x8_app|ep_plus|epmap|serdes|a2_pex_x8_serdes_alt4gxb_de9b_component|central_clk_div0|rateswitchbaseclock}] -rise_to [get_clocks {a2_pex_x8_app|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|arria_ii.arriaii_hssi_pcie_hip|coreclkout}]  0.010 
set_clock_uncertainty -fall_from [get_clocks {a2_pex_x8_app|ep_plus|epmap|serdes|a2_pex_x8_serdes_alt4gxb_de9b_component|central_clk_div0|rateswitchbaseclock}] -fall_to [get_clocks {a2_pex_x8_app|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|arria_ii.arriaii_hssi_pcie_hip|coreclkout}]  0.010 
set_clock_uncertainty -rise_from [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|scan_clk|q_clock}] -rise_to [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|scan_clk|q_clock}] -fall_to [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|scan_clk|q_clock}] -rise_to [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|scan_clk|q_clock}]  0.030 
set_clock_uncertainty -rise_from [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|scan_clk|q_clock}] -fall_to [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|scan_clk|q_clock}]  0.030 
set_clock_uncertainty -fall_from [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|scan_clk|q_clock}] -rise_to [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|scan_clk|q_clock}] -fall_to [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|scan_clk|q_clock}] -rise_to [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|scan_clk|q_clock}]  0.030 
set_clock_uncertainty -fall_from [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|scan_clk|q_clock}] -fall_to [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|scan_clk|q_clock}]  0.030 


#**************************************************************
# Set Input Delay
#**************************************************************

set_input_delay -add_delay -max -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsin_ddr2_dimm_dqs[0]}]  0.250 [get_ports {ddr2_dimm_dq[0]}]
set_input_delay -add_delay -min -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsin_ddr2_dimm_dqs[0]}]  -0.047 [get_ports {ddr2_dimm_dq[0]}]
set_input_delay -add_delay -max -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsin_ddr2_dimm_dqs[0]}]  0.250 [get_ports {ddr2_dimm_dq[1]}]
set_input_delay -add_delay -min -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsin_ddr2_dimm_dqs[0]}]  -0.047 [get_ports {ddr2_dimm_dq[1]}]
set_input_delay -add_delay -max -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsin_ddr2_dimm_dqs[0]}]  0.250 [get_ports {ddr2_dimm_dq[2]}]
set_input_delay -add_delay -min -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsin_ddr2_dimm_dqs[0]}]  -0.047 [get_ports {ddr2_dimm_dq[2]}]
set_input_delay -add_delay -max -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsin_ddr2_dimm_dqs[0]}]  0.250 [get_ports {ddr2_dimm_dq[3]}]
set_input_delay -add_delay -min -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsin_ddr2_dimm_dqs[0]}]  -0.047 [get_ports {ddr2_dimm_dq[3]}]
set_input_delay -add_delay -max -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsin_ddr2_dimm_dqs[0]}]  0.250 [get_ports {ddr2_dimm_dq[4]}]
set_input_delay -add_delay -min -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsin_ddr2_dimm_dqs[0]}]  -0.047 [get_ports {ddr2_dimm_dq[4]}]
set_input_delay -add_delay -max -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsin_ddr2_dimm_dqs[0]}]  0.250 [get_ports {ddr2_dimm_dq[5]}]
set_input_delay -add_delay -min -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsin_ddr2_dimm_dqs[0]}]  -0.047 [get_ports {ddr2_dimm_dq[5]}]
set_input_delay -add_delay -max -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsin_ddr2_dimm_dqs[0]}]  0.250 [get_ports {ddr2_dimm_dq[6]}]
set_input_delay -add_delay -min -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsin_ddr2_dimm_dqs[0]}]  -0.047 [get_ports {ddr2_dimm_dq[6]}]
set_input_delay -add_delay -max -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsin_ddr2_dimm_dqs[0]}]  0.250 [get_ports {ddr2_dimm_dq[7]}]
set_input_delay -add_delay -min -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsin_ddr2_dimm_dqs[0]}]  -0.047 [get_ports {ddr2_dimm_dq[7]}]
set_input_delay -add_delay -max -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsin_ddr2_dimm_dqs[1]}]  0.250 [get_ports {ddr2_dimm_dq[8]}]
set_input_delay -add_delay -min -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsin_ddr2_dimm_dqs[1]}]  -0.047 [get_ports {ddr2_dimm_dq[8]}]
set_input_delay -add_delay -max -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsin_ddr2_dimm_dqs[1]}]  0.250 [get_ports {ddr2_dimm_dq[9]}]
set_input_delay -add_delay -min -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsin_ddr2_dimm_dqs[1]}]  -0.047 [get_ports {ddr2_dimm_dq[9]}]
set_input_delay -add_delay -max -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsin_ddr2_dimm_dqs[1]}]  0.250 [get_ports {ddr2_dimm_dq[10]}]
set_input_delay -add_delay -min -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsin_ddr2_dimm_dqs[1]}]  -0.047 [get_ports {ddr2_dimm_dq[10]}]
set_input_delay -add_delay -max -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsin_ddr2_dimm_dqs[1]}]  0.250 [get_ports {ddr2_dimm_dq[11]}]
set_input_delay -add_delay -min -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsin_ddr2_dimm_dqs[1]}]  -0.047 [get_ports {ddr2_dimm_dq[11]}]
set_input_delay -add_delay -max -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsin_ddr2_dimm_dqs[1]}]  0.250 [get_ports {ddr2_dimm_dq[12]}]
set_input_delay -add_delay -min -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsin_ddr2_dimm_dqs[1]}]  -0.047 [get_ports {ddr2_dimm_dq[12]}]
set_input_delay -add_delay -max -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsin_ddr2_dimm_dqs[1]}]  0.250 [get_ports {ddr2_dimm_dq[13]}]
set_input_delay -add_delay -min -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsin_ddr2_dimm_dqs[1]}]  -0.047 [get_ports {ddr2_dimm_dq[13]}]
set_input_delay -add_delay -max -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsin_ddr2_dimm_dqs[1]}]  0.250 [get_ports {ddr2_dimm_dq[14]}]
set_input_delay -add_delay -min -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsin_ddr2_dimm_dqs[1]}]  -0.047 [get_ports {ddr2_dimm_dq[14]}]
set_input_delay -add_delay -max -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsin_ddr2_dimm_dqs[1]}]  0.250 [get_ports {ddr2_dimm_dq[15]}]
set_input_delay -add_delay -min -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsin_ddr2_dimm_dqs[1]}]  -0.047 [get_ports {ddr2_dimm_dq[15]}]
set_input_delay -add_delay -max -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsin_ddr2_dimm_dqs[2]}]  0.250 [get_ports {ddr2_dimm_dq[16]}]
set_input_delay -add_delay -min -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsin_ddr2_dimm_dqs[2]}]  -0.047 [get_ports {ddr2_dimm_dq[16]}]
set_input_delay -add_delay -max -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsin_ddr2_dimm_dqs[2]}]  0.250 [get_ports {ddr2_dimm_dq[17]}]
set_input_delay -add_delay -min -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsin_ddr2_dimm_dqs[2]}]  -0.047 [get_ports {ddr2_dimm_dq[17]}]
set_input_delay -add_delay -max -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsin_ddr2_dimm_dqs[2]}]  0.250 [get_ports {ddr2_dimm_dq[18]}]
set_input_delay -add_delay -min -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsin_ddr2_dimm_dqs[2]}]  -0.047 [get_ports {ddr2_dimm_dq[18]}]
set_input_delay -add_delay -max -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsin_ddr2_dimm_dqs[2]}]  0.250 [get_ports {ddr2_dimm_dq[19]}]
set_input_delay -add_delay -min -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsin_ddr2_dimm_dqs[2]}]  -0.047 [get_ports {ddr2_dimm_dq[19]}]
set_input_delay -add_delay -max -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsin_ddr2_dimm_dqs[2]}]  0.250 [get_ports {ddr2_dimm_dq[20]}]
set_input_delay -add_delay -min -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsin_ddr2_dimm_dqs[2]}]  -0.047 [get_ports {ddr2_dimm_dq[20]}]
set_input_delay -add_delay -max -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsin_ddr2_dimm_dqs[2]}]  0.250 [get_ports {ddr2_dimm_dq[21]}]
set_input_delay -add_delay -min -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsin_ddr2_dimm_dqs[2]}]  -0.047 [get_ports {ddr2_dimm_dq[21]}]
set_input_delay -add_delay -max -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsin_ddr2_dimm_dqs[2]}]  0.250 [get_ports {ddr2_dimm_dq[22]}]
set_input_delay -add_delay -min -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsin_ddr2_dimm_dqs[2]}]  -0.047 [get_ports {ddr2_dimm_dq[22]}]
set_input_delay -add_delay -max -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsin_ddr2_dimm_dqs[2]}]  0.250 [get_ports {ddr2_dimm_dq[23]}]
set_input_delay -add_delay -min -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsin_ddr2_dimm_dqs[2]}]  -0.047 [get_ports {ddr2_dimm_dq[23]}]
set_input_delay -add_delay -max -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsin_ddr2_dimm_dqs[3]}]  0.250 [get_ports {ddr2_dimm_dq[24]}]
set_input_delay -add_delay -min -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsin_ddr2_dimm_dqs[3]}]  -0.047 [get_ports {ddr2_dimm_dq[24]}]
set_input_delay -add_delay -max -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsin_ddr2_dimm_dqs[3]}]  0.250 [get_ports {ddr2_dimm_dq[25]}]
set_input_delay -add_delay -min -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsin_ddr2_dimm_dqs[3]}]  -0.047 [get_ports {ddr2_dimm_dq[25]}]
set_input_delay -add_delay -max -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsin_ddr2_dimm_dqs[3]}]  0.250 [get_ports {ddr2_dimm_dq[26]}]
set_input_delay -add_delay -min -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsin_ddr2_dimm_dqs[3]}]  -0.047 [get_ports {ddr2_dimm_dq[26]}]
set_input_delay -add_delay -max -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsin_ddr2_dimm_dqs[3]}]  0.250 [get_ports {ddr2_dimm_dq[27]}]
set_input_delay -add_delay -min -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsin_ddr2_dimm_dqs[3]}]  -0.047 [get_ports {ddr2_dimm_dq[27]}]
set_input_delay -add_delay -max -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsin_ddr2_dimm_dqs[3]}]  0.250 [get_ports {ddr2_dimm_dq[28]}]
set_input_delay -add_delay -min -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsin_ddr2_dimm_dqs[3]}]  -0.047 [get_ports {ddr2_dimm_dq[28]}]
set_input_delay -add_delay -max -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsin_ddr2_dimm_dqs[3]}]  0.250 [get_ports {ddr2_dimm_dq[29]}]
set_input_delay -add_delay -min -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsin_ddr2_dimm_dqs[3]}]  -0.047 [get_ports {ddr2_dimm_dq[29]}]
set_input_delay -add_delay -max -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsin_ddr2_dimm_dqs[3]}]  0.250 [get_ports {ddr2_dimm_dq[30]}]
set_input_delay -add_delay -min -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsin_ddr2_dimm_dqs[3]}]  -0.047 [get_ports {ddr2_dimm_dq[30]}]
set_input_delay -add_delay -max -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsin_ddr2_dimm_dqs[3]}]  0.250 [get_ports {ddr2_dimm_dq[31]}]
set_input_delay -add_delay -min -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsin_ddr2_dimm_dqs[3]}]  -0.047 [get_ports {ddr2_dimm_dq[31]}]
set_input_delay -add_delay -max -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsin_ddr2_dimm_dqs[4]}]  0.250 [get_ports {ddr2_dimm_dq[32]}]
set_input_delay -add_delay -min -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsin_ddr2_dimm_dqs[4]}]  -0.047 [get_ports {ddr2_dimm_dq[32]}]
set_input_delay -add_delay -max -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsin_ddr2_dimm_dqs[4]}]  0.250 [get_ports {ddr2_dimm_dq[33]}]
set_input_delay -add_delay -min -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsin_ddr2_dimm_dqs[4]}]  -0.047 [get_ports {ddr2_dimm_dq[33]}]
set_input_delay -add_delay -max -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsin_ddr2_dimm_dqs[4]}]  0.250 [get_ports {ddr2_dimm_dq[34]}]
set_input_delay -add_delay -min -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsin_ddr2_dimm_dqs[4]}]  -0.047 [get_ports {ddr2_dimm_dq[34]}]
set_input_delay -add_delay -max -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsin_ddr2_dimm_dqs[4]}]  0.250 [get_ports {ddr2_dimm_dq[35]}]
set_input_delay -add_delay -min -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsin_ddr2_dimm_dqs[4]}]  -0.047 [get_ports {ddr2_dimm_dq[35]}]
set_input_delay -add_delay -max -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsin_ddr2_dimm_dqs[4]}]  0.250 [get_ports {ddr2_dimm_dq[36]}]
set_input_delay -add_delay -min -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsin_ddr2_dimm_dqs[4]}]  -0.047 [get_ports {ddr2_dimm_dq[36]}]
set_input_delay -add_delay -max -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsin_ddr2_dimm_dqs[4]}]  0.250 [get_ports {ddr2_dimm_dq[37]}]
set_input_delay -add_delay -min -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsin_ddr2_dimm_dqs[4]}]  -0.047 [get_ports {ddr2_dimm_dq[37]}]
set_input_delay -add_delay -max -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsin_ddr2_dimm_dqs[4]}]  0.250 [get_ports {ddr2_dimm_dq[38]}]
set_input_delay -add_delay -min -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsin_ddr2_dimm_dqs[4]}]  -0.047 [get_ports {ddr2_dimm_dq[38]}]
set_input_delay -add_delay -max -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsin_ddr2_dimm_dqs[4]}]  0.250 [get_ports {ddr2_dimm_dq[39]}]
set_input_delay -add_delay -min -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsin_ddr2_dimm_dqs[4]}]  -0.047 [get_ports {ddr2_dimm_dq[39]}]
set_input_delay -add_delay -max -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsin_ddr2_dimm_dqs[5]}]  0.250 [get_ports {ddr2_dimm_dq[40]}]
set_input_delay -add_delay -min -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsin_ddr2_dimm_dqs[5]}]  -0.047 [get_ports {ddr2_dimm_dq[40]}]
set_input_delay -add_delay -max -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsin_ddr2_dimm_dqs[5]}]  0.250 [get_ports {ddr2_dimm_dq[41]}]
set_input_delay -add_delay -min -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsin_ddr2_dimm_dqs[5]}]  -0.047 [get_ports {ddr2_dimm_dq[41]}]
set_input_delay -add_delay -max -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsin_ddr2_dimm_dqs[5]}]  0.250 [get_ports {ddr2_dimm_dq[42]}]
set_input_delay -add_delay -min -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsin_ddr2_dimm_dqs[5]}]  -0.047 [get_ports {ddr2_dimm_dq[42]}]
set_input_delay -add_delay -max -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsin_ddr2_dimm_dqs[5]}]  0.250 [get_ports {ddr2_dimm_dq[43]}]
set_input_delay -add_delay -min -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsin_ddr2_dimm_dqs[5]}]  -0.047 [get_ports {ddr2_dimm_dq[43]}]
set_input_delay -add_delay -max -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsin_ddr2_dimm_dqs[5]}]  0.250 [get_ports {ddr2_dimm_dq[44]}]
set_input_delay -add_delay -min -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsin_ddr2_dimm_dqs[5]}]  -0.047 [get_ports {ddr2_dimm_dq[44]}]
set_input_delay -add_delay -max -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsin_ddr2_dimm_dqs[5]}]  0.250 [get_ports {ddr2_dimm_dq[45]}]
set_input_delay -add_delay -min -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsin_ddr2_dimm_dqs[5]}]  -0.047 [get_ports {ddr2_dimm_dq[45]}]
set_input_delay -add_delay -max -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsin_ddr2_dimm_dqs[5]}]  0.250 [get_ports {ddr2_dimm_dq[46]}]
set_input_delay -add_delay -min -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsin_ddr2_dimm_dqs[5]}]  -0.047 [get_ports {ddr2_dimm_dq[46]}]
set_input_delay -add_delay -max -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsin_ddr2_dimm_dqs[5]}]  0.250 [get_ports {ddr2_dimm_dq[47]}]
set_input_delay -add_delay -min -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsin_ddr2_dimm_dqs[5]}]  -0.047 [get_ports {ddr2_dimm_dq[47]}]
set_input_delay -add_delay -max -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsin_ddr2_dimm_dqs[6]}]  0.250 [get_ports {ddr2_dimm_dq[48]}]
set_input_delay -add_delay -min -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsin_ddr2_dimm_dqs[6]}]  -0.047 [get_ports {ddr2_dimm_dq[48]}]
set_input_delay -add_delay -max -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsin_ddr2_dimm_dqs[6]}]  0.250 [get_ports {ddr2_dimm_dq[49]}]
set_input_delay -add_delay -min -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsin_ddr2_dimm_dqs[6]}]  -0.047 [get_ports {ddr2_dimm_dq[49]}]
set_input_delay -add_delay -max -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsin_ddr2_dimm_dqs[6]}]  0.250 [get_ports {ddr2_dimm_dq[50]}]
set_input_delay -add_delay -min -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsin_ddr2_dimm_dqs[6]}]  -0.047 [get_ports {ddr2_dimm_dq[50]}]
set_input_delay -add_delay -max -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsin_ddr2_dimm_dqs[6]}]  0.250 [get_ports {ddr2_dimm_dq[51]}]
set_input_delay -add_delay -min -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsin_ddr2_dimm_dqs[6]}]  -0.047 [get_ports {ddr2_dimm_dq[51]}]
set_input_delay -add_delay -max -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsin_ddr2_dimm_dqs[6]}]  0.250 [get_ports {ddr2_dimm_dq[52]}]
set_input_delay -add_delay -min -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsin_ddr2_dimm_dqs[6]}]  -0.047 [get_ports {ddr2_dimm_dq[52]}]
set_input_delay -add_delay -max -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsin_ddr2_dimm_dqs[6]}]  0.250 [get_ports {ddr2_dimm_dq[53]}]
set_input_delay -add_delay -min -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsin_ddr2_dimm_dqs[6]}]  -0.047 [get_ports {ddr2_dimm_dq[53]}]
set_input_delay -add_delay -max -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsin_ddr2_dimm_dqs[6]}]  0.250 [get_ports {ddr2_dimm_dq[54]}]
set_input_delay -add_delay -min -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsin_ddr2_dimm_dqs[6]}]  -0.047 [get_ports {ddr2_dimm_dq[54]}]
set_input_delay -add_delay -max -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsin_ddr2_dimm_dqs[6]}]  0.250 [get_ports {ddr2_dimm_dq[55]}]
set_input_delay -add_delay -min -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsin_ddr2_dimm_dqs[6]}]  -0.047 [get_ports {ddr2_dimm_dq[55]}]
set_input_delay -add_delay -max -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsin_ddr2_dimm_dqs[7]}]  0.250 [get_ports {ddr2_dimm_dq[56]}]
set_input_delay -add_delay -min -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsin_ddr2_dimm_dqs[7]}]  -0.047 [get_ports {ddr2_dimm_dq[56]}]
set_input_delay -add_delay -max -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsin_ddr2_dimm_dqs[7]}]  0.250 [get_ports {ddr2_dimm_dq[57]}]
set_input_delay -add_delay -min -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsin_ddr2_dimm_dqs[7]}]  -0.047 [get_ports {ddr2_dimm_dq[57]}]
set_input_delay -add_delay -max -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsin_ddr2_dimm_dqs[7]}]  0.250 [get_ports {ddr2_dimm_dq[58]}]
set_input_delay -add_delay -min -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsin_ddr2_dimm_dqs[7]}]  -0.047 [get_ports {ddr2_dimm_dq[58]}]
set_input_delay -add_delay -max -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsin_ddr2_dimm_dqs[7]}]  0.250 [get_ports {ddr2_dimm_dq[59]}]
set_input_delay -add_delay -min -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsin_ddr2_dimm_dqs[7]}]  -0.047 [get_ports {ddr2_dimm_dq[59]}]
set_input_delay -add_delay -max -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsin_ddr2_dimm_dqs[7]}]  0.250 [get_ports {ddr2_dimm_dq[60]}]
set_input_delay -add_delay -min -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsin_ddr2_dimm_dqs[7]}]  -0.047 [get_ports {ddr2_dimm_dq[60]}]
set_input_delay -add_delay -max -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsin_ddr2_dimm_dqs[7]}]  0.250 [get_ports {ddr2_dimm_dq[61]}]
set_input_delay -add_delay -min -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsin_ddr2_dimm_dqs[7]}]  -0.047 [get_ports {ddr2_dimm_dq[61]}]
set_input_delay -add_delay -max -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsin_ddr2_dimm_dqs[7]}]  0.250 [get_ports {ddr2_dimm_dq[62]}]
set_input_delay -add_delay -min -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsin_ddr2_dimm_dqs[7]}]  -0.047 [get_ports {ddr2_dimm_dq[62]}]
set_input_delay -add_delay -max -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsin_ddr2_dimm_dqs[7]}]  0.250 [get_ports {ddr2_dimm_dq[63]}]
set_input_delay -add_delay -min -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsin_ddr2_dimm_dqs[7]}]  -0.047 [get_ports {ddr2_dimm_dq[63]}]


#**************************************************************
# Set Output Delay
#**************************************************************

set_output_delay -add_delay -max -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_p_ddr2_dimm_clk[0]_ac_fall}]  0.395 [get_ports {ddr2_dimm_addr[0]}]
set_output_delay -add_delay -min -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_p_ddr2_dimm_clk[0]_ac_fall}]  -0.395 [get_ports {ddr2_dimm_addr[0]}]
set_output_delay -add_delay -max -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_p_ddr2_dimm_clk[1]_ac_fall}]  0.395 [get_ports {ddr2_dimm_addr[0]}]
set_output_delay -add_delay -min -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_p_ddr2_dimm_clk[1]_ac_fall}]  -0.395 [get_ports {ddr2_dimm_addr[0]}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_n_ddr2_dimm_clk_n[0]_ac_fall}]  0.395 [get_ports {ddr2_dimm_addr[0]}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_n_ddr2_dimm_clk_n[0]_ac_fall}]  -0.395 [get_ports {ddr2_dimm_addr[0]}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_n_ddr2_dimm_clk_n[1]_ac_fall}]  0.395 [get_ports {ddr2_dimm_addr[0]}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_n_ddr2_dimm_clk_n[1]_ac_fall}]  -0.395 [get_ports {ddr2_dimm_addr[0]}]
set_output_delay -add_delay -max -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_p_ddr2_dimm_clk[0]_ac_fall}]  0.395 [get_ports {ddr2_dimm_addr[1]}]
set_output_delay -add_delay -min -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_p_ddr2_dimm_clk[0]_ac_fall}]  -0.395 [get_ports {ddr2_dimm_addr[1]}]
set_output_delay -add_delay -max -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_p_ddr2_dimm_clk[1]_ac_fall}]  0.395 [get_ports {ddr2_dimm_addr[1]}]
set_output_delay -add_delay -min -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_p_ddr2_dimm_clk[1]_ac_fall}]  -0.395 [get_ports {ddr2_dimm_addr[1]}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_n_ddr2_dimm_clk_n[0]_ac_fall}]  0.395 [get_ports {ddr2_dimm_addr[1]}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_n_ddr2_dimm_clk_n[0]_ac_fall}]  -0.395 [get_ports {ddr2_dimm_addr[1]}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_n_ddr2_dimm_clk_n[1]_ac_fall}]  0.395 [get_ports {ddr2_dimm_addr[1]}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_n_ddr2_dimm_clk_n[1]_ac_fall}]  -0.395 [get_ports {ddr2_dimm_addr[1]}]
set_output_delay -add_delay -max -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_p_ddr2_dimm_clk[0]_ac_fall}]  0.395 [get_ports {ddr2_dimm_addr[2]}]
set_output_delay -add_delay -min -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_p_ddr2_dimm_clk[0]_ac_fall}]  -0.395 [get_ports {ddr2_dimm_addr[2]}]
set_output_delay -add_delay -max -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_p_ddr2_dimm_clk[1]_ac_fall}]  0.395 [get_ports {ddr2_dimm_addr[2]}]
set_output_delay -add_delay -min -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_p_ddr2_dimm_clk[1]_ac_fall}]  -0.395 [get_ports {ddr2_dimm_addr[2]}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_n_ddr2_dimm_clk_n[0]_ac_fall}]  0.395 [get_ports {ddr2_dimm_addr[2]}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_n_ddr2_dimm_clk_n[0]_ac_fall}]  -0.395 [get_ports {ddr2_dimm_addr[2]}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_n_ddr2_dimm_clk_n[1]_ac_fall}]  0.395 [get_ports {ddr2_dimm_addr[2]}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_n_ddr2_dimm_clk_n[1]_ac_fall}]  -0.395 [get_ports {ddr2_dimm_addr[2]}]
set_output_delay -add_delay -max -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_p_ddr2_dimm_clk[0]_ac_fall}]  0.395 [get_ports {ddr2_dimm_addr[3]}]
set_output_delay -add_delay -min -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_p_ddr2_dimm_clk[0]_ac_fall}]  -0.395 [get_ports {ddr2_dimm_addr[3]}]
set_output_delay -add_delay -max -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_p_ddr2_dimm_clk[1]_ac_fall}]  0.395 [get_ports {ddr2_dimm_addr[3]}]
set_output_delay -add_delay -min -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_p_ddr2_dimm_clk[1]_ac_fall}]  -0.395 [get_ports {ddr2_dimm_addr[3]}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_n_ddr2_dimm_clk_n[0]_ac_fall}]  0.395 [get_ports {ddr2_dimm_addr[3]}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_n_ddr2_dimm_clk_n[0]_ac_fall}]  -0.395 [get_ports {ddr2_dimm_addr[3]}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_n_ddr2_dimm_clk_n[1]_ac_fall}]  0.395 [get_ports {ddr2_dimm_addr[3]}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_n_ddr2_dimm_clk_n[1]_ac_fall}]  -0.395 [get_ports {ddr2_dimm_addr[3]}]
set_output_delay -add_delay -max -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_p_ddr2_dimm_clk[0]_ac_fall}]  0.395 [get_ports {ddr2_dimm_addr[4]}]
set_output_delay -add_delay -min -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_p_ddr2_dimm_clk[0]_ac_fall}]  -0.395 [get_ports {ddr2_dimm_addr[4]}]
set_output_delay -add_delay -max -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_p_ddr2_dimm_clk[1]_ac_fall}]  0.395 [get_ports {ddr2_dimm_addr[4]}]
set_output_delay -add_delay -min -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_p_ddr2_dimm_clk[1]_ac_fall}]  -0.395 [get_ports {ddr2_dimm_addr[4]}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_n_ddr2_dimm_clk_n[0]_ac_fall}]  0.395 [get_ports {ddr2_dimm_addr[4]}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_n_ddr2_dimm_clk_n[0]_ac_fall}]  -0.395 [get_ports {ddr2_dimm_addr[4]}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_n_ddr2_dimm_clk_n[1]_ac_fall}]  0.395 [get_ports {ddr2_dimm_addr[4]}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_n_ddr2_dimm_clk_n[1]_ac_fall}]  -0.395 [get_ports {ddr2_dimm_addr[4]}]
set_output_delay -add_delay -max -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_p_ddr2_dimm_clk[0]_ac_fall}]  0.395 [get_ports {ddr2_dimm_addr[5]}]
set_output_delay -add_delay -min -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_p_ddr2_dimm_clk[0]_ac_fall}]  -0.395 [get_ports {ddr2_dimm_addr[5]}]
set_output_delay -add_delay -max -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_p_ddr2_dimm_clk[1]_ac_fall}]  0.395 [get_ports {ddr2_dimm_addr[5]}]
set_output_delay -add_delay -min -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_p_ddr2_dimm_clk[1]_ac_fall}]  -0.395 [get_ports {ddr2_dimm_addr[5]}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_n_ddr2_dimm_clk_n[0]_ac_fall}]  0.395 [get_ports {ddr2_dimm_addr[5]}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_n_ddr2_dimm_clk_n[0]_ac_fall}]  -0.395 [get_ports {ddr2_dimm_addr[5]}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_n_ddr2_dimm_clk_n[1]_ac_fall}]  0.395 [get_ports {ddr2_dimm_addr[5]}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_n_ddr2_dimm_clk_n[1]_ac_fall}]  -0.395 [get_ports {ddr2_dimm_addr[5]}]
set_output_delay -add_delay -max -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_p_ddr2_dimm_clk[0]_ac_fall}]  0.395 [get_ports {ddr2_dimm_addr[6]}]
set_output_delay -add_delay -min -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_p_ddr2_dimm_clk[0]_ac_fall}]  -0.395 [get_ports {ddr2_dimm_addr[6]}]
set_output_delay -add_delay -max -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_p_ddr2_dimm_clk[1]_ac_fall}]  0.395 [get_ports {ddr2_dimm_addr[6]}]
set_output_delay -add_delay -min -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_p_ddr2_dimm_clk[1]_ac_fall}]  -0.395 [get_ports {ddr2_dimm_addr[6]}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_n_ddr2_dimm_clk_n[0]_ac_fall}]  0.395 [get_ports {ddr2_dimm_addr[6]}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_n_ddr2_dimm_clk_n[0]_ac_fall}]  -0.395 [get_ports {ddr2_dimm_addr[6]}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_n_ddr2_dimm_clk_n[1]_ac_fall}]  0.395 [get_ports {ddr2_dimm_addr[6]}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_n_ddr2_dimm_clk_n[1]_ac_fall}]  -0.395 [get_ports {ddr2_dimm_addr[6]}]
set_output_delay -add_delay -max -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_p_ddr2_dimm_clk[0]_ac_fall}]  0.395 [get_ports {ddr2_dimm_addr[7]}]
set_output_delay -add_delay -min -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_p_ddr2_dimm_clk[0]_ac_fall}]  -0.395 [get_ports {ddr2_dimm_addr[7]}]
set_output_delay -add_delay -max -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_p_ddr2_dimm_clk[1]_ac_fall}]  0.395 [get_ports {ddr2_dimm_addr[7]}]
set_output_delay -add_delay -min -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_p_ddr2_dimm_clk[1]_ac_fall}]  -0.395 [get_ports {ddr2_dimm_addr[7]}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_n_ddr2_dimm_clk_n[0]_ac_fall}]  0.395 [get_ports {ddr2_dimm_addr[7]}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_n_ddr2_dimm_clk_n[0]_ac_fall}]  -0.395 [get_ports {ddr2_dimm_addr[7]}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_n_ddr2_dimm_clk_n[1]_ac_fall}]  0.395 [get_ports {ddr2_dimm_addr[7]}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_n_ddr2_dimm_clk_n[1]_ac_fall}]  -0.395 [get_ports {ddr2_dimm_addr[7]}]
set_output_delay -add_delay -max -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_p_ddr2_dimm_clk[0]_ac_fall}]  0.395 [get_ports {ddr2_dimm_addr[8]}]
set_output_delay -add_delay -min -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_p_ddr2_dimm_clk[0]_ac_fall}]  -0.395 [get_ports {ddr2_dimm_addr[8]}]
set_output_delay -add_delay -max -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_p_ddr2_dimm_clk[1]_ac_fall}]  0.395 [get_ports {ddr2_dimm_addr[8]}]
set_output_delay -add_delay -min -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_p_ddr2_dimm_clk[1]_ac_fall}]  -0.395 [get_ports {ddr2_dimm_addr[8]}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_n_ddr2_dimm_clk_n[0]_ac_fall}]  0.395 [get_ports {ddr2_dimm_addr[8]}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_n_ddr2_dimm_clk_n[0]_ac_fall}]  -0.395 [get_ports {ddr2_dimm_addr[8]}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_n_ddr2_dimm_clk_n[1]_ac_fall}]  0.395 [get_ports {ddr2_dimm_addr[8]}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_n_ddr2_dimm_clk_n[1]_ac_fall}]  -0.395 [get_ports {ddr2_dimm_addr[8]}]
set_output_delay -add_delay -max -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_p_ddr2_dimm_clk[0]_ac_fall}]  0.395 [get_ports {ddr2_dimm_addr[9]}]
set_output_delay -add_delay -min -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_p_ddr2_dimm_clk[0]_ac_fall}]  -0.395 [get_ports {ddr2_dimm_addr[9]}]
set_output_delay -add_delay -max -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_p_ddr2_dimm_clk[1]_ac_fall}]  0.395 [get_ports {ddr2_dimm_addr[9]}]
set_output_delay -add_delay -min -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_p_ddr2_dimm_clk[1]_ac_fall}]  -0.395 [get_ports {ddr2_dimm_addr[9]}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_n_ddr2_dimm_clk_n[0]_ac_fall}]  0.395 [get_ports {ddr2_dimm_addr[9]}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_n_ddr2_dimm_clk_n[0]_ac_fall}]  -0.395 [get_ports {ddr2_dimm_addr[9]}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_n_ddr2_dimm_clk_n[1]_ac_fall}]  0.395 [get_ports {ddr2_dimm_addr[9]}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_n_ddr2_dimm_clk_n[1]_ac_fall}]  -0.395 [get_ports {ddr2_dimm_addr[9]}]
set_output_delay -add_delay -max -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_p_ddr2_dimm_clk[0]_ac_fall}]  0.395 [get_ports {ddr2_dimm_addr[10]}]
set_output_delay -add_delay -min -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_p_ddr2_dimm_clk[0]_ac_fall}]  -0.395 [get_ports {ddr2_dimm_addr[10]}]
set_output_delay -add_delay -max -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_p_ddr2_dimm_clk[1]_ac_fall}]  0.395 [get_ports {ddr2_dimm_addr[10]}]
set_output_delay -add_delay -min -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_p_ddr2_dimm_clk[1]_ac_fall}]  -0.395 [get_ports {ddr2_dimm_addr[10]}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_n_ddr2_dimm_clk_n[0]_ac_fall}]  0.395 [get_ports {ddr2_dimm_addr[10]}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_n_ddr2_dimm_clk_n[0]_ac_fall}]  -0.395 [get_ports {ddr2_dimm_addr[10]}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_n_ddr2_dimm_clk_n[1]_ac_fall}]  0.395 [get_ports {ddr2_dimm_addr[10]}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_n_ddr2_dimm_clk_n[1]_ac_fall}]  -0.395 [get_ports {ddr2_dimm_addr[10]}]
set_output_delay -add_delay -max -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_p_ddr2_dimm_clk[0]_ac_fall}]  0.395 [get_ports {ddr2_dimm_addr[11]}]
set_output_delay -add_delay -min -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_p_ddr2_dimm_clk[0]_ac_fall}]  -0.395 [get_ports {ddr2_dimm_addr[11]}]
set_output_delay -add_delay -max -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_p_ddr2_dimm_clk[1]_ac_fall}]  0.395 [get_ports {ddr2_dimm_addr[11]}]
set_output_delay -add_delay -min -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_p_ddr2_dimm_clk[1]_ac_fall}]  -0.395 [get_ports {ddr2_dimm_addr[11]}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_n_ddr2_dimm_clk_n[0]_ac_fall}]  0.395 [get_ports {ddr2_dimm_addr[11]}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_n_ddr2_dimm_clk_n[0]_ac_fall}]  -0.395 [get_ports {ddr2_dimm_addr[11]}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_n_ddr2_dimm_clk_n[1]_ac_fall}]  0.395 [get_ports {ddr2_dimm_addr[11]}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_n_ddr2_dimm_clk_n[1]_ac_fall}]  -0.395 [get_ports {ddr2_dimm_addr[11]}]
set_output_delay -add_delay -max -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_p_ddr2_dimm_clk[0]_ac_fall}]  0.395 [get_ports {ddr2_dimm_addr[12]}]
set_output_delay -add_delay -min -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_p_ddr2_dimm_clk[0]_ac_fall}]  -0.395 [get_ports {ddr2_dimm_addr[12]}]
set_output_delay -add_delay -max -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_p_ddr2_dimm_clk[1]_ac_fall}]  0.395 [get_ports {ddr2_dimm_addr[12]}]
set_output_delay -add_delay -min -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_p_ddr2_dimm_clk[1]_ac_fall}]  -0.395 [get_ports {ddr2_dimm_addr[12]}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_n_ddr2_dimm_clk_n[0]_ac_fall}]  0.395 [get_ports {ddr2_dimm_addr[12]}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_n_ddr2_dimm_clk_n[0]_ac_fall}]  -0.395 [get_ports {ddr2_dimm_addr[12]}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_n_ddr2_dimm_clk_n[1]_ac_fall}]  0.395 [get_ports {ddr2_dimm_addr[12]}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_n_ddr2_dimm_clk_n[1]_ac_fall}]  -0.395 [get_ports {ddr2_dimm_addr[12]}]
set_output_delay -add_delay -max -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_p_ddr2_dimm_clk[0]_ac_fall}]  0.395 [get_ports {ddr2_dimm_addr[13]}]
set_output_delay -add_delay -min -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_p_ddr2_dimm_clk[0]_ac_fall}]  -0.395 [get_ports {ddr2_dimm_addr[13]}]
set_output_delay -add_delay -max -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_p_ddr2_dimm_clk[1]_ac_fall}]  0.395 [get_ports {ddr2_dimm_addr[13]}]
set_output_delay -add_delay -min -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_p_ddr2_dimm_clk[1]_ac_fall}]  -0.395 [get_ports {ddr2_dimm_addr[13]}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_n_ddr2_dimm_clk_n[0]_ac_fall}]  0.395 [get_ports {ddr2_dimm_addr[13]}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_n_ddr2_dimm_clk_n[0]_ac_fall}]  -0.395 [get_ports {ddr2_dimm_addr[13]}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_n_ddr2_dimm_clk_n[1]_ac_fall}]  0.395 [get_ports {ddr2_dimm_addr[13]}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_n_ddr2_dimm_clk_n[1]_ac_fall}]  -0.395 [get_ports {ddr2_dimm_addr[13]}]
set_output_delay -add_delay -max -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_p_ddr2_dimm_clk[0]_ac_fall}]  0.395 [get_ports {ddr2_dimm_ba[0]}]
set_output_delay -add_delay -min -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_p_ddr2_dimm_clk[0]_ac_fall}]  -0.395 [get_ports {ddr2_dimm_ba[0]}]
set_output_delay -add_delay -max -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_p_ddr2_dimm_clk[1]_ac_fall}]  0.395 [get_ports {ddr2_dimm_ba[0]}]
set_output_delay -add_delay -min -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_p_ddr2_dimm_clk[1]_ac_fall}]  -0.395 [get_ports {ddr2_dimm_ba[0]}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_n_ddr2_dimm_clk_n[0]_ac_fall}]  0.395 [get_ports {ddr2_dimm_ba[0]}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_n_ddr2_dimm_clk_n[0]_ac_fall}]  -0.395 [get_ports {ddr2_dimm_ba[0]}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_n_ddr2_dimm_clk_n[1]_ac_fall}]  0.395 [get_ports {ddr2_dimm_ba[0]}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_n_ddr2_dimm_clk_n[1]_ac_fall}]  -0.395 [get_ports {ddr2_dimm_ba[0]}]
set_output_delay -add_delay -max -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_p_ddr2_dimm_clk[0]_ac_fall}]  0.395 [get_ports {ddr2_dimm_ba[1]}]
set_output_delay -add_delay -min -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_p_ddr2_dimm_clk[0]_ac_fall}]  -0.395 [get_ports {ddr2_dimm_ba[1]}]
set_output_delay -add_delay -max -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_p_ddr2_dimm_clk[1]_ac_fall}]  0.395 [get_ports {ddr2_dimm_ba[1]}]
set_output_delay -add_delay -min -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_p_ddr2_dimm_clk[1]_ac_fall}]  -0.395 [get_ports {ddr2_dimm_ba[1]}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_n_ddr2_dimm_clk_n[0]_ac_fall}]  0.395 [get_ports {ddr2_dimm_ba[1]}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_n_ddr2_dimm_clk_n[0]_ac_fall}]  -0.395 [get_ports {ddr2_dimm_ba[1]}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_n_ddr2_dimm_clk_n[1]_ac_fall}]  0.395 [get_ports {ddr2_dimm_ba[1]}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_n_ddr2_dimm_clk_n[1]_ac_fall}]  -0.395 [get_ports {ddr2_dimm_ba[1]}]
set_output_delay -add_delay -max -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_p_ddr2_dimm_clk[0]_ac_fall}]  0.395 [get_ports {ddr2_dimm_ba[2]}]
set_output_delay -add_delay -min -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_p_ddr2_dimm_clk[0]_ac_fall}]  -0.395 [get_ports {ddr2_dimm_ba[2]}]
set_output_delay -add_delay -max -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_p_ddr2_dimm_clk[1]_ac_fall}]  0.395 [get_ports {ddr2_dimm_ba[2]}]
set_output_delay -add_delay -min -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_p_ddr2_dimm_clk[1]_ac_fall}]  -0.395 [get_ports {ddr2_dimm_ba[2]}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_n_ddr2_dimm_clk_n[0]_ac_fall}]  0.395 [get_ports {ddr2_dimm_ba[2]}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_n_ddr2_dimm_clk_n[0]_ac_fall}]  -0.395 [get_ports {ddr2_dimm_ba[2]}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_n_ddr2_dimm_clk_n[1]_ac_fall}]  0.395 [get_ports {ddr2_dimm_ba[2]}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_n_ddr2_dimm_clk_n[1]_ac_fall}]  -0.395 [get_ports {ddr2_dimm_ba[2]}]
set_output_delay -add_delay -max -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_p_ddr2_dimm_clk[0]_ac_fall}]  0.395 [get_ports {ddr2_dimm_cas_n}]
set_output_delay -add_delay -min -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_p_ddr2_dimm_clk[0]_ac_fall}]  -0.395 [get_ports {ddr2_dimm_cas_n}]
set_output_delay -add_delay -max -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_p_ddr2_dimm_clk[1]_ac_fall}]  0.395 [get_ports {ddr2_dimm_cas_n}]
set_output_delay -add_delay -min -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_p_ddr2_dimm_clk[1]_ac_fall}]  -0.395 [get_ports {ddr2_dimm_cas_n}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_n_ddr2_dimm_clk_n[0]_ac_fall}]  0.395 [get_ports {ddr2_dimm_cas_n}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_n_ddr2_dimm_clk_n[0]_ac_fall}]  -0.395 [get_ports {ddr2_dimm_cas_n}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_n_ddr2_dimm_clk_n[1]_ac_fall}]  0.395 [get_ports {ddr2_dimm_cas_n}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_n_ddr2_dimm_clk_n[1]_ac_fall}]  -0.395 [get_ports {ddr2_dimm_cas_n}]
set_output_delay -add_delay -max -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_p_ddr2_dimm_clk[0]_ac_fall}]  0.395 [get_ports {ddr2_dimm_cke}]
set_output_delay -add_delay -min -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_p_ddr2_dimm_clk[0]_ac_fall}]  -0.395 [get_ports {ddr2_dimm_cke}]
set_output_delay -add_delay -max -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_p_ddr2_dimm_clk[1]_ac_fall}]  0.395 [get_ports {ddr2_dimm_cke}]
set_output_delay -add_delay -min -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_p_ddr2_dimm_clk[1]_ac_fall}]  -0.395 [get_ports {ddr2_dimm_cke}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_n_ddr2_dimm_clk_n[0]_ac_fall}]  0.395 [get_ports {ddr2_dimm_cke}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_n_ddr2_dimm_clk_n[0]_ac_fall}]  -0.395 [get_ports {ddr2_dimm_cke}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_n_ddr2_dimm_clk_n[1]_ac_fall}]  0.395 [get_ports {ddr2_dimm_cke}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_n_ddr2_dimm_clk_n[1]_ac_fall}]  -0.395 [get_ports {ddr2_dimm_cke}]
set_output_delay -add_delay -max -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_p_ddr2_dimm_clk[0]_ac_fall}]  0.395 [get_ports {ddr2_dimm_cs_n}]
set_output_delay -add_delay -min -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_p_ddr2_dimm_clk[0]_ac_fall}]  -0.395 [get_ports {ddr2_dimm_cs_n}]
set_output_delay -add_delay -max -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_p_ddr2_dimm_clk[1]_ac_fall}]  0.395 [get_ports {ddr2_dimm_cs_n}]
set_output_delay -add_delay -min -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_p_ddr2_dimm_clk[1]_ac_fall}]  -0.395 [get_ports {ddr2_dimm_cs_n}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_n_ddr2_dimm_clk_n[0]_ac_fall}]  0.395 [get_ports {ddr2_dimm_cs_n}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_n_ddr2_dimm_clk_n[0]_ac_fall}]  -0.395 [get_ports {ddr2_dimm_cs_n}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_n_ddr2_dimm_clk_n[1]_ac_fall}]  0.395 [get_ports {ddr2_dimm_cs_n}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_n_ddr2_dimm_clk_n[1]_ac_fall}]  -0.395 [get_ports {ddr2_dimm_cs_n}]
set_output_delay -add_delay -max -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[0]}]  0.370 [get_ports {ddr2_dimm_dm[0]}]
set_output_delay -add_delay -min -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[0]}]  -0.415 [get_ports {ddr2_dimm_dm[0]}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[0]}]  0.370 [get_ports {ddr2_dimm_dm[0]}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[0]}]  -0.415 [get_ports {ddr2_dimm_dm[0]}]
set_output_delay -add_delay -max -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[1]}]  0.370 [get_ports {ddr2_dimm_dm[1]}]
set_output_delay -add_delay -min -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[1]}]  -0.415 [get_ports {ddr2_dimm_dm[1]}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[1]}]  0.370 [get_ports {ddr2_dimm_dm[1]}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[1]}]  -0.415 [get_ports {ddr2_dimm_dm[1]}]
set_output_delay -add_delay -max -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[2]}]  0.370 [get_ports {ddr2_dimm_dm[2]}]
set_output_delay -add_delay -min -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[2]}]  -0.415 [get_ports {ddr2_dimm_dm[2]}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[2]}]  0.370 [get_ports {ddr2_dimm_dm[2]}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[2]}]  -0.415 [get_ports {ddr2_dimm_dm[2]}]
set_output_delay -add_delay -max -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[3]}]  0.370 [get_ports {ddr2_dimm_dm[3]}]
set_output_delay -add_delay -min -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[3]}]  -0.415 [get_ports {ddr2_dimm_dm[3]}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[3]}]  0.370 [get_ports {ddr2_dimm_dm[3]}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[3]}]  -0.415 [get_ports {ddr2_dimm_dm[3]}]
set_output_delay -add_delay -max -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[4]}]  0.370 [get_ports {ddr2_dimm_dm[4]}]
set_output_delay -add_delay -min -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[4]}]  -0.415 [get_ports {ddr2_dimm_dm[4]}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[4]}]  0.370 [get_ports {ddr2_dimm_dm[4]}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[4]}]  -0.415 [get_ports {ddr2_dimm_dm[4]}]
set_output_delay -add_delay -max -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[5]}]  0.370 [get_ports {ddr2_dimm_dm[5]}]
set_output_delay -add_delay -min -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[5]}]  -0.415 [get_ports {ddr2_dimm_dm[5]}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[5]}]  0.370 [get_ports {ddr2_dimm_dm[5]}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[5]}]  -0.415 [get_ports {ddr2_dimm_dm[5]}]
set_output_delay -add_delay -max -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[6]}]  0.370 [get_ports {ddr2_dimm_dm[6]}]
set_output_delay -add_delay -min -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[6]}]  -0.415 [get_ports {ddr2_dimm_dm[6]}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[6]}]  0.370 [get_ports {ddr2_dimm_dm[6]}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[6]}]  -0.415 [get_ports {ddr2_dimm_dm[6]}]
set_output_delay -add_delay -max -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[7]}]  0.370 [get_ports {ddr2_dimm_dm[7]}]
set_output_delay -add_delay -min -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[7]}]  -0.415 [get_ports {ddr2_dimm_dm[7]}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[7]}]  0.370 [get_ports {ddr2_dimm_dm[7]}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[7]}]  -0.415 [get_ports {ddr2_dimm_dm[7]}]
set_output_delay -add_delay -max -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[0]}]  0.370 [get_ports {ddr2_dimm_dq[0]}]
set_output_delay -add_delay -min -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[0]}]  -0.415 [get_ports {ddr2_dimm_dq[0]}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[0]}]  0.370 [get_ports {ddr2_dimm_dq[0]}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[0]}]  -0.415 [get_ports {ddr2_dimm_dq[0]}]
set_output_delay -add_delay -max -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[0]}]  0.370 [get_ports {ddr2_dimm_dq[1]}]
set_output_delay -add_delay -min -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[0]}]  -0.415 [get_ports {ddr2_dimm_dq[1]}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[0]}]  0.370 [get_ports {ddr2_dimm_dq[1]}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[0]}]  -0.415 [get_ports {ddr2_dimm_dq[1]}]
set_output_delay -add_delay -max -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[0]}]  0.370 [get_ports {ddr2_dimm_dq[2]}]
set_output_delay -add_delay -min -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[0]}]  -0.415 [get_ports {ddr2_dimm_dq[2]}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[0]}]  0.370 [get_ports {ddr2_dimm_dq[2]}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[0]}]  -0.415 [get_ports {ddr2_dimm_dq[2]}]
set_output_delay -add_delay -max -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[0]}]  0.370 [get_ports {ddr2_dimm_dq[3]}]
set_output_delay -add_delay -min -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[0]}]  -0.415 [get_ports {ddr2_dimm_dq[3]}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[0]}]  0.370 [get_ports {ddr2_dimm_dq[3]}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[0]}]  -0.415 [get_ports {ddr2_dimm_dq[3]}]
set_output_delay -add_delay -max -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[0]}]  0.370 [get_ports {ddr2_dimm_dq[4]}]
set_output_delay -add_delay -min -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[0]}]  -0.415 [get_ports {ddr2_dimm_dq[4]}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[0]}]  0.370 [get_ports {ddr2_dimm_dq[4]}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[0]}]  -0.415 [get_ports {ddr2_dimm_dq[4]}]
set_output_delay -add_delay -max -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[0]}]  0.370 [get_ports {ddr2_dimm_dq[5]}]
set_output_delay -add_delay -min -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[0]}]  -0.415 [get_ports {ddr2_dimm_dq[5]}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[0]}]  0.370 [get_ports {ddr2_dimm_dq[5]}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[0]}]  -0.415 [get_ports {ddr2_dimm_dq[5]}]
set_output_delay -add_delay -max -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[0]}]  0.370 [get_ports {ddr2_dimm_dq[6]}]
set_output_delay -add_delay -min -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[0]}]  -0.415 [get_ports {ddr2_dimm_dq[6]}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[0]}]  0.370 [get_ports {ddr2_dimm_dq[6]}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[0]}]  -0.415 [get_ports {ddr2_dimm_dq[6]}]
set_output_delay -add_delay -max -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[0]}]  0.370 [get_ports {ddr2_dimm_dq[7]}]
set_output_delay -add_delay -min -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[0]}]  -0.415 [get_ports {ddr2_dimm_dq[7]}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[0]}]  0.370 [get_ports {ddr2_dimm_dq[7]}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[0]}]  -0.415 [get_ports {ddr2_dimm_dq[7]}]
set_output_delay -add_delay -max -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[1]}]  0.370 [get_ports {ddr2_dimm_dq[8]}]
set_output_delay -add_delay -min -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[1]}]  -0.415 [get_ports {ddr2_dimm_dq[8]}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[1]}]  0.370 [get_ports {ddr2_dimm_dq[8]}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[1]}]  -0.415 [get_ports {ddr2_dimm_dq[8]}]
set_output_delay -add_delay -max -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[1]}]  0.370 [get_ports {ddr2_dimm_dq[9]}]
set_output_delay -add_delay -min -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[1]}]  -0.415 [get_ports {ddr2_dimm_dq[9]}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[1]}]  0.370 [get_ports {ddr2_dimm_dq[9]}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[1]}]  -0.415 [get_ports {ddr2_dimm_dq[9]}]
set_output_delay -add_delay -max -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[1]}]  0.370 [get_ports {ddr2_dimm_dq[10]}]
set_output_delay -add_delay -min -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[1]}]  -0.415 [get_ports {ddr2_dimm_dq[10]}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[1]}]  0.370 [get_ports {ddr2_dimm_dq[10]}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[1]}]  -0.415 [get_ports {ddr2_dimm_dq[10]}]
set_output_delay -add_delay -max -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[1]}]  0.370 [get_ports {ddr2_dimm_dq[11]}]
set_output_delay -add_delay -min -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[1]}]  -0.415 [get_ports {ddr2_dimm_dq[11]}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[1]}]  0.370 [get_ports {ddr2_dimm_dq[11]}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[1]}]  -0.415 [get_ports {ddr2_dimm_dq[11]}]
set_output_delay -add_delay -max -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[1]}]  0.370 [get_ports {ddr2_dimm_dq[12]}]
set_output_delay -add_delay -min -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[1]}]  -0.415 [get_ports {ddr2_dimm_dq[12]}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[1]}]  0.370 [get_ports {ddr2_dimm_dq[12]}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[1]}]  -0.415 [get_ports {ddr2_dimm_dq[12]}]
set_output_delay -add_delay -max -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[1]}]  0.370 [get_ports {ddr2_dimm_dq[13]}]
set_output_delay -add_delay -min -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[1]}]  -0.415 [get_ports {ddr2_dimm_dq[13]}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[1]}]  0.370 [get_ports {ddr2_dimm_dq[13]}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[1]}]  -0.415 [get_ports {ddr2_dimm_dq[13]}]
set_output_delay -add_delay -max -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[1]}]  0.370 [get_ports {ddr2_dimm_dq[14]}]
set_output_delay -add_delay -min -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[1]}]  -0.415 [get_ports {ddr2_dimm_dq[14]}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[1]}]  0.370 [get_ports {ddr2_dimm_dq[14]}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[1]}]  -0.415 [get_ports {ddr2_dimm_dq[14]}]
set_output_delay -add_delay -max -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[1]}]  0.370 [get_ports {ddr2_dimm_dq[15]}]
set_output_delay -add_delay -min -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[1]}]  -0.415 [get_ports {ddr2_dimm_dq[15]}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[1]}]  0.370 [get_ports {ddr2_dimm_dq[15]}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[1]}]  -0.415 [get_ports {ddr2_dimm_dq[15]}]
set_output_delay -add_delay -max -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[2]}]  0.370 [get_ports {ddr2_dimm_dq[16]}]
set_output_delay -add_delay -min -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[2]}]  -0.415 [get_ports {ddr2_dimm_dq[16]}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[2]}]  0.370 [get_ports {ddr2_dimm_dq[16]}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[2]}]  -0.415 [get_ports {ddr2_dimm_dq[16]}]
set_output_delay -add_delay -max -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[2]}]  0.370 [get_ports {ddr2_dimm_dq[17]}]
set_output_delay -add_delay -min -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[2]}]  -0.415 [get_ports {ddr2_dimm_dq[17]}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[2]}]  0.370 [get_ports {ddr2_dimm_dq[17]}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[2]}]  -0.415 [get_ports {ddr2_dimm_dq[17]}]
set_output_delay -add_delay -max -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[2]}]  0.370 [get_ports {ddr2_dimm_dq[18]}]
set_output_delay -add_delay -min -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[2]}]  -0.415 [get_ports {ddr2_dimm_dq[18]}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[2]}]  0.370 [get_ports {ddr2_dimm_dq[18]}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[2]}]  -0.415 [get_ports {ddr2_dimm_dq[18]}]
set_output_delay -add_delay -max -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[2]}]  0.370 [get_ports {ddr2_dimm_dq[19]}]
set_output_delay -add_delay -min -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[2]}]  -0.415 [get_ports {ddr2_dimm_dq[19]}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[2]}]  0.370 [get_ports {ddr2_dimm_dq[19]}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[2]}]  -0.415 [get_ports {ddr2_dimm_dq[19]}]
set_output_delay -add_delay -max -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[2]}]  0.370 [get_ports {ddr2_dimm_dq[20]}]
set_output_delay -add_delay -min -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[2]}]  -0.415 [get_ports {ddr2_dimm_dq[20]}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[2]}]  0.370 [get_ports {ddr2_dimm_dq[20]}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[2]}]  -0.415 [get_ports {ddr2_dimm_dq[20]}]
set_output_delay -add_delay -max -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[2]}]  0.370 [get_ports {ddr2_dimm_dq[21]}]
set_output_delay -add_delay -min -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[2]}]  -0.415 [get_ports {ddr2_dimm_dq[21]}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[2]}]  0.370 [get_ports {ddr2_dimm_dq[21]}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[2]}]  -0.415 [get_ports {ddr2_dimm_dq[21]}]
set_output_delay -add_delay -max -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[2]}]  0.370 [get_ports {ddr2_dimm_dq[22]}]
set_output_delay -add_delay -min -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[2]}]  -0.415 [get_ports {ddr2_dimm_dq[22]}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[2]}]  0.370 [get_ports {ddr2_dimm_dq[22]}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[2]}]  -0.415 [get_ports {ddr2_dimm_dq[22]}]
set_output_delay -add_delay -max -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[2]}]  0.370 [get_ports {ddr2_dimm_dq[23]}]
set_output_delay -add_delay -min -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[2]}]  -0.415 [get_ports {ddr2_dimm_dq[23]}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[2]}]  0.370 [get_ports {ddr2_dimm_dq[23]}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[2]}]  -0.415 [get_ports {ddr2_dimm_dq[23]}]
set_output_delay -add_delay -max -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[3]}]  0.370 [get_ports {ddr2_dimm_dq[24]}]
set_output_delay -add_delay -min -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[3]}]  -0.415 [get_ports {ddr2_dimm_dq[24]}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[3]}]  0.370 [get_ports {ddr2_dimm_dq[24]}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[3]}]  -0.415 [get_ports {ddr2_dimm_dq[24]}]
set_output_delay -add_delay -max -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[3]}]  0.370 [get_ports {ddr2_dimm_dq[25]}]
set_output_delay -add_delay -min -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[3]}]  -0.415 [get_ports {ddr2_dimm_dq[25]}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[3]}]  0.370 [get_ports {ddr2_dimm_dq[25]}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[3]}]  -0.415 [get_ports {ddr2_dimm_dq[25]}]
set_output_delay -add_delay -max -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[3]}]  0.370 [get_ports {ddr2_dimm_dq[26]}]
set_output_delay -add_delay -min -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[3]}]  -0.415 [get_ports {ddr2_dimm_dq[26]}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[3]}]  0.370 [get_ports {ddr2_dimm_dq[26]}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[3]}]  -0.415 [get_ports {ddr2_dimm_dq[26]}]
set_output_delay -add_delay -max -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[3]}]  0.370 [get_ports {ddr2_dimm_dq[27]}]
set_output_delay -add_delay -min -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[3]}]  -0.415 [get_ports {ddr2_dimm_dq[27]}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[3]}]  0.370 [get_ports {ddr2_dimm_dq[27]}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[3]}]  -0.415 [get_ports {ddr2_dimm_dq[27]}]
set_output_delay -add_delay -max -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[3]}]  0.370 [get_ports {ddr2_dimm_dq[28]}]
set_output_delay -add_delay -min -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[3]}]  -0.415 [get_ports {ddr2_dimm_dq[28]}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[3]}]  0.370 [get_ports {ddr2_dimm_dq[28]}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[3]}]  -0.415 [get_ports {ddr2_dimm_dq[28]}]
set_output_delay -add_delay -max -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[3]}]  0.370 [get_ports {ddr2_dimm_dq[29]}]
set_output_delay -add_delay -min -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[3]}]  -0.415 [get_ports {ddr2_dimm_dq[29]}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[3]}]  0.370 [get_ports {ddr2_dimm_dq[29]}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[3]}]  -0.415 [get_ports {ddr2_dimm_dq[29]}]
set_output_delay -add_delay -max -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[3]}]  0.370 [get_ports {ddr2_dimm_dq[30]}]
set_output_delay -add_delay -min -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[3]}]  -0.415 [get_ports {ddr2_dimm_dq[30]}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[3]}]  0.370 [get_ports {ddr2_dimm_dq[30]}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[3]}]  -0.415 [get_ports {ddr2_dimm_dq[30]}]
set_output_delay -add_delay -max -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[3]}]  0.370 [get_ports {ddr2_dimm_dq[31]}]
set_output_delay -add_delay -min -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[3]}]  -0.415 [get_ports {ddr2_dimm_dq[31]}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[3]}]  0.370 [get_ports {ddr2_dimm_dq[31]}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[3]}]  -0.415 [get_ports {ddr2_dimm_dq[31]}]
set_output_delay -add_delay -max -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[4]}]  0.370 [get_ports {ddr2_dimm_dq[32]}]
set_output_delay -add_delay -min -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[4]}]  -0.415 [get_ports {ddr2_dimm_dq[32]}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[4]}]  0.370 [get_ports {ddr2_dimm_dq[32]}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[4]}]  -0.415 [get_ports {ddr2_dimm_dq[32]}]
set_output_delay -add_delay -max -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[4]}]  0.370 [get_ports {ddr2_dimm_dq[33]}]
set_output_delay -add_delay -min -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[4]}]  -0.415 [get_ports {ddr2_dimm_dq[33]}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[4]}]  0.370 [get_ports {ddr2_dimm_dq[33]}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[4]}]  -0.415 [get_ports {ddr2_dimm_dq[33]}]
set_output_delay -add_delay -max -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[4]}]  0.370 [get_ports {ddr2_dimm_dq[34]}]
set_output_delay -add_delay -min -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[4]}]  -0.415 [get_ports {ddr2_dimm_dq[34]}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[4]}]  0.370 [get_ports {ddr2_dimm_dq[34]}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[4]}]  -0.415 [get_ports {ddr2_dimm_dq[34]}]
set_output_delay -add_delay -max -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[4]}]  0.370 [get_ports {ddr2_dimm_dq[35]}]
set_output_delay -add_delay -min -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[4]}]  -0.415 [get_ports {ddr2_dimm_dq[35]}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[4]}]  0.370 [get_ports {ddr2_dimm_dq[35]}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[4]}]  -0.415 [get_ports {ddr2_dimm_dq[35]}]
set_output_delay -add_delay -max -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[4]}]  0.370 [get_ports {ddr2_dimm_dq[36]}]
set_output_delay -add_delay -min -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[4]}]  -0.415 [get_ports {ddr2_dimm_dq[36]}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[4]}]  0.370 [get_ports {ddr2_dimm_dq[36]}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[4]}]  -0.415 [get_ports {ddr2_dimm_dq[36]}]
set_output_delay -add_delay -max -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[4]}]  0.370 [get_ports {ddr2_dimm_dq[37]}]
set_output_delay -add_delay -min -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[4]}]  -0.415 [get_ports {ddr2_dimm_dq[37]}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[4]}]  0.370 [get_ports {ddr2_dimm_dq[37]}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[4]}]  -0.415 [get_ports {ddr2_dimm_dq[37]}]
set_output_delay -add_delay -max -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[4]}]  0.370 [get_ports {ddr2_dimm_dq[38]}]
set_output_delay -add_delay -min -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[4]}]  -0.415 [get_ports {ddr2_dimm_dq[38]}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[4]}]  0.370 [get_ports {ddr2_dimm_dq[38]}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[4]}]  -0.415 [get_ports {ddr2_dimm_dq[38]}]
set_output_delay -add_delay -max -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[4]}]  0.370 [get_ports {ddr2_dimm_dq[39]}]
set_output_delay -add_delay -min -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[4]}]  -0.415 [get_ports {ddr2_dimm_dq[39]}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[4]}]  0.370 [get_ports {ddr2_dimm_dq[39]}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[4]}]  -0.415 [get_ports {ddr2_dimm_dq[39]}]
set_output_delay -add_delay -max -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[5]}]  0.370 [get_ports {ddr2_dimm_dq[40]}]
set_output_delay -add_delay -min -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[5]}]  -0.415 [get_ports {ddr2_dimm_dq[40]}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[5]}]  0.370 [get_ports {ddr2_dimm_dq[40]}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[5]}]  -0.415 [get_ports {ddr2_dimm_dq[40]}]
set_output_delay -add_delay -max -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[5]}]  0.370 [get_ports {ddr2_dimm_dq[41]}]
set_output_delay -add_delay -min -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[5]}]  -0.415 [get_ports {ddr2_dimm_dq[41]}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[5]}]  0.370 [get_ports {ddr2_dimm_dq[41]}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[5]}]  -0.415 [get_ports {ddr2_dimm_dq[41]}]
set_output_delay -add_delay -max -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[5]}]  0.370 [get_ports {ddr2_dimm_dq[42]}]
set_output_delay -add_delay -min -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[5]}]  -0.415 [get_ports {ddr2_dimm_dq[42]}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[5]}]  0.370 [get_ports {ddr2_dimm_dq[42]}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[5]}]  -0.415 [get_ports {ddr2_dimm_dq[42]}]
set_output_delay -add_delay -max -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[5]}]  0.370 [get_ports {ddr2_dimm_dq[43]}]
set_output_delay -add_delay -min -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[5]}]  -0.415 [get_ports {ddr2_dimm_dq[43]}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[5]}]  0.370 [get_ports {ddr2_dimm_dq[43]}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[5]}]  -0.415 [get_ports {ddr2_dimm_dq[43]}]
set_output_delay -add_delay -max -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[5]}]  0.370 [get_ports {ddr2_dimm_dq[44]}]
set_output_delay -add_delay -min -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[5]}]  -0.415 [get_ports {ddr2_dimm_dq[44]}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[5]}]  0.370 [get_ports {ddr2_dimm_dq[44]}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[5]}]  -0.415 [get_ports {ddr2_dimm_dq[44]}]
set_output_delay -add_delay -max -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[5]}]  0.370 [get_ports {ddr2_dimm_dq[45]}]
set_output_delay -add_delay -min -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[5]}]  -0.415 [get_ports {ddr2_dimm_dq[45]}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[5]}]  0.370 [get_ports {ddr2_dimm_dq[45]}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[5]}]  -0.415 [get_ports {ddr2_dimm_dq[45]}]
set_output_delay -add_delay -max -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[5]}]  0.370 [get_ports {ddr2_dimm_dq[46]}]
set_output_delay -add_delay -min -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[5]}]  -0.415 [get_ports {ddr2_dimm_dq[46]}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[5]}]  0.370 [get_ports {ddr2_dimm_dq[46]}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[5]}]  -0.415 [get_ports {ddr2_dimm_dq[46]}]
set_output_delay -add_delay -max -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[5]}]  0.370 [get_ports {ddr2_dimm_dq[47]}]
set_output_delay -add_delay -min -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[5]}]  -0.415 [get_ports {ddr2_dimm_dq[47]}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[5]}]  0.370 [get_ports {ddr2_dimm_dq[47]}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[5]}]  -0.415 [get_ports {ddr2_dimm_dq[47]}]
set_output_delay -add_delay -max -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[6]}]  0.370 [get_ports {ddr2_dimm_dq[48]}]
set_output_delay -add_delay -min -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[6]}]  -0.415 [get_ports {ddr2_dimm_dq[48]}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[6]}]  0.370 [get_ports {ddr2_dimm_dq[48]}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[6]}]  -0.415 [get_ports {ddr2_dimm_dq[48]}]
set_output_delay -add_delay -max -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[6]}]  0.370 [get_ports {ddr2_dimm_dq[49]}]
set_output_delay -add_delay -min -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[6]}]  -0.415 [get_ports {ddr2_dimm_dq[49]}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[6]}]  0.370 [get_ports {ddr2_dimm_dq[49]}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[6]}]  -0.415 [get_ports {ddr2_dimm_dq[49]}]
set_output_delay -add_delay -max -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[6]}]  0.370 [get_ports {ddr2_dimm_dq[50]}]
set_output_delay -add_delay -min -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[6]}]  -0.415 [get_ports {ddr2_dimm_dq[50]}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[6]}]  0.370 [get_ports {ddr2_dimm_dq[50]}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[6]}]  -0.415 [get_ports {ddr2_dimm_dq[50]}]
set_output_delay -add_delay -max -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[6]}]  0.370 [get_ports {ddr2_dimm_dq[51]}]
set_output_delay -add_delay -min -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[6]}]  -0.415 [get_ports {ddr2_dimm_dq[51]}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[6]}]  0.370 [get_ports {ddr2_dimm_dq[51]}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[6]}]  -0.415 [get_ports {ddr2_dimm_dq[51]}]
set_output_delay -add_delay -max -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[6]}]  0.370 [get_ports {ddr2_dimm_dq[52]}]
set_output_delay -add_delay -min -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[6]}]  -0.415 [get_ports {ddr2_dimm_dq[52]}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[6]}]  0.370 [get_ports {ddr2_dimm_dq[52]}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[6]}]  -0.415 [get_ports {ddr2_dimm_dq[52]}]
set_output_delay -add_delay -max -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[6]}]  0.370 [get_ports {ddr2_dimm_dq[53]}]
set_output_delay -add_delay -min -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[6]}]  -0.415 [get_ports {ddr2_dimm_dq[53]}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[6]}]  0.370 [get_ports {ddr2_dimm_dq[53]}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[6]}]  -0.415 [get_ports {ddr2_dimm_dq[53]}]
set_output_delay -add_delay -max -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[6]}]  0.370 [get_ports {ddr2_dimm_dq[54]}]
set_output_delay -add_delay -min -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[6]}]  -0.415 [get_ports {ddr2_dimm_dq[54]}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[6]}]  0.370 [get_ports {ddr2_dimm_dq[54]}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[6]}]  -0.415 [get_ports {ddr2_dimm_dq[54]}]
set_output_delay -add_delay -max -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[6]}]  0.370 [get_ports {ddr2_dimm_dq[55]}]
set_output_delay -add_delay -min -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[6]}]  -0.415 [get_ports {ddr2_dimm_dq[55]}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[6]}]  0.370 [get_ports {ddr2_dimm_dq[55]}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[6]}]  -0.415 [get_ports {ddr2_dimm_dq[55]}]
set_output_delay -add_delay -max -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[7]}]  0.370 [get_ports {ddr2_dimm_dq[56]}]
set_output_delay -add_delay -min -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[7]}]  -0.415 [get_ports {ddr2_dimm_dq[56]}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[7]}]  0.370 [get_ports {ddr2_dimm_dq[56]}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[7]}]  -0.415 [get_ports {ddr2_dimm_dq[56]}]
set_output_delay -add_delay -max -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[7]}]  0.370 [get_ports {ddr2_dimm_dq[57]}]
set_output_delay -add_delay -min -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[7]}]  -0.415 [get_ports {ddr2_dimm_dq[57]}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[7]}]  0.370 [get_ports {ddr2_dimm_dq[57]}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[7]}]  -0.415 [get_ports {ddr2_dimm_dq[57]}]
set_output_delay -add_delay -max -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[7]}]  0.370 [get_ports {ddr2_dimm_dq[58]}]
set_output_delay -add_delay -min -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[7]}]  -0.415 [get_ports {ddr2_dimm_dq[58]}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[7]}]  0.370 [get_ports {ddr2_dimm_dq[58]}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[7]}]  -0.415 [get_ports {ddr2_dimm_dq[58]}]
set_output_delay -add_delay -max -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[7]}]  0.370 [get_ports {ddr2_dimm_dq[59]}]
set_output_delay -add_delay -min -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[7]}]  -0.415 [get_ports {ddr2_dimm_dq[59]}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[7]}]  0.370 [get_ports {ddr2_dimm_dq[59]}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[7]}]  -0.415 [get_ports {ddr2_dimm_dq[59]}]
set_output_delay -add_delay -max -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[7]}]  0.370 [get_ports {ddr2_dimm_dq[60]}]
set_output_delay -add_delay -min -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[7]}]  -0.415 [get_ports {ddr2_dimm_dq[60]}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[7]}]  0.370 [get_ports {ddr2_dimm_dq[60]}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[7]}]  -0.415 [get_ports {ddr2_dimm_dq[60]}]
set_output_delay -add_delay -max -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[7]}]  0.370 [get_ports {ddr2_dimm_dq[61]}]
set_output_delay -add_delay -min -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[7]}]  -0.415 [get_ports {ddr2_dimm_dq[61]}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[7]}]  0.370 [get_ports {ddr2_dimm_dq[61]}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[7]}]  -0.415 [get_ports {ddr2_dimm_dq[61]}]
set_output_delay -add_delay -max -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[7]}]  0.370 [get_ports {ddr2_dimm_dq[62]}]
set_output_delay -add_delay -min -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[7]}]  -0.415 [get_ports {ddr2_dimm_dq[62]}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[7]}]  0.370 [get_ports {ddr2_dimm_dq[62]}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[7]}]  -0.415 [get_ports {ddr2_dimm_dq[62]}]
set_output_delay -add_delay -max -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[7]}]  0.370 [get_ports {ddr2_dimm_dq[63]}]
set_output_delay -add_delay -min -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[7]}]  -0.415 [get_ports {ddr2_dimm_dq[63]}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[7]}]  0.370 [get_ports {ddr2_dimm_dq[63]}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[7]}]  -0.415 [get_ports {ddr2_dimm_dq[63]}]
set_output_delay -add_delay -max -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_p_ddr2_dimm_clk[0]_tDQSS}]  3.770 [get_ports {ddr2_dimm_dqs[0]}]
set_output_delay -add_delay -min -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_p_ddr2_dimm_clk[0]_tDQSS}]  1.230 [get_ports {ddr2_dimm_dqs[0]}]
set_output_delay -add_delay -max -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_p_ddr2_dimm_clk[0]_tDSS}]  1.020 [get_ports {ddr2_dimm_dqs[0]}]
set_output_delay -add_delay -min -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_p_ddr2_dimm_clk[0]_tDSS}]  -1.020 [get_ports {ddr2_dimm_dqs[0]}]
set_output_delay -add_delay -max -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_p_ddr2_dimm_clk[1]_tDSS}]  1.020 [get_ports {ddr2_dimm_dqs[0]}]
set_output_delay -add_delay -min -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_p_ddr2_dimm_clk[1]_tDSS}]  -1.020 [get_ports {ddr2_dimm_dqs[0]}]
set_output_delay -add_delay -max -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_p_ddr2_dimm_clk[1]_tDQSS}]  3.770 [get_ports {ddr2_dimm_dqs[0]}]
set_output_delay -add_delay -min -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_p_ddr2_dimm_clk[1]_tDQSS}]  1.230 [get_ports {ddr2_dimm_dqs[0]}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_n_ddr2_dimm_clk_n[0]_tDSS}]  1.020 [get_ports {ddr2_dimm_dqs[0]}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_n_ddr2_dimm_clk_n[0]_tDSS}]  -1.020 [get_ports {ddr2_dimm_dqs[0]}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_n_ddr2_dimm_clk_n[0]_tDQSS}]  3.770 [get_ports {ddr2_dimm_dqs[0]}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_n_ddr2_dimm_clk_n[0]_tDQSS}]  1.230 [get_ports {ddr2_dimm_dqs[0]}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_n_ddr2_dimm_clk_n[1]_tDSS}]  1.020 [get_ports {ddr2_dimm_dqs[0]}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_n_ddr2_dimm_clk_n[1]_tDSS}]  -1.020 [get_ports {ddr2_dimm_dqs[0]}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_n_ddr2_dimm_clk_n[1]_tDQSS}]  3.770 [get_ports {ddr2_dimm_dqs[0]}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_n_ddr2_dimm_clk_n[1]_tDQSS}]  1.230 [get_ports {ddr2_dimm_dqs[0]}]
set_output_delay -add_delay -max -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_p_ddr2_dimm_clk[0]_tDQSS}]  3.770 [get_ports {ddr2_dimm_dqs[1]}]
set_output_delay -add_delay -min -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_p_ddr2_dimm_clk[0]_tDQSS}]  1.230 [get_ports {ddr2_dimm_dqs[1]}]
set_output_delay -add_delay -max -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_p_ddr2_dimm_clk[0]_tDSS}]  1.020 [get_ports {ddr2_dimm_dqs[1]}]
set_output_delay -add_delay -min -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_p_ddr2_dimm_clk[0]_tDSS}]  -1.020 [get_ports {ddr2_dimm_dqs[1]}]
set_output_delay -add_delay -max -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_p_ddr2_dimm_clk[1]_tDSS}]  1.020 [get_ports {ddr2_dimm_dqs[1]}]
set_output_delay -add_delay -min -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_p_ddr2_dimm_clk[1]_tDSS}]  -1.020 [get_ports {ddr2_dimm_dqs[1]}]
set_output_delay -add_delay -max -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_p_ddr2_dimm_clk[1]_tDQSS}]  3.770 [get_ports {ddr2_dimm_dqs[1]}]
set_output_delay -add_delay -min -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_p_ddr2_dimm_clk[1]_tDQSS}]  1.230 [get_ports {ddr2_dimm_dqs[1]}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_n_ddr2_dimm_clk_n[0]_tDSS}]  1.020 [get_ports {ddr2_dimm_dqs[1]}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_n_ddr2_dimm_clk_n[0]_tDSS}]  -1.020 [get_ports {ddr2_dimm_dqs[1]}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_n_ddr2_dimm_clk_n[0]_tDQSS}]  3.770 [get_ports {ddr2_dimm_dqs[1]}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_n_ddr2_dimm_clk_n[0]_tDQSS}]  1.230 [get_ports {ddr2_dimm_dqs[1]}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_n_ddr2_dimm_clk_n[1]_tDSS}]  1.020 [get_ports {ddr2_dimm_dqs[1]}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_n_ddr2_dimm_clk_n[1]_tDSS}]  -1.020 [get_ports {ddr2_dimm_dqs[1]}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_n_ddr2_dimm_clk_n[1]_tDQSS}]  3.770 [get_ports {ddr2_dimm_dqs[1]}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_n_ddr2_dimm_clk_n[1]_tDQSS}]  1.230 [get_ports {ddr2_dimm_dqs[1]}]
set_output_delay -add_delay -max -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_p_ddr2_dimm_clk[0]_tDQSS}]  3.770 [get_ports {ddr2_dimm_dqs[2]}]
set_output_delay -add_delay -min -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_p_ddr2_dimm_clk[0]_tDQSS}]  1.230 [get_ports {ddr2_dimm_dqs[2]}]
set_output_delay -add_delay -max -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_p_ddr2_dimm_clk[0]_tDSS}]  1.020 [get_ports {ddr2_dimm_dqs[2]}]
set_output_delay -add_delay -min -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_p_ddr2_dimm_clk[0]_tDSS}]  -1.020 [get_ports {ddr2_dimm_dqs[2]}]
set_output_delay -add_delay -max -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_p_ddr2_dimm_clk[1]_tDSS}]  1.020 [get_ports {ddr2_dimm_dqs[2]}]
set_output_delay -add_delay -min -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_p_ddr2_dimm_clk[1]_tDSS}]  -1.020 [get_ports {ddr2_dimm_dqs[2]}]
set_output_delay -add_delay -max -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_p_ddr2_dimm_clk[1]_tDQSS}]  3.770 [get_ports {ddr2_dimm_dqs[2]}]
set_output_delay -add_delay -min -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_p_ddr2_dimm_clk[1]_tDQSS}]  1.230 [get_ports {ddr2_dimm_dqs[2]}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_n_ddr2_dimm_clk_n[0]_tDSS}]  1.020 [get_ports {ddr2_dimm_dqs[2]}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_n_ddr2_dimm_clk_n[0]_tDSS}]  -1.020 [get_ports {ddr2_dimm_dqs[2]}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_n_ddr2_dimm_clk_n[0]_tDQSS}]  3.770 [get_ports {ddr2_dimm_dqs[2]}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_n_ddr2_dimm_clk_n[0]_tDQSS}]  1.230 [get_ports {ddr2_dimm_dqs[2]}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_n_ddr2_dimm_clk_n[1]_tDSS}]  1.020 [get_ports {ddr2_dimm_dqs[2]}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_n_ddr2_dimm_clk_n[1]_tDSS}]  -1.020 [get_ports {ddr2_dimm_dqs[2]}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_n_ddr2_dimm_clk_n[1]_tDQSS}]  3.770 [get_ports {ddr2_dimm_dqs[2]}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_n_ddr2_dimm_clk_n[1]_tDQSS}]  1.230 [get_ports {ddr2_dimm_dqs[2]}]
set_output_delay -add_delay -max -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_p_ddr2_dimm_clk[0]_tDQSS}]  3.770 [get_ports {ddr2_dimm_dqs[3]}]
set_output_delay -add_delay -min -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_p_ddr2_dimm_clk[0]_tDQSS}]  1.230 [get_ports {ddr2_dimm_dqs[3]}]
set_output_delay -add_delay -max -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_p_ddr2_dimm_clk[0]_tDSS}]  1.020 [get_ports {ddr2_dimm_dqs[3]}]
set_output_delay -add_delay -min -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_p_ddr2_dimm_clk[0]_tDSS}]  -1.020 [get_ports {ddr2_dimm_dqs[3]}]
set_output_delay -add_delay -max -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_p_ddr2_dimm_clk[1]_tDSS}]  1.020 [get_ports {ddr2_dimm_dqs[3]}]
set_output_delay -add_delay -min -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_p_ddr2_dimm_clk[1]_tDSS}]  -1.020 [get_ports {ddr2_dimm_dqs[3]}]
set_output_delay -add_delay -max -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_p_ddr2_dimm_clk[1]_tDQSS}]  3.770 [get_ports {ddr2_dimm_dqs[3]}]
set_output_delay -add_delay -min -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_p_ddr2_dimm_clk[1]_tDQSS}]  1.230 [get_ports {ddr2_dimm_dqs[3]}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_n_ddr2_dimm_clk_n[0]_tDSS}]  1.020 [get_ports {ddr2_dimm_dqs[3]}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_n_ddr2_dimm_clk_n[0]_tDSS}]  -1.020 [get_ports {ddr2_dimm_dqs[3]}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_n_ddr2_dimm_clk_n[0]_tDQSS}]  3.770 [get_ports {ddr2_dimm_dqs[3]}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_n_ddr2_dimm_clk_n[0]_tDQSS}]  1.230 [get_ports {ddr2_dimm_dqs[3]}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_n_ddr2_dimm_clk_n[1]_tDSS}]  1.020 [get_ports {ddr2_dimm_dqs[3]}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_n_ddr2_dimm_clk_n[1]_tDSS}]  -1.020 [get_ports {ddr2_dimm_dqs[3]}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_n_ddr2_dimm_clk_n[1]_tDQSS}]  3.770 [get_ports {ddr2_dimm_dqs[3]}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_n_ddr2_dimm_clk_n[1]_tDQSS}]  1.230 [get_ports {ddr2_dimm_dqs[3]}]
set_output_delay -add_delay -max -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_p_ddr2_dimm_clk[0]_tDQSS}]  3.770 [get_ports {ddr2_dimm_dqs[4]}]
set_output_delay -add_delay -min -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_p_ddr2_dimm_clk[0]_tDQSS}]  1.230 [get_ports {ddr2_dimm_dqs[4]}]
set_output_delay -add_delay -max -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_p_ddr2_dimm_clk[0]_tDSS}]  1.020 [get_ports {ddr2_dimm_dqs[4]}]
set_output_delay -add_delay -min -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_p_ddr2_dimm_clk[0]_tDSS}]  -1.020 [get_ports {ddr2_dimm_dqs[4]}]
set_output_delay -add_delay -max -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_p_ddr2_dimm_clk[1]_tDSS}]  1.020 [get_ports {ddr2_dimm_dqs[4]}]
set_output_delay -add_delay -min -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_p_ddr2_dimm_clk[1]_tDSS}]  -1.020 [get_ports {ddr2_dimm_dqs[4]}]
set_output_delay -add_delay -max -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_p_ddr2_dimm_clk[1]_tDQSS}]  3.770 [get_ports {ddr2_dimm_dqs[4]}]
set_output_delay -add_delay -min -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_p_ddr2_dimm_clk[1]_tDQSS}]  1.230 [get_ports {ddr2_dimm_dqs[4]}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_n_ddr2_dimm_clk_n[0]_tDSS}]  1.020 [get_ports {ddr2_dimm_dqs[4]}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_n_ddr2_dimm_clk_n[0]_tDSS}]  -1.020 [get_ports {ddr2_dimm_dqs[4]}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_n_ddr2_dimm_clk_n[0]_tDQSS}]  3.770 [get_ports {ddr2_dimm_dqs[4]}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_n_ddr2_dimm_clk_n[0]_tDQSS}]  1.230 [get_ports {ddr2_dimm_dqs[4]}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_n_ddr2_dimm_clk_n[1]_tDSS}]  1.020 [get_ports {ddr2_dimm_dqs[4]}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_n_ddr2_dimm_clk_n[1]_tDSS}]  -1.020 [get_ports {ddr2_dimm_dqs[4]}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_n_ddr2_dimm_clk_n[1]_tDQSS}]  3.770 [get_ports {ddr2_dimm_dqs[4]}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_n_ddr2_dimm_clk_n[1]_tDQSS}]  1.230 [get_ports {ddr2_dimm_dqs[4]}]
set_output_delay -add_delay -max -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_p_ddr2_dimm_clk[0]_tDQSS}]  3.770 [get_ports {ddr2_dimm_dqs[5]}]
set_output_delay -add_delay -min -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_p_ddr2_dimm_clk[0]_tDQSS}]  1.230 [get_ports {ddr2_dimm_dqs[5]}]
set_output_delay -add_delay -max -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_p_ddr2_dimm_clk[0]_tDSS}]  1.020 [get_ports {ddr2_dimm_dqs[5]}]
set_output_delay -add_delay -min -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_p_ddr2_dimm_clk[0]_tDSS}]  -1.020 [get_ports {ddr2_dimm_dqs[5]}]
set_output_delay -add_delay -max -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_p_ddr2_dimm_clk[1]_tDSS}]  1.020 [get_ports {ddr2_dimm_dqs[5]}]
set_output_delay -add_delay -min -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_p_ddr2_dimm_clk[1]_tDSS}]  -1.020 [get_ports {ddr2_dimm_dqs[5]}]
set_output_delay -add_delay -max -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_p_ddr2_dimm_clk[1]_tDQSS}]  3.770 [get_ports {ddr2_dimm_dqs[5]}]
set_output_delay -add_delay -min -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_p_ddr2_dimm_clk[1]_tDQSS}]  1.230 [get_ports {ddr2_dimm_dqs[5]}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_n_ddr2_dimm_clk_n[0]_tDSS}]  1.020 [get_ports {ddr2_dimm_dqs[5]}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_n_ddr2_dimm_clk_n[0]_tDSS}]  -1.020 [get_ports {ddr2_dimm_dqs[5]}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_n_ddr2_dimm_clk_n[0]_tDQSS}]  3.770 [get_ports {ddr2_dimm_dqs[5]}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_n_ddr2_dimm_clk_n[0]_tDQSS}]  1.230 [get_ports {ddr2_dimm_dqs[5]}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_n_ddr2_dimm_clk_n[1]_tDSS}]  1.020 [get_ports {ddr2_dimm_dqs[5]}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_n_ddr2_dimm_clk_n[1]_tDSS}]  -1.020 [get_ports {ddr2_dimm_dqs[5]}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_n_ddr2_dimm_clk_n[1]_tDQSS}]  3.770 [get_ports {ddr2_dimm_dqs[5]}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_n_ddr2_dimm_clk_n[1]_tDQSS}]  1.230 [get_ports {ddr2_dimm_dqs[5]}]
set_output_delay -add_delay -max -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_p_ddr2_dimm_clk[0]_tDQSS}]  3.770 [get_ports {ddr2_dimm_dqs[6]}]
set_output_delay -add_delay -min -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_p_ddr2_dimm_clk[0]_tDQSS}]  1.230 [get_ports {ddr2_dimm_dqs[6]}]
set_output_delay -add_delay -max -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_p_ddr2_dimm_clk[0]_tDSS}]  1.020 [get_ports {ddr2_dimm_dqs[6]}]
set_output_delay -add_delay -min -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_p_ddr2_dimm_clk[0]_tDSS}]  -1.020 [get_ports {ddr2_dimm_dqs[6]}]
set_output_delay -add_delay -max -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_p_ddr2_dimm_clk[1]_tDSS}]  1.020 [get_ports {ddr2_dimm_dqs[6]}]
set_output_delay -add_delay -min -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_p_ddr2_dimm_clk[1]_tDSS}]  -1.020 [get_ports {ddr2_dimm_dqs[6]}]
set_output_delay -add_delay -max -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_p_ddr2_dimm_clk[1]_tDQSS}]  3.770 [get_ports {ddr2_dimm_dqs[6]}]
set_output_delay -add_delay -min -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_p_ddr2_dimm_clk[1]_tDQSS}]  1.230 [get_ports {ddr2_dimm_dqs[6]}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_n_ddr2_dimm_clk_n[0]_tDSS}]  1.020 [get_ports {ddr2_dimm_dqs[6]}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_n_ddr2_dimm_clk_n[0]_tDSS}]  -1.020 [get_ports {ddr2_dimm_dqs[6]}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_n_ddr2_dimm_clk_n[0]_tDQSS}]  3.770 [get_ports {ddr2_dimm_dqs[6]}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_n_ddr2_dimm_clk_n[0]_tDQSS}]  1.230 [get_ports {ddr2_dimm_dqs[6]}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_n_ddr2_dimm_clk_n[1]_tDSS}]  1.020 [get_ports {ddr2_dimm_dqs[6]}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_n_ddr2_dimm_clk_n[1]_tDSS}]  -1.020 [get_ports {ddr2_dimm_dqs[6]}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_n_ddr2_dimm_clk_n[1]_tDQSS}]  3.770 [get_ports {ddr2_dimm_dqs[6]}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_n_ddr2_dimm_clk_n[1]_tDQSS}]  1.230 [get_ports {ddr2_dimm_dqs[6]}]
set_output_delay -add_delay -max -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_p_ddr2_dimm_clk[0]_tDQSS}]  3.770 [get_ports {ddr2_dimm_dqs[7]}]
set_output_delay -add_delay -min -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_p_ddr2_dimm_clk[0]_tDQSS}]  1.230 [get_ports {ddr2_dimm_dqs[7]}]
set_output_delay -add_delay -max -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_p_ddr2_dimm_clk[0]_tDSS}]  1.020 [get_ports {ddr2_dimm_dqs[7]}]
set_output_delay -add_delay -min -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_p_ddr2_dimm_clk[0]_tDSS}]  -1.020 [get_ports {ddr2_dimm_dqs[7]}]
set_output_delay -add_delay -max -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_p_ddr2_dimm_clk[1]_tDSS}]  1.020 [get_ports {ddr2_dimm_dqs[7]}]
set_output_delay -add_delay -min -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_p_ddr2_dimm_clk[1]_tDSS}]  -1.020 [get_ports {ddr2_dimm_dqs[7]}]
set_output_delay -add_delay -max -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_p_ddr2_dimm_clk[1]_tDQSS}]  3.770 [get_ports {ddr2_dimm_dqs[7]}]
set_output_delay -add_delay -min -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_p_ddr2_dimm_clk[1]_tDQSS}]  1.230 [get_ports {ddr2_dimm_dqs[7]}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_n_ddr2_dimm_clk_n[0]_tDSS}]  1.020 [get_ports {ddr2_dimm_dqs[7]}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_n_ddr2_dimm_clk_n[0]_tDSS}]  -1.020 [get_ports {ddr2_dimm_dqs[7]}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_n_ddr2_dimm_clk_n[0]_tDQSS}]  3.770 [get_ports {ddr2_dimm_dqs[7]}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_n_ddr2_dimm_clk_n[0]_tDQSS}]  1.230 [get_ports {ddr2_dimm_dqs[7]}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_n_ddr2_dimm_clk_n[1]_tDSS}]  1.020 [get_ports {ddr2_dimm_dqs[7]}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_n_ddr2_dimm_clk_n[1]_tDSS}]  -1.020 [get_ports {ddr2_dimm_dqs[7]}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_n_ddr2_dimm_clk_n[1]_tDQSS}]  3.770 [get_ports {ddr2_dimm_dqs[7]}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_n_ddr2_dimm_clk_n[1]_tDQSS}]  1.230 [get_ports {ddr2_dimm_dqs[7]}]
set_output_delay -add_delay -max -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_p_ddr2_dimm_clk[0]_ac_fall}]  0.395 [get_ports {ddr2_dimm_odt}]
set_output_delay -add_delay -min -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_p_ddr2_dimm_clk[0]_ac_fall}]  -0.395 [get_ports {ddr2_dimm_odt}]
set_output_delay -add_delay -max -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_p_ddr2_dimm_clk[1]_ac_fall}]  0.395 [get_ports {ddr2_dimm_odt}]
set_output_delay -add_delay -min -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_p_ddr2_dimm_clk[1]_ac_fall}]  -0.395 [get_ports {ddr2_dimm_odt}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_n_ddr2_dimm_clk_n[0]_ac_fall}]  0.395 [get_ports {ddr2_dimm_odt}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_n_ddr2_dimm_clk_n[0]_ac_fall}]  -0.395 [get_ports {ddr2_dimm_odt}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_n_ddr2_dimm_clk_n[1]_ac_fall}]  0.395 [get_ports {ddr2_dimm_odt}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_n_ddr2_dimm_clk_n[1]_ac_fall}]  -0.395 [get_ports {ddr2_dimm_odt}]
set_output_delay -add_delay -max -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_p_ddr2_dimm_clk[0]_ac_fall}]  0.395 [get_ports {ddr2_dimm_ras_n}]
set_output_delay -add_delay -min -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_p_ddr2_dimm_clk[0]_ac_fall}]  -0.395 [get_ports {ddr2_dimm_ras_n}]
set_output_delay -add_delay -max -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_p_ddr2_dimm_clk[1]_ac_fall}]  0.395 [get_ports {ddr2_dimm_ras_n}]
set_output_delay -add_delay -min -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_p_ddr2_dimm_clk[1]_ac_fall}]  -0.395 [get_ports {ddr2_dimm_ras_n}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_n_ddr2_dimm_clk_n[0]_ac_fall}]  0.395 [get_ports {ddr2_dimm_ras_n}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_n_ddr2_dimm_clk_n[0]_ac_fall}]  -0.395 [get_ports {ddr2_dimm_ras_n}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_n_ddr2_dimm_clk_n[1]_ac_fall}]  0.395 [get_ports {ddr2_dimm_ras_n}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_n_ddr2_dimm_clk_n[1]_ac_fall}]  -0.395 [get_ports {ddr2_dimm_ras_n}]
set_output_delay -add_delay -max -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_p_ddr2_dimm_clk[0]_ac_fall}]  0.395 [get_ports {ddr2_dimm_we_n}]
set_output_delay -add_delay -min -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_p_ddr2_dimm_clk[0]_ac_fall}]  -0.395 [get_ports {ddr2_dimm_we_n}]
set_output_delay -add_delay -max -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_p_ddr2_dimm_clk[1]_ac_fall}]  0.395 [get_ports {ddr2_dimm_we_n}]
set_output_delay -add_delay -min -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_p_ddr2_dimm_clk[1]_ac_fall}]  -0.395 [get_ports {ddr2_dimm_we_n}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_n_ddr2_dimm_clk_n[0]_ac_fall}]  0.395 [get_ports {ddr2_dimm_we_n}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_n_ddr2_dimm_clk_n[0]_ac_fall}]  -0.395 [get_ports {ddr2_dimm_we_n}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_n_ddr2_dimm_clk_n[1]_ac_fall}]  0.395 [get_ports {ddr2_dimm_we_n}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_n_ddr2_dimm_clk_n[1]_ac_fall}]  -0.395 [get_ports {ddr2_dimm_we_n}]


#**************************************************************
# Set Clock Groups
#**************************************************************



#**************************************************************
# Set False Path
#**************************************************************

set_false_path  -from  [get_clocks {clkin_top_p}]  -to  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]}]
set_false_path  -from  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]}]  -to  [get_clocks {clkin_top_p}]
set_false_path  -from  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]}]  -to  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5]}]
set_false_path  -fall_from  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]}]  -to  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_p_ddr2_dimm_clk[0]_tDQSS}]
set_false_path  -fall_from  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]}]  -to  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_p_ddr2_dimm_clk[1]_tDQSS}]
set_false_path  -fall_from  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]}]  -to  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_n_ddr2_dimm_clk_n[0]_tDQSS}]
set_false_path  -fall_from  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]}]  -to  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_n_ddr2_dimm_clk_n[1]_tDQSS}]
set_false_path  -rise_from  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]}]  -to  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_p_ddr2_dimm_clk[0]_tDSS}]
set_false_path  -rise_from  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]}]  -to  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_p_ddr2_dimm_clk[1]_tDSS}]
set_false_path  -rise_from  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]}]  -to  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_n_ddr2_dimm_clk_n[0]_tDSS}]
set_false_path  -rise_from  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]}]  -to  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_n_ddr2_dimm_clk_n[1]_tDSS}]
set_false_path  -from  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsin_ddr2_dimm_dqs[0]}]  -to  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4]}]
set_false_path  -from  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4]}]  -to  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsin_ddr2_dimm_dqs[0]}]
set_false_path  -from  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[0]}]  -to  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4]}]
set_false_path  -from  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4]}]  -to  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[0]}]
set_false_path  -from  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3]}]  -to  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsin_ddr2_dimm_dqs[0]}]
set_false_path  -from  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[0]}]  -to  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsin_ddr2_dimm_dqs[0]}]
set_false_path  -from  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsin_ddr2_dimm_dqs[0]}]  -to  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[0]}]
set_false_path -setup -rise_from  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3]}]  -fall_to  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[0]}]
set_false_path -setup -fall_from  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3]}]  -rise_to  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[0]}]
set_false_path -hold -rise_from  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3]}]  -rise_to  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[0]}]
set_false_path -hold -fall_from  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3]}]  -fall_to  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[0]}]
set_false_path  -fall_from  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]}]  -to  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_p_ddr2_dimm_clk[0]_tDQSS}]
set_false_path  -fall_from  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]}]  -to  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_p_ddr2_dimm_clk[1]_tDQSS}]
set_false_path  -fall_from  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]}]  -to  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_n_ddr2_dimm_clk_n[0]_tDQSS}]
set_false_path  -fall_from  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]}]  -to  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_n_ddr2_dimm_clk_n[1]_tDQSS}]
set_false_path  -rise_from  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]}]  -to  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_p_ddr2_dimm_clk[0]_tDSS}]
set_false_path  -rise_from  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]}]  -to  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_p_ddr2_dimm_clk[1]_tDSS}]
set_false_path  -rise_from  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]}]  -to  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_n_ddr2_dimm_clk_n[0]_tDSS}]
set_false_path  -rise_from  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]}]  -to  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_n_ddr2_dimm_clk_n[1]_tDSS}]
set_false_path  -from  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsin_ddr2_dimm_dqs[1]}]  -to  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4]}]
set_false_path  -from  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4]}]  -to  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsin_ddr2_dimm_dqs[1]}]
set_false_path  -from  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[1]}]  -to  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4]}]
set_false_path  -from  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4]}]  -to  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[1]}]
set_false_path  -from  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3]}]  -to  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsin_ddr2_dimm_dqs[1]}]
set_false_path  -from  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[1]}]  -to  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsin_ddr2_dimm_dqs[1]}]
set_false_path  -from  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsin_ddr2_dimm_dqs[1]}]  -to  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[1]}]
set_false_path -setup -rise_from  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3]}]  -fall_to  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[1]}]
set_false_path -setup -fall_from  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3]}]  -rise_to  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[1]}]
set_false_path -hold -rise_from  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3]}]  -rise_to  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[1]}]
set_false_path -hold -fall_from  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3]}]  -fall_to  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[1]}]
set_false_path  -fall_from  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]}]  -to  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_p_ddr2_dimm_clk[0]_tDQSS}]
set_false_path  -fall_from  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]}]  -to  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_p_ddr2_dimm_clk[1]_tDQSS}]
set_false_path  -fall_from  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]}]  -to  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_n_ddr2_dimm_clk_n[0]_tDQSS}]
set_false_path  -fall_from  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]}]  -to  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_n_ddr2_dimm_clk_n[1]_tDQSS}]
set_false_path  -rise_from  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]}]  -to  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_p_ddr2_dimm_clk[0]_tDSS}]
set_false_path  -rise_from  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]}]  -to  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_p_ddr2_dimm_clk[1]_tDSS}]
set_false_path  -rise_from  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]}]  -to  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_n_ddr2_dimm_clk_n[0]_tDSS}]
set_false_path  -rise_from  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]}]  -to  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_n_ddr2_dimm_clk_n[1]_tDSS}]
set_false_path  -from  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsin_ddr2_dimm_dqs[2]}]  -to  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4]}]
set_false_path  -from  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4]}]  -to  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsin_ddr2_dimm_dqs[2]}]
set_false_path  -from  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[2]}]  -to  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4]}]
set_false_path  -from  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4]}]  -to  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[2]}]
set_false_path  -from  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3]}]  -to  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsin_ddr2_dimm_dqs[2]}]
set_false_path  -from  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[2]}]  -to  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsin_ddr2_dimm_dqs[2]}]
set_false_path  -from  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsin_ddr2_dimm_dqs[2]}]  -to  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[2]}]
set_false_path -setup -rise_from  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3]}]  -fall_to  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[2]}]
set_false_path -setup -fall_from  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3]}]  -rise_to  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[2]}]
set_false_path -hold -rise_from  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3]}]  -rise_to  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[2]}]
set_false_path -hold -fall_from  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3]}]  -fall_to  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[2]}]
set_false_path  -fall_from  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]}]  -to  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_p_ddr2_dimm_clk[0]_tDQSS}]
set_false_path  -fall_from  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]}]  -to  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_p_ddr2_dimm_clk[1]_tDQSS}]
set_false_path  -fall_from  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]}]  -to  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_n_ddr2_dimm_clk_n[0]_tDQSS}]
set_false_path  -fall_from  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]}]  -to  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_n_ddr2_dimm_clk_n[1]_tDQSS}]
set_false_path  -rise_from  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]}]  -to  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_p_ddr2_dimm_clk[0]_tDSS}]
set_false_path  -rise_from  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]}]  -to  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_p_ddr2_dimm_clk[1]_tDSS}]
set_false_path  -rise_from  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]}]  -to  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_n_ddr2_dimm_clk_n[0]_tDSS}]
set_false_path  -rise_from  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]}]  -to  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_n_ddr2_dimm_clk_n[1]_tDSS}]
set_false_path  -from  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsin_ddr2_dimm_dqs[3]}]  -to  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4]}]
set_false_path  -from  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4]}]  -to  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsin_ddr2_dimm_dqs[3]}]
set_false_path  -from  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[3]}]  -to  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4]}]
set_false_path  -from  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4]}]  -to  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[3]}]
set_false_path  -from  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3]}]  -to  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsin_ddr2_dimm_dqs[3]}]
set_false_path  -from  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[3]}]  -to  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsin_ddr2_dimm_dqs[3]}]
set_false_path  -from  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsin_ddr2_dimm_dqs[3]}]  -to  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[3]}]
set_false_path -setup -rise_from  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3]}]  -fall_to  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[3]}]
set_false_path -setup -fall_from  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3]}]  -rise_to  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[3]}]
set_false_path -hold -rise_from  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3]}]  -rise_to  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[3]}]
set_false_path -hold -fall_from  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3]}]  -fall_to  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[3]}]
set_false_path  -fall_from  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]}]  -to  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_p_ddr2_dimm_clk[0]_tDQSS}]
set_false_path  -fall_from  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]}]  -to  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_p_ddr2_dimm_clk[1]_tDQSS}]
set_false_path  -fall_from  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]}]  -to  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_n_ddr2_dimm_clk_n[0]_tDQSS}]
set_false_path  -fall_from  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]}]  -to  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_n_ddr2_dimm_clk_n[1]_tDQSS}]
set_false_path  -rise_from  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]}]  -to  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_p_ddr2_dimm_clk[0]_tDSS}]
set_false_path  -rise_from  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]}]  -to  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_p_ddr2_dimm_clk[1]_tDSS}]
set_false_path  -rise_from  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]}]  -to  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_n_ddr2_dimm_clk_n[0]_tDSS}]
set_false_path  -rise_from  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]}]  -to  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_n_ddr2_dimm_clk_n[1]_tDSS}]
set_false_path  -from  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsin_ddr2_dimm_dqs[4]}]  -to  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4]}]
set_false_path  -from  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4]}]  -to  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsin_ddr2_dimm_dqs[4]}]
set_false_path  -from  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[4]}]  -to  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4]}]
set_false_path  -from  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4]}]  -to  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[4]}]
set_false_path  -from  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3]}]  -to  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsin_ddr2_dimm_dqs[4]}]
set_false_path  -from  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[4]}]  -to  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsin_ddr2_dimm_dqs[4]}]
set_false_path  -from  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsin_ddr2_dimm_dqs[4]}]  -to  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[4]}]
set_false_path -setup -rise_from  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3]}]  -fall_to  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[4]}]
set_false_path -setup -fall_from  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3]}]  -rise_to  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[4]}]
set_false_path -hold -rise_from  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3]}]  -rise_to  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[4]}]
set_false_path -hold -fall_from  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3]}]  -fall_to  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[4]}]
set_false_path  -fall_from  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]}]  -to  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_p_ddr2_dimm_clk[0]_tDQSS}]
set_false_path  -fall_from  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]}]  -to  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_p_ddr2_dimm_clk[1]_tDQSS}]
set_false_path  -fall_from  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]}]  -to  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_n_ddr2_dimm_clk_n[0]_tDQSS}]
set_false_path  -fall_from  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]}]  -to  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_n_ddr2_dimm_clk_n[1]_tDQSS}]
set_false_path  -rise_from  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]}]  -to  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_p_ddr2_dimm_clk[0]_tDSS}]
set_false_path  -rise_from  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]}]  -to  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_p_ddr2_dimm_clk[1]_tDSS}]
set_false_path  -rise_from  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]}]  -to  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_n_ddr2_dimm_clk_n[0]_tDSS}]
set_false_path  -rise_from  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]}]  -to  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_n_ddr2_dimm_clk_n[1]_tDSS}]
set_false_path  -from  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsin_ddr2_dimm_dqs[5]}]  -to  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4]}]
set_false_path  -from  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4]}]  -to  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsin_ddr2_dimm_dqs[5]}]
set_false_path  -from  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[5]}]  -to  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4]}]
set_false_path  -from  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4]}]  -to  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[5]}]
set_false_path  -from  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3]}]  -to  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsin_ddr2_dimm_dqs[5]}]
set_false_path  -from  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[5]}]  -to  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsin_ddr2_dimm_dqs[5]}]
set_false_path  -from  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsin_ddr2_dimm_dqs[5]}]  -to  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[5]}]
set_false_path -setup -rise_from  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3]}]  -fall_to  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[5]}]
set_false_path -setup -fall_from  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3]}]  -rise_to  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[5]}]
set_false_path -hold -rise_from  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3]}]  -rise_to  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[5]}]
set_false_path -hold -fall_from  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3]}]  -fall_to  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[5]}]
set_false_path  -fall_from  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]}]  -to  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_p_ddr2_dimm_clk[0]_tDQSS}]
set_false_path  -fall_from  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]}]  -to  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_p_ddr2_dimm_clk[1]_tDQSS}]
set_false_path  -fall_from  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]}]  -to  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_n_ddr2_dimm_clk_n[0]_tDQSS}]
set_false_path  -fall_from  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]}]  -to  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_n_ddr2_dimm_clk_n[1]_tDQSS}]
set_false_path  -rise_from  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]}]  -to  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_p_ddr2_dimm_clk[0]_tDSS}]
set_false_path  -rise_from  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]}]  -to  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_p_ddr2_dimm_clk[1]_tDSS}]
set_false_path  -rise_from  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]}]  -to  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_n_ddr2_dimm_clk_n[0]_tDSS}]
set_false_path  -rise_from  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]}]  -to  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_n_ddr2_dimm_clk_n[1]_tDSS}]
set_false_path  -from  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsin_ddr2_dimm_dqs[6]}]  -to  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4]}]
set_false_path  -from  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4]}]  -to  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsin_ddr2_dimm_dqs[6]}]
set_false_path  -from  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[6]}]  -to  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4]}]
set_false_path  -from  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4]}]  -to  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[6]}]
set_false_path  -from  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3]}]  -to  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsin_ddr2_dimm_dqs[6]}]
set_false_path  -from  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[6]}]  -to  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsin_ddr2_dimm_dqs[6]}]
set_false_path  -from  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsin_ddr2_dimm_dqs[6]}]  -to  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[6]}]
set_false_path -setup -rise_from  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3]}]  -fall_to  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[6]}]
set_false_path -setup -fall_from  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3]}]  -rise_to  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[6]}]
set_false_path -hold -rise_from  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3]}]  -rise_to  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[6]}]
set_false_path -hold -fall_from  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3]}]  -fall_to  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[6]}]
set_false_path  -fall_from  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]}]  -to  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_p_ddr2_dimm_clk[0]_tDQSS}]
set_false_path  -fall_from  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]}]  -to  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_p_ddr2_dimm_clk[1]_tDQSS}]
set_false_path  -fall_from  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]}]  -to  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_n_ddr2_dimm_clk_n[0]_tDQSS}]
set_false_path  -fall_from  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]}]  -to  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_n_ddr2_dimm_clk_n[1]_tDQSS}]
set_false_path  -rise_from  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]}]  -to  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_p_ddr2_dimm_clk[0]_tDSS}]
set_false_path  -rise_from  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]}]  -to  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_p_ddr2_dimm_clk[1]_tDSS}]
set_false_path  -rise_from  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]}]  -to  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_n_ddr2_dimm_clk_n[0]_tDSS}]
set_false_path  -rise_from  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]}]  -to  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_n_ddr2_dimm_clk_n[1]_tDSS}]
set_false_path  -from  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsin_ddr2_dimm_dqs[7]}]  -to  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4]}]
set_false_path  -from  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4]}]  -to  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsin_ddr2_dimm_dqs[7]}]
set_false_path  -from  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[7]}]  -to  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4]}]
set_false_path  -from  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4]}]  -to  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[7]}]
set_false_path  -from  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3]}]  -to  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsin_ddr2_dimm_dqs[7]}]
set_false_path  -from  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[7]}]  -to  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsin_ddr2_dimm_dqs[7]}]
set_false_path  -from  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsin_ddr2_dimm_dqs[7]}]  -to  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[7]}]
set_false_path -setup -rise_from  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3]}]  -fall_to  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[7]}]
set_false_path -setup -fall_from  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3]}]  -rise_to  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[7]}]
set_false_path -hold -rise_from  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3]}]  -rise_to  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[7]}]
set_false_path -hold -fall_from  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3]}]  -fall_to  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[7]}]
set_false_path  -rise_from  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3]}]  -to  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_p_ddr2_dimm_clk[0]_ac_fall}]
set_false_path  -rise_from  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3]}]  -to  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_p_ddr2_dimm_clk[1]_ac_fall}]
set_false_path  -rise_from  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3]}]  -to  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_n_ddr2_dimm_clk_n[0]_ac_fall}]
set_false_path  -rise_from  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3]}]  -to  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_n_ddr2_dimm_clk_n[1]_ac_fall}]
set_false_path  -from  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_p_ddr2_dimm_clk[0]_ac_fall}]  -to  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5]}]
set_false_path  -from  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_p_ddr2_dimm_clk[1]_ac_fall}]  -to  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5]}]
set_false_path  -from  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_p_ddr2_dimm_clk[0]_ac_rise}]  -to  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5]}]
set_false_path  -from  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ck_p_ddr2_dimm_clk[1]_ac_rise}]  -to  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5]}]
set_false_path  -from  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]}]  -to  [get_clocks {a2_pex_x8_app|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|arria_ii.arriaii_hssi_pcie_hip|coreclkout}]
set_false_path -from [get_keepers {*rdptr_g*}] -to [get_keepers {*ws_dgrp|dffpipe_md9:dffpipe9|dffe10a*}]
set_false_path -from [get_keepers {*delayed_wrptr_g*}] -to [get_keepers {*rs_dgwp|dffpipe_ld9:dffpipe6|dffe7a*}]
set_false_path -from [get_keepers {*rdptr_g*}] -to [get_keepers {*ws_dgrp|dffpipe_id9:dffpipe20|dffe21a*}]
set_false_path -from [get_keepers {*delayed_wrptr_g*}] -to [get_keepers {*rs_dgwp|dffpipe_hd9:dffpipe17|dffe18a*}]
set_false_path -from [get_keepers {*rdptr_g*}] -to [get_keepers {*ws_dgrp|dffpipe_nd9:dffpipe16|dffe17a*}]
set_false_path -from [get_keepers {*delayed_wrptr_g*}] -to [get_keepers {*rs_dgwp|dffpipe_fd9:dffpipe13|dffe14a*}]
set_false_path -from [get_keepers {*rdptr_g*}] -to [get_keepers {*ws_dgrp|dffpipe_kd9:dffpipe13|dffe14a*}]
set_false_path -from [get_keepers {*delayed_wrptr_g*}] -to [get_keepers {*rs_dgwp|dffpipe_jd9:dffpipe10|dffe11a*}]
set_false_path -from [get_ports {{ddr2_dimm_clk[0]} {ddr2_dimm_clk[1]}}] -to [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5]}]
set_false_path -to [get_ports {ddr2_dimm_clk[0]}]
set_false_path -to [get_ports {ddr2_dimm_clk[1]}]
set_false_path -to [get_ports {ddr2_dimm_clk_n[0]}]
set_false_path -to [get_ports {ddr2_dimm_clk_n[1]}]
set_false_path -from [all_registers] -to [get_ports {ddr2_dimm_dqs[0]}]
set_false_path -from [all_registers] -to [get_ports {ddr2_dimm_dqs_n[0]}]
set_false_path -from [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3]}] -through [get_nets {*ams_pipe*}] -to [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[0]}]
set_false_path -from [all_registers] -to [get_ports {ddr2_dimm_dqs[1]}]
set_false_path -from [all_registers] -to [get_ports {ddr2_dimm_dqs_n[1]}]
set_false_path -from [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3]}] -through [get_nets {*ams_pipe*}] -to [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[1]}]
set_false_path -from [all_registers] -to [get_ports {ddr2_dimm_dqs[2]}]
set_false_path -from [all_registers] -to [get_ports {ddr2_dimm_dqs_n[2]}]
set_false_path -from [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3]}] -through [get_nets {*ams_pipe*}] -to [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[2]}]
set_false_path -from [all_registers] -to [get_ports {ddr2_dimm_dqs[3]}]
set_false_path -from [all_registers] -to [get_ports {ddr2_dimm_dqs_n[3]}]
set_false_path -from [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3]}] -through [get_nets {*ams_pipe*}] -to [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[3]}]
set_false_path -from [all_registers] -to [get_ports {ddr2_dimm_dqs[4]}]
set_false_path -from [all_registers] -to [get_ports {ddr2_dimm_dqs_n[4]}]
set_false_path -from [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3]}] -through [get_nets {*ams_pipe*}] -to [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[4]}]
set_false_path -from [all_registers] -to [get_ports {ddr2_dimm_dqs[5]}]
set_false_path -from [all_registers] -to [get_ports {ddr2_dimm_dqs_n[5]}]
set_false_path -from [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3]}] -through [get_nets {*ams_pipe*}] -to [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[5]}]
set_false_path -from [all_registers] -to [get_ports {ddr2_dimm_dqs[6]}]
set_false_path -from [all_registers] -to [get_ports {ddr2_dimm_dqs_n[6]}]
set_false_path -from [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3]}] -through [get_nets {*ams_pipe*}] -to [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[6]}]
set_false_path -from [all_registers] -to [get_ports {ddr2_dimm_dqs[7]}]
set_false_path -from [all_registers] -to [get_ports {ddr2_dimm_dqs_n[7]}]
set_false_path -from [get_keepers {*bidir_dq_*_oe_ff_inst}] 
set_false_path -from [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3]}] -through [get_nets {*ams_pipe*}] -to [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_ddr_dqsout_ddr2_dimm_dqs[7]}]
set_false_path -from [get_keepers {{ddr2_dimm_dq[0]} {ddr2_dimm_dq[1]} {ddr2_dimm_dq[2]} {ddr2_dimm_dq[3]} {ddr2_dimm_dq[4]} {ddr2_dimm_dq[5]} {ddr2_dimm_dq[6]} {ddr2_dimm_dq[7]} {ddr2_dimm_dq[10]} {ddr2_dimm_dq[11]} {ddr2_dimm_dq[12]} {ddr2_dimm_dq[13]} {ddr2_dimm_dq[14]} {ddr2_dimm_dq[15]} {ddr2_dimm_dq[8]} {ddr2_dimm_dq[9]} {ddr2_dimm_dq[16]} {ddr2_dimm_dq[17]} {ddr2_dimm_dq[18]} {ddr2_dimm_dq[19]} {ddr2_dimm_dq[20]} {ddr2_dimm_dq[21]} {ddr2_dimm_dq[22]} {ddr2_dimm_dq[23]} {ddr2_dimm_dq[24]} {ddr2_dimm_dq[25]} {ddr2_dimm_dq[26]} {ddr2_dimm_dq[27]} {ddr2_dimm_dq[28]} {ddr2_dimm_dq[29]} {ddr2_dimm_dq[30]} {ddr2_dimm_dq[31]} {ddr2_dimm_dq[32]} {ddr2_dimm_dq[33]} {ddr2_dimm_dq[34]} {ddr2_dimm_dq[35]} {ddr2_dimm_dq[36]} {ddr2_dimm_dq[37]} {ddr2_dimm_dq[38]} {ddr2_dimm_dq[39]} {ddr2_dimm_dq[40]} {ddr2_dimm_dq[41]} {ddr2_dimm_dq[42]} {ddr2_dimm_dq[43]} {ddr2_dimm_dq[44]} {ddr2_dimm_dq[45]} {ddr2_dimm_dq[46]} {ddr2_dimm_dq[47]} {ddr2_dimm_dq[48]} {ddr2_dimm_dq[49]} {ddr2_dimm_dq[50]} {ddr2_dimm_dq[51]} {ddr2_dimm_dq[52]} {ddr2_dimm_dq[53]} {ddr2_dimm_dq[54]} {ddr2_dimm_dq[55]} {ddr2_dimm_dq[56]} {ddr2_dimm_dq[57]} {ddr2_dimm_dq[58]} {ddr2_dimm_dq[59]} {ddr2_dimm_dq[60]} {ddr2_dimm_dq[61]} {ddr2_dimm_dq[62]} {ddr2_dimm_dq[63]}}] -to [get_keepers {*datain_reg*}]
set_false_path -from [get_pins -compatibility_mode {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|*seq_wrapper|*seq_inst|*dgrb|?d_lat*|clk}] 
set_false_path -from [get_pins -compatibility_mode {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|*seq_wrapper|*seq_inst|seq_mem_clk_disable*}] 
set_false_path -through [get_pins -compatibility_mode {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy*_inst|clk|*pll|altpll_component|auto_generated|pll_lock_sync|clrn}] 
set_false_path -through [get_pins -compatibility_mode {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy*_inst|clk|global_pre_clear|clrn}] 
set_false_path -through [get_pins -compatibility_mode {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy*_inst|clk|reset_master_ams|clrn}] 
set_false_path -through [get_pins -compatibility_mode {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy*_inst|clk|mem_clk_pipe|ams_pipe[*]|clrn}] 
set_false_path -through [get_pins -compatibility_mode {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy*_inst|clk|write_clk_pipe|ams_pipe[*]|clrn}] 
set_false_path -through [get_pins -compatibility_mode {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy*_inst|clk|measure_clk_pipe|ams_pipe[*]|clrn}] 
set_false_path -through [get_pins -compatibility_mode {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy*_inst|clk|clk_div_reset_ams_n_r|clrn}] 
set_false_path -through [get_pins -compatibility_mode {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy*_inst|clk|clk_div_reset_ams_n|clrn}] 
set_false_path -through [get_pins -compatibility_mode {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy*_inst|clk|pll_reconfig_reset_ams_n_r|clrn}] 
set_false_path -through [get_pins -compatibility_mode {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy*_inst|clk|pll_reconfig_reset_ams_n|clrn}] 
set_false_path -through [get_pins -compatibility_mode {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy*_inst|clk|phs_shft_busy_siii|d}] 
set_false_path -through [get_pins -compatibility_mode {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy*_inst|clk|poa_clk_pipe|ams_pipe[*]|clrn}] 
set_false_path -from [get_pins -compatibility_mode {*_alt_mem_phy_inst|*seq_wrapper|*seq_inst|*|seq_mmc_start*|*}] -to [get_keepers {*alt_mem_phy_mimic:mmc|seq_mmc_start_metastable*}]
set_false_path -from [get_keepers {*_alt_mem_phy_inst|*seq_wrapper|*seq_inst|seq_ac_add_1t_ac_lat_internal*}] 
set_false_path -from [get_pins -compatibility_mode {*_alt_mem_phy_inst|*mmc|mimic_done_out*}] -to [get_keepers {*_alt_mem_phy_inst|*seq_wrapper|*seq_inst|*dgrb|*v_mmc_seq_done_1r*}]
set_false_path -from [all_registers] -to [get_keepers {ddr2_dimm_cke ddr2_dimm_odt ddr2_dimm_cs_n {ddr2_dimm_addr[0]} {ddr2_dimm_addr[10]} {ddr2_dimm_addr[11]} {ddr2_dimm_addr[12]} {ddr2_dimm_addr[13]} {ddr2_dimm_addr[1]} {ddr2_dimm_addr[2]} {ddr2_dimm_addr[3]} {ddr2_dimm_addr[4]} {ddr2_dimm_addr[5]} {ddr2_dimm_addr[6]} {ddr2_dimm_addr[7]} {ddr2_dimm_addr[8]} {ddr2_dimm_addr[9]} {ddr2_dimm_ba[0]} {ddr2_dimm_ba[1]} {ddr2_dimm_ba[2]} ddr2_dimm_cas_n ddr2_dimm_ras_n ddr2_dimm_we_n}]
set_false_path -to [get_keepers {*|a2_pex_x8_serdes:serdes|*|tx_digitalreset_reg0c[0]}]
set_false_path -to [get_keepers {*|a2_pex_x8_serdes:serdes|*|rx_digitalreset_reg0c[0]}]


#**************************************************************
# Set Multicycle Path
#**************************************************************

set_multicycle_path -setup -end -to [get_keepers {{ddr2_dimm_addr[0]} {ddr2_dimm_addr[10]} {ddr2_dimm_addr[11]} {ddr2_dimm_addr[12]} {ddr2_dimm_addr[13]} {ddr2_dimm_addr[1]} {ddr2_dimm_addr[2]} {ddr2_dimm_addr[3]} {ddr2_dimm_addr[4]} {ddr2_dimm_addr[5]} {ddr2_dimm_addr[6]} {ddr2_dimm_addr[7]} {ddr2_dimm_addr[8]} {ddr2_dimm_addr[9]} {ddr2_dimm_ba[0]} {ddr2_dimm_ba[1]} {ddr2_dimm_ba[2]} ddr2_dimm_cas_n ddr2_dimm_ras_n ddr2_dimm_we_n}] 2
set_multicycle_path -hold -end -to [get_keepers {{ddr2_dimm_addr[0]} {ddr2_dimm_addr[10]} {ddr2_dimm_addr[11]} {ddr2_dimm_addr[12]} {ddr2_dimm_addr[13]} {ddr2_dimm_addr[1]} {ddr2_dimm_addr[2]} {ddr2_dimm_addr[3]} {ddr2_dimm_addr[4]} {ddr2_dimm_addr[5]} {ddr2_dimm_addr[6]} {ddr2_dimm_addr[7]} {ddr2_dimm_addr[8]} {ddr2_dimm_addr[9]} {ddr2_dimm_ba[0]} {ddr2_dimm_ba[1]} {ddr2_dimm_ba[2]} ddr2_dimm_cas_n ddr2_dimm_ras_n ddr2_dimm_we_n}] 1
set_multicycle_path -setup -start -from [get_keepers {*|a2_pex_x8_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_wr}] 1
set_multicycle_path -setup -end -from [get_keepers {*|a2_pex_x8_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl[*]}] 3
set_multicycle_path -hold -end -from [get_keepers {*|a2_pex_x8_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl[*]}] 3


#**************************************************************
# Set Maximum Delay
#**************************************************************

set_max_delay -from  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|scan_clk|q_clock}]  -to  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]}] 9.000
set_max_delay -from  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]}]  -to  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|scan_clk|q_clock}] 9.000
set_max_delay -from  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5]}]  -to  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]}] 5.000
set_max_delay -from [get_ports { a2_pex_x8_app_if:a2_pex_x8_app|a2_pex_x8_plus:ep_plus|a2_pex_x8:epmap|a2_pex_x8_serdes:serdes|a2_pex_x8_serdes_alt4gxb_de9b:a2_pex_x8_serdes_alt4gxb_de9b_component|rx_pcs_rxfound_wire[4] }] 20.000
set_max_delay -to [get_ports { a2_pex_x8_app_if:a2_pex_x8_app|a2_pex_x8_plus:ep_plus|a2_pex_x8:epmap|a2_pex_x8_serdes:serdes|a2_pex_x8_serdes_alt4gxb_de9b:a2_pex_x8_serdes_alt4gxb_de9b_component|transmit_pma2~OBSERVABLE_FORCE_ELEC_IDLE }] 20.000
set_max_delay -to [get_ports { a2_pex_x8_app_if:a2_pex_x8_app|a2_pex_x8_plus:ep_plus|a2_pex_x8:epmap|a2_pex_x8_serdes:serdes|a2_pex_x8_serdes_alt4gxb_de9b:a2_pex_x8_serdes_alt4gxb_de9b_component|transmit_pma2~OBSERVABLE_TX_DET_RX }] 20.000
set_max_delay -from [get_ports { a2_pex_x8_app_if:a2_pex_x8_app|a2_pex_x8_plus:ep_plus|a2_pex_x8:epmap|a2_pex_x8_serdes:serdes|a2_pex_x8_serdes_alt4gxb_de9b:a2_pex_x8_serdes_alt4gxb_de9b_component|tx_rxdetectvalidout[2] }] 20.000
set_max_delay -to [get_ports { a2_pex_x8_app_if:a2_pex_x8_app|a2_pex_x8_plus:ep_plus|a2_pex_x8:epmap|a2_pex_x8_serdes:serdes|a2_pex_x8_serdes_alt4gxb_de9b:a2_pex_x8_serdes_alt4gxb_de9b_component|transmit_pcs5~OBSERVABLE_DIGITAL_RESET }] 20.000
set_max_delay -to [get_ports { a2_pex_x8_app_if:a2_pex_x8_app|a2_pex_x8_plus:ep_plus|a2_pex_x8:epmap|a2_pex_x8_serdes:serdes|a2_pex_x8_serdes_alt4gxb_de9b:a2_pex_x8_serdes_alt4gxb_de9b_component|transmit_pcs5~OBSERVABLEQUADRESET }] 20.000
set_max_delay -from [get_ports { a2_pex_x8_app_if:a2_pex_x8_app|a2_pex_x8_plus:ep_plus|a2_pex_x8:epmap|a2_pex_x8_serdes:serdes|a2_pex_x8_serdes_alt4gxb_de9b:a2_pex_x8_serdes_alt4gxb_de9b_component|rx_pcs_rxfound_wire[14] }] 20.000
set_max_delay -to [get_ports { a2_pex_x8_app_if:a2_pex_x8_app|a2_pex_x8_plus:ep_plus|a2_pex_x8:epmap|a2_pex_x8_serdes:serdes|a2_pex_x8_serdes_alt4gxb_de9b:a2_pex_x8_serdes_alt4gxb_de9b_component|transmit_pma7~OBSERVABLE_FORCE_ELEC_IDLE }] 20.000
set_max_delay -to [get_ports { a2_pex_x8_app_if:a2_pex_x8_app|a2_pex_x8_plus:ep_plus|a2_pex_x8:epmap|a2_pex_x8_serdes:serdes|a2_pex_x8_serdes_alt4gxb_de9b:a2_pex_x8_serdes_alt4gxb_de9b_component|transmit_pma7~OBSERVABLE_TX_DET_RX }] 20.000
set_max_delay -from [get_ports { a2_pex_x8_app_if:a2_pex_x8_app|a2_pex_x8_plus:ep_plus|a2_pex_x8:epmap|a2_pex_x8_serdes:serdes|a2_pex_x8_serdes_alt4gxb_de9b:a2_pex_x8_serdes_alt4gxb_de9b_component|tx_rxdetectvalidout[7] }] 20.000
set_max_delay -to [get_ports { a2_pex_x8_app_if:a2_pex_x8_app|a2_pex_x8_plus:ep_plus|a2_pex_x8:epmap|a2_pex_x8_serdes:serdes|a2_pex_x8_serdes_alt4gxb_de9b:a2_pex_x8_serdes_alt4gxb_de9b_component|receive_pcs4~OBSERVABLE_DIGITAL_RESET }] 20.000
set_max_delay -to [get_ports { a2_pex_x8_app_if:a2_pex_x8_app|a2_pex_x8_plus:ep_plus|a2_pex_x8:epmap|a2_pex_x8_serdes:serdes|a2_pex_x8_serdes_alt4gxb_de9b:a2_pex_x8_serdes_alt4gxb_de9b_component|receive_pcs4~OBSERVABLEQUADRESET }] 20.000
set_max_delay -to [get_ports { a2_pex_x8_app_if:a2_pex_x8_app|a2_pex_x8_plus:ep_plus|a2_pex_x8:epmap|a2_pex_x8_serdes:serdes|a2_pex_x8_serdes_alt4gxb_de9b:a2_pex_x8_serdes_alt4gxb_de9b_component|receive_pma2~OBSERVABLE_LOCK_TO_REF }] 20.000
set_max_delay -to [get_ports { a2_pex_x8_app_if:a2_pex_x8_app|a2_pex_x8_plus:ep_plus|a2_pex_x8:epmap|a2_pex_x8_serdes:serdes|a2_pex_x8_serdes_alt4gxb_de9b:a2_pex_x8_serdes_alt4gxb_de9b_component|cent_unit0~OBSERVABLEDPRIOLOAD }] 20.000
set_max_delay -to [get_ports { a2_pex_x8_app_if:a2_pex_x8_app|a2_pex_x8_plus:ep_plus|a2_pex_x8:epmap|a2_pex_x8_serdes:serdes|a2_pex_x8_serdes_alt4gxb_de9b:a2_pex_x8_serdes_alt4gxb_de9b_component|cent_unit0~OBSERVABLEDPRIODISABLE }] 20.000
set_max_delay -to [get_ports { a2_pex_x8_app_if:a2_pex_x8_app|a2_pex_x8_plus:ep_plus|a2_pex_x8:epmap|a2_pex_x8_serdes:serdes|a2_pex_x8_serdes_alt4gxb_de9b:a2_pex_x8_serdes_alt4gxb_de9b_component|cent_unit0~OBSERVABLERXDIGITALRESET }] 20.000
set_max_delay -to [get_ports { a2_pex_x8_app_if:a2_pex_x8_app|a2_pex_x8_plus:ep_plus|a2_pex_x8:epmap|a2_pex_x8_serdes:serdes|a2_pex_x8_serdes_alt4gxb_de9b:a2_pex_x8_serdes_alt4gxb_de9b_component|cent_unit0~OBSERVABLETXDIGITALRESET }] 20.000
set_max_delay -to [get_ports { a2_pex_x8_app_if:a2_pex_x8_app|a2_pex_x8_plus:ep_plus|a2_pex_x8:epmap|a2_pex_x8_serdes:serdes|a2_pex_x8_serdes_alt4gxb_de9b:a2_pex_x8_serdes_alt4gxb_de9b_component|cent_unit0~OBSERVABLERXANALOGRESET }] 20.000
set_max_delay -to [get_ports { a2_pex_x8_app_if:a2_pex_x8_app|a2_pex_x8_plus:ep_plus|a2_pex_x8:epmap|a2_pex_x8_serdes:serdes|a2_pex_x8_serdes_alt4gxb_de9b:a2_pex_x8_serdes_alt4gxb_de9b_component|cent_unit0~OBSERVABLEDPRIORESET }] 20.000
set_max_delay -to [get_ports { a2_pex_x8_app_if:a2_pex_x8_app|a2_pex_x8_plus:ep_plus|a2_pex_x8:epmap|a2_pex_x8_serdes:serdes|a2_pex_x8_serdes_alt4gxb_de9b:a2_pex_x8_serdes_alt4gxb_de9b_component|receive_pcs5~OBSERVABLE_DIGITAL_RESET }] 20.000
set_max_delay -to [get_ports { a2_pex_x8_app_if:a2_pex_x8_app|a2_pex_x8_plus:ep_plus|a2_pex_x8:epmap|a2_pex_x8_serdes:serdes|a2_pex_x8_serdes_alt4gxb_de9b:a2_pex_x8_serdes_alt4gxb_de9b_component|receive_pcs5~OBSERVABLEQUADRESET }] 20.000
set_max_delay -to [get_ports { a2_pex_x8_app_if:a2_pex_x8_app|a2_pex_x8_plus:ep_plus|a2_pex_x8:epmap|a2_pex_x8_serdes:serdes|a2_pex_x8_serdes_alt4gxb_de9b:a2_pex_x8_serdes_alt4gxb_de9b_component|transmit_pcs3~OBSERVABLE_DIGITAL_RESET }] 20.000
set_max_delay -to [get_ports { a2_pex_x8_app_if:a2_pex_x8_app|a2_pex_x8_plus:ep_plus|a2_pex_x8:epmap|a2_pex_x8_serdes:serdes|a2_pex_x8_serdes_alt4gxb_de9b:a2_pex_x8_serdes_alt4gxb_de9b_component|transmit_pcs3~OBSERVABLEQUADRESET }] 20.000
set_max_delay -to [get_ports { a2_pex_x8_app_if:a2_pex_x8_app|a2_pex_x8_plus:ep_plus|a2_pex_x8:epmap|a2_pex_x8_serdes:serdes|a2_pex_x8_serdes_alt4gxb_de9b:a2_pex_x8_serdes_alt4gxb_de9b_component|receive_pma3~OBSERVABLE_LOCK_TO_REF }] 20.000
set_max_delay -from [get_ports { a2_pex_x8_app_if:a2_pex_x8_app|a2_pex_x8_plus:ep_plus|a2_pex_x8:epmap|a2_pex_x8_serdes:serdes|a2_pex_x8_serdes_alt4gxb_de9b:a2_pex_x8_serdes_alt4gxb_de9b_component|rx_pcs_rxfound_wire[8] }] 20.000
set_max_delay -to [get_ports { a2_pex_x8_app_if:a2_pex_x8_app|a2_pex_x8_plus:ep_plus|a2_pex_x8:epmap|a2_pex_x8_serdes:serdes|a2_pex_x8_serdes_alt4gxb_de9b:a2_pex_x8_serdes_alt4gxb_de9b_component|transmit_pma4~OBSERVABLE_FORCE_ELEC_IDLE }] 20.000
set_max_delay -to [get_ports { a2_pex_x8_app_if:a2_pex_x8_app|a2_pex_x8_plus:ep_plus|a2_pex_x8:epmap|a2_pex_x8_serdes:serdes|a2_pex_x8_serdes_alt4gxb_de9b:a2_pex_x8_serdes_alt4gxb_de9b_component|transmit_pma4~OBSERVABLE_TX_DET_RX }] 20.000
set_max_delay -from [get_ports { a2_pex_x8_app_if:a2_pex_x8_app|a2_pex_x8_plus:ep_plus|a2_pex_x8:epmap|a2_pex_x8_serdes:serdes|a2_pex_x8_serdes_alt4gxb_de9b:a2_pex_x8_serdes_alt4gxb_de9b_component|tx_rxdetectvalidout[4] }] 20.000
set_max_delay -to [get_ports { a2_pex_x8_app_if:a2_pex_x8_app|a2_pex_x8_plus:ep_plus|a2_pex_x8:epmap|a2_pex_x8_serdes:serdes|a2_pex_x8_serdes_alt4gxb_de9b:a2_pex_x8_serdes_alt4gxb_de9b_component|transmit_pcs7~OBSERVABLE_DIGITAL_RESET }] 20.000
set_max_delay -to [get_ports { a2_pex_x8_app_if:a2_pex_x8_app|a2_pex_x8_plus:ep_plus|a2_pex_x8:epmap|a2_pex_x8_serdes:serdes|a2_pex_x8_serdes_alt4gxb_de9b:a2_pex_x8_serdes_alt4gxb_de9b_component|transmit_pcs7~OBSERVABLEQUADRESET }] 20.000
set_max_delay -to [get_ports { a2_pex_x8_app_if:a2_pex_x8_app|a2_pex_x8_plus:ep_plus|a2_pex_x8:epmap|a2_pex_x8_serdes:serdes|a2_pex_x8_serdes_alt4gxb_de9b:a2_pex_x8_serdes_alt4gxb_de9b_component|receive_pma5~OBSERVABLE_LOCK_TO_REF }] 20.000
set_max_delay -to [get_ports { a2_pex_x8_app_if:a2_pex_x8_app|a2_pex_x8_plus:ep_plus|a2_pex_x8:epmap|a2_pex_x8_serdes:serdes|a2_pex_x8_serdes_alt4gxb_de9b:a2_pex_x8_serdes_alt4gxb_de9b_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET }] 20.000
set_max_delay -to [get_ports { a2_pex_x8_app_if:a2_pex_x8_app|a2_pex_x8_plus:ep_plus|a2_pex_x8:epmap|a2_pex_x8_serdes:serdes|a2_pex_x8_serdes_alt4gxb_de9b:a2_pex_x8_serdes_alt4gxb_de9b_component|transmit_pcs0~OBSERVABLEQUADRESET }] 20.000
set_max_delay -to [get_ports { a2_pex_x8_app_if:a2_pex_x8_app|a2_pex_x8_plus:ep_plus|a2_pex_x8:epmap|a2_pex_x8_serdes:serdes|a2_pex_x8_serdes_alt4gxb_de9b:a2_pex_x8_serdes_alt4gxb_de9b_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET }] 20.000
set_max_delay -to [get_ports { a2_pex_x8_app_if:a2_pex_x8_app|a2_pex_x8_plus:ep_plus|a2_pex_x8:epmap|a2_pex_x8_serdes:serdes|a2_pex_x8_serdes_alt4gxb_de9b:a2_pex_x8_serdes_alt4gxb_de9b_component|receive_pcs0~OBSERVABLEQUADRESET }] 20.000
set_max_delay -from [get_ports { a2_pex_x8_app_if:a2_pex_x8_app|a2_pex_x8_plus:ep_plus|a2_pex_x8:epmap|a2_pex_x8_serdes:serdes|a2_pex_x8_serdes_alt4gxb_de9b:a2_pex_x8_serdes_alt4gxb_de9b_component|rx_pcs_rxfound_wire[0] }] 20.000
set_max_delay -to [get_ports { a2_pex_x8_app_if:a2_pex_x8_app|a2_pex_x8_plus:ep_plus|a2_pex_x8:epmap|a2_pex_x8_serdes:serdes|a2_pex_x8_serdes_alt4gxb_de9b:a2_pex_x8_serdes_alt4gxb_de9b_component|transmit_pma0~OBSERVABLE_FORCE_ELEC_IDLE }] 20.000
set_max_delay -to [get_ports { a2_pex_x8_app_if:a2_pex_x8_app|a2_pex_x8_plus:ep_plus|a2_pex_x8:epmap|a2_pex_x8_serdes:serdes|a2_pex_x8_serdes_alt4gxb_de9b:a2_pex_x8_serdes_alt4gxb_de9b_component|transmit_pma0~OBSERVABLE_TX_DET_RX }] 20.000
set_max_delay -from [get_ports { a2_pex_x8_app_if:a2_pex_x8_app|a2_pex_x8_plus:ep_plus|a2_pex_x8:epmap|a2_pex_x8_serdes:serdes|a2_pex_x8_serdes_alt4gxb_de9b:a2_pex_x8_serdes_alt4gxb_de9b_component|tx_rxdetectvalidout[0] }] 20.000
set_max_delay -to [get_ports { a2_pex_x8_app_if:a2_pex_x8_app|a2_pex_x8_plus:ep_plus|a2_pex_x8:epmap|a2_pex_x8_serdes:serdes|a2_pex_x8_serdes_alt4gxb_de9b:a2_pex_x8_serdes_alt4gxb_de9b_component|receive_pcs6~OBSERVABLE_DIGITAL_RESET }] 20.000
set_max_delay -to [get_ports { a2_pex_x8_app_if:a2_pex_x8_app|a2_pex_x8_plus:ep_plus|a2_pex_x8:epmap|a2_pex_x8_serdes:serdes|a2_pex_x8_serdes_alt4gxb_de9b:a2_pex_x8_serdes_alt4gxb_de9b_component|receive_pcs6~OBSERVABLEQUADRESET }] 20.000
set_max_delay -to [get_ports { a2_pex_x8_app_if:a2_pex_x8_app|a2_pex_x8_plus:ep_plus|a2_pex_x8:epmap|a2_pex_x8_serdes:serdes|a2_pex_x8_serdes_alt4gxb_de9b:a2_pex_x8_serdes_alt4gxb_de9b_component|cent_unit1~OBSERVABLEDPRIOLOAD }] 20.000
set_max_delay -to [get_ports { a2_pex_x8_app_if:a2_pex_x8_app|a2_pex_x8_plus:ep_plus|a2_pex_x8:epmap|a2_pex_x8_serdes:serdes|a2_pex_x8_serdes_alt4gxb_de9b:a2_pex_x8_serdes_alt4gxb_de9b_component|cent_unit1~OBSERVABLEDPRIODISABLE }] 20.000
set_max_delay -to [get_ports { a2_pex_x8_app_if:a2_pex_x8_app|a2_pex_x8_plus:ep_plus|a2_pex_x8:epmap|a2_pex_x8_serdes:serdes|a2_pex_x8_serdes_alt4gxb_de9b:a2_pex_x8_serdes_alt4gxb_de9b_component|cent_unit1~OBSERVABLERXDIGITALRESET }] 20.000
set_max_delay -to [get_ports { a2_pex_x8_app_if:a2_pex_x8_app|a2_pex_x8_plus:ep_plus|a2_pex_x8:epmap|a2_pex_x8_serdes:serdes|a2_pex_x8_serdes_alt4gxb_de9b:a2_pex_x8_serdes_alt4gxb_de9b_component|cent_unit1~OBSERVABLETXDIGITALRESET }] 20.000
set_max_delay -to [get_ports { a2_pex_x8_app_if:a2_pex_x8_app|a2_pex_x8_plus:ep_plus|a2_pex_x8:epmap|a2_pex_x8_serdes:serdes|a2_pex_x8_serdes_alt4gxb_de9b:a2_pex_x8_serdes_alt4gxb_de9b_component|cent_unit1~OBSERVABLERXANALOGRESET }] 20.000
set_max_delay -to [get_ports { a2_pex_x8_app_if:a2_pex_x8_app|a2_pex_x8_plus:ep_plus|a2_pex_x8:epmap|a2_pex_x8_serdes:serdes|a2_pex_x8_serdes_alt4gxb_de9b:a2_pex_x8_serdes_alt4gxb_de9b_component|cent_unit1~OBSERVABLEDPRIORESET }] 20.000
set_max_delay -to [get_ports { a2_pex_x8_app_if:a2_pex_x8_app|a2_pex_x8_plus:ep_plus|a2_pex_x8:epmap|a2_pex_x8_serdes:serdes|a2_pex_x8_serdes_alt4gxb_de9b:a2_pex_x8_serdes_alt4gxb_de9b_component|receive_pcs1~OBSERVABLE_DIGITAL_RESET }] 20.000
set_max_delay -to [get_ports { a2_pex_x8_app_if:a2_pex_x8_app|a2_pex_x8_plus:ep_plus|a2_pex_x8:epmap|a2_pex_x8_serdes:serdes|a2_pex_x8_serdes_alt4gxb_de9b:a2_pex_x8_serdes_alt4gxb_de9b_component|receive_pcs1~OBSERVABLEQUADRESET }] 20.000
set_max_delay -from [get_ports { a2_pex_x8_app_if:a2_pex_x8_app|a2_pex_x8_plus:ep_plus|a2_pex_x8:epmap|a2_pex_x8_serdes:serdes|a2_pex_x8_serdes_alt4gxb_de9b:a2_pex_x8_serdes_alt4gxb_de9b_component|rx_pcs_rxfound_wire[10] }] 20.000
set_max_delay -to [get_ports { a2_pex_x8_app_if:a2_pex_x8_app|a2_pex_x8_plus:ep_plus|a2_pex_x8:epmap|a2_pex_x8_serdes:serdes|a2_pex_x8_serdes_alt4gxb_de9b:a2_pex_x8_serdes_alt4gxb_de9b_component|transmit_pma5~OBSERVABLE_FORCE_ELEC_IDLE }] 20.000
set_max_delay -to [get_ports { a2_pex_x8_app_if:a2_pex_x8_app|a2_pex_x8_plus:ep_plus|a2_pex_x8:epmap|a2_pex_x8_serdes:serdes|a2_pex_x8_serdes_alt4gxb_de9b:a2_pex_x8_serdes_alt4gxb_de9b_component|transmit_pma5~OBSERVABLE_TX_DET_RX }] 20.000
set_max_delay -from [get_ports { a2_pex_x8_app_if:a2_pex_x8_app|a2_pex_x8_plus:ep_plus|a2_pex_x8:epmap|a2_pex_x8_serdes:serdes|a2_pex_x8_serdes_alt4gxb_de9b:a2_pex_x8_serdes_alt4gxb_de9b_component|tx_rxdetectvalidout[5] }] 20.000
set_max_delay -to [get_ports { a2_pex_x8_app_if:a2_pex_x8_app|a2_pex_x8_plus:ep_plus|a2_pex_x8:epmap|a2_pex_x8_serdes:serdes|a2_pex_x8_serdes_alt4gxb_de9b:a2_pex_x8_serdes_alt4gxb_de9b_component|receive_pma6~OBSERVABLE_LOCK_TO_REF }] 20.000
set_max_delay -to [get_ports { a2_pex_x8_app_if:a2_pex_x8_app|a2_pex_x8_plus:ep_plus|a2_pex_x8:epmap|a2_pex_x8_serdes:serdes|a2_pex_x8_serdes_alt4gxb_de9b:a2_pex_x8_serdes_alt4gxb_de9b_component|receive_pma0~OBSERVABLE_LOCK_TO_REF }] 20.000
set_max_delay -from [get_ports { a2_pex_x8_app_if:a2_pex_x8_app|a2_pex_x8_plus:ep_plus|a2_pex_x8:epmap|a2_pex_x8_serdes:serdes|a2_pex_x8_serdes_alt4gxb_de9b:a2_pex_x8_serdes_alt4gxb_de9b_component|rx_pcs_rxfound_wire[2] }] 20.000
set_max_delay -to [get_ports { a2_pex_x8_app_if:a2_pex_x8_app|a2_pex_x8_plus:ep_plus|a2_pex_x8:epmap|a2_pex_x8_serdes:serdes|a2_pex_x8_serdes_alt4gxb_de9b:a2_pex_x8_serdes_alt4gxb_de9b_component|transmit_pma1~OBSERVABLE_FORCE_ELEC_IDLE }] 20.000
set_max_delay -to [get_ports { a2_pex_x8_app_if:a2_pex_x8_app|a2_pex_x8_plus:ep_plus|a2_pex_x8:epmap|a2_pex_x8_serdes:serdes|a2_pex_x8_serdes_alt4gxb_de9b:a2_pex_x8_serdes_alt4gxb_de9b_component|transmit_pma1~OBSERVABLE_TX_DET_RX }] 20.000
set_max_delay -from [get_ports { a2_pex_x8_app_if:a2_pex_x8_app|a2_pex_x8_plus:ep_plus|a2_pex_x8:epmap|a2_pex_x8_serdes:serdes|a2_pex_x8_serdes_alt4gxb_de9b:a2_pex_x8_serdes_alt4gxb_de9b_component|tx_rxdetectvalidout[1] }] 20.000
set_max_delay -to [get_ports { a2_pex_x8_app_if:a2_pex_x8_app|a2_pex_x8_plus:ep_plus|a2_pex_x8:epmap|a2_pex_x8_serdes:serdes|a2_pex_x8_serdes_alt4gxb_de9b:a2_pex_x8_serdes_alt4gxb_de9b_component|receive_pcs7~OBSERVABLE_DIGITAL_RESET }] 20.000
set_max_delay -to [get_ports { a2_pex_x8_app_if:a2_pex_x8_app|a2_pex_x8_plus:ep_plus|a2_pex_x8:epmap|a2_pex_x8_serdes:serdes|a2_pex_x8_serdes_alt4gxb_de9b:a2_pex_x8_serdes_alt4gxb_de9b_component|receive_pcs7~OBSERVABLEQUADRESET }] 20.000
set_max_delay -to [get_ports { a2_pex_x8_app_if:a2_pex_x8_app|a2_pex_x8_plus:ep_plus|a2_pex_x8:epmap|a2_pex_x8_serdes:serdes|a2_pex_x8_serdes_alt4gxb_de9b:a2_pex_x8_serdes_alt4gxb_de9b_component|transmit_pcs4~OBSERVABLE_DIGITAL_RESET }] 20.000
set_max_delay -to [get_ports { a2_pex_x8_app_if:a2_pex_x8_app|a2_pex_x8_plus:ep_plus|a2_pex_x8:epmap|a2_pex_x8_serdes:serdes|a2_pex_x8_serdes_alt4gxb_de9b:a2_pex_x8_serdes_alt4gxb_de9b_component|transmit_pcs4~OBSERVABLEQUADRESET }] 20.000
set_max_delay -to [get_ports { a2_pex_x8_app_if:a2_pex_x8_app|a2_pex_x8_plus:ep_plus|a2_pex_x8:epmap|a2_pex_x8_serdes:serdes|a2_pex_x8_serdes_alt4gxb_de9b:a2_pex_x8_serdes_alt4gxb_de9b_component|receive_pcs2~OBSERVABLE_DIGITAL_RESET }] 20.000
set_max_delay -to [get_ports { a2_pex_x8_app_if:a2_pex_x8_app|a2_pex_x8_plus:ep_plus|a2_pex_x8:epmap|a2_pex_x8_serdes:serdes|a2_pex_x8_serdes_alt4gxb_de9b:a2_pex_x8_serdes_alt4gxb_de9b_component|receive_pcs2~OBSERVABLEQUADRESET }] 20.000
set_max_delay -from [get_ports { a2_pex_x8_app_if:a2_pex_x8_app|a2_pex_x8_plus:ep_plus|a2_pex_x8:epmap|a2_pex_x8_serdes:serdes|a2_pex_x8_serdes_alt4gxb_de9b:a2_pex_x8_serdes_alt4gxb_de9b_component|rx_pcs_rxfound_wire[12] }] 20.000
set_max_delay -to [get_ports { a2_pex_x8_app_if:a2_pex_x8_app|a2_pex_x8_plus:ep_plus|a2_pex_x8:epmap|a2_pex_x8_serdes:serdes|a2_pex_x8_serdes_alt4gxb_de9b:a2_pex_x8_serdes_alt4gxb_de9b_component|transmit_pma6~OBSERVABLE_FORCE_ELEC_IDLE }] 20.000
set_max_delay -to [get_ports { a2_pex_x8_app_if:a2_pex_x8_app|a2_pex_x8_plus:ep_plus|a2_pex_x8:epmap|a2_pex_x8_serdes:serdes|a2_pex_x8_serdes_alt4gxb_de9b:a2_pex_x8_serdes_alt4gxb_de9b_component|transmit_pma6~OBSERVABLE_TX_DET_RX }] 20.000
set_max_delay -from [get_ports { a2_pex_x8_app_if:a2_pex_x8_app|a2_pex_x8_plus:ep_plus|a2_pex_x8:epmap|a2_pex_x8_serdes:serdes|a2_pex_x8_serdes_alt4gxb_de9b:a2_pex_x8_serdes_alt4gxb_de9b_component|tx_rxdetectvalidout[6] }] 20.000
set_max_delay -to [get_ports { a2_pex_x8_app_if:a2_pex_x8_app|a2_pex_x8_plus:ep_plus|a2_pex_x8:epmap|a2_pex_x8_serdes:serdes|a2_pex_x8_serdes_alt4gxb_de9b:a2_pex_x8_serdes_alt4gxb_de9b_component|receive_pma7~OBSERVABLE_LOCK_TO_REF }] 20.000
set_max_delay -to [get_ports { a2_pex_x8_app_if:a2_pex_x8_app|a2_pex_x8_plus:ep_plus|a2_pex_x8:epmap|a2_pex_x8_serdes:serdes|a2_pex_x8_serdes_alt4gxb_de9b:a2_pex_x8_serdes_alt4gxb_de9b_component|transmit_pcs1~OBSERVABLE_DIGITAL_RESET }] 20.000
set_max_delay -to [get_ports { a2_pex_x8_app_if:a2_pex_x8_app|a2_pex_x8_plus:ep_plus|a2_pex_x8:epmap|a2_pex_x8_serdes:serdes|a2_pex_x8_serdes_alt4gxb_de9b:a2_pex_x8_serdes_alt4gxb_de9b_component|transmit_pcs1~OBSERVABLEQUADRESET }] 20.000
set_max_delay -to [get_ports { a2_pex_x8_app_if:a2_pex_x8_app|a2_pex_x8_plus:ep_plus|a2_pex_x8:epmap|a2_pex_x8_serdes:serdes|a2_pex_x8_serdes_alt4gxb_de9b:a2_pex_x8_serdes_alt4gxb_de9b_component|receive_pma1~OBSERVABLE_LOCK_TO_REF }] 20.000
set_max_delay -to [get_ports { a2_pex_x8_app_if:a2_pex_x8_app|a2_pex_x8_plus:ep_plus|a2_pex_x8:epmap|a2_pex_x8_serdes:serdes|a2_pex_x8_serdes_alt4gxb_de9b:a2_pex_x8_serdes_alt4gxb_de9b_component|receive_pcs3~OBSERVABLE_DIGITAL_RESET }] 20.000
set_max_delay -to [get_ports { a2_pex_x8_app_if:a2_pex_x8_app|a2_pex_x8_plus:ep_plus|a2_pex_x8:epmap|a2_pex_x8_serdes:serdes|a2_pex_x8_serdes_alt4gxb_de9b:a2_pex_x8_serdes_alt4gxb_de9b_component|receive_pcs3~OBSERVABLEQUADRESET }] 20.000
set_max_delay -to [get_ports { a2_pex_x8_app_if:a2_pex_x8_app|a2_pex_x8_plus:ep_plus|a2_pex_x8:epmap|a2_pex_x8_serdes:serdes|a2_pex_x8_serdes_alt4gxb_de9b:a2_pex_x8_serdes_alt4gxb_de9b_component|transmit_pcs2~OBSERVABLE_DIGITAL_RESET }] 20.000
set_max_delay -to [get_ports { a2_pex_x8_app_if:a2_pex_x8_app|a2_pex_x8_plus:ep_plus|a2_pex_x8:epmap|a2_pex_x8_serdes:serdes|a2_pex_x8_serdes_alt4gxb_de9b:a2_pex_x8_serdes_alt4gxb_de9b_component|transmit_pcs2~OBSERVABLEQUADRESET }] 20.000
set_max_delay -from [get_ports { a2_pex_x8_app_if:a2_pex_x8_app|a2_pex_x8_plus:ep_plus|a2_pex_x8:epmap|a2_pex_x8_serdes:serdes|a2_pex_x8_serdes_alt4gxb_de9b:a2_pex_x8_serdes_alt4gxb_de9b_component|rx_pcs_rxfound_wire[6] }] 20.000
set_max_delay -to [get_ports { a2_pex_x8_app_if:a2_pex_x8_app|a2_pex_x8_plus:ep_plus|a2_pex_x8:epmap|a2_pex_x8_serdes:serdes|a2_pex_x8_serdes_alt4gxb_de9b:a2_pex_x8_serdes_alt4gxb_de9b_component|transmit_pma3~OBSERVABLE_FORCE_ELEC_IDLE }] 20.000
set_max_delay -to [get_ports { a2_pex_x8_app_if:a2_pex_x8_app|a2_pex_x8_plus:ep_plus|a2_pex_x8:epmap|a2_pex_x8_serdes:serdes|a2_pex_x8_serdes_alt4gxb_de9b:a2_pex_x8_serdes_alt4gxb_de9b_component|transmit_pma3~OBSERVABLE_TX_DET_RX }] 20.000
set_max_delay -from [get_ports { a2_pex_x8_app_if:a2_pex_x8_app|a2_pex_x8_plus:ep_plus|a2_pex_x8:epmap|a2_pex_x8_serdes:serdes|a2_pex_x8_serdes_alt4gxb_de9b:a2_pex_x8_serdes_alt4gxb_de9b_component|tx_rxdetectvalidout[3] }] 20.000
set_max_delay -to [get_ports { a2_pex_x8_app_if:a2_pex_x8_app|a2_pex_x8_plus:ep_plus|a2_pex_x8:epmap|a2_pex_x8_serdes:serdes|a2_pex_x8_serdes_alt4gxb_de9b:a2_pex_x8_serdes_alt4gxb_de9b_component|transmit_pcs6~OBSERVABLE_DIGITAL_RESET }] 20.000
set_max_delay -to [get_ports { a2_pex_x8_app_if:a2_pex_x8_app|a2_pex_x8_plus:ep_plus|a2_pex_x8:epmap|a2_pex_x8_serdes:serdes|a2_pex_x8_serdes_alt4gxb_de9b:a2_pex_x8_serdes_alt4gxb_de9b_component|transmit_pcs6~OBSERVABLEQUADRESET }] 20.000
set_max_delay -to [get_ports { a2_pex_x8_app_if:a2_pex_x8_app|a2_pex_x8_plus:ep_plus|a2_pex_x8:epmap|a2_pex_x8_serdes:serdes|a2_pex_x8_serdes_alt4gxb_de9b:a2_pex_x8_serdes_alt4gxb_de9b_component|receive_pma4~OBSERVABLE_LOCK_TO_REF }] 20.000
set_max_delay -from [get_keepers {{ddr2_dimm_dq[0]} {ddr2_dimm_dq[1]} {ddr2_dimm_dq[2]} {ddr2_dimm_dq[3]} {ddr2_dimm_dq[4]} {ddr2_dimm_dq[5]} {ddr2_dimm_dq[6]} {ddr2_dimm_dq[7]}}] -0.036
set_max_delay -from [get_keepers {{ddr2_dimm_dq[10]} {ddr2_dimm_dq[11]} {ddr2_dimm_dq[12]} {ddr2_dimm_dq[13]} {ddr2_dimm_dq[14]} {ddr2_dimm_dq[15]} {ddr2_dimm_dq[8]} {ddr2_dimm_dq[9]}}] -0.036
set_max_delay -from [get_keepers {{ddr2_dimm_dq[16]} {ddr2_dimm_dq[17]} {ddr2_dimm_dq[18]} {ddr2_dimm_dq[19]} {ddr2_dimm_dq[20]} {ddr2_dimm_dq[21]} {ddr2_dimm_dq[22]} {ddr2_dimm_dq[23]}}] -0.036
set_max_delay -from [get_keepers {{ddr2_dimm_dq[24]} {ddr2_dimm_dq[25]} {ddr2_dimm_dq[26]} {ddr2_dimm_dq[27]} {ddr2_dimm_dq[28]} {ddr2_dimm_dq[29]} {ddr2_dimm_dq[30]} {ddr2_dimm_dq[31]}}] -0.036
set_max_delay -from [get_keepers {{ddr2_dimm_dq[32]} {ddr2_dimm_dq[33]} {ddr2_dimm_dq[34]} {ddr2_dimm_dq[35]} {ddr2_dimm_dq[36]} {ddr2_dimm_dq[37]} {ddr2_dimm_dq[38]} {ddr2_dimm_dq[39]}}] -0.036
set_max_delay -from [get_keepers {{ddr2_dimm_dq[40]} {ddr2_dimm_dq[41]} {ddr2_dimm_dq[42]} {ddr2_dimm_dq[43]} {ddr2_dimm_dq[44]} {ddr2_dimm_dq[45]} {ddr2_dimm_dq[46]} {ddr2_dimm_dq[47]}}] -0.036
set_max_delay -from [get_keepers {{ddr2_dimm_dq[48]} {ddr2_dimm_dq[49]} {ddr2_dimm_dq[50]} {ddr2_dimm_dq[51]} {ddr2_dimm_dq[52]} {ddr2_dimm_dq[53]} {ddr2_dimm_dq[54]} {ddr2_dimm_dq[55]}}] -0.036
set_max_delay -from [get_keepers {{ddr2_dimm_dq[56]} {ddr2_dimm_dq[57]} {ddr2_dimm_dq[58]} {ddr2_dimm_dq[59]} {ddr2_dimm_dq[60]} {ddr2_dimm_dq[61]} {ddr2_dimm_dq[62]} {ddr2_dimm_dq[63]}}] -0.036


#**************************************************************
# Set Minimum Delay
#**************************************************************

set_min_delay -from  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|scan_clk|q_clock}]  -to  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]}] -9.000
set_min_delay -from  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]}]  -to  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|scan_clk|q_clock}] -9.000
set_min_delay -from  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5]}]  -to  [get_clocks {a2_pex_x8_app|test_app|\gen_2:mem_ctrl|a2_ddr2_dimm_1GB_controller_phy_inst|a2_ddr2_dimm_1GB_phy_inst|a2_ddr2_dimm_1GB_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]}] -5.000
set_min_delay -from [get_ports { a2_pex_x8_app_if:a2_pex_x8_app|a2_pex_x8_plus:ep_plus|a2_pex_x8:epmap|a2_pex_x8_serdes:serdes|a2_pex_x8_serdes_alt4gxb_de9b:a2_pex_x8_serdes_alt4gxb_de9b_component|tx_rxdetectvalidout[2] }] 0.000
set_min_delay -from [get_ports { a2_pex_x8_app_if:a2_pex_x8_app|a2_pex_x8_plus:ep_plus|a2_pex_x8:epmap|a2_pex_x8_serdes:serdes|a2_pex_x8_serdes_alt4gxb_de9b:a2_pex_x8_serdes_alt4gxb_de9b_component|rx_pcs_rxfound_wire[4] }] 0.000
set_min_delay -to [get_ports { a2_pex_x8_app_if:a2_pex_x8_app|a2_pex_x8_plus:ep_plus|a2_pex_x8:epmap|a2_pex_x8_serdes:serdes|a2_pex_x8_serdes_alt4gxb_de9b:a2_pex_x8_serdes_alt4gxb_de9b_component|transmit_pma2~OBSERVABLE_FORCE_ELEC_IDLE }] 0.000
set_min_delay -to [get_ports { a2_pex_x8_app_if:a2_pex_x8_app|a2_pex_x8_plus:ep_plus|a2_pex_x8:epmap|a2_pex_x8_serdes:serdes|a2_pex_x8_serdes_alt4gxb_de9b:a2_pex_x8_serdes_alt4gxb_de9b_component|transmit_pma2~OBSERVABLE_TX_DET_RX }] 0.000
set_min_delay -to [get_ports { a2_pex_x8_app_if:a2_pex_x8_app|a2_pex_x8_plus:ep_plus|a2_pex_x8:epmap|a2_pex_x8_serdes:serdes|a2_pex_x8_serdes_alt4gxb_de9b:a2_pex_x8_serdes_alt4gxb_de9b_component|transmit_pcs5~OBSERVABLEQUADRESET }] 0.000
set_min_delay -to [get_ports { a2_pex_x8_app_if:a2_pex_x8_app|a2_pex_x8_plus:ep_plus|a2_pex_x8:epmap|a2_pex_x8_serdes:serdes|a2_pex_x8_serdes_alt4gxb_de9b:a2_pex_x8_serdes_alt4gxb_de9b_component|transmit_pcs5~OBSERVABLE_DIGITAL_RESET }] 0.000
set_min_delay -from [get_ports { a2_pex_x8_app_if:a2_pex_x8_app|a2_pex_x8_plus:ep_plus|a2_pex_x8:epmap|a2_pex_x8_serdes:serdes|a2_pex_x8_serdes_alt4gxb_de9b:a2_pex_x8_serdes_alt4gxb_de9b_component|tx_rxdetectvalidout[7] }] 0.000
set_min_delay -from [get_ports { a2_pex_x8_app_if:a2_pex_x8_app|a2_pex_x8_plus:ep_plus|a2_pex_x8:epmap|a2_pex_x8_serdes:serdes|a2_pex_x8_serdes_alt4gxb_de9b:a2_pex_x8_serdes_alt4gxb_de9b_component|rx_pcs_rxfound_wire[14] }] 0.000
set_min_delay -to [get_ports { a2_pex_x8_app_if:a2_pex_x8_app|a2_pex_x8_plus:ep_plus|a2_pex_x8:epmap|a2_pex_x8_serdes:serdes|a2_pex_x8_serdes_alt4gxb_de9b:a2_pex_x8_serdes_alt4gxb_de9b_component|transmit_pma7~OBSERVABLE_FORCE_ELEC_IDLE }] 0.000
set_min_delay -to [get_ports { a2_pex_x8_app_if:a2_pex_x8_app|a2_pex_x8_plus:ep_plus|a2_pex_x8:epmap|a2_pex_x8_serdes:serdes|a2_pex_x8_serdes_alt4gxb_de9b:a2_pex_x8_serdes_alt4gxb_de9b_component|transmit_pma7~OBSERVABLE_TX_DET_RX }] 0.000
set_min_delay -to [get_ports { a2_pex_x8_app_if:a2_pex_x8_app|a2_pex_x8_plus:ep_plus|a2_pex_x8:epmap|a2_pex_x8_serdes:serdes|a2_pex_x8_serdes_alt4gxb_de9b:a2_pex_x8_serdes_alt4gxb_de9b_component|receive_pcs4~OBSERVABLEQUADRESET }] 0.000
set_min_delay -to [get_ports { a2_pex_x8_app_if:a2_pex_x8_app|a2_pex_x8_plus:ep_plus|a2_pex_x8:epmap|a2_pex_x8_serdes:serdes|a2_pex_x8_serdes_alt4gxb_de9b:a2_pex_x8_serdes_alt4gxb_de9b_component|receive_pcs4~OBSERVABLE_DIGITAL_RESET }] 0.000
set_min_delay -to [get_ports { a2_pex_x8_app_if:a2_pex_x8_app|a2_pex_x8_plus:ep_plus|a2_pex_x8:epmap|a2_pex_x8_serdes:serdes|a2_pex_x8_serdes_alt4gxb_de9b:a2_pex_x8_serdes_alt4gxb_de9b_component|receive_pma2~OBSERVABLE_LOCK_TO_REF }] 0.000
set_min_delay -to [get_ports { a2_pex_x8_app_if:a2_pex_x8_app|a2_pex_x8_plus:ep_plus|a2_pex_x8:epmap|a2_pex_x8_serdes:serdes|a2_pex_x8_serdes_alt4gxb_de9b:a2_pex_x8_serdes_alt4gxb_de9b_component|cent_unit0~OBSERVABLEDPRIORESET }] 0.000
set_min_delay -to [get_ports { a2_pex_x8_app_if:a2_pex_x8_app|a2_pex_x8_plus:ep_plus|a2_pex_x8:epmap|a2_pex_x8_serdes:serdes|a2_pex_x8_serdes_alt4gxb_de9b:a2_pex_x8_serdes_alt4gxb_de9b_component|cent_unit0~OBSERVABLEDPRIOLOAD }] 0.000
set_min_delay -to [get_ports { a2_pex_x8_app_if:a2_pex_x8_app|a2_pex_x8_plus:ep_plus|a2_pex_x8:epmap|a2_pex_x8_serdes:serdes|a2_pex_x8_serdes_alt4gxb_de9b:a2_pex_x8_serdes_alt4gxb_de9b_component|cent_unit0~OBSERVABLEDPRIODISABLE }] 0.000
set_min_delay -to [get_ports { a2_pex_x8_app_if:a2_pex_x8_app|a2_pex_x8_plus:ep_plus|a2_pex_x8:epmap|a2_pex_x8_serdes:serdes|a2_pex_x8_serdes_alt4gxb_de9b:a2_pex_x8_serdes_alt4gxb_de9b_component|cent_unit0~OBSERVABLERXDIGITALRESET }] 0.000
set_min_delay -to [get_ports { a2_pex_x8_app_if:a2_pex_x8_app|a2_pex_x8_plus:ep_plus|a2_pex_x8:epmap|a2_pex_x8_serdes:serdes|a2_pex_x8_serdes_alt4gxb_de9b:a2_pex_x8_serdes_alt4gxb_de9b_component|cent_unit0~OBSERVABLETXDIGITALRESET }] 0.000
set_min_delay -to [get_ports { a2_pex_x8_app_if:a2_pex_x8_app|a2_pex_x8_plus:ep_plus|a2_pex_x8:epmap|a2_pex_x8_serdes:serdes|a2_pex_x8_serdes_alt4gxb_de9b:a2_pex_x8_serdes_alt4gxb_de9b_component|cent_unit0~OBSERVABLERXANALOGRESET }] 0.000
set_min_delay -to [get_ports { a2_pex_x8_app_if:a2_pex_x8_app|a2_pex_x8_plus:ep_plus|a2_pex_x8:epmap|a2_pex_x8_serdes:serdes|a2_pex_x8_serdes_alt4gxb_de9b:a2_pex_x8_serdes_alt4gxb_de9b_component|receive_pcs5~OBSERVABLEQUADRESET }] 0.000
set_min_delay -to [get_ports { a2_pex_x8_app_if:a2_pex_x8_app|a2_pex_x8_plus:ep_plus|a2_pex_x8:epmap|a2_pex_x8_serdes:serdes|a2_pex_x8_serdes_alt4gxb_de9b:a2_pex_x8_serdes_alt4gxb_de9b_component|receive_pcs5~OBSERVABLE_DIGITAL_RESET }] 0.000
set_min_delay -to [get_ports { a2_pex_x8_app_if:a2_pex_x8_app|a2_pex_x8_plus:ep_plus|a2_pex_x8:epmap|a2_pex_x8_serdes:serdes|a2_pex_x8_serdes_alt4gxb_de9b:a2_pex_x8_serdes_alt4gxb_de9b_component|transmit_pcs3~OBSERVABLEQUADRESET }] 0.000
set_min_delay -to [get_ports { a2_pex_x8_app_if:a2_pex_x8_app|a2_pex_x8_plus:ep_plus|a2_pex_x8:epmap|a2_pex_x8_serdes:serdes|a2_pex_x8_serdes_alt4gxb_de9b:a2_pex_x8_serdes_alt4gxb_de9b_component|transmit_pcs3~OBSERVABLE_DIGITAL_RESET }] 0.000
set_min_delay -to [get_ports { a2_pex_x8_app_if:a2_pex_x8_app|a2_pex_x8_plus:ep_plus|a2_pex_x8:epmap|a2_pex_x8_serdes:serdes|a2_pex_x8_serdes_alt4gxb_de9b:a2_pex_x8_serdes_alt4gxb_de9b_component|receive_pma3~OBSERVABLE_LOCK_TO_REF }] 0.000
set_min_delay -from [get_ports { a2_pex_x8_app_if:a2_pex_x8_app|a2_pex_x8_plus:ep_plus|a2_pex_x8:epmap|a2_pex_x8_serdes:serdes|a2_pex_x8_serdes_alt4gxb_de9b:a2_pex_x8_serdes_alt4gxb_de9b_component|tx_rxdetectvalidout[4] }] 0.000
set_min_delay -from [get_ports { a2_pex_x8_app_if:a2_pex_x8_app|a2_pex_x8_plus:ep_plus|a2_pex_x8:epmap|a2_pex_x8_serdes:serdes|a2_pex_x8_serdes_alt4gxb_de9b:a2_pex_x8_serdes_alt4gxb_de9b_component|rx_pcs_rxfound_wire[8] }] 0.000
set_min_delay -to [get_ports { a2_pex_x8_app_if:a2_pex_x8_app|a2_pex_x8_plus:ep_plus|a2_pex_x8:epmap|a2_pex_x8_serdes:serdes|a2_pex_x8_serdes_alt4gxb_de9b:a2_pex_x8_serdes_alt4gxb_de9b_component|transmit_pma4~OBSERVABLE_FORCE_ELEC_IDLE }] 0.000
set_min_delay -to [get_ports { a2_pex_x8_app_if:a2_pex_x8_app|a2_pex_x8_plus:ep_plus|a2_pex_x8:epmap|a2_pex_x8_serdes:serdes|a2_pex_x8_serdes_alt4gxb_de9b:a2_pex_x8_serdes_alt4gxb_de9b_component|transmit_pma4~OBSERVABLE_TX_DET_RX }] 0.000
set_min_delay -to [get_ports { a2_pex_x8_app_if:a2_pex_x8_app|a2_pex_x8_plus:ep_plus|a2_pex_x8:epmap|a2_pex_x8_serdes:serdes|a2_pex_x8_serdes_alt4gxb_de9b:a2_pex_x8_serdes_alt4gxb_de9b_component|transmit_pcs7~OBSERVABLEQUADRESET }] 0.000
set_min_delay -to [get_ports { a2_pex_x8_app_if:a2_pex_x8_app|a2_pex_x8_plus:ep_plus|a2_pex_x8:epmap|a2_pex_x8_serdes:serdes|a2_pex_x8_serdes_alt4gxb_de9b:a2_pex_x8_serdes_alt4gxb_de9b_component|transmit_pcs7~OBSERVABLE_DIGITAL_RESET }] 0.000
set_min_delay -to [get_ports { a2_pex_x8_app_if:a2_pex_x8_app|a2_pex_x8_plus:ep_plus|a2_pex_x8:epmap|a2_pex_x8_serdes:serdes|a2_pex_x8_serdes_alt4gxb_de9b:a2_pex_x8_serdes_alt4gxb_de9b_component|receive_pma5~OBSERVABLE_LOCK_TO_REF }] 0.000
set_min_delay -to [get_ports { a2_pex_x8_app_if:a2_pex_x8_app|a2_pex_x8_plus:ep_plus|a2_pex_x8:epmap|a2_pex_x8_serdes:serdes|a2_pex_x8_serdes_alt4gxb_de9b:a2_pex_x8_serdes_alt4gxb_de9b_component|transmit_pcs0~OBSERVABLEQUADRESET }] 0.000
set_min_delay -to [get_ports { a2_pex_x8_app_if:a2_pex_x8_app|a2_pex_x8_plus:ep_plus|a2_pex_x8:epmap|a2_pex_x8_serdes:serdes|a2_pex_x8_serdes_alt4gxb_de9b:a2_pex_x8_serdes_alt4gxb_de9b_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET }] 0.000
set_min_delay -to [get_ports { a2_pex_x8_app_if:a2_pex_x8_app|a2_pex_x8_plus:ep_plus|a2_pex_x8:epmap|a2_pex_x8_serdes:serdes|a2_pex_x8_serdes_alt4gxb_de9b:a2_pex_x8_serdes_alt4gxb_de9b_component|receive_pcs0~OBSERVABLEQUADRESET }] 0.000
set_min_delay -to [get_ports { a2_pex_x8_app_if:a2_pex_x8_app|a2_pex_x8_plus:ep_plus|a2_pex_x8:epmap|a2_pex_x8_serdes:serdes|a2_pex_x8_serdes_alt4gxb_de9b:a2_pex_x8_serdes_alt4gxb_de9b_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET }] 0.000
set_min_delay -from [get_ports { a2_pex_x8_app_if:a2_pex_x8_app|a2_pex_x8_plus:ep_plus|a2_pex_x8:epmap|a2_pex_x8_serdes:serdes|a2_pex_x8_serdes_alt4gxb_de9b:a2_pex_x8_serdes_alt4gxb_de9b_component|tx_rxdetectvalidout[0] }] 0.000
set_min_delay -from [get_ports { a2_pex_x8_app_if:a2_pex_x8_app|a2_pex_x8_plus:ep_plus|a2_pex_x8:epmap|a2_pex_x8_serdes:serdes|a2_pex_x8_serdes_alt4gxb_de9b:a2_pex_x8_serdes_alt4gxb_de9b_component|rx_pcs_rxfound_wire[0] }] 0.000
set_min_delay -to [get_ports { a2_pex_x8_app_if:a2_pex_x8_app|a2_pex_x8_plus:ep_plus|a2_pex_x8:epmap|a2_pex_x8_serdes:serdes|a2_pex_x8_serdes_alt4gxb_de9b:a2_pex_x8_serdes_alt4gxb_de9b_component|transmit_pma0~OBSERVABLE_FORCE_ELEC_IDLE }] 0.000
set_min_delay -to [get_ports { a2_pex_x8_app_if:a2_pex_x8_app|a2_pex_x8_plus:ep_plus|a2_pex_x8:epmap|a2_pex_x8_serdes:serdes|a2_pex_x8_serdes_alt4gxb_de9b:a2_pex_x8_serdes_alt4gxb_de9b_component|transmit_pma0~OBSERVABLE_TX_DET_RX }] 0.000
set_min_delay -to [get_ports { a2_pex_x8_app_if:a2_pex_x8_app|a2_pex_x8_plus:ep_plus|a2_pex_x8:epmap|a2_pex_x8_serdes:serdes|a2_pex_x8_serdes_alt4gxb_de9b:a2_pex_x8_serdes_alt4gxb_de9b_component|receive_pcs6~OBSERVABLEQUADRESET }] 0.000
set_min_delay -to [get_ports { a2_pex_x8_app_if:a2_pex_x8_app|a2_pex_x8_plus:ep_plus|a2_pex_x8:epmap|a2_pex_x8_serdes:serdes|a2_pex_x8_serdes_alt4gxb_de9b:a2_pex_x8_serdes_alt4gxb_de9b_component|receive_pcs6~OBSERVABLE_DIGITAL_RESET }] 0.000
set_min_delay -to [get_ports { a2_pex_x8_app_if:a2_pex_x8_app|a2_pex_x8_plus:ep_plus|a2_pex_x8:epmap|a2_pex_x8_serdes:serdes|a2_pex_x8_serdes_alt4gxb_de9b:a2_pex_x8_serdes_alt4gxb_de9b_component|cent_unit1~OBSERVABLEDPRIORESET }] 0.000
set_min_delay -to [get_ports { a2_pex_x8_app_if:a2_pex_x8_app|a2_pex_x8_plus:ep_plus|a2_pex_x8:epmap|a2_pex_x8_serdes:serdes|a2_pex_x8_serdes_alt4gxb_de9b:a2_pex_x8_serdes_alt4gxb_de9b_component|cent_unit1~OBSERVABLEDPRIOLOAD }] 0.000
set_min_delay -to [get_ports { a2_pex_x8_app_if:a2_pex_x8_app|a2_pex_x8_plus:ep_plus|a2_pex_x8:epmap|a2_pex_x8_serdes:serdes|a2_pex_x8_serdes_alt4gxb_de9b:a2_pex_x8_serdes_alt4gxb_de9b_component|cent_unit1~OBSERVABLEDPRIODISABLE }] 0.000
set_min_delay -to [get_ports { a2_pex_x8_app_if:a2_pex_x8_app|a2_pex_x8_plus:ep_plus|a2_pex_x8:epmap|a2_pex_x8_serdes:serdes|a2_pex_x8_serdes_alt4gxb_de9b:a2_pex_x8_serdes_alt4gxb_de9b_component|cent_unit1~OBSERVABLERXDIGITALRESET }] 0.000
set_min_delay -to [get_ports { a2_pex_x8_app_if:a2_pex_x8_app|a2_pex_x8_plus:ep_plus|a2_pex_x8:epmap|a2_pex_x8_serdes:serdes|a2_pex_x8_serdes_alt4gxb_de9b:a2_pex_x8_serdes_alt4gxb_de9b_component|cent_unit1~OBSERVABLETXDIGITALRESET }] 0.000
set_min_delay -to [get_ports { a2_pex_x8_app_if:a2_pex_x8_app|a2_pex_x8_plus:ep_plus|a2_pex_x8:epmap|a2_pex_x8_serdes:serdes|a2_pex_x8_serdes_alt4gxb_de9b:a2_pex_x8_serdes_alt4gxb_de9b_component|cent_unit1~OBSERVABLERXANALOGRESET }] 0.000
set_min_delay -to [get_ports { a2_pex_x8_app_if:a2_pex_x8_app|a2_pex_x8_plus:ep_plus|a2_pex_x8:epmap|a2_pex_x8_serdes:serdes|a2_pex_x8_serdes_alt4gxb_de9b:a2_pex_x8_serdes_alt4gxb_de9b_component|receive_pcs1~OBSERVABLEQUADRESET }] 0.000
set_min_delay -to [get_ports { a2_pex_x8_app_if:a2_pex_x8_app|a2_pex_x8_plus:ep_plus|a2_pex_x8:epmap|a2_pex_x8_serdes:serdes|a2_pex_x8_serdes_alt4gxb_de9b:a2_pex_x8_serdes_alt4gxb_de9b_component|receive_pcs1~OBSERVABLE_DIGITAL_RESET }] 0.000
set_min_delay -from [get_ports { a2_pex_x8_app_if:a2_pex_x8_app|a2_pex_x8_plus:ep_plus|a2_pex_x8:epmap|a2_pex_x8_serdes:serdes|a2_pex_x8_serdes_alt4gxb_de9b:a2_pex_x8_serdes_alt4gxb_de9b_component|tx_rxdetectvalidout[5] }] 0.000
set_min_delay -from [get_ports { a2_pex_x8_app_if:a2_pex_x8_app|a2_pex_x8_plus:ep_plus|a2_pex_x8:epmap|a2_pex_x8_serdes:serdes|a2_pex_x8_serdes_alt4gxb_de9b:a2_pex_x8_serdes_alt4gxb_de9b_component|rx_pcs_rxfound_wire[10] }] 0.000
set_min_delay -to [get_ports { a2_pex_x8_app_if:a2_pex_x8_app|a2_pex_x8_plus:ep_plus|a2_pex_x8:epmap|a2_pex_x8_serdes:serdes|a2_pex_x8_serdes_alt4gxb_de9b:a2_pex_x8_serdes_alt4gxb_de9b_component|transmit_pma5~OBSERVABLE_FORCE_ELEC_IDLE }] 0.000
set_min_delay -to [get_ports { a2_pex_x8_app_if:a2_pex_x8_app|a2_pex_x8_plus:ep_plus|a2_pex_x8:epmap|a2_pex_x8_serdes:serdes|a2_pex_x8_serdes_alt4gxb_de9b:a2_pex_x8_serdes_alt4gxb_de9b_component|transmit_pma5~OBSERVABLE_TX_DET_RX }] 0.000
set_min_delay -to [get_ports { a2_pex_x8_app_if:a2_pex_x8_app|a2_pex_x8_plus:ep_plus|a2_pex_x8:epmap|a2_pex_x8_serdes:serdes|a2_pex_x8_serdes_alt4gxb_de9b:a2_pex_x8_serdes_alt4gxb_de9b_component|receive_pma6~OBSERVABLE_LOCK_TO_REF }] 0.000
set_min_delay -to [get_ports { a2_pex_x8_app_if:a2_pex_x8_app|a2_pex_x8_plus:ep_plus|a2_pex_x8:epmap|a2_pex_x8_serdes:serdes|a2_pex_x8_serdes_alt4gxb_de9b:a2_pex_x8_serdes_alt4gxb_de9b_component|receive_pma0~OBSERVABLE_LOCK_TO_REF }] 0.000
set_min_delay -from [get_ports { a2_pex_x8_app_if:a2_pex_x8_app|a2_pex_x8_plus:ep_plus|a2_pex_x8:epmap|a2_pex_x8_serdes:serdes|a2_pex_x8_serdes_alt4gxb_de9b:a2_pex_x8_serdes_alt4gxb_de9b_component|tx_rxdetectvalidout[1] }] 0.000
set_min_delay -from [get_ports { a2_pex_x8_app_if:a2_pex_x8_app|a2_pex_x8_plus:ep_plus|a2_pex_x8:epmap|a2_pex_x8_serdes:serdes|a2_pex_x8_serdes_alt4gxb_de9b:a2_pex_x8_serdes_alt4gxb_de9b_component|rx_pcs_rxfound_wire[2] }] 0.000
set_min_delay -to [get_ports { a2_pex_x8_app_if:a2_pex_x8_app|a2_pex_x8_plus:ep_plus|a2_pex_x8:epmap|a2_pex_x8_serdes:serdes|a2_pex_x8_serdes_alt4gxb_de9b:a2_pex_x8_serdes_alt4gxb_de9b_component|transmit_pma1~OBSERVABLE_FORCE_ELEC_IDLE }] 0.000
set_min_delay -to [get_ports { a2_pex_x8_app_if:a2_pex_x8_app|a2_pex_x8_plus:ep_plus|a2_pex_x8:epmap|a2_pex_x8_serdes:serdes|a2_pex_x8_serdes_alt4gxb_de9b:a2_pex_x8_serdes_alt4gxb_de9b_component|transmit_pma1~OBSERVABLE_TX_DET_RX }] 0.000
set_min_delay -to [get_ports { a2_pex_x8_app_if:a2_pex_x8_app|a2_pex_x8_plus:ep_plus|a2_pex_x8:epmap|a2_pex_x8_serdes:serdes|a2_pex_x8_serdes_alt4gxb_de9b:a2_pex_x8_serdes_alt4gxb_de9b_component|receive_pcs7~OBSERVABLEQUADRESET }] 0.000
set_min_delay -to [get_ports { a2_pex_x8_app_if:a2_pex_x8_app|a2_pex_x8_plus:ep_plus|a2_pex_x8:epmap|a2_pex_x8_serdes:serdes|a2_pex_x8_serdes_alt4gxb_de9b:a2_pex_x8_serdes_alt4gxb_de9b_component|receive_pcs7~OBSERVABLE_DIGITAL_RESET }] 0.000
set_min_delay -to [get_ports { a2_pex_x8_app_if:a2_pex_x8_app|a2_pex_x8_plus:ep_plus|a2_pex_x8:epmap|a2_pex_x8_serdes:serdes|a2_pex_x8_serdes_alt4gxb_de9b:a2_pex_x8_serdes_alt4gxb_de9b_component|transmit_pcs4~OBSERVABLEQUADRESET }] 0.000
set_min_delay -to [get_ports { a2_pex_x8_app_if:a2_pex_x8_app|a2_pex_x8_plus:ep_plus|a2_pex_x8:epmap|a2_pex_x8_serdes:serdes|a2_pex_x8_serdes_alt4gxb_de9b:a2_pex_x8_serdes_alt4gxb_de9b_component|transmit_pcs4~OBSERVABLE_DIGITAL_RESET }] 0.000
set_min_delay -to [get_ports { a2_pex_x8_app_if:a2_pex_x8_app|a2_pex_x8_plus:ep_plus|a2_pex_x8:epmap|a2_pex_x8_serdes:serdes|a2_pex_x8_serdes_alt4gxb_de9b:a2_pex_x8_serdes_alt4gxb_de9b_component|receive_pcs2~OBSERVABLEQUADRESET }] 0.000
set_min_delay -to [get_ports { a2_pex_x8_app_if:a2_pex_x8_app|a2_pex_x8_plus:ep_plus|a2_pex_x8:epmap|a2_pex_x8_serdes:serdes|a2_pex_x8_serdes_alt4gxb_de9b:a2_pex_x8_serdes_alt4gxb_de9b_component|receive_pcs2~OBSERVABLE_DIGITAL_RESET }] 0.000
set_min_delay -from [get_ports { a2_pex_x8_app_if:a2_pex_x8_app|a2_pex_x8_plus:ep_plus|a2_pex_x8:epmap|a2_pex_x8_serdes:serdes|a2_pex_x8_serdes_alt4gxb_de9b:a2_pex_x8_serdes_alt4gxb_de9b_component|tx_rxdetectvalidout[6] }] 0.000
set_min_delay -from [get_ports { a2_pex_x8_app_if:a2_pex_x8_app|a2_pex_x8_plus:ep_plus|a2_pex_x8:epmap|a2_pex_x8_serdes:serdes|a2_pex_x8_serdes_alt4gxb_de9b:a2_pex_x8_serdes_alt4gxb_de9b_component|rx_pcs_rxfound_wire[12] }] 0.000
set_min_delay -to [get_ports { a2_pex_x8_app_if:a2_pex_x8_app|a2_pex_x8_plus:ep_plus|a2_pex_x8:epmap|a2_pex_x8_serdes:serdes|a2_pex_x8_serdes_alt4gxb_de9b:a2_pex_x8_serdes_alt4gxb_de9b_component|transmit_pma6~OBSERVABLE_FORCE_ELEC_IDLE }] 0.000
set_min_delay -to [get_ports { a2_pex_x8_app_if:a2_pex_x8_app|a2_pex_x8_plus:ep_plus|a2_pex_x8:epmap|a2_pex_x8_serdes:serdes|a2_pex_x8_serdes_alt4gxb_de9b:a2_pex_x8_serdes_alt4gxb_de9b_component|transmit_pma6~OBSERVABLE_TX_DET_RX }] 0.000
set_min_delay -to [get_ports { a2_pex_x8_app_if:a2_pex_x8_app|a2_pex_x8_plus:ep_plus|a2_pex_x8:epmap|a2_pex_x8_serdes:serdes|a2_pex_x8_serdes_alt4gxb_de9b:a2_pex_x8_serdes_alt4gxb_de9b_component|receive_pma7~OBSERVABLE_LOCK_TO_REF }] 0.000
set_min_delay -to [get_ports { a2_pex_x8_app_if:a2_pex_x8_app|a2_pex_x8_plus:ep_plus|a2_pex_x8:epmap|a2_pex_x8_serdes:serdes|a2_pex_x8_serdes_alt4gxb_de9b:a2_pex_x8_serdes_alt4gxb_de9b_component|transmit_pcs1~OBSERVABLEQUADRESET }] 0.000
set_min_delay -to [get_ports { a2_pex_x8_app_if:a2_pex_x8_app|a2_pex_x8_plus:ep_plus|a2_pex_x8:epmap|a2_pex_x8_serdes:serdes|a2_pex_x8_serdes_alt4gxb_de9b:a2_pex_x8_serdes_alt4gxb_de9b_component|transmit_pcs1~OBSERVABLE_DIGITAL_RESET }] 0.000
set_min_delay -to [get_ports { a2_pex_x8_app_if:a2_pex_x8_app|a2_pex_x8_plus:ep_plus|a2_pex_x8:epmap|a2_pex_x8_serdes:serdes|a2_pex_x8_serdes_alt4gxb_de9b:a2_pex_x8_serdes_alt4gxb_de9b_component|receive_pma1~OBSERVABLE_LOCK_TO_REF }] 0.000
set_min_delay -to [get_ports { a2_pex_x8_app_if:a2_pex_x8_app|a2_pex_x8_plus:ep_plus|a2_pex_x8:epmap|a2_pex_x8_serdes:serdes|a2_pex_x8_serdes_alt4gxb_de9b:a2_pex_x8_serdes_alt4gxb_de9b_component|receive_pcs3~OBSERVABLEQUADRESET }] 0.000
set_min_delay -to [get_ports { a2_pex_x8_app_if:a2_pex_x8_app|a2_pex_x8_plus:ep_plus|a2_pex_x8:epmap|a2_pex_x8_serdes:serdes|a2_pex_x8_serdes_alt4gxb_de9b:a2_pex_x8_serdes_alt4gxb_de9b_component|receive_pcs3~OBSERVABLE_DIGITAL_RESET }] 0.000
set_min_delay -to [get_ports { a2_pex_x8_app_if:a2_pex_x8_app|a2_pex_x8_plus:ep_plus|a2_pex_x8:epmap|a2_pex_x8_serdes:serdes|a2_pex_x8_serdes_alt4gxb_de9b:a2_pex_x8_serdes_alt4gxb_de9b_component|transmit_pcs2~OBSERVABLEQUADRESET }] 0.000
set_min_delay -to [get_ports { a2_pex_x8_app_if:a2_pex_x8_app|a2_pex_x8_plus:ep_plus|a2_pex_x8:epmap|a2_pex_x8_serdes:serdes|a2_pex_x8_serdes_alt4gxb_de9b:a2_pex_x8_serdes_alt4gxb_de9b_component|transmit_pcs2~OBSERVABLE_DIGITAL_RESET }] 0.000
set_min_delay -from [get_ports { a2_pex_x8_app_if:a2_pex_x8_app|a2_pex_x8_plus:ep_plus|a2_pex_x8:epmap|a2_pex_x8_serdes:serdes|a2_pex_x8_serdes_alt4gxb_de9b:a2_pex_x8_serdes_alt4gxb_de9b_component|tx_rxdetectvalidout[3] }] 0.000
set_min_delay -from [get_ports { a2_pex_x8_app_if:a2_pex_x8_app|a2_pex_x8_plus:ep_plus|a2_pex_x8:epmap|a2_pex_x8_serdes:serdes|a2_pex_x8_serdes_alt4gxb_de9b:a2_pex_x8_serdes_alt4gxb_de9b_component|rx_pcs_rxfound_wire[6] }] 0.000
set_min_delay -to [get_ports { a2_pex_x8_app_if:a2_pex_x8_app|a2_pex_x8_plus:ep_plus|a2_pex_x8:epmap|a2_pex_x8_serdes:serdes|a2_pex_x8_serdes_alt4gxb_de9b:a2_pex_x8_serdes_alt4gxb_de9b_component|transmit_pma3~OBSERVABLE_FORCE_ELEC_IDLE }] 0.000
set_min_delay -to [get_ports { a2_pex_x8_app_if:a2_pex_x8_app|a2_pex_x8_plus:ep_plus|a2_pex_x8:epmap|a2_pex_x8_serdes:serdes|a2_pex_x8_serdes_alt4gxb_de9b:a2_pex_x8_serdes_alt4gxb_de9b_component|transmit_pma3~OBSERVABLE_TX_DET_RX }] 0.000
set_min_delay -to [get_ports { a2_pex_x8_app_if:a2_pex_x8_app|a2_pex_x8_plus:ep_plus|a2_pex_x8:epmap|a2_pex_x8_serdes:serdes|a2_pex_x8_serdes_alt4gxb_de9b:a2_pex_x8_serdes_alt4gxb_de9b_component|transmit_pcs6~OBSERVABLEQUADRESET }] 0.000
set_min_delay -to [get_ports { a2_pex_x8_app_if:a2_pex_x8_app|a2_pex_x8_plus:ep_plus|a2_pex_x8:epmap|a2_pex_x8_serdes:serdes|a2_pex_x8_serdes_alt4gxb_de9b:a2_pex_x8_serdes_alt4gxb_de9b_component|transmit_pcs6~OBSERVABLE_DIGITAL_RESET }] 0.000
set_min_delay -to [get_ports { a2_pex_x8_app_if:a2_pex_x8_app|a2_pex_x8_plus:ep_plus|a2_pex_x8:epmap|a2_pex_x8_serdes:serdes|a2_pex_x8_serdes_alt4gxb_de9b:a2_pex_x8_serdes_alt4gxb_de9b_component|receive_pma4~OBSERVABLE_LOCK_TO_REF }] 0.000
set_min_delay -from [get_keepers {{ddr2_dimm_dq[0]} {ddr2_dimm_dq[1]} {ddr2_dimm_dq[2]} {ddr2_dimm_dq[3]} {ddr2_dimm_dq[4]} {ddr2_dimm_dq[5]} {ddr2_dimm_dq[6]} {ddr2_dimm_dq[7]}}] -1.931
set_min_delay -from [get_keepers {{ddr2_dimm_dq[10]} {ddr2_dimm_dq[11]} {ddr2_dimm_dq[12]} {ddr2_dimm_dq[13]} {ddr2_dimm_dq[14]} {ddr2_dimm_dq[15]} {ddr2_dimm_dq[8]} {ddr2_dimm_dq[9]}}] -1.931
set_min_delay -from [get_keepers {{ddr2_dimm_dq[16]} {ddr2_dimm_dq[17]} {ddr2_dimm_dq[18]} {ddr2_dimm_dq[19]} {ddr2_dimm_dq[20]} {ddr2_dimm_dq[21]} {ddr2_dimm_dq[22]} {ddr2_dimm_dq[23]}}] -1.931
set_min_delay -from [get_keepers {{ddr2_dimm_dq[24]} {ddr2_dimm_dq[25]} {ddr2_dimm_dq[26]} {ddr2_dimm_dq[27]} {ddr2_dimm_dq[28]} {ddr2_dimm_dq[29]} {ddr2_dimm_dq[30]} {ddr2_dimm_dq[31]}}] -1.931
set_min_delay -from [get_keepers {{ddr2_dimm_dq[32]} {ddr2_dimm_dq[33]} {ddr2_dimm_dq[34]} {ddr2_dimm_dq[35]} {ddr2_dimm_dq[36]} {ddr2_dimm_dq[37]} {ddr2_dimm_dq[38]} {ddr2_dimm_dq[39]}}] -1.931
set_min_delay -from [get_keepers {{ddr2_dimm_dq[40]} {ddr2_dimm_dq[41]} {ddr2_dimm_dq[42]} {ddr2_dimm_dq[43]} {ddr2_dimm_dq[44]} {ddr2_dimm_dq[45]} {ddr2_dimm_dq[46]} {ddr2_dimm_dq[47]}}] -1.931
set_min_delay -from [get_keepers {{ddr2_dimm_dq[48]} {ddr2_dimm_dq[49]} {ddr2_dimm_dq[50]} {ddr2_dimm_dq[51]} {ddr2_dimm_dq[52]} {ddr2_dimm_dq[53]} {ddr2_dimm_dq[54]} {ddr2_dimm_dq[55]}}] -1.931
set_min_delay -from [get_keepers {{ddr2_dimm_dq[56]} {ddr2_dimm_dq[57]} {ddr2_dimm_dq[58]} {ddr2_dimm_dq[59]} {ddr2_dimm_dq[60]} {ddr2_dimm_dq[61]} {ddr2_dimm_dq[62]} {ddr2_dimm_dq[63]}}] -1.931


#**************************************************************
# Set Input Transition
#**************************************************************

