INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_basys3/code_key/code_key.srcs/sources_1/new/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
ERROR: [VRFC 10-1280] procedural assignment to a non-register clk_n is not permitted, left-hand side should be reg/integer/time/genvar [D:/FPGA_basys3/code_key/code_key.srcs/sources_1/new/clk_div.v:43]
ERROR: [VRFC 10-1280] procedural assignment to a non-register clk_n is not permitted, left-hand side should be reg/integer/time/genvar [D:/FPGA_basys3/code_key/code_key.srcs/sources_1/new/clk_div.v:43]
ERROR: [VRFC 10-1040] module clk_div ignored due to previous errors [D:/FPGA_basys3/code_key/code_key.srcs/sources_1/new/clk_div.v:23]
