
*** Running vivado
    with args -log design_2_VGA_Controller_v1_0_0_2.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_2_VGA_Controller_v1_0_0_2.tcl


ECHO is off.
ECHO is off.

****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source design_2_VGA_Controller_v1_0_0_2.tcl -notrace
create_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 485.242 ; gain = 178.090
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/JosephThompson/VivadoProjects/Nexys-Video-AXI-PS2-Keyboard-2018.2-1'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/JosephThompson/AppData/Roaming/Xilinx/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/JosephThompson/VivadoProjects/Basys3_bd_withGPIO/Basys3_bd_withGPIO.cache/ip 
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_2_VGA_Controller_v1_0_0_2
Command: synth_design -top design_2_VGA_Controller_v1_0_0_2 -part xc7a35tcpg236-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 17460
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1330.043 ; gain = 438.973
---------------------------------------------------------------------------------
INFO: [Synth 8-11241] undeclared symbol 'blanking', assumed default net type 'wire' [c:/Users/JosephThompson/VivadoProjects/Basys3_bd_withGPIO/Basys3_bd_withGPIO.gen/sources_1/bd/design_2/ipshared/b7b6/src/PixelLogic.v:22]
INFO: [Synth 8-11241] undeclared symbol 'hsync_on', assumed default net type 'wire' [c:/Users/JosephThompson/VivadoProjects/Basys3_bd_withGPIO/Basys3_bd_withGPIO.gen/sources_1/bd/design_2/ipshared/b7b6/src/SyncGen.v:50]
INFO: [Synth 8-11241] undeclared symbol 'hsync_off', assumed default net type 'wire' [c:/Users/JosephThompson/VivadoProjects/Basys3_bd_withGPIO/Basys3_bd_withGPIO.gen/sources_1/bd/design_2/ipshared/b7b6/src/SyncGen.v:51]
INFO: [Synth 8-11241] undeclared symbol 'hblank_on', assumed default net type 'wire' [c:/Users/JosephThompson/VivadoProjects/Basys3_bd_withGPIO/Basys3_bd_withGPIO.gen/sources_1/bd/design_2/ipshared/b7b6/src/SyncGen.v:52]
INFO: [Synth 8-11241] undeclared symbol 'hblank_off', assumed default net type 'wire' [c:/Users/JosephThompson/VivadoProjects/Basys3_bd_withGPIO/Basys3_bd_withGPIO.gen/sources_1/bd/design_2/ipshared/b7b6/src/SyncGen.v:53]
INFO: [Synth 8-11241] undeclared symbol 'vsync_on', assumed default net type 'wire' [c:/Users/JosephThompson/VivadoProjects/Basys3_bd_withGPIO/Basys3_bd_withGPIO.gen/sources_1/bd/design_2/ipshared/b7b6/src/SyncGen.v:54]
INFO: [Synth 8-11241] undeclared symbol 'vsync_off', assumed default net type 'wire' [c:/Users/JosephThompson/VivadoProjects/Basys3_bd_withGPIO/Basys3_bd_withGPIO.gen/sources_1/bd/design_2/ipshared/b7b6/src/SyncGen.v:55]
INFO: [Synth 8-11241] undeclared symbol 'vblank_on', assumed default net type 'wire' [c:/Users/JosephThompson/VivadoProjects/Basys3_bd_withGPIO/Basys3_bd_withGPIO.gen/sources_1/bd/design_2/ipshared/b7b6/src/SyncGen.v:56]
INFO: [Synth 8-11241] undeclared symbol 'vblank_off', assumed default net type 'wire' [c:/Users/JosephThompson/VivadoProjects/Basys3_bd_withGPIO/Basys3_bd_withGPIO.gen/sources_1/bd/design_2/ipshared/b7b6/src/SyncGen.v:57]
INFO: [Synth 8-6157] synthesizing module 'design_2_VGA_Controller_v1_0_0_2' [c:/Users/JosephThompson/VivadoProjects/Basys3_bd_withGPIO/Basys3_bd_withGPIO.gen/sources_1/bd/design_2/ip/design_2_VGA_Controller_v1_0_0_2/synth/design_2_VGA_Controller_v1_0_0_2.v:53]
INFO: [Synth 8-6157] synthesizing module 'VGA_Controller_v1_0' [c:/Users/JosephThompson/VivadoProjects/Basys3_bd_withGPIO/Basys3_bd_withGPIO.gen/sources_1/bd/design_2/ipshared/b7b6/src/VGA_Controller_v1_0.v:4]
INFO: [Synth 8-6157] synthesizing module 'VGA_Controller_v1_0_S_AXI' [c:/Users/JosephThompson/VivadoProjects/Basys3_bd_withGPIO/Basys3_bd_withGPIO.gen/sources_1/bd/design_2/ipshared/b7b6/src/VGA_Controller_v1_0_S_AXI.v:4]
INFO: [Synth 8-226] default block is never used [c:/Users/JosephThompson/VivadoProjects/Basys3_bd_withGPIO/Basys3_bd_withGPIO.gen/sources_1/bd/design_2/ipshared/b7b6/src/VGA_Controller_v1_0_S_AXI.v:237]
INFO: [Synth 8-226] default block is never used [c:/Users/JosephThompson/VivadoProjects/Basys3_bd_withGPIO/Basys3_bd_withGPIO.gen/sources_1/bd/design_2/ipshared/b7b6/src/VGA_Controller_v1_0_S_AXI.v:384]
INFO: [Synth 8-6157] synthesizing module 'SyncGen' [c:/Users/JosephThompson/VivadoProjects/Basys3_bd_withGPIO/Basys3_bd_withGPIO.gen/sources_1/bd/design_2/ipshared/b7b6/src/SyncGen.v:27]
INFO: [Synth 8-6155] done synthesizing module 'SyncGen' (0#1) [c:/Users/JosephThompson/VivadoProjects/Basys3_bd_withGPIO/Basys3_bd_withGPIO.gen/sources_1/bd/design_2/ipshared/b7b6/src/SyncGen.v:27]
INFO: [Synth 8-6157] synthesizing module 'PixelLogic' [c:/Users/JosephThompson/VivadoProjects/Basys3_bd_withGPIO/Basys3_bd_withGPIO.gen/sources_1/bd/design_2/ipshared/b7b6/src/PixelLogic.v:15]
INFO: [Synth 8-6155] done synthesizing module 'PixelLogic' (0#1) [c:/Users/JosephThompson/VivadoProjects/Basys3_bd_withGPIO/Basys3_bd_withGPIO.gen/sources_1/bd/design_2/ipshared/b7b6/src/PixelLogic.v:15]
INFO: [Synth 8-6155] done synthesizing module 'VGA_Controller_v1_0_S_AXI' (0#1) [c:/Users/JosephThompson/VivadoProjects/Basys3_bd_withGPIO/Basys3_bd_withGPIO.gen/sources_1/bd/design_2/ipshared/b7b6/src/VGA_Controller_v1_0_S_AXI.v:4]
INFO: [Synth 8-6155] done synthesizing module 'VGA_Controller_v1_0' (0#1) [c:/Users/JosephThompson/VivadoProjects/Basys3_bd_withGPIO/Basys3_bd_withGPIO.gen/sources_1/bd/design_2/ipshared/b7b6/src/VGA_Controller_v1_0.v:4]
INFO: [Synth 8-6155] done synthesizing module 'design_2_VGA_Controller_v1_0_0_2' (0#1) [c:/Users/JosephThompson/VivadoProjects/Basys3_bd_withGPIO/Basys3_bd_withGPIO.gen/sources_1/bd/design_2/ip/design_2_VGA_Controller_v1_0_0_2/synth/design_2_VGA_Controller_v1_0_0_2.v:53]
WARNING: [Synth 8-7129] Port clk in module PixelLogic is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module PixelLogic is either unconnected or has no load
WARNING: [Synth 8-7129] Port vcount[9] in module PixelLogic is either unconnected or has no load
WARNING: [Synth 8-7129] Port vcount[8] in module PixelLogic is either unconnected or has no load
WARNING: [Synth 8-7129] Port vcount[7] in module PixelLogic is either unconnected or has no load
WARNING: [Synth 8-7129] Port vcount[6] in module PixelLogic is either unconnected or has no load
WARNING: [Synth 8-7129] Port vcount[5] in module PixelLogic is either unconnected or has no load
WARNING: [Synth 8-7129] Port vcount[4] in module PixelLogic is either unconnected or has no load
WARNING: [Synth 8-7129] Port vcount[3] in module PixelLogic is either unconnected or has no load
WARNING: [Synth 8-7129] Port vcount[2] in module PixelLogic is either unconnected or has no load
WARNING: [Synth 8-7129] Port vcount[1] in module PixelLogic is either unconnected or has no load
WARNING: [Synth 8-7129] Port vcount[0] in module PixelLogic is either unconnected or has no load
WARNING: [Synth 8-7129] Port hblank in module PixelLogic is either unconnected or has no load
WARNING: [Synth 8-7129] Port vblank in module PixelLogic is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[2] in module VGA_Controller_v1_0_S_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[1] in module VGA_Controller_v1_0_S_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[0] in module VGA_Controller_v1_0_S_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[2] in module VGA_Controller_v1_0_S_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[1] in module VGA_Controller_v1_0_S_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[0] in module VGA_Controller_v1_0_S_AXI is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1444.391 ; gain = 553.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1444.391 ; gain = 553.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1444.391 ; gain = 553.320
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1444.391 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/JosephThompson/VivadoProjects/Basys3_bd_withGPIO/Basys3_bd_withGPIO.gen/sources_1/bd/design_2/ip/design_2_VGA_Controller_v1_0_0_2/src/Basys-3-Master.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/JosephThompson/VivadoProjects/Basys3_bd_withGPIO/Basys3_bd_withGPIO.gen/sources_1/bd/design_2/ip/design_2_VGA_Controller_v1_0_0_2/src/Basys-3-Master.xdc] for cell 'inst'
Parsing XDC File [C:/Users/JosephThompson/VivadoProjects/Basys3_bd_withGPIO/Basys3_bd_withGPIO.runs/design_2_VGA_Controller_v1_0_0_2_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/JosephThompson/VivadoProjects/Basys3_bd_withGPIO/Basys3_bd_withGPIO.runs/design_2_VGA_Controller_v1_0_0_2_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1463.137 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

The system cannot find the path specified.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 1464.922 ; gain = 1.785
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 1464.922 ; gain = 573.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 1464.922 ; gain = 573.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  C:/Users/JosephThompson/VivadoProjects/Basys3_bd_withGPIO/Basys3_bd_withGPIO.runs/design_2_VGA_Controller_v1_0_0_2_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 1464.922 ; gain = 573.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 1464.922 ; gain = 573.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   10 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 5     
	               10 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 4     
	   4 Input   32 Bit        Muxes := 5     
	   2 Input   10 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port s_axi_awprot[2] in module VGA_Controller_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awprot[1] in module VGA_Controller_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awprot[0] in module VGA_Controller_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arprot[2] in module VGA_Controller_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arprot[1] in module VGA_Controller_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arprot[0] in module VGA_Controller_v1_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:17 . Memory (MB): peak = 1464.922 ; gain = 573.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:23 . Memory (MB): peak = 1464.922 ; gain = 573.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:23 . Memory (MB): peak = 1464.922 ; gain = 573.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:10 ; elapsed = 00:00:23 . Memory (MB): peak = 1464.922 ; gain = 573.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:28 . Memory (MB): peak = 1464.922 ; gain = 573.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:28 . Memory (MB): peak = 1464.922 ; gain = 573.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:28 . Memory (MB): peak = 1464.922 ; gain = 573.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:28 . Memory (MB): peak = 1464.922 ; gain = 573.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:28 . Memory (MB): peak = 1464.922 ; gain = 573.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:28 . Memory (MB): peak = 1464.922 ; gain = 573.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT2 |     3|
|3     |LUT3 |     8|
|4     |LUT4 |    25|
|5     |LUT5 |    11|
|6     |LUT6 |    54|
|7     |FDCE |    22|
|8     |FDRE |   169|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:28 . Memory (MB): peak = 1464.922 ; gain = 573.852
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:26 . Memory (MB): peak = 1464.922 ; gain = 553.320
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:28 . Memory (MB): peak = 1464.922 ; gain = 573.852
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1464.922 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1472.152 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

The system cannot find the path specified.
Synth Design complete | Checksum: aff99ebb
INFO: [Common 17-83] Releasing license: Synthesis
39 Infos, 28 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:33 . Memory (MB): peak = 1472.152 ; gain = 972.641
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1472.152 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/JosephThompson/VivadoProjects/Basys3_bd_withGPIO/Basys3_bd_withGPIO.runs/design_2_VGA_Controller_v1_0_0_2_synth_1/design_2_VGA_Controller_v1_0_0_2.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_2_VGA_Controller_v1_0_0_2, cache-ID = cc47a5ee785e0166
INFO: [Coretcl 2-1174] Renamed 3 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1472.152 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/JosephThompson/VivadoProjects/Basys3_bd_withGPIO/Basys3_bd_withGPIO.runs/design_2_VGA_Controller_v1_0_0_2_synth_1/design_2_VGA_Controller_v1_0_0_2.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_2_VGA_Controller_v1_0_0_2_utilization_synth.rpt -pb design_2_VGA_Controller_v1_0_0_2_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat May 24 14:41:19 2025...
