<?xml version="1.0" encoding="UTF-8"?>
<RadiantProject version="4.0" title="midi_final_proj_2" device="iCE40UP5K-SG48I" performance_grade="High-Performance_1.2V" default_implementation="impl_1">
    <Options/>
    <Implementation title="impl_1" dir="impl_1" description="impl_1" synthesis="lse" default_strategy="Strategy1">
        <Options def_top="top"/>
        <Source name="midi_reciever.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="midi_interpreter.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="top.vhd" type="VHDL" type_short="VHDL">
            <Options top_module="top"/>
        </Source>
        <Source name="play_note.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="rom_lut.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="pll/pll.ipx" type="IPX_Module" type_short="IPX">
            <Options/>
        </Source>
        <Source name="source/impl_1.xcf" type="Programming Project File" type_short="Programming">
            <Options/>
        </Source>
        <Source name="test4.pdc" type="Physical Constraints File" type_short="PDC" excluded="TRUE">
            <Options/>
        </Source>
        <Source name="test5.pdc" type="Physical Constraints File" type_short="PDC">
            <Options/>
        </Source>
    </Implementation>
    <Strategy name="Strategy1" file="midi_final_proj_21.sty"/>
</RadiantProject>
