// Seed: 346981034
module module_0;
  assign id_1 = id_1;
  assign module_1.id_7 = 0;
  tri1 id_2 = id_2, id_3 = -1 == -1;
endmodule
module module_1 (
    input tri id_0,
    input tri0 id_1,
    output supply1 id_2,
    id_14,
    output tri id_3,
    input uwire id_4,
    output wire id_5,
    output uwire id_6,
    input tri id_7,
    input tri1 id_8,
    input wire id_9,
    input wire id_10,
    input tri id_11,
    input tri1 id_12
);
  assign id_2 = id_0;
  initial id_3 = id_4;
  module_0 modCall_1 ();
  wire id_15;
  wire id_16;
  assign id_6 = -1;
  tri0 id_17 = id_12 == -1;
  wire id_18, id_19, id_20, id_21;
endmodule
