module shift_right_3b(Out, DataIn);
	output [4:0] Out;
	input [4:0] DataIn;
	wire [4:0] out_inst;
	or inst3(Out[0], DataIn[3], 1'b0);
	or inst4(Out[1], DataIn[4], 1'b0);
	assign Out[4] = 1'b0;
	assign Out[3] = 1'b0;
	assign Out[2] = 1'b0;
endmodule