{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1748736473849 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1748736473856 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 31 21:07:53 2025 " "Processing started: Sat May 31 21:07:53 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1748736473856 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748736473856 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TP2_OC -c TP2_OC " "Command: quartus_map --read_settings_files=on --write_settings_files=off TP2_OC -c TP2_OC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748736473857 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1748736474621 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1748736474622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.v 1 1 " "Found 1 design units, including 1 entities, in source file main.v" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.v" "" { Text "C:/intelFPGA_lite/18.1/TP2_OC_FPGA/main.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748736487097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748736487097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradores.v 1 1 " "Found 1 design units, including 1 entities, in source file registradores.v" { { "Info" "ISGN_ENTITY_NAME" "1 Registradores " "Found entity 1: Registradores" {  } { { "Registradores.v" "" { Text "C:/intelFPGA_lite/18.1/TP2_OC_FPGA/Registradores.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748736487101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748736487101 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Imm.v(16) " "Verilog HDL warning at Imm.v(16): extended using \"x\" or \"z\"" {  } { { "Imm.v" "" { Text "C:/intelFPGA_lite/18.1/TP2_OC_FPGA/Imm.v" 16 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1748736487106 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Imm.v(27) " "Verilog HDL warning at Imm.v(27): extended using \"x\" or \"z\"" {  } { { "Imm.v" "" { Text "C:/intelFPGA_lite/18.1/TP2_OC_FPGA/Imm.v" 27 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1748736487106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imm.v 1 1 " "Found 1 design units, including 1 entities, in source file imm.v" { { "Info" "ISGN_ENTITY_NAME" "1 Imm " "Found entity 1: Imm" {  } { { "Imm.v" "" { Text "C:/intelFPGA_lite/18.1/TP2_OC_FPGA/Imm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748736487107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748736487107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instr_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file instr_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 Instr_Mem " "Found entity 1: Instr_Mem" {  } { { "Instr_Mem.v" "" { Text "C:/intelFPGA_lite/18.1/TP2_OC_FPGA/Instr_Mem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748736487112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748736487112 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "Mux Mux.v " "Entity \"Mux\" obtained from \"Mux.v\" instead of from Quartus Prime megafunction library" {  } { { "Mux.v" "" { Text "C:/intelFPGA_lite/18.1/TP2_OC_FPGA/Mux.v" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1748736487117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.v 1 1 " "Found 1 design units, including 1 entities, in source file mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux " "Found entity 1: Mux" {  } { { "Mux.v" "" { Text "C:/intelFPGA_lite/18.1/TP2_OC_FPGA/Mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748736487117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748736487117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.v 1 1 " "Found 1 design units, including 1 entities, in source file pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.v" "" { Text "C:/intelFPGA_lite/18.1/TP2_OC_FPGA/PC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748736487122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748736487122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador.v 1 1 " "Found 1 design units, including 1 entities, in source file somador.v" { { "Info" "ISGN_ENTITY_NAME" "1 somador " "Found entity 1: somador" {  } { { "somador.v" "" { Text "C:/intelFPGA_lite/18.1/TP2_OC_FPGA/somador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748736487129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748736487129 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ALU.v(11) " "Verilog HDL warning at ALU.v(11): extended using \"x\" or \"z\"" {  } { { "ALU.v" "" { Text "C:/intelFPGA_lite/18.1/TP2_OC_FPGA/ALU.v" 11 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1748736487134 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ALU.v(24) " "Verilog HDL warning at ALU.v(24): extended using \"x\" or \"z\"" {  } { { "ALU.v" "" { Text "C:/intelFPGA_lite/18.1/TP2_OC_FPGA/ALU.v" 24 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1748736487135 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ALU.v(28) " "Verilog HDL warning at ALU.v(28): extended using \"x\" or \"z\"" {  } { { "ALU.v" "" { Text "C:/intelFPGA_lite/18.1/TP2_OC_FPGA/ALU.v" 28 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1748736487135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/intelFPGA_lite/18.1/TP2_OC_FPGA/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748736487136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748736487136 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ALUc.v(10) " "Verilog HDL warning at ALUc.v(10): extended using \"x\" or \"z\"" {  } { { "ALUc.v" "" { Text "C:/intelFPGA_lite/18.1/TP2_OC_FPGA/ALUc.v" 10 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1748736487139 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ALUc.v(35) " "Verilog HDL warning at ALUc.v(35): extended using \"x\" or \"z\"" {  } { { "ALUc.v" "" { Text "C:/intelFPGA_lite/18.1/TP2_OC_FPGA/ALUc.v" 35 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1748736487139 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ALUc.v(44) " "Verilog HDL warning at ALUc.v(44): extended using \"x\" or \"z\"" {  } { { "ALUc.v" "" { Text "C:/intelFPGA_lite/18.1/TP2_OC_FPGA/ALUc.v" 44 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1748736487139 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ALUc.v(47) " "Verilog HDL warning at ALUc.v(47): extended using \"x\" or \"z\"" {  } { { "ALUc.v" "" { Text "C:/intelFPGA_lite/18.1/TP2_OC_FPGA/ALUc.v" 47 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1748736487139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aluc.v 1 1 " "Found 1 design units, including 1 entities, in source file aluc.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALUc " "Found entity 1: ALUc" {  } { { "ALUc.v" "" { Text "C:/intelFPGA_lite/18.1/TP2_OC_FPGA/ALUc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748736487141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748736487141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "branch.v 1 1 " "Found 1 design units, including 1 entities, in source file branch.v" { { "Info" "ISGN_ENTITY_NAME" "1 branch " "Found entity 1: branch" {  } { { "branch.v" "" { Text "C:/intelFPGA_lite/18.1/TP2_OC_FPGA/branch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748736487147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748736487147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controle.v 1 1 " "Found 1 design units, including 1 entities, in source file controle.v" { { "Info" "ISGN_ENTITY_NAME" "1 Controle " "Found entity 1: Controle" {  } { { "Controle.v" "" { Text "C:/intelFPGA_lite/18.1/TP2_OC_FPGA/Controle.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748736487151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748736487151 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Data_Mem.v(39) " "Verilog HDL warning at Data_Mem.v(39): extended using \"x\" or \"z\"" {  } { { "Data_Mem.v" "" { Text "C:/intelFPGA_lite/18.1/TP2_OC_FPGA/Data_Mem.v" 39 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1748736487156 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Data_Mem.v(43) " "Verilog HDL warning at Data_Mem.v(43): extended using \"x\" or \"z\"" {  } { { "Data_Mem.v" "" { Text "C:/intelFPGA_lite/18.1/TP2_OC_FPGA/Data_Mem.v" 43 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1748736487156 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Data_Mem.v(46) " "Verilog HDL warning at Data_Mem.v(46): extended using \"x\" or \"z\"" {  } { { "Data_Mem.v" "" { Text "C:/intelFPGA_lite/18.1/TP2_OC_FPGA/Data_Mem.v" 46 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1748736487156 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Data_Mem.v(50) " "Verilog HDL information at Data_Mem.v(50): always construct contains both blocking and non-blocking assignments" {  } { { "Data_Mem.v" "" { Text "C:/intelFPGA_lite/18.1/TP2_OC_FPGA/Data_Mem.v" 50 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1748736487156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file data_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 Data_Mem " "Found entity 1: Data_Mem" {  } { { "Data_Mem.v" "" { Text "C:/intelFPGA_lite/18.1/TP2_OC_FPGA/Data_Mem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748736487157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748736487157 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1748736487206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:Program_Counter " "Elaborating entity \"PC\" for hierarchy \"PC:Program_Counter\"" {  } { { "main.v" "Program_Counter" { Text "C:/intelFPGA_lite/18.1/TP2_OC_FPGA/main.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748736487212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somador somador:soma4 " "Elaborating entity \"somador\" for hierarchy \"somador:soma4\"" {  } { { "main.v" "soma4" { Text "C:/intelFPGA_lite/18.1/TP2_OC_FPGA/main.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748736487214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instr_Mem Instr_Mem:Instrucao_Memoria " "Elaborating entity \"Instr_Mem\" for hierarchy \"Instr_Mem:Instrucao_Memoria\"" {  } { { "main.v" "Instrucao_Memoria" { Text "C:/intelFPGA_lite/18.1/TP2_OC_FPGA/main.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748736487218 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "11 0 31 Instr_Mem.v(11) " "Verilog HDL warning at Instr_Mem.v(11): number of words (11) in memory file does not match the number of elements in the address range \[0:31\]" {  } { { "Instr_Mem.v" "" { Text "C:/intelFPGA_lite/18.1/TP2_OC_FPGA/Instr_Mem.v" 11 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1748736487239 "|main|Instr_Mem:Instrucao_Memoria"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Mem.data_a 0 Instr_Mem.v(8) " "Net \"Mem.data_a\" at Instr_Mem.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "Instr_Mem.v" "" { Text "C:/intelFPGA_lite/18.1/TP2_OC_FPGA/Instr_Mem.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1748736487239 "|main|Instr_Mem:Instrucao_Memoria"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Mem.waddr_a 0 Instr_Mem.v(8) " "Net \"Mem.waddr_a\" at Instr_Mem.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "Instr_Mem.v" "" { Text "C:/intelFPGA_lite/18.1/TP2_OC_FPGA/Instr_Mem.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1748736487239 "|main|Instr_Mem:Instrucao_Memoria"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Mem.we_a 0 Instr_Mem.v(8) " "Net \"Mem.we_a\" at Instr_Mem.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "Instr_Mem.v" "" { Text "C:/intelFPGA_lite/18.1/TP2_OC_FPGA/Instr_Mem.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1748736487239 "|main|Instr_Mem:Instrucao_Memoria"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controle Controle:Main_Control " "Elaborating entity \"Controle\" for hierarchy \"Controle:Main_Control\"" {  } { { "main.v" "Main_Control" { Text "C:/intelFPGA_lite/18.1/TP2_OC_FPGA/main.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748736487245 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Controle.v(25) " "Verilog HDL Case Statement warning at Controle.v(25): incomplete case statement has no default case item" {  } { { "Controle.v" "" { Text "C:/intelFPGA_lite/18.1/TP2_OC_FPGA/Controle.v" 25 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1748736487246 "|main|Controle:Main_Control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Registradores Registradores:Reg_File " "Elaborating entity \"Registradores\" for hierarchy \"Registradores:Reg_File\"" {  } { { "main.v" "Reg_File" { Text "C:/intelFPGA_lite/18.1/TP2_OC_FPGA/main.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748736487249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Imm Imm:Immediate_Generator " "Elaborating entity \"Imm\" for hierarchy \"Imm:Immediate_Generator\"" {  } { { "main.v" "Immediate_Generator" { Text "C:/intelFPGA_lite/18.1/TP2_OC_FPGA/main.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748736487269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUc ALUc:Alu_Control_Unit " "Elaborating entity \"ALUc\" for hierarchy \"ALUc:Alu_Control_Unit\"" {  } { { "main.v" "Alu_Control_Unit" { Text "C:/intelFPGA_lite/18.1/TP2_OC_FPGA/main.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748736487272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux Mux:Alu_mux_operand2 " "Elaborating entity \"Mux\" for hierarchy \"Mux:Alu_mux_operand2\"" {  } { { "main.v" "Alu_mux_operand2" { Text "C:/intelFPGA_lite/18.1/TP2_OC_FPGA/main.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748736487277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:Main_ALU " "Elaborating entity \"ALU\" for hierarchy \"ALU:Main_ALU\"" {  } { { "main.v" "Main_ALU" { Text "C:/intelFPGA_lite/18.1/TP2_OC_FPGA/main.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748736487280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "branch branch:branch_logic " "Elaborating entity \"branch\" for hierarchy \"branch:branch_logic\"" {  } { { "main.v" "branch_logic" { Text "C:/intelFPGA_lite/18.1/TP2_OC_FPGA/main.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748736487283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Data_Mem Data_Mem:Data_Mem_Module " "Elaborating entity \"Data_Mem\" for hierarchy \"Data_Mem:Data_Mem_Module\"" {  } { { "main.v" "Data_Mem_Module" { Text "C:/intelFPGA_lite/18.1/TP2_OC_FPGA/main.v" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748736487285 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Data_Mem.v(22) " "Verilog HDL assignment warning at Data_Mem.v(22): truncated value with size 32 to match size of target (6)" {  } { { "Data_Mem.v" "" { Text "C:/intelFPGA_lite/18.1/TP2_OC_FPGA/Data_Mem.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1748736487292 "|main|Data_Mem:Data_Mem_Module"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Byte_Selec Data_Mem.v(30) " "Verilog HDL Always Construct warning at Data_Mem.v(30): inferring latch(es) for variable \"Byte_Selec\", which holds its previous value in one or more paths through the always construct" {  } { { "Data_Mem.v" "" { Text "C:/intelFPGA_lite/18.1/TP2_OC_FPGA/Data_Mem.v" 30 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1748736487299 "|main|Data_Mem:Data_Mem_Module"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Instr_Mem:Instrucao_Memoria\|Mem " "RAM logic \"Instr_Mem:Instrucao_Memoria\|Mem\" is uninferred due to inappropriate RAM size" {  } { { "Instr_Mem.v" "Mem" { Text "C:/intelFPGA_lite/18.1/TP2_OC_FPGA/Instr_Mem.v" 8 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1748736489076 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1748736489076 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/intelFPGA_lite/18.1/TP2_OC_FPGA/db/TP2_OC.ram0_Instr_Mem_8b4d8ffe.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/intelFPGA_lite/18.1/TP2_OC_FPGA/db/TP2_OC.ram0_Instr_Mem_8b4d8ffe.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1748736489082 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Instr_I\[2\] GND " "Pin \"Instr_I\[2\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/intelFPGA_lite/18.1/TP2_OC_FPGA/main.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748736497771 "|main|Instr_I[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instr_I\[3\] GND " "Pin \"Instr_I\[3\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/intelFPGA_lite/18.1/TP2_OC_FPGA/main.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748736497771 "|main|Instr_I[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instr_I\[11\] GND " "Pin \"Instr_I\[11\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/intelFPGA_lite/18.1/TP2_OC_FPGA/main.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748736497771 "|main|Instr_I[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instr_I\[13\] GND " "Pin \"Instr_I\[13\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/intelFPGA_lite/18.1/TP2_OC_FPGA/main.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748736497771 "|main|Instr_I[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instr_I\[18\] GND " "Pin \"Instr_I\[18\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/intelFPGA_lite/18.1/TP2_OC_FPGA/main.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748736497771 "|main|Instr_I[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instr_I\[19\] GND " "Pin \"Instr_I\[19\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/intelFPGA_lite/18.1/TP2_OC_FPGA/main.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748736497771 "|main|Instr_I[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instr_I\[26\] GND " "Pin \"Instr_I\[26\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/intelFPGA_lite/18.1/TP2_OC_FPGA/main.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748736497771 "|main|Instr_I[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instr_I\[27\] GND " "Pin \"Instr_I\[27\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/intelFPGA_lite/18.1/TP2_OC_FPGA/main.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748736497771 "|main|Instr_I[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instr_I\[28\] GND " "Pin \"Instr_I\[28\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/intelFPGA_lite/18.1/TP2_OC_FPGA/main.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748736497771 "|main|Instr_I[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instr_I\[29\] GND " "Pin \"Instr_I\[29\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/intelFPGA_lite/18.1/TP2_OC_FPGA/main.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748736497771 "|main|Instr_I[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instr_I\[31\] GND " "Pin \"Instr_I\[31\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/intelFPGA_lite/18.1/TP2_OC_FPGA/main.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748736497771 "|main|Instr_I[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1748736497771 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1748736498013 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "23 " "23 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1748736500039 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/18.1/TP2_OC_FPGA/output_files/TP2_OC.map.smsg " "Generated suppressed messages file C:/intelFPGA_lite/18.1/TP2_OC_FPGA/output_files/TP2_OC.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748736500187 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1748736500520 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748736500520 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3602 " "Implemented 3602 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1748736501042 ""} { "Info" "ICUT_CUT_TM_OPINS" "64 " "Implemented 64 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1748736501042 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3536 " "Implemented 3536 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1748736501042 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1748736501042 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 22 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4934 " "Peak virtual memory: 4934 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1748736501064 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 31 21:08:21 2025 " "Processing ended: Sat May 31 21:08:21 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1748736501064 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:28 " "Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1748736501064 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1748736501064 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1748736501064 ""}
