// Seed: 1508393426
module module_0 (
    input tri id_0,
    input supply0 id_1,
    output uwire id_2,
    input tri id_3,
    input supply1 id_4,
    input wire id_5,
    output wire id_6,
    input tri1 id_7,
    input uwire id_8
);
  uwire id_10;
  assign id_10 = 1;
  assign module_1.id_1 = 0;
endmodule
module module_1 #(
    parameter id_3 = 32'd51
) (
    input  wor   id_0,
    output tri   id_1,
    input  wor   id_2,
    input  uwire _id_3,
    output wire  id_4,
    output tri   id_5,
    input  tri   id_6,
    output uwire id_7
);
  logic [id_3 : ""] id_9;
  ;
  module_0 modCall_1 (
      id_2,
      id_6,
      id_5,
      id_0,
      id_0,
      id_6,
      id_1,
      id_6,
      id_0
  );
endmodule
