-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2019.2
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity Blowfish_EncryptBlock is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    Blowfish_pary_s_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    Blowfish_pary_s_ce0 : OUT STD_LOGIC;
    Blowfish_pary_s_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    Blowfish_pary_s_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    Blowfish_pary_s_ce1 : OUT STD_LOGIC;
    Blowfish_pary_s_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    Blowfish_sbox_s_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    Blowfish_sbox_s_ce0 : OUT STD_LOGIC;
    Blowfish_sbox_s_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    Blowfish_sbox_s_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    Blowfish_sbox_s_ce1 : OUT STD_LOGIC;
    Blowfish_sbox_s_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    left_r_i : IN STD_LOGIC_VECTOR (31 downto 0);
    left_r_o : OUT STD_LOGIC_VECTOR (31 downto 0);
    left_r_o_ap_vld : OUT STD_LOGIC;
    right_r_i : IN STD_LOGIC_VECTOR (31 downto 0);
    right_r_o : OUT STD_LOGIC_VECTOR (31 downto 0);
    right_r_o_ap_vld : OUT STD_LOGIC );
end;


architecture behav of Blowfish_EncryptBlock is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "Blowfish_EncryptBlock,hls_ip_2019_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg484-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=6.799000,HLS_SYN_LAT=66,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=96,HLS_SYN_LUT=434,HLS_VERSION=2019_2}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (5 downto 0) := "000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (5 downto 0) := "000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (5 downto 0) := "001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (5 downto 0) := "010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (5 downto 0) := "100000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv64_10 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000010000";
    constant ap_const_lv64_11 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000010001";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv5_10 : STD_LOGIC_VECTOR (4 downto 0) := "10000";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv56_1 : STD_LOGIC_VECTOR (55 downto 0) := "00000000000000000000000000000000000000000000000000000001";
    constant ap_const_lv56_2 : STD_LOGIC_VECTOR (55 downto 0) := "00000000000000000000000000000000000000000000000000000010";
    constant ap_const_lv56_3 : STD_LOGIC_VECTOR (55 downto 0) := "00000000000000000000000000000000000000000000000000000011";
    constant ap_const_boolean_1 : BOOLEAN := true;

    signal ap_CS_fsm : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal i_fu_181_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal i_reg_341 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal icmp_ln184_fu_175_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal temp_1_fu_216_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_1_reg_361 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal c_reg_366 : STD_LOGIC_VECTOR (7 downto 0);
    signal d_fu_264_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal d_reg_371 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln284_fu_284_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln284_reg_386 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal i_0_reg_164 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal zext_ln185_fu_187_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln284_fu_270_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_fu_275_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_1_fu_290_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_2_fu_298_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal xor_ln186_fu_317_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal xor_ln198_fu_331_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal xor_ln197_fu_324_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln185_5_fu_212_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln185_4_fu_208_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln185_3_fu_204_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln185_2_fu_200_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal xor_ln275_1_fu_228_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal xor_ln275_fu_222_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln185_1_fu_196_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln185_fu_192_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal a_fu_234_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal b_fu_244_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal xor_ln284_fu_306_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln284_1_fu_311_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (5 downto 0);


begin




    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    i_0_reg_164_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
                i_0_reg_164 <= i_reg_341;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                i_0_reg_164 <= ap_const_lv5_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then
                add_ln284_reg_386 <= add_ln284_fu_284_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                c_reg_366 <= xor_ln275_fu_222_p2(15 downto 8);
                d_reg_371 <= d_fu_264_p2;
                temp_1_reg_361 <= temp_1_fu_216_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                i_reg_341 <= i_fu_181_p2;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state2, icmp_ln184_fu_175_p2)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((icmp_ln184_fu_175_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state2;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "XXXXXX";
        end case;
    end process;

    Blowfish_pary_s_address0_assign_proc : process(ap_CS_fsm_state2, icmp_ln184_fu_175_p2, zext_ln185_fu_187_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
            if ((icmp_ln184_fu_175_p2 = ap_const_lv1_1)) then 
                Blowfish_pary_s_address0 <= ap_const_lv64_10(5 - 1 downto 0);
            elsif ((icmp_ln184_fu_175_p2 = ap_const_lv1_0)) then 
                Blowfish_pary_s_address0 <= zext_ln185_fu_187_p1(5 - 1 downto 0);
            else 
                Blowfish_pary_s_address0 <= "XXXXX";
            end if;
        else 
            Blowfish_pary_s_address0 <= "XXXXX";
        end if; 
    end process;

    Blowfish_pary_s_address1 <= ap_const_lv64_11(5 - 1 downto 0);

    Blowfish_pary_s_ce0_assign_proc : process(ap_CS_fsm_state2, icmp_ln184_fu_175_p2)
    begin
        if ((((icmp_ln184_fu_175_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2)) or ((icmp_ln184_fu_175_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
            Blowfish_pary_s_ce0 <= ap_const_logic_1;
        else 
            Blowfish_pary_s_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Blowfish_pary_s_ce1_assign_proc : process(ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            Blowfish_pary_s_ce1 <= ap_const_logic_1;
        else 
            Blowfish_pary_s_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    Blowfish_sbox_s_address0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state4, zext_ln284_fu_270_p1, tmp_1_fu_290_p3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            Blowfish_sbox_s_address0 <= tmp_1_fu_290_p3(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            Blowfish_sbox_s_address0 <= zext_ln284_fu_270_p1(10 - 1 downto 0);
        else 
            Blowfish_sbox_s_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    Blowfish_sbox_s_address1_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state4, tmp_fu_275_p3, tmp_2_fu_298_p3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            Blowfish_sbox_s_address1 <= tmp_2_fu_298_p3(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            Blowfish_sbox_s_address1 <= tmp_fu_275_p3(10 - 1 downto 0);
        else 
            Blowfish_sbox_s_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    Blowfish_sbox_s_ce0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            Blowfish_sbox_s_ce0 <= ap_const_logic_1;
        else 
            Blowfish_sbox_s_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Blowfish_sbox_s_ce1_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            Blowfish_sbox_s_ce1 <= ap_const_logic_1;
        else 
            Blowfish_sbox_s_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    a_fu_234_p4 <= temp_1_fu_216_p2(31 downto 24);
    add_ln284_1_fu_311_p2 <= std_logic_vector(unsigned(Blowfish_sbox_s_q1) + unsigned(xor_ln284_fu_306_p2));
    add_ln284_fu_284_p2 <= std_logic_vector(unsigned(Blowfish_sbox_s_q0) + unsigned(Blowfish_sbox_s_q1));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);

    ap_done_assign_proc : process(ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    b_fu_244_p4 <= xor_ln275_1_fu_228_p2(23 downto 16);
    d_fu_264_p2 <= (trunc_ln185_fu_192_p1 xor trunc_ln185_1_fu_196_p1);
    i_fu_181_p2 <= std_logic_vector(unsigned(i_0_reg_164) + unsigned(ap_const_lv5_1));
    icmp_ln184_fu_175_p2 <= "1" when (i_0_reg_164 = ap_const_lv5_10) else "0";

    left_r_o_assign_proc : process(ap_CS_fsm_state5, ap_CS_fsm_state6, xor_ln186_fu_317_p2, xor_ln198_fu_331_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            left_r_o <= xor_ln198_fu_331_p2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            left_r_o <= xor_ln186_fu_317_p2;
        else 
            left_r_o <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    left_r_o_ap_vld_assign_proc : process(ap_CS_fsm_state5, ap_CS_fsm_state6)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            left_r_o_ap_vld <= ap_const_logic_1;
        else 
            left_r_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    right_r_o_assign_proc : process(temp_1_reg_361, ap_CS_fsm_state5, ap_CS_fsm_state6, xor_ln197_fu_324_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            right_r_o <= xor_ln197_fu_324_p2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            right_r_o <= temp_1_reg_361;
        else 
            right_r_o <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    right_r_o_ap_vld_assign_proc : process(ap_CS_fsm_state5, ap_CS_fsm_state6)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            right_r_o_ap_vld <= ap_const_logic_1;
        else 
            right_r_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    temp_1_fu_216_p2 <= (left_r_i xor Blowfish_pary_s_q0);
    tmp_1_fu_290_p3 <= (ap_const_lv56_2 & c_reg_366);
    tmp_2_fu_298_p3 <= (ap_const_lv56_3 & d_reg_371);
    tmp_fu_275_p3 <= (ap_const_lv56_1 & b_fu_244_p4);
    trunc_ln185_1_fu_196_p1 <= left_r_i(8 - 1 downto 0);
    trunc_ln185_2_fu_200_p1 <= Blowfish_pary_s_q0(24 - 1 downto 0);
    trunc_ln185_3_fu_204_p1 <= left_r_i(24 - 1 downto 0);
    trunc_ln185_4_fu_208_p1 <= Blowfish_pary_s_q0(16 - 1 downto 0);
    trunc_ln185_5_fu_212_p1 <= left_r_i(16 - 1 downto 0);
    trunc_ln185_fu_192_p1 <= Blowfish_pary_s_q0(8 - 1 downto 0);
    xor_ln186_fu_317_p2 <= (right_r_i xor add_ln284_1_fu_311_p2);
    xor_ln197_fu_324_p2 <= (left_r_i xor Blowfish_pary_s_q0);
    xor_ln198_fu_331_p2 <= (right_r_i xor Blowfish_pary_s_q1);
    xor_ln275_1_fu_228_p2 <= (trunc_ln185_3_fu_204_p1 xor trunc_ln185_2_fu_200_p1);
    xor_ln275_fu_222_p2 <= (trunc_ln185_5_fu_212_p1 xor trunc_ln185_4_fu_208_p1);
    xor_ln284_fu_306_p2 <= (add_ln284_reg_386 xor Blowfish_sbox_s_q0);
    zext_ln185_fu_187_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i_0_reg_164),64));
    zext_ln284_fu_270_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(a_fu_234_p4),64));
end behav;
