
---------- Begin Simulation Statistics ----------
final_tick                               359103574762500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  47874                       # Simulator instruction rate (inst/s)
host_mem_usage                                 807588                       # Number of bytes of host memory used
host_op_rate                                    80793                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   208.88                       # Real time elapsed on the host
host_tick_rate                               43406754                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000009                       # Number of instructions simulated
sim_ops                                      16876344                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.009067                       # Number of seconds simulated
sim_ticks                                  9066922500                       # Number of ticks simulated
system.cpu.Branches                                 1                       # Number of branches fetched
system.cpu.committedInsts                           8                       # Number of instructions committed
system.cpu.committedOps                            16                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           4                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          12                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               20                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         20                       # Number of busy cycles
system.cpu.num_cc_register_reads                    5                       # number of times the CC registers were read
system.cpu.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                     13                       # Number of float alu accesses
system.cpu.num_fp_insts                            13                       # number of float instructions
system.cpu.num_fp_register_reads                   20                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                  13                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     6                       # Number of integer alu accesses
system.cpu.num_int_insts                            6                       # number of integer instructions
system.cpu.num_int_register_reads                  13                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  2                       # number of times the integer registers were written
system.cpu.num_load_insts                           3                       # Number of load instructions
system.cpu.num_mem_refs                             3                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                         5     31.25%     31.25% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     31.25% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     31.25% # Class of executed instruction
system.cpu.op_class::FloatAdd                       2     12.50%     43.75% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     43.75% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     43.75% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     43.75% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     43.75% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     43.75% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     43.75% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     43.75% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     43.75% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     43.75% # Class of executed instruction
system.cpu.op_class::SimdAlu                        2     12.50%     56.25% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   3     18.75%     75.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  1      6.25%     81.25% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::MemRead                        0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::MemWrite                       0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   3     18.75%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         16                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       154517                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        317961                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      1359005                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect           35                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect        77547                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      1394494                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      1013645                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      1359005                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       345360                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         1496473                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS           49673                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted        20345                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads           6485130                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          4454533                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts        77632                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            1049066                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1449334                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts      3049247                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000001                       # Number of instructions committed
system.switch_cpus.commit.committedOps       16876328                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     17648841                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.956229                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.344891                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     14227680     80.62%     80.62% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       880729      4.99%     85.61% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       137729      0.78%     86.39% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       221167      1.25%     87.64% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       387566      2.20%     89.84% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       210984      1.20%     91.03% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6        78780      0.45%     91.48% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        54872      0.31%     91.79% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1449334      8.21%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     17648841                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts            8713194                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls        26226                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          10019631                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               2743170                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        27517      0.16%      0.16% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu      7410720     43.91%     44.07% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult          119      0.00%     44.08% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv           56      0.00%     44.08% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd       891416      5.28%     49.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     49.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     49.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     49.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     49.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     49.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     49.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     49.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     49.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     49.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu      1379320      8.17%     57.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     57.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            4      0.00%     57.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc        34436      0.20%     57.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     57.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     57.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     57.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     57.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     57.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     57.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd      1310530      7.77%     65.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     65.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp        15450      0.09%     65.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt      1398264      8.29%     73.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     73.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     73.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult      1344926      7.97%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead       937733      5.56%     87.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       275299      1.63%     89.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead      1805437     10.70%     99.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite        45101      0.27%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     16876328                       # Class of committed instruction
system.switch_cpus.commit.refs                3063570                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000001                       # Number of Instructions Simulated
system.switch_cpus.committedOps              16876328                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.813382                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.813382                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      13824761                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       20851640                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          1192167                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           2168422                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          77886                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles        815184                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             3220129                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                 15764                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses              369487                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  1296                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             1496473                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           1740200                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              16190526                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         16994                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles          547                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts               13072835                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           78                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles         3555                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles          155772                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.082524                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      1805832                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      1063318                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.720909                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     18078424                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.225418                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.625554                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         14326577     79.25%     79.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           276876      1.53%     80.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           209165      1.16%     81.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           226416      1.25%     83.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           318710      1.76%     84.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           387338      2.14%     87.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           495014      2.74%     89.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           109060      0.60%     90.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          1729268      9.57%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     18078424                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads          14838561                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes          8829255                       # number of floating regfile writes
system.switch_cpus.idleCycles                   55401                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        87699                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          1167130                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.044067                       # Inst execution rate
system.switch_cpus.iew.exec_refs              3668053                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores             369417                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles         7435556                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       3310115                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts           22                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts         7200                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts       433678                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     19922872                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       3298636                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       143536                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      18932923                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents          80645                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents        577912                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          77886                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles        705462                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        28547                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads        55585                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          399                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          308                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads          255                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       566926                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       113278                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          308                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        30402                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        57297                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          24059393                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              18626166                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.596904                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          14361155                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.027150                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               18659837                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         17201313                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         8231721                       # number of integer regfile writes
system.switch_cpus.ipc                       0.551456                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.551456                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass        39408      0.21%      0.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu       8766434     45.95%     46.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult          203      0.00%     46.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv            88      0.00%     46.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd       968182      5.08%     51.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     51.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     51.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     51.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     51.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     51.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     51.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     51.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     51.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     51.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu      1450274      7.60%     58.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     58.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            8      0.00%     58.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc        35287      0.18%     59.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     59.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     59.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     59.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     59.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     59.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd      1317465      6.91%     65.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     65.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp        15455      0.08%     66.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt      1409408      7.39%     73.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     73.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult      1352494      7.09%     80.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     80.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     80.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     80.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     80.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     80.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     80.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     80.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     80.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     80.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     80.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     80.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     80.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      1364765      7.15%     87.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       331862      1.74%     89.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead      1979165     10.37%     99.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite        45963      0.24%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       19076461                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses         9285042                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads     18366855                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses      8917709                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes      9737641                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              349072                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.018299                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          103574     29.67%     29.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     29.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     29.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     29.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     29.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     29.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     29.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     29.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     29.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     29.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     29.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     29.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     29.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu          61494     17.62%     47.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     47.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     47.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     47.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     47.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     47.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     47.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     47.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     47.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     47.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd        84052     24.08%     71.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     71.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     71.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt        23211      6.65%     78.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     78.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     78.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult         3092      0.89%     78.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          32578      9.33%     88.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite          5712      1.64%     89.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead        35276     10.11%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite           83      0.02%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       10101083                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     38259910                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      9708457                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     13231949                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           19922806                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          19076461                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded           66                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      3046433                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        46349                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved           66                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      4221756                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     18078424                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.055206                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.923670                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     12274688     67.90%     67.90% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      1478699      8.18%     76.08% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1062822      5.88%     81.96% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       906505      5.01%     86.97% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       786860      4.35%     91.32% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       563718      3.12%     94.44% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       473227      2.62%     97.06% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       308029      1.70%     98.76% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       223876      1.24%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     18078424                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.051982                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             1740600                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   439                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads        58610                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        21417                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      3310115                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       433678                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads         6132170                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                 18133825                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        11243117                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      19414366                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents        1402530                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          1536547                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents         512976                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        153944                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups      49456402                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       20487213                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     23725672                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           2582411                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents         449447                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          77886                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       2638459                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          4311174                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups     15654390                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     19404769                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           4292580                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             36125082                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            40281804                       # The number of ROB writes
system.switch_cpus.timesIdled                     613                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       205893                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        51884                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       413275                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          51884                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 359103574762500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             155150                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        12970                       # Transaction distribution
system.membus.trans_dist::CleanEvict           141547                       # Transaction distribution
system.membus.trans_dist::ReadExReq              8293                       # Transaction distribution
system.membus.trans_dist::ReadExResp             8293                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        155151                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       481404                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       481404                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 481404                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     11290432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     11290432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                11290432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            163444                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  163444    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              163444                       # Request fanout histogram
system.membus.reqLayer2.occupancy           403964000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy          875180750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              9.7                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF   9066922500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 359103574762500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 359103574762500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 359103574762500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            197328                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        49903                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          483                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          315212                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            10052                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           10052                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           946                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       196384                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2375                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       618280                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                620655                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        91456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     15575488                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               15666944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          159705                       # Total snoops (count)
system.tol2bus.snoopTraffic                    830080                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           367087                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.141340                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.348372                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 315203     85.87%     85.87% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  51884     14.13%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             367087                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          244051000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         309646500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1417497                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 359103574762500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst           71                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        43866                       # number of demand (read+write) hits
system.l2.demand_hits::total                    43937                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst           71                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        43866                       # number of overall hits
system.l2.overall_hits::total                   43937                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  3                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst          873                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       162567                       # number of demand (read+write) misses
system.l2.demand_misses::total                 163445                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 3                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst          873                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       162567                       # number of overall misses
system.l2.overall_misses::total                163445                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst     72716500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  13483376000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      13556092500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst     72716500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  13483376000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     13556092500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                3                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst          944                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       206433                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               207382                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               3                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst          944                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       206433                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              207382                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.924788                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.787505                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.788135                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.924788                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.787505                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.788135                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 83294.959908                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 82940.424563                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 82939.780966                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 83294.959908                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 82940.424563                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 82939.780966                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               12970                       # number of writebacks
system.l2.writebacks::total                     12970                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst          873                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       162567                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            163440                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst          873                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       162567                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           163440                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst     63986500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  11857726000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  11921712500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst     63986500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  11857726000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  11921712500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.924788                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.787505                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.788111                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.924788                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.787505                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.788111                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 73294.959908                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 72940.547590                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 72942.440651                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 73294.959908                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 72940.547590                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 72942.440651                       # average overall mshr miss latency
system.l2.replacements                         159705                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        36933                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            36933                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        36933                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        36933                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          483                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              483                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          483                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          483                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        46697                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         46697                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data         1759                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1759                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data         8293                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                8293                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    681449500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     681449500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        10052                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             10052                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.825010                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.825010                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 82171.650790                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 82171.650790                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data         8293                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           8293                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    598519500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    598519500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.825010                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.825010                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 72171.650790                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 72171.650790                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst           71                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 71                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst          873                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              875                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst     72716500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     72716500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst          944                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            946                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.924788                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.924947                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 83294.959908                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 83104.571429                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst          873                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          873                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst     63986500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     63986500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.924788                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.922833                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 73294.959908                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 73294.959908                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        42107                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             42107                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            3                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data       154274                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          154277                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  12801926500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  12801926500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data       196381                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        196384                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.785585                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.785588                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 82981.750003                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 82980.136378                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       154274                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       154274                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  11259206500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  11259206500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.785585                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.785573                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 72981.879643                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 72981.879643                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 359103574762500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  7995.060889                       # Cycle average of tags in use
system.l2.tags.total_refs                      339905                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    159705                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.128330                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              359094507840500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     145.334182                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.040185                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.158426                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     9.837715                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  7839.690382                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.017741                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000005                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000019                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.001201                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.956993                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.975960                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          187                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1036                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         4631                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2338                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1820997                       # Number of tag accesses
system.l2.tags.data_accesses                  1820997                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 359103574762500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst        55872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     10404160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10460352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst        55872                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         56000                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       830080                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          830080                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst          873                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       162565                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              163443                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        12970                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              12970                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst             14117                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data             21176                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst      6162179                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data   1147485269                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1153682741                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst        14117                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      6162179                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          6176296                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       91550358                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             91550358                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       91550358                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            14117                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data            21176                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      6162179                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data   1147485269                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1245233099                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     12970.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       873.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    162407.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000503806750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          801                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          801                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              331491                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              12170                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      163439                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      12970                       # Number of write requests accepted
system.mem_ctrls.readBursts                    163439                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    12970                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    159                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             10264                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             10651                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             10677                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             11050                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             11136                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10908                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             10623                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             10441                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             10390                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             10001                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10170                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             8737                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             9062                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             9326                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             9919                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             9925                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               563                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               647                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               887                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1005                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               929                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1021                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1040                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1025                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1162                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               920                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              968                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              638                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              508                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              494                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              588                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              554                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.73                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.46                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2115150500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  816400000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              5176650500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     12954.13                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31704.13                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   123240                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    7776                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 75.48                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                59.95                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                163439                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                12970                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   93417                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   53508                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   12829                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    3501                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      22                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     67                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    717                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    799                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    810                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    802                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    809                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    806                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    804                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    804                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    806                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    807                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    807                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    813                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    818                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    811                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    815                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    802                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        45208                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    249.448239                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   151.988322                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   279.568643                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        20172     44.62%     44.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        10272     22.72%     67.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         4545     10.05%     77.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3054      6.76%     84.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1670      3.69%     87.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1064      2.35%     90.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          943      2.09%     92.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          532      1.18%     93.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2956      6.54%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        45208                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          801                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     203.749064                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    127.388930                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    423.398029                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511           735     91.76%     91.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023           38      4.74%     96.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535           23      2.87%     99.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-2047            4      0.50%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::9216-9727            1      0.12%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           801                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          801                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.166042                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.156704                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.571091                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              734     91.64%     91.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                9      1.12%     92.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               51      6.37%     99.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                6      0.75%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.12%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           801                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               10449920                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   10176                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  828736                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10460096                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               830080                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1152.53                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        91.40                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1153.65                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     91.55                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.72                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     9.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.71                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    9066836000                       # Total gap between requests
system.mem_ctrls.avgGap                      51396.67                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst        55872                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     10394048                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       828736                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 6162179.063513557427                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 1146370005.919869661331                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 91402126.796606019139                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst          873                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       162566                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        12970                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst     28040750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data   5148609750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 211999845000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     32119.99                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     31670.89                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  16345400.54                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    74.34                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            149475900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             79440735                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           553564200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           30443040                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     715440960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       4009588620                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        105168960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         5643122415                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        622.385646                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    237011250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    302640000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   8527261250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            173344920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             92123625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           612255000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           37150740                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     715440960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       3989953260                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        121709760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         5741978265                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        633.288557                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    279115250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    302640000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   8485157250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 359094507840000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF     9066912500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 359103574762500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           10                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      1738984                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1738994                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           10                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      1738984                       # number of overall hits
system.cpu.icache.overall_hits::total         1738994                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst         1216                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1218                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst         1216                       # number of overall misses
system.cpu.icache.overall_misses::total          1218                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst     90845000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     90845000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst     90845000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     90845000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           12                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      1740200                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1740212                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           12                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      1740200                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1740212                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.166667                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000699                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000700                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.166667                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000699                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000700                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 74708.059211                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 74585.385878                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 74708.059211                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 74585.385878                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          666                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs   133.200000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          483                       # number of writebacks
system.cpu.icache.writebacks::total               483                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          272                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          272                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          272                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          272                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst          944                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          944                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst          944                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          944                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst     74906500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     74906500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst     74906500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     74906500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000542                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000542                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000542                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000542                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 79350.105932                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 79350.105932                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 79350.105932                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 79350.105932                       # average overall mshr miss latency
system.cpu.icache.replacements                    483                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           10                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      1738984                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1738994                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         1216                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1218                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst     90845000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     90845000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           12                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      1740200                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1740212                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.166667                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000699                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000700                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 74708.059211                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 74585.385878                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          272                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          272                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst          944                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          944                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst     74906500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     74906500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000542                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000542                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 79350.105932                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 79350.105932                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 359103574762500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.008078                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              866220                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               483                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1793.416149                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      359094507840500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000050                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.008027                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000016                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000016                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          463                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          460                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.904297                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3481370                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3481370                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 359103574762500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 359103574762500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 359103574762500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 359103574762500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 359103574762500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 359103574762500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 359103574762500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            1                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      2665365                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2665366                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            1                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      2665365                       # number of overall hits
system.cpu.dcache.overall_hits::total         2665366                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            3                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       805827                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         805830                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            3                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       805827                       # number of overall misses
system.cpu.dcache.overall_misses::total        805830                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  51668666290                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  51668666290                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  51668666290                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  51668666290                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            4                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      3471192                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3471196                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            4                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      3471192                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3471196                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.750000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.232147                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.232148                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.750000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.232147                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.232148                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 64118.807498                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64118.568792                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 64118.807498                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64118.568792                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       980757                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             30255                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    32.416361                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        36933                       # number of writebacks
system.cpu.dcache.writebacks::total             36933                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       599394                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       599394                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       599394                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       599394                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       206433                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       206433                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       206433                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       206433                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  14283244290                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  14283244290                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  14283244290                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  14283244290                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.059470                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.059470                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.059470                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.059470                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 69190.702504                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 69190.702504                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 69190.702504                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 69190.702504                       # average overall mshr miss latency
system.cpu.dcache.replacements                 205410                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            1                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      2355037                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2355038                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            3                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       795703                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        795706                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  50939935000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  50939935000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            4                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      3150740                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      3150744                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.750000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.252545                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.252545                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 64018.779620                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 64018.538254                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       599321                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       599321                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       196382                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       196382                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  13567726500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  13567726500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.062329                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.062329                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 69088.442423                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 69088.442423                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       310328                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         310328                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        10124                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        10124                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    728731290                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    728731290                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       320452                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       320452                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.031593                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.031593                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 71980.569933                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 71980.569933                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data           73                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           73                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        10051                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        10051                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    715517790                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    715517790                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.031365                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.031365                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 71188.716546                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 71188.716546                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 359103574762500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.025775                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2785982                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            205410                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             13.563030                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      359094507845000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000002                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.025773                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000025                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000025                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          196                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          825                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           7148826                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          7148826                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               359131109879500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  62887                       # Simulator instruction rate (inst/s)
host_mem_usage                                 808252                       # Number of bytes of host memory used
host_op_rate                                   106230                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   636.06                       # Real time elapsed on the host
host_tick_rate                               43290239                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000013                       # Number of instructions simulated
sim_ops                                      67568416                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.027535                       # Number of seconds simulated
sim_ticks                                 27535117000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       488568                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        976920                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      4225980                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            2                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect       240924                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      4312309                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      3082499                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      4225980                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses      1143481                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         4637335                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS          153635                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted        67829                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          19962417                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         13600044                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts       240925                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            3218880                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       4339821                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts      9275739                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     30000004                       # Number of instructions committed
system.switch_cpus.commit.committedOps       50692072                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     53645430                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.944947                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.331275                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     43334541     80.78%     80.78% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      2652736      4.94%     85.72% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       438963      0.82%     86.54% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       693322      1.29%     87.84% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      1150984      2.15%     89.98% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       624720      1.16%     91.15% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       237061      0.44%     91.59% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       173282      0.32%     91.91% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      4339821      8.09%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     53645430                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts           25149035                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls        86258                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          30902189                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               8271950                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        81595      0.16%      0.16% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     22895569     45.17%     45.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult          524      0.00%     45.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv          175      0.00%     45.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd      2562298      5.05%     50.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     50.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     50.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     50.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     50.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     50.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     50.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     50.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     50.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     50.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu      3980132      7.85%     58.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     58.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt           12      0.00%     58.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc        99428      0.20%     58.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     58.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     58.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     58.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     58.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     58.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     58.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd      3781532      7.46%     65.89% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     65.89% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp        44884      0.09%     65.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt      4034553      7.96%     73.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     73.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     73.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult      3880834      7.66%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      3065174      6.05%     87.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       920984      1.82%     89.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead      5206776     10.27%     99.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite       137602      0.27%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     50692072                       # Class of committed instruction
system.switch_cpus.commit.refs                9330536                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            30000004                       # Number of Instructions Simulated
system.switch_cpus.committedOps              50692072                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.835674                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.835674                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      42113698                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       62875733                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          3589119                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           6582890                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles         241748                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       2429092                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             9665721                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                 51510                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             1219285                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  4723                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             4637335                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           5233134                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              49291717                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         52797                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           90                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts               39502071                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           70                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles           80                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles          483496                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.084208                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      5422842                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      3236134                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.717303                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     54956547                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.218894                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.620882                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         43599907     79.34%     79.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           827425      1.51%     80.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           657416      1.20%     82.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           713093      1.30%     83.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           999371      1.82%     85.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          1122331      2.04%     87.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          1431605      2.60%     89.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           337301      0.61%     90.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          5268098      9.59%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     54956547                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads          42737445                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         25394320                       # number of floating regfile writes
system.switch_cpus.idleCycles                  113687                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts       271445                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          3565685                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.032056                       # Inst execution rate
system.switch_cpus.iew.exec_refs             11129876                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            1218960                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles        23396040                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       9974995                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts           35                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        22503                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      1425383                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     59957123                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       9910916                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       442650                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      56835591                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents         242853                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       1852510                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         241748                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       2240719                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        86148                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       189127                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          952                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation         1015                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads         1019                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      1703046                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       366797                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents         1015                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        95096                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect       176349                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          72215037                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              55915391                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.596884                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          43104031                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.015347                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               56021504                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         53080748                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        25658603                       # number of integer regfile writes
system.switch_cpus.ipc                       0.544759                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.544759                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       115041      0.20%      0.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      27046966     47.22%     47.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult          846      0.00%     47.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv           252      0.00%     47.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd      2763692      4.83%     52.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     52.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     52.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     52.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     52.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     52.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     52.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     52.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     52.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     52.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu      4162725      7.27%     59.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     59.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt           30      0.00%     59.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc       101499      0.18%     59.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     59.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     59.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     59.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     59.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     59.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd      3794725      6.63%     66.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     66.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp        44891      0.08%     66.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt      4057203      7.08%     73.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     73.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult      3895787      6.80%     80.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     80.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     80.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     80.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     80.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     80.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     80.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     80.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     80.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     80.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     80.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     80.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     80.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      4359923      7.61%     87.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      1103992      1.93%     89.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead      5690319      9.93%     99.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite       140355      0.25%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       57278246                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses        26725941                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads     52851310                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     25654758                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     27817219                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             1088711                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.019007                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          353576     32.48%     32.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     32.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     32.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     32.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     32.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     32.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     32.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     32.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     32.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     32.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     32.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     32.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     32.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu         178469     16.39%     48.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     48.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     48.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     48.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     48.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     48.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     48.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     48.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     48.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     48.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd       248097     22.79%     71.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     71.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     71.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt        68710      6.31%     77.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     77.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     77.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult         9156      0.84%     78.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     78.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     78.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     78.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     78.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     78.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     78.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     78.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     78.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     78.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     78.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     78.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     78.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     78.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     78.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     78.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         107109      9.84%     88.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         18750      1.72%     90.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead       104406      9.59%     99.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite          438      0.04%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       31525975                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    117905428                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     30260633                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     41405892                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           59957017                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          57278246                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded          106                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      9265052                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued       154993                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved          106                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined     13284587                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     54956547                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.042246                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.915192                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     37529928     68.29%     68.29% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      4445187      8.09%     76.38% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      3194943      5.81%     82.19% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      2709017      4.93%     87.12% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      2352159      4.28%     91.40% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      1695824      3.09%     94.49% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      1433006      2.61%     97.10% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       941534      1.71%     98.81% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       654949      1.19%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     54956547                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.040094                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             5233147                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                    13                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads       199538                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        91096                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      9974995                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      1425383                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        18673396                       # number of misc regfile reads
system.switch_cpus.numCycles                 55070234                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        34484049                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      58383140                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents        4206144                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          4620385                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        1441350                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        425427                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     149704015                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       61735552                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     71611224                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           7805640                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents        1354304                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles         241748                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       7804725                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps         13228071                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups     45000675                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     60270253                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          12838487                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads            109273420                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           121249394                       # The number of ROB writes
system.switch_cpus.timesIdled                    1354                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       628991                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       164437                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1257984                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         164437                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  27535117000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             462942                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        51016                       # Transaction distribution
system.membus.trans_dist::CleanEvict           437552                       # Transaction distribution
system.membus.trans_dist::ReadExReq             25411                       # Transaction distribution
system.membus.trans_dist::ReadExResp            25411                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        462941                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1465273                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1465273                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1465273                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     34519616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     34519616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                34519616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            488352                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  488352    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              488352                       # Request fanout histogram
system.membus.reqLayer2.occupancy          1284128500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy         2615483750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              9.5                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  27535117000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED  27535117000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED  27535117000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  27535117000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            597984                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       173327                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         2180                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          956760                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            31011                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           31011                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2184                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       595798                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         6548                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1880431                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1886979                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       279296                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     47943808                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               48223104                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          503276                       # Total snoops (count)
system.tol2bus.snoopTraffic                   3265024                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1132269                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.145228                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.352331                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 967832     85.48%     85.48% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 164437     14.52%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1132269                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          753483000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         940216999                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3278495                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  27535117000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst          368                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data       140274                       # number of demand (read+write) hits
system.l2.demand_hits::total                   140642                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst          368                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data       140274                       # number of overall hits
system.l2.overall_hits::total                  140642                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst         1816                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       486535                       # number of demand (read+write) misses
system.l2.demand_misses::total                 488351                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst         1816                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       486535                       # number of overall misses
system.l2.overall_misses::total                488351                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst    154948000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  40607309500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      40762257500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst    154948000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  40607309500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     40762257500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst         2184                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       626809                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               628993                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst         2184                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       626809                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              628993                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.831502                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.776209                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.776401                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.831502                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.776209                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.776401                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 85323.788546                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 83462.257597                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 83469.179955                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 85323.788546                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 83462.257597                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 83469.179955                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               51016                       # number of writebacks
system.l2.writebacks::total                     51016                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst         1816                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       486535                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            488351                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst         1816                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       486535                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           488351                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst    136788000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  35741939500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  35878727500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst    136788000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  35741939500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  35878727500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.831502                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.776209                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.776401                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.831502                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.776209                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.776401                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 75323.788546                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 73462.216490                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 73469.139000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 75323.788546                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 73462.216490                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 73469.139000                       # average overall mshr miss latency
system.l2.replacements                         503276                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       122311                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           122311                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       122311                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       122311                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         2180                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             2180                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         2180                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         2180                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       149728                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        149728                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data         5600                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  5600                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        25411                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               25411                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   2080245000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2080245000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        31011                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             31011                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.819419                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.819419                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 81863.956554                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 81863.956554                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        25411                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          25411                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   1826135000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1826135000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.819419                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.819419                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 71863.956554                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 71863.956554                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst          368                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                368                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst         1816                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1816                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst    154948000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    154948000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst         2184                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2184                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.831502                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.831502                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 85323.788546                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85323.788546                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst         1816                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1816                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst    136788000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    136788000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.831502                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.831502                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 75323.788546                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75323.788546                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data       134674                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            134674                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data       461124                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          461124                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  38527064500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  38527064500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data       595798                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        595798                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.773960                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.773960                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 83550.334617                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 83550.334617                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       461124                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       461124                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  33915804500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  33915804500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.773960                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.773960                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 73550.291245                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 73550.291245                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  27535117000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         8192                       # Cycle average of tags in use
system.l2.tags.total_refs                     1134929                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    511468                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.218964                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     163.503093                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     7.152461                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  8021.344446                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.019959                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000873                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.979168                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          185                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1350                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         6315                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          325                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           17                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   5535212                       # Number of tag accesses
system.l2.tags.data_accesses                  5535212                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  27535117000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.inst       116224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     31138368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           31254592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst       116224                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        116224                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      3265024                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         3265024                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst         1816                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       486537                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              488353                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        51016                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              51016                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst      4220937                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data   1130860203                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1135081140                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      4220937                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4220937                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      118576725                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            118576725                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      118576725                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      4220937                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data   1130860203                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1253657865                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     51012.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples      1816.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    486156.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000624630250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         3155                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         3155                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1000605                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              47927                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      488352                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      51016                       # Number of write requests accepted
system.mem_ctrls.readBursts                    488352                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    51016                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    380                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     4                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             30464                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             32090                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             31970                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             32734                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             32942                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             31635                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             31583                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             31052                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             31702                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             30566                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            30544                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            26722                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            27311                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            27851                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            28893                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            29913                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2248                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2720                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              3447                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              3645                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              3631                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              3930                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3899                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              3766                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              4339                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              3299                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             3575                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2687                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2486                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2319                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2554                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2463                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.72                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.48                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   6569675000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2439860000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             15719150000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13463.22                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32213.22                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   363925                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   30153                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 74.58                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                59.11                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                488352                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                51016                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  281472                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  158350                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   37693                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   10413                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      40                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    213                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    267                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2851                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   3142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   3161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   3174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3177                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   3182                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   3185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   3224                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3225                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       144895                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    238.051555                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   148.129158                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   266.506456                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        64664     44.63%     44.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        34828     24.04%     68.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        15169     10.47%     79.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         9380      6.47%     85.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         5126      3.54%     89.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         3328      2.30%     91.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2748      1.90%     93.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1567      1.08%     94.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         8085      5.58%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       144895                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         3155                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     154.647544                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    113.208013                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    187.825347                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          2087     66.15%     66.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255          733     23.23%     89.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383          136      4.31%     93.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511           55      1.74%     95.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639           40      1.27%     96.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767           25      0.79%     97.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895           20      0.63%     98.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023           20      0.63%     98.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           16      0.51%     99.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            9      0.29%     99.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            6      0.19%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            2      0.06%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            2      0.06%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            1      0.03%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            1      0.03%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            2      0.06%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          3155                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         3155                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.167353                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.157942                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.573577                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             2885     91.44%     91.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               46      1.46%     92.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              195      6.18%     99.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               26      0.82%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.03%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.06%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          3155                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               31230208                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   24320                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 3264512                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                31254528                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              3265024                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1134.20                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       118.56                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1135.08                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    118.58                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.79                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     8.86                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.93                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   27535051500                       # Total gap between requests
system.mem_ctrls.avgGap                      51050.58                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst       116224                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     31113984                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      3264512                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 4220937.212651030160                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 1129974642.925976991653                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 118558130.695431575179                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst         1816                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       486536                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        51016                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst     61948250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  15657201750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 672516347250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     34112.47                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     32180.97                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  13182459.37                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    73.11                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            490660800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            260777220                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1667204280                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          123828840                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     2173367040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      12144720390                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        346352160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        17206910730                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        624.907849                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    790653750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    919360000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  25825103250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            543939480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            289099305                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1816915800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          142432920                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     2173367040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      12132934500                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        356277120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        17454966165                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        633.916542                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    810839750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    919360000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  25804917250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 359094507840000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    36602029500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 359131109879500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           10                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      6969327                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          6969337                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           10                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      6969327                       # number of overall hits
system.cpu.icache.overall_hits::total         6969337                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst         4006                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           4008                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst         4006                       # number of overall misses
system.cpu.icache.overall_misses::total          4008                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst    287730000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    287730000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst    287730000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    287730000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           12                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      6973333                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      6973345                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           12                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      6973333                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      6973345                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.166667                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000574                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000575                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.166667                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000574                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000575                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 71824.762856                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 71788.922156                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 71824.762856                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 71788.922156                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1111                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                12                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    92.583333                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         2663                       # number of writebacks
system.cpu.icache.writebacks::total              2663                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          878                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          878                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          878                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          878                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst         3128                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3128                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst         3128                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3128                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst    237069500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    237069500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst    237069500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    237069500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000449                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000449                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000449                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000449                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 75789.482097                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 75789.482097                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 75789.482097                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 75789.482097                       # average overall mshr miss latency
system.cpu.icache.replacements                   2663                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           10                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      6969327                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         6969337                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         4006                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          4008                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst    287730000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    287730000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           12                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      6973333                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      6973345                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.166667                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000574                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000575                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 71824.762856                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 71788.922156                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          878                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          878                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst         3128                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3128                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst    237069500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    237069500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000449                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000449                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 75789.482097                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 75789.482097                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 359131109879500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.043791                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             6972467                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3130                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2227.625240                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      359094507840500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000204                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.043587                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000085                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000086                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          467                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           32                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          187                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          248                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.912109                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          13949820                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         13949820                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 359131109879500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 359131109879500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 359131109879500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 359131109879500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 359131109879500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 359131109879500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 359131109879500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            1                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     10765652                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         10765653                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            1                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     10765652                       # number of overall hits
system.cpu.dcache.overall_hits::total        10765653                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            3                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      3198983                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        3198986                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            3                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      3198983                       # number of overall misses
system.cpu.dcache.overall_misses::total       3198986                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 205762465021                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 205762465021                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 205762465021                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 205762465021                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            4                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     13964635                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     13964639                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            4                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     13964635                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     13964639                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.750000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.229077                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.229078                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.750000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.229077                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.229078                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 64321.212404                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64321.152084                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 64321.212404                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64321.152084                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      3903885                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          474                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            122043                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               4                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    31.987783                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   118.500000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       159244                       # number of writebacks
system.cpu.dcache.writebacks::total            159244                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data      2365740                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      2365740                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data      2365740                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      2365740                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       833243                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       833243                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       833243                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       833243                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  57396644523                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  57396644523                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  57396644523                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  57396644523                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.059668                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.059668                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.059668                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.059668                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 68883.440393                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 68883.440393                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 68883.440393                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 68883.440393                       # average overall mshr miss latency
system.cpu.dcache.replacements                 832221                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            1                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      9427775                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         9427776                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            3                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      3157587                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       3157590                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 202802843500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 202802843500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            4                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     12585362                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     12585366                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.750000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.250894                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.250894                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 64227.159378                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 64227.098357                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data      2365401                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      2365401                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       792186                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       792186                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  54493644500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  54493644500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.062945                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.062945                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 68788.951711                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 68788.951711                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      1337877                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1337877                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        41396                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        41396                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   2959621521                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2959621521                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      1379273                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1379273                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.030013                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.030013                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 71495.350300                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 71495.350300                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data          339                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          339                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        41057                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        41057                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   2903000023                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2903000023                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.029767                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.029767                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 70706.579219                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 70706.579219                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 359131109879500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.104284                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            11598898                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            833245                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             13.920153                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      359094507845000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000002                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.104283                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000102                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000102                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          244                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          705                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           75                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          28762523                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         28762523                       # Number of data accesses

---------- End Simulation Statistics   ----------
