#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Wed Apr  2 10:40:10 2025
# Process ID         : 10068
# Current directory  : E:/Datum/Computer_Architecture_Project/project_1
# Command line       : vivado.exe -gui_launcher_event rodinguilauncherevent19244 E:\Datum\Computer_Architecture_Project\project_1\project_1.xpr
# Log file           : E:/Datum/Computer_Architecture_Project/project_1/vivado.log
# Journal file       : E:/Datum/Computer_Architecture_Project/project_1\vivado.jou
# Running On         : DESKTOP-QBI20TU
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : 12th Gen Intel(R) Core(TM) i5-12600K
# CPU Frequency      : 3686 MHz
# CPU Physical cores : 10
# CPU Logical cores  : 16
# Host memory        : 16983 MB
# Swap memory        : 17279 MB
# Total Virtual      : 34263 MB
# Available Virtual  : 26482 MB
#-----------------------------------------------------------
start_gui
open_project E:/Datum/Computer_Architecture_Project/project_1/project_1.xpr
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'E:/Datum/Computer_Architecture_Project/project_1/project_1.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Application/VIVADO/Vivado/2024.2/data/ip'.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Application/VIVADO/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim/instructions.mem'
INFO: [SIM-utils-43] Exported 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim/instructions.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/file/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/file/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/plus2adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module plus2adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/sl1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/mux_2x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2x1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/sign_extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/alu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/pc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/imem_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/regfile_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/adder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/sl1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl1_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/mux_2x1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2x1_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/sign_extend_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/dmem_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/control_unit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Application/VIVADO/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.sign_extend
Compiling module xil_defaultlib.sl1
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Time: 20000
PC: 0002
Instruction: 0065
Reg_read1: 6
Reg_read1 or Write_reg: 0
Write Data: xxxx
Register r1: xxxx
Register r2: xxxx
Memory[0]: 0000
----------------------
Time: 30000
PC: 0004
Instruction: 0066
Reg_read1: 6
Reg_read1 or Write_reg: 0
Write Data: xxxx
Register r1: xxxx
Register r2: xxxx
Memory[0]: 0000
----------------------
Time: 40000
PC: 0006
Instruction: 0067
Reg_read1: 6
Reg_read1 or Write_reg: 0
Write Data: 0000
Register r1: xxxx
Register r2: xxxx
Memory[0]: 0000
----------------------
Time: 50000
PC: 0008
Instruction: 1064
Reg_read1: 6
Reg_read1 or Write_reg: 0
Write Data: xxxx
Register r1: xxxx
Register r2: xxxx
Memory[0]: 0000
----------------------
Time: 60000
PC: 000a
Instruction: 2064
Reg_read1: 6
Reg_read1 or Write_reg: 0
Write Data: xxxx
Register r1: xxxx
Register r2: xxxx
Memory[0]: 0000
----------------------
Time: 70000
PC: 000c
Instruction: 3062
Reg_read1: 6
Reg_read1 or Write_reg: 0
Write Data: xxxx
Register r1: xxxx
Register r2: xxxx
Memory[0]: 0000
----------------------
Time: 80000
PC: 000e
Instruction: 4062
Reg_read1: 6
Reg_read1 or Write_reg: 0
Write Data: xxxx
Register r1: xxxx
Register r2: xxxx
Memory[0]: 0000
----------------------
Time: 90000
PC: 001X
Instruction: xxxx
Reg_read1: x
Reg_read1 or Write_reg: x
Write Data: xxxx
Register r1: xxxx
Register r2: xxxx
Memory[0]: 0000
----------------------
Time: 100000
PC: xxxx
Instruction: xxxx
Reg_read1: x
Reg_read1 or Write_reg: x
Write Data: xxxx
Register r1: xxxx
Register r2: xxxx
Memory[0]: 0000
----------------------
Time: 110000
PC: xxxx
Instruction: xxxx
Reg_read1: x
Reg_read1 or Write_reg: x
Write Data: xxxx
Register r1: xxxx
Register r2: xxxx
Memory[0]: 0000
----------------------
$finish called at time : 110 ns : File "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/top_tb.v" Line 51
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1143.023 ; gain = 27.902
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Application/VIVADO/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim/instructions.mem'
INFO: [SIM-utils-43] Exported 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim/instructions.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Application/VIVADO/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Time: 20000
PC: 0002
Instruction: 0064
Reg_read1: 6
Reg_read1 or Write_reg: 0
Write Data: xxxx
Register r1: xxxx
Register r2: xxxx
Memory[0]: 0000
----------------------
Time: 30000
PC: 0004
Instruction: 0065
Reg_read1: 6
Reg_read1 or Write_reg: 0
Write Data: xxxx
Register r1: xxxx
Register r2: xxxx
Memory[0]: 0000
----------------------
Time: 40000
PC: 0006
Instruction: 0066
Reg_read1: 6
Reg_read1 or Write_reg: 0
Write Data: xxxx
Register r1: xxxx
Register r2: xxxx
Memory[0]: 0000
----------------------
Time: 50000
PC: 0008
Instruction: 0067
Reg_read1: 6
Reg_read1 or Write_reg: 0
Write Data: 0000
Register r1: xxxx
Register r2: xxxx
Memory[0]: 0000
----------------------
Time: 60000
PC: 000a
Instruction: 1064
Reg_read1: 6
Reg_read1 or Write_reg: 0
Write Data: xxxx
Register r1: xxxx
Register r2: xxxx
Memory[0]: 0000
----------------------
Time: 70000
PC: 000c
Instruction: 2064
Reg_read1: 6
Reg_read1 or Write_reg: 0
Write Data: xxxx
Register r1: xxxx
Register r2: xxxx
Memory[0]: 0000
----------------------
Time: 80000
PC: 000e
Instruction: 3062
Reg_read1: 6
Reg_read1 or Write_reg: 0
Write Data: xxxx
Register r1: xxxx
Register r2: xxxx
Memory[0]: 0000
----------------------
Time: 90000
PC: 0010
Instruction: 4062
Reg_read1: 6
Reg_read1 or Write_reg: 0
Write Data: xxxx
Register r1: xxxx
Register r2: xxxx
Memory[0]: 0000
----------------------
Time: 100000
PC: 001X
Instruction: xxxx
Reg_read1: x
Reg_read1 or Write_reg: x
Write Data: xxxx
Register r1: xxxx
Register r2: xxxx
Memory[0]: 0000
----------------------
Time: 110000
PC: xxxx
Instruction: xxxx
Reg_read1: x
Reg_read1 or Write_reg: x
Write Data: xxxx
Register r1: xxxx
Register r2: xxxx
Memory[0]: 0000
----------------------
$finish called at time : 110 ns : File "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/top_tb.v" Line 51
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Application/VIVADO/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim/instructions.mem'
INFO: [SIM-utils-43] Exported 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim/instructions.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/file/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/file/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/plus2adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module plus2adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/sl1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/mux_2x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2x1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/sign_extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/alu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/pc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/imem_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/regfile_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/adder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/sl1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl1_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/mux_2x1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2x1_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/sign_extend_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/dmem_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/control_unit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Application/VIVADO/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.sign_extend
Compiling module xil_defaultlib.sl1
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Time: 20000
PC: 0002
Instruction: 0064
Reg_read1: 6
Reg_read1 or Write_reg: 0
Write Data: xxxx
Register r1: xxxx
Register r2: xxxx
Memory[0]: 0000
----------------------
Time: 30000
PC: 0004
Instruction: 0065
Reg_read1: 6
Reg_read1 or Write_reg: 0
Write Data: xxxx
Register r1: xxxx
Register r2: xxxx
Memory[0]: 0000
----------------------
Time: 40000
PC: 0006
Instruction: 0066
Reg_read1: 6
Reg_read1 or Write_reg: 0
Write Data: xxxx
Register r1: xxxx
Register r2: xxxx
Memory[0]: 0000
----------------------
Time: 50000
PC: 0008
Instruction: 0067
Reg_read1: 6
Reg_read1 or Write_reg: 0
Write Data: 0000
Register r1: xxxx
Register r2: xxxx
Memory[0]: 0000
----------------------
Time: 60000
PC: 000a
Instruction: 1064
Reg_read1: 6
Reg_read1 or Write_reg: 0
Write Data: xxxx
Register r1: xxxx
Register r2: xxxx
Memory[0]: 0000
----------------------
Time: 70000
PC: 000c
Instruction: 2064
Reg_read1: 6
Reg_read1 or Write_reg: 0
Write Data: xxxx
Register r1: xxxx
Register r2: xxxx
Memory[0]: 0000
----------------------
Time: 80000
PC: 000e
Instruction: 3062
Reg_read1: 6
Reg_read1 or Write_reg: 0
Write Data: xxxx
Register r1: xxxx
Register r2: xxxx
Memory[0]: 0000
----------------------
Time: 90000
PC: 0010
Instruction: 4062
Reg_read1: 6
Reg_read1 or Write_reg: 0
Write Data: xxxx
Register r1: xxxx
Register r2: xxxx
Memory[0]: 0000
----------------------
Time: 100000
PC: 001X
Instruction: xxxx
Reg_read1: x
Reg_read1 or Write_reg: x
Write Data: xxxx
Register r1: xxxx
Register r2: xxxx
Memory[0]: 0000
----------------------
Time: 110000
PC: xxxx
Instruction: xxxx
Reg_read1: x
Reg_read1 or Write_reg: x
Write Data: xxxx
Register r1: xxxx
Register r2: xxxx
Memory[0]: 0000
----------------------
$finish called at time : 110 ns : File "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/top_tb.v" Line 51
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1160.949 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Application/VIVADO/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim/instructions.mem'
INFO: [SIM-utils-43] Exported 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim/instructions.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/file/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/file/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/plus2adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module plus2adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/sl1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/mux_2x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2x1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/sign_extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/alu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/pc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/imem_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/regfile_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/adder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/sl1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl1_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/mux_2x1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2x1_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/sign_extend_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/dmem_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/control_unit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Application/VIVADO/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.sign_extend
Compiling module xil_defaultlib.sl1
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Time: 20000
PC: 0002
Instruction: 0064
Reg_read1: 6
Reg_read1 or Write_reg: 0
Write Data: xxxx
Register r1: xxxx
Register r2: xxxx
Memory[0]: 0000
----------------------
Time: 30000
PC: 0004
Instruction: 0065
Reg_read1: 6
Reg_read1 or Write_reg: 0
Write Data: xxxx
Register r1: xxxx
Register r2: xxxx
Memory[0]: 0000
----------------------
Time: 40000
PC: 0006
Instruction: 0066
Reg_read1: 6
Reg_read1 or Write_reg: 0
Write Data: xxxx
Register r1: xxxx
Register r2: xxxx
Memory[0]: 0000
----------------------
Time: 50000
PC: 0008
Instruction: 0067
Reg_read1: 6
Reg_read1 or Write_reg: 0
Write Data: 0000
Register r1: xxxx
Register r2: xxxx
Memory[0]: 0000
----------------------
Time: 60000
PC: 000a
Instruction: 1064
Reg_read1: 6
Reg_read1 or Write_reg: 0
Write Data: xxxx
Register r1: xxxx
Register r2: xxxx
Memory[0]: 0000
----------------------
Time: 70000
PC: 000c
Instruction: 2064
Reg_read1: 6
Reg_read1 or Write_reg: 0
Write Data: xxxx
Register r1: xxxx
Register r2: xxxx
Memory[0]: 0000
----------------------
Time: 80000
PC: 000e
Instruction: 3062
Reg_read1: 6
Reg_read1 or Write_reg: 0
Write Data: xxxx
Register r1: xxxx
Register r2: xxxx
Memory[0]: 0000
----------------------
Time: 90000
PC: 0010
Instruction: 4062
Reg_read1: 6
Reg_read1 or Write_reg: 0
Write Data: xxxx
Register r1: xxxx
Register r2: xxxx
Memory[0]: 0000
----------------------
Time: 100000
PC: 001X
Instruction: xxxx
Reg_read1: x
Reg_read1 or Write_reg: x
Write Data: xxxx
Register r1: xxxx
Register r2: xxxx
Memory[0]: 0000
----------------------
Time: 110000
PC: xxxx
Instruction: xxxx
Reg_read1: x
Reg_read1 or Write_reg: x
Write Data: xxxx
Register r1: xxxx
Register r2: xxxx
Memory[0]: 0000
----------------------
$finish called at time : 110 ns : File "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/top_tb.v" Line 51
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1160.949 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Application/VIVADO/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim/instructions.mem'
INFO: [SIM-utils-43] Exported 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim/instructions.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Application/VIVADO/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Time: 20000
PC: 0002
Instruction: 3112
Reg_read1: 1
Reg_read1 or Write_reg: 1
Write Data: xxxx
Register r1: xxxx
Register r2: xxxx
Memory[0]: 0000
----------------------
Time: 30000
PC: 0004
Instruction: 0065
Reg_read1: 6
Reg_read1 or Write_reg: 0
Write Data: xxxx
Register r1: xxxx
Register r2: xxxx
Memory[0]: 0000
----------------------
Time: 40000
PC: 0006
Instruction: 0066
Reg_read1: 6
Reg_read1 or Write_reg: 0
Write Data: xxxx
Register r1: xxxx
Register r2: xxxx
Memory[0]: 0000
----------------------
Time: 50000
PC: 0008
Instruction: 0067
Reg_read1: 6
Reg_read1 or Write_reg: 0
Write Data: 0000
Register r1: xxxx
Register r2: xxxx
Memory[0]: 0000
----------------------
Time: 60000
PC: 000a
Instruction: 1064
Reg_read1: 6
Reg_read1 or Write_reg: 0
Write Data: xxxx
Register r1: xxxx
Register r2: xxxx
Memory[0]: 0000
----------------------
Time: 70000
PC: 000c
Instruction: 2064
Reg_read1: 6
Reg_read1 or Write_reg: 0
Write Data: xxxx
Register r1: xxxx
Register r2: xxxx
Memory[0]: 0000
----------------------
Time: 80000
PC: 000e
Instruction: 3062
Reg_read1: 6
Reg_read1 or Write_reg: 0
Write Data: xxxx
Register r1: xxxx
Register r2: xxxx
Memory[0]: 0000
----------------------
Time: 90000
PC: 0010
Instruction: 4062
Reg_read1: 6
Reg_read1 or Write_reg: 0
Write Data: xxxx
Register r1: xxxx
Register r2: xxxx
Memory[0]: 0000
----------------------
Time: 100000
PC: 001X
Instruction: xxxx
Reg_read1: x
Reg_read1 or Write_reg: x
Write Data: xxxx
Register r1: xxxx
Register r2: xxxx
Memory[0]: 0000
----------------------
Time: 110000
PC: xxxx
Instruction: xxxx
Reg_read1: x
Reg_read1 or Write_reg: x
Write Data: xxxx
Register r1: xxxx
Register r2: xxxx
Memory[0]: 0000
----------------------
$finish called at time : 110 ns : File "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/top_tb.v" Line 51
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Application/VIVADO/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim/instructions.mem'
INFO: [SIM-utils-43] Exported 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim/instructions.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/file/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/file/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/plus2adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module plus2adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/sl1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/mux_2x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2x1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/sign_extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/alu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/pc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/imem_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/regfile_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/adder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/sl1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl1_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/mux_2x1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2x1_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/sign_extend_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/dmem_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/control_unit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Application/VIVADO/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.sign_extend
Compiling module xil_defaultlib.sl1
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Time: 20000
PC: 0002
Instruction: 3112
Reg_read1: 1
Reg_read1 or Write_reg: 1
Write Data: xxxx
Register r1: 0000
Register r2: xxxx
Memory[0]: 0000
----------------------
Time: 30000
PC: 0004
Instruction: 0065
Reg_read1: 6
Reg_read1 or Write_reg: 0
Write Data: xxxx
Register r1: 0000
Register r2: xxxx
Memory[0]: 0000
----------------------
Time: 40000
PC: 0006
Instruction: 0066
Reg_read1: 6
Reg_read1 or Write_reg: 0
Write Data: xxxx
Register r1: 0000
Register r2: xxxx
Memory[0]: 0000
----------------------
Time: 50000
PC: 0008
Instruction: 0067
Reg_read1: 6
Reg_read1 or Write_reg: 0
Write Data: 0000
Register r1: 0000
Register r2: xxxx
Memory[0]: 0000
----------------------
Time: 60000
PC: 000a
Instruction: 1064
Reg_read1: 6
Reg_read1 or Write_reg: 0
Write Data: xxxx
Register r1: 0000
Register r2: xxxx
Memory[0]: 0000
----------------------
Time: 70000
PC: 000c
Instruction: 2064
Reg_read1: 6
Reg_read1 or Write_reg: 0
Write Data: xxxx
Register r1: 0000
Register r2: xxxx
Memory[0]: 0000
----------------------
Time: 80000
PC: 000e
Instruction: 3062
Reg_read1: 6
Reg_read1 or Write_reg: 0
Write Data: xxxx
Register r1: 0000
Register r2: xxxx
Memory[0]: 0000
----------------------
Time: 90000
PC: 0010
Instruction: 4062
Reg_read1: 6
Reg_read1 or Write_reg: 0
Write Data: xxxx
Register r1: 0000
Register r2: xxxx
Memory[0]: 0000
----------------------
Time: 100000
PC: 001X
Instruction: xxxx
Reg_read1: x
Reg_read1 or Write_reg: x
Write Data: xxxx
Register r1: 0000
Register r2: xxxx
Memory[0]: 0000
----------------------
Time: 110000
PC: xxxx
Instruction: xxxx
Reg_read1: x
Reg_read1 or Write_reg: x
Write Data: xxxx
Register r1: 0000
Register r2: xxxx
Memory[0]: 0000
----------------------
$finish called at time : 110 ns : File "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/top_tb.v" Line 51
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1160.949 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Application/VIVADO/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim/instructions.mem'
INFO: [SIM-utils-43] Exported 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim/instructions.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/file/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/file/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/plus2adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module plus2adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/sl1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/mux_2x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2x1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/sign_extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/alu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/pc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/imem_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/regfile_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/adder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/sl1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl1_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/mux_2x1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2x1_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/sign_extend_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/dmem_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/control_unit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Application/VIVADO/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.sign_extend
Compiling module xil_defaultlib.sl1
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Time: 20000
PC: 0002
Instruction: 3112
Reg_read1: 1
Reg_read1 or Write_reg: 1
Write Data: xxxx
Register r1: 0000
Register r2: xxxx
Memory[0]: 0000
----------------------
Time: 30000
PC: 0004
Instruction: 0065
Reg_read1: 6
Reg_read1 or Write_reg: 0
Write Data: xxxx
Register r1: 0000
Register r2: xxxx
Memory[0]: 0000
----------------------
Time: 40000
PC: 0006
Instruction: 0066
Reg_read1: 6
Reg_read1 or Write_reg: 0
Write Data: xxxx
Register r1: 0000
Register r2: xxxx
Memory[0]: 0000
----------------------
Time: 50000
PC: 0008
Instruction: 0067
Reg_read1: 6
Reg_read1 or Write_reg: 0
Write Data: 0000
Register r1: 0000
Register r2: xxxx
Memory[0]: 0000
----------------------
Time: 60000
PC: 000a
Instruction: 1064
Reg_read1: 6
Reg_read1 or Write_reg: 0
Write Data: xxxx
Register r1: 0000
Register r2: xxxx
Memory[0]: 0000
----------------------
Time: 70000
PC: 000c
Instruction: 2064
Reg_read1: 6
Reg_read1 or Write_reg: 0
Write Data: xxxx
Register r1: 0000
Register r2: xxxx
Memory[0]: 0000
----------------------
Time: 80000
PC: 000e
Instruction: 3062
Reg_read1: 6
Reg_read1 or Write_reg: 0
Write Data: xxxx
Register r1: 0000
Register r2: xxxx
Memory[0]: 0000
----------------------
Time: 90000
PC: 0010
Instruction: 4062
Reg_read1: 6
Reg_read1 or Write_reg: 0
Write Data: xxxx
Register r1: 0000
Register r2: xxxx
Memory[0]: 0000
----------------------
Time: 100000
PC: 001X
Instruction: xxxx
Reg_read1: x
Reg_read1 or Write_reg: x
Write Data: xxxx
Register r1: 0000
Register r2: xxxx
Memory[0]: 0000
----------------------
Time: 110000
PC: xxxx
Instruction: xxxx
Reg_read1: x
Reg_read1 or Write_reg: x
Write Data: xxxx
Register r1: 0000
Register r2: xxxx
Memory[0]: 0000
----------------------
$finish called at time : 110 ns : File "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/top_tb.v" Line 51
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1160.949 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Application/VIVADO/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim/instructions.mem'
INFO: [SIM-utils-43] Exported 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim/instructions.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/file/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/file/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/plus2adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module plus2adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/sl1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/mux_2x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2x1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/sign_extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/alu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/pc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/imem_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/regfile_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/adder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/sl1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl1_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/mux_2x1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2x1_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/sign_extend_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/dmem_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/control_unit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Application/VIVADO/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'out' [E:/Datum/Computer_Architecture_Project/file/top.v:95]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'b' [E:/Datum/Computer_Architecture_Project/file/top.v:100]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.sign_extend
Compiling module xil_defaultlib.sl1
Compiling module xil_defaultlib.mux_2x1
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.plus2adder
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Time: 20000
PC: 0002
Instruction: 3112
Reg_read1: 1
Reg_read1 or Write_reg: 1
Write Data: xxxx
Register r1: 0000
Register r2: xxxx
Memory[0]: 0000
----------------------
Time: 30000
PC: 0004
Instruction: 0065
Reg_read1: 6
Reg_read1 or Write_reg: 0
Write Data: xxxx
Register r1: 0000
Register r2: xxxx
Memory[0]: 0000
----------------------
Time: 40000
PC: 0006
Instruction: 0066
Reg_read1: 6
Reg_read1 or Write_reg: 0
Write Data: xxxx
Register r1: 0000
Register r2: xxxx
Memory[0]: 0000
----------------------
Time: 50000
PC: 0008
Instruction: 0067
Reg_read1: 6
Reg_read1 or Write_reg: 0
Write Data: xxxX
Register r1: 0000
Register r2: xxxx
Memory[0]: 0000
----------------------
Time: 60000
PC: 000a
Instruction: 1064
Reg_read1: 6
Reg_read1 or Write_reg: 0
Write Data: xxxx
Register r1: 0000
Register r2: xxxx
Memory[0]: 0000
----------------------
Time: 70000
PC: 000c
Instruction: 2064
Reg_read1: 6
Reg_read1 or Write_reg: 0
Write Data: xxxx
Register r1: 0000
Register r2: xxxx
Memory[0]: 0000
----------------------
Time: 80000
PC: 000e
Instruction: 3062
Reg_read1: 6
Reg_read1 or Write_reg: 0
Write Data: xxxx
Register r1: 0000
Register r2: xxxx
Memory[0]: 0000
----------------------
Time: 90000
PC: 0010
Instruction: 4062
Reg_read1: 6
Reg_read1 or Write_reg: 0
Write Data: xxxx
Register r1: 0000
Register r2: xxxx
Memory[0]: 0000
----------------------
Time: 100000
PC: 001X
Instruction: xxxx
Reg_read1: x
Reg_read1 or Write_reg: x
Write Data: xxxx
Register r1: 0000
Register r2: xxxx
Memory[0]: 0000
----------------------
Time: 110000
PC: xxxx
Instruction: xxxx
Reg_read1: x
Reg_read1 or Write_reg: x
Write Data: xxxx
Register r1: 0000
Register r2: xxxx
Memory[0]: 0000
----------------------
$finish called at time : 110 ns : File "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/top_tb.v" Line 51
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1160.949 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Application/VIVADO/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim/instructions.mem'
INFO: [SIM-utils-43] Exported 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim/instructions.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Application/VIVADO/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'out' [E:/Datum/Computer_Architecture_Project/file/top.v:95]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'b' [E:/Datum/Computer_Architecture_Project/file/top.v:100]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Time: 20000
PC: 0002
Instruction: 2110
Reg_read1: 1
Reg_read1 or Write_reg: 1
Write Data: xxxx
Register r1: 0000
Register r2: xxxx
Memory[0]: 0000
----------------------
Time: 30000
PC: 0004
Instruction: 0065
Reg_read1: 6
Reg_read1 or Write_reg: 0
Write Data: xxxx
Register r1: 0000
Register r2: xxxx
Memory[0]: 0000
----------------------
Time: 40000
PC: 0006
Instruction: 0066
Reg_read1: 6
Reg_read1 or Write_reg: 0
Write Data: xxxx
Register r1: 0000
Register r2: xxxx
Memory[0]: 0000
----------------------
Time: 50000
PC: 0008
Instruction: 0067
Reg_read1: 6
Reg_read1 or Write_reg: 0
Write Data: xxxX
Register r1: 0000
Register r2: xxxx
Memory[0]: 0000
----------------------
Time: 60000
PC: 000a
Instruction: 1064
Reg_read1: 6
Reg_read1 or Write_reg: 0
Write Data: xxxx
Register r1: 0000
Register r2: xxxx
Memory[0]: 0000
----------------------
Time: 70000
PC: 000c
Instruction: 2064
Reg_read1: 6
Reg_read1 or Write_reg: 0
Write Data: xxxx
Register r1: 0000
Register r2: xxxx
Memory[0]: 0000
----------------------
Time: 80000
PC: 000e
Instruction: 3062
Reg_read1: 6
Reg_read1 or Write_reg: 0
Write Data: xxxx
Register r1: 0000
Register r2: xxxx
Memory[0]: 0000
----------------------
Time: 90000
PC: 0010
Instruction: 4062
Reg_read1: 6
Reg_read1 or Write_reg: 0
Write Data: xxxx
Register r1: 0000
Register r2: xxxx
Memory[0]: 0000
----------------------
Time: 100000
PC: 001X
Instruction: xxxx
Reg_read1: x
Reg_read1 or Write_reg: x
Write Data: xxxx
Register r1: 0000
Register r2: xxxx
Memory[0]: 0000
----------------------
Time: 110000
PC: xxxx
Instruction: xxxx
Reg_read1: x
Reg_read1 or Write_reg: x
Write Data: xxxx
Register r1: 0000
Register r2: xxxx
Memory[0]: 0000
----------------------
$finish called at time : 110 ns : File "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/top_tb.v" Line 51
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Application/VIVADO/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim/instructions.mem'
INFO: [SIM-utils-43] Exported 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim/instructions.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Application/VIVADO/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'out' [E:/Datum/Computer_Architecture_Project/file/top.v:95]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'b' [E:/Datum/Computer_Architecture_Project/file/top.v:100]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Time: 20000
PC: 0002
Instruction: 2110
Reg_read1: 1
Reg_read1 or Write_reg: 1
Write Data: xxxx
Register r1: 0000
Register r2: xxxx
Memory[0]: 0000
----------------------
Time: 30000
PC: 0004
Instruction: 0065
Reg_read1: 6
Reg_read1 or Write_reg: 0
Write Data: xxxx
Register r1: 0000
Register r2: xxxx
Memory[0]: 0000
----------------------
Time: 40000
PC: 0006
Instruction: 0066
Reg_read1: 6
Reg_read1 or Write_reg: 0
Write Data: xxxx
Register r1: 0000
Register r2: xxxx
Memory[0]: 0000
----------------------
Time: 50000
PC: 0008
Instruction: 0067
Reg_read1: 6
Reg_read1 or Write_reg: 0
Write Data: xxxX
Register r1: 0000
Register r2: xxxx
Memory[0]: 0000
----------------------
Time: 60000
PC: 000a
Instruction: 1064
Reg_read1: 6
Reg_read1 or Write_reg: 0
Write Data: xxxx
Register r1: 0000
Register r2: xxxx
Memory[0]: 0000
----------------------
Time: 70000
PC: 000c
Instruction: 2064
Reg_read1: 6
Reg_read1 or Write_reg: 0
Write Data: xxxx
Register r1: 0000
Register r2: xxxx
Memory[0]: 0000
----------------------
Time: 80000
PC: 000e
Instruction: 3062
Reg_read1: 6
Reg_read1 or Write_reg: 0
Write Data: xxxx
Register r1: 0000
Register r2: xxxx
Memory[0]: 0000
----------------------
Time: 90000
PC: 0010
Instruction: 4062
Reg_read1: 6
Reg_read1 or Write_reg: 0
Write Data: xxxx
Register r1: 0000
Register r2: xxxx
Memory[0]: 0000
----------------------
Time: 100000
PC: 001X
Instruction: xxxx
Reg_read1: x
Reg_read1 or Write_reg: x
Write Data: xxxx
Register r1: 0000
Register r2: xxxx
Memory[0]: 0000
----------------------
Time: 110000
PC: xxxx
Instruction: xxxx
Reg_read1: x
Reg_read1 or Write_reg: x
Write Data: xxxx
Register r1: 0000
Register r2: xxxx
Memory[0]: 0000
----------------------
$finish called at time : 110 ns : File "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/top_tb.v" Line 51
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Application/VIVADO/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim/instructions.mem'
INFO: [SIM-utils-43] Exported 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim/instructions.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/file/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/file/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/plus2adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module plus2adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/sl1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/mux_2x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2x1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/sign_extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/alu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/pc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/imem_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/regfile_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/adder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/sl1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl1_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/mux_2x1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2x1_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/sign_extend_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/dmem_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/control_unit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Application/VIVADO/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'out' [E:/Datum/Computer_Architecture_Project/file/top.v:95]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'b' [E:/Datum/Computer_Architecture_Project/file/top.v:100]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.sign_extend
Compiling module xil_defaultlib.sl1
Compiling module xil_defaultlib.mux_2x1
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.plus2adder
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Time: 10000
PC: 0000
Instruction: 3112
Reg_read1: 1
Reg_read1 or Write_reg: 1
Write Data: xxxx
Register r1: 0000
Register r2: xxxx
Memory[0]: 0000
----------------------
Time: 20000
PC: 0002
Instruction: 2110
Reg_read1: 1
Reg_read1 or Write_reg: 1
Write Data: xxxx
Register r1: 0000
Register r2: xxxx
Memory[0]: 0000
----------------------
Time: 30000
PC: 0004
Instruction: 0065
Reg_read1: 6
Reg_read1 or Write_reg: 0
Write Data: xxxx
Register r1: 0000
Register r2: xxxx
Memory[0]: 0000
----------------------
Time: 40000
PC: 0006
Instruction: 0066
Reg_read1: 6
Reg_read1 or Write_reg: 0
Write Data: xxxx
Register r1: 0000
Register r2: xxxx
Memory[0]: 0000
----------------------
Time: 50000
PC: 0008
Instruction: 0067
Reg_read1: 6
Reg_read1 or Write_reg: 0
Write Data: xxxX
Register r1: 0000
Register r2: xxxx
Memory[0]: 0000
----------------------
Time: 60000
PC: 000a
Instruction: 1064
Reg_read1: 6
Reg_read1 or Write_reg: 0
Write Data: xxxx
Register r1: 0000
Register r2: xxxx
Memory[0]: 0000
----------------------
Time: 70000
PC: 000c
Instruction: 2064
Reg_read1: 6
Reg_read1 or Write_reg: 0
Write Data: xxxx
Register r1: 0000
Register r2: xxxx
Memory[0]: 0000
----------------------
Time: 80000
PC: 000e
Instruction: 3062
Reg_read1: 6
Reg_read1 or Write_reg: 0
Write Data: xxxx
Register r1: 0000
Register r2: xxxx
Memory[0]: 0000
----------------------
Time: 90000
PC: 0010
Instruction: 4062
Reg_read1: 6
Reg_read1 or Write_reg: 0
Write Data: xxxx
Register r1: 0000
Register r2: xxxx
Memory[0]: 0000
----------------------
Time: 100000
PC: 001X
Instruction: xxxx
Reg_read1: x
Reg_read1 or Write_reg: x
Write Data: xxxx
Register r1: 0000
Register r2: xxxx
Memory[0]: 0000
----------------------
$finish called at time : 110 ns : File "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/top_tb.v" Line 52
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1160.949 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Application/VIVADO/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim/instructions.mem'
INFO: [SIM-utils-43] Exported 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim/instructions.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/file/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/file/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/plus2adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module plus2adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/sl1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/mux_2x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2x1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/sign_extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/alu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/pc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/imem_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/regfile_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/adder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/sl1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl1_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/mux_2x1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2x1_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/sign_extend_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/dmem_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/control_unit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Application/VIVADO/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'out' [E:/Datum/Computer_Architecture_Project/file/top.v:95]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'b' [E:/Datum/Computer_Architecture_Project/file/top.v:100]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.sign_extend
Compiling module xil_defaultlib.sl1
Compiling module xil_defaultlib.mux_2x1
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.plus2adder
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Time: 10000
PC: 0000
Instruction: 3112
Reg_read1: 1
Reg_read1 or Write_reg: 1
ALU result: xxxx
Write Data: xxxx
Register r1: 0000
Register r2: xxxx
Memory[0]: 0000
----------------------
Time: 20000
PC: 0002
Instruction: 2110
Reg_read1: 1
Reg_read1 or Write_reg: 1
ALU result: xxxx
Write Data: xxxx
Register r1: 0000
Register r2: xxxx
Memory[0]: 0000
----------------------
Time: 30000
PC: 0004
Instruction: 0065
Reg_read1: 6
Reg_read1 or Write_reg: 0
ALU result: xxxx
Write Data: xxxx
Register r1: 0000
Register r2: xxxx
Memory[0]: 0000
----------------------
Time: 40000
PC: 0006
Instruction: 0066
Reg_read1: 6
Reg_read1 or Write_reg: 0
ALU result: xxxx
Write Data: xxxx
Register r1: 0000
Register r2: xxxx
Memory[0]: 0000
----------------------
Time: 50000
PC: 0008
Instruction: 0067
Reg_read1: 6
Reg_read1 or Write_reg: 0
ALU result: xxxX
Write Data: xxxX
Register r1: 0000
Register r2: xxxx
Memory[0]: 0000
----------------------
Time: 60000
PC: 000a
Instruction: 1064
Reg_read1: 6
Reg_read1 or Write_reg: 0
ALU result: xxxx
Write Data: xxxx
Register r1: 0000
Register r2: xxxx
Memory[0]: 0000
----------------------
Time: 70000
PC: 000c
Instruction: 2064
Reg_read1: 6
Reg_read1 or Write_reg: 0
ALU result: xxxx
Write Data: xxxx
Register r1: 0000
Register r2: xxxx
Memory[0]: 0000
----------------------
Time: 80000
PC: 000e
Instruction: 3062
Reg_read1: 6
Reg_read1 or Write_reg: 0
ALU result: xxxx
Write Data: xxxx
Register r1: 0000
Register r2: xxxx
Memory[0]: 0000
----------------------
Time: 90000
PC: 0010
Instruction: 4062
Reg_read1: 6
Reg_read1 or Write_reg: 0
ALU result: xxxx
Write Data: xxxx
Register r1: 0000
Register r2: xxxx
Memory[0]: 0000
----------------------
Time: 100000
PC: 001X
Instruction: xxxx
Reg_read1: x
Reg_read1 or Write_reg: x
ALU result: xxxx
Write Data: xxxx
Register r1: 0000
Register r2: xxxx
Memory[0]: 0000
----------------------
$finish called at time : 110 ns : File "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/top_tb.v" Line 52
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1161.355 ; gain = 0.406
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Application/VIVADO/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim/instructions.mem'
INFO: [SIM-utils-43] Exported 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim/instructions.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/file/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/file/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/plus2adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module plus2adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/sl1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/mux_2x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2x1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/sign_extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/alu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/pc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/imem_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/regfile_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/adder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/sl1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl1_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/mux_2x1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2x1_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/sign_extend_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/dmem_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/control_unit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Application/VIVADO/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'out' [E:/Datum/Computer_Architecture_Project/file/top.v:95]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'b' [E:/Datum/Computer_Architecture_Project/file/top.v:100]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.sign_extend
Compiling module xil_defaultlib.sl1
Compiling module xil_defaultlib.mux_2x1
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.plus2adder
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Time: 10000
PC: 0000
Instruction: 3112
Reg_read1: 1
Reg_read1 or Write_reg: 1
ALU a: xxxx
ALU b: 0
ALU result: xxxx
Write Data: xxxx
Register r1: 0000
Register r2: xxxx
Memory[0]: 0000
----------------------
Time: 20000
PC: 0002
Instruction: 2110
Reg_read1: 1
Reg_read1 or Write_reg: 1
ALU a: xxxx
ALU b: 0
ALU result: xxxx
Write Data: xxxx
Register r1: 0000
Register r2: xxxx
Memory[0]: 0000
----------------------
Time: 30000
PC: 0004
Instruction: 0065
Reg_read1: 6
Reg_read1 or Write_reg: 0
ALU a: xxxx
ALU b: 0
ALU result: xxxx
Write Data: xxxx
Register r1: 0000
Register r2: xxxx
Memory[0]: 0000
----------------------
Time: 40000
PC: 0006
Instruction: 0066
Reg_read1: 6
Reg_read1 or Write_reg: 0
ALU a: xxxx
ALU b: 0
ALU result: xxxx
Write Data: xxxx
Register r1: 0000
Register r2: xxxx
Memory[0]: 0000
----------------------
Time: 50000
PC: 0008
Instruction: 0067
Reg_read1: 6
Reg_read1 or Write_reg: 0
ALU a: xxxx
ALU b: 0
ALU result: xxxX
Write Data: xxxX
Register r1: 0000
Register r2: xxxx
Memory[0]: 0000
----------------------
Time: 60000
PC: 000a
Instruction: 1064
Reg_read1: 6
Reg_read1 or Write_reg: 0
ALU a: xxxx
ALU b: 0
ALU result: xxxx
Write Data: xxxx
Register r1: 0000
Register r2: xxxx
Memory[0]: 0000
----------------------
Time: 70000
PC: 000c
Instruction: 2064
Reg_read1: 6
Reg_read1 or Write_reg: 0
ALU a: xxxx
ALU b: 0
ALU result: xxxx
Write Data: xxxx
Register r1: 0000
Register r2: xxxx
Memory[0]: 0000
----------------------
Time: 80000
PC: 000e
Instruction: 3062
Reg_read1: 6
Reg_read1 or Write_reg: 0
ALU a: xxxx
ALU b: 0
ALU result: xxxx
Write Data: xxxx
Register r1: 0000
Register r2: xxxx
Memory[0]: 0000
----------------------
Time: 90000
PC: 0010
Instruction: 4062
Reg_read1: 6
Reg_read1 or Write_reg: 0
ALU a: xxxx
ALU b: 0
ALU result: xxxx
Write Data: xxxx
Register r1: 0000
Register r2: xxxx
Memory[0]: 0000
----------------------
Time: 100000
PC: 001X
Instruction: xxxx
Reg_read1: x
Reg_read1 or Write_reg: x
ALU a: xxxx
ALU b: x
ALU result: xxxx
Write Data: xxxx
Register r1: 0000
Register r2: xxxx
Memory[0]: 0000
----------------------
$finish called at time : 110 ns : File "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/top_tb.v" Line 52
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1161.926 ; gain = 0.570
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Application/VIVADO/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim/instructions.mem'
INFO: [SIM-utils-43] Exported 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim/instructions.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/file/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/file/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/plus2adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module plus2adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/sl1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/mux_2x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2x1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/sign_extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/alu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/pc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/imem_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/regfile_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/adder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/sl1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl1_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/mux_2x1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2x1_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/sign_extend_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/dmem_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/control_unit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Application/VIVADO/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'out' [E:/Datum/Computer_Architecture_Project/file/top.v:95]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'b' [E:/Datum/Computer_Architecture_Project/file/top.v:100]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.sign_extend
Compiling module xil_defaultlib.sl1
Compiling module xil_defaultlib.mux_2x1
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.plus2adder
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Time: 10000
PC: 0000
Instruction: 3112
Reg_read1: 1
Reg_read1 or Write_reg: 1
ALU a: 0000
ALU b: 0
ALU result: xxxx
Write Data: xxxx
Register r1: 0000
Register r2: 0000
Memory[0]: 0000
----------------------
Time: 20000
PC: 0002
Instruction: 2110
Reg_read1: 1
Reg_read1 or Write_reg: 1
ALU a: xxxx
ALU b: 0
ALU result: xxxx
Write Data: xxxx
Register r1: 0000
Register r2: xxxx
Memory[0]: 0000
----------------------
Time: 30000
PC: 0004
Instruction: 0065
Reg_read1: 6
Reg_read1 or Write_reg: 0
ALU a: 0000
ALU b: 0
ALU result: xxxx
Write Data: xxxx
Register r1: 0000
Register r2: xxxx
Memory[0]: 0000
----------------------
Time: 40000
PC: 0006
Instruction: 0066
Reg_read1: 6
Reg_read1 or Write_reg: 0
ALU a: 0000
ALU b: 0
ALU result: zzzZ
Write Data: zzzZ
Register r1: 0000
Register r2: xxxx
Memory[0]: 0000
----------------------
Time: 50000
PC: 0008
Instruction: 0067
Reg_read1: 6
Reg_read1 or Write_reg: 0
ALU a: 0000
ALU b: 0
ALU result: 0000
Write Data: 0000
Register r1: 0000
Register r2: xxxx
Memory[0]: 0000
----------------------
Time: 60000
PC: 000a
Instruction: 1064
Reg_read1: 6
Reg_read1 or Write_reg: 0
ALU a: 0000
ALU b: 0
ALU result: xxxx
Write Data: xxxx
Register r1: 0000
Register r2: xxxx
Memory[0]: 0000
----------------------
Time: 70000
PC: 000c
Instruction: 2064
Reg_read1: 6
Reg_read1 or Write_reg: 0
ALU a: 0000
ALU b: 0
ALU result: xxxx
Write Data: xxxx
Register r1: 0000
Register r2: xxxx
Memory[0]: 0000
----------------------
Time: 80000
PC: 000e
Instruction: 3062
Reg_read1: 6
Reg_read1 or Write_reg: 0
ALU a: 0000
ALU b: 0
ALU result: xxxx
Write Data: xxxx
Register r1: 0000
Register r2: xxxx
Memory[0]: 0000
----------------------
Time: 90000
PC: 0010
Instruction: 4062
Reg_read1: 6
Reg_read1 or Write_reg: 0
ALU a: 0000
ALU b: 0
ALU result: xxxx
Write Data: xxxx
Register r1: 0000
Register r2: xxxx
Memory[0]: 0000
----------------------
Time: 100000
PC: 001X
Instruction: xxxx
Reg_read1: x
Reg_read1 or Write_reg: x
ALU a: xxxx
ALU b: x
ALU result: xxxx
Write Data: xxxx
Register r1: 0000
Register r2: xxxx
Memory[0]: 0000
----------------------
$finish called at time : 110 ns : File "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/top_tb.v" Line 52
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1162.926 ; gain = 1.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Application/VIVADO/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim/instructions.mem'
INFO: [SIM-utils-43] Exported 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim/instructions.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/file/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/file/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/plus2adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module plus2adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/sl1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/mux_2x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2x1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/sign_extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/alu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/pc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/imem_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/regfile_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/adder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/sl1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl1_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/mux_2x1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2x1_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/sign_extend_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/dmem_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/control_unit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Application/VIVADO/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'out' [E:/Datum/Computer_Architecture_Project/file/top.v:95]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'b' [E:/Datum/Computer_Architecture_Project/file/top.v:100]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.sign_extend
Compiling module xil_defaultlib.sl1
Compiling module xil_defaultlib.mux_2x1
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.plus2adder
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Time: 10000
PC: 0000
Instruction: 3112
Reg_read1: 1
Reg_read1 or Write_reg: 1
Sign_extend: 0002
ALU a: 0000
ALU b: 0
ALU result: xxxx
Write Data: xxxx
Register r1: 0000
Register r2: 0000
Memory[0]: 0000
----------------------
Time: 20000
PC: 0002
Instruction: 2110
Reg_read1: 1
Reg_read1 or Write_reg: 1
Sign_extend: 0000
ALU a: xxxx
ALU b: 0
ALU result: xxxx
Write Data: xxxx
Register r1: 0000
Register r2: xxxx
Memory[0]: 0000
----------------------
Time: 30000
PC: 0004
Instruction: 0065
Reg_read1: 6
Reg_read1 or Write_reg: 0
Sign_extend: 0005
ALU a: 0000
ALU b: 0
ALU result: xxxx
Write Data: xxxx
Register r1: 0000
Register r2: xxxx
Memory[0]: 0000
----------------------
Time: 40000
PC: 0006
Instruction: 0066
Reg_read1: 6
Reg_read1 or Write_reg: 0
Sign_extend: 0006
ALU a: 0000
ALU b: 0
ALU result: zzzZ
Write Data: zzzZ
Register r1: 0000
Register r2: xxxx
Memory[0]: 0000
----------------------
Time: 50000
PC: 0008
Instruction: 0067
Reg_read1: 6
Reg_read1 or Write_reg: 0
Sign_extend: 0007
ALU a: 0000
ALU b: 0
ALU result: 0000
Write Data: 0000
Register r1: 0000
Register r2: xxxx
Memory[0]: 0000
----------------------
Time: 60000
PC: 000a
Instruction: 1064
Reg_read1: 6
Reg_read1 or Write_reg: 0
Sign_extend: 0004
ALU a: 0000
ALU b: 0
ALU result: xxxx
Write Data: xxxx
Register r1: 0000
Register r2: xxxx
Memory[0]: 0000
----------------------
Time: 70000
PC: 000c
Instruction: 2064
Reg_read1: 6
Reg_read1 or Write_reg: 0
Sign_extend: 0004
ALU a: 0000
ALU b: 0
ALU result: xxxx
Write Data: xxxx
Register r1: 0000
Register r2: xxxx
Memory[0]: 0000
----------------------
Time: 80000
PC: 000e
Instruction: 3062
Reg_read1: 6
Reg_read1 or Write_reg: 0
Sign_extend: 0002
ALU a: 0000
ALU b: 0
ALU result: xxxx
Write Data: xxxx
Register r1: 0000
Register r2: xxxx
Memory[0]: 0000
----------------------
Time: 90000
PC: 0010
Instruction: 4062
Reg_read1: 6
Reg_read1 or Write_reg: 0
Sign_extend: 0002
ALU a: 0000
ALU b: 0
ALU result: xxxx
Write Data: xxxx
Register r1: 0000
Register r2: xxxx
Memory[0]: 0000
----------------------
Time: 100000
PC: 001X
Instruction: xxxx
Reg_read1: x
Reg_read1 or Write_reg: x
Sign_extend: xxxx
ALU a: xxxx
ALU b: x
ALU result: xxxx
Write Data: xxxx
Register r1: 0000
Register r2: xxxx
Memory[0]: 0000
----------------------
$finish called at time : 110 ns : File "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/top_tb.v" Line 52
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1163.117 ; gain = 0.191
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Application/VIVADO/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim/instructions.mem'
INFO: [SIM-utils-43] Exported 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim/instructions.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/file/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/file/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/plus2adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module plus2adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/sl1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/mux_2x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2x1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/sign_extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/alu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/pc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/imem_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/regfile_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/adder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/sl1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl1_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/mux_2x1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2x1_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/sign_extend_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/dmem_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/control_unit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Application/VIVADO/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'out' [E:/Datum/Computer_Architecture_Project/file/top.v:95]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'b' [E:/Datum/Computer_Architecture_Project/file/top.v:100]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.sign_extend
Compiling module xil_defaultlib.sl1
Compiling module xil_defaultlib.mux_2x1
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.plus2adder
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Time: 10000
PC: 0000
Instruction: 3112
Reg_read1: 1
Reg_read1 or Write_reg: 1
Sign_extend: 0002
ALU b selection: 1
ALU a: 0000
ALU b: 0
ALU result: xxxx
Write Data: xxxx
Register r1: 0000
Register r2: 0000
Memory[0]: 0000
----------------------
Time: 20000
PC: 0002
Instruction: 2110
Reg_read1: 1
Reg_read1 or Write_reg: 1
Sign_extend: 0000
ALU b selection: 1
ALU a: xxxx
ALU b: 0
ALU result: xxxx
Write Data: xxxx
Register r1: 0000
Register r2: xxxx
Memory[0]: 0000
----------------------
Time: 30000
PC: 0004
Instruction: 0065
Reg_read1: 6
Reg_read1 or Write_reg: 0
Sign_extend: 0005
ALU b selection: 0
ALU a: 0000
ALU b: 0
ALU result: xxxx
Write Data: xxxx
Register r1: 0000
Register r2: xxxx
Memory[0]: 0000
----------------------
Time: 40000
PC: 0006
Instruction: 0066
Reg_read1: 6
Reg_read1 or Write_reg: 0
Sign_extend: 0006
ALU b selection: 0
ALU a: 0000
ALU b: 0
ALU result: zzzZ
Write Data: zzzZ
Register r1: 0000
Register r2: xxxx
Memory[0]: 0000
----------------------
Time: 50000
PC: 0008
Instruction: 0067
Reg_read1: 6
Reg_read1 or Write_reg: 0
Sign_extend: 0007
ALU b selection: 0
ALU a: 0000
ALU b: 0
ALU result: 0000
Write Data: 0000
Register r1: 0000
Register r2: xxxx
Memory[0]: 0000
----------------------
Time: 60000
PC: 000a
Instruction: 1064
Reg_read1: 6
Reg_read1 or Write_reg: 0
Sign_extend: 0004
ALU b selection: 1
ALU a: 0000
ALU b: 0
ALU result: xxxx
Write Data: xxxx
Register r1: 0000
Register r2: xxxx
Memory[0]: 0000
----------------------
Time: 70000
PC: 000c
Instruction: 2064
Reg_read1: 6
Reg_read1 or Write_reg: 0
Sign_extend: 0004
ALU b selection: 1
ALU a: 0000
ALU b: 0
ALU result: xxxx
Write Data: xxxx
Register r1: 0000
Register r2: xxxx
Memory[0]: 0000
----------------------
Time: 80000
PC: 000e
Instruction: 3062
Reg_read1: 6
Reg_read1 or Write_reg: 0
Sign_extend: 0002
ALU b selection: 1
ALU a: 0000
ALU b: 0
ALU result: xxxx
Write Data: xxxx
Register r1: 0000
Register r2: xxxx
Memory[0]: 0000
----------------------
Time: 90000
PC: 0010
Instruction: 4062
Reg_read1: 6
Reg_read1 or Write_reg: 0
Sign_extend: 0002
ALU b selection: 0
ALU a: 0000
ALU b: 0
ALU result: xxxx
Write Data: xxxx
Register r1: 0000
Register r2: xxxx
Memory[0]: 0000
----------------------
Time: 100000
PC: 001X
Instruction: xxxx
Reg_read1: x
Reg_read1 or Write_reg: x
Sign_extend: xxxx
ALU b selection: 0
ALU a: xxxx
ALU b: x
ALU result: xxxx
Write Data: xxxx
Register r1: 0000
Register r2: xxxx
Memory[0]: 0000
----------------------
$finish called at time : 110 ns : File "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/top_tb.v" Line 52
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1163.449 ; gain = 0.332
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Application/VIVADO/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim/instructions.mem'
INFO: [SIM-utils-43] Exported 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim/instructions.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/file/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/file/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/plus2adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module plus2adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/sl1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/mux_2x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2x1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/sign_extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/alu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/pc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/imem_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/regfile_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/adder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/sl1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl1_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/mux_2x1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2x1_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/sign_extend_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/dmem_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/control_unit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Application/VIVADO/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'out' [E:/Datum/Computer_Architecture_Project/file/top.v:95]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'b' [E:/Datum/Computer_Architecture_Project/file/top.v:100]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.sign_extend
Compiling module xil_defaultlib.sl1
Compiling module xil_defaultlib.mux_2x1
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.plus2adder
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Time: 10000
PC: 0000
Instruction: 3112
Reg_read1: 1
Reg_read1 or Write_reg: 1
Sign_extend: 0002
ALU b selection: 1
ALU a: 0000
ALU b: 0
ALU result: xxxx
Write Data: 0000
Register r1: 0000
Register r2: 0000
Memory[0]: 0000
----------------------
Time: 20000
PC: 0226
Instruction: xxxx
Reg_read1: x
Reg_read1 or Write_reg: x
Sign_extend: xxxx
ALU b selection: 0
ALU a: xxxx
ALU b: x
ALU result: xxxx
Write Data: 0000
Register r1: 0000
Register r2: 0000
Memory[0]: 0000
----------------------
Time: 30000
PC: xxxx
Instruction: xxxx
Reg_read1: x
Reg_read1 or Write_reg: x
Sign_extend: xxxx
ALU b selection: 0
ALU a: xxxx
ALU b: x
ALU result: xxxx
Write Data: 0000
Register r1: 0000
Register r2: 0000
Memory[0]: 0000
----------------------
Time: 40000
PC: xxxx
Instruction: xxxx
Reg_read1: x
Reg_read1 or Write_reg: x
Sign_extend: xxxx
ALU b selection: 0
ALU a: xxxx
ALU b: x
ALU result: xxxx
Write Data: 0000
Register r1: 0000
Register r2: 0000
Memory[0]: 0000
----------------------
Time: 50000
PC: xxxx
Instruction: xxxx
Reg_read1: x
Reg_read1 or Write_reg: x
Sign_extend: xxxx
ALU b selection: 0
ALU a: xxxx
ALU b: x
ALU result: xxxx
Write Data: 0000
Register r1: 0000
Register r2: 0000
Memory[0]: 0000
----------------------
Time: 60000
PC: xxxx
Instruction: xxxx
Reg_read1: x
Reg_read1 or Write_reg: x
Sign_extend: xxxx
ALU b selection: 0
ALU a: xxxx
ALU b: x
ALU result: xxxx
Write Data: 0000
Register r1: 0000
Register r2: 0000
Memory[0]: 0000
----------------------
Time: 70000
PC: xxxx
Instruction: xxxx
Reg_read1: x
Reg_read1 or Write_reg: x
Sign_extend: xxxx
ALU b selection: 0
ALU a: xxxx
ALU b: x
ALU result: xxxx
Write Data: 0000
Register r1: 0000
Register r2: 0000
Memory[0]: 0000
----------------------
Time: 80000
PC: xxxx
Instruction: xxxx
Reg_read1: x
Reg_read1 or Write_reg: x
Sign_extend: xxxx
ALU b selection: 0
ALU a: xxxx
ALU b: x
ALU result: xxxx
Write Data: 0000
Register r1: 0000
Register r2: 0000
Memory[0]: 0000
----------------------
Time: 90000
PC: xxxx
Instruction: xxxx
Reg_read1: x
Reg_read1 or Write_reg: x
Sign_extend: xxxx
ALU b selection: 0
ALU a: xxxx
ALU b: x
ALU result: xxxx
Write Data: 0000
Register r1: 0000
Register r2: 0000
Memory[0]: 0000
----------------------
Time: 100000
PC: xxxx
Instruction: xxxx
Reg_read1: x
Reg_read1 or Write_reg: x
Sign_extend: xxxx
ALU b selection: 0
ALU a: xxxx
ALU b: x
ALU result: xxxx
Write Data: 0000
Register r1: 0000
Register r2: 0000
Memory[0]: 0000
----------------------
$finish called at time : 110 ns : File "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/top_tb.v" Line 52
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1163.816 ; gain = 0.367
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Application/VIVADO/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim/instructions.mem'
INFO: [SIM-utils-43] Exported 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim/instructions.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/file/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/file/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/plus2adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module plus2adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/sl1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/mux_2x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2x1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/sign_extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/alu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/pc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/imem_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/regfile_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/adder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/sl1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl1_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/mux_2x1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2x1_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/sign_extend_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/dmem_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/control_unit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Application/VIVADO/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'out' [E:/Datum/Computer_Architecture_Project/file/top.v:95]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'b' [E:/Datum/Computer_Architecture_Project/file/top.v:100]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.sign_extend
Compiling module xil_defaultlib.sl1
Compiling module xil_defaultlib.mux_2x1
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.plus2adder
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Time: 10000
PC: 0000
Instruction: 3112
Reg_read1: 1
Reg_read1 or Write_reg: 1
Sign_extend: 0002
ALU b selection: 1
ALU a: 0000
ALU b: 0
ALU result: xxxx
Write Data: xxxx
Register r1: 0000
Register r2: 0000
Memory[0]: 0000
----------------------
Time: 20000
PC: 0002
Instruction: 2110
Reg_read1: 1
Reg_read1 or Write_reg: 1
Sign_extend: 0000
ALU b selection: 1
ALU a: xxxx
ALU b: 0
ALU result: xxxx
Write Data: xxxx
Register r1: 0000
Register r2: xxxx
Memory[0]: 0000
----------------------
Time: 30000
PC: 0004
Instruction: 0065
Reg_read1: 6
Reg_read1 or Write_reg: 0
Sign_extend: 0005
ALU b selection: 0
ALU a: 0000
ALU b: 0
ALU result: xxxx
Write Data: xxxx
Register r1: 0000
Register r2: xxxx
Memory[0]: 0000
----------------------
Time: 40000
PC: 0006
Instruction: 0066
Reg_read1: 6
Reg_read1 or Write_reg: 0
Sign_extend: 0006
ALU b selection: 0
ALU a: 0000
ALU b: 0
ALU result: zzzZ
Write Data: zzzZ
Register r1: 0000
Register r2: xxxx
Memory[0]: 0000
----------------------
Time: 50000
PC: 0008
Instruction: 0067
Reg_read1: 6
Reg_read1 or Write_reg: 0
Sign_extend: 0007
ALU b selection: 0
ALU a: 0000
ALU b: 0
ALU result: 0000
Write Data: 0000
Register r1: 0000
Register r2: xxxx
Memory[0]: 0000
----------------------
Time: 60000
PC: 000a
Instruction: 1064
Reg_read1: 6
Reg_read1 or Write_reg: 0
Sign_extend: 0004
ALU b selection: 1
ALU a: 0000
ALU b: 0
ALU result: xxxx
Write Data: xxxx
Register r1: 0000
Register r2: xxxx
Memory[0]: 0000
----------------------
Time: 70000
PC: 000c
Instruction: 2064
Reg_read1: 6
Reg_read1 or Write_reg: 0
Sign_extend: 0004
ALU b selection: 1
ALU a: 0000
ALU b: 0
ALU result: xxxx
Write Data: xxxx
Register r1: 0000
Register r2: xxxx
Memory[0]: 0000
----------------------
Time: 80000
PC: 000e
Instruction: 3062
Reg_read1: 6
Reg_read1 or Write_reg: 0
Sign_extend: 0002
ALU b selection: 1
ALU a: 0000
ALU b: 0
ALU result: xxxx
Write Data: xxxx
Register r1: 0000
Register r2: xxxx
Memory[0]: 0000
----------------------
Time: 90000
PC: 0010
Instruction: 4062
Reg_read1: 6
Reg_read1 or Write_reg: 0
Sign_extend: 0002
ALU b selection: 0
ALU a: 0000
ALU b: 0
ALU result: xxxx
Write Data: xxxx
Register r1: 0000
Register r2: xxxx
Memory[0]: 0000
----------------------
Time: 100000
PC: 001X
Instruction: xxxx
Reg_read1: x
Reg_read1 or Write_reg: x
Sign_extend: xxxx
ALU b selection: 0
ALU a: xxxx
ALU b: x
ALU result: xxxx
Write Data: xxxx
Register r1: 0000
Register r2: xxxx
Memory[0]: 0000
----------------------
$finish called at time : 110 ns : File "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/top_tb.v" Line 52
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1163.816 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Application/VIVADO/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim/instructions.mem'
INFO: [SIM-utils-43] Exported 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim/instructions.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/file/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/file/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/plus2adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module plus2adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/sl1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/mux_2x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2x1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/sign_extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/alu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/pc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/imem_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/regfile_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/adder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/sl1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl1_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/mux_2x1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2x1_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/sign_extend_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/dmem_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/control_unit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Application/VIVADO/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'out' [E:/Datum/Computer_Architecture_Project/file/top.v:95]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'b' [E:/Datum/Computer_Architecture_Project/file/top.v:100]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.sign_extend
Compiling module xil_defaultlib.sl1
Compiling module xil_defaultlib.mux_2x1
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.plus2adder
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Time: 10000
PC: 0000
Instruction: 3112
Reg_read1: 1
Reg_read1 or Write_reg: 1
Read_Data1: 0000
Read_Data2: 0000
Sign_extend: 0002
ALU b selection: 1
ALU a: 0000
ALU b: 0
ALU result: xxxx
Write Data: xxxx
Register r1: 0000
Register r2: 0000
Memory[0]: 0000
----------------------
Time: 20000
PC: 0002
Instruction: 2110
Reg_read1: 1
Reg_read1 or Write_reg: 1
Read_Data1: xxxx
Read_Data2: xxxx
Sign_extend: 0000
ALU b selection: 1
ALU a: xxxx
ALU b: 0
ALU result: xxxx
Write Data: xxxx
Register r1: 0000
Register r2: xxxx
Memory[0]: 0000
----------------------
Time: 30000
PC: 0004
Instruction: 0065
Reg_read1: 6
Reg_read1 or Write_reg: 0
Read_Data1: 0000
Read_Data2: 0000
Sign_extend: 0005
ALU b selection: 0
ALU a: 0000
ALU b: 0
ALU result: xxxx
Write Data: xxxx
Register r1: 0000
Register r2: xxxx
Memory[0]: 0000
----------------------
Time: 40000
PC: 0006
Instruction: 0066
Reg_read1: 6
Reg_read1 or Write_reg: 0
Read_Data1: 0000
Read_Data2: 0000
Sign_extend: 0006
ALU b selection: 0
ALU a: 0000
ALU b: 0
ALU result: zzzZ
Write Data: zzzZ
Register r1: 0000
Register r2: xxxx
Memory[0]: 0000
----------------------
Time: 50000
PC: 0008
Instruction: 0067
Reg_read1: 6
Reg_read1 or Write_reg: 0
Read_Data1: 0000
Read_Data2: 0000
Sign_extend: 0007
ALU b selection: 0
ALU a: 0000
ALU b: 0
ALU result: 0000
Write Data: 0000
Register r1: 0000
Register r2: xxxx
Memory[0]: 0000
----------------------
Time: 60000
PC: 000a
Instruction: 1064
Reg_read1: 6
Reg_read1 or Write_reg: 0
Read_Data1: 0000
Read_Data2: 0000
Sign_extend: 0004
ALU b selection: 1
ALU a: 0000
ALU b: 0
ALU result: xxxx
Write Data: xxxx
Register r1: 0000
Register r2: xxxx
Memory[0]: 0000
----------------------
Time: 70000
PC: 000c
Instruction: 2064
Reg_read1: 6
Reg_read1 or Write_reg: 0
Read_Data1: 0000
Read_Data2: 0000
Sign_extend: 0004
ALU b selection: 1
ALU a: 0000
ALU b: 0
ALU result: xxxx
Write Data: xxxx
Register r1: 0000
Register r2: xxxx
Memory[0]: 0000
----------------------
Time: 80000
PC: 000e
Instruction: 3062
Reg_read1: 6
Reg_read1 or Write_reg: 0
Read_Data1: 0000
Read_Data2: 0000
Sign_extend: 0002
ALU b selection: 1
ALU a: 0000
ALU b: 0
ALU result: xxxx
Write Data: xxxx
Register r1: 0000
Register r2: xxxx
Memory[0]: 0000
----------------------
Time: 90000
PC: 0010
Instruction: 4062
Reg_read1: 6
Reg_read1 or Write_reg: 0
Read_Data1: 0000
Read_Data2: 0000
Sign_extend: 0002
ALU b selection: 0
ALU a: 0000
ALU b: 0
ALU result: xxxx
Write Data: xxxx
Register r1: 0000
Register r2: xxxx
Memory[0]: 0000
----------------------
Time: 100000
PC: 001X
Instruction: xxxx
Reg_read1: x
Reg_read1 or Write_reg: x
Read_Data1: xxxx
Read_Data2: xxxx
Sign_extend: xxxx
ALU b selection: 0
ALU a: xxxx
ALU b: x
ALU result: xxxx
Write Data: xxxx
Register r1: 0000
Register r2: xxxx
Memory[0]: 0000
----------------------
$finish called at time : 110 ns : File "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/top_tb.v" Line 52
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1163.816 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Application/VIVADO/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim/instructions.mem'
INFO: [SIM-utils-43] Exported 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim/instructions.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/file/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/file/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/plus2adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module plus2adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/sl1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/mux_2x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2x1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/sign_extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/alu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/pc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/imem_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/regfile_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/adder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/sl1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl1_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/mux_2x1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2x1_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/sign_extend_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/dmem_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/control_unit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Application/VIVADO/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.sign_extend
Compiling module xil_defaultlib.sl1
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.plus2adder
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.mux_2x1
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Time: 10000
PC: 0000
Instruction: 3112
Reg_read1: 1
Reg_read1 or Write_reg: 1
Read_Data1: 0000
Read_Data2: 0000
Sign_extend: 0002
ALU b selection: 1
ALU a: 0000
ALU b: 0002
ALU result: 0002
Write Data: 0002
Register r1: 0000
Register r2: 0000
Memory[0]: 0000
----------------------
Time: 20000
PC: 0002
Instruction: 2110
Reg_read1: 1
Reg_read1 or Write_reg: 1
Read_Data1: 0002
Read_Data2: 0002
Sign_extend: 0000
ALU b selection: 1
ALU a: 0002
ALU b: 0000
ALU result: 0002
Write Data: 0002
Register r1: 0000
Register r2: 0002
Memory[0]: 0000
----------------------
Time: 30000
PC: 0004
Instruction: 0065
Reg_read1: 6
Reg_read1 or Write_reg: 0
Read_Data1: 0000
Read_Data2: 0000
Sign_extend: 0005
ALU b selection: 0
ALU a: 0000
ALU b: 0000
ALU result: 0000
Write Data: 0000
Register r1: 0000
Register r2: 0002
Memory[0]: 0000
----------------------
Time: 40000
PC: 0006
Instruction: 0066
Reg_read1: 6
Reg_read1 or Write_reg: 0
Read_Data1: 0000
Read_Data2: 0000
Sign_extend: 0006
ALU b selection: 0
ALU a: 0000
ALU b: 0000
ALU result: 0000
Write Data: 0000
Register r1: 0000
Register r2: 0002
Memory[0]: 0000
----------------------
Time: 50000
PC: 0008
Instruction: 0067
Reg_read1: 6
Reg_read1 or Write_reg: 0
Read_Data1: 0000
Read_Data2: 0000
Sign_extend: 0007
ALU b selection: 0
ALU a: 0000
ALU b: 0000
ALU result: 0000
Write Data: 0000
Register r1: 0000
Register r2: 0002
Memory[0]: 0000
----------------------
Time: 60000
PC: 000a
Instruction: 1064
Reg_read1: 6
Reg_read1 or Write_reg: 0
Read_Data1: 0000
Read_Data2: 0000
Sign_extend: 0004
ALU b selection: 1
ALU a: 0000
ALU b: 0004
ALU result: 0004
Write Data: 0000
Register r1: 0000
Register r2: 0002
Memory[0]: 0000
----------------------
Time: 70000
PC: 000c
Instruction: 2064
Reg_read1: 6
Reg_read1 or Write_reg: 0
Read_Data1: 0000
Read_Data2: 0000
Sign_extend: 0004
ALU b selection: 1
ALU a: 0000
ALU b: 0004
ALU result: 0004
Write Data: 0004
Register r1: 0000
Register r2: 0002
Memory[0]: 0000
----------------------
Time: 80000
PC: 000e
Instruction: 3062
Reg_read1: 6
Reg_read1 or Write_reg: 0
Read_Data1: 0000
Read_Data2: 0000
Sign_extend: 0002
ALU b selection: 1
ALU a: 0000
ALU b: 0002
ALU result: 0002
Write Data: 0002
Register r1: 0000
Register r2: 0002
Memory[0]: 0000
----------------------
Time: 90000
PC: 0010
Instruction: 4062
Reg_read1: 6
Reg_read1 or Write_reg: 0
Read_Data1: 0000
Read_Data2: 0000
Sign_extend: 0002
ALU b selection: 0
ALU a: 0000
ALU b: 0000
ALU result: 0000
Write Data: 0000
Register r1: 0000
Register r2: 0002
Memory[0]: 0000
----------------------
Time: 100000
PC: 0016
Instruction: xxxx
Reg_read1: x
Reg_read1 or Write_reg: x
Read_Data1: xxxx
Read_Data2: xxxx
Sign_extend: xxxx
ALU b selection: 0
ALU a: xxxx
ALU b: xxxx
ALU result: xxxx
Write Data: xxxx
Register r1: 0000
Register r2: 0002
Memory[0]: 0000
----------------------
$finish called at time : 110 ns : File "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/top_tb.v" Line 52
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1164.098 ; gain = 0.281
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Application/VIVADO/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim/instructions.mem'
INFO: [SIM-utils-43] Exported 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim/instructions.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Application/VIVADO/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Time: 10000
PC: 0000
Instruction: 3112
Reg_read1: 1
Reg_read1 or Write_reg: 1
Read_Data1: 0000
Read_Data2: 0000
Sign_extend: 0002
ALU b selection: 1
ALU a: 0000
ALU b: 0002
ALU result: 0002
Write Data: 0002
Register r1: 0000
Register r2: 0000
Memory[0]: 0000
----------------------
Time: 20000
PC: 0002
Instruction: 2110
Reg_read1: 1
Reg_read1 or Write_reg: 1
Read_Data1: 0002
Read_Data2: 0002
Sign_extend: 0000
ALU b selection: 1
ALU a: 0002
ALU b: 0000
ALU result: 0002
Write Data: 0002
Register r1: 0000
Register r2: 0002
Memory[0]: 0000
----------------------
Time: 30000
PC: 0004
Instruction: 0065
Reg_read1: 6
Reg_read1 or Write_reg: 0
Read_Data1: 0000
Read_Data2: 0000
Sign_extend: 0005
ALU b selection: 0
ALU a: 0000
ALU b: 0000
ALU result: 0000
Write Data: 0000
Register r1: 0000
Register r2: 0002
Memory[0]: 0000
----------------------
Time: 40000
PC: 0006
Instruction: 0066
Reg_read1: 6
Reg_read1 or Write_reg: 0
Read_Data1: 0000
Read_Data2: 0000
Sign_extend: 0006
ALU b selection: 0
ALU a: 0000
ALU b: 0000
ALU result: 0000
Write Data: 0000
Register r1: 0000
Register r2: 0002
Memory[0]: 0000
----------------------
Time: 50000
PC: 0008
Instruction: 0067
Reg_read1: 6
Reg_read1 or Write_reg: 0
Read_Data1: 0000
Read_Data2: 0000
Sign_extend: 0007
ALU b selection: 0
ALU a: 0000
ALU b: 0000
ALU result: 0000
Write Data: 0000
Register r1: 0000
Register r2: 0002
Memory[0]: 0000
----------------------
Time: 60000
PC: 000a
Instruction: 1064
Reg_read1: 6
Reg_read1 or Write_reg: 0
Read_Data1: 0000
Read_Data2: 0000
Sign_extend: 0004
ALU b selection: 1
ALU a: 0000
ALU b: 0004
ALU result: 0004
Write Data: 0000
Register r1: 0000
Register r2: 0002
Memory[0]: 0000
----------------------
Time: 70000
PC: 000c
Instruction: 2064
Reg_read1: 6
Reg_read1 or Write_reg: 0
Read_Data1: 0000
Read_Data2: 0000
Sign_extend: 0004
ALU b selection: 1
ALU a: 0000
ALU b: 0004
ALU result: 0004
Write Data: 0004
Register r1: 0000
Register r2: 0002
Memory[0]: 0000
----------------------
Time: 80000
PC: 000e
Instruction: 3062
Reg_read1: 6
Reg_read1 or Write_reg: 0
Read_Data1: 0000
Read_Data2: 0000
Sign_extend: 0002
ALU b selection: 1
ALU a: 0000
ALU b: 0002
ALU result: 0002
Write Data: 0002
Register r1: 0000
Register r2: 0002
Memory[0]: 0000
----------------------
Time: 90000
PC: 0010
Instruction: 4062
Reg_read1: 6
Reg_read1 or Write_reg: 0
Read_Data1: 0000
Read_Data2: 0000
Sign_extend: 0002
ALU b selection: 0
ALU a: 0000
ALU b: 0000
ALU result: 0000
Write Data: 0000
Register r1: 0000
Register r2: 0002
Memory[0]: 0000
----------------------
Time: 100000
PC: 0016
Instruction: xxxx
Reg_read1: x
Reg_read1 or Write_reg: x
Read_Data1: xxxx
Read_Data2: xxxx
Sign_extend: xxxx
ALU b selection: 0
ALU a: xxxx
ALU b: xxxx
ALU result: xxxx
Write Data: xxxx
Register r1: 0000
Register r2: 0002
Memory[0]: 0000
----------------------
$finish called at time : 110 ns : File "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/top_tb.v" Line 52
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1185.043 ; gain = 20.945
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Application/VIVADO/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim/instructions.mem'
INFO: [SIM-utils-43] Exported 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim/instructions.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/file/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/file/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/plus2adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module plus2adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/sl1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/mux_2x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2x1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/sign_extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/alu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/pc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/imem_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/regfile_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/adder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/sl1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl1_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/mux_2x1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2x1_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/sign_extend_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/dmem_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/control_unit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Application/VIVADO/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.sign_extend
Compiling module xil_defaultlib.sl1
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.plus2adder
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.mux_2x1
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Time: 10000
PC: 0000
Instruction: 3112
Reg_read1: 1
Reg_read1 or Write_reg: 1
Read_Data1: 0000
Read_Data2: 0000
Sign_extend: 0002
ALU b selection: 1
ALU a: 0000
ALU b: 0002
ALU result: 0002
Write Data: 0002
Register r1: 0000
Register r2: 0000
Register r3: 0000
Register r4: 0000
Memory[0]: 0000
----------------------
Time: 20000
PC: 0002
Instruction: 2112
Reg_read1: 1
Reg_read1 or Write_reg: 1
Read_Data1: 0002
Read_Data2: 0002
Sign_extend: 0002
ALU b selection: 1
ALU a: 0002
ALU b: 0002
ALU result: 0004
Write Data: 0004
Register r1: 0000
Register r2: 0002
Register r3: 0000
Register r4: 0000
Memory[0]: 0000
----------------------
Time: 30000
PC: 0004
Instruction: 1230
Reg_read1: 3
Reg_read1 or Write_reg: 2
Read_Data1: 0000
Read_Data2: 0000
Sign_extend: 0000
ALU b selection: 1
ALU a: 0000
ALU b: 0000
ALU result: 0000
Write Data: 0000
Register r1: 0000
Register r2: 0002
Register r3: 0000
Register r4: 0000
Memory[0]: 0000
----------------------
Time: 40000
PC: 0006
Instruction: 0066
Reg_read1: 6
Reg_read1 or Write_reg: 0
Read_Data1: 0000
Read_Data2: 0000
Sign_extend: 0006
ALU b selection: 0
ALU a: 0000
ALU b: 0000
ALU result: 0000
Write Data: 0000
Register r1: 0000
Register r2: 0002
Register r3: 0000
Register r4: 0000
Memory[0]: 0000
----------------------
Time: 50000
PC: 0008
Instruction: 0067
Reg_read1: 6
Reg_read1 or Write_reg: 0
Read_Data1: 0000
Read_Data2: 0000
Sign_extend: 0007
ALU b selection: 0
ALU a: 0000
ALU b: 0000
ALU result: 0000
Write Data: 0000
Register r1: 0000
Register r2: 0002
Register r3: 0000
Register r4: 0000
Memory[0]: 0000
----------------------
Time: 60000
PC: 000a
Instruction: 1064
Reg_read1: 6
Reg_read1 or Write_reg: 0
Read_Data1: 0000
Read_Data2: 0000
Sign_extend: 0004
ALU b selection: 1
ALU a: 0000
ALU b: 0004
ALU result: 0004
Write Data: 0002
Register r1: 0000
Register r2: 0002
Register r3: 0000
Register r4: 0000
Memory[0]: 0000
----------------------
Time: 70000
PC: 000c
Instruction: 2064
Reg_read1: 6
Reg_read1 or Write_reg: 0
Read_Data1: 0000
Read_Data2: 0000
Sign_extend: 0004
ALU b selection: 1
ALU a: 0000
ALU b: 0004
ALU result: 0004
Write Data: 0004
Register r1: 0000
Register r2: 0002
Register r3: 0000
Register r4: 0000
Memory[0]: 0000
----------------------
Time: 80000
PC: 000e
Instruction: 3062
Reg_read1: 6
Reg_read1 or Write_reg: 0
Read_Data1: 0000
Read_Data2: 0000
Sign_extend: 0002
ALU b selection: 1
ALU a: 0000
ALU b: 0002
ALU result: 0002
Write Data: 0002
Register r1: 0000
Register r2: 0002
Register r3: 0000
Register r4: 0000
Memory[0]: 0000
----------------------
Time: 90000
PC: 0010
Instruction: 4062
Reg_read1: 6
Reg_read1 or Write_reg: 0
Read_Data1: 0000
Read_Data2: 0000
Sign_extend: 0002
ALU b selection: 0
ALU a: 0000
ALU b: 0000
ALU result: 0000
Write Data: 0000
Register r1: 0000
Register r2: 0002
Register r3: 0000
Register r4: 0000
Memory[0]: 0000
----------------------
Time: 100000
PC: 0016
Instruction: xxxx
Reg_read1: x
Reg_read1 or Write_reg: x
Read_Data1: xxxx
Read_Data2: xxxx
Sign_extend: xxxx
ALU b selection: 0
ALU a: xxxx
ALU b: xxxx
ALU result: xxxx
Write Data: xxxx
Register r1: 0000
Register r2: 0002
Register r3: 0000
Register r4: 0000
Memory[0]: 0000
----------------------
$finish called at time : 110 ns : File "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/top_tb.v" Line 52
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1185.043 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Application/VIVADO/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim/instructions.mem'
INFO: [SIM-utils-43] Exported 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim/instructions.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Application/VIVADO/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Time: 10000
PC: 0000
Instruction: 3112
Reg_read1: 1
Reg_read1 or Write_reg: 1
Read_Data1: 0000
Read_Data2: 0000
Sign_extend: 0002
ALU b selection: 1
ALU a: 0000
ALU b: 0002
ALU result: 0002
Write Data: 0002
Register r1: 0000
Register r2: 0000
Register r3: 0000
Register r4: 0000
Memory[0]: 0000
----------------------
Time: 20000
PC: 0002
Instruction: 2112
Reg_read1: 1
Reg_read1 or Write_reg: 1
Read_Data1: 0002
Read_Data2: 0002
Sign_extend: 0002
ALU b selection: 1
ALU a: 0002
ALU b: 0002
ALU result: 0004
Write Data: 0004
Register r1: 0000
Register r2: 0002
Register r3: 0000
Register r4: 0000
Memory[0]: 0000
----------------------
Time: 30000
PC: 0004
Instruction: 1230
Reg_read1: 3
Reg_read1 or Write_reg: 2
Read_Data1: 0000
Read_Data2: 0000
Sign_extend: 0000
ALU b selection: 1
ALU a: 0000
ALU b: 0000
ALU result: 0000
Write Data: 0000
Register r1: 0000
Register r2: 0002
Register r3: 0000
Register r4: 0000
Memory[0]: 0000
----------------------
Time: 40000
PC: 0006
Instruction: 0066
Reg_read1: 6
Reg_read1 or Write_reg: 0
Read_Data1: 0000
Read_Data2: 0000
Sign_extend: 0006
ALU b selection: 0
ALU a: 0000
ALU b: 0000
ALU result: 0000
Write Data: 0000
Register r1: 0000
Register r2: 0002
Register r3: 0000
Register r4: 0000
Memory[0]: 0000
----------------------
Time: 50000
PC: 0008
Instruction: 0067
Reg_read1: 6
Reg_read1 or Write_reg: 0
Read_Data1: 0000
Read_Data2: 0000
Sign_extend: 0007
ALU b selection: 0
ALU a: 0000
ALU b: 0000
ALU result: 0000
Write Data: 0000
Register r1: 0000
Register r2: 0002
Register r3: 0000
Register r4: 0000
Memory[0]: 0000
----------------------
Time: 60000
PC: 000a
Instruction: 1064
Reg_read1: 6
Reg_read1 or Write_reg: 0
Read_Data1: 0000
Read_Data2: 0000
Sign_extend: 0004
ALU b selection: 1
ALU a: 0000
ALU b: 0004
ALU result: 0004
Write Data: 0002
Register r1: 0000
Register r2: 0002
Register r3: 0000
Register r4: 0000
Memory[0]: 0000
----------------------
Time: 70000
PC: 000c
Instruction: 2064
Reg_read1: 6
Reg_read1 or Write_reg: 0
Read_Data1: 0000
Read_Data2: 0000
Sign_extend: 0004
ALU b selection: 1
ALU a: 0000
ALU b: 0004
ALU result: 0004
Write Data: 0004
Register r1: 0000
Register r2: 0002
Register r3: 0000
Register r4: 0000
Memory[0]: 0000
----------------------
Time: 80000
PC: 000e
Instruction: 3062
Reg_read1: 6
Reg_read1 or Write_reg: 0
Read_Data1: 0000
Read_Data2: 0000
Sign_extend: 0002
ALU b selection: 1
ALU a: 0000
ALU b: 0002
ALU result: 0002
Write Data: 0002
Register r1: 0000
Register r2: 0002
Register r3: 0000
Register r4: 0000
Memory[0]: 0000
----------------------
Time: 90000
PC: 0010
Instruction: 4062
Reg_read1: 6
Reg_read1 or Write_reg: 0
Read_Data1: 0000
Read_Data2: 0000
Sign_extend: 0002
ALU b selection: 0
ALU a: 0000
ALU b: 0000
ALU result: 0000
Write Data: 0000
Register r1: 0000
Register r2: 0002
Register r3: 0000
Register r4: 0000
Memory[0]: 0000
----------------------
Time: 100000
PC: 0016
Instruction: xxxx
Reg_read1: x
Reg_read1 or Write_reg: x
Read_Data1: xxxx
Read_Data2: xxxx
Sign_extend: xxxx
ALU b selection: 0
ALU a: xxxx
ALU b: xxxx
ALU result: xxxx
Write Data: xxxx
Register r1: 0000
Register r2: 0002
Register r3: 0000
Register r4: 0000
Memory[0]: 0000
----------------------
$finish called at time : 110 ns : File "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/top_tb.v" Line 52
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Application/VIVADO/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim/instructions.mem'
INFO: [SIM-utils-43] Exported 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim/instructions.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/file/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/file/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/plus2adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module plus2adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/sl1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/mux_2x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2x1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/sign_extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/alu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/pc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/imem_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/regfile_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/adder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/sl1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl1_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/mux_2x1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2x1_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/sign_extend_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/dmem_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/control_unit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Application/VIVADO/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.sign_extend
Compiling module xil_defaultlib.sl1
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.plus2adder
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.mux_2x1
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Time: 10000
PC: 0000
Instruction: 3112
Reg_read1: 1
Reg_read1 or Write_reg: 1
Read_Data1: 0000
Read_Data2: 0000
Sign_extend: 0002
ALU b selection: 1
ALU a: 0000
ALU b: 0002
ALU result: 0002
Write Data: 0002
Register r1: 0000
Register r2: 0000
Register r3: 0000
Register r4: 0000
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 20000
PC: 0002
Instruction: 2112
Reg_read1: 1
Reg_read1 or Write_reg: 1
Read_Data1: 0002
Read_Data2: 0002
Sign_extend: 0002
ALU b selection: 1
ALU a: 0002
ALU b: 0002
ALU result: 0004
Write Data: 0004
Register r1: 0000
Register r2: 0002
Register r3: 0000
Register r4: 0000
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 30000
PC: 0004
Instruction: 1230
Reg_read1: 3
Reg_read1 or Write_reg: 2
Read_Data1: 0000
Read_Data2: 0000
Sign_extend: 0000
ALU b selection: 1
ALU a: 0000
ALU b: 0000
ALU result: 0000
Write Data: 0000
Register r1: 0000
Register r2: 0002
Register r3: 0000
Register r4: 0000
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0002
Memory[3]: 0000
----------------------
Time: 40000
PC: 0006
Instruction: 0066
Reg_read1: 6
Reg_read1 or Write_reg: 0
Read_Data1: 0000
Read_Data2: 0000
Sign_extend: 0006
ALU b selection: 0
ALU a: 0000
ALU b: 0000
ALU result: 0000
Write Data: 0000
Register r1: 0000
Register r2: 0002
Register r3: 0000
Register r4: 0000
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0002
Memory[3]: 0000
----------------------
Time: 50000
PC: 0008
Instruction: 0067
Reg_read1: 6
Reg_read1 or Write_reg: 0
Read_Data1: 0000
Read_Data2: 0000
Sign_extend: 0007
ALU b selection: 0
ALU a: 0000
ALU b: 0000
ALU result: 0000
Write Data: 0000
Register r1: 0000
Register r2: 0002
Register r3: 0000
Register r4: 0000
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0002
Memory[3]: 0000
----------------------
Time: 60000
PC: 000a
Instruction: 1064
Reg_read1: 6
Reg_read1 or Write_reg: 0
Read_Data1: 0000
Read_Data2: 0000
Sign_extend: 0004
ALU b selection: 1
ALU a: 0000
ALU b: 0004
ALU result: 0004
Write Data: 0002
Register r1: 0000
Register r2: 0002
Register r3: 0000
Register r4: 0000
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0002
Memory[3]: 0000
----------------------
Time: 70000
PC: 000c
Instruction: 2064
Reg_read1: 6
Reg_read1 or Write_reg: 0
Read_Data1: 0000
Read_Data2: 0000
Sign_extend: 0004
ALU b selection: 1
ALU a: 0000
ALU b: 0004
ALU result: 0004
Write Data: 0004
Register r1: 0000
Register r2: 0002
Register r3: 0000
Register r4: 0000
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0002
Memory[3]: 0000
----------------------
Time: 80000
PC: 000e
Instruction: 3062
Reg_read1: 6
Reg_read1 or Write_reg: 0
Read_Data1: 0000
Read_Data2: 0000
Sign_extend: 0002
ALU b selection: 1
ALU a: 0000
ALU b: 0002
ALU result: 0002
Write Data: 0002
Register r1: 0000
Register r2: 0002
Register r3: 0000
Register r4: 0000
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 90000
PC: 0010
Instruction: 4062
Reg_read1: 6
Reg_read1 or Write_reg: 0
Read_Data1: 0000
Read_Data2: 0000
Sign_extend: 0002
ALU b selection: 0
ALU a: 0000
ALU b: 0000
ALU result: 0000
Write Data: 0000
Register r1: 0000
Register r2: 0002
Register r3: 0000
Register r4: 0000
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 100000
PC: 0016
Instruction: xxxx
Reg_read1: x
Reg_read1 or Write_reg: x
Read_Data1: xxxx
Read_Data2: xxxx
Sign_extend: xxxx
ALU b selection: 0
ALU a: xxxx
ALU b: xxxx
ALU result: xxxx
Write Data: xxxx
Register r1: 0000
Register r2: 0002
Register r3: 0000
Register r4: 0000
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
$finish called at time : 110 ns : File "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/top_tb.v" Line 52
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1185.043 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Application/VIVADO/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim/instructions.mem'
INFO: [SIM-utils-43] Exported 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim/instructions.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/file/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/file/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/plus2adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module plus2adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/sl1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/mux_2x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2x1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/sign_extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/alu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/pc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/imem_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/regfile_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/adder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/sl1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl1_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/mux_2x1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2x1_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/sign_extend_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/dmem_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/control_unit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Application/VIVADO/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.sign_extend
Compiling module xil_defaultlib.sl1
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.plus2adder
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.mux_2x1
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Time: 10000
PC: 0000
Instruction: 3112
Reg_read1: 1
Reg_read1 or Write_reg: 1
Read_Data1: 0000
Read_Data2: 0000
Sign_extend: 0002
ALU b selection: 1
ALU a: 0000
ALU b: 0002
ALU result: 0002
Write Data: 0002
Register r0: 0000
Register r1: 0000
Register r2: 0000
Register r3: 0000
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 20000
PC: 0002
Instruction: 2112
Reg_read1: 1
Reg_read1 or Write_reg: 1
Read_Data1: 0002
Read_Data2: 0002
Sign_extend: 0002
ALU b selection: 1
ALU a: 0002
ALU b: 0002
ALU result: 0004
Write Data: 0004
Register r0: 0000
Register r1: 0002
Register r2: 0000
Register r3: 0000
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 30000
PC: 0004
Instruction: 1230
Reg_read1: 3
Reg_read1 or Write_reg: 2
Read_Data1: 0000
Read_Data2: 0000
Sign_extend: 0000
ALU b selection: 1
ALU a: 0000
ALU b: 0000
ALU result: 0000
Write Data: 0000
Register r0: 0000
Register r1: 0002
Register r2: 0000
Register r3: 0000
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0002
Memory[3]: 0000
----------------------
Time: 40000
PC: 0006
Instruction: 0066
Reg_read1: 6
Reg_read1 or Write_reg: 0
Read_Data1: 0000
Read_Data2: 0000
Sign_extend: 0006
ALU b selection: 0
ALU a: 0000
ALU b: 0000
ALU result: 0000
Write Data: 0000
Register r0: 0000
Register r1: 0002
Register r2: 0000
Register r3: 0000
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0002
Memory[3]: 0000
----------------------
Time: 50000
PC: 0008
Instruction: 0067
Reg_read1: 6
Reg_read1 or Write_reg: 0
Read_Data1: 0000
Read_Data2: 0000
Sign_extend: 0007
ALU b selection: 0
ALU a: 0000
ALU b: 0000
ALU result: 0000
Write Data: 0000
Register r0: 0000
Register r1: 0002
Register r2: 0000
Register r3: 0000
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0002
Memory[3]: 0000
----------------------
Time: 60000
PC: 000a
Instruction: 1064
Reg_read1: 6
Reg_read1 or Write_reg: 0
Read_Data1: 0000
Read_Data2: 0000
Sign_extend: 0004
ALU b selection: 1
ALU a: 0000
ALU b: 0004
ALU result: 0004
Write Data: 0002
Register r0: 0000
Register r1: 0002
Register r2: 0000
Register r3: 0000
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0002
Memory[3]: 0000
----------------------
Time: 70000
PC: 000c
Instruction: 2064
Reg_read1: 6
Reg_read1 or Write_reg: 0
Read_Data1: 0000
Read_Data2: 0000
Sign_extend: 0004
ALU b selection: 1
ALU a: 0000
ALU b: 0004
ALU result: 0004
Write Data: 0004
Register r0: 0000
Register r1: 0002
Register r2: 0000
Register r3: 0000
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0002
Memory[3]: 0000
----------------------
Time: 80000
PC: 000e
Instruction: 3062
Reg_read1: 6
Reg_read1 or Write_reg: 0
Read_Data1: 0000
Read_Data2: 0000
Sign_extend: 0002
ALU b selection: 1
ALU a: 0000
ALU b: 0002
ALU result: 0002
Write Data: 0002
Register r0: 0000
Register r1: 0002
Register r2: 0000
Register r3: 0000
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 90000
PC: 0010
Instruction: 4062
Reg_read1: 6
Reg_read1 or Write_reg: 0
Read_Data1: 0000
Read_Data2: 0000
Sign_extend: 0002
ALU b selection: 0
ALU a: 0000
ALU b: 0000
ALU result: 0000
Write Data: 0000
Register r0: 0000
Register r1: 0002
Register r2: 0000
Register r3: 0000
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 100000
PC: 0016
Instruction: xxxx
Reg_read1: x
Reg_read1 or Write_reg: x
Read_Data1: xxxx
Read_Data2: xxxx
Sign_extend: xxxx
ALU b selection: 0
ALU a: xxxx
ALU b: xxxx
ALU result: xxxx
Write Data: xxxx
Register r0: 0000
Register r1: 0002
Register r2: 0000
Register r3: 0000
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
$finish called at time : 110 ns : File "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/top_tb.v" Line 52
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1185.043 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Application/VIVADO/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim/instructions.mem'
INFO: [SIM-utils-43] Exported 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim/instructions.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Application/VIVADO/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Time: 10000
PC: 0000
Instruction: 3112
Reg_read1: 1
Reg_read1 or Write_reg: 1
Read_Data1: 0000
Read_Data2: 0000
Sign_extend: 0002
ALU b selection: 1
ALU a: 0000
ALU b: 0002
ALU result: 0002
Write Data: 0002
Register r0: 0000
Register r1: 0000
Register r2: 0000
Register r3: 0000
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 20000
PC: 0002
Instruction: 2112
Reg_read1: 1
Reg_read1 or Write_reg: 1
Read_Data1: 0002
Read_Data2: 0002
Sign_extend: 0002
ALU b selection: 1
ALU a: 0002
ALU b: 0002
ALU result: 0004
Write Data: 0004
Register r0: 0000
Register r1: 0002
Register r2: 0000
Register r3: 0000
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 30000
PC: 0004
Instruction: 1200
Reg_read1: 0
Reg_read1 or Write_reg: 2
Read_Data1: 0000
Read_Data2: 0000
Sign_extend: 0000
ALU b selection: 1
ALU a: 0000
ALU b: 0000
ALU result: 0000
Write Data: 0000
Register r0: 0000
Register r1: 0002
Register r2: 0000
Register r3: 0000
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0002
Memory[3]: 0000
----------------------
Time: 40000
PC: 0006
Instruction: 0066
Reg_read1: 6
Reg_read1 or Write_reg: 0
Read_Data1: 0000
Read_Data2: 0000
Sign_extend: 0006
ALU b selection: 0
ALU a: 0000
ALU b: 0000
ALU result: 0000
Write Data: 0000
Register r0: 0000
Register r1: 0002
Register r2: 0000
Register r3: 0000
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0002
Memory[3]: 0000
----------------------
Time: 50000
PC: 0008
Instruction: 0067
Reg_read1: 6
Reg_read1 or Write_reg: 0
Read_Data1: 0000
Read_Data2: 0000
Sign_extend: 0007
ALU b selection: 0
ALU a: 0000
ALU b: 0000
ALU result: 0000
Write Data: 0000
Register r0: 0000
Register r1: 0002
Register r2: 0000
Register r3: 0000
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0002
Memory[3]: 0000
----------------------
Time: 60000
PC: 000a
Instruction: 1064
Reg_read1: 6
Reg_read1 or Write_reg: 0
Read_Data1: 0000
Read_Data2: 0000
Sign_extend: 0004
ALU b selection: 1
ALU a: 0000
ALU b: 0004
ALU result: 0004
Write Data: 0002
Register r0: 0000
Register r1: 0002
Register r2: 0000
Register r3: 0000
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0002
Memory[3]: 0000
----------------------
Time: 70000
PC: 000c
Instruction: 2064
Reg_read1: 6
Reg_read1 or Write_reg: 0
Read_Data1: 0000
Read_Data2: 0000
Sign_extend: 0004
ALU b selection: 1
ALU a: 0000
ALU b: 0004
ALU result: 0004
Write Data: 0004
Register r0: 0000
Register r1: 0002
Register r2: 0000
Register r3: 0000
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0002
Memory[3]: 0000
----------------------
Time: 80000
PC: 000e
Instruction: 3062
Reg_read1: 6
Reg_read1 or Write_reg: 0
Read_Data1: 0000
Read_Data2: 0000
Sign_extend: 0002
ALU b selection: 1
ALU a: 0000
ALU b: 0002
ALU result: 0002
Write Data: 0002
Register r0: 0000
Register r1: 0002
Register r2: 0000
Register r3: 0000
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 90000
PC: 0010
Instruction: 4062
Reg_read1: 6
Reg_read1 or Write_reg: 0
Read_Data1: 0000
Read_Data2: 0000
Sign_extend: 0002
ALU b selection: 0
ALU a: 0000
ALU b: 0000
ALU result: 0000
Write Data: 0000
Register r0: 0000
Register r1: 0002
Register r2: 0000
Register r3: 0000
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 100000
PC: 0016
Instruction: xxxx
Reg_read1: x
Reg_read1 or Write_reg: x
Read_Data1: xxxx
Read_Data2: xxxx
Sign_extend: xxxx
ALU b selection: 0
ALU a: xxxx
ALU b: xxxx
ALU result: xxxx
Write Data: xxxx
Register r0: 0000
Register r1: 0002
Register r2: 0000
Register r3: 0000
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
$finish called at time : 110 ns : File "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/top_tb.v" Line 52
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Application/VIVADO/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim/instructions.mem'
INFO: [SIM-utils-43] Exported 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim/instructions.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Application/VIVADO/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Time: 10000
PC: 0000
Instruction: 3112
Reg_read1: 1
Reg_read1 or Write_reg: 1
Read_Data1: 0000
Read_Data2: 0000
Sign_extend: 0002
ALU b selection: 1
ALU a: 0000
ALU b: 0002
ALU result: 0002
Write Data: 0002
Register r0: 0000
Register r1: 0000
Register r2: 0000
Register r3: 0000
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 20000
PC: 0002
Instruction: 2112
Reg_read1: 1
Reg_read1 or Write_reg: 1
Read_Data1: 0002
Read_Data2: 0002
Sign_extend: 0002
ALU b selection: 1
ALU a: 0002
ALU b: 0002
ALU result: 0004
Write Data: 0004
Register r0: 0000
Register r1: 0002
Register r2: 0000
Register r3: 0000
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 30000
PC: 0004
Instruction: 1180
Reg_read1: 8
Reg_read1 or Write_reg: 1
Read_Data1: 0000
Read_Data2: 0002
Sign_extend: 0000
ALU b selection: 1
ALU a: 0000
ALU b: 0000
ALU result: 0000
Write Data: 0000
Register r0: 0000
Register r1: 0002
Register r2: 0000
Register r3: 0000
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0002
Memory[3]: 0000
----------------------
Time: 40000
PC: 0006
Instruction: 0066
Reg_read1: 6
Reg_read1 or Write_reg: 0
Read_Data1: 0000
Read_Data2: 0000
Sign_extend: 0006
ALU b selection: 0
ALU a: 0000
ALU b: 0000
ALU result: 0000
Write Data: 0000
Register r0: 0000
Register r1: 0000
Register r2: 0000
Register r3: 0000
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0002
Memory[3]: 0000
----------------------
Time: 50000
PC: 0008
Instruction: 0067
Reg_read1: 6
Reg_read1 or Write_reg: 0
Read_Data1: 0000
Read_Data2: 0000
Sign_extend: 0007
ALU b selection: 0
ALU a: 0000
ALU b: 0000
ALU result: 0000
Write Data: 0000
Register r0: 0000
Register r1: 0000
Register r2: 0000
Register r3: 0000
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0002
Memory[3]: 0000
----------------------
Time: 60000
PC: 000a
Instruction: 1064
Reg_read1: 6
Reg_read1 or Write_reg: 0
Read_Data1: 0000
Read_Data2: 0000
Sign_extend: 0004
ALU b selection: 1
ALU a: 0000
ALU b: 0004
ALU result: 0004
Write Data: 0002
Register r0: 0000
Register r1: 0000
Register r2: 0000
Register r3: 0000
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0002
Memory[3]: 0000
----------------------
Time: 70000
PC: 000c
Instruction: 2064
Reg_read1: 6
Reg_read1 or Write_reg: 0
Read_Data1: 0000
Read_Data2: 0000
Sign_extend: 0004
ALU b selection: 1
ALU a: 0000
ALU b: 0004
ALU result: 0004
Write Data: 0004
Register r0: 0000
Register r1: 0000
Register r2: 0000
Register r3: 0000
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0002
Memory[3]: 0000
----------------------
Time: 80000
PC: 000e
Instruction: 3062
Reg_read1: 6
Reg_read1 or Write_reg: 0
Read_Data1: 0000
Read_Data2: 0000
Sign_extend: 0002
ALU b selection: 1
ALU a: 0000
ALU b: 0002
ALU result: 0002
Write Data: 0002
Register r0: 0000
Register r1: 0000
Register r2: 0000
Register r3: 0000
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 90000
PC: 0010
Instruction: 4062
Reg_read1: 6
Reg_read1 or Write_reg: 0
Read_Data1: 0000
Read_Data2: 0000
Sign_extend: 0002
ALU b selection: 0
ALU a: 0000
ALU b: 0000
ALU result: 0000
Write Data: 0000
Register r0: 0000
Register r1: 0000
Register r2: 0000
Register r3: 0000
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 100000
PC: 0016
Instruction: xxxx
Reg_read1: x
Reg_read1 or Write_reg: x
Read_Data1: xxxx
Read_Data2: xxxx
Sign_extend: xxxx
ALU b selection: 0
ALU a: xxxx
ALU b: xxxx
ALU result: xxxx
Write Data: xxxx
Register r0: 0000
Register r1: 0000
Register r2: 0000
Register r3: 0000
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
$finish called at time : 110 ns : File "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/top_tb.v" Line 52
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Application/VIVADO/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim/instructions.mem'
INFO: [SIM-utils-43] Exported 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim/instructions.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Application/VIVADO/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
ERROR: Illegal binary digit '2' found in data of file "instructions.mem"
Time: 10000
PC: 0000
Instruction: 3112
Reg_read1: 1
Reg_read1 or Write_reg: 1
Read_Data1: 0000
Read_Data2: 0000
Sign_extend: 0002
ALU b selection: 1
ALU a: 0000
ALU b: 0002
ALU result: 0002
Write Data: 0002
Register r0: 0000
Register r1: 0000
Register r2: 0000
Register r3: 0000
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 20000
PC: 0002
Instruction: xxxx
Reg_read1: x
Reg_read1 or Write_reg: x
Read_Data1: xxxx
Read_Data2: xxxx
Sign_extend: xxxx
ALU b selection: 0
ALU a: xxxx
ALU b: xxxx
ALU result: xxxx
Write Data: xxxx
Register r0: 0000
Register r1: 0002
Register r2: 0000
Register r3: 0000
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 30000
PC: 0004
Instruction: xxxx
Reg_read1: x
Reg_read1 or Write_reg: x
Read_Data1: xxxx
Read_Data2: xxxx
Sign_extend: xxxx
ALU b selection: 0
ALU a: xxxx
ALU b: xxxx
ALU result: xxxx
Write Data: xxxx
Register r0: 0000
Register r1: 0002
Register r2: 0000
Register r3: 0000
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 40000
PC: 0006
Instruction: xxxx
Reg_read1: x
Reg_read1 or Write_reg: x
Read_Data1: xxxx
Read_Data2: xxxx
Sign_extend: xxxx
ALU b selection: 0
ALU a: xxxx
ALU b: xxxx
ALU result: xxxx
Write Data: xxxx
Register r0: 0000
Register r1: 0002
Register r2: 0000
Register r3: 0000
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 50000
PC: 0008
Instruction: xxxx
Reg_read1: x
Reg_read1 or Write_reg: x
Read_Data1: xxxx
Read_Data2: xxxx
Sign_extend: xxxx
ALU b selection: 0
ALU a: xxxx
ALU b: xxxx
ALU result: xxxx
Write Data: xxxx
Register r0: 0000
Register r1: 0002
Register r2: 0000
Register r3: 0000
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 60000
PC: 000a
Instruction: xxxx
Reg_read1: x
Reg_read1 or Write_reg: x
Read_Data1: xxxx
Read_Data2: xxxx
Sign_extend: xxxx
ALU b selection: 0
ALU a: xxxx
ALU b: xxxx
ALU result: xxxx
Write Data: xxxx
Register r0: 0000
Register r1: 0002
Register r2: 0000
Register r3: 0000
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 70000
PC: 000c
Instruction: xxxx
Reg_read1: x
Reg_read1 or Write_reg: x
Read_Data1: xxxx
Read_Data2: xxxx
Sign_extend: xxxx
ALU b selection: 0
ALU a: xxxx
ALU b: xxxx
ALU result: xxxx
Write Data: xxxx
Register r0: 0000
Register r1: 0002
Register r2: 0000
Register r3: 0000
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 80000
PC: 000e
Instruction: xxxx
Reg_read1: x
Reg_read1 or Write_reg: x
Read_Data1: xxxx
Read_Data2: xxxx
Sign_extend: xxxx
ALU b selection: 0
ALU a: xxxx
ALU b: xxxx
ALU result: xxxx
Write Data: xxxx
Register r0: 0000
Register r1: 0002
Register r2: 0000
Register r3: 0000
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 90000
PC: 0010
Instruction: xxxx
Reg_read1: x
Reg_read1 or Write_reg: x
Read_Data1: xxxx
Read_Data2: xxxx
Sign_extend: xxxx
ALU b selection: 0
ALU a: xxxx
ALU b: xxxx
ALU result: xxxx
Write Data: xxxx
Register r0: 0000
Register r1: 0002
Register r2: 0000
Register r3: 0000
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 100000
PC: 0012
Instruction: xxxx
Reg_read1: x
Reg_read1 or Write_reg: x
Read_Data1: xxxx
Read_Data2: xxxx
Sign_extend: xxxx
ALU b selection: 0
ALU a: xxxx
ALU b: xxxx
ALU result: xxxx
Write Data: xxxx
Register r0: 0000
Register r1: 0002
Register r2: 0000
Register r3: 0000
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
$finish called at time : 110 ns : File "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/top_tb.v" Line 52
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Application/VIVADO/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim/instructions.mem'
INFO: [SIM-utils-43] Exported 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim/instructions.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Application/VIVADO/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Time: 10000
PC: 0000
Instruction: 3112
Reg_read1: 1
Reg_read1 or Write_reg: 1
Read_Data1: 0000
Read_Data2: 0000
Sign_extend: 0002
ALU b selection: 1
ALU a: 0000
ALU b: 0002
ALU result: 0002
Write Data: 0002
Register r0: 0000
Register r1: 0000
Register r2: 0000
Register r3: 0000
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 20000
PC: 0002
Instruction: 3122
Reg_read1: 2
Reg_read1 or Write_reg: 1
Read_Data1: 0000
Read_Data2: 0002
Sign_extend: 0002
ALU b selection: 1
ALU a: 0000
ALU b: 0002
ALU result: 0002
Write Data: 0002
Register r0: 0000
Register r1: 0002
Register r2: 0000
Register r3: 0000
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 30000
PC: 0004
Instruction: 3132
Reg_read1: 3
Reg_read1 or Write_reg: 1
Read_Data1: 0000
Read_Data2: 0002
Sign_extend: 0002
ALU b selection: 1
ALU a: 0000
ALU b: 0002
ALU result: 0002
Write Data: 0002
Register r0: 0000
Register r1: 0002
Register r2: 0000
Register r3: 0000
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 40000
PC: 0006
Instruction: 2112
Reg_read1: 1
Reg_read1 or Write_reg: 1
Read_Data1: 0002
Read_Data2: 0002
Sign_extend: 0002
ALU b selection: 1
ALU a: 0002
ALU b: 0002
ALU result: 0004
Write Data: 0004
Register r0: 0000
Register r1: 0002
Register r2: 0000
Register r3: 0000
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 50000
PC: 0008
Instruction: 1180
Reg_read1: 8
Reg_read1 or Write_reg: 1
Read_Data1: 0000
Read_Data2: 0002
Sign_extend: 0000
ALU b selection: 1
ALU a: 0000
ALU b: 0000
ALU result: 0000
Write Data: 0000
Register r0: 0000
Register r1: 0002
Register r2: 0000
Register r3: 0000
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0002
Memory[3]: 0000
----------------------
Time: 60000
PC: 000a
Instruction: 0066
Reg_read1: 6
Reg_read1 or Write_reg: 0
Read_Data1: 0000
Read_Data2: 0000
Sign_extend: 0006
ALU b selection: 0
ALU a: 0000
ALU b: 0000
ALU result: 0000
Write Data: 0000
Register r0: 0000
Register r1: 0000
Register r2: 0000
Register r3: 0000
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0002
Memory[3]: 0000
----------------------
Time: 70000
PC: 000c
Instruction: 0067
Reg_read1: 6
Reg_read1 or Write_reg: 0
Read_Data1: 0000
Read_Data2: 0000
Sign_extend: 0007
ALU b selection: 0
ALU a: 0000
ALU b: 0000
ALU result: 0000
Write Data: 0000
Register r0: 0000
Register r1: 0000
Register r2: 0000
Register r3: 0000
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0002
Memory[3]: 0000
----------------------
Time: 80000
PC: 000e
Instruction: 1064
Reg_read1: 6
Reg_read1 or Write_reg: 0
Read_Data1: 0000
Read_Data2: 0000
Sign_extend: 0004
ALU b selection: 1
ALU a: 0000
ALU b: 0004
ALU result: 0004
Write Data: 0002
Register r0: 0000
Register r1: 0000
Register r2: 0000
Register r3: 0000
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0002
Memory[3]: 0000
----------------------
Time: 90000
PC: 0010
Instruction: 2064
Reg_read1: 6
Reg_read1 or Write_reg: 0
Read_Data1: 0000
Read_Data2: 0000
Sign_extend: 0004
ALU b selection: 1
ALU a: 0000
ALU b: 0004
ALU result: 0004
Write Data: 0004
Register r0: 0000
Register r1: 0000
Register r2: 0000
Register r3: 0000
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0002
Memory[3]: 0000
----------------------
Time: 100000
PC: 0012
Instruction: 3062
Reg_read1: 6
Reg_read1 or Write_reg: 0
Read_Data1: 0000
Read_Data2: 0000
Sign_extend: 0002
ALU b selection: 1
ALU a: 0000
ALU b: 0002
ALU result: 0002
Write Data: 0002
Register r0: 0000
Register r1: 0000
Register r2: 0000
Register r3: 0000
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
$finish called at time : 110 ns : File "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/top_tb.v" Line 52
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Application/VIVADO/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim/instructions.mem'
INFO: [SIM-utils-43] Exported 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim/instructions.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Application/VIVADO/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Time: 10000
PC: 0000
Instruction: 3112
Reg_read1: 1
Reg_read1 or Write_reg: 1
Read_Data1: 0000
Read_Data2: 0000
Sign_extend: 0002
ALU b selection: 1
ALU a: 0000
ALU b: 0002
ALU result: 0002
Write Data: 0002
Register r0: 0000
Register r1: 0000
Register r2: 0000
Register r3: 0000
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 20000
PC: 0002
Instruction: 3222
Reg_read1: 2
Reg_read1 or Write_reg: 2
Read_Data1: 0000
Read_Data2: 0000
Sign_extend: 0002
ALU b selection: 1
ALU a: 0000
ALU b: 0002
ALU result: 0002
Write Data: 0002
Register r0: 0000
Register r1: 0002
Register r2: 0000
Register r3: 0000
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 30000
PC: 0004
Instruction: 3312
Reg_read1: 1
Reg_read1 or Write_reg: 3
Read_Data1: 0002
Read_Data2: 0000
Sign_extend: 0002
ALU b selection: 1
ALU a: 0002
ALU b: 0002
ALU result: 0004
Write Data: 0004
Register r0: 0000
Register r1: 0002
Register r2: 0002
Register r3: 0000
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 40000
PC: 0006
Instruction: 2112
Reg_read1: 1
Reg_read1 or Write_reg: 1
Read_Data1: 0002
Read_Data2: 0002
Sign_extend: 0002
ALU b selection: 1
ALU a: 0002
ALU b: 0002
ALU result: 0004
Write Data: 0004
Register r0: 0000
Register r1: 0002
Register r2: 0002
Register r3: 0004
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 50000
PC: 0008
Instruction: 1180
Reg_read1: 8
Reg_read1 or Write_reg: 1
Read_Data1: 0000
Read_Data2: 0002
Sign_extend: 0000
ALU b selection: 1
ALU a: 0000
ALU b: 0000
ALU result: 0000
Write Data: 0000
Register r0: 0000
Register r1: 0002
Register r2: 0002
Register r3: 0004
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0002
Memory[3]: 0000
----------------------
Time: 60000
PC: 000a
Instruction: 0066
Reg_read1: 6
Reg_read1 or Write_reg: 0
Read_Data1: 0000
Read_Data2: 0000
Sign_extend: 0006
ALU b selection: 0
ALU a: 0000
ALU b: 0000
ALU result: 0000
Write Data: 0000
Register r0: 0000
Register r1: 0000
Register r2: 0002
Register r3: 0004
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0002
Memory[3]: 0000
----------------------
Time: 70000
PC: 000c
Instruction: 0067
Reg_read1: 6
Reg_read1 or Write_reg: 0
Read_Data1: 0000
Read_Data2: 0000
Sign_extend: 0007
ALU b selection: 0
ALU a: 0000
ALU b: 0000
ALU result: 0000
Write Data: 0000
Register r0: 0000
Register r1: 0000
Register r2: 0002
Register r3: 0004
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0002
Memory[3]: 0000
----------------------
Time: 80000
PC: 000e
Instruction: 1064
Reg_read1: 6
Reg_read1 or Write_reg: 0
Read_Data1: 0000
Read_Data2: 0000
Sign_extend: 0004
ALU b selection: 1
ALU a: 0000
ALU b: 0004
ALU result: 0004
Write Data: 0002
Register r0: 0000
Register r1: 0000
Register r2: 0002
Register r3: 0004
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0002
Memory[3]: 0000
----------------------
Time: 90000
PC: 0010
Instruction: 2064
Reg_read1: 6
Reg_read1 or Write_reg: 0
Read_Data1: 0000
Read_Data2: 0000
Sign_extend: 0004
ALU b selection: 1
ALU a: 0000
ALU b: 0004
ALU result: 0004
Write Data: 0004
Register r0: 0000
Register r1: 0000
Register r2: 0002
Register r3: 0004
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0002
Memory[3]: 0000
----------------------
Time: 100000
PC: 0012
Instruction: 3062
Reg_read1: 6
Reg_read1 or Write_reg: 0
Read_Data1: 0000
Read_Data2: 0000
Sign_extend: 0002
ALU b selection: 1
ALU a: 0000
ALU b: 0002
ALU result: 0002
Write Data: 0002
Register r0: 0000
Register r1: 0000
Register r2: 0002
Register r3: 0004
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
$finish called at time : 110 ns : File "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/top_tb.v" Line 52
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Application/VIVADO/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim/instructions.mem'
INFO: [SIM-utils-43] Exported 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim/instructions.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Application/VIVADO/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Time: 10000
PC: 0000
Instruction: 3112
Reg_read1: 1
Reg_read1 or Write_reg: 1
Read_Data1: 0000
Read_Data2: 0000
Sign_extend: 0002
ALU b selection: 1
ALU a: 0000
ALU b: 0002
ALU result: 0002
Write Data: 0002
Register r0: 0000
Register r1: 0000
Register r2: 0000
Register r3: 0000
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 20000
PC: 0002
Instruction: 3222
Reg_read1: 2
Reg_read1 or Write_reg: 2
Read_Data1: 0000
Read_Data2: 0000
Sign_extend: 0002
ALU b selection: 1
ALU a: 0000
ALU b: 0002
ALU result: 0002
Write Data: 0002
Register r0: 0000
Register r1: 0002
Register r2: 0000
Register r3: 0000
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 30000
PC: 0004
Instruction: 3312
Reg_read1: 1
Reg_read1 or Write_reg: 3
Read_Data1: 0002
Read_Data2: 0000
Sign_extend: 0002
ALU b selection: 1
ALU a: 0002
ALU b: 0002
ALU result: 0004
Write Data: 0004
Register r0: 0000
Register r1: 0002
Register r2: 0002
Register r3: 0000
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 40000
PC: 0006
Instruction: 2112
Reg_read1: 1
Reg_read1 or Write_reg: 1
Read_Data1: 0002
Read_Data2: 0002
Sign_extend: 0002
ALU b selection: 1
ALU a: 0002
ALU b: 0002
ALU result: 0004
Write Data: 0004
Register r0: 0000
Register r1: 0002
Register r2: 0002
Register r3: 0004
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 50000
PC: 0008
Instruction: 1130
Reg_read1: 3
Reg_read1 or Write_reg: 1
Read_Data1: 0004
Read_Data2: 0002
Sign_extend: 0000
ALU b selection: 1
ALU a: 0004
ALU b: 0000
ALU result: 0004
Write Data: 0002
Register r0: 0000
Register r1: 0002
Register r2: 0002
Register r3: 0004
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0002
Memory[3]: 0000
----------------------
Time: 60000
PC: 000a
Instruction: 0066
Reg_read1: 6
Reg_read1 or Write_reg: 0
Read_Data1: 0000
Read_Data2: 0000
Sign_extend: 0006
ALU b selection: 0
ALU a: 0000
ALU b: 0000
ALU result: 0000
Write Data: 0000
Register r0: 0000
Register r1: 0002
Register r2: 0002
Register r3: 0004
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0002
Memory[3]: 0000
----------------------
Time: 70000
PC: 000c
Instruction: 0067
Reg_read1: 6
Reg_read1 or Write_reg: 0
Read_Data1: 0000
Read_Data2: 0000
Sign_extend: 0007
ALU b selection: 0
ALU a: 0000
ALU b: 0000
ALU result: 0000
Write Data: 0000
Register r0: 0000
Register r1: 0002
Register r2: 0002
Register r3: 0004
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0002
Memory[3]: 0000
----------------------
Time: 80000
PC: 000e
Instruction: 1064
Reg_read1: 6
Reg_read1 or Write_reg: 0
Read_Data1: 0000
Read_Data2: 0000
Sign_extend: 0004
ALU b selection: 1
ALU a: 0000
ALU b: 0004
ALU result: 0004
Write Data: 0002
Register r0: 0000
Register r1: 0002
Register r2: 0002
Register r3: 0004
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0002
Memory[3]: 0000
----------------------
Time: 90000
PC: 0010
Instruction: 2064
Reg_read1: 6
Reg_read1 or Write_reg: 0
Read_Data1: 0000
Read_Data2: 0000
Sign_extend: 0004
ALU b selection: 1
ALU a: 0000
ALU b: 0004
ALU result: 0004
Write Data: 0004
Register r0: 0000
Register r1: 0002
Register r2: 0002
Register r3: 0004
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0002
Memory[3]: 0000
----------------------
Time: 100000
PC: 0012
Instruction: 3062
Reg_read1: 6
Reg_read1 or Write_reg: 0
Read_Data1: 0000
Read_Data2: 0000
Sign_extend: 0002
ALU b selection: 1
ALU a: 0000
ALU b: 0002
ALU result: 0002
Write Data: 0002
Register r0: 0000
Register r1: 0002
Register r2: 0002
Register r3: 0004
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
$finish called at time : 110 ns : File "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/top_tb.v" Line 52
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Application/VIVADO/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim/instructions.mem'
INFO: [SIM-utils-43] Exported 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim/instructions.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Application/VIVADO/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Time: 10000
PC: 0000
Instruction: 3112
Reg_read1: 1
Reg_read1 or Write_reg: 1
Read_Data1: 0000
Read_Data2: 0000
Sign_extend: 0002
ALU b selection: 1
ALU a: 0000
ALU b: 0002
ALU result: 0002
Write Data: 0002
Register r0: 0000
Register r1: 0000
Register r2: 0000
Register r3: 0000
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 20000
PC: 0002
Instruction: 3222
Reg_read1: 2
Reg_read1 or Write_reg: 2
Read_Data1: 0000
Read_Data2: 0000
Sign_extend: 0002
ALU b selection: 1
ALU a: 0000
ALU b: 0002
ALU result: 0002
Write Data: 0002
Register r0: 0000
Register r1: 0002
Register r2: 0000
Register r3: 0000
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 30000
PC: 0004
Instruction: 3312
Reg_read1: 1
Reg_read1 or Write_reg: 3
Read_Data1: 0002
Read_Data2: 0000
Sign_extend: 0002
ALU b selection: 1
ALU a: 0002
ALU b: 0002
ALU result: 0004
Write Data: 0004
Register r0: 0000
Register r1: 0002
Register r2: 0002
Register r3: 0000
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 40000
PC: 0006
Instruction: 2112
Reg_read1: 1
Reg_read1 or Write_reg: 1
Read_Data1: 0002
Read_Data2: 0002
Sign_extend: 0002
ALU b selection: 1
ALU a: 0002
ALU b: 0002
ALU result: 0004
Write Data: 0004
Register r0: 0000
Register r1: 0002
Register r2: 0002
Register r3: 0004
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 50000
PC: 0008
Instruction: 1120
Reg_read1: 2
Reg_read1 or Write_reg: 1
Read_Data1: 0002
Read_Data2: 0002
Sign_extend: 0000
ALU b selection: 1
ALU a: 0002
ALU b: 0000
ALU result: 0002
Write Data: 0000
Register r0: 0000
Register r1: 0002
Register r2: 0002
Register r3: 0004
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0002
Memory[3]: 0000
----------------------
Time: 60000
PC: 000a
Instruction: 0066
Reg_read1: 6
Reg_read1 or Write_reg: 0
Read_Data1: 0000
Read_Data2: 0000
Sign_extend: 0006
ALU b selection: 0
ALU a: 0000
ALU b: 0000
ALU result: 0000
Write Data: 0000
Register r0: 0000
Register r1: 0000
Register r2: 0002
Register r3: 0004
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0002
Memory[3]: 0000
----------------------
Time: 70000
PC: 000c
Instruction: 0067
Reg_read1: 6
Reg_read1 or Write_reg: 0
Read_Data1: 0000
Read_Data2: 0000
Sign_extend: 0007
ALU b selection: 0
ALU a: 0000
ALU b: 0000
ALU result: 0000
Write Data: 0000
Register r0: 0000
Register r1: 0000
Register r2: 0002
Register r3: 0004
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0002
Memory[3]: 0000
----------------------
Time: 80000
PC: 000e
Instruction: 1064
Reg_read1: 6
Reg_read1 or Write_reg: 0
Read_Data1: 0000
Read_Data2: 0000
Sign_extend: 0004
ALU b selection: 1
ALU a: 0000
ALU b: 0004
ALU result: 0004
Write Data: 0002
Register r0: 0000
Register r1: 0000
Register r2: 0002
Register r3: 0004
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0002
Memory[3]: 0000
----------------------
Time: 90000
PC: 0010
Instruction: 2064
Reg_read1: 6
Reg_read1 or Write_reg: 0
Read_Data1: 0000
Read_Data2: 0000
Sign_extend: 0004
ALU b selection: 1
ALU a: 0000
ALU b: 0004
ALU result: 0004
Write Data: 0004
Register r0: 0000
Register r1: 0000
Register r2: 0002
Register r3: 0004
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0002
Memory[3]: 0000
----------------------
Time: 100000
PC: 0012
Instruction: 3062
Reg_read1: 6
Reg_read1 or Write_reg: 0
Read_Data1: 0000
Read_Data2: 0000
Sign_extend: 0002
ALU b selection: 1
ALU a: 0000
ALU b: 0002
ALU result: 0002
Write Data: 0002
Register r0: 0000
Register r1: 0000
Register r2: 0002
Register r3: 0004
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
$finish called at time : 110 ns : File "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/top_tb.v" Line 52
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Application/VIVADO/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim/instructions.mem'
INFO: [SIM-utils-43] Exported 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim/instructions.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Application/VIVADO/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Time: 10000
PC: 0000
Instruction: 3112
Reg_read1: 1
Reg_read1 or Write_reg: 1
Read_Data1: 0000
Read_Data2: 0000
Sign_extend: 0002
ALU b selection: 1
ALU a: 0000
ALU b: 0002
ALU result: 0002
Write Data: 0002
Register r0: 0000
Register r1: 0000
Register r2: 0000
Register r3: 0000
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 20000
PC: 0002
Instruction: 3224
Reg_read1: 2
Reg_read1 or Write_reg: 2
Read_Data1: 0000
Read_Data2: 0000
Sign_extend: 0004
ALU b selection: 1
ALU a: 0000
ALU b: 0004
ALU result: 0004
Write Data: 0004
Register r0: 0000
Register r1: 0002
Register r2: 0000
Register r3: 0000
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 30000
PC: 0004
Instruction: xxxx
Reg_read1: x
Reg_read1 or Write_reg: x
Read_Data1: xxxx
Read_Data2: xxxx
Sign_extend: xxxx
ALU b selection: 0
ALU a: xxxx
ALU b: xxxx
ALU result: xxxx
Write Data: xxxx
Register r0: 0000
Register r1: 0002
Register r2: 0004
Register r3: 0000
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 40000
PC: 0006
Instruction: xxxx
Reg_read1: x
Reg_read1 or Write_reg: x
Read_Data1: xxxx
Read_Data2: xxxx
Sign_extend: xxxx
ALU b selection: 0
ALU a: xxxx
ALU b: xxxx
ALU result: xxxx
Write Data: xxxx
Register r0: 0000
Register r1: 0002
Register r2: 0004
Register r3: 0000
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 50000
PC: 0008
Instruction: xxxx
Reg_read1: x
Reg_read1 or Write_reg: x
Read_Data1: xxxx
Read_Data2: xxxx
Sign_extend: xxxx
ALU b selection: 0
ALU a: xxxx
ALU b: xxxx
ALU result: xxxx
Write Data: xxxx
Register r0: 0000
Register r1: 0002
Register r2: 0004
Register r3: 0000
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 60000
PC: 000a
Instruction: xxxx
Reg_read1: x
Reg_read1 or Write_reg: x
Read_Data1: xxxx
Read_Data2: xxxx
Sign_extend: xxxx
ALU b selection: 0
ALU a: xxxx
ALU b: xxxx
ALU result: xxxx
Write Data: xxxx
Register r0: 0000
Register r1: 0002
Register r2: 0004
Register r3: 0000
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 70000
PC: 000c
Instruction: xxxx
Reg_read1: x
Reg_read1 or Write_reg: x
Read_Data1: xxxx
Read_Data2: xxxx
Sign_extend: xxxx
ALU b selection: 0
ALU a: xxxx
ALU b: xxxx
ALU result: xxxx
Write Data: xxxx
Register r0: 0000
Register r1: 0002
Register r2: 0004
Register r3: 0000
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 80000
PC: 000e
Instruction: xxxx
Reg_read1: x
Reg_read1 or Write_reg: x
Read_Data1: xxxx
Read_Data2: xxxx
Sign_extend: xxxx
ALU b selection: 0
ALU a: xxxx
ALU b: xxxx
ALU result: xxxx
Write Data: xxxx
Register r0: 0000
Register r1: 0002
Register r2: 0004
Register r3: 0000
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 90000
PC: 0010
Instruction: xxxx
Reg_read1: x
Reg_read1 or Write_reg: x
Read_Data1: xxxx
Read_Data2: xxxx
Sign_extend: xxxx
ALU b selection: 0
ALU a: xxxx
ALU b: xxxx
ALU result: xxxx
Write Data: xxxx
Register r0: 0000
Register r1: 0002
Register r2: 0004
Register r3: 0000
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 100000
PC: 0012
Instruction: xxxx
Reg_read1: x
Reg_read1 or Write_reg: x
Read_Data1: xxxx
Read_Data2: xxxx
Sign_extend: xxxx
ALU b selection: 0
ALU a: xxxx
ALU b: xxxx
ALU result: xxxx
Write Data: xxxx
Register r0: 0000
Register r1: 0002
Register r2: 0004
Register r3: 0000
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
$finish called at time : 110 ns : File "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/top_tb.v" Line 52
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Application/VIVADO/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim/instructions.mem'
INFO: [SIM-utils-43] Exported 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim/instructions.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Application/VIVADO/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Time: 10000
PC: 0000
Instruction: 3112
Reg_read1: 1
Reg_read1 or Write_reg: 1
Read_Data1: 0000
Read_Data2: 0000
Sign_extend: 0002
ALU b selection: 1
ALU a: 0000
ALU b: 0002
ALU result: 0002
Write Data: 0002
Register r0: 0000
Register r1: 0000
Register r2: 0000
Register r3: 0000
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 20000
PC: 0002
Instruction: 3224
Reg_read1: 2
Reg_read1 or Write_reg: 2
Read_Data1: 0000
Read_Data2: 0000
Sign_extend: 0004
ALU b selection: 1
ALU a: 0000
ALU b: 0004
ALU result: 0004
Write Data: 0004
Register r0: 0000
Register r1: 0002
Register r2: 0000
Register r3: 0000
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 30000
PC: 0004
Instruction: 0210
Reg_read1: 1
Reg_read1 or Write_reg: 2
Read_Data1: 0002
Read_Data2: 0004
Sign_extend: 0000
ALU b selection: 0
ALU a: 0002
ALU b: 0004
ALU result: 0006
Write Data: 0006
Register r0: 0000
Register r1: 0002
Register r2: 0004
Register r3: 0000
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 40000
PC: 0006
Instruction: xxxx
Reg_read1: x
Reg_read1 or Write_reg: x
Read_Data1: xxxx
Read_Data2: xxxx
Sign_extend: xxxx
ALU b selection: 0
ALU a: xxxx
ALU b: xxxx
ALU result: xxxx
Write Data: xxxx
Register r0: 0000
Register r1: 0002
Register r2: 0006
Register r3: 0000
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 50000
PC: 0008
Instruction: xxxx
Reg_read1: x
Reg_read1 or Write_reg: x
Read_Data1: xxxx
Read_Data2: xxxx
Sign_extend: xxxx
ALU b selection: 0
ALU a: xxxx
ALU b: xxxx
ALU result: xxxx
Write Data: xxxx
Register r0: 0000
Register r1: 0002
Register r2: 0006
Register r3: 0000
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 60000
PC: 000a
Instruction: xxxx
Reg_read1: x
Reg_read1 or Write_reg: x
Read_Data1: xxxx
Read_Data2: xxxx
Sign_extend: xxxx
ALU b selection: 0
ALU a: xxxx
ALU b: xxxx
ALU result: xxxx
Write Data: xxxx
Register r0: 0000
Register r1: 0002
Register r2: 0006
Register r3: 0000
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 70000
PC: 000c
Instruction: xxxx
Reg_read1: x
Reg_read1 or Write_reg: x
Read_Data1: xxxx
Read_Data2: xxxx
Sign_extend: xxxx
ALU b selection: 0
ALU a: xxxx
ALU b: xxxx
ALU result: xxxx
Write Data: xxxx
Register r0: 0000
Register r1: 0002
Register r2: 0006
Register r3: 0000
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 80000
PC: 000e
Instruction: xxxx
Reg_read1: x
Reg_read1 or Write_reg: x
Read_Data1: xxxx
Read_Data2: xxxx
Sign_extend: xxxx
ALU b selection: 0
ALU a: xxxx
ALU b: xxxx
ALU result: xxxx
Write Data: xxxx
Register r0: 0000
Register r1: 0002
Register r2: 0006
Register r3: 0000
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 90000
PC: 0010
Instruction: xxxx
Reg_read1: x
Reg_read1 or Write_reg: x
Read_Data1: xxxx
Read_Data2: xxxx
Sign_extend: xxxx
ALU b selection: 0
ALU a: xxxx
ALU b: xxxx
ALU result: xxxx
Write Data: xxxx
Register r0: 0000
Register r1: 0002
Register r2: 0006
Register r3: 0000
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 100000
PC: 0012
Instruction: xxxx
Reg_read1: x
Reg_read1 or Write_reg: x
Read_Data1: xxxx
Read_Data2: xxxx
Sign_extend: xxxx
ALU b selection: 0
ALU a: xxxx
ALU b: xxxx
ALU result: xxxx
Write Data: xxxx
Register r0: 0000
Register r1: 0002
Register r2: 0006
Register r3: 0000
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
$finish called at time : 110 ns : File "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/top_tb.v" Line 52
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Application/VIVADO/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim/instructions.mem'
INFO: [SIM-utils-43] Exported 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim/instructions.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Application/VIVADO/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Time: 10000
PC: 0000
Instruction: 3112
Reg_read1: 1
Reg_read1 or Write_reg: 1
Read_Data1: 0000
Read_Data2: 0000
Sign_extend: 0002
ALU b selection: 1
ALU a: 0000
ALU b: 0002
ALU result: 0002
Write Data: 0002
Register r0: 0000
Register r1: 0000
Register r2: 0000
Register r3: 0000
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 20000
PC: 0002
Instruction: 3224
Reg_read1: 2
Reg_read1 or Write_reg: 2
Read_Data1: 0000
Read_Data2: 0000
Sign_extend: 0004
ALU b selection: 1
ALU a: 0000
ALU b: 0004
ALU result: 0004
Write Data: 0004
Register r0: 0000
Register r1: 0002
Register r2: 0000
Register r3: 0000
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 30000
PC: 0004
Instruction: 3337
Reg_read1: 3
Reg_read1 or Write_reg: 3
Read_Data1: 0000
Read_Data2: 0000
Sign_extend: 0007
ALU b selection: 1
ALU a: 0000
ALU b: 0007
ALU result: 0007
Write Data: 0007
Register r0: 0000
Register r1: 0002
Register r2: 0004
Register r3: 0000
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 40000
PC: 0006
Instruction: 0210
Reg_read1: 1
Reg_read1 or Write_reg: 2
Read_Data1: 0002
Read_Data2: 0004
Sign_extend: 0000
ALU b selection: 0
ALU a: 0002
ALU b: 0004
ALU result: 0006
Write Data: 0006
Register r0: 0000
Register r1: 0002
Register r2: 0004
Register r3: 0007
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 50000
PC: 0008
Instruction: xxxx
Reg_read1: x
Reg_read1 or Write_reg: x
Read_Data1: xxxx
Read_Data2: xxxx
Sign_extend: xxxx
ALU b selection: 0
ALU a: xxxx
ALU b: xxxx
ALU result: xxxx
Write Data: xxxx
Register r0: 0000
Register r1: 0002
Register r2: 0006
Register r3: 0007
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 60000
PC: 000a
Instruction: xxxx
Reg_read1: x
Reg_read1 or Write_reg: x
Read_Data1: xxxx
Read_Data2: xxxx
Sign_extend: xxxx
ALU b selection: 0
ALU a: xxxx
ALU b: xxxx
ALU result: xxxx
Write Data: xxxx
Register r0: 0000
Register r1: 0002
Register r2: 0006
Register r3: 0007
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 70000
PC: 000c
Instruction: xxxx
Reg_read1: x
Reg_read1 or Write_reg: x
Read_Data1: xxxx
Read_Data2: xxxx
Sign_extend: xxxx
ALU b selection: 0
ALU a: xxxx
ALU b: xxxx
ALU result: xxxx
Write Data: xxxx
Register r0: 0000
Register r1: 0002
Register r2: 0006
Register r3: 0007
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 80000
PC: 000e
Instruction: xxxx
Reg_read1: x
Reg_read1 or Write_reg: x
Read_Data1: xxxx
Read_Data2: xxxx
Sign_extend: xxxx
ALU b selection: 0
ALU a: xxxx
ALU b: xxxx
ALU result: xxxx
Write Data: xxxx
Register r0: 0000
Register r1: 0002
Register r2: 0006
Register r3: 0007
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 90000
PC: 0010
Instruction: xxxx
Reg_read1: x
Reg_read1 or Write_reg: x
Read_Data1: xxxx
Read_Data2: xxxx
Sign_extend: xxxx
ALU b selection: 0
ALU a: xxxx
ALU b: xxxx
ALU result: xxxx
Write Data: xxxx
Register r0: 0000
Register r1: 0002
Register r2: 0006
Register r3: 0007
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 100000
PC: 0012
Instruction: xxxx
Reg_read1: x
Reg_read1 or Write_reg: x
Read_Data1: xxxx
Read_Data2: xxxx
Sign_extend: xxxx
ALU b selection: 0
ALU a: xxxx
ALU b: xxxx
ALU result: xxxx
Write Data: xxxx
Register r0: 0000
Register r1: 0002
Register r2: 0006
Register r3: 0007
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
$finish called at time : 110 ns : File "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/top_tb.v" Line 52
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Application/VIVADO/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim/instructions.mem'
INFO: [SIM-utils-43] Exported 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim/instructions.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Application/VIVADO/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Time: 10000
PC: 0000
Instruction: 3112
Reg_read1: 1
Reg_read1 or Write_reg: 1
Read_Data1: 0000
Read_Data2: 0000
Sign_extend: 0002
ALU b selection: 1
ALU a: 0000
ALU b: 0002
ALU result: 0002
Write Data: 0002
Register r0: 0000
Register r1: 0000
Register r2: 0000
Register r3: 0000
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 20000
PC: 0002
Instruction: 3224
Reg_read1: 2
Reg_read1 or Write_reg: 2
Read_Data1: 0000
Read_Data2: 0000
Sign_extend: 0004
ALU b selection: 1
ALU a: 0000
ALU b: 0004
ALU result: 0004
Write Data: 0004
Register r0: 0000
Register r1: 0002
Register r2: 0000
Register r3: 0000
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 30000
PC: 0004
Instruction: 3333
Reg_read1: 3
Reg_read1 or Write_reg: 3
Read_Data1: 0000
Read_Data2: 0000
Sign_extend: 0003
ALU b selection: 1
ALU a: 0000
ALU b: 0003
ALU result: 0003
Write Data: 0003
Register r0: 0000
Register r1: 0002
Register r2: 0004
Register r3: 0000
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 40000
PC: 0006
Instruction: 0210
Reg_read1: 1
Reg_read1 or Write_reg: 2
Read_Data1: 0002
Read_Data2: 0004
Sign_extend: 0000
ALU b selection: 0
ALU a: 0002
ALU b: 0004
ALU result: 0006
Write Data: 0006
Register r0: 0000
Register r1: 0002
Register r2: 0004
Register r3: 0003
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 50000
PC: 0008
Instruction: 0231
Reg_read1: 3
Reg_read1 or Write_reg: 2
Read_Data1: 0003
Read_Data2: 0006
Sign_extend: 0001
ALU b selection: 0
ALU a: 0003
ALU b: 0006
ALU result: fffd
Write Data: fffd
Register r0: 0000
Register r1: 0002
Register r2: 0006
Register r3: 0003
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 60000
PC: 000a
Instruction: xxxx
Reg_read1: x
Reg_read1 or Write_reg: x
Read_Data1: xxxx
Read_Data2: xxxx
Sign_extend: xxxx
ALU b selection: 0
ALU a: xxxx
ALU b: xxxx
ALU result: xxxx
Write Data: xxxx
Register r0: 0000
Register r1: 0002
Register r2: fffd
Register r3: 0003
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 70000
PC: 000c
Instruction: xxxx
Reg_read1: x
Reg_read1 or Write_reg: x
Read_Data1: xxxx
Read_Data2: xxxx
Sign_extend: xxxx
ALU b selection: 0
ALU a: xxxx
ALU b: xxxx
ALU result: xxxx
Write Data: xxxx
Register r0: 0000
Register r1: 0002
Register r2: fffd
Register r3: 0003
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 80000
PC: 000e
Instruction: xxxx
Reg_read1: x
Reg_read1 or Write_reg: x
Read_Data1: xxxx
Read_Data2: xxxx
Sign_extend: xxxx
ALU b selection: 0
ALU a: xxxx
ALU b: xxxx
ALU result: xxxx
Write Data: xxxx
Register r0: 0000
Register r1: 0002
Register r2: fffd
Register r3: 0003
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 90000
PC: 0010
Instruction: xxxx
Reg_read1: x
Reg_read1 or Write_reg: x
Read_Data1: xxxx
Read_Data2: xxxx
Sign_extend: xxxx
ALU b selection: 0
ALU a: xxxx
ALU b: xxxx
ALU result: xxxx
Write Data: xxxx
Register r0: 0000
Register r1: 0002
Register r2: fffd
Register r3: 0003
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 100000
PC: 0012
Instruction: xxxx
Reg_read1: x
Reg_read1 or Write_reg: x
Read_Data1: xxxx
Read_Data2: xxxx
Sign_extend: xxxx
ALU b selection: 0
ALU a: xxxx
ALU b: xxxx
ALU result: xxxx
Write Data: xxxx
Register r0: 0000
Register r1: 0002
Register r2: fffd
Register r3: 0003
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
$finish called at time : 110 ns : File "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/top_tb.v" Line 52
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Application/VIVADO/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim/instructions.mem'
INFO: [SIM-utils-43] Exported 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim/instructions.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Application/VIVADO/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Time: 10000
PC: 0000
Instruction: 3112
Reg_read1: 1
Reg_read1 or Write_reg: 1
Read_Data1: 0000
Read_Data2: 0000
Sign_extend: 0002
ALU b selection: 1
ALU a: 0000
ALU b: 0002
ALU result: 0002
Write Data: 0002
Register r0: 0000
Register r1: 0000
Register r2: 0000
Register r3: 0000
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 20000
PC: 0002
Instruction: 3224
Reg_read1: 2
Reg_read1 or Write_reg: 2
Read_Data1: 0000
Read_Data2: 0000
Sign_extend: 0004
ALU b selection: 1
ALU a: 0000
ALU b: 0004
ALU result: 0004
Write Data: 0004
Register r0: 0000
Register r1: 0002
Register r2: 0000
Register r3: 0000
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 30000
PC: 0004
Instruction: 3333
Reg_read1: 3
Reg_read1 or Write_reg: 3
Read_Data1: 0000
Read_Data2: 0000
Sign_extend: 0003
ALU b selection: 1
ALU a: 0000
ALU b: 0003
ALU result: 0003
Write Data: 0003
Register r0: 0000
Register r1: 0002
Register r2: 0004
Register r3: 0000
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 40000
PC: 0006
Instruction: 0210
Reg_read1: 1
Reg_read1 or Write_reg: 2
Read_Data1: 0002
Read_Data2: 0004
Sign_extend: 0000
ALU b selection: 0
ALU a: 0002
ALU b: 0004
ALU result: 0006
Write Data: 0006
Register r0: 0000
Register r1: 0002
Register r2: 0004
Register r3: 0003
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 50000
PC: 0008
Instruction: xxxx
Reg_read1: x
Reg_read1 or Write_reg: x
Read_Data1: xxxx
Read_Data2: xxxx
Sign_extend: xxxx
ALU b selection: 0
ALU a: xxxx
ALU b: xxxx
ALU result: xxxx
Write Data: xxxx
Register r0: 0000
Register r1: 0002
Register r2: 0006
Register r3: 0003
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 60000
PC: 000a
Instruction: xxxx
Reg_read1: x
Reg_read1 or Write_reg: x
Read_Data1: xxxx
Read_Data2: xxxx
Sign_extend: xxxx
ALU b selection: 0
ALU a: xxxx
ALU b: xxxx
ALU result: xxxx
Write Data: xxxx
Register r0: 0000
Register r1: 0002
Register r2: 0006
Register r3: 0003
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 70000
PC: 000c
Instruction: xxxx
Reg_read1: x
Reg_read1 or Write_reg: x
Read_Data1: xxxx
Read_Data2: xxxx
Sign_extend: xxxx
ALU b selection: 0
ALU a: xxxx
ALU b: xxxx
ALU result: xxxx
Write Data: xxxx
Register r0: 0000
Register r1: 0002
Register r2: 0006
Register r3: 0003
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 80000
PC: 000e
Instruction: xxxx
Reg_read1: x
Reg_read1 or Write_reg: x
Read_Data1: xxxx
Read_Data2: xxxx
Sign_extend: xxxx
ALU b selection: 0
ALU a: xxxx
ALU b: xxxx
ALU result: xxxx
Write Data: xxxx
Register r0: 0000
Register r1: 0002
Register r2: 0006
Register r3: 0003
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 90000
PC: 0010
Instruction: xxxx
Reg_read1: x
Reg_read1 or Write_reg: x
Read_Data1: xxxx
Read_Data2: xxxx
Sign_extend: xxxx
ALU b selection: 0
ALU a: xxxx
ALU b: xxxx
ALU result: xxxx
Write Data: xxxx
Register r0: 0000
Register r1: 0002
Register r2: 0006
Register r3: 0003
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 100000
PC: 0012
Instruction: xxxx
Reg_read1: x
Reg_read1 or Write_reg: x
Read_Data1: xxxx
Read_Data2: xxxx
Sign_extend: xxxx
ALU b selection: 0
ALU a: xxxx
ALU b: xxxx
ALU result: xxxx
Write Data: xxxx
Register r0: 0000
Register r1: 0002
Register r2: 0006
Register r3: 0003
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
$finish called at time : 110 ns : File "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/top_tb.v" Line 52
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Application/VIVADO/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim/instructions.mem'
INFO: [SIM-utils-43] Exported 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim/instructions.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Application/VIVADO/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Time: 10000
PC: 0000
Instruction: 3112
Reg_read1: 1
Reg_read1 or Write_reg: 1
Read_Data1: 0000
Read_Data2: 0000
Sign_extend: 0002
ALU b selection: 1
ALU a: 0000
ALU b: 0002
ALU result: 0002
Write Data: 0002
Register r0: 0000
Register r1: 0000
Register r2: 0000
Register r3: 0000
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 20000
PC: 0002
Instruction: 3224
Reg_read1: 2
Reg_read1 or Write_reg: 2
Read_Data1: 0000
Read_Data2: 0000
Sign_extend: 0004
ALU b selection: 1
ALU a: 0000
ALU b: 0004
ALU result: 0004
Write Data: 0004
Register r0: 0000
Register r1: 0002
Register r2: 0000
Register r3: 0000
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 30000
PC: 0004
Instruction: 3337
Reg_read1: 3
Reg_read1 or Write_reg: 3
Read_Data1: 0000
Read_Data2: 0000
Sign_extend: 0007
ALU b selection: 1
ALU a: 0000
ALU b: 0007
ALU result: 0007
Write Data: 0007
Register r0: 0000
Register r1: 0002
Register r2: 0004
Register r3: 0000
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 40000
PC: 0006
Instruction: 0210
Reg_read1: 1
Reg_read1 or Write_reg: 2
Read_Data1: 0002
Read_Data2: 0004
Sign_extend: 0000
ALU b selection: 0
ALU a: 0002
ALU b: 0004
ALU result: 0006
Write Data: 0006
Register r0: 0000
Register r1: 0002
Register r2: 0004
Register r3: 0007
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 50000
PC: 0008
Instruction: 0231
Reg_read1: 3
Reg_read1 or Write_reg: 2
Read_Data1: 0007
Read_Data2: 0006
Sign_extend: 0001
ALU b selection: 0
ALU a: 0007
ALU b: 0006
ALU result: 0001
Write Data: 0001
Register r0: 0000
Register r1: 0002
Register r2: 0006
Register r3: 0007
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 60000
PC: 000a
Instruction: xxxx
Reg_read1: x
Reg_read1 or Write_reg: x
Read_Data1: xxxx
Read_Data2: xxxx
Sign_extend: xxxx
ALU b selection: 0
ALU a: xxxx
ALU b: xxxx
ALU result: xxxx
Write Data: xxxx
Register r0: 0000
Register r1: 0002
Register r2: 0001
Register r3: 0007
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 70000
PC: 000c
Instruction: xxxx
Reg_read1: x
Reg_read1 or Write_reg: x
Read_Data1: xxxx
Read_Data2: xxxx
Sign_extend: xxxx
ALU b selection: 0
ALU a: xxxx
ALU b: xxxx
ALU result: xxxx
Write Data: xxxx
Register r0: 0000
Register r1: 0002
Register r2: 0001
Register r3: 0007
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 80000
PC: 000e
Instruction: xxxx
Reg_read1: x
Reg_read1 or Write_reg: x
Read_Data1: xxxx
Read_Data2: xxxx
Sign_extend: xxxx
ALU b selection: 0
ALU a: xxxx
ALU b: xxxx
ALU result: xxxx
Write Data: xxxx
Register r0: 0000
Register r1: 0002
Register r2: 0001
Register r3: 0007
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 90000
PC: 0010
Instruction: xxxx
Reg_read1: x
Reg_read1 or Write_reg: x
Read_Data1: xxxx
Read_Data2: xxxx
Sign_extend: xxxx
ALU b selection: 0
ALU a: xxxx
ALU b: xxxx
ALU result: xxxx
Write Data: xxxx
Register r0: 0000
Register r1: 0002
Register r2: 0001
Register r3: 0007
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 100000
PC: 0012
Instruction: xxxx
Reg_read1: x
Reg_read1 or Write_reg: x
Read_Data1: xxxx
Read_Data2: xxxx
Sign_extend: xxxx
ALU b selection: 0
ALU a: xxxx
ALU b: xxxx
ALU result: xxxx
Write Data: xxxx
Register r0: 0000
Register r1: 0002
Register r2: 0001
Register r3: 0007
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
$finish called at time : 110 ns : File "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/top_tb.v" Line 52
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Application/VIVADO/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim/instructions.mem'
INFO: [SIM-utils-43] Exported 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim/instructions.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Application/VIVADO/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Time: 10000
PC: 0000
Instruction: 3112
Reg_read1: 1
Reg_read1 or Write_reg: 1
Read_Data1: 0000
Read_Data2: 0000
Sign_extend: 0002
ALU b selection: 1
ALU a: 0000
ALU b: 0002
ALU result: 0002
Write Data: 0002
Register r0: 0000
Register r1: 0000
Register r2: 0000
Register r3: 0000
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 20000
PC: 0002
Instruction: 3224
Reg_read1: 2
Reg_read1 or Write_reg: 2
Read_Data1: 0000
Read_Data2: 0000
Sign_extend: 0004
ALU b selection: 1
ALU a: 0000
ALU b: 0004
ALU result: 0004
Write Data: 0004
Register r0: 0000
Register r1: 0002
Register r2: 0000
Register r3: 0000
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 30000
PC: 0004
Instruction: 3337
Reg_read1: 3
Reg_read1 or Write_reg: 3
Read_Data1: 0000
Read_Data2: 0000
Sign_extend: 0007
ALU b selection: 1
ALU a: 0000
ALU b: 0007
ALU result: 0007
Write Data: 0007
Register r0: 0000
Register r1: 0002
Register r2: 0004
Register r3: 0000
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 40000
PC: 0006
Instruction: 0210
Reg_read1: 1
Reg_read1 or Write_reg: 2
Read_Data1: 0002
Read_Data2: 0004
Sign_extend: 0000
ALU b selection: 0
ALU a: 0002
ALU b: 0004
ALU result: 0006
Write Data: 0006
Register r0: 0000
Register r1: 0002
Register r2: 0004
Register r3: 0007
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 50000
PC: 0008
Instruction: 0231
Reg_read1: 3
Reg_read1 or Write_reg: 2
Read_Data1: 0007
Read_Data2: 0006
Sign_extend: 0001
ALU b selection: 0
ALU a: 0007
ALU b: 0006
ALU result: 0001
Write Data: 0001
Register r0: 0000
Register r1: 0002
Register r2: 0006
Register r3: 0007
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 60000
PC: 000a
Instruction: 0212
Reg_read1: 1
Reg_read1 or Write_reg: 2
Read_Data1: 0002
Read_Data2: 0001
Sign_extend: 0002
ALU b selection: 0
ALU a: 0002
ALU b: 0001
ALU result: 0004
Write Data: 0004
Register r0: 0000
Register r1: 0002
Register r2: 0001
Register r3: 0007
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 70000
PC: 000c
Instruction: xxxx
Reg_read1: x
Reg_read1 or Write_reg: x
Read_Data1: xxxx
Read_Data2: xxxx
Sign_extend: xxxx
ALU b selection: 0
ALU a: xxxx
ALU b: xxxx
ALU result: xxxx
Write Data: xxxx
Register r0: 0000
Register r1: 0002
Register r2: 0004
Register r3: 0007
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 80000
PC: 000e
Instruction: xxxx
Reg_read1: x
Reg_read1 or Write_reg: x
Read_Data1: xxxx
Read_Data2: xxxx
Sign_extend: xxxx
ALU b selection: 0
ALU a: xxxx
ALU b: xxxx
ALU result: xxxx
Write Data: xxxx
Register r0: 0000
Register r1: 0002
Register r2: 0004
Register r3: 0007
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 90000
PC: 0010
Instruction: xxxx
Reg_read1: x
Reg_read1 or Write_reg: x
Read_Data1: xxxx
Read_Data2: xxxx
Sign_extend: xxxx
ALU b selection: 0
ALU a: xxxx
ALU b: xxxx
ALU result: xxxx
Write Data: xxxx
Register r0: 0000
Register r1: 0002
Register r2: 0004
Register r3: 0007
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 100000
PC: 0012
Instruction: xxxx
Reg_read1: x
Reg_read1 or Write_reg: x
Read_Data1: xxxx
Read_Data2: xxxx
Sign_extend: xxxx
ALU b selection: 0
ALU a: xxxx
ALU b: xxxx
ALU result: xxxx
Write Data: xxxx
Register r0: 0000
Register r1: 0002
Register r2: 0004
Register r3: 0007
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
$finish called at time : 110 ns : File "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/top_tb.v" Line 52
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Application/VIVADO/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim/instructions.mem'
INFO: [SIM-utils-43] Exported 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim/instructions.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Application/VIVADO/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Time: 10000
PC: 0000
Instruction: 3112
Reg_read1: 1
Reg_read1 or Write_reg: 1
Read_Data1: 0000
Read_Data2: 0000
Sign_extend: 0002
ALU b selection: 1
ALU a: 0000
ALU b: 0002
ALU result: 0002
Write Data: 0002
Register r0: 0000
Register r1: 0000
Register r2: 0000
Register r3: 0000
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 20000
PC: 0002
Instruction: 3224
Reg_read1: 2
Reg_read1 or Write_reg: 2
Read_Data1: 0000
Read_Data2: 0000
Sign_extend: 0004
ALU b selection: 1
ALU a: 0000
ALU b: 0004
ALU result: 0004
Write Data: 0004
Register r0: 0000
Register r1: 0002
Register r2: 0000
Register r3: 0000
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 30000
PC: 0004
Instruction: 3337
Reg_read1: 3
Reg_read1 or Write_reg: 3
Read_Data1: 0000
Read_Data2: 0000
Sign_extend: 0007
ALU b selection: 1
ALU a: 0000
ALU b: 0007
ALU result: 0007
Write Data: 0007
Register r0: 0000
Register r1: 0002
Register r2: 0004
Register r3: 0000
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 40000
PC: 0006
Instruction: 0210
Reg_read1: 1
Reg_read1 or Write_reg: 2
Read_Data1: 0002
Read_Data2: 0004
Sign_extend: 0000
ALU b selection: 0
ALU a: 0002
ALU b: 0004
ALU result: 0006
Write Data: 0006
Register r0: 0000
Register r1: 0002
Register r2: 0004
Register r3: 0007
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 50000
PC: 0008
Instruction: 0231
Reg_read1: 3
Reg_read1 or Write_reg: 2
Read_Data1: 0007
Read_Data2: 0006
Sign_extend: 0001
ALU b selection: 0
ALU a: 0007
ALU b: 0006
ALU result: 0001
Write Data: 0001
Register r0: 0000
Register r1: 0002
Register r2: 0006
Register r3: 0007
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 60000
PC: 000a
Instruction: 0212
Reg_read1: 1
Reg_read1 or Write_reg: 2
Read_Data1: 0002
Read_Data2: 0001
Sign_extend: 0002
ALU b selection: 0
ALU a: 0002
ALU b: 0001
ALU result: 0004
Write Data: 0004
Register r0: 0000
Register r1: 0002
Register r2: 0001
Register r3: 0007
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 70000
PC: 000c
Instruction: 0323
Reg_read1: 2
Reg_read1 or Write_reg: 3
Read_Data1: 0004
Read_Data2: 0007
Sign_extend: 0003
ALU b selection: 0
ALU a: 0004
ALU b: 0007
ALU result: 0004
Write Data: 0004
Register r0: 0000
Register r1: 0002
Register r2: 0004
Register r3: 0007
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 80000
PC: 000e
Instruction: xxxx
Reg_read1: x
Reg_read1 or Write_reg: x
Read_Data1: xxxx
Read_Data2: xxxx
Sign_extend: xxxx
ALU b selection: 0
ALU a: xxxx
ALU b: xxxx
ALU result: xxxx
Write Data: xxxx
Register r0: 0000
Register r1: 0002
Register r2: 0004
Register r3: 0004
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 90000
PC: 0010
Instruction: xxxx
Reg_read1: x
Reg_read1 or Write_reg: x
Read_Data1: xxxx
Read_Data2: xxxx
Sign_extend: xxxx
ALU b selection: 0
ALU a: xxxx
ALU b: xxxx
ALU result: xxxx
Write Data: xxxx
Register r0: 0000
Register r1: 0002
Register r2: 0004
Register r3: 0004
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 100000
PC: 0012
Instruction: xxxx
Reg_read1: x
Reg_read1 or Write_reg: x
Read_Data1: xxxx
Read_Data2: xxxx
Sign_extend: xxxx
ALU b selection: 0
ALU a: xxxx
ALU b: xxxx
ALU result: xxxx
Write Data: xxxx
Register r0: 0000
Register r1: 0002
Register r2: 0004
Register r3: 0004
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
$finish called at time : 110 ns : File "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/top_tb.v" Line 52
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Application/VIVADO/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim/instructions.mem'
INFO: [SIM-utils-43] Exported 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim/instructions.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Application/VIVADO/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Time: 10000
PC: 0000
Instruction: 3112
Reg_read1: 1
Reg_read1 or Write_reg: 1
Read_Data1: 0000
Read_Data2: 0000
Sign_extend: 0002
ALU b selection: 1
ALU a: 0000
ALU b: 0002
ALU result: 0002
Write Data: 0002
Register r0: 0000
Register r1: 0000
Register r2: 0000
Register r3: 0000
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 20000
PC: 0002
Instruction: 3224
Reg_read1: 2
Reg_read1 or Write_reg: 2
Read_Data1: 0000
Read_Data2: 0000
Sign_extend: 0004
ALU b selection: 1
ALU a: 0000
ALU b: 0004
ALU result: 0004
Write Data: 0004
Register r0: 0000
Register r1: 0002
Register r2: 0000
Register r3: 0000
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 30000
PC: 0004
Instruction: 3337
Reg_read1: 3
Reg_read1 or Write_reg: 3
Read_Data1: 0000
Read_Data2: 0000
Sign_extend: 0007
ALU b selection: 1
ALU a: 0000
ALU b: 0007
ALU result: 0007
Write Data: 0007
Register r0: 0000
Register r1: 0002
Register r2: 0004
Register r3: 0000
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 40000
PC: 0006
Instruction: 0210
Reg_read1: 1
Reg_read1 or Write_reg: 2
Read_Data1: 0002
Read_Data2: 0004
Sign_extend: 0000
ALU b selection: 0
ALU a: 0002
ALU b: 0004
ALU result: 0006
Write Data: 0006
Register r0: 0000
Register r1: 0002
Register r2: 0004
Register r3: 0007
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 50000
PC: 0008
Instruction: 0231
Reg_read1: 3
Reg_read1 or Write_reg: 2
Read_Data1: 0007
Read_Data2: 0006
Sign_extend: 0001
ALU b selection: 0
ALU a: 0007
ALU b: 0006
ALU result: 0001
Write Data: 0001
Register r0: 0000
Register r1: 0002
Register r2: 0006
Register r3: 0007
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 60000
PC: 000a
Instruction: 0212
Reg_read1: 1
Reg_read1 or Write_reg: 2
Read_Data1: 0002
Read_Data2: 0001
Sign_extend: 0002
ALU b selection: 0
ALU a: 0002
ALU b: 0001
ALU result: 0004
Write Data: 0004
Register r0: 0000
Register r1: 0002
Register r2: 0001
Register r3: 0007
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 70000
PC: 000c
Instruction: 0323
Reg_read1: 2
Reg_read1 or Write_reg: 3
Read_Data1: 0004
Read_Data2: 0007
Sign_extend: 0003
ALU b selection: 0
ALU a: 0004
ALU b: 0007
ALU result: 0004
Write Data: 0004
Register r0: 0000
Register r1: 0002
Register r2: 0004
Register r3: 0007
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 80000
PC: 000e
Instruction: 2121
Reg_read1: 2
Reg_read1 or Write_reg: 1
Read_Data1: 0004
Read_Data2: 0002
Sign_extend: 0001
ALU b selection: 1
ALU a: 0004
ALU b: 0001
ALU result: 0005
Write Data: 0005
Register r0: 0000
Register r1: 0002
Register r2: 0004
Register r3: 0004
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 90000
PC: 0010
Instruction: xxxx
Reg_read1: x
Reg_read1 or Write_reg: x
Read_Data1: xxxx
Read_Data2: xxxx
Sign_extend: xxxx
ALU b selection: 0
ALU a: xxxx
ALU b: xxxx
ALU result: xxxx
Write Data: xxxx
Register r0: 0000
Register r1: 0002
Register r2: 0004
Register r3: 0004
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0002
Memory[3]: 0000
----------------------
Time: 100000
PC: 0012
Instruction: xxxx
Reg_read1: x
Reg_read1 or Write_reg: x
Read_Data1: xxxx
Read_Data2: xxxx
Sign_extend: xxxx
ALU b selection: 0
ALU a: xxxx
ALU b: xxxx
ALU result: xxxx
Write Data: xxxx
Register r0: 0000
Register r1: 0002
Register r2: 0004
Register r3: 0004
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0002
Memory[3]: 0000
----------------------
$finish called at time : 110 ns : File "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/top_tb.v" Line 52
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Application/VIVADO/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim/instructions.mem'
INFO: [SIM-utils-43] Exported 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim/instructions.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/file/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/file/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/plus2adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module plus2adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/sl1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/mux_2x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2x1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/sign_extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/alu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/pc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/imem_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/regfile_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/adder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/sl1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl1_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/mux_2x1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2x1_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/sign_extend_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/dmem_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/control_unit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Application/VIVADO/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.sign_extend
Compiling module xil_defaultlib.sl1
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.plus2adder
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.mux_2x1
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Time: 10000
PC: 0000
Instruction: 3112
Reg_read1: 1
Reg_read1 or Write_reg: 1
Read_Data1: 0000
Read_Data2: 0000
Sign_extend: 0002
ALU b selection: 1
ALU a: 0000
ALU b: 0002
ALU result: 0002
Write Data: 0002
Register r0: 0000
Register r1: 0000
Register r2: 0000
Register r3: 0000
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 20000
PC: 0002
Instruction: 3224
Reg_read1: 2
Reg_read1 or Write_reg: 2
Read_Data1: 0000
Read_Data2: 0000
Sign_extend: 0004
ALU b selection: 1
ALU a: 0000
ALU b: 0004
ALU result: 0004
Write Data: 0004
Register r0: 0000
Register r1: 0002
Register r2: 0000
Register r3: 0000
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 30000
PC: 0004
Instruction: 3337
Reg_read1: 3
Reg_read1 or Write_reg: 3
Read_Data1: 0000
Read_Data2: 0000
Sign_extend: 0007
ALU b selection: 1
ALU a: 0000
ALU b: 0007
ALU result: 0007
Write Data: 0007
Register r0: 0000
Register r1: 0002
Register r2: 0004
Register r3: 0000
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 40000
PC: 0006
Instruction: 0210
Reg_read1: 1
Reg_read1 or Write_reg: 2
Read_Data1: 0002
Read_Data2: 0004
Sign_extend: 0000
ALU b selection: 0
ALU a: 0002
ALU b: 0004
ALU result: 0006
Write Data: 0006
Register r0: 0000
Register r1: 0002
Register r2: 0004
Register r3: 0007
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 50000
PC: 0008
Instruction: 0231
Reg_read1: 3
Reg_read1 or Write_reg: 2
Read_Data1: 0007
Read_Data2: 0006
Sign_extend: 0001
ALU b selection: 0
ALU a: 0007
ALU b: 0006
ALU result: 0001
Write Data: 0001
Register r0: 0000
Register r1: 0002
Register r2: 0006
Register r3: 0007
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 60000
PC: 000a
Instruction: 0212
Reg_read1: 1
Reg_read1 or Write_reg: 2
Read_Data1: 0002
Read_Data2: 0001
Sign_extend: 0002
ALU b selection: 0
ALU a: 0002
ALU b: 0001
ALU result: 0004
Write Data: 0004
Register r0: 0000
Register r1: 0002
Register r2: 0001
Register r3: 0007
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 70000
PC: 000c
Instruction: 0323
Reg_read1: 2
Reg_read1 or Write_reg: 3
Read_Data1: 0004
Read_Data2: 0007
Sign_extend: 0003
ALU b selection: 0
ALU a: 0004
ALU b: 0007
ALU result: 0004
Write Data: 0004
Register r0: 0000
Register r1: 0002
Register r2: 0004
Register r3: 0007
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 80000
PC: 000e
Instruction: 2121
Reg_read1: 2
Reg_read1 or Write_reg: 1
Read_Data1: 0004
Read_Data2: 0002
Sign_extend: 0001
ALU b selection: 1
ALU a: 0004
ALU b: 0001
ALU result: 0005
Write Data: 0005
Register r0: 0000
Register r1: 0002
Register r2: 0004
Register r3: 0004
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 90000
PC: 0010
Instruction: xxxx
Reg_read1: x
Reg_read1 or Write_reg: x
Read_Data1: xxxx
Read_Data2: xxxx
Sign_extend: xxxx
ALU b selection: 0
ALU a: xxxx
ALU b: xxxx
ALU result: xxxx
Write Data: xxxx
Register r0: 0000
Register r1: 0002
Register r2: 0004
Register r3: 0004
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0002
Memory[3]: 0000
----------------------
Time: 100000
PC: 0012
Instruction: xxxx
Reg_read1: x
Reg_read1 or Write_reg: x
Read_Data1: xxxx
Read_Data2: xxxx
Sign_extend: xxxx
ALU b selection: 0
ALU a: xxxx
ALU b: xxxx
ALU result: xxxx
Write Data: xxxx
Register r0: 0000
Register r1: 0002
Register r2: 0004
Register r3: 0004
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0002
Memory[3]: 0000
----------------------
Time: 110000
PC: 0014
Instruction: xxxx
Reg_read1: x
Reg_read1 or Write_reg: x
Read_Data1: xxxx
Read_Data2: xxxx
Sign_extend: xxxx
ALU b selection: 0
ALU a: xxxx
ALU b: xxxx
ALU result: xxxx
Write Data: xxxx
Register r0: 0000
Register r1: 0002
Register r2: 0004
Register r3: 0004
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0002
Memory[3]: 0000
----------------------
Time: 120000
PC: 0016
Instruction: xxxx
Reg_read1: x
Reg_read1 or Write_reg: x
Read_Data1: xxxx
Read_Data2: xxxx
Sign_extend: xxxx
ALU b selection: 0
ALU a: xxxx
ALU b: xxxx
ALU result: xxxx
Write Data: xxxx
Register r0: 0000
Register r1: 0002
Register r2: 0004
Register r3: 0004
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0002
Memory[3]: 0000
----------------------
$finish called at time : 130 ns : File "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/top_tb.v" Line 52
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1185.043 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Application/VIVADO/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim/instructions.mem'
INFO: [SIM-utils-43] Exported 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim/instructions.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/file/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/file/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/plus2adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module plus2adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/sl1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/mux_2x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2x1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/sign_extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/alu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/pc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/imem_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/regfile_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/adder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/sl1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl1_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/mux_2x1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2x1_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/sign_extend_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/dmem_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/control_unit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Application/VIVADO/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.sign_extend
Compiling module xil_defaultlib.sl1
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.plus2adder
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.mux_2x1
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Time: 10000
PC: 0000
Instruction: 3112
Reg_read1: 1
Reg_read1 or Write_reg: 1
Read_Data1: 0000
Read_Data2: 0000
Sign_extend: 0002
ALU b selection: 1
ALU a: 0000
ALU b: 0002
ALU result: 0002
Write Data: 0002
Register r0: 0000
Register r1: 0000
Register r2: 0000
Register r3: 0000
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 20000
PC: 0002
Instruction: 3224
Reg_read1: 2
Reg_read1 or Write_reg: 2
Read_Data1: 0000
Read_Data2: 0000
Sign_extend: 0004
ALU b selection: 1
ALU a: 0000
ALU b: 0004
ALU result: 0004
Write Data: 0004
Register r0: 0000
Register r1: 0002
Register r2: 0000
Register r3: 0000
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 30000
PC: 0004
Instruction: 3337
Reg_read1: 3
Reg_read1 or Write_reg: 3
Read_Data1: 0000
Read_Data2: 0000
Sign_extend: 0007
ALU b selection: 1
ALU a: 0000
ALU b: 0007
ALU result: 0007
Write Data: 0007
Register r0: 0000
Register r1: 0002
Register r2: 0004
Register r3: 0000
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 40000
PC: 0006
Instruction: 0210
Reg_read1: 1
Reg_read1 or Write_reg: 2
Read_Data1: 0002
Read_Data2: 0004
Sign_extend: 0000
ALU b selection: 0
ALU a: 0002
ALU b: 0004
ALU result: 0006
Write Data: 0006
Register r0: 0000
Register r1: 0002
Register r2: 0004
Register r3: 0007
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 50000
PC: 0008
Instruction: 0231
Reg_read1: 3
Reg_read1 or Write_reg: 2
Read_Data1: 0007
Read_Data2: 0006
Sign_extend: 0001
ALU b selection: 0
ALU a: 0007
ALU b: 0006
ALU result: 0001
Write Data: 0001
Register r0: 0000
Register r1: 0002
Register r2: 0006
Register r3: 0007
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 60000
PC: 000a
Instruction: 0212
Reg_read1: 1
Reg_read1 or Write_reg: 2
Read_Data1: 0002
Read_Data2: 0001
Sign_extend: 0002
ALU b selection: 0
ALU a: 0002
ALU b: 0001
ALU result: 0004
Write Data: 0004
Register r0: 0000
Register r1: 0002
Register r2: 0001
Register r3: 0007
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 70000
PC: 000c
Instruction: 0323
Reg_read1: 2
Reg_read1 or Write_reg: 3
Read_Data1: 0004
Read_Data2: 0007
Sign_extend: 0003
ALU b selection: 0
ALU a: 0004
ALU b: 0007
ALU result: 0004
Write Data: 0004
Register r0: 0000
Register r1: 0002
Register r2: 0004
Register r3: 0007
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 80000
PC: 000e
Instruction: 2121
Reg_read1: 2
Reg_read1 or Write_reg: 1
Read_Data1: 0004
Read_Data2: 0002
Sign_extend: 0001
ALU b selection: 1
ALU a: 0004
ALU b: 0001
ALU result: 0005
Write Data: 0005
Register r0: 0000
Register r1: 0002
Register r2: 0004
Register r3: 0004
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 90000
PC: 0010
Instruction: 4120
Reg_read1: 2
Reg_read1 or Write_reg: 1
Read_Data1: 0004
Read_Data2: 0002
Sign_extend: 0000
ALU b selection: 0
ALU a: 0004
ALU b: 0002
ALU result: 0002
Write Data: 0002
Register r0: 0000
Register r1: 0002
Register r2: 0004
Register r3: 0004
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0002
Memory[3]: 0000
----------------------
Time: 100000
PC: 0012
Instruction: 4261
Reg_read1: 6
Reg_read1 or Write_reg: 2
Read_Data1: 0000
Read_Data2: 0004
Sign_extend: 0001
ALU b selection: 0
ALU a: 0000
ALU b: 0004
ALU result: fffc
Write Data: fffc
Register r0: 0000
Register r1: 0002
Register r2: 0004
Register r3: 0004
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0002
Memory[3]: 0000
----------------------
Time: 110000
PC: 0014
Instruction: 0210
Reg_read1: 1
Reg_read1 or Write_reg: 2
Read_Data1: 0002
Read_Data2: 0004
Sign_extend: 0000
ALU b selection: 0
ALU a: 0002
ALU b: 0004
ALU result: 0006
Write Data: 0006
Register r0: 0000
Register r1: 0002
Register r2: 0004
Register r3: 0004
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0002
Memory[3]: 0000
----------------------
Time: 120000
PC: 0016
Instruction: 3226
Reg_read1: 2
Reg_read1 or Write_reg: 2
Read_Data1: 0006
Read_Data2: 0006
Sign_extend: 0006
ALU b selection: 1
ALU a: 0006
ALU b: 0006
ALU result: 000c
Write Data: 000c
Register r0: 0000
Register r1: 0002
Register r2: 0006
Register r3: 0004
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0002
Memory[3]: 0000
----------------------
$finish called at time : 130 ns : File "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/top_tb.v" Line 52
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1185.043 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Application/VIVADO/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim/instructions.mem'
INFO: [SIM-utils-43] Exported 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim/instructions.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Application/VIVADO/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Time: 10000
PC: 0000
Instruction: 3112
Reg_read1: 1
Reg_read1 or Write_reg: 1
Read_Data1: 0000
Read_Data2: 0000
Sign_extend: 0002
ALU b selection: 1
ALU a: 0000
ALU b: 0002
ALU result: 0002
Write Data: 0002
Register r0: 0000
Register r1: 0000
Register r2: 0000
Register r3: 0000
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 20000
PC: 0002
Instruction: 3224
Reg_read1: 2
Reg_read1 or Write_reg: 2
Read_Data1: 0000
Read_Data2: 0000
Sign_extend: 0004
ALU b selection: 1
ALU a: 0000
ALU b: 0004
ALU result: 0004
Write Data: 0004
Register r0: 0000
Register r1: 0002
Register r2: 0000
Register r3: 0000
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 30000
PC: 0004
Instruction: 3337
Reg_read1: 3
Reg_read1 or Write_reg: 3
Read_Data1: 0000
Read_Data2: 0000
Sign_extend: 0007
ALU b selection: 1
ALU a: 0000
ALU b: 0007
ALU result: 0007
Write Data: 0007
Register r0: 0000
Register r1: 0002
Register r2: 0004
Register r3: 0000
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 40000
PC: 0006
Instruction: 0210
Reg_read1: 1
Reg_read1 or Write_reg: 2
Read_Data1: 0002
Read_Data2: 0004
Sign_extend: 0000
ALU b selection: 0
ALU a: 0002
ALU b: 0004
ALU result: 0006
Write Data: 0006
Register r0: 0000
Register r1: 0002
Register r2: 0004
Register r3: 0007
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 50000
PC: 0008
Instruction: 0231
Reg_read1: 3
Reg_read1 or Write_reg: 2
Read_Data1: 0007
Read_Data2: 0006
Sign_extend: 0001
ALU b selection: 0
ALU a: 0007
ALU b: 0006
ALU result: 0001
Write Data: 0001
Register r0: 0000
Register r1: 0002
Register r2: 0006
Register r3: 0007
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 60000
PC: 000a
Instruction: 0212
Reg_read1: 1
Reg_read1 or Write_reg: 2
Read_Data1: 0002
Read_Data2: 0001
Sign_extend: 0002
ALU b selection: 0
ALU a: 0002
ALU b: 0001
ALU result: 0004
Write Data: 0004
Register r0: 0000
Register r1: 0002
Register r2: 0001
Register r3: 0007
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 70000
PC: 000c
Instruction: 0323
Reg_read1: 2
Reg_read1 or Write_reg: 3
Read_Data1: 0004
Read_Data2: 0007
Sign_extend: 0003
ALU b selection: 0
ALU a: 0004
ALU b: 0007
ALU result: 0004
Write Data: 0004
Register r0: 0000
Register r1: 0002
Register r2: 0004
Register r3: 0007
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 80000
PC: 000e
Instruction: 2121
Reg_read1: 2
Reg_read1 or Write_reg: 1
Read_Data1: 0004
Read_Data2: 0002
Sign_extend: 0001
ALU b selection: 1
ALU a: 0004
ALU b: 0001
ALU result: 0005
Write Data: 0005
Register r0: 0000
Register r1: 0002
Register r2: 0004
Register r3: 0004
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 90000
PC: 0010
Instruction: 4261
Reg_read1: 6
Reg_read1 or Write_reg: 2
Read_Data1: 0000
Read_Data2: 0004
Sign_extend: 0001
ALU b selection: 0
ALU a: 0000
ALU b: 0004
ALU result: fffc
Write Data: fffc
Register r0: 0000
Register r1: 0002
Register r2: 0004
Register r3: 0004
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0002
Memory[3]: 0000
----------------------
Time: 100000
PC: 0012
Instruction: 0210
Reg_read1: 1
Reg_read1 or Write_reg: 2
Read_Data1: 0002
Read_Data2: 0004
Sign_extend: 0000
ALU b selection: 0
ALU a: 0002
ALU b: 0004
ALU result: 0006
Write Data: 0006
Register r0: 0000
Register r1: 0002
Register r2: 0004
Register r3: 0004
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0002
Memory[3]: 0000
----------------------
Time: 110000
PC: 0014
Instruction: 3226
Reg_read1: 2
Reg_read1 or Write_reg: 2
Read_Data1: 0006
Read_Data2: 0006
Sign_extend: 0006
ALU b selection: 1
ALU a: 0006
ALU b: 0006
ALU result: 000c
Write Data: 000c
Register r0: 0000
Register r1: 0002
Register r2: 0006
Register r3: 0004
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0002
Memory[3]: 0000
----------------------
Time: 120000
PC: 0016
Instruction: xxxx
Reg_read1: x
Reg_read1 or Write_reg: x
Read_Data1: xxxx
Read_Data2: xxxx
Sign_extend: xxxx
ALU b selection: 0
ALU a: xxxx
ALU b: xxxx
ALU result: xxxx
Write Data: xxxx
Register r0: 0000
Register r1: 0002
Register r2: 000c
Register r3: 0004
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0002
Memory[3]: 0000
----------------------
$finish called at time : 130 ns : File "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/top_tb.v" Line 52
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Application/VIVADO/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim/instructions.mem'
INFO: [SIM-utils-43] Exported 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim/instructions.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Application/VIVADO/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Time: 10000
PC: 0000
Instruction: 3112
Reg_read1: 1
Reg_read1 or Write_reg: 1
Read_Data1: 0000
Read_Data2: 0000
Sign_extend: 0002
ALU b selection: 1
ALU a: 0000
ALU b: 0002
ALU result: 0002
Write Data: 0002
Register r0: 0000
Register r1: 0000
Register r2: 0000
Register r3: 0000
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 20000
PC: 0002
Instruction: 3224
Reg_read1: 2
Reg_read1 or Write_reg: 2
Read_Data1: 0000
Read_Data2: 0000
Sign_extend: 0004
ALU b selection: 1
ALU a: 0000
ALU b: 0004
ALU result: 0004
Write Data: 0004
Register r0: 0000
Register r1: 0002
Register r2: 0000
Register r3: 0000
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 30000
PC: 0004
Instruction: 3337
Reg_read1: 3
Reg_read1 or Write_reg: 3
Read_Data1: 0000
Read_Data2: 0000
Sign_extend: 0007
ALU b selection: 1
ALU a: 0000
ALU b: 0007
ALU result: 0007
Write Data: 0007
Register r0: 0000
Register r1: 0002
Register r2: 0004
Register r3: 0000
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 40000
PC: 0006
Instruction: 0210
Reg_read1: 1
Reg_read1 or Write_reg: 2
Read_Data1: 0002
Read_Data2: 0004
Sign_extend: 0000
ALU b selection: 0
ALU a: 0002
ALU b: 0004
ALU result: 0006
Write Data: 0006
Register r0: 0000
Register r1: 0002
Register r2: 0004
Register r3: 0007
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 50000
PC: 0008
Instruction: 0231
Reg_read1: 3
Reg_read1 or Write_reg: 2
Read_Data1: 0007
Read_Data2: 0006
Sign_extend: 0001
ALU b selection: 0
ALU a: 0007
ALU b: 0006
ALU result: 0001
Write Data: 0001
Register r0: 0000
Register r1: 0002
Register r2: 0006
Register r3: 0007
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 60000
PC: 000a
Instruction: 0212
Reg_read1: 1
Reg_read1 or Write_reg: 2
Read_Data1: 0002
Read_Data2: 0001
Sign_extend: 0002
ALU b selection: 0
ALU a: 0002
ALU b: 0001
ALU result: 0004
Write Data: 0004
Register r0: 0000
Register r1: 0002
Register r2: 0001
Register r3: 0007
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 70000
PC: 000c
Instruction: 0323
Reg_read1: 2
Reg_read1 or Write_reg: 3
Read_Data1: 0004
Read_Data2: 0007
Sign_extend: 0003
ALU b selection: 0
ALU a: 0004
ALU b: 0007
ALU result: 0004
Write Data: 0004
Register r0: 0000
Register r1: 0002
Register r2: 0004
Register r3: 0007
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 80000
PC: 000e
Instruction: 2121
Reg_read1: 2
Reg_read1 or Write_reg: 1
Read_Data1: 0004
Read_Data2: 0002
Sign_extend: 0001
ALU b selection: 1
ALU a: 0004
ALU b: 0001
ALU result: 0005
Write Data: 0005
Register r0: 0000
Register r1: 0002
Register r2: 0004
Register r3: 0004
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 90000
PC: 0010
Instruction: 4262
Reg_read1: 6
Reg_read1 or Write_reg: 2
Read_Data1: 0000
Read_Data2: 0004
Sign_extend: 0002
ALU b selection: 0
ALU a: 0000
ALU b: 0004
ALU result: fffc
Write Data: fffc
Register r0: 0000
Register r1: 0002
Register r2: 0004
Register r3: 0004
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0002
Memory[3]: 0000
----------------------
Time: 100000
PC: 0012
Instruction: 0210
Reg_read1: 1
Reg_read1 or Write_reg: 2
Read_Data1: 0002
Read_Data2: 0004
Sign_extend: 0000
ALU b selection: 0
ALU a: 0002
ALU b: 0004
ALU result: 0006
Write Data: 0006
Register r0: 0000
Register r1: 0002
Register r2: 0004
Register r3: 0004
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0002
Memory[3]: 0000
----------------------
Time: 110000
PC: 0014
Instruction: 3226
Reg_read1: 2
Reg_read1 or Write_reg: 2
Read_Data1: 0006
Read_Data2: 0006
Sign_extend: 0006
ALU b selection: 1
ALU a: 0006
ALU b: 0006
ALU result: 000c
Write Data: 000c
Register r0: 0000
Register r1: 0002
Register r2: 0006
Register r3: 0004
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0002
Memory[3]: 0000
----------------------
Time: 120000
PC: 0016
Instruction: xxxx
Reg_read1: x
Reg_read1 or Write_reg: x
Read_Data1: xxxx
Read_Data2: xxxx
Sign_extend: xxxx
ALU b selection: 0
ALU a: xxxx
ALU b: xxxx
ALU result: xxxx
Write Data: xxxx
Register r0: 0000
Register r1: 0002
Register r2: 000c
Register r3: 0004
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0002
Memory[3]: 0000
----------------------
$finish called at time : 130 ns : File "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/top_tb.v" Line 52
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Application/VIVADO/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim/instructions.mem'
INFO: [SIM-utils-43] Exported 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim/instructions.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Application/VIVADO/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Time: 10000
PC: 0000
Instruction: 3112
Reg_read1: 1
Reg_read1 or Write_reg: 1
Read_Data1: 0000
Read_Data2: 0000
Sign_extend: 0002
ALU b selection: 1
ALU a: 0000
ALU b: 0002
ALU result: 0002
Write Data: 0002
Register r0: 0000
Register r1: 0000
Register r2: 0000
Register r3: 0000
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 20000
PC: 0002
Instruction: 3224
Reg_read1: 2
Reg_read1 or Write_reg: 2
Read_Data1: 0000
Read_Data2: 0000
Sign_extend: 0004
ALU b selection: 1
ALU a: 0000
ALU b: 0004
ALU result: 0004
Write Data: 0004
Register r0: 0000
Register r1: 0002
Register r2: 0000
Register r3: 0000
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 30000
PC: 0004
Instruction: 3337
Reg_read1: 3
Reg_read1 or Write_reg: 3
Read_Data1: 0000
Read_Data2: 0000
Sign_extend: 0007
ALU b selection: 1
ALU a: 0000
ALU b: 0007
ALU result: 0007
Write Data: 0007
Register r0: 0000
Register r1: 0002
Register r2: 0004
Register r3: 0000
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 40000
PC: 0006
Instruction: 0210
Reg_read1: 1
Reg_read1 or Write_reg: 2
Read_Data1: 0002
Read_Data2: 0004
Sign_extend: 0000
ALU b selection: 0
ALU a: 0002
ALU b: 0004
ALU result: 0006
Write Data: 0006
Register r0: 0000
Register r1: 0002
Register r2: 0004
Register r3: 0007
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 50000
PC: 0008
Instruction: 0231
Reg_read1: 3
Reg_read1 or Write_reg: 2
Read_Data1: 0007
Read_Data2: 0006
Sign_extend: 0001
ALU b selection: 0
ALU a: 0007
ALU b: 0006
ALU result: 0001
Write Data: 0001
Register r0: 0000
Register r1: 0002
Register r2: 0006
Register r3: 0007
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 60000
PC: 000a
Instruction: 0212
Reg_read1: 1
Reg_read1 or Write_reg: 2
Read_Data1: 0002
Read_Data2: 0001
Sign_extend: 0002
ALU b selection: 0
ALU a: 0002
ALU b: 0001
ALU result: 0004
Write Data: 0004
Register r0: 0000
Register r1: 0002
Register r2: 0001
Register r3: 0007
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 70000
PC: 000c
Instruction: 0323
Reg_read1: 2
Reg_read1 or Write_reg: 3
Read_Data1: 0004
Read_Data2: 0007
Sign_extend: 0003
ALU b selection: 0
ALU a: 0004
ALU b: 0007
ALU result: 0004
Write Data: 0004
Register r0: 0000
Register r1: 0002
Register r2: 0004
Register r3: 0007
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 80000
PC: 000e
Instruction: 2121
Reg_read1: 2
Reg_read1 or Write_reg: 1
Read_Data1: 0004
Read_Data2: 0002
Sign_extend: 0001
ALU b selection: 1
ALU a: 0004
ALU b: 0001
ALU result: 0005
Write Data: 0005
Register r0: 0000
Register r1: 0002
Register r2: 0004
Register r3: 0004
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 90000
PC: 0010
Instruction: 1120
Reg_read1: 2
Reg_read1 or Write_reg: 1
Read_Data1: 0004
Read_Data2: 0002
Sign_extend: 0000
ALU b selection: 1
ALU a: 0004
ALU b: 0000
ALU result: 0004
Write Data: 0002
Register r0: 0000
Register r1: 0002
Register r2: 0004
Register r3: 0004
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0002
Memory[3]: 0000
----------------------
Time: 100000
PC: 0012
Instruction: xxxx
Reg_read1: x
Reg_read1 or Write_reg: x
Read_Data1: xxxx
Read_Data2: xxxx
Sign_extend: xxxx
ALU b selection: 0
ALU a: xxxx
ALU b: xxxx
ALU result: xxxx
Write Data: xxxx
Register r0: 0000
Register r1: 0002
Register r2: 0004
Register r3: 0004
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0002
Memory[3]: 0000
----------------------
Time: 110000
PC: 0014
Instruction: xxxx
Reg_read1: x
Reg_read1 or Write_reg: x
Read_Data1: xxxx
Read_Data2: xxxx
Sign_extend: xxxx
ALU b selection: 0
ALU a: xxxx
ALU b: xxxx
ALU result: xxxx
Write Data: xxxx
Register r0: 0000
Register r1: 0002
Register r2: 0004
Register r3: 0004
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0002
Memory[3]: 0000
----------------------
Time: 120000
PC: 0016
Instruction: xxxx
Reg_read1: x
Reg_read1 or Write_reg: x
Read_Data1: xxxx
Read_Data2: xxxx
Sign_extend: xxxx
ALU b selection: 0
ALU a: xxxx
ALU b: xxxx
ALU result: xxxx
Write Data: xxxx
Register r0: 0000
Register r1: 0002
Register r2: 0004
Register r3: 0004
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0002
Memory[3]: 0000
----------------------
$finish called at time : 130 ns : File "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/top_tb.v" Line 52
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Application/VIVADO/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim/instructions.mem'
INFO: [SIM-utils-43] Exported 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim/instructions.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Application/VIVADO/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Time: 10000
PC: 0000
Instruction: 3112
Reg_read1: 1
Reg_read1 or Write_reg: 1
Read_Data1: 0000
Read_Data2: 0000
Sign_extend: 0002
ALU b selection: 1
ALU a: 0000
ALU b: 0002
ALU result: 0002
Write Data: 0002
Register r0: 0000
Register r1: 0000
Register r2: 0000
Register r3: 0000
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 20000
PC: 0002
Instruction: 3224
Reg_read1: 2
Reg_read1 or Write_reg: 2
Read_Data1: 0000
Read_Data2: 0000
Sign_extend: 0004
ALU b selection: 1
ALU a: 0000
ALU b: 0004
ALU result: 0004
Write Data: 0004
Register r0: 0000
Register r1: 0002
Register r2: 0000
Register r3: 0000
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 30000
PC: 0004
Instruction: 3337
Reg_read1: 3
Reg_read1 or Write_reg: 3
Read_Data1: 0000
Read_Data2: 0000
Sign_extend: 0007
ALU b selection: 1
ALU a: 0000
ALU b: 0007
ALU result: 0007
Write Data: 0007
Register r0: 0000
Register r1: 0002
Register r2: 0004
Register r3: 0000
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 40000
PC: 0006
Instruction: 0210
Reg_read1: 1
Reg_read1 or Write_reg: 2
Read_Data1: 0002
Read_Data2: 0004
Sign_extend: 0000
ALU b selection: 0
ALU a: 0002
ALU b: 0004
ALU result: 0006
Write Data: 0006
Register r0: 0000
Register r1: 0002
Register r2: 0004
Register r3: 0007
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 50000
PC: 0008
Instruction: 0231
Reg_read1: 3
Reg_read1 or Write_reg: 2
Read_Data1: 0007
Read_Data2: 0006
Sign_extend: 0001
ALU b selection: 0
ALU a: 0007
ALU b: 0006
ALU result: 0001
Write Data: 0001
Register r0: 0000
Register r1: 0002
Register r2: 0006
Register r3: 0007
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 60000
PC: 000a
Instruction: 0212
Reg_read1: 1
Reg_read1 or Write_reg: 2
Read_Data1: 0002
Read_Data2: 0001
Sign_extend: 0002
ALU b selection: 0
ALU a: 0002
ALU b: 0001
ALU result: 0004
Write Data: 0004
Register r0: 0000
Register r1: 0002
Register r2: 0001
Register r3: 0007
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 70000
PC: 000c
Instruction: 0323
Reg_read1: 2
Reg_read1 or Write_reg: 3
Read_Data1: 0004
Read_Data2: 0007
Sign_extend: 0003
ALU b selection: 0
ALU a: 0004
ALU b: 0007
ALU result: 0004
Write Data: 0004
Register r0: 0000
Register r1: 0002
Register r2: 0004
Register r3: 0007
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 80000
PC: 000e
Instruction: 2121
Reg_read1: 2
Reg_read1 or Write_reg: 1
Read_Data1: 0004
Read_Data2: 0002
Sign_extend: 0001
ALU b selection: 1
ALU a: 0004
ALU b: 0001
ALU result: 0005
Write Data: 0005
Register r0: 0000
Register r1: 0002
Register r2: 0004
Register r3: 0004
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 90000
PC: 0010
Instruction: 1120
Reg_read1: 2
Reg_read1 or Write_reg: 1
Read_Data1: 0004
Read_Data2: 0002
Sign_extend: 0000
ALU b selection: 1
ALU a: 0004
ALU b: 0000
ALU result: 0004
Write Data: 0002
Register r0: 0000
Register r1: 0002
Register r2: 0004
Register r3: 0004
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0002
Memory[3]: 0000
----------------------
Time: 100000
PC: 0012
Instruction: 4262
Reg_read1: 6
Reg_read1 or Write_reg: 2
Read_Data1: 0000
Read_Data2: 0004
Sign_extend: 0002
ALU b selection: 0
ALU a: 0000
ALU b: 0004
ALU result: fffc
Write Data: fffc
Register r0: 0000
Register r1: 0002
Register r2: 0004
Register r3: 0004
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0002
Memory[3]: 0000
----------------------
Time: 110000
PC: 0014
Instruction: xxxx
Reg_read1: x
Reg_read1 or Write_reg: x
Read_Data1: xxxx
Read_Data2: xxxx
Sign_extend: xxxx
ALU b selection: 0
ALU a: xxxx
ALU b: xxxx
ALU result: xxxx
Write Data: xxxx
Register r0: 0000
Register r1: 0002
Register r2: 0004
Register r3: 0004
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0002
Memory[3]: 0000
----------------------
Time: 120000
PC: 0016
Instruction: xxxx
Reg_read1: x
Reg_read1 or Write_reg: x
Read_Data1: xxxx
Read_Data2: xxxx
Sign_extend: xxxx
ALU b selection: 0
ALU a: xxxx
ALU b: xxxx
ALU result: xxxx
Write Data: xxxx
Register r0: 0000
Register r1: 0002
Register r2: 0004
Register r3: 0004
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0002
Memory[3]: 0000
----------------------
$finish called at time : 130 ns : File "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/top_tb.v" Line 52
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Application/VIVADO/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim/instructions.mem'
INFO: [SIM-utils-43] Exported 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim/instructions.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/file/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/file/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/plus2adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module plus2adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/sl1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/mux_2x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2x1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/sign_extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/alu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/pc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/imem_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/regfile_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/adder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/sl1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl1_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/mux_2x1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2x1_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/sign_extend_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/dmem_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/control_unit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Application/VIVADO/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.sign_extend
Compiling module xil_defaultlib.sl1
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.plus2adder
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.mux_2x1
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Time: 10000
PC: 0000
Instruction: 3112
Reg_read1: 1
Reg_read1 or Write_reg: 1
Read_Data1: 0000
Read_Data2: 0000
Sign_extend: 0002
ALU b selection: 1
ALU a: 0000
ALU b: 0002
ALU result: 0002
Write Data: 0002
Register r0: 0000
Register r1: 0000
Register r2: 0000
Register r3: 0000
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 20000
PC: 0002
Instruction: 3224
Reg_read1: 2
Reg_read1 or Write_reg: 2
Read_Data1: 0000
Read_Data2: 0000
Sign_extend: 0004
ALU b selection: 1
ALU a: 0000
ALU b: 0004
ALU result: 0004
Write Data: 0004
Register r0: 0000
Register r1: 0002
Register r2: 0000
Register r3: 0000
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 30000
PC: 0004
Instruction: 3337
Reg_read1: 3
Reg_read1 or Write_reg: 3
Read_Data1: 0000
Read_Data2: 0000
Sign_extend: 0007
ALU b selection: 1
ALU a: 0000
ALU b: 0007
ALU result: 0007
Write Data: 0007
Register r0: 0000
Register r1: 0002
Register r2: 0004
Register r3: 0000
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 40000
PC: 0006
Instruction: 0210
Reg_read1: 1
Reg_read1 or Write_reg: 2
Read_Data1: 0002
Read_Data2: 0004
Sign_extend: 0000
ALU b selection: 0
ALU a: 0002
ALU b: 0004
ALU result: 0006
Write Data: 0006
Register r0: 0000
Register r1: 0002
Register r2: 0004
Register r3: 0007
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 50000
PC: 0008
Instruction: 0231
Reg_read1: 3
Reg_read1 or Write_reg: 2
Read_Data1: 0007
Read_Data2: 0006
Sign_extend: 0001
ALU b selection: 0
ALU a: 0007
ALU b: 0006
ALU result: 0001
Write Data: 0001
Register r0: 0000
Register r1: 0002
Register r2: 0006
Register r3: 0007
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 60000
PC: 000a
Instruction: 0212
Reg_read1: 1
Reg_read1 or Write_reg: 2
Read_Data1: 0002
Read_Data2: 0001
Sign_extend: 0002
ALU b selection: 0
ALU a: 0002
ALU b: 0001
ALU result: 0004
Write Data: 0004
Register r0: 0000
Register r1: 0002
Register r2: 0001
Register r3: 0007
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 70000
PC: 000c
Instruction: 0323
Reg_read1: 2
Reg_read1 or Write_reg: 3
Read_Data1: 0004
Read_Data2: 0007
Sign_extend: 0003
ALU b selection: 0
ALU a: 0004
ALU b: 0007
ALU result: 0004
Write Data: 0004
Register r0: 0000
Register r1: 0002
Register r2: 0004
Register r3: 0007
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 80000
PC: 000e
Instruction: 2121
Reg_read1: 2
Reg_read1 or Write_reg: 1
Read_Data1: 0004
Read_Data2: 0002
Sign_extend: 0001
ALU b selection: 1
ALU a: 0004
ALU b: 0001
ALU result: 0005
Write Data: 0005
Register r0: 0000
Register r1: 0002
Register r2: 0004
Register r3: 0004
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 90000
PC: 0010
Instruction: 1320
Reg_read1: 2
Reg_read1 or Write_reg: 3
Read_Data1: 0004
Read_Data2: 0004
Sign_extend: 0000
ALU b selection: 1
ALU a: 0004
ALU b: 0000
ALU result: 0004
Write Data: 0002
Register r0: 0000
Register r1: 0002
Register r2: 0004
Register r3: 0004
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0002
Memory[3]: 0000
----------------------
Time: 100000
PC: 0012
Instruction: xxxx
Reg_read1: x
Reg_read1 or Write_reg: x
Read_Data1: xxxx
Read_Data2: xxxx
Sign_extend: xxxx
ALU b selection: 0
ALU a: xxxx
ALU b: xxxx
ALU result: xxxx
Write Data: xxxx
Register r0: 0000
Register r1: 0002
Register r2: 0004
Register r3: 0002
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0002
Memory[3]: 0000
----------------------
Time: 110000
PC: 0014
Instruction: xxxx
Reg_read1: x
Reg_read1 or Write_reg: x
Read_Data1: xxxx
Read_Data2: xxxx
Sign_extend: xxxx
ALU b selection: 0
ALU a: xxxx
ALU b: xxxx
ALU result: xxxx
Write Data: xxxx
Register r0: 0000
Register r1: 0002
Register r2: 0004
Register r3: 0002
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0002
Memory[3]: 0000
----------------------
Time: 120000
PC: 0016
Instruction: xxxx
Reg_read1: x
Reg_read1 or Write_reg: x
Read_Data1: xxxx
Read_Data2: xxxx
Sign_extend: xxxx
ALU b selection: 0
ALU a: xxxx
ALU b: xxxx
ALU result: xxxx
Write Data: xxxx
Register r0: 0000
Register r1: 0002
Register r2: 0004
Register r3: 0002
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0002
Memory[3]: 0000
----------------------
$finish called at time : 130 ns : File "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/top_tb.v" Line 52
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1185.797 ; gain = 0.754
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Application/VIVADO/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim/instructions.mem'
INFO: [SIM-utils-43] Exported 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim/instructions.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Application/VIVADO/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Time: 10000
PC: 0000
Instruction: 3112
Reg_read1: 1
Reg_read1 or Write_reg: 1
Read_Data1: 0000
Read_Data2: 0000
Sign_extend: 0002
ALU b selection: 1
ALU a: 0000
ALU b: 0002
ALU result: 0002
Write Data: 0002
Register r0: 0000
Register r1: 0000
Register r2: 0000
Register r3: 0000
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 20000
PC: 0002
Instruction: 3224
Reg_read1: 2
Reg_read1 or Write_reg: 2
Read_Data1: 0000
Read_Data2: 0000
Sign_extend: 0004
ALU b selection: 1
ALU a: 0000
ALU b: 0004
ALU result: 0004
Write Data: 0004
Register r0: 0000
Register r1: 0002
Register r2: 0000
Register r3: 0000
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 30000
PC: 0004
Instruction: 3337
Reg_read1: 3
Reg_read1 or Write_reg: 3
Read_Data1: 0000
Read_Data2: 0000
Sign_extend: 0007
ALU b selection: 1
ALU a: 0000
ALU b: 0007
ALU result: 0007
Write Data: 0007
Register r0: 0000
Register r1: 0002
Register r2: 0004
Register r3: 0000
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 40000
PC: 0006
Instruction: 0210
Reg_read1: 1
Reg_read1 or Write_reg: 2
Read_Data1: 0002
Read_Data2: 0004
Sign_extend: 0000
ALU b selection: 0
ALU a: 0002
ALU b: 0004
ALU result: 0006
Write Data: 0006
Register r0: 0000
Register r1: 0002
Register r2: 0004
Register r3: 0007
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 50000
PC: 0008
Instruction: 0231
Reg_read1: 3
Reg_read1 or Write_reg: 2
Read_Data1: 0007
Read_Data2: 0006
Sign_extend: 0001
ALU b selection: 0
ALU a: 0007
ALU b: 0006
ALU result: 0001
Write Data: 0001
Register r0: 0000
Register r1: 0002
Register r2: 0006
Register r3: 0007
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 60000
PC: 000a
Instruction: 0212
Reg_read1: 1
Reg_read1 or Write_reg: 2
Read_Data1: 0002
Read_Data2: 0001
Sign_extend: 0002
ALU b selection: 0
ALU a: 0002
ALU b: 0001
ALU result: 0004
Write Data: 0004
Register r0: 0000
Register r1: 0002
Register r2: 0001
Register r3: 0007
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 70000
PC: 000c
Instruction: 0323
Reg_read1: 2
Reg_read1 or Write_reg: 3
Read_Data1: 0004
Read_Data2: 0007
Sign_extend: 0003
ALU b selection: 0
ALU a: 0004
ALU b: 0007
ALU result: 0004
Write Data: 0004
Register r0: 0000
Register r1: 0002
Register r2: 0004
Register r3: 0007
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 80000
PC: 000e
Instruction: 2121
Reg_read1: 2
Reg_read1 or Write_reg: 1
Read_Data1: 0004
Read_Data2: 0002
Sign_extend: 0001
ALU b selection: 1
ALU a: 0004
ALU b: 0001
ALU result: 0005
Write Data: 0005
Register r0: 0000
Register r1: 0002
Register r2: 0004
Register r3: 0004
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 90000
PC: 0010
Instruction: 1320
Reg_read1: 2
Reg_read1 or Write_reg: 3
Read_Data1: 0004
Read_Data2: 0004
Sign_extend: 0000
ALU b selection: 1
ALU a: 0004
ALU b: 0000
ALU result: 0004
Write Data: 0002
Register r0: 0000
Register r1: 0002
Register r2: 0004
Register r3: 0004
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0002
Memory[3]: 0000
----------------------
Time: 100000
PC: 0012
Instruction: xxxx
Reg_read1: x
Reg_read1 or Write_reg: x
Read_Data1: xxxx
Read_Data2: xxxx
Sign_extend: xxxx
ALU b selection: 0
ALU a: xxxx
ALU b: xxxx
ALU result: xxxx
Write Data: xxxx
Register r0: 0000
Register r1: 0002
Register r2: 0004
Register r3: 0002
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0002
Memory[3]: 0000
----------------------
Time: 110000
PC: 0014
Instruction: xxxx
Reg_read1: x
Reg_read1 or Write_reg: x
Read_Data1: xxxx
Read_Data2: xxxx
Sign_extend: xxxx
ALU b selection: 0
ALU a: xxxx
ALU b: xxxx
ALU result: xxxx
Write Data: xxxx
Register r0: 0000
Register r1: 0002
Register r2: 0004
Register r3: 0002
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0002
Memory[3]: 0000
----------------------
Time: 120000
PC: 0016
Instruction: xxxx
Reg_read1: x
Reg_read1 or Write_reg: x
Read_Data1: xxxx
Read_Data2: xxxx
Sign_extend: xxxx
ALU b selection: 0
ALU a: xxxx
ALU b: xxxx
ALU result: xxxx
Write Data: xxxx
Register r0: 0000
Register r1: 0002
Register r2: 0004
Register r3: 0002
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0002
Memory[3]: 0000
----------------------
$finish called at time : 130 ns : File "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/top_tb.v" Line 52
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Application/VIVADO/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim/instructions.mem'
INFO: [SIM-utils-43] Exported 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim/instructions.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Application/VIVADO/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Time: 10000
PC: 0000
Instruction: 3112
Reg_read1: 1
Reg_read1 or Write_reg: 1
Read_Data1: 0000
Read_Data2: 0000
Sign_extend: 0002
ALU b selection: 1
ALU a: 0000
ALU b: 0002
ALU result: 0002
Write Data: 0002
Register r0: 0000
Register r1: 0000
Register r2: 0000
Register r3: 0000
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 20000
PC: 0002
Instruction: 3224
Reg_read1: 2
Reg_read1 or Write_reg: 2
Read_Data1: 0000
Read_Data2: 0000
Sign_extend: 0004
ALU b selection: 1
ALU a: 0000
ALU b: 0004
ALU result: 0004
Write Data: 0004
Register r0: 0000
Register r1: 0002
Register r2: 0000
Register r3: 0000
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 30000
PC: 0004
Instruction: 3337
Reg_read1: 3
Reg_read1 or Write_reg: 3
Read_Data1: 0000
Read_Data2: 0000
Sign_extend: 0007
ALU b selection: 1
ALU a: 0000
ALU b: 0007
ALU result: 0007
Write Data: 0007
Register r0: 0000
Register r1: 0002
Register r2: 0004
Register r3: 0000
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 40000
PC: 0006
Instruction: 0210
Reg_read1: 1
Reg_read1 or Write_reg: 2
Read_Data1: 0002
Read_Data2: 0004
Sign_extend: 0000
ALU b selection: 0
ALU a: 0002
ALU b: 0004
ALU result: 0006
Write Data: 0006
Register r0: 0000
Register r1: 0002
Register r2: 0004
Register r3: 0007
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 50000
PC: 0008
Instruction: 0231
Reg_read1: 3
Reg_read1 or Write_reg: 2
Read_Data1: 0007
Read_Data2: 0006
Sign_extend: 0001
ALU b selection: 0
ALU a: 0007
ALU b: 0006
ALU result: 0001
Write Data: 0001
Register r0: 0000
Register r1: 0002
Register r2: 0006
Register r3: 0007
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 60000
PC: 000a
Instruction: 0212
Reg_read1: 1
Reg_read1 or Write_reg: 2
Read_Data1: 0002
Read_Data2: 0001
Sign_extend: 0002
ALU b selection: 0
ALU a: 0002
ALU b: 0001
ALU result: 0004
Write Data: 0004
Register r0: 0000
Register r1: 0002
Register r2: 0001
Register r3: 0007
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 70000
PC: 000c
Instruction: 0323
Reg_read1: 2
Reg_read1 or Write_reg: 3
Read_Data1: 0004
Read_Data2: 0007
Sign_extend: 0003
ALU b selection: 0
ALU a: 0004
ALU b: 0007
ALU result: 0004
Write Data: 0004
Register r0: 0000
Register r1: 0002
Register r2: 0004
Register r3: 0007
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 80000
PC: 000e
Instruction: 2121
Reg_read1: 2
Reg_read1 or Write_reg: 1
Read_Data1: 0004
Read_Data2: 0002
Sign_extend: 0001
ALU b selection: 1
ALU a: 0004
ALU b: 0001
ALU result: 0005
Write Data: 0005
Register r0: 0000
Register r1: 0002
Register r2: 0004
Register r3: 0004
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 90000
PC: 0010
Instruction: 1320
Reg_read1: 2
Reg_read1 or Write_reg: 3
Read_Data1: 0004
Read_Data2: 0004
Sign_extend: 0000
ALU b selection: 1
ALU a: 0004
ALU b: 0000
ALU result: 0004
Write Data: 0002
Register r0: 0000
Register r1: 0002
Register r2: 0004
Register r3: 0004
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0002
Memory[3]: 0000
----------------------
Time: 100000
PC: 0012
Instruction: 4162
Reg_read1: 6
Reg_read1 or Write_reg: 1
Read_Data1: 0000
Read_Data2: 0002
Sign_extend: 0002
ALU b selection: 0
ALU a: 0000
ALU b: 0002
ALU result: fffe
Write Data: fffe
Register r0: 0000
Register r1: 0002
Register r2: 0004
Register r3: 0002
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0002
Memory[3]: 0000
----------------------
Time: 110000
PC: 0014
Instruction: 0210
Reg_read1: 1
Reg_read1 or Write_reg: 2
Read_Data1: 0002
Read_Data2: 0004
Sign_extend: 0000
ALU b selection: 0
ALU a: 0002
ALU b: 0004
ALU result: 0006
Write Data: 0006
Register r0: 0000
Register r1: 0002
Register r2: 0004
Register r3: 0002
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0002
Memory[3]: 0000
----------------------
Time: 120000
PC: 0016
Instruction: 3226
Reg_read1: 2
Reg_read1 or Write_reg: 2
Read_Data1: 0006
Read_Data2: 0006
Sign_extend: 0006
ALU b selection: 1
ALU a: 0006
ALU b: 0006
ALU result: 000c
Write Data: 000c
Register r0: 0000
Register r1: 0002
Register r2: 0006
Register r3: 0002
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0002
Memory[3]: 0000
----------------------
$finish called at time : 130 ns : File "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/top_tb.v" Line 52
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Application/VIVADO/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim/instructions.mem'
INFO: [SIM-utils-43] Exported 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim/instructions.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Application/VIVADO/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Time: 10000
PC: 0000
Instruction: 3112
Reg_read1: 1
Reg_read1 or Write_reg: 1
Read_Data1: 0000
Read_Data2: 0000
Sign_extend: 0002
ALU b selection: 1
ALU a: 0000
ALU b: 0002
ALU result: 0002
Write Data: 0002
Register r0: 0000
Register r1: 0000
Register r2: 0000
Register r3: 0000
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 20000
PC: 0002
Instruction: 3224
Reg_read1: 2
Reg_read1 or Write_reg: 2
Read_Data1: 0000
Read_Data2: 0000
Sign_extend: 0004
ALU b selection: 1
ALU a: 0000
ALU b: 0004
ALU result: 0004
Write Data: 0004
Register r0: 0000
Register r1: 0002
Register r2: 0000
Register r3: 0000
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 30000
PC: 0004
Instruction: 3337
Reg_read1: 3
Reg_read1 or Write_reg: 3
Read_Data1: 0000
Read_Data2: 0000
Sign_extend: 0007
ALU b selection: 1
ALU a: 0000
ALU b: 0007
ALU result: 0007
Write Data: 0007
Register r0: 0000
Register r1: 0002
Register r2: 0004
Register r3: 0000
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 40000
PC: 0006
Instruction: 0210
Reg_read1: 1
Reg_read1 or Write_reg: 2
Read_Data1: 0002
Read_Data2: 0004
Sign_extend: 0000
ALU b selection: 0
ALU a: 0002
ALU b: 0004
ALU result: 0006
Write Data: 0006
Register r0: 0000
Register r1: 0002
Register r2: 0004
Register r3: 0007
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 50000
PC: 0008
Instruction: 0231
Reg_read1: 3
Reg_read1 or Write_reg: 2
Read_Data1: 0007
Read_Data2: 0006
Sign_extend: 0001
ALU b selection: 0
ALU a: 0007
ALU b: 0006
ALU result: 0001
Write Data: 0001
Register r0: 0000
Register r1: 0002
Register r2: 0006
Register r3: 0007
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 60000
PC: 000a
Instruction: 0212
Reg_read1: 1
Reg_read1 or Write_reg: 2
Read_Data1: 0002
Read_Data2: 0001
Sign_extend: 0002
ALU b selection: 0
ALU a: 0002
ALU b: 0001
ALU result: 0004
Write Data: 0004
Register r0: 0000
Register r1: 0002
Register r2: 0001
Register r3: 0007
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 70000
PC: 000c
Instruction: 0323
Reg_read1: 2
Reg_read1 or Write_reg: 3
Read_Data1: 0004
Read_Data2: 0007
Sign_extend: 0003
ALU b selection: 0
ALU a: 0004
ALU b: 0007
ALU result: 0004
Write Data: 0004
Register r0: 0000
Register r1: 0002
Register r2: 0004
Register r3: 0007
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 80000
PC: 000e
Instruction: 2121
Reg_read1: 2
Reg_read1 or Write_reg: 1
Read_Data1: 0004
Read_Data2: 0002
Sign_extend: 0001
ALU b selection: 1
ALU a: 0004
ALU b: 0001
ALU result: 0005
Write Data: 0005
Register r0: 0000
Register r1: 0002
Register r2: 0004
Register r3: 0004
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 90000
PC: 0010
Instruction: 1320
Reg_read1: 2
Reg_read1 or Write_reg: 3
Read_Data1: 0004
Read_Data2: 0004
Sign_extend: 0000
ALU b selection: 1
ALU a: 0004
ALU b: 0000
ALU result: 0004
Write Data: 0002
Register r0: 0000
Register r1: 0002
Register r2: 0004
Register r3: 0004
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0002
Memory[3]: 0000
----------------------
Time: 100000
PC: 0012
Instruction: 4122
Reg_read1: 2
Reg_read1 or Write_reg: 1
Read_Data1: 0004
Read_Data2: 0002
Sign_extend: 0002
ALU b selection: 0
ALU a: 0004
ALU b: 0002
ALU result: 0002
Write Data: 0002
Register r0: 0000
Register r1: 0002
Register r2: 0004
Register r3: 0002
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0002
Memory[3]: 0000
----------------------
Time: 110000
PC: 0014
Instruction: 0210
Reg_read1: 1
Reg_read1 or Write_reg: 2
Read_Data1: 0002
Read_Data2: 0004
Sign_extend: 0000
ALU b selection: 0
ALU a: 0002
ALU b: 0004
ALU result: 0006
Write Data: 0006
Register r0: 0000
Register r1: 0002
Register r2: 0004
Register r3: 0002
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0002
Memory[3]: 0000
----------------------
Time: 120000
PC: 0016
Instruction: 3226
Reg_read1: 2
Reg_read1 or Write_reg: 2
Read_Data1: 0006
Read_Data2: 0006
Sign_extend: 0006
ALU b selection: 1
ALU a: 0006
ALU b: 0006
ALU result: 000c
Write Data: 000c
Register r0: 0000
Register r1: 0002
Register r2: 0006
Register r3: 0002
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0002
Memory[3]: 0000
----------------------
$finish called at time : 130 ns : File "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/top_tb.v" Line 52
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Application/VIVADO/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim/instructions.mem'
INFO: [SIM-utils-43] Exported 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim/instructions.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Application/VIVADO/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Time: 10000
PC: 0000
Instruction: 3112
Reg_read1: 1
Reg_read1 or Write_reg: 1
Read_Data1: 0000
Read_Data2: 0000
Sign_extend: 0002
ALU b selection: 1
ALU a: 0000
ALU b: 0002
ALU result: 0002
Write Data: 0002
Register r0: 0000
Register r1: 0000
Register r2: 0000
Register r3: 0000
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 20000
PC: 0002
Instruction: 3224
Reg_read1: 2
Reg_read1 or Write_reg: 2
Read_Data1: 0000
Read_Data2: 0000
Sign_extend: 0004
ALU b selection: 1
ALU a: 0000
ALU b: 0004
ALU result: 0004
Write Data: 0004
Register r0: 0000
Register r1: 0002
Register r2: 0000
Register r3: 0000
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 30000
PC: 0004
Instruction: 3337
Reg_read1: 3
Reg_read1 or Write_reg: 3
Read_Data1: 0000
Read_Data2: 0000
Sign_extend: 0007
ALU b selection: 1
ALU a: 0000
ALU b: 0007
ALU result: 0007
Write Data: 0007
Register r0: 0000
Register r1: 0002
Register r2: 0004
Register r3: 0000
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 40000
PC: 0006
Instruction: 0210
Reg_read1: 1
Reg_read1 or Write_reg: 2
Read_Data1: 0002
Read_Data2: 0004
Sign_extend: 0000
ALU b selection: 0
ALU a: 0002
ALU b: 0004
ALU result: 0006
Write Data: 0006
Register r0: 0000
Register r1: 0002
Register r2: 0004
Register r3: 0007
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 50000
PC: 0008
Instruction: 0231
Reg_read1: 3
Reg_read1 or Write_reg: 2
Read_Data1: 0007
Read_Data2: 0006
Sign_extend: 0001
ALU b selection: 0
ALU a: 0007
ALU b: 0006
ALU result: 0001
Write Data: 0001
Register r0: 0000
Register r1: 0002
Register r2: 0006
Register r3: 0007
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 60000
PC: 000a
Instruction: 0212
Reg_read1: 1
Reg_read1 or Write_reg: 2
Read_Data1: 0002
Read_Data2: 0001
Sign_extend: 0002
ALU b selection: 0
ALU a: 0002
ALU b: 0001
ALU result: 0004
Write Data: 0004
Register r0: 0000
Register r1: 0002
Register r2: 0001
Register r3: 0007
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 70000
PC: 000c
Instruction: 0323
Reg_read1: 2
Reg_read1 or Write_reg: 3
Read_Data1: 0004
Read_Data2: 0007
Sign_extend: 0003
ALU b selection: 0
ALU a: 0004
ALU b: 0007
ALU result: 0004
Write Data: 0004
Register r0: 0000
Register r1: 0002
Register r2: 0004
Register r3: 0007
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 80000
PC: 000e
Instruction: 2121
Reg_read1: 2
Reg_read1 or Write_reg: 1
Read_Data1: 0004
Read_Data2: 0002
Sign_extend: 0001
ALU b selection: 1
ALU a: 0004
ALU b: 0001
ALU result: 0005
Write Data: 0005
Register r0: 0000
Register r1: 0002
Register r2: 0004
Register r3: 0004
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 90000
PC: 0010
Instruction: 1320
Reg_read1: 2
Reg_read1 or Write_reg: 3
Read_Data1: 0004
Read_Data2: 0004
Sign_extend: 0000
ALU b selection: 1
ALU a: 0004
ALU b: 0000
ALU result: 0004
Write Data: 0002
Register r0: 0000
Register r1: 0002
Register r2: 0004
Register r3: 0004
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0002
Memory[3]: 0000
----------------------
Time: 100000
PC: 0012
Instruction: 4162
Reg_read1: 6
Reg_read1 or Write_reg: 1
Read_Data1: 0000
Read_Data2: 0002
Sign_extend: 0002
ALU b selection: 0
ALU a: 0000
ALU b: 0002
ALU result: fffe
Write Data: fffe
Register r0: 0000
Register r1: 0002
Register r2: 0004
Register r3: 0002
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0002
Memory[3]: 0000
----------------------
Time: 110000
PC: 0014
Instruction: 0210
Reg_read1: 1
Reg_read1 or Write_reg: 2
Read_Data1: 0002
Read_Data2: 0004
Sign_extend: 0000
ALU b selection: 0
ALU a: 0002
ALU b: 0004
ALU result: 0006
Write Data: 0006
Register r0: 0000
Register r1: 0002
Register r2: 0004
Register r3: 0002
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0002
Memory[3]: 0000
----------------------
Time: 120000
PC: 0016
Instruction: 3226
Reg_read1: 2
Reg_read1 or Write_reg: 2
Read_Data1: 0006
Read_Data2: 0006
Sign_extend: 0006
ALU b selection: 1
ALU a: 0006
ALU b: 0006
ALU result: 000c
Write Data: 000c
Register r0: 0000
Register r1: 0002
Register r2: 0006
Register r3: 0002
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0002
Memory[3]: 0000
----------------------
$finish called at time : 130 ns : File "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/top_tb.v" Line 52
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Application/VIVADO/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim/instructions.mem'
INFO: [SIM-utils-43] Exported 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim/instructions.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Application/VIVADO/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Time: 10000
PC: 0000
Instruction: 3112
Reg_read1: 1
Reg_read1 or Write_reg: 1
Read_Data1: 0000
Read_Data2: 0000
Sign_extend: 0002
ALU b selection: 1
ALU a: 0000
ALU b: 0002
ALU result: 0002
Write Data: 0002
Register r0: 0000
Register r1: 0000
Register r2: 0000
Register r3: 0000
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 20000
PC: 0002
Instruction: 3224
Reg_read1: 2
Reg_read1 or Write_reg: 2
Read_Data1: 0000
Read_Data2: 0000
Sign_extend: 0004
ALU b selection: 1
ALU a: 0000
ALU b: 0004
ALU result: 0004
Write Data: 0004
Register r0: 0000
Register r1: 0002
Register r2: 0000
Register r3: 0000
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 30000
PC: 0004
Instruction: 3337
Reg_read1: 3
Reg_read1 or Write_reg: 3
Read_Data1: 0000
Read_Data2: 0000
Sign_extend: 0007
ALU b selection: 1
ALU a: 0000
ALU b: 0007
ALU result: 0007
Write Data: 0007
Register r0: 0000
Register r1: 0002
Register r2: 0004
Register r3: 0000
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 40000
PC: 0006
Instruction: 0210
Reg_read1: 1
Reg_read1 or Write_reg: 2
Read_Data1: 0002
Read_Data2: 0004
Sign_extend: 0000
ALU b selection: 0
ALU a: 0002
ALU b: 0004
ALU result: 0006
Write Data: 0006
Register r0: 0000
Register r1: 0002
Register r2: 0004
Register r3: 0007
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 50000
PC: 0008
Instruction: 0231
Reg_read1: 3
Reg_read1 or Write_reg: 2
Read_Data1: 0007
Read_Data2: 0006
Sign_extend: 0001
ALU b selection: 0
ALU a: 0007
ALU b: 0006
ALU result: 0001
Write Data: 0001
Register r0: 0000
Register r1: 0002
Register r2: 0006
Register r3: 0007
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 60000
PC: 000a
Instruction: 0212
Reg_read1: 1
Reg_read1 or Write_reg: 2
Read_Data1: 0002
Read_Data2: 0001
Sign_extend: 0002
ALU b selection: 0
ALU a: 0002
ALU b: 0001
ALU result: 0004
Write Data: 0004
Register r0: 0000
Register r1: 0002
Register r2: 0001
Register r3: 0007
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 70000
PC: 000c
Instruction: 0323
Reg_read1: 2
Reg_read1 or Write_reg: 3
Read_Data1: 0004
Read_Data2: 0007
Sign_extend: 0003
ALU b selection: 0
ALU a: 0004
ALU b: 0007
ALU result: 0004
Write Data: 0004
Register r0: 0000
Register r1: 0002
Register r2: 0004
Register r3: 0007
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 80000
PC: 000e
Instruction: 2121
Reg_read1: 2
Reg_read1 or Write_reg: 1
Read_Data1: 0004
Read_Data2: 0002
Sign_extend: 0001
ALU b selection: 1
ALU a: 0004
ALU b: 0001
ALU result: 0005
Write Data: 0005
Register r0: 0000
Register r1: 0002
Register r2: 0004
Register r3: 0004
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 90000
PC: 0010
Instruction: 1320
Reg_read1: 2
Reg_read1 or Write_reg: 3
Read_Data1: 0004
Read_Data2: 0004
Sign_extend: 0000
ALU b selection: 1
ALU a: 0004
ALU b: 0000
ALU result: 0004
Write Data: 0002
Register r0: 0000
Register r1: 0002
Register r2: 0004
Register r3: 0004
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0002
Memory[3]: 0000
----------------------
Time: 100000
PC: 0012
Instruction: 4132
Reg_read1: 3
Reg_read1 or Write_reg: 1
Read_Data1: 0002
Read_Data2: 0002
Sign_extend: 0002
ALU b selection: 0
ALU a: 0002
ALU b: 0002
ALU result: 0000
Write Data: 0000
Register r0: 0000
Register r1: 0002
Register r2: 0004
Register r3: 0002
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0002
Memory[3]: 0000
----------------------
Time: 110000
PC: 0018
Instruction: xxxx
Reg_read1: x
Reg_read1 or Write_reg: x
Read_Data1: xxxx
Read_Data2: xxxx
Sign_extend: xxxx
ALU b selection: 0
ALU a: xxxx
ALU b: xxxx
ALU result: xxxx
Write Data: xxxx
Register r0: 0000
Register r1: 0002
Register r2: 0004
Register r3: 0002
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0002
Memory[3]: 0000
----------------------
Time: 120000
PC: 001a
Instruction: xxxx
Reg_read1: x
Reg_read1 or Write_reg: x
Read_Data1: xxxx
Read_Data2: xxxx
Sign_extend: xxxx
ALU b selection: 0
ALU a: xxxx
ALU b: xxxx
ALU result: xxxx
Write Data: xxxx
Register r0: 0000
Register r1: 0002
Register r2: 0004
Register r3: 0002
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0002
Memory[3]: 0000
----------------------
$finish called at time : 130 ns : File "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/top_tb.v" Line 52
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Application/VIVADO/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim/instructions.mem'
INFO: [SIM-utils-43] Exported 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim/instructions.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Application/VIVADO/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Time: 10000
PC: 0000
Instruction: 3112
Reg_read1: 1
Reg_read1 or Write_reg: 1
Read_Data1: 0000
Read_Data2: 0000
Sign_extend: 0002
ALU b selection: 1
ALU a: 0000
ALU b: 0002
ALU result: 0002
Write Data: 0002
Register r0: 0000
Register r1: 0000
Register r2: 0000
Register r3: 0000
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 20000
PC: 0002
Instruction: 3224
Reg_read1: 2
Reg_read1 or Write_reg: 2
Read_Data1: 0000
Read_Data2: 0000
Sign_extend: 0004
ALU b selection: 1
ALU a: 0000
ALU b: 0004
ALU result: 0004
Write Data: 0004
Register r0: 0000
Register r1: 0002
Register r2: 0000
Register r3: 0000
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 30000
PC: 0004
Instruction: 3337
Reg_read1: 3
Reg_read1 or Write_reg: 3
Read_Data1: 0000
Read_Data2: 0000
Sign_extend: 0007
ALU b selection: 1
ALU a: 0000
ALU b: 0007
ALU result: 0007
Write Data: 0007
Register r0: 0000
Register r1: 0002
Register r2: 0004
Register r3: 0000
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 40000
PC: 0006
Instruction: 0210
Reg_read1: 1
Reg_read1 or Write_reg: 2
Read_Data1: 0002
Read_Data2: 0004
Sign_extend: 0000
ALU b selection: 0
ALU a: 0002
ALU b: 0004
ALU result: 0006
Write Data: 0006
Register r0: 0000
Register r1: 0002
Register r2: 0004
Register r3: 0007
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 50000
PC: 0008
Instruction: 0231
Reg_read1: 3
Reg_read1 or Write_reg: 2
Read_Data1: 0007
Read_Data2: 0006
Sign_extend: 0001
ALU b selection: 0
ALU a: 0007
ALU b: 0006
ALU result: 0001
Write Data: 0001
Register r0: 0000
Register r1: 0002
Register r2: 0006
Register r3: 0007
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 60000
PC: 000a
Instruction: 0212
Reg_read1: 1
Reg_read1 or Write_reg: 2
Read_Data1: 0002
Read_Data2: 0001
Sign_extend: 0002
ALU b selection: 0
ALU a: 0002
ALU b: 0001
ALU result: 0004
Write Data: 0004
Register r0: 0000
Register r1: 0002
Register r2: 0001
Register r3: 0007
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 70000
PC: 000c
Instruction: 0323
Reg_read1: 2
Reg_read1 or Write_reg: 3
Read_Data1: 0004
Read_Data2: 0007
Sign_extend: 0003
ALU b selection: 0
ALU a: 0004
ALU b: 0007
ALU result: 0004
Write Data: 0004
Register r0: 0000
Register r1: 0002
Register r2: 0004
Register r3: 0007
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 80000
PC: 000e
Instruction: 2121
Reg_read1: 2
Reg_read1 or Write_reg: 1
Read_Data1: 0004
Read_Data2: 0002
Sign_extend: 0001
ALU b selection: 1
ALU a: 0004
ALU b: 0001
ALU result: 0005
Write Data: 0005
Register r0: 0000
Register r1: 0002
Register r2: 0004
Register r3: 0004
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 90000
PC: 0010
Instruction: 1320
Reg_read1: 2
Reg_read1 or Write_reg: 3
Read_Data1: 0004
Read_Data2: 0004
Sign_extend: 0000
ALU b selection: 1
ALU a: 0004
ALU b: 0000
ALU result: 0004
Write Data: 0002
Register r0: 0000
Register r1: 0002
Register r2: 0004
Register r3: 0004
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0002
Memory[3]: 0000
----------------------
Time: 100000
PC: 0012
Instruction: 4131
Reg_read1: 3
Reg_read1 or Write_reg: 1
Read_Data1: 0002
Read_Data2: 0002
Sign_extend: 0001
ALU b selection: 0
ALU a: 0002
ALU b: 0002
ALU result: 0000
Write Data: 0000
Register r0: 0000
Register r1: 0002
Register r2: 0004
Register r3: 0002
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0002
Memory[3]: 0000
----------------------
Time: 110000
PC: 0016
Instruction: 3226
Reg_read1: 2
Reg_read1 or Write_reg: 2
Read_Data1: 0004
Read_Data2: 0004
Sign_extend: 0006
ALU b selection: 1
ALU a: 0004
ALU b: 0006
ALU result: 000a
Write Data: 000a
Register r0: 0000
Register r1: 0002
Register r2: 0004
Register r3: 0002
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0002
Memory[3]: 0000
----------------------
Time: 120000
PC: 0018
Instruction: xxxx
Reg_read1: x
Reg_read1 or Write_reg: x
Read_Data1: xxxx
Read_Data2: xxxx
Sign_extend: xxxx
ALU b selection: 0
ALU a: xxxx
ALU b: xxxx
ALU result: xxxx
Write Data: xxxx
Register r0: 0000
Register r1: 0002
Register r2: 000a
Register r3: 0002
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0002
Memory[3]: 0000
----------------------
$finish called at time : 130 ns : File "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/top_tb.v" Line 52
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Application/VIVADO/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim/instructions.mem'
INFO: [SIM-utils-43] Exported 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim/instructions.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/file/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/file/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/plus2adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module plus2adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/sl1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/mux_2x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2x1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/sign_extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/alu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/pc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/imem_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/regfile_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/adder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/sl1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl1_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/mux_2x1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2x1_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/sign_extend_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/dmem_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/control_unit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Application/VIVADO/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.sign_extend
Compiling module xil_defaultlib.sl1
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.plus2adder
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.mux_2x1
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Time: 10000
PC: 0000
Instruction: 3112
Reg_read1: 1
Reg_read1 or Write_reg: 1
Read_Data1: 0000
Read_Data2: 0000
Sign_extend: 0002
ALU b selection: 1
ALU a: 0000
ALU b: 0002
ALU result: 0002
Write Data: 0002
Register r0: 0000
Register r1: 0000
Register r2: 0000
Register r3: 0000
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 20000
PC: 0002
Instruction: 3224
Reg_read1: 2
Reg_read1 or Write_reg: 2
Read_Data1: 0000
Read_Data2: 0000
Sign_extend: 0004
ALU b selection: 1
ALU a: 0000
ALU b: 0004
ALU result: 0004
Write Data: 0004
Register r0: 0000
Register r1: 0002
Register r2: 0000
Register r3: 0000
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 30000
PC: 0004
Instruction: 3337
Reg_read1: 3
Reg_read1 or Write_reg: 3
Read_Data1: 0000
Read_Data2: 0000
Sign_extend: 0007
ALU b selection: 1
ALU a: 0000
ALU b: 0007
ALU result: 0007
Write Data: 0007
Register r0: 0000
Register r1: 0002
Register r2: 0004
Register r3: 0000
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 40000
PC: 0006
Instruction: 0210
Reg_read1: 1
Reg_read1 or Write_reg: 2
Read_Data1: 0002
Read_Data2: 0004
Sign_extend: 0000
ALU b selection: 0
ALU a: 0002
ALU b: 0004
ALU result: 0006
Write Data: 0006
Register r0: 0000
Register r1: 0002
Register r2: 0004
Register r3: 0007
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 50000
PC: 0008
Instruction: 0231
Reg_read1: 3
Reg_read1 or Write_reg: 2
Read_Data1: 0007
Read_Data2: 0006
Sign_extend: 0001
ALU b selection: 0
ALU a: 0007
ALU b: 0006
ALU result: 0001
Write Data: 0001
Register r0: 0000
Register r1: 0002
Register r2: 0006
Register r3: 0007
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 60000
PC: 000a
Instruction: 0212
Reg_read1: 1
Reg_read1 or Write_reg: 2
Read_Data1: 0002
Read_Data2: 0001
Sign_extend: 0002
ALU b selection: 0
ALU a: 0002
ALU b: 0001
ALU result: 0004
Write Data: 0004
Register r0: 0000
Register r1: 0002
Register r2: 0001
Register r3: 0007
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 70000
PC: 000c
Instruction: 0323
Reg_read1: 2
Reg_read1 or Write_reg: 3
Read_Data1: 0004
Read_Data2: 0007
Sign_extend: 0003
ALU b selection: 0
ALU a: 0004
ALU b: 0007
ALU result: 0004
Write Data: 0004
Register r0: 0000
Register r1: 0002
Register r2: 0004
Register r3: 0007
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 80000
PC: 000e
Instruction: 2121
Reg_read1: 2
Reg_read1 or Write_reg: 1
Read_Data1: 0004
Read_Data2: 0002
Sign_extend: 0001
ALU b selection: 1
ALU a: 0004
ALU b: 0001
ALU result: 0005
Write Data: 0005
Register r0: 0000
Register r1: 0002
Register r2: 0004
Register r3: 0004
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 90000
PC: 0010
Instruction: 1320
Reg_read1: 2
Reg_read1 or Write_reg: 3
Read_Data1: 0004
Read_Data2: 0004
Sign_extend: 0000
ALU b selection: 1
ALU a: 0004
ALU b: 0000
ALU result: 0004
Write Data: 0002
Register r0: 0000
Register r1: 0002
Register r2: 0004
Register r3: 0004
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0002
Memory[3]: 0000
----------------------
Time: 100000
PC: 0012
Instruction: 4131
Reg_read1: 3
Reg_read1 or Write_reg: 1
Read_Data1: 0002
Read_Data2: 0002
Sign_extend: 0001
ALU b selection: 0
ALU a: 0002
ALU b: 0002
ALU result: 0000
Write Data: 0000
Register r0: 0000
Register r1: 0002
Register r2: 0004
Register r3: 0002
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0002
Memory[3]: 0000
----------------------
Time: 110000
PC: 0016
Instruction: 3226
Reg_read1: 2
Reg_read1 or Write_reg: 2
Read_Data1: 0004
Read_Data2: 0004
Sign_extend: 0006
ALU b selection: 1
ALU a: 0004
ALU b: 0006
ALU result: 000a
Write Data: 000a
Register r0: 0000
Register r1: 0002
Register r2: 0004
Register r3: 0002
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0002
Memory[3]: 0000
----------------------
Time: 120000
PC: 0018
Instruction: 5121
Reg_read1: 2
Reg_read1 or Write_reg: 1
Read_Data1: 000a
Read_Data2: 0002
Sign_extend: 0001
ALU b selection: 0
ALU a: 000a
ALU b: 0002
ALU result: 0008
Write Data: 0008
Register r0: 0000
Register r1: 0002
Register r2: 000a
Register r3: 0002
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0002
Memory[3]: 0000
----------------------
Time: 130000
PC: 001c
Instruction: 3226
Reg_read1: 2
Reg_read1 or Write_reg: 2
Read_Data1: 000a
Read_Data2: 000a
Sign_extend: 0006
ALU b selection: 1
ALU a: 000a
ALU b: 0006
ALU result: 0010
Write Data: 0010
Register r0: 0000
Register r1: 0002
Register r2: 000a
Register r3: 0002
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0002
Memory[3]: 0000
----------------------
Time: 140000
PC: 001e
Instruction: xxxx
Reg_read1: x
Reg_read1 or Write_reg: x
Read_Data1: xxxx
Read_Data2: xxxx
Sign_extend: xxxx
ALU b selection: 0
ALU a: xxxx
ALU b: xxxx
ALU result: xxxx
Write Data: xxxx
Register r0: 0000
Register r1: 0002
Register r2: 0010
Register r3: 0002
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0002
Memory[3]: 0000
----------------------
$finish called at time : 150 ns : File "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/top_tb.v" Line 52
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1197.684 ; gain = 1.539
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Application/VIVADO/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim/instructions.mem'
INFO: [SIM-utils-43] Exported 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim/instructions.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/file/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/file/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/plus2adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module plus2adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/sl1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/mux_2x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2x1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/sign_extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/alu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/pc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/imem_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/regfile_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/adder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/sl1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl1_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/mux_2x1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2x1_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/sign_extend_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/dmem_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/control_unit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Application/VIVADO/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.sign_extend
Compiling module xil_defaultlib.sl1
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.plus2adder
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.mux_2x1
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Time: 10000
PC: 0000
Instruction: 3112
Reg_read1: 1
Reg_read1 or Write_reg: 1
Read_Data1: 0000
Read_Data2: 0000
Sign_extend: 0002
ALU b selection: 1
ALU a: 0000
ALU b: 0002
ALU result: 0002
Write Data: 0002
Register r0: 0000
Register r1: 0000
Register r2: 0000
Register r3: 0000
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 20000
PC: 0002
Instruction: 3224
Reg_read1: 2
Reg_read1 or Write_reg: 2
Read_Data1: 0000
Read_Data2: 0000
Sign_extend: 0004
ALU b selection: 1
ALU a: 0000
ALU b: 0004
ALU result: 0004
Write Data: 0004
Register r0: 0000
Register r1: 0002
Register r2: 0000
Register r3: 0000
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 30000
PC: 0004
Instruction: 3337
Reg_read1: 3
Reg_read1 or Write_reg: 3
Read_Data1: 0000
Read_Data2: 0000
Sign_extend: 0007
ALU b selection: 1
ALU a: 0000
ALU b: 0007
ALU result: 0007
Write Data: 0007
Register r0: 0000
Register r1: 0002
Register r2: 0004
Register r3: 0000
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 40000
PC: 0006
Instruction: 0210
Reg_read1: 1
Reg_read1 or Write_reg: 2
Read_Data1: 0002
Read_Data2: 0004
Sign_extend: 0000
ALU b selection: 0
ALU a: 0002
ALU b: 0004
ALU result: 0006
Write Data: 0006
Register r0: 0000
Register r1: 0002
Register r2: 0004
Register r3: 0007
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 50000
PC: 0008
Instruction: 0231
Reg_read1: 3
Reg_read1 or Write_reg: 2
Read_Data1: 0007
Read_Data2: 0006
Sign_extend: 0001
ALU b selection: 0
ALU a: 0007
ALU b: 0006
ALU result: 0001
Write Data: 0001
Register r0: 0000
Register r1: 0002
Register r2: 0006
Register r3: 0007
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 60000
PC: 000a
Instruction: 0212
Reg_read1: 1
Reg_read1 or Write_reg: 2
Read_Data1: 0002
Read_Data2: 0001
Sign_extend: 0002
ALU b selection: 0
ALU a: 0002
ALU b: 0001
ALU result: 0004
Write Data: 0004
Register r0: 0000
Register r1: 0002
Register r2: 0001
Register r3: 0007
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 70000
PC: 000c
Instruction: 0323
Reg_read1: 2
Reg_read1 or Write_reg: 3
Read_Data1: 0004
Read_Data2: 0007
Sign_extend: 0003
ALU b selection: 0
ALU a: 0004
ALU b: 0007
ALU result: 0004
Write Data: 0004
Register r0: 0000
Register r1: 0002
Register r2: 0004
Register r3: 0007
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 80000
PC: 000e
Instruction: 2121
Reg_read1: 2
Reg_read1 or Write_reg: 1
Read_Data1: 0004
Read_Data2: 0002
Sign_extend: 0001
ALU b selection: 1
ALU a: 0004
ALU b: 0001
ALU result: 0005
Write Data: 0005
Register r0: 0000
Register r1: 0002
Register r2: 0004
Register r3: 0004
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 90000
PC: 0010
Instruction: 1320
Reg_read1: 2
Reg_read1 or Write_reg: 3
Read_Data1: 0004
Read_Data2: 0004
Sign_extend: 0000
ALU b selection: 1
ALU a: 0004
ALU b: 0000
ALU result: 0004
Write Data: 0002
Register r0: 0000
Register r1: 0002
Register r2: 0004
Register r3: 0004
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0002
Memory[3]: 0000
----------------------
Time: 100000
PC: 0012
Instruction: 4131
Reg_read1: 3
Reg_read1 or Write_reg: 1
Read_Data1: 0002
Read_Data2: 0002
Sign_extend: 0001
ALU b selection: 0
ALU a: 0002
ALU b: 0002
ALU result: 0000
Write Data: 0000
Register r0: 0000
Register r1: 0002
Register r2: 0004
Register r3: 0002
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0002
Memory[3]: 0000
----------------------
Time: 110000
PC: 0016
Instruction: 3226
Reg_read1: 2
Reg_read1 or Write_reg: 2
Read_Data1: 0004
Read_Data2: 0004
Sign_extend: 0006
ALU b selection: 1
ALU a: 0004
ALU b: 0006
ALU result: 000a
Write Data: 000a
Register r0: 0000
Register r1: 0002
Register r2: 0004
Register r3: 0002
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0002
Memory[3]: 0000
----------------------
Time: 120000
PC: 0018
Instruction: 5121
Reg_read1: 2
Reg_read1 or Write_reg: 1
Read_Data1: 000a
Read_Data2: 0002
Sign_extend: 0001
ALU b selection: 0
ALU a: 000a
ALU b: 0002
ALU result: 0008
Write Data: 0008
Register r0: 0000
Register r1: 0002
Register r2: 000a
Register r3: 0002
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0002
Memory[3]: 0000
----------------------
Time: 130000
PC: 001c
Instruction: 3226
Reg_read1: 2
Reg_read1 or Write_reg: 2
Read_Data1: 000a
Read_Data2: 000a
Sign_extend: 0006
ALU b selection: 1
ALU a: 000a
ALU b: 0006
ALU result: 0010
Write Data: 0010
Register r0: 0000
Register r1: 0002
Register r2: 000a
Register r3: 0002
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0002
Memory[3]: 0000
----------------------
Time: 140000
PC: 001e
Instruction: 6001
Reg_read1: 0
Reg_read1 or Write_reg: 0
Read_Data1: 0000
Read_Data2: 0000
Sign_extend: 0001
ALU b selection: 0
ALU a: 0000
ALU b: 0000
ALU result: 0000
Write Data: 0000
Register r0: 0000
Register r1: 0002
Register r2: 0010
Register r3: 0002
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0002
Memory[3]: 0000
----------------------
Time: 150000
PC: 0022
Instruction: 3226
Reg_read1: 2
Reg_read1 or Write_reg: 2
Read_Data1: 0010
Read_Data2: 0010
Sign_extend: 0006
ALU b selection: 1
ALU a: 0010
ALU b: 0006
ALU result: 0016
Write Data: 0016
Register r0: 0000
Register r1: 0002
Register r2: 0010
Register r3: 0002
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0002
Memory[3]: 0000
----------------------
Time: 160000
PC: 0024
Instruction: xxxx
Reg_read1: x
Reg_read1 or Write_reg: x
Read_Data1: xxxx
Read_Data2: xxxx
Sign_extend: xxxx
ALU b selection: 0
ALU a: xxxx
ALU b: xxxx
ALU result: xxxx
Write Data: xxxx
Register r0: 0000
Register r1: 0002
Register r2: 0016
Register r3: 0002
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0002
Memory[3]: 0000
----------------------
$finish called at time : 170 ns : File "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/top_tb.v" Line 52
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1197.684 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Application/VIVADO/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim/instructions.mem'
INFO: [SIM-utils-43] Exported 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim/instructions.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Application/VIVADO/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Time: 10000
PC: 0000
Instruction: 3112
Reg_read1: 1
Reg_read1 or Write_reg: 1
Read_Data1: 0000
Read_Data2: 0000
Sign_extend: 0002
ALU b selection: 1
ALU a: 0000
ALU b: 0002
ALU result: 0002
Write Data: 0002
Register r0: 0000
Register r1: 0000
Register r2: 0000
Register r3: 0000
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 20000
PC: 0002
Instruction: 3224
Reg_read1: 2
Reg_read1 or Write_reg: 2
Read_Data1: 0000
Read_Data2: 0000
Sign_extend: 0004
ALU b selection: 1
ALU a: 0000
ALU b: 0004
ALU result: 0004
Write Data: 0004
Register r0: 0000
Register r1: 0002
Register r2: 0000
Register r3: 0000
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 30000
PC: 0004
Instruction: 3337
Reg_read1: 3
Reg_read1 or Write_reg: 3
Read_Data1: 0000
Read_Data2: 0000
Sign_extend: 0007
ALU b selection: 1
ALU a: 0000
ALU b: 0007
ALU result: 0007
Write Data: 0007
Register r0: 0000
Register r1: 0002
Register r2: 0004
Register r3: 0000
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 40000
PC: 0006
Instruction: 0210
Reg_read1: 1
Reg_read1 or Write_reg: 2
Read_Data1: 0002
Read_Data2: 0004
Sign_extend: 0000
ALU b selection: 0
ALU a: 0002
ALU b: 0004
ALU result: 0006
Write Data: 0006
Register r0: 0000
Register r1: 0002
Register r2: 0004
Register r3: 0007
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 50000
PC: 0008
Instruction: 0231
Reg_read1: 3
Reg_read1 or Write_reg: 2
Read_Data1: 0007
Read_Data2: 0006
Sign_extend: 0001
ALU b selection: 0
ALU a: 0007
ALU b: 0006
ALU result: 0001
Write Data: 0001
Register r0: 0000
Register r1: 0002
Register r2: 0006
Register r3: 0007
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 60000
PC: 000a
Instruction: 0212
Reg_read1: 1
Reg_read1 or Write_reg: 2
Read_Data1: 0002
Read_Data2: 0001
Sign_extend: 0002
ALU b selection: 0
ALU a: 0002
ALU b: 0001
ALU result: 0004
Write Data: 0004
Register r0: 0000
Register r1: 0002
Register r2: 0001
Register r3: 0007
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 70000
PC: 000c
Instruction: 0323
Reg_read1: 2
Reg_read1 or Write_reg: 3
Read_Data1: 0004
Read_Data2: 0007
Sign_extend: 0003
ALU b selection: 0
ALU a: 0004
ALU b: 0007
ALU result: 0004
Write Data: 0004
Register r0: 0000
Register r1: 0002
Register r2: 0004
Register r3: 0007
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 80000
PC: 000e
Instruction: 2121
Reg_read1: 2
Reg_read1 or Write_reg: 1
Read_Data1: 0004
Read_Data2: 0002
Sign_extend: 0001
ALU b selection: 1
ALU a: 0004
ALU b: 0001
ALU result: 0005
Write Data: 0005
Register r0: 0000
Register r1: 0002
Register r2: 0004
Register r3: 0004
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 90000
PC: 0010
Instruction: 1320
Reg_read1: 2
Reg_read1 or Write_reg: 3
Read_Data1: 0004
Read_Data2: 0004
Sign_extend: 0000
ALU b selection: 1
ALU a: 0004
ALU b: 0000
ALU result: 0004
Write Data: 0002
Register r0: 0000
Register r1: 0002
Register r2: 0004
Register r3: 0004
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0002
Memory[3]: 0000
----------------------
Time: 100000
PC: 0012
Instruction: 4131
Reg_read1: 3
Reg_read1 or Write_reg: 1
Read_Data1: 0002
Read_Data2: 0002
Sign_extend: 0001
ALU b selection: 0
ALU a: 0002
ALU b: 0002
ALU result: 0000
Write Data: 0000
Register r0: 0000
Register r1: 0002
Register r2: 0004
Register r3: 0002
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0002
Memory[3]: 0000
----------------------
Time: 110000
PC: 0016
Instruction: 3226
Reg_read1: 2
Reg_read1 or Write_reg: 2
Read_Data1: 0004
Read_Data2: 0004
Sign_extend: 0006
ALU b selection: 1
ALU a: 0004
ALU b: 0006
ALU result: 000a
Write Data: 000a
Register r0: 0000
Register r1: 0002
Register r2: 0004
Register r3: 0002
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0002
Memory[3]: 0000
----------------------
Time: 120000
PC: 0018
Instruction: 5121
Reg_read1: 2
Reg_read1 or Write_reg: 1
Read_Data1: 000a
Read_Data2: 0002
Sign_extend: 0001
ALU b selection: 0
ALU a: 000a
ALU b: 0002
ALU result: 0008
Write Data: 0008
Register r0: 0000
Register r1: 0002
Register r2: 000a
Register r3: 0002
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0002
Memory[3]: 0000
----------------------
Time: 130000
PC: 001c
Instruction: 3226
Reg_read1: 2
Reg_read1 or Write_reg: 2
Read_Data1: 000a
Read_Data2: 000a
Sign_extend: 0006
ALU b selection: 1
ALU a: 000a
ALU b: 0006
ALU result: 0010
Write Data: 0010
Register r0: 0000
Register r1: 0002
Register r2: 000a
Register r3: 0002
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0002
Memory[3]: 0000
----------------------
Time: 140000
PC: 001e
Instruction: 6001
Reg_read1: 0
Reg_read1 or Write_reg: 0
Read_Data1: 0000
Read_Data2: 0000
Sign_extend: 0001
ALU b selection: 0
ALU a: 0000
ALU b: 0000
ALU result: 0000
Write Data: 0000
Register r0: 0000
Register r1: 0002
Register r2: 0010
Register r3: 0002
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0002
Memory[3]: 0000
----------------------
Time: 150000
PC: 0022
Instruction: 3226
Reg_read1: 2
Reg_read1 or Write_reg: 2
Read_Data1: 0010
Read_Data2: 0010
Sign_extend: 0006
ALU b selection: 1
ALU a: 0010
ALU b: 0006
ALU result: 0016
Write Data: 0016
Register r0: 0000
Register r1: 0002
Register r2: 0010
Register r3: 0002
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0002
Memory[3]: 0000
----------------------
Time: 160000
PC: 0024
Instruction: xxxx
Reg_read1: x
Reg_read1 or Write_reg: x
Read_Data1: xxxx
Read_Data2: xxxx
Sign_extend: xxxx
ALU b selection: 0
ALU a: xxxx
ALU b: xxxx
ALU result: xxxx
Write Data: xxxx
Register r0: 0000
Register r1: 0002
Register r2: 0016
Register r3: 0002
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0002
Memory[3]: 0000
----------------------
$finish called at time : 170 ns : File "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/top_tb.v" Line 52
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Application/VIVADO/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim/instructions.mem'
INFO: [SIM-utils-43] Exported 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim/instructions.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Application/VIVADO/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Time: 10000
PC: 0000
Instruction: 3112
Reg_read1: 1
Reg_read1 or Write_reg: 1
Read_Data1: 0000
Read_Data2: 0000
Sign_extend: 0002
ALU b selection: 1
ALU a: 0000
ALU b: 0002
ALU result: 0002
Write Data: 0002
Register r0: 0000
Register r1: 0000
Register r2: 0000
Register r3: 0000
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 20000
PC: 0002
Instruction: 3224
Reg_read1: 2
Reg_read1 or Write_reg: 2
Read_Data1: 0000
Read_Data2: 0000
Sign_extend: 0004
ALU b selection: 1
ALU a: 0000
ALU b: 0004
ALU result: 0004
Write Data: 0004
Register r0: 0000
Register r1: 0002
Register r2: 0000
Register r3: 0000
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 30000
PC: 0004
Instruction: 3337
Reg_read1: 3
Reg_read1 or Write_reg: 3
Read_Data1: 0000
Read_Data2: 0000
Sign_extend: 0007
ALU b selection: 1
ALU a: 0000
ALU b: 0007
ALU result: 0007
Write Data: 0007
Register r0: 0000
Register r1: 0002
Register r2: 0004
Register r3: 0000
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 40000
PC: 0006
Instruction: 0210
Reg_read1: 1
Reg_read1 or Write_reg: 2
Read_Data1: 0002
Read_Data2: 0004
Sign_extend: 0000
ALU b selection: 0
ALU a: 0002
ALU b: 0004
ALU result: 0006
Write Data: 0006
Register r0: 0000
Register r1: 0002
Register r2: 0004
Register r3: 0007
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 50000
PC: 0008
Instruction: 0231
Reg_read1: 3
Reg_read1 or Write_reg: 2
Read_Data1: 0007
Read_Data2: 0006
Sign_extend: 0001
ALU b selection: 0
ALU a: 0007
ALU b: 0006
ALU result: 0001
Write Data: 0001
Register r0: 0000
Register r1: 0002
Register r2: 0006
Register r3: 0007
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 60000
PC: 000a
Instruction: 0212
Reg_read1: 1
Reg_read1 or Write_reg: 2
Read_Data1: 0002
Read_Data2: 0001
Sign_extend: 0002
ALU b selection: 0
ALU a: 0002
ALU b: 0001
ALU result: 0004
Write Data: 0004
Register r0: 0000
Register r1: 0002
Register r2: 0001
Register r3: 0007
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 70000
PC: 000c
Instruction: 0323
Reg_read1: 2
Reg_read1 or Write_reg: 3
Read_Data1: 0004
Read_Data2: 0007
Sign_extend: 0003
ALU b selection: 0
ALU a: 0004
ALU b: 0007
ALU result: 0004
Write Data: 0004
Register r0: 0000
Register r1: 0002
Register r2: 0004
Register r3: 0007
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 80000
PC: 000e
Instruction: 2121
Reg_read1: 2
Reg_read1 or Write_reg: 1
Read_Data1: 0004
Read_Data2: 0002
Sign_extend: 0001
ALU b selection: 1
ALU a: 0004
ALU b: 0001
ALU result: 0005
Write Data: 0005
Register r0: 0000
Register r1: 0002
Register r2: 0004
Register r3: 0004
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0000
Memory[3]: 0000
----------------------
Time: 90000
PC: 0010
Instruction: 1320
Reg_read1: 2
Reg_read1 or Write_reg: 3
Read_Data1: 0004
Read_Data2: 0004
Sign_extend: 0000
ALU b selection: 1
ALU a: 0004
ALU b: 0000
ALU result: 0004
Write Data: 0002
Register r0: 0000
Register r1: 0002
Register r2: 0004
Register r3: 0004
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0002
Memory[3]: 0000
----------------------
Time: 100000
PC: 0012
Instruction: 4131
Reg_read1: 3
Reg_read1 or Write_reg: 1
Read_Data1: 0002
Read_Data2: 0002
Sign_extend: 0001
ALU b selection: 0
ALU a: 0002
ALU b: 0002
ALU result: 0000
Write Data: 0000
Register r0: 0000
Register r1: 0002
Register r2: 0004
Register r3: 0002
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0002
Memory[3]: 0000
----------------------
Time: 110000
PC: 0016
Instruction: 3226
Reg_read1: 2
Reg_read1 or Write_reg: 2
Read_Data1: 0004
Read_Data2: 0004
Sign_extend: 0006
ALU b selection: 1
ALU a: 0004
ALU b: 0006
ALU result: 000a
Write Data: 000a
Register r0: 0000
Register r1: 0002
Register r2: 0004
Register r3: 0002
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0002
Memory[3]: 0000
----------------------
Time: 120000
PC: 0018
Instruction: 5121
Reg_read1: 2
Reg_read1 or Write_reg: 1
Read_Data1: 000a
Read_Data2: 0002
Sign_extend: 0001
ALU b selection: 0
ALU a: 000a
ALU b: 0002
ALU result: 0008
Write Data: 0008
Register r0: 0000
Register r1: 0002
Register r2: 000a
Register r3: 0002
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0002
Memory[3]: 0000
----------------------
Time: 130000
PC: 001c
Instruction: 3226
Reg_read1: 2
Reg_read1 or Write_reg: 2
Read_Data1: 000a
Read_Data2: 000a
Sign_extend: 0006
ALU b selection: 1
ALU a: 000a
ALU b: 0006
ALU result: 0010
Write Data: 0010
Register r0: 0000
Register r1: 0002
Register r2: 000a
Register r3: 0002
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0002
Memory[3]: 0000
----------------------
Time: 140000
PC: 001e
Instruction: 6001
Reg_read1: 0
Reg_read1 or Write_reg: 0
Read_Data1: 0000
Read_Data2: 0000
Sign_extend: 0001
ALU b selection: 0
ALU a: 0000
ALU b: 0000
ALU result: 0000
Write Data: 0000
Register r0: 0000
Register r1: 0002
Register r2: 0010
Register r3: 0002
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0002
Memory[3]: 0000
----------------------
Time: 150000
PC: 0022
Instruction: 3226
Reg_read1: 2
Reg_read1 or Write_reg: 2
Read_Data1: 0010
Read_Data2: 0010
Sign_extend: 0006
ALU b selection: 1
ALU a: 0010
ALU b: 0006
ALU result: 0016
Write Data: 0016
Register r0: 0000
Register r1: 0002
Register r2: 0010
Register r3: 0002
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0002
Memory[3]: 0000
----------------------
Time: 160000
PC: 0024
Instruction: xxxx
Reg_read1: x
Reg_read1 or Write_reg: x
Read_Data1: xxxx
Read_Data2: xxxx
Sign_extend: xxxx
ALU b selection: 0
ALU a: xxxx
ALU b: xxxx
ALU result: xxxx
Write Data: xxxx
Register r0: 0000
Register r1: 0002
Register r2: 0016
Register r3: 0002
Memory[0]: 0000
Memory[1]: 0000
Memory[2]: 0002
Memory[3]: 0000
----------------------
$finish called at time : 170 ns : File "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/top_tb.v" Line 52
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
