{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1616409978961 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1616409978961 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 22 18:46:18 2021 " "Processing started: Mon Mar 22 18:46:18 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1616409978961 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1616409978961 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MAP -c MAP " "Command: quartus_map --read_settings_files=on --write_settings_files=off MAP -c MAP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1616409978961 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "8 8 16 " "Parallel Compilation has detected 16 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 8 of the 8 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1616409979240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t3_2_stage.v 1 1 " "Found 1 design units, including 1 entities, in source file t3_2_stage.v" { { "Info" "ISGN_ENTITY_NAME" "1 T3_2_stage " "Found entity 1: T3_2_stage" {  } { { "T3_2_stage.v" "" { Text "C:/Users/Administrator/Desktop/multiple and send-backup/multiple and plus/T3_2_stage.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1616409979291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1616409979291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tr_tw_csa_chip.v 1 1 " "Found 1 design units, including 1 entities, in source file tr_tw_csa_chip.v" { { "Info" "ISGN_ENTITY_NAME" "1 Tr_Tw_CSA_chip " "Found entity 1: Tr_Tw_CSA_chip" {  } { { "Tr_Tw_CSA_chip.v" "" { Text "C:/Users/Administrator/Desktop/multiple and send-backup/multiple and plus/Tr_Tw_CSA_chip.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1616409979293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1616409979293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t4_csa_file.v 1 1 " "Found 1 design units, including 1 entities, in source file t4_csa_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 T4_CSA_file " "Found entity 1: T4_CSA_file" {  } { { "T4_CSA_file.v" "" { Text "C:/Users/Administrator/Desktop/multiple and send-backup/multiple and plus/T4_CSA_file.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1616409979295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1616409979295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t2_stage.v 1 1 " "Found 1 design units, including 1 entities, in source file t2_stage.v" { { "Info" "ISGN_ENTITY_NAME" "1 T2_stage " "Found entity 1: T2_stage" {  } { { "T2_stage.v" "" { Text "C:/Users/Administrator/Desktop/multiple and send-backup/multiple and plus/T2_stage.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1616409979298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1616409979298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pretreatment.v 1 1 " "Found 1 design units, including 1 entities, in source file pretreatment.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pretreatment " "Found entity 1: Pretreatment" {  } { { "Pretreatment.v" "" { Text "C:/Users/Administrator/Desktop/multiple and send-backup/multiple and plus/Pretreatment.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1616409979300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1616409979300 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Multiple.v(30) " "Verilog HDL information at Multiple.v(30): always construct contains both blocking and non-blocking assignments" {  } { { "Multiple.v" "" { Text "C:/Users/Administrator/Desktop/multiple and send-backup/multiple and plus/Multiple.v" 30 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1616409979303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiple.v 1 1 " "Found 1 design units, including 1 entities, in source file multiple.v" { { "Info" "ISGN_ENTITY_NAME" "1 Multiple " "Found entity 1: Multiple" {  } { { "Multiple.v" "" { Text "C:/Users/Administrator/Desktop/multiple and send-backup/multiple and plus/Multiple.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1616409979303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1616409979303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fasta.v 1 1 " "Found 1 design units, including 1 entities, in source file fasta.v" { { "Info" "ISGN_ENTITY_NAME" "1 fasta " "Found entity 1: fasta" {  } { { "fasta.v" "" { Text "C:/Users/Administrator/Desktop/multiple and send-backup/multiple and plus/fasta.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1616409979305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1616409979305 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Carry carry F_t_file.v(7) " "Verilog HDL Declaration information at F_t_file.v(7): object \"Carry\" differs only in case from object \"carry\" in the same scope" {  } { { "F_t_file.v" "" { Text "C:/Users/Administrator/Desktop/multiple and send-backup/multiple and plus/F_t_file.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1616409979307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "f_t_file.v 1 1 " "Found 1 design units, including 1 entities, in source file f_t_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 F_t_file " "Found entity 1: F_t_file" {  } { { "F_t_file.v" "" { Text "C:/Users/Administrator/Desktop/multiple and send-backup/multiple and plus/F_t_file.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1616409979307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1616409979307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "f_t_chip.v 1 1 " "Found 1 design units, including 1 entities, in source file f_t_chip.v" { { "Info" "ISGN_ENTITY_NAME" "1 F_t_chip " "Found entity 1: F_t_chip" {  } { { "F_t_chip.v" "" { Text "C:/Users/Administrator/Desktop/multiple and send-backup/multiple and plus/F_t_chip.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1616409979309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1616409979309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "con_shift.v 1 1 " "Found 1 design units, including 1 entities, in source file con_shift.v" { { "Info" "ISGN_ENTITY_NAME" "1 Con_shift " "Found entity 1: Con_shift" {  } { { "Con_shift.v" "" { Text "C:/Users/Administrator/Desktop/multiple and send-backup/multiple and plus/Con_shift.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1616409979311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1616409979311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.v 1 1 " "Found 1 design units, including 1 entities, in source file adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 Adder " "Found entity 1: Adder" {  } { { "Adder.v" "" { Text "C:/Users/Administrator/Desktop/multiple and send-backup/multiple and plus/Adder.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1616409979314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1616409979314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reverse.v 1 1 " "Found 1 design units, including 1 entities, in source file reverse.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reverse " "Found entity 1: Reverse" {  } { { "Reverse.v" "" { Text "C:/Users/Administrator/Desktop/multiple and send-backup/multiple and plus/Reverse.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1616409979316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1616409979316 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Revising.v " "Can't analyze file -- file Revising.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1616409979318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "map.v 1 1 " "Found 1 design units, including 1 entities, in source file map.v" { { "Info" "ISGN_ENTITY_NAME" "1 MAP " "Found entity 1: MAP" {  } { { "MAP.v" "" { Text "C:/Users/Administrator/Desktop/multiple and send-backup/multiple and plus/MAP.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1616409979321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1616409979321 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "difference.v " "Can't analyze file -- file difference.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1616409979323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifg_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file shifg_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 Shift_reg " "Found entity 1: Shift_reg" {  } { { "Shifg_reg.v" "" { Text "C:/Users/Administrator/Desktop/multiple and send-backup/multiple and plus/Shifg_reg.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1616409979325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1616409979325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifting.v 1 1 " "Found 1 design units, including 1 entities, in source file shifting.v" { { "Info" "ISGN_ENTITY_NAME" "1 Shifting " "Found entity 1: Shifting" {  } { { "Shifting.v" "" { Text "C:/Users/Administrator/Desktop/multiple and send-backup/multiple and plus/Shifting.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1616409979328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1616409979328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asc.v 1 1 " "Found 1 design units, including 1 entities, in source file asc.v" { { "Info" "ISGN_ENTITY_NAME" "1 ASC " "Found entity 1: ASC" {  } { { "ASC.v" "" { Text "C:/Users/Administrator/Desktop/multiple and send-backup/multiple and plus/ASC.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1616409979330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1616409979330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conf.v 0 0 " "Found 0 design units, including 0 entities, in source file conf.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1616409979332 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Tri_Two_CSA_chip.v " "Can't analyze file -- file Tri_Two_CSA_chip.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1616409979334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tr_tw_csa_file.v 1 1 " "Found 1 design units, including 1 entities, in source file tr_tw_csa_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 Tr_Tw_CSA_file " "Found entity 1: Tr_Tw_CSA_file" {  } { { "Tr_Tw_CSA_file.v" "" { Text "C:/Users/Administrator/Desktop/multiple and send-backup/multiple and plus/Tr_Tw_CSA_file.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1616409979336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1616409979336 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "CSA_file.v " "Can't analyze file -- file CSA_file.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1616409979338 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "T4_stage.v " "Can't analyze file -- file T4_stage.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1616409979340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "get_operator.v 1 1 " "Found 1 design units, including 1 entities, in source file get_operator.v" { { "Info" "ISGN_ENTITY_NAME" "1 Get_operator " "Found entity 1: Get_operator" {  } { { "Get_operator.v" "" { Text "C:/Users/Administrator/Desktop/multiple and send-backup/multiple and plus/Get_operator.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1616409979342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1616409979342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "select_operator.v 1 1 " "Found 1 design units, including 1 entities, in source file select_operator.v" { { "Info" "ISGN_ENTITY_NAME" "1 Select_operator " "Found entity 1: Select_operator" {  } { { "Select_operator.v" "" { Text "C:/Users/Administrator/Desktop/multiple and send-backup/multiple and plus/Select_operator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1616409979344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1616409979344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "precode.v 1 1 " "Found 1 design units, including 1 entities, in source file precode.v" { { "Info" "ISGN_ENTITY_NAME" "1 Precode " "Found entity 1: Precode" {  } { { "Precode.v" "" { Text "C:/Users/Administrator/Desktop/multiple and send-backup/multiple and plus/Precode.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1616409979347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1616409979347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first_one.v 1 1 " "Found 1 design units, including 1 entities, in source file first_one.v" { { "Info" "ISGN_ENTITY_NAME" "1 First_one " "Found entity 1: First_one" {  } { { "First_one.v" "" { Text "C:/Users/Administrator/Desktop/multiple and send-backup/multiple and plus/First_one.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1616409979349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1616409979349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first_one_2.v 1 1 " "Found 1 design units, including 1 entities, in source file first_one_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 First_one_2 " "Found entity 1: First_one_2" {  } { { "First_one_2.v" "" { Text "C:/Users/Administrator/Desktop/multiple and send-backup/multiple and plus/First_one_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1616409979351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1616409979351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first_one_4.v 1 1 " "Found 1 design units, including 1 entities, in source file first_one_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 First_one_4 " "Found entity 1: First_one_4" {  } { { "First_one_4.v" "" { Text "C:/Users/Administrator/Desktop/multiple and send-backup/multiple and plus/First_one_4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1616409979353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1616409979353 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "First_one_8.v(10) " "Verilog HDL warning at First_one_8.v(10): extended using \"x\" or \"z\"" {  } { { "First_one_8.v" "" { Text "C:/Users/Administrator/Desktop/multiple and send-backup/multiple and plus/First_one_8.v" 10 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1616409979355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first_one_8.v 1 1 " "Found 1 design units, including 1 entities, in source file first_one_8.v" { { "Info" "ISGN_ENTITY_NAME" "1 First_one_8 " "Found entity 1: First_one_8" {  } { { "First_one_8.v" "" { Text "C:/Users/Administrator/Desktop/multiple and send-backup/multiple and plus/First_one_8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1616409979355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1616409979355 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "First_one_16.v(10) " "Verilog HDL warning at First_one_16.v(10): extended using \"x\" or \"z\"" {  } { { "First_one_16.v" "" { Text "C:/Users/Administrator/Desktop/multiple and send-backup/multiple and plus/First_one_16.v" 10 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1616409979357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first_one_16.v 1 1 " "Found 1 design units, including 1 entities, in source file first_one_16.v" { { "Info" "ISGN_ENTITY_NAME" "1 First_one_16 " "Found entity 1: First_one_16" {  } { { "First_one_16.v" "" { Text "C:/Users/Administrator/Desktop/multiple and send-backup/multiple and plus/First_one_16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1616409979358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1616409979358 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "First_one_32.v(10) " "Verilog HDL warning at First_one_32.v(10): extended using \"x\" or \"z\"" {  } { { "First_one_32.v" "" { Text "C:/Users/Administrator/Desktop/multiple and send-backup/multiple and plus/First_one_32.v" 10 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1616409979358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first_one_32.v 1 1 " "Found 1 design units, including 1 entities, in source file first_one_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 First_one_32 " "Found entity 1: First_one_32" {  } { { "First_one_32.v" "" { Text "C:/Users/Administrator/Desktop/multiple and send-backup/multiple and plus/First_one_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1616409979359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1616409979359 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "LeadingZeroAnt.v " "Can't analyze file -- file LeadingZeroAnt.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1616409979361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cal.v 1 1 " "Found 1 design units, including 1 entities, in source file cal.v" { { "Info" "ISGN_ENTITY_NAME" "1 CAL " "Found entity 1: CAL" {  } { { "CAL.v" "" { Text "C:/Users/Administrator/Desktop/multiple and send-backup/multiple and plus/CAL.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1616409979363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1616409979363 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "S_A s_a Abso.v(6) " "Verilog HDL Declaration information at Abso.v(6): object \"S_A\" differs only in case from object \"s_a\" in the same scope" {  } { { "Abso.v" "" { Text "C:/Users/Administrator/Desktop/multiple and send-backup/multiple and plus/Abso.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1616409979366 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "S_A_H s_a_h Abso.v(9) " "Verilog HDL Declaration information at Abso.v(9): object \"S_A_H\" differs only in case from object \"s_a_h\" in the same scope" {  } { { "Abso.v" "" { Text "C:/Users/Administrator/Desktop/multiple and send-backup/multiple and plus/Abso.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1616409979366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "abso.v 1 1 " "Found 1 design units, including 1 entities, in source file abso.v" { { "Info" "ISGN_ENTITY_NAME" "1 Abso " "Found entity 1: Abso" {  } { { "Abso.v" "" { Text "C:/Users/Administrator/Desktop/multiple and send-backup/multiple and plus/Abso.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1616409979366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1616409979366 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "T4_reg.v " "Can't analyze file -- file T4_reg.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1616409979367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t5_stage.v 1 1 " "Found 1 design units, including 1 entities, in source file t5_stage.v" { { "Info" "ISGN_ENTITY_NAME" "1 T5_stage " "Found entity 1: T5_stage" {  } { { "T5_stage.v" "" { Text "C:/Users/Administrator/Desktop/multiple and send-backup/multiple and plus/T5_stage.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1616409979369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1616409979369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vari_shift.v 1 1 " "Found 1 design units, including 1 entities, in source file vari_shift.v" { { "Info" "ISGN_ENTITY_NAME" "1 Vari_shift " "Found entity 1: Vari_shift" {  } { { "Vari_shift.v" "" { Text "C:/Users/Administrator/Desktop/multiple and send-backup/multiple and plus/Vari_shift.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1616409979371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1616409979371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maf.v 1 1 " "Found 1 design units, including 1 entities, in source file maf.v" { { "Info" "ISGN_ENTITY_NAME" "1 MaF " "Found entity 1: MaF" {  } { { "MaF.v" "" { Text "C:/Users/Administrator/Desktop/multiple and send-backup/multiple and plus/MaF.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1616409979374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1616409979374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wallace_l4_l5.v 1 1 " "Found 1 design units, including 1 entities, in source file wallace_l4_l5.v" { { "Info" "ISGN_ENTITY_NAME" "1 Wallace_L4_L5 " "Found entity 1: Wallace_L4_L5" {  } { { "Wallace_L4_L5.v" "" { Text "C:/Users/Administrator/Desktop/multiple and send-backup/multiple and plus/Wallace_L4_L5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1616409979377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1616409979377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t3_1_stage.v 1 1 " "Found 1 design units, including 1 entities, in source file t3_1_stage.v" { { "Info" "ISGN_ENTITY_NAME" "1 T3_1_stage " "Found entity 1: T3_1_stage" {  } { { "T3_1_stage.v" "" { Text "C:/Users/Administrator/Desktop/multiple and send-backup/multiple and plus/T3_1_stage.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1616409979379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1616409979379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t3_1_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file t3_1_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 T3_1_reg " "Found entity 1: T3_1_reg" {  } { { "T3_1_reg.v" "" { Text "C:/Users/Administrator/Desktop/multiple and send-backup/multiple and plus/T3_1_reg.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1616409979382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1616409979382 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Test.v " "Can't analyze file -- file Test.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1616409979384 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "LeadingZeroAnt_2.v(69) " "Verilog HDL warning at LeadingZeroAnt_2.v(69): extended using \"x\" or \"z\"" {  } { { "LeadingZeroAnt_2.v" "" { Text "C:/Users/Administrator/Desktop/multiple and send-backup/multiple and plus/LeadingZeroAnt_2.v" 69 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1616409979386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "leadingzeroant_2.v 1 1 " "Found 1 design units, including 1 entities, in source file leadingzeroant_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 LeadingZeroAnt_2 " "Found entity 1: LeadingZeroAnt_2" {  } { { "LeadingZeroAnt_2.v" "" { Text "C:/Users/Administrator/Desktop/multiple and send-backup/multiple and plus/LeadingZeroAnt_2.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1616409979386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1616409979386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t4_2_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file t4_2_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 T4_2_reg " "Found entity 1: T4_2_reg" {  } { { "T4_2_reg.v" "" { Text "C:/Users/Administrator/Desktop/multiple and send-backup/multiple and plus/T4_2_reg.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1616409979388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1616409979388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t4_1_stage.v 1 1 " "Found 1 design units, including 1 entities, in source file t4_1_stage.v" { { "Info" "ISGN_ENTITY_NAME" "1 T4_1_stage " "Found entity 1: T4_1_stage" {  } { { "T4_1_stage.v" "" { Text "C:/Users/Administrator/Desktop/multiple and send-backup/multiple and plus/T4_1_stage.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1616409979391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1616409979391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t4_2_stage.v 1 1 " "Found 1 design units, including 1 entities, in source file t4_2_stage.v" { { "Info" "ISGN_ENTITY_NAME" "1 T4_2_stage " "Found entity 1: T4_2_stage" {  } { { "T4_2_stage.v" "" { Text "C:/Users/Administrator/Desktop/multiple and send-backup/multiple and plus/T4_2_stage.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1616409979394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1616409979394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "leadingzeroant_3.v 1 1 " "Found 1 design units, including 1 entities, in source file leadingzeroant_3.v" { { "Info" "ISGN_ENTITY_NAME" "1 LeadingZeroAnt_3 " "Found entity 1: LeadingZeroAnt_3" {  } { { "LeadingZeroAnt_3.v" "" { Text "C:/Users/Administrator/Desktop/multiple and send-backup/multiple and plus/LeadingZeroAnt_3.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1616409979396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1616409979396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "revising_2.v 1 1 " "Found 1 design units, including 1 entities, in source file revising_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Revising_2 " "Found entity 1: Revising_2" {  } { { "Revising_2.v" "" { Text "C:/Users/Administrator/Desktop/multiple and send-backup/multiple and plus/Revising_2.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1616409979399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1616409979399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t4_3_stage.v 1 1 " "Found 1 design units, including 1 entities, in source file t4_3_stage.v" { { "Info" "ISGN_ENTITY_NAME" "1 T4_3_stage " "Found entity 1: T4_3_stage" {  } { { "T4_3_stage.v" "" { Text "C:/Users/Administrator/Desktop/multiple and send-backup/multiple and plus/T4_3_stage.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1616409979402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1616409979402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t4_3_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file t4_3_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 T4_3_reg " "Found entity 1: T4_3_reg" {  } { { "T4_3_reg.v" "" { Text "C:/Users/Administrator/Desktop/multiple and send-backup/multiple and plus/T4_3_reg.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1616409979404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1616409979404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t4_1_addit.v 1 1 " "Found 1 design units, including 1 entities, in source file t4_1_addit.v" { { "Info" "ISGN_ENTITY_NAME" "1 T4_1_addit " "Found entity 1: T4_1_addit" {  } { { "T4_1_addit.v" "" { Text "C:/Users/Administrator/Desktop/multiple and send-backup/multiple and plus/T4_1_addit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1616409979406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1616409979406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pre_calculation.v 1 1 " "Found 1 design units, including 1 entities, in source file pre_calculation.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pre_calculation " "Found entity 1: Pre_calculation" {  } { { "Pre_calculation.v" "" { Text "C:/Users/Administrator/Desktop/multiple and send-backup/multiple and plus/Pre_calculation.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1616409979409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1616409979409 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MAP " "Elaborating entity \"MAP\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1616409979468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pretreatment Pretreatment:pretreatment " "Elaborating entity \"Pretreatment\" for hierarchy \"Pretreatment:pretreatment\"" {  } { { "MAP.v" "pretreatment" { Text "C:/Users/Administrator/Desktop/multiple and send-backup/multiple and plus/MAP.v" 241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1616409979481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ASC ASC:asc " "Elaborating entity \"ASC\" for hierarchy \"ASC:asc\"" {  } { { "MAP.v" "asc" { Text "C:/Users/Administrator/Desktop/multiple and send-backup/multiple and plus/MAP.v" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1616409979483 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 6 ASC.v(30) " "Verilog HDL assignment warning at ASC.v(30): truncated value with size 7 to match size of target (6)" {  } { { "ASC.v" "" { Text "C:/Users/Administrator/Desktop/multiple and send-backup/multiple and plus/ASC.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1616409979485 "|MAP|ASC:asc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 6 ASC.v(31) " "Verilog HDL assignment warning at ASC.v(31): truncated value with size 7 to match size of target (6)" {  } { { "ASC.v" "" { Text "C:/Users/Administrator/Desktop/multiple and send-backup/multiple and plus/ASC.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1616409979485 "|MAP|ASC:asc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "14 12 ASC.v(49) " "Verilog HDL assignment warning at ASC.v(49): truncated value with size 14 to match size of target (12)" {  } { { "ASC.v" "" { Text "C:/Users/Administrator/Desktop/multiple and send-backup/multiple and plus/ASC.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1616409979485 "|MAP|ASC:asc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "14 12 ASC.v(55) " "Verilog HDL assignment warning at ASC.v(55): truncated value with size 14 to match size of target (12)" {  } { { "ASC.v" "" { Text "C:/Users/Administrator/Desktop/multiple and send-backup/multiple and plus/ASC.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1616409979485 "|MAP|ASC:asc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Shift_reg Shift_reg:shift_reg " "Elaborating entity \"Shift_reg\" for hierarchy \"Shift_reg:shift_reg\"" {  } { { "MAP.v" "shift_reg" { Text "C:/Users/Administrator/Desktop/multiple and send-backup/multiple and plus/MAP.v" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1616409979486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiple Multiple:multiple " "Elaborating entity \"Multiple\" for hierarchy \"Multiple:multiple\"" {  } { { "MAP.v" "multiple" { Text "C:/Users/Administrator/Desktop/multiple and send-backup/multiple and plus/MAP.v" 265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1616409979488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "F_t_file Multiple:multiple\|F_t_file:first_level\[0\].f_t_file " "Elaborating entity \"F_t_file\" for hierarchy \"Multiple:multiple\|F_t_file:first_level\[0\].f_t_file\"" {  } { { "Multiple.v" "first_level\[0\].f_t_file" { Text "C:/Users/Administrator/Desktop/multiple and send-backup/multiple and plus/Multiple.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1616409979494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "F_t_chip Multiple:multiple\|F_t_file:first_level\[0\].f_t_file\|F_t_chip:f_t_chip " "Elaborating entity \"F_t_chip\" for hierarchy \"Multiple:multiple\|F_t_file:first_level\[0\].f_t_file\|F_t_chip:f_t_chip\"" {  } { { "F_t_file.v" "f_t_chip" { Text "C:/Users/Administrator/Desktop/multiple and send-backup/multiple and plus/F_t_file.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1616409979497 ""}
{ "Warning" "WSGN_SEARCH_FILE" "t2_reg.v 1 1 " "Using design file t2_reg.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 T2_reg " "Found entity 1: T2_reg" {  } { { "t2_reg.v" "" { Text "C:/Users/Administrator/Desktop/multiple and send-backup/multiple and plus/t2_reg.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1616409979712 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1616409979712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T2_reg T2_reg:t2_reg " "Elaborating entity \"T2_reg\" for hierarchy \"T2_reg:t2_reg\"" {  } { { "MAP.v" "t2_reg" { Text "C:/Users/Administrator/Desktop/multiple and send-backup/multiple and plus/MAP.v" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1616409979714 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 6 t2_reg.v(31) " "Verilog HDL assignment warning at t2_reg.v(31): truncated value with size 7 to match size of target (6)" {  } { { "t2_reg.v" "" { Text "C:/Users/Administrator/Desktop/multiple and send-backup/multiple and plus/t2_reg.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1616409979718 "|MAP|T2_reg:t2_reg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 6 t2_reg.v(32) " "Verilog HDL assignment warning at t2_reg.v(32): truncated value with size 7 to match size of target (6)" {  } { { "t2_reg.v" "" { Text "C:/Users/Administrator/Desktop/multiple and send-backup/multiple and plus/t2_reg.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1616409979719 "|MAP|T2_reg:t2_reg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "14 12 t2_reg.v(56) " "Verilog HDL assignment warning at t2_reg.v(56): truncated value with size 14 to match size of target (12)" {  } { { "t2_reg.v" "" { Text "C:/Users/Administrator/Desktop/multiple and send-backup/multiple and plus/t2_reg.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1616409979719 "|MAP|T2_reg:t2_reg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 6 t2_reg.v(59) " "Verilog HDL assignment warning at t2_reg.v(59): truncated value with size 7 to match size of target (6)" {  } { { "t2_reg.v" "" { Text "C:/Users/Administrator/Desktop/multiple and send-backup/multiple and plus/t2_reg.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1616409979719 "|MAP|T2_reg:t2_reg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Shifting Shifting:shifting " "Elaborating entity \"Shifting\" for hierarchy \"Shifting:shifting\"" {  } { { "MAP.v" "shifting" { Text "C:/Users/Administrator/Desktop/multiple and send-backup/multiple and plus/MAP.v" 339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1616409979720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reverse Reverse:reverse " "Elaborating entity \"Reverse\" for hierarchy \"Reverse:reverse\"" {  } { { "MAP.v" "reverse" { Text "C:/Users/Administrator/Desktop/multiple and send-backup/multiple and plus/MAP.v" 353 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1616409979721 ""}
{ "Warning" "WSGN_SEARCH_FILE" "wallace_l3.v 1 1 " "Using design file wallace_l3.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Wallace_L3 " "Found entity 1: Wallace_L3" {  } { { "wallace_l3.v" "" { Text "C:/Users/Administrator/Desktop/multiple and send-backup/multiple and plus/wallace_l3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1616409979733 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1616409979733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Wallace_L3 Wallace_L3:wallace " "Elaborating entity \"Wallace_L3\" for hierarchy \"Wallace_L3:wallace\"" {  } { { "MAP.v" "wallace" { Text "C:/Users/Administrator/Desktop/multiple and send-backup/multiple and plus/MAP.v" 357 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1616409979734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T3_1_reg T3_1_reg:t3_1_reg " "Elaborating entity \"T3_1_reg\" for hierarchy \"T3_1_reg:t3_1_reg\"" {  } { { "MAP.v" "t3_1_reg" { Text "C:/Users/Administrator/Desktop/multiple and send-backup/multiple and plus/MAP.v" 383 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1616409979841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Wallace_L4_L5 Wallace_L4_L5:wallace_l3 " "Elaborating entity \"Wallace_L4_L5\" for hierarchy \"Wallace_L4_L5:wallace_l3\"" {  } { { "MAP.v" "wallace_l3" { Text "C:/Users/Administrator/Desktop/multiple and send-backup/multiple and plus/MAP.v" 426 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1616409979845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Tr_Tw_CSA_file Wallace_L4_L5:wallace_l3\|Tr_Tw_CSA_file:tr_tw_csa_file_3t4_0 " "Elaborating entity \"Tr_Tw_CSA_file\" for hierarchy \"Wallace_L4_L5:wallace_l3\|Tr_Tw_CSA_file:tr_tw_csa_file_3t4_0\"" {  } { { "Wallace_L4_L5.v" "tr_tw_csa_file_3t4_0" { Text "C:/Users/Administrator/Desktop/multiple and send-backup/multiple and plus/Wallace_L4_L5.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1616409979847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Tr_Tw_CSA_chip Wallace_L4_L5:wallace_l3\|Tr_Tw_CSA_file:tr_tw_csa_file_3t4_0\|Tr_Tw_CSA_chip:csa_file\[0\].tr_tw_csa_chip " "Elaborating entity \"Tr_Tw_CSA_chip\" for hierarchy \"Wallace_L4_L5:wallace_l3\|Tr_Tw_CSA_file:tr_tw_csa_file_3t4_0\|Tr_Tw_CSA_chip:csa_file\[0\].tr_tw_csa_chip\"" {  } { { "Tr_Tw_CSA_file.v" "csa_file\[0\].tr_tw_csa_chip" { Text "C:/Users/Administrator/Desktop/multiple and send-backup/multiple and plus/Tr_Tw_CSA_file.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1616409979849 ""}
{ "Warning" "WSGN_SEARCH_FILE" "t3_2_reg.v 1 1 " "Using design file t3_2_reg.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 T3_2_reg " "Found entity 1: T3_2_reg" {  } { { "t3_2_reg.v" "" { Text "C:/Users/Administrator/Desktop/multiple and send-backup/multiple and plus/t3_2_reg.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1616409979962 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1616409979962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T3_2_reg T3_2_reg:t3_2_reg " "Elaborating entity \"T3_2_reg\" for hierarchy \"T3_2_reg:t3_2_reg\"" {  } { { "MAP.v" "t3_2_reg" { Text "C:/Users/Administrator/Desktop/multiple and send-backup/multiple and plus/MAP.v" 458 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1616409979963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T4_CSA_file T4_CSA_file:t4_csa " "Elaborating entity \"T4_CSA_file\" for hierarchy \"T4_CSA_file:t4_csa\"" {  } { { "MAP.v" "t4_csa" { Text "C:/Users/Administrator/Desktop/multiple and send-backup/multiple and plus/MAP.v" 507 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1616409979967 ""}
{ "Warning" "WSGN_SEARCH_FILE" "leadingzeroant_1.v 1 1 " "Using design file leadingzeroant_1.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 LeadingZeroAnt_1 " "Found entity 1: LeadingZeroAnt_1" {  } { { "leadingzeroant_1.v" "" { Text "C:/Users/Administrator/Desktop/multiple and send-backup/multiple and plus/leadingzeroant_1.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1616409980011 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1616409980011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LeadingZeroAnt_1 LeadingZeroAnt_1:leadingzeroant_1 " "Elaborating entity \"LeadingZeroAnt_1\" for hierarchy \"LeadingZeroAnt_1:leadingzeroant_1\"" {  } { { "MAP.v" "leadingzeroant_1" { Text "C:/Users/Administrator/Desktop/multiple and send-backup/multiple and plus/MAP.v" 529 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1616409980012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Get_operator LeadingZeroAnt_1:leadingzeroant_1\|Get_operator:get_operator " "Elaborating entity \"Get_operator\" for hierarchy \"LeadingZeroAnt_1:leadingzeroant_1\|Get_operator:get_operator\"" {  } { { "leadingzeroant_1.v" "get_operator" { Text "C:/Users/Administrator/Desktop/multiple and send-backup/multiple and plus/leadingzeroant_1.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1616409980015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Select_operator LeadingZeroAnt_1:leadingzeroant_1\|Select_operator:select_operator " "Elaborating entity \"Select_operator\" for hierarchy \"LeadingZeroAnt_1:leadingzeroant_1\|Select_operator:select_operator\"" {  } { { "leadingzeroant_1.v" "select_operator" { Text "C:/Users/Administrator/Desktop/multiple and send-backup/multiple and plus/leadingzeroant_1.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1616409980018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Precode LeadingZeroAnt_1:leadingzeroant_1\|Precode:precode " "Elaborating entity \"Precode\" for hierarchy \"LeadingZeroAnt_1:leadingzeroant_1\|Precode:precode\"" {  } { { "leadingzeroant_1.v" "precode" { Text "C:/Users/Administrator/Desktop/multiple and send-backup/multiple and plus/leadingzeroant_1.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1616409980020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T4_1_addit T4_1_addit:t4_1_a " "Elaborating entity \"T4_1_addit\" for hierarchy \"T4_1_addit:t4_1_a\"" {  } { { "MAP.v" "t4_1_a" { Text "C:/Users/Administrator/Desktop/multiple and send-backup/multiple and plus/MAP.v" 548 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1616409980024 ""}
{ "Warning" "WSGN_SEARCH_FILE" "t4_1_reg.v 1 1 " "Using design file t4_1_reg.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 T4_1_reg " "Found entity 1: T4_1_reg" {  } { { "t4_1_reg.v" "" { Text "C:/Users/Administrator/Desktop/multiple and send-backup/multiple and plus/t4_1_reg.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1616409980036 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1616409980036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T4_1_reg T4_1_reg:t4_1_reg " "Elaborating entity \"T4_1_reg\" for hierarchy \"T4_1_reg:t4_1_reg\"" {  } { { "MAP.v" "t4_1_reg" { Text "C:/Users/Administrator/Desktop/multiple and send-backup/multiple and plus/MAP.v" 594 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1616409980037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LeadingZeroAnt_2 LeadingZeroAnt_2:leadingzeroant_2 " "Elaborating entity \"LeadingZeroAnt_2\" for hierarchy \"LeadingZeroAnt_2:leadingzeroant_2\"" {  } { { "MAP.v" "leadingzeroant_2" { Text "C:/Users/Administrator/Desktop/multiple and send-backup/multiple and plus/MAP.v" 663 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1616409980042 ""}
{ "Warning" "WSGN_SEARCH_FILE" "revising_1.v 1 1 " "Using design file revising_1.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Revising_1 " "Found entity 1: Revising_1" {  } { { "revising_1.v" "" { Text "C:/Users/Administrator/Desktop/multiple and send-backup/multiple and plus/revising_1.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1616409980055 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1616409980055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Revising_1 LeadingZeroAnt_2:leadingzeroant_2\|Revising_1:revising_1_instance " "Elaborating entity \"Revising_1\" for hierarchy \"LeadingZeroAnt_2:leadingzeroant_2\|Revising_1:revising_1_instance\"" {  } { { "LeadingZeroAnt_2.v" "revising_1_instance" { Text "C:/Users/Administrator/Desktop/multiple and send-backup/multiple and plus/LeadingZeroAnt_2.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1616409980058 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "index revising_1.v(203) " "Verilog HDL Always Construct warning at revising_1.v(203): inferring latch(es) for variable \"index\", which holds its previous value in one or more paths through the always construct" {  } { { "revising_1.v" "" { Text "C:/Users/Administrator/Desktop/multiple and send-backup/multiple and plus/revising_1.v" 203 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1616409980062 "|MAP|LeadingZeroAnt_2:leadingzeroant_2|Revising_1:revising_1_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "First_one LeadingZeroAnt_2:leadingzeroant_2\|First_one:first_one_high " "Elaborating entity \"First_one\" for hierarchy \"LeadingZeroAnt_2:leadingzeroant_2\|First_one:first_one_high\"" {  } { { "LeadingZeroAnt_2.v" "first_one_high" { Text "C:/Users/Administrator/Desktop/multiple and send-backup/multiple and plus/LeadingZeroAnt_2.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1616409980064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "First_one_2 LeadingZeroAnt_2:leadingzeroant_2\|First_one:first_one_high\|First_one_2:First_one_one_level_1\[0\].first_one_2 " "Elaborating entity \"First_one_2\" for hierarchy \"LeadingZeroAnt_2:leadingzeroant_2\|First_one:first_one_high\|First_one_2:First_one_one_level_1\[0\].first_one_2\"" {  } { { "First_one.v" "First_one_one_level_1\[0\].first_one_2" { Text "C:/Users/Administrator/Desktop/multiple and send-backup/multiple and plus/First_one.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1616409980065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "First_one_4 LeadingZeroAnt_2:leadingzeroant_2\|First_one:first_one_high\|First_one_4:First_one_one_level_2\[0\].first_one_4 " "Elaborating entity \"First_one_4\" for hierarchy \"LeadingZeroAnt_2:leadingzeroant_2\|First_one:first_one_high\|First_one_4:First_one_one_level_2\[0\].first_one_4\"" {  } { { "First_one.v" "First_one_one_level_2\[0\].first_one_4" { Text "C:/Users/Administrator/Desktop/multiple and send-backup/multiple and plus/First_one.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1616409980078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "First_one_8 LeadingZeroAnt_2:leadingzeroant_2\|First_one:first_one_high\|First_one_8:First_one_one_level_3\[0\].first_one_8 " "Elaborating entity \"First_one_8\" for hierarchy \"LeadingZeroAnt_2:leadingzeroant_2\|First_one:first_one_high\|First_one_8:First_one_one_level_3\[0\].first_one_8\"" {  } { { "First_one.v" "First_one_one_level_3\[0\].first_one_8" { Text "C:/Users/Administrator/Desktop/multiple and send-backup/multiple and plus/First_one.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1616409980084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "First_one_16 LeadingZeroAnt_2:leadingzeroant_2\|First_one:first_one_high\|First_one_16:First_one_one_level_4\[0\].first_one_16 " "Elaborating entity \"First_one_16\" for hierarchy \"LeadingZeroAnt_2:leadingzeroant_2\|First_one:first_one_high\|First_one_16:First_one_one_level_4\[0\].first_one_16\"" {  } { { "First_one.v" "First_one_one_level_4\[0\].first_one_16" { Text "C:/Users/Administrator/Desktop/multiple and send-backup/multiple and plus/First_one.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1616409980088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "First_one_32 LeadingZeroAnt_2:leadingzeroant_2\|First_one:first_one_high\|First_one_32:first_one_32 " "Elaborating entity \"First_one_32\" for hierarchy \"LeadingZeroAnt_2:leadingzeroant_2\|First_one:first_one_high\|First_one_32:first_one_32\"" {  } { { "First_one.v" "first_one_32" { Text "C:/Users/Administrator/Desktop/multiple and send-backup/multiple and plus/First_one.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1616409980090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder Adder:add " "Elaborating entity \"Adder\" for hierarchy \"Adder:add\"" {  } { { "MAP.v" "add" { Text "C:/Users/Administrator/Desktop/multiple and send-backup/multiple and plus/MAP.v" 669 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1616409980115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CAL CAL:cal " "Elaborating entity \"CAL\" for hierarchy \"CAL:cal\"" {  } { { "MAP.v" "cal" { Text "C:/Users/Administrator/Desktop/multiple and send-backup/multiple and plus/MAP.v" 682 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1616409980117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T4_2_reg T4_2_reg:t4_2_reg " "Elaborating entity \"T4_2_reg\" for hierarchy \"T4_2_reg:t4_2_reg\"" {  } { { "MAP.v" "t4_2_reg" { Text "C:/Users/Administrator/Desktop/multiple and send-backup/multiple and plus/MAP.v" 717 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1616409980119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LeadingZeroAnt_3 LeadingZeroAnt_3:leadingZeroAnt_3 " "Elaborating entity \"LeadingZeroAnt_3\" for hierarchy \"LeadingZeroAnt_3:leadingZeroAnt_3\"" {  } { { "MAP.v" "leadingZeroAnt_3" { Text "C:/Users/Administrator/Desktop/multiple and send-backup/multiple and plus/MAP.v" 782 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1616409980122 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "leveln_6 LeadingZeroAnt_3.v(83) " "Verilog HDL Always Construct warning at LeadingZeroAnt_3.v(83): inferring latch(es) for variable \"leveln_6\", which holds its previous value in one or more paths through the always construct" {  } { { "LeadingZeroAnt_3.v" "" { Text "C:/Users/Administrator/Desktop/multiple and send-backup/multiple and plus/LeadingZeroAnt_3.v" 83 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1616409980123 "|MAP|LeadingZeroAnt_3:leadingZeroAnt_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leveln_6.100 LeadingZeroAnt_3.v(99) " "Inferred latch for \"leveln_6.100\" at LeadingZeroAnt_3.v(99)" {  } { { "LeadingZeroAnt_3.v" "" { Text "C:/Users/Administrator/Desktop/multiple and send-backup/multiple and plus/LeadingZeroAnt_3.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616409980123 "|MAP|LeadingZeroAnt_3:leadingZeroAnt_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leveln_6.011 LeadingZeroAnt_3.v(99) " "Inferred latch for \"leveln_6.011\" at LeadingZeroAnt_3.v(99)" {  } { { "LeadingZeroAnt_3.v" "" { Text "C:/Users/Administrator/Desktop/multiple and send-backup/multiple and plus/LeadingZeroAnt_3.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616409980123 "|MAP|LeadingZeroAnt_3:leadingZeroAnt_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leveln_6.010 LeadingZeroAnt_3.v(99) " "Inferred latch for \"leveln_6.010\" at LeadingZeroAnt_3.v(99)" {  } { { "LeadingZeroAnt_3.v" "" { Text "C:/Users/Administrator/Desktop/multiple and send-backup/multiple and plus/LeadingZeroAnt_3.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616409980123 "|MAP|LeadingZeroAnt_3:leadingZeroAnt_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leveln_6.001 LeadingZeroAnt_3.v(99) " "Inferred latch for \"leveln_6.001\" at LeadingZeroAnt_3.v(99)" {  } { { "LeadingZeroAnt_3.v" "" { Text "C:/Users/Administrator/Desktop/multiple and send-backup/multiple and plus/LeadingZeroAnt_3.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616409980123 "|MAP|LeadingZeroAnt_3:leadingZeroAnt_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leveln_6.000 LeadingZeroAnt_3.v(99) " "Inferred latch for \"leveln_6.000\" at LeadingZeroAnt_3.v(99)" {  } { { "LeadingZeroAnt_3.v" "" { Text "C:/Users/Administrator/Desktop/multiple and send-backup/multiple and plus/LeadingZeroAnt_3.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616409980123 "|MAP|LeadingZeroAnt_3:leadingZeroAnt_3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Abso Abso:abso " "Elaborating entity \"Abso\" for hierarchy \"Abso:abso\"" {  } { { "MAP.v" "abso" { Text "C:/Users/Administrator/Desktop/multiple and send-backup/multiple and plus/MAP.v" 793 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1616409980124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T4_3_reg T4_3_reg:t4_3_reg " "Elaborating entity \"T4_3_reg\" for hierarchy \"T4_3_reg:t4_3_reg\"" {  } { { "MAP.v" "t4_3_reg" { Text "C:/Users/Administrator/Desktop/multiple and send-backup/multiple and plus/MAP.v" 829 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1616409980126 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "75 74 T4_3_reg.v(42) " "Verilog HDL assignment warning at T4_3_reg.v(42): truncated value with size 75 to match size of target (74)" {  } { { "T4_3_reg.v" "" { Text "C:/Users/Administrator/Desktop/multiple and send-backup/multiple and plus/T4_3_reg.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1616409980127 "|MAP|T4_3_reg:t4_3_reg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pre_calculation Pre_calculation:pre_cal " "Elaborating entity \"Pre_calculation\" for hierarchy \"Pre_calculation:pre_cal\"" {  } { { "MAP.v" "pre_cal" { Text "C:/Users/Administrator/Desktop/multiple and send-backup/multiple and plus/MAP.v" 839 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1616409980128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Con_shift Con_shift:con_shift " "Elaborating entity \"Con_shift\" for hierarchy \"Con_shift:con_shift\"" {  } { { "MAP.v" "con_shift" { Text "C:/Users/Administrator/Desktop/multiple and send-backup/multiple and plus/MAP.v" 892 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1616409980130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Vari_shift Vari_shift:varis_reduce " "Elaborating entity \"Vari_shift\" for hierarchy \"Vari_shift:varis_reduce\"" {  } { { "MAP.v" "varis_reduce" { Text "C:/Users/Administrator/Desktop/multiple and send-backup/multiple and plus/MAP.v" 900 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1616409980132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MaF MaF:maf " "Elaborating entity \"MaF\" for hierarchy \"MaF:maf\"" {  } { { "MAP.v" "maf" { Text "C:/Users/Administrator/Desktop/multiple and send-backup/multiple and plus/MAP.v" 910 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1616409980134 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 5 MaF.v(26) " "Verilog HDL assignment warning at MaF.v(26): truncated value with size 6 to match size of target (5)" {  } { { "MaF.v" "" { Text "C:/Users/Administrator/Desktop/multiple and send-backup/multiple and plus/MaF.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1616409980135 "|MAP|MaF:maf"}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Abso:abso\|s_a " "Converted tri-state buffer \"Abso:abso\|s_a\" feeding internal logic into a wire" {  } { { "Abso.v" "" { Text "C:/Users/Administrator/Desktop/multiple and send-backup/multiple and plus/Abso.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1616409981379 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Abso:abso\|s_a_h " "Converted tri-state buffer \"Abso:abso\|s_a_h\" feeding internal logic into a wire" {  } { { "Abso.v" "" { Text "C:/Users/Administrator/Desktop/multiple and send-backup/multiple and plus/Abso.v" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1616409981379 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1616409981379 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "T2_reg:t2_reg\|E_T2_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"T2_reg:t2_reg\|E_T2_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1616409983966 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 5 " "Parameter TAP_DISTANCE set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1616409983966 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 11 " "Parameter WIDTH set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1616409983966 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1616409983966 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1616409983966 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "T2_reg:t2_reg\|altshift_taps:E_T2_rtl_0 " "Elaborated megafunction instantiation \"T2_reg:t2_reg\|altshift_taps:E_T2_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1616409984006 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "T2_reg:t2_reg\|altshift_taps:E_T2_rtl_0 " "Instantiated megafunction \"T2_reg:t2_reg\|altshift_taps:E_T2_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1616409984006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 5 " "Parameter \"TAP_DISTANCE\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1616409984006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 11 " "Parameter \"WIDTH\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1616409984006 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1616409984006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_5om.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_5om.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_5om " "Found entity 1: shift_taps_5om" {  } { { "db/shift_taps_5om.tdf" "" { Text "C:/Users/Administrator/Desktop/multiple and send-backup/multiple and plus/db/shift_taps_5om.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1616409984051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1616409984051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g5b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_g5b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g5b1 " "Found entity 1: altsyncram_g5b1" {  } { { "db/altsyncram_g5b1.tdf" "" { Text "C:/Users/Administrator/Desktop/multiple and send-backup/multiple and plus/db/altsyncram_g5b1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1616409984098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1616409984098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_0tf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_0tf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_0tf " "Found entity 1: cntr_0tf" {  } { { "db/cntr_0tf.tdf" "" { Text "C:/Users/Administrator/Desktop/multiple and send-backup/multiple and plus/db/cntr_0tf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1616409984145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1616409984145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ikc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ikc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ikc " "Found entity 1: cmpr_ikc" {  } { { "db/cmpr_ikc.tdf" "" { Text "C:/Users/Administrator/Desktop/multiple and send-backup/multiple and plus/db/cmpr_ikc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1616409984190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1616409984190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_mch.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_mch.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_mch " "Found entity 1: cntr_mch" {  } { { "db/cntr_mch.tdf" "" { Text "C:/Users/Administrator/Desktop/multiple and send-backup/multiple and plus/db/cntr_mch.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1616409984236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1616409984236 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1616409984887 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "db/shift_taps_5om.tdf" "" { Text "C:/Users/Administrator/Desktop/multiple and send-backup/multiple and plus/db/shift_taps_5om.tdf" 38 2 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1616409984945 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1616409984945 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1616409990800 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "7 " "7 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1616409995641 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Administrator/Desktop/multiple and send-backup/multiple and plus/output_files/MAP.map.smsg " "Generated suppressed messages file C:/Users/Administrator/Desktop/multiple and send-backup/multiple and plus/output_files/MAP.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1616409996035 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1616409996370 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1616409996370 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7140 " "Implemented 7140 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "101 " "Implemented 101 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1616409996856 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1616409996856 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6996 " "Implemented 6996 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1616409996856 ""} { "Info" "ICUT_CUT_TM_RAMS" "11 " "Implemented 11 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1616409996856 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1616409996856 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 30 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 30 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4803 " "Peak virtual memory: 4803 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1616409996894 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 22 18:46:36 2021 " "Processing ended: Mon Mar 22 18:46:36 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1616409996894 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1616409996894 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1616409996894 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1616409996894 ""}
