@inproceedings{conf/arc/CoutinhoCCNBDFN13,
  title = {Deriving Resource Efficient Designs Using the REFLECT Aspect-Oriented Approach - (Extended Abstract)},
  pages = {226-228},
  year = {2013},
  booktitle = {ARC},
  doi = {10.1007/978-3-642-36812-7_29},
  crossref = {conf/arc/2013},
  author = {José Gabriel F. Coutinho and João M. P. Cardoso and Tiago Carvalho and Ricardo Nobre and Sujit Bhattacharya and Pedro C. Diniz and Liam Fitzpatrick and Razvan Nane}
}
@inproceedings{conf/arc/JanJ09,
  title = {Survey of Advanced CABAC Accelerator Architectures for Future Multimedia},
  pages = {342-348},
  year = {2009},
  booktitle = {ARC},
  doi = {10.1007/978-3-642-00641-8_39},
  crossref = {conf/arc/2009},
  author = {Yahya Jan and Lech Józwiak}
}
@inproceedings{conf/arc/BouwensBKG07,
  title = {Architectural Exploration of the ADRES Coarse-Grained Reconfigurable Array},
  pages = {1-13},
  year = {2007},
  crossref = {conf/arc/2007},
  booktitle = {ARC},
  doi = {10.1007/978-3-540-71431-6_1},
  author = {Frank Bouwens and Mladen Berekovic and Andreas Kanstein and Georgi Gaydadjiev}
}
@inproceedings{conf/arc/ThomasLS07,
  title = {Reconfigurable Hardware Acceleration of Canonical Graph Labelling},
  pages = {302-313},
  year = {2007},
  crossref = {conf/arc/2007},
  booktitle = {ARC},
  doi = {10.1007/978-3-540-71431-6_28},
  author = {David B. Thomas and Wayne Luk and Michael Stumpf}
}
@inproceedings{conf/arc/MotaVDT06,
  title = {General Purpose Real-Time Image Segmentation System},
  pages = {164-169},
  year = {2006},
  crossref = {conf/arc/2006},
  booktitle = {ARC},
  doi = {10.1007/11802839_23},
  author = {Sonia Mota and Eduardo Ros Vidal and Javier Díaz and Francisco de Toro}
}
@inproceedings{conf/arc/OstadzadehMAGB12,
  title = {The Q2 Profiling Framework: Driving Application Mapping for Heterogeneous Reconfigurable Platforms},
  pages = {76-88},
  year = {2012},
  booktitle = {ARC},
  doi = {10.1007/978-3-642-28365-9_7},
  crossref = {conf/arc/2012},
  author = {S. Arash Ostadzadeh and Roel Meeuws and Imran Ashraf and Carlo Galuzzi and Koen Bertels}
}
@inproceedings{conf/arc/BashaPP14,
  title = {Built-in 3-Dimensional Hamming Multiple-Error Correcting Scheme to Mitigate Radiation Effects in SRAM-Based FPGAs},
  pages = {254-261},
  year = {2014},
  booktitle = {ARC},
  doi = {10.1007/978-3-319-05960-0_26},
  crossref = {conf/arc/2014},
  author = {B. Chagun Basha and Stanislaw J. Piestrak and Sébastien Pillement}
}
@inproceedings{conf/arc/GorskiWT15,
  title = {Centralized and Software-Based Run-Time Traffic Management Inside Configurable Regions of Interest in Mesh-Based Networks-on-Chip},
  pages = {179-190},
  year = {2015},
  booktitle = {ARC},
  doi = {10.1007/978-3-319-16214-0_15},
  crossref = {conf/arc/2015},
  author = {Philipp Gorski and Tim Wegner and Dirk Timmermann}
}
@inproceedings{conf/arc/SterponeD15,
  title = {SET-PAR: Place and Route Tools for the Mitigation of Single Event Transients on Flash-Based FPGAs},
  pages = {129-140},
  year = {2015},
  booktitle = {ARC},
  doi = {10.1007/978-3-319-16214-0_11},
  crossref = {conf/arc/2015},
  author = {Luca Sterpone and Boyang Du}
}
@inproceedings{conf/arc/SaiprasertBC09,
  title = {Word-Length Optimization and Error Analysis of a Multivariate Gaussian Random Number Generator},
  pages = {231-242},
  year = {2009},
  booktitle = {ARC},
  doi = {10.1007/978-3-642-00641-8_23},
  crossref = {conf/arc/2009},
  author = {Chalermpol Saiprasert and Christos-Savvas Bouganis and George A. Constantinides}
}
@inproceedings{conf/arc/ChenCVN08,
  title = {Lossless Compression for Space Imagery in a Dynamically Reconfigurable Architecture},
  pages = {332-337},
  year = {2008},
  booktitle = {ARC},
  doi = {10.1007/978-3-540-78610-8_38},
  crossref = {conf/arc/2008},
  author = {Xiaolin Chen and Cedric Nishan Canagarajah and Raffaele Vitulli and José L. Núñez-Yáñez}
}
@inproceedings{conf/arc/WielgoszJW08,
  title = {Highly efficient structure of 64-bit exponential function implemented in FPGAs},
  pages = {272-277},
  year = {2008},
  booktitle = {ARC},
  doi = {10.1007/978-3-540-78610-8_28},
  crossref = {conf/arc/2008},
  author = {Maciej Wielgosz and Ernest Jamro and Kazimierz Wiatr}
}
@inproceedings{conf/arc/FahmyD10,
  title = {Reconfigurable Polyphase Filter Bank Architecture for Spectrum Sensing},
  pages = {343-350},
  year = {2010},
  booktitle = {ARC},
  doi = {10.1007/978-3-642-12133-3_32},
  crossref = {conf/arc/2010},
  author = {Suhaib A. Fahmy and Linda Doyle}
}
@inproceedings{conf/arc/GuoBF06,
  title = {A Basic Data Routing Model for a Coarse-Grain Reconfigurable Hardware},
  pages = {419-424},
  year = {2006},
  crossref = {conf/arc/2006},
  booktitle = {ARC},
  doi = {10.1007/11802839_50},
  author = {Jie Guo and Gleb Belov and Gerhard Fettweis}
}
@inproceedings{conf/arc/GadkeK08,
  title = {Accelerating Speculative Execution in High-Level Synthesis with Cancel Tokens},
  pages = {183-194},
  year = {2008},
  booktitle = {ARC},
  doi = {10.1007/978-3-540-78610-8_19},
  crossref = {conf/arc/2008},
  author = {Hagen Gädke and Andreas Koch 0001}
}
@inproceedings{conf/arc/TanBC12,
  title = {FPGA Paranoia: Testing Numerical Properties of FPGA Floating Point IP-Cores},
  pages = {290-301},
  year = {2012},
  booktitle = {ARC},
  doi = {10.1007/978-3-642-28365-9_24},
  crossref = {conf/arc/2012},
  author = {Xuan You Tan and David Boland and George A. Constantinides}
}
@inproceedings{conf/arc/TradowskySVDBBB14,
  title = {Towards Dynamic Cache and Bandwidth Invasion},
  pages = {97-107},
  year = {2014},
  booktitle = {ARC},
  doi = {10.1007/978-3-319-05960-0_9},
  crossref = {conf/arc/2014},
  author = {Carsten Tradowsky and Martin Schreiber and Malte Vesper and Ivan Domladovec and Maximilian Braun and Hans-Joachim Bungartz and Jürgen Becker}
}
@inproceedings{conf/arc/GaluzziB08,
  title = {The Instruction-Set Extension Problem: A Survey},
  pages = {207-218},
  year = {2008},
  booktitle = {ARC},
  doi = {10.1007/978-3-540-78610-8_21},
  crossref = {conf/arc/2008},
  author = {Carlo Galuzzi and Koen Bertels}
}
@inproceedings{conf/arc/SioziosMST07,
  title = {Designing Heterogeneous FPGAs with Multiple SBs},
  pages = {91-96},
  year = {2007},
  crossref = {conf/arc/2007},
  booktitle = {ARC},
  doi = {10.1007/978-3-540-71431-6_9},
  author = {Kostas Siozios and Stelios Mamagkakis and Dimitrios Soudris and Antonios Thanailakis}
}
@inproceedings{conf/arc/MoritaW11,
  title = {MEMS Interleaving Read Operation of a Holographic Memory for Optically Reconfigurable Gate Arrays},
  pages = {242-252},
  year = {2011},
  booktitle = {ARC},
  doi = {10.1007/978-3-642-19475-7_25},
  crossref = {conf/arc/2011},
  author = {Hironobu Morita and Minoru Watanabe}
}
@inproceedings{conf/arc/RosDMVP06,
  title = {Real Time Image Processing on a Portable Aid Device for Low Vision Patients},
  pages = {158-163},
  year = {2006},
  crossref = {conf/arc/2006},
  booktitle = {ARC},
  doi = {10.1007/11802839_22},
  author = {Eduardo Ros Vidal and Javier Díaz and Sonia Mota and F. Vargas-Martín and M. D. Peláez-Coca}
}
@inproceedings{conf/arc/SasdrichG14,
  title = {Efficient Elliptic-Curve Cryptography Using Curve25519 on Reconfigurable Devices},
  pages = {25-36},
  year = {2014},
  booktitle = {ARC},
  doi = {10.1007/978-3-319-05960-0_3},
  crossref = {conf/arc/2014},
  author = {Pascal Sasdrich and Tim Güneysu}
}
@inproceedings{conf/arc/InoueAIS09,
  title = {A Novel Local Interconnect Architecture for Variable Grain Logic Cell},
  pages = {97-109},
  year = {2009},
  booktitle = {ARC},
  doi = {10.1007/978-3-642-00641-8_12},
  crossref = {conf/arc/2009},
  author = {Kazuki Inoue and Motoki Amagasaki and Masahiro Iida and Toshinori Sueyoshi}
}
@inproceedings{conf/arc/DuhemML11,
  title = {FaRM: Fast Reconfiguration Manager for Reducing Reconfiguration Time Overhead on FPGA},
  pages = {253-260},
  year = {2011},
  booktitle = {ARC},
  doi = {10.1007/978-3-642-19475-7_26},
  crossref = {conf/arc/2011},
  author = {François Duhem and Fabrice Muller and Philippe Lorenzini}
}
@inproceedings{conf/arc/ZaykovK11,
  title = {Architectural Support for Multithreading on Reconfigurable Hardware},
  pages = {363-374},
  year = {2011},
  booktitle = {ARC},
  doi = {10.1007/978-3-642-19475-7_38},
  crossref = {conf/arc/2011},
  author = {Pavel G. Zaykov and Georgi Kuzmanov}
}
@inproceedings{conf/arc/KenterVP14,
  title = {Partitioning and Vectorizing Binary Applications for a Reconfigurable Vector Computer},
  pages = {144-155},
  year = {2014},
  booktitle = {ARC},
  doi = {10.1007/978-3-319-05960-0_13},
  crossref = {conf/arc/2014},
  author = {Tobias Kenter and Gavin Vaz and Christian Plessl}
}
@inproceedings{conf/arc/PennemanPTS10,
  title = {An FPGA-Based Real-Time Event Sampler},
  pages = {364-371},
  year = {2010},
  booktitle = {ARC},
  doi = {10.1007/978-3-642-12133-3_35},
  crossref = {conf/arc/2010},
  author = {Niels Penneman and Luc Perneel and Martin Timmerman and Bjorn De Sutter}
}
@inproceedings{conf/arc/WatanabeK06,
  title = {A 1, 632 Gate-Count Zero-Overhead Dynamic Optically Reconfigurable Gate Array VLSI},
  pages = {268-273},
  year = {2006},
  crossref = {conf/arc/2006},
  booktitle = {ARC},
  doi = {10.1007/11802839_35},
  author = {Minoru Watanabe and Fuminori Kobayashi}
}
@inproceedings{conf/arc/SioziosSP10,
  title = {A Framework for Enabling Fault Tolerance in Reconfigurable Architectures},
  pages = {257-268},
  year = {2010},
  booktitle = {ARC},
  doi = {10.1007/978-3-642-12133-3_24},
  crossref = {conf/arc/2010},
  author = {Kostas Siozios and Dimitrios Soudris and Dionisios N. Pnevmatikatos}
}
@inproceedings{conf/arc/Sterpone09,
  title = {Timing Driven Placement for Fault Tolerant Circuits Implemented on SRAM-Based FPGAs},
  pages = {85-96},
  year = {2009},
  booktitle = {ARC},
  doi = {10.1007/978-3-642-00641-8_11},
  crossref = {conf/arc/2009},
  author = {Luca Sterpone}
}
@inproceedings{conf/arc/NakaharaSM11,
  title = {A Regular Expression Matching Circuit Based on a Decomposed Automaton},
  pages = {16-28},
  year = {2011},
  booktitle = {ARC},
  doi = {10.1007/978-3-642-19475-7_4},
  crossref = {conf/arc/2011},
  author = {Hiroki Nakahara and Tsutomu Sasao and Munehiro Matsuura}
}
@inproceedings{conf/arc/SingapuraPP15,
  title = {Towards Performance Modeling of 3D Memory Integrated FPGA Architectures},
  pages = {443-450},
  year = {2015},
  booktitle = {ARC},
  doi = {10.1007/978-3-319-16214-0_41},
  crossref = {conf/arc/2015},
  author = {Shreyas G. Singapura and Anand V. Panangadan and Viktor K. Prasanna}
}
@inproceedings{conf/arc/ResendeC15,
  title = {Dual CLEFIA/AES Cipher Core on FPGA},
  pages = {229-240},
  year = {2015},
  booktitle = {ARC},
  doi = {10.1007/978-3-319-16214-0_19},
  crossref = {conf/arc/2015},
  author = {João Carlos Resende and Ricardo Chaves}
}
@inproceedings{conf/arc/MatosRKPCS13,
  title = {Hierarchical and Multiple Switching NoC with Floorplan Based Adaptability},
  pages = {179-184},
  year = {2013},
  booktitle = {ARC},
  doi = {10.1007/978-3-642-36812-7_17},
  crossref = {conf/arc/2013},
  author = {Debora Matos and Cezar Reinbrecht and Márcio Eduardo Kreutz and Gianluca Palermo and Luigi Carro and Altamiro Amadeu Susin}
}
@inproceedings{conf/arc/ChattopadhyayC15,
  title = {A Timing Driven Cycle-Accurate Simulation for Coarse-Grained Reconfigurable Architectures},
  pages = {293-300},
  year = {2015},
  booktitle = {ARC},
  doi = {10.1007/978-3-319-16214-0_24},
  crossref = {conf/arc/2015},
  author = {Anupam Chattopadhyay and Xiaolin Chen}
}
@inproceedings{conf/arc/Takamaeda-Yamazaki15,
  title = {Pyverilog: A Python-Based Hardware Design Processing Toolkit for Verilog HDL},
  pages = {451-460},
  year = {2015},
  booktitle = {ARC},
  doi = {10.1007/978-3-319-16214-0_42},
  crossref = {conf/arc/2015},
  author = {Shinya Takamaeda-Yamazaki}
}
@inproceedings{conf/arc/IshimoriYSOYNAFHO09,
  title = {Pipeline Scheduling with Input Port Constraints for an FPGA-Based Biochemical Simulator},
  pages = {368-373},
  year = {2009},
  booktitle = {ARC},
  doi = {10.1007/978-3-642-00641-8_43},
  crossref = {conf/arc/2009},
  author = {Tomoya Ishimori and Hideki Yamada and Yuichiro Shibata and Yasunori Osana and Masato Yoshimi and Yuri Nishikawa and Hideharu Amano and Akira Funahashi and Noriko Hiroi and Kiyoshi Oguri}
}
@inproceedings{conf/arc/GaluzziB08a,
  title = {A Framework for the Automatic Generation of Instruction-Set Extensions for Reconfigurable Architectures},
  pages = {278-283},
  year = {2008},
  booktitle = {ARC},
  doi = {10.1007/978-3-540-78610-8_29},
  crossref = {conf/arc/2008},
  author = {Carlo Galuzzi and Koen Bertels}
}
@inproceedings{conf/arc/AgisDRCO06,
  title = {Event-Driven Simulation Engine for Spiking Neural Networks on a Chip},
  pages = {36-45},
  year = {2006},
  crossref = {conf/arc/2006},
  booktitle = {ARC},
  doi = {10.1007/11802839_6},
  author = {Rodrigo Agís and Javier Díaz and Eduardo Ros and Richard R. Carrillo and Eva M. Ortigosa}
}
@inproceedings{conf/arc/HiramotoNYN07,
  title = {A Hardware SAT Solver Using Non-chronological Backtracking and Clause Recording Without Overheads},
  pages = {343-349},
  year = {2007},
  crossref = {conf/arc/2007},
  booktitle = {ARC},
  doi = {10.1007/978-3-540-71431-6_32},
  author = {Shinya Hiramoto and Masaki Nakanishi and Shigeru Yamashita and Yasuhiko Nakashima}
}
@inproceedings{conf/arc/FrangiehSAC12,
  title = {A Modular-Based Assembly Framework for Autonomous Reconfigurable Systems},
  pages = {314-319},
  year = {2012},
  booktitle = {ARC},
  doi = {10.1007/978-3-642-28365-9_26},
  crossref = {conf/arc/2012},
  author = {Tannous Frangieh and Richard Stroop and Peter Athanas and Teresa Cervero}
}
@inproceedings{conf/arc/OhLL06,
  title = {Dynamic Partial Reconfigurable FIR Filter Design},
  pages = {30-35},
  year = {2006},
  crossref = {conf/arc/2006},
  booktitle = {ARC},
  doi = {10.1007/11802839_5},
  author = {Yeong-Jae Oh and Hanho Lee and Chong Ho Lee}
}
@inproceedings{conf/arc/Phillips09,
  title = {The Colour of Embedded Computation},
  pages = {3},
  year = {2009},
  booktitle = {ARC},
  doi = {10.1007/978-3-642-00641-8_3},
  crossref = {conf/arc/2009},
  author = {Ian Phillips}
}
@inproceedings{conf/arc/Sotiriou-Xanthopoulos15,
  title = {Evaluation of High-Level Synthesis Techniques for Memory and Datapath Tradeoffs in FPGA Based SoC Architectures},
  pages = {321-330},
  year = {2015},
  booktitle = {ARC},
  doi = {10.1007/978-3-319-16214-0_27},
  crossref = {conf/arc/2015},
  author = {Efstathios Sotiriou-Xanthopoulos and Dionysios Diamantopoulos and George Economakos}
}
@inproceedings{conf/arc/HungGW14,
  title = {Faster FPGA Debug: Efficiently Coupling Trace Instruments with User Circuitry},
  pages = {73-84},
  year = {2014},
  booktitle = {ARC},
  doi = {10.1007/978-3-319-05960-0_7},
  crossref = {conf/arc/2014},
  author = {Eddie Hung and Jeffrey B. Goeders and Steven J. E. Wilton}
}
@inproceedings{conf/arc/SatoK15,
  title = {ArchHDL: A Novel Hardware RTL Design Environment in C++},
  pages = {53-64},
  year = {2015},
  booktitle = {ARC},
  doi = {10.1007/978-3-319-16214-0_5},
  crossref = {conf/arc/2015},
  author = {Shimpei Sato and Kenji Kise}
}
@inproceedings{conf/arc/SkalickyLLLR13,
  title = {Performance Modeling of Pipelined Linear Algebra Architectures on FPGAs},
  pages = {146-153},
  year = {2013},
  booktitle = {ARC},
  doi = {10.1007/978-3-642-36812-7_14},
  crossref = {conf/arc/2013},
  author = {Sam Skalicky and Sonia López and Marcin Lukowiak and James Letendre and Matthew Ryan}
}
@inproceedings{conf/arc/NunezTLMHBL13,
  title = {High Level FPGA Modeling of an JPEG Encoder},
  pages = {224},
  year = {2013},
  booktitle = {ARC},
  doi = {10.1007/978-3-642-36812-7_27},
  crossref = {conf/arc/2013},
  author = {Gabriel Nunez and Evan Tsai and Airs Lin and Aleksander Milshteyn and Garth Herman and Helen Boussalis and Charles Liu}
}
@inproceedings{conf/arc/FanCW12,
  title = {R-NoC: An Efficient Packet-Switched Reconfigurable Networks-on-Chip},
  pages = {365-371},
  year = {2012},
  booktitle = {ARC},
  doi = {10.1007/978-3-642-28365-9_33},
  crossref = {conf/arc/2012},
  author = {Hongbing Fan and Yue-Ang Chen and Yu-Liang Wu}
}
@inproceedings{conf/arc/MarconiLBG10,
  title = {3D Compaction: A Novel Blocking-Aware Algorithm for Online Hardware Task Scheduling and Placement on 2D Partially Reconfigurable Devices},
  pages = {194-206},
  year = {2010},
  booktitle = {ARC},
  doi = {10.1007/978-3-642-12133-3_19},
  crossref = {conf/arc/2010},
  author = {Thomas Marconi and Yi Lu 0004 and Koen Bertels and Georgi Gaydadjiev}
}
@inproceedings{conf/arc/PiedadeS06,
  title = {Configurable Embedded Core for Controlling Electro-Mechanical Systems},
  pages = {18-23},
  year = {2006},
  crossref = {conf/arc/2006},
  booktitle = {ARC},
  doi = {10.1007/11802839_3},
  author = {Rodrigo Piedade and Leonel Sousa}
}
@inproceedings{conf/arc/SakiyamaMBPV06,
  title = {Reconfigurable Modular Arithmetic Logic Unit for High-Performance Public-Key Cryptosystems},
  pages = {347-357},
  year = {2006},
  crossref = {conf/arc/2006},
  booktitle = {ARC},
  doi = {10.1007/11802839_43},
  author = {Kazuo Sakiyama and Nele Mentens and Lejla Batina and Bart Preneel and Ingrid Verbauwhede}
}
@inproceedings{conf/arc/KanamaruKYY09,
  title = {Tile-Based Fault Tolerant Approach Using Partial Reconfiguration},
  pages = {293-299},
  year = {2009},
  booktitle = {ARC},
  doi = {10.1007/978-3-642-00641-8_31},
  crossref = {conf/arc/2009},
  author = {Atsuhiro Kanamaru and Hiroyuki Kawai and Yoshiki Yamaguchi and Morisothi Yasunaga}
}
@inproceedings{conf/arc/ZhouMH09,
  title = {Improving Throughput of AES-GCM with Pipelined Karatsuba Multipliers on FPGAs},
  pages = {193-203},
  year = {2009},
  booktitle = {ARC},
  doi = {10.1007/978-3-642-00641-8_20},
  crossref = {conf/arc/2009},
  author = {Gang Zhou and Harald Michalik and László Hinsenkamp}
}
@inproceedings{conf/arc/PanM10,
  title = {A Reconfigurable Implementation of the Tate Pairing Computation over GF(2m)},
  pages = {80-91},
  year = {2010},
  booktitle = {ARC},
  doi = {10.1007/978-3-642-12133-3_10},
  crossref = {conf/arc/2010},
  author = {Weibo Pan and William P. Marnane}
}
@inproceedings{conf/arc/Hartenstein08,
  title = {The von Neumann Syndrome and the CS Education Dilemma},
  pages = {3},
  year = {2008},
  booktitle = {ARC},
  doi = {10.1007/978-3-540-78610-8_3},
  crossref = {conf/arc/2008},
  author = {Reiner W. Hartenstein}
}
@inproceedings{conf/arc/FerreiraDVTC09,
  title = {On Simplifying Placement and Routing by Extending Coarse-Grained Reconfigurable Arrays with Omega Networks},
  pages = {145-156},
  year = {2009},
  booktitle = {ARC},
  doi = {10.1007/978-3-642-00641-8_16},
  crossref = {conf/arc/2009},
  author = {Ricardo S. Ferreira and Alex Damiany and Julio C. Goldner Vendramini and Tiago Teixeira and João M. P. Cardoso}
}
@inproceedings{conf/arc/YazdaniCP08,
  title = {Programming Reconfigurable Decoupled Application Control Accelerator For Mobile Systems},
  pages = {15-26},
  year = {2008},
  booktitle = {ARC},
  doi = {10.1007/978-3-540-78610-8_5},
  crossref = {conf/arc/2008},
  author = {Samar Yazdani and Joel Cambonie and Bernard Pottier}
}
@inproceedings{conf/arc/SinghG08,
  title = {Synthesizing FPGA Circuits from Parallel Programs},
  pages = {1},
  year = {2008},
  booktitle = {ARC},
  doi = {10.1007/978-3-540-78610-8_1},
  crossref = {conf/arc/2008},
  author = {Satnam Singh and David J. Greaves}
}
@inproceedings{conf/arc/ButlerS13,
  title = {Hardware Index to Set Partition Converter},
  pages = {72-83},
  year = {2013},
  booktitle = {ARC},
  doi = {10.1007/978-3-642-36812-7_7},
  crossref = {conf/arc/2013},
  author = {Jon T. Butler and Tsutomu Sasao}
}
@inproceedings{conf/arc/VansteenkisteBS12,
  title = {A Connection Router for the Dynamic Reconfiguration of FPGAs},
  pages = {357-364},
  year = {2012},
  booktitle = {ARC},
  doi = {10.1007/978-3-642-28365-9_32},
  crossref = {conf/arc/2012},
  author = {Elias Vansteenkiste and Karel Bruneel and Dirk Stroobandt}
}
@proceedings{conf/arc/2009,
  editor = {Jürgen Becker},
  editor = {Roger F. Woods},
  editor = {Peter M. Athanas},
  editor = {Fearghal Morgan},
  title = {Reconfigurable Computing: Architectures, Tools and Applications, 5th International Workshop, ARC 2009, Karlsruhe, Germany, March 16-18, 2009. Proceedings},
  volume = {5453},
  year = {2009},
  doi = {10.1007/978-3-642-00641-8},
  isbn = {978-3-642-00640-1},
  booktitle = {ARC},
  series = {Lecture Notes in Computer Science},
  publisher = {Springer},
  author = {}
}
@inproceedings{conf/arc/LuMBG09,
  title = {Online Task Scheduling for the FPGA-Based Partially Reconfigurable Systems},
  pages = {216-230},
  year = {2009},
  booktitle = {ARC},
  doi = {10.1007/978-3-642-00641-8_22},
  crossref = {conf/arc/2009},
  author = {Yi Lu 0004 and Thomas Marconi and Koen Bertels and Georgi Gaydadjiev}
}
@inproceedings{conf/arc/OrtigosaCRDM06,
  title = {Towards an Optimal Implementation of MLP in FPGA},
  pages = {46-51},
  year = {2006},
  crossref = {conf/arc/2006},
  booktitle = {ARC},
  doi = {10.1007/11802839_7},
  author = {Eva M. Ortigosa and Antonio Cañas and R. Rodríguez and Javier Díaz and Sonia Mota}
}
@inproceedings{conf/arc/GiakoumakisCDP15,
  title = {Acceleration of Data Streaming Classification using Reconfigurable Technology},
  pages = {357-364},
  year = {2015},
  booktitle = {ARC},
  doi = {10.1007/978-3-319-16214-0_31},
  crossref = {conf/arc/2015},
  author = {Pavlos Giakoumakis and Grigorios Chrysos and Apostolos Dollas and Ioannis Papaefstathiou}
}
@inproceedings{conf/arc/SetoW10,
  title = {MEMS Dynamic Optically Reconfigurable Gate Array Usable under a Space Radiation Environment},
  pages = {134-144},
  year = {2010},
  booktitle = {ARC},
  doi = {10.1007/978-3-642-12133-3_14},
  crossref = {conf/arc/2010},
  author = {Daisaku Seto and Minoru Watanabe}
}
@inproceedings{conf/arc/HannigRDT08,
  title = {PARO: Synthesis of Hardware Accelerators for Multi-Dimensional Dataflow-Intensive Applications},
  pages = {284-289},
  year = {2008},
  booktitle = {ARC},
  doi = {10.1007/978-3-540-78610-8_30},
  crossref = {conf/arc/2008},
  author = {Frank Hannig and Holger Ruckdeschel and Hritam Dutta and Jürgen Teich}
}
@inproceedings{conf/arc/FiguliTMSSSSB15,
  title = {A Novel Concept for Adaptive Signal Processing on Reconfigurable Hardware},
  pages = {311-320},
  year = {2015},
  booktitle = {ARC},
  doi = {10.1007/978-3-319-16214-0_26},
  crossref = {conf/arc/2015},
  author = {Peter Figuli and Carsten Tradowsky and Jose Martinez and Harry Sidiropoulos and Kostas Siozios and Holger Stenschke and Dimitrios Soudris and Jürgen Becker}
}
@inproceedings{conf/arc/GrandBGGD11,
  title = {Design and Implementation of a Multi-Core Crypto-Processor for Software Defined Radios},
  pages = {29-40},
  year = {2011},
  booktitle = {ARC},
  doi = {10.1007/978-3-642-19475-7_5},
  crossref = {conf/arc/2011},
  author = {Michael Grand and Lilian Bossuet and Bertrand Le Gal and Guy Gogniat and Dominique Dallet}
}
@inproceedings{conf/arc/HappeLP09,
  title = {A Multithreaded Framework for Sequential Monte Carlo Methods on CPU/FPGA Platforms},
  pages = {380-385},
  year = {2009},
  booktitle = {ARC},
  doi = {10.1007/978-3-642-00641-8_45},
  crossref = {conf/arc/2009},
  author = {Markus Happe and Enno Lübbers and Marco Platzner}
}
@inproceedings{conf/arc/DaleSKLHS06,
  title = {Applications of Small-Scale Reconfigurability to Graphics Processors},
  pages = {99-108},
  year = {2006},
  crossref = {conf/arc/2006},
  booktitle = {ARC},
  doi = {10.1007/11802839_14},
  author = {Kevin Dale and Jeremy W. Sheaffer and Vinu Vijay Kumar and David P. Luebke and Greg Humphreys and Kevin Skadron}
}
@inproceedings{conf/arc/VassiliadisTN06,
  title = {Enhancing a Reconfigurable Instruction Set Processor with Partial Predication and Virtual Opcode Support},
  pages = {217-229},
  year = {2006},
  crossref = {conf/arc/2006},
  booktitle = {ARC},
  doi = {10.1007/11802839_30},
  author = {Nikolaos Vassiliadis and George Theodoridis and Spiridon Nikolaidis}
}
@inproceedings{conf/arc/NduG12,
  title = {Boosting Single Thread Performance in Mobile Processors via Reconfigurable Acceleration},
  pages = {114-125},
  year = {2012},
  booktitle = {ARC},
  doi = {10.1007/978-3-642-28365-9_10},
  crossref = {conf/arc/2012},
  author = {Geoffrey Ndu and Jim D. Garside}
}
@inproceedings{conf/arc/DorozS12,
  title = {Constructing Cluster of Simple FPGA Boards for Cryptologic Computations},
  pages = {320-328},
  year = {2012},
  booktitle = {ARC},
  doi = {10.1007/978-3-642-28365-9_27},
  crossref = {conf/arc/2012},
  author = {Yarkin Doröz and Erkay Savas}
}
@inproceedings{conf/arc/UmurogluJ15,
  title = {A Vector Caching Scheme for Streaming FPGA SpMV Accelerators},
  pages = {15-26},
  year = {2015},
  booktitle = {ARC},
  doi = {10.1007/978-3-319-16214-0_2},
  crossref = {conf/arc/2015},
  author = {Yaman Umuroglu and Magnus Jahre}
}
@inproceedings{conf/arc/BaiAG14,
  title = {Accelerating Heap-Based Priority Queue in Image Coding Application Using Parallel Index-Aware Tree Access},
  pages = {37-48},
  year = {2014},
  booktitle = {ARC},
  doi = {10.1007/978-3-319-05960-0_4},
  crossref = {conf/arc/2014},
  author = {Yuhui Bai and Syed Zahid Ahmed and Bertrand Granado}
}
@inproceedings{conf/arc/RaptopoulosXS15,
  title = {Reconfigurable Computing for Analytics Acceleration of Big Bio-Data: The AEGLE Approach},
  pages = {531-541},
  year = {2015},
  booktitle = {ARC},
  doi = {10.1007/978-3-319-16214-0_49},
  crossref = {conf/arc/2015},
  author = {Andreas Raptopoulos and Sotirios Xydis and Dimitrios Soudris}
}
@inproceedings{conf/arc/HamasakiDSO14,
  title = {FPGA Implementation of a Video Based Abnormal Action Detection System with Real-Time Cubic Higher Order Local Auto-Correlation Analysis},
  pages = {191-196},
  year = {2014},
  booktitle = {ARC},
  doi = {10.1007/978-3-319-05960-0_17},
  crossref = {conf/arc/2014},
  author = {Kaoru Hamasaki and Keisuke Dohi and Yuichiro Shibata and Kiyoshi Oguri}
}
@inproceedings{conf/arc/MoyaRMVMAGRRVNL09,
  title = {SORU: A Reconfigurable Vector Unit for Adaptable Embedded Systems},
  pages = {255-260},
  year = {2009},
  booktitle = {ARC},
  doi = {10.1007/978-3-642-00641-8_25},
  crossref = {conf/arc/2009},
  author = {José Manuel Moya and Javier Rodríguez Escolar and Julio Martín and Juan Carlos Vallejo and Pedro Malagón and Álvaro Araujo and Juan-Mariano de Goyeneche and Agustín Rubio and Elena Romero and Daniel Villanueva and Octavio Nieto-Taladriz and Carlos A. López-Barrio}
}
@inproceedings{conf/arc/DasP11,
  title = {A Compact Gaussian Random Number Generator for Small Word Lengths},
  pages = {88-93},
  year = {2011},
  booktitle = {ARC},
  doi = {10.1007/978-3-642-19475-7_10},
  crossref = {conf/arc/2011},
  author = {Subhasis Das and Sachin Patkar}
}
@inproceedings{conf/arc/DurelliCDKMPPPSB14,
  title = {SAVE: Towards Efficient Resource Management in Heterogeneous System Architectures},
  pages = {337-344},
  year = {2014},
  booktitle = {ARC},
  doi = {10.1007/978-3-319-05960-0_38},
  crossref = {conf/arc/2014},
  author = {Gianluca Durelli and Marcello Coppola and Karim Djafarian and George Kornaros and Antonio Miele and Michele Paolino and Oliver Pell and Christian Plessl and Marco D. Santambrogio and Cristiana Bolchini}
}
@inproceedings{conf/arc/BeckRGC08,
  title = {Run-time Adaptable Architectures for Heterogeneous Behavior Embedded Systems},
  pages = {111-123},
  year = {2008},
  booktitle = {ARC},
  doi = {10.1007/978-3-540-78610-8_13},
  crossref = {conf/arc/2008},
  author = {Antonio Carlos Schneider Beck and Mateus B. Rutzig and Georgi Gaydadjiev and Luigi Carro}
}
@inproceedings{conf/arc/Torres-HuitzilGG07,
  title = {Hardware/Software Codesign for Embedded Implementation of Neural Networks},
  pages = {167-178},
  year = {2007},
  crossref = {conf/arc/2007},
  booktitle = {ARC},
  doi = {10.1007/978-3-540-71431-6_16},
  author = {Cesar Torres-Huitzil and Bernard Girau and Adrien Gauffriau}
}
@inproceedings{conf/arc/MeisnerP14,
  title = {Thread Shadowing: Using Dynamic Redundancy on Hybrid Multi-cores for Error Detection},
  pages = {283-290},
  year = {2014},
  booktitle = {ARC},
  doi = {10.1007/978-3-319-05960-0_30},
  crossref = {conf/arc/2014},
  author = {Sebastian Meisner and Marco Platzner}
}
@inproceedings{conf/arc/KahoulCSC09,
  title = {Heterogeneous Architecture Exploration: Analysis vs. Parameter Sweep},
  pages = {133-144},
  year = {2009},
  booktitle = {ARC},
  doi = {10.1007/978-3-642-00641-8_15},
  crossref = {conf/arc/2009},
  author = {Asma Kahoul and George A. Constantinides and Alastair M. Smith and Peter Y. K. Cheung}
}
@inproceedings{conf/arc/AvakianAV12,
  title = {Reconfigurable Multicore Architecture for Dynamic Processor Reallocation},
  pages = {329-334},
  year = {2012},
  booktitle = {ARC},
  doi = {10.1007/978-3-642-28365-9_28},
  crossref = {conf/arc/2012},
  author = {Annie Avakian and Natwar Agrawal and Ranga Vemuri}
}
@inproceedings{conf/arc/FazlaliFZZ09,
  title = {A New Datapath Merging Method for Reconfigurable System},
  pages = {157-168},
  year = {2009},
  booktitle = {ARC},
  doi = {10.1007/978-3-642-00641-8_17},
  crossref = {conf/arc/2009},
  author = {Mahmood Fazlali and Mohammad K. Fallah and Mahdy Zolghadr and Ali Zakerolhosseini}
}
@inproceedings{conf/arc/DziurzanskiM08,
  title = {Stream Transfer Balancing Scheme Utilizing Multi-Path Routing in Networks on Chip},
  pages = {290-295},
  year = {2008},
  booktitle = {ARC},
  doi = {10.1007/978-3-540-78610-8_31},
  crossref = {conf/arc/2008},
  author = {Piotr Dziurzanski and Tomasz Maka}
}
@inproceedings{conf/arc/FukudaKIFFAM13,
  title = {C-Based Adaptive Stream Processing on Dynamically Reconfigurable Hardware: A Case Study on Window Join},
  pages = {220},
  year = {2013},
  booktitle = {ARC},
  doi = {10.1007/978-3-642-36812-7_23},
  crossref = {conf/arc/2013},
  author = {Eric Shun Fukuda and Hideyuki Kawashima and Hiroaki Inoue and Taro Fujii and Koichiro Furuta and Tetsuya Asai and Masato Motomura}
}
@inproceedings{conf/arc/LinC08,
  title = {Neuromolecularware -- A Bio-inspired Evolvable Hardware and Its Application to Medical Diagnosis},
  pages = {320-325},
  year = {2008},
  booktitle = {ARC},
  doi = {10.1007/978-3-540-78610-8_36},
  crossref = {conf/arc/2008},
  author = {Yo-Hsien Lin and Jong-Chen Chen}
}
@inproceedings{conf/arc/UsuiKK15,
  title = {A Challenge of Portable and High-Speed FPGA Accelerator},
  pages = {383-392},
  year = {2015},
  booktitle = {ARC},
  doi = {10.1007/978-3-319-16214-0_34},
  crossref = {conf/arc/2015},
  author = {Takuma Usui and Ryohei Kobayashi and Kenji Kise}
}
@inproceedings{conf/arc/MuhlbachK11,
  title = {NetStage/DPR: A Self-adaptable FPGA Platform for Application-Level Network Security},
  pages = {328-339},
  year = {2011},
  booktitle = {ARC},
  doi = {10.1007/978-3-642-19475-7_35},
  crossref = {conf/arc/2011},
  author = {Sascha Mühlbach and Andreas Koch 0001}
}
@inproceedings{conf/arc/BoesenSM10,
  title = {Feasibility Study of a Self-healing Hardware Platform},
  pages = {29-41},
  year = {2010},
  booktitle = {ARC},
  doi = {10.1007/978-3-642-12133-3_6},
  crossref = {conf/arc/2010},
  author = {Michael Reibel Boesen and Pascal Schleuniger and Jan Madsen}
}
@inproceedings{conf/arc/BonatoMC08,
  title = {A Parallel Hardware Architecture for Image Feature Detection},
  pages = {136-147},
  year = {2008},
  booktitle = {ARC},
  doi = {10.1007/978-3-540-78610-8_15},
  crossref = {conf/arc/2008},
  author = {Vanderlei Bonato and Eduardo Marques and George A. Constantinides}
}
@inproceedings{conf/arc/MoghaddamBP15,
  title = {Partial Reconfiguration for Dynamic Mapping of Task Graphs onto 2D Mesh Platform},
  pages = {373-382},
  year = {2015},
  booktitle = {ARC},
  doi = {10.1007/978-3-319-16214-0_33},
  crossref = {conf/arc/2015},
  author = {Mansureh Shahraki Moghaddam and M. Balakrishnan and Kolin Paul}
}
@inproceedings{conf/arc/TsoutsourasXSL15,
  title = {SWAN-iCARE Project: On the Efficiency of FPGAs Emulating Wearable Medical Devices for Wound Management and Monitoring},
  pages = {499-510},
  year = {2015},
  booktitle = {ARC},
  doi = {10.1007/978-3-319-16214-0_46},
  crossref = {conf/arc/2015},
  author = {Vasileios Tsoutsouras and Sotirios Xydis and Dimitrios Soudris and Leonidas Lymperopoulos}
}
@inproceedings{conf/arc/SeoK06,
  title = {A New VLSI Architecture of Lifting-Based DWT},
  pages = {146-151},
  year = {2006},
  crossref = {conf/arc/2006},
  booktitle = {ARC},
  doi = {10.1007/11802839_20},
  author = {Young-Ho Seo and Dong-Wook Kim}
}
@inproceedings{conf/arc/SchleunigerK14,
  title = {A Synthesizable Multicore Platform for Microwave Imaging},
  pages = {197-204},
  year = {2014},
  booktitle = {ARC},
  doi = {10.1007/978-3-319-05960-0_18},
  crossref = {conf/arc/2014},
  author = {Pascal Schleuniger and Sven Karlsson}
}
@inproceedings{conf/arc/PenaRDCL15,
  title = {Run-Time Partial Reconfiguration Simulation Framework Based on Dynamically Loadable Components},
  pages = {153-164},
  year = {2015},
  booktitle = {ARC},
  doi = {10.1007/978-3-319-16214-0_13},
  crossref = {conf/arc/2015},
  author = {Xerach Peña and Fernando Rincón and Julio Dondo and Julian Caba and Juan Carlos López}
}
@inproceedings{conf/arc/LoT08,
  title = {Highly Space Efficient Counters for Perl Compatible Regular Expressions in FPGAs},
  pages = {51-62},
  year = {2008},
  booktitle = {ARC},
  doi = {10.1007/978-3-540-78610-8_8},
  crossref = {conf/arc/2008},
  author = {Chia-Tien Dan Lo and Yi-Gang Tai}
}
@inproceedings{conf/arc/JaiswalC12,
  title = {High Performance Reconfigurable Architecture for Double Precision Floating Point Division},
  pages = {302-313},
  year = {2012},
  booktitle = {ARC},
  doi = {10.1007/978-3-642-28365-9_25},
  crossref = {conf/arc/2012},
  author = {Manish Kumar Jaiswal and Ray C. C. Cheung}
}
@inproceedings{conf/arc/HeyrmanPCVBP06,
  title = {Energy Consumption for Transport of Control Information on a Segmented Software-Controlled Communication Architecture},
  pages = {52-58},
  year = {2006},
  crossref = {conf/arc/2006},
  booktitle = {ARC},
  doi = {10.1007/11802839_8},
  author = {Kris Heyrman and Antonis Papanikolaou and Francky Catthoor and Peter Veelaert and Koen De Bosschere and Wilfried Philips}
}
@inproceedings{conf/arc/DevosMS10,
  title = {Towards a Tighter Integration of Generated and Custom-Made Hardware},
  pages = {426-434},
  year = {2010},
  booktitle = {ARC},
  doi = {10.1007/978-3-642-12133-3_44},
  crossref = {conf/arc/2010},
  author = {Harald Devos and Wim Meeus and Dirk Stroobandt}
}
@inproceedings{conf/arc/SaiprasertBC08,
  title = {Multivariate Gaussian Random Number Generator Targeting Specific Resource Utilization in an FPGA},
  pages = {231-242},
  year = {2008},
  booktitle = {ARC},
  doi = {10.1007/978-3-540-78610-8_23},
  crossref = {conf/arc/2008},
  author = {Chalermpol Saiprasert and Christos-Savvas Bouganis and George A. Constantinides}
}
@inproceedings{conf/arc/BolandC10,
  title = {Optimising Memory Bandwidth Use for Matrix-Vector Multiplication in Iterative Methods},
  pages = {169-181},
  year = {2010},
  booktitle = {ARC},
  doi = {10.1007/978-3-642-12133-3_17},
  crossref = {conf/arc/2010},
  author = {David Boland and George A. Constantinides}
}
@inproceedings{conf/arc/StottingerBH10,
  title = {Virtualization within a Parallel Array of Homogeneous Processing Units},
  pages = {17-28},
  year = {2010},
  booktitle = {ARC},
  doi = {10.1007/978-3-642-12133-3_5},
  crossref = {conf/arc/2010},
  author = {Marc Stöttinger and Alexander Biedermann and Sorin Alexander Huss}
}
@inproceedings{conf/arc/PnevmatikatosBBGLPPPPPSSS14,
  title = {Effective Reconfigurable Design: The FASTER Approach},
  pages = {318-323},
  year = {2014},
  booktitle = {ARC},
  doi = {10.1007/978-3-319-05960-0_35},
  crossref = {conf/arc/2014},
  author = {Dionisios N. Pnevmatikatos and Tobias Becker and Andreas Brokalakis and Georgi Nedeltchev Gaydadjiev and Wayne Luk and Kyprianos Papadimitriou and Ioannis Papaefstathiou and Danilo Pau and Oliver Pell and Christian Pilato and Marco D. Santambrogio and Donatella Sciuto and Dirk Stroobandt}
}
@inproceedings{conf/arc/LiuLKJ11,
  title = {FPGA-Based Cherenkov Ring Recognition in Nuclear and Particle Physics Experiments},
  pages = {169-180},
  year = {2011},
  booktitle = {ARC},
  doi = {10.1007/978-3-642-19475-7_19},
  crossref = {conf/arc/2011},
  author = {Ming Liu and Zhonghai Lu and Wolfgang Kuehn and Axel Jantsch}
}
@inproceedings{conf/arc/Strauch15,
  title = {The Effects of System Hyper Pipelining on Three Computational Benchmarks Using FPGAs},
  pages = {280-290},
  year = {2015},
  booktitle = {ARC},
  doi = {10.1007/978-3-319-16214-0_23},
  crossref = {conf/arc/2015},
  author = {Tobias Strauch}
}
@inproceedings{conf/arc/WangSY12,
  title = {Domain-Specific Language and Compiler for Stencil Computation on FPGA-Based Systolic Computational-Memory Array},
  pages = {26-39},
  year = {2012},
  booktitle = {ARC},
  doi = {10.1007/978-3-642-28365-9_3},
  crossref = {conf/arc/2012},
  author = {Luzhou Wang and Kentaro Sano and Satoru Yamamoto}
}
@inproceedings{conf/arc/SingarajuC11,
  title = {Active Storage Networks for Accelerating K-Means Data Clustering},
  pages = {102-109},
  year = {2011},
  booktitle = {ARC},
  doi = {10.1007/978-3-642-19475-7_12},
  crossref = {conf/arc/2011},
  author = {Janardhan Singaraju and John A. Chandy}
}
@inproceedings{conf/arc/EcheverriaTLL08,
  title = {An FPGA run-time parameterisable Log-Normal Random Number Generator},
  pages = {219-230},
  year = {2008},
  booktitle = {ARC},
  doi = {10.1007/978-3-540-78610-8_22},
  crossref = {conf/arc/2008},
  author = {Pedro Echeverría and David B. Thomas and Marisa López-Vallejo and Wayne Luk}
}
@inproceedings{conf/arc/MingasB12,
  title = {Parallel Tempering MCMC Acceleration Using Reconfigurable Hardware},
  pages = {227-238},
  year = {2012},
  booktitle = {ARC},
  doi = {10.1007/978-3-642-28365-9_19},
  crossref = {conf/arc/2012},
  author = {Grigorios Mingas and Christos-Savvas Bouganis}
}
@inproceedings{conf/arc/Knittel07,
  title = {A Compact Shader for FPGA-Based Volume Rendering Accelerators},
  pages = {271-282},
  year = {2007},
  crossref = {conf/arc/2007},
  booktitle = {ARC},
  doi = {10.1007/978-3-540-71431-6_25},
  author = {Günter Knittel}
}
@inproceedings{conf/arc/SureshGBN06,
  title = {Automatic Compilation Framework for Bloom Filter Based Intrusion Detection},
  pages = {413-418},
  year = {2006},
  crossref = {conf/arc/2006},
  booktitle = {ARC},
  doi = {10.1007/11802839_49},
  author = {Dinesh C. Suresh and Zhi Guo and Betul Buyukkurt and Walid A. Najjar}
}
@inproceedings{conf/arc/IdalgoM08,
  title = {DNA Physical Mapping on a Reconfigurable Platform},
  pages = {27-38},
  year = {2008},
  booktitle = {ARC},
  doi = {10.1007/978-3-540-78610-8_6},
  crossref = {conf/arc/2008},
  author = {Adriano Idalgo and Nahri Moreano}
}
@inproceedings{conf/arc/Krishnamurthy10,
  title = {High-Performance Energy-Efficient Reconfigurable Accelerators/Co-processors for Tera-Scale Multi-core Microprocessors},
  pages = {1},
  year = {2010},
  booktitle = {ARC},
  doi = {10.1007/978-3-642-12133-3_1},
  crossref = {conf/arc/2010},
  author = {Ram Krishnamurthy}
}
@inproceedings{conf/arc/LokeH12,
  title = {A Routing Architecture for FPGAs with Dual-VT Switch Box and Logic Clusters},
  pages = {174-186},
  year = {2012},
  booktitle = {ARC},
  doi = {10.1007/978-3-642-28365-9_15},
  crossref = {conf/arc/2012},
  author = {Wei Ting Loke and Yajun Ha}
}
@inproceedings{conf/arc/LannBC11,
  title = {The Krawczyk Algorithm: Rigorous Bounds for Linear Equation Solution on an FPGA},
  pages = {287-295},
  year = {2011},
  booktitle = {ARC},
  doi = {10.1007/978-3-642-19475-7_31},
  crossref = {conf/arc/2011},
  author = {Christophe Le Lann and David Boland and George A. Constantinides}
}
@inproceedings{conf/arc/ZhouLM12,
  title = {Complexity Analysis of Finite Field Digit Serial Multipliers on FPGAs},
  pages = {126-137},
  year = {2012},
  booktitle = {ARC},
  doi = {10.1007/978-3-642-28365-9_11},
  crossref = {conf/arc/2012},
  author = {Gang Zhou and Li Li 0027 and Harald Michalik}
}
@inproceedings{conf/arc/BomelGD08,
  title = {A Networked, Lightweight and Partially Reconfigurable Platform},
  pages = {314-319},
  year = {2008},
  booktitle = {ARC},
  doi = {10.1007/978-3-540-78610-8_35},
  crossref = {conf/arc/2008},
  author = {Pierre Bomel and Guy Gogniat and Jean-Philippe Diguet}
}
@inproceedings{conf/arc/NgouangaSTGSS06,
  title = {Run-Time Resources Management on Coarse Grained, Packet-Switching Reconfigurable Architecture: A Case Study Through the APACHES' Platform},
  pages = {134-145},
  year = {2006},
  crossref = {conf/arc/2006},
  booktitle = {ARC},
  doi = {10.1007/11802839_19},
  author = {Alex Ngouanga and Gilles Sassatelli and Lionel Torres and Thierry Gil and André Borin Suarez and Altamiro Amadeu Susin}
}
@proceedings{conf/arc/2012,
  editor = {Oliver C. S. Choy},
  editor = {Ray C. C. Cheung},
  editor = {Peter M. Athanas},
  editor = {Kentaro Sano},
  title = {Reconfigurable Computing: Architectures, Tools and Applications - 8th International Symposium, ARC 2012, Hong Kong, China, March 19-23, 2012. Proceedings},
  volume = {7199},
  year = {2012},
  publisher = {Springer},
  series = {Lecture Notes in Computer Science},
  doi = {10.1007/978-3-642-28365-9},
  isbn = {978-3-642-28364-2},
  booktitle = {ARC},
  author = {}
}
@inproceedings{conf/arc/LitzFB09,
  title = {A HyperTransport 3 Physical Layer Interface for FPGAs},
  pages = {4-14},
  year = {2009},
  booktitle = {ARC},
  doi = {10.1007/978-3-642-00641-8_4},
  crossref = {conf/arc/2009},
  author = {Heiner Litz and Holger Fröning and Ulrich Brüning}
}
@inproceedings{conf/arc/Poznanovic06,
  title = {The Emergence of Non-von Neumann Processors},
  pages = {243-254},
  year = {2006},
  crossref = {conf/arc/2006},
  booktitle = {ARC},
  doi = {10.1007/11802839_32},
  author = {Daniel S. Poznanovic}
}
@inproceedings{conf/arc/YusufLSO06,
  title = {UNITE: Uniform Hardware-Based Network Intrusion deTection Engine},
  pages = {389-400},
  year = {2006},
  crossref = {conf/arc/2006},
  booktitle = {ARC},
  doi = {10.1007/11802839_47},
  author = {Sherif Yusuf and Wayne Luk and M. K. N. Szeto and William G. Osborne}
}
@inproceedings{conf/arc/DiazRMC07,
  title = {Image Processing Architecture for Local Features Computation},
  pages = {259-270},
  year = {2007},
  crossref = {conf/arc/2007},
  booktitle = {ARC},
  doi = {10.1007/978-3-540-71431-6_24},
  author = {Javier Díaz and Eduardo Ros and Sonia Mota and Richard R. Carrillo}
}
@inproceedings{conf/arc/Hassoun09,
  title = {Resiliency in Elemental Computing},
  pages = {2},
  year = {2009},
  booktitle = {ARC},
  doi = {10.1007/978-3-642-00641-8_2},
  crossref = {conf/arc/2009},
  author = {Joseph Hassoun}
}
@inproceedings{conf/arc/YamaguchiTL11,
  title = {FPGA-Based Smith-Waterman Algorithm: Analysis and Novel Design},
  pages = {181-192},
  year = {2011},
  booktitle = {ARC},
  doi = {10.1007/978-3-642-19475-7_20},
  crossref = {conf/arc/2011},
  author = {Yoshiki Yamaguchi and Kuen Hung Tsoi and Wayne Luk}
}
@inproceedings{conf/arc/LepistoTO06,
  title = {Design Exploration of a Video Pre-processor for an FPGA Based SoC},
  pages = {87-92},
  year = {2006},
  crossref = {conf/arc/2006},
  booktitle = {ARC},
  doi = {10.1007/11802839_12},
  author = {Niklas Lepistö and Benny Thörnberg and Mattias O'Nils}
}
@inproceedings{conf/arc/DarouichGL10,
  title = {A Reconfigurable Disparity Engine for Stereovision in Advanced Driver Assistance Systems},
  pages = {306-317},
  year = {2010},
  booktitle = {ARC},
  doi = {10.1007/978-3-642-12133-3_28},
  crossref = {conf/arc/2010},
  author = {Mehdi Darouich and Stéphane Guyetant and Dominique Lavenier}
}
@inproceedings{conf/arc/YunL09,
  title = {Regular Expression Pattern Matching Supporting Constrained Repetitions},
  pages = {300-305},
  year = {2009},
  booktitle = {ARC},
  doi = {10.1007/978-3-642-00641-8_32},
  crossref = {conf/arc/2009},
  author = {SangKyun Yun and KyuHee Lee}
}
@inproceedings{conf/arc/Shoufan10,
  title = {An FPGA Accelerator for Hash Tree Generation in the Merkle Signature Scheme},
  pages = {145-156},
  year = {2010},
  booktitle = {ARC},
  doi = {10.1007/978-3-642-12133-3_15},
  crossref = {conf/arc/2010},
  author = {Abdulhadi Shoufan}
}
@inproceedings{conf/arc/WangLZSZ14,
  title = {Instruction Extension and Generation for Adaptive Processors},
  pages = {306-311},
  year = {2014},
  booktitle = {ARC},
  doi = {10.1007/978-3-319-05960-0_33},
  crossref = {conf/arc/2014},
  author = {Chao Wang and Xi Li and Huizhen Zhang and Liang Shi and Xuehai Zhou}
}
@inproceedings{conf/arc/BravoJMLM06,
  title = {Architecture Based on FPGA's for Real-Time Image Processing},
  pages = {152-157},
  year = {2006},
  crossref = {conf/arc/2006},
  booktitle = {ARC},
  doi = {10.1007/11802839_21},
  author = {Ignacio Bravo Munoz and Pedro Jiménez and Manuel Mazo and José Luis Lázaro and Ernesto Martín Gorostiza}
}
@inproceedings{conf/arc/RafiqueKC12,
  title = {A High Throughput FPGA-Based Implementation of the Lanczos Method for the Symmetric Extremal Eigenvalue Problem},
  pages = {239-250},
  year = {2012},
  booktitle = {ARC},
  doi = {10.1007/978-3-642-28365-9_20},
  crossref = {conf/arc/2012},
  author = {Abid Rafique and Nachiket Kapre and George A. Constantinides}
}
@inproceedings{conf/arc/ArmstrongLL07,
  title = {Reconfigurable Computing for Accelerating Protein Folding Simulations},
  pages = {314-325},
  year = {2007},
  crossref = {conf/arc/2007},
  booktitle = {ARC},
  doi = {10.1007/978-3-540-71431-6_29},
  author = {Nilton B. Armstrong and Heitor S. Lopes and Carlos R. Erig Lima}
}
@inproceedings{conf/arc/TanigawaUH10,
  title = {Comparison of Bit Serial Computation with Bit Parallel Computation for Reconfigurable Processor},
  pages = {388-393},
  year = {2010},
  booktitle = {ARC},
  doi = {10.1007/978-3-642-12133-3_38},
  crossref = {conf/arc/2010},
  author = {Kazuya Tanigawa and Ken'ichi Umeda and Tetsuo Hironaka}
}
@inproceedings{conf/arc/ArramTLJ13,
  title = {Hardware Acceleration of Genetic Sequence Alignment},
  pages = {13-24},
  year = {2013},
  booktitle = {ARC},
  doi = {10.1007/978-3-642-36812-7_2},
  crossref = {conf/arc/2013},
  author = {James Arram and Kuen Hung Tsoi and Wayne Luk and Peiyong Jiang}
}
@proceedings{conf/arc/2011,
  editor = {Andreas Koch 0001},
  editor = {Ram Krishnamurthy},
  editor = {John McAllister},
  editor = {Roger F. Woods},
  editor = {Tarek A. El-Ghazawi},
  title = {Reconfigurable Computing: Architectures, Tools and Applications - 7th International Symposium, ARC 2011, Belfast, UK, March 23-25, 2011. Proceedings},
  volume = {6578},
  year = {2011},
  doi = {10.1007/978-3-642-19475-7},
  isbn = {978-3-642-19474-0},
  booktitle = {ARC},
  series = {Lecture Notes in Computer Science},
  publisher = {Springer},
  author = {}
}
@inproceedings{conf/arc/LiuL12,
  title = {Heterogeneous Systems for Energy Efficient Scientific Computing},
  pages = {64-75},
  year = {2012},
  booktitle = {ARC},
  doi = {10.1007/978-3-642-28365-9_6},
  crossref = {conf/arc/2012},
  author = {Qiang Liu and Wayne Luk}
}
@inproceedings{conf/arc/ChaudhuriGHDBRFR08,
  title = {Physical Design of FPGA Interconnect to Prevent Information Leakage},
  pages = {87-98},
  year = {2008},
  booktitle = {ARC},
  doi = {10.1007/978-3-540-78610-8_11},
  crossref = {conf/arc/2008},
  author = {Sumanta Chaudhuri and Sylvain Guilley and Philippe Hoogvorst and Jean-Luc Danger and Taha Beyrouthy and Alin Razafindraibe and Laurent Fesquet and Marc Renaudin}
}
@inproceedings{conf/arc/RakossySACBC15,
  title = {Scalable and Efficient Linear Algebra Kernel Mapping for Low Energy Consumption on the Layers CGRA},
  pages = {301-310},
  year = {2015},
  booktitle = {ARC},
  doi = {10.1007/978-3-319-16214-0_25},
  crossref = {conf/arc/2015},
  author = {Zoltán Endre Rákossy and Dominik Stengele and Axel Acosta Aponte and Saumitra Chafekar and Paolo Bientinesi and Anupam Chattopadhyay}
}
@inproceedings{conf/arc/OteroKTR10,
  title = {Generic Systolic Array for Run-Time Scalable Cores},
  pages = {4-16},
  year = {2010},
  booktitle = {ARC},
  doi = {10.1007/978-3-642-12133-3_4},
  crossref = {conf/arc/2010},
  author = {Andrés Otero and Yana Esteves Krasteva and Eduardo de la Torre and Teresa Riesgo}
}
@inproceedings{conf/arc/HerveMS07,
  title = {About the Importance of Operation Grouping Procedures for Multiple Word-Length Architecture Optimizations},
  pages = {191-200},
  year = {2007},
  crossref = {conf/arc/2007},
  booktitle = {ARC},
  doi = {10.1007/978-3-540-71431-6_18},
  author = {Nicolas Hervé and Daniel Menard and Olivier Sentieys}
}
@inproceedings{conf/arc/Martinez13,
  title = {Teaching SoC Using Video Games to Improve Student Engagement},
  pages = {84-89},
  year = {2013},
  booktitle = {ARC},
  doi = {10.1007/978-3-642-36812-7_8},
  crossref = {conf/arc/2013},
  author = {Christopher J. Martinez}
}
@inproceedings{conf/arc/PatelB10,
  title = {Systolic Algorithm Mapping for Coarse Grained Reconfigurable Array Architectures},
  pages = {351-357},
  year = {2010},
  booktitle = {ARC},
  doi = {10.1007/978-3-642-12133-3_33},
  crossref = {conf/arc/2010},
  author = {Kunjan Patel and Chris J. Bleakley}
}
@inproceedings{conf/arc/BruneelS10,
  title = {TROUTE: A Reconfigurability-Aware FPGA Router},
  pages = {207-218},
  year = {2010},
  booktitle = {ARC},
  doi = {10.1007/978-3-642-12133-3_20},
  crossref = {conf/arc/2010},
  author = {Karel Bruneel and Dirk Stroobandt}
}
@inproceedings{conf/arc/BakloutiMDA10,
  title = {Reconfigurable Communication Networks in a Parametric SIMD Parallel System on Chip},
  pages = {110-121},
  year = {2010},
  booktitle = {ARC},
  doi = {10.1007/978-3-642-12133-3_12},
  crossref = {conf/arc/2010},
  author = {Mouna Baklouti and Philippe Marquet and Jean-Luc Dekeyser and Mohamed Abid}
}
@inproceedings{conf/arc/ParkSK06,
  title = {An Efficient Estimation Method of Dynamic Power Dissipation on VLSI Interconnects},
  pages = {65-74},
  year = {2006},
  crossref = {conf/arc/2006},
  booktitle = {ARC},
  doi = {10.1007/11802839_10},
  author = {Joong-ho Park and Bang-Hyun Sung and Seok-Yoon Kim}
}
@inproceedings{conf/arc/CorreDLHB13,
  title = {Fast Template-Based Heterogeneous MPSoC Synthesis on FPGA},
  pages = {154-166},
  year = {2013},
  booktitle = {ARC},
  doi = {10.1007/978-3-642-36812-7_15},
  crossref = {conf/arc/2013},
  author = {Youenn Corre and Jean-Philippe Diguet and Loïc Lagadec and Dominique Heller and Dominique Blouin}
}
@proceedings{conf/arc/2008,
  editor = {Roger F. Woods},
  editor = {Katherine Compton},
  editor = {Christos-Savvas Bouganis},
  editor = {Pedro C. Diniz},
  title = {Reconfigurable Computing: Architectures, Tools and Applications, 4th International Workshop, ARC 2008, London, UK, March 26-28, 2008. Proceedings},
  volume = {4943},
  year = {2008},
  isbn = {978-3-540-78609-2},
  booktitle = {ARC},
  series = {Lecture Notes in Computer Science},
  publisher = {Springer},
  author = {}
}
@inproceedings{conf/arc/MassariPSBPZAFS14,
  title = {Data Parallel Application Adaptivity and System-Wide Resource Management in Many-Core Architectures},
  pages = {345-352},
  year = {2014},
  booktitle = {ARC},
  doi = {10.1007/978-3-319-05960-0_39},
  crossref = {conf/arc/2014},
  author = {Giuseppe Massari and Edoardo Paone and Michele Scandale and Patrick Bellasi and Gianluca Palermo and Vittorio Zaccaria and Giovanni Agosta and William Fornaciari and Cristina Silvano}
}
@inproceedings{conf/arc/PanjkovHARLPWH14,
  title = {OCP2XI Bridge: An OCP to AXI Protocol Bridge},
  pages = {179-190},
  year = {2014},
  booktitle = {ARC},
  doi = {10.1007/978-3-319-05960-0_16},
  crossref = {conf/arc/2014},
  author = {Zdravko Panjkov and Juergen Haas and Martin Aigner 0002 and Herbert Rosmanith and Tianlun Liu and Roland Poppenreiter and Andreas Wasserbauer and Richard Hagelauer}
}
@inproceedings{conf/arc/HurSWV07,
  title = {Systematic Customization of On-Chip Crossbar Interconnects},
  pages = {61-72},
  year = {2007},
  crossref = {conf/arc/2007},
  booktitle = {ARC},
  doi = {10.1007/978-3-540-71431-6_6},
  author = {Jae Young Hur and Todor Stefanov and Stephan Wong and Stamatis Vassiliadis}
}
@inproceedings{conf/arc/GuoS09,
  title = {Optimizing the Control Hierarchy of an ECC Coprocessor Design on an FPGA Based SoC Platform},
  pages = {169-180},
  year = {2009},
  booktitle = {ARC},
  doi = {10.1007/978-3-642-00641-8_18},
  crossref = {conf/arc/2009},
  author = {Xu Guo and Patrick Schaumont}
}
@inproceedings{conf/arc/FerlinLLC07,
  title = {Reconfigurable Parallel Architecture for Genetic Algorithms: Application to the Synthesis of Digital Circuits},
  pages = {326-336},
  year = {2007},
  crossref = {conf/arc/2007},
  booktitle = {ARC},
  doi = {10.1007/978-3-540-71431-6_30},
  author = {Edson Pedro Ferlin and Heitor S. Lopes and Carlos R. Erig Lima and Ederson Cichaczewski}
}
@inproceedings{conf/arc/LeeLC07,
  title = {Asynchronous ARM Processor Employing an Adaptive Pipeline Architecture},
  pages = {39-48},
  year = {2007},
  crossref = {conf/arc/2007},
  booktitle = {ARC},
  doi = {10.1007/978-3-540-71431-6_4},
  author = {Je-Hoon Lee and Seung-Sook Lee and Kyoung-Rok Cho}
}
@inproceedings{conf/arc/GuoWZL13,
  title = {Pipeline Optimization for Loops on Reconfigurable Platform},
  pages = {222},
  year = {2013},
  booktitle = {ARC},
  doi = {10.1007/978-3-642-36812-7_25},
  crossref = {conf/arc/2013},
  author = {Qi Guo and Chao Wang and Xuehai Zhou and Xi Li}
}
@inproceedings{conf/arc/GaluzziBV07,
  title = {A Linear Complexity Algorithm for the Automatic Generation of Convex Multiple Input Multiple Output Instructions},
  pages = {130-141},
  year = {2007},
  crossref = {conf/arc/2007},
  booktitle = {ARC},
  doi = {10.1007/978-3-540-71431-6_13},
  author = {Carlo Galuzzi and Koen Bertels and Stamatis Vassiliadis}
}
@inproceedings{conf/arc/AssumpcaoVM14,
  title = {Adapting Processor Grain via Reconfiguration},
  pages = {262-267},
  year = {2014},
  booktitle = {ARC},
  doi = {10.1007/978-3-319-05960-0_27},
  crossref = {conf/arc/2014},
  author = {Jecel Mattos de Assumpção Jr. and Merik Voswinkel and Eduardo Marques}
}
@inproceedings{conf/arc/AngCCL06,
  title = {A Flexible Multi-port Caching Scheme for Reconfigurable Platforms},
  pages = {205-216},
  year = {2006},
  crossref = {conf/arc/2006},
  booktitle = {ARC},
  doi = {10.1007/11802839_29},
  author = {Su-Shin Ang and George A. Constantinides and Peter Y. K. Cheung and Wayne Luk}
}
@inproceedings{conf/arc/CoutinhoPOSMGLR14,
  title = {HARNESS Project: Managing Heterogeneous Computing Resources for a Cloud Platform},
  pages = {324-329},
  year = {2014},
  booktitle = {ARC},
  doi = {10.1007/978-3-319-05960-0_36},
  crossref = {conf/arc/2014},
  author = {José Gabriel F. Coutinho and Oliver Pell and Eoghan O'Neill and P. Sanders and John McGlone and Paul Grigoras and Wayne Luk and Carmelo Ragusa}
}
@inproceedings{conf/arc/TuanA08,
  title = {A Preemption Algorithm for a Multitasking Environment on Dynamically Reconfigurable Processor},
  pages = {171-182},
  year = {2008},
  booktitle = {ARC},
  doi = {10.1007/978-3-540-78610-8_18},
  crossref = {conf/arc/2008},
  author = {Vu Manh Tuan and Hideharu Amano}
}
@inproceedings{conf/arc/ChuMW11,
  title = {A Pipeline Interleaved Heterogeneous SIMD Soft Processor Array Architecture for MIMO-OFDM Detection},
  pages = {133-144},
  year = {2011},
  booktitle = {ARC},
  doi = {10.1007/978-3-642-19475-7_16},
  crossref = {conf/arc/2011},
  author = {Xuezheng Chu and John McAllister and Roger F. Woods}
}
@inproceedings{conf/arc/MentensVVBSTKKR15,
  title = {DynamIA: Dynamic Hardware Reconfiguration in Industrial Applications},
  pages = {513-518},
  year = {2015},
  booktitle = {ARC},
  doi = {10.1007/978-3-319-16214-0_47},
  crossref = {conf/arc/2015},
  author = {Nele Mentens and Jochen Vandorpe and Jo Vliegen and An Braeken and Bruno da Silva and Abdellah Touhafi and Alois Kern and Stephan Knappmann and Jens Rettkowski and Muhammed Al Kadi and Diana Göhringer and Michael Hübner}
}
@inproceedings{conf/arc/LentarisSDMSSRL15,
  title = {SPARTAN/SEXTANT/COMPASS: Advancing Space Rover Vision via Reconfigurable Platforms},
  pages = {475-486},
  year = {2015},
  booktitle = {ARC},
  doi = {10.1007/978-3-319-16214-0_44},
  crossref = {conf/arc/2015},
  author = {George Lentaris and Ioannis Stamoulias and Dionysios Diamantopoulos and Konstantinos Maragos and Kostas Siozios and Dimitrios Soudris and Marcos Avilés Rodrigálvarez and Manolis I. A. Lourakis and Xenophon Zabulis and Ioannis Kostavelis and Lazaros Nalpantidis and Evangelos Boukas and Antonios Gasteratos}
}
@inproceedings{conf/arc/BrandenBTD06,
  title = {Case Study: Implementation of a Virtual Instrument on a Dynamically Reconfigurable Platform},
  pages = {12-17},
  year = {2006},
  crossref = {conf/arc/2006},
  booktitle = {ARC},
  doi = {10.1007/11802839_2},
  author = {Gerd Van den Branden and Geert Braeckman and Abdellah Touhafi and Erik F. Dirkx}
}
@inproceedings{conf/arc/ParkD14,
  title = {Evaluating High-Level Program Invariants Using Reconfigurable Hardware},
  pages = {121-132},
  year = {2014},
  booktitle = {ARC},
  doi = {10.1007/978-3-319-05960-0_11},
  crossref = {conf/arc/2014},
  author = {Joonseok Park and Pedro C. Diniz}
}
@inproceedings{conf/arc/MetznerLB15,
  title = {Architecture Virtualization for Run-Time Hardware Multithreading on Field Programmable Gate Arrays},
  pages = {167-178},
  year = {2015},
  booktitle = {ARC},
  doi = {10.1007/978-3-319-16214-0_14},
  crossref = {conf/arc/2015},
  author = {Michael Metzner and Jesus Lizarraga and Christophe Bobda}
}
@inproceedings{conf/arc/DrimerK09,
  title = {A Protocol for Secure Remote Updates of FPGA Configurations},
  pages = {50-61},
  year = {2009},
  booktitle = {ARC},
  doi = {10.1007/978-3-642-00641-8_8},
  crossref = {conf/arc/2009},
  author = {Saar Drimer and Markus G. Kuhn}
}
@inproceedings{conf/arc/Abdallah13,
  title = {FPGA-Based Adaptive Data Acquisition Scheduler-on-Chip (SchoC) for Heterogeneous Signals},
  pages = {223},
  year = {2013},
  booktitle = {ARC},
  doi = {10.1007/978-3-642-36812-7_26},
  crossref = {conf/arc/2013},
  author = {Mohammed A. S. Abdallah}
}
@inproceedings{conf/arc/SilvaDVN08,
  title = {Multiplier-based double precision floating point divider according to the IEEE-754 standard},
  pages = {260-265},
  year = {2008},
  booktitle = {ARC},
  doi = {10.1007/978-3-540-78610-8_26},
  crossref = {conf/arc/2008},
  author = {Vítor Silva and Rui Policarpo Duarte and Mário P. Véstias and Horácio C. Neto}
}
@inproceedings{conf/arc/MaHCA12,
  title = {Scalable Memory Hierarchies for Embedded Manycore Systems},
  pages = {151-162},
  year = {2012},
  booktitle = {ARC},
  doi = {10.1007/978-3-642-28365-9_13},
  crossref = {conf/arc/2012},
  author = {Sen Ma and Miaoqing Huang and Eugene Cartwright and David L. Andrews}
}
@inproceedings{conf/arc/BiedermannSCH11,
  title = {Secure Virtualization within a Multi-processor Soft-Core System-on-Chip Architecture},
  pages = {385-396},
  year = {2011},
  booktitle = {ARC},
  doi = {10.1007/978-3-642-19475-7_40},
  crossref = {conf/arc/2011},
  author = {Alexander Biedermann and Marc Stöttinger and Lijing Chen and Sorin A. Huss}
}
@inproceedings{conf/arc/YamaguchiKOM07,
  title = {An Acceleration Method for Evolutionary Systems Based on Iterated Prisoner's Dilemma},
  pages = {358-364},
  year = {2007},
  crossref = {conf/arc/2007},
  booktitle = {ARC},
  doi = {10.1007/978-3-540-71431-6_34},
  author = {Yoshiki Yamaguchi and Kenji Kanazawa and Yoshiharu Ohke and Tsutomu Maruyama}
}
@inproceedings{conf/arc/TichySG06,
  title = {Efficient Floating-Point Implementation of High-Order (N)LMS Adaptive Filters in FPGA},
  pages = {311-316},
  year = {2006},
  crossref = {conf/arc/2006},
  booktitle = {ARC},
  doi = {10.1007/11802839_39},
  author = {Milan Tichý and Jan Schier and David Gregg}
}
@inproceedings{conf/arc/DongDZ07,
  title = {Optimized Generation of Memory Structure in Compiling Window Operations onto Reconfigurable Hardware},
  pages = {110-121},
  year = {2007},
  crossref = {conf/arc/2007},
  booktitle = {ARC},
  doi = {10.1007/978-3-540-71431-6_11},
  author = {Yazhuo Dong and Yong Dou and Jie Zhou}
}
@inproceedings{conf/arc/McGettrickPB11,
  title = {High Performance Programmable FPGA Overlay for Digital Signal Processing},
  pages = {375-384},
  year = {2011},
  booktitle = {ARC},
  doi = {10.1007/978-3-642-19475-7_39},
  crossref = {conf/arc/2011},
  author = {Séamas McGettrick and Kunjan Patel and Chris J. Bleakley}
}
@inproceedings{conf/arc/Scholz07,
  title = {Adapting and Automating XILINX's Partial Reconfiguration Flow for Multiple Module Implementations},
  pages = {122-129},
  year = {2007},
  crossref = {conf/arc/2007},
  booktitle = {ARC},
  doi = {10.1007/978-3-540-71431-6_12},
  author = {Rainer Scholz}
}
@inproceedings{conf/arc/KhalifatEA14,
  title = {An Efficient Implementation of the Adams-Hamilton's Demosaicing Algorithm in FPGAs},
  pages = {205-212},
  year = {2014},
  booktitle = {ARC},
  doi = {10.1007/978-3-319-05960-0_19},
  crossref = {conf/arc/2014},
  author = {Jalal Khalifat and Ali Ebrahim and Tughrul Arslan}
}
@inproceedings{conf/arc/CastilloMBC15,
  title = {DyAFNoC: Dynamically Reconfigurable NoC Characterization Using a Simple Adaptive Deadlock-Free Routing Algorithm with a Low Implementation Cost},
  pages = {419-426},
  year = {2015},
  booktitle = {ARC},
  doi = {10.1007/978-3-319-16214-0_38},
  crossref = {conf/arc/2015},
  author = {Ernesto Villegas Castillo and Gabriele Miorandi and Davide Bertozzi and Wang Jiang Chau}
}
@inproceedings{conf/arc/YangMD07,
  title = {FPGA-Accelerated Molecular Dynamics Simulations: An Overview},
  pages = {293-301},
  year = {2007},
  crossref = {conf/arc/2007},
  booktitle = {ARC},
  doi = {10.1007/978-3-540-71431-6_27},
  author = {Xiaodong Yang and Shengmei Mou and Yong Dou}
}
@inproceedings{conf/arc/JiangHLD13,
  title = {Empirical Evaluation of Fixed-Point Arithmetic for Deep Belief Networks},
  pages = {225},
  year = {2013},
  booktitle = {ARC},
  doi = {10.1007/978-3-642-36812-7_28},
  crossref = {conf/arc/2013},
  author = {Jingfei Jiang and Rongdong Hu and Mikel Luján and Yong Dou}
}
@inproceedings{conf/arc/KellerKCM06,
  title = {FPGA Implementation of a GF(2m) Tate Pairing Architecture},
  pages = {358-369},
  year = {2006},
  crossref = {conf/arc/2006},
  booktitle = {ARC},
  doi = {10.1007/11802839_44},
  author = {Maurice Keller and Tim Kerins and Francis M. Crowe and William P. Marnane}
}
@inproceedings{conf/arc/BeckerBOSGRVAVG14,
  title = {Profile-Guided Compilation of Scilab Algorithms for Multiprocessor Systems},
  pages = {330-336},
  year = {2014},
  booktitle = {ARC},
  doi = {10.1007/978-3-319-05960-0_37},
  crossref = {conf/arc/2014},
  author = {Jürgen Becker and Thomas Bruckschlögl and Oliver Oey and Timo Stripf and George Goulas and Nick Raptis and Christos Valouxis and Panayiotis Alefragis and Nikolaos S. Voros and Christos Gogos}
}
@inproceedings{conf/arc/AlizadehGF10,
  title = {Pipelined Microprocessors Optimization and Debugging},
  pages = {435-444},
  year = {2010},
  booktitle = {ARC},
  doi = {10.1007/978-3-642-12133-3_45},
  crossref = {conf/arc/2010},
  author = {Bijan Alizadeh and Amir Masoud Gharehbaghi and Masahiro Fujita}
}
@inproceedings{conf/arc/LamDHZS10,
  title = {Hierarchical Loop Partitioning for Rapid Generation of Runtime Configurations},
  pages = {282-293},
  year = {2010},
  booktitle = {ARC},
  doi = {10.1007/978-3-642-12133-3_26},
  crossref = {conf/arc/2010},
  author = {Siew Kei Lam and Yun Deng and Jian Hu and Xilong Zhou and Thambipillai Srikanthan}
}
@inproceedings{conf/arc/SoKCKS06,
  title = {Implementation of Inner Product Architecture for Increased Flexibility in Bitwidths of Input Array},
  pages = {199-204},
  year = {2006},
  crossref = {conf/arc/2006},
  booktitle = {ARC},
  doi = {10.1007/11802839_28},
  author = {Kwangsup So and Jin-Sang Kim and Won-Kyung Cho and Young Soo Kim and Doug Young Suh}
}
@inproceedings{conf/arc/AnjamKSW12,
  title = {A Run-Time Task Migration Scheme for an Adjustable Issue-Slots Multi-core Processor},
  pages = {102-113},
  year = {2012},
  booktitle = {ARC},
  doi = {10.1007/978-3-642-28365-9_9},
  crossref = {conf/arc/2012},
  author = {Fakhar Anjam and Quan Kong and Roel Seedorf and Stephan Wong}
}
@inproceedings{conf/arc/SioziosFSTDMDSB15,
  title = {TEAChER: TEach AdvanCEd Reconfigurable Architectures and Tools},
  pages = {103-114},
  year = {2015},
  booktitle = {ARC},
  doi = {10.1007/978-3-319-16214-0_9},
  crossref = {conf/arc/2015},
  author = {Kostas Siozios and Peter Figuli and Harry Sidiropoulos and Carsten Tradowsky and Dionysios Diamantopoulos and Konstantinos Maragos and Shalina Percy Delicia and Dimitrios Soudris and Jürgen Becker}
}
@inproceedings{conf/arc/RomanSMM06,
  title = {Constant Complexity Management of 2D HW Multitasking in Run-Time Reconfigurable FPGAs},
  pages = {187-192},
  year = {2006},
  crossref = {conf/arc/2006},
  booktitle = {ARC},
  doi = {10.1007/11802839_26},
  author = {Sara Román Navarro and Julio Septién and Hortensia Mecha and Daniel Mozos}
}
@inproceedings{conf/arc/Gonzalez-GomezGGB06,
  title = {Evaluation of a Locomotion Algorithm for Worm-Like Robots on FPGA-Embedded Processors},
  pages = {24-29},
  year = {2006},
  crossref = {conf/arc/2006},
  booktitle = {ARC},
  doi = {10.1007/11802839_4},
  author = {J. Gonzalez-Gomez and Ivan Gonzalez and Francisco J. Gomez-Arribas and Eduardo I. Boemo}
}
@inproceedings{conf/arc/Engel014,
  title = {Hardware-Accelerated Data Compression in Low-Power Wireless Sensor Networks},
  pages = {167-178},
  year = {2014},
  booktitle = {ARC},
  doi = {10.1007/978-3-319-05960-0_15},
  crossref = {conf/arc/2014},
  author = {Andreas Engel 0003 and Andreas Koch 0001}
}
@inproceedings{conf/arc/BuyukkurtGN06,
  title = {Impact of Loop Unrolling on Area, Throughput and Clock Frequency in ROCCC: C to VHDL Compiler for FPGAs},
  pages = {401-412},
  year = {2006},
  crossref = {conf/arc/2006},
  booktitle = {ARC},
  doi = {10.1007/11802839_48},
  author = {Betul Buyukkurt and Zhi Guo and Walid A. Najjar}
}
@inproceedings{conf/arc/DiazVMR06,
  title = {Highly Paralellized Architecture for Image Motion Estimation},
  pages = {75-86},
  year = {2006},
  crossref = {conf/arc/2006},
  booktitle = {ARC},
  doi = {10.1007/11802839_11},
  author = {Javier Díaz and Eduardo Ros Vidal and Sonia Mota and Rafael Rodríguez-Gómez}
}
@inproceedings{conf/arc/Underwood08,
  title = {From Silicon to Science: The Long Road to Production Reconfigurable Supercomputing},
  pages = {2},
  year = {2008},
  booktitle = {ARC},
  doi = {10.1007/978-3-540-78610-8_2},
  crossref = {conf/arc/2008},
  author = {Keith D. Underwood}
}
@inproceedings{conf/arc/Ibarra-ManzanoA11,
  title = {An FPGA Implementation for Texture Analysis Considering the Real-Time Requirements of Vision-Based Systems},
  pages = {110-117},
  year = {2011},
  booktitle = {ARC},
  doi = {10.1007/978-3-642-19475-7_13},
  crossref = {conf/arc/2011},
  author = {Mario Alberto Ibarra-Manzano and Dora Luz Almanza-Ojeda}
}
@inproceedings{conf/arc/HeyseSKP14,
  title = {On the Impact of Replacing a Low-Speed Memory Bus on the Maxeler Platform, Using the FPGA's Configuration Infrastructure},
  pages = {85-96},
  year = {2014},
  booktitle = {ARC},
  doi = {10.1007/978-3-319-05960-0_8},
  crossref = {conf/arc/2014},
  author = {Karel Heyse and Dirk Stroobandt and Oliver Kadlcek and Oliver Pell}
}
@inproceedings{conf/arc/WangLP06,
  title = {A Reconfigurable Architecture for MIMO Square Root Decoder},
  pages = {317-322},
  year = {2006},
  crossref = {conf/arc/2006},
  booktitle = {ARC},
  doi = {10.1007/11802839_40},
  author = {Hongzhi Wang and Pierre Leray and Jacques Palicot}
}
@inproceedings{conf/arc/Nakanishi08,
  title = {An FPGA Configuration Scheme for Bitstream Protection},
  pages = {326-331},
  year = {2008},
  booktitle = {ARC},
  doi = {10.1007/978-3-540-78610-8_37},
  crossref = {conf/arc/2008},
  author = {Masaki Nakanishi}
}
@inproceedings{conf/arc/GotzD06,
  title = {Scheduling Reconfiguration Activities of Run-Time Reconfigurable RTOS Using an Aperiodic Task Server},
  pages = {255-261},
  year = {2006},
  crossref = {conf/arc/2006},
  booktitle = {ARC},
  doi = {10.1007/11802839_33},
  author = {Marcelo Götz and Florian Dittmann 0001}
}
@inproceedings{conf/arc/LanuzzaZFPC09,
  title = {An Efficient and Low-Cost Design Methodology to Improve SRAM-Based FPGA Robustness in Space and Avionics Applications},
  pages = {74-84},
  year = {2009},
  booktitle = {ARC},
  doi = {10.1007/978-3-642-00641-8_10},
  crossref = {conf/arc/2009},
  author = {Marco Lanuzza and Paolo Zicari and Fabio Frustaci and Stefania Perri and Pasquale Corsonello}
}
@inproceedings{conf/arc/RutzigBC11,
  title = {CReAMS: An Embedded Multiprocessor Platform},
  pages = {118-124},
  year = {2011},
  booktitle = {ARC},
  doi = {10.1007/978-3-642-19475-7_14},
  crossref = {conf/arc/2011},
  author = {Mateus B. Rutzig and Antonio Carlos Schneider Beck and Luigi Carro}
}
@inproceedings{conf/arc/BuchtyKNK09,
  title = {A Seamless Virtualization Approach for Transparent Dynamical Function Mapping Targeting Heterogeneous and Reconfigurable Systems},
  pages = {362-367},
  year = {2009},
  booktitle = {ARC},
  doi = {10.1007/978-3-642-00641-8_42},
  crossref = {conf/arc/2009},
  author = {Rainer Buchty and David Kramer and Fabian Nowak and Wolfgang Karl}
}
@inproceedings{conf/arc/NakaharaSM12,
  title = {A Low-Cost and High-Performance Virus Scanning Engine Using a Binary CAM Emulator and an MPU},
  pages = {202-214},
  year = {2012},
  booktitle = {ARC},
  doi = {10.1007/978-3-642-28365-9_17},
  crossref = {conf/arc/2012},
  author = {Hiroki Nakahara and Tsutomu Sasao and Munehiro Matsuura}
}
@inproceedings{conf/arc/MasleLEC10,
  title = {Parametric Encryption Hardware Design},
  pages = {68-79},
  year = {2010},
  booktitle = {ARC},
  doi = {10.1007/978-3-642-12133-3_9},
  crossref = {conf/arc/2010},
  author = {Adrien Le Masle and Wayne Luk and Jared Eldredge and Kris Carver}
}
@inproceedings{conf/arc/BaldwinMBMM09,
  title = {A Hardware Analysis of Twisted Edwards Curves for an Elliptic Curve Cryptosystem},
  pages = {355-361},
  year = {2009},
  booktitle = {ARC},
  doi = {10.1007/978-3-642-00641-8_41},
  crossref = {conf/arc/2009},
  author = {Brian Baldwin and Richard Moloney and Andrew Byrne and Gary McGuire and William P. Marnane}
}
@inproceedings{conf/arc/GuneysuMW12,
  title = {Securely Sealing Multi-FPGA Systems},
  pages = {276-289},
  year = {2012},
  booktitle = {ARC},
  doi = {10.1007/978-3-642-28365-9_23},
  crossref = {conf/arc/2012},
  author = {Tim Güneysu and Igor L. Markov and André Weimerskirch}
}
@inproceedings{conf/arc/MoriwakiIAWO15,
  title = {Total Ionizing Dose Effects of Optical Components on an Optically Reconfigurable Gate Array},
  pages = {393-400},
  year = {2015},
  booktitle = {ARC},
  doi = {10.1007/978-3-319-16214-0_35},
  crossref = {conf/arc/2015},
  author = {Retsu Moriwaki and Hiroyuki Ito and Kouta Akagi and Minoru Watanabe and Akifumi Ogiwara}
}
@inproceedings{conf/arc/MatosCCKS09,
  title = {The Need for Reconfigurable Routers in Networks-on-Chip},
  pages = {275-280},
  year = {2009},
  booktitle = {ARC},
  doi = {10.1007/978-3-642-00641-8_28},
  crossref = {conf/arc/2009},
  author = {Debora Matos and Caroline Concatto and Luigi Carro and Fernanda Lima Kastensmidt and Altamiro Amadeu Susin}
}
@inproceedings{conf/arc/CharitopoulosKP15,
  title = {Hardware Task Scheduling for Partially Reconfigurable FPGAs},
  pages = {487-498},
  year = {2015},
  booktitle = {ARC},
  doi = {10.1007/978-3-319-16214-0_45},
  crossref = {conf/arc/2015},
  author = {George Charitopoulos and Iosif Koidis and Kyprianos Papadimitriou and Dionisios N. Pnevmatikatos}
}
@inproceedings{conf/arc/DormaleQ06,
  title = {Iterative Modular Division over GF(2m): Novel Algorithm and Implementations on FPGA},
  pages = {370-382},
  year = {2006},
  crossref = {conf/arc/2006},
  booktitle = {ARC},
  doi = {10.1007/11802839_45},
  author = {Guerric Meurice de Dormale and Jean-Jacques Quisquater}
}
@inproceedings{conf/arc/TangTMM13,
  title = {Automatic Design Flow for Creating a Custom Multi-FPGA Board Netlist},
  pages = {221},
  year = {2013},
  booktitle = {ARC},
  doi = {10.1007/978-3-642-36812-7_24},
  crossref = {conf/arc/2013},
  author = {Qingshan Tang and Matthieu Tuna and Zied Marrakchi and Habib Mehrez}
}
@inproceedings{conf/arc/LeeCHKMPLKL07,
  title = {Ubiquitous Evolvable Hardware System for Heart Disease Diagnosis Applications},
  pages = {283-292},
  year = {2007},
  crossref = {conf/arc/2007},
  booktitle = {ARC},
  doi = {10.1007/978-3-540-71431-6_26},
  author = {Yong-Min Lee and Chang-Seok Choi and Seung-Gon Hwang and Hyun Dong Kim and Chul Hong Min and Jae-Hyun Park and Hanho Lee and Tae-Seon Kim and Chong Ho Lee}
}
@inproceedings{conf/arc/ClausAAS10,
  title = {Towards Rapid Dynamic Partial Reconfiguration in Video-Based Driver Assistance Systems},
  pages = {55-67},
  year = {2010},
  booktitle = {ARC},
  doi = {10.1007/978-3-642-12133-3_8},
  crossref = {conf/arc/2010},
  author = {Christopher Claus and Rehan Ahmed and Florian Altenried and Walter Stechele}
}
@inproceedings{conf/arc/SourdisSABFGIMMPPPRSSSTTV14,
  title = {DeSyRe: On-Demand Adaptive and Reconfigurable Fault-Tolerant SoCs},
  pages = {312-317},
  year = {2014},
  booktitle = {ARC},
  doi = {10.1007/978-3-319-05960-0_34},
  crossref = {conf/arc/2014},
  author = {Ioannis Sourdis and Christos Strydis and A. Armato and Christos-Savvas Bouganis and Babak Falsafi and Georgi Nedeltchev Gaydadjiev and Sebastian Isaza and Alirad Malek and R. Mariani and Samuel N. Pagliarini and Dionisios N. Pnevmatikatos and Dhiraj K. Pradhan and Gerard K. Rauwerda and Robert M. Seepers and Rishad Ahmed Shafik and Georgios Smaragdos and Dimitris Theodoropoulos and Stavros Tzilis and Michalis Vavouras}
}
@inproceedings{conf/arc/YoshimiNMHAM10,
  title = {A Performance Evaluation of CUBE: One-Dimensional 512 FPGA Cluster},
  pages = {372-381},
  year = {2010},
  booktitle = {ARC},
  doi = {10.1007/978-3-642-12133-3_36},
  crossref = {conf/arc/2010},
  author = {Masato Yoshimi and Yuri Nishikawa and Mitsunori Miki and Tomoyuki Hiroyasu and Hideharu Amano and Oskar Mencer}
}
@inproceedings{conf/arc/Rodriguez-HenriquezMSC07,
  title = {A Parallel Version of the Itoh-Tsujii Multiplicative Inversion Algorithm},
  pages = {226-237},
  year = {2007},
  crossref = {conf/arc/2007},
  booktitle = {ARC},
  doi = {10.1007/978-3-540-71431-6_21},
  author = {Francisco Rodríguez-Henríquez and Guillermo Morales-Luna and Nazar A. Saqib and Nareli Cruz Cortés}
}
@inproceedings{conf/arc/JinDTCTLW12,
  title = {Multi-level Customisation Framework for Curve Based Monte Carlo Financial Simulations},
  pages = {187-201},
  year = {2012},
  booktitle = {ARC},
  doi = {10.1007/978-3-642-28365-9_16},
  crossref = {conf/arc/2012},
  author = {Qiwei Jin and Diwei Dong and Anson H. T. Tse and Gary Chun Tak Chow and David B. Thomas and Wayne Luk and Stephen Weston}
}
@inproceedings{conf/arc/GlackinHMM09,
  title = {A Hardware Accelerated Simulation Environment for Spiking Neural Networks},
  pages = {336-341},
  year = {2009},
  booktitle = {ARC},
  doi = {10.1007/978-3-642-00641-8_38},
  crossref = {conf/arc/2009},
  author = {Brendan P. Glackin and Jim Harkin and T. Martin McGinnity and Liam P. Maguire}
}
@inproceedings{conf/arc/JinTLC08,
  title = {Exploring Reconfigurable Architectures for Binomial-Tree Pricing Models},
  pages = {243-253},
  year = {2008},
  booktitle = {ARC},
  doi = {10.1007/978-3-540-78610-8_24},
  crossref = {conf/arc/2008},
  author = {Qiwei Jin and David B. Thomas and Wayne Luk and Benjamin Cope}
}
@inproceedings{conf/arc/HeyseFBS12,
  title = {Automating Reconfiguration Chain Generation for SRL-Based Run-Time Reconfiguration},
  pages = {1-12},
  year = {2012},
  booktitle = {ARC},
  doi = {10.1007/978-3-642-28365-9_1},
  crossref = {conf/arc/2012},
  author = {Karel Heyse and Brahim Al Farisi and Karel Bruneel and Dirk Stroobandt}
}
@inproceedings{conf/arc/BeckerLC09,
  title = {Parametric Design for Reconfigurable Software-Defined Radio},
  pages = {15-26},
  year = {2009},
  booktitle = {ARC},
  doi = {10.1007/978-3-642-00641-8_5},
  crossref = {conf/arc/2009},
  author = {Tobias Becker and Wayne Luk and Peter Y. K. Cheung}
}
@inproceedings{conf/arc/TseCJTL12,
  title = {Optimising Performance of Quadrature Methods with Reduced Precision},
  pages = {251-263},
  year = {2012},
  booktitle = {ARC},
  doi = {10.1007/978-3-642-28365-9_21},
  crossref = {conf/arc/2012},
  author = {Anson H. T. Tse and Gary C. T. Chow and Qiwei Jin and David B. Thomas and Wayne Luk}
}
@inproceedings{conf/arc/LeeS06,
  title = {High-Level Synthesis Using SPARK and Systolic Array},
  pages = {455-460},
  year = {2006},
  crossref = {conf/arc/2006},
  booktitle = {ARC},
  doi = {10.1007/11802839_55},
  author = {Jae-Jin Lee and Gi-Yong Song}
}
@inproceedings{conf/arc/LopesC10,
  title = {A Fused Hybrid Floating-Point and Fixed-Point Dot-Product for FPGAs},
  pages = {157-168},
  year = {2010},
  booktitle = {ARC},
  doi = {10.1007/978-3-642-12133-3_16},
  crossref = {conf/arc/2010},
  author = {Antonio Roldao Lopes and George A. Constantinides}
}
@inproceedings{conf/arc/HomsirikamolG15,
  title = {Hardware Benchmarking of Cryptographic Algorithms Using High-Level Synthesis Tools: The SHA-3 Contest Case Study},
  pages = {217-228},
  year = {2015},
  booktitle = {ARC},
  doi = {10.1007/978-3-319-16214-0_18},
  crossref = {conf/arc/2015},
  author = {Ekawat Homsirikamol and Kris Gaj}
}
@inproceedings{conf/arc/ZhouDLD08,
  title = {Hybrid-Mode Floating-Point FPGA CORDIC Co-processor},
  pages = {254-259},
  year = {2008},
  booktitle = {ARC},
  doi = {10.1007/978-3-540-78610-8_25},
  crossref = {conf/arc/2008},
  author = {Jie Zhou and Yong Dou and Yuanwu Lei and Yazhuo Dong}
}
@inproceedings{conf/arc/VestiasN06,
  title = {Area/Performance Improvement of NoC Architectures},
  pages = {193-198},
  year = {2006},
  crossref = {conf/arc/2006},
  booktitle = {ARC},
  doi = {10.1007/11802839_27},
  author = {Mário P. Véstias and Horácio C. Neto}
}
@inproceedings{conf/arc/PaulinoFC13,
  title = {Architecture for Transparent Binary Acceleration of Loops with Memory Accesses},
  pages = {122-133},
  year = {2013},
  booktitle = {ARC},
  doi = {10.1007/978-3-642-36812-7_12},
  crossref = {conf/arc/2013},
  author = {Nuno Miguel Cardanha Paulino and João Canas Ferreira and João M. P. Cardoso}
}
@inproceedings{conf/arc/AngelopoulouBCC08,
  title = {FPGA-based Real-time Super-Resolution on an Adaptive Image Sensor},
  pages = {124-135},
  year = {2008},
  booktitle = {ARC},
  doi = {10.1007/978-3-540-78610-8_14},
  crossref = {conf/arc/2008},
  author = {Maria E. Angelopoulou and Christos-Savvas Bouganis and Peter Y. K. Cheung and George A. Constantinides}
}
@inproceedings{conf/arc/WhithamA06,
  title = {Integrating Custom Instruction Specifications into C Development Processes},
  pages = {431-442},
  year = {2006},
  crossref = {conf/arc/2006},
  booktitle = {ARC},
  doi = {10.1007/11802839_52},
  author = {Jack Whitham and Neil C. Audsley}
}
@inproceedings{conf/arc/ApopeiMDT09,
  title = {Real Time Simulation in Floating Point Precision Using FPGA Computing},
  pages = {349-354},
  year = {2009},
  booktitle = {ARC},
  doi = {10.1007/978-3-642-00641-8_40},
  crossref = {conf/arc/2009},
  author = {Beniamin Apopei and Andy Mills and Tony J. Dodd and Haydn Thompson}
}
@inproceedings{conf/arc/FanWC10,
  title = {Design Automation for Reconfigurable Interconnection Networks},
  pages = {244-256},
  year = {2010},
  booktitle = {ARC},
  doi = {10.1007/978-3-642-12133-3_23},
  crossref = {conf/arc/2010},
  author = {Hongbing Fan and Yu-Liang Wu and Chak-Chung Cheung}
}
@inproceedings{conf/arc/BispoSCV07,
  title = {Synthesis of Regular Expressions Targeting FPGAs: Current Status and Open Issues},
  pages = {179-190},
  year = {2007},
  crossref = {conf/arc/2007},
  booktitle = {ARC},
  doi = {10.1007/978-3-540-71431-6_17},
  author = {João Bispo and Ioannis Sourdis and João M. P. Cardoso and Stamatis Vassiliadis}
}
@inproceedings{conf/arc/AngermeierBMTCS08,
  title = {Reconfigurable HW/SW Architecture of a Real-Time Driver Assistance System},
  pages = {148-158},
  year = {2008},
  booktitle = {ARC},
  doi = {10.1007/978-3-540-78610-8_16},
  crossref = {conf/arc/2008},
  author = {Josef Angermeier and Ulrich Batzer and Mateusz Majer and Jürgen Teich and Christopher Claus and Walter Stechele}
}
@inproceedings{conf/arc/SaiprasertBC10,
  title = {Design of a Financial Application Driven Multivariate Gaussian Random Number Generator for an FPGA},
  pages = {182-193},
  year = {2010},
  booktitle = {ARC},
  doi = {10.1007/978-3-642-12133-3_18},
  crossref = {conf/arc/2010},
  author = {Chalermpol Saiprasert and Christos-Savvas Bouganis and George A. Constantinides}
}
@inproceedings{conf/arc/SchwiegelshohnO15,
  title = {A Fully Parallel Particle Filter Architecture for FPGAs},
  pages = {91-102},
  year = {2015},
  booktitle = {ARC},
  doi = {10.1007/978-3-319-16214-0_8},
  crossref = {conf/arc/2015},
  author = {Fynn Schwiegelshohn and Eugen Ossovski and Michael Hübner}
}
@inproceedings{conf/arc/AbdellatifCM14,
  title = {FPGA-Based High Performance AES-GCM Using Efficient Karatsuba Ofman Algorithm},
  pages = {13-24},
  year = {2014},
  booktitle = {ARC},
  doi = {10.1007/978-3-319-05960-0_2},
  crossref = {conf/arc/2014},
  author = {Karim M. Abdellatif and Roselyne Chotin-Avot and Habib Mehrez}
}
@inproceedings{conf/arc/DuarteB14,
  title = {A Unified Framework for Over-Clocking Linear Projections on FPGAs under PVT Variation},
  pages = {49-60},
  year = {2014},
  booktitle = {ARC},
  doi = {10.1007/978-3-319-05960-0_5},
  crossref = {conf/arc/2014},
  author = {Rui Policarpo Duarte and Christos-Savvas Bouganis}
}
@inproceedings{conf/arc/MatiasGAS15,
  title = {Modular Acquisition and Stimulation System for Timestamp-Driven Neuroscience Experiments},
  pages = {339-348},
  year = {2015},
  booktitle = {ARC},
  doi = {10.1007/978-3-319-16214-0_29},
  crossref = {conf/arc/2015},
  author = {Paulo Matias and Rafael Tuma Guariento and Lírio Onofre Baptista de Almeida and Jan Frans Willem Slaets}
}
@inproceedings{conf/arc/SinghBBNBB06,
  title = {Generic Network Interfaces for Plug and Play NoC Based Architecture},
  pages = {287-298},
  year = {2006},
  crossref = {conf/arc/2006},
  booktitle = {ARC},
  doi = {10.1007/11802839_37},
  author = {Sanjay Pratap Singh and Shilpa Bhoj and Dheera Balasubramanian and Tanvi Nagda and Dinesh Bhatia and Poras T. Balsara}
}
@inproceedings{conf/arc/QinSB06,
  title = {Implementation of LPM Address Generators on FPGAs},
  pages = {170-181},
  year = {2006},
  crossref = {conf/arc/2006},
  booktitle = {ARC},
  doi = {10.1007/11802839_24},
  author = {Hui Qin and Tsutomu Sasao and Jon T. Butler}
}
@inproceedings{conf/arc/CallejaCI14,
  title = {FPGA Design of Delay-Based Digital Effects for Electric Guitar},
  pages = {213-218},
  year = {2014},
  booktitle = {ARC},
  doi = {10.1007/978-3-319-05960-0_20},
  crossref = {conf/arc/2014},
  author = {Pablo Calleja and Gabriel Caffarena and Ana Iriarte}
}
@inproceedings{conf/arc/ParkD07,
  title = {Partial Data Reuse for Windowing Computations: Performance Modeling for FPGA Implementations},
  pages = {97-109},
  year = {2007},
  crossref = {conf/arc/2007},
  booktitle = {ARC},
  doi = {10.1007/978-3-540-71431-6_10},
  author = {Joonseok Park and Pedro C. Diniz}
}
@inproceedings{conf/arc/El-ArabyNE10,
  title = {Space and Time Sharing of Reconfigurable Hardware for Accelerated Parallel Processing},
  pages = {219-230},
  year = {2010},
  booktitle = {ARC},
  doi = {10.1007/978-3-642-12133-3_21},
  crossref = {conf/arc/2010},
  author = {Esam El-Araby and Vikram K. Narayana and Tarek A. El-Ghazawi}
}
@inproceedings{conf/arc/FerrerBM07,
  title = {A Fast Finite Field Multiplier},
  pages = {238-246},
  year = {2007},
  crossref = {conf/arc/2007},
  booktitle = {ARC},
  doi = {10.1007/978-3-540-71431-6_22},
  author = {Edgar Ferrer and Dorothy Bollman and Oscar Moreno}
}
@inproceedings{conf/arc/AlachiotisS11,
  title = {FPGA Optimizations for a Pipelined Floating-Point Exponential Unit},
  pages = {316-327},
  year = {2011},
  booktitle = {ARC},
  doi = {10.1007/978-3-642-19475-7_34},
  crossref = {conf/arc/2011},
  author = {Nikolaos Alachiotis and Alexandros Stamatakis}
}
@inproceedings{conf/arc/AklahA15,
  title = {A Flexible Multilayer Perceptron Co-processor for FPGAs},
  pages = {427-434},
  year = {2015},
  booktitle = {ARC},
  doi = {10.1007/978-3-319-16214-0_39},
  crossref = {conf/arc/2015},
  author = {Zeyad Aklah and David Andrews}
}
@inproceedings{conf/arc/Al-KhatibA15,
  title = {Operand-Value-Based Modeling of Dynamic Energy Consumption of Soft Processors in FPGA},
  pages = {65-76},
  year = {2015},
  booktitle = {ARC},
  doi = {10.1007/978-3-319-16214-0_6},
  crossref = {conf/arc/2015},
  author = {Zaid Al-Khatib and Samar Abdi}
}
@inproceedings{conf/arc/JuniorRBC11,
  title = {Towards an Adaptable Multiple-ISA Reconfigurable Processor},
  pages = {157-168},
  year = {2011},
  booktitle = {ARC},
  doi = {10.1007/978-3-642-19475-7_18},
  crossref = {conf/arc/2011},
  author = {Jair Fajardo Junior and Mateus B. Rutzig and Antonio Carlos Schneider Beck and Luigi Carro}
}
@inproceedings{conf/arc/NakaharaSMK09,
  title = {A Parallel Branching Program Machine for Emulation of Sequential Circuits},
  pages = {261-267},
  year = {2009},
  booktitle = {ARC},
  doi = {10.1007/978-3-642-00641-8_26},
  crossref = {conf/arc/2009},
  author = {Hiroki Nakahara and Tsutomu Sasao and Munehiro Matsuura and Yoshifumi Kawamura}
}
@inproceedings{conf/arc/FlemingT13,
  title = {Hardware Acceleration of Matrix Multiplication over Small Prime Finite Fields},
  pages = {103-114},
  year = {2013},
  booktitle = {ARC},
  doi = {10.1007/978-3-642-36812-7_10},
  crossref = {conf/arc/2013},
  author = {Shane T. Fleming and David B. Thomas}
}
@inproceedings{conf/arc/VipinF12,
  title = {Architecture-Aware Reconfiguration-Centric Floorplanning for Partial Reconfiguration},
  pages = {13-25},
  year = {2012},
  booktitle = {ARC},
  doi = {10.1007/978-3-642-28365-9_2},
  crossref = {conf/arc/2012},
  author = {Kizheppatt Vipin and Suhaib A. Fahmy}
}
@inproceedings{conf/arc/YozaW14,
  title = {Enhanced Radiation Tolerance of an Optically Reconfigurable Gate Array by Exploiting an Inversion/Non-inversion Implementation},
  pages = {156-166},
  year = {2014},
  booktitle = {ARC},
  doi = {10.1007/978-3-319-05960-0_14},
  crossref = {conf/arc/2014},
  author = {Takashi Yoza and Minoru Watanabe}
}
@inproceedings{conf/arc/WesterK14,
  title = {Design Space Exploration of a Particle Filter Using Higher-Order Functions},
  pages = {219-226},
  year = {2014},
  booktitle = {ARC},
  doi = {10.1007/978-3-319-05960-0_21},
  crossref = {conf/arc/2014},
  author = {Rinse Wester and Jan Kuper}
}
@inproceedings{conf/arc/TambaraARKBF15,
  title = {Measuring Failure Probability of Coarse and Fine Grain TMR Schemes in SRAM-based FPGAs Under Neutron-Induced Effects},
  pages = {331-338},
  year = {2015},
  booktitle = {ARC},
  doi = {10.1007/978-3-319-16214-0_28},
  crossref = {conf/arc/2015},
  author = {Lucas A. Tambara and Felipe Almeida and Paolo Rech and Fernanda Lima Kastensmidt and Giovanni Bruni and Christopher Frost}
}
@inproceedings{conf/arc/Furber11,
  title = {Biologically-Inspired Massively-Parallel Architectures: A Reconfigurable Neural Modelling Platform},
  pages = {2},
  year = {2011},
  booktitle = {ARC},
  doi = {10.1007/978-3-642-19475-7_2},
  crossref = {conf/arc/2011},
  author = {Steve Furber}
}
@inproceedings{conf/arc/LeeS06a,
  title = {Super Semi-systolic Array-Based Application-Specific PLD Architecture},
  pages = {461-466},
  year = {2006},
  crossref = {conf/arc/2006},
  booktitle = {ARC},
  doi = {10.1007/11802839_56},
  author = {Jae-Jin Lee and Gi-Yong Song}
}
@inproceedings{conf/arc/LazaroABJZ09,
  title = {AES-Galois Counter Mode Encryption/Decryption FPGA Core for Industrial and Residential Gigabit Ethernet Communications},
  pages = {312-317},
  year = {2009},
  booktitle = {ARC},
  doi = {10.1007/978-3-642-00641-8_34},
  crossref = {conf/arc/2009},
  author = {Jesús Lázaro and Armando Astarloa and Unai Bidarte and Jaime Jimenez and Aitzol Zuloaga}
}
@inproceedings{conf/arc/HurWV07,
  title = {Partially Reconfigurable Point-to-Point Interconnects in Virtex-II Pro FPGAs},
  pages = {49-60},
  year = {2007},
  crossref = {conf/arc/2007},
  booktitle = {ARC},
  doi = {10.1007/978-3-540-71431-6_5},
  author = {Jae Young Hur and Stephan Wong and Stamatis Vassiliadis}
}
@inproceedings{conf/arc/RodellarIDP10,
  title = {Cost and Performance Evaluation of a Noise Filter for Partitioning in Co-design Methodologies},
  pages = {420-425},
  year = {2010},
  booktitle = {ARC},
  doi = {10.1007/978-3-642-12133-3_43},
  crossref = {conf/arc/2010},
  author = {Victoria Rodellar and Elvira Martínez de Icaya and Francisco Díaz Pérez and Virginia Peinado}
}
@inproceedings{conf/arc/LeephokhanonW09,
  title = {Object Tracking and Motion Capturing in Hardware-Accelerated Multi-camera System},
  pages = {324-329},
  year = {2009},
  booktitle = {ARC},
  doi = {10.1007/978-3-642-00641-8_36},
  crossref = {conf/arc/2009},
  author = {Sirisak Leephokhanon and Theerayod Wiangtong}
}
@inproceedings{conf/arc/Drimer07,
  title = {Authentication of FPGA Bitstreams: Why and How},
  pages = {73-84},
  year = {2007},
  crossref = {conf/arc/2007},
  booktitle = {ARC},
  doi = {10.1007/978-3-540-71431-6_7},
  author = {Saar Drimer}
}
@inproceedings{conf/arc/LatifRMA12,
  title = {Novel Arithmetic Architecture for High Performance Implementation of SHA-3 Finalist Keccak on FPGA Platforms},
  pages = {372-378},
  year = {2012},
  booktitle = {ARC},
  doi = {10.1007/978-3-642-28365-9_34},
  crossref = {conf/arc/2012},
  author = {Kashif Latif and M. Muzaffar Rao and Athar Mahboob and Arshad Aziz}
}
@inproceedings{conf/arc/CornuDL11,
  title = {HLS Tools for FPGA: Faster Development with Better Performance},
  pages = {67-78},
  year = {2011},
  booktitle = {ARC},
  doi = {10.1007/978-3-642-19475-7_8},
  crossref = {conf/arc/2011},
  author = {Alexandre Cornu and Steven Derrien and Dominique Lavenier}
}
@inproceedings{conf/arc/MotaRDRC07,
  title = {A Space Variant Mapping Architecture for Reliable Car Segmentation},
  pages = {337-342},
  year = {2007},
  crossref = {conf/arc/2007},
  booktitle = {ARC},
  doi = {10.1007/978-3-540-71431-6_31},
  author = {Sonia Mota and Eduardo Ros and Javier Díaz and Rafael Rodríguez-Gómez and Richard R. Carrillo}
}
@inproceedings{conf/arc/RutzigBC09,
  title = {Dynamically Adapted Low Power ASIPs},
  pages = {110-122},
  year = {2009},
  booktitle = {ARC},
  doi = {10.1007/978-3-642-00641-8_13},
  crossref = {conf/arc/2009},
  author = {Mateus B. Rutzig and Antonio Carlos Schneider Beck and Luigi Carro}
}
@inproceedings{conf/arc/NakaharaYSMS15,
  title = {A Dynamically Reconfigurable Mixed Analog-Digital Filter Bank},
  pages = {267-279},
  year = {2015},
  booktitle = {ARC},
  doi = {10.1007/978-3-319-16214-0_22},
  crossref = {conf/arc/2015},
  author = {Hiroki Nakahara and Hideki Yoshida and Shin-ich Shioya and Renji Mikami and Tsutomu Sasao}
}
@inproceedings{conf/arc/HussainSPNA12,
  title = {PPMC: A Programmable Pattern Based Memory Controller},
  pages = {89-101},
  year = {2012},
  booktitle = {ARC},
  doi = {10.1007/978-3-642-28365-9_8},
  crossref = {conf/arc/2012},
  author = {Tassadaq Hussain and Muhammad Shafiq and Miquel Pericàs and Nacho Navarro and Eduard Ayguadé}
}
@inproceedings{conf/arc/MentensBPV06,
  title = {Time-Memory Trade-Off Attack on FPGA Platforms: UNIX Password Cracking},
  pages = {323-334},
  year = {2006},
  crossref = {conf/arc/2006},
  booktitle = {ARC},
  doi = {10.1007/11802839_41},
  author = {Nele Mentens and Lejla Batina and Bart Preneel and Ingrid Verbauwhede}
}
@inproceedings{conf/arc/HeLMWB12,
  title = {PDPR: Fine-Grained Placement for Dynamic Partially Reconfigurable FPGAs},
  pages = {350-356},
  year = {2012},
  booktitle = {ARC},
  doi = {10.1007/978-3-642-28365-9_31},
  crossref = {conf/arc/2012},
  author = {Ruining He and Guoqiang Liang and Yuchun Ma and Yu Wang 0002 and Jinian Bian}
}
@inproceedings{conf/arc/PrakashLSS10,
  title = {Architecture-Aware Custom Instruction Generation for Reconfigurable Processors},
  pages = {414-419},
  year = {2010},
  booktitle = {ARC},
  doi = {10.1007/978-3-642-12133-3_42},
  crossref = {conf/arc/2010},
  author = {Alok Prakash and Siew Kei Lam and Amit Kumar Singh and Thambipillai Srikanthan}
}
@proceedings{conf/arc/2006,
  editor = {Koen Bertels},
  editor = {João M. P. Cardoso},
  editor = {Stamatis Vassiliadis},
  title = {Reconfigurable Computing: Architectures and Applications, Second International Workshop, ARC 2006, Delft, The Netherlands, March 1-3, 2006, Revised Selected Papers},
  booktitle = {ARC},
  series = {Lecture Notes in Computer Science},
  volume = {3985},
  publisher = {Springer},
  year = {2006},
  author = {}
}
@inproceedings{conf/arc/GericotaALF06,
  title = {A New Approach to Assess Defragmentation Strategies in Dynamically Reconfigurable FPGAs},
  pages = {262-267},
  year = {2006},
  crossref = {conf/arc/2006},
  booktitle = {ARC},
  doi = {10.1007/11802839_34},
  author = {Manuel G. Gericota and Gustavo R. Alves and Luís F. Lemos and José M. Ferreira}
}
@inproceedings{conf/arc/KuharaMYA13,
  title = {An FPGA Acceleration for the Kd-tree Search in Photon Mapping},
  pages = {25-36},
  year = {2013},
  booktitle = {ARC},
  doi = {10.1007/978-3-642-36812-7_3},
  crossref = {conf/arc/2013},
  author = {Takuya Kuhara and Takaaki Miyajima and Masato Yoshimi and Hideharu Amano}
}
@inproceedings{conf/arc/UenoKSY13,
  title = {Parameterized Design and Evaluation of Bandwidth Compressor for Floating-Point Data Streams in FPGA-Based Custom Computing},
  pages = {90-102},
  year = {2013},
  booktitle = {ARC},
  doi = {10.1007/978-3-642-36812-7_9},
  crossref = {conf/arc/2013},
  author = {Tomohiro Ueno and Yoshiaki Kono and Kentaro Sano and Satoru Yamamoto}
}
@inproceedings{conf/arc/VassiliadisKWPGBC06,
  title = {PISC: Polymorphic Instruction Set Computers},
  pages = {274-286},
  year = {2006},
  crossref = {conf/arc/2006},
  booktitle = {ARC},
  doi = {10.1007/11802839_36},
  author = {Stamatis Vassiliadis and Georgi Kuzmanov and Stephan Wong and Elena Moscu Panainte and Georgi Gaydadjiev and Koen Bertels and Dmitry Cheresiz}
}
@inproceedings{conf/arc/ChangC10,
  title = {Memory-Centric Communication Architecture for Reconfigurable Computing},
  pages = {400-405},
  year = {2010},
  booktitle = {ARC},
  doi = {10.1007/978-3-642-12133-3_40},
  crossref = {conf/arc/2010},
  author = {Kyungwook Chang and Kiyoung Choi}
}
@inproceedings{conf/arc/NiedermeierKS14,
  title = {A Dataflow Inspired Programming Paradigm for Coarse-Grained Reconfigurable Arrays},
  pages = {275-282},
  year = {2014},
  booktitle = {ARC},
  doi = {10.1007/978-3-319-05960-0_29},
  crossref = {conf/arc/2014},
  author = {Anja Niedermeier and Jan Kuper and Gerard J. M. Smit}
}
@inproceedings{conf/arc/NakajimaW09,
  title = {Fast Optical Reconfiguration of a Nine-Context DORGA},
  pages = {123-132},
  year = {2009},
  booktitle = {ARC},
  doi = {10.1007/978-3-642-00641-8_14},
  crossref = {conf/arc/2009},
  author = {Mao Nakajima and Minoru Watanabe}
}
@inproceedings{conf/arc/RodriguezSD06,
  title = {Mobile Fingerprint Identification Using a Hardware Accelerated Biometric Service Provider},
  pages = {383-388},
  year = {2006},
  crossref = {conf/arc/2006},
  booktitle = {ARC},
  doi = {10.1007/11802839_46},
  author = {David Rodríguez and Juan M. Sánchez and Arturo Duran}
}
@inproceedings{conf/arc/XiaDX08,
  title = {Hardware BLAST Algorithms with Multi-seeds Detection and Parallel Extension},
  pages = {39-50},
  year = {2008},
  booktitle = {ARC},
  doi = {10.1007/978-3-540-78610-8_7},
  crossref = {conf/arc/2008},
  author = {Fei Xia and Yong Dou and Jinbo Xu}
}
@inproceedings{conf/arc/BraunesS06,
  title = {A Compiler-Oriented Architecture Description for Reconfigurable Systems},
  pages = {443-448},
  year = {2006},
  crossref = {conf/arc/2006},
  booktitle = {ARC},
  doi = {10.1007/11802839_53},
  author = {Jens Braunes and Rainer G. Spallek}
}
@inproceedings{conf/arc/WielgoszJRW10,
  title = {Hardware Implementation of the Orbital Function for Quantum Chemistry Calculations},
  pages = {337-342},
  year = {2010},
  booktitle = {ARC},
  doi = {10.1007/978-3-642-12133-3_31},
  crossref = {conf/arc/2010},
  author = {Maciej Wielgosz and Ernest Jamro and Pawel Russek and Kazimierz Wiatr}
}
@inproceedings{conf/arc/MatsuyamaANYIS07,
  title = {Evaluating Variable-Grain Logic Cells Using Heterogeneous Technology Mapping},
  pages = {142-154},
  year = {2007},
  crossref = {conf/arc/2007},
  booktitle = {ARC},
  doi = {10.1007/978-3-540-71431-6_14},
  author = {Kazunori Matsuyama and Motoki Amagasaki and Hideaki Nakayama and Ryoichi Yamaguchi and Masahiro Iida and Toshinori Sueyoshi}
}
@inproceedings{conf/arc/Takamaeda-YamazakiSSFK12,
  title = {ScalableCore System: A Scalable Many-Core Simulator by Employing over 100 FPGAs},
  pages = {138-150},
  year = {2012},
  booktitle = {ARC},
  doi = {10.1007/978-3-642-28365-9_12},
  crossref = {conf/arc/2012},
  author = {Shinya Takamaeda-Yamazaki and Shintaro Sano and Yoshito Sakaguchi and Naoki Fujieda and Kenji Kise}
}
@inproceedings{conf/arc/KurekBL13,
  title = {Parametric Optimization of Reconfigurable Designs Using Machine Learning},
  pages = {134-145},
  year = {2013},
  booktitle = {ARC},
  doi = {10.1007/978-3-642-36812-7_13},
  crossref = {conf/arc/2013},
  author = {Maciej Kurek and Tobias Becker and Wayne Luk}
}
@inproceedings{conf/arc/AsgharP14,
  title = {Diffusion-Based Placement Algorithm for Reducing High Interconnect Demand in Congested Regions of FPGAs},
  pages = {291-297},
  year = {2014},
  booktitle = {ARC},
  doi = {10.1007/978-3-319-05960-0_31},
  crossref = {conf/arc/2014},
  author = {Ali Asghar and Husain Parvez}
}
@inproceedings{conf/arc/WoldAT14,
  title = {Relocatable Hardware Threads in Run-Time Reconfigurable Systems},
  pages = {61-72},
  year = {2014},
  booktitle = {ARC},
  doi = {10.1007/978-3-319-05960-0_6},
  crossref = {conf/arc/2014},
  author = {Alexander Wold and Andreas Agne and Jim Tørresen}
}
@inproceedings{conf/arc/CunninghamN11,
  title = {Reconfigurable Stream-Processing Architecture for Sparse Linear Solvers},
  pages = {281-286},
  year = {2011},
  booktitle = {ARC},
  doi = {10.1007/978-3-642-19475-7_30},
  crossref = {conf/arc/2011},
  author = {Kevin Cunningham and Prawat Nagvajara}
}
@inproceedings{conf/arc/Brebner11,
  title = {Reconfigurable Computing for High Performance Networking Applications},
  pages = {1},
  year = {2011},
  booktitle = {ARC},
  doi = {10.1007/978-3-642-19475-7_1},
  crossref = {conf/arc/2011},
  author = {Gordon J. Brebner}
}
@inproceedings{conf/arc/LeeLCD10,
  title = {Routing-Aware Application Mapping Considering Steiner Points for Coarse-Grained Reconfigurable Architecture},
  pages = {231-243},
  year = {2010},
  booktitle = {ARC},
  doi = {10.1007/978-3-642-12133-3_22},
  crossref = {conf/arc/2010},
  author = {Ganghee Lee and Seokhyun Lee and Kiyoung Choi and Nikil D. Dutt}
}
@inproceedings{conf/arc/YamamotoHHKAU11,
  title = {Dynamic VDD Switching Technique and Mapping Optimization in Dynamically Reconfigurable Processor for Efficient Energy Reduction},
  pages = {230-241},
  year = {2011},
  booktitle = {ARC},
  doi = {10.1007/978-3-642-19475-7_24},
  crossref = {conf/arc/2011},
  author = {Tatsuya Yamamoto and Kazuei Hironaka and Yuki Hayakawa and Masayuki Kimura and Hideharu Amano and Kimiyoshi Usami}
}
@inproceedings{conf/arc/WielgoszJW09,
  title = {Accelerating Calculations on the RASC Platform: A Case Study of the Exponential Function},
  pages = {306-311},
  year = {2009},
  booktitle = {ARC},
  doi = {10.1007/978-3-642-00641-8_33},
  crossref = {conf/arc/2009},
  author = {Maciej Wielgosz and Ernest Jamro and Kazimierz Wiatr}
}
@inproceedings{conf/arc/JaninLE10,
  title = {Integrated Design Environment for Reconfigurable HPC},
  pages = {406-413},
  year = {2010},
  booktitle = {ARC},
  doi = {10.1007/978-3-642-12133-3_41},
  crossref = {conf/arc/2010},
  author = {Lilian Janin and Shoujie Li and Doug Edwards}
}
@inproceedings{conf/arc/VanegasRTDR11,
  title = {On-Chip Ego-Motion Estimation Based on Optical Flow},
  pages = {206-217},
  year = {2011},
  booktitle = {ARC},
  doi = {10.1007/978-3-642-19475-7_22},
  crossref = {conf/arc/2011},
  author = {Mauricio Vanegas and Leonardo Rubio and Matteo Tomasi and Javier Díaz and Eduardo Ros}
}
@inproceedings{conf/arc/MarconiLBG08,
  title = {Online Hardware Task Scheduling and Placement Algorithm on Partially Reconfigurable Devices},
  pages = {302-307},
  year = {2008},
  booktitle = {ARC},
  doi = {10.1007/978-3-540-78610-8_33},
  crossref = {conf/arc/2008},
  author = {Thomas Marconi and Yi Lu 0004 and Koen Bertels and Georgi Gaydadjiev}
}
@inproceedings{conf/arc/ShuklaBB06,
  title = {QUKU: A Fast Run Time Reconfigurable Platform for Image Edge Detection},
  pages = {93-98},
  year = {2006},
  crossref = {conf/arc/2006},
  booktitle = {ARC},
  doi = {10.1007/11802839_13},
  author = {Sunil Shukla and Neil W. Bergmann and Jürgen Becker}
}
@inproceedings{conf/arc/DenholmTPL12,
  title = {Efficient Communication for FPGA Clusters},
  pages = {335-341},
  year = {2012},
  booktitle = {ARC},
  doi = {10.1007/978-3-642-28365-9_29},
  crossref = {conf/arc/2012},
  author = {Stewart Denholm and Kuen Hung Tsoi and Peter Pietzuch and Wayne Luk}
}
@inproceedings{conf/arc/MenardCKSCGD09,
  title = {Reconfigurable Operator Based Multimedia Embedded Processor},
  pages = {39-49},
  year = {2009},
  booktitle = {ARC},
  doi = {10.1007/978-3-642-00641-8_7},
  crossref = {conf/arc/2009},
  author = {Daniel Menard and Emmanuel Casseau and Shafqat Khan and Olivier Sentieys and Stéphane Chevobbe and Stéphane Guyetant and Raphaël David}
}
@inproceedings{conf/arc/HanawaKBAMUS15,
  title = {Towards Unification of Accelerated Computing and Interconnection For Extreme-Scale Computing},
  pages = {463-474},
  year = {2015},
  booktitle = {ARC},
  doi = {10.1007/978-3-319-16214-0_43},
  crossref = {conf/arc/2015},
  author = {Toshihiro Hanawa and Yuetsu Kodama and Taisuke Boku and Hideharu Amano and Hitoshi Murai and Masayuki Umemura and Mitsuhisa Sato}
}
@inproceedings{conf/arc/KimLLMHP12,
  title = {Exploiting Both Pipelining and Data Parallelism with SIMD Reconfigurable Architecture},
  pages = {40-52},
  year = {2012},
  booktitle = {ARC},
  doi = {10.1007/978-3-642-28365-9_4},
  crossref = {conf/arc/2012},
  author = {Yongjoo Kim and Jongeun Lee and Jinyong Lee and Toan X. Mai and Ingoo Heo and Yunheung Paek}
}
@inproceedings{conf/arc/IchinomiyaTIAKS09,
  title = {Memory Sharing Approach for TMR Softcore Processor},
  pages = {268-274},
  year = {2009},
  booktitle = {ARC},
  doi = {10.1007/978-3-642-00641-8_27},
  crossref = {conf/arc/2009},
  author = {Yoshihiro Ichinomiya and Shiro Tanoue and Tomoyuki Ishida and Motoki Amagasaki and Morihiro Kuga and Toshinori Sueyoshi}
}
@inproceedings{conf/arc/Weinhardt12,
  title = {Teaching Hardware/Software Codesign on a Reconfigurable Computing Platform},
  pages = {264-275},
  year = {2012},
  booktitle = {ARC},
  doi = {10.1007/978-3-642-28365-9_22},
  crossref = {conf/arc/2012},
  author = {Markus Weinhardt}
}
@inproceedings{conf/arc/Morales-VillanuevaG13,
  title = {HTR: On-Chip Hardware Task Relocation for Partially Reconfigurable FPGAs},
  pages = {185-196},
  year = {2013},
  booktitle = {ARC},
  doi = {10.1007/978-3-642-36812-7_18},
  crossref = {conf/arc/2013},
  author = {Aurelio Morales-Villanueva and Ann Gordon-Ross}
}
@inproceedings{conf/arc/TomasiDR07,
  title = {Real Time Architectures for Moving-Objects Tracking},
  pages = {365-372},
  year = {2007},
  crossref = {conf/arc/2007},
  booktitle = {ARC},
  doi = {10.1007/978-3-540-71431-6_35},
  author = {Matteo Tomasi and Javier Díaz and Eduardo Ros}
}
@inproceedings{conf/arc/SutterMBABMCCCCFDTKKK06,
  title = {Hardware and a Tool Chain for ADRES},
  pages = {425-430},
  year = {2006},
  crossref = {conf/arc/2006},
  booktitle = {ARC},
  doi = {10.1007/11802839_51},
  author = {Bjorn De Sutter and Bingfeng Mei and Andrei Bartic and Tom Vander Aa and Mladen Berekovic and Jean-Yves Mignolet and Kris Croes and Paul Coene and Miro Cupac and Aïssa Couvreur and Andy Folens and Steven Dupont and Bert Van Thielen and Andreas Kanstein and Hong-Seok Kim and Sukjin Kim}
}
@proceedings{conf/arc/2007,
  editor = {Pedro C. Diniz},
  editor = {Eduardo Marques},
  editor = {Koen Bertels},
  editor = {Marcio Merino Fernandes},
  editor = {João M. P. Cardoso},
  title = {Reconfigurable Computing: Architectures, Tools and Applications, Third International Workshop, ARC 2007, Mangaratiba, Brazil, March 27-29, 2007},
  booktitle = {ARC},
  series = {Lecture Notes in Computer Science},
  volume = {4419},
  publisher = {Springer},
  year = {2007},
  isbn = {978-3-540-71430-9},
  author = {}
}
@inproceedings{conf/arc/BeuchatMOO07,
  title = {Multiplication over Fpm on FPGA: A Survey},
  pages = {214-225},
  year = {2007},
  crossref = {conf/arc/2007},
  booktitle = {ARC},
  doi = {10.1007/978-3-540-71431-6_20},
  author = {Jean-Luc Beuchat and Takanori Miyoshi and Yoshihito Oyama and Eiji Okamoto}
}
@inproceedings{conf/arc/HartmannGN15,
  title = {Advanced SystemC Tracing and Analysis Framework for Extra-Functional Properties},
  pages = {141-152},
  year = {2015},
  booktitle = {ARC},
  doi = {10.1007/978-3-319-16214-0_12},
  crossref = {conf/arc/2015},
  author = {Philipp A. Hartmann and Kim Grüttner and Wolfgang Nebel}
}
@inproceedings{conf/arc/KretzschmarAL13,
  title = {SEU Resilience of DES, AES and Twofish in SRAM-Based FPGA},
  pages = {37-46},
  year = {2013},
  booktitle = {ARC},
  doi = {10.1007/978-3-642-36812-7_4},
  crossref = {conf/arc/2013},
  author = {Uli Kretzschmar and Armando Astarloa and Jesús Lázaro}
}
@inproceedings{conf/arc/AhmedWHK15,
  title = {Hierarchical Dynamic Power-Gating in FPGAs},
  pages = {27-38},
  year = {2015},
  booktitle = {ARC},
  doi = {10.1007/978-3-319-16214-0_3},
  crossref = {conf/arc/2015},
  author = {Rehan Ahmed and Steven J. E. Wilton and Peter Hallschmid and Richard Klukas}
}
@inproceedings{conf/arc/OstadzadehMGB10,
  title = {QUAD - A Memory Access Pattern Analyser},
  pages = {269-281},
  year = {2010},
  booktitle = {ARC},
  doi = {10.1007/978-3-642-12133-3_25},
  crossref = {conf/arc/2010},
  author = {S. Arash Ostadzadeh and Roel Meeuws and Carlo Galuzzi and Koen Bertels}
}
@inproceedings{conf/arc/YazdaniGPD09,
  title = {Optimizing Memory Access Latencies on a Reconfigurable Multimedia Accelerator: A Case of a Turbo Product Codes Decoder},
  pages = {287-292},
  year = {2009},
  booktitle = {ARC},
  doi = {10.1007/978-3-642-00641-8_30},
  crossref = {conf/arc/2009},
  author = {Samar Yazdani and Thierry Goubier and Bernard Pottier and Catherine Dezan}
}
@inproceedings{conf/arc/SedanoML14,
  title = {Automated Data Flow Graph Partitioning for a Hierarchical Approach to Wordlength Optimization},
  pages = {133-143},
  year = {2014},
  booktitle = {ARC},
  doi = {10.1007/978-3-319-05960-0_12},
  crossref = {conf/arc/2014},
  author = {Enrique Sedano and Daniel Menard and Juan A. López}
}
@inproceedings{conf/arc/LopesC08,
  title = {A High Throughput FPGA-based Floating Point Conjugate Gradient Implementation},
  pages = {75-86},
  year = {2008},
  booktitle = {ARC},
  doi = {10.1007/978-3-540-78610-8_10},
  crossref = {conf/arc/2008},
  author = {Antonio Roldao Lopes and George A. Constantinides}
}
@inproceedings{conf/arc/GoulasGVAV13,
  title = {Coarse Grained Parallelism Optimization for Multicore Architectures: The ALMA Project Approach},
  pages = {235-236},
  year = {2013},
  booktitle = {ARC},
  doi = {10.1007/978-3-642-36812-7_33},
  crossref = {conf/arc/2013},
  author = {George Goulas and Christos Gogos and Christos Valouxis and Panayiotis Alefragis and Nikolaos S. Voros}
}
@inproceedings{conf/arc/ParvezMM10,
  title = {Application Specific FPGA Using Heterogeneous Logic Blocks},
  pages = {92-109},
  year = {2010},
  booktitle = {ARC},
  doi = {10.1007/978-3-642-12133-3_11},
  crossref = {conf/arc/2010},
  author = {Husain Parvez and Zied Marrakchi and Habib Mehrez}
}
@inproceedings{conf/arc/CoferFGLLMSU08,
  title = {Creating the World's Largest Reconfigurable Supercomputing System Based on the Scalable ALTIX System Infrastructure and Benchmarking Life-Science Applications},
  pages = {266-271},
  year = {2008},
  booktitle = {ARC},
  doi = {10.1007/978-3-540-78610-8_27},
  crossref = {conf/arc/2008},
  author = {Haruna Cofer and Matthias Fouquet-Lapar and Timothy Gamerdinger and Christopher Lindahl and Bruce Losure and Alan Mayer and James Swoboda and Teruo Utsumi}
}
@inproceedings{conf/arc/JovanovicTW08,
  title = {A New Self-Managing Hardware Design Approach for FPGA-based Reconfigurable Systems},
  pages = {159-170},
  year = {2008},
  booktitle = {ARC},
  doi = {10.1007/978-3-540-78610-8_17},
  crossref = {conf/arc/2008},
  author = {Slavisa Jovanovic and Camel Tanougast and Serge Weber}
}
@inproceedings{conf/arc/AlleVFNN09,
  title = {Compiling Techniques for Coarse Grained Runtime Reconfigurable Architectures},
  pages = {204-215},
  year = {2009},
  booktitle = {ARC},
  doi = {10.1007/978-3-642-00641-8_21},
  crossref = {conf/arc/2009},
  author = {Mythri Alle and Keshavan Varadarajan and Alexander Fell and S. K. Nandy and Ranjani Narayan}
}
@inproceedings{conf/arc/WeberR09,
  title = {Implementation of the AES Algorithm for a Reconfigurable, Bit Serial, Fully Pipelined Architecture},
  pages = {330-335},
  year = {2009},
  booktitle = {ARC},
  doi = {10.1007/978-3-642-00641-8_37},
  crossref = {conf/arc/2009},
  author = {Raphael Weber and Achim Rettberg}
}
@inproceedings{conf/arc/KavaldjievSWJ06,
  title = {Providing QoS Guarantees in a NoC by Virtual Channel Reservation},
  pages = {299-310},
  year = {2006},
  crossref = {conf/arc/2006},
  booktitle = {ARC},
  doi = {10.1007/11802839_38},
  author = {Nikolay Kavaldjiev and Gerard J. M. Smit and Pascal T. Wolkotte and Pierre G. Jansen}
}
@inproceedings{conf/arc/OttoyPGS13,
  title = {Flexible Design of a Modular Simultaneous Exponentiation Core for Embedded Platforms},
  pages = {115-121},
  year = {2013},
  booktitle = {ARC},
  doi = {10.1007/978-3-642-36812-7_11},
  crossref = {conf/arc/2013},
  author = {Geoffrey Ottoy and Bart Preneel and Jean-Pierre Goemaere and Lieven De Strycker}
}
@inproceedings{conf/arc/ManoukianC11,
  title = {Accurate Floating Point Arithmetic through Hardware Error-Free Transformations},
  pages = {94-101},
  year = {2011},
  booktitle = {ARC},
  doi = {10.1007/978-3-642-19475-7_11},
  crossref = {conf/arc/2011},
  author = {Manouk V. Manoukian and George A. Constantinides}
}
@inproceedings{conf/arc/ChauNELCM13,
  title = {Heterogeneous Reconfigurable System for Adaptive Particle Filters in Real-Time Applications},
  pages = {1-12},
  year = {2013},
  booktitle = {ARC},
  doi = {10.1007/978-3-642-36812-7_1},
  crossref = {conf/arc/2013},
  author = {Thomas C. P. Chau and Xinyu Niu and Alison Eele and Wayne Luk and Peter Y. K. Cheung and Jan M. Maciejowski}
}
@inproceedings{conf/arc/SanderBHB08,
  title = {Data reallocation by exploiting FPGA configuration mechanisms},
  pages = {308-313},
  year = {2008},
  booktitle = {ARC},
  doi = {10.1007/978-3-540-78610-8_34},
  crossref = {conf/arc/2008},
  author = {Oliver Sander and Lars Braun and Michael Hübner and Jürgen Becker}
}
@inproceedings{conf/arc/FekihEJ15,
  title = {An Efficient and Flexible FPGA Implementation of a Face Detection System},
  pages = {243-254},
  year = {2015},
  booktitle = {ARC},
  doi = {10.1007/978-3-319-16214-0_20},
  crossref = {conf/arc/2015},
  author = {Hichem Ben Fekih and Ahmed Elhossini and Ben H. H. Juurlink}
}
@inproceedings{conf/arc/WatanabeW12,
  title = {Triple Module Redundancy of a Laser Array Driver Circuit for Optically Reconfigurable Gate Arrays},
  pages = {163-173},
  year = {2012},
  booktitle = {ARC},
  doi = {10.1007/978-3-642-28365-9_14},
  crossref = {conf/arc/2012},
  author = {Takahiro Watanabe and Minoru Watanabe}
}
@inproceedings{conf/arc/WehbeW14,
  title = {Efficient Buffer Design and Implementation for Wormhole Routers on FPGAs},
  pages = {233-239},
  year = {2014},
  booktitle = {ARC},
  doi = {10.1007/978-3-319-05960-0_23},
  crossref = {conf/arc/2014},
  author = {Taimour Wehbe and Xiaofang Wang}
}
@inproceedings{conf/arc/TheodoropoulosSP09,
  title = {CCproc: A Custom VLIW Cryptography Co-processor for Symmetric-Key Ciphers},
  pages = {318-323},
  year = {2009},
  booktitle = {ARC},
  doi = {10.1007/978-3-642-00641-8_35},
  crossref = {conf/arc/2009},
  author = {Dimitris Theodoropoulos and Alexandros Siskos and Dionisios N. Pnevmatikatos}
}
@inproceedings{conf/arc/WiersemaWP15,
  title = {On-The-Fly Verification of Reconfigurable Image Processing Modules Based on a Proof-Carrying Hardware Approach},
  pages = {365-372},
  year = {2015},
  booktitle = {ARC},
  doi = {10.1007/978-3-319-16214-0_32},
  crossref = {conf/arc/2015},
  author = {Tobias Wiersema and Sen Wu and Marco Platzner}
}
@inproceedings{conf/arc/MatamP13,
  title = {Algorithm Design Methodology for Embedded Architectures},
  pages = {231-232},
  year = {2013},
  booktitle = {ARC},
  doi = {10.1007/978-3-642-36812-7_31},
  crossref = {conf/arc/2013},
  author = {Kiran Kumar Matam and Viktor K. Prasanna}
}
@inproceedings{conf/arc/LimaLMM07,
  title = {Multiple Sequence Alignment Using Reconfigurable Computing},
  pages = {379-384},
  year = {2007},
  crossref = {conf/arc/2007},
  booktitle = {ARC},
  doi = {10.1007/978-3-540-71431-6_37},
  author = {Carlos R. Erig Lima and Heitor S. Lopes and Maiko R. Moroz and Ramon M. Menezes}
}
@inproceedings{conf/arc/ZhangF10,
  title = {Reconfigurable Computing and Task Scheduling for Active Storage Service Processing},
  pages = {294-305},
  year = {2010},
  booktitle = {ARC},
  doi = {10.1007/978-3-642-12133-3_27},
  crossref = {conf/arc/2010},
  author = {Yu Zhang and Dan Feng}
}
@inproceedings{conf/arc/TheodoropoulosKG11,
  title = {A Reconfigurable Audio Beamforming Multi-Core Processor},
  pages = {3-15},
  year = {2011},
  booktitle = {ARC},
  doi = {10.1007/978-3-642-19475-7_3},
  crossref = {conf/arc/2011},
  author = {Dimitris Theodoropoulos and Georgi Kuzmanov and Georgi Gaydadjiev}
}
@inproceedings{conf/arc/ShirahashiW13,
  title = {Dependability-Increasing Method of Processors under a Space Radiation Environment},
  pages = {218},
  year = {2013},
  booktitle = {ARC},
  doi = {10.1007/978-3-642-36812-7_21},
  crossref = {conf/arc/2013},
  author = {Yuya Shirahashi and Minoru Watanabe}
}
@inproceedings{conf/arc/TuanHKA06,
  title = {Performance/Cost Trade-Off Evaluation for the DCT Implementation on the Dynamically Reconfigurable Processor},
  pages = {115-121},
  year = {2006},
  crossref = {conf/arc/2006},
  booktitle = {ARC},
  doi = {10.1007/11802839_16},
  author = {Vu Manh Tuan and Yohei Hasegawa and Naohiro Katsura and Hideharu Amano}
}
@inproceedings{conf/arc/SciclunaB14,
  title = {FPGA-Based Parallel DBSCAN Architecture},
  pages = {1-12},
  year = {2014},
  booktitle = {ARC},
  doi = {10.1007/978-3-319-05960-0_1},
  crossref = {conf/arc/2014},
  author = {Neil Scicluna and Christos-Savvas Bouganis}
}
@inproceedings{conf/arc/LiSG14,
  title = {Simulation of Complex Biochemical Pathways in 3D Process Space via Heterogeneous Computing Platform: Preliminary Results},
  pages = {227-232},
  year = {2014},
  booktitle = {ARC},
  doi = {10.1007/978-3-319-05960-0_22},
  crossref = {conf/arc/2014},
  author = {Jie Li and Amin Salighehdar and Narayan Ganesan}
}
@inproceedings{conf/arc/PopperMG14,
  title = {MicroACP - A Fast and Secure Reconfigurable Asymmetric Crypto-Processor - -Overhead Evaluation of Side-Channel Countermeasures-},
  pages = {240-247},
  year = {2014},
  booktitle = {ARC},
  doi = {10.1007/978-3-319-05960-0_24},
  crossref = {conf/arc/2014},
  author = {Christopher Pöpper and Oliver Mischke and Tim Güneysu}
}
@inproceedings{conf/arc/BeckGC06,
  title = {Dynamic Instruction Merging and a Reconfigurable Array: Dataflow Execution with Software Compatibility},
  pages = {449-454},
  year = {2006},
  crossref = {conf/arc/2006},
  booktitle = {ARC},
  doi = {10.1007/11802839_54},
  author = {Antonio Carlos Schneider Beck and Victor F. Gomes and Luigi Carro}
}
@inproceedings{conf/arc/KanAQ10,
  title = {A GMM-Based Speaker Identification System on FPGA},
  pages = {358-363},
  year = {2010},
  booktitle = {ARC},
  doi = {10.1007/978-3-642-12133-3_34},
  crossref = {conf/arc/2010},
  author = {Phak Len Eh Kan and Tim Allen and Steven F. Quigley}
}
@inproceedings{conf/arc/OliveiraSCA08,
  title = {A Custom Processor for a TDMA Solver in a CFD Application},
  pages = {63-74},
  year = {2008},
  booktitle = {ARC},
  doi = {10.1007/978-3-540-78610-8_9},
  crossref = {conf/arc/2008},
  author = {Filipe Oliveira and Castro M. P. Silva Santos and Fernando A. Castro and José Carlos Alves}
}
@inproceedings{conf/arc/FergerH14,
  title = {Instruction Set Optimization for Application Specific Processors},
  pages = {268-274},
  year = {2014},
  booktitle = {ARC},
  doi = {10.1007/978-3-319-05960-0_28},
  crossref = {conf/arc/2014},
  author = {Max Ferger and Michael Hübner}
}
@inproceedings{conf/arc/HappeTK15,
  title = {Preemptive Hardware Multitasking in ReconOS},
  pages = {79-90},
  year = {2015},
  booktitle = {ARC},
  doi = {10.1007/978-3-319-16214-0_7},
  crossref = {conf/arc/2015},
  author = {Markus Happe and Andreas Traber and Ariane Keller}
}
@inproceedings{conf/arc/LeeHS07,
  title = {Design of a Reversible PLD Architecture},
  pages = {85-90},
  year = {2007},
  crossref = {conf/arc/2007},
  booktitle = {ARC},
  doi = {10.1007/978-3-540-71431-6_8},
  author = {Jae-Jin Lee and Dong-Guk Hwang and Gi-Yong Song}
}
@inproceedings{conf/arc/MorozovMS10,
  title = {An Analysis of Delay Based PUF Implementations on FPGA},
  pages = {382-387},
  year = {2010},
  booktitle = {ARC},
  doi = {10.1007/978-3-642-12133-3_37},
  crossref = {conf/arc/2010},
  author = {Sergey Morozov and Abhranil Maiti and Patrick Schaumont}
}
@inproceedings{conf/arc/GravesPHBA15,
  title = {Hardware Synthesis from Functional Embedded Domain-Specific Languages: A Case Study in Regular Expression Compilation},
  pages = {41-52},
  year = {2015},
  booktitle = {ARC},
  doi = {10.1007/978-3-319-16214-0_4},
  crossref = {conf/arc/2015},
  author = {Ian Graves and Adam M. Procter and William L. Harrison and Michela Becchi and Gerard Allwein}
}
@inproceedings{conf/arc/WuSCWY11,
  title = {FPGA Accelerated Parallel Sparse Matrix Factorization for Circuit Simulations},
  pages = {302-315},
  year = {2011},
  booktitle = {ARC},
  doi = {10.1007/978-3-642-19475-7_33},
  crossref = {conf/arc/2011},
  author = {Wei Wu and Yi Shan and Xiaoming Chen and Yu Wang 0002 and Huazhong Yang}
}
@inproceedings{conf/arc/RinconBMLD09,
  title = {Transparent Dynamic Reconfiguration as a Service of a System-Level Middleware},
  pages = {281-286},
  year = {2009},
  booktitle = {ARC},
  doi = {10.1007/978-3-642-00641-8_29},
  crossref = {conf/arc/2009},
  author = {Fernando Rincón and Jesús Barba and Francisco Moya and Juan Carlos López and Julio Dondo}
}
@inproceedings{conf/arc/SaghirN07,
  title = {A Configurable Multi-ported Register File Architecture for Soft Processor Cores},
  pages = {14-25},
  year = {2007},
  crossref = {conf/arc/2007},
  booktitle = {ARC},
  doi = {10.1007/978-3-540-71431-6_2},
  author = {Mazen A. R. Saghir and Rawan Naous}
}
@inproceedings{conf/arc/SonmezASUCHSV11,
  title = {From Plasma to BeeFarm: Design Experience of an FPGA-Based Multicore Prototype},
  pages = {350-362},
  year = {2011},
  booktitle = {ARC},
  doi = {10.1007/978-3-642-19475-7_37},
  crossref = {conf/arc/2011},
  author = {Nehir Sönmez and Oriol Arcas and Gokhan Sayilar and Osman S. Unsal and Adrián Cristal and Ibrahim Hur and Satnam Singh and Mateo Valero}
}
@inproceedings{conf/arc/Wilton10,
  title = {Towards Analytical Methods for FPGA Architecture Investigation},
  pages = {3},
  year = {2010},
  booktitle = {ARC},
  doi = {10.1007/978-3-642-12133-3_3},
  crossref = {conf/arc/2010},
  author = {Steven J. E. Wilton}
}
@inproceedings{conf/arc/BaylissC11,
  title = {Application Specific Memory Access, Reuse and Reordering for SDRAM},
  pages = {41-52},
  year = {2011},
  booktitle = {ARC},
  doi = {10.1007/978-3-642-19475-7_6},
  crossref = {conf/arc/2011},
  author = {Samuel Bayliss and George A. Constantinides}
}
@inproceedings{conf/arc/AppiahHKAD09,
  title = {FPGA-Based Anomalous Trajectory Detection Using SOFM},
  pages = {243-254},
  year = {2009},
  booktitle = {ARC},
  doi = {10.1007/978-3-642-00641-8_24},
  crossref = {conf/arc/2009},
  author = {Kofi Appiah and Andrew Hunter and Tino Kluge and Philip Aiken and Patrick Dickinson}
}
@inproceedings{conf/arc/IturbeBAAM11,
  title = {A (Fault-Tolerant)2 Scheduler for Real-Time HW Tasks},
  pages = {79-87},
  year = {2011},
  booktitle = {ARC},
  doi = {10.1007/978-3-642-19475-7_9},
  crossref = {conf/arc/2011},
  author = {Xabier Iturbe and Khaled Benkrid and Tughrul Arslan and Mikel Azkarate-askasua and Imanol Martinez}
}
@inproceedings{conf/arc/ZadkhoshFA12,
  title = {Performance Analysis of Reconfigurable Processors Using MVA Analysis},
  pages = {342-349},
  year = {2012},
  booktitle = {ARC},
  doi = {10.1007/978-3-642-28365-9_30},
  crossref = {conf/arc/2012},
  author = {Ehsan Zadkhosh and Sepide Fatahi and Mahmood Ahmadi}
}
@inproceedings{conf/arc/ChtourouMPAMA15,
  title = {Mesh of Clusters FPGA Architectures: Exploration Methodology and Interconnect Optimization},
  pages = {411-418},
  year = {2015},
  booktitle = {ARC},
  doi = {10.1007/978-3-319-16214-0_37},
  crossref = {conf/arc/2015},
  author = {Sonda Chtourou and Zied Marrakchi and Vinod Pangracious and Emna Amouri and Habib Mehrez and Mohamed Abid}
}
@inproceedings{conf/arc/AliasPP11,
  title = {Automatic Generation of FPGA-Specific Pipelined Accelerators},
  pages = {53-66},
  year = {2011},
  booktitle = {ARC},
  doi = {10.1007/978-3-642-19475-7_7},
  crossref = {conf/arc/2011},
  author = {Christophe Alias and Bogdan Pasca and Alexandru Plesco}
}
@inproceedings{conf/arc/WeinertBLL07,
  title = {Simulation of the Dynamic Behavior of One-Dimensional Cellular Automata Using Reconfigurable Computing},
  pages = {385-390},
  year = {2007},
  crossref = {conf/arc/2007},
  booktitle = {ARC},
  doi = {10.1007/978-3-540-71431-6_38},
  author = {Wagner Rodrigo Weinert and César Manuel Vargas Benítez and Heitor S. Lopes and Carlos R. Erig Lima}
}
@inproceedings{conf/arc/KepaMKBHB09,
  title = {FPGA Analysis Tool: High-Level Flows for Low-Level Design Analysis in Reconfigurable Computing},
  pages = {62-73},
  year = {2009},
  booktitle = {ARC},
  doi = {10.1007/978-3-642-00641-8_9},
  crossref = {conf/arc/2009},
  author = {Krzysztof Kepa and Fearghal Morgan and Krzysztof Kosciuszkiewicz and Lars Braun and Michael Hübner and Jürgen Becker}
}
@inproceedings{conf/arc/StandaertMPQ06,
  title = {Updates on the Security of FPGAs Against Power Analysis Attacks},
  pages = {335-346},
  year = {2006},
  crossref = {conf/arc/2006},
  booktitle = {ARC},
  doi = {10.1007/11802839_42},
  author = {François-Xavier Standaert and François Macé and Eric Peeters and Jean-Jacques Quisquater}
}
@inproceedings{conf/arc/MinhasBC14,
  title = {GPU vs FPGA: A Comparative Analysis for Non-standard Precision},
  pages = {298-305},
  year = {2014},
  booktitle = {ARC},
  doi = {10.1007/978-3-319-05960-0_32},
  crossref = {conf/arc/2014},
  author = {Umar Ibrahim Minhas and Samuel Bayliss and George A. Constantinides}
}
@inproceedings{conf/arc/EugenioA09,
  title = {Hardware/Software FPGA Architecture for Robotics Applications},
  pages = {27-38},
  year = {2009},
  booktitle = {ARC},
  doi = {10.1007/978-3-642-00641-8_6},
  crossref = {conf/arc/2009},
  author = {Juan Carlos Moctezuma Eugenio and Miguel Arias-Estrada}
}
@proceedings{conf/arc/2013,
  editor = {Philip Brisk},
  editor = {José Gabriel F. Coutinho},
  editor = {Pedro C. Diniz},
  title = {Reconfigurable Computing: Architectures, Tools and Applications - 9th International Symposium, ARC 2013, Los Angeles, CA, USA, March 25-27, 2013. Proceedings},
  year = {2013},
  publisher = {Springer},
  series = {Lecture Notes in Computer Science},
  volume = {7806},
  doi = {10.1007/978-3-642-36812-7},
  isbn = {978-3-642-36811-0},
  booktitle = {ARC},
  author = {}
}
@inproceedings{conf/arc/DouXW07,
  title = {The Implementation of a Coarse-Grained Reconfigurable Architecture with Loop Self-pipelining},
  pages = {155-166},
  year = {2007},
  crossref = {conf/arc/2007},
  booktitle = {ARC},
  doi = {10.1007/978-3-540-71431-6_15},
  author = {Yong Dou and Jinhui Xu and Guiming Wu}
}
@inproceedings{conf/arc/BarrancoTDR11,
  title = {Hierarchical Optical Flow Estimation Architecture Using Color Cues},
  pages = {269-274},
  year = {2011},
  booktitle = {ARC},
  doi = {10.1007/978-3-642-19475-7_28},
  crossref = {conf/arc/2011},
  author = {Francisco Barranco and Matteo Tomasi and Javier Díaz and Eduardo Ros}
}
@inproceedings{conf/arc/ShoufanH10,
  title = {Reconfigurable Computing Education in Computer Science},
  pages = {329-336},
  year = {2010},
  booktitle = {ARC},
  doi = {10.1007/978-3-642-12133-3_30},
  crossref = {conf/arc/2010},
  author = {Abdulhadi Shoufan and Sorin Alexander Huss}
}
@inproceedings{conf/arc/Tulbure11,
  title = {A Dynamic Reconfigurable CPLD Architecture for Structured ASIC Technology},
  pages = {296-301},
  year = {2011},
  booktitle = {ARC},
  doi = {10.1007/978-3-642-19475-7_32},
  crossref = {conf/arc/2011},
  author = {Traian Tulbure}
}
@inproceedings{conf/arc/HussainPUCAVH14,
  title = {Stand-Alone Memory Controller for Graphics System},
  pages = {108-120},
  year = {2014},
  booktitle = {ARC},
  doi = {10.1007/978-3-319-05960-0_10},
  crossref = {conf/arc/2014},
  author = {Tassadaq Hussain and Oscar Palomar and Osman S. Ünsal and Adrián Cristal and Eduard Ayguadé and Mateo Valero and Amna Haider}
}
@inproceedings{conf/arc/GlaserDHG10,
  title = {A Dedicated Reconfigurable Architecture for Finite State Machines},
  pages = {122-133},
  year = {2010},
  booktitle = {ARC},
  doi = {10.1007/978-3-642-12133-3_13},
  crossref = {conf/arc/2010},
  author = {Johann Glaser and Markus Damm and Jan Haase and Christoph Grimm 0001}
}
@inproceedings{conf/arc/HeinigSRS09,
  title = {ACCFS - Operating System Integration of Computational Accelerators Using a VFS Approach},
  pages = {374-379},
  year = {2009},
  booktitle = {ARC},
  doi = {10.1007/978-3-642-00641-8_44},
  crossref = {conf/arc/2009},
  author = {Andreas Heinig and Jochen Strunk and Wolfgang Rehm and Heiko Schick}
}
@inproceedings{conf/arc/NoltingVGB15,
  title = {Exploring Dynamic Reconfigurable CORDIC Co-Processors Tightly Coupled with a VLIW-SIMD Soft-Processor Architecture},
  pages = {401-410},
  year = {2015},
  booktitle = {ARC},
  doi = {10.1007/978-3-319-16214-0_36},
  crossref = {conf/arc/2015},
  author = {Stephan Nolting and Guillermo Payá Vayá and Florian Giesemann and Holger Blume}
}
@inproceedings{conf/arc/HeshamRGE15,
  title = {Survey on Real-Time Network-on-Chip Architectures},
  pages = {191-202},
  year = {2015},
  booktitle = {ARC},
  doi = {10.1007/978-3-319-16214-0_16},
  crossref = {conf/arc/2015},
  author = {Salma Hesham and Jens Rettkowski and Diana Göhringer and Mohamed A. Abd El-Ghany}
}
@inproceedings{conf/arc/FonsFCL06,
  title = {Trigonometric Computing Embedded in a Dynamically Reconfigurable CORDIC System-on-Chip},
  pages = {122-127},
  year = {2006},
  crossref = {conf/arc/2006},
  booktitle = {ARC},
  doi = {10.1007/11802839_17},
  author = {Francisco Fons and Mariano Fons and Enrique Cantó and Mariano López}
}
@inproceedings{conf/arc/AntonopoulosKVH15,
  title = {Robots in Assisted Living Environments as an Unobtrusive, Efficient, Reliable and Modular Solution for Independent Ageing: The RADIO Perspective},
  pages = {519-530},
  year = {2015},
  booktitle = {ARC},
  doi = {10.1007/978-3-319-16214-0_48},
  crossref = {conf/arc/2015},
  author = {Christos P. Antonopoulos and Georgios Keramidas and Nikolaos S. Voros and Michael Hübner and Diana Göhringer and Maria Dagioglou and Theodoros Giannakopoulos and Stasinos Konstantopoulos and Vangelis Karkaletsis}
}
@inproceedings{conf/arc/PangraciousMAM13,
  title = {Performance Analysis and Optimization of High Density Tree-Based 3D Multilevel FPGA},
  pages = {197-209},
  year = {2013},
  booktitle = {ARC},
  doi = {10.1007/978-3-642-36812-7_19},
  crossref = {conf/arc/2013},
  author = {Vinod Pangracious and Zied Marrakchi and Emna Amouri and Habib Mehrez}
}
@inproceedings{conf/arc/PanM11,
  title = {A Correlation Power Analysis Attack against Tate Pairing on FPGA},
  pages = {340-349},
  year = {2011},
  booktitle = {ARC},
  doi = {10.1007/978-3-642-19475-7_36},
  crossref = {conf/arc/2011},
  author = {Weibo Pan and William P. Marnane}
}
@inproceedings{conf/arc/BonatoHM06,
  title = {An Embedded Multi-camera System for Simultaneous Localization and Mapping},
  pages = {109-114},
  year = {2006},
  crossref = {conf/arc/2006},
  booktitle = {ARC},
  doi = {10.1007/11802839_15},
  author = {Vanderlei Bonato and José A. M. de Holanda and Eduardo Marques}
}
@inproceedings{conf/arc/HabibKG15,
  title = {Efficient SR-Latch PUF},
  pages = {205-216},
  year = {2015},
  booktitle = {ARC},
  doi = {10.1007/978-3-319-16214-0_17},
  crossref = {conf/arc/2015},
  author = {Bilal Habib and Jens-Peter Kaps and Kris Gaj}
}
@inproceedings{conf/arc/DiamantopoulosX15,
  title = {Dynamic Memory Management in Vivado-HLS for Scalable Many-Accelerator Architectures},
  pages = {117-128},
  year = {2015},
  booktitle = {ARC},
  doi = {10.1007/978-3-319-16214-0_10},
  crossref = {conf/arc/2015},
  author = {Dionysios Diamantopoulos and Sotirios Xydis and Kostas Siozios and Dimitrios Soudris}
}
@inproceedings{conf/arc/DragomirPBW08,
  title = {Optimal Unroll Factor for Reconfigurable Architectures},
  pages = {4-14},
  year = {2008},
  booktitle = {ARC},
  doi = {10.1007/978-3-540-78610-8_4},
  crossref = {conf/arc/2008},
  author = {Ozana Silvia Dragomir and Elena Moscu Panainte and Koen Bertels and Stephan Wong}
}
@proceedings{conf/arc/2014,
  editor = {Diana Goehringer},
  editor = {Marco Domenico Santambrogio},
  editor = {João M. P. Cardoso},
  editor = {Koen Bertels},
  title = {Reconfigurable Computing: Architectures, Tools, and Applications - 10th International Symposium, ARC 2014, Vilamoura, Portugal, April 14-16, 2014. Proceedings},
  year = {2014},
  publisher = {Springer},
  series = {Lecture Notes in Computer Science},
  volume = {8405},
  doi = {10.1007/978-3-319-05960-0},
  isbn = {978-3-319-05959-4},
  booktitle = {ARC},
  author = {}
}
@inproceedings{conf/arc/ChikhiDNQ07,
  title = {Combining Flash Memory and FPGAs to Efficiently Implement a Massively Parallel Algorithm for Content-Based Image Retrieval},
  pages = {247-258},
  year = {2007},
  crossref = {conf/arc/2007},
  booktitle = {ARC},
  doi = {10.1007/978-3-540-71431-6_23},
  author = {Rayan Chikhi and Steven Derrien and Auguste Noumsi and Patrice Quinton}
}
@inproceedings{conf/arc/TurkiMMA13,
  title = {Iterative Routing Algorithm of Inter-FPGA Signals for Multi-FPGA Prototyping Platform},
  pages = {210-217},
  year = {2013},
  booktitle = {ARC},
  doi = {10.1007/978-3-642-36812-7_20},
  crossref = {conf/arc/2013},
  author = {Mariem Turki and Zied Marrakchi and Habib Mehrez and Mohamed Abid}
}
@inproceedings{conf/arc/BoonpoongaJSK10,
  title = {FPGA Implementation of QR Decomposition Using MGS Algorithm},
  pages = {394-399},
  year = {2010},
  booktitle = {ARC},
  doi = {10.1007/978-3-642-12133-3_39},
  crossref = {conf/arc/2010},
  author = {Akkarat Boonpoonga and Sompop Janyavilas and Phaophak Sirisuk and Monai Krairiksh}
}
@inproceedings{conf/arc/BenitezMRL06,
  title = {A Reconfigurable Data Cache for Adaptive Processors},
  pages = {230-242},
  year = {2006},
  crossref = {conf/arc/2006},
  booktitle = {ARC},
  doi = {10.1007/11802839_31},
  author = {Domingo Benitez and Juan C. Moure and Dolores Rexachs and Emilio Luque}
}
@proceedings{conf/arc/2015,
  editor = {Kentaro Sano},
  editor = {Dimitrios Soudris},
  editor = {Michael Hübner},
  editor = {Pedro C. Diniz},
  title = {Applied Reconfigurable Computing - 11th International Symposium, ARC 2015, Bochum, Germany, April 13-17, 2015, Proceedings},
  booktitle = {ARC},
  publisher = {Springer},
  year = {2015},
  series = {Lecture Notes in Computer Science},
  volume = {9040},
  isbn = {978-3-319-16213-3},
  doi = {10.1007/978-3-319-16214-0},
  author = {}
}
@inproceedings{conf/arc/AlouaniSN14,
  title = {ARABICA: A Reconfigurable Arithmetic Block for ISA Customization},
  pages = {248-253},
  year = {2014},
  booktitle = {ARC},
  doi = {10.1007/978-3-319-05960-0_25},
  crossref = {conf/arc/2014},
  author = {Ihsen Alouani and Mazen A. R. Saghir and Smaïl Niar}
}
@inproceedings{conf/arc/JoshiVS06,
  title = {Quality Driven Dynamic Low Power Reconfiguration of Handhelds},
  pages = {59-64},
  year = {2006},
  crossref = {conf/arc/2006},
  booktitle = {ARC},
  doi = {10.1007/11802839_9},
  author = {Hiren Joshi and S. S. Verma and G. K. Sharma}
}
@inproceedings{conf/arc/KrishnamoorthyVFANN11,
  title = {Dataflow Graph Partitioning for Optimal Spatio-Temporal Computation on a Coarse Grain Reconfigurable Architecture},
  pages = {125-132},
  year = {2011},
  booktitle = {ARC},
  doi = {10.1007/978-3-642-19475-7_15},
  crossref = {conf/arc/2011},
  author = {Ratna Krishnamoorthy and Keshavan Varadarajan and Masahiro Fujita and Mythri Alle and S. K. Nandy and Ranjani Narayan}
}
@inproceedings{conf/arc/ChenP15,
  title = {DRAM Row Activation Energy Optimization for Stride Memory Access on FPGA-Based Systems},
  pages = {349-356},
  year = {2015},
  booktitle = {ARC},
  doi = {10.1007/978-3-319-16214-0_30},
  crossref = {conf/arc/2015},
  author = {Ren Chen and Viktor K. Prasanna}
}
@inproceedings{conf/arc/ScholzB06,
  title = {Self Reconfiguring EPIC Soft Core Processors},
  pages = {182-186},
  year = {2006},
  crossref = {conf/arc/2006},
  booktitle = {ARC},
  doi = {10.1007/11802839_25},
  author = {Rainer Scholz and Klaus Buchenrieder}
}
@inproceedings{conf/arc/LakysZKC11,
  title = {Magnetic Look-Up Table (MLUT) Featuring Radiation Hardness, High Performance and Low Power},
  pages = {275-280},
  year = {2011},
  booktitle = {ARC},
  doi = {10.1007/978-3-642-19475-7_29},
  crossref = {conf/arc/2011},
  author = {Yahya Lakys and Weisheng Zhao and Jacques-Olivier Klein and Claude Chappert}
}
@inproceedings{conf/arc/Wong13,
  title = {Embedded Reconfigurable Architectures},
  pages = {229-230},
  year = {2013},
  booktitle = {ARC},
  doi = {10.1007/978-3-642-36812-7_30},
  crossref = {conf/arc/2013},
  author = {Stephan Wong}
}
@inproceedings{conf/arc/AntonopoulosKV13,
  title = {Efficient Hardware Based Security Algorithm Implementation for WSN Medical Applications: The ARMOR Perspective},
  pages = {233-234},
  year = {2013},
  booktitle = {ARC},
  doi = {10.1007/978-3-642-36812-7_32},
  crossref = {conf/arc/2013},
  author = {Christos P. Antonopoulos and George Krikis and Nikolaos S. Voros}
}
@inproceedings{conf/arc/FarooqPMM11,
  title = {Comparison between Heterogeneous Mesh-Based and Tree-Based Application Specific FPGA},
  pages = {218-229},
  year = {2011},
  booktitle = {ARC},
  doi = {10.1007/978-3-642-19475-7_23},
  crossref = {conf/arc/2011},
  author = {Umer Farooq and Husain Parvez and Zied Marrakchi and Habib Mehrez}
}
@inproceedings{conf/arc/CichonGP06,
  title = {Handel-C Design Enhancement for FPGA-Based DV Decoder},
  pages = {128-133},
  year = {2006},
  crossref = {conf/arc/2006},
  booktitle = {ARC},
  doi = {10.1007/11802839_18},
  author = {Slawomir Cichon and Marek Gorgon and Miroslaw Pac}
}
@inproceedings{conf/arc/WuKMB07,
  title = {MT-ADRES: Multithreading on Coarse-Grained Reconfigurable Architecture},
  pages = {26-38},
  year = {2007},
  crossref = {conf/arc/2007},
  booktitle = {ARC},
  doi = {10.1007/978-3-540-71431-6_3},
  author = {Kehuai Wu and Andreas Kanstein and Jan Madsen and Mladen Berekovic}
}
@inproceedings{conf/arc/AnjamW13,
  title = {Configurable Fault-Tolerance for a Configurable VLIW Processor},
  pages = {167-178},
  year = {2013},
  booktitle = {ARC},
  doi = {10.1007/978-3-642-36812-7_16},
  crossref = {conf/arc/2013},
  author = {Fakhar Anjam and Stephan Wong}
}
@inproceedings{conf/arc/FazlaliZG10,
  title = {A Modified Merging Approach for Datapath Configuration Time Reduction},
  pages = {318-328},
  year = {2010},
  booktitle = {ARC},
  doi = {10.1007/978-3-642-12133-3_29},
  crossref = {conf/arc/2010},
  author = {Mahmood Fazlali and Ali Zakerolhosseini and Georgi Gaydadjiev}
}
@inproceedings{conf/arc/DinechinD12,
  title = {Table-Based Division by Small Integer Constants},
  pages = {53-63},
  year = {2012},
  booktitle = {ARC},
  doi = {10.1007/978-3-642-28365-9_5},
  crossref = {conf/arc/2012},
  author = {Florent de Dinechin and Laurent-Stéphane Didier}
}
@proceedings{conf/arc/2010,
  editor = {Phaophak Sirisuk},
  editor = {Fearghal Morgan},
  editor = {Tarek A. El-Ghazawi},
  editor = {Hideharu Amano},
  title = {Reconfigurable Computing: Architectures, Tools and Applications, 6th International Symposium, ARC 2010, Bangkok, Thailand, March 17-19, 2010. Proceedings},
  volume = {5992},
  year = {2010},
  doi = {10.1007/978-3-642-12133-3},
  isbn = {978-3-642-12132-6},
  booktitle = {ARC},
  series = {Lecture Notes in Computer Science},
  publisher = {Springer},
  author = {}
}
@inproceedings{conf/arc/SantnerPAA08,
  title = {Symmetric Multiprocessor Design for Hybrid CPU/FPGA SoCs},
  pages = {99-110},
  year = {2008},
  booktitle = {ARC},
  doi = {10.1007/978-3-540-78610-8_12},
  crossref = {conf/arc/2008},
  author = {Shane Santner and Wesley Peck and Jason Agron and David L. Andrews}
}
@inproceedings{conf/arc/PapaefstathiouC15,
  title = {COSSIM: A Novel, Comprehensible, Ultra-Fast, Security-Aware CPS Simulator},
  pages = {542-553},
  year = {2015},
  booktitle = {ARC},
  doi = {10.1007/978-3-319-16214-0_50},
  crossref = {conf/arc/2015},
  author = {Ioannis Papaefstathiou and Gregory Chrysos and Lambros Sarakis}
}
@inproceedings{conf/arc/JevticCC07,
  title = {Switching Activity Models for Power Estimation in FPGA Multipliers},
  pages = {201-213},
  year = {2007},
  crossref = {conf/arc/2007},
  booktitle = {ARC},
  doi = {10.1007/978-3-540-71431-6_19},
  author = {Ruzica Jevtic and Carlos Carreras and Gabriel Caffarena}
}
@inproceedings{conf/arc/EngelLK11,
  title = {Feasibility Analysis of Reconfigurable Computing in Low-Power Wireless Sensor Applications},
  pages = {261-268},
  year = {2011},
  booktitle = {ARC},
  doi = {10.1007/978-3-642-19475-7_27},
  crossref = {conf/arc/2011},
  author = {Andreas Engel 0003 and Björn Liebig and Andreas Koch 0001}
}
@inproceedings{conf/arc/GomesVC13,
  title = {A Fast Poisson Solver for Hybrid Reconfigurable System},
  pages = {47-58},
  year = {2013},
  booktitle = {ARC},
  doi = {10.1007/978-3-642-36812-7_5},
  crossref = {conf/arc/2013},
  author = {Vitor Gomes and Haroldo Fraga de Campos Velho and Andrea Charão}
}
@inproceedings{conf/arc/McGettrickGM07,
  title = {Searching the Web with an FPGA Based Search Engine},
  pages = {350-357},
  year = {2007},
  crossref = {conf/arc/2007},
  booktitle = {ARC},
  doi = {10.1007/978-3-540-71431-6_33},
  author = {Séamas McGettrick and Dermot Geraghty and Ciarán McElroy}
}
@inproceedings{conf/arc/GuntoroZSKKG06,
  title = {Implementation of Realtime and Highspeed Phase Detector on FPGA},
  pages = {1-11},
  year = {2006},
  crossref = {conf/arc/2006},
  booktitle = {ARC},
  doi = {10.1007/11802839_1},
  author = {Andre Guntoro and Peter Zipf and Oliver Soffke and Harald Klingbeil and Martin Kumm and Manfred Glesner}
}
@inproceedings{conf/arc/TalipAOFA12,
  title = {Cost Effective Implementation of Flux Limiter Functions Using Partial Reconfiguration},
  pages = {215-226},
  year = {2012},
  booktitle = {ARC},
  doi = {10.1007/978-3-642-28365-9_18},
  crossref = {conf/arc/2012},
  author = {Mohamad Sofian Abu Talip and Takayuki Akamine and Yasunori Osana and Naoyuki Fujita and Hideharu Amano}
}
@inproceedings{conf/arc/WangLZF12,
  title = {CRAIS: A Crossbar Based Adaptive Interconnection Scheme},
  pages = {379-384},
  year = {2012},
  booktitle = {ARC},
  doi = {10.1007/978-3-642-28365-9_35},
  crossref = {conf/arc/2012},
  author = {Chao Wang and Xi Li and Xuehai Zhou and Xiaojing Feng}
}
@inproceedings{conf/arc/YiPPR09,
  title = {Fully Pipelined Hardware Implementation of 128-Bit SEED Block Cipher Algorithm},
  pages = {181-192},
  year = {2009},
  booktitle = {ARC},
  doi = {10.1007/978-3-642-00641-8_19},
  crossref = {conf/arc/2009},
  author = {Jaeyoung Yi and Karam Park and Joonseok Park and Won Woo Ro}
}
@inproceedings{conf/arc/SchulzeS11,
  title = {Design, Implementation, and Verification of an Adaptable Processor in Lava HDL},
  pages = {145-156},
  year = {2011},
  booktitle = {ARC},
  doi = {10.1007/978-3-642-19475-7_17},
  crossref = {conf/arc/2011},
  author = {Stefan Schulze and Sergei Sawitzki}
}
@inproceedings{conf/arc/KohlerSBS08,
  title = {Efficiency of Dynamic Reconfigurable Datapath Extensions -- A Case Study},
  pages = {296-301},
  year = {2008},
  booktitle = {ARC},
  doi = {10.1007/978-3-540-78610-8_32},
  crossref = {conf/arc/2008},
  author = {Steffen Köhler and Jan Schirok and Jens Braunes and Rainer G. Spallek}
}
@inproceedings{conf/arc/Cheung10,
  title = {Process Variability and Degradation: New Frontier for Reconfigurable},
  pages = {2},
  year = {2010},
  booktitle = {ARC},
  doi = {10.1007/978-3-642-12133-3_2},
  crossref = {conf/arc/2010},
  author = {Peter Y. K. Cheung}
}
@inproceedings{conf/arc/Nelson09,
  title = {FPGA Design Productivity - A Discussion of the State of the Art and a Research Agenda},
  pages = {1},
  year = {2009},
  booktitle = {ARC},
  doi = {10.1007/978-3-642-00641-8_1},
  crossref = {conf/arc/2009},
  author = {Brent E. Nelson}
}
@inproceedings{conf/arc/RockeMMM07,
  title = {Reconfigurable Hardware Evolution Platform for a Spiking Neural Network Robotics Controller},
  pages = {373-378},
  year = {2007},
  crossref = {conf/arc/2007},
  booktitle = {ARC},
  doi = {10.1007/978-3-540-71431-6_36},
  author = {Patrick Rocke and Brian McGinley and Fearghal Morgan and John Maher}
}
@inproceedings{conf/arc/RettkowskiWSG15,
  title = {A Flexible Software Framework for Dynamic Task Allocation on MPSoCs Evaluated in an Automotive Context},
  pages = {255-266},
  year = {2015},
  booktitle = {ARC},
  doi = {10.1007/978-3-319-16214-0_21},
  crossref = {conf/arc/2015},
  author = {Jens Rettkowski and Philipp Wehner and Marc Schülper and Diana Göhringer}
}
@inproceedings{conf/arc/BiazusR15,
  title = {Reducing Storage Costs of Reconfiguration Contexts by Sharing Instruction Memory Cache Blocks},
  pages = {3-14},
  year = {2015},
  booktitle = {ARC},
  doi = {10.1007/978-3-319-16214-0_1},
  crossref = {conf/arc/2015},
  author = {Thiago Baldissera Biazus and Mateus Beck Rutzig}
}
@inproceedings{conf/arc/ButlerS11,
  title = {Index to Constant Weight Codeword Converter},
  pages = {193-205},
  year = {2011},
  booktitle = {ARC},
  doi = {10.1007/978-3-642-19475-7_21},
  crossref = {conf/arc/2011},
  author = {Jon T. Butler and Tsutomu Sasao}
}
@inproceedings{conf/arc/BuenoAHM15,
  title = {Reconfigurable Hardware Assist for Linux Process Scheduling in Heterogeneous Multicore SoCs},
  pages = {435-442},
  year = {2015},
  booktitle = {ARC},
  doi = {10.1007/978-3-319-16214-0_40},
  crossref = {conf/arc/2015},
  author = {Maikon A. F. Bueno and Carlos R. P. Almeida Jr. and José A. M. de Holanda and Eduardo Marques}
}
@inproceedings{conf/arc/NakaharaSM13,
  title = {An Architecture for IPv6 Lookup Using Parallel Index Generation Units},
  pages = {59-71},
  year = {2013},
  booktitle = {ARC},
  doi = {10.1007/978-3-642-36812-7_6},
  crossref = {conf/arc/2013},
  author = {Hiroki Nakahara and Tsutomu Sasao and Munehiro Matsuura}
}
@inproceedings{conf/arc/VassiliadisTN08,
  title = {ARISE Machines: Extending Processors with Hybrid Accelerators},
  pages = {195-206},
  year = {2008},
  booktitle = {ARC},
  doi = {10.1007/978-3-540-78610-8_20},
  crossref = {conf/arc/2008},
  author = {Nikolaos Vassiliadis and George Theodoridis and Spiridon Nikolaidis}
}
@inproceedings{conf/arc/LabrecqueJS10,
  title = {Application-Specific Signatures for Transactional Memory in Soft Processors},
  pages = {42-54},
  year = {2010},
  booktitle = {ARC},
  doi = {10.1007/978-3-642-12133-3_7},
  crossref = {conf/arc/2010},
  author = {Martin Labrecque and Mark C. Jeffrey and J. Gregory Steffan}
}
@inproceedings{conf/arc/ZhouLZL13,
  title = {Ant Colony Optimization for Application Mapping in Coarse-Grained Reconfigurable Array},
  pages = {219},
  year = {2013},
  booktitle = {ARC},
  doi = {10.1007/978-3-642-36812-7_22},
  crossref = {conf/arc/2013},
  author = {Li Zhou and Dongpei Liu and Botao Zhang and Hengzhu Liu}
}
