// Seed: 264888419
module module_0;
  tri id_1;
  assign id_1 = 1;
  wire id_2;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  integer id_7;
  module_0 modCall_1 ();
endmodule
module module_2 (
    output wor   id_0,
    input  uwire id_1,
    output wand  id_2,
    output uwire id_3,
    input  wire  id_4
);
  wire id_6;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
