{
  "Top": "fir_filter",
  "RtlTop": "fir_filter",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "1",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z010",
    "Package": "-clg400",
    "Speed": "-1"
  },
  "HlsSolution": {"Config": [
      "config_export -display_name=fir_filte_mod",
      "config_export -format=ip_catalog",
      "config_export -library=hls",
      "config_export -rtl=verilog",
      "config_export -vendor=UAM",
      "config_export -version=1.5"
    ]},
  "Args": {
    "datain": {
      "index": "0",
      "type": {
        "kinds": [
          "struct",
          "array"
        ],
        "dataType": "ap_axis_custom",
        "arraySizes": ["2"],
        "structImpl": "flat-field",
        "dataPack": true,
        "fields": {
          "data": {
            "order": "0",
            "dataType": "ap_int",
            "dataWidth": "32",
            "interfaceRef": "datain",
            "bitMap": "31:0",
            "portRef": "TDATA",
            "structImpl": "interface",
            "dataPack": true
          },
          "last": {
            "order": "1",
            "dataType": "ap_uint",
            "dataWidth": "1",
            "interfaceRef": "datain",
            "bitMap": "0:0",
            "portRef": "TDATA",
            "structImpl": "interface",
            "dataPack": true
          }
        }
      }
    },
    "dataout": {
      "index": "1",
      "type": {
        "kinds": [
          "struct",
          "array"
        ],
        "dataType": "ap_axis_custom",
        "arraySizes": ["2"],
        "structImpl": "flat-field",
        "dataPack": true,
        "fields": {
          "data": {
            "order": "0",
            "dataType": "ap_int",
            "dataWidth": "32",
            "interfaceRef": "dataout",
            "bitMap": "31:0",
            "portRef": "TDATA",
            "structImpl": "interface",
            "dataPack": true
          },
          "last": {
            "order": "1",
            "dataType": "ap_uint",
            "dataWidth": "1",
            "interfaceRef": "dataout",
            "bitMap": "0:0",
            "portRef": "TDATA",
            "structImpl": "interface",
            "dataPack": true
          }
        }
      }
    }
  },
  "Return": {
    
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "131",
    "Uncertainty": "1.25"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "UAM",
    "Library": "hls",
    "Name": "fir_filter",
    "Version": "1.5",
    "DisplayName": "fir_filte_mod",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": ""
  },
  "Files": {
    "CSource": ["..\/fir_filter.cpp"],
    "Vhdl": [
      "impl\/vhdl\/fir_filter_c.vhd",
      "impl\/vhdl\/fir_filter_shift_bkb.vhd",
      "impl\/vhdl\/regslice_core.vhd",
      "impl\/vhdl\/fir_filter.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/fir_filter_c.v",
      "impl\/verilog\/fir_filter_c_rom.dat",
      "impl\/verilog\/fir_filter_shift_bkb.v",
      "impl\/verilog\/fir_filter_shift_bkb_ram.dat",
      "impl\/verilog\/regslice_core.v",
      "impl\/verilog\/fir_filter.v"
    ],
    "Misc": ["impl\/misc\/logo.png"],
    "DesignXml": "C:\/Users\/umber\/AppData\/Roaming\/Xilinx\/Vivado\/fir\/solution2\/.autopilot\/db\/fir_filter.design.xml",
    "DebugDir": "C:\/Users\/umber\/AppData\/Roaming\/Xilinx\/Vivado\/fir\/solution2\/.debug",
    "ProtoInst": ["C:\/Users\/umber\/AppData\/Roaming\/Xilinx\/Vivado\/fir\/solution2\/.debug\/fir_filter.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "bundle_name": "ap_clk",
      "bundle_role": "default",
      "buses": "datain dataout",
      "reset": "ap_rst_n"
    },
    "ap_rst_n": {
      "type": "reset",
      "polarity": "ACTIVE_LOW",
      "ctype": {"RST": {"Type": "bool"}},
      "bundle_name": "ap_rst_n",
      "bundle_role": "default"
    },
    "datain": {
      "type": "axi4stream",
      "mode": "slave",
      "port_prefix": "datain",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer signed",
          "Width": "32"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"},
        "TLAST": {
          "Type": "integer unsigned",
          "Width": "1"
        }
      },
      "port_width": {
        "TDATA": "32",
        "TLAST": "1"
      }
    },
    "dataout": {
      "type": "axi4stream",
      "mode": "master",
      "port_prefix": "dataout",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer signed",
          "Width": "32"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"},
        "TLAST": {
          "Type": "integer unsigned",
          "Width": "1"
        }
      },
      "port_width": {
        "TDATA": "32",
        "TLAST": "1"
      }
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "datain_TDATA": {
      "dir": "in",
      "width": "32"
    },
    "datain_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "datain_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "datain_TLAST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "dataout_TDATA": {
      "dir": "out",
      "width": "32"
    },
    "dataout_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "dataout_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "dataout_TLAST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "fir_filter"},
    "Info": {"fir_filter": {
        "FunctionProtocol": "ap_ctrl_none",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }},
    "Metrics": {"fir_filter": {
        "Latency": {
          "LatencyBest": "131",
          "LatencyAvg": "131",
          "LatencyWorst": "131",
          "PipelineII": "132",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.510"
        },
        "Loops": [
          {
            "Name": "loop_left",
            "TripCount": "57",
            "Latency": "59",
            "PipelineII": "1",
            "PipelineDepth": "4"
          },
          {
            "Name": "loop_right",
            "TripCount": "57",
            "Latency": "59",
            "PipelineII": "1",
            "PipelineDepth": "4"
          }
        ],
        "Area": {
          "BRAM_18K": "2",
          "DSP48E": "12",
          "FF": "719",
          "LUT": "920",
          "URAM": "0"
        }
      }}
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none",
    "XO": "",
    "KernelName": "fir_filter",
    "EnableXoSwEmu": "1"
  },
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2020-05-31 16:01:03 +0200",
    "ToolName": "vivado_hls",
    "ToolVersion": "2019.2"
  }
}
