{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.0639,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.08052,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.0360997,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.0700603,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.0380488,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.0700603,
	"finish__design__instance__count__class:buffer": 257,
	"finish__design__instance__area__class:buffer": 412.3,
	"finish__design__instance__count__class:clock_buffer": 135,
	"finish__design__instance__area__class:clock_buffer": 156.674,
	"finish__design__instance__count__class:timing_repair_buffer": 68,
	"finish__design__instance__area__class:timing_repair_buffer": 79.002,
	"finish__design__instance__count__class:inverter": 19,
	"finish__design__instance__area__class:inverter": 12.768,
	"finish__design__instance__count__class:clock_inverter": 17,
	"finish__design__instance__area__class:clock_inverter": 9.842,
	"finish__design__instance__count__class:sequential_cell": 576,
	"finish__design__instance__area__class:sequential_cell": 2607.86,
	"finish__design__instance__count__class:multi_input_combinational_cell": 1500,
	"finish__design__instance__area__class:multi_input_combinational_cell": 2330.96,
	"finish__design__instance__count": 2572,
	"finish__design__instance__area": 5609.41,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 0.00107953,
	"finish__clock__skew__setup": 0.00512199,
	"finish__clock__skew__hold": 0.00512199,
	"finish__timing__drv__max_slew_limit": 0.329982,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": -0.0412129,
	"finish__timing__drv__max_cap": 1,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.0119044,
	"finish__power__switching__total": 0.00575516,
	"finish__power__leakage__total": 0.000113402,
	"finish__power__total": 0.017773,
	"finish__design__io": 99,
	"finish__design__die__area": 9667.81,
	"finish__design__core__area": 9152.53,
	"finish__design__instance__count": 2708,
	"finish__design__instance__area": 5645.58,
	"finish__design__instance__count__stdcell": 2708,
	"finish__design__instance__area__stdcell": 5645.58,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.616833,
	"finish__design__instance__utilization__stdcell": 0.616833,
	"finish__design__rows": 68,
	"finish__design__rows:FreePDK45_38x28_10R_NP_162NW_34O": 68,
	"finish__design__sites": 34408,
	"finish__design__sites:FreePDK45_38x28_10R_NP_162NW_34O": 34408,
	"finish__flow__warnings__count": 10,
	"finish__flow__errors__count": 0
}