0x0000: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x0006: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x000d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0012: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x0015: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x0019: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x001e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x0021: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0025: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x002a: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x002d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0030: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x0033: mov_imm:
	regs[5] = 0xf163fa18, opcode= 0x04
0x0039: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x003c: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x0040: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0045: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x0049: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x004e: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x0051: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x0054: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0058: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x005d: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0060: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0063: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x0067: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x006c: mov_imm:
	regs[5] = 0x43029168, opcode= 0x04
0x0072: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0075: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x0079: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x007e: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x0084: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x008a: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x008d: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x0090: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x0093: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0097: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x009c: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x009f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x00a3: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x00a8: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x00ac: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x00b1: mov_imm:
	regs[5] = 0x3e79b574, opcode= 0x04
0x00b8: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x00bd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x00c0: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x00c3: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x00c6: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x00c9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x00cc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x00cf: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x00d2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x00d5: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x00d8: mov_imm:
	regs[5] = 0x1feeb98f, opcode= 0x04
0x00de: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x00e1: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x00e4: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x00ea: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x00f1: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x00f6: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x00f9: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x00fd: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0102: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x0105: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0108: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x010b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x010e: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x0111: mov_imm:
	regs[5] = 0x9a457290, opcode= 0x04
0x0117: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x011a: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x011d: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x0120: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x0123: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x0126: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0129: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x012c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x012f: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x0133: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0138: mov_imm:
	regs[5] = 0x69973228, opcode= 0x04
0x013e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0141: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x0144: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x014a: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x0151: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0156: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x0159: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x015d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0162: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x0165: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0169: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x016e: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0171: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0174: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x0177: mov_imm:
	regs[5] = 0x4918498f, opcode= 0x04
0x017e: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0183: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0186: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x0189: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x018c: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x0190: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0195: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x0198: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x019b: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x019e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x01a1: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x01a4: mov_imm:
	regs[5] = 0x967b6674, opcode= 0x04
0x01aa: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x01ad: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x01b0: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x01b6: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x01bd: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x01c2: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x01c5: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x01c9: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x01ce: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x01d1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x01d4: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x01d7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x01db: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x01e0: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x01e4: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x01e9: mov_imm:
	regs[5] = 0xef7ea3ce, opcode= 0x04
0x01ef: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x01f2: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x01f5: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x01f8: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x01fb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x01fe: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0201: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0204: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0208: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x020d: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x0210: mov_imm:
	regs[5] = 0x7c487612, opcode= 0x04
0x0216: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x021a: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x021f: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x0222: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x0228: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x022e: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x0231: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x0235: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x023a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x023d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0240: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0243: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0246: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x0249: mov_imm:
	regs[5] = 0xaeca164c, opcode= 0x04
0x0250: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0255: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0258: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x025c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0261: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x0264: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x0268: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x026d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x0270: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0273: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0277: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x027c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x027f: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x0282: mov_imm:
	regs[5] = 0xc9a37704, opcode= 0x04
0x0288: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x028c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0291: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x0294: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x029a: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x02a1: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x02a6: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x02a9: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x02ad: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x02b2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x02b5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x02b8: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x02bb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x02be: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x02c2: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x02c7: mov_imm:
	regs[5] = 0x6d340356, opcode= 0x04
0x02cd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x02d0: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x02d4: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x02d9: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x02dc: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x02df: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x02e3: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x02e8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x02ec: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x02f1: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x02f4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x02f7: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x02fa: mov_imm:
	regs[5] = 0x21b5251a, opcode= 0x04
0x0300: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0303: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x0306: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x030d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0312: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x0318: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x031b: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x031e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x0321: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0324: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0327: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x032a: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x032d: mov_imm:
	regs[5] = 0xaf2ac363, opcode= 0x04
0x0334: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0339: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x033c: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x0340: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0345: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x0349: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x034e: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x0352: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0357: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x035a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x035d: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0360: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0363: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x0366: mov_imm:
	regs[5] = 0x5b13d253, opcode= 0x04
0x036d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0372: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0375: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x0378: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x037e: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x0384: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x0387: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x038a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x038d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0391: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0396: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0399: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x039c: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x03a0: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x03a5: mov_imm:
	regs[5] = 0xb4e97fa6, opcode= 0x04
0x03ac: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x03b1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x03b4: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x03b7: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x03ba: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x03bd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x03c0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x03c3: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x03c6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x03c9: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x03cc: mov_imm:
	regs[5] = 0x65f1b755, opcode= 0x04
0x03d2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x03d5: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x03d8: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x03df: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x03e4: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x03eb: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x03f0: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x03f3: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x03f6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x03f9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x03fc: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x03ff: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0402: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x0406: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x040b: mov_imm:
	regs[5] = 0xfc962b42, opcode= 0x04
0x0411: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0414: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x0417: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x041a: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x041d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x0420: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0423: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0426: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0429: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x042c: mov_imm:
	regs[5] = 0x87992299, opcode= 0x04
0x0432: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0436: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x043b: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x043e: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x0444: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x044b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0450: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x0453: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x0456: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x0459: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x045c: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x045f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0462: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x0465: mov_imm:
	regs[5] = 0xd0093058, opcode= 0x04
0x046b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x046e: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x0472: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0477: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x047a: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x047d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x0480: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0484: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0489: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x048d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0492: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0496: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x049b: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x049e: mov_imm:
	regs[5] = 0xa0b35ec0, opcode= 0x04
0x04a4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x04a7: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x04aa: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x04b0: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x04b7: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x04bc: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x04bf: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x04c2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x04c6: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x04cb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x04ce: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x04d1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x04d4: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x04d7: mov_imm:
	regs[5] = 0xa65918b4, opcode= 0x04
0x04dd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x04e0: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x04e4: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x04e9: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x04ec: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x04f0: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x04f5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x04f8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x04fb: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x04fe: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0501: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x0505: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x050a: mov_imm:
	regs[5] = 0xfcf8411f, opcode= 0x04
0x0510: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0513: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x0516: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x051d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0522: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x0528: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x052b: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x052f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0534: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x0538: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x053d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0540: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0544: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0549: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x054c: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x054f: mov_imm:
	regs[5] = 0xc902df54, opcode= 0x04
0x0555: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0558: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x055c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0561: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x0565: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x056a: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x056d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x0570: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0573: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0577: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x057c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x057f: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x0582: mov_imm:
	regs[5] = 0xea3a9cec, opcode= 0x04
0x0589: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x058e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0591: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x0594: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x059b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x05a0: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x05a7: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x05ac: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x05af: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x05b3: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x05b8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x05bb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x05be: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x05c2: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x05c7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x05ca: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x05cd: mov_imm:
	regs[5] = 0xd5eda1e7, opcode= 0x04
0x05d3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x05d6: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x05da: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x05df: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x05e2: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x05e6: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x05eb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x05ef: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x05f4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x05f7: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x05fa: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x05fd: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x0600: mov_imm:
	regs[5] = 0x6ef8c669, opcode= 0x04
0x0607: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x060c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x060f: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x0612: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x0618: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x061e: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x0621: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x0625: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x062a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x062e: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0633: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0636: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0639: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x063d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0642: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x0645: mov_imm:
	regs[5] = 0x631fb82a, opcode= 0x04
0x064b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x064e: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x0651: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x0654: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x0657: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x065b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0660: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0663: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0667: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x066c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0670: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0675: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x0678: mov_imm:
	regs[5] = 0x44266d5b, opcode= 0x04
0x067e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0682: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0687: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x068a: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x0690: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x0696: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x0699: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x069c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x06a0: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x06a5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x06a8: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x06ab: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x06ae: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x06b2: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x06b7: mov_imm:
	regs[5] = 0xcb6f679, opcode= 0x04
0x06bd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x06c0: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x06c4: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x06c9: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x06cc: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x06cf: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x06d3: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x06d8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x06db: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x06de: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x06e2: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x06e7: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x06eb: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x06f0: mov_imm:
	regs[5] = 0xc2e883a2, opcode= 0x04
0x06f6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x06fa: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x06ff: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x0703: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0708: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x070e: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x0715: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x071a: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x071d: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x0720: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x0724: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0729: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x072c: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x072f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0733: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0738: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x073b: mov_imm:
	regs[5] = 0xc6d24e1, opcode= 0x04
0x0741: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0744: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x0747: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x074a: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x074d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x0750: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0754: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0759: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x075c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x075f: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x0762: mov_imm:
	regs[5] = 0x1874bde0, opcode= 0x04
0x0769: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x076e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0771: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x0774: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x077a: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x0780: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x0783: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x0787: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x078c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x0790: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0795: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0799: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x079e: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x07a2: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x07a7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x07aa: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x07ad: mov_imm:
	regs[5] = 0x678bf21b, opcode= 0x04
0x07b4: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x07b9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x07bc: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x07bf: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x07c2: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x07c5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x07c9: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x07ce: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x07d1: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x07d5: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x07da: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x07dd: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x07e1: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x07e6: mov_imm:
	regs[5] = 0x9d9d63b3, opcode= 0x04
0x07ed: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x07f2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x07f6: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x07fb: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x07fe: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x0804: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x080a: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x080d: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x0810: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x0814: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0819: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x081c: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0820: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0825: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0828: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x082c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0831: mov_imm:
	regs[5] = 0x242327e1, opcode= 0x04
0x0837: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x083b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0840: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x0844: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0849: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x084d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0852: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x0855: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x0858: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x085b: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x085e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0861: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x0865: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x086a: mov_imm:
	regs[5] = 0x1c72c113, opcode= 0x04
0x0870: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0873: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x0876: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x087c: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x0882: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x0886: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x088b: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x088e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x0891: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0894: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0897: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x089a: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x089d: mov_imm:
	regs[5] = 0xe8e9c347, opcode= 0x04
0x08a3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x08a6: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x08aa: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x08af: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x08b2: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x08b6: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x08bb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x08bf: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x08c4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x08c7: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x08cb: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x08d0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x08d3: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x08d6: mov_imm:
	regs[5] = 0x3e2102ce, opcode= 0x04
0x08dc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x08e0: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x08e5: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x08e8: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x08ee: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x08f4: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x08f7: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x08fb: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0900: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x0904: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0909: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x090c: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x090f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0912: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x0915: mov_imm:
	regs[5] = 0x4b398d5d, opcode= 0x04
0x091b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x091e: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x0922: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0927: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x092a: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x092d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x0930: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0933: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0936: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0939: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x093d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0942: mov_imm:
	regs[5] = 0xcc0f04f5, opcode= 0x04
0x0948: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x094b: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x094e: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x0954: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x095a: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x095d: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x0960: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x0963: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0966: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0969: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x096c: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x096f: mov_imm:
	regs[5] = 0x7611a360, opcode= 0x04
0x0975: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0978: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x097b: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x097e: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x0981: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x0985: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x098a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x098d: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0990: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0993: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x0996: mov_imm:
	regs[5] = 0x2d1118d4, opcode= 0x04
0x099c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x099f: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x09a2: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x09a8: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x09ae: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x09b1: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x09b5: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x09ba: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x09be: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x09c3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x09c6: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x09c9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x09cc: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x09cf: mov_imm:
	regs[5] = 0x6ab7538a, opcode= 0x04
0x09d6: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x09db: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x09de: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x09e1: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x09e5: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x09ea: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x09ed: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x09f1: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x09f6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x09f9: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x09fc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x09ff: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x0a02: mov_imm:
	regs[5] = 0x6d81d7d2, opcode= 0x04
0x0a08: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0a0b: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x0a0e: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x0a14: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x0a1a: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x0a1d: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x0a20: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x0a23: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0a26: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0a29: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0a2c: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x0a2f: mov_imm:
	regs[5] = 0x6e32180b, opcode= 0x04
0x0a35: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0a38: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x0a3c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0a41: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x0a44: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x0a47: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x0a4a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0a4d: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0a51: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0a56: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0a59: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x0a5c: mov_imm:
	regs[5] = 0xa7d3f732, opcode= 0x04
0x0a63: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0a68: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0a6b: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x0a6e: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x0a74: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x0a7a: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x0a7d: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x0a80: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x0a83: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0a86: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0a89: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0a8c: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x0a90: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0a95: mov_imm:
	regs[5] = 0x8bbda22e, opcode= 0x04
0x0a9b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0a9e: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x0aa1: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x0aa5: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0aaa: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x0aad: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x0ab0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0ab3: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0ab6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0aba: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0abf: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x0ac2: mov_imm:
	regs[5] = 0x716e6b77, opcode= 0x04
0x0ac9: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0ace: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0ad1: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x0ad4: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x0ada: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x0ae1: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0ae6: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x0aea: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0aef: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x0af2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x0af6: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0afb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0afe: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0b02: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0b07: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0b0a: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x0b0d: mov_imm:
	regs[5] = 0x56c92104, opcode= 0x04
0x0b14: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0b19: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0b1c: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x0b1f: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x0b22: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x0b26: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0b2b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x0b2e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0b31: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0b35: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0b3a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0b3d: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x0b40: mov_imm:
	regs[5] = 0x9704129, opcode= 0x04
0x0b47: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0b4c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0b50: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0b55: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x0b58: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x0b5e: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x0b65: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0b6a: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x0b6e: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0b73: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x0b76: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x0b79: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0b7c: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0b80: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0b85: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0b88: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x0b8b: mov_imm:
	regs[5] = 0xda9423a8, opcode= 0x04
0x0b91: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0b94: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x0b97: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x0b9a: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x0b9e: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0ba3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x0ba6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0ba9: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0bac: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0baf: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x0bb3: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0bb8: mov_imm:
	regs[5] = 0xe36f52d9, opcode= 0x04
0x0bbf: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0bc4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0bc7: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x0bca: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x0bd0: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x0bd6: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x0bd9: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x0bdc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x0be0: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0be5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0be8: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0beb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0bef: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0bf4: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x0bf7: mov_imm:
	regs[5] = 0x8d88569f, opcode= 0x04
0x0bfd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0c00: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x0c03: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x0c06: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x0c09: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x0c0d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0c12: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0c16: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0c1b: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0c1e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0c21: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x0c24: mov_imm:
	regs[5] = 0xd6c34f6b, opcode= 0x04
0x0c2b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0c30: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0c33: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x0c37: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0c3c: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x0c42: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x0c48: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x0c4b: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x0c4e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x0c52: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0c57: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0c5a: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0c5d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0c60: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x0c64: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0c69: mov_imm:
	regs[5] = 0x92c2664, opcode= 0x04
0x0c6f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0c72: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x0c75: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x0c78: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x0c7b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x0c7e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0c81: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0c84: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0c87: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x0c8a: mov_imm:
	regs[5] = 0x3391072a, opcode= 0x04
0x0c91: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0c96: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0c99: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x0c9c: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x0ca2: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x0ca8: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x0cac: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0cb1: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x0cb4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x0cb7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0cbb: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0cc0: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0cc4: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0cc9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0ccc: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x0cd0: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0cd5: mov_imm:
	regs[5] = 0x404b1872, opcode= 0x04
0x0cdc: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0ce1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0ce4: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x0ce7: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x0ceb: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0cf0: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x0cf4: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0cf9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x0cfc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0cff: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0d02: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0d05: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x0d08: mov_imm:
	regs[5] = 0x530ea997, opcode= 0x04
0x0d0f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0d14: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0d18: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0d1d: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x0d20: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x0d27: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0d2c: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x0d32: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x0d35: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x0d38: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x0d3b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0d3e: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0d42: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0d47: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0d4a: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x0d4d: mov_imm:
	regs[5] = 0x47d6bafa, opcode= 0x04
0x0d53: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0d56: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x0d59: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x0d5c: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x0d5f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x0d62: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0d65: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0d69: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0d6e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0d71: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x0d75: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0d7a: mov_imm:
	regs[5] = 0x9f98130a, opcode= 0x04
0x0d80: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0d83: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x0d86: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x0d8c: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x0d92: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x0d96: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0d9b: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x0d9e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x0da1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0da5: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0daa: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0dae: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0db3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0db6: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x0db9: mov_imm:
	regs[5] = 0xafffaf13, opcode= 0x04
0x0dbf: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0dc3: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0dc8: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x0dcc: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0dd1: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x0dd4: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x0dd7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x0dda: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0dde: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0de3: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0de6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0de9: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x0dec: mov_imm:
	regs[5] = 0xf8ae2df8, opcode= 0x04
0x0df2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0df5: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x0df8: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x0dfe: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x0e04: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x0e07: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x0e0a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x0e0d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0e10: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0e13: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0e16: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x0e19: mov_imm:
	regs[5] = 0x98a5915, opcode= 0x04
0x0e20: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0e25: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0e28: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x0e2b: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x0e2e: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x0e32: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0e37: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x0e3b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0e40: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0e43: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0e46: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0e49: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x0e4c: mov_imm:
	regs[5] = 0x9b56d883, opcode= 0x04
0x0e53: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0e58: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0e5b: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x0e5f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0e64: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x0e6a: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x0e70: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x0e74: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0e79: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x0e7d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0e82: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x0e85: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0e89: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0e8e: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0e91: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0e94: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x0e97: mov_imm:
	regs[5] = 0x3dcc2d3d, opcode= 0x04
0x0e9d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0ea0: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x0ea3: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x0ea6: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x0ea9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x0eac: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0eaf: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0eb2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0eb5: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x0eb9: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0ebe: mov_imm:
	regs[5] = 0xc805cec5, opcode= 0x04
0x0ec4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0ec7: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x0eca: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x0ed0: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x0ed6: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x0ed9: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x0edc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x0ee0: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0ee5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0ee8: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0eec: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0ef1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0ef4: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x0ef8: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0efd: mov_imm:
	regs[5] = 0x1b48ed12, opcode= 0x04
0x0f03: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0f06: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x0f09: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x0f0d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0f12: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x0f15: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x0f18: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0f1b: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0f1e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0f21: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x0f24: mov_imm:
	regs[5] = 0x54f0e730, opcode= 0x04
0x0f2a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0f2d: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x0f31: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0f36: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x0f3c: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x0f42: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x0f45: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x0f48: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x0f4c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0f51: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0f54: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0f58: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0f5d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0f60: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x0f63: mov_imm:
	regs[5] = 0x510143c0, opcode= 0x04
0x0f6a: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0f6f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0f72: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x0f76: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0f7b: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x0f7e: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x0f82: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0f87: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x0f8a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0f8d: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0f90: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0f93: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x0f97: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0f9c: mov_imm:
	regs[5] = 0x29006442, opcode= 0x04
0x0fa2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0fa5: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x0fa8: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x0fae: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x0fb4: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x0fb7: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x0fba: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x0fbd: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0fc0: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0fc4: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0fc9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0fcc: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x0fcf: mov_imm:
	regs[5] = 0x8017fc2c, opcode= 0x04
0x0fd5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0fd8: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x0fdb: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x0fdf: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0fe4: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x0fe7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x0fea: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0fed: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0ff0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0ff3: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x0ff7: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0ffc: mov_imm:
	regs[5] = 0x9a9e837c, opcode= 0x04
0x1003: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1008: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x100c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1011: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x1014: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x101b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1020: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x1027: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x102c: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x102f: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x1032: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x1036: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x103b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x103f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1044: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1047: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x104a: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x104d: mov_imm:
	regs[5] = 0xc44373f5, opcode= 0x04
0x1053: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1056: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x1059: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x105c: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x105f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x1062: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1065: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1068: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x106b: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x106e: mov_imm:
	regs[5] = 0x68546e2e, opcode= 0x04
0x1074: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1078: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x107d: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x1081: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1086: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x108c: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x1093: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1098: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x109b: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x109e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x10a2: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x10a7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x10ab: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x10b0: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x10b3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x10b6: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x10b9: mov_imm:
	regs[5] = 0x5b7662fc, opcode= 0x04
0x10bf: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x10c2: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x10c5: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x10c8: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x10cb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x10ce: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x10d1: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x10d4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x10d7: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x10da: mov_imm:
	regs[5] = 0x80d4e643, opcode= 0x04
0x10e0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x10e4: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x10e9: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x10ec: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x10f2: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x10f8: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x10fb: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x10fe: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x1101: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1104: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1108: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x110d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1110: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x1113: mov_imm:
	regs[5] = 0xebeb3a8f, opcode= 0x04
0x1119: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x111c: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x111f: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x1122: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x1126: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x112b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x112f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1134: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1138: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x113d: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1140: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1143: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x1146: mov_imm:
	regs[5] = 0x73c2cb35, opcode= 0x04
0x114d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1152: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1155: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x1158: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x115e: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x1165: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x116a: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x116e: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1173: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x1177: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x117c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x117f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1183: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1188: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x118b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x118e: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x1191: mov_imm:
	regs[5] = 0xcc6c6d38, opcode= 0x04
0x1197: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x119a: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x119e: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x11a3: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x11a7: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x11ac: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x11af: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x11b2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x11b6: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x11bb: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x11be: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x11c1: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x11c5: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x11ca: mov_imm:
	regs[5] = 0x4166e187, opcode= 0x04
0x11d1: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x11d6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x11d9: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x11dd: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x11e2: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x11e8: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x11ee: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x11f1: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x11f4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x11f8: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x11fd: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1200: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1203: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1206: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x1209: mov_imm:
	regs[5] = 0x18fff6e0, opcode= 0x04
0x120f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1212: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x1215: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x1218: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x121b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x121f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1224: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1227: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x122b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1230: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1233: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x1236: mov_imm:
	regs[5] = 0x338466d6, opcode= 0x04
0x123c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x123f: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x1242: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x1248: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x124e: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x1251: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x1254: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x1258: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x125d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1260: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1264: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1269: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x126c: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x126f: mov_imm:
	regs[5] = 0xa44274c2, opcode= 0x04
0x1275: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1279: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x127e: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x1281: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x1284: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x1287: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x128b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1290: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1293: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1297: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x129c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x129f: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x12a2: mov_imm:
	regs[5] = 0xfa5f13e6, opcode= 0x04
0x12a9: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x12ae: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x12b1: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x12b4: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x12bb: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x12c0: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x12c6: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x12c9: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x12cd: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x12d2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x12d5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x12d8: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x12dc: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x12e1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x12e4: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x12e7: mov_imm:
	regs[5] = 0xc694f6b1, opcode= 0x04
0x12ed: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x12f0: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x12f3: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x12f6: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x12f9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x12fc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x12ff: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1303: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1308: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x130b: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x130e: mov_imm:
	regs[5] = 0x828f0a8b, opcode= 0x04
0x1314: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1318: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x131d: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x1320: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x1326: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x132c: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x132f: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x1332: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x1336: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x133b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x133e: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1341: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1344: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x1347: mov_imm:
	regs[5] = 0xeba8d18b, opcode= 0x04
0x134d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1350: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x1353: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x1356: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x135a: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x135f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x1362: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1365: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1369: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x136e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1371: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x1374: mov_imm:
	regs[5] = 0x87bdec1e, opcode= 0x04
0x137a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x137e: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1383: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x1386: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x138d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1392: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x1398: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x139b: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x139e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x13a2: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x13a7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x13aa: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x13ae: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x13b3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x13b6: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x13ba: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x13bf: mov_imm:
	regs[5] = 0xc61fecf6, opcode= 0x04
0x13c5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x13c9: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x13ce: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x13d1: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x13d4: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x13d8: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x13dd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x13e0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x13e3: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x13e6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x13ea: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x13ef: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x13f2: mov_imm:
	regs[5] = 0xc96988b5, opcode= 0x04
0x13f9: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x13fe: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1402: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1407: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x140a: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x1410: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x1417: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x141c: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x1420: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1425: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x1428: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x142c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1431: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1434: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1437: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x143a: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x143d: mov_imm:
	regs[5] = 0xb172fa5a, opcode= 0x04
0x1443: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1446: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x1449: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x144c: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x144f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x1453: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1458: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x145b: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x145e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1461: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x1464: mov_imm:
	regs[5] = 0x6e05a40d, opcode= 0x04
0x146a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x146d: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x1471: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1476: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x147c: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x1482: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x1486: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x148b: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x148e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x1492: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1497: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x149b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x14a0: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x14a3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x14a6: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x14a9: mov_imm:
	regs[5] = 0xe8dd8065, opcode= 0x04
0x14af: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x14b2: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x14b6: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x14bb: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x14bf: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x14c4: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x14c8: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x14cd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x14d1: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x14d6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x14d9: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x14dc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x14df: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x14e2: mov_imm:
	regs[5] = 0xaff7a49, opcode= 0x04
0x14e8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x14eb: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x14ee: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x14f4: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x14fb: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1500: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x1503: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x1507: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x150c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x150f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1512: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1515: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1518: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x151b: mov_imm:
	regs[5] = 0xb96166d6, opcode= 0x04
0x1521: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1524: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x1527: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x152a: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x152d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x1530: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1534: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1539: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x153c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x153f: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x1543: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1548: mov_imm:
	regs[5] = 0xbdcac1d1, opcode= 0x04
0x154e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1552: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1557: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x155a: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x1560: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x1567: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x156c: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x156f: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x1573: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1578: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x157c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1581: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1584: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1588: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x158d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1590: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x1594: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1599: mov_imm:
	regs[5] = 0xc4704aff, opcode= 0x04
0x15a0: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x15a5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x15a8: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x15ac: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x15b1: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x15b4: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x15b7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x15ba: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x15bd: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x15c0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x15c3: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x15c7: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x15cc: mov_imm:
	regs[5] = 0x88a68c6c, opcode= 0x04
0x15d2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x15d6: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x15db: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x15de: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x15e4: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x15ea: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x15ee: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x15f3: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x15f7: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x15fc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x15ff: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1602: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1605: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1608: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x160b: mov_imm:
	regs[5] = 0x51e07e17, opcode= 0x04
0x1611: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1614: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x1617: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x161a: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x161d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x1620: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1623: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1626: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1629: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x162d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1632: mov_imm:
	regs[5] = 0x637fd4b, opcode= 0x04
0x1638: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x163b: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x163e: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x1644: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x164a: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x164d: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x1651: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1656: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x1659: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x165c: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x165f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1663: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1668: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x166b: mov_imm:
	regs[5] = 0xea0beb5, opcode= 0x04
0x1671: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1674: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x1678: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x167d: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x1680: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x1683: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x1686: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1689: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x168c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x168f: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x1692: mov_imm:
	regs[5] = 0xcddb0eec, opcode= 0x04
0x1698: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x169c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x16a1: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x16a4: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x16aa: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x16b0: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x16b3: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x16b6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x16b9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x16bc: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x16c0: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x16c5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x16c9: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x16ce: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x16d1: mov_imm:
	regs[5] = 0xcd07a3db, opcode= 0x04
0x16d7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x16da: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x16dd: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x16e0: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x16e3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x16e6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x16ea: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x16ef: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x16f3: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x16f8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x16fc: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1701: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x1704: mov_imm:
	regs[5] = 0x5db740ce, opcode= 0x04
0x170a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x170d: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x1710: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x1716: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x171d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1722: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x1726: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x172b: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x172e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x1731: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1734: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1737: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x173b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1740: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x1743: mov_imm:
	regs[5] = 0xea4f3447, opcode= 0x04
0x1749: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x174c: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x174f: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x1752: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x1756: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x175b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x175e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1761: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1764: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1767: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x176b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1770: mov_imm:
	regs[5] = 0xffffa4f3, opcode= 0x04
0x1777: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x177c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x177f: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x1782: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x1788: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x178e: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x1791: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x1794: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x1798: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x179d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x17a0: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x17a3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x17a7: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x17ac: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x17af: mov_imm:
	regs[5] = 0x43c5b22e, opcode= 0x04
0x17b6: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x17bb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x17bf: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x17c4: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x17c8: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x17cd: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x17d0: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x17d4: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x17d9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x17dc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x17df: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x17e2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x17e6: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x17eb: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x17ee: mov_imm:
	regs[5] = 0xfd32041, opcode= 0x04
0x17f5: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x17fa: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x17fe: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1803: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x1806: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x180c: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x1812: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x1816: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x181b: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x181e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x1821: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1825: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x182a: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x182e: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1833: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1836: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x1839: mov_imm:
	regs[5] = 0x29f4783a, opcode= 0x04
0x1840: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1845: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1849: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x184e: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x1852: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1857: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x185a: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x185e: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1863: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x1866: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1869: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x186d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1872: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1876: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x187b: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x187e: mov_imm:
	regs[5] = 0x684d6106, opcode= 0x04
0x1885: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x188a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x188d: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x1890: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x1896: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x189c: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x18a0: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x18a5: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x18a9: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x18ae: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x18b1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x18b5: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x18ba: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x18be: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x18c3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x18c7: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x18cc: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x18d0: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x18d5: mov_imm:
	regs[5] = 0xf0015d48, opcode= 0x04
0x18db: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x18de: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x18e1: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x18e4: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x18e7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x18ea: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x18ed: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x18f0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x18f4: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x18f9: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x18fd: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1902: mov_imm:
	regs[5] = 0x8e275b24, opcode= 0x04
0x1909: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x190e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1911: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x1914: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x191b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1920: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x1927: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x192c: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x1930: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1935: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x1938: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x193c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1941: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1944: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1947: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x194a: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x194d: mov_imm:
	regs[5] = 0xcb58b1ef, opcode= 0x04
0x1953: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1957: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x195c: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x1960: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1965: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x1968: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x196b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x196e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1972: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1977: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x197a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x197d: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x1980: mov_imm:
	regs[5] = 0xd63a48e, opcode= 0x04
0x1986: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1989: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x198d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1992: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x1998: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x199f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x19a4: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x19a7: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x19aa: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x19ad: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x19b0: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x19b3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x19b7: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x19bc: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x19bf: mov_imm:
	regs[5] = 0x12b057b6, opcode= 0x04
0x19c5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x19c8: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x19cb: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x19cf: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x19d4: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x19d8: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x19dd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x19e0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x19e4: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x19e9: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x19ed: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x19f2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x19f5: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x19f8: mov_imm:
	regs[5] = 0xa5430b41, opcode= 0x04
0x19ff: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1a04: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1a07: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x1a0a: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x1a11: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1a16: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x1a1c: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x1a1f: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x1a23: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1a28: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x1a2b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1a2e: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1a31: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1a34: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x1a37: mov_imm:
	regs[5] = 0xbe0b12eb, opcode= 0x04
0x1a3d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1a40: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x1a43: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x1a46: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x1a4a: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1a4f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x1a53: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1a58: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1a5c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1a61: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1a64: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1a67: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x1a6a: mov_imm:
	regs[5] = 0xab6f0e28, opcode= 0x04
0x1a70: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1a73: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x1a76: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x1a7c: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x1a82: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x1a85: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x1a88: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x1a8b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1a8e: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1a91: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1a94: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x1a97: mov_imm:
	regs[5] = 0x9f3d7752, opcode= 0x04
0x1a9e: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1aa3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1aa6: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x1aa9: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x1aac: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x1aaf: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x1ab2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1ab5: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1ab9: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1abe: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1ac2: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1ac7: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x1aca: mov_imm:
	regs[5] = 0x45075f, opcode= 0x04
0x1ad0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1ad3: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x1ad7: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1adc: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x1ae3: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1ae8: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x1aee: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x1af2: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1af7: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x1afa: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x1afe: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1b03: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1b06: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1b09: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1b0d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1b12: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x1b15: mov_imm:
	regs[5] = 0x588161af, opcode= 0x04
0x1b1b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1b1e: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x1b21: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x1b24: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x1b27: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x1b2a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1b2d: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1b30: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1b33: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x1b36: mov_imm:
	regs[5] = 0xd473e532, opcode= 0x04
0x1b3c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1b40: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1b45: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x1b48: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x1b4f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1b54: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x1b5a: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x1b5d: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x1b60: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x1b63: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1b66: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1b69: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1b6c: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x1b6f: mov_imm:
	regs[5] = 0xb99b7451, opcode= 0x04
0x1b76: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1b7b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1b7e: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x1b81: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x1b84: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x1b87: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x1b8a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1b8d: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1b91: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1b96: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1b99: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x1b9c: mov_imm:
	regs[5] = 0xe8ed0550, opcode= 0x04
0x1ba2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1ba5: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x1ba8: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x1bae: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x1bb4: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x1bb7: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x1bba: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x1bbd: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1bc0: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1bc4: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1bc9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1bcc: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x1bcf: mov_imm:
	regs[5] = 0xbe7ac15c, opcode= 0x04
0x1bd5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1bd8: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x1bdb: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x1bde: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x1be1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x1be4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1be8: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1bed: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1bf0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1bf3: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x1bf6: mov_imm:
	regs[5] = 0x8a7c12ed, opcode= 0x04
0x1bfc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1bff: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x1c02: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x1c08: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x1c0e: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x1c12: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1c17: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x1c1a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x1c1e: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1c23: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1c26: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1c29: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1c2c: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x1c2f: mov_imm:
	regs[5] = 0xcb6e5a4d, opcode= 0x04
0x1c35: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1c38: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x1c3c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1c41: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x1c44: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x1c48: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1c4d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x1c50: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1c53: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1c56: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1c5a: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1c5f: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x1c62: mov_imm:
	regs[5] = 0x500c30bc, opcode= 0x04
0x1c68: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1c6b: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x1c6e: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x1c74: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x1c7a: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x1c7d: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x1c80: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x1c83: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1c87: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1c8c: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1c90: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1c95: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1c99: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1c9e: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x1ca1: mov_imm:
	regs[5] = 0x53d98fc1, opcode= 0x04
0x1ca7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1cab: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1cb0: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x1cb3: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x1cb6: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x1cb9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x1cbc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1cbf: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1cc2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1cc5: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x1cc8: mov_imm:
	regs[5] = 0x7a853f66, opcode= 0x04
0x1cce: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1cd1: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x1cd4: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x1cdb: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1ce0: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x1ce6: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x1cea: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1cef: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x1cf2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x1cf5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1cf8: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1cfb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1cfe: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x1d01: mov_imm:
	regs[5] = 0x3cad58b8, opcode= 0x04
0x1d07: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1d0a: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x1d0d: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x1d10: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x1d13: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x1d16: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1d19: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1d1c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1d1f: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x1d23: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1d28: mov_imm:
	regs[5] = 0xf92dcd65, opcode= 0x04
0x1d2e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1d31: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x1d34: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x1d3a: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x1d41: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1d46: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x1d49: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x1d4c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x1d50: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1d55: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1d58: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1d5b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1d5f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1d64: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x1d68: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1d6d: mov_imm:
	regs[5] = 0x2c576686, opcode= 0x04
0x1d73: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1d76: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x1d79: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x1d7c: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x1d7f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x1d83: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1d88: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1d8b: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1d8e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1d91: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x1d94: mov_imm:
	regs[5] = 0x6121cd35, opcode= 0x04
0x1d9a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1d9e: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1da3: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x1da6: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x1dad: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1db2: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x1db8: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x1dbb: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x1dbe: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x1dc1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1dc5: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1dca: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1dcd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1dd1: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1dd6: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x1dd9: mov_imm:
	regs[5] = 0xf02ad3cc, opcode= 0x04
0x1ddf: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1de2: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x1de6: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1deb: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x1dee: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x1df1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x1df4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1df7: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1dfa: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1dfd: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x1e00: mov_imm:
	regs[5] = 0x8e09496a, opcode= 0x04
0x1e07: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1e0c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1e0f: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x1e12: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x1e18: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x1e1e: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x1e22: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1e27: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x1e2a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x1e2e: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1e33: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1e37: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1e3c: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1e40: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1e45: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1e48: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x1e4b: mov_imm:
	regs[5] = 0xedbe0f94, opcode= 0x04
0x1e51: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1e54: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x1e57: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x1e5b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1e60: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x1e63: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x1e66: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1e69: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1e6c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1e6f: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x1e73: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1e78: mov_imm:
	regs[5] = 0x4c990e57, opcode= 0x04
0x1e7e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1e81: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x1e85: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1e8a: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x1e90: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x1e96: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x1e9a: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1e9f: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x1ea2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x1ea5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1ea8: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1eac: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1eb1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1eb4: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x1eb7: mov_imm:
	regs[5] = 0x9c835fab, opcode= 0x04
0x1ebd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1ec0: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x1ec3: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x1ec7: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1ecc: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x1ecf: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x1ed2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1ed5: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1ed8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1edb: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x1ede: mov_imm:
	regs[5] = 0x241a9a17, opcode= 0x04
0x1ee4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1ee7: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x1eea: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x1ef0: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x1ef6: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x1efa: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1eff: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x1f02: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x1f05: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1f08: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1f0b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1f0e: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x1f11: mov_imm:
	regs[5] = 0x3630d8f0, opcode= 0x04
0x1f17: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1f1a: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x1f1e: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1f23: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x1f26: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x1f29: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x1f2c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1f30: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1f35: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1f38: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1f3b: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x1f3e: mov_imm:
	regs[5] = 0x7a7ec43b, opcode= 0x04
0x1f44: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1f47: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x1f4a: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x1f50: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x1f57: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1f5c: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x1f5f: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x1f62: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x1f65: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1f68: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1f6b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1f6e: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x1f71: mov_imm:
	regs[5] = 0xdd64241, opcode= 0x04
0x1f78: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1f7d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1f80: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x1f83: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x1f86: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x1f8a: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1f8f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x1f92: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1f95: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1f98: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1f9b: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x1f9e: mov_imm:
	regs[5] = 0x91d4eaa7, opcode= 0x04
0x1fa4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1fa7: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x1fab: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1fb0: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x1fb6: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x1fbc: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x1fbf: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x1fc3: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1fc8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x1fcb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1fce: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1fd1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1fd4: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x1fd7: mov_imm:
	regs[5] = 0x1d9bb8b8, opcode= 0x04
0x1fdd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1fe0: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x1fe3: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x1fe6: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x1fe9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x1fec: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1fef: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1ff2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1ff5: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x1ff8: mov_imm:
	regs[5] = 0x59a39600, opcode= 0x04
0x1ffe: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2001: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x2004: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x200a: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x2010: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x2013: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x2016: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x201a: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x201f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2022: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2026: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x202b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x202e: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x2031: mov_imm:
	regs[5] = 0x2c33952f, opcode= 0x04
0x2037: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x203a: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x203d: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x2040: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x2044: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2049: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x204c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x204f: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2052: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2056: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x205b: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x205f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2064: mov_imm:
	regs[5] = 0xc678ca54, opcode= 0x04
0x206a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x206d: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x2070: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x2076: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x207c: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x207f: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x2083: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2088: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x208b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x208f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2094: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2098: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x209d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x20a0: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x20a3: mov_imm:
	regs[5] = 0x985c72cc, opcode= 0x04
0x20a9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x20ad: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x20b2: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x20b5: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x20b8: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x20bb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x20be: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x20c2: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x20c7: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x20cb: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x20d0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x20d3: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x20d6: mov_imm:
	regs[5] = 0xafd6b18e, opcode= 0x04
0x20dc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x20df: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x20e2: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x20e8: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x20ee: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x20f1: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x20f4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x20f8: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x20fd: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2100: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2103: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2106: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x210a: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x210f: mov_imm:
	regs[5] = 0x1cbf66de, opcode= 0x04
0x2115: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2119: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x211e: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x2121: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x2124: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x2127: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x212a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x212d: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2131: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2136: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2139: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x213c: mov_imm:
	regs[5] = 0x37862b73, opcode= 0x04
0x2142: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2145: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x2148: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x214e: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x2154: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x2157: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x215b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2160: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x2163: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2167: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x216c: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x216f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2172: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x2176: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x217b: mov_imm:
	regs[5] = 0xadb9b903, opcode= 0x04
0x2181: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2184: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x2187: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x218a: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x218d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x2190: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2194: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2199: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x219c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x219f: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x21a2: mov_imm:
	regs[5] = 0x9a8515de, opcode= 0x04
0x21a8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x21ab: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x21ae: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x21b5: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x21ba: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x21c0: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x21c3: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x21c6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x21c9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x21cc: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x21cf: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x21d3: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x21d8: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x21db: mov_imm:
	regs[5] = 0xc665fe5f, opcode= 0x04
0x21e2: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x21e7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x21ea: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x21ee: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x21f3: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x21f6: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x21f9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x21fc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x21ff: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2202: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2206: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x220b: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x220e: mov_imm:
	regs[5] = 0x966ae6c0, opcode= 0x04
0x2215: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x221a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x221d: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x2220: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x2226: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x222d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2232: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x2235: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x2238: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x223b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x223e: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2241: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2244: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x2248: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x224d: mov_imm:
	regs[5] = 0x362f3e6c, opcode= 0x04
0x2254: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2259: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x225c: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x225f: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x2262: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x2265: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x2268: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x226b: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x226f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2274: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2277: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x227b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2280: mov_imm:
	regs[5] = 0xc1a6933b, opcode= 0x04
0x2287: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x228c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x228f: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x2292: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x2298: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x229e: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x22a1: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x22a4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x22a7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x22aa: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x22ad: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x22b0: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x22b3: mov_imm:
	regs[5] = 0x159f1a27, opcode= 0x04
0x22b9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x22bc: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x22bf: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x22c3: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x22c8: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x22cb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x22ce: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x22d2: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x22d7: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x22da: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x22dd: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x22e1: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x22e6: mov_imm:
	regs[5] = 0xbbe77475, opcode= 0x04
0x22ec: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x22ef: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x22f2: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x22f8: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x22fe: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x2301: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x2304: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x2308: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x230d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2310: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2313: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2316: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x2319: mov_imm:
	regs[5] = 0xeb9f7159, opcode= 0x04
0x2320: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2325: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2328: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x232b: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x232e: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x2331: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x2334: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2337: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x233a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x233d: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x2340: mov_imm:
	regs[5] = 0x4b539ebe, opcode= 0x04
0x2347: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x234c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x234f: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x2352: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x2359: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x235e: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x2364: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x2367: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x236a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x236d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2371: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2376: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2379: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x237c: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x237f: mov_imm:
	regs[5] = 0xfb4f403e, opcode= 0x04
0x2385: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2388: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x238b: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x238e: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x2391: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x2394: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2397: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x239a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x239d: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x23a1: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x23a6: mov_imm:
	regs[5] = 0xcab094ba, opcode= 0x04
0x23ac: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x23b0: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x23b5: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x23b8: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x23bf: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x23c4: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x23ca: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x23ce: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x23d3: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x23d6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x23d9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x23dc: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x23e0: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x23e5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x23e9: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x23ee: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x23f1: mov_imm:
	regs[5] = 0x2a336642, opcode= 0x04
0x23f8: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x23fd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2400: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x2404: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2409: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x240c: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x240f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x2412: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2415: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2418: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x241b: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x241f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2424: mov_imm:
	regs[5] = 0x7163a259, opcode= 0x04
0x242a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x242d: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x2430: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x2437: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x243c: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x2442: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x2445: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x2449: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x244e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x2451: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2454: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2457: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x245a: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x245d: mov_imm:
	regs[5] = 0x1a270284, opcode= 0x04
0x2464: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2469: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x246c: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x246f: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x2473: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2478: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x247b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x247e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2482: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2487: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x248b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2490: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2494: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2499: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x249c: mov_imm:
	regs[5] = 0xe0c1dc68, opcode= 0x04
0x24a2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x24a6: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x24ab: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x24ae: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x24b4: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x24bb: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x24c0: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x24c4: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x24c9: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x24cc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x24cf: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x24d3: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x24d8: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x24db: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x24de: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x24e1: mov_imm:
	regs[5] = 0xe84ff068, opcode= 0x04
0x24e7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x24eb: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x24f0: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x24f3: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x24f6: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x24f9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x24fd: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2502: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2505: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2508: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x250b: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x250f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2514: mov_imm:
	regs[5] = 0xcf03d0b8, opcode= 0x04
0x251a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x251d: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x2520: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x2527: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x252c: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x2532: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x2535: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x2538: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x253b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x253f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2544: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2547: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x254a: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x254e: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2553: mov_imm:
	regs[5] = 0x7cb8c9, opcode= 0x04
0x2559: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x255c: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x2560: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2565: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x2568: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x256b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x256e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2571: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2574: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2577: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x257a: mov_imm:
	regs[5] = 0x24384964, opcode= 0x04
0x2580: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2583: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x2587: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x258c: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x2593: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2598: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x259e: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x25a1: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x25a4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x25a8: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x25ad: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x25b0: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x25b3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x25b7: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x25bc: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x25bf: mov_imm:
	regs[5] = 0x1d8e6feb, opcode= 0x04
0x25c6: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x25cb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x25ce: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x25d1: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x25d4: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x25d7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x25da: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x25dd: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x25e0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x25e3: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x25e7: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x25ec: mov_imm:
	regs[5] = 0x3984b199, opcode= 0x04
0x25f2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x25f5: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x25f8: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x25fe: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x2604: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x2607: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x260a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x260d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2610: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2613: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2617: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x261c: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x261f: mov_imm:
	regs[5] = 0x11fbf222, opcode= 0x04
0x2625: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2628: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x262b: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x262f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2634: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x2638: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x263d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x2640: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2644: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2649: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x264c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x264f: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x2652: mov_imm:
	regs[5] = 0x6953ad60, opcode= 0x04
0x2658: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x265b: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x265e: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x2664: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x266a: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x266e: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2673: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x2676: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x2679: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x267c: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x267f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2682: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x2686: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x268b: mov_imm:
	regs[5] = 0xa81a39e7, opcode= 0x04
0x2691: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2695: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x269a: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x269d: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x26a0: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x26a3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x26a6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x26a9: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x26ac: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x26af: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x26b2: mov_imm:
	regs[5] = 0x8eb08e9d, opcode= 0x04
0x26b8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x26bb: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x26be: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x26c5: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x26ca: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x26d1: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x26d6: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x26d9: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x26dc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x26df: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x26e2: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x26e5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x26e8: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x26ec: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x26f1: mov_imm:
	regs[5] = 0xb5d1c61c, opcode= 0x04
0x26f7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x26fa: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x26fd: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x2701: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2706: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x2709: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x270d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2712: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2715: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2719: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x271e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2721: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x2724: mov_imm:
	regs[5] = 0x1faf2da0, opcode= 0x04
0x272a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x272d: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x2730: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x2736: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x273c: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x273f: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x2743: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2748: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x274b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x274e: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2751: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2754: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x2757: mov_imm:
	regs[5] = 0xa2693827, opcode= 0x04
0x275d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2760: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x2763: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x2767: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x276c: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x276f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x2773: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2778: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x277b: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x277e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2781: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x2784: mov_imm:
	regs[5] = 0x55b8ff89, opcode= 0x04
0x278a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x278d: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x2790: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x2796: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x279c: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x279f: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x27a3: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x27a8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x27ab: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x27ae: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x27b2: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x27b7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x27bb: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x27c0: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x27c3: mov_imm:
	regs[5] = 0x3482f6c6, opcode= 0x04
0x27ca: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x27cf: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x27d2: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x27d5: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x27d8: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x27db: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x27de: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x27e1: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x27e4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x27e7: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x27ea: mov_imm:
	regs[5] = 0x205638fe, opcode= 0x04
0x27f0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x27f4: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x27f9: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x27fc: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x2802: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x2808: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x280b: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x280e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x2811: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2815: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x281a: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x281d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2820: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x2823: mov_imm:
	regs[5] = 0xda06b74d, opcode= 0x04
0x2829: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x282d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2832: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x2836: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x283b: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x283e: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x2842: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2847: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x284b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2850: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2854: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2859: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x285c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x285f: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x2862: mov_imm:
	regs[5] = 0xc95b709e, opcode= 0x04
0x2869: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x286e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2871: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x2874: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x287a: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x2880: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x2884: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2889: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x288c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x2890: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2895: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2898: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x289b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x289e: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x28a1: mov_imm:
	regs[5] = 0x3274a14a, opcode= 0x04
0x28a8: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x28ad: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x28b0: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x28b4: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x28b9: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x28bc: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x28bf: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x28c2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x28c6: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x28cb: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x28cf: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x28d4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x28d8: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x28dd: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x28e1: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x28e6: mov_imm:
	regs[5] = 0x3e7c20da, opcode= 0x04
0x28ec: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x28f0: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x28f5: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x28f9: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x28fe: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x2905: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x290a: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x2910: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x2913: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x2917: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x291c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x291f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2922: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2925: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2928: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x292b: mov_imm:
	regs[5] = 0x77a2c5f4, opcode= 0x04
0x2931: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2934: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x2937: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x293b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2940: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x2943: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x2946: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x294a: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x294f: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2952: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2955: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x2959: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x295e: mov_imm:
	regs[5] = 0xacbe7c11, opcode= 0x04
0x2964: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2968: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x296d: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x2971: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2976: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x297c: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x2982: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x2986: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x298b: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x298f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2994: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x2998: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x299d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x29a0: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x29a3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x29a6: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x29a9: mov_imm:
	regs[5] = 0xb3ccc873, opcode= 0x04
0x29af: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x29b2: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x29b6: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x29bb: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x29be: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x29c2: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x29c7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x29ca: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x29cd: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x29d1: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x29d6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x29d9: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x29dc: mov_imm:
	regs[5] = 0x4620cc0b, opcode= 0x04
0x29e2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x29e5: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x29e9: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x29ee: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x29f5: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x29fa: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x2a00: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x2a03: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x2a07: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2a0c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x2a0f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2a12: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2a15: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2a18: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x2a1b: mov_imm:
	regs[5] = 0x84777e00, opcode= 0x04
0x2a21: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2a24: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x2a28: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2a2d: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x2a30: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x2a33: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x2a37: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2a3c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2a40: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2a45: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2a48: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2a4b: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x2a4f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2a54: mov_imm:
	regs[5] = 0x98fd86cc, opcode= 0x04
0x2a5a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2a5e: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2a63: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x2a66: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x2a6c: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x2a73: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2a78: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x2a7b: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x2a7e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x2a82: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2a87: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2a8a: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2a8d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2a91: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2a96: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x2a99: mov_imm:
	regs[5] = 0x9b107213, opcode= 0x04
0x2a9f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2aa2: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x2aa5: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x2aa9: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2aae: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x2ab2: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2ab7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x2aba: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2abd: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2ac1: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2ac6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2aca: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2acf: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x2ad2: mov_imm:
	regs[5] = 0x68df9f1b, opcode= 0x04
0x2ad8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2adb: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x2ade: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x2ae4: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x2aea: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x2aed: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x2af0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x2af3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2af7: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2afc: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2aff: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2b03: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2b08: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x2b0b: mov_imm:
	regs[5] = 0xa89d6133, opcode= 0x04
0x2b12: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2b17: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2b1b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2b20: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x2b23: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x2b27: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2b2c: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x2b30: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2b35: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x2b39: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2b3e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2b41: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2b44: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2b48: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2b4d: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x2b50: mov_imm:
	regs[5] = 0xe465495c, opcode= 0x04
0x2b57: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2b5c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2b5f: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x2b62: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x2b69: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2b6e: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x2b75: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2b7a: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x2b7e: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2b83: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x2b87: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2b8c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x2b8f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2b92: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2b95: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2b98: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x2b9b: mov_imm:
	regs[5] = 0xa0a41b3e, opcode= 0x04
0x2ba1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2ba4: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x2ba7: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x2baa: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x2bad: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x2bb0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2bb3: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2bb7: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2bbc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2bbf: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x2bc3: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2bc8: mov_imm:
	regs[5] = 0x3c03fabd, opcode= 0x04
0x2bce: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2bd1: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x2bd4: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x2bda: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x2be0: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x2be3: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x2be6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x2bea: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2bef: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2bf2: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2bf5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2bf8: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x2bfb: mov_imm:
	regs[5] = 0xea26511f, opcode= 0x04
0x2c01: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2c04: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x2c07: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x2c0a: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x2c0d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x2c11: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2c16: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2c19: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2c1c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2c1f: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x2c22: mov_imm:
	regs[5] = 0x709d479, opcode= 0x04
0x2c28: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2c2c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2c31: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x2c34: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x2c3a: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x2c40: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x2c43: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x2c46: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x2c49: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2c4c: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2c50: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2c55: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2c59: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2c5e: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x2c61: mov_imm:
	regs[5] = 0xb8501600, opcode= 0x04
0x2c67: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2c6a: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x2c6e: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2c73: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x2c77: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2c7c: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x2c7f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x2c82: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2c85: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2c88: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2c8b: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x2c8f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2c94: mov_imm:
	regs[5] = 0x51913da3, opcode= 0x04
0x2c9a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2c9d: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x2ca0: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x2ca6: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x2cac: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x2caf: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x2cb3: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2cb8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x2cbb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2cbe: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2cc1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2cc5: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2cca: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x2cce: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2cd3: mov_imm:
	regs[5] = 0xc80b9400, opcode= 0x04
0x2cda: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2cdf: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2ce2: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x2ce5: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x2ce8: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x2ceb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x2cee: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2cf1: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2cf4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2cf7: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x2cfa: mov_imm:
	regs[5] = 0x868f03a6, opcode= 0x04
0x2d00: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2d03: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x2d06: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x2d0c: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x2d12: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x2d15: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x2d18: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x2d1b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2d1e: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2d22: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2d27: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2d2a: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x2d2d: mov_imm:
	regs[5] = 0xd04f79ff, opcode= 0x04
0x2d33: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2d37: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2d3c: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x2d3f: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x2d42: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x2d45: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x2d48: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2d4b: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2d4f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2d54: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2d58: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2d5d: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x2d61: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2d66: mov_imm:
	regs[5] = 0x5b0aa367, opcode= 0x04
0x2d6c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2d6f: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x2d72: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x2d78: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x2d7f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2d84: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x2d87: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x2d8a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x2d8e: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2d93: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2d96: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2d99: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2d9c: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x2d9f: mov_imm:
	regs[5] = 0x1f594fef, opcode= 0x04
0x2da6: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2dab: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2dae: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x2db1: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x2db4: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x2db7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x2dba: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2dbd: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2dc0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2dc3: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x2dc6: mov_imm:
	regs[5] = 0xb06ce073, opcode= 0x04
0x2dcc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2dcf: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x2dd2: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x2dd8: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x2dde: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x2de1: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x2de4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x2de7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2dea: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2ded: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2df0: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x2df4: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2df9: mov_imm:
	regs[5] = 0x58e1355, opcode= 0x04
0x2dff: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2e03: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2e08: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x2e0b: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x2e0e: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x2e11: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x2e15: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2e1a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2e1d: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2e21: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2e26: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2e29: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x2e2c: mov_imm:
	regs[5] = 0x1a15579d, opcode= 0x04
0x2e33: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2e38: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2e3b: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x2e3e: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x2e44: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x2e4a: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x2e4d: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x2e50: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x2e54: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2e59: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2e5d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2e62: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2e65: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2e68: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x2e6b: mov_imm:
	regs[5] = 0xc7e09b70, opcode= 0x04
0x2e72: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2e77: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2e7a: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x2e7d: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x2e80: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x2e83: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x2e86: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2e8a: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2e8f: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2e92: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2e95: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x2e98: mov_imm:
	regs[5] = 0xe7689a34, opcode= 0x04
0x2e9e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2ea2: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2ea7: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x2eaa: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x2eb1: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2eb6: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x2ebc: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x2ec0: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2ec5: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x2ec8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x2ecb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2ece: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2ed1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2ed5: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2eda: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x2ede: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2ee3: mov_imm:
	regs[5] = 0x55ec1c0d, opcode= 0x04
0x2ee9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2eed: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2ef2: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x2ef5: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x2ef8: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x2efb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x2efe: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2f02: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2f07: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2f0a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2f0d: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x2f10: mov_imm:
	regs[5] = 0xacba6eb4, opcode= 0x04
0x2f16: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2f19: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x2f1c: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x2f22: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x2f28: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x2f2b: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x2f2e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x2f31: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2f34: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2f38: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2f3d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2f40: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x2f43: mov_imm:
	regs[5] = 0xb6219128, opcode= 0x04
0x2f4a: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2f4f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2f53: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2f58: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x2f5c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2f61: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x2f65: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2f6a: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x2f6d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x2f70: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2f73: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2f76: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2f79: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x2f7d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2f82: mov_imm:
	regs[5] = 0xb50b308e, opcode= 0x04
0x2f88: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2f8b: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x2f8e: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x2f94: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x2f9b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2fa0: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x2fa3: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x2fa6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x2fa9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2fad: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2fb2: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2fb6: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2fbb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2fbe: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x2fc1: mov_imm:
	regs[5] = 0x5a152f20, opcode= 0x04
0x2fc8: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2fcd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2fd1: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2fd6: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x2fd9: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x2fdc: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x2fdf: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x2fe2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2fe5: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2fe8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2fec: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2ff1: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x2ff4: mov_imm:
	regs[5] = 0x5e34363, opcode= 0x04
0x2ffb: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3000: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x3003: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x3007: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x300c: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x3012: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x3019: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x301e: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x3022: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3027: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x302b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3030: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x3033: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x3037: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x303c: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x303f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x3042: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x3045: mov_imm:
	regs[5] = 0x2c74e3e, opcode= 0x04
0x304b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x304e: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x3051: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x3054: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x3058: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x305d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x3060: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x3063: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x3066: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x306a: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x306f: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x3072: mov_imm:
	regs[5] = 0xea67604c, opcode= 0x04
0x3078: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x307b: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x307e: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x3085: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x308a: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x3090: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x3093: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x3096: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x3099: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x309c: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x30a0: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x30a5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x30a8: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x30ab: mov_imm:
	regs[5] = 0x54c521e6, opcode= 0x04
0x30b1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x30b5: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x30ba: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x30bd: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x30c1: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x30c6: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x30c9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x30cd: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x30d2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x30d5: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x30d8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x30db: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x30de: mov_imm:
	regs[5] = 0x7aa78ecc, opcode= 0x04
0x30e4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x30e8: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x30ed: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x30f0: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x30f6: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x30fc: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x3100: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3105: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x3108: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x310c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3111: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x3114: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x3117: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x311a: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x311d: mov_imm:
	regs[5] = 0xd85cbd93, opcode= 0x04
0x3123: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x3126: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x312a: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x312f: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x3132: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x3135: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x3138: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x313b: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x313e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x3141: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x3144: mov_imm:
	regs[5] = 0x887a663, opcode= 0x04
0x314a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x314d: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x3150: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x3156: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x315c: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x315f: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x3163: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3168: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x316b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x316f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3174: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x3178: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x317d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x3180: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x3184: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3189: mov_imm:
	regs[5] = 0xfd9ded14, opcode= 0x04
0x318f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x3192: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x3195: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x3198: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x319b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x319e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x31a1: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x31a4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x31a7: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x31aa: mov_imm:
	regs[5] = 0x65c6ebfb, opcode= 0x04
0x31b0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x31b3: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x31b6: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x31bc: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x31c3: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x31c8: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x31cb: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x31ce: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x31d1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x31d5: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x31da: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x31dd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x31e1: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x31e6: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x31ea: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x31ef: mov_imm:
	regs[5] = 0xf45ce705, opcode= 0x04
0x31f6: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x31fb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x31ff: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3204: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x3207: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x320a: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x320d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x3210: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x3213: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x3217: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x321c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x321f: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x3222: mov_imm:
	regs[5] = 0x644ce86e, opcode= 0x04
0x3228: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x322b: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x322e: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x3235: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x323a: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x3240: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x3244: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3249: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x324c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x3250: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3255: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x3258: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x325c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3261: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x3264: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x3267: mov_imm:
	regs[5] = 0x346b4102, opcode= 0x04
0x326e: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3273: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x3277: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x327c: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x327f: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x3282: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x3285: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x3288: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x328b: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x328e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x3291: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x3295: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x329a: mov_imm:
	regs[5] = 0xe07c4658, opcode= 0x04
0x32a0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x32a3: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x32a6: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x32ac: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x32b2: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x32b5: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x32b8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x32bb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x32be: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x32c1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x32c4: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x32c7: mov_imm:
	regs[5] = 0x96df93b1, opcode= 0x04
0x32cd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x32d0: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x32d3: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x32d6: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x32d9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x32dd: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x32e2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x32e5: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x32e9: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x32ee: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x32f1: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x32f4: mov_imm:
	regs[5] = 0xf7333a71, opcode= 0x04
0x32fa: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x32fd: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x3301: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3306: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x330d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3312: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x3318: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x331c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3321: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x3324: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x3327: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x332a: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x332d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x3330: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x3333: mov_imm:
	regs[5] = 0xc2285db8, opcode= 0x04
0x3339: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x333c: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x333f: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x3342: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x3345: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x3348: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x334b: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x334e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x3351: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x3354: mov_imm:
	regs[5] = 0xfaa44ac3, opcode= 0x04
0x335a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x335e: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3363: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x3366: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x336c: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x3372: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x3375: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x3378: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x337b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x337e: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x3381: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x3385: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x338a: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x338d: mov_imm:
	regs[5] = 0xbf77cfab, opcode= 0x04
0x3393: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x3397: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x339c: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x339f: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x33a3: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x33a8: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x33ac: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x33b1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x33b4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x33b7: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x33bb: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x33c0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x33c3: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x33c6: mov_imm:
	regs[5] = 0x7c3d9560, opcode= 0x04
0x33cc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x33cf: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x33d2: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x33d9: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x33de: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x33e4: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x33e7: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x33eb: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x33f0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x33f3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x33f6: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x33f9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x33fd: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3402: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x3405: mov_imm:
	regs[5] = 0x59976bd3, opcode= 0x04
0x340b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x340f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3414: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x3417: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x341a: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x341d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x3421: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3426: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x342a: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x342f: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x3432: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x3435: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x3439: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x343e: mov_imm:
	regs[5] = 0xd9e95fae, opcode= 0x04
0x3444: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x3447: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x344a: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x3450: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x3457: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x345c: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x345f: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x3462: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x3466: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x346b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x346e: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x3471: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x3474: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x3477: mov_imm:
	regs[5] = 0x1fae501d, opcode= 0x04
0x347e: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3483: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x3487: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x348c: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x348f: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x3492: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x3495: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x3498: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x349c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x34a1: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x34a4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x34a7: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x34aa: mov_imm:
	regs[5] = 0x3c5b960d, opcode= 0x04
0x34b0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x34b3: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x34b6: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x34bc: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x34c3: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x34c8: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x34cb: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x34ce: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x34d2: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x34d7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x34da: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x34dd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x34e0: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x34e3: mov_imm:
	regs[5] = 0x5e9679ae, opcode= 0x04
0x34e9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x34ec: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x34ef: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x34f2: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x34f6: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x34fb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x34fe: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x3502: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3507: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x350a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x350e: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3513: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x3516: mov_imm:
	regs[5] = 0x684e19ac, opcode= 0x04
0x351c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x351f: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x3522: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x3529: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x352e: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x3535: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x353a: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x353d: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x3540: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x3543: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x3546: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x354a: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x354f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x3552: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x3555: mov_imm:
	regs[5] = 0xe5c18002, opcode= 0x04
0x355b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x355e: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x3562: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3567: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x356a: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x356e: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3573: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x3576: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x3579: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x357c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x357f: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x3582: mov_imm:
	regs[5] = 0xc041ae17, opcode= 0x04
0x3588: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x358c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3591: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x3594: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x359a: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x35a0: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x35a3: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x35a6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x35aa: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x35af: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x35b2: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x35b5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x35b9: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x35be: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x35c1: mov_imm:
	regs[5] = 0xdb18202c, opcode= 0x04
0x35c8: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x35cd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x35d1: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x35d6: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x35d9: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x35dc: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x35df: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x35e2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x35e6: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x35eb: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x35ee: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x35f1: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x35f5: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x35fa: mov_imm:
	regs[5] = 0x52f7ae21, opcode= 0x04
0x3600: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x3604: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3609: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x360c: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x3612: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x3619: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x361e: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x3622: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3627: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x362b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3630: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x3633: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x3636: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x3639: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x363c: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x363f: mov_imm:
	regs[5] = 0xdc5df1c5, opcode= 0x04
0x3646: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x364b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x364f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3654: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x3657: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x365b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3660: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x3663: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x3667: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x366c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x366f: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x3672: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x3676: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x367b: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x367f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3684: mov_imm:
	regs[5] = 0xcabe5e97, opcode= 0x04
0x368a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x368e: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3693: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x3696: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x369d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x36a2: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x36a9: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x36ae: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x36b2: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x36b7: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x36ba: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x36bd: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x36c0: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x36c3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x36c6: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x36c9: mov_imm:
	regs[5] = 0xc776eeff, opcode= 0x04
0x36cf: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x36d3: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x36d8: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x36dc: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x36e1: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x36e4: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x36e7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x36ea: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x36ee: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x36f3: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x36f7: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x36fc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x3700: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3705: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x3708: mov_imm:
	regs[5] = 0x709168d3, opcode= 0x04
0x370e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x3711: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x3714: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x371b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3720: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x3727: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x372c: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x3730: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3735: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x3738: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x373b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x373e: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x3741: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x3744: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x3748: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x374d: mov_imm:
	regs[5] = 0x4ad7c875, opcode= 0x04
0x3753: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x3756: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x3759: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x375c: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x3760: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3765: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x3768: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x376b: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x376e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x3772: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3777: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x377a: mov_imm:
	regs[5] = 0x36614644, opcode= 0x04
0x3780: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x3783: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x3787: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x378c: mov_imm:
	regs[30] = 0xe388fc2a, opcode= 0x04
0x3793: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3798: mov_imm:
	regs[31] = 0x9b07aae8, opcode= 0x04
0x379e: xor_regs:
	regs[0] ^= regs[30], opcode= 0x02
0x37a1: xor_regs:
	regs[1] ^= regs[31], opcode= 0x02
max register index:31
