
*** Running vivado
    with args -log lab5a_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source lab5a_top.tcl


ECHO is off.
ECHO is off.

****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source lab5a_top.tcl -notrace
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 472.906 ; gain = 177.469
Command: read_checkpoint -auto_incremental -incremental C:/Users/lukgla/Desktop/Vivado/Lab5a/Lab5a.srcs/utils_1/imports/synth_1/lab5a_top.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/lukgla/Desktop/Vivado/Lab5a/Lab5a.srcs/utils_1/imports/synth_1/lab5a_top.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top lab5a_top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 7304
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1337.668 ; gain = 441.336
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'lab5a_top' [C:/Users/lukgla/Desktop/Vivado/Lab5a/Lab5a.srcs/sources_1/new/lab5a_top.vhd:43]
INFO: [Synth 8-3491] module 'fifo_mem' declared at 'C:/Users/lukgla/Desktop/Vivado/Lab5a/Lab5a.runs/synth_1/.Xil/Vivado-11932-DESKTOP-L54QMU3/realtime/fifo_mem_stub.vhdl:6' bound to instance 'incoming_char_buff' of component 'fifo_mem' [C:/Users/lukgla/Desktop/Vivado/Lab5a/Lab5a.srcs/sources_1/new/lab5a_top.vhd:121]
INFO: [Synth 8-638] synthesizing module 'fifo_mem' [C:/Users/lukgla/Desktop/Vivado/Lab5a/Lab5a.runs/synth_1/.Xil/Vivado-11932-DESKTOP-L54QMU3/realtime/fifo_mem_stub.vhdl:19]
INFO: [Synth 8-3491] module 'one_cycle_enabler' declared at 'C:/Users/lukgla/Desktop/Vivado/Lab5a/Lab5a.srcs/sources_1/new/one_cycle_enabler.vhd:35' bound to instance 'fifo_write_enabler' of component 'one_cycle_enabler' [C:/Users/lukgla/Desktop/Vivado/Lab5a/Lab5a.srcs/sources_1/new/lab5a_top.vhd:132]
INFO: [Synth 8-638] synthesizing module 'one_cycle_enabler' [C:/Users/lukgla/Desktop/Vivado/Lab5a/Lab5a.srcs/sources_1/new/one_cycle_enabler.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'one_cycle_enabler' (0#1) [C:/Users/lukgla/Desktop/Vivado/Lab5a/Lab5a.srcs/sources_1/new/one_cycle_enabler.vhd:42]
INFO: [Synth 8-3491] module 'encoder' declared at 'C:/Users/lukgla/Desktop/Vivado/Lab5a/Lab5a.srcs/sources_1/new/encoder.vhd:35' bound to instance 'encoder_com' of component 'encoder' [C:/Users/lukgla/Desktop/Vivado/Lab5a/Lab5a.srcs/sources_1/new/lab5a_top.vhd:139]
INFO: [Synth 8-638] synthesizing module 'encoder' [C:/Users/lukgla/Desktop/Vivado/Lab5a/Lab5a.srcs/sources_1/new/encoder.vhd:48]
INFO: [Synth 8-3491] module 'char_mem' declared at 'C:/Users/lukgla/Desktop/Vivado/Lab5a/Lab5a.runs/synth_1/.Xil/Vivado-11932-DESKTOP-L54QMU3/realtime/char_mem_stub.vhdl:6' bound to instance 'rom_comp' of component 'char_mem' [C:/Users/lukgla/Desktop/Vivado/Lab5a/Lab5a.srcs/sources_1/new/encoder.vhd:81]
INFO: [Synth 8-638] synthesizing module 'char_mem' [C:/Users/lukgla/Desktop/Vivado/Lab5a/Lab5a.runs/synth_1/.Xil/Vivado-11932-DESKTOP-L54QMU3/realtime/char_mem_stub.vhdl:15]
INFO: [Synth 8-256] done synthesizing module 'encoder' (0#1) [C:/Users/lukgla/Desktop/Vivado/Lab5a/Lab5a.srcs/sources_1/new/encoder.vhd:48]
	Parameter one_cycles bound to: 325 - type: integer 
	Parameter zero_cycles bound to: 325 - type: integer 
INFO: [Synth 8-3491] module 'clockDivider' declared at 'C:/Users/lukgla/Desktop/Vivado/Lab5a/Lab5a.srcs/sources_1/imports/Downloads/clockDivider.vhd:35' bound to instance 'baudrate_comp' of component 'clockDivider' [C:/Users/lukgla/Desktop/Vivado/Lab5a/Lab5a.srcs/sources_1/new/lab5a_top.vhd:151]
INFO: [Synth 8-638] synthesizing module 'clockDivider' [C:/Users/lukgla/Desktop/Vivado/Lab5a/Lab5a.srcs/sources_1/imports/Downloads/clockDivider.vhd:42]
	Parameter one_cycles bound to: 325 - type: integer 
	Parameter zero_cycles bound to: 325 - type: integer 
	Parameter initial_state bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'clockDivider' (0#1) [C:/Users/lukgla/Desktop/Vivado/Lab5a/Lab5a.srcs/sources_1/imports/Downloads/clockDivider.vhd:42]
INFO: [Synth 8-3491] module 'rs232_reciver' declared at 'C:/Users/lukgla/Desktop/Vivado/Lab5a/Lab5a.srcs/sources_1/imports/Downloads/rs232_reciver.vhd:34' bound to instance 'rs232_recv' of component 'rs232_reciver' [C:/Users/lukgla/Desktop/Vivado/Lab5a/Lab5a.srcs/sources_1/new/lab5a_top.vhd:157]
INFO: [Synth 8-638] synthesizing module 'rs232_reciver' [C:/Users/lukgla/Desktop/Vivado/Lab5a/Lab5a.srcs/sources_1/imports/Downloads/rs232_reciver.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'rs232_reciver' (0#1) [C:/Users/lukgla/Desktop/Vivado/Lab5a/Lab5a.srcs/sources_1/imports/Downloads/rs232_reciver.vhd:46]
INFO: [Synth 8-3491] module 'rs232_sender' declared at 'C:/Users/lukgla/Desktop/Vivado/Lab5a/Lab5a.srcs/sources_1/new/rs232_sender.vhd:34' bound to instance 'rs232_send' of component 'rs232_sender' [C:/Users/lukgla/Desktop/Vivado/Lab5a/Lab5a.srcs/sources_1/new/lab5a_top.vhd:168]
INFO: [Synth 8-638] synthesizing module 'rs232_sender' [C:/Users/lukgla/Desktop/Vivado/Lab5a/Lab5a.srcs/sources_1/new/rs232_sender.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'rs232_sender' (0#1) [C:/Users/lukgla/Desktop/Vivado/Lab5a/Lab5a.srcs/sources_1/new/rs232_sender.vhd:44]
INFO: [Synth 8-3491] module 'one_cycle_enabler' declared at 'C:/Users/lukgla/Desktop/Vivado/Lab5a/Lab5a.srcs/sources_1/new/one_cycle_enabler.vhd:35' bound to instance 'encoder_read_enabler' of component 'one_cycle_enabler' [C:/Users/lukgla/Desktop/Vivado/Lab5a/Lab5a.srcs/sources_1/new/lab5a_top.vhd:177]
INFO: [Synth 8-256] done synthesizing module 'lab5a_top' (0#1) [C:/Users/lukgla/Desktop/Vivado/Lab5a/Lab5a.srcs/sources_1/new/lab5a_top.vhd:43]
WARNING: [Synth 8-6014] Unused sequential element data_en_reg was removed.  [C:/Users/lukgla/Desktop/Vivado/Lab5a/Lab5a.srcs/sources_1/imports/Downloads/rs232_reciver.vhd:146]
WARNING: [Synth 8-3848] Net led7_an_o in module/entity lab5a_top does not have driver. [C:/Users/lukgla/Desktop/Vivado/Lab5a/Lab5a.srcs/sources_1/new/lab5a_top.vhd:39]
WARNING: [Synth 8-3848] Net led7_seg_o in module/entity lab5a_top does not have driver. [C:/Users/lukgla/Desktop/Vivado/Lab5a/Lab5a.srcs/sources_1/new/lab5a_top.vhd:40]
WARNING: [Synth 8-7129] Port rst_i in module rs232_reciver is either unconnected or has no load
WARNING: [Synth 8-7129] Port led7_an_o[3] in module lab5a_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port led7_an_o[2] in module lab5a_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port led7_an_o[1] in module lab5a_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port led7_an_o[0] in module lab5a_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port led7_seg_o[7] in module lab5a_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port led7_seg_o[6] in module lab5a_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port led7_seg_o[5] in module lab5a_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port led7_seg_o[4] in module lab5a_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port led7_seg_o[3] in module lab5a_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port led7_seg_o[2] in module lab5a_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port led7_seg_o[1] in module lab5a_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port led7_seg_o[0] in module lab5a_top is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1456.988 ; gain = 560.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1456.988 ; gain = 560.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1456.988 ; gain = 560.656
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1456.988 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/lukgla/Desktop/Vivado/Lab5a/Lab5a.gen/sources_1/ip/fifo_mem/fifo_mem/fifo_mem_in_context.xdc] for cell 'incoming_char_buff'
Finished Parsing XDC File [c:/Users/lukgla/Desktop/Vivado/Lab5a/Lab5a.gen/sources_1/ip/fifo_mem/fifo_mem/fifo_mem_in_context.xdc] for cell 'incoming_char_buff'
Parsing XDC File [c:/Users/lukgla/Desktop/Vivado/Lab5a/Lab5a.gen/sources_1/ip/char_mem/char_mem/char_mem_in_context.xdc] for cell 'encoder_com/rom_comp'
Finished Parsing XDC File [c:/Users/lukgla/Desktop/Vivado/Lab5a/Lab5a.gen/sources_1/ip/char_mem/char_mem/char_mem_in_context.xdc] for cell 'encoder_com/rom_comp'
Parsing XDC File [C:/Users/lukgla/Desktop/Vivado/Lab5a/Lab5a.srcs/constrs_1/new/isp5a.xdc]
Finished Parsing XDC File [C:/Users/lukgla/Desktop/Vivado/Lab5a/Lab5a.srcs/constrs_1/new/isp5a.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/lukgla/Desktop/Vivado/Lab5a/Lab5a.srcs/constrs_1/new/isp5a.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/lab5a_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/lab5a_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1561.941 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

The system cannot find the path specified.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1561.941 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'encoder_com/rom_comp' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1561.941 ; gain = 665.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1561.941 ; gain = 665.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for incoming_char_buff. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for encoder_com/rom_comp. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1561.941 ; gain = 665.609
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'encoder_reg' in module 'encoder'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'rs232_reciver'
INFO: [Synth 8-802] inferred FSM for state register 'en_reg' in module 'rs232_reciver'
INFO: [Synth 8-802] inferred FSM for state register 'slow_en_reg' in module 'rs232_sender'
INFO: [Synth 8-802] inferred FSM for state register 'sender_state_reg' in module 'rs232_sender'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              collecting |                              000 |                              000
                    full |                              001 |                              001
                 sending |                              010 |                              010
                      cr |                              011 |                              011
                      lf |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'encoder_reg' using encoding 'sequential' in module 'encoder'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  listen |                              000 |                              000
                   start |                              001 |                              001
                  recive |                              010 |                              010
                    stop |                              011 |                              011
                   error |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'rs232_reciver'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                              001 |                               00
                  iSTATE |                              010 |                               01
*
                 iSTATE0 |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'en_reg' using encoding 'one-hot' in module 'rs232_reciver'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
        waiting_for_data |                               00 |                               00
                   start |                               01 |                               01
                 sending |                               10 |                               10
                    stop |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sender_state_reg' using encoding 'sequential' in module 'rs232_sender'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                              001 |                               00
                  iSTATE |                              010 |                               01
*
                 iSTATE0 |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'slow_en_reg' using encoding 'one-hot' in module 'rs232_sender'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1561.941 ; gain = 665.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   31 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 3     
	   2 Input    3 Bit       Adders := 3     
+---Registers : 
	               31 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 22    
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input   31 Bit        Muxes := 1     
	   5 Input   12 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 3     
	   5 Input    8 Bit        Muxes := 2     
	   5 Input    5 Bit        Muxes := 2     
	   5 Input    4 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 7     
	   5 Input    3 Bit        Muxes := 4     
	   4 Input    3 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 1     
	   8 Input    1 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 31    
	   5 Input    1 Bit        Muxes := 31    
	   3 Input    1 Bit        Muxes := 2     
	   4 Input    1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port led7_an_o[3] in module lab5a_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port led7_an_o[2] in module lab5a_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port led7_an_o[1] in module lab5a_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port led7_an_o[0] in module lab5a_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port led7_seg_o[7] in module lab5a_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port led7_seg_o[6] in module lab5a_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port led7_seg_o[5] in module lab5a_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port led7_seg_o[4] in module lab5a_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port led7_seg_o[3] in module lab5a_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port led7_seg_o[2] in module lab5a_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port led7_seg_o[1] in module lab5a_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port led7_seg_o[0] in module lab5a_top is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1561.941 ; gain = 665.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1561.941 ; gain = 665.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 1561.941 ; gain = 665.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1561.941 ; gain = 665.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 1561.941 ; gain = 665.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 1561.941 ; gain = 665.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 1561.941 ; gain = 665.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 1561.941 ; gain = 665.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 1561.941 ; gain = 665.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 1561.941 ; gain = 665.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |fifo_mem      |         1|
|2     |char_mem      |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |char_mem_bbox |     1|
|2     |fifo_mem_bbox |     1|
|3     |BUFG          |     2|
|4     |CARRY4        |     3|
|5     |LUT1          |     3|
|6     |LUT2          |    12|
|7     |LUT3          |    19|
|8     |LUT4          |    32|
|9     |LUT5          |    56|
|10    |LUT6          |   128|
|11    |MUXF7         |     1|
|12    |FDRE          |   251|
|13    |IBUF          |     2|
|14    |OBUF          |     2|
|15    |OBUFT         |    12|
+------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 1561.941 ; gain = 665.609
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 13 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:29 ; elapsed = 00:00:41 . Memory (MB): peak = 1561.941 ; gain = 560.656
Synthesis Optimization Complete : Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 1561.941 ; gain = 665.609
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1561.941 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1561.941 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

The system cannot find the path specified.
Synth Design complete | Checksum: a289a421
INFO: [Common 17-83] Releasing license: Synthesis
53 Infos, 30 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:48 ; elapsed = 00:00:50 . Memory (MB): peak = 1561.941 ; gain = 1075.141
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1561.941 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/lukgla/Desktop/Vivado/Lab5a/Lab5a.runs/synth_1/lab5a_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file lab5a_top_utilization_synth.rpt -pb lab5a_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Mar 23 23:25:37 2024...
