{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1725873024835 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1725873024844 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 09 16:10:22 2024 " "Processing started: Mon Sep 09 16:10:22 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1725873024844 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725873024844 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Block1 -c Block1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Block1 -c Block1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725873024844 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1725873026105 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1725873026105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dell/onedrive - ptit.edu.vn/documents/fpga/nhatkycongviec/240824/project/rtl/des/read_data.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/dell/onedrive - ptit.edu.vn/documents/fpga/nhatkycongviec/240824/project/rtl/des/read_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 Read_data " "Found entity 1: Read_data" {  } { { "../RTL/Des/Read_data.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Documents/FPGA/NhatKyCongViec/240824/Project/RTL/Des/Read_data.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725873038417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725873038417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dell/onedrive - ptit.edu.vn/documents/fpga/nhatkycongviec/240824/project/rtl/tb/tb_readdata.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/dell/onedrive - ptit.edu.vn/documents/fpga/nhatkycongviec/240824/project/rtl/tb/tb_readdata.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TB_ReadData " "Found entity 1: TB_ReadData" {  } { { "../RTL/Tb/TB_ReadData.sv" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Documents/FPGA/NhatKyCongViec/240824/Project/RTL/Tb/TB_ReadData.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725873038423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725873038423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dell/onedrive - ptit.edu.vn/documents/fpga/nhatkycongviec/240824/project/rtl/tb/testmults.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/dell/onedrive - ptit.edu.vn/documents/fpga/nhatkycongviec/240824/project/rtl/tb/testmults.v" { { "Info" "ISGN_ENTITY_NAME" "1 TestMultS " "Found entity 1: TestMultS" {  } { { "../RTL/Tb/TestMultS.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Documents/FPGA/NhatKyCongViec/240824/Project/RTL/Tb/TestMultS.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725873038430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725873038430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dell/onedrive - ptit.edu.vn/documents/fpga/nhatkycongviec/240824/project/rtl/tb/tb_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/dell/onedrive - ptit.edu.vn/documents/fpga/nhatkycongviec/240824/project/rtl/tb/tb_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_rom " "Found entity 1: tb_rom" {  } { { "../RTL/Tb/tb_rom.sv" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Documents/FPGA/NhatKyCongViec/240824/Project/RTL/Tb/tb_rom.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725873038436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725873038436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dell/onedrive - ptit.edu.vn/documents/fpga/nhatkycongviec/240824/project/rtl/des/rom.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/dell/onedrive - ptit.edu.vn/documents/fpga/nhatkycongviec/240824/project/rtl/des/rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom " "Found entity 1: rom" {  } { { "../RTL/Des/rom.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Documents/FPGA/NhatKyCongViec/240824/Project/RTL/Des/rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725873038442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725873038442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dell/onedrive - ptit.edu.vn/documents/fpga/nhatkycongviec/240824/project/rtl/des/vadd.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/dell/onedrive - ptit.edu.vn/documents/fpga/nhatkycongviec/240824/project/rtl/des/vadd.v" { { "Info" "ISGN_ENTITY_NAME" "1 vadd " "Found entity 1: vadd" {  } { { "../RTL/Des/vadd.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Documents/FPGA/NhatKyCongViec/240824/Project/RTL/Des/vadd.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725873038447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725873038447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dell/onedrive - ptit.edu.vn/documents/fpga/nhatkycongviec/240824/project/rtl/des/qmults.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/dell/onedrive - ptit.edu.vn/documents/fpga/nhatkycongviec/240824/project/rtl/des/qmults.v" { { "Info" "ISGN_ENTITY_NAME" "1 qmults " "Found entity 1: qmults" {  } { { "../RTL/Des/qmults.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Documents/FPGA/NhatKyCongViec/240824/Project/RTL/Des/qmults.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725873038453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725873038453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dell/onedrive - ptit.edu.vn/documents/fpga/nhatkycongviec/240824/project/rtl/des/qmult.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/dell/onedrive - ptit.edu.vn/documents/fpga/nhatkycongviec/240824/project/rtl/des/qmult.v" { { "Info" "ISGN_ENTITY_NAME" "1 qmult " "Found entity 1: qmult" {  } { { "../RTL/Des/qmult.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Documents/FPGA/NhatKyCongViec/240824/Project/RTL/Des/qmult.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725873038459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725873038459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dell/onedrive - ptit.edu.vn/documents/fpga/nhatkycongviec/240824/project/rtl/des/qadd.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/dell/onedrive - ptit.edu.vn/documents/fpga/nhatkycongviec/240824/project/rtl/des/qadd.v" { { "Info" "ISGN_ENTITY_NAME" "1 qadd " "Found entity 1: qadd" {  } { { "../RTL/Des/qadd.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Documents/FPGA/NhatKyCongViec/240824/Project/RTL/Des/qadd.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725873038466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725873038466 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MatSReal matsreal Block1.v(11) " "Verilog HDL Declaration information at Block1.v(11): object \"MatSReal\" differs only in case from object \"matsreal\" in the same scope" {  } { { "../RTL/Des/Block1.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Documents/FPGA/NhatKyCongViec/240824/Project/RTL/Des/Block1.v" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1725873038472 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MatSIm matsim Block1.v(12) " "Verilog HDL Declaration information at Block1.v(12): object \"MatSIm\" differs only in case from object \"matsim\" in the same scope" {  } { { "../RTL/Des/Block1.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Documents/FPGA/NhatKyCongViec/240824/Project/RTL/Des/Block1.v" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1725873038472 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "matrixH_real MatrixH_real Block1.v(27) " "Verilog HDL Declaration information at Block1.v(27): object \"matrixH_real\" differs only in case from object \"MatrixH_real\" in the same scope" {  } { { "../RTL/Des/Block1.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Documents/FPGA/NhatKyCongViec/240824/Project/RTL/Des/Block1.v" 27 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1725873038472 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "matrixH_im MatrixH_im Block1.v(27) " "Verilog HDL Declaration information at Block1.v(27): object \"matrixH_im\" differs only in case from object \"MatrixH_im\" in the same scope" {  } { { "../RTL/Des/Block1.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Documents/FPGA/NhatKyCongViec/240824/Project/RTL/Des/Block1.v" 27 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1725873038472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dell/onedrive - ptit.edu.vn/documents/fpga/nhatkycongviec/240824/project/rtl/des/block1.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/dell/onedrive - ptit.edu.vn/documents/fpga/nhatkycongviec/240824/project/rtl/des/block1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Block1 " "Found entity 1: Block1" {  } { { "../RTL/Des/Block1.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Documents/FPGA/NhatKyCongViec/240824/Project/RTL/Des/Block1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725873038474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725873038474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dell/onedrive - ptit.edu.vn/documents/fpga/nhatkycongviec/240824/project/rtl/des/lut_s.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/dell/onedrive - ptit.edu.vn/documents/fpga/nhatkycongviec/240824/project/rtl/des/lut_s.v" { { "Info" "ISGN_ENTITY_NAME" "1 LUT_S " "Found entity 1: LUT_S" {  } { { "../RTL/Des/LUT_S.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Documents/FPGA/NhatKyCongViec/240824/Project/RTL/Des/LUT_S.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725873038481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725873038481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dell/onedrive - ptit.edu.vn/documents/fpga/nhatkycongviec/240824/project/rtl/des/cmult.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/dell/onedrive - ptit.edu.vn/documents/fpga/nhatkycongviec/240824/project/rtl/des/cmult.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmult " "Found entity 1: cmult" {  } { { "../RTL/Des/cmult.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Documents/FPGA/NhatKyCongViec/240824/Project/RTL/Des/cmult.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725873038487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725873038487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dell/onedrive - ptit.edu.vn/documents/fpga/nhatkycongviec/240824/project/rtl/tb/tb_cmult.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/dell/onedrive - ptit.edu.vn/documents/fpga/nhatkycongviec/240824/project/rtl/tb/tb_cmult.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_cmult " "Found entity 1: tb_cmult" {  } { { "../RTL/Tb/tb_cmult.sv" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Documents/FPGA/NhatKyCongViec/240824/Project/RTL/Tb/tb_cmult.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725873038492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725873038492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dell/onedrive - ptit.edu.vn/documents/fpga/nhatkycongviec/240824/project/rtl/des/divisor.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/dell/onedrive - ptit.edu.vn/documents/fpga/nhatkycongviec/240824/project/rtl/des/divisor.v" { { "Info" "ISGN_ENTITY_NAME" "1 divisor " "Found entity 1: divisor" {  } { { "../RTL/Des/divisor.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Documents/FPGA/NhatKyCongViec/240824/Project/RTL/Des/divisor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725873038500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725873038500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dell/onedrive - ptit.edu.vn/documents/fpga/nhatkycongviec/240824/project/rtl/des/fxp_zoom.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/dell/onedrive - ptit.edu.vn/documents/fpga/nhatkycongviec/240824/project/rtl/des/fxp_zoom.v" { { "Info" "ISGN_ENTITY_NAME" "1 fxp_zoom " "Found entity 1: fxp_zoom" {  } { { "../RTL/Des/fxp_zoom.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Documents/FPGA/NhatKyCongViec/240824/Project/RTL/Des/fxp_zoom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725873038506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725873038506 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "fxp_div_pipe.v(94) " "Verilog HDL information at fxp_div_pipe.v(94): always construct contains both blocking and non-blocking assignments" {  } { { "../RTL/Des/fxp_div_pipe.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Documents/FPGA/NhatKyCongViec/240824/Project/RTL/Des/fxp_div_pipe.v" 94 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1725873038511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dell/onedrive - ptit.edu.vn/documents/fpga/nhatkycongviec/240824/project/rtl/des/fxp_div_pipe.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/dell/onedrive - ptit.edu.vn/documents/fpga/nhatkycongviec/240824/project/rtl/des/fxp_div_pipe.v" { { "Info" "ISGN_ENTITY_NAME" "1 fxp_div_pipe " "Found entity 1: fxp_div_pipe" {  } { { "../RTL/Des/fxp_div_pipe.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Documents/FPGA/NhatKyCongViec/240824/Project/RTL/Des/fxp_div_pipe.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725873038512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725873038512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dell/onedrive - ptit.edu.vn/documents/fpga/nhatkycongviec/240824/project/rtl/tb/tb_fxp_div_pipe.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/dell/onedrive - ptit.edu.vn/documents/fpga/nhatkycongviec/240824/project/rtl/tb/tb_fxp_div_pipe.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_fxp_div_pipe " "Found entity 1: tb_fxp_div_pipe" {  } { { "../RTL/Tb/tb_fxp_div_pipe.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Documents/FPGA/NhatKyCongViec/240824/Project/RTL/Tb/tb_fxp_div_pipe.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725873038519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725873038519 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "enaRowH Read_data.v(22) " "Verilog HDL Implicit Net warning at Read_data.v(22): created implicit net for \"enaRowH\"" {  } { { "../RTL/Des/Read_data.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Documents/FPGA/NhatKyCongViec/240824/Project/RTL/Des/Read_data.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725873038519 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "enaSi Read_data.v(23) " "Verilog HDL Implicit Net warning at Read_data.v(23): created implicit net for \"enaSi\"" {  } { { "../RTL/Des/Read_data.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Documents/FPGA/NhatKyCongViec/240824/Project/RTL/Des/Read_data.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725873038519 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fxp_div_pipe " "Elaborating entity \"fxp_div_pipe\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1725873038680 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 15 fxp_div_pipe.v(155) " "Verilog HDL assignment warning at fxp_div_pipe.v(155): truncated value with size 16 to match size of target (15)" {  } { { "../RTL/Des/fxp_div_pipe.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Documents/FPGA/NhatKyCongViec/240824/Project/RTL/Des/fxp_div_pipe.v" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725873038690 "|fxp_div_pipe"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fxp_zoom fxp_zoom:dividend_zoom " "Elaborating entity \"fxp_zoom\" for hierarchy \"fxp_zoom:dividend_zoom\"" {  } { { "../RTL/Des/fxp_div_pipe.v" "dividend_zoom" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Documents/FPGA/NhatKyCongViec/240824/Project/RTL/Des/fxp_div_pipe.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725873038693 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 fxp_zoom.v(66) " "Verilog HDL assignment warning at fxp_zoom.v(66): truncated value with size 32 to match size of target (16)" {  } { { "../RTL/Des/fxp_zoom.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Documents/FPGA/NhatKyCongViec/240824/Project/RTL/Des/fxp_zoom.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725873038694 "|fxp_div_pipe|fxp_zoom:dividend_zoom"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1725873040634 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/DELL/OneDrive - ptit.edu.vn/Documents/FPGA/NhatKyCongViec/240824/Project/Synth/output_files/Block1.map.smsg " "Generated suppressed messages file C:/Users/DELL/OneDrive - ptit.edu.vn/Documents/FPGA/NhatKyCongViec/240824/Project/Synth/output_files/Block1.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725873042088 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1725873042416 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725873042416 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1970 " "Implemented 1970 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "34 " "Implemented 34 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1725873042576 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1725873042576 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1919 " "Implemented 1919 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1725873042576 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1725873042576 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4860 " "Peak virtual memory: 4860 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1725873042597 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 09 16:10:42 2024 " "Processing ended: Mon Sep 09 16:10:42 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1725873042597 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1725873042597 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1725873042597 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1725873042597 ""}
