
+define+NR_LANES=2
+define+RVV_ARIANE=1
+define+TARGET_ARA_TEST
+define+TARGET_CVA6_TEST
+define+TARGET_RTL
+define+TARGET_SYNTHESIS
+define+TARGET_VERILATOR
+define+VLEN=1024
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/tech_cells_generic/src/rtl/tc_sram.sv

+define+NR_LANES=2
+define+RVV_ARIANE=1
+define+TARGET_ARA_TEST
+define+TARGET_CVA6_TEST
+define+TARGET_RTL
+define+TARGET_SYNTHESIS
+define+TARGET_VERILATOR
+define+VLEN=1024
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/tech_cells_generic/src/deprecated/cluster_clk_cells.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/tech_cells_generic/src/deprecated/pulp_clk_cells.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/tech_cells_generic/src/rtl/tc_clk.sv

+define+NR_LANES=2
+define+RVV_ARIANE=1
+define+TARGET_ARA_TEST
+define+TARGET_CVA6_TEST
+define+TARGET_RTL
+define+TARGET_SYNTHESIS
+define+TARGET_VERILATOR
+define+VLEN=1024
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/tech_cells_generic/src/deprecated/pulp_clock_gating_async.sv

+define+NR_LANES=2
+define+RVV_ARIANE=1
+define+TARGET_ARA_TEST
+define+TARGET_CVA6_TEST
+define+TARGET_RTL
+define+TARGET_SYNTHESIS
+define+TARGET_VERILATOR
+define+VLEN=1024
+incdir+/home/ckf104/tmp/riscv-vector-ara/hardware/deps/common_cells/include
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/common_cells/src/binary_to_gray.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/common_cells/src/cb_filter_pkg.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/common_cells/src/cdc_2phase.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/common_cells/src/cf_math_pkg.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/common_cells/src/clk_div.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/common_cells/src/delta_counter.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/common_cells/src/ecc_pkg.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/common_cells/src/edge_propagator_tx.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/common_cells/src/exp_backoff.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/common_cells/src/fifo_v3.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/common_cells/src/gray_to_binary.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/common_cells/src/isochronous_spill_register.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/common_cells/src/lfsr.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/common_cells/src/lfsr_16bit.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/common_cells/src/lfsr_8bit.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/common_cells/src/mv_filter.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/common_cells/src/onehot_to_bin.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/common_cells/src/plru_tree.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/common_cells/src/popcount.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/common_cells/src/rr_arb_tree.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/common_cells/src/rstgen_bypass.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/common_cells/src/serial_deglitch.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/common_cells/src/shift_reg.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/common_cells/src/spill_register_flushable.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/common_cells/src/stream_demux.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/common_cells/src/stream_filter.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/common_cells/src/stream_fork.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/common_cells/src/stream_intf.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/common_cells/src/stream_join.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/common_cells/src/stream_mux.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/common_cells/src/sub_per_hash.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/common_cells/src/sync.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/common_cells/src/sync_wedge.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/common_cells/src/unread.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/common_cells/src/addr_decode.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/common_cells/src/cb_filter.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/common_cells/src/cdc_fifo_2phase.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/common_cells/src/counter.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/common_cells/src/ecc_decode.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/common_cells/src/ecc_encode.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/common_cells/src/edge_detect.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/common_cells/src/lzc.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/common_cells/src/max_counter.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/common_cells/src/rstgen.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/common_cells/src/spill_register.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/common_cells/src/stream_delay.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/common_cells/src/stream_fifo.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/common_cells/src/stream_fork_dynamic.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/common_cells/src/cdc_fifo_gray.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/common_cells/src/fall_through_register.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/common_cells/src/id_queue.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/common_cells/src/stream_to_mem.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/common_cells/src/stream_arbiter_flushable.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/common_cells/src/stream_register.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/common_cells/src/stream_xbar.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/common_cells/src/stream_arbiter.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/common_cells/src/stream_omega_net.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/common_cells/src/deprecated/clock_divider_counter.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/common_cells/src/deprecated/find_first_one.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/common_cells/src/deprecated/generic_LFSR_8bit.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/common_cells/src/deprecated/generic_fifo.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/common_cells/src/deprecated/prioarbiter.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/common_cells/src/deprecated/pulp_sync.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/common_cells/src/deprecated/pulp_sync_wedge.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/common_cells/src/deprecated/rrarbiter.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/common_cells/src/deprecated/clock_divider.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/common_cells/src/deprecated/fifo_v2.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/common_cells/src/deprecated/fifo_v1.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/common_cells/src/edge_propagator.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/common_cells/src/edge_propagator_rx.sv

+define+NR_LANES=2
+define+RVV_ARIANE=1
+define+TARGET_ARA_TEST
+define+TARGET_CVA6_TEST
+define+TARGET_RTL
+define+TARGET_SYNTHESIS
+define+TARGET_VERILATOR
+define+VLEN=1024
+incdir+/home/ckf104/tmp/riscv-vector-ara/hardware/deps/axi/include
+incdir+/home/ckf104/tmp/riscv-vector-ara/hardware/deps/common_cells/include
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/axi/src/axi_pkg.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/axi/src/axi_intf.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/axi/src/axi_atop_filter.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/axi/src/axi_burst_splitter.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/axi/src/axi_cdc_dst.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/axi/src/axi_cdc_src.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/axi/src/axi_cut.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/axi/src/axi_delayer.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/axi/src/axi_demux.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/axi/src/axi_dw_downsizer.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/axi/src/axi_dw_upsizer.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/axi/src/axi_id_prepend.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/axi/src/axi_isolate.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/axi/src/axi_join.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/axi/src/axi_lite_demux.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/axi/src/axi_lite_join.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/axi/src/axi_lite_mailbox.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/axi/src/axi_lite_mux.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/axi/src/axi_lite_regs.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/axi/src/axi_lite_to_apb.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/axi/src/axi_lite_to_axi.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/axi/src/axi_modify_address.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/axi/src/axi_mux.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/axi/src/axi_serializer.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/axi/src/axi_cdc.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/axi/src/axi_err_slv.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/axi/src/axi_dw_converter.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/axi/src/axi_multicut.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/axi/src/axi_to_axi_lite.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/axi/src/axi_lite_xbar.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/axi/src/axi_xbar.sv

+define+NR_LANES=2
+define+RVV_ARIANE=1
+define+TARGET_ARA_TEST
+define+TARGET_CVA6_TEST
+define+TARGET_RTL
+define+TARGET_SYNTHESIS
+define+TARGET_VERILATOR
+define+VLEN=1024
+define+WT_DCACHE=1
+incdir+/home/ckf104/tmp/riscv-vector-ara/hardware/deps/cva6/src/common_cells/include
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/cva6/include/riscv_pkg.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/cva6/src/riscv-dbg/src/dm_pkg.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/cva6/src/fpu/src/fpnew_pkg.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/cva6/include/ariane_pkg.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/cva6/include/std_cache_pkg.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/cva6/include/wt_cache_pkg.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/cva6/src/register_interface/src/reg_intf.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/cva6/src/register_interface/src/reg_intf_pkg.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/cva6/include/axi_intf.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/cva6/include/ariane_axi_pkg.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/cva6/src/fpu/src/fpu_div_sqrt_mvp/hdl/defs_div_sqrt_mvp.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/cva6/src/ariane.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/cva6/src/serdiv.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/cva6/src/ariane_regfile_ff.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/cva6/src/amo_buffer.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/cva6/src/id_stage.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/cva6/src/branch_unit.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/cva6/src/instr_realign.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/cva6/src/load_store_unit.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/cva6/src/controller.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/cva6/src/issue_stage.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/cva6/src/re_name.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/cva6/src/csr_buffer.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/cva6/src/tlb.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/cva6/src/decoder.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/cva6/src/scoreboard.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/cva6/src/perf_counters.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/cva6/src/store_unit.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/cva6/src/axi_adapter.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/cva6/src/fpu_wrap.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/cva6/src/csr_regfile.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/cva6/src/commit_stage.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/cva6/src/alu.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/cva6/src/multiplier.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/cva6/src/store_buffer.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/cva6/src/compressed_decoder.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/cva6/src/axi_shim.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/cva6/src/ex_stage.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/cva6/src/mmu.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/cva6/src/ptw.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/cva6/src/mult.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/cva6/src/load_unit.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/cva6/src/issue_read_operands.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/cva6/src/acc_dispatcher.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/cva6/src/pmp/src/pmp_entry.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/cva6/src/pmp/src/pmp.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/cva6/src/fpu/src/fpnew_fma.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/cva6/src/fpu/src/fpnew_opgroup_fmt_slice.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/cva6/src/fpu/src/fpnew_divsqrt_multi.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/cva6/src/fpu/src/fpnew_fma_multi.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/cva6/src/fpu/src/fpnew_opgroup_multifmt_slice.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/cva6/src/fpu/src/fpnew_classifier.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/cva6/src/fpu/src/fpnew_noncomp.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/cva6/src/fpu/src/fpnew_cast_multi.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/cva6/src/fpu/src/fpnew_opgroup_block.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/cva6/src/fpu/src/fpnew_rounding.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/cva6/src/fpu/src/fpnew_top.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/cva6/src/fpu/src/fpu_div_sqrt_mvp/hdl/iteration_div_sqrt_mvp.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/cva6/src/fpu/src/fpu_div_sqrt_mvp/hdl/nrbd_nrsc_mvp.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/cva6/src/fpu/src/fpu_div_sqrt_mvp/hdl/div_sqrt_top_mvp.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/cva6/src/fpu/src/fpu_div_sqrt_mvp/hdl/preprocess_mvp.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/cva6/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/cva6/src/fpu/src/fpu_div_sqrt_mvp/hdl/norm_div_sqrt_mvp.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/cva6/src/fpu/src/fpu_div_sqrt_mvp/hdl/div_sqrt_mvp_wrapper.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/cva6/src/frontend/frontend.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/cva6/src/frontend/instr_scan.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/cva6/src/frontend/instr_queue.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/cva6/src/frontend/bht.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/cva6/src/frontend/btb.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/cva6/src/frontend/ras.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/cva6/src/cache_subsystem/tag_cmp.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/cva6/src/cache_subsystem/cache_ctrl.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/cva6/src/cache_subsystem/amo_alu.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/cva6/src/cache_subsystem/wt_axi_adapter.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/cva6/src/cache_subsystem/wt_dcache_ctrl.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/cva6/src/cache_subsystem/wt_cache_subsystem.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/cva6/src/cache_subsystem/wt_dcache_missunit.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/cva6/src/cache_subsystem/cva6_icache.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/cva6/src/cache_subsystem/wt_dcache_wbuffer.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/cva6/src/cache_subsystem/wt_l15_adapter.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/cva6/src/cache_subsystem/wt_dcache_mem.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/cva6/src/cache_subsystem/cva6_icache_axi_wrapper.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/cva6/src/cache_subsystem/std_cache_subsystem.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/cva6/src/cache_subsystem/wt_dcache.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/cva6/src/clint/axi_lite_interface.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/cva6/src/clint/clint.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/cva6/fpga/src/axi2apb/src/axi2apb_wrap.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/cva6/fpga/src/axi2apb/src/axi2apb.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/cva6/fpga/src/axi2apb/src/axi2apb_64_32.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/cva6/fpga/src/axi_slice/src/axi_w_buffer.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/cva6/fpga/src/axi_slice/src/axi_b_buffer.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/cva6/fpga/src/axi_slice/src/axi_slice_wrap.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/cva6/fpga/src/axi_slice/src/axi_slice.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/cva6/fpga/src/axi_slice/src/axi_single_slice.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/cva6/fpga/src/axi_slice/src/axi_ar_buffer.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/cva6/fpga/src/axi_slice/src/axi_r_buffer.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/cva6/fpga/src/axi_slice/src/axi_aw_buffer.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/cva6/fpga/src/apb_timer/apb_timer.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/cva6/fpga/src/apb_timer/timer.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/cva6/src/axi_node/src/axi_regs_top.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/cva6/src/axi_node/src/axi_BR_allocator.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/cva6/src/axi_node/src/axi_BW_allocator.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/cva6/src/axi_node/src/axi_address_decoder_BR.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/cva6/src/axi_node/src/axi_DW_allocator.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/cva6/src/axi_node/src/axi_address_decoder_BW.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/cva6/src/axi_node/src/axi_address_decoder_DW.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/cva6/src/axi_node/src/axi_node_arbiter.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/cva6/src/axi_node/src/axi_response_block.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/cva6/src/axi_node/src/axi_request_block.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/cva6/src/axi_node/src/axi_AR_allocator.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/cva6/src/axi_node/src/axi_AW_allocator.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/cva6/src/axi_node/src/axi_address_decoder_AR.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/cva6/src/axi_node/src/axi_address_decoder_AW.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/cva6/src/axi_node/src/apb_regs_top.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/cva6/src/axi_node/src/axi_node_intf_wrap.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/cva6/src/axi_node/src/axi_node.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/cva6/src/axi_node/src/axi_node_wrap_with_slices.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/cva6/src/axi_node/src/axi_multiplexer.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/cva6/src/axi_riscv_atomics/src/axi_riscv_amos.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/cva6/src/axi_riscv_atomics/src/axi_riscv_atomics.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/cva6/src/axi_riscv_atomics/src/axi_res_tbl.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/cva6/src/axi_riscv_atomics/src/axi_riscv_lrsc_wrap.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/cva6/src/axi_riscv_atomics/src/axi_riscv_amos_alu.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/cva6/src/axi_riscv_atomics/src/axi_riscv_lrsc.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/cva6/src/axi_riscv_atomics/src/axi_riscv_atomics_wrap.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/cva6/src/axi_mem_if/src/axi2mem.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/cva6/src/rv_plic/rtl/rv_plic_target.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/cva6/src/rv_plic/rtl/rv_plic_gateway.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/cva6/src/rv_plic/rtl/plic_regmap.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/cva6/src/rv_plic/rtl/plic_top.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/cva6/src/riscv-dbg/src/dmi_cdc.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/cva6/src/riscv-dbg/src/dmi_jtag.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/cva6/src/riscv-dbg/src/dmi_jtag_tap.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/cva6/src/riscv-dbg/src/dm_csrs.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/cva6/src/riscv-dbg/src/dm_mem.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/cva6/src/riscv-dbg/src/dm_sba.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/cva6/src/riscv-dbg/src/dm_top.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/cva6/src/riscv-dbg/debug_rom/debug_rom.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/cva6/src/register_interface/src/apb_to_reg.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/cva6/src/common_cells/src/deprecated/generic_fifo.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/cva6/src/common_cells/src/deprecated/pulp_sync.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/cva6/src/common_cells/src/deprecated/find_first_one.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/cva6/src/common_cells/src/rstgen_bypass.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/cva6/src/common_cells/src/rstgen.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/cva6/src/common_cells/src/stream_mux.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/cva6/src/common_cells/src/stream_demux.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/cva6/src/common_cells/src/stream_arbiter.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/cva6/src/common_cells/src/stream_arbiter_flushable.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/cva6/src/util/axi_master_connect.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/cva6/src/util/axi_slave_connect.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/cva6/src/util/axi_master_connect_rev.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/cva6/src/util/axi_slave_connect_rev.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/cva6/src/fpga-support/rtl/SyncSpRamBeNx64.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/cva6/src/common_cells/src/popcount.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/cva6/src/common_cells/src/unread.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/cva6/src/common_cells/src/cdc_2phase.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/cva6/src/common_cells/src/spill_register.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/cva6/src/common_cells/src/edge_detect.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/cva6/src/common_cells/src/fifo_v3.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/cva6/src/common_cells/src/deprecated/fifo_v2.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/cva6/src/common_cells/src/deprecated/fifo_v1.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/cva6/src/common_cells/src/lzc.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/cva6/src/common_cells/src/rr_arb_tree.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/cva6/src/common_cells/src/deprecated/rrarbiter.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/cva6/src/common_cells/src/stream_delay.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/cva6/src/common_cells/src/lfsr.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/cva6/src/common_cells/src/lfsr_8bit.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/cva6/src/common_cells/src/lfsr_16bit.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/cva6/src/common_cells/src/counter.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/cva6/src/common_cells/src/shift_reg.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/cva6/src/common_cells/src/exp_backoff.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/cva6/src/tech_cells_generic/src/cluster_clock_inverter.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/cva6/src/tech_cells_generic/src/pulp_clock_mux2.sv

+define+NR_LANES=2
+define+RVV_ARIANE=1
+define+TARGET_ARA_TEST
+define+TARGET_CVA6_TEST
+define+TARGET_RTL
+define+TARGET_SYNTHESIS
+define+TARGET_VERILATOR
+define+VLEN=1024
+define+WT_DCACHE=1
+incdir+/home/ckf104/tmp/riscv-vector-ara/hardware/deps/cva6/src/common_cells/include
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/cva6/tb/ariane_soc_pkg.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/cva6/tb/ariane_axi_soc_pkg.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/cva6/tb/ariane_testharness.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/cva6/tb/ariane_peripherals.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/cva6/tb/common/uart.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/cva6/tb/common/SimDTM.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/cva6/tb/common/SimJTAG.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/cva6/fpga/src/bootrom/bootrom.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/cva6/tb/common/mock_uart.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/deps/cva6/src/util/sram.sv

+define+NR_LANES=2
+define+RVV_ARIANE=1
+define+TARGET_ARA_TEST
+define+TARGET_CVA6_TEST
+define+TARGET_RTL
+define+TARGET_SYNTHESIS
+define+TARGET_VERILATOR
+define+VLEN=1024
+incdir+/home/ckf104/tmp/riscv-vector-ara/hardware/include
+incdir+/home/ckf104/tmp/riscv-vector-ara/hardware/deps/axi/include
+incdir+/home/ckf104/tmp/riscv-vector-ara/hardware/deps/common_cells/include
/home/ckf104/tmp/riscv-vector-ara/hardware/include/rvv_pkg.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/include/ara_pkg.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/src/axi_to_mem.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/src/ctrl_registers.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/src/cva6_accel_first_pass_decoder.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/src/ara_dispatcher.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/src/ara_sequencer.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/src/axi_inval_filter.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/src/lane/lane_sequencer.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/src/lane/operand_queue.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/src/lane/operand_requester.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/src/lane/simd_alu.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/src/lane/simd_div.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/src/lane/simd_mul.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/src/lane/vector_regfile.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/src/lane/power_gating_generic.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/src/masku/masku.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/src/sldu/sldu.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/src/vlsu/addrgen.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/src/vlsu/vldu.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/src/vlsu/vstu.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/src/lane/operand_queues_stage.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/src/lane/valu.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/src/lane/vmfpu.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/src/lane/fixed_p_rounding.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/src/vlsu/vlsu.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/src/lane/vector_fus_stage.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/src/lane/lane.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/src/ara.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/src/ara_system.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/src/ara_soc.sv

+define+NR_LANES=2
+define+RVV_ARIANE=1
+define+TARGET_ARA_TEST
+define+TARGET_CVA6_TEST
+define+TARGET_RTL
+define+TARGET_SYNTHESIS
+define+TARGET_VERILATOR
+define+VLEN=1024
+incdir+/home/ckf104/tmp/riscv-vector-ara/hardware/include
+incdir+/home/ckf104/tmp/riscv-vector-ara/hardware/deps/axi/include
+incdir+/home/ckf104/tmp/riscv-vector-ara/hardware/deps/common_cells/include
/home/ckf104/tmp/riscv-vector-ara/hardware/tb/ara_testharness.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/tb/ara_tb.sv
/home/ckf104/tmp/riscv-vector-ara/hardware/src/accel_dispatcher_ideal.sv

+define+NR_LANES=2
+define+RVV_ARIANE=1
+define+TARGET_ARA_TEST
+define+TARGET_CVA6_TEST
+define+TARGET_RTL
+define+TARGET_SYNTHESIS
+define+TARGET_VERILATOR
+define+VLEN=1024
+incdir+/home/ckf104/tmp/riscv-vector-ara/hardware/include
+incdir+/home/ckf104/tmp/riscv-vector-ara/hardware/deps/axi/include
+incdir+/home/ckf104/tmp/riscv-vector-ara/hardware/deps/common_cells/include
/home/ckf104/tmp/riscv-vector-ara/hardware/tb/ara_tb_verilator.sv
