//Simulation filelist
////////////////////////////////This is the STD cell for simulation
$PHY_DESIGN_AREA/design/reuse/rtl_phy_misc_components/phy_and_synth.v
$PHY_DESIGN_AREA/design/reuse/rtl_phy_misc_components/phy_clk_buffer.v
$PHY_DESIGN_AREA/design/reuse/rtl_phy_misc_components/phy_clk_gate.v
$PHY_DESIGN_AREA/design/reuse/rtl_phy_misc_components/phy_clk_inv.v
$PHY_DESIGN_AREA/design/reuse/rtl_phy_misc_components/phy_clk_or.v
$PHY_DESIGN_AREA/design/reuse/rtl_phy_misc_components/phy_clock_mux.v
$PHY_DESIGN_AREA/design/reuse/rtl_phy_misc_components/phy_mux4to1_synth.v
$PHY_DESIGN_AREA/design/reuse/rtl_phy_misc_components/phy_data_sync.sv
$PHY_DESIGN_AREA/design/reuse/rtl_phy_misc_components/phy_reset_sync.v
$PHY_DESIGN_AREA/design/reuse/rtl_phy_misc_components/phy_scan_mux.v
