
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000780                       # Number of seconds simulated
sim_ticks                                   780491000                       # Number of ticks simulated
final_tick                               2255221975500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               37768128                       # Simulator instruction rate (inst/s)
host_op_rate                                 37768021                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              300831855                       # Simulator tick rate (ticks/s)
host_mem_usage                                 728976                       # Number of bytes of host memory used
host_seconds                                     2.59                       # Real time elapsed on the host
sim_insts                                    97986721                       # Number of instructions simulated
sim_ops                                      97986721                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus.inst       312960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data       177280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             490240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst       312960                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        312960                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks        62656                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           62656                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst         4890                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data         2770                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                7660                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks           979                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                979                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst    400978358                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data    227139070                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             628117429                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst    400978358                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        400978358                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        80277671                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             80277671                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        80277671                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst    400978358                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data    227139070                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            708395100                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        7661                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        979                       # Number of write requests accepted
system.mem_ctrls.readBursts                      7661                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      979                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 486848                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    3456                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   60608                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  490304                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                62656                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     54                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     1                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            5                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               856                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               360                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               385                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               267                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               326                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               370                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               353                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               454                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               655                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               437                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              551                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              655                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              604                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              746                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              264                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              324                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               142                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                46                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                33                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                49                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                74                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                79                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                99                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                34                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                50                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                28                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               22                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               82                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               44                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               81                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               48                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               36                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                     780447000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  7661                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  979                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    5392                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1718                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     393                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      96                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     60                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     59                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     59                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     60                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     59                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     59                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     59                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         2902                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    188.118539                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   126.238935                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   214.968408                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1408     48.52%     48.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          838     28.88%     77.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          279      9.61%     87.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          119      4.10%     91.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           79      2.72%     93.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           40      1.38%     95.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           31      1.07%     96.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           27      0.93%     97.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           81      2.79%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         2902                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           57                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     132.438596                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    119.558952                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     61.034246                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31             1      1.75%      1.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47             1      1.75%      3.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63             3      5.26%      8.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79             6     10.53%     19.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95             5      8.77%     28.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111            4      7.02%     35.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            5      8.77%     43.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143           16     28.07%     71.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            4      7.02%     78.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            3      5.26%     84.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            3      5.26%     89.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207            1      1.75%     91.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223            2      3.51%     94.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::272-287            1      1.75%     96.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-335            1      1.75%     98.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::336-351            1      1.75%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            57                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           57                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.614035                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.583254                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.048032                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               41     71.93%     71.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1      1.75%     73.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               12     21.05%     94.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                2      3.51%     98.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      1.75%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            57                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                     92931000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               235562250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   38035000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     12216.51                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30966.51                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       623.77                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        77.65                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    628.20                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     80.28                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.48                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.87                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.61                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.29                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.14                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     5200                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     446                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 68.36                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                45.60                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      90329.51                       # Average gap between requests
system.mem_ctrls.pageHitRate                    65.77                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  9608760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  5242875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                26223600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                3602880                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy             50856000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            482025060                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             44502000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy              622061175                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            798.655995                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE     71392250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      26000000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     681506500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                 12330360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  6727875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                32923800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                2533680                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy             50856000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            508030740                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             21690000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy              635092455                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            815.386681                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE     33241500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      26000000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     719703500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.itb.fetch_hits                           0                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                       0                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.kern.inst.hwrei                       2781                       # number of hwrei instructions executed
system.cpu.kern.ipl_count::0                      635     49.15%     49.15% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                       1      0.08%     49.23% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                     656     50.77%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 1292                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                       633     49.96%     49.96% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                        1      0.08%     50.04% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                      633     49.96%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  1267                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0                697522000     89.46%     89.46% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                 1249500      0.16%     89.62% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31                80908500     10.38%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total            779680000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.996850                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.964939                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.980650                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.syscall::2                          1      5.56%      5.56% # number of syscalls executed
system.cpu.kern.syscall::3                          2     11.11%     16.67% # number of syscalls executed
system.cpu.kern.syscall::6                          2     11.11%     27.78% # number of syscalls executed
system.cpu.kern.syscall::17                         1      5.56%     33.33% # number of syscalls executed
system.cpu.kern.syscall::19                         1      5.56%     38.89% # number of syscalls executed
system.cpu.kern.syscall::33                         1      5.56%     44.44% # number of syscalls executed
system.cpu.kern.syscall::45                         3     16.67%     61.11% # number of syscalls executed
system.cpu.kern.syscall::48                         1      5.56%     66.67% # number of syscalls executed
system.cpu.kern.syscall::59                         1      5.56%     72.22% # number of syscalls executed
system.cpu.kern.syscall::71                         4     22.22%     94.44% # number of syscalls executed
system.cpu.kern.syscall::74                         1      5.56%    100.00% # number of syscalls executed
system.cpu.kern.syscall::total                     18                       # number of syscalls executed
system.cpu.kern.callpal::swpctx                   118      8.10%      8.10% # number of callpals executed
system.cpu.kern.callpal::tbi                        6      0.41%      8.51% # number of callpals executed
system.cpu.kern.callpal::swpipl                  1107     75.98%     84.49% # number of callpals executed
system.cpu.kern.callpal::rdps                       3      0.21%     84.69% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.07%     84.76% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.07%     84.83% # number of callpals executed
system.cpu.kern.callpal::rti                      184     12.63%     97.46% # number of callpals executed
system.cpu.kern.callpal::callsys                   33      2.26%     99.73% # number of callpals executed
system.cpu.kern.callpal::imb                        4      0.27%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   1457                       # number of callpals executed
system.cpu.kern.mode_switch::kernel               302                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 181                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_good::kernel                 181                      
system.cpu.kern.mode_good::user                   181                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch_good::kernel     0.599338                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.749482                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel          538234500     69.03%     69.03% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user            241438500     30.97%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      118                       # number of times the context was actually changed
system.cpu.dcache.tags.replacements             18327                       # number of replacements
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              199045                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             18327                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             10.860752                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data    29.130233                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::switch_cpus.data   482.869767                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.056895                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::switch_cpus.data     0.943105                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          431                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           80                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1182339                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1182339                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::switch_cpus.data       132875                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          132875                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data        58692                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          58692                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data         2233                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         2233                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data         2378                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         2378                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data       191567                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           191567                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data       191567                       # number of overall hits
system.cpu.dcache.overall_hits::total          191567                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data        26875                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         26875                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data        67550                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        67550                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data          400                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          400                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::switch_cpus.data        94425                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          94425                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data        94425                       # number of overall misses
system.cpu.dcache.overall_misses::total         94425                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data    752951499                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    752951499                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data   1054845726                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1054845726                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data     10300000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     10300000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data   1807797225                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1807797225                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data   1807797225                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1807797225                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data       159750                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       159750                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data       126242                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       126242                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data         2633                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         2633                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data         2378                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         2378                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data       285992                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       285992                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data       285992                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       285992                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.168232                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.168232                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.535083                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.535083                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.151918                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.151918                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.330167                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.330167                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.330167                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.330167                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 28016.799963                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 28016.799963                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 15615.776847                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 15615.776847                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data        25750                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        25750                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 19145.324067                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 19145.324067                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 19145.324067                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 19145.324067                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        42543                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          136                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              4192                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    10.148616                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          136                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks        13156                       # number of writebacks
system.cpu.dcache.writebacks::total             13156                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data        17877                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        17877                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data        58439                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        58439                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::switch_cpus.data          174                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          174                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data        76316                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        76316                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data        76316                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        76316                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data         8998                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         8998                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data         9111                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         9111                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data          226                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          226                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data        18109                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        18109                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data        18109                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        18109                       # number of overall MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::switch_cpus.data            1                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total            1                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.overall_mshr_uncacheable_misses::switch_cpus.data            1                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total            1                       # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data    264977501                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    264977501                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data    144631065                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    144631065                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data      4913500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total      4913500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data    409608566                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    409608566                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data    409608566                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    409608566                       # number of overall MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus.data       223500                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total       223500                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::switch_cpus.data       223500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total       223500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.056326                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.056326                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.072171                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.072171                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.085834                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.085834                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.063320                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.063320                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.063320                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.063320                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 29448.488664                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 29448.488664                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 15874.334870                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 15874.334870                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data 21741.150442                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 21741.150442                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 22619.060467                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 22619.060467                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 22619.060467                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 22619.060467                       # average overall mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data       223500                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total       223500                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus.data       223500                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total       223500                       # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements             10238                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.893083                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              360356                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             10238                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             35.197890                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst    25.441008                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   486.452075                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.049689                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.950102                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999791                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           65                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          106                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          340                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            335189                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           335189                       # Number of data accesses
system.cpu.icache.ReadReq_hits::switch_cpus.inst       150304                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          150304                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst       150304                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           150304                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst       150304                       # number of overall hits
system.cpu.icache.overall_hits::total          150304                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst        12168                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         12168                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst        12168                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          12168                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst        12168                       # number of overall misses
system.cpu.icache.overall_misses::total         12168                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst    564067736                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    564067736                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst    564067736                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    564067736                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst    564067736                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    564067736                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst       162472                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       162472                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst       162472                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       162472                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst       162472                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       162472                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.074893                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.074893                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.074893                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.074893                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.074893                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.074893                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 46356.651545                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 46356.651545                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 46356.651545                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 46356.651545                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 46356.651545                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 46356.651545                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         2097                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                50                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    41.940000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst         1920                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         1920                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst         1920                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         1920                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst         1920                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         1920                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst        10248                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        10248                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst        10248                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        10248                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst        10248                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        10248                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst    457567260                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    457567260                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst    457567260                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    457567260                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst    457567260                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    457567260                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.063075                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.063075                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.063075                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.063075                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.063075                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.063075                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 44649.420375                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 44649.420375                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 44649.420375                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 44649.420375                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 44649.420375                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 44649.420375                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::WriteReq                   1                       # Transaction distribution
system.iobus.trans_dist::WriteResp                  1                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio            2                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total            2                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                       2                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio            8                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total            8                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                        8                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                 2000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy                1000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                      7781                       # number of replacements
system.l2.tags.tagsinuse                 16225.948538                       # Cycle average of tags in use
system.l2.tags.total_refs                       18293                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      7781                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.350983                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     9822.667039                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst        982.895804                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       4058.099367                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst   922.431473                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data   439.854854                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.599528                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.059991                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.247687                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.056301                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.026847                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.990353                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16040                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          641                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         3680                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         4785                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         6179                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          755                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.979004                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    684420                       # Number of tag accesses
system.l2.tags.data_accesses                   684420                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus.inst         5341                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data         7006                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   12347                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            13156                       # number of Writeback hits
system.l2.Writeback_hits::total                 13156                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus.data            2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    2                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus.data         8551                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  8551                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst          5341                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data         15557                       # number of demand (read+write) hits
system.l2.demand_hits::total                    20898                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst         5341                       # number of overall hits
system.l2.overall_hits::switch_cpus.data        15557                       # number of overall hits
system.l2.overall_hits::total                   20898                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst         4891                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data         2214                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  7105                       # number of ReadReq misses
system.l2.UpgradeReq_misses::switch_cpus.data            5                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  5                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus.data          557                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 557                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst         4891                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data         2771                       # number of demand (read+write) misses
system.l2.demand_misses::total                   7662                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst         4891                       # number of overall misses
system.l2.overall_misses::switch_cpus.data         2771                       # number of overall misses
system.l2.overall_misses::total                  7662                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst    391096000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data    185705000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       576801000                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data     43986500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      43986500                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst    391096000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data    229691500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        620787500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst    391096000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data    229691500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       620787500                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst        10232                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data         9220                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               19452                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        13156                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             13156                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus.data            7                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                7                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data         9108                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              9108                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst        10232                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data        18328                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                28560                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst        10232                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data        18328                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               28560                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.478010                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.240130                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.365258                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus.data     0.714286                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.714286                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.061155                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.061155                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.478010                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.151189                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.268277                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.478010                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.151189                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.268277                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 79962.379881                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 83877.597109                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 81182.406756                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 78970.377020                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 78970.377020                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 79962.379881                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 82891.194515                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 81021.600104                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 79962.379881                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 82891.194515                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 81021.600104                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                  979                       # number of writebacks
system.l2.writebacks::total                       979                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst         4891                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data         2214                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             7105                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus.data            5                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             5                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data          557                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            557                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst         4891                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data         2771                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              7662                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst         4891                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data         2771                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             7662                       # number of overall MSHR misses
system.l2.WriteReq_mshr_uncacheable::switch_cpus.data            1                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total            1                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus.data            1                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total            1                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst    329818000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data    158027500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    487845500                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus.data        90004                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total        90004                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data     37061500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     37061500                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst    329818000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data    195089000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    524907000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst    329818000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data    195089000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    524907000                       # number of overall MSHR miss cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus.data       210500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total       210500                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus.data       210500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total       210500                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.478010                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.240130                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.365258                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus.data     0.714286                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.714286                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.061155                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.061155                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.478010                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.151189                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.268277                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.478010                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.151189                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.268277                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 67433.653650                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 71376.467931                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 68662.280084                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus.data 18000.800000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 18000.800000                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 66537.701975                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 66537.701975                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 67433.653650                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 70403.825334                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 68507.830854                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 67433.653650                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 70403.825334                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 68507.830854                       # average overall mshr miss latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data       210500                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total       210500                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus.data       210500                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total       210500                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                7105                       # Transaction distribution
system.membus.trans_dist::ReadResp               7101                       # Transaction distribution
system.membus.trans_dist::WriteReq                  1                       # Transaction distribution
system.membus.trans_dist::WriteResp                 1                       # Transaction distribution
system.membus.trans_dist::Writeback               979                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                5                       # Transaction distribution
system.membus.trans_dist::UpgradeResp               5                       # Transaction distribution
system.membus.trans_dist::ReadExReq               557                       # Transaction distribution
system.membus.trans_dist::ReadExResp              557                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        16308                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        16312                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  16312                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave            8                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       552768                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       552776                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  552776                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples              8647                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                    8647    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                8647                       # Request fanout histogram
system.membus.reqLayer0.occupancy                2000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            14706000                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy           40965996                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              5.2                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups          240606                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted       200903                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect        11027                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups       172827                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits           81989                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     47.439925                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS           13969                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect          447                       # Number of incorrect RAS predictions.
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.read_hits               182460                       # DTB read hits
system.switch_cpus.dtb.read_misses               3033                       # DTB read misses
system.switch_cpus.dtb.read_acv                    22                       # DTB read access violations
system.switch_cpus.dtb.read_accesses            59976                       # DTB read accesses
system.switch_cpus.dtb.write_hits              136523                       # DTB write hits
system.switch_cpus.dtb.write_misses              1205                       # DTB write misses
system.switch_cpus.dtb.write_acv                   56                       # DTB write access violations
system.switch_cpus.dtb.write_accesses           25151                       # DTB write accesses
system.switch_cpus.dtb.data_hits               318983                       # DTB hits
system.switch_cpus.dtb.data_misses               4238                       # DTB misses
system.switch_cpus.dtb.data_acv                    78                       # DTB access violations
system.switch_cpus.dtb.data_accesses            85127                       # DTB accesses
system.switch_cpus.itb.fetch_hits               59129                       # ITB hits
system.switch_cpus.itb.fetch_misses               982                       # ITB misses
system.switch_cpus.itb.fetch_acv                   21                       # ITB acv
system.switch_cpus.itb.fetch_accesses           60111                       # ITB accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.numCycles                  1560982                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles       386148                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts                1257548                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches              240606                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches        95958                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles                699882                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles           31782                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.MiscStallCycles          400                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles        25382                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           54                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines            162473                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes          7116                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples      1127757                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.115088                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.452368                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0           892679     79.16%     79.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1            14918      1.32%     80.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2            28525      2.53%     83.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3            17904      1.59%     84.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4            45565      4.04%     88.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5            10337      0.92%     89.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6            18341      1.63%     91.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7             8027      0.71%     91.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8            91461      8.11%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total      1127757                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.154138                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                0.805613                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles           294452                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles        633387                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles            151902                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles         33454                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles          14561                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved        11216                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred          1354                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts        1070063                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts          4333                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles          14561                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles           312472                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles          114255                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles       387659                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles            166769                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles        132040                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts        1015817                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents           616                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents          19342                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents           8257                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents          70466                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.RenamedOperands       678999                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups       1302820                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups      1299603                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups         2800                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps        493867                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps           185130                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts        31928                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts         3587                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts            218177                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads       190699                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       146925                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads        38170                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        21570                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded             928513                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded        27150                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued            872983                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued         1480                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined       228398                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined       131084                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved        18412                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples      1127757                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.774088                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.449436                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0       775248     68.74%     68.74% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       134250     11.90%     80.65% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2        71022      6.30%     86.94% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3        61221      5.43%     92.37% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4        45490      4.03%     96.41% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5        20884      1.85%     98.26% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6        13012      1.15%     99.41% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7         4466      0.40%     99.81% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8         2164      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      1127757                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu            1339      4.48%      4.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      4.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      4.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      4.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      4.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      4.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      4.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      4.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      4.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      4.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      4.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      4.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      4.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      4.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      4.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      4.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      4.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      4.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      4.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      4.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%      4.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%      4.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%      4.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%      4.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%      4.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%      4.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%      4.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%      4.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%      4.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          16018     53.62%     58.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         12514     41.89%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass          460      0.05%      0.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu        516256     59.14%     59.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult          751      0.09%     59.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     59.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd         1248      0.14%     59.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     59.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     59.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     59.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv          230      0.03%     59.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     59.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     59.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     59.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     59.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     59.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     59.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     59.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     59.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     59.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     59.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     59.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     59.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     59.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     59.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     59.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     59.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     59.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     59.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     59.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead       194908     22.33%     81.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       139799     16.01%     97.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess        19331      2.21%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total         872983                       # Type of FU issued
system.switch_cpus.iq.rate                   0.559252                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt               29871                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.034217                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads      2896371                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes      1180528                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses       827976                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads         8702                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes         4498                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses         4110                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses         897850                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses            4544                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads         7476                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads        52334                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses           90                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation          994                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores        18120                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            4                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked        16641                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles          14561                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles           67816                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles         14351                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts       975396                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts         4198                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts        190699                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts       146925                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts        21806                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents           1103                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents         12964                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents          994                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect         3755                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect         9923                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts        13678                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts        860003                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts        186673                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        12979                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                 19733                       # number of nop insts executed
system.switch_cpus.iew.exec_refs               324825                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches           117562                       # Number of branches executed
system.switch_cpus.iew.exec_stores             138152                       # Number of stores executed
system.switch_cpus.iew.exec_rate             0.550937                       # Inst execution rate
system.switch_cpus.iew.wb_sent                 839598                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count                832086                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers            401875                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers            534416                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               0.533053                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.751989                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts       224146                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls         8738                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts        12478                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples      1088755                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.681453                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.666479                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0       819721     75.29%     75.29% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       124167     11.40%     86.69% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2        50886      4.67%     91.37% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3        19372      1.78%     93.15% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4        22494      2.07%     95.21% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5         7701      0.71%     95.92% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6        10470      0.96%     96.88% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7         4973      0.46%     97.34% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8        28971      2.66%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total      1088755                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts       741935                       # Number of instructions committed
system.switch_cpus.commit.committedOps         741935                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs                 267170                       # Number of memory references committed
system.switch_cpus.commit.loads                138365                       # Number of loads committed
system.switch_cpus.commit.membars                4188                       # Number of memory barriers committed
system.switch_cpus.commit.branches              98740                       # Number of branches committed
system.switch_cpus.commit.fp_insts               3890                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts            712711                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls         7884                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass        15135      2.04%      2.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu       433597     58.44%     60.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult          720      0.10%     60.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     60.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd         1218      0.16%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv          230      0.03%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead       142553     19.21%     79.99% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       129151     17.41%     97.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess        19331      2.61%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total       741935                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events         28971                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads              2008652                       # The number of ROB reads
system.switch_cpus.rob.rob_writes             1971577                       # The number of ROB writes
system.switch_cpus.timesIdled                    6218                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                  433225                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts              727260                       # Number of Instructions Simulated
system.switch_cpus.committedOps                727260                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       2.146388                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 2.146388                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       0.465899                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.465899                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads          1143683                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes          574124                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads              2689                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes             2482                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads           25401                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes          15006                       # number of misc regfile writes
system.tol2bus.trans_dist::ReadReq              19468                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp             19464                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq                 1                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp                1                       # Transaction distribution
system.tol2bus.trans_dist::Writeback            13156                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               7                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              7                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             9108                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            9108                       # Transaction distribution
system.tol2bus.trans_dist::BadAddressError            1                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        20477                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        49828                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 70305                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       654656                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      2014920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                2669576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                              16                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples            41740                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   1                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  41740    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              41740                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           34026500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          16335489                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             2.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          27947502                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.6                       # Layer utilization (%)
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.switch_cpus.kern.inst.arm                    0                       # number of arm instructions executed
system.switch_cpus.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.switch_cpus.kern.inst.hwrei                  0                       # number of hwrei instructions executed
system.switch_cpus.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus.kern.mode_good::kernel            0                      
system.switch_cpus.kern.mode_good::user             0                      
system.switch_cpus.kern.mode_good::idle             0                      
system.switch_cpus.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.swap_context                0                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.020672                       # Number of seconds simulated
sim_ticks                                 20671660000                       # Number of ticks simulated
final_tick                               2276610604500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                1509678                       # Simulator instruction rate (inst/s)
host_op_rate                                  1509678                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              205649836                       # Simulator tick rate (ticks/s)
host_mem_usage                                 731024                       # Number of bytes of host memory used
host_seconds                                   100.52                       # Real time elapsed on the host
sim_insts                                   151750929                       # Number of instructions simulated
sim_ops                                     151750929                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus.inst       626688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data       830912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1457600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst       626688                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        626688                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      1154880                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1154880                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst         9792                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data        12983                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               22775                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         18045                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              18045                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst     30316288                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data     40195708                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              70511996                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst     30316288                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         30316288                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        55867792                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             55867792                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        55867792                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst     30316288                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data     40195708                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            126379788                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       22776                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      33597                       # Number of write requests accepted
system.mem_ctrls.readBursts                     22776                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    33597                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                1452672                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    4992                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1460544                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1457664                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2150208                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     78                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 10777                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs           28                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              1999                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1031                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              1202                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               738                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1489                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1362                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               982                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1005                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1801                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1030                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             1449                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             1454                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             2509                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             1956                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1306                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1385                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1199                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1801                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1676                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2137                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2093                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2033                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1852                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1588                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1539                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              1222                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              959                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              933                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              758                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              943                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              898                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1190                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        35                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   20671679000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 22776                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                33597                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   12733                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    6461                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2102                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1375                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      24                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    263                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    310                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    267                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    333                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    385                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    451                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    330                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    762                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    569                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    639                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    904                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    717                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    762                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    822                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    439                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    513                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    375                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    432                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    459                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    555                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    540                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    693                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    568                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    732                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    711                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    778                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    836                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    848                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    789                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    846                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    790                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    688                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    501                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    375                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    327                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    239                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     88                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     66                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     44                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    120                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         8336                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    349.466411                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   185.663415                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   384.846856                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         3476     41.70%     41.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1734     20.80%     62.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          593      7.11%     69.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          277      3.32%     72.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          169      2.03%     74.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          124      1.49%     76.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          111      1.33%     77.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           84      1.01%     78.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1768     21.21%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         8336                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          739                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      30.734777                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     81.014101                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63            642     86.87%     86.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127           31      4.19%     91.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191           26      3.52%     94.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255           18      2.44%     97.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319           11      1.49%     98.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383            7      0.95%     99.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447            3      0.41%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1215            1      0.14%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           739                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          739                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      30.880920                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     21.104225                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev     60.517232                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-31           647     87.55%     87.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-47            35      4.74%     92.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-63            11      1.49%     93.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-79             7      0.95%     94.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-95             4      0.54%     95.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-111            4      0.54%     95.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::112-127            4      0.54%     96.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-143            4      0.54%     96.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::144-159            4      0.54%     97.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-175            2      0.27%     97.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::176-191            1      0.14%     97.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-207            3      0.41%     98.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::240-255            1      0.14%     98.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::304-319            2      0.27%     98.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-335            1      0.14%     98.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::336-351            2      0.27%     99.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::368-383            1      0.14%     99.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::432-447            1      0.14%     99.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::448-463            1      0.14%     99.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::544-559            3      0.41%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::720-735            1      0.14%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           739                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                    336499686                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               762087186                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  113490000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     14825.08                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                33575.08                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        70.27                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        70.65                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     70.52                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    104.02                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.10                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.55                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.55                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.24                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.74                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    16721                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   20456                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 73.67                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                89.64                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     366694.68                       # Average gap between requests
system.mem_ctrls.pageHitRate                    81.68                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 46312560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 25269750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               122366400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy               99655920                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy           1447870320                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy           2872474245                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy          10780914000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy            15394863195                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            694.472302                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE  17759143500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     690300000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    2223074000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                 56526120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 30842625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy               161413200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy               58644000                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy           1447870320                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           2911933350                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy          10746300750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy            15413530365                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            695.314390                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE  17765870250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     690300000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    2216544500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.itb.fetch_hits                           0                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                       0                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                       85                       # number of quiesce instructions executed
system.cpu.kern.inst.hwrei                      51599                       # number of hwrei instructions executed
system.cpu.kern.ipl_count::0                     1764     38.67%     38.67% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      37      0.81%     39.48% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      21      0.46%     39.94% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2740     60.06%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 4562                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      1762     49.19%     49.19% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       37      1.03%     50.22% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       21      0.59%     50.81% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     1762     49.19%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  3582                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              19858735000     96.06%     96.06% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                28422000      0.14%     96.20% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                 8914500      0.04%     96.24% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               776561500      3.76%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          20672633000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.998866                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.643066                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.785182                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.syscall::2                          1      1.11%      1.11% # number of syscalls executed
system.cpu.kern.syscall::3                         65     72.22%     73.33% # number of syscalls executed
system.cpu.kern.syscall::4                          6      6.67%     80.00% # number of syscalls executed
system.cpu.kern.syscall::6                          2      2.22%     82.22% # number of syscalls executed
system.cpu.kern.syscall::17                         4      4.44%     86.67% # number of syscalls executed
system.cpu.kern.syscall::19                         1      1.11%     87.78% # number of syscalls executed
system.cpu.kern.syscall::45                         1      1.11%     88.89% # number of syscalls executed
system.cpu.kern.syscall::48                         1      1.11%     90.00% # number of syscalls executed
system.cpu.kern.syscall::54                         1      1.11%     91.11% # number of syscalls executed
system.cpu.kern.syscall::59                         1      1.11%     92.22% # number of syscalls executed
system.cpu.kern.syscall::71                         3      3.33%     95.56% # number of syscalls executed
system.cpu.kern.syscall::73                         1      1.11%     96.67% # number of syscalls executed
system.cpu.kern.syscall::144                        1      1.11%     97.78% # number of syscalls executed
system.cpu.kern.syscall::256                        1      1.11%     98.89% # number of syscalls executed
system.cpu.kern.syscall::257                        1      1.11%    100.00% # number of syscalls executed
system.cpu.kern.syscall::total                     90                       # number of syscalls executed
system.cpu.kern.callpal::swpctx                   142      0.28%      0.28% # number of callpals executed
system.cpu.kern.callpal::tbi                        8      0.02%      0.30% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4174      8.34%      8.64% # number of callpals executed
system.cpu.kern.callpal::rdps                     175      0.35%      8.99% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.00%      8.99% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.00%      8.99% # number of callpals executed
system.cpu.kern.callpal::rti                      330      0.66%      9.65% # number of callpals executed
system.cpu.kern.callpal::callsys                  113      0.23%      9.88% # number of callpals executed
system.cpu.kern.callpal::imb                        3      0.01%      9.88% # number of callpals executed
system.cpu.kern.callpal::rdunique               45101     90.11%    100.00% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.00%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  50049                       # number of callpals executed
system.cpu.kern.mode_switch::kernel               451                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 289                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                  21                       # number of protection mode switches
system.cpu.kern.mode_good::kernel                 297                      
system.cpu.kern.mode_good::user                   289                      
system.cpu.kern.mode_good::idle                     8                      
system.cpu.kern.mode_switch_good::kernel     0.658537                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.380952                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.780552                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         1889446000      9.14%      9.14% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user          15231171000     73.68%     82.82% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle           3552016000     17.18%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      142                       # number of times the context was actually changed
system.cpu.dcache.tags.replacements             39031                       # number of replacements
system.cpu.dcache.tags.tagsinuse           511.978536                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            14802962                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             39031                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            379.261664                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::switch_cpus.data   511.978536                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::switch_cpus.data     0.999958                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999958                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           25                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          487                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          59905621                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         59905621                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::switch_cpus.data     10228053                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        10228053                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data      4543973                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        4543973                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data        13684                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        13684                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data        13825                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        13825                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data     14772026                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         14772026                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data     14772026                       # number of overall hits
system.cpu.dcache.overall_hits::total        14772026                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data        85886                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         85886                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data        80378                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        80378                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data          846                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          846                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::switch_cpus.data       166264                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         166264                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data       166264                       # number of overall misses
system.cpu.dcache.overall_misses::total        166264                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data   3248830008                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3248830008                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data   3579157504                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3579157504                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data     16144500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     16144500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data   6827987512                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6827987512                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data   6827987512                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6827987512                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data     10313939                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     10313939                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data      4624351                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4624351                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data        14530                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        14530                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data        13825                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        13825                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data     14938290                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     14938290                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data     14938290                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     14938290                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.008327                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.008327                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.017381                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.017381                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.058224                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.058224                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.011130                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.011130                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.011130                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.011130                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 37827.236197                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 37827.236197                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 44529.068949                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 44529.068949                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data 19083.333333                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 19083.333333                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 41067.143290                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 41067.143290                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 41067.143290                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 41067.143290                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       325144                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             10524                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    30.895477                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks        25628                       # number of writebacks
system.cpu.dcache.writebacks::total             25628                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data        61879                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        61879                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data        65941                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        65941                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::switch_cpus.data          235                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          235                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data       127820                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       127820                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data       127820                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       127820                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data        24007                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        24007                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data        14437                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        14437                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data          611                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          611                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data        38444                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        38444                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data        38444                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        38444                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::switch_cpus.data          761                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          761                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::switch_cpus.data          673                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          673                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.overall_mshr_uncacheable_misses::switch_cpus.data         1434                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1434                       # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data    805727002                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    805727002                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data    591015920                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    591015920                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data     10769500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     10769500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data   1396742922                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1396742922                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data   1396742922                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1396742922                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus.data    155317500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    155317500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus.data    124304500                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total    124304500                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::switch_cpus.data    279622000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    279622000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.002328                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002328                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.003122                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003122                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.042051                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.042051                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.002574                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002574                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.002574                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002574                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 33562.169451                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 33562.169451                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 40937.585371                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 40937.585371                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data 17626.022913                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 17626.022913                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 36331.883311                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 36331.883311                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 36331.883311                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 36331.883311                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data 204096.583443                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 204096.583443                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data 184702.080238                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total 184702.080238                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus.data 194994.421199                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 194994.421199                       # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements            228210                       # number of replacements
system.cpu.icache.tags.tagsinuse           510.888895                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             9764484                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            228210                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             42.787275                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   510.888895                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.997830                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.997830                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          101                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          100                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          308                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          20206726                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         20206726                       # Number of data accesses
system.cpu.icache.ReadReq_hits::switch_cpus.inst      9753108                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         9753108                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst      9753108                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          9753108                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst      9753108                       # number of overall hits
system.cpu.icache.overall_hits::total         9753108                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst       236143                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        236143                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst       236143                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         236143                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst       236143                       # number of overall misses
system.cpu.icache.overall_misses::total        236143                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst   3868666338                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   3868666338                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst   3868666338                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   3868666338                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst   3868666338                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   3868666338                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst      9989251                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      9989251                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst      9989251                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      9989251                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst      9989251                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      9989251                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.023640                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.023640                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.023640                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.023640                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.023640                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.023640                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 16382.727153                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 16382.727153                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 16382.727153                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 16382.727153                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 16382.727153                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 16382.727153                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         2028                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                51                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    39.764706                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst         7919                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         7919                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst         7919                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         7919                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst         7919                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         7919                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst       228224                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       228224                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst       228224                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       228224                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst       228224                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       228224                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst   3350724400                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   3350724400                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst   3350724400                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   3350724400                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst   3350724400                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   3350724400                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.022847                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.022847                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.022847                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.022847                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.022847                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.022847                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 14681.735488                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 14681.735488                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 14681.735488                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 14681.735488                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 14681.735488                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 14681.735488                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                 119                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                   995328                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                        124                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                  803                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 803                       # Transaction distribution
system.iobus.trans_dist::WriteReq               16225                       # Transaction distribution
system.iobus.trans_dist::WriteResp                673                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateResp        15552                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          216                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           52                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           96                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1304                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         1200                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         2868                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        31188                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        31188                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   34056                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          864                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          208                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          652                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          675                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         2531                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       995664                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       995664                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   998195                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               179000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                39000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               84000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              830000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              975000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy            90588425                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               0.4                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             2195000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            15649041                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.1                       # Layer utilization (%)
system.iocache.tags.replacements                15594                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                15594                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               140346                       # Number of tag accesses
system.iocache.tags.data_accesses              140346                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide           42                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               42                       # number of ReadReq misses
system.iocache.WriteInvalidateReq_misses::tsunami.ide        15552                       # number of WriteInvalidateReq misses
system.iocache.WriteInvalidateReq_misses::total        15552                       # number of WriteInvalidateReq misses
system.iocache.demand_misses::tsunami.ide           42                       # number of demand (read+write) misses
system.iocache.demand_misses::total                42                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide           42                       # number of overall misses
system.iocache.overall_misses::total               42                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide      5056975                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      5056975                       # number of ReadReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::tsunami.ide   3361106409                       # number of WriteInvalidateReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::total   3361106409                       # number of WriteInvalidateReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide      5056975                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total      5056975                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide      5056975                       # number of overall miss cycles
system.iocache.overall_miss_latency::total      5056975                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide           42                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             42                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide        15552                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total        15552                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide           42                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total              42                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide           42                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total             42                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_miss_rate::tsunami.ide            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_miss_rate::total            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 120404.166667                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 120404.166667                       # average ReadReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::tsunami.ide 216120.525270                       # average WriteInvalidateReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::total 216120.525270                       # average WriteInvalidateReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 120404.166667                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 120404.166667                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 120404.166667                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 120404.166667                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs         29738                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                 4408                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs     6.746370                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks           15552                       # number of writebacks
system.iocache.writebacks::total                15552                       # number of writebacks
system.iocache.ReadReq_mshr_misses::tsunami.ide           42                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           42                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide        15552                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total        15552                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide           42                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total           42                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide           42                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total           42                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide      2846975                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      2846975                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide   2552320491                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total   2552320491                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide      2846975                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total      2846975                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide      2846975                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total      2846975                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 67785.119048                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 67785.119048                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 164115.257909                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 164115.257909                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 67785.119048                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67785.119048                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 67785.119048                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67785.119048                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                     17853                       # number of replacements
system.l2.tags.tagsinuse                 15537.366445                       # Cycle average of tags in use
system.l2.tags.total_refs                       70137                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     17853                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.928583                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     6503.809595                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst        566.196024                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       2777.106343                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst  3270.942646                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data  2419.311837                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.396961                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.034558                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.169501                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.199642                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.147663                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.948326                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16280                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           20                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1313                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1321                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2561                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        11065                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.993652                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   4723916                       # Number of tag accesses
system.l2.tags.data_accesses                  4723916                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus.inst       218416                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data        17392                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  235808                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            25628                       # number of Writeback hits
system.l2.Writeback_hits::total                 25628                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus.data           10                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   10                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus.data         8642                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  8642                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst        218416                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data         26034                       # number of demand (read+write) hits
system.l2.demand_hits::total                   244450                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst       218416                       # number of overall hits
system.l2.overall_hits::switch_cpus.data        26034                       # number of overall hits
system.l2.overall_hits::total                  244450                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst         9793                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data         7221                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 17014                       # number of ReadReq misses
system.l2.UpgradeReq_misses::switch_cpus.data            4                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  4                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus.data         5787                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                5787                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst         9793                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data        13008                       # number of demand (read+write) misses
system.l2.demand_misses::total                  22801                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst         9793                       # number of overall misses
system.l2.overall_misses::switch_cpus.data        13008                       # number of overall misses
system.l2.overall_misses::total                 22801                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst    828416814                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data    605900000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      1434316814                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data    481264976                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     481264976                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst    828416814                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data   1087164976                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1915581790                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst    828416814                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data   1087164976                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1915581790                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst       228209                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data        24613                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              252822                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        25628                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             25628                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus.data           14                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               14                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data        14429                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             14429                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst       228209                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data        39042                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               267251                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst       228209                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data        39042                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              267251                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.042912                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.293382                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.067296                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus.data     0.285714                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.285714                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.401067                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.401067                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.042912                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.333180                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.085317                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.042912                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.333180                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.085317                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 84592.751353                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 83908.045977                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 84302.151992                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 83163.120097                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 83163.120097                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 84592.751353                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 83576.643296                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 84013.060392                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 84592.751353                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 83576.643296                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 84013.060392                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 2493                       # number of writebacks
system.l2.writebacks::total                      2493                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst         9793                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data         7221                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            17014                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus.data            4                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             4                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data         5787                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           5787                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst         9793                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data        13008                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             22801                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst         9793                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data        13008                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            22801                       # number of overall MSHR misses
system.l2.ReadReq_mshr_uncacheable::switch_cpus.data          761                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total          761                       # number of ReadReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus.data          673                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total          673                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus.data         1434                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total         1434                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst    705601186                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data    515628000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1221229186                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus.data        71503                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total        71503                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data    409776524                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    409776524                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst    705601186                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data    925404524                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1631005710                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst    705601186                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data    925404524                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1631005710                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus.data    144663500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total    144663500                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus.data    115555500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total    115555500                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus.data    260219000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total    260219000                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.042912                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.293382                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.067296                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus.data     0.285714                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.285714                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.401067                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.401067                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.042912                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.333180                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.085317                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.042912                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.333180                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.085317                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 72051.586439                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 71406.730370                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 71777.899730                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus.data 17875.750000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 17875.750000                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 70809.836530                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 70809.836530                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 72051.586439                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 71141.184194                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 71532.200781                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 72051.586439                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 71141.184194                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 71532.200781                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data 190096.583443                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 190096.583443                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data 171702.080238                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total 171702.080238                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus.data 181463.737796                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 181463.737796                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq               17817                       # Transaction distribution
system.membus.trans_dist::ReadResp              17816                       # Transaction distribution
system.membus.trans_dist::WriteReq                673                       # Transaction distribution
system.membus.trans_dist::WriteResp               673                       # Transaction distribution
system.membus.trans_dist::Writeback             18045                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq        15552                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp        15552                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               28                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              28                       # Transaction distribution
system.membus.trans_dist::ReadExReq              5763                       # Transaction distribution
system.membus.trans_dist::ReadExResp             5763                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        46698                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        46698                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         2868                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        48101                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        50971                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  97669                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      1990656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      1990656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         2531                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1617216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      1619747                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 3610403                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               42                       # Total snoops (count)
system.membus.snoop_fanout::samples             57913                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                   57913    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               57913                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2462000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           196519719                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           15815959                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer2.occupancy          123313787                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.6                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups        13168814                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted     10721606                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect       285986                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups     11338147                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits         6395003                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     56.402541                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS          416890                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect         1617                       # Number of incorrect RAS predictions.
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.read_hits             11461093                       # DTB read hits
system.switch_cpus.dtb.read_misses               3288                       # DTB read misses
system.switch_cpus.dtb.read_acv                    28                       # DTB read access violations
system.switch_cpus.dtb.read_accesses         11120557                       # DTB read accesses
system.switch_cpus.dtb.write_hits             4849801                       # DTB write hits
system.switch_cpus.dtb.write_misses              5575                       # DTB write misses
system.switch_cpus.dtb.write_acv                  199                       # DTB write access violations
system.switch_cpus.dtb.write_accesses         4646905                       # DTB write accesses
system.switch_cpus.dtb.data_hits             16310894                       # DTB hits
system.switch_cpus.dtb.data_misses               8863                       # DTB misses
system.switch_cpus.dtb.data_acv                   227                       # DTB access violations
system.switch_cpus.dtb.data_accesses         15767462                       # DTB accesses
system.switch_cpus.itb.fetch_hits             9669723                       # ITB hits
system.switch_cpus.itb.fetch_misses              6510                       # ITB misses
system.switch_cpus.itb.fetch_acv                  151                       # ITB acv
system.switch_cpus.itb.fetch_accesses         9676233                       # ITB accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.numCycles                 34326798                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles     15089990                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts               65421609                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches            13168814                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches      6811893                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles              16974862                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles          683674                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.TlbCycles               1225                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus.fetch.MiscStallCycles         2294                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles       555136                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.PendingQuiesceStallCycles        14818                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           65                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines           9989253                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes        207522                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.ItlbSquashes               1                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus.fetch.rateDist::samples     32980228                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.983662                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.902648                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         19088849     57.88%     57.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1          2433835      7.38%     65.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2          1586065      4.81%     70.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3          1449374      4.39%     74.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          1275007      3.87%     78.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          1367560      4.15%     82.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           970988      2.94%     85.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           764634      2.32%     87.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          4043916     12.26%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     32980228                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.383631                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.905847                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles         13835609                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles       6165689                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles          11553607                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles       1087127                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles         338196                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved      1764426                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred          3700                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts       62220756                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts         10142                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles         338196                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles         14319420                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles         1147858                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles      2524264                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles          12141044                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles       2509446                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts       60985331                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents         10280                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents        2059932                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents          31984                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents         109299                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.RenamedOperands     44339632                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups      80213600                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups     79938666                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups       274566                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps      39718258                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps          4621354                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts       257385                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts        28514                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts           5345661                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads     11858556                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      5022784                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads       405622                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       145697                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded           58097989                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded       732476                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued          56517733                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued         9512                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined      5782662                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined      2844760                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved       647374                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples     32980228                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.713685                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.798344                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     11913528     36.12%     36.12% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      5444208     16.51%     52.63% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      5909846     17.92%     70.55% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      4536435     13.76%     84.31% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      2446948      7.42%     91.72% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      1284881      3.90%     95.62% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       864345      2.62%     98.24% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       394035      1.19%     99.44% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       186002      0.56%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     32980228                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           41260      9.22%      9.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              3      0.00%      9.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      9.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      9.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      9.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      9.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      9.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      9.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      9.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      9.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      9.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      9.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      9.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      9.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      9.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      9.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      9.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      9.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      9.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      9.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%      9.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%      9.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%      9.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%      9.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%      9.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%      9.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%      9.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%      9.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%      9.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         211044     47.15%     56.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite        195299     43.63%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass           24      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      39678454     70.21%     70.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult        28255      0.05%     70.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     70.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd        66534      0.12%     70.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     70.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt        57315      0.10%     70.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            1      0.00%     70.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            9      0.00%     70.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     70.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     70.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     70.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     70.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     70.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     70.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     70.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     70.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     70.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     70.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     70.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     70.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     70.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     70.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     70.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     70.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     70.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     70.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     70.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     70.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     11714535     20.73%     91.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      4892323      8.66%     99.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess        80283      0.14%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       56517733                       # Type of FU issued
system.switch_cpus.iq.rate                   1.646461                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt              447606                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.007920                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads    145856770                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes     64307232                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     55424904                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads       616042                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes       309106                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses       289408                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses       56652240                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses          313075                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads      1129715                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads      1243732                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses         2901                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation         8148                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores       383605                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads         4931                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked        48582                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles         338196                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles          834262                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles        198748                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts     59760436                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts       226429                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts      11858556                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts      5022784                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts       696710                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents           2247                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents        196126                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents         8148                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect       134867                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect       223277                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts       358144                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts      56045689                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts      11511039                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       472044                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                929971                       # number of nop insts executed
system.switch_cpus.iew.exec_refs             16367465                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches          9544289                       # Number of branches executed
system.switch_cpus.iew.exec_stores            4856426                       # Number of stores executed
system.switch_cpus.iew.exec_rate             1.632709                       # Inst execution rate
system.switch_cpus.iew.wb_sent               55819099                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count              55714312                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers          35008628                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers          47199785                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               1.623056                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.741712                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts      5810444                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls        85102                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts       333944                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples     32070528                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.682059                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.272011                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     12736298     39.71%     39.71% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      7568157     23.60%     63.31% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      5711061     17.81%     81.12% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3      1048683      3.27%     84.39% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      1152858      3.59%     87.98% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       855345      2.67%     90.65% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       350896      1.09%     91.75% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       363194      1.13%     92.88% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      2284036      7.12%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     32070528                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts     53944507                       # Number of instructions committed
system.switch_cpus.commit.committedOps       53944507                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs               15254000                       # Number of memory references committed
system.switch_cpus.commit.loads              10614821                       # Number of loads committed
system.switch_cpus.commit.membars               19684                       # Number of memory barriers committed
system.switch_cpus.commit.branches            9001608                       # Number of branches committed
system.switch_cpus.commit.fp_insts             280922                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts          51630655                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls       384112                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass       896751      1.66%      1.66% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     37541954     69.59%     71.26% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult        27779      0.05%     71.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     71.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd        66012      0.12%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt        57311      0.11%     71.54% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            1      0.00%     71.54% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            9      0.00%     71.54% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     71.54% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     71.54% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     71.54% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     71.54% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     71.54% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     71.54% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     71.54% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     71.54% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     71.54% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     71.54% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     71.54% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     71.54% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     71.54% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     71.54% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     71.54% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     71.54% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     71.54% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     71.54% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     71.54% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.54% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.54% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead     10634505     19.71%     91.25% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite      4639902      8.60%     99.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess        80283      0.15%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     53944507                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events       2284036                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads             89521235                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           120421242                       # The number of ROB writes
system.switch_cpus.timesIdled                  134960                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                 1346570                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.quiesceCycles              7016522                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus.committedInsts            53047780                       # Number of Instructions Simulated
system.switch_cpus.committedOps              53047780                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.647092                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.647092                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       1.545375                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.545375                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads         75613753                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        41561741                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads            273456                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes           180582                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads          529417                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes          91777                       # number of misc regfile writes
system.tol2bus.trans_dist::ReadReq             253640                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp            253623                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq               673                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp              673                       # Transaction distribution
system.tol2bus.trans_dist::Writeback            25628                       # Transaction distribution
system.tol2bus.trans_dist::WriteInvalidateReq        15577                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              14                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             14                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            14429                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           14429                       # Transaction distribution
system.tol2bus.trans_dist::BadAddressError            1                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       456433                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       106634                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                563067                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     14605376                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      4143011                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               18748387                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           15660                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples           309961                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            1.050390                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.218749                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 294342     94.96%     94.96% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  15619      5.04%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             309961                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          173135500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.8                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            39000                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         344208598                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          61687775                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.3                       # Layer utilization (%)
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.switch_cpus.kern.inst.arm                    0                       # number of arm instructions executed
system.switch_cpus.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.switch_cpus.kern.inst.hwrei                  0                       # number of hwrei instructions executed
system.switch_cpus.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus.kern.mode_good::kernel            0                      
system.switch_cpus.kern.mode_good::user             0                      
system.switch_cpus.kern.mode_good::idle             0                      
system.switch_cpus.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.swap_context                0                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.518765                       # Number of seconds simulated
sim_ticks                                518764561500                       # Number of ticks simulated
final_tick                               2795375166000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 484781                       # Simulator instruction rate (inst/s)
host_op_rate                                   484781                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              258895416                       # Simulator tick rate (ticks/s)
host_mem_usage                                 732048                       # Number of bytes of host memory used
host_seconds                                  2003.76                       # Real time elapsed on the host
sim_insts                                   971385000                       # Number of instructions simulated
sim_ops                                     971385000                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus.inst       200832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data      1167680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1368512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst       200832                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        200832                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       344320                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          344320                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst         3138                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data        18245                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               21383                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          5380                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               5380                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst       387135                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data      2250886                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total               2638021                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst       387135                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           387135                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks          663731                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total               663731                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks          663731                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst       387135                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data      2250886                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total              3301752                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       21382                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       5380                       # Number of write requests accepted
system.mem_ctrls.readBursts                     21382                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     5380                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                1321920                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   46528                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  342912                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1368448                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               344320                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    727                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    20                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              1135                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               888                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              1603                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              3553                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               793                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               857                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               966                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1145                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1028                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               530                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              904                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             3474                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1059                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             1095                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              844                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              781                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               560                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               421                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               305                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               327                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               346                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               140                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               257                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               328                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               190                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               307                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              251                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              251                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              304                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              502                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              469                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              400                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  518764436000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 21382                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 5380                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   13674                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2817                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2185                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1973                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     75                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     76                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    182                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    263                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    328                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    327                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    326                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    326                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    327                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    331                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    350                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    372                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    397                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    331                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    326                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         9909                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    168.057322                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   111.251259                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   220.627892                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         5612     56.64%     56.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         3020     30.48%     87.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          394      3.98%     91.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          118      1.19%     92.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          151      1.52%     93.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           53      0.53%     94.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           91      0.92%     95.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           33      0.33%     95.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          437      4.41%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         9909                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          324                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      63.691358                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     42.432120                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    138.539319                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63            259     79.94%     79.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127           52     16.05%     95.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191            4      1.23%     97.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383            3      0.93%     98.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575            1      0.31%     98.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639            1      0.31%     98.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703            1      0.31%     99.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767            1      0.31%     99.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1472-1535            1      0.31%     99.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1599            1      0.31%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           324                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          324                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.537037                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.508209                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.008563                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              247     76.23%     76.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1      0.31%     76.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               60     18.52%     95.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               12      3.70%     98.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                3      0.93%     99.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.31%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           324                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                    339893750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               727175000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  103275000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     16455.76                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                35205.76                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         2.55                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.66                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      2.64                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.66                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.03                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.02                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.03                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.06                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    12704                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    3403                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 61.51                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                63.49                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                   19384367.24                       # Average gap between requests
system.mem_ctrls.pageHitRate                    61.91                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 85208760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 46492875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               207659400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy              117080640                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy          35330680320                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy          23139725130                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         304257967500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           363184814625                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            671.412353                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE 488174806500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   17322500000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT   13261700500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                 92541960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 50494125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy               237213600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy               76042800                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy          35330680320                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy          21682328895                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy         305536385250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           363005686950                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            671.081203                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE 490369870750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   17322500000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT   11066314500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.itb.fetch_hits                           0                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                       0                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.kern.inst.hwrei                    7312434                       # number of hwrei instructions executed
system.cpu.kern.ipl_count::0                  2432178     49.94%     49.94% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     531      0.01%     49.95% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                 2437184     50.05%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total              4869893                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                   2432178     49.99%     49.99% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      531      0.01%     50.01% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                  2432178     49.99%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total               4864887                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             387579823000     74.71%     74.71% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               178129000      0.03%     74.75% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31            131006116500     25.25%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         518764068500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                         1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.997946                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.998972                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.syscall::1                         32      0.00%      0.00% # number of syscalls executed
system.cpu.kern.syscall::71                        32      0.00%      0.00% # number of syscalls executed
system.cpu.kern.syscall::73                        27      0.00%      0.00% # number of syscalls executed
system.cpu.kern.syscall::74                        32      0.00%      0.01% # number of syscalls executed
system.cpu.kern.syscall::256                   809600     33.33%     33.34% # number of syscalls executed
system.cpu.kern.syscall::257                  1619200     66.66%    100.00% # number of syscalls executed
system.cpu.kern.syscall::total                2428923                       # number of syscalls executed
system.cpu.kern.callpal::swpctx                   188      0.00%      0.00% # number of callpals executed
system.cpu.kern.callpal::swpipl               2439805     33.38%     33.38% # number of callpals executed
system.cpu.kern.callpal::rdps                    1121      0.02%     33.40% # number of callpals executed
system.cpu.kern.callpal::rti                  2429557     33.24%     66.63% # number of callpals executed
system.cpu.kern.callpal::callsys              2428988     33.23%     99.86% # number of callpals executed
system.cpu.kern.callpal::rdunique               10048      0.14%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                7309707                       # number of callpals executed
system.cpu.kern.mode_switch::kernel           2429745                       # number of protection mode switches
system.cpu.kern.mode_switch::user             2429329                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_good::kernel             2429329                      
system.cpu.kern.mode_good::user               2429329                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch_good::kernel     0.999829                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.999914                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel       293397548000     56.56%     56.56% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         225366520500     43.44%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      188                       # number of times the context was actually changed
system.cpu.dcache.tags.replacements            731966                       # number of replacements
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           263507335                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            731966                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            359.999419                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::switch_cpus.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::switch_cpus.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          227                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          148                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           42                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           95                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        1065263286                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       1065263286                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::switch_cpus.data    155500587                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       155500587                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data    109590177                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      109590177                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data         6089                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         6089                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data         7169                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         7169                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data    265090764                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        265090764                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data    265090764                       # number of overall hits
system.cpu.dcache.overall_hits::total       265090764                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data       755989                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        755989                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data       271506                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       271506                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data         1311                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         1311                       # number of LoadLockedReq misses
system.cpu.dcache.StoreCondReq_misses::switch_cpus.data            2                       # number of StoreCondReq misses
system.cpu.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu.dcache.demand_misses::switch_cpus.data      1027495                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1027495                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data      1027495                       # number of overall misses
system.cpu.dcache.overall_misses::total       1027495                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data  10910623742                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  10910623742                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data   7864253785                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   7864253785                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data     21148250                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     21148250                       # number of LoadLockedReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::switch_cpus.data        26000                       # number of StoreCondReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::total        26000                       # number of StoreCondReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data  18774877527                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  18774877527                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data  18774877527                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  18774877527                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data    156256576                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    156256576                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data    109861683                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    109861683                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data         7400                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         7400                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data         7171                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         7171                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data    266118259                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    266118259                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data    266118259                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    266118259                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.004838                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004838                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.002471                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.002471                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.177162                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.177162                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::switch_cpus.data     0.000279                       # miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::total     0.000279                       # miss rate for StoreCondReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.003861                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003861                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.003861                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003861                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 14432.251980                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 14432.251980                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 28965.303842                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 28965.303842                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data 16131.388253                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 16131.388253                       # average LoadLockedReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::switch_cpus.data        13000                       # average StoreCondReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::total        13000                       # average StoreCondReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 18272.475805                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 18272.475805                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 18272.475805                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 18272.475805                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       443249                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             16399                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    27.029026                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks       610577                       # number of writebacks
system.cpu.dcache.writebacks::total            610577                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data        85932                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        85932                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data       210762                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       210762                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::switch_cpus.data          117                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          117                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data       296694                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       296694                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data       296694                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       296694                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data       670057                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       670057                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data        60744                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        60744                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data         1194                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         1194                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::switch_cpus.data            2                       # number of StoreCondReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::total            2                       # number of StoreCondReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data       730801                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       730801                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data       730801                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       730801                       # number of overall MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::switch_cpus.data          531                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          531                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.overall_mshr_uncacheable_misses::switch_cpus.data          531                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          531                       # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data   8423430003                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   8423430003                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data   1409273233                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1409273233                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data     17049500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     17049500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::switch_cpus.data        23000                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::total        23000                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data   9832703236                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   9832703236                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data   9832703236                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   9832703236                       # number of overall MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus.data    118816000                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total    118816000                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::switch_cpus.data    118816000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    118816000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.004288                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004288                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.000553                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000553                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.161351                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.161351                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::switch_cpus.data     0.000279                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::total     0.000279                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.002746                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002746                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.002746                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002746                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 12571.214095                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 12571.214095                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 23200.204679                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 23200.204679                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data 14279.313233                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 14279.313233                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus.data        11500                       # average StoreCondReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::total        11500                       # average StoreCondReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 13454.693187                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 13454.693187                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 13454.693187                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 13454.693187                       # average overall mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data 223758.945386                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total 223758.945386                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus.data 223758.945386                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 223758.945386                       # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements             76424                       # number of replacements
system.cpu.icache.tags.tagsinuse           510.353969                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           129490940                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             76424                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1694.375327                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   510.353969                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.996785                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.996785                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          113                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          190                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           26                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          173                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         272191902                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        272191902                       # Number of data accesses
system.cpu.icache.ReadReq_hits::switch_cpus.inst    135975586                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       135975586                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst    135975586                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        135975586                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst    135975586                       # number of overall hits
system.cpu.icache.overall_hits::total       135975586                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst        82140                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         82140                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst        82140                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          82140                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst        82140                       # number of overall misses
system.cpu.icache.overall_misses::total         82140                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst   1297103377                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   1297103377                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst   1297103377                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   1297103377                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst   1297103377                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   1297103377                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst    136057726                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    136057726                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst    136057726                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    136057726                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst    136057726                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    136057726                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.000604                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000604                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.000604                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000604                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.000604                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000604                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 15791.372985                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 15791.372985                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 15791.372985                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 15791.372985                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 15791.372985                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 15791.372985                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          200                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                11                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    18.181818                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst         5690                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         5690                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst         5690                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         5690                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst         5690                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         5690                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst        76450                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        76450                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst        76450                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        76450                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst        76450                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        76450                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst   1111846349                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   1111846349                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst   1111846349                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   1111846349                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst   1111846349                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   1111846349                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.000562                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000562                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.000562                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000562                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.000562                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000562                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 14543.444722                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 14543.444722                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 14543.444722                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 14543.444722                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 14543.444722                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 14543.444722                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::WriteReq                 531                       # Transaction distribution
system.iobus.trans_dist::WriteResp                531                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1062                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         1062                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                    1062                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         4248                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         4248                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                     4248                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1062000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              531000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                     21722                       # number of replacements
system.l2.tags.tagsinuse                 16251.471653                       # Cycle average of tags in use
system.l2.tags.total_refs                      368611                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     21722                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     16.969478                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks    10480.378798                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst        249.748622                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data        363.681384                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst  2898.574629                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data  2259.088221                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.639672                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.015243                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.022197                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.176915                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.137884                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.991911                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16354                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           50                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           56                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           46                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        16201                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.998169                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  22786481                       # Number of tag accesses
system.l2.tags.data_accesses                 22786481                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus.inst        73285                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data       662032                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  735317                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks           610577                       # number of Writeback hits
system.l2.Writeback_hits::total                610577                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus.data           26                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   26                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus.data            2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  2                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus.data        51689                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 51689                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst         73285                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data        713721                       # number of demand (read+write) hits
system.l2.demand_hits::total                   787006                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst        73285                       # number of overall hits
system.l2.overall_hits::switch_cpus.data       713721                       # number of overall hits
system.l2.overall_hits::total                  787006                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst         3137                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data         9216                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 12353                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus.data         9032                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                9032                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst         3137                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data        18248                       # number of demand (read+write) misses
system.l2.demand_misses::total                  21385                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst         3137                       # number of overall misses
system.l2.overall_misses::switch_cpus.data        18248                       # number of overall misses
system.l2.overall_misses::total                 21385                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst    264224250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data    729519250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       993743500                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data    804197000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     804197000                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst    264224250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data   1533716250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1797940500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst    264224250                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data   1533716250                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1797940500                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst        76422                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data       671248                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              747670                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks       610577                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total            610577                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus.data           26                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               26                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data        60721                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             60721                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst        76422                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data       731969                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               808391                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst        76422                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data       731969                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              808391                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.041048                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.013730                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.016522                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.148746                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.148746                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.041048                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.024930                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.026454                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.041048                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.024930                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.026454                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 84228.323239                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 79157.904731                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 80445.519307                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 89038.640390                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 89038.640390                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 84228.323239                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 84048.457365                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 84074.842179                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 84228.323239                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 84048.457365                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 84074.842179                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 5380                       # number of writebacks
system.l2.writebacks::total                      5380                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst         3137                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data         9216                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            12353                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data         9032                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           9032                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst         3137                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data        18248                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             21385                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst         3137                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data        18248                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            21385                       # number of overall MSHR misses
system.l2.WriteReq_mshr_uncacheable::switch_cpus.data          531                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total          531                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus.data          531                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total          531                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst    224776250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data    614866750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    839643000                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data    692776000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    692776000                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst    224776250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data   1307642750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1532419000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst    224776250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data   1307642750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1532419000                       # number of overall MSHR miss cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus.data    111913000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total    111913000                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus.data    111913000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total    111913000                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.041048                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.013730                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.016522                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.148746                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.148746                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.041048                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.024930                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.026454                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.041048                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.024930                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.026454                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 71653.251514                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 66717.312283                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 67970.776330                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 76702.391497                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 76702.391497                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 71653.251514                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 71659.510631                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 71658.592471                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 71653.251514                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 71659.510631                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 71658.592471                       # average overall mshr miss latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data 210758.945386                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total 210758.945386                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus.data 210758.945386                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 210758.945386                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq               12353                       # Transaction distribution
system.membus.trans_dist::ReadResp              12351                       # Transaction distribution
system.membus.trans_dist::WriteReq                531                       # Transaction distribution
system.membus.trans_dist::WriteResp               531                       # Transaction distribution
system.membus.trans_dist::Writeback              5380                       # Transaction distribution
system.membus.trans_dist::ReadExReq              9032                       # Transaction distribution
system.membus.trans_dist::ReadExResp             9032                       # Transaction distribution
system.membus.trans_dist::BadAddressError            3                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         1062                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        48145                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.membus.badaddr_responder.pio            6                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        49213                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  49213                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         4248                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1712832                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      1717080                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1717080                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples             27296                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                   27296    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               27296                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1199500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            54136000                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                4000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy          114310500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups       139398015                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted     92098317                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect      1895239                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups     66014108                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits        48086934                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     72.843420                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS        18854242                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect         2459                       # Number of incorrect RAS predictions.
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.read_hits            163624542                       # DTB read hits
system.switch_cpus.dtb.read_misses               5925                       # DTB read misses
system.switch_cpus.dtb.read_acv                     1                       # DTB read access violations
system.switch_cpus.dtb.read_accesses         60961848                       # DTB read accesses
system.switch_cpus.dtb.write_hits           114072725                       # DTB write hits
system.switch_cpus.dtb.write_misses              1417                       # DTB write misses
system.switch_cpus.dtb.write_acv                    1                       # DTB write access violations
system.switch_cpus.dtb.write_accesses        23485250                       # DTB write accesses
system.switch_cpus.dtb.data_hits            277697267                       # DTB hits
system.switch_cpus.dtb.data_misses               7342                       # DTB misses
system.switch_cpus.dtb.data_acv                     2                       # DTB access violations
system.switch_cpus.dtb.data_accesses         84447098                       # DTB accesses
system.switch_cpus.itb.fetch_hits            90730288                       # ITB hits
system.switch_cpus.itb.fetch_misses           2553257                       # ITB misses
system.switch_cpus.itb.fetch_acv                  139                       # ITB acv
system.switch_cpus.itb.fetch_accesses        93283545                       # ITB accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.numCycles               1037529154                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles    145966637                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts             1183521197                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches           139398015                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches     66941176                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles             710840689                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles        18447904                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.TlbCycles                149                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus.fetch.MiscStallCycles         9868                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles    170986125                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.IcacheWaitRetryStallCycles            8                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines         136057726                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes        833883                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.ItlbSquashes               1                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus.fetch.rateDist::samples   1037027428                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.141263                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.569910                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        837432026     80.75%     80.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1         14288410      1.38%     82.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2          9787509      0.94%     83.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3         15585092      1.50%     84.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4         27055388      2.61%     87.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5         12230809      1.18%     88.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6         10364195      1.00%     89.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7         10930266      1.05%     90.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8         99353733      9.58%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   1037027428                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.134356                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.140711                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles        109022284                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles     764130769                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles         122926878                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles      31727703                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles        9219794                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved     20126434                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred          4244                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts      999937840                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts         15322                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles        9219794                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles        129059831                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles         7283523                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles    662711307                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles         139369887                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles      89383086                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts      937126072                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents         30514                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents        5732722                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents       13528961                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents         128283                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.RenamedOperands    639568175                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups    1122793209                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups    899903793                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups    215601973                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps     602627194                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps         36940997                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts     71466215                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts      2437738                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts         241009148                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads    165877501                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    115359114                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads      4590833                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       249800                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded          855506694                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded     27060322                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued         861295129                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued        20127                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined     62932964                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined     11656497                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved     14871273                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples   1037027428                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.830542                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.488358                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    679388280     65.51%     65.51% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    154045406     14.85%     80.37% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2     61933031      5.97%     86.34% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3     55433690      5.35%     91.69% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4     44702901      4.31%     96.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5     19500827      1.88%     97.88% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     15464033      1.49%     99.37% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7      4491426      0.43%     99.80% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      2067834      0.20%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   1037027428                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu         2051402      5.55%      5.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      5.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      5.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd         19677      0.05%      5.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp        819645      2.22%      7.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      7.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult       392547      1.06%      8.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv           162      0.00%      8.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt          113      0.00%      8.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      8.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      8.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      8.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      8.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      8.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      8.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      8.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      8.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      8.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      8.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      8.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%      8.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%      8.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%      8.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%      8.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%      8.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%      8.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%      8.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%      8.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%      8.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       17931731     48.48%     57.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite      15772730     42.64%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass      2428868      0.28%      0.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     409262312     47.52%     47.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult         9334      0.00%     47.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     47.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd     73083812      8.49%     56.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp      9237059      1.07%     57.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt     10464476      1.21%     58.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult     28274169      3.28%     61.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv      1914284      0.22%     62.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt       409693      0.05%     62.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     62.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     62.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     62.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     62.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     62.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     62.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     62.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     62.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     62.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     62.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     62.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     62.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     62.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     62.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     62.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     62.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     62.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     62.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     62.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     62.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    165888245     19.26%     81.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    114087274     13.25%     94.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess     46235603      5.37%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total      861295129                       # Type of FU issued
system.switch_cpus.iq.rate                   0.830141                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt            36988007                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.042945                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads   2427390429                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes    757459199                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses    669471396                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads    369235391                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes    188054670                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses    183172378                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses      710161465                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses       185692803                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads      7323665                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads      3376909                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses         8817                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation        14218                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores      3060172                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads          425                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked        57986                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles        9219794                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles         4865560                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles       1022884                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts    927817253                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts      1047512                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts     165877501                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts    115359114                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts     27044874                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents          14448                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents        997678                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents        14218                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect      1769274                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect      7523053                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts      9292327                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts     853090240                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts     163642427                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      8204889                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop              45250237                       # number of nop insts executed
system.switch_cpus.iew.exec_refs            277717707                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches         98924420                       # Number of branches executed
system.switch_cpus.iew.exec_stores          114075280                       # Number of stores executed
system.switch_cpus.iew.exec_rate             0.822233                       # Inst execution rate
system.switch_cpus.iew.wb_sent              852670779                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count             852643774                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers         390203335                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers         480486176                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               0.821802                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.812101                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts     72672370                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls     12189049                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts      9203515                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples   1023046446                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.835865                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.924611                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    743951623     72.72%     72.72% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    125084016     12.23%     84.95% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2     42517595      4.16%     89.10% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     25298513      2.47%     91.57% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     14798585      1.45%     93.02% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     13048706      1.28%     94.30% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6      7870582      0.77%     95.07% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7      6361739      0.62%     95.69% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8     44115087      4.31%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   1023046446                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts    855128976                       # Number of instructions committed
system.switch_cpus.commit.committedOps      855128976                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs              274799537                       # Number of memory references committed
system.switch_cpus.commit.loads             162500595                       # Number of loads committed
system.switch_cpus.commit.membars               11735                       # Number of memory barriers committed
system.switch_cpus.commit.branches           88580101                       # Number of branches committed
system.switch_cpus.commit.fp_insts          181925284                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts         685276430                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls     13076426                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass     37923769      4.43%      4.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu    373437316     43.67%     48.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult         7376      0.00%     48.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     48.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd     72704203      8.50%     56.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp      9156800      1.07%     57.68% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt     10446496      1.22%     58.90% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult     28083200      3.28%     62.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv      1912032      0.22%     62.41% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt       409600      0.05%     62.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     62.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     62.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     62.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     62.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     62.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     62.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     62.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     62.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     62.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     62.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     62.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     62.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     62.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     62.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     62.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     62.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     62.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     62.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead    162512330     19.00%     81.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite    112300263     13.13%     94.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess     46235591      5.41%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total    855128976                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events      44115087                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads           1906695024                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          1869584140                       # The number of ROB writes
system.switch_cpus.timesIdled                   39664                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                  501726                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts           819634071                       # Number of Instructions Simulated
system.switch_cpus.committedOps             819634071                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.265844                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.265844                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       0.789987                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.789987                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads        877575858                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       470127545                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads         211806779                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes        148072855                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads       305655170                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes       39736637                       # number of misc regfile writes
system.tol2bus.trans_dist::ReadReq             747698                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp            747695                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq               531                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp              531                       # Transaction distribution
system.tol2bus.trans_dist::Writeback           610577                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              26                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq             2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             28                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            60721                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           60721                       # Transaction distribution
system.tol2bus.trans_dist::BadAddressError            3                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       152872                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2075633                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2228505                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side      4891008                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     85927000                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               90818008                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                              28                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples          1419555                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   1                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                1419555    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1419555                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1320620000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         115157651                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1100187247                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.switch_cpus.kern.inst.arm                    0                       # number of arm instructions executed
system.switch_cpus.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.switch_cpus.kern.inst.hwrei                  0                       # number of hwrei instructions executed
system.switch_cpus.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus.kern.mode_good::kernel            0                      
system.switch_cpus.kern.mode_good::user             0                      
system.switch_cpus.kern.mode_good::idle             0                      
system.switch_cpus.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.swap_context                0                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.007606                       # Number of seconds simulated
sim_ticks                                  7605634000                       # Number of ticks simulated
final_tick                               2802980800000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               23596728                       # Simulator instruction rate (inst/s)
host_op_rate                                 23596724                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              180367072                       # Simulator tick rate (ticks/s)
host_mem_usage                                 733072                       # Number of bytes of host memory used
host_seconds                                    42.17                       # Real time elapsed on the host
sim_insts                                   995015410                       # Number of instructions simulated
sim_ops                                     995015410                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus.inst       569280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data       680640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1249920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst       569280                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        569280                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       358464                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          358464                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst         8895                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data        10635                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               19530                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          5601                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               5601                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst     74849776                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data     89491553                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             164341329                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst     74849776                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         74849776                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        47131377                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             47131377                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        47131377                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst     74849776                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data     89491553                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            211472706                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       19530                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       5793                       # Number of write requests accepted
system.mem_ctrls.readBursts                     19530                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     5793                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                1246592                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    3328                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  365440                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1249920                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               370752                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     52                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    78                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs           13                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              1282                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               649                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               904                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               424                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1034                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1022                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1044                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1284                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1133                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1371                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             1539                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             1317                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             2153                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2141                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1252                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              929                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               426                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               242                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               247                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               226                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               237                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               282                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               297                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               471                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               365                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               229                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              451                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              364                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              578                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              593                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              432                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              270                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         4                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    7605698500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 19530                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 5793                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   12223                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    4805                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1692                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     737                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      19                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     48                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    213                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    278                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    315                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    343                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    348                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    346                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    344                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    350                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    350                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    361                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    346                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    358                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    370                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    359                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    338                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     35                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      4                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         8143                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    197.831757                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   126.142195                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   240.646323                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         4131     50.73%     50.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         2142     26.30%     77.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          693      8.51%     85.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          334      4.10%     89.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          189      2.32%     91.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          128      1.57%     93.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           94      1.15%     94.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           61      0.75%     95.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          371      4.56%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         8143                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          347                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      56.069164                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     38.864274                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     42.464890                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15             42     12.10%     12.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31            78     22.48%     34.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47            53     15.27%     49.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            52     14.99%     64.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            35     10.09%     74.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            33      9.51%     84.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           15      4.32%     88.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127           17      4.90%     93.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143            9      2.59%     96.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            5      1.44%     97.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            2      0.58%     98.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            2      0.58%     98.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207            1      0.29%     99.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223            1      0.29%     99.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::240-255            1      0.29%     99.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.29%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           347                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          347                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.455331                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.414901                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.253962                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              290     83.57%     83.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                4      1.15%     84.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               35     10.09%     94.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                9      2.59%     97.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                2      0.58%     97.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.29%     98.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                2      0.58%     98.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                2      0.58%     99.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.29%     99.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.29%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           347                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                    306134750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               671347250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   97390000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     15716.95                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34466.95                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       163.90                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        48.05                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    164.34                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     48.75                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.66                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.28                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.38                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.11                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.45                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    13536                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    3505                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 69.49                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                61.33                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     300347.45                       # Average gap between requests
system.mem_ctrls.pageHitRate                    67.64                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                109718280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 59866125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               267111000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy              132775200                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy          35827543440                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy          24417557685                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         307701361500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           368515933230                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            671.819936                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE   5721333000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     254020000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    1631648000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                129434760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 70624125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy               329261400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy               97245360                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy          35827543440                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy          23340325230                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy         308646302250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           368440736565                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            671.682849                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE   5163558250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     254020000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    2189588000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.itb.fetch_hits                           0                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                       0                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.inst.hwrei                      32888                       # number of hwrei instructions executed
system.cpu.kern.ipl_count::0                      999     44.09%     44.09% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      11      0.49%     44.57% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                       8      0.35%     44.92% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    1248     55.08%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 2266                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                       997     49.53%     49.53% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       11      0.55%     50.07% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                        8      0.40%     50.47% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                      997     49.53%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  2013                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0               7296668000     95.95%     95.95% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 8138000      0.11%     96.06% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                 4899500      0.06%     96.12% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               295030500      3.88%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total           7604736000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.997998                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.798878                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.888350                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.syscall::2                          1      1.96%      1.96% # number of syscalls executed
system.cpu.kern.syscall::3                          2      3.92%      5.88% # number of syscalls executed
system.cpu.kern.syscall::4                         26     50.98%     56.86% # number of syscalls executed
system.cpu.kern.syscall::6                          3      5.88%     62.75% # number of syscalls executed
system.cpu.kern.syscall::17                         1      1.96%     64.71% # number of syscalls executed
system.cpu.kern.syscall::19                         1      1.96%     66.67% # number of syscalls executed
system.cpu.kern.syscall::33                         1      1.96%     68.63% # number of syscalls executed
system.cpu.kern.syscall::45                         4      7.84%     76.47% # number of syscalls executed
system.cpu.kern.syscall::48                         1      1.96%     78.43% # number of syscalls executed
system.cpu.kern.syscall::54                         1      1.96%     80.39% # number of syscalls executed
system.cpu.kern.syscall::59                         1      1.96%     82.35% # number of syscalls executed
system.cpu.kern.syscall::71                         6     11.76%     94.12% # number of syscalls executed
system.cpu.kern.syscall::73                         2      3.92%     98.04% # number of syscalls executed
system.cpu.kern.syscall::74                         1      1.96%    100.00% # number of syscalls executed
system.cpu.kern.syscall::total                     51                       # number of syscalls executed
system.cpu.kern.callpal::swpctx                   118      0.38%      0.38% # number of callpals executed
system.cpu.kern.callpal::tbi                        6      0.02%      0.40% # number of callpals executed
system.cpu.kern.callpal::swpipl                  2010      6.43%      6.82% # number of callpals executed
system.cpu.kern.callpal::rdps                      81      0.26%      7.08% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.00%      7.08% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.00%      7.09% # number of callpals executed
system.cpu.kern.callpal::rti                      237      0.76%      7.84% # number of callpals executed
system.cpu.kern.callpal::callsys                   68      0.22%      8.06% # number of callpals executed
system.cpu.kern.callpal::imb                        9      0.03%      8.09% # number of callpals executed
system.cpu.kern.callpal::rdunique               28752     91.91%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  31283                       # number of callpals executed
system.cpu.kern.mode_switch::kernel               355                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 223                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_good::kernel                 223                      
system.cpu.kern.mode_good::user                   223                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch_good::kernel     0.628169                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.771626                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         1200454500     15.79%     15.79% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           6404281500     84.21%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      118                       # number of times the context was actually changed
system.cpu.dcache.tags.replacements             26863                       # number of replacements
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             6912478                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             27375                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            252.510612                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::switch_cpus.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::switch_cpus.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          152                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          295                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           65                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          21718567                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         21718567                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::switch_cpus.data      3338965                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         3338965                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data      1940112                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1940112                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data        11924                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        11924                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data        12018                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        12018                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data      5279077                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          5279077                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data      5279077                       # number of overall hits
system.cpu.dcache.overall_hits::total         5279077                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data        42177                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         42177                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data        77083                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        77083                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data          642                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          642                       # number of LoadLockedReq misses
system.cpu.dcache.StoreCondReq_misses::switch_cpus.data            5                       # number of StoreCondReq misses
system.cpu.dcache.StoreCondReq_misses::total            5                       # number of StoreCondReq misses
system.cpu.dcache.demand_misses::switch_cpus.data       119260                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         119260                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data       119260                       # number of overall misses
system.cpu.dcache.overall_misses::total        119260                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data   2021369999                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   2021369999                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data   2826182298                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2826182298                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data     21877000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     21877000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::switch_cpus.data        65000                       # number of StoreCondReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::total        65000                       # number of StoreCondReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data   4847552297                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   4847552297                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data   4847552297                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   4847552297                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data      3381142                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      3381142                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data      2017195                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2017195                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data        12566                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        12566                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data        12023                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        12023                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data      5398337                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      5398337                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data      5398337                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      5398337                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.012474                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.012474                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.038213                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.038213                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.051090                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.051090                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::switch_cpus.data     0.000416                       # miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::total     0.000416                       # miss rate for StoreCondReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.022092                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.022092                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.022092                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.022092                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 47925.883752                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 47925.883752                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 36664.145116                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 36664.145116                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data 34076.323988                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 34076.323988                       # average LoadLockedReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::switch_cpus.data        13000                       # average StoreCondReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::total        13000                       # average StoreCondReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 40646.925180                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 40646.925180                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 40646.925180                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 40646.925180                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       207053                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              6272                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    33.012277                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks        17207                       # number of writebacks
system.cpu.dcache.writebacks::total             17207                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data        27232                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        27232                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data        65583                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        65583                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::switch_cpus.data          212                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          212                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data        92815                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        92815                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data        92815                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        92815                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data        14945                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        14945                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data        11500                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        11500                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data          430                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          430                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::switch_cpus.data            5                       # number of StoreCondReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::total            5                       # number of StoreCondReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data        26445                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        26445                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data        26445                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        26445                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::switch_cpus.data          333                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          333                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::switch_cpus.data          194                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          194                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.overall_mshr_uncacheable_misses::switch_cpus.data          527                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          527                       # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data    681595252                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    681595252                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data    436884646                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    436884646                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data     10817500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     10817500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::switch_cpus.data        57500                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::total        57500                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data   1118479898                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1118479898                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data   1118479898                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1118479898                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus.data     72969000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     72969000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus.data     40240000                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total     40240000                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::switch_cpus.data    113209000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    113209000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.004420                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004420                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.005701                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.005701                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.034219                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.034219                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::switch_cpus.data     0.000416                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::total     0.000416                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.004899                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004899                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.004899                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004899                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 45606.908799                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 45606.908799                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 37989.969217                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 37989.969217                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data 25156.976744                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 25156.976744                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus.data        11500                       # average StoreCondReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::total        11500                       # average StoreCondReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 42294.569786                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 42294.569786                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 42294.569786                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 42294.569786                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data 219126.126126                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 219126.126126                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data 207422.680412                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total 207422.680412                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus.data 214817.836812                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 214817.836812                       # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements             48025                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.937575                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            10693340                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             48537                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            220.313163                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   511.937575                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.999878                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999878                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           63                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          433                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           8524188                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          8524188                       # Number of data accesses
system.cpu.icache.ReadReq_hits::switch_cpus.inst      4185613                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         4185613                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst      4185613                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          4185613                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst      4185613                       # number of overall hits
system.cpu.icache.overall_hits::total         4185613                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst        52460                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         52460                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst        52460                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          52460                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst        52460                       # number of overall misses
system.cpu.icache.overall_misses::total         52460                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst   1414644217                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   1414644217                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst   1414644217                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   1414644217                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst   1414644217                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   1414644217                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst      4238073                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      4238073                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst      4238073                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      4238073                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst      4238073                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      4238073                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.012378                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.012378                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.012378                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.012378                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.012378                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.012378                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 26966.149771                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 26966.149771                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 26966.149771                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 26966.149771                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 26966.149771                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 26966.149771                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1757                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                57                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    30.824561                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst         4419                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         4419                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst         4419                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         4419                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst         4419                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         4419                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst        48041                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        48041                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst        48041                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        48041                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst        48041                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        48041                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst   1187050025                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   1187050025                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst   1187050025                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   1187050025                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst   1187050025                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   1187050025                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.011336                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.011336                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.011336                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.011336                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.011336                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.011336                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 24709.103162                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 24709.103162                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 24709.103162                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 24709.103162                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 24709.103162                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 24709.103162                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                  336                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 336                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 386                       # Transaction distribution
system.iobus.trans_dist::WriteResp                194                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateResp          192                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           50                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           64                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          784                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         1054                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                    1444                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          200                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           88                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          392                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          809                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    13121                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                39000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                 9000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               56000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              500000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              117000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy             1053931                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              860000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              199001                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.replacements                  195                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  211                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.WriteInvalidateReq_misses::tsunami.ide          192                       # number of WriteInvalidateReq misses
system.iocache.WriteInvalidateReq_misses::total          192                       # number of WriteInvalidateReq misses
system.iocache.demand_misses::tsunami.ide            3                       # number of demand (read+write) misses
system.iocache.demand_misses::total                 3                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide            3                       # number of overall misses
system.iocache.overall_misses::total                3                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide       364996                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       364996                       # number of ReadReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::tsunami.ide     38334934                       # number of WriteInvalidateReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::total     38334934                       # number of WriteInvalidateReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide       364996                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total       364996                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide       364996                       # number of overall miss cycles
system.iocache.overall_miss_latency::total       364996                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide          192                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total          192                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide            3                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total               3                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide            3                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total              3                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_miss_rate::tsunami.ide            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_miss_rate::total            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 121665.333333                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 121665.333333                       # average ReadReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::tsunami.ide 199661.114583                       # average WriteInvalidateReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::total 199661.114583                       # average WriteInvalidateReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 121665.333333                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 121665.333333                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 121665.333333                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 121665.333333                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           185                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                   32                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs     5.781250                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks             192                       # number of writebacks
system.iocache.writebacks::total                  192                       # number of writebacks
system.iocache.ReadReq_mshr_misses::tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide          192                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total          192                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide            3                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total            3                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide            3                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total            3                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide       204998                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       204998                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide     28350934                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total     28350934                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide       204998                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total       204998                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide       204998                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total       204998                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 68332.666667                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 68332.666667                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 147661.114583                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 147661.114583                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 68332.666667                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 68332.666667                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 68332.666667                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 68332.666667                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                     19439                       # number of replacements
system.l2.tags.tagsinuse                 16145.835012                       # Cycle average of tags in use
system.l2.tags.total_refs                     1416092                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     35532                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     39.853991                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks    11850.127510                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst        137.439592                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data         88.411162                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst  2587.735467                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data  1482.121282                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.723274                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.008389                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.005396                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.157943                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.090462                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.985464                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16093                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          232                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         3323                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         6644                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          620                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         5274                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.982239                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1504390                       # Number of tag accesses
system.l2.tags.data_accesses                  1504390                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus.inst        39113                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data         8713                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   47826                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            17207                       # number of Writeback hits
system.l2.Writeback_hits::total                 17207                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus.data            2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    2                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus.data            5                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  5                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus.data         7512                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  7512                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst         39113                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data         16225                       # number of demand (read+write) hits
system.l2.demand_hits::total                    55338                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst        39113                       # number of overall hits
system.l2.overall_hits::switch_cpus.data        16225                       # number of overall hits
system.l2.overall_hits::total                   55338                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst         8895                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data         6657                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 15552                       # number of ReadReq misses
system.l2.UpgradeReq_misses::switch_cpus.data           10                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 10                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus.data         3981                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3981                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst         8895                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data        10638                       # number of demand (read+write) misses
system.l2.demand_misses::total                  19533                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst         8895                       # number of overall misses
system.l2.overall_misses::switch_cpus.data        10638                       # number of overall misses
system.l2.overall_misses::total                 19533                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst    727927000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data    583553750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      1311480750                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data    344792997                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     344792997                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst    727927000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data    928346747                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1656273747                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst    727927000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data    928346747                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1656273747                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst        48008                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data        15370                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               63378                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        17207                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             17207                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus.data           12                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               12                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data        11493                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             11493                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst        48008                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data        26863                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                74871                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst        48008                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data        26863                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               74871                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.185282                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.433116                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.245385                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus.data     0.833333                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.833333                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.346385                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.346385                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.185282                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.396009                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.260889                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.185282                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.396009                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.260889                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 81835.525576                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 87660.169746                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 84328.751929                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 86609.645064                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 86609.645064                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 81835.525576                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 87267.037695                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 84793.618338                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 81835.525576                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 87267.037695                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 84793.618338                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 5409                       # number of writebacks
system.l2.writebacks::total                      5409                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst         8895                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data         6657                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            15552                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus.data           10                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            10                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data         3981                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           3981                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst         8895                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data        10638                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             19533                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst         8895                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data        10638                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            19533                       # number of overall MSHR misses
system.l2.ReadReq_mshr_uncacheable::switch_cpus.data          333                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total          333                       # number of ReadReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus.data          194                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total          194                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus.data          527                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total          527                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst    616287000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data    500139250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1116426250                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus.data       177509                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       177509                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data    295443003                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    295443003                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst    616287000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data    795582253                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1411869253                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst    616287000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data    795582253                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1411869253                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus.data     68307000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total     68307000                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus.data     37718000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total     37718000                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus.data    106025000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total    106025000                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.185282                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.433116                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.245385                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus.data     0.833333                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.833333                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.346385                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.346385                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.185282                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.396009                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.260889                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.185282                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.396009                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.260889                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 69284.654300                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 75129.825747                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 71786.667310                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus.data 17750.900000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 17750.900000                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 74213.263753                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 74213.263753                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 69284.654300                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 74786.825813                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 72281.229355                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 69284.654300                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 74786.825813                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 72281.229355                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data 205126.126126                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 205126.126126                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data 194422.680412                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total 194422.680412                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus.data 201185.958254                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 201185.958254                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq               15888                       # Transaction distribution
system.membus.trans_dist::ReadResp              15888                       # Transaction distribution
system.membus.trans_dist::WriteReq                194                       # Transaction distribution
system.membus.trans_dist::WriteResp               194                       # Transaction distribution
system.membus.trans_dist::Writeback              5601                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq          192                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp          192                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               13                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              13                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3978                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3978                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          579                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          579                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         1054                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        44495                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        45549                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  46128                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        24576                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        24576                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave          809                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1596096                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      1596905                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1621481                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                3                       # Total snoops (count)
system.membus.snoop_fanout::samples             25870                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                   25870    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               25870                       # Request fanout histogram
system.membus.reqLayer0.occupancy              846500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            54105018                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy             208999                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy          105121738                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              1.4                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups         5109671                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted      4152498                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect       108858                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups      2874229                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits         2275613                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     79.172989                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS          307091                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect         1003                       # Number of incorrect RAS predictions.
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.read_hits              3862058                       # DTB read hits
system.switch_cpus.dtb.read_misses               3476                       # DTB read misses
system.switch_cpus.dtb.read_acv                    33                       # DTB read access violations
system.switch_cpus.dtb.read_accesses          3656345                       # DTB read accesses
system.switch_cpus.dtb.write_hits             2122365                       # DTB write hits
system.switch_cpus.dtb.write_misses              1184                       # DTB write misses
system.switch_cpus.dtb.write_acv                   49                       # DTB write access violations
system.switch_cpus.dtb.write_accesses         1964490                       # DTB write accesses
system.switch_cpus.dtb.data_hits              5984423                       # DTB hits
system.switch_cpus.dtb.data_misses               4660                       # DTB misses
system.switch_cpus.dtb.data_acv                    82                       # DTB access violations
system.switch_cpus.dtb.data_accesses          5620835                       # DTB accesses
system.switch_cpus.itb.fetch_hits             4058658                       # ITB hits
system.switch_cpus.itb.fetch_misses              4110                       # ITB misses
system.switch_cpus.itb.fetch_acv                  240                       # ITB acv
system.switch_cpus.itb.fetch_accesses         4062768                       # ITB accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.numCycles                 15196877                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles      5259473                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts               29181107                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches             5109671                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches      2582704                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles               8587100                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles          306476                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.TlbCycles                 54                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus.fetch.MiscStallCycles         1740                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles       239648                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.PendingQuiesceStallCycles         1253                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           64                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines           4238073                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes         82160                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.ItlbSquashes               3                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus.fetch.rateDist::samples     14242593                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      2.048862                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.017829                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0          8379899     58.84%     58.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           905409      6.36%     65.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           786332      5.52%     70.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           441248      3.10%     73.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           544005      3.82%     77.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           378863      2.66%     80.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           425216      2.99%     83.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           295309      2.07%     85.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          2086312     14.65%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     14242593                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.336232                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.920204                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles          4279277                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles       4854718                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles           4053526                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles        907853                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles         147219                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved       538530                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred          6099                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts       26993098                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts         23526                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles         147219                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles          4644241                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles          592449                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles      1947604                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles           4593208                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles       2317872                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts       26476495                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents          2342                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents        1964167                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents          17421                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents         138112                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.RenamedOperands     20618187                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups      39112379                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups     39047231                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups        64663                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps      18947773                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps          1670410                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts       172652                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts        16714                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts           4693036                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads      3971004                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      2185094                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads       364071                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       105514                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded           25246239                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded       471266                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued          24785765                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued         4615                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined      2087096                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined      1028072                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved       411298                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples     14242593                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.740256                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.666371                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      4441829     31.19%     31.19% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      2585904     18.16%     49.34% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      3104945     21.80%     71.14% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      2092079     14.69%     85.83% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      1044458      7.33%     93.17% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       485949      3.41%     96.58% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       345764      2.43%     99.01% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       101747      0.71%     99.72% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8        39918      0.28%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     14242593                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           11785      3.70%      3.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult            212      0.07%      3.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      3.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      3.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      3.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      3.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      3.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      3.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      3.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      3.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      3.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      3.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      3.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      3.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      3.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      3.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      3.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      3.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      3.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      3.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%      3.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%      3.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%      3.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%      3.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%      3.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%      3.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%      3.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%      3.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%      3.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         180006     56.49%     60.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite        126674     39.75%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass          499      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      18427753     74.35%     74.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult       172607      0.70%     75.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     75.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd        13646      0.06%     75.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp         4098      0.02%     75.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt         8198      0.03%     75.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            1      0.00%     75.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv          245      0.00%     75.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     75.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     75.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     75.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     75.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     75.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     75.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     75.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     75.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     75.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     75.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     75.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     75.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     75.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     75.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     75.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     75.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     75.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     75.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     75.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     75.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      3968097     16.01%     91.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      2136105      8.62%     99.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess        54516      0.22%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       24785765                       # Type of FU issued
system.switch_cpus.iq.rate                   1.630978                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt              318677                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.012857                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads     63996252                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes     27748130                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     24442300                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads       141162                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes        70749                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses        70295                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses       25033124                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses           70819                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads       452858                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads       428197                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses         3113                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation        14333                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores       155445                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads        16725                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked        32560                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles         147219                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles          440346                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles        105916                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts     26013844                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts       142004                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts       3971004                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts      2185094                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts       450378                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents           2404                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents        102725                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents        14333                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect        72511                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect        67757                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts       140268                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts      24651907                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts       3895601                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       133857                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                296339                       # number of nop insts executed
system.switch_cpus.iew.exec_refs              6019587                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches          3007004                       # Number of branches executed
system.switch_cpus.iew.exec_stores            2123986                       # Number of stores executed
system.switch_cpus.iew.exec_rate             1.622169                       # Inst execution rate
system.switch_cpus.iew.wb_sent               24544054                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count              24512595                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers          16478010                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers          24599282                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               1.613002                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.669857                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts      2095049                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls        59968                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts       135727                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples     13902068                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.719822                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.038519                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0      4887981     35.16%     35.16% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      2260830     16.26%     51.42% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      4383863     31.53%     82.96% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       523331      3.76%     86.72% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       498270      3.58%     90.31% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       270362      1.94%     92.25% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       252056      1.81%     94.06% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       149694      1.08%     95.14% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8       675681      4.86%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     13902068                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts     23909081                       # Number of instructions committed
system.switch_cpus.commit.committedOps       23909081                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs                5572456                       # Number of memory references committed
system.switch_cpus.commit.loads               3542807                       # Number of loads committed
system.switch_cpus.commit.membars               15754                       # Number of memory barriers committed
system.switch_cpus.commit.branches            2884640                       # Number of branches committed
system.switch_cpus.commit.fp_insts              70011                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts          23316622                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls       279662                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass       279169      1.17%      1.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     17790980     74.41%     75.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult       169617      0.71%     76.29% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     76.29% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd        13637      0.06%     76.35% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp         4097      0.02%     76.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt         8194      0.03%     76.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            1      0.00%     76.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv          245      0.00%     76.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     76.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     76.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     76.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     76.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     76.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     76.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     76.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     76.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     76.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     76.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     76.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     76.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     76.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     76.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     76.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     76.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     76.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     76.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     76.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      3558561     14.88%     91.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite      2030064      8.49%     99.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess        54516      0.23%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     23909081                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events        675681                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads             39209633                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            52355066                       # The number of ROB writes
system.switch_cpus.timesIdled                   23035                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                  954284                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.quiesceCycles                14391                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus.committedInsts            23630410                       # Number of Instructions Simulated
system.switch_cpus.committedOps              23630410                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.643107                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.643107                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       1.554952                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.554952                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads         37466721                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        19629735                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads             64548                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes            31452                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads          191993                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes          66594                       # number of misc regfile writes
system.tol2bus.trans_dist::ReadReq              63747                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp             63747                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq               194                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp              194                       # Transaction distribution
system.tol2bus.trans_dist::Writeback            17207                       # Transaction distribution
system.tol2bus.trans_dist::WriteInvalidateReq          194                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              12                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq             5                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             17                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            11493                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           11493                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        96050                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        72023                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                168073                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side      3072576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      2821417                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                5893993                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                             232                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples            92852                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            1.002122                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.046013                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  92655     99.79%     99.79% # Request fanout histogram
system.tol2bus.snoop_fanout::2                    197      0.21%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              92852                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           63631500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.8                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             3000                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          73796473                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          42380760                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.6                       # Layer utilization (%)
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.switch_cpus.kern.inst.arm                    0                       # number of arm instructions executed
system.switch_cpus.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.switch_cpus.kern.inst.hwrei                  0                       # number of hwrei instructions executed
system.switch_cpus.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus.kern.mode_good::kernel            0                      
system.switch_cpus.kern.mode_good::user             0                      
system.switch_cpus.kern.mode_good::idle             0                      
system.switch_cpus.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.swap_context                0                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------
