;redcode
;assert 1
	SPL 0, <-32
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB <0, 2
	SUB <0, 2
	SPL -600, -300
	SUB <0, 2
	SUB <0, 2
	SUB <0, 12
	MOV #8, @-6
	SLT -99, -760
	CMP @121, 106
	MOV #8, @-6
	CMP @121, 106
	ADD 260, 30
	ADD 260, 33
	ADD 260, 30
	SUB @-521, 100
	SUB <121, 106
	SUB #999, @600
	SUB @-121, 100
	JMP -201, @-120
	MOV -1, <-20
	MOV -1, <-30
	SUB <121, 106
	SUB <121, 106
	JMP -207, @-120
	SUB @199, 101
	SUB @199, 101
	SUB @-127, 100
	ADD <130, 9
	SUB @-127, 100
	SUB @-127, 100
	CMP @-127, 100
	CMP @121, 106
	SLT -99, -60
	JMP -201, @-120
	CMP -207, <-120
	CMP -207, <-120
	CMP -207, <-120
	CMP -207, <-120
	CMP @-127, 100
	CMP @-127, 100
	CMP @-127, 100
	MOV -1, <-30
	CMP @-127, 100
	MOV -1, <-30
	CMP @-121, 100
	MOV -1, <-30
	CMP @-121, 100
