# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../simple_gates.srcs/sources_1/new/and_gate.sv" \
"../../../../simple_gates.srcs/sim_1/new/clk_gen.sv" \
"../../../../simple_gates.srcs/sim_1/new/monitor.sv" \
"../../../../simple_gates.srcs/sources_1/new/or_gate.sv" \
"../../../../simple_gates.srcs/sources_1/new/top.sv" \
"../../../../simple_gates.srcs/sim_1/new/tpg.sv" \
"../../../../simple_gates.srcs/sim_1/new/test.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
