set a(0-157) {NAME asn(acc#5(0))#1 TYPE ASSIGN PAR 0-156 XREFS 26393 LOC {0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037} PREDS {{772 0 0-165 {}}} SUCCS {{258 0 0-165 {}}} CYCLES {}}
set a(0-158) {NAME asn(acc#5(1))#1 TYPE ASSIGN PAR 0-156 XREFS 26394 LOC {0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037} PREDS {{772 0 0-165 {}}} SUCCS {{258 0 0-165 {}}} CYCLES {}}
set a(0-159) {NAME asn(red_xy(0))#1 TYPE ASSIGN PAR 0-156 XREFS 26395 LOC {0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037} PREDS {{772 0 0-165 {}}} SUCCS {{258 0 0-165 {}}} CYCLES {}}
set a(0-160) {NAME asn(red_xy(1))#1 TYPE ASSIGN PAR 0-156 XREFS 26396 LOC {0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037} PREDS {{772 0 0-165 {}}} SUCCS {{258 0 0-165 {}}} CYCLES {}}
set a(0-161) {NAME asn(blue_xy(0))#1 TYPE ASSIGN PAR 0-156 XREFS 26397 LOC {0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037} PREDS {{772 0 0-165 {}}} SUCCS {{258 0 0-165 {}}} CYCLES {}}
set a(0-162) {NAME asn(blue_xy(1))#1 TYPE ASSIGN PAR 0-156 XREFS 26398 LOC {0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037} PREDS {{772 0 0-165 {}}} SUCCS {{258 0 0-165 {}}} CYCLES {}}
set a(0-163) {NAME asn(red_xy_previous(0))#1 TYPE ASSIGN PAR 0-156 XREFS 26399 LOC {0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037} PREDS {{772 0 0-165 {}}} SUCCS {{258 0 0-165 {}}} CYCLES {}}
set a(0-164) {NAME asn(red_xy_previous(1))#1 TYPE ASSIGN PAR 0-156 XREFS 26400 LOC {0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037} PREDS {{772 0 0-165 {}}} SUCCS {{259 0 0-165 {}}} CYCLES {}}
set a(0-166) {NAME if#6:if:asn(if#6:land.lpi#1.dfm) TYPE ASSIGN PAR 0-165 XREFS 26401 LOC {0 0.9999999250000037 3 0.9308181284590936 3 0.9308181284590936 5 0.4337255033137249} PREDS {} SUCCS {{258 0 0-478 {}} {258 0 0-482 {}}} CYCLES {}}
set a(0-167) {NAME else#10:aif#1:aif:aif:asn(else#10:aif#1:land.sva#1) TYPE ASSIGN PAR 0-165 XREFS 26402 LOC {0 0.9999999250000037 6 0.9999999250000037 6 0.9999999250000037 6 0.9999999250000037} PREDS {} SUCCS {{258 0 0-602 {}}} CYCLES {}}
set a(0-168) {NAME else#10:aif:aif:asn(else#10:land#1.sva#1) TYPE ASSIGN PAR 0-165 XREFS 26403 LOC {0 0.9999999250000037 5 0.7307593134620344 5 0.7307593134620344 6 0.3288045585597721} PREDS {} SUCCS {{258 0 0-583 {}}} CYCLES {}}
set a(0-169) {NAME aif#31:aif:aif:asn(aif#31:land.sva#1) TYPE ASSIGN PAR 0-165 XREFS 26404 LOC {0 0.9999999250000037 4 0.9999999250000037 4 0.9999999250000037 5 0.502907299854635} PREDS {} SUCCS {{258 0 0-567 {}}} CYCLES {}}
set a(0-170) {NAME aif#29:aif:asn(land#7.sva#1) TYPE ASSIGN PAR 0-165 XREFS 26405 LOC {0 0.9999999250000037 4 0.3288045585597721 4 0.3288045585597721 4 0.7307593134620344} PREDS {} SUCCS {{258 0 0-551 {}}} CYCLES {}}
set a(0-171) {NAME aif#27:aif:asn(land#5.sva#1) TYPE ASSIGN PAR 0-165 XREFS 26406 LOC {0 0.9999999250000037 3 0.4337255033137249 3 0.4337255033137249 3 0.9308181284590936} PREDS {} SUCCS {{258 0 0-530 {}}} CYCLES {}}
set a(0-172) {NAME blue_xy:asn(blue_xy(1).sva#1) TYPE ASSIGN PAR 0-165 XREFS 26407 LOC {0 0.9999999250000037 3 0.9308181284590936 3 0.9308181284590936 6 0.2596227620188619} PREDS {} SUCCS {{258 0 0-483 {}}} CYCLES {}}
set a(0-173) {NAME blue_xy:asn(blue_xy(0).sva#1) TYPE ASSIGN PAR 0-165 XREFS 26408 LOC {0 0.9999999250000037 3 0.9308181284590936 3 0.9308181284590936 5 0.4337255033137249} PREDS {} SUCCS {{258 0 0-479 {}}} CYCLES {}}
set a(0-174) {NAME red_xy:asn(red_xy(1).sva#2) TYPE ASSIGN PAR 0-165 XREFS 26409 LOC {0 0.9999999250000037 2 0.8815978059201097 2 0.8815978059201097 3 0.9308181284590936} PREDS {} SUCCS {{258 0 0-427 {}}} CYCLES {}}
set a(0-175) {NAME red_xy:asn(red_xy(0).sva#2) TYPE ASSIGN PAR 0-165 XREFS 26410 LOC {0 0.9999999250000037 2 0.5923957203802139 2 0.5923957203802139 3 0.09265732036713398} PREDS {} SUCCS {{258 0 0-421 {}}} CYCLES {}}
set a(0-176) {NAME acc:asn(acc#5(1).sva#2) TYPE ASSIGN PAR 0-165 XREFS 26411 LOC {0 0.9999999250000037 3 0.8616363319181835 3 0.8616363319181835 5 0.36454370677281467} PREDS {} SUCCS {{258 0 0-387 {}}} CYCLES {}}
set a(0-177) {NAME else#2:aif#2:aif:aif:asn(else#2:aif#2:land.sva#1) TYPE ASSIGN PAR 0-165 XREFS 26412 LOC {0 0.9999999250000037 3 0.7320604883969756 3 0.7320604883969756 5 0.23496786325160685} PREDS {} SUCCS {{258 0 0-381 {}}} CYCLES {}}
set a(0-178) {NAME else#2:aif#1:aif:aif:asn(else#2:aif#1:land.sva#1) TYPE ASSIGN PAR 0-165 XREFS 26413 LOC {0 0.9999999250000037 3 0.3259960337001983 3 0.3259960337001983 4 0.8120197093990146} PREDS {} SUCCS {{258 0 0-366 {}}} CYCLES {}}
set a(0-179) {NAME else#2:aif:aif:asn(else#2:land#2.sva#1) TYPE ASSIGN PAR 0-165 XREFS 26414 LOC {0 0.9999999250000037 2 0.768449361577532 2 0.768449361577532 4 0.4063664046816798} PREDS {} SUCCS {{258 0 0-352 {}}} CYCLES {}}
set a(0-180) {NAME acc:asn(acc#5(0).sva#2) TYPE ASSIGN PAR 0-165 XREFS 26415 LOC {0 0.9999999250000037 2 0.5232139238393039 2 0.5232139238393039 3 0.02347552382622381} PREDS {} SUCCS {{258 0 0-384 {}}} CYCLES {}}
set a(0-181) {NAME aif#7:aif:aif:asn(aif#7:land.sva#1) TYPE ASSIGN PAR 0-165 XREFS 26416 LOC {0 0.9999999250000037 2 0.36279605686019717 2 0.36279605686019717 2 0.8704240814787959} PREDS {} SUCCS {{258 0 0-337 {}}} CYCLES {}}
set a(0-182) {NAME aif#3:aif:aif:asn(aif#3:land.sva#1) TYPE ASSIGN PAR 0-165 XREFS 26417 LOC {0 0.9999999250000037 1 0.8258971837051409 1 0.8258971837051409 2 0.46477077676146117} PREDS {} SUCCS {{258 0 0-322 {}}} CYCLES {}}
set a(0-183) {NAME aif#1:aif:asn(land#3.sva#1) TYPE ASSIGN PAR 0-165 XREFS 26418 LOC {0 0.9999999250000037 1 0.43371020331448984 1 0.43371020331448984 2 0.0725837963708102} PREDS {} SUCCS {{258 0 0-308 {}}} CYCLES {}}
set a(0-184) {NAME aif:aif:asn(land.sva#1) TYPE ASSIGN PAR 0-165 XREFS 26419 LOC {0 0.9999999250000037 1 0.9507796024610199 1 0.9507796024610199 3 0.04343699782815011} PREDS {} SUCCS {{258 0 0-286 {}}} CYCLES {}}
set a(0-185) {NAME asn#170 TYPE {I/O_READ SIGNAL} PAR 0-165 XREFS 26420 LOC {1 0.0 1 0.2556263122186844 1 0.2556263122186844 2 0.12605046869747658} PREDS {} SUCCS {{259 0 0-186 {}}} CYCLES {}}
set a(0-186) {NAME slc(vga_xy#1)#13 TYPE READSLICE PAR 0-165 XREFS 26421 LOC {1 0.0 1 0.2556263122186844 1 0.2556263122186844 2 0.12605046869747658} PREDS {{259 0 0-185 {}}} SUCCS {{259 0 0-187 {}}} CYCLES {}}
set a(0-187) {NAME if:conc#3 TYPE CONCATENATE PAR 0-165 XREFS 26422 LOC {1 0.0 1 0.2556263122186844 1 0.2556263122186844 2 0.12605046869747658} PREDS {{259 0 0-186 {}}} SUCCS {{258 0 0-198 {}}} CYCLES {}}
set a(0-188) {NAME asn#171 TYPE {I/O_READ SIGNAL} PAR 0-165 XREFS 26423 LOC {1 0.0 1 0.09558509522074525 1 0.09558509522074525 1 0.8399587080020646} PREDS {} SUCCS {{259 0 0-189 {}}} CYCLES {}}
set a(0-189) {NAME slc(vga_xy#1)#14 TYPE READSLICE PAR 0-165 XREFS 26424 LOC {1 0.0 1 0.09558509522074525 1 0.09558509522074525 1 0.8399587080020646} PREDS {{259 0 0-188 {}}} SUCCS {{259 0 0-190 {}}} CYCLES {}}
set a(0-190) {NAME if:conc#4 TYPE CONCATENATE PAR 0-165 XREFS 26425 LOC {1 0.0 1 0.09558509522074525 1 0.09558509522074525 1 0.8399587080020646} PREDS {{259 0 0-189 {}}} SUCCS {{258 0 0-196 {}}} CYCLES {}}
set a(0-191) {NAME asn#172 TYPE {I/O_READ SIGNAL} PAR 0-165 XREFS 26426 LOC {1 0.0 1 0.09558509522074525 1 0.09558509522074525 1 0.8399587080020646} PREDS {} SUCCS {{259 0 0-192 {}}} CYCLES {}}
set a(0-192) {NAME slc(vga_xy#1)#15 TYPE READSLICE PAR 0-165 XREFS 26427 LOC {1 0.0 1 0.09558509522074525 1 0.09558509522074525 1 0.8399587080020646} PREDS {{259 0 0-191 {}}} SUCCS {{258 0 0-195 {}}} CYCLES {}}
set a(0-193) {NAME asn#173 TYPE {I/O_READ SIGNAL} PAR 0-165 XREFS 26428 LOC {1 0.0 1 0.09558509522074525 1 0.09558509522074525 1 0.8399587080020646} PREDS {} SUCCS {{259 0 0-194 {}}} CYCLES {}}
set a(0-194) {NAME slc(vga_xy#1)#11 TYPE READSLICE PAR 0-165 XREFS 26429 LOC {1 0.0 1 0.09558509522074525 1 0.09558509522074525 1 0.8399587080020646} PREDS {{259 0 0-193 {}}} SUCCS {{259 0 0-195 {}}} CYCLES {}}
set a(0-195) {NAME if:conc#5 TYPE CONCATENATE PAR 0-165 XREFS 26430 LOC {1 0.0 1 0.09558509522074525 1 0.09558509522074525 1 0.8399587080020646} PREDS {{258 0 0-192 {}} {259 0 0-194 {}}} SUCCS {{259 0 0-196 {}}} CYCLES {}}
set a(0-196) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,0,4,0,5) AREA_SCORE 5.29 QUANTITY 1 NAME if:acc#2 TYPE ACCU DELAY {0.85 ns} LIBRARY_DELAY {0.85 ns} PAR 0-165 XREFS 26431 LOC {1 0.0 1 0.09558509522074525 1 0.09558509522074525 1 0.2556261477555441 1 0.9999997605368635} PREDS {{258 0 0-190 {}} {259 0 0-195 {}}} SUCCS {{259 0 0-197 {}}} CYCLES {}}
set a(0-197) {NAME if:slc TYPE READSLICE PAR 0-165 XREFS 26432 LOC {1 0.16004121699793916 1 0.2556263122186844 1 0.2556263122186844 2 0.12605046869747658} PREDS {{259 0 0-196 {}}} SUCCS {{259 0 0-198 {}}} CYCLES {}}
set a(0-198) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,6) AREA_SCORE 6.00 QUANTITY 3 NAME if:acc#4 TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-165 XREFS 26433 LOC {1 0.16004121699793916 1 0.2556263122186844 1 0.2556263122186844 1 0.4009600584428053 2 0.2713842149215975} PREDS {{258 0 0-187 {}} {259 0 0-197 {}}} SUCCS {{258 0 0-213 {}}} CYCLES {}}
set a(0-199) {NAME asn#174 TYPE {I/O_READ SIGNAL} PAR 0-165 XREFS 26434 LOC {1 0.0 1 0.2251609387419531 1 0.2251609387419531 2 0.09558509522074525} PREDS {} SUCCS {{259 0 0-200 {}}} CYCLES {}}
set a(0-200) {NAME slc(vga_xy#1)#16 TYPE READSLICE PAR 0-165 XREFS 26435 LOC {1 0.0 1 0.2251609387419531 1 0.2251609387419531 2 0.09558509522074525} PREDS {{259 0 0-199 {}}} SUCCS {{259 0 0-201 {}}} CYCLES {}}
set a(0-201) {NAME if:not#1 TYPE NOT PAR 0-165 XREFS 26436 LOC {1 0.0 1 0.2251609387419531 1 0.2251609387419531 2 0.09558509522074525} PREDS {{259 0 0-200 {}}} SUCCS {{259 0 0-202 {}}} CYCLES {}}
set a(0-202) {NAME if:conc#6 TYPE CONCATENATE PAR 0-165 XREFS 26437 LOC {1 0.0 1 0.2251609387419531 1 0.2251609387419531 2 0.09558509522074525} PREDS {{259 0 0-201 {}}} SUCCS {{259 0 0-203 {}}} CYCLES {}}
set a(0-203) {NAME if:conc TYPE CONCATENATE PAR 0-165 XREFS 26438 LOC {1 0.0 1 0.2251609387419531 1 0.2251609387419531 2 0.09558509522074525} PREDS {{259 0 0-202 {}}} SUCCS {{258 0 0-211 {}}} CYCLES {}}
set a(0-204) {NAME asn#175 TYPE {I/O_READ SIGNAL} PAR 0-165 XREFS 26439 LOC {1 0.0 1 0.2251609387419531 1 0.2251609387419531 2 0.09558509522074525} PREDS {} SUCCS {{259 0 0-205 {}}} CYCLES {}}
set a(0-205) {NAME slc(vga_xy#1)#2 TYPE READSLICE PAR 0-165 XREFS 26440 LOC {1 0.0 1 0.2251609387419531 1 0.2251609387419531 2 0.09558509522074525} PREDS {{259 0 0-204 {}}} SUCCS {{259 0 0-206 {}}} CYCLES {}}
set a(0-206) {NAME if:not#2 TYPE NOT PAR 0-165 XREFS 26441 LOC {1 0.0 1 0.2251609387419531 1 0.2251609387419531 2 0.09558509522074525} PREDS {{259 0 0-205 {}}} SUCCS {{259 0 0-207 {}}} CYCLES {}}
set a(0-207) {NAME if:conc#1 TYPE CONCATENATE PAR 0-165 XREFS 26442 LOC {1 0.0 1 0.2251609387419531 1 0.2251609387419531 2 0.09558509522074525} PREDS {{259 0 0-206 {}}} SUCCS {{258 0 0-210 {}}} CYCLES {}}
set a(0-208) {NAME asn#176 TYPE {I/O_READ SIGNAL} PAR 0-165 XREFS 26443 LOC {1 0.0 1 0.2251609387419531 1 0.2251609387419531 2 0.09558509522074525} PREDS {} SUCCS {{259 0 0-209 {}}} CYCLES {}}
set a(0-209) {NAME slc(vga_xy#1)#12 TYPE READSLICE PAR 0-165 XREFS 26444 LOC {1 0.0 1 0.2251609387419531 1 0.2251609387419531 2 0.09558509522074525} PREDS {{259 0 0-208 {}}} SUCCS {{259 0 0-210 {}}} CYCLES {}}
set a(0-210) {NAME if:conc#7 TYPE CONCATENATE PAR 0-165 XREFS 26445 LOC {1 0.0 1 0.2251609387419531 1 0.2251609387419531 2 0.09558509522074525} PREDS {{258 0 0-207 {}} {259 0 0-209 {}}} SUCCS {{259 0 0-211 {}}} CYCLES {}}
set a(0-211) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,0,6) AREA_SCORE 6.28 QUANTITY 1 NAME if:acc#3 TYPE ACCU DELAY {0.94 ns} LIBRARY_DELAY {0.94 ns} PAR 0-165 XREFS 26446 LOC {1 0.0 1 0.2251609387419531 1 0.2251609387419531 1 0.4009600584428053 2 0.2713842149215975} PREDS {{258 0 0-203 {}} {259 0 0-210 {}}} SUCCS {{259 0 0-212 {}}} CYCLES {}}
set a(0-212) {NAME if:slc#1 TYPE READSLICE PAR 0-165 XREFS 26447 LOC {1 0.17579924121003795 1 0.40096017995199107 1 0.40096017995199107 2 0.2713843364307832} PREDS {{259 0 0-211 {}}} SUCCS {{259 0 0-213 {}}} CYCLES {}}
set a(0-213) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,6) AREA_SCORE 6.00 QUANTITY 3 NAME acc#6 TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-165 XREFS 26448 LOC {1 0.3053750847312458 1 0.40096017995199107 1 0.40096017995199107 1 0.5462939261761119 2 0.41671808265490407} PREDS {{258 0 0-198 {}} {259 0 0-212 {}}} SUCCS {{259 0 0-214 {}} {258 0 0-218 {}} {258 0 0-219 {}} {258 0 0-223 {}}} CYCLES {}}
set a(0-214) {NAME if:slc(acc.imod)#3 TYPE READSLICE PAR 0-165 XREFS 26449 LOC {1 0.45070895246455245 1 0.5462940476852977 1 0.5462940476852977 2 0.4167182041640898} PREDS {{259 0 0-213 {}}} SUCCS {{259 0 0-215 {}}} CYCLES {}}
set a(0-215) {NAME if:not#3 TYPE NOT PAR 0-165 XREFS 26450 LOC {1 0.45070895246455245 1 0.5462940476852977 1 0.5462940476852977 2 0.4167182041640898} PREDS {{259 0 0-214 {}}} SUCCS {{259 0 0-216 {}}} CYCLES {}}
set a(0-216) {NAME if:conc#2 TYPE CONCATENATE PAR 0-165 XREFS 26451 LOC {1 0.45070895246455245 1 0.5462940476852977 1 0.5462940476852977 2 0.4167182041640898} PREDS {{259 0 0-215 {}}} SUCCS {{259 0 0-217 {}}} CYCLES {}}
set a(0-217) {NAME if:conc#9 TYPE CONCATENATE PAR 0-165 XREFS 26452 LOC {1 0.45070895246455245 1 0.5462940476852977 1 0.5462940476852977 2 0.4167182041640898} PREDS {{259 0 0-216 {}}} SUCCS {{258 0 0-221 {}}} CYCLES {}}
set a(0-218) {NAME if:slc(acc.imod)#1 TYPE READSLICE PAR 0-165 XREFS 26453 LOC {1 0.45070895246455245 1 0.5462940476852977 1 0.5462940476852977 2 0.4167182041640898} PREDS {{258 0 0-213 {}}} SUCCS {{258 0 0-220 {}}} CYCLES {}}
set a(0-219) {NAME if:slc(acc.imod) TYPE READSLICE PAR 0-165 XREFS 26454 LOC {1 0.45070895246455245 1 0.5462940476852977 1 0.5462940476852977 2 0.4167182041640898} PREDS {{258 0 0-213 {}}} SUCCS {{259 0 0-220 {}}} CYCLES {}}
set a(0-220) {NAME if:conc#10 TYPE CONCATENATE PAR 0-165 XREFS 26455 LOC {1 0.45070895246455245 1 0.5462940476852977 1 0.5462940476852977 2 0.4167182041640898} PREDS {{258 0 0-218 {}} {259 0 0-219 {}}} SUCCS {{259 0 0-221 {}}} CYCLES {}}
set a(0-221) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,6) AREA_SCORE 6.00 QUANTITY 3 NAME if:acc#5 TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-165 XREFS 26456 LOC {1 0.45070895246455245 1 0.5462940476852977 1 0.5462940476852977 1 0.6916277939094185 2 0.5620519503882107} PREDS {{258 0 0-217 {}} {259 0 0-220 {}}} SUCCS {{259 0 0-222 {}}} CYCLES {}}
set a(0-222) {NAME if:slc#2 TYPE READSLICE PAR 0-165 XREFS 26457 LOC {1 0.596042820197859 1 0.6916279154186042 1 0.6916279154186042 2 0.5620520718973964} PREDS {{259 0 0-221 {}}} SUCCS {{258 0 0-225 {}}} CYCLES {}}
set a(0-223) {NAME if:slc(acc.imod)#2 TYPE READSLICE PAR 0-165 XREFS 26458 LOC {1 0.45070895246455245 1 0.5462940476852977 1 0.5462940476852977 2 0.5620520718973964} PREDS {{258 0 0-213 {}}} SUCCS {{259 0 0-224 {}}} CYCLES {}}
set a(0-224) {NAME if:conc#8 TYPE CONCATENATE PAR 0-165 XREFS 26459 LOC {1 0.45070895246455245 1 0.6916279154186042 1 0.6916279154186042 2 0.5620520718973964} PREDS {{259 0 0-223 {}}} SUCCS {{259 0 0-225 {}}} CYCLES {}}
set a(0-225) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,0,4,1,5) AREA_SCORE 5.00 QUANTITY 5 NAME if:acc#1 TYPE ACCU DELAY {0.69 ns} LIBRARY_DELAY {0.69 ns} PAR 0-165 XREFS 26460 LOC {1 0.596042820197859 1 0.6916279154186042 1 0.6916279154186042 1 0.8212035944766718 2 0.6916277509554639} PREDS {{258 0 0-222 {}} {259 0 0-224 {}}} SUCCS {{259 0 0-226 {}} {258 0 0-229 {}}} CYCLES {}}
set a(0-226) {NAME slc(exs.imod) TYPE READSLICE PAR 0-165 XREFS 26461 LOC {1 0.7256186637190669 1 0.8212037589398121 1 0.8212037589398121 2 0.6916279154186042} PREDS {{259 0 0-225 {}}} SUCCS {{259 0 0-227 {}}} CYCLES {}}
set a(0-227) {NAME if:not TYPE NOT PAR 0-165 XREFS 26462 LOC {1 0.7256186637190669 1 0.8212037589398121 1 0.8212037589398121 2 0.6916279154186042} PREDS {{259 0 0-226 {}}} SUCCS {{259 0 0-228 {}}} CYCLES {}}
set a(0-228) {NAME if:xor TYPE XOR PAR 0-165 XREFS 26463 LOC {1 0.7256186637190669 1 0.8212037589398121 1 0.8212037589398121 2 0.6916279154186042} PREDS {{259 0 0-227 {}}} SUCCS {{259 0 0-229 {}}} CYCLES {}}
set a(0-229) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,0,4,1,5) AREA_SCORE 5.00 QUANTITY 5 NAME if:acc TYPE ACCU DELAY {0.69 ns} LIBRARY_DELAY {0.69 ns} PAR 0-165 XREFS 26464 LOC {1 0.7256186637190669 1 0.8212037589398121 1 0.8212037589398121 1 0.9507794379978797 2 0.8212035944766718} PREDS {{258 0 0-225 {}} {259 0 0-228 {}}} SUCCS {{259 0 0-230 {}} {258 0 0-231 {}} {258 0 0-232 {}} {258 0 0-233 {}}} CYCLES {}}
set a(0-230) {NAME slc(if:acc.svs) TYPE READSLICE PAR 0-165 XREFS 26465 LOC {1 0.8551945072402747 1 0.9507796024610199 1 0.9507796024610199 2 0.8212037589398121} PREDS {{259 0 0-229 {}}} SUCCS {{258 0 0-234 {}}} CYCLES {}}
set a(0-231) {NAME slc(if:acc.svs)#1 TYPE READSLICE PAR 0-165 XREFS 26466 LOC {1 0.8551945072402747 1 0.9507796024610199 1 0.9507796024610199 2 0.8212037589398121} PREDS {{258 0 0-229 {}}} SUCCS {{258 0 0-234 {}}} CYCLES {}}
set a(0-232) {NAME slc(if:acc.svs)#2 TYPE READSLICE PAR 0-165 XREFS 26467 LOC {1 0.8551945072402747 1 0.9507796024610199 1 0.9507796024610199 2 0.8212037589398121} PREDS {{258 0 0-229 {}}} SUCCS {{258 0 0-234 {}}} CYCLES {}}
set a(0-233) {NAME slc(if:acc.svs)#3 TYPE READSLICE PAR 0-165 XREFS 26468 LOC {1 0.8551945072402747 1 0.9507796024610199 1 0.9507796024610199 2 0.8212037589398121} PREDS {{258 0 0-229 {}}} SUCCS {{259 0 0-234 {}}} CYCLES {}}
set a(0-234) {NAME or TYPE OR PAR 0-165 XREFS 26469 LOC {1 0.8551945072402747 1 0.9507796024610199 1 0.9507796024610199 2 0.8212037589398121} PREDS {{258 0 0-232 {}} {258 0 0-231 {}} {258 0 0-230 {}} {259 0 0-233 {}}} SUCCS {{258 0 0-236 {}} {258 0 0-239 {}}} CYCLES {}}
set a(0-235) {NAME asn#177 TYPE ASSIGN PAR 0-165 XREFS 26470 LOC {1 0.43030820348458987 1 0.9507796024610199 1 0.9507796024610199 2 0.8212037589398121} PREDS {{262 0 0-606 {}}} SUCCS {{258 0 0-237 {}} {256 0 0-606 {}}} CYCLES {}}
set a(0-236) {NAME exs TYPE SIGNEXTEND PAR 0-165 XREFS 26471 LOC {1 0.8551945072402747 1 0.9507796024610199 1 0.9507796024610199 2 0.8212037589398121} PREDS {{258 0 0-234 {}}} SUCCS {{259 0 0-237 {}}} CYCLES {}}
set a(0-237) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_and(4,2) AREA_SCORE 2.92 QUANTITY 2 NAME and TYPE AND DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-165 XREFS 26472 LOC {1 0.8551945072402747 1 0.9507796024610199 1 0.9507796024610199 1 0.9999997937915721 2 0.8704239502703643} PREDS {{258 0 0-235 {}} {259 0 0-236 {}}} SUCCS {{258 0 0-339 {}} {258 0 0-384 {}}} CYCLES {}}
set a(0-238) {NAME asn#178 TYPE ASSIGN PAR 0-165 XREFS 26473 LOC {2 0.7789248360537582 2 0.9507796024610199 2 0.9507796024610199 5 0.18574754071262295} PREDS {{262 0 0-607 {}}} SUCCS {{258 0 0-240 {}} {256 0 0-607 {}}} CYCLES {}}
set a(0-239) {NAME exs#6 TYPE SIGNEXTEND PAR 0-165 XREFS 26474 LOC {1 0.8551945072402747 2 0.9507796024610199 2 0.9507796024610199 5 0.18574754071262295} PREDS {{258 0 0-234 {}}} SUCCS {{259 0 0-240 {}}} CYCLES {}}
set a(0-240) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_and(4,2) AREA_SCORE 2.92 QUANTITY 2 NAME and#1 TYPE AND DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-165 XREFS 26475 LOC {2 0.7789248360537582 2 0.9507796024610199 2 0.9507796024610199 2 0.9999997937915721 5 0.23496773204317511} PREDS {{258 0 0-238 {}} {259 0 0-239 {}}} SUCCS {{258 0 0-383 {}} {258 0 0-387 {}}} CYCLES {}}
set a(0-241) {NAME if#1:asn TYPE {I/O_READ SIGNAL} PAR 0-165 XREFS 26476 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 3 0.04343699782815011} PREDS {} SUCCS {{259 0 0-242 {}}} CYCLES {}}
set a(0-242) {NAME if#1:slc(vga_xy#1) TYPE READSLICE PAR 0-165 XREFS 26477 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 3 0.04343699782815011} PREDS {{259 0 0-241 {}}} SUCCS {{259 0 0-243 {}}} CYCLES {}}
set a(0-243) {NAME asel TYPE SELECT PAR 0-165 XREFS 26478 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 3 0.04343699782815011} PREDS {{259 0 0-242 {}}} SUCCS {{146 0 0-244 {}} {146 0 0-245 {}} {146 0 0-246 {}} {146 0 0-247 {}} {146 0 0-248 {}} {146 0 0-249 {}} {146 0 0-250 {}} {146 0 0-251 {}} {146 0 0-252 {}} {146 0 0-253 {}} {146 0 0-254 {}} {146 0 0-255 {}} {146 0 0-256 {}} {146 0 0-257 {}} {146 0 0-258 {}} {146 0 0-259 {}} {146 0 0-260 {}} {146 0 0-261 {}} {146 0 0-262 {}} {146 0 0-263 {}} {146 0 0-264 {}}} CYCLES {}}
set a(0-244) {NAME if#1:asn#1 TYPE {I/O_READ SIGNAL} PAR 0-165 XREFS 26479 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 3 0.04343699782815011} PREDS {{146 0 0-243 {}}} SUCCS {{259 0 0-245 {}}} CYCLES {}}
set a(0-245) {NAME if#1:slc(vga_xy#1)#10 TYPE READSLICE PAR 0-165 XREFS 26480 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 3 0.04343699782815011} PREDS {{146 0 0-243 {}} {259 0 0-244 {}}} SUCCS {{258 0 0-264 {}}} CYCLES {}}
set a(0-246) {NAME if#1:asn#2 TYPE {I/O_READ SIGNAL} PAR 0-165 XREFS 26481 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 3 0.04343699782815011} PREDS {{146 0 0-243 {}}} SUCCS {{259 0 0-247 {}}} CYCLES {}}
set a(0-247) {NAME if#1:slc(vga_xy#1)#11 TYPE READSLICE PAR 0-165 XREFS 26482 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 3 0.04343699782815011} PREDS {{146 0 0-243 {}} {259 0 0-246 {}}} SUCCS {{258 0 0-264 {}}} CYCLES {}}
set a(0-248) {NAME if#1:asn#3 TYPE {I/O_READ SIGNAL} PAR 0-165 XREFS 26483 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 3 0.04343699782815011} PREDS {{146 0 0-243 {}}} SUCCS {{259 0 0-249 {}}} CYCLES {}}
set a(0-249) {NAME if#1:slc(vga_xy#1)#12 TYPE READSLICE PAR 0-165 XREFS 26484 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 3 0.04343699782815011} PREDS {{146 0 0-243 {}} {259 0 0-248 {}}} SUCCS {{258 0 0-264 {}}} CYCLES {}}
set a(0-250) {NAME if#1:asn#4 TYPE {I/O_READ SIGNAL} PAR 0-165 XREFS 26485 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 3 0.04343699782815011} PREDS {{146 0 0-243 {}}} SUCCS {{259 0 0-251 {}}} CYCLES {}}
set a(0-251) {NAME if#1:slc(vga_xy#1)#13 TYPE READSLICE PAR 0-165 XREFS 26486 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 3 0.04343699782815011} PREDS {{146 0 0-243 {}} {259 0 0-250 {}}} SUCCS {{258 0 0-264 {}}} CYCLES {}}
set a(0-252) {NAME if#1:asn#5 TYPE {I/O_READ SIGNAL} PAR 0-165 XREFS 26487 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 3 0.04343699782815011} PREDS {{146 0 0-243 {}}} SUCCS {{259 0 0-253 {}}} CYCLES {}}
set a(0-253) {NAME if#1:slc(vga_xy#1)#14 TYPE READSLICE PAR 0-165 XREFS 26488 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 3 0.04343699782815011} PREDS {{146 0 0-243 {}} {259 0 0-252 {}}} SUCCS {{258 0 0-264 {}}} CYCLES {}}
set a(0-254) {NAME if#1:asn#6 TYPE {I/O_READ SIGNAL} PAR 0-165 XREFS 26489 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 3 0.04343699782815011} PREDS {{146 0 0-243 {}}} SUCCS {{259 0 0-255 {}}} CYCLES {}}
set a(0-255) {NAME if#1:slc(vga_xy#1)#15 TYPE READSLICE PAR 0-165 XREFS 26490 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 3 0.04343699782815011} PREDS {{146 0 0-243 {}} {259 0 0-254 {}}} SUCCS {{258 0 0-264 {}}} CYCLES {}}
set a(0-256) {NAME if#1:asn#7 TYPE {I/O_READ SIGNAL} PAR 0-165 XREFS 26491 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 3 0.04343699782815011} PREDS {{146 0 0-243 {}}} SUCCS {{259 0 0-257 {}}} CYCLES {}}
set a(0-257) {NAME if#1:slc(vga_xy#1)#16 TYPE READSLICE PAR 0-165 XREFS 26492 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 3 0.04343699782815011} PREDS {{146 0 0-243 {}} {259 0 0-256 {}}} SUCCS {{258 0 0-264 {}}} CYCLES {}}
set a(0-258) {NAME if#1:asn#8 TYPE {I/O_READ SIGNAL} PAR 0-165 XREFS 26493 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 3 0.04343699782815011} PREDS {{146 0 0-243 {}}} SUCCS {{259 0 0-259 {}}} CYCLES {}}
set a(0-259) {NAME if#1:slc(vga_xy#1)#17 TYPE READSLICE PAR 0-165 XREFS 26494 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 3 0.04343699782815011} PREDS {{146 0 0-243 {}} {259 0 0-258 {}}} SUCCS {{258 0 0-264 {}}} CYCLES {}}
set a(0-260) {NAME if#1:asn#9 TYPE {I/O_READ SIGNAL} PAR 0-165 XREFS 26495 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 3 0.04343699782815011} PREDS {{146 0 0-243 {}}} SUCCS {{259 0 0-261 {}}} CYCLES {}}
set a(0-261) {NAME if#1:slc(vga_xy#1)#18 TYPE READSLICE PAR 0-165 XREFS 26496 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 3 0.04343699782815011} PREDS {{146 0 0-243 {}} {259 0 0-260 {}}} SUCCS {{258 0 0-264 {}}} CYCLES {}}
set a(0-262) {NAME if#1:asn#10 TYPE {I/O_READ SIGNAL} PAR 0-165 XREFS 26497 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 3 0.04343699782815011} PREDS {{146 0 0-243 {}}} SUCCS {{259 0 0-263 {}}} CYCLES {}}
set a(0-263) {NAME if#1:slc(vga_xy#1)#19 TYPE READSLICE PAR 0-165 XREFS 26498 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 3 0.04343699782815011} PREDS {{146 0 0-243 {}} {259 0 0-262 {}}} SUCCS {{259 0 0-264 {}}} CYCLES {}}
set a(0-264) {NAME aif:nor TYPE NOR PAR 0-165 XREFS 26499 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 3 0.04343699782815011} PREDS {{146 0 0-243 {}} {258 0 0-261 {}} {258 0 0-259 {}} {258 0 0-257 {}} {258 0 0-255 {}} {258 0 0-253 {}} {258 0 0-251 {}} {258 0 0-249 {}} {258 0 0-247 {}} {258 0 0-245 {}} {259 0 0-263 {}}} SUCCS {{258 0 0-286 {}}} CYCLES {}}
set a(0-265) {NAME if#1:asn#11 TYPE {I/O_READ SIGNAL} PAR 0-165 XREFS 26500 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 3 0.04343699782815011} PREDS {} SUCCS {{259 0 0-266 {}}} CYCLES {}}
set a(0-266) {NAME if#1:slc(vga_xy#1)#20 TYPE READSLICE PAR 0-165 XREFS 26501 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 3 0.04343699782815011} PREDS {{259 0 0-265 {}}} SUCCS {{258 0 0-285 {}}} CYCLES {}}
set a(0-267) {NAME if#1:asn#12 TYPE {I/O_READ SIGNAL} PAR 0-165 XREFS 26502 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 3 0.04343699782815011} PREDS {} SUCCS {{259 0 0-268 {}}} CYCLES {}}
set a(0-268) {NAME if#1:slc(vga_xy#1)#21 TYPE READSLICE PAR 0-165 XREFS 26503 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 3 0.04343699782815011} PREDS {{259 0 0-267 {}}} SUCCS {{258 0 0-285 {}}} CYCLES {}}
set a(0-269) {NAME if#1:asn#13 TYPE {I/O_READ SIGNAL} PAR 0-165 XREFS 26504 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 3 0.04343699782815011} PREDS {} SUCCS {{259 0 0-270 {}}} CYCLES {}}
set a(0-270) {NAME if#1:slc(vga_xy#1)#22 TYPE READSLICE PAR 0-165 XREFS 26505 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 3 0.04343699782815011} PREDS {{259 0 0-269 {}}} SUCCS {{258 0 0-285 {}}} CYCLES {}}
set a(0-271) {NAME if#1:asn#14 TYPE {I/O_READ SIGNAL} PAR 0-165 XREFS 26506 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 3 0.04343699782815011} PREDS {} SUCCS {{259 0 0-272 {}}} CYCLES {}}
set a(0-272) {NAME if#1:slc(vga_xy#1)#23 TYPE READSLICE PAR 0-165 XREFS 26507 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 3 0.04343699782815011} PREDS {{259 0 0-271 {}}} SUCCS {{258 0 0-285 {}}} CYCLES {}}
set a(0-273) {NAME if#1:asn#15 TYPE {I/O_READ SIGNAL} PAR 0-165 XREFS 26508 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 3 0.04343699782815011} PREDS {} SUCCS {{259 0 0-274 {}}} CYCLES {}}
set a(0-274) {NAME if#1:slc(vga_xy#1)#24 TYPE READSLICE PAR 0-165 XREFS 26509 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 3 0.04343699782815011} PREDS {{259 0 0-273 {}}} SUCCS {{258 0 0-285 {}}} CYCLES {}}
set a(0-275) {NAME if#1:asn#16 TYPE {I/O_READ SIGNAL} PAR 0-165 XREFS 26510 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 3 0.04343699782815011} PREDS {} SUCCS {{259 0 0-276 {}}} CYCLES {}}
set a(0-276) {NAME if#1:slc(vga_xy#1)#25 TYPE READSLICE PAR 0-165 XREFS 26511 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 3 0.04343699782815011} PREDS {{259 0 0-275 {}}} SUCCS {{258 0 0-285 {}}} CYCLES {}}
set a(0-277) {NAME if#1:asn#17 TYPE {I/O_READ SIGNAL} PAR 0-165 XREFS 26512 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 3 0.04343699782815011} PREDS {} SUCCS {{259 0 0-278 {}}} CYCLES {}}
set a(0-278) {NAME if#1:slc(vga_xy#1)#26 TYPE READSLICE PAR 0-165 XREFS 26513 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 3 0.04343699782815011} PREDS {{259 0 0-277 {}}} SUCCS {{258 0 0-285 {}}} CYCLES {}}
set a(0-279) {NAME if#1:asn#18 TYPE {I/O_READ SIGNAL} PAR 0-165 XREFS 26514 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 3 0.04343699782815011} PREDS {} SUCCS {{259 0 0-280 {}}} CYCLES {}}
set a(0-280) {NAME if#1:slc(vga_xy#1)#27 TYPE READSLICE PAR 0-165 XREFS 26515 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 3 0.04343699782815011} PREDS {{259 0 0-279 {}}} SUCCS {{258 0 0-285 {}}} CYCLES {}}
set a(0-281) {NAME if#1:asn#19 TYPE {I/O_READ SIGNAL} PAR 0-165 XREFS 26516 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 3 0.04343699782815011} PREDS {} SUCCS {{259 0 0-282 {}}} CYCLES {}}
set a(0-282) {NAME if#1:slc(vga_xy#1)#28 TYPE READSLICE PAR 0-165 XREFS 26517 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 3 0.04343699782815011} PREDS {{259 0 0-281 {}}} SUCCS {{258 0 0-285 {}}} CYCLES {}}
set a(0-283) {NAME if#1:asn#20 TYPE {I/O_READ SIGNAL} PAR 0-165 XREFS 26518 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 3 0.04343699782815011} PREDS {} SUCCS {{259 0 0-284 {}}} CYCLES {}}
set a(0-284) {NAME if#1:slc(vga_xy#1)#29 TYPE READSLICE PAR 0-165 XREFS 26519 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 3 0.04343699782815011} PREDS {{259 0 0-283 {}}} SUCCS {{259 0 0-285 {}}} CYCLES {}}
set a(0-285) {NAME if#1:nor TYPE NOR PAR 0-165 XREFS 26520 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 3 0.04343699782815011} PREDS {{258 0 0-282 {}} {258 0 0-280 {}} {258 0 0-278 {}} {258 0 0-276 {}} {258 0 0-274 {}} {258 0 0-272 {}} {258 0 0-270 {}} {258 0 0-268 {}} {258 0 0-266 {}} {259 0 0-284 {}}} SUCCS {{259 0 0-286 {}}} CYCLES {}}
set a(0-286) {NAME if#1:and TYPE AND PAR 0-165 XREFS 26521 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 3 0.04343699782815011} PREDS {{258 0 0-264 {}} {258 0 0-184 {}} {259 0 0-285 {}}} SUCCS {{258 0 0-288 {}} {258 0 0-292 {}}} CYCLES {}}
set a(0-287) {NAME asn#179 TYPE ASSIGN PAR 0-165 XREFS 26522 LOC {1 0.4994900000255 1 0.9507796024610199 1 0.9507796024610199 3 0.04343699782815011} PREDS {{262 0 0-608 {}}} SUCCS {{258 0 0-290 {}} {256 0 0-608 {}}} CYCLES {}}
set a(0-288) {NAME not#26 TYPE NOT PAR 0-165 XREFS 26523 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 3 0.04343699782815011} PREDS {{258 0 0-286 {}}} SUCCS {{259 0 0-289 {}}} CYCLES {}}
set a(0-289) {NAME exs#7 TYPE SIGNEXTEND PAR 0-165 XREFS 26524 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 3 0.04343699782815011} PREDS {{259 0 0-288 {}}} SUCCS {{259 0 0-290 {}}} CYCLES {}}
set a(0-290) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_and(10,2) AREA_SCORE 7.30 QUANTITY 2 NAME and#2 TYPE AND DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-165 XREFS 26525 LOC {1 0.4994900000255 1 0.9507796024610199 1 0.9507796024610199 1 0.9999997937915721 3 0.09265718915870227} PREDS {{258 0 0-287 {}} {259 0 0-289 {}}} SUCCS {{258 0 0-400 {}} {258 0 0-401 {}} {258 0 0-402 {}} {258 0 0-403 {}} {258 0 0-404 {}} {258 0 0-405 {}} {258 0 0-406 {}} {258 0 0-407 {}} {258 0 0-408 {}} {258 0 0-409 {}} {258 0 0-421 {}}} CYCLES {}}
set a(0-291) {NAME asn#180 TYPE ASSIGN PAR 0-165 XREFS 26526 LOC {1 0.4994900000255 1 0.9507796024610199 1 0.9507796024610199 3 0.04343699782815011} PREDS {{262 0 0-609 {}}} SUCCS {{258 0 0-294 {}} {256 0 0-609 {}}} CYCLES {}}
set a(0-292) {NAME not TYPE NOT PAR 0-165 XREFS 26527 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 3 0.04343699782815011} PREDS {{258 0 0-286 {}}} SUCCS {{259 0 0-293 {}}} CYCLES {}}
set a(0-293) {NAME exs#8 TYPE SIGNEXTEND PAR 0-165 XREFS 26528 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 3 0.04343699782815011} PREDS {{259 0 0-292 {}}} SUCCS {{259 0 0-294 {}}} CYCLES {}}
set a(0-294) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_and(10,2) AREA_SCORE 7.30 QUANTITY 2 NAME and#3 TYPE AND DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-165 XREFS 26529 LOC {1 0.4994900000255 1 0.9507796024610199 1 0.9507796024610199 1 0.9999997937915721 3 0.09265718915870227} PREDS {{258 0 0-291 {}} {259 0 0-293 {}}} SUCCS {{258 0 0-390 {}} {258 0 0-391 {}} {258 0 0-392 {}} {258 0 0-393 {}} {258 0 0-394 {}} {258 0 0-395 {}} {258 0 0-396 {}} {258 0 0-397 {}} {258 0 0-398 {}} {258 0 0-399 {}} {258 0 0-427 {}}} CYCLES {}}
set a(0-295) {NAME asn#181 TYPE {I/O_READ SIGNAL} PAR 0-165 XREFS 26530 LOC {1 0.0 1 0.08605012069749396 1 0.08605012069749396 1 0.6523398423830079} PREDS {} SUCCS {{259 0 0-296 {}}} CYCLES {}}
set a(0-296) {NAME slc(vin)#3 TYPE READSLICE PAR 0-165 XREFS 26531 LOC {1 0.0 1 0.08605012069749396 1 0.08605012069749396 1 0.6523398423830079} PREDS {{259 0 0-295 {}}} SUCCS {{259 0 0-297 {}}} CYCLES {}}
set a(0-297) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,0,4,1,5) AREA_SCORE 5.00 QUANTITY 5 NAME if#2:acc#2 TYPE ACCU DELAY {0.69 ns} LIBRARY_DELAY {0.69 ns} PAR 0-165 XREFS 26532 LOC {1 0.0 1 0.08605012069749396 1 0.08605012069749396 1 0.21562579975556148 1 0.7819155214410755} PREDS {{259 0 0-296 {}}} SUCCS {{259 0 0-298 {}}} CYCLES {}}
set a(0-298) {NAME slc TYPE READSLICE PAR 0-165 XREFS 26533 LOC {1 0.12957584352120782 1 0.21562596421870178 1 0.21562596421870178 1 0.7819156859042157} PREDS {{259 0 0-297 {}}} SUCCS {{259 0 0-299 {}} {258 0 0-307 {}}} CYCLES {}}
set a(0-299) {NAME asel#1 TYPE SELECT PAR 0-165 XREFS 26534 LOC {1 0.12957584352120782 1 0.21562596421870178 1 0.21562596421870178 1 0.7819156859042157} PREDS {{259 0 0-298 {}}} SUCCS {{146 0 0-300 {}} {146 0 0-301 {}} {146 0 0-302 {}} {146 0 0-303 {}} {146 0 0-304 {}} {146 0 0-305 {}} {146 0 0-306 {}}} CYCLES {}}
set a(0-300) {NAME asn#182 TYPE {I/O_READ SIGNAL} PAR 0-165 XREFS 26535 LOC {1 0.12957584352120782 1 0.21562596421870178 1 0.21562596421870178 1 0.7819156859042157} PREDS {{146 0 0-299 {}}} SUCCS {{259 0 0-301 {}}} CYCLES {}}
set a(0-301) {NAME slc(vin)#4 TYPE READSLICE PAR 0-165 XREFS 26536 LOC {1 0.12957584352120782 1 0.21562596421870178 1 0.21562596421870178 1 0.7819156859042157} PREDS {{146 0 0-299 {}} {259 0 0-300 {}}} SUCCS {{259 0 0-302 {}}} CYCLES {}}
set a(0-302) {NAME aif#1:not#1 TYPE NOT PAR 0-165 XREFS 26537 LOC {1 0.12957584352120782 1 0.21562596421870178 1 0.21562596421870178 1 0.7819156859042157} PREDS {{146 0 0-299 {}} {259 0 0-301 {}}} SUCCS {{259 0 0-303 {}}} CYCLES {}}
set a(0-303) {NAME aif#1:conc#1 TYPE CONCATENATE PAR 0-165 XREFS 26538 LOC {1 0.12957584352120782 1 0.21562596421870178 1 0.21562596421870178 1 0.7819156859042157} PREDS {{146 0 0-299 {}} {259 0 0-302 {}}} SUCCS {{259 0 0-304 {}}} CYCLES {}}
set a(0-304) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(8,0,8,0,8) AREA_SCORE 9.26 QUANTITY 3 NAME if#2:acc#3 TYPE ACCU DELAY {1.16 ns} LIBRARY_DELAY {1.16 ns} PAR 0-165 XREFS 26539 LOC {1 0.12957584352120782 1 0.21562596421870178 1 0.21562596421870178 1 0.43371006161977416 1 0.999999783305288} PREDS {{146 0 0-299 {}} {259 0 0-303 {}}} SUCCS {{259 0 0-305 {}}} CYCLES {}}
set a(0-305) {NAME aif#1:slc TYPE READSLICE PAR 0-165 XREFS 26540 LOC {1 0.3476600826169959 1 0.43371020331448984 1 0.43371020331448984 2 0.0725837963708102} PREDS {{146 0 0-299 {}} {259 0 0-304 {}}} SUCCS {{259 0 0-306 {}}} CYCLES {}}
set a(0-306) {NAME if#2:not TYPE NOT PAR 0-165 XREFS 26541 LOC {1 0.3476600826169959 1 0.43371020331448984 1 0.43371020331448984 2 0.0725837963708102} PREDS {{146 0 0-299 {}} {259 0 0-305 {}}} SUCCS {{258 0 0-308 {}}} CYCLES {}}
set a(0-307) {NAME if#2:not#3 TYPE NOT PAR 0-165 XREFS 26542 LOC {1 0.12957584352120782 1 0.43371020331448984 1 0.43371020331448984 2 0.0725837963708102} PREDS {{258 0 0-298 {}}} SUCCS {{259 0 0-308 {}}} CYCLES {}}
set a(0-308) {NAME if#2:and TYPE AND PAR 0-165 XREFS 26543 LOC {1 0.3476600826169959 1 0.43371020331448984 1 0.43371020331448984 2 0.0725837963708102} PREDS {{258 0 0-306 {}} {258 0 0-183 {}} {259 0 0-307 {}}} SUCCS {{259 0 0-309 {}} {258 0 0-322 {}}} CYCLES {}}
set a(0-309) {NAME asel#3 TYPE SELECT PAR 0-165 XREFS 26544 LOC {1 0.3476600826169959 1 0.43371020331448984 1 0.43371020331448984 2 0.0725837963708102} PREDS {{259 0 0-308 {}}} SUCCS {{146 0 0-310 {}} {146 0 0-311 {}} {146 0 0-312 {}} {130 0 0-313 {}} {130 0 0-314 {}}} CYCLES {}}
set a(0-310) {NAME asn#183 TYPE {I/O_READ SIGNAL} PAR 0-165 XREFS 26545 LOC {1 0.3476600826169959 1 0.43371020331448984 1 0.43371020331448984 2 0.0725837963708102} PREDS {{146 0 0-309 {}}} SUCCS {{259 0 0-311 {}}} CYCLES {}}
set a(0-311) {NAME slc(vin)#5 TYPE READSLICE PAR 0-165 XREFS 26546 LOC {1 0.3476600826169959 1 0.43371020331448984 1 0.43371020331448984 2 0.0725837963708102} PREDS {{146 0 0-309 {}} {259 0 0-310 {}}} SUCCS {{259 0 0-312 {}}} CYCLES {}}
set a(0-312) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(8,0,8,0,8) AREA_SCORE 9.26 QUANTITY 3 NAME if#2:acc#4 TYPE ACCU DELAY {1.16 ns} LIBRARY_DELAY {1.16 ns} PAR 0-165 XREFS 26547 LOC {1 0.3476600826169959 1 0.43371020331448984 1 0.43371020331448984 1 0.6517943007155622 2 0.29066789377188257} PREDS {{146 0 0-309 {}} {259 0 0-311 {}}} SUCCS {{259 0 0-313 {}}} CYCLES {}}
set a(0-313) {NAME aif#3:slc TYPE READSLICE PAR 0-165 XREFS 26548 LOC {1 0.5657443217127839 1 0.651794442410278 1 0.651794442410278 2 0.29066803546659825} PREDS {{130 0 0-309 {}} {259 0 0-312 {}}} SUCCS {{259 0 0-314 {}} {258 0 0-321 {}}} CYCLES {}}
set a(0-314) {NAME aif#3:asel TYPE SELECT PAR 0-165 XREFS 26549 LOC {1 0.5657443217127839 1 0.651794442410278 1 0.651794442410278 2 0.29066803546659825} PREDS {{130 0 0-309 {}} {259 0 0-313 {}}} SUCCS {{146 0 0-315 {}} {146 0 0-316 {}} {146 0 0-317 {}} {146 0 0-318 {}} {146 0 0-319 {}} {146 0 0-320 {}}} CYCLES {}}
set a(0-315) {NAME asn#184 TYPE {I/O_READ SIGNAL} PAR 0-165 XREFS 26550 LOC {1 0.5657443217127839 1 0.651794442410278 1 0.651794442410278 2 0.29066803546659825} PREDS {{146 0 0-314 {}}} SUCCS {{259 0 0-316 {}}} CYCLES {}}
set a(0-316) {NAME slc(vin)#6 TYPE READSLICE PAR 0-165 XREFS 26551 LOC {1 0.5657443217127839 1 0.651794442410278 1 0.651794442410278 2 0.29066803546659825} PREDS {{146 0 0-314 {}} {259 0 0-315 {}}} SUCCS {{259 0 0-317 {}}} CYCLES {}}
set a(0-317) {NAME aif#3:aif:not#1 TYPE NOT PAR 0-165 XREFS 26552 LOC {1 0.5657443217127839 1 0.651794442410278 1 0.651794442410278 2 0.29066803546659825} PREDS {{146 0 0-314 {}} {259 0 0-316 {}}} SUCCS {{259 0 0-318 {}}} CYCLES {}}
set a(0-318) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(7,0,7,1,8) AREA_SCORE 8.00 QUANTITY 8 NAME aif#3:aif:acc TYPE ACCU DELAY {0.93 ns} LIBRARY_DELAY {0.93 ns} PAR 0-165 XREFS 26553 LOC {1 0.5657443217127839 1 0.651794442410278 1 0.651794442410278 1 0.825896997504054 2 0.46477059056037423} PREDS {{146 0 0-314 {}} {259 0 0-317 {}}} SUCCS {{259 0 0-319 {}}} CYCLES {}}
set a(0-319) {NAME aif#3:aif:slc TYPE READSLICE PAR 0-165 XREFS 26554 LOC {1 0.7398470630076469 1 0.8258971837051409 1 0.8258971837051409 2 0.46477077676146117} PREDS {{146 0 0-314 {}} {259 0 0-318 {}}} SUCCS {{259 0 0-320 {}}} CYCLES {}}
set a(0-320) {NAME if#2:not#1 TYPE NOT PAR 0-165 XREFS 26555 LOC {1 0.7398470630076469 1 0.8258971837051409 1 0.8258971837051409 2 0.46477077676146117} PREDS {{146 0 0-314 {}} {259 0 0-319 {}}} SUCCS {{258 0 0-322 {}}} CYCLES {}}
set a(0-321) {NAME if#2:not#4 TYPE NOT PAR 0-165 XREFS 26556 LOC {1 0.5657443217127839 1 0.8258971837051409 1 0.8258971837051409 2 0.46477077676146117} PREDS {{258 0 0-313 {}}} SUCCS {{259 0 0-322 {}}} CYCLES {}}
set a(0-322) {NAME if#2:and#2 TYPE AND PAR 0-165 XREFS 26557 LOC {1 0.7398470630076469 1 0.8258971837051409 1 0.8258971837051409 2 0.46477077676146117} PREDS {{258 0 0-308 {}} {258 0 0-320 {}} {258 0 0-182 {}} {259 0 0-321 {}}} SUCCS {{259 0 0-323 {}} {258 0 0-337 {}}} CYCLES {}}
set a(0-323) {NAME asel#7 TYPE SELECT PAR 0-165 XREFS 26558 LOC {1 0.7398470630076469 1 0.8258971837051409 1 0.8258971837051409 2 0.46477077676146117} PREDS {{259 0 0-322 {}}} SUCCS {{146 0 0-324 {}} {146 0 0-325 {}} {146 0 0-326 {}} {130 0 0-327 {}} {130 0 0-328 {}}} CYCLES {}}
set a(0-324) {NAME asn#185 TYPE {I/O_READ SIGNAL} PAR 0-165 XREFS 26559 LOC {1 0.7398470630076469 1 0.8258971837051409 1 0.8258971837051409 2 0.46477077676146117} PREDS {{146 0 0-323 {}}} SUCCS {{259 0 0-325 {}}} CYCLES {}}
set a(0-325) {NAME slc(vin)#7 TYPE READSLICE PAR 0-165 XREFS 26560 LOC {1 0.7398470630076469 1 0.8258971837051409 1 0.8258971837051409 2 0.46477077676146117} PREDS {{146 0 0-323 {}} {259 0 0-324 {}}} SUCCS {{259 0 0-326 {}}} CYCLES {}}
set a(0-326) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(7,0,7,1,8) AREA_SCORE 8.00 QUANTITY 8 NAME if#2:acc#5 TYPE ACCU DELAY {0.93 ns} LIBRARY_DELAY {0.93 ns} PAR 0-165 XREFS 26561 LOC {1 0.7398470630076469 1 0.8258971837051409 1 0.8258971837051409 1 0.9999997387989168 2 0.6388733318552371} PREDS {{146 0 0-323 {}} {259 0 0-325 {}}} SUCCS {{259 0 0-327 {}}} CYCLES {}}
set a(0-327) {NAME aif#7:slc TYPE READSLICE PAR 0-165 XREFS 26562 LOC {1 0.9139498043025098 1 0.9999999250000037 1 0.9999999250000037 2 0.6388735180563242} PREDS {{130 0 0-323 {}} {259 0 0-326 {}}} SUCCS {{259 0 0-328 {}} {258 0 0-336 {}}} CYCLES {}}
set a(0-328) {NAME aif#7:asel TYPE SELECT PAR 0-165 XREFS 26563 LOC {1 0.9139498043025098 1 0.9999999250000037 1 0.9999999250000037 2 0.6388735180563242} PREDS {{130 0 0-323 {}} {259 0 0-327 {}}} SUCCS {{146 0 0-329 {}} {146 0 0-330 {}} {146 0 0-331 {}} {146 0 0-332 {}} {146 0 0-333 {}} {146 0 0-334 {}} {146 0 0-335 {}}} CYCLES {}}
set a(0-329) {NAME asn#186 TYPE {I/O_READ SIGNAL} PAR 0-165 XREFS 26564 LOC {1 0.9139498043025098 2 0.13124549343772532 2 0.13124549343772532 2 0.6388735180563242} PREDS {{146 0 0-328 {}}} SUCCS {{259 0 0-330 {}}} CYCLES {}}
set a(0-330) {NAME slc(vin)#8 TYPE READSLICE PAR 0-165 XREFS 26565 LOC {1 0.9139498043025098 2 0.13124549343772532 2 0.13124549343772532 2 0.6388735180563242} PREDS {{146 0 0-328 {}} {259 0 0-329 {}}} SUCCS {{259 0 0-331 {}}} CYCLES {}}
set a(0-331) {NAME aif#7:aif:not#1 TYPE NOT PAR 0-165 XREFS 26566 LOC {1 0.9139498043025098 2 0.13124549343772532 2 0.13124549343772532 2 0.6388735180563242} PREDS {{146 0 0-328 {}} {259 0 0-330 {}}} SUCCS {{259 0 0-332 {}}} CYCLES {}}
set a(0-332) {NAME aif#7:aif:conc TYPE CONCATENATE PAR 0-165 XREFS 26567 LOC {1 0.9139498043025098 2 0.13124549343772532 2 0.13124549343772532 2 0.6388735180563242} PREDS {{146 0 0-328 {}} {259 0 0-331 {}}} SUCCS {{259 0 0-333 {}}} CYCLES {}}
set a(0-333) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(9,0,8,1,9) AREA_SCORE 10.00 QUANTITY 1 NAME aif#7:aif:acc TYPE ACCU DELAY {1.23 ns} LIBRARY_DELAY {1.23 ns} PAR 0-165 XREFS 26568 LOC {2 0.0 2 0.13124549343772532 2 0.13124549343772532 2 0.36279592745526357 2 0.8704239520738625} PREDS {{146 0 0-328 {}} {259 0 0-332 {}}} SUCCS {{259 0 0-334 {}}} CYCLES {}}
set a(0-334) {NAME aif#7:aif:slc TYPE READSLICE PAR 0-165 XREFS 26569 LOC {2 0.23155056342247185 2 0.36279605686019717 2 0.36279605686019717 2 0.8704240814787959} PREDS {{146 0 0-328 {}} {259 0 0-333 {}}} SUCCS {{259 0 0-335 {}}} CYCLES {}}
set a(0-335) {NAME if#2:not#2 TYPE NOT PAR 0-165 XREFS 26570 LOC {2 0.23155056342247185 2 0.36279605686019717 2 0.36279605686019717 2 0.8704240814787959} PREDS {{146 0 0-328 {}} {259 0 0-334 {}}} SUCCS {{258 0 0-337 {}}} CYCLES {}}
set a(0-336) {NAME if#2:not#5 TYPE NOT PAR 0-165 XREFS 26571 LOC {1 0.9139498043025098 2 0.36279605686019717 2 0.36279605686019717 2 0.8704240814787959} PREDS {{258 0 0-327 {}}} SUCCS {{259 0 0-337 {}}} CYCLES {}}
set a(0-337) {NAME if#2:and#4 TYPE AND PAR 0-165 XREFS 26572 LOC {2 0.23155056342247185 2 0.36279605686019717 2 0.36279605686019717 2 0.8704240814787959} PREDS {{258 0 0-322 {}} {258 0 0-335 {}} {258 0 0-181 {}} {259 0 0-336 {}}} SUCCS {{259 0 0-338 {}} {258 0 0-384 {}} {258 0 0-385 {}}} CYCLES {}}
set a(0-338) {NAME sel#2 TYPE SELECT PAR 0-165 XREFS 26573 LOC {2 0.23155056342247185 2 0.36279605686019717 2 0.36279605686019717 2 0.8704240814787959} PREDS {{259 0 0-337 {}}} SUCCS {{146 0 0-339 {}} {146 0 0-340 {}} {146 0 0-341 {}} {146 0 0-342 {}} {146 0 0-343 {}} {130 0 0-344 {}} {146 0 0-351 {}} {146 0 0-352 {}} {130 0 0-353 {}} {146 0 0-365 {}} {146 0 0-366 {}} {130 0 0-367 {}} {146 0 0-380 {}} {130 0 0-381 {}} {130 0 0-382 {}}} CYCLES {}}
set a(0-339) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,0,4,1,5) AREA_SCORE 5.00 QUANTITY 5 NAME if#2:acc TYPE ACCU DELAY {0.69 ns} LIBRARY_DELAY {0.69 ns} PAR 0-165 XREFS 26574 LOC {2 0.23155056342247185 2 0.393638080318096 2 0.393638080318096 2 0.5232137593761635 2 0.9999997605368635} PREDS {{146 0 0-338 {}} {258 0 0-237 {}}} SUCCS {{259 0 0-384 {}}} CYCLES {}}
set a(0-340) {NAME asn#187 TYPE {I/O_READ SIGNAL} PAR 0-165 XREFS 26575 LOC {2 0.23155056342247185 2 0.36279605686019717 2 0.36279605686019717 4 0.0007130999643450018} PREDS {{146 0 0-338 {}}} SUCCS {{259 0 0-341 {}}} CYCLES {}}
set a(0-341) {NAME slc(vin)#9 TYPE READSLICE PAR 0-165 XREFS 26576 LOC {2 0.23155056342247185 2 0.36279605686019717 2 0.36279605686019717 4 0.0007130999643450018} PREDS {{146 0 0-338 {}} {259 0 0-340 {}}} SUCCS {{259 0 0-342 {}}} CYCLES {}}
set a(0-342) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(9,0,8,0,9) AREA_SCORE 10.25 QUANTITY 2 NAME else#2:acc TYPE ACCU DELAY {1.23 ns} LIBRARY_DELAY {1.23 ns} PAR 0-165 XREFS 26577 LOC {2 0.23155056342247185 2 0.36279605686019717 2 0.36279605686019717 2 0.5943464908777354 4 0.2322635339818833} PREDS {{146 0 0-338 {}} {259 0 0-341 {}}} SUCCS {{259 0 0-343 {}}} CYCLES {}}
set a(0-343) {NAME else#2:slc TYPE READSLICE PAR 0-165 XREFS 26578 LOC {2 0.4631011268449437 2 0.594346620282669 2 0.594346620282669 4 0.23226366338681684} PREDS {{146 0 0-338 {}} {259 0 0-342 {}}} SUCCS {{259 0 0-344 {}} {258 0 0-351 {}}} CYCLES {}}
set a(0-344) {NAME else#2:asel TYPE SELECT PAR 0-165 XREFS 26579 LOC {2 0.4631011268449437 2 0.594346620282669 2 0.594346620282669 4 0.23226366338681684} PREDS {{130 0 0-338 {}} {259 0 0-343 {}}} SUCCS {{146 0 0-345 {}} {146 0 0-346 {}} {146 0 0-347 {}} {146 0 0-348 {}} {146 0 0-349 {}} {146 0 0-350 {}}} CYCLES {}}
set a(0-345) {NAME asn#188 TYPE {I/O_READ SIGNAL} PAR 0-165 XREFS 26580 LOC {2 0.4631011268449437 2 0.594346620282669 2 0.594346620282669 4 0.23226366338681684} PREDS {{146 0 0-344 {}}} SUCCS {{259 0 0-346 {}}} CYCLES {}}
set a(0-346) {NAME slc(vin) TYPE READSLICE PAR 0-165 XREFS 26581 LOC {2 0.4631011268449437 2 0.594346620282669 2 0.594346620282669 4 0.23226366338681684} PREDS {{146 0 0-344 {}} {259 0 0-345 {}}} SUCCS {{259 0 0-347 {}}} CYCLES {}}
set a(0-347) {NAME else#2:aif:not#1 TYPE NOT PAR 0-165 XREFS 26582 LOC {2 0.4631011268449437 2 0.594346620282669 2 0.594346620282669 4 0.23226366338681684} PREDS {{146 0 0-344 {}} {259 0 0-346 {}}} SUCCS {{259 0 0-348 {}}} CYCLES {}}
set a(0-348) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(7,0,7,1,8) AREA_SCORE 8.00 QUANTITY 8 NAME else#2:aif:acc TYPE ACCU DELAY {0.93 ns} LIBRARY_DELAY {0.93 ns} PAR 0-165 XREFS 26583 LOC {2 0.4631011268449437 2 0.594346620282669 2 0.594346620282669 2 0.7684491753764451 4 0.40636621848059284} PREDS {{146 0 0-344 {}} {259 0 0-347 {}}} SUCCS {{259 0 0-349 {}}} CYCLES {}}
set a(0-349) {NAME else#2:aif:slc TYPE READSLICE PAR 0-165 XREFS 26584 LOC {2 0.6372038681398066 2 0.768449361577532 2 0.768449361577532 4 0.4063664046816798} PREDS {{146 0 0-344 {}} {259 0 0-348 {}}} SUCCS {{259 0 0-350 {}}} CYCLES {}}
set a(0-350) {NAME else#2:if:not TYPE NOT PAR 0-165 XREFS 26585 LOC {2 0.6372038681398066 2 0.768449361577532 2 0.768449361577532 4 0.4063664046816798} PREDS {{146 0 0-344 {}} {259 0 0-349 {}}} SUCCS {{258 0 0-352 {}}} CYCLES {}}
set a(0-351) {NAME else#2:if:not#3 TYPE NOT PAR 0-165 XREFS 26586 LOC {2 0.4631011268449437 2 0.768449361577532 2 0.768449361577532 4 0.4063664046816798} PREDS {{146 0 0-338 {}} {258 0 0-343 {}}} SUCCS {{259 0 0-352 {}}} CYCLES {}}
set a(0-352) {NAME else#2:if:and TYPE AND PAR 0-165 XREFS 26587 LOC {2 0.6372038681398066 2 0.768449361577532 2 0.768449361577532 4 0.4063664046816798} PREDS {{146 0 0-338 {}} {258 0 0-350 {}} {258 0 0-179 {}} {259 0 0-351 {}}} SUCCS {{259 0 0-353 {}} {258 0 0-366 {}}} CYCLES {}}
set a(0-353) {NAME else#2:asel#1 TYPE SELECT PAR 0-165 XREFS 26588 LOC {2 0.6372038681398066 2 0.768449361577532 2 0.768449361577532 4 0.4063664046816798} PREDS {{130 0 0-338 {}} {259 0 0-352 {}}} SUCCS {{146 0 0-354 {}} {146 0 0-355 {}} {146 0 0-356 {}} {130 0 0-357 {}} {130 0 0-358 {}}} CYCLES {}}
set a(0-354) {NAME asn#189 TYPE {I/O_READ SIGNAL} PAR 0-165 XREFS 26589 LOC {2 0.6372038681398066 2 0.768449361577532 2 0.768449361577532 4 0.4063664046816798} PREDS {{146 0 0-353 {}}} SUCCS {{259 0 0-355 {}}} CYCLES {}}
set a(0-355) {NAME slc(vin)#10 TYPE READSLICE PAR 0-165 XREFS 26590 LOC {2 0.6372038681398066 2 0.768449361577532 2 0.768449361577532 4 0.4063664046816798} PREDS {{146 0 0-353 {}} {259 0 0-354 {}}} SUCCS {{259 0 0-356 {}}} CYCLES {}}
set a(0-356) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(9,0,8,0,9) AREA_SCORE 10.25 QUANTITY 2 NAME else#2:aif#1:acc TYPE ACCU DELAY {1.23 ns} LIBRARY_DELAY {1.23 ns} PAR 0-165 XREFS 26591 LOC {2 0.6372038681398066 2 0.768449361577532 2 0.768449361577532 2 0.9999997955950702 4 0.637916838699218} PREDS {{146 0 0-353 {}} {259 0 0-355 {}}} SUCCS {{259 0 0-357 {}}} CYCLES {}}
set a(0-357) {NAME else#2:aif#1:slc TYPE READSLICE PAR 0-165 XREFS 26592 LOC {2 0.8687544315622785 2 0.9999999250000037 2 0.9999999250000037 4 0.6379169681041517} PREDS {{130 0 0-353 {}} {259 0 0-356 {}}} SUCCS {{259 0 0-358 {}} {258 0 0-365 {}}} CYCLES {}}
set a(0-358) {NAME else#2:aif#1:asel TYPE SELECT PAR 0-165 XREFS 26593 LOC {2 0.8687544315622785 2 0.9999999250000037 2 0.9999999250000037 4 0.6379169681041517} PREDS {{130 0 0-353 {}} {259 0 0-357 {}}} SUCCS {{146 0 0-359 {}} {146 0 0-360 {}} {146 0 0-361 {}} {146 0 0-362 {}} {146 0 0-363 {}} {146 0 0-364 {}}} CYCLES {}}
set a(0-359) {NAME asn#190 TYPE {I/O_READ SIGNAL} PAR 0-165 XREFS 26594 LOC {2 0.8687544315622785 3 0.1518932924053354 3 0.1518932924053354 4 0.6379169681041517} PREDS {{146 0 0-358 {}}} SUCCS {{259 0 0-360 {}}} CYCLES {}}
set a(0-360) {NAME slc(vin)#1 TYPE READSLICE PAR 0-165 XREFS 26595 LOC {2 0.8687544315622785 3 0.1518932924053354 3 0.1518932924053354 4 0.6379169681041517} PREDS {{146 0 0-358 {}} {259 0 0-359 {}}} SUCCS {{259 0 0-361 {}}} CYCLES {}}
set a(0-361) {NAME else#2:aif#1:aif:not#1 TYPE NOT PAR 0-165 XREFS 26596 LOC {2 0.8687544315622785 3 0.1518932924053354 3 0.1518932924053354 4 0.6379169681041517} PREDS {{146 0 0-358 {}} {259 0 0-360 {}}} SUCCS {{259 0 0-362 {}}} CYCLES {}}
set a(0-362) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(7,0,7,1,8) AREA_SCORE 8.00 QUANTITY 8 NAME else#2:aif#1:aif:acc TYPE ACCU DELAY {0.93 ns} LIBRARY_DELAY {0.93 ns} PAR 0-165 XREFS 26597 LOC {3 0.0 3 0.1518932924053354 3 0.1518932924053354 3 0.32599584749911137 4 0.8120195231979277} PREDS {{146 0 0-358 {}} {259 0 0-361 {}}} SUCCS {{259 0 0-363 {}}} CYCLES {}}
set a(0-363) {NAME else#2:aif#1:aif:slc TYPE READSLICE PAR 0-165 XREFS 26598 LOC {3 0.17410274129486294 3 0.3259960337001983 3 0.3259960337001983 4 0.8120197093990146} PREDS {{146 0 0-358 {}} {259 0 0-362 {}}} SUCCS {{259 0 0-364 {}}} CYCLES {}}
set a(0-364) {NAME else#2:if:not#1 TYPE NOT PAR 0-165 XREFS 26599 LOC {3 0.17410274129486294 3 0.3259960337001983 3 0.3259960337001983 4 0.8120197093990146} PREDS {{146 0 0-358 {}} {259 0 0-363 {}}} SUCCS {{258 0 0-366 {}}} CYCLES {}}
set a(0-365) {NAME else#2:if:not#4 TYPE NOT PAR 0-165 XREFS 26600 LOC {2 0.8687544315622785 3 0.3259960337001983 3 0.3259960337001983 4 0.8120197093990146} PREDS {{146 0 0-338 {}} {258 0 0-357 {}}} SUCCS {{259 0 0-366 {}}} CYCLES {}}
set a(0-366) {NAME else#2:if:and#2 TYPE AND PAR 0-165 XREFS 26601 LOC {3 0.17410274129486294 3 0.3259960337001983 3 0.3259960337001983 4 0.8120197093990146} PREDS {{146 0 0-338 {}} {258 0 0-352 {}} {258 0 0-364 {}} {258 0 0-178 {}} {259 0 0-365 {}}} SUCCS {{259 0 0-367 {}} {258 0 0-381 {}}} CYCLES {}}
set a(0-367) {NAME else#2:asel#2 TYPE SELECT PAR 0-165 XREFS 26602 LOC {3 0.17410274129486294 3 0.3259960337001983 3 0.3259960337001983 4 0.8120197093990146} PREDS {{130 0 0-338 {}} {259 0 0-366 {}}} SUCCS {{146 0 0-368 {}} {146 0 0-369 {}} {146 0 0-370 {}} {130 0 0-371 {}} {130 0 0-372 {}}} CYCLES {}}
set a(0-368) {NAME asn#191 TYPE {I/O_READ SIGNAL} PAR 0-165 XREFS 26603 LOC {3 0.17410274129486294 3 0.3259960337001983 3 0.3259960337001983 4 0.8120197093990146} PREDS {{146 0 0-367 {}}} SUCCS {{259 0 0-369 {}}} CYCLES {}}
set a(0-369) {NAME slc(vin)#11 TYPE READSLICE PAR 0-165 XREFS 26604 LOC {3 0.17410274129486294 3 0.3259960337001983 3 0.3259960337001983 4 0.8120197093990146} PREDS {{146 0 0-367 {}} {259 0 0-368 {}}} SUCCS {{259 0 0-370 {}}} CYCLES {}}
set a(0-370) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(8,0,7,1,9) AREA_SCORE 9.00 QUANTITY 1 NAME else#2:aif#2:acc TYPE ACCU DELAY {1.00 ns} LIBRARY_DELAY {1.00 ns} PAR 0-165 XREFS 26605 LOC {3 0.17410274129486294 3 0.3259960337001983 3 0.3259960337001983 3 0.5139761346757641 4 0.9999998103745804} PREDS {{146 0 0-367 {}} {259 0 0-369 {}}} SUCCS {{259 0 0-371 {}}} CYCLES {}}
set a(0-371) {NAME else#2:aif#2:slc TYPE READSLICE PAR 0-165 XREFS 26606 LOC {3 0.3620829568958522 3 0.5139762493011876 3 0.5139762493011876 5 0.016883624155818795} PREDS {{130 0 0-367 {}} {259 0 0-370 {}}} SUCCS {{259 0 0-372 {}} {258 0 0-380 {}}} CYCLES {}}
set a(0-372) {NAME else#2:aif#2:asel TYPE SELECT PAR 0-165 XREFS 26607 LOC {3 0.3620829568958522 3 0.5139762493011876 3 0.5139762493011876 5 0.016883624155818795} PREDS {{130 0 0-367 {}} {259 0 0-371 {}}} SUCCS {{146 0 0-373 {}} {146 0 0-374 {}} {146 0 0-375 {}} {146 0 0-376 {}} {146 0 0-377 {}} {146 0 0-378 {}} {146 0 0-379 {}}} CYCLES {}}
set a(0-373) {NAME asn#192 TYPE {I/O_READ SIGNAL} PAR 0-165 XREFS 26608 LOC {3 0.3620829568958522 3 0.5139762493011876 3 0.5139762493011876 5 0.016883624155818795} PREDS {{146 0 0-372 {}}} SUCCS {{259 0 0-374 {}}} CYCLES {}}
set a(0-374) {NAME slc(vin)#2 TYPE READSLICE PAR 0-165 XREFS 26609 LOC {3 0.3620829568958522 3 0.5139762493011876 3 0.5139762493011876 5 0.016883624155818795} PREDS {{146 0 0-372 {}} {259 0 0-373 {}}} SUCCS {{259 0 0-375 {}}} CYCLES {}}
set a(0-375) {NAME else#2:aif#2:aif:not#1 TYPE NOT PAR 0-165 XREFS 26610 LOC {3 0.3620829568958522 3 0.5139762493011876 3 0.5139762493011876 5 0.016883624155818795} PREDS {{146 0 0-372 {}} {259 0 0-374 {}}} SUCCS {{259 0 0-376 {}}} CYCLES {}}
set a(0-376) {NAME else#2:aif#2:aif:conc#1 TYPE CONCATENATE PAR 0-165 XREFS 26611 LOC {3 0.3620829568958522 3 0.5139762493011876 3 0.5139762493011876 5 0.016883624155818795} PREDS {{146 0 0-372 {}} {259 0 0-375 {}}} SUCCS {{259 0 0-377 {}}} CYCLES {}}
set a(0-377) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(8,0,8,0,8) AREA_SCORE 9.26 QUANTITY 3 NAME else#2:if:acc#2 TYPE ACCU DELAY {1.16 ns} LIBRARY_DELAY {1.16 ns} PAR 0-165 XREFS 26612 LOC {3 0.3620829568958522 3 0.5139762493011876 3 0.5139762493011876 3 0.73206034670226 5 0.23496772155689116} PREDS {{146 0 0-372 {}} {259 0 0-376 {}}} SUCCS {{259 0 0-378 {}}} CYCLES {}}
set a(0-378) {NAME else#2:aif#2:aif:slc TYPE READSLICE PAR 0-165 XREFS 26613 LOC {3 0.5801671959916402 3 0.7320604883969756 3 0.7320604883969756 5 0.23496786325160685} PREDS {{146 0 0-372 {}} {259 0 0-377 {}}} SUCCS {{259 0 0-379 {}}} CYCLES {}}
set a(0-379) {NAME else#2:if:not#2 TYPE NOT PAR 0-165 XREFS 26614 LOC {3 0.5801671959916402 3 0.7320604883969756 3 0.7320604883969756 5 0.23496786325160685} PREDS {{146 0 0-372 {}} {259 0 0-378 {}}} SUCCS {{258 0 0-381 {}}} CYCLES {}}
set a(0-380) {NAME else#2:if:not#5 TYPE NOT PAR 0-165 XREFS 26615 LOC {3 0.3620829568958522 3 0.7320604883969756 3 0.7320604883969756 5 0.23496786325160685} PREDS {{146 0 0-338 {}} {258 0 0-371 {}}} SUCCS {{259 0 0-381 {}}} CYCLES {}}
set a(0-381) {NAME else#2:if:and#4 TYPE AND PAR 0-165 XREFS 26616 LOC {3 0.5801671959916402 3 0.7320604883969756 3 0.7320604883969756 5 0.23496786325160685} PREDS {{130 0 0-338 {}} {258 0 0-366 {}} {258 0 0-379 {}} {258 0 0-177 {}} {259 0 0-380 {}}} SUCCS {{259 0 0-382 {}} {258 0 0-386 {}}} CYCLES {}}
set a(0-382) {NAME else#2:sel TYPE SELECT PAR 0-165 XREFS 26617 LOC {3 0.5801671959916402 3 0.7320604883969756 3 0.7320604883969756 5 0.23496786325160685} PREDS {{130 0 0-338 {}} {259 0 0-381 {}}} SUCCS {{146 0 0-383 {}}} CYCLES {}}
set a(0-383) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,0,4,1,5) AREA_SCORE 5.00 QUANTITY 5 NAME else#2:if:acc TYPE ACCU DELAY {0.69 ns} LIBRARY_DELAY {0.69 ns} PAR 0-165 XREFS 26618 LOC {3 0.5801671959916402 3 0.7320604883969756 3 0.7320604883969756 3 0.8616361674550431 5 0.36454354230967434} PREDS {{146 0 0-382 {}} {258 0 0-240 {}}} SUCCS {{258 0 0-387 {}}} CYCLES {}}
set a(0-384) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(4,1,2) AREA_SCORE 3.68 QUANTITY 2 NAME mux#4 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-165 XREFS 26619 LOC {2 0.36112640694367965 2 0.5232139238393039 2 0.5232139238393039 2 0.5923956078802197 3 0.09265720786713962} PREDS {{258 0 0-337 {}} {258 0 0-237 {}} {258 0 0-180 {}} {259 0 0-339 {}}} SUCCS {{258 0 0-388 {}} {258 0 0-417 {}} {258 0 0-419 {}} {258 0 0-423 {}} {258 0 0-425 {}} {258 0 0-606 {}}} CYCLES {}}
set a(0-385) {NAME not#6 TYPE NOT PAR 0-165 XREFS 26620 LOC {2 0.23155056342247185 3 0.7320604883969756 3 0.7320604883969756 5 0.36454370677281467} PREDS {{258 0 0-337 {}}} SUCCS {{259 0 0-386 {}}} CYCLES {}}
set a(0-386) {NAME and#4 TYPE AND PAR 0-165 XREFS 26621 LOC {3 0.5801671959916402 3 0.7320604883969756 3 0.7320604883969756 5 0.36454370677281467} PREDS {{258 0 0-381 {}} {259 0 0-385 {}}} SUCCS {{259 0 0-387 {}}} CYCLES {}}
set a(0-387) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(4,1,2) AREA_SCORE 3.68 QUANTITY 2 NAME mux#5 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-165 XREFS 26622 LOC {3 0.7097430395128481 3 0.8616363319181835 3 0.8616363319181835 3 0.9308180159590993 5 0.43372539081373046} PREDS {{258 0 0-240 {}} {258 0 0-383 {}} {258 0 0-176 {}} {259 0 0-386 {}}} SUCCS {{258 0 0-428 {}} {258 0 0-477 {}} {258 0 0-481 {}} {258 0 0-607 {}}} CYCLES {}}
set a(0-388) {NAME acc:slc(acc#5(0)) TYPE READSLICE PAR 0-165 XREFS 26623 LOC {2 0.43030820348458987 2 0.5923957203802139 2 0.5923957203802139 3 0.09265732036713398} PREDS {{258 0 0-384 {}}} SUCCS {{259 0 0-389 {}}} CYCLES {}}
set a(0-389) {NAME sel#4 TYPE SELECT PAR 0-165 XREFS 26624 LOC {2 0.43030820348458987 2 0.5923957203802139 2 0.5923957203802139 3 0.09265732036713398} PREDS {{259 0 0-388 {}}} SUCCS {{146 0 0-390 {}} {146 0 0-391 {}} {146 0 0-392 {}} {146 0 0-393 {}} {146 0 0-394 {}} {146 0 0-395 {}} {146 0 0-396 {}} {146 0 0-397 {}} {146 0 0-398 {}} {146 0 0-399 {}} {146 0 0-400 {}} {146 0 0-401 {}} {146 0 0-402 {}} {146 0 0-403 {}} {146 0 0-404 {}} {146 0 0-405 {}} {146 0 0-406 {}} {146 0 0-407 {}} {146 0 0-408 {}} {146 0 0-409 {}} {130 0 0-410 {}} {130 0 0-411 {}}} CYCLES {}}
set a(0-390) {NAME red_xy:slc(red_xy(1)) TYPE READSLICE PAR 0-165 XREFS 26625 LOC {2 0.43030820348458987 2 0.5923957203802139 2 0.5923957203802139 3 0.09265732036713398} PREDS {{146 0 0-389 {}} {258 0 0-294 {}}} SUCCS {{258 0 0-410 {}}} CYCLES {}}
set a(0-391) {NAME red_xy:slc(red_xy(1))#1 TYPE READSLICE PAR 0-165 XREFS 26626 LOC {2 0.43030820348458987 2 0.5923957203802139 2 0.5923957203802139 3 0.09265732036713398} PREDS {{146 0 0-389 {}} {258 0 0-294 {}}} SUCCS {{258 0 0-410 {}}} CYCLES {}}
set a(0-392) {NAME red_xy:slc(red_xy(1))#2 TYPE READSLICE PAR 0-165 XREFS 26627 LOC {2 0.43030820348458987 2 0.5923957203802139 2 0.5923957203802139 3 0.09265732036713398} PREDS {{146 0 0-389 {}} {258 0 0-294 {}}} SUCCS {{258 0 0-410 {}}} CYCLES {}}
set a(0-393) {NAME red_xy:slc(red_xy(1))#3 TYPE READSLICE PAR 0-165 XREFS 26628 LOC {2 0.43030820348458987 2 0.5923957203802139 2 0.5923957203802139 3 0.09265732036713398} PREDS {{146 0 0-389 {}} {258 0 0-294 {}}} SUCCS {{258 0 0-410 {}}} CYCLES {}}
set a(0-394) {NAME red_xy:slc(red_xy(1))#4 TYPE READSLICE PAR 0-165 XREFS 26629 LOC {2 0.43030820348458987 2 0.5923957203802139 2 0.5923957203802139 3 0.09265732036713398} PREDS {{146 0 0-389 {}} {258 0 0-294 {}}} SUCCS {{258 0 0-410 {}}} CYCLES {}}
set a(0-395) {NAME red_xy:slc(red_xy(1))#5 TYPE READSLICE PAR 0-165 XREFS 26630 LOC {2 0.43030820348458987 2 0.5923957203802139 2 0.5923957203802139 3 0.09265732036713398} PREDS {{146 0 0-389 {}} {258 0 0-294 {}}} SUCCS {{258 0 0-410 {}}} CYCLES {}}
set a(0-396) {NAME red_xy:slc(red_xy(1))#6 TYPE READSLICE PAR 0-165 XREFS 26631 LOC {2 0.43030820348458987 2 0.5923957203802139 2 0.5923957203802139 3 0.09265732036713398} PREDS {{146 0 0-389 {}} {258 0 0-294 {}}} SUCCS {{258 0 0-410 {}}} CYCLES {}}
set a(0-397) {NAME red_xy:slc(red_xy(1))#7 TYPE READSLICE PAR 0-165 XREFS 26632 LOC {2 0.43030820348458987 2 0.5923957203802139 2 0.5923957203802139 3 0.09265732036713398} PREDS {{146 0 0-389 {}} {258 0 0-294 {}}} SUCCS {{258 0 0-410 {}}} CYCLES {}}
set a(0-398) {NAME red_xy:slc(red_xy(1))#8 TYPE READSLICE PAR 0-165 XREFS 26633 LOC {2 0.43030820348458987 2 0.5923957203802139 2 0.5923957203802139 3 0.09265732036713398} PREDS {{146 0 0-389 {}} {258 0 0-294 {}}} SUCCS {{258 0 0-410 {}}} CYCLES {}}
set a(0-399) {NAME red_xy:slc(red_xy(1))#9 TYPE READSLICE PAR 0-165 XREFS 26634 LOC {2 0.43030820348458987 2 0.5923957203802139 2 0.5923957203802139 3 0.09265732036713398} PREDS {{146 0 0-389 {}} {258 0 0-294 {}}} SUCCS {{258 0 0-410 {}}} CYCLES {}}
set a(0-400) {NAME if#4:if:slc(red_xy(0).sva.dfm.svs) TYPE READSLICE PAR 0-165 XREFS 26635 LOC {2 0.43030820348458987 2 0.5923957203802139 2 0.5923957203802139 3 0.09265732036713398} PREDS {{146 0 0-389 {}} {258 0 0-290 {}}} SUCCS {{258 0 0-410 {}}} CYCLES {}}
set a(0-401) {NAME if#4:if:slc(red_xy(0).sva.dfm.svs)#1 TYPE READSLICE PAR 0-165 XREFS 26636 LOC {2 0.43030820348458987 2 0.5923957203802139 2 0.5923957203802139 3 0.09265732036713398} PREDS {{146 0 0-389 {}} {258 0 0-290 {}}} SUCCS {{258 0 0-410 {}}} CYCLES {}}
set a(0-402) {NAME if#4:if:slc(red_xy(0).sva.dfm.svs)#2 TYPE READSLICE PAR 0-165 XREFS 26637 LOC {2 0.43030820348458987 2 0.5923957203802139 2 0.5923957203802139 3 0.09265732036713398} PREDS {{146 0 0-389 {}} {258 0 0-290 {}}} SUCCS {{258 0 0-410 {}}} CYCLES {}}
set a(0-403) {NAME if#4:if:slc(red_xy(0).sva.dfm.svs)#3 TYPE READSLICE PAR 0-165 XREFS 26638 LOC {2 0.43030820348458987 2 0.5923957203802139 2 0.5923957203802139 3 0.09265732036713398} PREDS {{146 0 0-389 {}} {258 0 0-290 {}}} SUCCS {{258 0 0-410 {}}} CYCLES {}}
set a(0-404) {NAME if#4:if:slc(red_xy(0).sva.dfm.svs)#4 TYPE READSLICE PAR 0-165 XREFS 26639 LOC {2 0.43030820348458987 2 0.5923957203802139 2 0.5923957203802139 3 0.09265732036713398} PREDS {{146 0 0-389 {}} {258 0 0-290 {}}} SUCCS {{258 0 0-410 {}}} CYCLES {}}
set a(0-405) {NAME if#4:if:slc(red_xy(0).sva.dfm.svs)#5 TYPE READSLICE PAR 0-165 XREFS 26640 LOC {2 0.43030820348458987 2 0.5923957203802139 2 0.5923957203802139 3 0.09265732036713398} PREDS {{146 0 0-389 {}} {258 0 0-290 {}}} SUCCS {{258 0 0-410 {}}} CYCLES {}}
set a(0-406) {NAME if#4:if:slc(red_xy(0).sva.dfm.svs)#6 TYPE READSLICE PAR 0-165 XREFS 26641 LOC {2 0.43030820348458987 2 0.5923957203802139 2 0.5923957203802139 3 0.09265732036713398} PREDS {{146 0 0-389 {}} {258 0 0-290 {}}} SUCCS {{258 0 0-410 {}}} CYCLES {}}
set a(0-407) {NAME if#4:if:slc(red_xy(0).sva.dfm.svs)#7 TYPE READSLICE PAR 0-165 XREFS 26642 LOC {2 0.43030820348458987 2 0.5923957203802139 2 0.5923957203802139 3 0.09265732036713398} PREDS {{146 0 0-389 {}} {258 0 0-290 {}}} SUCCS {{258 0 0-410 {}}} CYCLES {}}
set a(0-408) {NAME if#4:if:slc(red_xy(0).sva.dfm.svs)#8 TYPE READSLICE PAR 0-165 XREFS 26643 LOC {2 0.43030820348458987 2 0.5923957203802139 2 0.5923957203802139 3 0.09265732036713398} PREDS {{146 0 0-389 {}} {258 0 0-290 {}}} SUCCS {{258 0 0-410 {}}} CYCLES {}}
set a(0-409) {NAME if#4:if:slc(red_xy(0).sva.dfm.svs)#9 TYPE READSLICE PAR 0-165 XREFS 26644 LOC {2 0.43030820348458987 2 0.5923957203802139 2 0.5923957203802139 3 0.09265732036713398} PREDS {{146 0 0-389 {}} {258 0 0-290 {}}} SUCCS {{259 0 0-410 {}}} CYCLES {}}
set a(0-410) {NAME if#4:if:nor TYPE NOR PAR 0-165 XREFS 26645 LOC {2 0.43030820348458987 2 0.5923957203802139 2 0.5923957203802139 3 0.09265732036713398} PREDS {{130 0 0-389 {}} {258 0 0-408 {}} {258 0 0-407 {}} {258 0 0-406 {}} {258 0 0-405 {}} {258 0 0-404 {}} {258 0 0-403 {}} {258 0 0-402 {}} {258 0 0-401 {}} {258 0 0-400 {}} {258 0 0-399 {}} {258 0 0-398 {}} {258 0 0-397 {}} {258 0 0-396 {}} {258 0 0-395 {}} {258 0 0-394 {}} {258 0 0-393 {}} {258 0 0-392 {}} {258 0 0-391 {}} {258 0 0-390 {}} {259 0 0-409 {}}} SUCCS {{259 0 0-411 {}} {258 0 0-416 {}} {258 0 0-422 {}}} CYCLES {}}
set a(0-411) {NAME if#4:sel TYPE SELECT PAR 0-165 XREFS 26646 LOC {2 0.43030820348458987 2 0.5923957203802139 2 0.5923957203802139 3 0.09265732036713398} PREDS {{130 0 0-389 {}} {259 0 0-410 {}}} SUCCS {{146 0 0-412 {}} {146 0 0-413 {}} {146 0 0-414 {}} {146 0 0-415 {}}} CYCLES {}}
set a(0-412) {NAME asn#193 TYPE {I/O_READ SIGNAL} PAR 0-165 XREFS 26647 LOC {2 0.43030820348458987 2 0.5923957203802139 2 0.5923957203802139 3 0.09265732036713398} PREDS {{146 0 0-411 {}}} SUCCS {{259 0 0-413 {}}} CYCLES {}}
set a(0-413) {NAME slc(vga_xy#1)#5 TYPE READSLICE PAR 0-165 XREFS 26648 LOC {2 0.43030820348458987 2 0.5923957203802139 2 0.5923957203802139 3 0.09265732036713398} PREDS {{146 0 0-411 {}} {259 0 0-412 {}}} SUCCS {{258 0 0-421 {}}} CYCLES {}}
set a(0-414) {NAME asn#194 TYPE {I/O_READ SIGNAL} PAR 0-165 XREFS 26649 LOC {2 0.43030820348458987 2 0.8815978059201097 2 0.8815978059201097 3 0.9308181284590936} PREDS {{146 0 0-411 {}}} SUCCS {{259 0 0-415 {}}} CYCLES {}}
set a(0-415) {NAME slc(vga_xy#1)#6 TYPE READSLICE PAR 0-165 XREFS 26650 LOC {2 0.43030820348458987 2 0.8815978059201097 2 0.8815978059201097 3 0.9308181284590936} PREDS {{146 0 0-411 {}} {259 0 0-414 {}}} SUCCS {{258 0 0-427 {}}} CYCLES {}}
set a(0-416) {NAME not#29 TYPE NOT PAR 0-165 XREFS 26651 LOC {2 0.43030820348458987 2 0.5923957203802139 2 0.5923957203802139 3 0.09265732036713398} PREDS {{258 0 0-410 {}}} SUCCS {{258 0 0-418 {}}} CYCLES {}}
set a(0-417) {NAME acc:slc(acc#5(0))#2 TYPE READSLICE PAR 0-165 XREFS 26652 LOC {2 0.43030820348458987 2 0.5923957203802139 2 0.5923957203802139 3 0.09265732036713398} PREDS {{258 0 0-384 {}}} SUCCS {{259 0 0-418 {}}} CYCLES {}}
set a(0-418) {NAME nand#1 TYPE NAND PAR 0-165 XREFS 26653 LOC {2 0.43030820348458987 2 0.5923957203802139 2 0.5923957203802139 3 0.09265732036713398} PREDS {{258 0 0-416 {}} {259 0 0-417 {}}} SUCCS {{258 0 0-420 {}}} CYCLES {}}
set a(0-419) {NAME acc:slc(acc#5(0))#3 TYPE READSLICE PAR 0-165 XREFS 26654 LOC {2 0.43030820348458987 2 0.5923957203802139 2 0.5923957203802139 3 0.09265732036713398} PREDS {{258 0 0-384 {}}} SUCCS {{259 0 0-420 {}}} CYCLES {}}
set a(0-420) {NAME nand TYPE NAND PAR 0-165 XREFS 26655 LOC {2 0.43030820348458987 2 0.5923957203802139 2 0.5923957203802139 3 0.09265732036713398} PREDS {{258 0 0-418 {}} {259 0 0-419 {}}} SUCCS {{259 0 0-421 {}}} CYCLES {}}
set a(0-421) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(10,1,2) AREA_SCORE 9.19 QUANTITY 7 NAME mux#11 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-165 XREFS 26656 LOC {2 0.43030820348458987 2 0.5923957203802139 2 0.5923957203802139 2 0.6615774044211298 3 0.16183900440804977} PREDS {{258 0 0-413 {}} {258 0 0-175 {}} {258 0 0-290 {}} {259 0 0-420 {}}} SUCCS {{258 0 0-484 {}} {258 0 0-485 {}} {258 0 0-486 {}} {258 0 0-487 {}} {258 0 0-488 {}} {258 0 0-489 {}} {258 0 0-490 {}} {258 0 0-491 {}} {258 0 0-492 {}} {258 0 0-493 {}} {258 0 0-516 {}} {258 0 0-518 {}} {258 0 0-533 {}} {258 0 0-608 {}}} CYCLES {}}
set a(0-422) {NAME not#10 TYPE NOT PAR 0-165 XREFS 26657 LOC {2 0.43030820348458987 2 0.5923957203802139 2 0.5923957203802139 3 0.9308181284590936} PREDS {{258 0 0-410 {}}} SUCCS {{258 0 0-424 {}}} CYCLES {}}
set a(0-423) {NAME acc:slc(acc#5(0))#4 TYPE READSLICE PAR 0-165 XREFS 26658 LOC {2 0.43030820348458987 2 0.5923957203802139 2 0.5923957203802139 3 0.9308181284590936} PREDS {{258 0 0-384 {}}} SUCCS {{259 0 0-424 {}}} CYCLES {}}
set a(0-424) {NAME nand#3 TYPE NAND PAR 0-165 XREFS 26659 LOC {2 0.43030820348458987 2 0.5923957203802139 2 0.5923957203802139 3 0.9308181284590936} PREDS {{258 0 0-422 {}} {259 0 0-423 {}}} SUCCS {{258 0 0-426 {}}} CYCLES {}}
set a(0-425) {NAME acc:slc(acc#5(0))#1 TYPE READSLICE PAR 0-165 XREFS 26660 LOC {2 0.43030820348458987 2 0.5923957203802139 2 0.5923957203802139 3 0.9308181284590936} PREDS {{258 0 0-384 {}}} SUCCS {{259 0 0-426 {}}} CYCLES {}}
set a(0-426) {NAME nand#2 TYPE NAND PAR 0-165 XREFS 26661 LOC {2 0.43030820348458987 2 0.5923957203802139 2 0.5923957203802139 3 0.9308181284590936} PREDS {{258 0 0-424 {}} {259 0 0-425 {}}} SUCCS {{259 0 0-427 {}}} CYCLES {}}
set a(0-427) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(10,1,2) AREA_SCORE 9.19 QUANTITY 7 NAME mux#12 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-165 XREFS 26662 LOC {2 0.43030820348458987 2 0.8815978059201097 2 0.8815978059201097 2 0.9507794899610256 3 0.9999998125000095} PREDS {{258 0 0-415 {}} {258 0 0-174 {}} {258 0 0-294 {}} {259 0 0-426 {}}} SUCCS {{258 0 0-536 {}} {258 0 0-609 {}}} CYCLES {}}
set a(0-428) {NAME acc:slc(acc#5(1)) TYPE READSLICE PAR 0-165 XREFS 26663 LOC {3 0.7789248360537582 3 0.9308181284590936 3 0.9308181284590936 5 0.4337255033137249} PREDS {{258 0 0-387 {}}} SUCCS {{259 0 0-429 {}}} CYCLES {}}
set a(0-429) {NAME sel#6 TYPE SELECT PAR 0-165 XREFS 26664 LOC {3 0.7789248360537582 3 0.9308181284590936 3 0.9308181284590936 5 0.4337255033137249} PREDS {{259 0 0-428 {}}} SUCCS {{146 0 0-430 {}} {146 0 0-431 {}} {146 0 0-432 {}} {146 0 0-433 {}} {146 0 0-434 {}} {146 0 0-435 {}} {146 0 0-436 {}} {146 0 0-437 {}} {146 0 0-438 {}} {146 0 0-439 {}} {146 0 0-440 {}} {146 0 0-441 {}} {146 0 0-442 {}} {146 0 0-443 {}} {146 0 0-444 {}} {146 0 0-445 {}} {146 0 0-446 {}} {146 0 0-447 {}} {146 0 0-448 {}} {146 0 0-449 {}} {146 0 0-450 {}} {146 0 0-451 {}} {146 0 0-452 {}} {146 0 0-453 {}} {146 0 0-454 {}} {146 0 0-455 {}} {146 0 0-456 {}} {146 0 0-457 {}} {146 0 0-458 {}} {146 0 0-459 {}} {146 0 0-460 {}} {146 0 0-461 {}} {146 0 0-462 {}} {146 0 0-463 {}} {146 0 0-464 {}} {146 0 0-465 {}} {146 0 0-466 {}} {146 0 0-467 {}} {146 0 0-468 {}} {146 0 0-469 {}} {146 0 0-470 {}} {130 0 0-471 {}}} CYCLES {}}
set a(0-430) {NAME blue_xy:asn TYPE ASSIGN PAR 0-165 XREFS 26665 LOC {3 0.7789248360537582 3 0.9308181284590936 3 0.9308181284590936 5 0.4337255033137249} PREDS {{146 0 0-429 {}} {262 0 0-611 {}}} SUCCS {{259 0 0-431 {}} {256 0 0-611 {}}} CYCLES {}}
set a(0-431) {NAME blue_xy:slc(blue_xy(1)) TYPE READSLICE PAR 0-165 XREFS 26666 LOC {3 0.7789248360537582 3 0.9308181284590936 3 0.9308181284590936 5 0.4337255033137249} PREDS {{146 0 0-429 {}} {259 0 0-430 {}}} SUCCS {{258 0 0-470 {}}} CYCLES {}}
set a(0-432) {NAME blue_xy:asn#1 TYPE ASSIGN PAR 0-165 XREFS 26667 LOC {3 0.7789248360537582 3 0.9308181284590936 3 0.9308181284590936 5 0.4337255033137249} PREDS {{146 0 0-429 {}} {262 0 0-611 {}}} SUCCS {{259 0 0-433 {}} {256 0 0-611 {}}} CYCLES {}}
set a(0-433) {NAME blue_xy:slc(blue_xy(1))#1 TYPE READSLICE PAR 0-165 XREFS 26668 LOC {3 0.7789248360537582 3 0.9308181284590936 3 0.9308181284590936 5 0.4337255033137249} PREDS {{146 0 0-429 {}} {259 0 0-432 {}}} SUCCS {{258 0 0-470 {}}} CYCLES {}}
set a(0-434) {NAME blue_xy:asn#2 TYPE ASSIGN PAR 0-165 XREFS 26669 LOC {3 0.7789248360537582 3 0.9308181284590936 3 0.9308181284590936 5 0.4337255033137249} PREDS {{146 0 0-429 {}} {262 0 0-611 {}}} SUCCS {{259 0 0-435 {}} {256 0 0-611 {}}} CYCLES {}}
set a(0-435) {NAME blue_xy:slc(blue_xy(1))#2 TYPE READSLICE PAR 0-165 XREFS 26670 LOC {3 0.7789248360537582 3 0.9308181284590936 3 0.9308181284590936 5 0.4337255033137249} PREDS {{146 0 0-429 {}} {259 0 0-434 {}}} SUCCS {{258 0 0-470 {}}} CYCLES {}}
set a(0-436) {NAME blue_xy:asn#3 TYPE ASSIGN PAR 0-165 XREFS 26671 LOC {3 0.7789248360537582 3 0.9308181284590936 3 0.9308181284590936 5 0.4337255033137249} PREDS {{146 0 0-429 {}} {262 0 0-611 {}}} SUCCS {{259 0 0-437 {}} {256 0 0-611 {}}} CYCLES {}}
set a(0-437) {NAME blue_xy:slc(blue_xy(1))#3 TYPE READSLICE PAR 0-165 XREFS 26672 LOC {3 0.7789248360537582 3 0.9308181284590936 3 0.9308181284590936 5 0.4337255033137249} PREDS {{146 0 0-429 {}} {259 0 0-436 {}}} SUCCS {{258 0 0-470 {}}} CYCLES {}}
set a(0-438) {NAME blue_xy:asn#4 TYPE ASSIGN PAR 0-165 XREFS 26673 LOC {3 0.7789248360537582 3 0.9308181284590936 3 0.9308181284590936 5 0.4337255033137249} PREDS {{146 0 0-429 {}} {262 0 0-611 {}}} SUCCS {{259 0 0-439 {}} {256 0 0-611 {}}} CYCLES {}}
set a(0-439) {NAME blue_xy:slc(blue_xy(1))#4 TYPE READSLICE PAR 0-165 XREFS 26674 LOC {3 0.7789248360537582 3 0.9308181284590936 3 0.9308181284590936 5 0.4337255033137249} PREDS {{146 0 0-429 {}} {259 0 0-438 {}}} SUCCS {{258 0 0-470 {}}} CYCLES {}}
set a(0-440) {NAME blue_xy:asn#5 TYPE ASSIGN PAR 0-165 XREFS 26675 LOC {3 0.7789248360537582 3 0.9308181284590936 3 0.9308181284590936 5 0.4337255033137249} PREDS {{146 0 0-429 {}} {262 0 0-611 {}}} SUCCS {{259 0 0-441 {}} {256 0 0-611 {}}} CYCLES {}}
set a(0-441) {NAME blue_xy:slc(blue_xy(1))#5 TYPE READSLICE PAR 0-165 XREFS 26676 LOC {3 0.7789248360537582 3 0.9308181284590936 3 0.9308181284590936 5 0.4337255033137249} PREDS {{146 0 0-429 {}} {259 0 0-440 {}}} SUCCS {{258 0 0-470 {}}} CYCLES {}}
set a(0-442) {NAME blue_xy:asn#6 TYPE ASSIGN PAR 0-165 XREFS 26677 LOC {3 0.7789248360537582 3 0.9308181284590936 3 0.9308181284590936 5 0.4337255033137249} PREDS {{146 0 0-429 {}} {262 0 0-611 {}}} SUCCS {{259 0 0-443 {}} {256 0 0-611 {}}} CYCLES {}}
set a(0-443) {NAME blue_xy:slc(blue_xy(1))#6 TYPE READSLICE PAR 0-165 XREFS 26678 LOC {3 0.7789248360537582 3 0.9308181284590936 3 0.9308181284590936 5 0.4337255033137249} PREDS {{146 0 0-429 {}} {259 0 0-442 {}}} SUCCS {{258 0 0-470 {}}} CYCLES {}}
set a(0-444) {NAME blue_xy:asn#7 TYPE ASSIGN PAR 0-165 XREFS 26679 LOC {3 0.7789248360537582 3 0.9308181284590936 3 0.9308181284590936 5 0.4337255033137249} PREDS {{146 0 0-429 {}} {262 0 0-611 {}}} SUCCS {{259 0 0-445 {}} {256 0 0-611 {}}} CYCLES {}}
set a(0-445) {NAME blue_xy:slc(blue_xy(1))#7 TYPE READSLICE PAR 0-165 XREFS 26680 LOC {3 0.7789248360537582 3 0.9308181284590936 3 0.9308181284590936 5 0.4337255033137249} PREDS {{146 0 0-429 {}} {259 0 0-444 {}}} SUCCS {{258 0 0-470 {}}} CYCLES {}}
set a(0-446) {NAME blue_xy:asn#8 TYPE ASSIGN PAR 0-165 XREFS 26681 LOC {3 0.7789248360537582 3 0.9308181284590936 3 0.9308181284590936 5 0.4337255033137249} PREDS {{146 0 0-429 {}} {262 0 0-611 {}}} SUCCS {{259 0 0-447 {}} {256 0 0-611 {}}} CYCLES {}}
set a(0-447) {NAME blue_xy:slc(blue_xy(1))#8 TYPE READSLICE PAR 0-165 XREFS 26682 LOC {3 0.7789248360537582 3 0.9308181284590936 3 0.9308181284590936 5 0.4337255033137249} PREDS {{146 0 0-429 {}} {259 0 0-446 {}}} SUCCS {{258 0 0-470 {}}} CYCLES {}}
set a(0-448) {NAME blue_xy:asn#9 TYPE ASSIGN PAR 0-165 XREFS 26683 LOC {3 0.7789248360537582 3 0.9308181284590936 3 0.9308181284590936 5 0.4337255033137249} PREDS {{146 0 0-429 {}} {262 0 0-611 {}}} SUCCS {{259 0 0-449 {}} {256 0 0-611 {}}} CYCLES {}}
set a(0-449) {NAME blue_xy:slc(blue_xy(1))#9 TYPE READSLICE PAR 0-165 XREFS 26684 LOC {3 0.7789248360537582 3 0.9308181284590936 3 0.9308181284590936 5 0.4337255033137249} PREDS {{146 0 0-429 {}} {259 0 0-448 {}}} SUCCS {{258 0 0-470 {}}} CYCLES {}}
set a(0-450) {NAME if#6:if:asn TYPE ASSIGN PAR 0-165 XREFS 26685 LOC {3 0.7789248360537582 3 0.9308181284590936 3 0.9308181284590936 5 0.4337255033137249} PREDS {{146 0 0-429 {}} {262 0 0-610 {}}} SUCCS {{259 0 0-451 {}} {256 0 0-610 {}}} CYCLES {}}
set a(0-451) {NAME if#6:if:slc(blue_xy(0).lpi#2.svs) TYPE READSLICE PAR 0-165 XREFS 26686 LOC {3 0.7789248360537582 3 0.9308181284590936 3 0.9308181284590936 5 0.4337255033137249} PREDS {{146 0 0-429 {}} {259 0 0-450 {}}} SUCCS {{258 0 0-470 {}}} CYCLES {}}
set a(0-452) {NAME if#6:if:asn#1 TYPE ASSIGN PAR 0-165 XREFS 26687 LOC {3 0.7789248360537582 3 0.9308181284590936 3 0.9308181284590936 5 0.4337255033137249} PREDS {{146 0 0-429 {}} {262 0 0-610 {}}} SUCCS {{259 0 0-453 {}} {256 0 0-610 {}}} CYCLES {}}
set a(0-453) {NAME if#6:if:slc(blue_xy(0).lpi#2.svs)#1 TYPE READSLICE PAR 0-165 XREFS 26688 LOC {3 0.7789248360537582 3 0.9308181284590936 3 0.9308181284590936 5 0.4337255033137249} PREDS {{146 0 0-429 {}} {259 0 0-452 {}}} SUCCS {{258 0 0-470 {}}} CYCLES {}}
set a(0-454) {NAME if#6:if:asn#2 TYPE ASSIGN PAR 0-165 XREFS 26689 LOC {3 0.7789248360537582 3 0.9308181284590936 3 0.9308181284590936 5 0.4337255033137249} PREDS {{146 0 0-429 {}} {262 0 0-610 {}}} SUCCS {{259 0 0-455 {}} {256 0 0-610 {}}} CYCLES {}}
set a(0-455) {NAME if#6:if:slc(blue_xy(0).lpi#2.svs)#2 TYPE READSLICE PAR 0-165 XREFS 26690 LOC {3 0.7789248360537582 3 0.9308181284590936 3 0.9308181284590936 5 0.4337255033137249} PREDS {{146 0 0-429 {}} {259 0 0-454 {}}} SUCCS {{258 0 0-470 {}}} CYCLES {}}
set a(0-456) {NAME if#6:if:asn#3 TYPE ASSIGN PAR 0-165 XREFS 26691 LOC {3 0.7789248360537582 3 0.9308181284590936 3 0.9308181284590936 5 0.4337255033137249} PREDS {{146 0 0-429 {}} {262 0 0-610 {}}} SUCCS {{259 0 0-457 {}} {256 0 0-610 {}}} CYCLES {}}
set a(0-457) {NAME if#6:if:slc(blue_xy(0).lpi#2.svs)#3 TYPE READSLICE PAR 0-165 XREFS 26692 LOC {3 0.7789248360537582 3 0.9308181284590936 3 0.9308181284590936 5 0.4337255033137249} PREDS {{146 0 0-429 {}} {259 0 0-456 {}}} SUCCS {{258 0 0-470 {}}} CYCLES {}}
set a(0-458) {NAME if#6:if:asn#4 TYPE ASSIGN PAR 0-165 XREFS 26693 LOC {3 0.7789248360537582 3 0.9308181284590936 3 0.9308181284590936 5 0.4337255033137249} PREDS {{146 0 0-429 {}} {262 0 0-610 {}}} SUCCS {{259 0 0-459 {}} {256 0 0-610 {}}} CYCLES {}}
set a(0-459) {NAME if#6:if:slc(blue_xy(0).lpi#2.svs)#4 TYPE READSLICE PAR 0-165 XREFS 26694 LOC {3 0.7789248360537582 3 0.9308181284590936 3 0.9308181284590936 5 0.4337255033137249} PREDS {{146 0 0-429 {}} {259 0 0-458 {}}} SUCCS {{258 0 0-470 {}}} CYCLES {}}
set a(0-460) {NAME if#6:if:asn#5 TYPE ASSIGN PAR 0-165 XREFS 26695 LOC {3 0.7789248360537582 3 0.9308181284590936 3 0.9308181284590936 5 0.4337255033137249} PREDS {{146 0 0-429 {}} {262 0 0-610 {}}} SUCCS {{259 0 0-461 {}} {256 0 0-610 {}}} CYCLES {}}
set a(0-461) {NAME if#6:if:slc(blue_xy(0).lpi#2.svs)#5 TYPE READSLICE PAR 0-165 XREFS 26696 LOC {3 0.7789248360537582 3 0.9308181284590936 3 0.9308181284590936 5 0.4337255033137249} PREDS {{146 0 0-429 {}} {259 0 0-460 {}}} SUCCS {{258 0 0-470 {}}} CYCLES {}}
set a(0-462) {NAME if#6:if:asn#6 TYPE ASSIGN PAR 0-165 XREFS 26697 LOC {3 0.7789248360537582 3 0.9308181284590936 3 0.9308181284590936 5 0.4337255033137249} PREDS {{146 0 0-429 {}} {262 0 0-610 {}}} SUCCS {{259 0 0-463 {}} {256 0 0-610 {}}} CYCLES {}}
set a(0-463) {NAME if#6:if:slc(blue_xy(0).lpi#2.svs)#6 TYPE READSLICE PAR 0-165 XREFS 26698 LOC {3 0.7789248360537582 3 0.9308181284590936 3 0.9308181284590936 5 0.4337255033137249} PREDS {{146 0 0-429 {}} {259 0 0-462 {}}} SUCCS {{258 0 0-470 {}}} CYCLES {}}
set a(0-464) {NAME if#6:if:asn#7 TYPE ASSIGN PAR 0-165 XREFS 26699 LOC {3 0.7789248360537582 3 0.9308181284590936 3 0.9308181284590936 5 0.4337255033137249} PREDS {{146 0 0-429 {}} {262 0 0-610 {}}} SUCCS {{259 0 0-465 {}} {256 0 0-610 {}}} CYCLES {}}
set a(0-465) {NAME if#6:if:slc(blue_xy(0).lpi#2.svs)#7 TYPE READSLICE PAR 0-165 XREFS 26700 LOC {3 0.7789248360537582 3 0.9308181284590936 3 0.9308181284590936 5 0.4337255033137249} PREDS {{146 0 0-429 {}} {259 0 0-464 {}}} SUCCS {{258 0 0-470 {}}} CYCLES {}}
set a(0-466) {NAME if#6:if:asn#8 TYPE ASSIGN PAR 0-165 XREFS 26701 LOC {3 0.7789248360537582 3 0.9308181284590936 3 0.9308181284590936 5 0.4337255033137249} PREDS {{146 0 0-429 {}} {262 0 0-610 {}}} SUCCS {{259 0 0-467 {}} {256 0 0-610 {}}} CYCLES {}}
set a(0-467) {NAME if#6:if:slc(blue_xy(0).lpi#2.svs)#8 TYPE READSLICE PAR 0-165 XREFS 26702 LOC {3 0.7789248360537582 3 0.9308181284590936 3 0.9308181284590936 5 0.4337255033137249} PREDS {{146 0 0-429 {}} {259 0 0-466 {}}} SUCCS {{258 0 0-470 {}}} CYCLES {}}
set a(0-468) {NAME if#6:if:asn#9 TYPE ASSIGN PAR 0-165 XREFS 26703 LOC {3 0.7789248360537582 3 0.9308181284590936 3 0.9308181284590936 5 0.4337255033137249} PREDS {{146 0 0-429 {}} {262 0 0-610 {}}} SUCCS {{259 0 0-469 {}} {256 0 0-610 {}}} CYCLES {}}
set a(0-469) {NAME if#6:if:slc(blue_xy(0).lpi#2.svs)#9 TYPE READSLICE PAR 0-165 XREFS 26704 LOC {3 0.7789248360537582 3 0.9308181284590936 3 0.9308181284590936 5 0.4337255033137249} PREDS {{146 0 0-429 {}} {259 0 0-468 {}}} SUCCS {{259 0 0-470 {}}} CYCLES {}}
set a(0-470) {NAME if#6:if:nor TYPE NOR PAR 0-165 XREFS 26705 LOC {3 0.7789248360537582 3 0.9308181284590936 3 0.9308181284590936 5 0.4337255033137249} PREDS {{146 0 0-429 {}} {258 0 0-467 {}} {258 0 0-465 {}} {258 0 0-463 {}} {258 0 0-461 {}} {258 0 0-459 {}} {258 0 0-457 {}} {258 0 0-455 {}} {258 0 0-453 {}} {258 0 0-451 {}} {258 0 0-449 {}} {258 0 0-447 {}} {258 0 0-445 {}} {258 0 0-443 {}} {258 0 0-441 {}} {258 0 0-439 {}} {258 0 0-437 {}} {258 0 0-435 {}} {258 0 0-433 {}} {258 0 0-431 {}} {259 0 0-469 {}}} SUCCS {{259 0 0-471 {}} {258 0 0-478 {}} {258 0 0-482 {}}} CYCLES {}}
set a(0-471) {NAME if#6:sel TYPE SELECT PAR 0-165 XREFS 26706 LOC {3 0.7789248360537582 3 0.9308181284590936 3 0.9308181284590936 5 0.4337255033137249} PREDS {{130 0 0-429 {}} {259 0 0-470 {}}} SUCCS {{146 0 0-472 {}} {146 0 0-473 {}} {146 0 0-474 {}} {146 0 0-475 {}}} CYCLES {}}
set a(0-472) {NAME asn#195 TYPE {I/O_READ SIGNAL} PAR 0-165 XREFS 26707 LOC {3 0.7789248360537582 3 0.9308181284590936 3 0.9308181284590936 5 0.4337255033137249} PREDS {{146 0 0-471 {}}} SUCCS {{259 0 0-473 {}}} CYCLES {}}
set a(0-473) {NAME slc(vga_xy#1)#7 TYPE READSLICE PAR 0-165 XREFS 26708 LOC {3 0.7789248360537582 3 0.9308181284590936 3 0.9308181284590936 5 0.4337255033137249} PREDS {{146 0 0-471 {}} {259 0 0-472 {}}} SUCCS {{258 0 0-479 {}}} CYCLES {}}
set a(0-474) {NAME asn#196 TYPE {I/O_READ SIGNAL} PAR 0-165 XREFS 26709 LOC {3 0.7789248360537582 3 0.9308181284590936 3 0.9308181284590936 6 0.2596227620188619} PREDS {{146 0 0-471 {}}} SUCCS {{259 0 0-475 {}}} CYCLES {}}
set a(0-475) {NAME slc(vga_xy#1)#8 TYPE READSLICE PAR 0-165 XREFS 26710 LOC {3 0.7789248360537582 3 0.9308181284590936 3 0.9308181284590936 6 0.2596227620188619} PREDS {{146 0 0-471 {}} {259 0 0-474 {}}} SUCCS {{258 0 0-483 {}}} CYCLES {}}
set a(0-476) {NAME asn#197 TYPE ASSIGN PAR 0-165 XREFS 26711 LOC {2 0.8481066325946683 3 0.9308181284590936 3 0.9308181284590936 5 0.4337255033137249} PREDS {{262 0 0-610 {}}} SUCCS {{258 0 0-479 {}} {256 0 0-610 {}}} CYCLES {}}
set a(0-477) {NAME acc:slc(acc#5(1))#2 TYPE READSLICE PAR 0-165 XREFS 26712 LOC {3 0.7789248360537582 3 0.9308181284590936 3 0.9308181284590936 5 0.4337255033137249} PREDS {{258 0 0-387 {}}} SUCCS {{259 0 0-478 {}}} CYCLES {}}
set a(0-478) {NAME and#8 TYPE AND PAR 0-165 XREFS 26713 LOC {3 0.7789248360537582 3 0.9308181284590936 3 0.9308181284590936 5 0.4337255033137249} PREDS {{258 0 0-470 {}} {258 0 0-166 {}} {259 0 0-477 {}}} SUCCS {{259 0 0-479 {}}} CYCLES {}}
set a(0-479) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(10,1,2) AREA_SCORE 9.19 QUANTITY 7 NAME mux#15 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-165 XREFS 26714 LOC {3 0.7789248360537582 3 0.9308181284590936 3 0.9308181284590936 3 0.9999998125000095 5 0.5029071873546407} PREDS {{258 0 0-476 {}} {258 0 0-473 {}} {258 0 0-173 {}} {259 0 0-478 {}}} SUCCS {{258 0 0-572 {}} {258 0 0-610 {}}} CYCLES {}}
set a(0-480) {NAME asn#198 TYPE ASSIGN PAR 0-165 XREFS 26715 LOC {2 0.8481066325946683 3 0.9308181284590936 3 0.9308181284590936 6 0.2596227620188619} PREDS {{262 0 0-611 {}}} SUCCS {{258 0 0-483 {}} {256 0 0-611 {}}} CYCLES {}}
set a(0-481) {NAME acc:slc(acc#5(1))#1 TYPE READSLICE PAR 0-165 XREFS 26716 LOC {3 0.7789248360537582 3 0.9308181284590936 3 0.9308181284590936 6 0.2596227620188619} PREDS {{258 0 0-387 {}}} SUCCS {{259 0 0-482 {}}} CYCLES {}}
set a(0-482) {NAME and#9 TYPE AND PAR 0-165 XREFS 26717 LOC {3 0.7789248360537582 3 0.9308181284590936 3 0.9308181284590936 6 0.2596227620188619} PREDS {{258 0 0-470 {}} {258 0 0-166 {}} {259 0 0-481 {}}} SUCCS {{259 0 0-483 {}}} CYCLES {}}
set a(0-483) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(10,1,2) AREA_SCORE 9.19 QUANTITY 7 NAME mux#16 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-165 XREFS 26718 LOC {3 0.7789248360537582 3 0.9308181284590936 3 0.9308181284590936 3 0.9999998125000095 6 0.3288044460597777} PREDS {{258 0 0-480 {}} {258 0 0-475 {}} {258 0 0-172 {}} {259 0 0-482 {}}} SUCCS {{258 0 0-588 {}} {258 0 0-611 {}}} CYCLES {}}
set a(0-484) {NAME red_xy:slc(red_xy(0)) TYPE READSLICE PAR 0-165 XREFS 26719 LOC {2 0.4994900000255 2 0.6615775169211242 2 0.6615775169211242 3 0.16183911690804417} PREDS {{258 0 0-421 {}}} SUCCS {{258 0 0-494 {}}} CYCLES {}}
set a(0-485) {NAME red_xy:slc(red_xy(0))#1 TYPE READSLICE PAR 0-165 XREFS 26720 LOC {2 0.4994900000255 2 0.6615775169211242 2 0.6615775169211242 3 0.16183911690804417} PREDS {{258 0 0-421 {}}} SUCCS {{258 0 0-494 {}}} CYCLES {}}
set a(0-486) {NAME red_xy:slc(red_xy(0))#2 TYPE READSLICE PAR 0-165 XREFS 26721 LOC {2 0.4994900000255 2 0.6615775169211242 2 0.6615775169211242 3 0.16183911690804417} PREDS {{258 0 0-421 {}}} SUCCS {{258 0 0-494 {}}} CYCLES {}}
set a(0-487) {NAME red_xy:slc(red_xy(0))#3 TYPE READSLICE PAR 0-165 XREFS 26722 LOC {2 0.4994900000255 2 0.6615775169211242 2 0.6615775169211242 3 0.16183911690804417} PREDS {{258 0 0-421 {}}} SUCCS {{258 0 0-494 {}}} CYCLES {}}
set a(0-488) {NAME red_xy:slc(red_xy(0))#4 TYPE READSLICE PAR 0-165 XREFS 26723 LOC {2 0.4994900000255 2 0.6615775169211242 2 0.6615775169211242 3 0.16183911690804417} PREDS {{258 0 0-421 {}}} SUCCS {{258 0 0-494 {}}} CYCLES {}}
set a(0-489) {NAME red_xy:slc(red_xy(0))#5 TYPE READSLICE PAR 0-165 XREFS 26724 LOC {2 0.4994900000255 2 0.6615775169211242 2 0.6615775169211242 3 0.16183911690804417} PREDS {{258 0 0-421 {}}} SUCCS {{258 0 0-494 {}}} CYCLES {}}
set a(0-490) {NAME red_xy:slc(red_xy(0))#6 TYPE READSLICE PAR 0-165 XREFS 26725 LOC {2 0.4994900000255 2 0.6615775169211242 2 0.6615775169211242 3 0.16183911690804417} PREDS {{258 0 0-421 {}}} SUCCS {{258 0 0-494 {}}} CYCLES {}}
set a(0-491) {NAME red_xy:slc(red_xy(0))#7 TYPE READSLICE PAR 0-165 XREFS 26726 LOC {2 0.4994900000255 2 0.6615775169211242 2 0.6615775169211242 3 0.16183911690804417} PREDS {{258 0 0-421 {}}} SUCCS {{258 0 0-494 {}}} CYCLES {}}
set a(0-492) {NAME red_xy:slc(red_xy(0))#8 TYPE READSLICE PAR 0-165 XREFS 26727 LOC {2 0.4994900000255 2 0.6615775169211242 2 0.6615775169211242 3 0.16183911690804417} PREDS {{258 0 0-421 {}}} SUCCS {{258 0 0-494 {}}} CYCLES {}}
set a(0-493) {NAME red_xy:slc(red_xy(0))#9 TYPE READSLICE PAR 0-165 XREFS 26728 LOC {2 0.4994900000255 2 0.6615775169211242 2 0.6615775169211242 3 0.16183911690804417} PREDS {{258 0 0-421 {}}} SUCCS {{259 0 0-494 {}}} CYCLES {}}
set a(0-494) {NAME if#8:nor#1 TYPE NOR PAR 0-165 XREFS 26729 LOC {2 0.4994900000255 2 0.6615775169211242 2 0.6615775169211242 3 0.16183911690804417} PREDS {{258 0 0-492 {}} {258 0 0-491 {}} {258 0 0-490 {}} {258 0 0-489 {}} {258 0 0-488 {}} {258 0 0-487 {}} {258 0 0-486 {}} {258 0 0-485 {}} {258 0 0-484 {}} {259 0 0-493 {}}} SUCCS {{258 0 0-515 {}}} CYCLES {}}
set a(0-495) {NAME if#8:asn TYPE ASSIGN PAR 0-165 XREFS 26730 LOC {2 0.49973840001308006 2 0.502907299854635 2 0.502907299854635 3 0.16183911690804417} PREDS {{262 0 0-612 {}}} SUCCS {{259 0 0-496 {}} {256 0 0-612 {}}} CYCLES {}}
set a(0-496) {NAME if#8:slc(red_xy_previous(0).lpi#2.svs) TYPE READSLICE PAR 0-165 XREFS 26731 LOC {2 0.49973840001308006 2 0.502907299854635 2 0.502907299854635 3 0.16183911690804417} PREDS {{259 0 0-495 {}}} SUCCS {{258 0 0-515 {}}} CYCLES {}}
set a(0-497) {NAME if#8:asn#1 TYPE ASSIGN PAR 0-165 XREFS 26732 LOC {2 0.49973840001308006 2 0.502907299854635 2 0.502907299854635 3 0.16183911690804417} PREDS {{262 0 0-612 {}}} SUCCS {{259 0 0-498 {}} {256 0 0-612 {}}} CYCLES {}}
set a(0-498) {NAME if#8:slc(red_xy_previous(0).lpi#2.svs)#1 TYPE READSLICE PAR 0-165 XREFS 26733 LOC {2 0.49973840001308006 2 0.502907299854635 2 0.502907299854635 3 0.16183911690804417} PREDS {{259 0 0-497 {}}} SUCCS {{258 0 0-515 {}}} CYCLES {}}
set a(0-499) {NAME if#8:asn#2 TYPE ASSIGN PAR 0-165 XREFS 26734 LOC {2 0.49973840001308006 2 0.502907299854635 2 0.502907299854635 3 0.16183911690804417} PREDS {{262 0 0-612 {}}} SUCCS {{259 0 0-500 {}} {256 0 0-612 {}}} CYCLES {}}
set a(0-500) {NAME if#8:slc(red_xy_previous(0).lpi#2.svs)#2 TYPE READSLICE PAR 0-165 XREFS 26735 LOC {2 0.49973840001308006 2 0.502907299854635 2 0.502907299854635 3 0.16183911690804417} PREDS {{259 0 0-499 {}}} SUCCS {{258 0 0-515 {}}} CYCLES {}}
set a(0-501) {NAME if#8:asn#3 TYPE ASSIGN PAR 0-165 XREFS 26736 LOC {2 0.49973840001308006 2 0.502907299854635 2 0.502907299854635 3 0.16183911690804417} PREDS {{262 0 0-612 {}}} SUCCS {{259 0 0-502 {}} {256 0 0-612 {}}} CYCLES {}}
set a(0-502) {NAME if#8:slc(red_xy_previous(0).lpi#2.svs)#3 TYPE READSLICE PAR 0-165 XREFS 26737 LOC {2 0.49973840001308006 2 0.502907299854635 2 0.502907299854635 3 0.16183911690804417} PREDS {{259 0 0-501 {}}} SUCCS {{258 0 0-515 {}}} CYCLES {}}
set a(0-503) {NAME if#8:asn#4 TYPE ASSIGN PAR 0-165 XREFS 26738 LOC {2 0.49973840001308006 2 0.502907299854635 2 0.502907299854635 3 0.16183911690804417} PREDS {{262 0 0-612 {}}} SUCCS {{259 0 0-504 {}} {256 0 0-612 {}}} CYCLES {}}
set a(0-504) {NAME if#8:slc(red_xy_previous(0).lpi#2.svs)#4 TYPE READSLICE PAR 0-165 XREFS 26739 LOC {2 0.49973840001308006 2 0.502907299854635 2 0.502907299854635 3 0.16183911690804417} PREDS {{259 0 0-503 {}}} SUCCS {{258 0 0-515 {}}} CYCLES {}}
set a(0-505) {NAME if#8:asn#5 TYPE ASSIGN PAR 0-165 XREFS 26740 LOC {2 0.49973840001308006 2 0.502907299854635 2 0.502907299854635 3 0.16183911690804417} PREDS {{262 0 0-612 {}}} SUCCS {{259 0 0-506 {}} {256 0 0-612 {}}} CYCLES {}}
set a(0-506) {NAME if#8:slc(red_xy_previous(0).lpi#2.svs)#5 TYPE READSLICE PAR 0-165 XREFS 26741 LOC {2 0.49973840001308006 2 0.502907299854635 2 0.502907299854635 3 0.16183911690804417} PREDS {{259 0 0-505 {}}} SUCCS {{258 0 0-515 {}}} CYCLES {}}
set a(0-507) {NAME if#8:asn#6 TYPE ASSIGN PAR 0-165 XREFS 26742 LOC {2 0.49973840001308006 2 0.502907299854635 2 0.502907299854635 3 0.16183911690804417} PREDS {{262 0 0-612 {}}} SUCCS {{259 0 0-508 {}} {256 0 0-612 {}}} CYCLES {}}
set a(0-508) {NAME if#8:slc(red_xy_previous(0).lpi#2.svs)#6 TYPE READSLICE PAR 0-165 XREFS 26743 LOC {2 0.49973840001308006 2 0.502907299854635 2 0.502907299854635 3 0.16183911690804417} PREDS {{259 0 0-507 {}}} SUCCS {{258 0 0-515 {}}} CYCLES {}}
set a(0-509) {NAME if#8:asn#7 TYPE ASSIGN PAR 0-165 XREFS 26744 LOC {2 0.49973840001308006 2 0.502907299854635 2 0.502907299854635 3 0.16183911690804417} PREDS {{262 0 0-612 {}}} SUCCS {{259 0 0-510 {}} {256 0 0-612 {}}} CYCLES {}}
set a(0-510) {NAME if#8:slc(red_xy_previous(0).lpi#2.svs)#7 TYPE READSLICE PAR 0-165 XREFS 26745 LOC {2 0.49973840001308006 2 0.502907299854635 2 0.502907299854635 3 0.16183911690804417} PREDS {{259 0 0-509 {}}} SUCCS {{258 0 0-515 {}}} CYCLES {}}
set a(0-511) {NAME if#8:asn#8 TYPE ASSIGN PAR 0-165 XREFS 26746 LOC {2 0.49973840001308006 2 0.502907299854635 2 0.502907299854635 3 0.16183911690804417} PREDS {{262 0 0-612 {}}} SUCCS {{259 0 0-512 {}} {256 0 0-612 {}}} CYCLES {}}
set a(0-512) {NAME if#8:slc(red_xy_previous(0).lpi#2.svs)#8 TYPE READSLICE PAR 0-165 XREFS 26747 LOC {2 0.49973840001308006 2 0.502907299854635 2 0.502907299854635 3 0.16183911690804417} PREDS {{259 0 0-511 {}}} SUCCS {{258 0 0-515 {}}} CYCLES {}}
set a(0-513) {NAME if#8:asn#9 TYPE ASSIGN PAR 0-165 XREFS 26748 LOC {2 0.49973840001308006 2 0.502907299854635 2 0.502907299854635 3 0.16183911690804417} PREDS {{262 0 0-612 {}}} SUCCS {{259 0 0-514 {}} {256 0 0-612 {}}} CYCLES {}}
set a(0-514) {NAME if#8:slc(red_xy_previous(0).lpi#2.svs)#9 TYPE READSLICE PAR 0-165 XREFS 26749 LOC {2 0.49973840001308006 2 0.502907299854635 2 0.502907299854635 3 0.16183911690804417} PREDS {{259 0 0-513 {}}} SUCCS {{259 0 0-515 {}}} CYCLES {}}
set a(0-515) {NAME if#8:nor TYPE NOR PAR 0-165 XREFS 26750 LOC {2 0.49973840001308006 2 0.6615775169211242 2 0.6615775169211242 3 0.16183911690804417} PREDS {{258 0 0-512 {}} {258 0 0-510 {}} {258 0 0-508 {}} {258 0 0-506 {}} {258 0 0-504 {}} {258 0 0-502 {}} {258 0 0-500 {}} {258 0 0-498 {}} {258 0 0-496 {}} {258 0 0-494 {}} {259 0 0-514 {}}} SUCCS {{258 0 0-518 {}} {258 0 0-532 {}} {258 0 0-535 {}}} CYCLES {}}
set a(0-516) {NAME deltax_red:conc TYPE CONCATENATE PAR 0-165 XREFS 26751 LOC {2 0.4994900000255 2 0.7307593134620344 2 0.7307593134620344 3 0.2310209134489543} PREDS {{258 0 0-421 {}}} SUCCS {{258 0 0-521 {}}} CYCLES {}}
set a(0-517) {NAME asn#199 TYPE ASSIGN PAR 0-165 XREFS 26752 LOC {2 0.49973840001308006 2 0.6615775169211242 2 0.6615775169211242 3 0.16183911690804417} PREDS {{262 0 0-612 {}}} SUCCS {{259 0 0-518 {}} {256 0 0-612 {}}} CYCLES {}}
set a(0-518) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(10,1,2) AREA_SCORE 9.19 QUANTITY 7 NAME mux#17 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-165 XREFS 26753 LOC {2 0.49973840001308006 2 0.6615775169211242 2 0.6615775169211242 2 0.7307592009620401 3 0.23102080094896} PREDS {{258 0 0-515 {}} {258 0 0-421 {}} {259 0 0-517 {}}} SUCCS {{259 0 0-519 {}}} CYCLES {}}
set a(0-519) {NAME deltax_red:not TYPE NOT PAR 0-165 XREFS 26754 LOC {2 0.5689201965539902 2 0.7307593134620344 2 0.7307593134620344 3 0.2310209134489543} PREDS {{259 0 0-518 {}}} SUCCS {{259 0 0-520 {}}} CYCLES {}}
set a(0-520) {NAME deltax_red:conc#2 TYPE CONCATENATE PAR 0-165 XREFS 26755 LOC {2 0.5689201965539902 2 0.7307593134620344 2 0.7307593134620344 3 0.2310209134489543} PREDS {{259 0 0-519 {}}} SUCCS {{259 0 0-521 {}}} CYCLES {}}
set a(0-521) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,11,0,12) AREA_SCORE 13.23 QUANTITY 5 NAME deltax_red:acc#1 TYPE ACCU DELAY {1.44 ns} LIBRARY_DELAY {1.44 ns} PAR 0-165 XREFS 26756 LOC {2 0.5689201965539902 2 0.7307593134620344 2 0.7307593134620344 2 0.999999794937716 3 0.5002613949246358} PREDS {{258 0 0-516 {}} {259 0 0-520 {}}} SUCCS {{259 0 0-522 {}}} CYCLES {}}
set a(0-522) {NAME deltax_red:slc TYPE READSLICE PAR 0-165 XREFS 26757 LOC {2 0.8381608080919596 2 0.9999999250000037 2 0.9999999250000037 3 0.5002615249869238} PREDS {{259 0 0-521 {}}} SUCCS {{259 0 0-523 {}} {258 0 0-527 {}}} CYCLES {}}
set a(0-523) {NAME if#9:slc(deltax_red:acc.psp) TYPE READSLICE PAR 0-165 XREFS 26758 LOC {2 0.8381608080919596 3 0.003168899841555008 3 0.003168899841555008 3 0.5002615249869238} PREDS {{259 0 0-522 {}}} SUCCS {{259 0 0-524 {}}} CYCLES {}}
set a(0-524) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(9,1,4,1,10) AREA_SCORE 10.00 QUANTITY 1 NAME if#9:acc TYPE ACCU DELAY {1.08 ns} LIBRARY_DELAY {1.08 ns} PAR 0-165 XREFS 26759 LOC {3 0.0 3 0.003168899841555008 3 0.003168899841555008 3 0.2058733518513625 3 0.7029659769967312} PREDS {{259 0 0-523 {}}} SUCCS {{259 0 0-525 {}}} CYCLES {}}
set a(0-525) {NAME slc#3 TYPE READSLICE PAR 0-165 XREFS 26760 LOC {3 0.2027045898647705 3 0.2058734897063255 3 0.2058734897063255 3 0.7029661148516942} PREDS {{259 0 0-524 {}}} SUCCS {{259 0 0-526 {}} {258 0 0-530 {}}} CYCLES {}}
set a(0-526) {NAME asel#27 TYPE SELECT PAR 0-165 XREFS 26761 LOC {3 0.2027045898647705 3 0.2058734897063255 3 0.2058734897063255 3 0.7029661148516942} PREDS {{259 0 0-525 {}}} SUCCS {{146 0 0-527 {}} {146 0 0-528 {}} {146 0 0-529 {}}} CYCLES {}}
set a(0-527) {NAME deltax_red:not#1 TYPE NOT PAR 0-165 XREFS 26762 LOC {3 0.2027045898647705 3 0.2058734897063255 3 0.2058734897063255 3 0.7029661148516942} PREDS {{146 0 0-526 {}} {258 0 0-522 {}}} SUCCS {{259 0 0-528 {}}} CYCLES {}}
set a(0-528) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,1,6,1,12) AREA_SCORE 12.00 QUANTITY 5 NAME aif#27:acc TYPE ACCU DELAY {1.22 ns} LIBRARY_DELAY {1.22 ns} PAR 0-165 XREFS 26763 LOC {3 0.2027045898647705 3 0.2058734897063255 3 0.2058734897063255 3 0.4337253620456146 3 0.9308179871909834} PREDS {{146 0 0-526 {}} {259 0 0-527 {}}} SUCCS {{259 0 0-529 {}}} CYCLES {}}
set a(0-529) {NAME aif#27:slc TYPE READSLICE PAR 0-165 XREFS 26764 LOC {3 0.43055660347216984 3 0.4337255033137249 3 0.4337255033137249 3 0.9308181284590936} PREDS {{146 0 0-526 {}} {259 0 0-528 {}}} SUCCS {{259 0 0-530 {}}} CYCLES {}}
set a(0-530) {NAME if#9:and TYPE AND PAR 0-165 XREFS 26765 LOC {3 0.43055660347216984 3 0.4337255033137249 3 0.4337255033137249 3 0.9308181284590936} PREDS {{258 0 0-525 {}} {258 0 0-171 {}} {259 0 0-529 {}}} SUCCS {{258 0 0-532 {}} {258 0 0-535 {}}} CYCLES {}}
set a(0-531) {NAME asn#200 TYPE ASSIGN PAR 0-165 XREFS 26766 LOC {2 0.49973840001308006 3 0.4337255033137249 3 0.4337255033137249 3 0.9308181284590936} PREDS {{262 0 0-612 {}}} SUCCS {{258 0 0-533 {}} {256 0 0-612 {}}} CYCLES {}}
set a(0-532) {NAME or#5 TYPE OR PAR 0-165 XREFS 26767 LOC {3 0.43055660347216984 3 0.4337255033137249 3 0.4337255033137249 3 0.9308181284590936} PREDS {{258 0 0-530 {}} {258 0 0-515 {}}} SUCCS {{259 0 0-533 {}}} CYCLES {}}
set a(0-533) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(10,1,2) AREA_SCORE 9.19 QUANTITY 7 NAME mux#19 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-165 XREFS 26768 LOC {3 0.43055660347216984 3 0.4337255033137249 3 0.4337255033137249 3 0.5029071873546407 3 0.9999998125000095} PREDS {{258 0 0-531 {}} {258 0 0-421 {}} {259 0 0-532 {}}} SUCCS {{258 0 0-540 {}} {258 0 0-612 {}}} CYCLES {}}
set a(0-534) {NAME asn#201 TYPE ASSIGN PAR 0-165 XREFS 26769 LOC {2 0.49973840001308006 3 0.9308181284590936 3 0.9308181284590936 4 0.6615775169211242} PREDS {{262 0 0-613 {}}} SUCCS {{258 0 0-536 {}} {256 0 0-613 {}}} CYCLES {}}
set a(0-535) {NAME or#6 TYPE OR PAR 0-165 XREFS 26770 LOC {3 0.43055660347216984 3 0.4337255033137249 3 0.4337255033137249 4 0.6615775169211242} PREDS {{258 0 0-530 {}} {258 0 0-515 {}}} SUCCS {{259 0 0-536 {}}} CYCLES {}}
set a(0-536) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(10,1,2) AREA_SCORE 9.19 QUANTITY 7 NAME mux#20 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-165 XREFS 26771 LOC {3 0.43055660347216984 3 0.9308181284590936 3 0.9308181284590936 3 0.9999998125000095 4 0.7307592009620401} PREDS {{258 0 0-534 {}} {258 0 0-427 {}} {259 0 0-535 {}}} SUCCS {{258 0 0-556 {}} {258 0 0-613 {}}} CYCLES {}}
set a(0-537) {NAME asn#202 TYPE {I/O_READ SIGNAL} PAR 0-165 XREFS 26772 LOC {1 0.0 3 0.502907299854635 3 0.502907299854635 4 0.05956394702180265} PREDS {} SUCCS {{259 0 0-538 {}}} CYCLES {}}
set a(0-538) {NAME slc(vga_xy#1)#9 TYPE READSLICE PAR 0-165 XREFS 26773 LOC {1 0.0 3 0.502907299854635 3 0.502907299854635 4 0.05956394702180265} PREDS {{259 0 0-537 {}}} SUCCS {{259 0 0-539 {}}} CYCLES {}}
set a(0-539) {NAME deltax_square_red:conc TYPE CONCATENATE PAR 0-165 XREFS 26774 LOC {1 0.0 3 0.502907299854635 3 0.502907299854635 4 0.05956394702180265} PREDS {{259 0 0-538 {}}} SUCCS {{258 0 0-542 {}}} CYCLES {}}
set a(0-540) {NAME deltax_square_red:not TYPE NOT PAR 0-165 XREFS 26775 LOC {3 0.49973840001308006 3 0.502907299854635 3 0.502907299854635 4 0.05956394702180265} PREDS {{258 0 0-533 {}}} SUCCS {{259 0 0-541 {}}} CYCLES {}}
set a(0-541) {NAME deltax_square_red:conc#2 TYPE CONCATENATE PAR 0-165 XREFS 26776 LOC {3 0.49973840001308006 3 0.502907299854635 3 0.502907299854635 4 0.05956394702180265} PREDS {{259 0 0-540 {}}} SUCCS {{259 0 0-542 {}}} CYCLES {}}
set a(0-542) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,11,0,12) AREA_SCORE 13.23 QUANTITY 5 NAME deltax_square_red:acc#1 TYPE ACCU DELAY {1.44 ns} LIBRARY_DELAY {1.44 ns} PAR 0-165 XREFS 26777 LOC {3 0.49973840001308006 3 0.502907299854635 3 0.502907299854635 3 0.7721477813303166 4 0.32880442849748415} PREDS {{258 0 0-539 {}} {259 0 0-541 {}}} SUCCS {{259 0 0-543 {}}} CYCLES {}}
set a(0-543) {NAME deltax_square_red:slc TYPE READSLICE PAR 0-165 XREFS 26778 LOC {3 0.7689790115510494 3 0.7721479113926044 3 0.7721479113926044 4 0.3288045585597721} PREDS {{259 0 0-542 {}}} SUCCS {{259 0 0-544 {}} {258 0 0-548 {}}} CYCLES {}}
set a(0-544) {NAME deltax_square_red:not#1 TYPE NOT PAR 0-165 XREFS 26779 LOC {3 0.7689790115510494 3 0.7721479113926044 3 0.7721479113926044 4 0.3288045585597721} PREDS {{259 0 0-543 {}}} SUCCS {{259 0 0-545 {}}} CYCLES {}}
set a(0-545) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,1,6,1,12) AREA_SCORE 12.00 QUANTITY 5 NAME acc#4 TYPE ACCU DELAY {1.22 ns} LIBRARY_DELAY {1.22 ns} PAR 0-165 XREFS 26780 LOC {3 0.7689790115510494 3 0.7721479113926044 3 0.7721479113926044 3 0.9999997837318935 4 0.5566564308990611} PREDS {{259 0 0-544 {}}} SUCCS {{259 0 0-546 {}}} CYCLES {}}
set a(0-546) {NAME slc#4 TYPE READSLICE PAR 0-165 XREFS 26781 LOC {3 0.9968310251584488 3 0.9999999250000037 3 0.9999999250000037 4 0.5566565721671715} PREDS {{259 0 0-545 {}}} SUCCS {{259 0 0-547 {}} {258 0 0-551 {}}} CYCLES {}}
set a(0-547) {NAME asel#29 TYPE SELECT PAR 0-165 XREFS 26782 LOC {3 0.9968310251584488 3 0.9999999250000037 3 0.9999999250000037 4 0.5566565721671715} PREDS {{259 0 0-546 {}}} SUCCS {{146 0 0-548 {}} {146 0 0-549 {}} {146 0 0-550 {}}} CYCLES {}}
set a(0-548) {NAME if#10:slc(deltax_square_red) TYPE READSLICE PAR 0-165 XREFS 26783 LOC {3 0.9968310251584488 3 0.9999999250000037 3 0.9999999250000037 4 0.5566565721671715} PREDS {{146 0 0-547 {}} {258 0 0-543 {}}} SUCCS {{259 0 0-549 {}}} CYCLES {}}
set a(0-549) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(7,0,7,1,8) AREA_SCORE 8.00 QUANTITY 8 NAME if#10:acc TYPE ACCU DELAY {0.93 ns} LIBRARY_DELAY {0.93 ns} PAR 0-165 XREFS 26784 LOC {4 0.0 4 0.15470181726490914 4 0.15470181726490914 4 0.3288043723586851 4 0.7307591272609475} PREDS {{146 0 0-547 {}} {259 0 0-548 {}}} SUCCS {{259 0 0-550 {}}} CYCLES {}}
set a(0-550) {NAME aif#29:slc TYPE READSLICE PAR 0-165 XREFS 26785 LOC {4 0.17410274129486294 4 0.3288045585597721 4 0.3288045585597721 4 0.7307593134620344} PREDS {{146 0 0-547 {}} {259 0 0-549 {}}} SUCCS {{259 0 0-551 {}}} CYCLES {}}
set a(0-551) {NAME if#10:and TYPE AND PAR 0-165 XREFS 26786 LOC {4 0.17410274129486294 4 0.3288045585597721 4 0.3288045585597721 4 0.7307593134620344} PREDS {{258 0 0-546 {}} {258 0 0-170 {}} {259 0 0-550 {}}} SUCCS {{259 0 0-552 {}} {258 0 0-567 {}}} CYCLES {}}
set a(0-552) {NAME asel#31 TYPE SELECT PAR 0-165 XREFS 26787 LOC {4 0.17410274129486294 4 0.3288045585597721 4 0.3288045585597721 4 0.7307593134620344} PREDS {{259 0 0-551 {}}} SUCCS {{146 0 0-553 {}} {146 0 0-554 {}} {146 0 0-555 {}} {146 0 0-556 {}} {146 0 0-557 {}} {146 0 0-558 {}} {146 0 0-559 {}} {146 0 0-560 {}} {146 0 0-561 {}} {130 0 0-562 {}} {130 0 0-563 {}}} CYCLES {}}
set a(0-553) {NAME asn#203 TYPE {I/O_READ SIGNAL} PAR 0-165 XREFS 26788 LOC {4 0.17410274129486294 4 0.3288045585597721 4 0.3288045585597721 4 0.7307593134620344} PREDS {{146 0 0-552 {}}} SUCCS {{259 0 0-554 {}}} CYCLES {}}
set a(0-554) {NAME slc(vga_xy#1)#10 TYPE READSLICE PAR 0-165 XREFS 26789 LOC {4 0.17410274129486294 4 0.3288045585597721 4 0.3288045585597721 4 0.7307593134620344} PREDS {{146 0 0-552 {}} {259 0 0-553 {}}} SUCCS {{259 0 0-555 {}}} CYCLES {}}
set a(0-555) {NAME deltay_square_red:conc TYPE CONCATENATE PAR 0-165 XREFS 26790 LOC {4 0.17410274129486294 4 0.3288045585597721 4 0.3288045585597721 4 0.7307593134620344} PREDS {{146 0 0-552 {}} {259 0 0-554 {}}} SUCCS {{258 0 0-558 {}}} CYCLES {}}
set a(0-556) {NAME deltay_square_red:not TYPE NOT PAR 0-165 XREFS 26791 LOC {4 0.17410274129486294 4 0.3288045585597721 4 0.3288045585597721 4 0.7307593134620344} PREDS {{146 0 0-552 {}} {258 0 0-536 {}}} SUCCS {{259 0 0-557 {}}} CYCLES {}}
set a(0-557) {NAME deltay_square_red:conc#2 TYPE CONCATENATE PAR 0-165 XREFS 26792 LOC {4 0.17410274129486294 4 0.3288045585597721 4 0.3288045585597721 4 0.7307593134620344} PREDS {{146 0 0-552 {}} {259 0 0-556 {}}} SUCCS {{259 0 0-558 {}}} CYCLES {}}
set a(0-558) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,11,0,12) AREA_SCORE 13.23 QUANTITY 5 NAME deltay_square_red:acc#1 TYPE ACCU DELAY {1.44 ns} LIBRARY_DELAY {1.44 ns} PAR 0-165 XREFS 26793 LOC {4 0.17410274129486294 4 0.3288045585597721 4 0.3288045585597721 4 0.5980450400354536 4 0.999999794937716} PREDS {{146 0 0-552 {}} {258 0 0-555 {}} {259 0 0-557 {}}} SUCCS {{259 0 0-559 {}}} CYCLES {}}
set a(0-559) {NAME deltay_square_red:slc TYPE READSLICE PAR 0-165 XREFS 26794 LOC {4 0.4433433528328323 4 0.5980451700977415 4 0.5980451700977415 5 0.10095254495237276} PREDS {{146 0 0-552 {}} {259 0 0-558 {}}} SUCCS {{259 0 0-560 {}} {258 0 0-564 {}}} CYCLES {}}
set a(0-560) {NAME deltay_square_red:not#1 TYPE NOT PAR 0-165 XREFS 26795 LOC {4 0.4433433528328323 4 0.5980451700977415 4 0.5980451700977415 5 0.10095254495237276} PREDS {{146 0 0-552 {}} {259 0 0-559 {}}} SUCCS {{259 0 0-561 {}}} CYCLES {}}
set a(0-561) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,1,6,1,12) AREA_SCORE 12.00 QUANTITY 5 NAME aif#31:acc TYPE ACCU DELAY {1.22 ns} LIBRARY_DELAY {1.22 ns} PAR 0-165 XREFS 26796 LOC {4 0.4433433528328323 4 0.5980451700977415 4 0.5980451700977415 4 0.8258970424370307 5 0.3288044172916619} PREDS {{146 0 0-552 {}} {259 0 0-560 {}}} SUCCS {{259 0 0-562 {}}} CYCLES {}}
set a(0-562) {NAME aif#31:slc TYPE READSLICE PAR 0-165 XREFS 26797 LOC {4 0.6711953664402317 4 0.8258971837051409 4 0.8258971837051409 5 0.3288045585597721} PREDS {{130 0 0-552 {}} {259 0 0-561 {}}} SUCCS {{259 0 0-563 {}} {258 0 0-567 {}}} CYCLES {}}
set a(0-563) {NAME aif#31:asel TYPE SELECT PAR 0-165 XREFS 26798 LOC {4 0.6711953664402317 4 0.8258971837051409 4 0.8258971837051409 5 0.3288045585597721} PREDS {{130 0 0-552 {}} {259 0 0-562 {}}} SUCCS {{146 0 0-564 {}} {146 0 0-565 {}} {146 0 0-566 {}}} CYCLES {}}
set a(0-564) {NAME if#10:slc(deltay_square_red) TYPE READSLICE PAR 0-165 XREFS 26799 LOC {4 0.6711953664402317 4 0.8258971837051409 4 0.8258971837051409 5 0.3288045585597721} PREDS {{146 0 0-563 {}} {258 0 0-559 {}}} SUCCS {{259 0 0-565 {}}} CYCLES {}}
set a(0-565) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(7,0,7,1,8) AREA_SCORE 8.00 QUANTITY 8 NAME if#10:acc#1 TYPE ACCU DELAY {0.93 ns} LIBRARY_DELAY {0.93 ns} PAR 0-165 XREFS 26800 LOC {4 0.6711953664402317 4 0.8258971837051409 4 0.8258971837051409 4 0.9999997387989168 5 0.5029071136535481} PREDS {{146 0 0-563 {}} {259 0 0-564 {}}} SUCCS {{259 0 0-566 {}}} CYCLES {}}
set a(0-566) {NAME aif#31:aif:slc TYPE READSLICE PAR 0-165 XREFS 26801 LOC {4 0.8452981077350946 4 0.9999999250000037 4 0.9999999250000037 5 0.502907299854635} PREDS {{146 0 0-563 {}} {259 0 0-565 {}}} SUCCS {{259 0 0-567 {}}} CYCLES {}}
set a(0-567) {NAME if#10:and#2 TYPE AND PAR 0-165 XREFS 26802 LOC {4 0.8452981077350946 4 0.9999999250000037 4 0.9999999250000037 5 0.502907299854635} PREDS {{258 0 0-551 {}} {258 0 0-562 {}} {258 0 0-169 {}} {259 0 0-566 {}}} SUCCS {{259 0 0-568 {}} {258 0 0-600 {}} {258 0 0-601 {}}} CYCLES {}}
set a(0-568) {NAME sel#10 TYPE SELECT PAR 0-165 XREFS 26803 LOC {4 0.8452981077350946 4 0.9999999250000037 4 0.9999999250000037 5 0.502907299854635} PREDS {{259 0 0-567 {}}} SUCCS {{146 0 0-569 {}} {146 0 0-570 {}} {146 0 0-571 {}} {146 0 0-572 {}} {146 0 0-573 {}} {146 0 0-574 {}} {146 0 0-575 {}} {146 0 0-576 {}} {146 0 0-577 {}} {146 0 0-578 {}} {130 0 0-579 {}} {130 0 0-583 {}} {130 0 0-584 {}}} CYCLES {}}
set a(0-569) {NAME asn#204 TYPE {I/O_READ SIGNAL} PAR 0-165 XREFS 26804 LOC {4 0.8452981077350946 5 0.05956394702180265 5 0.05956394702180265 5 0.502907299854635} PREDS {{146 0 0-568 {}}} SUCCS {{259 0 0-570 {}}} CYCLES {}}
set a(0-570) {NAME slc(vga_xy#1) TYPE READSLICE PAR 0-165 XREFS 26805 LOC {4 0.8452981077350946 5 0.05956394702180265 5 0.05956394702180265 5 0.502907299854635} PREDS {{146 0 0-568 {}} {259 0 0-569 {}}} SUCCS {{259 0 0-571 {}}} CYCLES {}}
set a(0-571) {NAME deltax_blue:conc TYPE CONCATENATE PAR 0-165 XREFS 26806 LOC {4 0.8452981077350946 5 0.05956394702180265 5 0.05956394702180265 5 0.502907299854635} PREDS {{146 0 0-568 {}} {259 0 0-570 {}}} SUCCS {{258 0 0-574 {}}} CYCLES {}}
set a(0-572) {NAME deltax_blue:not TYPE NOT PAR 0-165 XREFS 26807 LOC {4 0.8452981077350946 5 0.05956394702180265 5 0.05956394702180265 5 0.502907299854635} PREDS {{146 0 0-568 {}} {258 0 0-479 {}}} SUCCS {{259 0 0-573 {}}} CYCLES {}}
set a(0-573) {NAME deltax_blue:conc#2 TYPE CONCATENATE PAR 0-165 XREFS 26808 LOC {4 0.8452981077350946 5 0.05956394702180265 5 0.05956394702180265 5 0.502907299854635} PREDS {{146 0 0-568 {}} {259 0 0-572 {}}} SUCCS {{259 0 0-574 {}}} CYCLES {}}
set a(0-574) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,11,0,12) AREA_SCORE 13.23 QUANTITY 5 NAME deltax_blue:acc#1 TYPE ACCU DELAY {1.44 ns} LIBRARY_DELAY {1.44 ns} PAR 0-165 XREFS 26809 LOC {5 0.0 5 0.05956394702180265 5 0.05956394702180265 5 0.32880442849748415 5 0.7721477813303166} PREDS {{146 0 0-568 {}} {258 0 0-571 {}} {259 0 0-573 {}}} SUCCS {{259 0 0-575 {}}} CYCLES {}}
set a(0-575) {NAME deltax_blue:slc TYPE READSLICE PAR 0-165 XREFS 26810 LOC {5 0.2692406115379694 5 0.3288045585597721 5 0.3288045585597721 5 0.7721479113926044} PREDS {{146 0 0-568 {}} {259 0 0-574 {}}} SUCCS {{259 0 0-576 {}} {258 0 0-580 {}}} CYCLES {}}
set a(0-576) {NAME deltax_blue:not#1 TYPE NOT PAR 0-165 XREFS 26811 LOC {5 0.2692406115379694 5 0.3288045585597721 5 0.3288045585597721 5 0.7721479113926044} PREDS {{146 0 0-568 {}} {259 0 0-575 {}}} SUCCS {{259 0 0-577 {}}} CYCLES {}}
set a(0-577) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,1,6,1,12) AREA_SCORE 12.00 QUANTITY 5 NAME else#10:acc TYPE ACCU DELAY {1.22 ns} LIBRARY_DELAY {1.22 ns} PAR 0-165 XREFS 26812 LOC {5 0.2692406115379694 5 0.3288045585597721 5 0.3288045585597721 5 0.5566564308990611 5 0.9999997837318935} PREDS {{146 0 0-568 {}} {259 0 0-576 {}}} SUCCS {{259 0 0-578 {}}} CYCLES {}}
set a(0-578) {NAME else#10:slc TYPE READSLICE PAR 0-165 XREFS 26813 LOC {5 0.4970926251453688 5 0.5566565721671715 5 0.5566565721671715 6 0.15470181726490914} PREDS {{146 0 0-568 {}} {259 0 0-577 {}}} SUCCS {{259 0 0-579 {}} {258 0 0-583 {}}} CYCLES {}}
set a(0-579) {NAME else#10:asel TYPE SELECT PAR 0-165 XREFS 26814 LOC {5 0.4970926251453688 5 0.5566565721671715 5 0.5566565721671715 6 0.15470181726490914} PREDS {{130 0 0-568 {}} {259 0 0-578 {}}} SUCCS {{146 0 0-580 {}} {146 0 0-581 {}} {146 0 0-582 {}}} CYCLES {}}
set a(0-580) {NAME else#10:if:slc(deltax_blue) TYPE READSLICE PAR 0-165 XREFS 26815 LOC {5 0.4970926251453688 5 0.5566565721671715 5 0.5566565721671715 6 0.15470181726490914} PREDS {{146 0 0-579 {}} {258 0 0-575 {}}} SUCCS {{259 0 0-581 {}}} CYCLES {}}
set a(0-581) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(7,0,7,1,8) AREA_SCORE 8.00 QUANTITY 8 NAME else#10:if:acc TYPE ACCU DELAY {0.93 ns} LIBRARY_DELAY {0.93 ns} PAR 0-165 XREFS 26816 LOC {5 0.4970926251453688 5 0.5566565721671715 5 0.5566565721671715 5 0.7307591272609475 6 0.3288043723586851} PREDS {{146 0 0-579 {}} {259 0 0-580 {}}} SUCCS {{259 0 0-582 {}}} CYCLES {}}
set a(0-582) {NAME else#10:aif:slc TYPE READSLICE PAR 0-165 XREFS 26817 LOC {5 0.6711953664402317 5 0.7307593134620344 5 0.7307593134620344 6 0.3288045585597721} PREDS {{146 0 0-579 {}} {259 0 0-581 {}}} SUCCS {{259 0 0-583 {}}} CYCLES {}}
set a(0-583) {NAME else#10:if:and TYPE AND PAR 0-165 XREFS 26818 LOC {5 0.6711953664402317 5 0.7307593134620344 5 0.7307593134620344 6 0.3288045585597721} PREDS {{130 0 0-568 {}} {258 0 0-578 {}} {258 0 0-168 {}} {259 0 0-582 {}}} SUCCS {{259 0 0-584 {}} {258 0 0-602 {}}} CYCLES {}}
set a(0-584) {NAME else#10:asel#1 TYPE SELECT PAR 0-165 XREFS 26819 LOC {5 0.6711953664402317 5 0.7307593134620344 5 0.7307593134620344 6 0.3288045585597721} PREDS {{130 0 0-568 {}} {259 0 0-583 {}}} SUCCS {{146 0 0-585 {}} {146 0 0-586 {}} {146 0 0-587 {}} {146 0 0-588 {}} {146 0 0-589 {}} {146 0 0-590 {}} {146 0 0-591 {}} {146 0 0-592 {}} {146 0 0-593 {}} {130 0 0-594 {}} {130 0 0-595 {}}} CYCLES {}}
set a(0-585) {NAME asn#205 TYPE {I/O_READ SIGNAL} PAR 0-165 XREFS 26820 LOC {5 0.6711953664402317 5 0.7307593134620344 5 0.7307593134620344 6 0.3288045585597721} PREDS {{146 0 0-584 {}}} SUCCS {{259 0 0-586 {}}} CYCLES {}}
set a(0-586) {NAME slc(vga_xy#1)#1 TYPE READSLICE PAR 0-165 XREFS 26821 LOC {5 0.6711953664402317 5 0.7307593134620344 5 0.7307593134620344 6 0.3288045585597721} PREDS {{146 0 0-584 {}} {259 0 0-585 {}}} SUCCS {{259 0 0-587 {}}} CYCLES {}}
set a(0-587) {NAME deltay_blue:conc TYPE CONCATENATE PAR 0-165 XREFS 26822 LOC {5 0.6711953664402317 5 0.7307593134620344 5 0.7307593134620344 6 0.3288045585597721} PREDS {{146 0 0-584 {}} {259 0 0-586 {}}} SUCCS {{258 0 0-590 {}}} CYCLES {}}
set a(0-588) {NAME deltay_blue:not TYPE NOT PAR 0-165 XREFS 26823 LOC {5 0.6711953664402317 5 0.7307593134620344 5 0.7307593134620344 6 0.3288045585597721} PREDS {{146 0 0-584 {}} {258 0 0-483 {}}} SUCCS {{259 0 0-589 {}}} CYCLES {}}
set a(0-589) {NAME deltay_blue:conc#2 TYPE CONCATENATE PAR 0-165 XREFS 26824 LOC {5 0.6711953664402317 5 0.7307593134620344 5 0.7307593134620344 6 0.3288045585597721} PREDS {{146 0 0-584 {}} {259 0 0-588 {}}} SUCCS {{259 0 0-590 {}}} CYCLES {}}
set a(0-590) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,11,0,12) AREA_SCORE 13.23 QUANTITY 5 NAME deltay_blue:acc#1 TYPE ACCU DELAY {1.44 ns} LIBRARY_DELAY {1.44 ns} PAR 0-165 XREFS 26825 LOC {5 0.6711953664402317 5 0.7307593134620344 5 0.7307593134620344 5 0.999999794937716 6 0.5980450400354536} PREDS {{146 0 0-584 {}} {258 0 0-587 {}} {259 0 0-589 {}}} SUCCS {{259 0 0-591 {}}} CYCLES {}}
set a(0-591) {NAME deltay_blue:slc TYPE READSLICE PAR 0-165 XREFS 26826 LOC {5 0.9404359779782011 5 0.9999999250000037 5 0.9999999250000037 6 0.5980451700977415} PREDS {{146 0 0-584 {}} {259 0 0-590 {}}} SUCCS {{259 0 0-592 {}} {258 0 0-596 {}}} CYCLES {}}
set a(0-592) {NAME deltay_blue:not#1 TYPE NOT PAR 0-165 XREFS 26827 LOC {5 0.9404359779782011 6 0.5980451700977415 6 0.5980451700977415 6 0.5980451700977415} PREDS {{146 0 0-584 {}} {259 0 0-591 {}}} SUCCS {{259 0 0-593 {}}} CYCLES {}}
set a(0-593) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,1,6,1,12) AREA_SCORE 12.00 QUANTITY 5 NAME else#10:aif#1:acc TYPE ACCU DELAY {1.22 ns} LIBRARY_DELAY {1.22 ns} PAR 0-165 XREFS 26828 LOC {6 0.0 6 0.5980451700977415 6 0.5980451700977415 6 0.8258970424370307 6 0.8258970424370307} PREDS {{146 0 0-584 {}} {259 0 0-592 {}}} SUCCS {{259 0 0-594 {}}} CYCLES {}}
set a(0-594) {NAME else#10:aif#1:slc TYPE READSLICE PAR 0-165 XREFS 26829 LOC {6 0.22785201360739932 6 0.8258971837051409 6 0.8258971837051409 6 0.8258971837051409} PREDS {{130 0 0-584 {}} {259 0 0-593 {}}} SUCCS {{259 0 0-595 {}} {258 0 0-602 {}}} CYCLES {}}
set a(0-595) {NAME else#10:aif#1:asel TYPE SELECT PAR 0-165 XREFS 26830 LOC {6 0.22785201360739932 6 0.8258971837051409 6 0.8258971837051409 6 0.8258971837051409} PREDS {{130 0 0-584 {}} {259 0 0-594 {}}} SUCCS {{146 0 0-596 {}} {146 0 0-597 {}} {146 0 0-598 {}}} CYCLES {}}
set a(0-596) {NAME else#10:if:slc(deltay_blue) TYPE READSLICE PAR 0-165 XREFS 26831 LOC {6 0.22785201360739932 6 0.8258971837051409 6 0.8258971837051409 6 0.8258971837051409} PREDS {{146 0 0-595 {}} {258 0 0-591 {}}} SUCCS {{259 0 0-597 {}}} CYCLES {}}
set a(0-597) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(7,0,7,1,8) AREA_SCORE 8.00 QUANTITY 8 NAME else#10:if:acc#1 TYPE ACCU DELAY {0.93 ns} LIBRARY_DELAY {0.93 ns} PAR 0-165 XREFS 26832 LOC {6 0.22785201360739932 6 0.8258971837051409 6 0.8258971837051409 6 0.9999997387989168 6 0.9999997387989168} PREDS {{146 0 0-595 {}} {259 0 0-596 {}}} SUCCS {{259 0 0-598 {}}} CYCLES {}}
set a(0-598) {NAME else#10:aif#1:aif:slc TYPE READSLICE PAR 0-165 XREFS 26833 LOC {6 0.4019547549022623 6 0.9999999250000037 6 0.9999999250000037 6 0.9999999250000037} PREDS {{146 0 0-595 {}} {259 0 0-597 {}}} SUCCS {{258 0 0-602 {}}} CYCLES {}}
set a(0-599) {LIBRARY mgc_ioport MODULE mgc_out_stdreg(4,8) AREA_SCORE 0.00 QUANTITY 1 NAME io_write(volume:rsc.d) TYPE {I/O_WRITE VAR} DELAY {0.00 ns} PAR 0-165 XREFS 26834 LOC {6 1.0 6 1.0 6 1.0 7 0.0 6 0.9999} PREDS {{260 0 0-599 {}} {80 0 0-605 {}}} SUCCS {{260 0 0-599 {}} {80 0 0-605 {}}} CYCLES {}}
set a(0-600) {NAME exs#4 TYPE SIGNEXTEND PAR 0-165 XREFS 26835 LOC {4 0.8452981077350946 6 0.9999999250000037 6 0.9999999250000037 6 0.9999999250000037} PREDS {{258 0 0-567 {}}} SUCCS {{258 0 0-604 {}}} CYCLES {}}
set a(0-601) {NAME not#20 TYPE NOT PAR 0-165 XREFS 26836 LOC {4 0.8452981077350946 6 0.9999999250000037 6 0.9999999250000037 6 0.9999999250000037} PREDS {{258 0 0-567 {}}} SUCCS {{259 0 0-602 {}}} CYCLES {}}
set a(0-602) {NAME and#7 TYPE AND PAR 0-165 XREFS 26837 LOC {6 0.4019547549022623 6 0.9999999250000037 6 0.9999999250000037 6 0.9999999250000037} PREDS {{258 0 0-583 {}} {258 0 0-594 {}} {258 0 0-598 {}} {258 0 0-167 {}} {259 0 0-601 {}}} SUCCS {{259 0 0-603 {}}} CYCLES {}}
set a(0-603) {NAME exs#2 TYPE SIGNEXTEND PAR 0-165 XREFS 26838 LOC {6 0.4019547549022623 6 0.9999999250000037 6 0.9999999250000037 6 0.9999999250000037} PREDS {{259 0 0-602 {}}} SUCCS {{259 0 0-604 {}}} CYCLES {}}
set a(0-604) {NAME conc#18 TYPE CONCATENATE PAR 0-165 XREFS 26839 LOC {6 0.4019547549022623 6 0.9999999250000037 6 0.9999999250000037 6 0.9999999250000037} PREDS {{258 0 0-600 {}} {259 0 0-603 {}}} SUCCS {{259 0 0-605 {}}} CYCLES {}}
set a(0-605) {LIBRARY mgc_ioport MODULE mgc_out_stdreg(2,30) AREA_SCORE 0.00 QUANTITY 1 NAME io_write(vout:rsc.d) TYPE {I/O_WRITE VAR} DELAY {0.00 ns} PAR 0-165 XREFS 26840 LOC {6 1.0 6 1.0 6 1.0 7 0.0 6 0.9999} PREDS {{260 0 0-605 {}} {80 0 0-599 {}} {259 0 0-604 {}}} SUCCS {{80 0 0-599 {}} {260 0 0-605 {}}} CYCLES {}}
set a(0-606) {NAME vin:asn(acc#5(0).sva) TYPE ASSIGN PAR 0-165 XREFS 26841 LOC {2 0.43030820348458987 2 0.5923957203802139 2 0.5923957203802139 3 0.8212037589398121} PREDS {{260 0 0-606 {}} {256 0 0-235 {}} {258 0 0-384 {}}} SUCCS {{262 0 0-235 {}} {260 0 0-606 {}}} CYCLES {}}
set a(0-607) {NAME vin:asn(acc#5(1).sva) TYPE ASSIGN PAR 0-165 XREFS 26842 LOC {3 0.7789248360537582 3 0.9308181284590936 3 0.9308181284590936 6 0.18574754071262295} PREDS {{260 0 0-607 {}} {256 0 0-238 {}} {258 0 0-387 {}}} SUCCS {{262 0 0-238 {}} {260 0 0-607 {}}} CYCLES {}}
set a(0-608) {NAME vin:asn(red_xy(0).sva) TYPE ASSIGN PAR 0-165 XREFS 26843 LOC {2 0.4994900000255 2 0.9507796024610199 2 0.9507796024610199 4 0.04343699782815011} PREDS {{260 0 0-608 {}} {256 0 0-287 {}} {258 0 0-421 {}}} SUCCS {{262 0 0-287 {}} {260 0 0-608 {}}} CYCLES {}}
set a(0-609) {NAME vin:asn(red_xy(1).sva) TYPE ASSIGN PAR 0-165 XREFS 26844 LOC {2 0.4994900000255 2 0.9507796024610199 2 0.9507796024610199 4 0.04343699782815011} PREDS {{260 0 0-609 {}} {256 0 0-291 {}} {258 0 0-427 {}}} SUCCS {{262 0 0-291 {}} {260 0 0-609 {}}} CYCLES {}}
set a(0-610) {NAME vin:asn(blue_xy(0).sva) TYPE ASSIGN PAR 0-165 XREFS 26845 LOC {3 0.8481066325946683 4 0.9308181284590936 4 0.9308181284590936 6 0.4337255033137249} PREDS {{260 0 0-610 {}} {256 0 0-450 {}} {256 0 0-452 {}} {256 0 0-454 {}} {256 0 0-456 {}} {256 0 0-458 {}} {256 0 0-460 {}} {256 0 0-462 {}} {256 0 0-464 {}} {256 0 0-466 {}} {256 0 0-468 {}} {256 0 0-476 {}} {258 0 0-479 {}}} SUCCS {{262 0 0-450 {}} {262 0 0-452 {}} {262 0 0-454 {}} {262 0 0-456 {}} {262 0 0-458 {}} {262 0 0-460 {}} {262 0 0-462 {}} {262 0 0-464 {}} {262 0 0-466 {}} {262 0 0-468 {}} {262 0 0-476 {}} {260 0 0-610 {}}} CYCLES {}}
set a(0-611) {NAME vin:asn(blue_xy(1).sva) TYPE ASSIGN PAR 0-165 XREFS 26846 LOC {3 0.8481066325946683 4 0.9308181284590936 4 0.9308181284590936 6 0.4337255033137249} PREDS {{260 0 0-611 {}} {256 0 0-430 {}} {256 0 0-432 {}} {256 0 0-434 {}} {256 0 0-436 {}} {256 0 0-438 {}} {256 0 0-440 {}} {256 0 0-442 {}} {256 0 0-444 {}} {256 0 0-446 {}} {256 0 0-448 {}} {256 0 0-480 {}} {258 0 0-483 {}}} SUCCS {{262 0 0-430 {}} {262 0 0-432 {}} {262 0 0-434 {}} {262 0 0-436 {}} {262 0 0-438 {}} {262 0 0-440 {}} {262 0 0-442 {}} {262 0 0-444 {}} {262 0 0-446 {}} {262 0 0-448 {}} {262 0 0-480 {}} {260 0 0-611 {}}} CYCLES {}}
set a(0-612) {NAME vin:asn(red_xy_previous(0).sva) TYPE ASSIGN PAR 0-165 XREFS 26847 LOC {3 0.49973840001308006 3 0.502907299854635 3 0.502907299854635 4 0.16183911690804417} PREDS {{260 0 0-612 {}} {256 0 0-495 {}} {256 0 0-497 {}} {256 0 0-499 {}} {256 0 0-501 {}} {256 0 0-503 {}} {256 0 0-505 {}} {256 0 0-507 {}} {256 0 0-509 {}} {256 0 0-511 {}} {256 0 0-513 {}} {256 0 0-517 {}} {256 0 0-531 {}} {258 0 0-533 {}}} SUCCS {{262 0 0-495 {}} {262 0 0-497 {}} {262 0 0-499 {}} {262 0 0-501 {}} {262 0 0-503 {}} {262 0 0-505 {}} {262 0 0-507 {}} {262 0 0-509 {}} {262 0 0-511 {}} {262 0 0-513 {}} {262 0 0-517 {}} {262 0 0-531 {}} {260 0 0-612 {}}} CYCLES {}}
set a(0-613) {NAME vin:asn(red_xy_previous(1).sva) TYPE ASSIGN PAR 0-165 XREFS 26848 LOC {3 0.49973840001308006 4 0.9308181284590936 4 0.9308181284590936 5 0.6615775169211242} PREDS {{260 0 0-613 {}} {256 0 0-534 {}} {258 0 0-536 {}}} SUCCS {{262 0 0-534 {}} {260 0 0-613 {}}} CYCLES {}}
set a(0-165) {CHI {0-166 0-167 0-168 0-169 0-170 0-171 0-172 0-173 0-174 0-175 0-176 0-177 0-178 0-179 0-180 0-181 0-182 0-183 0-184 0-185 0-186 0-187 0-188 0-189 0-190 0-191 0-192 0-193 0-194 0-195 0-196 0-197 0-198 0-199 0-200 0-201 0-202 0-203 0-204 0-205 0-206 0-207 0-208 0-209 0-210 0-211 0-212 0-213 0-214 0-215 0-216 0-217 0-218 0-219 0-220 0-221 0-222 0-223 0-224 0-225 0-226 0-227 0-228 0-229 0-230 0-231 0-232 0-233 0-234 0-235 0-236 0-237 0-238 0-239 0-240 0-241 0-242 0-243 0-244 0-245 0-246 0-247 0-248 0-249 0-250 0-251 0-252 0-253 0-254 0-255 0-256 0-257 0-258 0-259 0-260 0-261 0-262 0-263 0-264 0-265 0-266 0-267 0-268 0-269 0-270 0-271 0-272 0-273 0-274 0-275 0-276 0-277 0-278 0-279 0-280 0-281 0-282 0-283 0-284 0-285 0-286 0-287 0-288 0-289 0-290 0-291 0-292 0-293 0-294 0-295 0-296 0-297 0-298 0-299 0-300 0-301 0-302 0-303 0-304 0-305 0-306 0-307 0-308 0-309 0-310 0-311 0-312 0-313 0-314 0-315 0-316 0-317 0-318 0-319 0-320 0-321 0-322 0-323 0-324 0-325 0-326 0-327 0-328 0-329 0-330 0-331 0-332 0-333 0-334 0-335 0-336 0-337 0-338 0-339 0-340 0-341 0-342 0-343 0-344 0-345 0-346 0-347 0-348 0-349 0-350 0-351 0-352 0-353 0-354 0-355 0-356 0-357 0-358 0-359 0-360 0-361 0-362 0-363 0-364 0-365 0-366 0-367 0-368 0-369 0-370 0-371 0-372 0-373 0-374 0-375 0-376 0-377 0-378 0-379 0-380 0-381 0-382 0-383 0-384 0-385 0-386 0-387 0-388 0-389 0-390 0-391 0-392 0-393 0-394 0-395 0-396 0-397 0-398 0-399 0-400 0-401 0-402 0-403 0-404 0-405 0-406 0-407 0-408 0-409 0-410 0-411 0-412 0-413 0-414 0-415 0-416 0-417 0-418 0-419 0-420 0-421 0-422 0-423 0-424 0-425 0-426 0-427 0-428 0-429 0-430 0-431 0-432 0-433 0-434 0-435 0-436 0-437 0-438 0-439 0-440 0-441 0-442 0-443 0-444 0-445 0-446 0-447 0-448 0-449 0-450 0-451 0-452 0-453 0-454 0-455 0-456 0-457 0-458 0-459 0-460 0-461 0-462 0-463 0-464 0-465 0-466 0-467 0-468 0-469 0-470 0-471 0-472 0-473 0-474 0-475 0-476 0-477 0-478 0-479 0-480 0-481 0-482 0-483 0-484 0-485 0-486 0-487 0-488 0-489 0-490 0-491 0-492 0-493 0-494 0-495 0-496 0-497 0-498 0-499 0-500 0-501 0-502 0-503 0-504 0-505 0-506 0-507 0-508 0-509 0-510 0-511 0-512 0-513 0-514 0-515 0-516 0-517 0-518 0-519 0-520 0-521 0-522 0-523 0-524 0-525 0-526 0-527 0-528 0-529 0-530 0-531 0-532 0-533 0-534 0-535 0-536 0-537 0-538 0-539 0-540 0-541 0-542 0-543 0-544 0-545 0-546 0-547 0-548 0-549 0-550 0-551 0-552 0-553 0-554 0-555 0-556 0-557 0-558 0-559 0-560 0-561 0-562 0-563 0-564 0-565 0-566 0-567 0-568 0-569 0-570 0-571 0-572 0-573 0-574 0-575 0-576 0-577 0-578 0-579 0-580 0-581 0-582 0-583 0-584 0-585 0-586 0-587 0-588 0-589 0-590 0-591 0-592 0-593 0-594 0-595 0-596 0-597 0-598 0-599 0-600 0-601 0-602 0-603 0-604 0-605 0-606 0-607 0-608 0-609 0-610 0-611 0-612 0-613} ITERATIONS Infinite LATENCY 6 RESET_LATENCY 0 CSTEPS 7 UNROLL 0 PERIOD {6.67 ns} FULL_PERIOD {6.67 ns} THROUGHPUT_PERIOD 1 %_SHARING_ALLOC {20.00000000000001 %} PIPELINED Yes INITIATION 1 STAGES 7.0 CYCLES_IN 7 TOTAL_CYCLES_IN 7 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 7 NAME main TYPE LOOP DELAY {53.33 ns} PAR 0-156 XREFS 26849 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{258 0 0-163 {}} {258 0 0-161 {}} {258 0 0-162 {}} {774 0 0-165 {}} {258 0 0-160 {}} {258 0 0-159 {}} {258 0 0-158 {}} {258 0 0-157 {}} {259 0 0-164 {}}} SUCCS {{772 0 0-157 {}} {772 0 0-158 {}} {772 0 0-159 {}} {772 0 0-160 {}} {772 0 0-161 {}} {772 0 0-162 {}} {772 0 0-163 {}} {772 0 0-164 {}} {774 0 0-165 {}}} CYCLES {}}
set a(0-156) {CHI {0-157 0-158 0-159 0-160 0-161 0-162 0-163 0-164 0-165} ITERATIONS Infinite LATENCY 6 RESET_LATENCY 0 CSTEPS 0 UNROLL 0 PERIOD {6.67 ns} FULL_PERIOD {6.67 ns} THROUGHPUT_PERIOD 1 %_SHARING_ALLOC {20.00000000000001 %} PIPELINED No CYCLES_IN 0 TOTAL_CYCLES_IN 0 TOTAL_CYCLES_UNDER 7 TOTAL_CYCLES 7 NAME core:rlp TYPE LOOP DELAY {53.33 ns} PAR {} XREFS 26850 LOC {0 0.0 0 0.0 0 0.0 1 0.0} PREDS {} SUCCS {} CYCLES {}}
set a(0-156-TOTALCYCLES) {7}
set a(0-156-QMOD) {mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(4,0,4,0,5) 0-196 mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(5,0,5,1,6) {0-198 0-213 0-221} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(5,0,5,0,6) 0-211 mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(4,0,4,1,5) {0-225 0-229 0-297 0-339 0-383} mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(4,2) {0-237 0-240} mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(10,2) {0-290 0-294} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(8,0,8,0,8) {0-304 0-312 0-377} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(7,0,7,1,8) {0-318 0-326 0-348 0-362 0-549 0-565 0-581 0-597} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(9,0,8,1,9) 0-333 mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(9,0,8,0,9) {0-342 0-356} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(8,0,7,1,9) 0-370 mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(4,1,2) {0-384 0-387} mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(10,1,2) {0-421 0-427 0-479 0-483 0-518 0-533 0-536} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(12,0,11,0,12) {0-521 0-542 0-558 0-574 0-590} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(9,1,4,1,10) 0-524 mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,1,6,1,12) {0-528 0-545 0-561 0-577 0-593} mgc_ioport.mgc_out_stdreg(4,8) 0-599 mgc_ioport.mgc_out_stdreg(2,30) 0-605}
set a(0-156-PROC_NAME) {core}
set a(0-156-HIER_NAME) {/markers/core}
set a(TOP) {0-156}

