-------------------------------------------------------------------------------
Questa AutoCheck Version 2024.3_2 5905218 linux_x86_64 04-Dec-2024
-------------------------------------------------------------------------------
Report Generated               : Fri Mar 21 10:00:23 2025
-------------------------------------------------------------------------------

Executing Command : autocheck verify -timeout 2m -jobs 4 
-------------------------------------------------------------------------------

Clock Relationships
-------------------------------------------------------------------------------
clk (default)            : PPPP
mclk                     : P-N-
\$global_clock           : TTTT


Using user-specified initialization sequence:

---------------- BEGIN RESET SEQUENCE --------------
$default_input_value 0
rst_n = 0
##
## 2
rst_n = 1

---------------- END RESET SEQUENCE ----------------


Port Constraints
------------------------------------------------------------------------------------
Category            Value                      Directive                  Port      
------------------------------------------------------------------------------------
Clock               period 13(PE@0,NE@6)       netlist clock              clk       
Clock               period 52(PE@0,NE@26)      netlist clock              mclk      
------------------------------------------------------------------------------------
Reset               active_low(init_seq,1'b1)  netlist reset,formal init  rst_n     
------------------------------------------------------------------------------------
Constant            1'b0                       netlist constant           test_mode_in
------------------------------------------------------------------------------------
Clock Domain        clk                        netlist port domain        audio0_in 
Clock Domain        clk                        netlist port domain        audio1_in 
Clock Domain        clk                        netlist port domain        play_in   
Clock Domain        mclk                       netlist port domain        req_in    
Clock Domain        clk                        netlist port domain        rst_n     
Clock Domain        clk                        netlist port domain        test_mode_in
Clock Domain        clk                        netlist port domain        tick_in   
------------------------------------------------------------------------------------


-------------------------------------------------------------------------------
Assumptions (4)
-------------------------------------------------------------------------------
CHECKER_MODULE.mf_play_length
CHECKER_MODULE.mf_req_pulse
CHECKER_MODULE.mf_tick_interval
CHECKER_MODULE.mf_tick_pulse
-------------------------------------------------------------------------------


-------------------------------------------------------------------------------
X Registers at Completion of Initialization Sequence
-------------------------------------------------------------------------------
  0 registers (0.0% of 20 in DUT)
-------------------------------------------------------------------------------


-------------------------------------------------------------------------------
Z Registers at Completion of Initialization Sequence
-------------------------------------------------------------------------------
  0 registers (0.0% of 20 in DUT)
-------------------------------------------------------------------------------


---------------------------------------
Formal Netlist Statistics         Count
---------------------------------------
Control Point Bits                   52
  DUT Input Bits                     52
  Cut Point Bits                      0
  Black Box Output Bits               0
  Undriven Wire Bits                  0
  Modeling Bits                       0
State Bits                          157
  Counter State Bits                  0
  RAM State Bits                      0
  Register State Bits               112
  Property State Bits                45
Logic Gates                         798
  Design Gates                      445
  Property Gates                    353
---------------------------------------


AutoCheck Compile Summary
-------------------------------------------------------------------------------
Check                     Evaluations         Found        Waived
-------------------------------------------------------------------------------
ASSIGN_IMPLICIT_CONSTANT           15             0             0
CASE_DUPLICATE                      0             0             0
CLK_DELAY                          20             0             0
CLK_IN_DATA                       160             0             0
COMBO_LOOP                         29             0             0
DECLARATION_UNDRIVEN               22             0             0
DECLARATION_UNUSED                 22             1             0
DECLARATION_UNUSED_UNDRIVEN         0             0             0
FUNCTION_INCOMPLETE_ASSIGN          0             0             0
INDEX_UNREACHABLE                   0             0             0
LATCH_INFERRED                      0             0             0
LOGIC_UNDRIVEN                     22             0             0
LOGIC_UNUSED                        0             0             0
PORT_UNDRIVEN                      33             0             0
PORT_UNUSED                        33             0             0
REG_MIXED_ASSIGNS                  20             0             0
REG_NO_RESET                       20             0             0
REG_RACE                            0             0             0
REG_VARIABLE_ARESET                40             0             0
RESET_HIGH_LOW                      1             0             0
RESET_SYNC_ASYNC                    1             0             0
SLIST_INCOMPLETE                    0             0             0
X_ASSIGN_REACHABLE                  0             0             0
-------------------------------------------------------------------------------
AC Total                          438             1             0
-------------------------------------------------------------------------------


AutoCheck Verify Summary
-------------------------------------------------------------------------------
Check                     Evaluations         Found        Waived
-------------------------------------------------------------------------------
ARITH_OVERFLOW_SUB                  0             0             0
ARITH_OVERFLOW_VAL                  0             0             0
ARITH_ZERO_DIV                      0             0             0
ARITH_ZERO_MOD                      0             0             0
BLOCK_UNREACHABLE                  20             0             0
BUS_MULTIPLY_DRIVEN                 0             0             0
BUS_UNDRIVEN                        0             0             0
BUS_VALUE_CONFLICT                  0             0             0
CASE_DEFAULT                      OFF           OFF           OFF
CASE_FULL                           0             0             0
CASE_PARALLEL                       0             0             0
FSM_DEADLOCK_STATE                  0             0             0
FSM_LOCKOUT_STATE                   0             0             0
FSM_STUCK_BIT                       0             0             0
FSM_UNREACHABLE_STATE               0             0             0
FSM_UNREACHABLE_TRANS               0             0             0
INDEX_ILLEGAL                       0             0             0
INIT_X_PESSIMISM                    0             0             0
INIT_X_UNRESOLVED                   0             0             0
INIT_X_UNRESOLVED_MEM               0             0             0
ONE_COLD                            0             0             0
ONE_HOT                             0             0             0
REG_MULTIPLY_DRIVEN                 0             0             0
REG_STUCK_AT                       20             0             0
REG_TOGGLE_VIOLATION               16             2             0
-------------------------------------------------------------------------------
AC Total                           56             2             0
-------------------------------------------------------------------------------


-----------------------------------------------------------
AutoCheck Details
-----------------------------------------------------------

Type      : DECLARATION_UNUSED
Severity  : Caution
Status    : Uninspected
Module    : cdc_unit
Name      : tick_reg

Type      : REG_TOGGLE_VIOLATION
Severity  : Caution
Status    : Uninspected
Module    : cdc_unit
Signal    : mrst_n_sync1
Toggle    : 1'b1 -> 1'b0
Location  : /study/2025/521406S/personal/aimtiaz23/DT3_2025/project/workdir/input/cdc_unit.sv:69

Type      : REG_TOGGLE_VIOLATION
Severity  : Caution
Status    : Uninspected
Module    : cdc_unit
Signal    : mrst_n_sync2
Toggle    : 1'b1 -> 1'b0
Location  : /study/2025/521406S/personal/aimtiaz23/DT3_2025/project/workdir/input/cdc_unit.sv:69

-----------------------------------------------------------

-------------------------------------------------------------------------------
CPU Time per Check Type
-------------------------------------------------------------------------------
 %   Seconds    Check
-------------------------------------------------------------------------------
 0.0%      0    ARITH_OVERFLOW_SUB
 0.0%      0    ARITH_OVERFLOW_VAL
 0.0%      0    ARITH_ZERO_DIV
 0.0%      0    ARITH_ZERO_MOD
13.5%      0    BLOCK_UNREACHABLE
 0.0%      0    BUS_MULTIPLY_DRIVEN
 0.0%      0    BUS_UNDRIVEN
 0.0%      0    BUS_VALUE_CONFLICT
 0.0%      0    CASE_DEFAULT
 0.0%      0    CASE_FULL
 0.0%      0    CASE_PARALLEL
 0.0%      0    FSM_DEADLOCK_STATE
 0.0%      0    FSM_LOCKOUT_STATE
 0.0%      0    FSM_STUCK_BIT
 0.0%      0    FSM_UNREACHABLE_STATE
 0.0%      0    FSM_UNREACHABLE_TRANS
 0.0%      0    INDEX_ILLEGAL
 0.0%      0    INIT_X_PESSIMISM
 0.0%      0    INIT_X_UNRESOLVED
 0.0%      0    INIT_X_UNRESOLVED_MEM
 0.0%      0    ONE_COLD
 0.0%      0    ONE_HOT
 0.0%      0    REG_MULTIPLY_DRIVEN
75.7%      0    REG_STUCK_AT
10.8%      0    REG_TOGGLE_VIOLATION
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
Unused autocheck_report Directives
-------------------------------------------------------------------------------
<none>
-------------------------------------------------------------------------------



--------- Process Statistics ----------
Elapsed Time                       1 s
Total CPU Time                     1 s
Total Peak Memory                1.3 GB
---------- Engine Processes -----------
Average CPU Time                   0 s
Minimum CPU Utilization            0 %
Average Peak Memory              0.2 GB
Maximum Peak Memory              0.4 GB
Peak Cores                         4
Distinct Machines                  1
Launch Failures                    0
Unexpected Process Terminations    0
Successful Re-connections          0
---------------------------------------



----- Detailed Process Statistics -----
Elapsed Time                       1 s 
-------- Orchestration Process --------
-------- kataja7.oulu.fi:10975 --------
CPU Time                           0 s 
Peak Memory                      0.3 GB
---------- Engine Processes -----------
-------- kataja7.oulu.fi:10997 --------
CPU Time                           0 s 
Peak Memory                      0.2 GB
CPU Utilization                    0 % 
-------- kataja7.oulu.fi:11007 --------
CPU Time                           0 s 
Peak Memory                      0.2 GB
CPU Utilization                    0 % 
-------- kataja7.oulu.fi:10996 --------
CPU Time                           1 s 
Peak Memory                      0.4 GB
CPU Utilization                  100 % 
-------- kataja7.oulu.fi:11006 --------
CPU Time                           0 s 
Peak Memory                      0.2 GB
CPU Utilization                    0 % 
---------------------------------------

