INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Edge-Detection/test-phase2/test-phase2.srcs/sources_1/new/camera_config_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module config_top
INFO: [VRFC 10-2458] undeclared symbol SCCB_interface_ready, assumed default net type wire [C:/Users/George/Edge-Detection/test-phase2/test-phase2.srcs/sources_1/new/camera_config_top.v:45]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Edge-Detection/SCCB_config/SCCB_config.srcs/sources_1/new/config_ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module config_ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Edge-Detection/SCCB_config/SCCB_config.srcs/sources_1/new/config_SCCB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module config_SCCB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Edge-Detection/SCCB_config/SCCB_config.srcs/sources_1/new/config_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module config_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Edge-Detection/test-phase2/test-phase2.srcs/sim_1/new/camera_config_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module camera_config_tb
