

================================================================
== Vitis HLS Report for 'krnl_s2mm'
================================================================
* Date:           Sun Dec 12 13:49:43 2021

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        far_reco_v2
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu57p-fsvk2892-3-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.550 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+----------+----------+-----------+-----+----------+---------+
    |  Latency (cycles)  |  Latency (absolute)  |    Interval    | Pipeline|
    |   min   |    max   |    min   |    max    | min |    max   |   Type  |
    +---------+----------+----------+-----------+-----+----------+---------+
    |       51|  32000019|  0.510 us|  0.320 sec|   52|  32000020|       no|
    +---------+----------+----------+-----------+-----+----------+---------+

    + Detail: 
        * Instance: 
        +---------------------------+----------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                           |                |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |          Instance         |     Module     |   min   |   max   |    min    |    max    | min | max |   Type  |
        +---------------------------+----------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_shift_and_fill_fu_862  |shift_and_fill  |        0|        0|       0 ns|       0 ns|    1|    1|      yes|
        |grp_match_fu_901           |match           |        9|        9|  90.000 ns|  90.000 ns|    1|    1|      yes|
        +---------------------------+----------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +--------------+---------+----------+----------+-----------+-----------+-------------+----------+
        |              |  Latency (cycles)  | Iteration|  Initiation Interval  |     Trip    |          |
        |   Loop Name  |   min   |    max   |  Latency |  achieved |   target  |    Count    | Pipelined|
        +--------------+---------+----------+----------+-----------+-----------+-------------+----------+
        |- outer_loop  |       49|  32000017|        50|         32|          1|  1 ~ 1000000|       yes|
        +--------------+---------+----------+----------+-----------+-----------+-------------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|     3396|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        2|     -|   159150|   386039|    0|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      876|    -|
|Register             |        -|     -|    67018|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        2|     0|   226168|   390311|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |       ~0|     0|       26|       89|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       ~0|     0|        8|       29|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+----------------+---------+----+--------+--------+-----+
    |          Instance         |     Module     | BRAM_18K| DSP|   FF   |   LUT  | URAM|
    +---------------------------+----------------+---------+----+--------+--------+-----+
    |control_s_axi_U            |control_s_axi   |        0|   0|     144|     232|    0|
    |gmem_m_axi_U               |gmem_m_axi      |        2|   0|     537|     677|    0|
    |grp_match_fu_901           |match           |        0|   0|  158469|  374217|    0|
    |grp_shift_and_fill_fu_862  |shift_and_fill  |        0|   0|       0|   10913|    0|
    +---------------------------+----------------+---------+----+--------+--------+-----+
    |Total                      |                |        2|   0|  159150|  386039|    0|
    +---------------------------+----------------+---------+----+--------+--------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+----+---+----+------------+------------+
    |            Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+----+---+----+------------+------------+
    |add_ln62_fu_1004_p2                 |         +|   0|  0|  33|          26|           1|
    |add_ln71_10_fu_1544_p2              |         +|   0|  0|  71|          64|          64|
    |add_ln71_11_fu_1595_p2              |         +|   0|  0|  71|          64|          64|
    |add_ln71_12_fu_1646_p2              |         +|   0|  0|  71|          64|          64|
    |add_ln71_13_fu_1697_p2              |         +|   0|  0|  71|          64|          64|
    |add_ln71_14_fu_1748_p2              |         +|   0|  0|  71|          64|          64|
    |add_ln71_15_fu_1799_p2              |         +|   0|  0|  71|          64|          64|
    |add_ln71_16_fu_1850_p2              |         +|   0|  0|  71|          64|          64|
    |add_ln71_17_fu_1901_p2              |         +|   0|  0|  71|          64|          64|
    |add_ln71_18_fu_1952_p2              |         +|   0|  0|  71|          64|          64|
    |add_ln71_19_fu_2003_p2              |         +|   0|  0|  71|          64|          64|
    |add_ln71_1_fu_1085_p2               |         +|   0|  0|  71|          64|          64|
    |add_ln71_20_fu_2054_p2              |         +|   0|  0|  71|          64|          64|
    |add_ln71_21_fu_2105_p2              |         +|   0|  0|  71|          64|          64|
    |add_ln71_22_fu_2161_p2              |         +|   0|  0|  71|          64|          64|
    |add_ln71_23_fu_2212_p2              |         +|   0|  0|  71|          64|          64|
    |add_ln71_24_fu_2263_p2              |         +|   0|  0|  71|          64|          64|
    |add_ln71_25_fu_2314_p2              |         +|   0|  0|  71|          64|          64|
    |add_ln71_26_fu_2365_p2              |         +|   0|  0|  71|          64|          64|
    |add_ln71_27_fu_2416_p2              |         +|   0|  0|  71|          64|          64|
    |add_ln71_28_fu_2458_p2              |         +|   0|  0|  71|          64|          64|
    |add_ln71_29_fu_2500_p2              |         +|   0|  0|  71|          64|          64|
    |add_ln71_2_fu_1136_p2               |         +|   0|  0|  71|          64|          64|
    |add_ln71_30_fu_2542_p2              |         +|   0|  0|  71|          64|          64|
    |add_ln71_31_fu_2584_p2              |         +|   0|  0|  71|          64|          64|
    |add_ln71_3_fu_1187_p2               |         +|   0|  0|  71|          64|          64|
    |add_ln71_4_fu_1238_p2               |         +|   0|  0|  71|          64|          64|
    |add_ln71_5_fu_1289_p2               |         +|   0|  0|  71|          64|          64|
    |add_ln71_6_fu_1340_p2               |         +|   0|  0|  71|          64|          64|
    |add_ln71_7_fu_1391_p2               |         +|   0|  0|  71|          64|          64|
    |add_ln71_8_fu_1442_p2               |         +|   0|  0|  71|          64|          64|
    |add_ln71_9_fu_1493_p2               |         +|   0|  0|  71|          64|          64|
    |add_ln71_fu_1035_p2                 |         +|   0|  0|  71|          64|          64|
    |ap_block_pp0_stage0_01001           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage10_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage11_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage18_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage18_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage19_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage20_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage21_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage22_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage23_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage24_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage25_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage26_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage27_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage28_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage29_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage2_11001           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage30_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage31_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage3_11001           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage4_11001           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage5_11001           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage6_11001           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage7_11001           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage8_11001           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage9_11001           |       and|   0|  0|   2|           1|           1|
    |ap_block_state14_io                 |       and|   0|  0|   2|           1|           1|
    |ap_block_state20_pp0_stage18_iter0  |       and|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage1_iter0    |       and|   0|  0|   2|           1|           1|
    |icmp_ln62_fu_999_p2                 |      icmp|   0|  0|  17|          26|          26|
    |ap_block_pp0_stage12_11001          |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage13_11001          |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage14_11001          |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage15_11001          |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage16_11001          |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage17_11001          |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_01001           |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_11001           |        or|   0|  0|   2|           1|           1|
    |ap_block_state15_io                 |        or|   0|  0|   2|           1|           1|
    |ap_block_state34_io                 |        or|   0|  0|   2|           1|           1|
    |or_ln71_10_fu_1578_p2               |        or|   0|  0|  32|          32|           5|
    |or_ln71_11_fu_1629_p2               |        or|   0|  0|  32|          32|           5|
    |or_ln71_12_fu_1680_p2               |        or|   0|  0|  32|          32|           5|
    |or_ln71_13_fu_1731_p2               |        or|   0|  0|  32|          32|           5|
    |or_ln71_14_fu_1782_p2               |        or|   0|  0|  32|          32|           5|
    |or_ln71_15_fu_1833_p2               |        or|   0|  0|  32|          32|           6|
    |or_ln71_16_fu_1884_p2               |        or|   0|  0|  32|          32|           6|
    |or_ln71_17_fu_1935_p2               |        or|   0|  0|  32|          32|           6|
    |or_ln71_18_fu_1986_p2               |        or|   0|  0|  32|          32|           6|
    |or_ln71_19_fu_2037_p2               |        or|   0|  0|  32|          32|           6|
    |or_ln71_1_fu_1119_p2                |        or|   0|  0|  32|          32|           3|
    |or_ln71_20_fu_2088_p2               |        or|   0|  0|  32|          32|           6|
    |or_ln71_21_fu_2144_p2               |        or|   0|  0|  32|          32|           6|
    |or_ln71_22_fu_2195_p2               |        or|   0|  0|  32|          32|           6|
    |or_ln71_23_fu_2246_p2               |        or|   0|  0|  32|          32|           6|
    |or_ln71_24_fu_2297_p2               |        or|   0|  0|  32|          32|           6|
    |or_ln71_25_fu_2348_p2               |        or|   0|  0|  32|          32|           6|
    |or_ln71_26_fu_2399_p2               |        or|   0|  0|  32|          32|           6|
    |or_ln71_27_fu_2441_p2               |        or|   0|  0|  32|          32|           6|
    |or_ln71_28_fu_2483_p2               |        or|   0|  0|  32|          32|           6|
    |or_ln71_29_fu_2525_p2               |        or|   0|  0|  32|          32|           6|
    |or_ln71_2_fu_1170_p2                |        or|   0|  0|  32|          32|           3|
    |or_ln71_30_fu_2567_p2               |        or|   0|  0|  32|          32|           6|
    |or_ln71_3_fu_1221_p2                |        or|   0|  0|  32|          32|           4|
    |or_ln71_4_fu_1272_p2                |        or|   0|  0|  32|          32|           4|
    |or_ln71_5_fu_1323_p2                |        or|   0|  0|  32|          32|           4|
    |or_ln71_6_fu_1374_p2                |        or|   0|  0|  32|          32|           4|
    |or_ln71_7_fu_1425_p2                |        or|   0|  0|  32|          32|           5|
    |or_ln71_8_fu_1476_p2                |        or|   0|  0|  32|          32|           5|
    |or_ln71_9_fu_1527_p2                |        or|   0|  0|  32|          32|           5|
    |or_ln71_fu_1067_p2                  |        or|   0|  0|  32|          32|           2|
    |ap_enable_pp0                       |       xor|   0|  0|   2|           1|           2|
    +------------------------------------+----------+----+---+----+------------+------------+
    |Total                               |          |   0|  0|3396|        3133|        2277|
    +------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+-----+-----------+------+-----------+
    |                  Name                 | LUT | Input Size| Bits | Total Bits|
    +---------------------------------------+-----+-----------+------+-----------+
    |ap_NS_fsm                              |  156|         35|     1|         35|
    |ap_enable_reg_pp0_iter1                |    9|          2|     1|          2|
    |buffer_32_fu_316                       |    9|          2|  2920|       5840|
    |gmem_AWADDR                            |  147|         33|    64|       2112|
    |gmem_WDATA                             |  147|         33|    16|        528|
    |gmem_blk_n_AW                          |    9|          2|     1|          2|
    |gmem_blk_n_B                           |    9|          2|     1|          2|
    |gmem_blk_n_W                           |    9|          2|     1|          2|
    |grp_match_fu_901_buffer_read           |  101|         22|  2920|      64240|
    |grp_shift_and_fill_fu_862_buffer_read  |  101|         22|  2920|      64240|
    |grp_shift_and_fill_fu_862_chunk        |   14|          3|   512|       1536|
    |grp_shift_and_fill_fu_862_start_indx   |  147|         33|     6|        198|
    |i_fu_312                               |    9|          2|    26|         52|
    |n2k_TDATA_blk_n                        |    9|          2|     1|          2|
    +---------------------------------------+-----+-----------+------+-----------+
    |Total                                  |  876|        195|  9390|     138791|
    +---------------------------------------+-----+-----------+------+-----------+

    * Register: 
    +-------------------------+------+----+------+-----------+
    |           Name          |  FF  | LUT| Bits | Const Bits|
    +-------------------------+------+----+------+-----------+
    |ap_CS_fsm                |    34|   0|    34|          0|
    |ap_enable_reg_pp0_iter0  |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter1  |     1|   0|     1|          0|
    |buffer_32_fu_316         |  2920|   0|  2920|          0|
    |buffer_45_reg_2845       |  2920|   0|  2920|          0|
    |buffer_46_reg_2857       |  2920|   0|  2920|          0|
    |buffer_47_reg_2869       |  2920|   0|  2920|          0|
    |buffer_48_reg_2881       |  2920|   0|  2920|          0|
    |buffer_49_reg_2893       |  2920|   0|  2920|          0|
    |buffer_50_reg_2905       |  2920|   0|  2920|          0|
    |buffer_51_reg_2917       |  2920|   0|  2920|          0|
    |buffer_52_reg_2929       |  2920|   0|  2920|          0|
    |buffer_53_reg_2941       |  2920|   0|  2920|          0|
    |buffer_54_reg_2953       |  2920|   0|  2920|          0|
    |gmem_addr_10_reg_2827    |    64|   0|    64|          0|
    |gmem_addr_11_reg_2833    |    64|   0|    64|          0|
    |gmem_addr_12_reg_2839    |    64|   0|    64|          0|
    |gmem_addr_13_reg_2851    |    64|   0|    64|          0|
    |gmem_addr_14_reg_2863    |    64|   0|    64|          0|
    |gmem_addr_15_reg_2875    |    64|   0|    64|          0|
    |gmem_addr_16_reg_2887    |    64|   0|    64|          0|
    |gmem_addr_17_reg_2899    |    64|   0|    64|          0|
    |gmem_addr_18_reg_2911    |    64|   0|    64|          0|
    |gmem_addr_19_reg_2923    |    64|   0|    64|          0|
    |gmem_addr_1_reg_2773     |    64|   0|    64|          0|
    |gmem_addr_20_reg_2935    |    64|   0|    64|          0|
    |gmem_addr_21_reg_2947    |    64|   0|    64|          0|
    |gmem_addr_22_reg_2958    |    64|   0|    64|          0|
    |gmem_addr_23_reg_2964    |    64|   0|    64|          0|
    |gmem_addr_24_reg_2970    |    64|   0|    64|          0|
    |gmem_addr_25_reg_2976    |    64|   0|    64|          0|
    |gmem_addr_26_reg_2982    |    64|   0|    64|          0|
    |gmem_addr_27_reg_2988    |    64|   0|    64|          0|
    |gmem_addr_28_reg_2994    |    64|   0|    64|          0|
    |gmem_addr_29_reg_3000    |    64|   0|    64|          0|
    |gmem_addr_2_reg_2779     |    64|   0|    64|          0|
    |gmem_addr_30_reg_3006    |    64|   0|    64|          0|
    |gmem_addr_31_reg_3012    |    64|   0|    64|          0|
    |gmem_addr_3_reg_2785     |    64|   0|    64|          0|
    |gmem_addr_4_reg_2791     |    64|   0|    64|          0|
    |gmem_addr_5_reg_2797     |    64|   0|    64|          0|
    |gmem_addr_6_reg_2803     |    64|   0|    64|          0|
    |gmem_addr_7_reg_2809     |    64|   0|    64|          0|
    |gmem_addr_8_reg_2815     |    64|   0|    64|          0|
    |gmem_addr_9_reg_2821     |    64|   0|    64|          0|
    |gmem_addr_reg_2733       |    64|   0|    64|          0|
    |i_1_reg_2718             |    26|   0|    26|          0|
    |i_fu_312                 |    26|   0|    26|          0|
    |icmp_ln62_reg_2724       |     1|   0|     1|          0|
    |out_read_reg_2677        |    64|   0|    64|          0|
    |reg_906                  |  2920|   0|  2920|          0|
    |reg_912                  |  2920|   0|  2920|          0|
    |reg_918                  |  2920|   0|  2920|          0|
    |reg_924                  |  2920|   0|  2920|          0|
    |reg_930                  |  2920|   0|  2920|          0|
    |reg_936                  |  2920|   0|  2920|          0|
    |reg_942                  |  2920|   0|  2920|          0|
    |reg_948                  |  2920|   0|  2920|          0|
    |reg_954                  |  2920|   0|  2920|          0|
    |reg_960                  |  2920|   0|  2920|          0|
    |reg_966                  |  2920|   0|  2920|          0|
    |reg_972                  |    13|   0|    13|          0|
    |shl_ln_reg_2739          |    26|   0|    32|          6|
    |tmp_reg_2728             |   512|   0|   512|          0|
    |trunc_ln_reg_2713        |    26|   0|    26|          0|
    +-------------------------+------+----+------+-----------+
    |Total                    | 67018|   0| 67024|          6|
    +-------------------------+------+----+------+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_AWREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_AWADDR   |   in|    6|       s_axi|       control|        scalar|
|s_axi_control_WVALID   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_WREADY   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_WDATA    |   in|   32|       s_axi|       control|        scalar|
|s_axi_control_WSTRB    |   in|    4|       s_axi|       control|        scalar|
|s_axi_control_ARVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_ARREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_ARADDR   |   in|    6|       s_axi|       control|        scalar|
|s_axi_control_RVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_RREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_RDATA    |  out|   32|       s_axi|       control|        scalar|
|s_axi_control_RRESP    |  out|    2|       s_axi|       control|        scalar|
|s_axi_control_BVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_BREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_BRESP    |  out|    2|       s_axi|       control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_hs|     krnl_s2mm|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|     krnl_s2mm|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|     krnl_s2mm|  return value|
|m_axi_gmem_AWVALID     |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWREADY     |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWADDR      |  out|   64|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWID        |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWLEN       |  out|    8|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWSIZE      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWBURST     |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWLOCK      |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWCACHE     |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWPROT      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWQOS       |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWREGION    |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWUSER      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WVALID      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WREADY      |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WDATA       |  out|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_WSTRB       |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_WLAST       |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WID         |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WUSER       |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARVALID     |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARREADY     |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARADDR      |  out|   64|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARID        |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARLEN       |  out|    8|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARSIZE      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARBURST     |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARLOCK      |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARCACHE     |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARPROT      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARQOS       |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARREGION    |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARUSER      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RVALID      |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RREADY      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RDATA       |   in|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_RLAST       |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RID         |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RUSER       |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RRESP       |   in|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_BVALID      |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BREADY      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BRESP       |   in|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_BID         |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BUSER       |   in|    1|       m_axi|          gmem|       pointer|
|n2k_TDATA              |   in|  512|        axis|  n2k_V_data_V|       pointer|
|n2k_TVALID             |   in|    1|        axis|  n2k_V_dest_V|       pointer|
|n2k_TREADY             |  out|    1|        axis|  n2k_V_dest_V|       pointer|
|n2k_TDEST              |   in|   16|        axis|  n2k_V_dest_V|       pointer|
|n2k_TKEEP              |   in|   64|        axis|  n2k_V_keep_V|       pointer|
|n2k_TSTRB              |   in|   64|        axis|  n2k_V_strb_V|       pointer|
|n2k_TUSER              |   in|    1|        axis|  n2k_V_user_V|       pointer|
|n2k_TLAST              |   in|    1|        axis|  n2k_V_last_V|       pointer|
|n2k_TID                |   in|    1|        axis|    n2k_V_id_V|       pointer|
+-----------------------+-----+-----+------------+--------------+--------------+
