Running: fuse.exe -relaunch -intstyle "ise" -incremental -o "C:/Users/BEYNARD/Documents/GitHub/-ESE-VHDL-UART/UART/rx_uart_tb_isim_beh.exe" -prj "C:/Users/BEYNARD/Documents/GitHub/-ESE-VHDL-UART/UART/rx_uart_tb_beh.prj" "work.rx_uart_tb" 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/BEYNARD/Documents/GitHub/-ESE-VHDL-UART/UART/rx_uart.vhd" into library work
Parsing VHDL file "C:/Users/BEYNARD/Documents/GitHub/-ESE-VHDL-UART/UART/rx_uart_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling architecture behavioral of entity rx_uart [rx_uart_default]
Compiling architecture behavior of entity rx_uart_tb
Time Resolution for simulation is 1ps.
Compiled 6 VHDL Units
Built simulation executable C:/Users/BEYNARD/Documents/GitHub/-ESE-VHDL-UART/UART/rx_uart_tb_isim_beh.exe
Fuse Memory Usage: 35296 KB
Fuse CPU Usage: 577 ms
