[01/29 22:54:10      0s] 
[01/29 22:54:10      0s] Cadence Innovus(TM) Implementation System.
[01/29 22:54:10      0s] Copyright 2021 Cadence Design Systems, Inc. All rights reserved worldwide.
[01/29 22:54:10      0s] 
[01/29 22:54:10      0s] Version:	v21.10-p004_1, built Tue May 18 11:58:29 PDT 2021
[01/29 22:54:10      0s] Options:	
[01/29 22:54:10      0s] Date:		Wed Jan 29 22:54:10 2025
[01/29 22:54:10      0s] Host:		vlsicadclient05 (x86_64 w/Linux 3.10.0-1160.95.1.el7.x86_64) (6cores*12cpus*Intel(R) Core(TM) i7-8700 CPU @ 3.20GHz 12288KB)
[01/29 22:54:10      0s] OS:		Red Hat Enterprise Linux Workstation release 7.9 (Maipo)
[01/29 22:54:10      0s] 
[01/29 22:54:10      0s] License:
[01/29 22:54:10      0s] 		invs	Innovus Implementation System	21.1	checkout succeeded
[01/29 22:54:10      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[01/29 22:54:20      8s] Reset Parastics called with the command setExtractRCMode -reset@(#)CDS: Innovus v21.10-p004_1 (64bit) 05/18/2021 11:58 (Linux 3.10.0-693.el7.x86_64)
[01/29 22:54:22     10s] @(#)CDS: NanoRoute 21.10-p004_1 NR210506-1544/21_10-UB (database version 18.20.544) {superthreading v2.14}
[01/29 22:54:22     10s] @(#)CDS: AAE 21.10-p006 (64bit) 05/18/2021 (Linux 3.10.0-693.el7.x86_64)
[01/29 22:54:22     10s] @(#)CDS: CTE 21.10-p004_1 () May 13 2021 20:04:41 ( )
[01/29 22:54:22     10s] @(#)CDS: SYNTECH 21.10-b006_1 () Apr 18 2021 22:44:07 ( )
[01/29 22:54:22     10s] @(#)CDS: CPE v21.10-p004
[01/29 22:54:22     10s] @(#)CDS: IQuantus/TQuantus 20.1.2-s510 (64bit) Sun Apr 18 10:29:16 PDT 2021 (Linux 2.6.32-431.11.2.el6.x86_64)
[01/29 22:54:22     10s] @(#)CDS: OA 22.60-p052 Thu Feb 25 10:35:13 2021
[01/29 22:54:22     10s] @(#)CDS: SGN 20.10-d001 (01-Jun-2020) (64 bit executable, Qt5.9.0)
[01/29 22:54:22     10s] @(#)CDS: RCDB 11.15.0
[01/29 22:54:22     10s] @(#)CDS: STYLUS 21.10-d038_1 (02/12/2021 04:34 PST)
[01/29 22:54:22     10s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_19704_vlsicadclient05_vlsiuser_Xjjo4r.

[01/29 22:54:22     10s] Change the soft stacksize limit to 0.2%RAM (63 mbytes). Set global soft_stack_size_limit to change the value.
[01/29 22:54:24     12s] 
[01/29 22:54:24     12s] **INFO:  MMMC transition support version v31-84 
[01/29 22:54:24     12s] 
[01/29 22:54:24     12s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[01/29 22:54:24     12s] <CMD> suppressMessage ENCEXT-2799
[01/29 22:54:24     12s] <CMD> getVersion
[01/29 22:54:24     12s] [INFO] Loading PVS 21.12 fill procedures
[01/29 22:54:25     12s] <CMD> win
[01/29 22:54:46     19s] **WARN: (IMPOAX-793):	Problem in processing library definition file /home/vlsiuser/cds.lib - Unable to open library umc110ae at path /home/vlsiuser/umc110ae: Invalid Lib Path..
[01/29 22:57:54     96s] <CMD> set ::TimeLib::tsgMarkCellLatchConstructFlag 1
[01/29 22:57:54     96s] <CMD> set dbgDualViewAwareXTree 1
[01/29 22:57:54     96s] <CMD> set dcgHonorSignalNetNDR 1
[01/29 22:57:54     96s] <CMD> set defHierChar /
[01/29 22:57:54     96s] Set Default Input Pin Transition as 0.1 ps.
[01/29 22:57:54     96s] <CMD> set delaycal_input_transition_delay 0.1ps
[01/29 22:57:54     96s] <CMD> set distributed_client_message_echo 1
[01/29 22:57:54     96s] <CMD> set distributed_mmmc_disable_reports_auto_redirection 0
[01/29 22:57:54     96s] <CMD> set enable_ilm_dual_view_gui_and_attribute 1
[01/29 22:57:54     96s] <CMD> set enc_enable_print_mode_command_reset_options 1
[01/29 22:57:54     96s] <CMD> set floorplan_default_site CoreSite
[01/29 22:57:54     96s] <CMD> set fpIsMaxIoHeight 0
[01/29 22:57:54     96s] <CMD> set init_gnd_net VSS
[01/29 22:57:54     96s] <CMD> set init_lef_file {../lef/gsclib045_tech.lef ../lef/gsclib045_macro.lef}
[01/29 22:57:54     96s] <CMD> set init_mmmc_file ../counter1.view
[01/29 22:57:54     96s] <CMD> set init_original_verilog_files ../synthesis/reports/hdl_synthesis.v
[01/29 22:57:54     96s] <CMD> set init_pwr_net VDD
[01/29 22:57:54     96s] <CMD> set init_verilog ../synthesis/reports/hdl_synthesis.v
[01/29 22:57:54     96s] <CMD> get_message -id GLOBAL-100 -suppress
[01/29 22:57:54     96s] <CMD> get_message -id GLOBAL-100 -suppress
[01/29 22:57:54     96s] <CMD> set latch_time_borrow_mode max_borrow
[01/29 22:57:54     96s] <CMD> set metric_page_cfg_format {vivid {HUDDLE {!!map {version {!!str 2} data {!!seq {{!!map {id {!!str top} type {!!str tabs} tabs {!!seq {{!!map {title {!!str Masterboard} children {!!seq {{!!map {id {!!str masterboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} children {!!seq {{!!map {id {!!str masterboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str masterboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str masterboard_summary} type {!!str section} title {!!str {Stylus QOR summary}} children {!!seq {{!!map {id {!!str masterboard_summary_t} type {!!str table} per_snapshot {!!true 1} ar_metric_control {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str dft.registers.passing} title {!!str Passing} group {!!str DFT}}} {!!map {metric {!!str dft.registers.total} title {!!str Total} group {!!str DFT}}} {!!map {metric {!!str power} title {!!str Total} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} navigation {!!map {id {!!str power_leakage}}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str Power} navigation {!!map {id {!!str power_internal}}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str Power} navigation {!!map {id {!!str power_switching}}}}} {!!map {metric {!!str power.clock} title {!!str Clock} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}}}}}}}}}} {!!map {id {!!str masterboard_runtime} type {!!str section} title {!!str {Runtime Summary}} children {!!seq {{!!map {id {!!str masterboard_runtime_real_g} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str masterboard_runtime_cpu} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}} {!!map {id {!!str masterboard_reg2reg} type {!!str section} title {!!str {Timing Summary}} children {!!seq {{!!map {id {!!str masterboard_reg2reg_wns_g} type {!!str graph} per_snapshot {!!true 1} title {!!str {Setup reg2reg WNS}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_reg2reg_tns_g} type {!!str graph} per_snapshot {!!true 1} title {!!str {Setup reg2reg TNS}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} graph_type {!!str line}}}}}}}}}}} {!!map {id {!!str masterboard_power} type {!!str section} title {!!str {Power Summary}} children {!!seq {{!!map {id {!!str masterboard_power_total_g} type {!!str graph} per_snapshot {!!true 1} title {!!str {Total Power}} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Power} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_power_total_g} type {!!str graph} per_snapshot {!!true 1} title {!!str {Leakage Power}} ar_metric {!!seq {{!!map {metric {!!str power.leakage} title {!!str Power} graph_type {!!str line}}}}}}}}}}} {!!map {id {!!str masterboard_utilization} type {!!str section} title {!!str {Utilization Summary}} children {!!seq {{!!map {id {!!str masterboard_utilization_density_g} type {!!str graph} per_snapshot {!!true 1} title {!!str {Design Density}} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_utilization_stdcell_g} type {!!str graph} per_snapshot {!!true 1} title {!!str {Standard cell instances}} ar_metric {!!seq {{!!map {metric {!!str design.instances.std_cell} title {!!str {Instance count}} graph_type {!!str line}}}}}}}}}}}}}}} {!!map {title {!!str Dashboard} children {!!seq {{!!map {id {!!str dashboard_tabs} type {!!str tabs} tabs {!!seq {{!!map {title {!!str Summary} children {!!seq {{!!map {id {!!str summary_flow_t} type {!!str table} flip_axis {!!true 1} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}} {!!map {metric {!!str flowtool.status} title {!!str {Flowtool status}}}}}}}} {!!map {id {!!str design_image} type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image} title {!!str {Design Display}}}}}}}} {!!map {id {!!str summary_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} children {!!seq {{!!map {id {!!str summary_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str summary_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str summary_qor} type {!!str section} title {!!str {Stylus QOR summary}} children {!!seq {{!!map {id {!!str summary_qor_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str dft.registers.passing} title {!!str Passing} group {!!str DFT}}} {!!map {metric {!!str dft.registers.total} title {!!str Total} group {!!str DFT}}} {!!map {metric {!!str power} title {!!str Total} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} navigation {!!map {id {!!str power_leakage}}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str Power} navigation {!!map {id {!!str power_internal}}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str Power} navigation {!!map {id {!!str power_switching}}}}} {!!map {metric {!!str power.clock} title {!!str Clock} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}}}}}}}}}} {!!map {id {!!str summary_cpu} type {!!str section} title {!!str {Stylus runtime summary}} children {!!seq {{!!map {id {!!str summary_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str summary_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Timing} children {!!seq {{!!map {id {!!str timing_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str timing_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str timing_setup} type {!!str section} title {!!str {Setup Timing}} children {!!seq {{!!map {id {!!str setup_tns_histogram_controls} type {!!str histogram_controls} parent_id {!!str timing_setup}}} {!!map {id {!!str setup_tns_histogram_first} type {!!str histogram} title {!!str {Setup TNS}} parent_id {!!str timing_setup} show_label_every {!!int 10} ar_metric {!!seq {{!!map {metric {!!str timing.setup.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str setup_tns_histogram_second} type {!!str histogram} title {!!str {Setup TNS}} parent_id {!!str timing_setup} show_label_every {!!int 10} ar_metric {!!seq {{!!map {metric {!!str timing.setup.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str timing_setup_t} type {!!str table} per_snapshot {!!true 1} collapsible_key {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}}}} {!!map {id {!!str setup_violating_paths_section} type {!!str section} title {!!str {Worst Setup Paths}} children {!!seq {{!!map {id {!!str setup_violating_paths} type {!!str violating_paths} title {!!str {Worst Setup Paths}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.paths}}} {!!map {metric {!!str timing.setup.paths.path_group:*}}}}}}}}}}} {!!map {id {!!str path_depth} type {!!str section} title {!!str {Path Depth Analysis}} hidden {!!true 1} children {!!seq {{!!map {id {!!str path_depth_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.path_depth.min} title {!!str min} group {!!str {Path Depth}}}} {!!map {metric {!!str timing.setup.path_depth.max} title {!!str max} group {!!str {Path Depth}}}} {!!map {metric {!!str timing.setup.path_depth.mean} title {!!str mean} group {!!str {Path Depth}}}} {!!map {metric {!!str timing.setup.path_depth.std_dev} title {!!str std_dev} group {!!str {Path Depth}}}} {!!map {metric {!!str timing.setup.cell_depth.min} title {!!str min} group {!!str {Cell Depth}}}} {!!map {metric {!!str timing.setup.cell_depth.max} title {!!str max} group {!!str {Cell Depth}}}} {!!map {metric {!!str timing.setup.cell_depth.mean} title {!!str mean} group {!!str {Cell Depth}}}} {!!map {metric {!!str timing.setup.cell_depth.std_dev} title {!!str std_dev} group {!!str {Cell Depth}}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}} {!!map {id {!!str path_depth_histogram} type {!!str histogram} title {!!str {Path Depth}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.path_depth.histogram}}}}} show_label_every {!!int 5}}} {!!map {id {!!str cell_depth_histogram} type {!!str histogram} title {!!str {Cell Depth}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.cell_depth.histogram}}}}} show_label_every {!!int 5}}}}}}} {!!map {id {!!str timing_hold} type {!!str section} title {!!str {Hold Timing}} children {!!seq {{!!map {id {!!str setup_tns_histogram_controls} type {!!str histogram_controls} parent_id {!!str timing_hold}}} {!!map {id {!!str hold_tns_histogram_first} type {!!str histogram} title {!!str {Hold TNS}} parent_id {!!str timing_hold} show_label_every {!!int 10} ar_metric {!!seq {{!!map {metric {!!str timing.hold.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str hold_tns_histogram_second} type {!!str histogram} title {!!str {Hold TNS}} parent_id {!!str timing_hold} show_label_every {!!int 10} ar_metric {!!seq {{!!map {metric {!!str timing.hold.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str timing_hold_t} type {!!str table} per_snapshot {!!true 1} collapsible_key {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.hold.type} title {!!str Type}}} {!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}}}} {!!map {id {!!str hold_violating_paths_section} type {!!str section} title {!!str {Worst Hold Paths}} children {!!seq {{!!map {id {!!str hold_violating_paths} type {!!str violating_paths} title {!!str {Worst Hold Paths}} ar_metric {!!seq {{!!map {metric {!!str timing.hold.paths}}} {!!map {metric {!!str timing.hold.paths.path_group:*}}}}}}}}}}} {!!map {id {!!str timing_drv} type {!!str section} title {!!str {Design Rule Violations}} children {!!seq {{!!map {id {!!str timing_drv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}} {!!map {id {!!str timing_double_clocking} type {!!str section} title {!!str {Double Clocking}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_double_clocking_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!false 0} key {!!map {View {!!str timing.si.double_clocking.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.si.double_clocking.frequency_violations.analysis_view:%} title {!!str {Frequency Violations}}}} {!!map {metric {!!str timing.si.double_clocking.report_file.analysis_view:%} title {!!str {Report File}}}}}}}}}}}} {!!map {id {!!str timing_min_pulse_width} type {!!str section} title {!!str {Min Pulse Width}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_min_pulse_width_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!false 0} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.wns} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps} group {!!str Clocktree} title {!!str FEPS}}}}}}} {!!map {id {!!str timing_min_pulse_width_breakdown_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!false 0} key {!!map {View {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*} Clock {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str FEPS}}}}}}}}}}}}}}} {!!map {id {!!str timing_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str timing_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str timing_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Clock} children {!!seq {{!!map {id {!!str clock_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str clock_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str clock_phys} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str clock_phys_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}}}} {!!map {id {!!str clock_phys_cell_insts} type {!!str section} title {!!str {Per Cell Instances}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_cell_insts_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total}}} {!!map {metric {!!str clock.instances_distribution.buffer.base_cell:*} group {!!str #Buffers}}} {!!map {metric {!!str clock.instances_distribution.inverter.base_cell:*} group {!!str #Inverters}}} {!!map {metric {!!str clock.instances_distribution.clkgate.base_cell:*} group {!!str {#Clock Gates}}}} {!!map {metric {!!str clock.instances_distribution.nonicg.base_cell:*} group {!!str {#Non Integrated}}}} {!!map {metric {!!str clock.instances_distribution.logic.base_cell:*} group {!!str #Logic}}}}}}}}}}} {!!map {id {!!str clock_phys_cell_area} type {!!str section} title {!!str {Per Cell Area}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_cell_area_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.area.total} title {!!str Total}}} {!!map {metric {!!str clock.area_distribution.buffer.base_cell:*} group {!!str Buffers}}} {!!map {metric {!!str clock.area_distribution.inverter.base_cell:*} group {!!str Inverters}}} {!!map {metric {!!str clock.area_distribution.clkgate.base_cell:*} group {!!str {Clock Gates}}}} {!!map {metric {!!str clock.area_distribution.nonicg.base_cell:*} group {!!str {Non Integrated}}}} {!!map {metric {!!str clock.area_distribution.logic.base_cell:*} group {!!str Logic}}}}}}}}}}} {!!map {id {!!str clock_phys_creator} type {!!str section} title {!!str {Cell Creators}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_creator_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.buffer.creator.*} group {!!str Buffers}}} {!!map {metric {!!str clock.instances.inverter.creator.*} group {!!str Inverters}}}}}}}}}}} {!!map {id {!!str clock_phys_nets} type {!!str section} title {!!str Nets} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_nets_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.nets.length.total} title {!!str Total} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.top} title {!!str Top} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.trunk} title {!!str Trunk} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.leaf} title {!!str Leaf} group {!!str Nets}}}}}}}}}}} {!!map {id {!!str clock_phys_cap} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str clock_phys_cap_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}}}} {!!map {id {!!str clock_phys_buffer_constraint} type {!!str section} title {!!str {Buffer Depth Constraints}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_buffer_constraint_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.buffer_depth_constraint.skew_group:*.*}}}}}}}}}}} {!!map {id {!!str clock_phys_stage_constraint} type {!!str section} title {!!str {Stage Depth Constraints}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_stage_constraint_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.stage_depth_constraint.*}}}}}}}}}}} {!!map {id {!!str clock_drv} type {!!str section} title {!!str DRV} children {!!seq {{!!map {id {!!str clock_drv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}}}} {!!map {id {!!str clock_drv_detail} type {!!str section} title {!!str Detail} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_detail_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.*}} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.*}} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.*} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.*} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.*} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.*} group {!!str Fanout}}}}}}}}}}} {!!map {id {!!str clock_drv_halo} type {!!str section} title {!!str {Clock Halo}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_halo_t} type {!!str table} auto_hide {!!true 1} key {!!map {{Clock Tree} {!!str clock.halo.clock_tree:*.count}}} ar_metric {!!seq {{!!map {metric {!!str clock.halo.clock_tree:%.count} group {!!str Count}}} {!!map {metric {!!str clock.halo.clock_tree:%.violations} group {!!str Violations}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar} type {!!str section} title {!!str Transition} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_t} type {!!str table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar_early} type {!!str section} title {!!str {Per corner/clock tree transition Target (early)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_early_t} type {!!str table} auto_hide {!!true 1} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.early.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.early.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar_late} type {!!str section} title {!!str {Per corner/clock tree transition Target (late)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_late_t} type {!!str table} auto_hide {!!true 1} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.late.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.late.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_top} type {!!str section} title {!!str {Top Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_top_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.top.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.top.%.*}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_trunk} type {!!str section} title {!!str {Trunk Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_trunk_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.trunk.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.trunk.%.*}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_leaf} type {!!str section} title {!!str {Leaf Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_leaf_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.leaf.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.leaf.%.*}}}}}}}}}}} {!!map {id {!!str clock_skew} type {!!str section} title {!!str Latency/Skew} children {!!seq {{!!map {id {!!str clock_skew_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}}}} {!!map {id {!!str clock_skew_early_detail} type {!!str section} title {!!str {Per group/corner (early)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_skew_early_detail_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.early.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.early.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.total} title {!!str Total}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.gate} title {!!str Gate}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.wire} title {!!str Wire}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target} title {!!str Target}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target_met} title {!!str {Target Met}}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.skew_band.*} group {!!str {Skew band}}}}}}}}}}}} {!!map {id {!!str clock_skew_late_detail} type {!!str section} title {!!str {Per group/corner (late)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_skew_late_detail_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.late.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.late.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.total} title {!!str Total} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.gate} title {!!str Gate} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.wire} title {!!str Wire} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target} title {!!str Target} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target_met} title {!!str {Target Met}} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.skew_band.*} group {!!str {Skew band}}}}}}}}}}}} {!!map {id {!!str cts_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str cts_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str cts_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Design} children {!!seq {{!!map {id {!!str design_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str design_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str design_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str physical_physical} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str physical_physical_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}}}} {!!map {id {!!str physical_physical_insts} type {!!str section} title {!!str {Instances Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_insts_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.instances.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.instances.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.instances.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.instances.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.instances.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.instances.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.instances.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.instances.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.instances} title {!!str total} group {!!str Total}}}}}}}}}}} {!!map {id {!!str physical_physical_area} type {!!str section} title {!!str {Area Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_area_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.area.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.area.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.area.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.area.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.area.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.area.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.area.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.area.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.area.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.area} title {!!str total} group {!!str Total}}}}}}}}}}} {!!map {id {!!str physical_physical_multibit} type {!!str section} title {!!str {Multibit Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_multibit_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.multibit.*}}}}}}}}}}} {!!map {id {!!str physical_physical_dp} type {!!str section} title {!!str {Data Path Report}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_dp_t} type {!!str table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.datapath.area.type:datapath_modules} group {!!str {Datapath Modules}} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:datapath_modules} group {!!str {Datapath Modules}} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:external_muxes} group {!!str {External Muxes}} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:external_muxes} group {!!str {External Muxes}} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:others} group {!!str Others} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:others} group {!!str Others} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:total} group {!!str Total} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:total} group {!!str Total} title {!!str Ratio}}}}}}}}}}} {!!map {id {!!str physical_physical_vth} type {!!str section} title {!!str {Vth Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_vth_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.vth:%} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str design.instances.vth:%.ratio} group {!!str Instances} title {!!str Ratio}}} {!!map {metric {!!str design.area.vth:%} group {!!str Area} title {!!str Total}}} {!!map {metric {!!str design.area.vth:%.ratio} group {!!str Area} title {!!str Ratio}}}}}}}}}}} {!!map {id {!!str physical_physical_lf} type {!!str section} title {!!str {Instances by Function}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_lf_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.function:*}}}}}}}}}}} {!!map {id {!!str physical_physical_ds} type {!!str section} title {!!str {Instances by Size}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_ds_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.strength:*}}}}}}}}}}} {!!map {id {!!str physical_physical_hinst} type {!!str section} title {!!str Per-Block} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_hinst_t} type {!!str table} auto_hide {!!true 1} hierarchical_separator {!!str /} key {!!map {Block {!!str design.instances.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.hinst:%} title {!!str Instances} graph_type {!!str treemap}}} {!!map {metric {!!str design.area.hinst:%} title {!!str Area} graph_type {!!str treemap}}}}}}}}}}} {!!map {id {!!str physical_check_place} type {!!str section} title {!!str {Check Place}} children {!!seq {{!!map {id {!!str physical_check_place_t} type {!!str table} flip_axis {!!true 1} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}}}} {!!map {id {!!str physical_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str physical_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str physical_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Power} children {!!seq {{!!map {id {!!str power_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str power_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str power_power} type {!!str section} title {!!str Power} children {!!seq {{!!map {id {!!str power_power_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}}}} {!!map {id {!!str power_leakage} type {!!str section} title {!!str {Leakage Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_leakage_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.leakage.type:*} group {!!str {Leakage Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_internal} type {!!str section} title {!!str {Internal Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_internal_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.internal.type:*} group {!!str {Internal Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_switching} type {!!str section} title {!!str {Switching Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_switching_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.switching.type:*} group {!!str {Switching Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_clock_gating} type {!!str section} title {!!str {Clock Gating Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_clock_gating_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!false 0} ar_metric {!!seq {{!!map {metric {!!str power.cg.clock_gates} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str power.cg.clock_gates.genus} group {!!str Instances} title {!!str Genus}}} {!!map {metric {!!str power.cg.clock_gates.user} group {!!str Instances} title {!!str User}}} {!!map {metric {!!str power.cg.gated_bits} group {!!str {Gated Bits}} title {!!str Total}}} {!!map {metric {!!str power.cg.gated_bits.pct} group {!!str {Gated Bits}} title {!!str Percent}}} {!!map {metric {!!str power.cg.gated_bits.genus} group {!!str {Gated Bits}} title {!!str Genus}}} {!!map {metric {!!str power.cg.gated_bits.user} group {!!str {Gated Bits}} title {!!str User}}} {!!map {metric {!!str power.cg.gated_flops} group {!!str {Gated Flops}} title {!!str Total}}} {!!map {metric {!!str power.cg.gated_flops.pct} group {!!str {Gated Flops}} title {!!str Percent}}} {!!map {metric {!!str power.cg.gated_flops.genus} group {!!str {Gated Flops}} title {!!str Genus}}} {!!map {metric {!!str power.cg.gated_flops.user} group {!!str {Gated Flops}} title {!!str User}}} {!!map {metric {!!str power.cg.ungated_bits} group {!!str {Ungated Bits}} title {!!str Total}}} {!!map {metric {!!str power.cg.ungated_bits.pct} group {!!str {Ungated Bits}} title {!!str Percent}}} {!!map {metric {!!str power.cg.ungated_flops} group {!!str {Ungated Flops}} title {!!str Total}}} {!!map {metric {!!str power.cg.ungated_flops.pct} group {!!str {Ungated Flops}} title {!!str Percent}}} {!!map {metric {!!str power.cg.activity_saving} group {!!str Activity} title {!!str Total}}} {!!map {metric {!!str power.cg.activity_saving.hst} group {!!str Activity} title {!!str Distribution} graph_type {!!str histogram}}}}}}}}}}} {!!map {id {!!str power_per_block} type {!!str section} title {!!str {Per Block}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_per_block_t} type {!!str table} auto_hide {!!true 1} hierarchical_separator {!!str /} key {!!map {Block {!!str power.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str power.hinst:%} title {!!str Total} graph_type {!!str treemap}}} {!!map {metric {!!str power.switching.hinst:%} title {!!str Switching} graph_type {!!str treemap}}} {!!map {metric {!!str power.leakage.hinst:%} title {!!str Leakage} graph_type {!!str treemap}}} {!!map {metric {!!str power.internal.hinst:%} title {!!str Internal} graph_type {!!str treemap}}}}}}}}}}} {!!map {id {!!str emir_emir} type {!!str section} title {!!str {Rail Analysis}} hidden {!!true 1} children {!!seq {{!!map {id {!!str emir_t} type {!!str table} auto_hide {!!true 1} key {!!map {Net {!!str rail.referencevoltage.net:*}}} ar_metric {!!seq {{!!map {metric {!!str rail.thresholdvoltage.net:%} title {!!str T} group {!!str Voltage}}} {!!map {metric {!!str rail.referencevoltage.net:%} title {!!str R} group {!!str Voltage}}} {!!map {metric {!!str rail.gridcap.net:%} title {!!str Grid} group {!!str Cap}}} {!!map {metric {!!str rail.intrinsiccap.net:%} title {!!str Intrinsic} group {!!str Cap}}} {!!map {metric {!!str rail.loadingcap.net:%} title {!!str Loading} group {!!str Cap}}} {!!map {metric {!!str rail.totalcap.net:%} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str rail.averagedemandcurrent.net:%} title {!!str Avg} group {!!str TC_SUM}}} {!!map {metric {!!str rail.peakdemandcurrent.net:%} title {!!str Peak} group {!!str TC_SUM}}} {!!map {metric {!!str rail.averagesupplycurrent.net:%} title {!!str Avg} group {!!str VC_SUM}}} {!!map {metric {!!str rail.peaksupplycurrent.net:%} title {!!str Peak} group {!!str VC_SUM}}} {!!map {metric {!!str rail.rj.min.net:%} title {!!str Min} group {!!str RJ}}} {!!map {metric {!!str rail.rj.max.net:%} title {!!str Max} group {!!str RJ}}} {!!map {metric {!!str rail.rj.avg.net:%} title {!!str Avg} group {!!str RJ}}} {!!map {metric {!!str rail.rj.violations.net:%} title {!!str Viols} group {!!str RJ}}} {!!map {metric {!!str rail.ir.dynamic.min.net:%} title {!!str Min} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.max.net:%} title {!!str Max} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.avg.net:%} title {!!str Avg} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.violations.net:%} title {!!str Viols} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.static.min.net:%} title {!!str Min} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.max.net:%} title {!!str Max} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.avg.net:%} title {!!str Avg} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.violations.net:%} title {!!str Viols} group {!!str {Static IR}}}} {!!map {metric {!!str rail.worstircycle.net:%} title {!!str {Worst IR Cycle}} group {!!str Simulation}}} {!!map {metric {!!str rail.rushcurrent.net:%} title {!!str {Rush Current}} group {!!str Simulation}}} {!!map {metric {!!str rail.wakeuptime.net:%} title {!!str {Wake Up Time}} group {!!str Simulation}}} {!!map {metric {!!str rail.totalpowerswitchesturnedon.net:%} title {!!str {Power Switches On}} group {!!str Simulation}}}}}}} {!!map {id {!!str emir_iv_t} type {!!str table} auto_hide {!!true 1} key {!!map {{Domain | Net} {!!str rail.worstivreport.name:*.type:*}}} ar_metric {!!seq {{!!map {metric {!!str rail.worstivreport.name:%.type:%} title {!!str {IV Reports}} link_file_metric {!!str rail.worstivreport.name:%.type:%}}}}}}} {!!map {id {!!str emir_em} type {!!str section} title {!!str {AC Limit}} children {!!seq {{!!map {id {!!str emir_em_t} type {!!str table} ar_metric {!!seq {{!!map {metric {!!str check.ac_limit.rms} title {!!str RMS} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.peak} title {!!str Peak} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.avg} title {!!str Avg} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.rms} title {!!str RMS} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.peak} title {!!str Peak} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.avg} title {!!str Avg} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.rms} title {!!str RMS} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.peak} title {!!str Peak} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.avg} title {!!str Avg} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.wiresegment.rms} title {!!str RMS} group {!!str {Wire Segments}}}} {!!map {metric {!!str check.ac_limit.wiresegment.peak} title {!!str Peak} group {!!str {Wire Segments}}}} {!!map {metric {!!str check.ac_limit.wiresegment.avg} title {!!str Avg} group {!!str {Wire Segments}}}}}}}}}}}} {!!map {id {!!str emir_frequency_violations} type {!!str section} title {!!str {Frequency Violations}} children {!!seq {{!!map {id {!!str emir_frequency_violations_t} type {!!str table} auto_hide {!!true 1} key {!!map {View {!!str frequency.violations.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str frequency.instances} title {!!str Instances} group {!!str Total}}} {!!map {metric {!!str frequency.violations.analysis_view:%} title {!!str Violations} group {!!str All}}} {!!map {metric {!!str frequency.violations.clock.analysis_view:%} title {!!str Violations} group {!!str Clock}}}}}}}}}}}}}}} {!!map {id {!!str power_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str power_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str power_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Test} children {!!seq {{!!map {id {!!str power_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str test_dashboard_filter} type {!!str run_snapshot_filter}}}}}}} {!!map {id {!!str faults} type {!!str section} title {!!str Summmary} hidden {!!false 0} children {!!seq {{!!map {id {!!str test_design} type {!!str section} title {!!str {Design Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str test_design_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances} group {!!str Design} title {!!str Insts}}} {!!map {metric {!!str design.instances.register} group {!!str Design} title {!!str Flops}}} {!!map {metric {!!str design.ports.input} group {!!str Ports} title {!!str Input}}} {!!map {metric {!!str design.ports.output} group {!!str Ports} title {!!str Output}}} {!!map {metric {!!str design.ports.inout} group {!!str Ports} title {!!str Bidi}}}}}}}}}}} {!!map {id {!!str fault_coverage} type {!!str section} title {!!str {Fault Coverage Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str fault_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Type {!!str atpg.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.stats:%.atcov} title {!!str %ATCOV}}} {!!map {metric {!!str atpg.stats:%.total_faults} title {!!str {Total Faults}}}} {!!map {metric {!!str atpg.stats:%.untested_faults} title {!!str {Untested Faults}}}} {!!map {metric {!!str atpg.stats:%.tested_faults} title {!!str {Tested Faults}}}} {!!map {metric {!!str atpg.stats:%.tested_faults} title {!!str {Tested Faults}}}} {!!map {metric {!!str atpg.stats:%.possible_faults} title {!!str {Possible Faults}}}} {!!map {metric {!!str atpg.stats:%.redundant_faults} title {!!str {Redundant Faults}}}}}}}}}}}} {!!map {id {!!str fault_count} type {!!str section} title {!!str {Fault Count}} hidden {!!true 1} children {!!seq {{!!map {id {!!str ignored_faults_t} type {!!str table} flip_axis {!!true 1} per_snapshot {!!true 1} key {!!map {Type {!!str atpg.stats:*.ignored_faults}}} ar_metric {!!seq {{!!map {metric {!!str atpg.stats:%.ignored_faults} title {!!str {Ignored Fault Count}}}}}}}}}}}}}}}} {!!map {id {!!str testmode} type {!!str section} title {!!str Testmodes} hidden {!!false 0} children {!!seq {{!!map {id {!!str testmode_summary} type {!!str section} title {!!str {Testmode Summary}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_summary_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str tsv.testmode:*.is_opcg}}} ar_metric {!!seq {{!!map {metric {!!str tsv.testmode:%.compression_type} title {!!str {Compression (xor/misr)}}}} {!!map {metric {!!str tsv.testmode:%.is_decomp} title {!!str Decompression}}} {!!map {metric {!!str tsv.testmode:%.is_opcg} title {!!str {Is OPCG}}}} {!!map {metric {!!str tsv.testmode:%.masking_type} title {!!str {Masking Type}}}} {!!map {metric {!!str tsv.testmode:%.is_low_power_gating} title {!!str {Is Low Power Gating}}}} {!!map {metric {!!str tsv.testmode:%.is_lbist} title {!!str {Is Lbist}}}} {!!map {metric {!!str tsv.testmode:%.is_2d_elastic} title {!!str {Is 2D Elastic}}}}}}}}}}}} {!!map {id {!!str testmode_summary} type {!!str section} title {!!str {Testmode Coverage}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.stats:%.atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.stats:%.total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.stats:%.untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.stats:%.redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str global_coverage} type {!!str section} title {!!str {Global Coverage}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_global_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.stats:*.global_atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.stats:%.global_atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str scan_chains} type {!!str section} title {!!str {Scan Chain Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_scan_chain_details_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str tsv.testmode:*.num_controllable_chains}}} ar_metric {!!seq {{!!map {metric {!!str tsv.testmode:%.num_controllable_chains} title {!!str {#control chains}}}} {!!map {metric {!!str tsv.testmode:%.num_observable_chains} title {!!str {#observe chains}}}} {!!map {metric {!!str tsv.testmode:%.num_controllable_and_observable_chains} title {!!str {#controllable and observe chains}}}} {!!map {metric {!!str tsv.testmode:%.longest_scan_chain} title {!!str {Longest Scan Chain}}}} {!!map {metric {!!str tsv.testmode:%.shortest_scan_chain} title {!!str {Shortest Scan Chain}}}}}}}}}}}} {!!map {id {!!str pattern_statistics} type {!!str section} title {!!str {Pattern Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_pattern_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.num_tests}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.num_scan_tests} title {!!str {#scan tests}}}} {!!map {metric {!!str atpg.testmode:%.num_scan_delay_tests} title {!!str {#scan delay tests}}}} {!!map {metric {!!str atpg.testmode:%.num_logic_tests} title {!!str {#logic tests}}}} {!!map {metric {!!str atpg.testmode:%.num_logic_delay_tests} title {!!str {#logic delay tests}}}} {!!map {metric {!!str atpg.testmode:%.num_iddq_tests} title {!!str {#iddq tests}}}} {!!map {metric {!!str atpg.testmode:%.num_tests} title {!!str #tests}}}}}}}}}}}}}}} {!!map {id {!!str experiments} type {!!str section} title {!!str Experiments} hidden {!!false 0} children {!!seq {{!!map {id {!!str experiments_global_statistics} type {!!str section} title {!!str {Global Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str global_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.stats:*.global_atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_tcov} title {!!str TCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str experiments_global_statistics} type {!!str section} title {!!str {Testmode Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str global_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.tcov} title {!!str TCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str experiments_pattern_statistics} type {!!str section} title {!!str {Final Pattern Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str final_patterns_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.num_tests}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.num_scan_tests} title {!!str {#scan tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_scan_delay_tests} title {!!str {#scan delay tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_logic_tests} title {!!str {#logic tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_logic_delay_tests} title {!!str {#logic delay tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_iddq_tests} title {!!str {#iddq tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_tests} title {!!str #tests}}}}}}}}}}}}}}}}}}} {!!map {title {!!str Route} children {!!seq {{!!map {id {!!str route_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str route_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str route_route} type {!!str section} title {!!str Routing} children {!!seq {{!!map {id {!!str route_image} type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image} title {!!str {Design Display}}}} {!!map {metric {!!str design.route.drc.image} title {!!str {Route DRC}}}}}}}} {!!map {id {!!str route_route_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.shielding.*} group {!!str Shielding}}} {!!map {metric {!!str route.drc} title {!!str Routing} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str check.drc} title {!!str Routing} group {!!str {Check DRC}} link_file_metric {!!str check.drc.report_file}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}} link_file_metric {!!str check.antenna.report_file}}}}}}}}}}} {!!map {id {!!str route_overflow} type {!!str section} title {!!str {Congestion Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_overflow_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow} title {!!str Total}}} {!!map {metric {!!str route.overflow.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str per_layer_drc} type {!!str section} title {!!str {Per Layer DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_layer_drc_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {metric {!!str %.drc.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str per_type_drc} type {!!str section} title {!!str {Per Type DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_type_drc_t} type {!!str table} flip_axis {!!true 1} auto_hide {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {metric {!!str %.drc.type:*} group {!!str Type}}}}}}}}}}} {!!map {id {!!str per_layer_type} type {!!str section} title {!!str {Per Layer & Type DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_layer_type_t} type {!!str table} flip_axis {!!true 1} key {!!map {Tool {!!str *.drc} Layer {!!str route.drc.layer:*}}} ar_metric {!!seq {{!!map {metric {!!str %.drc.layer:%.type:*} group {!!str Type}}}}}}}}}}} {!!map {id {!!str route_via} type {!!str section} title {!!str {Via Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_via_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.via.total} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.via.layer:*} group {!!str Vias}}} {!!map {metric {!!str route.via.singlecut} title {!!str Total} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.percentage} title {!!str Percent} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.layer:*} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.multicut} title {!!str Total} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.percentage} title {!!str Percent} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.layer:*} group {!!str {Multiple Cut Vias}}}}}}}}}}}} {!!map {id {!!str rblkg} type {!!str section} title {!!str {Blockage Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str rblkg_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.blockages.route.area} title {!!str Total}}} {!!map {metric {!!str design.blockages.route.area.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str route_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str route_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str route_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Flow} children {!!seq {{!!map {id {!!str flow_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str flow_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str flow_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str flow_log_flow} type {!!str section} title {!!str {Log and Flow Info}} children {!!seq {{!!map {id {!!str flow_log_flow_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}} link_file_metric {!!str flow.log}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}}}}}}}} {!!map {id {!!str fv} type {!!str section} title {!!str {Formal Verification}} hidden {!!true 1} children {!!seq {{!!map {id {!!str fv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str fv.result} title {!!str Result}}} {!!map {metric {!!str fv.points:*} group {!!str Points}}}}}}}}}}} {!!map {id {!!str flow_config} type {!!str section} title {!!str {Non-Default Root Config Options}} children {!!seq {{!!map {id {!!str flow_config_t} type {!!str dict_table} metric {!!map {metric {!!str flow.root_config}}}}}}}}} {!!map {id {!!str flow_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str flow_machine_t} type {!!str table} flip_axis {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}} {!!map {id {!!str flow_runtime_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.machine.load} title {!!str Load} group {!!str Machine}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resi} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resi}} group {!!str Memory}}}}}}} {!!map {id {!!str flow_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str flow_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}} html {HUDDLE {!!seq {{!!map {Summary {!!seq {{!!map {summary_flow {!!map {type {!!str header} title {!!str {}}}}}} {!!map {summary_flow_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}} {!!map {metric {!!str flowtool.status} title {!!str {Flowtool status}}}}}}}}}} {!!map {design_image {!!map {type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image} title {!!str {Design Display}}}}}}}}}} {!!map {summary_qor {!!map {type {!!str header} title {!!str {Stylus QOR summary}}}}}} {!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} link_table {!!str power_power}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} link_table {!!str flow_cpu}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} link_table {!!str flow_cpu}}}}}}}}} {!!map {summary_cpu {!!map {type {!!str header} title {!!str {Stylus runtime summary}}}}}} {!!map {summary_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Timing {!!seq {{!!map {timing_setup {!!map {type {!!str header} title {!!str {Setup Timing}}}}}} {!!map {setup_tns_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.setup.histogram} title {!!str {Setup TNS (Per Group)}}}} show_label_every {!!int 10}}}}} {!!map {setup_tns_view_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Setup TNS (Per View)}}}} show_label_every {!!int 10}}}}} {!!map {timing_setup_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_hold {!!map {type {!!str header} title {!!str {Hold Timing}}}}}} {!!map {hold_tns_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.hold.histogram} title {!!str {Hold TNS (Per Group)}}}} show_label_every {!!int 10}}}}} {!!map {hold_tns_view_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Hold TNS (Per View)}}}} show_label_every {!!int 10}}}}} {!!map {timing_hold_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.hold.type} title {!!str Type}}} {!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_drv {!!map {type {!!str header} title {!!str {Design Rule Violations}}}}}} {!!map {timing_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}}}} {!!map {timing_double_clocking {!!map {type {!!str collapse_header} nested {!!map {timing_double_clocking_t {!!map {type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.si.double_clocking.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.si.double_clocking.frequency_violations.analysis_view:%} title {!!str {Frequency Violations}}}} {!!map {metric {!!str timing.si.double_clocking.report_file.analysis_view:%} title {!!str {Report File}}}}}}}}}} hidden {!!true 1} title {!!str {Double Clocking}}}}}} {!!map {timing_min_pulse_width {!!map {type {!!str collapse_header} nested {!!map {timing_min_pulse_width_t {!!map {type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*} Clock {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:*} {View | Clock} {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*.clock:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str FEPS}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Min Pulse Width Timing}}}}}} {!!map {timing_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {timing_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Clock {!!seq {{!!map {clock_phys {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {clock_phys_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Instances} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Area} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}} {!!map {clock_phys_detail {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cell_insts {!!map {type {!!str collapse_header} nested {!!map {clock_phys_cell_insts_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total}}} {!!map {title {!!str { }} group {!!str #Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.buffer.base_cell:*} group {!!str #Buffers}}} {!!map {title {!!str { }} group {!!str #Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.inverter.base_cell:*} group {!!str #Inverters}}} {!!map {title {!!str { }} group {!!str {#Clock Gates}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.clkgate.base_cell:*} group {!!str {#Clock Gates}}}} {!!map {title {!!str { }} group {!!str {#Non Integrated}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.nonicg.base_cell:*} group {!!str {#Non Integrated}}}} {!!map {title {!!str { }} group {!!str #Logic} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.logic.base_cell:*} group {!!str #Logic}}}}}}}}} hidden {!!true 1} title {!!str {Per Cell Instances}}}}}} {!!map {clock_phys_cell_area {!!map {type {!!str collapse_header} nested {!!map {clock_phys_cell_area_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.area.total} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.buffer.base_cell:*} group {!!str Buffers}}} {!!map {title {!!str { }} group {!!str Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.inverter.base_cell:*} group {!!str Inverters}}} {!!map {title {!!str { }} group {!!str {Clock Gates}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.clkgate.base_cell:*} group {!!str {Clock Gates}}}} {!!map {title {!!str { }} group {!!str {Non Integrated}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.nonicg.base_cell:*} group {!!str {Non Integrated}}}} {!!map {title {!!str { }} group {!!str Logic} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.logic.base_cell:*} group {!!str Logic}}}}}}}}} hidden {!!true 1} title {!!str {Per Cell Area}}}}}} {!!map {clock_phys_creator {!!map {type {!!str collapse_header} nested {!!map {clock_phys_creator_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer.creator.*} group {!!str Buffers}}} {!!map {title {!!str { }} group {!!str Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.inverter.creator.*} group {!!str Inverters}}}}}}}}} hidden {!!true 1} title {!!str {Cell Creators}}}}}} {!!map {clock_phys_nets {!!map {type {!!str collapse_header} nested {!!map {clock_phys_nets_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.nets.length.total} title {!!str Total} group {!!str Nets}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Nets} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.nets.length.top} title {!!str Top} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.trunk} title {!!str Trunk} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.leaf} title {!!str Leaf} group {!!str Nets}}}}}}}}} hidden {!!true 1} title {!!str Nets}}}}} {!!map {clock_phys_cap {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cap_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Wire} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {title {!!str { }} group {!!str Gate} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {title {!!str { }} group {!!str Total} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}} {!!map {clock_phys_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_buffer_constraint {!!map {type {!!str collapse_header} nested {!!map {clock_phys_buffer_constraint_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.buffer_depth_constraint.skew_group:*.*}}}}}}}}} hidden {!!true 1} title {!!str {Buffer Depth Constraints}}}}}} {!!map {clock_phys_stage_constraint {!!map {type {!!str collapse_header} nested {!!map {clock_phys_stage_constraint_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.stage_depth_constraint.*}}}}}}}}} hidden {!!true 1} title {!!str {Stage Depth Constraints}}}}}} {!!map {clock_drv {!!map {type {!!str header} title {!!str DRV}}}}} {!!map {clock_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}} {!!map {clock_drv_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_drv_detail {!!map {type {!!str collapse_header} nested {!!map {clock_drv_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.*}} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.*}} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.*} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.*} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.*} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.*} group {!!str Fanout}}}}}}}}} hidden {!!true 1} title {!!str Detail}}}}} {!!map {clock_drv_halo {!!map {type {!!str collapse_header} nested {!!map {clock_drv_halo_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Clock Tree} {!!str clock.halo.clock_tree:*.count}}} ar_metric {!!seq {{!!map {metric {!!str clock.halo.clock_tree:%.count} group {!!str Count}}} {!!map {metric {!!str clock.halo.clock_tree:%.violations} group {!!str Violations}}}}}}}}} hidden {!!true 1} title {!!str {Clock Halo}}}}}} {!!map {clock_drv_tran_tar {!!map {type {!!str header} title {!!str Transition}}}}} {!!map {clock_drv_tran_tar_t {!!map {type {!!str table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}} {!!map {clock_drv_tran {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_drv_tran_tar_early {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_tar_early_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.early.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.early.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}} hidden {!!true 1} title {!!str {Per corner/clock tree transition Target (early)}}}}}} {!!map {clock_drv_tran_tar_late {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_tar_late_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.late.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.late.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}} hidden {!!true 1} title {!!str {Per corner/clock tree transition Target (late)}}}}}} {!!map {clock_drv_tran_top {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_top_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.top.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.top.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Top Transition Distribution}}}}}} {!!map {clock_drv_tran_trunk {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_trunk_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.trunk.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.trunk.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Trunk Transition Distribution}}}}}} {!!map {clock_drv_tran_leaf {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_leaf_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.leaf.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.leaf.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Leaf Transition Distribution}}}}}} {!!map {clock_skew {!!map {type {!!str header} title {!!str Latency/Skew}}}}} {!!map {clock_skew_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}} {!!map {clock_skew_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_skew_early_detail {!!map {type {!!str collapse_header} nested {!!map {clock_skew_early_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.early.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.early.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.total} title {!!str Total}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.gate} title {!!str Gate}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.wire} title {!!str Wire}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target} title {!!str Target}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target_met} title {!!str {Target Met}}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.skew_band.*} group {!!str {Skew band}}}}}}}}}} hidden {!!true 1} title {!!str {Per group/corner (early)}}}}}} {!!map {clock_skew_late_detail {!!map {type {!!str collapse_header} nested {!!map {clock_skew_late_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.late.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.late.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.total} title {!!str Total} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.gate} title {!!str Gate} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.wire} title {!!str Wire} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target} title {!!str Target} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target_met} title {!!str {Target Met}} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.skew_band.*} group {!!str {Skew band}}}}}}}}}} hidden {!!true 1} title {!!str {Per group/corner (late)}}}}}} {!!map {cts_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {cts_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Design {!!seq {{!!map {physical_physical {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {physical_physical_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}} {!!map {physical_physical_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {physical_physical_insts {!!map {type {!!str collapse_header} nested {!!map {physical_physical_insts_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str {Standard Cell}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.instances.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.instances.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.instances.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.instances.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.instances.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.instances.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.instances.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.instances.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.instances.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.instances} title {!!str total} group {!!str Total}}}}}}}}} hidden {!!true 1} title {!!str {Instances Detail}}}}}} {!!map {physical_physical_area {!!map {type {!!str collapse_header} nested {!!map {physical_physical_area_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str {Standard Cell}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.area.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.area.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.area.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.area.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.area.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.area.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.area.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.area.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.area.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.area} title {!!str total} group {!!str Total}}}}}}}}} hidden {!!true 1} title {!!str {Area Detail}}}}}} {!!map {physical_physical_multibit {!!map {type {!!str collapse_header} nested {!!map {physical_physical_multibit_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.multibit.*} group {!!str Multibit}}}}}}}}} hidden {!!true 1} title {!!str {Multibit Detail}}}}}} {!!map {physical_physical_vth {!!map {type {!!str collapse_header} nested {!!map {physical_per_vth_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.vth:%} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str design.instances.vth:%.ratio} group {!!str Instances} title {!!str Ratio}}} {!!map {metric {!!str design.area.vth:%} group {!!str Area} title {!!str Total}}} {!!map {metric {!!str design.area.vth:%.ratio} group {!!str Area} title {!!str Ratio}}}}}}}}} hidden {!!true 1} title {!!str {Vth Detail}}}}}} {!!map {physical_physical_hinst {!!map {type {!!str collapse_header} nested {!!map {physical_per_hinst_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {Block {!!str design.instances.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.hinst:%} title {!!str Instances} graph_type {!!str treemap}}} {!!map {metric {!!str design.area.hinst:%} title {!!str Area} graph_type {!!str treemap}}}}} hierarchical_separator {!!str /}}}}} hidden {!!true 1} title {!!str Per-Block}}}}} {!!map {physical_check_place {!!map {type {!!str header} title {!!str {Check Place}}}}}} {!!map {physical_check_place_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}} {!!map {physical_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {physical_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Power {!!seq {{!!map {power_power {!!map {type {!!str header} title {!!str Power}}}}} {!!map {power_power_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str {^power\..*$}} title {!!str { }} group {!!str {Whole Design}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}} {!!map {power_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {power_leakage {!!map {type {!!str collapse_header} nested {!!map {power_leakage_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.leakage.type:*} group {!!str {Leakage Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Leakage Details}}}}}} {!!map {power_internal {!!map {type {!!str collapse_header} nested {!!map {power_internal_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.internal.type:*} group {!!str {Internal Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Internal Details}}}}}} {!!map {power_switching {!!map {type {!!str collapse_header} nested {!!map {power_switching_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.switching.type:*} group {!!str {Switching Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Switching Details}}}}}} {!!map {power_per_block {!!map {type {!!str collapse_header} nested {!!map {power_per_block_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {Block {!!str power.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str power.hinst:%} title {!!str Total} graph_type {!!str treemap}}} {!!map {metric {!!str power.switching.hinst:%} title {!!str Switching} graph_type {!!str treemap}}} {!!map {metric {!!str power.leakage.hinst:%} title {!!str Leakage} graph_type {!!str treemap}}} {!!map {metric {!!str power.internal.hinst:%} title {!!str Internal} graph_type {!!str treemap}}}}} hierarchical_separator {!!str /}}}}} hidden {!!true 1} title {!!str {Per Block}}}}}} {!!map {power_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {power_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Route {!!seq {{!!map {route_route {!!map {type {!!str header} title {!!str Routing}}}}} {!!map {route_image {!!map {type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image} title {!!str {Design Display}}}} {!!map {metric {!!str design.route.drc.image} title {!!str {Route DRC}}}}}}}}}} {!!map {route_route_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.shielding.*} group {!!str Shielding}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc} title {!!str Routing} group {!!str {Route DRC}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}} link_file_metric {!!str check.antenna.report_file}}} {!!map {metric {!!str check.drc} title {!!str Routing} group {!!str {Check DRC}} link_file_metric {!!str check.drc.report_file}}}}}}}}} {!!map {route_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {route_overflow {!!map {type {!!str collapse_header} nested {!!map {route_overflow_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.overflow.layer:*} group {!!str Layer}}}}}}}}} hidden {!!true 1} title {!!str {Congestion Details}}}}}} {!!map {per_layer_drc {!!map {type {!!str collapse_header} nested {!!map {per_layer_drc_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str %.drc.layer:*} group {!!str Layer}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Layer DRC}}}}}} {!!map {per_type_drc {!!map {type {!!str collapse_header} nested {!!map {per_type_drc_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Type} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str %.drc.type:*} group {!!str Type}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Type DRC}}}}}} {!!map {per_layer_type {!!map {type {!!str collapse_header} nested {!!map {per_layer_type_t {!!map {type {!!str vertical_table} key {!!map {Tool {!!str *.drc} Layer {!!str route.drc.layer:*}}} ar_metric {!!seq {{!!map {metric {!!str %.drc.layer:%.type:*} group {!!str Type}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Layer & Type DRC}}}}}} {!!map {route_via {!!map {type {!!str collapse_header} nested {!!map {route_via_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.via.total} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str Vias} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.layer:*} group {!!str Vias}}} {!!map {metric {!!str route.via.singlecut} title {!!str Total} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.percentage} title {!!str Percent} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str {Single Cut Vias}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.singlecut.layer:*} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.multicut} title {!!str Total} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.percentage} title {!!str Percent} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str {Multiple Cut Vias}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.multicut.layer:*} group {!!str {Multiple Cut Vias}}}}}}}}}} hidden {!!true 1} title {!!str {Via Details}}}}}} {!!map {rblkg {!!map {type {!!str collapse_header} nested {!!map {rblkg_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.blockages.route.area} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.blockages.route.area.layer:*} group {!!str Layer}}}}}}}}} hidden {!!true 1} title {!!str {Blockage Details}}}}}} {!!map {route_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {route_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Flow {!!seq {{!!map {flow_log_flow {!!map {type {!!str header} title {!!str {Log and Flow Info}}}}}} {!!map {flow_log_flow_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}} link_file_metric {!!str flow.log}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} {!!map {flow_config {!!map {type {!!str header} title {!!str {Non-Default Root Config Options}}}}}} {!!map {flow_config_t {!!map {type {!!str dict_table} metric {!!map {metric {!!str flow.root_config}}}}}}} {!!map {flow_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {flow_machine_t {!!map {type {!!str vertical_table} hide_footers {!!true 1} hide_graph_footers {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}}}} {!!map {flow_runtime_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.machine.load} title {!!str Load} group {!!str Machine}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resi} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resi}} group {!!str Memory}}}}}}}}} {!!map {flow_cpu_t {!!map {type {!!str cpu}}}}}}}}}}}} excel {HUDDLE {!!seq {{!!map {Summary {!!seq {{!!map {summary_flow {!!map {type {!!str header} title {!!str {}}}}}} {!!map {summary_flow_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}}}}}}}} {!!map {summary_qor {!!map {type {!!str header} title {!!str {Stylus QOR summary}}}}}} {!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} link_table {!!str power_power}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} link_table {!!str flow_cpu}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} link_table {!!str flow_cpu}}}}}}}}}}}}} {!!map {Timing {!!seq {{!!map {timing_setup {!!map {type {!!str header} title {!!str {Setup Timing}}}}}} {!!map {timing_setup_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_hold {!!map {type {!!str header} title {!!str {Hold Timing}}}}}} {!!map {timing_hold_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_drv {!!map {type {!!str header} title {!!str {Design Rule Violations}}}}}} {!!map {timing_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}}}}}}}} {!!map {Clock {!!seq {{!!map {clock_phys {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {clock_phys_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Instances} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Area} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}} {!!map {clock_phys_cap {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cap_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Wire} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {title {!!str { }} group {!!str Gate} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {title {!!str { }} group {!!str Total} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}} {!!map {clock_drv {!!map {type {!!str header} title {!!str DRV}}}}} {!!map {clock_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}} {!!map {clock_drv_tran_tar {!!map {type {!!str header} title {!!str Transition}}}}} {!!map {clock_drv_tran_tar_t {!!map {type {!!str table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}} {!!map {clock_skew {!!map {type {!!str header} title {!!str Latency/Skew}}}}} {!!map {clock_skew_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}}}}}} {!!map {Design {!!seq {{!!map {physical_physical {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {physical_physical_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}} {!!map {physical_check_place {!!map {type {!!str header} title {!!str {Check Place}}}}}} {!!map {physical_check_place_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}}}}}} {!!map {Power {!!seq {{!!map {power_power {!!map {type {!!str header} title {!!str Power}}}}} {!!map {power_power_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str {^power\..*$}} title {!!str { }} group {!!str {Whole Design}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}}}}}} {!!map {Route {!!seq {{!!map {route_route {!!map {type {!!str header} title {!!str Routing}}}}} {!!map {route_route_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc} title {!!str Total} group {!!str {Route DRC}}}} {!!map {metric {!!str route.shielding.*} group {!!str {Shielding Nets}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}} link_file_metric {!!str check.antenna.report_file}}} {!!map {metric {!!str check.drc} title {!!str Total} group {!!str {Check DRC}} link_file_metric {!!str check.drc.report_file}}}}}}}}}}}}} {!!map {Flow {!!seq {{!!map {flow_log_flow {!!map {type {!!str header} title {!!str {Log and Flow Info}}}}}} {!!map {flow_log_flow_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}} link_file_metric {!!str flow.log}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} {!!map {flow_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {flow_machine_t {!!map {type {!!str vertical_table} hide_footers {!!true 1} hide_graph_footers {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}}}} {!!map {flow_runtime_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resident} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resident}} group {!!str Memory}}}}}}}}}}}}}}}} text {HUDDLE {!!seq {{!!map {{} {!!seq {{!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS_R2R}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS_R2R}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS_R2R}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV(T)}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV(C)}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str POWER(L)}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str UTIL}}} {!!map {metric {!!str design.instances.logical} title {!!str INSTS}}} {!!map {metric {!!str design.area.logical} title {!!str AREA}}} {!!map {metric {!!str route.drc} title {!!str DRC}}} {!!map {metric {!!str flow.realtime} title {!!str WALL}}}}}}}}}}}}}}}}}
[01/29 22:57:54     96s] <CMD> set pegDefaultResScaleFactor 1
[01/29 22:57:54     96s] <CMD> set pegDetailResScaleFactor 1
[01/29 22:57:54     96s] <CMD> set pegEnableDualViewForTQuantus 1
[01/29 22:57:54     96s] <CMD> get_message -id GLOBAL-100 -suppress
[01/29 22:57:54     96s] <CMD> get_message -id GLOBAL-100 -suppress
[01/29 22:57:54     96s] <CMD> set report_inactive_arcs_format {from to when arc_type sense reason}
[01/29 22:57:54     96s] <CMD> set spgUnflattenIlmInCheckPlace 2
[01/29 22:57:54     96s] <CMD> set init_verilog_tolerate_port_mismatch 0
[01/29 22:57:54     96s] <CMD> set load_netlist_ignore_undefined_cell 1
[01/29 22:57:57     97s] <CMD> init_design
[01/29 22:57:57     97s] **ERROR: (IMPSYT-6284):	Failed to open file ../counter1.view for read.
[01/29 22:58:02    100s] 
[01/29 22:58:02    100s] Loading LEF file ../lef/gsclib045_tech.lef ...
[01/29 22:58:02    100s] 
[01/29 22:58:02    100s] Loading LEF file ../lef/gsclib045_macro.lef ...
[01/29 22:58:02    100s] Set DBUPerIGU to M2 pitch 400.
[01/29 22:58:02    100s] **WARN: (IMPLF-200):	Pin 'A' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/29 22:58:02    100s] Type 'man IMPLF-200' for more detail.
[01/29 22:58:02    100s] 
[01/29 22:58:02    100s] viaInitial starts at Wed Jan 29 22:58:02 2025
viaInitial ends at Wed Jan 29 22:58:02 2025

##  Check design process and node:  
##  Both design process and tech node are not set.

[01/29 22:58:02    100s] Loading view definition file from ../counter1.view
[01/29 22:58:02    100s] *** End library_loading (cpu=0.00min, real=0.00min, mem=0.0M, fe_cpu=1.67min, fe_real=3.87min, fe_mem=824.8M) ***
[01/29 22:58:02    100s] #% Begin Load netlist data ... (date=01/29 22:58:02, mem=723.9M)
[01/29 22:58:02    100s] *** Begin netlist parsing (mem=824.8M) ***
[01/29 22:58:02    100s] Created 0 new cells from 0 timing libraries.
[01/29 22:58:02    100s] Reading netlist ...
[01/29 22:58:02    100s] Backslashed names will retain backslash and a trailing blank character.
[01/29 22:58:02    100s] Reading verilog netlist '../synthesis/reports/hdl_synthesis.v'
[01/29 22:58:02    100s] 
[01/29 22:58:02    100s] *** Memory Usage v#1 (Current mem = 828.805M, initial mem = 308.848M) ***
[01/29 22:58:02    100s] *** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=828.8M) ***
[01/29 22:58:02    100s] #% End Load netlist data ... (date=01/29 22:58:02, total cpu=0:00:00.0, real=0:00:00.0, peak res=729.3M, current mem=729.3M)
[01/29 22:58:02    100s] Top level cell is t1c_riscv_cpu.
[01/29 22:58:02    100s] Hooked 0 DB cells to tlib cells.
[01/29 22:58:02    100s] Ending "BindLib:" (total cpu=0:00:00.0, real=0:00:00.0, peak res=731.3M, current mem=731.3M)
[01/29 22:58:02    100s] Starting recursive module instantiation check.
[01/29 22:58:02    100s] No recursion found.
[01/29 22:58:02    100s] Building hierarchical netlist for Cell t1c_riscv_cpu ...
[01/29 22:58:02    100s] *** Netlist is unique.
[01/29 22:58:02    100s] Setting Std. cell height to 3420 DBU (smallest netlist inst).
[01/29 22:58:02    100s] ** info: there are 575 modules.
[01/29 22:58:02    100s] ** info: there are 4357 stdCell insts.
[01/29 22:58:02    100s] 
[01/29 22:58:02    100s] *** Memory Usage v#1 (Current mem = 875.230M, initial mem = 308.848M) ***
[01/29 22:58:02    100s] **WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[01/29 22:58:02    100s] Type 'man IMPFP-3961' for more detail.
[01/29 22:58:02    100s] **WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[01/29 22:58:02    100s] Type 'man IMPFP-3961' for more detail.
[01/29 22:58:02    100s] Set Default Net Delay as 1000 ps.
[01/29 22:58:02    100s] Set Default Net Load as 0.5 pF. 
[01/29 22:58:02    100s] Set Default Input Pin Transition as 0.1 ps.
[01/29 22:58:02    100s] **WARN: (IMPSYC-2):	Timing information is not defined for cell XNOR2X1; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
[01/29 22:58:02    100s] Type 'man IMPSYC-2' for more detail.
[01/29 22:58:02    100s] **WARN: (IMPSYC-2):	Timing information is not defined for cell SDFFQX1; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
[01/29 22:58:02    100s] Type 'man IMPSYC-2' for more detail.
[01/29 22:58:02    100s] **WARN: (IMPSYC-2):	Timing information is not defined for cell OR4X8; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
[01/29 22:58:02    100s] Type 'man IMPSYC-2' for more detail.
[01/29 22:58:02    100s] **WARN: (IMPSYC-2):	Timing information is not defined for cell OR4X1; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
[01/29 22:58:02    100s] Type 'man IMPSYC-2' for more detail.
[01/29 22:58:02    100s] **WARN: (IMPSYC-2):	Timing information is not defined for cell OR2X2; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
[01/29 22:58:02    100s] Type 'man IMPSYC-2' for more detail.
[01/29 22:58:02    100s] **WARN: (IMPSYC-2):	Timing information is not defined for cell OAI22X1; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
[01/29 22:58:02    100s] Type 'man IMPSYC-2' for more detail.
[01/29 22:58:02    100s] **WARN: (IMPSYC-2):	Timing information is not defined for cell OA21X1; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
[01/29 22:58:02    100s] Type 'man IMPSYC-2' for more detail.
[01/29 22:58:02    100s] **WARN: (IMPSYC-2):	Timing information is not defined for cell NOR4X1; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
[01/29 22:58:02    100s] Type 'man IMPSYC-2' for more detail.
[01/29 22:58:02    100s] **WARN: (IMPSYC-2):	Timing information is not defined for cell NOR2XL; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
[01/29 22:58:02    100s] Type 'man IMPSYC-2' for more detail.
[01/29 22:58:02    100s] **WARN: (IMPSYC-2):	Timing information is not defined for cell NOR2X2; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
[01/29 22:58:02    100s] Type 'man IMPSYC-2' for more detail.
[01/29 22:58:02    100s] **WARN: (IMPSYC-2):	Timing information is not defined for cell NOR2X1; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
[01/29 22:58:02    100s] Type 'man IMPSYC-2' for more detail.
[01/29 22:58:02    100s] **WARN: (IMPSYC-2):	Timing information is not defined for cell NOR2BX1; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
[01/29 22:58:02    100s] Type 'man IMPSYC-2' for more detail.
[01/29 22:58:02    100s] **WARN: (IMPSYC-2):	Timing information is not defined for cell NAND4XL; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
[01/29 22:58:02    100s] Type 'man IMPSYC-2' for more detail.
[01/29 22:58:02    100s] **WARN: (IMPSYC-2):	Timing information is not defined for cell NAND3XL; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
[01/29 22:58:02    100s] Type 'man IMPSYC-2' for more detail.
[01/29 22:58:02    100s] **WARN: (IMPSYC-2):	Timing information is not defined for cell NAND2XL; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
[01/29 22:58:02    100s] Type 'man IMPSYC-2' for more detail.
[01/29 22:58:02    100s] **WARN: (IMPSYC-2):	Timing information is not defined for cell NAND2X1; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
[01/29 22:58:02    100s] Type 'man IMPSYC-2' for more detail.
[01/29 22:58:02    100s] **WARN: (IMPSYC-2):	Timing information is not defined for cell NAND2BXL; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
[01/29 22:58:02    100s] Type 'man IMPSYC-2' for more detail.
[01/29 22:58:02    100s] **WARN: (IMPSYC-2):	Timing information is not defined for cell NAND2BX1; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
[01/29 22:58:02    100s] Type 'man IMPSYC-2' for more detail.
[01/29 22:58:02    100s] **WARN: (IMPSYC-2):	Timing information is not defined for cell INVXL; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
[01/29 22:58:02    100s] Type 'man IMPSYC-2' for more detail.
[01/29 22:58:02    100s] **WARN: (IMPSYC-2):	Timing information is not defined for cell INVX8; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
[01/29 22:58:02    100s] Type 'man IMPSYC-2' for more detail.
[01/29 22:58:02    100s] **WARN: (EMS-27):	Message (IMPSYC-2) has exceeded the current message display limit of 20.
[01/29 22:58:02    100s] To increase the message display limit, refer to the product command reference manual.
[01/29 22:58:02    100s] **ERROR: (IMPSYT-7327):	Active setup and hold analysis views were not provided in either file ../counter1.view or by the -setup and -hold arguments to initDesign. The system requires at least one active setup and hold analysis view to be declared before the design can be initialized. You must add a set_analysis_view command to your script, or add the -setup and -hold options to your init_design invocation. You can use the all_analysis_view command to identify the currently available views. If you are using CPF in a physical-only flow, please use 'read_power_intent -cpf' and 'commit_power_intent' after init_design. Do not specify the CPF with the init_cpf_file variable in a physical-only flow.
[01/29 22:58:09    104s] <CMD> set init_mmmc_file {invalid command name "0"}
[01/29 22:58:09    104s] <CMD> init_design
[01/29 22:58:11    105s] **ERROR: **ERROR: (IMPSYT-7329):	Cannot load design with init_design, after design is already in memory.  This command is skipped.
[01/29 22:58:11    105s] 
[01/29 22:58:22    111s] <CMD> set init_mmmc_file ../../../../counter1.view
[01/29 22:58:22    111s] <CMD> init_design
[01/29 22:58:25    113s] **ERROR: **ERROR: (IMPSYT-7329):	Cannot load design with init_design, after design is already in memory.  This command is skipped.
[01/29 22:58:25    113s] 
[01/29 22:58:32    115s] <CMD> save_global t1c_riscv_cpu.globals
[01/29 22:58:33    116s] <CMD> set init_mmmc_file ../../../../counter1.view
[01/29 22:58:33    116s] <CMD> init_design
[01/29 22:58:34    117s] **ERROR: **ERROR: (IMPSYT-7329):	Cannot load design with init_design, after design is already in memory.  This command is skipped.
[01/29 22:58:34    117s] 
[01/29 22:58:44    120s] <CMD> zoomBox 0.00850 0.00400 0.09550 0.04600
[01/29 22:58:44    120s] <CMD> zoomBox -0.02100 -0.00700 0.14750 0.07450
[01/29 22:58:45    120s] <CMD> zoomBox 0.01500 0.00650 0.07900 0.03750
[01/29 22:58:45    120s] <CMD> zoomBox 0.02650 0.01100 0.05550 0.02500
[01/29 22:58:45    120s] <CMD> zoomBox 0.03200 0.01300 0.04350 0.01850
[01/29 22:58:46    120s] <CMD> zoomBox 0.02200 0.00850 0.05800 0.02600
[01/29 22:58:46    120s] <CMD> zoomBox -0.00500 -0.00300 0.10800 0.05150
[01/29 22:58:46    120s] <CMD> zoomBox -0.11200 -0.04700 0.30600 0.15500
[01/29 22:58:47    121s] <CMD> zoomBox -0.35450 -0.14700 0.75600 0.39000
[01/29 22:58:47    121s] <CMD> zoomBox -0.71100 -0.29700 1.41850 0.73250
[01/29 22:58:47    121s] <CMD> zoomBox -2.28650 -0.96050 4.35950 2.25250
[01/29 22:58:48    121s] <CMD> zoomBox -6.18500 -2.64300 11.43700 5.87650
[01/29 22:58:48    121s] <CMD> zoomBox -17.77250 -9.52100 28.95300 13.06900
[01/29 22:58:48    121s] <CMD> zoomBox -41.09350 -23.50650 64.21450 27.40600
[01/29 22:58:49    121s] <CMD> zoomBox -110.32550 -65.02450 168.89750 69.96950
[01/29 22:58:49    122s] <CMD> zoomBox -177.58250 -163.39400 693.42200 257.70500
[01/29 22:58:50    122s] <CMD> zoomBox -270.62450 -290.96600 1397.94700 515.72750
[01/29 22:58:51    122s] <CMD> zoomBox 345.65500 -130.78150 1216.66000 290.31750
[01/29 22:58:51    123s] <CMD> zoomBox -472.56400 -360.46000 1490.46250 588.59200
[01/29 22:58:52    123s] <CMD> zoomBox -336.37200 -192.71100 869.17200 390.12550
[01/29 22:58:53    123s] <CMD> zoomBox -181.40200 -90.05050 558.95300 267.88400
[01/29 22:58:53    124s] <CMD> zoomBox -86.23200 -27.00500 368.43900 192.81200
[01/29 22:58:54    124s] <CMD> zoomBox -63.51200 -11.83100 322.95850 175.01350
[01/29 23:06:36    253s] <CMD> getIoFlowFlag
[01/29 23:06:53    257s] <CMD> setIoFlowFlag 0
[01/29 23:06:53    257s] <CMD> floorPlan -site CoreSite -r 1 0.7 5 5 5 5
[01/29 23:06:53    257s] **WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[01/29 23:06:53    257s] Type 'man IMPFP-3961' for more detail.
[01/29 23:06:53    257s] **WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[01/29 23:06:53    257s] Type 'man IMPFP-3961' for more detail.
[01/29 23:06:53    258s] <CMD> uiSetTool select
[01/29 23:06:53    258s] <CMD> getIoFlowFlag
[01/29 23:06:53    258s] <CMD> fit
[01/29 23:06:55    258s] <CMD> setIoFlowFlag 0
[01/29 23:06:55    258s] <CMD> floorPlan -site CoreSite -r 0.987321428571 0.699767 5.0 5.13 5.0 5.13
[01/29 23:06:55    258s] **WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[01/29 23:06:55    258s] Type 'man IMPFP-3961' for more detail.
[01/29 23:06:55    258s] **WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[01/29 23:06:55    258s] Type 'man IMPFP-3961' for more detail.
[01/29 23:06:55    258s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[01/29 23:06:55    258s] <CMD> uiSetTool select
[01/29 23:06:55    258s] <CMD> getIoFlowFlag
[01/29 23:06:55    258s] <CMD> fit
[01/29 23:07:01    260s] <CMD> set sprCreateIeRingOffset 1.0
[01/29 23:07:01    260s] <CMD> set sprCreateIeRingThreshold 1.0
[01/29 23:07:01    260s] <CMD> set sprCreateIeRingJogDistance 1.0
[01/29 23:07:01    260s] <CMD> set sprCreateIeRingLayers {}
[01/29 23:07:01    260s] <CMD> set sprCreateIeRingOffset 1.0
[01/29 23:07:01    260s] <CMD> set sprCreateIeRingThreshold 1.0
[01/29 23:07:01    260s] <CMD> set sprCreateIeRingJogDistance 1.0
[01/29 23:07:01    260s] <CMD> set sprCreateIeRingLayers {}
[01/29 23:07:01    260s] <CMD> set sprCreateIeStripeWidth 10.0
[01/29 23:07:01    260s] <CMD> set sprCreateIeStripeThreshold 1.0
[01/29 23:07:01    260s] <CMD> set sprCreateIeStripeWidth 10.0
[01/29 23:07:01    260s] <CMD> set sprCreateIeStripeThreshold 1.0
[01/29 23:07:01    260s] <CMD> set sprCreateIeRingOffset 1.0
[01/29 23:07:01    260s] <CMD> set sprCreateIeRingThreshold 1.0
[01/29 23:07:01    260s] <CMD> set sprCreateIeRingJogDistance 1.0
[01/29 23:07:01    260s] <CMD> set sprCreateIeRingLayers {}
[01/29 23:07:01    260s] <CMD> set sprCreateIeStripeWidth 10.0
[01/29 23:07:01    260s] <CMD> set sprCreateIeStripeThreshold 1.0
[01/29 23:09:51    306s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer Metal11 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[01/29 23:09:51    306s] The ring targets are set to core/block ring wires.
[01/29 23:09:51    306s] addRing command will consider rows while creating rings.
[01/29 23:09:51    306s] addRing command will disallow rings to go over rows.
[01/29 23:09:51    306s] addRing command will ignore shorts while creating rings.
[01/29 23:09:51    306s] <CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top Metal11 bottom Metal11 left Metal10 right Metal10} -width {top 1.8 bottom 1.8 left 1.8 right 1.8} -spacing {top 0.45 bottom .45 left .45 right .45} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 0 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[01/29 23:09:51    306s] 
[01/29 23:09:51    306s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1269.8M)
[01/29 23:09:51    306s] **WARN: (IMPPP-220):	The power planner does not create core rings outside the design boundary. Check the design boundary, or specify valid offsets.
[01/29 23:09:51    306s] **WARN: (IMPPP-4051):	Failed to add rings, because the IO cells might contain gaps. Run the 'addIoFiller' command to fill gaps between the cells and try again.
[01/29 23:09:51    306s] Type 'man IMPPP-4051' for more detail.
[01/29 23:09:55    307s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer Metal11 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[01/29 23:09:55    307s] The ring targets are set to core/block ring wires.
[01/29 23:09:55    307s] addRing command will consider rows while creating rings.
[01/29 23:09:55    307s] addRing command will disallow rings to go over rows.
[01/29 23:09:55    307s] addRing command will ignore shorts while creating rings.
[01/29 23:09:55    307s] <CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top Metal11 bottom Metal11 left Metal10 right Metal10} -width {top 1.8 bottom 1.8 left 1.8 right 1.8} -spacing {top 0.45 bottom 0.45 left 0.45 right 0.45} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 0 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[01/29 23:09:55    307s] 
[01/29 23:09:55    307s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1269.8M)
[01/29 23:09:55    307s] **WARN: (IMPPP-220):	The power planner does not create core rings outside the design boundary. Check the design boundary, or specify valid offsets.
[01/29 23:09:55    307s] **WARN: (IMPPP-4051):	Failed to add rings, because the IO cells might contain gaps. Run the 'addIoFiller' command to fill gaps between the cells and try again.
[01/29 23:09:55    307s] Type 'man IMPPP-4051' for more detail.
[01/29 23:10:03    309s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer Metal11 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[01/29 23:10:03    309s] The ring targets are set to core/block ring wires.
[01/29 23:10:03    309s] addRing command will consider rows while creating rings.
[01/29 23:10:03    309s] addRing command will disallow rings to go over rows.
[01/29 23:10:03    309s] addRing command will ignore shorts while creating rings.
[01/29 23:10:03    309s] <CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top Metal11 bottom Metal11 left Metal10 right Metal10} -width {top 1.8 bottom 1.8 left 1.8 right 1.8} -spacing {top 0.45 bottom 0.45 left 0.45 right 0.45} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 0 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[01/29 23:10:03    309s] 
[01/29 23:10:03    309s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1269.8M)
[01/29 23:10:03    309s] **WARN: (IMPPP-220):	The power planner does not create core rings outside the design boundary. Check the design boundary, or specify valid offsets.
[01/29 23:10:03    309s] **WARN: (IMPPP-4051):	Failed to add rings, because the IO cells might contain gaps. Run the 'addIoFiller' command to fill gaps between the cells and try again.
[01/29 23:10:03    309s] Type 'man IMPPP-4051' for more detail.
[01/29 23:10:06    310s] <CMD> zoomBox -50.91150 31.50150 125.17300 116.63200
[01/29 23:10:06    311s] <CMD> zoomBox -22.29050 51.48450 44.12100 83.59200
[01/29 23:10:06    311s] <CMD> zoomBox -19.69100 53.29950 36.75900 80.59100
[01/29 23:10:07    311s] <CMD> zoomBox -44.02200 36.31300 105.65550 108.67650
[01/29 23:10:07    311s] <CMD> zoomBox -108.53350 -8.72550 288.33500 183.14600
[01/29 23:10:08    311s] <CMD> zoomBox -238.38750 -99.38350 656.05450 333.04650
[01/29 23:10:08    311s] <CMD> zoomBox -92.99800 2.12100 244.34050 165.21200
[01/29 23:10:42    321s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer Metal11 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[01/29 23:10:42    321s] The ring targets are set to core/block ring wires.
[01/29 23:10:42    321s] addRing command will consider rows while creating rings.
[01/29 23:10:42    321s] addRing command will disallow rings to go over rows.
[01/29 23:10:42    321s] addRing command will ignore shorts while creating rings.
[01/29 23:10:42    321s] <CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top Metal11 bottom Metal11 left Metal10 right Metal10} -width {top 1.8 bottom 1.8 left 1.8 right 1.8} -spacing {top 0.45 bottom 0.45 left 0.45 right 0.45} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 0 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[01/29 23:10:42    321s] 
[01/29 23:10:42    321s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1269.8M)
[01/29 23:10:42    321s] **WARN: (IMPPP-220):	The power planner does not create core rings outside the design boundary. Check the design boundary, or specify valid offsets.
[01/29 23:10:42    321s] **WARN: (IMPPP-4051):	Failed to add rings, because the IO cells might contain gaps. Run the 'addIoFiller' command to fill gaps between the cells and try again.
[01/29 23:10:42    321s] Type 'man IMPPP-4051' for more detail.
[01/29 23:10:43    321s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer Metal11 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[01/29 23:10:43    321s] The ring targets are set to core/block ring wires.
[01/29 23:10:43    321s] addRing command will consider rows while creating rings.
[01/29 23:10:43    321s] addRing command will disallow rings to go over rows.
[01/29 23:10:43    321s] addRing command will ignore shorts while creating rings.
[01/29 23:10:43    321s] <CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top Metal11 bottom Metal11 left Metal10 right Metal10} -width {top 1.8 bottom 1.8 left 1.8 right 1.8} -spacing {top 0.45 bottom 0.45 left 0.45 right 0.45} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 0 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[01/29 23:10:43    321s] 
[01/29 23:10:43    321s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1269.8M)
[01/29 23:10:43    321s] **WARN: (IMPPP-220):	The power planner does not create core rings outside the design boundary. Check the design boundary, or specify valid offsets.
[01/29 23:10:43    321s] **WARN: (IMPPP-4051):	Failed to add rings, because the IO cells might contain gaps. Run the 'addIoFiller' command to fill gaps between the cells and try again.
[01/29 23:10:43    321s] Type 'man IMPPP-4051' for more detail.
[01/29 23:10:43    321s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer Metal11 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[01/29 23:10:43    321s] The ring targets are set to core/block ring wires.
[01/29 23:10:43    321s] addRing command will consider rows while creating rings.
[01/29 23:10:43    321s] addRing command will disallow rings to go over rows.
[01/29 23:10:43    321s] addRing command will ignore shorts while creating rings.
[01/29 23:10:43    321s] <CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top Metal11 bottom Metal11 left Metal10 right Metal10} -width {top 1.8 bottom 1.8 left 1.8 right 1.8} -spacing {top 0.45 bottom 0.45 left 0.45 right 0.45} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 0 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[01/29 23:10:43    321s] 
[01/29 23:10:43    321s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1269.8M)
[01/29 23:10:43    321s] **WARN: (IMPPP-220):	The power planner does not create core rings outside the design boundary. Check the design boundary, or specify valid offsets.
[01/29 23:10:43    321s] **WARN: (IMPPP-4051):	Failed to add rings, because the IO cells might contain gaps. Run the 'addIoFiller' command to fill gaps between the cells and try again.
[01/29 23:10:43    321s] Type 'man IMPPP-4051' for more detail.
[01/29 23:10:43    322s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer Metal11 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[01/29 23:10:43    322s] The ring targets are set to core/block ring wires.
[01/29 23:10:43    322s] addRing command will consider rows while creating rings.
[01/29 23:10:43    322s] addRing command will disallow rings to go over rows.
[01/29 23:10:43    322s] addRing command will ignore shorts while creating rings.
[01/29 23:10:43    322s] <CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top Metal11 bottom Metal11 left Metal10 right Metal10} -width {top 1.8 bottom 1.8 left 1.8 right 1.8} -spacing {top 0.45 bottom 0.45 left 0.45 right 0.45} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 0 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[01/29 23:10:43    322s] 
[01/29 23:10:43    322s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1269.8M)
[01/29 23:10:43    322s] **WARN: (IMPPP-220):	The power planner does not create core rings outside the design boundary. Check the design boundary, or specify valid offsets.
[01/29 23:10:43    322s] **WARN: (IMPPP-4051):	Failed to add rings, because the IO cells might contain gaps. Run the 'addIoFiller' command to fill gaps between the cells and try again.
[01/29 23:10:43    322s] Type 'man IMPPP-4051' for more detail.
[01/29 23:10:43    322s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer Metal11 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[01/29 23:10:43    322s] The ring targets are set to core/block ring wires.
[01/29 23:10:43    322s] addRing command will consider rows while creating rings.
[01/29 23:10:43    322s] addRing command will disallow rings to go over rows.
[01/29 23:10:43    322s] addRing command will ignore shorts while creating rings.
[01/29 23:10:43    322s] <CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top Metal11 bottom Metal11 left Metal10 right Metal10} -width {top 1.8 bottom 1.8 left 1.8 right 1.8} -spacing {top 0.45 bottom 0.45 left 0.45 right 0.45} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 0 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[01/29 23:10:43    322s] 
[01/29 23:10:43    322s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1269.8M)
[01/29 23:10:43    322s] **WARN: (IMPPP-220):	The power planner does not create core rings outside the design boundary. Check the design boundary, or specify valid offsets.
[01/29 23:10:43    322s] **WARN: (IMPPP-4051):	Failed to add rings, because the IO cells might contain gaps. Run the 'addIoFiller' command to fill gaps between the cells and try again.
[01/29 23:10:43    322s] Type 'man IMPPP-4051' for more detail.
[01/29 23:10:44    322s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer Metal11 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[01/29 23:10:44    322s] The ring targets are set to core/block ring wires.
[01/29 23:10:44    322s] addRing command will consider rows while creating rings.
[01/29 23:10:44    322s] addRing command will disallow rings to go over rows.
[01/29 23:10:44    322s] addRing command will ignore shorts while creating rings.
[01/29 23:10:44    322s] <CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top Metal11 bottom Metal11 left Metal10 right Metal10} -width {top 1.8 bottom 1.8 left 1.8 right 1.8} -spacing {top 0.45 bottom 0.45 left 0.45 right 0.45} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 0 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[01/29 23:10:44    322s] 
[01/29 23:10:44    322s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1269.8M)
[01/29 23:10:44    322s] **WARN: (IMPPP-220):	The power planner does not create core rings outside the design boundary. Check the design boundary, or specify valid offsets.
[01/29 23:10:44    322s] **WARN: (IMPPP-4051):	Failed to add rings, because the IO cells might contain gaps. Run the 'addIoFiller' command to fill gaps between the cells and try again.
[01/29 23:10:44    322s] Type 'man IMPPP-4051' for more detail.
[01/29 23:10:44    322s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer Metal11 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[01/29 23:10:44    322s] The ring targets are set to core/block ring wires.
[01/29 23:10:44    322s] addRing command will consider rows while creating rings.
[01/29 23:10:44    322s] addRing command will disallow rings to go over rows.
[01/29 23:10:44    322s] addRing command will ignore shorts while creating rings.
[01/29 23:10:44    322s] <CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top Metal11 bottom Metal11 left Metal10 right Metal10} -width {top 1.8 bottom 1.8 left 1.8 right 1.8} -spacing {top 0.45 bottom 0.45 left 0.45 right 0.45} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 0 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[01/29 23:10:44    322s] 
[01/29 23:10:44    322s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1269.8M)
[01/29 23:10:44    322s] **WARN: (IMPPP-220):	The power planner does not create core rings outside the design boundary. Check the design boundary, or specify valid offsets.
[01/29 23:10:44    322s] **WARN: (IMPPP-4051):	Failed to add rings, because the IO cells might contain gaps. Run the 'addIoFiller' command to fill gaps between the cells and try again.
[01/29 23:10:44    322s] Type 'man IMPPP-4051' for more detail.
[01/29 23:10:44    322s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer Metal11 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[01/29 23:10:44    322s] The ring targets are set to core/block ring wires.
[01/29 23:10:44    322s] addRing command will consider rows while creating rings.
[01/29 23:10:44    322s] addRing command will disallow rings to go over rows.
[01/29 23:10:44    322s] addRing command will ignore shorts while creating rings.
[01/29 23:10:44    322s] <CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top Metal11 bottom Metal11 left Metal10 right Metal10} -width {top 1.8 bottom 1.8 left 1.8 right 1.8} -spacing {top 0.45 bottom 0.45 left 0.45 right 0.45} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 0 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[01/29 23:10:44    322s] 
[01/29 23:10:44    322s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1269.8M)
[01/29 23:10:44    322s] **WARN: (IMPPP-220):	The power planner does not create core rings outside the design boundary. Check the design boundary, or specify valid offsets.
[01/29 23:10:44    322s] **WARN: (IMPPP-4051):	Failed to add rings, because the IO cells might contain gaps. Run the 'addIoFiller' command to fill gaps between the cells and try again.
[01/29 23:10:44    322s] Type 'man IMPPP-4051' for more detail.
[01/29 23:10:44    322s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer Metal11 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[01/29 23:10:44    322s] The ring targets are set to core/block ring wires.
[01/29 23:10:44    322s] addRing command will consider rows while creating rings.
[01/29 23:10:44    322s] addRing command will disallow rings to go over rows.
[01/29 23:10:44    322s] addRing command will ignore shorts while creating rings.
[01/29 23:10:44    322s] <CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top Metal11 bottom Metal11 left Metal10 right Metal10} -width {top 1.8 bottom 1.8 left 1.8 right 1.8} -spacing {top 0.45 bottom 0.45 left 0.45 right 0.45} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 0 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[01/29 23:10:44    322s] 
[01/29 23:10:44    322s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1269.8M)
[01/29 23:10:44    322s] **WARN: (IMPPP-220):	The power planner does not create core rings outside the design boundary. Check the design boundary, or specify valid offsets.
[01/29 23:10:44    322s] **WARN: (IMPPP-4051):	Failed to add rings, because the IO cells might contain gaps. Run the 'addIoFiller' command to fill gaps between the cells and try again.
[01/29 23:10:44    322s] Type 'man IMPPP-4051' for more detail.
[01/29 23:10:44    322s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer Metal11 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[01/29 23:10:44    322s] The ring targets are set to core/block ring wires.
[01/29 23:10:44    322s] addRing command will consider rows while creating rings.
[01/29 23:10:44    322s] addRing command will disallow rings to go over rows.
[01/29 23:10:44    322s] addRing command will ignore shorts while creating rings.
[01/29 23:10:44    322s] <CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top Metal11 bottom Metal11 left Metal10 right Metal10} -width {top 1.8 bottom 1.8 left 1.8 right 1.8} -spacing {top 0.45 bottom 0.45 left 0.45 right 0.45} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 0 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[01/29 23:10:44    322s] 
[01/29 23:10:44    322s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1269.8M)
[01/29 23:10:44    322s] **WARN: (IMPPP-220):	The power planner does not create core rings outside the design boundary. Check the design boundary, or specify valid offsets.
[01/29 23:10:44    322s] **WARN: (IMPPP-4051):	Failed to add rings, because the IO cells might contain gaps. Run the 'addIoFiller' command to fill gaps between the cells and try again.
[01/29 23:10:44    322s] Type 'man IMPPP-4051' for more detail.
[01/29 23:10:45    322s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer Metal11 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[01/29 23:10:45    322s] The ring targets are set to core/block ring wires.
[01/29 23:10:45    322s] addRing command will consider rows while creating rings.
[01/29 23:10:45    322s] addRing command will disallow rings to go over rows.
[01/29 23:10:45    322s] addRing command will ignore shorts while creating rings.
[01/29 23:10:45    322s] <CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top Metal11 bottom Metal11 left Metal10 right Metal10} -width {top 1.8 bottom 1.8 left 1.8 right 1.8} -spacing {top 0.45 bottom 0.45 left 0.45 right 0.45} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 0 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[01/29 23:10:45    322s] 
[01/29 23:10:45    322s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1269.8M)
[01/29 23:10:45    322s] **WARN: (IMPPP-220):	The power planner does not create core rings outside the design boundary. Check the design boundary, or specify valid offsets.
[01/29 23:10:45    322s] **WARN: (IMPPP-4051):	Failed to add rings, because the IO cells might contain gaps. Run the 'addIoFiller' command to fill gaps between the cells and try again.
[01/29 23:10:45    322s] Type 'man IMPPP-4051' for more detail.
[01/29 23:10:46    323s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer Metal11 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[01/29 23:10:46    323s] The ring targets are set to core/block ring wires.
[01/29 23:10:46    323s] addRing command will consider rows while creating rings.
[01/29 23:10:46    323s] addRing command will disallow rings to go over rows.
[01/29 23:10:46    323s] addRing command will ignore shorts while creating rings.
[01/29 23:10:46    323s] <CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top Metal11 bottom Metal11 left Metal10 right Metal10} -width {top 1.8 bottom 1.8 left 1.8 right 1.8} -spacing {top 0.45 bottom 0.45 left 0.45 right 0.45} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 0 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[01/29 23:10:46    323s] 
[01/29 23:10:46    323s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1269.8M)
[01/29 23:10:46    323s] **WARN: (IMPPP-220):	The power planner does not create core rings outside the design boundary. Check the design boundary, or specify valid offsets.
[01/29 23:10:46    323s] **WARN: (IMPPP-4051):	Failed to add rings, because the IO cells might contain gaps. Run the 'addIoFiller' command to fill gaps between the cells and try again.
[01/29 23:10:46    323s] Type 'man IMPPP-4051' for more detail.
[01/29 23:10:47    323s] <CMD> zoomBox -34.70750 45.38400 141.38650 130.51900
[01/29 23:10:47    323s] <CMD> zoomBox -25.14550 52.50000 124.53400 124.86450
[01/29 23:10:47    323s] <CMD> zoomBox -17.01800 58.54800 110.20950 120.05800
[01/29 23:10:47    323s] <CMD> zoomBox -93.71250 1.05950 243.63200 164.15350
[01/29 23:10:48    323s] <CMD> zoomBox -206.46400 -83.45700 439.78450 228.98050
[01/29 23:10:49    324s] <CMD> zoomBox -141.00650 -34.39100 325.90800 191.34500
[01/29 23:11:48    340s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer Metal11 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[01/29 23:11:48    340s] The ring targets are set to core/block ring wires.
[01/29 23:11:48    340s] addRing command will consider rows while creating rings.
[01/29 23:11:48    340s] addRing command will disallow rings to go over rows.
[01/29 23:11:48    340s] addRing command will ignore shorts while creating rings.
[01/29 23:11:48    340s] <CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top Metal11 bottom Metal11 left Metal10 right Metal10} -width {top 1.8 bottom 1.8 left 1.8 right 1.8} -spacing {top 1.8 bottom 1.8 left 1.8 right 1.8} -offset {top .45 bottom .45 left .45 right .45} -center 0 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[01/29 23:11:48    340s] 
[01/29 23:11:48    340s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1269.8M)
[01/29 23:11:48    340s] **WARN: (IMPPP-220):	The power planner does not create core rings outside the design boundary. Check the design boundary, or specify valid offsets.
[01/29 23:11:48    340s] **WARN: (IMPPP-4051):	Failed to add rings, because the IO cells might contain gaps. Run the 'addIoFiller' command to fill gaps between the cells and try again.
[01/29 23:11:48    340s] Type 'man IMPPP-4051' for more detail.
[01/29 23:11:51    341s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer Metal11 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[01/29 23:11:51    341s] The ring targets are set to core/block ring wires.
[01/29 23:11:51    341s] addRing command will consider rows while creating rings.
[01/29 23:11:51    341s] addRing command will disallow rings to go over rows.
[01/29 23:11:51    341s] addRing command will ignore shorts while creating rings.
[01/29 23:11:51    341s] <CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top Metal11 bottom Metal11 left Metal10 right Metal10} -width {top 1.8 bottom 1.8 left 1.8 right 1.8} -spacing {top 0.45 bottom 0.45 left 0.45 right 0.45} -offset {top .45 bottom .45 left .45 right .45} -center 0 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[01/29 23:11:51    341s] 
[01/29 23:11:51    341s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1269.8M)
[01/29 23:11:51    341s] Ring generation is complete.
[01/29 23:11:51    341s] vias are now being generated.
[01/29 23:11:51    341s] addRing created 8 wires.
[01/29 23:11:51    341s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[01/29 23:11:51    341s] +--------+----------------+----------------+
[01/29 23:11:51    341s] |  Layer |     Created    |     Deleted    |
[01/29 23:11:51    341s] +--------+----------------+----------------+
[01/29 23:11:51    341s] | Metal10|        4       |       NA       |
[01/29 23:11:51    341s] |  Via10 |        8       |        0       |
[01/29 23:11:51    341s] | Metal11|        4       |       NA       |
[01/29 23:11:51    341s] +--------+----------------+----------------+
[01/29 23:12:02    345s] <CMD> undo
[01/29 23:12:32    354s] <CMD> checkFPlan -outFile t1c_riscv_cpu.checkFPlan
[01/29 23:12:32    354s] report_message: '-start_cmd/-end_cmd' can not be nested. Retire previous calls.
[01/29 23:12:32    354s] Checking routing tracks.....
[01/29 23:12:32    354s] Checking other grids.....
[01/29 23:12:32    354s] Checking FINFET Grid is on Manufacture Grid.....
[01/29 23:12:32    354s] Checking core/die box is on Grid.....
[01/29 23:12:32    354s] Checking snap rule ......
[01/29 23:12:32    354s] Checking Row is on grid......
[01/29 23:12:32    354s] Checking AreaIO row.....
[01/29 23:12:32    354s] Checking row out of die ...
[01/29 23:12:32    354s] Checking routing blockage.....
[01/29 23:12:32    354s] Checking components.....
[01/29 23:12:32    354s] Checking IO Pads out of die...
[01/29 23:12:32    354s] Checking constraints (guide/region/fence).....
[01/29 23:12:32    354s] 
[01/29 23:12:32    354s] Checking Preroutes.....
[01/29 23:12:32    354s] No. of regular pre-routes not on tracks : 0 
[01/29 23:12:32    354s] *** Message Summary: 0 warning(s), 0 error(s)
[01/29 23:12:32    354s] 
[01/29 23:12:32    354s] <CMD> setDrawView fplan
[01/29 23:15:20    401s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer Metal11 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[01/29 23:15:20    401s] The ring targets are set to core/block ring wires.
[01/29 23:15:20    401s] addRing command will consider rows while creating rings.
[01/29 23:15:20    401s] addRing command will disallow rings to go over rows.
[01/29 23:15:20    401s] addRing command will ignore shorts while creating rings.
[01/29 23:15:20    401s] <CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top Metal11 bottom Metal11 left Metal10 right Metal10} -width {top 1.8 bottom 1.8 left 1.8 right 1.8} -spacing {top 1.8 bottom 1.8 left 1.8 right 1.8} -offset {top .45 bottom .45 left .45 right .45} -center 0 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[01/29 23:15:20    401s] 
[01/29 23:15:20    401s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1269.8M)
[01/29 23:15:20    401s] **WARN: (IMPPP-220):	The power planner does not create core rings outside the design boundary. Check the design boundary, or specify valid offsets.
[01/29 23:15:20    401s] **WARN: (IMPPP-4051):	Failed to add rings, because the IO cells might contain gaps. Run the 'addIoFiller' command to fill gaps between the cells and try again.
[01/29 23:15:20    401s] Type 'man IMPPP-4051' for more detail.
[01/29 23:15:22    402s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer Metal11 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[01/29 23:15:22    402s] The ring targets are set to core/block ring wires.
[01/29 23:15:22    402s] addRing command will consider rows while creating rings.
[01/29 23:15:22    402s] addRing command will disallow rings to go over rows.
[01/29 23:15:22    402s] addRing command will ignore shorts while creating rings.
[01/29 23:15:22    402s] <CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top Metal11 bottom Metal11 left Metal10 right Metal10} -width {top 1.8 bottom 1.8 left 1.8 right 1.8} -spacing {top 1.8 bottom 1.8 left 1.8 right 1.8} -offset {top .45 bottom .45 left .45 right .45} -center 0 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[01/29 23:15:22    402s] 
[01/29 23:15:22    402s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1269.8M)
[01/29 23:15:22    402s] **WARN: (IMPPP-220):	The power planner does not create core rings outside the design boundary. Check the design boundary, or specify valid offsets.
[01/29 23:15:22    402s] **WARN: (IMPPP-4051):	Failed to add rings, because the IO cells might contain gaps. Run the 'addIoFiller' command to fill gaps between the cells and try again.
[01/29 23:15:22    402s] Type 'man IMPPP-4051' for more detail.
[01/29 23:20:46    491s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer Metal11 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[01/29 23:20:46    491s] The ring targets are set to core/block ring wires.
[01/29 23:20:46    491s] addRing command will consider rows while creating rings.
[01/29 23:20:46    491s] addRing command will disallow rings to go over rows.
[01/29 23:20:46    491s] addRing command will ignore shorts while creating rings.
[01/29 23:20:46    491s] <CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top Metal11 bottom Metal11 left Metal10 right Metal10} -width {top 1.8 bottom 1.8 left 1.8 right 1.8} -spacing {top 1.8 bottom 1.8 left 1.8 right 1.8} -offset {top .45 bottom .45 left .45 right .45} -center 0 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[01/29 23:20:46    491s] 
[01/29 23:20:46    491s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1269.8M)
[01/29 23:20:46    491s] **WARN: (IMPPP-220):	The power planner does not create core rings outside the design boundary. Check the design boundary, or specify valid offsets.
[01/29 23:20:46    491s] **WARN: (IMPPP-4051):	Failed to add rings, because the IO cells might contain gaps. Run the 'addIoFiller' command to fill gaps between the cells and try again.
[01/29 23:20:46    491s] Type 'man IMPPP-4051' for more detail.
[01/29 23:20:46    491s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer Metal11 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[01/29 23:20:46    491s] The ring targets are set to core/block ring wires.
[01/29 23:20:46    491s] addRing command will consider rows while creating rings.
[01/29 23:20:46    491s] addRing command will disallow rings to go over rows.
[01/29 23:20:46    491s] addRing command will ignore shorts while creating rings.
[01/29 23:20:46    491s] <CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top Metal11 bottom Metal11 left Metal10 right Metal10} -width {top 1.8 bottom 1.8 left 1.8 right 1.8} -spacing {top 1.8 bottom 1.8 left 1.8 right 1.8} -offset {top .45 bottom .45 left .45 right .45} -center 0 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[01/29 23:20:46    491s] 
[01/29 23:20:46    491s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1269.8M)
[01/29 23:20:46    491s] **WARN: (IMPPP-220):	The power planner does not create core rings outside the design boundary. Check the design boundary, or specify valid offsets.
[01/29 23:20:46    491s] **WARN: (IMPPP-4051):	Failed to add rings, because the IO cells might contain gaps. Run the 'addIoFiller' command to fill gaps between the cells and try again.
[01/29 23:20:46    491s] Type 'man IMPPP-4051' for more detail.
[01/29 23:20:46    491s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer Metal11 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[01/29 23:20:46    491s] The ring targets are set to core/block ring wires.
[01/29 23:20:46    491s] addRing command will consider rows while creating rings.
[01/29 23:20:46    491s] addRing command will disallow rings to go over rows.
[01/29 23:20:46    491s] addRing command will ignore shorts while creating rings.
[01/29 23:20:46    491s] <CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top Metal11 bottom Metal11 left Metal10 right Metal10} -width {top 1.8 bottom 1.8 left 1.8 right 1.8} -spacing {top 1.8 bottom 1.8 left 1.8 right 1.8} -offset {top .45 bottom .45 left .45 right .45} -center 0 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[01/29 23:20:46    491s] 
[01/29 23:20:46    491s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1269.8M)
[01/29 23:20:46    491s] **WARN: (IMPPP-220):	The power planner does not create core rings outside the design boundary. Check the design boundary, or specify valid offsets.
[01/29 23:20:46    491s] **WARN: (IMPPP-4051):	Failed to add rings, because the IO cells might contain gaps. Run the 'addIoFiller' command to fill gaps between the cells and try again.
[01/29 23:20:46    491s] Type 'man IMPPP-4051' for more detail.
[01/29 23:20:46    491s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer Metal11 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[01/29 23:20:46    491s] The ring targets are set to core/block ring wires.
[01/29 23:20:46    491s] addRing command will consider rows while creating rings.
[01/29 23:20:46    491s] addRing command will disallow rings to go over rows.
[01/29 23:20:46    491s] addRing command will ignore shorts while creating rings.
[01/29 23:20:46    491s] <CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top Metal11 bottom Metal11 left Metal10 right Metal10} -width {top 1.8 bottom 1.8 left 1.8 right 1.8} -spacing {top 1.8 bottom 1.8 left 1.8 right 1.8} -offset {top .45 bottom .45 left .45 right .45} -center 0 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[01/29 23:20:46    491s] 
[01/29 23:20:46    491s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1269.8M)
[01/29 23:20:46    491s] **WARN: (IMPPP-220):	The power planner does not create core rings outside the design boundary. Check the design boundary, or specify valid offsets.
[01/29 23:20:46    491s] **WARN: (IMPPP-4051):	Failed to add rings, because the IO cells might contain gaps. Run the 'addIoFiller' command to fill gaps between the cells and try again.
[01/29 23:20:46    491s] Type 'man IMPPP-4051' for more detail.
[01/29 23:20:47    491s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer Metal11 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[01/29 23:20:47    491s] The ring targets are set to core/block ring wires.
[01/29 23:20:47    491s] addRing command will consider rows while creating rings.
[01/29 23:20:47    491s] addRing command will disallow rings to go over rows.
[01/29 23:20:47    491s] addRing command will ignore shorts while creating rings.
[01/29 23:20:47    491s] <CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top Metal11 bottom Metal11 left Metal10 right Metal10} -width {top 1.8 bottom 1.8 left 1.8 right 1.8} -spacing {top 1.8 bottom 1.8 left 1.8 right 1.8} -offset {top .45 bottom .45 left .45 right .45} -center 0 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[01/29 23:20:47    491s] 
[01/29 23:20:47    491s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1266.8M)
[01/29 23:20:47    491s] **WARN: (IMPPP-220):	The power planner does not create core rings outside the design boundary. Check the design boundary, or specify valid offsets.
[01/29 23:20:47    491s] **WARN: (IMPPP-4051):	Failed to add rings, because the IO cells might contain gaps. Run the 'addIoFiller' command to fill gaps between the cells and try again.
[01/29 23:20:47    491s] Type 'man IMPPP-4051' for more detail.
[01/29 23:20:47    491s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer Metal11 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[01/29 23:20:47    491s] The ring targets are set to core/block ring wires.
[01/29 23:20:47    491s] addRing command will consider rows while creating rings.
[01/29 23:20:47    491s] addRing command will disallow rings to go over rows.
[01/29 23:20:47    491s] addRing command will ignore shorts while creating rings.
[01/29 23:20:47    491s] <CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top Metal11 bottom Metal11 left Metal10 right Metal10} -width {top 1.8 bottom 1.8 left 1.8 right 1.8} -spacing {top 1.8 bottom 1.8 left 1.8 right 1.8} -offset {top .45 bottom .45 left .45 right .45} -center 0 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[01/29 23:20:47    491s] 
[01/29 23:20:47    491s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1266.8M)
[01/29 23:20:47    491s] **WARN: (IMPPP-220):	The power planner does not create core rings outside the design boundary. Check the design boundary, or specify valid offsets.
[01/29 23:20:47    491s] **WARN: (IMPPP-4051):	Failed to add rings, because the IO cells might contain gaps. Run the 'addIoFiller' command to fill gaps between the cells and try again.
[01/29 23:20:47    491s] Type 'man IMPPP-4051' for more detail.
[01/29 23:20:48    491s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer Metal11 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[01/29 23:20:48    491s] The ring targets are set to core/block ring wires.
[01/29 23:20:48    491s] addRing command will consider rows while creating rings.
[01/29 23:20:48    491s] addRing command will disallow rings to go over rows.
[01/29 23:20:48    491s] addRing command will ignore shorts while creating rings.
[01/29 23:20:48    491s] <CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top Metal11 bottom Metal11 left Metal10 right Metal10} -width {top 1.8 bottom 1.8 left 1.8 right 1.8} -spacing {top 1.8 bottom 1.8 left 1.8 right 1.8} -offset {top .45 bottom .45 left .45 right .45} -center 0 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[01/29 23:20:48    491s] 
[01/29 23:20:48    491s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1266.8M)
[01/29 23:20:48    491s] **WARN: (IMPPP-220):	The power planner does not create core rings outside the design boundary. Check the design boundary, or specify valid offsets.
[01/29 23:20:48    491s] **WARN: (IMPPP-4051):	Failed to add rings, because the IO cells might contain gaps. Run the 'addIoFiller' command to fill gaps between the cells and try again.
[01/29 23:20:48    491s] Type 'man IMPPP-4051' for more detail.
[01/29 23:20:48    491s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer Metal11 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[01/29 23:20:48    491s] The ring targets are set to core/block ring wires.
[01/29 23:20:48    491s] addRing command will consider rows while creating rings.
[01/29 23:20:48    491s] addRing command will disallow rings to go over rows.
[01/29 23:20:48    491s] addRing command will ignore shorts while creating rings.
[01/29 23:20:48    491s] <CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top Metal11 bottom Metal11 left Metal10 right Metal10} -width {top 1.8 bottom 1.8 left 1.8 right 1.8} -spacing {top 1.8 bottom 1.8 left 1.8 right 1.8} -offset {top .45 bottom .45 left .45 right .45} -center 0 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[01/29 23:20:48    491s] 
[01/29 23:20:48    491s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1266.8M)
[01/29 23:20:48    491s] **WARN: (IMPPP-220):	The power planner does not create core rings outside the design boundary. Check the design boundary, or specify valid offsets.
[01/29 23:20:48    491s] **WARN: (IMPPP-4051):	Failed to add rings, because the IO cells might contain gaps. Run the 'addIoFiller' command to fill gaps between the cells and try again.
[01/29 23:20:48    491s] Type 'man IMPPP-4051' for more detail.
[01/29 23:20:48    491s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer Metal11 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[01/29 23:20:48    491s] The ring targets are set to core/block ring wires.
[01/29 23:20:48    491s] addRing command will consider rows while creating rings.
[01/29 23:20:48    491s] addRing command will disallow rings to go over rows.
[01/29 23:20:48    491s] addRing command will ignore shorts while creating rings.
[01/29 23:20:48    491s] <CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top Metal11 bottom Metal11 left Metal10 right Metal10} -width {top 1.8 bottom 1.8 left 1.8 right 1.8} -spacing {top 1.8 bottom 1.8 left 1.8 right 1.8} -offset {top .45 bottom .45 left .45 right .45} -center 0 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[01/29 23:20:48    491s] 
[01/29 23:20:48    491s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1266.8M)
[01/29 23:20:48    491s] **WARN: (IMPPP-220):	The power planner does not create core rings outside the design boundary. Check the design boundary, or specify valid offsets.
[01/29 23:20:48    491s] **WARN: (IMPPP-4051):	Failed to add rings, because the IO cells might contain gaps. Run the 'addIoFiller' command to fill gaps between the cells and try again.
[01/29 23:20:48    491s] Type 'man IMPPP-4051' for more detail.
[01/29 23:20:48    492s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer Metal11 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[01/29 23:20:48    492s] The ring targets are set to core/block ring wires.
[01/29 23:20:48    492s] addRing command will consider rows while creating rings.
[01/29 23:20:48    492s] addRing command will disallow rings to go over rows.
[01/29 23:20:48    492s] addRing command will ignore shorts while creating rings.
[01/29 23:20:48    492s] <CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top Metal11 bottom Metal11 left Metal10 right Metal10} -width {top 1.8 bottom 1.8 left 1.8 right 1.8} -spacing {top 1.8 bottom 1.8 left 1.8 right 1.8} -offset {top .45 bottom .45 left .45 right .45} -center 0 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[01/29 23:20:48    492s] 
[01/29 23:20:48    492s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1266.8M)
[01/29 23:20:48    492s] **WARN: (IMPPP-220):	The power planner does not create core rings outside the design boundary. Check the design boundary, or specify valid offsets.
[01/29 23:20:48    492s] **WARN: (IMPPP-4051):	Failed to add rings, because the IO cells might contain gaps. Run the 'addIoFiller' command to fill gaps between the cells and try again.
[01/29 23:20:48    492s] Type 'man IMPPP-4051' for more detail.
[01/29 23:20:48    492s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer Metal11 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[01/29 23:20:48    492s] The ring targets are set to core/block ring wires.
[01/29 23:20:48    492s] addRing command will consider rows while creating rings.
[01/29 23:20:48    492s] addRing command will disallow rings to go over rows.
[01/29 23:20:48    492s] addRing command will ignore shorts while creating rings.
[01/29 23:20:48    492s] <CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top Metal11 bottom Metal11 left Metal10 right Metal10} -width {top 1.8 bottom 1.8 left 1.8 right 1.8} -spacing {top 1.8 bottom 1.8 left 1.8 right 1.8} -offset {top .45 bottom .45 left .45 right .45} -center 0 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[01/29 23:20:48    492s] 
[01/29 23:20:48    492s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1266.8M)
[01/29 23:20:48    492s] **WARN: (IMPPP-220):	The power planner does not create core rings outside the design boundary. Check the design boundary, or specify valid offsets.
[01/29 23:20:48    492s] **WARN: (IMPPP-4051):	Failed to add rings, because the IO cells might contain gaps. Run the 'addIoFiller' command to fill gaps between the cells and try again.
[01/29 23:20:48    492s] Type 'man IMPPP-4051' for more detail.
[01/29 23:20:48    492s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer Metal11 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[01/29 23:20:48    492s] The ring targets are set to core/block ring wires.
[01/29 23:20:48    492s] addRing command will consider rows while creating rings.
[01/29 23:20:48    492s] addRing command will disallow rings to go over rows.
[01/29 23:20:48    492s] addRing command will ignore shorts while creating rings.
[01/29 23:20:48    492s] <CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top Metal11 bottom Metal11 left Metal10 right Metal10} -width {top 1.8 bottom 1.8 left 1.8 right 1.8} -spacing {top 1.8 bottom 1.8 left 1.8 right 1.8} -offset {top .45 bottom .45 left .45 right .45} -center 0 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[01/29 23:20:48    492s] 
[01/29 23:20:48    492s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1266.8M)
[01/29 23:20:48    492s] **WARN: (IMPPP-220):	The power planner does not create core rings outside the design boundary. Check the design boundary, or specify valid offsets.
[01/29 23:20:48    492s] **WARN: (IMPPP-4051):	Failed to add rings, because the IO cells might contain gaps. Run the 'addIoFiller' command to fill gaps between the cells and try again.
[01/29 23:20:48    492s] Type 'man IMPPP-4051' for more detail.
[01/29 23:20:49    492s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer Metal11 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[01/29 23:20:49    492s] The ring targets are set to core/block ring wires.
[01/29 23:20:49    492s] addRing command will consider rows while creating rings.
[01/29 23:20:49    492s] addRing command will disallow rings to go over rows.
[01/29 23:20:49    492s] addRing command will ignore shorts while creating rings.
[01/29 23:20:49    492s] <CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top Metal11 bottom Metal11 left Metal10 right Metal10} -width {top 1.8 bottom 1.8 left 1.8 right 1.8} -spacing {top 1.8 bottom 1.8 left 1.8 right 1.8} -offset {top .45 bottom .45 left .45 right .45} -center 0 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[01/29 23:20:49    492s] 
[01/29 23:20:49    492s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1266.8M)
[01/29 23:20:49    492s] **WARN: (IMPPP-220):	The power planner does not create core rings outside the design boundary. Check the design boundary, or specify valid offsets.
[01/29 23:20:49    492s] **WARN: (IMPPP-4051):	Failed to add rings, because the IO cells might contain gaps. Run the 'addIoFiller' command to fill gaps between the cells and try again.
[01/29 23:20:49    492s] Type 'man IMPPP-4051' for more detail.
[01/29 23:20:49    492s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer Metal11 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[01/29 23:20:49    492s] The ring targets are set to core/block ring wires.
[01/29 23:20:49    492s] addRing command will consider rows while creating rings.
[01/29 23:20:49    492s] addRing command will disallow rings to go over rows.
[01/29 23:20:49    492s] addRing command will ignore shorts while creating rings.
[01/29 23:20:49    492s] <CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top Metal11 bottom Metal11 left Metal10 right Metal10} -width {top 1.8 bottom 1.8 left 1.8 right 1.8} -spacing {top 1.8 bottom 1.8 left 1.8 right 1.8} -offset {top .45 bottom .45 left .45 right .45} -center 0 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[01/29 23:20:49    492s] 
[01/29 23:20:49    492s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1266.8M)
[01/29 23:20:49    492s] **WARN: (IMPPP-220):	The power planner does not create core rings outside the design boundary. Check the design boundary, or specify valid offsets.
[01/29 23:20:49    492s] **WARN: (IMPPP-4051):	Failed to add rings, because the IO cells might contain gaps. Run the 'addIoFiller' command to fill gaps between the cells and try again.
[01/29 23:20:49    492s] Type 'man IMPPP-4051' for more detail.
[01/29 23:20:49    492s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer Metal11 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[01/29 23:20:49    492s] The ring targets are set to core/block ring wires.
[01/29 23:20:49    492s] addRing command will consider rows while creating rings.
[01/29 23:20:49    492s] addRing command will disallow rings to go over rows.
[01/29 23:20:49    492s] addRing command will ignore shorts while creating rings.
[01/29 23:20:49    492s] <CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top Metal11 bottom Metal11 left Metal10 right Metal10} -width {top 1.8 bottom 1.8 left 1.8 right 1.8} -spacing {top 1.8 bottom 1.8 left 1.8 right 1.8} -offset {top .45 bottom .45 left .45 right .45} -center 0 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[01/29 23:20:49    492s] 
[01/29 23:20:49    492s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1266.8M)
[01/29 23:20:49    492s] **WARN: (IMPPP-220):	The power planner does not create core rings outside the design boundary. Check the design boundary, or specify valid offsets.
[01/29 23:20:49    492s] **WARN: (IMPPP-4051):	Failed to add rings, because the IO cells might contain gaps. Run the 'addIoFiller' command to fill gaps between the cells and try again.
[01/29 23:20:49    492s] Type 'man IMPPP-4051' for more detail.
[01/29 23:20:49    492s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer Metal11 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[01/29 23:20:49    492s] The ring targets are set to core/block ring wires.
[01/29 23:20:49    492s] addRing command will consider rows while creating rings.
[01/29 23:20:49    492s] addRing command will disallow rings to go over rows.
[01/29 23:20:49    492s] addRing command will ignore shorts while creating rings.
[01/29 23:20:49    492s] <CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top Metal11 bottom Metal11 left Metal10 right Metal10} -width {top 1.8 bottom 1.8 left 1.8 right 1.8} -spacing {top 1.8 bottom 1.8 left 1.8 right 1.8} -offset {top .45 bottom .45 left .45 right .45} -center 0 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[01/29 23:20:49    492s] 
[01/29 23:20:49    492s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1266.8M)
[01/29 23:20:49    492s] **WARN: (IMPPP-220):	The power planner does not create core rings outside the design boundary. Check the design boundary, or specify valid offsets.
[01/29 23:20:49    492s] **WARN: (IMPPP-4051):	Failed to add rings, because the IO cells might contain gaps. Run the 'addIoFiller' command to fill gaps between the cells and try again.
[01/29 23:20:49    492s] Type 'man IMPPP-4051' for more detail.
[01/29 23:20:49    492s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer Metal11 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[01/29 23:20:49    492s] The ring targets are set to core/block ring wires.
[01/29 23:20:49    492s] addRing command will consider rows while creating rings.
[01/29 23:20:49    492s] addRing command will disallow rings to go over rows.
[01/29 23:20:49    492s] addRing command will ignore shorts while creating rings.
[01/29 23:20:49    492s] <CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top Metal11 bottom Metal11 left Metal10 right Metal10} -width {top 1.8 bottom 1.8 left 1.8 right 1.8} -spacing {top 1.8 bottom 1.8 left 1.8 right 1.8} -offset {top .45 bottom .45 left .45 right .45} -center 0 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[01/29 23:20:49    492s] 
[01/29 23:20:49    492s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1266.8M)
[01/29 23:20:49    492s] **WARN: (IMPPP-220):	The power planner does not create core rings outside the design boundary. Check the design boundary, or specify valid offsets.
[01/29 23:20:49    492s] **WARN: (IMPPP-4051):	Failed to add rings, because the IO cells might contain gaps. Run the 'addIoFiller' command to fill gaps between the cells and try again.
[01/29 23:20:49    492s] Type 'man IMPPP-4051' for more detail.
[01/29 23:20:49    492s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer Metal11 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[01/29 23:20:49    492s] The ring targets are set to core/block ring wires.
[01/29 23:20:49    492s] addRing command will consider rows while creating rings.
[01/29 23:20:49    492s] addRing command will disallow rings to go over rows.
[01/29 23:20:49    492s] addRing command will ignore shorts while creating rings.
[01/29 23:20:49    492s] <CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top Metal11 bottom Metal11 left Metal10 right Metal10} -width {top 1.8 bottom 1.8 left 1.8 right 1.8} -spacing {top 1.8 bottom 1.8 left 1.8 right 1.8} -offset {top .45 bottom .45 left .45 right .45} -center 0 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[01/29 23:20:49    492s] 
[01/29 23:20:49    492s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1266.8M)
[01/29 23:20:49    492s] **WARN: (IMPPP-220):	The power planner does not create core rings outside the design boundary. Check the design boundary, or specify valid offsets.
[01/29 23:20:49    492s] **WARN: (IMPPP-4051):	Failed to add rings, because the IO cells might contain gaps. Run the 'addIoFiller' command to fill gaps between the cells and try again.
[01/29 23:20:49    492s] Type 'man IMPPP-4051' for more detail.
[01/29 23:38:32    775s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer Metal11 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[01/29 23:38:32    775s] The ring targets are set to core/block ring wires.
[01/29 23:38:32    775s] addRing command will consider rows while creating rings.
[01/29 23:38:32    775s] addRing command will disallow rings to go over rows.
[01/29 23:38:32    775s] addRing command will ignore shorts while creating rings.
[01/29 23:38:32    775s] <CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top Metal11 bottom Metal11 left Metal10 right Metal10} -width {top 1.8 bottom 1.8 left 1.8 right 1.8} -spacing {top 1.8 bottom 1.8 left 1.8 right 1.8} -offset {top .45 bottom .45 left .45 right .45} -center 0 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[01/29 23:38:32    775s] 
[01/29 23:38:32    775s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1266.8M)
[01/29 23:38:32    775s] **WARN: (IMPPP-220):	The power planner does not create core rings outside the design boundary. Check the design boundary, or specify valid offsets.
[01/29 23:38:32    775s] **WARN: (IMPPP-4051):	Failed to add rings, because the IO cells might contain gaps. Run the 'addIoFiller' command to fill gaps between the cells and try again.
[01/29 23:38:32    775s] Type 'man IMPPP-4051' for more detail.
[01/29 23:38:33    775s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer Metal11 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[01/29 23:38:33    775s] The ring targets are set to core/block ring wires.
[01/29 23:38:33    775s] addRing command will consider rows while creating rings.
[01/29 23:38:33    775s] addRing command will disallow rings to go over rows.
[01/29 23:38:33    775s] addRing command will ignore shorts while creating rings.
[01/29 23:38:33    775s] <CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top Metal11 bottom Metal11 left Metal10 right Metal10} -width {top 1.8 bottom 1.8 left 1.8 right 1.8} -spacing {top 1.8 bottom 1.8 left 1.8 right 1.8} -offset {top .45 bottom .45 left .45 right .45} -center 0 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[01/29 23:38:33    775s] 
[01/29 23:38:33    775s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1266.8M)
[01/29 23:38:33    775s] **WARN: (IMPPP-220):	The power planner does not create core rings outside the design boundary. Check the design boundary, or specify valid offsets.
[01/29 23:38:33    775s] **WARN: (IMPPP-4051):	Failed to add rings, because the IO cells might contain gaps. Run the 'addIoFiller' command to fill gaps between the cells and try again.
[01/29 23:38:33    775s] Type 'man IMPPP-4051' for more detail.
[01/29 23:38:40    777s] <CMD> getIoFlowFlag
[01/30 13:21:22  14835s] <CMD> setIoFlowFlag 0
[01/30 13:21:22  14835s] <CMD> floorPlan -site CoreSite -r 0.966784452297 0.699561 5.0 5.13 5.0 5.13
[01/30 13:21:22  14835s] **WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[01/30 13:21:22  14835s] Type 'man IMPFP-3961' for more detail.
[01/30 13:21:22  14835s] **WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[01/30 13:21:22  14835s] Type 'man IMPFP-3961' for more detail.
[01/30 13:21:22  14835s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[01/30 13:21:23  14835s] <CMD> uiSetTool select
[01/30 13:21:23  14835s] <CMD> getIoFlowFlag
[01/30 13:21:23  14835s] <CMD> fit
[01/30 13:21:25  14836s] <CMD> setIoFlowFlag 0
[01/30 13:21:25  14836s] <CMD> floorPlan -site CoreSite -r 0.946678321678 0.699509 5.0 5.13 5.0 5.13
[01/30 13:21:25  14836s] **WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[01/30 13:21:25  14836s] Type 'man IMPFP-3961' for more detail.
[01/30 13:21:25  14836s] **WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[01/30 13:21:25  14836s] Type 'man IMPFP-3961' for more detail.
[01/30 13:21:25  14836s] <CMD> uiSetTool select
[01/30 13:21:25  14836s] <CMD> getIoFlowFlag
[01/30 13:21:25  14836s] <CMD> fit
[01/30 13:21:26  14836s] <CMD> setIoFlowFlag 0
[01/30 13:21:26  14836s] <CMD> floorPlan -site CoreSite -r 0.946678321678 0.699509 5.0 5.13 5.0 5.13
[01/30 13:21:26  14836s] **WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[01/30 13:21:26  14836s] Type 'man IMPFP-3961' for more detail.
[01/30 13:21:26  14836s] **WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[01/30 13:21:26  14836s] Type 'man IMPFP-3961' for more detail.
[01/30 13:21:26  14836s] <CMD> uiSetTool select
[01/30 13:21:26  14836s] <CMD> getIoFlowFlag
[01/30 13:21:26  14836s] <CMD> fit
[01/30 13:21:29  14837s] <CMD> zoomBox -59.78500 29.10400 224.12800 166.36550
[01/30 13:21:29  14837s] <CMD> zoomBox -210.04400 -93.97100 429.82450 215.38200
[01/30 13:21:30  14837s] <CMD> zoomBox -60.42800 30.11650 223.48600 167.37850
[01/30 13:21:30  14837s] <CMD> zoomBox -81.48750 12.64200 252.52900 174.12700
[01/30 13:21:30  14837s] <CMD> zoomBox -106.26400 -7.91600 286.69750 182.06650
[01/30 13:21:55  14845s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer Metal11 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[01/30 13:21:55  14845s] The ring targets are set to core/block ring wires.
[01/30 13:21:55  14845s] addRing command will consider rows while creating rings.
[01/30 13:21:55  14845s] addRing command will disallow rings to go over rows.
[01/30 13:21:55  14845s] addRing command will ignore shorts while creating rings.
[01/30 13:21:55  14845s] <CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top Metal11 bottom Metal11 left Metal10 right Metal10} -width {top 1.8 bottom 1.8 left 1.8 right 1.8} -spacing {top 0.45 bottom 0.45 left 0.45 right 0.45} -offset {top .45 bottom .45 left .45 right .45} -center 0 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[01/30 13:21:55  14845s] 
[01/30 13:21:55  14845s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1266.8M)
[01/30 13:21:55  14845s] Ring generation is complete.
[01/30 13:21:55  14845s] vias are now being generated.
[01/30 13:21:55  14845s] addRing created 8 wires.
[01/30 13:21:55  14845s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[01/30 13:21:55  14845s] +--------+----------------+----------------+
[01/30 13:21:55  14845s] |  Layer |     Created    |     Deleted    |
[01/30 13:21:55  14845s] +--------+----------------+----------------+
[01/30 13:21:55  14845s] | Metal10|        4       |       NA       |
[01/30 13:21:55  14845s] |  Via10 |        8       |        0       |
[01/30 13:21:55  14845s] | Metal11|        4       |       NA       |
[01/30 13:21:55  14845s] +--------+----------------+----------------+
[01/30 13:22:02  14846s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer Metal11 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[01/30 13:22:02  14846s] The ring targets are set to core/block ring wires.
[01/30 13:22:02  14846s] addRing command will consider rows while creating rings.
[01/30 13:22:02  14846s] addRing command will disallow rings to go over rows.
[01/30 13:22:02  14846s] addRing command will ignore shorts while creating rings.
[01/30 13:22:02  14846s] <CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top Metal11 bottom Metal11 left Metal10 right Metal10} -width {top 1.8 bottom 1.8 left 1.8 right 1.8} -spacing {top 0.45 bottom 0.45 left 0.45 right 0.45} -offset {top .45 bottom .45 left .45 right .45} -center 0 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[01/30 13:22:02  14846s] 
[01/30 13:22:02  14846s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1266.8M)
[01/30 13:22:02  14846s] Ring generation is complete.
[01/30 13:22:06  14848s] <CMD> set sprCreateIeRingOffset 1.0
[01/30 13:22:06  14848s] <CMD> set sprCreateIeRingThreshold 1.0
[01/30 13:22:06  14848s] <CMD> set sprCreateIeRingJogDistance 1.0
[01/30 13:22:06  14848s] <CMD> set sprCreateIeRingLayers {}
[01/30 13:22:06  14848s] <CMD> set sprCreateIeRingOffset 1.0
[01/30 13:22:06  14848s] <CMD> set sprCreateIeRingThreshold 1.0
[01/30 13:22:06  14848s] <CMD> set sprCreateIeRingJogDistance 1.0
[01/30 13:22:06  14848s] <CMD> set sprCreateIeRingLayers {}
[01/30 13:22:06  14848s] <CMD> set sprCreateIeStripeWidth 10.0
[01/30 13:22:06  14848s] <CMD> set sprCreateIeStripeThreshold 1.0
[01/30 13:22:06  14848s] <CMD> set sprCreateIeStripeWidth 10.0
[01/30 13:22:06  14848s] <CMD> set sprCreateIeStripeThreshold 1.0
[01/30 13:22:07  14848s] <CMD> set sprCreateIeRingOffset 1.0
[01/30 13:22:07  14848s] <CMD> set sprCreateIeRingThreshold 1.0
[01/30 13:22:07  14848s] <CMD> set sprCreateIeRingJogDistance 1.0
[01/30 13:22:07  14848s] <CMD> set sprCreateIeRingLayers {}
[01/30 13:22:07  14848s] <CMD> set sprCreateIeStripeWidth 10.0
[01/30 13:22:07  14848s] <CMD> set sprCreateIeStripeThreshold 1.0
[01/30 13:29:32  14974s] <CMD> zoomBox -136.16250 -24.88800 326.14500 198.62100
[01/30 13:29:33  14975s] <CMD> zoomBox -106.26500 -7.91650 286.69750 182.06650
[01/30 13:29:34  14975s] <CMD> zoomBox -136.16350 -24.88850 326.14550 198.62100
[01/30 13:29:34  14975s] <CMD> zoomBox -106.26550 -7.91700 286.69800 182.06650
[01/30 13:30:21  14988s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer Metal11 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[01/30 13:30:21  14988s] The ring targets are set to core/block ring wires.
[01/30 13:30:21  14988s] addRing command will consider rows while creating rings.
[01/30 13:30:21  14988s] addRing command will disallow rings to go over rows.
[01/30 13:30:21  14988s] addRing command will ignore shorts while creating rings.
[01/30 13:30:21  14988s] <CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top Metal11 bottom Metal11 left Metal10 right Metal10} -width {top 1.8 bottom 1.8 left 1.8 right 1.8} -spacing {top 0.45 bottom 0.45 left 0.45 right 0.45} -offset {top .5 bottom .5 left .5 right .5} -center 0 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[01/30 13:30:21  14988s] 
[01/30 13:30:21  14988s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1275.2M)
[01/30 13:30:21  14988s] Ring generation is complete.
[01/30 13:30:24  14989s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer Metal11 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[01/30 13:30:24  14989s] The ring targets are set to core/block ring wires.
[01/30 13:30:24  14989s] addRing command will consider rows while creating rings.
[01/30 13:30:24  14989s] addRing command will disallow rings to go over rows.
[01/30 13:30:24  14989s] addRing command will ignore shorts while creating rings.
[01/30 13:30:24  14989s] <CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top Metal11 bottom Metal11 left Metal10 right Metal10} -width {top 1.8 bottom 1.8 left 1.8 right 1.8} -spacing {top 0.45 bottom 0.45 left 0.45 right 0.45} -offset {top .5 bottom .5 left .5 right .5} -center 0 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[01/30 13:30:24  14989s] 
[01/30 13:30:24  14989s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1275.2M)
[01/30 13:30:24  14989s] Ring generation is complete.
[01/30 13:31:37  15010s] <CMD> setSrouteMode -viaConnectToShape { noshape }
[01/30 13:31:37  15010s] <CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { Metal10(10) Metal11(11) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { Metal1(1) Metal11(11) } -nets { VDD VSS } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { Metal1(1) Metal11(11) }
[01/30 13:31:37  15010s] *** Begin SPECIAL ROUTE on Thu Jan 30 13:31:37 2025 ***
[01/30 13:31:37  15010s] SPECIAL ROUTE ran on directory: /home/vlsiuser/Desktop/team_friday/Cadence_design_database_45nm/Cadence_design_database_45nm/physical_design
[01/30 13:31:37  15010s] SPECIAL ROUTE ran on machine: vlsicadclient05 (Linux 3.10.0-1160.95.1.el7.x86_64 x86_64 804Mhz)
[01/30 13:31:37  15010s] 
[01/30 13:31:37  15010s] Begin option processing ...
[01/30 13:31:37  15010s] srouteConnectPowerBump set to false
[01/30 13:31:37  15010s] routeSelectNet set to "VDD VSS"
[01/30 13:31:37  15010s] routeSpecial set to true
[01/30 13:31:37  15010s] srouteBlockPin set to "useLef"
[01/30 13:31:37  15010s] srouteBottomLayerLimit set to 10
[01/30 13:31:37  15010s] srouteBottomTargetLayerLimit set to 1
[01/30 13:31:37  15010s] srouteConnectConverterPin set to false
[01/30 13:31:37  15010s] srouteCrossoverViaBottomLayer set to 1
[01/30 13:31:37  15010s] srouteCrossoverViaTopLayer set to 11
[01/30 13:31:37  15010s] srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
[01/30 13:31:37  15010s] srouteFollowCorePinEnd set to 3
[01/30 13:31:37  15010s] srouteJogControl set to "preferWithChanges differentLayer"
[01/30 13:31:37  15010s] srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
[01/30 13:31:37  15010s] sroutePadPinAllPorts set to true
[01/30 13:31:37  15010s] sroutePreserveExistingRoutes set to true
[01/30 13:31:37  15010s] srouteRoutePowerBarPortOnBothDir set to true
[01/30 13:31:37  15010s] srouteStopBlockPin set to "nearestTarget"
[01/30 13:31:37  15010s] srouteTopLayerLimit set to 11
[01/30 13:31:37  15010s] srouteTopTargetLayerLimit set to 11
[01/30 13:31:37  15010s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2569.00 megs.
[01/30 13:31:37  15010s] 
[01/30 13:31:37  15010s] Reading DB technology information...
[01/30 13:31:37  15010s] Finished reading DB technology information.
[01/30 13:31:37  15010s] Reading floorplan and netlist information...
[01/30 13:31:37  15010s] Finished reading floorplan and netlist information.
[01/30 13:31:37  15010s] Read in 24 layers, 11 routing layers, 1 overlap layer
[01/30 13:31:37  15010s] Read in 2 nondefault rules, 0 used
[01/30 13:31:37  15010s] Read in 574 macros, 36 used
[01/30 13:31:37  15010s] Read in 36 components
[01/30 13:31:37  15010s]   36 core components: 36 unplaced, 0 placed, 0 fixed
[01/30 13:31:37  15010s] Read in 228 logical pins
[01/30 13:31:37  15010s] Read in 182 nets
[01/30 13:31:37  15010s] Read in 2 special nets, 2 routed
[01/30 13:31:37  15010s] 2 nets selected.
[01/30 13:31:37  15010s] 
[01/30 13:31:37  15010s] Begin power routing ...
[01/30 13:31:37  15010s] #create default rule from bind_ndr_rule rule=0x7fa0812cc060 0x7fa05d12e558
[01/30 13:31:37  15010s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[01/30 13:31:37  15010s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[01/30 13:31:37  15010s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[01/30 13:31:37  15010s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[01/30 13:31:37  15010s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[01/30 13:31:37  15010s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[01/30 13:31:37  15010s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[01/30 13:31:37  15010s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[01/30 13:31:37  15010s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[01/30 13:31:37  15010s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[01/30 13:31:37  15010s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[01/30 13:31:37  15010s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[01/30 13:31:37  15010s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[01/30 13:31:37  15010s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[01/30 13:31:37  15010s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[01/30 13:31:37  15010s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[01/30 13:31:37  15010s] ### import design signature (1): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[01/30 13:31:37  15010s] **WARN: (IMPSR-555):	The specified Bottom target layer is below bottom routing layer. Set bottom target layer to 10.
[01/30 13:31:37  15010s] **WARN: (IMPSR-1253):	Unable to find any standard cell pin connected to the VDD net.
[01/30 13:31:37  15010s]  Run the globalNetConnect command or change the CPF file to ensure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND' for the connection.
[01/30 13:31:37  15010s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VDD net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[01/30 13:31:37  15010s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VDD net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[01/30 13:31:37  15010s] Type 'man IMPSR-1256' for more detail.
[01/30 13:31:37  15010s] Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
[01/30 13:31:37  15010s] **WARN: (IMPSR-1253):	Unable to find any standard cell pin connected to the VSS net.
[01/30 13:31:37  15010s]  Run the globalNetConnect command or change the CPF file to ensure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND' for the connection.
[01/30 13:31:37  15010s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VSS net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[01/30 13:31:37  15010s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VSS net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[01/30 13:31:37  15010s] Type 'man IMPSR-1256' for more detail.
[01/30 13:31:37  15010s] Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
[01/30 13:31:37  15010s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VDD.
[01/30 13:31:37  15010s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[01/30 13:31:37  15010s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VDD.
[01/30 13:31:37  15010s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[01/30 13:31:37  15010s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VSS.
[01/30 13:31:37  15010s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[01/30 13:31:37  15010s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VSS.
[01/30 13:31:37  15010s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[01/30 13:31:37  15010s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VDD.
[01/30 13:31:37  15010s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[01/30 13:31:37  15010s] CPU time for VDD FollowPin 0 seconds
[01/30 13:31:37  15010s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VSS.
[01/30 13:31:37  15010s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[01/30 13:31:37  15010s] CPU time for VSS FollowPin 0 seconds
[01/30 13:31:37  15010s]   Number of IO ports routed: 0
[01/30 13:31:37  15010s]   Number of Block ports routed: 0
[01/30 13:31:37  15010s]   Number of Stripe ports routed: 0
[01/30 13:31:37  15010s]   Number of Core ports routed: 0  open: 192
[01/30 13:31:37  15010s]   Number of Pad ports routed: 0
[01/30 13:31:37  15010s]   Number of Power Bump ports routed: 0
[01/30 13:31:37  15010s]   Number of Followpin connections: 96
[01/30 13:31:37  15010s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 2608.00 megs.
[01/30 13:31:37  15010s] 
[01/30 13:31:37  15010s] 
[01/30 13:31:37  15010s] 
[01/30 13:31:37  15010s]  Begin updating DB with routing results ...
[01/30 13:31:37  15010s]  Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
[01/30 13:31:37  15010s] Pin and blockage extraction finished
[01/30 13:31:37  15010s] 
[01/30 13:31:37  15010s] sroute created 96 wires.
[01/30 13:31:37  15010s] ViaGen created 0 via, deleted 0 via to avoid violation.
[01/30 13:31:37  15010s] +--------+----------------+----------------+
[01/30 13:31:37  15010s] |  Layer |     Created    |     Deleted    |
[01/30 13:31:37  15010s] +--------+----------------+----------------+
[01/30 13:31:37  15010s] | Metal1 |       96       |       NA       |
[01/30 13:31:37  15010s] +--------+----------------+----------------+
[01/30 13:31:39  15011s] <CMD> setSrouteMode -viaConnectToShape { noshape }
[01/30 13:31:39  15011s] <CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { Metal10(10) Metal11(11) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { Metal1(1) Metal11(11) } -nets { VDD VSS } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { Metal1(1) Metal11(11) }
[01/30 13:31:39  15011s] *** Begin SPECIAL ROUTE on Thu Jan 30 13:31:39 2025 ***
[01/30 13:31:39  15011s] SPECIAL ROUTE ran on directory: /home/vlsiuser/Desktop/team_friday/Cadence_design_database_45nm/Cadence_design_database_45nm/physical_design
[01/30 13:31:39  15011s] SPECIAL ROUTE ran on machine: vlsicadclient05 (Linux 3.10.0-1160.95.1.el7.x86_64 x86_64 900Mhz)
[01/30 13:31:39  15011s] 
[01/30 13:31:39  15011s] Begin option processing ...
[01/30 13:31:39  15011s] srouteConnectPowerBump set to false
[01/30 13:31:39  15011s] routeSelectNet set to "VDD VSS"
[01/30 13:31:39  15011s] routeSpecial set to true
[01/30 13:31:39  15011s] srouteBlockPin set to "useLef"
[01/30 13:31:39  15011s] srouteBottomLayerLimit set to 10
[01/30 13:31:39  15011s] srouteBottomTargetLayerLimit set to 1
[01/30 13:31:39  15011s] srouteConnectConverterPin set to false
[01/30 13:31:39  15011s] srouteCrossoverViaBottomLayer set to 1
[01/30 13:31:39  15011s] srouteCrossoverViaTopLayer set to 11
[01/30 13:31:39  15011s] srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
[01/30 13:31:39  15011s] srouteFollowCorePinEnd set to 3
[01/30 13:31:39  15011s] srouteJogControl set to "preferWithChanges differentLayer"
[01/30 13:31:39  15011s] srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
[01/30 13:31:39  15011s] sroutePadPinAllPorts set to true
[01/30 13:31:39  15011s] sroutePreserveExistingRoutes set to true
[01/30 13:31:39  15011s] srouteRoutePowerBarPortOnBothDir set to true
[01/30 13:31:39  15011s] srouteStopBlockPin set to "nearestTarget"
[01/30 13:31:39  15011s] srouteTopLayerLimit set to 11
[01/30 13:31:39  15011s] srouteTopTargetLayerLimit set to 11
[01/30 13:31:39  15011s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2609.00 megs.
[01/30 13:31:39  15011s] 
[01/30 13:31:39  15011s] Reading DB technology information...
[01/30 13:31:39  15011s] Finished reading DB technology information.
[01/30 13:31:39  15011s] Reading floorplan and netlist information...
[01/30 13:31:39  15011s] Finished reading floorplan and netlist information.
[01/30 13:31:39  15011s] Read in 24 layers, 11 routing layers, 1 overlap layer
[01/30 13:31:39  15011s] Read in 2 nondefault rules, 0 used
[01/30 13:31:39  15011s] Read in 574 macros, 36 used
[01/30 13:31:39  15011s] Read in 36 components
[01/30 13:31:39  15011s]   36 core components: 36 unplaced, 0 placed, 0 fixed
[01/30 13:31:39  15011s] Read in 228 logical pins
[01/30 13:31:39  15011s] Read in 182 nets
[01/30 13:31:39  15011s] Read in 2 special nets, 2 routed
[01/30 13:31:39  15011s] 2 nets selected.
[01/30 13:31:39  15011s] 
[01/30 13:31:39  15011s] Begin power routing ...
[01/30 13:31:39  15011s] **WARN: (IMPSR-555):	The specified Bottom target layer is below bottom routing layer. Set bottom target layer to 10.
[01/30 13:31:39  15011s] **WARN: (IMPSR-1253):	Unable to find any standard cell pin connected to the VDD net.
[01/30 13:31:39  15011s]  Run the globalNetConnect command or change the CPF file to ensure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND' for the connection.
[01/30 13:31:39  15011s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VDD net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[01/30 13:31:39  15011s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VDD net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[01/30 13:31:39  15011s] Type 'man IMPSR-1256' for more detail.
[01/30 13:31:39  15011s] Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
[01/30 13:31:39  15011s] **WARN: (IMPSR-1253):	Unable to find any standard cell pin connected to the VSS net.
[01/30 13:31:39  15011s]  Run the globalNetConnect command or change the CPF file to ensure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND' for the connection.
[01/30 13:31:39  15011s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VSS net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[01/30 13:31:39  15011s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VSS net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[01/30 13:31:39  15011s] Type 'man IMPSR-1256' for more detail.
[01/30 13:31:39  15011s] Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
[01/30 13:31:39  15011s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VDD.
[01/30 13:31:39  15011s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[01/30 13:31:39  15011s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VDD.
[01/30 13:31:39  15011s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[01/30 13:31:39  15011s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VSS.
[01/30 13:31:39  15011s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[01/30 13:31:39  15011s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VSS.
[01/30 13:31:39  15011s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[01/30 13:31:39  15011s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VDD.
[01/30 13:31:39  15011s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[01/30 13:31:39  15011s] CPU time for VDD FollowPin 0 seconds
[01/30 13:31:39  15011s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VSS.
[01/30 13:31:39  15011s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[01/30 13:31:39  15011s] CPU time for VSS FollowPin 0 seconds
[01/30 13:31:39  15011s]   Number of IO ports routed: 0
[01/30 13:31:39  15011s]   Number of Block ports routed: 0
[01/30 13:31:39  15011s]   Number of Stripe ports routed: 0
[01/30 13:31:39  15011s]   Number of Core ports routed: 0  open: 192
[01/30 13:31:39  15011s]   Number of Pad ports routed: 0
[01/30 13:31:39  15011s]   Number of Power Bump ports routed: 0
[01/30 13:31:39  15011s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 2611.00 megs.
[01/30 13:31:39  15011s] 
[01/30 13:31:39  15011s] 
[01/30 13:31:39  15011s] 
[01/30 13:31:39  15011s]  Begin updating DB with routing results ...
[01/30 13:31:39  15011s]  Updating DB with 0 via definition ...
[01/30 13:31:39  15011s] sroute created 0 wire.
[01/30 13:31:39  15011s] ViaGen created 0 via, deleted 0 via to avoid violation.
[01/30 13:33:06  15035s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer Metal11 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
[01/30 13:33:06  15035s] addStripe will allow jog to connect padcore ring and block ring.
[01/30 13:33:06  15035s] 
[01/30 13:33:06  15035s] Stripes will stop at the boundary of the specified area.
[01/30 13:33:06  15035s] When breaking rings, the power planner will consider the existence of blocks.
[01/30 13:33:06  15035s] Stripes will not extend to closest target.
[01/30 13:33:06  15035s] The power planner will set stripe antenna targets to none (no trimming allowed).
[01/30 13:33:06  15035s] Stripes will not be created over regions without power planning wires.
[01/30 13:33:06  15035s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[01/30 13:33:06  15035s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[01/30 13:33:06  15035s] Offset for stripe breaking is set to 0.
[01/30 13:33:06  15035s] <CMD> addStripe -nets {VDD VSS} -layer Metal10 -direction vertical -width 1.8 -spacing 0.45 -number_of_sets 2 -start_from left -start_offset 1 -stop_offset 1 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit Metal11 -padcore_ring_bottom_layer_limit Metal1 -block_ring_top_layer_limit Metal11 -block_ring_bottom_layer_limit Metal1 -use_wire_group 0 -snap_wire_center_to_grid None
[01/30 13:33:06  15035s] 
[01/30 13:33:06  15035s] Initialize fgc environment(mem: 1318.2M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1318.2M)
[01/30 13:33:06  15035s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1318.2M)
[01/30 13:33:06  15035s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1318.2M)
[01/30 13:33:06  15035s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1318.2M)
[01/30 13:33:06  15035s] Starting stripe generation ...
[01/30 13:33:06  15035s] Non-Default Mode Option Settings :
[01/30 13:33:06  15035s]   NONE
[01/30 13:33:06  15035s] Stripe generation is complete.
[01/30 13:33:06  15035s] vias are now being generated.
[01/30 13:33:06  15035s] addStripe created 4 wires.
[01/30 13:33:06  15035s] ViaGen created 1736 vias, deleted 0 via to avoid violation.
[01/30 13:33:06  15035s] +--------+----------------+----------------+
[01/30 13:33:06  15035s] |  Layer |     Created    |     Deleted    |
[01/30 13:33:06  15035s] +--------+----------------+----------------+
[01/30 13:33:06  15035s] |  Via1  |       192      |        0       |
[01/30 13:33:06  15035s] |  Via2  |       192      |        0       |
[01/30 13:33:06  15035s] |  Via3  |       192      |        0       |
[01/30 13:33:06  15035s] |  Via4  |       192      |        0       |
[01/30 13:33:06  15035s] |  Via5  |       192      |        0       |
[01/30 13:33:06  15035s] |  Via6  |       192      |        0       |
[01/30 13:33:06  15035s] |  Via7  |       192      |        0       |
[01/30 13:33:06  15035s] |  Via8  |       192      |        0       |
[01/30 13:33:06  15035s] |  Via9  |       192      |        0       |
[01/30 13:33:06  15035s] | Metal10|        4       |       NA       |
[01/30 13:33:06  15035s] |  Via10 |        8       |        0       |
[01/30 13:33:06  15035s] +--------+----------------+----------------+
[01/30 13:33:09  15036s] <CMD> undo
[01/30 13:34:13  15055s] <CMD> zoomBox -80.00100 -4.97500 254.01800 156.51100
[01/30 13:34:14  15055s] <CMD> zoomBox -57.70650 -2.77600 226.21000 134.48750
[01/30 13:34:15  15055s] <CMD> zoomBox -38.91000 -1.16250 202.41950 115.51150
[01/30 13:34:16  15056s] <CMD> zoomBox -32.33600 0.55700 172.79400 99.73000
[01/30 13:34:17  15056s] <CMD> zoomBox -25.08350 7.10150 81.99600 58.87050
[01/30 13:34:18  15056s] <CMD> zoomBox -21.28800 9.42900 69.73000 53.43300
[01/30 13:34:19  15056s] <CMD> zoomBox -18.80050 10.95600 58.56500 48.35950
[01/30 13:34:20  15057s] <CMD> zoomBox -26.82400 9.13350 80.25750 60.90350
[01/30 13:34:21  15057s] <CMD> zoomBox -53.29900 3.11900 151.83650 102.29450
[01/30 13:34:21  15057s] <CMD> zoomBox -81.20200 -4.94250 252.82850 156.54900
[01/30 13:34:22  15058s] <CMD> zoomBox -146.67950 -24.43850 493.21850 284.92900
[01/30 13:34:24  15058s] <CMD> zoomBox -60.21850 -17.10850 483.69500 245.85400
[01/30 13:34:26  15059s] <CMD> zoomBox -149.39250 -33.03850 490.50550 276.32900
[01/30 13:34:28  15060s] <CMD> zoomBox -126.19000 -12.77950 417.72350 250.18300
[01/30 13:34:28  15060s] <CMD> zoomBox -106.46850 4.44050 355.85900 227.95900
[01/30 13:34:30  15061s] <CMD> zoomBox -185.25950 -10.76800 358.65550 252.19500
[01/30 13:34:36  15063s] <CMD> zoomBox -140.36950 -8.07000 321.95850 215.44900
[01/30 13:34:37  15063s] <CMD> zoomBox -102.21350 -5.77700 290.76600 184.21450
[01/30 13:35:09  15072s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer Metal11 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
[01/30 13:35:09  15072s] addStripe will allow jog to connect padcore ring and block ring.
[01/30 13:35:09  15072s] 
[01/30 13:35:09  15072s] Stripes will stop at the boundary of the specified area.
[01/30 13:35:09  15072s] When breaking rings, the power planner will consider the existence of blocks.
[01/30 13:35:09  15072s] Stripes will not extend to closest target.
[01/30 13:35:09  15072s] The power planner will set stripe antenna targets to none (no trimming allowed).
[01/30 13:35:09  15072s] Stripes will not be created over regions without power planning wires.
[01/30 13:35:09  15072s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[01/30 13:35:09  15072s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[01/30 13:35:09  15072s] Offset for stripe breaking is set to 0.
[01/30 13:35:09  15072s] <CMD> addStripe -nets {VDD VSS} -layer Metal10 -direction vertical -width 1.8 -spacing 0.45 -number_of_sets 2 -start_from left -start_offset 1 -stop_offset 1 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit Metal11 -padcore_ring_bottom_layer_limit Metal1 -block_ring_top_layer_limit Metal11 -block_ring_bottom_layer_limit Metal1 -use_wire_group 0 -snap_wire_center_to_grid None
[01/30 13:35:09  15072s] 
[01/30 13:35:09  15072s] Initialize fgc environment(mem: 1318.2M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1318.2M)
[01/30 13:35:09  15072s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1318.2M)
[01/30 13:35:09  15072s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1318.2M)
[01/30 13:35:09  15072s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1318.2M)
[01/30 13:35:09  15072s] Starting stripe generation ...
[01/30 13:35:09  15072s] Non-Default Mode Option Settings :
[01/30 13:35:09  15072s]   NONE
[01/30 13:35:09  15072s] Stripe generation is complete.
[01/30 13:35:09  15072s] vias are now being generated.
[01/30 13:35:09  15072s] addStripe created 4 wires.
[01/30 13:35:09  15072s] ViaGen created 1736 vias, deleted 0 via to avoid violation.
[01/30 13:35:09  15072s] +--------+----------------+----------------+
[01/30 13:35:09  15072s] |  Layer |     Created    |     Deleted    |
[01/30 13:35:09  15072s] +--------+----------------+----------------+
[01/30 13:35:09  15072s] |  Via1  |       192      |        0       |
[01/30 13:35:09  15072s] |  Via2  |       192      |        0       |
[01/30 13:35:09  15072s] |  Via3  |       192      |        0       |
[01/30 13:35:09  15072s] |  Via4  |       192      |        0       |
[01/30 13:35:09  15072s] |  Via5  |       192      |        0       |
[01/30 13:35:09  15072s] |  Via6  |       192      |        0       |
[01/30 13:35:09  15072s] |  Via7  |       192      |        0       |
[01/30 13:35:09  15072s] |  Via8  |       192      |        0       |
[01/30 13:35:09  15072s] |  Via9  |       192      |        0       |
[01/30 13:35:09  15072s] | Metal10|        4       |       NA       |
[01/30 13:35:09  15072s] |  Via10 |        8       |        0       |
[01/30 13:35:09  15072s] +--------+----------------+----------------+
[01/30 13:35:11  15073s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer Metal11 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
[01/30 13:35:11  15073s] addStripe will allow jog to connect padcore ring and block ring.
[01/30 13:35:11  15073s] 
[01/30 13:35:11  15073s] Stripes will stop at the boundary of the specified area.
[01/30 13:35:11  15073s] When breaking rings, the power planner will consider the existence of blocks.
[01/30 13:35:11  15073s] Stripes will not extend to closest target.
[01/30 13:35:11  15073s] The power planner will set stripe antenna targets to none (no trimming allowed).
[01/30 13:35:11  15073s] Stripes will not be created over regions without power planning wires.
[01/30 13:35:11  15073s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[01/30 13:35:11  15073s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[01/30 13:35:11  15073s] Offset for stripe breaking is set to 0.
[01/30 13:35:11  15073s] <CMD> addStripe -nets {VDD VSS} -layer Metal10 -direction vertical -width 1.8 -spacing 0.45 -number_of_sets 2 -start_from left -start_offset 1 -stop_offset 1 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit Metal11 -padcore_ring_bottom_layer_limit Metal1 -block_ring_top_layer_limit Metal11 -block_ring_bottom_layer_limit Metal1 -use_wire_group 0 -snap_wire_center_to_grid None
[01/30 13:35:11  15073s] 
[01/30 13:35:11  15073s] Initialize fgc environment(mem: 1318.2M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1318.2M)
[01/30 13:35:11  15073s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1318.2M)
[01/30 13:35:11  15073s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1318.2M)
[01/30 13:35:11  15073s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1318.2M)
[01/30 13:35:11  15073s] Starting stripe generation ...
[01/30 13:35:11  15073s] Non-Default Mode Option Settings :
[01/30 13:35:11  15073s]   NONE
[01/30 13:35:11  15073s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (6.900000, 2.880000) (6.900000, 169.830002) because same wire already exists.
[01/30 13:35:11  15073s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (172.449997, 2.880000) (172.449997, 169.830002) because same wire already exists.
[01/30 13:35:11  15073s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (9.150000, 0.630000) (9.150000, 172.080002) because same wire already exists.
[01/30 13:35:11  15073s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (174.699997, 0.630000) (174.699997, 172.080002) because same wire already exists.
[01/30 13:35:11  15073s] Stripe generation is complete.
[01/30 13:35:11  15073s] <CMD> zoomBox -45.81950 29.45300 128.54850 113.75350
[01/30 13:35:12  15073s] <CMD> zoomBox -17.08900 47.68900 48.67450 79.48350
[01/30 13:35:13  15073s] <CMD> zoomBox -64.28350 19.61150 140.86100 118.79150
[01/30 13:35:14  15074s] <CMD> zoomBox -77.76200 -34.98350 384.58450 188.54400
[01/30 13:35:16  15074s] <CMD> zoomBox -18.21000 -20.63800 374.78450 169.36050
[01/30 13:35:16  15075s] <CMD> zoomBox -77.76250 -34.98400 384.58450 188.54400
[01/30 13:35:17  15075s] <CMD> zoomBox -76.59550 -12.54800 316.40000 177.45100
[01/30 13:42:29  15198s] <CMD> zoomBox -430.95050 -34.76950 454.76450 393.44150
[01/30 13:42:30  15198s] <CMD> zoomBox -262.75850 -25.90150 377.17100 283.48100
[01/30 13:42:30  15198s] <CMD> zoomBox -811.30300 -54.84900 630.93900 642.42250
[01/30 13:42:30  15198s] <CMD> zoomBox -2439.76200 -140.78400 1384.29800 1708.01000
[01/30 13:42:31  15198s] <CMD> zoomBox -537.67100 -40.41000 504.35050 463.36950
[01/30 13:42:31  15198s] <CMD> zoomBox -141.34800 -19.49600 321.00300 204.03400
[01/30 13:42:31  15198s] <CMD> zoomBox 55.54100 -9.10700 229.91800 75.19800
[01/30 13:42:32  15199s] <CMD> zoomBox 130.25600 -2.57600 196.02300 29.22000
[01/30 13:42:33  15199s] <CMD> zoomBox 155.42300 -0.37700 184.60600 13.73200
[01/30 13:42:37  15200s] <CMD> zoomBox 150.47450 -1.59750 184.80750 15.00150
[01/30 13:42:38  15201s] <CMD> zoomBox 109.39450 -11.74450 186.77500 25.66600
[01/30 13:42:39  15201s] <CMD> zoomBox 97.18850 -17.63350 204.28950 34.14600
[01/30 13:42:39  15201s] <CMD> zoomBox 59.27600 -34.77700 264.44900 64.41650
[01/30 13:42:40  15202s] <CMD> zoomBox -132.68500 -64.47650 329.72450 159.08150
[01/30 13:42:41  15202s] <CMD> zoomBox -198.78100 -73.60400 345.23050 189.40600
[01/30 13:42:41  15202s] <CMD> zoomBox -473.59500 -111.83600 412.23850 316.43250
[01/30 13:42:42  15202s] <CMD> zoomBox -380.27150 -75.88100 372.68750 288.14750
[01/30 13:42:42  15203s] <CMD> zoomBox -301.76150 -45.25100 338.25400 264.17300
[01/30 13:42:43  15203s] <CMD> zoomBox -184.52100 1.18250 277.89000 224.74150
[01/30 13:42:44  15203s] <CMD> zoomBox -258.37050 -11.47750 285.64350 251.53350
[01/30 13:42:45  15204s] <CMD> zoomBox -316.54500 -66.88700 436.41650 297.14250
[01/30 13:42:48  15205s] <CMD> zoomBox -254.80950 -45.76500 385.20800 263.66000
[01/30 13:42:49  15205s] <CMD> zoomBox -200.71800 -33.18050 343.29700 229.83100
[01/30 13:42:50  15205s] <CMD> zoomBox -154.74050 -22.48350 307.67300 201.07650
[01/30 13:42:51  15206s] <CMD> zoomBox -115.40900 -15.10100 277.64250 174.92500
[01/30 13:42:51  15206s] <CMD> zoomBox -82.08350 -8.96800 252.01050 152.55450
[01/30 13:42:52  15206s] <CMD> zoomBox -115.12600 -14.42800 277.92650 175.59850
[01/30 13:43:41  15220s] <CMD> checkPlace t1c_riscv_cpu.checkPlace
[01/30 13:43:41  15220s] OPERPROF: Starting checkPlace at level 1, MEM:1318.2M, EPOCH TIME: 1738224821.875436
[01/30 13:43:41  15220s] z: 2, totalTracks: 1
[01/30 13:43:41  15220s] z: 4, totalTracks: 1
[01/30 13:43:41  15220s] z: 6, totalTracks: 1
[01/30 13:43:41  15220s] z: 8, totalTracks: 1
[01/30 13:43:41  15220s] All LLGs are deleted
[01/30 13:43:41  15220s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1318.2M, EPOCH TIME: 1738224821.986328
[01/30 13:43:41  15220s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1318.2M, EPOCH TIME: 1738224821.986568
[01/30 13:43:41  15220s] # Building t1c_riscv_cpu llgBox search-tree.
[01/30 13:43:41  15220s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1318.2M, EPOCH TIME: 1738224821.986725
[01/30 13:43:41  15220s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1318.2M, EPOCH TIME: 1738224821.987758
[01/30 13:43:41  15220s] Core basic site is CoreSite
[01/30 13:43:42  15220s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1318.2M, EPOCH TIME: 1738224822.000923
[01/30 13:43:42  15221s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.020, REAL:0.006, MEM:1350.2M, EPOCH TIME: 1738224822.006729
[01/30 13:43:42  15221s] Use non-trimmed site array because memory saving is not enough.
[01/30 13:43:42  15221s] SiteArray: non-trimmed site array dimensions = 95 x 858
[01/30 13:43:42  15221s] SiteArray: use 389,120 bytes
[01/30 13:43:42  15221s] SiteArray: current memory after site array memory allocation 1350.6M
[01/30 13:43:42  15221s] SiteArray: FP blocked sites are writable
[01/30 13:43:42  15221s] Estimated cell power/ground rail width = 0.160 um
[01/30 13:43:42  15221s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/30 13:43:42  15221s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1350.6M, EPOCH TIME: 1738224822.008527
[01/30 13:43:42  15221s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.002, MEM:1350.6M, EPOCH TIME: 1738224822.010066
[01/30 13:43:42  15221s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.030, REAL:0.023, MEM:1350.6M, EPOCH TIME: 1738224822.011106
[01/30 13:43:42  15221s] 
[01/30 13:43:42  15221s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[01/30 13:43:42  15221s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.025, MEM:1350.6M, EPOCH TIME: 1738224822.011508
[01/30 13:43:42  15221s] Begin checking placement ... (start mem=1318.2M, init mem=1350.6M)
[01/30 13:43:42  15221s] 
[01/30 13:43:42  15221s] Running CheckPlace using 1 thread in normal mode...
[01/30 13:43:42  15221s] 
[01/30 13:43:42  15221s] ...checkPlace normal is done!
[01/30 13:43:42  15221s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1350.6M, EPOCH TIME: 1738224822.013668
[01/30 13:43:42  15221s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.000, MEM:1350.6M, EPOCH TIME: 1738224822.013935
[01/30 13:43:42  15221s] *info: Placed = 0             
[01/30 13:43:42  15221s] *info: Unplaced = 4357        
[01/30 13:43:42  15221s] Placement Density:69.95%(19500/27876)
[01/30 13:43:42  15221s] Placement Density (including fixed std cells):69.95%(19500/27876)
[01/30 13:43:42  15221s] All LLGs are deleted
[01/30 13:43:42  15221s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1350.6M, EPOCH TIME: 1738224822.014858
[01/30 13:43:42  15221s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1350.6M, EPOCH TIME: 1738224822.015000
[01/30 13:43:42  15221s] Finished checkPlace (total: cpu=0:00:00.1, real=0:00:01.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1350.6M)
[01/30 13:43:42  15221s] OPERPROF: Finished checkPlace at level 1, CPU:0.140, REAL:0.140, MEM:1350.6M, EPOCH TIME: 1738224822.015764
[01/30 13:43:42  15221s] <CMD> setDrawView place
[01/30 13:43:42  15221s] <CMD> fit
[01/30 13:43:46  15222s] <CMD> zoomBox -175.73500 -17.66400 464.13250 291.68850
[01/30 13:43:46  15222s] <CMD> zoomBox -207.71600 -21.60250 545.06950 342.34200
[01/30 13:43:47  15222s] <CMD> zoomBox -89.29550 -6.99750 244.72050 154.48700
[01/30 13:43:47  15222s] <CMD> zoomBox -44.36550 -1.33350 129.99400 82.96300
[01/30 13:43:48  15223s] <CMD> zoomBox -20.91250 1.72300 70.10550 45.72700
[01/30 13:43:50  15223s] <CMD> zoomBox -65.20450 -8.76250 176.13050 107.91400
[01/30 13:43:51  15224s] <CMD> zoomBox -76.01150 -13.88450 207.91200 123.38200
[01/30 13:43:51  15224s] <CMD> zoomBox -88.72600 -19.91100 245.30200 141.57950
[01/30 13:43:53  15225s] <CMD> zoomBox -91.73950 -27.85100 301.23550 162.13800
[01/30 13:43:53  15225s] <CMD> zoomBox -95.28400 -37.19200 367.03950 186.32450
[01/30 13:43:54  15225s] <CMD> zoomBox -89.32100 -7.08400 303.65400 182.90500
[01/30 13:44:50  15238s] **ERROR: (IMPSE-32):	Failed to locate 'how to use innovus' in Cadence Online Support documents.
Type 'man IMPSE-32' for more detail.
[01/30 13:44:50  15238s] **ERROR: (IMPQTF-4044):	Error occurs when 'searchHelpTopic "how to use innovus"' is executed with the error message: ''. This is probably an inner GUI action error. Use the TCL command directly instead of the GUI interactive.
**ERROR: (IMPSE-32):	Failed to locate 'how to use innovus' in Cadence Online Support documents.
Type 'man IMPSE-32' for more detail.
[01/30 13:44:55  15238s] **ERROR: (IMPQTF-4044):	Error occurs when 'searchHelpTopic "how to use innovus"' is executed with the error message: ''. This is probably an inner GUI action error. Use the TCL command directly instead of the GUI interactive.
**ERROR: (IMPSE-32):	Failed to locate 'how to use innovus' in Cadence Online Support documents.
Type 'man IMPSE-32' for more detail.
[01/30 13:45:00  15238s] **ERROR: (IMPQTF-4044):	Error occurs when 'searchHelpTopic "how to use innovus"' is executed with the error message: ''. This is probably an inner GUI action error. Use the TCL command directly instead of the GUI interactive.
**ERROR: (IMPSE-32):	Failed to locate 'how to use innovus' in Cadence Online Support documents.
Type 'man IMPSE-32' for more detail.
[01/30 13:45:05  15238s] **ERROR: (IMPQTF-4044):	Error occurs when 'searchHelpTopic "how to use innovus"' is executed with the error message: ''. This is probably an inner GUI action error. Use the TCL command directly instead of the GUI interactive.
**ERROR: (IMPSE-32):	Failed to locate 'how to use innovus' in Cadence Online Support documents.
Type 'man IMPSE-32' for more detail.
[01/30 13:45:10  15238s] **ERROR: (IMPQTF-4044):	Error occurs when 'searchHelpTopic "how to use innovus"' is executed with the error message: ''. This is probably an inner GUI action error. Use the TCL command directly instead of the GUI interactive.
**ERROR: (IMPSE-32):	Failed to locate 'how to use innovus' in Cadence Online Support documents.
Type 'man IMPSE-32' for more detail.
[01/30 13:45:15  15238s] **ERROR: (IMPQTF-4044):	Error occurs when 'searchHelpTopic "how to use innovus"' is executed with the error message: ''. This is probably an inner GUI action error. Use the TCL command directly instead of the GUI interactive.
<CMD> setPlaceMode -fp false
[01/30 13:45:45  15247s] <CMD> place_design
[01/30 13:45:45  15247s] **WARN: (IMPSP-9513):	Timing constraint file does not exist
[01/30 13:45:45  15247s] **WARN: (IMPSP-9514):	Non-TimingDriven placement will be performed.
[01/30 13:45:45  15247s] #Start colorize_geometry on Thu Jan 30 13:45:45 2025
[01/30 13:45:45  15247s] #
[01/30 13:45:45  15247s] ### Time Record (colorize_geometry) is installed.
[01/30 13:45:45  15247s] ### Time Record (Pre Callback) is installed.
[01/30 13:45:45  15247s] ### Time Record (Pre Callback) is uninstalled.
[01/30 13:45:45  15247s] ### Time Record (DB Import) is installed.
[01/30 13:45:45  15247s] ### info: trigger incremental cell import ( 574 new cells ).
[01/30 13:45:45  15247s] ### info: trigger incremental reloading library data ( #cell = 574 ).
[01/30 13:45:45  15247s] #WARNING (NRDB-166) Boundary for CELL_VIEW t1c_riscv_cpu,init is not properly defined. Correct the SIZE of the corresponding MACRO in the library.
[01/30 13:45:45  15247s] ### import design signature (2): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=567822668 placement=984943660 pin_access=1 inst_pattern=1
[01/30 13:45:45  15247s] ### Time Record (DB Import) is uninstalled.
[01/30 13:45:45  15247s] ### Time Record (DB Export) is installed.
[01/30 13:45:45  15247s] Extracting standard cell pins and blockage ...... 
[01/30 13:45:45  15247s] Pin and blockage extraction finished
[01/30 13:45:45  15247s] ### export design design signature (3): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=567822668 placement=984943660 pin_access=1 inst_pattern=1
[01/30 13:45:45  15247s] ### Time Record (DB Export) is uninstalled.
[01/30 13:45:45  15247s] ### Time Record (Post Callback) is installed.
[01/30 13:45:45  15247s] ### Time Record (Post Callback) is uninstalled.
[01/30 13:45:45  15247s] #
[01/30 13:45:45  15247s] #colorize_geometry statistics:
[01/30 13:45:45  15247s] #Cpu time = 00:00:00
[01/30 13:45:45  15247s] #Elapsed time = 00:00:00
[01/30 13:45:45  15247s] #Increased memory = 15.04 (MB)
[01/30 13:45:45  15247s] #Total memory = 1192.98 (MB)
[01/30 13:45:45  15247s] #Peak memory = 1193.89 (MB)
[01/30 13:45:45  15247s] #Number of warnings = 1
[01/30 13:45:45  15247s] #Total number of warnings = 17
[01/30 13:45:45  15247s] #Number of fails = 0
[01/30 13:45:45  15247s] #Total number of fails = 0
[01/30 13:45:45  15247s] #Complete colorize_geometry on Thu Jan 30 13:45:45 2025
[01/30 13:45:45  15247s] #
[01/30 13:45:45  15247s] ### import design signature (4): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[01/30 13:45:45  15247s] ### Time Record (colorize_geometry) is uninstalled.
[01/30 13:45:45  15247s] ### 
[01/30 13:45:45  15247s] ###   Scalability Statistics
[01/30 13:45:45  15247s] ### 
[01/30 13:45:45  15247s] ### ------------------------+----------------+----------------+----------------+
[01/30 13:45:45  15247s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[01/30 13:45:45  15247s] ### ------------------------+----------------+----------------+----------------+
[01/30 13:45:45  15247s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[01/30 13:45:45  15247s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[01/30 13:45:45  15247s] ###   DB Import             |        00:00:00|        00:00:00|             1.0|
[01/30 13:45:45  15247s] ###   DB Export             |        00:00:00|        00:00:00|             1.0|
[01/30 13:45:45  15247s] ###   Entire Command        |        00:00:00|        00:00:00|             1.0|
[01/30 13:45:45  15247s] ### ------------------------+----------------+----------------+----------------+
[01/30 13:45:45  15247s] ### 
[01/30 13:45:45  15247s] *** Starting placeDesign default flow ***
[01/30 13:45:45  15247s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1372.7M, EPOCH TIME: 1738224945.767108
[01/30 13:45:45  15247s] Deleted 0 physical inst  (cell - / prefix -).
[01/30 13:45:45  15247s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.000, MEM:1372.7M, EPOCH TIME: 1738224945.767318
[01/30 13:45:45  15247s] INFO: #ExclusiveGroups=0
[01/30 13:45:45  15247s] INFO: There are no Exclusive Groups.
[01/30 13:45:45  15247s] *** Starting "NanoPlace(TM) placement v#2 (mem=1372.7M)" ...
[01/30 13:45:45  15247s] No user-set net weight.
[01/30 13:45:45  15247s] Net fanout histogram:
[01/30 13:45:45  15247s] 2		: 1521 (34.4%) nets
[01/30 13:45:45  15247s] 3		: 2083 (47.1%) nets
[01/30 13:45:45  15247s] 4     -	14	: 792 (17.9%) nets
[01/30 13:45:45  15247s] 15    -	39	: 16 (0.4%) nets
[01/30 13:45:45  15247s] 40    -	79	: 4 (0.1%) nets
[01/30 13:45:45  15247s] 80    -	159	: 0 (0.0%) nets
[01/30 13:45:45  15247s] 160   -	319	: 8 (0.2%) nets
[01/30 13:45:45  15247s] 320   -	639	: 0 (0.0%) nets
[01/30 13:45:45  15247s] 640   -	1279	: 0 (0.0%) nets
[01/30 13:45:45  15247s] 1280  -	2559	: 1 (0.0%) nets
[01/30 13:45:45  15247s] 2560  -	5119	: 0 (0.0%) nets
[01/30 13:45:45  15247s] 5120+		: 0 (0.0%) nets
[01/30 13:45:45  15247s] no activity file in design. spp won't run.
[01/30 13:45:45  15247s] Options: clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[01/30 13:45:45  15247s] Scan chains were not defined.
[01/30 13:45:45  15247s] z: 2, totalTracks: 1
[01/30 13:45:45  15247s] z: 4, totalTracks: 1
[01/30 13:45:45  15247s] z: 6, totalTracks: 1
[01/30 13:45:45  15247s] z: 8, totalTracks: 1
[01/30 13:45:45  15247s] All LLGs are deleted
[01/30 13:45:45  15247s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1372.7M, EPOCH TIME: 1738224945.774764
[01/30 13:45:45  15247s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1372.7M, EPOCH TIME: 1738224945.774950
[01/30 13:45:45  15247s] #std cell=4357 (0 fixed + 4357 movable) #buf cell=0 #inv cell=0 #block=0 (0 floating + 0 preplaced)
[01/30 13:45:45  15247s] #ioInst=0 #net=4424 #term=17993 #term/net=4.07, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=226
[01/30 13:45:45  15247s] stdCell: 4357 single + 0 double + 0 multi
[01/30 13:45:45  15247s] Total standard cell length = 11.4034 (mm), area = 0.0195 (mm^2)
[01/30 13:45:45  15247s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1372.7M, EPOCH TIME: 1738224945.775931
[01/30 13:45:45  15247s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1372.7M, EPOCH TIME: 1738224945.776867
[01/30 13:45:45  15247s] Core basic site is CoreSite
[01/30 13:45:45  15247s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1372.7M, EPOCH TIME: 1738224945.790097
[01/30 13:45:45  15247s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.010, REAL:0.005, MEM:1372.7M, EPOCH TIME: 1738224945.794855
[01/30 13:45:45  15247s] SiteArray: non-trimmed site array dimensions = 95 x 858
[01/30 13:45:45  15247s] SiteArray: use 389,120 bytes
[01/30 13:45:45  15247s] SiteArray: current memory after site array memory allocation 1372.7M
[01/30 13:45:45  15247s] SiteArray: FP blocked sites are writable
[01/30 13:45:45  15247s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/30 13:45:45  15247s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1372.7M, EPOCH TIME: 1738224945.798002
[01/30 13:45:45  15247s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.002, MEM:1372.7M, EPOCH TIME: 1738224945.799765
[01/30 13:45:45  15247s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.030, REAL:0.024, MEM:1372.7M, EPOCH TIME: 1738224945.800464
[01/30 13:45:45  15247s] 
[01/30 13:45:45  15247s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[01/30 13:45:45  15247s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.025, MEM:1372.7M, EPOCH TIME: 1738224945.801199
[01/30 13:45:45  15247s] 
[01/30 13:45:45  15247s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[01/30 13:45:45  15247s] OPERPROF: Starting pre-place ADS at level 1, MEM:1372.7M, EPOCH TIME: 1738224945.801308
[01/30 13:45:45  15247s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:1372.7M, EPOCH TIME: 1738224945.803004
[01/30 13:45:45  15247s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:1372.7M, EPOCH TIME: 1738224945.803056
[01/30 13:45:45  15247s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:1372.7M, EPOCH TIME: 1738224945.803116
[01/30 13:45:45  15247s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:1372.7M, EPOCH TIME: 1738224945.803163
[01/30 13:45:45  15247s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:1372.7M, EPOCH TIME: 1738224945.803207
[01/30 13:45:45  15247s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.000, REAL:0.000, MEM:1372.7M, EPOCH TIME: 1738224945.803535
[01/30 13:45:45  15247s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:1372.7M, EPOCH TIME: 1738224945.803584
[01/30 13:45:45  15247s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.000, MEM:1372.7M, EPOCH TIME: 1738224945.803712
[01/30 13:45:45  15247s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.000, REAL:0.001, MEM:1372.7M, EPOCH TIME: 1738224945.803758
[01/30 13:45:45  15247s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.010, REAL:0.001, MEM:1372.7M, EPOCH TIME: 1738224945.803829
[01/30 13:45:45  15247s] ADSU 0.700 -> 0.718. GS 13.680
[01/30 13:45:45  15247s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.010, REAL:0.005, MEM:1372.7M, EPOCH TIME: 1738224945.806229
[01/30 13:45:45  15247s] Average module density = 0.718.
[01/30 13:45:45  15247s] Density for the design = 0.718.
[01/30 13:45:45  15247s]        = stdcell_area 57017 sites (19500 um^2) / alloc_area 79394 sites (27153 um^2).
[01/30 13:45:45  15247s] Pin Density = 0.2207.
[01/30 13:45:45  15247s]             = total # of pins 17993 / total area 81510.
[01/30 13:45:45  15247s] OPERPROF: Starting spMPad at level 1, MEM:1372.7M, EPOCH TIME: 1738224945.807481
[01/30 13:45:45  15247s] OPERPROF:   Starting spContextMPad at level 2, MEM:1372.7M, EPOCH TIME: 1738224945.807656
[01/30 13:45:45  15247s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:1372.7M, EPOCH TIME: 1738224945.807701
[01/30 13:45:45  15247s] OPERPROF: Finished spMPad at level 1, CPU:0.000, REAL:0.000, MEM:1372.7M, EPOCH TIME: 1738224945.807748
[01/30 13:45:45  15247s] Initial padding reaches pin density 0.333 for top
[01/30 13:45:45  15247s] InitPadU 0.718 -> 0.950 for top
[01/30 13:45:45  15247s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:1372.7M, EPOCH TIME: 1738224945.815710
[01/30 13:45:45  15247s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.000, REAL:0.001, MEM:1372.7M, EPOCH TIME: 1738224945.816336
[01/30 13:45:45  15247s] === lastAutoLevel = 8 
[01/30 13:45:45  15247s] OPERPROF: Starting spInitNetWt at level 1, MEM:1372.7M, EPOCH TIME: 1738224945.817206
[01/30 13:45:45  15247s] no activity file in design. spp won't run.
[01/30 13:45:45  15247s] [spp] 0
[01/30 13:45:45  15247s] [adp] 0:1:1:3
[01/30 13:45:45  15247s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.000, REAL:0.001, MEM:1372.7M, EPOCH TIME: 1738224945.817737
[01/30 13:45:45  15247s] **WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
[01/30 13:45:45  15247s] OPERPROF: Starting npMain at level 1, MEM:1372.7M, EPOCH TIME: 1738224945.818180
[01/30 13:45:46  15247s] OPERPROF:   Starting npPlace at level 2, MEM:1375.7M, EPOCH TIME: 1738224946.832408
[01/30 13:45:46  15247s] Iteration  1: Total net bbox = 8.062e-09 (4.55e-09 3.51e-09)
[01/30 13:45:46  15247s]               Est.  stn bbox = 8.386e-09 (4.72e-09 3.66e-09)
[01/30 13:45:46  15247s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1394.7M
[01/30 13:45:46  15247s] Iteration  2: Total net bbox = 8.062e-09 (4.55e-09 3.51e-09)
[01/30 13:45:46  15247s]               Est.  stn bbox = 8.386e-09 (4.72e-09 3.66e-09)
[01/30 13:45:46  15247s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1394.7M
[01/30 13:45:46  15247s] exp_mt_sequential is set from setPlaceMode option to 1
[01/30 13:45:46  15247s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=1)
[01/30 13:45:46  15247s] place_exp_mt_interval set to default 32
[01/30 13:45:46  15247s] place_exp_mt_interval_bias (first half) set to default 0.750000
[01/30 13:45:46  15247s] Iteration  3: Total net bbox = 6.032e+01 (3.75e+01 2.28e+01)
[01/30 13:45:46  15247s]               Est.  stn bbox = 8.354e+01 (5.37e+01 2.98e+01)
[01/30 13:45:46  15247s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1404.5M
[01/30 13:45:47  15248s] Iteration  4: Total net bbox = 4.506e+04 (2.45e+04 2.05e+04)
[01/30 13:45:47  15248s]               Est.  stn bbox = 5.559e+04 (3.00e+04 2.56e+04)
[01/30 13:45:47  15248s]               cpu = 0:00:00.7 real = 0:00:01.0 mem = 1404.5M
[01/30 13:45:48  15249s] Iteration  5: Total net bbox = 4.678e+04 (2.46e+04 2.22e+04)
[01/30 13:45:48  15249s]               Est.  stn bbox = 5.961e+04 (3.12e+04 2.84e+04)
[01/30 13:45:48  15249s]               cpu = 0:00:00.7 real = 0:00:01.0 mem = 1404.5M
[01/30 13:45:48  15249s] OPERPROF:   Finished npPlace at level 2, CPU:1.570, REAL:1.550, MEM:1404.5M, EPOCH TIME: 1738224948.381978
[01/30 13:45:48  15249s] OPERPROF: Finished npMain at level 1, CPU:1.580, REAL:2.567, MEM:1404.5M, EPOCH TIME: 1738224948.385086
[01/30 13:45:48  15249s] OPERPROF: Starting npMain at level 1, MEM:1404.5M, EPOCH TIME: 1738224948.386889
[01/30 13:45:48  15249s] OPERPROF:   Starting npPlace at level 2, MEM:1404.5M, EPOCH TIME: 1738224948.408714
[01/30 13:45:49  15250s] Iteration  6: Total net bbox = 5.599e+04 (2.95e+04 2.65e+04)
[01/30 13:45:49  15250s]               Est.  stn bbox = 7.107e+04 (3.72e+04 3.38e+04)
[01/30 13:45:49  15250s]               cpu = 0:00:01.5 real = 0:00:01.0 mem = 1408.9M
[01/30 13:45:49  15250s] OPERPROF:   Finished npPlace at level 2, CPU:1.460, REAL:1.453, MEM:1408.9M, EPOCH TIME: 1738224949.861839
[01/30 13:45:49  15250s] OPERPROF: Finished npMain at level 1, CPU:1.490, REAL:1.479, MEM:1408.9M, EPOCH TIME: 1738224949.865779
[01/30 13:45:49  15250s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1408.9M, EPOCH TIME: 1738224949.866219
[01/30 13:45:49  15250s] Starting Early Global Route rough congestion estimation: mem = 1408.9M
[01/30 13:45:49  15250s] (I)      ==================== Layers =====================
[01/30 13:45:49  15250s] (I)      +-----+----+---------+---------+--------+-------+
[01/30 13:45:49  15250s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[01/30 13:45:49  15250s] (I)      +-----+----+---------+---------+--------+-------+
[01/30 13:45:49  15250s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[01/30 13:45:49  15250s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[01/30 13:45:49  15250s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[01/30 13:45:49  15250s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[01/30 13:45:49  15250s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[01/30 13:45:49  15250s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[01/30 13:45:49  15250s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[01/30 13:45:49  15250s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[01/30 13:45:49  15250s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[01/30 13:45:49  15250s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[01/30 13:45:49  15250s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[01/30 13:45:49  15250s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[01/30 13:45:49  15250s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[01/30 13:45:49  15250s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[01/30 13:45:49  15250s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[01/30 13:45:49  15250s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[01/30 13:45:49  15250s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[01/30 13:45:49  15250s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[01/30 13:45:49  15250s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[01/30 13:45:49  15250s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[01/30 13:45:49  15250s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[01/30 13:45:49  15250s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[01/30 13:45:49  15250s] (I)      +-----+----+---------+---------+--------+-------+
[01/30 13:45:49  15250s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[01/30 13:45:49  15250s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[01/30 13:45:49  15250s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[01/30 13:45:49  15250s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[01/30 13:45:49  15250s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[01/30 13:45:49  15250s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[01/30 13:45:49  15250s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[01/30 13:45:49  15250s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[01/30 13:45:49  15250s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[01/30 13:45:49  15250s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[01/30 13:45:49  15250s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[01/30 13:45:49  15250s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[01/30 13:45:49  15250s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[01/30 13:45:49  15250s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[01/30 13:45:49  15250s] (I)      +-----+----+---------+---------+--------+-------+
[01/30 13:45:49  15250s] (I)      Started Import and model ( Curr Mem: 1408.88 MB )
[01/30 13:45:49  15250s] (I)      Default power domain name = t1c_riscv_cpu
[01/30 13:45:49  15250s] .== Non-default Options ==
[01/30 13:45:49  15250s] (I)      Print mode                                         : 2
[01/30 13:45:49  15250s] (I)      Stop if highly congested                           : false
[01/30 13:45:49  15250s] (I)      Maximum routing layer                              : 11
[01/30 13:45:49  15250s] (I)      Assign partition pins                              : false
[01/30 13:45:49  15250s] (I)      Support large GCell                                : true
[01/30 13:45:49  15250s] (I)      Number of threads                                  : 1
[01/30 13:45:49  15250s] (I)      Number of rows per GCell                           : 7
[01/30 13:45:49  15250s] (I)      Max num rows per GCell                             : 32
[01/30 13:45:49  15250s] (I)      Method to set GCell size                           : row
[01/30 13:45:49  15250s] (I)      Counted 1852 PG shapes. We will not process PG shapes layer by layer.
[01/30 13:45:49  15250s] (I)      Use row-based GCell size
[01/30 13:45:49  15250s] (I)      Use row-based GCell align
[01/30 13:45:49  15250s] (I)      layer 0 area = 80000
[01/30 13:45:49  15250s] (I)      layer 1 area = 80000
[01/30 13:45:49  15250s] (I)      layer 2 area = 80000
[01/30 13:45:49  15250s] (I)      layer 3 area = 80000
[01/30 13:45:49  15250s] (I)      layer 4 area = 80000
[01/30 13:45:49  15250s] (I)      layer 5 area = 80000
[01/30 13:45:49  15250s] (I)      layer 6 area = 80000
[01/30 13:45:49  15250s] (I)      layer 7 area = 80000
[01/30 13:45:49  15250s] (I)      layer 8 area = 80000
[01/30 13:45:49  15250s] (I)      layer 9 area = 400000
[01/30 13:45:49  15250s] (I)      layer 10 area = 400000
[01/30 13:45:49  15250s] (I)      GCell unit size   : 3420
[01/30 13:45:49  15250s] (I)      GCell multiplier  : 7
[01/30 13:45:49  15250s] (I)      GCell row height  : 3420
[01/30 13:45:49  15250s] (I)      Actual row height : 3420
[01/30 13:45:49  15250s] (I)      GCell align ref   : 10000 10260
[01/30 13:45:49  15250s] [NR-eGR] Track table information for default rule: 
[01/30 13:45:49  15250s] [NR-eGR] Metal1 has no routable track
[01/30 13:45:49  15250s] [NR-eGR] Metal2 has single uniform track structure
[01/30 13:45:49  15250s] [NR-eGR] Metal3 has single uniform track structure
[01/30 13:45:49  15250s] [NR-eGR] Metal4 has single uniform track structure
[01/30 13:45:49  15250s] [NR-eGR] Metal5 has single uniform track structure
[01/30 13:45:49  15250s] [NR-eGR] Metal6 has single uniform track structure
[01/30 13:45:49  15250s] [NR-eGR] Metal7 has single uniform track structure
[01/30 13:45:49  15250s] [NR-eGR] Metal8 has single uniform track structure
[01/30 13:45:49  15250s] [NR-eGR] Metal9 has single uniform track structure
[01/30 13:45:49  15250s] [NR-eGR] Metal10 has single uniform track structure
[01/30 13:45:49  15250s] [NR-eGR] Metal11 has single uniform track structure
[01/30 13:45:49  15250s] (I)      ==================== Default via =====================
[01/30 13:45:49  15250s] (I)      +----+------------------+----------------------------+
[01/30 13:45:49  15250s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[01/30 13:45:49  15250s] (I)      +----+------------------+----------------------------+
[01/30 13:45:49  15250s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[01/30 13:45:49  15250s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[01/30 13:45:49  15250s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[01/30 13:45:49  15250s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[01/30 13:45:49  15250s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[01/30 13:45:49  15250s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[01/30 13:45:49  15250s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[01/30 13:45:49  15250s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[01/30 13:45:49  15250s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[01/30 13:45:49  15250s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[01/30 13:45:49  15250s] (I)      +----+------------------+----------------------------+
[01/30 13:45:49  15250s] [NR-eGR] Read 3308 PG shapes
[01/30 13:45:49  15250s] [NR-eGR] Read 0 clock shapes
[01/30 13:45:49  15250s] [NR-eGR] Read 0 other shapes
[01/30 13:45:49  15250s] [NR-eGR] #Routing Blockages  : 0
[01/30 13:45:49  15250s] [NR-eGR] #Instance Blockages : 0
[01/30 13:45:49  15250s] [NR-eGR] #PG Blockages       : 3308
[01/30 13:45:49  15250s] [NR-eGR] #Halo Blockages     : 0
[01/30 13:45:49  15250s] [NR-eGR] #Boundary Blockages : 0
[01/30 13:45:49  15250s] [NR-eGR] #Clock Blockages    : 0
[01/30 13:45:49  15250s] [NR-eGR] #Other Blockages    : 0
[01/30 13:45:49  15250s] (I)      Design has 0 blackboxes considered as all layer blockages.
[01/30 13:45:49  15250s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[01/30 13:45:49  15250s] [NR-eGR] Read 4290 nets ( ignored 0 )
[01/30 13:45:49  15250s] (I)      early_global_route_priority property id does not exist.
[01/30 13:45:49  15250s] (I)      Read Num Blocks=3308  Num Prerouted Wires=0  Num CS=0
[01/30 13:45:49  15250s] (I)      Layer 1 (V) : #blockages 384 : #preroutes 0
[01/30 13:45:49  15250s] (I)      Layer 2 (H) : #blockages 384 : #preroutes 0
[01/30 13:45:49  15250s] (I)      Layer 3 (V) : #blockages 384 : #preroutes 0
[01/30 13:45:49  15250s] (I)      Layer 4 (H) : #blockages 384 : #preroutes 0
[01/30 13:45:49  15250s] (I)      Layer 5 (V) : #blockages 384 : #preroutes 0
[01/30 13:45:49  15250s] (I)      Layer 6 (H) : #blockages 384 : #preroutes 0
[01/30 13:45:49  15250s] (I)      Layer 7 (V) : #blockages 384 : #preroutes 0
[01/30 13:45:49  15250s] (I)      Layer 8 (H) : #blockages 384 : #preroutes 0
[01/30 13:45:49  15250s] (I)      Layer 9 (V) : #blockages 216 : #preroutes 0
[01/30 13:45:49  15250s] (I)      Layer 10 (H) : #blockages 20 : #preroutes 0
[01/30 13:45:49  15250s] (I)      Number of ignored nets                =      0
[01/30 13:45:49  15250s] (I)      Number of connected nets              =      0
[01/30 13:45:49  15250s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[01/30 13:45:49  15250s] (I)      Number of clock nets                  =      0.  Ignored: No
[01/30 13:45:49  15250s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[01/30 13:45:49  15250s] (I)      Number of special nets                =      0.  Ignored: Yes
[01/30 13:45:49  15250s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[01/30 13:45:49  15250s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[01/30 13:45:49  15250s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[01/30 13:45:49  15250s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[01/30 13:45:49  15250s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[01/30 13:45:49  15250s] (I)      Ndr track 0 does not exist
[01/30 13:45:49  15250s] (I)      ---------------------Grid Graph Info--------------------
[01/30 13:45:49  15250s] (I)      Routing area        : (0, 0) - (363200, 345420)
[01/30 13:45:49  15250s] (I)      Core area           : (10000, 10260) - (353200, 335160)
[01/30 13:45:49  15250s] (I)      Site width          :   400  (dbu)
[01/30 13:45:49  15250s] (I)      Row height          :  3420  (dbu)
[01/30 13:45:49  15250s] (I)      GCell row height    :  3420  (dbu)
[01/30 13:45:49  15250s] (I)      GCell width         : 23940  (dbu)
[01/30 13:45:49  15250s] (I)      GCell height        : 23940  (dbu)
[01/30 13:45:49  15250s] (I)      Grid                :    16    15    11
[01/30 13:45:49  15250s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[01/30 13:45:49  15250s] (I)      Vertical capacity   :     0 23940     0 23940     0 23940     0 23940     0 23940     0
[01/30 13:45:49  15250s] (I)      Horizontal capacity :     0     0 23940     0 23940     0 23940     0 23940     0 23940
[01/30 13:45:49  15250s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[01/30 13:45:49  15250s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[01/30 13:45:49  15250s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[01/30 13:45:49  15250s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[01/30 13:45:49  15250s] (I)      First track coord   :     0   200   190   200   190   200   190   200   190  1200   950
[01/30 13:45:49  15250s] (I)      Num tracks per GCell: 99.75 59.85 63.00 59.85 63.00 59.85 63.00 59.85 63.00 23.94 25.20
[01/30 13:45:49  15250s] (I)      Total num of tracks :     0   908   909   908   909   908   909   908   909   362   363
[01/30 13:45:49  15250s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[01/30 13:45:49  15250s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[01/30 13:45:49  15250s] (I)      --------------------------------------------------------
[01/30 13:45:49  15250s] 
[01/30 13:45:49  15250s] [NR-eGR] ============ Routing rule table ============
[01/30 13:45:49  15250s] [NR-eGR] Rule id: 0  Nets: 4290
[01/30 13:45:49  15250s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[01/30 13:45:49  15250s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[01/30 13:45:49  15250s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[01/30 13:45:49  15250s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[01/30 13:45:49  15250s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[01/30 13:45:49  15250s] [NR-eGR] ========================================
[01/30 13:45:49  15250s] [NR-eGR] 
[01/30 13:45:49  15250s] (I)      =============== Blocked Tracks ===============
[01/30 13:45:49  15250s] (I)      +-------+---------+----------+---------------+
[01/30 13:45:49  15250s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[01/30 13:45:49  15250s] (I)      +-------+---------+----------+---------------+
[01/30 13:45:49  15250s] (I)      |     1 |       0 |        0 |         0.00% |
[01/30 13:45:49  15250s] (I)      |     2 |   13620 |      638 |         4.68% |
[01/30 13:45:49  15250s] (I)      |     3 |   14544 |      384 |         2.64% |
[01/30 13:45:49  15250s] (I)      |     4 |   13620 |      638 |         4.68% |
[01/30 13:45:49  15250s] (I)      |     5 |   14544 |      384 |         2.64% |
[01/30 13:45:49  15250s] (I)      |     6 |   13620 |      638 |         4.68% |
[01/30 13:45:49  15250s] (I)      |     7 |   14544 |      384 |         2.64% |
[01/30 13:45:49  15250s] (I)      |     8 |   13620 |      638 |         4.68% |
[01/30 13:45:49  15250s] (I)      |     9 |   14544 |      768 |         5.28% |
[01/30 13:45:49  15250s] (I)      |    10 |    5430 |      630 |        11.60% |
[01/30 13:45:49  15250s] (I)      |    11 |    5808 |      342 |         5.89% |
[01/30 13:45:49  15250s] (I)      +-------+---------+----------+---------------+
[01/30 13:45:49  15250s] (I)      Finished Import and model ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1408.88 MB )
[01/30 13:45:49  15250s] (I)      Reset routing kernel
[01/30 13:45:49  15250s] (I)      numLocalWires=18676  numGlobalNetBranches=6816  numLocalNetBranches=2558
[01/30 13:45:49  15250s] (I)      totalPins=17633  totalGlobalPin=6091 (34.54%)
[01/30 13:45:49  15250s] (I)      total 2D Cap : 121962 = (63074 H, 58888 V)
[01/30 13:45:49  15250s] (I)      
[01/30 13:45:49  15250s] (I)      ============  Phase 1a Route ============
[01/30 13:45:49  15250s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[01/30 13:45:49  15250s] (I)      Usage: 5977 = (3277 H, 2700 V) = (5.20% H, 4.58% V) = (3.923e+04um H, 3.232e+04um V)
[01/30 13:45:49  15250s] (I)      
[01/30 13:45:49  15250s] (I)      ============  Phase 1b Route ============
[01/30 13:45:49  15250s] (I)      Usage: 5977 = (3277 H, 2700 V) = (5.20% H, 4.58% V) = (3.923e+04um H, 3.232e+04um V)
[01/30 13:45:49  15250s] (I)      eGR overflow: 0.00% H + 0.00% V
[01/30 13:45:49  15250s] 
[01/30 13:45:49  15250s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[01/30 13:45:49  15250s] Finished Early Global Route rough congestion estimation: mem = 1408.9M
[01/30 13:45:49  15250s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.030, REAL:0.031, MEM:1408.9M, EPOCH TIME: 1738224949.897536
[01/30 13:45:49  15250s] earlyGlobalRoute rough estimation gcell size 7 row height
[01/30 13:45:49  15250s] OPERPROF: Starting CDPad at level 1, MEM:1408.9M, EPOCH TIME: 1738224949.897609
[01/30 13:45:49  15250s] CDPadU 0.950 -> 0.950. R=0.718, N=4357, GS=11.970
[01/30 13:45:49  15250s] OPERPROF: Finished CDPad at level 1, CPU:0.010, REAL:0.007, MEM:1408.9M, EPOCH TIME: 1738224949.905087
[01/30 13:45:49  15250s] OPERPROF: Starting npMain at level 1, MEM:1408.9M, EPOCH TIME: 1738224949.905549
[01/30 13:45:49  15250s] OPERPROF:   Starting npPlace at level 2, MEM:1408.9M, EPOCH TIME: 1738224949.924378
[01/30 13:45:49  15250s] OPERPROF:   Finished npPlace at level 2, CPU:0.010, REAL:0.010, MEM:1408.9M, EPOCH TIME: 1738224949.934379
[01/30 13:45:49  15250s] OPERPROF: Finished npMain at level 1, CPU:0.030, REAL:0.033, MEM:1408.9M, EPOCH TIME: 1738224949.938320
[01/30 13:45:49  15250s] Global placement CDP skipped at cutLevel 7.
[01/30 13:45:49  15250s] Iteration  7: Total net bbox = 7.489e+04 (3.56e+04 3.93e+04)
[01/30 13:45:49  15250s]               Est.  stn bbox = 9.109e+04 (4.37e+04 4.74e+04)
[01/30 13:45:49  15250s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1408.9M
[01/30 13:45:49  15250s] Iteration  8: Total net bbox = 7.489e+04 (3.56e+04 3.93e+04)
[01/30 13:45:49  15250s]               Est.  stn bbox = 9.109e+04 (4.37e+04 4.74e+04)
[01/30 13:45:49  15250s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1408.9M
[01/30 13:45:49  15250s] Legalizing MH Cells... 0 / 0 (level 8)
[01/30 13:45:49  15250s] No instances found in the vector
[01/30 13:45:49  15250s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1408.9M, DRC: 0)
[01/30 13:45:49  15250s] 0 (out of 0) MH cells were successfully legalized.
[01/30 13:45:49  15251s] OPERPROF: Starting npMain at level 1, MEM:1408.9M, EPOCH TIME: 1738224949.944538
[01/30 13:45:49  15251s] OPERPROF:   Starting npPlace at level 2, MEM:1408.9M, EPOCH TIME: 1738224949.964810
[01/30 13:45:55  15256s] Iteration  9: Total net bbox = 6.612e+04 (3.44e+04 3.17e+04)
[01/30 13:45:55  15256s]               Est.  stn bbox = 8.246e+04 (4.27e+04 3.98e+04)
[01/30 13:45:55  15256s]               cpu = 0:00:01.9 real = 0:00:02.0 mem = 1408.9M
[01/30 13:45:55  15256s] GP RA stats: MHOnly 0 nrInst 4357 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[01/30 13:45:55  15256s] OPERPROF:     Starting npBlockageAwareSnap at level 3, MEM:1410.9M, EPOCH TIME: 1738224955.578468
[01/30 13:45:55  15256s] OPERPROF:     Finished npBlockageAwareSnap at level 3, CPU:0.000, REAL:0.000, MEM:1411.9M, EPOCH TIME: 1738224955.578589
[01/30 13:45:55  15256s] Iteration 10: Total net bbox = 6.418e+04 (3.30e+04 3.12e+04)
[01/30 13:45:55  15256s]               Est.  stn bbox = 8.038e+04 (4.12e+04 3.92e+04)
[01/30 13:45:55  15256s]               cpu = 0:00:00.5 real = 0:00:00.0 mem = 1411.9M
[01/30 13:45:55  15256s] OPERPROF:   Finished npPlace at level 2, CPU:5.630, REAL:5.615, MEM:1411.9M, EPOCH TIME: 1738224955.579499
[01/30 13:45:55  15256s] OPERPROF: Finished npMain at level 1, CPU:5.660, REAL:5.639, MEM:1411.9M, EPOCH TIME: 1738224955.583739
[01/30 13:45:55  15256s] Iteration 11: Total net bbox = 8.355e+04 (3.89e+04 4.47e+04)
[01/30 13:45:55  15256s]               Est.  stn bbox = 1.008e+05 (4.75e+04 5.33e+04)
[01/30 13:45:55  15256s]               cpu = 0:00:05.7 real = 0:00:06.0 mem = 1411.9M
[01/30 13:45:55  15256s] Iteration 12: Total net bbox = 8.355e+04 (3.89e+04 4.47e+04)
[01/30 13:45:55  15256s]               Est.  stn bbox = 1.008e+05 (4.75e+04 5.33e+04)
[01/30 13:45:55  15256s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1411.9M
[01/30 13:45:55  15256s] [adp] clock
[01/30 13:45:55  15256s] [adp] weight, nr nets, wire length
[01/30 13:45:55  15256s] [adp]      0        0  0.000000
[01/30 13:45:55  15256s] [adp] data
[01/30 13:45:55  15256s] [adp] weight, nr nets, wire length
[01/30 13:45:55  15256s] [adp]      0     4424  83545.831000
[01/30 13:45:55  15256s] [adp] 0.000000|0.000000|0.000000
[01/30 13:45:55  15256s] Iteration 13: Total net bbox = 8.355e+04 (3.89e+04 4.47e+04)
[01/30 13:45:55  15256s]               Est.  stn bbox = 1.008e+05 (4.75e+04 5.33e+04)
[01/30 13:45:55  15256s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1411.9M
[01/30 13:45:55  15256s] *** cost = 8.355e+04 (3.89e+04 4.47e+04) (cpu for global=0:00:08.8) real=0:00:10.0***
[01/30 13:45:55  15256s] Saved padding area to DB
[01/30 13:45:55  15256s] All LLGs are deleted
[01/30 13:45:55  15256s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1411.9M, EPOCH TIME: 1738224955.596631
[01/30 13:45:55  15256s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1411.9M, EPOCH TIME: 1738224955.596801
[01/30 13:45:55  15256s] Solver runtime cpu: 0:00:08.5 real: 0:00:08.5
[01/30 13:45:55  15256s] Core Placement runtime cpu: 0:00:08.8 real: 0:00:10.0
[01/30 13:45:55  15256s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[01/30 13:45:55  15256s] Type 'man IMPSP-9025' for more detail.
[01/30 13:45:55  15256s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1411.9M, EPOCH TIME: 1738224955.598146
[01/30 13:45:55  15256s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1411.9M, EPOCH TIME: 1738224955.598259
[01/30 13:45:55  15256s] z: 2, totalTracks: 1
[01/30 13:45:55  15256s] z: 4, totalTracks: 1
[01/30 13:45:55  15256s] z: 6, totalTracks: 1
[01/30 13:45:55  15256s] z: 8, totalTracks: 1
[01/30 13:45:55  15256s] #spOpts: mergeVia=F 
[01/30 13:45:55  15256s] All LLGs are deleted
[01/30 13:45:55  15256s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1411.9M, EPOCH TIME: 1738224955.600905
[01/30 13:45:55  15256s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:1411.9M, EPOCH TIME: 1738224955.601058
[01/30 13:45:55  15256s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1411.9M, EPOCH TIME: 1738224955.601752
[01/30 13:45:55  15256s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1411.9M, EPOCH TIME: 1738224955.602660
[01/30 13:45:55  15256s] Core basic site is CoreSite
[01/30 13:45:55  15256s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:1411.9M, EPOCH TIME: 1738224955.616752
[01/30 13:45:55  15256s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.010, REAL:0.004, MEM:1419.9M, EPOCH TIME: 1738224955.620607
[01/30 13:45:55  15256s] Fast DP-INIT is on for default
[01/30 13:45:55  15256s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/30 13:45:55  15256s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.020, REAL:0.020, MEM:1419.9M, EPOCH TIME: 1738224955.622540
[01/30 13:45:55  15256s] 
[01/30 13:45:55  15256s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[01/30 13:45:55  15256s] OPERPROF:       Starting CMU at level 4, MEM:1419.9M, EPOCH TIME: 1738224955.623121
[01/30 13:45:55  15256s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:1419.9M, EPOCH TIME: 1738224955.623650
[01/30 13:45:55  15256s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.030, REAL:0.022, MEM:1419.9M, EPOCH TIME: 1738224955.623879
[01/30 13:45:55  15256s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1419.9MB).
[01/30 13:45:55  15256s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.030, REAL:0.027, MEM:1419.9M, EPOCH TIME: 1738224955.625282
[01/30 13:45:55  15256s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.030, REAL:0.027, MEM:1419.9M, EPOCH TIME: 1738224955.625329
[01/30 13:45:55  15256s] TDRefine: refinePlace mode is spiral
[01/30 13:45:55  15256s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.19704.1
[01/30 13:45:55  15256s] OPERPROF: Starting RefinePlace at level 1, MEM:1419.9M, EPOCH TIME: 1738224955.625419
[01/30 13:45:55  15256s] *** Starting refinePlace (4:14:17 mem=1419.9M) ***
[01/30 13:45:55  15256s] Total net bbox length = 8.766e+04 (4.257e+04 4.510e+04) (ext = 1.659e+04)
[01/30 13:45:55  15256s] 
[01/30 13:45:55  15256s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[01/30 13:45:55  15256s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[01/30 13:45:55  15256s] (I)      Default power domain name = t1c_riscv_cpu
[01/30 13:45:55  15256s] .Default power domain name = t1c_riscv_cpu
[01/30 13:45:55  15256s] .OPERPROF:   Starting RefinePlace2 at level 2, MEM:1419.9M, EPOCH TIME: 1738224955.630596
[01/30 13:45:55  15256s] Starting refinePlace ...
[01/30 13:45:55  15256s] Default power domain name = t1c_riscv_cpu
[01/30 13:45:55  15256s] .Default power domain name = t1c_riscv_cpu
[01/30 13:45:55  15256s] .** Cut row section cpu time 0:00:00.0.
[01/30 13:45:55  15256s]    Spread Effort: high, standalone mode, useDDP on.
[01/30 13:45:55  15256s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1419.9MB) @(4:14:17 - 4:14:17).
[01/30 13:45:55  15256s] Move report: preRPlace moves 4354 insts, mean move: 0.16 um, max move: 3.29 um 
[01/30 13:45:55  15256s] 	Max move on inst (datamem_data_ram_reg[45][30]): (106.18, 44.46) --> (104.60, 46.17)
[01/30 13:45:55  15256s] 	Length: 22 sites, height: 1 rows, site name: CoreSite, cell type: SDFFQX1
[01/30 13:45:55  15256s] wireLenOptFixPriorityInst 0 inst fixed
[01/30 13:45:55  15256s] Placement tweakage begins.
[01/30 13:45:55  15256s] wire length = 9.833e+04
[01/30 13:45:55  15256s] wire length = 9.823e+04
[01/30 13:45:55  15256s] Placement tweakage ends.
[01/30 13:45:55  15256s] Move report: tweak moves 790 insts, mean move: 3.80 um, max move: 26.43 um 
[01/30 13:45:55  15256s] 	Max move on inst (g145065): (48.00, 90.63) --> (43.80, 68.40)
[01/30 13:45:55  15256s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:00.2, real=0:00:00.0, mem=1419.9MB) @(4:14:17 - 4:14:17).
[01/30 13:45:55  15256s] 
[01/30 13:45:55  15256s] Running Spiral with 1 thread in Normal Mode  fetchWidth=20 
[01/30 13:45:55  15257s] Move report: legalization moves 4 insts, mean move: 1.77 um, max move: 3.58 um spiral
[01/30 13:45:55  15257s] 	Max move on inst (drc_bufs102275): (89.23, 117.89) --> (91.20, 116.28)
[01/30 13:45:55  15257s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[01/30 13:45:55  15257s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[01/30 13:45:55  15257s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1419.9MB) @(4:14:17 - 4:14:17).
[01/30 13:45:55  15257s] Move report: Detail placement moves 4357 insts, mean move: 0.82 um, max move: 26.39 um 
[01/30 13:45:55  15257s] 	Max move on inst (g145065): (47.98, 90.62) --> (43.80, 68.40)
[01/30 13:45:55  15257s] 	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1419.9MB
[01/30 13:45:55  15257s] Statistics of distance of Instance movement in refine placement:
[01/30 13:45:55  15257s]   maximum (X+Y) =        26.39 um
[01/30 13:45:55  15257s]   inst (g145065) with max move: (47.9755, 90.619) -> (43.8, 68.4)
[01/30 13:45:55  15257s]   mean    (X+Y) =         0.82 um
[01/30 13:45:55  15257s] Summary Report:
[01/30 13:45:55  15257s] Instances move: 4357 (out of 4357 movable)
[01/30 13:45:55  15257s] Instances flipped: 0
[01/30 13:45:55  15257s] Mean displacement: 0.82 um
[01/30 13:45:55  15257s] Max displacement: 26.39 um (Instance: g145065) (47.9755, 90.619) -> (43.8, 68.4)
[01/30 13:45:55  15257s] 	Length: 3 sites, height: 1 rows, site name: CoreSite, cell type: NAND2X1
[01/30 13:45:55  15257s] Total instances moved : 4357
[01/30 13:45:55  15257s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.320, REAL:0.323, MEM:1419.9M, EPOCH TIME: 1738224955.953448
[01/30 13:45:55  15257s] Total net bbox length = 8.757e+04 (4.258e+04 4.500e+04) (ext = 1.640e+04)
[01/30 13:45:55  15257s] Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1419.9MB
[01/30 13:45:55  15257s] [CPU] RefinePlace/total (cpu=0:00:00.3, real=0:00:00.0, mem=1419.9MB) @(4:14:17 - 4:14:17).
[01/30 13:45:55  15257s] *** Finished refinePlace (4:14:17 mem=1419.9M) ***
[01/30 13:45:55  15257s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.19704.1
[01/30 13:45:55  15257s] OPERPROF: Finished RefinePlace at level 1, CPU:0.330, REAL:0.330, MEM:1419.9M, EPOCH TIME: 1738224955.955087
[01/30 13:45:55  15257s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1419.9M, EPOCH TIME: 1738224955.955139
[01/30 13:45:55  15257s] All LLGs are deleted
[01/30 13:45:55  15257s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1419.9M, EPOCH TIME: 1738224955.956664
[01/30 13:45:55  15257s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1419.9M, EPOCH TIME: 1738224955.957356
[01/30 13:45:55  15257s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.005, MEM:1411.9M, EPOCH TIME: 1738224955.959644
[01/30 13:45:55  15257s] *** End of Placement (cpu=0:00:09.2, real=0:00:10.0, mem=1411.9M) ***
[01/30 13:45:55  15257s] z: 2, totalTracks: 1
[01/30 13:45:55  15257s] z: 4, totalTracks: 1
[01/30 13:45:55  15257s] z: 6, totalTracks: 1
[01/30 13:45:55  15257s] z: 8, totalTracks: 1
[01/30 13:45:55  15257s] #spOpts: mergeVia=F 
[01/30 13:45:55  15257s] All LLGs are deleted
[01/30 13:45:55  15257s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1411.9M, EPOCH TIME: 1738224955.962464
[01/30 13:45:55  15257s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1411.9M, EPOCH TIME: 1738224955.962615
[01/30 13:45:55  15257s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1411.9M, EPOCH TIME: 1738224955.963234
[01/30 13:45:55  15257s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1411.9M, EPOCH TIME: 1738224955.964288
[01/30 13:45:55  15257s] Core basic site is CoreSite
[01/30 13:45:55  15257s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1411.9M, EPOCH TIME: 1738224955.978906
[01/30 13:45:55  15257s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.004, MEM:1411.9M, EPOCH TIME: 1738224955.983263
[01/30 13:45:55  15257s] Fast DP-INIT is on for default
[01/30 13:45:55  15257s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/30 13:45:55  15257s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.020, REAL:0.021, MEM:1411.9M, EPOCH TIME: 1738224955.985275
[01/30 13:45:55  15257s] 
[01/30 13:45:55  15257s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[01/30 13:45:55  15257s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.023, MEM:1411.9M, EPOCH TIME: 1738224955.986118
[01/30 13:45:55  15257s] OPERPROF: Starting Cal-LLG-Density-Map at level 1, MEM:1411.9M, EPOCH TIME: 1738224955.987085
[01/30 13:45:55  15257s] OPERPROF: Finished Cal-LLG-Density-Map at level 1, CPU:0.000, REAL:0.002, MEM:1411.9M, EPOCH TIME: 1738224955.988656
[01/30 13:45:55  15257s] default core: bins with density > 0.750 = 16.00 % ( 16 / 100 )
[01/30 13:45:55  15257s] Density distribution unevenness ratio = 3.036%
[01/30 13:45:55  15257s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1411.9M, EPOCH TIME: 1738224955.988758
[01/30 13:45:55  15257s] All LLGs are deleted
[01/30 13:45:55  15257s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1411.9M, EPOCH TIME: 1738224955.990655
[01/30 13:45:55  15257s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1411.9M, EPOCH TIME: 1738224955.990799
[01/30 13:45:55  15257s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.003, MEM:1411.9M, EPOCH TIME: 1738224955.991570
[01/30 13:45:55  15257s] Info: Disable timing driven in postCTS congRepair.
[01/30 13:45:55  15257s] 
[01/30 13:45:55  15257s] Starting congRepair ...
[01/30 13:45:55  15257s] User Input Parameters:
[01/30 13:45:55  15257s] - Congestion Driven    : On
[01/30 13:45:55  15257s] - Timing Driven        : Off
[01/30 13:45:55  15257s] - Area-Violation Based : On
[01/30 13:45:55  15257s] - Start Rollback Level : -5
[01/30 13:45:55  15257s] - Legalized            : On
[01/30 13:45:55  15257s] - Window Based         : Off
[01/30 13:45:55  15257s] - eDen incr mode       : Off
[01/30 13:45:55  15257s] - Small incr mode      : Off
[01/30 13:45:55  15257s] 
[01/30 13:45:55  15257s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1411.9M, EPOCH TIME: 1738224955.999720
[01/30 13:45:56  15257s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.000, REAL:0.004, MEM:1411.9M, EPOCH TIME: 1738224956.003957
[01/30 13:45:56  15257s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1411.9M, EPOCH TIME: 1738224956.004025
[01/30 13:45:56  15257s] Starting Early Global Route congestion estimation: mem = 1411.9M
[01/30 13:45:56  15257s] ==================== Layers =====================
[01/30 13:45:56  15257s] (I)      +-----+----+---------+---------+--------+-------+
[01/30 13:45:56  15257s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[01/30 13:45:56  15257s] (I)      +-----+----+---------+---------+--------+-------+
[01/30 13:45:56  15257s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[01/30 13:45:56  15257s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[01/30 13:45:56  15257s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[01/30 13:45:56  15257s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[01/30 13:45:56  15257s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[01/30 13:45:56  15257s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[01/30 13:45:56  15257s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[01/30 13:45:56  15257s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[01/30 13:45:56  15257s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[01/30 13:45:56  15257s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[01/30 13:45:56  15257s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[01/30 13:45:56  15257s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[01/30 13:45:56  15257s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[01/30 13:45:56  15257s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[01/30 13:45:56  15257s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[01/30 13:45:56  15257s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[01/30 13:45:56  15257s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[01/30 13:45:56  15257s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[01/30 13:45:56  15257s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[01/30 13:45:56  15257s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[01/30 13:45:56  15257s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[01/30 13:45:56  15257s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[01/30 13:45:56  15257s] (I)      +-----+----+---------+---------+--------+-------+
[01/30 13:45:56  15257s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[01/30 13:45:56  15257s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[01/30 13:45:56  15257s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[01/30 13:45:56  15257s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[01/30 13:45:56  15257s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[01/30 13:45:56  15257s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[01/30 13:45:56  15257s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[01/30 13:45:56  15257s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[01/30 13:45:56  15257s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[01/30 13:45:56  15257s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[01/30 13:45:56  15257s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[01/30 13:45:56  15257s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[01/30 13:45:56  15257s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[01/30 13:45:56  15257s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[01/30 13:45:56  15257s] (I)      +-----+----+---------+---------+--------+-------+
[01/30 13:45:56  15257s] (I)      Started Import and model ( Curr Mem: 1411.88 MB )
[01/30 13:45:56  15257s] (I)      Default power domain name = t1c_riscv_cpu
[01/30 13:45:56  15257s] .== Non-default Options ==
[01/30 13:45:56  15257s] (I)      Maximum routing layer                              : 11
[01/30 13:45:56  15257s] (I)      Number of threads                                  : 1
[01/30 13:45:56  15257s] (I)      Use non-blocking free Dbs wires                    : false
[01/30 13:45:56  15257s] (I)      Method to set GCell size                           : row
[01/30 13:45:56  15257s] (I)      Counted 1852 PG shapes. We will not process PG shapes layer by layer.
[01/30 13:45:56  15257s] (I)      Use row-based GCell size
[01/30 13:45:56  15257s] (I)      Use row-based GCell align
[01/30 13:45:56  15257s] (I)      layer 0 area = 80000
[01/30 13:45:56  15257s] (I)      layer 1 area = 80000
[01/30 13:45:56  15257s] (I)      layer 2 area = 80000
[01/30 13:45:56  15257s] (I)      layer 3 area = 80000
[01/30 13:45:56  15257s] (I)      layer 4 area = 80000
[01/30 13:45:56  15257s] (I)      layer 5 area = 80000
[01/30 13:45:56  15257s] (I)      layer 6 area = 80000
[01/30 13:45:56  15257s] (I)      layer 7 area = 80000
[01/30 13:45:56  15257s] (I)      layer 8 area = 80000
[01/30 13:45:56  15257s] (I)      layer 9 area = 400000
[01/30 13:45:56  15257s] (I)      layer 10 area = 400000
[01/30 13:45:56  15257s] (I)      GCell unit size   : 3420
[01/30 13:45:56  15257s] (I)      GCell multiplier  : 1
[01/30 13:45:56  15257s] (I)      GCell row height  : 3420
[01/30 13:45:56  15257s] (I)      Actual row height : 3420
[01/30 13:45:56  15257s] (I)      GCell align ref   : 10000 10260
[01/30 13:45:56  15257s] [NR-eGR] Track table information for default rule: 
[01/30 13:45:56  15257s] [NR-eGR] Metal1 has no routable track
[01/30 13:45:56  15257s] [NR-eGR] Metal2 has single uniform track structure
[01/30 13:45:56  15257s] [NR-eGR] Metal3 has single uniform track structure
[01/30 13:45:56  15257s] [NR-eGR] Metal4 has single uniform track structure
[01/30 13:45:56  15257s] [NR-eGR] Metal5 has single uniform track structure
[01/30 13:45:56  15257s] [NR-eGR] Metal6 has single uniform track structure
[01/30 13:45:56  15257s] [NR-eGR] Metal7 has single uniform track structure
[01/30 13:45:56  15257s] [NR-eGR] Metal8 has single uniform track structure
[01/30 13:45:56  15257s] [NR-eGR] Metal9 has single uniform track structure
[01/30 13:45:56  15257s] [NR-eGR] Metal10 has single uniform track structure
[01/30 13:45:56  15257s] [NR-eGR] Metal11 has single uniform track structure
[01/30 13:45:56  15257s] (I)      ==================== Default via =====================
[01/30 13:45:56  15257s] (I)      +----+------------------+----------------------------+
[01/30 13:45:56  15257s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[01/30 13:45:56  15257s] (I)      +----+------------------+----------------------------+
[01/30 13:45:56  15257s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[01/30 13:45:56  15257s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[01/30 13:45:56  15257s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[01/30 13:45:56  15257s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[01/30 13:45:56  15257s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[01/30 13:45:56  15257s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[01/30 13:45:56  15257s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[01/30 13:45:56  15257s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[01/30 13:45:56  15257s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[01/30 13:45:56  15257s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[01/30 13:45:56  15257s] (I)      +----+------------------+----------------------------+
[01/30 13:45:56  15257s] [NR-eGR] Read 3308 PG shapes
[01/30 13:45:56  15257s] [NR-eGR] Read 0 clock shapes
[01/30 13:45:56  15257s] [NR-eGR] Read 0 other shapes
[01/30 13:45:56  15257s] [NR-eGR] #Routing Blockages  : 0
[01/30 13:45:56  15257s] [NR-eGR] #Instance Blockages : 0
[01/30 13:45:56  15257s] [NR-eGR] #PG Blockages       : 3308
[01/30 13:45:56  15257s] [NR-eGR] #Halo Blockages     : 0
[01/30 13:45:56  15257s] [NR-eGR] #Boundary Blockages : 0
[01/30 13:45:56  15257s] [NR-eGR] #Clock Blockages    : 0
[01/30 13:45:56  15257s] [NR-eGR] #Other Blockages    : 0
[01/30 13:45:56  15257s] (I)      Design has 0 blackboxes considered as all layer blockages.
[01/30 13:45:56  15257s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[01/30 13:45:56  15257s] [NR-eGR] Read 4291 nets ( ignored 0 )
[01/30 13:45:56  15257s] (I)      early_global_route_priority property id does not exist.
[01/30 13:45:56  15257s] (I)      Read Num Blocks=3308  Num Prerouted Wires=0  Num CS=0
[01/30 13:45:56  15257s] (I)      Layer 1 (V) : #blockages 384 : #preroutes 0
[01/30 13:45:56  15257s] (I)      Layer 2 (H) : #blockages 384 : #preroutes 0
[01/30 13:45:56  15257s] (I)      Layer 3 (V) : #blockages 384 : #preroutes 0
[01/30 13:45:56  15257s] (I)      Layer 4 (H) : #blockages 384 : #preroutes 0
[01/30 13:45:56  15257s] (I)      Layer 5 (V) : #blockages 384 : #preroutes 0
[01/30 13:45:56  15257s] (I)      Layer 6 (H) : #blockages 384 : #preroutes 0
[01/30 13:45:56  15257s] (I)      Layer 7 (V) : #blockages 384 : #preroutes 0
[01/30 13:45:56  15257s] (I)      Layer 8 (H) : #blockages 384 : #preroutes 0
[01/30 13:45:56  15257s] (I)      Layer 9 (V) : #blockages 216 : #preroutes 0
[01/30 13:45:56  15257s] (I)      Layer 10 (H) : #blockages 20 : #preroutes 0
[01/30 13:45:56  15257s] (I)      Number of ignored nets                =      0
[01/30 13:45:56  15257s] (I)      Number of connected nets              =      0
[01/30 13:45:56  15257s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[01/30 13:45:56  15257s] (I)      Number of clock nets                  =      0.  Ignored: No
[01/30 13:45:56  15257s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[01/30 13:45:56  15257s] (I)      Number of special nets                =      0.  Ignored: Yes
[01/30 13:45:56  15257s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[01/30 13:45:56  15257s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[01/30 13:45:56  15257s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[01/30 13:45:56  15257s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[01/30 13:45:56  15257s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[01/30 13:45:56  15257s] (I)      Ndr track 0 does not exist
[01/30 13:45:56  15257s] (I)      ---------------------Grid Graph Info--------------------
[01/30 13:45:56  15257s] (I)      Routing area        : (0, 0) - (363200, 345420)
[01/30 13:45:56  15257s] (I)      Core area           : (10000, 10260) - (353200, 335160)
[01/30 13:45:56  15257s] (I)      Site width          :   400  (dbu)
[01/30 13:45:56  15257s] (I)      Row height          :  3420  (dbu)
[01/30 13:45:56  15257s] (I)      GCell row height    :  3420  (dbu)
[01/30 13:45:56  15257s] (I)      GCell width         :  3420  (dbu)
[01/30 13:45:56  15257s] (I)      GCell height        :  3420  (dbu)
[01/30 13:45:56  15257s] (I)      Grid                :   106   101    11
[01/30 13:45:56  15257s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[01/30 13:45:56  15257s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[01/30 13:45:56  15257s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[01/30 13:45:56  15257s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[01/30 13:45:56  15257s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[01/30 13:45:56  15257s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[01/30 13:45:56  15257s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[01/30 13:45:56  15257s] (I)      First track coord   :     0   200   190   200   190   200   190   200   190  1200   950
[01/30 13:45:56  15257s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[01/30 13:45:56  15257s] (I)      Total num of tracks :     0   908   909   908   909   908   909   908   909   362   363
[01/30 13:45:56  15257s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[01/30 13:45:56  15257s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[01/30 13:45:56  15257s] (I)      --------------------------------------------------------
[01/30 13:45:56  15257s] 
[01/30 13:45:56  15257s] [NR-eGR] ============ Routing rule table ============
[01/30 13:45:56  15257s] [NR-eGR] Rule id: 0  Nets: 4291
[01/30 13:45:56  15257s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[01/30 13:45:56  15257s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[01/30 13:45:56  15257s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[01/30 13:45:56  15257s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[01/30 13:45:56  15257s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[01/30 13:45:56  15257s] [NR-eGR] ========================================
[01/30 13:45:56  15257s] [NR-eGR] 
[01/30 13:45:56  15257s] (I)      =============== Blocked Tracks ===============
[01/30 13:45:56  15257s] (I)      +-------+---------+----------+---------------+
[01/30 13:45:56  15257s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[01/30 13:45:56  15257s] (I)      +-------+---------+----------+---------------+
[01/30 13:45:56  15257s] (I)      |     1 |       0 |        0 |         0.00% |
[01/30 13:45:56  15257s] (I)      |     2 |   91708 |     4224 |         4.61% |
[01/30 13:45:56  15257s] (I)      |     3 |   96354 |      768 |         0.80% |
[01/30 13:45:56  15257s] (I)      |     4 |   91708 |     4224 |         4.61% |
[01/30 13:45:56  15257s] (I)      |     5 |   96354 |      768 |         0.80% |
[01/30 13:45:56  15257s] (I)      |     6 |   91708 |     4224 |         4.61% |
[01/30 13:45:56  15257s] (I)      |     7 |   96354 |      768 |         0.80% |
[01/30 13:45:56  15257s] (I)      |     8 |   91708 |     4224 |         4.61% |
[01/30 13:45:56  15257s] (I)      |     9 |   96354 |     1536 |         1.59% |
[01/30 13:45:56  15257s] (I)      |    10 |   36562 |     4202 |        11.49% |
[01/30 13:45:56  15257s] (I)      |    11 |   38478 |     2312 |         6.01% |
[01/30 13:45:56  15257s] (I)      +-------+---------+----------+---------------+
[01/30 13:45:56  15257s] (I)      Finished Import and model ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 1411.88 MB )
[01/30 13:45:56  15257s] (I)      Reset routing kernel
[01/30 13:45:56  15257s] (I)      Started Global Routing ( Curr Mem: 1411.88 MB )
[01/30 13:45:56  15257s] (I)      totalPins=19683  totalGlobalPin=19604 (99.60%)
[01/30 13:45:56  15257s] (I)      total 2D Cap : 812619 = (418229 H, 394390 V)
[01/30 13:45:56  15257s] [NR-eGR] Layer group 1: route 4291 net(s) in layer range [2, 11]
[01/30 13:45:56  15257s] (I)      
[01/30 13:45:56  15257s] (I)      ============  Phase 1a Route ============
[01/30 13:45:56  15257s] (I)      Usage: 54703 = (29727 H, 24976 V) = (7.11% H, 6.33% V) = (5.083e+04um H, 4.271e+04um V)
[01/30 13:45:56  15257s] (I)      
[01/30 13:45:56  15257s] (I)      ============  Phase 1b Route ============
[01/30 13:45:56  15257s] (I)      Usage: 54703 = (29727 H, 24976 V) = (7.11% H, 6.33% V) = (5.083e+04um H, 4.271e+04um V)
[01/30 13:45:56  15257s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 9.354213e+04um
[01/30 13:45:56  15257s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[01/30 13:45:56  15257s] (I)      Congestion threshold : each 60.00, sum 90.00
[01/30 13:45:56  15257s] (I)      
[01/30 13:45:56  15257s] (I)      ============  Phase 1c Route ============
[01/30 13:45:56  15257s] (I)      Usage: 54703 = (29727 H, 24976 V) = (7.11% H, 6.33% V) = (5.083e+04um H, 4.271e+04um V)
[01/30 13:45:56  15257s] (I)      
[01/30 13:45:56  15257s] (I)      ============  Phase 1d Route ============
[01/30 13:45:56  15257s] (I)      Usage: 54703 = (29727 H, 24976 V) = (7.11% H, 6.33% V) = (5.083e+04um H, 4.271e+04um V)
[01/30 13:45:56  15257s] (I)      
[01/30 13:45:56  15257s] (I)      ============  Phase 1e Route ============
[01/30 13:45:56  15257s] (I)      Usage: 54703 = (29727 H, 24976 V) = (7.11% H, 6.33% V) = (5.083e+04um H, 4.271e+04um V)
[01/30 13:45:56  15257s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 9.354213e+04um
[01/30 13:45:56  15257s] (I)      
[01/30 13:45:56  15257s] (I)      ============  Phase 1l Route ============
[01/30 13:45:56  15257s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[01/30 13:45:56  15257s] (I)      Layer  2:      89660     27025         2           0       90630    ( 0.00%) 
[01/30 13:45:56  15257s] (I)      Layer  3:      94787     27851         0           0       95445    ( 0.00%) 
[01/30 13:45:56  15257s] (I)      Layer  4:      89660      4750         0           0       90630    ( 0.00%) 
[01/30 13:45:56  15257s] (I)      Layer  5:      94787      2128         0           0       95445    ( 0.00%) 
[01/30 13:45:56  15257s] (I)      Layer  6:      89660        57         0           0       90630    ( 0.00%) 
[01/30 13:45:56  15257s] (I)      Layer  7:      94787         0         0           0       95445    ( 0.00%) 
[01/30 13:45:56  15257s] (I)      Layer  8:      89660         0         0           0       90630    ( 0.00%) 
[01/30 13:45:56  15257s] (I)      Layer  9:      94336         0         0           0       95445    ( 0.00%) 
[01/30 13:45:56  15257s] (I)      Layer 10:      32025         0         0        4022       32230    (11.09%) 
[01/30 13:45:56  15257s] (I)      Layer 11:      35816         0         0        2239       35939    ( 5.87%) 
[01/30 13:45:56  15257s] (I)      Total:        805178     61811         2        6260      812468    ( 0.76%) 
[01/30 13:45:56  15257s] (I)      
[01/30 13:45:56  15257s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[01/30 13:45:56  15257s] [NR-eGR]                        OverCon            
[01/30 13:45:56  15257s] [NR-eGR]                         #Gcell     %Gcell
[01/30 13:45:56  15257s] [NR-eGR]        Layer               (1)    OverCon
[01/30 13:45:56  15257s] [NR-eGR] ----------------------------------------------
[01/30 13:45:56  15257s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[01/30 13:45:56  15257s] [NR-eGR]  Metal2 ( 2)         2( 0.02%)   ( 0.02%) 
[01/30 13:45:56  15257s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[01/30 13:45:56  15257s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[01/30 13:45:56  15257s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[01/30 13:45:56  15257s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[01/30 13:45:56  15257s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[01/30 13:45:56  15257s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[01/30 13:45:56  15257s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[01/30 13:45:56  15257s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[01/30 13:45:56  15257s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[01/30 13:45:56  15257s] [NR-eGR] ----------------------------------------------
[01/30 13:45:56  15257s] [NR-eGR]        Total         2( 0.00%)   ( 0.00%) 
[01/30 13:45:56  15257s] [NR-eGR] 
[01/30 13:45:56  15257s] (I)      Finished Global Routing ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1411.88 MB )
[01/30 13:45:56  15257s] (I)      total 2D Cap : 813107 = (418519 H, 394588 V)
[01/30 13:45:56  15257s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[01/30 13:45:56  15257s] Early Global Route congestion estimation runtime: 0.08 seconds, mem = 1411.9M
[01/30 13:45:56  15257s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.090, REAL:0.083, MEM:1411.9M, EPOCH TIME: 1738224956.087344
[01/30 13:45:56  15257s] OPERPROF: Starting HotSpotCal at level 1, MEM:1411.9M, EPOCH TIME: 1738224956.087400
[01/30 13:45:56  15257s] [hotspot] +------------+---------------+---------------+
[01/30 13:45:56  15257s] [hotspot] |            |   max hotspot | total hotspot |
[01/30 13:45:56  15257s] [hotspot] +------------+---------------+---------------+
[01/30 13:45:56  15257s] [hotspot] | normalized |          0.00 |          0.00 |
[01/30 13:45:56  15257s] [hotspot] +------------+---------------+---------------+
[01/30 13:45:56  15257s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[01/30 13:45:56  15257s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[01/30 13:45:56  15257s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.001, MEM:1411.9M, EPOCH TIME: 1738224956.088107
[01/30 13:45:56  15257s] Skipped repairing congestion.
[01/30 13:45:56  15257s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1411.9M, EPOCH TIME: 1738224956.088189
[01/30 13:45:56  15257s] Starting Early Global Route wiring: mem = 1411.9M
[01/30 13:45:56  15257s] (I)      ============= Track Assignment ============
[01/30 13:45:56  15257s] (I)      Started Track Assignment (1T) ( Curr Mem: 1411.88 MB )
[01/30 13:45:56  15257s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[01/30 13:45:56  15257s] (I)      Run Multi-thread track assignment
[01/30 13:45:56  15257s] (I)      Finished Track Assignment (1T) ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1411.88 MB )
[01/30 13:45:56  15257s] (I)      Started Export ( Curr Mem: 1411.88 MB )
[01/30 13:45:56  15257s] [NR-eGR]                  Length (um)   Vias 
[01/30 13:45:56  15257s] [NR-eGR] ------------------------------------
[01/30 13:45:56  15257s] [NR-eGR]  Metal1   (1H)             0  19683 
[01/30 13:45:56  15257s] [NR-eGR]  Metal2   (2V)         38803  31482 
[01/30 13:45:56  15257s] [NR-eGR]  Metal3   (3H)         48749   1107 
[01/30 13:45:56  15257s] [NR-eGR]  Metal4   (4V)          8109    157 
[01/30 13:45:56  15257s] [NR-eGR]  Metal5   (5H)          3653      2 
[01/30 13:45:56  15257s] [NR-eGR]  Metal6   (6V)            97      0 
[01/30 13:45:56  15257s] [NR-eGR]  Metal7   (7H)             0      0 
[01/30 13:45:56  15257s] [NR-eGR]  Metal8   (8V)             0      0 
[01/30 13:45:56  15257s] [NR-eGR]  Metal9   (9H)             0      0 
[01/30 13:45:56  15257s] [NR-eGR]  Metal10  (10V)            0      0 
[01/30 13:45:56  15257s] [NR-eGR]  Metal11  (11H)            0      0 
[01/30 13:45:56  15257s] [NR-eGR] ------------------------------------
[01/30 13:45:56  15257s] [NR-eGR]           Total        99411  52431 
[01/30 13:45:56  15257s] [NR-eGR] --------------------------------------------------------------------------
[01/30 13:45:56  15257s] [NR-eGR] Total half perimeter of net bounding box: 87574um
[01/30 13:45:56  15257s] [NR-eGR] Total length: 99411um, number of vias: 52431
[01/30 13:45:56  15257s] [NR-eGR] --------------------------------------------------------------------------
[01/30 13:45:56  15257s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[01/30 13:45:56  15257s] [NR-eGR] --------------------------------------------------------------------------
[01/30 13:45:56  15257s] (I)      Finished Export ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1411.88 MB )
[01/30 13:45:56  15257s] Early Global Route wiring runtime: 0.08 seconds, mem = 1411.9M
[01/30 13:45:56  15257s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.080, REAL:0.084, MEM:1411.9M, EPOCH TIME: 1738224956.172051
[01/30 13:45:56  15257s] Tdgp not successfully inited but do clear! skip clearing
[01/30 13:45:56  15257s] End of congRepair (cpu=0:00:00.2, real=0:00:01.0)
[01/30 13:45:56  15257s] *** Finishing placeDesign default flow ***
[01/30 13:45:56  15257s] **placeDesign ... cpu = 0: 0:10, real = 0: 0:11, mem = 1411.9M **
[01/30 13:45:56  15257s] Tdgp not successfully inited but do clear! skip clearing
[01/30 13:45:56  15257s] 
[01/30 13:45:56  15257s] *** Summary of all messages that are not suppressed in this session:
[01/30 13:45:56  15257s] Severity  ID               Count  Summary                                  
[01/30 13:45:56  15257s] WARNING   IMPSP-9513           1  Timing constraint file does not exist    
[01/30 13:45:56  15257s] WARNING   IMPSP-9514           1  Non-TimingDriven placement will be perfo...
[01/30 13:45:56  15257s] WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
[01/30 13:45:56  15257s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[01/30 13:45:56  15257s] *** Message Summary: 4 warning(s), 0 error(s)
[01/30 13:45:56  15257s] 
[01/30 13:46:03  15259s] <CMD> zoomBox 22.51450 73.06700 148.49400 133.97350
[01/30 13:46:03  15259s] <CMD> zoomBox 37.20850 83.49350 128.22900 127.49850
[01/30 13:46:04  15259s] <CMD> zoomBox 58.49050 98.59500 98.87700 118.12050
[01/30 13:46:04  15259s] <CMD> zoomBox 66.60450 104.35300 87.68700 114.54550
[01/30 13:46:05  15260s] <CMD> zoomBox 37.20400 83.49100 128.23050 127.49900
[01/30 13:46:06  15260s] <CMD> zoomBox -43.88700 25.95100 240.06100 163.22950
[01/30 13:46:06  15260s] <CMD> zoomBox -240.99100 -113.91100 511.88900 250.07900
[01/30 13:46:07  15260s] <CMD> zoomBox -153.17500 -51.59800 390.78050 211.38450
[01/30 13:46:08  15261s] <CMD> zoomBox -118.87950 -27.26250 343.48300 196.27300
[01/30 13:46:09  15261s] <CMD> zoomBox -64.94950 11.00550 269.10750 172.51000
[01/30 13:46:10  15261s] <CMD> zoomBox -118.87950 -27.26250 343.48300 196.27300
[01/30 13:46:21  15265s] <CMD> zoomBox 7.54700 47.78450 181.92750 132.09100
[01/30 13:46:21  15265s] <CMD> zoomBox 49.19550 72.45850 126.57050 109.86650
[01/30 13:46:22  15265s] <CMD> zoomBox 67.59700 83.56200 101.92950 100.16050
[01/30 13:46:23  15265s] <CMD> zoomBox 74.59250 87.99250 92.51550 96.65750
[01/30 13:46:23  15266s] <CMD> zoomBox 75.73850 88.71800 90.97350 96.08350
[01/30 13:46:24  15266s] <CMD> zoomBox 78.24500 90.30500 87.60100 94.82850
[01/30 13:46:24  15266s] <CMD> zoomBox 78.84300 90.68400 86.79600 94.52900
[01/30 13:46:25  15266s] <CMD> zoomBox 79.78350 91.28000 85.53000 94.05800
[01/30 13:46:25  15266s] <CMD> zoomBox 80.15100 91.51250 85.03550 93.87400
[01/30 13:46:26  15266s] <CMD> zoomBox 77.53900 89.85800 88.54900 95.18100
[01/30 13:46:26  15266s] <CMD> zoomBox 73.24000 87.13600 94.33300 97.33350
[01/30 13:46:27  15267s] <CMD> zoomBox 58.38700 77.73000 114.31700 104.77000
[01/30 13:46:28  15267s] <CMD> zoomBox 32.91850 54.24300 158.97150 115.18500
[01/30 13:46:28  15267s] <CMD> zoomBox -9.00450 15.58250 232.47500 132.32900
[01/30 13:46:29  15267s] <CMD> zoomBox -64.11350 -35.23750 329.09700 154.86550
[01/30 13:46:35  15269s] <CMD> refinePlace
[01/30 13:46:35  15269s] OPERPROF: Starting RefinePlace2 at level 1, MEM:1429.3M, EPOCH TIME: 1738224995.917172
[01/30 13:46:35  15269s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:1429.3M, EPOCH TIME: 1738224995.917290
[01/30 13:46:35  15269s] OPERPROF:     Starting DPlace-Init at level 3, MEM:1429.3M, EPOCH TIME: 1738224995.917449
[01/30 13:46:35  15269s] z: 2, totalTracks: 1
[01/30 13:46:35  15269s] z: 4, totalTracks: 1
[01/30 13:46:35  15269s] z: 6, totalTracks: 1
[01/30 13:46:35  15269s] z: 8, totalTracks: 1
[01/30 13:46:35  15269s] All LLGs are deleted
[01/30 13:46:35  15269s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:1429.3M, EPOCH TIME: 1738224995.920709
[01/30 13:46:35  15269s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.010, REAL:0.000, MEM:1429.3M, EPOCH TIME: 1738224995.920884
[01/30 13:46:35  15269s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:1429.3M, EPOCH TIME: 1738224995.921621
[01/30 13:46:35  15269s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:1429.3M, EPOCH TIME: 1738224995.922575
[01/30 13:46:35  15269s] Core basic site is CoreSite
[01/30 13:46:35  15269s] OPERPROF:           Starting spiCheckSiteIfFastDPInitAvailable at level 6, MEM:1429.3M, EPOCH TIME: 1738224995.936061
[01/30 13:46:35  15270s] OPERPROF:           Finished spiCheckSiteIfFastDPInitAvailable at level 6, CPU:0.010, REAL:0.003, MEM:1429.3M, EPOCH TIME: 1738224995.939166
[01/30 13:46:35  15270s] Fast DP-INIT is on for default
[01/30 13:46:35  15270s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/30 13:46:35  15270s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.020, REAL:0.018, MEM:1429.3M, EPOCH TIME: 1738224995.940952
[01/30 13:46:35  15270s] 
[01/30 13:46:35  15270s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[01/30 13:46:35  15270s] OPERPROF:         Starting CMU at level 5, MEM:1429.3M, EPOCH TIME: 1738224995.941526
[01/30 13:46:35  15270s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.000, MEM:1429.3M, EPOCH TIME: 1738224995.941966
[01/30 13:46:35  15270s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.020, REAL:0.021, MEM:1429.3M, EPOCH TIME: 1738224995.942210
[01/30 13:46:35  15270s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1429.3MB).
[01/30 13:46:35  15270s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.030, REAL:0.026, MEM:1429.3M, EPOCH TIME: 1738224995.943482
[01/30 13:46:35  15270s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.030, REAL:0.026, MEM:1429.3M, EPOCH TIME: 1738224995.943530
[01/30 13:46:35  15270s] TDRefine: refinePlace mode is spiral
[01/30 13:46:35  15270s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.19704.2
[01/30 13:46:35  15270s] OPERPROF:   Starting RefinePlace at level 2, MEM:1429.3M, EPOCH TIME: 1738224995.943598
[01/30 13:46:35  15270s] *** Starting refinePlace (4:14:30 mem=1429.3M) ***
[01/30 13:46:35  15270s] Total net bbox length = 8.757e+04 (4.258e+04 4.500e+04) (ext = 1.640e+04)
[01/30 13:46:35  15270s] 
[01/30 13:46:35  15270s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[01/30 13:46:35  15270s] (I)      Default power domain name = t1c_riscv_cpu
[01/30 13:46:35  15270s] .Default power domain name = t1c_riscv_cpu
[01/30 13:46:35  15270s] .OPERPROF:     Starting RefinePlace2 at level 3, MEM:1429.3M, EPOCH TIME: 1738224995.949080
[01/30 13:46:35  15270s] Starting refinePlace ...
[01/30 13:46:35  15270s] Default power domain name = t1c_riscv_cpu
[01/30 13:46:35  15270s] .One DDP V2 for no tweak run.
[01/30 13:46:35  15270s] Default power domain name = t1c_riscv_cpu
[01/30 13:46:35  15270s] .  Spread Effort: high, standalone mode, useDDP on.
[01/30 13:46:35  15270s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1429.3MB) @(4:14:30 - 4:14:30).
[01/30 13:46:35  15270s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[01/30 13:46:35  15270s] wireLenOptFixPriorityInst 0 inst fixed
[01/30 13:46:35  15270s] 
[01/30 13:46:35  15270s] Running Spiral with 1 thread in Normal Mode  fetchWidth=20 
[01/30 13:46:36  15270s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[01/30 13:46:36  15270s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:01.0)
[01/30 13:46:36  15270s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[01/30 13:46:36  15270s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:01.0, mem=1429.3MB) @(4:14:30 - 4:14:30).
[01/30 13:46:36  15270s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[01/30 13:46:36  15270s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 1429.3MB
[01/30 13:46:36  15270s] Statistics of distance of Instance movement in refine placement:
[01/30 13:46:36  15270s]   maximum (X+Y) =         0.00 um
[01/30 13:46:36  15270s]   mean    (X+Y) =         0.00 um
[01/30 13:46:36  15270s] Summary Report:
[01/30 13:46:36  15270s] Instances move: 0 (out of 4357 movable)
[01/30 13:46:36  15270s] Instances flipped: 0
[01/30 13:46:36  15270s] Mean displacement: 0.00 um
[01/30 13:46:36  15270s] Max displacement: 0.00 um 
[01/30 13:46:36  15270s] Total instances moved : 0
[01/30 13:46:36  15270s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.070, REAL:0.069, MEM:1429.3M, EPOCH TIME: 1738224996.018444
[01/30 13:46:36  15270s] Total net bbox length = 8.757e+04 (4.258e+04 4.500e+04) (ext = 1.640e+04)
[01/30 13:46:36  15270s] Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 1429.3MB
[01/30 13:46:36  15270s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:01.0, mem=1429.3MB) @(4:14:30 - 4:14:30).
[01/30 13:46:36  15270s] *** Finished refinePlace (4:14:30 mem=1429.3M) ***
[01/30 13:46:36  15270s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.19704.2
[01/30 13:46:36  15270s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.080, REAL:0.076, MEM:1429.3M, EPOCH TIME: 1738224996.020082
[01/30 13:46:36  15270s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:1429.3M, EPOCH TIME: 1738224996.020139
[01/30 13:46:36  15270s] All LLGs are deleted
[01/30 13:46:36  15270s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1429.3M, EPOCH TIME: 1738224996.026956
[01/30 13:46:36  15270s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.010, REAL:0.001, MEM:1429.3M, EPOCH TIME: 1738224996.027668
[01/30 13:46:36  15270s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.010, REAL:0.009, MEM:1417.3M, EPOCH TIME: 1738224996.029073
[01/30 13:46:36  15270s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.120, REAL:0.112, MEM:1417.3M, EPOCH TIME: 1738224996.029136
[01/30 13:46:38  15271s] <CMD> zoomBox -67.41050 -55.97550 395.19100 167.67550
[01/30 13:46:39  15271s] <CMD> zoomBox -137.46150 -68.00250 406.77600 195.11650
[01/30 13:46:41  15272s] <CMD> zoomBox -100.05550 -40.36500 362.54650 183.28600
[01/30 14:48:46  16340s] <CMD> zoomBox -78.39950 -25.63600 314.81200 164.46750
[01/30 14:48:46  16340s] <CMD> zoomBox -59.99250 -13.11600 274.23750 148.47200
[01/30 14:48:47  16340s] <CMD> zoomBox 23.78000 43.86100 89.58250 75.67400
[01/30 14:48:47  16340s] <CMD> zoomBox 26.86050 45.95600 82.79250 72.99700
[01/30 14:48:47  16340s] <CMD> zoomBox 31.70450 49.25050 72.11550 68.78750
[01/30 14:48:48  16340s] <CMD> zoomBox -31.05150 6.56650 210.44150 123.31950
[01/30 14:48:49  16341s] <CMD> zoomBox -99.00000 -37.58000 363.62450 186.08200
[01/30 14:48:57  16343s] <CMD> getIoFlowFlag
[01/30 14:49:13  16348s] <CMD> setIoFlowFlag 0
[01/30 14:49:13  16348s] <CMD> floorPlan -site CoreSite -r 0.946678321678 0.699509 10 10 10 10
[01/30 14:49:13  16348s] **WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[01/30 14:49:13  16348s] Type 'man IMPFP-3961' for more detail.
[01/30 14:49:13  16348s] **WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[01/30 14:49:13  16348s] Type 'man IMPFP-3961' for more detail.
[01/30 14:49:13  16348s] <CMD> uiSetTool select
[01/30 14:49:13  16348s] <CMD> getIoFlowFlag
[01/30 14:49:13  16348s] <CMD> fit
[01/30 14:49:31  16353s] <CMD> getIoFlowFlag
[01/30 14:49:40  16356s] <CMD> setIoFlowFlag 0
[01/30 14:49:40  16356s] <CMD> floorPlan -site CoreSite -r 0.946678321678 0.699509 5 5 5 5
[01/30 14:49:41  16356s] **WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[01/30 14:49:41  16356s] Type 'man IMPFP-3961' for more detail.
[01/30 14:49:41  16356s] **WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[01/30 14:49:41  16356s] Type 'man IMPFP-3961' for more detail.
[01/30 14:49:41  16356s] <CMD> uiSetTool select
[01/30 14:49:41  16356s] <CMD> getIoFlowFlag
[01/30 14:49:41  16356s] <CMD> fit
[01/30 14:49:43  16357s] <CMD> setIoFlowFlag 0
[01/30 14:49:43  16357s] <CMD> floorPlan -site CoreSite -r 0.946678321678 0.699509 5.0 5.13 5.0 5.13
[01/30 14:49:44  16357s] **WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[01/30 14:49:44  16357s] Type 'man IMPFP-3961' for more detail.
[01/30 14:49:44  16357s] **WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[01/30 14:49:44  16357s] Type 'man IMPFP-3961' for more detail.
[01/30 14:49:44  16357s] <CMD> uiSetTool select
[01/30 14:49:44  16357s] <CMD> getIoFlowFlag
[01/30 14:49:44  16357s] <CMD> fit
[01/30 14:51:15  16383s] <CMD> setSrouteMode -viaConnectToShape { noshape }
[01/30 14:51:15  16383s] <CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { Metal1(1) Metal11(11) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { Metal1(1) Metal11(11) } -nets { VDD VSS } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { Metal1(1) Metal11(11) }
[01/30 14:51:15  16383s] *** Begin SPECIAL ROUTE on Thu Jan 30 14:51:15 2025 ***
[01/30 14:51:15  16383s] SPECIAL ROUTE ran on directory: /home/vlsiuser/Desktop/team_friday/Cadence_design_database_45nm/Cadence_design_database_45nm/physical_design
[01/30 14:51:15  16383s] SPECIAL ROUTE ran on machine: vlsicadclient05 (Linux 3.10.0-1160.95.1.el7.x86_64 x86_64 800Mhz)
[01/30 14:51:15  16383s] 
[01/30 14:51:15  16383s] Begin option processing ...
[01/30 14:51:15  16383s] srouteConnectPowerBump set to false
[01/30 14:51:15  16383s] routeSelectNet set to "VDD VSS"
[01/30 14:51:15  16383s] routeSpecial set to true
[01/30 14:51:15  16383s] srouteBlockPin set to "useLef"
[01/30 14:51:15  16383s] srouteBottomLayerLimit set to 1
[01/30 14:51:15  16383s] srouteBottomTargetLayerLimit set to 1
[01/30 14:51:15  16383s] srouteConnectConverterPin set to false
[01/30 14:51:15  16383s] srouteCrossoverViaBottomLayer set to 1
[01/30 14:51:15  16383s] srouteCrossoverViaTopLayer set to 11
[01/30 14:51:15  16383s] srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
[01/30 14:51:15  16383s] srouteFollowCorePinEnd set to 3
[01/30 14:51:15  16383s] srouteJogControl set to "preferWithChanges differentLayer"
[01/30 14:51:15  16383s] srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
[01/30 14:51:15  16383s] sroutePadPinAllPorts set to true
[01/30 14:51:15  16383s] sroutePreserveExistingRoutes set to true
[01/30 14:51:15  16383s] srouteRoutePowerBarPortOnBothDir set to true
[01/30 14:51:15  16383s] srouteStopBlockPin set to "nearestTarget"
[01/30 14:51:15  16383s] srouteTopLayerLimit set to 11
[01/30 14:51:15  16383s] srouteTopTargetLayerLimit set to 11
[01/30 14:51:15  16383s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2731.00 megs.
[01/30 14:51:15  16383s] 
[01/30 14:51:15  16383s] Reading DB technology information...
[01/30 14:51:15  16383s] Finished reading DB technology information.
[01/30 14:51:15  16383s] Reading floorplan and netlist information...
[01/30 14:51:15  16383s] Finished reading floorplan and netlist information.
[01/30 14:51:15  16383s] Read in 24 layers, 11 routing layers, 1 overlap layer
[01/30 14:51:15  16383s] Read in 2 nondefault rules, 0 used
[01/30 14:51:15  16383s] Read in 574 macros, 36 used
[01/30 14:51:15  16383s] Read in 4357 components
[01/30 14:51:15  16383s]   4357 core components: 0 unplaced, 4357 placed, 0 fixed
[01/30 14:51:15  16383s] Read in 228 logical pins
[01/30 14:51:15  16383s] Read in 182 nets
[01/30 14:51:15  16383s] Read in 2 special nets, 2 routed
[01/30 14:51:15  16383s] 2 nets selected.
[01/30 14:51:15  16383s] 
[01/30 14:51:15  16383s] Begin power routing ...
[01/30 14:51:15  16383s] **WARN: (IMPSR-1253):	Unable to find any standard cell pin connected to the VDD net.
[01/30 14:51:15  16383s]  Run the globalNetConnect command or change the CPF file to ensure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND' for the connection.
[01/30 14:51:15  16383s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VDD net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[01/30 14:51:15  16383s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VDD net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[01/30 14:51:15  16383s] Type 'man IMPSR-1256' for more detail.
[01/30 14:51:15  16383s] Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
[01/30 14:51:15  16383s] **WARN: (IMPSR-1253):	Unable to find any standard cell pin connected to the VSS net.
[01/30 14:51:15  16383s]  Run the globalNetConnect command or change the CPF file to ensure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND' for the connection.
[01/30 14:51:15  16383s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VSS net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[01/30 14:51:15  16383s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VSS net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[01/30 14:51:15  16383s] Type 'man IMPSR-1256' for more detail.
[01/30 14:51:15  16383s] Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
[01/30 14:51:15  16383s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VDD.
[01/30 14:51:15  16383s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[01/30 14:51:15  16383s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VDD.
[01/30 14:51:15  16383s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[01/30 14:51:15  16383s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VSS.
[01/30 14:51:15  16383s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[01/30 14:51:15  16383s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VSS.
[01/30 14:51:15  16383s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[01/30 14:51:15  16383s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VDD.
[01/30 14:51:15  16383s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[01/30 14:51:15  16383s] CPU time for VDD FollowPin 0 seconds
[01/30 14:51:15  16383s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VSS.
[01/30 14:51:15  16383s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[01/30 14:51:15  16383s] CPU time for VSS FollowPin 0 seconds
[01/30 14:51:15  16383s]   Number of IO ports routed: 0
[01/30 14:51:15  16383s]   Number of Block ports routed: 0
[01/30 14:51:15  16383s]   Number of Stripe ports routed: 0
[01/30 14:51:15  16383s]   Number of Core ports routed: 88
[01/30 14:51:15  16383s]   Number of Pad ports routed: 0
[01/30 14:51:15  16383s]   Number of Power Bump ports routed: 0
[01/30 14:51:15  16383s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 2742.00 megs.
[01/30 14:51:15  16383s] 
[01/30 14:51:15  16383s] 
[01/30 14:51:15  16383s] 
[01/30 14:51:15  16383s]  Begin updating DB with routing results ...
[01/30 14:51:15  16383s]  Updating DB with 0 via definition ...
[01/30 14:51:15  16383s] sroute created 88 wires.
[01/30 14:51:15  16383s] ViaGen created 792 vias, deleted 0 via to avoid violation.
[01/30 14:51:15  16383s] +--------+----------------+----------------+
[01/30 14:51:15  16383s] |  Layer |     Created    |     Deleted    |
[01/30 14:51:15  16383s] +--------+----------------+----------------+
[01/30 14:51:15  16383s] | Metal1 |       88       |       NA       |
[01/30 14:51:15  16383s] |  Via1  |       88       |        0       |
[01/30 14:51:15  16383s] |  Via2  |       88       |        0       |
[01/30 14:51:15  16383s] |  Via3  |       88       |        0       |
[01/30 14:51:15  16383s] |  Via4  |       88       |        0       |
[01/30 14:51:15  16383s] |  Via5  |       88       |        0       |
[01/30 14:51:15  16383s] |  Via6  |       88       |        0       |
[01/30 14:51:15  16383s] |  Via7  |       88       |        0       |
[01/30 14:51:15  16383s] |  Via8  |       88       |        0       |
[01/30 14:51:15  16383s] |  Via9  |       88       |        0       |
[01/30 14:51:15  16383s] +--------+----------------+----------------+
[01/30 14:51:23  16385s] <CMD> setSrouteMode -viaConnectToShape { noshape }
[01/30 14:51:23  16385s] <CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { Metal10(10) Metal11(11) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { Metal1(1) Metal11(11) } -nets { VDD VSS } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { Metal1(1) Metal11(11) }
[01/30 14:51:23  16385s] *** Begin SPECIAL ROUTE on Thu Jan 30 14:51:23 2025 ***
[01/30 14:51:23  16385s] SPECIAL ROUTE ran on directory: /home/vlsiuser/Desktop/team_friday/Cadence_design_database_45nm/Cadence_design_database_45nm/physical_design
[01/30 14:51:23  16385s] SPECIAL ROUTE ran on machine: vlsicadclient05 (Linux 3.10.0-1160.95.1.el7.x86_64 x86_64 900Mhz)
[01/30 14:51:23  16385s] 
[01/30 14:51:23  16385s] Begin option processing ...
[01/30 14:51:23  16385s] srouteConnectPowerBump set to false
[01/30 14:51:23  16385s] routeSelectNet set to "VDD VSS"
[01/30 14:51:23  16385s] routeSpecial set to true
[01/30 14:51:23  16385s] srouteBlockPin set to "useLef"
[01/30 14:51:23  16385s] srouteBottomLayerLimit set to 10
[01/30 14:51:23  16385s] srouteBottomTargetLayerLimit set to 1
[01/30 14:51:23  16385s] srouteConnectConverterPin set to false
[01/30 14:51:23  16385s] srouteCrossoverViaBottomLayer set to 1
[01/30 14:51:23  16385s] srouteCrossoverViaTopLayer set to 11
[01/30 14:51:23  16385s] srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
[01/30 14:51:23  16385s] srouteFollowCorePinEnd set to 3
[01/30 14:51:23  16385s] srouteJogControl set to "preferWithChanges differentLayer"
[01/30 14:51:23  16385s] srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
[01/30 14:51:23  16385s] sroutePadPinAllPorts set to true
[01/30 14:51:23  16385s] sroutePreserveExistingRoutes set to true
[01/30 14:51:23  16385s] srouteRoutePowerBarPortOnBothDir set to true
[01/30 14:51:23  16385s] srouteStopBlockPin set to "nearestTarget"
[01/30 14:51:23  16385s] srouteTopLayerLimit set to 11
[01/30 14:51:23  16385s] srouteTopTargetLayerLimit set to 11
[01/30 14:51:23  16385s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2742.00 megs.
[01/30 14:51:23  16385s] 
[01/30 14:51:23  16385s] Reading DB technology information...
[01/30 14:51:23  16385s] Finished reading DB technology information.
[01/30 14:51:23  16385s] Reading floorplan and netlist information...
[01/30 14:51:23  16385s] Finished reading floorplan and netlist information.
[01/30 14:51:23  16385s] Read in 24 layers, 11 routing layers, 1 overlap layer
[01/30 14:51:23  16385s] Read in 2 nondefault rules, 0 used
[01/30 14:51:23  16385s] Read in 574 macros, 36 used
[01/30 14:51:23  16385s] Read in 4357 components
[01/30 14:51:23  16385s]   4357 core components: 0 unplaced, 4357 placed, 0 fixed
[01/30 14:51:23  16385s] Read in 228 logical pins
[01/30 14:51:23  16385s] Read in 182 nets
[01/30 14:51:23  16385s] Read in 2 special nets, 2 routed
[01/30 14:51:23  16385s] 2 nets selected.
[01/30 14:51:23  16385s] 
[01/30 14:51:23  16385s] Begin power routing ...
[01/30 14:51:23  16385s] **WARN: (IMPSR-555):	The specified Bottom target layer is below bottom routing layer. Set bottom target layer to 10.
[01/30 14:51:23  16385s] **WARN: (IMPSR-1253):	Unable to find any standard cell pin connected to the VDD net.
[01/30 14:51:23  16385s]  Run the globalNetConnect command or change the CPF file to ensure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND' for the connection.
[01/30 14:51:23  16385s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VDD net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[01/30 14:51:23  16385s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VDD net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[01/30 14:51:23  16385s] Type 'man IMPSR-1256' for more detail.
[01/30 14:51:23  16385s] Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
[01/30 14:51:23  16385s] **WARN: (IMPSR-1253):	Unable to find any standard cell pin connected to the VSS net.
[01/30 14:51:23  16385s]  Run the globalNetConnect command or change the CPF file to ensure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND' for the connection.
[01/30 14:51:23  16385s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VSS net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[01/30 14:51:23  16385s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VSS net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[01/30 14:51:23  16385s] Type 'man IMPSR-1256' for more detail.
[01/30 14:51:23  16385s] Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
[01/30 14:51:23  16385s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VDD.
[01/30 14:51:23  16385s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[01/30 14:51:23  16385s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VDD.
[01/30 14:51:23  16385s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[01/30 14:51:24  16385s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VSS.
[01/30 14:51:24  16385s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[01/30 14:51:24  16385s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VSS.
[01/30 14:51:24  16385s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[01/30 14:51:24  16385s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VDD.
[01/30 14:51:24  16385s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[01/30 14:51:24  16385s] CPU time for VDD FollowPin 0 seconds
[01/30 14:51:24  16385s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VSS.
[01/30 14:51:24  16385s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[01/30 14:51:24  16385s] CPU time for VSS FollowPin 0 seconds
[01/30 14:51:24  16385s]   Number of IO ports routed: 0
[01/30 14:51:24  16385s]   Number of Block ports routed: 0
[01/30 14:51:24  16385s]   Number of Stripe ports routed: 0
[01/30 14:51:24  16385s]   Number of Core ports routed: 0
[01/30 14:51:24  16385s]   Number of Pad ports routed: 0
[01/30 14:51:24  16385s]   Number of Power Bump ports routed: 0
[01/30 14:51:24  16385s] End power routing: cpu: 0:00:00, real: 0:00:01, peak: 2744.00 megs.
[01/30 14:51:24  16385s] 
[01/30 14:51:24  16385s] 
[01/30 14:51:24  16385s] 
[01/30 14:51:24  16385s]  Begin updating DB with routing results ...
[01/30 14:51:24  16385s]  Updating DB with 0 via definition ...
[01/30 14:51:24  16385s] sroute created 0 wire.
[01/30 14:51:24  16385s] ViaGen created 0 via, deleted 0 via to avoid violation.
[01/30 14:51:25  16386s] <CMD> setSrouteMode -viaConnectToShape { noshape }
[01/30 14:51:25  16386s] <CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { Metal10(10) Metal11(11) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { Metal1(1) Metal11(11) } -nets { VDD VSS } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { Metal1(1) Metal11(11) }
[01/30 14:51:25  16386s] *** Begin SPECIAL ROUTE on Thu Jan 30 14:51:25 2025 ***
[01/30 14:51:25  16386s] SPECIAL ROUTE ran on directory: /home/vlsiuser/Desktop/team_friday/Cadence_design_database_45nm/Cadence_design_database_45nm/physical_design
[01/30 14:51:25  16386s] SPECIAL ROUTE ran on machine: vlsicadclient05 (Linux 3.10.0-1160.95.1.el7.x86_64 x86_64 3.41Ghz)
[01/30 14:51:25  16386s] 
[01/30 14:51:25  16386s] Begin option processing ...
[01/30 14:51:25  16386s] srouteConnectPowerBump set to false
[01/30 14:51:25  16386s] routeSelectNet set to "VDD VSS"
[01/30 14:51:25  16386s] routeSpecial set to true
[01/30 14:51:25  16386s] srouteBlockPin set to "useLef"
[01/30 14:51:25  16386s] srouteBottomLayerLimit set to 10
[01/30 14:51:25  16386s] srouteBottomTargetLayerLimit set to 1
[01/30 14:51:25  16386s] srouteConnectConverterPin set to false
[01/30 14:51:25  16386s] srouteCrossoverViaBottomLayer set to 1
[01/30 14:51:25  16386s] srouteCrossoverViaTopLayer set to 11
[01/30 14:51:25  16386s] srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
[01/30 14:51:25  16386s] srouteFollowCorePinEnd set to 3
[01/30 14:51:25  16386s] srouteJogControl set to "preferWithChanges differentLayer"
[01/30 14:51:25  16386s] srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
[01/30 14:51:25  16386s] sroutePadPinAllPorts set to true
[01/30 14:51:25  16386s] sroutePreserveExistingRoutes set to true
[01/30 14:51:25  16386s] srouteRoutePowerBarPortOnBothDir set to true
[01/30 14:51:25  16386s] srouteStopBlockPin set to "nearestTarget"
[01/30 14:51:25  16386s] srouteTopLayerLimit set to 11
[01/30 14:51:25  16386s] srouteTopTargetLayerLimit set to 11
[01/30 14:51:25  16386s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2744.00 megs.
[01/30 14:51:25  16386s] 
[01/30 14:51:25  16386s] Reading DB technology information...
[01/30 14:51:25  16386s] Finished reading DB technology information.
[01/30 14:51:25  16386s] Reading floorplan and netlist information...
[01/30 14:51:25  16386s] Finished reading floorplan and netlist information.
[01/30 14:51:25  16386s] Read in 24 layers, 11 routing layers, 1 overlap layer
[01/30 14:51:25  16386s] Read in 2 nondefault rules, 0 used
[01/30 14:51:25  16386s] Read in 574 macros, 36 used
[01/30 14:51:25  16386s] Read in 4357 components
[01/30 14:51:25  16386s]   4357 core components: 0 unplaced, 4357 placed, 0 fixed
[01/30 14:51:25  16386s] Read in 228 logical pins
[01/30 14:51:25  16386s] Read in 182 nets
[01/30 14:51:25  16386s] Read in 2 special nets, 2 routed
[01/30 14:51:25  16386s] 2 nets selected.
[01/30 14:51:25  16386s] 
[01/30 14:51:25  16386s] Begin power routing ...
[01/30 14:51:25  16386s] **WARN: (IMPSR-555):	The specified Bottom target layer is below bottom routing layer. Set bottom target layer to 10.
[01/30 14:51:25  16386s] **WARN: (IMPSR-1253):	Unable to find any standard cell pin connected to the VDD net.
[01/30 14:51:25  16386s]  Run the globalNetConnect command or change the CPF file to ensure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND' for the connection.
[01/30 14:51:25  16386s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VDD net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[01/30 14:51:25  16386s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VDD net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[01/30 14:51:25  16386s] Type 'man IMPSR-1256' for more detail.
[01/30 14:51:25  16386s] Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
[01/30 14:51:25  16386s] **WARN: (IMPSR-1253):	Unable to find any standard cell pin connected to the VSS net.
[01/30 14:51:25  16386s]  Run the globalNetConnect command or change the CPF file to ensure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND' for the connection.
[01/30 14:51:25  16386s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VSS net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[01/30 14:51:25  16386s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VSS net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[01/30 14:51:25  16386s] Type 'man IMPSR-1256' for more detail.
[01/30 14:51:25  16386s] Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
[01/30 14:51:25  16386s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VDD.
[01/30 14:51:25  16386s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[01/30 14:51:25  16386s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VDD.
[01/30 14:51:25  16386s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[01/30 14:51:25  16386s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VSS.
[01/30 14:51:25  16386s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[01/30 14:51:25  16386s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VSS.
[01/30 14:51:25  16386s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[01/30 14:51:25  16386s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VDD.
[01/30 14:51:25  16386s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[01/30 14:51:25  16386s] CPU time for VDD FollowPin 0 seconds
[01/30 14:51:25  16386s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VSS.
[01/30 14:51:25  16386s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[01/30 14:51:25  16386s] CPU time for VSS FollowPin 0 seconds
[01/30 14:51:25  16386s]   Number of IO ports routed: 0
[01/30 14:51:25  16386s]   Number of Block ports routed: 0
[01/30 14:51:25  16386s]   Number of Stripe ports routed: 0
[01/30 14:51:25  16386s]   Number of Core ports routed: 0
[01/30 14:51:25  16386s]   Number of Pad ports routed: 0
[01/30 14:51:25  16386s]   Number of Power Bump ports routed: 0
[01/30 14:51:25  16386s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 2745.00 megs.
[01/30 14:51:25  16386s] 
[01/30 14:51:25  16386s] 
[01/30 14:51:25  16386s] 
[01/30 14:51:25  16386s]  Begin updating DB with routing results ...
[01/30 14:51:25  16386s]  Updating DB with 0 via definition ...
[01/30 14:51:25  16386s] sroute created 0 wire.
[01/30 14:51:25  16386s] ViaGen created 0 via, deleted 0 via to avoid violation.
[01/30 14:51:29  16387s] <CMD> setSrouteMode -viaConnectToShape { noshape }
[01/30 14:51:29  16387s] <CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { Metal10(10) Metal11(11) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { Metal1(1) Metal11(11) } -nets { VDD VSS } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { Metal1(1) Metal11(11) }
[01/30 14:51:29  16387s] *** Begin SPECIAL ROUTE on Thu Jan 30 14:51:29 2025 ***
[01/30 14:51:29  16387s] SPECIAL ROUTE ran on directory: /home/vlsiuser/Desktop/team_friday/Cadence_design_database_45nm/Cadence_design_database_45nm/physical_design
[01/30 14:51:29  16387s] SPECIAL ROUTE ran on machine: vlsicadclient05 (Linux 3.10.0-1160.95.1.el7.x86_64 x86_64 899Mhz)
[01/30 14:51:29  16387s] 
[01/30 14:51:29  16387s] Begin option processing ...
[01/30 14:51:29  16387s] srouteConnectPowerBump set to false
[01/30 14:51:29  16387s] routeSelectNet set to "VDD VSS"
[01/30 14:51:29  16387s] routeSpecial set to true
[01/30 14:51:29  16387s] srouteBlockPin set to "useLef"
[01/30 14:51:29  16387s] srouteBottomLayerLimit set to 10
[01/30 14:51:29  16387s] srouteBottomTargetLayerLimit set to 1
[01/30 14:51:29  16387s] srouteConnectConverterPin set to false
[01/30 14:51:29  16387s] srouteCrossoverViaBottomLayer set to 1
[01/30 14:51:29  16387s] srouteCrossoverViaTopLayer set to 11
[01/30 14:51:29  16387s] srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
[01/30 14:51:29  16387s] srouteFollowCorePinEnd set to 3
[01/30 14:51:29  16387s] srouteJogControl set to "preferWithChanges differentLayer"
[01/30 14:51:29  16387s] srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
[01/30 14:51:29  16387s] sroutePadPinAllPorts set to true
[01/30 14:51:29  16387s] sroutePreserveExistingRoutes set to true
[01/30 14:51:29  16387s] srouteRoutePowerBarPortOnBothDir set to true
[01/30 14:51:29  16387s] srouteStopBlockPin set to "nearestTarget"
[01/30 14:51:29  16387s] srouteTopLayerLimit set to 11
[01/30 14:51:29  16387s] srouteTopTargetLayerLimit set to 11
[01/30 14:51:29  16387s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2745.00 megs.
[01/30 14:51:29  16387s] 
[01/30 14:51:29  16387s] Reading DB technology information...
[01/30 14:51:29  16387s] Finished reading DB technology information.
[01/30 14:51:29  16387s] Reading floorplan and netlist information...
[01/30 14:51:29  16387s] Finished reading floorplan and netlist information.
[01/30 14:51:30  16387s] Read in 24 layers, 11 routing layers, 1 overlap layer
[01/30 14:51:30  16387s] Read in 2 nondefault rules, 0 used
[01/30 14:51:30  16387s] Read in 574 macros, 36 used
[01/30 14:51:30  16387s] Read in 4357 components
[01/30 14:51:30  16387s]   4357 core components: 0 unplaced, 4357 placed, 0 fixed
[01/30 14:51:30  16387s] Read in 228 logical pins
[01/30 14:51:30  16387s] Read in 182 nets
[01/30 14:51:30  16387s] Read in 2 special nets, 2 routed
[01/30 14:51:30  16387s] 2 nets selected.
[01/30 14:51:30  16387s] 
[01/30 14:51:30  16387s] Begin power routing ...
[01/30 14:51:30  16387s] **WARN: (IMPSR-555):	The specified Bottom target layer is below bottom routing layer. Set bottom target layer to 10.
[01/30 14:51:30  16387s] **WARN: (IMPSR-1253):	Unable to find any standard cell pin connected to the VDD net.
[01/30 14:51:30  16387s]  Run the globalNetConnect command or change the CPF file to ensure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND' for the connection.
[01/30 14:51:30  16387s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VDD net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[01/30 14:51:30  16387s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VDD net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[01/30 14:51:30  16387s] Type 'man IMPSR-1256' for more detail.
[01/30 14:51:30  16387s] Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
[01/30 14:51:30  16387s] **WARN: (IMPSR-1253):	Unable to find any standard cell pin connected to the VSS net.
[01/30 14:51:30  16387s]  Run the globalNetConnect command or change the CPF file to ensure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND' for the connection.
[01/30 14:51:30  16387s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VSS net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[01/30 14:51:30  16387s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VSS net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[01/30 14:51:30  16387s] Type 'man IMPSR-1256' for more detail.
[01/30 14:51:30  16387s] Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
[01/30 14:51:30  16387s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VDD.
[01/30 14:51:30  16387s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[01/30 14:51:30  16387s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VDD.
[01/30 14:51:30  16387s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[01/30 14:51:30  16387s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VSS.
[01/30 14:51:30  16387s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[01/30 14:51:30  16387s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VSS.
[01/30 14:51:30  16387s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[01/30 14:51:30  16387s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VDD.
[01/30 14:51:30  16387s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[01/30 14:51:30  16387s] CPU time for VDD FollowPin 0 seconds
[01/30 14:51:30  16387s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VSS.
[01/30 14:51:30  16387s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[01/30 14:51:30  16387s] CPU time for VSS FollowPin 0 seconds
[01/30 14:51:30  16387s]   Number of IO ports routed: 0
[01/30 14:51:30  16387s]   Number of Block ports routed: 0
[01/30 14:51:30  16387s]   Number of Stripe ports routed: 0
[01/30 14:51:30  16387s]   Number of Core ports routed: 0
[01/30 14:51:30  16387s]   Number of Pad ports routed: 0
[01/30 14:51:30  16387s]   Number of Power Bump ports routed: 0
[01/30 14:51:30  16387s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 2745.00 megs.
[01/30 14:51:30  16387s] 
[01/30 14:51:30  16387s] 
[01/30 14:51:30  16387s] 
[01/30 14:51:30  16387s]  Begin updating DB with routing results ...
[01/30 14:51:30  16387s]  Updating DB with 0 via definition ...
[01/30 14:51:30  16387s] sroute created 0 wire.
[01/30 14:51:30  16387s] ViaGen created 0 via, deleted 0 via to avoid violation.
[01/30 14:51:33  16388s] <CMD> setSrouteMode -viaConnectToShape { noshape }
[01/30 14:51:33  16388s] <CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { Metal11(11) Metal11(11) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { Metal1(1) Metal11(11) } -nets { VDD VSS } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { Metal1(1) Metal11(11) }
[01/30 14:51:33  16388s] *** Begin SPECIAL ROUTE on Thu Jan 30 14:51:33 2025 ***
[01/30 14:51:33  16388s] SPECIAL ROUTE ran on directory: /home/vlsiuser/Desktop/team_friday/Cadence_design_database_45nm/Cadence_design_database_45nm/physical_design
[01/30 14:51:33  16388s] SPECIAL ROUTE ran on machine: vlsicadclient05 (Linux 3.10.0-1160.95.1.el7.x86_64 x86_64 1.62Ghz)
[01/30 14:51:33  16388s] 
[01/30 14:51:33  16388s] Begin option processing ...
[01/30 14:51:33  16388s] srouteConnectPowerBump set to false
[01/30 14:51:33  16388s] routeSelectNet set to "VDD VSS"
[01/30 14:51:33  16388s] routeSpecial set to true
[01/30 14:51:33  16388s] srouteBlockPin set to "useLef"
[01/30 14:51:33  16388s] srouteBottomLayerLimit set to 11
[01/30 14:51:33  16388s] srouteBottomTargetLayerLimit set to 1
[01/30 14:51:33  16388s] srouteConnectConverterPin set to false
[01/30 14:51:33  16388s] srouteCrossoverViaBottomLayer set to 1
[01/30 14:51:33  16388s] srouteCrossoverViaTopLayer set to 11
[01/30 14:51:33  16388s] srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
[01/30 14:51:33  16388s] srouteFollowCorePinEnd set to 3
[01/30 14:51:33  16388s] srouteJogControl set to "preferWithChanges differentLayer"
[01/30 14:51:33  16388s] srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
[01/30 14:51:33  16388s] sroutePadPinAllPorts set to true
[01/30 14:51:33  16388s] sroutePreserveExistingRoutes set to true
[01/30 14:51:33  16388s] srouteRoutePowerBarPortOnBothDir set to true
[01/30 14:51:33  16388s] srouteStopBlockPin set to "nearestTarget"
[01/30 14:51:33  16388s] srouteTopLayerLimit set to 11
[01/30 14:51:33  16388s] srouteTopTargetLayerLimit set to 11
[01/30 14:51:33  16388s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2745.00 megs.
[01/30 14:51:33  16388s] 
[01/30 14:51:33  16388s] Reading DB technology information...
[01/30 14:51:33  16388s] Finished reading DB technology information.
[01/30 14:51:33  16388s] Reading floorplan and netlist information...
[01/30 14:51:33  16388s] Finished reading floorplan and netlist information.
[01/30 14:51:33  16389s] Read in 24 layers, 11 routing layers, 1 overlap layer
[01/30 14:51:33  16389s] Read in 2 nondefault rules, 0 used
[01/30 14:51:33  16389s] Read in 574 macros, 36 used
[01/30 14:51:33  16389s] Read in 4357 components
[01/30 14:51:33  16389s]   4357 core components: 0 unplaced, 4357 placed, 0 fixed
[01/30 14:51:33  16389s] Read in 228 logical pins
[01/30 14:51:33  16389s] Read in 182 nets
[01/30 14:51:33  16389s] Read in 2 special nets, 2 routed
[01/30 14:51:33  16389s] 2 nets selected.
[01/30 14:51:33  16389s] 
[01/30 14:51:33  16389s] Begin power routing ...
[01/30 14:51:33  16389s] **WARN: (IMPSR-555):	The specified Bottom target layer is below bottom routing layer. Set bottom target layer to 11.
[01/30 14:51:33  16389s] **WARN: (IMPSR-1253):	Unable to find any standard cell pin connected to the VDD net.
[01/30 14:51:33  16389s]  Run the globalNetConnect command or change the CPF file to ensure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND' for the connection.
[01/30 14:51:33  16389s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VDD net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[01/30 14:51:33  16389s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VDD net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[01/30 14:51:33  16389s] Type 'man IMPSR-1256' for more detail.
[01/30 14:51:33  16389s] Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
[01/30 14:51:33  16389s] **WARN: (IMPSR-1253):	Unable to find any standard cell pin connected to the VSS net.
[01/30 14:51:33  16389s]  Run the globalNetConnect command or change the CPF file to ensure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND' for the connection.
[01/30 14:51:33  16389s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VSS net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[01/30 14:51:33  16389s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VSS net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[01/30 14:51:33  16389s] Type 'man IMPSR-1256' for more detail.
[01/30 14:51:33  16389s] Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
[01/30 14:51:33  16389s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VDD.
[01/30 14:51:33  16389s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[01/30 14:51:33  16389s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VDD.
[01/30 14:51:33  16389s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[01/30 14:51:33  16389s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VSS.
[01/30 14:51:33  16389s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[01/30 14:51:33  16389s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VSS.
[01/30 14:51:33  16389s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[01/30 14:51:33  16389s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VDD.
[01/30 14:51:33  16389s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[01/30 14:51:33  16389s] CPU time for VDD FollowPin 0 seconds
[01/30 14:51:33  16389s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VSS.
[01/30 14:51:33  16389s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[01/30 14:51:33  16389s] CPU time for VSS FollowPin 0 seconds
[01/30 14:51:33  16389s]   Number of IO ports routed: 0
[01/30 14:51:33  16389s]   Number of Block ports routed: 0
[01/30 14:51:33  16389s]   Number of Stripe ports routed: 0
[01/30 14:51:33  16389s]   Number of Core ports routed: 0
[01/30 14:51:33  16389s]   Number of Pad ports routed: 0
[01/30 14:51:33  16389s]   Number of Power Bump ports routed: 0
[01/30 14:51:33  16389s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 2745.00 megs.
[01/30 14:51:33  16389s] 
[01/30 14:51:33  16389s] 
[01/30 14:51:33  16389s] 
[01/30 14:51:33  16389s]  Begin updating DB with routing results ...
[01/30 14:51:33  16389s]  Updating DB with 0 via definition ...
[01/30 14:51:33  16389s] sroute created 0 wire.
[01/30 14:51:33  16389s] ViaGen created 0 via, deleted 0 via to avoid violation.
[01/30 14:51:38  16390s] <CMD> zoomSelected
[01/30 14:51:39  16390s] <CMD> zoomSelected
[01/30 14:51:39  16390s] <CMD> zoomSelected
[01/30 14:51:39  16390s] <CMD> zoomSelected
[01/30 14:51:39  16390s] <CMD> zoomSelected
[01/30 14:51:49  16393s] <CMD> setSrouteMode -viaConnectToShape { noshape }
[01/30 14:51:49  16393s] <CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { Metal1(1) Metal11(11) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { Metal1(1) Metal11(11) } -nets { VDD VSS } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { Metal1(1) Metal11(11) }
[01/30 14:51:49  16393s] *** Begin SPECIAL ROUTE on Thu Jan 30 14:51:49 2025 ***
[01/30 14:51:49  16393s] SPECIAL ROUTE ran on directory: /home/vlsiuser/Desktop/team_friday/Cadence_design_database_45nm/Cadence_design_database_45nm/physical_design
[01/30 14:51:49  16393s] SPECIAL ROUTE ran on machine: vlsicadclient05 (Linux 3.10.0-1160.95.1.el7.x86_64 x86_64 900Mhz)
[01/30 14:51:49  16393s] 
[01/30 14:51:49  16393s] Begin option processing ...
[01/30 14:51:49  16393s] srouteConnectPowerBump set to false
[01/30 14:51:49  16393s] routeSelectNet set to "VDD VSS"
[01/30 14:51:49  16393s] routeSpecial set to true
[01/30 14:51:49  16393s] srouteBlockPin set to "useLef"
[01/30 14:51:49  16393s] srouteBottomLayerLimit set to 1
[01/30 14:51:49  16393s] srouteBottomTargetLayerLimit set to 1
[01/30 14:51:49  16393s] srouteConnectConverterPin set to false
[01/30 14:51:49  16393s] srouteCrossoverViaBottomLayer set to 1
[01/30 14:51:49  16393s] srouteCrossoverViaTopLayer set to 11
[01/30 14:51:49  16393s] srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
[01/30 14:51:49  16393s] srouteFollowCorePinEnd set to 3
[01/30 14:51:49  16393s] srouteJogControl set to "preferWithChanges differentLayer"
[01/30 14:51:49  16393s] srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
[01/30 14:51:49  16393s] sroutePadPinAllPorts set to true
[01/30 14:51:49  16393s] sroutePreserveExistingRoutes set to true
[01/30 14:51:49  16393s] srouteRoutePowerBarPortOnBothDir set to true
[01/30 14:51:49  16393s] srouteStopBlockPin set to "nearestTarget"
[01/30 14:51:49  16393s] srouteTopLayerLimit set to 11
[01/30 14:51:49  16393s] srouteTopTargetLayerLimit set to 11
[01/30 14:51:49  16393s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2745.00 megs.
[01/30 14:51:49  16393s] 
[01/30 14:51:49  16393s] Reading DB technology information...
[01/30 14:51:49  16393s] Finished reading DB technology information.
[01/30 14:51:49  16393s] Reading floorplan and netlist information...
[01/30 14:51:49  16393s] Finished reading floorplan and netlist information.
[01/30 14:51:49  16393s] Read in 24 layers, 11 routing layers, 1 overlap layer
[01/30 14:51:49  16393s] Read in 2 nondefault rules, 0 used
[01/30 14:51:49  16393s] Read in 574 macros, 36 used
[01/30 14:51:49  16393s] Read in 4357 components
[01/30 14:51:49  16393s]   4357 core components: 0 unplaced, 4357 placed, 0 fixed
[01/30 14:51:49  16393s] Read in 228 logical pins
[01/30 14:51:49  16393s] Read in 182 nets
[01/30 14:51:49  16393s] Read in 2 special nets, 2 routed
[01/30 14:51:49  16393s] 2 nets selected.
[01/30 14:51:49  16393s] 
[01/30 14:51:49  16393s] Begin power routing ...
[01/30 14:51:49  16393s] **WARN: (IMPSR-1253):	Unable to find any standard cell pin connected to the VDD net.
[01/30 14:51:49  16393s]  Run the globalNetConnect command or change the CPF file to ensure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND' for the connection.
[01/30 14:51:49  16393s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VDD net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[01/30 14:51:49  16393s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VDD net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[01/30 14:51:49  16393s] Type 'man IMPSR-1256' for more detail.
[01/30 14:51:49  16393s] Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
[01/30 14:51:49  16393s] **WARN: (IMPSR-1253):	Unable to find any standard cell pin connected to the VSS net.
[01/30 14:51:49  16393s]  Run the globalNetConnect command or change the CPF file to ensure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND' for the connection.
[01/30 14:51:49  16393s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VSS net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[01/30 14:51:49  16393s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VSS net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[01/30 14:51:49  16393s] Type 'man IMPSR-1256' for more detail.
[01/30 14:51:49  16393s] Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
[01/30 14:51:49  16393s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VDD.
[01/30 14:51:49  16393s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[01/30 14:51:49  16393s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VDD.
[01/30 14:51:49  16393s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[01/30 14:51:49  16393s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VSS.
[01/30 14:51:49  16393s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[01/30 14:51:49  16393s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VSS.
[01/30 14:51:49  16393s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[01/30 14:51:49  16393s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VDD.
[01/30 14:51:49  16393s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[01/30 14:51:49  16393s] CPU time for VDD FollowPin 0 seconds
[01/30 14:51:49  16393s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VSS.
[01/30 14:51:49  16393s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[01/30 14:51:49  16393s] CPU time for VSS FollowPin 0 seconds
[01/30 14:51:49  16393s]   Number of IO ports routed: 0
[01/30 14:51:49  16393s]   Number of Block ports routed: 0
[01/30 14:51:49  16393s]   Number of Stripe ports routed: 0
[01/30 14:51:49  16393s]   Number of Core ports routed: 0
[01/30 14:51:49  16393s]   Number of Pad ports routed: 0
[01/30 14:51:49  16393s]   Number of Power Bump ports routed: 0
[01/30 14:51:49  16393s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 2745.00 megs.
[01/30 14:51:49  16393s] 
[01/30 14:51:49  16393s] 
[01/30 14:51:49  16393s] 
[01/30 14:51:49  16393s]  Begin updating DB with routing results ...
[01/30 14:51:49  16393s]  Updating DB with 0 via definition ...
[01/30 14:51:49  16393s] sroute created 0 wire.
[01/30 14:51:49  16393s] ViaGen created 0 via, deleted 0 via to avoid violation.
[01/30 14:51:51  16394s] <CMD> setSrouteMode -viaConnectToShape { noshape }
[01/30 14:51:51  16394s] <CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { Metal1(1) Metal11(11) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { Metal1(1) Metal11(11) } -nets { VDD VSS } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { Metal1(1) Metal11(11) }
[01/30 14:51:51  16394s] *** Begin SPECIAL ROUTE on Thu Jan 30 14:51:51 2025 ***
[01/30 14:51:51  16394s] SPECIAL ROUTE ran on directory: /home/vlsiuser/Desktop/team_friday/Cadence_design_database_45nm/Cadence_design_database_45nm/physical_design
[01/30 14:51:51  16394s] SPECIAL ROUTE ran on machine: vlsicadclient05 (Linux 3.10.0-1160.95.1.el7.x86_64 x86_64 900Mhz)
[01/30 14:51:51  16394s] 
[01/30 14:51:51  16394s] Begin option processing ...
[01/30 14:51:51  16394s] srouteConnectPowerBump set to false
[01/30 14:51:51  16394s] routeSelectNet set to "VDD VSS"
[01/30 14:51:51  16394s] routeSpecial set to true
[01/30 14:51:51  16394s] srouteBlockPin set to "useLef"
[01/30 14:51:51  16394s] srouteBottomLayerLimit set to 1
[01/30 14:51:51  16394s] srouteBottomTargetLayerLimit set to 1
[01/30 14:51:51  16394s] srouteConnectConverterPin set to false
[01/30 14:51:51  16394s] srouteCrossoverViaBottomLayer set to 1
[01/30 14:51:51  16394s] srouteCrossoverViaTopLayer set to 11
[01/30 14:51:51  16394s] srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
[01/30 14:51:51  16394s] srouteFollowCorePinEnd set to 3
[01/30 14:51:51  16394s] srouteJogControl set to "preferWithChanges differentLayer"
[01/30 14:51:51  16394s] srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
[01/30 14:51:51  16394s] sroutePadPinAllPorts set to true
[01/30 14:51:51  16394s] sroutePreserveExistingRoutes set to true
[01/30 14:51:51  16394s] srouteRoutePowerBarPortOnBothDir set to true
[01/30 14:51:51  16394s] srouteStopBlockPin set to "nearestTarget"
[01/30 14:51:51  16394s] srouteTopLayerLimit set to 11
[01/30 14:51:51  16394s] srouteTopTargetLayerLimit set to 11
[01/30 14:51:51  16394s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2745.00 megs.
[01/30 14:51:51  16394s] 
[01/30 14:51:51  16394s] Reading DB technology information...
[01/30 14:51:51  16394s] Finished reading DB technology information.
[01/30 14:51:51  16394s] Reading floorplan and netlist information...
[01/30 14:51:51  16394s] Finished reading floorplan and netlist information.
[01/30 14:51:51  16394s] Read in 24 layers, 11 routing layers, 1 overlap layer
[01/30 14:51:51  16394s] Read in 2 nondefault rules, 0 used
[01/30 14:51:51  16394s] Read in 574 macros, 36 used
[01/30 14:51:51  16394s] Read in 4357 components
[01/30 14:51:51  16394s]   4357 core components: 0 unplaced, 4357 placed, 0 fixed
[01/30 14:51:51  16394s] Read in 228 logical pins
[01/30 14:51:51  16394s] Read in 182 nets
[01/30 14:51:51  16394s] Read in 2 special nets, 2 routed
[01/30 14:51:51  16394s] 2 nets selected.
[01/30 14:51:51  16394s] 
[01/30 14:51:51  16394s] Begin power routing ...
[01/30 14:51:51  16394s] **WARN: (IMPSR-1253):	Unable to find any standard cell pin connected to the VDD net.
[01/30 14:51:51  16394s]  Run the globalNetConnect command or change the CPF file to ensure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND' for the connection.
[01/30 14:51:51  16394s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VDD net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[01/30 14:51:51  16394s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VDD net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[01/30 14:51:51  16394s] Type 'man IMPSR-1256' for more detail.
[01/30 14:51:51  16394s] Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
[01/30 14:51:51  16394s] **WARN: (IMPSR-1253):	Unable to find any standard cell pin connected to the VSS net.
[01/30 14:51:51  16394s]  Run the globalNetConnect command or change the CPF file to ensure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND' for the connection.
[01/30 14:51:51  16394s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VSS net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[01/30 14:51:51  16394s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VSS net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[01/30 14:51:51  16394s] Type 'man IMPSR-1256' for more detail.
[01/30 14:51:51  16394s] Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
[01/30 14:51:51  16394s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VDD.
[01/30 14:51:51  16394s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[01/30 14:51:51  16394s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VDD.
[01/30 14:51:51  16394s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[01/30 14:51:51  16394s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VSS.
[01/30 14:51:51  16394s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[01/30 14:51:51  16394s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VSS.
[01/30 14:51:51  16394s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[01/30 14:51:51  16394s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VDD.
[01/30 14:51:51  16394s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[01/30 14:51:51  16394s] CPU time for VDD FollowPin 0 seconds
[01/30 14:51:51  16394s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VSS.
[01/30 14:51:51  16394s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[01/30 14:51:51  16394s] CPU time for VSS FollowPin 0 seconds
[01/30 14:51:51  16394s]   Number of IO ports routed: 0
[01/30 14:51:51  16394s]   Number of Block ports routed: 0
[01/30 14:51:51  16394s]   Number of Stripe ports routed: 0
[01/30 14:51:51  16394s]   Number of Core ports routed: 0
[01/30 14:51:51  16394s]   Number of Pad ports routed: 0
[01/30 14:51:51  16394s]   Number of Power Bump ports routed: 0
[01/30 14:51:51  16394s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 2745.00 megs.
[01/30 14:51:51  16394s] 
[01/30 14:51:51  16394s] 
[01/30 14:51:51  16394s] 
[01/30 14:51:51  16394s]  Begin updating DB with routing results ...
[01/30 14:51:51  16394s]  Updating DB with 0 via definition ...
[01/30 14:51:51  16394s] sroute created 0 wire.
[01/30 14:51:51  16394s] ViaGen created 0 via, deleted 0 via to avoid violation.
[01/30 14:51:52  16394s] <CMD> zoomBox 10.40900 53.82650 136.38250 114.73000
[01/30 14:51:52  16395s] <CMD> zoomBox 41.04450 70.13400 96.94000 97.15750
[01/30 14:51:52  16395s] <CMD> zoomBox 44.70950 72.08500 92.22100 95.05500
[01/30 14:51:53  16395s] <CMD> zoomBox 54.63750 77.37000 79.43900 89.36050
[01/30 14:51:53  16395s] <CMD> zoomBox 56.26400 78.23550 77.34500 88.42750
[01/30 14:51:53  16395s] <CMD> zoomBox 57.64650 78.97150 75.56550 87.63450
[01/30 14:51:54  16395s] <CMD> zoomBox 58.82150 79.59700 74.05250 86.96050
[01/30 14:51:55  16395s] <CMD> zoomBox 30.79900 64.55100 108.16550 101.95500
[01/30 14:51:55  16396s] <CMD> zoomBox -41.67050 23.63250 199.66400 140.30900
[01/30 14:51:56  16396s] <CMD> zoomBox -175.40050 -51.87500 368.50850 211.08500
[01/30 14:51:57  16396s] <CMD> zoomBox -107.42150 -12.84850 285.55350 177.14050
[01/30 14:56:38  16476s] 
[01/30 14:56:38  16476s] *** Memory Usage v#1 (Current mem = 1431.152M, initial mem = 308.848M) ***
[01/30 14:56:38  16476s] 
[01/30 14:56:38  16476s] *** Summary of all messages that are not suppressed in this session:
[01/30 14:56:38  16476s] Severity  ID               Count  Summary                                  
[01/30 14:56:38  16476s] WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
[01/30 14:56:38  16476s] ERROR     IMPSE-32             6  Failed to locate '%s' in Cadence Online ...
[01/30 14:56:38  16476s] WARNING   IMPFP-325            2  Floorplan of the design is resized. All ...
[01/30 14:56:38  16476s] WARNING   IMPFP-3961          18  The techSite '%s' has no related standar...
[01/30 14:56:38  16476s] ERROR     IMPSYT-6284          2  Failed to open file %s for read.         
[01/30 14:56:38  16476s] ERROR     IMPSYT-7327          1  Active setup and hold analysis views wer...
[01/30 14:56:38  16476s] ERROR     IMPSYT-7329          3  Cannot load design with init_design, aft...
[01/30 14:56:38  16476s] WARNING   IMPSYC-2            36  Timing information is not defined for ce...
[01/30 14:56:38  16476s] WARNING   IMPPP-170            4  The power planner failed to create a wir...
[01/30 14:56:38  16476s] WARNING   IMPPP-4051          38  Failed to add rings, because the IO cell...
[01/30 14:56:38  16476s] WARNING   IMPPP-220           38  The power planner does not create core r...
[01/30 14:56:38  16476s] WARNING   IMPSR-555            6  The specified Bottom target layer is bel...
[01/30 14:56:38  16476s] WARNING   IMPSR-468           54  Cannot find any standard cell pin connec...
[01/30 14:56:38  16476s] WARNING   IMPSR-1253          18  Unable to find any standard cell pin con...
[01/30 14:56:38  16476s] WARNING   IMPSR-1254          18  Unable to connect the specified objects,...
[01/30 14:56:38  16476s] WARNING   IMPSR-1256          18  Unable to find any CORE class pad pin of...
[01/30 14:56:38  16476s] WARNING   IMPSP-9513           1  Timing constraint file does not exist    
[01/30 14:56:38  16476s] WARNING   IMPSP-9514           1  Non-TimingDriven placement will be perfo...
[01/30 14:56:38  16476s] WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
[01/30 14:56:38  16476s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[01/30 14:56:38  16476s] WARNING   IMPOAX-793           1  Problem in processing library definition...
[01/30 14:56:38  16476s] ERROR     IMPQTF-4044          6  Error occurs when '%s' is executed with ...
[01/30 14:56:38  16476s] *** Message Summary: 256 warning(s), 18 error(s)
[01/30 14:56:38  16476s] 
[01/30 14:56:38  16476s] --- Ending "Innovus" (totcpu=4:34:37, real=16:02:28, mem=1431.2M) ---
