#\hyperref[sailMIPSzcheckCP2usable]{checkCP2usable}#();
let cb_val = #\hyperref[sailMIPSzreadCapRegDDC]{readCapRegDDC}#(cb);
if not (cb_val.tag) then
  #\hyperref[sailMIPSzraisezyc2zyexception]{raise\_c2\_exception}#(CapEx_TagViolation, cb)
else if cb_val.sealed then
  #\hyperref[sailMIPSzraisezyc2zyexception]{raise\_c2\_exception}#(CapEx_SealViolation, cb)
else if not (cb_val.permit_load) then
  #\hyperref[sailMIPSzraisezyc2zyexception]{raise\_c2\_exception}#(CapEx_PermitLoadViolation, cb)
else
{
  let vAddr   = #\hyperref[sailMIPSzgetCapCursor]{getCapCursor}#(cb_val);
  let vAddr64 = #\hyperref[sailMIPSztozybits]{to\_bits}#(64, vAddr);
  if (vAddr + cap_size) > #\hyperref[sailMIPSzgetCapTop]{getCapTop}#(cb_val) then
    #\hyperref[sailMIPSzraisezyc2zyexception]{raise\_c2\_exception}#(CapEx_LengthViolation, cb)
  else if vAddr < #\hyperref[sailMIPSzgetCapBase]{getCapBase}#(cb_val) then
    #\hyperref[sailMIPSzraisezyc2zyexception]{raise\_c2\_exception}#(CapEx_LengthViolation, cb)
  else if (vAddr % cap_size) != 0 then
    #\hyperref[sailMIPSzSignalExceptionBadAddr]{SignalExceptionBadAddr}#(AdEL, vAddr64)
  else
  {
    let (pAddr, macr) = #\hyperref[sailMIPSzTLBTranslateC]{TLBTranslateC}#(vAddr64, LoadData);
    let (tag, mem) =
      #\hyperref[sailMIPSzMEMrzytaggedzyreserve]{MEMr\_tagged\_reserve}#(pAddr, cap_size, cb_val.permit_load_cap & not (macr == Clear))
    in
    if tag & macr == Trap then
      #\hyperref[sailMIPSzraisezyc2zyexceptionzybadaddr]{raise\_c2\_exception\_badaddr}#(CapEx_TLBLoadCap, cb, vAddr64)
    else {
      let cap = #\hyperref[sailMIPSzmemBitsToCapability]{memBitsToCapability}#(tag, mem) in
      #\hyperref[sailMIPSzwriteCapReg]{writeCapReg}#(cd, cap);
      CP0LLBit  = 0b1;
      CP0LLAddr = pAddr;
    }
  }
}
