

================================================================
== Vivado HLS Report for 'uart_wrapper_oled'
================================================================
* Date:           Fri Jan 19 19:02:02 2018

* Version:        2017.3 (Build 2018833 on Wed Oct 04 20:30:40 MDT 2017)
* Project:        test_module
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a100tcsg324-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.26|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    1|  780|    2|  781|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------+------------------------------+-----+-----+-----+-----+---------+
        |                                         |                              |  Latency  |  Interval | Pipeline|
        |                 Instance                |            Module            | min | max | min | max |   Type  |
        +-----------------------------------------+------------------------------+-----+-----+-----+-----+---------+
        |grp_oled_process_fu_106                  |oled_process                  |    0|  772|    1|  773|   none  |
        |grp_uart_wrapper_oled_do_action2_fu_128  |uart_wrapper_oled_do_action2  |    5|    5|    5|    5|   none  |
        |grp_uart_wrapper_oled_do_action1_fu_164  |uart_wrapper_oled_do_action1  |    5|    5|    5|    5|   none  |
        +-----------------------------------------+------------------------------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	5  / (uart_wrapper_oled_s)
	3  / (!uart_wrapper_oled_s & uart_wrapper_oled_1)
3 --> 
	4  / true
4 --> 
5 --> 
	4  / true

* FSM state operations: 

 <State 1> : 0.00ns
ST_1 : Operation 6 [2/2] (0.00ns)   --->   "call void @"oled_process::oled_process.1"(float* %uart_wrapper_oled_oled_sum, float* %uart_wrapper_oled_oled_save, i1* %clk_form, i1* %reset_form, i1* %en_form, i6* %s_i_form, float* %FIFO_I_1_form, float* %FIFO_O_1_form)" [src/modules/oled_process.h:22->src/modules/uart_wrapper_oled.h:33]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 2> : 0.00ns
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %FIFO_O_1_form, [8 x i8]* @p_str12, i32 0, i32 0, [1 x i8]* @p_str13, i32 0, i32 0, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str13, [1 x i8]* @p_str13)"
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %FIFO_I_1_form, [8 x i8]* @p_str12, i32 0, i32 0, [1 x i8]* @p_str13, i32 0, i32 0, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str13, [1 x i8]* @p_str13)"
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %clk), !map !217"
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %reset), !map !221"
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %e), !map !225"
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %s), !map !229"
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %en), !map !233"
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i6* %s_i), !map !237"
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %uart_wrapper_oled_oled_sum), !map !241"
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %uart_wrapper_oled_oled_save), !map !245"
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %clk_form), !map !249"
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %reset_form), !map !253"
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %en_form), !map !257"
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i6* %s_i_form), !map !261"
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %FIFO_I_1_form), !map !265"
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %FIFO_O_1_form), !map !269"
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %FIFO_I_1), !map !273"
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %FIFO_O_1), !map !277"
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %e, [8 x i8]* @p_str12, i32 0, i32 0, [1 x i8]* @p_str13, i32 0, i32 0, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str13, [1 x i8]* @p_str13) nounwind" [src/modules/uart_wrapper_oled.h:33]
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPort([1 x i8]* @p_str13, i32 4, [1 x i8]* @p_str13, [1 x i8]* @p_str13, i32 0, i32 0, i8* %e) nounwind" [src/modules/uart_wrapper_oled.h:33]
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %s, [8 x i8]* @p_str12, i32 0, i32 0, [1 x i8]* @p_str13, i32 0, i32 0, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str13, [1 x i8]* @p_str13) nounwind" [src/modules/uart_wrapper_oled.h:33]
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPort([1 x i8]* @p_str13, i32 5, [1 x i8]* @p_str13, [1 x i8]* @p_str13, i32 0, i32 0, i8* %s) nounwind" [src/modules/uart_wrapper_oled.h:33]
ST_2 : Operation 29 [1/2] (0.00ns)   --->   "call void @"oled_process::oled_process.1"(float* %uart_wrapper_oled_oled_sum, float* %uart_wrapper_oled_oled_save, i1* %clk_form, i1* %reset_form, i1* %en_form, i6* %s_i_form, float* %FIFO_I_1_form, float* %FIFO_O_1_form)" [src/modules/oled_process.h:22->src/modules/uart_wrapper_oled.h:33]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecChannel([1 x i8]* @p_str13, i32 1, [1 x i8]* @p_str13, [7 x i8]* @p_str4, i32 192, i32 192, float* %FIFO_I_1, float* %FIFO_I_1) nounwind" [src/modules/uart_wrapper_oled.h:33]
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %FIFO_I_1, [8 x i8]* @p_str12, i32 0, i32 0, [1 x i8]* @p_str13, i32 0, i32 0, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str13, [1 x i8]* @p_str13) nounwind" [src/modules/uart_wrapper_oled.h:33]
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecChannel([1 x i8]* @p_str13, i32 1, [1 x i8]* @p_str13, [7 x i8]* @p_str5, i32 192, i32 192, float* %FIFO_O_1, float* %FIFO_O_1) nounwind" [src/modules/uart_wrapper_oled.h:33]
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %FIFO_O_1, [8 x i8]* @p_str12, i32 0, i32 0, [1 x i8]* @p_str13, i32 0, i32 0, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str13, [1 x i8]* @p_str13) nounwind" [src/modules/uart_wrapper_oled.h:33]
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([18 x i8]* @p_str6, [18 x i8]* @p_str6) nounwind" [src/modules/uart_wrapper_oled.h:34]
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%uart_wrapper_oled_s = load i1* @uart_wrapper_oled_ssdm_thread_M_do_action1, align 1" [src/modules/uart_wrapper_oled.h:35]
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "br i1 %uart_wrapper_oled_s, label %1, label %2" [src/modules/uart_wrapper_oled.h:35]
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProcessDecl([18 x i8]* @p_str6, i32 2, [11 x i8]* @p_str7) nounwind" [src/modules/uart_wrapper_oled.h:35]
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecSensitive([11 x i8]* @p_str7, [4 x i8]* @p_str8, i1* %clk, i32 1) nounwind" [src/modules/uart_wrapper_oled.h:36]
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecSensitive([11 x i8]* @p_str7, [6 x i8]* @p_str9, i1* %reset, i32 3) nounwind" [src/modules/uart_wrapper_oled.h:37]
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%uart_wrapper_oled_1 = load i1* @uart_wrapper_oled_ssdm_thread_M_do_action2, align 1" [src/modules/uart_wrapper_oled.h:38]
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "br i1 %uart_wrapper_oled_1, label %3, label %4" [src/modules/uart_wrapper_oled.h:38]
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProcessDecl([18 x i8]* @p_str6, i32 2, [11 x i8]* @p_str10) nounwind" [src/modules/uart_wrapper_oled.h:38]
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecSensitive([11 x i8]* @p_str10, [4 x i8]* @p_str8, i1* %clk, i32 1) nounwind" [src/modules/uart_wrapper_oled.h:39]
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecSensitive([11 x i8]* @p_str10, [6 x i8]* @p_str9, i1* %reset, i32 3) nounwind" [src/modules/uart_wrapper_oled.h:40]
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPort([18 x i8]* @p_str6, i32 0, [7 x i8]* @p_str11, [4 x i8]* @p_str8, i32 0, i32 0, i1* %clk) nounwind" [src/modules/uart_wrapper_oled.h:41]
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPort([18 x i8]* @p_str6, i32 0, [7 x i8]* @p_str11, [6 x i8]* @p_str9, i32 0, i32 0, i1* %reset) nounwind" [src/modules/uart_wrapper_oled.h:42]
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %e, [8 x i8]* @p_str12, i32 0, i32 0, [1 x i8]* @p_str13, i32 0, i32 0, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str13, [1 x i8]* @p_str13) nounwind" [src/modules/uart_wrapper_oled.h:43]
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPort([18 x i8]* @p_str6, i32 4, [16 x i8]* @p_str14, [2 x i8]* @p_str15, i32 0, i32 0, i8* %e) nounwind" [src/modules/uart_wrapper_oled.h:44]
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %s, [8 x i8]* @p_str12, i32 0, i32 0, [1 x i8]* @p_str13, i32 0, i32 0, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str13, [1 x i8]* @p_str13) nounwind" [src/modules/uart_wrapper_oled.h:45]
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPort([18 x i8]* @p_str6, i32 5, [16 x i8]* @p_str14, [2 x i8]* @p_str16, i32 0, i32 0, i8* %s) nounwind" [src/modules/uart_wrapper_oled.h:46]
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPort([18 x i8]* @p_str6, i32 1, [7 x i8]* @p_str11, [3 x i8]* @p_str17, i32 0, i32 0, i1* %en) nounwind" [src/modules/uart_wrapper_oled.h:47]
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPort([18 x i8]* @p_str6, i32 1, [12 x i8]* @p_str18, [4 x i8]* @p_str19, i32 0, i32 0, i6* %s_i) nounwind" [src/modules/uart_wrapper_oled.h:48]
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPortMap(i1* %clk_form, i1* %clk) nounwind" [src/modules/uart_wrapper_oled.h:49]
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPortMap(i1* %reset_form, i1* %reset) nounwind" [src/modules/uart_wrapper_oled.h:50]
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPortMap(float* %FIFO_I_1_form, float* %FIFO_I_1) nounwind" [src/modules/uart_wrapper_oled.h:51]
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPortMap(float* %FIFO_O_1_form, float* %FIFO_O_1) nounwind" [src/modules/uart_wrapper_oled.h:52]
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPortMap(i6* %s_i_form, i6* %s_i) nounwind" [src/modules/uart_wrapper_oled.h:53]
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPortMap(i1* %en_form, i1* %en) nounwind" [src/modules/uart_wrapper_oled.h:54]
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "ret void" [src/modules/uart_wrapper_oled.h:46]

 <State 3> : 0.00ns
ST_3 : Operation 60 [2/2] (0.00ns)   --->   "call void @"uart_wrapper_oled::do_action2"(i1* %clk, i1* %reset, i8* %e, i8* %s, i1* %en, i6* %s_i, float* %uart_wrapper_oled_oled_sum, float* %uart_wrapper_oled_oled_save, i1* %clk_form, i1* %reset_form, i1* %en_form, i6* %s_i_form, float* %FIFO_I_1_form, float* %FIFO_O_1_form, float* %FIFO_I_1, float* %FIFO_O_1)" [src/modules/uart_wrapper_oled.h:38]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 4> : 0.00ns
ST_4 : Operation 61 [1/2] (0.00ns)   --->   "call void @"uart_wrapper_oled::do_action2"(i1* %clk, i1* %reset, i8* %e, i8* %s, i1* %en, i6* %s_i, float* %uart_wrapper_oled_oled_sum, float* %uart_wrapper_oled_oled_save, i1* %clk_form, i1* %reset_form, i1* %en_form, i6* %s_i_form, float* %FIFO_I_1_form, float* %FIFO_O_1_form, float* %FIFO_I_1, float* %FIFO_O_1)" [src/modules/uart_wrapper_oled.h:38]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "br label %UnifiedUnreachableBlock"
ST_4 : Operation 63 [1/2] (0.00ns)   --->   "call void @"uart_wrapper_oled::do_action1"(i1* %clk, i1* %reset, i8* %e, i8* %s, i1* %en, i6* %s_i, float* %uart_wrapper_oled_oled_sum, float* %uart_wrapper_oled_oled_save, i1* %clk_form, i1* %reset_form, i1* %en_form, i6* %s_i_form, float* %FIFO_I_1_form, float* %FIFO_O_1_form, float* %FIFO_I_1, float* %FIFO_O_1)" [src/modules/uart_wrapper_oled.h:35]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "br label %UnifiedUnreachableBlock"
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "unreachable"

 <State 5> : 0.00ns
ST_5 : Operation 66 [2/2] (0.00ns)   --->   "call void @"uart_wrapper_oled::do_action1"(i1* %clk, i1* %reset, i8* %e, i8* %s, i1* %en, i6* %s_i, float* %uart_wrapper_oled_oled_sum, float* %uart_wrapper_oled_oled_save, i1* %clk_form, i1* %reset_form, i1* %en_form, i6* %s_i_form, float* %FIFO_I_1_form, float* %FIFO_O_1_form, float* %FIFO_I_1, float* %FIFO_O_1)" [src/modules/uart_wrapper_oled.h:35]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ clk]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ reset]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ e]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ s]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ en]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ s_i]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ uart_wrapper_oled_oled_sum]:  wired=1; compound=0; hidden=1; nouse=1; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ uart_wrapper_oled_oled_save]:  wired=1; compound=0; hidden=1; nouse=1; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ clk_form]:  wired=1; compound=0; hidden=1; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ reset_form]:  wired=1; compound=0; hidden=1; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ en_form]:  wired=1; compound=0; hidden=1; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ s_i_form]:  wired=1; compound=0; hidden=1; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ FIFO_I_1_form]:  wired=1; compound=1; hidden=1; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ FIFO_O_1_form]:  wired=1; compound=1; hidden=1; nouse=0; global=0; static=0; extern=0; dir=2; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ FIFO_I_1]:  wired=1; compound=1; hidden=1; nouse=0; global=0; static=0; extern=0; dir=2; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ FIFO_O_1]:  wired=1; compound=1; hidden=1; nouse=0; global=0; static=0; extern=0; dir=2; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ oled_process_ssdm_thread_M_do_oled_process]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=0; extern=1; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ uart_wrapper_oled_ssdm_thread_M_do_action1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=1; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ uart_wrapper_oled_ssdm_thread_M_do_action2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=1; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_7          (specinterface  ) [ 000000]
StgValue_8          (specinterface  ) [ 000000]
StgValue_9          (specbitsmap    ) [ 000000]
StgValue_10         (specbitsmap    ) [ 000000]
StgValue_11         (specbitsmap    ) [ 000000]
StgValue_12         (specbitsmap    ) [ 000000]
StgValue_13         (specbitsmap    ) [ 000000]
StgValue_14         (specbitsmap    ) [ 000000]
StgValue_15         (specbitsmap    ) [ 000000]
StgValue_16         (specbitsmap    ) [ 000000]
StgValue_17         (specbitsmap    ) [ 000000]
StgValue_18         (specbitsmap    ) [ 000000]
StgValue_19         (specbitsmap    ) [ 000000]
StgValue_20         (specbitsmap    ) [ 000000]
StgValue_21         (specbitsmap    ) [ 000000]
StgValue_22         (specbitsmap    ) [ 000000]
StgValue_23         (specbitsmap    ) [ 000000]
StgValue_24         (specbitsmap    ) [ 000000]
StgValue_25         (specinterface  ) [ 000000]
StgValue_26         (specport       ) [ 000000]
StgValue_27         (specinterface  ) [ 000000]
StgValue_28         (specport       ) [ 000000]
StgValue_29         (call           ) [ 000000]
StgValue_30         (specchannel    ) [ 000000]
StgValue_31         (specinterface  ) [ 000000]
StgValue_32         (specchannel    ) [ 000000]
StgValue_33         (specinterface  ) [ 000000]
StgValue_34         (spectopmodule  ) [ 000000]
uart_wrapper_oled_s (load           ) [ 001111]
StgValue_36         (br             ) [ 000000]
StgValue_37         (specprocessdecl) [ 000000]
StgValue_38         (specsensitive  ) [ 000000]
StgValue_39         (specsensitive  ) [ 000000]
uart_wrapper_oled_1 (load           ) [ 001000]
StgValue_41         (br             ) [ 000000]
StgValue_42         (specprocessdecl) [ 000000]
StgValue_43         (specsensitive  ) [ 000000]
StgValue_44         (specsensitive  ) [ 000000]
StgValue_45         (specport       ) [ 000000]
StgValue_46         (specport       ) [ 000000]
StgValue_47         (specinterface  ) [ 000000]
StgValue_48         (specport       ) [ 000000]
StgValue_49         (specinterface  ) [ 000000]
StgValue_50         (specport       ) [ 000000]
StgValue_51         (specport       ) [ 000000]
StgValue_52         (specport       ) [ 000000]
StgValue_53         (specportmap    ) [ 000000]
StgValue_54         (specportmap    ) [ 000000]
StgValue_55         (specportmap    ) [ 000000]
StgValue_56         (specportmap    ) [ 000000]
StgValue_57         (specportmap    ) [ 000000]
StgValue_58         (specportmap    ) [ 000000]
StgValue_59         (ret            ) [ 000000]
StgValue_61         (call           ) [ 000000]
StgValue_62         (br             ) [ 000000]
StgValue_63         (call           ) [ 000000]
StgValue_64         (br             ) [ 000000]
StgValue_65         (unreachable    ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="clk">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="clk"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="reset">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reset"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="e">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="e"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="s">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="en">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="en"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="s_i">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_i"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="uart_wrapper_oled_oled_sum">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="uart_wrapper_oled_oled_sum"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="uart_wrapper_oled_oled_save">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="uart_wrapper_oled_oled_save"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="clk_form">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="clk_form"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="reset_form">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reset_form"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="en_form">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="en_form"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="s_i_form">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_i_form"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="FIFO_I_1_form">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FIFO_I_1_form"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="FIFO_O_1_form">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FIFO_O_1_form"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="FIFO_I_1">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FIFO_I_1"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="FIFO_O_1">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FIFO_O_1"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="oled_process_ssdm_thread_M_do_oled_process">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="oled_process_ssdm_thread_M_do_oled_process"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="uart_wrapper_oled_ssdm_thread_M_do_action1">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="uart_wrapper_oled_ssdm_thread_M_do_action1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="uart_wrapper_oled_ssdm_thread_M_do_action2">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="uart_wrapper_oled_ssdm_thread_M_do_action2"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="oled_process::oled_process.1"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str12"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str13"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPort"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecProcessDecl"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecSensitive"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str11"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str14"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str15"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str16"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str17"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str18"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str19"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPortMap"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="uart_wrapper_oled::do_action2"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="uart_wrapper_oled::do_action1"/></StgValue>
</bind>
</comp>

<comp id="106" class="1004" name="grp_oled_process_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="0" slack="0"/>
<pin id="108" dir="0" index="1" bw="32" slack="0"/>
<pin id="109" dir="0" index="2" bw="32" slack="0"/>
<pin id="110" dir="0" index="3" bw="1" slack="0"/>
<pin id="111" dir="0" index="4" bw="1" slack="0"/>
<pin id="112" dir="0" index="5" bw="1" slack="0"/>
<pin id="113" dir="0" index="6" bw="6" slack="0"/>
<pin id="114" dir="0" index="7" bw="32" slack="0"/>
<pin id="115" dir="0" index="8" bw="32" slack="0"/>
<pin id="116" dir="0" index="9" bw="1" slack="0"/>
<pin id="117" dir="1" index="10" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_6/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="grp_uart_wrapper_oled_do_action2_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="0" slack="0"/>
<pin id="130" dir="0" index="1" bw="1" slack="0"/>
<pin id="131" dir="0" index="2" bw="1" slack="0"/>
<pin id="132" dir="0" index="3" bw="8" slack="0"/>
<pin id="133" dir="0" index="4" bw="8" slack="0"/>
<pin id="134" dir="0" index="5" bw="1" slack="0"/>
<pin id="135" dir="0" index="6" bw="6" slack="0"/>
<pin id="136" dir="0" index="7" bw="32" slack="0"/>
<pin id="137" dir="0" index="8" bw="32" slack="0"/>
<pin id="138" dir="0" index="9" bw="1" slack="0"/>
<pin id="139" dir="0" index="10" bw="1" slack="0"/>
<pin id="140" dir="0" index="11" bw="1" slack="0"/>
<pin id="141" dir="0" index="12" bw="6" slack="0"/>
<pin id="142" dir="0" index="13" bw="32" slack="0"/>
<pin id="143" dir="0" index="14" bw="32" slack="0"/>
<pin id="144" dir="0" index="15" bw="32" slack="0"/>
<pin id="145" dir="0" index="16" bw="32" slack="0"/>
<pin id="146" dir="1" index="17" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_60/3 "/>
</bind>
</comp>

<comp id="164" class="1004" name="grp_uart_wrapper_oled_do_action1_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="0" slack="0"/>
<pin id="166" dir="0" index="1" bw="1" slack="0"/>
<pin id="167" dir="0" index="2" bw="1" slack="0"/>
<pin id="168" dir="0" index="3" bw="8" slack="0"/>
<pin id="169" dir="0" index="4" bw="8" slack="0"/>
<pin id="170" dir="0" index="5" bw="1" slack="0"/>
<pin id="171" dir="0" index="6" bw="6" slack="0"/>
<pin id="172" dir="0" index="7" bw="32" slack="0"/>
<pin id="173" dir="0" index="8" bw="32" slack="0"/>
<pin id="174" dir="0" index="9" bw="1" slack="0"/>
<pin id="175" dir="0" index="10" bw="1" slack="0"/>
<pin id="176" dir="0" index="11" bw="1" slack="0"/>
<pin id="177" dir="0" index="12" bw="6" slack="0"/>
<pin id="178" dir="0" index="13" bw="32" slack="0"/>
<pin id="179" dir="0" index="14" bw="32" slack="0"/>
<pin id="180" dir="0" index="15" bw="32" slack="0"/>
<pin id="181" dir="0" index="16" bw="32" slack="0"/>
<pin id="182" dir="1" index="17" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_66/5 "/>
</bind>
</comp>

<comp id="200" class="1004" name="uart_wrapper_oled_s_load_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="uart_wrapper_oled_s/2 "/>
</bind>
</comp>

<comp id="204" class="1004" name="uart_wrapper_oled_1_load_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="0"/>
<pin id="206" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="uart_wrapper_oled_1/2 "/>
</bind>
</comp>

<comp id="208" class="1005" name="uart_wrapper_oled_s_reg_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="2"/>
<pin id="210" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="uart_wrapper_oled_s "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="118"><net_src comp="38" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="119"><net_src comp="12" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="120"><net_src comp="14" pin="0"/><net_sink comp="106" pin=2"/></net>

<net id="121"><net_src comp="16" pin="0"/><net_sink comp="106" pin=3"/></net>

<net id="122"><net_src comp="18" pin="0"/><net_sink comp="106" pin=4"/></net>

<net id="123"><net_src comp="20" pin="0"/><net_sink comp="106" pin=5"/></net>

<net id="124"><net_src comp="22" pin="0"/><net_sink comp="106" pin=6"/></net>

<net id="125"><net_src comp="24" pin="0"/><net_sink comp="106" pin=7"/></net>

<net id="126"><net_src comp="26" pin="0"/><net_sink comp="106" pin=8"/></net>

<net id="127"><net_src comp="32" pin="0"/><net_sink comp="106" pin=9"/></net>

<net id="147"><net_src comp="102" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="148"><net_src comp="0" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="149"><net_src comp="2" pin="0"/><net_sink comp="128" pin=2"/></net>

<net id="150"><net_src comp="4" pin="0"/><net_sink comp="128" pin=3"/></net>

<net id="151"><net_src comp="6" pin="0"/><net_sink comp="128" pin=4"/></net>

<net id="152"><net_src comp="8" pin="0"/><net_sink comp="128" pin=5"/></net>

<net id="153"><net_src comp="10" pin="0"/><net_sink comp="128" pin=6"/></net>

<net id="154"><net_src comp="12" pin="0"/><net_sink comp="128" pin=7"/></net>

<net id="155"><net_src comp="14" pin="0"/><net_sink comp="128" pin=8"/></net>

<net id="156"><net_src comp="16" pin="0"/><net_sink comp="128" pin=9"/></net>

<net id="157"><net_src comp="18" pin="0"/><net_sink comp="128" pin=10"/></net>

<net id="158"><net_src comp="20" pin="0"/><net_sink comp="128" pin=11"/></net>

<net id="159"><net_src comp="22" pin="0"/><net_sink comp="128" pin=12"/></net>

<net id="160"><net_src comp="24" pin="0"/><net_sink comp="128" pin=13"/></net>

<net id="161"><net_src comp="26" pin="0"/><net_sink comp="128" pin=14"/></net>

<net id="162"><net_src comp="28" pin="0"/><net_sink comp="128" pin=15"/></net>

<net id="163"><net_src comp="30" pin="0"/><net_sink comp="128" pin=16"/></net>

<net id="183"><net_src comp="104" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="184"><net_src comp="0" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="185"><net_src comp="2" pin="0"/><net_sink comp="164" pin=2"/></net>

<net id="186"><net_src comp="4" pin="0"/><net_sink comp="164" pin=3"/></net>

<net id="187"><net_src comp="6" pin="0"/><net_sink comp="164" pin=4"/></net>

<net id="188"><net_src comp="8" pin="0"/><net_sink comp="164" pin=5"/></net>

<net id="189"><net_src comp="10" pin="0"/><net_sink comp="164" pin=6"/></net>

<net id="190"><net_src comp="12" pin="0"/><net_sink comp="164" pin=7"/></net>

<net id="191"><net_src comp="14" pin="0"/><net_sink comp="164" pin=8"/></net>

<net id="192"><net_src comp="16" pin="0"/><net_sink comp="164" pin=9"/></net>

<net id="193"><net_src comp="18" pin="0"/><net_sink comp="164" pin=10"/></net>

<net id="194"><net_src comp="20" pin="0"/><net_sink comp="164" pin=11"/></net>

<net id="195"><net_src comp="22" pin="0"/><net_sink comp="164" pin=12"/></net>

<net id="196"><net_src comp="24" pin="0"/><net_sink comp="164" pin=13"/></net>

<net id="197"><net_src comp="26" pin="0"/><net_sink comp="164" pin=14"/></net>

<net id="198"><net_src comp="28" pin="0"/><net_sink comp="164" pin=15"/></net>

<net id="199"><net_src comp="30" pin="0"/><net_sink comp="164" pin=16"/></net>

<net id="203"><net_src comp="34" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="207"><net_src comp="36" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="211"><net_src comp="200" pin="1"/><net_sink comp="208" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: s | {3 4 }
	Port: uart_wrapper_oled_oled_sum | {1 2 }
	Port: uart_wrapper_oled_oled_save | {1 2 }
	Port: en_form | {1 2 }
	Port: s_i_form | {1 2 }
	Port: FIFO_O_1_form | {1 2 }
	Port: FIFO_I_1 | {4 5 }
 - Input state : 
	Port: uart_wrapper_oled::uart_wrapper_oled : e | {4 5 }
	Port: uart_wrapper_oled::uart_wrapper_oled : FIFO_I_1_form | {1 2 }
	Port: uart_wrapper_oled::uart_wrapper_oled : FIFO_O_1 | {3 4 }
	Port: uart_wrapper_oled::uart_wrapper_oled : oled_process_ssdm_thread_M_do_oled_process | {1 2 }
	Port: uart_wrapper_oled::uart_wrapper_oled : uart_wrapper_oled_ssdm_thread_M_do_action1 | {2 }
	Port: uart_wrapper_oled::uart_wrapper_oled : uart_wrapper_oled_ssdm_thread_M_do_action2 | {2 }
  - Chain level:
	State 1
	State 2
		StgValue_36 : 1
		StgValue_41 : 1
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------|---------|---------|---------|---------|
| Operation|             Functional Unit             |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|-----------------------------------------|---------|---------|---------|---------|
|          |         grp_oled_process_fu_106         |    2    |  4.992  |   383   |   355   |
|   call   | grp_uart_wrapper_oled_do_action2_fu_128 |    0    |  1.7535 |    24   |    21   |
|          | grp_uart_wrapper_oled_do_action1_fu_164 |    0    |    0    |    24   |    0    |
|----------|-----------------------------------------|---------|---------|---------|---------|
|   Total  |                                         |    2    |  6.7455 |   431   |   376   |
|----------|-----------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|uart_wrapper_oled_s_reg_208|    1   |
+---------------------------+--------+
|           Total           |    1   |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    6   |   431  |   376  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    1   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    6   |   432  |   376  |
+-----------+--------+--------+--------+--------+
