Timing Analyzer report for RCC_Test
Sun Dec 02 20:56:25 2018
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'switch_debouncer:inst4|inst2'
 13. Slow 1200mV 85C Model Setup: 'Counter_Control[0]'
 14. Slow 1200mV 85C Model Setup: 'switch_debouncer:inst4|clock_divider_1024:inst|inst10'
 15. Slow 1200mV 85C Model Setup: 'Board_Clock'
 16. Slow 1200mV 85C Model Hold: 'Counter_Control[0]'
 17. Slow 1200mV 85C Model Hold: 'switch_debouncer:inst4|inst2'
 18. Slow 1200mV 85C Model Hold: 'Board_Clock'
 19. Slow 1200mV 85C Model Hold: 'switch_debouncer:inst4|clock_divider_1024:inst|inst10'
 20. Slow 1200mV 85C Model Metastability Summary
 21. Slow 1200mV 0C Model Fmax Summary
 22. Slow 1200mV 0C Model Setup Summary
 23. Slow 1200mV 0C Model Hold Summary
 24. Slow 1200mV 0C Model Recovery Summary
 25. Slow 1200mV 0C Model Removal Summary
 26. Slow 1200mV 0C Model Minimum Pulse Width Summary
 27. Slow 1200mV 0C Model Setup: 'switch_debouncer:inst4|inst2'
 28. Slow 1200mV 0C Model Setup: 'Counter_Control[0]'
 29. Slow 1200mV 0C Model Setup: 'switch_debouncer:inst4|clock_divider_1024:inst|inst10'
 30. Slow 1200mV 0C Model Setup: 'Board_Clock'
 31. Slow 1200mV 0C Model Hold: 'Counter_Control[0]'
 32. Slow 1200mV 0C Model Hold: 'switch_debouncer:inst4|inst2'
 33. Slow 1200mV 0C Model Hold: 'Board_Clock'
 34. Slow 1200mV 0C Model Hold: 'switch_debouncer:inst4|clock_divider_1024:inst|inst10'
 35. Slow 1200mV 0C Model Metastability Summary
 36. Fast 1200mV 0C Model Setup Summary
 37. Fast 1200mV 0C Model Hold Summary
 38. Fast 1200mV 0C Model Recovery Summary
 39. Fast 1200mV 0C Model Removal Summary
 40. Fast 1200mV 0C Model Minimum Pulse Width Summary
 41. Fast 1200mV 0C Model Setup: 'Counter_Control[0]'
 42. Fast 1200mV 0C Model Setup: 'switch_debouncer:inst4|inst2'
 43. Fast 1200mV 0C Model Setup: 'switch_debouncer:inst4|clock_divider_1024:inst|inst10'
 44. Fast 1200mV 0C Model Setup: 'Board_Clock'
 45. Fast 1200mV 0C Model Hold: 'Counter_Control[0]'
 46. Fast 1200mV 0C Model Hold: 'switch_debouncer:inst4|inst2'
 47. Fast 1200mV 0C Model Hold: 'Board_Clock'
 48. Fast 1200mV 0C Model Hold: 'switch_debouncer:inst4|clock_divider_1024:inst|inst10'
 49. Fast 1200mV 0C Model Metastability Summary
 50. Multicorner Timing Analysis Summary
 51. Board Trace Model Assignments
 52. Input Transition Times
 53. Signal Integrity Metrics (Slow 1200mv 0c Model)
 54. Signal Integrity Metrics (Slow 1200mv 85c Model)
 55. Signal Integrity Metrics (Fast 1200mv 0c Model)
 56. Setup Transfers
 57. Hold Transfers
 58. Report TCCS
 59. Report RSKM
 60. Unconstrained Paths Summary
 61. Clock Status Summary
 62. Unconstrained Input Ports
 63. Unconstrained Output Ports
 64. Unconstrained Input Ports
 65. Unconstrained Output Ports
 66. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                         ;
+-----------------------+---------------------------------------------------------+
; Quartus Prime Version ; Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                                  ;
; Revision Name         ; RCC_Test                                                ;
; Device Family         ; Cyclone IV E                                            ;
; Device Name           ; EP4CE115F29C7                                           ;
; Timing Models         ; Final                                                   ;
; Delay Model           ; Combined                                                ;
; Rise/Fall Delays      ; Enabled                                                 ;
+-----------------------+---------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.3%      ;
;     Processor 3            ;   0.2%      ;
;     Processor 4            ;   0.2%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                         ;
+--------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------------------------------------+
; Clock Name                                             ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                    ;
+--------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------------------------------------+
; Board_Clock                                            ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Board_Clock }                                            ;
; Counter_Control[0]                                     ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Counter_Control[0] }                                     ;
; switch_debouncer:inst4|clock_divider_1024:inst1|inst10 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { switch_debouncer:inst4|clock_divider_1024:inst1|inst10 } ;
; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { switch_debouncer:inst4|clock_divider_1024:inst|inst10 }  ;
; switch_debouncer:inst4|inst2                           ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { switch_debouncer:inst4|inst2 }                           ;
+--------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                                   ;
+------------+-----------------+-------------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                            ; Note                                                          ;
+------------+-----------------+-------------------------------------------------------+---------------------------------------------------------------+
; 111.11 MHz ; 111.11 MHz      ; Counter_Control[0]                                    ;                                                               ;
; 283.37 MHz ; 283.37 MHz      ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ;                                                               ;
; 290.44 MHz ; 250.0 MHz       ; Board_Clock                                           ; limit due to minimum period restriction (max I/O toggle rate) ;
; 303.95 MHz ; 303.95 MHz      ; switch_debouncer:inst4|inst2                          ;                                                               ;
+------------+-----------------+-------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+--------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                            ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; switch_debouncer:inst4|inst2                          ; -5.422 ; -100.163      ;
; Counter_Control[0]                                    ; -4.396 ; -52.947       ;
; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; -2.529 ; -7.247        ;
; Board_Clock                                           ; -2.443 ; -7.500        ;
+-------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                             ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; Counter_Control[0]                                    ; -1.597 ; -7.297        ;
; switch_debouncer:inst4|inst2                          ; 0.364  ; 0.000         ;
; Board_Clock                                           ; 0.402  ; 0.000         ;
; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 0.405  ; 0.000         ;
+-------------------------------------------------------+--------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                               ;
+--------------------------------------------------------+--------+---------------+
; Clock                                                  ; Slack  ; End Point TNS ;
+--------------------------------------------------------+--------+---------------+
; Board_Clock                                            ; -3.000 ; -15.850       ;
; Counter_Control[0]                                     ; -3.000 ; -3.000        ;
; switch_debouncer:inst4|inst2                           ; -1.285 ; -41.120       ;
; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; -1.285 ; -12.850       ;
; switch_debouncer:inst4|clock_divider_1024:inst1|inst10 ; -1.285 ; -1.285        ;
+--------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'switch_debouncer:inst4|inst2'                                                                                                                                                                                                             ;
+--------+------------------------------------------------------------------+--------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                        ; To Node                                                                              ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------+--------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; -5.422 ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[0] ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|DFF3                                               ; Counter_Control[0]           ; switch_debouncer:inst4|inst2 ; 1.000        ; -6.306     ; 0.104      ;
; -5.420 ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[3] ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|DFF0                                               ; Counter_Control[0]           ; switch_debouncer:inst4|inst2 ; 1.000        ; -6.304     ; 0.104      ;
; -5.398 ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[1] ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|DFF2                                               ; Counter_Control[0]           ; switch_debouncer:inst4|inst2 ; 1.000        ; -6.282     ; 0.104      ;
; -5.219 ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[2] ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|DFF1                                               ; Counter_Control[0]           ; switch_debouncer:inst4|inst2 ; 1.000        ; -6.103     ; 0.104      ;
; -5.218 ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[0]  ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|DFF3                                                ; Counter_Control[0]           ; switch_debouncer:inst4|inst2 ; 1.000        ; -6.102     ; 0.104      ;
; -5.217 ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[2]  ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|DFF1                                                ; Counter_Control[0]           ; switch_debouncer:inst4|inst2 ; 1.000        ; -6.101     ; 0.104      ;
; -5.217 ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[1]  ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|DFF2                                                ; Counter_Control[0]           ; switch_debouncer:inst4|inst2 ; 1.000        ; -6.101     ; 0.104      ;
; -5.216 ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[3]  ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|DFF0                                                ; Counter_Control[0]           ; switch_debouncer:inst4|inst2 ; 1.000        ; -6.100     ; 0.104      ;
; -4.953 ; RCC:inst|TLCF:inst|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[3]   ; RCC:inst|TLCF:inst|TLC_Mk3:inst|DFF0                                                 ; Counter_Control[0]           ; switch_debouncer:inst4|inst2 ; 1.000        ; -5.837     ; 0.104      ;
; -4.953 ; RCC:inst|TLCF:inst|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[0]   ; RCC:inst|TLCF:inst|TLC_Mk3:inst|DFF3                                                 ; Counter_Control[0]           ; switch_debouncer:inst4|inst2 ; 1.000        ; -5.837     ; 0.104      ;
; -4.951 ; RCC:inst|TLCF:inst|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[2]   ; RCC:inst|TLCF:inst|TLC_Mk3:inst|DFF1                                                 ; Counter_Control[0]           ; switch_debouncer:inst4|inst2 ; 1.000        ; -5.835     ; 0.104      ;
; -4.945 ; RCC:inst|TLCF:inst|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[1]   ; RCC:inst|TLCF:inst|TLC_Mk3:inst|DFF2                                                 ; Counter_Control[0]           ; switch_debouncer:inst4|inst2 ; 1.000        ; -5.829     ; 0.104      ;
; -4.824 ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[0] ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|DFF3                                               ; Counter_Control[0]           ; switch_debouncer:inst4|inst2 ; 1.000        ; -5.708     ; 0.104      ;
; -4.823 ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[2] ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|DFF1                                               ; Counter_Control[0]           ; switch_debouncer:inst4|inst2 ; 1.000        ; -5.707     ; 0.104      ;
; -4.822 ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[3] ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|DFF0                                               ; Counter_Control[0]           ; switch_debouncer:inst4|inst2 ; 1.000        ; -5.706     ; 0.104      ;
; -4.822 ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[1] ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|DFF2                                               ; Counter_Control[0]           ; switch_debouncer:inst4|inst2 ; 1.000        ; -5.706     ; 0.104      ;
; -2.290 ; RCC:inst|TLCF:inst|TLC_Mk3:inst|DFF1                             ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register1|1bit_Register:inst1|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 1.000        ; 2.149      ; 5.437      ;
; -2.219 ; RCC:inst|TLCF:inst|TLC_Mk3:inst|DFF1                             ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register3|1bit_Register:inst1|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 1.000        ; 2.151      ; 5.368      ;
; -2.219 ; RCC:inst|TLCF:inst|TLC_Mk3:inst|DFF1                             ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register0|1bit_Register:inst1|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 1.000        ; 2.151      ; 5.368      ;
; -2.126 ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|DFF1                            ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register1|1bit_Register:inst1|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 1.000        ; 2.077      ; 5.201      ;
; -2.055 ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|DFF1                            ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register3|1bit_Register:inst1|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 1.000        ; 2.079      ; 5.132      ;
; -2.055 ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|DFF1                            ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register0|1bit_Register:inst1|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 1.000        ; 2.079      ; 5.132      ;
; -2.009 ; RCC:inst|TLCF:inst|TLC_Mk3:inst|DFF1                             ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register2|1bit_Register:inst1|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 1.000        ; 2.150      ; 5.157      ;
; -1.845 ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|DFF1                            ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register2|1bit_Register:inst1|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 1.000        ; 2.078      ; 4.921      ;
; -1.055 ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|DFF0                            ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register2|1bit_Register:inst|inst  ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 1.000        ; 2.086      ; 4.139      ;
; -1.055 ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|DFF0                            ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register3|1bit_Register:inst|inst  ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 1.000        ; 2.086      ; 4.139      ;
; -1.041 ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|DFF2                            ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register2|1bit_Register:inst2|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 1.000        ; 2.078      ; 4.117      ;
; -0.996 ; RCC:inst|TLCF:inst|TLC_Mk3:inst|DFF0                             ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register2|1bit_Register:inst|inst  ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 1.000        ; 2.158      ; 4.152      ;
; -0.996 ; RCC:inst|TLCF:inst|TLC_Mk3:inst|DFF0                             ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register3|1bit_Register:inst|inst  ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 1.000        ; 2.158      ; 4.152      ;
; -0.935 ; RCC:inst|TLCF:inst|TLC_Mk3:inst|DFF2                             ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register2|1bit_Register:inst2|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 1.000        ; 2.160      ; 4.093      ;
; -0.830 ; RCC:inst|TLCF:inst|TLC_Mk3:inst|DFF3                             ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register2|1bit_Register:inst3|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 1.000        ; 2.150      ; 3.978      ;
; -0.828 ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|DFF0                            ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register0|1bit_Register:inst|inst  ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 1.000        ; 2.085      ; 3.911      ;
; -0.820 ; RCC:inst|TLCF:inst|TLC_Mk3:inst|DFF3                             ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register3|1bit_Register:inst3|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 1.000        ; 2.151      ; 3.969      ;
; -0.820 ; RCC:inst|TLCF:inst|TLC_Mk3:inst|DFF3                             ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register0|1bit_Register:inst3|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 1.000        ; 2.151      ; 3.969      ;
; -0.782 ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|DFF2                           ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register2|1bit_Register:inst2|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 1.000        ; 2.414      ; 4.194      ;
; -0.769 ; RCC:inst|TLCF:inst|TLC_Mk3:inst|DFF0                             ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register0|1bit_Register:inst|inst  ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 1.000        ; 2.157      ; 3.924      ;
; -0.738 ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|DFF0                           ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register2|1bit_Register:inst|inst  ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 1.000        ; 2.681      ; 4.417      ;
; -0.738 ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|DFF0                           ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register3|1bit_Register:inst|inst  ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 1.000        ; 2.681      ; 4.417      ;
; -0.723 ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|DFF2                            ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register0|1bit_Register:inst2|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 1.000        ; 2.079      ; 3.800      ;
; -0.722 ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|DFF2                            ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register3|1bit_Register:inst2|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 1.000        ; 2.079      ; 3.799      ;
; -0.708 ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|DFF0                            ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register1|1bit_Register:inst|inst  ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 1.000        ; 2.084      ; 3.790      ;
; -0.704 ; RCC:inst|TLCF:inst|TLC_Mk3:inst|DFF3                             ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register1|1bit_Register:inst3|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 1.000        ; 2.149      ; 3.851      ;
; -0.700 ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|DFF2                            ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register1|1bit_Register:inst2|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 1.000        ; 2.077      ; 3.775      ;
; -0.693 ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|DFF2                           ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register2|1bit_Register:inst2|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 1.000        ; 2.673      ; 4.364      ;
; -0.649 ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|DFF3                           ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register2|1bit_Register:inst3|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 1.000        ; 2.414      ; 4.061      ;
; -0.649 ; RCC:inst|TLCF:inst|TLC_Mk3:inst|DFF0                             ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register1|1bit_Register:inst|inst  ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 1.000        ; 2.156      ; 3.803      ;
; -0.639 ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|DFF3                           ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register3|1bit_Register:inst3|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 1.000        ; 2.415      ; 4.052      ;
; -0.639 ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|DFF3                           ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register0|1bit_Register:inst3|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 1.000        ; 2.415      ; 4.052      ;
; -0.638 ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|DFF3                            ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register2|1bit_Register:inst3|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 1.000        ; 2.078      ; 3.714      ;
; -0.628 ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|DFF3                            ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register3|1bit_Register:inst3|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 1.000        ; 2.079      ; 3.705      ;
; -0.628 ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|DFF3                            ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register0|1bit_Register:inst3|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 1.000        ; 2.079      ; 3.705      ;
; -0.624 ; RCC:inst|TLCF:inst|TLC_Mk3:inst|DFF2                             ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register0|1bit_Register:inst2|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 1.000        ; 2.161      ; 3.783      ;
; -0.622 ; RCC:inst|TLCF:inst|TLC_Mk3:inst|DFF2                             ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register3|1bit_Register:inst2|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 1.000        ; 2.161      ; 3.781      ;
; -0.613 ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|DFF1                           ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register1|1bit_Register:inst1|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 1.000        ; 2.413      ; 4.024      ;
; -0.595 ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|DFF0                           ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register2|1bit_Register:inst|inst  ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 1.000        ; 2.422      ; 4.015      ;
; -0.595 ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|DFF0                           ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register3|1bit_Register:inst|inst  ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 1.000        ; 2.422      ; 4.015      ;
; -0.594 ; RCC:inst|TLCF:inst|TLC_Mk3:inst|DFF2                             ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register1|1bit_Register:inst2|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 1.000        ; 2.159      ; 3.751      ;
; -0.542 ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|DFF1                           ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register3|1bit_Register:inst1|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 1.000        ; 2.415      ; 3.955      ;
; -0.542 ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|DFF1                           ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register0|1bit_Register:inst1|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 1.000        ; 2.415      ; 3.955      ;
; -0.523 ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|DFF3                           ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register1|1bit_Register:inst3|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 1.000        ; 2.413      ; 3.934      ;
; -0.512 ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|DFF3                            ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register1|1bit_Register:inst3|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 1.000        ; 2.077      ; 3.587      ;
; -0.511 ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|DFF0                           ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register0|1bit_Register:inst|inst  ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 1.000        ; 2.680      ; 4.189      ;
; -0.464 ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|DFF2                           ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register0|1bit_Register:inst2|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 1.000        ; 2.415      ; 3.877      ;
; -0.463 ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|DFF2                           ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register3|1bit_Register:inst2|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 1.000        ; 2.415      ; 3.876      ;
; -0.441 ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|DFF2                           ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register1|1bit_Register:inst2|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 1.000        ; 2.413      ; 3.852      ;
; -0.391 ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|DFF0                           ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register1|1bit_Register:inst|inst  ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 1.000        ; 2.679      ; 4.068      ;
; -0.375 ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|DFF2                           ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register0|1bit_Register:inst2|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 1.000        ; 2.674      ; 4.047      ;
; -0.374 ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|DFF2                           ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register3|1bit_Register:inst2|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 1.000        ; 2.674      ; 4.046      ;
; -0.368 ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|DFF0                           ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register0|1bit_Register:inst|inst  ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 1.000        ; 2.421      ; 3.787      ;
; -0.360 ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|DFF1                           ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register1|1bit_Register:inst1|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 1.000        ; 2.672      ; 4.030      ;
; -0.352 ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|DFF2                           ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register1|1bit_Register:inst2|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 1.000        ; 2.672      ; 4.022      ;
; -0.332 ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|DFF1                           ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register2|1bit_Register:inst1|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 1.000        ; 2.414      ; 3.744      ;
; -0.289 ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|DFF1                           ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register3|1bit_Register:inst1|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 1.000        ; 2.674      ; 3.961      ;
; -0.289 ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|DFF1                           ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register0|1bit_Register:inst1|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 1.000        ; 2.674      ; 3.961      ;
; -0.248 ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|DFF0                           ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register1|1bit_Register:inst|inst  ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 1.000        ; 2.420      ; 3.666      ;
; -0.152 ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|DFF3                           ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register2|1bit_Register:inst3|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 1.000        ; 2.673      ; 3.823      ;
; -0.142 ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|DFF3                           ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register3|1bit_Register:inst3|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 1.000        ; 2.674      ; 3.814      ;
; -0.142 ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|DFF3                           ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register0|1bit_Register:inst3|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 1.000        ; 2.674      ; 3.814      ;
; -0.079 ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|DFF1                           ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register2|1bit_Register:inst1|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 1.000        ; 2.673      ; 3.750      ;
; -0.026 ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|DFF3                           ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register1|1bit_Register:inst3|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 1.000        ; 2.672      ; 3.696      ;
+--------+------------------------------------------------------------------+--------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'Counter_Control[0]'                                                                                                                                                               ;
+--------+----------------------------------------+------------------------------------------------------------------+------------------------------+--------------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                                          ; Launch Clock                 ; Latch Clock        ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+------------------------------------------------------------------+------------------------------+--------------------+--------------+------------+------------+
; -4.396 ; RCC:inst|TLCF:inst|TLC_Mk3:inst|DFF3   ; RCC:inst|TLCF:inst|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[3]   ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 1.000        ; 5.481      ; 8.921      ;
; -4.179 ; RCC:inst|TLCF:inst|TLC_Mk3:inst|DFF2   ; RCC:inst|TLCF:inst|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[3]   ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 1.000        ; 5.491      ; 8.714      ;
; -4.053 ; RCC:inst|TLCF:inst|TLC_Mk3:inst|DFF1   ; RCC:inst|TLCF:inst|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[3]   ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 1.000        ; 5.481      ; 8.578      ;
; -4.000 ; Counter_Control[0]                     ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[2]  ; Counter_Control[0]           ; Counter_Control[0] ; 0.500        ; 7.404      ; 10.271     ;
; -3.850 ; RCC:inst|TLCF:inst|TLC_Mk3:inst|DFF2   ; RCC:inst|TLCF:inst|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[2]   ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 1.000        ; 5.489      ; 9.524      ;
; -3.813 ; RCC:inst|TLCF:inst|TLC_Mk3:inst|DFF3   ; RCC:inst|TLCF:inst|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[2]   ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 1.000        ; 5.479      ; 9.477      ;
; -3.720 ; Counter_Control[0]                     ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[1] ; Counter_Control[0]           ; Counter_Control[0] ; 0.500        ; 6.716      ; 8.885      ;
; -3.640 ; RCC:inst|TLCF:inst|TLC_Mk3:inst|DFF1   ; RCC:inst|TLCF:inst|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[2]   ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 1.000        ; 5.479      ; 9.304      ;
; -3.629 ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|DFF1  ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[2]  ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 1.000        ; 5.728      ; 8.714      ;
; -3.620 ; RCC:inst|TLCF:inst|TLC_Mk3:inst|DFF0   ; RCC:inst|TLCF:inst|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[3]   ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 1.000        ; 5.481      ; 8.145      ;
; -3.616 ; Counter_Control[0]                     ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[0] ; Counter_Control[0]           ; Counter_Control[0] ; 0.500        ; 7.029      ; 9.068      ;
; -3.605 ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|DFF2 ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[1] ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 1.000        ; 5.376      ; 7.920      ;
; -3.571 ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|DFF2 ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[2] ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 1.000        ; 5.779      ; 9.363      ;
; -3.543 ; Counter_Control[0]                     ; RCC:inst|TLCF:inst|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[3]   ; Counter_Control[0]           ; Counter_Control[0] ; 0.500        ; 7.085      ; 9.182      ;
; -3.517 ; Counter_Control[0]                     ; RCC:inst|TLCF:inst|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[2]   ; Counter_Control[0]           ; Counter_Control[0] ; 0.500        ; 7.083      ; 10.295     ;
; -3.514 ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|DFF1 ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[1] ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 1.000        ; 5.376      ; 7.829      ;
; -3.459 ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|DFF2 ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[0] ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 1.000        ; 5.948      ; 8.320      ;
; -3.459 ; Counter_Control[0]                     ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[2]  ; Counter_Control[0]           ; Counter_Control[0] ; 1.000        ; 7.404      ; 10.230     ;
; -3.438 ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|DFF3 ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[1] ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 1.000        ; 5.376      ; 7.753      ;
; -3.392 ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|DFF2  ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[2]  ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 1.000        ; 5.728      ; 8.477      ;
; -3.349 ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|DFF0  ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[1]  ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 1.000        ; 5.728      ; 9.261      ;
; -3.343 ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|DFF1  ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[1]  ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 1.000        ; 5.728      ; 9.255      ;
; -3.308 ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|DFF3 ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[0] ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 1.000        ; 5.948      ; 8.169      ;
; -3.288 ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|DFF0  ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[2]  ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 1.000        ; 5.728      ; 8.373      ;
; -3.277 ; Counter_Control[0]                     ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[0] ; Counter_Control[0]           ; Counter_Control[0] ; 1.000        ; 7.029      ; 9.229      ;
; -3.271 ; Counter_Control[0]                     ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[2] ; Counter_Control[0]           ; Counter_Control[0] ; 0.500        ; 6.716      ; 9.338      ;
; -3.264 ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|DFF0 ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[1] ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 1.000        ; 5.376      ; 7.579      ;
; -3.251 ; Counter_Control[0]                     ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[1] ; Counter_Control[0]           ; Counter_Control[0] ; 1.000        ; 6.716      ; 8.916      ;
; -3.242 ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|DFF0 ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[0] ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 1.000        ; 5.948      ; 8.103      ;
; -3.240 ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|DFF1 ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[0] ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 1.000        ; 5.948      ; 8.101      ;
; -3.207 ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|DFF2  ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[0]  ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 1.000        ; 5.729      ; 8.885      ;
; -3.205 ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|DFF3  ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[0]  ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 1.000        ; 5.729      ; 8.883      ;
; -3.187 ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|DFF3  ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[2]  ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 1.000        ; 5.728      ; 8.272      ;
; -3.182 ; Counter_Control[0]                     ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[1] ; Counter_Control[0]           ; Counter_Control[0] ; 0.500        ; 6.986      ; 9.138      ;
; -3.141 ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|DFF0 ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[2] ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 1.000        ; 5.376      ; 8.358      ;
; -3.067 ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|DFF2 ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[2] ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 1.000        ; 5.376      ; 8.284      ;
; -3.058 ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|DFF2 ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[3] ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 1.000        ; 5.376      ; 8.269      ;
; -3.058 ; Counter_Control[0]                     ; RCC:inst|TLCF:inst|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[1]   ; Counter_Control[0]           ; Counter_Control[0] ; 0.500        ; 7.068      ; 9.818      ;
; -3.052 ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|DFF0  ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[0]  ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 1.000        ; 5.729      ; 8.730      ;
; -3.046 ; Counter_Control[0]                     ; RCC:inst|TLCF:inst|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[3]   ; Counter_Control[0]           ; Counter_Control[0] ; 1.000        ; 7.085      ; 9.185      ;
; -3.038 ; Counter_Control[0]                     ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[2] ; Counter_Control[0]           ; Counter_Control[0] ; 0.500        ; 6.860      ; 9.421      ;
; -3.001 ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|DFF1  ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[0]  ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 1.000        ; 5.729      ; 8.679      ;
; -2.987 ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|DFF3 ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[3] ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 1.000        ; 5.376      ; 8.198      ;
; -2.974 ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|DFF2 ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[3] ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 1.000        ; 5.947      ; 8.463      ;
; -2.951 ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|DFF3 ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[3] ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 1.000        ; 5.947      ; 8.440      ;
; -2.888 ; RCC:inst|TLCF:inst|TLC_Mk3:inst|DFF1   ; RCC:inst|TLCF:inst|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[1]   ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 1.000        ; 5.464      ; 8.534      ;
; -2.886 ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|DFF3 ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[2] ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 1.000        ; 5.376      ; 8.103      ;
; -2.873 ; Counter_Control[0]                     ; RCC:inst|TLCF:inst|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[2]   ; Counter_Control[0]           ; Counter_Control[0] ; 1.000        ; 7.083      ; 10.151     ;
; -2.847 ; Counter_Control[0]                     ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[0]  ; Counter_Control[0]           ; Counter_Control[0] ; 0.500        ; 7.405      ; 9.711      ;
; -2.835 ; RCC:inst|TLCF:inst|TLC_Mk3:inst|DFF0   ; RCC:inst|TLCF:inst|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[2]   ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 1.000        ; 5.479      ; 8.499      ;
; -2.810 ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|DFF1 ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[3] ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 1.000        ; 5.947      ; 8.299      ;
; -2.749 ; RCC:inst|TLCF:inst|TLC_Mk3:inst|DFF3   ; RCC:inst|TLCF:inst|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[1]   ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 1.000        ; 5.464      ; 8.395      ;
; -2.737 ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|DFF2 ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[0] ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 1.000        ; 5.377      ; 8.066      ;
; -2.721 ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|DFF1 ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[0] ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 1.000        ; 5.377      ; 8.050      ;
; -2.719 ; Counter_Control[0]                     ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[1] ; Counter_Control[0]           ; Counter_Control[0] ; 1.000        ; 6.986      ; 9.175      ;
; -2.713 ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|DFF2  ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[1]  ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 1.000        ; 5.728      ; 8.625      ;
; -2.694 ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|DFF1 ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[2] ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 1.000        ; 5.376      ; 7.911      ;
; -2.661 ; Counter_Control[0]                     ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[2] ; Counter_Control[0]           ; Counter_Control[0] ; 1.000        ; 6.716      ; 9.228      ;
; -2.652 ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|DFF0 ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[1] ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 1.000        ; 5.905      ; 8.017      ;
; -2.646 ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|DFF1 ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[3] ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 1.000        ; 5.376      ; 7.857      ;
; -2.642 ; Counter_Control[0]                     ; RCC:inst|TLCF:inst|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[1]   ; Counter_Control[0]           ; Counter_Control[0] ; 1.000        ; 7.068      ; 9.902      ;
; -2.637 ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|DFF3  ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[1]  ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 1.000        ; 5.728      ; 8.549      ;
; -2.631 ; Counter_Control[0]                     ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[1]  ; Counter_Control[0]           ; Counter_Control[0] ; 0.500        ; 7.404      ; 9.729      ;
; -2.601 ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|DFF3  ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[3]  ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 1.000        ; 5.727      ; 8.359      ;
; -2.588 ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|DFF3 ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[1] ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 1.000        ; 5.905      ; 7.953      ;
; -2.577 ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|DFF2  ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[3]  ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 1.000        ; 5.727      ; 8.335      ;
; -2.570 ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|DFF2 ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[1] ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 1.000        ; 5.905      ; 7.935      ;
; -2.567 ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|DFF1  ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[3]  ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 1.000        ; 5.727      ; 8.325      ;
; -2.535 ; Counter_Control[0]                     ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[2] ; Counter_Control[0]           ; Counter_Control[0] ; 1.000        ; 6.860      ; 9.418      ;
; -2.513 ; Counter_Control[0]                     ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[0]  ; Counter_Control[0]           ; Counter_Control[0] ; 1.000        ; 7.405      ; 9.877      ;
; -2.504 ; Counter_Control[0]                     ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[3] ; Counter_Control[0]           ; Counter_Control[0] ; 0.500        ; 7.028      ; 8.584      ;
; -2.498 ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|DFF3 ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[2] ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 1.000        ; 5.779      ; 8.290      ;
; -2.486 ; Counter_Control[0]                     ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[3] ; Counter_Control[0]           ; Counter_Control[0] ; 0.500        ; 6.716      ; 8.547      ;
; -2.422 ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|DFF0 ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[3] ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 1.000        ; 5.376      ; 7.633      ;
; -2.413 ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|DFF1 ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[1] ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 1.000        ; 5.905      ; 7.778      ;
; -2.404 ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|DFF3 ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[0] ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 1.000        ; 5.377      ; 7.733      ;
; -2.365 ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|DFF0 ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[0] ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 1.000        ; 5.377      ; 7.694      ;
; -2.357 ; RCC:inst|TLCF:inst|TLC_Mk3:inst|DFF2   ; RCC:inst|TLCF:inst|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[0]   ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 1.000        ; 5.491      ; 7.010      ;
; -2.326 ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|DFF0  ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[3]  ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 1.000        ; 5.727      ; 8.084      ;
; -2.306 ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|DFF1 ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[2] ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 1.000        ; 5.779      ; 8.098      ;
; -2.282 ; RCC:inst|TLCF:inst|TLC_Mk3:inst|DFF2   ; RCC:inst|TLCF:inst|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[1]   ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 1.000        ; 5.474      ; 7.938      ;
; -2.232 ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|DFF0 ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[3] ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 1.000        ; 5.947      ; 7.721      ;
; -2.163 ; Counter_Control[0]                     ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[1]  ; Counter_Control[0]           ; Counter_Control[0] ; 1.000        ; 7.404      ; 9.761      ;
; -2.160 ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|DFF0 ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[2] ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 1.000        ; 5.779      ; 7.952      ;
; -2.101 ; RCC:inst|TLCF:inst|TLC_Mk3:inst|DFF1   ; RCC:inst|TLCF:inst|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[0]   ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 1.000        ; 5.481      ; 6.744      ;
; -2.067 ; Counter_Control[0]                     ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[3] ; Counter_Control[0]           ; Counter_Control[0] ; 1.000        ; 7.028      ; 8.647      ;
; -2.049 ; Counter_Control[0]                     ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[3]  ; Counter_Control[0]           ; Counter_Control[0] ; 0.500        ; 7.403      ; 8.993      ;
; -2.040 ; Counter_Control[0]                     ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[3] ; Counter_Control[0]           ; Counter_Control[0] ; 1.000        ; 6.716      ; 8.601      ;
; -1.872 ; RCC:inst|TLCF:inst|TLC_Mk3:inst|DFF0   ; RCC:inst|TLCF:inst|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[1]   ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 1.000        ; 5.464      ; 7.518      ;
; -1.741 ; RCC:inst|TLCF:inst|TLC_Mk3:inst|DFF3   ; RCC:inst|TLCF:inst|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[0]   ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 1.000        ; 5.481      ; 6.384      ;
; -1.613 ; Counter_Control[0]                     ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[3]  ; Counter_Control[0]           ; Counter_Control[0] ; 1.000        ; 7.403      ; 9.057      ;
; -1.097 ; Counter_Control[0]                     ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[0] ; Counter_Control[0]           ; Counter_Control[0] ; 0.500        ; 6.717      ; 7.276      ;
; -0.862 ; RCC:inst|TLCF:inst|TLC_Mk3:inst|DFF0   ; RCC:inst|TLCF:inst|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[0]   ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 1.000        ; 5.481      ; 5.505      ;
; -0.597 ; Counter_Control[0]                     ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[0] ; Counter_Control[0]           ; Counter_Control[0] ; 1.000        ; 6.717      ; 7.276      ;
; -0.383 ; Counter_Control[0]                     ; RCC:inst|TLCF:inst|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[0]   ; Counter_Control[0]           ; Counter_Control[0] ; 0.500        ; 7.085      ; 6.140      ;
; 0.126  ; Counter_Control[0]                     ; RCC:inst|TLCF:inst|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[0]   ; Counter_Control[0]           ; Counter_Control[0] ; 1.000        ; 7.085      ; 6.131      ;
+--------+----------------------------------------+------------------------------------------------------------------+------------------------------+--------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'switch_debouncer:inst4|clock_divider_1024:inst|inst10'                                                                                                                                                                                               ;
+--------+--------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                              ; To Node                                                ; Launch Clock                                           ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; -2.529 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst1  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst10 ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.078     ; 3.449      ;
; -2.378 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst2  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst10 ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.078     ; 3.298      ;
; -2.249 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst4  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst10 ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.078     ; 3.169      ;
; -2.110 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst3  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst10 ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.078     ; 3.030      ;
; -2.002 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst5  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst10 ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.078     ; 2.922      ;
; -1.966 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst7  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst10 ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.078     ; 2.886      ;
; -1.887 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst6  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst10 ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.078     ; 2.807      ;
; -1.605 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst8  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst10 ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.078     ; 2.525      ;
; -1.578 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst9  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst10 ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.078     ; 2.498      ;
; -1.336 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst10 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst10 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst10 ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 0.500        ; 2.808      ; 4.884      ;
; -1.088 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst1  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst8  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.078     ; 2.008      ;
; -0.937 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst2  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst8  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.078     ; 1.857      ;
; -0.918 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst10 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst10 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst10 ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; 2.808      ; 4.966      ;
; -0.818 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst5  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst9  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.078     ; 1.738      ;
; -0.808 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst4  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst8  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.078     ; 1.728      ;
; -0.718 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst1  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst5  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.078     ; 1.638      ;
; -0.716 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst1  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst7  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.078     ; 1.636      ;
; -0.716 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst1  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst9  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.078     ; 1.636      ;
; -0.715 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst1  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst6  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.078     ; 1.635      ;
; -0.669 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst3  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst8  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.078     ; 1.589      ;
; -0.657 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst6  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst9  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.078     ; 1.577      ;
; -0.567 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst2  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst5  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.078     ; 1.487      ;
; -0.565 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst2  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst7  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.078     ; 1.485      ;
; -0.565 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst2  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst9  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.078     ; 1.485      ;
; -0.564 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst2  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst6  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.078     ; 1.484      ;
; -0.561 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst5  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst8  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.078     ; 1.481      ;
; -0.525 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst7  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst8  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.078     ; 1.445      ;
; -0.517 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst7  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst9  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.078     ; 1.437      ;
; -0.446 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst6  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst8  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.078     ; 1.366      ;
; -0.438 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst4  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst5  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.078     ; 1.358      ;
; -0.436 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst4  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst7  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.078     ; 1.356      ;
; -0.436 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst4  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst9  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.078     ; 1.356      ;
; -0.435 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst4  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst6  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.078     ; 1.355      ;
; -0.332 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst2  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst3  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.078     ; 1.252      ;
; -0.331 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst2  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst4  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.078     ; 1.251      ;
; -0.323 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst6  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst7  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.078     ; 1.243      ;
; -0.299 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst3  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst5  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.078     ; 1.219      ;
; -0.297 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst3  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst7  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.078     ; 1.217      ;
; -0.297 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst3  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst9  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.078     ; 1.217      ;
; -0.296 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst3  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst6  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.078     ; 1.216      ;
; -0.271 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst3  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst4  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.078     ; 1.191      ;
; -0.205 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst1  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst4  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.078     ; 1.125      ;
; -0.195 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst5  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst7  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.078     ; 1.115      ;
; -0.195 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst5  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst6  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.078     ; 1.115      ;
; -0.133 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst8  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst9  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.078     ; 1.053      ;
; 0.073  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst1  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst2  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.078     ; 0.847      ;
; 0.074  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst1  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst3  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.078     ; 0.846      ;
; 0.155  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst1  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst1  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.078     ; 0.765      ;
; 0.155  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst8  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst8  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.078     ; 0.765      ;
; 0.155  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst9  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst9  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.078     ; 0.765      ;
; 0.155  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst5  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst5  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.078     ; 0.765      ;
; 0.155  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst7  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst7  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.078     ; 0.765      ;
; 0.155  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst6  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst6  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.078     ; 0.765      ;
; 0.155  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst3  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst3  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.078     ; 0.765      ;
; 0.155  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst4  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst4  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.078     ; 0.765      ;
; 0.155  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst2  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst2  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.078     ; 0.765      ;
+--------+--------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'Board_Clock'                                                                                                                                                                                            ;
+--------+-------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                             ; To Node                                               ; Launch Clock                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; -2.443 ; switch_debouncer:inst4|clock_divider_1024:inst|inst1  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; Board_Clock                                           ; Board_Clock ; 1.000        ; -0.081     ; 3.360      ;
; -2.275 ; switch_debouncer:inst4|clock_divider_1024:inst|inst2  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; Board_Clock                                           ; Board_Clock ; 1.000        ; -0.081     ; 3.192      ;
; -2.147 ; switch_debouncer:inst4|clock_divider_1024:inst|inst4  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; Board_Clock                                           ; Board_Clock ; 1.000        ; -0.081     ; 3.064      ;
; -2.009 ; switch_debouncer:inst4|clock_divider_1024:inst|inst3  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; Board_Clock                                           ; Board_Clock ; 1.000        ; -0.081     ; 2.926      ;
; -1.918 ; switch_debouncer:inst4|clock_divider_1024:inst|inst5  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; Board_Clock                                           ; Board_Clock ; 1.000        ; -0.081     ; 2.835      ;
; -1.865 ; switch_debouncer:inst4|clock_divider_1024:inst|inst7  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; Board_Clock                                           ; Board_Clock ; 1.000        ; -0.081     ; 2.782      ;
; -1.778 ; switch_debouncer:inst4|clock_divider_1024:inst|inst6  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; Board_Clock                                           ; Board_Clock ; 1.000        ; -0.081     ; 2.695      ;
; -1.589 ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; Board_Clock ; 0.500        ; 2.968      ; 5.277      ;
; -1.520 ; switch_debouncer:inst4|clock_divider_1024:inst|inst8  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; Board_Clock                                           ; Board_Clock ; 1.000        ; -0.081     ; 2.437      ;
; -1.366 ; switch_debouncer:inst4|clock_divider_1024:inst|inst9  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; Board_Clock                                           ; Board_Clock ; 1.000        ; -0.081     ; 2.283      ;
; -1.098 ; switch_debouncer:inst4|clock_divider_1024:inst|inst1  ; switch_debouncer:inst4|clock_divider_1024:inst|inst8  ; Board_Clock                                           ; Board_Clock ; 1.000        ; -0.081     ; 2.015      ;
; -1.002 ; switch_debouncer:inst4|clock_divider_1024:inst|inst5  ; switch_debouncer:inst4|clock_divider_1024:inst|inst9  ; Board_Clock                                           ; Board_Clock ; 1.000        ; -0.081     ; 1.919      ;
; -0.961 ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; Board_Clock ; 1.000        ; 2.968      ; 5.149      ;
; -0.930 ; switch_debouncer:inst4|clock_divider_1024:inst|inst2  ; switch_debouncer:inst4|clock_divider_1024:inst|inst8  ; Board_Clock                                           ; Board_Clock ; 1.000        ; -0.081     ; 1.847      ;
; -0.817 ; switch_debouncer:inst4|clock_divider_1024:inst|inst6  ; switch_debouncer:inst4|clock_divider_1024:inst|inst9  ; Board_Clock                                           ; Board_Clock ; 1.000        ; -0.081     ; 1.734      ;
; -0.802 ; switch_debouncer:inst4|clock_divider_1024:inst|inst4  ; switch_debouncer:inst4|clock_divider_1024:inst|inst8  ; Board_Clock                                           ; Board_Clock ; 1.000        ; -0.081     ; 1.719      ;
; -0.739 ; switch_debouncer:inst4|clock_divider_1024:inst|inst1  ; switch_debouncer:inst4|clock_divider_1024:inst|inst6  ; Board_Clock                                           ; Board_Clock ; 1.000        ; -0.081     ; 1.656      ;
; -0.737 ; switch_debouncer:inst4|clock_divider_1024:inst|inst1  ; switch_debouncer:inst4|clock_divider_1024:inst|inst5  ; Board_Clock                                           ; Board_Clock ; 1.000        ; -0.081     ; 1.654      ;
; -0.733 ; switch_debouncer:inst4|clock_divider_1024:inst|inst1  ; switch_debouncer:inst4|clock_divider_1024:inst|inst9  ; Board_Clock                                           ; Board_Clock ; 1.000        ; -0.081     ; 1.650      ;
; -0.732 ; switch_debouncer:inst4|clock_divider_1024:inst|inst1  ; switch_debouncer:inst4|clock_divider_1024:inst|inst7  ; Board_Clock                                           ; Board_Clock ; 1.000        ; -0.081     ; 1.649      ;
; -0.691 ; switch_debouncer:inst4|clock_divider_1024:inst|inst7  ; switch_debouncer:inst4|clock_divider_1024:inst|inst9  ; Board_Clock                                           ; Board_Clock ; 1.000        ; -0.081     ; 1.608      ;
; -0.664 ; switch_debouncer:inst4|clock_divider_1024:inst|inst3  ; switch_debouncer:inst4|clock_divider_1024:inst|inst8  ; Board_Clock                                           ; Board_Clock ; 1.000        ; -0.081     ; 1.581      ;
; -0.573 ; switch_debouncer:inst4|clock_divider_1024:inst|inst5  ; switch_debouncer:inst4|clock_divider_1024:inst|inst8  ; Board_Clock                                           ; Board_Clock ; 1.000        ; -0.081     ; 1.490      ;
; -0.571 ; switch_debouncer:inst4|clock_divider_1024:inst|inst2  ; switch_debouncer:inst4|clock_divider_1024:inst|inst6  ; Board_Clock                                           ; Board_Clock ; 1.000        ; -0.081     ; 1.488      ;
; -0.569 ; switch_debouncer:inst4|clock_divider_1024:inst|inst2  ; switch_debouncer:inst4|clock_divider_1024:inst|inst5  ; Board_Clock                                           ; Board_Clock ; 1.000        ; -0.081     ; 1.486      ;
; -0.565 ; switch_debouncer:inst4|clock_divider_1024:inst|inst2  ; switch_debouncer:inst4|clock_divider_1024:inst|inst9  ; Board_Clock                                           ; Board_Clock ; 1.000        ; -0.081     ; 1.482      ;
; -0.564 ; switch_debouncer:inst4|clock_divider_1024:inst|inst2  ; switch_debouncer:inst4|clock_divider_1024:inst|inst7  ; Board_Clock                                           ; Board_Clock ; 1.000        ; -0.081     ; 1.481      ;
; -0.520 ; switch_debouncer:inst4|clock_divider_1024:inst|inst7  ; switch_debouncer:inst4|clock_divider_1024:inst|inst8  ; Board_Clock                                           ; Board_Clock ; 1.000        ; -0.081     ; 1.437      ;
; -0.443 ; switch_debouncer:inst4|clock_divider_1024:inst|inst4  ; switch_debouncer:inst4|clock_divider_1024:inst|inst6  ; Board_Clock                                           ; Board_Clock ; 1.000        ; -0.081     ; 1.360      ;
; -0.441 ; switch_debouncer:inst4|clock_divider_1024:inst|inst4  ; switch_debouncer:inst4|clock_divider_1024:inst|inst5  ; Board_Clock                                           ; Board_Clock ; 1.000        ; -0.081     ; 1.358      ;
; -0.437 ; switch_debouncer:inst4|clock_divider_1024:inst|inst4  ; switch_debouncer:inst4|clock_divider_1024:inst|inst9  ; Board_Clock                                           ; Board_Clock ; 1.000        ; -0.081     ; 1.354      ;
; -0.436 ; switch_debouncer:inst4|clock_divider_1024:inst|inst4  ; switch_debouncer:inst4|clock_divider_1024:inst|inst7  ; Board_Clock                                           ; Board_Clock ; 1.000        ; -0.081     ; 1.353      ;
; -0.433 ; switch_debouncer:inst4|clock_divider_1024:inst|inst6  ; switch_debouncer:inst4|clock_divider_1024:inst|inst8  ; Board_Clock                                           ; Board_Clock ; 1.000        ; -0.081     ; 1.350      ;
; -0.342 ; switch_debouncer:inst4|clock_divider_1024:inst|inst1  ; switch_debouncer:inst4|clock_divider_1024:inst|inst3  ; Board_Clock                                           ; Board_Clock ; 1.000        ; -0.081     ; 1.259      ;
; -0.341 ; switch_debouncer:inst4|clock_divider_1024:inst|inst1  ; switch_debouncer:inst4|clock_divider_1024:inst|inst4  ; Board_Clock                                           ; Board_Clock ; 1.000        ; -0.081     ; 1.258      ;
; -0.335 ; switch_debouncer:inst4|clock_divider_1024:inst|inst5  ; switch_debouncer:inst4|clock_divider_1024:inst|inst7  ; Board_Clock                                           ; Board_Clock ; 1.000        ; -0.081     ; 1.252      ;
; -0.326 ; switch_debouncer:inst4|clock_divider_1024:inst|inst3  ; switch_debouncer:inst4|clock_divider_1024:inst|inst4  ; Board_Clock                                           ; Board_Clock ; 1.000        ; -0.081     ; 1.243      ;
; -0.305 ; switch_debouncer:inst4|clock_divider_1024:inst|inst3  ; switch_debouncer:inst4|clock_divider_1024:inst|inst6  ; Board_Clock                                           ; Board_Clock ; 1.000        ; -0.081     ; 1.222      ;
; -0.303 ; switch_debouncer:inst4|clock_divider_1024:inst|inst3  ; switch_debouncer:inst4|clock_divider_1024:inst|inst5  ; Board_Clock                                           ; Board_Clock ; 1.000        ; -0.081     ; 1.220      ;
; -0.299 ; switch_debouncer:inst4|clock_divider_1024:inst|inst3  ; switch_debouncer:inst4|clock_divider_1024:inst|inst9  ; Board_Clock                                           ; Board_Clock ; 1.000        ; -0.081     ; 1.216      ;
; -0.298 ; switch_debouncer:inst4|clock_divider_1024:inst|inst3  ; switch_debouncer:inst4|clock_divider_1024:inst|inst7  ; Board_Clock                                           ; Board_Clock ; 1.000        ; -0.081     ; 1.215      ;
; -0.204 ; switch_debouncer:inst4|clock_divider_1024:inst|inst5  ; switch_debouncer:inst4|clock_divider_1024:inst|inst6  ; Board_Clock                                           ; Board_Clock ; 1.000        ; -0.081     ; 1.121      ;
; -0.185 ; switch_debouncer:inst4|clock_divider_1024:inst|inst6  ; switch_debouncer:inst4|clock_divider_1024:inst|inst7  ; Board_Clock                                           ; Board_Clock ; 1.000        ; -0.081     ; 1.102      ;
; -0.139 ; switch_debouncer:inst4|clock_divider_1024:inst|inst8  ; switch_debouncer:inst4|clock_divider_1024:inst|inst9  ; Board_Clock                                           ; Board_Clock ; 1.000        ; -0.081     ; 1.056      ;
; -0.066 ; switch_debouncer:inst4|clock_divider_1024:inst|inst1  ; switch_debouncer:inst4|clock_divider_1024:inst|inst2  ; Board_Clock                                           ; Board_Clock ; 1.000        ; -0.081     ; 0.983      ;
; -0.056 ; switch_debouncer:inst4|clock_divider_1024:inst|inst2  ; switch_debouncer:inst4|clock_divider_1024:inst|inst3  ; Board_Clock                                           ; Board_Clock ; 1.000        ; -0.081     ; 0.973      ;
; -0.055 ; switch_debouncer:inst4|clock_divider_1024:inst|inst2  ; switch_debouncer:inst4|clock_divider_1024:inst|inst4  ; Board_Clock                                           ; Board_Clock ; 1.000        ; -0.081     ; 0.972      ;
; 0.152  ; switch_debouncer:inst4|clock_divider_1024:inst|inst1  ; switch_debouncer:inst4|clock_divider_1024:inst|inst1  ; Board_Clock                                           ; Board_Clock ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; switch_debouncer:inst4|clock_divider_1024:inst|inst8  ; switch_debouncer:inst4|clock_divider_1024:inst|inst8  ; Board_Clock                                           ; Board_Clock ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; switch_debouncer:inst4|clock_divider_1024:inst|inst9  ; switch_debouncer:inst4|clock_divider_1024:inst|inst9  ; Board_Clock                                           ; Board_Clock ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; switch_debouncer:inst4|clock_divider_1024:inst|inst6  ; switch_debouncer:inst4|clock_divider_1024:inst|inst6  ; Board_Clock                                           ; Board_Clock ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; switch_debouncer:inst4|clock_divider_1024:inst|inst5  ; switch_debouncer:inst4|clock_divider_1024:inst|inst5  ; Board_Clock                                           ; Board_Clock ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; switch_debouncer:inst4|clock_divider_1024:inst|inst7  ; switch_debouncer:inst4|clock_divider_1024:inst|inst7  ; Board_Clock                                           ; Board_Clock ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; switch_debouncer:inst4|clock_divider_1024:inst|inst3  ; switch_debouncer:inst4|clock_divider_1024:inst|inst3  ; Board_Clock                                           ; Board_Clock ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; switch_debouncer:inst4|clock_divider_1024:inst|inst4  ; switch_debouncer:inst4|clock_divider_1024:inst|inst4  ; Board_Clock                                           ; Board_Clock ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; switch_debouncer:inst4|clock_divider_1024:inst|inst2  ; switch_debouncer:inst4|clock_divider_1024:inst|inst2  ; Board_Clock                                           ; Board_Clock ; 1.000        ; -0.081     ; 0.765      ;
+--------+-------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'Counter_Control[0]'                                                                                                                                                                ;
+--------+----------------------------------------+------------------------------------------------------------------+------------------------------+--------------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                                          ; Launch Clock                 ; Latch Clock        ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+------------------------------------------------------------------+------------------------------+--------------------+--------------+------------+------------+
; -1.597 ; Counter_Control[0]                     ; RCC:inst|TLCF:inst|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[0]   ; Counter_Control[0]           ; Counter_Control[0] ; 0.000        ; 7.358      ; 5.761      ;
; -1.335 ; RCC:inst|TLCF:inst|TLC_Mk3:inst|DFF3   ; RCC:inst|TLCF:inst|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[0]   ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 0.000        ; 5.837      ; 4.532      ;
; -1.099 ; RCC:inst|TLCF:inst|TLC_Mk3:inst|DFF0   ; RCC:inst|TLCF:inst|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[0]   ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 0.000        ; 5.837      ; 4.768      ;
; -1.075 ; Counter_Control[0]                     ; RCC:inst|TLCF:inst|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[0]   ; Counter_Control[0]           ; Counter_Control[0] ; -0.500       ; 7.358      ; 5.803      ;
; -0.877 ; RCC:inst|TLCF:inst|TLC_Mk3:inst|DFF1   ; RCC:inst|TLCF:inst|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[2]   ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 0.000        ; 5.835      ; 4.988      ;
; -0.553 ; Counter_Control[0]                     ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[1] ; Counter_Control[0]           ; Counter_Control[0] ; 0.000        ; 6.973      ; 6.420      ;
; -0.541 ; Counter_Control[0]                     ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[0] ; Counter_Control[0]           ; Counter_Control[0] ; 0.000        ; 6.975      ; 6.434      ;
; -0.514 ; Counter_Control[0]                     ; RCC:inst|TLCF:inst|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[1]   ; Counter_Control[0]           ; Counter_Control[0] ; 0.000        ; 7.340      ; 6.826      ;
; -0.475 ; Counter_Control[0]                     ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[1]  ; Counter_Control[0]           ; Counter_Control[0] ; 0.000        ; 7.691      ; 7.216      ;
; -0.401 ; Counter_Control[0]                     ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[1] ; Counter_Control[0]           ; Counter_Control[0] ; 0.000        ; 7.301      ; 6.900      ;
; -0.344 ; Counter_Control[0]                     ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[3]  ; Counter_Control[0]           ; Counter_Control[0] ; 0.000        ; 7.690      ; 7.346      ;
; -0.328 ; Counter_Control[0]                     ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[2] ; Counter_Control[0]           ; Counter_Control[0] ; 0.000        ; 6.974      ; 6.646      ;
; -0.323 ; Counter_Control[0]                     ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[0]  ; Counter_Control[0]           ; Counter_Control[0] ; 0.000        ; 7.692      ; 7.369      ;
; -0.314 ; RCC:inst|TLCF:inst|TLC_Mk3:inst|DFF3   ; RCC:inst|TLCF:inst|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[2]   ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 0.000        ; 5.835      ; 5.551      ;
; -0.310 ; Counter_Control[0]                     ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[0] ; Counter_Control[0]           ; Counter_Control[0] ; 0.000        ; 7.325      ; 7.015      ;
; -0.272 ; Counter_Control[0]                     ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[2]  ; Counter_Control[0]           ; Counter_Control[0] ; 0.000        ; 7.691      ; 7.419      ;
; -0.272 ; Counter_Control[0]                     ; RCC:inst|TLCF:inst|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[3]   ; Counter_Control[0]           ; Counter_Control[0] ; 0.000        ; 7.358      ; 7.086      ;
; -0.270 ; Counter_Control[0]                     ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[3] ; Counter_Control[0]           ; Counter_Control[0] ; 0.000        ; 7.323      ; 7.053      ;
; -0.113 ; Counter_Control[0]                     ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[2] ; Counter_Control[0]           ; Counter_Control[0] ; 0.000        ; 7.122      ; 7.009      ;
; -0.107 ; Counter_Control[0]                     ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[3] ; Counter_Control[0]           ; Counter_Control[0] ; 0.000        ; 6.973      ; 6.866      ;
; -0.039 ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|DFF2  ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[2]  ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 0.000        ; 6.101      ; 6.092      ;
; -0.037 ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|DFF1 ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[2] ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 0.000        ; 6.103      ; 6.096      ;
; -0.035 ; Counter_Control[0]                     ; RCC:inst|TLCF:inst|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[1]   ; Counter_Control[0]           ; Counter_Control[0] ; -0.500       ; 7.340      ; 6.825      ;
; -0.011 ; Counter_Control[0]                     ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[1]  ; Counter_Control[0]           ; Counter_Control[0] ; -0.500       ; 7.691      ; 7.200      ;
; -0.004 ; Counter_Control[0]                     ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[1] ; Counter_Control[0]           ; Counter_Control[0] ; -0.500       ; 6.973      ; 6.489      ;
; 0.000  ; Counter_Control[0]                     ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[0] ; Counter_Control[0]           ; Counter_Control[0] ; -0.500       ; 6.975      ; 6.495      ;
; 0.036  ; Counter_Control[0]                     ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[3]  ; Counter_Control[0]           ; Counter_Control[0] ; -0.500       ; 7.690      ; 7.246      ;
; 0.038  ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|DFF3 ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[3] ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 0.000        ; 6.304      ; 6.372      ;
; 0.068  ; Counter_Control[0]                     ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[1] ; Counter_Control[0]           ; Counter_Control[0] ; -0.500       ; 7.301      ; 6.889      ;
; 0.072  ; Counter_Control[0]                     ; RCC:inst|TLCF:inst|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[2]   ; Counter_Control[0]           ; Counter_Control[0] ; 0.000        ; 7.356      ; 7.428      ;
; 0.106  ; Counter_Control[0]                     ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[2]  ; Counter_Control[0]           ; Counter_Control[0] ; -0.500       ; 7.691      ; 7.317      ;
; 0.127  ; Counter_Control[0]                     ; RCC:inst|TLCF:inst|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[3]   ; Counter_Control[0]           ; Counter_Control[0] ; -0.500       ; 7.358      ; 7.005      ;
; 0.159  ; Counter_Control[0]                     ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[2] ; Counter_Control[0]           ; Counter_Control[0] ; -0.500       ; 6.974      ; 6.653      ;
; 0.164  ; Counter_Control[0]                     ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[3] ; Counter_Control[0]           ; Counter_Control[0] ; -0.500       ; 7.323      ; 7.007      ;
; 0.179  ; RCC:inst|TLCF:inst|TLC_Mk3:inst|DFF1   ; RCC:inst|TLCF:inst|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[0]   ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 0.000        ; 5.837      ; 6.046      ;
; 0.215  ; Counter_Control[0]                     ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[0]  ; Counter_Control[0]           ; Counter_Control[0] ; -0.500       ; 7.692      ; 7.427      ;
; 0.249  ; Counter_Control[0]                     ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[0] ; Counter_Control[0]           ; Counter_Control[0] ; -0.500       ; 7.325      ; 7.094      ;
; 0.291  ; Counter_Control[0]                     ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[2] ; Counter_Control[0]           ; Counter_Control[0] ; -0.500       ; 7.122      ; 6.933      ;
; 0.311  ; Counter_Control[0]                     ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[3] ; Counter_Control[0]           ; Counter_Control[0] ; -0.500       ; 6.973      ; 6.804      ;
; 0.482  ; RCC:inst|TLCF:inst|TLC_Mk3:inst|DFF2   ; RCC:inst|TLCF:inst|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[0]   ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 0.000        ; 5.847      ; 6.359      ;
; 0.483  ; Counter_Control[0]                     ; RCC:inst|TLCF:inst|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[2]   ; Counter_Control[0]           ; Counter_Control[0] ; -0.500       ; 7.356      ; 7.359      ;
; 0.519  ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|DFF3 ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[2] ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 0.000        ; 6.103      ; 6.652      ;
; 0.809  ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|DFF2 ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[3] ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 0.000        ; 6.304      ; 7.143      ;
; 0.863  ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|DFF0 ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[2] ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 0.000        ; 6.103      ; 6.996      ;
; 0.894  ; RCC:inst|TLCF:inst|TLC_Mk3:inst|DFF2   ; RCC:inst|TLCF:inst|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[2]   ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 0.000        ; 5.845      ; 6.769      ;
; 0.951  ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|DFF0 ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[3] ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 0.000        ; 6.304      ; 7.285      ;
; 0.957  ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|DFF1 ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[3] ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 0.000        ; 6.304      ; 7.291      ;
; 0.965  ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|DFF2 ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[2] ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 0.000        ; 6.103      ; 7.098      ;
; 1.028  ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|DFF3 ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[0] ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 0.000        ; 6.306      ; 7.364      ;
; 1.031  ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|DFF1 ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[1] ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 0.000        ; 6.282      ; 7.343      ;
; 1.037  ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|DFF1  ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[2]  ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 0.000        ; 6.101      ; 7.168      ;
; 1.041  ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|DFF3 ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[3] ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 0.000        ; 5.706      ; 6.777      ;
; 1.056  ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|DFF2 ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[1] ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 0.000        ; 6.282      ; 7.368      ;
; 1.071  ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|DFF2 ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[2] ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 0.000        ; 5.707      ; 6.808      ;
; 1.152  ; RCC:inst|TLCF:inst|TLC_Mk3:inst|DFF3   ; RCC:inst|TLCF:inst|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[1]   ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 0.000        ; 5.819      ; 7.001      ;
; 1.156  ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|DFF0 ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[0] ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 0.000        ; 5.708      ; 6.894      ;
; 1.172  ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|DFF3 ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[2] ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 0.000        ; 5.707      ; 6.909      ;
; 1.198  ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|DFF1 ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[2] ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 0.000        ; 5.707      ; 6.935      ;
; 1.200  ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|DFF3 ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[1] ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 0.000        ; 6.282      ; 7.512      ;
; 1.208  ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|DFF3 ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[0] ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 0.000        ; 5.708      ; 6.946      ;
; 1.209  ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|DFF1 ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[0] ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 0.000        ; 6.306      ; 7.545      ;
; 1.212  ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|DFF0 ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[0] ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 0.000        ; 6.306      ; 7.548      ;
; 1.215  ; RCC:inst|TLCF:inst|TLC_Mk3:inst|DFF0   ; RCC:inst|TLCF:inst|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[1]   ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 0.000        ; 5.819      ; 7.064      ;
; 1.235  ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|DFF3  ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[2]  ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 0.000        ; 6.101      ; 7.366      ;
; 1.237  ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|DFF1 ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[3] ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 0.000        ; 5.706      ; 6.973      ;
; 1.263  ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|DFF0 ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[1] ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 0.000        ; 6.282      ; 7.575      ;
; 1.275  ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|DFF0 ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[2] ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 0.000        ; 5.707      ; 7.012      ;
; 1.297  ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|DFF0  ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[2]  ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 0.000        ; 6.101      ; 7.428      ;
; 1.306  ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|DFF3  ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[3]  ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 0.000        ; 6.100      ; 7.436      ;
; 1.369  ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|DFF2 ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[0] ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 0.000        ; 6.306      ; 7.705      ;
; 1.390  ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|DFF2 ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[1] ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 0.000        ; 5.706      ; 7.126      ;
; 1.392  ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|DFF2 ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[3] ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 0.000        ; 5.706      ; 7.128      ;
; 1.399  ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|DFF2  ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[1]  ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 0.000        ; 6.101      ; 7.530      ;
; 1.434  ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|DFF0 ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[1] ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 0.000        ; 5.706      ; 7.170      ;
; 1.439  ; RCC:inst|TLCF:inst|TLC_Mk3:inst|DFF1   ; RCC:inst|TLCF:inst|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[3]   ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 0.000        ; 5.837      ; 7.306      ;
; 1.448  ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|DFF0  ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[3]  ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 0.000        ; 6.100      ; 7.578      ;
; 1.501  ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|DFF1 ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[0] ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 0.000        ; 5.708      ; 7.239      ;
; 1.510  ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|DFF0 ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[3] ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 0.000        ; 5.706      ; 7.246      ;
; 1.512  ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|DFF2 ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[0] ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 0.000        ; 5.708      ; 7.250      ;
; 1.524  ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|DFF2  ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[3]  ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 0.000        ; 6.100      ; 7.654      ;
; 1.621  ; RCC:inst|TLCF:inst|TLC_Mk3:inst|DFF2   ; RCC:inst|TLCF:inst|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[1]   ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 0.000        ; 5.829      ; 7.480      ;
; 1.623  ; RCC:inst|TLCF:inst|TLC_Mk3:inst|DFF3   ; RCC:inst|TLCF:inst|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[3]   ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 0.000        ; 5.837      ; 7.490      ;
; 1.625  ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|DFF3 ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[1] ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 0.000        ; 5.706      ; 7.361      ;
; 1.636  ; RCC:inst|TLCF:inst|TLC_Mk3:inst|DFF0   ; RCC:inst|TLCF:inst|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[2]   ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 0.000        ; 5.835      ; 7.501      ;
; 1.637  ; RCC:inst|TLCF:inst|TLC_Mk3:inst|DFF2   ; RCC:inst|TLCF:inst|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[3]   ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 0.000        ; 5.847      ; 7.514      ;
; 1.682  ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|DFF1 ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[1] ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 0.000        ; 5.706      ; 7.418      ;
; 1.706  ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|DFF3  ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[0]  ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 0.000        ; 6.102      ; 7.838      ;
; 1.736  ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|DFF1  ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[3]  ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 0.000        ; 6.100      ; 7.866      ;
; 1.736  ; RCC:inst|TLCF:inst|TLC_Mk3:inst|DFF0   ; RCC:inst|TLCF:inst|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[3]   ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 0.000        ; 5.837      ; 7.603      ;
; 1.889  ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|DFF3  ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[1]  ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 0.000        ; 6.101      ; 8.020      ;
; 1.937  ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|DFF1  ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[0]  ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 0.000        ; 6.102      ; 8.069      ;
; 2.011  ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|DFF0  ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[0]  ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 0.000        ; 6.102      ; 8.143      ;
; 2.131  ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|DFF2  ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[0]  ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 0.000        ; 6.102      ; 8.263      ;
; 2.162  ; RCC:inst|TLCF:inst|TLC_Mk3:inst|DFF1   ; RCC:inst|TLCF:inst|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[1]   ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 0.000        ; 5.819      ; 8.011      ;
; 2.575  ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|DFF0  ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[1]  ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 0.000        ; 6.101      ; 8.706      ;
; 2.580  ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|DFF1  ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[1]  ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 0.000        ; 6.101      ; 8.711      ;
+--------+----------------------------------------+------------------------------------------------------------------+------------------------------+--------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'switch_debouncer:inst4|inst2'                                                                                                                                                                                                             ;
+-------+------------------------------------------------------------------+--------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                                                        ; To Node                                                                              ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------+--------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; 0.364 ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|DFF3                           ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register1|1bit_Register:inst3|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 0.000        ; 2.910      ; 3.460      ;
; 0.455 ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|DFF1                           ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register2|1bit_Register:inst1|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 0.000        ; 2.911      ; 3.552      ;
; 0.511 ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|DFF3                           ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register3|1bit_Register:inst3|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 0.000        ; 2.912      ; 3.609      ;
; 0.511 ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|DFF3                           ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register0|1bit_Register:inst3|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 0.000        ; 2.912      ; 3.609      ;
; 0.519 ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|DFF3                           ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register2|1bit_Register:inst3|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 0.000        ; 2.911      ; 3.616      ;
; 0.565 ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|DFF0                           ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register1|1bit_Register:inst|inst  ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 0.000        ; 2.669      ; 3.420      ;
; 0.622 ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|DFF1                           ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register3|1bit_Register:inst1|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 0.000        ; 2.912      ; 3.720      ;
; 0.622 ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|DFF1                           ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register0|1bit_Register:inst1|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 0.000        ; 2.912      ; 3.720      ;
; 0.624 ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|DFF2                           ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register1|1bit_Register:inst2|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 0.000        ; 2.910      ; 3.720      ;
; 0.659 ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|DFF0                           ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register1|1bit_Register:inst|inst  ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 0.000        ; 2.917      ; 3.762      ;
; 0.693 ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|DFF0                           ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register0|1bit_Register:inst|inst  ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 0.000        ; 2.670      ; 3.549      ;
; 0.700 ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|DFF2                           ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register3|1bit_Register:inst2|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 0.000        ; 2.912      ; 3.798      ;
; 0.701 ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|DFF2                           ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register0|1bit_Register:inst2|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 0.000        ; 2.912      ; 3.799      ;
; 0.702 ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|DFF1                           ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register1|1bit_Register:inst1|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 0.000        ; 2.910      ; 3.798      ;
; 0.713 ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|DFF1                           ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register2|1bit_Register:inst1|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 0.000        ; 2.663      ; 3.562      ;
; 0.766 ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|DFF2                           ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register1|1bit_Register:inst2|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 0.000        ; 2.662      ; 3.614      ;
; 0.787 ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|DFF0                           ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register0|1bit_Register:inst|inst  ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 0.000        ; 2.918      ; 3.891      ;
; 0.814 ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|DFF3                           ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register1|1bit_Register:inst3|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 0.000        ; 2.662      ; 3.662      ;
; 0.842 ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|DFF2                           ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register3|1bit_Register:inst2|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 0.000        ; 2.664      ; 3.692      ;
; 0.843 ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|DFF2                           ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register0|1bit_Register:inst2|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 0.000        ; 2.664      ; 3.693      ;
; 0.851 ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|DFF3                            ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register1|1bit_Register:inst3|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 0.000        ; 2.339      ; 3.376      ;
; 0.880 ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|DFF1                           ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register3|1bit_Register:inst1|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 0.000        ; 2.664      ; 3.730      ;
; 0.880 ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|DFF1                           ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register0|1bit_Register:inst1|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 0.000        ; 2.664      ; 3.730      ;
; 0.881 ; RCC:inst|TLCF:inst|TLC_Mk3:inst|DFF2                             ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register1|1bit_Register:inst2|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 0.000        ; 2.418      ; 3.485      ;
; 0.894 ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|DFF0                           ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register2|1bit_Register:inst|inst  ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 0.000        ; 2.671      ; 3.751      ;
; 0.895 ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|DFF0                           ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register3|1bit_Register:inst|inst  ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 0.000        ; 2.671      ; 3.752      ;
; 0.914 ; RCC:inst|TLCF:inst|TLC_Mk3:inst|DFF0                             ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register1|1bit_Register:inst|inst  ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 0.000        ; 2.415      ; 3.515      ;
; 0.957 ; RCC:inst|TLCF:inst|TLC_Mk3:inst|DFF2                             ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register3|1bit_Register:inst2|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 0.000        ; 2.420      ; 3.563      ;
; 0.958 ; RCC:inst|TLCF:inst|TLC_Mk3:inst|DFF2                             ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register0|1bit_Register:inst2|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 0.000        ; 2.420      ; 3.564      ;
; 0.960 ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|DFF1                           ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register1|1bit_Register:inst1|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 0.000        ; 2.662      ; 3.808      ;
; 0.961 ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|DFF3                           ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register3|1bit_Register:inst3|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 0.000        ; 2.664      ; 3.811      ;
; 0.961 ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|DFF3                           ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register0|1bit_Register:inst3|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 0.000        ; 2.664      ; 3.811      ;
; 0.961 ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|DFF2                           ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register2|1bit_Register:inst2|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 0.000        ; 2.911      ; 4.058      ;
; 0.969 ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|DFF3                           ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register2|1bit_Register:inst3|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 0.000        ; 2.663      ; 3.818      ;
; 0.984 ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|DFF0                            ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register1|1bit_Register:inst|inst  ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 0.000        ; 2.346      ; 3.516      ;
; 0.988 ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|DFF0                           ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register2|1bit_Register:inst|inst  ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 0.000        ; 2.919      ; 4.093      ;
; 0.989 ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|DFF0                           ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register3|1bit_Register:inst|inst  ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 0.000        ; 2.919      ; 4.094      ;
; 0.998 ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|DFF3                            ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register3|1bit_Register:inst3|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 0.000        ; 2.341      ; 3.525      ;
; 0.998 ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|DFF3                            ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register0|1bit_Register:inst3|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 0.000        ; 2.341      ; 3.525      ;
; 1.005 ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|DFF2                            ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register1|1bit_Register:inst2|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 0.000        ; 2.339      ; 3.530      ;
; 1.006 ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|DFF3                            ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register2|1bit_Register:inst3|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 0.000        ; 2.340      ; 3.532      ;
; 1.012 ; RCC:inst|TLCF:inst|TLC_Mk3:inst|DFF3                             ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register1|1bit_Register:inst3|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 0.000        ; 2.408      ; 3.606      ;
; 1.042 ; RCC:inst|TLCF:inst|TLC_Mk3:inst|DFF0                             ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register0|1bit_Register:inst|inst  ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 0.000        ; 2.416      ; 3.644      ;
; 1.081 ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|DFF2                            ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register3|1bit_Register:inst2|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 0.000        ; 2.341      ; 3.608      ;
; 1.082 ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|DFF2                            ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register0|1bit_Register:inst2|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 0.000        ; 2.341      ; 3.609      ;
; 1.103 ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|DFF2                           ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register2|1bit_Register:inst2|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 0.000        ; 2.663      ; 3.952      ;
; 1.112 ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|DFF0                            ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register0|1bit_Register:inst|inst  ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 0.000        ; 2.347      ; 3.645      ;
; 1.159 ; RCC:inst|TLCF:inst|TLC_Mk3:inst|DFF3                             ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register3|1bit_Register:inst3|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 0.000        ; 2.410      ; 3.755      ;
; 1.159 ; RCC:inst|TLCF:inst|TLC_Mk3:inst|DFF3                             ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register0|1bit_Register:inst3|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 0.000        ; 2.410      ; 3.755      ;
; 1.167 ; RCC:inst|TLCF:inst|TLC_Mk3:inst|DFF3                             ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register2|1bit_Register:inst3|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 0.000        ; 2.409      ; 3.762      ;
; 1.218 ; RCC:inst|TLCF:inst|TLC_Mk3:inst|DFF2                             ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register2|1bit_Register:inst2|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 0.000        ; 2.419      ; 3.823      ;
; 1.243 ; RCC:inst|TLCF:inst|TLC_Mk3:inst|DFF0                             ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register2|1bit_Register:inst|inst  ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 0.000        ; 2.417      ; 3.846      ;
; 1.244 ; RCC:inst|TLCF:inst|TLC_Mk3:inst|DFF0                             ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register3|1bit_Register:inst|inst  ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 0.000        ; 2.417      ; 3.847      ;
; 1.313 ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|DFF0                            ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register2|1bit_Register:inst|inst  ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 0.000        ; 2.348      ; 3.847      ;
; 1.314 ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|DFF0                            ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register3|1bit_Register:inst|inst  ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 0.000        ; 2.348      ; 3.848      ;
; 1.342 ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|DFF2                            ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register2|1bit_Register:inst2|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 0.000        ; 2.340      ; 3.868      ;
; 2.137 ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|DFF1                            ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register2|1bit_Register:inst1|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 0.000        ; 2.340      ; 4.663      ;
; 2.279 ; RCC:inst|TLCF:inst|TLC_Mk3:inst|DFF1                             ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register2|1bit_Register:inst1|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 0.000        ; 2.409      ; 4.874      ;
; 2.304 ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|DFF1                            ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register3|1bit_Register:inst1|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 0.000        ; 2.341      ; 4.831      ;
; 2.304 ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|DFF1                            ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register0|1bit_Register:inst1|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 0.000        ; 2.341      ; 4.831      ;
; 2.384 ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|DFF1                            ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register1|1bit_Register:inst1|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 0.000        ; 2.339      ; 4.909      ;
; 2.446 ; RCC:inst|TLCF:inst|TLC_Mk3:inst|DFF1                             ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register3|1bit_Register:inst1|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 0.000        ; 2.410      ; 5.042      ;
; 2.446 ; RCC:inst|TLCF:inst|TLC_Mk3:inst|DFF1                             ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register0|1bit_Register:inst1|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 0.000        ; 2.410      ; 5.042      ;
; 2.526 ; RCC:inst|TLCF:inst|TLC_Mk3:inst|DFF1                             ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register1|1bit_Register:inst1|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 0.000        ; 2.408      ; 5.120      ;
; 5.229 ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[2] ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|DFF1                                               ; Counter_Control[0]           ; switch_debouncer:inst4|inst2 ; 0.000        ; -5.376     ; 0.069      ;
; 5.229 ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[3] ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|DFF0                                               ; Counter_Control[0]           ; switch_debouncer:inst4|inst2 ; 0.000        ; -5.376     ; 0.069      ;
; 5.229 ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[1] ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|DFF2                                               ; Counter_Control[0]           ; switch_debouncer:inst4|inst2 ; 0.000        ; -5.376     ; 0.069      ;
; 5.230 ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[0] ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|DFF3                                               ; Counter_Control[0]           ; switch_debouncer:inst4|inst2 ; 0.000        ; -5.377     ; 0.069      ;
; 5.327 ; RCC:inst|TLCF:inst|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[1]   ; RCC:inst|TLCF:inst|TLC_Mk3:inst|DFF2                                                 ; Counter_Control[0]           ; switch_debouncer:inst4|inst2 ; 0.000        ; -5.474     ; 0.069      ;
; 5.332 ; RCC:inst|TLCF:inst|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[2]   ; RCC:inst|TLCF:inst|TLC_Mk3:inst|DFF1                                                 ; Counter_Control[0]           ; switch_debouncer:inst4|inst2 ; 0.000        ; -5.479     ; 0.069      ;
; 5.334 ; RCC:inst|TLCF:inst|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[3]   ; RCC:inst|TLCF:inst|TLC_Mk3:inst|DFF0                                                 ; Counter_Control[0]           ; switch_debouncer:inst4|inst2 ; 0.000        ; -5.481     ; 0.069      ;
; 5.334 ; RCC:inst|TLCF:inst|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[0]   ; RCC:inst|TLCF:inst|TLC_Mk3:inst|DFF3                                                 ; Counter_Control[0]           ; switch_debouncer:inst4|inst2 ; 0.000        ; -5.481     ; 0.069      ;
; 5.580 ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[3]  ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|DFF0                                                ; Counter_Control[0]           ; switch_debouncer:inst4|inst2 ; 0.000        ; -5.727     ; 0.069      ;
; 5.581 ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[2]  ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|DFF1                                                ; Counter_Control[0]           ; switch_debouncer:inst4|inst2 ; 0.000        ; -5.728     ; 0.069      ;
; 5.581 ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[1]  ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|DFF2                                                ; Counter_Control[0]           ; switch_debouncer:inst4|inst2 ; 0.000        ; -5.728     ; 0.069      ;
; 5.582 ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[0]  ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|DFF3                                                ; Counter_Control[0]           ; switch_debouncer:inst4|inst2 ; 0.000        ; -5.729     ; 0.069      ;
; 5.632 ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[2] ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|DFF1                                               ; Counter_Control[0]           ; switch_debouncer:inst4|inst2 ; 0.000        ; -5.779     ; 0.069      ;
; 5.758 ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[1] ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|DFF2                                               ; Counter_Control[0]           ; switch_debouncer:inst4|inst2 ; 0.000        ; -5.905     ; 0.069      ;
; 5.800 ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[3] ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|DFF0                                               ; Counter_Control[0]           ; switch_debouncer:inst4|inst2 ; 0.000        ; -5.947     ; 0.069      ;
; 5.801 ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[0] ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|DFF3                                               ; Counter_Control[0]           ; switch_debouncer:inst4|inst2 ; 0.000        ; -5.948     ; 0.069      ;
+-------+------------------------------------------------------------------+--------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'Board_Clock'                                                                                                                                                                                            ;
+-------+-------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                             ; To Node                                               ; Launch Clock                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; 0.402 ; switch_debouncer:inst4|clock_divider_1024:inst|inst9  ; switch_debouncer:inst4|clock_divider_1024:inst|inst9  ; Board_Clock                                           ; Board_Clock ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; switch_debouncer:inst4|clock_divider_1024:inst|inst8  ; switch_debouncer:inst4|clock_divider_1024:inst|inst8  ; Board_Clock                                           ; Board_Clock ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; switch_debouncer:inst4|clock_divider_1024:inst|inst7  ; switch_debouncer:inst4|clock_divider_1024:inst|inst7  ; Board_Clock                                           ; Board_Clock ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; switch_debouncer:inst4|clock_divider_1024:inst|inst6  ; switch_debouncer:inst4|clock_divider_1024:inst|inst6  ; Board_Clock                                           ; Board_Clock ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; switch_debouncer:inst4|clock_divider_1024:inst|inst5  ; switch_debouncer:inst4|clock_divider_1024:inst|inst5  ; Board_Clock                                           ; Board_Clock ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; switch_debouncer:inst4|clock_divider_1024:inst|inst4  ; switch_debouncer:inst4|clock_divider_1024:inst|inst4  ; Board_Clock                                           ; Board_Clock ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; switch_debouncer:inst4|clock_divider_1024:inst|inst3  ; switch_debouncer:inst4|clock_divider_1024:inst|inst3  ; Board_Clock                                           ; Board_Clock ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; switch_debouncer:inst4|clock_divider_1024:inst|inst2  ; switch_debouncer:inst4|clock_divider_1024:inst|inst2  ; Board_Clock                                           ; Board_Clock ; 0.000        ; 0.081      ; 0.669      ;
; 0.407 ; switch_debouncer:inst4|clock_divider_1024:inst|inst1  ; switch_debouncer:inst4|clock_divider_1024:inst|inst1  ; Board_Clock                                           ; Board_Clock ; 0.000        ; 0.081      ; 0.674      ;
; 0.606 ; switch_debouncer:inst4|clock_divider_1024:inst|inst1  ; switch_debouncer:inst4|clock_divider_1024:inst|inst2  ; Board_Clock                                           ; Board_Clock ; 0.000        ; 0.081      ; 0.873      ;
; 0.619 ; switch_debouncer:inst4|clock_divider_1024:inst|inst2  ; switch_debouncer:inst4|clock_divider_1024:inst|inst4  ; Board_Clock                                           ; Board_Clock ; 0.000        ; 0.081      ; 0.886      ;
; 0.619 ; switch_debouncer:inst4|clock_divider_1024:inst|inst2  ; switch_debouncer:inst4|clock_divider_1024:inst|inst3  ; Board_Clock                                           ; Board_Clock ; 0.000        ; 0.081      ; 0.886      ;
; 0.656 ; switch_debouncer:inst4|clock_divider_1024:inst|inst6  ; switch_debouncer:inst4|clock_divider_1024:inst|inst7  ; Board_Clock                                           ; Board_Clock ; 0.000        ; 0.081      ; 0.923      ;
; 0.665 ; switch_debouncer:inst4|clock_divider_1024:inst|inst8  ; switch_debouncer:inst4|clock_divider_1024:inst|inst9  ; Board_Clock                                           ; Board_Clock ; 0.000        ; 0.081      ; 0.932      ;
; 0.672 ; switch_debouncer:inst4|clock_divider_1024:inst|inst5  ; switch_debouncer:inst4|clock_divider_1024:inst|inst6  ; Board_Clock                                           ; Board_Clock ; 0.000        ; 0.081      ; 0.939      ;
; 0.817 ; switch_debouncer:inst4|clock_divider_1024:inst|inst3  ; switch_debouncer:inst4|clock_divider_1024:inst|inst9  ; Board_Clock                                           ; Board_Clock ; 0.000        ; 0.081      ; 1.084      ;
; 0.817 ; switch_debouncer:inst4|clock_divider_1024:inst|inst3  ; switch_debouncer:inst4|clock_divider_1024:inst|inst7  ; Board_Clock                                           ; Board_Clock ; 0.000        ; 0.081      ; 1.084      ;
; 0.820 ; switch_debouncer:inst4|clock_divider_1024:inst|inst3  ; switch_debouncer:inst4|clock_divider_1024:inst|inst4  ; Board_Clock                                           ; Board_Clock ; 0.000        ; 0.081      ; 1.087      ;
; 0.821 ; switch_debouncer:inst4|clock_divider_1024:inst|inst3  ; switch_debouncer:inst4|clock_divider_1024:inst|inst5  ; Board_Clock                                           ; Board_Clock ; 0.000        ; 0.081      ; 1.088      ;
; 0.822 ; switch_debouncer:inst4|clock_divider_1024:inst|inst3  ; switch_debouncer:inst4|clock_divider_1024:inst|inst6  ; Board_Clock                                           ; Board_Clock ; 0.000        ; 0.081      ; 1.089      ;
; 0.825 ; switch_debouncer:inst4|clock_divider_1024:inst|inst1  ; switch_debouncer:inst4|clock_divider_1024:inst|inst4  ; Board_Clock                                           ; Board_Clock ; 0.000        ; 0.081      ; 1.092      ;
; 0.826 ; switch_debouncer:inst4|clock_divider_1024:inst|inst1  ; switch_debouncer:inst4|clock_divider_1024:inst|inst3  ; Board_Clock                                           ; Board_Clock ; 0.000        ; 0.081      ; 1.093      ;
; 0.829 ; switch_debouncer:inst4|clock_divider_1024:inst|inst5  ; switch_debouncer:inst4|clock_divider_1024:inst|inst7  ; Board_Clock                                           ; Board_Clock ; 0.000        ; 0.081      ; 1.096      ;
; 0.912 ; switch_debouncer:inst4|clock_divider_1024:inst|inst6  ; switch_debouncer:inst4|clock_divider_1024:inst|inst8  ; Board_Clock                                           ; Board_Clock ; 0.000        ; 0.081      ; 1.179      ;
; 0.918 ; switch_debouncer:inst4|clock_divider_1024:inst|inst4  ; switch_debouncer:inst4|clock_divider_1024:inst|inst9  ; Board_Clock                                           ; Board_Clock ; 0.000        ; 0.081      ; 1.185      ;
; 0.918 ; switch_debouncer:inst4|clock_divider_1024:inst|inst4  ; switch_debouncer:inst4|clock_divider_1024:inst|inst7  ; Board_Clock                                           ; Board_Clock ; 0.000        ; 0.081      ; 1.185      ;
; 0.922 ; switch_debouncer:inst4|clock_divider_1024:inst|inst4  ; switch_debouncer:inst4|clock_divider_1024:inst|inst5  ; Board_Clock                                           ; Board_Clock ; 0.000        ; 0.081      ; 1.189      ;
; 0.923 ; switch_debouncer:inst4|clock_divider_1024:inst|inst4  ; switch_debouncer:inst4|clock_divider_1024:inst|inst6  ; Board_Clock                                           ; Board_Clock ; 0.000        ; 0.081      ; 1.190      ;
; 0.991 ; switch_debouncer:inst4|clock_divider_1024:inst|inst7  ; switch_debouncer:inst4|clock_divider_1024:inst|inst8  ; Board_Clock                                           ; Board_Clock ; 0.000        ; 0.081      ; 1.258      ;
; 1.019 ; switch_debouncer:inst4|clock_divider_1024:inst|inst5  ; switch_debouncer:inst4|clock_divider_1024:inst|inst8  ; Board_Clock                                           ; Board_Clock ; 0.000        ; 0.081      ; 1.286      ;
; 1.027 ; switch_debouncer:inst4|clock_divider_1024:inst|inst2  ; switch_debouncer:inst4|clock_divider_1024:inst|inst9  ; Board_Clock                                           ; Board_Clock ; 0.000        ; 0.081      ; 1.294      ;
; 1.027 ; switch_debouncer:inst4|clock_divider_1024:inst|inst2  ; switch_debouncer:inst4|clock_divider_1024:inst|inst7  ; Board_Clock                                           ; Board_Clock ; 0.000        ; 0.081      ; 1.294      ;
; 1.031 ; switch_debouncer:inst4|clock_divider_1024:inst|inst2  ; switch_debouncer:inst4|clock_divider_1024:inst|inst5  ; Board_Clock                                           ; Board_Clock ; 0.000        ; 0.081      ; 1.298      ;
; 1.032 ; switch_debouncer:inst4|clock_divider_1024:inst|inst2  ; switch_debouncer:inst4|clock_divider_1024:inst|inst6  ; Board_Clock                                           ; Board_Clock ; 0.000        ; 0.081      ; 1.299      ;
; 1.171 ; switch_debouncer:inst4|clock_divider_1024:inst|inst3  ; switch_debouncer:inst4|clock_divider_1024:inst|inst8  ; Board_Clock                                           ; Board_Clock ; 0.000        ; 0.081      ; 1.438      ;
; 1.172 ; switch_debouncer:inst4|clock_divider_1024:inst|inst7  ; switch_debouncer:inst4|clock_divider_1024:inst|inst9  ; Board_Clock                                           ; Board_Clock ; 0.000        ; 0.081      ; 1.439      ;
; 1.187 ; switch_debouncer:inst4|clock_divider_1024:inst|inst1  ; switch_debouncer:inst4|clock_divider_1024:inst|inst9  ; Board_Clock                                           ; Board_Clock ; 0.000        ; 0.081      ; 1.454      ;
; 1.187 ; switch_debouncer:inst4|clock_divider_1024:inst|inst1  ; switch_debouncer:inst4|clock_divider_1024:inst|inst7  ; Board_Clock                                           ; Board_Clock ; 0.000        ; 0.081      ; 1.454      ;
; 1.191 ; switch_debouncer:inst4|clock_divider_1024:inst|inst1  ; switch_debouncer:inst4|clock_divider_1024:inst|inst5  ; Board_Clock                                           ; Board_Clock ; 0.000        ; 0.081      ; 1.458      ;
; 1.192 ; switch_debouncer:inst4|clock_divider_1024:inst|inst1  ; switch_debouncer:inst4|clock_divider_1024:inst|inst6  ; Board_Clock                                           ; Board_Clock ; 0.000        ; 0.081      ; 1.459      ;
; 1.259 ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; Board_Clock ; 0.000        ; 3.081      ; 4.788      ;
; 1.272 ; switch_debouncer:inst4|clock_divider_1024:inst|inst4  ; switch_debouncer:inst4|clock_divider_1024:inst|inst8  ; Board_Clock                                           ; Board_Clock ; 0.000        ; 0.081      ; 1.539      ;
; 1.303 ; switch_debouncer:inst4|clock_divider_1024:inst|inst6  ; switch_debouncer:inst4|clock_divider_1024:inst|inst9  ; Board_Clock                                           ; Board_Clock ; 0.000        ; 0.081      ; 1.570      ;
; 1.381 ; switch_debouncer:inst4|clock_divider_1024:inst|inst2  ; switch_debouncer:inst4|clock_divider_1024:inst|inst8  ; Board_Clock                                           ; Board_Clock ; 0.000        ; 0.081      ; 1.648      ;
; 1.437 ; switch_debouncer:inst4|clock_divider_1024:inst|inst5  ; switch_debouncer:inst4|clock_divider_1024:inst|inst9  ; Board_Clock                                           ; Board_Clock ; 0.000        ; 0.081      ; 1.704      ;
; 1.541 ; switch_debouncer:inst4|clock_divider_1024:inst|inst1  ; switch_debouncer:inst4|clock_divider_1024:inst|inst8  ; Board_Clock                                           ; Board_Clock ; 0.000        ; 0.081      ; 1.808      ;
; 1.728 ; switch_debouncer:inst4|clock_divider_1024:inst|inst9  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; Board_Clock                                           ; Board_Clock ; 0.000        ; 0.081      ; 1.995      ;
; 1.830 ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; Board_Clock ; -0.500       ; 3.081      ; 4.859      ;
; 1.881 ; switch_debouncer:inst4|clock_divider_1024:inst|inst8  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; Board_Clock                                           ; Board_Clock ; 0.000        ; 0.081      ; 2.148      ;
; 2.095 ; switch_debouncer:inst4|clock_divider_1024:inst|inst6  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; Board_Clock                                           ; Board_Clock ; 0.000        ; 0.081      ; 2.362      ;
; 2.174 ; switch_debouncer:inst4|clock_divider_1024:inst|inst7  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; Board_Clock                                           ; Board_Clock ; 0.000        ; 0.081      ; 2.441      ;
; 2.202 ; switch_debouncer:inst4|clock_divider_1024:inst|inst5  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; Board_Clock                                           ; Board_Clock ; 0.000        ; 0.081      ; 2.469      ;
; 2.354 ; switch_debouncer:inst4|clock_divider_1024:inst|inst3  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; Board_Clock                                           ; Board_Clock ; 0.000        ; 0.081      ; 2.621      ;
; 2.455 ; switch_debouncer:inst4|clock_divider_1024:inst|inst4  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; Board_Clock                                           ; Board_Clock ; 0.000        ; 0.081      ; 2.722      ;
; 2.564 ; switch_debouncer:inst4|clock_divider_1024:inst|inst2  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; Board_Clock                                           ; Board_Clock ; 0.000        ; 0.081      ; 2.831      ;
; 2.724 ; switch_debouncer:inst4|clock_divider_1024:inst|inst1  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; Board_Clock                                           ; Board_Clock ; 0.000        ; 0.081      ; 2.991      ;
+-------+-------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'switch_debouncer:inst4|clock_divider_1024:inst|inst10'                                                                                                                                                                                               ;
+-------+--------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                              ; To Node                                                ; Launch Clock                                           ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.405 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst9  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst9  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst8  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst8  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst7  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst7  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst6  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst6  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst5  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst5  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst4  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst4  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst3  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst3  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst2  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst2  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.078      ; 0.669      ;
; 0.410 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst1  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst1  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.078      ; 0.674      ;
; 0.461 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst1  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst3  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.078      ; 0.725      ;
; 0.461 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst1  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst2  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.078      ; 0.725      ;
; 0.663 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst5  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst7  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.078      ; 0.927      ;
; 0.664 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst5  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst6  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.078      ; 0.928      ;
; 0.666 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst8  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst9  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.078      ; 0.930      ;
; 0.681 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst1  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst4  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.078      ; 0.945      ;
; 0.819 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst3  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst9  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.078      ; 1.083      ;
; 0.819 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst3  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst7  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.078      ; 1.083      ;
; 0.819 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst3  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst6  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.078      ; 1.083      ;
; 0.821 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst3  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst5  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.078      ; 1.085      ;
; 0.823 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst6  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst7  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.078      ; 1.087      ;
; 0.831 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst2  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst4  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.078      ; 1.095      ;
; 0.832 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst2  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst3  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.078      ; 1.096      ;
; 0.845 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst3  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst4  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.078      ; 1.109      ;
; 0.921 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst4  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst9  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.078      ; 1.185      ;
; 0.921 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst4  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst7  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.078      ; 1.185      ;
; 0.921 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst4  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst6  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.078      ; 1.185      ;
; 0.923 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst4  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst5  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.078      ; 1.187      ;
; 0.933 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst6  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst8  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.078      ; 1.197      ;
; 0.999 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst7  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst8  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.078      ; 1.263      ;
; 1.008 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst5  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst8  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.078      ; 1.272      ;
; 1.032 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst2  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst9  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.078      ; 1.296      ;
; 1.032 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst2  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst7  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.078      ; 1.296      ;
; 1.032 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst2  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst6  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.078      ; 1.296      ;
; 1.034 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst2  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst5  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.078      ; 1.298      ;
; 1.039 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst7  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst9  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.078      ; 1.303      ;
; 1.178 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst3  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst8  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.078      ; 1.442      ;
; 1.187 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst6  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst9  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.078      ; 1.451      ;
; 1.193 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst1  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst9  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.078      ; 1.457      ;
; 1.193 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst1  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst7  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.078      ; 1.457      ;
; 1.193 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst1  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst6  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.078      ; 1.457      ;
; 1.195 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst1  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst5  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.078      ; 1.459      ;
; 1.280 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst4  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst8  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.078      ; 1.544      ;
; 1.291 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst5  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst9  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.078      ; 1.555      ;
; 1.295 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst10 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst10 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst10 ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 2.945      ; 4.668      ;
; 1.391 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst2  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst8  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.078      ; 1.655      ;
; 1.552 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst1  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst8  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.078      ; 1.816      ;
; 1.700 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst10 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst10 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst10 ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; -0.500       ; 2.945      ; 4.573      ;
; 2.010 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst8  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst10 ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.078      ; 2.274      ;
; 2.024 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst9  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst10 ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.078      ; 2.288      ;
; 2.248 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst6  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst10 ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.078      ; 2.512      ;
; 2.314 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst7  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst10 ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.078      ; 2.578      ;
; 2.323 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst5  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst10 ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.078      ; 2.587      ;
; 2.493 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst3  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst10 ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.078      ; 2.757      ;
; 2.595 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst4  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst10 ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.078      ; 2.859      ;
; 2.706 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst2  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst10 ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.078      ; 2.970      ;
; 2.867 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst1  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst10 ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.078      ; 3.131      ;
+-------+--------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                                    ;
+------------+-----------------+-------------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                            ; Note                                                          ;
+------------+-----------------+-------------------------------------------------------+---------------------------------------------------------------+
; 125.0 MHz  ; 125.0 MHz       ; Counter_Control[0]                                    ;                                                               ;
; 309.79 MHz ; 309.79 MHz      ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ;                                                               ;
; 317.26 MHz ; 317.26 MHz      ; switch_debouncer:inst4|inst2                          ;                                                               ;
; 318.88 MHz ; 250.0 MHz       ; Board_Clock                                           ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+-------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                             ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; switch_debouncer:inst4|inst2                          ; -4.922 ; -91.713       ;
; Counter_Control[0]                                    ; -4.114 ; -48.427       ;
; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; -2.228 ; -5.748        ;
; Board_Clock                                           ; -2.136 ; -5.914        ;
+-------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                              ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; Counter_Control[0]                                    ; -1.500 ; -6.702        ;
; switch_debouncer:inst4|inst2                          ; 0.313  ; 0.000         ;
; Board_Clock                                           ; 0.354  ; 0.000         ;
; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 0.357  ; 0.000         ;
+-------------------------------------------------------+--------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+---------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                ;
+--------------------------------------------------------+--------+---------------+
; Clock                                                  ; Slack  ; End Point TNS ;
+--------------------------------------------------------+--------+---------------+
; Board_Clock                                            ; -3.000 ; -15.850       ;
; Counter_Control[0]                                     ; -3.000 ; -3.000        ;
; switch_debouncer:inst4|inst2                           ; -1.285 ; -41.120       ;
; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; -1.285 ; -12.850       ;
; switch_debouncer:inst4|clock_divider_1024:inst1|inst10 ; -1.285 ; -1.285        ;
+--------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'switch_debouncer:inst4|inst2'                                                                                                                                                                                                              ;
+--------+------------------------------------------------------------------+--------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                        ; To Node                                                                              ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------+--------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; -4.922 ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[0] ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|DFF3                                               ; Counter_Control[0]           ; switch_debouncer:inst4|inst2 ; 1.000        ; -5.821     ; 0.090      ;
; -4.921 ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[3] ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|DFF0                                               ; Counter_Control[0]           ; switch_debouncer:inst4|inst2 ; 1.000        ; -5.820     ; 0.090      ;
; -4.904 ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[1] ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|DFF2                                               ; Counter_Control[0]           ; switch_debouncer:inst4|inst2 ; 1.000        ; -5.803     ; 0.090      ;
; -4.737 ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[2] ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|DFF1                                               ; Counter_Control[0]           ; switch_debouncer:inst4|inst2 ; 1.000        ; -5.636     ; 0.090      ;
; -4.733 ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[0]  ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|DFF3                                                ; Counter_Control[0]           ; switch_debouncer:inst4|inst2 ; 1.000        ; -5.632     ; 0.090      ;
; -4.731 ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[2]  ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|DFF1                                                ; Counter_Control[0]           ; switch_debouncer:inst4|inst2 ; 1.000        ; -5.630     ; 0.090      ;
; -4.731 ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[1]  ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|DFF2                                                ; Counter_Control[0]           ; switch_debouncer:inst4|inst2 ; 1.000        ; -5.630     ; 0.090      ;
; -4.730 ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[3]  ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|DFF0                                                ; Counter_Control[0]           ; switch_debouncer:inst4|inst2 ; 1.000        ; -5.629     ; 0.090      ;
; -4.483 ; RCC:inst|TLCF:inst|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[3]   ; RCC:inst|TLCF:inst|TLC_Mk3:inst|DFF0                                                 ; Counter_Control[0]           ; switch_debouncer:inst4|inst2 ; 1.000        ; -5.382     ; 0.090      ;
; -4.483 ; RCC:inst|TLCF:inst|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[0]   ; RCC:inst|TLCF:inst|TLC_Mk3:inst|DFF3                                                 ; Counter_Control[0]           ; switch_debouncer:inst4|inst2 ; 1.000        ; -5.382     ; 0.090      ;
; -4.481 ; RCC:inst|TLCF:inst|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[2]   ; RCC:inst|TLCF:inst|TLC_Mk3:inst|DFF1                                                 ; Counter_Control[0]           ; switch_debouncer:inst4|inst2 ; 1.000        ; -5.380     ; 0.090      ;
; -4.475 ; RCC:inst|TLCF:inst|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[1]   ; RCC:inst|TLCF:inst|TLC_Mk3:inst|DFF2                                                 ; Counter_Control[0]           ; switch_debouncer:inst4|inst2 ; 1.000        ; -5.374     ; 0.090      ;
; -4.354 ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[0] ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|DFF3                                               ; Counter_Control[0]           ; switch_debouncer:inst4|inst2 ; 1.000        ; -5.253     ; 0.090      ;
; -4.353 ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[2] ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|DFF1                                               ; Counter_Control[0]           ; switch_debouncer:inst4|inst2 ; 1.000        ; -5.252     ; 0.090      ;
; -4.353 ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[3] ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|DFF0                                               ; Counter_Control[0]           ; switch_debouncer:inst4|inst2 ; 1.000        ; -5.252     ; 0.090      ;
; -4.353 ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[1] ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|DFF2                                               ; Counter_Control[0]           ; switch_debouncer:inst4|inst2 ; 1.000        ; -5.252     ; 0.090      ;
; -2.152 ; RCC:inst|TLCF:inst|TLC_Mk3:inst|DFF1                             ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register1|1bit_Register:inst1|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 1.000        ; 1.911      ; 5.062      ;
; -2.085 ; RCC:inst|TLCF:inst|TLC_Mk3:inst|DFF1                             ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register3|1bit_Register:inst1|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 1.000        ; 1.912      ; 4.996      ;
; -2.085 ; RCC:inst|TLCF:inst|TLC_Mk3:inst|DFF1                             ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register0|1bit_Register:inst1|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 1.000        ; 1.912      ; 4.996      ;
; -2.008 ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|DFF1                            ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register1|1bit_Register:inst1|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 1.000        ; 1.842      ; 4.849      ;
; -1.941 ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|DFF1                            ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register3|1bit_Register:inst1|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 1.000        ; 1.843      ; 4.783      ;
; -1.941 ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|DFF1                            ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register0|1bit_Register:inst1|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 1.000        ; 1.843      ; 4.783      ;
; -1.890 ; RCC:inst|TLCF:inst|TLC_Mk3:inst|DFF1                             ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register2|1bit_Register:inst1|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 1.000        ; 1.912      ; 4.801      ;
; -1.746 ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|DFF1                            ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register2|1bit_Register:inst1|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 1.000        ; 1.843      ; 4.588      ;
; -1.029 ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|DFF0                            ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register2|1bit_Register:inst|inst  ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 1.000        ; 1.849      ; 3.877      ;
; -1.029 ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|DFF0                            ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register3|1bit_Register:inst|inst  ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 1.000        ; 1.849      ; 3.877      ;
; -1.001 ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|DFF2                            ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register2|1bit_Register:inst2|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 1.000        ; 1.843      ; 3.843      ;
; -0.963 ; RCC:inst|TLCF:inst|TLC_Mk3:inst|DFF0                             ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register2|1bit_Register:inst|inst  ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 1.000        ; 1.918      ; 3.880      ;
; -0.963 ; RCC:inst|TLCF:inst|TLC_Mk3:inst|DFF0                             ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register3|1bit_Register:inst|inst  ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 1.000        ; 1.918      ; 3.880      ;
; -0.909 ; RCC:inst|TLCF:inst|TLC_Mk3:inst|DFF2                             ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register2|1bit_Register:inst2|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 1.000        ; 1.921      ; 3.829      ;
; -0.820 ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|DFF0                            ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register0|1bit_Register:inst|inst  ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 1.000        ; 1.848      ; 3.667      ;
; -0.806 ; RCC:inst|TLCF:inst|TLC_Mk3:inst|DFF3                             ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register2|1bit_Register:inst3|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 1.000        ; 1.912      ; 3.717      ;
; -0.796 ; RCC:inst|TLCF:inst|TLC_Mk3:inst|DFF3                             ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register3|1bit_Register:inst3|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 1.000        ; 1.912      ; 3.707      ;
; -0.796 ; RCC:inst|TLCF:inst|TLC_Mk3:inst|DFF3                             ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register0|1bit_Register:inst3|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 1.000        ; 1.912      ; 3.707      ;
; -0.771 ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|DFF2                           ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register2|1bit_Register:inst2|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 1.000        ; 2.155      ; 3.925      ;
; -0.754 ; RCC:inst|TLCF:inst|TLC_Mk3:inst|DFF0                             ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register0|1bit_Register:inst|inst  ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 1.000        ; 1.917      ; 3.670      ;
; -0.724 ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|DFF0                           ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register2|1bit_Register:inst|inst  ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 1.000        ; 2.407      ; 4.130      ;
; -0.724 ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|DFF0                           ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register3|1bit_Register:inst|inst  ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 1.000        ; 2.407      ; 4.130      ;
; -0.708 ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|DFF0                            ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register1|1bit_Register:inst|inst  ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 1.000        ; 1.847      ; 3.554      ;
; -0.695 ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|DFF2                            ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register0|1bit_Register:inst2|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 1.000        ; 1.843      ; 3.537      ;
; -0.694 ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|DFF2                            ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register3|1bit_Register:inst2|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 1.000        ; 1.843      ; 3.536      ;
; -0.692 ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|DFF2                            ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register1|1bit_Register:inst2|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 1.000        ; 1.842      ; 3.533      ;
; -0.691 ; RCC:inst|TLCF:inst|TLC_Mk3:inst|DFF3                             ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register1|1bit_Register:inst3|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 1.000        ; 1.911      ; 3.601      ;
; -0.672 ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|DFF2                           ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register2|1bit_Register:inst2|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 1.000        ; 2.401      ; 4.072      ;
; -0.642 ; RCC:inst|TLCF:inst|TLC_Mk3:inst|DFF0                             ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register1|1bit_Register:inst|inst  ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 1.000        ; 1.916      ; 3.557      ;
; -0.630 ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|DFF3                           ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register2|1bit_Register:inst3|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 1.000        ; 2.155      ; 3.784      ;
; -0.627 ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|DFF3                            ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register2|1bit_Register:inst3|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 1.000        ; 1.843      ; 3.469      ;
; -0.620 ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|DFF3                           ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register3|1bit_Register:inst3|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 1.000        ; 2.155      ; 3.774      ;
; -0.620 ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|DFF3                           ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register0|1bit_Register:inst3|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 1.000        ; 2.155      ; 3.774      ;
; -0.617 ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|DFF3                            ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register3|1bit_Register:inst3|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 1.000        ; 1.843      ; 3.459      ;
; -0.617 ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|DFF3                            ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register0|1bit_Register:inst3|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 1.000        ; 1.843      ; 3.459      ;
; -0.603 ; RCC:inst|TLCF:inst|TLC_Mk3:inst|DFF2                             ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register0|1bit_Register:inst2|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 1.000        ; 1.921      ; 3.523      ;
; -0.602 ; RCC:inst|TLCF:inst|TLC_Mk3:inst|DFF2                             ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register3|1bit_Register:inst2|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 1.000        ; 1.921      ; 3.522      ;
; -0.600 ; RCC:inst|TLCF:inst|TLC_Mk3:inst|DFF2                             ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register1|1bit_Register:inst2|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 1.000        ; 1.920      ; 3.519      ;
; -0.589 ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|DFF1                           ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register1|1bit_Register:inst1|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 1.000        ; 2.154      ; 3.742      ;
; -0.589 ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|DFF0                           ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register2|1bit_Register:inst|inst  ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 1.000        ; 2.161      ; 3.749      ;
; -0.589 ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|DFF0                           ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register3|1bit_Register:inst|inst  ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 1.000        ; 2.161      ; 3.749      ;
; -0.522 ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|DFF1                           ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register3|1bit_Register:inst1|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 1.000        ; 2.155      ; 3.676      ;
; -0.522 ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|DFF1                           ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register0|1bit_Register:inst1|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 1.000        ; 2.155      ; 3.676      ;
; -0.515 ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|DFF3                           ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register1|1bit_Register:inst3|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 1.000        ; 2.154      ; 3.668      ;
; -0.515 ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|DFF0                           ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register0|1bit_Register:inst|inst  ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 1.000        ; 2.406      ; 3.920      ;
; -0.512 ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|DFF3                            ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register1|1bit_Register:inst3|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 1.000        ; 1.842      ; 3.353      ;
; -0.465 ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|DFF2                           ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register0|1bit_Register:inst2|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 1.000        ; 2.155      ; 3.619      ;
; -0.464 ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|DFF2                           ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register3|1bit_Register:inst2|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 1.000        ; 2.155      ; 3.618      ;
; -0.462 ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|DFF2                           ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register1|1bit_Register:inst2|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 1.000        ; 2.154      ; 3.615      ;
; -0.403 ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|DFF0                           ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register1|1bit_Register:inst|inst  ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 1.000        ; 2.405      ; 3.807      ;
; -0.380 ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|DFF0                           ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register0|1bit_Register:inst|inst  ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 1.000        ; 2.160      ; 3.539      ;
; -0.366 ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|DFF2                           ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register0|1bit_Register:inst2|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 1.000        ; 2.401      ; 3.766      ;
; -0.365 ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|DFF2                           ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register3|1bit_Register:inst2|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 1.000        ; 2.401      ; 3.765      ;
; -0.363 ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|DFF2                           ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register1|1bit_Register:inst2|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 1.000        ; 2.400      ; 3.762      ;
; -0.362 ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|DFF1                           ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register1|1bit_Register:inst1|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 1.000        ; 2.400      ; 3.761      ;
; -0.327 ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|DFF1                           ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register2|1bit_Register:inst1|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 1.000        ; 2.155      ; 3.481      ;
; -0.295 ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|DFF1                           ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register3|1bit_Register:inst1|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 1.000        ; 2.401      ; 3.695      ;
; -0.295 ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|DFF1                           ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register0|1bit_Register:inst1|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 1.000        ; 2.401      ; 3.695      ;
; -0.268 ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|DFF0                           ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register1|1bit_Register:inst|inst  ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 1.000        ; 2.159      ; 3.426      ;
; -0.178 ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|DFF3                           ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register2|1bit_Register:inst3|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 1.000        ; 2.401      ; 3.578      ;
; -0.168 ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|DFF3                           ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register3|1bit_Register:inst3|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 1.000        ; 2.401      ; 3.568      ;
; -0.168 ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|DFF3                           ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register0|1bit_Register:inst3|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 1.000        ; 2.401      ; 3.568      ;
; -0.100 ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|DFF1                           ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register2|1bit_Register:inst1|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 1.000        ; 2.401      ; 3.500      ;
; -0.063 ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|DFF3                           ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register1|1bit_Register:inst3|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 1.000        ; 2.400      ; 3.462      ;
+--------+------------------------------------------------------------------+--------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'Counter_Control[0]'                                                                                                                                                                ;
+--------+----------------------------------------+------------------------------------------------------------------+------------------------------+--------------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                                          ; Launch Clock                 ; Latch Clock        ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+------------------------------------------------------------------+------------------------------+--------------------+--------------+------------+------------+
; -4.114 ; RCC:inst|TLCF:inst|TLC_Mk3:inst|DFF3   ; RCC:inst|TLCF:inst|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[3]   ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 1.000        ; 5.055      ; 8.333      ;
; -3.898 ; RCC:inst|TLCF:inst|TLC_Mk3:inst|DFF2   ; RCC:inst|TLCF:inst|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[3]   ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 1.000        ; 5.064      ; 8.126      ;
; -3.786 ; RCC:inst|TLCF:inst|TLC_Mk3:inst|DFF1   ; RCC:inst|TLCF:inst|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[3]   ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 1.000        ; 5.055      ; 8.005      ;
; -3.524 ; RCC:inst|TLCF:inst|TLC_Mk3:inst|DFF2   ; RCC:inst|TLCF:inst|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[2]   ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 1.000        ; 5.062      ; 8.838      ;
; -3.500 ; Counter_Control[0]                     ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[2]  ; Counter_Control[0]           ; Counter_Control[0] ; 0.500        ; 6.844      ; 9.326      ;
; -3.479 ; RCC:inst|TLCF:inst|TLC_Mk3:inst|DFF3   ; RCC:inst|TLCF:inst|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[2]   ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 1.000        ; 5.053      ; 8.784      ;
; -3.441 ; Counter_Control[0]                     ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[1] ; Counter_Control[0]           ; Counter_Control[0] ; 0.500        ; 6.192      ; 8.211      ;
; -3.404 ; RCC:inst|TLCF:inst|TLC_Mk3:inst|DFF0   ; RCC:inst|TLCF:inst|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[3]   ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 1.000        ; 5.055      ; 7.623      ;
; -3.373 ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|DFF2 ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[1] ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 1.000        ; 4.950      ; 7.391      ;
; -3.321 ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|DFF2 ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[2] ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 1.000        ; 5.340      ; 8.755      ;
; -3.312 ; RCC:inst|TLCF:inst|TLC_Mk3:inst|DFF1   ; RCC:inst|TLCF:inst|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[2]   ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 1.000        ; 5.053      ; 8.617      ;
; -3.292 ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|DFF1 ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[1] ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 1.000        ; 4.950      ; 7.310      ;
; -3.261 ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|DFF1  ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[2]  ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 1.000        ; 5.290      ; 8.023      ;
; -3.214 ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|DFF3 ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[1] ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 1.000        ; 4.950      ; 7.232      ;
; -3.192 ; Counter_Control[0]                     ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[2]  ; Counter_Control[0]           ; Counter_Control[0] ; 1.000        ; 6.844      ; 9.518      ;
; -3.184 ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|DFF2 ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[0] ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 1.000        ; 5.498      ; 7.735      ;
; -3.174 ; Counter_Control[0]                     ; RCC:inst|TLCF:inst|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[3]   ; Counter_Control[0]           ; Counter_Control[0] ; 0.500        ; 6.540      ; 8.388      ;
; -3.113 ; Counter_Control[0]                     ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[0] ; Counter_Control[0]           ; Counter_Control[0] ; 1.000        ; 6.494      ; 8.670      ;
; -3.112 ; Counter_Control[0]                     ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[0] ; Counter_Control[0]           ; Counter_Control[0] ; 0.500        ; 6.494      ; 8.169      ;
; -3.106 ; Counter_Control[0]                     ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[1] ; Counter_Control[0]           ; Counter_Control[0] ; 1.000        ; 6.192      ; 8.376      ;
; -3.102 ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|DFF1  ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[1]  ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 1.000        ; 5.290      ; 8.643      ;
; -3.098 ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|DFF0  ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[1]  ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 1.000        ; 5.290      ; 8.639      ;
; -3.069 ; Counter_Control[0]                     ; RCC:inst|TLCF:inst|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[2]   ; Counter_Control[0]           ; Counter_Control[0] ; 0.500        ; 6.538      ; 9.369      ;
; -3.065 ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|DFF0 ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[1] ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 1.000        ; 4.950      ; 7.083      ;
; -3.047 ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|DFF0  ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[2]  ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 1.000        ; 5.290      ; 7.809      ;
; -3.038 ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|DFF2  ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[2]  ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 1.000        ; 5.290      ; 7.800      ;
; -3.025 ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|DFF3 ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[0] ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 1.000        ; 5.498      ; 7.576      ;
; -2.990 ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|DFF0 ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[0] ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 1.000        ; 5.498      ; 7.541      ;
; -2.982 ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|DFF2  ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[0]  ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 1.000        ; 5.291      ; 8.281      ;
; -2.979 ; Counter_Control[0]                     ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[2] ; Counter_Control[0]           ; Counter_Control[0] ; 0.500        ; 6.193      ; 8.590      ;
; -2.975 ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|DFF1 ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[0] ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 1.000        ; 5.498      ; 7.526      ;
; -2.920 ; Counter_Control[0]                     ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[1] ; Counter_Control[0]           ; Counter_Control[0] ; 0.500        ; 6.453      ; 8.465      ;
; -2.905 ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|DFF3  ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[2]  ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 1.000        ; 5.290      ; 7.667      ;
; -2.898 ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|DFF3  ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[0]  ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 1.000        ; 5.291      ; 8.197      ;
; -2.897 ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|DFF2 ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[2] ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 1.000        ; 4.951      ; 7.756      ;
; -2.887 ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|DFF0 ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[2] ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 1.000        ; 4.951      ; 7.746      ;
; -2.859 ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|DFF2 ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[3] ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 1.000        ; 4.950      ; 7.712      ;
; -2.832 ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|DFF0  ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[0]  ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 1.000        ; 5.291      ; 8.131      ;
; -2.790 ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|DFF3 ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[3] ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 1.000        ; 4.950      ; 7.643      ;
; -2.788 ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|DFF2 ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[3] ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 1.000        ; 5.496      ; 7.914      ;
; -2.784 ; Counter_Control[0]                     ; RCC:inst|TLCF:inst|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[3]   ; Counter_Control[0]           ; Counter_Control[0] ; 1.000        ; 6.540      ; 8.498      ;
; -2.780 ; Counter_Control[0]                     ; RCC:inst|TLCF:inst|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[1]   ; Counter_Control[0]           ; Counter_Control[0] ; 0.500        ; 6.525      ; 9.065      ;
; -2.778 ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|DFF1  ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[0]  ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 1.000        ; 5.291      ; 8.077      ;
; -2.776 ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|DFF3 ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[3] ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 1.000        ; 5.496      ; 7.902      ;
; -2.727 ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|DFF3 ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[2] ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 1.000        ; 4.951      ; 7.586      ;
; -2.675 ; RCC:inst|TLCF:inst|TLC_Mk3:inst|DFF1   ; RCC:inst|TLCF:inst|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[1]   ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 1.000        ; 5.040      ; 7.965      ;
; -2.647 ; RCC:inst|TLCF:inst|TLC_Mk3:inst|DFF0   ; RCC:inst|TLCF:inst|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[2]   ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 1.000        ; 5.053      ; 7.952      ;
; -2.635 ; Counter_Control[0]                     ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[2] ; Counter_Control[0]           ; Counter_Control[0] ; 0.500        ; 6.336      ; 8.575      ;
; -2.627 ; Counter_Control[0]                     ; RCC:inst|TLCF:inst|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[2]   ; Counter_Control[0]           ; Counter_Control[0] ; 1.000        ; 6.538      ; 9.427      ;
; -2.576 ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|DFF1 ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[3] ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 1.000        ; 5.496      ; 7.702      ;
; -2.576 ; Counter_Control[0]                     ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[1] ; Counter_Control[0]           ; Counter_Control[0] ; 1.000        ; 6.453      ; 8.621      ;
; -2.551 ; RCC:inst|TLCF:inst|TLC_Mk3:inst|DFF3   ; RCC:inst|TLCF:inst|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[1]   ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 1.000        ; 5.040      ; 7.841      ;
; -2.508 ; Counter_Control[0]                     ; RCC:inst|TLCF:inst|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[1]   ; Counter_Control[0]           ; Counter_Control[0] ; 1.000        ; 6.525      ; 9.293      ;
; -2.499 ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|DFF1 ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[2] ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 1.000        ; 4.951      ; 7.358      ;
; -2.497 ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|DFF2  ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[1]  ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 1.000        ; 5.290      ; 8.038      ;
; -2.481 ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|DFF2 ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[0] ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 1.000        ; 4.952      ; 7.443      ;
; -2.458 ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|DFF0 ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[1] ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 1.000        ; 5.457      ; 7.497      ;
; -2.451 ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|DFF1 ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[3] ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 1.000        ; 4.950      ; 7.304      ;
; -2.424 ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|DFF1 ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[0] ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 1.000        ; 4.952      ; 7.386      ;
; -2.405 ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|DFF3 ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[1] ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 1.000        ; 5.457      ; 7.444      ;
; -2.397 ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|DFF3  ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[3]  ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 1.000        ; 5.289      ; 7.799      ;
; -2.395 ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|DFF2 ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[1] ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 1.000        ; 5.457      ; 7.434      ;
; -2.393 ; Counter_Control[0]                     ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[0]  ; Counter_Control[0]           ; Counter_Control[0] ; 1.000        ; 6.845      ; 9.256      ;
; -2.383 ; Counter_Control[0]                     ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[2] ; Counter_Control[0]           ; Counter_Control[0] ; 1.000        ; 6.193      ; 8.494      ;
; -2.380 ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|DFF2  ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[3]  ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 1.000        ; 5.289      ; 7.782      ;
; -2.379 ; Counter_Control[0]                     ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[1]  ; Counter_Control[0]           ; Counter_Control[0] ; 0.500        ; 6.844      ; 8.984      ;
; -2.375 ; Counter_Control[0]                     ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[0]  ; Counter_Control[0]           ; Counter_Control[0] ; 0.500        ; 6.845      ; 8.738      ;
; -2.328 ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|DFF3 ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[2] ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 1.000        ; 5.340      ; 7.762      ;
; -2.316 ; Counter_Control[0]                     ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[2] ; Counter_Control[0]           ; Counter_Control[0] ; 1.000        ; 6.336      ; 8.756      ;
; -2.315 ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|DFF1  ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[3]  ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 1.000        ; 5.289      ; 7.717      ;
; -2.296 ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|DFF3  ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[1]  ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 1.000        ; 5.290      ; 7.837      ;
; -2.277 ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|DFF0 ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[3] ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 1.000        ; 4.950      ; 7.130      ;
; -2.243 ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|DFF1 ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[1] ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 1.000        ; 5.457      ; 7.282      ;
; -2.211 ; Counter_Control[0]                     ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[3] ; Counter_Control[0]           ; Counter_Control[0] ; 0.500        ; 6.492      ; 7.843      ;
; -2.208 ; Counter_Control[0]                     ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[3] ; Counter_Control[0]           ; Counter_Control[0] ; 0.500        ; 6.192      ; 7.813      ;
; -2.166 ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|DFF0  ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[3]  ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 1.000        ; 5.289      ; 7.568      ;
; -2.136 ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|DFF3 ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[0] ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 1.000        ; 4.952      ; 7.098      ;
; -2.125 ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|DFF0 ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[3] ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 1.000        ; 5.496      ; 7.251      ;
; -2.122 ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|DFF0 ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[0] ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 1.000        ; 4.952      ; 7.084      ;
; -2.093 ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|DFF1 ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[2] ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 1.000        ; 5.340      ; 7.527      ;
; -2.055 ; RCC:inst|TLCF:inst|TLC_Mk3:inst|DFF2   ; RCC:inst|TLCF:inst|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[0]   ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 1.000        ; 5.064      ; 6.400      ;
; -2.049 ; RCC:inst|TLCF:inst|TLC_Mk3:inst|DFF2   ; RCC:inst|TLCF:inst|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[1]   ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 1.000        ; 5.049      ; 7.348      ;
; -2.037 ; Counter_Control[0]                     ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[1]  ; Counter_Control[0]           ; Counter_Control[0] ; 1.000        ; 6.844      ; 9.142      ;
; -2.006 ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|DFF0 ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[2] ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 1.000        ; 5.340      ; 7.440      ;
; -1.881 ; Counter_Control[0]                     ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[3] ; Counter_Control[0]           ; Counter_Control[0] ; 1.000        ; 6.492      ; 8.013      ;
; -1.862 ; Counter_Control[0]                     ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[3] ; Counter_Control[0]           ; Counter_Control[0] ; 1.000        ; 6.192      ; 7.967      ;
; -1.816 ; RCC:inst|TLCF:inst|TLC_Mk3:inst|DFF1   ; RCC:inst|TLCF:inst|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[0]   ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 1.000        ; 5.055      ; 6.152      ;
; -1.749 ; Counter_Control[0]                     ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[3]  ; Counter_Control[0]           ; Counter_Control[0] ; 0.500        ; 6.843      ; 8.215      ;
; -1.718 ; RCC:inst|TLCF:inst|TLC_Mk3:inst|DFF0   ; RCC:inst|TLCF:inst|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[1]   ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 1.000        ; 5.040      ; 7.008      ;
; -1.605 ; RCC:inst|TLCF:inst|TLC_Mk3:inst|DFF3   ; RCC:inst|TLCF:inst|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[0]   ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 1.000        ; 5.055      ; 5.941      ;
; -1.420 ; Counter_Control[0]                     ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[3]  ; Counter_Control[0]           ; Counter_Control[0] ; 1.000        ; 6.843      ; 8.386      ;
; -0.831 ; Counter_Control[0]                     ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[0] ; Counter_Control[0]           ; Counter_Control[0] ; 0.500        ; 6.194      ; 6.545      ;
; -0.699 ; RCC:inst|TLCF:inst|TLC_Mk3:inst|DFF0   ; RCC:inst|TLCF:inst|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[0]   ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 1.000        ; 5.055      ; 5.035      ;
; -0.600 ; Counter_Control[0]                     ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[0] ; Counter_Control[0]           ; Counter_Control[0] ; 1.000        ; 6.194      ; 6.814      ;
; -0.301 ; Counter_Control[0]                     ; RCC:inst|TLCF:inst|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[0]   ; Counter_Control[0]           ; Counter_Control[0] ; 0.500        ; 6.540      ; 5.632      ;
; 0.094  ; Counter_Control[0]                     ; RCC:inst|TLCF:inst|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[0]   ; Counter_Control[0]           ; Counter_Control[0] ; 1.000        ; 6.540      ; 5.737      ;
+--------+----------------------------------------+------------------------------------------------------------------+------------------------------+--------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'switch_debouncer:inst4|clock_divider_1024:inst|inst10'                                                                                                                                                                                                ;
+--------+--------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                              ; To Node                                                ; Launch Clock                                           ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; -2.228 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst1  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst10 ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.069     ; 3.158      ;
; -2.097 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst2  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst10 ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.069     ; 3.027      ;
; -1.988 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst4  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst10 ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.069     ; 2.918      ;
; -1.860 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst3  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst10 ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.069     ; 2.790      ;
; -1.763 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst5  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst10 ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.069     ; 2.693      ;
; -1.727 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst7  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst10 ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.069     ; 2.657      ;
; -1.662 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst6  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst10 ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.069     ; 2.592      ;
; -1.402 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst8  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst10 ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.069     ; 2.332      ;
; -1.381 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst9  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst10 ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.069     ; 2.311      ;
; -1.200 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst10 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst10 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst10 ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 0.500        ; 2.518      ; 4.440      ;
; -0.911 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst10 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst10 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst10 ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; 2.518      ; 4.651      ;
; -0.874 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst1  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst8  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.069     ; 1.804      ;
; -0.743 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst2  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst8  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.069     ; 1.673      ;
; -0.640 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst5  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst9  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.069     ; 1.570      ;
; -0.634 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst4  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst8  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.069     ; 1.564      ;
; -0.541 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst1  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst5  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.069     ; 1.471      ;
; -0.539 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst1  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst7  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.069     ; 1.469      ;
; -0.539 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst1  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst9  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.069     ; 1.469      ;
; -0.538 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst1  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst6  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.069     ; 1.468      ;
; -0.506 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst3  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst8  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.069     ; 1.436      ;
; -0.500 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst6  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst9  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.069     ; 1.430      ;
; -0.410 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst2  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst5  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.069     ; 1.340      ;
; -0.409 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst5  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst8  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.069     ; 1.339      ;
; -0.408 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst2  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst7  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.069     ; 1.338      ;
; -0.408 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst2  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst9  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.069     ; 1.338      ;
; -0.407 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst2  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst6  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.069     ; 1.337      ;
; -0.373 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst7  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst8  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.069     ; 1.303      ;
; -0.370 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst7  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst9  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.069     ; 1.300      ;
; -0.308 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst6  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst8  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.069     ; 1.238      ;
; -0.301 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst4  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst5  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.069     ; 1.231      ;
; -0.299 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst4  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst7  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.069     ; 1.229      ;
; -0.299 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst4  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst9  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.069     ; 1.229      ;
; -0.298 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst4  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst6  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.069     ; 1.228      ;
; -0.194 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst2  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst4  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.069     ; 1.124      ;
; -0.194 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst2  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst3  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.069     ; 1.124      ;
; -0.186 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst6  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst7  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.069     ; 1.116      ;
; -0.173 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst3  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst5  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.069     ; 1.103      ;
; -0.171 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst3  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst7  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.069     ; 1.101      ;
; -0.171 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst3  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst9  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.069     ; 1.101      ;
; -0.170 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst3  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst6  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.069     ; 1.100      ;
; -0.162 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst3  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst4  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.069     ; 1.092      ;
; -0.085 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst1  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst4  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.069     ; 1.015      ;
; -0.079 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst5  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst7  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.069     ; 1.009      ;
; -0.079 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst5  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst6  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.069     ; 1.009      ;
; -0.021 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst8  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst9  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.069     ; 0.951      ;
; 0.162  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst1  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst2  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.069     ; 0.768      ;
; 0.163  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst1  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst3  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.069     ; 0.767      ;
; 0.247  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst1  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst1  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.069     ; 0.683      ;
; 0.247  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst8  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst8  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.069     ; 0.683      ;
; 0.247  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst9  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst9  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.069     ; 0.683      ;
; 0.247  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst5  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst5  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.069     ; 0.683      ;
; 0.247  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst7  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst7  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.069     ; 0.683      ;
; 0.247  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst6  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst6  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.069     ; 0.683      ;
; 0.247  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst4  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst4  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.069     ; 0.683      ;
; 0.247  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst3  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst3  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.069     ; 0.683      ;
; 0.247  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst2  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst2  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.069     ; 0.683      ;
+--------+--------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'Board_Clock'                                                                                                                                                                                             ;
+--------+-------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                             ; To Node                                               ; Launch Clock                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; -2.136 ; switch_debouncer:inst4|clock_divider_1024:inst|inst1  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; Board_Clock                                           ; Board_Clock ; 1.000        ; -0.072     ; 3.063      ;
; -1.990 ; switch_debouncer:inst4|clock_divider_1024:inst|inst2  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; Board_Clock                                           ; Board_Clock ; 1.000        ; -0.072     ; 2.917      ;
; -1.882 ; switch_debouncer:inst4|clock_divider_1024:inst|inst4  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; Board_Clock                                           ; Board_Clock ; 1.000        ; -0.072     ; 2.809      ;
; -1.755 ; switch_debouncer:inst4|clock_divider_1024:inst|inst3  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; Board_Clock                                           ; Board_Clock ; 1.000        ; -0.072     ; 2.682      ;
; -1.672 ; switch_debouncer:inst4|clock_divider_1024:inst|inst5  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; Board_Clock                                           ; Board_Clock ; 1.000        ; -0.072     ; 2.599      ;
; -1.622 ; switch_debouncer:inst4|clock_divider_1024:inst|inst7  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; Board_Clock                                           ; Board_Clock ; 1.000        ; -0.072     ; 2.549      ;
; -1.551 ; switch_debouncer:inst4|clock_divider_1024:inst|inst6  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; Board_Clock                                           ; Board_Clock ; 1.000        ; -0.072     ; 2.478      ;
; -1.335 ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; Board_Clock ; 0.500        ; 2.697      ; 4.734      ;
; -1.312 ; switch_debouncer:inst4|clock_divider_1024:inst|inst8  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; Board_Clock                                           ; Board_Clock ; 1.000        ; -0.072     ; 2.239      ;
; -1.160 ; switch_debouncer:inst4|clock_divider_1024:inst|inst9  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; Board_Clock                                           ; Board_Clock ; 1.000        ; -0.072     ; 2.087      ;
; -0.917 ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; Board_Clock ; 1.000        ; 2.697      ; 4.816      ;
; -0.882 ; switch_debouncer:inst4|clock_divider_1024:inst|inst1  ; switch_debouncer:inst4|clock_divider_1024:inst|inst8  ; Board_Clock                                           ; Board_Clock ; 1.000        ; -0.072     ; 1.809      ;
; -0.819 ; switch_debouncer:inst4|clock_divider_1024:inst|inst5  ; switch_debouncer:inst4|clock_divider_1024:inst|inst9  ; Board_Clock                                           ; Board_Clock ; 1.000        ; -0.072     ; 1.746      ;
; -0.736 ; switch_debouncer:inst4|clock_divider_1024:inst|inst2  ; switch_debouncer:inst4|clock_divider_1024:inst|inst8  ; Board_Clock                                           ; Board_Clock ; 1.000        ; -0.072     ; 1.663      ;
; -0.661 ; switch_debouncer:inst4|clock_divider_1024:inst|inst6  ; switch_debouncer:inst4|clock_divider_1024:inst|inst9  ; Board_Clock                                           ; Board_Clock ; 1.000        ; -0.072     ; 1.588      ;
; -0.628 ; switch_debouncer:inst4|clock_divider_1024:inst|inst4  ; switch_debouncer:inst4|clock_divider_1024:inst|inst8  ; Board_Clock                                           ; Board_Clock ; 1.000        ; -0.072     ; 1.555      ;
; -0.559 ; switch_debouncer:inst4|clock_divider_1024:inst|inst1  ; switch_debouncer:inst4|clock_divider_1024:inst|inst6  ; Board_Clock                                           ; Board_Clock ; 1.000        ; -0.072     ; 1.486      ;
; -0.558 ; switch_debouncer:inst4|clock_divider_1024:inst|inst1  ; switch_debouncer:inst4|clock_divider_1024:inst|inst5  ; Board_Clock                                           ; Board_Clock ; 1.000        ; -0.072     ; 1.485      ;
; -0.554 ; switch_debouncer:inst4|clock_divider_1024:inst|inst1  ; switch_debouncer:inst4|clock_divider_1024:inst|inst9  ; Board_Clock                                           ; Board_Clock ; 1.000        ; -0.072     ; 1.481      ;
; -0.553 ; switch_debouncer:inst4|clock_divider_1024:inst|inst1  ; switch_debouncer:inst4|clock_divider_1024:inst|inst7  ; Board_Clock                                           ; Board_Clock ; 1.000        ; -0.072     ; 1.480      ;
; -0.542 ; switch_debouncer:inst4|clock_divider_1024:inst|inst7  ; switch_debouncer:inst4|clock_divider_1024:inst|inst9  ; Board_Clock                                           ; Board_Clock ; 1.000        ; -0.072     ; 1.469      ;
; -0.501 ; switch_debouncer:inst4|clock_divider_1024:inst|inst3  ; switch_debouncer:inst4|clock_divider_1024:inst|inst8  ; Board_Clock                                           ; Board_Clock ; 1.000        ; -0.072     ; 1.428      ;
; -0.418 ; switch_debouncer:inst4|clock_divider_1024:inst|inst5  ; switch_debouncer:inst4|clock_divider_1024:inst|inst8  ; Board_Clock                                           ; Board_Clock ; 1.000        ; -0.072     ; 1.345      ;
; -0.413 ; switch_debouncer:inst4|clock_divider_1024:inst|inst2  ; switch_debouncer:inst4|clock_divider_1024:inst|inst6  ; Board_Clock                                           ; Board_Clock ; 1.000        ; -0.072     ; 1.340      ;
; -0.412 ; switch_debouncer:inst4|clock_divider_1024:inst|inst2  ; switch_debouncer:inst4|clock_divider_1024:inst|inst5  ; Board_Clock                                           ; Board_Clock ; 1.000        ; -0.072     ; 1.339      ;
; -0.408 ; switch_debouncer:inst4|clock_divider_1024:inst|inst2  ; switch_debouncer:inst4|clock_divider_1024:inst|inst9  ; Board_Clock                                           ; Board_Clock ; 1.000        ; -0.072     ; 1.335      ;
; -0.407 ; switch_debouncer:inst4|clock_divider_1024:inst|inst2  ; switch_debouncer:inst4|clock_divider_1024:inst|inst7  ; Board_Clock                                           ; Board_Clock ; 1.000        ; -0.072     ; 1.334      ;
; -0.368 ; switch_debouncer:inst4|clock_divider_1024:inst|inst7  ; switch_debouncer:inst4|clock_divider_1024:inst|inst8  ; Board_Clock                                           ; Board_Clock ; 1.000        ; -0.072     ; 1.295      ;
; -0.305 ; switch_debouncer:inst4|clock_divider_1024:inst|inst4  ; switch_debouncer:inst4|clock_divider_1024:inst|inst6  ; Board_Clock                                           ; Board_Clock ; 1.000        ; -0.072     ; 1.232      ;
; -0.304 ; switch_debouncer:inst4|clock_divider_1024:inst|inst4  ; switch_debouncer:inst4|clock_divider_1024:inst|inst5  ; Board_Clock                                           ; Board_Clock ; 1.000        ; -0.072     ; 1.231      ;
; -0.300 ; switch_debouncer:inst4|clock_divider_1024:inst|inst4  ; switch_debouncer:inst4|clock_divider_1024:inst|inst9  ; Board_Clock                                           ; Board_Clock ; 1.000        ; -0.072     ; 1.227      ;
; -0.299 ; switch_debouncer:inst4|clock_divider_1024:inst|inst4  ; switch_debouncer:inst4|clock_divider_1024:inst|inst7  ; Board_Clock                                           ; Board_Clock ; 1.000        ; -0.072     ; 1.226      ;
; -0.297 ; switch_debouncer:inst4|clock_divider_1024:inst|inst6  ; switch_debouncer:inst4|clock_divider_1024:inst|inst8  ; Board_Clock                                           ; Board_Clock ; 1.000        ; -0.072     ; 1.224      ;
; -0.204 ; switch_debouncer:inst4|clock_divider_1024:inst|inst1  ; switch_debouncer:inst4|clock_divider_1024:inst|inst3  ; Board_Clock                                           ; Board_Clock ; 1.000        ; -0.072     ; 1.131      ;
; -0.203 ; switch_debouncer:inst4|clock_divider_1024:inst|inst1  ; switch_debouncer:inst4|clock_divider_1024:inst|inst4  ; Board_Clock                                           ; Board_Clock ; 1.000        ; -0.072     ; 1.130      ;
; -0.200 ; switch_debouncer:inst4|clock_divider_1024:inst|inst5  ; switch_debouncer:inst4|clock_divider_1024:inst|inst7  ; Board_Clock                                           ; Board_Clock ; 1.000        ; -0.072     ; 1.127      ;
; -0.188 ; switch_debouncer:inst4|clock_divider_1024:inst|inst3  ; switch_debouncer:inst4|clock_divider_1024:inst|inst4  ; Board_Clock                                           ; Board_Clock ; 1.000        ; -0.072     ; 1.115      ;
; -0.178 ; switch_debouncer:inst4|clock_divider_1024:inst|inst3  ; switch_debouncer:inst4|clock_divider_1024:inst|inst6  ; Board_Clock                                           ; Board_Clock ; 1.000        ; -0.072     ; 1.105      ;
; -0.177 ; switch_debouncer:inst4|clock_divider_1024:inst|inst3  ; switch_debouncer:inst4|clock_divider_1024:inst|inst5  ; Board_Clock                                           ; Board_Clock ; 1.000        ; -0.072     ; 1.104      ;
; -0.173 ; switch_debouncer:inst4|clock_divider_1024:inst|inst3  ; switch_debouncer:inst4|clock_divider_1024:inst|inst9  ; Board_Clock                                           ; Board_Clock ; 1.000        ; -0.072     ; 1.100      ;
; -0.172 ; switch_debouncer:inst4|clock_divider_1024:inst|inst3  ; switch_debouncer:inst4|clock_divider_1024:inst|inst7  ; Board_Clock                                           ; Board_Clock ; 1.000        ; -0.072     ; 1.099      ;
; -0.086 ; switch_debouncer:inst4|clock_divider_1024:inst|inst5  ; switch_debouncer:inst4|clock_divider_1024:inst|inst6  ; Board_Clock                                           ; Board_Clock ; 1.000        ; -0.072     ; 1.013      ;
; -0.066 ; switch_debouncer:inst4|clock_divider_1024:inst|inst6  ; switch_debouncer:inst4|clock_divider_1024:inst|inst7  ; Board_Clock                                           ; Board_Clock ; 1.000        ; -0.072     ; 0.993      ;
; -0.027 ; switch_debouncer:inst4|clock_divider_1024:inst|inst8  ; switch_debouncer:inst4|clock_divider_1024:inst|inst9  ; Board_Clock                                           ; Board_Clock ; 1.000        ; -0.072     ; 0.954      ;
; 0.040  ; switch_debouncer:inst4|clock_divider_1024:inst|inst1  ; switch_debouncer:inst4|clock_divider_1024:inst|inst2  ; Board_Clock                                           ; Board_Clock ; 1.000        ; -0.072     ; 0.887      ;
; 0.050  ; switch_debouncer:inst4|clock_divider_1024:inst|inst2  ; switch_debouncer:inst4|clock_divider_1024:inst|inst3  ; Board_Clock                                           ; Board_Clock ; 1.000        ; -0.072     ; 0.877      ;
; 0.051  ; switch_debouncer:inst4|clock_divider_1024:inst|inst2  ; switch_debouncer:inst4|clock_divider_1024:inst|inst4  ; Board_Clock                                           ; Board_Clock ; 1.000        ; -0.072     ; 0.876      ;
; 0.244  ; switch_debouncer:inst4|clock_divider_1024:inst|inst1  ; switch_debouncer:inst4|clock_divider_1024:inst|inst1  ; Board_Clock                                           ; Board_Clock ; 1.000        ; -0.072     ; 0.683      ;
; 0.244  ; switch_debouncer:inst4|clock_divider_1024:inst|inst8  ; switch_debouncer:inst4|clock_divider_1024:inst|inst8  ; Board_Clock                                           ; Board_Clock ; 1.000        ; -0.072     ; 0.683      ;
; 0.244  ; switch_debouncer:inst4|clock_divider_1024:inst|inst9  ; switch_debouncer:inst4|clock_divider_1024:inst|inst9  ; Board_Clock                                           ; Board_Clock ; 1.000        ; -0.072     ; 0.683      ;
; 0.244  ; switch_debouncer:inst4|clock_divider_1024:inst|inst6  ; switch_debouncer:inst4|clock_divider_1024:inst|inst6  ; Board_Clock                                           ; Board_Clock ; 1.000        ; -0.072     ; 0.683      ;
; 0.244  ; switch_debouncer:inst4|clock_divider_1024:inst|inst5  ; switch_debouncer:inst4|clock_divider_1024:inst|inst5  ; Board_Clock                                           ; Board_Clock ; 1.000        ; -0.072     ; 0.683      ;
; 0.244  ; switch_debouncer:inst4|clock_divider_1024:inst|inst7  ; switch_debouncer:inst4|clock_divider_1024:inst|inst7  ; Board_Clock                                           ; Board_Clock ; 1.000        ; -0.072     ; 0.683      ;
; 0.244  ; switch_debouncer:inst4|clock_divider_1024:inst|inst3  ; switch_debouncer:inst4|clock_divider_1024:inst|inst3  ; Board_Clock                                           ; Board_Clock ; 1.000        ; -0.072     ; 0.683      ;
; 0.244  ; switch_debouncer:inst4|clock_divider_1024:inst|inst4  ; switch_debouncer:inst4|clock_divider_1024:inst|inst4  ; Board_Clock                                           ; Board_Clock ; 1.000        ; -0.072     ; 0.683      ;
; 0.244  ; switch_debouncer:inst4|clock_divider_1024:inst|inst2  ; switch_debouncer:inst4|clock_divider_1024:inst|inst2  ; Board_Clock                                           ; Board_Clock ; 1.000        ; -0.072     ; 0.683      ;
+--------+-------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'Counter_Control[0]'                                                                                                                                                                 ;
+--------+----------------------------------------+------------------------------------------------------------------+------------------------------+--------------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                                          ; Launch Clock                 ; Latch Clock        ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+------------------------------------------------------------------+------------------------------+--------------------+--------------+------------+------------+
; -1.500 ; Counter_Control[0]                     ; RCC:inst|TLCF:inst|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[0]   ; Counter_Control[0]           ; Counter_Control[0] ; 0.000        ; 6.790      ; 5.290      ;
; -1.349 ; RCC:inst|TLCF:inst|TLC_Mk3:inst|DFF3   ; RCC:inst|TLCF:inst|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[0]   ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 0.000        ; 5.382      ; 4.063      ;
; -1.057 ; RCC:inst|TLCF:inst|TLC_Mk3:inst|DFF0   ; RCC:inst|TLCF:inst|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[0]   ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 0.000        ; 5.382      ; 4.355      ;
; -1.057 ; Counter_Control[0]                     ; RCC:inst|TLCF:inst|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[0]   ; Counter_Control[0]           ; Counter_Control[0] ; -0.500       ; 6.790      ; 5.253      ;
; -0.951 ; RCC:inst|TLCF:inst|TLC_Mk3:inst|DFF1   ; RCC:inst|TLCF:inst|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[2]   ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 0.000        ; 5.380      ; 4.459      ;
; -0.566 ; Counter_Control[0]                     ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[0] ; Counter_Control[0]           ; Counter_Control[0] ; 0.000        ; 6.428      ; 5.862      ;
; -0.503 ; Counter_Control[0]                     ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[1]  ; Counter_Control[0]           ; Counter_Control[0] ; 0.000        ; 7.105      ; 6.602      ;
; -0.489 ; Counter_Control[0]                     ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[1] ; Counter_Control[0]           ; Counter_Control[0] ; 0.000        ; 6.427      ; 5.938      ;
; -0.454 ; Counter_Control[0]                     ; RCC:inst|TLCF:inst|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[1]   ; Counter_Control[0]           ; Counter_Control[0] ; 0.000        ; 6.774      ; 6.320      ;
; -0.439 ; RCC:inst|TLCF:inst|TLC_Mk3:inst|DFF3   ; RCC:inst|TLCF:inst|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[2]   ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 0.000        ; 5.380      ; 4.971      ;
; -0.402 ; Counter_Control[0]                     ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[0]  ; Counter_Control[0]           ; Counter_Control[0] ; 0.000        ; 7.107      ; 6.705      ;
; -0.374 ; Counter_Control[0]                     ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[1] ; Counter_Control[0]           ; Counter_Control[0] ; 0.000        ; 6.742      ; 6.368      ;
; -0.363 ; Counter_Control[0]                     ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[0] ; Counter_Control[0]           ; Counter_Control[0] ; 0.000        ; 6.760      ; 6.397      ;
; -0.214 ; Counter_Control[0]                     ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[3]  ; Counter_Control[0]           ; Counter_Control[0] ; 0.000        ; 7.104      ; 6.890      ;
; -0.207 ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|DFF1 ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[2] ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 0.000        ; 5.636      ; 5.459      ;
; -0.201 ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|DFF2  ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[2]  ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 0.000        ; 5.630      ; 5.459      ;
; -0.186 ; Counter_Control[0]                     ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[2] ; Counter_Control[0]           ; Counter_Control[0] ; 0.000        ; 6.427      ; 6.241      ;
; -0.157 ; Counter_Control[0]                     ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[2]  ; Counter_Control[0]           ; Counter_Control[0] ; 0.000        ; 7.105      ; 6.948      ;
; -0.148 ; Counter_Control[0]                     ; RCC:inst|TLCF:inst|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[3]   ; Counter_Control[0]           ; Counter_Control[0] ; 0.000        ; 6.790      ; 6.642      ;
; -0.144 ; Counter_Control[0]                     ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[3] ; Counter_Control[0]           ; Counter_Control[0] ; 0.000        ; 6.759      ; 6.615      ;
; -0.133 ; Counter_Control[0]                     ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[1]  ; Counter_Control[0]           ; Counter_Control[0] ; -0.500       ; 7.105      ; 6.492      ;
; -0.108 ; Counter_Control[0]                     ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[0] ; Counter_Control[0]           ; Counter_Control[0] ; -0.500       ; 6.428      ; 5.840      ;
; -0.107 ; Counter_Control[0]                     ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[1] ; Counter_Control[0]           ; Counter_Control[0] ; -0.500       ; 6.427      ; 5.840      ;
; -0.089 ; Counter_Control[0]                     ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[3]  ; Counter_Control[0]           ; Counter_Control[0] ; -0.500       ; 7.104      ; 6.535      ;
; -0.072 ; Counter_Control[0]                     ; RCC:inst|TLCF:inst|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[1]   ; Counter_Control[0]           ; Counter_Control[0] ; -0.500       ; 6.774      ; 6.222      ;
; -0.049 ; Counter_Control[0]                     ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[1] ; Counter_Control[0]           ; Counter_Control[0] ; -0.500       ; 6.742      ; 6.213      ;
; -0.029 ; Counter_Control[0]                     ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[2]  ; Counter_Control[0]           ; Counter_Control[0] ; -0.500       ; 7.105      ; 6.596      ;
; -0.017 ; RCC:inst|TLCF:inst|TLC_Mk3:inst|DFF1   ; RCC:inst|TLCF:inst|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[0]   ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 0.000        ; 5.382      ; 5.395      ;
; -0.007 ; Counter_Control[0]                     ; RCC:inst|TLCF:inst|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[3]   ; Counter_Control[0]           ; Counter_Control[0] ; -0.500       ; 6.790      ; 6.303      ;
; 0.001  ; Counter_Control[0]                     ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[3] ; Counter_Control[0]           ; Counter_Control[0] ; 0.000        ; 6.427      ; 6.428      ;
; 0.003  ; Counter_Control[0]                     ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[2] ; Counter_Control[0]           ; Counter_Control[0] ; 0.000        ; 6.575      ; 6.578      ;
; 0.012  ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|DFF3 ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[3] ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 0.000        ; 5.820      ; 5.862      ;
; 0.034  ; Counter_Control[0]                     ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[3] ; Counter_Control[0]           ; Counter_Control[0] ; -0.500       ; 6.759      ; 6.313      ;
; 0.050  ; Counter_Control[0]                     ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[2] ; Counter_Control[0]           ; Counter_Control[0] ; -0.500       ; 6.427      ; 5.997      ;
; 0.077  ; Counter_Control[0]                     ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[0]  ; Counter_Control[0]           ; Counter_Control[0] ; -0.500       ; 7.107      ; 6.704      ;
; 0.113  ; Counter_Control[0]                     ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[0] ; Counter_Control[0]           ; Counter_Control[0] ; -0.500       ; 6.760      ; 6.393      ;
; 0.157  ; Counter_Control[0]                     ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[2] ; Counter_Control[0]           ; Counter_Control[0] ; -0.500       ; 6.575      ; 6.252      ;
; 0.175  ; Counter_Control[0]                     ; RCC:inst|TLCF:inst|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[2]   ; Counter_Control[0]           ; Counter_Control[0] ; 0.000        ; 6.788      ; 6.963      ;
; 0.187  ; Counter_Control[0]                     ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[3] ; Counter_Control[0]           ; Counter_Control[0] ; -0.500       ; 6.427      ; 6.134      ;
; 0.276  ; RCC:inst|TLCF:inst|TLC_Mk3:inst|DFF2   ; RCC:inst|TLCF:inst|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[0]   ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 0.000        ; 5.390      ; 5.696      ;
; 0.314  ; Counter_Control[0]                     ; RCC:inst|TLCF:inst|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[2]   ; Counter_Control[0]           ; Counter_Control[0] ; -0.500       ; 6.788      ; 6.622      ;
; 0.346  ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|DFF3 ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[2] ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 0.000        ; 5.636      ; 6.012      ;
; 0.613  ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|DFF0 ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[2] ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 0.000        ; 5.636      ; 6.279      ;
; 0.654  ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|DFF2 ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[3] ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 0.000        ; 5.820      ; 6.504      ;
; 0.664  ; RCC:inst|TLCF:inst|TLC_Mk3:inst|DFF2   ; RCC:inst|TLCF:inst|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[2]   ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 0.000        ; 5.388      ; 6.082      ;
; 0.681  ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|DFF0 ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[3] ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 0.000        ; 5.820      ; 6.531      ;
; 0.758  ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|DFF1 ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[1] ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 0.000        ; 5.803      ; 6.591      ;
; 0.760  ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|DFF3 ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[0] ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 0.000        ; 5.821      ; 6.611      ;
; 0.769  ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|DFF2 ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[1] ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 0.000        ; 5.803      ; 6.602      ;
; 0.797  ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|DFF1 ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[3] ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 0.000        ; 5.820      ; 6.647      ;
; 0.836  ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|DFF2 ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[2] ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 0.000        ; 5.636      ; 6.502      ;
; 0.878  ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|DFF1  ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[2]  ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 0.000        ; 5.630      ; 6.538      ;
; 0.884  ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|DFF0 ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[0] ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 0.000        ; 5.253      ; 6.167      ;
; 0.897  ; RCC:inst|TLCF:inst|TLC_Mk3:inst|DFF3   ; RCC:inst|TLCF:inst|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[1]   ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 0.000        ; 5.366      ; 6.293      ;
; 0.909  ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|DFF0 ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[0] ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 0.000        ; 5.821      ; 6.760      ;
; 0.910  ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|DFF1 ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[0] ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 0.000        ; 5.821      ; 6.761      ;
; 0.917  ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|DFF3 ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[1] ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 0.000        ; 5.803      ; 6.750      ;
; 0.936  ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|DFF3 ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[3] ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 0.000        ; 5.252      ; 6.218      ;
; 0.961  ; RCC:inst|TLCF:inst|TLC_Mk3:inst|DFF0   ; RCC:inst|TLCF:inst|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[1]   ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 0.000        ; 5.366      ; 6.357      ;
; 0.997  ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|DFF2 ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[2] ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 0.000        ; 5.252      ; 6.279      ;
; 1.002  ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|DFF3 ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[0] ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 0.000        ; 5.253      ; 6.285      ;
; 1.007  ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|DFF0 ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[1] ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 0.000        ; 5.803      ; 6.840      ;
; 1.028  ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|DFF1 ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[2] ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 0.000        ; 5.252      ; 6.310      ;
; 1.045  ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|DFF2 ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[0] ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 0.000        ; 5.821      ; 6.896      ;
; 1.091  ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|DFF3 ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[2] ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 0.000        ; 5.252      ; 6.373      ;
; 1.092  ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|DFF0  ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[2]  ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 0.000        ; 5.630      ; 6.752      ;
; 1.099  ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|DFF3  ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[2]  ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 0.000        ; 5.630      ; 6.759      ;
; 1.100  ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|DFF1 ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[3] ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 0.000        ; 5.252      ; 6.382      ;
; 1.107  ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|DFF2  ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[1]  ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 0.000        ; 5.630      ; 6.767      ;
; 1.116  ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|DFF2 ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[1] ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 0.000        ; 5.252      ; 6.398      ;
; 1.138  ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|DFF0 ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[1] ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 0.000        ; 5.252      ; 6.420      ;
; 1.140  ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|DFF3  ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[3]  ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 0.000        ; 5.629      ; 6.799      ;
; 1.148  ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|DFF0  ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[3]  ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 0.000        ; 5.629      ; 6.807      ;
; 1.170  ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|DFF0 ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[2] ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 0.000        ; 5.252      ; 6.452      ;
; 1.204  ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|DFF2 ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[0] ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 0.000        ; 5.253      ; 6.487      ;
; 1.206  ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|DFF1 ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[0] ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 0.000        ; 5.253      ; 6.489      ;
; 1.223  ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|DFF2 ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[3] ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 0.000        ; 5.252      ; 6.505      ;
; 1.243  ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|DFF0 ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[3] ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 0.000        ; 5.252      ; 6.525      ;
; 1.282  ; RCC:inst|TLCF:inst|TLC_Mk3:inst|DFF1   ; RCC:inst|TLCF:inst|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[3]   ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 0.000        ; 5.382      ; 6.694      ;
; 1.304  ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|DFF2  ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[3]  ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 0.000        ; 5.629      ; 6.963      ;
; 1.340  ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|DFF3 ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[1] ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 0.000        ; 5.252      ; 6.622      ;
; 1.383  ; RCC:inst|TLCF:inst|TLC_Mk3:inst|DFF2   ; RCC:inst|TLCF:inst|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[1]   ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 0.000        ; 5.374      ; 6.787      ;
; 1.386  ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|DFF3  ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[0]  ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 0.000        ; 5.632      ; 7.048      ;
; 1.390  ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|DFF1 ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[1] ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 0.000        ; 5.252      ; 6.672      ;
; 1.405  ; RCC:inst|TLCF:inst|TLC_Mk3:inst|DFF0   ; RCC:inst|TLCF:inst|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[3]   ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 0.000        ; 5.382      ; 6.817      ;
; 1.408  ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|DFF1  ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[3]  ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 0.000        ; 5.629      ; 7.067      ;
; 1.456  ; RCC:inst|TLCF:inst|TLC_Mk3:inst|DFF0   ; RCC:inst|TLCF:inst|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[2]   ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 0.000        ; 5.380      ; 6.866      ;
; 1.462  ; RCC:inst|TLCF:inst|TLC_Mk3:inst|DFF3   ; RCC:inst|TLCF:inst|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[3]   ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 0.000        ; 5.382      ; 6.874      ;
; 1.477  ; RCC:inst|TLCF:inst|TLC_Mk3:inst|DFF2   ; RCC:inst|TLCF:inst|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[3]   ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 0.000        ; 5.390      ; 6.897      ;
; 1.617  ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|DFF3  ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[1]  ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 0.000        ; 5.630      ; 7.277      ;
; 1.637  ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|DFF1  ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[0]  ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 0.000        ; 5.632      ; 7.299      ;
; 1.686  ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|DFF0  ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[0]  ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 0.000        ; 5.632      ; 7.348      ;
; 1.775  ; RCC:inst|TLCF:inst|TLC_Mk3:inst|DFF1   ; RCC:inst|TLCF:inst|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[1]   ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 0.000        ; 5.366      ; 7.171      ;
; 1.790  ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|DFF2  ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[0]  ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 0.000        ; 5.632      ; 7.452      ;
; 2.151  ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|DFF1  ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[1]  ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 0.000        ; 5.630      ; 7.811      ;
; 2.162  ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|DFF0  ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[1]  ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 0.000        ; 5.630      ; 7.822      ;
+--------+----------------------------------------+------------------------------------------------------------------+------------------------------+--------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'switch_debouncer:inst4|inst2'                                                                                                                                                                                                              ;
+-------+------------------------------------------------------------------+--------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                                                        ; To Node                                                                              ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------+--------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; 0.313 ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|DFF3                           ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register1|1bit_Register:inst3|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 0.000        ; 2.617      ; 3.101      ;
; 0.406 ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|DFF1                           ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register2|1bit_Register:inst1|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 0.000        ; 2.618      ; 3.195      ;
; 0.458 ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|DFF3                           ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register3|1bit_Register:inst3|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 0.000        ; 2.619      ; 3.248      ;
; 0.458 ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|DFF3                           ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register0|1bit_Register:inst3|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 0.000        ; 2.619      ; 3.248      ;
; 0.466 ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|DFF3                           ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register2|1bit_Register:inst3|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 0.000        ; 2.618      ; 3.255      ;
; 0.498 ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|DFF0                           ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register1|1bit_Register:inst|inst  ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 0.000        ; 2.386      ; 3.055      ;
; 0.534 ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|DFF2                           ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register1|1bit_Register:inst2|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 0.000        ; 2.617      ; 3.322      ;
; 0.556 ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|DFF1                           ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register3|1bit_Register:inst1|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 0.000        ; 2.619      ; 3.346      ;
; 0.556 ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|DFF1                           ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register0|1bit_Register:inst1|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 0.000        ; 2.619      ; 3.346      ;
; 0.564 ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|DFF0                           ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register1|1bit_Register:inst|inst  ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 0.000        ; 2.622      ; 3.357      ;
; 0.611 ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|DFF0                           ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register0|1bit_Register:inst|inst  ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 0.000        ; 2.388      ; 3.170      ;
; 0.619 ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|DFF2                           ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register3|1bit_Register:inst2|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 0.000        ; 2.619      ; 3.409      ;
; 0.620 ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|DFF2                           ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register0|1bit_Register:inst2|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 0.000        ; 2.619      ; 3.410      ;
; 0.626 ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|DFF1                           ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register1|1bit_Register:inst1|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 0.000        ; 2.617      ; 3.414      ;
; 0.646 ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|DFF1                           ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register2|1bit_Register:inst1|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 0.000        ; 2.382      ; 3.199      ;
; 0.677 ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|DFF2                           ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register1|1bit_Register:inst2|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 0.000        ; 2.381      ; 3.229      ;
; 0.677 ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|DFF0                           ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register0|1bit_Register:inst|inst  ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 0.000        ; 2.624      ; 3.472      ;
; 0.719 ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|DFF3                           ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register1|1bit_Register:inst3|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 0.000        ; 2.381      ; 3.271      ;
; 0.762 ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|DFF2                           ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register3|1bit_Register:inst2|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 0.000        ; 2.383      ; 3.316      ;
; 0.763 ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|DFF2                           ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register0|1bit_Register:inst2|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 0.000        ; 2.383      ; 3.317      ;
; 0.784 ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|DFF3                            ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register1|1bit_Register:inst3|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 0.000        ; 2.081      ; 3.036      ;
; 0.789 ; RCC:inst|TLCF:inst|TLC_Mk3:inst|DFF2                             ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register1|1bit_Register:inst2|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 0.000        ; 2.156      ; 3.116      ;
; 0.795 ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|DFF0                           ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register2|1bit_Register:inst|inst  ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 0.000        ; 2.389      ; 3.355      ;
; 0.795 ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|DFF0                           ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register3|1bit_Register:inst|inst  ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 0.000        ; 2.389      ; 3.355      ;
; 0.796 ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|DFF1                           ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register3|1bit_Register:inst1|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 0.000        ; 2.383      ; 3.350      ;
; 0.796 ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|DFF1                           ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register0|1bit_Register:inst1|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 0.000        ; 2.383      ; 3.350      ;
; 0.821 ; RCC:inst|TLCF:inst|TLC_Mk3:inst|DFF0                             ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register1|1bit_Register:inst|inst  ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 0.000        ; 2.153      ; 3.145      ;
; 0.844 ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|DFF2                           ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register2|1bit_Register:inst2|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 0.000        ; 2.618      ; 3.633      ;
; 0.861 ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|DFF0                           ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register2|1bit_Register:inst|inst  ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 0.000        ; 2.625      ; 3.657      ;
; 0.861 ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|DFF0                           ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register3|1bit_Register:inst|inst  ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 0.000        ; 2.625      ; 3.657      ;
; 0.864 ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|DFF3                           ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register3|1bit_Register:inst3|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 0.000        ; 2.383      ; 3.418      ;
; 0.864 ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|DFF3                           ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register0|1bit_Register:inst3|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 0.000        ; 2.383      ; 3.418      ;
; 0.866 ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|DFF1                           ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register1|1bit_Register:inst1|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 0.000        ; 2.381      ; 3.418      ;
; 0.872 ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|DFF3                           ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register2|1bit_Register:inst3|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 0.000        ; 2.382      ; 3.425      ;
; 0.874 ; RCC:inst|TLCF:inst|TLC_Mk3:inst|DFF2                             ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register3|1bit_Register:inst2|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 0.000        ; 2.158      ; 3.203      ;
; 0.875 ; RCC:inst|TLCF:inst|TLC_Mk3:inst|DFF2                             ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register0|1bit_Register:inst2|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 0.000        ; 2.158      ; 3.204      ;
; 0.893 ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|DFF0                            ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register1|1bit_Register:inst|inst  ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 0.000        ; 2.086      ; 3.150      ;
; 0.898 ; RCC:inst|TLCF:inst|TLC_Mk3:inst|DFF3                             ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register1|1bit_Register:inst3|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 0.000        ; 2.148      ; 3.217      ;
; 0.901 ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|DFF2                            ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register1|1bit_Register:inst2|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 0.000        ; 2.081      ; 3.153      ;
; 0.929 ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|DFF3                            ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register3|1bit_Register:inst3|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 0.000        ; 2.083      ; 3.183      ;
; 0.929 ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|DFF3                            ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register0|1bit_Register:inst3|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 0.000        ; 2.083      ; 3.183      ;
; 0.934 ; RCC:inst|TLCF:inst|TLC_Mk3:inst|DFF0                             ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register0|1bit_Register:inst|inst  ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 0.000        ; 2.155      ; 3.260      ;
; 0.937 ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|DFF3                            ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register2|1bit_Register:inst3|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 0.000        ; 2.082      ; 3.190      ;
; 0.986 ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|DFF2                            ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register3|1bit_Register:inst2|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 0.000        ; 2.083      ; 3.240      ;
; 0.987 ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|DFF2                           ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register2|1bit_Register:inst2|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 0.000        ; 2.382      ; 3.540      ;
; 0.987 ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|DFF2                            ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register0|1bit_Register:inst2|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 0.000        ; 2.083      ; 3.241      ;
; 1.006 ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|DFF0                            ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register0|1bit_Register:inst|inst  ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 0.000        ; 2.088      ; 3.265      ;
; 1.043 ; RCC:inst|TLCF:inst|TLC_Mk3:inst|DFF3                             ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register3|1bit_Register:inst3|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 0.000        ; 2.150      ; 3.364      ;
; 1.043 ; RCC:inst|TLCF:inst|TLC_Mk3:inst|DFF3                             ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register0|1bit_Register:inst3|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 0.000        ; 2.150      ; 3.364      ;
; 1.051 ; RCC:inst|TLCF:inst|TLC_Mk3:inst|DFF3                             ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register2|1bit_Register:inst3|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 0.000        ; 2.149      ; 3.371      ;
; 1.099 ; RCC:inst|TLCF:inst|TLC_Mk3:inst|DFF2                             ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register2|1bit_Register:inst2|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 0.000        ; 2.157      ; 3.427      ;
; 1.118 ; RCC:inst|TLCF:inst|TLC_Mk3:inst|DFF0                             ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register2|1bit_Register:inst|inst  ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 0.000        ; 2.156      ; 3.445      ;
; 1.118 ; RCC:inst|TLCF:inst|TLC_Mk3:inst|DFF0                             ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register3|1bit_Register:inst|inst  ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 0.000        ; 2.156      ; 3.445      ;
; 1.190 ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|DFF0                            ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register2|1bit_Register:inst|inst  ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 0.000        ; 2.089      ; 3.450      ;
; 1.190 ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|DFF0                            ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register3|1bit_Register:inst|inst  ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 0.000        ; 2.089      ; 3.450      ;
; 1.211 ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|DFF2                            ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register2|1bit_Register:inst2|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 0.000        ; 2.082      ; 3.464      ;
; 1.932 ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|DFF1                            ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register2|1bit_Register:inst1|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 0.000        ; 2.082      ; 4.185      ;
; 2.043 ; RCC:inst|TLCF:inst|TLC_Mk3:inst|DFF1                             ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register2|1bit_Register:inst1|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 0.000        ; 2.149      ; 4.363      ;
; 2.082 ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|DFF1                            ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register3|1bit_Register:inst1|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 0.000        ; 2.083      ; 4.336      ;
; 2.082 ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|DFF1                            ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register0|1bit_Register:inst1|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 0.000        ; 2.083      ; 4.336      ;
; 2.152 ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|DFF1                            ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register1|1bit_Register:inst1|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 0.000        ; 2.081      ; 4.404      ;
; 2.193 ; RCC:inst|TLCF:inst|TLC_Mk3:inst|DFF1                             ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register3|1bit_Register:inst1|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 0.000        ; 2.150      ; 4.514      ;
; 2.193 ; RCC:inst|TLCF:inst|TLC_Mk3:inst|DFF1                             ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register0|1bit_Register:inst1|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 0.000        ; 2.150      ; 4.514      ;
; 2.263 ; RCC:inst|TLCF:inst|TLC_Mk3:inst|DFF1                             ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register1|1bit_Register:inst1|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 0.000        ; 2.148      ; 4.582      ;
; 4.811 ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[3] ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|DFF0                                               ; Counter_Control[0]           ; switch_debouncer:inst4|inst2 ; 0.000        ; -4.950     ; 0.062      ;
; 4.811 ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[1] ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|DFF2                                               ; Counter_Control[0]           ; switch_debouncer:inst4|inst2 ; 0.000        ; -4.950     ; 0.062      ;
; 4.812 ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[2] ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|DFF1                                               ; Counter_Control[0]           ; switch_debouncer:inst4|inst2 ; 0.000        ; -4.951     ; 0.062      ;
; 4.813 ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[0] ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|DFF3                                               ; Counter_Control[0]           ; switch_debouncer:inst4|inst2 ; 0.000        ; -4.952     ; 0.062      ;
; 4.910 ; RCC:inst|TLCF:inst|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[1]   ; RCC:inst|TLCF:inst|TLC_Mk3:inst|DFF2                                                 ; Counter_Control[0]           ; switch_debouncer:inst4|inst2 ; 0.000        ; -5.049     ; 0.062      ;
; 4.914 ; RCC:inst|TLCF:inst|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[2]   ; RCC:inst|TLCF:inst|TLC_Mk3:inst|DFF1                                                 ; Counter_Control[0]           ; switch_debouncer:inst4|inst2 ; 0.000        ; -5.053     ; 0.062      ;
; 4.916 ; RCC:inst|TLCF:inst|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[3]   ; RCC:inst|TLCF:inst|TLC_Mk3:inst|DFF0                                                 ; Counter_Control[0]           ; switch_debouncer:inst4|inst2 ; 0.000        ; -5.055     ; 0.062      ;
; 4.916 ; RCC:inst|TLCF:inst|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[0]   ; RCC:inst|TLCF:inst|TLC_Mk3:inst|DFF3                                                 ; Counter_Control[0]           ; switch_debouncer:inst4|inst2 ; 0.000        ; -5.055     ; 0.062      ;
; 5.150 ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[3]  ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|DFF0                                                ; Counter_Control[0]           ; switch_debouncer:inst4|inst2 ; 0.000        ; -5.289     ; 0.062      ;
; 5.151 ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[2]  ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|DFF1                                                ; Counter_Control[0]           ; switch_debouncer:inst4|inst2 ; 0.000        ; -5.290     ; 0.062      ;
; 5.151 ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[1]  ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|DFF2                                                ; Counter_Control[0]           ; switch_debouncer:inst4|inst2 ; 0.000        ; -5.290     ; 0.062      ;
; 5.152 ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[0]  ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|DFF3                                                ; Counter_Control[0]           ; switch_debouncer:inst4|inst2 ; 0.000        ; -5.291     ; 0.062      ;
; 5.201 ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[2] ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|DFF1                                               ; Counter_Control[0]           ; switch_debouncer:inst4|inst2 ; 0.000        ; -5.340     ; 0.062      ;
; 5.318 ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[1] ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|DFF2                                               ; Counter_Control[0]           ; switch_debouncer:inst4|inst2 ; 0.000        ; -5.457     ; 0.062      ;
; 5.357 ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[3] ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|DFF0                                               ; Counter_Control[0]           ; switch_debouncer:inst4|inst2 ; 0.000        ; -5.496     ; 0.062      ;
; 5.359 ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[0] ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|DFF3                                               ; Counter_Control[0]           ; switch_debouncer:inst4|inst2 ; 0.000        ; -5.498     ; 0.062      ;
+-------+------------------------------------------------------------------+--------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'Board_Clock'                                                                                                                                                                                             ;
+-------+-------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                             ; To Node                                               ; Launch Clock                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; 0.354 ; switch_debouncer:inst4|clock_divider_1024:inst|inst9  ; switch_debouncer:inst4|clock_divider_1024:inst|inst9  ; Board_Clock                                           ; Board_Clock ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; switch_debouncer:inst4|clock_divider_1024:inst|inst8  ; switch_debouncer:inst4|clock_divider_1024:inst|inst8  ; Board_Clock                                           ; Board_Clock ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; switch_debouncer:inst4|clock_divider_1024:inst|inst7  ; switch_debouncer:inst4|clock_divider_1024:inst|inst7  ; Board_Clock                                           ; Board_Clock ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; switch_debouncer:inst4|clock_divider_1024:inst|inst6  ; switch_debouncer:inst4|clock_divider_1024:inst|inst6  ; Board_Clock                                           ; Board_Clock ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; switch_debouncer:inst4|clock_divider_1024:inst|inst5  ; switch_debouncer:inst4|clock_divider_1024:inst|inst5  ; Board_Clock                                           ; Board_Clock ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; switch_debouncer:inst4|clock_divider_1024:inst|inst4  ; switch_debouncer:inst4|clock_divider_1024:inst|inst4  ; Board_Clock                                           ; Board_Clock ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; switch_debouncer:inst4|clock_divider_1024:inst|inst3  ; switch_debouncer:inst4|clock_divider_1024:inst|inst3  ; Board_Clock                                           ; Board_Clock ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; switch_debouncer:inst4|clock_divider_1024:inst|inst2  ; switch_debouncer:inst4|clock_divider_1024:inst|inst2  ; Board_Clock                                           ; Board_Clock ; 0.000        ; 0.072      ; 0.597      ;
; 0.365 ; switch_debouncer:inst4|clock_divider_1024:inst|inst1  ; switch_debouncer:inst4|clock_divider_1024:inst|inst1  ; Board_Clock                                           ; Board_Clock ; 0.000        ; 0.072      ; 0.608      ;
; 0.566 ; switch_debouncer:inst4|clock_divider_1024:inst|inst1  ; switch_debouncer:inst4|clock_divider_1024:inst|inst2  ; Board_Clock                                           ; Board_Clock ; 0.000        ; 0.072      ; 0.809      ;
; 0.571 ; switch_debouncer:inst4|clock_divider_1024:inst|inst2  ; switch_debouncer:inst4|clock_divider_1024:inst|inst4  ; Board_Clock                                           ; Board_Clock ; 0.000        ; 0.072      ; 0.814      ;
; 0.572 ; switch_debouncer:inst4|clock_divider_1024:inst|inst2  ; switch_debouncer:inst4|clock_divider_1024:inst|inst3  ; Board_Clock                                           ; Board_Clock ; 0.000        ; 0.072      ; 0.815      ;
; 0.599 ; switch_debouncer:inst4|clock_divider_1024:inst|inst6  ; switch_debouncer:inst4|clock_divider_1024:inst|inst7  ; Board_Clock                                           ; Board_Clock ; 0.000        ; 0.072      ; 0.842      ;
; 0.611 ; switch_debouncer:inst4|clock_divider_1024:inst|inst8  ; switch_debouncer:inst4|clock_divider_1024:inst|inst9  ; Board_Clock                                           ; Board_Clock ; 0.000        ; 0.072      ; 0.854      ;
; 0.615 ; switch_debouncer:inst4|clock_divider_1024:inst|inst5  ; switch_debouncer:inst4|clock_divider_1024:inst|inst6  ; Board_Clock                                           ; Board_Clock ; 0.000        ; 0.072      ; 0.858      ;
; 0.746 ; switch_debouncer:inst4|clock_divider_1024:inst|inst3  ; switch_debouncer:inst4|clock_divider_1024:inst|inst9  ; Board_Clock                                           ; Board_Clock ; 0.000        ; 0.072      ; 0.989      ;
; 0.746 ; switch_debouncer:inst4|clock_divider_1024:inst|inst3  ; switch_debouncer:inst4|clock_divider_1024:inst|inst7  ; Board_Clock                                           ; Board_Clock ; 0.000        ; 0.072      ; 0.989      ;
; 0.750 ; switch_debouncer:inst4|clock_divider_1024:inst|inst3  ; switch_debouncer:inst4|clock_divider_1024:inst|inst5  ; Board_Clock                                           ; Board_Clock ; 0.000        ; 0.072      ; 0.993      ;
; 0.751 ; switch_debouncer:inst4|clock_divider_1024:inst|inst3  ; switch_debouncer:inst4|clock_divider_1024:inst|inst6  ; Board_Clock                                           ; Board_Clock ; 0.000        ; 0.072      ; 0.994      ;
; 0.760 ; switch_debouncer:inst4|clock_divider_1024:inst|inst3  ; switch_debouncer:inst4|clock_divider_1024:inst|inst4  ; Board_Clock                                           ; Board_Clock ; 0.000        ; 0.072      ; 1.003      ;
; 0.768 ; switch_debouncer:inst4|clock_divider_1024:inst|inst1  ; switch_debouncer:inst4|clock_divider_1024:inst|inst4  ; Board_Clock                                           ; Board_Clock ; 0.000        ; 0.072      ; 1.011      ;
; 0.769 ; switch_debouncer:inst4|clock_divider_1024:inst|inst1  ; switch_debouncer:inst4|clock_divider_1024:inst|inst3  ; Board_Clock                                           ; Board_Clock ; 0.000        ; 0.072      ; 1.012      ;
; 0.772 ; switch_debouncer:inst4|clock_divider_1024:inst|inst5  ; switch_debouncer:inst4|clock_divider_1024:inst|inst7  ; Board_Clock                                           ; Board_Clock ; 0.000        ; 0.072      ; 1.015      ;
; 0.833 ; switch_debouncer:inst4|clock_divider_1024:inst|inst6  ; switch_debouncer:inst4|clock_divider_1024:inst|inst8  ; Board_Clock                                           ; Board_Clock ; 0.000        ; 0.072      ; 1.076      ;
; 0.836 ; switch_debouncer:inst4|clock_divider_1024:inst|inst4  ; switch_debouncer:inst4|clock_divider_1024:inst|inst9  ; Board_Clock                                           ; Board_Clock ; 0.000        ; 0.072      ; 1.079      ;
; 0.836 ; switch_debouncer:inst4|clock_divider_1024:inst|inst4  ; switch_debouncer:inst4|clock_divider_1024:inst|inst7  ; Board_Clock                                           ; Board_Clock ; 0.000        ; 0.072      ; 1.079      ;
; 0.840 ; switch_debouncer:inst4|clock_divider_1024:inst|inst4  ; switch_debouncer:inst4|clock_divider_1024:inst|inst5  ; Board_Clock                                           ; Board_Clock ; 0.000        ; 0.072      ; 1.083      ;
; 0.841 ; switch_debouncer:inst4|clock_divider_1024:inst|inst4  ; switch_debouncer:inst4|clock_divider_1024:inst|inst6  ; Board_Clock                                           ; Board_Clock ; 0.000        ; 0.072      ; 1.084      ;
; 0.902 ; switch_debouncer:inst4|clock_divider_1024:inst|inst7  ; switch_debouncer:inst4|clock_divider_1024:inst|inst8  ; Board_Clock                                           ; Board_Clock ; 0.000        ; 0.072      ; 1.145      ;
; 0.929 ; switch_debouncer:inst4|clock_divider_1024:inst|inst5  ; switch_debouncer:inst4|clock_divider_1024:inst|inst8  ; Board_Clock                                           ; Board_Clock ; 0.000        ; 0.072      ; 1.172      ;
; 0.935 ; switch_debouncer:inst4|clock_divider_1024:inst|inst2  ; switch_debouncer:inst4|clock_divider_1024:inst|inst9  ; Board_Clock                                           ; Board_Clock ; 0.000        ; 0.072      ; 1.178      ;
; 0.935 ; switch_debouncer:inst4|clock_divider_1024:inst|inst2  ; switch_debouncer:inst4|clock_divider_1024:inst|inst7  ; Board_Clock                                           ; Board_Clock ; 0.000        ; 0.072      ; 1.178      ;
; 0.939 ; switch_debouncer:inst4|clock_divider_1024:inst|inst2  ; switch_debouncer:inst4|clock_divider_1024:inst|inst5  ; Board_Clock                                           ; Board_Clock ; 0.000        ; 0.072      ; 1.182      ;
; 0.940 ; switch_debouncer:inst4|clock_divider_1024:inst|inst2  ; switch_debouncer:inst4|clock_divider_1024:inst|inst6  ; Board_Clock                                           ; Board_Clock ; 0.000        ; 0.072      ; 1.183      ;
; 1.048 ; switch_debouncer:inst4|clock_divider_1024:inst|inst7  ; switch_debouncer:inst4|clock_divider_1024:inst|inst9  ; Board_Clock                                           ; Board_Clock ; 0.000        ; 0.072      ; 1.291      ;
; 1.074 ; switch_debouncer:inst4|clock_divider_1024:inst|inst3  ; switch_debouncer:inst4|clock_divider_1024:inst|inst8  ; Board_Clock                                           ; Board_Clock ; 0.000        ; 0.072      ; 1.317      ;
; 1.093 ; switch_debouncer:inst4|clock_divider_1024:inst|inst1  ; switch_debouncer:inst4|clock_divider_1024:inst|inst9  ; Board_Clock                                           ; Board_Clock ; 0.000        ; 0.072      ; 1.336      ;
; 1.093 ; switch_debouncer:inst4|clock_divider_1024:inst|inst1  ; switch_debouncer:inst4|clock_divider_1024:inst|inst7  ; Board_Clock                                           ; Board_Clock ; 0.000        ; 0.072      ; 1.336      ;
; 1.097 ; switch_debouncer:inst4|clock_divider_1024:inst|inst1  ; switch_debouncer:inst4|clock_divider_1024:inst|inst5  ; Board_Clock                                           ; Board_Clock ; 0.000        ; 0.072      ; 1.340      ;
; 1.098 ; switch_debouncer:inst4|clock_divider_1024:inst|inst1  ; switch_debouncer:inst4|clock_divider_1024:inst|inst6  ; Board_Clock                                           ; Board_Clock ; 0.000        ; 0.072      ; 1.341      ;
; 1.164 ; switch_debouncer:inst4|clock_divider_1024:inst|inst4  ; switch_debouncer:inst4|clock_divider_1024:inst|inst8  ; Board_Clock                                           ; Board_Clock ; 0.000        ; 0.072      ; 1.407      ;
; 1.167 ; switch_debouncer:inst4|clock_divider_1024:inst|inst6  ; switch_debouncer:inst4|clock_divider_1024:inst|inst9  ; Board_Clock                                           ; Board_Clock ; 0.000        ; 0.072      ; 1.410      ;
; 1.226 ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; Board_Clock ; 0.000        ; 2.797      ; 4.437      ;
; 1.263 ; switch_debouncer:inst4|clock_divider_1024:inst|inst2  ; switch_debouncer:inst4|clock_divider_1024:inst|inst8  ; Board_Clock                                           ; Board_Clock ; 0.000        ; 0.072      ; 1.506      ;
; 1.296 ; switch_debouncer:inst4|clock_divider_1024:inst|inst5  ; switch_debouncer:inst4|clock_divider_1024:inst|inst9  ; Board_Clock                                           ; Board_Clock ; 0.000        ; 0.072      ; 1.539      ;
; 1.421 ; switch_debouncer:inst4|clock_divider_1024:inst|inst1  ; switch_debouncer:inst4|clock_divider_1024:inst|inst8  ; Board_Clock                                           ; Board_Clock ; 0.000        ; 0.072      ; 1.664      ;
; 1.548 ; switch_debouncer:inst4|clock_divider_1024:inst|inst9  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; Board_Clock                                           ; Board_Clock ; 0.000        ; 0.072      ; 1.791      ;
; 1.635 ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; Board_Clock ; -0.500       ; 2.797      ; 4.346      ;
; 1.689 ; switch_debouncer:inst4|clock_divider_1024:inst|inst8  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; Board_Clock                                           ; Board_Clock ; 0.000        ; 0.072      ; 1.932      ;
; 1.887 ; switch_debouncer:inst4|clock_divider_1024:inst|inst6  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; Board_Clock                                           ; Board_Clock ; 0.000        ; 0.072      ; 2.130      ;
; 1.956 ; switch_debouncer:inst4|clock_divider_1024:inst|inst7  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; Board_Clock                                           ; Board_Clock ; 0.000        ; 0.072      ; 2.199      ;
; 1.983 ; switch_debouncer:inst4|clock_divider_1024:inst|inst5  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; Board_Clock                                           ; Board_Clock ; 0.000        ; 0.072      ; 2.226      ;
; 2.128 ; switch_debouncer:inst4|clock_divider_1024:inst|inst3  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; Board_Clock                                           ; Board_Clock ; 0.000        ; 0.072      ; 2.371      ;
; 2.218 ; switch_debouncer:inst4|clock_divider_1024:inst|inst4  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; Board_Clock                                           ; Board_Clock ; 0.000        ; 0.072      ; 2.461      ;
; 2.317 ; switch_debouncer:inst4|clock_divider_1024:inst|inst2  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; Board_Clock                                           ; Board_Clock ; 0.000        ; 0.072      ; 2.560      ;
; 2.475 ; switch_debouncer:inst4|clock_divider_1024:inst|inst1  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; Board_Clock                                           ; Board_Clock ; 0.000        ; 0.072      ; 2.718      ;
+-------+-------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'switch_debouncer:inst4|clock_divider_1024:inst|inst10'                                                                                                                                                                                                ;
+-------+--------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                              ; To Node                                                ; Launch Clock                                           ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.357 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst9  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst9  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst8  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst8  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst7  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst7  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst6  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst6  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst5  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst5  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst4  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst4  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst3  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst3  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst2  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst2  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.069      ; 0.597      ;
; 0.368 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst1  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst1  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.069      ; 0.608      ;
; 0.418 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst1  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst3  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.069      ; 0.658      ;
; 0.418 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst1  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst2  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.069      ; 0.658      ;
; 0.609 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst5  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst7  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.069      ; 0.849      ;
; 0.609 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst5  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst6  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.069      ; 0.849      ;
; 0.612 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst8  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst9  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.069      ; 0.852      ;
; 0.624 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst1  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst4  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.069      ; 0.864      ;
; 0.749 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst3  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst9  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.069      ; 0.989      ;
; 0.749 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst3  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst6  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.069      ; 0.989      ;
; 0.750 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst3  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst7  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.069      ; 0.990      ;
; 0.751 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst3  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst5  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.069      ; 0.991      ;
; 0.760 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst3  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst4  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.069      ; 1.000      ;
; 0.764 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst6  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst7  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.069      ; 1.004      ;
; 0.770 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst2  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst4  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.069      ; 1.010      ;
; 0.771 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst2  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst3  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.069      ; 1.011      ;
; 0.840 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst4  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst9  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.069      ; 1.080      ;
; 0.840 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst4  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst6  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.069      ; 1.080      ;
; 0.841 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst4  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst7  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.069      ; 1.081      ;
; 0.842 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst4  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst5  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.069      ; 1.082      ;
; 0.853 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst6  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst8  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.069      ; 1.093      ;
; 0.911 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst7  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst8  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.069      ; 1.151      ;
; 0.920 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst5  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst8  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.069      ; 1.160      ;
; 0.934 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst7  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst9  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.069      ; 1.174      ;
; 0.939 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst2  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst9  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.069      ; 1.179      ;
; 0.939 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst2  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst6  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.069      ; 1.179      ;
; 0.940 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst2  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst7  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.069      ; 1.180      ;
; 0.941 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst2  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst5  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.069      ; 1.181      ;
; 1.068 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst6  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst9  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.069      ; 1.308      ;
; 1.082 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst3  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst8  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.069      ; 1.322      ;
; 1.097 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst1  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst9  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.069      ; 1.337      ;
; 1.097 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst1  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst6  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.069      ; 1.337      ;
; 1.098 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst1  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst7  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.069      ; 1.338      ;
; 1.099 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst1  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst5  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.069      ; 1.339      ;
; 1.170 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst5  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst9  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.069      ; 1.410      ;
; 1.173 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst4  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst8  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.069      ; 1.413      ;
; 1.269 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst10 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst10 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst10 ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 2.640      ; 4.303      ;
; 1.272 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst2  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst8  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.069      ; 1.512      ;
; 1.430 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst1  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst8  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.069      ; 1.670      ;
; 1.554 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst10 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst10 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst10 ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; -0.500       ; 2.640      ; 4.088      ;
; 1.807 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst8  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst10 ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.069      ; 2.047      ;
; 1.831 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst9  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst10 ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.069      ; 2.071      ;
; 2.028 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst6  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst10 ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.069      ; 2.268      ;
; 2.086 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst7  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst10 ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.069      ; 2.326      ;
; 2.095 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst5  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst10 ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.069      ; 2.335      ;
; 2.257 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst3  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst10 ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.069      ; 2.497      ;
; 2.348 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst4  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst10 ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.069      ; 2.588      ;
; 2.447 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst2  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst10 ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.069      ; 2.687      ;
; 2.605 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst1  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst10 ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.069      ; 2.845      ;
+-------+--------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                             ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; Counter_Control[0]                                    ; -2.508 ; -29.417       ;
; switch_debouncer:inst4|inst2                          ; -2.150 ; -34.145       ;
; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; -0.736 ; -0.765        ;
; Board_Clock                                           ; -0.729 ; -0.765        ;
+-------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                              ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; Counter_Control[0]                                    ; -0.864 ; -4.704        ;
; switch_debouncer:inst4|inst2                          ; 0.034  ; 0.000         ;
; Board_Clock                                           ; 0.181  ; 0.000         ;
; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 0.183  ; 0.000         ;
+-------------------------------------------------------+--------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+---------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                ;
+--------------------------------------------------------+--------+---------------+
; Clock                                                  ; Slack  ; End Point TNS ;
+--------------------------------------------------------+--------+---------------+
; Board_Clock                                            ; -3.000 ; -13.620       ;
; Counter_Control[0]                                     ; -3.000 ; -8.168        ;
; switch_debouncer:inst4|inst2                           ; -1.000 ; -32.000       ;
; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; -1.000 ; -10.000       ;
; switch_debouncer:inst4|clock_divider_1024:inst1|inst10 ; -1.000 ; -1.000        ;
+--------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'Counter_Control[0]'                                                                                                                                                                ;
+--------+----------------------------------------+------------------------------------------------------------------+------------------------------+--------------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                                          ; Launch Clock                 ; Latch Clock        ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+------------------------------------------------------------------+------------------------------+--------------------+--------------+------------+------------+
; -2.508 ; Counter_Control[0]                     ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[2]  ; Counter_Control[0]           ; Counter_Control[0] ; 0.500        ; 3.577      ; 5.714      ;
; -2.390 ; Counter_Control[0]                     ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[0] ; Counter_Control[0]           ; Counter_Control[0] ; 0.500        ; 3.407      ; 5.232      ;
; -2.288 ; Counter_Control[0]                     ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[1] ; Counter_Control[0]           ; Counter_Control[0] ; 0.500        ; 3.272      ; 5.007      ;
; -2.148 ; Counter_Control[0]                     ; RCC:inst|TLCF:inst|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[2]   ; Counter_Control[0]           ; Counter_Control[0] ; 0.500        ; 3.435      ; 5.685      ;
; -2.096 ; Counter_Control[0]                     ; RCC:inst|TLCF:inst|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[3]   ; Counter_Control[0]           ; Counter_Control[0] ; 0.500        ; 3.437      ; 5.040      ;
; -2.025 ; Counter_Control[0]                     ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[1] ; Counter_Control[0]           ; Counter_Control[0] ; 0.500        ; 3.388      ; 5.150      ;
; -2.012 ; RCC:inst|TLCF:inst|TLC_Mk3:inst|DFF3   ; RCC:inst|TLCF:inst|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[3]   ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 1.000        ; 2.685      ; 4.694      ;
; -2.001 ; Counter_Control[0]                     ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[0]  ; Counter_Control[0]           ; Counter_Control[0] ; 0.500        ; 3.579      ; 5.568      ;
; -1.987 ; Counter_Control[0]                     ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[2] ; Counter_Control[0]           ; Counter_Control[0] ; 0.500        ; 3.272      ; 5.183      ;
; -1.951 ; Counter_Control[0]                     ; RCC:inst|TLCF:inst|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[1]   ; Counter_Control[0]           ; Counter_Control[0] ; 0.500        ; 3.429      ; 5.482      ;
; -1.900 ; RCC:inst|TLCF:inst|TLC_Mk3:inst|DFF2   ; RCC:inst|TLCF:inst|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[3]   ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 1.000        ; 2.689      ; 4.586      ;
; -1.879 ; Counter_Control[0]                     ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[2] ; Counter_Control[0]           ; Counter_Control[0] ; 0.500        ; 3.331      ; 5.234      ;
; -1.825 ; RCC:inst|TLCF:inst|TLC_Mk3:inst|DFF1   ; RCC:inst|TLCF:inst|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[3]   ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 1.000        ; 2.685      ; 4.507      ;
; -1.766 ; Counter_Control[0]                     ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[1]  ; Counter_Control[0]           ; Counter_Control[0] ; 0.500        ; 3.577      ; 5.444      ;
; -1.689 ; RCC:inst|TLCF:inst|TLC_Mk3:inst|DFF0   ; RCC:inst|TLCF:inst|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[3]   ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 1.000        ; 2.685      ; 4.371      ;
; -1.671 ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|DFF2 ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[2] ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 1.000        ; 2.819      ; 5.004      ;
; -1.604 ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|DFF3 ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[1] ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 1.000        ; 2.648      ; 4.189      ;
; -1.582 ; RCC:inst|TLCF:inst|TLC_Mk3:inst|DFF2   ; RCC:inst|TLCF:inst|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[2]   ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 1.000        ; 2.687      ; 4.861      ;
; -1.574 ; Counter_Control[0]                     ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[3] ; Counter_Control[0]           ; Counter_Control[0] ; 0.500        ; 3.405      ; 4.776      ;
; -1.567 ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|DFF2 ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[1] ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 1.000        ; 2.648      ; 4.152      ;
; -1.564 ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|DFF1 ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[1] ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 1.000        ; 2.648      ; 4.149      ;
; -1.553 ; Counter_Control[0]                     ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[3] ; Counter_Control[0]           ; Counter_Control[0] ; 0.500        ; 3.272      ; 4.745      ;
; -1.545 ; RCC:inst|TLCF:inst|TLC_Mk3:inst|DFF3   ; RCC:inst|TLCF:inst|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[2]   ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 1.000        ; 2.683      ; 4.820      ;
; -1.539 ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|DFF1  ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[2]  ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 1.000        ; 2.791      ; 4.449      ;
; -1.523 ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|DFF0  ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[2]  ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 1.000        ; 2.791      ; 4.433      ;
; -1.508 ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|DFF1  ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[1]  ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 1.000        ; 2.791      ; 4.890      ;
; -1.504 ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|DFF0  ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[1]  ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 1.000        ; 2.791      ; 4.886      ;
; -1.462 ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|DFF3 ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[0] ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 1.000        ; 2.895      ; 4.282      ;
; -1.460 ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|DFF2 ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[0] ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 1.000        ; 2.895      ; 4.280      ;
; -1.454 ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|DFF3  ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[2]  ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 1.000        ; 2.791      ; 4.364      ;
; -1.447 ; RCC:inst|TLCF:inst|TLC_Mk3:inst|DFF1   ; RCC:inst|TLCF:inst|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[2]   ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 1.000        ; 2.683      ; 4.722      ;
; -1.416 ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|DFF0 ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[1] ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 1.000        ; 2.648      ; 4.001      ;
; -1.412 ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|DFF2  ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[2]  ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 1.000        ; 2.791      ; 4.322      ;
; -1.391 ; Counter_Control[0]                     ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[3]  ; Counter_Control[0]           ; Counter_Control[0] ; 0.500        ; 3.577      ; 4.986      ;
; -1.377 ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|DFF0 ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[0] ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 1.000        ; 2.895      ; 4.197      ;
; -1.367 ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|DFF2  ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[0]  ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 1.000        ; 2.793      ; 4.638      ;
; -1.343 ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|DFF1 ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[0] ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 1.000        ; 2.895      ; 4.163      ;
; -1.328 ; Counter_Control[0]                     ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[2]  ; Counter_Control[0]           ; Counter_Control[0] ; 1.000        ; 3.577      ; 5.034      ;
; -1.319 ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|DFF3  ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[0]  ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 1.000        ; 2.793      ; 4.590      ;
; -1.301 ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|DFF2 ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[3] ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 1.000        ; 2.648      ; 4.359      ;
; -1.288 ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|DFF2 ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[2] ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 1.000        ; 2.648      ; 4.350      ;
; -1.287 ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|DFF1  ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[0]  ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 1.000        ; 2.793      ; 4.558      ;
; -1.277 ; Counter_Control[0]                     ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[1] ; Counter_Control[0]           ; Counter_Control[0] ; 1.000        ; 3.272      ; 4.496      ;
; -1.275 ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|DFF0  ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[0]  ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 1.000        ; 2.793      ; 4.546      ;
; -1.267 ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|DFF3 ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[3] ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 1.000        ; 2.893      ; 4.447      ;
; -1.263 ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|DFF3 ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[3] ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 1.000        ; 2.648      ; 4.321      ;
; -1.237 ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|DFF2 ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[3] ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 1.000        ; 2.893      ; 4.417      ;
; -1.236 ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|DFF3  ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[3]  ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 1.000        ; 2.791      ; 4.535      ;
; -1.224 ; RCC:inst|TLCF:inst|TLC_Mk3:inst|DFF1   ; RCC:inst|TLCF:inst|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[1]   ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 1.000        ; 2.677      ; 4.493      ;
; -1.219 ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|DFF0 ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[2] ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 1.000        ; 2.648      ; 4.281      ;
; -1.211 ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|DFF3  ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[1]  ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 1.000        ; 2.791      ; 4.593      ;
; -1.198 ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|DFF2  ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[3]  ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 1.000        ; 2.791      ; 4.497      ;
; -1.195 ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|DFF3 ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[2] ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 1.000        ; 2.648      ; 4.257      ;
; -1.180 ; RCC:inst|TLCF:inst|TLC_Mk3:inst|DFF0   ; RCC:inst|TLCF:inst|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[2]   ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 1.000        ; 2.683      ; 4.455      ;
; -1.167 ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|DFF1 ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[3] ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 1.000        ; 2.893      ; 4.347      ;
; -1.156 ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|DFF3 ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[1] ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 1.000        ; 2.876      ; 4.259      ;
; -1.151 ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|DFF1 ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[2] ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 1.000        ; 2.648      ; 4.213      ;
; -1.143 ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|DFF0 ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[1] ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 1.000        ; 2.876      ; 4.246      ;
; -1.126 ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|DFF1  ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[3]  ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 1.000        ; 2.791      ; 4.425      ;
; -1.121 ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|DFF2 ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[1] ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 1.000        ; 2.876      ; 4.224      ;
; -1.119 ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|DFF2  ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[1]  ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 1.000        ; 2.791      ; 4.501      ;
; -1.116 ; Counter_Control[0]                     ; RCC:inst|TLCF:inst|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[3]   ; Counter_Control[0]           ; Counter_Control[0] ; 1.000        ; 3.437      ; 4.560      ;
; -1.097 ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|DFF1 ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[3] ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 1.000        ; 2.648      ; 4.155      ;
; -1.095 ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|DFF0 ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[3] ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 1.000        ; 2.648      ; 4.153      ;
; -1.093 ; RCC:inst|TLCF:inst|TLC_Mk3:inst|DFF3   ; RCC:inst|TLCF:inst|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[1]   ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 1.000        ; 2.677      ; 4.362      ;
; -1.076 ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|DFF0  ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[3]  ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 1.000        ; 2.791      ; 4.375      ;
; -1.061 ; RCC:inst|TLCF:inst|TLC_Mk3:inst|DFF2   ; RCC:inst|TLCF:inst|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[1]   ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 1.000        ; 2.681      ; 4.334      ;
; -1.029 ; Counter_Control[0]                     ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[0] ; Counter_Control[0]           ; Counter_Control[0] ; 1.000        ; 3.407      ; 4.371      ;
; -1.018 ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|DFF1 ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[0] ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 1.000        ; 2.649      ; 4.147      ;
; -1.014 ; Counter_Control[0]                     ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[1] ; Counter_Control[0]           ; Counter_Control[0] ; 1.000        ; 3.388      ; 4.639      ;
; -1.011 ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|DFF3 ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[2] ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 1.000        ; 2.819      ; 4.344      ;
; -0.994 ; Counter_Control[0]                     ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[2] ; Counter_Control[0]           ; Counter_Control[0] ; 1.000        ; 3.272      ; 4.690      ;
; -0.987 ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|DFF3 ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[0] ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 1.000        ; 2.649      ; 4.116      ;
; -0.985 ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|DFF1 ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[1] ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 1.000        ; 2.876      ; 4.088      ;
; -0.981 ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|DFF0 ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[3] ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 1.000        ; 2.893      ; 4.161      ;
; -0.965 ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|DFF2 ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[0] ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 1.000        ; 2.649      ; 4.094      ;
; -0.944 ; Counter_Control[0]                     ; RCC:inst|TLCF:inst|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[2]   ; Counter_Control[0]           ; Counter_Control[0] ; 1.000        ; 3.435      ; 4.981      ;
; -0.924 ; Counter_Control[0]                     ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[0] ; Counter_Control[0]           ; Counter_Control[0] ; 0.500        ; 3.273      ; 4.187      ;
; -0.912 ; Counter_Control[0]                     ; RCC:inst|TLCF:inst|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[1]   ; Counter_Control[0]           ; Counter_Control[0] ; 1.000        ; 3.429      ; 4.943      ;
; -0.907 ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|DFF1 ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[2] ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 1.000        ; 2.819      ; 4.240      ;
; -0.845 ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|DFF0 ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[2] ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 1.000        ; 2.819      ; 4.178      ;
; -0.842 ; RCC:inst|TLCF:inst|TLC_Mk3:inst|DFF2   ; RCC:inst|TLCF:inst|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[0]   ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 1.000        ; 2.689      ; 3.557      ;
; -0.793 ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|DFF0 ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[0] ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 1.000        ; 2.649      ; 3.922      ;
; -0.765 ; Counter_Control[0]                     ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[2] ; Counter_Control[0]           ; Counter_Control[0] ; 1.000        ; 3.331      ; 4.620      ;
; -0.743 ; Counter_Control[0]                     ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[1]  ; Counter_Control[0]           ; Counter_Control[0] ; 1.000        ; 3.577      ; 4.921      ;
; -0.709 ; RCC:inst|TLCF:inst|TLC_Mk3:inst|DFF3   ; RCC:inst|TLCF:inst|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[0]   ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 1.000        ; 2.685      ; 3.420      ;
; -0.707 ; RCC:inst|TLCF:inst|TLC_Mk3:inst|DFF0   ; RCC:inst|TLCF:inst|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[1]   ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 1.000        ; 2.677      ; 3.976      ;
; -0.658 ; RCC:inst|TLCF:inst|TLC_Mk3:inst|DFF1   ; RCC:inst|TLCF:inst|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[0]   ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 1.000        ; 2.685      ; 3.369      ;
; -0.603 ; Counter_Control[0]                     ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[0]  ; Counter_Control[0]           ; Counter_Control[0] ; 1.000        ; 3.579      ; 4.670      ;
; -0.592 ; Counter_Control[0]                     ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[3] ; Counter_Control[0]           ; Counter_Control[0] ; 1.000        ; 3.405      ; 4.294      ;
; -0.587 ; Counter_Control[0]                     ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[3] ; Counter_Control[0]           ; Counter_Control[0] ; 1.000        ; 3.272      ; 4.279      ;
; -0.568 ; Counter_Control[0]                     ; RCC:inst|TLCF:inst|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[0]   ; Counter_Control[0]           ; Counter_Control[0] ; 0.500        ; 3.437      ; 3.541      ;
; -0.400 ; Counter_Control[0]                     ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[3]  ; Counter_Control[0]           ; Counter_Control[0] ; 1.000        ; 3.577      ; 4.495      ;
; -0.022 ; RCC:inst|TLCF:inst|TLC_Mk3:inst|DFF0   ; RCC:inst|TLCF:inst|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[0]   ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 1.000        ; 2.685      ; 2.733      ;
; 0.296  ; Counter_Control[0]                     ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[0] ; Counter_Control[0]           ; Counter_Control[0] ; 1.000        ; 3.273      ; 3.467      ;
; 0.426  ; Counter_Control[0]                     ; RCC:inst|TLCF:inst|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[0]   ; Counter_Control[0]           ; Counter_Control[0] ; 1.000        ; 3.437      ; 3.047      ;
+--------+----------------------------------------+------------------------------------------------------------------+------------------------------+--------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'switch_debouncer:inst4|inst2'                                                                                                                                                                                                              ;
+--------+------------------------------------------------------------------+--------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                        ; To Node                                                                              ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------+--------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; -2.150 ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[0] ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|DFF3                                               ; Counter_Control[0]           ; switch_debouncer:inst4|inst2 ; 1.000        ; -3.077     ; 0.050      ;
; -2.148 ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[3] ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|DFF0                                               ; Counter_Control[0]           ; switch_debouncer:inst4|inst2 ; 1.000        ; -3.075     ; 0.050      ;
; -2.134 ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[1] ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|DFF2                                               ; Counter_Control[0]           ; switch_debouncer:inst4|inst2 ; 1.000        ; -3.061     ; 0.050      ;
; -2.054 ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[2] ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|DFF1                                               ; Counter_Control[0]           ; switch_debouncer:inst4|inst2 ; 1.000        ; -2.981     ; 0.050      ;
; -2.047 ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[0]  ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|DFF3                                                ; Counter_Control[0]           ; switch_debouncer:inst4|inst2 ; 1.000        ; -2.974     ; 0.050      ;
; -2.045 ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[3]  ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|DFF0                                                ; Counter_Control[0]           ; switch_debouncer:inst4|inst2 ; 1.000        ; -2.972     ; 0.050      ;
; -2.045 ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[2]  ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|DFF1                                                ; Counter_Control[0]           ; switch_debouncer:inst4|inst2 ; 1.000        ; -2.972     ; 0.050      ;
; -2.045 ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[1]  ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|DFF2                                                ; Counter_Control[0]           ; switch_debouncer:inst4|inst2 ; 1.000        ; -2.972     ; 0.050      ;
; -1.932 ; RCC:inst|TLCF:inst|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[3]   ; RCC:inst|TLCF:inst|TLC_Mk3:inst|DFF0                                                 ; Counter_Control[0]           ; switch_debouncer:inst4|inst2 ; 1.000        ; -2.859     ; 0.050      ;
; -1.931 ; RCC:inst|TLCF:inst|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[0]   ; RCC:inst|TLCF:inst|TLC_Mk3:inst|DFF3                                                 ; Counter_Control[0]           ; switch_debouncer:inst4|inst2 ; 1.000        ; -2.858     ; 0.050      ;
; -1.930 ; RCC:inst|TLCF:inst|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[2]   ; RCC:inst|TLCF:inst|TLC_Mk3:inst|DFF1                                                 ; Counter_Control[0]           ; switch_debouncer:inst4|inst2 ; 1.000        ; -2.857     ; 0.050      ;
; -1.927 ; RCC:inst|TLCF:inst|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[1]   ; RCC:inst|TLCF:inst|TLC_Mk3:inst|DFF2                                                 ; Counter_Control[0]           ; switch_debouncer:inst4|inst2 ; 1.000        ; -2.854     ; 0.050      ;
; -1.883 ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[0] ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|DFF3                                               ; Counter_Control[0]           ; switch_debouncer:inst4|inst2 ; 1.000        ; -2.810     ; 0.050      ;
; -1.882 ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[2] ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|DFF1                                               ; Counter_Control[0]           ; switch_debouncer:inst4|inst2 ; 1.000        ; -2.809     ; 0.050      ;
; -1.882 ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[3] ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|DFF0                                               ; Counter_Control[0]           ; switch_debouncer:inst4|inst2 ; 1.000        ; -2.809     ; 0.050      ;
; -1.882 ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[1] ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|DFF2                                               ; Counter_Control[0]           ; switch_debouncer:inst4|inst2 ; 1.000        ; -2.809     ; 0.050      ;
; -0.616 ; RCC:inst|TLCF:inst|TLC_Mk3:inst|DFF1                             ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register1|1bit_Register:inst1|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 1.000        ; 1.158      ; 2.761      ;
; -0.568 ; RCC:inst|TLCF:inst|TLC_Mk3:inst|DFF1                             ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register3|1bit_Register:inst1|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 1.000        ; 1.159      ; 2.714      ;
; -0.567 ; RCC:inst|TLCF:inst|TLC_Mk3:inst|DFF1                             ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register0|1bit_Register:inst1|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 1.000        ; 1.159      ; 2.713      ;
; -0.551 ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|DFF1                            ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register1|1bit_Register:inst1|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 1.000        ; 1.124      ; 2.662      ;
; -0.503 ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|DFF1                            ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register3|1bit_Register:inst1|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 1.000        ; 1.125      ; 2.615      ;
; -0.502 ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|DFF1                            ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register0|1bit_Register:inst1|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 1.000        ; 1.125      ; 2.614      ;
; -0.477 ; RCC:inst|TLCF:inst|TLC_Mk3:inst|DFF1                             ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register2|1bit_Register:inst1|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 1.000        ; 1.159      ; 2.623      ;
; -0.412 ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|DFF1                            ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register2|1bit_Register:inst1|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 1.000        ; 1.125      ; 2.524      ;
; 0.014  ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|DFF2                            ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register2|1bit_Register:inst2|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 1.000        ; 1.125      ; 2.098      ;
; 0.031  ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|DFF0                            ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register3|1bit_Register:inst|inst  ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 1.000        ; 1.132      ; 2.088      ;
; 0.032  ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|DFF0                            ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register2|1bit_Register:inst|inst  ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 1.000        ; 1.132      ; 2.087      ;
; 0.097  ; RCC:inst|TLCF:inst|TLC_Mk3:inst|DFF0                             ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register3|1bit_Register:inst|inst  ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 1.000        ; 1.166      ; 2.056      ;
; 0.098  ; RCC:inst|TLCF:inst|TLC_Mk3:inst|DFF0                             ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register2|1bit_Register:inst|inst  ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 1.000        ; 1.166      ; 2.055      ;
; 0.101  ; RCC:inst|TLCF:inst|TLC_Mk3:inst|DFF2                             ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register2|1bit_Register:inst2|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 1.000        ; 1.163      ; 2.049      ;
; 0.112  ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|DFF0                            ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register0|1bit_Register:inst|inst  ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 1.000        ; 1.132      ; 2.007      ;
; 0.144  ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|DFF2                           ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register2|1bit_Register:inst2|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 1.000        ; 1.287      ; 2.130      ;
; 0.145  ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|DFF2                            ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register0|1bit_Register:inst2|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 1.000        ; 1.125      ; 1.967      ;
; 0.147  ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|DFF2                            ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register3|1bit_Register:inst2|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 1.000        ; 1.125      ; 1.965      ;
; 0.154  ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|DFF2                            ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register1|1bit_Register:inst2|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 1.000        ; 1.124      ; 1.957      ;
; 0.157  ; RCC:inst|TLCF:inst|TLC_Mk3:inst|DFF3                             ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register2|1bit_Register:inst3|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 1.000        ; 1.159      ; 1.989      ;
; 0.165  ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|DFF0                            ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register1|1bit_Register:inst|inst  ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 1.000        ; 1.131      ; 1.953      ;
; 0.165  ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|DFF0                           ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register3|1bit_Register:inst|inst  ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 1.000        ; 1.406      ; 2.228      ;
; 0.166  ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|DFF0                           ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register2|1bit_Register:inst|inst  ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 1.000        ; 1.406      ; 2.227      ;
; 0.170  ; RCC:inst|TLCF:inst|TLC_Mk3:inst|DFF3                             ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register3|1bit_Register:inst3|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 1.000        ; 1.159      ; 1.976      ;
; 0.170  ; RCC:inst|TLCF:inst|TLC_Mk3:inst|DFF3                             ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register0|1bit_Register:inst3|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 1.000        ; 1.159      ; 1.976      ;
; 0.178  ; RCC:inst|TLCF:inst|TLC_Mk3:inst|DFF0                             ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register0|1bit_Register:inst|inst  ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 1.000        ; 1.166      ; 1.975      ;
; 0.189  ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|DFF1                           ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register1|1bit_Register:inst1|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 1.000        ; 1.286      ; 2.084      ;
; 0.194  ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|DFF3                           ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register2|1bit_Register:inst3|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 1.000        ; 1.287      ; 2.080      ;
; 0.201  ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|DFF2                           ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register2|1bit_Register:inst2|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 1.000        ; 1.399      ; 2.185      ;
; 0.207  ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|DFF3                           ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register3|1bit_Register:inst3|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 1.000        ; 1.287      ; 2.067      ;
; 0.207  ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|DFF3                           ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register0|1bit_Register:inst3|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 1.000        ; 1.287      ; 2.067      ;
; 0.207  ; RCC:inst|TLCF:inst|TLC_Mk3:inst|DFF3                             ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register1|1bit_Register:inst3|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 1.000        ; 1.158      ; 1.938      ;
; 0.231  ; RCC:inst|TLCF:inst|TLC_Mk3:inst|DFF0                             ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register1|1bit_Register:inst|inst  ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 1.000        ; 1.165      ; 1.921      ;
; 0.232  ; RCC:inst|TLCF:inst|TLC_Mk3:inst|DFF2                             ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register0|1bit_Register:inst2|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 1.000        ; 1.163      ; 1.918      ;
; 0.234  ; RCC:inst|TLCF:inst|TLC_Mk3:inst|DFF2                             ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register3|1bit_Register:inst2|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 1.000        ; 1.163      ; 1.916      ;
; 0.237  ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|DFF1                           ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register3|1bit_Register:inst1|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 1.000        ; 1.287      ; 2.037      ;
; 0.238  ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|DFF1                           ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register0|1bit_Register:inst1|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 1.000        ; 1.287      ; 2.036      ;
; 0.241  ; RCC:inst|TLCF:inst|TLC_Mk3:inst|DFF2                             ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register1|1bit_Register:inst2|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 1.000        ; 1.162      ; 1.908      ;
; 0.244  ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|DFF3                           ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register1|1bit_Register:inst3|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 1.000        ; 1.286      ; 2.029      ;
; 0.246  ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|DFF0                           ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register0|1bit_Register:inst|inst  ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 1.000        ; 1.406      ; 2.147      ;
; 0.252  ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|DFF0                           ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register3|1bit_Register:inst|inst  ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 1.000        ; 1.294      ; 2.029      ;
; 0.253  ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|DFF0                           ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register2|1bit_Register:inst|inst  ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 1.000        ; 1.294      ; 2.028      ;
; 0.253  ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|DFF3                            ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register2|1bit_Register:inst3|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 1.000        ; 1.125      ; 1.859      ;
; 0.266  ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|DFF3                            ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register3|1bit_Register:inst3|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 1.000        ; 1.125      ; 1.846      ;
; 0.266  ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|DFF3                            ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register0|1bit_Register:inst3|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 1.000        ; 1.125      ; 1.846      ;
; 0.275  ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|DFF2                           ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register0|1bit_Register:inst2|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 1.000        ; 1.287      ; 1.999      ;
; 0.277  ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|DFF2                           ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register3|1bit_Register:inst2|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 1.000        ; 1.287      ; 1.997      ;
; 0.284  ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|DFF2                           ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register1|1bit_Register:inst2|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 1.000        ; 1.286      ; 1.989      ;
; 0.299  ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|DFF0                           ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register1|1bit_Register:inst|inst  ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 1.000        ; 1.405      ; 2.093      ;
; 0.303  ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|DFF3                            ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register1|1bit_Register:inst3|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 1.000        ; 1.124      ; 1.808      ;
; 0.309  ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|DFF1                           ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register1|1bit_Register:inst1|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 1.000        ; 1.398      ; 2.076      ;
; 0.328  ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|DFF1                           ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register2|1bit_Register:inst1|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 1.000        ; 1.287      ; 1.946      ;
; 0.332  ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|DFF2                           ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register0|1bit_Register:inst2|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 1.000        ; 1.399      ; 2.054      ;
; 0.333  ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|DFF0                           ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register0|1bit_Register:inst|inst  ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 1.000        ; 1.294      ; 1.948      ;
; 0.334  ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|DFF2                           ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register3|1bit_Register:inst2|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 1.000        ; 1.399      ; 2.052      ;
; 0.341  ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|DFF2                           ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register1|1bit_Register:inst2|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 1.000        ; 1.398      ; 2.044      ;
; 0.357  ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|DFF1                           ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register3|1bit_Register:inst1|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 1.000        ; 1.399      ; 2.029      ;
; 0.358  ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|DFF1                           ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register0|1bit_Register:inst1|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 1.000        ; 1.399      ; 2.028      ;
; 0.386  ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|DFF0                           ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register1|1bit_Register:inst|inst  ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 1.000        ; 1.293      ; 1.894      ;
; 0.409  ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|DFF3                           ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register2|1bit_Register:inst3|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 1.000        ; 1.399      ; 1.977      ;
; 0.422  ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|DFF3                           ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register3|1bit_Register:inst3|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 1.000        ; 1.399      ; 1.964      ;
; 0.422  ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|DFF3                           ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register0|1bit_Register:inst3|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 1.000        ; 1.399      ; 1.964      ;
; 0.448  ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|DFF1                           ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register2|1bit_Register:inst1|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 1.000        ; 1.399      ; 1.938      ;
; 0.459  ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|DFF3                           ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register1|1bit_Register:inst3|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 1.000        ; 1.398      ; 1.926      ;
+--------+------------------------------------------------------------------+--------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'switch_debouncer:inst4|clock_divider_1024:inst|inst10'                                                                                                                                                                                                ;
+--------+--------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                              ; To Node                                                ; Launch Clock                                           ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; -0.736 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst1  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst10 ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.040     ; 1.683      ;
; -0.660 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst2  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst10 ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.040     ; 1.607      ;
; -0.587 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst4  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst10 ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.040     ; 1.534      ;
; -0.533 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst10 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst10 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst10 ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 0.500        ; 1.436      ; 2.571      ;
; -0.525 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst3  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst10 ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.040     ; 1.472      ;
; -0.474 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst5  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst10 ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.040     ; 1.421      ;
; -0.458 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst7  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst10 ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.040     ; 1.405      ;
; -0.411 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst6  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst10 ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.040     ; 1.358      ;
; -0.286 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst9  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst10 ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.040     ; 1.233      ;
; -0.256 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst8  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst10 ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.040     ; 1.203      ;
; -0.029 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst1  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst8  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.040     ; 0.976      ;
; 0.047  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst2  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst8  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.040     ; 0.900      ;
; 0.120  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst4  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst8  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.040     ; 0.827      ;
; 0.121  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst5  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst9  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.040     ; 0.826      ;
; 0.154  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst1  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst5  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.040     ; 0.793      ;
; 0.157  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst1  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst7  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.040     ; 0.790      ;
; 0.158  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst1  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst9  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.040     ; 0.789      ;
; 0.159  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst1  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst6  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.040     ; 0.788      ;
; 0.176  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst10 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst10 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst10 ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; 1.436      ; 2.362      ;
; 0.182  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst3  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst8  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.040     ; 0.765      ;
; 0.214  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst6  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst9  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.040     ; 0.733      ;
; 0.230  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst2  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst5  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.040     ; 0.717      ;
; 0.233  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst5  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst8  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.040     ; 0.714      ;
; 0.233  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst2  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst7  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.040     ; 0.714      ;
; 0.234  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst2  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst9  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.040     ; 0.713      ;
; 0.235  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst2  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst6  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.040     ; 0.712      ;
; 0.249  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst7  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst8  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.040     ; 0.698      ;
; 0.278  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst7  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst9  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.040     ; 0.669      ;
; 0.296  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst6  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst8  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.040     ; 0.651      ;
; 0.303  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst4  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst5  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.040     ; 0.644      ;
; 0.306  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst4  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst7  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.040     ; 0.641      ;
; 0.307  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst4  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst9  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.040     ; 0.640      ;
; 0.308  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst4  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst6  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.040     ; 0.639      ;
; 0.341  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst2  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst4  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.040     ; 0.606      ;
; 0.341  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst2  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst3  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.040     ; 0.606      ;
; 0.347  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst6  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst7  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.040     ; 0.600      ;
; 0.365  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst3  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst5  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.040     ; 0.582      ;
; 0.365  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst3  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst4  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.040     ; 0.582      ;
; 0.368  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst3  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst7  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.040     ; 0.579      ;
; 0.369  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst3  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst9  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.040     ; 0.578      ;
; 0.370  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst3  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst6  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.040     ; 0.577      ;
; 0.407  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst1  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst4  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.040     ; 0.540      ;
; 0.411  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst5  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst6  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.040     ; 0.536      ;
; 0.412  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst5  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst7  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.040     ; 0.535      ;
; 0.448  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst8  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst9  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.040     ; 0.499      ;
; 0.547  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst1  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst2  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.040     ; 0.400      ;
; 0.547  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst1  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst3  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.040     ; 0.400      ;
; 0.588  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst1  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst1  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.040     ; 0.359      ;
; 0.588  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst8  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst8  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.040     ; 0.359      ;
; 0.588  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst9  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst9  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.040     ; 0.359      ;
; 0.588  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst5  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst5  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.040     ; 0.359      ;
; 0.588  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst7  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst7  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.040     ; 0.359      ;
; 0.588  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst6  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst6  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.040     ; 0.359      ;
; 0.588  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst4  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst4  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.040     ; 0.359      ;
; 0.588  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst3  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst3  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.040     ; 0.359      ;
; 0.588  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst2  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst2  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.040     ; 0.359      ;
+--------+--------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'Board_Clock'                                                                                                                                                                                             ;
+--------+-------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                             ; To Node                                               ; Launch Clock                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; -0.729 ; switch_debouncer:inst4|clock_divider_1024:inst|inst1  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; Board_Clock                                           ; Board_Clock ; 1.000        ; -0.042     ; 1.674      ;
; -0.662 ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; Board_Clock ; 0.500        ; 1.587      ; 2.831      ;
; -0.639 ; switch_debouncer:inst4|clock_divider_1024:inst|inst2  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; Board_Clock                                           ; Board_Clock ; 1.000        ; -0.042     ; 1.584      ;
; -0.567 ; switch_debouncer:inst4|clock_divider_1024:inst|inst4  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; Board_Clock                                           ; Board_Clock ; 1.000        ; -0.042     ; 1.512      ;
; -0.507 ; switch_debouncer:inst4|clock_divider_1024:inst|inst3  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; Board_Clock                                           ; Board_Clock ; 1.000        ; -0.042     ; 1.452      ;
; -0.466 ; switch_debouncer:inst4|clock_divider_1024:inst|inst5  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; Board_Clock                                           ; Board_Clock ; 1.000        ; -0.042     ; 1.411      ;
; -0.439 ; switch_debouncer:inst4|clock_divider_1024:inst|inst7  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; Board_Clock                                           ; Board_Clock ; 1.000        ; -0.042     ; 1.384      ;
; -0.390 ; switch_debouncer:inst4|clock_divider_1024:inst|inst6  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; Board_Clock                                           ; Board_Clock ; 1.000        ; -0.042     ; 1.335      ;
; -0.250 ; switch_debouncer:inst4|clock_divider_1024:inst|inst8  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; Board_Clock                                           ; Board_Clock ; 1.000        ; -0.042     ; 1.195      ;
; -0.195 ; switch_debouncer:inst4|clock_divider_1024:inst|inst9  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; Board_Clock                                           ; Board_Clock ; 1.000        ; -0.042     ; 1.140      ;
; -0.036 ; switch_debouncer:inst4|clock_divider_1024:inst|inst1  ; switch_debouncer:inst4|clock_divider_1024:inst|inst8  ; Board_Clock                                           ; Board_Clock ; 1.000        ; -0.042     ; 0.981      ;
; 0.043  ; switch_debouncer:inst4|clock_divider_1024:inst|inst5  ; switch_debouncer:inst4|clock_divider_1024:inst|inst9  ; Board_Clock                                           ; Board_Clock ; 1.000        ; -0.042     ; 0.902      ;
; 0.054  ; switch_debouncer:inst4|clock_divider_1024:inst|inst2  ; switch_debouncer:inst4|clock_divider_1024:inst|inst8  ; Board_Clock                                           ; Board_Clock ; 1.000        ; -0.042     ; 0.891      ;
; 0.126  ; switch_debouncer:inst4|clock_divider_1024:inst|inst4  ; switch_debouncer:inst4|clock_divider_1024:inst|inst8  ; Board_Clock                                           ; Board_Clock ; 1.000        ; -0.042     ; 0.819      ;
; 0.127  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; Board_Clock ; 1.000        ; 1.587      ; 2.542      ;
; 0.137  ; switch_debouncer:inst4|clock_divider_1024:inst|inst1  ; switch_debouncer:inst4|clock_divider_1024:inst|inst6  ; Board_Clock                                           ; Board_Clock ; 1.000        ; -0.042     ; 0.808      ;
; 0.138  ; switch_debouncer:inst4|clock_divider_1024:inst|inst1  ; switch_debouncer:inst4|clock_divider_1024:inst|inst5  ; Board_Clock                                           ; Board_Clock ; 1.000        ; -0.042     ; 0.807      ;
; 0.143  ; switch_debouncer:inst4|clock_divider_1024:inst|inst1  ; switch_debouncer:inst4|clock_divider_1024:inst|inst7  ; Board_Clock                                           ; Board_Clock ; 1.000        ; -0.042     ; 0.802      ;
; 0.143  ; switch_debouncer:inst4|clock_divider_1024:inst|inst1  ; switch_debouncer:inst4|clock_divider_1024:inst|inst9  ; Board_Clock                                           ; Board_Clock ; 1.000        ; -0.042     ; 0.802      ;
; 0.146  ; switch_debouncer:inst4|clock_divider_1024:inst|inst6  ; switch_debouncer:inst4|clock_divider_1024:inst|inst9  ; Board_Clock                                           ; Board_Clock ; 1.000        ; -0.042     ; 0.799      ;
; 0.186  ; switch_debouncer:inst4|clock_divider_1024:inst|inst3  ; switch_debouncer:inst4|clock_divider_1024:inst|inst8  ; Board_Clock                                           ; Board_Clock ; 1.000        ; -0.042     ; 0.759      ;
; 0.202  ; switch_debouncer:inst4|clock_divider_1024:inst|inst7  ; switch_debouncer:inst4|clock_divider_1024:inst|inst9  ; Board_Clock                                           ; Board_Clock ; 1.000        ; -0.042     ; 0.743      ;
; 0.227  ; switch_debouncer:inst4|clock_divider_1024:inst|inst5  ; switch_debouncer:inst4|clock_divider_1024:inst|inst8  ; Board_Clock                                           ; Board_Clock ; 1.000        ; -0.042     ; 0.718      ;
; 0.227  ; switch_debouncer:inst4|clock_divider_1024:inst|inst2  ; switch_debouncer:inst4|clock_divider_1024:inst|inst6  ; Board_Clock                                           ; Board_Clock ; 1.000        ; -0.042     ; 0.718      ;
; 0.228  ; switch_debouncer:inst4|clock_divider_1024:inst|inst2  ; switch_debouncer:inst4|clock_divider_1024:inst|inst5  ; Board_Clock                                           ; Board_Clock ; 1.000        ; -0.042     ; 0.717      ;
; 0.233  ; switch_debouncer:inst4|clock_divider_1024:inst|inst2  ; switch_debouncer:inst4|clock_divider_1024:inst|inst7  ; Board_Clock                                           ; Board_Clock ; 1.000        ; -0.042     ; 0.712      ;
; 0.233  ; switch_debouncer:inst4|clock_divider_1024:inst|inst2  ; switch_debouncer:inst4|clock_divider_1024:inst|inst9  ; Board_Clock                                           ; Board_Clock ; 1.000        ; -0.042     ; 0.712      ;
; 0.254  ; switch_debouncer:inst4|clock_divider_1024:inst|inst7  ; switch_debouncer:inst4|clock_divider_1024:inst|inst8  ; Board_Clock                                           ; Board_Clock ; 1.000        ; -0.042     ; 0.691      ;
; 0.299  ; switch_debouncer:inst4|clock_divider_1024:inst|inst4  ; switch_debouncer:inst4|clock_divider_1024:inst|inst6  ; Board_Clock                                           ; Board_Clock ; 1.000        ; -0.042     ; 0.646      ;
; 0.300  ; switch_debouncer:inst4|clock_divider_1024:inst|inst4  ; switch_debouncer:inst4|clock_divider_1024:inst|inst5  ; Board_Clock                                           ; Board_Clock ; 1.000        ; -0.042     ; 0.645      ;
; 0.303  ; switch_debouncer:inst4|clock_divider_1024:inst|inst6  ; switch_debouncer:inst4|clock_divider_1024:inst|inst8  ; Board_Clock                                           ; Board_Clock ; 1.000        ; -0.042     ; 0.642      ;
; 0.305  ; switch_debouncer:inst4|clock_divider_1024:inst|inst4  ; switch_debouncer:inst4|clock_divider_1024:inst|inst7  ; Board_Clock                                           ; Board_Clock ; 1.000        ; -0.042     ; 0.640      ;
; 0.305  ; switch_debouncer:inst4|clock_divider_1024:inst|inst4  ; switch_debouncer:inst4|clock_divider_1024:inst|inst9  ; Board_Clock                                           ; Board_Clock ; 1.000        ; -0.042     ; 0.640      ;
; 0.330  ; switch_debouncer:inst4|clock_divider_1024:inst|inst1  ; switch_debouncer:inst4|clock_divider_1024:inst|inst3  ; Board_Clock                                           ; Board_Clock ; 1.000        ; -0.042     ; 0.615      ;
; 0.331  ; switch_debouncer:inst4|clock_divider_1024:inst|inst1  ; switch_debouncer:inst4|clock_divider_1024:inst|inst4  ; Board_Clock                                           ; Board_Clock ; 1.000        ; -0.042     ; 0.614      ;
; 0.337  ; switch_debouncer:inst4|clock_divider_1024:inst|inst5  ; switch_debouncer:inst4|clock_divider_1024:inst|inst7  ; Board_Clock                                           ; Board_Clock ; 1.000        ; -0.042     ; 0.608      ;
; 0.345  ; switch_debouncer:inst4|clock_divider_1024:inst|inst3  ; switch_debouncer:inst4|clock_divider_1024:inst|inst4  ; Board_Clock                                           ; Board_Clock ; 1.000        ; -0.042     ; 0.600      ;
; 0.359  ; switch_debouncer:inst4|clock_divider_1024:inst|inst3  ; switch_debouncer:inst4|clock_divider_1024:inst|inst6  ; Board_Clock                                           ; Board_Clock ; 1.000        ; -0.042     ; 0.586      ;
; 0.360  ; switch_debouncer:inst4|clock_divider_1024:inst|inst3  ; switch_debouncer:inst4|clock_divider_1024:inst|inst5  ; Board_Clock                                           ; Board_Clock ; 1.000        ; -0.042     ; 0.585      ;
; 0.365  ; switch_debouncer:inst4|clock_divider_1024:inst|inst3  ; switch_debouncer:inst4|clock_divider_1024:inst|inst7  ; Board_Clock                                           ; Board_Clock ; 1.000        ; -0.042     ; 0.580      ;
; 0.365  ; switch_debouncer:inst4|clock_divider_1024:inst|inst3  ; switch_debouncer:inst4|clock_divider_1024:inst|inst9  ; Board_Clock                                           ; Board_Clock ; 1.000        ; -0.042     ; 0.580      ;
; 0.409  ; switch_debouncer:inst4|clock_divider_1024:inst|inst5  ; switch_debouncer:inst4|clock_divider_1024:inst|inst6  ; Board_Clock                                           ; Board_Clock ; 1.000        ; -0.042     ; 0.536      ;
; 0.415  ; switch_debouncer:inst4|clock_divider_1024:inst|inst6  ; switch_debouncer:inst4|clock_divider_1024:inst|inst7  ; Board_Clock                                           ; Board_Clock ; 1.000        ; -0.042     ; 0.530      ;
; 0.444  ; switch_debouncer:inst4|clock_divider_1024:inst|inst8  ; switch_debouncer:inst4|clock_divider_1024:inst|inst9  ; Board_Clock                                           ; Board_Clock ; 1.000        ; -0.042     ; 0.501      ;
; 0.472  ; switch_debouncer:inst4|clock_divider_1024:inst|inst1  ; switch_debouncer:inst4|clock_divider_1024:inst|inst2  ; Board_Clock                                           ; Board_Clock ; 1.000        ; -0.042     ; 0.473      ;
; 0.479  ; switch_debouncer:inst4|clock_divider_1024:inst|inst2  ; switch_debouncer:inst4|clock_divider_1024:inst|inst3  ; Board_Clock                                           ; Board_Clock ; 1.000        ; -0.042     ; 0.466      ;
; 0.479  ; switch_debouncer:inst4|clock_divider_1024:inst|inst2  ; switch_debouncer:inst4|clock_divider_1024:inst|inst4  ; Board_Clock                                           ; Board_Clock ; 1.000        ; -0.042     ; 0.466      ;
; 0.586  ; switch_debouncer:inst4|clock_divider_1024:inst|inst1  ; switch_debouncer:inst4|clock_divider_1024:inst|inst1  ; Board_Clock                                           ; Board_Clock ; 1.000        ; -0.042     ; 0.359      ;
; 0.586  ; switch_debouncer:inst4|clock_divider_1024:inst|inst8  ; switch_debouncer:inst4|clock_divider_1024:inst|inst8  ; Board_Clock                                           ; Board_Clock ; 1.000        ; -0.042     ; 0.359      ;
; 0.586  ; switch_debouncer:inst4|clock_divider_1024:inst|inst9  ; switch_debouncer:inst4|clock_divider_1024:inst|inst9  ; Board_Clock                                           ; Board_Clock ; 1.000        ; -0.042     ; 0.359      ;
; 0.586  ; switch_debouncer:inst4|clock_divider_1024:inst|inst6  ; switch_debouncer:inst4|clock_divider_1024:inst|inst6  ; Board_Clock                                           ; Board_Clock ; 1.000        ; -0.042     ; 0.359      ;
; 0.586  ; switch_debouncer:inst4|clock_divider_1024:inst|inst5  ; switch_debouncer:inst4|clock_divider_1024:inst|inst5  ; Board_Clock                                           ; Board_Clock ; 1.000        ; -0.042     ; 0.359      ;
; 0.586  ; switch_debouncer:inst4|clock_divider_1024:inst|inst7  ; switch_debouncer:inst4|clock_divider_1024:inst|inst7  ; Board_Clock                                           ; Board_Clock ; 1.000        ; -0.042     ; 0.359      ;
; 0.586  ; switch_debouncer:inst4|clock_divider_1024:inst|inst3  ; switch_debouncer:inst4|clock_divider_1024:inst|inst3  ; Board_Clock                                           ; Board_Clock ; 1.000        ; -0.042     ; 0.359      ;
; 0.586  ; switch_debouncer:inst4|clock_divider_1024:inst|inst4  ; switch_debouncer:inst4|clock_divider_1024:inst|inst4  ; Board_Clock                                           ; Board_Clock ; 1.000        ; -0.042     ; 0.359      ;
; 0.586  ; switch_debouncer:inst4|clock_divider_1024:inst|inst2  ; switch_debouncer:inst4|clock_divider_1024:inst|inst2  ; Board_Clock                                           ; Board_Clock ; 1.000        ; -0.042     ; 0.359      ;
+--------+-------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'Counter_Control[0]'                                                                                                                                                                 ;
+--------+----------------------------------------+------------------------------------------------------------------+------------------------------+--------------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                                          ; Launch Clock                 ; Latch Clock        ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+------------------------------------------------------------------+------------------------------+--------------------+--------------+------------+------------+
; -0.864 ; Counter_Control[0]                     ; RCC:inst|TLCF:inst|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[0]   ; Counter_Control[0]           ; Counter_Control[0] ; 0.000        ; 3.570      ; 2.706      ;
; -0.695 ; RCC:inst|TLCF:inst|TLC_Mk3:inst|DFF3   ; RCC:inst|TLCF:inst|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[0]   ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 0.000        ; 2.858      ; 2.193      ;
; -0.636 ; RCC:inst|TLCF:inst|TLC_Mk3:inst|DFF0   ; RCC:inst|TLCF:inst|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[0]   ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 0.000        ; 2.858      ; 2.252      ;
; -0.552 ; RCC:inst|TLCF:inst|TLC_Mk3:inst|DFF1   ; RCC:inst|TLCF:inst|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[2]   ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 0.000        ; 2.857      ; 2.335      ;
; -0.339 ; Counter_Control[0]                     ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[1] ; Counter_Control[0]           ; Counter_Control[0] ; 0.000        ; 3.398      ; 3.059      ;
; -0.303 ; Counter_Control[0]                     ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[0] ; Counter_Control[0]           ; Counter_Control[0] ; 0.000        ; 3.399      ; 3.096      ;
; -0.299 ; Counter_Control[0]                     ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[1]  ; Counter_Control[0]           ; Counter_Control[0] ; 0.000        ; 3.717      ; 3.418      ;
; -0.288 ; RCC:inst|TLCF:inst|TLC_Mk3:inst|DFF3   ; RCC:inst|TLCF:inst|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[2]   ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 0.000        ; 2.857      ; 2.599      ;
; -0.264 ; Counter_Control[0]                     ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[1] ; Counter_Control[0]           ; Counter_Control[0] ; 0.000        ; 3.542      ; 3.278      ;
; -0.258 ; Counter_Control[0]                     ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[2] ; Counter_Control[0]           ; Counter_Control[0] ; 0.000        ; 3.398      ; 3.140      ;
; -0.245 ; Counter_Control[0]                     ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[3]  ; Counter_Control[0]           ; Counter_Control[0] ; 0.000        ; 3.717      ; 3.472      ;
; -0.236 ; Counter_Control[0]                     ; RCC:inst|TLCF:inst|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[1]   ; Counter_Control[0]           ; Counter_Control[0] ; 0.000        ; 3.562      ; 3.326      ;
; -0.231 ; Counter_Control[0]                     ; RCC:inst|TLCF:inst|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[3]   ; Counter_Control[0]           ; Counter_Control[0] ; 0.000        ; 3.571      ; 3.340      ;
; -0.219 ; Counter_Control[0]                     ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[3] ; Counter_Control[0]           ; Counter_Control[0] ; 0.000        ; 3.556      ; 3.337      ;
; -0.212 ; Counter_Control[0]                     ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[2]  ; Counter_Control[0]           ; Counter_Control[0] ; 0.000        ; 3.717      ; 3.505      ;
; -0.194 ; Counter_Control[0]                     ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[0]  ; Counter_Control[0]           ; Counter_Control[0] ; 0.000        ; 3.719      ; 3.525      ;
; -0.181 ; Counter_Control[0]                     ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[0] ; Counter_Control[0]           ; Counter_Control[0] ; 0.000        ; 3.558      ; 3.377      ;
; -0.157 ; Counter_Control[0]                     ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[2] ; Counter_Control[0]           ; Counter_Control[0] ; 0.000        ; 3.462      ; 3.305      ;
; -0.150 ; Counter_Control[0]                     ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[3] ; Counter_Control[0]           ; Counter_Control[0] ; 0.000        ; 3.398      ; 3.248      ;
; -0.102 ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|DFF2  ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[2]  ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 0.000        ; 2.972      ; 2.900      ;
; -0.088 ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|DFF1 ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[2] ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 0.000        ; 2.981      ; 2.923      ;
; -0.073 ; Counter_Control[0]                     ; RCC:inst|TLCF:inst|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[2]   ; Counter_Control[0]           ; Counter_Control[0] ; 0.000        ; 3.569      ; 3.496      ;
; -0.060 ; RCC:inst|TLCF:inst|TLC_Mk3:inst|DFF1   ; RCC:inst|TLCF:inst|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[0]   ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 0.000        ; 2.858      ; 2.828      ;
; 0.078  ; Counter_Control[0]                     ; RCC:inst|TLCF:inst|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[0]   ; Counter_Control[0]           ; Counter_Control[0] ; -0.500       ; 3.570      ; 3.168      ;
; 0.113  ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|DFF3 ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[3] ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 0.000        ; 3.075      ; 3.218      ;
; 0.118  ; RCC:inst|TLCF:inst|TLC_Mk3:inst|DFF2   ; RCC:inst|TLCF:inst|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[0]   ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 0.000        ; 2.862      ; 3.010      ;
; 0.264  ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|DFF3 ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[2] ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 0.000        ; 2.981      ; 3.275      ;
; 0.359  ; RCC:inst|TLCF:inst|TLC_Mk3:inst|DFF2   ; RCC:inst|TLCF:inst|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[2]   ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 0.000        ; 2.861      ; 3.250      ;
; 0.417  ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|DFF1 ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[1] ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 0.000        ; 3.061      ; 3.508      ;
; 0.425  ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|DFF0 ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[2] ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 0.000        ; 2.981      ; 3.436      ;
; 0.452  ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|DFF3 ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[0] ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 0.000        ; 3.077      ; 3.559      ;
; 0.460  ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|DFF0 ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[3] ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 0.000        ; 3.075      ; 3.565      ;
; 0.464  ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|DFF2 ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[3] ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 0.000        ; 3.075      ; 3.569      ;
; 0.464  ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|DFF2 ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[1] ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 0.000        ; 3.061      ; 3.555      ;
; 0.473  ; RCC:inst|TLCF:inst|TLC_Mk3:inst|DFF0   ; RCC:inst|TLCF:inst|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[1]   ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 0.000        ; 2.850      ; 3.353      ;
; 0.474  ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|DFF0 ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[0] ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 0.000        ; 2.810      ; 3.314      ;
; 0.498  ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|DFF1 ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[0] ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 0.000        ; 3.077      ; 3.605      ;
; 0.517  ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|DFF0 ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[0] ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 0.000        ; 3.077      ; 3.624      ;
; 0.530  ; RCC:inst|TLCF:inst|TLC_Mk3:inst|DFF3   ; RCC:inst|TLCF:inst|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[1]   ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 0.000        ; 2.850      ; 3.410      ;
; 0.530  ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|DFF2 ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[2] ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 0.000        ; 2.981      ; 3.541      ;
; 0.541  ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|DFF3 ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[1] ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 0.000        ; 3.061      ; 3.632      ;
; 0.542  ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|DFF1 ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[3] ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 0.000        ; 3.075      ; 3.647      ;
; 0.549  ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|DFF0 ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[1] ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 0.000        ; 3.061      ; 3.640      ;
; 0.573  ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|DFF3 ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[0] ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 0.000        ; 2.810      ; 3.413      ;
; 0.574  ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|DFF2 ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[0] ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 0.000        ; 3.077      ; 3.681      ;
; 0.575  ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|DFF0 ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[1] ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 0.000        ; 2.809      ; 3.414      ;
; 0.582  ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|DFF3 ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[3] ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 0.000        ; 2.809      ; 3.421      ;
; 0.619  ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|DFF2 ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[2] ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 0.000        ; 2.809      ; 3.458      ;
; 0.628  ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|DFF2 ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[1] ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 0.000        ; 2.809      ; 3.467      ;
; 0.630  ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|DFF1  ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[2]  ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 0.000        ; 2.972      ; 3.632      ;
; 0.636  ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|DFF0 ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[2] ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 0.000        ; 2.809      ; 3.475      ;
; 0.638  ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|DFF1 ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[3] ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 0.000        ; 2.809      ; 3.477      ;
; 0.648  ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|DFF1 ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[0] ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 0.000        ; 2.810      ; 3.488      ;
; 0.649  ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|DFF2 ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[0] ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 0.000        ; 2.810      ; 3.489      ;
; 0.649  ; Counter_Control[0]                     ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[0] ; Counter_Control[0]           ; Counter_Control[0] ; -0.500       ; 3.399      ; 3.568      ;
; 0.653  ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|DFF1 ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[2] ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 0.000        ; 2.809      ; 3.492      ;
; 0.655  ; Counter_Control[0]                     ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[1] ; Counter_Control[0]           ; Counter_Control[0] ; -0.500       ; 3.398      ; 3.573      ;
; 0.666  ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|DFF3 ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[2] ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 0.000        ; 2.809      ; 3.505      ;
; 0.678  ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|DFF3  ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[2]  ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 0.000        ; 2.972      ; 3.680      ;
; 0.682  ; Counter_Control[0]                     ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[1]  ; Counter_Control[0]           ; Counter_Control[0] ; -0.500       ; 3.717      ; 3.919      ;
; 0.691  ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|DFF1 ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[1] ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 0.000        ; 2.809      ; 3.530      ;
; 0.699  ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|DFF0 ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[3] ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 0.000        ; 2.809      ; 3.538      ;
; 0.703  ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|DFF2  ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[1]  ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 0.000        ; 2.972      ; 3.705      ;
; 0.704  ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|DFF2 ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[3] ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 0.000        ; 2.809      ; 3.543      ;
; 0.708  ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|DFF0  ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[3]  ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 0.000        ; 2.972      ; 3.710      ;
; 0.709  ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|DFF3  ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[3]  ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 0.000        ; 2.972      ; 3.711      ;
; 0.711  ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|DFF3 ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[1] ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 0.000        ; 2.809      ; 3.550      ;
; 0.713  ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|DFF0  ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[2]  ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 0.000        ; 2.972      ; 3.715      ;
; 0.720  ; Counter_Control[0]                     ; RCC:inst|TLCF:inst|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[1]   ; Counter_Control[0]           ; Counter_Control[0] ; -0.500       ; 3.562      ; 3.802      ;
; 0.724  ; Counter_Control[0]                     ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[1] ; Counter_Control[0]           ; Counter_Control[0] ; -0.500       ; 3.542      ; 3.786      ;
; 0.736  ; RCC:inst|TLCF:inst|TLC_Mk3:inst|DFF1   ; RCC:inst|TLCF:inst|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[3]   ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 0.000        ; 2.859      ; 3.625      ;
; 0.736  ; Counter_Control[0]                     ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[0]  ; Counter_Control[0]           ; Counter_Control[0] ; -0.500       ; 3.719      ; 3.975      ;
; 0.751  ; Counter_Control[0]                     ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[0] ; Counter_Control[0]           ; Counter_Control[0] ; -0.500       ; 3.558      ; 3.829      ;
; 0.768  ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|DFF1  ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[3]  ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 0.000        ; 2.972      ; 3.770      ;
; 0.781  ; RCC:inst|TLCF:inst|TLC_Mk3:inst|DFF2   ; RCC:inst|TLCF:inst|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[1]   ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 0.000        ; 2.854      ; 3.665      ;
; 0.795  ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|DFF2  ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[3]  ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 0.000        ; 2.972      ; 3.797      ;
; 0.821  ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|DFF3  ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[0]  ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 0.000        ; 2.974      ; 3.825      ;
; 0.826  ; RCC:inst|TLCF:inst|TLC_Mk3:inst|DFF0   ; RCC:inst|TLCF:inst|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[3]   ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 0.000        ; 2.859      ; 3.715      ;
; 0.831  ; RCC:inst|TLCF:inst|TLC_Mk3:inst|DFF3   ; RCC:inst|TLCF:inst|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[3]   ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 0.000        ; 2.859      ; 3.720      ;
; 0.840  ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|DFF1  ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[0]  ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 0.000        ; 2.974      ; 3.844      ;
; 0.860  ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|DFF3  ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[1]  ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 0.000        ; 2.972      ; 3.862      ;
; 0.862  ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|DFF0  ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[0]  ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 0.000        ; 2.974      ; 3.866      ;
; 0.866  ; RCC:inst|TLCF:inst|TLC_Mk3:inst|DFF2   ; RCC:inst|TLCF:inst|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[3]   ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 0.000        ; 2.863      ; 3.759      ;
; 0.878  ; RCC:inst|TLCF:inst|TLC_Mk3:inst|DFF0   ; RCC:inst|TLCF:inst|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[2]   ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 0.000        ; 2.857      ; 3.765      ;
; 0.936  ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|DFF2  ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[0]  ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 0.000        ; 2.974      ; 3.940      ;
; 0.943  ; RCC:inst|TLCF:inst|TLC_Mk3:inst|DFF1   ; RCC:inst|TLCF:inst|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[1]   ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 0.000        ; 2.850      ; 3.823      ;
; 0.946  ; Counter_Control[0]                     ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[2] ; Counter_Control[0]           ; Counter_Control[0] ; -0.500       ; 3.398      ; 3.864      ;
; 0.971  ; Counter_Control[0]                     ; RCC:inst|TLCF:inst|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[3]   ; Counter_Control[0]           ; Counter_Control[0] ; -0.500       ; 3.571      ; 4.062      ;
; 0.974  ; Counter_Control[0]                     ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[3]  ; Counter_Control[0]           ; Counter_Control[0] ; -0.500       ; 3.717      ; 4.211      ;
; 0.992  ; Counter_Control[0]                     ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[3] ; Counter_Control[0]           ; Counter_Control[0] ; -0.500       ; 3.556      ; 4.068      ;
; 1.010  ; Counter_Control[0]                     ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[2]  ; Counter_Control[0]           ; Counter_Control[0] ; -0.500       ; 3.717      ; 4.247      ;
; 1.038  ; Counter_Control[0]                     ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[3] ; Counter_Control[0]           ; Counter_Control[0] ; -0.500       ; 3.398      ; 3.956      ;
; 1.060  ; Counter_Control[0]                     ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[2] ; Counter_Control[0]           ; Counter_Control[0] ; -0.500       ; 3.462      ; 4.042      ;
; 1.135  ; Counter_Control[0]                     ; RCC:inst|TLCF:inst|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[2]   ; Counter_Control[0]           ; Counter_Control[0] ; -0.500       ; 3.569      ; 4.224      ;
; 1.148  ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|DFF1  ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[1]  ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 0.000        ; 2.972      ; 4.150      ;
; 1.152  ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|DFF0  ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[1]  ; switch_debouncer:inst4|inst2 ; Counter_Control[0] ; 0.000        ; 2.972      ; 4.154      ;
+--------+----------------------------------------+------------------------------------------------------------------+------------------------------+--------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'switch_debouncer:inst4|inst2'                                                                                                                                                                                                              ;
+-------+------------------------------------------------------------------+--------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                                                        ; To Node                                                                              ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------+--------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; 0.034 ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|DFF3                           ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register1|1bit_Register:inst3|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 0.000        ; 1.520      ; 1.638      ;
; 0.069 ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|DFF1                           ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register2|1bit_Register:inst1|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 0.000        ; 1.521      ; 1.674      ;
; 0.089 ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|DFF3                           ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register3|1bit_Register:inst3|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 0.000        ; 1.521      ; 1.694      ;
; 0.089 ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|DFF3                           ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register0|1bit_Register:inst3|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 0.000        ; 1.521      ; 1.694      ;
; 0.091 ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|DFF0                           ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register1|1bit_Register:inst|inst  ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 0.000        ; 1.420      ; 1.595      ;
; 0.103 ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|DFF3                           ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register2|1bit_Register:inst3|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 0.000        ; 1.521      ; 1.708      ;
; 0.123 ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|DFF2                           ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register1|1bit_Register:inst2|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 0.000        ; 1.520      ; 1.727      ;
; 0.135 ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|DFF0                           ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register0|1bit_Register:inst|inst  ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 0.000        ; 1.420      ; 1.639      ;
; 0.137 ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|DFF0                           ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register1|1bit_Register:inst|inst  ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 0.000        ; 1.528      ; 1.749      ;
; 0.141 ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|DFF2                           ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register3|1bit_Register:inst2|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 0.000        ; 1.521      ; 1.746      ;
; 0.143 ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|DFF2                           ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register0|1bit_Register:inst2|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 0.000        ; 1.521      ; 1.748      ;
; 0.148 ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|DFF1                           ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register2|1bit_Register:inst1|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 0.000        ; 1.413      ; 1.645      ;
; 0.151 ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|DFF1                           ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register3|1bit_Register:inst1|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 0.000        ; 1.521      ; 1.756      ;
; 0.151 ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|DFF1                           ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register0|1bit_Register:inst1|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 0.000        ; 1.521      ; 1.756      ;
; 0.181 ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|DFF0                           ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register0|1bit_Register:inst|inst  ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 0.000        ; 1.528      ; 1.793      ;
; 0.187 ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|DFF1                           ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register1|1bit_Register:inst1|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 0.000        ; 1.520      ; 1.791      ;
; 0.195 ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|DFF2                           ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register1|1bit_Register:inst2|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 0.000        ; 1.412      ; 1.691      ;
; 0.208 ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|DFF3                           ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register1|1bit_Register:inst3|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 0.000        ; 1.412      ; 1.704      ;
; 0.211 ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|DFF3                            ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register1|1bit_Register:inst3|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 0.000        ; 1.256      ; 1.551      ;
; 0.213 ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|DFF2                           ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register3|1bit_Register:inst2|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 0.000        ; 1.413      ; 1.710      ;
; 0.215 ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|DFF2                           ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register0|1bit_Register:inst2|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 0.000        ; 1.413      ; 1.712      ;
; 0.228 ; RCC:inst|TLCF:inst|TLC_Mk3:inst|DFF0                             ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register1|1bit_Register:inst|inst  ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 0.000        ; 1.297      ; 1.609      ;
; 0.230 ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|DFF1                           ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register3|1bit_Register:inst1|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 0.000        ; 1.413      ; 1.727      ;
; 0.230 ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|DFF1                           ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register0|1bit_Register:inst1|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 0.000        ; 1.413      ; 1.727      ;
; 0.233 ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|DFF0                           ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register2|1bit_Register:inst|inst  ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 0.000        ; 1.421      ; 1.738      ;
; 0.233 ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|DFF0                           ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register3|1bit_Register:inst|inst  ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 0.000        ; 1.421      ; 1.738      ;
; 0.234 ; RCC:inst|TLCF:inst|TLC_Mk3:inst|DFF2                             ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register1|1bit_Register:inst2|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 0.000        ; 1.293      ; 1.611      ;
; 0.252 ; RCC:inst|TLCF:inst|TLC_Mk3:inst|DFF2                             ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register3|1bit_Register:inst2|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 0.000        ; 1.294      ; 1.630      ;
; 0.254 ; RCC:inst|TLCF:inst|TLC_Mk3:inst|DFF2                             ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register0|1bit_Register:inst2|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 0.000        ; 1.294      ; 1.632      ;
; 0.263 ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|DFF3                           ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register3|1bit_Register:inst3|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 0.000        ; 1.413      ; 1.760      ;
; 0.263 ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|DFF3                           ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register0|1bit_Register:inst3|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 0.000        ; 1.413      ; 1.760      ;
; 0.266 ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|DFF1                           ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register1|1bit_Register:inst1|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 0.000        ; 1.412      ; 1.762      ;
; 0.266 ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|DFF3                            ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register3|1bit_Register:inst3|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 0.000        ; 1.257      ; 1.607      ;
; 0.266 ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|DFF3                            ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register0|1bit_Register:inst3|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 0.000        ; 1.257      ; 1.607      ;
; 0.272 ; RCC:inst|TLCF:inst|TLC_Mk3:inst|DFF0                             ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register0|1bit_Register:inst|inst  ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 0.000        ; 1.297      ; 1.653      ;
; 0.274 ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|DFF2                           ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register2|1bit_Register:inst2|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 0.000        ; 1.521      ; 1.879      ;
; 0.277 ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|DFF3                           ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register2|1bit_Register:inst3|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 0.000        ; 1.413      ; 1.774      ;
; 0.279 ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|DFF0                           ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register2|1bit_Register:inst|inst  ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 0.000        ; 1.529      ; 1.892      ;
; 0.279 ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|DFF0                           ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register3|1bit_Register:inst|inst  ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 0.000        ; 1.529      ; 1.892      ;
; 0.280 ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|DFF3                            ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register2|1bit_Register:inst3|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 0.000        ; 1.257      ; 1.621      ;
; 0.286 ; RCC:inst|TLCF:inst|TLC_Mk3:inst|DFF3                             ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register1|1bit_Register:inst3|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 0.000        ; 1.289      ; 1.659      ;
; 0.317 ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|DFF2                            ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register1|1bit_Register:inst2|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 0.000        ; 1.256      ; 1.657      ;
; 0.324 ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|DFF0                            ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register1|1bit_Register:inst|inst  ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 0.000        ; 1.264      ; 1.672      ;
; 0.335 ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|DFF2                            ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register3|1bit_Register:inst2|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 0.000        ; 1.257      ; 1.676      ;
; 0.337 ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|DFF2                            ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register0|1bit_Register:inst2|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 0.000        ; 1.257      ; 1.678      ;
; 0.341 ; RCC:inst|TLCF:inst|TLC_Mk3:inst|DFF3                             ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register3|1bit_Register:inst3|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 0.000        ; 1.290      ; 1.715      ;
; 0.341 ; RCC:inst|TLCF:inst|TLC_Mk3:inst|DFF3                             ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register0|1bit_Register:inst3|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 0.000        ; 1.290      ; 1.715      ;
; 0.346 ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|DFF2                           ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register2|1bit_Register:inst2|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 0.000        ; 1.413      ; 1.843      ;
; 0.355 ; RCC:inst|TLCF:inst|TLC_Mk3:inst|DFF3                             ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register2|1bit_Register:inst3|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 0.000        ; 1.290      ; 1.729      ;
; 0.368 ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|DFF0                            ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register0|1bit_Register:inst|inst  ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 0.000        ; 1.264      ; 1.716      ;
; 0.370 ; RCC:inst|TLCF:inst|TLC_Mk3:inst|DFF0                             ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register2|1bit_Register:inst|inst  ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 0.000        ; 1.298      ; 1.752      ;
; 0.370 ; RCC:inst|TLCF:inst|TLC_Mk3:inst|DFF0                             ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register3|1bit_Register:inst|inst  ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 0.000        ; 1.298      ; 1.752      ;
; 0.385 ; RCC:inst|TLCF:inst|TLC_Mk3:inst|DFF2                             ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register2|1bit_Register:inst2|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 0.000        ; 1.294      ; 1.763      ;
; 0.466 ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|DFF0                            ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register2|1bit_Register:inst|inst  ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 0.000        ; 1.265      ; 1.815      ;
; 0.466 ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|DFF0                            ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register3|1bit_Register:inst|inst  ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 0.000        ; 1.265      ; 1.815      ;
; 0.468 ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|DFF2                            ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register2|1bit_Register:inst2|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 0.000        ; 1.257      ; 1.809      ;
; 0.828 ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|DFF1                            ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register2|1bit_Register:inst1|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 0.000        ; 1.257      ; 2.169      ;
; 0.877 ; RCC:inst|TLCF:inst|TLC_Mk3:inst|DFF1                             ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register2|1bit_Register:inst1|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 0.000        ; 1.290      ; 2.251      ;
; 0.910 ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|DFF1                            ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register3|1bit_Register:inst1|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 0.000        ; 1.257      ; 2.251      ;
; 0.910 ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|DFF1                            ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register0|1bit_Register:inst1|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 0.000        ; 1.257      ; 2.251      ;
; 0.946 ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|DFF1                            ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register1|1bit_Register:inst1|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 0.000        ; 1.256      ; 2.286      ;
; 0.959 ; RCC:inst|TLCF:inst|TLC_Mk3:inst|DFF1                             ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register3|1bit_Register:inst1|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 0.000        ; 1.290      ; 2.333      ;
; 0.959 ; RCC:inst|TLCF:inst|TLC_Mk3:inst|DFF1                             ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register0|1bit_Register:inst1|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 0.000        ; 1.290      ; 2.333      ;
; 0.995 ; RCC:inst|TLCF:inst|TLC_Mk3:inst|DFF1                             ; RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register1|1bit_Register:inst1|inst ; switch_debouncer:inst4|inst2 ; switch_debouncer:inst4|inst2 ; 0.000        ; 1.289      ; 2.368      ;
; 2.565 ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[2] ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|DFF1                                               ; Counter_Control[0]           ; switch_debouncer:inst4|inst2 ; 0.000        ; -2.648     ; 0.031      ;
; 2.565 ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[3] ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|DFF0                                               ; Counter_Control[0]           ; switch_debouncer:inst4|inst2 ; 0.000        ; -2.648     ; 0.031      ;
; 2.565 ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[1] ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|DFF2                                               ; Counter_Control[0]           ; switch_debouncer:inst4|inst2 ; 0.000        ; -2.648     ; 0.031      ;
; 2.566 ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[0] ; RCC:inst|TLCF:inst|TLC_Mk3:inst11|DFF3                                               ; Counter_Control[0]           ; switch_debouncer:inst4|inst2 ; 0.000        ; -2.649     ; 0.031      ;
; 2.598 ; RCC:inst|TLCF:inst|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[1]   ; RCC:inst|TLCF:inst|TLC_Mk3:inst|DFF2                                                 ; Counter_Control[0]           ; switch_debouncer:inst4|inst2 ; 0.000        ; -2.681     ; 0.031      ;
; 2.600 ; RCC:inst|TLCF:inst|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[2]   ; RCC:inst|TLCF:inst|TLC_Mk3:inst|DFF1                                                 ; Counter_Control[0]           ; switch_debouncer:inst4|inst2 ; 0.000        ; -2.683     ; 0.031      ;
; 2.602 ; RCC:inst|TLCF:inst|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[3]   ; RCC:inst|TLCF:inst|TLC_Mk3:inst|DFF0                                                 ; Counter_Control[0]           ; switch_debouncer:inst4|inst2 ; 0.000        ; -2.685     ; 0.031      ;
; 2.602 ; RCC:inst|TLCF:inst|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[0]   ; RCC:inst|TLCF:inst|TLC_Mk3:inst|DFF3                                                 ; Counter_Control[0]           ; switch_debouncer:inst4|inst2 ; 0.000        ; -2.685     ; 0.031      ;
; 2.708 ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[3]  ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|DFF0                                                ; Counter_Control[0]           ; switch_debouncer:inst4|inst2 ; 0.000        ; -2.791     ; 0.031      ;
; 2.708 ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[2]  ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|DFF1                                                ; Counter_Control[0]           ; switch_debouncer:inst4|inst2 ; 0.000        ; -2.791     ; 0.031      ;
; 2.708 ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[1]  ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|DFF2                                                ; Counter_Control[0]           ; switch_debouncer:inst4|inst2 ; 0.000        ; -2.791     ; 0.031      ;
; 2.710 ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[0]  ; RCC:inst|TLCF:inst|TLC_Mk3:inst9|DFF3                                                ; Counter_Control[0]           ; switch_debouncer:inst4|inst2 ; 0.000        ; -2.793     ; 0.031      ;
; 2.736 ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[2] ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|DFF1                                               ; Counter_Control[0]           ; switch_debouncer:inst4|inst2 ; 0.000        ; -2.819     ; 0.031      ;
; 2.793 ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[1] ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|DFF2                                               ; Counter_Control[0]           ; switch_debouncer:inst4|inst2 ; 0.000        ; -2.876     ; 0.031      ;
; 2.810 ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[3] ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|DFF0                                               ; Counter_Control[0]           ; switch_debouncer:inst4|inst2 ; 0.000        ; -2.893     ; 0.031      ;
; 2.812 ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[0] ; RCC:inst|TLCF:inst|TLC_Mk3:inst10|DFF3                                               ; Counter_Control[0]           ; switch_debouncer:inst4|inst2 ; 0.000        ; -2.895     ; 0.031      ;
+-------+------------------------------------------------------------------+--------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'Board_Clock'                                                                                                                                                                                             ;
+-------+-------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                             ; To Node                                               ; Launch Clock                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; 0.181 ; switch_debouncer:inst4|clock_divider_1024:inst|inst9  ; switch_debouncer:inst4|clock_divider_1024:inst|inst9  ; Board_Clock                                           ; Board_Clock ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; switch_debouncer:inst4|clock_divider_1024:inst|inst8  ; switch_debouncer:inst4|clock_divider_1024:inst|inst8  ; Board_Clock                                           ; Board_Clock ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; switch_debouncer:inst4|clock_divider_1024:inst|inst7  ; switch_debouncer:inst4|clock_divider_1024:inst|inst7  ; Board_Clock                                           ; Board_Clock ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; switch_debouncer:inst4|clock_divider_1024:inst|inst6  ; switch_debouncer:inst4|clock_divider_1024:inst|inst6  ; Board_Clock                                           ; Board_Clock ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; switch_debouncer:inst4|clock_divider_1024:inst|inst5  ; switch_debouncer:inst4|clock_divider_1024:inst|inst5  ; Board_Clock                                           ; Board_Clock ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; switch_debouncer:inst4|clock_divider_1024:inst|inst4  ; switch_debouncer:inst4|clock_divider_1024:inst|inst4  ; Board_Clock                                           ; Board_Clock ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; switch_debouncer:inst4|clock_divider_1024:inst|inst3  ; switch_debouncer:inst4|clock_divider_1024:inst|inst3  ; Board_Clock                                           ; Board_Clock ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; switch_debouncer:inst4|clock_divider_1024:inst|inst2  ; switch_debouncer:inst4|clock_divider_1024:inst|inst2  ; Board_Clock                                           ; Board_Clock ; 0.000        ; 0.042      ; 0.307      ;
; 0.188 ; switch_debouncer:inst4|clock_divider_1024:inst|inst1  ; switch_debouncer:inst4|clock_divider_1024:inst|inst1  ; Board_Clock                                           ; Board_Clock ; 0.000        ; 0.042      ; 0.314      ;
; 0.270 ; switch_debouncer:inst4|clock_divider_1024:inst|inst1  ; switch_debouncer:inst4|clock_divider_1024:inst|inst2  ; Board_Clock                                           ; Board_Clock ; 0.000        ; 0.042      ; 0.396      ;
; 0.272 ; switch_debouncer:inst4|clock_divider_1024:inst|inst2  ; switch_debouncer:inst4|clock_divider_1024:inst|inst4  ; Board_Clock                                           ; Board_Clock ; 0.000        ; 0.042      ; 0.398      ;
; 0.272 ; switch_debouncer:inst4|clock_divider_1024:inst|inst2  ; switch_debouncer:inst4|clock_divider_1024:inst|inst3  ; Board_Clock                                           ; Board_Clock ; 0.000        ; 0.042      ; 0.398      ;
; 0.302 ; switch_debouncer:inst4|clock_divider_1024:inst|inst8  ; switch_debouncer:inst4|clock_divider_1024:inst|inst9  ; Board_Clock                                           ; Board_Clock ; 0.000        ; 0.042      ; 0.428      ;
; 0.302 ; switch_debouncer:inst4|clock_divider_1024:inst|inst6  ; switch_debouncer:inst4|clock_divider_1024:inst|inst7  ; Board_Clock                                           ; Board_Clock ; 0.000        ; 0.042      ; 0.428      ;
; 0.308 ; switch_debouncer:inst4|clock_divider_1024:inst|inst5  ; switch_debouncer:inst4|clock_divider_1024:inst|inst6  ; Board_Clock                                           ; Board_Clock ; 0.000        ; 0.042      ; 0.434      ;
; 0.367 ; switch_debouncer:inst4|clock_divider_1024:inst|inst3  ; switch_debouncer:inst4|clock_divider_1024:inst|inst9  ; Board_Clock                                           ; Board_Clock ; 0.000        ; 0.042      ; 0.493      ;
; 0.367 ; switch_debouncer:inst4|clock_divider_1024:inst|inst3  ; switch_debouncer:inst4|clock_divider_1024:inst|inst7  ; Board_Clock                                           ; Board_Clock ; 0.000        ; 0.042      ; 0.493      ;
; 0.367 ; switch_debouncer:inst4|clock_divider_1024:inst|inst3  ; switch_debouncer:inst4|clock_divider_1024:inst|inst4  ; Board_Clock                                           ; Board_Clock ; 0.000        ; 0.042      ; 0.493      ;
; 0.371 ; switch_debouncer:inst4|clock_divider_1024:inst|inst3  ; switch_debouncer:inst4|clock_divider_1024:inst|inst5  ; Board_Clock                                           ; Board_Clock ; 0.000        ; 0.042      ; 0.497      ;
; 0.372 ; switch_debouncer:inst4|clock_divider_1024:inst|inst5  ; switch_debouncer:inst4|clock_divider_1024:inst|inst7  ; Board_Clock                                           ; Board_Clock ; 0.000        ; 0.042      ; 0.498      ;
; 0.372 ; switch_debouncer:inst4|clock_divider_1024:inst|inst3  ; switch_debouncer:inst4|clock_divider_1024:inst|inst6  ; Board_Clock                                           ; Board_Clock ; 0.000        ; 0.042      ; 0.498      ;
; 0.372 ; switch_debouncer:inst4|clock_divider_1024:inst|inst1  ; switch_debouncer:inst4|clock_divider_1024:inst|inst4  ; Board_Clock                                           ; Board_Clock ; 0.000        ; 0.042      ; 0.498      ;
; 0.373 ; switch_debouncer:inst4|clock_divider_1024:inst|inst1  ; switch_debouncer:inst4|clock_divider_1024:inst|inst3  ; Board_Clock                                           ; Board_Clock ; 0.000        ; 0.042      ; 0.499      ;
; 0.414 ; switch_debouncer:inst4|clock_divider_1024:inst|inst4  ; switch_debouncer:inst4|clock_divider_1024:inst|inst9  ; Board_Clock                                           ; Board_Clock ; 0.000        ; 0.042      ; 0.540      ;
; 0.414 ; switch_debouncer:inst4|clock_divider_1024:inst|inst4  ; switch_debouncer:inst4|clock_divider_1024:inst|inst7  ; Board_Clock                                           ; Board_Clock ; 0.000        ; 0.042      ; 0.540      ;
; 0.415 ; switch_debouncer:inst4|clock_divider_1024:inst|inst6  ; switch_debouncer:inst4|clock_divider_1024:inst|inst8  ; Board_Clock                                           ; Board_Clock ; 0.000        ; 0.042      ; 0.541      ;
; 0.418 ; switch_debouncer:inst4|clock_divider_1024:inst|inst4  ; switch_debouncer:inst4|clock_divider_1024:inst|inst5  ; Board_Clock                                           ; Board_Clock ; 0.000        ; 0.042      ; 0.544      ;
; 0.419 ; switch_debouncer:inst4|clock_divider_1024:inst|inst4  ; switch_debouncer:inst4|clock_divider_1024:inst|inst6  ; Board_Clock                                           ; Board_Clock ; 0.000        ; 0.042      ; 0.545      ;
; 0.433 ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; Board_Clock ; 0.000        ; 1.649      ; 2.301      ;
; 0.450 ; switch_debouncer:inst4|clock_divider_1024:inst|inst7  ; switch_debouncer:inst4|clock_divider_1024:inst|inst8  ; Board_Clock                                           ; Board_Clock ; 0.000        ; 0.042      ; 0.576      ;
; 0.467 ; switch_debouncer:inst4|clock_divider_1024:inst|inst2  ; switch_debouncer:inst4|clock_divider_1024:inst|inst9  ; Board_Clock                                           ; Board_Clock ; 0.000        ; 0.042      ; 0.593      ;
; 0.467 ; switch_debouncer:inst4|clock_divider_1024:inst|inst2  ; switch_debouncer:inst4|clock_divider_1024:inst|inst7  ; Board_Clock                                           ; Board_Clock ; 0.000        ; 0.042      ; 0.593      ;
; 0.468 ; switch_debouncer:inst4|clock_divider_1024:inst|inst5  ; switch_debouncer:inst4|clock_divider_1024:inst|inst8  ; Board_Clock                                           ; Board_Clock ; 0.000        ; 0.042      ; 0.594      ;
; 0.471 ; switch_debouncer:inst4|clock_divider_1024:inst|inst2  ; switch_debouncer:inst4|clock_divider_1024:inst|inst5  ; Board_Clock                                           ; Board_Clock ; 0.000        ; 0.042      ; 0.597      ;
; 0.472 ; switch_debouncer:inst4|clock_divider_1024:inst|inst2  ; switch_debouncer:inst4|clock_divider_1024:inst|inst6  ; Board_Clock                                           ; Board_Clock ; 0.000        ; 0.042      ; 0.598      ;
; 0.524 ; switch_debouncer:inst4|clock_divider_1024:inst|inst3  ; switch_debouncer:inst4|clock_divider_1024:inst|inst8  ; Board_Clock                                           ; Board_Clock ; 0.000        ; 0.042      ; 0.650      ;
; 0.535 ; switch_debouncer:inst4|clock_divider_1024:inst|inst1  ; switch_debouncer:inst4|clock_divider_1024:inst|inst9  ; Board_Clock                                           ; Board_Clock ; 0.000        ; 0.042      ; 0.661      ;
; 0.535 ; switch_debouncer:inst4|clock_divider_1024:inst|inst1  ; switch_debouncer:inst4|clock_divider_1024:inst|inst7  ; Board_Clock                                           ; Board_Clock ; 0.000        ; 0.042      ; 0.661      ;
; 0.539 ; switch_debouncer:inst4|clock_divider_1024:inst|inst1  ; switch_debouncer:inst4|clock_divider_1024:inst|inst5  ; Board_Clock                                           ; Board_Clock ; 0.000        ; 0.042      ; 0.665      ;
; 0.540 ; switch_debouncer:inst4|clock_divider_1024:inst|inst1  ; switch_debouncer:inst4|clock_divider_1024:inst|inst6  ; Board_Clock                                           ; Board_Clock ; 0.000        ; 0.042      ; 0.666      ;
; 0.559 ; switch_debouncer:inst4|clock_divider_1024:inst|inst7  ; switch_debouncer:inst4|clock_divider_1024:inst|inst9  ; Board_Clock                                           ; Board_Clock ; 0.000        ; 0.042      ; 0.685      ;
; 0.571 ; switch_debouncer:inst4|clock_divider_1024:inst|inst4  ; switch_debouncer:inst4|clock_divider_1024:inst|inst8  ; Board_Clock                                           ; Board_Clock ; 0.000        ; 0.042      ; 0.697      ;
; 0.613 ; switch_debouncer:inst4|clock_divider_1024:inst|inst6  ; switch_debouncer:inst4|clock_divider_1024:inst|inst9  ; Board_Clock                                           ; Board_Clock ; 0.000        ; 0.042      ; 0.739      ;
; 0.624 ; switch_debouncer:inst4|clock_divider_1024:inst|inst2  ; switch_debouncer:inst4|clock_divider_1024:inst|inst8  ; Board_Clock                                           ; Board_Clock ; 0.000        ; 0.042      ; 0.750      ;
; 0.692 ; switch_debouncer:inst4|clock_divider_1024:inst|inst1  ; switch_debouncer:inst4|clock_divider_1024:inst|inst8  ; Board_Clock                                           ; Board_Clock ; 0.000        ; 0.042      ; 0.818      ;
; 0.692 ; switch_debouncer:inst4|clock_divider_1024:inst|inst5  ; switch_debouncer:inst4|clock_divider_1024:inst|inst9  ; Board_Clock                                           ; Board_Clock ; 0.000        ; 0.042      ; 0.818      ;
; 0.808 ; switch_debouncer:inst4|clock_divider_1024:inst|inst9  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; Board_Clock                                           ; Board_Clock ; 0.000        ; 0.042      ; 0.934      ;
; 0.865 ; switch_debouncer:inst4|clock_divider_1024:inst|inst8  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; Board_Clock                                           ; Board_Clock ; 0.000        ; 0.042      ; 0.991      ;
; 0.976 ; switch_debouncer:inst4|clock_divider_1024:inst|inst6  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; Board_Clock                                           ; Board_Clock ; 0.000        ; 0.042      ; 1.102      ;
; 1.011 ; switch_debouncer:inst4|clock_divider_1024:inst|inst7  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; Board_Clock                                           ; Board_Clock ; 0.000        ; 0.042      ; 1.137      ;
; 1.029 ; switch_debouncer:inst4|clock_divider_1024:inst|inst5  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; Board_Clock                                           ; Board_Clock ; 0.000        ; 0.042      ; 1.155      ;
; 1.085 ; switch_debouncer:inst4|clock_divider_1024:inst|inst3  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; Board_Clock                                           ; Board_Clock ; 0.000        ; 0.042      ; 1.211      ;
; 1.132 ; switch_debouncer:inst4|clock_divider_1024:inst|inst4  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; Board_Clock                                           ; Board_Clock ; 0.000        ; 0.042      ; 1.258      ;
; 1.185 ; switch_debouncer:inst4|clock_divider_1024:inst|inst2  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; Board_Clock                                           ; Board_Clock ; 0.000        ; 0.042      ; 1.311      ;
; 1.215 ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; Board_Clock ; -0.500       ; 1.649      ; 2.583      ;
; 1.253 ; switch_debouncer:inst4|clock_divider_1024:inst|inst1  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; Board_Clock                                           ; Board_Clock ; 0.000        ; 0.042      ; 1.379      ;
+-------+-------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'switch_debouncer:inst4|clock_divider_1024:inst|inst10'                                                                                                                                                                                                ;
+-------+--------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                              ; To Node                                                ; Launch Clock                                           ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.183 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst9  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst9  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst8  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst8  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst7  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst7  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst6  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst6  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst5  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst5  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst4  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst4  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst3  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst3  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst2  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst2  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.040      ; 0.307      ;
; 0.190 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst1  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst1  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.040      ; 0.314      ;
; 0.211 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst1  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst3  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.040      ; 0.335      ;
; 0.211 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst1  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst2  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.040      ; 0.335      ;
; 0.303 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst8  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst9  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.040      ; 0.427      ;
; 0.307 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst5  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst7  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.040      ; 0.431      ;
; 0.308 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst5  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst6  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.040      ; 0.432      ;
; 0.314 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst1  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst4  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.040      ; 0.438      ;
; 0.368 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst3  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst9  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.040      ; 0.492      ;
; 0.368 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst3  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst7  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.040      ; 0.492      ;
; 0.368 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst3  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst6  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.040      ; 0.492      ;
; 0.370 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst6  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst7  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.040      ; 0.494      ;
; 0.370 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst3  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst5  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.040      ; 0.494      ;
; 0.374 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst2  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst4  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.040      ; 0.498      ;
; 0.375 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst3  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst4  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.040      ; 0.499      ;
; 0.375 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst2  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst3  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.040      ; 0.499      ;
; 0.417 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst4  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst9  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.040      ; 0.541      ;
; 0.417 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst4  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst7  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.040      ; 0.541      ;
; 0.417 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst4  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst6  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.040      ; 0.541      ;
; 0.419 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst4  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst5  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.040      ; 0.543      ;
; 0.427 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst6  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst8  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.040      ; 0.551      ;
; 0.458 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst7  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst8  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.040      ; 0.582      ;
; 0.465 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst5  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst8  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.040      ; 0.589      ;
; 0.466 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst10 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst10 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst10 ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 1.507      ; 2.172      ;
; 0.471 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst2  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst9  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.040      ; 0.595      ;
; 0.471 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst2  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst7  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.040      ; 0.595      ;
; 0.471 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst2  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst6  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.040      ; 0.595      ;
; 0.473 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst2  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst5  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.040      ; 0.597      ;
; 0.491 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst7  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst9  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.040      ; 0.615      ;
; 0.531 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst3  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst8  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.040      ; 0.655      ;
; 0.537 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst1  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst9  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.040      ; 0.661      ;
; 0.537 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst1  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst7  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.040      ; 0.661      ;
; 0.537 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst1  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst6  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.040      ; 0.661      ;
; 0.539 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst1  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst5  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.040      ; 0.663      ;
; 0.552 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst6  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst9  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.040      ; 0.676      ;
; 0.580 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst4  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst8  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.040      ; 0.704      ;
; 0.614 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst5  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst9  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.040      ; 0.738      ;
; 0.634 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst2  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst8  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.040      ; 0.758      ;
; 0.700 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst1  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst8  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.040      ; 0.824      ;
; 0.918 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst8  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst10 ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.040      ; 1.042      ;
; 0.932 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst9  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst10 ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.040      ; 1.056      ;
; 1.044 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst6  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst10 ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.040      ; 1.168      ;
; 1.075 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst7  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst10 ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.040      ; 1.199      ;
; 1.082 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst5  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst10 ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.040      ; 1.206      ;
; 1.148 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst3  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst10 ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.040      ; 1.272      ;
; 1.170 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst10 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst10 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst10 ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; -0.500       ; 1.507      ; 2.376      ;
; 1.197 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst4  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst10 ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.040      ; 1.321      ;
; 1.251 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst2  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst10 ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.040      ; 1.375      ;
; 1.317 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst1  ; switch_debouncer:inst4|clock_divider_1024:inst1|inst10 ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.040      ; 1.441      ;
+-------+--------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                    ;
+---------------------------------------------------------+----------+--------+----------+---------+---------------------+
; Clock                                                   ; Setup    ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------------------------------+----------+--------+----------+---------+---------------------+
; Worst-case Slack                                        ; -5.422   ; -1.597 ; N/A      ; N/A     ; -3.000              ;
;  Board_Clock                                            ; -2.443   ; 0.181  ; N/A      ; N/A     ; -3.000              ;
;  Counter_Control[0]                                     ; -4.396   ; -1.597 ; N/A      ; N/A     ; -3.000              ;
;  switch_debouncer:inst4|clock_divider_1024:inst1|inst10 ; N/A      ; N/A    ; N/A      ; N/A     ; -1.285              ;
;  switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; -2.529   ; 0.183  ; N/A      ; N/A     ; -1.285              ;
;  switch_debouncer:inst4|inst2                           ; -5.422   ; 0.034  ; N/A      ; N/A     ; -1.285              ;
; Design-wide TNS                                         ; -167.857 ; -7.297 ; 0.0      ; 0.0     ; -74.105             ;
;  Board_Clock                                            ; -7.500   ; 0.000  ; N/A      ; N/A     ; -15.850             ;
;  Counter_Control[0]                                     ; -52.947  ; -7.297 ; N/A      ; N/A     ; -8.168              ;
;  switch_debouncer:inst4|clock_divider_1024:inst1|inst10 ; N/A      ; N/A    ; N/A      ; N/A     ; -1.285              ;
;  switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; -7.247   ; 0.000  ; N/A      ; N/A     ; -12.850             ;
;  switch_debouncer:inst4|inst2                           ; -100.163 ; 0.000  ; N/A      ; N/A     ; -41.120             ;
+---------------------------------------------------------+----------+--------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Out[6]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Out[5]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Out[4]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Out[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Out[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Out[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Out[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; Select[1]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Select[0]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLRN                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Enable                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Clock                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Counter_Control[0]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Counter_Control[1]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Board_Clock             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Out[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Out[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; Out[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Out[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; Out[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; Out[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; Out[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Out[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Out[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; Out[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Out[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; Out[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; Out[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; Out[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Out[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Out[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; Out[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Out[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; Out[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; Out[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; Out[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                            ;
+--------------------------------------------------------+-------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                             ; To Clock                                              ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------+-------------------------------------------------------+----------+----------+----------+----------+
; Board_Clock                                            ; Board_Clock                                           ; 54       ; 0        ; 0        ; 0        ;
; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; Board_Clock                                           ; 1        ; 1        ; 0        ; 0        ;
; Counter_Control[0]                                     ; Counter_Control[0]                                    ; 41       ; 41       ; 0        ; 0        ;
; switch_debouncer:inst4|inst2                           ; Counter_Control[0]                                    ; 145      ; 0        ; 0        ; 0        ;
; switch_debouncer:inst4|clock_divider_1024:inst1|inst10 ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 1        ; 1        ; 0        ; 0        ;
; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 54       ; 0        ; 0        ; 0        ;
; Counter_Control[0]                                     ; switch_debouncer:inst4|inst2                          ; 16       ; 0        ; 0        ; 0        ;
; switch_debouncer:inst4|inst2                           ; switch_debouncer:inst4|inst2                          ; 64       ; 0        ; 0        ; 0        ;
+--------------------------------------------------------+-------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                             ;
+--------------------------------------------------------+-------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                             ; To Clock                                              ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------+-------------------------------------------------------+----------+----------+----------+----------+
; Board_Clock                                            ; Board_Clock                                           ; 54       ; 0        ; 0        ; 0        ;
; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; Board_Clock                                           ; 1        ; 1        ; 0        ; 0        ;
; Counter_Control[0]                                     ; Counter_Control[0]                                    ; 41       ; 41       ; 0        ; 0        ;
; switch_debouncer:inst4|inst2                           ; Counter_Control[0]                                    ; 145      ; 0        ; 0        ; 0        ;
; switch_debouncer:inst4|clock_divider_1024:inst1|inst10 ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 1        ; 1        ; 0        ; 0        ;
; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10 ; 54       ; 0        ; 0        ; 0        ;
; Counter_Control[0]                                     ; switch_debouncer:inst4|inst2                          ; 16       ; 0        ; 0        ; 0        ;
; switch_debouncer:inst4|inst2                           ; switch_debouncer:inst4|inst2                          ; 64       ; 0        ; 0        ; 0        ;
+--------------------------------------------------------+-------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 6     ; 6    ;
; Unconstrained Input Port Paths  ; 143   ; 143  ;
; Unconstrained Output Ports      ; 7     ; 7    ;
; Unconstrained Output Port Paths ; 126   ; 126  ;
+---------------------------------+-------+------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                 ;
+--------------------------------------------------------+--------------------------------------------------------+------+-------------+
; Target                                                 ; Clock                                                  ; Type ; Status      ;
+--------------------------------------------------------+--------------------------------------------------------+------+-------------+
; Board_Clock                                            ; Board_Clock                                            ; Base ; Constrained ;
; Counter_Control[0]                                     ; Counter_Control[0]                                     ; Base ; Constrained ;
; switch_debouncer:inst4|clock_divider_1024:inst1|inst10 ; switch_debouncer:inst4|clock_divider_1024:inst1|inst10 ; Base ; Constrained ;
; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; switch_debouncer:inst4|clock_divider_1024:inst|inst10  ; Base ; Constrained ;
; switch_debouncer:inst4|inst2                           ; switch_debouncer:inst4|inst2                           ; Base ; Constrained ;
+--------------------------------------------------------+--------------------------------------------------------+------+-------------+


+-----------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                 ;
+--------------------+--------------------------------------------------------------------------------------+
; Input Port         ; Comment                                                                              ;
+--------------------+--------------------------------------------------------------------------------------+
; CLRN               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Clock              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Counter_Control[1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Enable             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Select[0]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Select[1]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; Out[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Out[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Out[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Out[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Out[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Out[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Out[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                 ;
+--------------------+--------------------------------------------------------------------------------------+
; Input Port         ; Comment                                                                              ;
+--------------------+--------------------------------------------------------------------------------------+
; CLRN               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Clock              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Counter_Control[1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Enable             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Select[0]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Select[1]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; Out[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Out[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Out[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Out[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Out[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Out[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Out[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition
    Info: Processing started: Sun Dec 02 20:56:17 2018
Info: Command: quartus_sta RCC_Test -c RCC_Test
Info: qsta_default_script.tcl version: #2
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): The Timing Analyzer is analyzing 16 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'RCC_Test.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name switch_debouncer:inst4|inst2 switch_debouncer:inst4|inst2
    Info (332105): create_clock -period 1.000 -name Counter_Control[0] Counter_Control[0]
    Info (332105): create_clock -period 1.000 -name switch_debouncer:inst4|clock_divider_1024:inst1|inst10 switch_debouncer:inst4|clock_divider_1024:inst1|inst10
    Info (332105): create_clock -period 1.000 -name switch_debouncer:inst4|clock_divider_1024:inst|inst10 switch_debouncer:inst4|clock_divider_1024:inst|inst10
    Info (332105): create_clock -period 1.000 -name Board_Clock Board_Clock
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -5.422
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -5.422            -100.163 switch_debouncer:inst4|inst2 
    Info (332119):    -4.396             -52.947 Counter_Control[0] 
    Info (332119):    -2.529              -7.247 switch_debouncer:inst4|clock_divider_1024:inst|inst10 
    Info (332119):    -2.443              -7.500 Board_Clock 
Info (332146): Worst-case hold slack is -1.597
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.597              -7.297 Counter_Control[0] 
    Info (332119):     0.364               0.000 switch_debouncer:inst4|inst2 
    Info (332119):     0.402               0.000 Board_Clock 
    Info (332119):     0.405               0.000 switch_debouncer:inst4|clock_divider_1024:inst|inst10 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -15.850 Board_Clock 
    Info (332119):    -3.000              -3.000 Counter_Control[0] 
    Info (332119):    -1.285             -41.120 switch_debouncer:inst4|inst2 
    Info (332119):    -1.285             -12.850 switch_debouncer:inst4|clock_divider_1024:inst|inst10 
    Info (332119):    -1.285              -1.285 switch_debouncer:inst4|clock_divider_1024:inst1|inst10 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -4.922
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.922             -91.713 switch_debouncer:inst4|inst2 
    Info (332119):    -4.114             -48.427 Counter_Control[0] 
    Info (332119):    -2.228              -5.748 switch_debouncer:inst4|clock_divider_1024:inst|inst10 
    Info (332119):    -2.136              -5.914 Board_Clock 
Info (332146): Worst-case hold slack is -1.500
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.500              -6.702 Counter_Control[0] 
    Info (332119):     0.313               0.000 switch_debouncer:inst4|inst2 
    Info (332119):     0.354               0.000 Board_Clock 
    Info (332119):     0.357               0.000 switch_debouncer:inst4|clock_divider_1024:inst|inst10 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -15.850 Board_Clock 
    Info (332119):    -3.000              -3.000 Counter_Control[0] 
    Info (332119):    -1.285             -41.120 switch_debouncer:inst4|inst2 
    Info (332119):    -1.285             -12.850 switch_debouncer:inst4|clock_divider_1024:inst|inst10 
    Info (332119):    -1.285              -1.285 switch_debouncer:inst4|clock_divider_1024:inst1|inst10 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -2.508
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.508             -29.417 Counter_Control[0] 
    Info (332119):    -2.150             -34.145 switch_debouncer:inst4|inst2 
    Info (332119):    -0.736              -0.765 switch_debouncer:inst4|clock_divider_1024:inst|inst10 
    Info (332119):    -0.729              -0.765 Board_Clock 
Info (332146): Worst-case hold slack is -0.864
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.864              -4.704 Counter_Control[0] 
    Info (332119):     0.034               0.000 switch_debouncer:inst4|inst2 
    Info (332119):     0.181               0.000 Board_Clock 
    Info (332119):     0.183               0.000 switch_debouncer:inst4|clock_divider_1024:inst|inst10 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -13.620 Board_Clock 
    Info (332119):    -3.000              -8.168 Counter_Control[0] 
    Info (332119):    -1.000             -32.000 switch_debouncer:inst4|inst2 
    Info (332119):    -1.000             -10.000 switch_debouncer:inst4|clock_divider_1024:inst|inst10 
    Info (332119):    -1.000              -1.000 switch_debouncer:inst4|clock_divider_1024:inst1|inst10 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 735 megabytes
    Info: Processing ended: Sun Dec 02 20:56:25 2018
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:02


