Language File-Name          IP       Library         File-Path                                                         
Verilog, cpu_clk_clk_wiz.v, cpu_clk, xil_defaultlib, ../../../../SysProject.srcs/sources_1/ip/cpu_clk/cpu_clk_clk_wiz.v
Verilog, cpu_clk.v,         cpu_clk, xil_defaultlib, ../../../../SysProject.srcs/sources_1/ip/cpu_clk/cpu_clk.v        
Verilog, glbl.v,            *,       xil_defaultlib, glbl.v                                                            
