{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1556746956603 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1556746956603 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 01 16:42:36 2019 " "Processing started: Wed May 01 16:42:36 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1556746956603 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1556746956603 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PartA -c PartA " "Command: quartus_map --read_settings_files=on --write_settings_files=off PartA -c PartA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1556746956603 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1556746957060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parta.bdf 1 1 " "Found 1 design units, including 1 entities, in source file parta.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 PartA " "Found entity 1: PartA" {  } { { "PartA.bdf" "" { Schematic "D:/PROJECT/PartA.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556746957123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556746957123 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "PartA " "Elaborating entity \"PartA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1556746957263 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "C " "Converted elements in bus name \"C\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "C\[9\] C9 " "Converted element name(s) from \"C\[9\]\" to \"C9\"" {  } { { "PartA.bdf" "" { Schematic "D:/PROJECT/PartA.bdf" { { 360 1040 1056 632 "C\[9\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556746957263 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "C\[1\] C1 " "Converted element name(s) from \"C\[1\]\" to \"C1\"" {  } { { "PartA.bdf" "" { Schematic "D:/PROJECT/PartA.bdf" { { 584 544 560 632 "C\[1\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556746957263 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "C\[2\] C2 " "Converted element name(s) from \"C\[2\]\" to \"C2\"" {  } { { "PartA.bdf" "" { Schematic "D:/PROJECT/PartA.bdf" { { 576 624 640 632 "C\[2\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556746957263 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "C\[0\] C0 " "Converted element name(s) from \"C\[0\]\" to \"C0\"" {  } { { "PartA.bdf" "" { Schematic "D:/PROJECT/PartA.bdf" { { 576 664 680 632 "C\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556746957263 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "C\[0\] C0 " "Converted element name(s) from \"C\[0\]\" to \"C0\"" {  } { { "PartA.bdf" "" { Schematic "D:/PROJECT/PartA.bdf" { { 520 1368 1384 632 "C\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556746957263 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "C\[1\] C1 " "Converted element name(s) from \"C\[1\]\" to \"C1\"" {  } { { "PartA.bdf" "" { Schematic "D:/PROJECT/PartA.bdf" { { 536 1384 1400 632 "C\[1\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556746957263 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "C\[3\] C3 " "Converted element name(s) from \"C\[3\]\" to \"C3\"" {  } { { "PartA.bdf" "" { Schematic "D:/PROJECT/PartA.bdf" { { 552 1400 1416 632 "C\[3\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556746957263 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "C\[4\] C4 " "Converted element name(s) from \"C\[4\]\" to \"C4\"" {  } { { "PartA.bdf" "" { Schematic "D:/PROJECT/PartA.bdf" { { 568 1416 1432 632 "C\[4\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556746957263 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "C\[2\] C2 " "Converted element name(s) from \"C\[2\]\" to \"C2\"" {  } { { "PartA.bdf" "" { Schematic "D:/PROJECT/PartA.bdf" { { 592 1432 1448 632 "C\[2\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556746957263 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "C\[8\] C8 " "Converted element name(s) from \"C\[8\]\" to \"C8\"" {  } { { "PartA.bdf" "" { Schematic "D:/PROJECT/PartA.bdf" { { 568 1480 1496 632 "C\[8\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556746957263 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "C\[9\] C9 " "Converted element name(s) from \"C\[9\]\" to \"C9\"" {  } { { "PartA.bdf" "" { Schematic "D:/PROJECT/PartA.bdf" { { 584 1464 1480 632 "C\[9\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556746957263 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "C\[4\] C4 " "Converted element name(s) from \"C\[4\]\" to \"C4\"" {  } { { "PartA.bdf" "" { Schematic "D:/PROJECT/PartA.bdf" { { 560 0 16 632 "C\[4\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556746957263 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "C\[8\] C8 " "Converted element name(s) from \"C\[8\]\" to \"C8\"" {  } { { "PartA.bdf" "" { Schematic "D:/PROJECT/PartA.bdf" { { 512 1056 1072 632 "C\[8\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556746957263 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "C\[0..9\] C0..9 " "Converted element name(s) from \"C\[0..9\]\" to \"C0..9\"" {  } { { "PartA.bdf" "" { Schematic "D:/PROJECT/PartA.bdf" { { 616 -32 16 632 "C\[0..9\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556746957263 ""}  } { { "PartA.bdf" "" { Schematic "D:/PROJECT/PartA.bdf" { { 360 1040 1056 632 "C\[9\]" "" } { 584 544 560 632 "C\[1\]" "" } { 576 624 640 632 "C\[2\]" "" } { 576 664 680 632 "C\[0\]" "" } { 520 1368 1384 632 "C\[0\]" "" } { 536 1384 1400 632 "C\[1\]" "" } { 552 1400 1416 632 "C\[3\]" "" } { 568 1416 1432 632 "C\[4\]" "" } { 592 1432 1448 632 "C\[2\]" "" } { 568 1480 1496 632 "C\[8\]" "" } { 584 1464 1480 632 "C\[9\]" "" } { 560 0 16 632 "C\[4\]" "" } { 512 1056 1072 632 "C\[8\]" "" } { 616 -32 16 632 "C\[0..9\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1556746957263 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lab4.v 1 1 " "Using design file lab4.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Lab4 " "Found entity 1: Lab4" {  } { { "lab4.v" "" { Text "D:/PROJECT/lab4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556746957295 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1556746957295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab4 Lab4:inst19 " "Elaborating entity \"Lab4\" for hierarchy \"Lab4:inst19\"" {  } { { "PartA.bdf" "inst19" { Schematic "D:/PROJECT/PartA.bdf" { { -216 216 392 -104 "inst19" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556746957295 ""}
{ "Warning" "WSGN_SEARCH_FILE" "bc.bdf 1 1 " "Using design file bc.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 BC " "Found entity 1: BC" {  } { { "bc.bdf" "" { Schematic "D:/PROJECT/bc.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556746957316 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1556746957316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BC BC:inst14 " "Elaborating entity \"BC\" for hierarchy \"BC:inst14\"" {  } { { "PartA.bdf" "inst14" { Schematic "D:/PROJECT/PartA.bdf" { { 272 536 696 424 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556746957316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74193 BC:inst14\|74193:inst " "Elaborating entity \"74193\" for hierarchy \"BC:inst14\|74193:inst\"" {  } { { "bc.bdf" "inst" { Schematic "D:/PROJECT/bc.bdf" { { 176 576 696 336 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556746957348 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BC:inst14\|74193:inst " "Elaborated megafunction instantiation \"BC:inst14\|74193:inst\"" {  } { { "bc.bdf" "" { Schematic "D:/PROJECT/bc.bdf" { { 176 576 696 336 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556746957348 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lab9final.bdf 1 1 " "Using design file lab9final.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lab9final " "Found entity 1: lab9final" {  } { { "lab9final.bdf" "" { Schematic "D:/PROJECT/lab9final.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556746957368 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1556746957368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9final lab9final:inst1 " "Elaborating entity \"lab9final\" for hierarchy \"lab9final:inst1\"" {  } { { "PartA.bdf" "inst1" { Schematic "D:/PROJECT/PartA.bdf" { { 400 1352 1544 496 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556746957368 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a A controller.v(2) " "Verilog HDL Declaration information at controller.v(2): object \"a\" differs only in case from object \"A\" in the same scope" {  } { { "controller.v" "" { Text "D:/PROJECT/controller.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1556746957400 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "b B controller.v(2) " "Verilog HDL Declaration information at controller.v(2): object \"b\" differs only in case from object \"B\" in the same scope" {  } { { "controller.v" "" { Text "D:/PROJECT/controller.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1556746957400 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "c C controller.v(2) " "Verilog HDL Declaration information at controller.v(2): object \"c\" differs only in case from object \"C\" in the same scope" {  } { { "controller.v" "" { Text "D:/PROJECT/controller.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1556746957400 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "d D controller.v(2) " "Verilog HDL Declaration information at controller.v(2): object \"d\" differs only in case from object \"D\" in the same scope" {  } { { "controller.v" "" { Text "D:/PROJECT/controller.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1556746957400 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "e E controller.v(2) " "Verilog HDL Declaration information at controller.v(2): object \"e\" differs only in case from object \"E\" in the same scope" {  } { { "controller.v" "" { Text "D:/PROJECT/controller.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1556746957400 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "f F controller.v(2) " "Verilog HDL Declaration information at controller.v(2): object \"f\" differs only in case from object \"F\" in the same scope" {  } { { "controller.v" "" { Text "D:/PROJECT/controller.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1556746957400 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "g G controller.v(2) " "Verilog HDL Declaration information at controller.v(2): object \"g\" differs only in case from object \"G\" in the same scope" {  } { { "controller.v" "" { Text "D:/PROJECT/controller.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1556746957400 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "h H controller.v(2) " "Verilog HDL Declaration information at controller.v(2): object \"h\" differs only in case from object \"H\" in the same scope" {  } { { "controller.v" "" { Text "D:/PROJECT/controller.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1556746957400 ""}
{ "Warning" "WSGN_SEARCH_FILE" "controller.v 1 1 " "Using design file controller.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.v" "" { Text "D:/PROJECT/controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556746957400 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1556746957400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller lab9final:inst1\|controller:inst2 " "Elaborating entity \"controller\" for hierarchy \"lab9final:inst1\|controller:inst2\"" {  } { { "lab9final.bdf" "inst2" { Schematic "D:/PROJECT/lab9final.bdf" { { 248 352 488 520 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556746957400 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "nextstate controller.v(9) " "Verilog HDL Always Construct warning at controller.v(9): inferring latch(es) for variable \"nextstate\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "D:/PROJECT/controller.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1556746957431 "|PartA|lab9final:inst1|controller:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 controller.v(28) " "Verilog HDL assignment warning at controller.v(28): truncated value with size 32 to match size of target (1)" {  } { { "controller.v" "" { Text "D:/PROJECT/controller.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1556746957431 "|PartA|lab9final:inst1|controller:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.H controller.v(9) " "Inferred latch for \"nextstate.H\" at controller.v(9)" {  } { { "controller.v" "" { Text "D:/PROJECT/controller.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556746957447 "|PartA|lab9final:inst1|controller:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.G controller.v(9) " "Inferred latch for \"nextstate.G\" at controller.v(9)" {  } { { "controller.v" "" { Text "D:/PROJECT/controller.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556746957447 "|PartA|lab9final:inst1|controller:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.F controller.v(9) " "Inferred latch for \"nextstate.F\" at controller.v(9)" {  } { { "controller.v" "" { Text "D:/PROJECT/controller.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556746957447 "|PartA|lab9final:inst1|controller:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.E controller.v(9) " "Inferred latch for \"nextstate.E\" at controller.v(9)" {  } { { "controller.v" "" { Text "D:/PROJECT/controller.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556746957447 "|PartA|lab9final:inst1|controller:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.D controller.v(9) " "Inferred latch for \"nextstate.D\" at controller.v(9)" {  } { { "controller.v" "" { Text "D:/PROJECT/controller.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556746957447 "|PartA|lab9final:inst1|controller:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.C controller.v(9) " "Inferred latch for \"nextstate.C\" at controller.v(9)" {  } { { "controller.v" "" { Text "D:/PROJECT/controller.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556746957447 "|PartA|lab9final:inst1|controller:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.B controller.v(9) " "Inferred latch for \"nextstate.B\" at controller.v(9)" {  } { { "controller.v" "" { Text "D:/PROJECT/controller.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556746957447 "|PartA|lab9final:inst1|controller:inst2"}
{ "Warning" "WSGN_SEARCH_FILE" "lab9.bdf 1 1 " "Using design file lab9.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lab9 " "Found entity 1: lab9" {  } { { "lab9.bdf" "" { Schematic "D:/PROJECT/lab9.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556746957462 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1556746957462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9 lab9final:inst1\|lab9:inst " "Elaborating entity \"lab9\" for hierarchy \"lab9final:inst1\|lab9:inst\"" {  } { { "lab9final.bdf" "inst" { Schematic "D:/PROJECT/lab9final.bdf" { { 248 48 144 472 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556746957462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74154 lab9final:inst1\|lab9:inst\|74154:inst " "Elaborating entity \"74154\" for hierarchy \"lab9final:inst1\|lab9:inst\|74154:inst\"" {  } { { "lab9.bdf" "inst" { Schematic "D:/PROJECT/lab9.bdf" { { 208 624 744 496 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556746957494 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab9final:inst1\|lab9:inst\|74154:inst " "Elaborated megafunction instantiation \"lab9final:inst1\|lab9:inst\|74154:inst\"" {  } { { "lab9.bdf" "" { Schematic "D:/PROJECT/lab9.bdf" { { 208 624 744 496 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556746957497 ""}
{ "Warning" "WSGN_SEARCH_FILE" "pipo.bdf 1 1 " "Using design file pipo.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 PIPO " "Found entity 1: PIPO" {  } { { "pipo.bdf" "" { Schematic "D:/PROJECT/pipo.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556746957514 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1556746957514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PIPO PIPO:inst25 " "Elaborating entity \"PIPO\" for hierarchy \"PIPO:inst25\"" {  } { { "PartA.bdf" "inst25" { Schematic "D:/PROJECT/PartA.bdf" { { 208 1352 1544 304 "inst25" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556746957514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74175 PIPO:inst25\|74175:inst " "Elaborating entity \"74175\" for hierarchy \"PIPO:inst25\|74175:inst\"" {  } { { "pipo.bdf" "inst" { Schematic "D:/PROJECT/pipo.bdf" { { 184 560 680 360 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556746957545 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PIPO:inst25\|74175:inst " "Elaborated megafunction instantiation \"PIPO:inst25\|74175:inst\"" {  } { { "pipo.bdf" "" { Schematic "D:/PROJECT/pipo.bdf" { { 184 560 680 360 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556746957560 ""}
{ "Warning" "WSGN_SEARCH_FILE" "triscramasp19.v 1 1 " "Using design file triscramasp19.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 TRISCRAMAsp19 " "Found entity 1: TRISCRAMAsp19" {  } { { "triscramasp19.v" "" { Text "D:/PROJECT/triscramasp19.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556746957576 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1556746957576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TRISCRAMAsp19 TRISCRAMAsp19:inst " "Elaborating entity \"TRISCRAMAsp19\" for hierarchy \"TRISCRAMAsp19:inst\"" {  } { { "PartA.bdf" "inst" { Schematic "D:/PROJECT/PartA.bdf" { { 320 136 352 448 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556746957576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram TRISCRAMAsp19:inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"TRISCRAMAsp19:inst\|altsyncram:altsyncram_component\"" {  } { { "triscramasp19.v" "altsyncram_component" { Text "D:/PROJECT/triscramasp19.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556746957659 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TRISCRAMAsp19:inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"TRISCRAMAsp19:inst\|altsyncram:altsyncram_component\"" {  } { { "triscramasp19.v" "" { Text "D:/PROJECT/triscramasp19.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556746957659 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TRISCRAMAsp19:inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"TRISCRAMAsp19:inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556746957659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556746957659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file TRISCRAMAsp19.mif " "Parameter \"init_file\" = \"TRISCRAMAsp19.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556746957659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556746957659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556746957659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556746957659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16 " "Parameter \"numwords_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556746957659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556746957659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556746957659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556746957659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556746957659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 4 " "Parameter \"widthad_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556746957659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556746957659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556746957659 ""}  } { { "triscramasp19.v" "" { Text "D:/PROJECT/triscramasp19.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1556746957659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ipc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ipc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ipc1 " "Found entity 1: altsyncram_ipc1" {  } { { "db/altsyncram_ipc1.tdf" "" { Text "D:/PROJECT/db/altsyncram_ipc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556746957721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556746957721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ipc1 TRISCRAMAsp19:inst\|altsyncram:altsyncram_component\|altsyncram_ipc1:auto_generated " "Elaborating entity \"altsyncram_ipc1\" for hierarchy \"TRISCRAMAsp19:inst\|altsyncram:altsyncram_component\|altsyncram_ipc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556746957737 ""}
{ "Warning" "WSGN_SEARCH_FILE" "accumulator.bdf 1 1 " "Using design file accumulator.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Accumulator " "Found entity 1: Accumulator" {  } { { "accumulator.bdf" "" { Schematic "D:/PROJECT/accumulator.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556746957757 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1556746957757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Accumulator Accumulator:inst15 " "Elaborating entity \"Accumulator\" for hierarchy \"Accumulator:inst15\"" {  } { { "PartA.bdf" "inst15" { Schematic "D:/PROJECT/PartA.bdf" { { 232 864 1120 360 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556746957757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74157 Accumulator:inst15\|74157:inst2 " "Elaborating entity \"74157\" for hierarchy \"Accumulator:inst15\|74157:inst2\"" {  } { { "accumulator.bdf" "inst2" { Schematic "D:/PROJECT/accumulator.bdf" { { 208 416 536 400 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556746957789 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Accumulator:inst15\|74157:inst2 " "Elaborated megafunction instantiation \"Accumulator:inst15\|74157:inst2\"" {  } { { "accumulator.bdf" "" { Schematic "D:/PROJECT/accumulator.bdf" { { 208 416 536 400 "inst2" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556746957804 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "BC:inst14\|74193:inst\|26 BC:inst14\|74193:inst\|26~_emulated BC:inst14\|74193:inst\|26~1 " "Register \"BC:inst14\|74193:inst\|26\" is converted into an equivalent circuit using register \"BC:inst14\|74193:inst\|26~_emulated\" and latch \"BC:inst14\|74193:inst\|26~1\"" {  } { { "74193.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74193.bdf" { { 80 736 800 160 "26" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1556746961891 "|PartA|BC:inst14|74193:inst|26"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "BC:inst14\|74193:inst\|25 BC:inst14\|74193:inst\|25~_emulated BC:inst14\|74193:inst\|25~1 " "Register \"BC:inst14\|74193:inst\|25\" is converted into an equivalent circuit using register \"BC:inst14\|74193:inst\|25~_emulated\" and latch \"BC:inst14\|74193:inst\|25~1\"" {  } { { "74193.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74193.bdf" { { 320 736 800 400 "25" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1556746961891 "|PartA|BC:inst14|74193:inst|25"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "BC:inst14\|74193:inst\|24 BC:inst14\|74193:inst\|24~_emulated BC:inst14\|74193:inst\|24~1 " "Register \"BC:inst14\|74193:inst\|24\" is converted into an equivalent circuit using register \"BC:inst14\|74193:inst\|24~_emulated\" and latch \"BC:inst14\|74193:inst\|24~1\"" {  } { { "74193.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74193.bdf" { { 560 736 800 640 "24" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1556746961891 "|PartA|BC:inst14|74193:inst|24"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "BC:inst14\|74193:inst\|23 BC:inst14\|74193:inst\|23~_emulated BC:inst14\|74193:inst\|23~1 " "Register \"BC:inst14\|74193:inst\|23\" is converted into an equivalent circuit using register \"BC:inst14\|74193:inst\|23~_emulated\" and latch \"BC:inst14\|74193:inst\|23~1\"" {  } { { "74193.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74193.bdf" { { 800 736 800 880 "23" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1556746961891 "|PartA|BC:inst14|74193:inst|23"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1556746961891 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1556746961953 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/PROJECT/output_files/PartA.map.smsg " "Generated suppressed messages file D:/PROJECT/output_files/PartA.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1556746962031 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1556746962348 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556746962348 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "140 " "Implemented 140 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1556746962571 ""} { "Info" "ICUT_CUT_TM_OPINS" "36 " "Implemented 36 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1556746962571 ""} { "Info" "ICUT_CUT_TM_LCELLS" "94 " "Implemented 94 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1556746962571 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1556746962571 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1556746962571 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 31 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 31 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4627 " "Peak virtual memory: 4627 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1556746962707 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 01 16:42:42 2019 " "Processing ended: Wed May 01 16:42:42 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1556746962707 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1556746962707 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1556746962707 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1556746962707 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1556746963833 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1556746963833 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 01 16:42:43 2019 " "Processing started: Wed May 01 16:42:43 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1556746963833 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1556746963833 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off PartA -c PartA " "Command: quartus_fit --read_settings_files=off --write_settings_files=off PartA -c PartA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1556746963833 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1556746963911 ""}
{ "Info" "0" "" "Project  = PartA" {  } {  } 0 0 "Project  = PartA" 0 0 "Fitter" 0 0 1556746963911 ""}
{ "Info" "0" "" "Revision = PartA" {  } {  } 0 0 "Revision = PartA" 0 0 "Fitter" 0 0 1556746963911 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1556746964036 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "PartA EP2C20F484C7 " "Selected device EP2C20F484C7 for design \"PartA\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1556746964036 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1556746964068 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1556746964068 ""}
{ "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found following RAM instances in design that are actually implemented as ROM because the write logic is always disabled" { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "TRISCRAMAsp19:inst\|altsyncram:altsyncram_component\|altsyncram_ipc1:auto_generated\|ram_block1a4 " "Atom \"TRISCRAMAsp19:inst\|altsyncram:altsyncram_component\|altsyncram_ipc1:auto_generated\|ram_block1a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1556746964083 "|PartA|TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a4"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "TRISCRAMAsp19:inst\|altsyncram:altsyncram_component\|altsyncram_ipc1:auto_generated\|ram_block1a5 " "Atom \"TRISCRAMAsp19:inst\|altsyncram:altsyncram_component\|altsyncram_ipc1:auto_generated\|ram_block1a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1556746964083 "|PartA|TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a5"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "TRISCRAMAsp19:inst\|altsyncram:altsyncram_component\|altsyncram_ipc1:auto_generated\|ram_block1a6 " "Atom \"TRISCRAMAsp19:inst\|altsyncram:altsyncram_component\|altsyncram_ipc1:auto_generated\|ram_block1a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1556746964083 "|PartA|TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a6"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "TRISCRAMAsp19:inst\|altsyncram:altsyncram_component\|altsyncram_ipc1:auto_generated\|ram_block1a7 " "Atom \"TRISCRAMAsp19:inst\|altsyncram:altsyncram_component\|altsyncram_ipc1:auto_generated\|ram_block1a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1556746964083 "|PartA|TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a7"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "TRISCRAMAsp19:inst\|altsyncram:altsyncram_component\|altsyncram_ipc1:auto_generated\|ram_block1a0 " "Atom \"TRISCRAMAsp19:inst\|altsyncram:altsyncram_component\|altsyncram_ipc1:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1556746964083 "|PartA|TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a0"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "TRISCRAMAsp19:inst\|altsyncram:altsyncram_component\|altsyncram_ipc1:auto_generated\|ram_block1a1 " "Atom \"TRISCRAMAsp19:inst\|altsyncram:altsyncram_component\|altsyncram_ipc1:auto_generated\|ram_block1a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1556746964083 "|PartA|TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a1"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "TRISCRAMAsp19:inst\|altsyncram:altsyncram_component\|altsyncram_ipc1:auto_generated\|ram_block1a2 " "Atom \"TRISCRAMAsp19:inst\|altsyncram:altsyncram_component\|altsyncram_ipc1:auto_generated\|ram_block1a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1556746964083 "|PartA|TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a2"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "TRISCRAMAsp19:inst\|altsyncram:altsyncram_component\|altsyncram_ipc1:auto_generated\|ram_block1a3 " "Atom \"TRISCRAMAsp19:inst\|altsyncram:altsyncram_component\|altsyncram_ipc1:auto_generated\|ram_block1a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1556746964083 "|PartA|TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a3"}  } {  } 0 119042 "Found following RAM instances in design that are actually implemented as ROM because the write logic is always disabled" 0 0 "Fitter" 0 -1 1556746964083 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1556746964193 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1556746964193 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Device EP2C15AF484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1556746964474 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Device EP2C35F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1556746964474 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Device EP2C50F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1556746964474 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1556746964474 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Pin ~ASDO~ is reserved at location C4" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECT/" { { 0 { 0 ""} 0 296 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1556746964474 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Pin ~nCSO~ is reserved at location C3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECT/" { { 0 { 0 ""} 0 297 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1556746964474 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECT/" { { 0 { 0 ""} 0 298 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1556746964474 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1556746964474 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1556746964490 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "11 " "TimeQuest Timing Analyzer is analyzing 11 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1556746964631 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "PartA.sdc " "Synopsys Design Constraints File file not found: 'PartA.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1556746964631 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1556746964631 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|inst2\|nextstate.H~0  from: datad  to: combout " "Cell: inst1\|inst2\|nextstate.H~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1556746964631 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1556746964631 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1556746964631 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst7  " "Automatically promoted node inst7 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1556746964631 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TRISCRAMAsp19:inst\|altsyncram:altsyncram_component\|altsyncram_ipc1:auto_generated\|ram_block1a0 " "Destination node TRISCRAMAsp19:inst\|altsyncram:altsyncram_component\|altsyncram_ipc1:auto_generated\|ram_block1a0" {  } { { "db/altsyncram_ipc1.tdf" "" { Text "D:/PROJECT/db/altsyncram_ipc1.tdf" 36 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|q_a[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECT/" { { 0 { 0 ""} 0 61 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1556746964631 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TRISCRAMAsp19:inst\|altsyncram:altsyncram_component\|altsyncram_ipc1:auto_generated\|ram_block1a1 " "Destination node TRISCRAMAsp19:inst\|altsyncram:altsyncram_component\|altsyncram_ipc1:auto_generated\|ram_block1a1" {  } { { "db/altsyncram_ipc1.tdf" "" { Text "D:/PROJECT/db/altsyncram_ipc1.tdf" 57 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|q_a[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECT/" { { 0 { 0 ""} 0 62 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1556746964631 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TRISCRAMAsp19:inst\|altsyncram:altsyncram_component\|altsyncram_ipc1:auto_generated\|ram_block1a2 " "Destination node TRISCRAMAsp19:inst\|altsyncram:altsyncram_component\|altsyncram_ipc1:auto_generated\|ram_block1a2" {  } { { "db/altsyncram_ipc1.tdf" "" { Text "D:/PROJECT/db/altsyncram_ipc1.tdf" 78 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|q_a[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECT/" { { 0 { 0 ""} 0 63 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1556746964631 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1556746964631 ""}  } { { "PartA.bdf" "" { Schematic "D:/PROJECT/PartA.bdf" { { 528 32 96 576 "inst7" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECT/" { { 0 { 0 ""} 0 127 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1556746964631 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lab9final:inst1\|controller:inst2\|Selector7~0  " "Automatically promoted node lab9final:inst1\|controller:inst2\|Selector7~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1556746964631 ""}  } { { "controller.v" "" { Text "D:/PROJECT/controller.v" 10 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lab9final:inst1|controller:inst2|Selector7~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECT/" { { 0 { 0 ""} 0 223 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1556746964631 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1556746964693 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1556746964693 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1556746964693 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1556746964693 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1556746964693 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1556746964693 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1556746964693 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1556746964693 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1556746964693 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1556746964693 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1556746964693 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1556746964709 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1556746965381 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1556746965459 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1556746965474 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1556746965849 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1556746965849 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1556746965896 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X12_Y14 X24_Y27 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X12_Y14 to location X24_Y27" {  } { { "loc" "" { Generic "D:/PROJECT/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X12_Y14 to location X24_Y27"} { { 11 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X12_Y14 to location X24_Y27"} 12 14 13 14 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1556746966427 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1556746966427 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1556746966709 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1556746966709 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1556746966709 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.31 " "Total time spent on timing analysis during the Fitter is 0.31 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1556746966709 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1556746966709 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "36 " "Found 36 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "a1out 0 " "Pin \"a1out\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1556746966724 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C1 0 " "Pin \"C1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1556746966724 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C4 0 " "Pin \"C4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1556746966724 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C9 0 " "Pin \"C9\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1556746966724 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C8 0 " "Pin \"C8\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1556746966724 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C2 0 " "Pin \"C2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1556746966724 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C0 0 " "Pin \"C0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1556746966724 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "a2out 0 " "Pin \"a2out\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1556746966724 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "a3out 0 " "Pin \"a3out\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1556746966724 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "a4out 0 " "Pin \"a4out\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1556746966724 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "a5out 0 " "Pin \"a5out\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1556746966724 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "a6out 0 " "Pin \"a6out\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1556746966724 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "a7out 0 " "Pin \"a7out\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1556746966724 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "b1out 0 " "Pin \"b1out\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1556746966724 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "b2out 0 " "Pin \"b2out\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1556746966724 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "b3out 0 " "Pin \"b3out\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1556746966724 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "b4out 0 " "Pin \"b4out\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1556746966724 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "b5out 0 " "Pin \"b5out\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1556746966724 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "b6out 0 " "Pin \"b6out\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1556746966724 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "b7out 0 " "Pin \"b7out\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1556746966724 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "c1out 0 " "Pin \"c1out\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1556746966724 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "c2out 0 " "Pin \"c2out\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1556746966724 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "c3out 0 " "Pin \"c3out\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1556746966724 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "c4out 0 " "Pin \"c4out\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1556746966724 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "c5out 0 " "Pin \"c5out\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1556746966724 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "c6out 0 " "Pin \"c6out\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1556746966724 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "c7out 0 " "Pin \"c7out\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1556746966724 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d1out 0 " "Pin \"d1out\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1556746966724 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d2out 0 " "Pin \"d2out\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1556746966724 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d3out 0 " "Pin \"d3out\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1556746966724 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d4out 0 " "Pin \"d4out\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1556746966724 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d5out 0 " "Pin \"d5out\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1556746966724 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d6out 0 " "Pin \"d6out\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1556746966724 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d7out 0 " "Pin \"d7out\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1556746966724 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C3 0 " "Pin \"C3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1556746966724 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C7 0 " "Pin \"C7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1556746966724 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1556746966724 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1556746966802 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1556746966818 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1556746966880 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1556746967021 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1556746967021 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1556746967052 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/PROJECT/output_files/PartA.fit.smsg " "Generated suppressed messages file D:/PROJECT/output_files/PartA.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1556746967173 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4864 " "Peak virtual memory: 4864 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1556746967777 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 01 16:42:47 2019 " "Processing ended: Wed May 01 16:42:47 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1556746967777 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1556746967777 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1556746967777 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1556746967777 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1556746968782 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1556746968797 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 01 16:42:48 2019 " "Processing started: Wed May 01 16:42:48 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1556746968797 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1556746968797 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off PartA -c PartA " "Command: quartus_asm --read_settings_files=off --write_settings_files=off PartA -c PartA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1556746968797 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1556746969454 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1556746969485 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4562 " "Peak virtual memory: 4562 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1556746971165 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 01 16:42:51 2019 " "Processing ended: Wed May 01 16:42:51 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1556746971165 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1556746971165 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1556746971165 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1556746971165 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1556746971883 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1556746972452 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1556746972452 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 01 16:42:52 2019 " "Processing started: Wed May 01 16:42:52 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1556746972452 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1556746972452 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta PartA -c PartA " "Command: quartus_sta PartA -c PartA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1556746972452 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1556746972515 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1556746972640 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1556746972671 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1556746972671 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "11 " "TimeQuest Timing Analyzer is analyzing 11 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1556746972734 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "PartA.sdc " "Synopsys Design Constraints File file not found: 'PartA.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1556746972795 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1556746972795 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Clock Clock " "create_clock -period 1.000 -name Clock Clock" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1556746972795 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Accumulator:inst15\|BC:inst\|74193:inst\|25 Accumulator:inst15\|BC:inst\|74193:inst\|25 " "create_clock -period 1.000 -name Accumulator:inst15\|BC:inst\|74193:inst\|25 Accumulator:inst15\|BC:inst\|74193:inst\|25" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1556746972795 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name PIPO:inst25\|74175:inst\|13 PIPO:inst25\|74175:inst\|13 " "create_clock -period 1.000 -name PIPO:inst25\|74175:inst\|13 PIPO:inst25\|74175:inst\|13" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1556746972795 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name lab9final:inst1\|controller:inst2\|state.E lab9final:inst1\|controller:inst2\|state.E " "create_clock -period 1.000 -name lab9final:inst1\|controller:inst2\|state.E lab9final:inst1\|controller:inst2\|state.E" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1556746972795 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Accumulator:inst15\|BC:inst\|74193:inst\|26 Accumulator:inst15\|BC:inst\|74193:inst\|26 " "create_clock -period 1.000 -name Accumulator:inst15\|BC:inst\|74193:inst\|26 Accumulator:inst15\|BC:inst\|74193:inst\|26" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1556746972795 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name lab9final:inst1\|controller:inst2\|state.F lab9final:inst1\|controller:inst2\|state.F " "create_clock -period 1.000 -name lab9final:inst1\|controller:inst2\|state.F lab9final:inst1\|controller:inst2\|state.F" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1556746972795 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1556746972795 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|inst2\|nextstate.H~0  from: datab  to: combout " "Cell: inst1\|inst2\|nextstate.H~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1556746972811 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1556746972811 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1556746972811 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1556746972842 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1556746972873 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.571 " "Worst-case setup slack is -7.571" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556746972891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556746972891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.571       -56.642 lab9final:inst1\|controller:inst2\|state.E  " "   -7.571       -56.642 lab9final:inst1\|controller:inst2\|state.E " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556746972891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.397       -56.385 Clock  " "   -4.397       -56.385 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556746972891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.592        -4.247 PIPO:inst25\|74175:inst\|13  " "   -1.592        -4.247 PIPO:inst25\|74175:inst\|13 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556746972891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.592        -0.592 Accumulator:inst15\|BC:inst\|74193:inst\|26  " "   -0.592        -0.592 Accumulator:inst15\|BC:inst\|74193:inst\|26 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556746972891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.532        -0.934 Accumulator:inst15\|BC:inst\|74193:inst\|25  " "   -0.532        -0.934 Accumulator:inst15\|BC:inst\|74193:inst\|25 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556746972891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.390        -0.390 lab9final:inst1\|controller:inst2\|state.F  " "   -0.390        -0.390 lab9final:inst1\|controller:inst2\|state.F " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556746972891 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1556746972891 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -4.601 " "Worst-case hold slack is -4.601" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556746972908 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556746972908 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.601        -4.601 PIPO:inst25\|74175:inst\|13  " "   -4.601        -4.601 PIPO:inst25\|74175:inst\|13 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556746972908 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.400       -30.410 Clock  " "   -4.400       -30.410 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556746972908 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.396        -3.396 lab9final:inst1\|controller:inst2\|state.E  " "   -3.396        -3.396 lab9final:inst1\|controller:inst2\|state.E " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556746972908 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.014        -3.337 lab9final:inst1\|controller:inst2\|state.F  " "   -2.014        -3.337 lab9final:inst1\|controller:inst2\|state.F " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556746972908 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.631        -1.631 Accumulator:inst15\|BC:inst\|74193:inst\|26  " "   -1.631        -1.631 Accumulator:inst15\|BC:inst\|74193:inst\|26 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556746972908 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.385         0.000 Accumulator:inst15\|BC:inst\|74193:inst\|25  " "    0.385         0.000 Accumulator:inst15\|BC:inst\|74193:inst\|25 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556746972908 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1556746972908 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -7.859 " "Worst-case recovery slack is -7.859" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556746972940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556746972940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.859       -26.669 lab9final:inst1\|controller:inst2\|state.E  " "   -7.859       -26.669 lab9final:inst1\|controller:inst2\|state.E " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556746972940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.932        -9.760 Accumulator:inst15\|BC:inst\|74193:inst\|26  " "   -3.932        -9.760 Accumulator:inst15\|BC:inst\|74193:inst\|26 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556746972940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.775        -6.174 Accumulator:inst15\|BC:inst\|74193:inst\|25  " "   -3.775        -6.174 Accumulator:inst15\|BC:inst\|74193:inst\|25 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556746972940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.255       -10.930 lab9final:inst1\|controller:inst2\|state.F  " "   -3.255       -10.930 lab9final:inst1\|controller:inst2\|state.F " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556746972940 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1556746972940 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 2.442 " "Worst-case removal slack is 2.442" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556746972955 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556746972955 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.442         0.000 lab9final:inst1\|controller:inst2\|state.F  " "    2.442         0.000 lab9final:inst1\|controller:inst2\|state.F " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556746972955 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.745         0.000 Accumulator:inst15\|BC:inst\|74193:inst\|26  " "    2.745         0.000 Accumulator:inst15\|BC:inst\|74193:inst\|26 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556746972955 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.151         0.000 Accumulator:inst15\|BC:inst\|74193:inst\|25  " "    3.151         0.000 Accumulator:inst15\|BC:inst\|74193:inst\|25 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556746972955 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.230         0.000 lab9final:inst1\|controller:inst2\|state.E  " "    5.230         0.000 lab9final:inst1\|controller:inst2\|state.E " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556746972955 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1556746972955 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.064 " "Worst-case minimum pulse width slack is -2.064" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556746972989 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556746972989 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.064      -143.341 Clock  " "   -2.064      -143.341 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556746972989 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.611        -9.776 lab9final:inst1\|controller:inst2\|state.E  " "   -0.611        -9.776 lab9final:inst1\|controller:inst2\|state.E " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556746972989 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.611        -4.888 lab9final:inst1\|controller:inst2\|state.F  " "   -0.611        -4.888 lab9final:inst1\|controller:inst2\|state.F " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556746972989 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.611        -3.666 Accumulator:inst15\|BC:inst\|74193:inst\|26  " "   -0.611        -3.666 Accumulator:inst15\|BC:inst\|74193:inst\|26 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556746972989 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.611        -2.444 Accumulator:inst15\|BC:inst\|74193:inst\|25  " "   -0.611        -2.444 Accumulator:inst15\|BC:inst\|74193:inst\|25 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556746972989 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 PIPO:inst25\|74175:inst\|13  " "    0.500         0.000 PIPO:inst25\|74175:inst\|13 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556746972989 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1556746972989 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1556746973587 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1556746973587 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|inst2\|nextstate.H~0  from: datab  to: combout " "Cell: inst1\|inst2\|nextstate.H~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1556746973587 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1556746973587 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1556746973587 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.351 " "Worst-case setup slack is -3.351" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556746973619 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556746973619 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.351       -20.213 lab9final:inst1\|controller:inst2\|state.E  " "   -3.351       -20.213 lab9final:inst1\|controller:inst2\|state.E " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556746973619 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.558       -22.753 Clock  " "   -1.558       -22.753 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556746973619 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.164        -0.176 PIPO:inst25\|74175:inst\|13  " "   -0.164        -0.176 PIPO:inst25\|74175:inst\|13 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556746973619 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.028         0.000 Accumulator:inst15\|BC:inst\|74193:inst\|26  " "    0.028         0.000 Accumulator:inst15\|BC:inst\|74193:inst\|26 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556746973619 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.069         0.000 Accumulator:inst15\|BC:inst\|74193:inst\|25  " "    0.069         0.000 Accumulator:inst15\|BC:inst\|74193:inst\|25 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556746973619 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.072         0.000 lab9final:inst1\|controller:inst2\|state.F  " "    0.072         0.000 lab9final:inst1\|controller:inst2\|state.F " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556746973619 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1556746973619 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.217 " "Worst-case hold slack is -2.217" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556746973634 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556746973634 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.217        -2.217 PIPO:inst25\|74175:inst\|13  " "   -2.217        -2.217 PIPO:inst25\|74175:inst\|13 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556746973634 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.098       -15.023 Clock  " "   -2.098       -15.023 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556746973634 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.786        -1.786 lab9final:inst1\|controller:inst2\|state.E  " "   -1.786        -1.786 lab9final:inst1\|controller:inst2\|state.E " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556746973634 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.845        -1.449 lab9final:inst1\|controller:inst2\|state.F  " "   -0.845        -1.449 lab9final:inst1\|controller:inst2\|state.F " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556746973634 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.703        -0.703 Accumulator:inst15\|BC:inst\|74193:inst\|26  " "   -0.703        -0.703 Accumulator:inst15\|BC:inst\|74193:inst\|26 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556746973634 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.174         0.000 Accumulator:inst15\|BC:inst\|74193:inst\|25  " "    0.174         0.000 Accumulator:inst15\|BC:inst\|74193:inst\|25 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556746973634 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1556746973634 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.609 " "Worst-case recovery slack is -3.609" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556746973666 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556746973666 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.609       -11.122 lab9final:inst1\|controller:inst2\|state.E  " "   -3.609       -11.122 lab9final:inst1\|controller:inst2\|state.E " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556746973666 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.632        -4.061 Accumulator:inst15\|BC:inst\|74193:inst\|26  " "   -1.632        -4.061 Accumulator:inst15\|BC:inst\|74193:inst\|26 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556746973666 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.539        -2.518 Accumulator:inst15\|BC:inst\|74193:inst\|25  " "   -1.539        -2.518 Accumulator:inst15\|BC:inst\|74193:inst\|25 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556746973666 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.061        -3.436 lab9final:inst1\|controller:inst2\|state.F  " "   -1.061        -3.436 lab9final:inst1\|controller:inst2\|state.F " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556746973666 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1556746973666 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.322 " "Worst-case removal slack is 1.322" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556746973699 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556746973699 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.322         0.000 lab9final:inst1\|controller:inst2\|state.F  " "    1.322         0.000 lab9final:inst1\|controller:inst2\|state.F " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556746973699 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.729         0.000 Accumulator:inst15\|BC:inst\|74193:inst\|26  " "    1.729         0.000 Accumulator:inst15\|BC:inst\|74193:inst\|26 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556746973699 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.859         0.000 Accumulator:inst15\|BC:inst\|74193:inst\|25  " "    1.859         0.000 Accumulator:inst15\|BC:inst\|74193:inst\|25 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556746973699 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.721         0.000 lab9final:inst1\|controller:inst2\|state.E  " "    2.721         0.000 lab9final:inst1\|controller:inst2\|state.E " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556746973699 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1556746973699 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.000 " "Worst-case minimum pulse width slack is -2.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556746973715 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556746973715 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.000      -137.222 Clock  " "   -2.000      -137.222 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556746973715 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -8.000 lab9final:inst1\|controller:inst2\|state.E  " "   -0.500        -8.000 lab9final:inst1\|controller:inst2\|state.E " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556746973715 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -4.000 lab9final:inst1\|controller:inst2\|state.F  " "   -0.500        -4.000 lab9final:inst1\|controller:inst2\|state.F " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556746973715 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -3.000 Accumulator:inst15\|BC:inst\|74193:inst\|26  " "   -0.500        -3.000 Accumulator:inst15\|BC:inst\|74193:inst\|26 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556746973715 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -2.000 Accumulator:inst15\|BC:inst\|74193:inst\|25  " "   -0.500        -2.000 Accumulator:inst15\|BC:inst\|74193:inst\|25 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556746973715 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 PIPO:inst25\|74175:inst\|13  " "    0.500         0.000 PIPO:inst25\|74175:inst\|13 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556746973715 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1556746973715 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1556746974409 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1556746974495 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1556746974495 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4560 " "Peak virtual memory: 4560 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1556746975076 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 01 16:42:55 2019 " "Processing ended: Wed May 01 16:42:55 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1556746975076 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1556746975076 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1556746975076 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1556746975076 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 42 s " "Quartus II Full Compilation was successful. 0 errors, 42 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1556746976129 ""}
