<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>File&nbsp;GEM5&nbsp;Wrapper: クラス ISA</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- 作成： Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="main.html"><span>メインページ</span></a></li>
      <li><a href="pages.html"><span>関連ページ</span></a></li>
      <li><a href="modules.html"><span>モジュール</span></a></li>
      <li><a href="namespaces.html"><span>ネームスペース</span></a></li>
      <li class="current"><a href="annotated.html"><span>クラス</span></a></li>
      <li><a href="files.html"><span>ファイル</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="annotated.html"><span>構成</span></a></li>
      <li><a href="classes.html"><span>構成索引</span></a></li>
      <li><a href="hierarchy.html"><span>クラス階層</span></a></li>
      <li><a href="functions.html"><span>構成メンバ</span></a></li>
    </ul>
  </div>
  <div class="navpath"><a class="el" href="namespaceX86ISA.html">X86ISA</a>::<a class="el" href="classX86ISA_1_1ISA.html">ISA</a>
  </div>
</div>
<div class="contents">
<h1>クラス ISA</h1><!-- doxytag: class="X86ISA::ISA" --><!-- doxytag: inherits="m5::SimObject::SimObject" -->
<p><code>#include &lt;<a class="el" href="x86_2isa_8hh_source.html">isa.hh</a>&gt;</code></p>
<div class="dynheader">
ISAに対する継承グラフ</div>
<div class="dynsection">
 <div class="center">
  <img src="classX86ISA_1_1ISA.gif" usemap="#ISA_map" alt=""/>
  <map id="ISA_map" name="ISA_map">
<area href="classm5_1_1SimObject_1_1SimObject.html" alt="SimObject" shape="rect" coords="0,0,69,24"/>
</map>
 </div>
</div>

<p><a href="classX86ISA_1_1ISA-members.html">すべてのメンバ一覧</a></p>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td colspan="2"><h2>Public 型</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef X86ISAParams&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classX86ISA_1_1ISA.html#a479c84ea8074d124d1ddd320ef027439">Params</a></td></tr>
<tr><td colspan="2"><h2>Public メソッド</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classX86ISA_1_1ISA.html#ac8bb3912a3ce86b15842e79d0b421204">clear</a> ()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classX86ISA_1_1ISA.html#ae9132e021b3f3b20c917fc328a056bbd">ISA</a> (<a class="el" href="classX86ISA_1_1ISA.html#a479c84ea8074d124d1ddd320ef027439">Params</a> *<a class="el" href="namespaceX86ISA.html#af675c1d542a25b96e11164b80809a856">p</a>)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const <a class="el" href="classX86ISA_1_1ISA.html#a479c84ea8074d124d1ddd320ef027439">Params</a> *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classX86ISA_1_1ISA.html#a7a20f1b985970cdbca22d0a4fbf09dd6">params</a> () const </td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="namespaceX86ISA.html#aa16539aa6584fd12f7d6fa868f75b4de">MiscReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classX86ISA_1_1ISA.html#a8147f1448b78d0de3f86766175429e19">readMiscRegNoEffect</a> (int miscReg)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="namespaceX86ISA.html#aa16539aa6584fd12f7d6fa868f75b4de">MiscReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classX86ISA_1_1ISA.html#ac9a5ba47c1dd9552c65c3164fba45f20">readMiscReg</a> (int miscReg, <a class="el" href="classThreadContext.html">ThreadContext</a> *tc)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classX86ISA_1_1ISA.html#a4b021ed77b93fc971a905c83bba97e38">setMiscRegNoEffect</a> (int miscReg, <a class="el" href="namespaceX86ISA.html#aa16539aa6584fd12f7d6fa868f75b4de">MiscReg</a> <a class="el" href="namespaceX86ISA.html#ae13bf1250853ff6b72aabe3c79b587cc">val</a>)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classX86ISA_1_1ISA.html#acb55d95b5d0cf15e23c7cdcfe03074f1">setMiscReg</a> (int miscReg, <a class="el" href="namespaceX86ISA.html#aa16539aa6584fd12f7d6fa868f75b4de">MiscReg</a> <a class="el" href="namespaceX86ISA.html#ae13bf1250853ff6b72aabe3c79b587cc">val</a>, <a class="el" href="classThreadContext.html">ThreadContext</a> *tc)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classX86ISA_1_1ISA.html#aece4b88ffcab608652e8e9f0fbe643d4">flattenIntIndex</a> (int <a class="el" href="namespaceX86ISA.html#aeeb02ad833ab76f3430553ef93213a6b">reg</a>) const </td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classX86ISA_1_1ISA.html#a85addcd4f57c5a0ffa81805dcad1eeb7">flattenFloatIndex</a> (int <a class="el" href="namespaceX86ISA.html#aeeb02ad833ab76f3430553ef93213a6b">reg</a>) const </td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classX86ISA_1_1ISA.html#a7a5d7476bd10e5af09e6e753d1fca087">flattenCCIndex</a> (int <a class="el" href="namespaceX86ISA.html#aeeb02ad833ab76f3430553ef93213a6b">reg</a>) const </td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classX86ISA_1_1ISA.html#a8997760aa4425793911f57440a4dd8ae">flattenMiscIndex</a> (int <a class="el" href="namespaceX86ISA.html#aeeb02ad833ab76f3430553ef93213a6b">reg</a>) const </td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classX86ISA_1_1ISA.html#a53e036786d17361be4c7320d39c99b84">serialize</a> (std::ostream &amp;<a class="el" href="namespaceX86ISA.html#a6b6e6ba763e7eaf46ac5b6372ca98d30">os</a>)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classX86ISA_1_1ISA.html#af22e5d6d660b97db37003ac61ac4ee49">unserialize</a> (<a class="el" href="classCheckpoint.html">Checkpoint</a> *cp, const std::string &amp;section)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classX86ISA_1_1ISA.html#a769e733729615c529fdb54f538f11dba">startup</a> (<a class="el" href="classThreadContext.html">ThreadContext</a> *tc)</td></tr>
<tr><td colspan="2"><h2>Protected メソッド</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classX86ISA_1_1ISA.html#a9ce2f376c572f07e3cc0851492e1ca25">updateHandyM5Reg</a> (Efer efer, CR0 cr0, SegAttr csAttr, SegAttr ssAttr, RFLAGS rflags, <a class="el" href="classThreadContext.html">ThreadContext</a> *tc)</td></tr>
<tr><td colspan="2"><h2>Protected 変数</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="namespaceX86ISA.html#aa16539aa6584fd12f7d6fa868f75b4de">MiscReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classX86ISA_1_1ISA.html#a33fdce9a7f1c2a99683c4ef6fda1e32a">regVal</a> [NUM_MISCREGS]</td></tr>
</table>
<hr/><h2>型定義</h2>
<a class="anchor" id="a479c84ea8074d124d1ddd320ef027439"></a><!-- doxytag: member="X86ISA::ISA::Params" ref="a479c84ea8074d124d1ddd320ef027439" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef X86ISAParams <a class="el" href="classX86ISA_1_1ISA.html#a479c84ea8074d124d1ddd320ef027439">Params</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<hr/><h2>コンストラクタとデストラクタ</h2>
<a class="anchor" id="ae9132e021b3f3b20c917fc328a056bbd"></a><!-- doxytag: member="X86ISA::ISA::ISA" ref="ae9132e021b3f3b20c917fc328a056bbd" args="(Params *p)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classX86ISA_1_1ISA.html">ISA</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classX86ISA_1_1ISA.html#a479c84ea8074d124d1ddd320ef027439">Params</a> *&nbsp;</td>
          <td class="paramname"> <em>p</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00115"></a>00115     : <a class="code" href="classSimObject.html">SimObject</a>(<a class="code" href="namespaceX86ISA.html#af675c1d542a25b96e11164b80809a856">p</a>)
<a name="l00116"></a>00116 {
<a name="l00117"></a>00117     <a class="code" href="classX86ISA_1_1ISA.html#ac8bb3912a3ce86b15842e79d0b421204">clear</a>();
<a name="l00118"></a>00118 }
</pre></div></p>

</div>
</div>
<hr/><h2>関数</h2>
<a class="anchor" id="ac8bb3912a3ce86b15842e79d0b421204"></a><!-- doxytag: member="X86ISA::ISA::clear" ref="ac8bb3912a3ce86b15842e79d0b421204" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void clear </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00106"></a>00106 {
<a name="l00107"></a>00107     <span class="comment">// Blank everything. 0 might not be an appropriate value for some things,</span>
<a name="l00108"></a>00108     <span class="comment">// but it is for most.</span>
<a name="l00109"></a>00109     memset(<a class="code" href="classX86ISA_1_1ISA.html#a33fdce9a7f1c2a99683c4ef6fda1e32a">regVal</a>, 0, <a class="code" href="namespaceX86ISA.html#a568d4aa96dd7cd963f3b1b1b0446c9c6">NumMiscRegs</a> * <span class="keyword">sizeof</span>(<a class="code" href="namespaceX86ISA.html#aa16539aa6584fd12f7d6fa868f75b4de">MiscReg</a>));
<a name="l00110"></a>00110     <a class="code" href="classX86ISA_1_1ISA.html#a33fdce9a7f1c2a99683c4ef6fda1e32a">regVal</a>[<a class="code" href="namespaceX86ISA.html#a1e522017e015d4c7efd6b2360143aa67a7dfee71b1a94f6cc70fce2ced630d7ca">MISCREG_DR6</a>] = (<a class="code" href="namespaceX86ISA.html#a5d76cc2129e79ba1941d2cc2f53b9e8e">mask</a>(8) &lt;&lt; 4) | (<a class="code" href="namespaceX86ISA.html#a5d76cc2129e79ba1941d2cc2f53b9e8e">mask</a>(16) &lt;&lt; 16);
<a name="l00111"></a>00111     <a class="code" href="classX86ISA_1_1ISA.html#a33fdce9a7f1c2a99683c4ef6fda1e32a">regVal</a>[<a class="code" href="namespaceX86ISA.html#a1e522017e015d4c7efd6b2360143aa67a60cd30a0da849fdd1c95fb213670222f">MISCREG_DR7</a>] = 1 &lt;&lt; 10;
<a name="l00112"></a>00112 }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a7a5d7476bd10e5af09e6e753d1fca087"></a><!-- doxytag: member="X86ISA::ISA::flattenCCIndex" ref="a7a5d7476bd10e5af09e6e753d1fca087" args="(int reg) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int flattenCCIndex </td>
          <td>(</td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>reg</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00090"></a>00090         {
<a name="l00091"></a>00091             <span class="keywordflow">return</span> <a class="code" href="namespaceX86ISA.html#aeeb02ad833ab76f3430553ef93213a6b">reg</a>;
<a name="l00092"></a>00092         }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a85addcd4f57c5a0ffa81805dcad1eeb7"></a><!-- doxytag: member="X86ISA::ISA::flattenFloatIndex" ref="a85addcd4f57c5a0ffa81805dcad1eeb7" args="(int reg) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int flattenFloatIndex </td>
          <td>(</td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>reg</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00080"></a>00080         {
<a name="l00081"></a>00081             <span class="keywordflow">if</span> (<a class="code" href="namespaceX86ISA.html#aeeb02ad833ab76f3430553ef93213a6b">reg</a> &gt;= <a class="code" href="namespaceX86ISA.html#a50e93c80b4d3e47dea8b60bf4b9a4f77ac6d76e7696c1b491a95b087f3d9e9011">NUM_FLOATREGS</a>) {
<a name="l00082"></a>00082                 <a class="code" href="namespaceX86ISA.html#aeeb02ad833ab76f3430553ef93213a6b">reg</a> = <a class="code" href="namespaceX86ISA.html#aa7d52d6d8aa711d769c4fbee2fcd578a">FLOATREG_STACK</a>(<a class="code" href="namespaceX86ISA.html#aeeb02ad833ab76f3430553ef93213a6b">reg</a> - <a class="code" href="namespaceX86ISA.html#a50e93c80b4d3e47dea8b60bf4b9a4f77ac6d76e7696c1b491a95b087f3d9e9011">NUM_FLOATREGS</a>,
<a name="l00083"></a>00083                                      <a class="code" href="classX86ISA_1_1ISA.html#a33fdce9a7f1c2a99683c4ef6fda1e32a">regVal</a>[<a class="code" href="namespaceX86ISA.html#a1e522017e015d4c7efd6b2360143aa67a5a843f44bad48e37151dd9fb9f9cf637">MISCREG_X87_TOP</a>]);
<a name="l00084"></a>00084             }
<a name="l00085"></a>00085             <span class="keywordflow">return</span> <a class="code" href="namespaceX86ISA.html#aeeb02ad833ab76f3430553ef93213a6b">reg</a>;
<a name="l00086"></a>00086         }
</pre></div></p>

</div>
</div>
<a class="anchor" id="aece4b88ffcab608652e8e9f0fbe643d4"></a><!-- doxytag: member="X86ISA::ISA::flattenIntIndex" ref="aece4b88ffcab608652e8e9f0fbe643d4" args="(int reg) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int flattenIntIndex </td>
          <td>(</td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>reg</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00074"></a>00074         {
<a name="l00075"></a>00075             <span class="keywordflow">return</span> <a class="code" href="namespaceX86ISA.html#aeeb02ad833ab76f3430553ef93213a6b">reg</a> &amp; ~<a class="code" href="namespaceX86ISA.html#a839d36f6b65e52c16579f4cdb5165f15">IntFoldBit</a>;
<a name="l00076"></a>00076         }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a8997760aa4425793911f57440a4dd8ae"></a><!-- doxytag: member="X86ISA::ISA::flattenMiscIndex" ref="a8997760aa4425793911f57440a4dd8ae" args="(int reg) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int flattenMiscIndex </td>
          <td>(</td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>reg</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00096"></a>00096         {
<a name="l00097"></a>00097             <span class="keywordflow">return</span> <a class="code" href="namespaceX86ISA.html#aeeb02ad833ab76f3430553ef93213a6b">reg</a>;
<a name="l00098"></a>00098         }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a7a20f1b985970cdbca22d0a4fbf09dd6"></a><!-- doxytag: member="X86ISA::ISA::params" ref="a7a20f1b985970cdbca22d0a4fbf09dd6" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const X86ISAParams * params </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td> const</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00122"></a>00122 {
<a name="l00123"></a>00123     <span class="keywordflow">return</span> <span class="keyword">dynamic_cast&lt;</span><span class="keyword">const </span><a class="code" href="classX86ISA_1_1ISA.html#a479c84ea8074d124d1ddd320ef027439">Params</a> *<span class="keyword">&gt;</span>(_params);
<a name="l00124"></a>00124 }
</pre></div></p>

</div>
</div>
<a class="anchor" id="ac9a5ba47c1dd9552c65c3164fba45f20"></a><!-- doxytag: member="X86ISA::ISA::readMiscReg" ref="ac9a5ba47c1dd9552c65c3164fba45f20" args="(int miscReg, ThreadContext *tc)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="namespaceX86ISA.html#aa16539aa6584fd12f7d6fa868f75b4de">MiscReg</a> readMiscReg </td>
          <td>(</td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>miscReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&nbsp;</td>
          <td class="paramname"> <em>tc</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00143"></a>00143 {
<a name="l00144"></a>00144     <span class="keywordflow">if</span> (miscReg == <a class="code" href="namespaceX86ISA.html#a1e522017e015d4c7efd6b2360143aa67a39df34535f17f9e2996c914b2170a6ac">MISCREG_TSC</a>) {
<a name="l00145"></a>00145         <span class="keywordflow">return</span> <a class="code" href="classX86ISA_1_1ISA.html#a33fdce9a7f1c2a99683c4ef6fda1e32a">regVal</a>[<a class="code" href="namespaceX86ISA.html#a1e522017e015d4c7efd6b2360143aa67a39df34535f17f9e2996c914b2170a6ac">MISCREG_TSC</a>] + tc-&gt;<a class="code" href="classThreadContext.html#ad10a7ef049c2d2ffadfc809341e66d4e">getCpuPtr</a>()-&gt;curCycle();
<a name="l00146"></a>00146     }
<a name="l00147"></a>00147 
<a name="l00148"></a>00148     <span class="keywordflow">if</span> (miscReg == <a class="code" href="namespaceX86ISA.html#a1e522017e015d4c7efd6b2360143aa67a0cf71d184089ae0802cd85b0fb5d699b">MISCREG_FSW</a>) {
<a name="l00149"></a>00149         <a class="code" href="namespaceX86ISA.html#aa16539aa6584fd12f7d6fa868f75b4de">MiscReg</a> fsw = <a class="code" href="classX86ISA_1_1ISA.html#a33fdce9a7f1c2a99683c4ef6fda1e32a">regVal</a>[<a class="code" href="namespaceX86ISA.html#a1e522017e015d4c7efd6b2360143aa67a0cf71d184089ae0802cd85b0fb5d699b">MISCREG_FSW</a>];
<a name="l00150"></a>00150         <a class="code" href="namespaceX86ISA.html#aa16539aa6584fd12f7d6fa868f75b4de">MiscReg</a> top = <a class="code" href="classX86ISA_1_1ISA.html#a33fdce9a7f1c2a99683c4ef6fda1e32a">regVal</a>[<a class="code" href="namespaceX86ISA.html#a1e522017e015d4c7efd6b2360143aa67a5a843f44bad48e37151dd9fb9f9cf637">MISCREG_X87_TOP</a>];
<a name="l00151"></a>00151         <span class="keywordflow">return</span> (fsw &amp; (~(7<a class="code" href="base_2types_8hh.html#adcc3cf526a71c0dfaae020d432c78b83">ULL</a> &lt;&lt; 11))) + (top &lt;&lt; 11);
<a name="l00152"></a>00152     }
<a name="l00153"></a>00153 
<a name="l00154"></a>00154     <span class="keywordflow">return</span> <a class="code" href="classX86ISA_1_1ISA.html#a8147f1448b78d0de3f86766175429e19">readMiscRegNoEffect</a>(miscReg);
<a name="l00155"></a>00155 }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a8147f1448b78d0de3f86766175429e19"></a><!-- doxytag: member="X86ISA::ISA::readMiscRegNoEffect" ref="a8147f1448b78d0de3f86766175429e19" args="(int miscReg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="namespaceX86ISA.html#aa16539aa6584fd12f7d6fa868f75b4de">MiscReg</a> readMiscRegNoEffect </td>
          <td>(</td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>miscReg</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00128"></a>00128 {
<a name="l00129"></a>00129     <span class="comment">// Make sure we&apos;re not dealing with an illegal control register.</span>
<a name="l00130"></a>00130     <span class="comment">// Instructions should filter out these indexes, and nothing else should</span>
<a name="l00131"></a>00131     <span class="comment">// attempt to read them directly.</span>
<a name="l00132"></a>00132     assert( miscReg != <a class="code" href="namespaceX86ISA.html#a1e522017e015d4c7efd6b2360143aa67a64253154778b11a8cd9dd197db130960">MISCREG_CR1</a> &amp;&amp;
<a name="l00133"></a>00133             !(miscReg &gt; <a class="code" href="namespaceX86ISA.html#a1e522017e015d4c7efd6b2360143aa67a2e36ea3a504f795d0672d9448bfb9edc">MISCREG_CR4</a> &amp;&amp;
<a name="l00134"></a>00134               miscReg &lt; <a class="code" href="namespaceX86ISA.html#a1e522017e015d4c7efd6b2360143aa67a57090203dc471731ffa4ac498cc41078">MISCREG_CR8</a>) &amp;&amp;
<a name="l00135"></a>00135             !(miscReg &gt; <a class="code" href="namespaceX86ISA.html#a1e522017e015d4c7efd6b2360143aa67a57090203dc471731ffa4ac498cc41078">MISCREG_CR8</a> &amp;&amp;
<a name="l00136"></a>00136               miscReg &lt;= <a class="code" href="namespaceX86ISA.html#a1e522017e015d4c7efd6b2360143aa67ad257bc74f8ea8fcbc6fec1bdfb328ef6">MISCREG_CR15</a>));
<a name="l00137"></a>00137 
<a name="l00138"></a>00138     <span class="keywordflow">return</span> <a class="code" href="classX86ISA_1_1ISA.html#a33fdce9a7f1c2a99683c4ef6fda1e32a">regVal</a>[miscReg];
<a name="l00139"></a>00139 }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a53e036786d17361be4c7320d39c99b84"></a><!-- doxytag: member="X86ISA::ISA::serialize" ref="a53e036786d17361be4c7320d39c99b84" args="(std::ostream &amp;os)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void serialize </td>
          <td>(</td>
          <td class="paramtype">std::ostream &amp;&nbsp;</td>
          <td class="paramname"> <em>os</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00374"></a>00374 {
<a name="l00375"></a>00375     <a class="code" href="serialize_8hh.html#a9aa03522128bc19a3bc0294501226f8b">SERIALIZE_ARRAY</a>(<a class="code" href="classX86ISA_1_1ISA.html#a33fdce9a7f1c2a99683c4ef6fda1e32a">regVal</a>, <a class="code" href="namespaceX86ISA.html#a568d4aa96dd7cd963f3b1b1b0446c9c6">NumMiscRegs</a>);
<a name="l00376"></a>00376 }
</pre></div></p>

</div>
</div>
<a class="anchor" id="acb55d95b5d0cf15e23c7cdcfe03074f1"></a><!-- doxytag: member="X86ISA::ISA::setMiscReg" ref="acb55d95b5d0cf15e23c7cdcfe03074f1" args="(int miscReg, MiscReg val, ThreadContext *tc)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void setMiscReg </td>
          <td>(</td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>miscReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespaceX86ISA.html#aa16539aa6584fd12f7d6fa868f75b4de">MiscReg</a>&nbsp;</td>
          <td class="paramname"> <em>val</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&nbsp;</td>
          <td class="paramname"> <em>tc</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00173"></a>00173 {
<a name="l00174"></a>00174     <a class="code" href="namespaceX86ISA.html#aa16539aa6584fd12f7d6fa868f75b4de">MiscReg</a> newVal = <a class="code" href="namespaceX86ISA.html#ae13bf1250853ff6b72aabe3c79b587cc">val</a>;
<a name="l00175"></a>00175     <span class="keywordflow">switch</span>(miscReg)
<a name="l00176"></a>00176     {
<a name="l00177"></a>00177       <span class="keywordflow">case</span> <a class="code" href="namespaceX86ISA.html#a1e522017e015d4c7efd6b2360143aa67ada26b29c24bab13bc6d77060ba44fb33">MISCREG_CR0</a>:
<a name="l00178"></a>00178         {
<a name="l00179"></a>00179             CR0 toggled = <a class="code" href="classX86ISA_1_1ISA.html#a33fdce9a7f1c2a99683c4ef6fda1e32a">regVal</a>[miscReg] ^ <a class="code" href="namespaceX86ISA.html#ae13bf1250853ff6b72aabe3c79b587cc">val</a>;
<a name="l00180"></a>00180             CR0 newCR0 = val;
<a name="l00181"></a>00181             Efer efer = <a class="code" href="classX86ISA_1_1ISA.html#a33fdce9a7f1c2a99683c4ef6fda1e32a">regVal</a>[<a class="code" href="namespaceX86ISA.html#a1e522017e015d4c7efd6b2360143aa67ac2bc7bba381e618f344c3047d968f5a7">MISCREG_EFER</a>];
<a name="l00182"></a>00182             <span class="keywordflow">if</span> (toggled.pg &amp;&amp; efer.lme) {
<a name="l00183"></a>00183                 <span class="keywordflow">if</span> (newCR0.pg) {
<a name="l00184"></a>00184                     <span class="comment">//Turning on long mode</span>
<a name="l00185"></a>00185                     efer.lma = 1;
<a name="l00186"></a>00186                     <a class="code" href="classX86ISA_1_1ISA.html#a33fdce9a7f1c2a99683c4ef6fda1e32a">regVal</a>[<a class="code" href="namespaceX86ISA.html#a1e522017e015d4c7efd6b2360143aa67ac2bc7bba381e618f344c3047d968f5a7">MISCREG_EFER</a>] = efer;
<a name="l00187"></a>00187                 } <span class="keywordflow">else</span> {
<a name="l00188"></a>00188                     <span class="comment">//Turning off long mode</span>
<a name="l00189"></a>00189                     efer.lma = 0;
<a name="l00190"></a>00190                     <a class="code" href="classX86ISA_1_1ISA.html#a33fdce9a7f1c2a99683c4ef6fda1e32a">regVal</a>[<a class="code" href="namespaceX86ISA.html#a1e522017e015d4c7efd6b2360143aa67ac2bc7bba381e618f344c3047d968f5a7">MISCREG_EFER</a>] = efer;
<a name="l00191"></a>00191                 }
<a name="l00192"></a>00192             }
<a name="l00193"></a>00193             <span class="keywordflow">if</span> (toggled.pg) {
<a name="l00194"></a>00194                 tc-&gt;<a class="code" href="classThreadContext.html#aaae22e0dcf2f312619915bbf34509ba4">getITBPtr</a>()-&gt;flushAll();
<a name="l00195"></a>00195                 tc-&gt;<a class="code" href="classThreadContext.html#a235a0443e22590632cfc95cd4f6db1ae">getDTBPtr</a>()-&gt;flushAll();
<a name="l00196"></a>00196             }
<a name="l00197"></a>00197             <span class="comment">//This must always be 1.</span>
<a name="l00198"></a>00198             newCR0.et = 1;
<a name="l00199"></a>00199             newVal = newCR0;
<a name="l00200"></a>00200             <a class="code" href="classX86ISA_1_1ISA.html#a9ce2f376c572f07e3cc0851492e1ca25">updateHandyM5Reg</a>(<a class="code" href="classX86ISA_1_1ISA.html#a33fdce9a7f1c2a99683c4ef6fda1e32a">regVal</a>[<a class="code" href="namespaceX86ISA.html#a1e522017e015d4c7efd6b2360143aa67ac2bc7bba381e618f344c3047d968f5a7">MISCREG_EFER</a>],
<a name="l00201"></a>00201                              newCR0,
<a name="l00202"></a>00202                              <a class="code" href="classX86ISA_1_1ISA.html#a33fdce9a7f1c2a99683c4ef6fda1e32a">regVal</a>[<a class="code" href="namespaceX86ISA.html#a1e522017e015d4c7efd6b2360143aa67ad82143ad6015ca412c3bed9eb748395c">MISCREG_CS_ATTR</a>],
<a name="l00203"></a>00203                              <a class="code" href="classX86ISA_1_1ISA.html#a33fdce9a7f1c2a99683c4ef6fda1e32a">regVal</a>[<a class="code" href="namespaceX86ISA.html#a1e522017e015d4c7efd6b2360143aa67a4369c2d60bce5b2e5d983e9077e4cb92">MISCREG_SS_ATTR</a>],
<a name="l00204"></a>00204                              <a class="code" href="classX86ISA_1_1ISA.html#a33fdce9a7f1c2a99683c4ef6fda1e32a">regVal</a>[<a class="code" href="namespaceX86ISA.html#a1e522017e015d4c7efd6b2360143aa67a65884426f637d3beaa386e8cacb215c3">MISCREG_RFLAGS</a>],
<a name="l00205"></a>00205                              tc);
<a name="l00206"></a>00206         }
<a name="l00207"></a>00207         <span class="keywordflow">break</span>;
<a name="l00208"></a>00208       <span class="keywordflow">case</span> <a class="code" href="namespaceX86ISA.html#a1e522017e015d4c7efd6b2360143aa67aed4bea15f26a11939c4db2e18405c375">MISCREG_CR2</a>:
<a name="l00209"></a>00209         <span class="keywordflow">break</span>;
<a name="l00210"></a>00210       <span class="keywordflow">case</span> <a class="code" href="namespaceX86ISA.html#a1e522017e015d4c7efd6b2360143aa67a99d06669b1c1a63a84a60330ab29d01d">MISCREG_CR3</a>:
<a name="l00211"></a>00211         tc-&gt;<a class="code" href="classThreadContext.html#aaae22e0dcf2f312619915bbf34509ba4">getITBPtr</a>()-&gt;flushNonGlobal();
<a name="l00212"></a>00212         tc-&gt;<a class="code" href="classThreadContext.html#a235a0443e22590632cfc95cd4f6db1ae">getDTBPtr</a>()-&gt;flushNonGlobal();
<a name="l00213"></a>00213         <span class="keywordflow">break</span>;
<a name="l00214"></a>00214       <span class="keywordflow">case</span> <a class="code" href="namespaceX86ISA.html#a1e522017e015d4c7efd6b2360143aa67a2e36ea3a504f795d0672d9448bfb9edc">MISCREG_CR4</a>:
<a name="l00215"></a>00215         {
<a name="l00216"></a>00216             CR4 toggled = <a class="code" href="classX86ISA_1_1ISA.html#a33fdce9a7f1c2a99683c4ef6fda1e32a">regVal</a>[miscReg] ^ val;
<a name="l00217"></a>00217             <span class="keywordflow">if</span> (toggled.pae || toggled.pse || toggled.pge) {
<a name="l00218"></a>00218                 tc-&gt;<a class="code" href="classThreadContext.html#aaae22e0dcf2f312619915bbf34509ba4">getITBPtr</a>()-&gt;flushAll();
<a name="l00219"></a>00219                 tc-&gt;<a class="code" href="classThreadContext.html#a235a0443e22590632cfc95cd4f6db1ae">getDTBPtr</a>()-&gt;flushAll();
<a name="l00220"></a>00220             }
<a name="l00221"></a>00221         }
<a name="l00222"></a>00222         <span class="keywordflow">break</span>;
<a name="l00223"></a>00223       <span class="keywordflow">case</span> <a class="code" href="namespaceX86ISA.html#a1e522017e015d4c7efd6b2360143aa67a57090203dc471731ffa4ac498cc41078">MISCREG_CR8</a>:
<a name="l00224"></a>00224         <span class="keywordflow">break</span>;
<a name="l00225"></a>00225       <span class="keywordflow">case</span> <a class="code" href="namespaceX86ISA.html#a1e522017e015d4c7efd6b2360143aa67ad82143ad6015ca412c3bed9eb748395c">MISCREG_CS_ATTR</a>:
<a name="l00226"></a>00226         {
<a name="l00227"></a>00227             SegAttr toggled = <a class="code" href="classX86ISA_1_1ISA.html#a33fdce9a7f1c2a99683c4ef6fda1e32a">regVal</a>[miscReg] ^ val;
<a name="l00228"></a>00228             SegAttr newCSAttr = val;
<a name="l00229"></a>00229             <span class="keywordflow">if</span> (toggled.longMode) {
<a name="l00230"></a>00230                 <span class="keywordflow">if</span> (newCSAttr.longMode) {
<a name="l00231"></a>00231                     <a class="code" href="classX86ISA_1_1ISA.html#a33fdce9a7f1c2a99683c4ef6fda1e32a">regVal</a>[<a class="code" href="namespaceX86ISA.html#a1e522017e015d4c7efd6b2360143aa67a2db960cd557cdc9381df40d02b822406">MISCREG_ES_EFF_BASE</a>] = 0;
<a name="l00232"></a>00232                     <a class="code" href="classX86ISA_1_1ISA.html#a33fdce9a7f1c2a99683c4ef6fda1e32a">regVal</a>[<a class="code" href="namespaceX86ISA.html#a1e522017e015d4c7efd6b2360143aa67afcefb159b7fcecac4bcf3183d4e74117">MISCREG_CS_EFF_BASE</a>] = 0;
<a name="l00233"></a>00233                     <a class="code" href="classX86ISA_1_1ISA.html#a33fdce9a7f1c2a99683c4ef6fda1e32a">regVal</a>[<a class="code" href="namespaceX86ISA.html#a1e522017e015d4c7efd6b2360143aa67a6a8ad184ca6989fff00a665fba91ca50">MISCREG_SS_EFF_BASE</a>] = 0;
<a name="l00234"></a>00234                     <a class="code" href="classX86ISA_1_1ISA.html#a33fdce9a7f1c2a99683c4ef6fda1e32a">regVal</a>[<a class="code" href="namespaceX86ISA.html#a1e522017e015d4c7efd6b2360143aa67ab473e0e9b00e3cd0e6cc80618e9f5edc">MISCREG_DS_EFF_BASE</a>] = 0;
<a name="l00235"></a>00235                 } <span class="keywordflow">else</span> {
<a name="l00236"></a>00236                     <a class="code" href="classX86ISA_1_1ISA.html#a33fdce9a7f1c2a99683c4ef6fda1e32a">regVal</a>[<a class="code" href="namespaceX86ISA.html#a1e522017e015d4c7efd6b2360143aa67a2db960cd557cdc9381df40d02b822406">MISCREG_ES_EFF_BASE</a>] = <a class="code" href="classX86ISA_1_1ISA.html#a33fdce9a7f1c2a99683c4ef6fda1e32a">regVal</a>[<a class="code" href="namespaceX86ISA.html#a1e522017e015d4c7efd6b2360143aa67abf0c4b83d17b2d8b8b0e1f8a272415d7">MISCREG_ES_BASE</a>];
<a name="l00237"></a>00237                     <a class="code" href="classX86ISA_1_1ISA.html#a33fdce9a7f1c2a99683c4ef6fda1e32a">regVal</a>[<a class="code" href="namespaceX86ISA.html#a1e522017e015d4c7efd6b2360143aa67afcefb159b7fcecac4bcf3183d4e74117">MISCREG_CS_EFF_BASE</a>] = <a class="code" href="classX86ISA_1_1ISA.html#a33fdce9a7f1c2a99683c4ef6fda1e32a">regVal</a>[<a class="code" href="namespaceX86ISA.html#a1e522017e015d4c7efd6b2360143aa67a60be9e9eab83bbcfe1b0c55eafaaabcd">MISCREG_CS_BASE</a>];
<a name="l00238"></a>00238                     <a class="code" href="classX86ISA_1_1ISA.html#a33fdce9a7f1c2a99683c4ef6fda1e32a">regVal</a>[<a class="code" href="namespaceX86ISA.html#a1e522017e015d4c7efd6b2360143aa67a6a8ad184ca6989fff00a665fba91ca50">MISCREG_SS_EFF_BASE</a>] = <a class="code" href="classX86ISA_1_1ISA.html#a33fdce9a7f1c2a99683c4ef6fda1e32a">regVal</a>[<a class="code" href="namespaceX86ISA.html#a1e522017e015d4c7efd6b2360143aa67abff14f8be6a4e498b386a02703213004">MISCREG_SS_BASE</a>];
<a name="l00239"></a>00239                     <a class="code" href="classX86ISA_1_1ISA.html#a33fdce9a7f1c2a99683c4ef6fda1e32a">regVal</a>[<a class="code" href="namespaceX86ISA.html#a1e522017e015d4c7efd6b2360143aa67ab473e0e9b00e3cd0e6cc80618e9f5edc">MISCREG_DS_EFF_BASE</a>] = <a class="code" href="classX86ISA_1_1ISA.html#a33fdce9a7f1c2a99683c4ef6fda1e32a">regVal</a>[<a class="code" href="namespaceX86ISA.html#a1e522017e015d4c7efd6b2360143aa67aa7d36e1b460b91560690395501fd2d3f">MISCREG_DS_BASE</a>];
<a name="l00240"></a>00240                 }
<a name="l00241"></a>00241             }
<a name="l00242"></a>00242             <a class="code" href="classX86ISA_1_1ISA.html#a9ce2f376c572f07e3cc0851492e1ca25">updateHandyM5Reg</a>(<a class="code" href="classX86ISA_1_1ISA.html#a33fdce9a7f1c2a99683c4ef6fda1e32a">regVal</a>[<a class="code" href="namespaceX86ISA.html#a1e522017e015d4c7efd6b2360143aa67ac2bc7bba381e618f344c3047d968f5a7">MISCREG_EFER</a>],
<a name="l00243"></a>00243                              <a class="code" href="classX86ISA_1_1ISA.html#a33fdce9a7f1c2a99683c4ef6fda1e32a">regVal</a>[<a class="code" href="namespaceX86ISA.html#a1e522017e015d4c7efd6b2360143aa67ada26b29c24bab13bc6d77060ba44fb33">MISCREG_CR0</a>],
<a name="l00244"></a>00244                              newCSAttr,
<a name="l00245"></a>00245                              <a class="code" href="classX86ISA_1_1ISA.html#a33fdce9a7f1c2a99683c4ef6fda1e32a">regVal</a>[<a class="code" href="namespaceX86ISA.html#a1e522017e015d4c7efd6b2360143aa67a4369c2d60bce5b2e5d983e9077e4cb92">MISCREG_SS_ATTR</a>],
<a name="l00246"></a>00246                              <a class="code" href="classX86ISA_1_1ISA.html#a33fdce9a7f1c2a99683c4ef6fda1e32a">regVal</a>[<a class="code" href="namespaceX86ISA.html#a1e522017e015d4c7efd6b2360143aa67a65884426f637d3beaa386e8cacb215c3">MISCREG_RFLAGS</a>],
<a name="l00247"></a>00247                              tc);
<a name="l00248"></a>00248         }
<a name="l00249"></a>00249         <span class="keywordflow">break</span>;
<a name="l00250"></a>00250       <span class="keywordflow">case</span> <a class="code" href="namespaceX86ISA.html#a1e522017e015d4c7efd6b2360143aa67a4369c2d60bce5b2e5d983e9077e4cb92">MISCREG_SS_ATTR</a>:
<a name="l00251"></a>00251         <a class="code" href="classX86ISA_1_1ISA.html#a9ce2f376c572f07e3cc0851492e1ca25">updateHandyM5Reg</a>(<a class="code" href="classX86ISA_1_1ISA.html#a33fdce9a7f1c2a99683c4ef6fda1e32a">regVal</a>[<a class="code" href="namespaceX86ISA.html#a1e522017e015d4c7efd6b2360143aa67ac2bc7bba381e618f344c3047d968f5a7">MISCREG_EFER</a>],
<a name="l00252"></a>00252                          <a class="code" href="classX86ISA_1_1ISA.html#a33fdce9a7f1c2a99683c4ef6fda1e32a">regVal</a>[<a class="code" href="namespaceX86ISA.html#a1e522017e015d4c7efd6b2360143aa67ada26b29c24bab13bc6d77060ba44fb33">MISCREG_CR0</a>],
<a name="l00253"></a>00253                          <a class="code" href="classX86ISA_1_1ISA.html#a33fdce9a7f1c2a99683c4ef6fda1e32a">regVal</a>[<a class="code" href="namespaceX86ISA.html#a1e522017e015d4c7efd6b2360143aa67ad82143ad6015ca412c3bed9eb748395c">MISCREG_CS_ATTR</a>],
<a name="l00254"></a>00254                          val,
<a name="l00255"></a>00255                          <a class="code" href="classX86ISA_1_1ISA.html#a33fdce9a7f1c2a99683c4ef6fda1e32a">regVal</a>[<a class="code" href="namespaceX86ISA.html#a1e522017e015d4c7efd6b2360143aa67a65884426f637d3beaa386e8cacb215c3">MISCREG_RFLAGS</a>],
<a name="l00256"></a>00256                          tc);
<a name="l00257"></a>00257         <span class="keywordflow">break</span>;
<a name="l00258"></a>00258       <span class="comment">// These segments always actually use their bases, or in other words</span>
<a name="l00259"></a>00259       <span class="comment">// their effective bases must stay equal to their actual bases.</span>
<a name="l00260"></a>00260       <span class="keywordflow">case</span> <a class="code" href="namespaceX86ISA.html#a1e522017e015d4c7efd6b2360143aa67a1f86d33888eeaab7bd3b8b9338f60fe1">MISCREG_FS_BASE</a>:
<a name="l00261"></a>00261       <span class="keywordflow">case</span> <a class="code" href="namespaceX86ISA.html#a1e522017e015d4c7efd6b2360143aa67a761a49d66e424b807198fea14523dc32">MISCREG_GS_BASE</a>:
<a name="l00262"></a>00262       <span class="keywordflow">case</span> <a class="code" href="namespaceX86ISA.html#a1e522017e015d4c7efd6b2360143aa67a3195cf7cfeebfdb494e6a8154947c3ea">MISCREG_HS_BASE</a>:
<a name="l00263"></a>00263       <span class="keywordflow">case</span> <a class="code" href="namespaceX86ISA.html#a1e522017e015d4c7efd6b2360143aa67ac8b4a3fc9ba9b79af8e61f4c06af2bf2">MISCREG_TSL_BASE</a>:
<a name="l00264"></a>00264       <span class="keywordflow">case</span> <a class="code" href="namespaceX86ISA.html#a1e522017e015d4c7efd6b2360143aa67a411f7eea5f660aefd04e9ddb9af59992">MISCREG_TSG_BASE</a>:
<a name="l00265"></a>00265       <span class="keywordflow">case</span> <a class="code" href="namespaceX86ISA.html#a1e522017e015d4c7efd6b2360143aa67a8a28dd0d4143807fe5b6f26f2d5fd5af">MISCREG_TR_BASE</a>:
<a name="l00266"></a>00266       <span class="keywordflow">case</span> <a class="code" href="namespaceX86ISA.html#a1e522017e015d4c7efd6b2360143aa67afca9ae9a121b2c0537f1b28bc63f46fd">MISCREG_IDTR_BASE</a>:
<a name="l00267"></a>00267         <a class="code" href="classX86ISA_1_1ISA.html#a33fdce9a7f1c2a99683c4ef6fda1e32a">regVal</a>[<a class="code" href="namespaceX86ISA.html#a48969e78833727c474e77163559d3cc0">MISCREG_SEG_EFF_BASE</a>(miscReg - <a class="code" href="namespaceX86ISA.html#a1e522017e015d4c7efd6b2360143aa67a647625f4364fbcce3a268f0ef55ca8a9">MISCREG_SEG_BASE_BASE</a>)] = val;
<a name="l00268"></a>00268         <span class="keywordflow">break</span>;
<a name="l00269"></a>00269       <span class="comment">// These segments ignore their bases in 64 bit mode.</span>
<a name="l00270"></a>00270       <span class="comment">// their effective bases must stay equal to their actual bases.</span>
<a name="l00271"></a>00271       <span class="keywordflow">case</span> <a class="code" href="namespaceX86ISA.html#a1e522017e015d4c7efd6b2360143aa67abf0c4b83d17b2d8b8b0e1f8a272415d7">MISCREG_ES_BASE</a>:
<a name="l00272"></a>00272       <span class="keywordflow">case</span> <a class="code" href="namespaceX86ISA.html#a1e522017e015d4c7efd6b2360143aa67a60be9e9eab83bbcfe1b0c55eafaaabcd">MISCREG_CS_BASE</a>:
<a name="l00273"></a>00273       <span class="keywordflow">case</span> <a class="code" href="namespaceX86ISA.html#a1e522017e015d4c7efd6b2360143aa67abff14f8be6a4e498b386a02703213004">MISCREG_SS_BASE</a>:
<a name="l00274"></a>00274       <span class="keywordflow">case</span> <a class="code" href="namespaceX86ISA.html#a1e522017e015d4c7efd6b2360143aa67aa7d36e1b460b91560690395501fd2d3f">MISCREG_DS_BASE</a>:
<a name="l00275"></a>00275         {
<a name="l00276"></a>00276             Efer efer = <a class="code" href="classX86ISA_1_1ISA.html#a33fdce9a7f1c2a99683c4ef6fda1e32a">regVal</a>[<a class="code" href="namespaceX86ISA.html#a1e522017e015d4c7efd6b2360143aa67ac2bc7bba381e618f344c3047d968f5a7">MISCREG_EFER</a>];
<a name="l00277"></a>00277             SegAttr csAttr = <a class="code" href="classX86ISA_1_1ISA.html#a33fdce9a7f1c2a99683c4ef6fda1e32a">regVal</a>[<a class="code" href="namespaceX86ISA.html#a1e522017e015d4c7efd6b2360143aa67ad82143ad6015ca412c3bed9eb748395c">MISCREG_CS_ATTR</a>];
<a name="l00278"></a>00278             <span class="keywordflow">if</span> (!efer.lma || !csAttr.longMode) <span class="comment">// Check for non 64 bit mode.</span>
<a name="l00279"></a>00279                 <a class="code" href="classX86ISA_1_1ISA.html#a33fdce9a7f1c2a99683c4ef6fda1e32a">regVal</a>[<a class="code" href="namespaceX86ISA.html#a48969e78833727c474e77163559d3cc0">MISCREG_SEG_EFF_BASE</a>(miscReg -
<a name="l00280"></a>00280                         <a class="code" href="namespaceX86ISA.html#a1e522017e015d4c7efd6b2360143aa67a647625f4364fbcce3a268f0ef55ca8a9">MISCREG_SEG_BASE_BASE</a>)] = val;
<a name="l00281"></a>00281         }
<a name="l00282"></a>00282         <span class="keywordflow">break</span>;
<a name="l00283"></a>00283       <span class="keywordflow">case</span> <a class="code" href="namespaceX86ISA.html#a1e522017e015d4c7efd6b2360143aa67a39df34535f17f9e2996c914b2170a6ac">MISCREG_TSC</a>:
<a name="l00284"></a>00284         <a class="code" href="classX86ISA_1_1ISA.html#a33fdce9a7f1c2a99683c4ef6fda1e32a">regVal</a>[<a class="code" href="namespaceX86ISA.html#a1e522017e015d4c7efd6b2360143aa67a39df34535f17f9e2996c914b2170a6ac">MISCREG_TSC</a>] = val - tc-&gt;<a class="code" href="classThreadContext.html#ad10a7ef049c2d2ffadfc809341e66d4e">getCpuPtr</a>()-&gt;curCycle();
<a name="l00285"></a>00285         <span class="keywordflow">return</span>;
<a name="l00286"></a>00286       <span class="keywordflow">case</span> <a class="code" href="namespaceX86ISA.html#a1e522017e015d4c7efd6b2360143aa67a0f0728501be9d4a351cb3988f5441178">MISCREG_DR0</a>:
<a name="l00287"></a>00287       <span class="keywordflow">case</span> <a class="code" href="namespaceX86ISA.html#a1e522017e015d4c7efd6b2360143aa67a41a9ed961eb10c2dd5f5c5b156fd67d2">MISCREG_DR1</a>:
<a name="l00288"></a>00288       <span class="keywordflow">case</span> <a class="code" href="namespaceX86ISA.html#a1e522017e015d4c7efd6b2360143aa67ac1d9c7c2d810cd735892947b39e7a451">MISCREG_DR2</a>:
<a name="l00289"></a>00289       <span class="keywordflow">case</span> <a class="code" href="namespaceX86ISA.html#a1e522017e015d4c7efd6b2360143aa67aed2fa86f63645dcfaa07937108e7aa8a">MISCREG_DR3</a>:
<a name="l00290"></a>00290         <span class="comment">/* These should eventually set up breakpoints. */</span>
<a name="l00291"></a>00291         <span class="keywordflow">break</span>;
<a name="l00292"></a>00292       <span class="keywordflow">case</span> <a class="code" href="namespaceX86ISA.html#a1e522017e015d4c7efd6b2360143aa67a15555afeecf5dc3338075b1e2edc9cce">MISCREG_DR4</a>:
<a name="l00293"></a>00293         miscReg = <a class="code" href="namespaceX86ISA.html#a1e522017e015d4c7efd6b2360143aa67a7dfee71b1a94f6cc70fce2ced630d7ca">MISCREG_DR6</a>;
<a name="l00294"></a>00294         <span class="comment">/* Fall through to have the same effects as DR6. */</span>
<a name="l00295"></a>00295       <span class="keywordflow">case</span> <a class="code" href="namespaceX86ISA.html#a1e522017e015d4c7efd6b2360143aa67a7dfee71b1a94f6cc70fce2ced630d7ca">MISCREG_DR6</a>:
<a name="l00296"></a>00296         {
<a name="l00297"></a>00297             DR6 dr6 = <a class="code" href="classX86ISA_1_1ISA.html#a33fdce9a7f1c2a99683c4ef6fda1e32a">regVal</a>[<a class="code" href="namespaceX86ISA.html#a1e522017e015d4c7efd6b2360143aa67a7dfee71b1a94f6cc70fce2ced630d7ca">MISCREG_DR6</a>];
<a name="l00298"></a>00298             DR6 newDR6 = val;
<a name="l00299"></a>00299             dr6.b0 = newDR6.b0;
<a name="l00300"></a>00300             dr6.b1 = newDR6.b1;
<a name="l00301"></a>00301             dr6.b2 = newDR6.b2;
<a name="l00302"></a>00302             dr6.b3 = newDR6.b3;
<a name="l00303"></a>00303             dr6.bd = newDR6.bd;
<a name="l00304"></a>00304             dr6.bs = newDR6.bs;
<a name="l00305"></a>00305             dr6.bt = newDR6.bt;
<a name="l00306"></a>00306             newVal = dr6;
<a name="l00307"></a>00307         }
<a name="l00308"></a>00308         <span class="keywordflow">break</span>;
<a name="l00309"></a>00309       <span class="keywordflow">case</span> <a class="code" href="namespaceX86ISA.html#a1e522017e015d4c7efd6b2360143aa67ac01696f10b0a01d4952359a50c3016dd">MISCREG_DR5</a>:
<a name="l00310"></a>00310         miscReg = <a class="code" href="namespaceX86ISA.html#a1e522017e015d4c7efd6b2360143aa67a60cd30a0da849fdd1c95fb213670222f">MISCREG_DR7</a>;
<a name="l00311"></a>00311         <span class="comment">/* Fall through to have the same effects as DR7. */</span>
<a name="l00312"></a>00312       <span class="keywordflow">case</span> <a class="code" href="namespaceX86ISA.html#a1e522017e015d4c7efd6b2360143aa67a60cd30a0da849fdd1c95fb213670222f">MISCREG_DR7</a>:
<a name="l00313"></a>00313         {
<a name="l00314"></a>00314             DR7 dr7 = <a class="code" href="classX86ISA_1_1ISA.html#a33fdce9a7f1c2a99683c4ef6fda1e32a">regVal</a>[<a class="code" href="namespaceX86ISA.html#a1e522017e015d4c7efd6b2360143aa67a60cd30a0da849fdd1c95fb213670222f">MISCREG_DR7</a>];
<a name="l00315"></a>00315             DR7 newDR7 = val;
<a name="l00316"></a>00316             dr7.l0 = newDR7.l0;
<a name="l00317"></a>00317             dr7.g0 = newDR7.g0;
<a name="l00318"></a>00318             <span class="keywordflow">if</span> (dr7.l0 || dr7.g0) {
<a name="l00319"></a>00319                 <a class="code" href="base_2misc_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;Debug register breakpoints not implemented.\n&quot;</span>);
<a name="l00320"></a>00320             } <span class="keywordflow">else</span> {
<a name="l00321"></a>00321                 <span class="comment">/* Disable breakpoint 0. */</span>
<a name="l00322"></a>00322             }
<a name="l00323"></a>00323             dr7.l1 = newDR7.l1;
<a name="l00324"></a>00324             dr7.g1 = newDR7.g1;
<a name="l00325"></a>00325             <span class="keywordflow">if</span> (dr7.l1 || dr7.g1) {
<a name="l00326"></a>00326                 <a class="code" href="base_2misc_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;Debug register breakpoints not implemented.\n&quot;</span>);
<a name="l00327"></a>00327             } <span class="keywordflow">else</span> {
<a name="l00328"></a>00328                 <span class="comment">/* Disable breakpoint 1. */</span>
<a name="l00329"></a>00329             }
<a name="l00330"></a>00330             dr7.l2 = newDR7.l2;
<a name="l00331"></a>00331             dr7.g2 = newDR7.g2;
<a name="l00332"></a>00332             <span class="keywordflow">if</span> (dr7.l2 || dr7.g2) {
<a name="l00333"></a>00333                 <a class="code" href="base_2misc_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;Debug register breakpoints not implemented.\n&quot;</span>);
<a name="l00334"></a>00334             } <span class="keywordflow">else</span> {
<a name="l00335"></a>00335                 <span class="comment">/* Disable breakpoint 2. */</span>
<a name="l00336"></a>00336             }
<a name="l00337"></a>00337             dr7.l3 = newDR7.l3;
<a name="l00338"></a>00338             dr7.g3 = newDR7.g3;
<a name="l00339"></a>00339             <span class="keywordflow">if</span> (dr7.l3 || dr7.g3) {
<a name="l00340"></a>00340                 <a class="code" href="base_2misc_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;Debug register breakpoints not implemented.\n&quot;</span>);
<a name="l00341"></a>00341             } <span class="keywordflow">else</span> {
<a name="l00342"></a>00342                 <span class="comment">/* Disable breakpoint 3. */</span>
<a name="l00343"></a>00343             }
<a name="l00344"></a>00344             dr7.gd = newDR7.gd;
<a name="l00345"></a>00345             dr7.rw0 = newDR7.rw0;
<a name="l00346"></a>00346             dr7.len0 = newDR7.len0;
<a name="l00347"></a>00347             dr7.rw1 = newDR7.rw1;
<a name="l00348"></a>00348             dr7.len1 = newDR7.len1;
<a name="l00349"></a>00349             dr7.rw2 = newDR7.rw2;
<a name="l00350"></a>00350             dr7.len2 = newDR7.len2;
<a name="l00351"></a>00351             dr7.rw3 = newDR7.rw3;
<a name="l00352"></a>00352             dr7.len3 = newDR7.len3;
<a name="l00353"></a>00353         }
<a name="l00354"></a>00354         <span class="keywordflow">break</span>;
<a name="l00355"></a>00355       <span class="keywordflow">case</span> <a class="code" href="namespaceX86ISA.html#a1e522017e015d4c7efd6b2360143aa67a82930abd37514e1c9a8ca58861ae5fe5">MISCREG_M5_REG</a>:
<a name="l00356"></a>00356         <span class="comment">// Writing anything to the m5reg with side effects makes it update</span>
<a name="l00357"></a>00357         <span class="comment">// based on the current values of the relevant registers. The actual</span>
<a name="l00358"></a>00358         <span class="comment">// value written is discarded.</span>
<a name="l00359"></a>00359         <a class="code" href="classX86ISA_1_1ISA.html#a9ce2f376c572f07e3cc0851492e1ca25">updateHandyM5Reg</a>(<a class="code" href="classX86ISA_1_1ISA.html#a33fdce9a7f1c2a99683c4ef6fda1e32a">regVal</a>[<a class="code" href="namespaceX86ISA.html#a1e522017e015d4c7efd6b2360143aa67ac2bc7bba381e618f344c3047d968f5a7">MISCREG_EFER</a>],
<a name="l00360"></a>00360                          <a class="code" href="classX86ISA_1_1ISA.html#a33fdce9a7f1c2a99683c4ef6fda1e32a">regVal</a>[<a class="code" href="namespaceX86ISA.html#a1e522017e015d4c7efd6b2360143aa67ada26b29c24bab13bc6d77060ba44fb33">MISCREG_CR0</a>],
<a name="l00361"></a>00361                          <a class="code" href="classX86ISA_1_1ISA.html#a33fdce9a7f1c2a99683c4ef6fda1e32a">regVal</a>[<a class="code" href="namespaceX86ISA.html#a1e522017e015d4c7efd6b2360143aa67ad82143ad6015ca412c3bed9eb748395c">MISCREG_CS_ATTR</a>],
<a name="l00362"></a>00362                          <a class="code" href="classX86ISA_1_1ISA.html#a33fdce9a7f1c2a99683c4ef6fda1e32a">regVal</a>[<a class="code" href="namespaceX86ISA.html#a1e522017e015d4c7efd6b2360143aa67a4369c2d60bce5b2e5d983e9077e4cb92">MISCREG_SS_ATTR</a>],
<a name="l00363"></a>00363                          <a class="code" href="classX86ISA_1_1ISA.html#a33fdce9a7f1c2a99683c4ef6fda1e32a">regVal</a>[<a class="code" href="namespaceX86ISA.html#a1e522017e015d4c7efd6b2360143aa67a65884426f637d3beaa386e8cacb215c3">MISCREG_RFLAGS</a>],
<a name="l00364"></a>00364                          tc);
<a name="l00365"></a>00365         <span class="keywordflow">return</span>;
<a name="l00366"></a>00366       <span class="keywordflow">default</span>:
<a name="l00367"></a>00367         <span class="keywordflow">break</span>;
<a name="l00368"></a>00368     }
<a name="l00369"></a>00369     <a class="code" href="classX86ISA_1_1ISA.html#a4b021ed77b93fc971a905c83bba97e38">setMiscRegNoEffect</a>(miscReg, newVal);
<a name="l00370"></a>00370 }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a4b021ed77b93fc971a905c83bba97e38"></a><!-- doxytag: member="X86ISA::ISA::setMiscRegNoEffect" ref="a4b021ed77b93fc971a905c83bba97e38" args="(int miscReg, MiscReg val)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void setMiscRegNoEffect </td>
          <td>(</td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>miscReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespaceX86ISA.html#aa16539aa6584fd12f7d6fa868f75b4de">MiscReg</a>&nbsp;</td>
          <td class="paramname"> <em>val</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00159"></a>00159 {
<a name="l00160"></a>00160     <span class="comment">// Make sure we&apos;re not dealing with an illegal control register.</span>
<a name="l00161"></a>00161     <span class="comment">// Instructions should filter out these indexes, and nothing else should</span>
<a name="l00162"></a>00162     <span class="comment">// attempt to write to them directly.</span>
<a name="l00163"></a>00163     assert( miscReg != <a class="code" href="namespaceX86ISA.html#a1e522017e015d4c7efd6b2360143aa67a64253154778b11a8cd9dd197db130960">MISCREG_CR1</a> &amp;&amp;
<a name="l00164"></a>00164             !(miscReg &gt; <a class="code" href="namespaceX86ISA.html#a1e522017e015d4c7efd6b2360143aa67a2e36ea3a504f795d0672d9448bfb9edc">MISCREG_CR4</a> &amp;&amp;
<a name="l00165"></a>00165               miscReg &lt; <a class="code" href="namespaceX86ISA.html#a1e522017e015d4c7efd6b2360143aa67a57090203dc471731ffa4ac498cc41078">MISCREG_CR8</a>) &amp;&amp;
<a name="l00166"></a>00166             !(miscReg &gt; <a class="code" href="namespaceX86ISA.html#a1e522017e015d4c7efd6b2360143aa67a57090203dc471731ffa4ac498cc41078">MISCREG_CR8</a> &amp;&amp;
<a name="l00167"></a>00167               miscReg &lt;= <a class="code" href="namespaceX86ISA.html#a1e522017e015d4c7efd6b2360143aa67ad257bc74f8ea8fcbc6fec1bdfb328ef6">MISCREG_CR15</a>));
<a name="l00168"></a>00168     <a class="code" href="classX86ISA_1_1ISA.html#a33fdce9a7f1c2a99683c4ef6fda1e32a">regVal</a>[miscReg] = <a class="code" href="namespaceX86ISA.html#ae13bf1250853ff6b72aabe3c79b587cc">val</a>;
<a name="l00169"></a>00169 }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a769e733729615c529fdb54f538f11dba"></a><!-- doxytag: member="X86ISA::ISA::startup" ref="a769e733729615c529fdb54f538f11dba" args="(ThreadContext *tc)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void startup </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&nbsp;</td>
          <td class="paramname"> <em>tc</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00392"></a>00392 {
<a name="l00393"></a>00393     tc-&gt;<a class="code" href="classThreadContext.html#a14aa0e2adc88b9bc615f708aad02d80f">getDecoderPtr</a>()-&gt;setM5Reg(<a class="code" href="classX86ISA_1_1ISA.html#a33fdce9a7f1c2a99683c4ef6fda1e32a">regVal</a>[<a class="code" href="namespaceX86ISA.html#a1e522017e015d4c7efd6b2360143aa67a82930abd37514e1c9a8ca58861ae5fe5">MISCREG_M5_REG</a>]);
<a name="l00394"></a>00394 }
</pre></div></p>

</div>
</div>
<a class="anchor" id="af22e5d6d660b97db37003ac61ac4ee49"></a><!-- doxytag: member="X86ISA::ISA::unserialize" ref="af22e5d6d660b97db37003ac61ac4ee49" args="(Checkpoint *cp, const std::string &amp;section)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void unserialize </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classCheckpoint.html">Checkpoint</a> *&nbsp;</td>
          <td class="paramname"> <em>cp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const std::string &amp;&nbsp;</td>
          <td class="paramname"> <em>section</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00380"></a>00380 {
<a name="l00381"></a>00381     <a class="code" href="serialize_8hh.html#a8de12bf68d0f92f7ab8585820607932e">UNSERIALIZE_ARRAY</a>(<a class="code" href="classX86ISA_1_1ISA.html#a33fdce9a7f1c2a99683c4ef6fda1e32a">regVal</a>, <a class="code" href="namespaceX86ISA.html#a568d4aa96dd7cd963f3b1b1b0446c9c6">NumMiscRegs</a>);
<a name="l00382"></a>00382     <a class="code" href="classX86ISA_1_1ISA.html#a9ce2f376c572f07e3cc0851492e1ca25">updateHandyM5Reg</a>(<a class="code" href="classX86ISA_1_1ISA.html#a33fdce9a7f1c2a99683c4ef6fda1e32a">regVal</a>[<a class="code" href="namespaceX86ISA.html#a1e522017e015d4c7efd6b2360143aa67ac2bc7bba381e618f344c3047d968f5a7">MISCREG_EFER</a>],
<a name="l00383"></a>00383                      <a class="code" href="classX86ISA_1_1ISA.html#a33fdce9a7f1c2a99683c4ef6fda1e32a">regVal</a>[<a class="code" href="namespaceX86ISA.html#a1e522017e015d4c7efd6b2360143aa67ada26b29c24bab13bc6d77060ba44fb33">MISCREG_CR0</a>],
<a name="l00384"></a>00384                      <a class="code" href="classX86ISA_1_1ISA.html#a33fdce9a7f1c2a99683c4ef6fda1e32a">regVal</a>[<a class="code" href="namespaceX86ISA.html#a1e522017e015d4c7efd6b2360143aa67ad82143ad6015ca412c3bed9eb748395c">MISCREG_CS_ATTR</a>],
<a name="l00385"></a>00385                      <a class="code" href="classX86ISA_1_1ISA.html#a33fdce9a7f1c2a99683c4ef6fda1e32a">regVal</a>[<a class="code" href="namespaceX86ISA.html#a1e522017e015d4c7efd6b2360143aa67a4369c2d60bce5b2e5d983e9077e4cb92">MISCREG_SS_ATTR</a>],
<a name="l00386"></a>00386                      <a class="code" href="classX86ISA_1_1ISA.html#a33fdce9a7f1c2a99683c4ef6fda1e32a">regVal</a>[<a class="code" href="namespaceX86ISA.html#a1e522017e015d4c7efd6b2360143aa67a65884426f637d3beaa386e8cacb215c3">MISCREG_RFLAGS</a>],
<a name="l00387"></a>00387                      <a class="code" href="namespacem5_1_1params.html#a1e2e219ac4e913a2c59019be3094d3ca">NULL</a>);
<a name="l00388"></a>00388 }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a9ce2f376c572f07e3cc0851492e1ca25"></a><!-- doxytag: member="X86ISA::ISA::updateHandyM5Reg" ref="a9ce2f376c572f07e3cc0851492e1ca25" args="(Efer efer, CR0 cr0, SegAttr csAttr, SegAttr ssAttr, RFLAGS rflags, ThreadContext *tc)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void updateHandyM5Reg </td>
          <td>(</td>
          <td class="paramtype">Efer&nbsp;</td>
          <td class="paramname"> <em>efer</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">CR0&nbsp;</td>
          <td class="paramname"> <em>cr0</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">SegAttr&nbsp;</td>
          <td class="paramname"> <em>csAttr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">SegAttr&nbsp;</td>
          <td class="paramname"> <em>ssAttr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">RFLAGS&nbsp;</td>
          <td class="paramname"> <em>rflags</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&nbsp;</td>
          <td class="paramname"> <em>tc</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00046"></a>00046 {
<a name="l00047"></a>00047     HandyM5Reg m5reg = 0;
<a name="l00048"></a>00048     <span class="keywordflow">if</span> (efer.lma) {
<a name="l00049"></a>00049         m5reg.mode = LongMode;
<a name="l00050"></a>00050         <span class="keywordflow">if</span> (csAttr.longMode)
<a name="l00051"></a>00051             m5reg.submode = <a class="code" href="namespaceX86ISA.html#a88701044b173f3a3f9c0d8b09e63eb1baf4b5a2e57762ba0a4b89a8f5dacbbf5b">SixtyFourBitMode</a>;
<a name="l00052"></a>00052         <span class="keywordflow">else</span>
<a name="l00053"></a>00053             m5reg.submode = <a class="code" href="namespaceX86ISA.html#a88701044b173f3a3f9c0d8b09e63eb1ba2b4096cd762e2849d1c0254e79313b8e">CompatabilityMode</a>;
<a name="l00054"></a>00054     } <span class="keywordflow">else</span> {
<a name="l00055"></a>00055         m5reg.mode = LegacyMode;
<a name="l00056"></a>00056         <span class="keywordflow">if</span> (cr0.pe) {
<a name="l00057"></a>00057             <span class="keywordflow">if</span> (rflags.vm)
<a name="l00058"></a>00058                 m5reg.submode = <a class="code" href="namespaceX86ISA.html#a88701044b173f3a3f9c0d8b09e63eb1ba706a613113c9410e8f12261fcc3c843a">Virtual8086Mode</a>;
<a name="l00059"></a>00059             <span class="keywordflow">else</span>
<a name="l00060"></a>00060                 m5reg.submode = <a class="code" href="namespaceX86ISA.html#a88701044b173f3a3f9c0d8b09e63eb1ba82b7974f109f673e8bc6e1783bceae29">ProtectedMode</a>;
<a name="l00061"></a>00061         } <span class="keywordflow">else</span> {
<a name="l00062"></a>00062             m5reg.submode = <a class="code" href="namespaceX86ISA.html#a88701044b173f3a3f9c0d8b09e63eb1bab71c470637aa9786a0b0c8cef9c68552">RealMode</a>;
<a name="l00063"></a>00063         }
<a name="l00064"></a>00064     }
<a name="l00065"></a>00065     m5reg.cpl = csAttr.dpl;
<a name="l00066"></a>00066     m5reg.paging = cr0.pg;
<a name="l00067"></a>00067     m5reg.prot = cr0.pe;
<a name="l00068"></a>00068 
<a name="l00069"></a>00069     <span class="comment">// Compute the default and alternate operand size.</span>
<a name="l00070"></a>00070     <span class="keywordflow">if</span> (m5reg.submode == <a class="code" href="namespaceX86ISA.html#a88701044b173f3a3f9c0d8b09e63eb1baf4b5a2e57762ba0a4b89a8f5dacbbf5b">SixtyFourBitMode</a> || csAttr.defaultSize) {
<a name="l00071"></a>00071         m5reg.defOp = 2;
<a name="l00072"></a>00072         m5reg.altOp = 1;
<a name="l00073"></a>00073     } <span class="keywordflow">else</span> {
<a name="l00074"></a>00074         m5reg.defOp = 1;
<a name="l00075"></a>00075         m5reg.altOp = 2;
<a name="l00076"></a>00076     }
<a name="l00077"></a>00077 
<a name="l00078"></a>00078     <span class="comment">// Compute the default and alternate address size.</span>
<a name="l00079"></a>00079     <span class="keywordflow">if</span> (m5reg.submode == <a class="code" href="namespaceX86ISA.html#a88701044b173f3a3f9c0d8b09e63eb1baf4b5a2e57762ba0a4b89a8f5dacbbf5b">SixtyFourBitMode</a>) {
<a name="l00080"></a>00080         m5reg.defAddr = 3;
<a name="l00081"></a>00081         m5reg.altAddr = 2;
<a name="l00082"></a>00082     } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (csAttr.defaultSize) {
<a name="l00083"></a>00083         m5reg.defAddr = 2;
<a name="l00084"></a>00084         m5reg.altAddr = 1;
<a name="l00085"></a>00085     } <span class="keywordflow">else</span> {
<a name="l00086"></a>00086         m5reg.defAddr = 1;
<a name="l00087"></a>00087         m5reg.altAddr = 2;
<a name="l00088"></a>00088     }
<a name="l00089"></a>00089 
<a name="l00090"></a>00090     <span class="comment">// Compute the stack size</span>
<a name="l00091"></a>00091     <span class="keywordflow">if</span> (m5reg.submode == <a class="code" href="namespaceX86ISA.html#a88701044b173f3a3f9c0d8b09e63eb1baf4b5a2e57762ba0a4b89a8f5dacbbf5b">SixtyFourBitMode</a>) {
<a name="l00092"></a>00092         m5reg.stack = 3;
<a name="l00093"></a>00093     } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (ssAttr.defaultSize) {
<a name="l00094"></a>00094         m5reg.stack = 2;
<a name="l00095"></a>00095     } <span class="keywordflow">else</span> {
<a name="l00096"></a>00096         m5reg.stack = 1;
<a name="l00097"></a>00097     }
<a name="l00098"></a>00098 
<a name="l00099"></a>00099     <a class="code" href="classX86ISA_1_1ISA.html#a33fdce9a7f1c2a99683c4ef6fda1e32a">regVal</a>[<a class="code" href="namespaceX86ISA.html#a1e522017e015d4c7efd6b2360143aa67a82930abd37514e1c9a8ca58861ae5fe5">MISCREG_M5_REG</a>] = m5reg;
<a name="l00100"></a>00100     <span class="keywordflow">if</span> (tc)
<a name="l00101"></a>00101         tc-&gt;<a class="code" href="classThreadContext.html#a14aa0e2adc88b9bc615f708aad02d80f">getDecoderPtr</a>()-&gt;setM5Reg(m5reg);
<a name="l00102"></a>00102 }
</pre></div></p>

</div>
</div>
<hr/><h2>変数</h2>
<a class="anchor" id="a33fdce9a7f1c2a99683c4ef6fda1e32a"></a><!-- doxytag: member="X86ISA::ISA::regVal" ref="a33fdce9a7f1c2a99683c4ef6fda1e32a" args="[NUM_MISCREGS]" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="namespaceX86ISA.html#aa16539aa6584fd12f7d6fa868f75b4de">MiscReg</a> <a class="el" href="classX86ISA_1_1ISA.html#a33fdce9a7f1c2a99683c4ef6fda1e32a">regVal</a>[NUM_MISCREGS]<code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<hr/>このクラスの説明は次のファイルから生成されました:<ul>
<li>arch/x86/<a class="el" href="x86_2isa_8hh_source.html">isa.hh</a></li>
<li>arch/x86/<a class="el" href="x86_2isa_8cc.html">isa.cc</a></li>
</ul>
</div>
<hr size="1"/><address style="text-align: right;"><small>File&nbsp;GEM5&nbsp;Wrapperに対して25 May 2015に生成されました。&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.6.1 </small></address>
</body>
</html>
