#include "ccu.h"

CCU::CCU() = default;

void CCU::init() {
    PPL_CPUX_CTRL_REG = 0x1000;
    PPL_AUDIO_CTRL_REG = 0x35514;
    PPL_VE_CTRL_REG = 0x3006207;
    PPL_DDR0_CTRL_REG = 0x1000;
    PPL_PERIPH_CTRL_REG = 0x41811;
    PPL_GPU_CTRL_REG = 0x3006207;
    PPL_MIPI_CTRL_REG = 0x502;
    PPL_HSIC_CTRL_REG = 0x3001300;
    PPL_DE_CTRL_REG = 0x3006207;
    PPL_DDR1_CTRL_REG = 0x1800;
    CPU_AXI_CFG_REG = 0x10000;
    AHB1_APB1_CFG_REG = 0x1010;
    APB2_CFG_REG = 0x1000000;
    BUS_CLK_GATING_REG0 = 0x0;
    BUS_CLK_GATING_REG1 = 0x0;
    BUS_CLK_GATING_REG2 = 0x0;
    BUS_CLK_GATING_REG3 = 0x0;
    NAND_CLK_REG = 0x0;
    SDMMC0_CLK_REG = 0x0;
    SDMMC1_CLK_REG = 0x0;
    SDMMC2_CLK_REG = 0x0;
    CE_CLK_REG = 0x0;
    SPI0_CLK_REG = 0x0;
    DAUDIO0_CLK_REG = 0x0;
    DAUDIO1_CLK_REG = 0x0;
    USBPHY_CFG_REG = 0x0;
    DRAM_CFG_REG = 0x1;
    PPL_DDR_CFG_REG = 0x30;
    MBUS_RST_REG = 0x80000000;
    DRAM_CLK_GATING_REG = 0x0;
    BE_CLK_REG = 0x0;
    FE_CLK_REG = 0x0;
    LCD_CH0_CLK_REG = 0x0;
    LCD_CH1_CLK_REG = 0x0;
    CSI_CLK_REG = 0x0;
    VE_CLK_REG = 0x0;
    AC_DIG_CLK_REG = 0x0;
    AVS_CLK_REG = 0x0;
    MBUS_CLK_REG = 0x0;
    MIPI_DSI_CLK_REG = 0x0;
    DRC_CLK_REG = 0x0;
    GPU_CLK_REG = 0x0;
    ATS_CLK_REG = 0x80000000;
    PLL_STABLE_TIME_REG0 = 0xFF;
    PLL_STABLE_TIME_REG1 = 0xFF;
    PLL_CPUX_BIAS_CFG = 0x8100200;
    PLL_AUDIO_BIAS_REG = 0x10100000;
    PLL_VIDEO_BIAS_REG = 0x10100000;
    PLL_VE_BIAS_REG = 0x10100000;
    PLL_DDR0_BIAS_REG = 0x81104000;
    PLL_PERIPH_BIAS_REG = 0x10100010;
    PLL_GPU_BIAS_REG = 0x10100000;
    PLL_MIPI_BIAS_REG = 0xA8100400;
    PLL_HSIC_BIAS_REG = 0x10100000;
    PLL_DE_BIAS_REG = 0x10100000;
    PLL_DDR1_BIAS_REG = 0x10010000;
    PLL_CPUX_TUN_REG = 0xA101000;
    PLL_DDR0_TUN_REG = 0x14880000;
    PLL_MIPI_TUN_REG = 0x8A002000;
    PLL_CPUX_PAT_CTRL_REG = 0x0;
    PLL_AUDIO_PAT_CTRL_REG = 0x0;
    PLL_VIDEO_PAT_CTRL_REG = 0x0;
    PLL_VE_PAT_CTRL_REG = 0x0;
    PLL_DDR0_PAT_CTRL_REG = 0x0;
    PLL_GPU_PAT_CTRL_REG = 0x0;
    PLL_MIPI_PAT_CTRL_REG = 0x0;
    PLL_HSIC_PAT_CTRL_REG = 0x0;
    PLL_DE_PAT_CTRL_REG = 0x0;
    PLL_DDR1_PAT_CTRL_REG0 = 0x0;
    PLL_DDR1_PAT_CTRL_REG1 = 0x0;
    BUS_SOFT_RST_REG0 = 0x0;
    BUS_SOFT_RST_REG1 = 0x0;
    BUS_SOFT_RST_REG2 = 0x0;
    BUS_SOFT_RST_REG3 = 0x0;
    BUS_SOFT_RST_REG4 = 0x0;
}
