head	1.1;
access;
symbols
	gdb_7_6_1-2013-08-30-release:1.1
	gdb_7_6-2013-04-26-release:1.1
	gdb_7_6-branch:1.1.0.6
	gdb_7_6-2013-03-12-branchpoint:1.1
	gdb_7_5_1-2012-11-29-release:1.1
	gdb_7_5-2012-08-17-release:1.1
	gdb_7_5-branch:1.1.0.4
	gdb_7_5-2012-07-18-branchpoint:1.1
	gdb_7_4_1-2012-04-26-release:1.1
	gdb_7_4-2012-01-24-release:1.1
	gdb_7_4-branch:1.1.0.2
	gdb_7_4-2011-12-13-branchpoint:1.1;
locks; strict;
comment	@# @;


1.1
date	2011.06.04.17.44.21;	author vapier;	state Exp;
branches;
next	;


desc
@@


1.1
log
@sim: bfin: import testsuite

Now that the common sim testsuite code supports .S and .c files, we
can import the Blackfin testsuite.  There are about ~800 tests here,
so I'm only attaching a compressed patch of them.  Other than adding
files to sim/testsuite/sim/bfin/, the sim/configure.tgt file was
updated to mark Blackfin as having a testsuite, and sim/configure
regenerated.

Signed-off-by: Mike Frysinger <vapier@@gentoo.org>
@
text
@//Original:/proj/frio/dv/testcases/core/c_ldimmhalf_l_pr/c_ldimmhalf_l_pr.dsp
// Spec Reference: ldimmhalf l preg
# mach: bfin

.include "testutils.inc"
	start

	INIT_R_REGS -1;
	INIT_P_REGS -1;

	imm32 sp, 0xffffffff;
	imm32 fp, 0xffffffff;

// test Preg
	P1.L = 0x0003;
	P2.L = 0x0005;
	P3.L = 0x0007;
	P4.L = 0x0009;
	P5.L = 0x000b;
	FP.L = 0x000d;
	SP.L = 0x000f;
	CHECKREG p1, 0xffff0003;
	CHECKREG p2, 0xffff0005;
	CHECKREG p3, 0xffff0007;
	CHECKREG p4, 0xffff0009;
	CHECKREG p5, 0xffff000b;
	CHECKREG fp, 0xffff000d;
	CHECKREG sp, 0xffff000f;

	P1.L = 0x0030;
	P2.L = 0x0050;
	P3.L = 0x0070;
	P4.L = 0x0090;
	P5.L = 0x00b0;
	FP.L = 0x00d0;
	SP.L = 0x00f0;
//CHECKREG p0, 0x00000010;
	CHECKREG p1, 0xffff0030;
	CHECKREG p2, 0xffff0050;
	CHECKREG p3, 0xffff0070;
	CHECKREG p4, 0xffff0090;
	CHECKREG p5, 0xffff00b0;
	CHECKREG fp, 0xffff00d0;
	CHECKREG sp, 0xffff00f0;

	P1.L = 0x0300;
	P2.L = 0x0500;
	P3.L = 0x0700;
	P4.L = 0x0900;
	P5.L = 0x0b00;
	FP.L = 0x0d00;
	SP.L = 0x0f00;
	CHECKREG p1, 0xffff0300;
	CHECKREG p2, 0xffff0500;
	CHECKREG p3, 0xffff0700;
	CHECKREG p4, 0xffff0900;
	CHECKREG p5, 0xffff0b00;
	CHECKREG fp, 0xffff0d00;
	CHECKREG sp, 0xffff0f00;

	P1.L = 0x3000;
	P2.L = 0x5000;
	P3.L = 0x7000;
	P4.L = 0x9000;
	P5.L = 0xb000;
	FP.L = 0xd000;
	SP.L = 0xf000;
	CHECKREG p1, 0xffff3000;
	CHECKREG p2, 0xffff5000;
	CHECKREG p3, 0xffff7000;
	CHECKREG p4, 0xffff9000;
	CHECKREG p5, 0xffffb000;
	CHECKREG fp, 0xffffd000;
	CHECKREG sp, 0xfffff000;

	pass
@
