{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 4, "design__inferred_latch__count": 0, "design__instance__count": 3105, "design__instance__area": 26855.8, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 36, "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0, "power__internal__total": 0.003632674925029278, "power__switching__total": 0.003403891110792756, "power__leakage__total": 2.7557838677694235e-08, "power__total": 0.007036593277007341, "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.4425978875341824, "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.4390255228068126, "timing__hold__ws__corner:nom_tt_025C_1v80": 0.312697876443054, "timing__setup__ws__corner:nom_tt_025C_1v80": 12.31583936360238, "timing__hold__tns__corner:nom_tt_025C_1v80": 0, "timing__setup__tns__corner:nom_tt_025C_1v80": 0, "timing__hold__wns__corner:nom_tt_025C_1v80": 0, "timing__setup__wns__corner:nom_tt_025C_1v80": 0, "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.312698, "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 14.838814, "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 18, "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 36, "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.5872368313390212, "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.5800021738167437, "timing__hold__ws__corner:nom_ss_100C_1v60": 0.8866110319090319, "timing__setup__ws__corner:nom_ss_100C_1v60": 8.459030160208517, "timing__hold__tns__corner:nom_ss_100C_1v60": 0, "timing__setup__tns__corner:nom_ss_100C_1v60": 0, "timing__hold__wns__corner:nom_ss_100C_1v60": 0, "timing__setup__wns__corner:nom_ss_100C_1v60": 0, "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 0.886611, "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": 9.354198, "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 36, "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.38064638629611713, "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.37844814464518883, "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.10581696929311765, "timing__setup__ws__corner:nom_ff_n40C_1v95": 13.794327848202311, "timing__hold__tns__corner:nom_ff_n40C_1v95": 0, "timing__setup__tns__corner:nom_ff_n40C_1v95": 0, "timing__hold__wns__corner:nom_ff_n40C_1v95": 0, "timing__setup__wns__corner:nom_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.105817, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": 16.736145, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count": 27, "design__max_fanout_violation__count": 36, "design__max_cap_violation__count": 0, "clock__skew__worst_hold": -0.37683940368143304, "clock__skew__worst_setup": 0.3754299200006572, "timing__hold__ws": 0.10296830346481742, "timing__setup__ws": 8.364265961038498, "timing__hold__tns": 0, "timing__setup__tns": 0, "timing__hold__wns": 0, "timing__setup__wns": 0, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.102968, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 0, "timing__setup_r2r__ws": 9.141063, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 284.07 294.79", "design__core__bbox": "5.52 10.88 278.3 282.88", "design__io": 106, "design__die__area": 83741, "design__core__area": 74196.2, "design__instance__count__stdcell": 4176, "design__instance__area__stdcell": 28195.8, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__count__padcells": 0, "design__instance__area__padcells": 0, "design__instance__count__cover": 0, "design__instance__area__cover": 0, "design__instance__utilization": 0.380017, "design__instance__utilization__stdcell": 0.380017, "design__rows": 100, "design__rows:unithd": 100, "design__sites": 59300, "design__sites:unithd": 59300, "design__instance__count__class:buffer": 639, "design__instance__area__class:buffer": 3848.69, "design__instance__count__class:inverter": 27, "design__instance__area__class:inverter": 103.85, "design__instance__count__class:sequential_cell": 280, "design__instance__area__class:sequential_cell": 5605.38, "design__instance__count__class:multi_input_combinational_cell": 1353, "design__instance__area__class:multi_input_combinational_cell": 11989, "flow__warnings__count": 1, "flow__errors__count": 0, "design__power_grid_violation__count__net:VGND": 0, "design__power_grid_violation__count__net:VPWR": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 104, "design__io__hpwl": 11228846, "design__instance__count__class:timing_repair_buffer": 732, "design__instance__area__class:timing_repair_buffer": 4280.36, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 81948.8, "design__violations": 0, "design__instance__count__class:clock_buffer": 49, "design__instance__area__class:clock_buffer": 705.677, "design__instance__count__class:clock_inverter": 23, "design__instance__area__class:clock_inverter": 317.805, "design__instance__count__setup_buffer": 0, "design__instance__count__hold_buffer": 112, "antenna__violating__nets": 12, "antenna__violating__pins": 14, "route__antenna_violation__count": 12, "antenna_diodes_count": 2, "design__instance__count__class:antenna_cell": 2, "design__instance__area__class:antenna_cell": 5.0048, "route__net": 3132, "route__net__special": 2, "route__drc_errors__iter:0": 2082, "route__wirelength__iter:0": 93254, "route__drc_errors__iter:1": 1489, "route__wirelength__iter:1": 92108, "route__drc_errors__iter:2": 1360, "route__wirelength__iter:2": 91735, "route__drc_errors__iter:3": 552, "route__wirelength__iter:3": 91792, "route__drc_errors__iter:4": 286, "route__wirelength__iter:4": 91765, "route__drc_errors__iter:5": 174, "route__wirelength__iter:5": 91747, "route__drc_errors__iter:6": 104, "route__wirelength__iter:6": 91700, "route__drc_errors__iter:7": 103, "route__wirelength__iter:7": 91701, "route__drc_errors__iter:8": 17, "route__wirelength__iter:8": 91721, "route__drc_errors__iter:9": 15, "route__wirelength__iter:9": 91716, "route__drc_errors__iter:10": 0, "route__wirelength__iter:10": 91708, "route__drc_errors": 0, "route__wirelength": 91708, "route__vias": 22273, "route__vias__singlecut": 22273, "route__vias__multicut": 0, "design__disconnected_pin__count": 0, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 330.47, "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 32, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 32, "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 32, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 36, "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:min_tt_025C_1v80": -0.4371193808419243, "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0.4342794302646139, "timing__hold__ws__corner:min_tt_025C_1v80": 0.30882675069130816, "timing__setup__ws__corner:min_tt_025C_1v80": 12.367802243516547, "timing__hold__tns__corner:min_tt_025C_1v80": 0, "timing__setup__tns__corner:min_tt_025C_1v80": 0, "timing__hold__wns__corner:min_tt_025C_1v80": 0, "timing__setup__wns__corner:min_tt_025C_1v80": 0, "timing__hold_vio__count__corner:min_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:min_tt_025C_1v80": 0.308827, "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:min_tt_025C_1v80": 14.945662, "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:min_tt_025C_1v80": 32, "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:min_ss_100C_1v60": 9, "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 36, "design__max_cap_violation__count__corner:min_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:min_ss_100C_1v60": -0.5789124898872557, "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0.5736816739587968, "timing__hold__ws__corner:min_ss_100C_1v60": 0.8800500577371501, "timing__setup__ws__corner:min_ss_100C_1v60": 8.5584981524223, "timing__hold__tns__corner:min_ss_100C_1v60": 0, "timing__setup__tns__corner:min_ss_100C_1v60": 0, "timing__hold__wns__corner:min_ss_100C_1v60": 0, "timing__setup__wns__corner:min_ss_100C_1v60": 0, "timing__hold_vio__count__corner:min_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:min_ss_100C_1v60": 0.88005, "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:min_ss_100C_1v60": 9.544515, "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:min_ss_100C_1v60": 32, "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 36, "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:min_ff_n40C_1v95": -0.37683940368143304, "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0.3754299200006572, "timing__hold__ws__corner:min_ff_n40C_1v95": 0.10296830346481742, "timing__setup__ws__corner:min_ff_n40C_1v95": 13.824874081276544, "timing__hold__tns__corner:min_ff_n40C_1v95": 0, "timing__setup__tns__corner:min_ff_n40C_1v95": 0, "timing__hold__wns__corner:min_ff_n40C_1v95": 0, "timing__setup__wns__corner:min_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": 0.102968, "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": 16.805189, "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 32, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:max_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 36, "design__max_cap_violation__count__corner:max_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:max_tt_025C_1v80": -0.44684965326068626, "clock__skew__worst_setup__corner:max_tt_025C_1v80": 0.4451430183789655, "timing__hold__ws__corner:max_tt_025C_1v80": 0.31757797290811496, "timing__setup__ws__corner:max_tt_025C_1v80": 12.268282736952964, "timing__hold__tns__corner:max_tt_025C_1v80": 0, "timing__setup__tns__corner:max_tt_025C_1v80": 0, "timing__hold__wns__corner:max_tt_025C_1v80": 0, "timing__setup__wns__corner:max_tt_025C_1v80": 0, "timing__hold_vio__count__corner:max_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:max_tt_025C_1v80": 0.317578, "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:max_tt_025C_1v80": 14.72401, "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:max_tt_025C_1v80": 32, "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:max_ss_100C_1v60": 27, "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 36, "design__max_cap_violation__count__corner:max_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:max_ss_100C_1v60": -0.5946440175242048, "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0.5887819287660904, "timing__hold__ws__corner:max_ss_100C_1v60": 0.8933544157290185, "timing__setup__ws__corner:max_ss_100C_1v60": 8.364265961038498, "timing__hold__tns__corner:max_ss_100C_1v60": 0, "timing__setup__tns__corner:max_ss_100C_1v60": 0, "timing__hold__wns__corner:max_ss_100C_1v60": 0, "timing__setup__wns__corner:max_ss_100C_1v60": 0, "timing__hold_vio__count__corner:max_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:max_ss_100C_1v60": 0.893354, "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:max_ss_100C_1v60": 9.141063, "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:max_ss_100C_1v60": 32, "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 36, "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:max_ff_n40C_1v95": -0.3836503445743788, "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0.383770082130971, "timing__hold__ws__corner:max_ff_n40C_1v95": 0.10919510049683592, "timing__setup__ws__corner:max_ff_n40C_1v95": 13.767567919838342, "timing__hold__tns__corner:max_ff_n40C_1v95": 0, "timing__setup__tns__corner:max_ff_n40C_1v95": 0, "timing__hold__wns__corner:max_ff_n40C_1v95": 0, "timing__setup__wns__corner:max_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": 0.109195, "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": 16.66116, "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 32, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count": 32, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.79929, "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 1.7998, "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 0.000710471, "design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80": 0.000705999, "design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80": 0.000197933, "design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80": 0.000705999, "design_powergrid__voltage__worst": 0.000705999, "design_powergrid__voltage__worst__net:VPWR": 1.79929, "design_powergrid__drop__worst": 0.000710471, "design_powergrid__drop__worst__net:VPWR": 0.000710471, "design_powergrid__voltage__worst__net:VGND": 0.000705999, "design_powergrid__drop__worst__net:VGND": 0.000705999, "ir__voltage__worst": 1.8, "ir__drop__avg": 0.000204, "ir__drop__worst": 0.00071, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "klayout__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}