-- ------------------------------------------------------
-- Title: BOARD FILE for [see filename]
-- Author: Matthew Schinkel, Copyright (c) 2011..2014, all rights reserved.
-- Adapted-by: Joep Suijs
-- Compiler: 2.4q3
--
-- This file is part of jallib (https://github.com/jallib/jallib)
-- Released under the ZLIB license (http://www.opensource.org/licenses/zlib-license.html)
--
-- Description: This file defines the configuration of a specific test-board.
-- --
-- BOARD DESCRIPTION
-- -----------------
-- --
-- This file is the setup for a simple 18F67j50 board with 20MHz external resonator
--
-- Sources:
--
-- Notes:
--
-- ------------------------------------------------------

-- This board is used as a reference while generating samples
;@jallib preferred

;@jallib section chipdef
-- chip setup
include 18f67j50                   -- target PICmicro
--
-- Compiler directives
pragma target CLOCK    48_000_000  -- CPU frequency
--
-- Configuration memory settings (fuses)
pragma target OSC      INTOSC_NOCLKOUT_PLL      -- internal oscillator (8 MHz)
                                                -- and using PLL
pragma target WDT      CONTROL     -- watchdog software controlled
pragma target PLLDIV   P2          -- reduce OSC -> 4 MHz for PLL input
pragma target CPUDIV   P1          -- CPU freq. from PLL(96/2): 48 MHz
pragma target FCMEN    DISABLED    -- no fail-safeclock monitoring
pragma target IESO     DISABLED    -- no in/ext oscillator switchover
pragma target XINST    DISABLED    -- not supported by JalV2
pragma target DEBUG    DISABLED    -- no debugging

WDTCON_SWDTEN = OFF                 -- disable watchdog

-- Note: Not specified:
--       Code protection, Boot Block Code protection, Data EEPROM protection,
--       Write protection, Configuration Memory write protection,
--       Table Read protection, Boot Block Table Read protection,
--       and maybe some other configuration bits.
--
OSCCON_SCS = 0b00                  -- select primary clock source
OSCTUNE_PLLEN = enabled            -- activate PLL module
--
WDTCON_SWDTEN = OFF                -- disable WDT
--
_usec_delay (1_000)                -- allow PLL to stabilize

;@jallib section led
-- LED IO definition
alias led             is pin_c5
alias led_direction   is pin_c5_direction

;@jallib section button
-- button IO definition
alias button             is pin_c0
alias button_direction   is pin_c0_direction

;@jallib section serial
const serial_hw_baudrate = 115_200

;@jallib section serial_software
alias serial_sw_tx_pin           is pin_C6
alias serial_sw_tx_pin_direction is pin_C6_direction
alias serial_sw_rx_pin           is pin_C7
const serial_sw_baudrate = 9600
const serial_sw_invert = true

;@jallib section i2c
alias i2c_scl            is pin_scl
alias i2c_scl_direction  is pin_scl_direction
alias i2c_sda            is pin_sda
alias i2c_sda_direction  is pin_sda_direction
