project_name=experimental_project
project_directory=C:/Users/Admin-PC/Desktop/experimental_prj/experimental_project
backup_directory=C:/Users/Admin-PC/Desktop/experimental_prj/experimental_project/Backup
project_full_path=C:/Users/Admin-PC/Desktop/experimental_prj/experimental_project/experimental_project.xcprj
creation_date=28.01.2025
creation_time=10:47:19
last_change_date=28.01.2025
last_change_time=18:44:21
subdir_file={hdl, C:/Users/Admin-PC/Desktop/experimental_prj/experimental_project/src/apb.sv, work, active}
subdir_file={hdl, C:/Users/Admin-PC/Desktop/experimental_prj/experimental_project/src/cell_ramblock_4x_swrite_sread.v, work, active}
subdir_file={hdl, C:/Users/Admin-PC/Desktop/experimental_prj/experimental_project/src/codegen.v, work, active}
subdir_file={hdl, C:/Users/Admin-PC/Desktop/experimental_prj/experimental_project/src/mem_buffer_verilog.v, work, active}
subdir_file={hdl, C:/Users/Admin-PC/Desktop/experimental_prj/experimental_project/src/top.v, work, active}
subdir_top={hdl, C:/Users/Admin-PC/Desktop/experimental_prj/experimental_project/src/top.v, top}
subdir_file={sim, C:/Users/Admin-PC/Desktop/experimental_prj/experimental_project/tb/tb.v}
subdir_top={sim, C:/Users/Admin-PC/Desktop/experimental_prj/experimental_project/tb/tb.v, tb}
subdir_file={Place, C:/Users/Admin-PC/Desktop/experimental_prj/experimental_project/top.inout.tcl}
subdir_file={Place, C:/Users/Admin-PC/Desktop/experimental_prj/experimental_project/top.place.tcl}
subdir_file={Progs, C:/Users/Admin-PC/Desktop/experimental_prj/experimental_project/top.prog1}
synthesis_tool=Y++
flow=LIB
tab_file=C:/Users/Admin-PC/Desktop/experimental_prj/experimental_project/src/top.v
tab_file=C:/Users/Admin-PC/Desktop/experimental_prj/experimental_project/src/codegen.v
tab_file=C:/Users/Admin-PC/Desktop/experimental_prj/experimental_project/src/mem_buffer_verilog.v
tab_file=C:/Users/Admin-PC/Desktop/experimental_prj/experimental_project/src/cell_ramblock_4x_swrite_sread.v
tab_file=C:/Users/Admin-PC/Desktop/experimental_prj/experimental_project/src/apb.sv
tab_file=C:/Users/Admin-PC/Desktop/experimental_prj/experimental_project/tb/tb.v
top_changed=0
chip=5510TC028
synthesis_tool=Y++
flow=LIB
pvt=PtcV1.80T25
additional_run_options=-cl_khp_off
user_synthesis_script_used=0
$config.general_option(-inout).state = 1
$config.general_option(-inout).value = C:/Users/Admin-PC/Desktop/experimental_prj/experimental_project/top.inout.tcl
$config.general_option(-sa_lm).value = 1
$tool(xplace).option(-i).value = C:/Users/Admin-PC/Desktop/experimental_prj/experimental_project/top.xmap.tcl
$tool(xplace).option(-l).value = C:/Users/Admin-PC/Desktop/experimental_prj/experimental_project/top.xmap.lib.tcl
$tool(xplace).option(-p).value = C:/Users/Admin-PC/Desktop/experimental_prj/experimental_project/top.place.tcl
$tool(xplace).option(-c).value = 5510TC028
$tool(gtkwave).option(file).value = C:/Users/Admin-PC/Desktop/experimental_prj/experimental_project/black.vcd
