"""
AXIUART Driver - FPGAå®Ÿæ©Ÿãƒ†ã‚¹ãƒˆç”¨CLIãƒ„ãƒ¼ãƒ«

COM3æ¥ç¶šã®FPGAå®Ÿæ©Ÿã¨ã®é€šä¿¡ãƒ†ã‚¹ãƒˆç”¨ã‚³ãƒãƒ³ãƒ‰ãƒ©ã‚¤ãƒ³ãƒ„ãƒ¼ãƒ«
"""

import sys
import os
import time

# Add current directory to path for module imports
sys.path.insert(0, os.path.dirname(os.path.abspath(__file__)))

from core import COMManager, UARTProtocol, RegisterMap


def test_fpga_connection():
    """FPGAå®Ÿæ©Ÿæ¥ç¶šãƒ†ã‚¹ãƒˆ"""
    print("ğŸ”Œ FPGAå®Ÿæ©Ÿæ¥ç¶šãƒ†ã‚¹ãƒˆé–‹å§‹")
    print("=" * 50)
    
    try:
        # COM manageråˆæœŸåŒ–
        com_manager = COMManager()
        
        # åˆ©ç”¨å¯èƒ½ãƒãƒ¼ãƒˆç¢ºèª
        ports = com_manager.scan_ports()
        print(f"åˆ©ç”¨å¯èƒ½ãªCOMãƒãƒ¼ãƒˆ: {ports}")
        
        if "COM3" not in ports:
            print("âŒ COM3ãŒè¦‹ã¤ã‹ã‚Šã¾ã›ã‚“ã€‚FPGAãŒæ¥ç¶šã•ã‚Œã¦ã„ã‚‹ã“ã¨ã‚’ç¢ºèªã—ã¦ãã ã•ã„ã€‚")
            return False
        
        # COM3ã«æ¥ç¶š
        print("\nğŸ“¡ COM3ã¸ã®æ¥ç¶šã‚’è©¦è¡Œä¸­...")
        success = com_manager.connect("COM3", 115200, flow_control=True)
        
        if not success:
            print("âŒ COM3ã¸ã®æ¥ç¶šã«å¤±æ•—ã—ã¾ã—ãŸã€‚")
            return False
        
        print("âœ… COM3ã¸ã®æ¥ç¶šã«æˆåŠŸã—ã¾ã—ãŸï¼")
        
        # ãƒ—ãƒ­ãƒˆã‚³ãƒ«åˆæœŸåŒ–
        uart_protocol = UARTProtocol(com_manager)
        
        return com_manager, uart_protocol
        
    except Exception as e:
        print(f"âŒ æ¥ç¶šã‚¨ãƒ©ãƒ¼: {e}")
        return False


def test_register_access(uart_protocol):
    """ãƒ¬ã‚¸ã‚¹ã‚¿ã‚¢ã‚¯ã‚»ã‚¹ãƒ†ã‚¹ãƒˆ"""
    print("\nğŸ“‹ ãƒ¬ã‚¸ã‚¹ã‚¿ã‚¢ã‚¯ã‚»ã‚¹ãƒ†ã‚¹ãƒˆ")
    print("-" * 30)
    
    test_results = []
    
    # ãƒ†ã‚¹ãƒˆå¯¾è±¡ãƒ¬ã‚¸ã‚¹ã‚¿
    test_registers = [
        ("VERSION", RegisterMap.VERSION, "ãƒãƒ¼ã‚¸ãƒ§ãƒ³æƒ…å ±"),
        ("STATUS", RegisterMap.STATUS, "ã‚¹ãƒ†ãƒ¼ã‚¿ã‚¹"),
        ("CONTROL", RegisterMap.CONTROL, "åˆ¶å¾¡ãƒ¬ã‚¸ã‚¹ã‚¿"),
        ("CONFIG", RegisterMap.CONFIG, "è¨­å®šãƒ¬ã‚¸ã‚¹ã‚¿")
    ]
    
    for name, address, description in test_registers:
        try:
            print(f"\nğŸ” {name} ãƒ¬ã‚¸ã‚¹ã‚¿ (0x{address:04X}) - {description}")
            
            # ãƒ¬ã‚¸ã‚¹ã‚¿èª­ã¿å–ã‚Š
            start_time = time.time()
            value = uart_protocol.register_read(address)
            end_time = time.time()
            
            response_time = (end_time - start_time) * 1000  # ms
            
            print(f"   å€¤: 0x{value:08X}")
            print(f"   å¿œç­”æ™‚é–“: {response_time:.1f}ms")
            
            test_results.append((name, address, value, response_time, True))
            
        except Exception as e:
            print(f"   âŒ ã‚¨ãƒ©ãƒ¼: {e}")
            test_results.append((name, address, None, 0, False))
    
    return test_results


def test_bridge_control(uart_protocol):
    """ãƒ–ãƒªãƒƒã‚¸åˆ¶å¾¡ãƒ†ã‚¹ãƒˆ"""
    print("\nğŸŒ‰ ãƒ–ãƒªãƒƒã‚¸åˆ¶å¾¡ãƒ†ã‚¹ãƒˆ")
    print("-" * 30)
    
    try:
        # åˆæœŸã‚¹ãƒ†ãƒ¼ã‚¿ã‚¹ç¢ºèª
        print("1. åˆæœŸã‚¹ãƒ†ãƒ¼ã‚¿ã‚¹ç¢ºèª...")
        initial_status = uart_protocol.register_read(RegisterMap.STATUS)
        print(f"   åˆæœŸSTATUS: 0x{initial_status:08X}")
        
        # ãƒ–ãƒªãƒƒã‚¸æœ‰åŠ¹åŒ–
        print("\n2. ãƒ–ãƒªãƒƒã‚¸æœ‰åŠ¹åŒ–...")
        uart_protocol.register_write(RegisterMap.CONTROL, RegisterMap.CONTROL_BRIDGE_ENABLE)
        print("   CONTROLæ›¸ãè¾¼ã¿å®Œäº†")
        
        # ã‚¹ãƒ†ãƒ¼ã‚¿ã‚¹å†ç¢ºèª
        time.sleep(0.1)  # å°‘ã—å¾…æ©Ÿ
        print("\n3. ã‚¹ãƒ†ãƒ¼ã‚¿ã‚¹å†ç¢ºèª...")
        new_status = uart_protocol.register_read(RegisterMap.STATUS)
        print(f"   æ–°STATUS: 0x{new_status:08X}")
        
        # å¤‰åŒ–ç¢ºèª
        if new_status != initial_status:
            print("   âœ… ã‚¹ãƒ†ãƒ¼ã‚¿ã‚¹å¤‰åŒ–ã‚’ç¢ºèªï¼")
            print(f"   å¤‰åŒ–: 0x{initial_status:08X} â†’ 0x{new_status:08X}")
        else:
            print("   âš ï¸  ã‚¹ãƒ†ãƒ¼ã‚¿ã‚¹å¤‰åŒ–ãªã—")
        
        return True
        
    except Exception as e:
        print(f"   âŒ ãƒ–ãƒªãƒƒã‚¸åˆ¶å¾¡ã‚¨ãƒ©ãƒ¼: {e}")
        return False


def test_memory_access(uart_protocol):
    """ä»»æ„ãƒ¡ãƒ¢ãƒªã‚¢ã‚¯ã‚»ã‚¹ãƒ†ã‚¹ãƒˆ"""
    print("\nğŸ’¾ ä»»æ„ãƒ¡ãƒ¢ãƒªã‚¢ã‚¯ã‚»ã‚¹ãƒ†ã‚¹ãƒˆ")
    print("-" * 30)
    
    # ãƒ†ã‚¹ãƒˆãƒ‘ã‚¿ãƒ¼ãƒ³
    test_addresses = [0x1000, 0x1004, 0x1008, 0x100C, 0x2000]
    
    for addr in test_addresses:
        try:
            print(f"\nğŸ“ ã‚¢ãƒ‰ãƒ¬ã‚¹ 0x{addr:04X} ã®èª­ã¿å–ã‚Š...")
            value = uart_protocol.register_read(addr)
            print(f"   å€¤: 0x{value:08X}")
            
        except Exception as e:
            print(f"   âŒ ã‚¨ãƒ©ãƒ¼: {e}")
    
    # æ›¸ãè¾¼ã¿ãƒ†ã‚¹ãƒˆ (0x2000ç•ªå°)
    test_addr = 0x2000
    test_data = 0x12345678
    
    try:
        print(f"\nâœï¸  æ›¸ãè¾¼ã¿ãƒ†ã‚¹ãƒˆ (0x{test_addr:04X})")
        print(f"   æ›¸ãè¾¼ã¿ãƒ‡ãƒ¼ã‚¿: 0x{test_data:08X}")
        
        # æ›¸ãè¾¼ã¿
        uart_protocol.register_write(test_addr, test_data)
        print("   æ›¸ãè¾¼ã¿å®Œäº†")
        
        # èª­ã¿è¿”ã—
        read_value = uart_protocol.register_read(test_addr)
        print(f"   èª­ã¿è¿”ã—å€¤: 0x{read_value:08X}")
        
        if read_value == test_data:
            print("   âœ… æ›¸ãè¾¼ã¿æ¤œè¨¼æˆåŠŸï¼")
        else:
            print("   âŒ æ›¸ãè¾¼ã¿æ¤œè¨¼å¤±æ•—")
            
    except Exception as e:
        print(f"   âŒ æ›¸ãè¾¼ã¿ãƒ†ã‚¹ãƒˆã‚¨ãƒ©ãƒ¼: {e}")


def main():
    """ãƒ¡ã‚¤ãƒ³ãƒ†ã‚¹ãƒˆå®Ÿè¡Œ"""
    print("ğŸš€ AXIUART Driver - FPGAå®Ÿæ©Ÿãƒ†ã‚¹ãƒˆ")
    print("=" * 60)
    print("å¯¾è±¡: COM3æ¥ç¶šã®FPGA")
    print(f"å®Ÿè¡Œæ™‚åˆ»: {time.strftime('%Y-%m-%d %H:%M:%S')}")
    print()
    
    # æ¥ç¶šãƒ†ã‚¹ãƒˆ
    connection_result = test_fpga_connection()
    if not connection_result:
        print("\nâŒ æ¥ç¶šãƒ†ã‚¹ãƒˆã«å¤±æ•—ã—ã¾ã—ãŸã€‚ãƒ†ã‚¹ãƒˆã‚’ä¸­æ­¢ã—ã¾ã™ã€‚")
        return False
    
    com_manager, uart_protocol = connection_result
    
    try:
        # ãƒ¬ã‚¸ã‚¹ã‚¿ã‚¢ã‚¯ã‚»ã‚¹ãƒ†ã‚¹ãƒˆ
        register_results = test_register_access(uart_protocol)
        
        # ãƒ–ãƒªãƒƒã‚¸åˆ¶å¾¡ãƒ†ã‚¹ãƒˆ
        bridge_result = test_bridge_control(uart_protocol)
        
        # ãƒ¡ãƒ¢ãƒªã‚¢ã‚¯ã‚»ã‚¹ãƒ†ã‚¹ãƒˆ
        test_memory_access(uart_protocol)
        
        # çµ±è¨ˆæƒ…å ±è¡¨ç¤º
        print("\nğŸ“Š é€šä¿¡çµ±è¨ˆæƒ…å ±")
        print("-" * 30)
        stats = uart_protocol.get_statistics()
        for key, value in stats.items():
            print(f"   {key}: {value}")
        
        # çµæœã‚µãƒãƒªãƒ¼
        print("\nğŸ“‹ ãƒ†ã‚¹ãƒˆçµæœã‚µãƒãƒªãƒ¼")
        print("-" * 30)
        successful_reads = len([r for r in register_results if r[4]])
        total_reads = len(register_results)
        
        print(f"   ãƒ¬ã‚¸ã‚¹ã‚¿èª­ã¿å–ã‚Š: {successful_reads}/{total_reads} æˆåŠŸ")
        print(f"   ãƒ–ãƒªãƒƒã‚¸åˆ¶å¾¡: {'âœ… æˆåŠŸ' if bridge_result else 'âŒ å¤±æ•—'}")
        
        if successful_reads == total_reads and bridge_result:
            print("\nğŸ‰ å…¨ãƒ†ã‚¹ãƒˆãŒæˆåŠŸã—ã¾ã—ãŸï¼FPGAé€šä¿¡ãŒæ­£å¸¸ã«å‹•ä½œã—ã¦ã„ã¾ã™ã€‚")
        else:
            print("\nâš ï¸  ä¸€éƒ¨ã®ãƒ†ã‚¹ãƒˆã§å•é¡ŒãŒç™ºç”Ÿã—ã¾ã—ãŸã€‚è©³ç´°ã‚’ç¢ºèªã—ã¦ãã ã•ã„ã€‚")
        
    except Exception as e:
        print(f"\nâŒ ãƒ†ã‚¹ãƒˆå®Ÿè¡Œä¸­ã«ã‚¨ãƒ©ãƒ¼ãŒç™ºç”Ÿã—ã¾ã—ãŸ: {e}")
    
    finally:
        # æ¥ç¶šã‚¯ãƒ­ãƒ¼ã‚º
        try:
            com_manager.disconnect()
            print("\nğŸ”Œ COM3æ¥ç¶šã‚’ã‚¯ãƒ­ãƒ¼ã‚ºã—ã¾ã—ãŸã€‚")
        except:
            pass
    
    print("\nâœ¨ ãƒ†ã‚¹ãƒˆå®Œäº†")
    return True


if __name__ == "__main__":
    try:
        main()
    except KeyboardInterrupt:
        print("\n\nâ¹ï¸  ãƒ¦ãƒ¼ã‚¶ãƒ¼ã«ã‚ˆã‚Šãƒ†ã‚¹ãƒˆãŒä¸­æ–­ã•ã‚Œã¾ã—ãŸã€‚")
    except Exception as e:
        print(f"\nâŒ äºˆæœŸã—ãªã„ã‚¨ãƒ©ãƒ¼ãŒç™ºç”Ÿã—ã¾ã—ãŸ: {e}")
        import traceback
        traceback.print_exc()