// Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

// This empty module with port declaration file causes synthesis tools to infer a black box for IP.
// Please paste the declaration into a Verilog source file or add the file as an additional source.
(* X_CORE_INFO = "pmod_concat,Vivado 2016.2" *)
module PmodWIFI_pmod_bridge_0_0(in_bottom_bus_I, in_bottom_bus_O, in_bottom_bus_T, in0_I, in1_I, in2_I, in3_I, in0_O, in1_O, in2_O, in3_O, in0_T, in1_T, in2_T, in3_T, out0_I, out1_I, out2_I, out3_I, out4_I, out5_I, out6_I, out7_I, out0_O, out1_O, out2_O, out3_O, out4_O, out5_O, out6_O, out7_O, out0_T, out1_T, out2_T, out3_T, out4_T, out5_T, out6_T, out7_T);
  output [3:0]in_bottom_bus_I;
  input [3:0]in_bottom_bus_O;
  input [3:0]in_bottom_bus_T;
  output in0_I;
  output in1_I;
  output in2_I;
  output in3_I;
  input in0_O;
  input in1_O;
  input in2_O;
  input in3_O;
  input in0_T;
  input in1_T;
  input in2_T;
  input in3_T;
  input out0_I;
  input out1_I;
  input out2_I;
  input out3_I;
  input out4_I;
  input out5_I;
  input out6_I;
  input out7_I;
  output out0_O;
  output out1_O;
  output out2_O;
  output out3_O;
  output out4_O;
  output out5_O;
  output out6_O;
  output out7_O;
  output out0_T;
  output out1_T;
  output out2_T;
  output out3_T;
  output out4_T;
  output out5_T;
  output out6_T;
  output out7_T;
endmodule
