#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sat Apr 30 15:09:02 2022
# Process ID: 22812
# Current directory: F:/Testing/Pipelined-1 - Copy
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14916 F:\Testing\Pipelined-1 - Copy\mips.xpr
# Log file: F:/Testing/Pipelined-1 - Copy/vivado.log
# Journal file: F:/Testing/Pipelined-1 - Copy\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {F:/Testing/Pipelined-1 - Copy/mips.xpr}
INFO: [Project 1-313] Project file moved from 'F:/COA assignment/Pipelined-1 - Copy' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:08 . Memory (MB): peak = 1003.984 ; gain = 0.000
open_bd_design {F:/Testing/Pipelined-1 - Copy/mips.srcs/sources_1/bd/mips/mips.bd}
Reading block design file <F:/Testing/Pipelined-1 - Copy/mips.srcs/sources_1/bd/mips/mips.bd>...
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_0
Adding component instance block -- xilinx.com:module_ref:programCounter:1.0 - programCounter_0
Adding component instance block -- xilinx.com:module_ref:mux:1.0 - mux_2
Adding component instance block -- xilinx.com:module_ref:mux:1.0 - mux_3
Adding component instance block -- xilinx.com:module_ref:signExtern:1.0 - signExtern_0
Adding component instance block -- xilinx.com:module_ref:adder:1.0 - adder_1
Adding component instance block -- xilinx.com:module_ref:dataMemory:1.0 - dataMemory_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_3
Adding component instance block -- xilinx.com:module_ref:mux:1.0 - mux_4
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_4
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_5
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- xilinx.com:module_ref:adder:1.0 - adder_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - constantFour
Adding component instance block -- xilinx.com:module_ref:RegFile:1.0 - RegFile_0
Adding component instance block -- xilinx.com:module_ref:alu:1.0 - alu_0
Adding component instance block -- xilinx.com:module_ref:signExtern:1.0 - signExtern_1
Adding component instance block -- xilinx.com:module_ref:mux:1.0 - mux_1
Adding component instance block -- xilinx.com:module_ref:mux:1.0 - mux_0
Adding component instance block -- xilinx.com:module_ref:instructionMemory:1.0 - instructionMemory_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_1
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_2
Adding component instance block -- xilinx.com:module_ref:shiftLeft:1.0 - shiftLeft_0
Adding component instance block -- xilinx.com:module_ref:AND_gate:1.0 - AND_gate_0
Adding component instance block -- xilinx.com:module_ref:dff:1.0 - dff_24
Adding component instance block -- xilinx.com:module_ref:dff:1.0 - dff_25
Adding component instance block -- xilinx.com:module_ref:dff:1.0 - dff_13
Adding component instance block -- xilinx.com:module_ref:dff:1.0 - dff_11
Adding component instance block -- xilinx.com:module_ref:dff:1.0 - dff_9
Adding component instance block -- xilinx.com:module_ref:dff:1.0 - dff_2
Adding component instance block -- xilinx.com:module_ref:dff:1.0 - dff_0
Adding component instance block -- xilinx.com:module_ref:dff:1.0 - dff_21
Adding component instance block -- xilinx.com:module_ref:dff:1.0 - dff_19
Adding component instance block -- xilinx.com:module_ref:dff:1.0 - dff_30
Adding component instance block -- xilinx.com:module_ref:dff:1.0 - dff_14
Adding component instance block -- xilinx.com:module_ref:dff:1.0 - dff_7
Adding component instance block -- xilinx.com:module_ref:dff:1.0 - dff_20
Adding component instance block -- xilinx.com:module_ref:dff:1.0 - dff_12
Adding component instance block -- xilinx.com:module_ref:dff:1.0 - dff_10
Adding component instance block -- xilinx.com:module_ref:dff:1.0 - dff_27
Adding component instance block -- xilinx.com:module_ref:dff:1.0 - dff_28
Adding component instance block -- xilinx.com:module_ref:dff:1.0 - dff_6
Adding component instance block -- xilinx.com:module_ref:dff:1.0 - dff_22
Adding component instance block -- xilinx.com:module_ref:dff:1.0 - dff_29
Adding component instance block -- xilinx.com:module_ref:dff:1.0 - dff_18
Adding component instance block -- xilinx.com:module_ref:dff:1.0 - dff_17
Adding component instance block -- xilinx.com:module_ref:dff:1.0 - dff_8
Adding component instance block -- xilinx.com:module_ref:dff:1.0 - dff_16
Adding component instance block -- xilinx.com:module_ref:dff:1.0 - dff_4
Adding component instance block -- xilinx.com:module_ref:dff:1.0 - dff_23
Adding component instance block -- xilinx.com:module_ref:dff:1.0 - dff_5
Adding component instance block -- xilinx.com:module_ref:dff:1.0 - dff_3
Adding component instance block -- xilinx.com:module_ref:dff:1.0 - dff_26
Adding component instance block -- xilinx.com:module_ref:dff:1.0 - dff_1
Adding component instance block -- xilinx.com:module_ref:dff:1.0 - dff_15
Adding component instance block -- xilinx.com:module_ref:controlLogic:1.0 - controlLogic_0
Successfully read diagram <mips> from block design file <F:/Testing/Pipelined-1 - Copy/mips.srcs/sources_1/bd/mips/mips.bd>
open_bd_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:23 . Memory (MB): peak = 1003.984 ; gain = 0.000
update_compile_order -fileset sources_1
close [ open {F:/Testing/Pipelined-1 - Copy/mips.srcs/sources_1/new/DataFU.v} w ]
add_files {{F:/Testing/Pipelined-1 - Copy/mips.srcs/sources_1/new/DataFU.v}}
update_compile_order -fileset sources_1
close [ open {F:/Testing/Pipelined-1 - Copy/mips.srcs/sources_1/new/mux3in.v} w ]
add_files {{F:/Testing/Pipelined-1 - Copy/mips.srcs/sources_1/new/mux3in.v}}
update_compile_order -fileset sources_1
create_bd_cell -type module -reference DataFU DataPath/DataFU_0
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
connect_bd_net [get_bd_pins DataPath/MEM_WB/q1] [get_bd_pins DataPath/DataFU_0/mem_wb_regwr]
connect_bd_net [get_bd_pins DataPath/EX_MEM/dff_21/q] [get_bd_pins DataPath/DataFU_0/ex_mem_regwr]
connect_bd_net [get_bd_pins DataPath/EX_MEM/q4] [get_bd_pins DataPath/DataFU_0/ex_mem_rd]
connect_bd_net [get_bd_pins DataPath/MEM_WB/q4] [get_bd_pins DataPath/DataFU_0/mem_wb_rd]
connect_bd_net [get_bd_pins DataPath/ID_EX/q5] [get_bd_pins DataPath/DataFU_0/id_ex_rt]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_0
endgroup
move_bd_cells [get_bd_cells DataPath] [get_bd_cells xlslice_0]
set_property -dict [list CONFIG.DIN_TO {21} CONFIG.DIN_FROM {25} CONFIG.DOUT_WIDTH {5}] [get_bd_cells DataPath/xlslice_6]
connect_bd_net [get_bd_pins DataPath/IF_ID/instruction] [get_bd_pins DataPath/xlslice_6/Din]
create_bd_cell -type module -reference dff dff_0
move_bd_cells [get_bd_cells DataPath] [get_bd_cells dff_0]
move_bd_cells [get_bd_cells DataPath/ID_EX] [get_bd_cells DataPath/dff_0]
connect_bd_net [get_bd_pins DataPath/xlslice_6/Dout] [get_bd_pins DataPath/ID_EX/dff_0/d]
connect_bd_net [get_bd_pins DataPath/in_clock] [get_bd_pins DataPath/ID_EX/dff_0/i_clk]
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins DataPath/in_clock] [get_bd_pins DataPath/ID_EX/dff_0/i_clk]'
create_bd_cell -type module -reference dff dff_0
move_bd_cells [get_bd_cells DataPath] [get_bd_cells dff_0]
connect_bd_net [get_bd_pins DataPath/in_clock] [get_bd_pins DataPath/dff_0/i_clk]
delete_bd_objs [get_bd_cells DataPath/dff_0]
move_bd_cells [get_bd_cells DataPath] [get_bd_cells DataPath/ID_EX/dff_0]
connect_bd_net [get_bd_pins DataPath/in_clock] [get_bd_pins DataPath/dff_0/i_clk]
move_bd_cells [get_bd_cells DataPath/ID_EX] [get_bd_cells DataPath/dff_0]
connect_bd_net [get_bd_pins DataPath/ID_EX/dff_0/q] [get_bd_pins DataPath/DataFU_0/id_ex_rs]
create_bd_cell -type module -reference mux3in DataPath/mux3in_0
WARNING: [IP_Flow 19-378] There are no ports found from top-level file 'f:/Testing/Pipelined-1 - Copy/mips.srcs/sources_1/new/mux3in.v'.
WARNING: [IP_Flow 19-965] There are no component ports to infer bus interfaces.
ERROR: [IP_Flow 19-748] Component Definition 'xilinx.com:module_ref:mux3in:1.0 (mux3in_v1_0)': No ports found. There must be an interface when the IP has at least one source file group.
ERROR: [IP_Flow 19-4668] Failed to infer definition from module 'mux3in'.
ERROR: [BD 41-1699] Unable to add reference type cell for reference-module 'mux3in'
ERROR: [BD 5-7] Error: running create_bd_cell  -type module -reference mux3in -name DataPath/mux3in_0 .
ERROR: [Common 17-39] 'create_bd_cell' failed due to earlier errors.
create_bd_cell -type module -reference mux3in DataPath/mux3in_0
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
connect_bd_net [get_bd_pins DataPath/DataFU_0/ForwardA] [get_bd_pins DataPath/mux3in_0/ctrl]
connect_bd_net [get_bd_pins DataPath/ID_EX/q9] [get_bd_pins DataPath/mux3in_0/in0]
connect_bd_net [get_bd_pins DataPath/mux_2/muxOut] [get_bd_pins DataPath/mux3in_0/in1]
connect_bd_net [get_bd_pins DataPath/EX_MEM/q7] [get_bd_pins DataPath/mux3in_0/in2]
delete_bd_objs [get_bd_nets DataPath/dff_5_q]
connect_bd_net [get_bd_pins DataPath/ID_EX/q9] [get_bd_pins DataPath/EX_MEM/d6] -boundary_type upper
connect_bd_net [get_bd_pins DataPath/ID_EX/q10] [get_bd_pins DataPath/mux_1/in0]
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins DataPath/ID_EX/q10] [get_bd_pins DataPath/mux_1/in0]'
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins DataPath/ID_EX/q9] [get_bd_pins DataPath/EX_MEM/d6] -boundary_type upper'
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_nets DataPath/dff_5_q]'
delete_bd_objs [get_bd_nets DataPath/dff_5_q]
connect_bd_net [get_bd_pins DataPath/ID_EX/q9] [get_bd_pins DataPath/EX_MEM/d6] -boundary_type upper
connect_bd_net [get_bd_pins DataPath/ID_EX/q9] [get_bd_pins DataPath/mux_1/in0]
connect_bd_net [get_bd_pins DataPath/ID_EX/q10] [get_bd_pins DataPath/mux3in_0/in0]
delete_bd_objs [get_bd_nets DataPath/ID_EX_q10]
connect_bd_net [get_bd_pins DataPath/ID_EX/q10] [get_bd_pins DataPath/mux3in_0/in0]
connect_bd_net [get_bd_pins DataPath/mux3in_0/muxOut] [get_bd_pins DataPath/alu_0/op1]
create_bd_cell -type module -reference mux3in DataPath/mux3in_1
connect_bd_net [get_bd_pins DataPath/DataFU_0/ForwardB] [get_bd_pins DataPath/mux3in_1/ctrl]
delete_bd_objs [get_bd_nets DataPath/ID_EX_q9]
connect_bd_net [get_bd_pins DataPath/ID_EX/q9] [get_bd_pins DataPath/mux3in_1/in0]
connect_bd_net [get_bd_pins DataPath/ID_EX/q9] [get_bd_pins DataPath/EX_MEM/d6] -boundary_type upper
connect_bd_net [get_bd_pins DataPath/mux3in_1/muxOut] [get_bd_pins DataPath/mux_1/in0]
connect_bd_net [get_bd_pins DataPath/mux_2/muxOut] [get_bd_pins DataPath/mux3in_1/in1]
connect_bd_net [get_bd_pins DataPath/EX_MEM/q7] [get_bd_pins DataPath/mux3in_1/in2]
save_bd_design
Wrote  : <F:\Testing\Pipelined-1 - Copy\mips.srcs\sources_1\bd\mips\mips.bd> 
Wrote  : <F:/Testing/Pipelined-1 - Copy/mips.srcs/sources_1/bd/mips/ui/bd_e0a3b57f.ui> 
update_compile_order -fileset sources_1
generate_target Simulation [get_files {F:/Testing/Pipelined-1 - Copy/mips.srcs/sources_1/bd/mips/mips.bd}]
WARNING: [Vivado 12-818] No files matched 'F:/Testing/Pipelined-1'
WARNING: [Vivado 12-818] No files matched '-'
WARNING: [Vivado 12-818] No files matched 'Copy/mips.srcs/sources_1/bd/mips/mips.bd'
export_ip_user_files -of_objects [get_files {F:/Testing/Pipelined-1 - Copy/mips.srcs/sources_1/bd/mips/mips.bd}] -no_script -sync -force -quiet
WARNING: [Vivado 12-818] No files matched 'F:/Testing/Pipelined-1'
WARNING: [Vivado 12-818] No files matched '-'
WARNING: [Vivado 12-818] No files matched 'Copy/mips.srcs/sources_1/bd/mips/mips.bd'
export_simulation -of_objects [get_files {{F:/Testing/Pipelined-1 - Copy/mips.srcs/sources_1/bd/mips/mips.bd}}] -directory {F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/sim_scripts} -ip_user_files_dir {F:/Testing/Pipelined-1 - Copy/mips.ip_user_files} -ipstatic_source_dir {F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/ipstatic} -lib_map_path [list {modelsim=F:/Testing/Pipelined-1 - Copy/mips.cache/compile_simlib/modelsim} {questa=F:/Testing/Pipelined-1 - Copy/mips.cache/compile_simlib/questa} {riviera=F:/Testing/Pipelined-1 - Copy/mips.cache/compile_simlib/riviera} {activehdl=F:/Testing/Pipelined-1 - Copy/mips.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
Wrote  : <F:\Testing\Pipelined-1 - Copy\mips.srcs\sources_1\bd\mips\mips.bd> 
Wrote  : <F:/Testing/Pipelined-1 - Copy/mips.srcs/sources_1/bd/mips/ui/bd_e0a3b57f.ui> 
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/DataPath/ID_EX/dff_0/d'(16) to pin '/DataPath/ID_EX/d8'(5) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/DataPath/DataFU_0/id_ex_rs'(5) to pin '/DataPath/ID_EX/q14'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : f:/Testing/Pipelined-1 - Copy/mips.gen/sources_1/bd/mips/synth/mips.v
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/DataPath/ID_EX/dff_0/d'(16) to pin '/DataPath/ID_EX/d8'(5) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/DataPath/DataFU_0/id_ex_rs'(5) to pin '/DataPath/ID_EX/q14'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : f:/Testing/Pipelined-1 - Copy/mips.gen/sources_1/bd/mips/sim/mips.v
VHDL Output written to : f:/Testing/Pipelined-1 - Copy/mips.gen/sources_1/bd/mips/hdl/mips_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block DataPath/AND_gate_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DataPath/EX_MEM/dff_30 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DataPath/EX_MEM/dff_27 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DataPath/EX_MEM/dff_28 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DataPath/ID_EX/dff_29 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DataPath/ID_EX/dff_26 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block controlLogic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DataPath/ID_EX/dff_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DataPath/DataFU_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DataPath/xlslice_6 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DataPath/mux3in_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DataPath/mux3in_1 .
Exporting to file f:/Testing/Pipelined-1 - Copy/mips.gen/sources_1/bd/mips/hw_handoff/mips.hwh
Generated Block Design Tcl file f:/Testing/Pipelined-1 - Copy/mips.gen/sources_1/bd/mips/hw_handoff/mips_bd.tcl
Generated Hardware Definition File f:/Testing/Pipelined-1 - Copy/mips.gen/sources_1/bd/mips/synth/mips.hwdef
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Testing/Pipelined-1 - Copy/mips.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'F:/Testing/Pipelined-1 - Copy/mips.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'mips_wrapper' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Testing/Pipelined-1 - Copy/mips.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mips_wrapper_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.srcs/sources_1/new/programCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module programCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.srcs/sources_1/new/signExtern.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signExtern
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.srcs/sources_1/new/dataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.srcs/sources_1/new/reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.srcs/sources_1/new/regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.srcs/sources_1/new/instructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.srcs/sources_1/new/shiftLeft.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftLeft
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.srcs/sources_1/new/AND_gate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_gate
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.srcs/sources_1/new/dff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.srcs/sources_1/new/controlLogic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlLogic
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.srcs/sources_1/new/DataFU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataFU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.srcs/sources_1/new/mux3in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3in
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_xlslice_0_0/sim/mips_xlslice_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlslice_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_programCounter_0_0/sim/mips_programCounter_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_programCounter_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_mux_2_0/sim/mips_mux_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_mux_3_0/sim/mips_mux_3_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux_3_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_signExtern_0_0/sim/mips_signExtern_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_signExtern_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_adder_1_0/sim/mips_adder_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_adder_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_dataMemory_0_0/sim/mips_dataMemory_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_dataMemory_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_xlslice_3_0/sim/mips_xlslice_3_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlslice_3_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_mux_0_1/sim/mips_mux_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_xlslice_3_3/sim/mips_xlslice_3_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlslice_3_3
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_xlslice_4_1/sim/mips_xlslice_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlslice_4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_xlconcat_0_0/sim/mips_xlconcat_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlconcat_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_adder_0_0/sim/mips_adder_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_adder_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_xlconstant_0_0/sim/mips_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_RegFile_0_0/sim/mips_RegFile_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_RegFile_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_alu_0_0/sim/mips_alu_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_alu_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_signExtern_1_0/sim/mips_signExtern_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_signExtern_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_mux_1_0/sim/mips_mux_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_mux_0_0/sim/mips_mux_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_instructionMemory_0_0/sim/mips_instructionMemory_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_instructionMemory_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_xlslice_1_0/sim/mips_xlslice_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlslice_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_xlslice_2_0/sim/mips_xlslice_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlslice_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_shiftLeft_0_0/sim/mips_shiftLeft_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_shiftLeft_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_AND_gate_0_0/sim/mips_AND_gate_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_AND_gate_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_dff_4_6/sim/mips_dff_4_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_dff_4_6
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_dff_4_7/sim/mips_dff_4_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_dff_4_7
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_dff_11_0/sim/mips_dff_11_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_dff_11_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_dff_9_1/sim/mips_dff_9_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_dff_9_1
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_dff_7_1/sim/mips_dff_7_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_dff_7_1
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_dff_1_0/sim/mips_dff_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_dff_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_dff_0_0/sim/mips_dff_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_dff_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_dff_4_3/sim/mips_dff_4_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_dff_4_3
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_dff_4_1/sim/mips_dff_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_dff_4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_dff_30_0/sim/mips_dff_30_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_dff_30_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_dff_12_0/sim/mips_dff_12_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_dff_12_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_dff_1_3/sim/mips_dff_1_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_dff_1_3
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_dff_4_2/sim/mips_dff_4_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_dff_4_2
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_dff_10_0/sim/mips_dff_10_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_dff_10_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_dff_9_0/sim/mips_dff_9_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_dff_9_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_dff_27_0/sim/mips_dff_27_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_dff_27_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_dff_28_0/sim/mips_dff_28_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_dff_28_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_dff_1_2/sim/mips_dff_1_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_dff_1_2
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_dff_4_4/sim/mips_dff_4_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_dff_4_4
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_dff_29_0/sim/mips_dff_29_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_dff_29_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_dff_16_0/sim/mips_dff_16_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_dff_16_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_dff_15_1/sim/mips_dff_15_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_dff_15_1
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_dff_4_0/sim/mips_dff_4_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_dff_4_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_dff_15_0/sim/mips_dff_15_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_dff_15_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_dff_1_1/sim/mips_dff_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_dff_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_dff_4_5/sim/mips_dff_4_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_dff_4_5
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_dff_3_0/sim/mips_dff_3_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_dff_3_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_dff_0_2/sim/mips_dff_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_dff_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_dff_26_0/sim/mips_dff_26_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_dff_26_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_dff_0_1/sim/mips_dff_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_dff_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_dff_3_1/sim/mips_dff_3_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_dff_3_1
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_controlLogic_0_0/sim/mips_controlLogic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_controlLogic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_dff_0_3/sim/mips_dff_0_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_dff_0_3
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_DataFU_0_0/sim/mips_DataFU_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_DataFU_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_xlslice_0_1/sim/mips_xlslice_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlslice_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_mux3in_0_0/sim/mips_mux3in_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux3in_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_mux3in_1_0/sim/mips_mux3in_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux3in_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/sim/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPath_imp_19NSZCT
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.gen/sources_1/bd/mips/hdl/mips_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:16 . Memory (MB): peak = 1096.617 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '15' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Testing/Pipelined-1 - Copy/mips.sim/sim_1/behav/xsim'
"xelab -wto ebdb6870328c4cb9a21545c6b6f97eef --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlslice_v1_0_2 -L xlconcat_v2_1_4 -L xlconstant_v1_1_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mips_wrapper_behav xil_defaultlib.mips_wrapper xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ebdb6870328c4cb9a21545c6b6f97eef --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlslice_v1_0_2 -L xlconcat_v2_1_4 -L xlconstant_v1_1_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mips_wrapper_behav xil_defaultlib.mips_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.register(regAddr=1)
Compiling module xil_defaultlib.register(regAddr=2)
Compiling module xil_defaultlib.register(regAddr=3)
Compiling module xil_defaultlib.register(regAddr=4)
Compiling module xil_defaultlib.register(regAddr=5)
Compiling module xil_defaultlib.register(regAddr=6)
Compiling module xil_defaultlib.register(regAddr=7)
Compiling module xil_defaultlib.register(regAddr=8)
Compiling module xil_defaultlib.register(regAddr=9)
Compiling module xil_defaultlib.register(regAddr=10)
Compiling module xil_defaultlib.register(regAddr=11)
Compiling module xil_defaultlib.register(regAddr=12)
Compiling module xil_defaultlib.register(regAddr=13)
Compiling module xil_defaultlib.register(regAddr=14)
Compiling module xil_defaultlib.register(regAddr=15)
Compiling module xil_defaultlib.register(regAddr=16)
Compiling module xil_defaultlib.register(regAddr=17)
Compiling module xil_defaultlib.register(regAddr=18)
Compiling module xil_defaultlib.register(regAddr=19)
Compiling module xil_defaultlib.register(regAddr=20)
Compiling module xil_defaultlib.register(regAddr=21)
Compiling module xil_defaultlib.register(regAddr=22)
Compiling module xil_defaultlib.register(regAddr=23)
Compiling module xil_defaultlib.register(regAddr=24)
Compiling module xil_defaultlib.register(regAddr=25)
Compiling module xil_defaultlib.register(regAddr=26)
Compiling module xil_defaultlib.register(regAddr=27)
Compiling module xil_defaultlib.register(regAddr=28)
Compiling module xil_defaultlib.register(regAddr=29)
Compiling module xil_defaultlib.register(regAddr=30)
Compiling module xil_defaultlib.register(regAddr=31)
Compiling module xil_defaultlib.RegFile_default
Compiling module xil_defaultlib.mips_RegFile_0_0
Compiling module xil_defaultlib.adder(width=32)
Compiling module xil_defaultlib.mips_adder_0_0
Compiling module xil_defaultlib.mips_adder_1_0
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mips_alu_0_0
Compiling module xlconstant_v1_1_7.xlconstant_v1_1_7_xlconstant(CON...
Compiling module xil_defaultlib.mips_xlconstant_0_0
Compiling module xil_defaultlib.dataMemory
Compiling module xil_defaultlib.mips_dataMemory_0_0
Compiling module xil_defaultlib.instructionMemory
Compiling module xil_defaultlib.mips_instructionMemory_0_0
Compiling module xil_defaultlib.mux(width=5)
Compiling module xil_defaultlib.mips_mux_0_0
Compiling module xil_defaultlib.mux(width=32)
Compiling module xil_defaultlib.mips_mux_1_0
Compiling module xil_defaultlib.mips_mux_2_0
Compiling module xil_defaultlib.mips_mux_3_0
Compiling module xil_defaultlib.mips_mux_0_1
Compiling module xil_defaultlib.programCounter
Compiling module xil_defaultlib.mips_programCounter_0_0
Compiling module xil_defaultlib.shiftLeft
Compiling module xil_defaultlib.mips_shiftLeft_0_0
Compiling module xil_defaultlib.signExtern
Compiling module xil_defaultlib.mips_signExtern_0_0
Compiling module xil_defaultlib.signExtern(inWidth=26,outWidth=2...
Compiling module xil_defaultlib.mips_signExtern_1_0
Compiling module xlconcat_v2_1_4.xlconcat_v2_1_4_xlconcat(IN0_WID...
Compiling module xil_defaultlib.mips_xlconcat_0_0
Compiling module xlslice_v1_0_2.xlslice_v1_0_2_xlslice(DIN_FROM=...
Compiling module xil_defaultlib.mips_xlslice_0_0
Compiling module xlslice_v1_0_2.xlslice_v1_0_2_xlslice(DIN_FROM=...
Compiling module xil_defaultlib.mips_xlslice_1_0
Compiling module xlslice_v1_0_2.xlslice_v1_0_2_xlslice(DIN_FROM=...
Compiling module xil_defaultlib.mips_xlslice_2_0
Compiling module xlslice_v1_0_2.xlslice_v1_0_2_xlslice(DIN_FROM=...
Compiling module xil_defaultlib.mips_xlslice_3_0
Compiling module xlslice_v1_0_2.xlslice_v1_0_2_xlslice(DIN_FROM=...
Compiling module xil_defaultlib.mips_xlslice_3_3
Compiling module xlslice_v1_0_2.xlslice_v1_0_2_xlslice(DIN_FROM=...
Compiling module xil_defaultlib.mips_xlslice_4_1
Compiling module xil_defaultlib.DataPath_imp_19NSZCT
Compiling module xil_defaultlib.controlLogic
Compiling module xil_defaultlib.mips_controlLogic_0_0
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.mips_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot mips_wrapper_behav
ERROR: [Common 17-165] Too many positional options when parsing '-notrace', please type 'webtalk -help' for usage info.

run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 1096.617 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Testing/Pipelined-1 - Copy/mips.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mips_wrapper_behav -key {Behavioral:sim_1:Functional:mips_wrapper} -tclbatch {mips_wrapper.tcl} -protoinst "protoinst_files/mips.protoinst" -view {{F:/Testing/Pipelined-1 - Copy/mips_wrapper_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/mips.protoinst
Time resolution is 1 ps
open_wave_config {F:/Testing/Pipelined-1 - Copy/mips_wrapper_behav.wcfg}
source mips_wrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1140.551 ; gain = 43.645
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mips_wrapper_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:01:16 . Memory (MB): peak = 1140.551 ; gain = 136.566
add_force {/mips_wrapper/in_clock} -radix bin {1 0ns} {0 50ps} -repeat_every 100ps
run 10 ps
run 10 ps
run 10 ps
run 10 ps
run 10 ps
run 10 ps
run 10 ps
run 10 ps
run 10 ps
run 10 ps
run 10 ps
run 10 ps
run 10 ps
run 10 ps
run 10 ps
run 10 ps
run 10 ps
run 10 ps
run 10 ps
run 10 ps
run 10 ps
run 10 ps
run 10 ps
run 10 ps
run 10 ps
run 10 ps
run 10 ps
run 10 ps
run 10 ps
run 10 ps
run 10 ps
run 10 ps
run 10 ps
run 10 ps
run 10 ps
run 10 ps
run 10 ps
run 10 ps
run 10 ps
run 10 ps
open_bd_design {F:/Testing/Pipelined-1 - Copy/mips.srcs/sources_1/bd/mips/mips.bd}
delete_bd_objs [get_bd_nets DataPath/xlslice_6_Dout] [get_bd_nets DataPath/ID_EX/d8_1] [get_bd_pins DataPath/ID_EX/d8]
connect_bd_net [get_bd_pins DataPath/xlslice_6/Dout] [get_bd_pins DataPath/ID_EX/dff_0/d]
delete_bd_objs [get_bd_nets DataPath/xlslice_6_Dout]
delete_bd_objs [get_bd_nets DataPath/ID_EX/d8_1] [get_bd_pins DataPath/ID_EX/d8]
connect_bd_net [get_bd_pins DataPath/xlslice_6/Dout] [get_bd_pins DataPath/ID_EX/dff_0/d]
startgroup
set_property -dict [list CONFIG.width {5}] [get_bd_cells DataPath/ID_EX/dff_0]
endgroup
move_bd_cells [get_bd_cells /] [get_bd_cells DataPath/ID_EX/dff_15]
undo
INFO: [Common 17-17] undo 'move_bd_cells [get_bd_cells /] [get_bd_cells DataPath/ID_EX/dff_15]'
delete_bd_objs [get_bd_nets DataPath/xlslice_6_Dout] [get_bd_nets DataPath/ID_EX/d8_1] [get_bd_pins DataPath/ID_EX/d8]
connect_bd_net [get_bd_pins DataPath/xlslice_6/Dout] [get_bd_pins DataPath/ID_EX/dff_0/d]
delete_bd_objs [get_bd_nets DataPath/ID_EX_q14]
delete_bd_objs [get_bd_nets DataPath/ID_EX/dff_0_q]
connect_bd_net [get_bd_pins DataPath/ID_EX/dff_0/q] [get_bd_pins DataPath/DataFU_0/id_ex_rs]
delete_bd_objs [get_bd_pins DataPath/ID_EX/q14]
save_bd_design
Wrote  : <F:\Testing\Pipelined-1 - Copy\mips.srcs\sources_1\bd\mips\mips.bd> 
Wrote  : <F:/Testing/Pipelined-1 - Copy/mips.srcs/sources_1/bd/mips/ui/bd_e0a3b57f.ui> 
close_sim
INFO: [Simtcl 6-16] Simulation closed
generate_target Simulation [get_files {F:/Testing/Pipelined-1 - Copy/mips.srcs/sources_1/bd/mips/mips.bd}]
WARNING: [Vivado 12-818] No files matched 'F:/Testing/Pipelined-1'
WARNING: [Vivado 12-818] No files matched '-'
WARNING: [Vivado 12-818] No files matched 'Copy/mips.srcs/sources_1/bd/mips/mips.bd'
export_ip_user_files -of_objects [get_files {F:/Testing/Pipelined-1 - Copy/mips.srcs/sources_1/bd/mips/mips.bd}] -no_script -sync -force -quiet
WARNING: [Vivado 12-818] No files matched 'F:/Testing/Pipelined-1'
WARNING: [Vivado 12-818] No files matched '-'
WARNING: [Vivado 12-818] No files matched 'Copy/mips.srcs/sources_1/bd/mips/mips.bd'
export_simulation -of_objects [get_files {{F:/Testing/Pipelined-1 - Copy/mips.srcs/sources_1/bd/mips/mips.bd}}] -directory {F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/sim_scripts} -ip_user_files_dir {F:/Testing/Pipelined-1 - Copy/mips.ip_user_files} -ipstatic_source_dir {F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/ipstatic} -lib_map_path [list {modelsim=F:/Testing/Pipelined-1 - Copy/mips.cache/compile_simlib/modelsim} {questa=F:/Testing/Pipelined-1 - Copy/mips.cache/compile_simlib/questa} {riviera=F:/Testing/Pipelined-1 - Copy/mips.cache/compile_simlib/riviera} {activehdl=F:/Testing/Pipelined-1 - Copy/mips.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
Wrote  : <F:\Testing\Pipelined-1 - Copy\mips.srcs\sources_1\bd\mips\mips.bd> 
Wrote  : <F:/Testing/Pipelined-1 - Copy/mips.srcs/sources_1/bd/mips/ui/bd_e0a3b57f.ui> 
VHDL Output written to : f:/Testing/Pipelined-1 - Copy/mips.gen/sources_1/bd/mips/synth/mips.v
VHDL Output written to : f:/Testing/Pipelined-1 - Copy/mips.gen/sources_1/bd/mips/sim/mips.v
VHDL Output written to : f:/Testing/Pipelined-1 - Copy/mips.gen/sources_1/bd/mips/hdl/mips_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block DataPath/ID_EX/dff_0 .
Exporting to file f:/Testing/Pipelined-1 - Copy/mips.gen/sources_1/bd/mips/hw_handoff/mips.hwh
Generated Block Design Tcl file f:/Testing/Pipelined-1 - Copy/mips.gen/sources_1/bd/mips/hw_handoff/mips_bd.tcl
Generated Hardware Definition File f:/Testing/Pipelined-1 - Copy/mips.gen/sources_1/bd/mips/synth/mips.hwdef
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Testing/Pipelined-1 - Copy/mips.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'F:/Testing/Pipelined-1 - Copy/mips.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'mips_wrapper' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Testing/Pipelined-1 - Copy/mips.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mips_wrapper_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.srcs/sources_1/new/programCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module programCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.srcs/sources_1/new/signExtern.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signExtern
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.srcs/sources_1/new/dataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.srcs/sources_1/new/reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.srcs/sources_1/new/regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.srcs/sources_1/new/instructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.srcs/sources_1/new/shiftLeft.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftLeft
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.srcs/sources_1/new/AND_gate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_gate
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.srcs/sources_1/new/dff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.srcs/sources_1/new/controlLogic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlLogic
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.srcs/sources_1/new/DataFU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataFU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.srcs/sources_1/new/mux3in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3in
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_xlslice_0_0/sim/mips_xlslice_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlslice_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_programCounter_0_0/sim/mips_programCounter_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_programCounter_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_mux_2_0/sim/mips_mux_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_mux_3_0/sim/mips_mux_3_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux_3_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_signExtern_0_0/sim/mips_signExtern_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_signExtern_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_adder_1_0/sim/mips_adder_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_adder_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_dataMemory_0_0/sim/mips_dataMemory_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_dataMemory_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_xlslice_3_0/sim/mips_xlslice_3_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlslice_3_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_mux_0_1/sim/mips_mux_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_xlslice_3_3/sim/mips_xlslice_3_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlslice_3_3
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_xlslice_4_1/sim/mips_xlslice_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlslice_4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_xlconcat_0_0/sim/mips_xlconcat_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlconcat_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_adder_0_0/sim/mips_adder_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_adder_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_xlconstant_0_0/sim/mips_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_RegFile_0_0/sim/mips_RegFile_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_RegFile_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_alu_0_0/sim/mips_alu_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_alu_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_signExtern_1_0/sim/mips_signExtern_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_signExtern_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_mux_1_0/sim/mips_mux_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_mux_0_0/sim/mips_mux_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_instructionMemory_0_0/sim/mips_instructionMemory_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_instructionMemory_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_xlslice_1_0/sim/mips_xlslice_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlslice_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_xlslice_2_0/sim/mips_xlslice_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlslice_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_shiftLeft_0_0/sim/mips_shiftLeft_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_shiftLeft_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_AND_gate_0_0/sim/mips_AND_gate_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_AND_gate_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_dff_4_6/sim/mips_dff_4_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_dff_4_6
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_dff_4_7/sim/mips_dff_4_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_dff_4_7
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_dff_11_0/sim/mips_dff_11_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_dff_11_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_dff_9_1/sim/mips_dff_9_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_dff_9_1
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_dff_7_1/sim/mips_dff_7_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_dff_7_1
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_dff_1_0/sim/mips_dff_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_dff_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_dff_0_0/sim/mips_dff_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_dff_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_dff_4_3/sim/mips_dff_4_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_dff_4_3
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_dff_4_1/sim/mips_dff_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_dff_4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_dff_30_0/sim/mips_dff_30_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_dff_30_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_dff_12_0/sim/mips_dff_12_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_dff_12_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_dff_1_3/sim/mips_dff_1_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_dff_1_3
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_dff_4_2/sim/mips_dff_4_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_dff_4_2
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_dff_10_0/sim/mips_dff_10_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_dff_10_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_dff_9_0/sim/mips_dff_9_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_dff_9_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_dff_27_0/sim/mips_dff_27_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_dff_27_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_dff_28_0/sim/mips_dff_28_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_dff_28_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_dff_1_2/sim/mips_dff_1_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_dff_1_2
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_dff_4_4/sim/mips_dff_4_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_dff_4_4
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_dff_29_0/sim/mips_dff_29_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_dff_29_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_dff_16_0/sim/mips_dff_16_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_dff_16_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_dff_15_1/sim/mips_dff_15_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_dff_15_1
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_dff_4_0/sim/mips_dff_4_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_dff_4_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_dff_15_0/sim/mips_dff_15_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_dff_15_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_dff_1_1/sim/mips_dff_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_dff_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_dff_4_5/sim/mips_dff_4_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_dff_4_5
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_dff_3_0/sim/mips_dff_3_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_dff_3_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_dff_0_2/sim/mips_dff_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_dff_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_dff_26_0/sim/mips_dff_26_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_dff_26_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_dff_0_1/sim/mips_dff_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_dff_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_dff_3_1/sim/mips_dff_3_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_dff_3_1
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_controlLogic_0_0/sim/mips_controlLogic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_controlLogic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_dff_0_3/sim/mips_dff_0_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_dff_0_3
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_DataFU_0_0/sim/mips_DataFU_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_DataFU_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_xlslice_0_1/sim/mips_xlslice_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlslice_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_mux3in_0_0/sim/mips_mux3in_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux3in_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_mux3in_1_0/sim/mips_mux3in_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux3in_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/sim/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPath_imp_19NSZCT
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.gen/sources_1/bd/mips/hdl/mips_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_wrapper
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1170.758 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '9' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Testing/Pipelined-1 - Copy/mips.sim/sim_1/behav/xsim'
"xelab -wto ebdb6870328c4cb9a21545c6b6f97eef --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlslice_v1_0_2 -L xlconcat_v2_1_4 -L xlconstant_v1_1_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mips_wrapper_behav xil_defaultlib.mips_wrapper xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ebdb6870328c4cb9a21545c6b6f97eef --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlslice_v1_0_2 -L xlconcat_v2_1_4 -L xlconstant_v1_1_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mips_wrapper_behav xil_defaultlib.mips_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.register(regAddr=1)
Compiling module xil_defaultlib.register(regAddr=2)
Compiling module xil_defaultlib.register(regAddr=3)
Compiling module xil_defaultlib.register(regAddr=4)
Compiling module xil_defaultlib.register(regAddr=5)
Compiling module xil_defaultlib.register(regAddr=6)
Compiling module xil_defaultlib.register(regAddr=7)
Compiling module xil_defaultlib.register(regAddr=8)
Compiling module xil_defaultlib.register(regAddr=9)
Compiling module xil_defaultlib.register(regAddr=10)
Compiling module xil_defaultlib.register(regAddr=11)
Compiling module xil_defaultlib.register(regAddr=12)
Compiling module xil_defaultlib.register(regAddr=13)
Compiling module xil_defaultlib.register(regAddr=14)
Compiling module xil_defaultlib.register(regAddr=15)
Compiling module xil_defaultlib.register(regAddr=16)
Compiling module xil_defaultlib.register(regAddr=17)
Compiling module xil_defaultlib.register(regAddr=18)
Compiling module xil_defaultlib.register(regAddr=19)
Compiling module xil_defaultlib.register(regAddr=20)
Compiling module xil_defaultlib.register(regAddr=21)
Compiling module xil_defaultlib.register(regAddr=22)
Compiling module xil_defaultlib.register(regAddr=23)
Compiling module xil_defaultlib.register(regAddr=24)
Compiling module xil_defaultlib.register(regAddr=25)
Compiling module xil_defaultlib.register(regAddr=26)
Compiling module xil_defaultlib.register(regAddr=27)
Compiling module xil_defaultlib.register(regAddr=28)
Compiling module xil_defaultlib.register(regAddr=29)
Compiling module xil_defaultlib.register(regAddr=30)
Compiling module xil_defaultlib.register(regAddr=31)
Compiling module xil_defaultlib.RegFile_default
Compiling module xil_defaultlib.mips_RegFile_0_0
Compiling module xil_defaultlib.adder(width=32)
Compiling module xil_defaultlib.mips_adder_0_0
Compiling module xil_defaultlib.mips_adder_1_0
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mips_alu_0_0
Compiling module xlconstant_v1_1_7.xlconstant_v1_1_7_xlconstant(CON...
Compiling module xil_defaultlib.mips_xlconstant_0_0
Compiling module xil_defaultlib.dataMemory
Compiling module xil_defaultlib.mips_dataMemory_0_0
Compiling module xil_defaultlib.instructionMemory
Compiling module xil_defaultlib.mips_instructionMemory_0_0
Compiling module xil_defaultlib.mux(width=5)
Compiling module xil_defaultlib.mips_mux_0_0
Compiling module xil_defaultlib.mux(width=32)
Compiling module xil_defaultlib.mips_mux_1_0
Compiling module xil_defaultlib.mips_mux_2_0
Compiling module xil_defaultlib.mips_mux_3_0
Compiling module xil_defaultlib.mips_mux_0_1
Compiling module xil_defaultlib.programCounter
Compiling module xil_defaultlib.mips_programCounter_0_0
Compiling module xil_defaultlib.shiftLeft
Compiling module xil_defaultlib.mips_shiftLeft_0_0
Compiling module xil_defaultlib.signExtern
Compiling module xil_defaultlib.mips_signExtern_0_0
Compiling module xil_defaultlib.signExtern(inWidth=26,outWidth=2...
Compiling module xil_defaultlib.mips_signExtern_1_0
Compiling module xlconcat_v2_1_4.xlconcat_v2_1_4_xlconcat(IN0_WID...
Compiling module xil_defaultlib.mips_xlconcat_0_0
Compiling module xlslice_v1_0_2.xlslice_v1_0_2_xlslice(DIN_FROM=...
Compiling module xil_defaultlib.mips_xlslice_0_0
Compiling module xlslice_v1_0_2.xlslice_v1_0_2_xlslice(DIN_FROM=...
Compiling module xil_defaultlib.mips_xlslice_1_0
Compiling module xlslice_v1_0_2.xlslice_v1_0_2_xlslice(DIN_FROM=...
Compiling module xil_defaultlib.mips_xlslice_2_0
Compiling module xlslice_v1_0_2.xlslice_v1_0_2_xlslice(DIN_FROM=...
Compiling module xil_defaultlib.mips_xlslice_3_0
Compiling module xlslice_v1_0_2.xlslice_v1_0_2_xlslice(DIN_FROM=...
Compiling module xil_defaultlib.mips_xlslice_3_3
Compiling module xlslice_v1_0_2.xlslice_v1_0_2_xlslice(DIN_FROM=...
Compiling module xil_defaultlib.mips_xlslice_4_1
Compiling module xil_defaultlib.DataPath_imp_19NSZCT
Compiling module xil_defaultlib.controlLogic
Compiling module xil_defaultlib.mips_controlLogic_0_0
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.mips_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot mips_wrapper_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Testing/Pipelined-1 - Copy/mips.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mips_wrapper_behav -key {Behavioral:sim_1:Functional:mips_wrapper} -tclbatch {mips_wrapper.tcl} -protoinst "protoinst_files/mips.protoinst" -view {{F:/Testing/Pipelined-1 - Copy/mips_wrapper_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/mips.protoinst
Time resolution is 1 ps
open_wave_config {F:/Testing/Pipelined-1 - Copy/mips_wrapper_behav.wcfg}
source mips_wrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mips_wrapper_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:49 . Memory (MB): peak = 1182.504 ; gain = 11.746
add_force {/mips_wrapper/in_clock} -radix bin {1 0ns} {0 50ps} -repeat_every 100ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
open_bd_design {F:/Testing/Pipelined-1 - Copy/mips.srcs/sources_1/bd/mips/mips.bd}
update_module_reference mips_instructionMemory_0_0
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'F:/Testing/Pipelined-1 - Copy/mips.srcs/sources_1/bd/mips/mips.bd'
INFO: [IP_Flow 19-1972] Upgraded mips_instructionMemory_0_0 from instructionMemory_v1_0 1.0 to instructionMemory_v1_0 1.0
Wrote  : <F:\Testing\Pipelined-1 - Copy\mips.srcs\sources_1\bd\mips\mips.bd> 
Wrote  : <F:/Testing/Pipelined-1 - Copy/mips.srcs/sources_1/bd/mips/ui/bd_e0a3b57f.ui> 
update_module_reference: Time (s): cpu = 00:00:02 ; elapsed = 00:02:00 . Memory (MB): peak = 1334.012 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
generate_target Simulation [get_files {F:/Testing/Pipelined-1 - Copy/mips.srcs/sources_1/bd/mips/mips.bd}]
WARNING: [Vivado 12-818] No files matched 'F:/Testing/Pipelined-1'
WARNING: [Vivado 12-818] No files matched '-'
WARNING: [Vivado 12-818] No files matched 'Copy/mips.srcs/sources_1/bd/mips/mips.bd'
export_ip_user_files -of_objects [get_files {F:/Testing/Pipelined-1 - Copy/mips.srcs/sources_1/bd/mips/mips.bd}] -no_script -sync -force -quiet
WARNING: [Vivado 12-818] No files matched 'F:/Testing/Pipelined-1'
WARNING: [Vivado 12-818] No files matched '-'
WARNING: [Vivado 12-818] No files matched 'Copy/mips.srcs/sources_1/bd/mips/mips.bd'
export_simulation -of_objects [get_files {{F:/Testing/Pipelined-1 - Copy/mips.srcs/sources_1/bd/mips/mips.bd}}] -directory {F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/sim_scripts} -ip_user_files_dir {F:/Testing/Pipelined-1 - Copy/mips.ip_user_files} -ipstatic_source_dir {F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/ipstatic} -lib_map_path [list {modelsim=F:/Testing/Pipelined-1 - Copy/mips.cache/compile_simlib/modelsim} {questa=F:/Testing/Pipelined-1 - Copy/mips.cache/compile_simlib/questa} {riviera=F:/Testing/Pipelined-1 - Copy/mips.cache/compile_simlib/riviera} {activehdl=F:/Testing/Pipelined-1 - Copy/mips.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
Wrote  : <F:\Testing\Pipelined-1 - Copy\mips.srcs\sources_1\bd\mips\mips.bd> 
Wrote  : <F:/Testing/Pipelined-1 - Copy/mips.srcs/sources_1/bd/mips/ui/bd_e0a3b57f.ui> 
VHDL Output written to : f:/Testing/Pipelined-1 - Copy/mips.gen/sources_1/bd/mips/synth/mips.v
VHDL Output written to : f:/Testing/Pipelined-1 - Copy/mips.gen/sources_1/bd/mips/sim/mips.v
VHDL Output written to : f:/Testing/Pipelined-1 - Copy/mips.gen/sources_1/bd/mips/hdl/mips_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block DataPath/instructionMemory_0 .
Exporting to file f:/Testing/Pipelined-1 - Copy/mips.gen/sources_1/bd/mips/hw_handoff/mips.hwh
Generated Block Design Tcl file f:/Testing/Pipelined-1 - Copy/mips.gen/sources_1/bd/mips/hw_handoff/mips_bd.tcl
Generated Hardware Definition File f:/Testing/Pipelined-1 - Copy/mips.gen/sources_1/bd/mips/synth/mips.hwdef
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Testing/Pipelined-1 - Copy/mips.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'F:/Testing/Pipelined-1 - Copy/mips.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'mips_wrapper' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Testing/Pipelined-1 - Copy/mips.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mips_wrapper_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.srcs/sources_1/new/programCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module programCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.srcs/sources_1/new/signExtern.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signExtern
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.srcs/sources_1/new/dataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.srcs/sources_1/new/reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.srcs/sources_1/new/regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.srcs/sources_1/new/instructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.srcs/sources_1/new/shiftLeft.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftLeft
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.srcs/sources_1/new/AND_gate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_gate
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.srcs/sources_1/new/dff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.srcs/sources_1/new/controlLogic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlLogic
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.srcs/sources_1/new/DataFU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataFU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.srcs/sources_1/new/mux3in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3in
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_xlslice_0_0/sim/mips_xlslice_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlslice_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_programCounter_0_0/sim/mips_programCounter_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_programCounter_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_mux_2_0/sim/mips_mux_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_mux_3_0/sim/mips_mux_3_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux_3_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_signExtern_0_0/sim/mips_signExtern_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_signExtern_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_adder_1_0/sim/mips_adder_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_adder_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_dataMemory_0_0/sim/mips_dataMemory_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_dataMemory_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_xlslice_3_0/sim/mips_xlslice_3_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlslice_3_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_mux_0_1/sim/mips_mux_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_xlslice_3_3/sim/mips_xlslice_3_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlslice_3_3
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_xlslice_4_1/sim/mips_xlslice_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlslice_4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_xlconcat_0_0/sim/mips_xlconcat_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlconcat_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_adder_0_0/sim/mips_adder_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_adder_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_xlconstant_0_0/sim/mips_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_RegFile_0_0/sim/mips_RegFile_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_RegFile_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_alu_0_0/sim/mips_alu_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_alu_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_signExtern_1_0/sim/mips_signExtern_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_signExtern_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_mux_1_0/sim/mips_mux_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_mux_0_0/sim/mips_mux_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_instructionMemory_0_0/sim/mips_instructionMemory_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_instructionMemory_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_xlslice_1_0/sim/mips_xlslice_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlslice_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_xlslice_2_0/sim/mips_xlslice_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlslice_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_shiftLeft_0_0/sim/mips_shiftLeft_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_shiftLeft_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_AND_gate_0_0/sim/mips_AND_gate_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_AND_gate_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_dff_4_6/sim/mips_dff_4_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_dff_4_6
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_dff_4_7/sim/mips_dff_4_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_dff_4_7
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_dff_11_0/sim/mips_dff_11_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_dff_11_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_dff_9_1/sim/mips_dff_9_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_dff_9_1
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_dff_7_1/sim/mips_dff_7_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_dff_7_1
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_dff_1_0/sim/mips_dff_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_dff_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_dff_0_0/sim/mips_dff_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_dff_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_dff_4_3/sim/mips_dff_4_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_dff_4_3
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_dff_4_1/sim/mips_dff_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_dff_4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_dff_30_0/sim/mips_dff_30_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_dff_30_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_dff_12_0/sim/mips_dff_12_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_dff_12_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_dff_1_3/sim/mips_dff_1_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_dff_1_3
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_dff_4_2/sim/mips_dff_4_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_dff_4_2
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_dff_10_0/sim/mips_dff_10_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_dff_10_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_dff_9_0/sim/mips_dff_9_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_dff_9_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_dff_27_0/sim/mips_dff_27_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_dff_27_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_dff_28_0/sim/mips_dff_28_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_dff_28_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_dff_1_2/sim/mips_dff_1_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_dff_1_2
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_dff_4_4/sim/mips_dff_4_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_dff_4_4
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_dff_29_0/sim/mips_dff_29_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_dff_29_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_dff_16_0/sim/mips_dff_16_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_dff_16_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_dff_15_1/sim/mips_dff_15_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_dff_15_1
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_dff_4_0/sim/mips_dff_4_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_dff_4_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_dff_15_0/sim/mips_dff_15_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_dff_15_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_dff_1_1/sim/mips_dff_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_dff_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_dff_4_5/sim/mips_dff_4_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_dff_4_5
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_dff_3_0/sim/mips_dff_3_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_dff_3_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_dff_0_2/sim/mips_dff_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_dff_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_dff_26_0/sim/mips_dff_26_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_dff_26_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_dff_0_1/sim/mips_dff_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_dff_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_dff_3_1/sim/mips_dff_3_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_dff_3_1
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_controlLogic_0_0/sim/mips_controlLogic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_controlLogic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_dff_0_3/sim/mips_dff_0_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_dff_0_3
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_DataFU_0_0/sim/mips_DataFU_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_DataFU_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_xlslice_0_1/sim/mips_xlslice_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlslice_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_mux3in_0_0/sim/mips_mux3in_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux3in_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_mux3in_1_0/sim/mips_mux3in_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux3in_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/sim/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPath_imp_19NSZCT
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.gen/sources_1/bd/mips/hdl/mips_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_wrapper
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1334.012 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Testing/Pipelined-1 - Copy/mips.sim/sim_1/behav/xsim'
"xelab -wto ebdb6870328c4cb9a21545c6b6f97eef --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlslice_v1_0_2 -L xlconcat_v2_1_4 -L xlconstant_v1_1_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mips_wrapper_behav xil_defaultlib.mips_wrapper xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ebdb6870328c4cb9a21545c6b6f97eef --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlslice_v1_0_2 -L xlconcat_v2_1_4 -L xlconstant_v1_1_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mips_wrapper_behav xil_defaultlib.mips_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.register(regAddr=1)
Compiling module xil_defaultlib.register(regAddr=2)
Compiling module xil_defaultlib.register(regAddr=3)
Compiling module xil_defaultlib.register(regAddr=4)
Compiling module xil_defaultlib.register(regAddr=5)
Compiling module xil_defaultlib.register(regAddr=6)
Compiling module xil_defaultlib.register(regAddr=7)
Compiling module xil_defaultlib.register(regAddr=8)
Compiling module xil_defaultlib.register(regAddr=9)
Compiling module xil_defaultlib.register(regAddr=10)
Compiling module xil_defaultlib.register(regAddr=11)
Compiling module xil_defaultlib.register(regAddr=12)
Compiling module xil_defaultlib.register(regAddr=13)
Compiling module xil_defaultlib.register(regAddr=14)
Compiling module xil_defaultlib.register(regAddr=15)
Compiling module xil_defaultlib.register(regAddr=16)
Compiling module xil_defaultlib.register(regAddr=17)
Compiling module xil_defaultlib.register(regAddr=18)
Compiling module xil_defaultlib.register(regAddr=19)
Compiling module xil_defaultlib.register(regAddr=20)
Compiling module xil_defaultlib.register(regAddr=21)
Compiling module xil_defaultlib.register(regAddr=22)
Compiling module xil_defaultlib.register(regAddr=23)
Compiling module xil_defaultlib.register(regAddr=24)
Compiling module xil_defaultlib.register(regAddr=25)
Compiling module xil_defaultlib.register(regAddr=26)
Compiling module xil_defaultlib.register(regAddr=27)
Compiling module xil_defaultlib.register(regAddr=28)
Compiling module xil_defaultlib.register(regAddr=29)
Compiling module xil_defaultlib.register(regAddr=30)
Compiling module xil_defaultlib.register(regAddr=31)
Compiling module xil_defaultlib.RegFile_default
Compiling module xil_defaultlib.mips_RegFile_0_0
Compiling module xil_defaultlib.adder(width=32)
Compiling module xil_defaultlib.mips_adder_0_0
Compiling module xil_defaultlib.mips_adder_1_0
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mips_alu_0_0
Compiling module xlconstant_v1_1_7.xlconstant_v1_1_7_xlconstant(CON...
Compiling module xil_defaultlib.mips_xlconstant_0_0
Compiling module xil_defaultlib.dataMemory
Compiling module xil_defaultlib.mips_dataMemory_0_0
Compiling module xil_defaultlib.instructionMemory
Compiling module xil_defaultlib.mips_instructionMemory_0_0
Compiling module xil_defaultlib.mux(width=5)
Compiling module xil_defaultlib.mips_mux_0_0
Compiling module xil_defaultlib.mux(width=32)
Compiling module xil_defaultlib.mips_mux_1_0
Compiling module xil_defaultlib.mips_mux_2_0
Compiling module xil_defaultlib.mips_mux_3_0
Compiling module xil_defaultlib.mips_mux_0_1
Compiling module xil_defaultlib.programCounter
Compiling module xil_defaultlib.mips_programCounter_0_0
Compiling module xil_defaultlib.shiftLeft
Compiling module xil_defaultlib.mips_shiftLeft_0_0
Compiling module xil_defaultlib.signExtern
Compiling module xil_defaultlib.mips_signExtern_0_0
Compiling module xil_defaultlib.signExtern(inWidth=26,outWidth=2...
Compiling module xil_defaultlib.mips_signExtern_1_0
Compiling module xlconcat_v2_1_4.xlconcat_v2_1_4_xlconcat(IN0_WID...
Compiling module xil_defaultlib.mips_xlconcat_0_0
Compiling module xlslice_v1_0_2.xlslice_v1_0_2_xlslice(DIN_FROM=...
Compiling module xil_defaultlib.mips_xlslice_0_0
Compiling module xlslice_v1_0_2.xlslice_v1_0_2_xlslice(DIN_FROM=...
Compiling module xil_defaultlib.mips_xlslice_1_0
Compiling module xlslice_v1_0_2.xlslice_v1_0_2_xlslice(DIN_FROM=...
Compiling module xil_defaultlib.mips_xlslice_2_0
Compiling module xlslice_v1_0_2.xlslice_v1_0_2_xlslice(DIN_FROM=...
Compiling module xil_defaultlib.mips_xlslice_3_0
Compiling module xlslice_v1_0_2.xlslice_v1_0_2_xlslice(DIN_FROM=...
Compiling module xil_defaultlib.mips_xlslice_3_3
Compiling module xlslice_v1_0_2.xlslice_v1_0_2_xlslice(DIN_FROM=...
Compiling module xil_defaultlib.mips_xlslice_4_1
Compiling module xil_defaultlib.DataPath_imp_19NSZCT
Compiling module xil_defaultlib.controlLogic
Compiling module xil_defaultlib.mips_controlLogic_0_0
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.mips_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot mips_wrapper_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Testing/Pipelined-1 - Copy/mips.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mips_wrapper_behav -key {Behavioral:sim_1:Functional:mips_wrapper} -tclbatch {mips_wrapper.tcl} -protoinst "protoinst_files/mips.protoinst" -view {{F:/Testing/Pipelined-1 - Copy/mips_wrapper_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/mips.protoinst
Time resolution is 1 ps
open_wave_config {F:/Testing/Pipelined-1 - Copy/mips_wrapper_behav.wcfg}
source mips_wrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mips_wrapper_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:47 . Memory (MB): peak = 1339.926 ; gain = 5.914
add_force {/mips_wrapper/in_clock} -radix bin {1 0ns} {0 50ps} -repeat_every 100ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
current_wave_config {mips_wrapper_behav.wcfg}
mips_wrapper_behav.wcfg
add_wave {{/mips_wrapper/mips_i/DataPath/RegFile_0/inst/\regFile[9].reg_i }} 
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Testing/Pipelined-1 - Copy/mips.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'F:/Testing/Pipelined-1 - Copy/mips.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'mips_wrapper' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Testing/Pipelined-1 - Copy/mips.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mips_wrapper_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.srcs/sources_1/new/programCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module programCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.srcs/sources_1/new/signExtern.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signExtern
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.srcs/sources_1/new/dataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.srcs/sources_1/new/reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.srcs/sources_1/new/regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.srcs/sources_1/new/instructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.srcs/sources_1/new/shiftLeft.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftLeft
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.srcs/sources_1/new/AND_gate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_gate
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.srcs/sources_1/new/dff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.srcs/sources_1/new/controlLogic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlLogic
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.srcs/sources_1/new/DataFU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataFU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.srcs/sources_1/new/mux3in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3in
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_xlslice_0_0/sim/mips_xlslice_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlslice_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_programCounter_0_0/sim/mips_programCounter_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_programCounter_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_mux_2_0/sim/mips_mux_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_mux_3_0/sim/mips_mux_3_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux_3_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_signExtern_0_0/sim/mips_signExtern_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_signExtern_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_adder_1_0/sim/mips_adder_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_adder_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_dataMemory_0_0/sim/mips_dataMemory_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_dataMemory_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_xlslice_3_0/sim/mips_xlslice_3_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlslice_3_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_mux_0_1/sim/mips_mux_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_xlslice_3_3/sim/mips_xlslice_3_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlslice_3_3
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_xlslice_4_1/sim/mips_xlslice_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlslice_4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_xlconcat_0_0/sim/mips_xlconcat_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlconcat_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_adder_0_0/sim/mips_adder_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_adder_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_xlconstant_0_0/sim/mips_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_RegFile_0_0/sim/mips_RegFile_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_RegFile_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_alu_0_0/sim/mips_alu_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_alu_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_signExtern_1_0/sim/mips_signExtern_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_signExtern_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_mux_1_0/sim/mips_mux_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_mux_0_0/sim/mips_mux_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_instructionMemory_0_0/sim/mips_instructionMemory_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_instructionMemory_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_xlslice_1_0/sim/mips_xlslice_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlslice_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_xlslice_2_0/sim/mips_xlslice_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlslice_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_shiftLeft_0_0/sim/mips_shiftLeft_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_shiftLeft_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_AND_gate_0_0/sim/mips_AND_gate_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_AND_gate_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_dff_4_6/sim/mips_dff_4_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_dff_4_6
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_dff_4_7/sim/mips_dff_4_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_dff_4_7
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_dff_11_0/sim/mips_dff_11_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_dff_11_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_dff_9_1/sim/mips_dff_9_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_dff_9_1
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_dff_7_1/sim/mips_dff_7_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_dff_7_1
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_dff_1_0/sim/mips_dff_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_dff_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_dff_0_0/sim/mips_dff_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_dff_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_dff_4_3/sim/mips_dff_4_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_dff_4_3
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_dff_4_1/sim/mips_dff_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_dff_4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_dff_30_0/sim/mips_dff_30_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_dff_30_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_dff_12_0/sim/mips_dff_12_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_dff_12_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_dff_1_3/sim/mips_dff_1_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_dff_1_3
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_dff_4_2/sim/mips_dff_4_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_dff_4_2
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_dff_10_0/sim/mips_dff_10_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_dff_10_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_dff_9_0/sim/mips_dff_9_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_dff_9_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_dff_27_0/sim/mips_dff_27_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_dff_27_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_dff_28_0/sim/mips_dff_28_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_dff_28_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_dff_1_2/sim/mips_dff_1_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_dff_1_2
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_dff_4_4/sim/mips_dff_4_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_dff_4_4
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_dff_29_0/sim/mips_dff_29_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_dff_29_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_dff_16_0/sim/mips_dff_16_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_dff_16_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_dff_15_1/sim/mips_dff_15_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_dff_15_1
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_dff_4_0/sim/mips_dff_4_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_dff_4_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_dff_15_0/sim/mips_dff_15_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_dff_15_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_dff_1_1/sim/mips_dff_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_dff_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_dff_4_5/sim/mips_dff_4_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_dff_4_5
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_dff_3_0/sim/mips_dff_3_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_dff_3_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_dff_0_2/sim/mips_dff_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_dff_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_dff_26_0/sim/mips_dff_26_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_dff_26_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_dff_0_1/sim/mips_dff_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_dff_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_dff_3_1/sim/mips_dff_3_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_dff_3_1
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_controlLogic_0_0/sim/mips_controlLogic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_controlLogic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_dff_0_3/sim/mips_dff_0_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_dff_0_3
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_DataFU_0_0/sim/mips_DataFU_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_DataFU_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_xlslice_0_1/sim/mips_xlslice_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlslice_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_mux3in_0_0/sim/mips_mux3in_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux3in_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_mux3in_1_0/sim/mips_mux3in_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux3in_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/sim/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPath_imp_19NSZCT
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.gen/sources_1/bd/mips/hdl/mips_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_wrapper
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2156.539 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Testing/Pipelined-1 - Copy/mips.sim/sim_1/behav/xsim'
"xelab -wto ebdb6870328c4cb9a21545c6b6f97eef --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlslice_v1_0_2 -L xlconcat_v2_1_4 -L xlconstant_v1_1_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mips_wrapper_behav xil_defaultlib.mips_wrapper xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ebdb6870328c4cb9a21545c6b6f97eef --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlslice_v1_0_2 -L xlconcat_v2_1_4 -L xlconstant_v1_1_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mips_wrapper_behav xil_defaultlib.mips_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.register(regAddr=1)
Compiling module xil_defaultlib.register(regAddr=2)
Compiling module xil_defaultlib.register(regAddr=3)
Compiling module xil_defaultlib.register(regAddr=4)
Compiling module xil_defaultlib.register(regAddr=5)
Compiling module xil_defaultlib.register(regAddr=6)
Compiling module xil_defaultlib.register(regAddr=7)
Compiling module xil_defaultlib.register(regAddr=8)
Compiling module xil_defaultlib.register(regAddr=9)
Compiling module xil_defaultlib.register(regAddr=10)
Compiling module xil_defaultlib.register(regAddr=11)
Compiling module xil_defaultlib.register(regAddr=12)
Compiling module xil_defaultlib.register(regAddr=13)
Compiling module xil_defaultlib.register(regAddr=14)
Compiling module xil_defaultlib.register(regAddr=15)
Compiling module xil_defaultlib.register(regAddr=16)
Compiling module xil_defaultlib.register(regAddr=17)
Compiling module xil_defaultlib.register(regAddr=18)
Compiling module xil_defaultlib.register(regAddr=19)
Compiling module xil_defaultlib.register(regAddr=20)
Compiling module xil_defaultlib.register(regAddr=21)
Compiling module xil_defaultlib.register(regAddr=22)
Compiling module xil_defaultlib.register(regAddr=23)
Compiling module xil_defaultlib.register(regAddr=24)
Compiling module xil_defaultlib.register(regAddr=25)
Compiling module xil_defaultlib.register(regAddr=26)
Compiling module xil_defaultlib.register(regAddr=27)
Compiling module xil_defaultlib.register(regAddr=28)
Compiling module xil_defaultlib.register(regAddr=29)
Compiling module xil_defaultlib.register(regAddr=30)
Compiling module xil_defaultlib.register(regAddr=31)
Compiling module xil_defaultlib.RegFile_default
Compiling module xil_defaultlib.mips_RegFile_0_0
Compiling module xil_defaultlib.adder(width=32)
Compiling module xil_defaultlib.mips_adder_0_0
Compiling module xil_defaultlib.mips_adder_1_0
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mips_alu_0_0
Compiling module xlconstant_v1_1_7.xlconstant_v1_1_7_xlconstant(CON...
Compiling module xil_defaultlib.mips_xlconstant_0_0
Compiling module xil_defaultlib.dataMemory
Compiling module xil_defaultlib.mips_dataMemory_0_0
Compiling module xil_defaultlib.instructionMemory
Compiling module xil_defaultlib.mips_instructionMemory_0_0
Compiling module xil_defaultlib.mux(width=5)
Compiling module xil_defaultlib.mips_mux_0_0
Compiling module xil_defaultlib.mux(width=32)
Compiling module xil_defaultlib.mips_mux_1_0
Compiling module xil_defaultlib.mips_mux_2_0
Compiling module xil_defaultlib.mips_mux_3_0
Compiling module xil_defaultlib.mips_mux_0_1
Compiling module xil_defaultlib.programCounter
Compiling module xil_defaultlib.mips_programCounter_0_0
Compiling module xil_defaultlib.shiftLeft
Compiling module xil_defaultlib.mips_shiftLeft_0_0
Compiling module xil_defaultlib.signExtern
Compiling module xil_defaultlib.mips_signExtern_0_0
Compiling module xil_defaultlib.signExtern(inWidth=26,outWidth=2...
Compiling module xil_defaultlib.mips_signExtern_1_0
Compiling module xlconcat_v2_1_4.xlconcat_v2_1_4_xlconcat(IN0_WID...
Compiling module xil_defaultlib.mips_xlconcat_0_0
Compiling module xlslice_v1_0_2.xlslice_v1_0_2_xlslice(DIN_FROM=...
Compiling module xil_defaultlib.mips_xlslice_0_0
Compiling module xlslice_v1_0_2.xlslice_v1_0_2_xlslice(DIN_FROM=...
Compiling module xil_defaultlib.mips_xlslice_1_0
Compiling module xlslice_v1_0_2.xlslice_v1_0_2_xlslice(DIN_FROM=...
Compiling module xil_defaultlib.mips_xlslice_2_0
Compiling module xlslice_v1_0_2.xlslice_v1_0_2_xlslice(DIN_FROM=...
Compiling module xil_defaultlib.mips_xlslice_3_0
Compiling module xlslice_v1_0_2.xlslice_v1_0_2_xlslice(DIN_FROM=...
Compiling module xil_defaultlib.mips_xlslice_3_3
Compiling module xlslice_v1_0_2.xlslice_v1_0_2_xlslice(DIN_FROM=...
Compiling module xil_defaultlib.mips_xlslice_4_1
Compiling module xil_defaultlib.DataPath_imp_19NSZCT
Compiling module xil_defaultlib.controlLogic
Compiling module xil_defaultlib.mips_controlLogic_0_0
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.mips_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot mips_wrapper_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Testing/Pipelined-1 - Copy/mips.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mips_wrapper_behav -key {Behavioral:sim_1:Functional:mips_wrapper} -tclbatch {mips_wrapper.tcl} -protoinst "protoinst_files/mips.protoinst" -view {{F:/Testing/Pipelined-1 - Copy/mips_wrapper_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/mips.protoinst
Time resolution is 1 ps
open_wave_config {F:/Testing/Pipelined-1 - Copy/mips_wrapper_behav.wcfg}
source mips_wrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mips_wrapper_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:16 . Memory (MB): peak = 2156.539 ; gain = 0.000
current_wave_config {mips_wrapper_behav.wcfg}
mips_wrapper_behav.wcfg
add_wave {{/mips_wrapper/mips_i/DataPath/RegFile_0}} 
add_force {/mips_wrapper/in_clock} -radix bin {1 0ns} {0 50ps} -repeat_every 100ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Testing/Pipelined-1 - Copy/mips.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'F:/Testing/Pipelined-1 - Copy/mips.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'mips_wrapper' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Testing/Pipelined-1 - Copy/mips.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mips_wrapper_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Testing/Pipelined-1 - Copy/mips.sim/sim_1/behav/xsim'
"xelab -wto ebdb6870328c4cb9a21545c6b6f97eef --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlslice_v1_0_2 -L xlconcat_v2_1_4 -L xlconstant_v1_1_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mips_wrapper_behav xil_defaultlib.mips_wrapper xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ebdb6870328c4cb9a21545c6b6f97eef --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlslice_v1_0_2 -L xlconcat_v2_1_4 -L xlconstant_v1_1_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mips_wrapper_behav xil_defaultlib.mips_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Testing/Pipelined-1 - Copy/mips.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mips_wrapper_behav -key {Behavioral:sim_1:Functional:mips_wrapper} -tclbatch {mips_wrapper.tcl} -protoinst "protoinst_files/mips.protoinst" -view {{F:/Testing/Pipelined-1 - Copy/mips_wrapper_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/mips.protoinst
Time resolution is 1 ps
open_wave_config {F:/Testing/Pipelined-1 - Copy/mips_wrapper_behav.wcfg}
source mips_wrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mips_wrapper_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2156.539 ; gain = 0.000
add_force {/mips_wrapper/in_clock} -radix bin {1 0ns} {0 50ps} -repeat_every 100ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Testing/Pipelined-1 - Copy/mips.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'F:/Testing/Pipelined-1 - Copy/mips.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'mips_wrapper' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Testing/Pipelined-1 - Copy/mips.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mips_wrapper_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.srcs/sources_1/new/programCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module programCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.srcs/sources_1/new/signExtern.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signExtern
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.srcs/sources_1/new/dataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.srcs/sources_1/new/reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.srcs/sources_1/new/regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.srcs/sources_1/new/instructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.srcs/sources_1/new/shiftLeft.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftLeft
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.srcs/sources_1/new/AND_gate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_gate
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.srcs/sources_1/new/dff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.srcs/sources_1/new/controlLogic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlLogic
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.srcs/sources_1/new/DataFU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataFU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.srcs/sources_1/new/mux3in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3in
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_xlslice_0_0/sim/mips_xlslice_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlslice_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_programCounter_0_0/sim/mips_programCounter_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_programCounter_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_mux_2_0/sim/mips_mux_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_mux_3_0/sim/mips_mux_3_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux_3_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_signExtern_0_0/sim/mips_signExtern_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_signExtern_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_adder_1_0/sim/mips_adder_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_adder_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_dataMemory_0_0/sim/mips_dataMemory_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_dataMemory_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_xlslice_3_0/sim/mips_xlslice_3_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlslice_3_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_mux_0_1/sim/mips_mux_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_xlslice_3_3/sim/mips_xlslice_3_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlslice_3_3
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_xlslice_4_1/sim/mips_xlslice_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlslice_4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_xlconcat_0_0/sim/mips_xlconcat_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlconcat_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_adder_0_0/sim/mips_adder_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_adder_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_xlconstant_0_0/sim/mips_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_RegFile_0_0/sim/mips_RegFile_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_RegFile_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_alu_0_0/sim/mips_alu_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_alu_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_signExtern_1_0/sim/mips_signExtern_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_signExtern_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_mux_1_0/sim/mips_mux_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_mux_0_0/sim/mips_mux_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_instructionMemory_0_0/sim/mips_instructionMemory_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_instructionMemory_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_xlslice_1_0/sim/mips_xlslice_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlslice_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_xlslice_2_0/sim/mips_xlslice_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlslice_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_shiftLeft_0_0/sim/mips_shiftLeft_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_shiftLeft_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_AND_gate_0_0/sim/mips_AND_gate_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_AND_gate_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_dff_4_6/sim/mips_dff_4_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_dff_4_6
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_dff_4_7/sim/mips_dff_4_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_dff_4_7
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_dff_11_0/sim/mips_dff_11_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_dff_11_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_dff_9_1/sim/mips_dff_9_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_dff_9_1
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_dff_7_1/sim/mips_dff_7_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_dff_7_1
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_dff_1_0/sim/mips_dff_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_dff_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_dff_0_0/sim/mips_dff_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_dff_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_dff_4_3/sim/mips_dff_4_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_dff_4_3
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_dff_4_1/sim/mips_dff_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_dff_4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_dff_30_0/sim/mips_dff_30_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_dff_30_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_dff_12_0/sim/mips_dff_12_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_dff_12_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_dff_1_3/sim/mips_dff_1_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_dff_1_3
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_dff_4_2/sim/mips_dff_4_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_dff_4_2
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_dff_10_0/sim/mips_dff_10_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_dff_10_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_dff_9_0/sim/mips_dff_9_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_dff_9_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_dff_27_0/sim/mips_dff_27_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_dff_27_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_dff_28_0/sim/mips_dff_28_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_dff_28_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_dff_1_2/sim/mips_dff_1_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_dff_1_2
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_dff_4_4/sim/mips_dff_4_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_dff_4_4
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_dff_29_0/sim/mips_dff_29_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_dff_29_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_dff_16_0/sim/mips_dff_16_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_dff_16_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_dff_15_1/sim/mips_dff_15_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_dff_15_1
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_dff_4_0/sim/mips_dff_4_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_dff_4_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_dff_15_0/sim/mips_dff_15_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_dff_15_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_dff_1_1/sim/mips_dff_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_dff_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_dff_4_5/sim/mips_dff_4_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_dff_4_5
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_dff_3_0/sim/mips_dff_3_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_dff_3_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_dff_0_2/sim/mips_dff_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_dff_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_dff_26_0/sim/mips_dff_26_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_dff_26_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_dff_0_1/sim/mips_dff_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_dff_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_dff_3_1/sim/mips_dff_3_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_dff_3_1
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_controlLogic_0_0/sim/mips_controlLogic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_controlLogic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_dff_0_3/sim/mips_dff_0_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_dff_0_3
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_DataFU_0_0/sim/mips_DataFU_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_DataFU_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_xlslice_0_1/sim/mips_xlslice_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlslice_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_mux3in_0_0/sim/mips_mux3in_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux3in_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/ip/mips_mux3in_1_0/sim/mips_mux3in_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux3in_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.ip_user_files/bd/mips/sim/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPath_imp_19NSZCT
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Testing/Pipelined-1 - Copy/mips.gen/sources_1/bd/mips/hdl/mips_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_wrapper
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 2156.539 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '9' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Testing/Pipelined-1 - Copy/mips.sim/sim_1/behav/xsim'
"xelab -wto ebdb6870328c4cb9a21545c6b6f97eef --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlslice_v1_0_2 -L xlconcat_v2_1_4 -L xlconstant_v1_1_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mips_wrapper_behav xil_defaultlib.mips_wrapper xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ebdb6870328c4cb9a21545c6b6f97eef --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlslice_v1_0_2 -L xlconcat_v2_1_4 -L xlconstant_v1_1_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mips_wrapper_behav xil_defaultlib.mips_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.register(regAddr=1)
Compiling module xil_defaultlib.register(regAddr=2)
Compiling module xil_defaultlib.register(regAddr=3)
Compiling module xil_defaultlib.register(regAddr=4)
Compiling module xil_defaultlib.register(regAddr=5)
Compiling module xil_defaultlib.register(regAddr=6)
Compiling module xil_defaultlib.register(regAddr=7)
Compiling module xil_defaultlib.register(regAddr=8)
Compiling module xil_defaultlib.register(regAddr=9)
Compiling module xil_defaultlib.register(regAddr=10)
Compiling module xil_defaultlib.register(regAddr=11)
Compiling module xil_defaultlib.register(regAddr=12)
Compiling module xil_defaultlib.register(regAddr=13)
Compiling module xil_defaultlib.register(regAddr=14)
Compiling module xil_defaultlib.register(regAddr=15)
Compiling module xil_defaultlib.register(regAddr=16)
Compiling module xil_defaultlib.register(regAddr=17)
Compiling module xil_defaultlib.register(regAddr=18)
Compiling module xil_defaultlib.register(regAddr=19)
Compiling module xil_defaultlib.register(regAddr=20)
Compiling module xil_defaultlib.register(regAddr=21)
Compiling module xil_defaultlib.register(regAddr=22)
Compiling module xil_defaultlib.register(regAddr=23)
Compiling module xil_defaultlib.register(regAddr=24)
Compiling module xil_defaultlib.register(regAddr=25)
Compiling module xil_defaultlib.register(regAddr=26)
Compiling module xil_defaultlib.register(regAddr=27)
Compiling module xil_defaultlib.register(regAddr=28)
Compiling module xil_defaultlib.register(regAddr=29)
Compiling module xil_defaultlib.register(regAddr=30)
Compiling module xil_defaultlib.register(regAddr=31)
Compiling module xil_defaultlib.RegFile_default
Compiling module xil_defaultlib.mips_RegFile_0_0
Compiling module xil_defaultlib.adder(width=32)
Compiling module xil_defaultlib.mips_adder_0_0
Compiling module xil_defaultlib.mips_adder_1_0
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mips_alu_0_0
Compiling module xlconstant_v1_1_7.xlconstant_v1_1_7_xlconstant(CON...
Compiling module xil_defaultlib.mips_xlconstant_0_0
Compiling module xil_defaultlib.dataMemory
Compiling module xil_defaultlib.mips_dataMemory_0_0
Compiling module xil_defaultlib.instructionMemory
Compiling module xil_defaultlib.mips_instructionMemory_0_0
Compiling module xil_defaultlib.mux(width=5)
Compiling module xil_defaultlib.mips_mux_0_0
Compiling module xil_defaultlib.mux(width=32)
Compiling module xil_defaultlib.mips_mux_1_0
Compiling module xil_defaultlib.mips_mux_2_0
Compiling module xil_defaultlib.mips_mux_3_0
Compiling module xil_defaultlib.mips_mux_0_1
Compiling module xil_defaultlib.programCounter
Compiling module xil_defaultlib.mips_programCounter_0_0
Compiling module xil_defaultlib.shiftLeft
Compiling module xil_defaultlib.mips_shiftLeft_0_0
Compiling module xil_defaultlib.signExtern
Compiling module xil_defaultlib.mips_signExtern_0_0
Compiling module xil_defaultlib.signExtern(inWidth=26,outWidth=2...
Compiling module xil_defaultlib.mips_signExtern_1_0
Compiling module xlconcat_v2_1_4.xlconcat_v2_1_4_xlconcat(IN0_WID...
Compiling module xil_defaultlib.mips_xlconcat_0_0
Compiling module xlslice_v1_0_2.xlslice_v1_0_2_xlslice(DIN_FROM=...
Compiling module xil_defaultlib.mips_xlslice_0_0
Compiling module xlslice_v1_0_2.xlslice_v1_0_2_xlslice(DIN_FROM=...
Compiling module xil_defaultlib.mips_xlslice_1_0
Compiling module xlslice_v1_0_2.xlslice_v1_0_2_xlslice(DIN_FROM=...
Compiling module xil_defaultlib.mips_xlslice_2_0
Compiling module xlslice_v1_0_2.xlslice_v1_0_2_xlslice(DIN_FROM=...
Compiling module xil_defaultlib.mips_xlslice_3_0
Compiling module xlslice_v1_0_2.xlslice_v1_0_2_xlslice(DIN_FROM=...
Compiling module xil_defaultlib.mips_xlslice_3_3
Compiling module xlslice_v1_0_2.xlslice_v1_0_2_xlslice(DIN_FROM=...
Compiling module xil_defaultlib.mips_xlslice_4_1
Compiling module xil_defaultlib.DataPath_imp_19NSZCT
Compiling module xil_defaultlib.controlLogic
Compiling module xil_defaultlib.mips_controlLogic_0_0
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.mips_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot mips_wrapper_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Testing/Pipelined-1 - Copy/mips.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mips_wrapper_behav -key {Behavioral:sim_1:Functional:mips_wrapper} -tclbatch {mips_wrapper.tcl} -protoinst "protoinst_files/mips.protoinst" -view {{F:/Testing/Pipelined-1 - Copy/mips_wrapper_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/mips.protoinst
Time resolution is 1 ps
open_wave_config {F:/Testing/Pipelined-1 - Copy/mips_wrapper_behav.wcfg}
source mips_wrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mips_wrapper_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:01:00 . Memory (MB): peak = 2156.539 ; gain = 0.000
add_force {/mips_wrapper/in_clock} -radix bin {1 0ns} {0 50ps} -repeat_every 100ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
save_wave_config {F:/Testing/Pipelined-1 - Copy/mips_wrapper_behav.wcfg}
open_bd_design {F:/Testing/Pipelined-1 - Copy/mips.srcs/sources_1/bd/mips/mips.bd}
update_module_reference mips_instructionMemory_0_0
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'F:/Testing/Pipelined-1 - Copy/mips.srcs/sources_1/bd/mips/mips.bd'
INFO: [IP_Flow 19-1972] Upgraded mips_instructionMemory_0_0 from instructionMemory_v1_0 1.0 to instructionMemory_v1_0 1.0
Wrote  : <F:\Testing\Pipelined-1 - Copy\mips.srcs\sources_1\bd\mips\mips.bd> 
Wrote  : <F:/Testing/Pipelined-1 - Copy/mips.srcs/sources_1/bd/mips/ui/bd_e0a3b57f.ui> 
