// Seed: 3475212497
module module_0 (
    input id_0,
    output id_1,
    input logic id_2,
    output id_3,
    input id_4,
    output id_5,
    input id_6,
    input id_7,
    input id_8,
    input id_9,
    input id_10,
    input id_11,
    output id_12,
    input id_13,
    output reg id_14,
    output id_15,
    input id_16,
    input logic id_17,
    input reg id_18,
    output id_19
);
  logic id_20;
  logic id_21;
  assign id_19 = id_9;
  initial begin
    @(posedge 1'b0);
    id_1[1'b0] <= id_18;
    id_12 <= id_8 - 1;
    id_14 <= id_16;
  end
endmodule
