/********************************************************************************
 * Broadcom Proprietary and Confidential. (c)2017 Broadcom. All rights reserved.
 *
 * This program is the proprietary software of Broadcom and/or its
 * licensors, and may only be used, duplicated, modified or distributed pursuant
 * to the terms and conditions of a separate, written license agreement executed
 * between you and Broadcom (an "Authorized License").  Except as set forth in
 * an Authorized License, Broadcom grants no license (express or implied), right
 * to use, or waiver of any kind with respect to the Software, and Broadcom
 * expressly reserves all rights in and to the Software and all intellectual
 * property rights therein.  IF YOU HAVE NO AUTHORIZED LICENSE, THEN YOU
 * HAVE NO RIGHT TO USE THIS SOFTWARE IN ANY WAY, AND SHOULD IMMEDIATELY
 * NOTIFY BROADCOM AND DISCONTINUE ALL USE OF THE SOFTWARE.
 *
 * Except as expressly set forth in the Authorized License,
 *
 * 1. This program, including its structure, sequence and organization,
 *    constitutes the valuable trade secrets of Broadcom, and you shall use all
 *    reasonable efforts to protect the confidentiality thereof, and to use
 *    this information only in connection with your use of Broadcom integrated
 *    circuit products.
 *
 * 2. TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED "AS IS"
 *    AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES, REPRESENTATIONS OR
 *    WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT
 *    TO THE SOFTWARE.  BROADCOM SPECIFICALLY DISCLAIMS ANY AND ALL IMPLIED
 *    WARRANTIES OF TITLE, MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A
 *    PARTICULAR PURPOSE, LACK OF VIRUSES, ACCURACY OR COMPLETENESS, QUIET
 *    ENJOYMENT, QUIET POSSESSION OR CORRESPONDENCE TO DESCRIPTION. YOU ASSUME
 *    THE ENTIRE RISK ARISING OUT OF USE OR PERFORMANCE OF THE SOFTWARE.
 *
 * 3. TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL BROADCOM OR ITS
 *    LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL, INCIDENTAL, SPECIAL, INDIRECT,
 *    OR EXEMPLARY DAMAGES WHATSOEVER ARISING OUT OF OR IN ANY WAY RELATING TO
 *    YOUR USE OF OR INABILITY TO USE THE SOFTWARE EVEN IF BROADCOM HAS BEEN
 *    ADVISED OF THE POSSIBILITY OF SUCH DAMAGES; OR (ii) ANY AMOUNT IN EXCESS
 *    OF THE AMOUNT ACTUALLY PAID FOR THE SOFTWARE ITSELF OR U.S. $1, WHICHEVER
 *    IS GREATER. THESE LIMITATIONS SHALL APPLY NOTWITHSTANDING ANY FAILURE OF
 *    ESSENTIAL PURPOSE OF ANY LIMITED REMEDY.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 * The launch point for all information concerning RDB is found at:
 *   http://bcgbu.broadcom.com/RDB/SitePages/Home.aspx
 *
 * Date:           Generated on               Fri Feb  3 03:57:50 2017
 *                 Full Compile MD5 Checksum  a1c6c8febe8655e5f88617a38e9f3696
 *                     (minus title and desc)
 *                 MD5 Checksum               918b80f3bbb6ba9c70cb6227fdd48d46
 *
 * lock_release:   r_1099
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     1255
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *                 Script Source              projects/stbgit/bin/gen_rdb.pl
 *                 DVTSWVER                   LOCAL
 *
 *
********************************************************************************/

#ifndef BCHP_XPT_MEMDMA_MCPB_H__
#define BCHP_XPT_MEMDMA_MCPB_H__

/***************************************************************************
 *XPT_MEMDMA_MCPB - MCPB Top Control Registers
 ***************************************************************************/
#define BCHP_XPT_MEMDMA_MCPB_RUN_SET_CLEAR       0x02260400 /* [RW][32] Set and Clear for the RUN bit */
#define BCHP_XPT_MEMDMA_MCPB_WAKE_SET            0x02260404 /* [RW][32] Set for the WAKE bit */
#define BCHP_XPT_MEMDMA_MCPB_WAKE_MODE_SET_CLEAR 0x02260408 /* [RW][32] Set and Clear for the WAKE_MODE bit */
#define BCHP_XPT_MEMDMA_MCPB_BUFF_DATA_RDY_SET   0x0226040c /* [RW][32] Set for the BUFF_DATA_RDY bit */
#define BCHP_XPT_MEMDMA_MCPB_PAUSE_AT_DESC_READ_CLEAR 0x02260410 /* [RW][32] Clear for the PAUSE_AT_DESC_READ bit */
#define BCHP_XPT_MEMDMA_MCPB_PAUSE_AT_DESC_END_CLEAR 0x02260414 /* [RW][32] Clear for the PAUSE_AT_DESC_END bit */
#define BCHP_XPT_MEMDMA_MCPB_PAUSE_AFTER_GROUP_PACKETS_CLEAR 0x02260418 /* [RW][32] Clear for the PAUSE_AFTER_GROUP_PACKETS bit */
#define BCHP_XPT_MEMDMA_MCPB_CRC_COMPARE_ERROR_PAUSE_CLEAR 0x0226041c /* [RW][32] Clear for the CRC_COMPARE_ERROR_PAUSE bit */
#define BCHP_XPT_MEMDMA_MCPB_MICRO_PAUSE_SET_CLEAR 0x02260420 /* [RW][32] Set and Clear for the MICRO_PAUSE bit */
#define BCHP_XPT_MEMDMA_MCPB_RUN_STATUS_0_31     0x02260424 /* [RO][32] Run status for all the PB channels */
#define BCHP_XPT_MEMDMA_MCPB_WAKE_STATUS_0_31    0x02260428 /* [RO][32] Wake status for all the PB channels */
#define BCHP_XPT_MEMDMA_MCPB_WAKE_MODE_STATUS_0_31 0x0226042c /* [RO][32] Wake Mode status for all the PB channels */
#define BCHP_XPT_MEMDMA_MCPB_PAUSE_AT_DESC_READ_STATUS_0_31 0x02260430 /* [RO][32] Pause at descriptor read status for all the PB channels */
#define BCHP_XPT_MEMDMA_MCPB_PAUSE_AT_DESC_END_STATUS_0_31 0x02260434 /* [RO][32] Pause at descriptor end status for all the PB channels */
#define BCHP_XPT_MEMDMA_MCPB_PAUSE_AFTER_GROUP_PACKETS_STATUS_0_31 0x02260438 /* [RO][32] Pause after group of packets status for all the PB channels */
#define BCHP_XPT_MEMDMA_MCPB_CRC_COMPARE_ERROR_PAUSE_STATUS_0_31 0x0226043c /* [RO][32] CRC compare error pause status for all the PB channels */
#define BCHP_XPT_MEMDMA_MCPB_MICRO_PAUSE_STATUS_0_31 0x02260440 /* [RO][32] Micro Pause status for all the PB channels */
#define BCHP_XPT_MEMDMA_MCPB_FINAL_PAUSE_STATUS_0_31 0x02260444 /* [RO][32] Final Pause status for all the PB channels */
#define BCHP_XPT_MEMDMA_MCPB_HW_PAUSE_STATUS_0_31 0x02260448 /* [RO][32] Hardware Pause status for all the PB channels */
#define BCHP_XPT_MEMDMA_MCPB_DESC_RD_IN_PROGRESS_0_31 0x0226044c /* [RW][32] Descriptor Read in Progress status flag */
#define BCHP_XPT_MEMDMA_MCPB_DATA_RD_IN_PROGRESS_0_31 0x02260450 /* [RW][32] Data Read in Progress status flag */
#define BCHP_XPT_MEMDMA_MCPB_BBUFF_RD_IN_PROGRESS_0_31 0x02260454 /* [RW][32] Burst Buffer Read in Progress status flag */
#define BCHP_XPT_MEMDMA_MCPB_LAST_DESC_REACHED_0_31 0x02260458 /* [RW][32] Last Descriptor Reached status flag */
#define BCHP_XPT_MEMDMA_MCPB_BUFF_DATA_RDY_0_31  0x0226045c /* [RO][32] Buffer data ready status flag */
#define BCHP_XPT_MEMDMA_MCPB_FIRST_DATA_RD_OPN_PRIORITY_0_31 0x02260460 /* [RW][32] First data read operation priority flag */
#define BCHP_XPT_MEMDMA_MCPB_MISC_INTR_STATUS_CLR 0x02260464 /* [CFG][32] Clearing of Debug interrupt status fields */
#define BCHP_XPT_MEMDMA_MCPB_CH0_MISC_INTR_STATUS 0x02260468 /* [RO][32] Misc interrupt status field for MCPB channel 0 */
#define BCHP_XPT_MEMDMA_MCPB_CH1_MISC_INTR_STATUS 0x0226046c /* [RO][32] Misc interrupt status field for MCPB channel 1 */
#define BCHP_XPT_MEMDMA_MCPB_CH2_MISC_INTR_STATUS 0x02260470 /* [RO][32] Misc interrupt status field for MCPB channel 2 */
#define BCHP_XPT_MEMDMA_MCPB_CH3_MISC_INTR_STATUS 0x02260474 /* [RO][32] Misc interrupt status field for MCPB channel 3 */
#define BCHP_XPT_MEMDMA_MCPB_CH4_MISC_INTR_STATUS 0x02260478 /* [RO][32] Misc interrupt status field for MCPB channel 4 */
#define BCHP_XPT_MEMDMA_MCPB_CH5_MISC_INTR_STATUS 0x0226047c /* [RO][32] Misc interrupt status field for MCPB channel 5 */
#define BCHP_XPT_MEMDMA_MCPB_CH6_MISC_INTR_STATUS 0x02260480 /* [RO][32] Misc interrupt status field for MCPB channel 6 */
#define BCHP_XPT_MEMDMA_MCPB_CH7_MISC_INTR_STATUS 0x02260484 /* [RO][32] Misc interrupt status field for MCPB channel 7 */
#define BCHP_XPT_MEMDMA_MCPB_CH8_MISC_INTR_STATUS 0x02260488 /* [RO][32] Misc interrupt status field for MCPB channel 8 */
#define BCHP_XPT_MEMDMA_MCPB_CH9_MISC_INTR_STATUS 0x0226048c /* [RO][32] Misc interrupt status field for MCPB channel 9 */
#define BCHP_XPT_MEMDMA_MCPB_CH10_MISC_INTR_STATUS 0x02260490 /* [RO][32] Misc interrupt status field for MCPB channel 10 */
#define BCHP_XPT_MEMDMA_MCPB_CH11_MISC_INTR_STATUS 0x02260494 /* [RO][32] Misc interrupt status field for MCPB channel 11 */
#define BCHP_XPT_MEMDMA_MCPB_CH12_MISC_INTR_STATUS 0x02260498 /* [RO][32] Misc interrupt status field for MCPB channel 12 */
#define BCHP_XPT_MEMDMA_MCPB_CH13_MISC_INTR_STATUS 0x0226049c /* [RO][32] Misc interrupt status field for MCPB channel 13 */
#define BCHP_XPT_MEMDMA_MCPB_CH14_MISC_INTR_STATUS 0x022604a0 /* [RO][32] Misc interrupt status field for MCPB channel 14 */
#define BCHP_XPT_MEMDMA_MCPB_CH15_MISC_INTR_STATUS 0x022604a4 /* [RO][32] Misc interrupt status field for MCPB channel 15 */
#define BCHP_XPT_MEMDMA_MCPB_CH16_MISC_INTR_STATUS 0x022604a8 /* [RO][32] Misc interrupt status field for MCPB channel 16 */
#define BCHP_XPT_MEMDMA_MCPB_CH17_MISC_INTR_STATUS 0x022604ac /* [RO][32] Misc interrupt status field for MCPB channel 17 */
#define BCHP_XPT_MEMDMA_MCPB_CH18_MISC_INTR_STATUS 0x022604b0 /* [RO][32] Misc interrupt status field for MCPB channel 18 */
#define BCHP_XPT_MEMDMA_MCPB_CH19_MISC_INTR_STATUS 0x022604b4 /* [RO][32] Misc interrupt status field for MCPB channel 19 */
#define BCHP_XPT_MEMDMA_MCPB_CH20_MISC_INTR_STATUS 0x022604b8 /* [RO][32] Misc interrupt status field for MCPB channel 20 */
#define BCHP_XPT_MEMDMA_MCPB_CH21_MISC_INTR_STATUS 0x022604bc /* [RO][32] Misc interrupt status field for MCPB channel 21 */
#define BCHP_XPT_MEMDMA_MCPB_CH22_MISC_INTR_STATUS 0x022604c0 /* [RO][32] Misc interrupt status field for MCPB channel 22 */
#define BCHP_XPT_MEMDMA_MCPB_CH23_MISC_INTR_STATUS 0x022604c4 /* [RO][32] Misc interrupt status field for MCPB channel 23 */
#define BCHP_XPT_MEMDMA_MCPB_CH24_MISC_INTR_STATUS 0x022604c8 /* [RO][32] Misc interrupt status field for MCPB channel 24 */
#define BCHP_XPT_MEMDMA_MCPB_CH25_MISC_INTR_STATUS 0x022604cc /* [RO][32] Misc interrupt status field for MCPB channel 25 */
#define BCHP_XPT_MEMDMA_MCPB_CH26_MISC_INTR_STATUS 0x022604d0 /* [RO][32] Misc interrupt status field for MCPB channel 26 */
#define BCHP_XPT_MEMDMA_MCPB_CH27_MISC_INTR_STATUS 0x022604d4 /* [RO][32] Misc interrupt status field for MCPB channel 27 */
#define BCHP_XPT_MEMDMA_MCPB_CH28_MISC_INTR_STATUS 0x022604d8 /* [RO][32] Misc interrupt status field for MCPB channel 28 */
#define BCHP_XPT_MEMDMA_MCPB_CH29_MISC_INTR_STATUS 0x022604dc /* [RO][32] Misc interrupt status field for MCPB channel 29 */
#define BCHP_XPT_MEMDMA_MCPB_CH30_MISC_INTR_STATUS 0x022604e0 /* [RO][32] Misc interrupt status field for MCPB channel 30 */
#define BCHP_XPT_MEMDMA_MCPB_CH31_MISC_INTR_STATUS 0x022604e4 /* [RO][32] Misc interrupt status field for MCPB channel 31 */
#define BCHP_XPT_MEMDMA_MCPB_BBUFF_SLOT_FULL_STATUS_0_31 0x022604e8 /* [RO][32] Burst buffer slot fullness status */
#define BCHP_XPT_MEMDMA_MCPB_BBUFF_SLOT_COMMIT   0x022604ec /* [RW][32] Burst buffer slot commit command */
#define BCHP_XPT_MEMDMA_MCPB_BBUFF_SLOT0_IN_USE_STATUS_0_31 0x022604f0 /* [RO][32] Burst buffer slot0 in use status for all channels */
#define BCHP_XPT_MEMDMA_MCPB_BBUFF_SLOT1_IN_USE_STATUS_0_31 0x022604f4 /* [RO][32] Burst buffer slot1 in use status for all channels */
#define BCHP_XPT_MEMDMA_MCPB_BBUFF_SLOT2_IN_USE_STATUS_0_31 0x022604f8 /* [RO][32] Burst buffer slot2 in use status for all channels */
#define BCHP_XPT_MEMDMA_MCPB_BBUFF0_DESC_SLOT_NUM_STATUS_0_31 0x022604fc /* [RO][32] Descriptor slot number used by the burst buffer slot 0 for all channels */
#define BCHP_XPT_MEMDMA_MCPB_BBUFF1_DESC_SLOT_NUM_STATUS_0_31 0x02260500 /* [RO][32] Descriptor slot number used by the burst buffer slot 1 for all channels */
#define BCHP_XPT_MEMDMA_MCPB_BBUFF2_DESC_SLOT_NUM_STATUS_0_31 0x02260504 /* [RO][32] Descriptor slot number used by the burst buffer slot 2 for all channels */
#define BCHP_XPT_MEMDMA_MCPB_ON_CHIP_DESC_TYPE_CTRL_0_31 0x02260508 /* [RW][32] On chip descriptor type for channels 0 - 31 */
#define BCHP_XPT_MEMDMA_MCPB_DATA_FEED_MECHANISM_0_15 0x0226050c /* [CFG][32] Data feed mechanism for channels 0 to 15 */
#define BCHP_XPT_MEMDMA_MCPB_DATA_FEED_MECHANISM_16_31 0x02260510 /* [CFG][32] Data feed mechanism for channels 16 to 31 */
#define BCHP_XPT_MEMDMA_MCPB_ON_CHIP_DESC_FIFO_EMPTY_0_31 0x02260514 /* [RO][32] On chip descriptor FIFO status for PB channels 0 - 31. */
#define BCHP_XPT_MEMDMA_MCPB_DMA_COMMITTED_BUFF_EMPTY_STATUS_0_31 0x02260518 /* [RO][32] DMA committed buffer emptiness status for channels 0 - 31. */
#define BCHP_XPT_MEMDMA_MCPB_PKT_IN_SMU_STATUS_0_31 0x0226051c /* [RO][32] Status to indicate that there is packet slot being processed in SMU */
#define BCHP_XPT_MEMDMA_MCPB_RUN_INVALID_SET_CLEAR 0x02260520 /* [RW][32] Set and Clear Run Invalid */
#define BCHP_XPT_MEMDMA_MCPB_RUN_INVALID_STATUS_0_31 0x02260524 /* [RO][32] Run Invalid status */
#define BCHP_XPT_MEMDMA_MCPB_CHANNEL_PRIORITY_SET 0x02260528 /* [RW][32] Set priority for channel arbitration */
#define BCHP_XPT_MEMDMA_MCPB_CHANNEL_PRIORITY_STATUS_0_15 0x0226052c /* [RO][32] Channel priority status for channels 0 to 15 */
#define BCHP_XPT_MEMDMA_MCPB_CHANNEL_PRIORITY_STATUS_16_31 0x02260530 /* [RO][32] Channel priority status for channels 16 to 31 */
#define BCHP_XPT_MEMDMA_MCPB_BAND_PAUSE_MAPPING_VECTOR_0 0x02260534 /* [RW][32] MCPB Band pause mapping vector for channel 0 */
#define BCHP_XPT_MEMDMA_MCPB_BAND_PAUSE_MAPPING_VECTOR_1 0x02260538 /* [RW][32] MCPB Band pause mapping vector for channel 1 */
#define BCHP_XPT_MEMDMA_MCPB_BAND_PAUSE_MAPPING_VECTOR_2 0x0226053c /* [RW][32] MCPB Band pause mapping vector for channel 2 */
#define BCHP_XPT_MEMDMA_MCPB_BAND_PAUSE_MAPPING_VECTOR_3 0x02260540 /* [RW][32] MCPB Band pause mapping vector for channel 3 */
#define BCHP_XPT_MEMDMA_MCPB_BAND_PAUSE_MAPPING_VECTOR_4 0x02260544 /* [RW][32] MCPB Band pause mapping vector for channel 4 */
#define BCHP_XPT_MEMDMA_MCPB_BAND_PAUSE_MAPPING_VECTOR_5 0x02260548 /* [RW][32] MCPB Band pause mapping vector for channel 5 */
#define BCHP_XPT_MEMDMA_MCPB_BAND_PAUSE_MAPPING_VECTOR_6 0x0226054c /* [RW][32] MCPB Band pause mapping vector for channel 6 */
#define BCHP_XPT_MEMDMA_MCPB_BAND_PAUSE_MAPPING_VECTOR_7 0x02260550 /* [RW][32] MCPB Band pause mapping vector for channel 7 */
#define BCHP_XPT_MEMDMA_MCPB_BAND_PAUSE_MAPPING_VECTOR_8 0x02260554 /* [RW][32] MCPB Band pause mapping vector for channel 8 */
#define BCHP_XPT_MEMDMA_MCPB_BAND_PAUSE_MAPPING_VECTOR_9 0x02260558 /* [RW][32] MCPB Band pause mapping vector for channel 9 */
#define BCHP_XPT_MEMDMA_MCPB_BAND_PAUSE_MAPPING_VECTOR_10 0x0226055c /* [RW][32] MCPB Band pause mapping vector for channel 10 */
#define BCHP_XPT_MEMDMA_MCPB_BAND_PAUSE_MAPPING_VECTOR_11 0x02260560 /* [RW][32] MCPB Band pause mapping vector for channel 11 */
#define BCHP_XPT_MEMDMA_MCPB_BAND_PAUSE_MAPPING_VECTOR_12 0x02260564 /* [RW][32] MCPB Band pause mapping vector for channel 12 */
#define BCHP_XPT_MEMDMA_MCPB_BAND_PAUSE_MAPPING_VECTOR_13 0x02260568 /* [RW][32] MCPB Band pause mapping vector for channel 13 */
#define BCHP_XPT_MEMDMA_MCPB_BAND_PAUSE_MAPPING_VECTOR_14 0x0226056c /* [RW][32] MCPB Band pause mapping vector for channel 14 */
#define BCHP_XPT_MEMDMA_MCPB_BAND_PAUSE_MAPPING_VECTOR_15 0x02260570 /* [RW][32] MCPB Band pause mapping vector for channel 15 */
#define BCHP_XPT_MEMDMA_MCPB_BAND_PAUSE_MAPPING_VECTOR_16 0x02260574 /* [RW][32] MCPB Band pause mapping vector for channel 16 */
#define BCHP_XPT_MEMDMA_MCPB_BAND_PAUSE_MAPPING_VECTOR_17 0x02260578 /* [RW][32] MCPB Band pause mapping vector for channel 17 */
#define BCHP_XPT_MEMDMA_MCPB_BAND_PAUSE_MAPPING_VECTOR_18 0x0226057c /* [RW][32] MCPB Band pause mapping vector for channel 18 */
#define BCHP_XPT_MEMDMA_MCPB_BAND_PAUSE_MAPPING_VECTOR_19 0x02260580 /* [RW][32] MCPB Band pause mapping vector for channel 19 */
#define BCHP_XPT_MEMDMA_MCPB_BAND_PAUSE_MAPPING_VECTOR_20 0x02260584 /* [RW][32] MCPB Band pause mapping vector for channel 20 */
#define BCHP_XPT_MEMDMA_MCPB_BAND_PAUSE_MAPPING_VECTOR_21 0x02260588 /* [RW][32] MCPB Band pause mapping vector for channel 21 */
#define BCHP_XPT_MEMDMA_MCPB_BAND_PAUSE_MAPPING_VECTOR_22 0x0226058c /* [RW][32] MCPB Band pause mapping vector for channel 22 */
#define BCHP_XPT_MEMDMA_MCPB_BAND_PAUSE_MAPPING_VECTOR_23 0x02260590 /* [RW][32] MCPB Band pause mapping vector for channel 23 */
#define BCHP_XPT_MEMDMA_MCPB_BAND_PAUSE_MAPPING_VECTOR_24 0x02260594 /* [RW][32] MCPB Band pause mapping vector for channel 24 */
#define BCHP_XPT_MEMDMA_MCPB_BAND_PAUSE_MAPPING_VECTOR_25 0x02260598 /* [RW][32] MCPB Band pause mapping vector for channel 25 */
#define BCHP_XPT_MEMDMA_MCPB_BAND_PAUSE_MAPPING_VECTOR_26 0x0226059c /* [RW][32] MCPB Band pause mapping vector for channel 26 */
#define BCHP_XPT_MEMDMA_MCPB_BAND_PAUSE_MAPPING_VECTOR_27 0x022605a0 /* [RW][32] MCPB Band pause mapping vector for channel 27 */
#define BCHP_XPT_MEMDMA_MCPB_BAND_PAUSE_MAPPING_VECTOR_28 0x022605a4 /* [RW][32] MCPB Band pause mapping vector for channel 28 */
#define BCHP_XPT_MEMDMA_MCPB_BAND_PAUSE_MAPPING_VECTOR_29 0x022605a8 /* [RW][32] MCPB Band pause mapping vector for channel 29 */
#define BCHP_XPT_MEMDMA_MCPB_BAND_PAUSE_MAPPING_VECTOR_30 0x022605ac /* [RW][32] MCPB Band pause mapping vector for channel 30 */
#define BCHP_XPT_MEMDMA_MCPB_BAND_PAUSE_MAPPING_VECTOR_31 0x022605b0 /* [RW][32] MCPB Band pause mapping vector for channel 31 */
#define BCHP_XPT_MEMDMA_MCPB_CH0_PARSER_BAND_ID_CTRL 0x022605b4 /* [RW][32] Parser Band ID control for channel 0 */
#define BCHP_XPT_MEMDMA_MCPB_CH1_PARSER_BAND_ID_CTRL 0x022605b8 /* [RW][32] Parser Band ID control for channel 1 */
#define BCHP_XPT_MEMDMA_MCPB_CH2_PARSER_BAND_ID_CTRL 0x022605bc /* [RW][32] Parser Band ID control for channel 2 */
#define BCHP_XPT_MEMDMA_MCPB_CH3_PARSER_BAND_ID_CTRL 0x022605c0 /* [RW][32] Parser Band ID control for channel 3 */
#define BCHP_XPT_MEMDMA_MCPB_CH4_PARSER_BAND_ID_CTRL 0x022605c4 /* [RW][32] Parser Band ID control for channel 4 */
#define BCHP_XPT_MEMDMA_MCPB_CH5_PARSER_BAND_ID_CTRL 0x022605c8 /* [RW][32] Parser Band ID control for channel 5 */
#define BCHP_XPT_MEMDMA_MCPB_CH6_PARSER_BAND_ID_CTRL 0x022605cc /* [RW][32] Parser Band ID control for channel 6 */
#define BCHP_XPT_MEMDMA_MCPB_CH7_PARSER_BAND_ID_CTRL 0x022605d0 /* [RW][32] Parser Band ID control for channel 7 */
#define BCHP_XPT_MEMDMA_MCPB_CH8_PARSER_BAND_ID_CTRL 0x022605d4 /* [RW][32] Parser Band ID control for channel 8 */
#define BCHP_XPT_MEMDMA_MCPB_CH9_PARSER_BAND_ID_CTRL 0x022605d8 /* [RW][32] Parser Band ID control for channel 9 */
#define BCHP_XPT_MEMDMA_MCPB_CH10_PARSER_BAND_ID_CTRL 0x022605dc /* [RW][32] Parser Band ID control for channel 10 */
#define BCHP_XPT_MEMDMA_MCPB_CH11_PARSER_BAND_ID_CTRL 0x022605e0 /* [RW][32] Parser Band ID control for channel 11 */
#define BCHP_XPT_MEMDMA_MCPB_CH12_PARSER_BAND_ID_CTRL 0x022605e4 /* [RW][32] Parser Band ID control for channel 12 */
#define BCHP_XPT_MEMDMA_MCPB_CH13_PARSER_BAND_ID_CTRL 0x022605e8 /* [RW][32] Parser Band ID control for channel 13 */
#define BCHP_XPT_MEMDMA_MCPB_CH14_PARSER_BAND_ID_CTRL 0x022605ec /* [RW][32] Parser Band ID control for channel 14 */
#define BCHP_XPT_MEMDMA_MCPB_CH15_PARSER_BAND_ID_CTRL 0x022605f0 /* [RW][32] Parser Band ID control for channel 15 */
#define BCHP_XPT_MEMDMA_MCPB_CH16_PARSER_BAND_ID_CTRL 0x022605f4 /* [RW][32] Parser Band ID control for channel 16 */
#define BCHP_XPT_MEMDMA_MCPB_CH17_PARSER_BAND_ID_CTRL 0x022605f8 /* [RW][32] Parser Band ID control for channel 17 */
#define BCHP_XPT_MEMDMA_MCPB_CH18_PARSER_BAND_ID_CTRL 0x022605fc /* [RW][32] Parser Band ID control for channel 18 */
#define BCHP_XPT_MEMDMA_MCPB_CH19_PARSER_BAND_ID_CTRL 0x02260600 /* [RW][32] Parser Band ID control for channel 19 */
#define BCHP_XPT_MEMDMA_MCPB_CH20_PARSER_BAND_ID_CTRL 0x02260604 /* [RW][32] Parser Band ID control for channel 20 */
#define BCHP_XPT_MEMDMA_MCPB_CH21_PARSER_BAND_ID_CTRL 0x02260608 /* [RW][32] Parser Band ID control for channel 21 */
#define BCHP_XPT_MEMDMA_MCPB_CH22_PARSER_BAND_ID_CTRL 0x0226060c /* [RW][32] Parser Band ID control for channel 22 */
#define BCHP_XPT_MEMDMA_MCPB_CH23_PARSER_BAND_ID_CTRL 0x02260610 /* [RW][32] Parser Band ID control for channel 23 */
#define BCHP_XPT_MEMDMA_MCPB_CH24_PARSER_BAND_ID_CTRL 0x02260614 /* [RW][32] Parser Band ID control for channel 24 */
#define BCHP_XPT_MEMDMA_MCPB_CH25_PARSER_BAND_ID_CTRL 0x02260618 /* [RW][32] Parser Band ID control for channel 25 */
#define BCHP_XPT_MEMDMA_MCPB_CH26_PARSER_BAND_ID_CTRL 0x0226061c /* [RW][32] Parser Band ID control for channel 26 */
#define BCHP_XPT_MEMDMA_MCPB_CH27_PARSER_BAND_ID_CTRL 0x02260620 /* [RW][32] Parser Band ID control for channel 27 */
#define BCHP_XPT_MEMDMA_MCPB_CH28_PARSER_BAND_ID_CTRL 0x02260624 /* [RW][32] Parser Band ID control for channel 28 */
#define BCHP_XPT_MEMDMA_MCPB_CH29_PARSER_BAND_ID_CTRL 0x02260628 /* [RW][32] Parser Band ID control for channel 29 */
#define BCHP_XPT_MEMDMA_MCPB_CH30_PARSER_BAND_ID_CTRL 0x0226062c /* [RW][32] Parser Band ID control for channel 30 */
#define BCHP_XPT_MEMDMA_MCPB_CH31_PARSER_BAND_ID_CTRL 0x02260630 /* [RW][32] Parser Band ID control for channel 31 */
#define BCHP_XPT_MEMDMA_MCPB_SP_GLOBAL_CFG_REG0  0x02260634 /* [RW][32] Channel independent Stream processor specific information */
#define BCHP_XPT_MEMDMA_MCPB_SP_GLOBAL_CFG_REG1  0x02260638 /* [RW][32] Channel independent Stream processor specific information */
#define BCHP_XPT_MEMDMA_MCPB_TMEU_CHANNEL_BYPASS_SET_CLEAR 0x0226063c /* [RW][32] Set and clear for TMEU channel bypass bit */
#define BCHP_XPT_MEMDMA_MCPB_TMEU_CHANNEL_BYPASS_STATUS_0_31 0x02260640 /* [RO][32] TMEU channel bypass status */
#define BCHP_XPT_MEMDMA_MCPB_INTERNAL_LOOPBACK_INFLIGHT_STATUS_0_31 0x02260644 /* [RO][32] Inflight status in internal loopback mode for channels 0-31 */
#define BCHP_XPT_MEMDMA_MCPB_INTERNAL_LOOPBACK_DOWNSTREAM_BBUFF_FULL_STATUS_0_31 0x02260648 /* [RO][32] Downstream burst buffer fullness status in internal loopback mode */
#define BCHP_XPT_MEMDMA_MCPB_GPC0_CTRL           0x02260650 /* [RW][32] MCPB GPC0 Control information */
#define BCHP_XPT_MEMDMA_MCPB_GPC0_CURR_COUNTER_VAL 0x02260654 /* [RW][32] MCPB GPC0 Current counter value */
#define BCHP_XPT_MEMDMA_MCPB_GPC0_PAUSE_0_31     0x02260658 /* [RW][32] MCPB GPC0 Current pause value */
#define BCHP_XPT_MEMDMA_MCPB_GPC1_CTRL           0x0226065c /* [RW][32] MCPB GPC1 Control information */
#define BCHP_XPT_MEMDMA_MCPB_GPC1_CURR_COUNTER_VAL 0x02260660 /* [RW][32] MCPB GPC1 Current counter value */
#define BCHP_XPT_MEMDMA_MCPB_GPC1_PAUSE_0_31     0x02260664 /* [RW][32] MCPB GPC1 Current pause value */
#define BCHP_XPT_MEMDMA_MCPB_GPC2_CTRL           0x02260668 /* [RW][32] MCPB GPC2 Control information */
#define BCHP_XPT_MEMDMA_MCPB_GPC2_CURR_COUNTER_VAL 0x0226066c /* [RW][32] MCPB GPC2 Current counter value */
#define BCHP_XPT_MEMDMA_MCPB_GPC2_PAUSE_0_31     0x02260670 /* [RW][32] MCPB GPC2 Current pause value */
#define BCHP_XPT_MEMDMA_MCPB_GPC3_CTRL           0x02260674 /* [RW][32] MCPB GPC3 Control information */
#define BCHP_XPT_MEMDMA_MCPB_GPC3_CURR_COUNTER_VAL 0x02260678 /* [RW][32] MCPB GPC3 Current counter value */
#define BCHP_XPT_MEMDMA_MCPB_GPC3_PAUSE_0_31     0x0226067c /* [RW][32] MCPB GPC3 Current pause value */
#define BCHP_XPT_MEMDMA_MCPB_GPC4_CTRL           0x02260680 /* [RW][32] MCPB GPC4 Control information */
#define BCHP_XPT_MEMDMA_MCPB_GPC4_CURR_COUNTER_VAL 0x02260684 /* [RW][32] MCPB GPC4 Current counter value */
#define BCHP_XPT_MEMDMA_MCPB_GPC4_PAUSE_0_31     0x02260688 /* [RW][32] MCPB GPC4 Current pause value */
#define BCHP_XPT_MEMDMA_MCPB_GPC5_CTRL           0x0226068c /* [RW][32] MCPB GPC5 Control information */
#define BCHP_XPT_MEMDMA_MCPB_GPC5_CURR_COUNTER_VAL 0x02260690 /* [RW][32] MCPB GPC5 Current counter value */
#define BCHP_XPT_MEMDMA_MCPB_GPC5_PAUSE_0_31     0x02260694 /* [RW][32] MCPB GPC5 Current pause value */
#define BCHP_XPT_MEMDMA_MCPB_GPC6_CTRL           0x02260698 /* [RW][32] MCPB GPC6 Control information */
#define BCHP_XPT_MEMDMA_MCPB_GPC6_CURR_COUNTER_VAL 0x0226069c /* [RW][32] MCPB GPC6 Current counter value */
#define BCHP_XPT_MEMDMA_MCPB_GPC6_PAUSE_0_31     0x022606a0 /* [RW][32] MCPB GPC6 Current pause value */
#define BCHP_XPT_MEMDMA_MCPB_GPC7_CTRL           0x022606a4 /* [RW][32] MCPB GPC7 Control information */
#define BCHP_XPT_MEMDMA_MCPB_GPC7_CURR_COUNTER_VAL 0x022606a8 /* [RW][32] MCPB GPC7 Current counter value */
#define BCHP_XPT_MEMDMA_MCPB_GPC7_PAUSE_0_31     0x022606ac /* [RW][32] MCPB GPC7 Current pause value */
#define BCHP_XPT_MEMDMA_MCPB_GPC8_CTRL           0x022606b0 /* [RW][32] MCPB GPC8 Control information */
#define BCHP_XPT_MEMDMA_MCPB_GPC8_CURR_COUNTER_VAL 0x022606b4 /* [RW][32] MCPB GPC8 Current counter value */
#define BCHP_XPT_MEMDMA_MCPB_GPC8_PAUSE_0_31     0x022606b8 /* [RW][32] MCPB GPC8 Current pause value */
#define BCHP_XPT_MEMDMA_MCPB_GPC9_CTRL           0x022606bc /* [RW][32] MCPB GPC9 Control information */
#define BCHP_XPT_MEMDMA_MCPB_GPC9_CURR_COUNTER_VAL 0x022606c0 /* [RW][32] MCPB GPC9 Current counter value */
#define BCHP_XPT_MEMDMA_MCPB_GPC9_PAUSE_0_31     0x022606c4 /* [RW][32] MCPB GPC9 Current pause value */
#define BCHP_XPT_MEMDMA_MCPB_GPC10_CTRL          0x022606c8 /* [RW][32] MCPB GPC10 Control information */
#define BCHP_XPT_MEMDMA_MCPB_GPC10_CURR_COUNTER_VAL 0x022606cc /* [RW][32] MCPB GPC10 Current counter value */
#define BCHP_XPT_MEMDMA_MCPB_GPC10_PAUSE_0_31    0x022606d0 /* [RW][32] MCPB GPC10 Current pause value */
#define BCHP_XPT_MEMDMA_MCPB_GPC11_CTRL          0x022606d4 /* [RW][32] MCPB GPC11 Control information */
#define BCHP_XPT_MEMDMA_MCPB_GPC11_CURR_COUNTER_VAL 0x022606d8 /* [RW][32] MCPB GPC11 Current counter value */
#define BCHP_XPT_MEMDMA_MCPB_GPC11_PAUSE_0_31    0x022606dc /* [RW][32] MCPB GPC11 Current pause value */
#define BCHP_XPT_MEMDMA_MCPB_GPC12_CTRL          0x022606e0 /* [RW][32] MCPB GPC12 Control information */
#define BCHP_XPT_MEMDMA_MCPB_GPC12_CURR_COUNTER_VAL 0x022606e4 /* [RW][32] MCPB GPC12 Current counter value */
#define BCHP_XPT_MEMDMA_MCPB_GPC12_PAUSE_0_31    0x022606e8 /* [RW][32] MCPB GPC12 Current pause value */
#define BCHP_XPT_MEMDMA_MCPB_GPC13_CTRL          0x022606ec /* [RW][32] MCPB GPC13 Control information */
#define BCHP_XPT_MEMDMA_MCPB_GPC13_CURR_COUNTER_VAL 0x022606f0 /* [RW][32] MCPB GPC13 Current counter value */
#define BCHP_XPT_MEMDMA_MCPB_GPC13_PAUSE_0_31    0x022606f4 /* [RW][32] MCPB GPC13 Current pause value */
#define BCHP_XPT_MEMDMA_MCPB_GPC14_CTRL          0x022606f8 /* [RW][32] MCPB GPC14 Control information */
#define BCHP_XPT_MEMDMA_MCPB_GPC14_CURR_COUNTER_VAL 0x022606fc /* [RW][32] MCPB GPC14 Current counter value */
#define BCHP_XPT_MEMDMA_MCPB_GPC14_PAUSE_0_31    0x02260700 /* [RW][32] MCPB GPC14 Current pause value */
#define BCHP_XPT_MEMDMA_MCPB_GPC15_CTRL          0x02260704 /* [RW][32] MCPB GPC15 Control information */
#define BCHP_XPT_MEMDMA_MCPB_GPC15_CURR_COUNTER_VAL 0x02260708 /* [RW][32] MCPB GPC15 Current counter value */
#define BCHP_XPT_MEMDMA_MCPB_GPC15_PAUSE_0_31    0x0226070c /* [RW][32] MCPB GPC15 Current pause value */
#define BCHP_XPT_MEMDMA_MCPB_GPC16_CTRL          0x02260710 /* [RW][32] MCPB GPC16 Control information */
#define BCHP_XPT_MEMDMA_MCPB_GPC16_CURR_COUNTER_VAL 0x02260714 /* [RW][32] MCPB GPC16 Current counter value */
#define BCHP_XPT_MEMDMA_MCPB_GPC16_PAUSE_0_31    0x02260718 /* [RW][32] MCPB GPC16 Current pause value */
#define BCHP_XPT_MEMDMA_MCPB_GPC17_CTRL          0x0226071c /* [RW][32] MCPB GPC17 Control information */
#define BCHP_XPT_MEMDMA_MCPB_GPC17_CURR_COUNTER_VAL 0x02260720 /* [RW][32] MCPB GPC17 Current counter value */
#define BCHP_XPT_MEMDMA_MCPB_GPC17_PAUSE_0_31    0x02260724 /* [RW][32] MCPB GPC17 Current pause value */
#define BCHP_XPT_MEMDMA_MCPB_GPC18_CTRL          0x02260728 /* [RW][32] MCPB GPC18 Control information */
#define BCHP_XPT_MEMDMA_MCPB_GPC18_CURR_COUNTER_VAL 0x0226072c /* [RW][32] MCPB GPC18 Current counter value */
#define BCHP_XPT_MEMDMA_MCPB_GPC18_PAUSE_0_31    0x02260730 /* [RW][32] MCPB GPC18 Current pause value */
#define BCHP_XPT_MEMDMA_MCPB_GPC19_CTRL          0x02260734 /* [RW][32] MCPB GPC19 Control information */
#define BCHP_XPT_MEMDMA_MCPB_GPC19_CURR_COUNTER_VAL 0x02260738 /* [RW][32] MCPB GPC19 Current counter value */
#define BCHP_XPT_MEMDMA_MCPB_GPC19_PAUSE_0_31    0x0226073c /* [RW][32] MCPB GPC19 Current pause value */
#define BCHP_XPT_MEMDMA_MCPB_GPC20_CTRL          0x02260740 /* [RW][32] MCPB GPC20 Control information */
#define BCHP_XPT_MEMDMA_MCPB_GPC20_CURR_COUNTER_VAL 0x02260744 /* [RW][32] MCPB GPC20 Current counter value */
#define BCHP_XPT_MEMDMA_MCPB_GPC20_PAUSE_0_31    0x02260748 /* [RW][32] MCPB GPC20 Current pause value */
#define BCHP_XPT_MEMDMA_MCPB_GPC21_CTRL          0x0226074c /* [RW][32] MCPB GPC21 Control information */
#define BCHP_XPT_MEMDMA_MCPB_GPC21_CURR_COUNTER_VAL 0x02260750 /* [RW][32] MCPB GPC21 Current counter value */
#define BCHP_XPT_MEMDMA_MCPB_GPC21_PAUSE_0_31    0x02260754 /* [RW][32] MCPB GPC21 Current pause value */
#define BCHP_XPT_MEMDMA_MCPB_GPC22_CTRL          0x02260758 /* [RW][32] MCPB GPC22 Control information */
#define BCHP_XPT_MEMDMA_MCPB_GPC22_CURR_COUNTER_VAL 0x0226075c /* [RW][32] MCPB GPC22 Current counter value */
#define BCHP_XPT_MEMDMA_MCPB_GPC22_PAUSE_0_31    0x02260760 /* [RW][32] MCPB GPC22 Current pause value */
#define BCHP_XPT_MEMDMA_MCPB_GPC23_CTRL          0x02260764 /* [RW][32] MCPB GPC23 Control information */
#define BCHP_XPT_MEMDMA_MCPB_GPC23_CURR_COUNTER_VAL 0x02260768 /* [RW][32] MCPB GPC23 Current counter value */
#define BCHP_XPT_MEMDMA_MCPB_GPC23_PAUSE_0_31    0x0226076c /* [RW][32] MCPB GPC23 Current pause value */
#define BCHP_XPT_MEMDMA_MCPB_GPC24_CTRL          0x02260770 /* [RW][32] MCPB GPC24 Control information */
#define BCHP_XPT_MEMDMA_MCPB_GPC24_CURR_COUNTER_VAL 0x02260774 /* [RW][32] MCPB GPC24 Current counter value */
#define BCHP_XPT_MEMDMA_MCPB_GPC24_PAUSE_0_31    0x02260778 /* [RW][32] MCPB GPC24 Current pause value */
#define BCHP_XPT_MEMDMA_MCPB_GPC25_CTRL          0x0226077c /* [RW][32] MCPB GPC25 Control information */
#define BCHP_XPT_MEMDMA_MCPB_GPC25_CURR_COUNTER_VAL 0x02260780 /* [RW][32] MCPB GPC25 Current counter value */
#define BCHP_XPT_MEMDMA_MCPB_GPC25_PAUSE_0_31    0x02260784 /* [RW][32] MCPB GPC25 Current pause value */
#define BCHP_XPT_MEMDMA_MCPB_GPC26_CTRL          0x02260788 /* [RW][32] MCPB GPC26 Control information */
#define BCHP_XPT_MEMDMA_MCPB_GPC26_CURR_COUNTER_VAL 0x0226078c /* [RW][32] MCPB GPC26 Current counter value */
#define BCHP_XPT_MEMDMA_MCPB_GPC26_PAUSE_0_31    0x02260790 /* [RW][32] MCPB GPC26 Current pause value */
#define BCHP_XPT_MEMDMA_MCPB_GPC27_CTRL          0x02260794 /* [RW][32] MCPB GPC27 Control information */
#define BCHP_XPT_MEMDMA_MCPB_GPC27_CURR_COUNTER_VAL 0x02260798 /* [RW][32] MCPB GPC27 Current counter value */
#define BCHP_XPT_MEMDMA_MCPB_GPC27_PAUSE_0_31    0x0226079c /* [RW][32] MCPB GPC27 Current pause value */
#define BCHP_XPT_MEMDMA_MCPB_GPC28_CTRL          0x022607a0 /* [RW][32] MCPB GPC28 Control information */
#define BCHP_XPT_MEMDMA_MCPB_GPC28_CURR_COUNTER_VAL 0x022607a4 /* [RW][32] MCPB GPC28 Current counter value */
#define BCHP_XPT_MEMDMA_MCPB_GPC28_PAUSE_0_31    0x022607a8 /* [RW][32] MCPB GPC28 Current pause value */
#define BCHP_XPT_MEMDMA_MCPB_GPC29_CTRL          0x022607ac /* [RW][32] MCPB GPC29 Control information */
#define BCHP_XPT_MEMDMA_MCPB_GPC29_CURR_COUNTER_VAL 0x022607b0 /* [RW][32] MCPB GPC29 Current counter value */
#define BCHP_XPT_MEMDMA_MCPB_GPC29_PAUSE_0_31    0x022607b4 /* [RW][32] MCPB GPC29 Current pause value */
#define BCHP_XPT_MEMDMA_MCPB_GPC30_CTRL          0x022607b8 /* [RW][32] MCPB GPC30 Control information */
#define BCHP_XPT_MEMDMA_MCPB_GPC30_CURR_COUNTER_VAL 0x022607bc /* [RW][32] MCPB GPC30 Current counter value */
#define BCHP_XPT_MEMDMA_MCPB_GPC30_PAUSE_0_31    0x022607c0 /* [RW][32] MCPB GPC30 Current pause value */
#define BCHP_XPT_MEMDMA_MCPB_GPC31_CTRL          0x022607c4 /* [RW][32] MCPB GPC31 Control information */
#define BCHP_XPT_MEMDMA_MCPB_GPC31_CURR_COUNTER_VAL 0x022607c8 /* [RW][32] MCPB GPC31 Current counter value */
#define BCHP_XPT_MEMDMA_MCPB_GPC31_PAUSE_0_31    0x022607cc /* [RW][32] MCPB GPC31 Current pause value */
#define BCHP_XPT_MEMDMA_MCPB_TMEU_ARB_DELAY      0x022607d0 /* [RW][32] MCPB Arbitration delay value */
#define BCHP_XPT_MEMDMA_MCPB_GLOBAL_CTRL_SIGNALS 0x022607d4 /* [RW][32] Global control signals */
#define BCHP_XPT_MEMDMA_MCPB_MASK_CLEAR_PAUSE_AT_DESC_END_FROM_MEMDMA_SET_CLEAR 0x022607d8 /* [RW][32] Set and clear of Pause at descriptor end clear mask status bit */
#define BCHP_XPT_MEMDMA_MCPB_MASK_CLEAR_PAUSE_AT_DESC_END_FROM_MEMDMA_STATUS_0_31 0x022607dc /* [RO][32] Pause at descriptor end clear mask status bit for all PB channels */
#define BCHP_XPT_MEMDMA_MCPB_MASK_CLEAR_PAUSE_AT_DESC_END_FROM_HOST_SET_CLEAR 0x022607e0 /* [RW][32] Set and clear of Pause at descriptor end clear mask status bit */
#define BCHP_XPT_MEMDMA_MCPB_MASK_CLEAR_PAUSE_AT_DESC_END_FROM_HOST_STATUS_0_31 0x022607e4 /* [RO][32] Pause at descriptor end clear mask status bit for all PB channels */
#define BCHP_XPT_MEMDMA_MCPB_DESCRIPTOR_LESS_MODE_SET_CLEAR 0x022607e8 /* [RW][32] Set and clear for DESCRIPTOR_LESS_MODE_STATUS bit */
#define BCHP_XPT_MEMDMA_MCPB_DESCRIPTOR_LESS_MODE_STATUS_0_31 0x022607ec /* [RO][32] Descriptorless status for all PB channels */
#define BCHP_XPT_MEMDMA_MCPB_ARBITER_ZERO_BYTE_TRANS_PRIORITY_SET_CLEAR 0x022607f0 /* [RW][32] Set and clear for Zero Byte Transaction Priority bit */
#define BCHP_XPT_MEMDMA_MCPB_ARBITER_ZERO_BYTE_TRANS_PRIORITY_STATUS_0_31 0x022607f4 /* [RO][32] Zero Byte Transaction Priority status for all PB channels */
#define BCHP_XPT_MEMDMA_MCPB_ARBITER_SEND_DCP_ONLY_TRANS_AS_HIGH_PRIORITY_SET_CLEAR 0x022607f8 /* [RW][32] Set and clear for DCP-only-transaction priority bit */
#define BCHP_XPT_MEMDMA_MCPB_ARBITER_SEND_DCP_ONLY_TRANS_AS_HIGH_PRIORITY_STATUS_0_31 0x022607fc /* [RO][32] DCP-only-transaction priority status for all PB channels */
#define BCHP_XPT_MEMDMA_MCPB_SEC_OUTPUT_PIPE_PACKET_GAPPER 0x02260804 /* [RW][32] Packet gapper controls for SECURITY O/P pipe */
#define BCHP_XPT_MEMDMA_MCPB_LOOPBACK_OUTPUT_PIPE_PACKET_GAPPER 0x02260814 /* [RW][32] Packet gapper controls for loopback O/P pipe */
#define BCHP_XPT_MEMDMA_MCPB_MANUAL_MODE_SEL_0   0x0226081c /* [RW][32] Manual mode select signals Selection 0 */
#define BCHP_XPT_MEMDMA_MCPB_MANUAL_MODE_SEL_1   0x02260820 /* [RW][32] Manual mode select signals Selection 1 */
#define BCHP_XPT_MEMDMA_MCPB_MANUAL_MODE_SEL_2   0x02260824 /* [RW][32] Manual mode select signals Selection 2 */
#define BCHP_XPT_MEMDMA_MCPB_MANUAL_MODE_SEL_3   0x02260828 /* [RW][32] Manual mode select signals Selection 3 */
#define BCHP_XPT_MEMDMA_MCPB_EPKT_IN_PROGRESS_0_31 0x0226082c /* [RO][32] Ethernet packet in progress status for channels 0 - 31. */
#define BCHP_XPT_MEMDMA_MCPB_AV_EPKT_IN_PROGRESS_0_31 0x02260830 /* [RO][32] AV ethernet packet in progress flag for channels 0 - 31 */
#define BCHP_XPT_MEMDMA_MCPB_RETRANS_EPKT_IN_PROGRESS_0_31 0x02260834 /* [RO][32] Retransmission ethernet packet in progress flag for channels 0 - 31 */
#define BCHP_XPT_MEMDMA_MCPB_BTP_EPKT_IN_PROGRESS_0_31 0x02260838 /* [RO][32] HW generated ethernet packet in progress flag for channels 0 - 31 */
#define BCHP_XPT_MEMDMA_MCPB_RETRANS_EPKT_IN_PIPE_0_31 0x0226083c /* [RO][32] Retransmission packet in internal pipe status bit for channels 0 - 31 */
#define BCHP_XPT_MEMDMA_MCPB_CH0_ESCD_CTRL       0x02260840 /* [RW][32] Escheduler control for channel 0 */
#define BCHP_XPT_MEMDMA_MCPB_CH1_ESCD_CTRL       0x02260844 /* [RW][32] Escheduler control for channel 1 */
#define BCHP_XPT_MEMDMA_MCPB_CH2_ESCD_CTRL       0x02260848 /* [RW][32] Escheduler control for channel 2 */
#define BCHP_XPT_MEMDMA_MCPB_CH3_ESCD_CTRL       0x0226084c /* [RW][32] Escheduler control for channel 3 */
#define BCHP_XPT_MEMDMA_MCPB_CH4_ESCD_CTRL       0x02260850 /* [RW][32] Escheduler control for channel 4 */
#define BCHP_XPT_MEMDMA_MCPB_CH5_ESCD_CTRL       0x02260854 /* [RW][32] Escheduler control for channel 5 */
#define BCHP_XPT_MEMDMA_MCPB_CH6_ESCD_CTRL       0x02260858 /* [RW][32] Escheduler control for channel 6 */
#define BCHP_XPT_MEMDMA_MCPB_CH7_ESCD_CTRL       0x0226085c /* [RW][32] Escheduler control for channel 7 */
#define BCHP_XPT_MEMDMA_MCPB_CH8_ESCD_CTRL       0x02260860 /* [RW][32] Escheduler control for channel 8 */
#define BCHP_XPT_MEMDMA_MCPB_CH9_ESCD_CTRL       0x02260864 /* [RW][32] Escheduler control for channel 9 */
#define BCHP_XPT_MEMDMA_MCPB_CH10_ESCD_CTRL      0x02260868 /* [RW][32] Escheduler control for channel 10 */
#define BCHP_XPT_MEMDMA_MCPB_CH11_ESCD_CTRL      0x0226086c /* [RW][32] Escheduler control for channel 11 */
#define BCHP_XPT_MEMDMA_MCPB_CH12_ESCD_CTRL      0x02260870 /* [RW][32] Escheduler control for channel 12 */
#define BCHP_XPT_MEMDMA_MCPB_CH13_ESCD_CTRL      0x02260874 /* [RW][32] Escheduler control for channel 13 */
#define BCHP_XPT_MEMDMA_MCPB_CH14_ESCD_CTRL      0x02260878 /* [RW][32] Escheduler control for channel 14 */
#define BCHP_XPT_MEMDMA_MCPB_CH15_ESCD_CTRL      0x0226087c /* [RW][32] Escheduler control for channel 15 */
#define BCHP_XPT_MEMDMA_MCPB_CH16_ESCD_CTRL      0x02260880 /* [RW][32] Escheduler control for channel 16 */
#define BCHP_XPT_MEMDMA_MCPB_CH17_ESCD_CTRL      0x02260884 /* [RW][32] Escheduler control for channel 17 */
#define BCHP_XPT_MEMDMA_MCPB_CH18_ESCD_CTRL      0x02260888 /* [RW][32] Escheduler control for channel 18 */
#define BCHP_XPT_MEMDMA_MCPB_CH19_ESCD_CTRL      0x0226088c /* [RW][32] Escheduler control for channel 19 */
#define BCHP_XPT_MEMDMA_MCPB_CH20_ESCD_CTRL      0x02260890 /* [RW][32] Escheduler control for channel 20 */
#define BCHP_XPT_MEMDMA_MCPB_CH21_ESCD_CTRL      0x02260894 /* [RW][32] Escheduler control for channel 21 */
#define BCHP_XPT_MEMDMA_MCPB_CH22_ESCD_CTRL      0x02260898 /* [RW][32] Escheduler control for channel 22 */
#define BCHP_XPT_MEMDMA_MCPB_CH23_ESCD_CTRL      0x0226089c /* [RW][32] Escheduler control for channel 23 */
#define BCHP_XPT_MEMDMA_MCPB_CH24_ESCD_CTRL      0x022608a0 /* [RW][32] Escheduler control for channel 24 */
#define BCHP_XPT_MEMDMA_MCPB_CH25_ESCD_CTRL      0x022608a4 /* [RW][32] Escheduler control for channel 25 */
#define BCHP_XPT_MEMDMA_MCPB_CH26_ESCD_CTRL      0x022608a8 /* [RW][32] Escheduler control for channel 26 */
#define BCHP_XPT_MEMDMA_MCPB_CH27_ESCD_CTRL      0x022608ac /* [RW][32] Escheduler control for channel 27 */
#define BCHP_XPT_MEMDMA_MCPB_CH28_ESCD_CTRL      0x022608b0 /* [RW][32] Escheduler control for channel 28 */
#define BCHP_XPT_MEMDMA_MCPB_CH29_ESCD_CTRL      0x022608b4 /* [RW][32] Escheduler control for channel 29 */
#define BCHP_XPT_MEMDMA_MCPB_CH30_ESCD_CTRL      0x022608b8 /* [RW][32] Escheduler control for channel 30 */
#define BCHP_XPT_MEMDMA_MCPB_CH31_ESCD_CTRL      0x022608bc /* [RW][32] Escheduler control for channel 31 */
#define BCHP_XPT_MEMDMA_MCPB_STALL_SET_CLEAR     0x022608c0 /* [RW][32] Set and clear Stall bit */
#define BCHP_XPT_MEMDMA_MCPB_STALL_STATUS_0_31   0x022608c4 /* [RO][32] Stall status bits for channels 0 - 31 */
#define BCHP_XPT_MEMDMA_MCPB_RETRANS_AV_PAUSE_SET_CLEAR 0x022608c8 /* [RW][32] Set and clear AV pause bit during retransmission */
#define BCHP_XPT_MEMDMA_MCPB_RETRANS_AV_PAUSE_STATUS_0_31 0x022608cc /* [RO][32] AV pause status bits for channels 0 - 31 */
#define BCHP_XPT_MEMDMA_MCPB_RETRANS_AV_PAUSE_AUTO_CLR_SET_CLEAR 0x022608d0 /* [RW][32] Set and clear AV pause auto clear status bit */
#define BCHP_XPT_MEMDMA_MCPB_RETRANS_AV_PAUSE_AUTO_CLR_STATUS_0_31 0x022608d4 /* [RO][32] AV pause auto clear status bits for channels 0 - 31 */
#define BCHP_XPT_MEMDMA_MCPB_RETRANS_BUFF_DATA_RDY_SET 0x022608d8 /* [RW][32] Set and clear buffer data ready for retransmission data */
#define BCHP_XPT_MEMDMA_MCPB_RETRANS_BUFF_DATA_RDY_STATUS_0_31 0x022608dc /* [RO][32] Buffer data ready for retransmission data for channels 0 - 31. */
#define BCHP_XPT_MEMDMA_MCPB_LAST_EPKT_AUTO_PUSH_EN_SET_CLEAR 0x022608e0 /* [RW][32] Set and clear host initiated push enabling of partial epacket present in internal buffers */
#define BCHP_XPT_MEMDMA_MCPB_ETH_LAST_EPKT_AUTO_PUSH_EN_STATUS_0_31 0x022608e4 /* [RO][32] Force push enable status bits for channels 0 - 31. */
#define BCHP_XPT_MEMDMA_MCPB_LAST_EPKT_FORCE_PUSH_SET_CLEAR 0x022608e8 /* [RW][32] Set and clear host initiated push of partial epacket present in internal buffers */
#define BCHP_XPT_MEMDMA_MCPB_LAST_EPKT_FORCE_PUSH_STATUS_0_31 0x022608ec /* [RO][32] Force push status bits for channels 0 - 31 */
#define BCHP_XPT_MEMDMA_MCPB_NULL_PKT_INSERTION_FOR_EPKT_TERMINATION_EN 0x022608f0 /* [CFG][32] Set and clear enabling of null packet insertion for packet termination */
#define BCHP_XPT_MEMDMA_MCPB_EPKT_TERMINATION_ON_PCR_PKT_BOUNDARY_EN 0x022608f4 /* [CFG][32] Set and clear enabling of ethernet packet termination on PCR packet boundary */
#define BCHP_XPT_MEMDMA_MCPB_DIS_QUEUE_CHECK_IN_EPKT_MODE 0x022608f8 /* [CFG][32] Set and clear disabling of queue check in E-Packetization mode for channels 0 - 31 */
#define BCHP_XPT_MEMDMA_MCPB_DIS_TCPIP_WINDOWING_CHECK_IN_EPKT_MODE 0x022608fc /* [CFG][32] Set and clear disabling of TCPIP windowing check in E-Packetization mode for channels 0 - 31 */
#define BCHP_XPT_MEMDMA_MCPB_SENT_LAST_PKT_BEFORE_RETRANS_BTP_STATUS_0_31 0x02260900 /* [RW][32] Sent BTP packet just before the start of retransmission data */
#define BCHP_XPT_MEMDMA_MCPB_SENT_RUN_INVALID_BTP_STATUS_0_31 0x02260904 /* [RW][32] Sent RUN INVALID BTP packet status for channels 0 - 31 */
#define BCHP_XPT_MEMDMA_MCPB_RETRANS_BBUFF0_INTERNAL_CTRL 0x02260908 /* [RW][32] Retransmission Burst buffer 0 RW status */
#define BCHP_XPT_MEMDMA_MCPB_RETRANS_BBUFF0_INTERNAL_STATUS 0x0226090c /* [RW][32] Retransmission Burst buffer 0 RO status */
#define BCHP_XPT_MEMDMA_MCPB_RETRANS_BBUFF1_INTERNAL_CTRL 0x02260910 /* [RW][32] Retransmission Burst buffer 1 RW status */
#define BCHP_XPT_MEMDMA_MCPB_RETRANS_BBUFF1_INTERNAL_STATUS 0x02260914 /* [RW][32] Retransmission Burst buffer 1 RO status */
#define BCHP_XPT_MEMDMA_MCPB_RETRANS_BBUFF2_INTERNAL_CTRL 0x02260918 /* [RW][32] Retransmission Burst buffer 2 RW status */
#define BCHP_XPT_MEMDMA_MCPB_RETRANS_BBUFF2_INTERNAL_STATUS 0x0226091c /* [RW][32] Retransmission Burst buffer 2 RO status */
#define BCHP_XPT_MEMDMA_MCPB_RETRANS_DONE_STATUS_0_31 0x02260920 /* [RW][32] Retransmission buffer done status for channels 0 - 31 */
#define BCHP_XPT_MEMDMA_MCPB_CH0_BTP0_CTRL1      0x02260924 /* [CFG][32] BTP0 control register for channel 0 */
#define BCHP_XPT_MEMDMA_MCPB_CH0_BTP1_CTRL1      0x02260928 /* [CFG][32] BTP1 control register for channel 0 */
#define BCHP_XPT_MEMDMA_MCPB_CH0_BTP2_CTRL1      0x0226092c /* [CFG][32] BTP2 control register for channel 0 */
#define BCHP_XPT_MEMDMA_MCPB_CH1_BTP0_CTRL1      0x02260930 /* [CFG][32] BTP0 control register for channel 1 */
#define BCHP_XPT_MEMDMA_MCPB_CH1_BTP1_CTRL1      0x02260934 /* [CFG][32] BTP1 control register for channel 1 */
#define BCHP_XPT_MEMDMA_MCPB_CH1_BTP2_CTRL1      0x02260938 /* [CFG][32] BTP2 control register for channel 1 */
#define BCHP_XPT_MEMDMA_MCPB_CH2_BTP0_CTRL1      0x0226093c /* [CFG][32] BTP0 control register for channel 2 */
#define BCHP_XPT_MEMDMA_MCPB_CH2_BTP1_CTRL1      0x02260940 /* [CFG][32] BTP1 control register for channel 2 */
#define BCHP_XPT_MEMDMA_MCPB_CH2_BTP2_CTRL1      0x02260944 /* [CFG][32] BTP2 control register for channel 2 */
#define BCHP_XPT_MEMDMA_MCPB_CH3_BTP0_CTRL1      0x02260948 /* [CFG][32] BTP0 control register for channel 3 */
#define BCHP_XPT_MEMDMA_MCPB_CH3_BTP1_CTRL1      0x0226094c /* [CFG][32] BTP1 control register for channel 3 */
#define BCHP_XPT_MEMDMA_MCPB_CH3_BTP2_CTRL1      0x02260950 /* [CFG][32] BTP2 control register for channel 3 */
#define BCHP_XPT_MEMDMA_MCPB_CH4_BTP0_CTRL1      0x02260954 /* [CFG][32] BTP0 control register for channel 4 */
#define BCHP_XPT_MEMDMA_MCPB_CH4_BTP1_CTRL1      0x02260958 /* [CFG][32] BTP1 control register for channel 4 */
#define BCHP_XPT_MEMDMA_MCPB_CH4_BTP2_CTRL1      0x0226095c /* [CFG][32] BTP2 control register for channel 4 */
#define BCHP_XPT_MEMDMA_MCPB_CH5_BTP0_CTRL1      0x02260960 /* [CFG][32] BTP0 control register for channel 5 */
#define BCHP_XPT_MEMDMA_MCPB_CH5_BTP1_CTRL1      0x02260964 /* [CFG][32] BTP1 control register for channel 5 */
#define BCHP_XPT_MEMDMA_MCPB_CH5_BTP2_CTRL1      0x02260968 /* [CFG][32] BTP2 control register for channel 5 */
#define BCHP_XPT_MEMDMA_MCPB_CH6_BTP0_CTRL1      0x0226096c /* [CFG][32] BTP0 control register for channel 6 */
#define BCHP_XPT_MEMDMA_MCPB_CH6_BTP1_CTRL1      0x02260970 /* [CFG][32] BTP1 control register for channel 6 */
#define BCHP_XPT_MEMDMA_MCPB_CH6_BTP2_CTRL1      0x02260974 /* [CFG][32] BTP2 control register for channel 6 */
#define BCHP_XPT_MEMDMA_MCPB_CH7_BTP0_CTRL1      0x02260978 /* [CFG][32] BTP0 control register for channel 7 */
#define BCHP_XPT_MEMDMA_MCPB_CH7_BTP1_CTRL1      0x0226097c /* [CFG][32] BTP1 control register for channel 7 */
#define BCHP_XPT_MEMDMA_MCPB_CH7_BTP2_CTRL1      0x02260980 /* [CFG][32] BTP2 control register for channel 7 */
#define BCHP_XPT_MEMDMA_MCPB_CH8_BTP0_CTRL1      0x02260984 /* [CFG][32] BTP0 control register for channel 8 */
#define BCHP_XPT_MEMDMA_MCPB_CH8_BTP1_CTRL1      0x02260988 /* [CFG][32] BTP1 control register for channel 8 */
#define BCHP_XPT_MEMDMA_MCPB_CH8_BTP2_CTRL1      0x0226098c /* [CFG][32] BTP2 control register for channel 8 */
#define BCHP_XPT_MEMDMA_MCPB_CH9_BTP0_CTRL1      0x02260990 /* [CFG][32] BTP0 control register for channel 9 */
#define BCHP_XPT_MEMDMA_MCPB_CH9_BTP1_CTRL1      0x02260994 /* [CFG][32] BTP1 control register for channel 9 */
#define BCHP_XPT_MEMDMA_MCPB_CH9_BTP2_CTRL1      0x02260998 /* [CFG][32] BTP2 control register for channel 9 */
#define BCHP_XPT_MEMDMA_MCPB_CH10_BTP0_CTRL1     0x0226099c /* [CFG][32] BTP0 control register for channel 10 */
#define BCHP_XPT_MEMDMA_MCPB_CH10_BTP1_CTRL1     0x022609a0 /* [CFG][32] BTP1 control register for channel 10 */
#define BCHP_XPT_MEMDMA_MCPB_CH10_BTP2_CTRL1     0x022609a4 /* [CFG][32] BTP2 control register for channel 10 */
#define BCHP_XPT_MEMDMA_MCPB_CH11_BTP0_CTRL1     0x022609a8 /* [CFG][32] BTP0 control register for channel 11 */
#define BCHP_XPT_MEMDMA_MCPB_CH11_BTP1_CTRL1     0x022609ac /* [CFG][32] BTP1 control register for channel 11 */
#define BCHP_XPT_MEMDMA_MCPB_CH11_BTP2_CTRL1     0x022609b0 /* [CFG][32] BTP2 control register for channel 11 */
#define BCHP_XPT_MEMDMA_MCPB_CH12_BTP0_CTRL1     0x022609b4 /* [CFG][32] BTP0 control register for channel 12 */
#define BCHP_XPT_MEMDMA_MCPB_CH12_BTP1_CTRL1     0x022609b8 /* [CFG][32] BTP1 control register for channel 12 */
#define BCHP_XPT_MEMDMA_MCPB_CH12_BTP2_CTRL1     0x022609bc /* [CFG][32] BTP2 control register for channel 12 */
#define BCHP_XPT_MEMDMA_MCPB_CH13_BTP0_CTRL1     0x022609c0 /* [CFG][32] BTP0 control register for channel 13 */
#define BCHP_XPT_MEMDMA_MCPB_CH13_BTP1_CTRL1     0x022609c4 /* [CFG][32] BTP1 control register for channel 13 */
#define BCHP_XPT_MEMDMA_MCPB_CH13_BTP2_CTRL1     0x022609c8 /* [CFG][32] BTP2 control register for channel 13 */
#define BCHP_XPT_MEMDMA_MCPB_CH14_BTP0_CTRL1     0x022609cc /* [CFG][32] BTP0 control register for channel 14 */
#define BCHP_XPT_MEMDMA_MCPB_CH14_BTP1_CTRL1     0x022609d0 /* [CFG][32] BTP1 control register for channel 14 */
#define BCHP_XPT_MEMDMA_MCPB_CH14_BTP2_CTRL1     0x022609d4 /* [CFG][32] BTP2 control register for channel 14 */
#define BCHP_XPT_MEMDMA_MCPB_CH15_BTP0_CTRL1     0x022609d8 /* [CFG][32] BTP0 control register for channel 15 */
#define BCHP_XPT_MEMDMA_MCPB_CH15_BTP1_CTRL1     0x022609dc /* [CFG][32] BTP1 control register for channel 15 */
#define BCHP_XPT_MEMDMA_MCPB_CH15_BTP2_CTRL1     0x022609e0 /* [CFG][32] BTP2 control register for channel 15 */
#define BCHP_XPT_MEMDMA_MCPB_CH16_BTP0_CTRL1     0x022609e4 /* [CFG][32] BTP0 control register for channel 16 */
#define BCHP_XPT_MEMDMA_MCPB_CH16_BTP1_CTRL1     0x022609e8 /* [CFG][32] BTP1 control register for channel 16 */
#define BCHP_XPT_MEMDMA_MCPB_CH16_BTP2_CTRL1     0x022609ec /* [CFG][32] BTP2 control register for channel 16 */
#define BCHP_XPT_MEMDMA_MCPB_CH17_BTP0_CTRL1     0x022609f0 /* [CFG][32] BTP0 control register for channel 17 */
#define BCHP_XPT_MEMDMA_MCPB_CH17_BTP1_CTRL1     0x022609f4 /* [CFG][32] BTP1 control register for channel 17 */
#define BCHP_XPT_MEMDMA_MCPB_CH17_BTP2_CTRL1     0x022609f8 /* [CFG][32] BTP2 control register for channel 17 */
#define BCHP_XPT_MEMDMA_MCPB_CH18_BTP0_CTRL1     0x022609fc /* [CFG][32] BTP0 control register for channel 18 */
#define BCHP_XPT_MEMDMA_MCPB_CH18_BTP1_CTRL1     0x02260a00 /* [CFG][32] BTP1 control register for channel 18 */
#define BCHP_XPT_MEMDMA_MCPB_CH18_BTP2_CTRL1     0x02260a04 /* [CFG][32] BTP2 control register for channel 18 */
#define BCHP_XPT_MEMDMA_MCPB_CH19_BTP0_CTRL1     0x02260a08 /* [CFG][32] BTP0 control register for channel 19 */
#define BCHP_XPT_MEMDMA_MCPB_CH19_BTP1_CTRL1     0x02260a0c /* [CFG][32] BTP1 control register for channel 19 */
#define BCHP_XPT_MEMDMA_MCPB_CH19_BTP2_CTRL1     0x02260a10 /* [CFG][32] BTP2 control register for channel 19 */
#define BCHP_XPT_MEMDMA_MCPB_CH20_BTP0_CTRL1     0x02260a14 /* [CFG][32] BTP0 control register for channel 20 */
#define BCHP_XPT_MEMDMA_MCPB_CH20_BTP1_CTRL1     0x02260a18 /* [CFG][32] BTP1 control register for channel 20 */
#define BCHP_XPT_MEMDMA_MCPB_CH20_BTP2_CTRL1     0x02260a1c /* [CFG][32] BTP2 control register for channel 20 */
#define BCHP_XPT_MEMDMA_MCPB_CH21_BTP0_CTRL1     0x02260a20 /* [CFG][32] BTP0 control register for channel 21 */
#define BCHP_XPT_MEMDMA_MCPB_CH21_BTP1_CTRL1     0x02260a24 /* [CFG][32] BTP1 control register for channel 21 */
#define BCHP_XPT_MEMDMA_MCPB_CH21_BTP2_CTRL1     0x02260a28 /* [CFG][32] BTP2 control register for channel 21 */
#define BCHP_XPT_MEMDMA_MCPB_CH22_BTP0_CTRL1     0x02260a2c /* [CFG][32] BTP0 control register for channel 22 */
#define BCHP_XPT_MEMDMA_MCPB_CH22_BTP1_CTRL1     0x02260a30 /* [CFG][32] BTP1 control register for channel 22 */
#define BCHP_XPT_MEMDMA_MCPB_CH22_BTP2_CTRL1     0x02260a34 /* [CFG][32] BTP2 control register for channel 22 */
#define BCHP_XPT_MEMDMA_MCPB_CH23_BTP0_CTRL1     0x02260a38 /* [CFG][32] BTP0 control register for channel 23 */
#define BCHP_XPT_MEMDMA_MCPB_CH23_BTP1_CTRL1     0x02260a3c /* [CFG][32] BTP1 control register for channel 23 */
#define BCHP_XPT_MEMDMA_MCPB_CH23_BTP2_CTRL1     0x02260a40 /* [CFG][32] BTP2 control register for channel 23 */
#define BCHP_XPT_MEMDMA_MCPB_CH24_BTP0_CTRL1     0x02260a44 /* [CFG][32] BTP0 control register for channel 24 */
#define BCHP_XPT_MEMDMA_MCPB_CH24_BTP1_CTRL1     0x02260a48 /* [CFG][32] BTP1 control register for channel 24 */
#define BCHP_XPT_MEMDMA_MCPB_CH24_BTP2_CTRL1     0x02260a4c /* [CFG][32] BTP2 control register for channel 24 */
#define BCHP_XPT_MEMDMA_MCPB_CH25_BTP0_CTRL1     0x02260a50 /* [CFG][32] BTP0 control register for channel 25 */
#define BCHP_XPT_MEMDMA_MCPB_CH25_BTP1_CTRL1     0x02260a54 /* [CFG][32] BTP1 control register for channel 25 */
#define BCHP_XPT_MEMDMA_MCPB_CH25_BTP2_CTRL1     0x02260a58 /* [CFG][32] BTP2 control register for channel 25 */
#define BCHP_XPT_MEMDMA_MCPB_CH26_BTP0_CTRL1     0x02260a5c /* [CFG][32] BTP0 control register for channel 26 */
#define BCHP_XPT_MEMDMA_MCPB_CH26_BTP1_CTRL1     0x02260a60 /* [CFG][32] BTP1 control register for channel 26 */
#define BCHP_XPT_MEMDMA_MCPB_CH26_BTP2_CTRL1     0x02260a64 /* [CFG][32] BTP2 control register for channel 26 */
#define BCHP_XPT_MEMDMA_MCPB_CH27_BTP0_CTRL1     0x02260a68 /* [CFG][32] BTP0 control register for channel 27 */
#define BCHP_XPT_MEMDMA_MCPB_CH27_BTP1_CTRL1     0x02260a6c /* [CFG][32] BTP1 control register for channel 27 */
#define BCHP_XPT_MEMDMA_MCPB_CH27_BTP2_CTRL1     0x02260a70 /* [CFG][32] BTP2 control register for channel 27 */
#define BCHP_XPT_MEMDMA_MCPB_CH28_BTP0_CTRL1     0x02260a74 /* [CFG][32] BTP0 control register for channel 28 */
#define BCHP_XPT_MEMDMA_MCPB_CH28_BTP1_CTRL1     0x02260a78 /* [CFG][32] BTP1 control register for channel 28 */
#define BCHP_XPT_MEMDMA_MCPB_CH28_BTP2_CTRL1     0x02260a7c /* [CFG][32] BTP2 control register for channel 28 */
#define BCHP_XPT_MEMDMA_MCPB_CH29_BTP0_CTRL1     0x02260a80 /* [CFG][32] BTP0 control register for channel 29 */
#define BCHP_XPT_MEMDMA_MCPB_CH29_BTP1_CTRL1     0x02260a84 /* [CFG][32] BTP1 control register for channel 29 */
#define BCHP_XPT_MEMDMA_MCPB_CH29_BTP2_CTRL1     0x02260a88 /* [CFG][32] BTP2 control register for channel 29 */
#define BCHP_XPT_MEMDMA_MCPB_CH30_BTP0_CTRL1     0x02260a8c /* [CFG][32] BTP0 control register for channel 30 */
#define BCHP_XPT_MEMDMA_MCPB_CH30_BTP1_CTRL1     0x02260a90 /* [CFG][32] BTP1 control register for channel 30 */
#define BCHP_XPT_MEMDMA_MCPB_CH30_BTP2_CTRL1     0x02260a94 /* [CFG][32] BTP2 control register for channel 30 */
#define BCHP_XPT_MEMDMA_MCPB_CH31_BTP0_CTRL1     0x02260a98 /* [CFG][32] BTP0 control register for channel 31 */
#define BCHP_XPT_MEMDMA_MCPB_CH31_BTP1_CTRL1     0x02260a9c /* [CFG][32] BTP1 control register for channel 31 */
#define BCHP_XPT_MEMDMA_MCPB_CH31_BTP2_CTRL1     0x02260aa0 /* [CFG][32] BTP2 control register for channel 31 */
#define BCHP_XPT_MEMDMA_MCPB_BTP_COMMIT          0x02260aa4 /* [RW][32] Commit command to update the BTP control registers */
#define BCHP_XPT_MEMDMA_MCPB_BTP_RD_POINTER_UPDATE 0x02260aa8 /* [RW][32] Commit command to update the BTP's read pointer */
#define BCHP_XPT_MEMDMA_MCPB_CH0_BTP_STATUS0     0x02260aac /* [RO][32] BTP slot status register for channel 0 */
#define BCHP_XPT_MEMDMA_MCPB_CH1_BTP_STATUS0     0x02260ab0 /* [RO][32] BTP slot status register for channel 1 */
#define BCHP_XPT_MEMDMA_MCPB_CH2_BTP_STATUS0     0x02260ab4 /* [RO][32] BTP slot status register for channel 2 */
#define BCHP_XPT_MEMDMA_MCPB_CH3_BTP_STATUS0     0x02260ab8 /* [RO][32] BTP slot status register for channel 3 */
#define BCHP_XPT_MEMDMA_MCPB_CH4_BTP_STATUS0     0x02260abc /* [RO][32] BTP slot status register for channel 4 */
#define BCHP_XPT_MEMDMA_MCPB_CH5_BTP_STATUS0     0x02260ac0 /* [RO][32] BTP slot status register for channel 5 */
#define BCHP_XPT_MEMDMA_MCPB_CH6_BTP_STATUS0     0x02260ac4 /* [RO][32] BTP slot status register for channel 6 */
#define BCHP_XPT_MEMDMA_MCPB_CH7_BTP_STATUS0     0x02260ac8 /* [RO][32] BTP slot status register for channel 7 */
#define BCHP_XPT_MEMDMA_MCPB_CH8_BTP_STATUS0     0x02260acc /* [RO][32] BTP slot status register for channel 8 */
#define BCHP_XPT_MEMDMA_MCPB_CH9_BTP_STATUS0     0x02260ad0 /* [RO][32] BTP slot status register for channel 9 */
#define BCHP_XPT_MEMDMA_MCPB_CH10_BTP_STATUS0    0x02260ad4 /* [RO][32] BTP slot status register for channel 10 */
#define BCHP_XPT_MEMDMA_MCPB_CH11_BTP_STATUS0    0x02260ad8 /* [RO][32] BTP slot status register for channel 11 */
#define BCHP_XPT_MEMDMA_MCPB_CH12_BTP_STATUS0    0x02260adc /* [RO][32] BTP slot status register for channel 12 */
#define BCHP_XPT_MEMDMA_MCPB_CH13_BTP_STATUS0    0x02260ae0 /* [RO][32] BTP slot status register for channel 13 */
#define BCHP_XPT_MEMDMA_MCPB_CH14_BTP_STATUS0    0x02260ae4 /* [RO][32] BTP slot status register for channel 14 */
#define BCHP_XPT_MEMDMA_MCPB_CH15_BTP_STATUS0    0x02260ae8 /* [RO][32] BTP slot status register for channel 15 */
#define BCHP_XPT_MEMDMA_MCPB_CH16_BTP_STATUS0    0x02260aec /* [RO][32] BTP slot status register for channel 16 */
#define BCHP_XPT_MEMDMA_MCPB_CH17_BTP_STATUS0    0x02260af0 /* [RO][32] BTP slot status register for channel 17 */
#define BCHP_XPT_MEMDMA_MCPB_CH18_BTP_STATUS0    0x02260af4 /* [RO][32] BTP slot status register for channel 18 */
#define BCHP_XPT_MEMDMA_MCPB_CH19_BTP_STATUS0    0x02260af8 /* [RO][32] BTP slot status register for channel 19 */
#define BCHP_XPT_MEMDMA_MCPB_CH20_BTP_STATUS0    0x02260afc /* [RO][32] BTP slot status register for channel 20 */
#define BCHP_XPT_MEMDMA_MCPB_CH21_BTP_STATUS0    0x02260b00 /* [RO][32] BTP slot status register for channel 21 */
#define BCHP_XPT_MEMDMA_MCPB_CH22_BTP_STATUS0    0x02260b04 /* [RO][32] BTP slot status register for channel 22 */
#define BCHP_XPT_MEMDMA_MCPB_CH23_BTP_STATUS0    0x02260b08 /* [RO][32] BTP slot status register for channel 23 */
#define BCHP_XPT_MEMDMA_MCPB_CH24_BTP_STATUS0    0x02260b0c /* [RO][32] BTP slot status register for channel 24 */
#define BCHP_XPT_MEMDMA_MCPB_CH25_BTP_STATUS0    0x02260b10 /* [RO][32] BTP slot status register for channel 25 */
#define BCHP_XPT_MEMDMA_MCPB_CH26_BTP_STATUS0    0x02260b14 /* [RO][32] BTP slot status register for channel 26 */
#define BCHP_XPT_MEMDMA_MCPB_CH27_BTP_STATUS0    0x02260b18 /* [RO][32] BTP slot status register for channel 27 */
#define BCHP_XPT_MEMDMA_MCPB_CH28_BTP_STATUS0    0x02260b1c /* [RO][32] BTP slot status register for channel 28 */
#define BCHP_XPT_MEMDMA_MCPB_CH29_BTP_STATUS0    0x02260b20 /* [RO][32] BTP slot status register for channel 29 */
#define BCHP_XPT_MEMDMA_MCPB_CH30_BTP_STATUS0    0x02260b24 /* [RO][32] BTP slot status register for channel 30 */
#define BCHP_XPT_MEMDMA_MCPB_CH31_BTP_STATUS0    0x02260b28 /* [RO][32] BTP slot status register for channel 31 */
#define BCHP_XPT_MEMDMA_MCPB_BTP0_COUNT_IN_PROGRESS_STATUS_0_31 0x02260b2c /* [RO][32] BTP packet/byte counting in progress for channels 0 - 31. Debug only register */
#define BCHP_XPT_MEMDMA_MCPB_BTP1_COUNT_IN_PROGRESS_STATUS_0_31 0x02260b30 /* [RO][32] BTP packet/byte counting in progress for channels 0 - 31. Debug only register */
#define BCHP_XPT_MEMDMA_MCPB_BTP2_COUNT_IN_PROGRESS_STATUS_0_31 0x02260b34 /* [RO][32] BTP packet/byte counting in progress for channels 0 - 31. Debug only register */
#define BCHP_XPT_MEMDMA_MCPB_TCPIP_WINDOW_PAUSE_STATUS_0_31 0x02260b38 /* [RO][32] TCPIP window pause status for channels 0 - 31. Debug only register. */
#define BCHP_XPT_MEMDMA_MCPB_BTP0_WAIT_FOR_CONFIG_STATUS_0_31 0x02260b3c /* [RO][32] AV pause status for channels 0 - 31 when the next BTP is not programmed in BTP0 configuration space. Debug only register. */
#define BCHP_XPT_MEMDMA_MCPB_BTP1_WAIT_FOR_CONFIG_STATUS_0_31 0x02260b40 /* [RO][32] AV pause status for channels 0 - 31 when the next BTP is not programmed in BTP1 configuration space. Debug only register. */
#define BCHP_XPT_MEMDMA_MCPB_BTP2_WAIT_FOR_CONFIG_STATUS_0_31 0x02260b44 /* [RO][32] AV pause status for channels 0 - 31 when the next BTP is not programmed in BTP2 configuration space. Debug only register. */
#define BCHP_XPT_MEMDMA_MCPB_SOF_EOF_FROM_DMA_STATUS_0_31 0x02260b48 /* [RW][32] Status flag for channels 0 - 31 to indicate that SOF and EOF are sent by descriptors. Debug only register */
#define BCHP_XPT_MEMDMA_MCPB_ESCD2TMEU_PACING_BYPASS_STATUS_0_31 0x02260b4c /* [RW][32] Status flag for channels 0 - 31 to indicate that channels that are currently not pacing packets due to epacket delivery. */
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_STATUS 0x02260b50 /* [RW][32] TagID tracker information */
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_0 0x02260b54 /* [RO][32] Data present in TagID tracker location 0 */
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_1 0x02260b58 /* [RO][32] Data present in TagID tracker location 1 */
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_2 0x02260b5c /* [RO][32] Data present in TagID tracker location 2 */
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_3 0x02260b60 /* [RO][32] Data present in TagID tracker location 3 */
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_4 0x02260b64 /* [RO][32] Data present in TagID tracker location 4 */
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_5 0x02260b68 /* [RO][32] Data present in TagID tracker location 5 */
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_6 0x02260b6c /* [RO][32] Data present in TagID tracker location 6 */
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_7 0x02260b70 /* [RO][32] Data present in TagID tracker location 7 */
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_8 0x02260b74 /* [RO][32] Data present in TagID tracker location 8 */
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_9 0x02260b78 /* [RO][32] Data present in TagID tracker location 9 */
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_10 0x02260b7c /* [RO][32] Data present in TagID tracker location 10 */
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_11 0x02260b80 /* [RO][32] Data present in TagID tracker location 11 */
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_12 0x02260b84 /* [RO][32] Data present in TagID tracker location 12 */
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_13 0x02260b88 /* [RO][32] Data present in TagID tracker location 13 */
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_14 0x02260b8c /* [RO][32] Data present in TagID tracker location 14 */
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_15 0x02260b90 /* [RO][32] Data present in TagID tracker location 15 */
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_16 0x02260b94 /* [RO][32] Data present in TagID tracker location 16 */
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_17 0x02260b98 /* [RO][32] Data present in TagID tracker location 17 */
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_18 0x02260b9c /* [RO][32] Data present in TagID tracker location 18 */
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_19 0x02260ba0 /* [RO][32] Data present in TagID tracker location 19 */
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_20 0x02260ba4 /* [RO][32] Data present in TagID tracker location 20 */
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_21 0x02260ba8 /* [RO][32] Data present in TagID tracker location 21 */
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_22 0x02260bac /* [RO][32] Data present in TagID tracker location 22 */
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_23 0x02260bb0 /* [RO][32] Data present in TagID tracker location 23 */
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_24 0x02260bb4 /* [RO][32] Data present in TagID tracker location 24 */
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_25 0x02260bb8 /* [RO][32] Data present in TagID tracker location 25 */
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_26 0x02260bbc /* [RO][32] Data present in TagID tracker location 26 */
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_27 0x02260bc0 /* [RO][32] Data present in TagID tracker location 27 */
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_28 0x02260bc4 /* [RO][32] Data present in TagID tracker location 28 */
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_29 0x02260bc8 /* [RO][32] Data present in TagID tracker location 29 */
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_30 0x02260bcc /* [RO][32] Data present in TagID tracker location 30 */
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_31 0x02260bd0 /* [RO][32] Data present in TagID tracker location 31 */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_0             0x02260bd4 /* [RO][32] Debug Register */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_1             0x02260bd8 /* [RO][32] Debug Register */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_2             0x02260bdc /* [RO][32] Debug Register */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_3             0x02260be0 /* [RO][32] Debug Register */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_4             0x02260be4 /* [RO][32] Debug Register */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_5             0x02260be8 /* [RO][32] Debug Register */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_6             0x02260bec /* [RO][32] Debug Register */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_7             0x02260bf0 /* [RO][32] Debug Register */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_8             0x02260bf4 /* [RO][32] Debug Register */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_9             0x02260bf8 /* [RO][32] Debug Register */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_10            0x02260bfc /* [RO][32] Debug Register */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_11            0x02260c00 /* [RO][32] Debug Register */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_12            0x02260c04 /* [RO][32] Debug Register */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_13            0x02260c08 /* [RO][32] Debug Register */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_14            0x02260c0c /* [RO][32] Debug Register */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_15            0x02260c10 /* [RO][32] Debug Register */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_16            0x02260c14 /* [RO][32] Debug Register */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_17            0x02260c18 /* [RO][32] Debug Register */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_18            0x02260c1c /* [RO][32] Debug Register */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_19            0x02260c20 /* [RO][32] Debug Register */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_20            0x02260c24 /* [RO][32] Debug Register */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_21            0x02260c28 /* [RO][32] Debug Register */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_22            0x02260c2c /* [RO][32] Debug Register */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_23            0x02260c30 /* [RO][32] Debug Register */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_24            0x02260c34 /* [RO][32] Debug Register */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_25            0x02260c38 /* [RO][32] Debug Register */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_26            0x02260c3c /* [RO][32] Debug Register */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_27            0x02260c40 /* [RO][32] Debug Register */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_28            0x02260c44 /* [RO][32] Debug Register */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_29            0x02260c48 /* [RO][32] Debug Register */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_30            0x02260c4c /* [RO][32] Debug Register */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_31            0x02260c50 /* [RO][32] Debug Register */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_32            0x02260c54 /* [RO][32] Debug Register */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_33            0x02260c58 /* [RO][32] Debug Register */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_34            0x02260c5c /* [RO][32] Debug Register */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_35            0x02260c60 /* [RO][32] Debug Register */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_36            0x02260c64 /* [RO][32] Debug Register */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_37            0x02260c68 /* [RO][32] Debug Register */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_38            0x02260c6c /* [RO][32] Debug Register */
#define BCHP_XPT_MEMDMA_MCPB_SP_TIME_OUT_THRESHOLD 0x02260c70 /* [RW][32] SP Timeout Threshold */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_SP_FORCE_RECOVER 0x02260c74 /* [RW][32] Debug SP Force Recover */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_SP_TX_SLOT_CMD_AUTO_RECOVER_OVERWR 0x02260c78 /* [RW][32] Debug SP TX Overwrite Slot command Auto Recover Overwrite */

/***************************************************************************
 *RUN_SET_CLEAR - Set and Clear for the RUN bit
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: RUN_SET_CLEAR :: reserved0 [31:09] */
#define BCHP_XPT_MEMDMA_MCPB_RUN_SET_CLEAR_reserved0_MASK          0xfffffe00
#define BCHP_XPT_MEMDMA_MCPB_RUN_SET_CLEAR_reserved0_SHIFT         9

/* XPT_MEMDMA_MCPB :: RUN_SET_CLEAR :: SET_CLEAR [08:08] */
#define BCHP_XPT_MEMDMA_MCPB_RUN_SET_CLEAR_SET_CLEAR_MASK          0x00000100
#define BCHP_XPT_MEMDMA_MCPB_RUN_SET_CLEAR_SET_CLEAR_SHIFT         8
#define BCHP_XPT_MEMDMA_MCPB_RUN_SET_CLEAR_SET_CLEAR_DEFAULT       0x00000000

/* XPT_MEMDMA_MCPB :: RUN_SET_CLEAR :: MCPB_CHANNEL_NUM [07:00] */
#define BCHP_XPT_MEMDMA_MCPB_RUN_SET_CLEAR_MCPB_CHANNEL_NUM_MASK   0x000000ff
#define BCHP_XPT_MEMDMA_MCPB_RUN_SET_CLEAR_MCPB_CHANNEL_NUM_SHIFT  0
#define BCHP_XPT_MEMDMA_MCPB_RUN_SET_CLEAR_MCPB_CHANNEL_NUM_DEFAULT 0x00000000

/***************************************************************************
 *WAKE_SET - Set for the WAKE bit
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: WAKE_SET :: reserved0 [31:09] */
#define BCHP_XPT_MEMDMA_MCPB_WAKE_SET_reserved0_MASK               0xfffffe00
#define BCHP_XPT_MEMDMA_MCPB_WAKE_SET_reserved0_SHIFT              9

/* XPT_MEMDMA_MCPB :: WAKE_SET :: SET [08:08] */
#define BCHP_XPT_MEMDMA_MCPB_WAKE_SET_SET_MASK                     0x00000100
#define BCHP_XPT_MEMDMA_MCPB_WAKE_SET_SET_SHIFT                    8
#define BCHP_XPT_MEMDMA_MCPB_WAKE_SET_SET_DEFAULT                  0x00000000

/* XPT_MEMDMA_MCPB :: WAKE_SET :: MCPB_CHANNEL_NUM [07:00] */
#define BCHP_XPT_MEMDMA_MCPB_WAKE_SET_MCPB_CHANNEL_NUM_MASK        0x000000ff
#define BCHP_XPT_MEMDMA_MCPB_WAKE_SET_MCPB_CHANNEL_NUM_SHIFT       0
#define BCHP_XPT_MEMDMA_MCPB_WAKE_SET_MCPB_CHANNEL_NUM_DEFAULT     0x00000000

/***************************************************************************
 *WAKE_MODE_SET_CLEAR - Set and Clear for the WAKE_MODE bit
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: WAKE_MODE_SET_CLEAR :: reserved0 [31:09] */
#define BCHP_XPT_MEMDMA_MCPB_WAKE_MODE_SET_CLEAR_reserved0_MASK    0xfffffe00
#define BCHP_XPT_MEMDMA_MCPB_WAKE_MODE_SET_CLEAR_reserved0_SHIFT   9

/* XPT_MEMDMA_MCPB :: WAKE_MODE_SET_CLEAR :: SET_CLEAR [08:08] */
#define BCHP_XPT_MEMDMA_MCPB_WAKE_MODE_SET_CLEAR_SET_CLEAR_MASK    0x00000100
#define BCHP_XPT_MEMDMA_MCPB_WAKE_MODE_SET_CLEAR_SET_CLEAR_SHIFT   8
#define BCHP_XPT_MEMDMA_MCPB_WAKE_MODE_SET_CLEAR_SET_CLEAR_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: WAKE_MODE_SET_CLEAR :: MCPB_CHANNEL_NUM [07:00] */
#define BCHP_XPT_MEMDMA_MCPB_WAKE_MODE_SET_CLEAR_MCPB_CHANNEL_NUM_MASK 0x000000ff
#define BCHP_XPT_MEMDMA_MCPB_WAKE_MODE_SET_CLEAR_MCPB_CHANNEL_NUM_SHIFT 0
#define BCHP_XPT_MEMDMA_MCPB_WAKE_MODE_SET_CLEAR_MCPB_CHANNEL_NUM_DEFAULT 0x00000000

/***************************************************************************
 *BUFF_DATA_RDY_SET - Set for the BUFF_DATA_RDY bit
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: BUFF_DATA_RDY_SET :: reserved0 [31:09] */
#define BCHP_XPT_MEMDMA_MCPB_BUFF_DATA_RDY_SET_reserved0_MASK      0xfffffe00
#define BCHP_XPT_MEMDMA_MCPB_BUFF_DATA_RDY_SET_reserved0_SHIFT     9

/* XPT_MEMDMA_MCPB :: BUFF_DATA_RDY_SET :: SET [08:08] */
#define BCHP_XPT_MEMDMA_MCPB_BUFF_DATA_RDY_SET_SET_MASK            0x00000100
#define BCHP_XPT_MEMDMA_MCPB_BUFF_DATA_RDY_SET_SET_SHIFT           8
#define BCHP_XPT_MEMDMA_MCPB_BUFF_DATA_RDY_SET_SET_DEFAULT         0x00000000

/* XPT_MEMDMA_MCPB :: BUFF_DATA_RDY_SET :: MCPB_CHANNEL_NUM [07:00] */
#define BCHP_XPT_MEMDMA_MCPB_BUFF_DATA_RDY_SET_MCPB_CHANNEL_NUM_MASK 0x000000ff
#define BCHP_XPT_MEMDMA_MCPB_BUFF_DATA_RDY_SET_MCPB_CHANNEL_NUM_SHIFT 0
#define BCHP_XPT_MEMDMA_MCPB_BUFF_DATA_RDY_SET_MCPB_CHANNEL_NUM_DEFAULT 0x00000000

/***************************************************************************
 *PAUSE_AT_DESC_READ_CLEAR - Clear for the PAUSE_AT_DESC_READ bit
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: PAUSE_AT_DESC_READ_CLEAR :: reserved0 [31:09] */
#define BCHP_XPT_MEMDMA_MCPB_PAUSE_AT_DESC_READ_CLEAR_reserved0_MASK 0xfffffe00
#define BCHP_XPT_MEMDMA_MCPB_PAUSE_AT_DESC_READ_CLEAR_reserved0_SHIFT 9

/* XPT_MEMDMA_MCPB :: PAUSE_AT_DESC_READ_CLEAR :: CLEAR [08:08] */
#define BCHP_XPT_MEMDMA_MCPB_PAUSE_AT_DESC_READ_CLEAR_CLEAR_MASK   0x00000100
#define BCHP_XPT_MEMDMA_MCPB_PAUSE_AT_DESC_READ_CLEAR_CLEAR_SHIFT  8
#define BCHP_XPT_MEMDMA_MCPB_PAUSE_AT_DESC_READ_CLEAR_CLEAR_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: PAUSE_AT_DESC_READ_CLEAR :: MCPB_CHANNEL_NUM [07:00] */
#define BCHP_XPT_MEMDMA_MCPB_PAUSE_AT_DESC_READ_CLEAR_MCPB_CHANNEL_NUM_MASK 0x000000ff
#define BCHP_XPT_MEMDMA_MCPB_PAUSE_AT_DESC_READ_CLEAR_MCPB_CHANNEL_NUM_SHIFT 0
#define BCHP_XPT_MEMDMA_MCPB_PAUSE_AT_DESC_READ_CLEAR_MCPB_CHANNEL_NUM_DEFAULT 0x00000000

/***************************************************************************
 *PAUSE_AT_DESC_END_CLEAR - Clear for the PAUSE_AT_DESC_END bit
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: PAUSE_AT_DESC_END_CLEAR :: reserved0 [31:09] */
#define BCHP_XPT_MEMDMA_MCPB_PAUSE_AT_DESC_END_CLEAR_reserved0_MASK 0xfffffe00
#define BCHP_XPT_MEMDMA_MCPB_PAUSE_AT_DESC_END_CLEAR_reserved0_SHIFT 9

/* XPT_MEMDMA_MCPB :: PAUSE_AT_DESC_END_CLEAR :: CLEAR [08:08] */
#define BCHP_XPT_MEMDMA_MCPB_PAUSE_AT_DESC_END_CLEAR_CLEAR_MASK    0x00000100
#define BCHP_XPT_MEMDMA_MCPB_PAUSE_AT_DESC_END_CLEAR_CLEAR_SHIFT   8
#define BCHP_XPT_MEMDMA_MCPB_PAUSE_AT_DESC_END_CLEAR_CLEAR_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: PAUSE_AT_DESC_END_CLEAR :: MCPB_CHANNEL_NUM [07:00] */
#define BCHP_XPT_MEMDMA_MCPB_PAUSE_AT_DESC_END_CLEAR_MCPB_CHANNEL_NUM_MASK 0x000000ff
#define BCHP_XPT_MEMDMA_MCPB_PAUSE_AT_DESC_END_CLEAR_MCPB_CHANNEL_NUM_SHIFT 0
#define BCHP_XPT_MEMDMA_MCPB_PAUSE_AT_DESC_END_CLEAR_MCPB_CHANNEL_NUM_DEFAULT 0x00000000

/***************************************************************************
 *PAUSE_AFTER_GROUP_PACKETS_CLEAR - Clear for the PAUSE_AFTER_GROUP_PACKETS bit
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: PAUSE_AFTER_GROUP_PACKETS_CLEAR :: reserved0 [31:09] */
#define BCHP_XPT_MEMDMA_MCPB_PAUSE_AFTER_GROUP_PACKETS_CLEAR_reserved0_MASK 0xfffffe00
#define BCHP_XPT_MEMDMA_MCPB_PAUSE_AFTER_GROUP_PACKETS_CLEAR_reserved0_SHIFT 9

/* XPT_MEMDMA_MCPB :: PAUSE_AFTER_GROUP_PACKETS_CLEAR :: CLEAR [08:08] */
#define BCHP_XPT_MEMDMA_MCPB_PAUSE_AFTER_GROUP_PACKETS_CLEAR_CLEAR_MASK 0x00000100
#define BCHP_XPT_MEMDMA_MCPB_PAUSE_AFTER_GROUP_PACKETS_CLEAR_CLEAR_SHIFT 8
#define BCHP_XPT_MEMDMA_MCPB_PAUSE_AFTER_GROUP_PACKETS_CLEAR_CLEAR_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: PAUSE_AFTER_GROUP_PACKETS_CLEAR :: MCPB_CHANNEL_NUM [07:00] */
#define BCHP_XPT_MEMDMA_MCPB_PAUSE_AFTER_GROUP_PACKETS_CLEAR_MCPB_CHANNEL_NUM_MASK 0x000000ff
#define BCHP_XPT_MEMDMA_MCPB_PAUSE_AFTER_GROUP_PACKETS_CLEAR_MCPB_CHANNEL_NUM_SHIFT 0
#define BCHP_XPT_MEMDMA_MCPB_PAUSE_AFTER_GROUP_PACKETS_CLEAR_MCPB_CHANNEL_NUM_DEFAULT 0x00000000

/***************************************************************************
 *CRC_COMPARE_ERROR_PAUSE_CLEAR - Clear for the CRC_COMPARE_ERROR_PAUSE bit
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: CRC_COMPARE_ERROR_PAUSE_CLEAR :: reserved0 [31:09] */
#define BCHP_XPT_MEMDMA_MCPB_CRC_COMPARE_ERROR_PAUSE_CLEAR_reserved0_MASK 0xfffffe00
#define BCHP_XPT_MEMDMA_MCPB_CRC_COMPARE_ERROR_PAUSE_CLEAR_reserved0_SHIFT 9

/* XPT_MEMDMA_MCPB :: CRC_COMPARE_ERROR_PAUSE_CLEAR :: CLEAR [08:08] */
#define BCHP_XPT_MEMDMA_MCPB_CRC_COMPARE_ERROR_PAUSE_CLEAR_CLEAR_MASK 0x00000100
#define BCHP_XPT_MEMDMA_MCPB_CRC_COMPARE_ERROR_PAUSE_CLEAR_CLEAR_SHIFT 8
#define BCHP_XPT_MEMDMA_MCPB_CRC_COMPARE_ERROR_PAUSE_CLEAR_CLEAR_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CRC_COMPARE_ERROR_PAUSE_CLEAR :: MCPB_CHANNEL_NUM [07:00] */
#define BCHP_XPT_MEMDMA_MCPB_CRC_COMPARE_ERROR_PAUSE_CLEAR_MCPB_CHANNEL_NUM_MASK 0x000000ff
#define BCHP_XPT_MEMDMA_MCPB_CRC_COMPARE_ERROR_PAUSE_CLEAR_MCPB_CHANNEL_NUM_SHIFT 0
#define BCHP_XPT_MEMDMA_MCPB_CRC_COMPARE_ERROR_PAUSE_CLEAR_MCPB_CHANNEL_NUM_DEFAULT 0x00000000

/***************************************************************************
 *MICRO_PAUSE_SET_CLEAR - Set and Clear for the MICRO_PAUSE bit
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: MICRO_PAUSE_SET_CLEAR :: reserved0 [31:09] */
#define BCHP_XPT_MEMDMA_MCPB_MICRO_PAUSE_SET_CLEAR_reserved0_MASK  0xfffffe00
#define BCHP_XPT_MEMDMA_MCPB_MICRO_PAUSE_SET_CLEAR_reserved0_SHIFT 9

/* XPT_MEMDMA_MCPB :: MICRO_PAUSE_SET_CLEAR :: SET_CLEAR [08:08] */
#define BCHP_XPT_MEMDMA_MCPB_MICRO_PAUSE_SET_CLEAR_SET_CLEAR_MASK  0x00000100
#define BCHP_XPT_MEMDMA_MCPB_MICRO_PAUSE_SET_CLEAR_SET_CLEAR_SHIFT 8
#define BCHP_XPT_MEMDMA_MCPB_MICRO_PAUSE_SET_CLEAR_SET_CLEAR_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: MICRO_PAUSE_SET_CLEAR :: MCPB_CHANNEL_NUM [07:00] */
#define BCHP_XPT_MEMDMA_MCPB_MICRO_PAUSE_SET_CLEAR_MCPB_CHANNEL_NUM_MASK 0x000000ff
#define BCHP_XPT_MEMDMA_MCPB_MICRO_PAUSE_SET_CLEAR_MCPB_CHANNEL_NUM_SHIFT 0
#define BCHP_XPT_MEMDMA_MCPB_MICRO_PAUSE_SET_CLEAR_MCPB_CHANNEL_NUM_DEFAULT 0x00000000

/***************************************************************************
 *RUN_STATUS_0_31 - Run status for all the PB channels
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: RUN_STATUS_0_31 :: RUN_STATUS [31:00] */
#define BCHP_XPT_MEMDMA_MCPB_RUN_STATUS_0_31_RUN_STATUS_MASK       0xffffffff
#define BCHP_XPT_MEMDMA_MCPB_RUN_STATUS_0_31_RUN_STATUS_SHIFT      0
#define BCHP_XPT_MEMDMA_MCPB_RUN_STATUS_0_31_RUN_STATUS_DEFAULT    0x00000000

/***************************************************************************
 *WAKE_STATUS_0_31 - Wake status for all the PB channels
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: WAKE_STATUS_0_31 :: WAKE_STATUS [31:00] */
#define BCHP_XPT_MEMDMA_MCPB_WAKE_STATUS_0_31_WAKE_STATUS_MASK     0xffffffff
#define BCHP_XPT_MEMDMA_MCPB_WAKE_STATUS_0_31_WAKE_STATUS_SHIFT    0
#define BCHP_XPT_MEMDMA_MCPB_WAKE_STATUS_0_31_WAKE_STATUS_DEFAULT  0x00000000

/***************************************************************************
 *WAKE_MODE_STATUS_0_31 - Wake Mode status for all the PB channels
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: WAKE_MODE_STATUS_0_31 :: WAKE_MODE_STATUS [31:00] */
#define BCHP_XPT_MEMDMA_MCPB_WAKE_MODE_STATUS_0_31_WAKE_MODE_STATUS_MASK 0xffffffff
#define BCHP_XPT_MEMDMA_MCPB_WAKE_MODE_STATUS_0_31_WAKE_MODE_STATUS_SHIFT 0
#define BCHP_XPT_MEMDMA_MCPB_WAKE_MODE_STATUS_0_31_WAKE_MODE_STATUS_DEFAULT 0x00000000

/***************************************************************************
 *PAUSE_AT_DESC_READ_STATUS_0_31 - Pause at descriptor read status for all the PB channels
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: PAUSE_AT_DESC_READ_STATUS_0_31 :: PAUSE_AT_DESC_READ_STATUS [31:00] */
#define BCHP_XPT_MEMDMA_MCPB_PAUSE_AT_DESC_READ_STATUS_0_31_PAUSE_AT_DESC_READ_STATUS_MASK 0xffffffff
#define BCHP_XPT_MEMDMA_MCPB_PAUSE_AT_DESC_READ_STATUS_0_31_PAUSE_AT_DESC_READ_STATUS_SHIFT 0
#define BCHP_XPT_MEMDMA_MCPB_PAUSE_AT_DESC_READ_STATUS_0_31_PAUSE_AT_DESC_READ_STATUS_DEFAULT 0x00000000

/***************************************************************************
 *PAUSE_AT_DESC_END_STATUS_0_31 - Pause at descriptor end status for all the PB channels
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: PAUSE_AT_DESC_END_STATUS_0_31 :: PAUSE_AT_DESC_END_STATUS [31:00] */
#define BCHP_XPT_MEMDMA_MCPB_PAUSE_AT_DESC_END_STATUS_0_31_PAUSE_AT_DESC_END_STATUS_MASK 0xffffffff
#define BCHP_XPT_MEMDMA_MCPB_PAUSE_AT_DESC_END_STATUS_0_31_PAUSE_AT_DESC_END_STATUS_SHIFT 0
#define BCHP_XPT_MEMDMA_MCPB_PAUSE_AT_DESC_END_STATUS_0_31_PAUSE_AT_DESC_END_STATUS_DEFAULT 0x00000000

/***************************************************************************
 *PAUSE_AFTER_GROUP_PACKETS_STATUS_0_31 - Pause after group of packets status for all the PB channels
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: PAUSE_AFTER_GROUP_PACKETS_STATUS_0_31 :: PAUSE_AFTER_GROUP_PACKETS_STATUS [31:00] */
#define BCHP_XPT_MEMDMA_MCPB_PAUSE_AFTER_GROUP_PACKETS_STATUS_0_31_PAUSE_AFTER_GROUP_PACKETS_STATUS_MASK 0xffffffff
#define BCHP_XPT_MEMDMA_MCPB_PAUSE_AFTER_GROUP_PACKETS_STATUS_0_31_PAUSE_AFTER_GROUP_PACKETS_STATUS_SHIFT 0
#define BCHP_XPT_MEMDMA_MCPB_PAUSE_AFTER_GROUP_PACKETS_STATUS_0_31_PAUSE_AFTER_GROUP_PACKETS_STATUS_DEFAULT 0x00000000

/***************************************************************************
 *CRC_COMPARE_ERROR_PAUSE_STATUS_0_31 - CRC compare error pause status for all the PB channels
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: CRC_COMPARE_ERROR_PAUSE_STATUS_0_31 :: CRC_COMPARE_ERROR_PAUSE_STATUS [31:00] */
#define BCHP_XPT_MEMDMA_MCPB_CRC_COMPARE_ERROR_PAUSE_STATUS_0_31_CRC_COMPARE_ERROR_PAUSE_STATUS_MASK 0xffffffff
#define BCHP_XPT_MEMDMA_MCPB_CRC_COMPARE_ERROR_PAUSE_STATUS_0_31_CRC_COMPARE_ERROR_PAUSE_STATUS_SHIFT 0
#define BCHP_XPT_MEMDMA_MCPB_CRC_COMPARE_ERROR_PAUSE_STATUS_0_31_CRC_COMPARE_ERROR_PAUSE_STATUS_DEFAULT 0x00000000

/***************************************************************************
 *MICRO_PAUSE_STATUS_0_31 - Micro Pause status for all the PB channels
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: MICRO_PAUSE_STATUS_0_31 :: MICRO_PAUSE_STATUS [31:00] */
#define BCHP_XPT_MEMDMA_MCPB_MICRO_PAUSE_STATUS_0_31_MICRO_PAUSE_STATUS_MASK 0xffffffff
#define BCHP_XPT_MEMDMA_MCPB_MICRO_PAUSE_STATUS_0_31_MICRO_PAUSE_STATUS_SHIFT 0
#define BCHP_XPT_MEMDMA_MCPB_MICRO_PAUSE_STATUS_0_31_MICRO_PAUSE_STATUS_DEFAULT 0x00000000

/***************************************************************************
 *FINAL_PAUSE_STATUS_0_31 - Final Pause status for all the PB channels
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: FINAL_PAUSE_STATUS_0_31 :: FINAL_PAUSE_STATUS [31:00] */
#define BCHP_XPT_MEMDMA_MCPB_FINAL_PAUSE_STATUS_0_31_FINAL_PAUSE_STATUS_MASK 0xffffffff
#define BCHP_XPT_MEMDMA_MCPB_FINAL_PAUSE_STATUS_0_31_FINAL_PAUSE_STATUS_SHIFT 0
#define BCHP_XPT_MEMDMA_MCPB_FINAL_PAUSE_STATUS_0_31_FINAL_PAUSE_STATUS_DEFAULT 0x00000000

/***************************************************************************
 *HW_PAUSE_STATUS_0_31 - Hardware Pause status for all the PB channels
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: HW_PAUSE_STATUS_0_31 :: HW_PAUSE_STATUS [31:00] */
#define BCHP_XPT_MEMDMA_MCPB_HW_PAUSE_STATUS_0_31_HW_PAUSE_STATUS_MASK 0xffffffff
#define BCHP_XPT_MEMDMA_MCPB_HW_PAUSE_STATUS_0_31_HW_PAUSE_STATUS_SHIFT 0
#define BCHP_XPT_MEMDMA_MCPB_HW_PAUSE_STATUS_0_31_HW_PAUSE_STATUS_DEFAULT 0x00000000

/***************************************************************************
 *DESC_RD_IN_PROGRESS_0_31 - Descriptor Read in Progress status flag
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: DESC_RD_IN_PROGRESS_0_31 :: DESC_RD_IN_PROGRESS [31:00] */
#define BCHP_XPT_MEMDMA_MCPB_DESC_RD_IN_PROGRESS_0_31_DESC_RD_IN_PROGRESS_MASK 0xffffffff
#define BCHP_XPT_MEMDMA_MCPB_DESC_RD_IN_PROGRESS_0_31_DESC_RD_IN_PROGRESS_SHIFT 0
#define BCHP_XPT_MEMDMA_MCPB_DESC_RD_IN_PROGRESS_0_31_DESC_RD_IN_PROGRESS_DEFAULT 0x00000000

/***************************************************************************
 *DATA_RD_IN_PROGRESS_0_31 - Data Read in Progress status flag
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: DATA_RD_IN_PROGRESS_0_31 :: DATA_RD_IN_PROGRESS [31:00] */
#define BCHP_XPT_MEMDMA_MCPB_DATA_RD_IN_PROGRESS_0_31_DATA_RD_IN_PROGRESS_MASK 0xffffffff
#define BCHP_XPT_MEMDMA_MCPB_DATA_RD_IN_PROGRESS_0_31_DATA_RD_IN_PROGRESS_SHIFT 0
#define BCHP_XPT_MEMDMA_MCPB_DATA_RD_IN_PROGRESS_0_31_DATA_RD_IN_PROGRESS_DEFAULT 0x00000000

/***************************************************************************
 *BBUFF_RD_IN_PROGRESS_0_31 - Burst Buffer Read in Progress status flag
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: BBUFF_RD_IN_PROGRESS_0_31 :: BBUFF_RD_IN_PROGRESS [31:00] */
#define BCHP_XPT_MEMDMA_MCPB_BBUFF_RD_IN_PROGRESS_0_31_BBUFF_RD_IN_PROGRESS_MASK 0xffffffff
#define BCHP_XPT_MEMDMA_MCPB_BBUFF_RD_IN_PROGRESS_0_31_BBUFF_RD_IN_PROGRESS_SHIFT 0
#define BCHP_XPT_MEMDMA_MCPB_BBUFF_RD_IN_PROGRESS_0_31_BBUFF_RD_IN_PROGRESS_DEFAULT 0x00000000

/***************************************************************************
 *LAST_DESC_REACHED_0_31 - Last Descriptor Reached status flag
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: LAST_DESC_REACHED_0_31 :: LAST_DESC_REACHED [31:00] */
#define BCHP_XPT_MEMDMA_MCPB_LAST_DESC_REACHED_0_31_LAST_DESC_REACHED_MASK 0xffffffff
#define BCHP_XPT_MEMDMA_MCPB_LAST_DESC_REACHED_0_31_LAST_DESC_REACHED_SHIFT 0
#define BCHP_XPT_MEMDMA_MCPB_LAST_DESC_REACHED_0_31_LAST_DESC_REACHED_DEFAULT 0x00000000

/***************************************************************************
 *BUFF_DATA_RDY_0_31 - Buffer data ready status flag
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: BUFF_DATA_RDY_0_31 :: BUFF_DATA_RDY [31:00] */
#define BCHP_XPT_MEMDMA_MCPB_BUFF_DATA_RDY_0_31_BUFF_DATA_RDY_MASK 0xffffffff
#define BCHP_XPT_MEMDMA_MCPB_BUFF_DATA_RDY_0_31_BUFF_DATA_RDY_SHIFT 0
#define BCHP_XPT_MEMDMA_MCPB_BUFF_DATA_RDY_0_31_BUFF_DATA_RDY_DEFAULT 0x00000000

/***************************************************************************
 *FIRST_DATA_RD_OPN_PRIORITY_0_31 - First data read operation priority flag
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: FIRST_DATA_RD_OPN_PRIORITY_0_31 :: FIRST_DATA_RD_OPN_PRIORITY [31:00] */
#define BCHP_XPT_MEMDMA_MCPB_FIRST_DATA_RD_OPN_PRIORITY_0_31_FIRST_DATA_RD_OPN_PRIORITY_MASK 0xffffffff
#define BCHP_XPT_MEMDMA_MCPB_FIRST_DATA_RD_OPN_PRIORITY_0_31_FIRST_DATA_RD_OPN_PRIORITY_SHIFT 0
#define BCHP_XPT_MEMDMA_MCPB_FIRST_DATA_RD_OPN_PRIORITY_0_31_FIRST_DATA_RD_OPN_PRIORITY_DEFAULT 0x00000000

/***************************************************************************
 *MISC_INTR_STATUS_CLR - Clearing of Debug interrupt status fields
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: MISC_INTR_STATUS_CLR :: reserved0 [31:24] */
#define BCHP_XPT_MEMDMA_MCPB_MISC_INTR_STATUS_CLR_reserved0_MASK   0xff000000
#define BCHP_XPT_MEMDMA_MCPB_MISC_INTR_STATUS_CLR_reserved0_SHIFT  24

/* XPT_MEMDMA_MCPB :: MISC_INTR_STATUS_CLR :: PES_NEXT_TS_RANGE_ERR [23:23] */
#define BCHP_XPT_MEMDMA_MCPB_MISC_INTR_STATUS_CLR_PES_NEXT_TS_RANGE_ERR_MASK 0x00800000
#define BCHP_XPT_MEMDMA_MCPB_MISC_INTR_STATUS_CLR_PES_NEXT_TS_RANGE_ERR_SHIFT 23
#define BCHP_XPT_MEMDMA_MCPB_MISC_INTR_STATUS_CLR_PES_NEXT_TS_RANGE_ERR_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: MISC_INTR_STATUS_CLR :: OUTPUT_BTP_SENT [22:22] */
#define BCHP_XPT_MEMDMA_MCPB_MISC_INTR_STATUS_CLR_OUTPUT_BTP_SENT_MASK 0x00400000
#define BCHP_XPT_MEMDMA_MCPB_MISC_INTR_STATUS_CLR_OUTPUT_BTP_SENT_SHIFT 22
#define BCHP_XPT_MEMDMA_MCPB_MISC_INTR_STATUS_CLR_OUTPUT_BTP_SENT_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: MISC_INTR_STATUS_CLR :: RETRANSMISSION_DONE [21:21] */
#define BCHP_XPT_MEMDMA_MCPB_MISC_INTR_STATUS_CLR_RETRANSMISSION_DONE_MASK 0x00200000
#define BCHP_XPT_MEMDMA_MCPB_MISC_INTR_STATUS_CLR_RETRANSMISSION_DONE_SHIFT 21
#define BCHP_XPT_MEMDMA_MCPB_MISC_INTR_STATUS_CLR_RETRANSMISSION_DONE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: MISC_INTR_STATUS_CLR :: DESC_TAGID_MISMATCH [20:20] */
#define BCHP_XPT_MEMDMA_MCPB_MISC_INTR_STATUS_CLR_DESC_TAGID_MISMATCH_MASK 0x00100000
#define BCHP_XPT_MEMDMA_MCPB_MISC_INTR_STATUS_CLR_DESC_TAGID_MISMATCH_SHIFT 20
#define BCHP_XPT_MEMDMA_MCPB_MISC_INTR_STATUS_CLR_DESC_TAGID_MISMATCH_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: MISC_INTR_STATUS_CLR :: DATA_TAGID_MISMATCH [19:19] */
#define BCHP_XPT_MEMDMA_MCPB_MISC_INTR_STATUS_CLR_DATA_TAGID_MISMATCH_MASK 0x00080000
#define BCHP_XPT_MEMDMA_MCPB_MISC_INTR_STATUS_CLR_DATA_TAGID_MISMATCH_SHIFT 19
#define BCHP_XPT_MEMDMA_MCPB_MISC_INTR_STATUS_CLR_DATA_TAGID_MISMATCH_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: MISC_INTR_STATUS_CLR :: CRC_COMPARE_ERROR [18:18] */
#define BCHP_XPT_MEMDMA_MCPB_MISC_INTR_STATUS_CLR_CRC_COMPARE_ERROR_MASK 0x00040000
#define BCHP_XPT_MEMDMA_MCPB_MISC_INTR_STATUS_CLR_CRC_COMPARE_ERROR_SHIFT 18
#define BCHP_XPT_MEMDMA_MCPB_MISC_INTR_STATUS_CLR_CRC_COMPARE_ERROR_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: MISC_INTR_STATUS_CLR :: ASF_LEN_ERROR [17:17] */
#define BCHP_XPT_MEMDMA_MCPB_MISC_INTR_STATUS_CLR_ASF_LEN_ERROR_MASK 0x00020000
#define BCHP_XPT_MEMDMA_MCPB_MISC_INTR_STATUS_CLR_ASF_LEN_ERROR_SHIFT 17
#define BCHP_XPT_MEMDMA_MCPB_MISC_INTR_STATUS_CLR_ASF_LEN_ERROR_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: MISC_INTR_STATUS_CLR :: ASF_COMPRESSED_DATA_RECEIVED [16:16] */
#define BCHP_XPT_MEMDMA_MCPB_MISC_INTR_STATUS_CLR_ASF_COMPRESSED_DATA_RECEIVED_MASK 0x00010000
#define BCHP_XPT_MEMDMA_MCPB_MISC_INTR_STATUS_CLR_ASF_COMPRESSED_DATA_RECEIVED_SHIFT 16
#define BCHP_XPT_MEMDMA_MCPB_MISC_INTR_STATUS_CLR_ASF_COMPRESSED_DATA_RECEIVED_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: MISC_INTR_STATUS_CLR :: ASF_PROTOCOL_ERR [15:15] */
#define BCHP_XPT_MEMDMA_MCPB_MISC_INTR_STATUS_CLR_ASF_PROTOCOL_ERR_MASK 0x00008000
#define BCHP_XPT_MEMDMA_MCPB_MISC_INTR_STATUS_CLR_ASF_PROTOCOL_ERR_SHIFT 15
#define BCHP_XPT_MEMDMA_MCPB_MISC_INTR_STATUS_CLR_ASF_PROTOCOL_ERR_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: MISC_INTR_STATUS_CLR :: ASF_PADDING_LEN_ERR [14:14] */
#define BCHP_XPT_MEMDMA_MCPB_MISC_INTR_STATUS_CLR_ASF_PADDING_LEN_ERR_MASK 0x00004000
#define BCHP_XPT_MEMDMA_MCPB_MISC_INTR_STATUS_CLR_ASF_PADDING_LEN_ERR_SHIFT 14
#define BCHP_XPT_MEMDMA_MCPB_MISC_INTR_STATUS_CLR_ASF_PADDING_LEN_ERR_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: MISC_INTR_STATUS_CLR :: PAUSE_AT_DESC_READ [13:13] */
#define BCHP_XPT_MEMDMA_MCPB_MISC_INTR_STATUS_CLR_PAUSE_AT_DESC_READ_MASK 0x00002000
#define BCHP_XPT_MEMDMA_MCPB_MISC_INTR_STATUS_CLR_PAUSE_AT_DESC_READ_SHIFT 13
#define BCHP_XPT_MEMDMA_MCPB_MISC_INTR_STATUS_CLR_PAUSE_AT_DESC_READ_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: MISC_INTR_STATUS_CLR :: PAUSE_AFTER_GROUP_OF_PACKETS [12:12] */
#define BCHP_XPT_MEMDMA_MCPB_MISC_INTR_STATUS_CLR_PAUSE_AFTER_GROUP_OF_PACKETS_MASK 0x00001000
#define BCHP_XPT_MEMDMA_MCPB_MISC_INTR_STATUS_CLR_PAUSE_AFTER_GROUP_OF_PACKETS_SHIFT 12
#define BCHP_XPT_MEMDMA_MCPB_MISC_INTR_STATUS_CLR_PAUSE_AFTER_GROUP_OF_PACKETS_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: MISC_INTR_STATUS_CLR :: TS_PARITY_ERROR [11:11] */
#define BCHP_XPT_MEMDMA_MCPB_MISC_INTR_STATUS_CLR_TS_PARITY_ERROR_MASK 0x00000800
#define BCHP_XPT_MEMDMA_MCPB_MISC_INTR_STATUS_CLR_TS_PARITY_ERROR_SHIFT 11
#define BCHP_XPT_MEMDMA_MCPB_MISC_INTR_STATUS_CLR_TS_PARITY_ERROR_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: MISC_INTR_STATUS_CLR :: PA2_VALID [10:10] */
#define BCHP_XPT_MEMDMA_MCPB_MISC_INTR_STATUS_CLR_PA2_VALID_MASK   0x00000400
#define BCHP_XPT_MEMDMA_MCPB_MISC_INTR_STATUS_CLR_PA2_VALID_SHIFT  10
#define BCHP_XPT_MEMDMA_MCPB_MISC_INTR_STATUS_CLR_PA2_VALID_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: MISC_INTR_STATUS_CLR :: PA1_VALID [09:09] */
#define BCHP_XPT_MEMDMA_MCPB_MISC_INTR_STATUS_CLR_PA1_VALID_MASK   0x00000200
#define BCHP_XPT_MEMDMA_MCPB_MISC_INTR_STATUS_CLR_PA1_VALID_SHIFT  9
#define BCHP_XPT_MEMDMA_MCPB_MISC_INTR_STATUS_CLR_PA1_VALID_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: MISC_INTR_STATUS_CLR :: OOS [08:08] */
#define BCHP_XPT_MEMDMA_MCPB_MISC_INTR_STATUS_CLR_OOS_MASK         0x00000100
#define BCHP_XPT_MEMDMA_MCPB_MISC_INTR_STATUS_CLR_OOS_SHIFT        8
#define BCHP_XPT_MEMDMA_MCPB_MISC_INTR_STATUS_CLR_OOS_DEFAULT      0x00000000

/* XPT_MEMDMA_MCPB :: MISC_INTR_STATUS_CLR :: MCPB_CHANNEL_NUM [07:00] */
#define BCHP_XPT_MEMDMA_MCPB_MISC_INTR_STATUS_CLR_MCPB_CHANNEL_NUM_MASK 0x000000ff
#define BCHP_XPT_MEMDMA_MCPB_MISC_INTR_STATUS_CLR_MCPB_CHANNEL_NUM_SHIFT 0
#define BCHP_XPT_MEMDMA_MCPB_MISC_INTR_STATUS_CLR_MCPB_CHANNEL_NUM_DEFAULT 0x00000000

/***************************************************************************
 *CH0_MISC_INTR_STATUS - Misc interrupt status field for MCPB channel 0
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: CH0_MISC_INTR_STATUS :: reserved0 [31:16] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_MISC_INTR_STATUS_reserved0_MASK   0xffff0000
#define BCHP_XPT_MEMDMA_MCPB_CH0_MISC_INTR_STATUS_reserved0_SHIFT  16

/* XPT_MEMDMA_MCPB :: CH0_MISC_INTR_STATUS :: PES_NEXT_TS_RANGE_ERR [15:15] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_MISC_INTR_STATUS_PES_NEXT_TS_RANGE_ERR_MASK 0x00008000
#define BCHP_XPT_MEMDMA_MCPB_CH0_MISC_INTR_STATUS_PES_NEXT_TS_RANGE_ERR_SHIFT 15
#define BCHP_XPT_MEMDMA_MCPB_CH0_MISC_INTR_STATUS_PES_NEXT_TS_RANGE_ERR_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH0_MISC_INTR_STATUS :: OUTPUT_BTP_SENT [14:14] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_MISC_INTR_STATUS_OUTPUT_BTP_SENT_MASK 0x00004000
#define BCHP_XPT_MEMDMA_MCPB_CH0_MISC_INTR_STATUS_OUTPUT_BTP_SENT_SHIFT 14
#define BCHP_XPT_MEMDMA_MCPB_CH0_MISC_INTR_STATUS_OUTPUT_BTP_SENT_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH0_MISC_INTR_STATUS :: RETRANSMISSION_DONE [13:13] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_MISC_INTR_STATUS_RETRANSMISSION_DONE_MASK 0x00002000
#define BCHP_XPT_MEMDMA_MCPB_CH0_MISC_INTR_STATUS_RETRANSMISSION_DONE_SHIFT 13
#define BCHP_XPT_MEMDMA_MCPB_CH0_MISC_INTR_STATUS_RETRANSMISSION_DONE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH0_MISC_INTR_STATUS :: DESC_TAGID_MISMATCH [12:12] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_MISC_INTR_STATUS_DESC_TAGID_MISMATCH_MASK 0x00001000
#define BCHP_XPT_MEMDMA_MCPB_CH0_MISC_INTR_STATUS_DESC_TAGID_MISMATCH_SHIFT 12
#define BCHP_XPT_MEMDMA_MCPB_CH0_MISC_INTR_STATUS_DESC_TAGID_MISMATCH_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH0_MISC_INTR_STATUS :: DATA_TAGID_MISMATCH [11:11] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_MISC_INTR_STATUS_DATA_TAGID_MISMATCH_MASK 0x00000800
#define BCHP_XPT_MEMDMA_MCPB_CH0_MISC_INTR_STATUS_DATA_TAGID_MISMATCH_SHIFT 11
#define BCHP_XPT_MEMDMA_MCPB_CH0_MISC_INTR_STATUS_DATA_TAGID_MISMATCH_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH0_MISC_INTR_STATUS :: CRC_COMPARE_ERROR [10:10] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_MISC_INTR_STATUS_CRC_COMPARE_ERROR_MASK 0x00000400
#define BCHP_XPT_MEMDMA_MCPB_CH0_MISC_INTR_STATUS_CRC_COMPARE_ERROR_SHIFT 10
#define BCHP_XPT_MEMDMA_MCPB_CH0_MISC_INTR_STATUS_CRC_COMPARE_ERROR_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH0_MISC_INTR_STATUS :: ASF_LEN_ERROR [09:09] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_MISC_INTR_STATUS_ASF_LEN_ERROR_MASK 0x00000200
#define BCHP_XPT_MEMDMA_MCPB_CH0_MISC_INTR_STATUS_ASF_LEN_ERROR_SHIFT 9
#define BCHP_XPT_MEMDMA_MCPB_CH0_MISC_INTR_STATUS_ASF_LEN_ERROR_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH0_MISC_INTR_STATUS :: ASF_COMPRESSED_DATA_RECEIVED [08:08] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_MISC_INTR_STATUS_ASF_COMPRESSED_DATA_RECEIVED_MASK 0x00000100
#define BCHP_XPT_MEMDMA_MCPB_CH0_MISC_INTR_STATUS_ASF_COMPRESSED_DATA_RECEIVED_SHIFT 8
#define BCHP_XPT_MEMDMA_MCPB_CH0_MISC_INTR_STATUS_ASF_COMPRESSED_DATA_RECEIVED_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH0_MISC_INTR_STATUS :: ASF_PROTOCOL_ERR [07:07] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_MISC_INTR_STATUS_ASF_PROTOCOL_ERR_MASK 0x00000080
#define BCHP_XPT_MEMDMA_MCPB_CH0_MISC_INTR_STATUS_ASF_PROTOCOL_ERR_SHIFT 7
#define BCHP_XPT_MEMDMA_MCPB_CH0_MISC_INTR_STATUS_ASF_PROTOCOL_ERR_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH0_MISC_INTR_STATUS :: ASF_PADDING_LEN_ERR [06:06] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_MISC_INTR_STATUS_ASF_PADDING_LEN_ERR_MASK 0x00000040
#define BCHP_XPT_MEMDMA_MCPB_CH0_MISC_INTR_STATUS_ASF_PADDING_LEN_ERR_SHIFT 6
#define BCHP_XPT_MEMDMA_MCPB_CH0_MISC_INTR_STATUS_ASF_PADDING_LEN_ERR_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH0_MISC_INTR_STATUS :: PAUSE_AT_DESC_READ [05:05] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_MISC_INTR_STATUS_PAUSE_AT_DESC_READ_MASK 0x00000020
#define BCHP_XPT_MEMDMA_MCPB_CH0_MISC_INTR_STATUS_PAUSE_AT_DESC_READ_SHIFT 5
#define BCHP_XPT_MEMDMA_MCPB_CH0_MISC_INTR_STATUS_PAUSE_AT_DESC_READ_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH0_MISC_INTR_STATUS :: PAUSE_AFTER_GROUP_OF_PACKETS [04:04] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_MISC_INTR_STATUS_PAUSE_AFTER_GROUP_OF_PACKETS_MASK 0x00000010
#define BCHP_XPT_MEMDMA_MCPB_CH0_MISC_INTR_STATUS_PAUSE_AFTER_GROUP_OF_PACKETS_SHIFT 4
#define BCHP_XPT_MEMDMA_MCPB_CH0_MISC_INTR_STATUS_PAUSE_AFTER_GROUP_OF_PACKETS_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH0_MISC_INTR_STATUS :: TS_PARITY_ERROR [03:03] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_MISC_INTR_STATUS_TS_PARITY_ERROR_MASK 0x00000008
#define BCHP_XPT_MEMDMA_MCPB_CH0_MISC_INTR_STATUS_TS_PARITY_ERROR_SHIFT 3
#define BCHP_XPT_MEMDMA_MCPB_CH0_MISC_INTR_STATUS_TS_PARITY_ERROR_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH0_MISC_INTR_STATUS :: PA2_VALID [02:02] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_MISC_INTR_STATUS_PA2_VALID_MASK   0x00000004
#define BCHP_XPT_MEMDMA_MCPB_CH0_MISC_INTR_STATUS_PA2_VALID_SHIFT  2
#define BCHP_XPT_MEMDMA_MCPB_CH0_MISC_INTR_STATUS_PA2_VALID_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH0_MISC_INTR_STATUS :: PA1_VALID [01:01] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_MISC_INTR_STATUS_PA1_VALID_MASK   0x00000002
#define BCHP_XPT_MEMDMA_MCPB_CH0_MISC_INTR_STATUS_PA1_VALID_SHIFT  1
#define BCHP_XPT_MEMDMA_MCPB_CH0_MISC_INTR_STATUS_PA1_VALID_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH0_MISC_INTR_STATUS :: OOS [00:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_MISC_INTR_STATUS_OOS_MASK         0x00000001
#define BCHP_XPT_MEMDMA_MCPB_CH0_MISC_INTR_STATUS_OOS_SHIFT        0
#define BCHP_XPT_MEMDMA_MCPB_CH0_MISC_INTR_STATUS_OOS_DEFAULT      0x00000000

/***************************************************************************
 *CH1_MISC_INTR_STATUS - Misc interrupt status field for MCPB channel 1
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: CH1_MISC_INTR_STATUS :: reserved0 [31:16] */
#define BCHP_XPT_MEMDMA_MCPB_CH1_MISC_INTR_STATUS_reserved0_MASK   0xffff0000
#define BCHP_XPT_MEMDMA_MCPB_CH1_MISC_INTR_STATUS_reserved0_SHIFT  16

/* XPT_MEMDMA_MCPB :: CH1_MISC_INTR_STATUS :: PES_NEXT_TS_RANGE_ERR [15:15] */
#define BCHP_XPT_MEMDMA_MCPB_CH1_MISC_INTR_STATUS_PES_NEXT_TS_RANGE_ERR_MASK 0x00008000
#define BCHP_XPT_MEMDMA_MCPB_CH1_MISC_INTR_STATUS_PES_NEXT_TS_RANGE_ERR_SHIFT 15
#define BCHP_XPT_MEMDMA_MCPB_CH1_MISC_INTR_STATUS_PES_NEXT_TS_RANGE_ERR_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH1_MISC_INTR_STATUS :: OUTPUT_BTP_SENT [14:14] */
#define BCHP_XPT_MEMDMA_MCPB_CH1_MISC_INTR_STATUS_OUTPUT_BTP_SENT_MASK 0x00004000
#define BCHP_XPT_MEMDMA_MCPB_CH1_MISC_INTR_STATUS_OUTPUT_BTP_SENT_SHIFT 14
#define BCHP_XPT_MEMDMA_MCPB_CH1_MISC_INTR_STATUS_OUTPUT_BTP_SENT_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH1_MISC_INTR_STATUS :: RETRANSMISSION_DONE [13:13] */
#define BCHP_XPT_MEMDMA_MCPB_CH1_MISC_INTR_STATUS_RETRANSMISSION_DONE_MASK 0x00002000
#define BCHP_XPT_MEMDMA_MCPB_CH1_MISC_INTR_STATUS_RETRANSMISSION_DONE_SHIFT 13
#define BCHP_XPT_MEMDMA_MCPB_CH1_MISC_INTR_STATUS_RETRANSMISSION_DONE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH1_MISC_INTR_STATUS :: DESC_TAGID_MISMATCH [12:12] */
#define BCHP_XPT_MEMDMA_MCPB_CH1_MISC_INTR_STATUS_DESC_TAGID_MISMATCH_MASK 0x00001000
#define BCHP_XPT_MEMDMA_MCPB_CH1_MISC_INTR_STATUS_DESC_TAGID_MISMATCH_SHIFT 12
#define BCHP_XPT_MEMDMA_MCPB_CH1_MISC_INTR_STATUS_DESC_TAGID_MISMATCH_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH1_MISC_INTR_STATUS :: DATA_TAGID_MISMATCH [11:11] */
#define BCHP_XPT_MEMDMA_MCPB_CH1_MISC_INTR_STATUS_DATA_TAGID_MISMATCH_MASK 0x00000800
#define BCHP_XPT_MEMDMA_MCPB_CH1_MISC_INTR_STATUS_DATA_TAGID_MISMATCH_SHIFT 11
#define BCHP_XPT_MEMDMA_MCPB_CH1_MISC_INTR_STATUS_DATA_TAGID_MISMATCH_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH1_MISC_INTR_STATUS :: CRC_COMPARE_ERROR [10:10] */
#define BCHP_XPT_MEMDMA_MCPB_CH1_MISC_INTR_STATUS_CRC_COMPARE_ERROR_MASK 0x00000400
#define BCHP_XPT_MEMDMA_MCPB_CH1_MISC_INTR_STATUS_CRC_COMPARE_ERROR_SHIFT 10
#define BCHP_XPT_MEMDMA_MCPB_CH1_MISC_INTR_STATUS_CRC_COMPARE_ERROR_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH1_MISC_INTR_STATUS :: ASF_LEN_ERROR [09:09] */
#define BCHP_XPT_MEMDMA_MCPB_CH1_MISC_INTR_STATUS_ASF_LEN_ERROR_MASK 0x00000200
#define BCHP_XPT_MEMDMA_MCPB_CH1_MISC_INTR_STATUS_ASF_LEN_ERROR_SHIFT 9
#define BCHP_XPT_MEMDMA_MCPB_CH1_MISC_INTR_STATUS_ASF_LEN_ERROR_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH1_MISC_INTR_STATUS :: ASF_COMPRESSED_DATA_RECEIVED [08:08] */
#define BCHP_XPT_MEMDMA_MCPB_CH1_MISC_INTR_STATUS_ASF_COMPRESSED_DATA_RECEIVED_MASK 0x00000100
#define BCHP_XPT_MEMDMA_MCPB_CH1_MISC_INTR_STATUS_ASF_COMPRESSED_DATA_RECEIVED_SHIFT 8
#define BCHP_XPT_MEMDMA_MCPB_CH1_MISC_INTR_STATUS_ASF_COMPRESSED_DATA_RECEIVED_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH1_MISC_INTR_STATUS :: ASF_PROTOCOL_ERR [07:07] */
#define BCHP_XPT_MEMDMA_MCPB_CH1_MISC_INTR_STATUS_ASF_PROTOCOL_ERR_MASK 0x00000080
#define BCHP_XPT_MEMDMA_MCPB_CH1_MISC_INTR_STATUS_ASF_PROTOCOL_ERR_SHIFT 7
#define BCHP_XPT_MEMDMA_MCPB_CH1_MISC_INTR_STATUS_ASF_PROTOCOL_ERR_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH1_MISC_INTR_STATUS :: ASF_PADDING_LEN_ERR [06:06] */
#define BCHP_XPT_MEMDMA_MCPB_CH1_MISC_INTR_STATUS_ASF_PADDING_LEN_ERR_MASK 0x00000040
#define BCHP_XPT_MEMDMA_MCPB_CH1_MISC_INTR_STATUS_ASF_PADDING_LEN_ERR_SHIFT 6
#define BCHP_XPT_MEMDMA_MCPB_CH1_MISC_INTR_STATUS_ASF_PADDING_LEN_ERR_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH1_MISC_INTR_STATUS :: PAUSE_AT_DESC_READ [05:05] */
#define BCHP_XPT_MEMDMA_MCPB_CH1_MISC_INTR_STATUS_PAUSE_AT_DESC_READ_MASK 0x00000020
#define BCHP_XPT_MEMDMA_MCPB_CH1_MISC_INTR_STATUS_PAUSE_AT_DESC_READ_SHIFT 5
#define BCHP_XPT_MEMDMA_MCPB_CH1_MISC_INTR_STATUS_PAUSE_AT_DESC_READ_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH1_MISC_INTR_STATUS :: PAUSE_AFTER_GROUP_OF_PACKETS [04:04] */
#define BCHP_XPT_MEMDMA_MCPB_CH1_MISC_INTR_STATUS_PAUSE_AFTER_GROUP_OF_PACKETS_MASK 0x00000010
#define BCHP_XPT_MEMDMA_MCPB_CH1_MISC_INTR_STATUS_PAUSE_AFTER_GROUP_OF_PACKETS_SHIFT 4
#define BCHP_XPT_MEMDMA_MCPB_CH1_MISC_INTR_STATUS_PAUSE_AFTER_GROUP_OF_PACKETS_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH1_MISC_INTR_STATUS :: TS_PARITY_ERROR [03:03] */
#define BCHP_XPT_MEMDMA_MCPB_CH1_MISC_INTR_STATUS_TS_PARITY_ERROR_MASK 0x00000008
#define BCHP_XPT_MEMDMA_MCPB_CH1_MISC_INTR_STATUS_TS_PARITY_ERROR_SHIFT 3
#define BCHP_XPT_MEMDMA_MCPB_CH1_MISC_INTR_STATUS_TS_PARITY_ERROR_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH1_MISC_INTR_STATUS :: PA2_VALID [02:02] */
#define BCHP_XPT_MEMDMA_MCPB_CH1_MISC_INTR_STATUS_PA2_VALID_MASK   0x00000004
#define BCHP_XPT_MEMDMA_MCPB_CH1_MISC_INTR_STATUS_PA2_VALID_SHIFT  2
#define BCHP_XPT_MEMDMA_MCPB_CH1_MISC_INTR_STATUS_PA2_VALID_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH1_MISC_INTR_STATUS :: PA1_VALID [01:01] */
#define BCHP_XPT_MEMDMA_MCPB_CH1_MISC_INTR_STATUS_PA1_VALID_MASK   0x00000002
#define BCHP_XPT_MEMDMA_MCPB_CH1_MISC_INTR_STATUS_PA1_VALID_SHIFT  1
#define BCHP_XPT_MEMDMA_MCPB_CH1_MISC_INTR_STATUS_PA1_VALID_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH1_MISC_INTR_STATUS :: OOS [00:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH1_MISC_INTR_STATUS_OOS_MASK         0x00000001
#define BCHP_XPT_MEMDMA_MCPB_CH1_MISC_INTR_STATUS_OOS_SHIFT        0
#define BCHP_XPT_MEMDMA_MCPB_CH1_MISC_INTR_STATUS_OOS_DEFAULT      0x00000000

/***************************************************************************
 *CH2_MISC_INTR_STATUS - Misc interrupt status field for MCPB channel 2
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: CH2_MISC_INTR_STATUS :: reserved0 [31:16] */
#define BCHP_XPT_MEMDMA_MCPB_CH2_MISC_INTR_STATUS_reserved0_MASK   0xffff0000
#define BCHP_XPT_MEMDMA_MCPB_CH2_MISC_INTR_STATUS_reserved0_SHIFT  16

/* XPT_MEMDMA_MCPB :: CH2_MISC_INTR_STATUS :: PES_NEXT_TS_RANGE_ERR [15:15] */
#define BCHP_XPT_MEMDMA_MCPB_CH2_MISC_INTR_STATUS_PES_NEXT_TS_RANGE_ERR_MASK 0x00008000
#define BCHP_XPT_MEMDMA_MCPB_CH2_MISC_INTR_STATUS_PES_NEXT_TS_RANGE_ERR_SHIFT 15
#define BCHP_XPT_MEMDMA_MCPB_CH2_MISC_INTR_STATUS_PES_NEXT_TS_RANGE_ERR_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH2_MISC_INTR_STATUS :: OUTPUT_BTP_SENT [14:14] */
#define BCHP_XPT_MEMDMA_MCPB_CH2_MISC_INTR_STATUS_OUTPUT_BTP_SENT_MASK 0x00004000
#define BCHP_XPT_MEMDMA_MCPB_CH2_MISC_INTR_STATUS_OUTPUT_BTP_SENT_SHIFT 14
#define BCHP_XPT_MEMDMA_MCPB_CH2_MISC_INTR_STATUS_OUTPUT_BTP_SENT_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH2_MISC_INTR_STATUS :: RETRANSMISSION_DONE [13:13] */
#define BCHP_XPT_MEMDMA_MCPB_CH2_MISC_INTR_STATUS_RETRANSMISSION_DONE_MASK 0x00002000
#define BCHP_XPT_MEMDMA_MCPB_CH2_MISC_INTR_STATUS_RETRANSMISSION_DONE_SHIFT 13
#define BCHP_XPT_MEMDMA_MCPB_CH2_MISC_INTR_STATUS_RETRANSMISSION_DONE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH2_MISC_INTR_STATUS :: DESC_TAGID_MISMATCH [12:12] */
#define BCHP_XPT_MEMDMA_MCPB_CH2_MISC_INTR_STATUS_DESC_TAGID_MISMATCH_MASK 0x00001000
#define BCHP_XPT_MEMDMA_MCPB_CH2_MISC_INTR_STATUS_DESC_TAGID_MISMATCH_SHIFT 12
#define BCHP_XPT_MEMDMA_MCPB_CH2_MISC_INTR_STATUS_DESC_TAGID_MISMATCH_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH2_MISC_INTR_STATUS :: DATA_TAGID_MISMATCH [11:11] */
#define BCHP_XPT_MEMDMA_MCPB_CH2_MISC_INTR_STATUS_DATA_TAGID_MISMATCH_MASK 0x00000800
#define BCHP_XPT_MEMDMA_MCPB_CH2_MISC_INTR_STATUS_DATA_TAGID_MISMATCH_SHIFT 11
#define BCHP_XPT_MEMDMA_MCPB_CH2_MISC_INTR_STATUS_DATA_TAGID_MISMATCH_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH2_MISC_INTR_STATUS :: CRC_COMPARE_ERROR [10:10] */
#define BCHP_XPT_MEMDMA_MCPB_CH2_MISC_INTR_STATUS_CRC_COMPARE_ERROR_MASK 0x00000400
#define BCHP_XPT_MEMDMA_MCPB_CH2_MISC_INTR_STATUS_CRC_COMPARE_ERROR_SHIFT 10
#define BCHP_XPT_MEMDMA_MCPB_CH2_MISC_INTR_STATUS_CRC_COMPARE_ERROR_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH2_MISC_INTR_STATUS :: ASF_LEN_ERROR [09:09] */
#define BCHP_XPT_MEMDMA_MCPB_CH2_MISC_INTR_STATUS_ASF_LEN_ERROR_MASK 0x00000200
#define BCHP_XPT_MEMDMA_MCPB_CH2_MISC_INTR_STATUS_ASF_LEN_ERROR_SHIFT 9
#define BCHP_XPT_MEMDMA_MCPB_CH2_MISC_INTR_STATUS_ASF_LEN_ERROR_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH2_MISC_INTR_STATUS :: ASF_COMPRESSED_DATA_RECEIVED [08:08] */
#define BCHP_XPT_MEMDMA_MCPB_CH2_MISC_INTR_STATUS_ASF_COMPRESSED_DATA_RECEIVED_MASK 0x00000100
#define BCHP_XPT_MEMDMA_MCPB_CH2_MISC_INTR_STATUS_ASF_COMPRESSED_DATA_RECEIVED_SHIFT 8
#define BCHP_XPT_MEMDMA_MCPB_CH2_MISC_INTR_STATUS_ASF_COMPRESSED_DATA_RECEIVED_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH2_MISC_INTR_STATUS :: ASF_PROTOCOL_ERR [07:07] */
#define BCHP_XPT_MEMDMA_MCPB_CH2_MISC_INTR_STATUS_ASF_PROTOCOL_ERR_MASK 0x00000080
#define BCHP_XPT_MEMDMA_MCPB_CH2_MISC_INTR_STATUS_ASF_PROTOCOL_ERR_SHIFT 7
#define BCHP_XPT_MEMDMA_MCPB_CH2_MISC_INTR_STATUS_ASF_PROTOCOL_ERR_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH2_MISC_INTR_STATUS :: ASF_PADDING_LEN_ERR [06:06] */
#define BCHP_XPT_MEMDMA_MCPB_CH2_MISC_INTR_STATUS_ASF_PADDING_LEN_ERR_MASK 0x00000040
#define BCHP_XPT_MEMDMA_MCPB_CH2_MISC_INTR_STATUS_ASF_PADDING_LEN_ERR_SHIFT 6
#define BCHP_XPT_MEMDMA_MCPB_CH2_MISC_INTR_STATUS_ASF_PADDING_LEN_ERR_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH2_MISC_INTR_STATUS :: PAUSE_AT_DESC_READ [05:05] */
#define BCHP_XPT_MEMDMA_MCPB_CH2_MISC_INTR_STATUS_PAUSE_AT_DESC_READ_MASK 0x00000020
#define BCHP_XPT_MEMDMA_MCPB_CH2_MISC_INTR_STATUS_PAUSE_AT_DESC_READ_SHIFT 5
#define BCHP_XPT_MEMDMA_MCPB_CH2_MISC_INTR_STATUS_PAUSE_AT_DESC_READ_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH2_MISC_INTR_STATUS :: PAUSE_AFTER_GROUP_OF_PACKETS [04:04] */
#define BCHP_XPT_MEMDMA_MCPB_CH2_MISC_INTR_STATUS_PAUSE_AFTER_GROUP_OF_PACKETS_MASK 0x00000010
#define BCHP_XPT_MEMDMA_MCPB_CH2_MISC_INTR_STATUS_PAUSE_AFTER_GROUP_OF_PACKETS_SHIFT 4
#define BCHP_XPT_MEMDMA_MCPB_CH2_MISC_INTR_STATUS_PAUSE_AFTER_GROUP_OF_PACKETS_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH2_MISC_INTR_STATUS :: TS_PARITY_ERROR [03:03] */
#define BCHP_XPT_MEMDMA_MCPB_CH2_MISC_INTR_STATUS_TS_PARITY_ERROR_MASK 0x00000008
#define BCHP_XPT_MEMDMA_MCPB_CH2_MISC_INTR_STATUS_TS_PARITY_ERROR_SHIFT 3
#define BCHP_XPT_MEMDMA_MCPB_CH2_MISC_INTR_STATUS_TS_PARITY_ERROR_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH2_MISC_INTR_STATUS :: PA2_VALID [02:02] */
#define BCHP_XPT_MEMDMA_MCPB_CH2_MISC_INTR_STATUS_PA2_VALID_MASK   0x00000004
#define BCHP_XPT_MEMDMA_MCPB_CH2_MISC_INTR_STATUS_PA2_VALID_SHIFT  2
#define BCHP_XPT_MEMDMA_MCPB_CH2_MISC_INTR_STATUS_PA2_VALID_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH2_MISC_INTR_STATUS :: PA1_VALID [01:01] */
#define BCHP_XPT_MEMDMA_MCPB_CH2_MISC_INTR_STATUS_PA1_VALID_MASK   0x00000002
#define BCHP_XPT_MEMDMA_MCPB_CH2_MISC_INTR_STATUS_PA1_VALID_SHIFT  1
#define BCHP_XPT_MEMDMA_MCPB_CH2_MISC_INTR_STATUS_PA1_VALID_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH2_MISC_INTR_STATUS :: OOS [00:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH2_MISC_INTR_STATUS_OOS_MASK         0x00000001
#define BCHP_XPT_MEMDMA_MCPB_CH2_MISC_INTR_STATUS_OOS_SHIFT        0
#define BCHP_XPT_MEMDMA_MCPB_CH2_MISC_INTR_STATUS_OOS_DEFAULT      0x00000000

/***************************************************************************
 *CH3_MISC_INTR_STATUS - Misc interrupt status field for MCPB channel 3
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: CH3_MISC_INTR_STATUS :: reserved0 [31:16] */
#define BCHP_XPT_MEMDMA_MCPB_CH3_MISC_INTR_STATUS_reserved0_MASK   0xffff0000
#define BCHP_XPT_MEMDMA_MCPB_CH3_MISC_INTR_STATUS_reserved0_SHIFT  16

/* XPT_MEMDMA_MCPB :: CH3_MISC_INTR_STATUS :: PES_NEXT_TS_RANGE_ERR [15:15] */
#define BCHP_XPT_MEMDMA_MCPB_CH3_MISC_INTR_STATUS_PES_NEXT_TS_RANGE_ERR_MASK 0x00008000
#define BCHP_XPT_MEMDMA_MCPB_CH3_MISC_INTR_STATUS_PES_NEXT_TS_RANGE_ERR_SHIFT 15
#define BCHP_XPT_MEMDMA_MCPB_CH3_MISC_INTR_STATUS_PES_NEXT_TS_RANGE_ERR_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH3_MISC_INTR_STATUS :: OUTPUT_BTP_SENT [14:14] */
#define BCHP_XPT_MEMDMA_MCPB_CH3_MISC_INTR_STATUS_OUTPUT_BTP_SENT_MASK 0x00004000
#define BCHP_XPT_MEMDMA_MCPB_CH3_MISC_INTR_STATUS_OUTPUT_BTP_SENT_SHIFT 14
#define BCHP_XPT_MEMDMA_MCPB_CH3_MISC_INTR_STATUS_OUTPUT_BTP_SENT_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH3_MISC_INTR_STATUS :: RETRANSMISSION_DONE [13:13] */
#define BCHP_XPT_MEMDMA_MCPB_CH3_MISC_INTR_STATUS_RETRANSMISSION_DONE_MASK 0x00002000
#define BCHP_XPT_MEMDMA_MCPB_CH3_MISC_INTR_STATUS_RETRANSMISSION_DONE_SHIFT 13
#define BCHP_XPT_MEMDMA_MCPB_CH3_MISC_INTR_STATUS_RETRANSMISSION_DONE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH3_MISC_INTR_STATUS :: DESC_TAGID_MISMATCH [12:12] */
#define BCHP_XPT_MEMDMA_MCPB_CH3_MISC_INTR_STATUS_DESC_TAGID_MISMATCH_MASK 0x00001000
#define BCHP_XPT_MEMDMA_MCPB_CH3_MISC_INTR_STATUS_DESC_TAGID_MISMATCH_SHIFT 12
#define BCHP_XPT_MEMDMA_MCPB_CH3_MISC_INTR_STATUS_DESC_TAGID_MISMATCH_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH3_MISC_INTR_STATUS :: DATA_TAGID_MISMATCH [11:11] */
#define BCHP_XPT_MEMDMA_MCPB_CH3_MISC_INTR_STATUS_DATA_TAGID_MISMATCH_MASK 0x00000800
#define BCHP_XPT_MEMDMA_MCPB_CH3_MISC_INTR_STATUS_DATA_TAGID_MISMATCH_SHIFT 11
#define BCHP_XPT_MEMDMA_MCPB_CH3_MISC_INTR_STATUS_DATA_TAGID_MISMATCH_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH3_MISC_INTR_STATUS :: CRC_COMPARE_ERROR [10:10] */
#define BCHP_XPT_MEMDMA_MCPB_CH3_MISC_INTR_STATUS_CRC_COMPARE_ERROR_MASK 0x00000400
#define BCHP_XPT_MEMDMA_MCPB_CH3_MISC_INTR_STATUS_CRC_COMPARE_ERROR_SHIFT 10
#define BCHP_XPT_MEMDMA_MCPB_CH3_MISC_INTR_STATUS_CRC_COMPARE_ERROR_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH3_MISC_INTR_STATUS :: ASF_LEN_ERROR [09:09] */
#define BCHP_XPT_MEMDMA_MCPB_CH3_MISC_INTR_STATUS_ASF_LEN_ERROR_MASK 0x00000200
#define BCHP_XPT_MEMDMA_MCPB_CH3_MISC_INTR_STATUS_ASF_LEN_ERROR_SHIFT 9
#define BCHP_XPT_MEMDMA_MCPB_CH3_MISC_INTR_STATUS_ASF_LEN_ERROR_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH3_MISC_INTR_STATUS :: ASF_COMPRESSED_DATA_RECEIVED [08:08] */
#define BCHP_XPT_MEMDMA_MCPB_CH3_MISC_INTR_STATUS_ASF_COMPRESSED_DATA_RECEIVED_MASK 0x00000100
#define BCHP_XPT_MEMDMA_MCPB_CH3_MISC_INTR_STATUS_ASF_COMPRESSED_DATA_RECEIVED_SHIFT 8
#define BCHP_XPT_MEMDMA_MCPB_CH3_MISC_INTR_STATUS_ASF_COMPRESSED_DATA_RECEIVED_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH3_MISC_INTR_STATUS :: ASF_PROTOCOL_ERR [07:07] */
#define BCHP_XPT_MEMDMA_MCPB_CH3_MISC_INTR_STATUS_ASF_PROTOCOL_ERR_MASK 0x00000080
#define BCHP_XPT_MEMDMA_MCPB_CH3_MISC_INTR_STATUS_ASF_PROTOCOL_ERR_SHIFT 7
#define BCHP_XPT_MEMDMA_MCPB_CH3_MISC_INTR_STATUS_ASF_PROTOCOL_ERR_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH3_MISC_INTR_STATUS :: ASF_PADDING_LEN_ERR [06:06] */
#define BCHP_XPT_MEMDMA_MCPB_CH3_MISC_INTR_STATUS_ASF_PADDING_LEN_ERR_MASK 0x00000040
#define BCHP_XPT_MEMDMA_MCPB_CH3_MISC_INTR_STATUS_ASF_PADDING_LEN_ERR_SHIFT 6
#define BCHP_XPT_MEMDMA_MCPB_CH3_MISC_INTR_STATUS_ASF_PADDING_LEN_ERR_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH3_MISC_INTR_STATUS :: PAUSE_AT_DESC_READ [05:05] */
#define BCHP_XPT_MEMDMA_MCPB_CH3_MISC_INTR_STATUS_PAUSE_AT_DESC_READ_MASK 0x00000020
#define BCHP_XPT_MEMDMA_MCPB_CH3_MISC_INTR_STATUS_PAUSE_AT_DESC_READ_SHIFT 5
#define BCHP_XPT_MEMDMA_MCPB_CH3_MISC_INTR_STATUS_PAUSE_AT_DESC_READ_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH3_MISC_INTR_STATUS :: PAUSE_AFTER_GROUP_OF_PACKETS [04:04] */
#define BCHP_XPT_MEMDMA_MCPB_CH3_MISC_INTR_STATUS_PAUSE_AFTER_GROUP_OF_PACKETS_MASK 0x00000010
#define BCHP_XPT_MEMDMA_MCPB_CH3_MISC_INTR_STATUS_PAUSE_AFTER_GROUP_OF_PACKETS_SHIFT 4
#define BCHP_XPT_MEMDMA_MCPB_CH3_MISC_INTR_STATUS_PAUSE_AFTER_GROUP_OF_PACKETS_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH3_MISC_INTR_STATUS :: TS_PARITY_ERROR [03:03] */
#define BCHP_XPT_MEMDMA_MCPB_CH3_MISC_INTR_STATUS_TS_PARITY_ERROR_MASK 0x00000008
#define BCHP_XPT_MEMDMA_MCPB_CH3_MISC_INTR_STATUS_TS_PARITY_ERROR_SHIFT 3
#define BCHP_XPT_MEMDMA_MCPB_CH3_MISC_INTR_STATUS_TS_PARITY_ERROR_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH3_MISC_INTR_STATUS :: PA2_VALID [02:02] */
#define BCHP_XPT_MEMDMA_MCPB_CH3_MISC_INTR_STATUS_PA2_VALID_MASK   0x00000004
#define BCHP_XPT_MEMDMA_MCPB_CH3_MISC_INTR_STATUS_PA2_VALID_SHIFT  2
#define BCHP_XPT_MEMDMA_MCPB_CH3_MISC_INTR_STATUS_PA2_VALID_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH3_MISC_INTR_STATUS :: PA1_VALID [01:01] */
#define BCHP_XPT_MEMDMA_MCPB_CH3_MISC_INTR_STATUS_PA1_VALID_MASK   0x00000002
#define BCHP_XPT_MEMDMA_MCPB_CH3_MISC_INTR_STATUS_PA1_VALID_SHIFT  1
#define BCHP_XPT_MEMDMA_MCPB_CH3_MISC_INTR_STATUS_PA1_VALID_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH3_MISC_INTR_STATUS :: OOS [00:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH3_MISC_INTR_STATUS_OOS_MASK         0x00000001
#define BCHP_XPT_MEMDMA_MCPB_CH3_MISC_INTR_STATUS_OOS_SHIFT        0
#define BCHP_XPT_MEMDMA_MCPB_CH3_MISC_INTR_STATUS_OOS_DEFAULT      0x00000000

/***************************************************************************
 *CH4_MISC_INTR_STATUS - Misc interrupt status field for MCPB channel 4
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: CH4_MISC_INTR_STATUS :: reserved0 [31:16] */
#define BCHP_XPT_MEMDMA_MCPB_CH4_MISC_INTR_STATUS_reserved0_MASK   0xffff0000
#define BCHP_XPT_MEMDMA_MCPB_CH4_MISC_INTR_STATUS_reserved0_SHIFT  16

/* XPT_MEMDMA_MCPB :: CH4_MISC_INTR_STATUS :: PES_NEXT_TS_RANGE_ERR [15:15] */
#define BCHP_XPT_MEMDMA_MCPB_CH4_MISC_INTR_STATUS_PES_NEXT_TS_RANGE_ERR_MASK 0x00008000
#define BCHP_XPT_MEMDMA_MCPB_CH4_MISC_INTR_STATUS_PES_NEXT_TS_RANGE_ERR_SHIFT 15
#define BCHP_XPT_MEMDMA_MCPB_CH4_MISC_INTR_STATUS_PES_NEXT_TS_RANGE_ERR_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH4_MISC_INTR_STATUS :: OUTPUT_BTP_SENT [14:14] */
#define BCHP_XPT_MEMDMA_MCPB_CH4_MISC_INTR_STATUS_OUTPUT_BTP_SENT_MASK 0x00004000
#define BCHP_XPT_MEMDMA_MCPB_CH4_MISC_INTR_STATUS_OUTPUT_BTP_SENT_SHIFT 14
#define BCHP_XPT_MEMDMA_MCPB_CH4_MISC_INTR_STATUS_OUTPUT_BTP_SENT_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH4_MISC_INTR_STATUS :: RETRANSMISSION_DONE [13:13] */
#define BCHP_XPT_MEMDMA_MCPB_CH4_MISC_INTR_STATUS_RETRANSMISSION_DONE_MASK 0x00002000
#define BCHP_XPT_MEMDMA_MCPB_CH4_MISC_INTR_STATUS_RETRANSMISSION_DONE_SHIFT 13
#define BCHP_XPT_MEMDMA_MCPB_CH4_MISC_INTR_STATUS_RETRANSMISSION_DONE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH4_MISC_INTR_STATUS :: DESC_TAGID_MISMATCH [12:12] */
#define BCHP_XPT_MEMDMA_MCPB_CH4_MISC_INTR_STATUS_DESC_TAGID_MISMATCH_MASK 0x00001000
#define BCHP_XPT_MEMDMA_MCPB_CH4_MISC_INTR_STATUS_DESC_TAGID_MISMATCH_SHIFT 12
#define BCHP_XPT_MEMDMA_MCPB_CH4_MISC_INTR_STATUS_DESC_TAGID_MISMATCH_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH4_MISC_INTR_STATUS :: DATA_TAGID_MISMATCH [11:11] */
#define BCHP_XPT_MEMDMA_MCPB_CH4_MISC_INTR_STATUS_DATA_TAGID_MISMATCH_MASK 0x00000800
#define BCHP_XPT_MEMDMA_MCPB_CH4_MISC_INTR_STATUS_DATA_TAGID_MISMATCH_SHIFT 11
#define BCHP_XPT_MEMDMA_MCPB_CH4_MISC_INTR_STATUS_DATA_TAGID_MISMATCH_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH4_MISC_INTR_STATUS :: CRC_COMPARE_ERROR [10:10] */
#define BCHP_XPT_MEMDMA_MCPB_CH4_MISC_INTR_STATUS_CRC_COMPARE_ERROR_MASK 0x00000400
#define BCHP_XPT_MEMDMA_MCPB_CH4_MISC_INTR_STATUS_CRC_COMPARE_ERROR_SHIFT 10
#define BCHP_XPT_MEMDMA_MCPB_CH4_MISC_INTR_STATUS_CRC_COMPARE_ERROR_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH4_MISC_INTR_STATUS :: ASF_LEN_ERROR [09:09] */
#define BCHP_XPT_MEMDMA_MCPB_CH4_MISC_INTR_STATUS_ASF_LEN_ERROR_MASK 0x00000200
#define BCHP_XPT_MEMDMA_MCPB_CH4_MISC_INTR_STATUS_ASF_LEN_ERROR_SHIFT 9
#define BCHP_XPT_MEMDMA_MCPB_CH4_MISC_INTR_STATUS_ASF_LEN_ERROR_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH4_MISC_INTR_STATUS :: ASF_COMPRESSED_DATA_RECEIVED [08:08] */
#define BCHP_XPT_MEMDMA_MCPB_CH4_MISC_INTR_STATUS_ASF_COMPRESSED_DATA_RECEIVED_MASK 0x00000100
#define BCHP_XPT_MEMDMA_MCPB_CH4_MISC_INTR_STATUS_ASF_COMPRESSED_DATA_RECEIVED_SHIFT 8
#define BCHP_XPT_MEMDMA_MCPB_CH4_MISC_INTR_STATUS_ASF_COMPRESSED_DATA_RECEIVED_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH4_MISC_INTR_STATUS :: ASF_PROTOCOL_ERR [07:07] */
#define BCHP_XPT_MEMDMA_MCPB_CH4_MISC_INTR_STATUS_ASF_PROTOCOL_ERR_MASK 0x00000080
#define BCHP_XPT_MEMDMA_MCPB_CH4_MISC_INTR_STATUS_ASF_PROTOCOL_ERR_SHIFT 7
#define BCHP_XPT_MEMDMA_MCPB_CH4_MISC_INTR_STATUS_ASF_PROTOCOL_ERR_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH4_MISC_INTR_STATUS :: ASF_PADDING_LEN_ERR [06:06] */
#define BCHP_XPT_MEMDMA_MCPB_CH4_MISC_INTR_STATUS_ASF_PADDING_LEN_ERR_MASK 0x00000040
#define BCHP_XPT_MEMDMA_MCPB_CH4_MISC_INTR_STATUS_ASF_PADDING_LEN_ERR_SHIFT 6
#define BCHP_XPT_MEMDMA_MCPB_CH4_MISC_INTR_STATUS_ASF_PADDING_LEN_ERR_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH4_MISC_INTR_STATUS :: PAUSE_AT_DESC_READ [05:05] */
#define BCHP_XPT_MEMDMA_MCPB_CH4_MISC_INTR_STATUS_PAUSE_AT_DESC_READ_MASK 0x00000020
#define BCHP_XPT_MEMDMA_MCPB_CH4_MISC_INTR_STATUS_PAUSE_AT_DESC_READ_SHIFT 5
#define BCHP_XPT_MEMDMA_MCPB_CH4_MISC_INTR_STATUS_PAUSE_AT_DESC_READ_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH4_MISC_INTR_STATUS :: PAUSE_AFTER_GROUP_OF_PACKETS [04:04] */
#define BCHP_XPT_MEMDMA_MCPB_CH4_MISC_INTR_STATUS_PAUSE_AFTER_GROUP_OF_PACKETS_MASK 0x00000010
#define BCHP_XPT_MEMDMA_MCPB_CH4_MISC_INTR_STATUS_PAUSE_AFTER_GROUP_OF_PACKETS_SHIFT 4
#define BCHP_XPT_MEMDMA_MCPB_CH4_MISC_INTR_STATUS_PAUSE_AFTER_GROUP_OF_PACKETS_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH4_MISC_INTR_STATUS :: TS_PARITY_ERROR [03:03] */
#define BCHP_XPT_MEMDMA_MCPB_CH4_MISC_INTR_STATUS_TS_PARITY_ERROR_MASK 0x00000008
#define BCHP_XPT_MEMDMA_MCPB_CH4_MISC_INTR_STATUS_TS_PARITY_ERROR_SHIFT 3
#define BCHP_XPT_MEMDMA_MCPB_CH4_MISC_INTR_STATUS_TS_PARITY_ERROR_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH4_MISC_INTR_STATUS :: PA2_VALID [02:02] */
#define BCHP_XPT_MEMDMA_MCPB_CH4_MISC_INTR_STATUS_PA2_VALID_MASK   0x00000004
#define BCHP_XPT_MEMDMA_MCPB_CH4_MISC_INTR_STATUS_PA2_VALID_SHIFT  2
#define BCHP_XPT_MEMDMA_MCPB_CH4_MISC_INTR_STATUS_PA2_VALID_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH4_MISC_INTR_STATUS :: PA1_VALID [01:01] */
#define BCHP_XPT_MEMDMA_MCPB_CH4_MISC_INTR_STATUS_PA1_VALID_MASK   0x00000002
#define BCHP_XPT_MEMDMA_MCPB_CH4_MISC_INTR_STATUS_PA1_VALID_SHIFT  1
#define BCHP_XPT_MEMDMA_MCPB_CH4_MISC_INTR_STATUS_PA1_VALID_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH4_MISC_INTR_STATUS :: OOS [00:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH4_MISC_INTR_STATUS_OOS_MASK         0x00000001
#define BCHP_XPT_MEMDMA_MCPB_CH4_MISC_INTR_STATUS_OOS_SHIFT        0
#define BCHP_XPT_MEMDMA_MCPB_CH4_MISC_INTR_STATUS_OOS_DEFAULT      0x00000000

/***************************************************************************
 *CH5_MISC_INTR_STATUS - Misc interrupt status field for MCPB channel 5
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: CH5_MISC_INTR_STATUS :: reserved0 [31:16] */
#define BCHP_XPT_MEMDMA_MCPB_CH5_MISC_INTR_STATUS_reserved0_MASK   0xffff0000
#define BCHP_XPT_MEMDMA_MCPB_CH5_MISC_INTR_STATUS_reserved0_SHIFT  16

/* XPT_MEMDMA_MCPB :: CH5_MISC_INTR_STATUS :: PES_NEXT_TS_RANGE_ERR [15:15] */
#define BCHP_XPT_MEMDMA_MCPB_CH5_MISC_INTR_STATUS_PES_NEXT_TS_RANGE_ERR_MASK 0x00008000
#define BCHP_XPT_MEMDMA_MCPB_CH5_MISC_INTR_STATUS_PES_NEXT_TS_RANGE_ERR_SHIFT 15
#define BCHP_XPT_MEMDMA_MCPB_CH5_MISC_INTR_STATUS_PES_NEXT_TS_RANGE_ERR_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH5_MISC_INTR_STATUS :: OUTPUT_BTP_SENT [14:14] */
#define BCHP_XPT_MEMDMA_MCPB_CH5_MISC_INTR_STATUS_OUTPUT_BTP_SENT_MASK 0x00004000
#define BCHP_XPT_MEMDMA_MCPB_CH5_MISC_INTR_STATUS_OUTPUT_BTP_SENT_SHIFT 14
#define BCHP_XPT_MEMDMA_MCPB_CH5_MISC_INTR_STATUS_OUTPUT_BTP_SENT_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH5_MISC_INTR_STATUS :: RETRANSMISSION_DONE [13:13] */
#define BCHP_XPT_MEMDMA_MCPB_CH5_MISC_INTR_STATUS_RETRANSMISSION_DONE_MASK 0x00002000
#define BCHP_XPT_MEMDMA_MCPB_CH5_MISC_INTR_STATUS_RETRANSMISSION_DONE_SHIFT 13
#define BCHP_XPT_MEMDMA_MCPB_CH5_MISC_INTR_STATUS_RETRANSMISSION_DONE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH5_MISC_INTR_STATUS :: DESC_TAGID_MISMATCH [12:12] */
#define BCHP_XPT_MEMDMA_MCPB_CH5_MISC_INTR_STATUS_DESC_TAGID_MISMATCH_MASK 0x00001000
#define BCHP_XPT_MEMDMA_MCPB_CH5_MISC_INTR_STATUS_DESC_TAGID_MISMATCH_SHIFT 12
#define BCHP_XPT_MEMDMA_MCPB_CH5_MISC_INTR_STATUS_DESC_TAGID_MISMATCH_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH5_MISC_INTR_STATUS :: DATA_TAGID_MISMATCH [11:11] */
#define BCHP_XPT_MEMDMA_MCPB_CH5_MISC_INTR_STATUS_DATA_TAGID_MISMATCH_MASK 0x00000800
#define BCHP_XPT_MEMDMA_MCPB_CH5_MISC_INTR_STATUS_DATA_TAGID_MISMATCH_SHIFT 11
#define BCHP_XPT_MEMDMA_MCPB_CH5_MISC_INTR_STATUS_DATA_TAGID_MISMATCH_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH5_MISC_INTR_STATUS :: CRC_COMPARE_ERROR [10:10] */
#define BCHP_XPT_MEMDMA_MCPB_CH5_MISC_INTR_STATUS_CRC_COMPARE_ERROR_MASK 0x00000400
#define BCHP_XPT_MEMDMA_MCPB_CH5_MISC_INTR_STATUS_CRC_COMPARE_ERROR_SHIFT 10
#define BCHP_XPT_MEMDMA_MCPB_CH5_MISC_INTR_STATUS_CRC_COMPARE_ERROR_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH5_MISC_INTR_STATUS :: ASF_LEN_ERROR [09:09] */
#define BCHP_XPT_MEMDMA_MCPB_CH5_MISC_INTR_STATUS_ASF_LEN_ERROR_MASK 0x00000200
#define BCHP_XPT_MEMDMA_MCPB_CH5_MISC_INTR_STATUS_ASF_LEN_ERROR_SHIFT 9
#define BCHP_XPT_MEMDMA_MCPB_CH5_MISC_INTR_STATUS_ASF_LEN_ERROR_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH5_MISC_INTR_STATUS :: ASF_COMPRESSED_DATA_RECEIVED [08:08] */
#define BCHP_XPT_MEMDMA_MCPB_CH5_MISC_INTR_STATUS_ASF_COMPRESSED_DATA_RECEIVED_MASK 0x00000100
#define BCHP_XPT_MEMDMA_MCPB_CH5_MISC_INTR_STATUS_ASF_COMPRESSED_DATA_RECEIVED_SHIFT 8
#define BCHP_XPT_MEMDMA_MCPB_CH5_MISC_INTR_STATUS_ASF_COMPRESSED_DATA_RECEIVED_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH5_MISC_INTR_STATUS :: ASF_PROTOCOL_ERR [07:07] */
#define BCHP_XPT_MEMDMA_MCPB_CH5_MISC_INTR_STATUS_ASF_PROTOCOL_ERR_MASK 0x00000080
#define BCHP_XPT_MEMDMA_MCPB_CH5_MISC_INTR_STATUS_ASF_PROTOCOL_ERR_SHIFT 7
#define BCHP_XPT_MEMDMA_MCPB_CH5_MISC_INTR_STATUS_ASF_PROTOCOL_ERR_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH5_MISC_INTR_STATUS :: ASF_PADDING_LEN_ERR [06:06] */
#define BCHP_XPT_MEMDMA_MCPB_CH5_MISC_INTR_STATUS_ASF_PADDING_LEN_ERR_MASK 0x00000040
#define BCHP_XPT_MEMDMA_MCPB_CH5_MISC_INTR_STATUS_ASF_PADDING_LEN_ERR_SHIFT 6
#define BCHP_XPT_MEMDMA_MCPB_CH5_MISC_INTR_STATUS_ASF_PADDING_LEN_ERR_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH5_MISC_INTR_STATUS :: PAUSE_AT_DESC_READ [05:05] */
#define BCHP_XPT_MEMDMA_MCPB_CH5_MISC_INTR_STATUS_PAUSE_AT_DESC_READ_MASK 0x00000020
#define BCHP_XPT_MEMDMA_MCPB_CH5_MISC_INTR_STATUS_PAUSE_AT_DESC_READ_SHIFT 5
#define BCHP_XPT_MEMDMA_MCPB_CH5_MISC_INTR_STATUS_PAUSE_AT_DESC_READ_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH5_MISC_INTR_STATUS :: PAUSE_AFTER_GROUP_OF_PACKETS [04:04] */
#define BCHP_XPT_MEMDMA_MCPB_CH5_MISC_INTR_STATUS_PAUSE_AFTER_GROUP_OF_PACKETS_MASK 0x00000010
#define BCHP_XPT_MEMDMA_MCPB_CH5_MISC_INTR_STATUS_PAUSE_AFTER_GROUP_OF_PACKETS_SHIFT 4
#define BCHP_XPT_MEMDMA_MCPB_CH5_MISC_INTR_STATUS_PAUSE_AFTER_GROUP_OF_PACKETS_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH5_MISC_INTR_STATUS :: TS_PARITY_ERROR [03:03] */
#define BCHP_XPT_MEMDMA_MCPB_CH5_MISC_INTR_STATUS_TS_PARITY_ERROR_MASK 0x00000008
#define BCHP_XPT_MEMDMA_MCPB_CH5_MISC_INTR_STATUS_TS_PARITY_ERROR_SHIFT 3
#define BCHP_XPT_MEMDMA_MCPB_CH5_MISC_INTR_STATUS_TS_PARITY_ERROR_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH5_MISC_INTR_STATUS :: PA2_VALID [02:02] */
#define BCHP_XPT_MEMDMA_MCPB_CH5_MISC_INTR_STATUS_PA2_VALID_MASK   0x00000004
#define BCHP_XPT_MEMDMA_MCPB_CH5_MISC_INTR_STATUS_PA2_VALID_SHIFT  2
#define BCHP_XPT_MEMDMA_MCPB_CH5_MISC_INTR_STATUS_PA2_VALID_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH5_MISC_INTR_STATUS :: PA1_VALID [01:01] */
#define BCHP_XPT_MEMDMA_MCPB_CH5_MISC_INTR_STATUS_PA1_VALID_MASK   0x00000002
#define BCHP_XPT_MEMDMA_MCPB_CH5_MISC_INTR_STATUS_PA1_VALID_SHIFT  1
#define BCHP_XPT_MEMDMA_MCPB_CH5_MISC_INTR_STATUS_PA1_VALID_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH5_MISC_INTR_STATUS :: OOS [00:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH5_MISC_INTR_STATUS_OOS_MASK         0x00000001
#define BCHP_XPT_MEMDMA_MCPB_CH5_MISC_INTR_STATUS_OOS_SHIFT        0
#define BCHP_XPT_MEMDMA_MCPB_CH5_MISC_INTR_STATUS_OOS_DEFAULT      0x00000000

/***************************************************************************
 *CH6_MISC_INTR_STATUS - Misc interrupt status field for MCPB channel 6
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: CH6_MISC_INTR_STATUS :: reserved0 [31:16] */
#define BCHP_XPT_MEMDMA_MCPB_CH6_MISC_INTR_STATUS_reserved0_MASK   0xffff0000
#define BCHP_XPT_MEMDMA_MCPB_CH6_MISC_INTR_STATUS_reserved0_SHIFT  16

/* XPT_MEMDMA_MCPB :: CH6_MISC_INTR_STATUS :: PES_NEXT_TS_RANGE_ERR [15:15] */
#define BCHP_XPT_MEMDMA_MCPB_CH6_MISC_INTR_STATUS_PES_NEXT_TS_RANGE_ERR_MASK 0x00008000
#define BCHP_XPT_MEMDMA_MCPB_CH6_MISC_INTR_STATUS_PES_NEXT_TS_RANGE_ERR_SHIFT 15
#define BCHP_XPT_MEMDMA_MCPB_CH6_MISC_INTR_STATUS_PES_NEXT_TS_RANGE_ERR_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH6_MISC_INTR_STATUS :: OUTPUT_BTP_SENT [14:14] */
#define BCHP_XPT_MEMDMA_MCPB_CH6_MISC_INTR_STATUS_OUTPUT_BTP_SENT_MASK 0x00004000
#define BCHP_XPT_MEMDMA_MCPB_CH6_MISC_INTR_STATUS_OUTPUT_BTP_SENT_SHIFT 14
#define BCHP_XPT_MEMDMA_MCPB_CH6_MISC_INTR_STATUS_OUTPUT_BTP_SENT_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH6_MISC_INTR_STATUS :: RETRANSMISSION_DONE [13:13] */
#define BCHP_XPT_MEMDMA_MCPB_CH6_MISC_INTR_STATUS_RETRANSMISSION_DONE_MASK 0x00002000
#define BCHP_XPT_MEMDMA_MCPB_CH6_MISC_INTR_STATUS_RETRANSMISSION_DONE_SHIFT 13
#define BCHP_XPT_MEMDMA_MCPB_CH6_MISC_INTR_STATUS_RETRANSMISSION_DONE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH6_MISC_INTR_STATUS :: DESC_TAGID_MISMATCH [12:12] */
#define BCHP_XPT_MEMDMA_MCPB_CH6_MISC_INTR_STATUS_DESC_TAGID_MISMATCH_MASK 0x00001000
#define BCHP_XPT_MEMDMA_MCPB_CH6_MISC_INTR_STATUS_DESC_TAGID_MISMATCH_SHIFT 12
#define BCHP_XPT_MEMDMA_MCPB_CH6_MISC_INTR_STATUS_DESC_TAGID_MISMATCH_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH6_MISC_INTR_STATUS :: DATA_TAGID_MISMATCH [11:11] */
#define BCHP_XPT_MEMDMA_MCPB_CH6_MISC_INTR_STATUS_DATA_TAGID_MISMATCH_MASK 0x00000800
#define BCHP_XPT_MEMDMA_MCPB_CH6_MISC_INTR_STATUS_DATA_TAGID_MISMATCH_SHIFT 11
#define BCHP_XPT_MEMDMA_MCPB_CH6_MISC_INTR_STATUS_DATA_TAGID_MISMATCH_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH6_MISC_INTR_STATUS :: CRC_COMPARE_ERROR [10:10] */
#define BCHP_XPT_MEMDMA_MCPB_CH6_MISC_INTR_STATUS_CRC_COMPARE_ERROR_MASK 0x00000400
#define BCHP_XPT_MEMDMA_MCPB_CH6_MISC_INTR_STATUS_CRC_COMPARE_ERROR_SHIFT 10
#define BCHP_XPT_MEMDMA_MCPB_CH6_MISC_INTR_STATUS_CRC_COMPARE_ERROR_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH6_MISC_INTR_STATUS :: ASF_LEN_ERROR [09:09] */
#define BCHP_XPT_MEMDMA_MCPB_CH6_MISC_INTR_STATUS_ASF_LEN_ERROR_MASK 0x00000200
#define BCHP_XPT_MEMDMA_MCPB_CH6_MISC_INTR_STATUS_ASF_LEN_ERROR_SHIFT 9
#define BCHP_XPT_MEMDMA_MCPB_CH6_MISC_INTR_STATUS_ASF_LEN_ERROR_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH6_MISC_INTR_STATUS :: ASF_COMPRESSED_DATA_RECEIVED [08:08] */
#define BCHP_XPT_MEMDMA_MCPB_CH6_MISC_INTR_STATUS_ASF_COMPRESSED_DATA_RECEIVED_MASK 0x00000100
#define BCHP_XPT_MEMDMA_MCPB_CH6_MISC_INTR_STATUS_ASF_COMPRESSED_DATA_RECEIVED_SHIFT 8
#define BCHP_XPT_MEMDMA_MCPB_CH6_MISC_INTR_STATUS_ASF_COMPRESSED_DATA_RECEIVED_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH6_MISC_INTR_STATUS :: ASF_PROTOCOL_ERR [07:07] */
#define BCHP_XPT_MEMDMA_MCPB_CH6_MISC_INTR_STATUS_ASF_PROTOCOL_ERR_MASK 0x00000080
#define BCHP_XPT_MEMDMA_MCPB_CH6_MISC_INTR_STATUS_ASF_PROTOCOL_ERR_SHIFT 7
#define BCHP_XPT_MEMDMA_MCPB_CH6_MISC_INTR_STATUS_ASF_PROTOCOL_ERR_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH6_MISC_INTR_STATUS :: ASF_PADDING_LEN_ERR [06:06] */
#define BCHP_XPT_MEMDMA_MCPB_CH6_MISC_INTR_STATUS_ASF_PADDING_LEN_ERR_MASK 0x00000040
#define BCHP_XPT_MEMDMA_MCPB_CH6_MISC_INTR_STATUS_ASF_PADDING_LEN_ERR_SHIFT 6
#define BCHP_XPT_MEMDMA_MCPB_CH6_MISC_INTR_STATUS_ASF_PADDING_LEN_ERR_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH6_MISC_INTR_STATUS :: PAUSE_AT_DESC_READ [05:05] */
#define BCHP_XPT_MEMDMA_MCPB_CH6_MISC_INTR_STATUS_PAUSE_AT_DESC_READ_MASK 0x00000020
#define BCHP_XPT_MEMDMA_MCPB_CH6_MISC_INTR_STATUS_PAUSE_AT_DESC_READ_SHIFT 5
#define BCHP_XPT_MEMDMA_MCPB_CH6_MISC_INTR_STATUS_PAUSE_AT_DESC_READ_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH6_MISC_INTR_STATUS :: PAUSE_AFTER_GROUP_OF_PACKETS [04:04] */
#define BCHP_XPT_MEMDMA_MCPB_CH6_MISC_INTR_STATUS_PAUSE_AFTER_GROUP_OF_PACKETS_MASK 0x00000010
#define BCHP_XPT_MEMDMA_MCPB_CH6_MISC_INTR_STATUS_PAUSE_AFTER_GROUP_OF_PACKETS_SHIFT 4
#define BCHP_XPT_MEMDMA_MCPB_CH6_MISC_INTR_STATUS_PAUSE_AFTER_GROUP_OF_PACKETS_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH6_MISC_INTR_STATUS :: TS_PARITY_ERROR [03:03] */
#define BCHP_XPT_MEMDMA_MCPB_CH6_MISC_INTR_STATUS_TS_PARITY_ERROR_MASK 0x00000008
#define BCHP_XPT_MEMDMA_MCPB_CH6_MISC_INTR_STATUS_TS_PARITY_ERROR_SHIFT 3
#define BCHP_XPT_MEMDMA_MCPB_CH6_MISC_INTR_STATUS_TS_PARITY_ERROR_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH6_MISC_INTR_STATUS :: PA2_VALID [02:02] */
#define BCHP_XPT_MEMDMA_MCPB_CH6_MISC_INTR_STATUS_PA2_VALID_MASK   0x00000004
#define BCHP_XPT_MEMDMA_MCPB_CH6_MISC_INTR_STATUS_PA2_VALID_SHIFT  2
#define BCHP_XPT_MEMDMA_MCPB_CH6_MISC_INTR_STATUS_PA2_VALID_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH6_MISC_INTR_STATUS :: PA1_VALID [01:01] */
#define BCHP_XPT_MEMDMA_MCPB_CH6_MISC_INTR_STATUS_PA1_VALID_MASK   0x00000002
#define BCHP_XPT_MEMDMA_MCPB_CH6_MISC_INTR_STATUS_PA1_VALID_SHIFT  1
#define BCHP_XPT_MEMDMA_MCPB_CH6_MISC_INTR_STATUS_PA1_VALID_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH6_MISC_INTR_STATUS :: OOS [00:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH6_MISC_INTR_STATUS_OOS_MASK         0x00000001
#define BCHP_XPT_MEMDMA_MCPB_CH6_MISC_INTR_STATUS_OOS_SHIFT        0
#define BCHP_XPT_MEMDMA_MCPB_CH6_MISC_INTR_STATUS_OOS_DEFAULT      0x00000000

/***************************************************************************
 *CH7_MISC_INTR_STATUS - Misc interrupt status field for MCPB channel 7
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: CH7_MISC_INTR_STATUS :: reserved0 [31:16] */
#define BCHP_XPT_MEMDMA_MCPB_CH7_MISC_INTR_STATUS_reserved0_MASK   0xffff0000
#define BCHP_XPT_MEMDMA_MCPB_CH7_MISC_INTR_STATUS_reserved0_SHIFT  16

/* XPT_MEMDMA_MCPB :: CH7_MISC_INTR_STATUS :: PES_NEXT_TS_RANGE_ERR [15:15] */
#define BCHP_XPT_MEMDMA_MCPB_CH7_MISC_INTR_STATUS_PES_NEXT_TS_RANGE_ERR_MASK 0x00008000
#define BCHP_XPT_MEMDMA_MCPB_CH7_MISC_INTR_STATUS_PES_NEXT_TS_RANGE_ERR_SHIFT 15
#define BCHP_XPT_MEMDMA_MCPB_CH7_MISC_INTR_STATUS_PES_NEXT_TS_RANGE_ERR_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH7_MISC_INTR_STATUS :: OUTPUT_BTP_SENT [14:14] */
#define BCHP_XPT_MEMDMA_MCPB_CH7_MISC_INTR_STATUS_OUTPUT_BTP_SENT_MASK 0x00004000
#define BCHP_XPT_MEMDMA_MCPB_CH7_MISC_INTR_STATUS_OUTPUT_BTP_SENT_SHIFT 14
#define BCHP_XPT_MEMDMA_MCPB_CH7_MISC_INTR_STATUS_OUTPUT_BTP_SENT_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH7_MISC_INTR_STATUS :: RETRANSMISSION_DONE [13:13] */
#define BCHP_XPT_MEMDMA_MCPB_CH7_MISC_INTR_STATUS_RETRANSMISSION_DONE_MASK 0x00002000
#define BCHP_XPT_MEMDMA_MCPB_CH7_MISC_INTR_STATUS_RETRANSMISSION_DONE_SHIFT 13
#define BCHP_XPT_MEMDMA_MCPB_CH7_MISC_INTR_STATUS_RETRANSMISSION_DONE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH7_MISC_INTR_STATUS :: DESC_TAGID_MISMATCH [12:12] */
#define BCHP_XPT_MEMDMA_MCPB_CH7_MISC_INTR_STATUS_DESC_TAGID_MISMATCH_MASK 0x00001000
#define BCHP_XPT_MEMDMA_MCPB_CH7_MISC_INTR_STATUS_DESC_TAGID_MISMATCH_SHIFT 12
#define BCHP_XPT_MEMDMA_MCPB_CH7_MISC_INTR_STATUS_DESC_TAGID_MISMATCH_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH7_MISC_INTR_STATUS :: DATA_TAGID_MISMATCH [11:11] */
#define BCHP_XPT_MEMDMA_MCPB_CH7_MISC_INTR_STATUS_DATA_TAGID_MISMATCH_MASK 0x00000800
#define BCHP_XPT_MEMDMA_MCPB_CH7_MISC_INTR_STATUS_DATA_TAGID_MISMATCH_SHIFT 11
#define BCHP_XPT_MEMDMA_MCPB_CH7_MISC_INTR_STATUS_DATA_TAGID_MISMATCH_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH7_MISC_INTR_STATUS :: CRC_COMPARE_ERROR [10:10] */
#define BCHP_XPT_MEMDMA_MCPB_CH7_MISC_INTR_STATUS_CRC_COMPARE_ERROR_MASK 0x00000400
#define BCHP_XPT_MEMDMA_MCPB_CH7_MISC_INTR_STATUS_CRC_COMPARE_ERROR_SHIFT 10
#define BCHP_XPT_MEMDMA_MCPB_CH7_MISC_INTR_STATUS_CRC_COMPARE_ERROR_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH7_MISC_INTR_STATUS :: ASF_LEN_ERROR [09:09] */
#define BCHP_XPT_MEMDMA_MCPB_CH7_MISC_INTR_STATUS_ASF_LEN_ERROR_MASK 0x00000200
#define BCHP_XPT_MEMDMA_MCPB_CH7_MISC_INTR_STATUS_ASF_LEN_ERROR_SHIFT 9
#define BCHP_XPT_MEMDMA_MCPB_CH7_MISC_INTR_STATUS_ASF_LEN_ERROR_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH7_MISC_INTR_STATUS :: ASF_COMPRESSED_DATA_RECEIVED [08:08] */
#define BCHP_XPT_MEMDMA_MCPB_CH7_MISC_INTR_STATUS_ASF_COMPRESSED_DATA_RECEIVED_MASK 0x00000100
#define BCHP_XPT_MEMDMA_MCPB_CH7_MISC_INTR_STATUS_ASF_COMPRESSED_DATA_RECEIVED_SHIFT 8
#define BCHP_XPT_MEMDMA_MCPB_CH7_MISC_INTR_STATUS_ASF_COMPRESSED_DATA_RECEIVED_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH7_MISC_INTR_STATUS :: ASF_PROTOCOL_ERR [07:07] */
#define BCHP_XPT_MEMDMA_MCPB_CH7_MISC_INTR_STATUS_ASF_PROTOCOL_ERR_MASK 0x00000080
#define BCHP_XPT_MEMDMA_MCPB_CH7_MISC_INTR_STATUS_ASF_PROTOCOL_ERR_SHIFT 7
#define BCHP_XPT_MEMDMA_MCPB_CH7_MISC_INTR_STATUS_ASF_PROTOCOL_ERR_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH7_MISC_INTR_STATUS :: ASF_PADDING_LEN_ERR [06:06] */
#define BCHP_XPT_MEMDMA_MCPB_CH7_MISC_INTR_STATUS_ASF_PADDING_LEN_ERR_MASK 0x00000040
#define BCHP_XPT_MEMDMA_MCPB_CH7_MISC_INTR_STATUS_ASF_PADDING_LEN_ERR_SHIFT 6
#define BCHP_XPT_MEMDMA_MCPB_CH7_MISC_INTR_STATUS_ASF_PADDING_LEN_ERR_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH7_MISC_INTR_STATUS :: PAUSE_AT_DESC_READ [05:05] */
#define BCHP_XPT_MEMDMA_MCPB_CH7_MISC_INTR_STATUS_PAUSE_AT_DESC_READ_MASK 0x00000020
#define BCHP_XPT_MEMDMA_MCPB_CH7_MISC_INTR_STATUS_PAUSE_AT_DESC_READ_SHIFT 5
#define BCHP_XPT_MEMDMA_MCPB_CH7_MISC_INTR_STATUS_PAUSE_AT_DESC_READ_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH7_MISC_INTR_STATUS :: PAUSE_AFTER_GROUP_OF_PACKETS [04:04] */
#define BCHP_XPT_MEMDMA_MCPB_CH7_MISC_INTR_STATUS_PAUSE_AFTER_GROUP_OF_PACKETS_MASK 0x00000010
#define BCHP_XPT_MEMDMA_MCPB_CH7_MISC_INTR_STATUS_PAUSE_AFTER_GROUP_OF_PACKETS_SHIFT 4
#define BCHP_XPT_MEMDMA_MCPB_CH7_MISC_INTR_STATUS_PAUSE_AFTER_GROUP_OF_PACKETS_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH7_MISC_INTR_STATUS :: TS_PARITY_ERROR [03:03] */
#define BCHP_XPT_MEMDMA_MCPB_CH7_MISC_INTR_STATUS_TS_PARITY_ERROR_MASK 0x00000008
#define BCHP_XPT_MEMDMA_MCPB_CH7_MISC_INTR_STATUS_TS_PARITY_ERROR_SHIFT 3
#define BCHP_XPT_MEMDMA_MCPB_CH7_MISC_INTR_STATUS_TS_PARITY_ERROR_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH7_MISC_INTR_STATUS :: PA2_VALID [02:02] */
#define BCHP_XPT_MEMDMA_MCPB_CH7_MISC_INTR_STATUS_PA2_VALID_MASK   0x00000004
#define BCHP_XPT_MEMDMA_MCPB_CH7_MISC_INTR_STATUS_PA2_VALID_SHIFT  2
#define BCHP_XPT_MEMDMA_MCPB_CH7_MISC_INTR_STATUS_PA2_VALID_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH7_MISC_INTR_STATUS :: PA1_VALID [01:01] */
#define BCHP_XPT_MEMDMA_MCPB_CH7_MISC_INTR_STATUS_PA1_VALID_MASK   0x00000002
#define BCHP_XPT_MEMDMA_MCPB_CH7_MISC_INTR_STATUS_PA1_VALID_SHIFT  1
#define BCHP_XPT_MEMDMA_MCPB_CH7_MISC_INTR_STATUS_PA1_VALID_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH7_MISC_INTR_STATUS :: OOS [00:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH7_MISC_INTR_STATUS_OOS_MASK         0x00000001
#define BCHP_XPT_MEMDMA_MCPB_CH7_MISC_INTR_STATUS_OOS_SHIFT        0
#define BCHP_XPT_MEMDMA_MCPB_CH7_MISC_INTR_STATUS_OOS_DEFAULT      0x00000000

/***************************************************************************
 *CH8_MISC_INTR_STATUS - Misc interrupt status field for MCPB channel 8
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: CH8_MISC_INTR_STATUS :: reserved0 [31:16] */
#define BCHP_XPT_MEMDMA_MCPB_CH8_MISC_INTR_STATUS_reserved0_MASK   0xffff0000
#define BCHP_XPT_MEMDMA_MCPB_CH8_MISC_INTR_STATUS_reserved0_SHIFT  16

/* XPT_MEMDMA_MCPB :: CH8_MISC_INTR_STATUS :: PES_NEXT_TS_RANGE_ERR [15:15] */
#define BCHP_XPT_MEMDMA_MCPB_CH8_MISC_INTR_STATUS_PES_NEXT_TS_RANGE_ERR_MASK 0x00008000
#define BCHP_XPT_MEMDMA_MCPB_CH8_MISC_INTR_STATUS_PES_NEXT_TS_RANGE_ERR_SHIFT 15
#define BCHP_XPT_MEMDMA_MCPB_CH8_MISC_INTR_STATUS_PES_NEXT_TS_RANGE_ERR_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH8_MISC_INTR_STATUS :: OUTPUT_BTP_SENT [14:14] */
#define BCHP_XPT_MEMDMA_MCPB_CH8_MISC_INTR_STATUS_OUTPUT_BTP_SENT_MASK 0x00004000
#define BCHP_XPT_MEMDMA_MCPB_CH8_MISC_INTR_STATUS_OUTPUT_BTP_SENT_SHIFT 14
#define BCHP_XPT_MEMDMA_MCPB_CH8_MISC_INTR_STATUS_OUTPUT_BTP_SENT_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH8_MISC_INTR_STATUS :: RETRANSMISSION_DONE [13:13] */
#define BCHP_XPT_MEMDMA_MCPB_CH8_MISC_INTR_STATUS_RETRANSMISSION_DONE_MASK 0x00002000
#define BCHP_XPT_MEMDMA_MCPB_CH8_MISC_INTR_STATUS_RETRANSMISSION_DONE_SHIFT 13
#define BCHP_XPT_MEMDMA_MCPB_CH8_MISC_INTR_STATUS_RETRANSMISSION_DONE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH8_MISC_INTR_STATUS :: DESC_TAGID_MISMATCH [12:12] */
#define BCHP_XPT_MEMDMA_MCPB_CH8_MISC_INTR_STATUS_DESC_TAGID_MISMATCH_MASK 0x00001000
#define BCHP_XPT_MEMDMA_MCPB_CH8_MISC_INTR_STATUS_DESC_TAGID_MISMATCH_SHIFT 12
#define BCHP_XPT_MEMDMA_MCPB_CH8_MISC_INTR_STATUS_DESC_TAGID_MISMATCH_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH8_MISC_INTR_STATUS :: DATA_TAGID_MISMATCH [11:11] */
#define BCHP_XPT_MEMDMA_MCPB_CH8_MISC_INTR_STATUS_DATA_TAGID_MISMATCH_MASK 0x00000800
#define BCHP_XPT_MEMDMA_MCPB_CH8_MISC_INTR_STATUS_DATA_TAGID_MISMATCH_SHIFT 11
#define BCHP_XPT_MEMDMA_MCPB_CH8_MISC_INTR_STATUS_DATA_TAGID_MISMATCH_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH8_MISC_INTR_STATUS :: CRC_COMPARE_ERROR [10:10] */
#define BCHP_XPT_MEMDMA_MCPB_CH8_MISC_INTR_STATUS_CRC_COMPARE_ERROR_MASK 0x00000400
#define BCHP_XPT_MEMDMA_MCPB_CH8_MISC_INTR_STATUS_CRC_COMPARE_ERROR_SHIFT 10
#define BCHP_XPT_MEMDMA_MCPB_CH8_MISC_INTR_STATUS_CRC_COMPARE_ERROR_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH8_MISC_INTR_STATUS :: ASF_LEN_ERROR [09:09] */
#define BCHP_XPT_MEMDMA_MCPB_CH8_MISC_INTR_STATUS_ASF_LEN_ERROR_MASK 0x00000200
#define BCHP_XPT_MEMDMA_MCPB_CH8_MISC_INTR_STATUS_ASF_LEN_ERROR_SHIFT 9
#define BCHP_XPT_MEMDMA_MCPB_CH8_MISC_INTR_STATUS_ASF_LEN_ERROR_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH8_MISC_INTR_STATUS :: ASF_COMPRESSED_DATA_RECEIVED [08:08] */
#define BCHP_XPT_MEMDMA_MCPB_CH8_MISC_INTR_STATUS_ASF_COMPRESSED_DATA_RECEIVED_MASK 0x00000100
#define BCHP_XPT_MEMDMA_MCPB_CH8_MISC_INTR_STATUS_ASF_COMPRESSED_DATA_RECEIVED_SHIFT 8
#define BCHP_XPT_MEMDMA_MCPB_CH8_MISC_INTR_STATUS_ASF_COMPRESSED_DATA_RECEIVED_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH8_MISC_INTR_STATUS :: ASF_PROTOCOL_ERR [07:07] */
#define BCHP_XPT_MEMDMA_MCPB_CH8_MISC_INTR_STATUS_ASF_PROTOCOL_ERR_MASK 0x00000080
#define BCHP_XPT_MEMDMA_MCPB_CH8_MISC_INTR_STATUS_ASF_PROTOCOL_ERR_SHIFT 7
#define BCHP_XPT_MEMDMA_MCPB_CH8_MISC_INTR_STATUS_ASF_PROTOCOL_ERR_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH8_MISC_INTR_STATUS :: ASF_PADDING_LEN_ERR [06:06] */
#define BCHP_XPT_MEMDMA_MCPB_CH8_MISC_INTR_STATUS_ASF_PADDING_LEN_ERR_MASK 0x00000040
#define BCHP_XPT_MEMDMA_MCPB_CH8_MISC_INTR_STATUS_ASF_PADDING_LEN_ERR_SHIFT 6
#define BCHP_XPT_MEMDMA_MCPB_CH8_MISC_INTR_STATUS_ASF_PADDING_LEN_ERR_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH8_MISC_INTR_STATUS :: PAUSE_AT_DESC_READ [05:05] */
#define BCHP_XPT_MEMDMA_MCPB_CH8_MISC_INTR_STATUS_PAUSE_AT_DESC_READ_MASK 0x00000020
#define BCHP_XPT_MEMDMA_MCPB_CH8_MISC_INTR_STATUS_PAUSE_AT_DESC_READ_SHIFT 5
#define BCHP_XPT_MEMDMA_MCPB_CH8_MISC_INTR_STATUS_PAUSE_AT_DESC_READ_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH8_MISC_INTR_STATUS :: PAUSE_AFTER_GROUP_OF_PACKETS [04:04] */
#define BCHP_XPT_MEMDMA_MCPB_CH8_MISC_INTR_STATUS_PAUSE_AFTER_GROUP_OF_PACKETS_MASK 0x00000010
#define BCHP_XPT_MEMDMA_MCPB_CH8_MISC_INTR_STATUS_PAUSE_AFTER_GROUP_OF_PACKETS_SHIFT 4
#define BCHP_XPT_MEMDMA_MCPB_CH8_MISC_INTR_STATUS_PAUSE_AFTER_GROUP_OF_PACKETS_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH8_MISC_INTR_STATUS :: TS_PARITY_ERROR [03:03] */
#define BCHP_XPT_MEMDMA_MCPB_CH8_MISC_INTR_STATUS_TS_PARITY_ERROR_MASK 0x00000008
#define BCHP_XPT_MEMDMA_MCPB_CH8_MISC_INTR_STATUS_TS_PARITY_ERROR_SHIFT 3
#define BCHP_XPT_MEMDMA_MCPB_CH8_MISC_INTR_STATUS_TS_PARITY_ERROR_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH8_MISC_INTR_STATUS :: PA2_VALID [02:02] */
#define BCHP_XPT_MEMDMA_MCPB_CH8_MISC_INTR_STATUS_PA2_VALID_MASK   0x00000004
#define BCHP_XPT_MEMDMA_MCPB_CH8_MISC_INTR_STATUS_PA2_VALID_SHIFT  2
#define BCHP_XPT_MEMDMA_MCPB_CH8_MISC_INTR_STATUS_PA2_VALID_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH8_MISC_INTR_STATUS :: PA1_VALID [01:01] */
#define BCHP_XPT_MEMDMA_MCPB_CH8_MISC_INTR_STATUS_PA1_VALID_MASK   0x00000002
#define BCHP_XPT_MEMDMA_MCPB_CH8_MISC_INTR_STATUS_PA1_VALID_SHIFT  1
#define BCHP_XPT_MEMDMA_MCPB_CH8_MISC_INTR_STATUS_PA1_VALID_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH8_MISC_INTR_STATUS :: OOS [00:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH8_MISC_INTR_STATUS_OOS_MASK         0x00000001
#define BCHP_XPT_MEMDMA_MCPB_CH8_MISC_INTR_STATUS_OOS_SHIFT        0
#define BCHP_XPT_MEMDMA_MCPB_CH8_MISC_INTR_STATUS_OOS_DEFAULT      0x00000000

/***************************************************************************
 *CH9_MISC_INTR_STATUS - Misc interrupt status field for MCPB channel 9
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: CH9_MISC_INTR_STATUS :: reserved0 [31:16] */
#define BCHP_XPT_MEMDMA_MCPB_CH9_MISC_INTR_STATUS_reserved0_MASK   0xffff0000
#define BCHP_XPT_MEMDMA_MCPB_CH9_MISC_INTR_STATUS_reserved0_SHIFT  16

/* XPT_MEMDMA_MCPB :: CH9_MISC_INTR_STATUS :: PES_NEXT_TS_RANGE_ERR [15:15] */
#define BCHP_XPT_MEMDMA_MCPB_CH9_MISC_INTR_STATUS_PES_NEXT_TS_RANGE_ERR_MASK 0x00008000
#define BCHP_XPT_MEMDMA_MCPB_CH9_MISC_INTR_STATUS_PES_NEXT_TS_RANGE_ERR_SHIFT 15
#define BCHP_XPT_MEMDMA_MCPB_CH9_MISC_INTR_STATUS_PES_NEXT_TS_RANGE_ERR_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH9_MISC_INTR_STATUS :: OUTPUT_BTP_SENT [14:14] */
#define BCHP_XPT_MEMDMA_MCPB_CH9_MISC_INTR_STATUS_OUTPUT_BTP_SENT_MASK 0x00004000
#define BCHP_XPT_MEMDMA_MCPB_CH9_MISC_INTR_STATUS_OUTPUT_BTP_SENT_SHIFT 14
#define BCHP_XPT_MEMDMA_MCPB_CH9_MISC_INTR_STATUS_OUTPUT_BTP_SENT_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH9_MISC_INTR_STATUS :: RETRANSMISSION_DONE [13:13] */
#define BCHP_XPT_MEMDMA_MCPB_CH9_MISC_INTR_STATUS_RETRANSMISSION_DONE_MASK 0x00002000
#define BCHP_XPT_MEMDMA_MCPB_CH9_MISC_INTR_STATUS_RETRANSMISSION_DONE_SHIFT 13
#define BCHP_XPT_MEMDMA_MCPB_CH9_MISC_INTR_STATUS_RETRANSMISSION_DONE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH9_MISC_INTR_STATUS :: DESC_TAGID_MISMATCH [12:12] */
#define BCHP_XPT_MEMDMA_MCPB_CH9_MISC_INTR_STATUS_DESC_TAGID_MISMATCH_MASK 0x00001000
#define BCHP_XPT_MEMDMA_MCPB_CH9_MISC_INTR_STATUS_DESC_TAGID_MISMATCH_SHIFT 12
#define BCHP_XPT_MEMDMA_MCPB_CH9_MISC_INTR_STATUS_DESC_TAGID_MISMATCH_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH9_MISC_INTR_STATUS :: DATA_TAGID_MISMATCH [11:11] */
#define BCHP_XPT_MEMDMA_MCPB_CH9_MISC_INTR_STATUS_DATA_TAGID_MISMATCH_MASK 0x00000800
#define BCHP_XPT_MEMDMA_MCPB_CH9_MISC_INTR_STATUS_DATA_TAGID_MISMATCH_SHIFT 11
#define BCHP_XPT_MEMDMA_MCPB_CH9_MISC_INTR_STATUS_DATA_TAGID_MISMATCH_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH9_MISC_INTR_STATUS :: CRC_COMPARE_ERROR [10:10] */
#define BCHP_XPT_MEMDMA_MCPB_CH9_MISC_INTR_STATUS_CRC_COMPARE_ERROR_MASK 0x00000400
#define BCHP_XPT_MEMDMA_MCPB_CH9_MISC_INTR_STATUS_CRC_COMPARE_ERROR_SHIFT 10
#define BCHP_XPT_MEMDMA_MCPB_CH9_MISC_INTR_STATUS_CRC_COMPARE_ERROR_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH9_MISC_INTR_STATUS :: ASF_LEN_ERROR [09:09] */
#define BCHP_XPT_MEMDMA_MCPB_CH9_MISC_INTR_STATUS_ASF_LEN_ERROR_MASK 0x00000200
#define BCHP_XPT_MEMDMA_MCPB_CH9_MISC_INTR_STATUS_ASF_LEN_ERROR_SHIFT 9
#define BCHP_XPT_MEMDMA_MCPB_CH9_MISC_INTR_STATUS_ASF_LEN_ERROR_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH9_MISC_INTR_STATUS :: ASF_COMPRESSED_DATA_RECEIVED [08:08] */
#define BCHP_XPT_MEMDMA_MCPB_CH9_MISC_INTR_STATUS_ASF_COMPRESSED_DATA_RECEIVED_MASK 0x00000100
#define BCHP_XPT_MEMDMA_MCPB_CH9_MISC_INTR_STATUS_ASF_COMPRESSED_DATA_RECEIVED_SHIFT 8
#define BCHP_XPT_MEMDMA_MCPB_CH9_MISC_INTR_STATUS_ASF_COMPRESSED_DATA_RECEIVED_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH9_MISC_INTR_STATUS :: ASF_PROTOCOL_ERR [07:07] */
#define BCHP_XPT_MEMDMA_MCPB_CH9_MISC_INTR_STATUS_ASF_PROTOCOL_ERR_MASK 0x00000080
#define BCHP_XPT_MEMDMA_MCPB_CH9_MISC_INTR_STATUS_ASF_PROTOCOL_ERR_SHIFT 7
#define BCHP_XPT_MEMDMA_MCPB_CH9_MISC_INTR_STATUS_ASF_PROTOCOL_ERR_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH9_MISC_INTR_STATUS :: ASF_PADDING_LEN_ERR [06:06] */
#define BCHP_XPT_MEMDMA_MCPB_CH9_MISC_INTR_STATUS_ASF_PADDING_LEN_ERR_MASK 0x00000040
#define BCHP_XPT_MEMDMA_MCPB_CH9_MISC_INTR_STATUS_ASF_PADDING_LEN_ERR_SHIFT 6
#define BCHP_XPT_MEMDMA_MCPB_CH9_MISC_INTR_STATUS_ASF_PADDING_LEN_ERR_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH9_MISC_INTR_STATUS :: PAUSE_AT_DESC_READ [05:05] */
#define BCHP_XPT_MEMDMA_MCPB_CH9_MISC_INTR_STATUS_PAUSE_AT_DESC_READ_MASK 0x00000020
#define BCHP_XPT_MEMDMA_MCPB_CH9_MISC_INTR_STATUS_PAUSE_AT_DESC_READ_SHIFT 5
#define BCHP_XPT_MEMDMA_MCPB_CH9_MISC_INTR_STATUS_PAUSE_AT_DESC_READ_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH9_MISC_INTR_STATUS :: PAUSE_AFTER_GROUP_OF_PACKETS [04:04] */
#define BCHP_XPT_MEMDMA_MCPB_CH9_MISC_INTR_STATUS_PAUSE_AFTER_GROUP_OF_PACKETS_MASK 0x00000010
#define BCHP_XPT_MEMDMA_MCPB_CH9_MISC_INTR_STATUS_PAUSE_AFTER_GROUP_OF_PACKETS_SHIFT 4
#define BCHP_XPT_MEMDMA_MCPB_CH9_MISC_INTR_STATUS_PAUSE_AFTER_GROUP_OF_PACKETS_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH9_MISC_INTR_STATUS :: TS_PARITY_ERROR [03:03] */
#define BCHP_XPT_MEMDMA_MCPB_CH9_MISC_INTR_STATUS_TS_PARITY_ERROR_MASK 0x00000008
#define BCHP_XPT_MEMDMA_MCPB_CH9_MISC_INTR_STATUS_TS_PARITY_ERROR_SHIFT 3
#define BCHP_XPT_MEMDMA_MCPB_CH9_MISC_INTR_STATUS_TS_PARITY_ERROR_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH9_MISC_INTR_STATUS :: PA2_VALID [02:02] */
#define BCHP_XPT_MEMDMA_MCPB_CH9_MISC_INTR_STATUS_PA2_VALID_MASK   0x00000004
#define BCHP_XPT_MEMDMA_MCPB_CH9_MISC_INTR_STATUS_PA2_VALID_SHIFT  2
#define BCHP_XPT_MEMDMA_MCPB_CH9_MISC_INTR_STATUS_PA2_VALID_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH9_MISC_INTR_STATUS :: PA1_VALID [01:01] */
#define BCHP_XPT_MEMDMA_MCPB_CH9_MISC_INTR_STATUS_PA1_VALID_MASK   0x00000002
#define BCHP_XPT_MEMDMA_MCPB_CH9_MISC_INTR_STATUS_PA1_VALID_SHIFT  1
#define BCHP_XPT_MEMDMA_MCPB_CH9_MISC_INTR_STATUS_PA1_VALID_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH9_MISC_INTR_STATUS :: OOS [00:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH9_MISC_INTR_STATUS_OOS_MASK         0x00000001
#define BCHP_XPT_MEMDMA_MCPB_CH9_MISC_INTR_STATUS_OOS_SHIFT        0
#define BCHP_XPT_MEMDMA_MCPB_CH9_MISC_INTR_STATUS_OOS_DEFAULT      0x00000000

/***************************************************************************
 *CH10_MISC_INTR_STATUS - Misc interrupt status field for MCPB channel 10
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: CH10_MISC_INTR_STATUS :: reserved0 [31:16] */
#define BCHP_XPT_MEMDMA_MCPB_CH10_MISC_INTR_STATUS_reserved0_MASK  0xffff0000
#define BCHP_XPT_MEMDMA_MCPB_CH10_MISC_INTR_STATUS_reserved0_SHIFT 16

/* XPT_MEMDMA_MCPB :: CH10_MISC_INTR_STATUS :: PES_NEXT_TS_RANGE_ERR [15:15] */
#define BCHP_XPT_MEMDMA_MCPB_CH10_MISC_INTR_STATUS_PES_NEXT_TS_RANGE_ERR_MASK 0x00008000
#define BCHP_XPT_MEMDMA_MCPB_CH10_MISC_INTR_STATUS_PES_NEXT_TS_RANGE_ERR_SHIFT 15
#define BCHP_XPT_MEMDMA_MCPB_CH10_MISC_INTR_STATUS_PES_NEXT_TS_RANGE_ERR_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH10_MISC_INTR_STATUS :: OUTPUT_BTP_SENT [14:14] */
#define BCHP_XPT_MEMDMA_MCPB_CH10_MISC_INTR_STATUS_OUTPUT_BTP_SENT_MASK 0x00004000
#define BCHP_XPT_MEMDMA_MCPB_CH10_MISC_INTR_STATUS_OUTPUT_BTP_SENT_SHIFT 14
#define BCHP_XPT_MEMDMA_MCPB_CH10_MISC_INTR_STATUS_OUTPUT_BTP_SENT_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH10_MISC_INTR_STATUS :: RETRANSMISSION_DONE [13:13] */
#define BCHP_XPT_MEMDMA_MCPB_CH10_MISC_INTR_STATUS_RETRANSMISSION_DONE_MASK 0x00002000
#define BCHP_XPT_MEMDMA_MCPB_CH10_MISC_INTR_STATUS_RETRANSMISSION_DONE_SHIFT 13
#define BCHP_XPT_MEMDMA_MCPB_CH10_MISC_INTR_STATUS_RETRANSMISSION_DONE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH10_MISC_INTR_STATUS :: DESC_TAGID_MISMATCH [12:12] */
#define BCHP_XPT_MEMDMA_MCPB_CH10_MISC_INTR_STATUS_DESC_TAGID_MISMATCH_MASK 0x00001000
#define BCHP_XPT_MEMDMA_MCPB_CH10_MISC_INTR_STATUS_DESC_TAGID_MISMATCH_SHIFT 12
#define BCHP_XPT_MEMDMA_MCPB_CH10_MISC_INTR_STATUS_DESC_TAGID_MISMATCH_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH10_MISC_INTR_STATUS :: DATA_TAGID_MISMATCH [11:11] */
#define BCHP_XPT_MEMDMA_MCPB_CH10_MISC_INTR_STATUS_DATA_TAGID_MISMATCH_MASK 0x00000800
#define BCHP_XPT_MEMDMA_MCPB_CH10_MISC_INTR_STATUS_DATA_TAGID_MISMATCH_SHIFT 11
#define BCHP_XPT_MEMDMA_MCPB_CH10_MISC_INTR_STATUS_DATA_TAGID_MISMATCH_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH10_MISC_INTR_STATUS :: CRC_COMPARE_ERROR [10:10] */
#define BCHP_XPT_MEMDMA_MCPB_CH10_MISC_INTR_STATUS_CRC_COMPARE_ERROR_MASK 0x00000400
#define BCHP_XPT_MEMDMA_MCPB_CH10_MISC_INTR_STATUS_CRC_COMPARE_ERROR_SHIFT 10
#define BCHP_XPT_MEMDMA_MCPB_CH10_MISC_INTR_STATUS_CRC_COMPARE_ERROR_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH10_MISC_INTR_STATUS :: ASF_LEN_ERROR [09:09] */
#define BCHP_XPT_MEMDMA_MCPB_CH10_MISC_INTR_STATUS_ASF_LEN_ERROR_MASK 0x00000200
#define BCHP_XPT_MEMDMA_MCPB_CH10_MISC_INTR_STATUS_ASF_LEN_ERROR_SHIFT 9
#define BCHP_XPT_MEMDMA_MCPB_CH10_MISC_INTR_STATUS_ASF_LEN_ERROR_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH10_MISC_INTR_STATUS :: ASF_COMPRESSED_DATA_RECEIVED [08:08] */
#define BCHP_XPT_MEMDMA_MCPB_CH10_MISC_INTR_STATUS_ASF_COMPRESSED_DATA_RECEIVED_MASK 0x00000100
#define BCHP_XPT_MEMDMA_MCPB_CH10_MISC_INTR_STATUS_ASF_COMPRESSED_DATA_RECEIVED_SHIFT 8
#define BCHP_XPT_MEMDMA_MCPB_CH10_MISC_INTR_STATUS_ASF_COMPRESSED_DATA_RECEIVED_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH10_MISC_INTR_STATUS :: ASF_PROTOCOL_ERR [07:07] */
#define BCHP_XPT_MEMDMA_MCPB_CH10_MISC_INTR_STATUS_ASF_PROTOCOL_ERR_MASK 0x00000080
#define BCHP_XPT_MEMDMA_MCPB_CH10_MISC_INTR_STATUS_ASF_PROTOCOL_ERR_SHIFT 7
#define BCHP_XPT_MEMDMA_MCPB_CH10_MISC_INTR_STATUS_ASF_PROTOCOL_ERR_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH10_MISC_INTR_STATUS :: ASF_PADDING_LEN_ERR [06:06] */
#define BCHP_XPT_MEMDMA_MCPB_CH10_MISC_INTR_STATUS_ASF_PADDING_LEN_ERR_MASK 0x00000040
#define BCHP_XPT_MEMDMA_MCPB_CH10_MISC_INTR_STATUS_ASF_PADDING_LEN_ERR_SHIFT 6
#define BCHP_XPT_MEMDMA_MCPB_CH10_MISC_INTR_STATUS_ASF_PADDING_LEN_ERR_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH10_MISC_INTR_STATUS :: PAUSE_AT_DESC_READ [05:05] */
#define BCHP_XPT_MEMDMA_MCPB_CH10_MISC_INTR_STATUS_PAUSE_AT_DESC_READ_MASK 0x00000020
#define BCHP_XPT_MEMDMA_MCPB_CH10_MISC_INTR_STATUS_PAUSE_AT_DESC_READ_SHIFT 5
#define BCHP_XPT_MEMDMA_MCPB_CH10_MISC_INTR_STATUS_PAUSE_AT_DESC_READ_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH10_MISC_INTR_STATUS :: PAUSE_AFTER_GROUP_OF_PACKETS [04:04] */
#define BCHP_XPT_MEMDMA_MCPB_CH10_MISC_INTR_STATUS_PAUSE_AFTER_GROUP_OF_PACKETS_MASK 0x00000010
#define BCHP_XPT_MEMDMA_MCPB_CH10_MISC_INTR_STATUS_PAUSE_AFTER_GROUP_OF_PACKETS_SHIFT 4
#define BCHP_XPT_MEMDMA_MCPB_CH10_MISC_INTR_STATUS_PAUSE_AFTER_GROUP_OF_PACKETS_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH10_MISC_INTR_STATUS :: TS_PARITY_ERROR [03:03] */
#define BCHP_XPT_MEMDMA_MCPB_CH10_MISC_INTR_STATUS_TS_PARITY_ERROR_MASK 0x00000008
#define BCHP_XPT_MEMDMA_MCPB_CH10_MISC_INTR_STATUS_TS_PARITY_ERROR_SHIFT 3
#define BCHP_XPT_MEMDMA_MCPB_CH10_MISC_INTR_STATUS_TS_PARITY_ERROR_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH10_MISC_INTR_STATUS :: PA2_VALID [02:02] */
#define BCHP_XPT_MEMDMA_MCPB_CH10_MISC_INTR_STATUS_PA2_VALID_MASK  0x00000004
#define BCHP_XPT_MEMDMA_MCPB_CH10_MISC_INTR_STATUS_PA2_VALID_SHIFT 2
#define BCHP_XPT_MEMDMA_MCPB_CH10_MISC_INTR_STATUS_PA2_VALID_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH10_MISC_INTR_STATUS :: PA1_VALID [01:01] */
#define BCHP_XPT_MEMDMA_MCPB_CH10_MISC_INTR_STATUS_PA1_VALID_MASK  0x00000002
#define BCHP_XPT_MEMDMA_MCPB_CH10_MISC_INTR_STATUS_PA1_VALID_SHIFT 1
#define BCHP_XPT_MEMDMA_MCPB_CH10_MISC_INTR_STATUS_PA1_VALID_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH10_MISC_INTR_STATUS :: OOS [00:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH10_MISC_INTR_STATUS_OOS_MASK        0x00000001
#define BCHP_XPT_MEMDMA_MCPB_CH10_MISC_INTR_STATUS_OOS_SHIFT       0
#define BCHP_XPT_MEMDMA_MCPB_CH10_MISC_INTR_STATUS_OOS_DEFAULT     0x00000000

/***************************************************************************
 *CH11_MISC_INTR_STATUS - Misc interrupt status field for MCPB channel 11
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: CH11_MISC_INTR_STATUS :: reserved0 [31:16] */
#define BCHP_XPT_MEMDMA_MCPB_CH11_MISC_INTR_STATUS_reserved0_MASK  0xffff0000
#define BCHP_XPT_MEMDMA_MCPB_CH11_MISC_INTR_STATUS_reserved0_SHIFT 16

/* XPT_MEMDMA_MCPB :: CH11_MISC_INTR_STATUS :: PES_NEXT_TS_RANGE_ERR [15:15] */
#define BCHP_XPT_MEMDMA_MCPB_CH11_MISC_INTR_STATUS_PES_NEXT_TS_RANGE_ERR_MASK 0x00008000
#define BCHP_XPT_MEMDMA_MCPB_CH11_MISC_INTR_STATUS_PES_NEXT_TS_RANGE_ERR_SHIFT 15
#define BCHP_XPT_MEMDMA_MCPB_CH11_MISC_INTR_STATUS_PES_NEXT_TS_RANGE_ERR_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH11_MISC_INTR_STATUS :: OUTPUT_BTP_SENT [14:14] */
#define BCHP_XPT_MEMDMA_MCPB_CH11_MISC_INTR_STATUS_OUTPUT_BTP_SENT_MASK 0x00004000
#define BCHP_XPT_MEMDMA_MCPB_CH11_MISC_INTR_STATUS_OUTPUT_BTP_SENT_SHIFT 14
#define BCHP_XPT_MEMDMA_MCPB_CH11_MISC_INTR_STATUS_OUTPUT_BTP_SENT_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH11_MISC_INTR_STATUS :: RETRANSMISSION_DONE [13:13] */
#define BCHP_XPT_MEMDMA_MCPB_CH11_MISC_INTR_STATUS_RETRANSMISSION_DONE_MASK 0x00002000
#define BCHP_XPT_MEMDMA_MCPB_CH11_MISC_INTR_STATUS_RETRANSMISSION_DONE_SHIFT 13
#define BCHP_XPT_MEMDMA_MCPB_CH11_MISC_INTR_STATUS_RETRANSMISSION_DONE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH11_MISC_INTR_STATUS :: DESC_TAGID_MISMATCH [12:12] */
#define BCHP_XPT_MEMDMA_MCPB_CH11_MISC_INTR_STATUS_DESC_TAGID_MISMATCH_MASK 0x00001000
#define BCHP_XPT_MEMDMA_MCPB_CH11_MISC_INTR_STATUS_DESC_TAGID_MISMATCH_SHIFT 12
#define BCHP_XPT_MEMDMA_MCPB_CH11_MISC_INTR_STATUS_DESC_TAGID_MISMATCH_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH11_MISC_INTR_STATUS :: DATA_TAGID_MISMATCH [11:11] */
#define BCHP_XPT_MEMDMA_MCPB_CH11_MISC_INTR_STATUS_DATA_TAGID_MISMATCH_MASK 0x00000800
#define BCHP_XPT_MEMDMA_MCPB_CH11_MISC_INTR_STATUS_DATA_TAGID_MISMATCH_SHIFT 11
#define BCHP_XPT_MEMDMA_MCPB_CH11_MISC_INTR_STATUS_DATA_TAGID_MISMATCH_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH11_MISC_INTR_STATUS :: CRC_COMPARE_ERROR [10:10] */
#define BCHP_XPT_MEMDMA_MCPB_CH11_MISC_INTR_STATUS_CRC_COMPARE_ERROR_MASK 0x00000400
#define BCHP_XPT_MEMDMA_MCPB_CH11_MISC_INTR_STATUS_CRC_COMPARE_ERROR_SHIFT 10
#define BCHP_XPT_MEMDMA_MCPB_CH11_MISC_INTR_STATUS_CRC_COMPARE_ERROR_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH11_MISC_INTR_STATUS :: ASF_LEN_ERROR [09:09] */
#define BCHP_XPT_MEMDMA_MCPB_CH11_MISC_INTR_STATUS_ASF_LEN_ERROR_MASK 0x00000200
#define BCHP_XPT_MEMDMA_MCPB_CH11_MISC_INTR_STATUS_ASF_LEN_ERROR_SHIFT 9
#define BCHP_XPT_MEMDMA_MCPB_CH11_MISC_INTR_STATUS_ASF_LEN_ERROR_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH11_MISC_INTR_STATUS :: ASF_COMPRESSED_DATA_RECEIVED [08:08] */
#define BCHP_XPT_MEMDMA_MCPB_CH11_MISC_INTR_STATUS_ASF_COMPRESSED_DATA_RECEIVED_MASK 0x00000100
#define BCHP_XPT_MEMDMA_MCPB_CH11_MISC_INTR_STATUS_ASF_COMPRESSED_DATA_RECEIVED_SHIFT 8
#define BCHP_XPT_MEMDMA_MCPB_CH11_MISC_INTR_STATUS_ASF_COMPRESSED_DATA_RECEIVED_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH11_MISC_INTR_STATUS :: ASF_PROTOCOL_ERR [07:07] */
#define BCHP_XPT_MEMDMA_MCPB_CH11_MISC_INTR_STATUS_ASF_PROTOCOL_ERR_MASK 0x00000080
#define BCHP_XPT_MEMDMA_MCPB_CH11_MISC_INTR_STATUS_ASF_PROTOCOL_ERR_SHIFT 7
#define BCHP_XPT_MEMDMA_MCPB_CH11_MISC_INTR_STATUS_ASF_PROTOCOL_ERR_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH11_MISC_INTR_STATUS :: ASF_PADDING_LEN_ERR [06:06] */
#define BCHP_XPT_MEMDMA_MCPB_CH11_MISC_INTR_STATUS_ASF_PADDING_LEN_ERR_MASK 0x00000040
#define BCHP_XPT_MEMDMA_MCPB_CH11_MISC_INTR_STATUS_ASF_PADDING_LEN_ERR_SHIFT 6
#define BCHP_XPT_MEMDMA_MCPB_CH11_MISC_INTR_STATUS_ASF_PADDING_LEN_ERR_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH11_MISC_INTR_STATUS :: PAUSE_AT_DESC_READ [05:05] */
#define BCHP_XPT_MEMDMA_MCPB_CH11_MISC_INTR_STATUS_PAUSE_AT_DESC_READ_MASK 0x00000020
#define BCHP_XPT_MEMDMA_MCPB_CH11_MISC_INTR_STATUS_PAUSE_AT_DESC_READ_SHIFT 5
#define BCHP_XPT_MEMDMA_MCPB_CH11_MISC_INTR_STATUS_PAUSE_AT_DESC_READ_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH11_MISC_INTR_STATUS :: PAUSE_AFTER_GROUP_OF_PACKETS [04:04] */
#define BCHP_XPT_MEMDMA_MCPB_CH11_MISC_INTR_STATUS_PAUSE_AFTER_GROUP_OF_PACKETS_MASK 0x00000010
#define BCHP_XPT_MEMDMA_MCPB_CH11_MISC_INTR_STATUS_PAUSE_AFTER_GROUP_OF_PACKETS_SHIFT 4
#define BCHP_XPT_MEMDMA_MCPB_CH11_MISC_INTR_STATUS_PAUSE_AFTER_GROUP_OF_PACKETS_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH11_MISC_INTR_STATUS :: TS_PARITY_ERROR [03:03] */
#define BCHP_XPT_MEMDMA_MCPB_CH11_MISC_INTR_STATUS_TS_PARITY_ERROR_MASK 0x00000008
#define BCHP_XPT_MEMDMA_MCPB_CH11_MISC_INTR_STATUS_TS_PARITY_ERROR_SHIFT 3
#define BCHP_XPT_MEMDMA_MCPB_CH11_MISC_INTR_STATUS_TS_PARITY_ERROR_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH11_MISC_INTR_STATUS :: PA2_VALID [02:02] */
#define BCHP_XPT_MEMDMA_MCPB_CH11_MISC_INTR_STATUS_PA2_VALID_MASK  0x00000004
#define BCHP_XPT_MEMDMA_MCPB_CH11_MISC_INTR_STATUS_PA2_VALID_SHIFT 2
#define BCHP_XPT_MEMDMA_MCPB_CH11_MISC_INTR_STATUS_PA2_VALID_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH11_MISC_INTR_STATUS :: PA1_VALID [01:01] */
#define BCHP_XPT_MEMDMA_MCPB_CH11_MISC_INTR_STATUS_PA1_VALID_MASK  0x00000002
#define BCHP_XPT_MEMDMA_MCPB_CH11_MISC_INTR_STATUS_PA1_VALID_SHIFT 1
#define BCHP_XPT_MEMDMA_MCPB_CH11_MISC_INTR_STATUS_PA1_VALID_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH11_MISC_INTR_STATUS :: OOS [00:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH11_MISC_INTR_STATUS_OOS_MASK        0x00000001
#define BCHP_XPT_MEMDMA_MCPB_CH11_MISC_INTR_STATUS_OOS_SHIFT       0
#define BCHP_XPT_MEMDMA_MCPB_CH11_MISC_INTR_STATUS_OOS_DEFAULT     0x00000000

/***************************************************************************
 *CH12_MISC_INTR_STATUS - Misc interrupt status field for MCPB channel 12
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: CH12_MISC_INTR_STATUS :: reserved0 [31:16] */
#define BCHP_XPT_MEMDMA_MCPB_CH12_MISC_INTR_STATUS_reserved0_MASK  0xffff0000
#define BCHP_XPT_MEMDMA_MCPB_CH12_MISC_INTR_STATUS_reserved0_SHIFT 16

/* XPT_MEMDMA_MCPB :: CH12_MISC_INTR_STATUS :: PES_NEXT_TS_RANGE_ERR [15:15] */
#define BCHP_XPT_MEMDMA_MCPB_CH12_MISC_INTR_STATUS_PES_NEXT_TS_RANGE_ERR_MASK 0x00008000
#define BCHP_XPT_MEMDMA_MCPB_CH12_MISC_INTR_STATUS_PES_NEXT_TS_RANGE_ERR_SHIFT 15
#define BCHP_XPT_MEMDMA_MCPB_CH12_MISC_INTR_STATUS_PES_NEXT_TS_RANGE_ERR_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH12_MISC_INTR_STATUS :: OUTPUT_BTP_SENT [14:14] */
#define BCHP_XPT_MEMDMA_MCPB_CH12_MISC_INTR_STATUS_OUTPUT_BTP_SENT_MASK 0x00004000
#define BCHP_XPT_MEMDMA_MCPB_CH12_MISC_INTR_STATUS_OUTPUT_BTP_SENT_SHIFT 14
#define BCHP_XPT_MEMDMA_MCPB_CH12_MISC_INTR_STATUS_OUTPUT_BTP_SENT_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH12_MISC_INTR_STATUS :: RETRANSMISSION_DONE [13:13] */
#define BCHP_XPT_MEMDMA_MCPB_CH12_MISC_INTR_STATUS_RETRANSMISSION_DONE_MASK 0x00002000
#define BCHP_XPT_MEMDMA_MCPB_CH12_MISC_INTR_STATUS_RETRANSMISSION_DONE_SHIFT 13
#define BCHP_XPT_MEMDMA_MCPB_CH12_MISC_INTR_STATUS_RETRANSMISSION_DONE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH12_MISC_INTR_STATUS :: DESC_TAGID_MISMATCH [12:12] */
#define BCHP_XPT_MEMDMA_MCPB_CH12_MISC_INTR_STATUS_DESC_TAGID_MISMATCH_MASK 0x00001000
#define BCHP_XPT_MEMDMA_MCPB_CH12_MISC_INTR_STATUS_DESC_TAGID_MISMATCH_SHIFT 12
#define BCHP_XPT_MEMDMA_MCPB_CH12_MISC_INTR_STATUS_DESC_TAGID_MISMATCH_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH12_MISC_INTR_STATUS :: DATA_TAGID_MISMATCH [11:11] */
#define BCHP_XPT_MEMDMA_MCPB_CH12_MISC_INTR_STATUS_DATA_TAGID_MISMATCH_MASK 0x00000800
#define BCHP_XPT_MEMDMA_MCPB_CH12_MISC_INTR_STATUS_DATA_TAGID_MISMATCH_SHIFT 11
#define BCHP_XPT_MEMDMA_MCPB_CH12_MISC_INTR_STATUS_DATA_TAGID_MISMATCH_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH12_MISC_INTR_STATUS :: CRC_COMPARE_ERROR [10:10] */
#define BCHP_XPT_MEMDMA_MCPB_CH12_MISC_INTR_STATUS_CRC_COMPARE_ERROR_MASK 0x00000400
#define BCHP_XPT_MEMDMA_MCPB_CH12_MISC_INTR_STATUS_CRC_COMPARE_ERROR_SHIFT 10
#define BCHP_XPT_MEMDMA_MCPB_CH12_MISC_INTR_STATUS_CRC_COMPARE_ERROR_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH12_MISC_INTR_STATUS :: ASF_LEN_ERROR [09:09] */
#define BCHP_XPT_MEMDMA_MCPB_CH12_MISC_INTR_STATUS_ASF_LEN_ERROR_MASK 0x00000200
#define BCHP_XPT_MEMDMA_MCPB_CH12_MISC_INTR_STATUS_ASF_LEN_ERROR_SHIFT 9
#define BCHP_XPT_MEMDMA_MCPB_CH12_MISC_INTR_STATUS_ASF_LEN_ERROR_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH12_MISC_INTR_STATUS :: ASF_COMPRESSED_DATA_RECEIVED [08:08] */
#define BCHP_XPT_MEMDMA_MCPB_CH12_MISC_INTR_STATUS_ASF_COMPRESSED_DATA_RECEIVED_MASK 0x00000100
#define BCHP_XPT_MEMDMA_MCPB_CH12_MISC_INTR_STATUS_ASF_COMPRESSED_DATA_RECEIVED_SHIFT 8
#define BCHP_XPT_MEMDMA_MCPB_CH12_MISC_INTR_STATUS_ASF_COMPRESSED_DATA_RECEIVED_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH12_MISC_INTR_STATUS :: ASF_PROTOCOL_ERR [07:07] */
#define BCHP_XPT_MEMDMA_MCPB_CH12_MISC_INTR_STATUS_ASF_PROTOCOL_ERR_MASK 0x00000080
#define BCHP_XPT_MEMDMA_MCPB_CH12_MISC_INTR_STATUS_ASF_PROTOCOL_ERR_SHIFT 7
#define BCHP_XPT_MEMDMA_MCPB_CH12_MISC_INTR_STATUS_ASF_PROTOCOL_ERR_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH12_MISC_INTR_STATUS :: ASF_PADDING_LEN_ERR [06:06] */
#define BCHP_XPT_MEMDMA_MCPB_CH12_MISC_INTR_STATUS_ASF_PADDING_LEN_ERR_MASK 0x00000040
#define BCHP_XPT_MEMDMA_MCPB_CH12_MISC_INTR_STATUS_ASF_PADDING_LEN_ERR_SHIFT 6
#define BCHP_XPT_MEMDMA_MCPB_CH12_MISC_INTR_STATUS_ASF_PADDING_LEN_ERR_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH12_MISC_INTR_STATUS :: PAUSE_AT_DESC_READ [05:05] */
#define BCHP_XPT_MEMDMA_MCPB_CH12_MISC_INTR_STATUS_PAUSE_AT_DESC_READ_MASK 0x00000020
#define BCHP_XPT_MEMDMA_MCPB_CH12_MISC_INTR_STATUS_PAUSE_AT_DESC_READ_SHIFT 5
#define BCHP_XPT_MEMDMA_MCPB_CH12_MISC_INTR_STATUS_PAUSE_AT_DESC_READ_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH12_MISC_INTR_STATUS :: PAUSE_AFTER_GROUP_OF_PACKETS [04:04] */
#define BCHP_XPT_MEMDMA_MCPB_CH12_MISC_INTR_STATUS_PAUSE_AFTER_GROUP_OF_PACKETS_MASK 0x00000010
#define BCHP_XPT_MEMDMA_MCPB_CH12_MISC_INTR_STATUS_PAUSE_AFTER_GROUP_OF_PACKETS_SHIFT 4
#define BCHP_XPT_MEMDMA_MCPB_CH12_MISC_INTR_STATUS_PAUSE_AFTER_GROUP_OF_PACKETS_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH12_MISC_INTR_STATUS :: TS_PARITY_ERROR [03:03] */
#define BCHP_XPT_MEMDMA_MCPB_CH12_MISC_INTR_STATUS_TS_PARITY_ERROR_MASK 0x00000008
#define BCHP_XPT_MEMDMA_MCPB_CH12_MISC_INTR_STATUS_TS_PARITY_ERROR_SHIFT 3
#define BCHP_XPT_MEMDMA_MCPB_CH12_MISC_INTR_STATUS_TS_PARITY_ERROR_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH12_MISC_INTR_STATUS :: PA2_VALID [02:02] */
#define BCHP_XPT_MEMDMA_MCPB_CH12_MISC_INTR_STATUS_PA2_VALID_MASK  0x00000004
#define BCHP_XPT_MEMDMA_MCPB_CH12_MISC_INTR_STATUS_PA2_VALID_SHIFT 2
#define BCHP_XPT_MEMDMA_MCPB_CH12_MISC_INTR_STATUS_PA2_VALID_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH12_MISC_INTR_STATUS :: PA1_VALID [01:01] */
#define BCHP_XPT_MEMDMA_MCPB_CH12_MISC_INTR_STATUS_PA1_VALID_MASK  0x00000002
#define BCHP_XPT_MEMDMA_MCPB_CH12_MISC_INTR_STATUS_PA1_VALID_SHIFT 1
#define BCHP_XPT_MEMDMA_MCPB_CH12_MISC_INTR_STATUS_PA1_VALID_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH12_MISC_INTR_STATUS :: OOS [00:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH12_MISC_INTR_STATUS_OOS_MASK        0x00000001
#define BCHP_XPT_MEMDMA_MCPB_CH12_MISC_INTR_STATUS_OOS_SHIFT       0
#define BCHP_XPT_MEMDMA_MCPB_CH12_MISC_INTR_STATUS_OOS_DEFAULT     0x00000000

/***************************************************************************
 *CH13_MISC_INTR_STATUS - Misc interrupt status field for MCPB channel 13
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: CH13_MISC_INTR_STATUS :: reserved0 [31:16] */
#define BCHP_XPT_MEMDMA_MCPB_CH13_MISC_INTR_STATUS_reserved0_MASK  0xffff0000
#define BCHP_XPT_MEMDMA_MCPB_CH13_MISC_INTR_STATUS_reserved0_SHIFT 16

/* XPT_MEMDMA_MCPB :: CH13_MISC_INTR_STATUS :: PES_NEXT_TS_RANGE_ERR [15:15] */
#define BCHP_XPT_MEMDMA_MCPB_CH13_MISC_INTR_STATUS_PES_NEXT_TS_RANGE_ERR_MASK 0x00008000
#define BCHP_XPT_MEMDMA_MCPB_CH13_MISC_INTR_STATUS_PES_NEXT_TS_RANGE_ERR_SHIFT 15
#define BCHP_XPT_MEMDMA_MCPB_CH13_MISC_INTR_STATUS_PES_NEXT_TS_RANGE_ERR_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH13_MISC_INTR_STATUS :: OUTPUT_BTP_SENT [14:14] */
#define BCHP_XPT_MEMDMA_MCPB_CH13_MISC_INTR_STATUS_OUTPUT_BTP_SENT_MASK 0x00004000
#define BCHP_XPT_MEMDMA_MCPB_CH13_MISC_INTR_STATUS_OUTPUT_BTP_SENT_SHIFT 14
#define BCHP_XPT_MEMDMA_MCPB_CH13_MISC_INTR_STATUS_OUTPUT_BTP_SENT_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH13_MISC_INTR_STATUS :: RETRANSMISSION_DONE [13:13] */
#define BCHP_XPT_MEMDMA_MCPB_CH13_MISC_INTR_STATUS_RETRANSMISSION_DONE_MASK 0x00002000
#define BCHP_XPT_MEMDMA_MCPB_CH13_MISC_INTR_STATUS_RETRANSMISSION_DONE_SHIFT 13
#define BCHP_XPT_MEMDMA_MCPB_CH13_MISC_INTR_STATUS_RETRANSMISSION_DONE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH13_MISC_INTR_STATUS :: DESC_TAGID_MISMATCH [12:12] */
#define BCHP_XPT_MEMDMA_MCPB_CH13_MISC_INTR_STATUS_DESC_TAGID_MISMATCH_MASK 0x00001000
#define BCHP_XPT_MEMDMA_MCPB_CH13_MISC_INTR_STATUS_DESC_TAGID_MISMATCH_SHIFT 12
#define BCHP_XPT_MEMDMA_MCPB_CH13_MISC_INTR_STATUS_DESC_TAGID_MISMATCH_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH13_MISC_INTR_STATUS :: DATA_TAGID_MISMATCH [11:11] */
#define BCHP_XPT_MEMDMA_MCPB_CH13_MISC_INTR_STATUS_DATA_TAGID_MISMATCH_MASK 0x00000800
#define BCHP_XPT_MEMDMA_MCPB_CH13_MISC_INTR_STATUS_DATA_TAGID_MISMATCH_SHIFT 11
#define BCHP_XPT_MEMDMA_MCPB_CH13_MISC_INTR_STATUS_DATA_TAGID_MISMATCH_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH13_MISC_INTR_STATUS :: CRC_COMPARE_ERROR [10:10] */
#define BCHP_XPT_MEMDMA_MCPB_CH13_MISC_INTR_STATUS_CRC_COMPARE_ERROR_MASK 0x00000400
#define BCHP_XPT_MEMDMA_MCPB_CH13_MISC_INTR_STATUS_CRC_COMPARE_ERROR_SHIFT 10
#define BCHP_XPT_MEMDMA_MCPB_CH13_MISC_INTR_STATUS_CRC_COMPARE_ERROR_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH13_MISC_INTR_STATUS :: ASF_LEN_ERROR [09:09] */
#define BCHP_XPT_MEMDMA_MCPB_CH13_MISC_INTR_STATUS_ASF_LEN_ERROR_MASK 0x00000200
#define BCHP_XPT_MEMDMA_MCPB_CH13_MISC_INTR_STATUS_ASF_LEN_ERROR_SHIFT 9
#define BCHP_XPT_MEMDMA_MCPB_CH13_MISC_INTR_STATUS_ASF_LEN_ERROR_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH13_MISC_INTR_STATUS :: ASF_COMPRESSED_DATA_RECEIVED [08:08] */
#define BCHP_XPT_MEMDMA_MCPB_CH13_MISC_INTR_STATUS_ASF_COMPRESSED_DATA_RECEIVED_MASK 0x00000100
#define BCHP_XPT_MEMDMA_MCPB_CH13_MISC_INTR_STATUS_ASF_COMPRESSED_DATA_RECEIVED_SHIFT 8
#define BCHP_XPT_MEMDMA_MCPB_CH13_MISC_INTR_STATUS_ASF_COMPRESSED_DATA_RECEIVED_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH13_MISC_INTR_STATUS :: ASF_PROTOCOL_ERR [07:07] */
#define BCHP_XPT_MEMDMA_MCPB_CH13_MISC_INTR_STATUS_ASF_PROTOCOL_ERR_MASK 0x00000080
#define BCHP_XPT_MEMDMA_MCPB_CH13_MISC_INTR_STATUS_ASF_PROTOCOL_ERR_SHIFT 7
#define BCHP_XPT_MEMDMA_MCPB_CH13_MISC_INTR_STATUS_ASF_PROTOCOL_ERR_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH13_MISC_INTR_STATUS :: ASF_PADDING_LEN_ERR [06:06] */
#define BCHP_XPT_MEMDMA_MCPB_CH13_MISC_INTR_STATUS_ASF_PADDING_LEN_ERR_MASK 0x00000040
#define BCHP_XPT_MEMDMA_MCPB_CH13_MISC_INTR_STATUS_ASF_PADDING_LEN_ERR_SHIFT 6
#define BCHP_XPT_MEMDMA_MCPB_CH13_MISC_INTR_STATUS_ASF_PADDING_LEN_ERR_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH13_MISC_INTR_STATUS :: PAUSE_AT_DESC_READ [05:05] */
#define BCHP_XPT_MEMDMA_MCPB_CH13_MISC_INTR_STATUS_PAUSE_AT_DESC_READ_MASK 0x00000020
#define BCHP_XPT_MEMDMA_MCPB_CH13_MISC_INTR_STATUS_PAUSE_AT_DESC_READ_SHIFT 5
#define BCHP_XPT_MEMDMA_MCPB_CH13_MISC_INTR_STATUS_PAUSE_AT_DESC_READ_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH13_MISC_INTR_STATUS :: PAUSE_AFTER_GROUP_OF_PACKETS [04:04] */
#define BCHP_XPT_MEMDMA_MCPB_CH13_MISC_INTR_STATUS_PAUSE_AFTER_GROUP_OF_PACKETS_MASK 0x00000010
#define BCHP_XPT_MEMDMA_MCPB_CH13_MISC_INTR_STATUS_PAUSE_AFTER_GROUP_OF_PACKETS_SHIFT 4
#define BCHP_XPT_MEMDMA_MCPB_CH13_MISC_INTR_STATUS_PAUSE_AFTER_GROUP_OF_PACKETS_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH13_MISC_INTR_STATUS :: TS_PARITY_ERROR [03:03] */
#define BCHP_XPT_MEMDMA_MCPB_CH13_MISC_INTR_STATUS_TS_PARITY_ERROR_MASK 0x00000008
#define BCHP_XPT_MEMDMA_MCPB_CH13_MISC_INTR_STATUS_TS_PARITY_ERROR_SHIFT 3
#define BCHP_XPT_MEMDMA_MCPB_CH13_MISC_INTR_STATUS_TS_PARITY_ERROR_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH13_MISC_INTR_STATUS :: PA2_VALID [02:02] */
#define BCHP_XPT_MEMDMA_MCPB_CH13_MISC_INTR_STATUS_PA2_VALID_MASK  0x00000004
#define BCHP_XPT_MEMDMA_MCPB_CH13_MISC_INTR_STATUS_PA2_VALID_SHIFT 2
#define BCHP_XPT_MEMDMA_MCPB_CH13_MISC_INTR_STATUS_PA2_VALID_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH13_MISC_INTR_STATUS :: PA1_VALID [01:01] */
#define BCHP_XPT_MEMDMA_MCPB_CH13_MISC_INTR_STATUS_PA1_VALID_MASK  0x00000002
#define BCHP_XPT_MEMDMA_MCPB_CH13_MISC_INTR_STATUS_PA1_VALID_SHIFT 1
#define BCHP_XPT_MEMDMA_MCPB_CH13_MISC_INTR_STATUS_PA1_VALID_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH13_MISC_INTR_STATUS :: OOS [00:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH13_MISC_INTR_STATUS_OOS_MASK        0x00000001
#define BCHP_XPT_MEMDMA_MCPB_CH13_MISC_INTR_STATUS_OOS_SHIFT       0
#define BCHP_XPT_MEMDMA_MCPB_CH13_MISC_INTR_STATUS_OOS_DEFAULT     0x00000000

/***************************************************************************
 *CH14_MISC_INTR_STATUS - Misc interrupt status field for MCPB channel 14
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: CH14_MISC_INTR_STATUS :: reserved0 [31:16] */
#define BCHP_XPT_MEMDMA_MCPB_CH14_MISC_INTR_STATUS_reserved0_MASK  0xffff0000
#define BCHP_XPT_MEMDMA_MCPB_CH14_MISC_INTR_STATUS_reserved0_SHIFT 16

/* XPT_MEMDMA_MCPB :: CH14_MISC_INTR_STATUS :: PES_NEXT_TS_RANGE_ERR [15:15] */
#define BCHP_XPT_MEMDMA_MCPB_CH14_MISC_INTR_STATUS_PES_NEXT_TS_RANGE_ERR_MASK 0x00008000
#define BCHP_XPT_MEMDMA_MCPB_CH14_MISC_INTR_STATUS_PES_NEXT_TS_RANGE_ERR_SHIFT 15
#define BCHP_XPT_MEMDMA_MCPB_CH14_MISC_INTR_STATUS_PES_NEXT_TS_RANGE_ERR_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH14_MISC_INTR_STATUS :: OUTPUT_BTP_SENT [14:14] */
#define BCHP_XPT_MEMDMA_MCPB_CH14_MISC_INTR_STATUS_OUTPUT_BTP_SENT_MASK 0x00004000
#define BCHP_XPT_MEMDMA_MCPB_CH14_MISC_INTR_STATUS_OUTPUT_BTP_SENT_SHIFT 14
#define BCHP_XPT_MEMDMA_MCPB_CH14_MISC_INTR_STATUS_OUTPUT_BTP_SENT_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH14_MISC_INTR_STATUS :: RETRANSMISSION_DONE [13:13] */
#define BCHP_XPT_MEMDMA_MCPB_CH14_MISC_INTR_STATUS_RETRANSMISSION_DONE_MASK 0x00002000
#define BCHP_XPT_MEMDMA_MCPB_CH14_MISC_INTR_STATUS_RETRANSMISSION_DONE_SHIFT 13
#define BCHP_XPT_MEMDMA_MCPB_CH14_MISC_INTR_STATUS_RETRANSMISSION_DONE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH14_MISC_INTR_STATUS :: DESC_TAGID_MISMATCH [12:12] */
#define BCHP_XPT_MEMDMA_MCPB_CH14_MISC_INTR_STATUS_DESC_TAGID_MISMATCH_MASK 0x00001000
#define BCHP_XPT_MEMDMA_MCPB_CH14_MISC_INTR_STATUS_DESC_TAGID_MISMATCH_SHIFT 12
#define BCHP_XPT_MEMDMA_MCPB_CH14_MISC_INTR_STATUS_DESC_TAGID_MISMATCH_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH14_MISC_INTR_STATUS :: DATA_TAGID_MISMATCH [11:11] */
#define BCHP_XPT_MEMDMA_MCPB_CH14_MISC_INTR_STATUS_DATA_TAGID_MISMATCH_MASK 0x00000800
#define BCHP_XPT_MEMDMA_MCPB_CH14_MISC_INTR_STATUS_DATA_TAGID_MISMATCH_SHIFT 11
#define BCHP_XPT_MEMDMA_MCPB_CH14_MISC_INTR_STATUS_DATA_TAGID_MISMATCH_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH14_MISC_INTR_STATUS :: CRC_COMPARE_ERROR [10:10] */
#define BCHP_XPT_MEMDMA_MCPB_CH14_MISC_INTR_STATUS_CRC_COMPARE_ERROR_MASK 0x00000400
#define BCHP_XPT_MEMDMA_MCPB_CH14_MISC_INTR_STATUS_CRC_COMPARE_ERROR_SHIFT 10
#define BCHP_XPT_MEMDMA_MCPB_CH14_MISC_INTR_STATUS_CRC_COMPARE_ERROR_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH14_MISC_INTR_STATUS :: ASF_LEN_ERROR [09:09] */
#define BCHP_XPT_MEMDMA_MCPB_CH14_MISC_INTR_STATUS_ASF_LEN_ERROR_MASK 0x00000200
#define BCHP_XPT_MEMDMA_MCPB_CH14_MISC_INTR_STATUS_ASF_LEN_ERROR_SHIFT 9
#define BCHP_XPT_MEMDMA_MCPB_CH14_MISC_INTR_STATUS_ASF_LEN_ERROR_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH14_MISC_INTR_STATUS :: ASF_COMPRESSED_DATA_RECEIVED [08:08] */
#define BCHP_XPT_MEMDMA_MCPB_CH14_MISC_INTR_STATUS_ASF_COMPRESSED_DATA_RECEIVED_MASK 0x00000100
#define BCHP_XPT_MEMDMA_MCPB_CH14_MISC_INTR_STATUS_ASF_COMPRESSED_DATA_RECEIVED_SHIFT 8
#define BCHP_XPT_MEMDMA_MCPB_CH14_MISC_INTR_STATUS_ASF_COMPRESSED_DATA_RECEIVED_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH14_MISC_INTR_STATUS :: ASF_PROTOCOL_ERR [07:07] */
#define BCHP_XPT_MEMDMA_MCPB_CH14_MISC_INTR_STATUS_ASF_PROTOCOL_ERR_MASK 0x00000080
#define BCHP_XPT_MEMDMA_MCPB_CH14_MISC_INTR_STATUS_ASF_PROTOCOL_ERR_SHIFT 7
#define BCHP_XPT_MEMDMA_MCPB_CH14_MISC_INTR_STATUS_ASF_PROTOCOL_ERR_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH14_MISC_INTR_STATUS :: ASF_PADDING_LEN_ERR [06:06] */
#define BCHP_XPT_MEMDMA_MCPB_CH14_MISC_INTR_STATUS_ASF_PADDING_LEN_ERR_MASK 0x00000040
#define BCHP_XPT_MEMDMA_MCPB_CH14_MISC_INTR_STATUS_ASF_PADDING_LEN_ERR_SHIFT 6
#define BCHP_XPT_MEMDMA_MCPB_CH14_MISC_INTR_STATUS_ASF_PADDING_LEN_ERR_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH14_MISC_INTR_STATUS :: PAUSE_AT_DESC_READ [05:05] */
#define BCHP_XPT_MEMDMA_MCPB_CH14_MISC_INTR_STATUS_PAUSE_AT_DESC_READ_MASK 0x00000020
#define BCHP_XPT_MEMDMA_MCPB_CH14_MISC_INTR_STATUS_PAUSE_AT_DESC_READ_SHIFT 5
#define BCHP_XPT_MEMDMA_MCPB_CH14_MISC_INTR_STATUS_PAUSE_AT_DESC_READ_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH14_MISC_INTR_STATUS :: PAUSE_AFTER_GROUP_OF_PACKETS [04:04] */
#define BCHP_XPT_MEMDMA_MCPB_CH14_MISC_INTR_STATUS_PAUSE_AFTER_GROUP_OF_PACKETS_MASK 0x00000010
#define BCHP_XPT_MEMDMA_MCPB_CH14_MISC_INTR_STATUS_PAUSE_AFTER_GROUP_OF_PACKETS_SHIFT 4
#define BCHP_XPT_MEMDMA_MCPB_CH14_MISC_INTR_STATUS_PAUSE_AFTER_GROUP_OF_PACKETS_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH14_MISC_INTR_STATUS :: TS_PARITY_ERROR [03:03] */
#define BCHP_XPT_MEMDMA_MCPB_CH14_MISC_INTR_STATUS_TS_PARITY_ERROR_MASK 0x00000008
#define BCHP_XPT_MEMDMA_MCPB_CH14_MISC_INTR_STATUS_TS_PARITY_ERROR_SHIFT 3
#define BCHP_XPT_MEMDMA_MCPB_CH14_MISC_INTR_STATUS_TS_PARITY_ERROR_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH14_MISC_INTR_STATUS :: PA2_VALID [02:02] */
#define BCHP_XPT_MEMDMA_MCPB_CH14_MISC_INTR_STATUS_PA2_VALID_MASK  0x00000004
#define BCHP_XPT_MEMDMA_MCPB_CH14_MISC_INTR_STATUS_PA2_VALID_SHIFT 2
#define BCHP_XPT_MEMDMA_MCPB_CH14_MISC_INTR_STATUS_PA2_VALID_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH14_MISC_INTR_STATUS :: PA1_VALID [01:01] */
#define BCHP_XPT_MEMDMA_MCPB_CH14_MISC_INTR_STATUS_PA1_VALID_MASK  0x00000002
#define BCHP_XPT_MEMDMA_MCPB_CH14_MISC_INTR_STATUS_PA1_VALID_SHIFT 1
#define BCHP_XPT_MEMDMA_MCPB_CH14_MISC_INTR_STATUS_PA1_VALID_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH14_MISC_INTR_STATUS :: OOS [00:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH14_MISC_INTR_STATUS_OOS_MASK        0x00000001
#define BCHP_XPT_MEMDMA_MCPB_CH14_MISC_INTR_STATUS_OOS_SHIFT       0
#define BCHP_XPT_MEMDMA_MCPB_CH14_MISC_INTR_STATUS_OOS_DEFAULT     0x00000000

/***************************************************************************
 *CH15_MISC_INTR_STATUS - Misc interrupt status field for MCPB channel 15
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: CH15_MISC_INTR_STATUS :: reserved0 [31:16] */
#define BCHP_XPT_MEMDMA_MCPB_CH15_MISC_INTR_STATUS_reserved0_MASK  0xffff0000
#define BCHP_XPT_MEMDMA_MCPB_CH15_MISC_INTR_STATUS_reserved0_SHIFT 16

/* XPT_MEMDMA_MCPB :: CH15_MISC_INTR_STATUS :: PES_NEXT_TS_RANGE_ERR [15:15] */
#define BCHP_XPT_MEMDMA_MCPB_CH15_MISC_INTR_STATUS_PES_NEXT_TS_RANGE_ERR_MASK 0x00008000
#define BCHP_XPT_MEMDMA_MCPB_CH15_MISC_INTR_STATUS_PES_NEXT_TS_RANGE_ERR_SHIFT 15
#define BCHP_XPT_MEMDMA_MCPB_CH15_MISC_INTR_STATUS_PES_NEXT_TS_RANGE_ERR_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH15_MISC_INTR_STATUS :: OUTPUT_BTP_SENT [14:14] */
#define BCHP_XPT_MEMDMA_MCPB_CH15_MISC_INTR_STATUS_OUTPUT_BTP_SENT_MASK 0x00004000
#define BCHP_XPT_MEMDMA_MCPB_CH15_MISC_INTR_STATUS_OUTPUT_BTP_SENT_SHIFT 14
#define BCHP_XPT_MEMDMA_MCPB_CH15_MISC_INTR_STATUS_OUTPUT_BTP_SENT_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH15_MISC_INTR_STATUS :: RETRANSMISSION_DONE [13:13] */
#define BCHP_XPT_MEMDMA_MCPB_CH15_MISC_INTR_STATUS_RETRANSMISSION_DONE_MASK 0x00002000
#define BCHP_XPT_MEMDMA_MCPB_CH15_MISC_INTR_STATUS_RETRANSMISSION_DONE_SHIFT 13
#define BCHP_XPT_MEMDMA_MCPB_CH15_MISC_INTR_STATUS_RETRANSMISSION_DONE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH15_MISC_INTR_STATUS :: DESC_TAGID_MISMATCH [12:12] */
#define BCHP_XPT_MEMDMA_MCPB_CH15_MISC_INTR_STATUS_DESC_TAGID_MISMATCH_MASK 0x00001000
#define BCHP_XPT_MEMDMA_MCPB_CH15_MISC_INTR_STATUS_DESC_TAGID_MISMATCH_SHIFT 12
#define BCHP_XPT_MEMDMA_MCPB_CH15_MISC_INTR_STATUS_DESC_TAGID_MISMATCH_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH15_MISC_INTR_STATUS :: DATA_TAGID_MISMATCH [11:11] */
#define BCHP_XPT_MEMDMA_MCPB_CH15_MISC_INTR_STATUS_DATA_TAGID_MISMATCH_MASK 0x00000800
#define BCHP_XPT_MEMDMA_MCPB_CH15_MISC_INTR_STATUS_DATA_TAGID_MISMATCH_SHIFT 11
#define BCHP_XPT_MEMDMA_MCPB_CH15_MISC_INTR_STATUS_DATA_TAGID_MISMATCH_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH15_MISC_INTR_STATUS :: CRC_COMPARE_ERROR [10:10] */
#define BCHP_XPT_MEMDMA_MCPB_CH15_MISC_INTR_STATUS_CRC_COMPARE_ERROR_MASK 0x00000400
#define BCHP_XPT_MEMDMA_MCPB_CH15_MISC_INTR_STATUS_CRC_COMPARE_ERROR_SHIFT 10
#define BCHP_XPT_MEMDMA_MCPB_CH15_MISC_INTR_STATUS_CRC_COMPARE_ERROR_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH15_MISC_INTR_STATUS :: ASF_LEN_ERROR [09:09] */
#define BCHP_XPT_MEMDMA_MCPB_CH15_MISC_INTR_STATUS_ASF_LEN_ERROR_MASK 0x00000200
#define BCHP_XPT_MEMDMA_MCPB_CH15_MISC_INTR_STATUS_ASF_LEN_ERROR_SHIFT 9
#define BCHP_XPT_MEMDMA_MCPB_CH15_MISC_INTR_STATUS_ASF_LEN_ERROR_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH15_MISC_INTR_STATUS :: ASF_COMPRESSED_DATA_RECEIVED [08:08] */
#define BCHP_XPT_MEMDMA_MCPB_CH15_MISC_INTR_STATUS_ASF_COMPRESSED_DATA_RECEIVED_MASK 0x00000100
#define BCHP_XPT_MEMDMA_MCPB_CH15_MISC_INTR_STATUS_ASF_COMPRESSED_DATA_RECEIVED_SHIFT 8
#define BCHP_XPT_MEMDMA_MCPB_CH15_MISC_INTR_STATUS_ASF_COMPRESSED_DATA_RECEIVED_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH15_MISC_INTR_STATUS :: ASF_PROTOCOL_ERR [07:07] */
#define BCHP_XPT_MEMDMA_MCPB_CH15_MISC_INTR_STATUS_ASF_PROTOCOL_ERR_MASK 0x00000080
#define BCHP_XPT_MEMDMA_MCPB_CH15_MISC_INTR_STATUS_ASF_PROTOCOL_ERR_SHIFT 7
#define BCHP_XPT_MEMDMA_MCPB_CH15_MISC_INTR_STATUS_ASF_PROTOCOL_ERR_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH15_MISC_INTR_STATUS :: ASF_PADDING_LEN_ERR [06:06] */
#define BCHP_XPT_MEMDMA_MCPB_CH15_MISC_INTR_STATUS_ASF_PADDING_LEN_ERR_MASK 0x00000040
#define BCHP_XPT_MEMDMA_MCPB_CH15_MISC_INTR_STATUS_ASF_PADDING_LEN_ERR_SHIFT 6
#define BCHP_XPT_MEMDMA_MCPB_CH15_MISC_INTR_STATUS_ASF_PADDING_LEN_ERR_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH15_MISC_INTR_STATUS :: PAUSE_AT_DESC_READ [05:05] */
#define BCHP_XPT_MEMDMA_MCPB_CH15_MISC_INTR_STATUS_PAUSE_AT_DESC_READ_MASK 0x00000020
#define BCHP_XPT_MEMDMA_MCPB_CH15_MISC_INTR_STATUS_PAUSE_AT_DESC_READ_SHIFT 5
#define BCHP_XPT_MEMDMA_MCPB_CH15_MISC_INTR_STATUS_PAUSE_AT_DESC_READ_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH15_MISC_INTR_STATUS :: PAUSE_AFTER_GROUP_OF_PACKETS [04:04] */
#define BCHP_XPT_MEMDMA_MCPB_CH15_MISC_INTR_STATUS_PAUSE_AFTER_GROUP_OF_PACKETS_MASK 0x00000010
#define BCHP_XPT_MEMDMA_MCPB_CH15_MISC_INTR_STATUS_PAUSE_AFTER_GROUP_OF_PACKETS_SHIFT 4
#define BCHP_XPT_MEMDMA_MCPB_CH15_MISC_INTR_STATUS_PAUSE_AFTER_GROUP_OF_PACKETS_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH15_MISC_INTR_STATUS :: TS_PARITY_ERROR [03:03] */
#define BCHP_XPT_MEMDMA_MCPB_CH15_MISC_INTR_STATUS_TS_PARITY_ERROR_MASK 0x00000008
#define BCHP_XPT_MEMDMA_MCPB_CH15_MISC_INTR_STATUS_TS_PARITY_ERROR_SHIFT 3
#define BCHP_XPT_MEMDMA_MCPB_CH15_MISC_INTR_STATUS_TS_PARITY_ERROR_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH15_MISC_INTR_STATUS :: PA2_VALID [02:02] */
#define BCHP_XPT_MEMDMA_MCPB_CH15_MISC_INTR_STATUS_PA2_VALID_MASK  0x00000004
#define BCHP_XPT_MEMDMA_MCPB_CH15_MISC_INTR_STATUS_PA2_VALID_SHIFT 2
#define BCHP_XPT_MEMDMA_MCPB_CH15_MISC_INTR_STATUS_PA2_VALID_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH15_MISC_INTR_STATUS :: PA1_VALID [01:01] */
#define BCHP_XPT_MEMDMA_MCPB_CH15_MISC_INTR_STATUS_PA1_VALID_MASK  0x00000002
#define BCHP_XPT_MEMDMA_MCPB_CH15_MISC_INTR_STATUS_PA1_VALID_SHIFT 1
#define BCHP_XPT_MEMDMA_MCPB_CH15_MISC_INTR_STATUS_PA1_VALID_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH15_MISC_INTR_STATUS :: OOS [00:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH15_MISC_INTR_STATUS_OOS_MASK        0x00000001
#define BCHP_XPT_MEMDMA_MCPB_CH15_MISC_INTR_STATUS_OOS_SHIFT       0
#define BCHP_XPT_MEMDMA_MCPB_CH15_MISC_INTR_STATUS_OOS_DEFAULT     0x00000000

/***************************************************************************
 *CH16_MISC_INTR_STATUS - Misc interrupt status field for MCPB channel 16
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: CH16_MISC_INTR_STATUS :: reserved0 [31:16] */
#define BCHP_XPT_MEMDMA_MCPB_CH16_MISC_INTR_STATUS_reserved0_MASK  0xffff0000
#define BCHP_XPT_MEMDMA_MCPB_CH16_MISC_INTR_STATUS_reserved0_SHIFT 16

/* XPT_MEMDMA_MCPB :: CH16_MISC_INTR_STATUS :: PES_NEXT_TS_RANGE_ERR [15:15] */
#define BCHP_XPT_MEMDMA_MCPB_CH16_MISC_INTR_STATUS_PES_NEXT_TS_RANGE_ERR_MASK 0x00008000
#define BCHP_XPT_MEMDMA_MCPB_CH16_MISC_INTR_STATUS_PES_NEXT_TS_RANGE_ERR_SHIFT 15
#define BCHP_XPT_MEMDMA_MCPB_CH16_MISC_INTR_STATUS_PES_NEXT_TS_RANGE_ERR_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH16_MISC_INTR_STATUS :: OUTPUT_BTP_SENT [14:14] */
#define BCHP_XPT_MEMDMA_MCPB_CH16_MISC_INTR_STATUS_OUTPUT_BTP_SENT_MASK 0x00004000
#define BCHP_XPT_MEMDMA_MCPB_CH16_MISC_INTR_STATUS_OUTPUT_BTP_SENT_SHIFT 14
#define BCHP_XPT_MEMDMA_MCPB_CH16_MISC_INTR_STATUS_OUTPUT_BTP_SENT_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH16_MISC_INTR_STATUS :: RETRANSMISSION_DONE [13:13] */
#define BCHP_XPT_MEMDMA_MCPB_CH16_MISC_INTR_STATUS_RETRANSMISSION_DONE_MASK 0x00002000
#define BCHP_XPT_MEMDMA_MCPB_CH16_MISC_INTR_STATUS_RETRANSMISSION_DONE_SHIFT 13
#define BCHP_XPT_MEMDMA_MCPB_CH16_MISC_INTR_STATUS_RETRANSMISSION_DONE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH16_MISC_INTR_STATUS :: DESC_TAGID_MISMATCH [12:12] */
#define BCHP_XPT_MEMDMA_MCPB_CH16_MISC_INTR_STATUS_DESC_TAGID_MISMATCH_MASK 0x00001000
#define BCHP_XPT_MEMDMA_MCPB_CH16_MISC_INTR_STATUS_DESC_TAGID_MISMATCH_SHIFT 12
#define BCHP_XPT_MEMDMA_MCPB_CH16_MISC_INTR_STATUS_DESC_TAGID_MISMATCH_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH16_MISC_INTR_STATUS :: DATA_TAGID_MISMATCH [11:11] */
#define BCHP_XPT_MEMDMA_MCPB_CH16_MISC_INTR_STATUS_DATA_TAGID_MISMATCH_MASK 0x00000800
#define BCHP_XPT_MEMDMA_MCPB_CH16_MISC_INTR_STATUS_DATA_TAGID_MISMATCH_SHIFT 11
#define BCHP_XPT_MEMDMA_MCPB_CH16_MISC_INTR_STATUS_DATA_TAGID_MISMATCH_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH16_MISC_INTR_STATUS :: CRC_COMPARE_ERROR [10:10] */
#define BCHP_XPT_MEMDMA_MCPB_CH16_MISC_INTR_STATUS_CRC_COMPARE_ERROR_MASK 0x00000400
#define BCHP_XPT_MEMDMA_MCPB_CH16_MISC_INTR_STATUS_CRC_COMPARE_ERROR_SHIFT 10
#define BCHP_XPT_MEMDMA_MCPB_CH16_MISC_INTR_STATUS_CRC_COMPARE_ERROR_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH16_MISC_INTR_STATUS :: ASF_LEN_ERROR [09:09] */
#define BCHP_XPT_MEMDMA_MCPB_CH16_MISC_INTR_STATUS_ASF_LEN_ERROR_MASK 0x00000200
#define BCHP_XPT_MEMDMA_MCPB_CH16_MISC_INTR_STATUS_ASF_LEN_ERROR_SHIFT 9
#define BCHP_XPT_MEMDMA_MCPB_CH16_MISC_INTR_STATUS_ASF_LEN_ERROR_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH16_MISC_INTR_STATUS :: ASF_COMPRESSED_DATA_RECEIVED [08:08] */
#define BCHP_XPT_MEMDMA_MCPB_CH16_MISC_INTR_STATUS_ASF_COMPRESSED_DATA_RECEIVED_MASK 0x00000100
#define BCHP_XPT_MEMDMA_MCPB_CH16_MISC_INTR_STATUS_ASF_COMPRESSED_DATA_RECEIVED_SHIFT 8
#define BCHP_XPT_MEMDMA_MCPB_CH16_MISC_INTR_STATUS_ASF_COMPRESSED_DATA_RECEIVED_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH16_MISC_INTR_STATUS :: ASF_PROTOCOL_ERR [07:07] */
#define BCHP_XPT_MEMDMA_MCPB_CH16_MISC_INTR_STATUS_ASF_PROTOCOL_ERR_MASK 0x00000080
#define BCHP_XPT_MEMDMA_MCPB_CH16_MISC_INTR_STATUS_ASF_PROTOCOL_ERR_SHIFT 7
#define BCHP_XPT_MEMDMA_MCPB_CH16_MISC_INTR_STATUS_ASF_PROTOCOL_ERR_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH16_MISC_INTR_STATUS :: ASF_PADDING_LEN_ERR [06:06] */
#define BCHP_XPT_MEMDMA_MCPB_CH16_MISC_INTR_STATUS_ASF_PADDING_LEN_ERR_MASK 0x00000040
#define BCHP_XPT_MEMDMA_MCPB_CH16_MISC_INTR_STATUS_ASF_PADDING_LEN_ERR_SHIFT 6
#define BCHP_XPT_MEMDMA_MCPB_CH16_MISC_INTR_STATUS_ASF_PADDING_LEN_ERR_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH16_MISC_INTR_STATUS :: PAUSE_AT_DESC_READ [05:05] */
#define BCHP_XPT_MEMDMA_MCPB_CH16_MISC_INTR_STATUS_PAUSE_AT_DESC_READ_MASK 0x00000020
#define BCHP_XPT_MEMDMA_MCPB_CH16_MISC_INTR_STATUS_PAUSE_AT_DESC_READ_SHIFT 5
#define BCHP_XPT_MEMDMA_MCPB_CH16_MISC_INTR_STATUS_PAUSE_AT_DESC_READ_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH16_MISC_INTR_STATUS :: PAUSE_AFTER_GROUP_OF_PACKETS [04:04] */
#define BCHP_XPT_MEMDMA_MCPB_CH16_MISC_INTR_STATUS_PAUSE_AFTER_GROUP_OF_PACKETS_MASK 0x00000010
#define BCHP_XPT_MEMDMA_MCPB_CH16_MISC_INTR_STATUS_PAUSE_AFTER_GROUP_OF_PACKETS_SHIFT 4
#define BCHP_XPT_MEMDMA_MCPB_CH16_MISC_INTR_STATUS_PAUSE_AFTER_GROUP_OF_PACKETS_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH16_MISC_INTR_STATUS :: TS_PARITY_ERROR [03:03] */
#define BCHP_XPT_MEMDMA_MCPB_CH16_MISC_INTR_STATUS_TS_PARITY_ERROR_MASK 0x00000008
#define BCHP_XPT_MEMDMA_MCPB_CH16_MISC_INTR_STATUS_TS_PARITY_ERROR_SHIFT 3
#define BCHP_XPT_MEMDMA_MCPB_CH16_MISC_INTR_STATUS_TS_PARITY_ERROR_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH16_MISC_INTR_STATUS :: PA2_VALID [02:02] */
#define BCHP_XPT_MEMDMA_MCPB_CH16_MISC_INTR_STATUS_PA2_VALID_MASK  0x00000004
#define BCHP_XPT_MEMDMA_MCPB_CH16_MISC_INTR_STATUS_PA2_VALID_SHIFT 2
#define BCHP_XPT_MEMDMA_MCPB_CH16_MISC_INTR_STATUS_PA2_VALID_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH16_MISC_INTR_STATUS :: PA1_VALID [01:01] */
#define BCHP_XPT_MEMDMA_MCPB_CH16_MISC_INTR_STATUS_PA1_VALID_MASK  0x00000002
#define BCHP_XPT_MEMDMA_MCPB_CH16_MISC_INTR_STATUS_PA1_VALID_SHIFT 1
#define BCHP_XPT_MEMDMA_MCPB_CH16_MISC_INTR_STATUS_PA1_VALID_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH16_MISC_INTR_STATUS :: OOS [00:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH16_MISC_INTR_STATUS_OOS_MASK        0x00000001
#define BCHP_XPT_MEMDMA_MCPB_CH16_MISC_INTR_STATUS_OOS_SHIFT       0
#define BCHP_XPT_MEMDMA_MCPB_CH16_MISC_INTR_STATUS_OOS_DEFAULT     0x00000000

/***************************************************************************
 *CH17_MISC_INTR_STATUS - Misc interrupt status field for MCPB channel 17
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: CH17_MISC_INTR_STATUS :: reserved0 [31:16] */
#define BCHP_XPT_MEMDMA_MCPB_CH17_MISC_INTR_STATUS_reserved0_MASK  0xffff0000
#define BCHP_XPT_MEMDMA_MCPB_CH17_MISC_INTR_STATUS_reserved0_SHIFT 16

/* XPT_MEMDMA_MCPB :: CH17_MISC_INTR_STATUS :: PES_NEXT_TS_RANGE_ERR [15:15] */
#define BCHP_XPT_MEMDMA_MCPB_CH17_MISC_INTR_STATUS_PES_NEXT_TS_RANGE_ERR_MASK 0x00008000
#define BCHP_XPT_MEMDMA_MCPB_CH17_MISC_INTR_STATUS_PES_NEXT_TS_RANGE_ERR_SHIFT 15
#define BCHP_XPT_MEMDMA_MCPB_CH17_MISC_INTR_STATUS_PES_NEXT_TS_RANGE_ERR_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH17_MISC_INTR_STATUS :: OUTPUT_BTP_SENT [14:14] */
#define BCHP_XPT_MEMDMA_MCPB_CH17_MISC_INTR_STATUS_OUTPUT_BTP_SENT_MASK 0x00004000
#define BCHP_XPT_MEMDMA_MCPB_CH17_MISC_INTR_STATUS_OUTPUT_BTP_SENT_SHIFT 14
#define BCHP_XPT_MEMDMA_MCPB_CH17_MISC_INTR_STATUS_OUTPUT_BTP_SENT_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH17_MISC_INTR_STATUS :: RETRANSMISSION_DONE [13:13] */
#define BCHP_XPT_MEMDMA_MCPB_CH17_MISC_INTR_STATUS_RETRANSMISSION_DONE_MASK 0x00002000
#define BCHP_XPT_MEMDMA_MCPB_CH17_MISC_INTR_STATUS_RETRANSMISSION_DONE_SHIFT 13
#define BCHP_XPT_MEMDMA_MCPB_CH17_MISC_INTR_STATUS_RETRANSMISSION_DONE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH17_MISC_INTR_STATUS :: DESC_TAGID_MISMATCH [12:12] */
#define BCHP_XPT_MEMDMA_MCPB_CH17_MISC_INTR_STATUS_DESC_TAGID_MISMATCH_MASK 0x00001000
#define BCHP_XPT_MEMDMA_MCPB_CH17_MISC_INTR_STATUS_DESC_TAGID_MISMATCH_SHIFT 12
#define BCHP_XPT_MEMDMA_MCPB_CH17_MISC_INTR_STATUS_DESC_TAGID_MISMATCH_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH17_MISC_INTR_STATUS :: DATA_TAGID_MISMATCH [11:11] */
#define BCHP_XPT_MEMDMA_MCPB_CH17_MISC_INTR_STATUS_DATA_TAGID_MISMATCH_MASK 0x00000800
#define BCHP_XPT_MEMDMA_MCPB_CH17_MISC_INTR_STATUS_DATA_TAGID_MISMATCH_SHIFT 11
#define BCHP_XPT_MEMDMA_MCPB_CH17_MISC_INTR_STATUS_DATA_TAGID_MISMATCH_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH17_MISC_INTR_STATUS :: CRC_COMPARE_ERROR [10:10] */
#define BCHP_XPT_MEMDMA_MCPB_CH17_MISC_INTR_STATUS_CRC_COMPARE_ERROR_MASK 0x00000400
#define BCHP_XPT_MEMDMA_MCPB_CH17_MISC_INTR_STATUS_CRC_COMPARE_ERROR_SHIFT 10
#define BCHP_XPT_MEMDMA_MCPB_CH17_MISC_INTR_STATUS_CRC_COMPARE_ERROR_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH17_MISC_INTR_STATUS :: ASF_LEN_ERROR [09:09] */
#define BCHP_XPT_MEMDMA_MCPB_CH17_MISC_INTR_STATUS_ASF_LEN_ERROR_MASK 0x00000200
#define BCHP_XPT_MEMDMA_MCPB_CH17_MISC_INTR_STATUS_ASF_LEN_ERROR_SHIFT 9
#define BCHP_XPT_MEMDMA_MCPB_CH17_MISC_INTR_STATUS_ASF_LEN_ERROR_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH17_MISC_INTR_STATUS :: ASF_COMPRESSED_DATA_RECEIVED [08:08] */
#define BCHP_XPT_MEMDMA_MCPB_CH17_MISC_INTR_STATUS_ASF_COMPRESSED_DATA_RECEIVED_MASK 0x00000100
#define BCHP_XPT_MEMDMA_MCPB_CH17_MISC_INTR_STATUS_ASF_COMPRESSED_DATA_RECEIVED_SHIFT 8
#define BCHP_XPT_MEMDMA_MCPB_CH17_MISC_INTR_STATUS_ASF_COMPRESSED_DATA_RECEIVED_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH17_MISC_INTR_STATUS :: ASF_PROTOCOL_ERR [07:07] */
#define BCHP_XPT_MEMDMA_MCPB_CH17_MISC_INTR_STATUS_ASF_PROTOCOL_ERR_MASK 0x00000080
#define BCHP_XPT_MEMDMA_MCPB_CH17_MISC_INTR_STATUS_ASF_PROTOCOL_ERR_SHIFT 7
#define BCHP_XPT_MEMDMA_MCPB_CH17_MISC_INTR_STATUS_ASF_PROTOCOL_ERR_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH17_MISC_INTR_STATUS :: ASF_PADDING_LEN_ERR [06:06] */
#define BCHP_XPT_MEMDMA_MCPB_CH17_MISC_INTR_STATUS_ASF_PADDING_LEN_ERR_MASK 0x00000040
#define BCHP_XPT_MEMDMA_MCPB_CH17_MISC_INTR_STATUS_ASF_PADDING_LEN_ERR_SHIFT 6
#define BCHP_XPT_MEMDMA_MCPB_CH17_MISC_INTR_STATUS_ASF_PADDING_LEN_ERR_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH17_MISC_INTR_STATUS :: PAUSE_AT_DESC_READ [05:05] */
#define BCHP_XPT_MEMDMA_MCPB_CH17_MISC_INTR_STATUS_PAUSE_AT_DESC_READ_MASK 0x00000020
#define BCHP_XPT_MEMDMA_MCPB_CH17_MISC_INTR_STATUS_PAUSE_AT_DESC_READ_SHIFT 5
#define BCHP_XPT_MEMDMA_MCPB_CH17_MISC_INTR_STATUS_PAUSE_AT_DESC_READ_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH17_MISC_INTR_STATUS :: PAUSE_AFTER_GROUP_OF_PACKETS [04:04] */
#define BCHP_XPT_MEMDMA_MCPB_CH17_MISC_INTR_STATUS_PAUSE_AFTER_GROUP_OF_PACKETS_MASK 0x00000010
#define BCHP_XPT_MEMDMA_MCPB_CH17_MISC_INTR_STATUS_PAUSE_AFTER_GROUP_OF_PACKETS_SHIFT 4
#define BCHP_XPT_MEMDMA_MCPB_CH17_MISC_INTR_STATUS_PAUSE_AFTER_GROUP_OF_PACKETS_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH17_MISC_INTR_STATUS :: TS_PARITY_ERROR [03:03] */
#define BCHP_XPT_MEMDMA_MCPB_CH17_MISC_INTR_STATUS_TS_PARITY_ERROR_MASK 0x00000008
#define BCHP_XPT_MEMDMA_MCPB_CH17_MISC_INTR_STATUS_TS_PARITY_ERROR_SHIFT 3
#define BCHP_XPT_MEMDMA_MCPB_CH17_MISC_INTR_STATUS_TS_PARITY_ERROR_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH17_MISC_INTR_STATUS :: PA2_VALID [02:02] */
#define BCHP_XPT_MEMDMA_MCPB_CH17_MISC_INTR_STATUS_PA2_VALID_MASK  0x00000004
#define BCHP_XPT_MEMDMA_MCPB_CH17_MISC_INTR_STATUS_PA2_VALID_SHIFT 2
#define BCHP_XPT_MEMDMA_MCPB_CH17_MISC_INTR_STATUS_PA2_VALID_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH17_MISC_INTR_STATUS :: PA1_VALID [01:01] */
#define BCHP_XPT_MEMDMA_MCPB_CH17_MISC_INTR_STATUS_PA1_VALID_MASK  0x00000002
#define BCHP_XPT_MEMDMA_MCPB_CH17_MISC_INTR_STATUS_PA1_VALID_SHIFT 1
#define BCHP_XPT_MEMDMA_MCPB_CH17_MISC_INTR_STATUS_PA1_VALID_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH17_MISC_INTR_STATUS :: OOS [00:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH17_MISC_INTR_STATUS_OOS_MASK        0x00000001
#define BCHP_XPT_MEMDMA_MCPB_CH17_MISC_INTR_STATUS_OOS_SHIFT       0
#define BCHP_XPT_MEMDMA_MCPB_CH17_MISC_INTR_STATUS_OOS_DEFAULT     0x00000000

/***************************************************************************
 *CH18_MISC_INTR_STATUS - Misc interrupt status field for MCPB channel 18
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: CH18_MISC_INTR_STATUS :: reserved0 [31:16] */
#define BCHP_XPT_MEMDMA_MCPB_CH18_MISC_INTR_STATUS_reserved0_MASK  0xffff0000
#define BCHP_XPT_MEMDMA_MCPB_CH18_MISC_INTR_STATUS_reserved0_SHIFT 16

/* XPT_MEMDMA_MCPB :: CH18_MISC_INTR_STATUS :: PES_NEXT_TS_RANGE_ERR [15:15] */
#define BCHP_XPT_MEMDMA_MCPB_CH18_MISC_INTR_STATUS_PES_NEXT_TS_RANGE_ERR_MASK 0x00008000
#define BCHP_XPT_MEMDMA_MCPB_CH18_MISC_INTR_STATUS_PES_NEXT_TS_RANGE_ERR_SHIFT 15
#define BCHP_XPT_MEMDMA_MCPB_CH18_MISC_INTR_STATUS_PES_NEXT_TS_RANGE_ERR_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH18_MISC_INTR_STATUS :: OUTPUT_BTP_SENT [14:14] */
#define BCHP_XPT_MEMDMA_MCPB_CH18_MISC_INTR_STATUS_OUTPUT_BTP_SENT_MASK 0x00004000
#define BCHP_XPT_MEMDMA_MCPB_CH18_MISC_INTR_STATUS_OUTPUT_BTP_SENT_SHIFT 14
#define BCHP_XPT_MEMDMA_MCPB_CH18_MISC_INTR_STATUS_OUTPUT_BTP_SENT_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH18_MISC_INTR_STATUS :: RETRANSMISSION_DONE [13:13] */
#define BCHP_XPT_MEMDMA_MCPB_CH18_MISC_INTR_STATUS_RETRANSMISSION_DONE_MASK 0x00002000
#define BCHP_XPT_MEMDMA_MCPB_CH18_MISC_INTR_STATUS_RETRANSMISSION_DONE_SHIFT 13
#define BCHP_XPT_MEMDMA_MCPB_CH18_MISC_INTR_STATUS_RETRANSMISSION_DONE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH18_MISC_INTR_STATUS :: DESC_TAGID_MISMATCH [12:12] */
#define BCHP_XPT_MEMDMA_MCPB_CH18_MISC_INTR_STATUS_DESC_TAGID_MISMATCH_MASK 0x00001000
#define BCHP_XPT_MEMDMA_MCPB_CH18_MISC_INTR_STATUS_DESC_TAGID_MISMATCH_SHIFT 12
#define BCHP_XPT_MEMDMA_MCPB_CH18_MISC_INTR_STATUS_DESC_TAGID_MISMATCH_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH18_MISC_INTR_STATUS :: DATA_TAGID_MISMATCH [11:11] */
#define BCHP_XPT_MEMDMA_MCPB_CH18_MISC_INTR_STATUS_DATA_TAGID_MISMATCH_MASK 0x00000800
#define BCHP_XPT_MEMDMA_MCPB_CH18_MISC_INTR_STATUS_DATA_TAGID_MISMATCH_SHIFT 11
#define BCHP_XPT_MEMDMA_MCPB_CH18_MISC_INTR_STATUS_DATA_TAGID_MISMATCH_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH18_MISC_INTR_STATUS :: CRC_COMPARE_ERROR [10:10] */
#define BCHP_XPT_MEMDMA_MCPB_CH18_MISC_INTR_STATUS_CRC_COMPARE_ERROR_MASK 0x00000400
#define BCHP_XPT_MEMDMA_MCPB_CH18_MISC_INTR_STATUS_CRC_COMPARE_ERROR_SHIFT 10
#define BCHP_XPT_MEMDMA_MCPB_CH18_MISC_INTR_STATUS_CRC_COMPARE_ERROR_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH18_MISC_INTR_STATUS :: ASF_LEN_ERROR [09:09] */
#define BCHP_XPT_MEMDMA_MCPB_CH18_MISC_INTR_STATUS_ASF_LEN_ERROR_MASK 0x00000200
#define BCHP_XPT_MEMDMA_MCPB_CH18_MISC_INTR_STATUS_ASF_LEN_ERROR_SHIFT 9
#define BCHP_XPT_MEMDMA_MCPB_CH18_MISC_INTR_STATUS_ASF_LEN_ERROR_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH18_MISC_INTR_STATUS :: ASF_COMPRESSED_DATA_RECEIVED [08:08] */
#define BCHP_XPT_MEMDMA_MCPB_CH18_MISC_INTR_STATUS_ASF_COMPRESSED_DATA_RECEIVED_MASK 0x00000100
#define BCHP_XPT_MEMDMA_MCPB_CH18_MISC_INTR_STATUS_ASF_COMPRESSED_DATA_RECEIVED_SHIFT 8
#define BCHP_XPT_MEMDMA_MCPB_CH18_MISC_INTR_STATUS_ASF_COMPRESSED_DATA_RECEIVED_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH18_MISC_INTR_STATUS :: ASF_PROTOCOL_ERR [07:07] */
#define BCHP_XPT_MEMDMA_MCPB_CH18_MISC_INTR_STATUS_ASF_PROTOCOL_ERR_MASK 0x00000080
#define BCHP_XPT_MEMDMA_MCPB_CH18_MISC_INTR_STATUS_ASF_PROTOCOL_ERR_SHIFT 7
#define BCHP_XPT_MEMDMA_MCPB_CH18_MISC_INTR_STATUS_ASF_PROTOCOL_ERR_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH18_MISC_INTR_STATUS :: ASF_PADDING_LEN_ERR [06:06] */
#define BCHP_XPT_MEMDMA_MCPB_CH18_MISC_INTR_STATUS_ASF_PADDING_LEN_ERR_MASK 0x00000040
#define BCHP_XPT_MEMDMA_MCPB_CH18_MISC_INTR_STATUS_ASF_PADDING_LEN_ERR_SHIFT 6
#define BCHP_XPT_MEMDMA_MCPB_CH18_MISC_INTR_STATUS_ASF_PADDING_LEN_ERR_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH18_MISC_INTR_STATUS :: PAUSE_AT_DESC_READ [05:05] */
#define BCHP_XPT_MEMDMA_MCPB_CH18_MISC_INTR_STATUS_PAUSE_AT_DESC_READ_MASK 0x00000020
#define BCHP_XPT_MEMDMA_MCPB_CH18_MISC_INTR_STATUS_PAUSE_AT_DESC_READ_SHIFT 5
#define BCHP_XPT_MEMDMA_MCPB_CH18_MISC_INTR_STATUS_PAUSE_AT_DESC_READ_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH18_MISC_INTR_STATUS :: PAUSE_AFTER_GROUP_OF_PACKETS [04:04] */
#define BCHP_XPT_MEMDMA_MCPB_CH18_MISC_INTR_STATUS_PAUSE_AFTER_GROUP_OF_PACKETS_MASK 0x00000010
#define BCHP_XPT_MEMDMA_MCPB_CH18_MISC_INTR_STATUS_PAUSE_AFTER_GROUP_OF_PACKETS_SHIFT 4
#define BCHP_XPT_MEMDMA_MCPB_CH18_MISC_INTR_STATUS_PAUSE_AFTER_GROUP_OF_PACKETS_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH18_MISC_INTR_STATUS :: TS_PARITY_ERROR [03:03] */
#define BCHP_XPT_MEMDMA_MCPB_CH18_MISC_INTR_STATUS_TS_PARITY_ERROR_MASK 0x00000008
#define BCHP_XPT_MEMDMA_MCPB_CH18_MISC_INTR_STATUS_TS_PARITY_ERROR_SHIFT 3
#define BCHP_XPT_MEMDMA_MCPB_CH18_MISC_INTR_STATUS_TS_PARITY_ERROR_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH18_MISC_INTR_STATUS :: PA2_VALID [02:02] */
#define BCHP_XPT_MEMDMA_MCPB_CH18_MISC_INTR_STATUS_PA2_VALID_MASK  0x00000004
#define BCHP_XPT_MEMDMA_MCPB_CH18_MISC_INTR_STATUS_PA2_VALID_SHIFT 2
#define BCHP_XPT_MEMDMA_MCPB_CH18_MISC_INTR_STATUS_PA2_VALID_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH18_MISC_INTR_STATUS :: PA1_VALID [01:01] */
#define BCHP_XPT_MEMDMA_MCPB_CH18_MISC_INTR_STATUS_PA1_VALID_MASK  0x00000002
#define BCHP_XPT_MEMDMA_MCPB_CH18_MISC_INTR_STATUS_PA1_VALID_SHIFT 1
#define BCHP_XPT_MEMDMA_MCPB_CH18_MISC_INTR_STATUS_PA1_VALID_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH18_MISC_INTR_STATUS :: OOS [00:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH18_MISC_INTR_STATUS_OOS_MASK        0x00000001
#define BCHP_XPT_MEMDMA_MCPB_CH18_MISC_INTR_STATUS_OOS_SHIFT       0
#define BCHP_XPT_MEMDMA_MCPB_CH18_MISC_INTR_STATUS_OOS_DEFAULT     0x00000000

/***************************************************************************
 *CH19_MISC_INTR_STATUS - Misc interrupt status field for MCPB channel 19
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: CH19_MISC_INTR_STATUS :: reserved0 [31:16] */
#define BCHP_XPT_MEMDMA_MCPB_CH19_MISC_INTR_STATUS_reserved0_MASK  0xffff0000
#define BCHP_XPT_MEMDMA_MCPB_CH19_MISC_INTR_STATUS_reserved0_SHIFT 16

/* XPT_MEMDMA_MCPB :: CH19_MISC_INTR_STATUS :: PES_NEXT_TS_RANGE_ERR [15:15] */
#define BCHP_XPT_MEMDMA_MCPB_CH19_MISC_INTR_STATUS_PES_NEXT_TS_RANGE_ERR_MASK 0x00008000
#define BCHP_XPT_MEMDMA_MCPB_CH19_MISC_INTR_STATUS_PES_NEXT_TS_RANGE_ERR_SHIFT 15
#define BCHP_XPT_MEMDMA_MCPB_CH19_MISC_INTR_STATUS_PES_NEXT_TS_RANGE_ERR_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH19_MISC_INTR_STATUS :: OUTPUT_BTP_SENT [14:14] */
#define BCHP_XPT_MEMDMA_MCPB_CH19_MISC_INTR_STATUS_OUTPUT_BTP_SENT_MASK 0x00004000
#define BCHP_XPT_MEMDMA_MCPB_CH19_MISC_INTR_STATUS_OUTPUT_BTP_SENT_SHIFT 14
#define BCHP_XPT_MEMDMA_MCPB_CH19_MISC_INTR_STATUS_OUTPUT_BTP_SENT_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH19_MISC_INTR_STATUS :: RETRANSMISSION_DONE [13:13] */
#define BCHP_XPT_MEMDMA_MCPB_CH19_MISC_INTR_STATUS_RETRANSMISSION_DONE_MASK 0x00002000
#define BCHP_XPT_MEMDMA_MCPB_CH19_MISC_INTR_STATUS_RETRANSMISSION_DONE_SHIFT 13
#define BCHP_XPT_MEMDMA_MCPB_CH19_MISC_INTR_STATUS_RETRANSMISSION_DONE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH19_MISC_INTR_STATUS :: DESC_TAGID_MISMATCH [12:12] */
#define BCHP_XPT_MEMDMA_MCPB_CH19_MISC_INTR_STATUS_DESC_TAGID_MISMATCH_MASK 0x00001000
#define BCHP_XPT_MEMDMA_MCPB_CH19_MISC_INTR_STATUS_DESC_TAGID_MISMATCH_SHIFT 12
#define BCHP_XPT_MEMDMA_MCPB_CH19_MISC_INTR_STATUS_DESC_TAGID_MISMATCH_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH19_MISC_INTR_STATUS :: DATA_TAGID_MISMATCH [11:11] */
#define BCHP_XPT_MEMDMA_MCPB_CH19_MISC_INTR_STATUS_DATA_TAGID_MISMATCH_MASK 0x00000800
#define BCHP_XPT_MEMDMA_MCPB_CH19_MISC_INTR_STATUS_DATA_TAGID_MISMATCH_SHIFT 11
#define BCHP_XPT_MEMDMA_MCPB_CH19_MISC_INTR_STATUS_DATA_TAGID_MISMATCH_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH19_MISC_INTR_STATUS :: CRC_COMPARE_ERROR [10:10] */
#define BCHP_XPT_MEMDMA_MCPB_CH19_MISC_INTR_STATUS_CRC_COMPARE_ERROR_MASK 0x00000400
#define BCHP_XPT_MEMDMA_MCPB_CH19_MISC_INTR_STATUS_CRC_COMPARE_ERROR_SHIFT 10
#define BCHP_XPT_MEMDMA_MCPB_CH19_MISC_INTR_STATUS_CRC_COMPARE_ERROR_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH19_MISC_INTR_STATUS :: ASF_LEN_ERROR [09:09] */
#define BCHP_XPT_MEMDMA_MCPB_CH19_MISC_INTR_STATUS_ASF_LEN_ERROR_MASK 0x00000200
#define BCHP_XPT_MEMDMA_MCPB_CH19_MISC_INTR_STATUS_ASF_LEN_ERROR_SHIFT 9
#define BCHP_XPT_MEMDMA_MCPB_CH19_MISC_INTR_STATUS_ASF_LEN_ERROR_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH19_MISC_INTR_STATUS :: ASF_COMPRESSED_DATA_RECEIVED [08:08] */
#define BCHP_XPT_MEMDMA_MCPB_CH19_MISC_INTR_STATUS_ASF_COMPRESSED_DATA_RECEIVED_MASK 0x00000100
#define BCHP_XPT_MEMDMA_MCPB_CH19_MISC_INTR_STATUS_ASF_COMPRESSED_DATA_RECEIVED_SHIFT 8
#define BCHP_XPT_MEMDMA_MCPB_CH19_MISC_INTR_STATUS_ASF_COMPRESSED_DATA_RECEIVED_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH19_MISC_INTR_STATUS :: ASF_PROTOCOL_ERR [07:07] */
#define BCHP_XPT_MEMDMA_MCPB_CH19_MISC_INTR_STATUS_ASF_PROTOCOL_ERR_MASK 0x00000080
#define BCHP_XPT_MEMDMA_MCPB_CH19_MISC_INTR_STATUS_ASF_PROTOCOL_ERR_SHIFT 7
#define BCHP_XPT_MEMDMA_MCPB_CH19_MISC_INTR_STATUS_ASF_PROTOCOL_ERR_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH19_MISC_INTR_STATUS :: ASF_PADDING_LEN_ERR [06:06] */
#define BCHP_XPT_MEMDMA_MCPB_CH19_MISC_INTR_STATUS_ASF_PADDING_LEN_ERR_MASK 0x00000040
#define BCHP_XPT_MEMDMA_MCPB_CH19_MISC_INTR_STATUS_ASF_PADDING_LEN_ERR_SHIFT 6
#define BCHP_XPT_MEMDMA_MCPB_CH19_MISC_INTR_STATUS_ASF_PADDING_LEN_ERR_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH19_MISC_INTR_STATUS :: PAUSE_AT_DESC_READ [05:05] */
#define BCHP_XPT_MEMDMA_MCPB_CH19_MISC_INTR_STATUS_PAUSE_AT_DESC_READ_MASK 0x00000020
#define BCHP_XPT_MEMDMA_MCPB_CH19_MISC_INTR_STATUS_PAUSE_AT_DESC_READ_SHIFT 5
#define BCHP_XPT_MEMDMA_MCPB_CH19_MISC_INTR_STATUS_PAUSE_AT_DESC_READ_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH19_MISC_INTR_STATUS :: PAUSE_AFTER_GROUP_OF_PACKETS [04:04] */
#define BCHP_XPT_MEMDMA_MCPB_CH19_MISC_INTR_STATUS_PAUSE_AFTER_GROUP_OF_PACKETS_MASK 0x00000010
#define BCHP_XPT_MEMDMA_MCPB_CH19_MISC_INTR_STATUS_PAUSE_AFTER_GROUP_OF_PACKETS_SHIFT 4
#define BCHP_XPT_MEMDMA_MCPB_CH19_MISC_INTR_STATUS_PAUSE_AFTER_GROUP_OF_PACKETS_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH19_MISC_INTR_STATUS :: TS_PARITY_ERROR [03:03] */
#define BCHP_XPT_MEMDMA_MCPB_CH19_MISC_INTR_STATUS_TS_PARITY_ERROR_MASK 0x00000008
#define BCHP_XPT_MEMDMA_MCPB_CH19_MISC_INTR_STATUS_TS_PARITY_ERROR_SHIFT 3
#define BCHP_XPT_MEMDMA_MCPB_CH19_MISC_INTR_STATUS_TS_PARITY_ERROR_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH19_MISC_INTR_STATUS :: PA2_VALID [02:02] */
#define BCHP_XPT_MEMDMA_MCPB_CH19_MISC_INTR_STATUS_PA2_VALID_MASK  0x00000004
#define BCHP_XPT_MEMDMA_MCPB_CH19_MISC_INTR_STATUS_PA2_VALID_SHIFT 2
#define BCHP_XPT_MEMDMA_MCPB_CH19_MISC_INTR_STATUS_PA2_VALID_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH19_MISC_INTR_STATUS :: PA1_VALID [01:01] */
#define BCHP_XPT_MEMDMA_MCPB_CH19_MISC_INTR_STATUS_PA1_VALID_MASK  0x00000002
#define BCHP_XPT_MEMDMA_MCPB_CH19_MISC_INTR_STATUS_PA1_VALID_SHIFT 1
#define BCHP_XPT_MEMDMA_MCPB_CH19_MISC_INTR_STATUS_PA1_VALID_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH19_MISC_INTR_STATUS :: OOS [00:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH19_MISC_INTR_STATUS_OOS_MASK        0x00000001
#define BCHP_XPT_MEMDMA_MCPB_CH19_MISC_INTR_STATUS_OOS_SHIFT       0
#define BCHP_XPT_MEMDMA_MCPB_CH19_MISC_INTR_STATUS_OOS_DEFAULT     0x00000000

/***************************************************************************
 *CH20_MISC_INTR_STATUS - Misc interrupt status field for MCPB channel 20
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: CH20_MISC_INTR_STATUS :: reserved0 [31:16] */
#define BCHP_XPT_MEMDMA_MCPB_CH20_MISC_INTR_STATUS_reserved0_MASK  0xffff0000
#define BCHP_XPT_MEMDMA_MCPB_CH20_MISC_INTR_STATUS_reserved0_SHIFT 16

/* XPT_MEMDMA_MCPB :: CH20_MISC_INTR_STATUS :: PES_NEXT_TS_RANGE_ERR [15:15] */
#define BCHP_XPT_MEMDMA_MCPB_CH20_MISC_INTR_STATUS_PES_NEXT_TS_RANGE_ERR_MASK 0x00008000
#define BCHP_XPT_MEMDMA_MCPB_CH20_MISC_INTR_STATUS_PES_NEXT_TS_RANGE_ERR_SHIFT 15
#define BCHP_XPT_MEMDMA_MCPB_CH20_MISC_INTR_STATUS_PES_NEXT_TS_RANGE_ERR_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH20_MISC_INTR_STATUS :: OUTPUT_BTP_SENT [14:14] */
#define BCHP_XPT_MEMDMA_MCPB_CH20_MISC_INTR_STATUS_OUTPUT_BTP_SENT_MASK 0x00004000
#define BCHP_XPT_MEMDMA_MCPB_CH20_MISC_INTR_STATUS_OUTPUT_BTP_SENT_SHIFT 14
#define BCHP_XPT_MEMDMA_MCPB_CH20_MISC_INTR_STATUS_OUTPUT_BTP_SENT_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH20_MISC_INTR_STATUS :: RETRANSMISSION_DONE [13:13] */
#define BCHP_XPT_MEMDMA_MCPB_CH20_MISC_INTR_STATUS_RETRANSMISSION_DONE_MASK 0x00002000
#define BCHP_XPT_MEMDMA_MCPB_CH20_MISC_INTR_STATUS_RETRANSMISSION_DONE_SHIFT 13
#define BCHP_XPT_MEMDMA_MCPB_CH20_MISC_INTR_STATUS_RETRANSMISSION_DONE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH20_MISC_INTR_STATUS :: DESC_TAGID_MISMATCH [12:12] */
#define BCHP_XPT_MEMDMA_MCPB_CH20_MISC_INTR_STATUS_DESC_TAGID_MISMATCH_MASK 0x00001000
#define BCHP_XPT_MEMDMA_MCPB_CH20_MISC_INTR_STATUS_DESC_TAGID_MISMATCH_SHIFT 12
#define BCHP_XPT_MEMDMA_MCPB_CH20_MISC_INTR_STATUS_DESC_TAGID_MISMATCH_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH20_MISC_INTR_STATUS :: DATA_TAGID_MISMATCH [11:11] */
#define BCHP_XPT_MEMDMA_MCPB_CH20_MISC_INTR_STATUS_DATA_TAGID_MISMATCH_MASK 0x00000800
#define BCHP_XPT_MEMDMA_MCPB_CH20_MISC_INTR_STATUS_DATA_TAGID_MISMATCH_SHIFT 11
#define BCHP_XPT_MEMDMA_MCPB_CH20_MISC_INTR_STATUS_DATA_TAGID_MISMATCH_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH20_MISC_INTR_STATUS :: CRC_COMPARE_ERROR [10:10] */
#define BCHP_XPT_MEMDMA_MCPB_CH20_MISC_INTR_STATUS_CRC_COMPARE_ERROR_MASK 0x00000400
#define BCHP_XPT_MEMDMA_MCPB_CH20_MISC_INTR_STATUS_CRC_COMPARE_ERROR_SHIFT 10
#define BCHP_XPT_MEMDMA_MCPB_CH20_MISC_INTR_STATUS_CRC_COMPARE_ERROR_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH20_MISC_INTR_STATUS :: ASF_LEN_ERROR [09:09] */
#define BCHP_XPT_MEMDMA_MCPB_CH20_MISC_INTR_STATUS_ASF_LEN_ERROR_MASK 0x00000200
#define BCHP_XPT_MEMDMA_MCPB_CH20_MISC_INTR_STATUS_ASF_LEN_ERROR_SHIFT 9
#define BCHP_XPT_MEMDMA_MCPB_CH20_MISC_INTR_STATUS_ASF_LEN_ERROR_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH20_MISC_INTR_STATUS :: ASF_COMPRESSED_DATA_RECEIVED [08:08] */
#define BCHP_XPT_MEMDMA_MCPB_CH20_MISC_INTR_STATUS_ASF_COMPRESSED_DATA_RECEIVED_MASK 0x00000100
#define BCHP_XPT_MEMDMA_MCPB_CH20_MISC_INTR_STATUS_ASF_COMPRESSED_DATA_RECEIVED_SHIFT 8
#define BCHP_XPT_MEMDMA_MCPB_CH20_MISC_INTR_STATUS_ASF_COMPRESSED_DATA_RECEIVED_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH20_MISC_INTR_STATUS :: ASF_PROTOCOL_ERR [07:07] */
#define BCHP_XPT_MEMDMA_MCPB_CH20_MISC_INTR_STATUS_ASF_PROTOCOL_ERR_MASK 0x00000080
#define BCHP_XPT_MEMDMA_MCPB_CH20_MISC_INTR_STATUS_ASF_PROTOCOL_ERR_SHIFT 7
#define BCHP_XPT_MEMDMA_MCPB_CH20_MISC_INTR_STATUS_ASF_PROTOCOL_ERR_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH20_MISC_INTR_STATUS :: ASF_PADDING_LEN_ERR [06:06] */
#define BCHP_XPT_MEMDMA_MCPB_CH20_MISC_INTR_STATUS_ASF_PADDING_LEN_ERR_MASK 0x00000040
#define BCHP_XPT_MEMDMA_MCPB_CH20_MISC_INTR_STATUS_ASF_PADDING_LEN_ERR_SHIFT 6
#define BCHP_XPT_MEMDMA_MCPB_CH20_MISC_INTR_STATUS_ASF_PADDING_LEN_ERR_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH20_MISC_INTR_STATUS :: PAUSE_AT_DESC_READ [05:05] */
#define BCHP_XPT_MEMDMA_MCPB_CH20_MISC_INTR_STATUS_PAUSE_AT_DESC_READ_MASK 0x00000020
#define BCHP_XPT_MEMDMA_MCPB_CH20_MISC_INTR_STATUS_PAUSE_AT_DESC_READ_SHIFT 5
#define BCHP_XPT_MEMDMA_MCPB_CH20_MISC_INTR_STATUS_PAUSE_AT_DESC_READ_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH20_MISC_INTR_STATUS :: PAUSE_AFTER_GROUP_OF_PACKETS [04:04] */
#define BCHP_XPT_MEMDMA_MCPB_CH20_MISC_INTR_STATUS_PAUSE_AFTER_GROUP_OF_PACKETS_MASK 0x00000010
#define BCHP_XPT_MEMDMA_MCPB_CH20_MISC_INTR_STATUS_PAUSE_AFTER_GROUP_OF_PACKETS_SHIFT 4
#define BCHP_XPT_MEMDMA_MCPB_CH20_MISC_INTR_STATUS_PAUSE_AFTER_GROUP_OF_PACKETS_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH20_MISC_INTR_STATUS :: TS_PARITY_ERROR [03:03] */
#define BCHP_XPT_MEMDMA_MCPB_CH20_MISC_INTR_STATUS_TS_PARITY_ERROR_MASK 0x00000008
#define BCHP_XPT_MEMDMA_MCPB_CH20_MISC_INTR_STATUS_TS_PARITY_ERROR_SHIFT 3
#define BCHP_XPT_MEMDMA_MCPB_CH20_MISC_INTR_STATUS_TS_PARITY_ERROR_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH20_MISC_INTR_STATUS :: PA2_VALID [02:02] */
#define BCHP_XPT_MEMDMA_MCPB_CH20_MISC_INTR_STATUS_PA2_VALID_MASK  0x00000004
#define BCHP_XPT_MEMDMA_MCPB_CH20_MISC_INTR_STATUS_PA2_VALID_SHIFT 2
#define BCHP_XPT_MEMDMA_MCPB_CH20_MISC_INTR_STATUS_PA2_VALID_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH20_MISC_INTR_STATUS :: PA1_VALID [01:01] */
#define BCHP_XPT_MEMDMA_MCPB_CH20_MISC_INTR_STATUS_PA1_VALID_MASK  0x00000002
#define BCHP_XPT_MEMDMA_MCPB_CH20_MISC_INTR_STATUS_PA1_VALID_SHIFT 1
#define BCHP_XPT_MEMDMA_MCPB_CH20_MISC_INTR_STATUS_PA1_VALID_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH20_MISC_INTR_STATUS :: OOS [00:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH20_MISC_INTR_STATUS_OOS_MASK        0x00000001
#define BCHP_XPT_MEMDMA_MCPB_CH20_MISC_INTR_STATUS_OOS_SHIFT       0
#define BCHP_XPT_MEMDMA_MCPB_CH20_MISC_INTR_STATUS_OOS_DEFAULT     0x00000000

/***************************************************************************
 *CH21_MISC_INTR_STATUS - Misc interrupt status field for MCPB channel 21
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: CH21_MISC_INTR_STATUS :: reserved0 [31:16] */
#define BCHP_XPT_MEMDMA_MCPB_CH21_MISC_INTR_STATUS_reserved0_MASK  0xffff0000
#define BCHP_XPT_MEMDMA_MCPB_CH21_MISC_INTR_STATUS_reserved0_SHIFT 16

/* XPT_MEMDMA_MCPB :: CH21_MISC_INTR_STATUS :: PES_NEXT_TS_RANGE_ERR [15:15] */
#define BCHP_XPT_MEMDMA_MCPB_CH21_MISC_INTR_STATUS_PES_NEXT_TS_RANGE_ERR_MASK 0x00008000
#define BCHP_XPT_MEMDMA_MCPB_CH21_MISC_INTR_STATUS_PES_NEXT_TS_RANGE_ERR_SHIFT 15
#define BCHP_XPT_MEMDMA_MCPB_CH21_MISC_INTR_STATUS_PES_NEXT_TS_RANGE_ERR_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH21_MISC_INTR_STATUS :: OUTPUT_BTP_SENT [14:14] */
#define BCHP_XPT_MEMDMA_MCPB_CH21_MISC_INTR_STATUS_OUTPUT_BTP_SENT_MASK 0x00004000
#define BCHP_XPT_MEMDMA_MCPB_CH21_MISC_INTR_STATUS_OUTPUT_BTP_SENT_SHIFT 14
#define BCHP_XPT_MEMDMA_MCPB_CH21_MISC_INTR_STATUS_OUTPUT_BTP_SENT_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH21_MISC_INTR_STATUS :: RETRANSMISSION_DONE [13:13] */
#define BCHP_XPT_MEMDMA_MCPB_CH21_MISC_INTR_STATUS_RETRANSMISSION_DONE_MASK 0x00002000
#define BCHP_XPT_MEMDMA_MCPB_CH21_MISC_INTR_STATUS_RETRANSMISSION_DONE_SHIFT 13
#define BCHP_XPT_MEMDMA_MCPB_CH21_MISC_INTR_STATUS_RETRANSMISSION_DONE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH21_MISC_INTR_STATUS :: DESC_TAGID_MISMATCH [12:12] */
#define BCHP_XPT_MEMDMA_MCPB_CH21_MISC_INTR_STATUS_DESC_TAGID_MISMATCH_MASK 0x00001000
#define BCHP_XPT_MEMDMA_MCPB_CH21_MISC_INTR_STATUS_DESC_TAGID_MISMATCH_SHIFT 12
#define BCHP_XPT_MEMDMA_MCPB_CH21_MISC_INTR_STATUS_DESC_TAGID_MISMATCH_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH21_MISC_INTR_STATUS :: DATA_TAGID_MISMATCH [11:11] */
#define BCHP_XPT_MEMDMA_MCPB_CH21_MISC_INTR_STATUS_DATA_TAGID_MISMATCH_MASK 0x00000800
#define BCHP_XPT_MEMDMA_MCPB_CH21_MISC_INTR_STATUS_DATA_TAGID_MISMATCH_SHIFT 11
#define BCHP_XPT_MEMDMA_MCPB_CH21_MISC_INTR_STATUS_DATA_TAGID_MISMATCH_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH21_MISC_INTR_STATUS :: CRC_COMPARE_ERROR [10:10] */
#define BCHP_XPT_MEMDMA_MCPB_CH21_MISC_INTR_STATUS_CRC_COMPARE_ERROR_MASK 0x00000400
#define BCHP_XPT_MEMDMA_MCPB_CH21_MISC_INTR_STATUS_CRC_COMPARE_ERROR_SHIFT 10
#define BCHP_XPT_MEMDMA_MCPB_CH21_MISC_INTR_STATUS_CRC_COMPARE_ERROR_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH21_MISC_INTR_STATUS :: ASF_LEN_ERROR [09:09] */
#define BCHP_XPT_MEMDMA_MCPB_CH21_MISC_INTR_STATUS_ASF_LEN_ERROR_MASK 0x00000200
#define BCHP_XPT_MEMDMA_MCPB_CH21_MISC_INTR_STATUS_ASF_LEN_ERROR_SHIFT 9
#define BCHP_XPT_MEMDMA_MCPB_CH21_MISC_INTR_STATUS_ASF_LEN_ERROR_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH21_MISC_INTR_STATUS :: ASF_COMPRESSED_DATA_RECEIVED [08:08] */
#define BCHP_XPT_MEMDMA_MCPB_CH21_MISC_INTR_STATUS_ASF_COMPRESSED_DATA_RECEIVED_MASK 0x00000100
#define BCHP_XPT_MEMDMA_MCPB_CH21_MISC_INTR_STATUS_ASF_COMPRESSED_DATA_RECEIVED_SHIFT 8
#define BCHP_XPT_MEMDMA_MCPB_CH21_MISC_INTR_STATUS_ASF_COMPRESSED_DATA_RECEIVED_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH21_MISC_INTR_STATUS :: ASF_PROTOCOL_ERR [07:07] */
#define BCHP_XPT_MEMDMA_MCPB_CH21_MISC_INTR_STATUS_ASF_PROTOCOL_ERR_MASK 0x00000080
#define BCHP_XPT_MEMDMA_MCPB_CH21_MISC_INTR_STATUS_ASF_PROTOCOL_ERR_SHIFT 7
#define BCHP_XPT_MEMDMA_MCPB_CH21_MISC_INTR_STATUS_ASF_PROTOCOL_ERR_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH21_MISC_INTR_STATUS :: ASF_PADDING_LEN_ERR [06:06] */
#define BCHP_XPT_MEMDMA_MCPB_CH21_MISC_INTR_STATUS_ASF_PADDING_LEN_ERR_MASK 0x00000040
#define BCHP_XPT_MEMDMA_MCPB_CH21_MISC_INTR_STATUS_ASF_PADDING_LEN_ERR_SHIFT 6
#define BCHP_XPT_MEMDMA_MCPB_CH21_MISC_INTR_STATUS_ASF_PADDING_LEN_ERR_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH21_MISC_INTR_STATUS :: PAUSE_AT_DESC_READ [05:05] */
#define BCHP_XPT_MEMDMA_MCPB_CH21_MISC_INTR_STATUS_PAUSE_AT_DESC_READ_MASK 0x00000020
#define BCHP_XPT_MEMDMA_MCPB_CH21_MISC_INTR_STATUS_PAUSE_AT_DESC_READ_SHIFT 5
#define BCHP_XPT_MEMDMA_MCPB_CH21_MISC_INTR_STATUS_PAUSE_AT_DESC_READ_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH21_MISC_INTR_STATUS :: PAUSE_AFTER_GROUP_OF_PACKETS [04:04] */
#define BCHP_XPT_MEMDMA_MCPB_CH21_MISC_INTR_STATUS_PAUSE_AFTER_GROUP_OF_PACKETS_MASK 0x00000010
#define BCHP_XPT_MEMDMA_MCPB_CH21_MISC_INTR_STATUS_PAUSE_AFTER_GROUP_OF_PACKETS_SHIFT 4
#define BCHP_XPT_MEMDMA_MCPB_CH21_MISC_INTR_STATUS_PAUSE_AFTER_GROUP_OF_PACKETS_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH21_MISC_INTR_STATUS :: TS_PARITY_ERROR [03:03] */
#define BCHP_XPT_MEMDMA_MCPB_CH21_MISC_INTR_STATUS_TS_PARITY_ERROR_MASK 0x00000008
#define BCHP_XPT_MEMDMA_MCPB_CH21_MISC_INTR_STATUS_TS_PARITY_ERROR_SHIFT 3
#define BCHP_XPT_MEMDMA_MCPB_CH21_MISC_INTR_STATUS_TS_PARITY_ERROR_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH21_MISC_INTR_STATUS :: PA2_VALID [02:02] */
#define BCHP_XPT_MEMDMA_MCPB_CH21_MISC_INTR_STATUS_PA2_VALID_MASK  0x00000004
#define BCHP_XPT_MEMDMA_MCPB_CH21_MISC_INTR_STATUS_PA2_VALID_SHIFT 2
#define BCHP_XPT_MEMDMA_MCPB_CH21_MISC_INTR_STATUS_PA2_VALID_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH21_MISC_INTR_STATUS :: PA1_VALID [01:01] */
#define BCHP_XPT_MEMDMA_MCPB_CH21_MISC_INTR_STATUS_PA1_VALID_MASK  0x00000002
#define BCHP_XPT_MEMDMA_MCPB_CH21_MISC_INTR_STATUS_PA1_VALID_SHIFT 1
#define BCHP_XPT_MEMDMA_MCPB_CH21_MISC_INTR_STATUS_PA1_VALID_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH21_MISC_INTR_STATUS :: OOS [00:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH21_MISC_INTR_STATUS_OOS_MASK        0x00000001
#define BCHP_XPT_MEMDMA_MCPB_CH21_MISC_INTR_STATUS_OOS_SHIFT       0
#define BCHP_XPT_MEMDMA_MCPB_CH21_MISC_INTR_STATUS_OOS_DEFAULT     0x00000000

/***************************************************************************
 *CH22_MISC_INTR_STATUS - Misc interrupt status field for MCPB channel 22
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: CH22_MISC_INTR_STATUS :: reserved0 [31:16] */
#define BCHP_XPT_MEMDMA_MCPB_CH22_MISC_INTR_STATUS_reserved0_MASK  0xffff0000
#define BCHP_XPT_MEMDMA_MCPB_CH22_MISC_INTR_STATUS_reserved0_SHIFT 16

/* XPT_MEMDMA_MCPB :: CH22_MISC_INTR_STATUS :: PES_NEXT_TS_RANGE_ERR [15:15] */
#define BCHP_XPT_MEMDMA_MCPB_CH22_MISC_INTR_STATUS_PES_NEXT_TS_RANGE_ERR_MASK 0x00008000
#define BCHP_XPT_MEMDMA_MCPB_CH22_MISC_INTR_STATUS_PES_NEXT_TS_RANGE_ERR_SHIFT 15
#define BCHP_XPT_MEMDMA_MCPB_CH22_MISC_INTR_STATUS_PES_NEXT_TS_RANGE_ERR_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH22_MISC_INTR_STATUS :: OUTPUT_BTP_SENT [14:14] */
#define BCHP_XPT_MEMDMA_MCPB_CH22_MISC_INTR_STATUS_OUTPUT_BTP_SENT_MASK 0x00004000
#define BCHP_XPT_MEMDMA_MCPB_CH22_MISC_INTR_STATUS_OUTPUT_BTP_SENT_SHIFT 14
#define BCHP_XPT_MEMDMA_MCPB_CH22_MISC_INTR_STATUS_OUTPUT_BTP_SENT_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH22_MISC_INTR_STATUS :: RETRANSMISSION_DONE [13:13] */
#define BCHP_XPT_MEMDMA_MCPB_CH22_MISC_INTR_STATUS_RETRANSMISSION_DONE_MASK 0x00002000
#define BCHP_XPT_MEMDMA_MCPB_CH22_MISC_INTR_STATUS_RETRANSMISSION_DONE_SHIFT 13
#define BCHP_XPT_MEMDMA_MCPB_CH22_MISC_INTR_STATUS_RETRANSMISSION_DONE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH22_MISC_INTR_STATUS :: DESC_TAGID_MISMATCH [12:12] */
#define BCHP_XPT_MEMDMA_MCPB_CH22_MISC_INTR_STATUS_DESC_TAGID_MISMATCH_MASK 0x00001000
#define BCHP_XPT_MEMDMA_MCPB_CH22_MISC_INTR_STATUS_DESC_TAGID_MISMATCH_SHIFT 12
#define BCHP_XPT_MEMDMA_MCPB_CH22_MISC_INTR_STATUS_DESC_TAGID_MISMATCH_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH22_MISC_INTR_STATUS :: DATA_TAGID_MISMATCH [11:11] */
#define BCHP_XPT_MEMDMA_MCPB_CH22_MISC_INTR_STATUS_DATA_TAGID_MISMATCH_MASK 0x00000800
#define BCHP_XPT_MEMDMA_MCPB_CH22_MISC_INTR_STATUS_DATA_TAGID_MISMATCH_SHIFT 11
#define BCHP_XPT_MEMDMA_MCPB_CH22_MISC_INTR_STATUS_DATA_TAGID_MISMATCH_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH22_MISC_INTR_STATUS :: CRC_COMPARE_ERROR [10:10] */
#define BCHP_XPT_MEMDMA_MCPB_CH22_MISC_INTR_STATUS_CRC_COMPARE_ERROR_MASK 0x00000400
#define BCHP_XPT_MEMDMA_MCPB_CH22_MISC_INTR_STATUS_CRC_COMPARE_ERROR_SHIFT 10
#define BCHP_XPT_MEMDMA_MCPB_CH22_MISC_INTR_STATUS_CRC_COMPARE_ERROR_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH22_MISC_INTR_STATUS :: ASF_LEN_ERROR [09:09] */
#define BCHP_XPT_MEMDMA_MCPB_CH22_MISC_INTR_STATUS_ASF_LEN_ERROR_MASK 0x00000200
#define BCHP_XPT_MEMDMA_MCPB_CH22_MISC_INTR_STATUS_ASF_LEN_ERROR_SHIFT 9
#define BCHP_XPT_MEMDMA_MCPB_CH22_MISC_INTR_STATUS_ASF_LEN_ERROR_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH22_MISC_INTR_STATUS :: ASF_COMPRESSED_DATA_RECEIVED [08:08] */
#define BCHP_XPT_MEMDMA_MCPB_CH22_MISC_INTR_STATUS_ASF_COMPRESSED_DATA_RECEIVED_MASK 0x00000100
#define BCHP_XPT_MEMDMA_MCPB_CH22_MISC_INTR_STATUS_ASF_COMPRESSED_DATA_RECEIVED_SHIFT 8
#define BCHP_XPT_MEMDMA_MCPB_CH22_MISC_INTR_STATUS_ASF_COMPRESSED_DATA_RECEIVED_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH22_MISC_INTR_STATUS :: ASF_PROTOCOL_ERR [07:07] */
#define BCHP_XPT_MEMDMA_MCPB_CH22_MISC_INTR_STATUS_ASF_PROTOCOL_ERR_MASK 0x00000080
#define BCHP_XPT_MEMDMA_MCPB_CH22_MISC_INTR_STATUS_ASF_PROTOCOL_ERR_SHIFT 7
#define BCHP_XPT_MEMDMA_MCPB_CH22_MISC_INTR_STATUS_ASF_PROTOCOL_ERR_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH22_MISC_INTR_STATUS :: ASF_PADDING_LEN_ERR [06:06] */
#define BCHP_XPT_MEMDMA_MCPB_CH22_MISC_INTR_STATUS_ASF_PADDING_LEN_ERR_MASK 0x00000040
#define BCHP_XPT_MEMDMA_MCPB_CH22_MISC_INTR_STATUS_ASF_PADDING_LEN_ERR_SHIFT 6
#define BCHP_XPT_MEMDMA_MCPB_CH22_MISC_INTR_STATUS_ASF_PADDING_LEN_ERR_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH22_MISC_INTR_STATUS :: PAUSE_AT_DESC_READ [05:05] */
#define BCHP_XPT_MEMDMA_MCPB_CH22_MISC_INTR_STATUS_PAUSE_AT_DESC_READ_MASK 0x00000020
#define BCHP_XPT_MEMDMA_MCPB_CH22_MISC_INTR_STATUS_PAUSE_AT_DESC_READ_SHIFT 5
#define BCHP_XPT_MEMDMA_MCPB_CH22_MISC_INTR_STATUS_PAUSE_AT_DESC_READ_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH22_MISC_INTR_STATUS :: PAUSE_AFTER_GROUP_OF_PACKETS [04:04] */
#define BCHP_XPT_MEMDMA_MCPB_CH22_MISC_INTR_STATUS_PAUSE_AFTER_GROUP_OF_PACKETS_MASK 0x00000010
#define BCHP_XPT_MEMDMA_MCPB_CH22_MISC_INTR_STATUS_PAUSE_AFTER_GROUP_OF_PACKETS_SHIFT 4
#define BCHP_XPT_MEMDMA_MCPB_CH22_MISC_INTR_STATUS_PAUSE_AFTER_GROUP_OF_PACKETS_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH22_MISC_INTR_STATUS :: TS_PARITY_ERROR [03:03] */
#define BCHP_XPT_MEMDMA_MCPB_CH22_MISC_INTR_STATUS_TS_PARITY_ERROR_MASK 0x00000008
#define BCHP_XPT_MEMDMA_MCPB_CH22_MISC_INTR_STATUS_TS_PARITY_ERROR_SHIFT 3
#define BCHP_XPT_MEMDMA_MCPB_CH22_MISC_INTR_STATUS_TS_PARITY_ERROR_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH22_MISC_INTR_STATUS :: PA2_VALID [02:02] */
#define BCHP_XPT_MEMDMA_MCPB_CH22_MISC_INTR_STATUS_PA2_VALID_MASK  0x00000004
#define BCHP_XPT_MEMDMA_MCPB_CH22_MISC_INTR_STATUS_PA2_VALID_SHIFT 2
#define BCHP_XPT_MEMDMA_MCPB_CH22_MISC_INTR_STATUS_PA2_VALID_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH22_MISC_INTR_STATUS :: PA1_VALID [01:01] */
#define BCHP_XPT_MEMDMA_MCPB_CH22_MISC_INTR_STATUS_PA1_VALID_MASK  0x00000002
#define BCHP_XPT_MEMDMA_MCPB_CH22_MISC_INTR_STATUS_PA1_VALID_SHIFT 1
#define BCHP_XPT_MEMDMA_MCPB_CH22_MISC_INTR_STATUS_PA1_VALID_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH22_MISC_INTR_STATUS :: OOS [00:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH22_MISC_INTR_STATUS_OOS_MASK        0x00000001
#define BCHP_XPT_MEMDMA_MCPB_CH22_MISC_INTR_STATUS_OOS_SHIFT       0
#define BCHP_XPT_MEMDMA_MCPB_CH22_MISC_INTR_STATUS_OOS_DEFAULT     0x00000000

/***************************************************************************
 *CH23_MISC_INTR_STATUS - Misc interrupt status field for MCPB channel 23
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: CH23_MISC_INTR_STATUS :: reserved0 [31:16] */
#define BCHP_XPT_MEMDMA_MCPB_CH23_MISC_INTR_STATUS_reserved0_MASK  0xffff0000
#define BCHP_XPT_MEMDMA_MCPB_CH23_MISC_INTR_STATUS_reserved0_SHIFT 16

/* XPT_MEMDMA_MCPB :: CH23_MISC_INTR_STATUS :: PES_NEXT_TS_RANGE_ERR [15:15] */
#define BCHP_XPT_MEMDMA_MCPB_CH23_MISC_INTR_STATUS_PES_NEXT_TS_RANGE_ERR_MASK 0x00008000
#define BCHP_XPT_MEMDMA_MCPB_CH23_MISC_INTR_STATUS_PES_NEXT_TS_RANGE_ERR_SHIFT 15
#define BCHP_XPT_MEMDMA_MCPB_CH23_MISC_INTR_STATUS_PES_NEXT_TS_RANGE_ERR_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH23_MISC_INTR_STATUS :: OUTPUT_BTP_SENT [14:14] */
#define BCHP_XPT_MEMDMA_MCPB_CH23_MISC_INTR_STATUS_OUTPUT_BTP_SENT_MASK 0x00004000
#define BCHP_XPT_MEMDMA_MCPB_CH23_MISC_INTR_STATUS_OUTPUT_BTP_SENT_SHIFT 14
#define BCHP_XPT_MEMDMA_MCPB_CH23_MISC_INTR_STATUS_OUTPUT_BTP_SENT_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH23_MISC_INTR_STATUS :: RETRANSMISSION_DONE [13:13] */
#define BCHP_XPT_MEMDMA_MCPB_CH23_MISC_INTR_STATUS_RETRANSMISSION_DONE_MASK 0x00002000
#define BCHP_XPT_MEMDMA_MCPB_CH23_MISC_INTR_STATUS_RETRANSMISSION_DONE_SHIFT 13
#define BCHP_XPT_MEMDMA_MCPB_CH23_MISC_INTR_STATUS_RETRANSMISSION_DONE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH23_MISC_INTR_STATUS :: DESC_TAGID_MISMATCH [12:12] */
#define BCHP_XPT_MEMDMA_MCPB_CH23_MISC_INTR_STATUS_DESC_TAGID_MISMATCH_MASK 0x00001000
#define BCHP_XPT_MEMDMA_MCPB_CH23_MISC_INTR_STATUS_DESC_TAGID_MISMATCH_SHIFT 12
#define BCHP_XPT_MEMDMA_MCPB_CH23_MISC_INTR_STATUS_DESC_TAGID_MISMATCH_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH23_MISC_INTR_STATUS :: DATA_TAGID_MISMATCH [11:11] */
#define BCHP_XPT_MEMDMA_MCPB_CH23_MISC_INTR_STATUS_DATA_TAGID_MISMATCH_MASK 0x00000800
#define BCHP_XPT_MEMDMA_MCPB_CH23_MISC_INTR_STATUS_DATA_TAGID_MISMATCH_SHIFT 11
#define BCHP_XPT_MEMDMA_MCPB_CH23_MISC_INTR_STATUS_DATA_TAGID_MISMATCH_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH23_MISC_INTR_STATUS :: CRC_COMPARE_ERROR [10:10] */
#define BCHP_XPT_MEMDMA_MCPB_CH23_MISC_INTR_STATUS_CRC_COMPARE_ERROR_MASK 0x00000400
#define BCHP_XPT_MEMDMA_MCPB_CH23_MISC_INTR_STATUS_CRC_COMPARE_ERROR_SHIFT 10
#define BCHP_XPT_MEMDMA_MCPB_CH23_MISC_INTR_STATUS_CRC_COMPARE_ERROR_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH23_MISC_INTR_STATUS :: ASF_LEN_ERROR [09:09] */
#define BCHP_XPT_MEMDMA_MCPB_CH23_MISC_INTR_STATUS_ASF_LEN_ERROR_MASK 0x00000200
#define BCHP_XPT_MEMDMA_MCPB_CH23_MISC_INTR_STATUS_ASF_LEN_ERROR_SHIFT 9
#define BCHP_XPT_MEMDMA_MCPB_CH23_MISC_INTR_STATUS_ASF_LEN_ERROR_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH23_MISC_INTR_STATUS :: ASF_COMPRESSED_DATA_RECEIVED [08:08] */
#define BCHP_XPT_MEMDMA_MCPB_CH23_MISC_INTR_STATUS_ASF_COMPRESSED_DATA_RECEIVED_MASK 0x00000100
#define BCHP_XPT_MEMDMA_MCPB_CH23_MISC_INTR_STATUS_ASF_COMPRESSED_DATA_RECEIVED_SHIFT 8
#define BCHP_XPT_MEMDMA_MCPB_CH23_MISC_INTR_STATUS_ASF_COMPRESSED_DATA_RECEIVED_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH23_MISC_INTR_STATUS :: ASF_PROTOCOL_ERR [07:07] */
#define BCHP_XPT_MEMDMA_MCPB_CH23_MISC_INTR_STATUS_ASF_PROTOCOL_ERR_MASK 0x00000080
#define BCHP_XPT_MEMDMA_MCPB_CH23_MISC_INTR_STATUS_ASF_PROTOCOL_ERR_SHIFT 7
#define BCHP_XPT_MEMDMA_MCPB_CH23_MISC_INTR_STATUS_ASF_PROTOCOL_ERR_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH23_MISC_INTR_STATUS :: ASF_PADDING_LEN_ERR [06:06] */
#define BCHP_XPT_MEMDMA_MCPB_CH23_MISC_INTR_STATUS_ASF_PADDING_LEN_ERR_MASK 0x00000040
#define BCHP_XPT_MEMDMA_MCPB_CH23_MISC_INTR_STATUS_ASF_PADDING_LEN_ERR_SHIFT 6
#define BCHP_XPT_MEMDMA_MCPB_CH23_MISC_INTR_STATUS_ASF_PADDING_LEN_ERR_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH23_MISC_INTR_STATUS :: PAUSE_AT_DESC_READ [05:05] */
#define BCHP_XPT_MEMDMA_MCPB_CH23_MISC_INTR_STATUS_PAUSE_AT_DESC_READ_MASK 0x00000020
#define BCHP_XPT_MEMDMA_MCPB_CH23_MISC_INTR_STATUS_PAUSE_AT_DESC_READ_SHIFT 5
#define BCHP_XPT_MEMDMA_MCPB_CH23_MISC_INTR_STATUS_PAUSE_AT_DESC_READ_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH23_MISC_INTR_STATUS :: PAUSE_AFTER_GROUP_OF_PACKETS [04:04] */
#define BCHP_XPT_MEMDMA_MCPB_CH23_MISC_INTR_STATUS_PAUSE_AFTER_GROUP_OF_PACKETS_MASK 0x00000010
#define BCHP_XPT_MEMDMA_MCPB_CH23_MISC_INTR_STATUS_PAUSE_AFTER_GROUP_OF_PACKETS_SHIFT 4
#define BCHP_XPT_MEMDMA_MCPB_CH23_MISC_INTR_STATUS_PAUSE_AFTER_GROUP_OF_PACKETS_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH23_MISC_INTR_STATUS :: TS_PARITY_ERROR [03:03] */
#define BCHP_XPT_MEMDMA_MCPB_CH23_MISC_INTR_STATUS_TS_PARITY_ERROR_MASK 0x00000008
#define BCHP_XPT_MEMDMA_MCPB_CH23_MISC_INTR_STATUS_TS_PARITY_ERROR_SHIFT 3
#define BCHP_XPT_MEMDMA_MCPB_CH23_MISC_INTR_STATUS_TS_PARITY_ERROR_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH23_MISC_INTR_STATUS :: PA2_VALID [02:02] */
#define BCHP_XPT_MEMDMA_MCPB_CH23_MISC_INTR_STATUS_PA2_VALID_MASK  0x00000004
#define BCHP_XPT_MEMDMA_MCPB_CH23_MISC_INTR_STATUS_PA2_VALID_SHIFT 2
#define BCHP_XPT_MEMDMA_MCPB_CH23_MISC_INTR_STATUS_PA2_VALID_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH23_MISC_INTR_STATUS :: PA1_VALID [01:01] */
#define BCHP_XPT_MEMDMA_MCPB_CH23_MISC_INTR_STATUS_PA1_VALID_MASK  0x00000002
#define BCHP_XPT_MEMDMA_MCPB_CH23_MISC_INTR_STATUS_PA1_VALID_SHIFT 1
#define BCHP_XPT_MEMDMA_MCPB_CH23_MISC_INTR_STATUS_PA1_VALID_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH23_MISC_INTR_STATUS :: OOS [00:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH23_MISC_INTR_STATUS_OOS_MASK        0x00000001
#define BCHP_XPT_MEMDMA_MCPB_CH23_MISC_INTR_STATUS_OOS_SHIFT       0
#define BCHP_XPT_MEMDMA_MCPB_CH23_MISC_INTR_STATUS_OOS_DEFAULT     0x00000000

/***************************************************************************
 *CH24_MISC_INTR_STATUS - Misc interrupt status field for MCPB channel 24
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: CH24_MISC_INTR_STATUS :: reserved0 [31:16] */
#define BCHP_XPT_MEMDMA_MCPB_CH24_MISC_INTR_STATUS_reserved0_MASK  0xffff0000
#define BCHP_XPT_MEMDMA_MCPB_CH24_MISC_INTR_STATUS_reserved0_SHIFT 16

/* XPT_MEMDMA_MCPB :: CH24_MISC_INTR_STATUS :: PES_NEXT_TS_RANGE_ERR [15:15] */
#define BCHP_XPT_MEMDMA_MCPB_CH24_MISC_INTR_STATUS_PES_NEXT_TS_RANGE_ERR_MASK 0x00008000
#define BCHP_XPT_MEMDMA_MCPB_CH24_MISC_INTR_STATUS_PES_NEXT_TS_RANGE_ERR_SHIFT 15
#define BCHP_XPT_MEMDMA_MCPB_CH24_MISC_INTR_STATUS_PES_NEXT_TS_RANGE_ERR_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH24_MISC_INTR_STATUS :: OUTPUT_BTP_SENT [14:14] */
#define BCHP_XPT_MEMDMA_MCPB_CH24_MISC_INTR_STATUS_OUTPUT_BTP_SENT_MASK 0x00004000
#define BCHP_XPT_MEMDMA_MCPB_CH24_MISC_INTR_STATUS_OUTPUT_BTP_SENT_SHIFT 14
#define BCHP_XPT_MEMDMA_MCPB_CH24_MISC_INTR_STATUS_OUTPUT_BTP_SENT_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH24_MISC_INTR_STATUS :: RETRANSMISSION_DONE [13:13] */
#define BCHP_XPT_MEMDMA_MCPB_CH24_MISC_INTR_STATUS_RETRANSMISSION_DONE_MASK 0x00002000
#define BCHP_XPT_MEMDMA_MCPB_CH24_MISC_INTR_STATUS_RETRANSMISSION_DONE_SHIFT 13
#define BCHP_XPT_MEMDMA_MCPB_CH24_MISC_INTR_STATUS_RETRANSMISSION_DONE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH24_MISC_INTR_STATUS :: DESC_TAGID_MISMATCH [12:12] */
#define BCHP_XPT_MEMDMA_MCPB_CH24_MISC_INTR_STATUS_DESC_TAGID_MISMATCH_MASK 0x00001000
#define BCHP_XPT_MEMDMA_MCPB_CH24_MISC_INTR_STATUS_DESC_TAGID_MISMATCH_SHIFT 12
#define BCHP_XPT_MEMDMA_MCPB_CH24_MISC_INTR_STATUS_DESC_TAGID_MISMATCH_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH24_MISC_INTR_STATUS :: DATA_TAGID_MISMATCH [11:11] */
#define BCHP_XPT_MEMDMA_MCPB_CH24_MISC_INTR_STATUS_DATA_TAGID_MISMATCH_MASK 0x00000800
#define BCHP_XPT_MEMDMA_MCPB_CH24_MISC_INTR_STATUS_DATA_TAGID_MISMATCH_SHIFT 11
#define BCHP_XPT_MEMDMA_MCPB_CH24_MISC_INTR_STATUS_DATA_TAGID_MISMATCH_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH24_MISC_INTR_STATUS :: CRC_COMPARE_ERROR [10:10] */
#define BCHP_XPT_MEMDMA_MCPB_CH24_MISC_INTR_STATUS_CRC_COMPARE_ERROR_MASK 0x00000400
#define BCHP_XPT_MEMDMA_MCPB_CH24_MISC_INTR_STATUS_CRC_COMPARE_ERROR_SHIFT 10
#define BCHP_XPT_MEMDMA_MCPB_CH24_MISC_INTR_STATUS_CRC_COMPARE_ERROR_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH24_MISC_INTR_STATUS :: ASF_LEN_ERROR [09:09] */
#define BCHP_XPT_MEMDMA_MCPB_CH24_MISC_INTR_STATUS_ASF_LEN_ERROR_MASK 0x00000200
#define BCHP_XPT_MEMDMA_MCPB_CH24_MISC_INTR_STATUS_ASF_LEN_ERROR_SHIFT 9
#define BCHP_XPT_MEMDMA_MCPB_CH24_MISC_INTR_STATUS_ASF_LEN_ERROR_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH24_MISC_INTR_STATUS :: ASF_COMPRESSED_DATA_RECEIVED [08:08] */
#define BCHP_XPT_MEMDMA_MCPB_CH24_MISC_INTR_STATUS_ASF_COMPRESSED_DATA_RECEIVED_MASK 0x00000100
#define BCHP_XPT_MEMDMA_MCPB_CH24_MISC_INTR_STATUS_ASF_COMPRESSED_DATA_RECEIVED_SHIFT 8
#define BCHP_XPT_MEMDMA_MCPB_CH24_MISC_INTR_STATUS_ASF_COMPRESSED_DATA_RECEIVED_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH24_MISC_INTR_STATUS :: ASF_PROTOCOL_ERR [07:07] */
#define BCHP_XPT_MEMDMA_MCPB_CH24_MISC_INTR_STATUS_ASF_PROTOCOL_ERR_MASK 0x00000080
#define BCHP_XPT_MEMDMA_MCPB_CH24_MISC_INTR_STATUS_ASF_PROTOCOL_ERR_SHIFT 7
#define BCHP_XPT_MEMDMA_MCPB_CH24_MISC_INTR_STATUS_ASF_PROTOCOL_ERR_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH24_MISC_INTR_STATUS :: ASF_PADDING_LEN_ERR [06:06] */
#define BCHP_XPT_MEMDMA_MCPB_CH24_MISC_INTR_STATUS_ASF_PADDING_LEN_ERR_MASK 0x00000040
#define BCHP_XPT_MEMDMA_MCPB_CH24_MISC_INTR_STATUS_ASF_PADDING_LEN_ERR_SHIFT 6
#define BCHP_XPT_MEMDMA_MCPB_CH24_MISC_INTR_STATUS_ASF_PADDING_LEN_ERR_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH24_MISC_INTR_STATUS :: PAUSE_AT_DESC_READ [05:05] */
#define BCHP_XPT_MEMDMA_MCPB_CH24_MISC_INTR_STATUS_PAUSE_AT_DESC_READ_MASK 0x00000020
#define BCHP_XPT_MEMDMA_MCPB_CH24_MISC_INTR_STATUS_PAUSE_AT_DESC_READ_SHIFT 5
#define BCHP_XPT_MEMDMA_MCPB_CH24_MISC_INTR_STATUS_PAUSE_AT_DESC_READ_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH24_MISC_INTR_STATUS :: PAUSE_AFTER_GROUP_OF_PACKETS [04:04] */
#define BCHP_XPT_MEMDMA_MCPB_CH24_MISC_INTR_STATUS_PAUSE_AFTER_GROUP_OF_PACKETS_MASK 0x00000010
#define BCHP_XPT_MEMDMA_MCPB_CH24_MISC_INTR_STATUS_PAUSE_AFTER_GROUP_OF_PACKETS_SHIFT 4
#define BCHP_XPT_MEMDMA_MCPB_CH24_MISC_INTR_STATUS_PAUSE_AFTER_GROUP_OF_PACKETS_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH24_MISC_INTR_STATUS :: TS_PARITY_ERROR [03:03] */
#define BCHP_XPT_MEMDMA_MCPB_CH24_MISC_INTR_STATUS_TS_PARITY_ERROR_MASK 0x00000008
#define BCHP_XPT_MEMDMA_MCPB_CH24_MISC_INTR_STATUS_TS_PARITY_ERROR_SHIFT 3
#define BCHP_XPT_MEMDMA_MCPB_CH24_MISC_INTR_STATUS_TS_PARITY_ERROR_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH24_MISC_INTR_STATUS :: PA2_VALID [02:02] */
#define BCHP_XPT_MEMDMA_MCPB_CH24_MISC_INTR_STATUS_PA2_VALID_MASK  0x00000004
#define BCHP_XPT_MEMDMA_MCPB_CH24_MISC_INTR_STATUS_PA2_VALID_SHIFT 2
#define BCHP_XPT_MEMDMA_MCPB_CH24_MISC_INTR_STATUS_PA2_VALID_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH24_MISC_INTR_STATUS :: PA1_VALID [01:01] */
#define BCHP_XPT_MEMDMA_MCPB_CH24_MISC_INTR_STATUS_PA1_VALID_MASK  0x00000002
#define BCHP_XPT_MEMDMA_MCPB_CH24_MISC_INTR_STATUS_PA1_VALID_SHIFT 1
#define BCHP_XPT_MEMDMA_MCPB_CH24_MISC_INTR_STATUS_PA1_VALID_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH24_MISC_INTR_STATUS :: OOS [00:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH24_MISC_INTR_STATUS_OOS_MASK        0x00000001
#define BCHP_XPT_MEMDMA_MCPB_CH24_MISC_INTR_STATUS_OOS_SHIFT       0
#define BCHP_XPT_MEMDMA_MCPB_CH24_MISC_INTR_STATUS_OOS_DEFAULT     0x00000000

/***************************************************************************
 *CH25_MISC_INTR_STATUS - Misc interrupt status field for MCPB channel 25
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: CH25_MISC_INTR_STATUS :: reserved0 [31:16] */
#define BCHP_XPT_MEMDMA_MCPB_CH25_MISC_INTR_STATUS_reserved0_MASK  0xffff0000
#define BCHP_XPT_MEMDMA_MCPB_CH25_MISC_INTR_STATUS_reserved0_SHIFT 16

/* XPT_MEMDMA_MCPB :: CH25_MISC_INTR_STATUS :: PES_NEXT_TS_RANGE_ERR [15:15] */
#define BCHP_XPT_MEMDMA_MCPB_CH25_MISC_INTR_STATUS_PES_NEXT_TS_RANGE_ERR_MASK 0x00008000
#define BCHP_XPT_MEMDMA_MCPB_CH25_MISC_INTR_STATUS_PES_NEXT_TS_RANGE_ERR_SHIFT 15
#define BCHP_XPT_MEMDMA_MCPB_CH25_MISC_INTR_STATUS_PES_NEXT_TS_RANGE_ERR_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH25_MISC_INTR_STATUS :: OUTPUT_BTP_SENT [14:14] */
#define BCHP_XPT_MEMDMA_MCPB_CH25_MISC_INTR_STATUS_OUTPUT_BTP_SENT_MASK 0x00004000
#define BCHP_XPT_MEMDMA_MCPB_CH25_MISC_INTR_STATUS_OUTPUT_BTP_SENT_SHIFT 14
#define BCHP_XPT_MEMDMA_MCPB_CH25_MISC_INTR_STATUS_OUTPUT_BTP_SENT_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH25_MISC_INTR_STATUS :: RETRANSMISSION_DONE [13:13] */
#define BCHP_XPT_MEMDMA_MCPB_CH25_MISC_INTR_STATUS_RETRANSMISSION_DONE_MASK 0x00002000
#define BCHP_XPT_MEMDMA_MCPB_CH25_MISC_INTR_STATUS_RETRANSMISSION_DONE_SHIFT 13
#define BCHP_XPT_MEMDMA_MCPB_CH25_MISC_INTR_STATUS_RETRANSMISSION_DONE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH25_MISC_INTR_STATUS :: DESC_TAGID_MISMATCH [12:12] */
#define BCHP_XPT_MEMDMA_MCPB_CH25_MISC_INTR_STATUS_DESC_TAGID_MISMATCH_MASK 0x00001000
#define BCHP_XPT_MEMDMA_MCPB_CH25_MISC_INTR_STATUS_DESC_TAGID_MISMATCH_SHIFT 12
#define BCHP_XPT_MEMDMA_MCPB_CH25_MISC_INTR_STATUS_DESC_TAGID_MISMATCH_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH25_MISC_INTR_STATUS :: DATA_TAGID_MISMATCH [11:11] */
#define BCHP_XPT_MEMDMA_MCPB_CH25_MISC_INTR_STATUS_DATA_TAGID_MISMATCH_MASK 0x00000800
#define BCHP_XPT_MEMDMA_MCPB_CH25_MISC_INTR_STATUS_DATA_TAGID_MISMATCH_SHIFT 11
#define BCHP_XPT_MEMDMA_MCPB_CH25_MISC_INTR_STATUS_DATA_TAGID_MISMATCH_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH25_MISC_INTR_STATUS :: CRC_COMPARE_ERROR [10:10] */
#define BCHP_XPT_MEMDMA_MCPB_CH25_MISC_INTR_STATUS_CRC_COMPARE_ERROR_MASK 0x00000400
#define BCHP_XPT_MEMDMA_MCPB_CH25_MISC_INTR_STATUS_CRC_COMPARE_ERROR_SHIFT 10
#define BCHP_XPT_MEMDMA_MCPB_CH25_MISC_INTR_STATUS_CRC_COMPARE_ERROR_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH25_MISC_INTR_STATUS :: ASF_LEN_ERROR [09:09] */
#define BCHP_XPT_MEMDMA_MCPB_CH25_MISC_INTR_STATUS_ASF_LEN_ERROR_MASK 0x00000200
#define BCHP_XPT_MEMDMA_MCPB_CH25_MISC_INTR_STATUS_ASF_LEN_ERROR_SHIFT 9
#define BCHP_XPT_MEMDMA_MCPB_CH25_MISC_INTR_STATUS_ASF_LEN_ERROR_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH25_MISC_INTR_STATUS :: ASF_COMPRESSED_DATA_RECEIVED [08:08] */
#define BCHP_XPT_MEMDMA_MCPB_CH25_MISC_INTR_STATUS_ASF_COMPRESSED_DATA_RECEIVED_MASK 0x00000100
#define BCHP_XPT_MEMDMA_MCPB_CH25_MISC_INTR_STATUS_ASF_COMPRESSED_DATA_RECEIVED_SHIFT 8
#define BCHP_XPT_MEMDMA_MCPB_CH25_MISC_INTR_STATUS_ASF_COMPRESSED_DATA_RECEIVED_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH25_MISC_INTR_STATUS :: ASF_PROTOCOL_ERR [07:07] */
#define BCHP_XPT_MEMDMA_MCPB_CH25_MISC_INTR_STATUS_ASF_PROTOCOL_ERR_MASK 0x00000080
#define BCHP_XPT_MEMDMA_MCPB_CH25_MISC_INTR_STATUS_ASF_PROTOCOL_ERR_SHIFT 7
#define BCHP_XPT_MEMDMA_MCPB_CH25_MISC_INTR_STATUS_ASF_PROTOCOL_ERR_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH25_MISC_INTR_STATUS :: ASF_PADDING_LEN_ERR [06:06] */
#define BCHP_XPT_MEMDMA_MCPB_CH25_MISC_INTR_STATUS_ASF_PADDING_LEN_ERR_MASK 0x00000040
#define BCHP_XPT_MEMDMA_MCPB_CH25_MISC_INTR_STATUS_ASF_PADDING_LEN_ERR_SHIFT 6
#define BCHP_XPT_MEMDMA_MCPB_CH25_MISC_INTR_STATUS_ASF_PADDING_LEN_ERR_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH25_MISC_INTR_STATUS :: PAUSE_AT_DESC_READ [05:05] */
#define BCHP_XPT_MEMDMA_MCPB_CH25_MISC_INTR_STATUS_PAUSE_AT_DESC_READ_MASK 0x00000020
#define BCHP_XPT_MEMDMA_MCPB_CH25_MISC_INTR_STATUS_PAUSE_AT_DESC_READ_SHIFT 5
#define BCHP_XPT_MEMDMA_MCPB_CH25_MISC_INTR_STATUS_PAUSE_AT_DESC_READ_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH25_MISC_INTR_STATUS :: PAUSE_AFTER_GROUP_OF_PACKETS [04:04] */
#define BCHP_XPT_MEMDMA_MCPB_CH25_MISC_INTR_STATUS_PAUSE_AFTER_GROUP_OF_PACKETS_MASK 0x00000010
#define BCHP_XPT_MEMDMA_MCPB_CH25_MISC_INTR_STATUS_PAUSE_AFTER_GROUP_OF_PACKETS_SHIFT 4
#define BCHP_XPT_MEMDMA_MCPB_CH25_MISC_INTR_STATUS_PAUSE_AFTER_GROUP_OF_PACKETS_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH25_MISC_INTR_STATUS :: TS_PARITY_ERROR [03:03] */
#define BCHP_XPT_MEMDMA_MCPB_CH25_MISC_INTR_STATUS_TS_PARITY_ERROR_MASK 0x00000008
#define BCHP_XPT_MEMDMA_MCPB_CH25_MISC_INTR_STATUS_TS_PARITY_ERROR_SHIFT 3
#define BCHP_XPT_MEMDMA_MCPB_CH25_MISC_INTR_STATUS_TS_PARITY_ERROR_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH25_MISC_INTR_STATUS :: PA2_VALID [02:02] */
#define BCHP_XPT_MEMDMA_MCPB_CH25_MISC_INTR_STATUS_PA2_VALID_MASK  0x00000004
#define BCHP_XPT_MEMDMA_MCPB_CH25_MISC_INTR_STATUS_PA2_VALID_SHIFT 2
#define BCHP_XPT_MEMDMA_MCPB_CH25_MISC_INTR_STATUS_PA2_VALID_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH25_MISC_INTR_STATUS :: PA1_VALID [01:01] */
#define BCHP_XPT_MEMDMA_MCPB_CH25_MISC_INTR_STATUS_PA1_VALID_MASK  0x00000002
#define BCHP_XPT_MEMDMA_MCPB_CH25_MISC_INTR_STATUS_PA1_VALID_SHIFT 1
#define BCHP_XPT_MEMDMA_MCPB_CH25_MISC_INTR_STATUS_PA1_VALID_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH25_MISC_INTR_STATUS :: OOS [00:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH25_MISC_INTR_STATUS_OOS_MASK        0x00000001
#define BCHP_XPT_MEMDMA_MCPB_CH25_MISC_INTR_STATUS_OOS_SHIFT       0
#define BCHP_XPT_MEMDMA_MCPB_CH25_MISC_INTR_STATUS_OOS_DEFAULT     0x00000000

/***************************************************************************
 *CH26_MISC_INTR_STATUS - Misc interrupt status field for MCPB channel 26
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: CH26_MISC_INTR_STATUS :: reserved0 [31:16] */
#define BCHP_XPT_MEMDMA_MCPB_CH26_MISC_INTR_STATUS_reserved0_MASK  0xffff0000
#define BCHP_XPT_MEMDMA_MCPB_CH26_MISC_INTR_STATUS_reserved0_SHIFT 16

/* XPT_MEMDMA_MCPB :: CH26_MISC_INTR_STATUS :: PES_NEXT_TS_RANGE_ERR [15:15] */
#define BCHP_XPT_MEMDMA_MCPB_CH26_MISC_INTR_STATUS_PES_NEXT_TS_RANGE_ERR_MASK 0x00008000
#define BCHP_XPT_MEMDMA_MCPB_CH26_MISC_INTR_STATUS_PES_NEXT_TS_RANGE_ERR_SHIFT 15
#define BCHP_XPT_MEMDMA_MCPB_CH26_MISC_INTR_STATUS_PES_NEXT_TS_RANGE_ERR_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH26_MISC_INTR_STATUS :: OUTPUT_BTP_SENT [14:14] */
#define BCHP_XPT_MEMDMA_MCPB_CH26_MISC_INTR_STATUS_OUTPUT_BTP_SENT_MASK 0x00004000
#define BCHP_XPT_MEMDMA_MCPB_CH26_MISC_INTR_STATUS_OUTPUT_BTP_SENT_SHIFT 14
#define BCHP_XPT_MEMDMA_MCPB_CH26_MISC_INTR_STATUS_OUTPUT_BTP_SENT_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH26_MISC_INTR_STATUS :: RETRANSMISSION_DONE [13:13] */
#define BCHP_XPT_MEMDMA_MCPB_CH26_MISC_INTR_STATUS_RETRANSMISSION_DONE_MASK 0x00002000
#define BCHP_XPT_MEMDMA_MCPB_CH26_MISC_INTR_STATUS_RETRANSMISSION_DONE_SHIFT 13
#define BCHP_XPT_MEMDMA_MCPB_CH26_MISC_INTR_STATUS_RETRANSMISSION_DONE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH26_MISC_INTR_STATUS :: DESC_TAGID_MISMATCH [12:12] */
#define BCHP_XPT_MEMDMA_MCPB_CH26_MISC_INTR_STATUS_DESC_TAGID_MISMATCH_MASK 0x00001000
#define BCHP_XPT_MEMDMA_MCPB_CH26_MISC_INTR_STATUS_DESC_TAGID_MISMATCH_SHIFT 12
#define BCHP_XPT_MEMDMA_MCPB_CH26_MISC_INTR_STATUS_DESC_TAGID_MISMATCH_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH26_MISC_INTR_STATUS :: DATA_TAGID_MISMATCH [11:11] */
#define BCHP_XPT_MEMDMA_MCPB_CH26_MISC_INTR_STATUS_DATA_TAGID_MISMATCH_MASK 0x00000800
#define BCHP_XPT_MEMDMA_MCPB_CH26_MISC_INTR_STATUS_DATA_TAGID_MISMATCH_SHIFT 11
#define BCHP_XPT_MEMDMA_MCPB_CH26_MISC_INTR_STATUS_DATA_TAGID_MISMATCH_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH26_MISC_INTR_STATUS :: CRC_COMPARE_ERROR [10:10] */
#define BCHP_XPT_MEMDMA_MCPB_CH26_MISC_INTR_STATUS_CRC_COMPARE_ERROR_MASK 0x00000400
#define BCHP_XPT_MEMDMA_MCPB_CH26_MISC_INTR_STATUS_CRC_COMPARE_ERROR_SHIFT 10
#define BCHP_XPT_MEMDMA_MCPB_CH26_MISC_INTR_STATUS_CRC_COMPARE_ERROR_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH26_MISC_INTR_STATUS :: ASF_LEN_ERROR [09:09] */
#define BCHP_XPT_MEMDMA_MCPB_CH26_MISC_INTR_STATUS_ASF_LEN_ERROR_MASK 0x00000200
#define BCHP_XPT_MEMDMA_MCPB_CH26_MISC_INTR_STATUS_ASF_LEN_ERROR_SHIFT 9
#define BCHP_XPT_MEMDMA_MCPB_CH26_MISC_INTR_STATUS_ASF_LEN_ERROR_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH26_MISC_INTR_STATUS :: ASF_COMPRESSED_DATA_RECEIVED [08:08] */
#define BCHP_XPT_MEMDMA_MCPB_CH26_MISC_INTR_STATUS_ASF_COMPRESSED_DATA_RECEIVED_MASK 0x00000100
#define BCHP_XPT_MEMDMA_MCPB_CH26_MISC_INTR_STATUS_ASF_COMPRESSED_DATA_RECEIVED_SHIFT 8
#define BCHP_XPT_MEMDMA_MCPB_CH26_MISC_INTR_STATUS_ASF_COMPRESSED_DATA_RECEIVED_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH26_MISC_INTR_STATUS :: ASF_PROTOCOL_ERR [07:07] */
#define BCHP_XPT_MEMDMA_MCPB_CH26_MISC_INTR_STATUS_ASF_PROTOCOL_ERR_MASK 0x00000080
#define BCHP_XPT_MEMDMA_MCPB_CH26_MISC_INTR_STATUS_ASF_PROTOCOL_ERR_SHIFT 7
#define BCHP_XPT_MEMDMA_MCPB_CH26_MISC_INTR_STATUS_ASF_PROTOCOL_ERR_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH26_MISC_INTR_STATUS :: ASF_PADDING_LEN_ERR [06:06] */
#define BCHP_XPT_MEMDMA_MCPB_CH26_MISC_INTR_STATUS_ASF_PADDING_LEN_ERR_MASK 0x00000040
#define BCHP_XPT_MEMDMA_MCPB_CH26_MISC_INTR_STATUS_ASF_PADDING_LEN_ERR_SHIFT 6
#define BCHP_XPT_MEMDMA_MCPB_CH26_MISC_INTR_STATUS_ASF_PADDING_LEN_ERR_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH26_MISC_INTR_STATUS :: PAUSE_AT_DESC_READ [05:05] */
#define BCHP_XPT_MEMDMA_MCPB_CH26_MISC_INTR_STATUS_PAUSE_AT_DESC_READ_MASK 0x00000020
#define BCHP_XPT_MEMDMA_MCPB_CH26_MISC_INTR_STATUS_PAUSE_AT_DESC_READ_SHIFT 5
#define BCHP_XPT_MEMDMA_MCPB_CH26_MISC_INTR_STATUS_PAUSE_AT_DESC_READ_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH26_MISC_INTR_STATUS :: PAUSE_AFTER_GROUP_OF_PACKETS [04:04] */
#define BCHP_XPT_MEMDMA_MCPB_CH26_MISC_INTR_STATUS_PAUSE_AFTER_GROUP_OF_PACKETS_MASK 0x00000010
#define BCHP_XPT_MEMDMA_MCPB_CH26_MISC_INTR_STATUS_PAUSE_AFTER_GROUP_OF_PACKETS_SHIFT 4
#define BCHP_XPT_MEMDMA_MCPB_CH26_MISC_INTR_STATUS_PAUSE_AFTER_GROUP_OF_PACKETS_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH26_MISC_INTR_STATUS :: TS_PARITY_ERROR [03:03] */
#define BCHP_XPT_MEMDMA_MCPB_CH26_MISC_INTR_STATUS_TS_PARITY_ERROR_MASK 0x00000008
#define BCHP_XPT_MEMDMA_MCPB_CH26_MISC_INTR_STATUS_TS_PARITY_ERROR_SHIFT 3
#define BCHP_XPT_MEMDMA_MCPB_CH26_MISC_INTR_STATUS_TS_PARITY_ERROR_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH26_MISC_INTR_STATUS :: PA2_VALID [02:02] */
#define BCHP_XPT_MEMDMA_MCPB_CH26_MISC_INTR_STATUS_PA2_VALID_MASK  0x00000004
#define BCHP_XPT_MEMDMA_MCPB_CH26_MISC_INTR_STATUS_PA2_VALID_SHIFT 2
#define BCHP_XPT_MEMDMA_MCPB_CH26_MISC_INTR_STATUS_PA2_VALID_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH26_MISC_INTR_STATUS :: PA1_VALID [01:01] */
#define BCHP_XPT_MEMDMA_MCPB_CH26_MISC_INTR_STATUS_PA1_VALID_MASK  0x00000002
#define BCHP_XPT_MEMDMA_MCPB_CH26_MISC_INTR_STATUS_PA1_VALID_SHIFT 1
#define BCHP_XPT_MEMDMA_MCPB_CH26_MISC_INTR_STATUS_PA1_VALID_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH26_MISC_INTR_STATUS :: OOS [00:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH26_MISC_INTR_STATUS_OOS_MASK        0x00000001
#define BCHP_XPT_MEMDMA_MCPB_CH26_MISC_INTR_STATUS_OOS_SHIFT       0
#define BCHP_XPT_MEMDMA_MCPB_CH26_MISC_INTR_STATUS_OOS_DEFAULT     0x00000000

/***************************************************************************
 *CH27_MISC_INTR_STATUS - Misc interrupt status field for MCPB channel 27
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: CH27_MISC_INTR_STATUS :: reserved0 [31:16] */
#define BCHP_XPT_MEMDMA_MCPB_CH27_MISC_INTR_STATUS_reserved0_MASK  0xffff0000
#define BCHP_XPT_MEMDMA_MCPB_CH27_MISC_INTR_STATUS_reserved0_SHIFT 16

/* XPT_MEMDMA_MCPB :: CH27_MISC_INTR_STATUS :: PES_NEXT_TS_RANGE_ERR [15:15] */
#define BCHP_XPT_MEMDMA_MCPB_CH27_MISC_INTR_STATUS_PES_NEXT_TS_RANGE_ERR_MASK 0x00008000
#define BCHP_XPT_MEMDMA_MCPB_CH27_MISC_INTR_STATUS_PES_NEXT_TS_RANGE_ERR_SHIFT 15
#define BCHP_XPT_MEMDMA_MCPB_CH27_MISC_INTR_STATUS_PES_NEXT_TS_RANGE_ERR_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH27_MISC_INTR_STATUS :: OUTPUT_BTP_SENT [14:14] */
#define BCHP_XPT_MEMDMA_MCPB_CH27_MISC_INTR_STATUS_OUTPUT_BTP_SENT_MASK 0x00004000
#define BCHP_XPT_MEMDMA_MCPB_CH27_MISC_INTR_STATUS_OUTPUT_BTP_SENT_SHIFT 14
#define BCHP_XPT_MEMDMA_MCPB_CH27_MISC_INTR_STATUS_OUTPUT_BTP_SENT_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH27_MISC_INTR_STATUS :: RETRANSMISSION_DONE [13:13] */
#define BCHP_XPT_MEMDMA_MCPB_CH27_MISC_INTR_STATUS_RETRANSMISSION_DONE_MASK 0x00002000
#define BCHP_XPT_MEMDMA_MCPB_CH27_MISC_INTR_STATUS_RETRANSMISSION_DONE_SHIFT 13
#define BCHP_XPT_MEMDMA_MCPB_CH27_MISC_INTR_STATUS_RETRANSMISSION_DONE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH27_MISC_INTR_STATUS :: DESC_TAGID_MISMATCH [12:12] */
#define BCHP_XPT_MEMDMA_MCPB_CH27_MISC_INTR_STATUS_DESC_TAGID_MISMATCH_MASK 0x00001000
#define BCHP_XPT_MEMDMA_MCPB_CH27_MISC_INTR_STATUS_DESC_TAGID_MISMATCH_SHIFT 12
#define BCHP_XPT_MEMDMA_MCPB_CH27_MISC_INTR_STATUS_DESC_TAGID_MISMATCH_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH27_MISC_INTR_STATUS :: DATA_TAGID_MISMATCH [11:11] */
#define BCHP_XPT_MEMDMA_MCPB_CH27_MISC_INTR_STATUS_DATA_TAGID_MISMATCH_MASK 0x00000800
#define BCHP_XPT_MEMDMA_MCPB_CH27_MISC_INTR_STATUS_DATA_TAGID_MISMATCH_SHIFT 11
#define BCHP_XPT_MEMDMA_MCPB_CH27_MISC_INTR_STATUS_DATA_TAGID_MISMATCH_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH27_MISC_INTR_STATUS :: CRC_COMPARE_ERROR [10:10] */
#define BCHP_XPT_MEMDMA_MCPB_CH27_MISC_INTR_STATUS_CRC_COMPARE_ERROR_MASK 0x00000400
#define BCHP_XPT_MEMDMA_MCPB_CH27_MISC_INTR_STATUS_CRC_COMPARE_ERROR_SHIFT 10
#define BCHP_XPT_MEMDMA_MCPB_CH27_MISC_INTR_STATUS_CRC_COMPARE_ERROR_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH27_MISC_INTR_STATUS :: ASF_LEN_ERROR [09:09] */
#define BCHP_XPT_MEMDMA_MCPB_CH27_MISC_INTR_STATUS_ASF_LEN_ERROR_MASK 0x00000200
#define BCHP_XPT_MEMDMA_MCPB_CH27_MISC_INTR_STATUS_ASF_LEN_ERROR_SHIFT 9
#define BCHP_XPT_MEMDMA_MCPB_CH27_MISC_INTR_STATUS_ASF_LEN_ERROR_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH27_MISC_INTR_STATUS :: ASF_COMPRESSED_DATA_RECEIVED [08:08] */
#define BCHP_XPT_MEMDMA_MCPB_CH27_MISC_INTR_STATUS_ASF_COMPRESSED_DATA_RECEIVED_MASK 0x00000100
#define BCHP_XPT_MEMDMA_MCPB_CH27_MISC_INTR_STATUS_ASF_COMPRESSED_DATA_RECEIVED_SHIFT 8
#define BCHP_XPT_MEMDMA_MCPB_CH27_MISC_INTR_STATUS_ASF_COMPRESSED_DATA_RECEIVED_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH27_MISC_INTR_STATUS :: ASF_PROTOCOL_ERR [07:07] */
#define BCHP_XPT_MEMDMA_MCPB_CH27_MISC_INTR_STATUS_ASF_PROTOCOL_ERR_MASK 0x00000080
#define BCHP_XPT_MEMDMA_MCPB_CH27_MISC_INTR_STATUS_ASF_PROTOCOL_ERR_SHIFT 7
#define BCHP_XPT_MEMDMA_MCPB_CH27_MISC_INTR_STATUS_ASF_PROTOCOL_ERR_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH27_MISC_INTR_STATUS :: ASF_PADDING_LEN_ERR [06:06] */
#define BCHP_XPT_MEMDMA_MCPB_CH27_MISC_INTR_STATUS_ASF_PADDING_LEN_ERR_MASK 0x00000040
#define BCHP_XPT_MEMDMA_MCPB_CH27_MISC_INTR_STATUS_ASF_PADDING_LEN_ERR_SHIFT 6
#define BCHP_XPT_MEMDMA_MCPB_CH27_MISC_INTR_STATUS_ASF_PADDING_LEN_ERR_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH27_MISC_INTR_STATUS :: PAUSE_AT_DESC_READ [05:05] */
#define BCHP_XPT_MEMDMA_MCPB_CH27_MISC_INTR_STATUS_PAUSE_AT_DESC_READ_MASK 0x00000020
#define BCHP_XPT_MEMDMA_MCPB_CH27_MISC_INTR_STATUS_PAUSE_AT_DESC_READ_SHIFT 5
#define BCHP_XPT_MEMDMA_MCPB_CH27_MISC_INTR_STATUS_PAUSE_AT_DESC_READ_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH27_MISC_INTR_STATUS :: PAUSE_AFTER_GROUP_OF_PACKETS [04:04] */
#define BCHP_XPT_MEMDMA_MCPB_CH27_MISC_INTR_STATUS_PAUSE_AFTER_GROUP_OF_PACKETS_MASK 0x00000010
#define BCHP_XPT_MEMDMA_MCPB_CH27_MISC_INTR_STATUS_PAUSE_AFTER_GROUP_OF_PACKETS_SHIFT 4
#define BCHP_XPT_MEMDMA_MCPB_CH27_MISC_INTR_STATUS_PAUSE_AFTER_GROUP_OF_PACKETS_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH27_MISC_INTR_STATUS :: TS_PARITY_ERROR [03:03] */
#define BCHP_XPT_MEMDMA_MCPB_CH27_MISC_INTR_STATUS_TS_PARITY_ERROR_MASK 0x00000008
#define BCHP_XPT_MEMDMA_MCPB_CH27_MISC_INTR_STATUS_TS_PARITY_ERROR_SHIFT 3
#define BCHP_XPT_MEMDMA_MCPB_CH27_MISC_INTR_STATUS_TS_PARITY_ERROR_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH27_MISC_INTR_STATUS :: PA2_VALID [02:02] */
#define BCHP_XPT_MEMDMA_MCPB_CH27_MISC_INTR_STATUS_PA2_VALID_MASK  0x00000004
#define BCHP_XPT_MEMDMA_MCPB_CH27_MISC_INTR_STATUS_PA2_VALID_SHIFT 2
#define BCHP_XPT_MEMDMA_MCPB_CH27_MISC_INTR_STATUS_PA2_VALID_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH27_MISC_INTR_STATUS :: PA1_VALID [01:01] */
#define BCHP_XPT_MEMDMA_MCPB_CH27_MISC_INTR_STATUS_PA1_VALID_MASK  0x00000002
#define BCHP_XPT_MEMDMA_MCPB_CH27_MISC_INTR_STATUS_PA1_VALID_SHIFT 1
#define BCHP_XPT_MEMDMA_MCPB_CH27_MISC_INTR_STATUS_PA1_VALID_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH27_MISC_INTR_STATUS :: OOS [00:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH27_MISC_INTR_STATUS_OOS_MASK        0x00000001
#define BCHP_XPT_MEMDMA_MCPB_CH27_MISC_INTR_STATUS_OOS_SHIFT       0
#define BCHP_XPT_MEMDMA_MCPB_CH27_MISC_INTR_STATUS_OOS_DEFAULT     0x00000000

/***************************************************************************
 *CH28_MISC_INTR_STATUS - Misc interrupt status field for MCPB channel 28
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: CH28_MISC_INTR_STATUS :: reserved0 [31:16] */
#define BCHP_XPT_MEMDMA_MCPB_CH28_MISC_INTR_STATUS_reserved0_MASK  0xffff0000
#define BCHP_XPT_MEMDMA_MCPB_CH28_MISC_INTR_STATUS_reserved0_SHIFT 16

/* XPT_MEMDMA_MCPB :: CH28_MISC_INTR_STATUS :: PES_NEXT_TS_RANGE_ERR [15:15] */
#define BCHP_XPT_MEMDMA_MCPB_CH28_MISC_INTR_STATUS_PES_NEXT_TS_RANGE_ERR_MASK 0x00008000
#define BCHP_XPT_MEMDMA_MCPB_CH28_MISC_INTR_STATUS_PES_NEXT_TS_RANGE_ERR_SHIFT 15
#define BCHP_XPT_MEMDMA_MCPB_CH28_MISC_INTR_STATUS_PES_NEXT_TS_RANGE_ERR_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH28_MISC_INTR_STATUS :: OUTPUT_BTP_SENT [14:14] */
#define BCHP_XPT_MEMDMA_MCPB_CH28_MISC_INTR_STATUS_OUTPUT_BTP_SENT_MASK 0x00004000
#define BCHP_XPT_MEMDMA_MCPB_CH28_MISC_INTR_STATUS_OUTPUT_BTP_SENT_SHIFT 14
#define BCHP_XPT_MEMDMA_MCPB_CH28_MISC_INTR_STATUS_OUTPUT_BTP_SENT_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH28_MISC_INTR_STATUS :: RETRANSMISSION_DONE [13:13] */
#define BCHP_XPT_MEMDMA_MCPB_CH28_MISC_INTR_STATUS_RETRANSMISSION_DONE_MASK 0x00002000
#define BCHP_XPT_MEMDMA_MCPB_CH28_MISC_INTR_STATUS_RETRANSMISSION_DONE_SHIFT 13
#define BCHP_XPT_MEMDMA_MCPB_CH28_MISC_INTR_STATUS_RETRANSMISSION_DONE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH28_MISC_INTR_STATUS :: DESC_TAGID_MISMATCH [12:12] */
#define BCHP_XPT_MEMDMA_MCPB_CH28_MISC_INTR_STATUS_DESC_TAGID_MISMATCH_MASK 0x00001000
#define BCHP_XPT_MEMDMA_MCPB_CH28_MISC_INTR_STATUS_DESC_TAGID_MISMATCH_SHIFT 12
#define BCHP_XPT_MEMDMA_MCPB_CH28_MISC_INTR_STATUS_DESC_TAGID_MISMATCH_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH28_MISC_INTR_STATUS :: DATA_TAGID_MISMATCH [11:11] */
#define BCHP_XPT_MEMDMA_MCPB_CH28_MISC_INTR_STATUS_DATA_TAGID_MISMATCH_MASK 0x00000800
#define BCHP_XPT_MEMDMA_MCPB_CH28_MISC_INTR_STATUS_DATA_TAGID_MISMATCH_SHIFT 11
#define BCHP_XPT_MEMDMA_MCPB_CH28_MISC_INTR_STATUS_DATA_TAGID_MISMATCH_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH28_MISC_INTR_STATUS :: CRC_COMPARE_ERROR [10:10] */
#define BCHP_XPT_MEMDMA_MCPB_CH28_MISC_INTR_STATUS_CRC_COMPARE_ERROR_MASK 0x00000400
#define BCHP_XPT_MEMDMA_MCPB_CH28_MISC_INTR_STATUS_CRC_COMPARE_ERROR_SHIFT 10
#define BCHP_XPT_MEMDMA_MCPB_CH28_MISC_INTR_STATUS_CRC_COMPARE_ERROR_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH28_MISC_INTR_STATUS :: ASF_LEN_ERROR [09:09] */
#define BCHP_XPT_MEMDMA_MCPB_CH28_MISC_INTR_STATUS_ASF_LEN_ERROR_MASK 0x00000200
#define BCHP_XPT_MEMDMA_MCPB_CH28_MISC_INTR_STATUS_ASF_LEN_ERROR_SHIFT 9
#define BCHP_XPT_MEMDMA_MCPB_CH28_MISC_INTR_STATUS_ASF_LEN_ERROR_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH28_MISC_INTR_STATUS :: ASF_COMPRESSED_DATA_RECEIVED [08:08] */
#define BCHP_XPT_MEMDMA_MCPB_CH28_MISC_INTR_STATUS_ASF_COMPRESSED_DATA_RECEIVED_MASK 0x00000100
#define BCHP_XPT_MEMDMA_MCPB_CH28_MISC_INTR_STATUS_ASF_COMPRESSED_DATA_RECEIVED_SHIFT 8
#define BCHP_XPT_MEMDMA_MCPB_CH28_MISC_INTR_STATUS_ASF_COMPRESSED_DATA_RECEIVED_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH28_MISC_INTR_STATUS :: ASF_PROTOCOL_ERR [07:07] */
#define BCHP_XPT_MEMDMA_MCPB_CH28_MISC_INTR_STATUS_ASF_PROTOCOL_ERR_MASK 0x00000080
#define BCHP_XPT_MEMDMA_MCPB_CH28_MISC_INTR_STATUS_ASF_PROTOCOL_ERR_SHIFT 7
#define BCHP_XPT_MEMDMA_MCPB_CH28_MISC_INTR_STATUS_ASF_PROTOCOL_ERR_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH28_MISC_INTR_STATUS :: ASF_PADDING_LEN_ERR [06:06] */
#define BCHP_XPT_MEMDMA_MCPB_CH28_MISC_INTR_STATUS_ASF_PADDING_LEN_ERR_MASK 0x00000040
#define BCHP_XPT_MEMDMA_MCPB_CH28_MISC_INTR_STATUS_ASF_PADDING_LEN_ERR_SHIFT 6
#define BCHP_XPT_MEMDMA_MCPB_CH28_MISC_INTR_STATUS_ASF_PADDING_LEN_ERR_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH28_MISC_INTR_STATUS :: PAUSE_AT_DESC_READ [05:05] */
#define BCHP_XPT_MEMDMA_MCPB_CH28_MISC_INTR_STATUS_PAUSE_AT_DESC_READ_MASK 0x00000020
#define BCHP_XPT_MEMDMA_MCPB_CH28_MISC_INTR_STATUS_PAUSE_AT_DESC_READ_SHIFT 5
#define BCHP_XPT_MEMDMA_MCPB_CH28_MISC_INTR_STATUS_PAUSE_AT_DESC_READ_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH28_MISC_INTR_STATUS :: PAUSE_AFTER_GROUP_OF_PACKETS [04:04] */
#define BCHP_XPT_MEMDMA_MCPB_CH28_MISC_INTR_STATUS_PAUSE_AFTER_GROUP_OF_PACKETS_MASK 0x00000010
#define BCHP_XPT_MEMDMA_MCPB_CH28_MISC_INTR_STATUS_PAUSE_AFTER_GROUP_OF_PACKETS_SHIFT 4
#define BCHP_XPT_MEMDMA_MCPB_CH28_MISC_INTR_STATUS_PAUSE_AFTER_GROUP_OF_PACKETS_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH28_MISC_INTR_STATUS :: TS_PARITY_ERROR [03:03] */
#define BCHP_XPT_MEMDMA_MCPB_CH28_MISC_INTR_STATUS_TS_PARITY_ERROR_MASK 0x00000008
#define BCHP_XPT_MEMDMA_MCPB_CH28_MISC_INTR_STATUS_TS_PARITY_ERROR_SHIFT 3
#define BCHP_XPT_MEMDMA_MCPB_CH28_MISC_INTR_STATUS_TS_PARITY_ERROR_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH28_MISC_INTR_STATUS :: PA2_VALID [02:02] */
#define BCHP_XPT_MEMDMA_MCPB_CH28_MISC_INTR_STATUS_PA2_VALID_MASK  0x00000004
#define BCHP_XPT_MEMDMA_MCPB_CH28_MISC_INTR_STATUS_PA2_VALID_SHIFT 2
#define BCHP_XPT_MEMDMA_MCPB_CH28_MISC_INTR_STATUS_PA2_VALID_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH28_MISC_INTR_STATUS :: PA1_VALID [01:01] */
#define BCHP_XPT_MEMDMA_MCPB_CH28_MISC_INTR_STATUS_PA1_VALID_MASK  0x00000002
#define BCHP_XPT_MEMDMA_MCPB_CH28_MISC_INTR_STATUS_PA1_VALID_SHIFT 1
#define BCHP_XPT_MEMDMA_MCPB_CH28_MISC_INTR_STATUS_PA1_VALID_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH28_MISC_INTR_STATUS :: OOS [00:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH28_MISC_INTR_STATUS_OOS_MASK        0x00000001
#define BCHP_XPT_MEMDMA_MCPB_CH28_MISC_INTR_STATUS_OOS_SHIFT       0
#define BCHP_XPT_MEMDMA_MCPB_CH28_MISC_INTR_STATUS_OOS_DEFAULT     0x00000000

/***************************************************************************
 *CH29_MISC_INTR_STATUS - Misc interrupt status field for MCPB channel 29
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: CH29_MISC_INTR_STATUS :: reserved0 [31:16] */
#define BCHP_XPT_MEMDMA_MCPB_CH29_MISC_INTR_STATUS_reserved0_MASK  0xffff0000
#define BCHP_XPT_MEMDMA_MCPB_CH29_MISC_INTR_STATUS_reserved0_SHIFT 16

/* XPT_MEMDMA_MCPB :: CH29_MISC_INTR_STATUS :: PES_NEXT_TS_RANGE_ERR [15:15] */
#define BCHP_XPT_MEMDMA_MCPB_CH29_MISC_INTR_STATUS_PES_NEXT_TS_RANGE_ERR_MASK 0x00008000
#define BCHP_XPT_MEMDMA_MCPB_CH29_MISC_INTR_STATUS_PES_NEXT_TS_RANGE_ERR_SHIFT 15
#define BCHP_XPT_MEMDMA_MCPB_CH29_MISC_INTR_STATUS_PES_NEXT_TS_RANGE_ERR_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH29_MISC_INTR_STATUS :: OUTPUT_BTP_SENT [14:14] */
#define BCHP_XPT_MEMDMA_MCPB_CH29_MISC_INTR_STATUS_OUTPUT_BTP_SENT_MASK 0x00004000
#define BCHP_XPT_MEMDMA_MCPB_CH29_MISC_INTR_STATUS_OUTPUT_BTP_SENT_SHIFT 14
#define BCHP_XPT_MEMDMA_MCPB_CH29_MISC_INTR_STATUS_OUTPUT_BTP_SENT_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH29_MISC_INTR_STATUS :: RETRANSMISSION_DONE [13:13] */
#define BCHP_XPT_MEMDMA_MCPB_CH29_MISC_INTR_STATUS_RETRANSMISSION_DONE_MASK 0x00002000
#define BCHP_XPT_MEMDMA_MCPB_CH29_MISC_INTR_STATUS_RETRANSMISSION_DONE_SHIFT 13
#define BCHP_XPT_MEMDMA_MCPB_CH29_MISC_INTR_STATUS_RETRANSMISSION_DONE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH29_MISC_INTR_STATUS :: DESC_TAGID_MISMATCH [12:12] */
#define BCHP_XPT_MEMDMA_MCPB_CH29_MISC_INTR_STATUS_DESC_TAGID_MISMATCH_MASK 0x00001000
#define BCHP_XPT_MEMDMA_MCPB_CH29_MISC_INTR_STATUS_DESC_TAGID_MISMATCH_SHIFT 12
#define BCHP_XPT_MEMDMA_MCPB_CH29_MISC_INTR_STATUS_DESC_TAGID_MISMATCH_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH29_MISC_INTR_STATUS :: DATA_TAGID_MISMATCH [11:11] */
#define BCHP_XPT_MEMDMA_MCPB_CH29_MISC_INTR_STATUS_DATA_TAGID_MISMATCH_MASK 0x00000800
#define BCHP_XPT_MEMDMA_MCPB_CH29_MISC_INTR_STATUS_DATA_TAGID_MISMATCH_SHIFT 11
#define BCHP_XPT_MEMDMA_MCPB_CH29_MISC_INTR_STATUS_DATA_TAGID_MISMATCH_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH29_MISC_INTR_STATUS :: CRC_COMPARE_ERROR [10:10] */
#define BCHP_XPT_MEMDMA_MCPB_CH29_MISC_INTR_STATUS_CRC_COMPARE_ERROR_MASK 0x00000400
#define BCHP_XPT_MEMDMA_MCPB_CH29_MISC_INTR_STATUS_CRC_COMPARE_ERROR_SHIFT 10
#define BCHP_XPT_MEMDMA_MCPB_CH29_MISC_INTR_STATUS_CRC_COMPARE_ERROR_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH29_MISC_INTR_STATUS :: ASF_LEN_ERROR [09:09] */
#define BCHP_XPT_MEMDMA_MCPB_CH29_MISC_INTR_STATUS_ASF_LEN_ERROR_MASK 0x00000200
#define BCHP_XPT_MEMDMA_MCPB_CH29_MISC_INTR_STATUS_ASF_LEN_ERROR_SHIFT 9
#define BCHP_XPT_MEMDMA_MCPB_CH29_MISC_INTR_STATUS_ASF_LEN_ERROR_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH29_MISC_INTR_STATUS :: ASF_COMPRESSED_DATA_RECEIVED [08:08] */
#define BCHP_XPT_MEMDMA_MCPB_CH29_MISC_INTR_STATUS_ASF_COMPRESSED_DATA_RECEIVED_MASK 0x00000100
#define BCHP_XPT_MEMDMA_MCPB_CH29_MISC_INTR_STATUS_ASF_COMPRESSED_DATA_RECEIVED_SHIFT 8
#define BCHP_XPT_MEMDMA_MCPB_CH29_MISC_INTR_STATUS_ASF_COMPRESSED_DATA_RECEIVED_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH29_MISC_INTR_STATUS :: ASF_PROTOCOL_ERR [07:07] */
#define BCHP_XPT_MEMDMA_MCPB_CH29_MISC_INTR_STATUS_ASF_PROTOCOL_ERR_MASK 0x00000080
#define BCHP_XPT_MEMDMA_MCPB_CH29_MISC_INTR_STATUS_ASF_PROTOCOL_ERR_SHIFT 7
#define BCHP_XPT_MEMDMA_MCPB_CH29_MISC_INTR_STATUS_ASF_PROTOCOL_ERR_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH29_MISC_INTR_STATUS :: ASF_PADDING_LEN_ERR [06:06] */
#define BCHP_XPT_MEMDMA_MCPB_CH29_MISC_INTR_STATUS_ASF_PADDING_LEN_ERR_MASK 0x00000040
#define BCHP_XPT_MEMDMA_MCPB_CH29_MISC_INTR_STATUS_ASF_PADDING_LEN_ERR_SHIFT 6
#define BCHP_XPT_MEMDMA_MCPB_CH29_MISC_INTR_STATUS_ASF_PADDING_LEN_ERR_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH29_MISC_INTR_STATUS :: PAUSE_AT_DESC_READ [05:05] */
#define BCHP_XPT_MEMDMA_MCPB_CH29_MISC_INTR_STATUS_PAUSE_AT_DESC_READ_MASK 0x00000020
#define BCHP_XPT_MEMDMA_MCPB_CH29_MISC_INTR_STATUS_PAUSE_AT_DESC_READ_SHIFT 5
#define BCHP_XPT_MEMDMA_MCPB_CH29_MISC_INTR_STATUS_PAUSE_AT_DESC_READ_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH29_MISC_INTR_STATUS :: PAUSE_AFTER_GROUP_OF_PACKETS [04:04] */
#define BCHP_XPT_MEMDMA_MCPB_CH29_MISC_INTR_STATUS_PAUSE_AFTER_GROUP_OF_PACKETS_MASK 0x00000010
#define BCHP_XPT_MEMDMA_MCPB_CH29_MISC_INTR_STATUS_PAUSE_AFTER_GROUP_OF_PACKETS_SHIFT 4
#define BCHP_XPT_MEMDMA_MCPB_CH29_MISC_INTR_STATUS_PAUSE_AFTER_GROUP_OF_PACKETS_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH29_MISC_INTR_STATUS :: TS_PARITY_ERROR [03:03] */
#define BCHP_XPT_MEMDMA_MCPB_CH29_MISC_INTR_STATUS_TS_PARITY_ERROR_MASK 0x00000008
#define BCHP_XPT_MEMDMA_MCPB_CH29_MISC_INTR_STATUS_TS_PARITY_ERROR_SHIFT 3
#define BCHP_XPT_MEMDMA_MCPB_CH29_MISC_INTR_STATUS_TS_PARITY_ERROR_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH29_MISC_INTR_STATUS :: PA2_VALID [02:02] */
#define BCHP_XPT_MEMDMA_MCPB_CH29_MISC_INTR_STATUS_PA2_VALID_MASK  0x00000004
#define BCHP_XPT_MEMDMA_MCPB_CH29_MISC_INTR_STATUS_PA2_VALID_SHIFT 2
#define BCHP_XPT_MEMDMA_MCPB_CH29_MISC_INTR_STATUS_PA2_VALID_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH29_MISC_INTR_STATUS :: PA1_VALID [01:01] */
#define BCHP_XPT_MEMDMA_MCPB_CH29_MISC_INTR_STATUS_PA1_VALID_MASK  0x00000002
#define BCHP_XPT_MEMDMA_MCPB_CH29_MISC_INTR_STATUS_PA1_VALID_SHIFT 1
#define BCHP_XPT_MEMDMA_MCPB_CH29_MISC_INTR_STATUS_PA1_VALID_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH29_MISC_INTR_STATUS :: OOS [00:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH29_MISC_INTR_STATUS_OOS_MASK        0x00000001
#define BCHP_XPT_MEMDMA_MCPB_CH29_MISC_INTR_STATUS_OOS_SHIFT       0
#define BCHP_XPT_MEMDMA_MCPB_CH29_MISC_INTR_STATUS_OOS_DEFAULT     0x00000000

/***************************************************************************
 *CH30_MISC_INTR_STATUS - Misc interrupt status field for MCPB channel 30
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: CH30_MISC_INTR_STATUS :: reserved0 [31:16] */
#define BCHP_XPT_MEMDMA_MCPB_CH30_MISC_INTR_STATUS_reserved0_MASK  0xffff0000
#define BCHP_XPT_MEMDMA_MCPB_CH30_MISC_INTR_STATUS_reserved0_SHIFT 16

/* XPT_MEMDMA_MCPB :: CH30_MISC_INTR_STATUS :: PES_NEXT_TS_RANGE_ERR [15:15] */
#define BCHP_XPT_MEMDMA_MCPB_CH30_MISC_INTR_STATUS_PES_NEXT_TS_RANGE_ERR_MASK 0x00008000
#define BCHP_XPT_MEMDMA_MCPB_CH30_MISC_INTR_STATUS_PES_NEXT_TS_RANGE_ERR_SHIFT 15
#define BCHP_XPT_MEMDMA_MCPB_CH30_MISC_INTR_STATUS_PES_NEXT_TS_RANGE_ERR_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH30_MISC_INTR_STATUS :: OUTPUT_BTP_SENT [14:14] */
#define BCHP_XPT_MEMDMA_MCPB_CH30_MISC_INTR_STATUS_OUTPUT_BTP_SENT_MASK 0x00004000
#define BCHP_XPT_MEMDMA_MCPB_CH30_MISC_INTR_STATUS_OUTPUT_BTP_SENT_SHIFT 14
#define BCHP_XPT_MEMDMA_MCPB_CH30_MISC_INTR_STATUS_OUTPUT_BTP_SENT_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH30_MISC_INTR_STATUS :: RETRANSMISSION_DONE [13:13] */
#define BCHP_XPT_MEMDMA_MCPB_CH30_MISC_INTR_STATUS_RETRANSMISSION_DONE_MASK 0x00002000
#define BCHP_XPT_MEMDMA_MCPB_CH30_MISC_INTR_STATUS_RETRANSMISSION_DONE_SHIFT 13
#define BCHP_XPT_MEMDMA_MCPB_CH30_MISC_INTR_STATUS_RETRANSMISSION_DONE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH30_MISC_INTR_STATUS :: DESC_TAGID_MISMATCH [12:12] */
#define BCHP_XPT_MEMDMA_MCPB_CH30_MISC_INTR_STATUS_DESC_TAGID_MISMATCH_MASK 0x00001000
#define BCHP_XPT_MEMDMA_MCPB_CH30_MISC_INTR_STATUS_DESC_TAGID_MISMATCH_SHIFT 12
#define BCHP_XPT_MEMDMA_MCPB_CH30_MISC_INTR_STATUS_DESC_TAGID_MISMATCH_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH30_MISC_INTR_STATUS :: DATA_TAGID_MISMATCH [11:11] */
#define BCHP_XPT_MEMDMA_MCPB_CH30_MISC_INTR_STATUS_DATA_TAGID_MISMATCH_MASK 0x00000800
#define BCHP_XPT_MEMDMA_MCPB_CH30_MISC_INTR_STATUS_DATA_TAGID_MISMATCH_SHIFT 11
#define BCHP_XPT_MEMDMA_MCPB_CH30_MISC_INTR_STATUS_DATA_TAGID_MISMATCH_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH30_MISC_INTR_STATUS :: CRC_COMPARE_ERROR [10:10] */
#define BCHP_XPT_MEMDMA_MCPB_CH30_MISC_INTR_STATUS_CRC_COMPARE_ERROR_MASK 0x00000400
#define BCHP_XPT_MEMDMA_MCPB_CH30_MISC_INTR_STATUS_CRC_COMPARE_ERROR_SHIFT 10
#define BCHP_XPT_MEMDMA_MCPB_CH30_MISC_INTR_STATUS_CRC_COMPARE_ERROR_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH30_MISC_INTR_STATUS :: ASF_LEN_ERROR [09:09] */
#define BCHP_XPT_MEMDMA_MCPB_CH30_MISC_INTR_STATUS_ASF_LEN_ERROR_MASK 0x00000200
#define BCHP_XPT_MEMDMA_MCPB_CH30_MISC_INTR_STATUS_ASF_LEN_ERROR_SHIFT 9
#define BCHP_XPT_MEMDMA_MCPB_CH30_MISC_INTR_STATUS_ASF_LEN_ERROR_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH30_MISC_INTR_STATUS :: ASF_COMPRESSED_DATA_RECEIVED [08:08] */
#define BCHP_XPT_MEMDMA_MCPB_CH30_MISC_INTR_STATUS_ASF_COMPRESSED_DATA_RECEIVED_MASK 0x00000100
#define BCHP_XPT_MEMDMA_MCPB_CH30_MISC_INTR_STATUS_ASF_COMPRESSED_DATA_RECEIVED_SHIFT 8
#define BCHP_XPT_MEMDMA_MCPB_CH30_MISC_INTR_STATUS_ASF_COMPRESSED_DATA_RECEIVED_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH30_MISC_INTR_STATUS :: ASF_PROTOCOL_ERR [07:07] */
#define BCHP_XPT_MEMDMA_MCPB_CH30_MISC_INTR_STATUS_ASF_PROTOCOL_ERR_MASK 0x00000080
#define BCHP_XPT_MEMDMA_MCPB_CH30_MISC_INTR_STATUS_ASF_PROTOCOL_ERR_SHIFT 7
#define BCHP_XPT_MEMDMA_MCPB_CH30_MISC_INTR_STATUS_ASF_PROTOCOL_ERR_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH30_MISC_INTR_STATUS :: ASF_PADDING_LEN_ERR [06:06] */
#define BCHP_XPT_MEMDMA_MCPB_CH30_MISC_INTR_STATUS_ASF_PADDING_LEN_ERR_MASK 0x00000040
#define BCHP_XPT_MEMDMA_MCPB_CH30_MISC_INTR_STATUS_ASF_PADDING_LEN_ERR_SHIFT 6
#define BCHP_XPT_MEMDMA_MCPB_CH30_MISC_INTR_STATUS_ASF_PADDING_LEN_ERR_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH30_MISC_INTR_STATUS :: PAUSE_AT_DESC_READ [05:05] */
#define BCHP_XPT_MEMDMA_MCPB_CH30_MISC_INTR_STATUS_PAUSE_AT_DESC_READ_MASK 0x00000020
#define BCHP_XPT_MEMDMA_MCPB_CH30_MISC_INTR_STATUS_PAUSE_AT_DESC_READ_SHIFT 5
#define BCHP_XPT_MEMDMA_MCPB_CH30_MISC_INTR_STATUS_PAUSE_AT_DESC_READ_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH30_MISC_INTR_STATUS :: PAUSE_AFTER_GROUP_OF_PACKETS [04:04] */
#define BCHP_XPT_MEMDMA_MCPB_CH30_MISC_INTR_STATUS_PAUSE_AFTER_GROUP_OF_PACKETS_MASK 0x00000010
#define BCHP_XPT_MEMDMA_MCPB_CH30_MISC_INTR_STATUS_PAUSE_AFTER_GROUP_OF_PACKETS_SHIFT 4
#define BCHP_XPT_MEMDMA_MCPB_CH30_MISC_INTR_STATUS_PAUSE_AFTER_GROUP_OF_PACKETS_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH30_MISC_INTR_STATUS :: TS_PARITY_ERROR [03:03] */
#define BCHP_XPT_MEMDMA_MCPB_CH30_MISC_INTR_STATUS_TS_PARITY_ERROR_MASK 0x00000008
#define BCHP_XPT_MEMDMA_MCPB_CH30_MISC_INTR_STATUS_TS_PARITY_ERROR_SHIFT 3
#define BCHP_XPT_MEMDMA_MCPB_CH30_MISC_INTR_STATUS_TS_PARITY_ERROR_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH30_MISC_INTR_STATUS :: PA2_VALID [02:02] */
#define BCHP_XPT_MEMDMA_MCPB_CH30_MISC_INTR_STATUS_PA2_VALID_MASK  0x00000004
#define BCHP_XPT_MEMDMA_MCPB_CH30_MISC_INTR_STATUS_PA2_VALID_SHIFT 2
#define BCHP_XPT_MEMDMA_MCPB_CH30_MISC_INTR_STATUS_PA2_VALID_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH30_MISC_INTR_STATUS :: PA1_VALID [01:01] */
#define BCHP_XPT_MEMDMA_MCPB_CH30_MISC_INTR_STATUS_PA1_VALID_MASK  0x00000002
#define BCHP_XPT_MEMDMA_MCPB_CH30_MISC_INTR_STATUS_PA1_VALID_SHIFT 1
#define BCHP_XPT_MEMDMA_MCPB_CH30_MISC_INTR_STATUS_PA1_VALID_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH30_MISC_INTR_STATUS :: OOS [00:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH30_MISC_INTR_STATUS_OOS_MASK        0x00000001
#define BCHP_XPT_MEMDMA_MCPB_CH30_MISC_INTR_STATUS_OOS_SHIFT       0
#define BCHP_XPT_MEMDMA_MCPB_CH30_MISC_INTR_STATUS_OOS_DEFAULT     0x00000000

/***************************************************************************
 *CH31_MISC_INTR_STATUS - Misc interrupt status field for MCPB channel 31
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: CH31_MISC_INTR_STATUS :: reserved0 [31:16] */
#define BCHP_XPT_MEMDMA_MCPB_CH31_MISC_INTR_STATUS_reserved0_MASK  0xffff0000
#define BCHP_XPT_MEMDMA_MCPB_CH31_MISC_INTR_STATUS_reserved0_SHIFT 16

/* XPT_MEMDMA_MCPB :: CH31_MISC_INTR_STATUS :: PES_NEXT_TS_RANGE_ERR [15:15] */
#define BCHP_XPT_MEMDMA_MCPB_CH31_MISC_INTR_STATUS_PES_NEXT_TS_RANGE_ERR_MASK 0x00008000
#define BCHP_XPT_MEMDMA_MCPB_CH31_MISC_INTR_STATUS_PES_NEXT_TS_RANGE_ERR_SHIFT 15
#define BCHP_XPT_MEMDMA_MCPB_CH31_MISC_INTR_STATUS_PES_NEXT_TS_RANGE_ERR_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH31_MISC_INTR_STATUS :: OUTPUT_BTP_SENT [14:14] */
#define BCHP_XPT_MEMDMA_MCPB_CH31_MISC_INTR_STATUS_OUTPUT_BTP_SENT_MASK 0x00004000
#define BCHP_XPT_MEMDMA_MCPB_CH31_MISC_INTR_STATUS_OUTPUT_BTP_SENT_SHIFT 14
#define BCHP_XPT_MEMDMA_MCPB_CH31_MISC_INTR_STATUS_OUTPUT_BTP_SENT_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH31_MISC_INTR_STATUS :: RETRANSMISSION_DONE [13:13] */
#define BCHP_XPT_MEMDMA_MCPB_CH31_MISC_INTR_STATUS_RETRANSMISSION_DONE_MASK 0x00002000
#define BCHP_XPT_MEMDMA_MCPB_CH31_MISC_INTR_STATUS_RETRANSMISSION_DONE_SHIFT 13
#define BCHP_XPT_MEMDMA_MCPB_CH31_MISC_INTR_STATUS_RETRANSMISSION_DONE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH31_MISC_INTR_STATUS :: DESC_TAGID_MISMATCH [12:12] */
#define BCHP_XPT_MEMDMA_MCPB_CH31_MISC_INTR_STATUS_DESC_TAGID_MISMATCH_MASK 0x00001000
#define BCHP_XPT_MEMDMA_MCPB_CH31_MISC_INTR_STATUS_DESC_TAGID_MISMATCH_SHIFT 12
#define BCHP_XPT_MEMDMA_MCPB_CH31_MISC_INTR_STATUS_DESC_TAGID_MISMATCH_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH31_MISC_INTR_STATUS :: DATA_TAGID_MISMATCH [11:11] */
#define BCHP_XPT_MEMDMA_MCPB_CH31_MISC_INTR_STATUS_DATA_TAGID_MISMATCH_MASK 0x00000800
#define BCHP_XPT_MEMDMA_MCPB_CH31_MISC_INTR_STATUS_DATA_TAGID_MISMATCH_SHIFT 11
#define BCHP_XPT_MEMDMA_MCPB_CH31_MISC_INTR_STATUS_DATA_TAGID_MISMATCH_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH31_MISC_INTR_STATUS :: CRC_COMPARE_ERROR [10:10] */
#define BCHP_XPT_MEMDMA_MCPB_CH31_MISC_INTR_STATUS_CRC_COMPARE_ERROR_MASK 0x00000400
#define BCHP_XPT_MEMDMA_MCPB_CH31_MISC_INTR_STATUS_CRC_COMPARE_ERROR_SHIFT 10
#define BCHP_XPT_MEMDMA_MCPB_CH31_MISC_INTR_STATUS_CRC_COMPARE_ERROR_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH31_MISC_INTR_STATUS :: ASF_LEN_ERROR [09:09] */
#define BCHP_XPT_MEMDMA_MCPB_CH31_MISC_INTR_STATUS_ASF_LEN_ERROR_MASK 0x00000200
#define BCHP_XPT_MEMDMA_MCPB_CH31_MISC_INTR_STATUS_ASF_LEN_ERROR_SHIFT 9
#define BCHP_XPT_MEMDMA_MCPB_CH31_MISC_INTR_STATUS_ASF_LEN_ERROR_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH31_MISC_INTR_STATUS :: ASF_COMPRESSED_DATA_RECEIVED [08:08] */
#define BCHP_XPT_MEMDMA_MCPB_CH31_MISC_INTR_STATUS_ASF_COMPRESSED_DATA_RECEIVED_MASK 0x00000100
#define BCHP_XPT_MEMDMA_MCPB_CH31_MISC_INTR_STATUS_ASF_COMPRESSED_DATA_RECEIVED_SHIFT 8
#define BCHP_XPT_MEMDMA_MCPB_CH31_MISC_INTR_STATUS_ASF_COMPRESSED_DATA_RECEIVED_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH31_MISC_INTR_STATUS :: ASF_PROTOCOL_ERR [07:07] */
#define BCHP_XPT_MEMDMA_MCPB_CH31_MISC_INTR_STATUS_ASF_PROTOCOL_ERR_MASK 0x00000080
#define BCHP_XPT_MEMDMA_MCPB_CH31_MISC_INTR_STATUS_ASF_PROTOCOL_ERR_SHIFT 7
#define BCHP_XPT_MEMDMA_MCPB_CH31_MISC_INTR_STATUS_ASF_PROTOCOL_ERR_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH31_MISC_INTR_STATUS :: ASF_PADDING_LEN_ERR [06:06] */
#define BCHP_XPT_MEMDMA_MCPB_CH31_MISC_INTR_STATUS_ASF_PADDING_LEN_ERR_MASK 0x00000040
#define BCHP_XPT_MEMDMA_MCPB_CH31_MISC_INTR_STATUS_ASF_PADDING_LEN_ERR_SHIFT 6
#define BCHP_XPT_MEMDMA_MCPB_CH31_MISC_INTR_STATUS_ASF_PADDING_LEN_ERR_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH31_MISC_INTR_STATUS :: PAUSE_AT_DESC_READ [05:05] */
#define BCHP_XPT_MEMDMA_MCPB_CH31_MISC_INTR_STATUS_PAUSE_AT_DESC_READ_MASK 0x00000020
#define BCHP_XPT_MEMDMA_MCPB_CH31_MISC_INTR_STATUS_PAUSE_AT_DESC_READ_SHIFT 5
#define BCHP_XPT_MEMDMA_MCPB_CH31_MISC_INTR_STATUS_PAUSE_AT_DESC_READ_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH31_MISC_INTR_STATUS :: PAUSE_AFTER_GROUP_OF_PACKETS [04:04] */
#define BCHP_XPT_MEMDMA_MCPB_CH31_MISC_INTR_STATUS_PAUSE_AFTER_GROUP_OF_PACKETS_MASK 0x00000010
#define BCHP_XPT_MEMDMA_MCPB_CH31_MISC_INTR_STATUS_PAUSE_AFTER_GROUP_OF_PACKETS_SHIFT 4
#define BCHP_XPT_MEMDMA_MCPB_CH31_MISC_INTR_STATUS_PAUSE_AFTER_GROUP_OF_PACKETS_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH31_MISC_INTR_STATUS :: TS_PARITY_ERROR [03:03] */
#define BCHP_XPT_MEMDMA_MCPB_CH31_MISC_INTR_STATUS_TS_PARITY_ERROR_MASK 0x00000008
#define BCHP_XPT_MEMDMA_MCPB_CH31_MISC_INTR_STATUS_TS_PARITY_ERROR_SHIFT 3
#define BCHP_XPT_MEMDMA_MCPB_CH31_MISC_INTR_STATUS_TS_PARITY_ERROR_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH31_MISC_INTR_STATUS :: PA2_VALID [02:02] */
#define BCHP_XPT_MEMDMA_MCPB_CH31_MISC_INTR_STATUS_PA2_VALID_MASK  0x00000004
#define BCHP_XPT_MEMDMA_MCPB_CH31_MISC_INTR_STATUS_PA2_VALID_SHIFT 2
#define BCHP_XPT_MEMDMA_MCPB_CH31_MISC_INTR_STATUS_PA2_VALID_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH31_MISC_INTR_STATUS :: PA1_VALID [01:01] */
#define BCHP_XPT_MEMDMA_MCPB_CH31_MISC_INTR_STATUS_PA1_VALID_MASK  0x00000002
#define BCHP_XPT_MEMDMA_MCPB_CH31_MISC_INTR_STATUS_PA1_VALID_SHIFT 1
#define BCHP_XPT_MEMDMA_MCPB_CH31_MISC_INTR_STATUS_PA1_VALID_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH31_MISC_INTR_STATUS :: OOS [00:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH31_MISC_INTR_STATUS_OOS_MASK        0x00000001
#define BCHP_XPT_MEMDMA_MCPB_CH31_MISC_INTR_STATUS_OOS_SHIFT       0
#define BCHP_XPT_MEMDMA_MCPB_CH31_MISC_INTR_STATUS_OOS_DEFAULT     0x00000000

/***************************************************************************
 *BBUFF_SLOT_FULL_STATUS_0_31 - Burst buffer slot fullness status
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: BBUFF_SLOT_FULL_STATUS_0_31 :: BBUFF_SLOT_FULL_STATUS [31:00] */
#define BCHP_XPT_MEMDMA_MCPB_BBUFF_SLOT_FULL_STATUS_0_31_BBUFF_SLOT_FULL_STATUS_MASK 0xffffffff
#define BCHP_XPT_MEMDMA_MCPB_BBUFF_SLOT_FULL_STATUS_0_31_BBUFF_SLOT_FULL_STATUS_SHIFT 0
#define BCHP_XPT_MEMDMA_MCPB_BBUFF_SLOT_FULL_STATUS_0_31_BBUFF_SLOT_FULL_STATUS_DEFAULT 0x00000000

/***************************************************************************
 *BBUFF_SLOT_COMMIT - Burst buffer slot commit command
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: BBUFF_SLOT_COMMIT :: reserved0 [31:11] */
#define BCHP_XPT_MEMDMA_MCPB_BBUFF_SLOT_COMMIT_reserved0_MASK      0xfffff800
#define BCHP_XPT_MEMDMA_MCPB_BBUFF_SLOT_COMMIT_reserved0_SHIFT     11

/* XPT_MEMDMA_MCPB :: BBUFF_SLOT_COMMIT :: IS_DATA_PRESENT [10:10] */
#define BCHP_XPT_MEMDMA_MCPB_BBUFF_SLOT_COMMIT_IS_DATA_PRESENT_MASK 0x00000400
#define BCHP_XPT_MEMDMA_MCPB_BBUFF_SLOT_COMMIT_IS_DATA_PRESENT_SHIFT 10

/* XPT_MEMDMA_MCPB :: BBUFF_SLOT_COMMIT :: SLOT_NUMBER [09:08] */
#define BCHP_XPT_MEMDMA_MCPB_BBUFF_SLOT_COMMIT_SLOT_NUMBER_MASK    0x00000300
#define BCHP_XPT_MEMDMA_MCPB_BBUFF_SLOT_COMMIT_SLOT_NUMBER_SHIFT   8
#define BCHP_XPT_MEMDMA_MCPB_BBUFF_SLOT_COMMIT_SLOT_NUMBER_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: BBUFF_SLOT_COMMIT :: MCPB_CHANNEL_NUM [07:00] */
#define BCHP_XPT_MEMDMA_MCPB_BBUFF_SLOT_COMMIT_MCPB_CHANNEL_NUM_MASK 0x000000ff
#define BCHP_XPT_MEMDMA_MCPB_BBUFF_SLOT_COMMIT_MCPB_CHANNEL_NUM_SHIFT 0
#define BCHP_XPT_MEMDMA_MCPB_BBUFF_SLOT_COMMIT_MCPB_CHANNEL_NUM_DEFAULT 0x00000000

/***************************************************************************
 *BBUFF_SLOT0_IN_USE_STATUS_0_31 - Burst buffer slot0 in use status for all channels
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: BBUFF_SLOT0_IN_USE_STATUS_0_31 :: BBUFF_SLOT_IN_USE_STATUS [31:00] */
#define BCHP_XPT_MEMDMA_MCPB_BBUFF_SLOT0_IN_USE_STATUS_0_31_BBUFF_SLOT_IN_USE_STATUS_MASK 0xffffffff
#define BCHP_XPT_MEMDMA_MCPB_BBUFF_SLOT0_IN_USE_STATUS_0_31_BBUFF_SLOT_IN_USE_STATUS_SHIFT 0
#define BCHP_XPT_MEMDMA_MCPB_BBUFF_SLOT0_IN_USE_STATUS_0_31_BBUFF_SLOT_IN_USE_STATUS_DEFAULT 0x00000000

/***************************************************************************
 *BBUFF_SLOT1_IN_USE_STATUS_0_31 - Burst buffer slot1 in use status for all channels
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: BBUFF_SLOT1_IN_USE_STATUS_0_31 :: BBUFF_SLOT_IN_USE_STATUS [31:00] */
#define BCHP_XPT_MEMDMA_MCPB_BBUFF_SLOT1_IN_USE_STATUS_0_31_BBUFF_SLOT_IN_USE_STATUS_MASK 0xffffffff
#define BCHP_XPT_MEMDMA_MCPB_BBUFF_SLOT1_IN_USE_STATUS_0_31_BBUFF_SLOT_IN_USE_STATUS_SHIFT 0
#define BCHP_XPT_MEMDMA_MCPB_BBUFF_SLOT1_IN_USE_STATUS_0_31_BBUFF_SLOT_IN_USE_STATUS_DEFAULT 0x00000000

/***************************************************************************
 *BBUFF_SLOT2_IN_USE_STATUS_0_31 - Burst buffer slot2 in use status for all channels
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: BBUFF_SLOT2_IN_USE_STATUS_0_31 :: BBUFF_SLOT_IN_USE_STATUS [31:00] */
#define BCHP_XPT_MEMDMA_MCPB_BBUFF_SLOT2_IN_USE_STATUS_0_31_BBUFF_SLOT_IN_USE_STATUS_MASK 0xffffffff
#define BCHP_XPT_MEMDMA_MCPB_BBUFF_SLOT2_IN_USE_STATUS_0_31_BBUFF_SLOT_IN_USE_STATUS_SHIFT 0
#define BCHP_XPT_MEMDMA_MCPB_BBUFF_SLOT2_IN_USE_STATUS_0_31_BBUFF_SLOT_IN_USE_STATUS_DEFAULT 0x00000000

/***************************************************************************
 *BBUFF0_DESC_SLOT_NUM_STATUS_0_31 - Descriptor slot number used by the burst buffer slot 0 for all channels
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: BBUFF0_DESC_SLOT_NUM_STATUS_0_31 :: BBUFF_DESC_SLOT_NUM_STATUS [31:00] */
#define BCHP_XPT_MEMDMA_MCPB_BBUFF0_DESC_SLOT_NUM_STATUS_0_31_BBUFF_DESC_SLOT_NUM_STATUS_MASK 0xffffffff
#define BCHP_XPT_MEMDMA_MCPB_BBUFF0_DESC_SLOT_NUM_STATUS_0_31_BBUFF_DESC_SLOT_NUM_STATUS_SHIFT 0
#define BCHP_XPT_MEMDMA_MCPB_BBUFF0_DESC_SLOT_NUM_STATUS_0_31_BBUFF_DESC_SLOT_NUM_STATUS_DEFAULT 0x00000000

/***************************************************************************
 *BBUFF1_DESC_SLOT_NUM_STATUS_0_31 - Descriptor slot number used by the burst buffer slot 1 for all channels
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: BBUFF1_DESC_SLOT_NUM_STATUS_0_31 :: BBUFF_DESC_SLOT_NUM_STATUS [31:00] */
#define BCHP_XPT_MEMDMA_MCPB_BBUFF1_DESC_SLOT_NUM_STATUS_0_31_BBUFF_DESC_SLOT_NUM_STATUS_MASK 0xffffffff
#define BCHP_XPT_MEMDMA_MCPB_BBUFF1_DESC_SLOT_NUM_STATUS_0_31_BBUFF_DESC_SLOT_NUM_STATUS_SHIFT 0
#define BCHP_XPT_MEMDMA_MCPB_BBUFF1_DESC_SLOT_NUM_STATUS_0_31_BBUFF_DESC_SLOT_NUM_STATUS_DEFAULT 0x00000000

/***************************************************************************
 *BBUFF2_DESC_SLOT_NUM_STATUS_0_31 - Descriptor slot number used by the burst buffer slot 2 for all channels
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: BBUFF2_DESC_SLOT_NUM_STATUS_0_31 :: BBUFF_DESC_SLOT_NUM_STATUS [31:00] */
#define BCHP_XPT_MEMDMA_MCPB_BBUFF2_DESC_SLOT_NUM_STATUS_0_31_BBUFF_DESC_SLOT_NUM_STATUS_MASK 0xffffffff
#define BCHP_XPT_MEMDMA_MCPB_BBUFF2_DESC_SLOT_NUM_STATUS_0_31_BBUFF_DESC_SLOT_NUM_STATUS_SHIFT 0
#define BCHP_XPT_MEMDMA_MCPB_BBUFF2_DESC_SLOT_NUM_STATUS_0_31_BBUFF_DESC_SLOT_NUM_STATUS_DEFAULT 0x00000000

/***************************************************************************
 *ON_CHIP_DESC_TYPE_CTRL_0_31 - On chip descriptor type for channels 0 - 31
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: ON_CHIP_DESC_TYPE_CTRL_0_31 :: ON_CHIP_DESC_TYPE_STATUS [31:00] */
#define BCHP_XPT_MEMDMA_MCPB_ON_CHIP_DESC_TYPE_CTRL_0_31_ON_CHIP_DESC_TYPE_STATUS_MASK 0xffffffff
#define BCHP_XPT_MEMDMA_MCPB_ON_CHIP_DESC_TYPE_CTRL_0_31_ON_CHIP_DESC_TYPE_STATUS_SHIFT 0
#define BCHP_XPT_MEMDMA_MCPB_ON_CHIP_DESC_TYPE_CTRL_0_31_ON_CHIP_DESC_TYPE_STATUS_DEFAULT 0x00000000

/***************************************************************************
 *DATA_FEED_MECHANISM_0_15 - Data feed mechanism for channels 0 to 15
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: DATA_FEED_MECHANISM_0_15 :: DATA_FEED_MECHANISM_CH15 [31:30] */
#define BCHP_XPT_MEMDMA_MCPB_DATA_FEED_MECHANISM_0_15_DATA_FEED_MECHANISM_CH15_MASK 0xc0000000
#define BCHP_XPT_MEMDMA_MCPB_DATA_FEED_MECHANISM_0_15_DATA_FEED_MECHANISM_CH15_SHIFT 30
#define BCHP_XPT_MEMDMA_MCPB_DATA_FEED_MECHANISM_0_15_DATA_FEED_MECHANISM_CH15_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: DATA_FEED_MECHANISM_0_15 :: DATA_FEED_MECHANISM_CH14 [29:28] */
#define BCHP_XPT_MEMDMA_MCPB_DATA_FEED_MECHANISM_0_15_DATA_FEED_MECHANISM_CH14_MASK 0x30000000
#define BCHP_XPT_MEMDMA_MCPB_DATA_FEED_MECHANISM_0_15_DATA_FEED_MECHANISM_CH14_SHIFT 28
#define BCHP_XPT_MEMDMA_MCPB_DATA_FEED_MECHANISM_0_15_DATA_FEED_MECHANISM_CH14_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: DATA_FEED_MECHANISM_0_15 :: DATA_FEED_MECHANISM_CH13 [27:26] */
#define BCHP_XPT_MEMDMA_MCPB_DATA_FEED_MECHANISM_0_15_DATA_FEED_MECHANISM_CH13_MASK 0x0c000000
#define BCHP_XPT_MEMDMA_MCPB_DATA_FEED_MECHANISM_0_15_DATA_FEED_MECHANISM_CH13_SHIFT 26
#define BCHP_XPT_MEMDMA_MCPB_DATA_FEED_MECHANISM_0_15_DATA_FEED_MECHANISM_CH13_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: DATA_FEED_MECHANISM_0_15 :: DATA_FEED_MECHANISM_CH12 [25:24] */
#define BCHP_XPT_MEMDMA_MCPB_DATA_FEED_MECHANISM_0_15_DATA_FEED_MECHANISM_CH12_MASK 0x03000000
#define BCHP_XPT_MEMDMA_MCPB_DATA_FEED_MECHANISM_0_15_DATA_FEED_MECHANISM_CH12_SHIFT 24
#define BCHP_XPT_MEMDMA_MCPB_DATA_FEED_MECHANISM_0_15_DATA_FEED_MECHANISM_CH12_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: DATA_FEED_MECHANISM_0_15 :: DATA_FEED_MECHANISM_CH11 [23:22] */
#define BCHP_XPT_MEMDMA_MCPB_DATA_FEED_MECHANISM_0_15_DATA_FEED_MECHANISM_CH11_MASK 0x00c00000
#define BCHP_XPT_MEMDMA_MCPB_DATA_FEED_MECHANISM_0_15_DATA_FEED_MECHANISM_CH11_SHIFT 22
#define BCHP_XPT_MEMDMA_MCPB_DATA_FEED_MECHANISM_0_15_DATA_FEED_MECHANISM_CH11_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: DATA_FEED_MECHANISM_0_15 :: DATA_FEED_MECHANISM_CH10 [21:20] */
#define BCHP_XPT_MEMDMA_MCPB_DATA_FEED_MECHANISM_0_15_DATA_FEED_MECHANISM_CH10_MASK 0x00300000
#define BCHP_XPT_MEMDMA_MCPB_DATA_FEED_MECHANISM_0_15_DATA_FEED_MECHANISM_CH10_SHIFT 20
#define BCHP_XPT_MEMDMA_MCPB_DATA_FEED_MECHANISM_0_15_DATA_FEED_MECHANISM_CH10_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: DATA_FEED_MECHANISM_0_15 :: DATA_FEED_MECHANISM_CH9 [19:18] */
#define BCHP_XPT_MEMDMA_MCPB_DATA_FEED_MECHANISM_0_15_DATA_FEED_MECHANISM_CH9_MASK 0x000c0000
#define BCHP_XPT_MEMDMA_MCPB_DATA_FEED_MECHANISM_0_15_DATA_FEED_MECHANISM_CH9_SHIFT 18
#define BCHP_XPT_MEMDMA_MCPB_DATA_FEED_MECHANISM_0_15_DATA_FEED_MECHANISM_CH9_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: DATA_FEED_MECHANISM_0_15 :: DATA_FEED_MECHANISM_CH8 [17:16] */
#define BCHP_XPT_MEMDMA_MCPB_DATA_FEED_MECHANISM_0_15_DATA_FEED_MECHANISM_CH8_MASK 0x00030000
#define BCHP_XPT_MEMDMA_MCPB_DATA_FEED_MECHANISM_0_15_DATA_FEED_MECHANISM_CH8_SHIFT 16
#define BCHP_XPT_MEMDMA_MCPB_DATA_FEED_MECHANISM_0_15_DATA_FEED_MECHANISM_CH8_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: DATA_FEED_MECHANISM_0_15 :: DATA_FEED_MECHANISM_CH7 [15:14] */
#define BCHP_XPT_MEMDMA_MCPB_DATA_FEED_MECHANISM_0_15_DATA_FEED_MECHANISM_CH7_MASK 0x0000c000
#define BCHP_XPT_MEMDMA_MCPB_DATA_FEED_MECHANISM_0_15_DATA_FEED_MECHANISM_CH7_SHIFT 14
#define BCHP_XPT_MEMDMA_MCPB_DATA_FEED_MECHANISM_0_15_DATA_FEED_MECHANISM_CH7_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: DATA_FEED_MECHANISM_0_15 :: DATA_FEED_MECHANISM_CH6 [13:12] */
#define BCHP_XPT_MEMDMA_MCPB_DATA_FEED_MECHANISM_0_15_DATA_FEED_MECHANISM_CH6_MASK 0x00003000
#define BCHP_XPT_MEMDMA_MCPB_DATA_FEED_MECHANISM_0_15_DATA_FEED_MECHANISM_CH6_SHIFT 12
#define BCHP_XPT_MEMDMA_MCPB_DATA_FEED_MECHANISM_0_15_DATA_FEED_MECHANISM_CH6_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: DATA_FEED_MECHANISM_0_15 :: DATA_FEED_MECHANISM_CH5 [11:10] */
#define BCHP_XPT_MEMDMA_MCPB_DATA_FEED_MECHANISM_0_15_DATA_FEED_MECHANISM_CH5_MASK 0x00000c00
#define BCHP_XPT_MEMDMA_MCPB_DATA_FEED_MECHANISM_0_15_DATA_FEED_MECHANISM_CH5_SHIFT 10
#define BCHP_XPT_MEMDMA_MCPB_DATA_FEED_MECHANISM_0_15_DATA_FEED_MECHANISM_CH5_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: DATA_FEED_MECHANISM_0_15 :: DATA_FEED_MECHANISM_CH4 [09:08] */
#define BCHP_XPT_MEMDMA_MCPB_DATA_FEED_MECHANISM_0_15_DATA_FEED_MECHANISM_CH4_MASK 0x00000300
#define BCHP_XPT_MEMDMA_MCPB_DATA_FEED_MECHANISM_0_15_DATA_FEED_MECHANISM_CH4_SHIFT 8
#define BCHP_XPT_MEMDMA_MCPB_DATA_FEED_MECHANISM_0_15_DATA_FEED_MECHANISM_CH4_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: DATA_FEED_MECHANISM_0_15 :: DATA_FEED_MECHANISM_CH3 [07:06] */
#define BCHP_XPT_MEMDMA_MCPB_DATA_FEED_MECHANISM_0_15_DATA_FEED_MECHANISM_CH3_MASK 0x000000c0
#define BCHP_XPT_MEMDMA_MCPB_DATA_FEED_MECHANISM_0_15_DATA_FEED_MECHANISM_CH3_SHIFT 6
#define BCHP_XPT_MEMDMA_MCPB_DATA_FEED_MECHANISM_0_15_DATA_FEED_MECHANISM_CH3_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: DATA_FEED_MECHANISM_0_15 :: DATA_FEED_MECHANISM_CH2 [05:04] */
#define BCHP_XPT_MEMDMA_MCPB_DATA_FEED_MECHANISM_0_15_DATA_FEED_MECHANISM_CH2_MASK 0x00000030
#define BCHP_XPT_MEMDMA_MCPB_DATA_FEED_MECHANISM_0_15_DATA_FEED_MECHANISM_CH2_SHIFT 4
#define BCHP_XPT_MEMDMA_MCPB_DATA_FEED_MECHANISM_0_15_DATA_FEED_MECHANISM_CH2_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: DATA_FEED_MECHANISM_0_15 :: DATA_FEED_MECHANISM_CH1 [03:02] */
#define BCHP_XPT_MEMDMA_MCPB_DATA_FEED_MECHANISM_0_15_DATA_FEED_MECHANISM_CH1_MASK 0x0000000c
#define BCHP_XPT_MEMDMA_MCPB_DATA_FEED_MECHANISM_0_15_DATA_FEED_MECHANISM_CH1_SHIFT 2
#define BCHP_XPT_MEMDMA_MCPB_DATA_FEED_MECHANISM_0_15_DATA_FEED_MECHANISM_CH1_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: DATA_FEED_MECHANISM_0_15 :: DATA_FEED_MECHANISM_CH0 [01:00] */
#define BCHP_XPT_MEMDMA_MCPB_DATA_FEED_MECHANISM_0_15_DATA_FEED_MECHANISM_CH0_MASK 0x00000003
#define BCHP_XPT_MEMDMA_MCPB_DATA_FEED_MECHANISM_0_15_DATA_FEED_MECHANISM_CH0_SHIFT 0
#define BCHP_XPT_MEMDMA_MCPB_DATA_FEED_MECHANISM_0_15_DATA_FEED_MECHANISM_CH0_DEFAULT 0x00000000

/***************************************************************************
 *DATA_FEED_MECHANISM_16_31 - Data feed mechanism for channels 16 to 31
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: DATA_FEED_MECHANISM_16_31 :: DATA_FEED_MECHANISM_CH31 [31:30] */
#define BCHP_XPT_MEMDMA_MCPB_DATA_FEED_MECHANISM_16_31_DATA_FEED_MECHANISM_CH31_MASK 0xc0000000
#define BCHP_XPT_MEMDMA_MCPB_DATA_FEED_MECHANISM_16_31_DATA_FEED_MECHANISM_CH31_SHIFT 30
#define BCHP_XPT_MEMDMA_MCPB_DATA_FEED_MECHANISM_16_31_DATA_FEED_MECHANISM_CH31_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: DATA_FEED_MECHANISM_16_31 :: DATA_FEED_MECHANISM_CH30 [29:28] */
#define BCHP_XPT_MEMDMA_MCPB_DATA_FEED_MECHANISM_16_31_DATA_FEED_MECHANISM_CH30_MASK 0x30000000
#define BCHP_XPT_MEMDMA_MCPB_DATA_FEED_MECHANISM_16_31_DATA_FEED_MECHANISM_CH30_SHIFT 28
#define BCHP_XPT_MEMDMA_MCPB_DATA_FEED_MECHANISM_16_31_DATA_FEED_MECHANISM_CH30_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: DATA_FEED_MECHANISM_16_31 :: DATA_FEED_MECHANISM_CH29 [27:26] */
#define BCHP_XPT_MEMDMA_MCPB_DATA_FEED_MECHANISM_16_31_DATA_FEED_MECHANISM_CH29_MASK 0x0c000000
#define BCHP_XPT_MEMDMA_MCPB_DATA_FEED_MECHANISM_16_31_DATA_FEED_MECHANISM_CH29_SHIFT 26
#define BCHP_XPT_MEMDMA_MCPB_DATA_FEED_MECHANISM_16_31_DATA_FEED_MECHANISM_CH29_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: DATA_FEED_MECHANISM_16_31 :: DATA_FEED_MECHANISM_CH28 [25:24] */
#define BCHP_XPT_MEMDMA_MCPB_DATA_FEED_MECHANISM_16_31_DATA_FEED_MECHANISM_CH28_MASK 0x03000000
#define BCHP_XPT_MEMDMA_MCPB_DATA_FEED_MECHANISM_16_31_DATA_FEED_MECHANISM_CH28_SHIFT 24
#define BCHP_XPT_MEMDMA_MCPB_DATA_FEED_MECHANISM_16_31_DATA_FEED_MECHANISM_CH28_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: DATA_FEED_MECHANISM_16_31 :: DATA_FEED_MECHANISM_CH27 [23:22] */
#define BCHP_XPT_MEMDMA_MCPB_DATA_FEED_MECHANISM_16_31_DATA_FEED_MECHANISM_CH27_MASK 0x00c00000
#define BCHP_XPT_MEMDMA_MCPB_DATA_FEED_MECHANISM_16_31_DATA_FEED_MECHANISM_CH27_SHIFT 22
#define BCHP_XPT_MEMDMA_MCPB_DATA_FEED_MECHANISM_16_31_DATA_FEED_MECHANISM_CH27_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: DATA_FEED_MECHANISM_16_31 :: DATA_FEED_MECHANISM_CH26 [21:20] */
#define BCHP_XPT_MEMDMA_MCPB_DATA_FEED_MECHANISM_16_31_DATA_FEED_MECHANISM_CH26_MASK 0x00300000
#define BCHP_XPT_MEMDMA_MCPB_DATA_FEED_MECHANISM_16_31_DATA_FEED_MECHANISM_CH26_SHIFT 20
#define BCHP_XPT_MEMDMA_MCPB_DATA_FEED_MECHANISM_16_31_DATA_FEED_MECHANISM_CH26_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: DATA_FEED_MECHANISM_16_31 :: DATA_FEED_MECHANISM_CH25 [19:18] */
#define BCHP_XPT_MEMDMA_MCPB_DATA_FEED_MECHANISM_16_31_DATA_FEED_MECHANISM_CH25_MASK 0x000c0000
#define BCHP_XPT_MEMDMA_MCPB_DATA_FEED_MECHANISM_16_31_DATA_FEED_MECHANISM_CH25_SHIFT 18
#define BCHP_XPT_MEMDMA_MCPB_DATA_FEED_MECHANISM_16_31_DATA_FEED_MECHANISM_CH25_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: DATA_FEED_MECHANISM_16_31 :: DATA_FEED_MECHANISM_CH24 [17:16] */
#define BCHP_XPT_MEMDMA_MCPB_DATA_FEED_MECHANISM_16_31_DATA_FEED_MECHANISM_CH24_MASK 0x00030000
#define BCHP_XPT_MEMDMA_MCPB_DATA_FEED_MECHANISM_16_31_DATA_FEED_MECHANISM_CH24_SHIFT 16
#define BCHP_XPT_MEMDMA_MCPB_DATA_FEED_MECHANISM_16_31_DATA_FEED_MECHANISM_CH24_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: DATA_FEED_MECHANISM_16_31 :: DATA_FEED_MECHANISM_CH23 [15:14] */
#define BCHP_XPT_MEMDMA_MCPB_DATA_FEED_MECHANISM_16_31_DATA_FEED_MECHANISM_CH23_MASK 0x0000c000
#define BCHP_XPT_MEMDMA_MCPB_DATA_FEED_MECHANISM_16_31_DATA_FEED_MECHANISM_CH23_SHIFT 14
#define BCHP_XPT_MEMDMA_MCPB_DATA_FEED_MECHANISM_16_31_DATA_FEED_MECHANISM_CH23_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: DATA_FEED_MECHANISM_16_31 :: DATA_FEED_MECHANISM_CH22 [13:12] */
#define BCHP_XPT_MEMDMA_MCPB_DATA_FEED_MECHANISM_16_31_DATA_FEED_MECHANISM_CH22_MASK 0x00003000
#define BCHP_XPT_MEMDMA_MCPB_DATA_FEED_MECHANISM_16_31_DATA_FEED_MECHANISM_CH22_SHIFT 12
#define BCHP_XPT_MEMDMA_MCPB_DATA_FEED_MECHANISM_16_31_DATA_FEED_MECHANISM_CH22_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: DATA_FEED_MECHANISM_16_31 :: DATA_FEED_MECHANISM_CH21 [11:10] */
#define BCHP_XPT_MEMDMA_MCPB_DATA_FEED_MECHANISM_16_31_DATA_FEED_MECHANISM_CH21_MASK 0x00000c00
#define BCHP_XPT_MEMDMA_MCPB_DATA_FEED_MECHANISM_16_31_DATA_FEED_MECHANISM_CH21_SHIFT 10
#define BCHP_XPT_MEMDMA_MCPB_DATA_FEED_MECHANISM_16_31_DATA_FEED_MECHANISM_CH21_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: DATA_FEED_MECHANISM_16_31 :: DATA_FEED_MECHANISM_CH20 [09:08] */
#define BCHP_XPT_MEMDMA_MCPB_DATA_FEED_MECHANISM_16_31_DATA_FEED_MECHANISM_CH20_MASK 0x00000300
#define BCHP_XPT_MEMDMA_MCPB_DATA_FEED_MECHANISM_16_31_DATA_FEED_MECHANISM_CH20_SHIFT 8
#define BCHP_XPT_MEMDMA_MCPB_DATA_FEED_MECHANISM_16_31_DATA_FEED_MECHANISM_CH20_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: DATA_FEED_MECHANISM_16_31 :: DATA_FEED_MECHANISM_CH19 [07:06] */
#define BCHP_XPT_MEMDMA_MCPB_DATA_FEED_MECHANISM_16_31_DATA_FEED_MECHANISM_CH19_MASK 0x000000c0
#define BCHP_XPT_MEMDMA_MCPB_DATA_FEED_MECHANISM_16_31_DATA_FEED_MECHANISM_CH19_SHIFT 6
#define BCHP_XPT_MEMDMA_MCPB_DATA_FEED_MECHANISM_16_31_DATA_FEED_MECHANISM_CH19_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: DATA_FEED_MECHANISM_16_31 :: DATA_FEED_MECHANISM_CH18 [05:04] */
#define BCHP_XPT_MEMDMA_MCPB_DATA_FEED_MECHANISM_16_31_DATA_FEED_MECHANISM_CH18_MASK 0x00000030
#define BCHP_XPT_MEMDMA_MCPB_DATA_FEED_MECHANISM_16_31_DATA_FEED_MECHANISM_CH18_SHIFT 4
#define BCHP_XPT_MEMDMA_MCPB_DATA_FEED_MECHANISM_16_31_DATA_FEED_MECHANISM_CH18_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: DATA_FEED_MECHANISM_16_31 :: DATA_FEED_MECHANISM_CH17 [03:02] */
#define BCHP_XPT_MEMDMA_MCPB_DATA_FEED_MECHANISM_16_31_DATA_FEED_MECHANISM_CH17_MASK 0x0000000c
#define BCHP_XPT_MEMDMA_MCPB_DATA_FEED_MECHANISM_16_31_DATA_FEED_MECHANISM_CH17_SHIFT 2
#define BCHP_XPT_MEMDMA_MCPB_DATA_FEED_MECHANISM_16_31_DATA_FEED_MECHANISM_CH17_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: DATA_FEED_MECHANISM_16_31 :: DATA_FEED_MECHANISM_CH16 [01:00] */
#define BCHP_XPT_MEMDMA_MCPB_DATA_FEED_MECHANISM_16_31_DATA_FEED_MECHANISM_CH16_MASK 0x00000003
#define BCHP_XPT_MEMDMA_MCPB_DATA_FEED_MECHANISM_16_31_DATA_FEED_MECHANISM_CH16_SHIFT 0
#define BCHP_XPT_MEMDMA_MCPB_DATA_FEED_MECHANISM_16_31_DATA_FEED_MECHANISM_CH16_DEFAULT 0x00000000

/***************************************************************************
 *ON_CHIP_DESC_FIFO_EMPTY_0_31 - On chip descriptor FIFO status for PB channels 0 - 31.
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: ON_CHIP_DESC_FIFO_EMPTY_0_31 :: DESC_FIFO_EMPTY [31:00] */
#define BCHP_XPT_MEMDMA_MCPB_ON_CHIP_DESC_FIFO_EMPTY_0_31_DESC_FIFO_EMPTY_MASK 0xffffffff
#define BCHP_XPT_MEMDMA_MCPB_ON_CHIP_DESC_FIFO_EMPTY_0_31_DESC_FIFO_EMPTY_SHIFT 0
#define BCHP_XPT_MEMDMA_MCPB_ON_CHIP_DESC_FIFO_EMPTY_0_31_DESC_FIFO_EMPTY_DEFAULT 0xffffffff

/***************************************************************************
 *DMA_COMMITTED_BUFF_EMPTY_STATUS_0_31 - DMA committed buffer emptiness status for channels 0 - 31.
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: DMA_COMMITTED_BUFF_EMPTY_STATUS_0_31 :: EMPTY_STATUS [31:00] */
#define BCHP_XPT_MEMDMA_MCPB_DMA_COMMITTED_BUFF_EMPTY_STATUS_0_31_EMPTY_STATUS_MASK 0xffffffff
#define BCHP_XPT_MEMDMA_MCPB_DMA_COMMITTED_BUFF_EMPTY_STATUS_0_31_EMPTY_STATUS_SHIFT 0

/***************************************************************************
 *PKT_IN_SMU_STATUS_0_31 - Status to indicate that there is packet slot being processed in SMU
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: PKT_IN_SMU_STATUS_0_31 :: PKT_IN_SMU_STATUS [31:00] */
#define BCHP_XPT_MEMDMA_MCPB_PKT_IN_SMU_STATUS_0_31_PKT_IN_SMU_STATUS_MASK 0xffffffff
#define BCHP_XPT_MEMDMA_MCPB_PKT_IN_SMU_STATUS_0_31_PKT_IN_SMU_STATUS_SHIFT 0

/***************************************************************************
 *RUN_INVALID_SET_CLEAR - Set and Clear Run Invalid
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: RUN_INVALID_SET_CLEAR :: reserved0 [31:09] */
#define BCHP_XPT_MEMDMA_MCPB_RUN_INVALID_SET_CLEAR_reserved0_MASK  0xfffffe00
#define BCHP_XPT_MEMDMA_MCPB_RUN_INVALID_SET_CLEAR_reserved0_SHIFT 9

/* XPT_MEMDMA_MCPB :: RUN_INVALID_SET_CLEAR :: SET_CLEAR [08:08] */
#define BCHP_XPT_MEMDMA_MCPB_RUN_INVALID_SET_CLEAR_SET_CLEAR_MASK  0x00000100
#define BCHP_XPT_MEMDMA_MCPB_RUN_INVALID_SET_CLEAR_SET_CLEAR_SHIFT 8
#define BCHP_XPT_MEMDMA_MCPB_RUN_INVALID_SET_CLEAR_SET_CLEAR_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: RUN_INVALID_SET_CLEAR :: MCPB_CHANNEL_NUM [07:00] */
#define BCHP_XPT_MEMDMA_MCPB_RUN_INVALID_SET_CLEAR_MCPB_CHANNEL_NUM_MASK 0x000000ff
#define BCHP_XPT_MEMDMA_MCPB_RUN_INVALID_SET_CLEAR_MCPB_CHANNEL_NUM_SHIFT 0
#define BCHP_XPT_MEMDMA_MCPB_RUN_INVALID_SET_CLEAR_MCPB_CHANNEL_NUM_DEFAULT 0x00000000

/***************************************************************************
 *RUN_INVALID_STATUS_0_31 - Run Invalid status
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: RUN_INVALID_STATUS_0_31 :: RUN_INVALID_STATUS [31:00] */
#define BCHP_XPT_MEMDMA_MCPB_RUN_INVALID_STATUS_0_31_RUN_INVALID_STATUS_MASK 0xffffffff
#define BCHP_XPT_MEMDMA_MCPB_RUN_INVALID_STATUS_0_31_RUN_INVALID_STATUS_SHIFT 0
#define BCHP_XPT_MEMDMA_MCPB_RUN_INVALID_STATUS_0_31_RUN_INVALID_STATUS_DEFAULT 0x00000000

/***************************************************************************
 *CHANNEL_PRIORITY_SET - Set priority for channel arbitration
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: CHANNEL_PRIORITY_SET :: reserved0 [31:10] */
#define BCHP_XPT_MEMDMA_MCPB_CHANNEL_PRIORITY_SET_reserved0_MASK   0xfffffc00
#define BCHP_XPT_MEMDMA_MCPB_CHANNEL_PRIORITY_SET_reserved0_SHIFT  10

/* XPT_MEMDMA_MCPB :: CHANNEL_PRIORITY_SET :: SET_PRIORITY [09:08] */
#define BCHP_XPT_MEMDMA_MCPB_CHANNEL_PRIORITY_SET_SET_PRIORITY_MASK 0x00000300
#define BCHP_XPT_MEMDMA_MCPB_CHANNEL_PRIORITY_SET_SET_PRIORITY_SHIFT 8
#define BCHP_XPT_MEMDMA_MCPB_CHANNEL_PRIORITY_SET_SET_PRIORITY_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CHANNEL_PRIORITY_SET :: MCPB_CHANNEL_NUM [07:00] */
#define BCHP_XPT_MEMDMA_MCPB_CHANNEL_PRIORITY_SET_MCPB_CHANNEL_NUM_MASK 0x000000ff
#define BCHP_XPT_MEMDMA_MCPB_CHANNEL_PRIORITY_SET_MCPB_CHANNEL_NUM_SHIFT 0
#define BCHP_XPT_MEMDMA_MCPB_CHANNEL_PRIORITY_SET_MCPB_CHANNEL_NUM_DEFAULT 0x00000000

/***************************************************************************
 *CHANNEL_PRIORITY_STATUS_0_15 - Channel priority status for channels 0 to 15
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: CHANNEL_PRIORITY_STATUS_0_15 :: CHAN_15_PRIORITY [31:30] */
#define BCHP_XPT_MEMDMA_MCPB_CHANNEL_PRIORITY_STATUS_0_15_CHAN_15_PRIORITY_MASK 0xc0000000
#define BCHP_XPT_MEMDMA_MCPB_CHANNEL_PRIORITY_STATUS_0_15_CHAN_15_PRIORITY_SHIFT 30
#define BCHP_XPT_MEMDMA_MCPB_CHANNEL_PRIORITY_STATUS_0_15_CHAN_15_PRIORITY_DEFAULT 0x00000001

/* XPT_MEMDMA_MCPB :: CHANNEL_PRIORITY_STATUS_0_15 :: CHAN_14_PRIORITY [29:28] */
#define BCHP_XPT_MEMDMA_MCPB_CHANNEL_PRIORITY_STATUS_0_15_CHAN_14_PRIORITY_MASK 0x30000000
#define BCHP_XPT_MEMDMA_MCPB_CHANNEL_PRIORITY_STATUS_0_15_CHAN_14_PRIORITY_SHIFT 28
#define BCHP_XPT_MEMDMA_MCPB_CHANNEL_PRIORITY_STATUS_0_15_CHAN_14_PRIORITY_DEFAULT 0x00000001

/* XPT_MEMDMA_MCPB :: CHANNEL_PRIORITY_STATUS_0_15 :: CHAN_13_PRIORITY [27:26] */
#define BCHP_XPT_MEMDMA_MCPB_CHANNEL_PRIORITY_STATUS_0_15_CHAN_13_PRIORITY_MASK 0x0c000000
#define BCHP_XPT_MEMDMA_MCPB_CHANNEL_PRIORITY_STATUS_0_15_CHAN_13_PRIORITY_SHIFT 26
#define BCHP_XPT_MEMDMA_MCPB_CHANNEL_PRIORITY_STATUS_0_15_CHAN_13_PRIORITY_DEFAULT 0x00000001

/* XPT_MEMDMA_MCPB :: CHANNEL_PRIORITY_STATUS_0_15 :: CHAN_12_PRIORITY [25:24] */
#define BCHP_XPT_MEMDMA_MCPB_CHANNEL_PRIORITY_STATUS_0_15_CHAN_12_PRIORITY_MASK 0x03000000
#define BCHP_XPT_MEMDMA_MCPB_CHANNEL_PRIORITY_STATUS_0_15_CHAN_12_PRIORITY_SHIFT 24
#define BCHP_XPT_MEMDMA_MCPB_CHANNEL_PRIORITY_STATUS_0_15_CHAN_12_PRIORITY_DEFAULT 0x00000001

/* XPT_MEMDMA_MCPB :: CHANNEL_PRIORITY_STATUS_0_15 :: CHAN_11_PRIORITY [23:22] */
#define BCHP_XPT_MEMDMA_MCPB_CHANNEL_PRIORITY_STATUS_0_15_CHAN_11_PRIORITY_MASK 0x00c00000
#define BCHP_XPT_MEMDMA_MCPB_CHANNEL_PRIORITY_STATUS_0_15_CHAN_11_PRIORITY_SHIFT 22
#define BCHP_XPT_MEMDMA_MCPB_CHANNEL_PRIORITY_STATUS_0_15_CHAN_11_PRIORITY_DEFAULT 0x00000001

/* XPT_MEMDMA_MCPB :: CHANNEL_PRIORITY_STATUS_0_15 :: CHAN_10_PRIORITY [21:20] */
#define BCHP_XPT_MEMDMA_MCPB_CHANNEL_PRIORITY_STATUS_0_15_CHAN_10_PRIORITY_MASK 0x00300000
#define BCHP_XPT_MEMDMA_MCPB_CHANNEL_PRIORITY_STATUS_0_15_CHAN_10_PRIORITY_SHIFT 20
#define BCHP_XPT_MEMDMA_MCPB_CHANNEL_PRIORITY_STATUS_0_15_CHAN_10_PRIORITY_DEFAULT 0x00000001

/* XPT_MEMDMA_MCPB :: CHANNEL_PRIORITY_STATUS_0_15 :: CHAN_9_PRIORITY [19:18] */
#define BCHP_XPT_MEMDMA_MCPB_CHANNEL_PRIORITY_STATUS_0_15_CHAN_9_PRIORITY_MASK 0x000c0000
#define BCHP_XPT_MEMDMA_MCPB_CHANNEL_PRIORITY_STATUS_0_15_CHAN_9_PRIORITY_SHIFT 18
#define BCHP_XPT_MEMDMA_MCPB_CHANNEL_PRIORITY_STATUS_0_15_CHAN_9_PRIORITY_DEFAULT 0x00000001

/* XPT_MEMDMA_MCPB :: CHANNEL_PRIORITY_STATUS_0_15 :: CHAN_8_PRIORITY [17:16] */
#define BCHP_XPT_MEMDMA_MCPB_CHANNEL_PRIORITY_STATUS_0_15_CHAN_8_PRIORITY_MASK 0x00030000
#define BCHP_XPT_MEMDMA_MCPB_CHANNEL_PRIORITY_STATUS_0_15_CHAN_8_PRIORITY_SHIFT 16
#define BCHP_XPT_MEMDMA_MCPB_CHANNEL_PRIORITY_STATUS_0_15_CHAN_8_PRIORITY_DEFAULT 0x00000001

/* XPT_MEMDMA_MCPB :: CHANNEL_PRIORITY_STATUS_0_15 :: CHAN_7_PRIORITY [15:14] */
#define BCHP_XPT_MEMDMA_MCPB_CHANNEL_PRIORITY_STATUS_0_15_CHAN_7_PRIORITY_MASK 0x0000c000
#define BCHP_XPT_MEMDMA_MCPB_CHANNEL_PRIORITY_STATUS_0_15_CHAN_7_PRIORITY_SHIFT 14
#define BCHP_XPT_MEMDMA_MCPB_CHANNEL_PRIORITY_STATUS_0_15_CHAN_7_PRIORITY_DEFAULT 0x00000001

/* XPT_MEMDMA_MCPB :: CHANNEL_PRIORITY_STATUS_0_15 :: CHAN_6_PRIORITY [13:12] */
#define BCHP_XPT_MEMDMA_MCPB_CHANNEL_PRIORITY_STATUS_0_15_CHAN_6_PRIORITY_MASK 0x00003000
#define BCHP_XPT_MEMDMA_MCPB_CHANNEL_PRIORITY_STATUS_0_15_CHAN_6_PRIORITY_SHIFT 12
#define BCHP_XPT_MEMDMA_MCPB_CHANNEL_PRIORITY_STATUS_0_15_CHAN_6_PRIORITY_DEFAULT 0x00000001

/* XPT_MEMDMA_MCPB :: CHANNEL_PRIORITY_STATUS_0_15 :: CHAN_5_PRIORITY [11:10] */
#define BCHP_XPT_MEMDMA_MCPB_CHANNEL_PRIORITY_STATUS_0_15_CHAN_5_PRIORITY_MASK 0x00000c00
#define BCHP_XPT_MEMDMA_MCPB_CHANNEL_PRIORITY_STATUS_0_15_CHAN_5_PRIORITY_SHIFT 10
#define BCHP_XPT_MEMDMA_MCPB_CHANNEL_PRIORITY_STATUS_0_15_CHAN_5_PRIORITY_DEFAULT 0x00000001

/* XPT_MEMDMA_MCPB :: CHANNEL_PRIORITY_STATUS_0_15 :: CHAN_4_PRIORITY [09:08] */
#define BCHP_XPT_MEMDMA_MCPB_CHANNEL_PRIORITY_STATUS_0_15_CHAN_4_PRIORITY_MASK 0x00000300
#define BCHP_XPT_MEMDMA_MCPB_CHANNEL_PRIORITY_STATUS_0_15_CHAN_4_PRIORITY_SHIFT 8
#define BCHP_XPT_MEMDMA_MCPB_CHANNEL_PRIORITY_STATUS_0_15_CHAN_4_PRIORITY_DEFAULT 0x00000001

/* XPT_MEMDMA_MCPB :: CHANNEL_PRIORITY_STATUS_0_15 :: CHAN_3_PRIORITY [07:06] */
#define BCHP_XPT_MEMDMA_MCPB_CHANNEL_PRIORITY_STATUS_0_15_CHAN_3_PRIORITY_MASK 0x000000c0
#define BCHP_XPT_MEMDMA_MCPB_CHANNEL_PRIORITY_STATUS_0_15_CHAN_3_PRIORITY_SHIFT 6
#define BCHP_XPT_MEMDMA_MCPB_CHANNEL_PRIORITY_STATUS_0_15_CHAN_3_PRIORITY_DEFAULT 0x00000001

/* XPT_MEMDMA_MCPB :: CHANNEL_PRIORITY_STATUS_0_15 :: CHAN_2_PRIORITY [05:04] */
#define BCHP_XPT_MEMDMA_MCPB_CHANNEL_PRIORITY_STATUS_0_15_CHAN_2_PRIORITY_MASK 0x00000030
#define BCHP_XPT_MEMDMA_MCPB_CHANNEL_PRIORITY_STATUS_0_15_CHAN_2_PRIORITY_SHIFT 4
#define BCHP_XPT_MEMDMA_MCPB_CHANNEL_PRIORITY_STATUS_0_15_CHAN_2_PRIORITY_DEFAULT 0x00000001

/* XPT_MEMDMA_MCPB :: CHANNEL_PRIORITY_STATUS_0_15 :: CHAN_1_PRIORITY [03:02] */
#define BCHP_XPT_MEMDMA_MCPB_CHANNEL_PRIORITY_STATUS_0_15_CHAN_1_PRIORITY_MASK 0x0000000c
#define BCHP_XPT_MEMDMA_MCPB_CHANNEL_PRIORITY_STATUS_0_15_CHAN_1_PRIORITY_SHIFT 2
#define BCHP_XPT_MEMDMA_MCPB_CHANNEL_PRIORITY_STATUS_0_15_CHAN_1_PRIORITY_DEFAULT 0x00000001

/* XPT_MEMDMA_MCPB :: CHANNEL_PRIORITY_STATUS_0_15 :: CHAN_0_PRIORITY [01:00] */
#define BCHP_XPT_MEMDMA_MCPB_CHANNEL_PRIORITY_STATUS_0_15_CHAN_0_PRIORITY_MASK 0x00000003
#define BCHP_XPT_MEMDMA_MCPB_CHANNEL_PRIORITY_STATUS_0_15_CHAN_0_PRIORITY_SHIFT 0
#define BCHP_XPT_MEMDMA_MCPB_CHANNEL_PRIORITY_STATUS_0_15_CHAN_0_PRIORITY_DEFAULT 0x00000001

/***************************************************************************
 *CHANNEL_PRIORITY_STATUS_16_31 - Channel priority status for channels 16 to 31
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: CHANNEL_PRIORITY_STATUS_16_31 :: CHAN_31_PRIORITY [31:30] */
#define BCHP_XPT_MEMDMA_MCPB_CHANNEL_PRIORITY_STATUS_16_31_CHAN_31_PRIORITY_MASK 0xc0000000
#define BCHP_XPT_MEMDMA_MCPB_CHANNEL_PRIORITY_STATUS_16_31_CHAN_31_PRIORITY_SHIFT 30
#define BCHP_XPT_MEMDMA_MCPB_CHANNEL_PRIORITY_STATUS_16_31_CHAN_31_PRIORITY_DEFAULT 0x00000001

/* XPT_MEMDMA_MCPB :: CHANNEL_PRIORITY_STATUS_16_31 :: CHAN_30_PRIORITY [29:28] */
#define BCHP_XPT_MEMDMA_MCPB_CHANNEL_PRIORITY_STATUS_16_31_CHAN_30_PRIORITY_MASK 0x30000000
#define BCHP_XPT_MEMDMA_MCPB_CHANNEL_PRIORITY_STATUS_16_31_CHAN_30_PRIORITY_SHIFT 28
#define BCHP_XPT_MEMDMA_MCPB_CHANNEL_PRIORITY_STATUS_16_31_CHAN_30_PRIORITY_DEFAULT 0x00000001

/* XPT_MEMDMA_MCPB :: CHANNEL_PRIORITY_STATUS_16_31 :: CHAN_29_PRIORITY [27:26] */
#define BCHP_XPT_MEMDMA_MCPB_CHANNEL_PRIORITY_STATUS_16_31_CHAN_29_PRIORITY_MASK 0x0c000000
#define BCHP_XPT_MEMDMA_MCPB_CHANNEL_PRIORITY_STATUS_16_31_CHAN_29_PRIORITY_SHIFT 26
#define BCHP_XPT_MEMDMA_MCPB_CHANNEL_PRIORITY_STATUS_16_31_CHAN_29_PRIORITY_DEFAULT 0x00000001

/* XPT_MEMDMA_MCPB :: CHANNEL_PRIORITY_STATUS_16_31 :: CHAN_28_PRIORITY [25:24] */
#define BCHP_XPT_MEMDMA_MCPB_CHANNEL_PRIORITY_STATUS_16_31_CHAN_28_PRIORITY_MASK 0x03000000
#define BCHP_XPT_MEMDMA_MCPB_CHANNEL_PRIORITY_STATUS_16_31_CHAN_28_PRIORITY_SHIFT 24
#define BCHP_XPT_MEMDMA_MCPB_CHANNEL_PRIORITY_STATUS_16_31_CHAN_28_PRIORITY_DEFAULT 0x00000001

/* XPT_MEMDMA_MCPB :: CHANNEL_PRIORITY_STATUS_16_31 :: CHAN_27_PRIORITY [23:22] */
#define BCHP_XPT_MEMDMA_MCPB_CHANNEL_PRIORITY_STATUS_16_31_CHAN_27_PRIORITY_MASK 0x00c00000
#define BCHP_XPT_MEMDMA_MCPB_CHANNEL_PRIORITY_STATUS_16_31_CHAN_27_PRIORITY_SHIFT 22
#define BCHP_XPT_MEMDMA_MCPB_CHANNEL_PRIORITY_STATUS_16_31_CHAN_27_PRIORITY_DEFAULT 0x00000001

/* XPT_MEMDMA_MCPB :: CHANNEL_PRIORITY_STATUS_16_31 :: CHAN_26_PRIORITY [21:20] */
#define BCHP_XPT_MEMDMA_MCPB_CHANNEL_PRIORITY_STATUS_16_31_CHAN_26_PRIORITY_MASK 0x00300000
#define BCHP_XPT_MEMDMA_MCPB_CHANNEL_PRIORITY_STATUS_16_31_CHAN_26_PRIORITY_SHIFT 20
#define BCHP_XPT_MEMDMA_MCPB_CHANNEL_PRIORITY_STATUS_16_31_CHAN_26_PRIORITY_DEFAULT 0x00000001

/* XPT_MEMDMA_MCPB :: CHANNEL_PRIORITY_STATUS_16_31 :: CHAN_25_PRIORITY [19:18] */
#define BCHP_XPT_MEMDMA_MCPB_CHANNEL_PRIORITY_STATUS_16_31_CHAN_25_PRIORITY_MASK 0x000c0000
#define BCHP_XPT_MEMDMA_MCPB_CHANNEL_PRIORITY_STATUS_16_31_CHAN_25_PRIORITY_SHIFT 18
#define BCHP_XPT_MEMDMA_MCPB_CHANNEL_PRIORITY_STATUS_16_31_CHAN_25_PRIORITY_DEFAULT 0x00000001

/* XPT_MEMDMA_MCPB :: CHANNEL_PRIORITY_STATUS_16_31 :: CHAN_24_PRIORITY [17:16] */
#define BCHP_XPT_MEMDMA_MCPB_CHANNEL_PRIORITY_STATUS_16_31_CHAN_24_PRIORITY_MASK 0x00030000
#define BCHP_XPT_MEMDMA_MCPB_CHANNEL_PRIORITY_STATUS_16_31_CHAN_24_PRIORITY_SHIFT 16
#define BCHP_XPT_MEMDMA_MCPB_CHANNEL_PRIORITY_STATUS_16_31_CHAN_24_PRIORITY_DEFAULT 0x00000001

/* XPT_MEMDMA_MCPB :: CHANNEL_PRIORITY_STATUS_16_31 :: CHAN_23_PRIORITY [15:14] */
#define BCHP_XPT_MEMDMA_MCPB_CHANNEL_PRIORITY_STATUS_16_31_CHAN_23_PRIORITY_MASK 0x0000c000
#define BCHP_XPT_MEMDMA_MCPB_CHANNEL_PRIORITY_STATUS_16_31_CHAN_23_PRIORITY_SHIFT 14
#define BCHP_XPT_MEMDMA_MCPB_CHANNEL_PRIORITY_STATUS_16_31_CHAN_23_PRIORITY_DEFAULT 0x00000001

/* XPT_MEMDMA_MCPB :: CHANNEL_PRIORITY_STATUS_16_31 :: CHAN_22_PRIORITY [13:12] */
#define BCHP_XPT_MEMDMA_MCPB_CHANNEL_PRIORITY_STATUS_16_31_CHAN_22_PRIORITY_MASK 0x00003000
#define BCHP_XPT_MEMDMA_MCPB_CHANNEL_PRIORITY_STATUS_16_31_CHAN_22_PRIORITY_SHIFT 12
#define BCHP_XPT_MEMDMA_MCPB_CHANNEL_PRIORITY_STATUS_16_31_CHAN_22_PRIORITY_DEFAULT 0x00000001

/* XPT_MEMDMA_MCPB :: CHANNEL_PRIORITY_STATUS_16_31 :: CHAN_21_PRIORITY [11:10] */
#define BCHP_XPT_MEMDMA_MCPB_CHANNEL_PRIORITY_STATUS_16_31_CHAN_21_PRIORITY_MASK 0x00000c00
#define BCHP_XPT_MEMDMA_MCPB_CHANNEL_PRIORITY_STATUS_16_31_CHAN_21_PRIORITY_SHIFT 10
#define BCHP_XPT_MEMDMA_MCPB_CHANNEL_PRIORITY_STATUS_16_31_CHAN_21_PRIORITY_DEFAULT 0x00000001

/* XPT_MEMDMA_MCPB :: CHANNEL_PRIORITY_STATUS_16_31 :: CHAN_20_PRIORITY [09:08] */
#define BCHP_XPT_MEMDMA_MCPB_CHANNEL_PRIORITY_STATUS_16_31_CHAN_20_PRIORITY_MASK 0x00000300
#define BCHP_XPT_MEMDMA_MCPB_CHANNEL_PRIORITY_STATUS_16_31_CHAN_20_PRIORITY_SHIFT 8
#define BCHP_XPT_MEMDMA_MCPB_CHANNEL_PRIORITY_STATUS_16_31_CHAN_20_PRIORITY_DEFAULT 0x00000001

/* XPT_MEMDMA_MCPB :: CHANNEL_PRIORITY_STATUS_16_31 :: CHAN_19_PRIORITY [07:06] */
#define BCHP_XPT_MEMDMA_MCPB_CHANNEL_PRIORITY_STATUS_16_31_CHAN_19_PRIORITY_MASK 0x000000c0
#define BCHP_XPT_MEMDMA_MCPB_CHANNEL_PRIORITY_STATUS_16_31_CHAN_19_PRIORITY_SHIFT 6
#define BCHP_XPT_MEMDMA_MCPB_CHANNEL_PRIORITY_STATUS_16_31_CHAN_19_PRIORITY_DEFAULT 0x00000001

/* XPT_MEMDMA_MCPB :: CHANNEL_PRIORITY_STATUS_16_31 :: CHAN_18_PRIORITY [05:04] */
#define BCHP_XPT_MEMDMA_MCPB_CHANNEL_PRIORITY_STATUS_16_31_CHAN_18_PRIORITY_MASK 0x00000030
#define BCHP_XPT_MEMDMA_MCPB_CHANNEL_PRIORITY_STATUS_16_31_CHAN_18_PRIORITY_SHIFT 4
#define BCHP_XPT_MEMDMA_MCPB_CHANNEL_PRIORITY_STATUS_16_31_CHAN_18_PRIORITY_DEFAULT 0x00000001

/* XPT_MEMDMA_MCPB :: CHANNEL_PRIORITY_STATUS_16_31 :: CHAN_17_PRIORITY [03:02] */
#define BCHP_XPT_MEMDMA_MCPB_CHANNEL_PRIORITY_STATUS_16_31_CHAN_17_PRIORITY_MASK 0x0000000c
#define BCHP_XPT_MEMDMA_MCPB_CHANNEL_PRIORITY_STATUS_16_31_CHAN_17_PRIORITY_SHIFT 2
#define BCHP_XPT_MEMDMA_MCPB_CHANNEL_PRIORITY_STATUS_16_31_CHAN_17_PRIORITY_DEFAULT 0x00000001

/* XPT_MEMDMA_MCPB :: CHANNEL_PRIORITY_STATUS_16_31 :: CHAN_16_PRIORITY [01:00] */
#define BCHP_XPT_MEMDMA_MCPB_CHANNEL_PRIORITY_STATUS_16_31_CHAN_16_PRIORITY_MASK 0x00000003
#define BCHP_XPT_MEMDMA_MCPB_CHANNEL_PRIORITY_STATUS_16_31_CHAN_16_PRIORITY_SHIFT 0
#define BCHP_XPT_MEMDMA_MCPB_CHANNEL_PRIORITY_STATUS_16_31_CHAN_16_PRIORITY_DEFAULT 0x00000001

/***************************************************************************
 *BAND_PAUSE_MAPPING_VECTOR_0 - MCPB Band pause mapping vector for channel 0
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: BAND_PAUSE_MAPPING_VECTOR_0 :: BAND_PAUSE_MAPPING_VECTOR [31:00] */
#define BCHP_XPT_MEMDMA_MCPB_BAND_PAUSE_MAPPING_VECTOR_0_BAND_PAUSE_MAPPING_VECTOR_MASK 0xffffffff
#define BCHP_XPT_MEMDMA_MCPB_BAND_PAUSE_MAPPING_VECTOR_0_BAND_PAUSE_MAPPING_VECTOR_SHIFT 0
#define BCHP_XPT_MEMDMA_MCPB_BAND_PAUSE_MAPPING_VECTOR_0_BAND_PAUSE_MAPPING_VECTOR_DEFAULT 0x00000001

/***************************************************************************
 *BAND_PAUSE_MAPPING_VECTOR_1 - MCPB Band pause mapping vector for channel 1
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: BAND_PAUSE_MAPPING_VECTOR_1 :: BAND_PAUSE_MAPPING_VECTOR [31:00] */
#define BCHP_XPT_MEMDMA_MCPB_BAND_PAUSE_MAPPING_VECTOR_1_BAND_PAUSE_MAPPING_VECTOR_MASK 0xffffffff
#define BCHP_XPT_MEMDMA_MCPB_BAND_PAUSE_MAPPING_VECTOR_1_BAND_PAUSE_MAPPING_VECTOR_SHIFT 0
#define BCHP_XPT_MEMDMA_MCPB_BAND_PAUSE_MAPPING_VECTOR_1_BAND_PAUSE_MAPPING_VECTOR_DEFAULT 0x00000002

/***************************************************************************
 *BAND_PAUSE_MAPPING_VECTOR_2 - MCPB Band pause mapping vector for channel 2
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: BAND_PAUSE_MAPPING_VECTOR_2 :: BAND_PAUSE_MAPPING_VECTOR [31:00] */
#define BCHP_XPT_MEMDMA_MCPB_BAND_PAUSE_MAPPING_VECTOR_2_BAND_PAUSE_MAPPING_VECTOR_MASK 0xffffffff
#define BCHP_XPT_MEMDMA_MCPB_BAND_PAUSE_MAPPING_VECTOR_2_BAND_PAUSE_MAPPING_VECTOR_SHIFT 0
#define BCHP_XPT_MEMDMA_MCPB_BAND_PAUSE_MAPPING_VECTOR_2_BAND_PAUSE_MAPPING_VECTOR_DEFAULT 0x00000004

/***************************************************************************
 *BAND_PAUSE_MAPPING_VECTOR_3 - MCPB Band pause mapping vector for channel 3
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: BAND_PAUSE_MAPPING_VECTOR_3 :: BAND_PAUSE_MAPPING_VECTOR [31:00] */
#define BCHP_XPT_MEMDMA_MCPB_BAND_PAUSE_MAPPING_VECTOR_3_BAND_PAUSE_MAPPING_VECTOR_MASK 0xffffffff
#define BCHP_XPT_MEMDMA_MCPB_BAND_PAUSE_MAPPING_VECTOR_3_BAND_PAUSE_MAPPING_VECTOR_SHIFT 0
#define BCHP_XPT_MEMDMA_MCPB_BAND_PAUSE_MAPPING_VECTOR_3_BAND_PAUSE_MAPPING_VECTOR_DEFAULT 0x00000008

/***************************************************************************
 *BAND_PAUSE_MAPPING_VECTOR_4 - MCPB Band pause mapping vector for channel 4
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: BAND_PAUSE_MAPPING_VECTOR_4 :: BAND_PAUSE_MAPPING_VECTOR [31:00] */
#define BCHP_XPT_MEMDMA_MCPB_BAND_PAUSE_MAPPING_VECTOR_4_BAND_PAUSE_MAPPING_VECTOR_MASK 0xffffffff
#define BCHP_XPT_MEMDMA_MCPB_BAND_PAUSE_MAPPING_VECTOR_4_BAND_PAUSE_MAPPING_VECTOR_SHIFT 0
#define BCHP_XPT_MEMDMA_MCPB_BAND_PAUSE_MAPPING_VECTOR_4_BAND_PAUSE_MAPPING_VECTOR_DEFAULT 0x00000010

/***************************************************************************
 *BAND_PAUSE_MAPPING_VECTOR_5 - MCPB Band pause mapping vector for channel 5
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: BAND_PAUSE_MAPPING_VECTOR_5 :: BAND_PAUSE_MAPPING_VECTOR [31:00] */
#define BCHP_XPT_MEMDMA_MCPB_BAND_PAUSE_MAPPING_VECTOR_5_BAND_PAUSE_MAPPING_VECTOR_MASK 0xffffffff
#define BCHP_XPT_MEMDMA_MCPB_BAND_PAUSE_MAPPING_VECTOR_5_BAND_PAUSE_MAPPING_VECTOR_SHIFT 0
#define BCHP_XPT_MEMDMA_MCPB_BAND_PAUSE_MAPPING_VECTOR_5_BAND_PAUSE_MAPPING_VECTOR_DEFAULT 0x00000020

/***************************************************************************
 *BAND_PAUSE_MAPPING_VECTOR_6 - MCPB Band pause mapping vector for channel 6
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: BAND_PAUSE_MAPPING_VECTOR_6 :: BAND_PAUSE_MAPPING_VECTOR [31:00] */
#define BCHP_XPT_MEMDMA_MCPB_BAND_PAUSE_MAPPING_VECTOR_6_BAND_PAUSE_MAPPING_VECTOR_MASK 0xffffffff
#define BCHP_XPT_MEMDMA_MCPB_BAND_PAUSE_MAPPING_VECTOR_6_BAND_PAUSE_MAPPING_VECTOR_SHIFT 0
#define BCHP_XPT_MEMDMA_MCPB_BAND_PAUSE_MAPPING_VECTOR_6_BAND_PAUSE_MAPPING_VECTOR_DEFAULT 0x00000040

/***************************************************************************
 *BAND_PAUSE_MAPPING_VECTOR_7 - MCPB Band pause mapping vector for channel 7
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: BAND_PAUSE_MAPPING_VECTOR_7 :: BAND_PAUSE_MAPPING_VECTOR [31:00] */
#define BCHP_XPT_MEMDMA_MCPB_BAND_PAUSE_MAPPING_VECTOR_7_BAND_PAUSE_MAPPING_VECTOR_MASK 0xffffffff
#define BCHP_XPT_MEMDMA_MCPB_BAND_PAUSE_MAPPING_VECTOR_7_BAND_PAUSE_MAPPING_VECTOR_SHIFT 0
#define BCHP_XPT_MEMDMA_MCPB_BAND_PAUSE_MAPPING_VECTOR_7_BAND_PAUSE_MAPPING_VECTOR_DEFAULT 0x00000080

/***************************************************************************
 *BAND_PAUSE_MAPPING_VECTOR_8 - MCPB Band pause mapping vector for channel 8
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: BAND_PAUSE_MAPPING_VECTOR_8 :: BAND_PAUSE_MAPPING_VECTOR [31:00] */
#define BCHP_XPT_MEMDMA_MCPB_BAND_PAUSE_MAPPING_VECTOR_8_BAND_PAUSE_MAPPING_VECTOR_MASK 0xffffffff
#define BCHP_XPT_MEMDMA_MCPB_BAND_PAUSE_MAPPING_VECTOR_8_BAND_PAUSE_MAPPING_VECTOR_SHIFT 0
#define BCHP_XPT_MEMDMA_MCPB_BAND_PAUSE_MAPPING_VECTOR_8_BAND_PAUSE_MAPPING_VECTOR_DEFAULT 0x00000100

/***************************************************************************
 *BAND_PAUSE_MAPPING_VECTOR_9 - MCPB Band pause mapping vector for channel 9
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: BAND_PAUSE_MAPPING_VECTOR_9 :: BAND_PAUSE_MAPPING_VECTOR [31:00] */
#define BCHP_XPT_MEMDMA_MCPB_BAND_PAUSE_MAPPING_VECTOR_9_BAND_PAUSE_MAPPING_VECTOR_MASK 0xffffffff
#define BCHP_XPT_MEMDMA_MCPB_BAND_PAUSE_MAPPING_VECTOR_9_BAND_PAUSE_MAPPING_VECTOR_SHIFT 0
#define BCHP_XPT_MEMDMA_MCPB_BAND_PAUSE_MAPPING_VECTOR_9_BAND_PAUSE_MAPPING_VECTOR_DEFAULT 0x00000200

/***************************************************************************
 *BAND_PAUSE_MAPPING_VECTOR_10 - MCPB Band pause mapping vector for channel 10
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: BAND_PAUSE_MAPPING_VECTOR_10 :: BAND_PAUSE_MAPPING_VECTOR [31:00] */
#define BCHP_XPT_MEMDMA_MCPB_BAND_PAUSE_MAPPING_VECTOR_10_BAND_PAUSE_MAPPING_VECTOR_MASK 0xffffffff
#define BCHP_XPT_MEMDMA_MCPB_BAND_PAUSE_MAPPING_VECTOR_10_BAND_PAUSE_MAPPING_VECTOR_SHIFT 0
#define BCHP_XPT_MEMDMA_MCPB_BAND_PAUSE_MAPPING_VECTOR_10_BAND_PAUSE_MAPPING_VECTOR_DEFAULT 0x00000400

/***************************************************************************
 *BAND_PAUSE_MAPPING_VECTOR_11 - MCPB Band pause mapping vector for channel 11
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: BAND_PAUSE_MAPPING_VECTOR_11 :: BAND_PAUSE_MAPPING_VECTOR [31:00] */
#define BCHP_XPT_MEMDMA_MCPB_BAND_PAUSE_MAPPING_VECTOR_11_BAND_PAUSE_MAPPING_VECTOR_MASK 0xffffffff
#define BCHP_XPT_MEMDMA_MCPB_BAND_PAUSE_MAPPING_VECTOR_11_BAND_PAUSE_MAPPING_VECTOR_SHIFT 0
#define BCHP_XPT_MEMDMA_MCPB_BAND_PAUSE_MAPPING_VECTOR_11_BAND_PAUSE_MAPPING_VECTOR_DEFAULT 0x00000800

/***************************************************************************
 *BAND_PAUSE_MAPPING_VECTOR_12 - MCPB Band pause mapping vector for channel 12
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: BAND_PAUSE_MAPPING_VECTOR_12 :: BAND_PAUSE_MAPPING_VECTOR [31:00] */
#define BCHP_XPT_MEMDMA_MCPB_BAND_PAUSE_MAPPING_VECTOR_12_BAND_PAUSE_MAPPING_VECTOR_MASK 0xffffffff
#define BCHP_XPT_MEMDMA_MCPB_BAND_PAUSE_MAPPING_VECTOR_12_BAND_PAUSE_MAPPING_VECTOR_SHIFT 0
#define BCHP_XPT_MEMDMA_MCPB_BAND_PAUSE_MAPPING_VECTOR_12_BAND_PAUSE_MAPPING_VECTOR_DEFAULT 0x00001000

/***************************************************************************
 *BAND_PAUSE_MAPPING_VECTOR_13 - MCPB Band pause mapping vector for channel 13
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: BAND_PAUSE_MAPPING_VECTOR_13 :: BAND_PAUSE_MAPPING_VECTOR [31:00] */
#define BCHP_XPT_MEMDMA_MCPB_BAND_PAUSE_MAPPING_VECTOR_13_BAND_PAUSE_MAPPING_VECTOR_MASK 0xffffffff
#define BCHP_XPT_MEMDMA_MCPB_BAND_PAUSE_MAPPING_VECTOR_13_BAND_PAUSE_MAPPING_VECTOR_SHIFT 0
#define BCHP_XPT_MEMDMA_MCPB_BAND_PAUSE_MAPPING_VECTOR_13_BAND_PAUSE_MAPPING_VECTOR_DEFAULT 0x00002000

/***************************************************************************
 *BAND_PAUSE_MAPPING_VECTOR_14 - MCPB Band pause mapping vector for channel 14
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: BAND_PAUSE_MAPPING_VECTOR_14 :: BAND_PAUSE_MAPPING_VECTOR [31:00] */
#define BCHP_XPT_MEMDMA_MCPB_BAND_PAUSE_MAPPING_VECTOR_14_BAND_PAUSE_MAPPING_VECTOR_MASK 0xffffffff
#define BCHP_XPT_MEMDMA_MCPB_BAND_PAUSE_MAPPING_VECTOR_14_BAND_PAUSE_MAPPING_VECTOR_SHIFT 0
#define BCHP_XPT_MEMDMA_MCPB_BAND_PAUSE_MAPPING_VECTOR_14_BAND_PAUSE_MAPPING_VECTOR_DEFAULT 0x00004000

/***************************************************************************
 *BAND_PAUSE_MAPPING_VECTOR_15 - MCPB Band pause mapping vector for channel 15
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: BAND_PAUSE_MAPPING_VECTOR_15 :: BAND_PAUSE_MAPPING_VECTOR [31:00] */
#define BCHP_XPT_MEMDMA_MCPB_BAND_PAUSE_MAPPING_VECTOR_15_BAND_PAUSE_MAPPING_VECTOR_MASK 0xffffffff
#define BCHP_XPT_MEMDMA_MCPB_BAND_PAUSE_MAPPING_VECTOR_15_BAND_PAUSE_MAPPING_VECTOR_SHIFT 0
#define BCHP_XPT_MEMDMA_MCPB_BAND_PAUSE_MAPPING_VECTOR_15_BAND_PAUSE_MAPPING_VECTOR_DEFAULT 0x00008000

/***************************************************************************
 *BAND_PAUSE_MAPPING_VECTOR_16 - MCPB Band pause mapping vector for channel 16
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: BAND_PAUSE_MAPPING_VECTOR_16 :: BAND_PAUSE_MAPPING_VECTOR [31:00] */
#define BCHP_XPT_MEMDMA_MCPB_BAND_PAUSE_MAPPING_VECTOR_16_BAND_PAUSE_MAPPING_VECTOR_MASK 0xffffffff
#define BCHP_XPT_MEMDMA_MCPB_BAND_PAUSE_MAPPING_VECTOR_16_BAND_PAUSE_MAPPING_VECTOR_SHIFT 0
#define BCHP_XPT_MEMDMA_MCPB_BAND_PAUSE_MAPPING_VECTOR_16_BAND_PAUSE_MAPPING_VECTOR_DEFAULT 0x00010000

/***************************************************************************
 *BAND_PAUSE_MAPPING_VECTOR_17 - MCPB Band pause mapping vector for channel 17
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: BAND_PAUSE_MAPPING_VECTOR_17 :: BAND_PAUSE_MAPPING_VECTOR [31:00] */
#define BCHP_XPT_MEMDMA_MCPB_BAND_PAUSE_MAPPING_VECTOR_17_BAND_PAUSE_MAPPING_VECTOR_MASK 0xffffffff
#define BCHP_XPT_MEMDMA_MCPB_BAND_PAUSE_MAPPING_VECTOR_17_BAND_PAUSE_MAPPING_VECTOR_SHIFT 0
#define BCHP_XPT_MEMDMA_MCPB_BAND_PAUSE_MAPPING_VECTOR_17_BAND_PAUSE_MAPPING_VECTOR_DEFAULT 0x00020000

/***************************************************************************
 *BAND_PAUSE_MAPPING_VECTOR_18 - MCPB Band pause mapping vector for channel 18
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: BAND_PAUSE_MAPPING_VECTOR_18 :: BAND_PAUSE_MAPPING_VECTOR [31:00] */
#define BCHP_XPT_MEMDMA_MCPB_BAND_PAUSE_MAPPING_VECTOR_18_BAND_PAUSE_MAPPING_VECTOR_MASK 0xffffffff
#define BCHP_XPT_MEMDMA_MCPB_BAND_PAUSE_MAPPING_VECTOR_18_BAND_PAUSE_MAPPING_VECTOR_SHIFT 0
#define BCHP_XPT_MEMDMA_MCPB_BAND_PAUSE_MAPPING_VECTOR_18_BAND_PAUSE_MAPPING_VECTOR_DEFAULT 0x00040000

/***************************************************************************
 *BAND_PAUSE_MAPPING_VECTOR_19 - MCPB Band pause mapping vector for channel 19
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: BAND_PAUSE_MAPPING_VECTOR_19 :: BAND_PAUSE_MAPPING_VECTOR [31:00] */
#define BCHP_XPT_MEMDMA_MCPB_BAND_PAUSE_MAPPING_VECTOR_19_BAND_PAUSE_MAPPING_VECTOR_MASK 0xffffffff
#define BCHP_XPT_MEMDMA_MCPB_BAND_PAUSE_MAPPING_VECTOR_19_BAND_PAUSE_MAPPING_VECTOR_SHIFT 0
#define BCHP_XPT_MEMDMA_MCPB_BAND_PAUSE_MAPPING_VECTOR_19_BAND_PAUSE_MAPPING_VECTOR_DEFAULT 0x00080000

/***************************************************************************
 *BAND_PAUSE_MAPPING_VECTOR_20 - MCPB Band pause mapping vector for channel 20
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: BAND_PAUSE_MAPPING_VECTOR_20 :: BAND_PAUSE_MAPPING_VECTOR [31:00] */
#define BCHP_XPT_MEMDMA_MCPB_BAND_PAUSE_MAPPING_VECTOR_20_BAND_PAUSE_MAPPING_VECTOR_MASK 0xffffffff
#define BCHP_XPT_MEMDMA_MCPB_BAND_PAUSE_MAPPING_VECTOR_20_BAND_PAUSE_MAPPING_VECTOR_SHIFT 0
#define BCHP_XPT_MEMDMA_MCPB_BAND_PAUSE_MAPPING_VECTOR_20_BAND_PAUSE_MAPPING_VECTOR_DEFAULT 0x00100000

/***************************************************************************
 *BAND_PAUSE_MAPPING_VECTOR_21 - MCPB Band pause mapping vector for channel 21
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: BAND_PAUSE_MAPPING_VECTOR_21 :: BAND_PAUSE_MAPPING_VECTOR [31:00] */
#define BCHP_XPT_MEMDMA_MCPB_BAND_PAUSE_MAPPING_VECTOR_21_BAND_PAUSE_MAPPING_VECTOR_MASK 0xffffffff
#define BCHP_XPT_MEMDMA_MCPB_BAND_PAUSE_MAPPING_VECTOR_21_BAND_PAUSE_MAPPING_VECTOR_SHIFT 0
#define BCHP_XPT_MEMDMA_MCPB_BAND_PAUSE_MAPPING_VECTOR_21_BAND_PAUSE_MAPPING_VECTOR_DEFAULT 0x00200000

/***************************************************************************
 *BAND_PAUSE_MAPPING_VECTOR_22 - MCPB Band pause mapping vector for channel 22
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: BAND_PAUSE_MAPPING_VECTOR_22 :: BAND_PAUSE_MAPPING_VECTOR [31:00] */
#define BCHP_XPT_MEMDMA_MCPB_BAND_PAUSE_MAPPING_VECTOR_22_BAND_PAUSE_MAPPING_VECTOR_MASK 0xffffffff
#define BCHP_XPT_MEMDMA_MCPB_BAND_PAUSE_MAPPING_VECTOR_22_BAND_PAUSE_MAPPING_VECTOR_SHIFT 0
#define BCHP_XPT_MEMDMA_MCPB_BAND_PAUSE_MAPPING_VECTOR_22_BAND_PAUSE_MAPPING_VECTOR_DEFAULT 0x00400000

/***************************************************************************
 *BAND_PAUSE_MAPPING_VECTOR_23 - MCPB Band pause mapping vector for channel 23
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: BAND_PAUSE_MAPPING_VECTOR_23 :: BAND_PAUSE_MAPPING_VECTOR [31:00] */
#define BCHP_XPT_MEMDMA_MCPB_BAND_PAUSE_MAPPING_VECTOR_23_BAND_PAUSE_MAPPING_VECTOR_MASK 0xffffffff
#define BCHP_XPT_MEMDMA_MCPB_BAND_PAUSE_MAPPING_VECTOR_23_BAND_PAUSE_MAPPING_VECTOR_SHIFT 0
#define BCHP_XPT_MEMDMA_MCPB_BAND_PAUSE_MAPPING_VECTOR_23_BAND_PAUSE_MAPPING_VECTOR_DEFAULT 0x00800000

/***************************************************************************
 *BAND_PAUSE_MAPPING_VECTOR_24 - MCPB Band pause mapping vector for channel 24
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: BAND_PAUSE_MAPPING_VECTOR_24 :: BAND_PAUSE_MAPPING_VECTOR [31:00] */
#define BCHP_XPT_MEMDMA_MCPB_BAND_PAUSE_MAPPING_VECTOR_24_BAND_PAUSE_MAPPING_VECTOR_MASK 0xffffffff
#define BCHP_XPT_MEMDMA_MCPB_BAND_PAUSE_MAPPING_VECTOR_24_BAND_PAUSE_MAPPING_VECTOR_SHIFT 0
#define BCHP_XPT_MEMDMA_MCPB_BAND_PAUSE_MAPPING_VECTOR_24_BAND_PAUSE_MAPPING_VECTOR_DEFAULT 0x01000000

/***************************************************************************
 *BAND_PAUSE_MAPPING_VECTOR_25 - MCPB Band pause mapping vector for channel 25
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: BAND_PAUSE_MAPPING_VECTOR_25 :: BAND_PAUSE_MAPPING_VECTOR [31:00] */
#define BCHP_XPT_MEMDMA_MCPB_BAND_PAUSE_MAPPING_VECTOR_25_BAND_PAUSE_MAPPING_VECTOR_MASK 0xffffffff
#define BCHP_XPT_MEMDMA_MCPB_BAND_PAUSE_MAPPING_VECTOR_25_BAND_PAUSE_MAPPING_VECTOR_SHIFT 0
#define BCHP_XPT_MEMDMA_MCPB_BAND_PAUSE_MAPPING_VECTOR_25_BAND_PAUSE_MAPPING_VECTOR_DEFAULT 0x02000000

/***************************************************************************
 *BAND_PAUSE_MAPPING_VECTOR_26 - MCPB Band pause mapping vector for channel 26
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: BAND_PAUSE_MAPPING_VECTOR_26 :: BAND_PAUSE_MAPPING_VECTOR [31:00] */
#define BCHP_XPT_MEMDMA_MCPB_BAND_PAUSE_MAPPING_VECTOR_26_BAND_PAUSE_MAPPING_VECTOR_MASK 0xffffffff
#define BCHP_XPT_MEMDMA_MCPB_BAND_PAUSE_MAPPING_VECTOR_26_BAND_PAUSE_MAPPING_VECTOR_SHIFT 0
#define BCHP_XPT_MEMDMA_MCPB_BAND_PAUSE_MAPPING_VECTOR_26_BAND_PAUSE_MAPPING_VECTOR_DEFAULT 0x04000000

/***************************************************************************
 *BAND_PAUSE_MAPPING_VECTOR_27 - MCPB Band pause mapping vector for channel 27
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: BAND_PAUSE_MAPPING_VECTOR_27 :: BAND_PAUSE_MAPPING_VECTOR [31:00] */
#define BCHP_XPT_MEMDMA_MCPB_BAND_PAUSE_MAPPING_VECTOR_27_BAND_PAUSE_MAPPING_VECTOR_MASK 0xffffffff
#define BCHP_XPT_MEMDMA_MCPB_BAND_PAUSE_MAPPING_VECTOR_27_BAND_PAUSE_MAPPING_VECTOR_SHIFT 0
#define BCHP_XPT_MEMDMA_MCPB_BAND_PAUSE_MAPPING_VECTOR_27_BAND_PAUSE_MAPPING_VECTOR_DEFAULT 0x08000000

/***************************************************************************
 *BAND_PAUSE_MAPPING_VECTOR_28 - MCPB Band pause mapping vector for channel 28
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: BAND_PAUSE_MAPPING_VECTOR_28 :: BAND_PAUSE_MAPPING_VECTOR [31:00] */
#define BCHP_XPT_MEMDMA_MCPB_BAND_PAUSE_MAPPING_VECTOR_28_BAND_PAUSE_MAPPING_VECTOR_MASK 0xffffffff
#define BCHP_XPT_MEMDMA_MCPB_BAND_PAUSE_MAPPING_VECTOR_28_BAND_PAUSE_MAPPING_VECTOR_SHIFT 0
#define BCHP_XPT_MEMDMA_MCPB_BAND_PAUSE_MAPPING_VECTOR_28_BAND_PAUSE_MAPPING_VECTOR_DEFAULT 0x10000000

/***************************************************************************
 *BAND_PAUSE_MAPPING_VECTOR_29 - MCPB Band pause mapping vector for channel 29
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: BAND_PAUSE_MAPPING_VECTOR_29 :: BAND_PAUSE_MAPPING_VECTOR [31:00] */
#define BCHP_XPT_MEMDMA_MCPB_BAND_PAUSE_MAPPING_VECTOR_29_BAND_PAUSE_MAPPING_VECTOR_MASK 0xffffffff
#define BCHP_XPT_MEMDMA_MCPB_BAND_PAUSE_MAPPING_VECTOR_29_BAND_PAUSE_MAPPING_VECTOR_SHIFT 0
#define BCHP_XPT_MEMDMA_MCPB_BAND_PAUSE_MAPPING_VECTOR_29_BAND_PAUSE_MAPPING_VECTOR_DEFAULT 0x20000000

/***************************************************************************
 *BAND_PAUSE_MAPPING_VECTOR_30 - MCPB Band pause mapping vector for channel 30
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: BAND_PAUSE_MAPPING_VECTOR_30 :: BAND_PAUSE_MAPPING_VECTOR [31:00] */
#define BCHP_XPT_MEMDMA_MCPB_BAND_PAUSE_MAPPING_VECTOR_30_BAND_PAUSE_MAPPING_VECTOR_MASK 0xffffffff
#define BCHP_XPT_MEMDMA_MCPB_BAND_PAUSE_MAPPING_VECTOR_30_BAND_PAUSE_MAPPING_VECTOR_SHIFT 0
#define BCHP_XPT_MEMDMA_MCPB_BAND_PAUSE_MAPPING_VECTOR_30_BAND_PAUSE_MAPPING_VECTOR_DEFAULT 0x40000000

/***************************************************************************
 *BAND_PAUSE_MAPPING_VECTOR_31 - MCPB Band pause mapping vector for channel 31
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: BAND_PAUSE_MAPPING_VECTOR_31 :: BAND_PAUSE_MAPPING_VECTOR [31:00] */
#define BCHP_XPT_MEMDMA_MCPB_BAND_PAUSE_MAPPING_VECTOR_31_BAND_PAUSE_MAPPING_VECTOR_MASK 0xffffffff
#define BCHP_XPT_MEMDMA_MCPB_BAND_PAUSE_MAPPING_VECTOR_31_BAND_PAUSE_MAPPING_VECTOR_SHIFT 0
#define BCHP_XPT_MEMDMA_MCPB_BAND_PAUSE_MAPPING_VECTOR_31_BAND_PAUSE_MAPPING_VECTOR_DEFAULT 0x80000000

/***************************************************************************
 *CH0_PARSER_BAND_ID_CTRL - Parser Band ID control for channel 0
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: CH0_PARSER_BAND_ID_CTRL :: reserved0 [31:09] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_PARSER_BAND_ID_CTRL_reserved0_MASK 0xfffffe00
#define BCHP_XPT_MEMDMA_MCPB_CH0_PARSER_BAND_ID_CTRL_reserved0_SHIFT 9

/* XPT_MEMDMA_MCPB :: CH0_PARSER_BAND_ID_CTRL :: PB_PARSER_SEL [08:08] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_PARSER_BAND_ID_CTRL_PB_PARSER_SEL_MASK 0x00000100
#define BCHP_XPT_MEMDMA_MCPB_CH0_PARSER_BAND_ID_CTRL_PB_PARSER_SEL_SHIFT 8
#define BCHP_XPT_MEMDMA_MCPB_CH0_PARSER_BAND_ID_CTRL_PB_PARSER_SEL_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH0_PARSER_BAND_ID_CTRL :: PB_PARSER_BAND_ID [07:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_PARSER_BAND_ID_CTRL_PB_PARSER_BAND_ID_MASK 0x000000ff
#define BCHP_XPT_MEMDMA_MCPB_CH0_PARSER_BAND_ID_CTRL_PB_PARSER_BAND_ID_SHIFT 0
#define BCHP_XPT_MEMDMA_MCPB_CH0_PARSER_BAND_ID_CTRL_PB_PARSER_BAND_ID_DEFAULT 0x00000000

/***************************************************************************
 *CH1_PARSER_BAND_ID_CTRL - Parser Band ID control for channel 1
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: CH1_PARSER_BAND_ID_CTRL :: reserved0 [31:09] */
#define BCHP_XPT_MEMDMA_MCPB_CH1_PARSER_BAND_ID_CTRL_reserved0_MASK 0xfffffe00
#define BCHP_XPT_MEMDMA_MCPB_CH1_PARSER_BAND_ID_CTRL_reserved0_SHIFT 9

/* XPT_MEMDMA_MCPB :: CH1_PARSER_BAND_ID_CTRL :: PB_PARSER_SEL [08:08] */
#define BCHP_XPT_MEMDMA_MCPB_CH1_PARSER_BAND_ID_CTRL_PB_PARSER_SEL_MASK 0x00000100
#define BCHP_XPT_MEMDMA_MCPB_CH1_PARSER_BAND_ID_CTRL_PB_PARSER_SEL_SHIFT 8
#define BCHP_XPT_MEMDMA_MCPB_CH1_PARSER_BAND_ID_CTRL_PB_PARSER_SEL_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH1_PARSER_BAND_ID_CTRL :: PB_PARSER_BAND_ID [07:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH1_PARSER_BAND_ID_CTRL_PB_PARSER_BAND_ID_MASK 0x000000ff
#define BCHP_XPT_MEMDMA_MCPB_CH1_PARSER_BAND_ID_CTRL_PB_PARSER_BAND_ID_SHIFT 0
#define BCHP_XPT_MEMDMA_MCPB_CH1_PARSER_BAND_ID_CTRL_PB_PARSER_BAND_ID_DEFAULT 0x00000000

/***************************************************************************
 *CH2_PARSER_BAND_ID_CTRL - Parser Band ID control for channel 2
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: CH2_PARSER_BAND_ID_CTRL :: reserved0 [31:09] */
#define BCHP_XPT_MEMDMA_MCPB_CH2_PARSER_BAND_ID_CTRL_reserved0_MASK 0xfffffe00
#define BCHP_XPT_MEMDMA_MCPB_CH2_PARSER_BAND_ID_CTRL_reserved0_SHIFT 9

/* XPT_MEMDMA_MCPB :: CH2_PARSER_BAND_ID_CTRL :: PB_PARSER_SEL [08:08] */
#define BCHP_XPT_MEMDMA_MCPB_CH2_PARSER_BAND_ID_CTRL_PB_PARSER_SEL_MASK 0x00000100
#define BCHP_XPT_MEMDMA_MCPB_CH2_PARSER_BAND_ID_CTRL_PB_PARSER_SEL_SHIFT 8
#define BCHP_XPT_MEMDMA_MCPB_CH2_PARSER_BAND_ID_CTRL_PB_PARSER_SEL_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH2_PARSER_BAND_ID_CTRL :: PB_PARSER_BAND_ID [07:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH2_PARSER_BAND_ID_CTRL_PB_PARSER_BAND_ID_MASK 0x000000ff
#define BCHP_XPT_MEMDMA_MCPB_CH2_PARSER_BAND_ID_CTRL_PB_PARSER_BAND_ID_SHIFT 0
#define BCHP_XPT_MEMDMA_MCPB_CH2_PARSER_BAND_ID_CTRL_PB_PARSER_BAND_ID_DEFAULT 0x00000000

/***************************************************************************
 *CH3_PARSER_BAND_ID_CTRL - Parser Band ID control for channel 3
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: CH3_PARSER_BAND_ID_CTRL :: reserved0 [31:09] */
#define BCHP_XPT_MEMDMA_MCPB_CH3_PARSER_BAND_ID_CTRL_reserved0_MASK 0xfffffe00
#define BCHP_XPT_MEMDMA_MCPB_CH3_PARSER_BAND_ID_CTRL_reserved0_SHIFT 9

/* XPT_MEMDMA_MCPB :: CH3_PARSER_BAND_ID_CTRL :: PB_PARSER_SEL [08:08] */
#define BCHP_XPT_MEMDMA_MCPB_CH3_PARSER_BAND_ID_CTRL_PB_PARSER_SEL_MASK 0x00000100
#define BCHP_XPT_MEMDMA_MCPB_CH3_PARSER_BAND_ID_CTRL_PB_PARSER_SEL_SHIFT 8
#define BCHP_XPT_MEMDMA_MCPB_CH3_PARSER_BAND_ID_CTRL_PB_PARSER_SEL_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH3_PARSER_BAND_ID_CTRL :: PB_PARSER_BAND_ID [07:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH3_PARSER_BAND_ID_CTRL_PB_PARSER_BAND_ID_MASK 0x000000ff
#define BCHP_XPT_MEMDMA_MCPB_CH3_PARSER_BAND_ID_CTRL_PB_PARSER_BAND_ID_SHIFT 0
#define BCHP_XPT_MEMDMA_MCPB_CH3_PARSER_BAND_ID_CTRL_PB_PARSER_BAND_ID_DEFAULT 0x00000000

/***************************************************************************
 *CH4_PARSER_BAND_ID_CTRL - Parser Band ID control for channel 4
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: CH4_PARSER_BAND_ID_CTRL :: reserved0 [31:09] */
#define BCHP_XPT_MEMDMA_MCPB_CH4_PARSER_BAND_ID_CTRL_reserved0_MASK 0xfffffe00
#define BCHP_XPT_MEMDMA_MCPB_CH4_PARSER_BAND_ID_CTRL_reserved0_SHIFT 9

/* XPT_MEMDMA_MCPB :: CH4_PARSER_BAND_ID_CTRL :: PB_PARSER_SEL [08:08] */
#define BCHP_XPT_MEMDMA_MCPB_CH4_PARSER_BAND_ID_CTRL_PB_PARSER_SEL_MASK 0x00000100
#define BCHP_XPT_MEMDMA_MCPB_CH4_PARSER_BAND_ID_CTRL_PB_PARSER_SEL_SHIFT 8
#define BCHP_XPT_MEMDMA_MCPB_CH4_PARSER_BAND_ID_CTRL_PB_PARSER_SEL_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH4_PARSER_BAND_ID_CTRL :: PB_PARSER_BAND_ID [07:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH4_PARSER_BAND_ID_CTRL_PB_PARSER_BAND_ID_MASK 0x000000ff
#define BCHP_XPT_MEMDMA_MCPB_CH4_PARSER_BAND_ID_CTRL_PB_PARSER_BAND_ID_SHIFT 0
#define BCHP_XPT_MEMDMA_MCPB_CH4_PARSER_BAND_ID_CTRL_PB_PARSER_BAND_ID_DEFAULT 0x00000000

/***************************************************************************
 *CH5_PARSER_BAND_ID_CTRL - Parser Band ID control for channel 5
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: CH5_PARSER_BAND_ID_CTRL :: reserved0 [31:09] */
#define BCHP_XPT_MEMDMA_MCPB_CH5_PARSER_BAND_ID_CTRL_reserved0_MASK 0xfffffe00
#define BCHP_XPT_MEMDMA_MCPB_CH5_PARSER_BAND_ID_CTRL_reserved0_SHIFT 9

/* XPT_MEMDMA_MCPB :: CH5_PARSER_BAND_ID_CTRL :: PB_PARSER_SEL [08:08] */
#define BCHP_XPT_MEMDMA_MCPB_CH5_PARSER_BAND_ID_CTRL_PB_PARSER_SEL_MASK 0x00000100
#define BCHP_XPT_MEMDMA_MCPB_CH5_PARSER_BAND_ID_CTRL_PB_PARSER_SEL_SHIFT 8
#define BCHP_XPT_MEMDMA_MCPB_CH5_PARSER_BAND_ID_CTRL_PB_PARSER_SEL_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH5_PARSER_BAND_ID_CTRL :: PB_PARSER_BAND_ID [07:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH5_PARSER_BAND_ID_CTRL_PB_PARSER_BAND_ID_MASK 0x000000ff
#define BCHP_XPT_MEMDMA_MCPB_CH5_PARSER_BAND_ID_CTRL_PB_PARSER_BAND_ID_SHIFT 0
#define BCHP_XPT_MEMDMA_MCPB_CH5_PARSER_BAND_ID_CTRL_PB_PARSER_BAND_ID_DEFAULT 0x00000000

/***************************************************************************
 *CH6_PARSER_BAND_ID_CTRL - Parser Band ID control for channel 6
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: CH6_PARSER_BAND_ID_CTRL :: reserved0 [31:09] */
#define BCHP_XPT_MEMDMA_MCPB_CH6_PARSER_BAND_ID_CTRL_reserved0_MASK 0xfffffe00
#define BCHP_XPT_MEMDMA_MCPB_CH6_PARSER_BAND_ID_CTRL_reserved0_SHIFT 9

/* XPT_MEMDMA_MCPB :: CH6_PARSER_BAND_ID_CTRL :: PB_PARSER_SEL [08:08] */
#define BCHP_XPT_MEMDMA_MCPB_CH6_PARSER_BAND_ID_CTRL_PB_PARSER_SEL_MASK 0x00000100
#define BCHP_XPT_MEMDMA_MCPB_CH6_PARSER_BAND_ID_CTRL_PB_PARSER_SEL_SHIFT 8
#define BCHP_XPT_MEMDMA_MCPB_CH6_PARSER_BAND_ID_CTRL_PB_PARSER_SEL_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH6_PARSER_BAND_ID_CTRL :: PB_PARSER_BAND_ID [07:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH6_PARSER_BAND_ID_CTRL_PB_PARSER_BAND_ID_MASK 0x000000ff
#define BCHP_XPT_MEMDMA_MCPB_CH6_PARSER_BAND_ID_CTRL_PB_PARSER_BAND_ID_SHIFT 0
#define BCHP_XPT_MEMDMA_MCPB_CH6_PARSER_BAND_ID_CTRL_PB_PARSER_BAND_ID_DEFAULT 0x00000000

/***************************************************************************
 *CH7_PARSER_BAND_ID_CTRL - Parser Band ID control for channel 7
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: CH7_PARSER_BAND_ID_CTRL :: reserved0 [31:09] */
#define BCHP_XPT_MEMDMA_MCPB_CH7_PARSER_BAND_ID_CTRL_reserved0_MASK 0xfffffe00
#define BCHP_XPT_MEMDMA_MCPB_CH7_PARSER_BAND_ID_CTRL_reserved0_SHIFT 9

/* XPT_MEMDMA_MCPB :: CH7_PARSER_BAND_ID_CTRL :: PB_PARSER_SEL [08:08] */
#define BCHP_XPT_MEMDMA_MCPB_CH7_PARSER_BAND_ID_CTRL_PB_PARSER_SEL_MASK 0x00000100
#define BCHP_XPT_MEMDMA_MCPB_CH7_PARSER_BAND_ID_CTRL_PB_PARSER_SEL_SHIFT 8
#define BCHP_XPT_MEMDMA_MCPB_CH7_PARSER_BAND_ID_CTRL_PB_PARSER_SEL_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH7_PARSER_BAND_ID_CTRL :: PB_PARSER_BAND_ID [07:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH7_PARSER_BAND_ID_CTRL_PB_PARSER_BAND_ID_MASK 0x000000ff
#define BCHP_XPT_MEMDMA_MCPB_CH7_PARSER_BAND_ID_CTRL_PB_PARSER_BAND_ID_SHIFT 0
#define BCHP_XPT_MEMDMA_MCPB_CH7_PARSER_BAND_ID_CTRL_PB_PARSER_BAND_ID_DEFAULT 0x00000000

/***************************************************************************
 *CH8_PARSER_BAND_ID_CTRL - Parser Band ID control for channel 8
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: CH8_PARSER_BAND_ID_CTRL :: reserved0 [31:09] */
#define BCHP_XPT_MEMDMA_MCPB_CH8_PARSER_BAND_ID_CTRL_reserved0_MASK 0xfffffe00
#define BCHP_XPT_MEMDMA_MCPB_CH8_PARSER_BAND_ID_CTRL_reserved0_SHIFT 9

/* XPT_MEMDMA_MCPB :: CH8_PARSER_BAND_ID_CTRL :: PB_PARSER_SEL [08:08] */
#define BCHP_XPT_MEMDMA_MCPB_CH8_PARSER_BAND_ID_CTRL_PB_PARSER_SEL_MASK 0x00000100
#define BCHP_XPT_MEMDMA_MCPB_CH8_PARSER_BAND_ID_CTRL_PB_PARSER_SEL_SHIFT 8
#define BCHP_XPT_MEMDMA_MCPB_CH8_PARSER_BAND_ID_CTRL_PB_PARSER_SEL_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH8_PARSER_BAND_ID_CTRL :: PB_PARSER_BAND_ID [07:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH8_PARSER_BAND_ID_CTRL_PB_PARSER_BAND_ID_MASK 0x000000ff
#define BCHP_XPT_MEMDMA_MCPB_CH8_PARSER_BAND_ID_CTRL_PB_PARSER_BAND_ID_SHIFT 0
#define BCHP_XPT_MEMDMA_MCPB_CH8_PARSER_BAND_ID_CTRL_PB_PARSER_BAND_ID_DEFAULT 0x00000000

/***************************************************************************
 *CH9_PARSER_BAND_ID_CTRL - Parser Band ID control for channel 9
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: CH9_PARSER_BAND_ID_CTRL :: reserved0 [31:09] */
#define BCHP_XPT_MEMDMA_MCPB_CH9_PARSER_BAND_ID_CTRL_reserved0_MASK 0xfffffe00
#define BCHP_XPT_MEMDMA_MCPB_CH9_PARSER_BAND_ID_CTRL_reserved0_SHIFT 9

/* XPT_MEMDMA_MCPB :: CH9_PARSER_BAND_ID_CTRL :: PB_PARSER_SEL [08:08] */
#define BCHP_XPT_MEMDMA_MCPB_CH9_PARSER_BAND_ID_CTRL_PB_PARSER_SEL_MASK 0x00000100
#define BCHP_XPT_MEMDMA_MCPB_CH9_PARSER_BAND_ID_CTRL_PB_PARSER_SEL_SHIFT 8
#define BCHP_XPT_MEMDMA_MCPB_CH9_PARSER_BAND_ID_CTRL_PB_PARSER_SEL_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH9_PARSER_BAND_ID_CTRL :: PB_PARSER_BAND_ID [07:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH9_PARSER_BAND_ID_CTRL_PB_PARSER_BAND_ID_MASK 0x000000ff
#define BCHP_XPT_MEMDMA_MCPB_CH9_PARSER_BAND_ID_CTRL_PB_PARSER_BAND_ID_SHIFT 0
#define BCHP_XPT_MEMDMA_MCPB_CH9_PARSER_BAND_ID_CTRL_PB_PARSER_BAND_ID_DEFAULT 0x00000000

/***************************************************************************
 *CH10_PARSER_BAND_ID_CTRL - Parser Band ID control for channel 10
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: CH10_PARSER_BAND_ID_CTRL :: reserved0 [31:09] */
#define BCHP_XPT_MEMDMA_MCPB_CH10_PARSER_BAND_ID_CTRL_reserved0_MASK 0xfffffe00
#define BCHP_XPT_MEMDMA_MCPB_CH10_PARSER_BAND_ID_CTRL_reserved0_SHIFT 9

/* XPT_MEMDMA_MCPB :: CH10_PARSER_BAND_ID_CTRL :: PB_PARSER_SEL [08:08] */
#define BCHP_XPT_MEMDMA_MCPB_CH10_PARSER_BAND_ID_CTRL_PB_PARSER_SEL_MASK 0x00000100
#define BCHP_XPT_MEMDMA_MCPB_CH10_PARSER_BAND_ID_CTRL_PB_PARSER_SEL_SHIFT 8
#define BCHP_XPT_MEMDMA_MCPB_CH10_PARSER_BAND_ID_CTRL_PB_PARSER_SEL_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH10_PARSER_BAND_ID_CTRL :: PB_PARSER_BAND_ID [07:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH10_PARSER_BAND_ID_CTRL_PB_PARSER_BAND_ID_MASK 0x000000ff
#define BCHP_XPT_MEMDMA_MCPB_CH10_PARSER_BAND_ID_CTRL_PB_PARSER_BAND_ID_SHIFT 0
#define BCHP_XPT_MEMDMA_MCPB_CH10_PARSER_BAND_ID_CTRL_PB_PARSER_BAND_ID_DEFAULT 0x00000000

/***************************************************************************
 *CH11_PARSER_BAND_ID_CTRL - Parser Band ID control for channel 11
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: CH11_PARSER_BAND_ID_CTRL :: reserved0 [31:09] */
#define BCHP_XPT_MEMDMA_MCPB_CH11_PARSER_BAND_ID_CTRL_reserved0_MASK 0xfffffe00
#define BCHP_XPT_MEMDMA_MCPB_CH11_PARSER_BAND_ID_CTRL_reserved0_SHIFT 9

/* XPT_MEMDMA_MCPB :: CH11_PARSER_BAND_ID_CTRL :: PB_PARSER_SEL [08:08] */
#define BCHP_XPT_MEMDMA_MCPB_CH11_PARSER_BAND_ID_CTRL_PB_PARSER_SEL_MASK 0x00000100
#define BCHP_XPT_MEMDMA_MCPB_CH11_PARSER_BAND_ID_CTRL_PB_PARSER_SEL_SHIFT 8
#define BCHP_XPT_MEMDMA_MCPB_CH11_PARSER_BAND_ID_CTRL_PB_PARSER_SEL_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH11_PARSER_BAND_ID_CTRL :: PB_PARSER_BAND_ID [07:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH11_PARSER_BAND_ID_CTRL_PB_PARSER_BAND_ID_MASK 0x000000ff
#define BCHP_XPT_MEMDMA_MCPB_CH11_PARSER_BAND_ID_CTRL_PB_PARSER_BAND_ID_SHIFT 0
#define BCHP_XPT_MEMDMA_MCPB_CH11_PARSER_BAND_ID_CTRL_PB_PARSER_BAND_ID_DEFAULT 0x00000000

/***************************************************************************
 *CH12_PARSER_BAND_ID_CTRL - Parser Band ID control for channel 12
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: CH12_PARSER_BAND_ID_CTRL :: reserved0 [31:09] */
#define BCHP_XPT_MEMDMA_MCPB_CH12_PARSER_BAND_ID_CTRL_reserved0_MASK 0xfffffe00
#define BCHP_XPT_MEMDMA_MCPB_CH12_PARSER_BAND_ID_CTRL_reserved0_SHIFT 9

/* XPT_MEMDMA_MCPB :: CH12_PARSER_BAND_ID_CTRL :: PB_PARSER_SEL [08:08] */
#define BCHP_XPT_MEMDMA_MCPB_CH12_PARSER_BAND_ID_CTRL_PB_PARSER_SEL_MASK 0x00000100
#define BCHP_XPT_MEMDMA_MCPB_CH12_PARSER_BAND_ID_CTRL_PB_PARSER_SEL_SHIFT 8
#define BCHP_XPT_MEMDMA_MCPB_CH12_PARSER_BAND_ID_CTRL_PB_PARSER_SEL_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH12_PARSER_BAND_ID_CTRL :: PB_PARSER_BAND_ID [07:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH12_PARSER_BAND_ID_CTRL_PB_PARSER_BAND_ID_MASK 0x000000ff
#define BCHP_XPT_MEMDMA_MCPB_CH12_PARSER_BAND_ID_CTRL_PB_PARSER_BAND_ID_SHIFT 0
#define BCHP_XPT_MEMDMA_MCPB_CH12_PARSER_BAND_ID_CTRL_PB_PARSER_BAND_ID_DEFAULT 0x00000000

/***************************************************************************
 *CH13_PARSER_BAND_ID_CTRL - Parser Band ID control for channel 13
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: CH13_PARSER_BAND_ID_CTRL :: reserved0 [31:09] */
#define BCHP_XPT_MEMDMA_MCPB_CH13_PARSER_BAND_ID_CTRL_reserved0_MASK 0xfffffe00
#define BCHP_XPT_MEMDMA_MCPB_CH13_PARSER_BAND_ID_CTRL_reserved0_SHIFT 9

/* XPT_MEMDMA_MCPB :: CH13_PARSER_BAND_ID_CTRL :: PB_PARSER_SEL [08:08] */
#define BCHP_XPT_MEMDMA_MCPB_CH13_PARSER_BAND_ID_CTRL_PB_PARSER_SEL_MASK 0x00000100
#define BCHP_XPT_MEMDMA_MCPB_CH13_PARSER_BAND_ID_CTRL_PB_PARSER_SEL_SHIFT 8
#define BCHP_XPT_MEMDMA_MCPB_CH13_PARSER_BAND_ID_CTRL_PB_PARSER_SEL_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH13_PARSER_BAND_ID_CTRL :: PB_PARSER_BAND_ID [07:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH13_PARSER_BAND_ID_CTRL_PB_PARSER_BAND_ID_MASK 0x000000ff
#define BCHP_XPT_MEMDMA_MCPB_CH13_PARSER_BAND_ID_CTRL_PB_PARSER_BAND_ID_SHIFT 0
#define BCHP_XPT_MEMDMA_MCPB_CH13_PARSER_BAND_ID_CTRL_PB_PARSER_BAND_ID_DEFAULT 0x00000000

/***************************************************************************
 *CH14_PARSER_BAND_ID_CTRL - Parser Band ID control for channel 14
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: CH14_PARSER_BAND_ID_CTRL :: reserved0 [31:09] */
#define BCHP_XPT_MEMDMA_MCPB_CH14_PARSER_BAND_ID_CTRL_reserved0_MASK 0xfffffe00
#define BCHP_XPT_MEMDMA_MCPB_CH14_PARSER_BAND_ID_CTRL_reserved0_SHIFT 9

/* XPT_MEMDMA_MCPB :: CH14_PARSER_BAND_ID_CTRL :: PB_PARSER_SEL [08:08] */
#define BCHP_XPT_MEMDMA_MCPB_CH14_PARSER_BAND_ID_CTRL_PB_PARSER_SEL_MASK 0x00000100
#define BCHP_XPT_MEMDMA_MCPB_CH14_PARSER_BAND_ID_CTRL_PB_PARSER_SEL_SHIFT 8
#define BCHP_XPT_MEMDMA_MCPB_CH14_PARSER_BAND_ID_CTRL_PB_PARSER_SEL_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH14_PARSER_BAND_ID_CTRL :: PB_PARSER_BAND_ID [07:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH14_PARSER_BAND_ID_CTRL_PB_PARSER_BAND_ID_MASK 0x000000ff
#define BCHP_XPT_MEMDMA_MCPB_CH14_PARSER_BAND_ID_CTRL_PB_PARSER_BAND_ID_SHIFT 0
#define BCHP_XPT_MEMDMA_MCPB_CH14_PARSER_BAND_ID_CTRL_PB_PARSER_BAND_ID_DEFAULT 0x00000000

/***************************************************************************
 *CH15_PARSER_BAND_ID_CTRL - Parser Band ID control for channel 15
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: CH15_PARSER_BAND_ID_CTRL :: reserved0 [31:09] */
#define BCHP_XPT_MEMDMA_MCPB_CH15_PARSER_BAND_ID_CTRL_reserved0_MASK 0xfffffe00
#define BCHP_XPT_MEMDMA_MCPB_CH15_PARSER_BAND_ID_CTRL_reserved0_SHIFT 9

/* XPT_MEMDMA_MCPB :: CH15_PARSER_BAND_ID_CTRL :: PB_PARSER_SEL [08:08] */
#define BCHP_XPT_MEMDMA_MCPB_CH15_PARSER_BAND_ID_CTRL_PB_PARSER_SEL_MASK 0x00000100
#define BCHP_XPT_MEMDMA_MCPB_CH15_PARSER_BAND_ID_CTRL_PB_PARSER_SEL_SHIFT 8
#define BCHP_XPT_MEMDMA_MCPB_CH15_PARSER_BAND_ID_CTRL_PB_PARSER_SEL_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH15_PARSER_BAND_ID_CTRL :: PB_PARSER_BAND_ID [07:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH15_PARSER_BAND_ID_CTRL_PB_PARSER_BAND_ID_MASK 0x000000ff
#define BCHP_XPT_MEMDMA_MCPB_CH15_PARSER_BAND_ID_CTRL_PB_PARSER_BAND_ID_SHIFT 0
#define BCHP_XPT_MEMDMA_MCPB_CH15_PARSER_BAND_ID_CTRL_PB_PARSER_BAND_ID_DEFAULT 0x00000000

/***************************************************************************
 *CH16_PARSER_BAND_ID_CTRL - Parser Band ID control for channel 16
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: CH16_PARSER_BAND_ID_CTRL :: reserved0 [31:09] */
#define BCHP_XPT_MEMDMA_MCPB_CH16_PARSER_BAND_ID_CTRL_reserved0_MASK 0xfffffe00
#define BCHP_XPT_MEMDMA_MCPB_CH16_PARSER_BAND_ID_CTRL_reserved0_SHIFT 9

/* XPT_MEMDMA_MCPB :: CH16_PARSER_BAND_ID_CTRL :: PB_PARSER_SEL [08:08] */
#define BCHP_XPT_MEMDMA_MCPB_CH16_PARSER_BAND_ID_CTRL_PB_PARSER_SEL_MASK 0x00000100
#define BCHP_XPT_MEMDMA_MCPB_CH16_PARSER_BAND_ID_CTRL_PB_PARSER_SEL_SHIFT 8
#define BCHP_XPT_MEMDMA_MCPB_CH16_PARSER_BAND_ID_CTRL_PB_PARSER_SEL_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH16_PARSER_BAND_ID_CTRL :: PB_PARSER_BAND_ID [07:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH16_PARSER_BAND_ID_CTRL_PB_PARSER_BAND_ID_MASK 0x000000ff
#define BCHP_XPT_MEMDMA_MCPB_CH16_PARSER_BAND_ID_CTRL_PB_PARSER_BAND_ID_SHIFT 0
#define BCHP_XPT_MEMDMA_MCPB_CH16_PARSER_BAND_ID_CTRL_PB_PARSER_BAND_ID_DEFAULT 0x00000000

/***************************************************************************
 *CH17_PARSER_BAND_ID_CTRL - Parser Band ID control for channel 17
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: CH17_PARSER_BAND_ID_CTRL :: reserved0 [31:09] */
#define BCHP_XPT_MEMDMA_MCPB_CH17_PARSER_BAND_ID_CTRL_reserved0_MASK 0xfffffe00
#define BCHP_XPT_MEMDMA_MCPB_CH17_PARSER_BAND_ID_CTRL_reserved0_SHIFT 9

/* XPT_MEMDMA_MCPB :: CH17_PARSER_BAND_ID_CTRL :: PB_PARSER_SEL [08:08] */
#define BCHP_XPT_MEMDMA_MCPB_CH17_PARSER_BAND_ID_CTRL_PB_PARSER_SEL_MASK 0x00000100
#define BCHP_XPT_MEMDMA_MCPB_CH17_PARSER_BAND_ID_CTRL_PB_PARSER_SEL_SHIFT 8
#define BCHP_XPT_MEMDMA_MCPB_CH17_PARSER_BAND_ID_CTRL_PB_PARSER_SEL_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH17_PARSER_BAND_ID_CTRL :: PB_PARSER_BAND_ID [07:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH17_PARSER_BAND_ID_CTRL_PB_PARSER_BAND_ID_MASK 0x000000ff
#define BCHP_XPT_MEMDMA_MCPB_CH17_PARSER_BAND_ID_CTRL_PB_PARSER_BAND_ID_SHIFT 0
#define BCHP_XPT_MEMDMA_MCPB_CH17_PARSER_BAND_ID_CTRL_PB_PARSER_BAND_ID_DEFAULT 0x00000000

/***************************************************************************
 *CH18_PARSER_BAND_ID_CTRL - Parser Band ID control for channel 18
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: CH18_PARSER_BAND_ID_CTRL :: reserved0 [31:09] */
#define BCHP_XPT_MEMDMA_MCPB_CH18_PARSER_BAND_ID_CTRL_reserved0_MASK 0xfffffe00
#define BCHP_XPT_MEMDMA_MCPB_CH18_PARSER_BAND_ID_CTRL_reserved0_SHIFT 9

/* XPT_MEMDMA_MCPB :: CH18_PARSER_BAND_ID_CTRL :: PB_PARSER_SEL [08:08] */
#define BCHP_XPT_MEMDMA_MCPB_CH18_PARSER_BAND_ID_CTRL_PB_PARSER_SEL_MASK 0x00000100
#define BCHP_XPT_MEMDMA_MCPB_CH18_PARSER_BAND_ID_CTRL_PB_PARSER_SEL_SHIFT 8
#define BCHP_XPT_MEMDMA_MCPB_CH18_PARSER_BAND_ID_CTRL_PB_PARSER_SEL_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH18_PARSER_BAND_ID_CTRL :: PB_PARSER_BAND_ID [07:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH18_PARSER_BAND_ID_CTRL_PB_PARSER_BAND_ID_MASK 0x000000ff
#define BCHP_XPT_MEMDMA_MCPB_CH18_PARSER_BAND_ID_CTRL_PB_PARSER_BAND_ID_SHIFT 0
#define BCHP_XPT_MEMDMA_MCPB_CH18_PARSER_BAND_ID_CTRL_PB_PARSER_BAND_ID_DEFAULT 0x00000000

/***************************************************************************
 *CH19_PARSER_BAND_ID_CTRL - Parser Band ID control for channel 19
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: CH19_PARSER_BAND_ID_CTRL :: reserved0 [31:09] */
#define BCHP_XPT_MEMDMA_MCPB_CH19_PARSER_BAND_ID_CTRL_reserved0_MASK 0xfffffe00
#define BCHP_XPT_MEMDMA_MCPB_CH19_PARSER_BAND_ID_CTRL_reserved0_SHIFT 9

/* XPT_MEMDMA_MCPB :: CH19_PARSER_BAND_ID_CTRL :: PB_PARSER_SEL [08:08] */
#define BCHP_XPT_MEMDMA_MCPB_CH19_PARSER_BAND_ID_CTRL_PB_PARSER_SEL_MASK 0x00000100
#define BCHP_XPT_MEMDMA_MCPB_CH19_PARSER_BAND_ID_CTRL_PB_PARSER_SEL_SHIFT 8
#define BCHP_XPT_MEMDMA_MCPB_CH19_PARSER_BAND_ID_CTRL_PB_PARSER_SEL_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH19_PARSER_BAND_ID_CTRL :: PB_PARSER_BAND_ID [07:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH19_PARSER_BAND_ID_CTRL_PB_PARSER_BAND_ID_MASK 0x000000ff
#define BCHP_XPT_MEMDMA_MCPB_CH19_PARSER_BAND_ID_CTRL_PB_PARSER_BAND_ID_SHIFT 0
#define BCHP_XPT_MEMDMA_MCPB_CH19_PARSER_BAND_ID_CTRL_PB_PARSER_BAND_ID_DEFAULT 0x00000000

/***************************************************************************
 *CH20_PARSER_BAND_ID_CTRL - Parser Band ID control for channel 20
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: CH20_PARSER_BAND_ID_CTRL :: reserved0 [31:09] */
#define BCHP_XPT_MEMDMA_MCPB_CH20_PARSER_BAND_ID_CTRL_reserved0_MASK 0xfffffe00
#define BCHP_XPT_MEMDMA_MCPB_CH20_PARSER_BAND_ID_CTRL_reserved0_SHIFT 9

/* XPT_MEMDMA_MCPB :: CH20_PARSER_BAND_ID_CTRL :: PB_PARSER_SEL [08:08] */
#define BCHP_XPT_MEMDMA_MCPB_CH20_PARSER_BAND_ID_CTRL_PB_PARSER_SEL_MASK 0x00000100
#define BCHP_XPT_MEMDMA_MCPB_CH20_PARSER_BAND_ID_CTRL_PB_PARSER_SEL_SHIFT 8
#define BCHP_XPT_MEMDMA_MCPB_CH20_PARSER_BAND_ID_CTRL_PB_PARSER_SEL_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH20_PARSER_BAND_ID_CTRL :: PB_PARSER_BAND_ID [07:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH20_PARSER_BAND_ID_CTRL_PB_PARSER_BAND_ID_MASK 0x000000ff
#define BCHP_XPT_MEMDMA_MCPB_CH20_PARSER_BAND_ID_CTRL_PB_PARSER_BAND_ID_SHIFT 0
#define BCHP_XPT_MEMDMA_MCPB_CH20_PARSER_BAND_ID_CTRL_PB_PARSER_BAND_ID_DEFAULT 0x00000000

/***************************************************************************
 *CH21_PARSER_BAND_ID_CTRL - Parser Band ID control for channel 21
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: CH21_PARSER_BAND_ID_CTRL :: reserved0 [31:09] */
#define BCHP_XPT_MEMDMA_MCPB_CH21_PARSER_BAND_ID_CTRL_reserved0_MASK 0xfffffe00
#define BCHP_XPT_MEMDMA_MCPB_CH21_PARSER_BAND_ID_CTRL_reserved0_SHIFT 9

/* XPT_MEMDMA_MCPB :: CH21_PARSER_BAND_ID_CTRL :: PB_PARSER_SEL [08:08] */
#define BCHP_XPT_MEMDMA_MCPB_CH21_PARSER_BAND_ID_CTRL_PB_PARSER_SEL_MASK 0x00000100
#define BCHP_XPT_MEMDMA_MCPB_CH21_PARSER_BAND_ID_CTRL_PB_PARSER_SEL_SHIFT 8
#define BCHP_XPT_MEMDMA_MCPB_CH21_PARSER_BAND_ID_CTRL_PB_PARSER_SEL_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH21_PARSER_BAND_ID_CTRL :: PB_PARSER_BAND_ID [07:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH21_PARSER_BAND_ID_CTRL_PB_PARSER_BAND_ID_MASK 0x000000ff
#define BCHP_XPT_MEMDMA_MCPB_CH21_PARSER_BAND_ID_CTRL_PB_PARSER_BAND_ID_SHIFT 0
#define BCHP_XPT_MEMDMA_MCPB_CH21_PARSER_BAND_ID_CTRL_PB_PARSER_BAND_ID_DEFAULT 0x00000000

/***************************************************************************
 *CH22_PARSER_BAND_ID_CTRL - Parser Band ID control for channel 22
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: CH22_PARSER_BAND_ID_CTRL :: reserved0 [31:09] */
#define BCHP_XPT_MEMDMA_MCPB_CH22_PARSER_BAND_ID_CTRL_reserved0_MASK 0xfffffe00
#define BCHP_XPT_MEMDMA_MCPB_CH22_PARSER_BAND_ID_CTRL_reserved0_SHIFT 9

/* XPT_MEMDMA_MCPB :: CH22_PARSER_BAND_ID_CTRL :: PB_PARSER_SEL [08:08] */
#define BCHP_XPT_MEMDMA_MCPB_CH22_PARSER_BAND_ID_CTRL_PB_PARSER_SEL_MASK 0x00000100
#define BCHP_XPT_MEMDMA_MCPB_CH22_PARSER_BAND_ID_CTRL_PB_PARSER_SEL_SHIFT 8
#define BCHP_XPT_MEMDMA_MCPB_CH22_PARSER_BAND_ID_CTRL_PB_PARSER_SEL_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH22_PARSER_BAND_ID_CTRL :: PB_PARSER_BAND_ID [07:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH22_PARSER_BAND_ID_CTRL_PB_PARSER_BAND_ID_MASK 0x000000ff
#define BCHP_XPT_MEMDMA_MCPB_CH22_PARSER_BAND_ID_CTRL_PB_PARSER_BAND_ID_SHIFT 0
#define BCHP_XPT_MEMDMA_MCPB_CH22_PARSER_BAND_ID_CTRL_PB_PARSER_BAND_ID_DEFAULT 0x00000000

/***************************************************************************
 *CH23_PARSER_BAND_ID_CTRL - Parser Band ID control for channel 23
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: CH23_PARSER_BAND_ID_CTRL :: reserved0 [31:09] */
#define BCHP_XPT_MEMDMA_MCPB_CH23_PARSER_BAND_ID_CTRL_reserved0_MASK 0xfffffe00
#define BCHP_XPT_MEMDMA_MCPB_CH23_PARSER_BAND_ID_CTRL_reserved0_SHIFT 9

/* XPT_MEMDMA_MCPB :: CH23_PARSER_BAND_ID_CTRL :: PB_PARSER_SEL [08:08] */
#define BCHP_XPT_MEMDMA_MCPB_CH23_PARSER_BAND_ID_CTRL_PB_PARSER_SEL_MASK 0x00000100
#define BCHP_XPT_MEMDMA_MCPB_CH23_PARSER_BAND_ID_CTRL_PB_PARSER_SEL_SHIFT 8
#define BCHP_XPT_MEMDMA_MCPB_CH23_PARSER_BAND_ID_CTRL_PB_PARSER_SEL_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH23_PARSER_BAND_ID_CTRL :: PB_PARSER_BAND_ID [07:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH23_PARSER_BAND_ID_CTRL_PB_PARSER_BAND_ID_MASK 0x000000ff
#define BCHP_XPT_MEMDMA_MCPB_CH23_PARSER_BAND_ID_CTRL_PB_PARSER_BAND_ID_SHIFT 0
#define BCHP_XPT_MEMDMA_MCPB_CH23_PARSER_BAND_ID_CTRL_PB_PARSER_BAND_ID_DEFAULT 0x00000000

/***************************************************************************
 *CH24_PARSER_BAND_ID_CTRL - Parser Band ID control for channel 24
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: CH24_PARSER_BAND_ID_CTRL :: reserved0 [31:09] */
#define BCHP_XPT_MEMDMA_MCPB_CH24_PARSER_BAND_ID_CTRL_reserved0_MASK 0xfffffe00
#define BCHP_XPT_MEMDMA_MCPB_CH24_PARSER_BAND_ID_CTRL_reserved0_SHIFT 9

/* XPT_MEMDMA_MCPB :: CH24_PARSER_BAND_ID_CTRL :: PB_PARSER_SEL [08:08] */
#define BCHP_XPT_MEMDMA_MCPB_CH24_PARSER_BAND_ID_CTRL_PB_PARSER_SEL_MASK 0x00000100
#define BCHP_XPT_MEMDMA_MCPB_CH24_PARSER_BAND_ID_CTRL_PB_PARSER_SEL_SHIFT 8
#define BCHP_XPT_MEMDMA_MCPB_CH24_PARSER_BAND_ID_CTRL_PB_PARSER_SEL_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH24_PARSER_BAND_ID_CTRL :: PB_PARSER_BAND_ID [07:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH24_PARSER_BAND_ID_CTRL_PB_PARSER_BAND_ID_MASK 0x000000ff
#define BCHP_XPT_MEMDMA_MCPB_CH24_PARSER_BAND_ID_CTRL_PB_PARSER_BAND_ID_SHIFT 0
#define BCHP_XPT_MEMDMA_MCPB_CH24_PARSER_BAND_ID_CTRL_PB_PARSER_BAND_ID_DEFAULT 0x00000000

/***************************************************************************
 *CH25_PARSER_BAND_ID_CTRL - Parser Band ID control for channel 25
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: CH25_PARSER_BAND_ID_CTRL :: reserved0 [31:09] */
#define BCHP_XPT_MEMDMA_MCPB_CH25_PARSER_BAND_ID_CTRL_reserved0_MASK 0xfffffe00
#define BCHP_XPT_MEMDMA_MCPB_CH25_PARSER_BAND_ID_CTRL_reserved0_SHIFT 9

/* XPT_MEMDMA_MCPB :: CH25_PARSER_BAND_ID_CTRL :: PB_PARSER_SEL [08:08] */
#define BCHP_XPT_MEMDMA_MCPB_CH25_PARSER_BAND_ID_CTRL_PB_PARSER_SEL_MASK 0x00000100
#define BCHP_XPT_MEMDMA_MCPB_CH25_PARSER_BAND_ID_CTRL_PB_PARSER_SEL_SHIFT 8
#define BCHP_XPT_MEMDMA_MCPB_CH25_PARSER_BAND_ID_CTRL_PB_PARSER_SEL_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH25_PARSER_BAND_ID_CTRL :: PB_PARSER_BAND_ID [07:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH25_PARSER_BAND_ID_CTRL_PB_PARSER_BAND_ID_MASK 0x000000ff
#define BCHP_XPT_MEMDMA_MCPB_CH25_PARSER_BAND_ID_CTRL_PB_PARSER_BAND_ID_SHIFT 0
#define BCHP_XPT_MEMDMA_MCPB_CH25_PARSER_BAND_ID_CTRL_PB_PARSER_BAND_ID_DEFAULT 0x00000000

/***************************************************************************
 *CH26_PARSER_BAND_ID_CTRL - Parser Band ID control for channel 26
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: CH26_PARSER_BAND_ID_CTRL :: reserved0 [31:09] */
#define BCHP_XPT_MEMDMA_MCPB_CH26_PARSER_BAND_ID_CTRL_reserved0_MASK 0xfffffe00
#define BCHP_XPT_MEMDMA_MCPB_CH26_PARSER_BAND_ID_CTRL_reserved0_SHIFT 9

/* XPT_MEMDMA_MCPB :: CH26_PARSER_BAND_ID_CTRL :: PB_PARSER_SEL [08:08] */
#define BCHP_XPT_MEMDMA_MCPB_CH26_PARSER_BAND_ID_CTRL_PB_PARSER_SEL_MASK 0x00000100
#define BCHP_XPT_MEMDMA_MCPB_CH26_PARSER_BAND_ID_CTRL_PB_PARSER_SEL_SHIFT 8
#define BCHP_XPT_MEMDMA_MCPB_CH26_PARSER_BAND_ID_CTRL_PB_PARSER_SEL_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH26_PARSER_BAND_ID_CTRL :: PB_PARSER_BAND_ID [07:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH26_PARSER_BAND_ID_CTRL_PB_PARSER_BAND_ID_MASK 0x000000ff
#define BCHP_XPT_MEMDMA_MCPB_CH26_PARSER_BAND_ID_CTRL_PB_PARSER_BAND_ID_SHIFT 0
#define BCHP_XPT_MEMDMA_MCPB_CH26_PARSER_BAND_ID_CTRL_PB_PARSER_BAND_ID_DEFAULT 0x00000000

/***************************************************************************
 *CH27_PARSER_BAND_ID_CTRL - Parser Band ID control for channel 27
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: CH27_PARSER_BAND_ID_CTRL :: reserved0 [31:09] */
#define BCHP_XPT_MEMDMA_MCPB_CH27_PARSER_BAND_ID_CTRL_reserved0_MASK 0xfffffe00
#define BCHP_XPT_MEMDMA_MCPB_CH27_PARSER_BAND_ID_CTRL_reserved0_SHIFT 9

/* XPT_MEMDMA_MCPB :: CH27_PARSER_BAND_ID_CTRL :: PB_PARSER_SEL [08:08] */
#define BCHP_XPT_MEMDMA_MCPB_CH27_PARSER_BAND_ID_CTRL_PB_PARSER_SEL_MASK 0x00000100
#define BCHP_XPT_MEMDMA_MCPB_CH27_PARSER_BAND_ID_CTRL_PB_PARSER_SEL_SHIFT 8
#define BCHP_XPT_MEMDMA_MCPB_CH27_PARSER_BAND_ID_CTRL_PB_PARSER_SEL_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH27_PARSER_BAND_ID_CTRL :: PB_PARSER_BAND_ID [07:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH27_PARSER_BAND_ID_CTRL_PB_PARSER_BAND_ID_MASK 0x000000ff
#define BCHP_XPT_MEMDMA_MCPB_CH27_PARSER_BAND_ID_CTRL_PB_PARSER_BAND_ID_SHIFT 0
#define BCHP_XPT_MEMDMA_MCPB_CH27_PARSER_BAND_ID_CTRL_PB_PARSER_BAND_ID_DEFAULT 0x00000000

/***************************************************************************
 *CH28_PARSER_BAND_ID_CTRL - Parser Band ID control for channel 28
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: CH28_PARSER_BAND_ID_CTRL :: reserved0 [31:09] */
#define BCHP_XPT_MEMDMA_MCPB_CH28_PARSER_BAND_ID_CTRL_reserved0_MASK 0xfffffe00
#define BCHP_XPT_MEMDMA_MCPB_CH28_PARSER_BAND_ID_CTRL_reserved0_SHIFT 9

/* XPT_MEMDMA_MCPB :: CH28_PARSER_BAND_ID_CTRL :: PB_PARSER_SEL [08:08] */
#define BCHP_XPT_MEMDMA_MCPB_CH28_PARSER_BAND_ID_CTRL_PB_PARSER_SEL_MASK 0x00000100
#define BCHP_XPT_MEMDMA_MCPB_CH28_PARSER_BAND_ID_CTRL_PB_PARSER_SEL_SHIFT 8
#define BCHP_XPT_MEMDMA_MCPB_CH28_PARSER_BAND_ID_CTRL_PB_PARSER_SEL_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH28_PARSER_BAND_ID_CTRL :: PB_PARSER_BAND_ID [07:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH28_PARSER_BAND_ID_CTRL_PB_PARSER_BAND_ID_MASK 0x000000ff
#define BCHP_XPT_MEMDMA_MCPB_CH28_PARSER_BAND_ID_CTRL_PB_PARSER_BAND_ID_SHIFT 0
#define BCHP_XPT_MEMDMA_MCPB_CH28_PARSER_BAND_ID_CTRL_PB_PARSER_BAND_ID_DEFAULT 0x00000000

/***************************************************************************
 *CH29_PARSER_BAND_ID_CTRL - Parser Band ID control for channel 29
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: CH29_PARSER_BAND_ID_CTRL :: reserved0 [31:09] */
#define BCHP_XPT_MEMDMA_MCPB_CH29_PARSER_BAND_ID_CTRL_reserved0_MASK 0xfffffe00
#define BCHP_XPT_MEMDMA_MCPB_CH29_PARSER_BAND_ID_CTRL_reserved0_SHIFT 9

/* XPT_MEMDMA_MCPB :: CH29_PARSER_BAND_ID_CTRL :: PB_PARSER_SEL [08:08] */
#define BCHP_XPT_MEMDMA_MCPB_CH29_PARSER_BAND_ID_CTRL_PB_PARSER_SEL_MASK 0x00000100
#define BCHP_XPT_MEMDMA_MCPB_CH29_PARSER_BAND_ID_CTRL_PB_PARSER_SEL_SHIFT 8
#define BCHP_XPT_MEMDMA_MCPB_CH29_PARSER_BAND_ID_CTRL_PB_PARSER_SEL_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH29_PARSER_BAND_ID_CTRL :: PB_PARSER_BAND_ID [07:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH29_PARSER_BAND_ID_CTRL_PB_PARSER_BAND_ID_MASK 0x000000ff
#define BCHP_XPT_MEMDMA_MCPB_CH29_PARSER_BAND_ID_CTRL_PB_PARSER_BAND_ID_SHIFT 0
#define BCHP_XPT_MEMDMA_MCPB_CH29_PARSER_BAND_ID_CTRL_PB_PARSER_BAND_ID_DEFAULT 0x00000000

/***************************************************************************
 *CH30_PARSER_BAND_ID_CTRL - Parser Band ID control for channel 30
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: CH30_PARSER_BAND_ID_CTRL :: reserved0 [31:09] */
#define BCHP_XPT_MEMDMA_MCPB_CH30_PARSER_BAND_ID_CTRL_reserved0_MASK 0xfffffe00
#define BCHP_XPT_MEMDMA_MCPB_CH30_PARSER_BAND_ID_CTRL_reserved0_SHIFT 9

/* XPT_MEMDMA_MCPB :: CH30_PARSER_BAND_ID_CTRL :: PB_PARSER_SEL [08:08] */
#define BCHP_XPT_MEMDMA_MCPB_CH30_PARSER_BAND_ID_CTRL_PB_PARSER_SEL_MASK 0x00000100
#define BCHP_XPT_MEMDMA_MCPB_CH30_PARSER_BAND_ID_CTRL_PB_PARSER_SEL_SHIFT 8
#define BCHP_XPT_MEMDMA_MCPB_CH30_PARSER_BAND_ID_CTRL_PB_PARSER_SEL_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH30_PARSER_BAND_ID_CTRL :: PB_PARSER_BAND_ID [07:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH30_PARSER_BAND_ID_CTRL_PB_PARSER_BAND_ID_MASK 0x000000ff
#define BCHP_XPT_MEMDMA_MCPB_CH30_PARSER_BAND_ID_CTRL_PB_PARSER_BAND_ID_SHIFT 0
#define BCHP_XPT_MEMDMA_MCPB_CH30_PARSER_BAND_ID_CTRL_PB_PARSER_BAND_ID_DEFAULT 0x00000000

/***************************************************************************
 *CH31_PARSER_BAND_ID_CTRL - Parser Band ID control for channel 31
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: CH31_PARSER_BAND_ID_CTRL :: reserved0 [31:09] */
#define BCHP_XPT_MEMDMA_MCPB_CH31_PARSER_BAND_ID_CTRL_reserved0_MASK 0xfffffe00
#define BCHP_XPT_MEMDMA_MCPB_CH31_PARSER_BAND_ID_CTRL_reserved0_SHIFT 9

/* XPT_MEMDMA_MCPB :: CH31_PARSER_BAND_ID_CTRL :: PB_PARSER_SEL [08:08] */
#define BCHP_XPT_MEMDMA_MCPB_CH31_PARSER_BAND_ID_CTRL_PB_PARSER_SEL_MASK 0x00000100
#define BCHP_XPT_MEMDMA_MCPB_CH31_PARSER_BAND_ID_CTRL_PB_PARSER_SEL_SHIFT 8
#define BCHP_XPT_MEMDMA_MCPB_CH31_PARSER_BAND_ID_CTRL_PB_PARSER_SEL_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH31_PARSER_BAND_ID_CTRL :: PB_PARSER_BAND_ID [07:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH31_PARSER_BAND_ID_CTRL_PB_PARSER_BAND_ID_MASK 0x000000ff
#define BCHP_XPT_MEMDMA_MCPB_CH31_PARSER_BAND_ID_CTRL_PB_PARSER_BAND_ID_SHIFT 0
#define BCHP_XPT_MEMDMA_MCPB_CH31_PARSER_BAND_ID_CTRL_PB_PARSER_BAND_ID_DEFAULT 0x00000000

/***************************************************************************
 *SP_GLOBAL_CFG_REG0 - Channel independent Stream processor specific information
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: SP_GLOBAL_CFG_REG0 :: reserved0 [31:25] */
#define BCHP_XPT_MEMDMA_MCPB_SP_GLOBAL_CFG_REG0_reserved0_MASK     0xfe000000
#define BCHP_XPT_MEMDMA_MCPB_SP_GLOBAL_CFG_REG0_reserved0_SHIFT    25

/* XPT_MEMDMA_MCPB :: SP_GLOBAL_CFG_REG0 :: ASF_FIRST_BYTE_ECD [24:24] */
#define BCHP_XPT_MEMDMA_MCPB_SP_GLOBAL_CFG_REG0_ASF_FIRST_BYTE_ECD_MASK 0x01000000
#define BCHP_XPT_MEMDMA_MCPB_SP_GLOBAL_CFG_REG0_ASF_FIRST_BYTE_ECD_SHIFT 24
#define BCHP_XPT_MEMDMA_MCPB_SP_GLOBAL_CFG_REG0_ASF_FIRST_BYTE_ECD_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: SP_GLOBAL_CFG_REG0 :: ASF_SINGLE_SUB_PAYLOAD_PKT_TYPE [23:16] */
#define BCHP_XPT_MEMDMA_MCPB_SP_GLOBAL_CFG_REG0_ASF_SINGLE_SUB_PAYLOAD_PKT_TYPE_MASK 0x00ff0000
#define BCHP_XPT_MEMDMA_MCPB_SP_GLOBAL_CFG_REG0_ASF_SINGLE_SUB_PAYLOAD_PKT_TYPE_SHIFT 16
#define BCHP_XPT_MEMDMA_MCPB_SP_GLOBAL_CFG_REG0_ASF_SINGLE_SUB_PAYLOAD_PKT_TYPE_DEFAULT 0x00000006

/* XPT_MEMDMA_MCPB :: SP_GLOBAL_CFG_REG0 :: ASF_SUB_PAYLOAD_PKT_TYPE1 [15:08] */
#define BCHP_XPT_MEMDMA_MCPB_SP_GLOBAL_CFG_REG0_ASF_SUB_PAYLOAD_PKT_TYPE1_MASK 0x0000ff00
#define BCHP_XPT_MEMDMA_MCPB_SP_GLOBAL_CFG_REG0_ASF_SUB_PAYLOAD_PKT_TYPE1_SHIFT 8
#define BCHP_XPT_MEMDMA_MCPB_SP_GLOBAL_CFG_REG0_ASF_SUB_PAYLOAD_PKT_TYPE1_DEFAULT 0x00000005

/* XPT_MEMDMA_MCPB :: SP_GLOBAL_CFG_REG0 :: ASF_SUB_PAYLOAD_PKT_TYPE0 [07:00] */
#define BCHP_XPT_MEMDMA_MCPB_SP_GLOBAL_CFG_REG0_ASF_SUB_PAYLOAD_PKT_TYPE0_MASK 0x000000ff
#define BCHP_XPT_MEMDMA_MCPB_SP_GLOBAL_CFG_REG0_ASF_SUB_PAYLOAD_PKT_TYPE0_SHIFT 0
#define BCHP_XPT_MEMDMA_MCPB_SP_GLOBAL_CFG_REG0_ASF_SUB_PAYLOAD_PKT_TYPE0_DEFAULT 0x00000004

/***************************************************************************
 *SP_GLOBAL_CFG_REG1 - Channel independent Stream processor specific information
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: SP_GLOBAL_CFG_REG1 :: reserved0 [31:24] */
#define BCHP_XPT_MEMDMA_MCPB_SP_GLOBAL_CFG_REG1_reserved0_MASK     0xff000000
#define BCHP_XPT_MEMDMA_MCPB_SP_GLOBAL_CFG_REG1_reserved0_SHIFT    24

/* XPT_MEMDMA_MCPB :: SP_GLOBAL_CFG_REG1 :: ASF_SINGLE_PAYLOAD_PKT_TYPE [23:16] */
#define BCHP_XPT_MEMDMA_MCPB_SP_GLOBAL_CFG_REG1_ASF_SINGLE_PAYLOAD_PKT_TYPE_MASK 0x00ff0000
#define BCHP_XPT_MEMDMA_MCPB_SP_GLOBAL_CFG_REG1_ASF_SINGLE_PAYLOAD_PKT_TYPE_SHIFT 16
#define BCHP_XPT_MEMDMA_MCPB_SP_GLOBAL_CFG_REG1_ASF_SINGLE_PAYLOAD_PKT_TYPE_DEFAULT 0x00000001

/* XPT_MEMDMA_MCPB :: SP_GLOBAL_CFG_REG1 :: ASF_PAYLOAD_PKT_TYPE1 [15:08] */
#define BCHP_XPT_MEMDMA_MCPB_SP_GLOBAL_CFG_REG1_ASF_PAYLOAD_PKT_TYPE1_MASK 0x0000ff00
#define BCHP_XPT_MEMDMA_MCPB_SP_GLOBAL_CFG_REG1_ASF_PAYLOAD_PKT_TYPE1_SHIFT 8
#define BCHP_XPT_MEMDMA_MCPB_SP_GLOBAL_CFG_REG1_ASF_PAYLOAD_PKT_TYPE1_DEFAULT 0x00000001

/* XPT_MEMDMA_MCPB :: SP_GLOBAL_CFG_REG1 :: ASF_PAYLOAD_PKT_TYPE0 [07:00] */
#define BCHP_XPT_MEMDMA_MCPB_SP_GLOBAL_CFG_REG1_ASF_PAYLOAD_PKT_TYPE0_MASK 0x000000ff
#define BCHP_XPT_MEMDMA_MCPB_SP_GLOBAL_CFG_REG1_ASF_PAYLOAD_PKT_TYPE0_SHIFT 0
#define BCHP_XPT_MEMDMA_MCPB_SP_GLOBAL_CFG_REG1_ASF_PAYLOAD_PKT_TYPE0_DEFAULT 0x00000000

/***************************************************************************
 *TMEU_CHANNEL_BYPASS_SET_CLEAR - Set and clear for TMEU channel bypass bit
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: TMEU_CHANNEL_BYPASS_SET_CLEAR :: reserved0 [31:09] */
#define BCHP_XPT_MEMDMA_MCPB_TMEU_CHANNEL_BYPASS_SET_CLEAR_reserved0_MASK 0xfffffe00
#define BCHP_XPT_MEMDMA_MCPB_TMEU_CHANNEL_BYPASS_SET_CLEAR_reserved0_SHIFT 9

/* XPT_MEMDMA_MCPB :: TMEU_CHANNEL_BYPASS_SET_CLEAR :: SET_CLEAR [08:08] */
#define BCHP_XPT_MEMDMA_MCPB_TMEU_CHANNEL_BYPASS_SET_CLEAR_SET_CLEAR_MASK 0x00000100
#define BCHP_XPT_MEMDMA_MCPB_TMEU_CHANNEL_BYPASS_SET_CLEAR_SET_CLEAR_SHIFT 8
#define BCHP_XPT_MEMDMA_MCPB_TMEU_CHANNEL_BYPASS_SET_CLEAR_SET_CLEAR_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: TMEU_CHANNEL_BYPASS_SET_CLEAR :: MCPB_CHANNEL_NUM [07:00] */
#define BCHP_XPT_MEMDMA_MCPB_TMEU_CHANNEL_BYPASS_SET_CLEAR_MCPB_CHANNEL_NUM_MASK 0x000000ff
#define BCHP_XPT_MEMDMA_MCPB_TMEU_CHANNEL_BYPASS_SET_CLEAR_MCPB_CHANNEL_NUM_SHIFT 0
#define BCHP_XPT_MEMDMA_MCPB_TMEU_CHANNEL_BYPASS_SET_CLEAR_MCPB_CHANNEL_NUM_DEFAULT 0x00000000

/***************************************************************************
 *TMEU_CHANNEL_BYPASS_STATUS_0_31 - TMEU channel bypass status
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: TMEU_CHANNEL_BYPASS_STATUS_0_31 :: BYPASS_STATUS [31:00] */
#define BCHP_XPT_MEMDMA_MCPB_TMEU_CHANNEL_BYPASS_STATUS_0_31_BYPASS_STATUS_MASK 0xffffffff
#define BCHP_XPT_MEMDMA_MCPB_TMEU_CHANNEL_BYPASS_STATUS_0_31_BYPASS_STATUS_SHIFT 0
#define BCHP_XPT_MEMDMA_MCPB_TMEU_CHANNEL_BYPASS_STATUS_0_31_BYPASS_STATUS_DEFAULT 0x00000000

/***************************************************************************
 *INTERNAL_LOOPBACK_INFLIGHT_STATUS_0_31 - Inflight status in internal loopback mode for channels 0-31
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: INTERNAL_LOOPBACK_INFLIGHT_STATUS_0_31 :: INTERNAL_LOOPBACK_INFLIGHT_STATUS [31:00] */
#define BCHP_XPT_MEMDMA_MCPB_INTERNAL_LOOPBACK_INFLIGHT_STATUS_0_31_INTERNAL_LOOPBACK_INFLIGHT_STATUS_MASK 0xffffffff
#define BCHP_XPT_MEMDMA_MCPB_INTERNAL_LOOPBACK_INFLIGHT_STATUS_0_31_INTERNAL_LOOPBACK_INFLIGHT_STATUS_SHIFT 0
#define BCHP_XPT_MEMDMA_MCPB_INTERNAL_LOOPBACK_INFLIGHT_STATUS_0_31_INTERNAL_LOOPBACK_INFLIGHT_STATUS_DEFAULT 0x00000000

/***************************************************************************
 *INTERNAL_LOOPBACK_DOWNSTREAM_BBUFF_FULL_STATUS_0_31 - Downstream burst buffer fullness status in internal loopback mode
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: INTERNAL_LOOPBACK_DOWNSTREAM_BBUFF_FULL_STATUS_0_31 :: INTERNAL_LOOPBACK_DOWNSTREAM_BBUFF_FULL_STATUS [31:00] */
#define BCHP_XPT_MEMDMA_MCPB_INTERNAL_LOOPBACK_DOWNSTREAM_BBUFF_FULL_STATUS_0_31_INTERNAL_LOOPBACK_DOWNSTREAM_BBUFF_FULL_STATUS_MASK 0xffffffff
#define BCHP_XPT_MEMDMA_MCPB_INTERNAL_LOOPBACK_DOWNSTREAM_BBUFF_FULL_STATUS_0_31_INTERNAL_LOOPBACK_DOWNSTREAM_BBUFF_FULL_STATUS_SHIFT 0
#define BCHP_XPT_MEMDMA_MCPB_INTERNAL_LOOPBACK_DOWNSTREAM_BBUFF_FULL_STATUS_0_31_INTERNAL_LOOPBACK_DOWNSTREAM_BBUFF_FULL_STATUS_DEFAULT 0x00000000

/***************************************************************************
 *GPC0_CTRL - MCPB GPC0 Control information
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: GPC0_CTRL :: FREE_RUN_OR_LOCKED_TIMEBASE [31:31] */
#define BCHP_XPT_MEMDMA_MCPB_GPC0_CTRL_FREE_RUN_OR_LOCKED_TIMEBASE_MASK 0x80000000
#define BCHP_XPT_MEMDMA_MCPB_GPC0_CTRL_FREE_RUN_OR_LOCKED_TIMEBASE_SHIFT 31
#define BCHP_XPT_MEMDMA_MCPB_GPC0_CTRL_FREE_RUN_OR_LOCKED_TIMEBASE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: GPC0_CTRL :: TIMEBASE_SEL [30:26] */
#define BCHP_XPT_MEMDMA_MCPB_GPC0_CTRL_TIMEBASE_SEL_MASK           0x7c000000
#define BCHP_XPT_MEMDMA_MCPB_GPC0_CTRL_TIMEBASE_SEL_SHIFT          26
#define BCHP_XPT_MEMDMA_MCPB_GPC0_CTRL_TIMEBASE_SEL_DEFAULT        0x00000000

/* XPT_MEMDMA_MCPB :: GPC0_CTRL :: PACING_SPEED [25:23] */
#define BCHP_XPT_MEMDMA_MCPB_GPC0_CTRL_PACING_SPEED_MASK           0x03800000
#define BCHP_XPT_MEMDMA_MCPB_GPC0_CTRL_PACING_SPEED_SHIFT          23
#define BCHP_XPT_MEMDMA_MCPB_GPC0_CTRL_PACING_SPEED_DEFAULT        0x00000000

/* XPT_MEMDMA_MCPB :: GPC0_CTRL :: COUNTER_MODE [22:22] */
#define BCHP_XPT_MEMDMA_MCPB_GPC0_CTRL_COUNTER_MODE_MASK           0x00400000
#define BCHP_XPT_MEMDMA_MCPB_GPC0_CTRL_COUNTER_MODE_SHIFT          22
#define BCHP_XPT_MEMDMA_MCPB_GPC0_CTRL_COUNTER_MODE_DEFAULT        0x00000000

/* XPT_MEMDMA_MCPB :: GPC0_CTRL :: SKIP_REPEAT_MODE [21:21] */
#define BCHP_XPT_MEMDMA_MCPB_GPC0_CTRL_SKIP_REPEAT_MODE_MASK       0x00200000
#define BCHP_XPT_MEMDMA_MCPB_GPC0_CTRL_SKIP_REPEAT_MODE_SHIFT      21
#define BCHP_XPT_MEMDMA_MCPB_GPC0_CTRL_SKIP_REPEAT_MODE_DEFAULT    0x00000000

/* XPT_MEMDMA_MCPB :: GPC0_CTRL :: SKIP_REPEAT_EN [20:20] */
#define BCHP_XPT_MEMDMA_MCPB_GPC0_CTRL_SKIP_REPEAT_EN_MASK         0x00100000
#define BCHP_XPT_MEMDMA_MCPB_GPC0_CTRL_SKIP_REPEAT_EN_SHIFT        20
#define BCHP_XPT_MEMDMA_MCPB_GPC0_CTRL_SKIP_REPEAT_EN_DEFAULT      0x00000000

/* XPT_MEMDMA_MCPB :: GPC0_CTRL :: SKIP_REPEAT_COUNT [19:00] */
#define BCHP_XPT_MEMDMA_MCPB_GPC0_CTRL_SKIP_REPEAT_COUNT_MASK      0x000fffff
#define BCHP_XPT_MEMDMA_MCPB_GPC0_CTRL_SKIP_REPEAT_COUNT_SHIFT     0
#define BCHP_XPT_MEMDMA_MCPB_GPC0_CTRL_SKIP_REPEAT_COUNT_DEFAULT   0x00000000

/***************************************************************************
 *GPC0_CURR_COUNTER_VAL - MCPB GPC0 Current counter value
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: GPC0_CURR_COUNTER_VAL :: COUNTER [31:00] */
#define BCHP_XPT_MEMDMA_MCPB_GPC0_CURR_COUNTER_VAL_COUNTER_MASK    0xffffffff
#define BCHP_XPT_MEMDMA_MCPB_GPC0_CURR_COUNTER_VAL_COUNTER_SHIFT   0
#define BCHP_XPT_MEMDMA_MCPB_GPC0_CURR_COUNTER_VAL_COUNTER_DEFAULT 0x00000000

/***************************************************************************
 *GPC0_PAUSE_0_31 - MCPB GPC0 Current pause value
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: GPC0_PAUSE_0_31 :: GPC_PAUSE [31:00] */
#define BCHP_XPT_MEMDMA_MCPB_GPC0_PAUSE_0_31_GPC_PAUSE_MASK        0xffffffff
#define BCHP_XPT_MEMDMA_MCPB_GPC0_PAUSE_0_31_GPC_PAUSE_SHIFT       0
#define BCHP_XPT_MEMDMA_MCPB_GPC0_PAUSE_0_31_GPC_PAUSE_DEFAULT     0x00000000

/***************************************************************************
 *GPC1_CTRL - MCPB GPC1 Control information
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: GPC1_CTRL :: FREE_RUN_OR_LOCKED_TIMEBASE [31:31] */
#define BCHP_XPT_MEMDMA_MCPB_GPC1_CTRL_FREE_RUN_OR_LOCKED_TIMEBASE_MASK 0x80000000
#define BCHP_XPT_MEMDMA_MCPB_GPC1_CTRL_FREE_RUN_OR_LOCKED_TIMEBASE_SHIFT 31
#define BCHP_XPT_MEMDMA_MCPB_GPC1_CTRL_FREE_RUN_OR_LOCKED_TIMEBASE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: GPC1_CTRL :: TIMEBASE_SEL [30:26] */
#define BCHP_XPT_MEMDMA_MCPB_GPC1_CTRL_TIMEBASE_SEL_MASK           0x7c000000
#define BCHP_XPT_MEMDMA_MCPB_GPC1_CTRL_TIMEBASE_SEL_SHIFT          26
#define BCHP_XPT_MEMDMA_MCPB_GPC1_CTRL_TIMEBASE_SEL_DEFAULT        0x00000000

/* XPT_MEMDMA_MCPB :: GPC1_CTRL :: PACING_SPEED [25:23] */
#define BCHP_XPT_MEMDMA_MCPB_GPC1_CTRL_PACING_SPEED_MASK           0x03800000
#define BCHP_XPT_MEMDMA_MCPB_GPC1_CTRL_PACING_SPEED_SHIFT          23
#define BCHP_XPT_MEMDMA_MCPB_GPC1_CTRL_PACING_SPEED_DEFAULT        0x00000000

/* XPT_MEMDMA_MCPB :: GPC1_CTRL :: COUNTER_MODE [22:22] */
#define BCHP_XPT_MEMDMA_MCPB_GPC1_CTRL_COUNTER_MODE_MASK           0x00400000
#define BCHP_XPT_MEMDMA_MCPB_GPC1_CTRL_COUNTER_MODE_SHIFT          22
#define BCHP_XPT_MEMDMA_MCPB_GPC1_CTRL_COUNTER_MODE_DEFAULT        0x00000000

/* XPT_MEMDMA_MCPB :: GPC1_CTRL :: SKIP_REPEAT_MODE [21:21] */
#define BCHP_XPT_MEMDMA_MCPB_GPC1_CTRL_SKIP_REPEAT_MODE_MASK       0x00200000
#define BCHP_XPT_MEMDMA_MCPB_GPC1_CTRL_SKIP_REPEAT_MODE_SHIFT      21
#define BCHP_XPT_MEMDMA_MCPB_GPC1_CTRL_SKIP_REPEAT_MODE_DEFAULT    0x00000000

/* XPT_MEMDMA_MCPB :: GPC1_CTRL :: SKIP_REPEAT_EN [20:20] */
#define BCHP_XPT_MEMDMA_MCPB_GPC1_CTRL_SKIP_REPEAT_EN_MASK         0x00100000
#define BCHP_XPT_MEMDMA_MCPB_GPC1_CTRL_SKIP_REPEAT_EN_SHIFT        20
#define BCHP_XPT_MEMDMA_MCPB_GPC1_CTRL_SKIP_REPEAT_EN_DEFAULT      0x00000000

/* XPT_MEMDMA_MCPB :: GPC1_CTRL :: SKIP_REPEAT_COUNT [19:00] */
#define BCHP_XPT_MEMDMA_MCPB_GPC1_CTRL_SKIP_REPEAT_COUNT_MASK      0x000fffff
#define BCHP_XPT_MEMDMA_MCPB_GPC1_CTRL_SKIP_REPEAT_COUNT_SHIFT     0
#define BCHP_XPT_MEMDMA_MCPB_GPC1_CTRL_SKIP_REPEAT_COUNT_DEFAULT   0x00000000

/***************************************************************************
 *GPC1_CURR_COUNTER_VAL - MCPB GPC1 Current counter value
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: GPC1_CURR_COUNTER_VAL :: COUNTER [31:00] */
#define BCHP_XPT_MEMDMA_MCPB_GPC1_CURR_COUNTER_VAL_COUNTER_MASK    0xffffffff
#define BCHP_XPT_MEMDMA_MCPB_GPC1_CURR_COUNTER_VAL_COUNTER_SHIFT   0
#define BCHP_XPT_MEMDMA_MCPB_GPC1_CURR_COUNTER_VAL_COUNTER_DEFAULT 0x00000000

/***************************************************************************
 *GPC1_PAUSE_0_31 - MCPB GPC1 Current pause value
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: GPC1_PAUSE_0_31 :: GPC_PAUSE [31:00] */
#define BCHP_XPT_MEMDMA_MCPB_GPC1_PAUSE_0_31_GPC_PAUSE_MASK        0xffffffff
#define BCHP_XPT_MEMDMA_MCPB_GPC1_PAUSE_0_31_GPC_PAUSE_SHIFT       0
#define BCHP_XPT_MEMDMA_MCPB_GPC1_PAUSE_0_31_GPC_PAUSE_DEFAULT     0x00000000

/***************************************************************************
 *GPC2_CTRL - MCPB GPC2 Control information
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: GPC2_CTRL :: FREE_RUN_OR_LOCKED_TIMEBASE [31:31] */
#define BCHP_XPT_MEMDMA_MCPB_GPC2_CTRL_FREE_RUN_OR_LOCKED_TIMEBASE_MASK 0x80000000
#define BCHP_XPT_MEMDMA_MCPB_GPC2_CTRL_FREE_RUN_OR_LOCKED_TIMEBASE_SHIFT 31
#define BCHP_XPT_MEMDMA_MCPB_GPC2_CTRL_FREE_RUN_OR_LOCKED_TIMEBASE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: GPC2_CTRL :: TIMEBASE_SEL [30:26] */
#define BCHP_XPT_MEMDMA_MCPB_GPC2_CTRL_TIMEBASE_SEL_MASK           0x7c000000
#define BCHP_XPT_MEMDMA_MCPB_GPC2_CTRL_TIMEBASE_SEL_SHIFT          26
#define BCHP_XPT_MEMDMA_MCPB_GPC2_CTRL_TIMEBASE_SEL_DEFAULT        0x00000000

/* XPT_MEMDMA_MCPB :: GPC2_CTRL :: PACING_SPEED [25:23] */
#define BCHP_XPT_MEMDMA_MCPB_GPC2_CTRL_PACING_SPEED_MASK           0x03800000
#define BCHP_XPT_MEMDMA_MCPB_GPC2_CTRL_PACING_SPEED_SHIFT          23
#define BCHP_XPT_MEMDMA_MCPB_GPC2_CTRL_PACING_SPEED_DEFAULT        0x00000000

/* XPT_MEMDMA_MCPB :: GPC2_CTRL :: COUNTER_MODE [22:22] */
#define BCHP_XPT_MEMDMA_MCPB_GPC2_CTRL_COUNTER_MODE_MASK           0x00400000
#define BCHP_XPT_MEMDMA_MCPB_GPC2_CTRL_COUNTER_MODE_SHIFT          22
#define BCHP_XPT_MEMDMA_MCPB_GPC2_CTRL_COUNTER_MODE_DEFAULT        0x00000000

/* XPT_MEMDMA_MCPB :: GPC2_CTRL :: SKIP_REPEAT_MODE [21:21] */
#define BCHP_XPT_MEMDMA_MCPB_GPC2_CTRL_SKIP_REPEAT_MODE_MASK       0x00200000
#define BCHP_XPT_MEMDMA_MCPB_GPC2_CTRL_SKIP_REPEAT_MODE_SHIFT      21
#define BCHP_XPT_MEMDMA_MCPB_GPC2_CTRL_SKIP_REPEAT_MODE_DEFAULT    0x00000000

/* XPT_MEMDMA_MCPB :: GPC2_CTRL :: SKIP_REPEAT_EN [20:20] */
#define BCHP_XPT_MEMDMA_MCPB_GPC2_CTRL_SKIP_REPEAT_EN_MASK         0x00100000
#define BCHP_XPT_MEMDMA_MCPB_GPC2_CTRL_SKIP_REPEAT_EN_SHIFT        20
#define BCHP_XPT_MEMDMA_MCPB_GPC2_CTRL_SKIP_REPEAT_EN_DEFAULT      0x00000000

/* XPT_MEMDMA_MCPB :: GPC2_CTRL :: SKIP_REPEAT_COUNT [19:00] */
#define BCHP_XPT_MEMDMA_MCPB_GPC2_CTRL_SKIP_REPEAT_COUNT_MASK      0x000fffff
#define BCHP_XPT_MEMDMA_MCPB_GPC2_CTRL_SKIP_REPEAT_COUNT_SHIFT     0
#define BCHP_XPT_MEMDMA_MCPB_GPC2_CTRL_SKIP_REPEAT_COUNT_DEFAULT   0x00000000

/***************************************************************************
 *GPC2_CURR_COUNTER_VAL - MCPB GPC2 Current counter value
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: GPC2_CURR_COUNTER_VAL :: COUNTER [31:00] */
#define BCHP_XPT_MEMDMA_MCPB_GPC2_CURR_COUNTER_VAL_COUNTER_MASK    0xffffffff
#define BCHP_XPT_MEMDMA_MCPB_GPC2_CURR_COUNTER_VAL_COUNTER_SHIFT   0
#define BCHP_XPT_MEMDMA_MCPB_GPC2_CURR_COUNTER_VAL_COUNTER_DEFAULT 0x00000000

/***************************************************************************
 *GPC2_PAUSE_0_31 - MCPB GPC2 Current pause value
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: GPC2_PAUSE_0_31 :: GPC_PAUSE [31:00] */
#define BCHP_XPT_MEMDMA_MCPB_GPC2_PAUSE_0_31_GPC_PAUSE_MASK        0xffffffff
#define BCHP_XPT_MEMDMA_MCPB_GPC2_PAUSE_0_31_GPC_PAUSE_SHIFT       0
#define BCHP_XPT_MEMDMA_MCPB_GPC2_PAUSE_0_31_GPC_PAUSE_DEFAULT     0x00000000

/***************************************************************************
 *GPC3_CTRL - MCPB GPC3 Control information
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: GPC3_CTRL :: FREE_RUN_OR_LOCKED_TIMEBASE [31:31] */
#define BCHP_XPT_MEMDMA_MCPB_GPC3_CTRL_FREE_RUN_OR_LOCKED_TIMEBASE_MASK 0x80000000
#define BCHP_XPT_MEMDMA_MCPB_GPC3_CTRL_FREE_RUN_OR_LOCKED_TIMEBASE_SHIFT 31
#define BCHP_XPT_MEMDMA_MCPB_GPC3_CTRL_FREE_RUN_OR_LOCKED_TIMEBASE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: GPC3_CTRL :: TIMEBASE_SEL [30:26] */
#define BCHP_XPT_MEMDMA_MCPB_GPC3_CTRL_TIMEBASE_SEL_MASK           0x7c000000
#define BCHP_XPT_MEMDMA_MCPB_GPC3_CTRL_TIMEBASE_SEL_SHIFT          26
#define BCHP_XPT_MEMDMA_MCPB_GPC3_CTRL_TIMEBASE_SEL_DEFAULT        0x00000000

/* XPT_MEMDMA_MCPB :: GPC3_CTRL :: PACING_SPEED [25:23] */
#define BCHP_XPT_MEMDMA_MCPB_GPC3_CTRL_PACING_SPEED_MASK           0x03800000
#define BCHP_XPT_MEMDMA_MCPB_GPC3_CTRL_PACING_SPEED_SHIFT          23
#define BCHP_XPT_MEMDMA_MCPB_GPC3_CTRL_PACING_SPEED_DEFAULT        0x00000000

/* XPT_MEMDMA_MCPB :: GPC3_CTRL :: COUNTER_MODE [22:22] */
#define BCHP_XPT_MEMDMA_MCPB_GPC3_CTRL_COUNTER_MODE_MASK           0x00400000
#define BCHP_XPT_MEMDMA_MCPB_GPC3_CTRL_COUNTER_MODE_SHIFT          22
#define BCHP_XPT_MEMDMA_MCPB_GPC3_CTRL_COUNTER_MODE_DEFAULT        0x00000000

/* XPT_MEMDMA_MCPB :: GPC3_CTRL :: SKIP_REPEAT_MODE [21:21] */
#define BCHP_XPT_MEMDMA_MCPB_GPC3_CTRL_SKIP_REPEAT_MODE_MASK       0x00200000
#define BCHP_XPT_MEMDMA_MCPB_GPC3_CTRL_SKIP_REPEAT_MODE_SHIFT      21
#define BCHP_XPT_MEMDMA_MCPB_GPC3_CTRL_SKIP_REPEAT_MODE_DEFAULT    0x00000000

/* XPT_MEMDMA_MCPB :: GPC3_CTRL :: SKIP_REPEAT_EN [20:20] */
#define BCHP_XPT_MEMDMA_MCPB_GPC3_CTRL_SKIP_REPEAT_EN_MASK         0x00100000
#define BCHP_XPT_MEMDMA_MCPB_GPC3_CTRL_SKIP_REPEAT_EN_SHIFT        20
#define BCHP_XPT_MEMDMA_MCPB_GPC3_CTRL_SKIP_REPEAT_EN_DEFAULT      0x00000000

/* XPT_MEMDMA_MCPB :: GPC3_CTRL :: SKIP_REPEAT_COUNT [19:00] */
#define BCHP_XPT_MEMDMA_MCPB_GPC3_CTRL_SKIP_REPEAT_COUNT_MASK      0x000fffff
#define BCHP_XPT_MEMDMA_MCPB_GPC3_CTRL_SKIP_REPEAT_COUNT_SHIFT     0
#define BCHP_XPT_MEMDMA_MCPB_GPC3_CTRL_SKIP_REPEAT_COUNT_DEFAULT   0x00000000

/***************************************************************************
 *GPC3_CURR_COUNTER_VAL - MCPB GPC3 Current counter value
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: GPC3_CURR_COUNTER_VAL :: COUNTER [31:00] */
#define BCHP_XPT_MEMDMA_MCPB_GPC3_CURR_COUNTER_VAL_COUNTER_MASK    0xffffffff
#define BCHP_XPT_MEMDMA_MCPB_GPC3_CURR_COUNTER_VAL_COUNTER_SHIFT   0
#define BCHP_XPT_MEMDMA_MCPB_GPC3_CURR_COUNTER_VAL_COUNTER_DEFAULT 0x00000000

/***************************************************************************
 *GPC3_PAUSE_0_31 - MCPB GPC3 Current pause value
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: GPC3_PAUSE_0_31 :: GPC_PAUSE [31:00] */
#define BCHP_XPT_MEMDMA_MCPB_GPC3_PAUSE_0_31_GPC_PAUSE_MASK        0xffffffff
#define BCHP_XPT_MEMDMA_MCPB_GPC3_PAUSE_0_31_GPC_PAUSE_SHIFT       0
#define BCHP_XPT_MEMDMA_MCPB_GPC3_PAUSE_0_31_GPC_PAUSE_DEFAULT     0x00000000

/***************************************************************************
 *GPC4_CTRL - MCPB GPC4 Control information
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: GPC4_CTRL :: FREE_RUN_OR_LOCKED_TIMEBASE [31:31] */
#define BCHP_XPT_MEMDMA_MCPB_GPC4_CTRL_FREE_RUN_OR_LOCKED_TIMEBASE_MASK 0x80000000
#define BCHP_XPT_MEMDMA_MCPB_GPC4_CTRL_FREE_RUN_OR_LOCKED_TIMEBASE_SHIFT 31
#define BCHP_XPT_MEMDMA_MCPB_GPC4_CTRL_FREE_RUN_OR_LOCKED_TIMEBASE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: GPC4_CTRL :: TIMEBASE_SEL [30:26] */
#define BCHP_XPT_MEMDMA_MCPB_GPC4_CTRL_TIMEBASE_SEL_MASK           0x7c000000
#define BCHP_XPT_MEMDMA_MCPB_GPC4_CTRL_TIMEBASE_SEL_SHIFT          26
#define BCHP_XPT_MEMDMA_MCPB_GPC4_CTRL_TIMEBASE_SEL_DEFAULT        0x00000000

/* XPT_MEMDMA_MCPB :: GPC4_CTRL :: PACING_SPEED [25:23] */
#define BCHP_XPT_MEMDMA_MCPB_GPC4_CTRL_PACING_SPEED_MASK           0x03800000
#define BCHP_XPT_MEMDMA_MCPB_GPC4_CTRL_PACING_SPEED_SHIFT          23
#define BCHP_XPT_MEMDMA_MCPB_GPC4_CTRL_PACING_SPEED_DEFAULT        0x00000000

/* XPT_MEMDMA_MCPB :: GPC4_CTRL :: COUNTER_MODE [22:22] */
#define BCHP_XPT_MEMDMA_MCPB_GPC4_CTRL_COUNTER_MODE_MASK           0x00400000
#define BCHP_XPT_MEMDMA_MCPB_GPC4_CTRL_COUNTER_MODE_SHIFT          22
#define BCHP_XPT_MEMDMA_MCPB_GPC4_CTRL_COUNTER_MODE_DEFAULT        0x00000000

/* XPT_MEMDMA_MCPB :: GPC4_CTRL :: SKIP_REPEAT_MODE [21:21] */
#define BCHP_XPT_MEMDMA_MCPB_GPC4_CTRL_SKIP_REPEAT_MODE_MASK       0x00200000
#define BCHP_XPT_MEMDMA_MCPB_GPC4_CTRL_SKIP_REPEAT_MODE_SHIFT      21
#define BCHP_XPT_MEMDMA_MCPB_GPC4_CTRL_SKIP_REPEAT_MODE_DEFAULT    0x00000000

/* XPT_MEMDMA_MCPB :: GPC4_CTRL :: SKIP_REPEAT_EN [20:20] */
#define BCHP_XPT_MEMDMA_MCPB_GPC4_CTRL_SKIP_REPEAT_EN_MASK         0x00100000
#define BCHP_XPT_MEMDMA_MCPB_GPC4_CTRL_SKIP_REPEAT_EN_SHIFT        20
#define BCHP_XPT_MEMDMA_MCPB_GPC4_CTRL_SKIP_REPEAT_EN_DEFAULT      0x00000000

/* XPT_MEMDMA_MCPB :: GPC4_CTRL :: SKIP_REPEAT_COUNT [19:00] */
#define BCHP_XPT_MEMDMA_MCPB_GPC4_CTRL_SKIP_REPEAT_COUNT_MASK      0x000fffff
#define BCHP_XPT_MEMDMA_MCPB_GPC4_CTRL_SKIP_REPEAT_COUNT_SHIFT     0
#define BCHP_XPT_MEMDMA_MCPB_GPC4_CTRL_SKIP_REPEAT_COUNT_DEFAULT   0x00000000

/***************************************************************************
 *GPC4_CURR_COUNTER_VAL - MCPB GPC4 Current counter value
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: GPC4_CURR_COUNTER_VAL :: COUNTER [31:00] */
#define BCHP_XPT_MEMDMA_MCPB_GPC4_CURR_COUNTER_VAL_COUNTER_MASK    0xffffffff
#define BCHP_XPT_MEMDMA_MCPB_GPC4_CURR_COUNTER_VAL_COUNTER_SHIFT   0
#define BCHP_XPT_MEMDMA_MCPB_GPC4_CURR_COUNTER_VAL_COUNTER_DEFAULT 0x00000000

/***************************************************************************
 *GPC4_PAUSE_0_31 - MCPB GPC4 Current pause value
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: GPC4_PAUSE_0_31 :: GPC_PAUSE [31:00] */
#define BCHP_XPT_MEMDMA_MCPB_GPC4_PAUSE_0_31_GPC_PAUSE_MASK        0xffffffff
#define BCHP_XPT_MEMDMA_MCPB_GPC4_PAUSE_0_31_GPC_PAUSE_SHIFT       0
#define BCHP_XPT_MEMDMA_MCPB_GPC4_PAUSE_0_31_GPC_PAUSE_DEFAULT     0x00000000

/***************************************************************************
 *GPC5_CTRL - MCPB GPC5 Control information
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: GPC5_CTRL :: FREE_RUN_OR_LOCKED_TIMEBASE [31:31] */
#define BCHP_XPT_MEMDMA_MCPB_GPC5_CTRL_FREE_RUN_OR_LOCKED_TIMEBASE_MASK 0x80000000
#define BCHP_XPT_MEMDMA_MCPB_GPC5_CTRL_FREE_RUN_OR_LOCKED_TIMEBASE_SHIFT 31
#define BCHP_XPT_MEMDMA_MCPB_GPC5_CTRL_FREE_RUN_OR_LOCKED_TIMEBASE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: GPC5_CTRL :: TIMEBASE_SEL [30:26] */
#define BCHP_XPT_MEMDMA_MCPB_GPC5_CTRL_TIMEBASE_SEL_MASK           0x7c000000
#define BCHP_XPT_MEMDMA_MCPB_GPC5_CTRL_TIMEBASE_SEL_SHIFT          26
#define BCHP_XPT_MEMDMA_MCPB_GPC5_CTRL_TIMEBASE_SEL_DEFAULT        0x00000000

/* XPT_MEMDMA_MCPB :: GPC5_CTRL :: PACING_SPEED [25:23] */
#define BCHP_XPT_MEMDMA_MCPB_GPC5_CTRL_PACING_SPEED_MASK           0x03800000
#define BCHP_XPT_MEMDMA_MCPB_GPC5_CTRL_PACING_SPEED_SHIFT          23
#define BCHP_XPT_MEMDMA_MCPB_GPC5_CTRL_PACING_SPEED_DEFAULT        0x00000000

/* XPT_MEMDMA_MCPB :: GPC5_CTRL :: COUNTER_MODE [22:22] */
#define BCHP_XPT_MEMDMA_MCPB_GPC5_CTRL_COUNTER_MODE_MASK           0x00400000
#define BCHP_XPT_MEMDMA_MCPB_GPC5_CTRL_COUNTER_MODE_SHIFT          22
#define BCHP_XPT_MEMDMA_MCPB_GPC5_CTRL_COUNTER_MODE_DEFAULT        0x00000000

/* XPT_MEMDMA_MCPB :: GPC5_CTRL :: SKIP_REPEAT_MODE [21:21] */
#define BCHP_XPT_MEMDMA_MCPB_GPC5_CTRL_SKIP_REPEAT_MODE_MASK       0x00200000
#define BCHP_XPT_MEMDMA_MCPB_GPC5_CTRL_SKIP_REPEAT_MODE_SHIFT      21
#define BCHP_XPT_MEMDMA_MCPB_GPC5_CTRL_SKIP_REPEAT_MODE_DEFAULT    0x00000000

/* XPT_MEMDMA_MCPB :: GPC5_CTRL :: SKIP_REPEAT_EN [20:20] */
#define BCHP_XPT_MEMDMA_MCPB_GPC5_CTRL_SKIP_REPEAT_EN_MASK         0x00100000
#define BCHP_XPT_MEMDMA_MCPB_GPC5_CTRL_SKIP_REPEAT_EN_SHIFT        20
#define BCHP_XPT_MEMDMA_MCPB_GPC5_CTRL_SKIP_REPEAT_EN_DEFAULT      0x00000000

/* XPT_MEMDMA_MCPB :: GPC5_CTRL :: SKIP_REPEAT_COUNT [19:00] */
#define BCHP_XPT_MEMDMA_MCPB_GPC5_CTRL_SKIP_REPEAT_COUNT_MASK      0x000fffff
#define BCHP_XPT_MEMDMA_MCPB_GPC5_CTRL_SKIP_REPEAT_COUNT_SHIFT     0
#define BCHP_XPT_MEMDMA_MCPB_GPC5_CTRL_SKIP_REPEAT_COUNT_DEFAULT   0x00000000

/***************************************************************************
 *GPC5_CURR_COUNTER_VAL - MCPB GPC5 Current counter value
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: GPC5_CURR_COUNTER_VAL :: COUNTER [31:00] */
#define BCHP_XPT_MEMDMA_MCPB_GPC5_CURR_COUNTER_VAL_COUNTER_MASK    0xffffffff
#define BCHP_XPT_MEMDMA_MCPB_GPC5_CURR_COUNTER_VAL_COUNTER_SHIFT   0
#define BCHP_XPT_MEMDMA_MCPB_GPC5_CURR_COUNTER_VAL_COUNTER_DEFAULT 0x00000000

/***************************************************************************
 *GPC5_PAUSE_0_31 - MCPB GPC5 Current pause value
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: GPC5_PAUSE_0_31 :: GPC_PAUSE [31:00] */
#define BCHP_XPT_MEMDMA_MCPB_GPC5_PAUSE_0_31_GPC_PAUSE_MASK        0xffffffff
#define BCHP_XPT_MEMDMA_MCPB_GPC5_PAUSE_0_31_GPC_PAUSE_SHIFT       0
#define BCHP_XPT_MEMDMA_MCPB_GPC5_PAUSE_0_31_GPC_PAUSE_DEFAULT     0x00000000

/***************************************************************************
 *GPC6_CTRL - MCPB GPC6 Control information
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: GPC6_CTRL :: FREE_RUN_OR_LOCKED_TIMEBASE [31:31] */
#define BCHP_XPT_MEMDMA_MCPB_GPC6_CTRL_FREE_RUN_OR_LOCKED_TIMEBASE_MASK 0x80000000
#define BCHP_XPT_MEMDMA_MCPB_GPC6_CTRL_FREE_RUN_OR_LOCKED_TIMEBASE_SHIFT 31
#define BCHP_XPT_MEMDMA_MCPB_GPC6_CTRL_FREE_RUN_OR_LOCKED_TIMEBASE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: GPC6_CTRL :: TIMEBASE_SEL [30:26] */
#define BCHP_XPT_MEMDMA_MCPB_GPC6_CTRL_TIMEBASE_SEL_MASK           0x7c000000
#define BCHP_XPT_MEMDMA_MCPB_GPC6_CTRL_TIMEBASE_SEL_SHIFT          26
#define BCHP_XPT_MEMDMA_MCPB_GPC6_CTRL_TIMEBASE_SEL_DEFAULT        0x00000000

/* XPT_MEMDMA_MCPB :: GPC6_CTRL :: PACING_SPEED [25:23] */
#define BCHP_XPT_MEMDMA_MCPB_GPC6_CTRL_PACING_SPEED_MASK           0x03800000
#define BCHP_XPT_MEMDMA_MCPB_GPC6_CTRL_PACING_SPEED_SHIFT          23
#define BCHP_XPT_MEMDMA_MCPB_GPC6_CTRL_PACING_SPEED_DEFAULT        0x00000000

/* XPT_MEMDMA_MCPB :: GPC6_CTRL :: COUNTER_MODE [22:22] */
#define BCHP_XPT_MEMDMA_MCPB_GPC6_CTRL_COUNTER_MODE_MASK           0x00400000
#define BCHP_XPT_MEMDMA_MCPB_GPC6_CTRL_COUNTER_MODE_SHIFT          22
#define BCHP_XPT_MEMDMA_MCPB_GPC6_CTRL_COUNTER_MODE_DEFAULT        0x00000000

/* XPT_MEMDMA_MCPB :: GPC6_CTRL :: SKIP_REPEAT_MODE [21:21] */
#define BCHP_XPT_MEMDMA_MCPB_GPC6_CTRL_SKIP_REPEAT_MODE_MASK       0x00200000
#define BCHP_XPT_MEMDMA_MCPB_GPC6_CTRL_SKIP_REPEAT_MODE_SHIFT      21
#define BCHP_XPT_MEMDMA_MCPB_GPC6_CTRL_SKIP_REPEAT_MODE_DEFAULT    0x00000000

/* XPT_MEMDMA_MCPB :: GPC6_CTRL :: SKIP_REPEAT_EN [20:20] */
#define BCHP_XPT_MEMDMA_MCPB_GPC6_CTRL_SKIP_REPEAT_EN_MASK         0x00100000
#define BCHP_XPT_MEMDMA_MCPB_GPC6_CTRL_SKIP_REPEAT_EN_SHIFT        20
#define BCHP_XPT_MEMDMA_MCPB_GPC6_CTRL_SKIP_REPEAT_EN_DEFAULT      0x00000000

/* XPT_MEMDMA_MCPB :: GPC6_CTRL :: SKIP_REPEAT_COUNT [19:00] */
#define BCHP_XPT_MEMDMA_MCPB_GPC6_CTRL_SKIP_REPEAT_COUNT_MASK      0x000fffff
#define BCHP_XPT_MEMDMA_MCPB_GPC6_CTRL_SKIP_REPEAT_COUNT_SHIFT     0
#define BCHP_XPT_MEMDMA_MCPB_GPC6_CTRL_SKIP_REPEAT_COUNT_DEFAULT   0x00000000

/***************************************************************************
 *GPC6_CURR_COUNTER_VAL - MCPB GPC6 Current counter value
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: GPC6_CURR_COUNTER_VAL :: COUNTER [31:00] */
#define BCHP_XPT_MEMDMA_MCPB_GPC6_CURR_COUNTER_VAL_COUNTER_MASK    0xffffffff
#define BCHP_XPT_MEMDMA_MCPB_GPC6_CURR_COUNTER_VAL_COUNTER_SHIFT   0
#define BCHP_XPT_MEMDMA_MCPB_GPC6_CURR_COUNTER_VAL_COUNTER_DEFAULT 0x00000000

/***************************************************************************
 *GPC6_PAUSE_0_31 - MCPB GPC6 Current pause value
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: GPC6_PAUSE_0_31 :: GPC_PAUSE [31:00] */
#define BCHP_XPT_MEMDMA_MCPB_GPC6_PAUSE_0_31_GPC_PAUSE_MASK        0xffffffff
#define BCHP_XPT_MEMDMA_MCPB_GPC6_PAUSE_0_31_GPC_PAUSE_SHIFT       0
#define BCHP_XPT_MEMDMA_MCPB_GPC6_PAUSE_0_31_GPC_PAUSE_DEFAULT     0x00000000

/***************************************************************************
 *GPC7_CTRL - MCPB GPC7 Control information
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: GPC7_CTRL :: FREE_RUN_OR_LOCKED_TIMEBASE [31:31] */
#define BCHP_XPT_MEMDMA_MCPB_GPC7_CTRL_FREE_RUN_OR_LOCKED_TIMEBASE_MASK 0x80000000
#define BCHP_XPT_MEMDMA_MCPB_GPC7_CTRL_FREE_RUN_OR_LOCKED_TIMEBASE_SHIFT 31
#define BCHP_XPT_MEMDMA_MCPB_GPC7_CTRL_FREE_RUN_OR_LOCKED_TIMEBASE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: GPC7_CTRL :: TIMEBASE_SEL [30:26] */
#define BCHP_XPT_MEMDMA_MCPB_GPC7_CTRL_TIMEBASE_SEL_MASK           0x7c000000
#define BCHP_XPT_MEMDMA_MCPB_GPC7_CTRL_TIMEBASE_SEL_SHIFT          26
#define BCHP_XPT_MEMDMA_MCPB_GPC7_CTRL_TIMEBASE_SEL_DEFAULT        0x00000000

/* XPT_MEMDMA_MCPB :: GPC7_CTRL :: PACING_SPEED [25:23] */
#define BCHP_XPT_MEMDMA_MCPB_GPC7_CTRL_PACING_SPEED_MASK           0x03800000
#define BCHP_XPT_MEMDMA_MCPB_GPC7_CTRL_PACING_SPEED_SHIFT          23
#define BCHP_XPT_MEMDMA_MCPB_GPC7_CTRL_PACING_SPEED_DEFAULT        0x00000000

/* XPT_MEMDMA_MCPB :: GPC7_CTRL :: COUNTER_MODE [22:22] */
#define BCHP_XPT_MEMDMA_MCPB_GPC7_CTRL_COUNTER_MODE_MASK           0x00400000
#define BCHP_XPT_MEMDMA_MCPB_GPC7_CTRL_COUNTER_MODE_SHIFT          22
#define BCHP_XPT_MEMDMA_MCPB_GPC7_CTRL_COUNTER_MODE_DEFAULT        0x00000000

/* XPT_MEMDMA_MCPB :: GPC7_CTRL :: SKIP_REPEAT_MODE [21:21] */
#define BCHP_XPT_MEMDMA_MCPB_GPC7_CTRL_SKIP_REPEAT_MODE_MASK       0x00200000
#define BCHP_XPT_MEMDMA_MCPB_GPC7_CTRL_SKIP_REPEAT_MODE_SHIFT      21
#define BCHP_XPT_MEMDMA_MCPB_GPC7_CTRL_SKIP_REPEAT_MODE_DEFAULT    0x00000000

/* XPT_MEMDMA_MCPB :: GPC7_CTRL :: SKIP_REPEAT_EN [20:20] */
#define BCHP_XPT_MEMDMA_MCPB_GPC7_CTRL_SKIP_REPEAT_EN_MASK         0x00100000
#define BCHP_XPT_MEMDMA_MCPB_GPC7_CTRL_SKIP_REPEAT_EN_SHIFT        20
#define BCHP_XPT_MEMDMA_MCPB_GPC7_CTRL_SKIP_REPEAT_EN_DEFAULT      0x00000000

/* XPT_MEMDMA_MCPB :: GPC7_CTRL :: SKIP_REPEAT_COUNT [19:00] */
#define BCHP_XPT_MEMDMA_MCPB_GPC7_CTRL_SKIP_REPEAT_COUNT_MASK      0x000fffff
#define BCHP_XPT_MEMDMA_MCPB_GPC7_CTRL_SKIP_REPEAT_COUNT_SHIFT     0
#define BCHP_XPT_MEMDMA_MCPB_GPC7_CTRL_SKIP_REPEAT_COUNT_DEFAULT   0x00000000

/***************************************************************************
 *GPC7_CURR_COUNTER_VAL - MCPB GPC7 Current counter value
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: GPC7_CURR_COUNTER_VAL :: COUNTER [31:00] */
#define BCHP_XPT_MEMDMA_MCPB_GPC7_CURR_COUNTER_VAL_COUNTER_MASK    0xffffffff
#define BCHP_XPT_MEMDMA_MCPB_GPC7_CURR_COUNTER_VAL_COUNTER_SHIFT   0
#define BCHP_XPT_MEMDMA_MCPB_GPC7_CURR_COUNTER_VAL_COUNTER_DEFAULT 0x00000000

/***************************************************************************
 *GPC7_PAUSE_0_31 - MCPB GPC7 Current pause value
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: GPC7_PAUSE_0_31 :: GPC_PAUSE [31:00] */
#define BCHP_XPT_MEMDMA_MCPB_GPC7_PAUSE_0_31_GPC_PAUSE_MASK        0xffffffff
#define BCHP_XPT_MEMDMA_MCPB_GPC7_PAUSE_0_31_GPC_PAUSE_SHIFT       0
#define BCHP_XPT_MEMDMA_MCPB_GPC7_PAUSE_0_31_GPC_PAUSE_DEFAULT     0x00000000

/***************************************************************************
 *GPC8_CTRL - MCPB GPC8 Control information
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: GPC8_CTRL :: FREE_RUN_OR_LOCKED_TIMEBASE [31:31] */
#define BCHP_XPT_MEMDMA_MCPB_GPC8_CTRL_FREE_RUN_OR_LOCKED_TIMEBASE_MASK 0x80000000
#define BCHP_XPT_MEMDMA_MCPB_GPC8_CTRL_FREE_RUN_OR_LOCKED_TIMEBASE_SHIFT 31
#define BCHP_XPT_MEMDMA_MCPB_GPC8_CTRL_FREE_RUN_OR_LOCKED_TIMEBASE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: GPC8_CTRL :: TIMEBASE_SEL [30:26] */
#define BCHP_XPT_MEMDMA_MCPB_GPC8_CTRL_TIMEBASE_SEL_MASK           0x7c000000
#define BCHP_XPT_MEMDMA_MCPB_GPC8_CTRL_TIMEBASE_SEL_SHIFT          26
#define BCHP_XPT_MEMDMA_MCPB_GPC8_CTRL_TIMEBASE_SEL_DEFAULT        0x00000000

/* XPT_MEMDMA_MCPB :: GPC8_CTRL :: PACING_SPEED [25:23] */
#define BCHP_XPT_MEMDMA_MCPB_GPC8_CTRL_PACING_SPEED_MASK           0x03800000
#define BCHP_XPT_MEMDMA_MCPB_GPC8_CTRL_PACING_SPEED_SHIFT          23
#define BCHP_XPT_MEMDMA_MCPB_GPC8_CTRL_PACING_SPEED_DEFAULT        0x00000000

/* XPT_MEMDMA_MCPB :: GPC8_CTRL :: COUNTER_MODE [22:22] */
#define BCHP_XPT_MEMDMA_MCPB_GPC8_CTRL_COUNTER_MODE_MASK           0x00400000
#define BCHP_XPT_MEMDMA_MCPB_GPC8_CTRL_COUNTER_MODE_SHIFT          22
#define BCHP_XPT_MEMDMA_MCPB_GPC8_CTRL_COUNTER_MODE_DEFAULT        0x00000000

/* XPT_MEMDMA_MCPB :: GPC8_CTRL :: SKIP_REPEAT_MODE [21:21] */
#define BCHP_XPT_MEMDMA_MCPB_GPC8_CTRL_SKIP_REPEAT_MODE_MASK       0x00200000
#define BCHP_XPT_MEMDMA_MCPB_GPC8_CTRL_SKIP_REPEAT_MODE_SHIFT      21
#define BCHP_XPT_MEMDMA_MCPB_GPC8_CTRL_SKIP_REPEAT_MODE_DEFAULT    0x00000000

/* XPT_MEMDMA_MCPB :: GPC8_CTRL :: SKIP_REPEAT_EN [20:20] */
#define BCHP_XPT_MEMDMA_MCPB_GPC8_CTRL_SKIP_REPEAT_EN_MASK         0x00100000
#define BCHP_XPT_MEMDMA_MCPB_GPC8_CTRL_SKIP_REPEAT_EN_SHIFT        20
#define BCHP_XPT_MEMDMA_MCPB_GPC8_CTRL_SKIP_REPEAT_EN_DEFAULT      0x00000000

/* XPT_MEMDMA_MCPB :: GPC8_CTRL :: SKIP_REPEAT_COUNT [19:00] */
#define BCHP_XPT_MEMDMA_MCPB_GPC8_CTRL_SKIP_REPEAT_COUNT_MASK      0x000fffff
#define BCHP_XPT_MEMDMA_MCPB_GPC8_CTRL_SKIP_REPEAT_COUNT_SHIFT     0
#define BCHP_XPT_MEMDMA_MCPB_GPC8_CTRL_SKIP_REPEAT_COUNT_DEFAULT   0x00000000

/***************************************************************************
 *GPC8_CURR_COUNTER_VAL - MCPB GPC8 Current counter value
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: GPC8_CURR_COUNTER_VAL :: COUNTER [31:00] */
#define BCHP_XPT_MEMDMA_MCPB_GPC8_CURR_COUNTER_VAL_COUNTER_MASK    0xffffffff
#define BCHP_XPT_MEMDMA_MCPB_GPC8_CURR_COUNTER_VAL_COUNTER_SHIFT   0
#define BCHP_XPT_MEMDMA_MCPB_GPC8_CURR_COUNTER_VAL_COUNTER_DEFAULT 0x00000000

/***************************************************************************
 *GPC8_PAUSE_0_31 - MCPB GPC8 Current pause value
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: GPC8_PAUSE_0_31 :: GPC_PAUSE [31:00] */
#define BCHP_XPT_MEMDMA_MCPB_GPC8_PAUSE_0_31_GPC_PAUSE_MASK        0xffffffff
#define BCHP_XPT_MEMDMA_MCPB_GPC8_PAUSE_0_31_GPC_PAUSE_SHIFT       0
#define BCHP_XPT_MEMDMA_MCPB_GPC8_PAUSE_0_31_GPC_PAUSE_DEFAULT     0x00000000

/***************************************************************************
 *GPC9_CTRL - MCPB GPC9 Control information
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: GPC9_CTRL :: FREE_RUN_OR_LOCKED_TIMEBASE [31:31] */
#define BCHP_XPT_MEMDMA_MCPB_GPC9_CTRL_FREE_RUN_OR_LOCKED_TIMEBASE_MASK 0x80000000
#define BCHP_XPT_MEMDMA_MCPB_GPC9_CTRL_FREE_RUN_OR_LOCKED_TIMEBASE_SHIFT 31
#define BCHP_XPT_MEMDMA_MCPB_GPC9_CTRL_FREE_RUN_OR_LOCKED_TIMEBASE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: GPC9_CTRL :: TIMEBASE_SEL [30:26] */
#define BCHP_XPT_MEMDMA_MCPB_GPC9_CTRL_TIMEBASE_SEL_MASK           0x7c000000
#define BCHP_XPT_MEMDMA_MCPB_GPC9_CTRL_TIMEBASE_SEL_SHIFT          26
#define BCHP_XPT_MEMDMA_MCPB_GPC9_CTRL_TIMEBASE_SEL_DEFAULT        0x00000000

/* XPT_MEMDMA_MCPB :: GPC9_CTRL :: PACING_SPEED [25:23] */
#define BCHP_XPT_MEMDMA_MCPB_GPC9_CTRL_PACING_SPEED_MASK           0x03800000
#define BCHP_XPT_MEMDMA_MCPB_GPC9_CTRL_PACING_SPEED_SHIFT          23
#define BCHP_XPT_MEMDMA_MCPB_GPC9_CTRL_PACING_SPEED_DEFAULT        0x00000000

/* XPT_MEMDMA_MCPB :: GPC9_CTRL :: COUNTER_MODE [22:22] */
#define BCHP_XPT_MEMDMA_MCPB_GPC9_CTRL_COUNTER_MODE_MASK           0x00400000
#define BCHP_XPT_MEMDMA_MCPB_GPC9_CTRL_COUNTER_MODE_SHIFT          22
#define BCHP_XPT_MEMDMA_MCPB_GPC9_CTRL_COUNTER_MODE_DEFAULT        0x00000000

/* XPT_MEMDMA_MCPB :: GPC9_CTRL :: SKIP_REPEAT_MODE [21:21] */
#define BCHP_XPT_MEMDMA_MCPB_GPC9_CTRL_SKIP_REPEAT_MODE_MASK       0x00200000
#define BCHP_XPT_MEMDMA_MCPB_GPC9_CTRL_SKIP_REPEAT_MODE_SHIFT      21
#define BCHP_XPT_MEMDMA_MCPB_GPC9_CTRL_SKIP_REPEAT_MODE_DEFAULT    0x00000000

/* XPT_MEMDMA_MCPB :: GPC9_CTRL :: SKIP_REPEAT_EN [20:20] */
#define BCHP_XPT_MEMDMA_MCPB_GPC9_CTRL_SKIP_REPEAT_EN_MASK         0x00100000
#define BCHP_XPT_MEMDMA_MCPB_GPC9_CTRL_SKIP_REPEAT_EN_SHIFT        20
#define BCHP_XPT_MEMDMA_MCPB_GPC9_CTRL_SKIP_REPEAT_EN_DEFAULT      0x00000000

/* XPT_MEMDMA_MCPB :: GPC9_CTRL :: SKIP_REPEAT_COUNT [19:00] */
#define BCHP_XPT_MEMDMA_MCPB_GPC9_CTRL_SKIP_REPEAT_COUNT_MASK      0x000fffff
#define BCHP_XPT_MEMDMA_MCPB_GPC9_CTRL_SKIP_REPEAT_COUNT_SHIFT     0
#define BCHP_XPT_MEMDMA_MCPB_GPC9_CTRL_SKIP_REPEAT_COUNT_DEFAULT   0x00000000

/***************************************************************************
 *GPC9_CURR_COUNTER_VAL - MCPB GPC9 Current counter value
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: GPC9_CURR_COUNTER_VAL :: COUNTER [31:00] */
#define BCHP_XPT_MEMDMA_MCPB_GPC9_CURR_COUNTER_VAL_COUNTER_MASK    0xffffffff
#define BCHP_XPT_MEMDMA_MCPB_GPC9_CURR_COUNTER_VAL_COUNTER_SHIFT   0
#define BCHP_XPT_MEMDMA_MCPB_GPC9_CURR_COUNTER_VAL_COUNTER_DEFAULT 0x00000000

/***************************************************************************
 *GPC9_PAUSE_0_31 - MCPB GPC9 Current pause value
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: GPC9_PAUSE_0_31 :: GPC_PAUSE [31:00] */
#define BCHP_XPT_MEMDMA_MCPB_GPC9_PAUSE_0_31_GPC_PAUSE_MASK        0xffffffff
#define BCHP_XPT_MEMDMA_MCPB_GPC9_PAUSE_0_31_GPC_PAUSE_SHIFT       0
#define BCHP_XPT_MEMDMA_MCPB_GPC9_PAUSE_0_31_GPC_PAUSE_DEFAULT     0x00000000

/***************************************************************************
 *GPC10_CTRL - MCPB GPC10 Control information
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: GPC10_CTRL :: FREE_RUN_OR_LOCKED_TIMEBASE [31:31] */
#define BCHP_XPT_MEMDMA_MCPB_GPC10_CTRL_FREE_RUN_OR_LOCKED_TIMEBASE_MASK 0x80000000
#define BCHP_XPT_MEMDMA_MCPB_GPC10_CTRL_FREE_RUN_OR_LOCKED_TIMEBASE_SHIFT 31
#define BCHP_XPT_MEMDMA_MCPB_GPC10_CTRL_FREE_RUN_OR_LOCKED_TIMEBASE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: GPC10_CTRL :: TIMEBASE_SEL [30:26] */
#define BCHP_XPT_MEMDMA_MCPB_GPC10_CTRL_TIMEBASE_SEL_MASK          0x7c000000
#define BCHP_XPT_MEMDMA_MCPB_GPC10_CTRL_TIMEBASE_SEL_SHIFT         26
#define BCHP_XPT_MEMDMA_MCPB_GPC10_CTRL_TIMEBASE_SEL_DEFAULT       0x00000000

/* XPT_MEMDMA_MCPB :: GPC10_CTRL :: PACING_SPEED [25:23] */
#define BCHP_XPT_MEMDMA_MCPB_GPC10_CTRL_PACING_SPEED_MASK          0x03800000
#define BCHP_XPT_MEMDMA_MCPB_GPC10_CTRL_PACING_SPEED_SHIFT         23
#define BCHP_XPT_MEMDMA_MCPB_GPC10_CTRL_PACING_SPEED_DEFAULT       0x00000000

/* XPT_MEMDMA_MCPB :: GPC10_CTRL :: COUNTER_MODE [22:22] */
#define BCHP_XPT_MEMDMA_MCPB_GPC10_CTRL_COUNTER_MODE_MASK          0x00400000
#define BCHP_XPT_MEMDMA_MCPB_GPC10_CTRL_COUNTER_MODE_SHIFT         22
#define BCHP_XPT_MEMDMA_MCPB_GPC10_CTRL_COUNTER_MODE_DEFAULT       0x00000000

/* XPT_MEMDMA_MCPB :: GPC10_CTRL :: SKIP_REPEAT_MODE [21:21] */
#define BCHP_XPT_MEMDMA_MCPB_GPC10_CTRL_SKIP_REPEAT_MODE_MASK      0x00200000
#define BCHP_XPT_MEMDMA_MCPB_GPC10_CTRL_SKIP_REPEAT_MODE_SHIFT     21
#define BCHP_XPT_MEMDMA_MCPB_GPC10_CTRL_SKIP_REPEAT_MODE_DEFAULT   0x00000000

/* XPT_MEMDMA_MCPB :: GPC10_CTRL :: SKIP_REPEAT_EN [20:20] */
#define BCHP_XPT_MEMDMA_MCPB_GPC10_CTRL_SKIP_REPEAT_EN_MASK        0x00100000
#define BCHP_XPT_MEMDMA_MCPB_GPC10_CTRL_SKIP_REPEAT_EN_SHIFT       20
#define BCHP_XPT_MEMDMA_MCPB_GPC10_CTRL_SKIP_REPEAT_EN_DEFAULT     0x00000000

/* XPT_MEMDMA_MCPB :: GPC10_CTRL :: SKIP_REPEAT_COUNT [19:00] */
#define BCHP_XPT_MEMDMA_MCPB_GPC10_CTRL_SKIP_REPEAT_COUNT_MASK     0x000fffff
#define BCHP_XPT_MEMDMA_MCPB_GPC10_CTRL_SKIP_REPEAT_COUNT_SHIFT    0
#define BCHP_XPT_MEMDMA_MCPB_GPC10_CTRL_SKIP_REPEAT_COUNT_DEFAULT  0x00000000

/***************************************************************************
 *GPC10_CURR_COUNTER_VAL - MCPB GPC10 Current counter value
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: GPC10_CURR_COUNTER_VAL :: COUNTER [31:00] */
#define BCHP_XPT_MEMDMA_MCPB_GPC10_CURR_COUNTER_VAL_COUNTER_MASK   0xffffffff
#define BCHP_XPT_MEMDMA_MCPB_GPC10_CURR_COUNTER_VAL_COUNTER_SHIFT  0
#define BCHP_XPT_MEMDMA_MCPB_GPC10_CURR_COUNTER_VAL_COUNTER_DEFAULT 0x00000000

/***************************************************************************
 *GPC10_PAUSE_0_31 - MCPB GPC10 Current pause value
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: GPC10_PAUSE_0_31 :: GPC_PAUSE [31:00] */
#define BCHP_XPT_MEMDMA_MCPB_GPC10_PAUSE_0_31_GPC_PAUSE_MASK       0xffffffff
#define BCHP_XPT_MEMDMA_MCPB_GPC10_PAUSE_0_31_GPC_PAUSE_SHIFT      0
#define BCHP_XPT_MEMDMA_MCPB_GPC10_PAUSE_0_31_GPC_PAUSE_DEFAULT    0x00000000

/***************************************************************************
 *GPC11_CTRL - MCPB GPC11 Control information
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: GPC11_CTRL :: FREE_RUN_OR_LOCKED_TIMEBASE [31:31] */
#define BCHP_XPT_MEMDMA_MCPB_GPC11_CTRL_FREE_RUN_OR_LOCKED_TIMEBASE_MASK 0x80000000
#define BCHP_XPT_MEMDMA_MCPB_GPC11_CTRL_FREE_RUN_OR_LOCKED_TIMEBASE_SHIFT 31
#define BCHP_XPT_MEMDMA_MCPB_GPC11_CTRL_FREE_RUN_OR_LOCKED_TIMEBASE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: GPC11_CTRL :: TIMEBASE_SEL [30:26] */
#define BCHP_XPT_MEMDMA_MCPB_GPC11_CTRL_TIMEBASE_SEL_MASK          0x7c000000
#define BCHP_XPT_MEMDMA_MCPB_GPC11_CTRL_TIMEBASE_SEL_SHIFT         26
#define BCHP_XPT_MEMDMA_MCPB_GPC11_CTRL_TIMEBASE_SEL_DEFAULT       0x00000000

/* XPT_MEMDMA_MCPB :: GPC11_CTRL :: PACING_SPEED [25:23] */
#define BCHP_XPT_MEMDMA_MCPB_GPC11_CTRL_PACING_SPEED_MASK          0x03800000
#define BCHP_XPT_MEMDMA_MCPB_GPC11_CTRL_PACING_SPEED_SHIFT         23
#define BCHP_XPT_MEMDMA_MCPB_GPC11_CTRL_PACING_SPEED_DEFAULT       0x00000000

/* XPT_MEMDMA_MCPB :: GPC11_CTRL :: COUNTER_MODE [22:22] */
#define BCHP_XPT_MEMDMA_MCPB_GPC11_CTRL_COUNTER_MODE_MASK          0x00400000
#define BCHP_XPT_MEMDMA_MCPB_GPC11_CTRL_COUNTER_MODE_SHIFT         22
#define BCHP_XPT_MEMDMA_MCPB_GPC11_CTRL_COUNTER_MODE_DEFAULT       0x00000000

/* XPT_MEMDMA_MCPB :: GPC11_CTRL :: SKIP_REPEAT_MODE [21:21] */
#define BCHP_XPT_MEMDMA_MCPB_GPC11_CTRL_SKIP_REPEAT_MODE_MASK      0x00200000
#define BCHP_XPT_MEMDMA_MCPB_GPC11_CTRL_SKIP_REPEAT_MODE_SHIFT     21
#define BCHP_XPT_MEMDMA_MCPB_GPC11_CTRL_SKIP_REPEAT_MODE_DEFAULT   0x00000000

/* XPT_MEMDMA_MCPB :: GPC11_CTRL :: SKIP_REPEAT_EN [20:20] */
#define BCHP_XPT_MEMDMA_MCPB_GPC11_CTRL_SKIP_REPEAT_EN_MASK        0x00100000
#define BCHP_XPT_MEMDMA_MCPB_GPC11_CTRL_SKIP_REPEAT_EN_SHIFT       20
#define BCHP_XPT_MEMDMA_MCPB_GPC11_CTRL_SKIP_REPEAT_EN_DEFAULT     0x00000000

/* XPT_MEMDMA_MCPB :: GPC11_CTRL :: SKIP_REPEAT_COUNT [19:00] */
#define BCHP_XPT_MEMDMA_MCPB_GPC11_CTRL_SKIP_REPEAT_COUNT_MASK     0x000fffff
#define BCHP_XPT_MEMDMA_MCPB_GPC11_CTRL_SKIP_REPEAT_COUNT_SHIFT    0
#define BCHP_XPT_MEMDMA_MCPB_GPC11_CTRL_SKIP_REPEAT_COUNT_DEFAULT  0x00000000

/***************************************************************************
 *GPC11_CURR_COUNTER_VAL - MCPB GPC11 Current counter value
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: GPC11_CURR_COUNTER_VAL :: COUNTER [31:00] */
#define BCHP_XPT_MEMDMA_MCPB_GPC11_CURR_COUNTER_VAL_COUNTER_MASK   0xffffffff
#define BCHP_XPT_MEMDMA_MCPB_GPC11_CURR_COUNTER_VAL_COUNTER_SHIFT  0
#define BCHP_XPT_MEMDMA_MCPB_GPC11_CURR_COUNTER_VAL_COUNTER_DEFAULT 0x00000000

/***************************************************************************
 *GPC11_PAUSE_0_31 - MCPB GPC11 Current pause value
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: GPC11_PAUSE_0_31 :: GPC_PAUSE [31:00] */
#define BCHP_XPT_MEMDMA_MCPB_GPC11_PAUSE_0_31_GPC_PAUSE_MASK       0xffffffff
#define BCHP_XPT_MEMDMA_MCPB_GPC11_PAUSE_0_31_GPC_PAUSE_SHIFT      0
#define BCHP_XPT_MEMDMA_MCPB_GPC11_PAUSE_0_31_GPC_PAUSE_DEFAULT    0x00000000

/***************************************************************************
 *GPC12_CTRL - MCPB GPC12 Control information
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: GPC12_CTRL :: FREE_RUN_OR_LOCKED_TIMEBASE [31:31] */
#define BCHP_XPT_MEMDMA_MCPB_GPC12_CTRL_FREE_RUN_OR_LOCKED_TIMEBASE_MASK 0x80000000
#define BCHP_XPT_MEMDMA_MCPB_GPC12_CTRL_FREE_RUN_OR_LOCKED_TIMEBASE_SHIFT 31
#define BCHP_XPT_MEMDMA_MCPB_GPC12_CTRL_FREE_RUN_OR_LOCKED_TIMEBASE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: GPC12_CTRL :: TIMEBASE_SEL [30:26] */
#define BCHP_XPT_MEMDMA_MCPB_GPC12_CTRL_TIMEBASE_SEL_MASK          0x7c000000
#define BCHP_XPT_MEMDMA_MCPB_GPC12_CTRL_TIMEBASE_SEL_SHIFT         26
#define BCHP_XPT_MEMDMA_MCPB_GPC12_CTRL_TIMEBASE_SEL_DEFAULT       0x00000000

/* XPT_MEMDMA_MCPB :: GPC12_CTRL :: PACING_SPEED [25:23] */
#define BCHP_XPT_MEMDMA_MCPB_GPC12_CTRL_PACING_SPEED_MASK          0x03800000
#define BCHP_XPT_MEMDMA_MCPB_GPC12_CTRL_PACING_SPEED_SHIFT         23
#define BCHP_XPT_MEMDMA_MCPB_GPC12_CTRL_PACING_SPEED_DEFAULT       0x00000000

/* XPT_MEMDMA_MCPB :: GPC12_CTRL :: COUNTER_MODE [22:22] */
#define BCHP_XPT_MEMDMA_MCPB_GPC12_CTRL_COUNTER_MODE_MASK          0x00400000
#define BCHP_XPT_MEMDMA_MCPB_GPC12_CTRL_COUNTER_MODE_SHIFT         22
#define BCHP_XPT_MEMDMA_MCPB_GPC12_CTRL_COUNTER_MODE_DEFAULT       0x00000000

/* XPT_MEMDMA_MCPB :: GPC12_CTRL :: SKIP_REPEAT_MODE [21:21] */
#define BCHP_XPT_MEMDMA_MCPB_GPC12_CTRL_SKIP_REPEAT_MODE_MASK      0x00200000
#define BCHP_XPT_MEMDMA_MCPB_GPC12_CTRL_SKIP_REPEAT_MODE_SHIFT     21
#define BCHP_XPT_MEMDMA_MCPB_GPC12_CTRL_SKIP_REPEAT_MODE_DEFAULT   0x00000000

/* XPT_MEMDMA_MCPB :: GPC12_CTRL :: SKIP_REPEAT_EN [20:20] */
#define BCHP_XPT_MEMDMA_MCPB_GPC12_CTRL_SKIP_REPEAT_EN_MASK        0x00100000
#define BCHP_XPT_MEMDMA_MCPB_GPC12_CTRL_SKIP_REPEAT_EN_SHIFT       20
#define BCHP_XPT_MEMDMA_MCPB_GPC12_CTRL_SKIP_REPEAT_EN_DEFAULT     0x00000000

/* XPT_MEMDMA_MCPB :: GPC12_CTRL :: SKIP_REPEAT_COUNT [19:00] */
#define BCHP_XPT_MEMDMA_MCPB_GPC12_CTRL_SKIP_REPEAT_COUNT_MASK     0x000fffff
#define BCHP_XPT_MEMDMA_MCPB_GPC12_CTRL_SKIP_REPEAT_COUNT_SHIFT    0
#define BCHP_XPT_MEMDMA_MCPB_GPC12_CTRL_SKIP_REPEAT_COUNT_DEFAULT  0x00000000

/***************************************************************************
 *GPC12_CURR_COUNTER_VAL - MCPB GPC12 Current counter value
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: GPC12_CURR_COUNTER_VAL :: COUNTER [31:00] */
#define BCHP_XPT_MEMDMA_MCPB_GPC12_CURR_COUNTER_VAL_COUNTER_MASK   0xffffffff
#define BCHP_XPT_MEMDMA_MCPB_GPC12_CURR_COUNTER_VAL_COUNTER_SHIFT  0
#define BCHP_XPT_MEMDMA_MCPB_GPC12_CURR_COUNTER_VAL_COUNTER_DEFAULT 0x00000000

/***************************************************************************
 *GPC12_PAUSE_0_31 - MCPB GPC12 Current pause value
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: GPC12_PAUSE_0_31 :: GPC_PAUSE [31:00] */
#define BCHP_XPT_MEMDMA_MCPB_GPC12_PAUSE_0_31_GPC_PAUSE_MASK       0xffffffff
#define BCHP_XPT_MEMDMA_MCPB_GPC12_PAUSE_0_31_GPC_PAUSE_SHIFT      0
#define BCHP_XPT_MEMDMA_MCPB_GPC12_PAUSE_0_31_GPC_PAUSE_DEFAULT    0x00000000

/***************************************************************************
 *GPC13_CTRL - MCPB GPC13 Control information
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: GPC13_CTRL :: FREE_RUN_OR_LOCKED_TIMEBASE [31:31] */
#define BCHP_XPT_MEMDMA_MCPB_GPC13_CTRL_FREE_RUN_OR_LOCKED_TIMEBASE_MASK 0x80000000
#define BCHP_XPT_MEMDMA_MCPB_GPC13_CTRL_FREE_RUN_OR_LOCKED_TIMEBASE_SHIFT 31
#define BCHP_XPT_MEMDMA_MCPB_GPC13_CTRL_FREE_RUN_OR_LOCKED_TIMEBASE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: GPC13_CTRL :: TIMEBASE_SEL [30:26] */
#define BCHP_XPT_MEMDMA_MCPB_GPC13_CTRL_TIMEBASE_SEL_MASK          0x7c000000
#define BCHP_XPT_MEMDMA_MCPB_GPC13_CTRL_TIMEBASE_SEL_SHIFT         26
#define BCHP_XPT_MEMDMA_MCPB_GPC13_CTRL_TIMEBASE_SEL_DEFAULT       0x00000000

/* XPT_MEMDMA_MCPB :: GPC13_CTRL :: PACING_SPEED [25:23] */
#define BCHP_XPT_MEMDMA_MCPB_GPC13_CTRL_PACING_SPEED_MASK          0x03800000
#define BCHP_XPT_MEMDMA_MCPB_GPC13_CTRL_PACING_SPEED_SHIFT         23
#define BCHP_XPT_MEMDMA_MCPB_GPC13_CTRL_PACING_SPEED_DEFAULT       0x00000000

/* XPT_MEMDMA_MCPB :: GPC13_CTRL :: COUNTER_MODE [22:22] */
#define BCHP_XPT_MEMDMA_MCPB_GPC13_CTRL_COUNTER_MODE_MASK          0x00400000
#define BCHP_XPT_MEMDMA_MCPB_GPC13_CTRL_COUNTER_MODE_SHIFT         22
#define BCHP_XPT_MEMDMA_MCPB_GPC13_CTRL_COUNTER_MODE_DEFAULT       0x00000000

/* XPT_MEMDMA_MCPB :: GPC13_CTRL :: SKIP_REPEAT_MODE [21:21] */
#define BCHP_XPT_MEMDMA_MCPB_GPC13_CTRL_SKIP_REPEAT_MODE_MASK      0x00200000
#define BCHP_XPT_MEMDMA_MCPB_GPC13_CTRL_SKIP_REPEAT_MODE_SHIFT     21
#define BCHP_XPT_MEMDMA_MCPB_GPC13_CTRL_SKIP_REPEAT_MODE_DEFAULT   0x00000000

/* XPT_MEMDMA_MCPB :: GPC13_CTRL :: SKIP_REPEAT_EN [20:20] */
#define BCHP_XPT_MEMDMA_MCPB_GPC13_CTRL_SKIP_REPEAT_EN_MASK        0x00100000
#define BCHP_XPT_MEMDMA_MCPB_GPC13_CTRL_SKIP_REPEAT_EN_SHIFT       20
#define BCHP_XPT_MEMDMA_MCPB_GPC13_CTRL_SKIP_REPEAT_EN_DEFAULT     0x00000000

/* XPT_MEMDMA_MCPB :: GPC13_CTRL :: SKIP_REPEAT_COUNT [19:00] */
#define BCHP_XPT_MEMDMA_MCPB_GPC13_CTRL_SKIP_REPEAT_COUNT_MASK     0x000fffff
#define BCHP_XPT_MEMDMA_MCPB_GPC13_CTRL_SKIP_REPEAT_COUNT_SHIFT    0
#define BCHP_XPT_MEMDMA_MCPB_GPC13_CTRL_SKIP_REPEAT_COUNT_DEFAULT  0x00000000

/***************************************************************************
 *GPC13_CURR_COUNTER_VAL - MCPB GPC13 Current counter value
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: GPC13_CURR_COUNTER_VAL :: COUNTER [31:00] */
#define BCHP_XPT_MEMDMA_MCPB_GPC13_CURR_COUNTER_VAL_COUNTER_MASK   0xffffffff
#define BCHP_XPT_MEMDMA_MCPB_GPC13_CURR_COUNTER_VAL_COUNTER_SHIFT  0
#define BCHP_XPT_MEMDMA_MCPB_GPC13_CURR_COUNTER_VAL_COUNTER_DEFAULT 0x00000000

/***************************************************************************
 *GPC13_PAUSE_0_31 - MCPB GPC13 Current pause value
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: GPC13_PAUSE_0_31 :: GPC_PAUSE [31:00] */
#define BCHP_XPT_MEMDMA_MCPB_GPC13_PAUSE_0_31_GPC_PAUSE_MASK       0xffffffff
#define BCHP_XPT_MEMDMA_MCPB_GPC13_PAUSE_0_31_GPC_PAUSE_SHIFT      0
#define BCHP_XPT_MEMDMA_MCPB_GPC13_PAUSE_0_31_GPC_PAUSE_DEFAULT    0x00000000

/***************************************************************************
 *GPC14_CTRL - MCPB GPC14 Control information
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: GPC14_CTRL :: FREE_RUN_OR_LOCKED_TIMEBASE [31:31] */
#define BCHP_XPT_MEMDMA_MCPB_GPC14_CTRL_FREE_RUN_OR_LOCKED_TIMEBASE_MASK 0x80000000
#define BCHP_XPT_MEMDMA_MCPB_GPC14_CTRL_FREE_RUN_OR_LOCKED_TIMEBASE_SHIFT 31
#define BCHP_XPT_MEMDMA_MCPB_GPC14_CTRL_FREE_RUN_OR_LOCKED_TIMEBASE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: GPC14_CTRL :: TIMEBASE_SEL [30:26] */
#define BCHP_XPT_MEMDMA_MCPB_GPC14_CTRL_TIMEBASE_SEL_MASK          0x7c000000
#define BCHP_XPT_MEMDMA_MCPB_GPC14_CTRL_TIMEBASE_SEL_SHIFT         26
#define BCHP_XPT_MEMDMA_MCPB_GPC14_CTRL_TIMEBASE_SEL_DEFAULT       0x00000000

/* XPT_MEMDMA_MCPB :: GPC14_CTRL :: PACING_SPEED [25:23] */
#define BCHP_XPT_MEMDMA_MCPB_GPC14_CTRL_PACING_SPEED_MASK          0x03800000
#define BCHP_XPT_MEMDMA_MCPB_GPC14_CTRL_PACING_SPEED_SHIFT         23
#define BCHP_XPT_MEMDMA_MCPB_GPC14_CTRL_PACING_SPEED_DEFAULT       0x00000000

/* XPT_MEMDMA_MCPB :: GPC14_CTRL :: COUNTER_MODE [22:22] */
#define BCHP_XPT_MEMDMA_MCPB_GPC14_CTRL_COUNTER_MODE_MASK          0x00400000
#define BCHP_XPT_MEMDMA_MCPB_GPC14_CTRL_COUNTER_MODE_SHIFT         22
#define BCHP_XPT_MEMDMA_MCPB_GPC14_CTRL_COUNTER_MODE_DEFAULT       0x00000000

/* XPT_MEMDMA_MCPB :: GPC14_CTRL :: SKIP_REPEAT_MODE [21:21] */
#define BCHP_XPT_MEMDMA_MCPB_GPC14_CTRL_SKIP_REPEAT_MODE_MASK      0x00200000
#define BCHP_XPT_MEMDMA_MCPB_GPC14_CTRL_SKIP_REPEAT_MODE_SHIFT     21
#define BCHP_XPT_MEMDMA_MCPB_GPC14_CTRL_SKIP_REPEAT_MODE_DEFAULT   0x00000000

/* XPT_MEMDMA_MCPB :: GPC14_CTRL :: SKIP_REPEAT_EN [20:20] */
#define BCHP_XPT_MEMDMA_MCPB_GPC14_CTRL_SKIP_REPEAT_EN_MASK        0x00100000
#define BCHP_XPT_MEMDMA_MCPB_GPC14_CTRL_SKIP_REPEAT_EN_SHIFT       20
#define BCHP_XPT_MEMDMA_MCPB_GPC14_CTRL_SKIP_REPEAT_EN_DEFAULT     0x00000000

/* XPT_MEMDMA_MCPB :: GPC14_CTRL :: SKIP_REPEAT_COUNT [19:00] */
#define BCHP_XPT_MEMDMA_MCPB_GPC14_CTRL_SKIP_REPEAT_COUNT_MASK     0x000fffff
#define BCHP_XPT_MEMDMA_MCPB_GPC14_CTRL_SKIP_REPEAT_COUNT_SHIFT    0
#define BCHP_XPT_MEMDMA_MCPB_GPC14_CTRL_SKIP_REPEAT_COUNT_DEFAULT  0x00000000

/***************************************************************************
 *GPC14_CURR_COUNTER_VAL - MCPB GPC14 Current counter value
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: GPC14_CURR_COUNTER_VAL :: COUNTER [31:00] */
#define BCHP_XPT_MEMDMA_MCPB_GPC14_CURR_COUNTER_VAL_COUNTER_MASK   0xffffffff
#define BCHP_XPT_MEMDMA_MCPB_GPC14_CURR_COUNTER_VAL_COUNTER_SHIFT  0
#define BCHP_XPT_MEMDMA_MCPB_GPC14_CURR_COUNTER_VAL_COUNTER_DEFAULT 0x00000000

/***************************************************************************
 *GPC14_PAUSE_0_31 - MCPB GPC14 Current pause value
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: GPC14_PAUSE_0_31 :: GPC_PAUSE [31:00] */
#define BCHP_XPT_MEMDMA_MCPB_GPC14_PAUSE_0_31_GPC_PAUSE_MASK       0xffffffff
#define BCHP_XPT_MEMDMA_MCPB_GPC14_PAUSE_0_31_GPC_PAUSE_SHIFT      0
#define BCHP_XPT_MEMDMA_MCPB_GPC14_PAUSE_0_31_GPC_PAUSE_DEFAULT    0x00000000

/***************************************************************************
 *GPC15_CTRL - MCPB GPC15 Control information
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: GPC15_CTRL :: FREE_RUN_OR_LOCKED_TIMEBASE [31:31] */
#define BCHP_XPT_MEMDMA_MCPB_GPC15_CTRL_FREE_RUN_OR_LOCKED_TIMEBASE_MASK 0x80000000
#define BCHP_XPT_MEMDMA_MCPB_GPC15_CTRL_FREE_RUN_OR_LOCKED_TIMEBASE_SHIFT 31
#define BCHP_XPT_MEMDMA_MCPB_GPC15_CTRL_FREE_RUN_OR_LOCKED_TIMEBASE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: GPC15_CTRL :: TIMEBASE_SEL [30:26] */
#define BCHP_XPT_MEMDMA_MCPB_GPC15_CTRL_TIMEBASE_SEL_MASK          0x7c000000
#define BCHP_XPT_MEMDMA_MCPB_GPC15_CTRL_TIMEBASE_SEL_SHIFT         26
#define BCHP_XPT_MEMDMA_MCPB_GPC15_CTRL_TIMEBASE_SEL_DEFAULT       0x00000000

/* XPT_MEMDMA_MCPB :: GPC15_CTRL :: PACING_SPEED [25:23] */
#define BCHP_XPT_MEMDMA_MCPB_GPC15_CTRL_PACING_SPEED_MASK          0x03800000
#define BCHP_XPT_MEMDMA_MCPB_GPC15_CTRL_PACING_SPEED_SHIFT         23
#define BCHP_XPT_MEMDMA_MCPB_GPC15_CTRL_PACING_SPEED_DEFAULT       0x00000000

/* XPT_MEMDMA_MCPB :: GPC15_CTRL :: COUNTER_MODE [22:22] */
#define BCHP_XPT_MEMDMA_MCPB_GPC15_CTRL_COUNTER_MODE_MASK          0x00400000
#define BCHP_XPT_MEMDMA_MCPB_GPC15_CTRL_COUNTER_MODE_SHIFT         22
#define BCHP_XPT_MEMDMA_MCPB_GPC15_CTRL_COUNTER_MODE_DEFAULT       0x00000000

/* XPT_MEMDMA_MCPB :: GPC15_CTRL :: SKIP_REPEAT_MODE [21:21] */
#define BCHP_XPT_MEMDMA_MCPB_GPC15_CTRL_SKIP_REPEAT_MODE_MASK      0x00200000
#define BCHP_XPT_MEMDMA_MCPB_GPC15_CTRL_SKIP_REPEAT_MODE_SHIFT     21
#define BCHP_XPT_MEMDMA_MCPB_GPC15_CTRL_SKIP_REPEAT_MODE_DEFAULT   0x00000000

/* XPT_MEMDMA_MCPB :: GPC15_CTRL :: SKIP_REPEAT_EN [20:20] */
#define BCHP_XPT_MEMDMA_MCPB_GPC15_CTRL_SKIP_REPEAT_EN_MASK        0x00100000
#define BCHP_XPT_MEMDMA_MCPB_GPC15_CTRL_SKIP_REPEAT_EN_SHIFT       20
#define BCHP_XPT_MEMDMA_MCPB_GPC15_CTRL_SKIP_REPEAT_EN_DEFAULT     0x00000000

/* XPT_MEMDMA_MCPB :: GPC15_CTRL :: SKIP_REPEAT_COUNT [19:00] */
#define BCHP_XPT_MEMDMA_MCPB_GPC15_CTRL_SKIP_REPEAT_COUNT_MASK     0x000fffff
#define BCHP_XPT_MEMDMA_MCPB_GPC15_CTRL_SKIP_REPEAT_COUNT_SHIFT    0
#define BCHP_XPT_MEMDMA_MCPB_GPC15_CTRL_SKIP_REPEAT_COUNT_DEFAULT  0x00000000

/***************************************************************************
 *GPC15_CURR_COUNTER_VAL - MCPB GPC15 Current counter value
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: GPC15_CURR_COUNTER_VAL :: COUNTER [31:00] */
#define BCHP_XPT_MEMDMA_MCPB_GPC15_CURR_COUNTER_VAL_COUNTER_MASK   0xffffffff
#define BCHP_XPT_MEMDMA_MCPB_GPC15_CURR_COUNTER_VAL_COUNTER_SHIFT  0
#define BCHP_XPT_MEMDMA_MCPB_GPC15_CURR_COUNTER_VAL_COUNTER_DEFAULT 0x00000000

/***************************************************************************
 *GPC15_PAUSE_0_31 - MCPB GPC15 Current pause value
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: GPC15_PAUSE_0_31 :: GPC_PAUSE [31:00] */
#define BCHP_XPT_MEMDMA_MCPB_GPC15_PAUSE_0_31_GPC_PAUSE_MASK       0xffffffff
#define BCHP_XPT_MEMDMA_MCPB_GPC15_PAUSE_0_31_GPC_PAUSE_SHIFT      0
#define BCHP_XPT_MEMDMA_MCPB_GPC15_PAUSE_0_31_GPC_PAUSE_DEFAULT    0x00000000

/***************************************************************************
 *GPC16_CTRL - MCPB GPC16 Control information
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: GPC16_CTRL :: FREE_RUN_OR_LOCKED_TIMEBASE [31:31] */
#define BCHP_XPT_MEMDMA_MCPB_GPC16_CTRL_FREE_RUN_OR_LOCKED_TIMEBASE_MASK 0x80000000
#define BCHP_XPT_MEMDMA_MCPB_GPC16_CTRL_FREE_RUN_OR_LOCKED_TIMEBASE_SHIFT 31
#define BCHP_XPT_MEMDMA_MCPB_GPC16_CTRL_FREE_RUN_OR_LOCKED_TIMEBASE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: GPC16_CTRL :: TIMEBASE_SEL [30:26] */
#define BCHP_XPT_MEMDMA_MCPB_GPC16_CTRL_TIMEBASE_SEL_MASK          0x7c000000
#define BCHP_XPT_MEMDMA_MCPB_GPC16_CTRL_TIMEBASE_SEL_SHIFT         26
#define BCHP_XPT_MEMDMA_MCPB_GPC16_CTRL_TIMEBASE_SEL_DEFAULT       0x00000000

/* XPT_MEMDMA_MCPB :: GPC16_CTRL :: PACING_SPEED [25:23] */
#define BCHP_XPT_MEMDMA_MCPB_GPC16_CTRL_PACING_SPEED_MASK          0x03800000
#define BCHP_XPT_MEMDMA_MCPB_GPC16_CTRL_PACING_SPEED_SHIFT         23
#define BCHP_XPT_MEMDMA_MCPB_GPC16_CTRL_PACING_SPEED_DEFAULT       0x00000000

/* XPT_MEMDMA_MCPB :: GPC16_CTRL :: COUNTER_MODE [22:22] */
#define BCHP_XPT_MEMDMA_MCPB_GPC16_CTRL_COUNTER_MODE_MASK          0x00400000
#define BCHP_XPT_MEMDMA_MCPB_GPC16_CTRL_COUNTER_MODE_SHIFT         22
#define BCHP_XPT_MEMDMA_MCPB_GPC16_CTRL_COUNTER_MODE_DEFAULT       0x00000000

/* XPT_MEMDMA_MCPB :: GPC16_CTRL :: SKIP_REPEAT_MODE [21:21] */
#define BCHP_XPT_MEMDMA_MCPB_GPC16_CTRL_SKIP_REPEAT_MODE_MASK      0x00200000
#define BCHP_XPT_MEMDMA_MCPB_GPC16_CTRL_SKIP_REPEAT_MODE_SHIFT     21
#define BCHP_XPT_MEMDMA_MCPB_GPC16_CTRL_SKIP_REPEAT_MODE_DEFAULT   0x00000000

/* XPT_MEMDMA_MCPB :: GPC16_CTRL :: SKIP_REPEAT_EN [20:20] */
#define BCHP_XPT_MEMDMA_MCPB_GPC16_CTRL_SKIP_REPEAT_EN_MASK        0x00100000
#define BCHP_XPT_MEMDMA_MCPB_GPC16_CTRL_SKIP_REPEAT_EN_SHIFT       20
#define BCHP_XPT_MEMDMA_MCPB_GPC16_CTRL_SKIP_REPEAT_EN_DEFAULT     0x00000000

/* XPT_MEMDMA_MCPB :: GPC16_CTRL :: SKIP_REPEAT_COUNT [19:00] */
#define BCHP_XPT_MEMDMA_MCPB_GPC16_CTRL_SKIP_REPEAT_COUNT_MASK     0x000fffff
#define BCHP_XPT_MEMDMA_MCPB_GPC16_CTRL_SKIP_REPEAT_COUNT_SHIFT    0
#define BCHP_XPT_MEMDMA_MCPB_GPC16_CTRL_SKIP_REPEAT_COUNT_DEFAULT  0x00000000

/***************************************************************************
 *GPC16_CURR_COUNTER_VAL - MCPB GPC16 Current counter value
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: GPC16_CURR_COUNTER_VAL :: COUNTER [31:00] */
#define BCHP_XPT_MEMDMA_MCPB_GPC16_CURR_COUNTER_VAL_COUNTER_MASK   0xffffffff
#define BCHP_XPT_MEMDMA_MCPB_GPC16_CURR_COUNTER_VAL_COUNTER_SHIFT  0
#define BCHP_XPT_MEMDMA_MCPB_GPC16_CURR_COUNTER_VAL_COUNTER_DEFAULT 0x00000000

/***************************************************************************
 *GPC16_PAUSE_0_31 - MCPB GPC16 Current pause value
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: GPC16_PAUSE_0_31 :: GPC_PAUSE [31:00] */
#define BCHP_XPT_MEMDMA_MCPB_GPC16_PAUSE_0_31_GPC_PAUSE_MASK       0xffffffff
#define BCHP_XPT_MEMDMA_MCPB_GPC16_PAUSE_0_31_GPC_PAUSE_SHIFT      0
#define BCHP_XPT_MEMDMA_MCPB_GPC16_PAUSE_0_31_GPC_PAUSE_DEFAULT    0x00000000

/***************************************************************************
 *GPC17_CTRL - MCPB GPC17 Control information
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: GPC17_CTRL :: FREE_RUN_OR_LOCKED_TIMEBASE [31:31] */
#define BCHP_XPT_MEMDMA_MCPB_GPC17_CTRL_FREE_RUN_OR_LOCKED_TIMEBASE_MASK 0x80000000
#define BCHP_XPT_MEMDMA_MCPB_GPC17_CTRL_FREE_RUN_OR_LOCKED_TIMEBASE_SHIFT 31
#define BCHP_XPT_MEMDMA_MCPB_GPC17_CTRL_FREE_RUN_OR_LOCKED_TIMEBASE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: GPC17_CTRL :: TIMEBASE_SEL [30:26] */
#define BCHP_XPT_MEMDMA_MCPB_GPC17_CTRL_TIMEBASE_SEL_MASK          0x7c000000
#define BCHP_XPT_MEMDMA_MCPB_GPC17_CTRL_TIMEBASE_SEL_SHIFT         26
#define BCHP_XPT_MEMDMA_MCPB_GPC17_CTRL_TIMEBASE_SEL_DEFAULT       0x00000000

/* XPT_MEMDMA_MCPB :: GPC17_CTRL :: PACING_SPEED [25:23] */
#define BCHP_XPT_MEMDMA_MCPB_GPC17_CTRL_PACING_SPEED_MASK          0x03800000
#define BCHP_XPT_MEMDMA_MCPB_GPC17_CTRL_PACING_SPEED_SHIFT         23
#define BCHP_XPT_MEMDMA_MCPB_GPC17_CTRL_PACING_SPEED_DEFAULT       0x00000000

/* XPT_MEMDMA_MCPB :: GPC17_CTRL :: COUNTER_MODE [22:22] */
#define BCHP_XPT_MEMDMA_MCPB_GPC17_CTRL_COUNTER_MODE_MASK          0x00400000
#define BCHP_XPT_MEMDMA_MCPB_GPC17_CTRL_COUNTER_MODE_SHIFT         22
#define BCHP_XPT_MEMDMA_MCPB_GPC17_CTRL_COUNTER_MODE_DEFAULT       0x00000000

/* XPT_MEMDMA_MCPB :: GPC17_CTRL :: SKIP_REPEAT_MODE [21:21] */
#define BCHP_XPT_MEMDMA_MCPB_GPC17_CTRL_SKIP_REPEAT_MODE_MASK      0x00200000
#define BCHP_XPT_MEMDMA_MCPB_GPC17_CTRL_SKIP_REPEAT_MODE_SHIFT     21
#define BCHP_XPT_MEMDMA_MCPB_GPC17_CTRL_SKIP_REPEAT_MODE_DEFAULT   0x00000000

/* XPT_MEMDMA_MCPB :: GPC17_CTRL :: SKIP_REPEAT_EN [20:20] */
#define BCHP_XPT_MEMDMA_MCPB_GPC17_CTRL_SKIP_REPEAT_EN_MASK        0x00100000
#define BCHP_XPT_MEMDMA_MCPB_GPC17_CTRL_SKIP_REPEAT_EN_SHIFT       20
#define BCHP_XPT_MEMDMA_MCPB_GPC17_CTRL_SKIP_REPEAT_EN_DEFAULT     0x00000000

/* XPT_MEMDMA_MCPB :: GPC17_CTRL :: SKIP_REPEAT_COUNT [19:00] */
#define BCHP_XPT_MEMDMA_MCPB_GPC17_CTRL_SKIP_REPEAT_COUNT_MASK     0x000fffff
#define BCHP_XPT_MEMDMA_MCPB_GPC17_CTRL_SKIP_REPEAT_COUNT_SHIFT    0
#define BCHP_XPT_MEMDMA_MCPB_GPC17_CTRL_SKIP_REPEAT_COUNT_DEFAULT  0x00000000

/***************************************************************************
 *GPC17_CURR_COUNTER_VAL - MCPB GPC17 Current counter value
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: GPC17_CURR_COUNTER_VAL :: COUNTER [31:00] */
#define BCHP_XPT_MEMDMA_MCPB_GPC17_CURR_COUNTER_VAL_COUNTER_MASK   0xffffffff
#define BCHP_XPT_MEMDMA_MCPB_GPC17_CURR_COUNTER_VAL_COUNTER_SHIFT  0
#define BCHP_XPT_MEMDMA_MCPB_GPC17_CURR_COUNTER_VAL_COUNTER_DEFAULT 0x00000000

/***************************************************************************
 *GPC17_PAUSE_0_31 - MCPB GPC17 Current pause value
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: GPC17_PAUSE_0_31 :: GPC_PAUSE [31:00] */
#define BCHP_XPT_MEMDMA_MCPB_GPC17_PAUSE_0_31_GPC_PAUSE_MASK       0xffffffff
#define BCHP_XPT_MEMDMA_MCPB_GPC17_PAUSE_0_31_GPC_PAUSE_SHIFT      0
#define BCHP_XPT_MEMDMA_MCPB_GPC17_PAUSE_0_31_GPC_PAUSE_DEFAULT    0x00000000

/***************************************************************************
 *GPC18_CTRL - MCPB GPC18 Control information
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: GPC18_CTRL :: FREE_RUN_OR_LOCKED_TIMEBASE [31:31] */
#define BCHP_XPT_MEMDMA_MCPB_GPC18_CTRL_FREE_RUN_OR_LOCKED_TIMEBASE_MASK 0x80000000
#define BCHP_XPT_MEMDMA_MCPB_GPC18_CTRL_FREE_RUN_OR_LOCKED_TIMEBASE_SHIFT 31
#define BCHP_XPT_MEMDMA_MCPB_GPC18_CTRL_FREE_RUN_OR_LOCKED_TIMEBASE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: GPC18_CTRL :: TIMEBASE_SEL [30:26] */
#define BCHP_XPT_MEMDMA_MCPB_GPC18_CTRL_TIMEBASE_SEL_MASK          0x7c000000
#define BCHP_XPT_MEMDMA_MCPB_GPC18_CTRL_TIMEBASE_SEL_SHIFT         26
#define BCHP_XPT_MEMDMA_MCPB_GPC18_CTRL_TIMEBASE_SEL_DEFAULT       0x00000000

/* XPT_MEMDMA_MCPB :: GPC18_CTRL :: PACING_SPEED [25:23] */
#define BCHP_XPT_MEMDMA_MCPB_GPC18_CTRL_PACING_SPEED_MASK          0x03800000
#define BCHP_XPT_MEMDMA_MCPB_GPC18_CTRL_PACING_SPEED_SHIFT         23
#define BCHP_XPT_MEMDMA_MCPB_GPC18_CTRL_PACING_SPEED_DEFAULT       0x00000000

/* XPT_MEMDMA_MCPB :: GPC18_CTRL :: COUNTER_MODE [22:22] */
#define BCHP_XPT_MEMDMA_MCPB_GPC18_CTRL_COUNTER_MODE_MASK          0x00400000
#define BCHP_XPT_MEMDMA_MCPB_GPC18_CTRL_COUNTER_MODE_SHIFT         22
#define BCHP_XPT_MEMDMA_MCPB_GPC18_CTRL_COUNTER_MODE_DEFAULT       0x00000000

/* XPT_MEMDMA_MCPB :: GPC18_CTRL :: SKIP_REPEAT_MODE [21:21] */
#define BCHP_XPT_MEMDMA_MCPB_GPC18_CTRL_SKIP_REPEAT_MODE_MASK      0x00200000
#define BCHP_XPT_MEMDMA_MCPB_GPC18_CTRL_SKIP_REPEAT_MODE_SHIFT     21
#define BCHP_XPT_MEMDMA_MCPB_GPC18_CTRL_SKIP_REPEAT_MODE_DEFAULT   0x00000000

/* XPT_MEMDMA_MCPB :: GPC18_CTRL :: SKIP_REPEAT_EN [20:20] */
#define BCHP_XPT_MEMDMA_MCPB_GPC18_CTRL_SKIP_REPEAT_EN_MASK        0x00100000
#define BCHP_XPT_MEMDMA_MCPB_GPC18_CTRL_SKIP_REPEAT_EN_SHIFT       20
#define BCHP_XPT_MEMDMA_MCPB_GPC18_CTRL_SKIP_REPEAT_EN_DEFAULT     0x00000000

/* XPT_MEMDMA_MCPB :: GPC18_CTRL :: SKIP_REPEAT_COUNT [19:00] */
#define BCHP_XPT_MEMDMA_MCPB_GPC18_CTRL_SKIP_REPEAT_COUNT_MASK     0x000fffff
#define BCHP_XPT_MEMDMA_MCPB_GPC18_CTRL_SKIP_REPEAT_COUNT_SHIFT    0
#define BCHP_XPT_MEMDMA_MCPB_GPC18_CTRL_SKIP_REPEAT_COUNT_DEFAULT  0x00000000

/***************************************************************************
 *GPC18_CURR_COUNTER_VAL - MCPB GPC18 Current counter value
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: GPC18_CURR_COUNTER_VAL :: COUNTER [31:00] */
#define BCHP_XPT_MEMDMA_MCPB_GPC18_CURR_COUNTER_VAL_COUNTER_MASK   0xffffffff
#define BCHP_XPT_MEMDMA_MCPB_GPC18_CURR_COUNTER_VAL_COUNTER_SHIFT  0
#define BCHP_XPT_MEMDMA_MCPB_GPC18_CURR_COUNTER_VAL_COUNTER_DEFAULT 0x00000000

/***************************************************************************
 *GPC18_PAUSE_0_31 - MCPB GPC18 Current pause value
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: GPC18_PAUSE_0_31 :: GPC_PAUSE [31:00] */
#define BCHP_XPT_MEMDMA_MCPB_GPC18_PAUSE_0_31_GPC_PAUSE_MASK       0xffffffff
#define BCHP_XPT_MEMDMA_MCPB_GPC18_PAUSE_0_31_GPC_PAUSE_SHIFT      0
#define BCHP_XPT_MEMDMA_MCPB_GPC18_PAUSE_0_31_GPC_PAUSE_DEFAULT    0x00000000

/***************************************************************************
 *GPC19_CTRL - MCPB GPC19 Control information
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: GPC19_CTRL :: FREE_RUN_OR_LOCKED_TIMEBASE [31:31] */
#define BCHP_XPT_MEMDMA_MCPB_GPC19_CTRL_FREE_RUN_OR_LOCKED_TIMEBASE_MASK 0x80000000
#define BCHP_XPT_MEMDMA_MCPB_GPC19_CTRL_FREE_RUN_OR_LOCKED_TIMEBASE_SHIFT 31
#define BCHP_XPT_MEMDMA_MCPB_GPC19_CTRL_FREE_RUN_OR_LOCKED_TIMEBASE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: GPC19_CTRL :: TIMEBASE_SEL [30:26] */
#define BCHP_XPT_MEMDMA_MCPB_GPC19_CTRL_TIMEBASE_SEL_MASK          0x7c000000
#define BCHP_XPT_MEMDMA_MCPB_GPC19_CTRL_TIMEBASE_SEL_SHIFT         26
#define BCHP_XPT_MEMDMA_MCPB_GPC19_CTRL_TIMEBASE_SEL_DEFAULT       0x00000000

/* XPT_MEMDMA_MCPB :: GPC19_CTRL :: PACING_SPEED [25:23] */
#define BCHP_XPT_MEMDMA_MCPB_GPC19_CTRL_PACING_SPEED_MASK          0x03800000
#define BCHP_XPT_MEMDMA_MCPB_GPC19_CTRL_PACING_SPEED_SHIFT         23
#define BCHP_XPT_MEMDMA_MCPB_GPC19_CTRL_PACING_SPEED_DEFAULT       0x00000000

/* XPT_MEMDMA_MCPB :: GPC19_CTRL :: COUNTER_MODE [22:22] */
#define BCHP_XPT_MEMDMA_MCPB_GPC19_CTRL_COUNTER_MODE_MASK          0x00400000
#define BCHP_XPT_MEMDMA_MCPB_GPC19_CTRL_COUNTER_MODE_SHIFT         22
#define BCHP_XPT_MEMDMA_MCPB_GPC19_CTRL_COUNTER_MODE_DEFAULT       0x00000000

/* XPT_MEMDMA_MCPB :: GPC19_CTRL :: SKIP_REPEAT_MODE [21:21] */
#define BCHP_XPT_MEMDMA_MCPB_GPC19_CTRL_SKIP_REPEAT_MODE_MASK      0x00200000
#define BCHP_XPT_MEMDMA_MCPB_GPC19_CTRL_SKIP_REPEAT_MODE_SHIFT     21
#define BCHP_XPT_MEMDMA_MCPB_GPC19_CTRL_SKIP_REPEAT_MODE_DEFAULT   0x00000000

/* XPT_MEMDMA_MCPB :: GPC19_CTRL :: SKIP_REPEAT_EN [20:20] */
#define BCHP_XPT_MEMDMA_MCPB_GPC19_CTRL_SKIP_REPEAT_EN_MASK        0x00100000
#define BCHP_XPT_MEMDMA_MCPB_GPC19_CTRL_SKIP_REPEAT_EN_SHIFT       20
#define BCHP_XPT_MEMDMA_MCPB_GPC19_CTRL_SKIP_REPEAT_EN_DEFAULT     0x00000000

/* XPT_MEMDMA_MCPB :: GPC19_CTRL :: SKIP_REPEAT_COUNT [19:00] */
#define BCHP_XPT_MEMDMA_MCPB_GPC19_CTRL_SKIP_REPEAT_COUNT_MASK     0x000fffff
#define BCHP_XPT_MEMDMA_MCPB_GPC19_CTRL_SKIP_REPEAT_COUNT_SHIFT    0
#define BCHP_XPT_MEMDMA_MCPB_GPC19_CTRL_SKIP_REPEAT_COUNT_DEFAULT  0x00000000

/***************************************************************************
 *GPC19_CURR_COUNTER_VAL - MCPB GPC19 Current counter value
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: GPC19_CURR_COUNTER_VAL :: COUNTER [31:00] */
#define BCHP_XPT_MEMDMA_MCPB_GPC19_CURR_COUNTER_VAL_COUNTER_MASK   0xffffffff
#define BCHP_XPT_MEMDMA_MCPB_GPC19_CURR_COUNTER_VAL_COUNTER_SHIFT  0
#define BCHP_XPT_MEMDMA_MCPB_GPC19_CURR_COUNTER_VAL_COUNTER_DEFAULT 0x00000000

/***************************************************************************
 *GPC19_PAUSE_0_31 - MCPB GPC19 Current pause value
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: GPC19_PAUSE_0_31 :: GPC_PAUSE [31:00] */
#define BCHP_XPT_MEMDMA_MCPB_GPC19_PAUSE_0_31_GPC_PAUSE_MASK       0xffffffff
#define BCHP_XPT_MEMDMA_MCPB_GPC19_PAUSE_0_31_GPC_PAUSE_SHIFT      0
#define BCHP_XPT_MEMDMA_MCPB_GPC19_PAUSE_0_31_GPC_PAUSE_DEFAULT    0x00000000

/***************************************************************************
 *GPC20_CTRL - MCPB GPC20 Control information
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: GPC20_CTRL :: FREE_RUN_OR_LOCKED_TIMEBASE [31:31] */
#define BCHP_XPT_MEMDMA_MCPB_GPC20_CTRL_FREE_RUN_OR_LOCKED_TIMEBASE_MASK 0x80000000
#define BCHP_XPT_MEMDMA_MCPB_GPC20_CTRL_FREE_RUN_OR_LOCKED_TIMEBASE_SHIFT 31
#define BCHP_XPT_MEMDMA_MCPB_GPC20_CTRL_FREE_RUN_OR_LOCKED_TIMEBASE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: GPC20_CTRL :: TIMEBASE_SEL [30:26] */
#define BCHP_XPT_MEMDMA_MCPB_GPC20_CTRL_TIMEBASE_SEL_MASK          0x7c000000
#define BCHP_XPT_MEMDMA_MCPB_GPC20_CTRL_TIMEBASE_SEL_SHIFT         26
#define BCHP_XPT_MEMDMA_MCPB_GPC20_CTRL_TIMEBASE_SEL_DEFAULT       0x00000000

/* XPT_MEMDMA_MCPB :: GPC20_CTRL :: PACING_SPEED [25:23] */
#define BCHP_XPT_MEMDMA_MCPB_GPC20_CTRL_PACING_SPEED_MASK          0x03800000
#define BCHP_XPT_MEMDMA_MCPB_GPC20_CTRL_PACING_SPEED_SHIFT         23
#define BCHP_XPT_MEMDMA_MCPB_GPC20_CTRL_PACING_SPEED_DEFAULT       0x00000000

/* XPT_MEMDMA_MCPB :: GPC20_CTRL :: COUNTER_MODE [22:22] */
#define BCHP_XPT_MEMDMA_MCPB_GPC20_CTRL_COUNTER_MODE_MASK          0x00400000
#define BCHP_XPT_MEMDMA_MCPB_GPC20_CTRL_COUNTER_MODE_SHIFT         22
#define BCHP_XPT_MEMDMA_MCPB_GPC20_CTRL_COUNTER_MODE_DEFAULT       0x00000000

/* XPT_MEMDMA_MCPB :: GPC20_CTRL :: SKIP_REPEAT_MODE [21:21] */
#define BCHP_XPT_MEMDMA_MCPB_GPC20_CTRL_SKIP_REPEAT_MODE_MASK      0x00200000
#define BCHP_XPT_MEMDMA_MCPB_GPC20_CTRL_SKIP_REPEAT_MODE_SHIFT     21
#define BCHP_XPT_MEMDMA_MCPB_GPC20_CTRL_SKIP_REPEAT_MODE_DEFAULT   0x00000000

/* XPT_MEMDMA_MCPB :: GPC20_CTRL :: SKIP_REPEAT_EN [20:20] */
#define BCHP_XPT_MEMDMA_MCPB_GPC20_CTRL_SKIP_REPEAT_EN_MASK        0x00100000
#define BCHP_XPT_MEMDMA_MCPB_GPC20_CTRL_SKIP_REPEAT_EN_SHIFT       20
#define BCHP_XPT_MEMDMA_MCPB_GPC20_CTRL_SKIP_REPEAT_EN_DEFAULT     0x00000000

/* XPT_MEMDMA_MCPB :: GPC20_CTRL :: SKIP_REPEAT_COUNT [19:00] */
#define BCHP_XPT_MEMDMA_MCPB_GPC20_CTRL_SKIP_REPEAT_COUNT_MASK     0x000fffff
#define BCHP_XPT_MEMDMA_MCPB_GPC20_CTRL_SKIP_REPEAT_COUNT_SHIFT    0
#define BCHP_XPT_MEMDMA_MCPB_GPC20_CTRL_SKIP_REPEAT_COUNT_DEFAULT  0x00000000

/***************************************************************************
 *GPC20_CURR_COUNTER_VAL - MCPB GPC20 Current counter value
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: GPC20_CURR_COUNTER_VAL :: COUNTER [31:00] */
#define BCHP_XPT_MEMDMA_MCPB_GPC20_CURR_COUNTER_VAL_COUNTER_MASK   0xffffffff
#define BCHP_XPT_MEMDMA_MCPB_GPC20_CURR_COUNTER_VAL_COUNTER_SHIFT  0
#define BCHP_XPT_MEMDMA_MCPB_GPC20_CURR_COUNTER_VAL_COUNTER_DEFAULT 0x00000000

/***************************************************************************
 *GPC20_PAUSE_0_31 - MCPB GPC20 Current pause value
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: GPC20_PAUSE_0_31 :: GPC_PAUSE [31:00] */
#define BCHP_XPT_MEMDMA_MCPB_GPC20_PAUSE_0_31_GPC_PAUSE_MASK       0xffffffff
#define BCHP_XPT_MEMDMA_MCPB_GPC20_PAUSE_0_31_GPC_PAUSE_SHIFT      0
#define BCHP_XPT_MEMDMA_MCPB_GPC20_PAUSE_0_31_GPC_PAUSE_DEFAULT    0x00000000

/***************************************************************************
 *GPC21_CTRL - MCPB GPC21 Control information
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: GPC21_CTRL :: FREE_RUN_OR_LOCKED_TIMEBASE [31:31] */
#define BCHP_XPT_MEMDMA_MCPB_GPC21_CTRL_FREE_RUN_OR_LOCKED_TIMEBASE_MASK 0x80000000
#define BCHP_XPT_MEMDMA_MCPB_GPC21_CTRL_FREE_RUN_OR_LOCKED_TIMEBASE_SHIFT 31
#define BCHP_XPT_MEMDMA_MCPB_GPC21_CTRL_FREE_RUN_OR_LOCKED_TIMEBASE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: GPC21_CTRL :: TIMEBASE_SEL [30:26] */
#define BCHP_XPT_MEMDMA_MCPB_GPC21_CTRL_TIMEBASE_SEL_MASK          0x7c000000
#define BCHP_XPT_MEMDMA_MCPB_GPC21_CTRL_TIMEBASE_SEL_SHIFT         26
#define BCHP_XPT_MEMDMA_MCPB_GPC21_CTRL_TIMEBASE_SEL_DEFAULT       0x00000000

/* XPT_MEMDMA_MCPB :: GPC21_CTRL :: PACING_SPEED [25:23] */
#define BCHP_XPT_MEMDMA_MCPB_GPC21_CTRL_PACING_SPEED_MASK          0x03800000
#define BCHP_XPT_MEMDMA_MCPB_GPC21_CTRL_PACING_SPEED_SHIFT         23
#define BCHP_XPT_MEMDMA_MCPB_GPC21_CTRL_PACING_SPEED_DEFAULT       0x00000000

/* XPT_MEMDMA_MCPB :: GPC21_CTRL :: COUNTER_MODE [22:22] */
#define BCHP_XPT_MEMDMA_MCPB_GPC21_CTRL_COUNTER_MODE_MASK          0x00400000
#define BCHP_XPT_MEMDMA_MCPB_GPC21_CTRL_COUNTER_MODE_SHIFT         22
#define BCHP_XPT_MEMDMA_MCPB_GPC21_CTRL_COUNTER_MODE_DEFAULT       0x00000000

/* XPT_MEMDMA_MCPB :: GPC21_CTRL :: SKIP_REPEAT_MODE [21:21] */
#define BCHP_XPT_MEMDMA_MCPB_GPC21_CTRL_SKIP_REPEAT_MODE_MASK      0x00200000
#define BCHP_XPT_MEMDMA_MCPB_GPC21_CTRL_SKIP_REPEAT_MODE_SHIFT     21
#define BCHP_XPT_MEMDMA_MCPB_GPC21_CTRL_SKIP_REPEAT_MODE_DEFAULT   0x00000000

/* XPT_MEMDMA_MCPB :: GPC21_CTRL :: SKIP_REPEAT_EN [20:20] */
#define BCHP_XPT_MEMDMA_MCPB_GPC21_CTRL_SKIP_REPEAT_EN_MASK        0x00100000
#define BCHP_XPT_MEMDMA_MCPB_GPC21_CTRL_SKIP_REPEAT_EN_SHIFT       20
#define BCHP_XPT_MEMDMA_MCPB_GPC21_CTRL_SKIP_REPEAT_EN_DEFAULT     0x00000000

/* XPT_MEMDMA_MCPB :: GPC21_CTRL :: SKIP_REPEAT_COUNT [19:00] */
#define BCHP_XPT_MEMDMA_MCPB_GPC21_CTRL_SKIP_REPEAT_COUNT_MASK     0x000fffff
#define BCHP_XPT_MEMDMA_MCPB_GPC21_CTRL_SKIP_REPEAT_COUNT_SHIFT    0
#define BCHP_XPT_MEMDMA_MCPB_GPC21_CTRL_SKIP_REPEAT_COUNT_DEFAULT  0x00000000

/***************************************************************************
 *GPC21_CURR_COUNTER_VAL - MCPB GPC21 Current counter value
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: GPC21_CURR_COUNTER_VAL :: COUNTER [31:00] */
#define BCHP_XPT_MEMDMA_MCPB_GPC21_CURR_COUNTER_VAL_COUNTER_MASK   0xffffffff
#define BCHP_XPT_MEMDMA_MCPB_GPC21_CURR_COUNTER_VAL_COUNTER_SHIFT  0
#define BCHP_XPT_MEMDMA_MCPB_GPC21_CURR_COUNTER_VAL_COUNTER_DEFAULT 0x00000000

/***************************************************************************
 *GPC21_PAUSE_0_31 - MCPB GPC21 Current pause value
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: GPC21_PAUSE_0_31 :: GPC_PAUSE [31:00] */
#define BCHP_XPT_MEMDMA_MCPB_GPC21_PAUSE_0_31_GPC_PAUSE_MASK       0xffffffff
#define BCHP_XPT_MEMDMA_MCPB_GPC21_PAUSE_0_31_GPC_PAUSE_SHIFT      0
#define BCHP_XPT_MEMDMA_MCPB_GPC21_PAUSE_0_31_GPC_PAUSE_DEFAULT    0x00000000

/***************************************************************************
 *GPC22_CTRL - MCPB GPC22 Control information
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: GPC22_CTRL :: FREE_RUN_OR_LOCKED_TIMEBASE [31:31] */
#define BCHP_XPT_MEMDMA_MCPB_GPC22_CTRL_FREE_RUN_OR_LOCKED_TIMEBASE_MASK 0x80000000
#define BCHP_XPT_MEMDMA_MCPB_GPC22_CTRL_FREE_RUN_OR_LOCKED_TIMEBASE_SHIFT 31
#define BCHP_XPT_MEMDMA_MCPB_GPC22_CTRL_FREE_RUN_OR_LOCKED_TIMEBASE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: GPC22_CTRL :: TIMEBASE_SEL [30:26] */
#define BCHP_XPT_MEMDMA_MCPB_GPC22_CTRL_TIMEBASE_SEL_MASK          0x7c000000
#define BCHP_XPT_MEMDMA_MCPB_GPC22_CTRL_TIMEBASE_SEL_SHIFT         26
#define BCHP_XPT_MEMDMA_MCPB_GPC22_CTRL_TIMEBASE_SEL_DEFAULT       0x00000000

/* XPT_MEMDMA_MCPB :: GPC22_CTRL :: PACING_SPEED [25:23] */
#define BCHP_XPT_MEMDMA_MCPB_GPC22_CTRL_PACING_SPEED_MASK          0x03800000
#define BCHP_XPT_MEMDMA_MCPB_GPC22_CTRL_PACING_SPEED_SHIFT         23
#define BCHP_XPT_MEMDMA_MCPB_GPC22_CTRL_PACING_SPEED_DEFAULT       0x00000000

/* XPT_MEMDMA_MCPB :: GPC22_CTRL :: COUNTER_MODE [22:22] */
#define BCHP_XPT_MEMDMA_MCPB_GPC22_CTRL_COUNTER_MODE_MASK          0x00400000
#define BCHP_XPT_MEMDMA_MCPB_GPC22_CTRL_COUNTER_MODE_SHIFT         22
#define BCHP_XPT_MEMDMA_MCPB_GPC22_CTRL_COUNTER_MODE_DEFAULT       0x00000000

/* XPT_MEMDMA_MCPB :: GPC22_CTRL :: SKIP_REPEAT_MODE [21:21] */
#define BCHP_XPT_MEMDMA_MCPB_GPC22_CTRL_SKIP_REPEAT_MODE_MASK      0x00200000
#define BCHP_XPT_MEMDMA_MCPB_GPC22_CTRL_SKIP_REPEAT_MODE_SHIFT     21
#define BCHP_XPT_MEMDMA_MCPB_GPC22_CTRL_SKIP_REPEAT_MODE_DEFAULT   0x00000000

/* XPT_MEMDMA_MCPB :: GPC22_CTRL :: SKIP_REPEAT_EN [20:20] */
#define BCHP_XPT_MEMDMA_MCPB_GPC22_CTRL_SKIP_REPEAT_EN_MASK        0x00100000
#define BCHP_XPT_MEMDMA_MCPB_GPC22_CTRL_SKIP_REPEAT_EN_SHIFT       20
#define BCHP_XPT_MEMDMA_MCPB_GPC22_CTRL_SKIP_REPEAT_EN_DEFAULT     0x00000000

/* XPT_MEMDMA_MCPB :: GPC22_CTRL :: SKIP_REPEAT_COUNT [19:00] */
#define BCHP_XPT_MEMDMA_MCPB_GPC22_CTRL_SKIP_REPEAT_COUNT_MASK     0x000fffff
#define BCHP_XPT_MEMDMA_MCPB_GPC22_CTRL_SKIP_REPEAT_COUNT_SHIFT    0
#define BCHP_XPT_MEMDMA_MCPB_GPC22_CTRL_SKIP_REPEAT_COUNT_DEFAULT  0x00000000

/***************************************************************************
 *GPC22_CURR_COUNTER_VAL - MCPB GPC22 Current counter value
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: GPC22_CURR_COUNTER_VAL :: COUNTER [31:00] */
#define BCHP_XPT_MEMDMA_MCPB_GPC22_CURR_COUNTER_VAL_COUNTER_MASK   0xffffffff
#define BCHP_XPT_MEMDMA_MCPB_GPC22_CURR_COUNTER_VAL_COUNTER_SHIFT  0
#define BCHP_XPT_MEMDMA_MCPB_GPC22_CURR_COUNTER_VAL_COUNTER_DEFAULT 0x00000000

/***************************************************************************
 *GPC22_PAUSE_0_31 - MCPB GPC22 Current pause value
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: GPC22_PAUSE_0_31 :: GPC_PAUSE [31:00] */
#define BCHP_XPT_MEMDMA_MCPB_GPC22_PAUSE_0_31_GPC_PAUSE_MASK       0xffffffff
#define BCHP_XPT_MEMDMA_MCPB_GPC22_PAUSE_0_31_GPC_PAUSE_SHIFT      0
#define BCHP_XPT_MEMDMA_MCPB_GPC22_PAUSE_0_31_GPC_PAUSE_DEFAULT    0x00000000

/***************************************************************************
 *GPC23_CTRL - MCPB GPC23 Control information
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: GPC23_CTRL :: FREE_RUN_OR_LOCKED_TIMEBASE [31:31] */
#define BCHP_XPT_MEMDMA_MCPB_GPC23_CTRL_FREE_RUN_OR_LOCKED_TIMEBASE_MASK 0x80000000
#define BCHP_XPT_MEMDMA_MCPB_GPC23_CTRL_FREE_RUN_OR_LOCKED_TIMEBASE_SHIFT 31
#define BCHP_XPT_MEMDMA_MCPB_GPC23_CTRL_FREE_RUN_OR_LOCKED_TIMEBASE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: GPC23_CTRL :: TIMEBASE_SEL [30:26] */
#define BCHP_XPT_MEMDMA_MCPB_GPC23_CTRL_TIMEBASE_SEL_MASK          0x7c000000
#define BCHP_XPT_MEMDMA_MCPB_GPC23_CTRL_TIMEBASE_SEL_SHIFT         26
#define BCHP_XPT_MEMDMA_MCPB_GPC23_CTRL_TIMEBASE_SEL_DEFAULT       0x00000000

/* XPT_MEMDMA_MCPB :: GPC23_CTRL :: PACING_SPEED [25:23] */
#define BCHP_XPT_MEMDMA_MCPB_GPC23_CTRL_PACING_SPEED_MASK          0x03800000
#define BCHP_XPT_MEMDMA_MCPB_GPC23_CTRL_PACING_SPEED_SHIFT         23
#define BCHP_XPT_MEMDMA_MCPB_GPC23_CTRL_PACING_SPEED_DEFAULT       0x00000000

/* XPT_MEMDMA_MCPB :: GPC23_CTRL :: COUNTER_MODE [22:22] */
#define BCHP_XPT_MEMDMA_MCPB_GPC23_CTRL_COUNTER_MODE_MASK          0x00400000
#define BCHP_XPT_MEMDMA_MCPB_GPC23_CTRL_COUNTER_MODE_SHIFT         22
#define BCHP_XPT_MEMDMA_MCPB_GPC23_CTRL_COUNTER_MODE_DEFAULT       0x00000000

/* XPT_MEMDMA_MCPB :: GPC23_CTRL :: SKIP_REPEAT_MODE [21:21] */
#define BCHP_XPT_MEMDMA_MCPB_GPC23_CTRL_SKIP_REPEAT_MODE_MASK      0x00200000
#define BCHP_XPT_MEMDMA_MCPB_GPC23_CTRL_SKIP_REPEAT_MODE_SHIFT     21
#define BCHP_XPT_MEMDMA_MCPB_GPC23_CTRL_SKIP_REPEAT_MODE_DEFAULT   0x00000000

/* XPT_MEMDMA_MCPB :: GPC23_CTRL :: SKIP_REPEAT_EN [20:20] */
#define BCHP_XPT_MEMDMA_MCPB_GPC23_CTRL_SKIP_REPEAT_EN_MASK        0x00100000
#define BCHP_XPT_MEMDMA_MCPB_GPC23_CTRL_SKIP_REPEAT_EN_SHIFT       20
#define BCHP_XPT_MEMDMA_MCPB_GPC23_CTRL_SKIP_REPEAT_EN_DEFAULT     0x00000000

/* XPT_MEMDMA_MCPB :: GPC23_CTRL :: SKIP_REPEAT_COUNT [19:00] */
#define BCHP_XPT_MEMDMA_MCPB_GPC23_CTRL_SKIP_REPEAT_COUNT_MASK     0x000fffff
#define BCHP_XPT_MEMDMA_MCPB_GPC23_CTRL_SKIP_REPEAT_COUNT_SHIFT    0
#define BCHP_XPT_MEMDMA_MCPB_GPC23_CTRL_SKIP_REPEAT_COUNT_DEFAULT  0x00000000

/***************************************************************************
 *GPC23_CURR_COUNTER_VAL - MCPB GPC23 Current counter value
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: GPC23_CURR_COUNTER_VAL :: COUNTER [31:00] */
#define BCHP_XPT_MEMDMA_MCPB_GPC23_CURR_COUNTER_VAL_COUNTER_MASK   0xffffffff
#define BCHP_XPT_MEMDMA_MCPB_GPC23_CURR_COUNTER_VAL_COUNTER_SHIFT  0
#define BCHP_XPT_MEMDMA_MCPB_GPC23_CURR_COUNTER_VAL_COUNTER_DEFAULT 0x00000000

/***************************************************************************
 *GPC23_PAUSE_0_31 - MCPB GPC23 Current pause value
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: GPC23_PAUSE_0_31 :: GPC_PAUSE [31:00] */
#define BCHP_XPT_MEMDMA_MCPB_GPC23_PAUSE_0_31_GPC_PAUSE_MASK       0xffffffff
#define BCHP_XPT_MEMDMA_MCPB_GPC23_PAUSE_0_31_GPC_PAUSE_SHIFT      0
#define BCHP_XPT_MEMDMA_MCPB_GPC23_PAUSE_0_31_GPC_PAUSE_DEFAULT    0x00000000

/***************************************************************************
 *GPC24_CTRL - MCPB GPC24 Control information
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: GPC24_CTRL :: FREE_RUN_OR_LOCKED_TIMEBASE [31:31] */
#define BCHP_XPT_MEMDMA_MCPB_GPC24_CTRL_FREE_RUN_OR_LOCKED_TIMEBASE_MASK 0x80000000
#define BCHP_XPT_MEMDMA_MCPB_GPC24_CTRL_FREE_RUN_OR_LOCKED_TIMEBASE_SHIFT 31
#define BCHP_XPT_MEMDMA_MCPB_GPC24_CTRL_FREE_RUN_OR_LOCKED_TIMEBASE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: GPC24_CTRL :: TIMEBASE_SEL [30:26] */
#define BCHP_XPT_MEMDMA_MCPB_GPC24_CTRL_TIMEBASE_SEL_MASK          0x7c000000
#define BCHP_XPT_MEMDMA_MCPB_GPC24_CTRL_TIMEBASE_SEL_SHIFT         26
#define BCHP_XPT_MEMDMA_MCPB_GPC24_CTRL_TIMEBASE_SEL_DEFAULT       0x00000000

/* XPT_MEMDMA_MCPB :: GPC24_CTRL :: PACING_SPEED [25:23] */
#define BCHP_XPT_MEMDMA_MCPB_GPC24_CTRL_PACING_SPEED_MASK          0x03800000
#define BCHP_XPT_MEMDMA_MCPB_GPC24_CTRL_PACING_SPEED_SHIFT         23
#define BCHP_XPT_MEMDMA_MCPB_GPC24_CTRL_PACING_SPEED_DEFAULT       0x00000000

/* XPT_MEMDMA_MCPB :: GPC24_CTRL :: COUNTER_MODE [22:22] */
#define BCHP_XPT_MEMDMA_MCPB_GPC24_CTRL_COUNTER_MODE_MASK          0x00400000
#define BCHP_XPT_MEMDMA_MCPB_GPC24_CTRL_COUNTER_MODE_SHIFT         22
#define BCHP_XPT_MEMDMA_MCPB_GPC24_CTRL_COUNTER_MODE_DEFAULT       0x00000000

/* XPT_MEMDMA_MCPB :: GPC24_CTRL :: SKIP_REPEAT_MODE [21:21] */
#define BCHP_XPT_MEMDMA_MCPB_GPC24_CTRL_SKIP_REPEAT_MODE_MASK      0x00200000
#define BCHP_XPT_MEMDMA_MCPB_GPC24_CTRL_SKIP_REPEAT_MODE_SHIFT     21
#define BCHP_XPT_MEMDMA_MCPB_GPC24_CTRL_SKIP_REPEAT_MODE_DEFAULT   0x00000000

/* XPT_MEMDMA_MCPB :: GPC24_CTRL :: SKIP_REPEAT_EN [20:20] */
#define BCHP_XPT_MEMDMA_MCPB_GPC24_CTRL_SKIP_REPEAT_EN_MASK        0x00100000
#define BCHP_XPT_MEMDMA_MCPB_GPC24_CTRL_SKIP_REPEAT_EN_SHIFT       20
#define BCHP_XPT_MEMDMA_MCPB_GPC24_CTRL_SKIP_REPEAT_EN_DEFAULT     0x00000000

/* XPT_MEMDMA_MCPB :: GPC24_CTRL :: SKIP_REPEAT_COUNT [19:00] */
#define BCHP_XPT_MEMDMA_MCPB_GPC24_CTRL_SKIP_REPEAT_COUNT_MASK     0x000fffff
#define BCHP_XPT_MEMDMA_MCPB_GPC24_CTRL_SKIP_REPEAT_COUNT_SHIFT    0
#define BCHP_XPT_MEMDMA_MCPB_GPC24_CTRL_SKIP_REPEAT_COUNT_DEFAULT  0x00000000

/***************************************************************************
 *GPC24_CURR_COUNTER_VAL - MCPB GPC24 Current counter value
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: GPC24_CURR_COUNTER_VAL :: COUNTER [31:00] */
#define BCHP_XPT_MEMDMA_MCPB_GPC24_CURR_COUNTER_VAL_COUNTER_MASK   0xffffffff
#define BCHP_XPT_MEMDMA_MCPB_GPC24_CURR_COUNTER_VAL_COUNTER_SHIFT  0
#define BCHP_XPT_MEMDMA_MCPB_GPC24_CURR_COUNTER_VAL_COUNTER_DEFAULT 0x00000000

/***************************************************************************
 *GPC24_PAUSE_0_31 - MCPB GPC24 Current pause value
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: GPC24_PAUSE_0_31 :: GPC_PAUSE [31:00] */
#define BCHP_XPT_MEMDMA_MCPB_GPC24_PAUSE_0_31_GPC_PAUSE_MASK       0xffffffff
#define BCHP_XPT_MEMDMA_MCPB_GPC24_PAUSE_0_31_GPC_PAUSE_SHIFT      0
#define BCHP_XPT_MEMDMA_MCPB_GPC24_PAUSE_0_31_GPC_PAUSE_DEFAULT    0x00000000

/***************************************************************************
 *GPC25_CTRL - MCPB GPC25 Control information
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: GPC25_CTRL :: FREE_RUN_OR_LOCKED_TIMEBASE [31:31] */
#define BCHP_XPT_MEMDMA_MCPB_GPC25_CTRL_FREE_RUN_OR_LOCKED_TIMEBASE_MASK 0x80000000
#define BCHP_XPT_MEMDMA_MCPB_GPC25_CTRL_FREE_RUN_OR_LOCKED_TIMEBASE_SHIFT 31
#define BCHP_XPT_MEMDMA_MCPB_GPC25_CTRL_FREE_RUN_OR_LOCKED_TIMEBASE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: GPC25_CTRL :: TIMEBASE_SEL [30:26] */
#define BCHP_XPT_MEMDMA_MCPB_GPC25_CTRL_TIMEBASE_SEL_MASK          0x7c000000
#define BCHP_XPT_MEMDMA_MCPB_GPC25_CTRL_TIMEBASE_SEL_SHIFT         26
#define BCHP_XPT_MEMDMA_MCPB_GPC25_CTRL_TIMEBASE_SEL_DEFAULT       0x00000000

/* XPT_MEMDMA_MCPB :: GPC25_CTRL :: PACING_SPEED [25:23] */
#define BCHP_XPT_MEMDMA_MCPB_GPC25_CTRL_PACING_SPEED_MASK          0x03800000
#define BCHP_XPT_MEMDMA_MCPB_GPC25_CTRL_PACING_SPEED_SHIFT         23
#define BCHP_XPT_MEMDMA_MCPB_GPC25_CTRL_PACING_SPEED_DEFAULT       0x00000000

/* XPT_MEMDMA_MCPB :: GPC25_CTRL :: COUNTER_MODE [22:22] */
#define BCHP_XPT_MEMDMA_MCPB_GPC25_CTRL_COUNTER_MODE_MASK          0x00400000
#define BCHP_XPT_MEMDMA_MCPB_GPC25_CTRL_COUNTER_MODE_SHIFT         22
#define BCHP_XPT_MEMDMA_MCPB_GPC25_CTRL_COUNTER_MODE_DEFAULT       0x00000000

/* XPT_MEMDMA_MCPB :: GPC25_CTRL :: SKIP_REPEAT_MODE [21:21] */
#define BCHP_XPT_MEMDMA_MCPB_GPC25_CTRL_SKIP_REPEAT_MODE_MASK      0x00200000
#define BCHP_XPT_MEMDMA_MCPB_GPC25_CTRL_SKIP_REPEAT_MODE_SHIFT     21
#define BCHP_XPT_MEMDMA_MCPB_GPC25_CTRL_SKIP_REPEAT_MODE_DEFAULT   0x00000000

/* XPT_MEMDMA_MCPB :: GPC25_CTRL :: SKIP_REPEAT_EN [20:20] */
#define BCHP_XPT_MEMDMA_MCPB_GPC25_CTRL_SKIP_REPEAT_EN_MASK        0x00100000
#define BCHP_XPT_MEMDMA_MCPB_GPC25_CTRL_SKIP_REPEAT_EN_SHIFT       20
#define BCHP_XPT_MEMDMA_MCPB_GPC25_CTRL_SKIP_REPEAT_EN_DEFAULT     0x00000000

/* XPT_MEMDMA_MCPB :: GPC25_CTRL :: SKIP_REPEAT_COUNT [19:00] */
#define BCHP_XPT_MEMDMA_MCPB_GPC25_CTRL_SKIP_REPEAT_COUNT_MASK     0x000fffff
#define BCHP_XPT_MEMDMA_MCPB_GPC25_CTRL_SKIP_REPEAT_COUNT_SHIFT    0
#define BCHP_XPT_MEMDMA_MCPB_GPC25_CTRL_SKIP_REPEAT_COUNT_DEFAULT  0x00000000

/***************************************************************************
 *GPC25_CURR_COUNTER_VAL - MCPB GPC25 Current counter value
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: GPC25_CURR_COUNTER_VAL :: COUNTER [31:00] */
#define BCHP_XPT_MEMDMA_MCPB_GPC25_CURR_COUNTER_VAL_COUNTER_MASK   0xffffffff
#define BCHP_XPT_MEMDMA_MCPB_GPC25_CURR_COUNTER_VAL_COUNTER_SHIFT  0
#define BCHP_XPT_MEMDMA_MCPB_GPC25_CURR_COUNTER_VAL_COUNTER_DEFAULT 0x00000000

/***************************************************************************
 *GPC25_PAUSE_0_31 - MCPB GPC25 Current pause value
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: GPC25_PAUSE_0_31 :: GPC_PAUSE [31:00] */
#define BCHP_XPT_MEMDMA_MCPB_GPC25_PAUSE_0_31_GPC_PAUSE_MASK       0xffffffff
#define BCHP_XPT_MEMDMA_MCPB_GPC25_PAUSE_0_31_GPC_PAUSE_SHIFT      0
#define BCHP_XPT_MEMDMA_MCPB_GPC25_PAUSE_0_31_GPC_PAUSE_DEFAULT    0x00000000

/***************************************************************************
 *GPC26_CTRL - MCPB GPC26 Control information
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: GPC26_CTRL :: FREE_RUN_OR_LOCKED_TIMEBASE [31:31] */
#define BCHP_XPT_MEMDMA_MCPB_GPC26_CTRL_FREE_RUN_OR_LOCKED_TIMEBASE_MASK 0x80000000
#define BCHP_XPT_MEMDMA_MCPB_GPC26_CTRL_FREE_RUN_OR_LOCKED_TIMEBASE_SHIFT 31
#define BCHP_XPT_MEMDMA_MCPB_GPC26_CTRL_FREE_RUN_OR_LOCKED_TIMEBASE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: GPC26_CTRL :: TIMEBASE_SEL [30:26] */
#define BCHP_XPT_MEMDMA_MCPB_GPC26_CTRL_TIMEBASE_SEL_MASK          0x7c000000
#define BCHP_XPT_MEMDMA_MCPB_GPC26_CTRL_TIMEBASE_SEL_SHIFT         26
#define BCHP_XPT_MEMDMA_MCPB_GPC26_CTRL_TIMEBASE_SEL_DEFAULT       0x00000000

/* XPT_MEMDMA_MCPB :: GPC26_CTRL :: PACING_SPEED [25:23] */
#define BCHP_XPT_MEMDMA_MCPB_GPC26_CTRL_PACING_SPEED_MASK          0x03800000
#define BCHP_XPT_MEMDMA_MCPB_GPC26_CTRL_PACING_SPEED_SHIFT         23
#define BCHP_XPT_MEMDMA_MCPB_GPC26_CTRL_PACING_SPEED_DEFAULT       0x00000000

/* XPT_MEMDMA_MCPB :: GPC26_CTRL :: COUNTER_MODE [22:22] */
#define BCHP_XPT_MEMDMA_MCPB_GPC26_CTRL_COUNTER_MODE_MASK          0x00400000
#define BCHP_XPT_MEMDMA_MCPB_GPC26_CTRL_COUNTER_MODE_SHIFT         22
#define BCHP_XPT_MEMDMA_MCPB_GPC26_CTRL_COUNTER_MODE_DEFAULT       0x00000000

/* XPT_MEMDMA_MCPB :: GPC26_CTRL :: SKIP_REPEAT_MODE [21:21] */
#define BCHP_XPT_MEMDMA_MCPB_GPC26_CTRL_SKIP_REPEAT_MODE_MASK      0x00200000
#define BCHP_XPT_MEMDMA_MCPB_GPC26_CTRL_SKIP_REPEAT_MODE_SHIFT     21
#define BCHP_XPT_MEMDMA_MCPB_GPC26_CTRL_SKIP_REPEAT_MODE_DEFAULT   0x00000000

/* XPT_MEMDMA_MCPB :: GPC26_CTRL :: SKIP_REPEAT_EN [20:20] */
#define BCHP_XPT_MEMDMA_MCPB_GPC26_CTRL_SKIP_REPEAT_EN_MASK        0x00100000
#define BCHP_XPT_MEMDMA_MCPB_GPC26_CTRL_SKIP_REPEAT_EN_SHIFT       20
#define BCHP_XPT_MEMDMA_MCPB_GPC26_CTRL_SKIP_REPEAT_EN_DEFAULT     0x00000000

/* XPT_MEMDMA_MCPB :: GPC26_CTRL :: SKIP_REPEAT_COUNT [19:00] */
#define BCHP_XPT_MEMDMA_MCPB_GPC26_CTRL_SKIP_REPEAT_COUNT_MASK     0x000fffff
#define BCHP_XPT_MEMDMA_MCPB_GPC26_CTRL_SKIP_REPEAT_COUNT_SHIFT    0
#define BCHP_XPT_MEMDMA_MCPB_GPC26_CTRL_SKIP_REPEAT_COUNT_DEFAULT  0x00000000

/***************************************************************************
 *GPC26_CURR_COUNTER_VAL - MCPB GPC26 Current counter value
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: GPC26_CURR_COUNTER_VAL :: COUNTER [31:00] */
#define BCHP_XPT_MEMDMA_MCPB_GPC26_CURR_COUNTER_VAL_COUNTER_MASK   0xffffffff
#define BCHP_XPT_MEMDMA_MCPB_GPC26_CURR_COUNTER_VAL_COUNTER_SHIFT  0
#define BCHP_XPT_MEMDMA_MCPB_GPC26_CURR_COUNTER_VAL_COUNTER_DEFAULT 0x00000000

/***************************************************************************
 *GPC26_PAUSE_0_31 - MCPB GPC26 Current pause value
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: GPC26_PAUSE_0_31 :: GPC_PAUSE [31:00] */
#define BCHP_XPT_MEMDMA_MCPB_GPC26_PAUSE_0_31_GPC_PAUSE_MASK       0xffffffff
#define BCHP_XPT_MEMDMA_MCPB_GPC26_PAUSE_0_31_GPC_PAUSE_SHIFT      0
#define BCHP_XPT_MEMDMA_MCPB_GPC26_PAUSE_0_31_GPC_PAUSE_DEFAULT    0x00000000

/***************************************************************************
 *GPC27_CTRL - MCPB GPC27 Control information
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: GPC27_CTRL :: FREE_RUN_OR_LOCKED_TIMEBASE [31:31] */
#define BCHP_XPT_MEMDMA_MCPB_GPC27_CTRL_FREE_RUN_OR_LOCKED_TIMEBASE_MASK 0x80000000
#define BCHP_XPT_MEMDMA_MCPB_GPC27_CTRL_FREE_RUN_OR_LOCKED_TIMEBASE_SHIFT 31
#define BCHP_XPT_MEMDMA_MCPB_GPC27_CTRL_FREE_RUN_OR_LOCKED_TIMEBASE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: GPC27_CTRL :: TIMEBASE_SEL [30:26] */
#define BCHP_XPT_MEMDMA_MCPB_GPC27_CTRL_TIMEBASE_SEL_MASK          0x7c000000
#define BCHP_XPT_MEMDMA_MCPB_GPC27_CTRL_TIMEBASE_SEL_SHIFT         26
#define BCHP_XPT_MEMDMA_MCPB_GPC27_CTRL_TIMEBASE_SEL_DEFAULT       0x00000000

/* XPT_MEMDMA_MCPB :: GPC27_CTRL :: PACING_SPEED [25:23] */
#define BCHP_XPT_MEMDMA_MCPB_GPC27_CTRL_PACING_SPEED_MASK          0x03800000
#define BCHP_XPT_MEMDMA_MCPB_GPC27_CTRL_PACING_SPEED_SHIFT         23
#define BCHP_XPT_MEMDMA_MCPB_GPC27_CTRL_PACING_SPEED_DEFAULT       0x00000000

/* XPT_MEMDMA_MCPB :: GPC27_CTRL :: COUNTER_MODE [22:22] */
#define BCHP_XPT_MEMDMA_MCPB_GPC27_CTRL_COUNTER_MODE_MASK          0x00400000
#define BCHP_XPT_MEMDMA_MCPB_GPC27_CTRL_COUNTER_MODE_SHIFT         22
#define BCHP_XPT_MEMDMA_MCPB_GPC27_CTRL_COUNTER_MODE_DEFAULT       0x00000000

/* XPT_MEMDMA_MCPB :: GPC27_CTRL :: SKIP_REPEAT_MODE [21:21] */
#define BCHP_XPT_MEMDMA_MCPB_GPC27_CTRL_SKIP_REPEAT_MODE_MASK      0x00200000
#define BCHP_XPT_MEMDMA_MCPB_GPC27_CTRL_SKIP_REPEAT_MODE_SHIFT     21
#define BCHP_XPT_MEMDMA_MCPB_GPC27_CTRL_SKIP_REPEAT_MODE_DEFAULT   0x00000000

/* XPT_MEMDMA_MCPB :: GPC27_CTRL :: SKIP_REPEAT_EN [20:20] */
#define BCHP_XPT_MEMDMA_MCPB_GPC27_CTRL_SKIP_REPEAT_EN_MASK        0x00100000
#define BCHP_XPT_MEMDMA_MCPB_GPC27_CTRL_SKIP_REPEAT_EN_SHIFT       20
#define BCHP_XPT_MEMDMA_MCPB_GPC27_CTRL_SKIP_REPEAT_EN_DEFAULT     0x00000000

/* XPT_MEMDMA_MCPB :: GPC27_CTRL :: SKIP_REPEAT_COUNT [19:00] */
#define BCHP_XPT_MEMDMA_MCPB_GPC27_CTRL_SKIP_REPEAT_COUNT_MASK     0x000fffff
#define BCHP_XPT_MEMDMA_MCPB_GPC27_CTRL_SKIP_REPEAT_COUNT_SHIFT    0
#define BCHP_XPT_MEMDMA_MCPB_GPC27_CTRL_SKIP_REPEAT_COUNT_DEFAULT  0x00000000

/***************************************************************************
 *GPC27_CURR_COUNTER_VAL - MCPB GPC27 Current counter value
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: GPC27_CURR_COUNTER_VAL :: COUNTER [31:00] */
#define BCHP_XPT_MEMDMA_MCPB_GPC27_CURR_COUNTER_VAL_COUNTER_MASK   0xffffffff
#define BCHP_XPT_MEMDMA_MCPB_GPC27_CURR_COUNTER_VAL_COUNTER_SHIFT  0
#define BCHP_XPT_MEMDMA_MCPB_GPC27_CURR_COUNTER_VAL_COUNTER_DEFAULT 0x00000000

/***************************************************************************
 *GPC27_PAUSE_0_31 - MCPB GPC27 Current pause value
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: GPC27_PAUSE_0_31 :: GPC_PAUSE [31:00] */
#define BCHP_XPT_MEMDMA_MCPB_GPC27_PAUSE_0_31_GPC_PAUSE_MASK       0xffffffff
#define BCHP_XPT_MEMDMA_MCPB_GPC27_PAUSE_0_31_GPC_PAUSE_SHIFT      0
#define BCHP_XPT_MEMDMA_MCPB_GPC27_PAUSE_0_31_GPC_PAUSE_DEFAULT    0x00000000

/***************************************************************************
 *GPC28_CTRL - MCPB GPC28 Control information
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: GPC28_CTRL :: FREE_RUN_OR_LOCKED_TIMEBASE [31:31] */
#define BCHP_XPT_MEMDMA_MCPB_GPC28_CTRL_FREE_RUN_OR_LOCKED_TIMEBASE_MASK 0x80000000
#define BCHP_XPT_MEMDMA_MCPB_GPC28_CTRL_FREE_RUN_OR_LOCKED_TIMEBASE_SHIFT 31
#define BCHP_XPT_MEMDMA_MCPB_GPC28_CTRL_FREE_RUN_OR_LOCKED_TIMEBASE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: GPC28_CTRL :: TIMEBASE_SEL [30:26] */
#define BCHP_XPT_MEMDMA_MCPB_GPC28_CTRL_TIMEBASE_SEL_MASK          0x7c000000
#define BCHP_XPT_MEMDMA_MCPB_GPC28_CTRL_TIMEBASE_SEL_SHIFT         26
#define BCHP_XPT_MEMDMA_MCPB_GPC28_CTRL_TIMEBASE_SEL_DEFAULT       0x00000000

/* XPT_MEMDMA_MCPB :: GPC28_CTRL :: PACING_SPEED [25:23] */
#define BCHP_XPT_MEMDMA_MCPB_GPC28_CTRL_PACING_SPEED_MASK          0x03800000
#define BCHP_XPT_MEMDMA_MCPB_GPC28_CTRL_PACING_SPEED_SHIFT         23
#define BCHP_XPT_MEMDMA_MCPB_GPC28_CTRL_PACING_SPEED_DEFAULT       0x00000000

/* XPT_MEMDMA_MCPB :: GPC28_CTRL :: COUNTER_MODE [22:22] */
#define BCHP_XPT_MEMDMA_MCPB_GPC28_CTRL_COUNTER_MODE_MASK          0x00400000
#define BCHP_XPT_MEMDMA_MCPB_GPC28_CTRL_COUNTER_MODE_SHIFT         22
#define BCHP_XPT_MEMDMA_MCPB_GPC28_CTRL_COUNTER_MODE_DEFAULT       0x00000000

/* XPT_MEMDMA_MCPB :: GPC28_CTRL :: SKIP_REPEAT_MODE [21:21] */
#define BCHP_XPT_MEMDMA_MCPB_GPC28_CTRL_SKIP_REPEAT_MODE_MASK      0x00200000
#define BCHP_XPT_MEMDMA_MCPB_GPC28_CTRL_SKIP_REPEAT_MODE_SHIFT     21
#define BCHP_XPT_MEMDMA_MCPB_GPC28_CTRL_SKIP_REPEAT_MODE_DEFAULT   0x00000000

/* XPT_MEMDMA_MCPB :: GPC28_CTRL :: SKIP_REPEAT_EN [20:20] */
#define BCHP_XPT_MEMDMA_MCPB_GPC28_CTRL_SKIP_REPEAT_EN_MASK        0x00100000
#define BCHP_XPT_MEMDMA_MCPB_GPC28_CTRL_SKIP_REPEAT_EN_SHIFT       20
#define BCHP_XPT_MEMDMA_MCPB_GPC28_CTRL_SKIP_REPEAT_EN_DEFAULT     0x00000000

/* XPT_MEMDMA_MCPB :: GPC28_CTRL :: SKIP_REPEAT_COUNT [19:00] */
#define BCHP_XPT_MEMDMA_MCPB_GPC28_CTRL_SKIP_REPEAT_COUNT_MASK     0x000fffff
#define BCHP_XPT_MEMDMA_MCPB_GPC28_CTRL_SKIP_REPEAT_COUNT_SHIFT    0
#define BCHP_XPT_MEMDMA_MCPB_GPC28_CTRL_SKIP_REPEAT_COUNT_DEFAULT  0x00000000

/***************************************************************************
 *GPC28_CURR_COUNTER_VAL - MCPB GPC28 Current counter value
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: GPC28_CURR_COUNTER_VAL :: COUNTER [31:00] */
#define BCHP_XPT_MEMDMA_MCPB_GPC28_CURR_COUNTER_VAL_COUNTER_MASK   0xffffffff
#define BCHP_XPT_MEMDMA_MCPB_GPC28_CURR_COUNTER_VAL_COUNTER_SHIFT  0
#define BCHP_XPT_MEMDMA_MCPB_GPC28_CURR_COUNTER_VAL_COUNTER_DEFAULT 0x00000000

/***************************************************************************
 *GPC28_PAUSE_0_31 - MCPB GPC28 Current pause value
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: GPC28_PAUSE_0_31 :: GPC_PAUSE [31:00] */
#define BCHP_XPT_MEMDMA_MCPB_GPC28_PAUSE_0_31_GPC_PAUSE_MASK       0xffffffff
#define BCHP_XPT_MEMDMA_MCPB_GPC28_PAUSE_0_31_GPC_PAUSE_SHIFT      0
#define BCHP_XPT_MEMDMA_MCPB_GPC28_PAUSE_0_31_GPC_PAUSE_DEFAULT    0x00000000

/***************************************************************************
 *GPC29_CTRL - MCPB GPC29 Control information
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: GPC29_CTRL :: FREE_RUN_OR_LOCKED_TIMEBASE [31:31] */
#define BCHP_XPT_MEMDMA_MCPB_GPC29_CTRL_FREE_RUN_OR_LOCKED_TIMEBASE_MASK 0x80000000
#define BCHP_XPT_MEMDMA_MCPB_GPC29_CTRL_FREE_RUN_OR_LOCKED_TIMEBASE_SHIFT 31
#define BCHP_XPT_MEMDMA_MCPB_GPC29_CTRL_FREE_RUN_OR_LOCKED_TIMEBASE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: GPC29_CTRL :: TIMEBASE_SEL [30:26] */
#define BCHP_XPT_MEMDMA_MCPB_GPC29_CTRL_TIMEBASE_SEL_MASK          0x7c000000
#define BCHP_XPT_MEMDMA_MCPB_GPC29_CTRL_TIMEBASE_SEL_SHIFT         26
#define BCHP_XPT_MEMDMA_MCPB_GPC29_CTRL_TIMEBASE_SEL_DEFAULT       0x00000000

/* XPT_MEMDMA_MCPB :: GPC29_CTRL :: PACING_SPEED [25:23] */
#define BCHP_XPT_MEMDMA_MCPB_GPC29_CTRL_PACING_SPEED_MASK          0x03800000
#define BCHP_XPT_MEMDMA_MCPB_GPC29_CTRL_PACING_SPEED_SHIFT         23
#define BCHP_XPT_MEMDMA_MCPB_GPC29_CTRL_PACING_SPEED_DEFAULT       0x00000000

/* XPT_MEMDMA_MCPB :: GPC29_CTRL :: COUNTER_MODE [22:22] */
#define BCHP_XPT_MEMDMA_MCPB_GPC29_CTRL_COUNTER_MODE_MASK          0x00400000
#define BCHP_XPT_MEMDMA_MCPB_GPC29_CTRL_COUNTER_MODE_SHIFT         22
#define BCHP_XPT_MEMDMA_MCPB_GPC29_CTRL_COUNTER_MODE_DEFAULT       0x00000000

/* XPT_MEMDMA_MCPB :: GPC29_CTRL :: SKIP_REPEAT_MODE [21:21] */
#define BCHP_XPT_MEMDMA_MCPB_GPC29_CTRL_SKIP_REPEAT_MODE_MASK      0x00200000
#define BCHP_XPT_MEMDMA_MCPB_GPC29_CTRL_SKIP_REPEAT_MODE_SHIFT     21
#define BCHP_XPT_MEMDMA_MCPB_GPC29_CTRL_SKIP_REPEAT_MODE_DEFAULT   0x00000000

/* XPT_MEMDMA_MCPB :: GPC29_CTRL :: SKIP_REPEAT_EN [20:20] */
#define BCHP_XPT_MEMDMA_MCPB_GPC29_CTRL_SKIP_REPEAT_EN_MASK        0x00100000
#define BCHP_XPT_MEMDMA_MCPB_GPC29_CTRL_SKIP_REPEAT_EN_SHIFT       20
#define BCHP_XPT_MEMDMA_MCPB_GPC29_CTRL_SKIP_REPEAT_EN_DEFAULT     0x00000000

/* XPT_MEMDMA_MCPB :: GPC29_CTRL :: SKIP_REPEAT_COUNT [19:00] */
#define BCHP_XPT_MEMDMA_MCPB_GPC29_CTRL_SKIP_REPEAT_COUNT_MASK     0x000fffff
#define BCHP_XPT_MEMDMA_MCPB_GPC29_CTRL_SKIP_REPEAT_COUNT_SHIFT    0
#define BCHP_XPT_MEMDMA_MCPB_GPC29_CTRL_SKIP_REPEAT_COUNT_DEFAULT  0x00000000

/***************************************************************************
 *GPC29_CURR_COUNTER_VAL - MCPB GPC29 Current counter value
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: GPC29_CURR_COUNTER_VAL :: COUNTER [31:00] */
#define BCHP_XPT_MEMDMA_MCPB_GPC29_CURR_COUNTER_VAL_COUNTER_MASK   0xffffffff
#define BCHP_XPT_MEMDMA_MCPB_GPC29_CURR_COUNTER_VAL_COUNTER_SHIFT  0
#define BCHP_XPT_MEMDMA_MCPB_GPC29_CURR_COUNTER_VAL_COUNTER_DEFAULT 0x00000000

/***************************************************************************
 *GPC29_PAUSE_0_31 - MCPB GPC29 Current pause value
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: GPC29_PAUSE_0_31 :: GPC_PAUSE [31:00] */
#define BCHP_XPT_MEMDMA_MCPB_GPC29_PAUSE_0_31_GPC_PAUSE_MASK       0xffffffff
#define BCHP_XPT_MEMDMA_MCPB_GPC29_PAUSE_0_31_GPC_PAUSE_SHIFT      0
#define BCHP_XPT_MEMDMA_MCPB_GPC29_PAUSE_0_31_GPC_PAUSE_DEFAULT    0x00000000

/***************************************************************************
 *GPC30_CTRL - MCPB GPC30 Control information
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: GPC30_CTRL :: FREE_RUN_OR_LOCKED_TIMEBASE [31:31] */
#define BCHP_XPT_MEMDMA_MCPB_GPC30_CTRL_FREE_RUN_OR_LOCKED_TIMEBASE_MASK 0x80000000
#define BCHP_XPT_MEMDMA_MCPB_GPC30_CTRL_FREE_RUN_OR_LOCKED_TIMEBASE_SHIFT 31
#define BCHP_XPT_MEMDMA_MCPB_GPC30_CTRL_FREE_RUN_OR_LOCKED_TIMEBASE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: GPC30_CTRL :: TIMEBASE_SEL [30:26] */
#define BCHP_XPT_MEMDMA_MCPB_GPC30_CTRL_TIMEBASE_SEL_MASK          0x7c000000
#define BCHP_XPT_MEMDMA_MCPB_GPC30_CTRL_TIMEBASE_SEL_SHIFT         26
#define BCHP_XPT_MEMDMA_MCPB_GPC30_CTRL_TIMEBASE_SEL_DEFAULT       0x00000000

/* XPT_MEMDMA_MCPB :: GPC30_CTRL :: PACING_SPEED [25:23] */
#define BCHP_XPT_MEMDMA_MCPB_GPC30_CTRL_PACING_SPEED_MASK          0x03800000
#define BCHP_XPT_MEMDMA_MCPB_GPC30_CTRL_PACING_SPEED_SHIFT         23
#define BCHP_XPT_MEMDMA_MCPB_GPC30_CTRL_PACING_SPEED_DEFAULT       0x00000000

/* XPT_MEMDMA_MCPB :: GPC30_CTRL :: COUNTER_MODE [22:22] */
#define BCHP_XPT_MEMDMA_MCPB_GPC30_CTRL_COUNTER_MODE_MASK          0x00400000
#define BCHP_XPT_MEMDMA_MCPB_GPC30_CTRL_COUNTER_MODE_SHIFT         22
#define BCHP_XPT_MEMDMA_MCPB_GPC30_CTRL_COUNTER_MODE_DEFAULT       0x00000000

/* XPT_MEMDMA_MCPB :: GPC30_CTRL :: SKIP_REPEAT_MODE [21:21] */
#define BCHP_XPT_MEMDMA_MCPB_GPC30_CTRL_SKIP_REPEAT_MODE_MASK      0x00200000
#define BCHP_XPT_MEMDMA_MCPB_GPC30_CTRL_SKIP_REPEAT_MODE_SHIFT     21
#define BCHP_XPT_MEMDMA_MCPB_GPC30_CTRL_SKIP_REPEAT_MODE_DEFAULT   0x00000000

/* XPT_MEMDMA_MCPB :: GPC30_CTRL :: SKIP_REPEAT_EN [20:20] */
#define BCHP_XPT_MEMDMA_MCPB_GPC30_CTRL_SKIP_REPEAT_EN_MASK        0x00100000
#define BCHP_XPT_MEMDMA_MCPB_GPC30_CTRL_SKIP_REPEAT_EN_SHIFT       20
#define BCHP_XPT_MEMDMA_MCPB_GPC30_CTRL_SKIP_REPEAT_EN_DEFAULT     0x00000000

/* XPT_MEMDMA_MCPB :: GPC30_CTRL :: SKIP_REPEAT_COUNT [19:00] */
#define BCHP_XPT_MEMDMA_MCPB_GPC30_CTRL_SKIP_REPEAT_COUNT_MASK     0x000fffff
#define BCHP_XPT_MEMDMA_MCPB_GPC30_CTRL_SKIP_REPEAT_COUNT_SHIFT    0
#define BCHP_XPT_MEMDMA_MCPB_GPC30_CTRL_SKIP_REPEAT_COUNT_DEFAULT  0x00000000

/***************************************************************************
 *GPC30_CURR_COUNTER_VAL - MCPB GPC30 Current counter value
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: GPC30_CURR_COUNTER_VAL :: COUNTER [31:00] */
#define BCHP_XPT_MEMDMA_MCPB_GPC30_CURR_COUNTER_VAL_COUNTER_MASK   0xffffffff
#define BCHP_XPT_MEMDMA_MCPB_GPC30_CURR_COUNTER_VAL_COUNTER_SHIFT  0
#define BCHP_XPT_MEMDMA_MCPB_GPC30_CURR_COUNTER_VAL_COUNTER_DEFAULT 0x00000000

/***************************************************************************
 *GPC30_PAUSE_0_31 - MCPB GPC30 Current pause value
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: GPC30_PAUSE_0_31 :: GPC_PAUSE [31:00] */
#define BCHP_XPT_MEMDMA_MCPB_GPC30_PAUSE_0_31_GPC_PAUSE_MASK       0xffffffff
#define BCHP_XPT_MEMDMA_MCPB_GPC30_PAUSE_0_31_GPC_PAUSE_SHIFT      0
#define BCHP_XPT_MEMDMA_MCPB_GPC30_PAUSE_0_31_GPC_PAUSE_DEFAULT    0x00000000

/***************************************************************************
 *GPC31_CTRL - MCPB GPC31 Control information
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: GPC31_CTRL :: FREE_RUN_OR_LOCKED_TIMEBASE [31:31] */
#define BCHP_XPT_MEMDMA_MCPB_GPC31_CTRL_FREE_RUN_OR_LOCKED_TIMEBASE_MASK 0x80000000
#define BCHP_XPT_MEMDMA_MCPB_GPC31_CTRL_FREE_RUN_OR_LOCKED_TIMEBASE_SHIFT 31
#define BCHP_XPT_MEMDMA_MCPB_GPC31_CTRL_FREE_RUN_OR_LOCKED_TIMEBASE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: GPC31_CTRL :: TIMEBASE_SEL [30:26] */
#define BCHP_XPT_MEMDMA_MCPB_GPC31_CTRL_TIMEBASE_SEL_MASK          0x7c000000
#define BCHP_XPT_MEMDMA_MCPB_GPC31_CTRL_TIMEBASE_SEL_SHIFT         26
#define BCHP_XPT_MEMDMA_MCPB_GPC31_CTRL_TIMEBASE_SEL_DEFAULT       0x00000000

/* XPT_MEMDMA_MCPB :: GPC31_CTRL :: PACING_SPEED [25:23] */
#define BCHP_XPT_MEMDMA_MCPB_GPC31_CTRL_PACING_SPEED_MASK          0x03800000
#define BCHP_XPT_MEMDMA_MCPB_GPC31_CTRL_PACING_SPEED_SHIFT         23
#define BCHP_XPT_MEMDMA_MCPB_GPC31_CTRL_PACING_SPEED_DEFAULT       0x00000000

/* XPT_MEMDMA_MCPB :: GPC31_CTRL :: COUNTER_MODE [22:22] */
#define BCHP_XPT_MEMDMA_MCPB_GPC31_CTRL_COUNTER_MODE_MASK          0x00400000
#define BCHP_XPT_MEMDMA_MCPB_GPC31_CTRL_COUNTER_MODE_SHIFT         22
#define BCHP_XPT_MEMDMA_MCPB_GPC31_CTRL_COUNTER_MODE_DEFAULT       0x00000000

/* XPT_MEMDMA_MCPB :: GPC31_CTRL :: SKIP_REPEAT_MODE [21:21] */
#define BCHP_XPT_MEMDMA_MCPB_GPC31_CTRL_SKIP_REPEAT_MODE_MASK      0x00200000
#define BCHP_XPT_MEMDMA_MCPB_GPC31_CTRL_SKIP_REPEAT_MODE_SHIFT     21
#define BCHP_XPT_MEMDMA_MCPB_GPC31_CTRL_SKIP_REPEAT_MODE_DEFAULT   0x00000000

/* XPT_MEMDMA_MCPB :: GPC31_CTRL :: SKIP_REPEAT_EN [20:20] */
#define BCHP_XPT_MEMDMA_MCPB_GPC31_CTRL_SKIP_REPEAT_EN_MASK        0x00100000
#define BCHP_XPT_MEMDMA_MCPB_GPC31_CTRL_SKIP_REPEAT_EN_SHIFT       20
#define BCHP_XPT_MEMDMA_MCPB_GPC31_CTRL_SKIP_REPEAT_EN_DEFAULT     0x00000000

/* XPT_MEMDMA_MCPB :: GPC31_CTRL :: SKIP_REPEAT_COUNT [19:00] */
#define BCHP_XPT_MEMDMA_MCPB_GPC31_CTRL_SKIP_REPEAT_COUNT_MASK     0x000fffff
#define BCHP_XPT_MEMDMA_MCPB_GPC31_CTRL_SKIP_REPEAT_COUNT_SHIFT    0
#define BCHP_XPT_MEMDMA_MCPB_GPC31_CTRL_SKIP_REPEAT_COUNT_DEFAULT  0x00000000

/***************************************************************************
 *GPC31_CURR_COUNTER_VAL - MCPB GPC31 Current counter value
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: GPC31_CURR_COUNTER_VAL :: COUNTER [31:00] */
#define BCHP_XPT_MEMDMA_MCPB_GPC31_CURR_COUNTER_VAL_COUNTER_MASK   0xffffffff
#define BCHP_XPT_MEMDMA_MCPB_GPC31_CURR_COUNTER_VAL_COUNTER_SHIFT  0
#define BCHP_XPT_MEMDMA_MCPB_GPC31_CURR_COUNTER_VAL_COUNTER_DEFAULT 0x00000000

/***************************************************************************
 *GPC31_PAUSE_0_31 - MCPB GPC31 Current pause value
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: GPC31_PAUSE_0_31 :: GPC_PAUSE [31:00] */
#define BCHP_XPT_MEMDMA_MCPB_GPC31_PAUSE_0_31_GPC_PAUSE_MASK       0xffffffff
#define BCHP_XPT_MEMDMA_MCPB_GPC31_PAUSE_0_31_GPC_PAUSE_SHIFT      0
#define BCHP_XPT_MEMDMA_MCPB_GPC31_PAUSE_0_31_GPC_PAUSE_DEFAULT    0x00000000

/***************************************************************************
 *TMEU_ARB_DELAY - MCPB Arbitration delay value
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: TMEU_ARB_DELAY :: reserved0 [31:16] */
#define BCHP_XPT_MEMDMA_MCPB_TMEU_ARB_DELAY_reserved0_MASK         0xffff0000
#define BCHP_XPT_MEMDMA_MCPB_TMEU_ARB_DELAY_reserved0_SHIFT        16

/* XPT_MEMDMA_MCPB :: TMEU_ARB_DELAY :: ARB_DELAY [15:00] */
#define BCHP_XPT_MEMDMA_MCPB_TMEU_ARB_DELAY_ARB_DELAY_MASK         0x0000ffff
#define BCHP_XPT_MEMDMA_MCPB_TMEU_ARB_DELAY_ARB_DELAY_SHIFT        0
#define BCHP_XPT_MEMDMA_MCPB_TMEU_ARB_DELAY_ARB_DELAY_DEFAULT      0x000000c8

/***************************************************************************
 *GLOBAL_CTRL_SIGNALS - Global control signals
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: GLOBAL_CTRL_SIGNALS :: reserved0 [31:27] */
#define BCHP_XPT_MEMDMA_MCPB_GLOBAL_CTRL_SIGNALS_reserved0_MASK    0xf8000000
#define BCHP_XPT_MEMDMA_MCPB_GLOBAL_CTRL_SIGNALS_reserved0_SHIFT   27

/* XPT_MEMDMA_MCPB :: GLOBAL_CTRL_SIGNALS :: PID_CHANNEL_OFFSET [26:15] */
#define BCHP_XPT_MEMDMA_MCPB_GLOBAL_CTRL_SIGNALS_PID_CHANNEL_OFFSET_MASK 0x07ff8000
#define BCHP_XPT_MEMDMA_MCPB_GLOBAL_CTRL_SIGNALS_PID_CHANNEL_OFFSET_SHIFT 15
#define BCHP_XPT_MEMDMA_MCPB_GLOBAL_CTRL_SIGNALS_PID_CHANNEL_OFFSET_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: GLOBAL_CTRL_SIGNALS :: ESCD_OP_PIPE_EN [14:14] */
#define BCHP_XPT_MEMDMA_MCPB_GLOBAL_CTRL_SIGNALS_ESCD_OP_PIPE_EN_MASK 0x00004000
#define BCHP_XPT_MEMDMA_MCPB_GLOBAL_CTRL_SIGNALS_ESCD_OP_PIPE_EN_SHIFT 14
#define BCHP_XPT_MEMDMA_MCPB_GLOBAL_CTRL_SIGNALS_ESCD_OP_PIPE_EN_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: GLOBAL_CTRL_SIGNALS :: DMA_3BURST_BUFFER_MODE_EN [13:13] */
#define BCHP_XPT_MEMDMA_MCPB_GLOBAL_CTRL_SIGNALS_DMA_3BURST_BUFFER_MODE_EN_MASK 0x00002000
#define BCHP_XPT_MEMDMA_MCPB_GLOBAL_CTRL_SIGNALS_DMA_3BURST_BUFFER_MODE_EN_SHIFT 13
#define BCHP_XPT_MEMDMA_MCPB_GLOBAL_CTRL_SIGNALS_DMA_3BURST_BUFFER_MODE_EN_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: GLOBAL_CTRL_SIGNALS :: PID_CH_NUM_FOR_XPKT_A [12:01] */
#define BCHP_XPT_MEMDMA_MCPB_GLOBAL_CTRL_SIGNALS_PID_CH_NUM_FOR_XPKT_A_MASK 0x00001ffe
#define BCHP_XPT_MEMDMA_MCPB_GLOBAL_CTRL_SIGNALS_PID_CH_NUM_FOR_XPKT_A_SHIFT 1
#define BCHP_XPT_MEMDMA_MCPB_GLOBAL_CTRL_SIGNALS_PID_CH_NUM_FOR_XPKT_A_DEFAULT 0x00000fff

/* XPT_MEMDMA_MCPB :: GLOBAL_CTRL_SIGNALS :: CS_EN_ALWAYS [00:00] */
#define BCHP_XPT_MEMDMA_MCPB_GLOBAL_CTRL_SIGNALS_CS_EN_ALWAYS_MASK 0x00000001
#define BCHP_XPT_MEMDMA_MCPB_GLOBAL_CTRL_SIGNALS_CS_EN_ALWAYS_SHIFT 0
#define BCHP_XPT_MEMDMA_MCPB_GLOBAL_CTRL_SIGNALS_CS_EN_ALWAYS_DEFAULT 0x00000000

/***************************************************************************
 *MASK_CLEAR_PAUSE_AT_DESC_END_FROM_MEMDMA_SET_CLEAR - Set and clear of Pause at descriptor end clear mask status bit
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: MASK_CLEAR_PAUSE_AT_DESC_END_FROM_MEMDMA_SET_CLEAR :: reserved0 [31:09] */
#define BCHP_XPT_MEMDMA_MCPB_MASK_CLEAR_PAUSE_AT_DESC_END_FROM_MEMDMA_SET_CLEAR_reserved0_MASK 0xfffffe00
#define BCHP_XPT_MEMDMA_MCPB_MASK_CLEAR_PAUSE_AT_DESC_END_FROM_MEMDMA_SET_CLEAR_reserved0_SHIFT 9

/* XPT_MEMDMA_MCPB :: MASK_CLEAR_PAUSE_AT_DESC_END_FROM_MEMDMA_SET_CLEAR :: SET_CLEAR [08:08] */
#define BCHP_XPT_MEMDMA_MCPB_MASK_CLEAR_PAUSE_AT_DESC_END_FROM_MEMDMA_SET_CLEAR_SET_CLEAR_MASK 0x00000100
#define BCHP_XPT_MEMDMA_MCPB_MASK_CLEAR_PAUSE_AT_DESC_END_FROM_MEMDMA_SET_CLEAR_SET_CLEAR_SHIFT 8
#define BCHP_XPT_MEMDMA_MCPB_MASK_CLEAR_PAUSE_AT_DESC_END_FROM_MEMDMA_SET_CLEAR_SET_CLEAR_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: MASK_CLEAR_PAUSE_AT_DESC_END_FROM_MEMDMA_SET_CLEAR :: MCPB_CHANNEL_NUM [07:00] */
#define BCHP_XPT_MEMDMA_MCPB_MASK_CLEAR_PAUSE_AT_DESC_END_FROM_MEMDMA_SET_CLEAR_MCPB_CHANNEL_NUM_MASK 0x000000ff
#define BCHP_XPT_MEMDMA_MCPB_MASK_CLEAR_PAUSE_AT_DESC_END_FROM_MEMDMA_SET_CLEAR_MCPB_CHANNEL_NUM_SHIFT 0
#define BCHP_XPT_MEMDMA_MCPB_MASK_CLEAR_PAUSE_AT_DESC_END_FROM_MEMDMA_SET_CLEAR_MCPB_CHANNEL_NUM_DEFAULT 0x00000000

/***************************************************************************
 *MASK_CLEAR_PAUSE_AT_DESC_END_FROM_MEMDMA_STATUS_0_31 - Pause at descriptor end clear mask status bit for all PB channels
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: MASK_CLEAR_PAUSE_AT_DESC_END_FROM_MEMDMA_STATUS_0_31 :: MASK_CLEAR_PAUSE_AT_DESC_END_FROM_MEMDMA_STATUS [31:00] */
#define BCHP_XPT_MEMDMA_MCPB_MASK_CLEAR_PAUSE_AT_DESC_END_FROM_MEMDMA_STATUS_0_31_MASK_CLEAR_PAUSE_AT_DESC_END_FROM_MEMDMA_STATUS_MASK 0xffffffff
#define BCHP_XPT_MEMDMA_MCPB_MASK_CLEAR_PAUSE_AT_DESC_END_FROM_MEMDMA_STATUS_0_31_MASK_CLEAR_PAUSE_AT_DESC_END_FROM_MEMDMA_STATUS_SHIFT 0
#define BCHP_XPT_MEMDMA_MCPB_MASK_CLEAR_PAUSE_AT_DESC_END_FROM_MEMDMA_STATUS_0_31_MASK_CLEAR_PAUSE_AT_DESC_END_FROM_MEMDMA_STATUS_DEFAULT 0x00000000

/***************************************************************************
 *MASK_CLEAR_PAUSE_AT_DESC_END_FROM_HOST_SET_CLEAR - Set and clear of Pause at descriptor end clear mask status bit
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: MASK_CLEAR_PAUSE_AT_DESC_END_FROM_HOST_SET_CLEAR :: reserved0 [31:09] */
#define BCHP_XPT_MEMDMA_MCPB_MASK_CLEAR_PAUSE_AT_DESC_END_FROM_HOST_SET_CLEAR_reserved0_MASK 0xfffffe00
#define BCHP_XPT_MEMDMA_MCPB_MASK_CLEAR_PAUSE_AT_DESC_END_FROM_HOST_SET_CLEAR_reserved0_SHIFT 9

/* XPT_MEMDMA_MCPB :: MASK_CLEAR_PAUSE_AT_DESC_END_FROM_HOST_SET_CLEAR :: SET_CLEAR [08:08] */
#define BCHP_XPT_MEMDMA_MCPB_MASK_CLEAR_PAUSE_AT_DESC_END_FROM_HOST_SET_CLEAR_SET_CLEAR_MASK 0x00000100
#define BCHP_XPT_MEMDMA_MCPB_MASK_CLEAR_PAUSE_AT_DESC_END_FROM_HOST_SET_CLEAR_SET_CLEAR_SHIFT 8
#define BCHP_XPT_MEMDMA_MCPB_MASK_CLEAR_PAUSE_AT_DESC_END_FROM_HOST_SET_CLEAR_SET_CLEAR_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: MASK_CLEAR_PAUSE_AT_DESC_END_FROM_HOST_SET_CLEAR :: MCPB_CHANNEL_NUM [07:00] */
#define BCHP_XPT_MEMDMA_MCPB_MASK_CLEAR_PAUSE_AT_DESC_END_FROM_HOST_SET_CLEAR_MCPB_CHANNEL_NUM_MASK 0x000000ff
#define BCHP_XPT_MEMDMA_MCPB_MASK_CLEAR_PAUSE_AT_DESC_END_FROM_HOST_SET_CLEAR_MCPB_CHANNEL_NUM_SHIFT 0
#define BCHP_XPT_MEMDMA_MCPB_MASK_CLEAR_PAUSE_AT_DESC_END_FROM_HOST_SET_CLEAR_MCPB_CHANNEL_NUM_DEFAULT 0x00000000

/***************************************************************************
 *MASK_CLEAR_PAUSE_AT_DESC_END_FROM_HOST_STATUS_0_31 - Pause at descriptor end clear mask status bit for all PB channels
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: MASK_CLEAR_PAUSE_AT_DESC_END_FROM_HOST_STATUS_0_31 :: MASK_CLEAR_PAUSE_AT_DESC_END_FROM_HOST_STATUS [31:00] */
#define BCHP_XPT_MEMDMA_MCPB_MASK_CLEAR_PAUSE_AT_DESC_END_FROM_HOST_STATUS_0_31_MASK_CLEAR_PAUSE_AT_DESC_END_FROM_HOST_STATUS_MASK 0xffffffff
#define BCHP_XPT_MEMDMA_MCPB_MASK_CLEAR_PAUSE_AT_DESC_END_FROM_HOST_STATUS_0_31_MASK_CLEAR_PAUSE_AT_DESC_END_FROM_HOST_STATUS_SHIFT 0
#define BCHP_XPT_MEMDMA_MCPB_MASK_CLEAR_PAUSE_AT_DESC_END_FROM_HOST_STATUS_0_31_MASK_CLEAR_PAUSE_AT_DESC_END_FROM_HOST_STATUS_DEFAULT 0x00000000

/***************************************************************************
 *DESCRIPTOR_LESS_MODE_SET_CLEAR - Set and clear for DESCRIPTOR_LESS_MODE_STATUS bit
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: DESCRIPTOR_LESS_MODE_SET_CLEAR :: reserved0 [31:09] */
#define BCHP_XPT_MEMDMA_MCPB_DESCRIPTOR_LESS_MODE_SET_CLEAR_reserved0_MASK 0xfffffe00
#define BCHP_XPT_MEMDMA_MCPB_DESCRIPTOR_LESS_MODE_SET_CLEAR_reserved0_SHIFT 9

/* XPT_MEMDMA_MCPB :: DESCRIPTOR_LESS_MODE_SET_CLEAR :: SET_CLEAR [08:08] */
#define BCHP_XPT_MEMDMA_MCPB_DESCRIPTOR_LESS_MODE_SET_CLEAR_SET_CLEAR_MASK 0x00000100
#define BCHP_XPT_MEMDMA_MCPB_DESCRIPTOR_LESS_MODE_SET_CLEAR_SET_CLEAR_SHIFT 8
#define BCHP_XPT_MEMDMA_MCPB_DESCRIPTOR_LESS_MODE_SET_CLEAR_SET_CLEAR_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: DESCRIPTOR_LESS_MODE_SET_CLEAR :: MCPB_CHANNEL_NUM [07:00] */
#define BCHP_XPT_MEMDMA_MCPB_DESCRIPTOR_LESS_MODE_SET_CLEAR_MCPB_CHANNEL_NUM_MASK 0x000000ff
#define BCHP_XPT_MEMDMA_MCPB_DESCRIPTOR_LESS_MODE_SET_CLEAR_MCPB_CHANNEL_NUM_SHIFT 0
#define BCHP_XPT_MEMDMA_MCPB_DESCRIPTOR_LESS_MODE_SET_CLEAR_MCPB_CHANNEL_NUM_DEFAULT 0x00000000

/***************************************************************************
 *DESCRIPTOR_LESS_MODE_STATUS_0_31 - Descriptorless status for all PB channels
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: DESCRIPTOR_LESS_MODE_STATUS_0_31 :: DESCRIPTOR_LESS_MODE_STATUS [31:00] */
#define BCHP_XPT_MEMDMA_MCPB_DESCRIPTOR_LESS_MODE_STATUS_0_31_DESCRIPTOR_LESS_MODE_STATUS_MASK 0xffffffff
#define BCHP_XPT_MEMDMA_MCPB_DESCRIPTOR_LESS_MODE_STATUS_0_31_DESCRIPTOR_LESS_MODE_STATUS_SHIFT 0
#define BCHP_XPT_MEMDMA_MCPB_DESCRIPTOR_LESS_MODE_STATUS_0_31_DESCRIPTOR_LESS_MODE_STATUS_DEFAULT 0x00000000

/***************************************************************************
 *ARBITER_ZERO_BYTE_TRANS_PRIORITY_SET_CLEAR - Set and clear for Zero Byte Transaction Priority bit
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: ARBITER_ZERO_BYTE_TRANS_PRIORITY_SET_CLEAR :: reserved0 [31:09] */
#define BCHP_XPT_MEMDMA_MCPB_ARBITER_ZERO_BYTE_TRANS_PRIORITY_SET_CLEAR_reserved0_MASK 0xfffffe00
#define BCHP_XPT_MEMDMA_MCPB_ARBITER_ZERO_BYTE_TRANS_PRIORITY_SET_CLEAR_reserved0_SHIFT 9

/* XPT_MEMDMA_MCPB :: ARBITER_ZERO_BYTE_TRANS_PRIORITY_SET_CLEAR :: SET_CLEAR [08:08] */
#define BCHP_XPT_MEMDMA_MCPB_ARBITER_ZERO_BYTE_TRANS_PRIORITY_SET_CLEAR_SET_CLEAR_MASK 0x00000100
#define BCHP_XPT_MEMDMA_MCPB_ARBITER_ZERO_BYTE_TRANS_PRIORITY_SET_CLEAR_SET_CLEAR_SHIFT 8
#define BCHP_XPT_MEMDMA_MCPB_ARBITER_ZERO_BYTE_TRANS_PRIORITY_SET_CLEAR_SET_CLEAR_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: ARBITER_ZERO_BYTE_TRANS_PRIORITY_SET_CLEAR :: MCPB_CHANNEL_NUM [07:00] */
#define BCHP_XPT_MEMDMA_MCPB_ARBITER_ZERO_BYTE_TRANS_PRIORITY_SET_CLEAR_MCPB_CHANNEL_NUM_MASK 0x000000ff
#define BCHP_XPT_MEMDMA_MCPB_ARBITER_ZERO_BYTE_TRANS_PRIORITY_SET_CLEAR_MCPB_CHANNEL_NUM_SHIFT 0
#define BCHP_XPT_MEMDMA_MCPB_ARBITER_ZERO_BYTE_TRANS_PRIORITY_SET_CLEAR_MCPB_CHANNEL_NUM_DEFAULT 0x00000000

/***************************************************************************
 *ARBITER_ZERO_BYTE_TRANS_PRIORITY_STATUS_0_31 - Zero Byte Transaction Priority status for all PB channels
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: ARBITER_ZERO_BYTE_TRANS_PRIORITY_STATUS_0_31 :: ARBITER_ZERO_BYTE_TRANS_PRIORITY_STATUS [31:00] */
#define BCHP_XPT_MEMDMA_MCPB_ARBITER_ZERO_BYTE_TRANS_PRIORITY_STATUS_0_31_ARBITER_ZERO_BYTE_TRANS_PRIORITY_STATUS_MASK 0xffffffff
#define BCHP_XPT_MEMDMA_MCPB_ARBITER_ZERO_BYTE_TRANS_PRIORITY_STATUS_0_31_ARBITER_ZERO_BYTE_TRANS_PRIORITY_STATUS_SHIFT 0
#define BCHP_XPT_MEMDMA_MCPB_ARBITER_ZERO_BYTE_TRANS_PRIORITY_STATUS_0_31_ARBITER_ZERO_BYTE_TRANS_PRIORITY_STATUS_DEFAULT 0xffffffff

/***************************************************************************
 *ARBITER_SEND_DCP_ONLY_TRANS_AS_HIGH_PRIORITY_SET_CLEAR - Set and clear for DCP-only-transaction priority bit
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: ARBITER_SEND_DCP_ONLY_TRANS_AS_HIGH_PRIORITY_SET_CLEAR :: reserved0 [31:09] */
#define BCHP_XPT_MEMDMA_MCPB_ARBITER_SEND_DCP_ONLY_TRANS_AS_HIGH_PRIORITY_SET_CLEAR_reserved0_MASK 0xfffffe00
#define BCHP_XPT_MEMDMA_MCPB_ARBITER_SEND_DCP_ONLY_TRANS_AS_HIGH_PRIORITY_SET_CLEAR_reserved0_SHIFT 9

/* XPT_MEMDMA_MCPB :: ARBITER_SEND_DCP_ONLY_TRANS_AS_HIGH_PRIORITY_SET_CLEAR :: SET_CLEAR [08:08] */
#define BCHP_XPT_MEMDMA_MCPB_ARBITER_SEND_DCP_ONLY_TRANS_AS_HIGH_PRIORITY_SET_CLEAR_SET_CLEAR_MASK 0x00000100
#define BCHP_XPT_MEMDMA_MCPB_ARBITER_SEND_DCP_ONLY_TRANS_AS_HIGH_PRIORITY_SET_CLEAR_SET_CLEAR_SHIFT 8
#define BCHP_XPT_MEMDMA_MCPB_ARBITER_SEND_DCP_ONLY_TRANS_AS_HIGH_PRIORITY_SET_CLEAR_SET_CLEAR_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: ARBITER_SEND_DCP_ONLY_TRANS_AS_HIGH_PRIORITY_SET_CLEAR :: MCPB_CHANNEL_NUM [07:00] */
#define BCHP_XPT_MEMDMA_MCPB_ARBITER_SEND_DCP_ONLY_TRANS_AS_HIGH_PRIORITY_SET_CLEAR_MCPB_CHANNEL_NUM_MASK 0x000000ff
#define BCHP_XPT_MEMDMA_MCPB_ARBITER_SEND_DCP_ONLY_TRANS_AS_HIGH_PRIORITY_SET_CLEAR_MCPB_CHANNEL_NUM_SHIFT 0
#define BCHP_XPT_MEMDMA_MCPB_ARBITER_SEND_DCP_ONLY_TRANS_AS_HIGH_PRIORITY_SET_CLEAR_MCPB_CHANNEL_NUM_DEFAULT 0x00000000

/***************************************************************************
 *ARBITER_SEND_DCP_ONLY_TRANS_AS_HIGH_PRIORITY_STATUS_0_31 - DCP-only-transaction priority status for all PB channels
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: ARBITER_SEND_DCP_ONLY_TRANS_AS_HIGH_PRIORITY_STATUS_0_31 :: ARBITER_SEND_DCP_ONLY_TRANS_AS_HIGH_PRIORITY_STATUS [31:00] */
#define BCHP_XPT_MEMDMA_MCPB_ARBITER_SEND_DCP_ONLY_TRANS_AS_HIGH_PRIORITY_STATUS_0_31_ARBITER_SEND_DCP_ONLY_TRANS_AS_HIGH_PRIORITY_STATUS_MASK 0xffffffff
#define BCHP_XPT_MEMDMA_MCPB_ARBITER_SEND_DCP_ONLY_TRANS_AS_HIGH_PRIORITY_STATUS_0_31_ARBITER_SEND_DCP_ONLY_TRANS_AS_HIGH_PRIORITY_STATUS_SHIFT 0
#define BCHP_XPT_MEMDMA_MCPB_ARBITER_SEND_DCP_ONLY_TRANS_AS_HIGH_PRIORITY_STATUS_0_31_ARBITER_SEND_DCP_ONLY_TRANS_AS_HIGH_PRIORITY_STATUS_DEFAULT 0xffffffff

/***************************************************************************
 *SEC_OUTPUT_PIPE_PACKET_GAPPER - Packet gapper controls for SECURITY O/P pipe
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: SEC_OUTPUT_PIPE_PACKET_GAPPER :: BLOCK_OUT_COUNT [31:00] */
#define BCHP_XPT_MEMDMA_MCPB_SEC_OUTPUT_PIPE_PACKET_GAPPER_BLOCK_OUT_COUNT_MASK 0xffffffff
#define BCHP_XPT_MEMDMA_MCPB_SEC_OUTPUT_PIPE_PACKET_GAPPER_BLOCK_OUT_COUNT_SHIFT 0
#define BCHP_XPT_MEMDMA_MCPB_SEC_OUTPUT_PIPE_PACKET_GAPPER_BLOCK_OUT_COUNT_DEFAULT 0x00000000

/***************************************************************************
 *LOOPBACK_OUTPUT_PIPE_PACKET_GAPPER - Packet gapper controls for loopback O/P pipe
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: LOOPBACK_OUTPUT_PIPE_PACKET_GAPPER :: BLOCK_OUT_COUNT [31:00] */
#define BCHP_XPT_MEMDMA_MCPB_LOOPBACK_OUTPUT_PIPE_PACKET_GAPPER_BLOCK_OUT_COUNT_MASK 0xffffffff
#define BCHP_XPT_MEMDMA_MCPB_LOOPBACK_OUTPUT_PIPE_PACKET_GAPPER_BLOCK_OUT_COUNT_SHIFT 0
#define BCHP_XPT_MEMDMA_MCPB_LOOPBACK_OUTPUT_PIPE_PACKET_GAPPER_BLOCK_OUT_COUNT_DEFAULT 0x00000000

/***************************************************************************
 *MANUAL_MODE_SEL_0 - Manual mode select signals Selection 0
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: MANUAL_MODE_SEL_0 :: reserved0 [31:19] */
#define BCHP_XPT_MEMDMA_MCPB_MANUAL_MODE_SEL_0_reserved0_MASK      0xfff80000
#define BCHP_XPT_MEMDMA_MCPB_MANUAL_MODE_SEL_0_reserved0_SHIFT     19

/* XPT_MEMDMA_MCPB :: MANUAL_MODE_SEL_0 :: FORCE_TS_CONFIG_T4 [18:18] */
#define BCHP_XPT_MEMDMA_MCPB_MANUAL_MODE_SEL_0_FORCE_TS_CONFIG_T4_MASK 0x00040000
#define BCHP_XPT_MEMDMA_MCPB_MANUAL_MODE_SEL_0_FORCE_TS_CONFIG_T4_SHIFT 18
#define BCHP_XPT_MEMDMA_MCPB_MANUAL_MODE_SEL_0_FORCE_TS_CONFIG_T4_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: MANUAL_MODE_SEL_0 :: PUSH_RESIDUAL_BYTES_T4 [17:17] */
#define BCHP_XPT_MEMDMA_MCPB_MANUAL_MODE_SEL_0_PUSH_RESIDUAL_BYTES_T4_MASK 0x00020000
#define BCHP_XPT_MEMDMA_MCPB_MANUAL_MODE_SEL_0_PUSH_RESIDUAL_BYTES_T4_SHIFT 17
#define BCHP_XPT_MEMDMA_MCPB_MANUAL_MODE_SEL_0_PUSH_RESIDUAL_BYTES_T4_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: MANUAL_MODE_SEL_0 :: RESET_SP_PARSER_T4 [16:16] */
#define BCHP_XPT_MEMDMA_MCPB_MANUAL_MODE_SEL_0_RESET_SP_PARSER_T4_MASK 0x00010000
#define BCHP_XPT_MEMDMA_MCPB_MANUAL_MODE_SEL_0_RESET_SP_PARSER_T4_SHIFT 16
#define BCHP_XPT_MEMDMA_MCPB_MANUAL_MODE_SEL_0_RESET_SP_PARSER_T4_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: MANUAL_MODE_SEL_0 :: reserved1 [15:15] */
#define BCHP_XPT_MEMDMA_MCPB_MANUAL_MODE_SEL_0_reserved1_MASK      0x00008000
#define BCHP_XPT_MEMDMA_MCPB_MANUAL_MODE_SEL_0_reserved1_SHIFT     15

/* XPT_MEMDMA_MCPB :: MANUAL_MODE_SEL_0 :: FORCE_TS_CONFIG_T3 [14:14] */
#define BCHP_XPT_MEMDMA_MCPB_MANUAL_MODE_SEL_0_FORCE_TS_CONFIG_T3_MASK 0x00004000
#define BCHP_XPT_MEMDMA_MCPB_MANUAL_MODE_SEL_0_FORCE_TS_CONFIG_T3_SHIFT 14
#define BCHP_XPT_MEMDMA_MCPB_MANUAL_MODE_SEL_0_FORCE_TS_CONFIG_T3_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: MANUAL_MODE_SEL_0 :: PUSH_RESIDUAL_BYTES_T3 [13:13] */
#define BCHP_XPT_MEMDMA_MCPB_MANUAL_MODE_SEL_0_PUSH_RESIDUAL_BYTES_T3_MASK 0x00002000
#define BCHP_XPT_MEMDMA_MCPB_MANUAL_MODE_SEL_0_PUSH_RESIDUAL_BYTES_T3_SHIFT 13
#define BCHP_XPT_MEMDMA_MCPB_MANUAL_MODE_SEL_0_PUSH_RESIDUAL_BYTES_T3_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: MANUAL_MODE_SEL_0 :: RESET_SP_PARSER_T3 [12:12] */
#define BCHP_XPT_MEMDMA_MCPB_MANUAL_MODE_SEL_0_RESET_SP_PARSER_T3_MASK 0x00001000
#define BCHP_XPT_MEMDMA_MCPB_MANUAL_MODE_SEL_0_RESET_SP_PARSER_T3_SHIFT 12
#define BCHP_XPT_MEMDMA_MCPB_MANUAL_MODE_SEL_0_RESET_SP_PARSER_T3_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: MANUAL_MODE_SEL_0 :: reserved2 [11:11] */
#define BCHP_XPT_MEMDMA_MCPB_MANUAL_MODE_SEL_0_reserved2_MASK      0x00000800
#define BCHP_XPT_MEMDMA_MCPB_MANUAL_MODE_SEL_0_reserved2_SHIFT     11

/* XPT_MEMDMA_MCPB :: MANUAL_MODE_SEL_0 :: FORCE_TS_CONFIG_T2 [10:10] */
#define BCHP_XPT_MEMDMA_MCPB_MANUAL_MODE_SEL_0_FORCE_TS_CONFIG_T2_MASK 0x00000400
#define BCHP_XPT_MEMDMA_MCPB_MANUAL_MODE_SEL_0_FORCE_TS_CONFIG_T2_SHIFT 10
#define BCHP_XPT_MEMDMA_MCPB_MANUAL_MODE_SEL_0_FORCE_TS_CONFIG_T2_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: MANUAL_MODE_SEL_0 :: PUSH_RESIDUAL_BYTES_T2 [09:09] */
#define BCHP_XPT_MEMDMA_MCPB_MANUAL_MODE_SEL_0_PUSH_RESIDUAL_BYTES_T2_MASK 0x00000200
#define BCHP_XPT_MEMDMA_MCPB_MANUAL_MODE_SEL_0_PUSH_RESIDUAL_BYTES_T2_SHIFT 9
#define BCHP_XPT_MEMDMA_MCPB_MANUAL_MODE_SEL_0_PUSH_RESIDUAL_BYTES_T2_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: MANUAL_MODE_SEL_0 :: RESET_SP_PARSER_T2 [08:08] */
#define BCHP_XPT_MEMDMA_MCPB_MANUAL_MODE_SEL_0_RESET_SP_PARSER_T2_MASK 0x00000100
#define BCHP_XPT_MEMDMA_MCPB_MANUAL_MODE_SEL_0_RESET_SP_PARSER_T2_SHIFT 8
#define BCHP_XPT_MEMDMA_MCPB_MANUAL_MODE_SEL_0_RESET_SP_PARSER_T2_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: MANUAL_MODE_SEL_0 :: FORCE_TS_CONFIG_T1 [07:07] */
#define BCHP_XPT_MEMDMA_MCPB_MANUAL_MODE_SEL_0_FORCE_TS_CONFIG_T1_MASK 0x00000080
#define BCHP_XPT_MEMDMA_MCPB_MANUAL_MODE_SEL_0_FORCE_TS_CONFIG_T1_SHIFT 7
#define BCHP_XPT_MEMDMA_MCPB_MANUAL_MODE_SEL_0_FORCE_TS_CONFIG_T1_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: MANUAL_MODE_SEL_0 :: PUSH_RESIDUAL_BYTES_T1 [06:06] */
#define BCHP_XPT_MEMDMA_MCPB_MANUAL_MODE_SEL_0_PUSH_RESIDUAL_BYTES_T1_MASK 0x00000040
#define BCHP_XPT_MEMDMA_MCPB_MANUAL_MODE_SEL_0_PUSH_RESIDUAL_BYTES_T1_SHIFT 6
#define BCHP_XPT_MEMDMA_MCPB_MANUAL_MODE_SEL_0_PUSH_RESIDUAL_BYTES_T1_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: MANUAL_MODE_SEL_0 :: RESET_SP_PARSER_T1 [05:05] */
#define BCHP_XPT_MEMDMA_MCPB_MANUAL_MODE_SEL_0_RESET_SP_PARSER_T1_MASK 0x00000020
#define BCHP_XPT_MEMDMA_MCPB_MANUAL_MODE_SEL_0_RESET_SP_PARSER_T1_SHIFT 5
#define BCHP_XPT_MEMDMA_MCPB_MANUAL_MODE_SEL_0_RESET_SP_PARSER_T1_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: MANUAL_MODE_SEL_0 :: SEND_0_BYTE_TRANS_BEFORE_CUR_DATA_T1 [04:04] */
#define BCHP_XPT_MEMDMA_MCPB_MANUAL_MODE_SEL_0_SEND_0_BYTE_TRANS_BEFORE_CUR_DATA_T1_MASK 0x00000010
#define BCHP_XPT_MEMDMA_MCPB_MANUAL_MODE_SEL_0_SEND_0_BYTE_TRANS_BEFORE_CUR_DATA_T1_SHIFT 4
#define BCHP_XPT_MEMDMA_MCPB_MANUAL_MODE_SEL_0_SEND_0_BYTE_TRANS_BEFORE_CUR_DATA_T1_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: MANUAL_MODE_SEL_0 :: FORCE_TS_CONFIG_T0 [03:03] */
#define BCHP_XPT_MEMDMA_MCPB_MANUAL_MODE_SEL_0_FORCE_TS_CONFIG_T0_MASK 0x00000008
#define BCHP_XPT_MEMDMA_MCPB_MANUAL_MODE_SEL_0_FORCE_TS_CONFIG_T0_SHIFT 3
#define BCHP_XPT_MEMDMA_MCPB_MANUAL_MODE_SEL_0_FORCE_TS_CONFIG_T0_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: MANUAL_MODE_SEL_0 :: PUSH_RESIDUAL_BYTES_T0 [02:02] */
#define BCHP_XPT_MEMDMA_MCPB_MANUAL_MODE_SEL_0_PUSH_RESIDUAL_BYTES_T0_MASK 0x00000004
#define BCHP_XPT_MEMDMA_MCPB_MANUAL_MODE_SEL_0_PUSH_RESIDUAL_BYTES_T0_SHIFT 2
#define BCHP_XPT_MEMDMA_MCPB_MANUAL_MODE_SEL_0_PUSH_RESIDUAL_BYTES_T0_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: MANUAL_MODE_SEL_0 :: RESET_SP_PARSER_T0 [01:01] */
#define BCHP_XPT_MEMDMA_MCPB_MANUAL_MODE_SEL_0_RESET_SP_PARSER_T0_MASK 0x00000002
#define BCHP_XPT_MEMDMA_MCPB_MANUAL_MODE_SEL_0_RESET_SP_PARSER_T0_SHIFT 1
#define BCHP_XPT_MEMDMA_MCPB_MANUAL_MODE_SEL_0_RESET_SP_PARSER_T0_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: MANUAL_MODE_SEL_0 :: SEND_0_BYTE_TRANS_WITH_PREV_DESC_INFO_T0 [00:00] */
#define BCHP_XPT_MEMDMA_MCPB_MANUAL_MODE_SEL_0_SEND_0_BYTE_TRANS_WITH_PREV_DESC_INFO_T0_MASK 0x00000001
#define BCHP_XPT_MEMDMA_MCPB_MANUAL_MODE_SEL_0_SEND_0_BYTE_TRANS_WITH_PREV_DESC_INFO_T0_SHIFT 0
#define BCHP_XPT_MEMDMA_MCPB_MANUAL_MODE_SEL_0_SEND_0_BYTE_TRANS_WITH_PREV_DESC_INFO_T0_DEFAULT 0x00000000

/***************************************************************************
 *MANUAL_MODE_SEL_1 - Manual mode select signals Selection 1
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: MANUAL_MODE_SEL_1 :: reserved0 [31:19] */
#define BCHP_XPT_MEMDMA_MCPB_MANUAL_MODE_SEL_1_reserved0_MASK      0xfff80000
#define BCHP_XPT_MEMDMA_MCPB_MANUAL_MODE_SEL_1_reserved0_SHIFT     19

/* XPT_MEMDMA_MCPB :: MANUAL_MODE_SEL_1 :: FORCE_TS_CONFIG_T4 [18:18] */
#define BCHP_XPT_MEMDMA_MCPB_MANUAL_MODE_SEL_1_FORCE_TS_CONFIG_T4_MASK 0x00040000
#define BCHP_XPT_MEMDMA_MCPB_MANUAL_MODE_SEL_1_FORCE_TS_CONFIG_T4_SHIFT 18
#define BCHP_XPT_MEMDMA_MCPB_MANUAL_MODE_SEL_1_FORCE_TS_CONFIG_T4_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: MANUAL_MODE_SEL_1 :: PUSH_RESIDUAL_BYTES_T4 [17:17] */
#define BCHP_XPT_MEMDMA_MCPB_MANUAL_MODE_SEL_1_PUSH_RESIDUAL_BYTES_T4_MASK 0x00020000
#define BCHP_XPT_MEMDMA_MCPB_MANUAL_MODE_SEL_1_PUSH_RESIDUAL_BYTES_T4_SHIFT 17
#define BCHP_XPT_MEMDMA_MCPB_MANUAL_MODE_SEL_1_PUSH_RESIDUAL_BYTES_T4_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: MANUAL_MODE_SEL_1 :: RESET_SP_PARSER_T4 [16:16] */
#define BCHP_XPT_MEMDMA_MCPB_MANUAL_MODE_SEL_1_RESET_SP_PARSER_T4_MASK 0x00010000
#define BCHP_XPT_MEMDMA_MCPB_MANUAL_MODE_SEL_1_RESET_SP_PARSER_T4_SHIFT 16
#define BCHP_XPT_MEMDMA_MCPB_MANUAL_MODE_SEL_1_RESET_SP_PARSER_T4_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: MANUAL_MODE_SEL_1 :: reserved1 [15:15] */
#define BCHP_XPT_MEMDMA_MCPB_MANUAL_MODE_SEL_1_reserved1_MASK      0x00008000
#define BCHP_XPT_MEMDMA_MCPB_MANUAL_MODE_SEL_1_reserved1_SHIFT     15

/* XPT_MEMDMA_MCPB :: MANUAL_MODE_SEL_1 :: FORCE_TS_CONFIG_T3 [14:14] */
#define BCHP_XPT_MEMDMA_MCPB_MANUAL_MODE_SEL_1_FORCE_TS_CONFIG_T3_MASK 0x00004000
#define BCHP_XPT_MEMDMA_MCPB_MANUAL_MODE_SEL_1_FORCE_TS_CONFIG_T3_SHIFT 14
#define BCHP_XPT_MEMDMA_MCPB_MANUAL_MODE_SEL_1_FORCE_TS_CONFIG_T3_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: MANUAL_MODE_SEL_1 :: PUSH_RESIDUAL_BYTES_T3 [13:13] */
#define BCHP_XPT_MEMDMA_MCPB_MANUAL_MODE_SEL_1_PUSH_RESIDUAL_BYTES_T3_MASK 0x00002000
#define BCHP_XPT_MEMDMA_MCPB_MANUAL_MODE_SEL_1_PUSH_RESIDUAL_BYTES_T3_SHIFT 13
#define BCHP_XPT_MEMDMA_MCPB_MANUAL_MODE_SEL_1_PUSH_RESIDUAL_BYTES_T3_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: MANUAL_MODE_SEL_1 :: RESET_SP_PARSER_T3 [12:12] */
#define BCHP_XPT_MEMDMA_MCPB_MANUAL_MODE_SEL_1_RESET_SP_PARSER_T3_MASK 0x00001000
#define BCHP_XPT_MEMDMA_MCPB_MANUAL_MODE_SEL_1_RESET_SP_PARSER_T3_SHIFT 12
#define BCHP_XPT_MEMDMA_MCPB_MANUAL_MODE_SEL_1_RESET_SP_PARSER_T3_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: MANUAL_MODE_SEL_1 :: reserved2 [11:11] */
#define BCHP_XPT_MEMDMA_MCPB_MANUAL_MODE_SEL_1_reserved2_MASK      0x00000800
#define BCHP_XPT_MEMDMA_MCPB_MANUAL_MODE_SEL_1_reserved2_SHIFT     11

/* XPT_MEMDMA_MCPB :: MANUAL_MODE_SEL_1 :: FORCE_TS_CONFIG_T2 [10:10] */
#define BCHP_XPT_MEMDMA_MCPB_MANUAL_MODE_SEL_1_FORCE_TS_CONFIG_T2_MASK 0x00000400
#define BCHP_XPT_MEMDMA_MCPB_MANUAL_MODE_SEL_1_FORCE_TS_CONFIG_T2_SHIFT 10
#define BCHP_XPT_MEMDMA_MCPB_MANUAL_MODE_SEL_1_FORCE_TS_CONFIG_T2_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: MANUAL_MODE_SEL_1 :: PUSH_RESIDUAL_BYTES_T2 [09:09] */
#define BCHP_XPT_MEMDMA_MCPB_MANUAL_MODE_SEL_1_PUSH_RESIDUAL_BYTES_T2_MASK 0x00000200
#define BCHP_XPT_MEMDMA_MCPB_MANUAL_MODE_SEL_1_PUSH_RESIDUAL_BYTES_T2_SHIFT 9
#define BCHP_XPT_MEMDMA_MCPB_MANUAL_MODE_SEL_1_PUSH_RESIDUAL_BYTES_T2_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: MANUAL_MODE_SEL_1 :: RESET_SP_PARSER_T2 [08:08] */
#define BCHP_XPT_MEMDMA_MCPB_MANUAL_MODE_SEL_1_RESET_SP_PARSER_T2_MASK 0x00000100
#define BCHP_XPT_MEMDMA_MCPB_MANUAL_MODE_SEL_1_RESET_SP_PARSER_T2_SHIFT 8
#define BCHP_XPT_MEMDMA_MCPB_MANUAL_MODE_SEL_1_RESET_SP_PARSER_T2_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: MANUAL_MODE_SEL_1 :: FORCE_TS_CONFIG_T1 [07:07] */
#define BCHP_XPT_MEMDMA_MCPB_MANUAL_MODE_SEL_1_FORCE_TS_CONFIG_T1_MASK 0x00000080
#define BCHP_XPT_MEMDMA_MCPB_MANUAL_MODE_SEL_1_FORCE_TS_CONFIG_T1_SHIFT 7
#define BCHP_XPT_MEMDMA_MCPB_MANUAL_MODE_SEL_1_FORCE_TS_CONFIG_T1_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: MANUAL_MODE_SEL_1 :: PUSH_RESIDUAL_BYTES_T1 [06:06] */
#define BCHP_XPT_MEMDMA_MCPB_MANUAL_MODE_SEL_1_PUSH_RESIDUAL_BYTES_T1_MASK 0x00000040
#define BCHP_XPT_MEMDMA_MCPB_MANUAL_MODE_SEL_1_PUSH_RESIDUAL_BYTES_T1_SHIFT 6
#define BCHP_XPT_MEMDMA_MCPB_MANUAL_MODE_SEL_1_PUSH_RESIDUAL_BYTES_T1_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: MANUAL_MODE_SEL_1 :: RESET_SP_PARSER_T1 [05:05] */
#define BCHP_XPT_MEMDMA_MCPB_MANUAL_MODE_SEL_1_RESET_SP_PARSER_T1_MASK 0x00000020
#define BCHP_XPT_MEMDMA_MCPB_MANUAL_MODE_SEL_1_RESET_SP_PARSER_T1_SHIFT 5
#define BCHP_XPT_MEMDMA_MCPB_MANUAL_MODE_SEL_1_RESET_SP_PARSER_T1_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: MANUAL_MODE_SEL_1 :: SEND_0_BYTE_TRANS_BEFORE_CUR_DATA_T1 [04:04] */
#define BCHP_XPT_MEMDMA_MCPB_MANUAL_MODE_SEL_1_SEND_0_BYTE_TRANS_BEFORE_CUR_DATA_T1_MASK 0x00000010
#define BCHP_XPT_MEMDMA_MCPB_MANUAL_MODE_SEL_1_SEND_0_BYTE_TRANS_BEFORE_CUR_DATA_T1_SHIFT 4
#define BCHP_XPT_MEMDMA_MCPB_MANUAL_MODE_SEL_1_SEND_0_BYTE_TRANS_BEFORE_CUR_DATA_T1_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: MANUAL_MODE_SEL_1 :: FORCE_TS_CONFIG_T0 [03:03] */
#define BCHP_XPT_MEMDMA_MCPB_MANUAL_MODE_SEL_1_FORCE_TS_CONFIG_T0_MASK 0x00000008
#define BCHP_XPT_MEMDMA_MCPB_MANUAL_MODE_SEL_1_FORCE_TS_CONFIG_T0_SHIFT 3
#define BCHP_XPT_MEMDMA_MCPB_MANUAL_MODE_SEL_1_FORCE_TS_CONFIG_T0_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: MANUAL_MODE_SEL_1 :: PUSH_RESIDUAL_BYTES_T0 [02:02] */
#define BCHP_XPT_MEMDMA_MCPB_MANUAL_MODE_SEL_1_PUSH_RESIDUAL_BYTES_T0_MASK 0x00000004
#define BCHP_XPT_MEMDMA_MCPB_MANUAL_MODE_SEL_1_PUSH_RESIDUAL_BYTES_T0_SHIFT 2
#define BCHP_XPT_MEMDMA_MCPB_MANUAL_MODE_SEL_1_PUSH_RESIDUAL_BYTES_T0_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: MANUAL_MODE_SEL_1 :: RESET_SP_PARSER_T0 [01:01] */
#define BCHP_XPT_MEMDMA_MCPB_MANUAL_MODE_SEL_1_RESET_SP_PARSER_T0_MASK 0x00000002
#define BCHP_XPT_MEMDMA_MCPB_MANUAL_MODE_SEL_1_RESET_SP_PARSER_T0_SHIFT 1
#define BCHP_XPT_MEMDMA_MCPB_MANUAL_MODE_SEL_1_RESET_SP_PARSER_T0_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: MANUAL_MODE_SEL_1 :: SEND_0_BYTE_TRANS_WITH_PREV_DESC_INFO_T0 [00:00] */
#define BCHP_XPT_MEMDMA_MCPB_MANUAL_MODE_SEL_1_SEND_0_BYTE_TRANS_WITH_PREV_DESC_INFO_T0_MASK 0x00000001
#define BCHP_XPT_MEMDMA_MCPB_MANUAL_MODE_SEL_1_SEND_0_BYTE_TRANS_WITH_PREV_DESC_INFO_T0_SHIFT 0
#define BCHP_XPT_MEMDMA_MCPB_MANUAL_MODE_SEL_1_SEND_0_BYTE_TRANS_WITH_PREV_DESC_INFO_T0_DEFAULT 0x00000000

/***************************************************************************
 *MANUAL_MODE_SEL_2 - Manual mode select signals Selection 2
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: MANUAL_MODE_SEL_2 :: reserved0 [31:19] */
#define BCHP_XPT_MEMDMA_MCPB_MANUAL_MODE_SEL_2_reserved0_MASK      0xfff80000
#define BCHP_XPT_MEMDMA_MCPB_MANUAL_MODE_SEL_2_reserved0_SHIFT     19

/* XPT_MEMDMA_MCPB :: MANUAL_MODE_SEL_2 :: FORCE_TS_CONFIG_T4 [18:18] */
#define BCHP_XPT_MEMDMA_MCPB_MANUAL_MODE_SEL_2_FORCE_TS_CONFIG_T4_MASK 0x00040000
#define BCHP_XPT_MEMDMA_MCPB_MANUAL_MODE_SEL_2_FORCE_TS_CONFIG_T4_SHIFT 18
#define BCHP_XPT_MEMDMA_MCPB_MANUAL_MODE_SEL_2_FORCE_TS_CONFIG_T4_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: MANUAL_MODE_SEL_2 :: PUSH_RESIDUAL_BYTES_T4 [17:17] */
#define BCHP_XPT_MEMDMA_MCPB_MANUAL_MODE_SEL_2_PUSH_RESIDUAL_BYTES_T4_MASK 0x00020000
#define BCHP_XPT_MEMDMA_MCPB_MANUAL_MODE_SEL_2_PUSH_RESIDUAL_BYTES_T4_SHIFT 17
#define BCHP_XPT_MEMDMA_MCPB_MANUAL_MODE_SEL_2_PUSH_RESIDUAL_BYTES_T4_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: MANUAL_MODE_SEL_2 :: RESET_SP_PARSER_T4 [16:16] */
#define BCHP_XPT_MEMDMA_MCPB_MANUAL_MODE_SEL_2_RESET_SP_PARSER_T4_MASK 0x00010000
#define BCHP_XPT_MEMDMA_MCPB_MANUAL_MODE_SEL_2_RESET_SP_PARSER_T4_SHIFT 16
#define BCHP_XPT_MEMDMA_MCPB_MANUAL_MODE_SEL_2_RESET_SP_PARSER_T4_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: MANUAL_MODE_SEL_2 :: reserved1 [15:15] */
#define BCHP_XPT_MEMDMA_MCPB_MANUAL_MODE_SEL_2_reserved1_MASK      0x00008000
#define BCHP_XPT_MEMDMA_MCPB_MANUAL_MODE_SEL_2_reserved1_SHIFT     15

/* XPT_MEMDMA_MCPB :: MANUAL_MODE_SEL_2 :: FORCE_TS_CONFIG_T3 [14:14] */
#define BCHP_XPT_MEMDMA_MCPB_MANUAL_MODE_SEL_2_FORCE_TS_CONFIG_T3_MASK 0x00004000
#define BCHP_XPT_MEMDMA_MCPB_MANUAL_MODE_SEL_2_FORCE_TS_CONFIG_T3_SHIFT 14
#define BCHP_XPT_MEMDMA_MCPB_MANUAL_MODE_SEL_2_FORCE_TS_CONFIG_T3_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: MANUAL_MODE_SEL_2 :: PUSH_RESIDUAL_BYTES_T3 [13:13] */
#define BCHP_XPT_MEMDMA_MCPB_MANUAL_MODE_SEL_2_PUSH_RESIDUAL_BYTES_T3_MASK 0x00002000
#define BCHP_XPT_MEMDMA_MCPB_MANUAL_MODE_SEL_2_PUSH_RESIDUAL_BYTES_T3_SHIFT 13
#define BCHP_XPT_MEMDMA_MCPB_MANUAL_MODE_SEL_2_PUSH_RESIDUAL_BYTES_T3_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: MANUAL_MODE_SEL_2 :: RESET_SP_PARSER_T3 [12:12] */
#define BCHP_XPT_MEMDMA_MCPB_MANUAL_MODE_SEL_2_RESET_SP_PARSER_T3_MASK 0x00001000
#define BCHP_XPT_MEMDMA_MCPB_MANUAL_MODE_SEL_2_RESET_SP_PARSER_T3_SHIFT 12
#define BCHP_XPT_MEMDMA_MCPB_MANUAL_MODE_SEL_2_RESET_SP_PARSER_T3_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: MANUAL_MODE_SEL_2 :: reserved2 [11:11] */
#define BCHP_XPT_MEMDMA_MCPB_MANUAL_MODE_SEL_2_reserved2_MASK      0x00000800
#define BCHP_XPT_MEMDMA_MCPB_MANUAL_MODE_SEL_2_reserved2_SHIFT     11

/* XPT_MEMDMA_MCPB :: MANUAL_MODE_SEL_2 :: FORCE_TS_CONFIG_T2 [10:10] */
#define BCHP_XPT_MEMDMA_MCPB_MANUAL_MODE_SEL_2_FORCE_TS_CONFIG_T2_MASK 0x00000400
#define BCHP_XPT_MEMDMA_MCPB_MANUAL_MODE_SEL_2_FORCE_TS_CONFIG_T2_SHIFT 10
#define BCHP_XPT_MEMDMA_MCPB_MANUAL_MODE_SEL_2_FORCE_TS_CONFIG_T2_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: MANUAL_MODE_SEL_2 :: PUSH_RESIDUAL_BYTES_T2 [09:09] */
#define BCHP_XPT_MEMDMA_MCPB_MANUAL_MODE_SEL_2_PUSH_RESIDUAL_BYTES_T2_MASK 0x00000200
#define BCHP_XPT_MEMDMA_MCPB_MANUAL_MODE_SEL_2_PUSH_RESIDUAL_BYTES_T2_SHIFT 9
#define BCHP_XPT_MEMDMA_MCPB_MANUAL_MODE_SEL_2_PUSH_RESIDUAL_BYTES_T2_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: MANUAL_MODE_SEL_2 :: RESET_SP_PARSER_T2 [08:08] */
#define BCHP_XPT_MEMDMA_MCPB_MANUAL_MODE_SEL_2_RESET_SP_PARSER_T2_MASK 0x00000100
#define BCHP_XPT_MEMDMA_MCPB_MANUAL_MODE_SEL_2_RESET_SP_PARSER_T2_SHIFT 8
#define BCHP_XPT_MEMDMA_MCPB_MANUAL_MODE_SEL_2_RESET_SP_PARSER_T2_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: MANUAL_MODE_SEL_2 :: FORCE_TS_CONFIG_T1 [07:07] */
#define BCHP_XPT_MEMDMA_MCPB_MANUAL_MODE_SEL_2_FORCE_TS_CONFIG_T1_MASK 0x00000080
#define BCHP_XPT_MEMDMA_MCPB_MANUAL_MODE_SEL_2_FORCE_TS_CONFIG_T1_SHIFT 7
#define BCHP_XPT_MEMDMA_MCPB_MANUAL_MODE_SEL_2_FORCE_TS_CONFIG_T1_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: MANUAL_MODE_SEL_2 :: PUSH_RESIDUAL_BYTES_T1 [06:06] */
#define BCHP_XPT_MEMDMA_MCPB_MANUAL_MODE_SEL_2_PUSH_RESIDUAL_BYTES_T1_MASK 0x00000040
#define BCHP_XPT_MEMDMA_MCPB_MANUAL_MODE_SEL_2_PUSH_RESIDUAL_BYTES_T1_SHIFT 6
#define BCHP_XPT_MEMDMA_MCPB_MANUAL_MODE_SEL_2_PUSH_RESIDUAL_BYTES_T1_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: MANUAL_MODE_SEL_2 :: RESET_SP_PARSER_T1 [05:05] */
#define BCHP_XPT_MEMDMA_MCPB_MANUAL_MODE_SEL_2_RESET_SP_PARSER_T1_MASK 0x00000020
#define BCHP_XPT_MEMDMA_MCPB_MANUAL_MODE_SEL_2_RESET_SP_PARSER_T1_SHIFT 5
#define BCHP_XPT_MEMDMA_MCPB_MANUAL_MODE_SEL_2_RESET_SP_PARSER_T1_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: MANUAL_MODE_SEL_2 :: SEND_0_BYTE_TRANS_BEFORE_CUR_DATA_T1 [04:04] */
#define BCHP_XPT_MEMDMA_MCPB_MANUAL_MODE_SEL_2_SEND_0_BYTE_TRANS_BEFORE_CUR_DATA_T1_MASK 0x00000010
#define BCHP_XPT_MEMDMA_MCPB_MANUAL_MODE_SEL_2_SEND_0_BYTE_TRANS_BEFORE_CUR_DATA_T1_SHIFT 4
#define BCHP_XPT_MEMDMA_MCPB_MANUAL_MODE_SEL_2_SEND_0_BYTE_TRANS_BEFORE_CUR_DATA_T1_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: MANUAL_MODE_SEL_2 :: FORCE_TS_CONFIG_T0 [03:03] */
#define BCHP_XPT_MEMDMA_MCPB_MANUAL_MODE_SEL_2_FORCE_TS_CONFIG_T0_MASK 0x00000008
#define BCHP_XPT_MEMDMA_MCPB_MANUAL_MODE_SEL_2_FORCE_TS_CONFIG_T0_SHIFT 3
#define BCHP_XPT_MEMDMA_MCPB_MANUAL_MODE_SEL_2_FORCE_TS_CONFIG_T0_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: MANUAL_MODE_SEL_2 :: PUSH_RESIDUAL_BYTES_T0 [02:02] */
#define BCHP_XPT_MEMDMA_MCPB_MANUAL_MODE_SEL_2_PUSH_RESIDUAL_BYTES_T0_MASK 0x00000004
#define BCHP_XPT_MEMDMA_MCPB_MANUAL_MODE_SEL_2_PUSH_RESIDUAL_BYTES_T0_SHIFT 2
#define BCHP_XPT_MEMDMA_MCPB_MANUAL_MODE_SEL_2_PUSH_RESIDUAL_BYTES_T0_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: MANUAL_MODE_SEL_2 :: RESET_SP_PARSER_T0 [01:01] */
#define BCHP_XPT_MEMDMA_MCPB_MANUAL_MODE_SEL_2_RESET_SP_PARSER_T0_MASK 0x00000002
#define BCHP_XPT_MEMDMA_MCPB_MANUAL_MODE_SEL_2_RESET_SP_PARSER_T0_SHIFT 1
#define BCHP_XPT_MEMDMA_MCPB_MANUAL_MODE_SEL_2_RESET_SP_PARSER_T0_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: MANUAL_MODE_SEL_2 :: SEND_0_BYTE_TRANS_WITH_PREV_DESC_INFO_T0 [00:00] */
#define BCHP_XPT_MEMDMA_MCPB_MANUAL_MODE_SEL_2_SEND_0_BYTE_TRANS_WITH_PREV_DESC_INFO_T0_MASK 0x00000001
#define BCHP_XPT_MEMDMA_MCPB_MANUAL_MODE_SEL_2_SEND_0_BYTE_TRANS_WITH_PREV_DESC_INFO_T0_SHIFT 0
#define BCHP_XPT_MEMDMA_MCPB_MANUAL_MODE_SEL_2_SEND_0_BYTE_TRANS_WITH_PREV_DESC_INFO_T0_DEFAULT 0x00000000

/***************************************************************************
 *MANUAL_MODE_SEL_3 - Manual mode select signals Selection 3
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: MANUAL_MODE_SEL_3 :: reserved0 [31:19] */
#define BCHP_XPT_MEMDMA_MCPB_MANUAL_MODE_SEL_3_reserved0_MASK      0xfff80000
#define BCHP_XPT_MEMDMA_MCPB_MANUAL_MODE_SEL_3_reserved0_SHIFT     19

/* XPT_MEMDMA_MCPB :: MANUAL_MODE_SEL_3 :: FORCE_TS_CONFIG_T4 [18:18] */
#define BCHP_XPT_MEMDMA_MCPB_MANUAL_MODE_SEL_3_FORCE_TS_CONFIG_T4_MASK 0x00040000
#define BCHP_XPT_MEMDMA_MCPB_MANUAL_MODE_SEL_3_FORCE_TS_CONFIG_T4_SHIFT 18
#define BCHP_XPT_MEMDMA_MCPB_MANUAL_MODE_SEL_3_FORCE_TS_CONFIG_T4_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: MANUAL_MODE_SEL_3 :: PUSH_RESIDUAL_BYTES_T4 [17:17] */
#define BCHP_XPT_MEMDMA_MCPB_MANUAL_MODE_SEL_3_PUSH_RESIDUAL_BYTES_T4_MASK 0x00020000
#define BCHP_XPT_MEMDMA_MCPB_MANUAL_MODE_SEL_3_PUSH_RESIDUAL_BYTES_T4_SHIFT 17
#define BCHP_XPT_MEMDMA_MCPB_MANUAL_MODE_SEL_3_PUSH_RESIDUAL_BYTES_T4_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: MANUAL_MODE_SEL_3 :: RESET_SP_PARSER_T4 [16:16] */
#define BCHP_XPT_MEMDMA_MCPB_MANUAL_MODE_SEL_3_RESET_SP_PARSER_T4_MASK 0x00010000
#define BCHP_XPT_MEMDMA_MCPB_MANUAL_MODE_SEL_3_RESET_SP_PARSER_T4_SHIFT 16
#define BCHP_XPT_MEMDMA_MCPB_MANUAL_MODE_SEL_3_RESET_SP_PARSER_T4_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: MANUAL_MODE_SEL_3 :: reserved1 [15:15] */
#define BCHP_XPT_MEMDMA_MCPB_MANUAL_MODE_SEL_3_reserved1_MASK      0x00008000
#define BCHP_XPT_MEMDMA_MCPB_MANUAL_MODE_SEL_3_reserved1_SHIFT     15

/* XPT_MEMDMA_MCPB :: MANUAL_MODE_SEL_3 :: FORCE_TS_CONFIG_T3 [14:14] */
#define BCHP_XPT_MEMDMA_MCPB_MANUAL_MODE_SEL_3_FORCE_TS_CONFIG_T3_MASK 0x00004000
#define BCHP_XPT_MEMDMA_MCPB_MANUAL_MODE_SEL_3_FORCE_TS_CONFIG_T3_SHIFT 14
#define BCHP_XPT_MEMDMA_MCPB_MANUAL_MODE_SEL_3_FORCE_TS_CONFIG_T3_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: MANUAL_MODE_SEL_3 :: PUSH_RESIDUAL_BYTES_T3 [13:13] */
#define BCHP_XPT_MEMDMA_MCPB_MANUAL_MODE_SEL_3_PUSH_RESIDUAL_BYTES_T3_MASK 0x00002000
#define BCHP_XPT_MEMDMA_MCPB_MANUAL_MODE_SEL_3_PUSH_RESIDUAL_BYTES_T3_SHIFT 13
#define BCHP_XPT_MEMDMA_MCPB_MANUAL_MODE_SEL_3_PUSH_RESIDUAL_BYTES_T3_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: MANUAL_MODE_SEL_3 :: RESET_SP_PARSER_T3 [12:12] */
#define BCHP_XPT_MEMDMA_MCPB_MANUAL_MODE_SEL_3_RESET_SP_PARSER_T3_MASK 0x00001000
#define BCHP_XPT_MEMDMA_MCPB_MANUAL_MODE_SEL_3_RESET_SP_PARSER_T3_SHIFT 12
#define BCHP_XPT_MEMDMA_MCPB_MANUAL_MODE_SEL_3_RESET_SP_PARSER_T3_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: MANUAL_MODE_SEL_3 :: reserved2 [11:11] */
#define BCHP_XPT_MEMDMA_MCPB_MANUAL_MODE_SEL_3_reserved2_MASK      0x00000800
#define BCHP_XPT_MEMDMA_MCPB_MANUAL_MODE_SEL_3_reserved2_SHIFT     11

/* XPT_MEMDMA_MCPB :: MANUAL_MODE_SEL_3 :: FORCE_TS_CONFIG_T2 [10:10] */
#define BCHP_XPT_MEMDMA_MCPB_MANUAL_MODE_SEL_3_FORCE_TS_CONFIG_T2_MASK 0x00000400
#define BCHP_XPT_MEMDMA_MCPB_MANUAL_MODE_SEL_3_FORCE_TS_CONFIG_T2_SHIFT 10
#define BCHP_XPT_MEMDMA_MCPB_MANUAL_MODE_SEL_3_FORCE_TS_CONFIG_T2_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: MANUAL_MODE_SEL_3 :: PUSH_RESIDUAL_BYTES_T2 [09:09] */
#define BCHP_XPT_MEMDMA_MCPB_MANUAL_MODE_SEL_3_PUSH_RESIDUAL_BYTES_T2_MASK 0x00000200
#define BCHP_XPT_MEMDMA_MCPB_MANUAL_MODE_SEL_3_PUSH_RESIDUAL_BYTES_T2_SHIFT 9
#define BCHP_XPT_MEMDMA_MCPB_MANUAL_MODE_SEL_3_PUSH_RESIDUAL_BYTES_T2_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: MANUAL_MODE_SEL_3 :: RESET_SP_PARSER_T2 [08:08] */
#define BCHP_XPT_MEMDMA_MCPB_MANUAL_MODE_SEL_3_RESET_SP_PARSER_T2_MASK 0x00000100
#define BCHP_XPT_MEMDMA_MCPB_MANUAL_MODE_SEL_3_RESET_SP_PARSER_T2_SHIFT 8
#define BCHP_XPT_MEMDMA_MCPB_MANUAL_MODE_SEL_3_RESET_SP_PARSER_T2_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: MANUAL_MODE_SEL_3 :: FORCE_TS_CONFIG_T1 [07:07] */
#define BCHP_XPT_MEMDMA_MCPB_MANUAL_MODE_SEL_3_FORCE_TS_CONFIG_T1_MASK 0x00000080
#define BCHP_XPT_MEMDMA_MCPB_MANUAL_MODE_SEL_3_FORCE_TS_CONFIG_T1_SHIFT 7
#define BCHP_XPT_MEMDMA_MCPB_MANUAL_MODE_SEL_3_FORCE_TS_CONFIG_T1_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: MANUAL_MODE_SEL_3 :: PUSH_RESIDUAL_BYTES_T1 [06:06] */
#define BCHP_XPT_MEMDMA_MCPB_MANUAL_MODE_SEL_3_PUSH_RESIDUAL_BYTES_T1_MASK 0x00000040
#define BCHP_XPT_MEMDMA_MCPB_MANUAL_MODE_SEL_3_PUSH_RESIDUAL_BYTES_T1_SHIFT 6
#define BCHP_XPT_MEMDMA_MCPB_MANUAL_MODE_SEL_3_PUSH_RESIDUAL_BYTES_T1_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: MANUAL_MODE_SEL_3 :: RESET_SP_PARSER_T1 [05:05] */
#define BCHP_XPT_MEMDMA_MCPB_MANUAL_MODE_SEL_3_RESET_SP_PARSER_T1_MASK 0x00000020
#define BCHP_XPT_MEMDMA_MCPB_MANUAL_MODE_SEL_3_RESET_SP_PARSER_T1_SHIFT 5
#define BCHP_XPT_MEMDMA_MCPB_MANUAL_MODE_SEL_3_RESET_SP_PARSER_T1_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: MANUAL_MODE_SEL_3 :: SEND_0_BYTE_TRANS_BEFORE_CUR_DATA_T1 [04:04] */
#define BCHP_XPT_MEMDMA_MCPB_MANUAL_MODE_SEL_3_SEND_0_BYTE_TRANS_BEFORE_CUR_DATA_T1_MASK 0x00000010
#define BCHP_XPT_MEMDMA_MCPB_MANUAL_MODE_SEL_3_SEND_0_BYTE_TRANS_BEFORE_CUR_DATA_T1_SHIFT 4
#define BCHP_XPT_MEMDMA_MCPB_MANUAL_MODE_SEL_3_SEND_0_BYTE_TRANS_BEFORE_CUR_DATA_T1_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: MANUAL_MODE_SEL_3 :: FORCE_TS_CONFIG_T0 [03:03] */
#define BCHP_XPT_MEMDMA_MCPB_MANUAL_MODE_SEL_3_FORCE_TS_CONFIG_T0_MASK 0x00000008
#define BCHP_XPT_MEMDMA_MCPB_MANUAL_MODE_SEL_3_FORCE_TS_CONFIG_T0_SHIFT 3
#define BCHP_XPT_MEMDMA_MCPB_MANUAL_MODE_SEL_3_FORCE_TS_CONFIG_T0_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: MANUAL_MODE_SEL_3 :: PUSH_RESIDUAL_BYTES_T0 [02:02] */
#define BCHP_XPT_MEMDMA_MCPB_MANUAL_MODE_SEL_3_PUSH_RESIDUAL_BYTES_T0_MASK 0x00000004
#define BCHP_XPT_MEMDMA_MCPB_MANUAL_MODE_SEL_3_PUSH_RESIDUAL_BYTES_T0_SHIFT 2
#define BCHP_XPT_MEMDMA_MCPB_MANUAL_MODE_SEL_3_PUSH_RESIDUAL_BYTES_T0_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: MANUAL_MODE_SEL_3 :: RESET_SP_PARSER_T0 [01:01] */
#define BCHP_XPT_MEMDMA_MCPB_MANUAL_MODE_SEL_3_RESET_SP_PARSER_T0_MASK 0x00000002
#define BCHP_XPT_MEMDMA_MCPB_MANUAL_MODE_SEL_3_RESET_SP_PARSER_T0_SHIFT 1
#define BCHP_XPT_MEMDMA_MCPB_MANUAL_MODE_SEL_3_RESET_SP_PARSER_T0_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: MANUAL_MODE_SEL_3 :: SEND_0_BYTE_TRANS_WITH_PREV_DESC_INFO_T0 [00:00] */
#define BCHP_XPT_MEMDMA_MCPB_MANUAL_MODE_SEL_3_SEND_0_BYTE_TRANS_WITH_PREV_DESC_INFO_T0_MASK 0x00000001
#define BCHP_XPT_MEMDMA_MCPB_MANUAL_MODE_SEL_3_SEND_0_BYTE_TRANS_WITH_PREV_DESC_INFO_T0_SHIFT 0
#define BCHP_XPT_MEMDMA_MCPB_MANUAL_MODE_SEL_3_SEND_0_BYTE_TRANS_WITH_PREV_DESC_INFO_T0_DEFAULT 0x00000000

/***************************************************************************
 *EPKT_IN_PROGRESS_0_31 - Ethernet packet in progress status for channels 0 - 31.
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: EPKT_IN_PROGRESS_0_31 :: EPKT_IN_PROGRESS [31:00] */
#define BCHP_XPT_MEMDMA_MCPB_EPKT_IN_PROGRESS_0_31_EPKT_IN_PROGRESS_MASK 0xffffffff
#define BCHP_XPT_MEMDMA_MCPB_EPKT_IN_PROGRESS_0_31_EPKT_IN_PROGRESS_SHIFT 0

/***************************************************************************
 *AV_EPKT_IN_PROGRESS_0_31 - AV ethernet packet in progress flag for channels 0 - 31
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: AV_EPKT_IN_PROGRESS_0_31 :: PROGRESS_STATUS [31:00] */
#define BCHP_XPT_MEMDMA_MCPB_AV_EPKT_IN_PROGRESS_0_31_PROGRESS_STATUS_MASK 0xffffffff
#define BCHP_XPT_MEMDMA_MCPB_AV_EPKT_IN_PROGRESS_0_31_PROGRESS_STATUS_SHIFT 0
#define BCHP_XPT_MEMDMA_MCPB_AV_EPKT_IN_PROGRESS_0_31_PROGRESS_STATUS_DEFAULT 0x00000000

/***************************************************************************
 *RETRANS_EPKT_IN_PROGRESS_0_31 - Retransmission ethernet packet in progress flag for channels 0 - 31
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: RETRANS_EPKT_IN_PROGRESS_0_31 :: PROGRESS_STATUS [31:00] */
#define BCHP_XPT_MEMDMA_MCPB_RETRANS_EPKT_IN_PROGRESS_0_31_PROGRESS_STATUS_MASK 0xffffffff
#define BCHP_XPT_MEMDMA_MCPB_RETRANS_EPKT_IN_PROGRESS_0_31_PROGRESS_STATUS_SHIFT 0
#define BCHP_XPT_MEMDMA_MCPB_RETRANS_EPKT_IN_PROGRESS_0_31_PROGRESS_STATUS_DEFAULT 0x00000000

/***************************************************************************
 *BTP_EPKT_IN_PROGRESS_0_31 - HW generated ethernet packet in progress flag for channels 0 - 31
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: BTP_EPKT_IN_PROGRESS_0_31 :: PROGRESS_STATUS [31:00] */
#define BCHP_XPT_MEMDMA_MCPB_BTP_EPKT_IN_PROGRESS_0_31_PROGRESS_STATUS_MASK 0xffffffff
#define BCHP_XPT_MEMDMA_MCPB_BTP_EPKT_IN_PROGRESS_0_31_PROGRESS_STATUS_SHIFT 0
#define BCHP_XPT_MEMDMA_MCPB_BTP_EPKT_IN_PROGRESS_0_31_PROGRESS_STATUS_DEFAULT 0x00000000

/***************************************************************************
 *RETRANS_EPKT_IN_PIPE_0_31 - Retransmission packet in internal pipe status bit for channels 0 - 31
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: RETRANS_EPKT_IN_PIPE_0_31 :: ETH_RETRANS_EPKT_IN_PIPE_STATUS [31:00] */
#define BCHP_XPT_MEMDMA_MCPB_RETRANS_EPKT_IN_PIPE_0_31_ETH_RETRANS_EPKT_IN_PIPE_STATUS_MASK 0xffffffff
#define BCHP_XPT_MEMDMA_MCPB_RETRANS_EPKT_IN_PIPE_0_31_ETH_RETRANS_EPKT_IN_PIPE_STATUS_SHIFT 0
#define BCHP_XPT_MEMDMA_MCPB_RETRANS_EPKT_IN_PIPE_0_31_ETH_RETRANS_EPKT_IN_PIPE_STATUS_DEFAULT 0x00000000

/***************************************************************************
 *CH0_ESCD_CTRL - Escheduler control for channel 0
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: CH0_ESCD_CTRL :: reserved0 [31:16] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_ESCD_CTRL_reserved0_MASK          0xffff0000
#define BCHP_XPT_MEMDMA_MCPB_CH0_ESCD_CTRL_reserved0_SHIFT         16

/* XPT_MEMDMA_MCPB :: CH0_ESCD_CTRL :: BYTES_PER_EPKT [15:05] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_ESCD_CTRL_BYTES_PER_EPKT_MASK     0x0000ffe0
#define BCHP_XPT_MEMDMA_MCPB_CH0_ESCD_CTRL_BYTES_PER_EPKT_SHIFT    5
#define BCHP_XPT_MEMDMA_MCPB_CH0_ESCD_CTRL_BYTES_PER_EPKT_DEFAULT  0x00000000

/* XPT_MEMDMA_MCPB :: CH0_ESCD_CTRL :: XPKT_TIMESTAMP_PART_OF_EPKT_PAYLOAD [04:04] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_ESCD_CTRL_XPKT_TIMESTAMP_PART_OF_EPKT_PAYLOAD_MASK 0x00000010
#define BCHP_XPT_MEMDMA_MCPB_CH0_ESCD_CTRL_XPKT_TIMESTAMP_PART_OF_EPKT_PAYLOAD_SHIFT 4
#define BCHP_XPT_MEMDMA_MCPB_CH0_ESCD_CTRL_XPKT_TIMESTAMP_PART_OF_EPKT_PAYLOAD_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH0_ESCD_CTRL :: PACKETS_PER_EPKT [03:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_ESCD_CTRL_PACKETS_PER_EPKT_MASK   0x0000000f
#define BCHP_XPT_MEMDMA_MCPB_CH0_ESCD_CTRL_PACKETS_PER_EPKT_SHIFT  0
#define BCHP_XPT_MEMDMA_MCPB_CH0_ESCD_CTRL_PACKETS_PER_EPKT_DEFAULT 0x00000007

/***************************************************************************
 *CH1_ESCD_CTRL - Escheduler control for channel 1
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: CH1_ESCD_CTRL :: reserved0 [31:16] */
#define BCHP_XPT_MEMDMA_MCPB_CH1_ESCD_CTRL_reserved0_MASK          0xffff0000
#define BCHP_XPT_MEMDMA_MCPB_CH1_ESCD_CTRL_reserved0_SHIFT         16

/* XPT_MEMDMA_MCPB :: CH1_ESCD_CTRL :: BYTES_PER_EPKT [15:05] */
#define BCHP_XPT_MEMDMA_MCPB_CH1_ESCD_CTRL_BYTES_PER_EPKT_MASK     0x0000ffe0
#define BCHP_XPT_MEMDMA_MCPB_CH1_ESCD_CTRL_BYTES_PER_EPKT_SHIFT    5
#define BCHP_XPT_MEMDMA_MCPB_CH1_ESCD_CTRL_BYTES_PER_EPKT_DEFAULT  0x00000000

/* XPT_MEMDMA_MCPB :: CH1_ESCD_CTRL :: XPKT_TIMESTAMP_PART_OF_EPKT_PAYLOAD [04:04] */
#define BCHP_XPT_MEMDMA_MCPB_CH1_ESCD_CTRL_XPKT_TIMESTAMP_PART_OF_EPKT_PAYLOAD_MASK 0x00000010
#define BCHP_XPT_MEMDMA_MCPB_CH1_ESCD_CTRL_XPKT_TIMESTAMP_PART_OF_EPKT_PAYLOAD_SHIFT 4
#define BCHP_XPT_MEMDMA_MCPB_CH1_ESCD_CTRL_XPKT_TIMESTAMP_PART_OF_EPKT_PAYLOAD_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH1_ESCD_CTRL :: PACKETS_PER_EPKT [03:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH1_ESCD_CTRL_PACKETS_PER_EPKT_MASK   0x0000000f
#define BCHP_XPT_MEMDMA_MCPB_CH1_ESCD_CTRL_PACKETS_PER_EPKT_SHIFT  0
#define BCHP_XPT_MEMDMA_MCPB_CH1_ESCD_CTRL_PACKETS_PER_EPKT_DEFAULT 0x00000007

/***************************************************************************
 *CH2_ESCD_CTRL - Escheduler control for channel 2
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: CH2_ESCD_CTRL :: reserved0 [31:16] */
#define BCHP_XPT_MEMDMA_MCPB_CH2_ESCD_CTRL_reserved0_MASK          0xffff0000
#define BCHP_XPT_MEMDMA_MCPB_CH2_ESCD_CTRL_reserved0_SHIFT         16

/* XPT_MEMDMA_MCPB :: CH2_ESCD_CTRL :: BYTES_PER_EPKT [15:05] */
#define BCHP_XPT_MEMDMA_MCPB_CH2_ESCD_CTRL_BYTES_PER_EPKT_MASK     0x0000ffe0
#define BCHP_XPT_MEMDMA_MCPB_CH2_ESCD_CTRL_BYTES_PER_EPKT_SHIFT    5
#define BCHP_XPT_MEMDMA_MCPB_CH2_ESCD_CTRL_BYTES_PER_EPKT_DEFAULT  0x00000000

/* XPT_MEMDMA_MCPB :: CH2_ESCD_CTRL :: XPKT_TIMESTAMP_PART_OF_EPKT_PAYLOAD [04:04] */
#define BCHP_XPT_MEMDMA_MCPB_CH2_ESCD_CTRL_XPKT_TIMESTAMP_PART_OF_EPKT_PAYLOAD_MASK 0x00000010
#define BCHP_XPT_MEMDMA_MCPB_CH2_ESCD_CTRL_XPKT_TIMESTAMP_PART_OF_EPKT_PAYLOAD_SHIFT 4
#define BCHP_XPT_MEMDMA_MCPB_CH2_ESCD_CTRL_XPKT_TIMESTAMP_PART_OF_EPKT_PAYLOAD_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH2_ESCD_CTRL :: PACKETS_PER_EPKT [03:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH2_ESCD_CTRL_PACKETS_PER_EPKT_MASK   0x0000000f
#define BCHP_XPT_MEMDMA_MCPB_CH2_ESCD_CTRL_PACKETS_PER_EPKT_SHIFT  0
#define BCHP_XPT_MEMDMA_MCPB_CH2_ESCD_CTRL_PACKETS_PER_EPKT_DEFAULT 0x00000007

/***************************************************************************
 *CH3_ESCD_CTRL - Escheduler control for channel 3
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: CH3_ESCD_CTRL :: reserved0 [31:16] */
#define BCHP_XPT_MEMDMA_MCPB_CH3_ESCD_CTRL_reserved0_MASK          0xffff0000
#define BCHP_XPT_MEMDMA_MCPB_CH3_ESCD_CTRL_reserved0_SHIFT         16

/* XPT_MEMDMA_MCPB :: CH3_ESCD_CTRL :: BYTES_PER_EPKT [15:05] */
#define BCHP_XPT_MEMDMA_MCPB_CH3_ESCD_CTRL_BYTES_PER_EPKT_MASK     0x0000ffe0
#define BCHP_XPT_MEMDMA_MCPB_CH3_ESCD_CTRL_BYTES_PER_EPKT_SHIFT    5
#define BCHP_XPT_MEMDMA_MCPB_CH3_ESCD_CTRL_BYTES_PER_EPKT_DEFAULT  0x00000000

/* XPT_MEMDMA_MCPB :: CH3_ESCD_CTRL :: XPKT_TIMESTAMP_PART_OF_EPKT_PAYLOAD [04:04] */
#define BCHP_XPT_MEMDMA_MCPB_CH3_ESCD_CTRL_XPKT_TIMESTAMP_PART_OF_EPKT_PAYLOAD_MASK 0x00000010
#define BCHP_XPT_MEMDMA_MCPB_CH3_ESCD_CTRL_XPKT_TIMESTAMP_PART_OF_EPKT_PAYLOAD_SHIFT 4
#define BCHP_XPT_MEMDMA_MCPB_CH3_ESCD_CTRL_XPKT_TIMESTAMP_PART_OF_EPKT_PAYLOAD_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH3_ESCD_CTRL :: PACKETS_PER_EPKT [03:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH3_ESCD_CTRL_PACKETS_PER_EPKT_MASK   0x0000000f
#define BCHP_XPT_MEMDMA_MCPB_CH3_ESCD_CTRL_PACKETS_PER_EPKT_SHIFT  0
#define BCHP_XPT_MEMDMA_MCPB_CH3_ESCD_CTRL_PACKETS_PER_EPKT_DEFAULT 0x00000007

/***************************************************************************
 *CH4_ESCD_CTRL - Escheduler control for channel 4
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: CH4_ESCD_CTRL :: reserved0 [31:16] */
#define BCHP_XPT_MEMDMA_MCPB_CH4_ESCD_CTRL_reserved0_MASK          0xffff0000
#define BCHP_XPT_MEMDMA_MCPB_CH4_ESCD_CTRL_reserved0_SHIFT         16

/* XPT_MEMDMA_MCPB :: CH4_ESCD_CTRL :: BYTES_PER_EPKT [15:05] */
#define BCHP_XPT_MEMDMA_MCPB_CH4_ESCD_CTRL_BYTES_PER_EPKT_MASK     0x0000ffe0
#define BCHP_XPT_MEMDMA_MCPB_CH4_ESCD_CTRL_BYTES_PER_EPKT_SHIFT    5
#define BCHP_XPT_MEMDMA_MCPB_CH4_ESCD_CTRL_BYTES_PER_EPKT_DEFAULT  0x00000000

/* XPT_MEMDMA_MCPB :: CH4_ESCD_CTRL :: XPKT_TIMESTAMP_PART_OF_EPKT_PAYLOAD [04:04] */
#define BCHP_XPT_MEMDMA_MCPB_CH4_ESCD_CTRL_XPKT_TIMESTAMP_PART_OF_EPKT_PAYLOAD_MASK 0x00000010
#define BCHP_XPT_MEMDMA_MCPB_CH4_ESCD_CTRL_XPKT_TIMESTAMP_PART_OF_EPKT_PAYLOAD_SHIFT 4
#define BCHP_XPT_MEMDMA_MCPB_CH4_ESCD_CTRL_XPKT_TIMESTAMP_PART_OF_EPKT_PAYLOAD_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH4_ESCD_CTRL :: PACKETS_PER_EPKT [03:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH4_ESCD_CTRL_PACKETS_PER_EPKT_MASK   0x0000000f
#define BCHP_XPT_MEMDMA_MCPB_CH4_ESCD_CTRL_PACKETS_PER_EPKT_SHIFT  0
#define BCHP_XPT_MEMDMA_MCPB_CH4_ESCD_CTRL_PACKETS_PER_EPKT_DEFAULT 0x00000007

/***************************************************************************
 *CH5_ESCD_CTRL - Escheduler control for channel 5
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: CH5_ESCD_CTRL :: reserved0 [31:16] */
#define BCHP_XPT_MEMDMA_MCPB_CH5_ESCD_CTRL_reserved0_MASK          0xffff0000
#define BCHP_XPT_MEMDMA_MCPB_CH5_ESCD_CTRL_reserved0_SHIFT         16

/* XPT_MEMDMA_MCPB :: CH5_ESCD_CTRL :: BYTES_PER_EPKT [15:05] */
#define BCHP_XPT_MEMDMA_MCPB_CH5_ESCD_CTRL_BYTES_PER_EPKT_MASK     0x0000ffe0
#define BCHP_XPT_MEMDMA_MCPB_CH5_ESCD_CTRL_BYTES_PER_EPKT_SHIFT    5
#define BCHP_XPT_MEMDMA_MCPB_CH5_ESCD_CTRL_BYTES_PER_EPKT_DEFAULT  0x00000000

/* XPT_MEMDMA_MCPB :: CH5_ESCD_CTRL :: XPKT_TIMESTAMP_PART_OF_EPKT_PAYLOAD [04:04] */
#define BCHP_XPT_MEMDMA_MCPB_CH5_ESCD_CTRL_XPKT_TIMESTAMP_PART_OF_EPKT_PAYLOAD_MASK 0x00000010
#define BCHP_XPT_MEMDMA_MCPB_CH5_ESCD_CTRL_XPKT_TIMESTAMP_PART_OF_EPKT_PAYLOAD_SHIFT 4
#define BCHP_XPT_MEMDMA_MCPB_CH5_ESCD_CTRL_XPKT_TIMESTAMP_PART_OF_EPKT_PAYLOAD_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH5_ESCD_CTRL :: PACKETS_PER_EPKT [03:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH5_ESCD_CTRL_PACKETS_PER_EPKT_MASK   0x0000000f
#define BCHP_XPT_MEMDMA_MCPB_CH5_ESCD_CTRL_PACKETS_PER_EPKT_SHIFT  0
#define BCHP_XPT_MEMDMA_MCPB_CH5_ESCD_CTRL_PACKETS_PER_EPKT_DEFAULT 0x00000007

/***************************************************************************
 *CH6_ESCD_CTRL - Escheduler control for channel 6
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: CH6_ESCD_CTRL :: reserved0 [31:16] */
#define BCHP_XPT_MEMDMA_MCPB_CH6_ESCD_CTRL_reserved0_MASK          0xffff0000
#define BCHP_XPT_MEMDMA_MCPB_CH6_ESCD_CTRL_reserved0_SHIFT         16

/* XPT_MEMDMA_MCPB :: CH6_ESCD_CTRL :: BYTES_PER_EPKT [15:05] */
#define BCHP_XPT_MEMDMA_MCPB_CH6_ESCD_CTRL_BYTES_PER_EPKT_MASK     0x0000ffe0
#define BCHP_XPT_MEMDMA_MCPB_CH6_ESCD_CTRL_BYTES_PER_EPKT_SHIFT    5
#define BCHP_XPT_MEMDMA_MCPB_CH6_ESCD_CTRL_BYTES_PER_EPKT_DEFAULT  0x00000000

/* XPT_MEMDMA_MCPB :: CH6_ESCD_CTRL :: XPKT_TIMESTAMP_PART_OF_EPKT_PAYLOAD [04:04] */
#define BCHP_XPT_MEMDMA_MCPB_CH6_ESCD_CTRL_XPKT_TIMESTAMP_PART_OF_EPKT_PAYLOAD_MASK 0x00000010
#define BCHP_XPT_MEMDMA_MCPB_CH6_ESCD_CTRL_XPKT_TIMESTAMP_PART_OF_EPKT_PAYLOAD_SHIFT 4
#define BCHP_XPT_MEMDMA_MCPB_CH6_ESCD_CTRL_XPKT_TIMESTAMP_PART_OF_EPKT_PAYLOAD_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH6_ESCD_CTRL :: PACKETS_PER_EPKT [03:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH6_ESCD_CTRL_PACKETS_PER_EPKT_MASK   0x0000000f
#define BCHP_XPT_MEMDMA_MCPB_CH6_ESCD_CTRL_PACKETS_PER_EPKT_SHIFT  0
#define BCHP_XPT_MEMDMA_MCPB_CH6_ESCD_CTRL_PACKETS_PER_EPKT_DEFAULT 0x00000007

/***************************************************************************
 *CH7_ESCD_CTRL - Escheduler control for channel 7
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: CH7_ESCD_CTRL :: reserved0 [31:16] */
#define BCHP_XPT_MEMDMA_MCPB_CH7_ESCD_CTRL_reserved0_MASK          0xffff0000
#define BCHP_XPT_MEMDMA_MCPB_CH7_ESCD_CTRL_reserved0_SHIFT         16

/* XPT_MEMDMA_MCPB :: CH7_ESCD_CTRL :: BYTES_PER_EPKT [15:05] */
#define BCHP_XPT_MEMDMA_MCPB_CH7_ESCD_CTRL_BYTES_PER_EPKT_MASK     0x0000ffe0
#define BCHP_XPT_MEMDMA_MCPB_CH7_ESCD_CTRL_BYTES_PER_EPKT_SHIFT    5
#define BCHP_XPT_MEMDMA_MCPB_CH7_ESCD_CTRL_BYTES_PER_EPKT_DEFAULT  0x00000000

/* XPT_MEMDMA_MCPB :: CH7_ESCD_CTRL :: XPKT_TIMESTAMP_PART_OF_EPKT_PAYLOAD [04:04] */
#define BCHP_XPT_MEMDMA_MCPB_CH7_ESCD_CTRL_XPKT_TIMESTAMP_PART_OF_EPKT_PAYLOAD_MASK 0x00000010
#define BCHP_XPT_MEMDMA_MCPB_CH7_ESCD_CTRL_XPKT_TIMESTAMP_PART_OF_EPKT_PAYLOAD_SHIFT 4
#define BCHP_XPT_MEMDMA_MCPB_CH7_ESCD_CTRL_XPKT_TIMESTAMP_PART_OF_EPKT_PAYLOAD_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH7_ESCD_CTRL :: PACKETS_PER_EPKT [03:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH7_ESCD_CTRL_PACKETS_PER_EPKT_MASK   0x0000000f
#define BCHP_XPT_MEMDMA_MCPB_CH7_ESCD_CTRL_PACKETS_PER_EPKT_SHIFT  0
#define BCHP_XPT_MEMDMA_MCPB_CH7_ESCD_CTRL_PACKETS_PER_EPKT_DEFAULT 0x00000007

/***************************************************************************
 *CH8_ESCD_CTRL - Escheduler control for channel 8
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: CH8_ESCD_CTRL :: reserved0 [31:16] */
#define BCHP_XPT_MEMDMA_MCPB_CH8_ESCD_CTRL_reserved0_MASK          0xffff0000
#define BCHP_XPT_MEMDMA_MCPB_CH8_ESCD_CTRL_reserved0_SHIFT         16

/* XPT_MEMDMA_MCPB :: CH8_ESCD_CTRL :: BYTES_PER_EPKT [15:05] */
#define BCHP_XPT_MEMDMA_MCPB_CH8_ESCD_CTRL_BYTES_PER_EPKT_MASK     0x0000ffe0
#define BCHP_XPT_MEMDMA_MCPB_CH8_ESCD_CTRL_BYTES_PER_EPKT_SHIFT    5
#define BCHP_XPT_MEMDMA_MCPB_CH8_ESCD_CTRL_BYTES_PER_EPKT_DEFAULT  0x00000000

/* XPT_MEMDMA_MCPB :: CH8_ESCD_CTRL :: XPKT_TIMESTAMP_PART_OF_EPKT_PAYLOAD [04:04] */
#define BCHP_XPT_MEMDMA_MCPB_CH8_ESCD_CTRL_XPKT_TIMESTAMP_PART_OF_EPKT_PAYLOAD_MASK 0x00000010
#define BCHP_XPT_MEMDMA_MCPB_CH8_ESCD_CTRL_XPKT_TIMESTAMP_PART_OF_EPKT_PAYLOAD_SHIFT 4
#define BCHP_XPT_MEMDMA_MCPB_CH8_ESCD_CTRL_XPKT_TIMESTAMP_PART_OF_EPKT_PAYLOAD_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH8_ESCD_CTRL :: PACKETS_PER_EPKT [03:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH8_ESCD_CTRL_PACKETS_PER_EPKT_MASK   0x0000000f
#define BCHP_XPT_MEMDMA_MCPB_CH8_ESCD_CTRL_PACKETS_PER_EPKT_SHIFT  0
#define BCHP_XPT_MEMDMA_MCPB_CH8_ESCD_CTRL_PACKETS_PER_EPKT_DEFAULT 0x00000007

/***************************************************************************
 *CH9_ESCD_CTRL - Escheduler control for channel 9
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: CH9_ESCD_CTRL :: reserved0 [31:16] */
#define BCHP_XPT_MEMDMA_MCPB_CH9_ESCD_CTRL_reserved0_MASK          0xffff0000
#define BCHP_XPT_MEMDMA_MCPB_CH9_ESCD_CTRL_reserved0_SHIFT         16

/* XPT_MEMDMA_MCPB :: CH9_ESCD_CTRL :: BYTES_PER_EPKT [15:05] */
#define BCHP_XPT_MEMDMA_MCPB_CH9_ESCD_CTRL_BYTES_PER_EPKT_MASK     0x0000ffe0
#define BCHP_XPT_MEMDMA_MCPB_CH9_ESCD_CTRL_BYTES_PER_EPKT_SHIFT    5
#define BCHP_XPT_MEMDMA_MCPB_CH9_ESCD_CTRL_BYTES_PER_EPKT_DEFAULT  0x00000000

/* XPT_MEMDMA_MCPB :: CH9_ESCD_CTRL :: XPKT_TIMESTAMP_PART_OF_EPKT_PAYLOAD [04:04] */
#define BCHP_XPT_MEMDMA_MCPB_CH9_ESCD_CTRL_XPKT_TIMESTAMP_PART_OF_EPKT_PAYLOAD_MASK 0x00000010
#define BCHP_XPT_MEMDMA_MCPB_CH9_ESCD_CTRL_XPKT_TIMESTAMP_PART_OF_EPKT_PAYLOAD_SHIFT 4
#define BCHP_XPT_MEMDMA_MCPB_CH9_ESCD_CTRL_XPKT_TIMESTAMP_PART_OF_EPKT_PAYLOAD_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH9_ESCD_CTRL :: PACKETS_PER_EPKT [03:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH9_ESCD_CTRL_PACKETS_PER_EPKT_MASK   0x0000000f
#define BCHP_XPT_MEMDMA_MCPB_CH9_ESCD_CTRL_PACKETS_PER_EPKT_SHIFT  0
#define BCHP_XPT_MEMDMA_MCPB_CH9_ESCD_CTRL_PACKETS_PER_EPKT_DEFAULT 0x00000007

/***************************************************************************
 *CH10_ESCD_CTRL - Escheduler control for channel 10
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: CH10_ESCD_CTRL :: reserved0 [31:16] */
#define BCHP_XPT_MEMDMA_MCPB_CH10_ESCD_CTRL_reserved0_MASK         0xffff0000
#define BCHP_XPT_MEMDMA_MCPB_CH10_ESCD_CTRL_reserved0_SHIFT        16

/* XPT_MEMDMA_MCPB :: CH10_ESCD_CTRL :: BYTES_PER_EPKT [15:05] */
#define BCHP_XPT_MEMDMA_MCPB_CH10_ESCD_CTRL_BYTES_PER_EPKT_MASK    0x0000ffe0
#define BCHP_XPT_MEMDMA_MCPB_CH10_ESCD_CTRL_BYTES_PER_EPKT_SHIFT   5
#define BCHP_XPT_MEMDMA_MCPB_CH10_ESCD_CTRL_BYTES_PER_EPKT_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH10_ESCD_CTRL :: XPKT_TIMESTAMP_PART_OF_EPKT_PAYLOAD [04:04] */
#define BCHP_XPT_MEMDMA_MCPB_CH10_ESCD_CTRL_XPKT_TIMESTAMP_PART_OF_EPKT_PAYLOAD_MASK 0x00000010
#define BCHP_XPT_MEMDMA_MCPB_CH10_ESCD_CTRL_XPKT_TIMESTAMP_PART_OF_EPKT_PAYLOAD_SHIFT 4
#define BCHP_XPT_MEMDMA_MCPB_CH10_ESCD_CTRL_XPKT_TIMESTAMP_PART_OF_EPKT_PAYLOAD_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH10_ESCD_CTRL :: PACKETS_PER_EPKT [03:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH10_ESCD_CTRL_PACKETS_PER_EPKT_MASK  0x0000000f
#define BCHP_XPT_MEMDMA_MCPB_CH10_ESCD_CTRL_PACKETS_PER_EPKT_SHIFT 0
#define BCHP_XPT_MEMDMA_MCPB_CH10_ESCD_CTRL_PACKETS_PER_EPKT_DEFAULT 0x00000007

/***************************************************************************
 *CH11_ESCD_CTRL - Escheduler control for channel 11
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: CH11_ESCD_CTRL :: reserved0 [31:16] */
#define BCHP_XPT_MEMDMA_MCPB_CH11_ESCD_CTRL_reserved0_MASK         0xffff0000
#define BCHP_XPT_MEMDMA_MCPB_CH11_ESCD_CTRL_reserved0_SHIFT        16

/* XPT_MEMDMA_MCPB :: CH11_ESCD_CTRL :: BYTES_PER_EPKT [15:05] */
#define BCHP_XPT_MEMDMA_MCPB_CH11_ESCD_CTRL_BYTES_PER_EPKT_MASK    0x0000ffe0
#define BCHP_XPT_MEMDMA_MCPB_CH11_ESCD_CTRL_BYTES_PER_EPKT_SHIFT   5
#define BCHP_XPT_MEMDMA_MCPB_CH11_ESCD_CTRL_BYTES_PER_EPKT_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH11_ESCD_CTRL :: XPKT_TIMESTAMP_PART_OF_EPKT_PAYLOAD [04:04] */
#define BCHP_XPT_MEMDMA_MCPB_CH11_ESCD_CTRL_XPKT_TIMESTAMP_PART_OF_EPKT_PAYLOAD_MASK 0x00000010
#define BCHP_XPT_MEMDMA_MCPB_CH11_ESCD_CTRL_XPKT_TIMESTAMP_PART_OF_EPKT_PAYLOAD_SHIFT 4
#define BCHP_XPT_MEMDMA_MCPB_CH11_ESCD_CTRL_XPKT_TIMESTAMP_PART_OF_EPKT_PAYLOAD_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH11_ESCD_CTRL :: PACKETS_PER_EPKT [03:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH11_ESCD_CTRL_PACKETS_PER_EPKT_MASK  0x0000000f
#define BCHP_XPT_MEMDMA_MCPB_CH11_ESCD_CTRL_PACKETS_PER_EPKT_SHIFT 0
#define BCHP_XPT_MEMDMA_MCPB_CH11_ESCD_CTRL_PACKETS_PER_EPKT_DEFAULT 0x00000007

/***************************************************************************
 *CH12_ESCD_CTRL - Escheduler control for channel 12
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: CH12_ESCD_CTRL :: reserved0 [31:16] */
#define BCHP_XPT_MEMDMA_MCPB_CH12_ESCD_CTRL_reserved0_MASK         0xffff0000
#define BCHP_XPT_MEMDMA_MCPB_CH12_ESCD_CTRL_reserved0_SHIFT        16

/* XPT_MEMDMA_MCPB :: CH12_ESCD_CTRL :: BYTES_PER_EPKT [15:05] */
#define BCHP_XPT_MEMDMA_MCPB_CH12_ESCD_CTRL_BYTES_PER_EPKT_MASK    0x0000ffe0
#define BCHP_XPT_MEMDMA_MCPB_CH12_ESCD_CTRL_BYTES_PER_EPKT_SHIFT   5
#define BCHP_XPT_MEMDMA_MCPB_CH12_ESCD_CTRL_BYTES_PER_EPKT_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH12_ESCD_CTRL :: XPKT_TIMESTAMP_PART_OF_EPKT_PAYLOAD [04:04] */
#define BCHP_XPT_MEMDMA_MCPB_CH12_ESCD_CTRL_XPKT_TIMESTAMP_PART_OF_EPKT_PAYLOAD_MASK 0x00000010
#define BCHP_XPT_MEMDMA_MCPB_CH12_ESCD_CTRL_XPKT_TIMESTAMP_PART_OF_EPKT_PAYLOAD_SHIFT 4
#define BCHP_XPT_MEMDMA_MCPB_CH12_ESCD_CTRL_XPKT_TIMESTAMP_PART_OF_EPKT_PAYLOAD_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH12_ESCD_CTRL :: PACKETS_PER_EPKT [03:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH12_ESCD_CTRL_PACKETS_PER_EPKT_MASK  0x0000000f
#define BCHP_XPT_MEMDMA_MCPB_CH12_ESCD_CTRL_PACKETS_PER_EPKT_SHIFT 0
#define BCHP_XPT_MEMDMA_MCPB_CH12_ESCD_CTRL_PACKETS_PER_EPKT_DEFAULT 0x00000007

/***************************************************************************
 *CH13_ESCD_CTRL - Escheduler control for channel 13
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: CH13_ESCD_CTRL :: reserved0 [31:16] */
#define BCHP_XPT_MEMDMA_MCPB_CH13_ESCD_CTRL_reserved0_MASK         0xffff0000
#define BCHP_XPT_MEMDMA_MCPB_CH13_ESCD_CTRL_reserved0_SHIFT        16

/* XPT_MEMDMA_MCPB :: CH13_ESCD_CTRL :: BYTES_PER_EPKT [15:05] */
#define BCHP_XPT_MEMDMA_MCPB_CH13_ESCD_CTRL_BYTES_PER_EPKT_MASK    0x0000ffe0
#define BCHP_XPT_MEMDMA_MCPB_CH13_ESCD_CTRL_BYTES_PER_EPKT_SHIFT   5
#define BCHP_XPT_MEMDMA_MCPB_CH13_ESCD_CTRL_BYTES_PER_EPKT_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH13_ESCD_CTRL :: XPKT_TIMESTAMP_PART_OF_EPKT_PAYLOAD [04:04] */
#define BCHP_XPT_MEMDMA_MCPB_CH13_ESCD_CTRL_XPKT_TIMESTAMP_PART_OF_EPKT_PAYLOAD_MASK 0x00000010
#define BCHP_XPT_MEMDMA_MCPB_CH13_ESCD_CTRL_XPKT_TIMESTAMP_PART_OF_EPKT_PAYLOAD_SHIFT 4
#define BCHP_XPT_MEMDMA_MCPB_CH13_ESCD_CTRL_XPKT_TIMESTAMP_PART_OF_EPKT_PAYLOAD_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH13_ESCD_CTRL :: PACKETS_PER_EPKT [03:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH13_ESCD_CTRL_PACKETS_PER_EPKT_MASK  0x0000000f
#define BCHP_XPT_MEMDMA_MCPB_CH13_ESCD_CTRL_PACKETS_PER_EPKT_SHIFT 0
#define BCHP_XPT_MEMDMA_MCPB_CH13_ESCD_CTRL_PACKETS_PER_EPKT_DEFAULT 0x00000007

/***************************************************************************
 *CH14_ESCD_CTRL - Escheduler control for channel 14
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: CH14_ESCD_CTRL :: reserved0 [31:16] */
#define BCHP_XPT_MEMDMA_MCPB_CH14_ESCD_CTRL_reserved0_MASK         0xffff0000
#define BCHP_XPT_MEMDMA_MCPB_CH14_ESCD_CTRL_reserved0_SHIFT        16

/* XPT_MEMDMA_MCPB :: CH14_ESCD_CTRL :: BYTES_PER_EPKT [15:05] */
#define BCHP_XPT_MEMDMA_MCPB_CH14_ESCD_CTRL_BYTES_PER_EPKT_MASK    0x0000ffe0
#define BCHP_XPT_MEMDMA_MCPB_CH14_ESCD_CTRL_BYTES_PER_EPKT_SHIFT   5
#define BCHP_XPT_MEMDMA_MCPB_CH14_ESCD_CTRL_BYTES_PER_EPKT_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH14_ESCD_CTRL :: XPKT_TIMESTAMP_PART_OF_EPKT_PAYLOAD [04:04] */
#define BCHP_XPT_MEMDMA_MCPB_CH14_ESCD_CTRL_XPKT_TIMESTAMP_PART_OF_EPKT_PAYLOAD_MASK 0x00000010
#define BCHP_XPT_MEMDMA_MCPB_CH14_ESCD_CTRL_XPKT_TIMESTAMP_PART_OF_EPKT_PAYLOAD_SHIFT 4
#define BCHP_XPT_MEMDMA_MCPB_CH14_ESCD_CTRL_XPKT_TIMESTAMP_PART_OF_EPKT_PAYLOAD_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH14_ESCD_CTRL :: PACKETS_PER_EPKT [03:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH14_ESCD_CTRL_PACKETS_PER_EPKT_MASK  0x0000000f
#define BCHP_XPT_MEMDMA_MCPB_CH14_ESCD_CTRL_PACKETS_PER_EPKT_SHIFT 0
#define BCHP_XPT_MEMDMA_MCPB_CH14_ESCD_CTRL_PACKETS_PER_EPKT_DEFAULT 0x00000007

/***************************************************************************
 *CH15_ESCD_CTRL - Escheduler control for channel 15
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: CH15_ESCD_CTRL :: reserved0 [31:16] */
#define BCHP_XPT_MEMDMA_MCPB_CH15_ESCD_CTRL_reserved0_MASK         0xffff0000
#define BCHP_XPT_MEMDMA_MCPB_CH15_ESCD_CTRL_reserved0_SHIFT        16

/* XPT_MEMDMA_MCPB :: CH15_ESCD_CTRL :: BYTES_PER_EPKT [15:05] */
#define BCHP_XPT_MEMDMA_MCPB_CH15_ESCD_CTRL_BYTES_PER_EPKT_MASK    0x0000ffe0
#define BCHP_XPT_MEMDMA_MCPB_CH15_ESCD_CTRL_BYTES_PER_EPKT_SHIFT   5
#define BCHP_XPT_MEMDMA_MCPB_CH15_ESCD_CTRL_BYTES_PER_EPKT_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH15_ESCD_CTRL :: XPKT_TIMESTAMP_PART_OF_EPKT_PAYLOAD [04:04] */
#define BCHP_XPT_MEMDMA_MCPB_CH15_ESCD_CTRL_XPKT_TIMESTAMP_PART_OF_EPKT_PAYLOAD_MASK 0x00000010
#define BCHP_XPT_MEMDMA_MCPB_CH15_ESCD_CTRL_XPKT_TIMESTAMP_PART_OF_EPKT_PAYLOAD_SHIFT 4
#define BCHP_XPT_MEMDMA_MCPB_CH15_ESCD_CTRL_XPKT_TIMESTAMP_PART_OF_EPKT_PAYLOAD_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH15_ESCD_CTRL :: PACKETS_PER_EPKT [03:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH15_ESCD_CTRL_PACKETS_PER_EPKT_MASK  0x0000000f
#define BCHP_XPT_MEMDMA_MCPB_CH15_ESCD_CTRL_PACKETS_PER_EPKT_SHIFT 0
#define BCHP_XPT_MEMDMA_MCPB_CH15_ESCD_CTRL_PACKETS_PER_EPKT_DEFAULT 0x00000007

/***************************************************************************
 *CH16_ESCD_CTRL - Escheduler control for channel 16
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: CH16_ESCD_CTRL :: reserved0 [31:16] */
#define BCHP_XPT_MEMDMA_MCPB_CH16_ESCD_CTRL_reserved0_MASK         0xffff0000
#define BCHP_XPT_MEMDMA_MCPB_CH16_ESCD_CTRL_reserved0_SHIFT        16

/* XPT_MEMDMA_MCPB :: CH16_ESCD_CTRL :: BYTES_PER_EPKT [15:05] */
#define BCHP_XPT_MEMDMA_MCPB_CH16_ESCD_CTRL_BYTES_PER_EPKT_MASK    0x0000ffe0
#define BCHP_XPT_MEMDMA_MCPB_CH16_ESCD_CTRL_BYTES_PER_EPKT_SHIFT   5
#define BCHP_XPT_MEMDMA_MCPB_CH16_ESCD_CTRL_BYTES_PER_EPKT_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH16_ESCD_CTRL :: XPKT_TIMESTAMP_PART_OF_EPKT_PAYLOAD [04:04] */
#define BCHP_XPT_MEMDMA_MCPB_CH16_ESCD_CTRL_XPKT_TIMESTAMP_PART_OF_EPKT_PAYLOAD_MASK 0x00000010
#define BCHP_XPT_MEMDMA_MCPB_CH16_ESCD_CTRL_XPKT_TIMESTAMP_PART_OF_EPKT_PAYLOAD_SHIFT 4
#define BCHP_XPT_MEMDMA_MCPB_CH16_ESCD_CTRL_XPKT_TIMESTAMP_PART_OF_EPKT_PAYLOAD_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH16_ESCD_CTRL :: PACKETS_PER_EPKT [03:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH16_ESCD_CTRL_PACKETS_PER_EPKT_MASK  0x0000000f
#define BCHP_XPT_MEMDMA_MCPB_CH16_ESCD_CTRL_PACKETS_PER_EPKT_SHIFT 0
#define BCHP_XPT_MEMDMA_MCPB_CH16_ESCD_CTRL_PACKETS_PER_EPKT_DEFAULT 0x00000007

/***************************************************************************
 *CH17_ESCD_CTRL - Escheduler control for channel 17
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: CH17_ESCD_CTRL :: reserved0 [31:16] */
#define BCHP_XPT_MEMDMA_MCPB_CH17_ESCD_CTRL_reserved0_MASK         0xffff0000
#define BCHP_XPT_MEMDMA_MCPB_CH17_ESCD_CTRL_reserved0_SHIFT        16

/* XPT_MEMDMA_MCPB :: CH17_ESCD_CTRL :: BYTES_PER_EPKT [15:05] */
#define BCHP_XPT_MEMDMA_MCPB_CH17_ESCD_CTRL_BYTES_PER_EPKT_MASK    0x0000ffe0
#define BCHP_XPT_MEMDMA_MCPB_CH17_ESCD_CTRL_BYTES_PER_EPKT_SHIFT   5
#define BCHP_XPT_MEMDMA_MCPB_CH17_ESCD_CTRL_BYTES_PER_EPKT_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH17_ESCD_CTRL :: XPKT_TIMESTAMP_PART_OF_EPKT_PAYLOAD [04:04] */
#define BCHP_XPT_MEMDMA_MCPB_CH17_ESCD_CTRL_XPKT_TIMESTAMP_PART_OF_EPKT_PAYLOAD_MASK 0x00000010
#define BCHP_XPT_MEMDMA_MCPB_CH17_ESCD_CTRL_XPKT_TIMESTAMP_PART_OF_EPKT_PAYLOAD_SHIFT 4
#define BCHP_XPT_MEMDMA_MCPB_CH17_ESCD_CTRL_XPKT_TIMESTAMP_PART_OF_EPKT_PAYLOAD_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH17_ESCD_CTRL :: PACKETS_PER_EPKT [03:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH17_ESCD_CTRL_PACKETS_PER_EPKT_MASK  0x0000000f
#define BCHP_XPT_MEMDMA_MCPB_CH17_ESCD_CTRL_PACKETS_PER_EPKT_SHIFT 0
#define BCHP_XPT_MEMDMA_MCPB_CH17_ESCD_CTRL_PACKETS_PER_EPKT_DEFAULT 0x00000007

/***************************************************************************
 *CH18_ESCD_CTRL - Escheduler control for channel 18
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: CH18_ESCD_CTRL :: reserved0 [31:16] */
#define BCHP_XPT_MEMDMA_MCPB_CH18_ESCD_CTRL_reserved0_MASK         0xffff0000
#define BCHP_XPT_MEMDMA_MCPB_CH18_ESCD_CTRL_reserved0_SHIFT        16

/* XPT_MEMDMA_MCPB :: CH18_ESCD_CTRL :: BYTES_PER_EPKT [15:05] */
#define BCHP_XPT_MEMDMA_MCPB_CH18_ESCD_CTRL_BYTES_PER_EPKT_MASK    0x0000ffe0
#define BCHP_XPT_MEMDMA_MCPB_CH18_ESCD_CTRL_BYTES_PER_EPKT_SHIFT   5
#define BCHP_XPT_MEMDMA_MCPB_CH18_ESCD_CTRL_BYTES_PER_EPKT_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH18_ESCD_CTRL :: XPKT_TIMESTAMP_PART_OF_EPKT_PAYLOAD [04:04] */
#define BCHP_XPT_MEMDMA_MCPB_CH18_ESCD_CTRL_XPKT_TIMESTAMP_PART_OF_EPKT_PAYLOAD_MASK 0x00000010
#define BCHP_XPT_MEMDMA_MCPB_CH18_ESCD_CTRL_XPKT_TIMESTAMP_PART_OF_EPKT_PAYLOAD_SHIFT 4
#define BCHP_XPT_MEMDMA_MCPB_CH18_ESCD_CTRL_XPKT_TIMESTAMP_PART_OF_EPKT_PAYLOAD_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH18_ESCD_CTRL :: PACKETS_PER_EPKT [03:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH18_ESCD_CTRL_PACKETS_PER_EPKT_MASK  0x0000000f
#define BCHP_XPT_MEMDMA_MCPB_CH18_ESCD_CTRL_PACKETS_PER_EPKT_SHIFT 0
#define BCHP_XPT_MEMDMA_MCPB_CH18_ESCD_CTRL_PACKETS_PER_EPKT_DEFAULT 0x00000007

/***************************************************************************
 *CH19_ESCD_CTRL - Escheduler control for channel 19
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: CH19_ESCD_CTRL :: reserved0 [31:16] */
#define BCHP_XPT_MEMDMA_MCPB_CH19_ESCD_CTRL_reserved0_MASK         0xffff0000
#define BCHP_XPT_MEMDMA_MCPB_CH19_ESCD_CTRL_reserved0_SHIFT        16

/* XPT_MEMDMA_MCPB :: CH19_ESCD_CTRL :: BYTES_PER_EPKT [15:05] */
#define BCHP_XPT_MEMDMA_MCPB_CH19_ESCD_CTRL_BYTES_PER_EPKT_MASK    0x0000ffe0
#define BCHP_XPT_MEMDMA_MCPB_CH19_ESCD_CTRL_BYTES_PER_EPKT_SHIFT   5
#define BCHP_XPT_MEMDMA_MCPB_CH19_ESCD_CTRL_BYTES_PER_EPKT_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH19_ESCD_CTRL :: XPKT_TIMESTAMP_PART_OF_EPKT_PAYLOAD [04:04] */
#define BCHP_XPT_MEMDMA_MCPB_CH19_ESCD_CTRL_XPKT_TIMESTAMP_PART_OF_EPKT_PAYLOAD_MASK 0x00000010
#define BCHP_XPT_MEMDMA_MCPB_CH19_ESCD_CTRL_XPKT_TIMESTAMP_PART_OF_EPKT_PAYLOAD_SHIFT 4
#define BCHP_XPT_MEMDMA_MCPB_CH19_ESCD_CTRL_XPKT_TIMESTAMP_PART_OF_EPKT_PAYLOAD_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH19_ESCD_CTRL :: PACKETS_PER_EPKT [03:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH19_ESCD_CTRL_PACKETS_PER_EPKT_MASK  0x0000000f
#define BCHP_XPT_MEMDMA_MCPB_CH19_ESCD_CTRL_PACKETS_PER_EPKT_SHIFT 0
#define BCHP_XPT_MEMDMA_MCPB_CH19_ESCD_CTRL_PACKETS_PER_EPKT_DEFAULT 0x00000007

/***************************************************************************
 *CH20_ESCD_CTRL - Escheduler control for channel 20
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: CH20_ESCD_CTRL :: reserved0 [31:16] */
#define BCHP_XPT_MEMDMA_MCPB_CH20_ESCD_CTRL_reserved0_MASK         0xffff0000
#define BCHP_XPT_MEMDMA_MCPB_CH20_ESCD_CTRL_reserved0_SHIFT        16

/* XPT_MEMDMA_MCPB :: CH20_ESCD_CTRL :: BYTES_PER_EPKT [15:05] */
#define BCHP_XPT_MEMDMA_MCPB_CH20_ESCD_CTRL_BYTES_PER_EPKT_MASK    0x0000ffe0
#define BCHP_XPT_MEMDMA_MCPB_CH20_ESCD_CTRL_BYTES_PER_EPKT_SHIFT   5
#define BCHP_XPT_MEMDMA_MCPB_CH20_ESCD_CTRL_BYTES_PER_EPKT_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH20_ESCD_CTRL :: XPKT_TIMESTAMP_PART_OF_EPKT_PAYLOAD [04:04] */
#define BCHP_XPT_MEMDMA_MCPB_CH20_ESCD_CTRL_XPKT_TIMESTAMP_PART_OF_EPKT_PAYLOAD_MASK 0x00000010
#define BCHP_XPT_MEMDMA_MCPB_CH20_ESCD_CTRL_XPKT_TIMESTAMP_PART_OF_EPKT_PAYLOAD_SHIFT 4
#define BCHP_XPT_MEMDMA_MCPB_CH20_ESCD_CTRL_XPKT_TIMESTAMP_PART_OF_EPKT_PAYLOAD_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH20_ESCD_CTRL :: PACKETS_PER_EPKT [03:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH20_ESCD_CTRL_PACKETS_PER_EPKT_MASK  0x0000000f
#define BCHP_XPT_MEMDMA_MCPB_CH20_ESCD_CTRL_PACKETS_PER_EPKT_SHIFT 0
#define BCHP_XPT_MEMDMA_MCPB_CH20_ESCD_CTRL_PACKETS_PER_EPKT_DEFAULT 0x00000007

/***************************************************************************
 *CH21_ESCD_CTRL - Escheduler control for channel 21
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: CH21_ESCD_CTRL :: reserved0 [31:16] */
#define BCHP_XPT_MEMDMA_MCPB_CH21_ESCD_CTRL_reserved0_MASK         0xffff0000
#define BCHP_XPT_MEMDMA_MCPB_CH21_ESCD_CTRL_reserved0_SHIFT        16

/* XPT_MEMDMA_MCPB :: CH21_ESCD_CTRL :: BYTES_PER_EPKT [15:05] */
#define BCHP_XPT_MEMDMA_MCPB_CH21_ESCD_CTRL_BYTES_PER_EPKT_MASK    0x0000ffe0
#define BCHP_XPT_MEMDMA_MCPB_CH21_ESCD_CTRL_BYTES_PER_EPKT_SHIFT   5
#define BCHP_XPT_MEMDMA_MCPB_CH21_ESCD_CTRL_BYTES_PER_EPKT_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH21_ESCD_CTRL :: XPKT_TIMESTAMP_PART_OF_EPKT_PAYLOAD [04:04] */
#define BCHP_XPT_MEMDMA_MCPB_CH21_ESCD_CTRL_XPKT_TIMESTAMP_PART_OF_EPKT_PAYLOAD_MASK 0x00000010
#define BCHP_XPT_MEMDMA_MCPB_CH21_ESCD_CTRL_XPKT_TIMESTAMP_PART_OF_EPKT_PAYLOAD_SHIFT 4
#define BCHP_XPT_MEMDMA_MCPB_CH21_ESCD_CTRL_XPKT_TIMESTAMP_PART_OF_EPKT_PAYLOAD_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH21_ESCD_CTRL :: PACKETS_PER_EPKT [03:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH21_ESCD_CTRL_PACKETS_PER_EPKT_MASK  0x0000000f
#define BCHP_XPT_MEMDMA_MCPB_CH21_ESCD_CTRL_PACKETS_PER_EPKT_SHIFT 0
#define BCHP_XPT_MEMDMA_MCPB_CH21_ESCD_CTRL_PACKETS_PER_EPKT_DEFAULT 0x00000007

/***************************************************************************
 *CH22_ESCD_CTRL - Escheduler control for channel 22
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: CH22_ESCD_CTRL :: reserved0 [31:16] */
#define BCHP_XPT_MEMDMA_MCPB_CH22_ESCD_CTRL_reserved0_MASK         0xffff0000
#define BCHP_XPT_MEMDMA_MCPB_CH22_ESCD_CTRL_reserved0_SHIFT        16

/* XPT_MEMDMA_MCPB :: CH22_ESCD_CTRL :: BYTES_PER_EPKT [15:05] */
#define BCHP_XPT_MEMDMA_MCPB_CH22_ESCD_CTRL_BYTES_PER_EPKT_MASK    0x0000ffe0
#define BCHP_XPT_MEMDMA_MCPB_CH22_ESCD_CTRL_BYTES_PER_EPKT_SHIFT   5
#define BCHP_XPT_MEMDMA_MCPB_CH22_ESCD_CTRL_BYTES_PER_EPKT_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH22_ESCD_CTRL :: XPKT_TIMESTAMP_PART_OF_EPKT_PAYLOAD [04:04] */
#define BCHP_XPT_MEMDMA_MCPB_CH22_ESCD_CTRL_XPKT_TIMESTAMP_PART_OF_EPKT_PAYLOAD_MASK 0x00000010
#define BCHP_XPT_MEMDMA_MCPB_CH22_ESCD_CTRL_XPKT_TIMESTAMP_PART_OF_EPKT_PAYLOAD_SHIFT 4
#define BCHP_XPT_MEMDMA_MCPB_CH22_ESCD_CTRL_XPKT_TIMESTAMP_PART_OF_EPKT_PAYLOAD_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH22_ESCD_CTRL :: PACKETS_PER_EPKT [03:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH22_ESCD_CTRL_PACKETS_PER_EPKT_MASK  0x0000000f
#define BCHP_XPT_MEMDMA_MCPB_CH22_ESCD_CTRL_PACKETS_PER_EPKT_SHIFT 0
#define BCHP_XPT_MEMDMA_MCPB_CH22_ESCD_CTRL_PACKETS_PER_EPKT_DEFAULT 0x00000007

/***************************************************************************
 *CH23_ESCD_CTRL - Escheduler control for channel 23
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: CH23_ESCD_CTRL :: reserved0 [31:16] */
#define BCHP_XPT_MEMDMA_MCPB_CH23_ESCD_CTRL_reserved0_MASK         0xffff0000
#define BCHP_XPT_MEMDMA_MCPB_CH23_ESCD_CTRL_reserved0_SHIFT        16

/* XPT_MEMDMA_MCPB :: CH23_ESCD_CTRL :: BYTES_PER_EPKT [15:05] */
#define BCHP_XPT_MEMDMA_MCPB_CH23_ESCD_CTRL_BYTES_PER_EPKT_MASK    0x0000ffe0
#define BCHP_XPT_MEMDMA_MCPB_CH23_ESCD_CTRL_BYTES_PER_EPKT_SHIFT   5
#define BCHP_XPT_MEMDMA_MCPB_CH23_ESCD_CTRL_BYTES_PER_EPKT_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH23_ESCD_CTRL :: XPKT_TIMESTAMP_PART_OF_EPKT_PAYLOAD [04:04] */
#define BCHP_XPT_MEMDMA_MCPB_CH23_ESCD_CTRL_XPKT_TIMESTAMP_PART_OF_EPKT_PAYLOAD_MASK 0x00000010
#define BCHP_XPT_MEMDMA_MCPB_CH23_ESCD_CTRL_XPKT_TIMESTAMP_PART_OF_EPKT_PAYLOAD_SHIFT 4
#define BCHP_XPT_MEMDMA_MCPB_CH23_ESCD_CTRL_XPKT_TIMESTAMP_PART_OF_EPKT_PAYLOAD_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH23_ESCD_CTRL :: PACKETS_PER_EPKT [03:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH23_ESCD_CTRL_PACKETS_PER_EPKT_MASK  0x0000000f
#define BCHP_XPT_MEMDMA_MCPB_CH23_ESCD_CTRL_PACKETS_PER_EPKT_SHIFT 0
#define BCHP_XPT_MEMDMA_MCPB_CH23_ESCD_CTRL_PACKETS_PER_EPKT_DEFAULT 0x00000007

/***************************************************************************
 *CH24_ESCD_CTRL - Escheduler control for channel 24
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: CH24_ESCD_CTRL :: reserved0 [31:16] */
#define BCHP_XPT_MEMDMA_MCPB_CH24_ESCD_CTRL_reserved0_MASK         0xffff0000
#define BCHP_XPT_MEMDMA_MCPB_CH24_ESCD_CTRL_reserved0_SHIFT        16

/* XPT_MEMDMA_MCPB :: CH24_ESCD_CTRL :: BYTES_PER_EPKT [15:05] */
#define BCHP_XPT_MEMDMA_MCPB_CH24_ESCD_CTRL_BYTES_PER_EPKT_MASK    0x0000ffe0
#define BCHP_XPT_MEMDMA_MCPB_CH24_ESCD_CTRL_BYTES_PER_EPKT_SHIFT   5
#define BCHP_XPT_MEMDMA_MCPB_CH24_ESCD_CTRL_BYTES_PER_EPKT_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH24_ESCD_CTRL :: XPKT_TIMESTAMP_PART_OF_EPKT_PAYLOAD [04:04] */
#define BCHP_XPT_MEMDMA_MCPB_CH24_ESCD_CTRL_XPKT_TIMESTAMP_PART_OF_EPKT_PAYLOAD_MASK 0x00000010
#define BCHP_XPT_MEMDMA_MCPB_CH24_ESCD_CTRL_XPKT_TIMESTAMP_PART_OF_EPKT_PAYLOAD_SHIFT 4
#define BCHP_XPT_MEMDMA_MCPB_CH24_ESCD_CTRL_XPKT_TIMESTAMP_PART_OF_EPKT_PAYLOAD_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH24_ESCD_CTRL :: PACKETS_PER_EPKT [03:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH24_ESCD_CTRL_PACKETS_PER_EPKT_MASK  0x0000000f
#define BCHP_XPT_MEMDMA_MCPB_CH24_ESCD_CTRL_PACKETS_PER_EPKT_SHIFT 0
#define BCHP_XPT_MEMDMA_MCPB_CH24_ESCD_CTRL_PACKETS_PER_EPKT_DEFAULT 0x00000007

/***************************************************************************
 *CH25_ESCD_CTRL - Escheduler control for channel 25
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: CH25_ESCD_CTRL :: reserved0 [31:16] */
#define BCHP_XPT_MEMDMA_MCPB_CH25_ESCD_CTRL_reserved0_MASK         0xffff0000
#define BCHP_XPT_MEMDMA_MCPB_CH25_ESCD_CTRL_reserved0_SHIFT        16

/* XPT_MEMDMA_MCPB :: CH25_ESCD_CTRL :: BYTES_PER_EPKT [15:05] */
#define BCHP_XPT_MEMDMA_MCPB_CH25_ESCD_CTRL_BYTES_PER_EPKT_MASK    0x0000ffe0
#define BCHP_XPT_MEMDMA_MCPB_CH25_ESCD_CTRL_BYTES_PER_EPKT_SHIFT   5
#define BCHP_XPT_MEMDMA_MCPB_CH25_ESCD_CTRL_BYTES_PER_EPKT_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH25_ESCD_CTRL :: XPKT_TIMESTAMP_PART_OF_EPKT_PAYLOAD [04:04] */
#define BCHP_XPT_MEMDMA_MCPB_CH25_ESCD_CTRL_XPKT_TIMESTAMP_PART_OF_EPKT_PAYLOAD_MASK 0x00000010
#define BCHP_XPT_MEMDMA_MCPB_CH25_ESCD_CTRL_XPKT_TIMESTAMP_PART_OF_EPKT_PAYLOAD_SHIFT 4
#define BCHP_XPT_MEMDMA_MCPB_CH25_ESCD_CTRL_XPKT_TIMESTAMP_PART_OF_EPKT_PAYLOAD_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH25_ESCD_CTRL :: PACKETS_PER_EPKT [03:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH25_ESCD_CTRL_PACKETS_PER_EPKT_MASK  0x0000000f
#define BCHP_XPT_MEMDMA_MCPB_CH25_ESCD_CTRL_PACKETS_PER_EPKT_SHIFT 0
#define BCHP_XPT_MEMDMA_MCPB_CH25_ESCD_CTRL_PACKETS_PER_EPKT_DEFAULT 0x00000007

/***************************************************************************
 *CH26_ESCD_CTRL - Escheduler control for channel 26
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: CH26_ESCD_CTRL :: reserved0 [31:16] */
#define BCHP_XPT_MEMDMA_MCPB_CH26_ESCD_CTRL_reserved0_MASK         0xffff0000
#define BCHP_XPT_MEMDMA_MCPB_CH26_ESCD_CTRL_reserved0_SHIFT        16

/* XPT_MEMDMA_MCPB :: CH26_ESCD_CTRL :: BYTES_PER_EPKT [15:05] */
#define BCHP_XPT_MEMDMA_MCPB_CH26_ESCD_CTRL_BYTES_PER_EPKT_MASK    0x0000ffe0
#define BCHP_XPT_MEMDMA_MCPB_CH26_ESCD_CTRL_BYTES_PER_EPKT_SHIFT   5
#define BCHP_XPT_MEMDMA_MCPB_CH26_ESCD_CTRL_BYTES_PER_EPKT_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH26_ESCD_CTRL :: XPKT_TIMESTAMP_PART_OF_EPKT_PAYLOAD [04:04] */
#define BCHP_XPT_MEMDMA_MCPB_CH26_ESCD_CTRL_XPKT_TIMESTAMP_PART_OF_EPKT_PAYLOAD_MASK 0x00000010
#define BCHP_XPT_MEMDMA_MCPB_CH26_ESCD_CTRL_XPKT_TIMESTAMP_PART_OF_EPKT_PAYLOAD_SHIFT 4
#define BCHP_XPT_MEMDMA_MCPB_CH26_ESCD_CTRL_XPKT_TIMESTAMP_PART_OF_EPKT_PAYLOAD_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH26_ESCD_CTRL :: PACKETS_PER_EPKT [03:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH26_ESCD_CTRL_PACKETS_PER_EPKT_MASK  0x0000000f
#define BCHP_XPT_MEMDMA_MCPB_CH26_ESCD_CTRL_PACKETS_PER_EPKT_SHIFT 0
#define BCHP_XPT_MEMDMA_MCPB_CH26_ESCD_CTRL_PACKETS_PER_EPKT_DEFAULT 0x00000007

/***************************************************************************
 *CH27_ESCD_CTRL - Escheduler control for channel 27
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: CH27_ESCD_CTRL :: reserved0 [31:16] */
#define BCHP_XPT_MEMDMA_MCPB_CH27_ESCD_CTRL_reserved0_MASK         0xffff0000
#define BCHP_XPT_MEMDMA_MCPB_CH27_ESCD_CTRL_reserved0_SHIFT        16

/* XPT_MEMDMA_MCPB :: CH27_ESCD_CTRL :: BYTES_PER_EPKT [15:05] */
#define BCHP_XPT_MEMDMA_MCPB_CH27_ESCD_CTRL_BYTES_PER_EPKT_MASK    0x0000ffe0
#define BCHP_XPT_MEMDMA_MCPB_CH27_ESCD_CTRL_BYTES_PER_EPKT_SHIFT   5
#define BCHP_XPT_MEMDMA_MCPB_CH27_ESCD_CTRL_BYTES_PER_EPKT_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH27_ESCD_CTRL :: XPKT_TIMESTAMP_PART_OF_EPKT_PAYLOAD [04:04] */
#define BCHP_XPT_MEMDMA_MCPB_CH27_ESCD_CTRL_XPKT_TIMESTAMP_PART_OF_EPKT_PAYLOAD_MASK 0x00000010
#define BCHP_XPT_MEMDMA_MCPB_CH27_ESCD_CTRL_XPKT_TIMESTAMP_PART_OF_EPKT_PAYLOAD_SHIFT 4
#define BCHP_XPT_MEMDMA_MCPB_CH27_ESCD_CTRL_XPKT_TIMESTAMP_PART_OF_EPKT_PAYLOAD_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH27_ESCD_CTRL :: PACKETS_PER_EPKT [03:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH27_ESCD_CTRL_PACKETS_PER_EPKT_MASK  0x0000000f
#define BCHP_XPT_MEMDMA_MCPB_CH27_ESCD_CTRL_PACKETS_PER_EPKT_SHIFT 0
#define BCHP_XPT_MEMDMA_MCPB_CH27_ESCD_CTRL_PACKETS_PER_EPKT_DEFAULT 0x00000007

/***************************************************************************
 *CH28_ESCD_CTRL - Escheduler control for channel 28
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: CH28_ESCD_CTRL :: reserved0 [31:16] */
#define BCHP_XPT_MEMDMA_MCPB_CH28_ESCD_CTRL_reserved0_MASK         0xffff0000
#define BCHP_XPT_MEMDMA_MCPB_CH28_ESCD_CTRL_reserved0_SHIFT        16

/* XPT_MEMDMA_MCPB :: CH28_ESCD_CTRL :: BYTES_PER_EPKT [15:05] */
#define BCHP_XPT_MEMDMA_MCPB_CH28_ESCD_CTRL_BYTES_PER_EPKT_MASK    0x0000ffe0
#define BCHP_XPT_MEMDMA_MCPB_CH28_ESCD_CTRL_BYTES_PER_EPKT_SHIFT   5
#define BCHP_XPT_MEMDMA_MCPB_CH28_ESCD_CTRL_BYTES_PER_EPKT_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH28_ESCD_CTRL :: XPKT_TIMESTAMP_PART_OF_EPKT_PAYLOAD [04:04] */
#define BCHP_XPT_MEMDMA_MCPB_CH28_ESCD_CTRL_XPKT_TIMESTAMP_PART_OF_EPKT_PAYLOAD_MASK 0x00000010
#define BCHP_XPT_MEMDMA_MCPB_CH28_ESCD_CTRL_XPKT_TIMESTAMP_PART_OF_EPKT_PAYLOAD_SHIFT 4
#define BCHP_XPT_MEMDMA_MCPB_CH28_ESCD_CTRL_XPKT_TIMESTAMP_PART_OF_EPKT_PAYLOAD_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH28_ESCD_CTRL :: PACKETS_PER_EPKT [03:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH28_ESCD_CTRL_PACKETS_PER_EPKT_MASK  0x0000000f
#define BCHP_XPT_MEMDMA_MCPB_CH28_ESCD_CTRL_PACKETS_PER_EPKT_SHIFT 0
#define BCHP_XPT_MEMDMA_MCPB_CH28_ESCD_CTRL_PACKETS_PER_EPKT_DEFAULT 0x00000007

/***************************************************************************
 *CH29_ESCD_CTRL - Escheduler control for channel 29
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: CH29_ESCD_CTRL :: reserved0 [31:16] */
#define BCHP_XPT_MEMDMA_MCPB_CH29_ESCD_CTRL_reserved0_MASK         0xffff0000
#define BCHP_XPT_MEMDMA_MCPB_CH29_ESCD_CTRL_reserved0_SHIFT        16

/* XPT_MEMDMA_MCPB :: CH29_ESCD_CTRL :: BYTES_PER_EPKT [15:05] */
#define BCHP_XPT_MEMDMA_MCPB_CH29_ESCD_CTRL_BYTES_PER_EPKT_MASK    0x0000ffe0
#define BCHP_XPT_MEMDMA_MCPB_CH29_ESCD_CTRL_BYTES_PER_EPKT_SHIFT   5
#define BCHP_XPT_MEMDMA_MCPB_CH29_ESCD_CTRL_BYTES_PER_EPKT_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH29_ESCD_CTRL :: XPKT_TIMESTAMP_PART_OF_EPKT_PAYLOAD [04:04] */
#define BCHP_XPT_MEMDMA_MCPB_CH29_ESCD_CTRL_XPKT_TIMESTAMP_PART_OF_EPKT_PAYLOAD_MASK 0x00000010
#define BCHP_XPT_MEMDMA_MCPB_CH29_ESCD_CTRL_XPKT_TIMESTAMP_PART_OF_EPKT_PAYLOAD_SHIFT 4
#define BCHP_XPT_MEMDMA_MCPB_CH29_ESCD_CTRL_XPKT_TIMESTAMP_PART_OF_EPKT_PAYLOAD_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH29_ESCD_CTRL :: PACKETS_PER_EPKT [03:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH29_ESCD_CTRL_PACKETS_PER_EPKT_MASK  0x0000000f
#define BCHP_XPT_MEMDMA_MCPB_CH29_ESCD_CTRL_PACKETS_PER_EPKT_SHIFT 0
#define BCHP_XPT_MEMDMA_MCPB_CH29_ESCD_CTRL_PACKETS_PER_EPKT_DEFAULT 0x00000007

/***************************************************************************
 *CH30_ESCD_CTRL - Escheduler control for channel 30
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: CH30_ESCD_CTRL :: reserved0 [31:16] */
#define BCHP_XPT_MEMDMA_MCPB_CH30_ESCD_CTRL_reserved0_MASK         0xffff0000
#define BCHP_XPT_MEMDMA_MCPB_CH30_ESCD_CTRL_reserved0_SHIFT        16

/* XPT_MEMDMA_MCPB :: CH30_ESCD_CTRL :: BYTES_PER_EPKT [15:05] */
#define BCHP_XPT_MEMDMA_MCPB_CH30_ESCD_CTRL_BYTES_PER_EPKT_MASK    0x0000ffe0
#define BCHP_XPT_MEMDMA_MCPB_CH30_ESCD_CTRL_BYTES_PER_EPKT_SHIFT   5
#define BCHP_XPT_MEMDMA_MCPB_CH30_ESCD_CTRL_BYTES_PER_EPKT_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH30_ESCD_CTRL :: XPKT_TIMESTAMP_PART_OF_EPKT_PAYLOAD [04:04] */
#define BCHP_XPT_MEMDMA_MCPB_CH30_ESCD_CTRL_XPKT_TIMESTAMP_PART_OF_EPKT_PAYLOAD_MASK 0x00000010
#define BCHP_XPT_MEMDMA_MCPB_CH30_ESCD_CTRL_XPKT_TIMESTAMP_PART_OF_EPKT_PAYLOAD_SHIFT 4
#define BCHP_XPT_MEMDMA_MCPB_CH30_ESCD_CTRL_XPKT_TIMESTAMP_PART_OF_EPKT_PAYLOAD_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH30_ESCD_CTRL :: PACKETS_PER_EPKT [03:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH30_ESCD_CTRL_PACKETS_PER_EPKT_MASK  0x0000000f
#define BCHP_XPT_MEMDMA_MCPB_CH30_ESCD_CTRL_PACKETS_PER_EPKT_SHIFT 0
#define BCHP_XPT_MEMDMA_MCPB_CH30_ESCD_CTRL_PACKETS_PER_EPKT_DEFAULT 0x00000007

/***************************************************************************
 *CH31_ESCD_CTRL - Escheduler control for channel 31
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: CH31_ESCD_CTRL :: reserved0 [31:16] */
#define BCHP_XPT_MEMDMA_MCPB_CH31_ESCD_CTRL_reserved0_MASK         0xffff0000
#define BCHP_XPT_MEMDMA_MCPB_CH31_ESCD_CTRL_reserved0_SHIFT        16

/* XPT_MEMDMA_MCPB :: CH31_ESCD_CTRL :: BYTES_PER_EPKT [15:05] */
#define BCHP_XPT_MEMDMA_MCPB_CH31_ESCD_CTRL_BYTES_PER_EPKT_MASK    0x0000ffe0
#define BCHP_XPT_MEMDMA_MCPB_CH31_ESCD_CTRL_BYTES_PER_EPKT_SHIFT   5
#define BCHP_XPT_MEMDMA_MCPB_CH31_ESCD_CTRL_BYTES_PER_EPKT_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH31_ESCD_CTRL :: XPKT_TIMESTAMP_PART_OF_EPKT_PAYLOAD [04:04] */
#define BCHP_XPT_MEMDMA_MCPB_CH31_ESCD_CTRL_XPKT_TIMESTAMP_PART_OF_EPKT_PAYLOAD_MASK 0x00000010
#define BCHP_XPT_MEMDMA_MCPB_CH31_ESCD_CTRL_XPKT_TIMESTAMP_PART_OF_EPKT_PAYLOAD_SHIFT 4
#define BCHP_XPT_MEMDMA_MCPB_CH31_ESCD_CTRL_XPKT_TIMESTAMP_PART_OF_EPKT_PAYLOAD_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH31_ESCD_CTRL :: PACKETS_PER_EPKT [03:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH31_ESCD_CTRL_PACKETS_PER_EPKT_MASK  0x0000000f
#define BCHP_XPT_MEMDMA_MCPB_CH31_ESCD_CTRL_PACKETS_PER_EPKT_SHIFT 0
#define BCHP_XPT_MEMDMA_MCPB_CH31_ESCD_CTRL_PACKETS_PER_EPKT_DEFAULT 0x00000007

/***************************************************************************
 *STALL_SET_CLEAR - Set and clear Stall bit
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: STALL_SET_CLEAR :: reserved0 [31:09] */
#define BCHP_XPT_MEMDMA_MCPB_STALL_SET_CLEAR_reserved0_MASK        0xfffffe00
#define BCHP_XPT_MEMDMA_MCPB_STALL_SET_CLEAR_reserved0_SHIFT       9

/* XPT_MEMDMA_MCPB :: STALL_SET_CLEAR :: SET_CLEAR [08:08] */
#define BCHP_XPT_MEMDMA_MCPB_STALL_SET_CLEAR_SET_CLEAR_MASK        0x00000100
#define BCHP_XPT_MEMDMA_MCPB_STALL_SET_CLEAR_SET_CLEAR_SHIFT       8
#define BCHP_XPT_MEMDMA_MCPB_STALL_SET_CLEAR_SET_CLEAR_DEFAULT     0x00000000

/* XPT_MEMDMA_MCPB :: STALL_SET_CLEAR :: MCPB_CHANNEL_NUM [07:00] */
#define BCHP_XPT_MEMDMA_MCPB_STALL_SET_CLEAR_MCPB_CHANNEL_NUM_MASK 0x000000ff
#define BCHP_XPT_MEMDMA_MCPB_STALL_SET_CLEAR_MCPB_CHANNEL_NUM_SHIFT 0
#define BCHP_XPT_MEMDMA_MCPB_STALL_SET_CLEAR_MCPB_CHANNEL_NUM_DEFAULT 0x00000000

/***************************************************************************
 *STALL_STATUS_0_31 - Stall status bits for channels 0 - 31
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: STALL_STATUS_0_31 :: ETH_STALL_STATUS [31:00] */
#define BCHP_XPT_MEMDMA_MCPB_STALL_STATUS_0_31_ETH_STALL_STATUS_MASK 0xffffffff
#define BCHP_XPT_MEMDMA_MCPB_STALL_STATUS_0_31_ETH_STALL_STATUS_SHIFT 0
#define BCHP_XPT_MEMDMA_MCPB_STALL_STATUS_0_31_ETH_STALL_STATUS_DEFAULT 0x00000000

/***************************************************************************
 *RETRANS_AV_PAUSE_SET_CLEAR - Set and clear AV pause bit during retransmission
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: RETRANS_AV_PAUSE_SET_CLEAR :: reserved0 [31:09] */
#define BCHP_XPT_MEMDMA_MCPB_RETRANS_AV_PAUSE_SET_CLEAR_reserved0_MASK 0xfffffe00
#define BCHP_XPT_MEMDMA_MCPB_RETRANS_AV_PAUSE_SET_CLEAR_reserved0_SHIFT 9

/* XPT_MEMDMA_MCPB :: RETRANS_AV_PAUSE_SET_CLEAR :: SET_CLEAR [08:08] */
#define BCHP_XPT_MEMDMA_MCPB_RETRANS_AV_PAUSE_SET_CLEAR_SET_CLEAR_MASK 0x00000100
#define BCHP_XPT_MEMDMA_MCPB_RETRANS_AV_PAUSE_SET_CLEAR_SET_CLEAR_SHIFT 8
#define BCHP_XPT_MEMDMA_MCPB_RETRANS_AV_PAUSE_SET_CLEAR_SET_CLEAR_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: RETRANS_AV_PAUSE_SET_CLEAR :: MCPB_CHANNEL_NUM [07:00] */
#define BCHP_XPT_MEMDMA_MCPB_RETRANS_AV_PAUSE_SET_CLEAR_MCPB_CHANNEL_NUM_MASK 0x000000ff
#define BCHP_XPT_MEMDMA_MCPB_RETRANS_AV_PAUSE_SET_CLEAR_MCPB_CHANNEL_NUM_SHIFT 0
#define BCHP_XPT_MEMDMA_MCPB_RETRANS_AV_PAUSE_SET_CLEAR_MCPB_CHANNEL_NUM_DEFAULT 0x00000000

/***************************************************************************
 *RETRANS_AV_PAUSE_STATUS_0_31 - AV pause status bits for channels 0 - 31
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: RETRANS_AV_PAUSE_STATUS_0_31 :: ETH_RETRANS_AV_PAUSE_STATUS [31:00] */
#define BCHP_XPT_MEMDMA_MCPB_RETRANS_AV_PAUSE_STATUS_0_31_ETH_RETRANS_AV_PAUSE_STATUS_MASK 0xffffffff
#define BCHP_XPT_MEMDMA_MCPB_RETRANS_AV_PAUSE_STATUS_0_31_ETH_RETRANS_AV_PAUSE_STATUS_SHIFT 0
#define BCHP_XPT_MEMDMA_MCPB_RETRANS_AV_PAUSE_STATUS_0_31_ETH_RETRANS_AV_PAUSE_STATUS_DEFAULT 0x00000000

/***************************************************************************
 *RETRANS_AV_PAUSE_AUTO_CLR_SET_CLEAR - Set and clear AV pause auto clear status bit
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: RETRANS_AV_PAUSE_AUTO_CLR_SET_CLEAR :: reserved0 [31:09] */
#define BCHP_XPT_MEMDMA_MCPB_RETRANS_AV_PAUSE_AUTO_CLR_SET_CLEAR_reserved0_MASK 0xfffffe00
#define BCHP_XPT_MEMDMA_MCPB_RETRANS_AV_PAUSE_AUTO_CLR_SET_CLEAR_reserved0_SHIFT 9

/* XPT_MEMDMA_MCPB :: RETRANS_AV_PAUSE_AUTO_CLR_SET_CLEAR :: SET_CLEAR [08:08] */
#define BCHP_XPT_MEMDMA_MCPB_RETRANS_AV_PAUSE_AUTO_CLR_SET_CLEAR_SET_CLEAR_MASK 0x00000100
#define BCHP_XPT_MEMDMA_MCPB_RETRANS_AV_PAUSE_AUTO_CLR_SET_CLEAR_SET_CLEAR_SHIFT 8
#define BCHP_XPT_MEMDMA_MCPB_RETRANS_AV_PAUSE_AUTO_CLR_SET_CLEAR_SET_CLEAR_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: RETRANS_AV_PAUSE_AUTO_CLR_SET_CLEAR :: MCPB_CHANNEL_NUM [07:00] */
#define BCHP_XPT_MEMDMA_MCPB_RETRANS_AV_PAUSE_AUTO_CLR_SET_CLEAR_MCPB_CHANNEL_NUM_MASK 0x000000ff
#define BCHP_XPT_MEMDMA_MCPB_RETRANS_AV_PAUSE_AUTO_CLR_SET_CLEAR_MCPB_CHANNEL_NUM_SHIFT 0
#define BCHP_XPT_MEMDMA_MCPB_RETRANS_AV_PAUSE_AUTO_CLR_SET_CLEAR_MCPB_CHANNEL_NUM_DEFAULT 0x00000000

/***************************************************************************
 *RETRANS_AV_PAUSE_AUTO_CLR_STATUS_0_31 - AV pause auto clear status bits for channels 0 - 31
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: RETRANS_AV_PAUSE_AUTO_CLR_STATUS_0_31 :: ETH_RETRANS_AV_PAUSE_AUTO_CLR_STATUS [31:00] */
#define BCHP_XPT_MEMDMA_MCPB_RETRANS_AV_PAUSE_AUTO_CLR_STATUS_0_31_ETH_RETRANS_AV_PAUSE_AUTO_CLR_STATUS_MASK 0xffffffff
#define BCHP_XPT_MEMDMA_MCPB_RETRANS_AV_PAUSE_AUTO_CLR_STATUS_0_31_ETH_RETRANS_AV_PAUSE_AUTO_CLR_STATUS_SHIFT 0
#define BCHP_XPT_MEMDMA_MCPB_RETRANS_AV_PAUSE_AUTO_CLR_STATUS_0_31_ETH_RETRANS_AV_PAUSE_AUTO_CLR_STATUS_DEFAULT 0x00000000

/***************************************************************************
 *RETRANS_BUFF_DATA_RDY_SET - Set and clear buffer data ready for retransmission data
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: RETRANS_BUFF_DATA_RDY_SET :: reserved0 [31:09] */
#define BCHP_XPT_MEMDMA_MCPB_RETRANS_BUFF_DATA_RDY_SET_reserved0_MASK 0xfffffe00
#define BCHP_XPT_MEMDMA_MCPB_RETRANS_BUFF_DATA_RDY_SET_reserved0_SHIFT 9

/* XPT_MEMDMA_MCPB :: RETRANS_BUFF_DATA_RDY_SET :: SET [08:08] */
#define BCHP_XPT_MEMDMA_MCPB_RETRANS_BUFF_DATA_RDY_SET_SET_MASK    0x00000100
#define BCHP_XPT_MEMDMA_MCPB_RETRANS_BUFF_DATA_RDY_SET_SET_SHIFT   8
#define BCHP_XPT_MEMDMA_MCPB_RETRANS_BUFF_DATA_RDY_SET_SET_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: RETRANS_BUFF_DATA_RDY_SET :: MCPB_CHANNEL_NUM [07:00] */
#define BCHP_XPT_MEMDMA_MCPB_RETRANS_BUFF_DATA_RDY_SET_MCPB_CHANNEL_NUM_MASK 0x000000ff
#define BCHP_XPT_MEMDMA_MCPB_RETRANS_BUFF_DATA_RDY_SET_MCPB_CHANNEL_NUM_SHIFT 0
#define BCHP_XPT_MEMDMA_MCPB_RETRANS_BUFF_DATA_RDY_SET_MCPB_CHANNEL_NUM_DEFAULT 0x00000000

/***************************************************************************
 *RETRANS_BUFF_DATA_RDY_STATUS_0_31 - Buffer data ready for retransmission data for channels 0 - 31.
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: RETRANS_BUFF_DATA_RDY_STATUS_0_31 :: ETH_RETRANS_BUFF_DATA_RDY_STATUS [31:00] */
#define BCHP_XPT_MEMDMA_MCPB_RETRANS_BUFF_DATA_RDY_STATUS_0_31_ETH_RETRANS_BUFF_DATA_RDY_STATUS_MASK 0xffffffff
#define BCHP_XPT_MEMDMA_MCPB_RETRANS_BUFF_DATA_RDY_STATUS_0_31_ETH_RETRANS_BUFF_DATA_RDY_STATUS_SHIFT 0
#define BCHP_XPT_MEMDMA_MCPB_RETRANS_BUFF_DATA_RDY_STATUS_0_31_ETH_RETRANS_BUFF_DATA_RDY_STATUS_DEFAULT 0x00000000

/***************************************************************************
 *LAST_EPKT_AUTO_PUSH_EN_SET_CLEAR - Set and clear host initiated push enabling of partial epacket present in internal buffers
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: LAST_EPKT_AUTO_PUSH_EN_SET_CLEAR :: reserved0 [31:09] */
#define BCHP_XPT_MEMDMA_MCPB_LAST_EPKT_AUTO_PUSH_EN_SET_CLEAR_reserved0_MASK 0xfffffe00
#define BCHP_XPT_MEMDMA_MCPB_LAST_EPKT_AUTO_PUSH_EN_SET_CLEAR_reserved0_SHIFT 9

/* XPT_MEMDMA_MCPB :: LAST_EPKT_AUTO_PUSH_EN_SET_CLEAR :: SET_CLEAR [08:08] */
#define BCHP_XPT_MEMDMA_MCPB_LAST_EPKT_AUTO_PUSH_EN_SET_CLEAR_SET_CLEAR_MASK 0x00000100
#define BCHP_XPT_MEMDMA_MCPB_LAST_EPKT_AUTO_PUSH_EN_SET_CLEAR_SET_CLEAR_SHIFT 8
#define BCHP_XPT_MEMDMA_MCPB_LAST_EPKT_AUTO_PUSH_EN_SET_CLEAR_SET_CLEAR_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: LAST_EPKT_AUTO_PUSH_EN_SET_CLEAR :: MCPB_CHANNEL_NUM [07:00] */
#define BCHP_XPT_MEMDMA_MCPB_LAST_EPKT_AUTO_PUSH_EN_SET_CLEAR_MCPB_CHANNEL_NUM_MASK 0x000000ff
#define BCHP_XPT_MEMDMA_MCPB_LAST_EPKT_AUTO_PUSH_EN_SET_CLEAR_MCPB_CHANNEL_NUM_SHIFT 0
#define BCHP_XPT_MEMDMA_MCPB_LAST_EPKT_AUTO_PUSH_EN_SET_CLEAR_MCPB_CHANNEL_NUM_DEFAULT 0x00000000

/***************************************************************************
 *ETH_LAST_EPKT_AUTO_PUSH_EN_STATUS_0_31 - Force push enable status bits for channels 0 - 31.
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: ETH_LAST_EPKT_AUTO_PUSH_EN_STATUS_0_31 :: LAST_EPKT_AUTO_PUSH_EN_STATUS [31:00] */
#define BCHP_XPT_MEMDMA_MCPB_ETH_LAST_EPKT_AUTO_PUSH_EN_STATUS_0_31_LAST_EPKT_AUTO_PUSH_EN_STATUS_MASK 0xffffffff
#define BCHP_XPT_MEMDMA_MCPB_ETH_LAST_EPKT_AUTO_PUSH_EN_STATUS_0_31_LAST_EPKT_AUTO_PUSH_EN_STATUS_SHIFT 0
#define BCHP_XPT_MEMDMA_MCPB_ETH_LAST_EPKT_AUTO_PUSH_EN_STATUS_0_31_LAST_EPKT_AUTO_PUSH_EN_STATUS_DEFAULT 0x00000000

/***************************************************************************
 *LAST_EPKT_FORCE_PUSH_SET_CLEAR - Set and clear host initiated push of partial epacket present in internal buffers
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: LAST_EPKT_FORCE_PUSH_SET_CLEAR :: reserved0 [31:09] */
#define BCHP_XPT_MEMDMA_MCPB_LAST_EPKT_FORCE_PUSH_SET_CLEAR_reserved0_MASK 0xfffffe00
#define BCHP_XPT_MEMDMA_MCPB_LAST_EPKT_FORCE_PUSH_SET_CLEAR_reserved0_SHIFT 9

/* XPT_MEMDMA_MCPB :: LAST_EPKT_FORCE_PUSH_SET_CLEAR :: SET_CLEAR [08:08] */
#define BCHP_XPT_MEMDMA_MCPB_LAST_EPKT_FORCE_PUSH_SET_CLEAR_SET_CLEAR_MASK 0x00000100
#define BCHP_XPT_MEMDMA_MCPB_LAST_EPKT_FORCE_PUSH_SET_CLEAR_SET_CLEAR_SHIFT 8
#define BCHP_XPT_MEMDMA_MCPB_LAST_EPKT_FORCE_PUSH_SET_CLEAR_SET_CLEAR_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: LAST_EPKT_FORCE_PUSH_SET_CLEAR :: MCPB_CHANNEL_NUM [07:00] */
#define BCHP_XPT_MEMDMA_MCPB_LAST_EPKT_FORCE_PUSH_SET_CLEAR_MCPB_CHANNEL_NUM_MASK 0x000000ff
#define BCHP_XPT_MEMDMA_MCPB_LAST_EPKT_FORCE_PUSH_SET_CLEAR_MCPB_CHANNEL_NUM_SHIFT 0
#define BCHP_XPT_MEMDMA_MCPB_LAST_EPKT_FORCE_PUSH_SET_CLEAR_MCPB_CHANNEL_NUM_DEFAULT 0x00000000

/***************************************************************************
 *LAST_EPKT_FORCE_PUSH_STATUS_0_31 - Force push status bits for channels 0 - 31
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: LAST_EPKT_FORCE_PUSH_STATUS_0_31 :: LAST_EPKT_FORCE_PUSH_STATUS [31:00] */
#define BCHP_XPT_MEMDMA_MCPB_LAST_EPKT_FORCE_PUSH_STATUS_0_31_LAST_EPKT_FORCE_PUSH_STATUS_MASK 0xffffffff
#define BCHP_XPT_MEMDMA_MCPB_LAST_EPKT_FORCE_PUSH_STATUS_0_31_LAST_EPKT_FORCE_PUSH_STATUS_SHIFT 0
#define BCHP_XPT_MEMDMA_MCPB_LAST_EPKT_FORCE_PUSH_STATUS_0_31_LAST_EPKT_FORCE_PUSH_STATUS_DEFAULT 0x00000000

/***************************************************************************
 *NULL_PKT_INSERTION_FOR_EPKT_TERMINATION_EN - Set and clear enabling of null packet insertion for packet termination
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: NULL_PKT_INSERTION_FOR_EPKT_TERMINATION_EN :: ENABLE [31:00] */
#define BCHP_XPT_MEMDMA_MCPB_NULL_PKT_INSERTION_FOR_EPKT_TERMINATION_EN_ENABLE_MASK 0xffffffff
#define BCHP_XPT_MEMDMA_MCPB_NULL_PKT_INSERTION_FOR_EPKT_TERMINATION_EN_ENABLE_SHIFT 0
#define BCHP_XPT_MEMDMA_MCPB_NULL_PKT_INSERTION_FOR_EPKT_TERMINATION_EN_ENABLE_DEFAULT 0x00000000

/***************************************************************************
 *EPKT_TERMINATION_ON_PCR_PKT_BOUNDARY_EN - Set and clear enabling of ethernet packet termination on PCR packet boundary
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: EPKT_TERMINATION_ON_PCR_PKT_BOUNDARY_EN :: ENABLE [31:00] */
#define BCHP_XPT_MEMDMA_MCPB_EPKT_TERMINATION_ON_PCR_PKT_BOUNDARY_EN_ENABLE_MASK 0xffffffff
#define BCHP_XPT_MEMDMA_MCPB_EPKT_TERMINATION_ON_PCR_PKT_BOUNDARY_EN_ENABLE_SHIFT 0
#define BCHP_XPT_MEMDMA_MCPB_EPKT_TERMINATION_ON_PCR_PKT_BOUNDARY_EN_ENABLE_DEFAULT 0x00000000

/***************************************************************************
 *DIS_QUEUE_CHECK_IN_EPKT_MODE - Set and clear disabling of queue check in E-Packetization mode for channels 0 - 31
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: DIS_QUEUE_CHECK_IN_EPKT_MODE :: DIS_QUEUE_CHECK [31:00] */
#define BCHP_XPT_MEMDMA_MCPB_DIS_QUEUE_CHECK_IN_EPKT_MODE_DIS_QUEUE_CHECK_MASK 0xffffffff
#define BCHP_XPT_MEMDMA_MCPB_DIS_QUEUE_CHECK_IN_EPKT_MODE_DIS_QUEUE_CHECK_SHIFT 0
#define BCHP_XPT_MEMDMA_MCPB_DIS_QUEUE_CHECK_IN_EPKT_MODE_DIS_QUEUE_CHECK_DEFAULT 0x00000000

/***************************************************************************
 *DIS_TCPIP_WINDOWING_CHECK_IN_EPKT_MODE - Set and clear disabling of TCPIP windowing check in E-Packetization mode for channels 0 - 31
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: DIS_TCPIP_WINDOWING_CHECK_IN_EPKT_MODE :: DIS_TCPIP_WINDOWING_CHECK [31:00] */
#define BCHP_XPT_MEMDMA_MCPB_DIS_TCPIP_WINDOWING_CHECK_IN_EPKT_MODE_DIS_TCPIP_WINDOWING_CHECK_MASK 0xffffffff
#define BCHP_XPT_MEMDMA_MCPB_DIS_TCPIP_WINDOWING_CHECK_IN_EPKT_MODE_DIS_TCPIP_WINDOWING_CHECK_SHIFT 0
#define BCHP_XPT_MEMDMA_MCPB_DIS_TCPIP_WINDOWING_CHECK_IN_EPKT_MODE_DIS_TCPIP_WINDOWING_CHECK_DEFAULT 0x00000000

/***************************************************************************
 *SENT_LAST_PKT_BEFORE_RETRANS_BTP_STATUS_0_31 - Sent BTP packet just before the start of retransmission data
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: SENT_LAST_PKT_BEFORE_RETRANS_BTP_STATUS_0_31 :: ETH_SENT_LAST_PKT_BEFORE_RETRANS_BTP_STATUS [31:00] */
#define BCHP_XPT_MEMDMA_MCPB_SENT_LAST_PKT_BEFORE_RETRANS_BTP_STATUS_0_31_ETH_SENT_LAST_PKT_BEFORE_RETRANS_BTP_STATUS_MASK 0xffffffff
#define BCHP_XPT_MEMDMA_MCPB_SENT_LAST_PKT_BEFORE_RETRANS_BTP_STATUS_0_31_ETH_SENT_LAST_PKT_BEFORE_RETRANS_BTP_STATUS_SHIFT 0
#define BCHP_XPT_MEMDMA_MCPB_SENT_LAST_PKT_BEFORE_RETRANS_BTP_STATUS_0_31_ETH_SENT_LAST_PKT_BEFORE_RETRANS_BTP_STATUS_DEFAULT 0x00000000

/***************************************************************************
 *SENT_RUN_INVALID_BTP_STATUS_0_31 - Sent RUN INVALID BTP packet status for channels 0 - 31
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: SENT_RUN_INVALID_BTP_STATUS_0_31 :: ETH_SENT_RUN_INVALID_BTP_STATUS [31:00] */
#define BCHP_XPT_MEMDMA_MCPB_SENT_RUN_INVALID_BTP_STATUS_0_31_ETH_SENT_RUN_INVALID_BTP_STATUS_MASK 0xffffffff
#define BCHP_XPT_MEMDMA_MCPB_SENT_RUN_INVALID_BTP_STATUS_0_31_ETH_SENT_RUN_INVALID_BTP_STATUS_SHIFT 0
#define BCHP_XPT_MEMDMA_MCPB_SENT_RUN_INVALID_BTP_STATUS_0_31_ETH_SENT_RUN_INVALID_BTP_STATUS_DEFAULT 0x00000000

/***************************************************************************
 *RETRANS_BBUFF0_INTERNAL_CTRL - Retransmission Burst buffer 0 RW status
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: RETRANS_BBUFF0_INTERNAL_CTRL :: reserved0 [31:22] */
#define BCHP_XPT_MEMDMA_MCPB_RETRANS_BBUFF0_INTERNAL_CTRL_reserved0_MASK 0xffc00000
#define BCHP_XPT_MEMDMA_MCPB_RETRANS_BBUFF0_INTERNAL_CTRL_reserved0_SHIFT 22

/* XPT_MEMDMA_MCPB :: RETRANS_BBUFF0_INTERNAL_CTRL :: SOF [21:21] */
#define BCHP_XPT_MEMDMA_MCPB_RETRANS_BBUFF0_INTERNAL_CTRL_SOF_MASK 0x00200000
#define BCHP_XPT_MEMDMA_MCPB_RETRANS_BBUFF0_INTERNAL_CTRL_SOF_SHIFT 21

/* XPT_MEMDMA_MCPB :: RETRANS_BBUFF0_INTERNAL_CTRL :: DEPTH [20:11] */
#define BCHP_XPT_MEMDMA_MCPB_RETRANS_BBUFF0_INTERNAL_CTRL_DEPTH_MASK 0x001ff800
#define BCHP_XPT_MEMDMA_MCPB_RETRANS_BBUFF0_INTERNAL_CTRL_DEPTH_SHIFT 11

/* XPT_MEMDMA_MCPB :: RETRANS_BBUFF0_INTERNAL_CTRL :: BYTE_EN [10:07] */
#define BCHP_XPT_MEMDMA_MCPB_RETRANS_BBUFF0_INTERNAL_CTRL_BYTE_EN_MASK 0x00000780
#define BCHP_XPT_MEMDMA_MCPB_RETRANS_BBUFF0_INTERNAL_CTRL_BYTE_EN_SHIFT 7

/* XPT_MEMDMA_MCPB :: RETRANS_BBUFF0_INTERNAL_CTRL :: CURR_READ [06:00] */
#define BCHP_XPT_MEMDMA_MCPB_RETRANS_BBUFF0_INTERNAL_CTRL_CURR_READ_MASK 0x0000007f
#define BCHP_XPT_MEMDMA_MCPB_RETRANS_BBUFF0_INTERNAL_CTRL_CURR_READ_SHIFT 0
#define BCHP_XPT_MEMDMA_MCPB_RETRANS_BBUFF0_INTERNAL_CTRL_CURR_READ_DEFAULT 0x00000000

/***************************************************************************
 *RETRANS_BBUFF0_INTERNAL_STATUS - Retransmission Burst buffer 0 RO status
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: RETRANS_BBUFF0_INTERNAL_STATUS :: reserved0 [31:15] */
#define BCHP_XPT_MEMDMA_MCPB_RETRANS_BBUFF0_INTERNAL_STATUS_reserved0_MASK 0xffff8000
#define BCHP_XPT_MEMDMA_MCPB_RETRANS_BBUFF0_INTERNAL_STATUS_reserved0_SHIFT 15

/* XPT_MEMDMA_MCPB :: RETRANS_BBUFF0_INTERNAL_STATUS :: DATA_SOURCE [14:07] */
#define BCHP_XPT_MEMDMA_MCPB_RETRANS_BBUFF0_INTERNAL_STATUS_DATA_SOURCE_MASK 0x00007f80
#define BCHP_XPT_MEMDMA_MCPB_RETRANS_BBUFF0_INTERNAL_STATUS_DATA_SOURCE_SHIFT 7

/* XPT_MEMDMA_MCPB :: RETRANS_BBUFF0_INTERNAL_STATUS :: LAST_DATA_TRANS [06:06] */
#define BCHP_XPT_MEMDMA_MCPB_RETRANS_BBUFF0_INTERNAL_STATUS_LAST_DATA_TRANS_MASK 0x00000040
#define BCHP_XPT_MEMDMA_MCPB_RETRANS_BBUFF0_INTERNAL_STATUS_LAST_DATA_TRANS_SHIFT 6

/* XPT_MEMDMA_MCPB :: RETRANS_BBUFF0_INTERNAL_STATUS :: EOF [05:05] */
#define BCHP_XPT_MEMDMA_MCPB_RETRANS_BBUFF0_INTERNAL_STATUS_EOF_MASK 0x00000020
#define BCHP_XPT_MEMDMA_MCPB_RETRANS_BBUFF0_INTERNAL_STATUS_EOF_SHIFT 5

/* XPT_MEMDMA_MCPB :: RETRANS_BBUFF0_INTERNAL_STATUS :: CHAN_NUM [04:00] */
#define BCHP_XPT_MEMDMA_MCPB_RETRANS_BBUFF0_INTERNAL_STATUS_CHAN_NUM_MASK 0x0000001f
#define BCHP_XPT_MEMDMA_MCPB_RETRANS_BBUFF0_INTERNAL_STATUS_CHAN_NUM_SHIFT 0
#define BCHP_XPT_MEMDMA_MCPB_RETRANS_BBUFF0_INTERNAL_STATUS_CHAN_NUM_DEFAULT 0x00000000

/***************************************************************************
 *RETRANS_BBUFF1_INTERNAL_CTRL - Retransmission Burst buffer 1 RW status
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: RETRANS_BBUFF1_INTERNAL_CTRL :: reserved0 [31:22] */
#define BCHP_XPT_MEMDMA_MCPB_RETRANS_BBUFF1_INTERNAL_CTRL_reserved0_MASK 0xffc00000
#define BCHP_XPT_MEMDMA_MCPB_RETRANS_BBUFF1_INTERNAL_CTRL_reserved0_SHIFT 22

/* XPT_MEMDMA_MCPB :: RETRANS_BBUFF1_INTERNAL_CTRL :: SOF [21:21] */
#define BCHP_XPT_MEMDMA_MCPB_RETRANS_BBUFF1_INTERNAL_CTRL_SOF_MASK 0x00200000
#define BCHP_XPT_MEMDMA_MCPB_RETRANS_BBUFF1_INTERNAL_CTRL_SOF_SHIFT 21

/* XPT_MEMDMA_MCPB :: RETRANS_BBUFF1_INTERNAL_CTRL :: DEPTH [20:11] */
#define BCHP_XPT_MEMDMA_MCPB_RETRANS_BBUFF1_INTERNAL_CTRL_DEPTH_MASK 0x001ff800
#define BCHP_XPT_MEMDMA_MCPB_RETRANS_BBUFF1_INTERNAL_CTRL_DEPTH_SHIFT 11

/* XPT_MEMDMA_MCPB :: RETRANS_BBUFF1_INTERNAL_CTRL :: BYTE_EN [10:07] */
#define BCHP_XPT_MEMDMA_MCPB_RETRANS_BBUFF1_INTERNAL_CTRL_BYTE_EN_MASK 0x00000780
#define BCHP_XPT_MEMDMA_MCPB_RETRANS_BBUFF1_INTERNAL_CTRL_BYTE_EN_SHIFT 7

/* XPT_MEMDMA_MCPB :: RETRANS_BBUFF1_INTERNAL_CTRL :: CURR_READ [06:00] */
#define BCHP_XPT_MEMDMA_MCPB_RETRANS_BBUFF1_INTERNAL_CTRL_CURR_READ_MASK 0x0000007f
#define BCHP_XPT_MEMDMA_MCPB_RETRANS_BBUFF1_INTERNAL_CTRL_CURR_READ_SHIFT 0
#define BCHP_XPT_MEMDMA_MCPB_RETRANS_BBUFF1_INTERNAL_CTRL_CURR_READ_DEFAULT 0x00000000

/***************************************************************************
 *RETRANS_BBUFF1_INTERNAL_STATUS - Retransmission Burst buffer 1 RO status
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: RETRANS_BBUFF1_INTERNAL_STATUS :: reserved0 [31:15] */
#define BCHP_XPT_MEMDMA_MCPB_RETRANS_BBUFF1_INTERNAL_STATUS_reserved0_MASK 0xffff8000
#define BCHP_XPT_MEMDMA_MCPB_RETRANS_BBUFF1_INTERNAL_STATUS_reserved0_SHIFT 15

/* XPT_MEMDMA_MCPB :: RETRANS_BBUFF1_INTERNAL_STATUS :: DATA_SOURCE [14:07] */
#define BCHP_XPT_MEMDMA_MCPB_RETRANS_BBUFF1_INTERNAL_STATUS_DATA_SOURCE_MASK 0x00007f80
#define BCHP_XPT_MEMDMA_MCPB_RETRANS_BBUFF1_INTERNAL_STATUS_DATA_SOURCE_SHIFT 7

/* XPT_MEMDMA_MCPB :: RETRANS_BBUFF1_INTERNAL_STATUS :: LAST_DATA_TRANS [06:06] */
#define BCHP_XPT_MEMDMA_MCPB_RETRANS_BBUFF1_INTERNAL_STATUS_LAST_DATA_TRANS_MASK 0x00000040
#define BCHP_XPT_MEMDMA_MCPB_RETRANS_BBUFF1_INTERNAL_STATUS_LAST_DATA_TRANS_SHIFT 6

/* XPT_MEMDMA_MCPB :: RETRANS_BBUFF1_INTERNAL_STATUS :: EOF [05:05] */
#define BCHP_XPT_MEMDMA_MCPB_RETRANS_BBUFF1_INTERNAL_STATUS_EOF_MASK 0x00000020
#define BCHP_XPT_MEMDMA_MCPB_RETRANS_BBUFF1_INTERNAL_STATUS_EOF_SHIFT 5

/* XPT_MEMDMA_MCPB :: RETRANS_BBUFF1_INTERNAL_STATUS :: CHAN_NUM [04:00] */
#define BCHP_XPT_MEMDMA_MCPB_RETRANS_BBUFF1_INTERNAL_STATUS_CHAN_NUM_MASK 0x0000001f
#define BCHP_XPT_MEMDMA_MCPB_RETRANS_BBUFF1_INTERNAL_STATUS_CHAN_NUM_SHIFT 0
#define BCHP_XPT_MEMDMA_MCPB_RETRANS_BBUFF1_INTERNAL_STATUS_CHAN_NUM_DEFAULT 0x00000000

/***************************************************************************
 *RETRANS_BBUFF2_INTERNAL_CTRL - Retransmission Burst buffer 2 RW status
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: RETRANS_BBUFF2_INTERNAL_CTRL :: reserved0 [31:22] */
#define BCHP_XPT_MEMDMA_MCPB_RETRANS_BBUFF2_INTERNAL_CTRL_reserved0_MASK 0xffc00000
#define BCHP_XPT_MEMDMA_MCPB_RETRANS_BBUFF2_INTERNAL_CTRL_reserved0_SHIFT 22

/* XPT_MEMDMA_MCPB :: RETRANS_BBUFF2_INTERNAL_CTRL :: SOF [21:21] */
#define BCHP_XPT_MEMDMA_MCPB_RETRANS_BBUFF2_INTERNAL_CTRL_SOF_MASK 0x00200000
#define BCHP_XPT_MEMDMA_MCPB_RETRANS_BBUFF2_INTERNAL_CTRL_SOF_SHIFT 21

/* XPT_MEMDMA_MCPB :: RETRANS_BBUFF2_INTERNAL_CTRL :: DEPTH [20:11] */
#define BCHP_XPT_MEMDMA_MCPB_RETRANS_BBUFF2_INTERNAL_CTRL_DEPTH_MASK 0x001ff800
#define BCHP_XPT_MEMDMA_MCPB_RETRANS_BBUFF2_INTERNAL_CTRL_DEPTH_SHIFT 11

/* XPT_MEMDMA_MCPB :: RETRANS_BBUFF2_INTERNAL_CTRL :: BYTE_EN [10:07] */
#define BCHP_XPT_MEMDMA_MCPB_RETRANS_BBUFF2_INTERNAL_CTRL_BYTE_EN_MASK 0x00000780
#define BCHP_XPT_MEMDMA_MCPB_RETRANS_BBUFF2_INTERNAL_CTRL_BYTE_EN_SHIFT 7

/* XPT_MEMDMA_MCPB :: RETRANS_BBUFF2_INTERNAL_CTRL :: CURR_READ [06:00] */
#define BCHP_XPT_MEMDMA_MCPB_RETRANS_BBUFF2_INTERNAL_CTRL_CURR_READ_MASK 0x0000007f
#define BCHP_XPT_MEMDMA_MCPB_RETRANS_BBUFF2_INTERNAL_CTRL_CURR_READ_SHIFT 0
#define BCHP_XPT_MEMDMA_MCPB_RETRANS_BBUFF2_INTERNAL_CTRL_CURR_READ_DEFAULT 0x00000000

/***************************************************************************
 *RETRANS_BBUFF2_INTERNAL_STATUS - Retransmission Burst buffer 2 RO status
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: RETRANS_BBUFF2_INTERNAL_STATUS :: reserved0 [31:15] */
#define BCHP_XPT_MEMDMA_MCPB_RETRANS_BBUFF2_INTERNAL_STATUS_reserved0_MASK 0xffff8000
#define BCHP_XPT_MEMDMA_MCPB_RETRANS_BBUFF2_INTERNAL_STATUS_reserved0_SHIFT 15

/* XPT_MEMDMA_MCPB :: RETRANS_BBUFF2_INTERNAL_STATUS :: DATA_SOURCE [14:07] */
#define BCHP_XPT_MEMDMA_MCPB_RETRANS_BBUFF2_INTERNAL_STATUS_DATA_SOURCE_MASK 0x00007f80
#define BCHP_XPT_MEMDMA_MCPB_RETRANS_BBUFF2_INTERNAL_STATUS_DATA_SOURCE_SHIFT 7

/* XPT_MEMDMA_MCPB :: RETRANS_BBUFF2_INTERNAL_STATUS :: LAST_DATA_TRANS [06:06] */
#define BCHP_XPT_MEMDMA_MCPB_RETRANS_BBUFF2_INTERNAL_STATUS_LAST_DATA_TRANS_MASK 0x00000040
#define BCHP_XPT_MEMDMA_MCPB_RETRANS_BBUFF2_INTERNAL_STATUS_LAST_DATA_TRANS_SHIFT 6

/* XPT_MEMDMA_MCPB :: RETRANS_BBUFF2_INTERNAL_STATUS :: EOF [05:05] */
#define BCHP_XPT_MEMDMA_MCPB_RETRANS_BBUFF2_INTERNAL_STATUS_EOF_MASK 0x00000020
#define BCHP_XPT_MEMDMA_MCPB_RETRANS_BBUFF2_INTERNAL_STATUS_EOF_SHIFT 5

/* XPT_MEMDMA_MCPB :: RETRANS_BBUFF2_INTERNAL_STATUS :: CHAN_NUM [04:00] */
#define BCHP_XPT_MEMDMA_MCPB_RETRANS_BBUFF2_INTERNAL_STATUS_CHAN_NUM_MASK 0x0000001f
#define BCHP_XPT_MEMDMA_MCPB_RETRANS_BBUFF2_INTERNAL_STATUS_CHAN_NUM_SHIFT 0
#define BCHP_XPT_MEMDMA_MCPB_RETRANS_BBUFF2_INTERNAL_STATUS_CHAN_NUM_DEFAULT 0x00000000

/***************************************************************************
 *RETRANS_DONE_STATUS_0_31 - Retransmission buffer done status for channels 0 - 31
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: RETRANS_DONE_STATUS_0_31 :: RETRANS_DONE_STATUS [31:00] */
#define BCHP_XPT_MEMDMA_MCPB_RETRANS_DONE_STATUS_0_31_RETRANS_DONE_STATUS_MASK 0xffffffff
#define BCHP_XPT_MEMDMA_MCPB_RETRANS_DONE_STATUS_0_31_RETRANS_DONE_STATUS_SHIFT 0
#define BCHP_XPT_MEMDMA_MCPB_RETRANS_DONE_STATUS_0_31_RETRANS_DONE_STATUS_DEFAULT 0x00000000

/***************************************************************************
 *CH0_BTP0_CTRL1 - BTP0 control register for channel 0
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: CH0_BTP0_CTRL1 :: reserved0 [31:16] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_BTP0_CTRL1_reserved0_MASK         0xffff0000
#define BCHP_XPT_MEMDMA_MCPB_CH0_BTP0_CTRL1_reserved0_SHIFT        16

/* XPT_MEMDMA_MCPB :: CH0_BTP0_CTRL1 :: BTP0_SLOT1_BTP_TYPE [15:12] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_BTP0_CTRL1_BTP0_SLOT1_BTP_TYPE_MASK 0x0000f000
#define BCHP_XPT_MEMDMA_MCPB_CH0_BTP0_CTRL1_BTP0_SLOT1_BTP_TYPE_SHIFT 12

/* XPT_MEMDMA_MCPB :: CH0_BTP0_CTRL1 :: BTP0_SLOT0_BTP_TYPE [11:08] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_BTP0_CTRL1_BTP0_SLOT0_BTP_TYPE_MASK 0x00000f00
#define BCHP_XPT_MEMDMA_MCPB_CH0_BTP0_CTRL1_BTP0_SLOT0_BTP_TYPE_SHIFT 8
#define BCHP_XPT_MEMDMA_MCPB_CH0_BTP0_CTRL1_BTP0_SLOT0_BTP_TYPE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH0_BTP0_CTRL1 :: reserved1 [07:06] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_BTP0_CTRL1_reserved1_MASK         0x000000c0
#define BCHP_XPT_MEMDMA_MCPB_CH0_BTP0_CTRL1_reserved1_SHIFT        6

/* XPT_MEMDMA_MCPB :: CH0_BTP0_CTRL1 :: BTP0_SLOT1_IS_CONSUMED_BY_ASP [05:05] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_BTP0_CTRL1_BTP0_SLOT1_IS_CONSUMED_BY_ASP_MASK 0x00000020
#define BCHP_XPT_MEMDMA_MCPB_CH0_BTP0_CTRL1_BTP0_SLOT1_IS_CONSUMED_BY_ASP_SHIFT 5
#define BCHP_XPT_MEMDMA_MCPB_CH0_BTP0_CTRL1_BTP0_SLOT1_IS_CONSUMED_BY_ASP_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH0_BTP0_CTRL1 :: BTP0_SLOT0_IS_CONSUMED_BY_ASP [04:04] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_BTP0_CTRL1_BTP0_SLOT0_IS_CONSUMED_BY_ASP_MASK 0x00000010
#define BCHP_XPT_MEMDMA_MCPB_CH0_BTP0_CTRL1_BTP0_SLOT0_IS_CONSUMED_BY_ASP_SHIFT 4
#define BCHP_XPT_MEMDMA_MCPB_CH0_BTP0_CTRL1_BTP0_SLOT0_IS_CONSUMED_BY_ASP_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH0_BTP0_CTRL1 :: BTP0_INSERTION_MODE [03:02] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_BTP0_CTRL1_BTP0_INSERTION_MODE_MASK 0x0000000c
#define BCHP_XPT_MEMDMA_MCPB_CH0_BTP0_CTRL1_BTP0_INSERTION_MODE_SHIFT 2
#define BCHP_XPT_MEMDMA_MCPB_CH0_BTP0_CTRL1_BTP0_INSERTION_MODE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH0_BTP0_CTRL1 :: BTP0_PING_PONG_MODE_EN [01:01] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_BTP0_CTRL1_BTP0_PING_PONG_MODE_EN_MASK 0x00000002
#define BCHP_XPT_MEMDMA_MCPB_CH0_BTP0_CTRL1_BTP0_PING_PONG_MODE_EN_SHIFT 1
#define BCHP_XPT_MEMDMA_MCPB_CH0_BTP0_CTRL1_BTP0_PING_PONG_MODE_EN_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH0_BTP0_CTRL1 :: BTP0_EN [00:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_BTP0_CTRL1_BTP0_EN_MASK           0x00000001
#define BCHP_XPT_MEMDMA_MCPB_CH0_BTP0_CTRL1_BTP0_EN_SHIFT          0
#define BCHP_XPT_MEMDMA_MCPB_CH0_BTP0_CTRL1_BTP0_EN_DEFAULT        0x00000000

/***************************************************************************
 *CH0_BTP1_CTRL1 - BTP1 control register for channel 0
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: CH0_BTP1_CTRL1 :: reserved0 [31:16] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_BTP1_CTRL1_reserved0_MASK         0xffff0000
#define BCHP_XPT_MEMDMA_MCPB_CH0_BTP1_CTRL1_reserved0_SHIFT        16

/* XPT_MEMDMA_MCPB :: CH0_BTP1_CTRL1 :: BTP1_SLOT1_BTP_TYPE [15:12] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_BTP1_CTRL1_BTP1_SLOT1_BTP_TYPE_MASK 0x0000f000
#define BCHP_XPT_MEMDMA_MCPB_CH0_BTP1_CTRL1_BTP1_SLOT1_BTP_TYPE_SHIFT 12

/* XPT_MEMDMA_MCPB :: CH0_BTP1_CTRL1 :: BTP1_SLOT0_BTP_TYPE [11:08] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_BTP1_CTRL1_BTP1_SLOT0_BTP_TYPE_MASK 0x00000f00
#define BCHP_XPT_MEMDMA_MCPB_CH0_BTP1_CTRL1_BTP1_SLOT0_BTP_TYPE_SHIFT 8
#define BCHP_XPT_MEMDMA_MCPB_CH0_BTP1_CTRL1_BTP1_SLOT0_BTP_TYPE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH0_BTP1_CTRL1 :: reserved1 [07:06] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_BTP1_CTRL1_reserved1_MASK         0x000000c0
#define BCHP_XPT_MEMDMA_MCPB_CH0_BTP1_CTRL1_reserved1_SHIFT        6

/* XPT_MEMDMA_MCPB :: CH0_BTP1_CTRL1 :: BTP1_SLOT1_IS_CONSUMED_BY_ASP [05:05] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_BTP1_CTRL1_BTP1_SLOT1_IS_CONSUMED_BY_ASP_MASK 0x00000020
#define BCHP_XPT_MEMDMA_MCPB_CH0_BTP1_CTRL1_BTP1_SLOT1_IS_CONSUMED_BY_ASP_SHIFT 5
#define BCHP_XPT_MEMDMA_MCPB_CH0_BTP1_CTRL1_BTP1_SLOT1_IS_CONSUMED_BY_ASP_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH0_BTP1_CTRL1 :: BTP1_SLOT0_IS_CONSUMED_BY_ASP [04:04] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_BTP1_CTRL1_BTP1_SLOT0_IS_CONSUMED_BY_ASP_MASK 0x00000010
#define BCHP_XPT_MEMDMA_MCPB_CH0_BTP1_CTRL1_BTP1_SLOT0_IS_CONSUMED_BY_ASP_SHIFT 4
#define BCHP_XPT_MEMDMA_MCPB_CH0_BTP1_CTRL1_BTP1_SLOT0_IS_CONSUMED_BY_ASP_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH0_BTP1_CTRL1 :: BTP1_INSERTION_MODE [03:02] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_BTP1_CTRL1_BTP1_INSERTION_MODE_MASK 0x0000000c
#define BCHP_XPT_MEMDMA_MCPB_CH0_BTP1_CTRL1_BTP1_INSERTION_MODE_SHIFT 2
#define BCHP_XPT_MEMDMA_MCPB_CH0_BTP1_CTRL1_BTP1_INSERTION_MODE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH0_BTP1_CTRL1 :: BTP1_PING_PONG_MODE_EN [01:01] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_BTP1_CTRL1_BTP1_PING_PONG_MODE_EN_MASK 0x00000002
#define BCHP_XPT_MEMDMA_MCPB_CH0_BTP1_CTRL1_BTP1_PING_PONG_MODE_EN_SHIFT 1
#define BCHP_XPT_MEMDMA_MCPB_CH0_BTP1_CTRL1_BTP1_PING_PONG_MODE_EN_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH0_BTP1_CTRL1 :: BTP1_EN [00:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_BTP1_CTRL1_BTP1_EN_MASK           0x00000001
#define BCHP_XPT_MEMDMA_MCPB_CH0_BTP1_CTRL1_BTP1_EN_SHIFT          0
#define BCHP_XPT_MEMDMA_MCPB_CH0_BTP1_CTRL1_BTP1_EN_DEFAULT        0x00000000

/***************************************************************************
 *CH0_BTP2_CTRL1 - BTP2 control register for channel 0
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: CH0_BTP2_CTRL1 :: reserved0 [31:16] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_BTP2_CTRL1_reserved0_MASK         0xffff0000
#define BCHP_XPT_MEMDMA_MCPB_CH0_BTP2_CTRL1_reserved0_SHIFT        16

/* XPT_MEMDMA_MCPB :: CH0_BTP2_CTRL1 :: BTP2_SLOT1_BTP_TYPE [15:12] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_BTP2_CTRL1_BTP2_SLOT1_BTP_TYPE_MASK 0x0000f000
#define BCHP_XPT_MEMDMA_MCPB_CH0_BTP2_CTRL1_BTP2_SLOT1_BTP_TYPE_SHIFT 12

/* XPT_MEMDMA_MCPB :: CH0_BTP2_CTRL1 :: BTP2_SLOT0_BTP_TYPE [11:08] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_BTP2_CTRL1_BTP2_SLOT0_BTP_TYPE_MASK 0x00000f00
#define BCHP_XPT_MEMDMA_MCPB_CH0_BTP2_CTRL1_BTP2_SLOT0_BTP_TYPE_SHIFT 8
#define BCHP_XPT_MEMDMA_MCPB_CH0_BTP2_CTRL1_BTP2_SLOT0_BTP_TYPE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH0_BTP2_CTRL1 :: reserved1 [07:06] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_BTP2_CTRL1_reserved1_MASK         0x000000c0
#define BCHP_XPT_MEMDMA_MCPB_CH0_BTP2_CTRL1_reserved1_SHIFT        6

/* XPT_MEMDMA_MCPB :: CH0_BTP2_CTRL1 :: BTP2_SLOT1_IS_CONSUMED_BY_ASP [05:05] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_BTP2_CTRL1_BTP2_SLOT1_IS_CONSUMED_BY_ASP_MASK 0x00000020
#define BCHP_XPT_MEMDMA_MCPB_CH0_BTP2_CTRL1_BTP2_SLOT1_IS_CONSUMED_BY_ASP_SHIFT 5
#define BCHP_XPT_MEMDMA_MCPB_CH0_BTP2_CTRL1_BTP2_SLOT1_IS_CONSUMED_BY_ASP_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH0_BTP2_CTRL1 :: BTP2_SLOT0_IS_CONSUMED_BY_ASP [04:04] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_BTP2_CTRL1_BTP2_SLOT0_IS_CONSUMED_BY_ASP_MASK 0x00000010
#define BCHP_XPT_MEMDMA_MCPB_CH0_BTP2_CTRL1_BTP2_SLOT0_IS_CONSUMED_BY_ASP_SHIFT 4
#define BCHP_XPT_MEMDMA_MCPB_CH0_BTP2_CTRL1_BTP2_SLOT0_IS_CONSUMED_BY_ASP_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH0_BTP2_CTRL1 :: BTP2_INSERTION_MODE [03:02] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_BTP2_CTRL1_BTP2_INSERTION_MODE_MASK 0x0000000c
#define BCHP_XPT_MEMDMA_MCPB_CH0_BTP2_CTRL1_BTP2_INSERTION_MODE_SHIFT 2
#define BCHP_XPT_MEMDMA_MCPB_CH0_BTP2_CTRL1_BTP2_INSERTION_MODE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH0_BTP2_CTRL1 :: BTP2_PING_PONG_MODE_EN [01:01] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_BTP2_CTRL1_BTP2_PING_PONG_MODE_EN_MASK 0x00000002
#define BCHP_XPT_MEMDMA_MCPB_CH0_BTP2_CTRL1_BTP2_PING_PONG_MODE_EN_SHIFT 1
#define BCHP_XPT_MEMDMA_MCPB_CH0_BTP2_CTRL1_BTP2_PING_PONG_MODE_EN_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH0_BTP2_CTRL1 :: BTP2_EN [00:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_BTP2_CTRL1_BTP2_EN_MASK           0x00000001
#define BCHP_XPT_MEMDMA_MCPB_CH0_BTP2_CTRL1_BTP2_EN_SHIFT          0
#define BCHP_XPT_MEMDMA_MCPB_CH0_BTP2_CTRL1_BTP2_EN_DEFAULT        0x00000000

/***************************************************************************
 *CH1_BTP0_CTRL1 - BTP0 control register for channel 1
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: CH1_BTP0_CTRL1 :: reserved0 [31:16] */
#define BCHP_XPT_MEMDMA_MCPB_CH1_BTP0_CTRL1_reserved0_MASK         0xffff0000
#define BCHP_XPT_MEMDMA_MCPB_CH1_BTP0_CTRL1_reserved0_SHIFT        16

/* XPT_MEMDMA_MCPB :: CH1_BTP0_CTRL1 :: BTP0_SLOT1_BTP_TYPE [15:12] */
#define BCHP_XPT_MEMDMA_MCPB_CH1_BTP0_CTRL1_BTP0_SLOT1_BTP_TYPE_MASK 0x0000f000
#define BCHP_XPT_MEMDMA_MCPB_CH1_BTP0_CTRL1_BTP0_SLOT1_BTP_TYPE_SHIFT 12

/* XPT_MEMDMA_MCPB :: CH1_BTP0_CTRL1 :: BTP0_SLOT0_BTP_TYPE [11:08] */
#define BCHP_XPT_MEMDMA_MCPB_CH1_BTP0_CTRL1_BTP0_SLOT0_BTP_TYPE_MASK 0x00000f00
#define BCHP_XPT_MEMDMA_MCPB_CH1_BTP0_CTRL1_BTP0_SLOT0_BTP_TYPE_SHIFT 8
#define BCHP_XPT_MEMDMA_MCPB_CH1_BTP0_CTRL1_BTP0_SLOT0_BTP_TYPE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH1_BTP0_CTRL1 :: reserved1 [07:06] */
#define BCHP_XPT_MEMDMA_MCPB_CH1_BTP0_CTRL1_reserved1_MASK         0x000000c0
#define BCHP_XPT_MEMDMA_MCPB_CH1_BTP0_CTRL1_reserved1_SHIFT        6

/* XPT_MEMDMA_MCPB :: CH1_BTP0_CTRL1 :: BTP0_SLOT1_IS_CONSUMED_BY_ASP [05:05] */
#define BCHP_XPT_MEMDMA_MCPB_CH1_BTP0_CTRL1_BTP0_SLOT1_IS_CONSUMED_BY_ASP_MASK 0x00000020
#define BCHP_XPT_MEMDMA_MCPB_CH1_BTP0_CTRL1_BTP0_SLOT1_IS_CONSUMED_BY_ASP_SHIFT 5
#define BCHP_XPT_MEMDMA_MCPB_CH1_BTP0_CTRL1_BTP0_SLOT1_IS_CONSUMED_BY_ASP_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH1_BTP0_CTRL1 :: BTP0_SLOT0_IS_CONSUMED_BY_ASP [04:04] */
#define BCHP_XPT_MEMDMA_MCPB_CH1_BTP0_CTRL1_BTP0_SLOT0_IS_CONSUMED_BY_ASP_MASK 0x00000010
#define BCHP_XPT_MEMDMA_MCPB_CH1_BTP0_CTRL1_BTP0_SLOT0_IS_CONSUMED_BY_ASP_SHIFT 4
#define BCHP_XPT_MEMDMA_MCPB_CH1_BTP0_CTRL1_BTP0_SLOT0_IS_CONSUMED_BY_ASP_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH1_BTP0_CTRL1 :: BTP0_INSERTION_MODE [03:02] */
#define BCHP_XPT_MEMDMA_MCPB_CH1_BTP0_CTRL1_BTP0_INSERTION_MODE_MASK 0x0000000c
#define BCHP_XPT_MEMDMA_MCPB_CH1_BTP0_CTRL1_BTP0_INSERTION_MODE_SHIFT 2
#define BCHP_XPT_MEMDMA_MCPB_CH1_BTP0_CTRL1_BTP0_INSERTION_MODE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH1_BTP0_CTRL1 :: BTP0_PING_PONG_MODE_EN [01:01] */
#define BCHP_XPT_MEMDMA_MCPB_CH1_BTP0_CTRL1_BTP0_PING_PONG_MODE_EN_MASK 0x00000002
#define BCHP_XPT_MEMDMA_MCPB_CH1_BTP0_CTRL1_BTP0_PING_PONG_MODE_EN_SHIFT 1
#define BCHP_XPT_MEMDMA_MCPB_CH1_BTP0_CTRL1_BTP0_PING_PONG_MODE_EN_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH1_BTP0_CTRL1 :: BTP0_EN [00:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH1_BTP0_CTRL1_BTP0_EN_MASK           0x00000001
#define BCHP_XPT_MEMDMA_MCPB_CH1_BTP0_CTRL1_BTP0_EN_SHIFT          0
#define BCHP_XPT_MEMDMA_MCPB_CH1_BTP0_CTRL1_BTP0_EN_DEFAULT        0x00000000

/***************************************************************************
 *CH1_BTP1_CTRL1 - BTP1 control register for channel 1
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: CH1_BTP1_CTRL1 :: reserved0 [31:16] */
#define BCHP_XPT_MEMDMA_MCPB_CH1_BTP1_CTRL1_reserved0_MASK         0xffff0000
#define BCHP_XPT_MEMDMA_MCPB_CH1_BTP1_CTRL1_reserved0_SHIFT        16

/* XPT_MEMDMA_MCPB :: CH1_BTP1_CTRL1 :: BTP1_SLOT1_BTP_TYPE [15:12] */
#define BCHP_XPT_MEMDMA_MCPB_CH1_BTP1_CTRL1_BTP1_SLOT1_BTP_TYPE_MASK 0x0000f000
#define BCHP_XPT_MEMDMA_MCPB_CH1_BTP1_CTRL1_BTP1_SLOT1_BTP_TYPE_SHIFT 12

/* XPT_MEMDMA_MCPB :: CH1_BTP1_CTRL1 :: BTP1_SLOT0_BTP_TYPE [11:08] */
#define BCHP_XPT_MEMDMA_MCPB_CH1_BTP1_CTRL1_BTP1_SLOT0_BTP_TYPE_MASK 0x00000f00
#define BCHP_XPT_MEMDMA_MCPB_CH1_BTP1_CTRL1_BTP1_SLOT0_BTP_TYPE_SHIFT 8
#define BCHP_XPT_MEMDMA_MCPB_CH1_BTP1_CTRL1_BTP1_SLOT0_BTP_TYPE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH1_BTP1_CTRL1 :: reserved1 [07:06] */
#define BCHP_XPT_MEMDMA_MCPB_CH1_BTP1_CTRL1_reserved1_MASK         0x000000c0
#define BCHP_XPT_MEMDMA_MCPB_CH1_BTP1_CTRL1_reserved1_SHIFT        6

/* XPT_MEMDMA_MCPB :: CH1_BTP1_CTRL1 :: BTP1_SLOT1_IS_CONSUMED_BY_ASP [05:05] */
#define BCHP_XPT_MEMDMA_MCPB_CH1_BTP1_CTRL1_BTP1_SLOT1_IS_CONSUMED_BY_ASP_MASK 0x00000020
#define BCHP_XPT_MEMDMA_MCPB_CH1_BTP1_CTRL1_BTP1_SLOT1_IS_CONSUMED_BY_ASP_SHIFT 5
#define BCHP_XPT_MEMDMA_MCPB_CH1_BTP1_CTRL1_BTP1_SLOT1_IS_CONSUMED_BY_ASP_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH1_BTP1_CTRL1 :: BTP1_SLOT0_IS_CONSUMED_BY_ASP [04:04] */
#define BCHP_XPT_MEMDMA_MCPB_CH1_BTP1_CTRL1_BTP1_SLOT0_IS_CONSUMED_BY_ASP_MASK 0x00000010
#define BCHP_XPT_MEMDMA_MCPB_CH1_BTP1_CTRL1_BTP1_SLOT0_IS_CONSUMED_BY_ASP_SHIFT 4
#define BCHP_XPT_MEMDMA_MCPB_CH1_BTP1_CTRL1_BTP1_SLOT0_IS_CONSUMED_BY_ASP_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH1_BTP1_CTRL1 :: BTP1_INSERTION_MODE [03:02] */
#define BCHP_XPT_MEMDMA_MCPB_CH1_BTP1_CTRL1_BTP1_INSERTION_MODE_MASK 0x0000000c
#define BCHP_XPT_MEMDMA_MCPB_CH1_BTP1_CTRL1_BTP1_INSERTION_MODE_SHIFT 2
#define BCHP_XPT_MEMDMA_MCPB_CH1_BTP1_CTRL1_BTP1_INSERTION_MODE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH1_BTP1_CTRL1 :: BTP1_PING_PONG_MODE_EN [01:01] */
#define BCHP_XPT_MEMDMA_MCPB_CH1_BTP1_CTRL1_BTP1_PING_PONG_MODE_EN_MASK 0x00000002
#define BCHP_XPT_MEMDMA_MCPB_CH1_BTP1_CTRL1_BTP1_PING_PONG_MODE_EN_SHIFT 1
#define BCHP_XPT_MEMDMA_MCPB_CH1_BTP1_CTRL1_BTP1_PING_PONG_MODE_EN_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH1_BTP1_CTRL1 :: BTP1_EN [00:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH1_BTP1_CTRL1_BTP1_EN_MASK           0x00000001
#define BCHP_XPT_MEMDMA_MCPB_CH1_BTP1_CTRL1_BTP1_EN_SHIFT          0
#define BCHP_XPT_MEMDMA_MCPB_CH1_BTP1_CTRL1_BTP1_EN_DEFAULT        0x00000000

/***************************************************************************
 *CH1_BTP2_CTRL1 - BTP2 control register for channel 1
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: CH1_BTP2_CTRL1 :: reserved0 [31:16] */
#define BCHP_XPT_MEMDMA_MCPB_CH1_BTP2_CTRL1_reserved0_MASK         0xffff0000
#define BCHP_XPT_MEMDMA_MCPB_CH1_BTP2_CTRL1_reserved0_SHIFT        16

/* XPT_MEMDMA_MCPB :: CH1_BTP2_CTRL1 :: BTP2_SLOT1_BTP_TYPE [15:12] */
#define BCHP_XPT_MEMDMA_MCPB_CH1_BTP2_CTRL1_BTP2_SLOT1_BTP_TYPE_MASK 0x0000f000
#define BCHP_XPT_MEMDMA_MCPB_CH1_BTP2_CTRL1_BTP2_SLOT1_BTP_TYPE_SHIFT 12

/* XPT_MEMDMA_MCPB :: CH1_BTP2_CTRL1 :: BTP2_SLOT0_BTP_TYPE [11:08] */
#define BCHP_XPT_MEMDMA_MCPB_CH1_BTP2_CTRL1_BTP2_SLOT0_BTP_TYPE_MASK 0x00000f00
#define BCHP_XPT_MEMDMA_MCPB_CH1_BTP2_CTRL1_BTP2_SLOT0_BTP_TYPE_SHIFT 8
#define BCHP_XPT_MEMDMA_MCPB_CH1_BTP2_CTRL1_BTP2_SLOT0_BTP_TYPE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH1_BTP2_CTRL1 :: reserved1 [07:06] */
#define BCHP_XPT_MEMDMA_MCPB_CH1_BTP2_CTRL1_reserved1_MASK         0x000000c0
#define BCHP_XPT_MEMDMA_MCPB_CH1_BTP2_CTRL1_reserved1_SHIFT        6

/* XPT_MEMDMA_MCPB :: CH1_BTP2_CTRL1 :: BTP2_SLOT1_IS_CONSUMED_BY_ASP [05:05] */
#define BCHP_XPT_MEMDMA_MCPB_CH1_BTP2_CTRL1_BTP2_SLOT1_IS_CONSUMED_BY_ASP_MASK 0x00000020
#define BCHP_XPT_MEMDMA_MCPB_CH1_BTP2_CTRL1_BTP2_SLOT1_IS_CONSUMED_BY_ASP_SHIFT 5
#define BCHP_XPT_MEMDMA_MCPB_CH1_BTP2_CTRL1_BTP2_SLOT1_IS_CONSUMED_BY_ASP_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH1_BTP2_CTRL1 :: BTP2_SLOT0_IS_CONSUMED_BY_ASP [04:04] */
#define BCHP_XPT_MEMDMA_MCPB_CH1_BTP2_CTRL1_BTP2_SLOT0_IS_CONSUMED_BY_ASP_MASK 0x00000010
#define BCHP_XPT_MEMDMA_MCPB_CH1_BTP2_CTRL1_BTP2_SLOT0_IS_CONSUMED_BY_ASP_SHIFT 4
#define BCHP_XPT_MEMDMA_MCPB_CH1_BTP2_CTRL1_BTP2_SLOT0_IS_CONSUMED_BY_ASP_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH1_BTP2_CTRL1 :: BTP2_INSERTION_MODE [03:02] */
#define BCHP_XPT_MEMDMA_MCPB_CH1_BTP2_CTRL1_BTP2_INSERTION_MODE_MASK 0x0000000c
#define BCHP_XPT_MEMDMA_MCPB_CH1_BTP2_CTRL1_BTP2_INSERTION_MODE_SHIFT 2
#define BCHP_XPT_MEMDMA_MCPB_CH1_BTP2_CTRL1_BTP2_INSERTION_MODE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH1_BTP2_CTRL1 :: BTP2_PING_PONG_MODE_EN [01:01] */
#define BCHP_XPT_MEMDMA_MCPB_CH1_BTP2_CTRL1_BTP2_PING_PONG_MODE_EN_MASK 0x00000002
#define BCHP_XPT_MEMDMA_MCPB_CH1_BTP2_CTRL1_BTP2_PING_PONG_MODE_EN_SHIFT 1
#define BCHP_XPT_MEMDMA_MCPB_CH1_BTP2_CTRL1_BTP2_PING_PONG_MODE_EN_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH1_BTP2_CTRL1 :: BTP2_EN [00:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH1_BTP2_CTRL1_BTP2_EN_MASK           0x00000001
#define BCHP_XPT_MEMDMA_MCPB_CH1_BTP2_CTRL1_BTP2_EN_SHIFT          0
#define BCHP_XPT_MEMDMA_MCPB_CH1_BTP2_CTRL1_BTP2_EN_DEFAULT        0x00000000

/***************************************************************************
 *CH2_BTP0_CTRL1 - BTP0 control register for channel 2
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: CH2_BTP0_CTRL1 :: reserved0 [31:16] */
#define BCHP_XPT_MEMDMA_MCPB_CH2_BTP0_CTRL1_reserved0_MASK         0xffff0000
#define BCHP_XPT_MEMDMA_MCPB_CH2_BTP0_CTRL1_reserved0_SHIFT        16

/* XPT_MEMDMA_MCPB :: CH2_BTP0_CTRL1 :: BTP0_SLOT1_BTP_TYPE [15:12] */
#define BCHP_XPT_MEMDMA_MCPB_CH2_BTP0_CTRL1_BTP0_SLOT1_BTP_TYPE_MASK 0x0000f000
#define BCHP_XPT_MEMDMA_MCPB_CH2_BTP0_CTRL1_BTP0_SLOT1_BTP_TYPE_SHIFT 12

/* XPT_MEMDMA_MCPB :: CH2_BTP0_CTRL1 :: BTP0_SLOT0_BTP_TYPE [11:08] */
#define BCHP_XPT_MEMDMA_MCPB_CH2_BTP0_CTRL1_BTP0_SLOT0_BTP_TYPE_MASK 0x00000f00
#define BCHP_XPT_MEMDMA_MCPB_CH2_BTP0_CTRL1_BTP0_SLOT0_BTP_TYPE_SHIFT 8
#define BCHP_XPT_MEMDMA_MCPB_CH2_BTP0_CTRL1_BTP0_SLOT0_BTP_TYPE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH2_BTP0_CTRL1 :: reserved1 [07:06] */
#define BCHP_XPT_MEMDMA_MCPB_CH2_BTP0_CTRL1_reserved1_MASK         0x000000c0
#define BCHP_XPT_MEMDMA_MCPB_CH2_BTP0_CTRL1_reserved1_SHIFT        6

/* XPT_MEMDMA_MCPB :: CH2_BTP0_CTRL1 :: BTP0_SLOT1_IS_CONSUMED_BY_ASP [05:05] */
#define BCHP_XPT_MEMDMA_MCPB_CH2_BTP0_CTRL1_BTP0_SLOT1_IS_CONSUMED_BY_ASP_MASK 0x00000020
#define BCHP_XPT_MEMDMA_MCPB_CH2_BTP0_CTRL1_BTP0_SLOT1_IS_CONSUMED_BY_ASP_SHIFT 5
#define BCHP_XPT_MEMDMA_MCPB_CH2_BTP0_CTRL1_BTP0_SLOT1_IS_CONSUMED_BY_ASP_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH2_BTP0_CTRL1 :: BTP0_SLOT0_IS_CONSUMED_BY_ASP [04:04] */
#define BCHP_XPT_MEMDMA_MCPB_CH2_BTP0_CTRL1_BTP0_SLOT0_IS_CONSUMED_BY_ASP_MASK 0x00000010
#define BCHP_XPT_MEMDMA_MCPB_CH2_BTP0_CTRL1_BTP0_SLOT0_IS_CONSUMED_BY_ASP_SHIFT 4
#define BCHP_XPT_MEMDMA_MCPB_CH2_BTP0_CTRL1_BTP0_SLOT0_IS_CONSUMED_BY_ASP_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH2_BTP0_CTRL1 :: BTP0_INSERTION_MODE [03:02] */
#define BCHP_XPT_MEMDMA_MCPB_CH2_BTP0_CTRL1_BTP0_INSERTION_MODE_MASK 0x0000000c
#define BCHP_XPT_MEMDMA_MCPB_CH2_BTP0_CTRL1_BTP0_INSERTION_MODE_SHIFT 2
#define BCHP_XPT_MEMDMA_MCPB_CH2_BTP0_CTRL1_BTP0_INSERTION_MODE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH2_BTP0_CTRL1 :: BTP0_PING_PONG_MODE_EN [01:01] */
#define BCHP_XPT_MEMDMA_MCPB_CH2_BTP0_CTRL1_BTP0_PING_PONG_MODE_EN_MASK 0x00000002
#define BCHP_XPT_MEMDMA_MCPB_CH2_BTP0_CTRL1_BTP0_PING_PONG_MODE_EN_SHIFT 1
#define BCHP_XPT_MEMDMA_MCPB_CH2_BTP0_CTRL1_BTP0_PING_PONG_MODE_EN_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH2_BTP0_CTRL1 :: BTP0_EN [00:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH2_BTP0_CTRL1_BTP0_EN_MASK           0x00000001
#define BCHP_XPT_MEMDMA_MCPB_CH2_BTP0_CTRL1_BTP0_EN_SHIFT          0
#define BCHP_XPT_MEMDMA_MCPB_CH2_BTP0_CTRL1_BTP0_EN_DEFAULT        0x00000000

/***************************************************************************
 *CH2_BTP1_CTRL1 - BTP1 control register for channel 2
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: CH2_BTP1_CTRL1 :: reserved0 [31:16] */
#define BCHP_XPT_MEMDMA_MCPB_CH2_BTP1_CTRL1_reserved0_MASK         0xffff0000
#define BCHP_XPT_MEMDMA_MCPB_CH2_BTP1_CTRL1_reserved0_SHIFT        16

/* XPT_MEMDMA_MCPB :: CH2_BTP1_CTRL1 :: BTP1_SLOT1_BTP_TYPE [15:12] */
#define BCHP_XPT_MEMDMA_MCPB_CH2_BTP1_CTRL1_BTP1_SLOT1_BTP_TYPE_MASK 0x0000f000
#define BCHP_XPT_MEMDMA_MCPB_CH2_BTP1_CTRL1_BTP1_SLOT1_BTP_TYPE_SHIFT 12

/* XPT_MEMDMA_MCPB :: CH2_BTP1_CTRL1 :: BTP1_SLOT0_BTP_TYPE [11:08] */
#define BCHP_XPT_MEMDMA_MCPB_CH2_BTP1_CTRL1_BTP1_SLOT0_BTP_TYPE_MASK 0x00000f00
#define BCHP_XPT_MEMDMA_MCPB_CH2_BTP1_CTRL1_BTP1_SLOT0_BTP_TYPE_SHIFT 8
#define BCHP_XPT_MEMDMA_MCPB_CH2_BTP1_CTRL1_BTP1_SLOT0_BTP_TYPE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH2_BTP1_CTRL1 :: reserved1 [07:06] */
#define BCHP_XPT_MEMDMA_MCPB_CH2_BTP1_CTRL1_reserved1_MASK         0x000000c0
#define BCHP_XPT_MEMDMA_MCPB_CH2_BTP1_CTRL1_reserved1_SHIFT        6

/* XPT_MEMDMA_MCPB :: CH2_BTP1_CTRL1 :: BTP1_SLOT1_IS_CONSUMED_BY_ASP [05:05] */
#define BCHP_XPT_MEMDMA_MCPB_CH2_BTP1_CTRL1_BTP1_SLOT1_IS_CONSUMED_BY_ASP_MASK 0x00000020
#define BCHP_XPT_MEMDMA_MCPB_CH2_BTP1_CTRL1_BTP1_SLOT1_IS_CONSUMED_BY_ASP_SHIFT 5
#define BCHP_XPT_MEMDMA_MCPB_CH2_BTP1_CTRL1_BTP1_SLOT1_IS_CONSUMED_BY_ASP_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH2_BTP1_CTRL1 :: BTP1_SLOT0_IS_CONSUMED_BY_ASP [04:04] */
#define BCHP_XPT_MEMDMA_MCPB_CH2_BTP1_CTRL1_BTP1_SLOT0_IS_CONSUMED_BY_ASP_MASK 0x00000010
#define BCHP_XPT_MEMDMA_MCPB_CH2_BTP1_CTRL1_BTP1_SLOT0_IS_CONSUMED_BY_ASP_SHIFT 4
#define BCHP_XPT_MEMDMA_MCPB_CH2_BTP1_CTRL1_BTP1_SLOT0_IS_CONSUMED_BY_ASP_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH2_BTP1_CTRL1 :: BTP1_INSERTION_MODE [03:02] */
#define BCHP_XPT_MEMDMA_MCPB_CH2_BTP1_CTRL1_BTP1_INSERTION_MODE_MASK 0x0000000c
#define BCHP_XPT_MEMDMA_MCPB_CH2_BTP1_CTRL1_BTP1_INSERTION_MODE_SHIFT 2
#define BCHP_XPT_MEMDMA_MCPB_CH2_BTP1_CTRL1_BTP1_INSERTION_MODE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH2_BTP1_CTRL1 :: BTP1_PING_PONG_MODE_EN [01:01] */
#define BCHP_XPT_MEMDMA_MCPB_CH2_BTP1_CTRL1_BTP1_PING_PONG_MODE_EN_MASK 0x00000002
#define BCHP_XPT_MEMDMA_MCPB_CH2_BTP1_CTRL1_BTP1_PING_PONG_MODE_EN_SHIFT 1
#define BCHP_XPT_MEMDMA_MCPB_CH2_BTP1_CTRL1_BTP1_PING_PONG_MODE_EN_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH2_BTP1_CTRL1 :: BTP1_EN [00:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH2_BTP1_CTRL1_BTP1_EN_MASK           0x00000001
#define BCHP_XPT_MEMDMA_MCPB_CH2_BTP1_CTRL1_BTP1_EN_SHIFT          0
#define BCHP_XPT_MEMDMA_MCPB_CH2_BTP1_CTRL1_BTP1_EN_DEFAULT        0x00000000

/***************************************************************************
 *CH2_BTP2_CTRL1 - BTP2 control register for channel 2
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: CH2_BTP2_CTRL1 :: reserved0 [31:16] */
#define BCHP_XPT_MEMDMA_MCPB_CH2_BTP2_CTRL1_reserved0_MASK         0xffff0000
#define BCHP_XPT_MEMDMA_MCPB_CH2_BTP2_CTRL1_reserved0_SHIFT        16

/* XPT_MEMDMA_MCPB :: CH2_BTP2_CTRL1 :: BTP2_SLOT1_BTP_TYPE [15:12] */
#define BCHP_XPT_MEMDMA_MCPB_CH2_BTP2_CTRL1_BTP2_SLOT1_BTP_TYPE_MASK 0x0000f000
#define BCHP_XPT_MEMDMA_MCPB_CH2_BTP2_CTRL1_BTP2_SLOT1_BTP_TYPE_SHIFT 12

/* XPT_MEMDMA_MCPB :: CH2_BTP2_CTRL1 :: BTP2_SLOT0_BTP_TYPE [11:08] */
#define BCHP_XPT_MEMDMA_MCPB_CH2_BTP2_CTRL1_BTP2_SLOT0_BTP_TYPE_MASK 0x00000f00
#define BCHP_XPT_MEMDMA_MCPB_CH2_BTP2_CTRL1_BTP2_SLOT0_BTP_TYPE_SHIFT 8
#define BCHP_XPT_MEMDMA_MCPB_CH2_BTP2_CTRL1_BTP2_SLOT0_BTP_TYPE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH2_BTP2_CTRL1 :: reserved1 [07:06] */
#define BCHP_XPT_MEMDMA_MCPB_CH2_BTP2_CTRL1_reserved1_MASK         0x000000c0
#define BCHP_XPT_MEMDMA_MCPB_CH2_BTP2_CTRL1_reserved1_SHIFT        6

/* XPT_MEMDMA_MCPB :: CH2_BTP2_CTRL1 :: BTP2_SLOT1_IS_CONSUMED_BY_ASP [05:05] */
#define BCHP_XPT_MEMDMA_MCPB_CH2_BTP2_CTRL1_BTP2_SLOT1_IS_CONSUMED_BY_ASP_MASK 0x00000020
#define BCHP_XPT_MEMDMA_MCPB_CH2_BTP2_CTRL1_BTP2_SLOT1_IS_CONSUMED_BY_ASP_SHIFT 5
#define BCHP_XPT_MEMDMA_MCPB_CH2_BTP2_CTRL1_BTP2_SLOT1_IS_CONSUMED_BY_ASP_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH2_BTP2_CTRL1 :: BTP2_SLOT0_IS_CONSUMED_BY_ASP [04:04] */
#define BCHP_XPT_MEMDMA_MCPB_CH2_BTP2_CTRL1_BTP2_SLOT0_IS_CONSUMED_BY_ASP_MASK 0x00000010
#define BCHP_XPT_MEMDMA_MCPB_CH2_BTP2_CTRL1_BTP2_SLOT0_IS_CONSUMED_BY_ASP_SHIFT 4
#define BCHP_XPT_MEMDMA_MCPB_CH2_BTP2_CTRL1_BTP2_SLOT0_IS_CONSUMED_BY_ASP_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH2_BTP2_CTRL1 :: BTP2_INSERTION_MODE [03:02] */
#define BCHP_XPT_MEMDMA_MCPB_CH2_BTP2_CTRL1_BTP2_INSERTION_MODE_MASK 0x0000000c
#define BCHP_XPT_MEMDMA_MCPB_CH2_BTP2_CTRL1_BTP2_INSERTION_MODE_SHIFT 2
#define BCHP_XPT_MEMDMA_MCPB_CH2_BTP2_CTRL1_BTP2_INSERTION_MODE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH2_BTP2_CTRL1 :: BTP2_PING_PONG_MODE_EN [01:01] */
#define BCHP_XPT_MEMDMA_MCPB_CH2_BTP2_CTRL1_BTP2_PING_PONG_MODE_EN_MASK 0x00000002
#define BCHP_XPT_MEMDMA_MCPB_CH2_BTP2_CTRL1_BTP2_PING_PONG_MODE_EN_SHIFT 1
#define BCHP_XPT_MEMDMA_MCPB_CH2_BTP2_CTRL1_BTP2_PING_PONG_MODE_EN_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH2_BTP2_CTRL1 :: BTP2_EN [00:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH2_BTP2_CTRL1_BTP2_EN_MASK           0x00000001
#define BCHP_XPT_MEMDMA_MCPB_CH2_BTP2_CTRL1_BTP2_EN_SHIFT          0
#define BCHP_XPT_MEMDMA_MCPB_CH2_BTP2_CTRL1_BTP2_EN_DEFAULT        0x00000000

/***************************************************************************
 *CH3_BTP0_CTRL1 - BTP0 control register for channel 3
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: CH3_BTP0_CTRL1 :: reserved0 [31:16] */
#define BCHP_XPT_MEMDMA_MCPB_CH3_BTP0_CTRL1_reserved0_MASK         0xffff0000
#define BCHP_XPT_MEMDMA_MCPB_CH3_BTP0_CTRL1_reserved0_SHIFT        16

/* XPT_MEMDMA_MCPB :: CH3_BTP0_CTRL1 :: BTP0_SLOT1_BTP_TYPE [15:12] */
#define BCHP_XPT_MEMDMA_MCPB_CH3_BTP0_CTRL1_BTP0_SLOT1_BTP_TYPE_MASK 0x0000f000
#define BCHP_XPT_MEMDMA_MCPB_CH3_BTP0_CTRL1_BTP0_SLOT1_BTP_TYPE_SHIFT 12

/* XPT_MEMDMA_MCPB :: CH3_BTP0_CTRL1 :: BTP0_SLOT0_BTP_TYPE [11:08] */
#define BCHP_XPT_MEMDMA_MCPB_CH3_BTP0_CTRL1_BTP0_SLOT0_BTP_TYPE_MASK 0x00000f00
#define BCHP_XPT_MEMDMA_MCPB_CH3_BTP0_CTRL1_BTP0_SLOT0_BTP_TYPE_SHIFT 8
#define BCHP_XPT_MEMDMA_MCPB_CH3_BTP0_CTRL1_BTP0_SLOT0_BTP_TYPE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH3_BTP0_CTRL1 :: reserved1 [07:06] */
#define BCHP_XPT_MEMDMA_MCPB_CH3_BTP0_CTRL1_reserved1_MASK         0x000000c0
#define BCHP_XPT_MEMDMA_MCPB_CH3_BTP0_CTRL1_reserved1_SHIFT        6

/* XPT_MEMDMA_MCPB :: CH3_BTP0_CTRL1 :: BTP0_SLOT1_IS_CONSUMED_BY_ASP [05:05] */
#define BCHP_XPT_MEMDMA_MCPB_CH3_BTP0_CTRL1_BTP0_SLOT1_IS_CONSUMED_BY_ASP_MASK 0x00000020
#define BCHP_XPT_MEMDMA_MCPB_CH3_BTP0_CTRL1_BTP0_SLOT1_IS_CONSUMED_BY_ASP_SHIFT 5
#define BCHP_XPT_MEMDMA_MCPB_CH3_BTP0_CTRL1_BTP0_SLOT1_IS_CONSUMED_BY_ASP_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH3_BTP0_CTRL1 :: BTP0_SLOT0_IS_CONSUMED_BY_ASP [04:04] */
#define BCHP_XPT_MEMDMA_MCPB_CH3_BTP0_CTRL1_BTP0_SLOT0_IS_CONSUMED_BY_ASP_MASK 0x00000010
#define BCHP_XPT_MEMDMA_MCPB_CH3_BTP0_CTRL1_BTP0_SLOT0_IS_CONSUMED_BY_ASP_SHIFT 4
#define BCHP_XPT_MEMDMA_MCPB_CH3_BTP0_CTRL1_BTP0_SLOT0_IS_CONSUMED_BY_ASP_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH3_BTP0_CTRL1 :: BTP0_INSERTION_MODE [03:02] */
#define BCHP_XPT_MEMDMA_MCPB_CH3_BTP0_CTRL1_BTP0_INSERTION_MODE_MASK 0x0000000c
#define BCHP_XPT_MEMDMA_MCPB_CH3_BTP0_CTRL1_BTP0_INSERTION_MODE_SHIFT 2
#define BCHP_XPT_MEMDMA_MCPB_CH3_BTP0_CTRL1_BTP0_INSERTION_MODE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH3_BTP0_CTRL1 :: BTP0_PING_PONG_MODE_EN [01:01] */
#define BCHP_XPT_MEMDMA_MCPB_CH3_BTP0_CTRL1_BTP0_PING_PONG_MODE_EN_MASK 0x00000002
#define BCHP_XPT_MEMDMA_MCPB_CH3_BTP0_CTRL1_BTP0_PING_PONG_MODE_EN_SHIFT 1
#define BCHP_XPT_MEMDMA_MCPB_CH3_BTP0_CTRL1_BTP0_PING_PONG_MODE_EN_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH3_BTP0_CTRL1 :: BTP0_EN [00:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH3_BTP0_CTRL1_BTP0_EN_MASK           0x00000001
#define BCHP_XPT_MEMDMA_MCPB_CH3_BTP0_CTRL1_BTP0_EN_SHIFT          0
#define BCHP_XPT_MEMDMA_MCPB_CH3_BTP0_CTRL1_BTP0_EN_DEFAULT        0x00000000

/***************************************************************************
 *CH3_BTP1_CTRL1 - BTP1 control register for channel 3
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: CH3_BTP1_CTRL1 :: reserved0 [31:16] */
#define BCHP_XPT_MEMDMA_MCPB_CH3_BTP1_CTRL1_reserved0_MASK         0xffff0000
#define BCHP_XPT_MEMDMA_MCPB_CH3_BTP1_CTRL1_reserved0_SHIFT        16

/* XPT_MEMDMA_MCPB :: CH3_BTP1_CTRL1 :: BTP1_SLOT1_BTP_TYPE [15:12] */
#define BCHP_XPT_MEMDMA_MCPB_CH3_BTP1_CTRL1_BTP1_SLOT1_BTP_TYPE_MASK 0x0000f000
#define BCHP_XPT_MEMDMA_MCPB_CH3_BTP1_CTRL1_BTP1_SLOT1_BTP_TYPE_SHIFT 12

/* XPT_MEMDMA_MCPB :: CH3_BTP1_CTRL1 :: BTP1_SLOT0_BTP_TYPE [11:08] */
#define BCHP_XPT_MEMDMA_MCPB_CH3_BTP1_CTRL1_BTP1_SLOT0_BTP_TYPE_MASK 0x00000f00
#define BCHP_XPT_MEMDMA_MCPB_CH3_BTP1_CTRL1_BTP1_SLOT0_BTP_TYPE_SHIFT 8
#define BCHP_XPT_MEMDMA_MCPB_CH3_BTP1_CTRL1_BTP1_SLOT0_BTP_TYPE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH3_BTP1_CTRL1 :: reserved1 [07:06] */
#define BCHP_XPT_MEMDMA_MCPB_CH3_BTP1_CTRL1_reserved1_MASK         0x000000c0
#define BCHP_XPT_MEMDMA_MCPB_CH3_BTP1_CTRL1_reserved1_SHIFT        6

/* XPT_MEMDMA_MCPB :: CH3_BTP1_CTRL1 :: BTP1_SLOT1_IS_CONSUMED_BY_ASP [05:05] */
#define BCHP_XPT_MEMDMA_MCPB_CH3_BTP1_CTRL1_BTP1_SLOT1_IS_CONSUMED_BY_ASP_MASK 0x00000020
#define BCHP_XPT_MEMDMA_MCPB_CH3_BTP1_CTRL1_BTP1_SLOT1_IS_CONSUMED_BY_ASP_SHIFT 5
#define BCHP_XPT_MEMDMA_MCPB_CH3_BTP1_CTRL1_BTP1_SLOT1_IS_CONSUMED_BY_ASP_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH3_BTP1_CTRL1 :: BTP1_SLOT0_IS_CONSUMED_BY_ASP [04:04] */
#define BCHP_XPT_MEMDMA_MCPB_CH3_BTP1_CTRL1_BTP1_SLOT0_IS_CONSUMED_BY_ASP_MASK 0x00000010
#define BCHP_XPT_MEMDMA_MCPB_CH3_BTP1_CTRL1_BTP1_SLOT0_IS_CONSUMED_BY_ASP_SHIFT 4
#define BCHP_XPT_MEMDMA_MCPB_CH3_BTP1_CTRL1_BTP1_SLOT0_IS_CONSUMED_BY_ASP_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH3_BTP1_CTRL1 :: BTP1_INSERTION_MODE [03:02] */
#define BCHP_XPT_MEMDMA_MCPB_CH3_BTP1_CTRL1_BTP1_INSERTION_MODE_MASK 0x0000000c
#define BCHP_XPT_MEMDMA_MCPB_CH3_BTP1_CTRL1_BTP1_INSERTION_MODE_SHIFT 2
#define BCHP_XPT_MEMDMA_MCPB_CH3_BTP1_CTRL1_BTP1_INSERTION_MODE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH3_BTP1_CTRL1 :: BTP1_PING_PONG_MODE_EN [01:01] */
#define BCHP_XPT_MEMDMA_MCPB_CH3_BTP1_CTRL1_BTP1_PING_PONG_MODE_EN_MASK 0x00000002
#define BCHP_XPT_MEMDMA_MCPB_CH3_BTP1_CTRL1_BTP1_PING_PONG_MODE_EN_SHIFT 1
#define BCHP_XPT_MEMDMA_MCPB_CH3_BTP1_CTRL1_BTP1_PING_PONG_MODE_EN_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH3_BTP1_CTRL1 :: BTP1_EN [00:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH3_BTP1_CTRL1_BTP1_EN_MASK           0x00000001
#define BCHP_XPT_MEMDMA_MCPB_CH3_BTP1_CTRL1_BTP1_EN_SHIFT          0
#define BCHP_XPT_MEMDMA_MCPB_CH3_BTP1_CTRL1_BTP1_EN_DEFAULT        0x00000000

/***************************************************************************
 *CH3_BTP2_CTRL1 - BTP2 control register for channel 3
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: CH3_BTP2_CTRL1 :: reserved0 [31:16] */
#define BCHP_XPT_MEMDMA_MCPB_CH3_BTP2_CTRL1_reserved0_MASK         0xffff0000
#define BCHP_XPT_MEMDMA_MCPB_CH3_BTP2_CTRL1_reserved0_SHIFT        16

/* XPT_MEMDMA_MCPB :: CH3_BTP2_CTRL1 :: BTP2_SLOT1_BTP_TYPE [15:12] */
#define BCHP_XPT_MEMDMA_MCPB_CH3_BTP2_CTRL1_BTP2_SLOT1_BTP_TYPE_MASK 0x0000f000
#define BCHP_XPT_MEMDMA_MCPB_CH3_BTP2_CTRL1_BTP2_SLOT1_BTP_TYPE_SHIFT 12

/* XPT_MEMDMA_MCPB :: CH3_BTP2_CTRL1 :: BTP2_SLOT0_BTP_TYPE [11:08] */
#define BCHP_XPT_MEMDMA_MCPB_CH3_BTP2_CTRL1_BTP2_SLOT0_BTP_TYPE_MASK 0x00000f00
#define BCHP_XPT_MEMDMA_MCPB_CH3_BTP2_CTRL1_BTP2_SLOT0_BTP_TYPE_SHIFT 8
#define BCHP_XPT_MEMDMA_MCPB_CH3_BTP2_CTRL1_BTP2_SLOT0_BTP_TYPE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH3_BTP2_CTRL1 :: reserved1 [07:06] */
#define BCHP_XPT_MEMDMA_MCPB_CH3_BTP2_CTRL1_reserved1_MASK         0x000000c0
#define BCHP_XPT_MEMDMA_MCPB_CH3_BTP2_CTRL1_reserved1_SHIFT        6

/* XPT_MEMDMA_MCPB :: CH3_BTP2_CTRL1 :: BTP2_SLOT1_IS_CONSUMED_BY_ASP [05:05] */
#define BCHP_XPT_MEMDMA_MCPB_CH3_BTP2_CTRL1_BTP2_SLOT1_IS_CONSUMED_BY_ASP_MASK 0x00000020
#define BCHP_XPT_MEMDMA_MCPB_CH3_BTP2_CTRL1_BTP2_SLOT1_IS_CONSUMED_BY_ASP_SHIFT 5
#define BCHP_XPT_MEMDMA_MCPB_CH3_BTP2_CTRL1_BTP2_SLOT1_IS_CONSUMED_BY_ASP_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH3_BTP2_CTRL1 :: BTP2_SLOT0_IS_CONSUMED_BY_ASP [04:04] */
#define BCHP_XPT_MEMDMA_MCPB_CH3_BTP2_CTRL1_BTP2_SLOT0_IS_CONSUMED_BY_ASP_MASK 0x00000010
#define BCHP_XPT_MEMDMA_MCPB_CH3_BTP2_CTRL1_BTP2_SLOT0_IS_CONSUMED_BY_ASP_SHIFT 4
#define BCHP_XPT_MEMDMA_MCPB_CH3_BTP2_CTRL1_BTP2_SLOT0_IS_CONSUMED_BY_ASP_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH3_BTP2_CTRL1 :: BTP2_INSERTION_MODE [03:02] */
#define BCHP_XPT_MEMDMA_MCPB_CH3_BTP2_CTRL1_BTP2_INSERTION_MODE_MASK 0x0000000c
#define BCHP_XPT_MEMDMA_MCPB_CH3_BTP2_CTRL1_BTP2_INSERTION_MODE_SHIFT 2
#define BCHP_XPT_MEMDMA_MCPB_CH3_BTP2_CTRL1_BTP2_INSERTION_MODE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH3_BTP2_CTRL1 :: BTP2_PING_PONG_MODE_EN [01:01] */
#define BCHP_XPT_MEMDMA_MCPB_CH3_BTP2_CTRL1_BTP2_PING_PONG_MODE_EN_MASK 0x00000002
#define BCHP_XPT_MEMDMA_MCPB_CH3_BTP2_CTRL1_BTP2_PING_PONG_MODE_EN_SHIFT 1
#define BCHP_XPT_MEMDMA_MCPB_CH3_BTP2_CTRL1_BTP2_PING_PONG_MODE_EN_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH3_BTP2_CTRL1 :: BTP2_EN [00:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH3_BTP2_CTRL1_BTP2_EN_MASK           0x00000001
#define BCHP_XPT_MEMDMA_MCPB_CH3_BTP2_CTRL1_BTP2_EN_SHIFT          0
#define BCHP_XPT_MEMDMA_MCPB_CH3_BTP2_CTRL1_BTP2_EN_DEFAULT        0x00000000

/***************************************************************************
 *CH4_BTP0_CTRL1 - BTP0 control register for channel 4
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: CH4_BTP0_CTRL1 :: reserved0 [31:16] */
#define BCHP_XPT_MEMDMA_MCPB_CH4_BTP0_CTRL1_reserved0_MASK         0xffff0000
#define BCHP_XPT_MEMDMA_MCPB_CH4_BTP0_CTRL1_reserved0_SHIFT        16

/* XPT_MEMDMA_MCPB :: CH4_BTP0_CTRL1 :: BTP0_SLOT1_BTP_TYPE [15:12] */
#define BCHP_XPT_MEMDMA_MCPB_CH4_BTP0_CTRL1_BTP0_SLOT1_BTP_TYPE_MASK 0x0000f000
#define BCHP_XPT_MEMDMA_MCPB_CH4_BTP0_CTRL1_BTP0_SLOT1_BTP_TYPE_SHIFT 12

/* XPT_MEMDMA_MCPB :: CH4_BTP0_CTRL1 :: BTP0_SLOT0_BTP_TYPE [11:08] */
#define BCHP_XPT_MEMDMA_MCPB_CH4_BTP0_CTRL1_BTP0_SLOT0_BTP_TYPE_MASK 0x00000f00
#define BCHP_XPT_MEMDMA_MCPB_CH4_BTP0_CTRL1_BTP0_SLOT0_BTP_TYPE_SHIFT 8
#define BCHP_XPT_MEMDMA_MCPB_CH4_BTP0_CTRL1_BTP0_SLOT0_BTP_TYPE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH4_BTP0_CTRL1 :: reserved1 [07:06] */
#define BCHP_XPT_MEMDMA_MCPB_CH4_BTP0_CTRL1_reserved1_MASK         0x000000c0
#define BCHP_XPT_MEMDMA_MCPB_CH4_BTP0_CTRL1_reserved1_SHIFT        6

/* XPT_MEMDMA_MCPB :: CH4_BTP0_CTRL1 :: BTP0_SLOT1_IS_CONSUMED_BY_ASP [05:05] */
#define BCHP_XPT_MEMDMA_MCPB_CH4_BTP0_CTRL1_BTP0_SLOT1_IS_CONSUMED_BY_ASP_MASK 0x00000020
#define BCHP_XPT_MEMDMA_MCPB_CH4_BTP0_CTRL1_BTP0_SLOT1_IS_CONSUMED_BY_ASP_SHIFT 5
#define BCHP_XPT_MEMDMA_MCPB_CH4_BTP0_CTRL1_BTP0_SLOT1_IS_CONSUMED_BY_ASP_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH4_BTP0_CTRL1 :: BTP0_SLOT0_IS_CONSUMED_BY_ASP [04:04] */
#define BCHP_XPT_MEMDMA_MCPB_CH4_BTP0_CTRL1_BTP0_SLOT0_IS_CONSUMED_BY_ASP_MASK 0x00000010
#define BCHP_XPT_MEMDMA_MCPB_CH4_BTP0_CTRL1_BTP0_SLOT0_IS_CONSUMED_BY_ASP_SHIFT 4
#define BCHP_XPT_MEMDMA_MCPB_CH4_BTP0_CTRL1_BTP0_SLOT0_IS_CONSUMED_BY_ASP_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH4_BTP0_CTRL1 :: BTP0_INSERTION_MODE [03:02] */
#define BCHP_XPT_MEMDMA_MCPB_CH4_BTP0_CTRL1_BTP0_INSERTION_MODE_MASK 0x0000000c
#define BCHP_XPT_MEMDMA_MCPB_CH4_BTP0_CTRL1_BTP0_INSERTION_MODE_SHIFT 2
#define BCHP_XPT_MEMDMA_MCPB_CH4_BTP0_CTRL1_BTP0_INSERTION_MODE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH4_BTP0_CTRL1 :: BTP0_PING_PONG_MODE_EN [01:01] */
#define BCHP_XPT_MEMDMA_MCPB_CH4_BTP0_CTRL1_BTP0_PING_PONG_MODE_EN_MASK 0x00000002
#define BCHP_XPT_MEMDMA_MCPB_CH4_BTP0_CTRL1_BTP0_PING_PONG_MODE_EN_SHIFT 1
#define BCHP_XPT_MEMDMA_MCPB_CH4_BTP0_CTRL1_BTP0_PING_PONG_MODE_EN_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH4_BTP0_CTRL1 :: BTP0_EN [00:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH4_BTP0_CTRL1_BTP0_EN_MASK           0x00000001
#define BCHP_XPT_MEMDMA_MCPB_CH4_BTP0_CTRL1_BTP0_EN_SHIFT          0
#define BCHP_XPT_MEMDMA_MCPB_CH4_BTP0_CTRL1_BTP0_EN_DEFAULT        0x00000000

/***************************************************************************
 *CH4_BTP1_CTRL1 - BTP1 control register for channel 4
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: CH4_BTP1_CTRL1 :: reserved0 [31:16] */
#define BCHP_XPT_MEMDMA_MCPB_CH4_BTP1_CTRL1_reserved0_MASK         0xffff0000
#define BCHP_XPT_MEMDMA_MCPB_CH4_BTP1_CTRL1_reserved0_SHIFT        16

/* XPT_MEMDMA_MCPB :: CH4_BTP1_CTRL1 :: BTP1_SLOT1_BTP_TYPE [15:12] */
#define BCHP_XPT_MEMDMA_MCPB_CH4_BTP1_CTRL1_BTP1_SLOT1_BTP_TYPE_MASK 0x0000f000
#define BCHP_XPT_MEMDMA_MCPB_CH4_BTP1_CTRL1_BTP1_SLOT1_BTP_TYPE_SHIFT 12

/* XPT_MEMDMA_MCPB :: CH4_BTP1_CTRL1 :: BTP1_SLOT0_BTP_TYPE [11:08] */
#define BCHP_XPT_MEMDMA_MCPB_CH4_BTP1_CTRL1_BTP1_SLOT0_BTP_TYPE_MASK 0x00000f00
#define BCHP_XPT_MEMDMA_MCPB_CH4_BTP1_CTRL1_BTP1_SLOT0_BTP_TYPE_SHIFT 8
#define BCHP_XPT_MEMDMA_MCPB_CH4_BTP1_CTRL1_BTP1_SLOT0_BTP_TYPE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH4_BTP1_CTRL1 :: reserved1 [07:06] */
#define BCHP_XPT_MEMDMA_MCPB_CH4_BTP1_CTRL1_reserved1_MASK         0x000000c0
#define BCHP_XPT_MEMDMA_MCPB_CH4_BTP1_CTRL1_reserved1_SHIFT        6

/* XPT_MEMDMA_MCPB :: CH4_BTP1_CTRL1 :: BTP1_SLOT1_IS_CONSUMED_BY_ASP [05:05] */
#define BCHP_XPT_MEMDMA_MCPB_CH4_BTP1_CTRL1_BTP1_SLOT1_IS_CONSUMED_BY_ASP_MASK 0x00000020
#define BCHP_XPT_MEMDMA_MCPB_CH4_BTP1_CTRL1_BTP1_SLOT1_IS_CONSUMED_BY_ASP_SHIFT 5
#define BCHP_XPT_MEMDMA_MCPB_CH4_BTP1_CTRL1_BTP1_SLOT1_IS_CONSUMED_BY_ASP_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH4_BTP1_CTRL1 :: BTP1_SLOT0_IS_CONSUMED_BY_ASP [04:04] */
#define BCHP_XPT_MEMDMA_MCPB_CH4_BTP1_CTRL1_BTP1_SLOT0_IS_CONSUMED_BY_ASP_MASK 0x00000010
#define BCHP_XPT_MEMDMA_MCPB_CH4_BTP1_CTRL1_BTP1_SLOT0_IS_CONSUMED_BY_ASP_SHIFT 4
#define BCHP_XPT_MEMDMA_MCPB_CH4_BTP1_CTRL1_BTP1_SLOT0_IS_CONSUMED_BY_ASP_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH4_BTP1_CTRL1 :: BTP1_INSERTION_MODE [03:02] */
#define BCHP_XPT_MEMDMA_MCPB_CH4_BTP1_CTRL1_BTP1_INSERTION_MODE_MASK 0x0000000c
#define BCHP_XPT_MEMDMA_MCPB_CH4_BTP1_CTRL1_BTP1_INSERTION_MODE_SHIFT 2
#define BCHP_XPT_MEMDMA_MCPB_CH4_BTP1_CTRL1_BTP1_INSERTION_MODE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH4_BTP1_CTRL1 :: BTP1_PING_PONG_MODE_EN [01:01] */
#define BCHP_XPT_MEMDMA_MCPB_CH4_BTP1_CTRL1_BTP1_PING_PONG_MODE_EN_MASK 0x00000002
#define BCHP_XPT_MEMDMA_MCPB_CH4_BTP1_CTRL1_BTP1_PING_PONG_MODE_EN_SHIFT 1
#define BCHP_XPT_MEMDMA_MCPB_CH4_BTP1_CTRL1_BTP1_PING_PONG_MODE_EN_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH4_BTP1_CTRL1 :: BTP1_EN [00:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH4_BTP1_CTRL1_BTP1_EN_MASK           0x00000001
#define BCHP_XPT_MEMDMA_MCPB_CH4_BTP1_CTRL1_BTP1_EN_SHIFT          0
#define BCHP_XPT_MEMDMA_MCPB_CH4_BTP1_CTRL1_BTP1_EN_DEFAULT        0x00000000

/***************************************************************************
 *CH4_BTP2_CTRL1 - BTP2 control register for channel 4
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: CH4_BTP2_CTRL1 :: reserved0 [31:16] */
#define BCHP_XPT_MEMDMA_MCPB_CH4_BTP2_CTRL1_reserved0_MASK         0xffff0000
#define BCHP_XPT_MEMDMA_MCPB_CH4_BTP2_CTRL1_reserved0_SHIFT        16

/* XPT_MEMDMA_MCPB :: CH4_BTP2_CTRL1 :: BTP2_SLOT1_BTP_TYPE [15:12] */
#define BCHP_XPT_MEMDMA_MCPB_CH4_BTP2_CTRL1_BTP2_SLOT1_BTP_TYPE_MASK 0x0000f000
#define BCHP_XPT_MEMDMA_MCPB_CH4_BTP2_CTRL1_BTP2_SLOT1_BTP_TYPE_SHIFT 12

/* XPT_MEMDMA_MCPB :: CH4_BTP2_CTRL1 :: BTP2_SLOT0_BTP_TYPE [11:08] */
#define BCHP_XPT_MEMDMA_MCPB_CH4_BTP2_CTRL1_BTP2_SLOT0_BTP_TYPE_MASK 0x00000f00
#define BCHP_XPT_MEMDMA_MCPB_CH4_BTP2_CTRL1_BTP2_SLOT0_BTP_TYPE_SHIFT 8
#define BCHP_XPT_MEMDMA_MCPB_CH4_BTP2_CTRL1_BTP2_SLOT0_BTP_TYPE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH4_BTP2_CTRL1 :: reserved1 [07:06] */
#define BCHP_XPT_MEMDMA_MCPB_CH4_BTP2_CTRL1_reserved1_MASK         0x000000c0
#define BCHP_XPT_MEMDMA_MCPB_CH4_BTP2_CTRL1_reserved1_SHIFT        6

/* XPT_MEMDMA_MCPB :: CH4_BTP2_CTRL1 :: BTP2_SLOT1_IS_CONSUMED_BY_ASP [05:05] */
#define BCHP_XPT_MEMDMA_MCPB_CH4_BTP2_CTRL1_BTP2_SLOT1_IS_CONSUMED_BY_ASP_MASK 0x00000020
#define BCHP_XPT_MEMDMA_MCPB_CH4_BTP2_CTRL1_BTP2_SLOT1_IS_CONSUMED_BY_ASP_SHIFT 5
#define BCHP_XPT_MEMDMA_MCPB_CH4_BTP2_CTRL1_BTP2_SLOT1_IS_CONSUMED_BY_ASP_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH4_BTP2_CTRL1 :: BTP2_SLOT0_IS_CONSUMED_BY_ASP [04:04] */
#define BCHP_XPT_MEMDMA_MCPB_CH4_BTP2_CTRL1_BTP2_SLOT0_IS_CONSUMED_BY_ASP_MASK 0x00000010
#define BCHP_XPT_MEMDMA_MCPB_CH4_BTP2_CTRL1_BTP2_SLOT0_IS_CONSUMED_BY_ASP_SHIFT 4
#define BCHP_XPT_MEMDMA_MCPB_CH4_BTP2_CTRL1_BTP2_SLOT0_IS_CONSUMED_BY_ASP_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH4_BTP2_CTRL1 :: BTP2_INSERTION_MODE [03:02] */
#define BCHP_XPT_MEMDMA_MCPB_CH4_BTP2_CTRL1_BTP2_INSERTION_MODE_MASK 0x0000000c
#define BCHP_XPT_MEMDMA_MCPB_CH4_BTP2_CTRL1_BTP2_INSERTION_MODE_SHIFT 2
#define BCHP_XPT_MEMDMA_MCPB_CH4_BTP2_CTRL1_BTP2_INSERTION_MODE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH4_BTP2_CTRL1 :: BTP2_PING_PONG_MODE_EN [01:01] */
#define BCHP_XPT_MEMDMA_MCPB_CH4_BTP2_CTRL1_BTP2_PING_PONG_MODE_EN_MASK 0x00000002
#define BCHP_XPT_MEMDMA_MCPB_CH4_BTP2_CTRL1_BTP2_PING_PONG_MODE_EN_SHIFT 1
#define BCHP_XPT_MEMDMA_MCPB_CH4_BTP2_CTRL1_BTP2_PING_PONG_MODE_EN_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH4_BTP2_CTRL1 :: BTP2_EN [00:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH4_BTP2_CTRL1_BTP2_EN_MASK           0x00000001
#define BCHP_XPT_MEMDMA_MCPB_CH4_BTP2_CTRL1_BTP2_EN_SHIFT          0
#define BCHP_XPT_MEMDMA_MCPB_CH4_BTP2_CTRL1_BTP2_EN_DEFAULT        0x00000000

/***************************************************************************
 *CH5_BTP0_CTRL1 - BTP0 control register for channel 5
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: CH5_BTP0_CTRL1 :: reserved0 [31:16] */
#define BCHP_XPT_MEMDMA_MCPB_CH5_BTP0_CTRL1_reserved0_MASK         0xffff0000
#define BCHP_XPT_MEMDMA_MCPB_CH5_BTP0_CTRL1_reserved0_SHIFT        16

/* XPT_MEMDMA_MCPB :: CH5_BTP0_CTRL1 :: BTP0_SLOT1_BTP_TYPE [15:12] */
#define BCHP_XPT_MEMDMA_MCPB_CH5_BTP0_CTRL1_BTP0_SLOT1_BTP_TYPE_MASK 0x0000f000
#define BCHP_XPT_MEMDMA_MCPB_CH5_BTP0_CTRL1_BTP0_SLOT1_BTP_TYPE_SHIFT 12

/* XPT_MEMDMA_MCPB :: CH5_BTP0_CTRL1 :: BTP0_SLOT0_BTP_TYPE [11:08] */
#define BCHP_XPT_MEMDMA_MCPB_CH5_BTP0_CTRL1_BTP0_SLOT0_BTP_TYPE_MASK 0x00000f00
#define BCHP_XPT_MEMDMA_MCPB_CH5_BTP0_CTRL1_BTP0_SLOT0_BTP_TYPE_SHIFT 8
#define BCHP_XPT_MEMDMA_MCPB_CH5_BTP0_CTRL1_BTP0_SLOT0_BTP_TYPE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH5_BTP0_CTRL1 :: reserved1 [07:06] */
#define BCHP_XPT_MEMDMA_MCPB_CH5_BTP0_CTRL1_reserved1_MASK         0x000000c0
#define BCHP_XPT_MEMDMA_MCPB_CH5_BTP0_CTRL1_reserved1_SHIFT        6

/* XPT_MEMDMA_MCPB :: CH5_BTP0_CTRL1 :: BTP0_SLOT1_IS_CONSUMED_BY_ASP [05:05] */
#define BCHP_XPT_MEMDMA_MCPB_CH5_BTP0_CTRL1_BTP0_SLOT1_IS_CONSUMED_BY_ASP_MASK 0x00000020
#define BCHP_XPT_MEMDMA_MCPB_CH5_BTP0_CTRL1_BTP0_SLOT1_IS_CONSUMED_BY_ASP_SHIFT 5
#define BCHP_XPT_MEMDMA_MCPB_CH5_BTP0_CTRL1_BTP0_SLOT1_IS_CONSUMED_BY_ASP_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH5_BTP0_CTRL1 :: BTP0_SLOT0_IS_CONSUMED_BY_ASP [04:04] */
#define BCHP_XPT_MEMDMA_MCPB_CH5_BTP0_CTRL1_BTP0_SLOT0_IS_CONSUMED_BY_ASP_MASK 0x00000010
#define BCHP_XPT_MEMDMA_MCPB_CH5_BTP0_CTRL1_BTP0_SLOT0_IS_CONSUMED_BY_ASP_SHIFT 4
#define BCHP_XPT_MEMDMA_MCPB_CH5_BTP0_CTRL1_BTP0_SLOT0_IS_CONSUMED_BY_ASP_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH5_BTP0_CTRL1 :: BTP0_INSERTION_MODE [03:02] */
#define BCHP_XPT_MEMDMA_MCPB_CH5_BTP0_CTRL1_BTP0_INSERTION_MODE_MASK 0x0000000c
#define BCHP_XPT_MEMDMA_MCPB_CH5_BTP0_CTRL1_BTP0_INSERTION_MODE_SHIFT 2
#define BCHP_XPT_MEMDMA_MCPB_CH5_BTP0_CTRL1_BTP0_INSERTION_MODE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH5_BTP0_CTRL1 :: BTP0_PING_PONG_MODE_EN [01:01] */
#define BCHP_XPT_MEMDMA_MCPB_CH5_BTP0_CTRL1_BTP0_PING_PONG_MODE_EN_MASK 0x00000002
#define BCHP_XPT_MEMDMA_MCPB_CH5_BTP0_CTRL1_BTP0_PING_PONG_MODE_EN_SHIFT 1
#define BCHP_XPT_MEMDMA_MCPB_CH5_BTP0_CTRL1_BTP0_PING_PONG_MODE_EN_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH5_BTP0_CTRL1 :: BTP0_EN [00:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH5_BTP0_CTRL1_BTP0_EN_MASK           0x00000001
#define BCHP_XPT_MEMDMA_MCPB_CH5_BTP0_CTRL1_BTP0_EN_SHIFT          0
#define BCHP_XPT_MEMDMA_MCPB_CH5_BTP0_CTRL1_BTP0_EN_DEFAULT        0x00000000

/***************************************************************************
 *CH5_BTP1_CTRL1 - BTP1 control register for channel 5
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: CH5_BTP1_CTRL1 :: reserved0 [31:16] */
#define BCHP_XPT_MEMDMA_MCPB_CH5_BTP1_CTRL1_reserved0_MASK         0xffff0000
#define BCHP_XPT_MEMDMA_MCPB_CH5_BTP1_CTRL1_reserved0_SHIFT        16

/* XPT_MEMDMA_MCPB :: CH5_BTP1_CTRL1 :: BTP1_SLOT1_BTP_TYPE [15:12] */
#define BCHP_XPT_MEMDMA_MCPB_CH5_BTP1_CTRL1_BTP1_SLOT1_BTP_TYPE_MASK 0x0000f000
#define BCHP_XPT_MEMDMA_MCPB_CH5_BTP1_CTRL1_BTP1_SLOT1_BTP_TYPE_SHIFT 12

/* XPT_MEMDMA_MCPB :: CH5_BTP1_CTRL1 :: BTP1_SLOT0_BTP_TYPE [11:08] */
#define BCHP_XPT_MEMDMA_MCPB_CH5_BTP1_CTRL1_BTP1_SLOT0_BTP_TYPE_MASK 0x00000f00
#define BCHP_XPT_MEMDMA_MCPB_CH5_BTP1_CTRL1_BTP1_SLOT0_BTP_TYPE_SHIFT 8
#define BCHP_XPT_MEMDMA_MCPB_CH5_BTP1_CTRL1_BTP1_SLOT0_BTP_TYPE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH5_BTP1_CTRL1 :: reserved1 [07:06] */
#define BCHP_XPT_MEMDMA_MCPB_CH5_BTP1_CTRL1_reserved1_MASK         0x000000c0
#define BCHP_XPT_MEMDMA_MCPB_CH5_BTP1_CTRL1_reserved1_SHIFT        6

/* XPT_MEMDMA_MCPB :: CH5_BTP1_CTRL1 :: BTP1_SLOT1_IS_CONSUMED_BY_ASP [05:05] */
#define BCHP_XPT_MEMDMA_MCPB_CH5_BTP1_CTRL1_BTP1_SLOT1_IS_CONSUMED_BY_ASP_MASK 0x00000020
#define BCHP_XPT_MEMDMA_MCPB_CH5_BTP1_CTRL1_BTP1_SLOT1_IS_CONSUMED_BY_ASP_SHIFT 5
#define BCHP_XPT_MEMDMA_MCPB_CH5_BTP1_CTRL1_BTP1_SLOT1_IS_CONSUMED_BY_ASP_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH5_BTP1_CTRL1 :: BTP1_SLOT0_IS_CONSUMED_BY_ASP [04:04] */
#define BCHP_XPT_MEMDMA_MCPB_CH5_BTP1_CTRL1_BTP1_SLOT0_IS_CONSUMED_BY_ASP_MASK 0x00000010
#define BCHP_XPT_MEMDMA_MCPB_CH5_BTP1_CTRL1_BTP1_SLOT0_IS_CONSUMED_BY_ASP_SHIFT 4
#define BCHP_XPT_MEMDMA_MCPB_CH5_BTP1_CTRL1_BTP1_SLOT0_IS_CONSUMED_BY_ASP_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH5_BTP1_CTRL1 :: BTP1_INSERTION_MODE [03:02] */
#define BCHP_XPT_MEMDMA_MCPB_CH5_BTP1_CTRL1_BTP1_INSERTION_MODE_MASK 0x0000000c
#define BCHP_XPT_MEMDMA_MCPB_CH5_BTP1_CTRL1_BTP1_INSERTION_MODE_SHIFT 2
#define BCHP_XPT_MEMDMA_MCPB_CH5_BTP1_CTRL1_BTP1_INSERTION_MODE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH5_BTP1_CTRL1 :: BTP1_PING_PONG_MODE_EN [01:01] */
#define BCHP_XPT_MEMDMA_MCPB_CH5_BTP1_CTRL1_BTP1_PING_PONG_MODE_EN_MASK 0x00000002
#define BCHP_XPT_MEMDMA_MCPB_CH5_BTP1_CTRL1_BTP1_PING_PONG_MODE_EN_SHIFT 1
#define BCHP_XPT_MEMDMA_MCPB_CH5_BTP1_CTRL1_BTP1_PING_PONG_MODE_EN_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH5_BTP1_CTRL1 :: BTP1_EN [00:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH5_BTP1_CTRL1_BTP1_EN_MASK           0x00000001
#define BCHP_XPT_MEMDMA_MCPB_CH5_BTP1_CTRL1_BTP1_EN_SHIFT          0
#define BCHP_XPT_MEMDMA_MCPB_CH5_BTP1_CTRL1_BTP1_EN_DEFAULT        0x00000000

/***************************************************************************
 *CH5_BTP2_CTRL1 - BTP2 control register for channel 5
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: CH5_BTP2_CTRL1 :: reserved0 [31:16] */
#define BCHP_XPT_MEMDMA_MCPB_CH5_BTP2_CTRL1_reserved0_MASK         0xffff0000
#define BCHP_XPT_MEMDMA_MCPB_CH5_BTP2_CTRL1_reserved0_SHIFT        16

/* XPT_MEMDMA_MCPB :: CH5_BTP2_CTRL1 :: BTP2_SLOT1_BTP_TYPE [15:12] */
#define BCHP_XPT_MEMDMA_MCPB_CH5_BTP2_CTRL1_BTP2_SLOT1_BTP_TYPE_MASK 0x0000f000
#define BCHP_XPT_MEMDMA_MCPB_CH5_BTP2_CTRL1_BTP2_SLOT1_BTP_TYPE_SHIFT 12

/* XPT_MEMDMA_MCPB :: CH5_BTP2_CTRL1 :: BTP2_SLOT0_BTP_TYPE [11:08] */
#define BCHP_XPT_MEMDMA_MCPB_CH5_BTP2_CTRL1_BTP2_SLOT0_BTP_TYPE_MASK 0x00000f00
#define BCHP_XPT_MEMDMA_MCPB_CH5_BTP2_CTRL1_BTP2_SLOT0_BTP_TYPE_SHIFT 8
#define BCHP_XPT_MEMDMA_MCPB_CH5_BTP2_CTRL1_BTP2_SLOT0_BTP_TYPE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH5_BTP2_CTRL1 :: reserved1 [07:06] */
#define BCHP_XPT_MEMDMA_MCPB_CH5_BTP2_CTRL1_reserved1_MASK         0x000000c0
#define BCHP_XPT_MEMDMA_MCPB_CH5_BTP2_CTRL1_reserved1_SHIFT        6

/* XPT_MEMDMA_MCPB :: CH5_BTP2_CTRL1 :: BTP2_SLOT1_IS_CONSUMED_BY_ASP [05:05] */
#define BCHP_XPT_MEMDMA_MCPB_CH5_BTP2_CTRL1_BTP2_SLOT1_IS_CONSUMED_BY_ASP_MASK 0x00000020
#define BCHP_XPT_MEMDMA_MCPB_CH5_BTP2_CTRL1_BTP2_SLOT1_IS_CONSUMED_BY_ASP_SHIFT 5
#define BCHP_XPT_MEMDMA_MCPB_CH5_BTP2_CTRL1_BTP2_SLOT1_IS_CONSUMED_BY_ASP_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH5_BTP2_CTRL1 :: BTP2_SLOT0_IS_CONSUMED_BY_ASP [04:04] */
#define BCHP_XPT_MEMDMA_MCPB_CH5_BTP2_CTRL1_BTP2_SLOT0_IS_CONSUMED_BY_ASP_MASK 0x00000010
#define BCHP_XPT_MEMDMA_MCPB_CH5_BTP2_CTRL1_BTP2_SLOT0_IS_CONSUMED_BY_ASP_SHIFT 4
#define BCHP_XPT_MEMDMA_MCPB_CH5_BTP2_CTRL1_BTP2_SLOT0_IS_CONSUMED_BY_ASP_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH5_BTP2_CTRL1 :: BTP2_INSERTION_MODE [03:02] */
#define BCHP_XPT_MEMDMA_MCPB_CH5_BTP2_CTRL1_BTP2_INSERTION_MODE_MASK 0x0000000c
#define BCHP_XPT_MEMDMA_MCPB_CH5_BTP2_CTRL1_BTP2_INSERTION_MODE_SHIFT 2
#define BCHP_XPT_MEMDMA_MCPB_CH5_BTP2_CTRL1_BTP2_INSERTION_MODE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH5_BTP2_CTRL1 :: BTP2_PING_PONG_MODE_EN [01:01] */
#define BCHP_XPT_MEMDMA_MCPB_CH5_BTP2_CTRL1_BTP2_PING_PONG_MODE_EN_MASK 0x00000002
#define BCHP_XPT_MEMDMA_MCPB_CH5_BTP2_CTRL1_BTP2_PING_PONG_MODE_EN_SHIFT 1
#define BCHP_XPT_MEMDMA_MCPB_CH5_BTP2_CTRL1_BTP2_PING_PONG_MODE_EN_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH5_BTP2_CTRL1 :: BTP2_EN [00:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH5_BTP2_CTRL1_BTP2_EN_MASK           0x00000001
#define BCHP_XPT_MEMDMA_MCPB_CH5_BTP2_CTRL1_BTP2_EN_SHIFT          0
#define BCHP_XPT_MEMDMA_MCPB_CH5_BTP2_CTRL1_BTP2_EN_DEFAULT        0x00000000

/***************************************************************************
 *CH6_BTP0_CTRL1 - BTP0 control register for channel 6
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: CH6_BTP0_CTRL1 :: reserved0 [31:16] */
#define BCHP_XPT_MEMDMA_MCPB_CH6_BTP0_CTRL1_reserved0_MASK         0xffff0000
#define BCHP_XPT_MEMDMA_MCPB_CH6_BTP0_CTRL1_reserved0_SHIFT        16

/* XPT_MEMDMA_MCPB :: CH6_BTP0_CTRL1 :: BTP0_SLOT1_BTP_TYPE [15:12] */
#define BCHP_XPT_MEMDMA_MCPB_CH6_BTP0_CTRL1_BTP0_SLOT1_BTP_TYPE_MASK 0x0000f000
#define BCHP_XPT_MEMDMA_MCPB_CH6_BTP0_CTRL1_BTP0_SLOT1_BTP_TYPE_SHIFT 12

/* XPT_MEMDMA_MCPB :: CH6_BTP0_CTRL1 :: BTP0_SLOT0_BTP_TYPE [11:08] */
#define BCHP_XPT_MEMDMA_MCPB_CH6_BTP0_CTRL1_BTP0_SLOT0_BTP_TYPE_MASK 0x00000f00
#define BCHP_XPT_MEMDMA_MCPB_CH6_BTP0_CTRL1_BTP0_SLOT0_BTP_TYPE_SHIFT 8
#define BCHP_XPT_MEMDMA_MCPB_CH6_BTP0_CTRL1_BTP0_SLOT0_BTP_TYPE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH6_BTP0_CTRL1 :: reserved1 [07:06] */
#define BCHP_XPT_MEMDMA_MCPB_CH6_BTP0_CTRL1_reserved1_MASK         0x000000c0
#define BCHP_XPT_MEMDMA_MCPB_CH6_BTP0_CTRL1_reserved1_SHIFT        6

/* XPT_MEMDMA_MCPB :: CH6_BTP0_CTRL1 :: BTP0_SLOT1_IS_CONSUMED_BY_ASP [05:05] */
#define BCHP_XPT_MEMDMA_MCPB_CH6_BTP0_CTRL1_BTP0_SLOT1_IS_CONSUMED_BY_ASP_MASK 0x00000020
#define BCHP_XPT_MEMDMA_MCPB_CH6_BTP0_CTRL1_BTP0_SLOT1_IS_CONSUMED_BY_ASP_SHIFT 5
#define BCHP_XPT_MEMDMA_MCPB_CH6_BTP0_CTRL1_BTP0_SLOT1_IS_CONSUMED_BY_ASP_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH6_BTP0_CTRL1 :: BTP0_SLOT0_IS_CONSUMED_BY_ASP [04:04] */
#define BCHP_XPT_MEMDMA_MCPB_CH6_BTP0_CTRL1_BTP0_SLOT0_IS_CONSUMED_BY_ASP_MASK 0x00000010
#define BCHP_XPT_MEMDMA_MCPB_CH6_BTP0_CTRL1_BTP0_SLOT0_IS_CONSUMED_BY_ASP_SHIFT 4
#define BCHP_XPT_MEMDMA_MCPB_CH6_BTP0_CTRL1_BTP0_SLOT0_IS_CONSUMED_BY_ASP_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH6_BTP0_CTRL1 :: BTP0_INSERTION_MODE [03:02] */
#define BCHP_XPT_MEMDMA_MCPB_CH6_BTP0_CTRL1_BTP0_INSERTION_MODE_MASK 0x0000000c
#define BCHP_XPT_MEMDMA_MCPB_CH6_BTP0_CTRL1_BTP0_INSERTION_MODE_SHIFT 2
#define BCHP_XPT_MEMDMA_MCPB_CH6_BTP0_CTRL1_BTP0_INSERTION_MODE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH6_BTP0_CTRL1 :: BTP0_PING_PONG_MODE_EN [01:01] */
#define BCHP_XPT_MEMDMA_MCPB_CH6_BTP0_CTRL1_BTP0_PING_PONG_MODE_EN_MASK 0x00000002
#define BCHP_XPT_MEMDMA_MCPB_CH6_BTP0_CTRL1_BTP0_PING_PONG_MODE_EN_SHIFT 1
#define BCHP_XPT_MEMDMA_MCPB_CH6_BTP0_CTRL1_BTP0_PING_PONG_MODE_EN_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH6_BTP0_CTRL1 :: BTP0_EN [00:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH6_BTP0_CTRL1_BTP0_EN_MASK           0x00000001
#define BCHP_XPT_MEMDMA_MCPB_CH6_BTP0_CTRL1_BTP0_EN_SHIFT          0
#define BCHP_XPT_MEMDMA_MCPB_CH6_BTP0_CTRL1_BTP0_EN_DEFAULT        0x00000000

/***************************************************************************
 *CH6_BTP1_CTRL1 - BTP1 control register for channel 6
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: CH6_BTP1_CTRL1 :: reserved0 [31:16] */
#define BCHP_XPT_MEMDMA_MCPB_CH6_BTP1_CTRL1_reserved0_MASK         0xffff0000
#define BCHP_XPT_MEMDMA_MCPB_CH6_BTP1_CTRL1_reserved0_SHIFT        16

/* XPT_MEMDMA_MCPB :: CH6_BTP1_CTRL1 :: BTP1_SLOT1_BTP_TYPE [15:12] */
#define BCHP_XPT_MEMDMA_MCPB_CH6_BTP1_CTRL1_BTP1_SLOT1_BTP_TYPE_MASK 0x0000f000
#define BCHP_XPT_MEMDMA_MCPB_CH6_BTP1_CTRL1_BTP1_SLOT1_BTP_TYPE_SHIFT 12

/* XPT_MEMDMA_MCPB :: CH6_BTP1_CTRL1 :: BTP1_SLOT0_BTP_TYPE [11:08] */
#define BCHP_XPT_MEMDMA_MCPB_CH6_BTP1_CTRL1_BTP1_SLOT0_BTP_TYPE_MASK 0x00000f00
#define BCHP_XPT_MEMDMA_MCPB_CH6_BTP1_CTRL1_BTP1_SLOT0_BTP_TYPE_SHIFT 8
#define BCHP_XPT_MEMDMA_MCPB_CH6_BTP1_CTRL1_BTP1_SLOT0_BTP_TYPE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH6_BTP1_CTRL1 :: reserved1 [07:06] */
#define BCHP_XPT_MEMDMA_MCPB_CH6_BTP1_CTRL1_reserved1_MASK         0x000000c0
#define BCHP_XPT_MEMDMA_MCPB_CH6_BTP1_CTRL1_reserved1_SHIFT        6

/* XPT_MEMDMA_MCPB :: CH6_BTP1_CTRL1 :: BTP1_SLOT1_IS_CONSUMED_BY_ASP [05:05] */
#define BCHP_XPT_MEMDMA_MCPB_CH6_BTP1_CTRL1_BTP1_SLOT1_IS_CONSUMED_BY_ASP_MASK 0x00000020
#define BCHP_XPT_MEMDMA_MCPB_CH6_BTP1_CTRL1_BTP1_SLOT1_IS_CONSUMED_BY_ASP_SHIFT 5
#define BCHP_XPT_MEMDMA_MCPB_CH6_BTP1_CTRL1_BTP1_SLOT1_IS_CONSUMED_BY_ASP_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH6_BTP1_CTRL1 :: BTP1_SLOT0_IS_CONSUMED_BY_ASP [04:04] */
#define BCHP_XPT_MEMDMA_MCPB_CH6_BTP1_CTRL1_BTP1_SLOT0_IS_CONSUMED_BY_ASP_MASK 0x00000010
#define BCHP_XPT_MEMDMA_MCPB_CH6_BTP1_CTRL1_BTP1_SLOT0_IS_CONSUMED_BY_ASP_SHIFT 4
#define BCHP_XPT_MEMDMA_MCPB_CH6_BTP1_CTRL1_BTP1_SLOT0_IS_CONSUMED_BY_ASP_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH6_BTP1_CTRL1 :: BTP1_INSERTION_MODE [03:02] */
#define BCHP_XPT_MEMDMA_MCPB_CH6_BTP1_CTRL1_BTP1_INSERTION_MODE_MASK 0x0000000c
#define BCHP_XPT_MEMDMA_MCPB_CH6_BTP1_CTRL1_BTP1_INSERTION_MODE_SHIFT 2
#define BCHP_XPT_MEMDMA_MCPB_CH6_BTP1_CTRL1_BTP1_INSERTION_MODE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH6_BTP1_CTRL1 :: BTP1_PING_PONG_MODE_EN [01:01] */
#define BCHP_XPT_MEMDMA_MCPB_CH6_BTP1_CTRL1_BTP1_PING_PONG_MODE_EN_MASK 0x00000002
#define BCHP_XPT_MEMDMA_MCPB_CH6_BTP1_CTRL1_BTP1_PING_PONG_MODE_EN_SHIFT 1
#define BCHP_XPT_MEMDMA_MCPB_CH6_BTP1_CTRL1_BTP1_PING_PONG_MODE_EN_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH6_BTP1_CTRL1 :: BTP1_EN [00:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH6_BTP1_CTRL1_BTP1_EN_MASK           0x00000001
#define BCHP_XPT_MEMDMA_MCPB_CH6_BTP1_CTRL1_BTP1_EN_SHIFT          0
#define BCHP_XPT_MEMDMA_MCPB_CH6_BTP1_CTRL1_BTP1_EN_DEFAULT        0x00000000

/***************************************************************************
 *CH6_BTP2_CTRL1 - BTP2 control register for channel 6
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: CH6_BTP2_CTRL1 :: reserved0 [31:16] */
#define BCHP_XPT_MEMDMA_MCPB_CH6_BTP2_CTRL1_reserved0_MASK         0xffff0000
#define BCHP_XPT_MEMDMA_MCPB_CH6_BTP2_CTRL1_reserved0_SHIFT        16

/* XPT_MEMDMA_MCPB :: CH6_BTP2_CTRL1 :: BTP2_SLOT1_BTP_TYPE [15:12] */
#define BCHP_XPT_MEMDMA_MCPB_CH6_BTP2_CTRL1_BTP2_SLOT1_BTP_TYPE_MASK 0x0000f000
#define BCHP_XPT_MEMDMA_MCPB_CH6_BTP2_CTRL1_BTP2_SLOT1_BTP_TYPE_SHIFT 12

/* XPT_MEMDMA_MCPB :: CH6_BTP2_CTRL1 :: BTP2_SLOT0_BTP_TYPE [11:08] */
#define BCHP_XPT_MEMDMA_MCPB_CH6_BTP2_CTRL1_BTP2_SLOT0_BTP_TYPE_MASK 0x00000f00
#define BCHP_XPT_MEMDMA_MCPB_CH6_BTP2_CTRL1_BTP2_SLOT0_BTP_TYPE_SHIFT 8
#define BCHP_XPT_MEMDMA_MCPB_CH6_BTP2_CTRL1_BTP2_SLOT0_BTP_TYPE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH6_BTP2_CTRL1 :: reserved1 [07:06] */
#define BCHP_XPT_MEMDMA_MCPB_CH6_BTP2_CTRL1_reserved1_MASK         0x000000c0
#define BCHP_XPT_MEMDMA_MCPB_CH6_BTP2_CTRL1_reserved1_SHIFT        6

/* XPT_MEMDMA_MCPB :: CH6_BTP2_CTRL1 :: BTP2_SLOT1_IS_CONSUMED_BY_ASP [05:05] */
#define BCHP_XPT_MEMDMA_MCPB_CH6_BTP2_CTRL1_BTP2_SLOT1_IS_CONSUMED_BY_ASP_MASK 0x00000020
#define BCHP_XPT_MEMDMA_MCPB_CH6_BTP2_CTRL1_BTP2_SLOT1_IS_CONSUMED_BY_ASP_SHIFT 5
#define BCHP_XPT_MEMDMA_MCPB_CH6_BTP2_CTRL1_BTP2_SLOT1_IS_CONSUMED_BY_ASP_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH6_BTP2_CTRL1 :: BTP2_SLOT0_IS_CONSUMED_BY_ASP [04:04] */
#define BCHP_XPT_MEMDMA_MCPB_CH6_BTP2_CTRL1_BTP2_SLOT0_IS_CONSUMED_BY_ASP_MASK 0x00000010
#define BCHP_XPT_MEMDMA_MCPB_CH6_BTP2_CTRL1_BTP2_SLOT0_IS_CONSUMED_BY_ASP_SHIFT 4
#define BCHP_XPT_MEMDMA_MCPB_CH6_BTP2_CTRL1_BTP2_SLOT0_IS_CONSUMED_BY_ASP_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH6_BTP2_CTRL1 :: BTP2_INSERTION_MODE [03:02] */
#define BCHP_XPT_MEMDMA_MCPB_CH6_BTP2_CTRL1_BTP2_INSERTION_MODE_MASK 0x0000000c
#define BCHP_XPT_MEMDMA_MCPB_CH6_BTP2_CTRL1_BTP2_INSERTION_MODE_SHIFT 2
#define BCHP_XPT_MEMDMA_MCPB_CH6_BTP2_CTRL1_BTP2_INSERTION_MODE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH6_BTP2_CTRL1 :: BTP2_PING_PONG_MODE_EN [01:01] */
#define BCHP_XPT_MEMDMA_MCPB_CH6_BTP2_CTRL1_BTP2_PING_PONG_MODE_EN_MASK 0x00000002
#define BCHP_XPT_MEMDMA_MCPB_CH6_BTP2_CTRL1_BTP2_PING_PONG_MODE_EN_SHIFT 1
#define BCHP_XPT_MEMDMA_MCPB_CH6_BTP2_CTRL1_BTP2_PING_PONG_MODE_EN_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH6_BTP2_CTRL1 :: BTP2_EN [00:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH6_BTP2_CTRL1_BTP2_EN_MASK           0x00000001
#define BCHP_XPT_MEMDMA_MCPB_CH6_BTP2_CTRL1_BTP2_EN_SHIFT          0
#define BCHP_XPT_MEMDMA_MCPB_CH6_BTP2_CTRL1_BTP2_EN_DEFAULT        0x00000000

/***************************************************************************
 *CH7_BTP0_CTRL1 - BTP0 control register for channel 7
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: CH7_BTP0_CTRL1 :: reserved0 [31:16] */
#define BCHP_XPT_MEMDMA_MCPB_CH7_BTP0_CTRL1_reserved0_MASK         0xffff0000
#define BCHP_XPT_MEMDMA_MCPB_CH7_BTP0_CTRL1_reserved0_SHIFT        16

/* XPT_MEMDMA_MCPB :: CH7_BTP0_CTRL1 :: BTP0_SLOT1_BTP_TYPE [15:12] */
#define BCHP_XPT_MEMDMA_MCPB_CH7_BTP0_CTRL1_BTP0_SLOT1_BTP_TYPE_MASK 0x0000f000
#define BCHP_XPT_MEMDMA_MCPB_CH7_BTP0_CTRL1_BTP0_SLOT1_BTP_TYPE_SHIFT 12

/* XPT_MEMDMA_MCPB :: CH7_BTP0_CTRL1 :: BTP0_SLOT0_BTP_TYPE [11:08] */
#define BCHP_XPT_MEMDMA_MCPB_CH7_BTP0_CTRL1_BTP0_SLOT0_BTP_TYPE_MASK 0x00000f00
#define BCHP_XPT_MEMDMA_MCPB_CH7_BTP0_CTRL1_BTP0_SLOT0_BTP_TYPE_SHIFT 8
#define BCHP_XPT_MEMDMA_MCPB_CH7_BTP0_CTRL1_BTP0_SLOT0_BTP_TYPE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH7_BTP0_CTRL1 :: reserved1 [07:06] */
#define BCHP_XPT_MEMDMA_MCPB_CH7_BTP0_CTRL1_reserved1_MASK         0x000000c0
#define BCHP_XPT_MEMDMA_MCPB_CH7_BTP0_CTRL1_reserved1_SHIFT        6

/* XPT_MEMDMA_MCPB :: CH7_BTP0_CTRL1 :: BTP0_SLOT1_IS_CONSUMED_BY_ASP [05:05] */
#define BCHP_XPT_MEMDMA_MCPB_CH7_BTP0_CTRL1_BTP0_SLOT1_IS_CONSUMED_BY_ASP_MASK 0x00000020
#define BCHP_XPT_MEMDMA_MCPB_CH7_BTP0_CTRL1_BTP0_SLOT1_IS_CONSUMED_BY_ASP_SHIFT 5
#define BCHP_XPT_MEMDMA_MCPB_CH7_BTP0_CTRL1_BTP0_SLOT1_IS_CONSUMED_BY_ASP_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH7_BTP0_CTRL1 :: BTP0_SLOT0_IS_CONSUMED_BY_ASP [04:04] */
#define BCHP_XPT_MEMDMA_MCPB_CH7_BTP0_CTRL1_BTP0_SLOT0_IS_CONSUMED_BY_ASP_MASK 0x00000010
#define BCHP_XPT_MEMDMA_MCPB_CH7_BTP0_CTRL1_BTP0_SLOT0_IS_CONSUMED_BY_ASP_SHIFT 4
#define BCHP_XPT_MEMDMA_MCPB_CH7_BTP0_CTRL1_BTP0_SLOT0_IS_CONSUMED_BY_ASP_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH7_BTP0_CTRL1 :: BTP0_INSERTION_MODE [03:02] */
#define BCHP_XPT_MEMDMA_MCPB_CH7_BTP0_CTRL1_BTP0_INSERTION_MODE_MASK 0x0000000c
#define BCHP_XPT_MEMDMA_MCPB_CH7_BTP0_CTRL1_BTP0_INSERTION_MODE_SHIFT 2
#define BCHP_XPT_MEMDMA_MCPB_CH7_BTP0_CTRL1_BTP0_INSERTION_MODE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH7_BTP0_CTRL1 :: BTP0_PING_PONG_MODE_EN [01:01] */
#define BCHP_XPT_MEMDMA_MCPB_CH7_BTP0_CTRL1_BTP0_PING_PONG_MODE_EN_MASK 0x00000002
#define BCHP_XPT_MEMDMA_MCPB_CH7_BTP0_CTRL1_BTP0_PING_PONG_MODE_EN_SHIFT 1
#define BCHP_XPT_MEMDMA_MCPB_CH7_BTP0_CTRL1_BTP0_PING_PONG_MODE_EN_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH7_BTP0_CTRL1 :: BTP0_EN [00:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH7_BTP0_CTRL1_BTP0_EN_MASK           0x00000001
#define BCHP_XPT_MEMDMA_MCPB_CH7_BTP0_CTRL1_BTP0_EN_SHIFT          0
#define BCHP_XPT_MEMDMA_MCPB_CH7_BTP0_CTRL1_BTP0_EN_DEFAULT        0x00000000

/***************************************************************************
 *CH7_BTP1_CTRL1 - BTP1 control register for channel 7
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: CH7_BTP1_CTRL1 :: reserved0 [31:16] */
#define BCHP_XPT_MEMDMA_MCPB_CH7_BTP1_CTRL1_reserved0_MASK         0xffff0000
#define BCHP_XPT_MEMDMA_MCPB_CH7_BTP1_CTRL1_reserved0_SHIFT        16

/* XPT_MEMDMA_MCPB :: CH7_BTP1_CTRL1 :: BTP1_SLOT1_BTP_TYPE [15:12] */
#define BCHP_XPT_MEMDMA_MCPB_CH7_BTP1_CTRL1_BTP1_SLOT1_BTP_TYPE_MASK 0x0000f000
#define BCHP_XPT_MEMDMA_MCPB_CH7_BTP1_CTRL1_BTP1_SLOT1_BTP_TYPE_SHIFT 12

/* XPT_MEMDMA_MCPB :: CH7_BTP1_CTRL1 :: BTP1_SLOT0_BTP_TYPE [11:08] */
#define BCHP_XPT_MEMDMA_MCPB_CH7_BTP1_CTRL1_BTP1_SLOT0_BTP_TYPE_MASK 0x00000f00
#define BCHP_XPT_MEMDMA_MCPB_CH7_BTP1_CTRL1_BTP1_SLOT0_BTP_TYPE_SHIFT 8
#define BCHP_XPT_MEMDMA_MCPB_CH7_BTP1_CTRL1_BTP1_SLOT0_BTP_TYPE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH7_BTP1_CTRL1 :: reserved1 [07:06] */
#define BCHP_XPT_MEMDMA_MCPB_CH7_BTP1_CTRL1_reserved1_MASK         0x000000c0
#define BCHP_XPT_MEMDMA_MCPB_CH7_BTP1_CTRL1_reserved1_SHIFT        6

/* XPT_MEMDMA_MCPB :: CH7_BTP1_CTRL1 :: BTP1_SLOT1_IS_CONSUMED_BY_ASP [05:05] */
#define BCHP_XPT_MEMDMA_MCPB_CH7_BTP1_CTRL1_BTP1_SLOT1_IS_CONSUMED_BY_ASP_MASK 0x00000020
#define BCHP_XPT_MEMDMA_MCPB_CH7_BTP1_CTRL1_BTP1_SLOT1_IS_CONSUMED_BY_ASP_SHIFT 5
#define BCHP_XPT_MEMDMA_MCPB_CH7_BTP1_CTRL1_BTP1_SLOT1_IS_CONSUMED_BY_ASP_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH7_BTP1_CTRL1 :: BTP1_SLOT0_IS_CONSUMED_BY_ASP [04:04] */
#define BCHP_XPT_MEMDMA_MCPB_CH7_BTP1_CTRL1_BTP1_SLOT0_IS_CONSUMED_BY_ASP_MASK 0x00000010
#define BCHP_XPT_MEMDMA_MCPB_CH7_BTP1_CTRL1_BTP1_SLOT0_IS_CONSUMED_BY_ASP_SHIFT 4
#define BCHP_XPT_MEMDMA_MCPB_CH7_BTP1_CTRL1_BTP1_SLOT0_IS_CONSUMED_BY_ASP_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH7_BTP1_CTRL1 :: BTP1_INSERTION_MODE [03:02] */
#define BCHP_XPT_MEMDMA_MCPB_CH7_BTP1_CTRL1_BTP1_INSERTION_MODE_MASK 0x0000000c
#define BCHP_XPT_MEMDMA_MCPB_CH7_BTP1_CTRL1_BTP1_INSERTION_MODE_SHIFT 2
#define BCHP_XPT_MEMDMA_MCPB_CH7_BTP1_CTRL1_BTP1_INSERTION_MODE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH7_BTP1_CTRL1 :: BTP1_PING_PONG_MODE_EN [01:01] */
#define BCHP_XPT_MEMDMA_MCPB_CH7_BTP1_CTRL1_BTP1_PING_PONG_MODE_EN_MASK 0x00000002
#define BCHP_XPT_MEMDMA_MCPB_CH7_BTP1_CTRL1_BTP1_PING_PONG_MODE_EN_SHIFT 1
#define BCHP_XPT_MEMDMA_MCPB_CH7_BTP1_CTRL1_BTP1_PING_PONG_MODE_EN_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH7_BTP1_CTRL1 :: BTP1_EN [00:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH7_BTP1_CTRL1_BTP1_EN_MASK           0x00000001
#define BCHP_XPT_MEMDMA_MCPB_CH7_BTP1_CTRL1_BTP1_EN_SHIFT          0
#define BCHP_XPT_MEMDMA_MCPB_CH7_BTP1_CTRL1_BTP1_EN_DEFAULT        0x00000000

/***************************************************************************
 *CH7_BTP2_CTRL1 - BTP2 control register for channel 7
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: CH7_BTP2_CTRL1 :: reserved0 [31:16] */
#define BCHP_XPT_MEMDMA_MCPB_CH7_BTP2_CTRL1_reserved0_MASK         0xffff0000
#define BCHP_XPT_MEMDMA_MCPB_CH7_BTP2_CTRL1_reserved0_SHIFT        16

/* XPT_MEMDMA_MCPB :: CH7_BTP2_CTRL1 :: BTP2_SLOT1_BTP_TYPE [15:12] */
#define BCHP_XPT_MEMDMA_MCPB_CH7_BTP2_CTRL1_BTP2_SLOT1_BTP_TYPE_MASK 0x0000f000
#define BCHP_XPT_MEMDMA_MCPB_CH7_BTP2_CTRL1_BTP2_SLOT1_BTP_TYPE_SHIFT 12

/* XPT_MEMDMA_MCPB :: CH7_BTP2_CTRL1 :: BTP2_SLOT0_BTP_TYPE [11:08] */
#define BCHP_XPT_MEMDMA_MCPB_CH7_BTP2_CTRL1_BTP2_SLOT0_BTP_TYPE_MASK 0x00000f00
#define BCHP_XPT_MEMDMA_MCPB_CH7_BTP2_CTRL1_BTP2_SLOT0_BTP_TYPE_SHIFT 8
#define BCHP_XPT_MEMDMA_MCPB_CH7_BTP2_CTRL1_BTP2_SLOT0_BTP_TYPE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH7_BTP2_CTRL1 :: reserved1 [07:06] */
#define BCHP_XPT_MEMDMA_MCPB_CH7_BTP2_CTRL1_reserved1_MASK         0x000000c0
#define BCHP_XPT_MEMDMA_MCPB_CH7_BTP2_CTRL1_reserved1_SHIFT        6

/* XPT_MEMDMA_MCPB :: CH7_BTP2_CTRL1 :: BTP2_SLOT1_IS_CONSUMED_BY_ASP [05:05] */
#define BCHP_XPT_MEMDMA_MCPB_CH7_BTP2_CTRL1_BTP2_SLOT1_IS_CONSUMED_BY_ASP_MASK 0x00000020
#define BCHP_XPT_MEMDMA_MCPB_CH7_BTP2_CTRL1_BTP2_SLOT1_IS_CONSUMED_BY_ASP_SHIFT 5
#define BCHP_XPT_MEMDMA_MCPB_CH7_BTP2_CTRL1_BTP2_SLOT1_IS_CONSUMED_BY_ASP_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH7_BTP2_CTRL1 :: BTP2_SLOT0_IS_CONSUMED_BY_ASP [04:04] */
#define BCHP_XPT_MEMDMA_MCPB_CH7_BTP2_CTRL1_BTP2_SLOT0_IS_CONSUMED_BY_ASP_MASK 0x00000010
#define BCHP_XPT_MEMDMA_MCPB_CH7_BTP2_CTRL1_BTP2_SLOT0_IS_CONSUMED_BY_ASP_SHIFT 4
#define BCHP_XPT_MEMDMA_MCPB_CH7_BTP2_CTRL1_BTP2_SLOT0_IS_CONSUMED_BY_ASP_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH7_BTP2_CTRL1 :: BTP2_INSERTION_MODE [03:02] */
#define BCHP_XPT_MEMDMA_MCPB_CH7_BTP2_CTRL1_BTP2_INSERTION_MODE_MASK 0x0000000c
#define BCHP_XPT_MEMDMA_MCPB_CH7_BTP2_CTRL1_BTP2_INSERTION_MODE_SHIFT 2
#define BCHP_XPT_MEMDMA_MCPB_CH7_BTP2_CTRL1_BTP2_INSERTION_MODE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH7_BTP2_CTRL1 :: BTP2_PING_PONG_MODE_EN [01:01] */
#define BCHP_XPT_MEMDMA_MCPB_CH7_BTP2_CTRL1_BTP2_PING_PONG_MODE_EN_MASK 0x00000002
#define BCHP_XPT_MEMDMA_MCPB_CH7_BTP2_CTRL1_BTP2_PING_PONG_MODE_EN_SHIFT 1
#define BCHP_XPT_MEMDMA_MCPB_CH7_BTP2_CTRL1_BTP2_PING_PONG_MODE_EN_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH7_BTP2_CTRL1 :: BTP2_EN [00:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH7_BTP2_CTRL1_BTP2_EN_MASK           0x00000001
#define BCHP_XPT_MEMDMA_MCPB_CH7_BTP2_CTRL1_BTP2_EN_SHIFT          0
#define BCHP_XPT_MEMDMA_MCPB_CH7_BTP2_CTRL1_BTP2_EN_DEFAULT        0x00000000

/***************************************************************************
 *CH8_BTP0_CTRL1 - BTP0 control register for channel 8
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: CH8_BTP0_CTRL1 :: reserved0 [31:16] */
#define BCHP_XPT_MEMDMA_MCPB_CH8_BTP0_CTRL1_reserved0_MASK         0xffff0000
#define BCHP_XPT_MEMDMA_MCPB_CH8_BTP0_CTRL1_reserved0_SHIFT        16

/* XPT_MEMDMA_MCPB :: CH8_BTP0_CTRL1 :: BTP0_SLOT1_BTP_TYPE [15:12] */
#define BCHP_XPT_MEMDMA_MCPB_CH8_BTP0_CTRL1_BTP0_SLOT1_BTP_TYPE_MASK 0x0000f000
#define BCHP_XPT_MEMDMA_MCPB_CH8_BTP0_CTRL1_BTP0_SLOT1_BTP_TYPE_SHIFT 12

/* XPT_MEMDMA_MCPB :: CH8_BTP0_CTRL1 :: BTP0_SLOT0_BTP_TYPE [11:08] */
#define BCHP_XPT_MEMDMA_MCPB_CH8_BTP0_CTRL1_BTP0_SLOT0_BTP_TYPE_MASK 0x00000f00
#define BCHP_XPT_MEMDMA_MCPB_CH8_BTP0_CTRL1_BTP0_SLOT0_BTP_TYPE_SHIFT 8
#define BCHP_XPT_MEMDMA_MCPB_CH8_BTP0_CTRL1_BTP0_SLOT0_BTP_TYPE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH8_BTP0_CTRL1 :: reserved1 [07:06] */
#define BCHP_XPT_MEMDMA_MCPB_CH8_BTP0_CTRL1_reserved1_MASK         0x000000c0
#define BCHP_XPT_MEMDMA_MCPB_CH8_BTP0_CTRL1_reserved1_SHIFT        6

/* XPT_MEMDMA_MCPB :: CH8_BTP0_CTRL1 :: BTP0_SLOT1_IS_CONSUMED_BY_ASP [05:05] */
#define BCHP_XPT_MEMDMA_MCPB_CH8_BTP0_CTRL1_BTP0_SLOT1_IS_CONSUMED_BY_ASP_MASK 0x00000020
#define BCHP_XPT_MEMDMA_MCPB_CH8_BTP0_CTRL1_BTP0_SLOT1_IS_CONSUMED_BY_ASP_SHIFT 5
#define BCHP_XPT_MEMDMA_MCPB_CH8_BTP0_CTRL1_BTP0_SLOT1_IS_CONSUMED_BY_ASP_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH8_BTP0_CTRL1 :: BTP0_SLOT0_IS_CONSUMED_BY_ASP [04:04] */
#define BCHP_XPT_MEMDMA_MCPB_CH8_BTP0_CTRL1_BTP0_SLOT0_IS_CONSUMED_BY_ASP_MASK 0x00000010
#define BCHP_XPT_MEMDMA_MCPB_CH8_BTP0_CTRL1_BTP0_SLOT0_IS_CONSUMED_BY_ASP_SHIFT 4
#define BCHP_XPT_MEMDMA_MCPB_CH8_BTP0_CTRL1_BTP0_SLOT0_IS_CONSUMED_BY_ASP_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH8_BTP0_CTRL1 :: BTP0_INSERTION_MODE [03:02] */
#define BCHP_XPT_MEMDMA_MCPB_CH8_BTP0_CTRL1_BTP0_INSERTION_MODE_MASK 0x0000000c
#define BCHP_XPT_MEMDMA_MCPB_CH8_BTP0_CTRL1_BTP0_INSERTION_MODE_SHIFT 2
#define BCHP_XPT_MEMDMA_MCPB_CH8_BTP0_CTRL1_BTP0_INSERTION_MODE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH8_BTP0_CTRL1 :: BTP0_PING_PONG_MODE_EN [01:01] */
#define BCHP_XPT_MEMDMA_MCPB_CH8_BTP0_CTRL1_BTP0_PING_PONG_MODE_EN_MASK 0x00000002
#define BCHP_XPT_MEMDMA_MCPB_CH8_BTP0_CTRL1_BTP0_PING_PONG_MODE_EN_SHIFT 1
#define BCHP_XPT_MEMDMA_MCPB_CH8_BTP0_CTRL1_BTP0_PING_PONG_MODE_EN_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH8_BTP0_CTRL1 :: BTP0_EN [00:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH8_BTP0_CTRL1_BTP0_EN_MASK           0x00000001
#define BCHP_XPT_MEMDMA_MCPB_CH8_BTP0_CTRL1_BTP0_EN_SHIFT          0
#define BCHP_XPT_MEMDMA_MCPB_CH8_BTP0_CTRL1_BTP0_EN_DEFAULT        0x00000000

/***************************************************************************
 *CH8_BTP1_CTRL1 - BTP1 control register for channel 8
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: CH8_BTP1_CTRL1 :: reserved0 [31:16] */
#define BCHP_XPT_MEMDMA_MCPB_CH8_BTP1_CTRL1_reserved0_MASK         0xffff0000
#define BCHP_XPT_MEMDMA_MCPB_CH8_BTP1_CTRL1_reserved0_SHIFT        16

/* XPT_MEMDMA_MCPB :: CH8_BTP1_CTRL1 :: BTP1_SLOT1_BTP_TYPE [15:12] */
#define BCHP_XPT_MEMDMA_MCPB_CH8_BTP1_CTRL1_BTP1_SLOT1_BTP_TYPE_MASK 0x0000f000
#define BCHP_XPT_MEMDMA_MCPB_CH8_BTP1_CTRL1_BTP1_SLOT1_BTP_TYPE_SHIFT 12

/* XPT_MEMDMA_MCPB :: CH8_BTP1_CTRL1 :: BTP1_SLOT0_BTP_TYPE [11:08] */
#define BCHP_XPT_MEMDMA_MCPB_CH8_BTP1_CTRL1_BTP1_SLOT0_BTP_TYPE_MASK 0x00000f00
#define BCHP_XPT_MEMDMA_MCPB_CH8_BTP1_CTRL1_BTP1_SLOT0_BTP_TYPE_SHIFT 8
#define BCHP_XPT_MEMDMA_MCPB_CH8_BTP1_CTRL1_BTP1_SLOT0_BTP_TYPE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH8_BTP1_CTRL1 :: reserved1 [07:06] */
#define BCHP_XPT_MEMDMA_MCPB_CH8_BTP1_CTRL1_reserved1_MASK         0x000000c0
#define BCHP_XPT_MEMDMA_MCPB_CH8_BTP1_CTRL1_reserved1_SHIFT        6

/* XPT_MEMDMA_MCPB :: CH8_BTP1_CTRL1 :: BTP1_SLOT1_IS_CONSUMED_BY_ASP [05:05] */
#define BCHP_XPT_MEMDMA_MCPB_CH8_BTP1_CTRL1_BTP1_SLOT1_IS_CONSUMED_BY_ASP_MASK 0x00000020
#define BCHP_XPT_MEMDMA_MCPB_CH8_BTP1_CTRL1_BTP1_SLOT1_IS_CONSUMED_BY_ASP_SHIFT 5
#define BCHP_XPT_MEMDMA_MCPB_CH8_BTP1_CTRL1_BTP1_SLOT1_IS_CONSUMED_BY_ASP_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH8_BTP1_CTRL1 :: BTP1_SLOT0_IS_CONSUMED_BY_ASP [04:04] */
#define BCHP_XPT_MEMDMA_MCPB_CH8_BTP1_CTRL1_BTP1_SLOT0_IS_CONSUMED_BY_ASP_MASK 0x00000010
#define BCHP_XPT_MEMDMA_MCPB_CH8_BTP1_CTRL1_BTP1_SLOT0_IS_CONSUMED_BY_ASP_SHIFT 4
#define BCHP_XPT_MEMDMA_MCPB_CH8_BTP1_CTRL1_BTP1_SLOT0_IS_CONSUMED_BY_ASP_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH8_BTP1_CTRL1 :: BTP1_INSERTION_MODE [03:02] */
#define BCHP_XPT_MEMDMA_MCPB_CH8_BTP1_CTRL1_BTP1_INSERTION_MODE_MASK 0x0000000c
#define BCHP_XPT_MEMDMA_MCPB_CH8_BTP1_CTRL1_BTP1_INSERTION_MODE_SHIFT 2
#define BCHP_XPT_MEMDMA_MCPB_CH8_BTP1_CTRL1_BTP1_INSERTION_MODE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH8_BTP1_CTRL1 :: BTP1_PING_PONG_MODE_EN [01:01] */
#define BCHP_XPT_MEMDMA_MCPB_CH8_BTP1_CTRL1_BTP1_PING_PONG_MODE_EN_MASK 0x00000002
#define BCHP_XPT_MEMDMA_MCPB_CH8_BTP1_CTRL1_BTP1_PING_PONG_MODE_EN_SHIFT 1
#define BCHP_XPT_MEMDMA_MCPB_CH8_BTP1_CTRL1_BTP1_PING_PONG_MODE_EN_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH8_BTP1_CTRL1 :: BTP1_EN [00:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH8_BTP1_CTRL1_BTP1_EN_MASK           0x00000001
#define BCHP_XPT_MEMDMA_MCPB_CH8_BTP1_CTRL1_BTP1_EN_SHIFT          0
#define BCHP_XPT_MEMDMA_MCPB_CH8_BTP1_CTRL1_BTP1_EN_DEFAULT        0x00000000

/***************************************************************************
 *CH8_BTP2_CTRL1 - BTP2 control register for channel 8
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: CH8_BTP2_CTRL1 :: reserved0 [31:16] */
#define BCHP_XPT_MEMDMA_MCPB_CH8_BTP2_CTRL1_reserved0_MASK         0xffff0000
#define BCHP_XPT_MEMDMA_MCPB_CH8_BTP2_CTRL1_reserved0_SHIFT        16

/* XPT_MEMDMA_MCPB :: CH8_BTP2_CTRL1 :: BTP2_SLOT1_BTP_TYPE [15:12] */
#define BCHP_XPT_MEMDMA_MCPB_CH8_BTP2_CTRL1_BTP2_SLOT1_BTP_TYPE_MASK 0x0000f000
#define BCHP_XPT_MEMDMA_MCPB_CH8_BTP2_CTRL1_BTP2_SLOT1_BTP_TYPE_SHIFT 12

/* XPT_MEMDMA_MCPB :: CH8_BTP2_CTRL1 :: BTP2_SLOT0_BTP_TYPE [11:08] */
#define BCHP_XPT_MEMDMA_MCPB_CH8_BTP2_CTRL1_BTP2_SLOT0_BTP_TYPE_MASK 0x00000f00
#define BCHP_XPT_MEMDMA_MCPB_CH8_BTP2_CTRL1_BTP2_SLOT0_BTP_TYPE_SHIFT 8
#define BCHP_XPT_MEMDMA_MCPB_CH8_BTP2_CTRL1_BTP2_SLOT0_BTP_TYPE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH8_BTP2_CTRL1 :: reserved1 [07:06] */
#define BCHP_XPT_MEMDMA_MCPB_CH8_BTP2_CTRL1_reserved1_MASK         0x000000c0
#define BCHP_XPT_MEMDMA_MCPB_CH8_BTP2_CTRL1_reserved1_SHIFT        6

/* XPT_MEMDMA_MCPB :: CH8_BTP2_CTRL1 :: BTP2_SLOT1_IS_CONSUMED_BY_ASP [05:05] */
#define BCHP_XPT_MEMDMA_MCPB_CH8_BTP2_CTRL1_BTP2_SLOT1_IS_CONSUMED_BY_ASP_MASK 0x00000020
#define BCHP_XPT_MEMDMA_MCPB_CH8_BTP2_CTRL1_BTP2_SLOT1_IS_CONSUMED_BY_ASP_SHIFT 5
#define BCHP_XPT_MEMDMA_MCPB_CH8_BTP2_CTRL1_BTP2_SLOT1_IS_CONSUMED_BY_ASP_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH8_BTP2_CTRL1 :: BTP2_SLOT0_IS_CONSUMED_BY_ASP [04:04] */
#define BCHP_XPT_MEMDMA_MCPB_CH8_BTP2_CTRL1_BTP2_SLOT0_IS_CONSUMED_BY_ASP_MASK 0x00000010
#define BCHP_XPT_MEMDMA_MCPB_CH8_BTP2_CTRL1_BTP2_SLOT0_IS_CONSUMED_BY_ASP_SHIFT 4
#define BCHP_XPT_MEMDMA_MCPB_CH8_BTP2_CTRL1_BTP2_SLOT0_IS_CONSUMED_BY_ASP_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH8_BTP2_CTRL1 :: BTP2_INSERTION_MODE [03:02] */
#define BCHP_XPT_MEMDMA_MCPB_CH8_BTP2_CTRL1_BTP2_INSERTION_MODE_MASK 0x0000000c
#define BCHP_XPT_MEMDMA_MCPB_CH8_BTP2_CTRL1_BTP2_INSERTION_MODE_SHIFT 2
#define BCHP_XPT_MEMDMA_MCPB_CH8_BTP2_CTRL1_BTP2_INSERTION_MODE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH8_BTP2_CTRL1 :: BTP2_PING_PONG_MODE_EN [01:01] */
#define BCHP_XPT_MEMDMA_MCPB_CH8_BTP2_CTRL1_BTP2_PING_PONG_MODE_EN_MASK 0x00000002
#define BCHP_XPT_MEMDMA_MCPB_CH8_BTP2_CTRL1_BTP2_PING_PONG_MODE_EN_SHIFT 1
#define BCHP_XPT_MEMDMA_MCPB_CH8_BTP2_CTRL1_BTP2_PING_PONG_MODE_EN_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH8_BTP2_CTRL1 :: BTP2_EN [00:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH8_BTP2_CTRL1_BTP2_EN_MASK           0x00000001
#define BCHP_XPT_MEMDMA_MCPB_CH8_BTP2_CTRL1_BTP2_EN_SHIFT          0
#define BCHP_XPT_MEMDMA_MCPB_CH8_BTP2_CTRL1_BTP2_EN_DEFAULT        0x00000000

/***************************************************************************
 *CH9_BTP0_CTRL1 - BTP0 control register for channel 9
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: CH9_BTP0_CTRL1 :: reserved0 [31:16] */
#define BCHP_XPT_MEMDMA_MCPB_CH9_BTP0_CTRL1_reserved0_MASK         0xffff0000
#define BCHP_XPT_MEMDMA_MCPB_CH9_BTP0_CTRL1_reserved0_SHIFT        16

/* XPT_MEMDMA_MCPB :: CH9_BTP0_CTRL1 :: BTP0_SLOT1_BTP_TYPE [15:12] */
#define BCHP_XPT_MEMDMA_MCPB_CH9_BTP0_CTRL1_BTP0_SLOT1_BTP_TYPE_MASK 0x0000f000
#define BCHP_XPT_MEMDMA_MCPB_CH9_BTP0_CTRL1_BTP0_SLOT1_BTP_TYPE_SHIFT 12

/* XPT_MEMDMA_MCPB :: CH9_BTP0_CTRL1 :: BTP0_SLOT0_BTP_TYPE [11:08] */
#define BCHP_XPT_MEMDMA_MCPB_CH9_BTP0_CTRL1_BTP0_SLOT0_BTP_TYPE_MASK 0x00000f00
#define BCHP_XPT_MEMDMA_MCPB_CH9_BTP0_CTRL1_BTP0_SLOT0_BTP_TYPE_SHIFT 8
#define BCHP_XPT_MEMDMA_MCPB_CH9_BTP0_CTRL1_BTP0_SLOT0_BTP_TYPE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH9_BTP0_CTRL1 :: reserved1 [07:06] */
#define BCHP_XPT_MEMDMA_MCPB_CH9_BTP0_CTRL1_reserved1_MASK         0x000000c0
#define BCHP_XPT_MEMDMA_MCPB_CH9_BTP0_CTRL1_reserved1_SHIFT        6

/* XPT_MEMDMA_MCPB :: CH9_BTP0_CTRL1 :: BTP0_SLOT1_IS_CONSUMED_BY_ASP [05:05] */
#define BCHP_XPT_MEMDMA_MCPB_CH9_BTP0_CTRL1_BTP0_SLOT1_IS_CONSUMED_BY_ASP_MASK 0x00000020
#define BCHP_XPT_MEMDMA_MCPB_CH9_BTP0_CTRL1_BTP0_SLOT1_IS_CONSUMED_BY_ASP_SHIFT 5
#define BCHP_XPT_MEMDMA_MCPB_CH9_BTP0_CTRL1_BTP0_SLOT1_IS_CONSUMED_BY_ASP_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH9_BTP0_CTRL1 :: BTP0_SLOT0_IS_CONSUMED_BY_ASP [04:04] */
#define BCHP_XPT_MEMDMA_MCPB_CH9_BTP0_CTRL1_BTP0_SLOT0_IS_CONSUMED_BY_ASP_MASK 0x00000010
#define BCHP_XPT_MEMDMA_MCPB_CH9_BTP0_CTRL1_BTP0_SLOT0_IS_CONSUMED_BY_ASP_SHIFT 4
#define BCHP_XPT_MEMDMA_MCPB_CH9_BTP0_CTRL1_BTP0_SLOT0_IS_CONSUMED_BY_ASP_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH9_BTP0_CTRL1 :: BTP0_INSERTION_MODE [03:02] */
#define BCHP_XPT_MEMDMA_MCPB_CH9_BTP0_CTRL1_BTP0_INSERTION_MODE_MASK 0x0000000c
#define BCHP_XPT_MEMDMA_MCPB_CH9_BTP0_CTRL1_BTP0_INSERTION_MODE_SHIFT 2
#define BCHP_XPT_MEMDMA_MCPB_CH9_BTP0_CTRL1_BTP0_INSERTION_MODE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH9_BTP0_CTRL1 :: BTP0_PING_PONG_MODE_EN [01:01] */
#define BCHP_XPT_MEMDMA_MCPB_CH9_BTP0_CTRL1_BTP0_PING_PONG_MODE_EN_MASK 0x00000002
#define BCHP_XPT_MEMDMA_MCPB_CH9_BTP0_CTRL1_BTP0_PING_PONG_MODE_EN_SHIFT 1
#define BCHP_XPT_MEMDMA_MCPB_CH9_BTP0_CTRL1_BTP0_PING_PONG_MODE_EN_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH9_BTP0_CTRL1 :: BTP0_EN [00:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH9_BTP0_CTRL1_BTP0_EN_MASK           0x00000001
#define BCHP_XPT_MEMDMA_MCPB_CH9_BTP0_CTRL1_BTP0_EN_SHIFT          0
#define BCHP_XPT_MEMDMA_MCPB_CH9_BTP0_CTRL1_BTP0_EN_DEFAULT        0x00000000

/***************************************************************************
 *CH9_BTP1_CTRL1 - BTP1 control register for channel 9
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: CH9_BTP1_CTRL1 :: reserved0 [31:16] */
#define BCHP_XPT_MEMDMA_MCPB_CH9_BTP1_CTRL1_reserved0_MASK         0xffff0000
#define BCHP_XPT_MEMDMA_MCPB_CH9_BTP1_CTRL1_reserved0_SHIFT        16

/* XPT_MEMDMA_MCPB :: CH9_BTP1_CTRL1 :: BTP1_SLOT1_BTP_TYPE [15:12] */
#define BCHP_XPT_MEMDMA_MCPB_CH9_BTP1_CTRL1_BTP1_SLOT1_BTP_TYPE_MASK 0x0000f000
#define BCHP_XPT_MEMDMA_MCPB_CH9_BTP1_CTRL1_BTP1_SLOT1_BTP_TYPE_SHIFT 12

/* XPT_MEMDMA_MCPB :: CH9_BTP1_CTRL1 :: BTP1_SLOT0_BTP_TYPE [11:08] */
#define BCHP_XPT_MEMDMA_MCPB_CH9_BTP1_CTRL1_BTP1_SLOT0_BTP_TYPE_MASK 0x00000f00
#define BCHP_XPT_MEMDMA_MCPB_CH9_BTP1_CTRL1_BTP1_SLOT0_BTP_TYPE_SHIFT 8
#define BCHP_XPT_MEMDMA_MCPB_CH9_BTP1_CTRL1_BTP1_SLOT0_BTP_TYPE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH9_BTP1_CTRL1 :: reserved1 [07:06] */
#define BCHP_XPT_MEMDMA_MCPB_CH9_BTP1_CTRL1_reserved1_MASK         0x000000c0
#define BCHP_XPT_MEMDMA_MCPB_CH9_BTP1_CTRL1_reserved1_SHIFT        6

/* XPT_MEMDMA_MCPB :: CH9_BTP1_CTRL1 :: BTP1_SLOT1_IS_CONSUMED_BY_ASP [05:05] */
#define BCHP_XPT_MEMDMA_MCPB_CH9_BTP1_CTRL1_BTP1_SLOT1_IS_CONSUMED_BY_ASP_MASK 0x00000020
#define BCHP_XPT_MEMDMA_MCPB_CH9_BTP1_CTRL1_BTP1_SLOT1_IS_CONSUMED_BY_ASP_SHIFT 5
#define BCHP_XPT_MEMDMA_MCPB_CH9_BTP1_CTRL1_BTP1_SLOT1_IS_CONSUMED_BY_ASP_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH9_BTP1_CTRL1 :: BTP1_SLOT0_IS_CONSUMED_BY_ASP [04:04] */
#define BCHP_XPT_MEMDMA_MCPB_CH9_BTP1_CTRL1_BTP1_SLOT0_IS_CONSUMED_BY_ASP_MASK 0x00000010
#define BCHP_XPT_MEMDMA_MCPB_CH9_BTP1_CTRL1_BTP1_SLOT0_IS_CONSUMED_BY_ASP_SHIFT 4
#define BCHP_XPT_MEMDMA_MCPB_CH9_BTP1_CTRL1_BTP1_SLOT0_IS_CONSUMED_BY_ASP_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH9_BTP1_CTRL1 :: BTP1_INSERTION_MODE [03:02] */
#define BCHP_XPT_MEMDMA_MCPB_CH9_BTP1_CTRL1_BTP1_INSERTION_MODE_MASK 0x0000000c
#define BCHP_XPT_MEMDMA_MCPB_CH9_BTP1_CTRL1_BTP1_INSERTION_MODE_SHIFT 2
#define BCHP_XPT_MEMDMA_MCPB_CH9_BTP1_CTRL1_BTP1_INSERTION_MODE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH9_BTP1_CTRL1 :: BTP1_PING_PONG_MODE_EN [01:01] */
#define BCHP_XPT_MEMDMA_MCPB_CH9_BTP1_CTRL1_BTP1_PING_PONG_MODE_EN_MASK 0x00000002
#define BCHP_XPT_MEMDMA_MCPB_CH9_BTP1_CTRL1_BTP1_PING_PONG_MODE_EN_SHIFT 1
#define BCHP_XPT_MEMDMA_MCPB_CH9_BTP1_CTRL1_BTP1_PING_PONG_MODE_EN_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH9_BTP1_CTRL1 :: BTP1_EN [00:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH9_BTP1_CTRL1_BTP1_EN_MASK           0x00000001
#define BCHP_XPT_MEMDMA_MCPB_CH9_BTP1_CTRL1_BTP1_EN_SHIFT          0
#define BCHP_XPT_MEMDMA_MCPB_CH9_BTP1_CTRL1_BTP1_EN_DEFAULT        0x00000000

/***************************************************************************
 *CH9_BTP2_CTRL1 - BTP2 control register for channel 9
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: CH9_BTP2_CTRL1 :: reserved0 [31:16] */
#define BCHP_XPT_MEMDMA_MCPB_CH9_BTP2_CTRL1_reserved0_MASK         0xffff0000
#define BCHP_XPT_MEMDMA_MCPB_CH9_BTP2_CTRL1_reserved0_SHIFT        16

/* XPT_MEMDMA_MCPB :: CH9_BTP2_CTRL1 :: BTP2_SLOT1_BTP_TYPE [15:12] */
#define BCHP_XPT_MEMDMA_MCPB_CH9_BTP2_CTRL1_BTP2_SLOT1_BTP_TYPE_MASK 0x0000f000
#define BCHP_XPT_MEMDMA_MCPB_CH9_BTP2_CTRL1_BTP2_SLOT1_BTP_TYPE_SHIFT 12

/* XPT_MEMDMA_MCPB :: CH9_BTP2_CTRL1 :: BTP2_SLOT0_BTP_TYPE [11:08] */
#define BCHP_XPT_MEMDMA_MCPB_CH9_BTP2_CTRL1_BTP2_SLOT0_BTP_TYPE_MASK 0x00000f00
#define BCHP_XPT_MEMDMA_MCPB_CH9_BTP2_CTRL1_BTP2_SLOT0_BTP_TYPE_SHIFT 8
#define BCHP_XPT_MEMDMA_MCPB_CH9_BTP2_CTRL1_BTP2_SLOT0_BTP_TYPE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH9_BTP2_CTRL1 :: reserved1 [07:06] */
#define BCHP_XPT_MEMDMA_MCPB_CH9_BTP2_CTRL1_reserved1_MASK         0x000000c0
#define BCHP_XPT_MEMDMA_MCPB_CH9_BTP2_CTRL1_reserved1_SHIFT        6

/* XPT_MEMDMA_MCPB :: CH9_BTP2_CTRL1 :: BTP2_SLOT1_IS_CONSUMED_BY_ASP [05:05] */
#define BCHP_XPT_MEMDMA_MCPB_CH9_BTP2_CTRL1_BTP2_SLOT1_IS_CONSUMED_BY_ASP_MASK 0x00000020
#define BCHP_XPT_MEMDMA_MCPB_CH9_BTP2_CTRL1_BTP2_SLOT1_IS_CONSUMED_BY_ASP_SHIFT 5
#define BCHP_XPT_MEMDMA_MCPB_CH9_BTP2_CTRL1_BTP2_SLOT1_IS_CONSUMED_BY_ASP_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH9_BTP2_CTRL1 :: BTP2_SLOT0_IS_CONSUMED_BY_ASP [04:04] */
#define BCHP_XPT_MEMDMA_MCPB_CH9_BTP2_CTRL1_BTP2_SLOT0_IS_CONSUMED_BY_ASP_MASK 0x00000010
#define BCHP_XPT_MEMDMA_MCPB_CH9_BTP2_CTRL1_BTP2_SLOT0_IS_CONSUMED_BY_ASP_SHIFT 4
#define BCHP_XPT_MEMDMA_MCPB_CH9_BTP2_CTRL1_BTP2_SLOT0_IS_CONSUMED_BY_ASP_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH9_BTP2_CTRL1 :: BTP2_INSERTION_MODE [03:02] */
#define BCHP_XPT_MEMDMA_MCPB_CH9_BTP2_CTRL1_BTP2_INSERTION_MODE_MASK 0x0000000c
#define BCHP_XPT_MEMDMA_MCPB_CH9_BTP2_CTRL1_BTP2_INSERTION_MODE_SHIFT 2
#define BCHP_XPT_MEMDMA_MCPB_CH9_BTP2_CTRL1_BTP2_INSERTION_MODE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH9_BTP2_CTRL1 :: BTP2_PING_PONG_MODE_EN [01:01] */
#define BCHP_XPT_MEMDMA_MCPB_CH9_BTP2_CTRL1_BTP2_PING_PONG_MODE_EN_MASK 0x00000002
#define BCHP_XPT_MEMDMA_MCPB_CH9_BTP2_CTRL1_BTP2_PING_PONG_MODE_EN_SHIFT 1
#define BCHP_XPT_MEMDMA_MCPB_CH9_BTP2_CTRL1_BTP2_PING_PONG_MODE_EN_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH9_BTP2_CTRL1 :: BTP2_EN [00:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH9_BTP2_CTRL1_BTP2_EN_MASK           0x00000001
#define BCHP_XPT_MEMDMA_MCPB_CH9_BTP2_CTRL1_BTP2_EN_SHIFT          0
#define BCHP_XPT_MEMDMA_MCPB_CH9_BTP2_CTRL1_BTP2_EN_DEFAULT        0x00000000

/***************************************************************************
 *CH10_BTP0_CTRL1 - BTP0 control register for channel 10
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: CH10_BTP0_CTRL1 :: reserved0 [31:16] */
#define BCHP_XPT_MEMDMA_MCPB_CH10_BTP0_CTRL1_reserved0_MASK        0xffff0000
#define BCHP_XPT_MEMDMA_MCPB_CH10_BTP0_CTRL1_reserved0_SHIFT       16

/* XPT_MEMDMA_MCPB :: CH10_BTP0_CTRL1 :: BTP0_SLOT1_BTP_TYPE [15:12] */
#define BCHP_XPT_MEMDMA_MCPB_CH10_BTP0_CTRL1_BTP0_SLOT1_BTP_TYPE_MASK 0x0000f000
#define BCHP_XPT_MEMDMA_MCPB_CH10_BTP0_CTRL1_BTP0_SLOT1_BTP_TYPE_SHIFT 12

/* XPT_MEMDMA_MCPB :: CH10_BTP0_CTRL1 :: BTP0_SLOT0_BTP_TYPE [11:08] */
#define BCHP_XPT_MEMDMA_MCPB_CH10_BTP0_CTRL1_BTP0_SLOT0_BTP_TYPE_MASK 0x00000f00
#define BCHP_XPT_MEMDMA_MCPB_CH10_BTP0_CTRL1_BTP0_SLOT0_BTP_TYPE_SHIFT 8
#define BCHP_XPT_MEMDMA_MCPB_CH10_BTP0_CTRL1_BTP0_SLOT0_BTP_TYPE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH10_BTP0_CTRL1 :: reserved1 [07:06] */
#define BCHP_XPT_MEMDMA_MCPB_CH10_BTP0_CTRL1_reserved1_MASK        0x000000c0
#define BCHP_XPT_MEMDMA_MCPB_CH10_BTP0_CTRL1_reserved1_SHIFT       6

/* XPT_MEMDMA_MCPB :: CH10_BTP0_CTRL1 :: BTP0_SLOT1_IS_CONSUMED_BY_ASP [05:05] */
#define BCHP_XPT_MEMDMA_MCPB_CH10_BTP0_CTRL1_BTP0_SLOT1_IS_CONSUMED_BY_ASP_MASK 0x00000020
#define BCHP_XPT_MEMDMA_MCPB_CH10_BTP0_CTRL1_BTP0_SLOT1_IS_CONSUMED_BY_ASP_SHIFT 5
#define BCHP_XPT_MEMDMA_MCPB_CH10_BTP0_CTRL1_BTP0_SLOT1_IS_CONSUMED_BY_ASP_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH10_BTP0_CTRL1 :: BTP0_SLOT0_IS_CONSUMED_BY_ASP [04:04] */
#define BCHP_XPT_MEMDMA_MCPB_CH10_BTP0_CTRL1_BTP0_SLOT0_IS_CONSUMED_BY_ASP_MASK 0x00000010
#define BCHP_XPT_MEMDMA_MCPB_CH10_BTP0_CTRL1_BTP0_SLOT0_IS_CONSUMED_BY_ASP_SHIFT 4
#define BCHP_XPT_MEMDMA_MCPB_CH10_BTP0_CTRL1_BTP0_SLOT0_IS_CONSUMED_BY_ASP_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH10_BTP0_CTRL1 :: BTP0_INSERTION_MODE [03:02] */
#define BCHP_XPT_MEMDMA_MCPB_CH10_BTP0_CTRL1_BTP0_INSERTION_MODE_MASK 0x0000000c
#define BCHP_XPT_MEMDMA_MCPB_CH10_BTP0_CTRL1_BTP0_INSERTION_MODE_SHIFT 2
#define BCHP_XPT_MEMDMA_MCPB_CH10_BTP0_CTRL1_BTP0_INSERTION_MODE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH10_BTP0_CTRL1 :: BTP0_PING_PONG_MODE_EN [01:01] */
#define BCHP_XPT_MEMDMA_MCPB_CH10_BTP0_CTRL1_BTP0_PING_PONG_MODE_EN_MASK 0x00000002
#define BCHP_XPT_MEMDMA_MCPB_CH10_BTP0_CTRL1_BTP0_PING_PONG_MODE_EN_SHIFT 1
#define BCHP_XPT_MEMDMA_MCPB_CH10_BTP0_CTRL1_BTP0_PING_PONG_MODE_EN_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH10_BTP0_CTRL1 :: BTP0_EN [00:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH10_BTP0_CTRL1_BTP0_EN_MASK          0x00000001
#define BCHP_XPT_MEMDMA_MCPB_CH10_BTP0_CTRL1_BTP0_EN_SHIFT         0
#define BCHP_XPT_MEMDMA_MCPB_CH10_BTP0_CTRL1_BTP0_EN_DEFAULT       0x00000000

/***************************************************************************
 *CH10_BTP1_CTRL1 - BTP1 control register for channel 10
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: CH10_BTP1_CTRL1 :: reserved0 [31:16] */
#define BCHP_XPT_MEMDMA_MCPB_CH10_BTP1_CTRL1_reserved0_MASK        0xffff0000
#define BCHP_XPT_MEMDMA_MCPB_CH10_BTP1_CTRL1_reserved0_SHIFT       16

/* XPT_MEMDMA_MCPB :: CH10_BTP1_CTRL1 :: BTP1_SLOT1_BTP_TYPE [15:12] */
#define BCHP_XPT_MEMDMA_MCPB_CH10_BTP1_CTRL1_BTP1_SLOT1_BTP_TYPE_MASK 0x0000f000
#define BCHP_XPT_MEMDMA_MCPB_CH10_BTP1_CTRL1_BTP1_SLOT1_BTP_TYPE_SHIFT 12

/* XPT_MEMDMA_MCPB :: CH10_BTP1_CTRL1 :: BTP1_SLOT0_BTP_TYPE [11:08] */
#define BCHP_XPT_MEMDMA_MCPB_CH10_BTP1_CTRL1_BTP1_SLOT0_BTP_TYPE_MASK 0x00000f00
#define BCHP_XPT_MEMDMA_MCPB_CH10_BTP1_CTRL1_BTP1_SLOT0_BTP_TYPE_SHIFT 8
#define BCHP_XPT_MEMDMA_MCPB_CH10_BTP1_CTRL1_BTP1_SLOT0_BTP_TYPE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH10_BTP1_CTRL1 :: reserved1 [07:06] */
#define BCHP_XPT_MEMDMA_MCPB_CH10_BTP1_CTRL1_reserved1_MASK        0x000000c0
#define BCHP_XPT_MEMDMA_MCPB_CH10_BTP1_CTRL1_reserved1_SHIFT       6

/* XPT_MEMDMA_MCPB :: CH10_BTP1_CTRL1 :: BTP1_SLOT1_IS_CONSUMED_BY_ASP [05:05] */
#define BCHP_XPT_MEMDMA_MCPB_CH10_BTP1_CTRL1_BTP1_SLOT1_IS_CONSUMED_BY_ASP_MASK 0x00000020
#define BCHP_XPT_MEMDMA_MCPB_CH10_BTP1_CTRL1_BTP1_SLOT1_IS_CONSUMED_BY_ASP_SHIFT 5
#define BCHP_XPT_MEMDMA_MCPB_CH10_BTP1_CTRL1_BTP1_SLOT1_IS_CONSUMED_BY_ASP_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH10_BTP1_CTRL1 :: BTP1_SLOT0_IS_CONSUMED_BY_ASP [04:04] */
#define BCHP_XPT_MEMDMA_MCPB_CH10_BTP1_CTRL1_BTP1_SLOT0_IS_CONSUMED_BY_ASP_MASK 0x00000010
#define BCHP_XPT_MEMDMA_MCPB_CH10_BTP1_CTRL1_BTP1_SLOT0_IS_CONSUMED_BY_ASP_SHIFT 4
#define BCHP_XPT_MEMDMA_MCPB_CH10_BTP1_CTRL1_BTP1_SLOT0_IS_CONSUMED_BY_ASP_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH10_BTP1_CTRL1 :: BTP1_INSERTION_MODE [03:02] */
#define BCHP_XPT_MEMDMA_MCPB_CH10_BTP1_CTRL1_BTP1_INSERTION_MODE_MASK 0x0000000c
#define BCHP_XPT_MEMDMA_MCPB_CH10_BTP1_CTRL1_BTP1_INSERTION_MODE_SHIFT 2
#define BCHP_XPT_MEMDMA_MCPB_CH10_BTP1_CTRL1_BTP1_INSERTION_MODE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH10_BTP1_CTRL1 :: BTP1_PING_PONG_MODE_EN [01:01] */
#define BCHP_XPT_MEMDMA_MCPB_CH10_BTP1_CTRL1_BTP1_PING_PONG_MODE_EN_MASK 0x00000002
#define BCHP_XPT_MEMDMA_MCPB_CH10_BTP1_CTRL1_BTP1_PING_PONG_MODE_EN_SHIFT 1
#define BCHP_XPT_MEMDMA_MCPB_CH10_BTP1_CTRL1_BTP1_PING_PONG_MODE_EN_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH10_BTP1_CTRL1 :: BTP1_EN [00:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH10_BTP1_CTRL1_BTP1_EN_MASK          0x00000001
#define BCHP_XPT_MEMDMA_MCPB_CH10_BTP1_CTRL1_BTP1_EN_SHIFT         0
#define BCHP_XPT_MEMDMA_MCPB_CH10_BTP1_CTRL1_BTP1_EN_DEFAULT       0x00000000

/***************************************************************************
 *CH10_BTP2_CTRL1 - BTP2 control register for channel 10
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: CH10_BTP2_CTRL1 :: reserved0 [31:16] */
#define BCHP_XPT_MEMDMA_MCPB_CH10_BTP2_CTRL1_reserved0_MASK        0xffff0000
#define BCHP_XPT_MEMDMA_MCPB_CH10_BTP2_CTRL1_reserved0_SHIFT       16

/* XPT_MEMDMA_MCPB :: CH10_BTP2_CTRL1 :: BTP2_SLOT1_BTP_TYPE [15:12] */
#define BCHP_XPT_MEMDMA_MCPB_CH10_BTP2_CTRL1_BTP2_SLOT1_BTP_TYPE_MASK 0x0000f000
#define BCHP_XPT_MEMDMA_MCPB_CH10_BTP2_CTRL1_BTP2_SLOT1_BTP_TYPE_SHIFT 12

/* XPT_MEMDMA_MCPB :: CH10_BTP2_CTRL1 :: BTP2_SLOT0_BTP_TYPE [11:08] */
#define BCHP_XPT_MEMDMA_MCPB_CH10_BTP2_CTRL1_BTP2_SLOT0_BTP_TYPE_MASK 0x00000f00
#define BCHP_XPT_MEMDMA_MCPB_CH10_BTP2_CTRL1_BTP2_SLOT0_BTP_TYPE_SHIFT 8
#define BCHP_XPT_MEMDMA_MCPB_CH10_BTP2_CTRL1_BTP2_SLOT0_BTP_TYPE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH10_BTP2_CTRL1 :: reserved1 [07:06] */
#define BCHP_XPT_MEMDMA_MCPB_CH10_BTP2_CTRL1_reserved1_MASK        0x000000c0
#define BCHP_XPT_MEMDMA_MCPB_CH10_BTP2_CTRL1_reserved1_SHIFT       6

/* XPT_MEMDMA_MCPB :: CH10_BTP2_CTRL1 :: BTP2_SLOT1_IS_CONSUMED_BY_ASP [05:05] */
#define BCHP_XPT_MEMDMA_MCPB_CH10_BTP2_CTRL1_BTP2_SLOT1_IS_CONSUMED_BY_ASP_MASK 0x00000020
#define BCHP_XPT_MEMDMA_MCPB_CH10_BTP2_CTRL1_BTP2_SLOT1_IS_CONSUMED_BY_ASP_SHIFT 5
#define BCHP_XPT_MEMDMA_MCPB_CH10_BTP2_CTRL1_BTP2_SLOT1_IS_CONSUMED_BY_ASP_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH10_BTP2_CTRL1 :: BTP2_SLOT0_IS_CONSUMED_BY_ASP [04:04] */
#define BCHP_XPT_MEMDMA_MCPB_CH10_BTP2_CTRL1_BTP2_SLOT0_IS_CONSUMED_BY_ASP_MASK 0x00000010
#define BCHP_XPT_MEMDMA_MCPB_CH10_BTP2_CTRL1_BTP2_SLOT0_IS_CONSUMED_BY_ASP_SHIFT 4
#define BCHP_XPT_MEMDMA_MCPB_CH10_BTP2_CTRL1_BTP2_SLOT0_IS_CONSUMED_BY_ASP_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH10_BTP2_CTRL1 :: BTP2_INSERTION_MODE [03:02] */
#define BCHP_XPT_MEMDMA_MCPB_CH10_BTP2_CTRL1_BTP2_INSERTION_MODE_MASK 0x0000000c
#define BCHP_XPT_MEMDMA_MCPB_CH10_BTP2_CTRL1_BTP2_INSERTION_MODE_SHIFT 2
#define BCHP_XPT_MEMDMA_MCPB_CH10_BTP2_CTRL1_BTP2_INSERTION_MODE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH10_BTP2_CTRL1 :: BTP2_PING_PONG_MODE_EN [01:01] */
#define BCHP_XPT_MEMDMA_MCPB_CH10_BTP2_CTRL1_BTP2_PING_PONG_MODE_EN_MASK 0x00000002
#define BCHP_XPT_MEMDMA_MCPB_CH10_BTP2_CTRL1_BTP2_PING_PONG_MODE_EN_SHIFT 1
#define BCHP_XPT_MEMDMA_MCPB_CH10_BTP2_CTRL1_BTP2_PING_PONG_MODE_EN_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH10_BTP2_CTRL1 :: BTP2_EN [00:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH10_BTP2_CTRL1_BTP2_EN_MASK          0x00000001
#define BCHP_XPT_MEMDMA_MCPB_CH10_BTP2_CTRL1_BTP2_EN_SHIFT         0
#define BCHP_XPT_MEMDMA_MCPB_CH10_BTP2_CTRL1_BTP2_EN_DEFAULT       0x00000000

/***************************************************************************
 *CH11_BTP0_CTRL1 - BTP0 control register for channel 11
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: CH11_BTP0_CTRL1 :: reserved0 [31:16] */
#define BCHP_XPT_MEMDMA_MCPB_CH11_BTP0_CTRL1_reserved0_MASK        0xffff0000
#define BCHP_XPT_MEMDMA_MCPB_CH11_BTP0_CTRL1_reserved0_SHIFT       16

/* XPT_MEMDMA_MCPB :: CH11_BTP0_CTRL1 :: BTP0_SLOT1_BTP_TYPE [15:12] */
#define BCHP_XPT_MEMDMA_MCPB_CH11_BTP0_CTRL1_BTP0_SLOT1_BTP_TYPE_MASK 0x0000f000
#define BCHP_XPT_MEMDMA_MCPB_CH11_BTP0_CTRL1_BTP0_SLOT1_BTP_TYPE_SHIFT 12

/* XPT_MEMDMA_MCPB :: CH11_BTP0_CTRL1 :: BTP0_SLOT0_BTP_TYPE [11:08] */
#define BCHP_XPT_MEMDMA_MCPB_CH11_BTP0_CTRL1_BTP0_SLOT0_BTP_TYPE_MASK 0x00000f00
#define BCHP_XPT_MEMDMA_MCPB_CH11_BTP0_CTRL1_BTP0_SLOT0_BTP_TYPE_SHIFT 8
#define BCHP_XPT_MEMDMA_MCPB_CH11_BTP0_CTRL1_BTP0_SLOT0_BTP_TYPE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH11_BTP0_CTRL1 :: reserved1 [07:06] */
#define BCHP_XPT_MEMDMA_MCPB_CH11_BTP0_CTRL1_reserved1_MASK        0x000000c0
#define BCHP_XPT_MEMDMA_MCPB_CH11_BTP0_CTRL1_reserved1_SHIFT       6

/* XPT_MEMDMA_MCPB :: CH11_BTP0_CTRL1 :: BTP0_SLOT1_IS_CONSUMED_BY_ASP [05:05] */
#define BCHP_XPT_MEMDMA_MCPB_CH11_BTP0_CTRL1_BTP0_SLOT1_IS_CONSUMED_BY_ASP_MASK 0x00000020
#define BCHP_XPT_MEMDMA_MCPB_CH11_BTP0_CTRL1_BTP0_SLOT1_IS_CONSUMED_BY_ASP_SHIFT 5
#define BCHP_XPT_MEMDMA_MCPB_CH11_BTP0_CTRL1_BTP0_SLOT1_IS_CONSUMED_BY_ASP_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH11_BTP0_CTRL1 :: BTP0_SLOT0_IS_CONSUMED_BY_ASP [04:04] */
#define BCHP_XPT_MEMDMA_MCPB_CH11_BTP0_CTRL1_BTP0_SLOT0_IS_CONSUMED_BY_ASP_MASK 0x00000010
#define BCHP_XPT_MEMDMA_MCPB_CH11_BTP0_CTRL1_BTP0_SLOT0_IS_CONSUMED_BY_ASP_SHIFT 4
#define BCHP_XPT_MEMDMA_MCPB_CH11_BTP0_CTRL1_BTP0_SLOT0_IS_CONSUMED_BY_ASP_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH11_BTP0_CTRL1 :: BTP0_INSERTION_MODE [03:02] */
#define BCHP_XPT_MEMDMA_MCPB_CH11_BTP0_CTRL1_BTP0_INSERTION_MODE_MASK 0x0000000c
#define BCHP_XPT_MEMDMA_MCPB_CH11_BTP0_CTRL1_BTP0_INSERTION_MODE_SHIFT 2
#define BCHP_XPT_MEMDMA_MCPB_CH11_BTP0_CTRL1_BTP0_INSERTION_MODE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH11_BTP0_CTRL1 :: BTP0_PING_PONG_MODE_EN [01:01] */
#define BCHP_XPT_MEMDMA_MCPB_CH11_BTP0_CTRL1_BTP0_PING_PONG_MODE_EN_MASK 0x00000002
#define BCHP_XPT_MEMDMA_MCPB_CH11_BTP0_CTRL1_BTP0_PING_PONG_MODE_EN_SHIFT 1
#define BCHP_XPT_MEMDMA_MCPB_CH11_BTP0_CTRL1_BTP0_PING_PONG_MODE_EN_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH11_BTP0_CTRL1 :: BTP0_EN [00:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH11_BTP0_CTRL1_BTP0_EN_MASK          0x00000001
#define BCHP_XPT_MEMDMA_MCPB_CH11_BTP0_CTRL1_BTP0_EN_SHIFT         0
#define BCHP_XPT_MEMDMA_MCPB_CH11_BTP0_CTRL1_BTP0_EN_DEFAULT       0x00000000

/***************************************************************************
 *CH11_BTP1_CTRL1 - BTP1 control register for channel 11
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: CH11_BTP1_CTRL1 :: reserved0 [31:16] */
#define BCHP_XPT_MEMDMA_MCPB_CH11_BTP1_CTRL1_reserved0_MASK        0xffff0000
#define BCHP_XPT_MEMDMA_MCPB_CH11_BTP1_CTRL1_reserved0_SHIFT       16

/* XPT_MEMDMA_MCPB :: CH11_BTP1_CTRL1 :: BTP1_SLOT1_BTP_TYPE [15:12] */
#define BCHP_XPT_MEMDMA_MCPB_CH11_BTP1_CTRL1_BTP1_SLOT1_BTP_TYPE_MASK 0x0000f000
#define BCHP_XPT_MEMDMA_MCPB_CH11_BTP1_CTRL1_BTP1_SLOT1_BTP_TYPE_SHIFT 12

/* XPT_MEMDMA_MCPB :: CH11_BTP1_CTRL1 :: BTP1_SLOT0_BTP_TYPE [11:08] */
#define BCHP_XPT_MEMDMA_MCPB_CH11_BTP1_CTRL1_BTP1_SLOT0_BTP_TYPE_MASK 0x00000f00
#define BCHP_XPT_MEMDMA_MCPB_CH11_BTP1_CTRL1_BTP1_SLOT0_BTP_TYPE_SHIFT 8
#define BCHP_XPT_MEMDMA_MCPB_CH11_BTP1_CTRL1_BTP1_SLOT0_BTP_TYPE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH11_BTP1_CTRL1 :: reserved1 [07:06] */
#define BCHP_XPT_MEMDMA_MCPB_CH11_BTP1_CTRL1_reserved1_MASK        0x000000c0
#define BCHP_XPT_MEMDMA_MCPB_CH11_BTP1_CTRL1_reserved1_SHIFT       6

/* XPT_MEMDMA_MCPB :: CH11_BTP1_CTRL1 :: BTP1_SLOT1_IS_CONSUMED_BY_ASP [05:05] */
#define BCHP_XPT_MEMDMA_MCPB_CH11_BTP1_CTRL1_BTP1_SLOT1_IS_CONSUMED_BY_ASP_MASK 0x00000020
#define BCHP_XPT_MEMDMA_MCPB_CH11_BTP1_CTRL1_BTP1_SLOT1_IS_CONSUMED_BY_ASP_SHIFT 5
#define BCHP_XPT_MEMDMA_MCPB_CH11_BTP1_CTRL1_BTP1_SLOT1_IS_CONSUMED_BY_ASP_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH11_BTP1_CTRL1 :: BTP1_SLOT0_IS_CONSUMED_BY_ASP [04:04] */
#define BCHP_XPT_MEMDMA_MCPB_CH11_BTP1_CTRL1_BTP1_SLOT0_IS_CONSUMED_BY_ASP_MASK 0x00000010
#define BCHP_XPT_MEMDMA_MCPB_CH11_BTP1_CTRL1_BTP1_SLOT0_IS_CONSUMED_BY_ASP_SHIFT 4
#define BCHP_XPT_MEMDMA_MCPB_CH11_BTP1_CTRL1_BTP1_SLOT0_IS_CONSUMED_BY_ASP_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH11_BTP1_CTRL1 :: BTP1_INSERTION_MODE [03:02] */
#define BCHP_XPT_MEMDMA_MCPB_CH11_BTP1_CTRL1_BTP1_INSERTION_MODE_MASK 0x0000000c
#define BCHP_XPT_MEMDMA_MCPB_CH11_BTP1_CTRL1_BTP1_INSERTION_MODE_SHIFT 2
#define BCHP_XPT_MEMDMA_MCPB_CH11_BTP1_CTRL1_BTP1_INSERTION_MODE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH11_BTP1_CTRL1 :: BTP1_PING_PONG_MODE_EN [01:01] */
#define BCHP_XPT_MEMDMA_MCPB_CH11_BTP1_CTRL1_BTP1_PING_PONG_MODE_EN_MASK 0x00000002
#define BCHP_XPT_MEMDMA_MCPB_CH11_BTP1_CTRL1_BTP1_PING_PONG_MODE_EN_SHIFT 1
#define BCHP_XPT_MEMDMA_MCPB_CH11_BTP1_CTRL1_BTP1_PING_PONG_MODE_EN_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH11_BTP1_CTRL1 :: BTP1_EN [00:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH11_BTP1_CTRL1_BTP1_EN_MASK          0x00000001
#define BCHP_XPT_MEMDMA_MCPB_CH11_BTP1_CTRL1_BTP1_EN_SHIFT         0
#define BCHP_XPT_MEMDMA_MCPB_CH11_BTP1_CTRL1_BTP1_EN_DEFAULT       0x00000000

/***************************************************************************
 *CH11_BTP2_CTRL1 - BTP2 control register for channel 11
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: CH11_BTP2_CTRL1 :: reserved0 [31:16] */
#define BCHP_XPT_MEMDMA_MCPB_CH11_BTP2_CTRL1_reserved0_MASK        0xffff0000
#define BCHP_XPT_MEMDMA_MCPB_CH11_BTP2_CTRL1_reserved0_SHIFT       16

/* XPT_MEMDMA_MCPB :: CH11_BTP2_CTRL1 :: BTP2_SLOT1_BTP_TYPE [15:12] */
#define BCHP_XPT_MEMDMA_MCPB_CH11_BTP2_CTRL1_BTP2_SLOT1_BTP_TYPE_MASK 0x0000f000
#define BCHP_XPT_MEMDMA_MCPB_CH11_BTP2_CTRL1_BTP2_SLOT1_BTP_TYPE_SHIFT 12

/* XPT_MEMDMA_MCPB :: CH11_BTP2_CTRL1 :: BTP2_SLOT0_BTP_TYPE [11:08] */
#define BCHP_XPT_MEMDMA_MCPB_CH11_BTP2_CTRL1_BTP2_SLOT0_BTP_TYPE_MASK 0x00000f00
#define BCHP_XPT_MEMDMA_MCPB_CH11_BTP2_CTRL1_BTP2_SLOT0_BTP_TYPE_SHIFT 8
#define BCHP_XPT_MEMDMA_MCPB_CH11_BTP2_CTRL1_BTP2_SLOT0_BTP_TYPE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH11_BTP2_CTRL1 :: reserved1 [07:06] */
#define BCHP_XPT_MEMDMA_MCPB_CH11_BTP2_CTRL1_reserved1_MASK        0x000000c0
#define BCHP_XPT_MEMDMA_MCPB_CH11_BTP2_CTRL1_reserved1_SHIFT       6

/* XPT_MEMDMA_MCPB :: CH11_BTP2_CTRL1 :: BTP2_SLOT1_IS_CONSUMED_BY_ASP [05:05] */
#define BCHP_XPT_MEMDMA_MCPB_CH11_BTP2_CTRL1_BTP2_SLOT1_IS_CONSUMED_BY_ASP_MASK 0x00000020
#define BCHP_XPT_MEMDMA_MCPB_CH11_BTP2_CTRL1_BTP2_SLOT1_IS_CONSUMED_BY_ASP_SHIFT 5
#define BCHP_XPT_MEMDMA_MCPB_CH11_BTP2_CTRL1_BTP2_SLOT1_IS_CONSUMED_BY_ASP_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH11_BTP2_CTRL1 :: BTP2_SLOT0_IS_CONSUMED_BY_ASP [04:04] */
#define BCHP_XPT_MEMDMA_MCPB_CH11_BTP2_CTRL1_BTP2_SLOT0_IS_CONSUMED_BY_ASP_MASK 0x00000010
#define BCHP_XPT_MEMDMA_MCPB_CH11_BTP2_CTRL1_BTP2_SLOT0_IS_CONSUMED_BY_ASP_SHIFT 4
#define BCHP_XPT_MEMDMA_MCPB_CH11_BTP2_CTRL1_BTP2_SLOT0_IS_CONSUMED_BY_ASP_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH11_BTP2_CTRL1 :: BTP2_INSERTION_MODE [03:02] */
#define BCHP_XPT_MEMDMA_MCPB_CH11_BTP2_CTRL1_BTP2_INSERTION_MODE_MASK 0x0000000c
#define BCHP_XPT_MEMDMA_MCPB_CH11_BTP2_CTRL1_BTP2_INSERTION_MODE_SHIFT 2
#define BCHP_XPT_MEMDMA_MCPB_CH11_BTP2_CTRL1_BTP2_INSERTION_MODE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH11_BTP2_CTRL1 :: BTP2_PING_PONG_MODE_EN [01:01] */
#define BCHP_XPT_MEMDMA_MCPB_CH11_BTP2_CTRL1_BTP2_PING_PONG_MODE_EN_MASK 0x00000002
#define BCHP_XPT_MEMDMA_MCPB_CH11_BTP2_CTRL1_BTP2_PING_PONG_MODE_EN_SHIFT 1
#define BCHP_XPT_MEMDMA_MCPB_CH11_BTP2_CTRL1_BTP2_PING_PONG_MODE_EN_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH11_BTP2_CTRL1 :: BTP2_EN [00:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH11_BTP2_CTRL1_BTP2_EN_MASK          0x00000001
#define BCHP_XPT_MEMDMA_MCPB_CH11_BTP2_CTRL1_BTP2_EN_SHIFT         0
#define BCHP_XPT_MEMDMA_MCPB_CH11_BTP2_CTRL1_BTP2_EN_DEFAULT       0x00000000

/***************************************************************************
 *CH12_BTP0_CTRL1 - BTP0 control register for channel 12
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: CH12_BTP0_CTRL1 :: reserved0 [31:16] */
#define BCHP_XPT_MEMDMA_MCPB_CH12_BTP0_CTRL1_reserved0_MASK        0xffff0000
#define BCHP_XPT_MEMDMA_MCPB_CH12_BTP0_CTRL1_reserved0_SHIFT       16

/* XPT_MEMDMA_MCPB :: CH12_BTP0_CTRL1 :: BTP0_SLOT1_BTP_TYPE [15:12] */
#define BCHP_XPT_MEMDMA_MCPB_CH12_BTP0_CTRL1_BTP0_SLOT1_BTP_TYPE_MASK 0x0000f000
#define BCHP_XPT_MEMDMA_MCPB_CH12_BTP0_CTRL1_BTP0_SLOT1_BTP_TYPE_SHIFT 12

/* XPT_MEMDMA_MCPB :: CH12_BTP0_CTRL1 :: BTP0_SLOT0_BTP_TYPE [11:08] */
#define BCHP_XPT_MEMDMA_MCPB_CH12_BTP0_CTRL1_BTP0_SLOT0_BTP_TYPE_MASK 0x00000f00
#define BCHP_XPT_MEMDMA_MCPB_CH12_BTP0_CTRL1_BTP0_SLOT0_BTP_TYPE_SHIFT 8
#define BCHP_XPT_MEMDMA_MCPB_CH12_BTP0_CTRL1_BTP0_SLOT0_BTP_TYPE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH12_BTP0_CTRL1 :: reserved1 [07:06] */
#define BCHP_XPT_MEMDMA_MCPB_CH12_BTP0_CTRL1_reserved1_MASK        0x000000c0
#define BCHP_XPT_MEMDMA_MCPB_CH12_BTP0_CTRL1_reserved1_SHIFT       6

/* XPT_MEMDMA_MCPB :: CH12_BTP0_CTRL1 :: BTP0_SLOT1_IS_CONSUMED_BY_ASP [05:05] */
#define BCHP_XPT_MEMDMA_MCPB_CH12_BTP0_CTRL1_BTP0_SLOT1_IS_CONSUMED_BY_ASP_MASK 0x00000020
#define BCHP_XPT_MEMDMA_MCPB_CH12_BTP0_CTRL1_BTP0_SLOT1_IS_CONSUMED_BY_ASP_SHIFT 5
#define BCHP_XPT_MEMDMA_MCPB_CH12_BTP0_CTRL1_BTP0_SLOT1_IS_CONSUMED_BY_ASP_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH12_BTP0_CTRL1 :: BTP0_SLOT0_IS_CONSUMED_BY_ASP [04:04] */
#define BCHP_XPT_MEMDMA_MCPB_CH12_BTP0_CTRL1_BTP0_SLOT0_IS_CONSUMED_BY_ASP_MASK 0x00000010
#define BCHP_XPT_MEMDMA_MCPB_CH12_BTP0_CTRL1_BTP0_SLOT0_IS_CONSUMED_BY_ASP_SHIFT 4
#define BCHP_XPT_MEMDMA_MCPB_CH12_BTP0_CTRL1_BTP0_SLOT0_IS_CONSUMED_BY_ASP_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH12_BTP0_CTRL1 :: BTP0_INSERTION_MODE [03:02] */
#define BCHP_XPT_MEMDMA_MCPB_CH12_BTP0_CTRL1_BTP0_INSERTION_MODE_MASK 0x0000000c
#define BCHP_XPT_MEMDMA_MCPB_CH12_BTP0_CTRL1_BTP0_INSERTION_MODE_SHIFT 2
#define BCHP_XPT_MEMDMA_MCPB_CH12_BTP0_CTRL1_BTP0_INSERTION_MODE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH12_BTP0_CTRL1 :: BTP0_PING_PONG_MODE_EN [01:01] */
#define BCHP_XPT_MEMDMA_MCPB_CH12_BTP0_CTRL1_BTP0_PING_PONG_MODE_EN_MASK 0x00000002
#define BCHP_XPT_MEMDMA_MCPB_CH12_BTP0_CTRL1_BTP0_PING_PONG_MODE_EN_SHIFT 1
#define BCHP_XPT_MEMDMA_MCPB_CH12_BTP0_CTRL1_BTP0_PING_PONG_MODE_EN_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH12_BTP0_CTRL1 :: BTP0_EN [00:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH12_BTP0_CTRL1_BTP0_EN_MASK          0x00000001
#define BCHP_XPT_MEMDMA_MCPB_CH12_BTP0_CTRL1_BTP0_EN_SHIFT         0
#define BCHP_XPT_MEMDMA_MCPB_CH12_BTP0_CTRL1_BTP0_EN_DEFAULT       0x00000000

/***************************************************************************
 *CH12_BTP1_CTRL1 - BTP1 control register for channel 12
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: CH12_BTP1_CTRL1 :: reserved0 [31:16] */
#define BCHP_XPT_MEMDMA_MCPB_CH12_BTP1_CTRL1_reserved0_MASK        0xffff0000
#define BCHP_XPT_MEMDMA_MCPB_CH12_BTP1_CTRL1_reserved0_SHIFT       16

/* XPT_MEMDMA_MCPB :: CH12_BTP1_CTRL1 :: BTP1_SLOT1_BTP_TYPE [15:12] */
#define BCHP_XPT_MEMDMA_MCPB_CH12_BTP1_CTRL1_BTP1_SLOT1_BTP_TYPE_MASK 0x0000f000
#define BCHP_XPT_MEMDMA_MCPB_CH12_BTP1_CTRL1_BTP1_SLOT1_BTP_TYPE_SHIFT 12

/* XPT_MEMDMA_MCPB :: CH12_BTP1_CTRL1 :: BTP1_SLOT0_BTP_TYPE [11:08] */
#define BCHP_XPT_MEMDMA_MCPB_CH12_BTP1_CTRL1_BTP1_SLOT0_BTP_TYPE_MASK 0x00000f00
#define BCHP_XPT_MEMDMA_MCPB_CH12_BTP1_CTRL1_BTP1_SLOT0_BTP_TYPE_SHIFT 8
#define BCHP_XPT_MEMDMA_MCPB_CH12_BTP1_CTRL1_BTP1_SLOT0_BTP_TYPE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH12_BTP1_CTRL1 :: reserved1 [07:06] */
#define BCHP_XPT_MEMDMA_MCPB_CH12_BTP1_CTRL1_reserved1_MASK        0x000000c0
#define BCHP_XPT_MEMDMA_MCPB_CH12_BTP1_CTRL1_reserved1_SHIFT       6

/* XPT_MEMDMA_MCPB :: CH12_BTP1_CTRL1 :: BTP1_SLOT1_IS_CONSUMED_BY_ASP [05:05] */
#define BCHP_XPT_MEMDMA_MCPB_CH12_BTP1_CTRL1_BTP1_SLOT1_IS_CONSUMED_BY_ASP_MASK 0x00000020
#define BCHP_XPT_MEMDMA_MCPB_CH12_BTP1_CTRL1_BTP1_SLOT1_IS_CONSUMED_BY_ASP_SHIFT 5
#define BCHP_XPT_MEMDMA_MCPB_CH12_BTP1_CTRL1_BTP1_SLOT1_IS_CONSUMED_BY_ASP_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH12_BTP1_CTRL1 :: BTP1_SLOT0_IS_CONSUMED_BY_ASP [04:04] */
#define BCHP_XPT_MEMDMA_MCPB_CH12_BTP1_CTRL1_BTP1_SLOT0_IS_CONSUMED_BY_ASP_MASK 0x00000010
#define BCHP_XPT_MEMDMA_MCPB_CH12_BTP1_CTRL1_BTP1_SLOT0_IS_CONSUMED_BY_ASP_SHIFT 4
#define BCHP_XPT_MEMDMA_MCPB_CH12_BTP1_CTRL1_BTP1_SLOT0_IS_CONSUMED_BY_ASP_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH12_BTP1_CTRL1 :: BTP1_INSERTION_MODE [03:02] */
#define BCHP_XPT_MEMDMA_MCPB_CH12_BTP1_CTRL1_BTP1_INSERTION_MODE_MASK 0x0000000c
#define BCHP_XPT_MEMDMA_MCPB_CH12_BTP1_CTRL1_BTP1_INSERTION_MODE_SHIFT 2
#define BCHP_XPT_MEMDMA_MCPB_CH12_BTP1_CTRL1_BTP1_INSERTION_MODE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH12_BTP1_CTRL1 :: BTP1_PING_PONG_MODE_EN [01:01] */
#define BCHP_XPT_MEMDMA_MCPB_CH12_BTP1_CTRL1_BTP1_PING_PONG_MODE_EN_MASK 0x00000002
#define BCHP_XPT_MEMDMA_MCPB_CH12_BTP1_CTRL1_BTP1_PING_PONG_MODE_EN_SHIFT 1
#define BCHP_XPT_MEMDMA_MCPB_CH12_BTP1_CTRL1_BTP1_PING_PONG_MODE_EN_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH12_BTP1_CTRL1 :: BTP1_EN [00:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH12_BTP1_CTRL1_BTP1_EN_MASK          0x00000001
#define BCHP_XPT_MEMDMA_MCPB_CH12_BTP1_CTRL1_BTP1_EN_SHIFT         0
#define BCHP_XPT_MEMDMA_MCPB_CH12_BTP1_CTRL1_BTP1_EN_DEFAULT       0x00000000

/***************************************************************************
 *CH12_BTP2_CTRL1 - BTP2 control register for channel 12
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: CH12_BTP2_CTRL1 :: reserved0 [31:16] */
#define BCHP_XPT_MEMDMA_MCPB_CH12_BTP2_CTRL1_reserved0_MASK        0xffff0000
#define BCHP_XPT_MEMDMA_MCPB_CH12_BTP2_CTRL1_reserved0_SHIFT       16

/* XPT_MEMDMA_MCPB :: CH12_BTP2_CTRL1 :: BTP2_SLOT1_BTP_TYPE [15:12] */
#define BCHP_XPT_MEMDMA_MCPB_CH12_BTP2_CTRL1_BTP2_SLOT1_BTP_TYPE_MASK 0x0000f000
#define BCHP_XPT_MEMDMA_MCPB_CH12_BTP2_CTRL1_BTP2_SLOT1_BTP_TYPE_SHIFT 12

/* XPT_MEMDMA_MCPB :: CH12_BTP2_CTRL1 :: BTP2_SLOT0_BTP_TYPE [11:08] */
#define BCHP_XPT_MEMDMA_MCPB_CH12_BTP2_CTRL1_BTP2_SLOT0_BTP_TYPE_MASK 0x00000f00
#define BCHP_XPT_MEMDMA_MCPB_CH12_BTP2_CTRL1_BTP2_SLOT0_BTP_TYPE_SHIFT 8
#define BCHP_XPT_MEMDMA_MCPB_CH12_BTP2_CTRL1_BTP2_SLOT0_BTP_TYPE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH12_BTP2_CTRL1 :: reserved1 [07:06] */
#define BCHP_XPT_MEMDMA_MCPB_CH12_BTP2_CTRL1_reserved1_MASK        0x000000c0
#define BCHP_XPT_MEMDMA_MCPB_CH12_BTP2_CTRL1_reserved1_SHIFT       6

/* XPT_MEMDMA_MCPB :: CH12_BTP2_CTRL1 :: BTP2_SLOT1_IS_CONSUMED_BY_ASP [05:05] */
#define BCHP_XPT_MEMDMA_MCPB_CH12_BTP2_CTRL1_BTP2_SLOT1_IS_CONSUMED_BY_ASP_MASK 0x00000020
#define BCHP_XPT_MEMDMA_MCPB_CH12_BTP2_CTRL1_BTP2_SLOT1_IS_CONSUMED_BY_ASP_SHIFT 5
#define BCHP_XPT_MEMDMA_MCPB_CH12_BTP2_CTRL1_BTP2_SLOT1_IS_CONSUMED_BY_ASP_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH12_BTP2_CTRL1 :: BTP2_SLOT0_IS_CONSUMED_BY_ASP [04:04] */
#define BCHP_XPT_MEMDMA_MCPB_CH12_BTP2_CTRL1_BTP2_SLOT0_IS_CONSUMED_BY_ASP_MASK 0x00000010
#define BCHP_XPT_MEMDMA_MCPB_CH12_BTP2_CTRL1_BTP2_SLOT0_IS_CONSUMED_BY_ASP_SHIFT 4
#define BCHP_XPT_MEMDMA_MCPB_CH12_BTP2_CTRL1_BTP2_SLOT0_IS_CONSUMED_BY_ASP_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH12_BTP2_CTRL1 :: BTP2_INSERTION_MODE [03:02] */
#define BCHP_XPT_MEMDMA_MCPB_CH12_BTP2_CTRL1_BTP2_INSERTION_MODE_MASK 0x0000000c
#define BCHP_XPT_MEMDMA_MCPB_CH12_BTP2_CTRL1_BTP2_INSERTION_MODE_SHIFT 2
#define BCHP_XPT_MEMDMA_MCPB_CH12_BTP2_CTRL1_BTP2_INSERTION_MODE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH12_BTP2_CTRL1 :: BTP2_PING_PONG_MODE_EN [01:01] */
#define BCHP_XPT_MEMDMA_MCPB_CH12_BTP2_CTRL1_BTP2_PING_PONG_MODE_EN_MASK 0x00000002
#define BCHP_XPT_MEMDMA_MCPB_CH12_BTP2_CTRL1_BTP2_PING_PONG_MODE_EN_SHIFT 1
#define BCHP_XPT_MEMDMA_MCPB_CH12_BTP2_CTRL1_BTP2_PING_PONG_MODE_EN_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH12_BTP2_CTRL1 :: BTP2_EN [00:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH12_BTP2_CTRL1_BTP2_EN_MASK          0x00000001
#define BCHP_XPT_MEMDMA_MCPB_CH12_BTP2_CTRL1_BTP2_EN_SHIFT         0
#define BCHP_XPT_MEMDMA_MCPB_CH12_BTP2_CTRL1_BTP2_EN_DEFAULT       0x00000000

/***************************************************************************
 *CH13_BTP0_CTRL1 - BTP0 control register for channel 13
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: CH13_BTP0_CTRL1 :: reserved0 [31:16] */
#define BCHP_XPT_MEMDMA_MCPB_CH13_BTP0_CTRL1_reserved0_MASK        0xffff0000
#define BCHP_XPT_MEMDMA_MCPB_CH13_BTP0_CTRL1_reserved0_SHIFT       16

/* XPT_MEMDMA_MCPB :: CH13_BTP0_CTRL1 :: BTP0_SLOT1_BTP_TYPE [15:12] */
#define BCHP_XPT_MEMDMA_MCPB_CH13_BTP0_CTRL1_BTP0_SLOT1_BTP_TYPE_MASK 0x0000f000
#define BCHP_XPT_MEMDMA_MCPB_CH13_BTP0_CTRL1_BTP0_SLOT1_BTP_TYPE_SHIFT 12

/* XPT_MEMDMA_MCPB :: CH13_BTP0_CTRL1 :: BTP0_SLOT0_BTP_TYPE [11:08] */
#define BCHP_XPT_MEMDMA_MCPB_CH13_BTP0_CTRL1_BTP0_SLOT0_BTP_TYPE_MASK 0x00000f00
#define BCHP_XPT_MEMDMA_MCPB_CH13_BTP0_CTRL1_BTP0_SLOT0_BTP_TYPE_SHIFT 8
#define BCHP_XPT_MEMDMA_MCPB_CH13_BTP0_CTRL1_BTP0_SLOT0_BTP_TYPE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH13_BTP0_CTRL1 :: reserved1 [07:06] */
#define BCHP_XPT_MEMDMA_MCPB_CH13_BTP0_CTRL1_reserved1_MASK        0x000000c0
#define BCHP_XPT_MEMDMA_MCPB_CH13_BTP0_CTRL1_reserved1_SHIFT       6

/* XPT_MEMDMA_MCPB :: CH13_BTP0_CTRL1 :: BTP0_SLOT1_IS_CONSUMED_BY_ASP [05:05] */
#define BCHP_XPT_MEMDMA_MCPB_CH13_BTP0_CTRL1_BTP0_SLOT1_IS_CONSUMED_BY_ASP_MASK 0x00000020
#define BCHP_XPT_MEMDMA_MCPB_CH13_BTP0_CTRL1_BTP0_SLOT1_IS_CONSUMED_BY_ASP_SHIFT 5
#define BCHP_XPT_MEMDMA_MCPB_CH13_BTP0_CTRL1_BTP0_SLOT1_IS_CONSUMED_BY_ASP_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH13_BTP0_CTRL1 :: BTP0_SLOT0_IS_CONSUMED_BY_ASP [04:04] */
#define BCHP_XPT_MEMDMA_MCPB_CH13_BTP0_CTRL1_BTP0_SLOT0_IS_CONSUMED_BY_ASP_MASK 0x00000010
#define BCHP_XPT_MEMDMA_MCPB_CH13_BTP0_CTRL1_BTP0_SLOT0_IS_CONSUMED_BY_ASP_SHIFT 4
#define BCHP_XPT_MEMDMA_MCPB_CH13_BTP0_CTRL1_BTP0_SLOT0_IS_CONSUMED_BY_ASP_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH13_BTP0_CTRL1 :: BTP0_INSERTION_MODE [03:02] */
#define BCHP_XPT_MEMDMA_MCPB_CH13_BTP0_CTRL1_BTP0_INSERTION_MODE_MASK 0x0000000c
#define BCHP_XPT_MEMDMA_MCPB_CH13_BTP0_CTRL1_BTP0_INSERTION_MODE_SHIFT 2
#define BCHP_XPT_MEMDMA_MCPB_CH13_BTP0_CTRL1_BTP0_INSERTION_MODE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH13_BTP0_CTRL1 :: BTP0_PING_PONG_MODE_EN [01:01] */
#define BCHP_XPT_MEMDMA_MCPB_CH13_BTP0_CTRL1_BTP0_PING_PONG_MODE_EN_MASK 0x00000002
#define BCHP_XPT_MEMDMA_MCPB_CH13_BTP0_CTRL1_BTP0_PING_PONG_MODE_EN_SHIFT 1
#define BCHP_XPT_MEMDMA_MCPB_CH13_BTP0_CTRL1_BTP0_PING_PONG_MODE_EN_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH13_BTP0_CTRL1 :: BTP0_EN [00:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH13_BTP0_CTRL1_BTP0_EN_MASK          0x00000001
#define BCHP_XPT_MEMDMA_MCPB_CH13_BTP0_CTRL1_BTP0_EN_SHIFT         0
#define BCHP_XPT_MEMDMA_MCPB_CH13_BTP0_CTRL1_BTP0_EN_DEFAULT       0x00000000

/***************************************************************************
 *CH13_BTP1_CTRL1 - BTP1 control register for channel 13
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: CH13_BTP1_CTRL1 :: reserved0 [31:16] */
#define BCHP_XPT_MEMDMA_MCPB_CH13_BTP1_CTRL1_reserved0_MASK        0xffff0000
#define BCHP_XPT_MEMDMA_MCPB_CH13_BTP1_CTRL1_reserved0_SHIFT       16

/* XPT_MEMDMA_MCPB :: CH13_BTP1_CTRL1 :: BTP1_SLOT1_BTP_TYPE [15:12] */
#define BCHP_XPT_MEMDMA_MCPB_CH13_BTP1_CTRL1_BTP1_SLOT1_BTP_TYPE_MASK 0x0000f000
#define BCHP_XPT_MEMDMA_MCPB_CH13_BTP1_CTRL1_BTP1_SLOT1_BTP_TYPE_SHIFT 12

/* XPT_MEMDMA_MCPB :: CH13_BTP1_CTRL1 :: BTP1_SLOT0_BTP_TYPE [11:08] */
#define BCHP_XPT_MEMDMA_MCPB_CH13_BTP1_CTRL1_BTP1_SLOT0_BTP_TYPE_MASK 0x00000f00
#define BCHP_XPT_MEMDMA_MCPB_CH13_BTP1_CTRL1_BTP1_SLOT0_BTP_TYPE_SHIFT 8
#define BCHP_XPT_MEMDMA_MCPB_CH13_BTP1_CTRL1_BTP1_SLOT0_BTP_TYPE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH13_BTP1_CTRL1 :: reserved1 [07:06] */
#define BCHP_XPT_MEMDMA_MCPB_CH13_BTP1_CTRL1_reserved1_MASK        0x000000c0
#define BCHP_XPT_MEMDMA_MCPB_CH13_BTP1_CTRL1_reserved1_SHIFT       6

/* XPT_MEMDMA_MCPB :: CH13_BTP1_CTRL1 :: BTP1_SLOT1_IS_CONSUMED_BY_ASP [05:05] */
#define BCHP_XPT_MEMDMA_MCPB_CH13_BTP1_CTRL1_BTP1_SLOT1_IS_CONSUMED_BY_ASP_MASK 0x00000020
#define BCHP_XPT_MEMDMA_MCPB_CH13_BTP1_CTRL1_BTP1_SLOT1_IS_CONSUMED_BY_ASP_SHIFT 5
#define BCHP_XPT_MEMDMA_MCPB_CH13_BTP1_CTRL1_BTP1_SLOT1_IS_CONSUMED_BY_ASP_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH13_BTP1_CTRL1 :: BTP1_SLOT0_IS_CONSUMED_BY_ASP [04:04] */
#define BCHP_XPT_MEMDMA_MCPB_CH13_BTP1_CTRL1_BTP1_SLOT0_IS_CONSUMED_BY_ASP_MASK 0x00000010
#define BCHP_XPT_MEMDMA_MCPB_CH13_BTP1_CTRL1_BTP1_SLOT0_IS_CONSUMED_BY_ASP_SHIFT 4
#define BCHP_XPT_MEMDMA_MCPB_CH13_BTP1_CTRL1_BTP1_SLOT0_IS_CONSUMED_BY_ASP_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH13_BTP1_CTRL1 :: BTP1_INSERTION_MODE [03:02] */
#define BCHP_XPT_MEMDMA_MCPB_CH13_BTP1_CTRL1_BTP1_INSERTION_MODE_MASK 0x0000000c
#define BCHP_XPT_MEMDMA_MCPB_CH13_BTP1_CTRL1_BTP1_INSERTION_MODE_SHIFT 2
#define BCHP_XPT_MEMDMA_MCPB_CH13_BTP1_CTRL1_BTP1_INSERTION_MODE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH13_BTP1_CTRL1 :: BTP1_PING_PONG_MODE_EN [01:01] */
#define BCHP_XPT_MEMDMA_MCPB_CH13_BTP1_CTRL1_BTP1_PING_PONG_MODE_EN_MASK 0x00000002
#define BCHP_XPT_MEMDMA_MCPB_CH13_BTP1_CTRL1_BTP1_PING_PONG_MODE_EN_SHIFT 1
#define BCHP_XPT_MEMDMA_MCPB_CH13_BTP1_CTRL1_BTP1_PING_PONG_MODE_EN_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH13_BTP1_CTRL1 :: BTP1_EN [00:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH13_BTP1_CTRL1_BTP1_EN_MASK          0x00000001
#define BCHP_XPT_MEMDMA_MCPB_CH13_BTP1_CTRL1_BTP1_EN_SHIFT         0
#define BCHP_XPT_MEMDMA_MCPB_CH13_BTP1_CTRL1_BTP1_EN_DEFAULT       0x00000000

/***************************************************************************
 *CH13_BTP2_CTRL1 - BTP2 control register for channel 13
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: CH13_BTP2_CTRL1 :: reserved0 [31:16] */
#define BCHP_XPT_MEMDMA_MCPB_CH13_BTP2_CTRL1_reserved0_MASK        0xffff0000
#define BCHP_XPT_MEMDMA_MCPB_CH13_BTP2_CTRL1_reserved0_SHIFT       16

/* XPT_MEMDMA_MCPB :: CH13_BTP2_CTRL1 :: BTP2_SLOT1_BTP_TYPE [15:12] */
#define BCHP_XPT_MEMDMA_MCPB_CH13_BTP2_CTRL1_BTP2_SLOT1_BTP_TYPE_MASK 0x0000f000
#define BCHP_XPT_MEMDMA_MCPB_CH13_BTP2_CTRL1_BTP2_SLOT1_BTP_TYPE_SHIFT 12

/* XPT_MEMDMA_MCPB :: CH13_BTP2_CTRL1 :: BTP2_SLOT0_BTP_TYPE [11:08] */
#define BCHP_XPT_MEMDMA_MCPB_CH13_BTP2_CTRL1_BTP2_SLOT0_BTP_TYPE_MASK 0x00000f00
#define BCHP_XPT_MEMDMA_MCPB_CH13_BTP2_CTRL1_BTP2_SLOT0_BTP_TYPE_SHIFT 8
#define BCHP_XPT_MEMDMA_MCPB_CH13_BTP2_CTRL1_BTP2_SLOT0_BTP_TYPE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH13_BTP2_CTRL1 :: reserved1 [07:06] */
#define BCHP_XPT_MEMDMA_MCPB_CH13_BTP2_CTRL1_reserved1_MASK        0x000000c0
#define BCHP_XPT_MEMDMA_MCPB_CH13_BTP2_CTRL1_reserved1_SHIFT       6

/* XPT_MEMDMA_MCPB :: CH13_BTP2_CTRL1 :: BTP2_SLOT1_IS_CONSUMED_BY_ASP [05:05] */
#define BCHP_XPT_MEMDMA_MCPB_CH13_BTP2_CTRL1_BTP2_SLOT1_IS_CONSUMED_BY_ASP_MASK 0x00000020
#define BCHP_XPT_MEMDMA_MCPB_CH13_BTP2_CTRL1_BTP2_SLOT1_IS_CONSUMED_BY_ASP_SHIFT 5
#define BCHP_XPT_MEMDMA_MCPB_CH13_BTP2_CTRL1_BTP2_SLOT1_IS_CONSUMED_BY_ASP_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH13_BTP2_CTRL1 :: BTP2_SLOT0_IS_CONSUMED_BY_ASP [04:04] */
#define BCHP_XPT_MEMDMA_MCPB_CH13_BTP2_CTRL1_BTP2_SLOT0_IS_CONSUMED_BY_ASP_MASK 0x00000010
#define BCHP_XPT_MEMDMA_MCPB_CH13_BTP2_CTRL1_BTP2_SLOT0_IS_CONSUMED_BY_ASP_SHIFT 4
#define BCHP_XPT_MEMDMA_MCPB_CH13_BTP2_CTRL1_BTP2_SLOT0_IS_CONSUMED_BY_ASP_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH13_BTP2_CTRL1 :: BTP2_INSERTION_MODE [03:02] */
#define BCHP_XPT_MEMDMA_MCPB_CH13_BTP2_CTRL1_BTP2_INSERTION_MODE_MASK 0x0000000c
#define BCHP_XPT_MEMDMA_MCPB_CH13_BTP2_CTRL1_BTP2_INSERTION_MODE_SHIFT 2
#define BCHP_XPT_MEMDMA_MCPB_CH13_BTP2_CTRL1_BTP2_INSERTION_MODE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH13_BTP2_CTRL1 :: BTP2_PING_PONG_MODE_EN [01:01] */
#define BCHP_XPT_MEMDMA_MCPB_CH13_BTP2_CTRL1_BTP2_PING_PONG_MODE_EN_MASK 0x00000002
#define BCHP_XPT_MEMDMA_MCPB_CH13_BTP2_CTRL1_BTP2_PING_PONG_MODE_EN_SHIFT 1
#define BCHP_XPT_MEMDMA_MCPB_CH13_BTP2_CTRL1_BTP2_PING_PONG_MODE_EN_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH13_BTP2_CTRL1 :: BTP2_EN [00:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH13_BTP2_CTRL1_BTP2_EN_MASK          0x00000001
#define BCHP_XPT_MEMDMA_MCPB_CH13_BTP2_CTRL1_BTP2_EN_SHIFT         0
#define BCHP_XPT_MEMDMA_MCPB_CH13_BTP2_CTRL1_BTP2_EN_DEFAULT       0x00000000

/***************************************************************************
 *CH14_BTP0_CTRL1 - BTP0 control register for channel 14
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: CH14_BTP0_CTRL1 :: reserved0 [31:16] */
#define BCHP_XPT_MEMDMA_MCPB_CH14_BTP0_CTRL1_reserved0_MASK        0xffff0000
#define BCHP_XPT_MEMDMA_MCPB_CH14_BTP0_CTRL1_reserved0_SHIFT       16

/* XPT_MEMDMA_MCPB :: CH14_BTP0_CTRL1 :: BTP0_SLOT1_BTP_TYPE [15:12] */
#define BCHP_XPT_MEMDMA_MCPB_CH14_BTP0_CTRL1_BTP0_SLOT1_BTP_TYPE_MASK 0x0000f000
#define BCHP_XPT_MEMDMA_MCPB_CH14_BTP0_CTRL1_BTP0_SLOT1_BTP_TYPE_SHIFT 12

/* XPT_MEMDMA_MCPB :: CH14_BTP0_CTRL1 :: BTP0_SLOT0_BTP_TYPE [11:08] */
#define BCHP_XPT_MEMDMA_MCPB_CH14_BTP0_CTRL1_BTP0_SLOT0_BTP_TYPE_MASK 0x00000f00
#define BCHP_XPT_MEMDMA_MCPB_CH14_BTP0_CTRL1_BTP0_SLOT0_BTP_TYPE_SHIFT 8
#define BCHP_XPT_MEMDMA_MCPB_CH14_BTP0_CTRL1_BTP0_SLOT0_BTP_TYPE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH14_BTP0_CTRL1 :: reserved1 [07:06] */
#define BCHP_XPT_MEMDMA_MCPB_CH14_BTP0_CTRL1_reserved1_MASK        0x000000c0
#define BCHP_XPT_MEMDMA_MCPB_CH14_BTP0_CTRL1_reserved1_SHIFT       6

/* XPT_MEMDMA_MCPB :: CH14_BTP0_CTRL1 :: BTP0_SLOT1_IS_CONSUMED_BY_ASP [05:05] */
#define BCHP_XPT_MEMDMA_MCPB_CH14_BTP0_CTRL1_BTP0_SLOT1_IS_CONSUMED_BY_ASP_MASK 0x00000020
#define BCHP_XPT_MEMDMA_MCPB_CH14_BTP0_CTRL1_BTP0_SLOT1_IS_CONSUMED_BY_ASP_SHIFT 5
#define BCHP_XPT_MEMDMA_MCPB_CH14_BTP0_CTRL1_BTP0_SLOT1_IS_CONSUMED_BY_ASP_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH14_BTP0_CTRL1 :: BTP0_SLOT0_IS_CONSUMED_BY_ASP [04:04] */
#define BCHP_XPT_MEMDMA_MCPB_CH14_BTP0_CTRL1_BTP0_SLOT0_IS_CONSUMED_BY_ASP_MASK 0x00000010
#define BCHP_XPT_MEMDMA_MCPB_CH14_BTP0_CTRL1_BTP0_SLOT0_IS_CONSUMED_BY_ASP_SHIFT 4
#define BCHP_XPT_MEMDMA_MCPB_CH14_BTP0_CTRL1_BTP0_SLOT0_IS_CONSUMED_BY_ASP_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH14_BTP0_CTRL1 :: BTP0_INSERTION_MODE [03:02] */
#define BCHP_XPT_MEMDMA_MCPB_CH14_BTP0_CTRL1_BTP0_INSERTION_MODE_MASK 0x0000000c
#define BCHP_XPT_MEMDMA_MCPB_CH14_BTP0_CTRL1_BTP0_INSERTION_MODE_SHIFT 2
#define BCHP_XPT_MEMDMA_MCPB_CH14_BTP0_CTRL1_BTP0_INSERTION_MODE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH14_BTP0_CTRL1 :: BTP0_PING_PONG_MODE_EN [01:01] */
#define BCHP_XPT_MEMDMA_MCPB_CH14_BTP0_CTRL1_BTP0_PING_PONG_MODE_EN_MASK 0x00000002
#define BCHP_XPT_MEMDMA_MCPB_CH14_BTP0_CTRL1_BTP0_PING_PONG_MODE_EN_SHIFT 1
#define BCHP_XPT_MEMDMA_MCPB_CH14_BTP0_CTRL1_BTP0_PING_PONG_MODE_EN_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH14_BTP0_CTRL1 :: BTP0_EN [00:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH14_BTP0_CTRL1_BTP0_EN_MASK          0x00000001
#define BCHP_XPT_MEMDMA_MCPB_CH14_BTP0_CTRL1_BTP0_EN_SHIFT         0
#define BCHP_XPT_MEMDMA_MCPB_CH14_BTP0_CTRL1_BTP0_EN_DEFAULT       0x00000000

/***************************************************************************
 *CH14_BTP1_CTRL1 - BTP1 control register for channel 14
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: CH14_BTP1_CTRL1 :: reserved0 [31:16] */
#define BCHP_XPT_MEMDMA_MCPB_CH14_BTP1_CTRL1_reserved0_MASK        0xffff0000
#define BCHP_XPT_MEMDMA_MCPB_CH14_BTP1_CTRL1_reserved0_SHIFT       16

/* XPT_MEMDMA_MCPB :: CH14_BTP1_CTRL1 :: BTP1_SLOT1_BTP_TYPE [15:12] */
#define BCHP_XPT_MEMDMA_MCPB_CH14_BTP1_CTRL1_BTP1_SLOT1_BTP_TYPE_MASK 0x0000f000
#define BCHP_XPT_MEMDMA_MCPB_CH14_BTP1_CTRL1_BTP1_SLOT1_BTP_TYPE_SHIFT 12

/* XPT_MEMDMA_MCPB :: CH14_BTP1_CTRL1 :: BTP1_SLOT0_BTP_TYPE [11:08] */
#define BCHP_XPT_MEMDMA_MCPB_CH14_BTP1_CTRL1_BTP1_SLOT0_BTP_TYPE_MASK 0x00000f00
#define BCHP_XPT_MEMDMA_MCPB_CH14_BTP1_CTRL1_BTP1_SLOT0_BTP_TYPE_SHIFT 8
#define BCHP_XPT_MEMDMA_MCPB_CH14_BTP1_CTRL1_BTP1_SLOT0_BTP_TYPE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH14_BTP1_CTRL1 :: reserved1 [07:06] */
#define BCHP_XPT_MEMDMA_MCPB_CH14_BTP1_CTRL1_reserved1_MASK        0x000000c0
#define BCHP_XPT_MEMDMA_MCPB_CH14_BTP1_CTRL1_reserved1_SHIFT       6

/* XPT_MEMDMA_MCPB :: CH14_BTP1_CTRL1 :: BTP1_SLOT1_IS_CONSUMED_BY_ASP [05:05] */
#define BCHP_XPT_MEMDMA_MCPB_CH14_BTP1_CTRL1_BTP1_SLOT1_IS_CONSUMED_BY_ASP_MASK 0x00000020
#define BCHP_XPT_MEMDMA_MCPB_CH14_BTP1_CTRL1_BTP1_SLOT1_IS_CONSUMED_BY_ASP_SHIFT 5
#define BCHP_XPT_MEMDMA_MCPB_CH14_BTP1_CTRL1_BTP1_SLOT1_IS_CONSUMED_BY_ASP_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH14_BTP1_CTRL1 :: BTP1_SLOT0_IS_CONSUMED_BY_ASP [04:04] */
#define BCHP_XPT_MEMDMA_MCPB_CH14_BTP1_CTRL1_BTP1_SLOT0_IS_CONSUMED_BY_ASP_MASK 0x00000010
#define BCHP_XPT_MEMDMA_MCPB_CH14_BTP1_CTRL1_BTP1_SLOT0_IS_CONSUMED_BY_ASP_SHIFT 4
#define BCHP_XPT_MEMDMA_MCPB_CH14_BTP1_CTRL1_BTP1_SLOT0_IS_CONSUMED_BY_ASP_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH14_BTP1_CTRL1 :: BTP1_INSERTION_MODE [03:02] */
#define BCHP_XPT_MEMDMA_MCPB_CH14_BTP1_CTRL1_BTP1_INSERTION_MODE_MASK 0x0000000c
#define BCHP_XPT_MEMDMA_MCPB_CH14_BTP1_CTRL1_BTP1_INSERTION_MODE_SHIFT 2
#define BCHP_XPT_MEMDMA_MCPB_CH14_BTP1_CTRL1_BTP1_INSERTION_MODE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH14_BTP1_CTRL1 :: BTP1_PING_PONG_MODE_EN [01:01] */
#define BCHP_XPT_MEMDMA_MCPB_CH14_BTP1_CTRL1_BTP1_PING_PONG_MODE_EN_MASK 0x00000002
#define BCHP_XPT_MEMDMA_MCPB_CH14_BTP1_CTRL1_BTP1_PING_PONG_MODE_EN_SHIFT 1
#define BCHP_XPT_MEMDMA_MCPB_CH14_BTP1_CTRL1_BTP1_PING_PONG_MODE_EN_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH14_BTP1_CTRL1 :: BTP1_EN [00:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH14_BTP1_CTRL1_BTP1_EN_MASK          0x00000001
#define BCHP_XPT_MEMDMA_MCPB_CH14_BTP1_CTRL1_BTP1_EN_SHIFT         0
#define BCHP_XPT_MEMDMA_MCPB_CH14_BTP1_CTRL1_BTP1_EN_DEFAULT       0x00000000

/***************************************************************************
 *CH14_BTP2_CTRL1 - BTP2 control register for channel 14
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: CH14_BTP2_CTRL1 :: reserved0 [31:16] */
#define BCHP_XPT_MEMDMA_MCPB_CH14_BTP2_CTRL1_reserved0_MASK        0xffff0000
#define BCHP_XPT_MEMDMA_MCPB_CH14_BTP2_CTRL1_reserved0_SHIFT       16

/* XPT_MEMDMA_MCPB :: CH14_BTP2_CTRL1 :: BTP2_SLOT1_BTP_TYPE [15:12] */
#define BCHP_XPT_MEMDMA_MCPB_CH14_BTP2_CTRL1_BTP2_SLOT1_BTP_TYPE_MASK 0x0000f000
#define BCHP_XPT_MEMDMA_MCPB_CH14_BTP2_CTRL1_BTP2_SLOT1_BTP_TYPE_SHIFT 12

/* XPT_MEMDMA_MCPB :: CH14_BTP2_CTRL1 :: BTP2_SLOT0_BTP_TYPE [11:08] */
#define BCHP_XPT_MEMDMA_MCPB_CH14_BTP2_CTRL1_BTP2_SLOT0_BTP_TYPE_MASK 0x00000f00
#define BCHP_XPT_MEMDMA_MCPB_CH14_BTP2_CTRL1_BTP2_SLOT0_BTP_TYPE_SHIFT 8
#define BCHP_XPT_MEMDMA_MCPB_CH14_BTP2_CTRL1_BTP2_SLOT0_BTP_TYPE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH14_BTP2_CTRL1 :: reserved1 [07:06] */
#define BCHP_XPT_MEMDMA_MCPB_CH14_BTP2_CTRL1_reserved1_MASK        0x000000c0
#define BCHP_XPT_MEMDMA_MCPB_CH14_BTP2_CTRL1_reserved1_SHIFT       6

/* XPT_MEMDMA_MCPB :: CH14_BTP2_CTRL1 :: BTP2_SLOT1_IS_CONSUMED_BY_ASP [05:05] */
#define BCHP_XPT_MEMDMA_MCPB_CH14_BTP2_CTRL1_BTP2_SLOT1_IS_CONSUMED_BY_ASP_MASK 0x00000020
#define BCHP_XPT_MEMDMA_MCPB_CH14_BTP2_CTRL1_BTP2_SLOT1_IS_CONSUMED_BY_ASP_SHIFT 5
#define BCHP_XPT_MEMDMA_MCPB_CH14_BTP2_CTRL1_BTP2_SLOT1_IS_CONSUMED_BY_ASP_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH14_BTP2_CTRL1 :: BTP2_SLOT0_IS_CONSUMED_BY_ASP [04:04] */
#define BCHP_XPT_MEMDMA_MCPB_CH14_BTP2_CTRL1_BTP2_SLOT0_IS_CONSUMED_BY_ASP_MASK 0x00000010
#define BCHP_XPT_MEMDMA_MCPB_CH14_BTP2_CTRL1_BTP2_SLOT0_IS_CONSUMED_BY_ASP_SHIFT 4
#define BCHP_XPT_MEMDMA_MCPB_CH14_BTP2_CTRL1_BTP2_SLOT0_IS_CONSUMED_BY_ASP_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH14_BTP2_CTRL1 :: BTP2_INSERTION_MODE [03:02] */
#define BCHP_XPT_MEMDMA_MCPB_CH14_BTP2_CTRL1_BTP2_INSERTION_MODE_MASK 0x0000000c
#define BCHP_XPT_MEMDMA_MCPB_CH14_BTP2_CTRL1_BTP2_INSERTION_MODE_SHIFT 2
#define BCHP_XPT_MEMDMA_MCPB_CH14_BTP2_CTRL1_BTP2_INSERTION_MODE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH14_BTP2_CTRL1 :: BTP2_PING_PONG_MODE_EN [01:01] */
#define BCHP_XPT_MEMDMA_MCPB_CH14_BTP2_CTRL1_BTP2_PING_PONG_MODE_EN_MASK 0x00000002
#define BCHP_XPT_MEMDMA_MCPB_CH14_BTP2_CTRL1_BTP2_PING_PONG_MODE_EN_SHIFT 1
#define BCHP_XPT_MEMDMA_MCPB_CH14_BTP2_CTRL1_BTP2_PING_PONG_MODE_EN_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH14_BTP2_CTRL1 :: BTP2_EN [00:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH14_BTP2_CTRL1_BTP2_EN_MASK          0x00000001
#define BCHP_XPT_MEMDMA_MCPB_CH14_BTP2_CTRL1_BTP2_EN_SHIFT         0
#define BCHP_XPT_MEMDMA_MCPB_CH14_BTP2_CTRL1_BTP2_EN_DEFAULT       0x00000000

/***************************************************************************
 *CH15_BTP0_CTRL1 - BTP0 control register for channel 15
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: CH15_BTP0_CTRL1 :: reserved0 [31:16] */
#define BCHP_XPT_MEMDMA_MCPB_CH15_BTP0_CTRL1_reserved0_MASK        0xffff0000
#define BCHP_XPT_MEMDMA_MCPB_CH15_BTP0_CTRL1_reserved0_SHIFT       16

/* XPT_MEMDMA_MCPB :: CH15_BTP0_CTRL1 :: BTP0_SLOT1_BTP_TYPE [15:12] */
#define BCHP_XPT_MEMDMA_MCPB_CH15_BTP0_CTRL1_BTP0_SLOT1_BTP_TYPE_MASK 0x0000f000
#define BCHP_XPT_MEMDMA_MCPB_CH15_BTP0_CTRL1_BTP0_SLOT1_BTP_TYPE_SHIFT 12

/* XPT_MEMDMA_MCPB :: CH15_BTP0_CTRL1 :: BTP0_SLOT0_BTP_TYPE [11:08] */
#define BCHP_XPT_MEMDMA_MCPB_CH15_BTP0_CTRL1_BTP0_SLOT0_BTP_TYPE_MASK 0x00000f00
#define BCHP_XPT_MEMDMA_MCPB_CH15_BTP0_CTRL1_BTP0_SLOT0_BTP_TYPE_SHIFT 8
#define BCHP_XPT_MEMDMA_MCPB_CH15_BTP0_CTRL1_BTP0_SLOT0_BTP_TYPE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH15_BTP0_CTRL1 :: reserved1 [07:06] */
#define BCHP_XPT_MEMDMA_MCPB_CH15_BTP0_CTRL1_reserved1_MASK        0x000000c0
#define BCHP_XPT_MEMDMA_MCPB_CH15_BTP0_CTRL1_reserved1_SHIFT       6

/* XPT_MEMDMA_MCPB :: CH15_BTP0_CTRL1 :: BTP0_SLOT1_IS_CONSUMED_BY_ASP [05:05] */
#define BCHP_XPT_MEMDMA_MCPB_CH15_BTP0_CTRL1_BTP0_SLOT1_IS_CONSUMED_BY_ASP_MASK 0x00000020
#define BCHP_XPT_MEMDMA_MCPB_CH15_BTP0_CTRL1_BTP0_SLOT1_IS_CONSUMED_BY_ASP_SHIFT 5
#define BCHP_XPT_MEMDMA_MCPB_CH15_BTP0_CTRL1_BTP0_SLOT1_IS_CONSUMED_BY_ASP_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH15_BTP0_CTRL1 :: BTP0_SLOT0_IS_CONSUMED_BY_ASP [04:04] */
#define BCHP_XPT_MEMDMA_MCPB_CH15_BTP0_CTRL1_BTP0_SLOT0_IS_CONSUMED_BY_ASP_MASK 0x00000010
#define BCHP_XPT_MEMDMA_MCPB_CH15_BTP0_CTRL1_BTP0_SLOT0_IS_CONSUMED_BY_ASP_SHIFT 4
#define BCHP_XPT_MEMDMA_MCPB_CH15_BTP0_CTRL1_BTP0_SLOT0_IS_CONSUMED_BY_ASP_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH15_BTP0_CTRL1 :: BTP0_INSERTION_MODE [03:02] */
#define BCHP_XPT_MEMDMA_MCPB_CH15_BTP0_CTRL1_BTP0_INSERTION_MODE_MASK 0x0000000c
#define BCHP_XPT_MEMDMA_MCPB_CH15_BTP0_CTRL1_BTP0_INSERTION_MODE_SHIFT 2
#define BCHP_XPT_MEMDMA_MCPB_CH15_BTP0_CTRL1_BTP0_INSERTION_MODE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH15_BTP0_CTRL1 :: BTP0_PING_PONG_MODE_EN [01:01] */
#define BCHP_XPT_MEMDMA_MCPB_CH15_BTP0_CTRL1_BTP0_PING_PONG_MODE_EN_MASK 0x00000002
#define BCHP_XPT_MEMDMA_MCPB_CH15_BTP0_CTRL1_BTP0_PING_PONG_MODE_EN_SHIFT 1
#define BCHP_XPT_MEMDMA_MCPB_CH15_BTP0_CTRL1_BTP0_PING_PONG_MODE_EN_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH15_BTP0_CTRL1 :: BTP0_EN [00:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH15_BTP0_CTRL1_BTP0_EN_MASK          0x00000001
#define BCHP_XPT_MEMDMA_MCPB_CH15_BTP0_CTRL1_BTP0_EN_SHIFT         0
#define BCHP_XPT_MEMDMA_MCPB_CH15_BTP0_CTRL1_BTP0_EN_DEFAULT       0x00000000

/***************************************************************************
 *CH15_BTP1_CTRL1 - BTP1 control register for channel 15
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: CH15_BTP1_CTRL1 :: reserved0 [31:16] */
#define BCHP_XPT_MEMDMA_MCPB_CH15_BTP1_CTRL1_reserved0_MASK        0xffff0000
#define BCHP_XPT_MEMDMA_MCPB_CH15_BTP1_CTRL1_reserved0_SHIFT       16

/* XPT_MEMDMA_MCPB :: CH15_BTP1_CTRL1 :: BTP1_SLOT1_BTP_TYPE [15:12] */
#define BCHP_XPT_MEMDMA_MCPB_CH15_BTP1_CTRL1_BTP1_SLOT1_BTP_TYPE_MASK 0x0000f000
#define BCHP_XPT_MEMDMA_MCPB_CH15_BTP1_CTRL1_BTP1_SLOT1_BTP_TYPE_SHIFT 12

/* XPT_MEMDMA_MCPB :: CH15_BTP1_CTRL1 :: BTP1_SLOT0_BTP_TYPE [11:08] */
#define BCHP_XPT_MEMDMA_MCPB_CH15_BTP1_CTRL1_BTP1_SLOT0_BTP_TYPE_MASK 0x00000f00
#define BCHP_XPT_MEMDMA_MCPB_CH15_BTP1_CTRL1_BTP1_SLOT0_BTP_TYPE_SHIFT 8
#define BCHP_XPT_MEMDMA_MCPB_CH15_BTP1_CTRL1_BTP1_SLOT0_BTP_TYPE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH15_BTP1_CTRL1 :: reserved1 [07:06] */
#define BCHP_XPT_MEMDMA_MCPB_CH15_BTP1_CTRL1_reserved1_MASK        0x000000c0
#define BCHP_XPT_MEMDMA_MCPB_CH15_BTP1_CTRL1_reserved1_SHIFT       6

/* XPT_MEMDMA_MCPB :: CH15_BTP1_CTRL1 :: BTP1_SLOT1_IS_CONSUMED_BY_ASP [05:05] */
#define BCHP_XPT_MEMDMA_MCPB_CH15_BTP1_CTRL1_BTP1_SLOT1_IS_CONSUMED_BY_ASP_MASK 0x00000020
#define BCHP_XPT_MEMDMA_MCPB_CH15_BTP1_CTRL1_BTP1_SLOT1_IS_CONSUMED_BY_ASP_SHIFT 5
#define BCHP_XPT_MEMDMA_MCPB_CH15_BTP1_CTRL1_BTP1_SLOT1_IS_CONSUMED_BY_ASP_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH15_BTP1_CTRL1 :: BTP1_SLOT0_IS_CONSUMED_BY_ASP [04:04] */
#define BCHP_XPT_MEMDMA_MCPB_CH15_BTP1_CTRL1_BTP1_SLOT0_IS_CONSUMED_BY_ASP_MASK 0x00000010
#define BCHP_XPT_MEMDMA_MCPB_CH15_BTP1_CTRL1_BTP1_SLOT0_IS_CONSUMED_BY_ASP_SHIFT 4
#define BCHP_XPT_MEMDMA_MCPB_CH15_BTP1_CTRL1_BTP1_SLOT0_IS_CONSUMED_BY_ASP_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH15_BTP1_CTRL1 :: BTP1_INSERTION_MODE [03:02] */
#define BCHP_XPT_MEMDMA_MCPB_CH15_BTP1_CTRL1_BTP1_INSERTION_MODE_MASK 0x0000000c
#define BCHP_XPT_MEMDMA_MCPB_CH15_BTP1_CTRL1_BTP1_INSERTION_MODE_SHIFT 2
#define BCHP_XPT_MEMDMA_MCPB_CH15_BTP1_CTRL1_BTP1_INSERTION_MODE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH15_BTP1_CTRL1 :: BTP1_PING_PONG_MODE_EN [01:01] */
#define BCHP_XPT_MEMDMA_MCPB_CH15_BTP1_CTRL1_BTP1_PING_PONG_MODE_EN_MASK 0x00000002
#define BCHP_XPT_MEMDMA_MCPB_CH15_BTP1_CTRL1_BTP1_PING_PONG_MODE_EN_SHIFT 1
#define BCHP_XPT_MEMDMA_MCPB_CH15_BTP1_CTRL1_BTP1_PING_PONG_MODE_EN_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH15_BTP1_CTRL1 :: BTP1_EN [00:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH15_BTP1_CTRL1_BTP1_EN_MASK          0x00000001
#define BCHP_XPT_MEMDMA_MCPB_CH15_BTP1_CTRL1_BTP1_EN_SHIFT         0
#define BCHP_XPT_MEMDMA_MCPB_CH15_BTP1_CTRL1_BTP1_EN_DEFAULT       0x00000000

/***************************************************************************
 *CH15_BTP2_CTRL1 - BTP2 control register for channel 15
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: CH15_BTP2_CTRL1 :: reserved0 [31:16] */
#define BCHP_XPT_MEMDMA_MCPB_CH15_BTP2_CTRL1_reserved0_MASK        0xffff0000
#define BCHP_XPT_MEMDMA_MCPB_CH15_BTP2_CTRL1_reserved0_SHIFT       16

/* XPT_MEMDMA_MCPB :: CH15_BTP2_CTRL1 :: BTP2_SLOT1_BTP_TYPE [15:12] */
#define BCHP_XPT_MEMDMA_MCPB_CH15_BTP2_CTRL1_BTP2_SLOT1_BTP_TYPE_MASK 0x0000f000
#define BCHP_XPT_MEMDMA_MCPB_CH15_BTP2_CTRL1_BTP2_SLOT1_BTP_TYPE_SHIFT 12

/* XPT_MEMDMA_MCPB :: CH15_BTP2_CTRL1 :: BTP2_SLOT0_BTP_TYPE [11:08] */
#define BCHP_XPT_MEMDMA_MCPB_CH15_BTP2_CTRL1_BTP2_SLOT0_BTP_TYPE_MASK 0x00000f00
#define BCHP_XPT_MEMDMA_MCPB_CH15_BTP2_CTRL1_BTP2_SLOT0_BTP_TYPE_SHIFT 8
#define BCHP_XPT_MEMDMA_MCPB_CH15_BTP2_CTRL1_BTP2_SLOT0_BTP_TYPE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH15_BTP2_CTRL1 :: reserved1 [07:06] */
#define BCHP_XPT_MEMDMA_MCPB_CH15_BTP2_CTRL1_reserved1_MASK        0x000000c0
#define BCHP_XPT_MEMDMA_MCPB_CH15_BTP2_CTRL1_reserved1_SHIFT       6

/* XPT_MEMDMA_MCPB :: CH15_BTP2_CTRL1 :: BTP2_SLOT1_IS_CONSUMED_BY_ASP [05:05] */
#define BCHP_XPT_MEMDMA_MCPB_CH15_BTP2_CTRL1_BTP2_SLOT1_IS_CONSUMED_BY_ASP_MASK 0x00000020
#define BCHP_XPT_MEMDMA_MCPB_CH15_BTP2_CTRL1_BTP2_SLOT1_IS_CONSUMED_BY_ASP_SHIFT 5
#define BCHP_XPT_MEMDMA_MCPB_CH15_BTP2_CTRL1_BTP2_SLOT1_IS_CONSUMED_BY_ASP_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH15_BTP2_CTRL1 :: BTP2_SLOT0_IS_CONSUMED_BY_ASP [04:04] */
#define BCHP_XPT_MEMDMA_MCPB_CH15_BTP2_CTRL1_BTP2_SLOT0_IS_CONSUMED_BY_ASP_MASK 0x00000010
#define BCHP_XPT_MEMDMA_MCPB_CH15_BTP2_CTRL1_BTP2_SLOT0_IS_CONSUMED_BY_ASP_SHIFT 4
#define BCHP_XPT_MEMDMA_MCPB_CH15_BTP2_CTRL1_BTP2_SLOT0_IS_CONSUMED_BY_ASP_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH15_BTP2_CTRL1 :: BTP2_INSERTION_MODE [03:02] */
#define BCHP_XPT_MEMDMA_MCPB_CH15_BTP2_CTRL1_BTP2_INSERTION_MODE_MASK 0x0000000c
#define BCHP_XPT_MEMDMA_MCPB_CH15_BTP2_CTRL1_BTP2_INSERTION_MODE_SHIFT 2
#define BCHP_XPT_MEMDMA_MCPB_CH15_BTP2_CTRL1_BTP2_INSERTION_MODE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH15_BTP2_CTRL1 :: BTP2_PING_PONG_MODE_EN [01:01] */
#define BCHP_XPT_MEMDMA_MCPB_CH15_BTP2_CTRL1_BTP2_PING_PONG_MODE_EN_MASK 0x00000002
#define BCHP_XPT_MEMDMA_MCPB_CH15_BTP2_CTRL1_BTP2_PING_PONG_MODE_EN_SHIFT 1
#define BCHP_XPT_MEMDMA_MCPB_CH15_BTP2_CTRL1_BTP2_PING_PONG_MODE_EN_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH15_BTP2_CTRL1 :: BTP2_EN [00:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH15_BTP2_CTRL1_BTP2_EN_MASK          0x00000001
#define BCHP_XPT_MEMDMA_MCPB_CH15_BTP2_CTRL1_BTP2_EN_SHIFT         0
#define BCHP_XPT_MEMDMA_MCPB_CH15_BTP2_CTRL1_BTP2_EN_DEFAULT       0x00000000

/***************************************************************************
 *CH16_BTP0_CTRL1 - BTP0 control register for channel 16
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: CH16_BTP0_CTRL1 :: reserved0 [31:16] */
#define BCHP_XPT_MEMDMA_MCPB_CH16_BTP0_CTRL1_reserved0_MASK        0xffff0000
#define BCHP_XPT_MEMDMA_MCPB_CH16_BTP0_CTRL1_reserved0_SHIFT       16

/* XPT_MEMDMA_MCPB :: CH16_BTP0_CTRL1 :: BTP0_SLOT1_BTP_TYPE [15:12] */
#define BCHP_XPT_MEMDMA_MCPB_CH16_BTP0_CTRL1_BTP0_SLOT1_BTP_TYPE_MASK 0x0000f000
#define BCHP_XPT_MEMDMA_MCPB_CH16_BTP0_CTRL1_BTP0_SLOT1_BTP_TYPE_SHIFT 12

/* XPT_MEMDMA_MCPB :: CH16_BTP0_CTRL1 :: BTP0_SLOT0_BTP_TYPE [11:08] */
#define BCHP_XPT_MEMDMA_MCPB_CH16_BTP0_CTRL1_BTP0_SLOT0_BTP_TYPE_MASK 0x00000f00
#define BCHP_XPT_MEMDMA_MCPB_CH16_BTP0_CTRL1_BTP0_SLOT0_BTP_TYPE_SHIFT 8
#define BCHP_XPT_MEMDMA_MCPB_CH16_BTP0_CTRL1_BTP0_SLOT0_BTP_TYPE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH16_BTP0_CTRL1 :: reserved1 [07:06] */
#define BCHP_XPT_MEMDMA_MCPB_CH16_BTP0_CTRL1_reserved1_MASK        0x000000c0
#define BCHP_XPT_MEMDMA_MCPB_CH16_BTP0_CTRL1_reserved1_SHIFT       6

/* XPT_MEMDMA_MCPB :: CH16_BTP0_CTRL1 :: BTP0_SLOT1_IS_CONSUMED_BY_ASP [05:05] */
#define BCHP_XPT_MEMDMA_MCPB_CH16_BTP0_CTRL1_BTP0_SLOT1_IS_CONSUMED_BY_ASP_MASK 0x00000020
#define BCHP_XPT_MEMDMA_MCPB_CH16_BTP0_CTRL1_BTP0_SLOT1_IS_CONSUMED_BY_ASP_SHIFT 5
#define BCHP_XPT_MEMDMA_MCPB_CH16_BTP0_CTRL1_BTP0_SLOT1_IS_CONSUMED_BY_ASP_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH16_BTP0_CTRL1 :: BTP0_SLOT0_IS_CONSUMED_BY_ASP [04:04] */
#define BCHP_XPT_MEMDMA_MCPB_CH16_BTP0_CTRL1_BTP0_SLOT0_IS_CONSUMED_BY_ASP_MASK 0x00000010
#define BCHP_XPT_MEMDMA_MCPB_CH16_BTP0_CTRL1_BTP0_SLOT0_IS_CONSUMED_BY_ASP_SHIFT 4
#define BCHP_XPT_MEMDMA_MCPB_CH16_BTP0_CTRL1_BTP0_SLOT0_IS_CONSUMED_BY_ASP_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH16_BTP0_CTRL1 :: BTP0_INSERTION_MODE [03:02] */
#define BCHP_XPT_MEMDMA_MCPB_CH16_BTP0_CTRL1_BTP0_INSERTION_MODE_MASK 0x0000000c
#define BCHP_XPT_MEMDMA_MCPB_CH16_BTP0_CTRL1_BTP0_INSERTION_MODE_SHIFT 2
#define BCHP_XPT_MEMDMA_MCPB_CH16_BTP0_CTRL1_BTP0_INSERTION_MODE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH16_BTP0_CTRL1 :: BTP0_PING_PONG_MODE_EN [01:01] */
#define BCHP_XPT_MEMDMA_MCPB_CH16_BTP0_CTRL1_BTP0_PING_PONG_MODE_EN_MASK 0x00000002
#define BCHP_XPT_MEMDMA_MCPB_CH16_BTP0_CTRL1_BTP0_PING_PONG_MODE_EN_SHIFT 1
#define BCHP_XPT_MEMDMA_MCPB_CH16_BTP0_CTRL1_BTP0_PING_PONG_MODE_EN_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH16_BTP0_CTRL1 :: BTP0_EN [00:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH16_BTP0_CTRL1_BTP0_EN_MASK          0x00000001
#define BCHP_XPT_MEMDMA_MCPB_CH16_BTP0_CTRL1_BTP0_EN_SHIFT         0
#define BCHP_XPT_MEMDMA_MCPB_CH16_BTP0_CTRL1_BTP0_EN_DEFAULT       0x00000000

/***************************************************************************
 *CH16_BTP1_CTRL1 - BTP1 control register for channel 16
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: CH16_BTP1_CTRL1 :: reserved0 [31:16] */
#define BCHP_XPT_MEMDMA_MCPB_CH16_BTP1_CTRL1_reserved0_MASK        0xffff0000
#define BCHP_XPT_MEMDMA_MCPB_CH16_BTP1_CTRL1_reserved0_SHIFT       16

/* XPT_MEMDMA_MCPB :: CH16_BTP1_CTRL1 :: BTP1_SLOT1_BTP_TYPE [15:12] */
#define BCHP_XPT_MEMDMA_MCPB_CH16_BTP1_CTRL1_BTP1_SLOT1_BTP_TYPE_MASK 0x0000f000
#define BCHP_XPT_MEMDMA_MCPB_CH16_BTP1_CTRL1_BTP1_SLOT1_BTP_TYPE_SHIFT 12

/* XPT_MEMDMA_MCPB :: CH16_BTP1_CTRL1 :: BTP1_SLOT0_BTP_TYPE [11:08] */
#define BCHP_XPT_MEMDMA_MCPB_CH16_BTP1_CTRL1_BTP1_SLOT0_BTP_TYPE_MASK 0x00000f00
#define BCHP_XPT_MEMDMA_MCPB_CH16_BTP1_CTRL1_BTP1_SLOT0_BTP_TYPE_SHIFT 8
#define BCHP_XPT_MEMDMA_MCPB_CH16_BTP1_CTRL1_BTP1_SLOT0_BTP_TYPE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH16_BTP1_CTRL1 :: reserved1 [07:06] */
#define BCHP_XPT_MEMDMA_MCPB_CH16_BTP1_CTRL1_reserved1_MASK        0x000000c0
#define BCHP_XPT_MEMDMA_MCPB_CH16_BTP1_CTRL1_reserved1_SHIFT       6

/* XPT_MEMDMA_MCPB :: CH16_BTP1_CTRL1 :: BTP1_SLOT1_IS_CONSUMED_BY_ASP [05:05] */
#define BCHP_XPT_MEMDMA_MCPB_CH16_BTP1_CTRL1_BTP1_SLOT1_IS_CONSUMED_BY_ASP_MASK 0x00000020
#define BCHP_XPT_MEMDMA_MCPB_CH16_BTP1_CTRL1_BTP1_SLOT1_IS_CONSUMED_BY_ASP_SHIFT 5
#define BCHP_XPT_MEMDMA_MCPB_CH16_BTP1_CTRL1_BTP1_SLOT1_IS_CONSUMED_BY_ASP_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH16_BTP1_CTRL1 :: BTP1_SLOT0_IS_CONSUMED_BY_ASP [04:04] */
#define BCHP_XPT_MEMDMA_MCPB_CH16_BTP1_CTRL1_BTP1_SLOT0_IS_CONSUMED_BY_ASP_MASK 0x00000010
#define BCHP_XPT_MEMDMA_MCPB_CH16_BTP1_CTRL1_BTP1_SLOT0_IS_CONSUMED_BY_ASP_SHIFT 4
#define BCHP_XPT_MEMDMA_MCPB_CH16_BTP1_CTRL1_BTP1_SLOT0_IS_CONSUMED_BY_ASP_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH16_BTP1_CTRL1 :: BTP1_INSERTION_MODE [03:02] */
#define BCHP_XPT_MEMDMA_MCPB_CH16_BTP1_CTRL1_BTP1_INSERTION_MODE_MASK 0x0000000c
#define BCHP_XPT_MEMDMA_MCPB_CH16_BTP1_CTRL1_BTP1_INSERTION_MODE_SHIFT 2
#define BCHP_XPT_MEMDMA_MCPB_CH16_BTP1_CTRL1_BTP1_INSERTION_MODE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH16_BTP1_CTRL1 :: BTP1_PING_PONG_MODE_EN [01:01] */
#define BCHP_XPT_MEMDMA_MCPB_CH16_BTP1_CTRL1_BTP1_PING_PONG_MODE_EN_MASK 0x00000002
#define BCHP_XPT_MEMDMA_MCPB_CH16_BTP1_CTRL1_BTP1_PING_PONG_MODE_EN_SHIFT 1
#define BCHP_XPT_MEMDMA_MCPB_CH16_BTP1_CTRL1_BTP1_PING_PONG_MODE_EN_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH16_BTP1_CTRL1 :: BTP1_EN [00:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH16_BTP1_CTRL1_BTP1_EN_MASK          0x00000001
#define BCHP_XPT_MEMDMA_MCPB_CH16_BTP1_CTRL1_BTP1_EN_SHIFT         0
#define BCHP_XPT_MEMDMA_MCPB_CH16_BTP1_CTRL1_BTP1_EN_DEFAULT       0x00000000

/***************************************************************************
 *CH16_BTP2_CTRL1 - BTP2 control register for channel 16
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: CH16_BTP2_CTRL1 :: reserved0 [31:16] */
#define BCHP_XPT_MEMDMA_MCPB_CH16_BTP2_CTRL1_reserved0_MASK        0xffff0000
#define BCHP_XPT_MEMDMA_MCPB_CH16_BTP2_CTRL1_reserved0_SHIFT       16

/* XPT_MEMDMA_MCPB :: CH16_BTP2_CTRL1 :: BTP2_SLOT1_BTP_TYPE [15:12] */
#define BCHP_XPT_MEMDMA_MCPB_CH16_BTP2_CTRL1_BTP2_SLOT1_BTP_TYPE_MASK 0x0000f000
#define BCHP_XPT_MEMDMA_MCPB_CH16_BTP2_CTRL1_BTP2_SLOT1_BTP_TYPE_SHIFT 12

/* XPT_MEMDMA_MCPB :: CH16_BTP2_CTRL1 :: BTP2_SLOT0_BTP_TYPE [11:08] */
#define BCHP_XPT_MEMDMA_MCPB_CH16_BTP2_CTRL1_BTP2_SLOT0_BTP_TYPE_MASK 0x00000f00
#define BCHP_XPT_MEMDMA_MCPB_CH16_BTP2_CTRL1_BTP2_SLOT0_BTP_TYPE_SHIFT 8
#define BCHP_XPT_MEMDMA_MCPB_CH16_BTP2_CTRL1_BTP2_SLOT0_BTP_TYPE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH16_BTP2_CTRL1 :: reserved1 [07:06] */
#define BCHP_XPT_MEMDMA_MCPB_CH16_BTP2_CTRL1_reserved1_MASK        0x000000c0
#define BCHP_XPT_MEMDMA_MCPB_CH16_BTP2_CTRL1_reserved1_SHIFT       6

/* XPT_MEMDMA_MCPB :: CH16_BTP2_CTRL1 :: BTP2_SLOT1_IS_CONSUMED_BY_ASP [05:05] */
#define BCHP_XPT_MEMDMA_MCPB_CH16_BTP2_CTRL1_BTP2_SLOT1_IS_CONSUMED_BY_ASP_MASK 0x00000020
#define BCHP_XPT_MEMDMA_MCPB_CH16_BTP2_CTRL1_BTP2_SLOT1_IS_CONSUMED_BY_ASP_SHIFT 5
#define BCHP_XPT_MEMDMA_MCPB_CH16_BTP2_CTRL1_BTP2_SLOT1_IS_CONSUMED_BY_ASP_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH16_BTP2_CTRL1 :: BTP2_SLOT0_IS_CONSUMED_BY_ASP [04:04] */
#define BCHP_XPT_MEMDMA_MCPB_CH16_BTP2_CTRL1_BTP2_SLOT0_IS_CONSUMED_BY_ASP_MASK 0x00000010
#define BCHP_XPT_MEMDMA_MCPB_CH16_BTP2_CTRL1_BTP2_SLOT0_IS_CONSUMED_BY_ASP_SHIFT 4
#define BCHP_XPT_MEMDMA_MCPB_CH16_BTP2_CTRL1_BTP2_SLOT0_IS_CONSUMED_BY_ASP_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH16_BTP2_CTRL1 :: BTP2_INSERTION_MODE [03:02] */
#define BCHP_XPT_MEMDMA_MCPB_CH16_BTP2_CTRL1_BTP2_INSERTION_MODE_MASK 0x0000000c
#define BCHP_XPT_MEMDMA_MCPB_CH16_BTP2_CTRL1_BTP2_INSERTION_MODE_SHIFT 2
#define BCHP_XPT_MEMDMA_MCPB_CH16_BTP2_CTRL1_BTP2_INSERTION_MODE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH16_BTP2_CTRL1 :: BTP2_PING_PONG_MODE_EN [01:01] */
#define BCHP_XPT_MEMDMA_MCPB_CH16_BTP2_CTRL1_BTP2_PING_PONG_MODE_EN_MASK 0x00000002
#define BCHP_XPT_MEMDMA_MCPB_CH16_BTP2_CTRL1_BTP2_PING_PONG_MODE_EN_SHIFT 1
#define BCHP_XPT_MEMDMA_MCPB_CH16_BTP2_CTRL1_BTP2_PING_PONG_MODE_EN_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH16_BTP2_CTRL1 :: BTP2_EN [00:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH16_BTP2_CTRL1_BTP2_EN_MASK          0x00000001
#define BCHP_XPT_MEMDMA_MCPB_CH16_BTP2_CTRL1_BTP2_EN_SHIFT         0
#define BCHP_XPT_MEMDMA_MCPB_CH16_BTP2_CTRL1_BTP2_EN_DEFAULT       0x00000000

/***************************************************************************
 *CH17_BTP0_CTRL1 - BTP0 control register for channel 17
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: CH17_BTP0_CTRL1 :: reserved0 [31:16] */
#define BCHP_XPT_MEMDMA_MCPB_CH17_BTP0_CTRL1_reserved0_MASK        0xffff0000
#define BCHP_XPT_MEMDMA_MCPB_CH17_BTP0_CTRL1_reserved0_SHIFT       16

/* XPT_MEMDMA_MCPB :: CH17_BTP0_CTRL1 :: BTP0_SLOT1_BTP_TYPE [15:12] */
#define BCHP_XPT_MEMDMA_MCPB_CH17_BTP0_CTRL1_BTP0_SLOT1_BTP_TYPE_MASK 0x0000f000
#define BCHP_XPT_MEMDMA_MCPB_CH17_BTP0_CTRL1_BTP0_SLOT1_BTP_TYPE_SHIFT 12

/* XPT_MEMDMA_MCPB :: CH17_BTP0_CTRL1 :: BTP0_SLOT0_BTP_TYPE [11:08] */
#define BCHP_XPT_MEMDMA_MCPB_CH17_BTP0_CTRL1_BTP0_SLOT0_BTP_TYPE_MASK 0x00000f00
#define BCHP_XPT_MEMDMA_MCPB_CH17_BTP0_CTRL1_BTP0_SLOT0_BTP_TYPE_SHIFT 8
#define BCHP_XPT_MEMDMA_MCPB_CH17_BTP0_CTRL1_BTP0_SLOT0_BTP_TYPE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH17_BTP0_CTRL1 :: reserved1 [07:06] */
#define BCHP_XPT_MEMDMA_MCPB_CH17_BTP0_CTRL1_reserved1_MASK        0x000000c0
#define BCHP_XPT_MEMDMA_MCPB_CH17_BTP0_CTRL1_reserved1_SHIFT       6

/* XPT_MEMDMA_MCPB :: CH17_BTP0_CTRL1 :: BTP0_SLOT1_IS_CONSUMED_BY_ASP [05:05] */
#define BCHP_XPT_MEMDMA_MCPB_CH17_BTP0_CTRL1_BTP0_SLOT1_IS_CONSUMED_BY_ASP_MASK 0x00000020
#define BCHP_XPT_MEMDMA_MCPB_CH17_BTP0_CTRL1_BTP0_SLOT1_IS_CONSUMED_BY_ASP_SHIFT 5
#define BCHP_XPT_MEMDMA_MCPB_CH17_BTP0_CTRL1_BTP0_SLOT1_IS_CONSUMED_BY_ASP_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH17_BTP0_CTRL1 :: BTP0_SLOT0_IS_CONSUMED_BY_ASP [04:04] */
#define BCHP_XPT_MEMDMA_MCPB_CH17_BTP0_CTRL1_BTP0_SLOT0_IS_CONSUMED_BY_ASP_MASK 0x00000010
#define BCHP_XPT_MEMDMA_MCPB_CH17_BTP0_CTRL1_BTP0_SLOT0_IS_CONSUMED_BY_ASP_SHIFT 4
#define BCHP_XPT_MEMDMA_MCPB_CH17_BTP0_CTRL1_BTP0_SLOT0_IS_CONSUMED_BY_ASP_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH17_BTP0_CTRL1 :: BTP0_INSERTION_MODE [03:02] */
#define BCHP_XPT_MEMDMA_MCPB_CH17_BTP0_CTRL1_BTP0_INSERTION_MODE_MASK 0x0000000c
#define BCHP_XPT_MEMDMA_MCPB_CH17_BTP0_CTRL1_BTP0_INSERTION_MODE_SHIFT 2
#define BCHP_XPT_MEMDMA_MCPB_CH17_BTP0_CTRL1_BTP0_INSERTION_MODE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH17_BTP0_CTRL1 :: BTP0_PING_PONG_MODE_EN [01:01] */
#define BCHP_XPT_MEMDMA_MCPB_CH17_BTP0_CTRL1_BTP0_PING_PONG_MODE_EN_MASK 0x00000002
#define BCHP_XPT_MEMDMA_MCPB_CH17_BTP0_CTRL1_BTP0_PING_PONG_MODE_EN_SHIFT 1
#define BCHP_XPT_MEMDMA_MCPB_CH17_BTP0_CTRL1_BTP0_PING_PONG_MODE_EN_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH17_BTP0_CTRL1 :: BTP0_EN [00:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH17_BTP0_CTRL1_BTP0_EN_MASK          0x00000001
#define BCHP_XPT_MEMDMA_MCPB_CH17_BTP0_CTRL1_BTP0_EN_SHIFT         0
#define BCHP_XPT_MEMDMA_MCPB_CH17_BTP0_CTRL1_BTP0_EN_DEFAULT       0x00000000

/***************************************************************************
 *CH17_BTP1_CTRL1 - BTP1 control register for channel 17
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: CH17_BTP1_CTRL1 :: reserved0 [31:16] */
#define BCHP_XPT_MEMDMA_MCPB_CH17_BTP1_CTRL1_reserved0_MASK        0xffff0000
#define BCHP_XPT_MEMDMA_MCPB_CH17_BTP1_CTRL1_reserved0_SHIFT       16

/* XPT_MEMDMA_MCPB :: CH17_BTP1_CTRL1 :: BTP1_SLOT1_BTP_TYPE [15:12] */
#define BCHP_XPT_MEMDMA_MCPB_CH17_BTP1_CTRL1_BTP1_SLOT1_BTP_TYPE_MASK 0x0000f000
#define BCHP_XPT_MEMDMA_MCPB_CH17_BTP1_CTRL1_BTP1_SLOT1_BTP_TYPE_SHIFT 12

/* XPT_MEMDMA_MCPB :: CH17_BTP1_CTRL1 :: BTP1_SLOT0_BTP_TYPE [11:08] */
#define BCHP_XPT_MEMDMA_MCPB_CH17_BTP1_CTRL1_BTP1_SLOT0_BTP_TYPE_MASK 0x00000f00
#define BCHP_XPT_MEMDMA_MCPB_CH17_BTP1_CTRL1_BTP1_SLOT0_BTP_TYPE_SHIFT 8
#define BCHP_XPT_MEMDMA_MCPB_CH17_BTP1_CTRL1_BTP1_SLOT0_BTP_TYPE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH17_BTP1_CTRL1 :: reserved1 [07:06] */
#define BCHP_XPT_MEMDMA_MCPB_CH17_BTP1_CTRL1_reserved1_MASK        0x000000c0
#define BCHP_XPT_MEMDMA_MCPB_CH17_BTP1_CTRL1_reserved1_SHIFT       6

/* XPT_MEMDMA_MCPB :: CH17_BTP1_CTRL1 :: BTP1_SLOT1_IS_CONSUMED_BY_ASP [05:05] */
#define BCHP_XPT_MEMDMA_MCPB_CH17_BTP1_CTRL1_BTP1_SLOT1_IS_CONSUMED_BY_ASP_MASK 0x00000020
#define BCHP_XPT_MEMDMA_MCPB_CH17_BTP1_CTRL1_BTP1_SLOT1_IS_CONSUMED_BY_ASP_SHIFT 5
#define BCHP_XPT_MEMDMA_MCPB_CH17_BTP1_CTRL1_BTP1_SLOT1_IS_CONSUMED_BY_ASP_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH17_BTP1_CTRL1 :: BTP1_SLOT0_IS_CONSUMED_BY_ASP [04:04] */
#define BCHP_XPT_MEMDMA_MCPB_CH17_BTP1_CTRL1_BTP1_SLOT0_IS_CONSUMED_BY_ASP_MASK 0x00000010
#define BCHP_XPT_MEMDMA_MCPB_CH17_BTP1_CTRL1_BTP1_SLOT0_IS_CONSUMED_BY_ASP_SHIFT 4
#define BCHP_XPT_MEMDMA_MCPB_CH17_BTP1_CTRL1_BTP1_SLOT0_IS_CONSUMED_BY_ASP_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH17_BTP1_CTRL1 :: BTP1_INSERTION_MODE [03:02] */
#define BCHP_XPT_MEMDMA_MCPB_CH17_BTP1_CTRL1_BTP1_INSERTION_MODE_MASK 0x0000000c
#define BCHP_XPT_MEMDMA_MCPB_CH17_BTP1_CTRL1_BTP1_INSERTION_MODE_SHIFT 2
#define BCHP_XPT_MEMDMA_MCPB_CH17_BTP1_CTRL1_BTP1_INSERTION_MODE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH17_BTP1_CTRL1 :: BTP1_PING_PONG_MODE_EN [01:01] */
#define BCHP_XPT_MEMDMA_MCPB_CH17_BTP1_CTRL1_BTP1_PING_PONG_MODE_EN_MASK 0x00000002
#define BCHP_XPT_MEMDMA_MCPB_CH17_BTP1_CTRL1_BTP1_PING_PONG_MODE_EN_SHIFT 1
#define BCHP_XPT_MEMDMA_MCPB_CH17_BTP1_CTRL1_BTP1_PING_PONG_MODE_EN_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH17_BTP1_CTRL1 :: BTP1_EN [00:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH17_BTP1_CTRL1_BTP1_EN_MASK          0x00000001
#define BCHP_XPT_MEMDMA_MCPB_CH17_BTP1_CTRL1_BTP1_EN_SHIFT         0
#define BCHP_XPT_MEMDMA_MCPB_CH17_BTP1_CTRL1_BTP1_EN_DEFAULT       0x00000000

/***************************************************************************
 *CH17_BTP2_CTRL1 - BTP2 control register for channel 17
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: CH17_BTP2_CTRL1 :: reserved0 [31:16] */
#define BCHP_XPT_MEMDMA_MCPB_CH17_BTP2_CTRL1_reserved0_MASK        0xffff0000
#define BCHP_XPT_MEMDMA_MCPB_CH17_BTP2_CTRL1_reserved0_SHIFT       16

/* XPT_MEMDMA_MCPB :: CH17_BTP2_CTRL1 :: BTP2_SLOT1_BTP_TYPE [15:12] */
#define BCHP_XPT_MEMDMA_MCPB_CH17_BTP2_CTRL1_BTP2_SLOT1_BTP_TYPE_MASK 0x0000f000
#define BCHP_XPT_MEMDMA_MCPB_CH17_BTP2_CTRL1_BTP2_SLOT1_BTP_TYPE_SHIFT 12

/* XPT_MEMDMA_MCPB :: CH17_BTP2_CTRL1 :: BTP2_SLOT0_BTP_TYPE [11:08] */
#define BCHP_XPT_MEMDMA_MCPB_CH17_BTP2_CTRL1_BTP2_SLOT0_BTP_TYPE_MASK 0x00000f00
#define BCHP_XPT_MEMDMA_MCPB_CH17_BTP2_CTRL1_BTP2_SLOT0_BTP_TYPE_SHIFT 8
#define BCHP_XPT_MEMDMA_MCPB_CH17_BTP2_CTRL1_BTP2_SLOT0_BTP_TYPE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH17_BTP2_CTRL1 :: reserved1 [07:06] */
#define BCHP_XPT_MEMDMA_MCPB_CH17_BTP2_CTRL1_reserved1_MASK        0x000000c0
#define BCHP_XPT_MEMDMA_MCPB_CH17_BTP2_CTRL1_reserved1_SHIFT       6

/* XPT_MEMDMA_MCPB :: CH17_BTP2_CTRL1 :: BTP2_SLOT1_IS_CONSUMED_BY_ASP [05:05] */
#define BCHP_XPT_MEMDMA_MCPB_CH17_BTP2_CTRL1_BTP2_SLOT1_IS_CONSUMED_BY_ASP_MASK 0x00000020
#define BCHP_XPT_MEMDMA_MCPB_CH17_BTP2_CTRL1_BTP2_SLOT1_IS_CONSUMED_BY_ASP_SHIFT 5
#define BCHP_XPT_MEMDMA_MCPB_CH17_BTP2_CTRL1_BTP2_SLOT1_IS_CONSUMED_BY_ASP_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH17_BTP2_CTRL1 :: BTP2_SLOT0_IS_CONSUMED_BY_ASP [04:04] */
#define BCHP_XPT_MEMDMA_MCPB_CH17_BTP2_CTRL1_BTP2_SLOT0_IS_CONSUMED_BY_ASP_MASK 0x00000010
#define BCHP_XPT_MEMDMA_MCPB_CH17_BTP2_CTRL1_BTP2_SLOT0_IS_CONSUMED_BY_ASP_SHIFT 4
#define BCHP_XPT_MEMDMA_MCPB_CH17_BTP2_CTRL1_BTP2_SLOT0_IS_CONSUMED_BY_ASP_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH17_BTP2_CTRL1 :: BTP2_INSERTION_MODE [03:02] */
#define BCHP_XPT_MEMDMA_MCPB_CH17_BTP2_CTRL1_BTP2_INSERTION_MODE_MASK 0x0000000c
#define BCHP_XPT_MEMDMA_MCPB_CH17_BTP2_CTRL1_BTP2_INSERTION_MODE_SHIFT 2
#define BCHP_XPT_MEMDMA_MCPB_CH17_BTP2_CTRL1_BTP2_INSERTION_MODE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH17_BTP2_CTRL1 :: BTP2_PING_PONG_MODE_EN [01:01] */
#define BCHP_XPT_MEMDMA_MCPB_CH17_BTP2_CTRL1_BTP2_PING_PONG_MODE_EN_MASK 0x00000002
#define BCHP_XPT_MEMDMA_MCPB_CH17_BTP2_CTRL1_BTP2_PING_PONG_MODE_EN_SHIFT 1
#define BCHP_XPT_MEMDMA_MCPB_CH17_BTP2_CTRL1_BTP2_PING_PONG_MODE_EN_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH17_BTP2_CTRL1 :: BTP2_EN [00:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH17_BTP2_CTRL1_BTP2_EN_MASK          0x00000001
#define BCHP_XPT_MEMDMA_MCPB_CH17_BTP2_CTRL1_BTP2_EN_SHIFT         0
#define BCHP_XPT_MEMDMA_MCPB_CH17_BTP2_CTRL1_BTP2_EN_DEFAULT       0x00000000

/***************************************************************************
 *CH18_BTP0_CTRL1 - BTP0 control register for channel 18
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: CH18_BTP0_CTRL1 :: reserved0 [31:16] */
#define BCHP_XPT_MEMDMA_MCPB_CH18_BTP0_CTRL1_reserved0_MASK        0xffff0000
#define BCHP_XPT_MEMDMA_MCPB_CH18_BTP0_CTRL1_reserved0_SHIFT       16

/* XPT_MEMDMA_MCPB :: CH18_BTP0_CTRL1 :: BTP0_SLOT1_BTP_TYPE [15:12] */
#define BCHP_XPT_MEMDMA_MCPB_CH18_BTP0_CTRL1_BTP0_SLOT1_BTP_TYPE_MASK 0x0000f000
#define BCHP_XPT_MEMDMA_MCPB_CH18_BTP0_CTRL1_BTP0_SLOT1_BTP_TYPE_SHIFT 12

/* XPT_MEMDMA_MCPB :: CH18_BTP0_CTRL1 :: BTP0_SLOT0_BTP_TYPE [11:08] */
#define BCHP_XPT_MEMDMA_MCPB_CH18_BTP0_CTRL1_BTP0_SLOT0_BTP_TYPE_MASK 0x00000f00
#define BCHP_XPT_MEMDMA_MCPB_CH18_BTP0_CTRL1_BTP0_SLOT0_BTP_TYPE_SHIFT 8
#define BCHP_XPT_MEMDMA_MCPB_CH18_BTP0_CTRL1_BTP0_SLOT0_BTP_TYPE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH18_BTP0_CTRL1 :: reserved1 [07:06] */
#define BCHP_XPT_MEMDMA_MCPB_CH18_BTP0_CTRL1_reserved1_MASK        0x000000c0
#define BCHP_XPT_MEMDMA_MCPB_CH18_BTP0_CTRL1_reserved1_SHIFT       6

/* XPT_MEMDMA_MCPB :: CH18_BTP0_CTRL1 :: BTP0_SLOT1_IS_CONSUMED_BY_ASP [05:05] */
#define BCHP_XPT_MEMDMA_MCPB_CH18_BTP0_CTRL1_BTP0_SLOT1_IS_CONSUMED_BY_ASP_MASK 0x00000020
#define BCHP_XPT_MEMDMA_MCPB_CH18_BTP0_CTRL1_BTP0_SLOT1_IS_CONSUMED_BY_ASP_SHIFT 5
#define BCHP_XPT_MEMDMA_MCPB_CH18_BTP0_CTRL1_BTP0_SLOT1_IS_CONSUMED_BY_ASP_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH18_BTP0_CTRL1 :: BTP0_SLOT0_IS_CONSUMED_BY_ASP [04:04] */
#define BCHP_XPT_MEMDMA_MCPB_CH18_BTP0_CTRL1_BTP0_SLOT0_IS_CONSUMED_BY_ASP_MASK 0x00000010
#define BCHP_XPT_MEMDMA_MCPB_CH18_BTP0_CTRL1_BTP0_SLOT0_IS_CONSUMED_BY_ASP_SHIFT 4
#define BCHP_XPT_MEMDMA_MCPB_CH18_BTP0_CTRL1_BTP0_SLOT0_IS_CONSUMED_BY_ASP_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH18_BTP0_CTRL1 :: BTP0_INSERTION_MODE [03:02] */
#define BCHP_XPT_MEMDMA_MCPB_CH18_BTP0_CTRL1_BTP0_INSERTION_MODE_MASK 0x0000000c
#define BCHP_XPT_MEMDMA_MCPB_CH18_BTP0_CTRL1_BTP0_INSERTION_MODE_SHIFT 2
#define BCHP_XPT_MEMDMA_MCPB_CH18_BTP0_CTRL1_BTP0_INSERTION_MODE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH18_BTP0_CTRL1 :: BTP0_PING_PONG_MODE_EN [01:01] */
#define BCHP_XPT_MEMDMA_MCPB_CH18_BTP0_CTRL1_BTP0_PING_PONG_MODE_EN_MASK 0x00000002
#define BCHP_XPT_MEMDMA_MCPB_CH18_BTP0_CTRL1_BTP0_PING_PONG_MODE_EN_SHIFT 1
#define BCHP_XPT_MEMDMA_MCPB_CH18_BTP0_CTRL1_BTP0_PING_PONG_MODE_EN_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH18_BTP0_CTRL1 :: BTP0_EN [00:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH18_BTP0_CTRL1_BTP0_EN_MASK          0x00000001
#define BCHP_XPT_MEMDMA_MCPB_CH18_BTP0_CTRL1_BTP0_EN_SHIFT         0
#define BCHP_XPT_MEMDMA_MCPB_CH18_BTP0_CTRL1_BTP0_EN_DEFAULT       0x00000000

/***************************************************************************
 *CH18_BTP1_CTRL1 - BTP1 control register for channel 18
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: CH18_BTP1_CTRL1 :: reserved0 [31:16] */
#define BCHP_XPT_MEMDMA_MCPB_CH18_BTP1_CTRL1_reserved0_MASK        0xffff0000
#define BCHP_XPT_MEMDMA_MCPB_CH18_BTP1_CTRL1_reserved0_SHIFT       16

/* XPT_MEMDMA_MCPB :: CH18_BTP1_CTRL1 :: BTP1_SLOT1_BTP_TYPE [15:12] */
#define BCHP_XPT_MEMDMA_MCPB_CH18_BTP1_CTRL1_BTP1_SLOT1_BTP_TYPE_MASK 0x0000f000
#define BCHP_XPT_MEMDMA_MCPB_CH18_BTP1_CTRL1_BTP1_SLOT1_BTP_TYPE_SHIFT 12

/* XPT_MEMDMA_MCPB :: CH18_BTP1_CTRL1 :: BTP1_SLOT0_BTP_TYPE [11:08] */
#define BCHP_XPT_MEMDMA_MCPB_CH18_BTP1_CTRL1_BTP1_SLOT0_BTP_TYPE_MASK 0x00000f00
#define BCHP_XPT_MEMDMA_MCPB_CH18_BTP1_CTRL1_BTP1_SLOT0_BTP_TYPE_SHIFT 8
#define BCHP_XPT_MEMDMA_MCPB_CH18_BTP1_CTRL1_BTP1_SLOT0_BTP_TYPE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH18_BTP1_CTRL1 :: reserved1 [07:06] */
#define BCHP_XPT_MEMDMA_MCPB_CH18_BTP1_CTRL1_reserved1_MASK        0x000000c0
#define BCHP_XPT_MEMDMA_MCPB_CH18_BTP1_CTRL1_reserved1_SHIFT       6

/* XPT_MEMDMA_MCPB :: CH18_BTP1_CTRL1 :: BTP1_SLOT1_IS_CONSUMED_BY_ASP [05:05] */
#define BCHP_XPT_MEMDMA_MCPB_CH18_BTP1_CTRL1_BTP1_SLOT1_IS_CONSUMED_BY_ASP_MASK 0x00000020
#define BCHP_XPT_MEMDMA_MCPB_CH18_BTP1_CTRL1_BTP1_SLOT1_IS_CONSUMED_BY_ASP_SHIFT 5
#define BCHP_XPT_MEMDMA_MCPB_CH18_BTP1_CTRL1_BTP1_SLOT1_IS_CONSUMED_BY_ASP_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH18_BTP1_CTRL1 :: BTP1_SLOT0_IS_CONSUMED_BY_ASP [04:04] */
#define BCHP_XPT_MEMDMA_MCPB_CH18_BTP1_CTRL1_BTP1_SLOT0_IS_CONSUMED_BY_ASP_MASK 0x00000010
#define BCHP_XPT_MEMDMA_MCPB_CH18_BTP1_CTRL1_BTP1_SLOT0_IS_CONSUMED_BY_ASP_SHIFT 4
#define BCHP_XPT_MEMDMA_MCPB_CH18_BTP1_CTRL1_BTP1_SLOT0_IS_CONSUMED_BY_ASP_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH18_BTP1_CTRL1 :: BTP1_INSERTION_MODE [03:02] */
#define BCHP_XPT_MEMDMA_MCPB_CH18_BTP1_CTRL1_BTP1_INSERTION_MODE_MASK 0x0000000c
#define BCHP_XPT_MEMDMA_MCPB_CH18_BTP1_CTRL1_BTP1_INSERTION_MODE_SHIFT 2
#define BCHP_XPT_MEMDMA_MCPB_CH18_BTP1_CTRL1_BTP1_INSERTION_MODE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH18_BTP1_CTRL1 :: BTP1_PING_PONG_MODE_EN [01:01] */
#define BCHP_XPT_MEMDMA_MCPB_CH18_BTP1_CTRL1_BTP1_PING_PONG_MODE_EN_MASK 0x00000002
#define BCHP_XPT_MEMDMA_MCPB_CH18_BTP1_CTRL1_BTP1_PING_PONG_MODE_EN_SHIFT 1
#define BCHP_XPT_MEMDMA_MCPB_CH18_BTP1_CTRL1_BTP1_PING_PONG_MODE_EN_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH18_BTP1_CTRL1 :: BTP1_EN [00:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH18_BTP1_CTRL1_BTP1_EN_MASK          0x00000001
#define BCHP_XPT_MEMDMA_MCPB_CH18_BTP1_CTRL1_BTP1_EN_SHIFT         0
#define BCHP_XPT_MEMDMA_MCPB_CH18_BTP1_CTRL1_BTP1_EN_DEFAULT       0x00000000

/***************************************************************************
 *CH18_BTP2_CTRL1 - BTP2 control register for channel 18
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: CH18_BTP2_CTRL1 :: reserved0 [31:16] */
#define BCHP_XPT_MEMDMA_MCPB_CH18_BTP2_CTRL1_reserved0_MASK        0xffff0000
#define BCHP_XPT_MEMDMA_MCPB_CH18_BTP2_CTRL1_reserved0_SHIFT       16

/* XPT_MEMDMA_MCPB :: CH18_BTP2_CTRL1 :: BTP2_SLOT1_BTP_TYPE [15:12] */
#define BCHP_XPT_MEMDMA_MCPB_CH18_BTP2_CTRL1_BTP2_SLOT1_BTP_TYPE_MASK 0x0000f000
#define BCHP_XPT_MEMDMA_MCPB_CH18_BTP2_CTRL1_BTP2_SLOT1_BTP_TYPE_SHIFT 12

/* XPT_MEMDMA_MCPB :: CH18_BTP2_CTRL1 :: BTP2_SLOT0_BTP_TYPE [11:08] */
#define BCHP_XPT_MEMDMA_MCPB_CH18_BTP2_CTRL1_BTP2_SLOT0_BTP_TYPE_MASK 0x00000f00
#define BCHP_XPT_MEMDMA_MCPB_CH18_BTP2_CTRL1_BTP2_SLOT0_BTP_TYPE_SHIFT 8
#define BCHP_XPT_MEMDMA_MCPB_CH18_BTP2_CTRL1_BTP2_SLOT0_BTP_TYPE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH18_BTP2_CTRL1 :: reserved1 [07:06] */
#define BCHP_XPT_MEMDMA_MCPB_CH18_BTP2_CTRL1_reserved1_MASK        0x000000c0
#define BCHP_XPT_MEMDMA_MCPB_CH18_BTP2_CTRL1_reserved1_SHIFT       6

/* XPT_MEMDMA_MCPB :: CH18_BTP2_CTRL1 :: BTP2_SLOT1_IS_CONSUMED_BY_ASP [05:05] */
#define BCHP_XPT_MEMDMA_MCPB_CH18_BTP2_CTRL1_BTP2_SLOT1_IS_CONSUMED_BY_ASP_MASK 0x00000020
#define BCHP_XPT_MEMDMA_MCPB_CH18_BTP2_CTRL1_BTP2_SLOT1_IS_CONSUMED_BY_ASP_SHIFT 5
#define BCHP_XPT_MEMDMA_MCPB_CH18_BTP2_CTRL1_BTP2_SLOT1_IS_CONSUMED_BY_ASP_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH18_BTP2_CTRL1 :: BTP2_SLOT0_IS_CONSUMED_BY_ASP [04:04] */
#define BCHP_XPT_MEMDMA_MCPB_CH18_BTP2_CTRL1_BTP2_SLOT0_IS_CONSUMED_BY_ASP_MASK 0x00000010
#define BCHP_XPT_MEMDMA_MCPB_CH18_BTP2_CTRL1_BTP2_SLOT0_IS_CONSUMED_BY_ASP_SHIFT 4
#define BCHP_XPT_MEMDMA_MCPB_CH18_BTP2_CTRL1_BTP2_SLOT0_IS_CONSUMED_BY_ASP_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH18_BTP2_CTRL1 :: BTP2_INSERTION_MODE [03:02] */
#define BCHP_XPT_MEMDMA_MCPB_CH18_BTP2_CTRL1_BTP2_INSERTION_MODE_MASK 0x0000000c
#define BCHP_XPT_MEMDMA_MCPB_CH18_BTP2_CTRL1_BTP2_INSERTION_MODE_SHIFT 2
#define BCHP_XPT_MEMDMA_MCPB_CH18_BTP2_CTRL1_BTP2_INSERTION_MODE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH18_BTP2_CTRL1 :: BTP2_PING_PONG_MODE_EN [01:01] */
#define BCHP_XPT_MEMDMA_MCPB_CH18_BTP2_CTRL1_BTP2_PING_PONG_MODE_EN_MASK 0x00000002
#define BCHP_XPT_MEMDMA_MCPB_CH18_BTP2_CTRL1_BTP2_PING_PONG_MODE_EN_SHIFT 1
#define BCHP_XPT_MEMDMA_MCPB_CH18_BTP2_CTRL1_BTP2_PING_PONG_MODE_EN_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH18_BTP2_CTRL1 :: BTP2_EN [00:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH18_BTP2_CTRL1_BTP2_EN_MASK          0x00000001
#define BCHP_XPT_MEMDMA_MCPB_CH18_BTP2_CTRL1_BTP2_EN_SHIFT         0
#define BCHP_XPT_MEMDMA_MCPB_CH18_BTP2_CTRL1_BTP2_EN_DEFAULT       0x00000000

/***************************************************************************
 *CH19_BTP0_CTRL1 - BTP0 control register for channel 19
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: CH19_BTP0_CTRL1 :: reserved0 [31:16] */
#define BCHP_XPT_MEMDMA_MCPB_CH19_BTP0_CTRL1_reserved0_MASK        0xffff0000
#define BCHP_XPT_MEMDMA_MCPB_CH19_BTP0_CTRL1_reserved0_SHIFT       16

/* XPT_MEMDMA_MCPB :: CH19_BTP0_CTRL1 :: BTP0_SLOT1_BTP_TYPE [15:12] */
#define BCHP_XPT_MEMDMA_MCPB_CH19_BTP0_CTRL1_BTP0_SLOT1_BTP_TYPE_MASK 0x0000f000
#define BCHP_XPT_MEMDMA_MCPB_CH19_BTP0_CTRL1_BTP0_SLOT1_BTP_TYPE_SHIFT 12

/* XPT_MEMDMA_MCPB :: CH19_BTP0_CTRL1 :: BTP0_SLOT0_BTP_TYPE [11:08] */
#define BCHP_XPT_MEMDMA_MCPB_CH19_BTP0_CTRL1_BTP0_SLOT0_BTP_TYPE_MASK 0x00000f00
#define BCHP_XPT_MEMDMA_MCPB_CH19_BTP0_CTRL1_BTP0_SLOT0_BTP_TYPE_SHIFT 8
#define BCHP_XPT_MEMDMA_MCPB_CH19_BTP0_CTRL1_BTP0_SLOT0_BTP_TYPE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH19_BTP0_CTRL1 :: reserved1 [07:06] */
#define BCHP_XPT_MEMDMA_MCPB_CH19_BTP0_CTRL1_reserved1_MASK        0x000000c0
#define BCHP_XPT_MEMDMA_MCPB_CH19_BTP0_CTRL1_reserved1_SHIFT       6

/* XPT_MEMDMA_MCPB :: CH19_BTP0_CTRL1 :: BTP0_SLOT1_IS_CONSUMED_BY_ASP [05:05] */
#define BCHP_XPT_MEMDMA_MCPB_CH19_BTP0_CTRL1_BTP0_SLOT1_IS_CONSUMED_BY_ASP_MASK 0x00000020
#define BCHP_XPT_MEMDMA_MCPB_CH19_BTP0_CTRL1_BTP0_SLOT1_IS_CONSUMED_BY_ASP_SHIFT 5
#define BCHP_XPT_MEMDMA_MCPB_CH19_BTP0_CTRL1_BTP0_SLOT1_IS_CONSUMED_BY_ASP_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH19_BTP0_CTRL1 :: BTP0_SLOT0_IS_CONSUMED_BY_ASP [04:04] */
#define BCHP_XPT_MEMDMA_MCPB_CH19_BTP0_CTRL1_BTP0_SLOT0_IS_CONSUMED_BY_ASP_MASK 0x00000010
#define BCHP_XPT_MEMDMA_MCPB_CH19_BTP0_CTRL1_BTP0_SLOT0_IS_CONSUMED_BY_ASP_SHIFT 4
#define BCHP_XPT_MEMDMA_MCPB_CH19_BTP0_CTRL1_BTP0_SLOT0_IS_CONSUMED_BY_ASP_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH19_BTP0_CTRL1 :: BTP0_INSERTION_MODE [03:02] */
#define BCHP_XPT_MEMDMA_MCPB_CH19_BTP0_CTRL1_BTP0_INSERTION_MODE_MASK 0x0000000c
#define BCHP_XPT_MEMDMA_MCPB_CH19_BTP0_CTRL1_BTP0_INSERTION_MODE_SHIFT 2
#define BCHP_XPT_MEMDMA_MCPB_CH19_BTP0_CTRL1_BTP0_INSERTION_MODE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH19_BTP0_CTRL1 :: BTP0_PING_PONG_MODE_EN [01:01] */
#define BCHP_XPT_MEMDMA_MCPB_CH19_BTP0_CTRL1_BTP0_PING_PONG_MODE_EN_MASK 0x00000002
#define BCHP_XPT_MEMDMA_MCPB_CH19_BTP0_CTRL1_BTP0_PING_PONG_MODE_EN_SHIFT 1
#define BCHP_XPT_MEMDMA_MCPB_CH19_BTP0_CTRL1_BTP0_PING_PONG_MODE_EN_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH19_BTP0_CTRL1 :: BTP0_EN [00:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH19_BTP0_CTRL1_BTP0_EN_MASK          0x00000001
#define BCHP_XPT_MEMDMA_MCPB_CH19_BTP0_CTRL1_BTP0_EN_SHIFT         0
#define BCHP_XPT_MEMDMA_MCPB_CH19_BTP0_CTRL1_BTP0_EN_DEFAULT       0x00000000

/***************************************************************************
 *CH19_BTP1_CTRL1 - BTP1 control register for channel 19
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: CH19_BTP1_CTRL1 :: reserved0 [31:16] */
#define BCHP_XPT_MEMDMA_MCPB_CH19_BTP1_CTRL1_reserved0_MASK        0xffff0000
#define BCHP_XPT_MEMDMA_MCPB_CH19_BTP1_CTRL1_reserved0_SHIFT       16

/* XPT_MEMDMA_MCPB :: CH19_BTP1_CTRL1 :: BTP1_SLOT1_BTP_TYPE [15:12] */
#define BCHP_XPT_MEMDMA_MCPB_CH19_BTP1_CTRL1_BTP1_SLOT1_BTP_TYPE_MASK 0x0000f000
#define BCHP_XPT_MEMDMA_MCPB_CH19_BTP1_CTRL1_BTP1_SLOT1_BTP_TYPE_SHIFT 12

/* XPT_MEMDMA_MCPB :: CH19_BTP1_CTRL1 :: BTP1_SLOT0_BTP_TYPE [11:08] */
#define BCHP_XPT_MEMDMA_MCPB_CH19_BTP1_CTRL1_BTP1_SLOT0_BTP_TYPE_MASK 0x00000f00
#define BCHP_XPT_MEMDMA_MCPB_CH19_BTP1_CTRL1_BTP1_SLOT0_BTP_TYPE_SHIFT 8
#define BCHP_XPT_MEMDMA_MCPB_CH19_BTP1_CTRL1_BTP1_SLOT0_BTP_TYPE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH19_BTP1_CTRL1 :: reserved1 [07:06] */
#define BCHP_XPT_MEMDMA_MCPB_CH19_BTP1_CTRL1_reserved1_MASK        0x000000c0
#define BCHP_XPT_MEMDMA_MCPB_CH19_BTP1_CTRL1_reserved1_SHIFT       6

/* XPT_MEMDMA_MCPB :: CH19_BTP1_CTRL1 :: BTP1_SLOT1_IS_CONSUMED_BY_ASP [05:05] */
#define BCHP_XPT_MEMDMA_MCPB_CH19_BTP1_CTRL1_BTP1_SLOT1_IS_CONSUMED_BY_ASP_MASK 0x00000020
#define BCHP_XPT_MEMDMA_MCPB_CH19_BTP1_CTRL1_BTP1_SLOT1_IS_CONSUMED_BY_ASP_SHIFT 5
#define BCHP_XPT_MEMDMA_MCPB_CH19_BTP1_CTRL1_BTP1_SLOT1_IS_CONSUMED_BY_ASP_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH19_BTP1_CTRL1 :: BTP1_SLOT0_IS_CONSUMED_BY_ASP [04:04] */
#define BCHP_XPT_MEMDMA_MCPB_CH19_BTP1_CTRL1_BTP1_SLOT0_IS_CONSUMED_BY_ASP_MASK 0x00000010
#define BCHP_XPT_MEMDMA_MCPB_CH19_BTP1_CTRL1_BTP1_SLOT0_IS_CONSUMED_BY_ASP_SHIFT 4
#define BCHP_XPT_MEMDMA_MCPB_CH19_BTP1_CTRL1_BTP1_SLOT0_IS_CONSUMED_BY_ASP_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH19_BTP1_CTRL1 :: BTP1_INSERTION_MODE [03:02] */
#define BCHP_XPT_MEMDMA_MCPB_CH19_BTP1_CTRL1_BTP1_INSERTION_MODE_MASK 0x0000000c
#define BCHP_XPT_MEMDMA_MCPB_CH19_BTP1_CTRL1_BTP1_INSERTION_MODE_SHIFT 2
#define BCHP_XPT_MEMDMA_MCPB_CH19_BTP1_CTRL1_BTP1_INSERTION_MODE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH19_BTP1_CTRL1 :: BTP1_PING_PONG_MODE_EN [01:01] */
#define BCHP_XPT_MEMDMA_MCPB_CH19_BTP1_CTRL1_BTP1_PING_PONG_MODE_EN_MASK 0x00000002
#define BCHP_XPT_MEMDMA_MCPB_CH19_BTP1_CTRL1_BTP1_PING_PONG_MODE_EN_SHIFT 1
#define BCHP_XPT_MEMDMA_MCPB_CH19_BTP1_CTRL1_BTP1_PING_PONG_MODE_EN_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH19_BTP1_CTRL1 :: BTP1_EN [00:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH19_BTP1_CTRL1_BTP1_EN_MASK          0x00000001
#define BCHP_XPT_MEMDMA_MCPB_CH19_BTP1_CTRL1_BTP1_EN_SHIFT         0
#define BCHP_XPT_MEMDMA_MCPB_CH19_BTP1_CTRL1_BTP1_EN_DEFAULT       0x00000000

/***************************************************************************
 *CH19_BTP2_CTRL1 - BTP2 control register for channel 19
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: CH19_BTP2_CTRL1 :: reserved0 [31:16] */
#define BCHP_XPT_MEMDMA_MCPB_CH19_BTP2_CTRL1_reserved0_MASK        0xffff0000
#define BCHP_XPT_MEMDMA_MCPB_CH19_BTP2_CTRL1_reserved0_SHIFT       16

/* XPT_MEMDMA_MCPB :: CH19_BTP2_CTRL1 :: BTP2_SLOT1_BTP_TYPE [15:12] */
#define BCHP_XPT_MEMDMA_MCPB_CH19_BTP2_CTRL1_BTP2_SLOT1_BTP_TYPE_MASK 0x0000f000
#define BCHP_XPT_MEMDMA_MCPB_CH19_BTP2_CTRL1_BTP2_SLOT1_BTP_TYPE_SHIFT 12

/* XPT_MEMDMA_MCPB :: CH19_BTP2_CTRL1 :: BTP2_SLOT0_BTP_TYPE [11:08] */
#define BCHP_XPT_MEMDMA_MCPB_CH19_BTP2_CTRL1_BTP2_SLOT0_BTP_TYPE_MASK 0x00000f00
#define BCHP_XPT_MEMDMA_MCPB_CH19_BTP2_CTRL1_BTP2_SLOT0_BTP_TYPE_SHIFT 8
#define BCHP_XPT_MEMDMA_MCPB_CH19_BTP2_CTRL1_BTP2_SLOT0_BTP_TYPE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH19_BTP2_CTRL1 :: reserved1 [07:06] */
#define BCHP_XPT_MEMDMA_MCPB_CH19_BTP2_CTRL1_reserved1_MASK        0x000000c0
#define BCHP_XPT_MEMDMA_MCPB_CH19_BTP2_CTRL1_reserved1_SHIFT       6

/* XPT_MEMDMA_MCPB :: CH19_BTP2_CTRL1 :: BTP2_SLOT1_IS_CONSUMED_BY_ASP [05:05] */
#define BCHP_XPT_MEMDMA_MCPB_CH19_BTP2_CTRL1_BTP2_SLOT1_IS_CONSUMED_BY_ASP_MASK 0x00000020
#define BCHP_XPT_MEMDMA_MCPB_CH19_BTP2_CTRL1_BTP2_SLOT1_IS_CONSUMED_BY_ASP_SHIFT 5
#define BCHP_XPT_MEMDMA_MCPB_CH19_BTP2_CTRL1_BTP2_SLOT1_IS_CONSUMED_BY_ASP_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH19_BTP2_CTRL1 :: BTP2_SLOT0_IS_CONSUMED_BY_ASP [04:04] */
#define BCHP_XPT_MEMDMA_MCPB_CH19_BTP2_CTRL1_BTP2_SLOT0_IS_CONSUMED_BY_ASP_MASK 0x00000010
#define BCHP_XPT_MEMDMA_MCPB_CH19_BTP2_CTRL1_BTP2_SLOT0_IS_CONSUMED_BY_ASP_SHIFT 4
#define BCHP_XPT_MEMDMA_MCPB_CH19_BTP2_CTRL1_BTP2_SLOT0_IS_CONSUMED_BY_ASP_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH19_BTP2_CTRL1 :: BTP2_INSERTION_MODE [03:02] */
#define BCHP_XPT_MEMDMA_MCPB_CH19_BTP2_CTRL1_BTP2_INSERTION_MODE_MASK 0x0000000c
#define BCHP_XPT_MEMDMA_MCPB_CH19_BTP2_CTRL1_BTP2_INSERTION_MODE_SHIFT 2
#define BCHP_XPT_MEMDMA_MCPB_CH19_BTP2_CTRL1_BTP2_INSERTION_MODE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH19_BTP2_CTRL1 :: BTP2_PING_PONG_MODE_EN [01:01] */
#define BCHP_XPT_MEMDMA_MCPB_CH19_BTP2_CTRL1_BTP2_PING_PONG_MODE_EN_MASK 0x00000002
#define BCHP_XPT_MEMDMA_MCPB_CH19_BTP2_CTRL1_BTP2_PING_PONG_MODE_EN_SHIFT 1
#define BCHP_XPT_MEMDMA_MCPB_CH19_BTP2_CTRL1_BTP2_PING_PONG_MODE_EN_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH19_BTP2_CTRL1 :: BTP2_EN [00:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH19_BTP2_CTRL1_BTP2_EN_MASK          0x00000001
#define BCHP_XPT_MEMDMA_MCPB_CH19_BTP2_CTRL1_BTP2_EN_SHIFT         0
#define BCHP_XPT_MEMDMA_MCPB_CH19_BTP2_CTRL1_BTP2_EN_DEFAULT       0x00000000

/***************************************************************************
 *CH20_BTP0_CTRL1 - BTP0 control register for channel 20
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: CH20_BTP0_CTRL1 :: reserved0 [31:16] */
#define BCHP_XPT_MEMDMA_MCPB_CH20_BTP0_CTRL1_reserved0_MASK        0xffff0000
#define BCHP_XPT_MEMDMA_MCPB_CH20_BTP0_CTRL1_reserved0_SHIFT       16

/* XPT_MEMDMA_MCPB :: CH20_BTP0_CTRL1 :: BTP0_SLOT1_BTP_TYPE [15:12] */
#define BCHP_XPT_MEMDMA_MCPB_CH20_BTP0_CTRL1_BTP0_SLOT1_BTP_TYPE_MASK 0x0000f000
#define BCHP_XPT_MEMDMA_MCPB_CH20_BTP0_CTRL1_BTP0_SLOT1_BTP_TYPE_SHIFT 12

/* XPT_MEMDMA_MCPB :: CH20_BTP0_CTRL1 :: BTP0_SLOT0_BTP_TYPE [11:08] */
#define BCHP_XPT_MEMDMA_MCPB_CH20_BTP0_CTRL1_BTP0_SLOT0_BTP_TYPE_MASK 0x00000f00
#define BCHP_XPT_MEMDMA_MCPB_CH20_BTP0_CTRL1_BTP0_SLOT0_BTP_TYPE_SHIFT 8
#define BCHP_XPT_MEMDMA_MCPB_CH20_BTP0_CTRL1_BTP0_SLOT0_BTP_TYPE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH20_BTP0_CTRL1 :: reserved1 [07:06] */
#define BCHP_XPT_MEMDMA_MCPB_CH20_BTP0_CTRL1_reserved1_MASK        0x000000c0
#define BCHP_XPT_MEMDMA_MCPB_CH20_BTP0_CTRL1_reserved1_SHIFT       6

/* XPT_MEMDMA_MCPB :: CH20_BTP0_CTRL1 :: BTP0_SLOT1_IS_CONSUMED_BY_ASP [05:05] */
#define BCHP_XPT_MEMDMA_MCPB_CH20_BTP0_CTRL1_BTP0_SLOT1_IS_CONSUMED_BY_ASP_MASK 0x00000020
#define BCHP_XPT_MEMDMA_MCPB_CH20_BTP0_CTRL1_BTP0_SLOT1_IS_CONSUMED_BY_ASP_SHIFT 5
#define BCHP_XPT_MEMDMA_MCPB_CH20_BTP0_CTRL1_BTP0_SLOT1_IS_CONSUMED_BY_ASP_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH20_BTP0_CTRL1 :: BTP0_SLOT0_IS_CONSUMED_BY_ASP [04:04] */
#define BCHP_XPT_MEMDMA_MCPB_CH20_BTP0_CTRL1_BTP0_SLOT0_IS_CONSUMED_BY_ASP_MASK 0x00000010
#define BCHP_XPT_MEMDMA_MCPB_CH20_BTP0_CTRL1_BTP0_SLOT0_IS_CONSUMED_BY_ASP_SHIFT 4
#define BCHP_XPT_MEMDMA_MCPB_CH20_BTP0_CTRL1_BTP0_SLOT0_IS_CONSUMED_BY_ASP_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH20_BTP0_CTRL1 :: BTP0_INSERTION_MODE [03:02] */
#define BCHP_XPT_MEMDMA_MCPB_CH20_BTP0_CTRL1_BTP0_INSERTION_MODE_MASK 0x0000000c
#define BCHP_XPT_MEMDMA_MCPB_CH20_BTP0_CTRL1_BTP0_INSERTION_MODE_SHIFT 2
#define BCHP_XPT_MEMDMA_MCPB_CH20_BTP0_CTRL1_BTP0_INSERTION_MODE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH20_BTP0_CTRL1 :: BTP0_PING_PONG_MODE_EN [01:01] */
#define BCHP_XPT_MEMDMA_MCPB_CH20_BTP0_CTRL1_BTP0_PING_PONG_MODE_EN_MASK 0x00000002
#define BCHP_XPT_MEMDMA_MCPB_CH20_BTP0_CTRL1_BTP0_PING_PONG_MODE_EN_SHIFT 1
#define BCHP_XPT_MEMDMA_MCPB_CH20_BTP0_CTRL1_BTP0_PING_PONG_MODE_EN_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH20_BTP0_CTRL1 :: BTP0_EN [00:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH20_BTP0_CTRL1_BTP0_EN_MASK          0x00000001
#define BCHP_XPT_MEMDMA_MCPB_CH20_BTP0_CTRL1_BTP0_EN_SHIFT         0
#define BCHP_XPT_MEMDMA_MCPB_CH20_BTP0_CTRL1_BTP0_EN_DEFAULT       0x00000000

/***************************************************************************
 *CH20_BTP1_CTRL1 - BTP1 control register for channel 20
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: CH20_BTP1_CTRL1 :: reserved0 [31:16] */
#define BCHP_XPT_MEMDMA_MCPB_CH20_BTP1_CTRL1_reserved0_MASK        0xffff0000
#define BCHP_XPT_MEMDMA_MCPB_CH20_BTP1_CTRL1_reserved0_SHIFT       16

/* XPT_MEMDMA_MCPB :: CH20_BTP1_CTRL1 :: BTP1_SLOT1_BTP_TYPE [15:12] */
#define BCHP_XPT_MEMDMA_MCPB_CH20_BTP1_CTRL1_BTP1_SLOT1_BTP_TYPE_MASK 0x0000f000
#define BCHP_XPT_MEMDMA_MCPB_CH20_BTP1_CTRL1_BTP1_SLOT1_BTP_TYPE_SHIFT 12

/* XPT_MEMDMA_MCPB :: CH20_BTP1_CTRL1 :: BTP1_SLOT0_BTP_TYPE [11:08] */
#define BCHP_XPT_MEMDMA_MCPB_CH20_BTP1_CTRL1_BTP1_SLOT0_BTP_TYPE_MASK 0x00000f00
#define BCHP_XPT_MEMDMA_MCPB_CH20_BTP1_CTRL1_BTP1_SLOT0_BTP_TYPE_SHIFT 8
#define BCHP_XPT_MEMDMA_MCPB_CH20_BTP1_CTRL1_BTP1_SLOT0_BTP_TYPE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH20_BTP1_CTRL1 :: reserved1 [07:06] */
#define BCHP_XPT_MEMDMA_MCPB_CH20_BTP1_CTRL1_reserved1_MASK        0x000000c0
#define BCHP_XPT_MEMDMA_MCPB_CH20_BTP1_CTRL1_reserved1_SHIFT       6

/* XPT_MEMDMA_MCPB :: CH20_BTP1_CTRL1 :: BTP1_SLOT1_IS_CONSUMED_BY_ASP [05:05] */
#define BCHP_XPT_MEMDMA_MCPB_CH20_BTP1_CTRL1_BTP1_SLOT1_IS_CONSUMED_BY_ASP_MASK 0x00000020
#define BCHP_XPT_MEMDMA_MCPB_CH20_BTP1_CTRL1_BTP1_SLOT1_IS_CONSUMED_BY_ASP_SHIFT 5
#define BCHP_XPT_MEMDMA_MCPB_CH20_BTP1_CTRL1_BTP1_SLOT1_IS_CONSUMED_BY_ASP_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH20_BTP1_CTRL1 :: BTP1_SLOT0_IS_CONSUMED_BY_ASP [04:04] */
#define BCHP_XPT_MEMDMA_MCPB_CH20_BTP1_CTRL1_BTP1_SLOT0_IS_CONSUMED_BY_ASP_MASK 0x00000010
#define BCHP_XPT_MEMDMA_MCPB_CH20_BTP1_CTRL1_BTP1_SLOT0_IS_CONSUMED_BY_ASP_SHIFT 4
#define BCHP_XPT_MEMDMA_MCPB_CH20_BTP1_CTRL1_BTP1_SLOT0_IS_CONSUMED_BY_ASP_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH20_BTP1_CTRL1 :: BTP1_INSERTION_MODE [03:02] */
#define BCHP_XPT_MEMDMA_MCPB_CH20_BTP1_CTRL1_BTP1_INSERTION_MODE_MASK 0x0000000c
#define BCHP_XPT_MEMDMA_MCPB_CH20_BTP1_CTRL1_BTP1_INSERTION_MODE_SHIFT 2
#define BCHP_XPT_MEMDMA_MCPB_CH20_BTP1_CTRL1_BTP1_INSERTION_MODE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH20_BTP1_CTRL1 :: BTP1_PING_PONG_MODE_EN [01:01] */
#define BCHP_XPT_MEMDMA_MCPB_CH20_BTP1_CTRL1_BTP1_PING_PONG_MODE_EN_MASK 0x00000002
#define BCHP_XPT_MEMDMA_MCPB_CH20_BTP1_CTRL1_BTP1_PING_PONG_MODE_EN_SHIFT 1
#define BCHP_XPT_MEMDMA_MCPB_CH20_BTP1_CTRL1_BTP1_PING_PONG_MODE_EN_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH20_BTP1_CTRL1 :: BTP1_EN [00:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH20_BTP1_CTRL1_BTP1_EN_MASK          0x00000001
#define BCHP_XPT_MEMDMA_MCPB_CH20_BTP1_CTRL1_BTP1_EN_SHIFT         0
#define BCHP_XPT_MEMDMA_MCPB_CH20_BTP1_CTRL1_BTP1_EN_DEFAULT       0x00000000

/***************************************************************************
 *CH20_BTP2_CTRL1 - BTP2 control register for channel 20
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: CH20_BTP2_CTRL1 :: reserved0 [31:16] */
#define BCHP_XPT_MEMDMA_MCPB_CH20_BTP2_CTRL1_reserved0_MASK        0xffff0000
#define BCHP_XPT_MEMDMA_MCPB_CH20_BTP2_CTRL1_reserved0_SHIFT       16

/* XPT_MEMDMA_MCPB :: CH20_BTP2_CTRL1 :: BTP2_SLOT1_BTP_TYPE [15:12] */
#define BCHP_XPT_MEMDMA_MCPB_CH20_BTP2_CTRL1_BTP2_SLOT1_BTP_TYPE_MASK 0x0000f000
#define BCHP_XPT_MEMDMA_MCPB_CH20_BTP2_CTRL1_BTP2_SLOT1_BTP_TYPE_SHIFT 12

/* XPT_MEMDMA_MCPB :: CH20_BTP2_CTRL1 :: BTP2_SLOT0_BTP_TYPE [11:08] */
#define BCHP_XPT_MEMDMA_MCPB_CH20_BTP2_CTRL1_BTP2_SLOT0_BTP_TYPE_MASK 0x00000f00
#define BCHP_XPT_MEMDMA_MCPB_CH20_BTP2_CTRL1_BTP2_SLOT0_BTP_TYPE_SHIFT 8
#define BCHP_XPT_MEMDMA_MCPB_CH20_BTP2_CTRL1_BTP2_SLOT0_BTP_TYPE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH20_BTP2_CTRL1 :: reserved1 [07:06] */
#define BCHP_XPT_MEMDMA_MCPB_CH20_BTP2_CTRL1_reserved1_MASK        0x000000c0
#define BCHP_XPT_MEMDMA_MCPB_CH20_BTP2_CTRL1_reserved1_SHIFT       6

/* XPT_MEMDMA_MCPB :: CH20_BTP2_CTRL1 :: BTP2_SLOT1_IS_CONSUMED_BY_ASP [05:05] */
#define BCHP_XPT_MEMDMA_MCPB_CH20_BTP2_CTRL1_BTP2_SLOT1_IS_CONSUMED_BY_ASP_MASK 0x00000020
#define BCHP_XPT_MEMDMA_MCPB_CH20_BTP2_CTRL1_BTP2_SLOT1_IS_CONSUMED_BY_ASP_SHIFT 5
#define BCHP_XPT_MEMDMA_MCPB_CH20_BTP2_CTRL1_BTP2_SLOT1_IS_CONSUMED_BY_ASP_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH20_BTP2_CTRL1 :: BTP2_SLOT0_IS_CONSUMED_BY_ASP [04:04] */
#define BCHP_XPT_MEMDMA_MCPB_CH20_BTP2_CTRL1_BTP2_SLOT0_IS_CONSUMED_BY_ASP_MASK 0x00000010
#define BCHP_XPT_MEMDMA_MCPB_CH20_BTP2_CTRL1_BTP2_SLOT0_IS_CONSUMED_BY_ASP_SHIFT 4
#define BCHP_XPT_MEMDMA_MCPB_CH20_BTP2_CTRL1_BTP2_SLOT0_IS_CONSUMED_BY_ASP_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH20_BTP2_CTRL1 :: BTP2_INSERTION_MODE [03:02] */
#define BCHP_XPT_MEMDMA_MCPB_CH20_BTP2_CTRL1_BTP2_INSERTION_MODE_MASK 0x0000000c
#define BCHP_XPT_MEMDMA_MCPB_CH20_BTP2_CTRL1_BTP2_INSERTION_MODE_SHIFT 2
#define BCHP_XPT_MEMDMA_MCPB_CH20_BTP2_CTRL1_BTP2_INSERTION_MODE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH20_BTP2_CTRL1 :: BTP2_PING_PONG_MODE_EN [01:01] */
#define BCHP_XPT_MEMDMA_MCPB_CH20_BTP2_CTRL1_BTP2_PING_PONG_MODE_EN_MASK 0x00000002
#define BCHP_XPT_MEMDMA_MCPB_CH20_BTP2_CTRL1_BTP2_PING_PONG_MODE_EN_SHIFT 1
#define BCHP_XPT_MEMDMA_MCPB_CH20_BTP2_CTRL1_BTP2_PING_PONG_MODE_EN_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH20_BTP2_CTRL1 :: BTP2_EN [00:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH20_BTP2_CTRL1_BTP2_EN_MASK          0x00000001
#define BCHP_XPT_MEMDMA_MCPB_CH20_BTP2_CTRL1_BTP2_EN_SHIFT         0
#define BCHP_XPT_MEMDMA_MCPB_CH20_BTP2_CTRL1_BTP2_EN_DEFAULT       0x00000000

/***************************************************************************
 *CH21_BTP0_CTRL1 - BTP0 control register for channel 21
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: CH21_BTP0_CTRL1 :: reserved0 [31:16] */
#define BCHP_XPT_MEMDMA_MCPB_CH21_BTP0_CTRL1_reserved0_MASK        0xffff0000
#define BCHP_XPT_MEMDMA_MCPB_CH21_BTP0_CTRL1_reserved0_SHIFT       16

/* XPT_MEMDMA_MCPB :: CH21_BTP0_CTRL1 :: BTP0_SLOT1_BTP_TYPE [15:12] */
#define BCHP_XPT_MEMDMA_MCPB_CH21_BTP0_CTRL1_BTP0_SLOT1_BTP_TYPE_MASK 0x0000f000
#define BCHP_XPT_MEMDMA_MCPB_CH21_BTP0_CTRL1_BTP0_SLOT1_BTP_TYPE_SHIFT 12

/* XPT_MEMDMA_MCPB :: CH21_BTP0_CTRL1 :: BTP0_SLOT0_BTP_TYPE [11:08] */
#define BCHP_XPT_MEMDMA_MCPB_CH21_BTP0_CTRL1_BTP0_SLOT0_BTP_TYPE_MASK 0x00000f00
#define BCHP_XPT_MEMDMA_MCPB_CH21_BTP0_CTRL1_BTP0_SLOT0_BTP_TYPE_SHIFT 8
#define BCHP_XPT_MEMDMA_MCPB_CH21_BTP0_CTRL1_BTP0_SLOT0_BTP_TYPE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH21_BTP0_CTRL1 :: reserved1 [07:06] */
#define BCHP_XPT_MEMDMA_MCPB_CH21_BTP0_CTRL1_reserved1_MASK        0x000000c0
#define BCHP_XPT_MEMDMA_MCPB_CH21_BTP0_CTRL1_reserved1_SHIFT       6

/* XPT_MEMDMA_MCPB :: CH21_BTP0_CTRL1 :: BTP0_SLOT1_IS_CONSUMED_BY_ASP [05:05] */
#define BCHP_XPT_MEMDMA_MCPB_CH21_BTP0_CTRL1_BTP0_SLOT1_IS_CONSUMED_BY_ASP_MASK 0x00000020
#define BCHP_XPT_MEMDMA_MCPB_CH21_BTP0_CTRL1_BTP0_SLOT1_IS_CONSUMED_BY_ASP_SHIFT 5
#define BCHP_XPT_MEMDMA_MCPB_CH21_BTP0_CTRL1_BTP0_SLOT1_IS_CONSUMED_BY_ASP_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH21_BTP0_CTRL1 :: BTP0_SLOT0_IS_CONSUMED_BY_ASP [04:04] */
#define BCHP_XPT_MEMDMA_MCPB_CH21_BTP0_CTRL1_BTP0_SLOT0_IS_CONSUMED_BY_ASP_MASK 0x00000010
#define BCHP_XPT_MEMDMA_MCPB_CH21_BTP0_CTRL1_BTP0_SLOT0_IS_CONSUMED_BY_ASP_SHIFT 4
#define BCHP_XPT_MEMDMA_MCPB_CH21_BTP0_CTRL1_BTP0_SLOT0_IS_CONSUMED_BY_ASP_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH21_BTP0_CTRL1 :: BTP0_INSERTION_MODE [03:02] */
#define BCHP_XPT_MEMDMA_MCPB_CH21_BTP0_CTRL1_BTP0_INSERTION_MODE_MASK 0x0000000c
#define BCHP_XPT_MEMDMA_MCPB_CH21_BTP0_CTRL1_BTP0_INSERTION_MODE_SHIFT 2
#define BCHP_XPT_MEMDMA_MCPB_CH21_BTP0_CTRL1_BTP0_INSERTION_MODE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH21_BTP0_CTRL1 :: BTP0_PING_PONG_MODE_EN [01:01] */
#define BCHP_XPT_MEMDMA_MCPB_CH21_BTP0_CTRL1_BTP0_PING_PONG_MODE_EN_MASK 0x00000002
#define BCHP_XPT_MEMDMA_MCPB_CH21_BTP0_CTRL1_BTP0_PING_PONG_MODE_EN_SHIFT 1
#define BCHP_XPT_MEMDMA_MCPB_CH21_BTP0_CTRL1_BTP0_PING_PONG_MODE_EN_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH21_BTP0_CTRL1 :: BTP0_EN [00:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH21_BTP0_CTRL1_BTP0_EN_MASK          0x00000001
#define BCHP_XPT_MEMDMA_MCPB_CH21_BTP0_CTRL1_BTP0_EN_SHIFT         0
#define BCHP_XPT_MEMDMA_MCPB_CH21_BTP0_CTRL1_BTP0_EN_DEFAULT       0x00000000

/***************************************************************************
 *CH21_BTP1_CTRL1 - BTP1 control register for channel 21
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: CH21_BTP1_CTRL1 :: reserved0 [31:16] */
#define BCHP_XPT_MEMDMA_MCPB_CH21_BTP1_CTRL1_reserved0_MASK        0xffff0000
#define BCHP_XPT_MEMDMA_MCPB_CH21_BTP1_CTRL1_reserved0_SHIFT       16

/* XPT_MEMDMA_MCPB :: CH21_BTP1_CTRL1 :: BTP1_SLOT1_BTP_TYPE [15:12] */
#define BCHP_XPT_MEMDMA_MCPB_CH21_BTP1_CTRL1_BTP1_SLOT1_BTP_TYPE_MASK 0x0000f000
#define BCHP_XPT_MEMDMA_MCPB_CH21_BTP1_CTRL1_BTP1_SLOT1_BTP_TYPE_SHIFT 12

/* XPT_MEMDMA_MCPB :: CH21_BTP1_CTRL1 :: BTP1_SLOT0_BTP_TYPE [11:08] */
#define BCHP_XPT_MEMDMA_MCPB_CH21_BTP1_CTRL1_BTP1_SLOT0_BTP_TYPE_MASK 0x00000f00
#define BCHP_XPT_MEMDMA_MCPB_CH21_BTP1_CTRL1_BTP1_SLOT0_BTP_TYPE_SHIFT 8
#define BCHP_XPT_MEMDMA_MCPB_CH21_BTP1_CTRL1_BTP1_SLOT0_BTP_TYPE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH21_BTP1_CTRL1 :: reserved1 [07:06] */
#define BCHP_XPT_MEMDMA_MCPB_CH21_BTP1_CTRL1_reserved1_MASK        0x000000c0
#define BCHP_XPT_MEMDMA_MCPB_CH21_BTP1_CTRL1_reserved1_SHIFT       6

/* XPT_MEMDMA_MCPB :: CH21_BTP1_CTRL1 :: BTP1_SLOT1_IS_CONSUMED_BY_ASP [05:05] */
#define BCHP_XPT_MEMDMA_MCPB_CH21_BTP1_CTRL1_BTP1_SLOT1_IS_CONSUMED_BY_ASP_MASK 0x00000020
#define BCHP_XPT_MEMDMA_MCPB_CH21_BTP1_CTRL1_BTP1_SLOT1_IS_CONSUMED_BY_ASP_SHIFT 5
#define BCHP_XPT_MEMDMA_MCPB_CH21_BTP1_CTRL1_BTP1_SLOT1_IS_CONSUMED_BY_ASP_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH21_BTP1_CTRL1 :: BTP1_SLOT0_IS_CONSUMED_BY_ASP [04:04] */
#define BCHP_XPT_MEMDMA_MCPB_CH21_BTP1_CTRL1_BTP1_SLOT0_IS_CONSUMED_BY_ASP_MASK 0x00000010
#define BCHP_XPT_MEMDMA_MCPB_CH21_BTP1_CTRL1_BTP1_SLOT0_IS_CONSUMED_BY_ASP_SHIFT 4
#define BCHP_XPT_MEMDMA_MCPB_CH21_BTP1_CTRL1_BTP1_SLOT0_IS_CONSUMED_BY_ASP_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH21_BTP1_CTRL1 :: BTP1_INSERTION_MODE [03:02] */
#define BCHP_XPT_MEMDMA_MCPB_CH21_BTP1_CTRL1_BTP1_INSERTION_MODE_MASK 0x0000000c
#define BCHP_XPT_MEMDMA_MCPB_CH21_BTP1_CTRL1_BTP1_INSERTION_MODE_SHIFT 2
#define BCHP_XPT_MEMDMA_MCPB_CH21_BTP1_CTRL1_BTP1_INSERTION_MODE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH21_BTP1_CTRL1 :: BTP1_PING_PONG_MODE_EN [01:01] */
#define BCHP_XPT_MEMDMA_MCPB_CH21_BTP1_CTRL1_BTP1_PING_PONG_MODE_EN_MASK 0x00000002
#define BCHP_XPT_MEMDMA_MCPB_CH21_BTP1_CTRL1_BTP1_PING_PONG_MODE_EN_SHIFT 1
#define BCHP_XPT_MEMDMA_MCPB_CH21_BTP1_CTRL1_BTP1_PING_PONG_MODE_EN_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH21_BTP1_CTRL1 :: BTP1_EN [00:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH21_BTP1_CTRL1_BTP1_EN_MASK          0x00000001
#define BCHP_XPT_MEMDMA_MCPB_CH21_BTP1_CTRL1_BTP1_EN_SHIFT         0
#define BCHP_XPT_MEMDMA_MCPB_CH21_BTP1_CTRL1_BTP1_EN_DEFAULT       0x00000000

/***************************************************************************
 *CH21_BTP2_CTRL1 - BTP2 control register for channel 21
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: CH21_BTP2_CTRL1 :: reserved0 [31:16] */
#define BCHP_XPT_MEMDMA_MCPB_CH21_BTP2_CTRL1_reserved0_MASK        0xffff0000
#define BCHP_XPT_MEMDMA_MCPB_CH21_BTP2_CTRL1_reserved0_SHIFT       16

/* XPT_MEMDMA_MCPB :: CH21_BTP2_CTRL1 :: BTP2_SLOT1_BTP_TYPE [15:12] */
#define BCHP_XPT_MEMDMA_MCPB_CH21_BTP2_CTRL1_BTP2_SLOT1_BTP_TYPE_MASK 0x0000f000
#define BCHP_XPT_MEMDMA_MCPB_CH21_BTP2_CTRL1_BTP2_SLOT1_BTP_TYPE_SHIFT 12

/* XPT_MEMDMA_MCPB :: CH21_BTP2_CTRL1 :: BTP2_SLOT0_BTP_TYPE [11:08] */
#define BCHP_XPT_MEMDMA_MCPB_CH21_BTP2_CTRL1_BTP2_SLOT0_BTP_TYPE_MASK 0x00000f00
#define BCHP_XPT_MEMDMA_MCPB_CH21_BTP2_CTRL1_BTP2_SLOT0_BTP_TYPE_SHIFT 8
#define BCHP_XPT_MEMDMA_MCPB_CH21_BTP2_CTRL1_BTP2_SLOT0_BTP_TYPE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH21_BTP2_CTRL1 :: reserved1 [07:06] */
#define BCHP_XPT_MEMDMA_MCPB_CH21_BTP2_CTRL1_reserved1_MASK        0x000000c0
#define BCHP_XPT_MEMDMA_MCPB_CH21_BTP2_CTRL1_reserved1_SHIFT       6

/* XPT_MEMDMA_MCPB :: CH21_BTP2_CTRL1 :: BTP2_SLOT1_IS_CONSUMED_BY_ASP [05:05] */
#define BCHP_XPT_MEMDMA_MCPB_CH21_BTP2_CTRL1_BTP2_SLOT1_IS_CONSUMED_BY_ASP_MASK 0x00000020
#define BCHP_XPT_MEMDMA_MCPB_CH21_BTP2_CTRL1_BTP2_SLOT1_IS_CONSUMED_BY_ASP_SHIFT 5
#define BCHP_XPT_MEMDMA_MCPB_CH21_BTP2_CTRL1_BTP2_SLOT1_IS_CONSUMED_BY_ASP_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH21_BTP2_CTRL1 :: BTP2_SLOT0_IS_CONSUMED_BY_ASP [04:04] */
#define BCHP_XPT_MEMDMA_MCPB_CH21_BTP2_CTRL1_BTP2_SLOT0_IS_CONSUMED_BY_ASP_MASK 0x00000010
#define BCHP_XPT_MEMDMA_MCPB_CH21_BTP2_CTRL1_BTP2_SLOT0_IS_CONSUMED_BY_ASP_SHIFT 4
#define BCHP_XPT_MEMDMA_MCPB_CH21_BTP2_CTRL1_BTP2_SLOT0_IS_CONSUMED_BY_ASP_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH21_BTP2_CTRL1 :: BTP2_INSERTION_MODE [03:02] */
#define BCHP_XPT_MEMDMA_MCPB_CH21_BTP2_CTRL1_BTP2_INSERTION_MODE_MASK 0x0000000c
#define BCHP_XPT_MEMDMA_MCPB_CH21_BTP2_CTRL1_BTP2_INSERTION_MODE_SHIFT 2
#define BCHP_XPT_MEMDMA_MCPB_CH21_BTP2_CTRL1_BTP2_INSERTION_MODE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH21_BTP2_CTRL1 :: BTP2_PING_PONG_MODE_EN [01:01] */
#define BCHP_XPT_MEMDMA_MCPB_CH21_BTP2_CTRL1_BTP2_PING_PONG_MODE_EN_MASK 0x00000002
#define BCHP_XPT_MEMDMA_MCPB_CH21_BTP2_CTRL1_BTP2_PING_PONG_MODE_EN_SHIFT 1
#define BCHP_XPT_MEMDMA_MCPB_CH21_BTP2_CTRL1_BTP2_PING_PONG_MODE_EN_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH21_BTP2_CTRL1 :: BTP2_EN [00:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH21_BTP2_CTRL1_BTP2_EN_MASK          0x00000001
#define BCHP_XPT_MEMDMA_MCPB_CH21_BTP2_CTRL1_BTP2_EN_SHIFT         0
#define BCHP_XPT_MEMDMA_MCPB_CH21_BTP2_CTRL1_BTP2_EN_DEFAULT       0x00000000

/***************************************************************************
 *CH22_BTP0_CTRL1 - BTP0 control register for channel 22
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: CH22_BTP0_CTRL1 :: reserved0 [31:16] */
#define BCHP_XPT_MEMDMA_MCPB_CH22_BTP0_CTRL1_reserved0_MASK        0xffff0000
#define BCHP_XPT_MEMDMA_MCPB_CH22_BTP0_CTRL1_reserved0_SHIFT       16

/* XPT_MEMDMA_MCPB :: CH22_BTP0_CTRL1 :: BTP0_SLOT1_BTP_TYPE [15:12] */
#define BCHP_XPT_MEMDMA_MCPB_CH22_BTP0_CTRL1_BTP0_SLOT1_BTP_TYPE_MASK 0x0000f000
#define BCHP_XPT_MEMDMA_MCPB_CH22_BTP0_CTRL1_BTP0_SLOT1_BTP_TYPE_SHIFT 12

/* XPT_MEMDMA_MCPB :: CH22_BTP0_CTRL1 :: BTP0_SLOT0_BTP_TYPE [11:08] */
#define BCHP_XPT_MEMDMA_MCPB_CH22_BTP0_CTRL1_BTP0_SLOT0_BTP_TYPE_MASK 0x00000f00
#define BCHP_XPT_MEMDMA_MCPB_CH22_BTP0_CTRL1_BTP0_SLOT0_BTP_TYPE_SHIFT 8
#define BCHP_XPT_MEMDMA_MCPB_CH22_BTP0_CTRL1_BTP0_SLOT0_BTP_TYPE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH22_BTP0_CTRL1 :: reserved1 [07:06] */
#define BCHP_XPT_MEMDMA_MCPB_CH22_BTP0_CTRL1_reserved1_MASK        0x000000c0
#define BCHP_XPT_MEMDMA_MCPB_CH22_BTP0_CTRL1_reserved1_SHIFT       6

/* XPT_MEMDMA_MCPB :: CH22_BTP0_CTRL1 :: BTP0_SLOT1_IS_CONSUMED_BY_ASP [05:05] */
#define BCHP_XPT_MEMDMA_MCPB_CH22_BTP0_CTRL1_BTP0_SLOT1_IS_CONSUMED_BY_ASP_MASK 0x00000020
#define BCHP_XPT_MEMDMA_MCPB_CH22_BTP0_CTRL1_BTP0_SLOT1_IS_CONSUMED_BY_ASP_SHIFT 5
#define BCHP_XPT_MEMDMA_MCPB_CH22_BTP0_CTRL1_BTP0_SLOT1_IS_CONSUMED_BY_ASP_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH22_BTP0_CTRL1 :: BTP0_SLOT0_IS_CONSUMED_BY_ASP [04:04] */
#define BCHP_XPT_MEMDMA_MCPB_CH22_BTP0_CTRL1_BTP0_SLOT0_IS_CONSUMED_BY_ASP_MASK 0x00000010
#define BCHP_XPT_MEMDMA_MCPB_CH22_BTP0_CTRL1_BTP0_SLOT0_IS_CONSUMED_BY_ASP_SHIFT 4
#define BCHP_XPT_MEMDMA_MCPB_CH22_BTP0_CTRL1_BTP0_SLOT0_IS_CONSUMED_BY_ASP_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH22_BTP0_CTRL1 :: BTP0_INSERTION_MODE [03:02] */
#define BCHP_XPT_MEMDMA_MCPB_CH22_BTP0_CTRL1_BTP0_INSERTION_MODE_MASK 0x0000000c
#define BCHP_XPT_MEMDMA_MCPB_CH22_BTP0_CTRL1_BTP0_INSERTION_MODE_SHIFT 2
#define BCHP_XPT_MEMDMA_MCPB_CH22_BTP0_CTRL1_BTP0_INSERTION_MODE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH22_BTP0_CTRL1 :: BTP0_PING_PONG_MODE_EN [01:01] */
#define BCHP_XPT_MEMDMA_MCPB_CH22_BTP0_CTRL1_BTP0_PING_PONG_MODE_EN_MASK 0x00000002
#define BCHP_XPT_MEMDMA_MCPB_CH22_BTP0_CTRL1_BTP0_PING_PONG_MODE_EN_SHIFT 1
#define BCHP_XPT_MEMDMA_MCPB_CH22_BTP0_CTRL1_BTP0_PING_PONG_MODE_EN_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH22_BTP0_CTRL1 :: BTP0_EN [00:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH22_BTP0_CTRL1_BTP0_EN_MASK          0x00000001
#define BCHP_XPT_MEMDMA_MCPB_CH22_BTP0_CTRL1_BTP0_EN_SHIFT         0
#define BCHP_XPT_MEMDMA_MCPB_CH22_BTP0_CTRL1_BTP0_EN_DEFAULT       0x00000000

/***************************************************************************
 *CH22_BTP1_CTRL1 - BTP1 control register for channel 22
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: CH22_BTP1_CTRL1 :: reserved0 [31:16] */
#define BCHP_XPT_MEMDMA_MCPB_CH22_BTP1_CTRL1_reserved0_MASK        0xffff0000
#define BCHP_XPT_MEMDMA_MCPB_CH22_BTP1_CTRL1_reserved0_SHIFT       16

/* XPT_MEMDMA_MCPB :: CH22_BTP1_CTRL1 :: BTP1_SLOT1_BTP_TYPE [15:12] */
#define BCHP_XPT_MEMDMA_MCPB_CH22_BTP1_CTRL1_BTP1_SLOT1_BTP_TYPE_MASK 0x0000f000
#define BCHP_XPT_MEMDMA_MCPB_CH22_BTP1_CTRL1_BTP1_SLOT1_BTP_TYPE_SHIFT 12

/* XPT_MEMDMA_MCPB :: CH22_BTP1_CTRL1 :: BTP1_SLOT0_BTP_TYPE [11:08] */
#define BCHP_XPT_MEMDMA_MCPB_CH22_BTP1_CTRL1_BTP1_SLOT0_BTP_TYPE_MASK 0x00000f00
#define BCHP_XPT_MEMDMA_MCPB_CH22_BTP1_CTRL1_BTP1_SLOT0_BTP_TYPE_SHIFT 8
#define BCHP_XPT_MEMDMA_MCPB_CH22_BTP1_CTRL1_BTP1_SLOT0_BTP_TYPE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH22_BTP1_CTRL1 :: reserved1 [07:06] */
#define BCHP_XPT_MEMDMA_MCPB_CH22_BTP1_CTRL1_reserved1_MASK        0x000000c0
#define BCHP_XPT_MEMDMA_MCPB_CH22_BTP1_CTRL1_reserved1_SHIFT       6

/* XPT_MEMDMA_MCPB :: CH22_BTP1_CTRL1 :: BTP1_SLOT1_IS_CONSUMED_BY_ASP [05:05] */
#define BCHP_XPT_MEMDMA_MCPB_CH22_BTP1_CTRL1_BTP1_SLOT1_IS_CONSUMED_BY_ASP_MASK 0x00000020
#define BCHP_XPT_MEMDMA_MCPB_CH22_BTP1_CTRL1_BTP1_SLOT1_IS_CONSUMED_BY_ASP_SHIFT 5
#define BCHP_XPT_MEMDMA_MCPB_CH22_BTP1_CTRL1_BTP1_SLOT1_IS_CONSUMED_BY_ASP_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH22_BTP1_CTRL1 :: BTP1_SLOT0_IS_CONSUMED_BY_ASP [04:04] */
#define BCHP_XPT_MEMDMA_MCPB_CH22_BTP1_CTRL1_BTP1_SLOT0_IS_CONSUMED_BY_ASP_MASK 0x00000010
#define BCHP_XPT_MEMDMA_MCPB_CH22_BTP1_CTRL1_BTP1_SLOT0_IS_CONSUMED_BY_ASP_SHIFT 4
#define BCHP_XPT_MEMDMA_MCPB_CH22_BTP1_CTRL1_BTP1_SLOT0_IS_CONSUMED_BY_ASP_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH22_BTP1_CTRL1 :: BTP1_INSERTION_MODE [03:02] */
#define BCHP_XPT_MEMDMA_MCPB_CH22_BTP1_CTRL1_BTP1_INSERTION_MODE_MASK 0x0000000c
#define BCHP_XPT_MEMDMA_MCPB_CH22_BTP1_CTRL1_BTP1_INSERTION_MODE_SHIFT 2
#define BCHP_XPT_MEMDMA_MCPB_CH22_BTP1_CTRL1_BTP1_INSERTION_MODE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH22_BTP1_CTRL1 :: BTP1_PING_PONG_MODE_EN [01:01] */
#define BCHP_XPT_MEMDMA_MCPB_CH22_BTP1_CTRL1_BTP1_PING_PONG_MODE_EN_MASK 0x00000002
#define BCHP_XPT_MEMDMA_MCPB_CH22_BTP1_CTRL1_BTP1_PING_PONG_MODE_EN_SHIFT 1
#define BCHP_XPT_MEMDMA_MCPB_CH22_BTP1_CTRL1_BTP1_PING_PONG_MODE_EN_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH22_BTP1_CTRL1 :: BTP1_EN [00:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH22_BTP1_CTRL1_BTP1_EN_MASK          0x00000001
#define BCHP_XPT_MEMDMA_MCPB_CH22_BTP1_CTRL1_BTP1_EN_SHIFT         0
#define BCHP_XPT_MEMDMA_MCPB_CH22_BTP1_CTRL1_BTP1_EN_DEFAULT       0x00000000

/***************************************************************************
 *CH22_BTP2_CTRL1 - BTP2 control register for channel 22
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: CH22_BTP2_CTRL1 :: reserved0 [31:16] */
#define BCHP_XPT_MEMDMA_MCPB_CH22_BTP2_CTRL1_reserved0_MASK        0xffff0000
#define BCHP_XPT_MEMDMA_MCPB_CH22_BTP2_CTRL1_reserved0_SHIFT       16

/* XPT_MEMDMA_MCPB :: CH22_BTP2_CTRL1 :: BTP2_SLOT1_BTP_TYPE [15:12] */
#define BCHP_XPT_MEMDMA_MCPB_CH22_BTP2_CTRL1_BTP2_SLOT1_BTP_TYPE_MASK 0x0000f000
#define BCHP_XPT_MEMDMA_MCPB_CH22_BTP2_CTRL1_BTP2_SLOT1_BTP_TYPE_SHIFT 12

/* XPT_MEMDMA_MCPB :: CH22_BTP2_CTRL1 :: BTP2_SLOT0_BTP_TYPE [11:08] */
#define BCHP_XPT_MEMDMA_MCPB_CH22_BTP2_CTRL1_BTP2_SLOT0_BTP_TYPE_MASK 0x00000f00
#define BCHP_XPT_MEMDMA_MCPB_CH22_BTP2_CTRL1_BTP2_SLOT0_BTP_TYPE_SHIFT 8
#define BCHP_XPT_MEMDMA_MCPB_CH22_BTP2_CTRL1_BTP2_SLOT0_BTP_TYPE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH22_BTP2_CTRL1 :: reserved1 [07:06] */
#define BCHP_XPT_MEMDMA_MCPB_CH22_BTP2_CTRL1_reserved1_MASK        0x000000c0
#define BCHP_XPT_MEMDMA_MCPB_CH22_BTP2_CTRL1_reserved1_SHIFT       6

/* XPT_MEMDMA_MCPB :: CH22_BTP2_CTRL1 :: BTP2_SLOT1_IS_CONSUMED_BY_ASP [05:05] */
#define BCHP_XPT_MEMDMA_MCPB_CH22_BTP2_CTRL1_BTP2_SLOT1_IS_CONSUMED_BY_ASP_MASK 0x00000020
#define BCHP_XPT_MEMDMA_MCPB_CH22_BTP2_CTRL1_BTP2_SLOT1_IS_CONSUMED_BY_ASP_SHIFT 5
#define BCHP_XPT_MEMDMA_MCPB_CH22_BTP2_CTRL1_BTP2_SLOT1_IS_CONSUMED_BY_ASP_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH22_BTP2_CTRL1 :: BTP2_SLOT0_IS_CONSUMED_BY_ASP [04:04] */
#define BCHP_XPT_MEMDMA_MCPB_CH22_BTP2_CTRL1_BTP2_SLOT0_IS_CONSUMED_BY_ASP_MASK 0x00000010
#define BCHP_XPT_MEMDMA_MCPB_CH22_BTP2_CTRL1_BTP2_SLOT0_IS_CONSUMED_BY_ASP_SHIFT 4
#define BCHP_XPT_MEMDMA_MCPB_CH22_BTP2_CTRL1_BTP2_SLOT0_IS_CONSUMED_BY_ASP_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH22_BTP2_CTRL1 :: BTP2_INSERTION_MODE [03:02] */
#define BCHP_XPT_MEMDMA_MCPB_CH22_BTP2_CTRL1_BTP2_INSERTION_MODE_MASK 0x0000000c
#define BCHP_XPT_MEMDMA_MCPB_CH22_BTP2_CTRL1_BTP2_INSERTION_MODE_SHIFT 2
#define BCHP_XPT_MEMDMA_MCPB_CH22_BTP2_CTRL1_BTP2_INSERTION_MODE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH22_BTP2_CTRL1 :: BTP2_PING_PONG_MODE_EN [01:01] */
#define BCHP_XPT_MEMDMA_MCPB_CH22_BTP2_CTRL1_BTP2_PING_PONG_MODE_EN_MASK 0x00000002
#define BCHP_XPT_MEMDMA_MCPB_CH22_BTP2_CTRL1_BTP2_PING_PONG_MODE_EN_SHIFT 1
#define BCHP_XPT_MEMDMA_MCPB_CH22_BTP2_CTRL1_BTP2_PING_PONG_MODE_EN_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH22_BTP2_CTRL1 :: BTP2_EN [00:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH22_BTP2_CTRL1_BTP2_EN_MASK          0x00000001
#define BCHP_XPT_MEMDMA_MCPB_CH22_BTP2_CTRL1_BTP2_EN_SHIFT         0
#define BCHP_XPT_MEMDMA_MCPB_CH22_BTP2_CTRL1_BTP2_EN_DEFAULT       0x00000000

/***************************************************************************
 *CH23_BTP0_CTRL1 - BTP0 control register for channel 23
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: CH23_BTP0_CTRL1 :: reserved0 [31:16] */
#define BCHP_XPT_MEMDMA_MCPB_CH23_BTP0_CTRL1_reserved0_MASK        0xffff0000
#define BCHP_XPT_MEMDMA_MCPB_CH23_BTP0_CTRL1_reserved0_SHIFT       16

/* XPT_MEMDMA_MCPB :: CH23_BTP0_CTRL1 :: BTP0_SLOT1_BTP_TYPE [15:12] */
#define BCHP_XPT_MEMDMA_MCPB_CH23_BTP0_CTRL1_BTP0_SLOT1_BTP_TYPE_MASK 0x0000f000
#define BCHP_XPT_MEMDMA_MCPB_CH23_BTP0_CTRL1_BTP0_SLOT1_BTP_TYPE_SHIFT 12

/* XPT_MEMDMA_MCPB :: CH23_BTP0_CTRL1 :: BTP0_SLOT0_BTP_TYPE [11:08] */
#define BCHP_XPT_MEMDMA_MCPB_CH23_BTP0_CTRL1_BTP0_SLOT0_BTP_TYPE_MASK 0x00000f00
#define BCHP_XPT_MEMDMA_MCPB_CH23_BTP0_CTRL1_BTP0_SLOT0_BTP_TYPE_SHIFT 8
#define BCHP_XPT_MEMDMA_MCPB_CH23_BTP0_CTRL1_BTP0_SLOT0_BTP_TYPE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH23_BTP0_CTRL1 :: reserved1 [07:06] */
#define BCHP_XPT_MEMDMA_MCPB_CH23_BTP0_CTRL1_reserved1_MASK        0x000000c0
#define BCHP_XPT_MEMDMA_MCPB_CH23_BTP0_CTRL1_reserved1_SHIFT       6

/* XPT_MEMDMA_MCPB :: CH23_BTP0_CTRL1 :: BTP0_SLOT1_IS_CONSUMED_BY_ASP [05:05] */
#define BCHP_XPT_MEMDMA_MCPB_CH23_BTP0_CTRL1_BTP0_SLOT1_IS_CONSUMED_BY_ASP_MASK 0x00000020
#define BCHP_XPT_MEMDMA_MCPB_CH23_BTP0_CTRL1_BTP0_SLOT1_IS_CONSUMED_BY_ASP_SHIFT 5
#define BCHP_XPT_MEMDMA_MCPB_CH23_BTP0_CTRL1_BTP0_SLOT1_IS_CONSUMED_BY_ASP_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH23_BTP0_CTRL1 :: BTP0_SLOT0_IS_CONSUMED_BY_ASP [04:04] */
#define BCHP_XPT_MEMDMA_MCPB_CH23_BTP0_CTRL1_BTP0_SLOT0_IS_CONSUMED_BY_ASP_MASK 0x00000010
#define BCHP_XPT_MEMDMA_MCPB_CH23_BTP0_CTRL1_BTP0_SLOT0_IS_CONSUMED_BY_ASP_SHIFT 4
#define BCHP_XPT_MEMDMA_MCPB_CH23_BTP0_CTRL1_BTP0_SLOT0_IS_CONSUMED_BY_ASP_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH23_BTP0_CTRL1 :: BTP0_INSERTION_MODE [03:02] */
#define BCHP_XPT_MEMDMA_MCPB_CH23_BTP0_CTRL1_BTP0_INSERTION_MODE_MASK 0x0000000c
#define BCHP_XPT_MEMDMA_MCPB_CH23_BTP0_CTRL1_BTP0_INSERTION_MODE_SHIFT 2
#define BCHP_XPT_MEMDMA_MCPB_CH23_BTP0_CTRL1_BTP0_INSERTION_MODE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH23_BTP0_CTRL1 :: BTP0_PING_PONG_MODE_EN [01:01] */
#define BCHP_XPT_MEMDMA_MCPB_CH23_BTP0_CTRL1_BTP0_PING_PONG_MODE_EN_MASK 0x00000002
#define BCHP_XPT_MEMDMA_MCPB_CH23_BTP0_CTRL1_BTP0_PING_PONG_MODE_EN_SHIFT 1
#define BCHP_XPT_MEMDMA_MCPB_CH23_BTP0_CTRL1_BTP0_PING_PONG_MODE_EN_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH23_BTP0_CTRL1 :: BTP0_EN [00:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH23_BTP0_CTRL1_BTP0_EN_MASK          0x00000001
#define BCHP_XPT_MEMDMA_MCPB_CH23_BTP0_CTRL1_BTP0_EN_SHIFT         0
#define BCHP_XPT_MEMDMA_MCPB_CH23_BTP0_CTRL1_BTP0_EN_DEFAULT       0x00000000

/***************************************************************************
 *CH23_BTP1_CTRL1 - BTP1 control register for channel 23
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: CH23_BTP1_CTRL1 :: reserved0 [31:16] */
#define BCHP_XPT_MEMDMA_MCPB_CH23_BTP1_CTRL1_reserved0_MASK        0xffff0000
#define BCHP_XPT_MEMDMA_MCPB_CH23_BTP1_CTRL1_reserved0_SHIFT       16

/* XPT_MEMDMA_MCPB :: CH23_BTP1_CTRL1 :: BTP1_SLOT1_BTP_TYPE [15:12] */
#define BCHP_XPT_MEMDMA_MCPB_CH23_BTP1_CTRL1_BTP1_SLOT1_BTP_TYPE_MASK 0x0000f000
#define BCHP_XPT_MEMDMA_MCPB_CH23_BTP1_CTRL1_BTP1_SLOT1_BTP_TYPE_SHIFT 12

/* XPT_MEMDMA_MCPB :: CH23_BTP1_CTRL1 :: BTP1_SLOT0_BTP_TYPE [11:08] */
#define BCHP_XPT_MEMDMA_MCPB_CH23_BTP1_CTRL1_BTP1_SLOT0_BTP_TYPE_MASK 0x00000f00
#define BCHP_XPT_MEMDMA_MCPB_CH23_BTP1_CTRL1_BTP1_SLOT0_BTP_TYPE_SHIFT 8
#define BCHP_XPT_MEMDMA_MCPB_CH23_BTP1_CTRL1_BTP1_SLOT0_BTP_TYPE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH23_BTP1_CTRL1 :: reserved1 [07:06] */
#define BCHP_XPT_MEMDMA_MCPB_CH23_BTP1_CTRL1_reserved1_MASK        0x000000c0
#define BCHP_XPT_MEMDMA_MCPB_CH23_BTP1_CTRL1_reserved1_SHIFT       6

/* XPT_MEMDMA_MCPB :: CH23_BTP1_CTRL1 :: BTP1_SLOT1_IS_CONSUMED_BY_ASP [05:05] */
#define BCHP_XPT_MEMDMA_MCPB_CH23_BTP1_CTRL1_BTP1_SLOT1_IS_CONSUMED_BY_ASP_MASK 0x00000020
#define BCHP_XPT_MEMDMA_MCPB_CH23_BTP1_CTRL1_BTP1_SLOT1_IS_CONSUMED_BY_ASP_SHIFT 5
#define BCHP_XPT_MEMDMA_MCPB_CH23_BTP1_CTRL1_BTP1_SLOT1_IS_CONSUMED_BY_ASP_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH23_BTP1_CTRL1 :: BTP1_SLOT0_IS_CONSUMED_BY_ASP [04:04] */
#define BCHP_XPT_MEMDMA_MCPB_CH23_BTP1_CTRL1_BTP1_SLOT0_IS_CONSUMED_BY_ASP_MASK 0x00000010
#define BCHP_XPT_MEMDMA_MCPB_CH23_BTP1_CTRL1_BTP1_SLOT0_IS_CONSUMED_BY_ASP_SHIFT 4
#define BCHP_XPT_MEMDMA_MCPB_CH23_BTP1_CTRL1_BTP1_SLOT0_IS_CONSUMED_BY_ASP_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH23_BTP1_CTRL1 :: BTP1_INSERTION_MODE [03:02] */
#define BCHP_XPT_MEMDMA_MCPB_CH23_BTP1_CTRL1_BTP1_INSERTION_MODE_MASK 0x0000000c
#define BCHP_XPT_MEMDMA_MCPB_CH23_BTP1_CTRL1_BTP1_INSERTION_MODE_SHIFT 2
#define BCHP_XPT_MEMDMA_MCPB_CH23_BTP1_CTRL1_BTP1_INSERTION_MODE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH23_BTP1_CTRL1 :: BTP1_PING_PONG_MODE_EN [01:01] */
#define BCHP_XPT_MEMDMA_MCPB_CH23_BTP1_CTRL1_BTP1_PING_PONG_MODE_EN_MASK 0x00000002
#define BCHP_XPT_MEMDMA_MCPB_CH23_BTP1_CTRL1_BTP1_PING_PONG_MODE_EN_SHIFT 1
#define BCHP_XPT_MEMDMA_MCPB_CH23_BTP1_CTRL1_BTP1_PING_PONG_MODE_EN_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH23_BTP1_CTRL1 :: BTP1_EN [00:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH23_BTP1_CTRL1_BTP1_EN_MASK          0x00000001
#define BCHP_XPT_MEMDMA_MCPB_CH23_BTP1_CTRL1_BTP1_EN_SHIFT         0
#define BCHP_XPT_MEMDMA_MCPB_CH23_BTP1_CTRL1_BTP1_EN_DEFAULT       0x00000000

/***************************************************************************
 *CH23_BTP2_CTRL1 - BTP2 control register for channel 23
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: CH23_BTP2_CTRL1 :: reserved0 [31:16] */
#define BCHP_XPT_MEMDMA_MCPB_CH23_BTP2_CTRL1_reserved0_MASK        0xffff0000
#define BCHP_XPT_MEMDMA_MCPB_CH23_BTP2_CTRL1_reserved0_SHIFT       16

/* XPT_MEMDMA_MCPB :: CH23_BTP2_CTRL1 :: BTP2_SLOT1_BTP_TYPE [15:12] */
#define BCHP_XPT_MEMDMA_MCPB_CH23_BTP2_CTRL1_BTP2_SLOT1_BTP_TYPE_MASK 0x0000f000
#define BCHP_XPT_MEMDMA_MCPB_CH23_BTP2_CTRL1_BTP2_SLOT1_BTP_TYPE_SHIFT 12

/* XPT_MEMDMA_MCPB :: CH23_BTP2_CTRL1 :: BTP2_SLOT0_BTP_TYPE [11:08] */
#define BCHP_XPT_MEMDMA_MCPB_CH23_BTP2_CTRL1_BTP2_SLOT0_BTP_TYPE_MASK 0x00000f00
#define BCHP_XPT_MEMDMA_MCPB_CH23_BTP2_CTRL1_BTP2_SLOT0_BTP_TYPE_SHIFT 8
#define BCHP_XPT_MEMDMA_MCPB_CH23_BTP2_CTRL1_BTP2_SLOT0_BTP_TYPE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH23_BTP2_CTRL1 :: reserved1 [07:06] */
#define BCHP_XPT_MEMDMA_MCPB_CH23_BTP2_CTRL1_reserved1_MASK        0x000000c0
#define BCHP_XPT_MEMDMA_MCPB_CH23_BTP2_CTRL1_reserved1_SHIFT       6

/* XPT_MEMDMA_MCPB :: CH23_BTP2_CTRL1 :: BTP2_SLOT1_IS_CONSUMED_BY_ASP [05:05] */
#define BCHP_XPT_MEMDMA_MCPB_CH23_BTP2_CTRL1_BTP2_SLOT1_IS_CONSUMED_BY_ASP_MASK 0x00000020
#define BCHP_XPT_MEMDMA_MCPB_CH23_BTP2_CTRL1_BTP2_SLOT1_IS_CONSUMED_BY_ASP_SHIFT 5
#define BCHP_XPT_MEMDMA_MCPB_CH23_BTP2_CTRL1_BTP2_SLOT1_IS_CONSUMED_BY_ASP_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH23_BTP2_CTRL1 :: BTP2_SLOT0_IS_CONSUMED_BY_ASP [04:04] */
#define BCHP_XPT_MEMDMA_MCPB_CH23_BTP2_CTRL1_BTP2_SLOT0_IS_CONSUMED_BY_ASP_MASK 0x00000010
#define BCHP_XPT_MEMDMA_MCPB_CH23_BTP2_CTRL1_BTP2_SLOT0_IS_CONSUMED_BY_ASP_SHIFT 4
#define BCHP_XPT_MEMDMA_MCPB_CH23_BTP2_CTRL1_BTP2_SLOT0_IS_CONSUMED_BY_ASP_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH23_BTP2_CTRL1 :: BTP2_INSERTION_MODE [03:02] */
#define BCHP_XPT_MEMDMA_MCPB_CH23_BTP2_CTRL1_BTP2_INSERTION_MODE_MASK 0x0000000c
#define BCHP_XPT_MEMDMA_MCPB_CH23_BTP2_CTRL1_BTP2_INSERTION_MODE_SHIFT 2
#define BCHP_XPT_MEMDMA_MCPB_CH23_BTP2_CTRL1_BTP2_INSERTION_MODE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH23_BTP2_CTRL1 :: BTP2_PING_PONG_MODE_EN [01:01] */
#define BCHP_XPT_MEMDMA_MCPB_CH23_BTP2_CTRL1_BTP2_PING_PONG_MODE_EN_MASK 0x00000002
#define BCHP_XPT_MEMDMA_MCPB_CH23_BTP2_CTRL1_BTP2_PING_PONG_MODE_EN_SHIFT 1
#define BCHP_XPT_MEMDMA_MCPB_CH23_BTP2_CTRL1_BTP2_PING_PONG_MODE_EN_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH23_BTP2_CTRL1 :: BTP2_EN [00:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH23_BTP2_CTRL1_BTP2_EN_MASK          0x00000001
#define BCHP_XPT_MEMDMA_MCPB_CH23_BTP2_CTRL1_BTP2_EN_SHIFT         0
#define BCHP_XPT_MEMDMA_MCPB_CH23_BTP2_CTRL1_BTP2_EN_DEFAULT       0x00000000

/***************************************************************************
 *CH24_BTP0_CTRL1 - BTP0 control register for channel 24
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: CH24_BTP0_CTRL1 :: reserved0 [31:16] */
#define BCHP_XPT_MEMDMA_MCPB_CH24_BTP0_CTRL1_reserved0_MASK        0xffff0000
#define BCHP_XPT_MEMDMA_MCPB_CH24_BTP0_CTRL1_reserved0_SHIFT       16

/* XPT_MEMDMA_MCPB :: CH24_BTP0_CTRL1 :: BTP0_SLOT1_BTP_TYPE [15:12] */
#define BCHP_XPT_MEMDMA_MCPB_CH24_BTP0_CTRL1_BTP0_SLOT1_BTP_TYPE_MASK 0x0000f000
#define BCHP_XPT_MEMDMA_MCPB_CH24_BTP0_CTRL1_BTP0_SLOT1_BTP_TYPE_SHIFT 12

/* XPT_MEMDMA_MCPB :: CH24_BTP0_CTRL1 :: BTP0_SLOT0_BTP_TYPE [11:08] */
#define BCHP_XPT_MEMDMA_MCPB_CH24_BTP0_CTRL1_BTP0_SLOT0_BTP_TYPE_MASK 0x00000f00
#define BCHP_XPT_MEMDMA_MCPB_CH24_BTP0_CTRL1_BTP0_SLOT0_BTP_TYPE_SHIFT 8
#define BCHP_XPT_MEMDMA_MCPB_CH24_BTP0_CTRL1_BTP0_SLOT0_BTP_TYPE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH24_BTP0_CTRL1 :: reserved1 [07:06] */
#define BCHP_XPT_MEMDMA_MCPB_CH24_BTP0_CTRL1_reserved1_MASK        0x000000c0
#define BCHP_XPT_MEMDMA_MCPB_CH24_BTP0_CTRL1_reserved1_SHIFT       6

/* XPT_MEMDMA_MCPB :: CH24_BTP0_CTRL1 :: BTP0_SLOT1_IS_CONSUMED_BY_ASP [05:05] */
#define BCHP_XPT_MEMDMA_MCPB_CH24_BTP0_CTRL1_BTP0_SLOT1_IS_CONSUMED_BY_ASP_MASK 0x00000020
#define BCHP_XPT_MEMDMA_MCPB_CH24_BTP0_CTRL1_BTP0_SLOT1_IS_CONSUMED_BY_ASP_SHIFT 5
#define BCHP_XPT_MEMDMA_MCPB_CH24_BTP0_CTRL1_BTP0_SLOT1_IS_CONSUMED_BY_ASP_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH24_BTP0_CTRL1 :: BTP0_SLOT0_IS_CONSUMED_BY_ASP [04:04] */
#define BCHP_XPT_MEMDMA_MCPB_CH24_BTP0_CTRL1_BTP0_SLOT0_IS_CONSUMED_BY_ASP_MASK 0x00000010
#define BCHP_XPT_MEMDMA_MCPB_CH24_BTP0_CTRL1_BTP0_SLOT0_IS_CONSUMED_BY_ASP_SHIFT 4
#define BCHP_XPT_MEMDMA_MCPB_CH24_BTP0_CTRL1_BTP0_SLOT0_IS_CONSUMED_BY_ASP_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH24_BTP0_CTRL1 :: BTP0_INSERTION_MODE [03:02] */
#define BCHP_XPT_MEMDMA_MCPB_CH24_BTP0_CTRL1_BTP0_INSERTION_MODE_MASK 0x0000000c
#define BCHP_XPT_MEMDMA_MCPB_CH24_BTP0_CTRL1_BTP0_INSERTION_MODE_SHIFT 2
#define BCHP_XPT_MEMDMA_MCPB_CH24_BTP0_CTRL1_BTP0_INSERTION_MODE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH24_BTP0_CTRL1 :: BTP0_PING_PONG_MODE_EN [01:01] */
#define BCHP_XPT_MEMDMA_MCPB_CH24_BTP0_CTRL1_BTP0_PING_PONG_MODE_EN_MASK 0x00000002
#define BCHP_XPT_MEMDMA_MCPB_CH24_BTP0_CTRL1_BTP0_PING_PONG_MODE_EN_SHIFT 1
#define BCHP_XPT_MEMDMA_MCPB_CH24_BTP0_CTRL1_BTP0_PING_PONG_MODE_EN_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH24_BTP0_CTRL1 :: BTP0_EN [00:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH24_BTP0_CTRL1_BTP0_EN_MASK          0x00000001
#define BCHP_XPT_MEMDMA_MCPB_CH24_BTP0_CTRL1_BTP0_EN_SHIFT         0
#define BCHP_XPT_MEMDMA_MCPB_CH24_BTP0_CTRL1_BTP0_EN_DEFAULT       0x00000000

/***************************************************************************
 *CH24_BTP1_CTRL1 - BTP1 control register for channel 24
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: CH24_BTP1_CTRL1 :: reserved0 [31:16] */
#define BCHP_XPT_MEMDMA_MCPB_CH24_BTP1_CTRL1_reserved0_MASK        0xffff0000
#define BCHP_XPT_MEMDMA_MCPB_CH24_BTP1_CTRL1_reserved0_SHIFT       16

/* XPT_MEMDMA_MCPB :: CH24_BTP1_CTRL1 :: BTP1_SLOT1_BTP_TYPE [15:12] */
#define BCHP_XPT_MEMDMA_MCPB_CH24_BTP1_CTRL1_BTP1_SLOT1_BTP_TYPE_MASK 0x0000f000
#define BCHP_XPT_MEMDMA_MCPB_CH24_BTP1_CTRL1_BTP1_SLOT1_BTP_TYPE_SHIFT 12

/* XPT_MEMDMA_MCPB :: CH24_BTP1_CTRL1 :: BTP1_SLOT0_BTP_TYPE [11:08] */
#define BCHP_XPT_MEMDMA_MCPB_CH24_BTP1_CTRL1_BTP1_SLOT0_BTP_TYPE_MASK 0x00000f00
#define BCHP_XPT_MEMDMA_MCPB_CH24_BTP1_CTRL1_BTP1_SLOT0_BTP_TYPE_SHIFT 8
#define BCHP_XPT_MEMDMA_MCPB_CH24_BTP1_CTRL1_BTP1_SLOT0_BTP_TYPE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH24_BTP1_CTRL1 :: reserved1 [07:06] */
#define BCHP_XPT_MEMDMA_MCPB_CH24_BTP1_CTRL1_reserved1_MASK        0x000000c0
#define BCHP_XPT_MEMDMA_MCPB_CH24_BTP1_CTRL1_reserved1_SHIFT       6

/* XPT_MEMDMA_MCPB :: CH24_BTP1_CTRL1 :: BTP1_SLOT1_IS_CONSUMED_BY_ASP [05:05] */
#define BCHP_XPT_MEMDMA_MCPB_CH24_BTP1_CTRL1_BTP1_SLOT1_IS_CONSUMED_BY_ASP_MASK 0x00000020
#define BCHP_XPT_MEMDMA_MCPB_CH24_BTP1_CTRL1_BTP1_SLOT1_IS_CONSUMED_BY_ASP_SHIFT 5
#define BCHP_XPT_MEMDMA_MCPB_CH24_BTP1_CTRL1_BTP1_SLOT1_IS_CONSUMED_BY_ASP_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH24_BTP1_CTRL1 :: BTP1_SLOT0_IS_CONSUMED_BY_ASP [04:04] */
#define BCHP_XPT_MEMDMA_MCPB_CH24_BTP1_CTRL1_BTP1_SLOT0_IS_CONSUMED_BY_ASP_MASK 0x00000010
#define BCHP_XPT_MEMDMA_MCPB_CH24_BTP1_CTRL1_BTP1_SLOT0_IS_CONSUMED_BY_ASP_SHIFT 4
#define BCHP_XPT_MEMDMA_MCPB_CH24_BTP1_CTRL1_BTP1_SLOT0_IS_CONSUMED_BY_ASP_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH24_BTP1_CTRL1 :: BTP1_INSERTION_MODE [03:02] */
#define BCHP_XPT_MEMDMA_MCPB_CH24_BTP1_CTRL1_BTP1_INSERTION_MODE_MASK 0x0000000c
#define BCHP_XPT_MEMDMA_MCPB_CH24_BTP1_CTRL1_BTP1_INSERTION_MODE_SHIFT 2
#define BCHP_XPT_MEMDMA_MCPB_CH24_BTP1_CTRL1_BTP1_INSERTION_MODE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH24_BTP1_CTRL1 :: BTP1_PING_PONG_MODE_EN [01:01] */
#define BCHP_XPT_MEMDMA_MCPB_CH24_BTP1_CTRL1_BTP1_PING_PONG_MODE_EN_MASK 0x00000002
#define BCHP_XPT_MEMDMA_MCPB_CH24_BTP1_CTRL1_BTP1_PING_PONG_MODE_EN_SHIFT 1
#define BCHP_XPT_MEMDMA_MCPB_CH24_BTP1_CTRL1_BTP1_PING_PONG_MODE_EN_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH24_BTP1_CTRL1 :: BTP1_EN [00:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH24_BTP1_CTRL1_BTP1_EN_MASK          0x00000001
#define BCHP_XPT_MEMDMA_MCPB_CH24_BTP1_CTRL1_BTP1_EN_SHIFT         0
#define BCHP_XPT_MEMDMA_MCPB_CH24_BTP1_CTRL1_BTP1_EN_DEFAULT       0x00000000

/***************************************************************************
 *CH24_BTP2_CTRL1 - BTP2 control register for channel 24
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: CH24_BTP2_CTRL1 :: reserved0 [31:16] */
#define BCHP_XPT_MEMDMA_MCPB_CH24_BTP2_CTRL1_reserved0_MASK        0xffff0000
#define BCHP_XPT_MEMDMA_MCPB_CH24_BTP2_CTRL1_reserved0_SHIFT       16

/* XPT_MEMDMA_MCPB :: CH24_BTP2_CTRL1 :: BTP2_SLOT1_BTP_TYPE [15:12] */
#define BCHP_XPT_MEMDMA_MCPB_CH24_BTP2_CTRL1_BTP2_SLOT1_BTP_TYPE_MASK 0x0000f000
#define BCHP_XPT_MEMDMA_MCPB_CH24_BTP2_CTRL1_BTP2_SLOT1_BTP_TYPE_SHIFT 12

/* XPT_MEMDMA_MCPB :: CH24_BTP2_CTRL1 :: BTP2_SLOT0_BTP_TYPE [11:08] */
#define BCHP_XPT_MEMDMA_MCPB_CH24_BTP2_CTRL1_BTP2_SLOT0_BTP_TYPE_MASK 0x00000f00
#define BCHP_XPT_MEMDMA_MCPB_CH24_BTP2_CTRL1_BTP2_SLOT0_BTP_TYPE_SHIFT 8
#define BCHP_XPT_MEMDMA_MCPB_CH24_BTP2_CTRL1_BTP2_SLOT0_BTP_TYPE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH24_BTP2_CTRL1 :: reserved1 [07:06] */
#define BCHP_XPT_MEMDMA_MCPB_CH24_BTP2_CTRL1_reserved1_MASK        0x000000c0
#define BCHP_XPT_MEMDMA_MCPB_CH24_BTP2_CTRL1_reserved1_SHIFT       6

/* XPT_MEMDMA_MCPB :: CH24_BTP2_CTRL1 :: BTP2_SLOT1_IS_CONSUMED_BY_ASP [05:05] */
#define BCHP_XPT_MEMDMA_MCPB_CH24_BTP2_CTRL1_BTP2_SLOT1_IS_CONSUMED_BY_ASP_MASK 0x00000020
#define BCHP_XPT_MEMDMA_MCPB_CH24_BTP2_CTRL1_BTP2_SLOT1_IS_CONSUMED_BY_ASP_SHIFT 5
#define BCHP_XPT_MEMDMA_MCPB_CH24_BTP2_CTRL1_BTP2_SLOT1_IS_CONSUMED_BY_ASP_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH24_BTP2_CTRL1 :: BTP2_SLOT0_IS_CONSUMED_BY_ASP [04:04] */
#define BCHP_XPT_MEMDMA_MCPB_CH24_BTP2_CTRL1_BTP2_SLOT0_IS_CONSUMED_BY_ASP_MASK 0x00000010
#define BCHP_XPT_MEMDMA_MCPB_CH24_BTP2_CTRL1_BTP2_SLOT0_IS_CONSUMED_BY_ASP_SHIFT 4
#define BCHP_XPT_MEMDMA_MCPB_CH24_BTP2_CTRL1_BTP2_SLOT0_IS_CONSUMED_BY_ASP_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH24_BTP2_CTRL1 :: BTP2_INSERTION_MODE [03:02] */
#define BCHP_XPT_MEMDMA_MCPB_CH24_BTP2_CTRL1_BTP2_INSERTION_MODE_MASK 0x0000000c
#define BCHP_XPT_MEMDMA_MCPB_CH24_BTP2_CTRL1_BTP2_INSERTION_MODE_SHIFT 2
#define BCHP_XPT_MEMDMA_MCPB_CH24_BTP2_CTRL1_BTP2_INSERTION_MODE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH24_BTP2_CTRL1 :: BTP2_PING_PONG_MODE_EN [01:01] */
#define BCHP_XPT_MEMDMA_MCPB_CH24_BTP2_CTRL1_BTP2_PING_PONG_MODE_EN_MASK 0x00000002
#define BCHP_XPT_MEMDMA_MCPB_CH24_BTP2_CTRL1_BTP2_PING_PONG_MODE_EN_SHIFT 1
#define BCHP_XPT_MEMDMA_MCPB_CH24_BTP2_CTRL1_BTP2_PING_PONG_MODE_EN_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH24_BTP2_CTRL1 :: BTP2_EN [00:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH24_BTP2_CTRL1_BTP2_EN_MASK          0x00000001
#define BCHP_XPT_MEMDMA_MCPB_CH24_BTP2_CTRL1_BTP2_EN_SHIFT         0
#define BCHP_XPT_MEMDMA_MCPB_CH24_BTP2_CTRL1_BTP2_EN_DEFAULT       0x00000000

/***************************************************************************
 *CH25_BTP0_CTRL1 - BTP0 control register for channel 25
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: CH25_BTP0_CTRL1 :: reserved0 [31:16] */
#define BCHP_XPT_MEMDMA_MCPB_CH25_BTP0_CTRL1_reserved0_MASK        0xffff0000
#define BCHP_XPT_MEMDMA_MCPB_CH25_BTP0_CTRL1_reserved0_SHIFT       16

/* XPT_MEMDMA_MCPB :: CH25_BTP0_CTRL1 :: BTP0_SLOT1_BTP_TYPE [15:12] */
#define BCHP_XPT_MEMDMA_MCPB_CH25_BTP0_CTRL1_BTP0_SLOT1_BTP_TYPE_MASK 0x0000f000
#define BCHP_XPT_MEMDMA_MCPB_CH25_BTP0_CTRL1_BTP0_SLOT1_BTP_TYPE_SHIFT 12

/* XPT_MEMDMA_MCPB :: CH25_BTP0_CTRL1 :: BTP0_SLOT0_BTP_TYPE [11:08] */
#define BCHP_XPT_MEMDMA_MCPB_CH25_BTP0_CTRL1_BTP0_SLOT0_BTP_TYPE_MASK 0x00000f00
#define BCHP_XPT_MEMDMA_MCPB_CH25_BTP0_CTRL1_BTP0_SLOT0_BTP_TYPE_SHIFT 8
#define BCHP_XPT_MEMDMA_MCPB_CH25_BTP0_CTRL1_BTP0_SLOT0_BTP_TYPE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH25_BTP0_CTRL1 :: reserved1 [07:06] */
#define BCHP_XPT_MEMDMA_MCPB_CH25_BTP0_CTRL1_reserved1_MASK        0x000000c0
#define BCHP_XPT_MEMDMA_MCPB_CH25_BTP0_CTRL1_reserved1_SHIFT       6

/* XPT_MEMDMA_MCPB :: CH25_BTP0_CTRL1 :: BTP0_SLOT1_IS_CONSUMED_BY_ASP [05:05] */
#define BCHP_XPT_MEMDMA_MCPB_CH25_BTP0_CTRL1_BTP0_SLOT1_IS_CONSUMED_BY_ASP_MASK 0x00000020
#define BCHP_XPT_MEMDMA_MCPB_CH25_BTP0_CTRL1_BTP0_SLOT1_IS_CONSUMED_BY_ASP_SHIFT 5
#define BCHP_XPT_MEMDMA_MCPB_CH25_BTP0_CTRL1_BTP0_SLOT1_IS_CONSUMED_BY_ASP_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH25_BTP0_CTRL1 :: BTP0_SLOT0_IS_CONSUMED_BY_ASP [04:04] */
#define BCHP_XPT_MEMDMA_MCPB_CH25_BTP0_CTRL1_BTP0_SLOT0_IS_CONSUMED_BY_ASP_MASK 0x00000010
#define BCHP_XPT_MEMDMA_MCPB_CH25_BTP0_CTRL1_BTP0_SLOT0_IS_CONSUMED_BY_ASP_SHIFT 4
#define BCHP_XPT_MEMDMA_MCPB_CH25_BTP0_CTRL1_BTP0_SLOT0_IS_CONSUMED_BY_ASP_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH25_BTP0_CTRL1 :: BTP0_INSERTION_MODE [03:02] */
#define BCHP_XPT_MEMDMA_MCPB_CH25_BTP0_CTRL1_BTP0_INSERTION_MODE_MASK 0x0000000c
#define BCHP_XPT_MEMDMA_MCPB_CH25_BTP0_CTRL1_BTP0_INSERTION_MODE_SHIFT 2
#define BCHP_XPT_MEMDMA_MCPB_CH25_BTP0_CTRL1_BTP0_INSERTION_MODE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH25_BTP0_CTRL1 :: BTP0_PING_PONG_MODE_EN [01:01] */
#define BCHP_XPT_MEMDMA_MCPB_CH25_BTP0_CTRL1_BTP0_PING_PONG_MODE_EN_MASK 0x00000002
#define BCHP_XPT_MEMDMA_MCPB_CH25_BTP0_CTRL1_BTP0_PING_PONG_MODE_EN_SHIFT 1
#define BCHP_XPT_MEMDMA_MCPB_CH25_BTP0_CTRL1_BTP0_PING_PONG_MODE_EN_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH25_BTP0_CTRL1 :: BTP0_EN [00:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH25_BTP0_CTRL1_BTP0_EN_MASK          0x00000001
#define BCHP_XPT_MEMDMA_MCPB_CH25_BTP0_CTRL1_BTP0_EN_SHIFT         0
#define BCHP_XPT_MEMDMA_MCPB_CH25_BTP0_CTRL1_BTP0_EN_DEFAULT       0x00000000

/***************************************************************************
 *CH25_BTP1_CTRL1 - BTP1 control register for channel 25
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: CH25_BTP1_CTRL1 :: reserved0 [31:16] */
#define BCHP_XPT_MEMDMA_MCPB_CH25_BTP1_CTRL1_reserved0_MASK        0xffff0000
#define BCHP_XPT_MEMDMA_MCPB_CH25_BTP1_CTRL1_reserved0_SHIFT       16

/* XPT_MEMDMA_MCPB :: CH25_BTP1_CTRL1 :: BTP1_SLOT1_BTP_TYPE [15:12] */
#define BCHP_XPT_MEMDMA_MCPB_CH25_BTP1_CTRL1_BTP1_SLOT1_BTP_TYPE_MASK 0x0000f000
#define BCHP_XPT_MEMDMA_MCPB_CH25_BTP1_CTRL1_BTP1_SLOT1_BTP_TYPE_SHIFT 12

/* XPT_MEMDMA_MCPB :: CH25_BTP1_CTRL1 :: BTP1_SLOT0_BTP_TYPE [11:08] */
#define BCHP_XPT_MEMDMA_MCPB_CH25_BTP1_CTRL1_BTP1_SLOT0_BTP_TYPE_MASK 0x00000f00
#define BCHP_XPT_MEMDMA_MCPB_CH25_BTP1_CTRL1_BTP1_SLOT0_BTP_TYPE_SHIFT 8
#define BCHP_XPT_MEMDMA_MCPB_CH25_BTP1_CTRL1_BTP1_SLOT0_BTP_TYPE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH25_BTP1_CTRL1 :: reserved1 [07:06] */
#define BCHP_XPT_MEMDMA_MCPB_CH25_BTP1_CTRL1_reserved1_MASK        0x000000c0
#define BCHP_XPT_MEMDMA_MCPB_CH25_BTP1_CTRL1_reserved1_SHIFT       6

/* XPT_MEMDMA_MCPB :: CH25_BTP1_CTRL1 :: BTP1_SLOT1_IS_CONSUMED_BY_ASP [05:05] */
#define BCHP_XPT_MEMDMA_MCPB_CH25_BTP1_CTRL1_BTP1_SLOT1_IS_CONSUMED_BY_ASP_MASK 0x00000020
#define BCHP_XPT_MEMDMA_MCPB_CH25_BTP1_CTRL1_BTP1_SLOT1_IS_CONSUMED_BY_ASP_SHIFT 5
#define BCHP_XPT_MEMDMA_MCPB_CH25_BTP1_CTRL1_BTP1_SLOT1_IS_CONSUMED_BY_ASP_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH25_BTP1_CTRL1 :: BTP1_SLOT0_IS_CONSUMED_BY_ASP [04:04] */
#define BCHP_XPT_MEMDMA_MCPB_CH25_BTP1_CTRL1_BTP1_SLOT0_IS_CONSUMED_BY_ASP_MASK 0x00000010
#define BCHP_XPT_MEMDMA_MCPB_CH25_BTP1_CTRL1_BTP1_SLOT0_IS_CONSUMED_BY_ASP_SHIFT 4
#define BCHP_XPT_MEMDMA_MCPB_CH25_BTP1_CTRL1_BTP1_SLOT0_IS_CONSUMED_BY_ASP_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH25_BTP1_CTRL1 :: BTP1_INSERTION_MODE [03:02] */
#define BCHP_XPT_MEMDMA_MCPB_CH25_BTP1_CTRL1_BTP1_INSERTION_MODE_MASK 0x0000000c
#define BCHP_XPT_MEMDMA_MCPB_CH25_BTP1_CTRL1_BTP1_INSERTION_MODE_SHIFT 2
#define BCHP_XPT_MEMDMA_MCPB_CH25_BTP1_CTRL1_BTP1_INSERTION_MODE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH25_BTP1_CTRL1 :: BTP1_PING_PONG_MODE_EN [01:01] */
#define BCHP_XPT_MEMDMA_MCPB_CH25_BTP1_CTRL1_BTP1_PING_PONG_MODE_EN_MASK 0x00000002
#define BCHP_XPT_MEMDMA_MCPB_CH25_BTP1_CTRL1_BTP1_PING_PONG_MODE_EN_SHIFT 1
#define BCHP_XPT_MEMDMA_MCPB_CH25_BTP1_CTRL1_BTP1_PING_PONG_MODE_EN_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH25_BTP1_CTRL1 :: BTP1_EN [00:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH25_BTP1_CTRL1_BTP1_EN_MASK          0x00000001
#define BCHP_XPT_MEMDMA_MCPB_CH25_BTP1_CTRL1_BTP1_EN_SHIFT         0
#define BCHP_XPT_MEMDMA_MCPB_CH25_BTP1_CTRL1_BTP1_EN_DEFAULT       0x00000000

/***************************************************************************
 *CH25_BTP2_CTRL1 - BTP2 control register for channel 25
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: CH25_BTP2_CTRL1 :: reserved0 [31:16] */
#define BCHP_XPT_MEMDMA_MCPB_CH25_BTP2_CTRL1_reserved0_MASK        0xffff0000
#define BCHP_XPT_MEMDMA_MCPB_CH25_BTP2_CTRL1_reserved0_SHIFT       16

/* XPT_MEMDMA_MCPB :: CH25_BTP2_CTRL1 :: BTP2_SLOT1_BTP_TYPE [15:12] */
#define BCHP_XPT_MEMDMA_MCPB_CH25_BTP2_CTRL1_BTP2_SLOT1_BTP_TYPE_MASK 0x0000f000
#define BCHP_XPT_MEMDMA_MCPB_CH25_BTP2_CTRL1_BTP2_SLOT1_BTP_TYPE_SHIFT 12

/* XPT_MEMDMA_MCPB :: CH25_BTP2_CTRL1 :: BTP2_SLOT0_BTP_TYPE [11:08] */
#define BCHP_XPT_MEMDMA_MCPB_CH25_BTP2_CTRL1_BTP2_SLOT0_BTP_TYPE_MASK 0x00000f00
#define BCHP_XPT_MEMDMA_MCPB_CH25_BTP2_CTRL1_BTP2_SLOT0_BTP_TYPE_SHIFT 8
#define BCHP_XPT_MEMDMA_MCPB_CH25_BTP2_CTRL1_BTP2_SLOT0_BTP_TYPE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH25_BTP2_CTRL1 :: reserved1 [07:06] */
#define BCHP_XPT_MEMDMA_MCPB_CH25_BTP2_CTRL1_reserved1_MASK        0x000000c0
#define BCHP_XPT_MEMDMA_MCPB_CH25_BTP2_CTRL1_reserved1_SHIFT       6

/* XPT_MEMDMA_MCPB :: CH25_BTP2_CTRL1 :: BTP2_SLOT1_IS_CONSUMED_BY_ASP [05:05] */
#define BCHP_XPT_MEMDMA_MCPB_CH25_BTP2_CTRL1_BTP2_SLOT1_IS_CONSUMED_BY_ASP_MASK 0x00000020
#define BCHP_XPT_MEMDMA_MCPB_CH25_BTP2_CTRL1_BTP2_SLOT1_IS_CONSUMED_BY_ASP_SHIFT 5
#define BCHP_XPT_MEMDMA_MCPB_CH25_BTP2_CTRL1_BTP2_SLOT1_IS_CONSUMED_BY_ASP_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH25_BTP2_CTRL1 :: BTP2_SLOT0_IS_CONSUMED_BY_ASP [04:04] */
#define BCHP_XPT_MEMDMA_MCPB_CH25_BTP2_CTRL1_BTP2_SLOT0_IS_CONSUMED_BY_ASP_MASK 0x00000010
#define BCHP_XPT_MEMDMA_MCPB_CH25_BTP2_CTRL1_BTP2_SLOT0_IS_CONSUMED_BY_ASP_SHIFT 4
#define BCHP_XPT_MEMDMA_MCPB_CH25_BTP2_CTRL1_BTP2_SLOT0_IS_CONSUMED_BY_ASP_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH25_BTP2_CTRL1 :: BTP2_INSERTION_MODE [03:02] */
#define BCHP_XPT_MEMDMA_MCPB_CH25_BTP2_CTRL1_BTP2_INSERTION_MODE_MASK 0x0000000c
#define BCHP_XPT_MEMDMA_MCPB_CH25_BTP2_CTRL1_BTP2_INSERTION_MODE_SHIFT 2
#define BCHP_XPT_MEMDMA_MCPB_CH25_BTP2_CTRL1_BTP2_INSERTION_MODE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH25_BTP2_CTRL1 :: BTP2_PING_PONG_MODE_EN [01:01] */
#define BCHP_XPT_MEMDMA_MCPB_CH25_BTP2_CTRL1_BTP2_PING_PONG_MODE_EN_MASK 0x00000002
#define BCHP_XPT_MEMDMA_MCPB_CH25_BTP2_CTRL1_BTP2_PING_PONG_MODE_EN_SHIFT 1
#define BCHP_XPT_MEMDMA_MCPB_CH25_BTP2_CTRL1_BTP2_PING_PONG_MODE_EN_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH25_BTP2_CTRL1 :: BTP2_EN [00:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH25_BTP2_CTRL1_BTP2_EN_MASK          0x00000001
#define BCHP_XPT_MEMDMA_MCPB_CH25_BTP2_CTRL1_BTP2_EN_SHIFT         0
#define BCHP_XPT_MEMDMA_MCPB_CH25_BTP2_CTRL1_BTP2_EN_DEFAULT       0x00000000

/***************************************************************************
 *CH26_BTP0_CTRL1 - BTP0 control register for channel 26
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: CH26_BTP0_CTRL1 :: reserved0 [31:16] */
#define BCHP_XPT_MEMDMA_MCPB_CH26_BTP0_CTRL1_reserved0_MASK        0xffff0000
#define BCHP_XPT_MEMDMA_MCPB_CH26_BTP0_CTRL1_reserved0_SHIFT       16

/* XPT_MEMDMA_MCPB :: CH26_BTP0_CTRL1 :: BTP0_SLOT1_BTP_TYPE [15:12] */
#define BCHP_XPT_MEMDMA_MCPB_CH26_BTP0_CTRL1_BTP0_SLOT1_BTP_TYPE_MASK 0x0000f000
#define BCHP_XPT_MEMDMA_MCPB_CH26_BTP0_CTRL1_BTP0_SLOT1_BTP_TYPE_SHIFT 12

/* XPT_MEMDMA_MCPB :: CH26_BTP0_CTRL1 :: BTP0_SLOT0_BTP_TYPE [11:08] */
#define BCHP_XPT_MEMDMA_MCPB_CH26_BTP0_CTRL1_BTP0_SLOT0_BTP_TYPE_MASK 0x00000f00
#define BCHP_XPT_MEMDMA_MCPB_CH26_BTP0_CTRL1_BTP0_SLOT0_BTP_TYPE_SHIFT 8
#define BCHP_XPT_MEMDMA_MCPB_CH26_BTP0_CTRL1_BTP0_SLOT0_BTP_TYPE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH26_BTP0_CTRL1 :: reserved1 [07:06] */
#define BCHP_XPT_MEMDMA_MCPB_CH26_BTP0_CTRL1_reserved1_MASK        0x000000c0
#define BCHP_XPT_MEMDMA_MCPB_CH26_BTP0_CTRL1_reserved1_SHIFT       6

/* XPT_MEMDMA_MCPB :: CH26_BTP0_CTRL1 :: BTP0_SLOT1_IS_CONSUMED_BY_ASP [05:05] */
#define BCHP_XPT_MEMDMA_MCPB_CH26_BTP0_CTRL1_BTP0_SLOT1_IS_CONSUMED_BY_ASP_MASK 0x00000020
#define BCHP_XPT_MEMDMA_MCPB_CH26_BTP0_CTRL1_BTP0_SLOT1_IS_CONSUMED_BY_ASP_SHIFT 5
#define BCHP_XPT_MEMDMA_MCPB_CH26_BTP0_CTRL1_BTP0_SLOT1_IS_CONSUMED_BY_ASP_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH26_BTP0_CTRL1 :: BTP0_SLOT0_IS_CONSUMED_BY_ASP [04:04] */
#define BCHP_XPT_MEMDMA_MCPB_CH26_BTP0_CTRL1_BTP0_SLOT0_IS_CONSUMED_BY_ASP_MASK 0x00000010
#define BCHP_XPT_MEMDMA_MCPB_CH26_BTP0_CTRL1_BTP0_SLOT0_IS_CONSUMED_BY_ASP_SHIFT 4
#define BCHP_XPT_MEMDMA_MCPB_CH26_BTP0_CTRL1_BTP0_SLOT0_IS_CONSUMED_BY_ASP_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH26_BTP0_CTRL1 :: BTP0_INSERTION_MODE [03:02] */
#define BCHP_XPT_MEMDMA_MCPB_CH26_BTP0_CTRL1_BTP0_INSERTION_MODE_MASK 0x0000000c
#define BCHP_XPT_MEMDMA_MCPB_CH26_BTP0_CTRL1_BTP0_INSERTION_MODE_SHIFT 2
#define BCHP_XPT_MEMDMA_MCPB_CH26_BTP0_CTRL1_BTP0_INSERTION_MODE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH26_BTP0_CTRL1 :: BTP0_PING_PONG_MODE_EN [01:01] */
#define BCHP_XPT_MEMDMA_MCPB_CH26_BTP0_CTRL1_BTP0_PING_PONG_MODE_EN_MASK 0x00000002
#define BCHP_XPT_MEMDMA_MCPB_CH26_BTP0_CTRL1_BTP0_PING_PONG_MODE_EN_SHIFT 1
#define BCHP_XPT_MEMDMA_MCPB_CH26_BTP0_CTRL1_BTP0_PING_PONG_MODE_EN_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH26_BTP0_CTRL1 :: BTP0_EN [00:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH26_BTP0_CTRL1_BTP0_EN_MASK          0x00000001
#define BCHP_XPT_MEMDMA_MCPB_CH26_BTP0_CTRL1_BTP0_EN_SHIFT         0
#define BCHP_XPT_MEMDMA_MCPB_CH26_BTP0_CTRL1_BTP0_EN_DEFAULT       0x00000000

/***************************************************************************
 *CH26_BTP1_CTRL1 - BTP1 control register for channel 26
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: CH26_BTP1_CTRL1 :: reserved0 [31:16] */
#define BCHP_XPT_MEMDMA_MCPB_CH26_BTP1_CTRL1_reserved0_MASK        0xffff0000
#define BCHP_XPT_MEMDMA_MCPB_CH26_BTP1_CTRL1_reserved0_SHIFT       16

/* XPT_MEMDMA_MCPB :: CH26_BTP1_CTRL1 :: BTP1_SLOT1_BTP_TYPE [15:12] */
#define BCHP_XPT_MEMDMA_MCPB_CH26_BTP1_CTRL1_BTP1_SLOT1_BTP_TYPE_MASK 0x0000f000
#define BCHP_XPT_MEMDMA_MCPB_CH26_BTP1_CTRL1_BTP1_SLOT1_BTP_TYPE_SHIFT 12

/* XPT_MEMDMA_MCPB :: CH26_BTP1_CTRL1 :: BTP1_SLOT0_BTP_TYPE [11:08] */
#define BCHP_XPT_MEMDMA_MCPB_CH26_BTP1_CTRL1_BTP1_SLOT0_BTP_TYPE_MASK 0x00000f00
#define BCHP_XPT_MEMDMA_MCPB_CH26_BTP1_CTRL1_BTP1_SLOT0_BTP_TYPE_SHIFT 8
#define BCHP_XPT_MEMDMA_MCPB_CH26_BTP1_CTRL1_BTP1_SLOT0_BTP_TYPE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH26_BTP1_CTRL1 :: reserved1 [07:06] */
#define BCHP_XPT_MEMDMA_MCPB_CH26_BTP1_CTRL1_reserved1_MASK        0x000000c0
#define BCHP_XPT_MEMDMA_MCPB_CH26_BTP1_CTRL1_reserved1_SHIFT       6

/* XPT_MEMDMA_MCPB :: CH26_BTP1_CTRL1 :: BTP1_SLOT1_IS_CONSUMED_BY_ASP [05:05] */
#define BCHP_XPT_MEMDMA_MCPB_CH26_BTP1_CTRL1_BTP1_SLOT1_IS_CONSUMED_BY_ASP_MASK 0x00000020
#define BCHP_XPT_MEMDMA_MCPB_CH26_BTP1_CTRL1_BTP1_SLOT1_IS_CONSUMED_BY_ASP_SHIFT 5
#define BCHP_XPT_MEMDMA_MCPB_CH26_BTP1_CTRL1_BTP1_SLOT1_IS_CONSUMED_BY_ASP_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH26_BTP1_CTRL1 :: BTP1_SLOT0_IS_CONSUMED_BY_ASP [04:04] */
#define BCHP_XPT_MEMDMA_MCPB_CH26_BTP1_CTRL1_BTP1_SLOT0_IS_CONSUMED_BY_ASP_MASK 0x00000010
#define BCHP_XPT_MEMDMA_MCPB_CH26_BTP1_CTRL1_BTP1_SLOT0_IS_CONSUMED_BY_ASP_SHIFT 4
#define BCHP_XPT_MEMDMA_MCPB_CH26_BTP1_CTRL1_BTP1_SLOT0_IS_CONSUMED_BY_ASP_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH26_BTP1_CTRL1 :: BTP1_INSERTION_MODE [03:02] */
#define BCHP_XPT_MEMDMA_MCPB_CH26_BTP1_CTRL1_BTP1_INSERTION_MODE_MASK 0x0000000c
#define BCHP_XPT_MEMDMA_MCPB_CH26_BTP1_CTRL1_BTP1_INSERTION_MODE_SHIFT 2
#define BCHP_XPT_MEMDMA_MCPB_CH26_BTP1_CTRL1_BTP1_INSERTION_MODE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH26_BTP1_CTRL1 :: BTP1_PING_PONG_MODE_EN [01:01] */
#define BCHP_XPT_MEMDMA_MCPB_CH26_BTP1_CTRL1_BTP1_PING_PONG_MODE_EN_MASK 0x00000002
#define BCHP_XPT_MEMDMA_MCPB_CH26_BTP1_CTRL1_BTP1_PING_PONG_MODE_EN_SHIFT 1
#define BCHP_XPT_MEMDMA_MCPB_CH26_BTP1_CTRL1_BTP1_PING_PONG_MODE_EN_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH26_BTP1_CTRL1 :: BTP1_EN [00:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH26_BTP1_CTRL1_BTP1_EN_MASK          0x00000001
#define BCHP_XPT_MEMDMA_MCPB_CH26_BTP1_CTRL1_BTP1_EN_SHIFT         0
#define BCHP_XPT_MEMDMA_MCPB_CH26_BTP1_CTRL1_BTP1_EN_DEFAULT       0x00000000

/***************************************************************************
 *CH26_BTP2_CTRL1 - BTP2 control register for channel 26
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: CH26_BTP2_CTRL1 :: reserved0 [31:16] */
#define BCHP_XPT_MEMDMA_MCPB_CH26_BTP2_CTRL1_reserved0_MASK        0xffff0000
#define BCHP_XPT_MEMDMA_MCPB_CH26_BTP2_CTRL1_reserved0_SHIFT       16

/* XPT_MEMDMA_MCPB :: CH26_BTP2_CTRL1 :: BTP2_SLOT1_BTP_TYPE [15:12] */
#define BCHP_XPT_MEMDMA_MCPB_CH26_BTP2_CTRL1_BTP2_SLOT1_BTP_TYPE_MASK 0x0000f000
#define BCHP_XPT_MEMDMA_MCPB_CH26_BTP2_CTRL1_BTP2_SLOT1_BTP_TYPE_SHIFT 12

/* XPT_MEMDMA_MCPB :: CH26_BTP2_CTRL1 :: BTP2_SLOT0_BTP_TYPE [11:08] */
#define BCHP_XPT_MEMDMA_MCPB_CH26_BTP2_CTRL1_BTP2_SLOT0_BTP_TYPE_MASK 0x00000f00
#define BCHP_XPT_MEMDMA_MCPB_CH26_BTP2_CTRL1_BTP2_SLOT0_BTP_TYPE_SHIFT 8
#define BCHP_XPT_MEMDMA_MCPB_CH26_BTP2_CTRL1_BTP2_SLOT0_BTP_TYPE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH26_BTP2_CTRL1 :: reserved1 [07:06] */
#define BCHP_XPT_MEMDMA_MCPB_CH26_BTP2_CTRL1_reserved1_MASK        0x000000c0
#define BCHP_XPT_MEMDMA_MCPB_CH26_BTP2_CTRL1_reserved1_SHIFT       6

/* XPT_MEMDMA_MCPB :: CH26_BTP2_CTRL1 :: BTP2_SLOT1_IS_CONSUMED_BY_ASP [05:05] */
#define BCHP_XPT_MEMDMA_MCPB_CH26_BTP2_CTRL1_BTP2_SLOT1_IS_CONSUMED_BY_ASP_MASK 0x00000020
#define BCHP_XPT_MEMDMA_MCPB_CH26_BTP2_CTRL1_BTP2_SLOT1_IS_CONSUMED_BY_ASP_SHIFT 5
#define BCHP_XPT_MEMDMA_MCPB_CH26_BTP2_CTRL1_BTP2_SLOT1_IS_CONSUMED_BY_ASP_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH26_BTP2_CTRL1 :: BTP2_SLOT0_IS_CONSUMED_BY_ASP [04:04] */
#define BCHP_XPT_MEMDMA_MCPB_CH26_BTP2_CTRL1_BTP2_SLOT0_IS_CONSUMED_BY_ASP_MASK 0x00000010
#define BCHP_XPT_MEMDMA_MCPB_CH26_BTP2_CTRL1_BTP2_SLOT0_IS_CONSUMED_BY_ASP_SHIFT 4
#define BCHP_XPT_MEMDMA_MCPB_CH26_BTP2_CTRL1_BTP2_SLOT0_IS_CONSUMED_BY_ASP_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH26_BTP2_CTRL1 :: BTP2_INSERTION_MODE [03:02] */
#define BCHP_XPT_MEMDMA_MCPB_CH26_BTP2_CTRL1_BTP2_INSERTION_MODE_MASK 0x0000000c
#define BCHP_XPT_MEMDMA_MCPB_CH26_BTP2_CTRL1_BTP2_INSERTION_MODE_SHIFT 2
#define BCHP_XPT_MEMDMA_MCPB_CH26_BTP2_CTRL1_BTP2_INSERTION_MODE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH26_BTP2_CTRL1 :: BTP2_PING_PONG_MODE_EN [01:01] */
#define BCHP_XPT_MEMDMA_MCPB_CH26_BTP2_CTRL1_BTP2_PING_PONG_MODE_EN_MASK 0x00000002
#define BCHP_XPT_MEMDMA_MCPB_CH26_BTP2_CTRL1_BTP2_PING_PONG_MODE_EN_SHIFT 1
#define BCHP_XPT_MEMDMA_MCPB_CH26_BTP2_CTRL1_BTP2_PING_PONG_MODE_EN_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH26_BTP2_CTRL1 :: BTP2_EN [00:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH26_BTP2_CTRL1_BTP2_EN_MASK          0x00000001
#define BCHP_XPT_MEMDMA_MCPB_CH26_BTP2_CTRL1_BTP2_EN_SHIFT         0
#define BCHP_XPT_MEMDMA_MCPB_CH26_BTP2_CTRL1_BTP2_EN_DEFAULT       0x00000000

/***************************************************************************
 *CH27_BTP0_CTRL1 - BTP0 control register for channel 27
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: CH27_BTP0_CTRL1 :: reserved0 [31:16] */
#define BCHP_XPT_MEMDMA_MCPB_CH27_BTP0_CTRL1_reserved0_MASK        0xffff0000
#define BCHP_XPT_MEMDMA_MCPB_CH27_BTP0_CTRL1_reserved0_SHIFT       16

/* XPT_MEMDMA_MCPB :: CH27_BTP0_CTRL1 :: BTP0_SLOT1_BTP_TYPE [15:12] */
#define BCHP_XPT_MEMDMA_MCPB_CH27_BTP0_CTRL1_BTP0_SLOT1_BTP_TYPE_MASK 0x0000f000
#define BCHP_XPT_MEMDMA_MCPB_CH27_BTP0_CTRL1_BTP0_SLOT1_BTP_TYPE_SHIFT 12

/* XPT_MEMDMA_MCPB :: CH27_BTP0_CTRL1 :: BTP0_SLOT0_BTP_TYPE [11:08] */
#define BCHP_XPT_MEMDMA_MCPB_CH27_BTP0_CTRL1_BTP0_SLOT0_BTP_TYPE_MASK 0x00000f00
#define BCHP_XPT_MEMDMA_MCPB_CH27_BTP0_CTRL1_BTP0_SLOT0_BTP_TYPE_SHIFT 8
#define BCHP_XPT_MEMDMA_MCPB_CH27_BTP0_CTRL1_BTP0_SLOT0_BTP_TYPE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH27_BTP0_CTRL1 :: reserved1 [07:06] */
#define BCHP_XPT_MEMDMA_MCPB_CH27_BTP0_CTRL1_reserved1_MASK        0x000000c0
#define BCHP_XPT_MEMDMA_MCPB_CH27_BTP0_CTRL1_reserved1_SHIFT       6

/* XPT_MEMDMA_MCPB :: CH27_BTP0_CTRL1 :: BTP0_SLOT1_IS_CONSUMED_BY_ASP [05:05] */
#define BCHP_XPT_MEMDMA_MCPB_CH27_BTP0_CTRL1_BTP0_SLOT1_IS_CONSUMED_BY_ASP_MASK 0x00000020
#define BCHP_XPT_MEMDMA_MCPB_CH27_BTP0_CTRL1_BTP0_SLOT1_IS_CONSUMED_BY_ASP_SHIFT 5
#define BCHP_XPT_MEMDMA_MCPB_CH27_BTP0_CTRL1_BTP0_SLOT1_IS_CONSUMED_BY_ASP_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH27_BTP0_CTRL1 :: BTP0_SLOT0_IS_CONSUMED_BY_ASP [04:04] */
#define BCHP_XPT_MEMDMA_MCPB_CH27_BTP0_CTRL1_BTP0_SLOT0_IS_CONSUMED_BY_ASP_MASK 0x00000010
#define BCHP_XPT_MEMDMA_MCPB_CH27_BTP0_CTRL1_BTP0_SLOT0_IS_CONSUMED_BY_ASP_SHIFT 4
#define BCHP_XPT_MEMDMA_MCPB_CH27_BTP0_CTRL1_BTP0_SLOT0_IS_CONSUMED_BY_ASP_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH27_BTP0_CTRL1 :: BTP0_INSERTION_MODE [03:02] */
#define BCHP_XPT_MEMDMA_MCPB_CH27_BTP0_CTRL1_BTP0_INSERTION_MODE_MASK 0x0000000c
#define BCHP_XPT_MEMDMA_MCPB_CH27_BTP0_CTRL1_BTP0_INSERTION_MODE_SHIFT 2
#define BCHP_XPT_MEMDMA_MCPB_CH27_BTP0_CTRL1_BTP0_INSERTION_MODE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH27_BTP0_CTRL1 :: BTP0_PING_PONG_MODE_EN [01:01] */
#define BCHP_XPT_MEMDMA_MCPB_CH27_BTP0_CTRL1_BTP0_PING_PONG_MODE_EN_MASK 0x00000002
#define BCHP_XPT_MEMDMA_MCPB_CH27_BTP0_CTRL1_BTP0_PING_PONG_MODE_EN_SHIFT 1
#define BCHP_XPT_MEMDMA_MCPB_CH27_BTP0_CTRL1_BTP0_PING_PONG_MODE_EN_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH27_BTP0_CTRL1 :: BTP0_EN [00:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH27_BTP0_CTRL1_BTP0_EN_MASK          0x00000001
#define BCHP_XPT_MEMDMA_MCPB_CH27_BTP0_CTRL1_BTP0_EN_SHIFT         0
#define BCHP_XPT_MEMDMA_MCPB_CH27_BTP0_CTRL1_BTP0_EN_DEFAULT       0x00000000

/***************************************************************************
 *CH27_BTP1_CTRL1 - BTP1 control register for channel 27
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: CH27_BTP1_CTRL1 :: reserved0 [31:16] */
#define BCHP_XPT_MEMDMA_MCPB_CH27_BTP1_CTRL1_reserved0_MASK        0xffff0000
#define BCHP_XPT_MEMDMA_MCPB_CH27_BTP1_CTRL1_reserved0_SHIFT       16

/* XPT_MEMDMA_MCPB :: CH27_BTP1_CTRL1 :: BTP1_SLOT1_BTP_TYPE [15:12] */
#define BCHP_XPT_MEMDMA_MCPB_CH27_BTP1_CTRL1_BTP1_SLOT1_BTP_TYPE_MASK 0x0000f000
#define BCHP_XPT_MEMDMA_MCPB_CH27_BTP1_CTRL1_BTP1_SLOT1_BTP_TYPE_SHIFT 12

/* XPT_MEMDMA_MCPB :: CH27_BTP1_CTRL1 :: BTP1_SLOT0_BTP_TYPE [11:08] */
#define BCHP_XPT_MEMDMA_MCPB_CH27_BTP1_CTRL1_BTP1_SLOT0_BTP_TYPE_MASK 0x00000f00
#define BCHP_XPT_MEMDMA_MCPB_CH27_BTP1_CTRL1_BTP1_SLOT0_BTP_TYPE_SHIFT 8
#define BCHP_XPT_MEMDMA_MCPB_CH27_BTP1_CTRL1_BTP1_SLOT0_BTP_TYPE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH27_BTP1_CTRL1 :: reserved1 [07:06] */
#define BCHP_XPT_MEMDMA_MCPB_CH27_BTP1_CTRL1_reserved1_MASK        0x000000c0
#define BCHP_XPT_MEMDMA_MCPB_CH27_BTP1_CTRL1_reserved1_SHIFT       6

/* XPT_MEMDMA_MCPB :: CH27_BTP1_CTRL1 :: BTP1_SLOT1_IS_CONSUMED_BY_ASP [05:05] */
#define BCHP_XPT_MEMDMA_MCPB_CH27_BTP1_CTRL1_BTP1_SLOT1_IS_CONSUMED_BY_ASP_MASK 0x00000020
#define BCHP_XPT_MEMDMA_MCPB_CH27_BTP1_CTRL1_BTP1_SLOT1_IS_CONSUMED_BY_ASP_SHIFT 5
#define BCHP_XPT_MEMDMA_MCPB_CH27_BTP1_CTRL1_BTP1_SLOT1_IS_CONSUMED_BY_ASP_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH27_BTP1_CTRL1 :: BTP1_SLOT0_IS_CONSUMED_BY_ASP [04:04] */
#define BCHP_XPT_MEMDMA_MCPB_CH27_BTP1_CTRL1_BTP1_SLOT0_IS_CONSUMED_BY_ASP_MASK 0x00000010
#define BCHP_XPT_MEMDMA_MCPB_CH27_BTP1_CTRL1_BTP1_SLOT0_IS_CONSUMED_BY_ASP_SHIFT 4
#define BCHP_XPT_MEMDMA_MCPB_CH27_BTP1_CTRL1_BTP1_SLOT0_IS_CONSUMED_BY_ASP_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH27_BTP1_CTRL1 :: BTP1_INSERTION_MODE [03:02] */
#define BCHP_XPT_MEMDMA_MCPB_CH27_BTP1_CTRL1_BTP1_INSERTION_MODE_MASK 0x0000000c
#define BCHP_XPT_MEMDMA_MCPB_CH27_BTP1_CTRL1_BTP1_INSERTION_MODE_SHIFT 2
#define BCHP_XPT_MEMDMA_MCPB_CH27_BTP1_CTRL1_BTP1_INSERTION_MODE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH27_BTP1_CTRL1 :: BTP1_PING_PONG_MODE_EN [01:01] */
#define BCHP_XPT_MEMDMA_MCPB_CH27_BTP1_CTRL1_BTP1_PING_PONG_MODE_EN_MASK 0x00000002
#define BCHP_XPT_MEMDMA_MCPB_CH27_BTP1_CTRL1_BTP1_PING_PONG_MODE_EN_SHIFT 1
#define BCHP_XPT_MEMDMA_MCPB_CH27_BTP1_CTRL1_BTP1_PING_PONG_MODE_EN_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH27_BTP1_CTRL1 :: BTP1_EN [00:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH27_BTP1_CTRL1_BTP1_EN_MASK          0x00000001
#define BCHP_XPT_MEMDMA_MCPB_CH27_BTP1_CTRL1_BTP1_EN_SHIFT         0
#define BCHP_XPT_MEMDMA_MCPB_CH27_BTP1_CTRL1_BTP1_EN_DEFAULT       0x00000000

/***************************************************************************
 *CH27_BTP2_CTRL1 - BTP2 control register for channel 27
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: CH27_BTP2_CTRL1 :: reserved0 [31:16] */
#define BCHP_XPT_MEMDMA_MCPB_CH27_BTP2_CTRL1_reserved0_MASK        0xffff0000
#define BCHP_XPT_MEMDMA_MCPB_CH27_BTP2_CTRL1_reserved0_SHIFT       16

/* XPT_MEMDMA_MCPB :: CH27_BTP2_CTRL1 :: BTP2_SLOT1_BTP_TYPE [15:12] */
#define BCHP_XPT_MEMDMA_MCPB_CH27_BTP2_CTRL1_BTP2_SLOT1_BTP_TYPE_MASK 0x0000f000
#define BCHP_XPT_MEMDMA_MCPB_CH27_BTP2_CTRL1_BTP2_SLOT1_BTP_TYPE_SHIFT 12

/* XPT_MEMDMA_MCPB :: CH27_BTP2_CTRL1 :: BTP2_SLOT0_BTP_TYPE [11:08] */
#define BCHP_XPT_MEMDMA_MCPB_CH27_BTP2_CTRL1_BTP2_SLOT0_BTP_TYPE_MASK 0x00000f00
#define BCHP_XPT_MEMDMA_MCPB_CH27_BTP2_CTRL1_BTP2_SLOT0_BTP_TYPE_SHIFT 8
#define BCHP_XPT_MEMDMA_MCPB_CH27_BTP2_CTRL1_BTP2_SLOT0_BTP_TYPE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH27_BTP2_CTRL1 :: reserved1 [07:06] */
#define BCHP_XPT_MEMDMA_MCPB_CH27_BTP2_CTRL1_reserved1_MASK        0x000000c0
#define BCHP_XPT_MEMDMA_MCPB_CH27_BTP2_CTRL1_reserved1_SHIFT       6

/* XPT_MEMDMA_MCPB :: CH27_BTP2_CTRL1 :: BTP2_SLOT1_IS_CONSUMED_BY_ASP [05:05] */
#define BCHP_XPT_MEMDMA_MCPB_CH27_BTP2_CTRL1_BTP2_SLOT1_IS_CONSUMED_BY_ASP_MASK 0x00000020
#define BCHP_XPT_MEMDMA_MCPB_CH27_BTP2_CTRL1_BTP2_SLOT1_IS_CONSUMED_BY_ASP_SHIFT 5
#define BCHP_XPT_MEMDMA_MCPB_CH27_BTP2_CTRL1_BTP2_SLOT1_IS_CONSUMED_BY_ASP_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH27_BTP2_CTRL1 :: BTP2_SLOT0_IS_CONSUMED_BY_ASP [04:04] */
#define BCHP_XPT_MEMDMA_MCPB_CH27_BTP2_CTRL1_BTP2_SLOT0_IS_CONSUMED_BY_ASP_MASK 0x00000010
#define BCHP_XPT_MEMDMA_MCPB_CH27_BTP2_CTRL1_BTP2_SLOT0_IS_CONSUMED_BY_ASP_SHIFT 4
#define BCHP_XPT_MEMDMA_MCPB_CH27_BTP2_CTRL1_BTP2_SLOT0_IS_CONSUMED_BY_ASP_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH27_BTP2_CTRL1 :: BTP2_INSERTION_MODE [03:02] */
#define BCHP_XPT_MEMDMA_MCPB_CH27_BTP2_CTRL1_BTP2_INSERTION_MODE_MASK 0x0000000c
#define BCHP_XPT_MEMDMA_MCPB_CH27_BTP2_CTRL1_BTP2_INSERTION_MODE_SHIFT 2
#define BCHP_XPT_MEMDMA_MCPB_CH27_BTP2_CTRL1_BTP2_INSERTION_MODE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH27_BTP2_CTRL1 :: BTP2_PING_PONG_MODE_EN [01:01] */
#define BCHP_XPT_MEMDMA_MCPB_CH27_BTP2_CTRL1_BTP2_PING_PONG_MODE_EN_MASK 0x00000002
#define BCHP_XPT_MEMDMA_MCPB_CH27_BTP2_CTRL1_BTP2_PING_PONG_MODE_EN_SHIFT 1
#define BCHP_XPT_MEMDMA_MCPB_CH27_BTP2_CTRL1_BTP2_PING_PONG_MODE_EN_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH27_BTP2_CTRL1 :: BTP2_EN [00:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH27_BTP2_CTRL1_BTP2_EN_MASK          0x00000001
#define BCHP_XPT_MEMDMA_MCPB_CH27_BTP2_CTRL1_BTP2_EN_SHIFT         0
#define BCHP_XPT_MEMDMA_MCPB_CH27_BTP2_CTRL1_BTP2_EN_DEFAULT       0x00000000

/***************************************************************************
 *CH28_BTP0_CTRL1 - BTP0 control register for channel 28
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: CH28_BTP0_CTRL1 :: reserved0 [31:16] */
#define BCHP_XPT_MEMDMA_MCPB_CH28_BTP0_CTRL1_reserved0_MASK        0xffff0000
#define BCHP_XPT_MEMDMA_MCPB_CH28_BTP0_CTRL1_reserved0_SHIFT       16

/* XPT_MEMDMA_MCPB :: CH28_BTP0_CTRL1 :: BTP0_SLOT1_BTP_TYPE [15:12] */
#define BCHP_XPT_MEMDMA_MCPB_CH28_BTP0_CTRL1_BTP0_SLOT1_BTP_TYPE_MASK 0x0000f000
#define BCHP_XPT_MEMDMA_MCPB_CH28_BTP0_CTRL1_BTP0_SLOT1_BTP_TYPE_SHIFT 12

/* XPT_MEMDMA_MCPB :: CH28_BTP0_CTRL1 :: BTP0_SLOT0_BTP_TYPE [11:08] */
#define BCHP_XPT_MEMDMA_MCPB_CH28_BTP0_CTRL1_BTP0_SLOT0_BTP_TYPE_MASK 0x00000f00
#define BCHP_XPT_MEMDMA_MCPB_CH28_BTP0_CTRL1_BTP0_SLOT0_BTP_TYPE_SHIFT 8
#define BCHP_XPT_MEMDMA_MCPB_CH28_BTP0_CTRL1_BTP0_SLOT0_BTP_TYPE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH28_BTP0_CTRL1 :: reserved1 [07:06] */
#define BCHP_XPT_MEMDMA_MCPB_CH28_BTP0_CTRL1_reserved1_MASK        0x000000c0
#define BCHP_XPT_MEMDMA_MCPB_CH28_BTP0_CTRL1_reserved1_SHIFT       6

/* XPT_MEMDMA_MCPB :: CH28_BTP0_CTRL1 :: BTP0_SLOT1_IS_CONSUMED_BY_ASP [05:05] */
#define BCHP_XPT_MEMDMA_MCPB_CH28_BTP0_CTRL1_BTP0_SLOT1_IS_CONSUMED_BY_ASP_MASK 0x00000020
#define BCHP_XPT_MEMDMA_MCPB_CH28_BTP0_CTRL1_BTP0_SLOT1_IS_CONSUMED_BY_ASP_SHIFT 5
#define BCHP_XPT_MEMDMA_MCPB_CH28_BTP0_CTRL1_BTP0_SLOT1_IS_CONSUMED_BY_ASP_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH28_BTP0_CTRL1 :: BTP0_SLOT0_IS_CONSUMED_BY_ASP [04:04] */
#define BCHP_XPT_MEMDMA_MCPB_CH28_BTP0_CTRL1_BTP0_SLOT0_IS_CONSUMED_BY_ASP_MASK 0x00000010
#define BCHP_XPT_MEMDMA_MCPB_CH28_BTP0_CTRL1_BTP0_SLOT0_IS_CONSUMED_BY_ASP_SHIFT 4
#define BCHP_XPT_MEMDMA_MCPB_CH28_BTP0_CTRL1_BTP0_SLOT0_IS_CONSUMED_BY_ASP_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH28_BTP0_CTRL1 :: BTP0_INSERTION_MODE [03:02] */
#define BCHP_XPT_MEMDMA_MCPB_CH28_BTP0_CTRL1_BTP0_INSERTION_MODE_MASK 0x0000000c
#define BCHP_XPT_MEMDMA_MCPB_CH28_BTP0_CTRL1_BTP0_INSERTION_MODE_SHIFT 2
#define BCHP_XPT_MEMDMA_MCPB_CH28_BTP0_CTRL1_BTP0_INSERTION_MODE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH28_BTP0_CTRL1 :: BTP0_PING_PONG_MODE_EN [01:01] */
#define BCHP_XPT_MEMDMA_MCPB_CH28_BTP0_CTRL1_BTP0_PING_PONG_MODE_EN_MASK 0x00000002
#define BCHP_XPT_MEMDMA_MCPB_CH28_BTP0_CTRL1_BTP0_PING_PONG_MODE_EN_SHIFT 1
#define BCHP_XPT_MEMDMA_MCPB_CH28_BTP0_CTRL1_BTP0_PING_PONG_MODE_EN_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH28_BTP0_CTRL1 :: BTP0_EN [00:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH28_BTP0_CTRL1_BTP0_EN_MASK          0x00000001
#define BCHP_XPT_MEMDMA_MCPB_CH28_BTP0_CTRL1_BTP0_EN_SHIFT         0
#define BCHP_XPT_MEMDMA_MCPB_CH28_BTP0_CTRL1_BTP0_EN_DEFAULT       0x00000000

/***************************************************************************
 *CH28_BTP1_CTRL1 - BTP1 control register for channel 28
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: CH28_BTP1_CTRL1 :: reserved0 [31:16] */
#define BCHP_XPT_MEMDMA_MCPB_CH28_BTP1_CTRL1_reserved0_MASK        0xffff0000
#define BCHP_XPT_MEMDMA_MCPB_CH28_BTP1_CTRL1_reserved0_SHIFT       16

/* XPT_MEMDMA_MCPB :: CH28_BTP1_CTRL1 :: BTP1_SLOT1_BTP_TYPE [15:12] */
#define BCHP_XPT_MEMDMA_MCPB_CH28_BTP1_CTRL1_BTP1_SLOT1_BTP_TYPE_MASK 0x0000f000
#define BCHP_XPT_MEMDMA_MCPB_CH28_BTP1_CTRL1_BTP1_SLOT1_BTP_TYPE_SHIFT 12

/* XPT_MEMDMA_MCPB :: CH28_BTP1_CTRL1 :: BTP1_SLOT0_BTP_TYPE [11:08] */
#define BCHP_XPT_MEMDMA_MCPB_CH28_BTP1_CTRL1_BTP1_SLOT0_BTP_TYPE_MASK 0x00000f00
#define BCHP_XPT_MEMDMA_MCPB_CH28_BTP1_CTRL1_BTP1_SLOT0_BTP_TYPE_SHIFT 8
#define BCHP_XPT_MEMDMA_MCPB_CH28_BTP1_CTRL1_BTP1_SLOT0_BTP_TYPE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH28_BTP1_CTRL1 :: reserved1 [07:06] */
#define BCHP_XPT_MEMDMA_MCPB_CH28_BTP1_CTRL1_reserved1_MASK        0x000000c0
#define BCHP_XPT_MEMDMA_MCPB_CH28_BTP1_CTRL1_reserved1_SHIFT       6

/* XPT_MEMDMA_MCPB :: CH28_BTP1_CTRL1 :: BTP1_SLOT1_IS_CONSUMED_BY_ASP [05:05] */
#define BCHP_XPT_MEMDMA_MCPB_CH28_BTP1_CTRL1_BTP1_SLOT1_IS_CONSUMED_BY_ASP_MASK 0x00000020
#define BCHP_XPT_MEMDMA_MCPB_CH28_BTP1_CTRL1_BTP1_SLOT1_IS_CONSUMED_BY_ASP_SHIFT 5
#define BCHP_XPT_MEMDMA_MCPB_CH28_BTP1_CTRL1_BTP1_SLOT1_IS_CONSUMED_BY_ASP_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH28_BTP1_CTRL1 :: BTP1_SLOT0_IS_CONSUMED_BY_ASP [04:04] */
#define BCHP_XPT_MEMDMA_MCPB_CH28_BTP1_CTRL1_BTP1_SLOT0_IS_CONSUMED_BY_ASP_MASK 0x00000010
#define BCHP_XPT_MEMDMA_MCPB_CH28_BTP1_CTRL1_BTP1_SLOT0_IS_CONSUMED_BY_ASP_SHIFT 4
#define BCHP_XPT_MEMDMA_MCPB_CH28_BTP1_CTRL1_BTP1_SLOT0_IS_CONSUMED_BY_ASP_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH28_BTP1_CTRL1 :: BTP1_INSERTION_MODE [03:02] */
#define BCHP_XPT_MEMDMA_MCPB_CH28_BTP1_CTRL1_BTP1_INSERTION_MODE_MASK 0x0000000c
#define BCHP_XPT_MEMDMA_MCPB_CH28_BTP1_CTRL1_BTP1_INSERTION_MODE_SHIFT 2
#define BCHP_XPT_MEMDMA_MCPB_CH28_BTP1_CTRL1_BTP1_INSERTION_MODE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH28_BTP1_CTRL1 :: BTP1_PING_PONG_MODE_EN [01:01] */
#define BCHP_XPT_MEMDMA_MCPB_CH28_BTP1_CTRL1_BTP1_PING_PONG_MODE_EN_MASK 0x00000002
#define BCHP_XPT_MEMDMA_MCPB_CH28_BTP1_CTRL1_BTP1_PING_PONG_MODE_EN_SHIFT 1
#define BCHP_XPT_MEMDMA_MCPB_CH28_BTP1_CTRL1_BTP1_PING_PONG_MODE_EN_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH28_BTP1_CTRL1 :: BTP1_EN [00:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH28_BTP1_CTRL1_BTP1_EN_MASK          0x00000001
#define BCHP_XPT_MEMDMA_MCPB_CH28_BTP1_CTRL1_BTP1_EN_SHIFT         0
#define BCHP_XPT_MEMDMA_MCPB_CH28_BTP1_CTRL1_BTP1_EN_DEFAULT       0x00000000

/***************************************************************************
 *CH28_BTP2_CTRL1 - BTP2 control register for channel 28
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: CH28_BTP2_CTRL1 :: reserved0 [31:16] */
#define BCHP_XPT_MEMDMA_MCPB_CH28_BTP2_CTRL1_reserved0_MASK        0xffff0000
#define BCHP_XPT_MEMDMA_MCPB_CH28_BTP2_CTRL1_reserved0_SHIFT       16

/* XPT_MEMDMA_MCPB :: CH28_BTP2_CTRL1 :: BTP2_SLOT1_BTP_TYPE [15:12] */
#define BCHP_XPT_MEMDMA_MCPB_CH28_BTP2_CTRL1_BTP2_SLOT1_BTP_TYPE_MASK 0x0000f000
#define BCHP_XPT_MEMDMA_MCPB_CH28_BTP2_CTRL1_BTP2_SLOT1_BTP_TYPE_SHIFT 12

/* XPT_MEMDMA_MCPB :: CH28_BTP2_CTRL1 :: BTP2_SLOT0_BTP_TYPE [11:08] */
#define BCHP_XPT_MEMDMA_MCPB_CH28_BTP2_CTRL1_BTP2_SLOT0_BTP_TYPE_MASK 0x00000f00
#define BCHP_XPT_MEMDMA_MCPB_CH28_BTP2_CTRL1_BTP2_SLOT0_BTP_TYPE_SHIFT 8
#define BCHP_XPT_MEMDMA_MCPB_CH28_BTP2_CTRL1_BTP2_SLOT0_BTP_TYPE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH28_BTP2_CTRL1 :: reserved1 [07:06] */
#define BCHP_XPT_MEMDMA_MCPB_CH28_BTP2_CTRL1_reserved1_MASK        0x000000c0
#define BCHP_XPT_MEMDMA_MCPB_CH28_BTP2_CTRL1_reserved1_SHIFT       6

/* XPT_MEMDMA_MCPB :: CH28_BTP2_CTRL1 :: BTP2_SLOT1_IS_CONSUMED_BY_ASP [05:05] */
#define BCHP_XPT_MEMDMA_MCPB_CH28_BTP2_CTRL1_BTP2_SLOT1_IS_CONSUMED_BY_ASP_MASK 0x00000020
#define BCHP_XPT_MEMDMA_MCPB_CH28_BTP2_CTRL1_BTP2_SLOT1_IS_CONSUMED_BY_ASP_SHIFT 5
#define BCHP_XPT_MEMDMA_MCPB_CH28_BTP2_CTRL1_BTP2_SLOT1_IS_CONSUMED_BY_ASP_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH28_BTP2_CTRL1 :: BTP2_SLOT0_IS_CONSUMED_BY_ASP [04:04] */
#define BCHP_XPT_MEMDMA_MCPB_CH28_BTP2_CTRL1_BTP2_SLOT0_IS_CONSUMED_BY_ASP_MASK 0x00000010
#define BCHP_XPT_MEMDMA_MCPB_CH28_BTP2_CTRL1_BTP2_SLOT0_IS_CONSUMED_BY_ASP_SHIFT 4
#define BCHP_XPT_MEMDMA_MCPB_CH28_BTP2_CTRL1_BTP2_SLOT0_IS_CONSUMED_BY_ASP_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH28_BTP2_CTRL1 :: BTP2_INSERTION_MODE [03:02] */
#define BCHP_XPT_MEMDMA_MCPB_CH28_BTP2_CTRL1_BTP2_INSERTION_MODE_MASK 0x0000000c
#define BCHP_XPT_MEMDMA_MCPB_CH28_BTP2_CTRL1_BTP2_INSERTION_MODE_SHIFT 2
#define BCHP_XPT_MEMDMA_MCPB_CH28_BTP2_CTRL1_BTP2_INSERTION_MODE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH28_BTP2_CTRL1 :: BTP2_PING_PONG_MODE_EN [01:01] */
#define BCHP_XPT_MEMDMA_MCPB_CH28_BTP2_CTRL1_BTP2_PING_PONG_MODE_EN_MASK 0x00000002
#define BCHP_XPT_MEMDMA_MCPB_CH28_BTP2_CTRL1_BTP2_PING_PONG_MODE_EN_SHIFT 1
#define BCHP_XPT_MEMDMA_MCPB_CH28_BTP2_CTRL1_BTP2_PING_PONG_MODE_EN_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH28_BTP2_CTRL1 :: BTP2_EN [00:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH28_BTP2_CTRL1_BTP2_EN_MASK          0x00000001
#define BCHP_XPT_MEMDMA_MCPB_CH28_BTP2_CTRL1_BTP2_EN_SHIFT         0
#define BCHP_XPT_MEMDMA_MCPB_CH28_BTP2_CTRL1_BTP2_EN_DEFAULT       0x00000000

/***************************************************************************
 *CH29_BTP0_CTRL1 - BTP0 control register for channel 29
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: CH29_BTP0_CTRL1 :: reserved0 [31:16] */
#define BCHP_XPT_MEMDMA_MCPB_CH29_BTP0_CTRL1_reserved0_MASK        0xffff0000
#define BCHP_XPT_MEMDMA_MCPB_CH29_BTP0_CTRL1_reserved0_SHIFT       16

/* XPT_MEMDMA_MCPB :: CH29_BTP0_CTRL1 :: BTP0_SLOT1_BTP_TYPE [15:12] */
#define BCHP_XPT_MEMDMA_MCPB_CH29_BTP0_CTRL1_BTP0_SLOT1_BTP_TYPE_MASK 0x0000f000
#define BCHP_XPT_MEMDMA_MCPB_CH29_BTP0_CTRL1_BTP0_SLOT1_BTP_TYPE_SHIFT 12

/* XPT_MEMDMA_MCPB :: CH29_BTP0_CTRL1 :: BTP0_SLOT0_BTP_TYPE [11:08] */
#define BCHP_XPT_MEMDMA_MCPB_CH29_BTP0_CTRL1_BTP0_SLOT0_BTP_TYPE_MASK 0x00000f00
#define BCHP_XPT_MEMDMA_MCPB_CH29_BTP0_CTRL1_BTP0_SLOT0_BTP_TYPE_SHIFT 8
#define BCHP_XPT_MEMDMA_MCPB_CH29_BTP0_CTRL1_BTP0_SLOT0_BTP_TYPE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH29_BTP0_CTRL1 :: reserved1 [07:06] */
#define BCHP_XPT_MEMDMA_MCPB_CH29_BTP0_CTRL1_reserved1_MASK        0x000000c0
#define BCHP_XPT_MEMDMA_MCPB_CH29_BTP0_CTRL1_reserved1_SHIFT       6

/* XPT_MEMDMA_MCPB :: CH29_BTP0_CTRL1 :: BTP0_SLOT1_IS_CONSUMED_BY_ASP [05:05] */
#define BCHP_XPT_MEMDMA_MCPB_CH29_BTP0_CTRL1_BTP0_SLOT1_IS_CONSUMED_BY_ASP_MASK 0x00000020
#define BCHP_XPT_MEMDMA_MCPB_CH29_BTP0_CTRL1_BTP0_SLOT1_IS_CONSUMED_BY_ASP_SHIFT 5
#define BCHP_XPT_MEMDMA_MCPB_CH29_BTP0_CTRL1_BTP0_SLOT1_IS_CONSUMED_BY_ASP_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH29_BTP0_CTRL1 :: BTP0_SLOT0_IS_CONSUMED_BY_ASP [04:04] */
#define BCHP_XPT_MEMDMA_MCPB_CH29_BTP0_CTRL1_BTP0_SLOT0_IS_CONSUMED_BY_ASP_MASK 0x00000010
#define BCHP_XPT_MEMDMA_MCPB_CH29_BTP0_CTRL1_BTP0_SLOT0_IS_CONSUMED_BY_ASP_SHIFT 4
#define BCHP_XPT_MEMDMA_MCPB_CH29_BTP0_CTRL1_BTP0_SLOT0_IS_CONSUMED_BY_ASP_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH29_BTP0_CTRL1 :: BTP0_INSERTION_MODE [03:02] */
#define BCHP_XPT_MEMDMA_MCPB_CH29_BTP0_CTRL1_BTP0_INSERTION_MODE_MASK 0x0000000c
#define BCHP_XPT_MEMDMA_MCPB_CH29_BTP0_CTRL1_BTP0_INSERTION_MODE_SHIFT 2
#define BCHP_XPT_MEMDMA_MCPB_CH29_BTP0_CTRL1_BTP0_INSERTION_MODE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH29_BTP0_CTRL1 :: BTP0_PING_PONG_MODE_EN [01:01] */
#define BCHP_XPT_MEMDMA_MCPB_CH29_BTP0_CTRL1_BTP0_PING_PONG_MODE_EN_MASK 0x00000002
#define BCHP_XPT_MEMDMA_MCPB_CH29_BTP0_CTRL1_BTP0_PING_PONG_MODE_EN_SHIFT 1
#define BCHP_XPT_MEMDMA_MCPB_CH29_BTP0_CTRL1_BTP0_PING_PONG_MODE_EN_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH29_BTP0_CTRL1 :: BTP0_EN [00:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH29_BTP0_CTRL1_BTP0_EN_MASK          0x00000001
#define BCHP_XPT_MEMDMA_MCPB_CH29_BTP0_CTRL1_BTP0_EN_SHIFT         0
#define BCHP_XPT_MEMDMA_MCPB_CH29_BTP0_CTRL1_BTP0_EN_DEFAULT       0x00000000

/***************************************************************************
 *CH29_BTP1_CTRL1 - BTP1 control register for channel 29
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: CH29_BTP1_CTRL1 :: reserved0 [31:16] */
#define BCHP_XPT_MEMDMA_MCPB_CH29_BTP1_CTRL1_reserved0_MASK        0xffff0000
#define BCHP_XPT_MEMDMA_MCPB_CH29_BTP1_CTRL1_reserved0_SHIFT       16

/* XPT_MEMDMA_MCPB :: CH29_BTP1_CTRL1 :: BTP1_SLOT1_BTP_TYPE [15:12] */
#define BCHP_XPT_MEMDMA_MCPB_CH29_BTP1_CTRL1_BTP1_SLOT1_BTP_TYPE_MASK 0x0000f000
#define BCHP_XPT_MEMDMA_MCPB_CH29_BTP1_CTRL1_BTP1_SLOT1_BTP_TYPE_SHIFT 12

/* XPT_MEMDMA_MCPB :: CH29_BTP1_CTRL1 :: BTP1_SLOT0_BTP_TYPE [11:08] */
#define BCHP_XPT_MEMDMA_MCPB_CH29_BTP1_CTRL1_BTP1_SLOT0_BTP_TYPE_MASK 0x00000f00
#define BCHP_XPT_MEMDMA_MCPB_CH29_BTP1_CTRL1_BTP1_SLOT0_BTP_TYPE_SHIFT 8
#define BCHP_XPT_MEMDMA_MCPB_CH29_BTP1_CTRL1_BTP1_SLOT0_BTP_TYPE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH29_BTP1_CTRL1 :: reserved1 [07:06] */
#define BCHP_XPT_MEMDMA_MCPB_CH29_BTP1_CTRL1_reserved1_MASK        0x000000c0
#define BCHP_XPT_MEMDMA_MCPB_CH29_BTP1_CTRL1_reserved1_SHIFT       6

/* XPT_MEMDMA_MCPB :: CH29_BTP1_CTRL1 :: BTP1_SLOT1_IS_CONSUMED_BY_ASP [05:05] */
#define BCHP_XPT_MEMDMA_MCPB_CH29_BTP1_CTRL1_BTP1_SLOT1_IS_CONSUMED_BY_ASP_MASK 0x00000020
#define BCHP_XPT_MEMDMA_MCPB_CH29_BTP1_CTRL1_BTP1_SLOT1_IS_CONSUMED_BY_ASP_SHIFT 5
#define BCHP_XPT_MEMDMA_MCPB_CH29_BTP1_CTRL1_BTP1_SLOT1_IS_CONSUMED_BY_ASP_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH29_BTP1_CTRL1 :: BTP1_SLOT0_IS_CONSUMED_BY_ASP [04:04] */
#define BCHP_XPT_MEMDMA_MCPB_CH29_BTP1_CTRL1_BTP1_SLOT0_IS_CONSUMED_BY_ASP_MASK 0x00000010
#define BCHP_XPT_MEMDMA_MCPB_CH29_BTP1_CTRL1_BTP1_SLOT0_IS_CONSUMED_BY_ASP_SHIFT 4
#define BCHP_XPT_MEMDMA_MCPB_CH29_BTP1_CTRL1_BTP1_SLOT0_IS_CONSUMED_BY_ASP_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH29_BTP1_CTRL1 :: BTP1_INSERTION_MODE [03:02] */
#define BCHP_XPT_MEMDMA_MCPB_CH29_BTP1_CTRL1_BTP1_INSERTION_MODE_MASK 0x0000000c
#define BCHP_XPT_MEMDMA_MCPB_CH29_BTP1_CTRL1_BTP1_INSERTION_MODE_SHIFT 2
#define BCHP_XPT_MEMDMA_MCPB_CH29_BTP1_CTRL1_BTP1_INSERTION_MODE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH29_BTP1_CTRL1 :: BTP1_PING_PONG_MODE_EN [01:01] */
#define BCHP_XPT_MEMDMA_MCPB_CH29_BTP1_CTRL1_BTP1_PING_PONG_MODE_EN_MASK 0x00000002
#define BCHP_XPT_MEMDMA_MCPB_CH29_BTP1_CTRL1_BTP1_PING_PONG_MODE_EN_SHIFT 1
#define BCHP_XPT_MEMDMA_MCPB_CH29_BTP1_CTRL1_BTP1_PING_PONG_MODE_EN_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH29_BTP1_CTRL1 :: BTP1_EN [00:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH29_BTP1_CTRL1_BTP1_EN_MASK          0x00000001
#define BCHP_XPT_MEMDMA_MCPB_CH29_BTP1_CTRL1_BTP1_EN_SHIFT         0
#define BCHP_XPT_MEMDMA_MCPB_CH29_BTP1_CTRL1_BTP1_EN_DEFAULT       0x00000000

/***************************************************************************
 *CH29_BTP2_CTRL1 - BTP2 control register for channel 29
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: CH29_BTP2_CTRL1 :: reserved0 [31:16] */
#define BCHP_XPT_MEMDMA_MCPB_CH29_BTP2_CTRL1_reserved0_MASK        0xffff0000
#define BCHP_XPT_MEMDMA_MCPB_CH29_BTP2_CTRL1_reserved0_SHIFT       16

/* XPT_MEMDMA_MCPB :: CH29_BTP2_CTRL1 :: BTP2_SLOT1_BTP_TYPE [15:12] */
#define BCHP_XPT_MEMDMA_MCPB_CH29_BTP2_CTRL1_BTP2_SLOT1_BTP_TYPE_MASK 0x0000f000
#define BCHP_XPT_MEMDMA_MCPB_CH29_BTP2_CTRL1_BTP2_SLOT1_BTP_TYPE_SHIFT 12

/* XPT_MEMDMA_MCPB :: CH29_BTP2_CTRL1 :: BTP2_SLOT0_BTP_TYPE [11:08] */
#define BCHP_XPT_MEMDMA_MCPB_CH29_BTP2_CTRL1_BTP2_SLOT0_BTP_TYPE_MASK 0x00000f00
#define BCHP_XPT_MEMDMA_MCPB_CH29_BTP2_CTRL1_BTP2_SLOT0_BTP_TYPE_SHIFT 8
#define BCHP_XPT_MEMDMA_MCPB_CH29_BTP2_CTRL1_BTP2_SLOT0_BTP_TYPE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH29_BTP2_CTRL1 :: reserved1 [07:06] */
#define BCHP_XPT_MEMDMA_MCPB_CH29_BTP2_CTRL1_reserved1_MASK        0x000000c0
#define BCHP_XPT_MEMDMA_MCPB_CH29_BTP2_CTRL1_reserved1_SHIFT       6

/* XPT_MEMDMA_MCPB :: CH29_BTP2_CTRL1 :: BTP2_SLOT1_IS_CONSUMED_BY_ASP [05:05] */
#define BCHP_XPT_MEMDMA_MCPB_CH29_BTP2_CTRL1_BTP2_SLOT1_IS_CONSUMED_BY_ASP_MASK 0x00000020
#define BCHP_XPT_MEMDMA_MCPB_CH29_BTP2_CTRL1_BTP2_SLOT1_IS_CONSUMED_BY_ASP_SHIFT 5
#define BCHP_XPT_MEMDMA_MCPB_CH29_BTP2_CTRL1_BTP2_SLOT1_IS_CONSUMED_BY_ASP_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH29_BTP2_CTRL1 :: BTP2_SLOT0_IS_CONSUMED_BY_ASP [04:04] */
#define BCHP_XPT_MEMDMA_MCPB_CH29_BTP2_CTRL1_BTP2_SLOT0_IS_CONSUMED_BY_ASP_MASK 0x00000010
#define BCHP_XPT_MEMDMA_MCPB_CH29_BTP2_CTRL1_BTP2_SLOT0_IS_CONSUMED_BY_ASP_SHIFT 4
#define BCHP_XPT_MEMDMA_MCPB_CH29_BTP2_CTRL1_BTP2_SLOT0_IS_CONSUMED_BY_ASP_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH29_BTP2_CTRL1 :: BTP2_INSERTION_MODE [03:02] */
#define BCHP_XPT_MEMDMA_MCPB_CH29_BTP2_CTRL1_BTP2_INSERTION_MODE_MASK 0x0000000c
#define BCHP_XPT_MEMDMA_MCPB_CH29_BTP2_CTRL1_BTP2_INSERTION_MODE_SHIFT 2
#define BCHP_XPT_MEMDMA_MCPB_CH29_BTP2_CTRL1_BTP2_INSERTION_MODE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH29_BTP2_CTRL1 :: BTP2_PING_PONG_MODE_EN [01:01] */
#define BCHP_XPT_MEMDMA_MCPB_CH29_BTP2_CTRL1_BTP2_PING_PONG_MODE_EN_MASK 0x00000002
#define BCHP_XPT_MEMDMA_MCPB_CH29_BTP2_CTRL1_BTP2_PING_PONG_MODE_EN_SHIFT 1
#define BCHP_XPT_MEMDMA_MCPB_CH29_BTP2_CTRL1_BTP2_PING_PONG_MODE_EN_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH29_BTP2_CTRL1 :: BTP2_EN [00:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH29_BTP2_CTRL1_BTP2_EN_MASK          0x00000001
#define BCHP_XPT_MEMDMA_MCPB_CH29_BTP2_CTRL1_BTP2_EN_SHIFT         0
#define BCHP_XPT_MEMDMA_MCPB_CH29_BTP2_CTRL1_BTP2_EN_DEFAULT       0x00000000

/***************************************************************************
 *CH30_BTP0_CTRL1 - BTP0 control register for channel 30
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: CH30_BTP0_CTRL1 :: reserved0 [31:16] */
#define BCHP_XPT_MEMDMA_MCPB_CH30_BTP0_CTRL1_reserved0_MASK        0xffff0000
#define BCHP_XPT_MEMDMA_MCPB_CH30_BTP0_CTRL1_reserved0_SHIFT       16

/* XPT_MEMDMA_MCPB :: CH30_BTP0_CTRL1 :: BTP0_SLOT1_BTP_TYPE [15:12] */
#define BCHP_XPT_MEMDMA_MCPB_CH30_BTP0_CTRL1_BTP0_SLOT1_BTP_TYPE_MASK 0x0000f000
#define BCHP_XPT_MEMDMA_MCPB_CH30_BTP0_CTRL1_BTP0_SLOT1_BTP_TYPE_SHIFT 12

/* XPT_MEMDMA_MCPB :: CH30_BTP0_CTRL1 :: BTP0_SLOT0_BTP_TYPE [11:08] */
#define BCHP_XPT_MEMDMA_MCPB_CH30_BTP0_CTRL1_BTP0_SLOT0_BTP_TYPE_MASK 0x00000f00
#define BCHP_XPT_MEMDMA_MCPB_CH30_BTP0_CTRL1_BTP0_SLOT0_BTP_TYPE_SHIFT 8
#define BCHP_XPT_MEMDMA_MCPB_CH30_BTP0_CTRL1_BTP0_SLOT0_BTP_TYPE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH30_BTP0_CTRL1 :: reserved1 [07:06] */
#define BCHP_XPT_MEMDMA_MCPB_CH30_BTP0_CTRL1_reserved1_MASK        0x000000c0
#define BCHP_XPT_MEMDMA_MCPB_CH30_BTP0_CTRL1_reserved1_SHIFT       6

/* XPT_MEMDMA_MCPB :: CH30_BTP0_CTRL1 :: BTP0_SLOT1_IS_CONSUMED_BY_ASP [05:05] */
#define BCHP_XPT_MEMDMA_MCPB_CH30_BTP0_CTRL1_BTP0_SLOT1_IS_CONSUMED_BY_ASP_MASK 0x00000020
#define BCHP_XPT_MEMDMA_MCPB_CH30_BTP0_CTRL1_BTP0_SLOT1_IS_CONSUMED_BY_ASP_SHIFT 5
#define BCHP_XPT_MEMDMA_MCPB_CH30_BTP0_CTRL1_BTP0_SLOT1_IS_CONSUMED_BY_ASP_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH30_BTP0_CTRL1 :: BTP0_SLOT0_IS_CONSUMED_BY_ASP [04:04] */
#define BCHP_XPT_MEMDMA_MCPB_CH30_BTP0_CTRL1_BTP0_SLOT0_IS_CONSUMED_BY_ASP_MASK 0x00000010
#define BCHP_XPT_MEMDMA_MCPB_CH30_BTP0_CTRL1_BTP0_SLOT0_IS_CONSUMED_BY_ASP_SHIFT 4
#define BCHP_XPT_MEMDMA_MCPB_CH30_BTP0_CTRL1_BTP0_SLOT0_IS_CONSUMED_BY_ASP_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH30_BTP0_CTRL1 :: BTP0_INSERTION_MODE [03:02] */
#define BCHP_XPT_MEMDMA_MCPB_CH30_BTP0_CTRL1_BTP0_INSERTION_MODE_MASK 0x0000000c
#define BCHP_XPT_MEMDMA_MCPB_CH30_BTP0_CTRL1_BTP0_INSERTION_MODE_SHIFT 2
#define BCHP_XPT_MEMDMA_MCPB_CH30_BTP0_CTRL1_BTP0_INSERTION_MODE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH30_BTP0_CTRL1 :: BTP0_PING_PONG_MODE_EN [01:01] */
#define BCHP_XPT_MEMDMA_MCPB_CH30_BTP0_CTRL1_BTP0_PING_PONG_MODE_EN_MASK 0x00000002
#define BCHP_XPT_MEMDMA_MCPB_CH30_BTP0_CTRL1_BTP0_PING_PONG_MODE_EN_SHIFT 1
#define BCHP_XPT_MEMDMA_MCPB_CH30_BTP0_CTRL1_BTP0_PING_PONG_MODE_EN_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH30_BTP0_CTRL1 :: BTP0_EN [00:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH30_BTP0_CTRL1_BTP0_EN_MASK          0x00000001
#define BCHP_XPT_MEMDMA_MCPB_CH30_BTP0_CTRL1_BTP0_EN_SHIFT         0
#define BCHP_XPT_MEMDMA_MCPB_CH30_BTP0_CTRL1_BTP0_EN_DEFAULT       0x00000000

/***************************************************************************
 *CH30_BTP1_CTRL1 - BTP1 control register for channel 30
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: CH30_BTP1_CTRL1 :: reserved0 [31:16] */
#define BCHP_XPT_MEMDMA_MCPB_CH30_BTP1_CTRL1_reserved0_MASK        0xffff0000
#define BCHP_XPT_MEMDMA_MCPB_CH30_BTP1_CTRL1_reserved0_SHIFT       16

/* XPT_MEMDMA_MCPB :: CH30_BTP1_CTRL1 :: BTP1_SLOT1_BTP_TYPE [15:12] */
#define BCHP_XPT_MEMDMA_MCPB_CH30_BTP1_CTRL1_BTP1_SLOT1_BTP_TYPE_MASK 0x0000f000
#define BCHP_XPT_MEMDMA_MCPB_CH30_BTP1_CTRL1_BTP1_SLOT1_BTP_TYPE_SHIFT 12

/* XPT_MEMDMA_MCPB :: CH30_BTP1_CTRL1 :: BTP1_SLOT0_BTP_TYPE [11:08] */
#define BCHP_XPT_MEMDMA_MCPB_CH30_BTP1_CTRL1_BTP1_SLOT0_BTP_TYPE_MASK 0x00000f00
#define BCHP_XPT_MEMDMA_MCPB_CH30_BTP1_CTRL1_BTP1_SLOT0_BTP_TYPE_SHIFT 8
#define BCHP_XPT_MEMDMA_MCPB_CH30_BTP1_CTRL1_BTP1_SLOT0_BTP_TYPE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH30_BTP1_CTRL1 :: reserved1 [07:06] */
#define BCHP_XPT_MEMDMA_MCPB_CH30_BTP1_CTRL1_reserved1_MASK        0x000000c0
#define BCHP_XPT_MEMDMA_MCPB_CH30_BTP1_CTRL1_reserved1_SHIFT       6

/* XPT_MEMDMA_MCPB :: CH30_BTP1_CTRL1 :: BTP1_SLOT1_IS_CONSUMED_BY_ASP [05:05] */
#define BCHP_XPT_MEMDMA_MCPB_CH30_BTP1_CTRL1_BTP1_SLOT1_IS_CONSUMED_BY_ASP_MASK 0x00000020
#define BCHP_XPT_MEMDMA_MCPB_CH30_BTP1_CTRL1_BTP1_SLOT1_IS_CONSUMED_BY_ASP_SHIFT 5
#define BCHP_XPT_MEMDMA_MCPB_CH30_BTP1_CTRL1_BTP1_SLOT1_IS_CONSUMED_BY_ASP_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH30_BTP1_CTRL1 :: BTP1_SLOT0_IS_CONSUMED_BY_ASP [04:04] */
#define BCHP_XPT_MEMDMA_MCPB_CH30_BTP1_CTRL1_BTP1_SLOT0_IS_CONSUMED_BY_ASP_MASK 0x00000010
#define BCHP_XPT_MEMDMA_MCPB_CH30_BTP1_CTRL1_BTP1_SLOT0_IS_CONSUMED_BY_ASP_SHIFT 4
#define BCHP_XPT_MEMDMA_MCPB_CH30_BTP1_CTRL1_BTP1_SLOT0_IS_CONSUMED_BY_ASP_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH30_BTP1_CTRL1 :: BTP1_INSERTION_MODE [03:02] */
#define BCHP_XPT_MEMDMA_MCPB_CH30_BTP1_CTRL1_BTP1_INSERTION_MODE_MASK 0x0000000c
#define BCHP_XPT_MEMDMA_MCPB_CH30_BTP1_CTRL1_BTP1_INSERTION_MODE_SHIFT 2
#define BCHP_XPT_MEMDMA_MCPB_CH30_BTP1_CTRL1_BTP1_INSERTION_MODE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH30_BTP1_CTRL1 :: BTP1_PING_PONG_MODE_EN [01:01] */
#define BCHP_XPT_MEMDMA_MCPB_CH30_BTP1_CTRL1_BTP1_PING_PONG_MODE_EN_MASK 0x00000002
#define BCHP_XPT_MEMDMA_MCPB_CH30_BTP1_CTRL1_BTP1_PING_PONG_MODE_EN_SHIFT 1
#define BCHP_XPT_MEMDMA_MCPB_CH30_BTP1_CTRL1_BTP1_PING_PONG_MODE_EN_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH30_BTP1_CTRL1 :: BTP1_EN [00:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH30_BTP1_CTRL1_BTP1_EN_MASK          0x00000001
#define BCHP_XPT_MEMDMA_MCPB_CH30_BTP1_CTRL1_BTP1_EN_SHIFT         0
#define BCHP_XPT_MEMDMA_MCPB_CH30_BTP1_CTRL1_BTP1_EN_DEFAULT       0x00000000

/***************************************************************************
 *CH30_BTP2_CTRL1 - BTP2 control register for channel 30
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: CH30_BTP2_CTRL1 :: reserved0 [31:16] */
#define BCHP_XPT_MEMDMA_MCPB_CH30_BTP2_CTRL1_reserved0_MASK        0xffff0000
#define BCHP_XPT_MEMDMA_MCPB_CH30_BTP2_CTRL1_reserved0_SHIFT       16

/* XPT_MEMDMA_MCPB :: CH30_BTP2_CTRL1 :: BTP2_SLOT1_BTP_TYPE [15:12] */
#define BCHP_XPT_MEMDMA_MCPB_CH30_BTP2_CTRL1_BTP2_SLOT1_BTP_TYPE_MASK 0x0000f000
#define BCHP_XPT_MEMDMA_MCPB_CH30_BTP2_CTRL1_BTP2_SLOT1_BTP_TYPE_SHIFT 12

/* XPT_MEMDMA_MCPB :: CH30_BTP2_CTRL1 :: BTP2_SLOT0_BTP_TYPE [11:08] */
#define BCHP_XPT_MEMDMA_MCPB_CH30_BTP2_CTRL1_BTP2_SLOT0_BTP_TYPE_MASK 0x00000f00
#define BCHP_XPT_MEMDMA_MCPB_CH30_BTP2_CTRL1_BTP2_SLOT0_BTP_TYPE_SHIFT 8
#define BCHP_XPT_MEMDMA_MCPB_CH30_BTP2_CTRL1_BTP2_SLOT0_BTP_TYPE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH30_BTP2_CTRL1 :: reserved1 [07:06] */
#define BCHP_XPT_MEMDMA_MCPB_CH30_BTP2_CTRL1_reserved1_MASK        0x000000c0
#define BCHP_XPT_MEMDMA_MCPB_CH30_BTP2_CTRL1_reserved1_SHIFT       6

/* XPT_MEMDMA_MCPB :: CH30_BTP2_CTRL1 :: BTP2_SLOT1_IS_CONSUMED_BY_ASP [05:05] */
#define BCHP_XPT_MEMDMA_MCPB_CH30_BTP2_CTRL1_BTP2_SLOT1_IS_CONSUMED_BY_ASP_MASK 0x00000020
#define BCHP_XPT_MEMDMA_MCPB_CH30_BTP2_CTRL1_BTP2_SLOT1_IS_CONSUMED_BY_ASP_SHIFT 5
#define BCHP_XPT_MEMDMA_MCPB_CH30_BTP2_CTRL1_BTP2_SLOT1_IS_CONSUMED_BY_ASP_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH30_BTP2_CTRL1 :: BTP2_SLOT0_IS_CONSUMED_BY_ASP [04:04] */
#define BCHP_XPT_MEMDMA_MCPB_CH30_BTP2_CTRL1_BTP2_SLOT0_IS_CONSUMED_BY_ASP_MASK 0x00000010
#define BCHP_XPT_MEMDMA_MCPB_CH30_BTP2_CTRL1_BTP2_SLOT0_IS_CONSUMED_BY_ASP_SHIFT 4
#define BCHP_XPT_MEMDMA_MCPB_CH30_BTP2_CTRL1_BTP2_SLOT0_IS_CONSUMED_BY_ASP_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH30_BTP2_CTRL1 :: BTP2_INSERTION_MODE [03:02] */
#define BCHP_XPT_MEMDMA_MCPB_CH30_BTP2_CTRL1_BTP2_INSERTION_MODE_MASK 0x0000000c
#define BCHP_XPT_MEMDMA_MCPB_CH30_BTP2_CTRL1_BTP2_INSERTION_MODE_SHIFT 2
#define BCHP_XPT_MEMDMA_MCPB_CH30_BTP2_CTRL1_BTP2_INSERTION_MODE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH30_BTP2_CTRL1 :: BTP2_PING_PONG_MODE_EN [01:01] */
#define BCHP_XPT_MEMDMA_MCPB_CH30_BTP2_CTRL1_BTP2_PING_PONG_MODE_EN_MASK 0x00000002
#define BCHP_XPT_MEMDMA_MCPB_CH30_BTP2_CTRL1_BTP2_PING_PONG_MODE_EN_SHIFT 1
#define BCHP_XPT_MEMDMA_MCPB_CH30_BTP2_CTRL1_BTP2_PING_PONG_MODE_EN_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH30_BTP2_CTRL1 :: BTP2_EN [00:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH30_BTP2_CTRL1_BTP2_EN_MASK          0x00000001
#define BCHP_XPT_MEMDMA_MCPB_CH30_BTP2_CTRL1_BTP2_EN_SHIFT         0
#define BCHP_XPT_MEMDMA_MCPB_CH30_BTP2_CTRL1_BTP2_EN_DEFAULT       0x00000000

/***************************************************************************
 *CH31_BTP0_CTRL1 - BTP0 control register for channel 31
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: CH31_BTP0_CTRL1 :: reserved0 [31:16] */
#define BCHP_XPT_MEMDMA_MCPB_CH31_BTP0_CTRL1_reserved0_MASK        0xffff0000
#define BCHP_XPT_MEMDMA_MCPB_CH31_BTP0_CTRL1_reserved0_SHIFT       16

/* XPT_MEMDMA_MCPB :: CH31_BTP0_CTRL1 :: BTP0_SLOT1_BTP_TYPE [15:12] */
#define BCHP_XPT_MEMDMA_MCPB_CH31_BTP0_CTRL1_BTP0_SLOT1_BTP_TYPE_MASK 0x0000f000
#define BCHP_XPT_MEMDMA_MCPB_CH31_BTP0_CTRL1_BTP0_SLOT1_BTP_TYPE_SHIFT 12

/* XPT_MEMDMA_MCPB :: CH31_BTP0_CTRL1 :: BTP0_SLOT0_BTP_TYPE [11:08] */
#define BCHP_XPT_MEMDMA_MCPB_CH31_BTP0_CTRL1_BTP0_SLOT0_BTP_TYPE_MASK 0x00000f00
#define BCHP_XPT_MEMDMA_MCPB_CH31_BTP0_CTRL1_BTP0_SLOT0_BTP_TYPE_SHIFT 8
#define BCHP_XPT_MEMDMA_MCPB_CH31_BTP0_CTRL1_BTP0_SLOT0_BTP_TYPE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH31_BTP0_CTRL1 :: reserved1 [07:06] */
#define BCHP_XPT_MEMDMA_MCPB_CH31_BTP0_CTRL1_reserved1_MASK        0x000000c0
#define BCHP_XPT_MEMDMA_MCPB_CH31_BTP0_CTRL1_reserved1_SHIFT       6

/* XPT_MEMDMA_MCPB :: CH31_BTP0_CTRL1 :: BTP0_SLOT1_IS_CONSUMED_BY_ASP [05:05] */
#define BCHP_XPT_MEMDMA_MCPB_CH31_BTP0_CTRL1_BTP0_SLOT1_IS_CONSUMED_BY_ASP_MASK 0x00000020
#define BCHP_XPT_MEMDMA_MCPB_CH31_BTP0_CTRL1_BTP0_SLOT1_IS_CONSUMED_BY_ASP_SHIFT 5
#define BCHP_XPT_MEMDMA_MCPB_CH31_BTP0_CTRL1_BTP0_SLOT1_IS_CONSUMED_BY_ASP_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH31_BTP0_CTRL1 :: BTP0_SLOT0_IS_CONSUMED_BY_ASP [04:04] */
#define BCHP_XPT_MEMDMA_MCPB_CH31_BTP0_CTRL1_BTP0_SLOT0_IS_CONSUMED_BY_ASP_MASK 0x00000010
#define BCHP_XPT_MEMDMA_MCPB_CH31_BTP0_CTRL1_BTP0_SLOT0_IS_CONSUMED_BY_ASP_SHIFT 4
#define BCHP_XPT_MEMDMA_MCPB_CH31_BTP0_CTRL1_BTP0_SLOT0_IS_CONSUMED_BY_ASP_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH31_BTP0_CTRL1 :: BTP0_INSERTION_MODE [03:02] */
#define BCHP_XPT_MEMDMA_MCPB_CH31_BTP0_CTRL1_BTP0_INSERTION_MODE_MASK 0x0000000c
#define BCHP_XPT_MEMDMA_MCPB_CH31_BTP0_CTRL1_BTP0_INSERTION_MODE_SHIFT 2
#define BCHP_XPT_MEMDMA_MCPB_CH31_BTP0_CTRL1_BTP0_INSERTION_MODE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH31_BTP0_CTRL1 :: BTP0_PING_PONG_MODE_EN [01:01] */
#define BCHP_XPT_MEMDMA_MCPB_CH31_BTP0_CTRL1_BTP0_PING_PONG_MODE_EN_MASK 0x00000002
#define BCHP_XPT_MEMDMA_MCPB_CH31_BTP0_CTRL1_BTP0_PING_PONG_MODE_EN_SHIFT 1
#define BCHP_XPT_MEMDMA_MCPB_CH31_BTP0_CTRL1_BTP0_PING_PONG_MODE_EN_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH31_BTP0_CTRL1 :: BTP0_EN [00:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH31_BTP0_CTRL1_BTP0_EN_MASK          0x00000001
#define BCHP_XPT_MEMDMA_MCPB_CH31_BTP0_CTRL1_BTP0_EN_SHIFT         0
#define BCHP_XPT_MEMDMA_MCPB_CH31_BTP0_CTRL1_BTP0_EN_DEFAULT       0x00000000

/***************************************************************************
 *CH31_BTP1_CTRL1 - BTP1 control register for channel 31
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: CH31_BTP1_CTRL1 :: reserved0 [31:16] */
#define BCHP_XPT_MEMDMA_MCPB_CH31_BTP1_CTRL1_reserved0_MASK        0xffff0000
#define BCHP_XPT_MEMDMA_MCPB_CH31_BTP1_CTRL1_reserved0_SHIFT       16

/* XPT_MEMDMA_MCPB :: CH31_BTP1_CTRL1 :: BTP1_SLOT1_BTP_TYPE [15:12] */
#define BCHP_XPT_MEMDMA_MCPB_CH31_BTP1_CTRL1_BTP1_SLOT1_BTP_TYPE_MASK 0x0000f000
#define BCHP_XPT_MEMDMA_MCPB_CH31_BTP1_CTRL1_BTP1_SLOT1_BTP_TYPE_SHIFT 12

/* XPT_MEMDMA_MCPB :: CH31_BTP1_CTRL1 :: BTP1_SLOT0_BTP_TYPE [11:08] */
#define BCHP_XPT_MEMDMA_MCPB_CH31_BTP1_CTRL1_BTP1_SLOT0_BTP_TYPE_MASK 0x00000f00
#define BCHP_XPT_MEMDMA_MCPB_CH31_BTP1_CTRL1_BTP1_SLOT0_BTP_TYPE_SHIFT 8
#define BCHP_XPT_MEMDMA_MCPB_CH31_BTP1_CTRL1_BTP1_SLOT0_BTP_TYPE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH31_BTP1_CTRL1 :: reserved1 [07:06] */
#define BCHP_XPT_MEMDMA_MCPB_CH31_BTP1_CTRL1_reserved1_MASK        0x000000c0
#define BCHP_XPT_MEMDMA_MCPB_CH31_BTP1_CTRL1_reserved1_SHIFT       6

/* XPT_MEMDMA_MCPB :: CH31_BTP1_CTRL1 :: BTP1_SLOT1_IS_CONSUMED_BY_ASP [05:05] */
#define BCHP_XPT_MEMDMA_MCPB_CH31_BTP1_CTRL1_BTP1_SLOT1_IS_CONSUMED_BY_ASP_MASK 0x00000020
#define BCHP_XPT_MEMDMA_MCPB_CH31_BTP1_CTRL1_BTP1_SLOT1_IS_CONSUMED_BY_ASP_SHIFT 5
#define BCHP_XPT_MEMDMA_MCPB_CH31_BTP1_CTRL1_BTP1_SLOT1_IS_CONSUMED_BY_ASP_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH31_BTP1_CTRL1 :: BTP1_SLOT0_IS_CONSUMED_BY_ASP [04:04] */
#define BCHP_XPT_MEMDMA_MCPB_CH31_BTP1_CTRL1_BTP1_SLOT0_IS_CONSUMED_BY_ASP_MASK 0x00000010
#define BCHP_XPT_MEMDMA_MCPB_CH31_BTP1_CTRL1_BTP1_SLOT0_IS_CONSUMED_BY_ASP_SHIFT 4
#define BCHP_XPT_MEMDMA_MCPB_CH31_BTP1_CTRL1_BTP1_SLOT0_IS_CONSUMED_BY_ASP_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH31_BTP1_CTRL1 :: BTP1_INSERTION_MODE [03:02] */
#define BCHP_XPT_MEMDMA_MCPB_CH31_BTP1_CTRL1_BTP1_INSERTION_MODE_MASK 0x0000000c
#define BCHP_XPT_MEMDMA_MCPB_CH31_BTP1_CTRL1_BTP1_INSERTION_MODE_SHIFT 2
#define BCHP_XPT_MEMDMA_MCPB_CH31_BTP1_CTRL1_BTP1_INSERTION_MODE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH31_BTP1_CTRL1 :: BTP1_PING_PONG_MODE_EN [01:01] */
#define BCHP_XPT_MEMDMA_MCPB_CH31_BTP1_CTRL1_BTP1_PING_PONG_MODE_EN_MASK 0x00000002
#define BCHP_XPT_MEMDMA_MCPB_CH31_BTP1_CTRL1_BTP1_PING_PONG_MODE_EN_SHIFT 1
#define BCHP_XPT_MEMDMA_MCPB_CH31_BTP1_CTRL1_BTP1_PING_PONG_MODE_EN_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH31_BTP1_CTRL1 :: BTP1_EN [00:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH31_BTP1_CTRL1_BTP1_EN_MASK          0x00000001
#define BCHP_XPT_MEMDMA_MCPB_CH31_BTP1_CTRL1_BTP1_EN_SHIFT         0
#define BCHP_XPT_MEMDMA_MCPB_CH31_BTP1_CTRL1_BTP1_EN_DEFAULT       0x00000000

/***************************************************************************
 *CH31_BTP2_CTRL1 - BTP2 control register for channel 31
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: CH31_BTP2_CTRL1 :: reserved0 [31:16] */
#define BCHP_XPT_MEMDMA_MCPB_CH31_BTP2_CTRL1_reserved0_MASK        0xffff0000
#define BCHP_XPT_MEMDMA_MCPB_CH31_BTP2_CTRL1_reserved0_SHIFT       16

/* XPT_MEMDMA_MCPB :: CH31_BTP2_CTRL1 :: BTP2_SLOT1_BTP_TYPE [15:12] */
#define BCHP_XPT_MEMDMA_MCPB_CH31_BTP2_CTRL1_BTP2_SLOT1_BTP_TYPE_MASK 0x0000f000
#define BCHP_XPT_MEMDMA_MCPB_CH31_BTP2_CTRL1_BTP2_SLOT1_BTP_TYPE_SHIFT 12

/* XPT_MEMDMA_MCPB :: CH31_BTP2_CTRL1 :: BTP2_SLOT0_BTP_TYPE [11:08] */
#define BCHP_XPT_MEMDMA_MCPB_CH31_BTP2_CTRL1_BTP2_SLOT0_BTP_TYPE_MASK 0x00000f00
#define BCHP_XPT_MEMDMA_MCPB_CH31_BTP2_CTRL1_BTP2_SLOT0_BTP_TYPE_SHIFT 8
#define BCHP_XPT_MEMDMA_MCPB_CH31_BTP2_CTRL1_BTP2_SLOT0_BTP_TYPE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH31_BTP2_CTRL1 :: reserved1 [07:06] */
#define BCHP_XPT_MEMDMA_MCPB_CH31_BTP2_CTRL1_reserved1_MASK        0x000000c0
#define BCHP_XPT_MEMDMA_MCPB_CH31_BTP2_CTRL1_reserved1_SHIFT       6

/* XPT_MEMDMA_MCPB :: CH31_BTP2_CTRL1 :: BTP2_SLOT1_IS_CONSUMED_BY_ASP [05:05] */
#define BCHP_XPT_MEMDMA_MCPB_CH31_BTP2_CTRL1_BTP2_SLOT1_IS_CONSUMED_BY_ASP_MASK 0x00000020
#define BCHP_XPT_MEMDMA_MCPB_CH31_BTP2_CTRL1_BTP2_SLOT1_IS_CONSUMED_BY_ASP_SHIFT 5
#define BCHP_XPT_MEMDMA_MCPB_CH31_BTP2_CTRL1_BTP2_SLOT1_IS_CONSUMED_BY_ASP_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH31_BTP2_CTRL1 :: BTP2_SLOT0_IS_CONSUMED_BY_ASP [04:04] */
#define BCHP_XPT_MEMDMA_MCPB_CH31_BTP2_CTRL1_BTP2_SLOT0_IS_CONSUMED_BY_ASP_MASK 0x00000010
#define BCHP_XPT_MEMDMA_MCPB_CH31_BTP2_CTRL1_BTP2_SLOT0_IS_CONSUMED_BY_ASP_SHIFT 4
#define BCHP_XPT_MEMDMA_MCPB_CH31_BTP2_CTRL1_BTP2_SLOT0_IS_CONSUMED_BY_ASP_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH31_BTP2_CTRL1 :: BTP2_INSERTION_MODE [03:02] */
#define BCHP_XPT_MEMDMA_MCPB_CH31_BTP2_CTRL1_BTP2_INSERTION_MODE_MASK 0x0000000c
#define BCHP_XPT_MEMDMA_MCPB_CH31_BTP2_CTRL1_BTP2_INSERTION_MODE_SHIFT 2
#define BCHP_XPT_MEMDMA_MCPB_CH31_BTP2_CTRL1_BTP2_INSERTION_MODE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH31_BTP2_CTRL1 :: BTP2_PING_PONG_MODE_EN [01:01] */
#define BCHP_XPT_MEMDMA_MCPB_CH31_BTP2_CTRL1_BTP2_PING_PONG_MODE_EN_MASK 0x00000002
#define BCHP_XPT_MEMDMA_MCPB_CH31_BTP2_CTRL1_BTP2_PING_PONG_MODE_EN_SHIFT 1
#define BCHP_XPT_MEMDMA_MCPB_CH31_BTP2_CTRL1_BTP2_PING_PONG_MODE_EN_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH31_BTP2_CTRL1 :: BTP2_EN [00:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH31_BTP2_CTRL1_BTP2_EN_MASK          0x00000001
#define BCHP_XPT_MEMDMA_MCPB_CH31_BTP2_CTRL1_BTP2_EN_SHIFT         0
#define BCHP_XPT_MEMDMA_MCPB_CH31_BTP2_CTRL1_BTP2_EN_DEFAULT       0x00000000

/***************************************************************************
 *BTP_COMMIT - Commit command to update the BTP control registers
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: BTP_COMMIT :: reserved0 [31:13] */
#define BCHP_XPT_MEMDMA_MCPB_BTP_COMMIT_reserved0_MASK             0xffffe000
#define BCHP_XPT_MEMDMA_MCPB_BTP_COMMIT_reserved0_SHIFT            13

/* XPT_MEMDMA_MCPB :: BTP_COMMIT :: SLOT_WR_POINTER [12:12] */
#define BCHP_XPT_MEMDMA_MCPB_BTP_COMMIT_SLOT_WR_POINTER_MASK       0x00001000
#define BCHP_XPT_MEMDMA_MCPB_BTP_COMMIT_SLOT_WR_POINTER_SHIFT      12
#define BCHP_XPT_MEMDMA_MCPB_BTP_COMMIT_SLOT_WR_POINTER_DEFAULT    0x00000000

/* XPT_MEMDMA_MCPB :: BTP_COMMIT :: SLOT_FULL [11:11] */
#define BCHP_XPT_MEMDMA_MCPB_BTP_COMMIT_SLOT_FULL_MASK             0x00000800
#define BCHP_XPT_MEMDMA_MCPB_BTP_COMMIT_SLOT_FULL_SHIFT            11
#define BCHP_XPT_MEMDMA_MCPB_BTP_COMMIT_SLOT_FULL_DEFAULT          0x00000000

/* XPT_MEMDMA_MCPB :: BTP_COMMIT :: SLOT_NUMBER [10:10] */
#define BCHP_XPT_MEMDMA_MCPB_BTP_COMMIT_SLOT_NUMBER_MASK           0x00000400
#define BCHP_XPT_MEMDMA_MCPB_BTP_COMMIT_SLOT_NUMBER_SHIFT          10
#define BCHP_XPT_MEMDMA_MCPB_BTP_COMMIT_SLOT_NUMBER_DEFAULT        0x00000000

/* XPT_MEMDMA_MCPB :: BTP_COMMIT :: BTP_NUMBER [09:08] */
#define BCHP_XPT_MEMDMA_MCPB_BTP_COMMIT_BTP_NUMBER_MASK            0x00000300
#define BCHP_XPT_MEMDMA_MCPB_BTP_COMMIT_BTP_NUMBER_SHIFT           8
#define BCHP_XPT_MEMDMA_MCPB_BTP_COMMIT_BTP_NUMBER_DEFAULT         0x00000000

/* XPT_MEMDMA_MCPB :: BTP_COMMIT :: MCPB_CHANNEL_NUM [07:00] */
#define BCHP_XPT_MEMDMA_MCPB_BTP_COMMIT_MCPB_CHANNEL_NUM_MASK      0x000000ff
#define BCHP_XPT_MEMDMA_MCPB_BTP_COMMIT_MCPB_CHANNEL_NUM_SHIFT     0
#define BCHP_XPT_MEMDMA_MCPB_BTP_COMMIT_MCPB_CHANNEL_NUM_DEFAULT   0x00000000

/***************************************************************************
 *BTP_RD_POINTER_UPDATE - Commit command to update the BTP's read pointer
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: BTP_RD_POINTER_UPDATE :: reserved0 [31:11] */
#define BCHP_XPT_MEMDMA_MCPB_BTP_RD_POINTER_UPDATE_reserved0_MASK  0xfffff800
#define BCHP_XPT_MEMDMA_MCPB_BTP_RD_POINTER_UPDATE_reserved0_SHIFT 11

/* XPT_MEMDMA_MCPB :: BTP_RD_POINTER_UPDATE :: SLOT_RD_POINTER [10:10] */
#define BCHP_XPT_MEMDMA_MCPB_BTP_RD_POINTER_UPDATE_SLOT_RD_POINTER_MASK 0x00000400
#define BCHP_XPT_MEMDMA_MCPB_BTP_RD_POINTER_UPDATE_SLOT_RD_POINTER_SHIFT 10
#define BCHP_XPT_MEMDMA_MCPB_BTP_RD_POINTER_UPDATE_SLOT_RD_POINTER_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: BTP_RD_POINTER_UPDATE :: BTP_NUMBER [09:08] */
#define BCHP_XPT_MEMDMA_MCPB_BTP_RD_POINTER_UPDATE_BTP_NUMBER_MASK 0x00000300
#define BCHP_XPT_MEMDMA_MCPB_BTP_RD_POINTER_UPDATE_BTP_NUMBER_SHIFT 8
#define BCHP_XPT_MEMDMA_MCPB_BTP_RD_POINTER_UPDATE_BTP_NUMBER_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: BTP_RD_POINTER_UPDATE :: MCPB_CHANNEL_NUM [07:00] */
#define BCHP_XPT_MEMDMA_MCPB_BTP_RD_POINTER_UPDATE_MCPB_CHANNEL_NUM_MASK 0x000000ff
#define BCHP_XPT_MEMDMA_MCPB_BTP_RD_POINTER_UPDATE_MCPB_CHANNEL_NUM_SHIFT 0
#define BCHP_XPT_MEMDMA_MCPB_BTP_RD_POINTER_UPDATE_MCPB_CHANNEL_NUM_DEFAULT 0x00000000

/***************************************************************************
 *CH0_BTP_STATUS0 - BTP slot status register for channel 0
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: CH0_BTP_STATUS0 :: reserved0 [31:12] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_BTP_STATUS0_reserved0_MASK        0xfffff000
#define BCHP_XPT_MEMDMA_MCPB_CH0_BTP_STATUS0_reserved0_SHIFT       12

/* XPT_MEMDMA_MCPB :: CH0_BTP_STATUS0 :: BTP2_SLOT1_FULL [11:11] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_BTP_STATUS0_BTP2_SLOT1_FULL_MASK  0x00000800
#define BCHP_XPT_MEMDMA_MCPB_CH0_BTP_STATUS0_BTP2_SLOT1_FULL_SHIFT 11
#define BCHP_XPT_MEMDMA_MCPB_CH0_BTP_STATUS0_BTP2_SLOT1_FULL_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH0_BTP_STATUS0 :: BTP2_SLOT0_FULL [10:10] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_BTP_STATUS0_BTP2_SLOT0_FULL_MASK  0x00000400
#define BCHP_XPT_MEMDMA_MCPB_CH0_BTP_STATUS0_BTP2_SLOT0_FULL_SHIFT 10
#define BCHP_XPT_MEMDMA_MCPB_CH0_BTP_STATUS0_BTP2_SLOT0_FULL_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH0_BTP_STATUS0 :: BTP2_SLOT_WR_POINTER [09:09] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_BTP_STATUS0_BTP2_SLOT_WR_POINTER_MASK 0x00000200
#define BCHP_XPT_MEMDMA_MCPB_CH0_BTP_STATUS0_BTP2_SLOT_WR_POINTER_SHIFT 9
#define BCHP_XPT_MEMDMA_MCPB_CH0_BTP_STATUS0_BTP2_SLOT_WR_POINTER_DEFAULT 0x00000001

/* XPT_MEMDMA_MCPB :: CH0_BTP_STATUS0 :: BTP2_SLOT_RD_POINTER [08:08] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_BTP_STATUS0_BTP2_SLOT_RD_POINTER_MASK 0x00000100
#define BCHP_XPT_MEMDMA_MCPB_CH0_BTP_STATUS0_BTP2_SLOT_RD_POINTER_SHIFT 8
#define BCHP_XPT_MEMDMA_MCPB_CH0_BTP_STATUS0_BTP2_SLOT_RD_POINTER_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH0_BTP_STATUS0 :: BTP1_SLOT1_FULL [07:07] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_BTP_STATUS0_BTP1_SLOT1_FULL_MASK  0x00000080
#define BCHP_XPT_MEMDMA_MCPB_CH0_BTP_STATUS0_BTP1_SLOT1_FULL_SHIFT 7
#define BCHP_XPT_MEMDMA_MCPB_CH0_BTP_STATUS0_BTP1_SLOT1_FULL_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH0_BTP_STATUS0 :: BTP1_SLOT0_FULL [06:06] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_BTP_STATUS0_BTP1_SLOT0_FULL_MASK  0x00000040
#define BCHP_XPT_MEMDMA_MCPB_CH0_BTP_STATUS0_BTP1_SLOT0_FULL_SHIFT 6
#define BCHP_XPT_MEMDMA_MCPB_CH0_BTP_STATUS0_BTP1_SLOT0_FULL_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH0_BTP_STATUS0 :: BTP1_SLOT_WR_POINTER [05:05] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_BTP_STATUS0_BTP1_SLOT_WR_POINTER_MASK 0x00000020
#define BCHP_XPT_MEMDMA_MCPB_CH0_BTP_STATUS0_BTP1_SLOT_WR_POINTER_SHIFT 5
#define BCHP_XPT_MEMDMA_MCPB_CH0_BTP_STATUS0_BTP1_SLOT_WR_POINTER_DEFAULT 0x00000001

/* XPT_MEMDMA_MCPB :: CH0_BTP_STATUS0 :: BTP1_SLOT_RD_POINTER [04:04] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_BTP_STATUS0_BTP1_SLOT_RD_POINTER_MASK 0x00000010
#define BCHP_XPT_MEMDMA_MCPB_CH0_BTP_STATUS0_BTP1_SLOT_RD_POINTER_SHIFT 4
#define BCHP_XPT_MEMDMA_MCPB_CH0_BTP_STATUS0_BTP1_SLOT_RD_POINTER_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH0_BTP_STATUS0 :: BTP0_SLOT1_FULL [03:03] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_BTP_STATUS0_BTP0_SLOT1_FULL_MASK  0x00000008
#define BCHP_XPT_MEMDMA_MCPB_CH0_BTP_STATUS0_BTP0_SLOT1_FULL_SHIFT 3
#define BCHP_XPT_MEMDMA_MCPB_CH0_BTP_STATUS0_BTP0_SLOT1_FULL_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH0_BTP_STATUS0 :: BTP0_SLOT0_FULL [02:02] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_BTP_STATUS0_BTP0_SLOT0_FULL_MASK  0x00000004
#define BCHP_XPT_MEMDMA_MCPB_CH0_BTP_STATUS0_BTP0_SLOT0_FULL_SHIFT 2
#define BCHP_XPT_MEMDMA_MCPB_CH0_BTP_STATUS0_BTP0_SLOT0_FULL_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH0_BTP_STATUS0 :: BTP0_SLOT_WR_POINTER [01:01] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_BTP_STATUS0_BTP0_SLOT_WR_POINTER_MASK 0x00000002
#define BCHP_XPT_MEMDMA_MCPB_CH0_BTP_STATUS0_BTP0_SLOT_WR_POINTER_SHIFT 1
#define BCHP_XPT_MEMDMA_MCPB_CH0_BTP_STATUS0_BTP0_SLOT_WR_POINTER_DEFAULT 0x00000001

/* XPT_MEMDMA_MCPB :: CH0_BTP_STATUS0 :: BTP0_SLOT_RD_POINTER [00:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_BTP_STATUS0_BTP0_SLOT_RD_POINTER_MASK 0x00000001
#define BCHP_XPT_MEMDMA_MCPB_CH0_BTP_STATUS0_BTP0_SLOT_RD_POINTER_SHIFT 0
#define BCHP_XPT_MEMDMA_MCPB_CH0_BTP_STATUS0_BTP0_SLOT_RD_POINTER_DEFAULT 0x00000000

/***************************************************************************
 *CH1_BTP_STATUS0 - BTP slot status register for channel 1
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: CH1_BTP_STATUS0 :: reserved0 [31:12] */
#define BCHP_XPT_MEMDMA_MCPB_CH1_BTP_STATUS0_reserved0_MASK        0xfffff000
#define BCHP_XPT_MEMDMA_MCPB_CH1_BTP_STATUS0_reserved0_SHIFT       12

/* XPT_MEMDMA_MCPB :: CH1_BTP_STATUS0 :: BTP2_SLOT1_FULL [11:11] */
#define BCHP_XPT_MEMDMA_MCPB_CH1_BTP_STATUS0_BTP2_SLOT1_FULL_MASK  0x00000800
#define BCHP_XPT_MEMDMA_MCPB_CH1_BTP_STATUS0_BTP2_SLOT1_FULL_SHIFT 11
#define BCHP_XPT_MEMDMA_MCPB_CH1_BTP_STATUS0_BTP2_SLOT1_FULL_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH1_BTP_STATUS0 :: BTP2_SLOT0_FULL [10:10] */
#define BCHP_XPT_MEMDMA_MCPB_CH1_BTP_STATUS0_BTP2_SLOT0_FULL_MASK  0x00000400
#define BCHP_XPT_MEMDMA_MCPB_CH1_BTP_STATUS0_BTP2_SLOT0_FULL_SHIFT 10
#define BCHP_XPT_MEMDMA_MCPB_CH1_BTP_STATUS0_BTP2_SLOT0_FULL_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH1_BTP_STATUS0 :: BTP2_SLOT_WR_POINTER [09:09] */
#define BCHP_XPT_MEMDMA_MCPB_CH1_BTP_STATUS0_BTP2_SLOT_WR_POINTER_MASK 0x00000200
#define BCHP_XPT_MEMDMA_MCPB_CH1_BTP_STATUS0_BTP2_SLOT_WR_POINTER_SHIFT 9
#define BCHP_XPT_MEMDMA_MCPB_CH1_BTP_STATUS0_BTP2_SLOT_WR_POINTER_DEFAULT 0x00000001

/* XPT_MEMDMA_MCPB :: CH1_BTP_STATUS0 :: BTP2_SLOT_RD_POINTER [08:08] */
#define BCHP_XPT_MEMDMA_MCPB_CH1_BTP_STATUS0_BTP2_SLOT_RD_POINTER_MASK 0x00000100
#define BCHP_XPT_MEMDMA_MCPB_CH1_BTP_STATUS0_BTP2_SLOT_RD_POINTER_SHIFT 8
#define BCHP_XPT_MEMDMA_MCPB_CH1_BTP_STATUS0_BTP2_SLOT_RD_POINTER_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH1_BTP_STATUS0 :: BTP1_SLOT1_FULL [07:07] */
#define BCHP_XPT_MEMDMA_MCPB_CH1_BTP_STATUS0_BTP1_SLOT1_FULL_MASK  0x00000080
#define BCHP_XPT_MEMDMA_MCPB_CH1_BTP_STATUS0_BTP1_SLOT1_FULL_SHIFT 7
#define BCHP_XPT_MEMDMA_MCPB_CH1_BTP_STATUS0_BTP1_SLOT1_FULL_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH1_BTP_STATUS0 :: BTP1_SLOT0_FULL [06:06] */
#define BCHP_XPT_MEMDMA_MCPB_CH1_BTP_STATUS0_BTP1_SLOT0_FULL_MASK  0x00000040
#define BCHP_XPT_MEMDMA_MCPB_CH1_BTP_STATUS0_BTP1_SLOT0_FULL_SHIFT 6
#define BCHP_XPT_MEMDMA_MCPB_CH1_BTP_STATUS0_BTP1_SLOT0_FULL_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH1_BTP_STATUS0 :: BTP1_SLOT_WR_POINTER [05:05] */
#define BCHP_XPT_MEMDMA_MCPB_CH1_BTP_STATUS0_BTP1_SLOT_WR_POINTER_MASK 0x00000020
#define BCHP_XPT_MEMDMA_MCPB_CH1_BTP_STATUS0_BTP1_SLOT_WR_POINTER_SHIFT 5
#define BCHP_XPT_MEMDMA_MCPB_CH1_BTP_STATUS0_BTP1_SLOT_WR_POINTER_DEFAULT 0x00000001

/* XPT_MEMDMA_MCPB :: CH1_BTP_STATUS0 :: BTP1_SLOT_RD_POINTER [04:04] */
#define BCHP_XPT_MEMDMA_MCPB_CH1_BTP_STATUS0_BTP1_SLOT_RD_POINTER_MASK 0x00000010
#define BCHP_XPT_MEMDMA_MCPB_CH1_BTP_STATUS0_BTP1_SLOT_RD_POINTER_SHIFT 4
#define BCHP_XPT_MEMDMA_MCPB_CH1_BTP_STATUS0_BTP1_SLOT_RD_POINTER_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH1_BTP_STATUS0 :: BTP0_SLOT1_FULL [03:03] */
#define BCHP_XPT_MEMDMA_MCPB_CH1_BTP_STATUS0_BTP0_SLOT1_FULL_MASK  0x00000008
#define BCHP_XPT_MEMDMA_MCPB_CH1_BTP_STATUS0_BTP0_SLOT1_FULL_SHIFT 3
#define BCHP_XPT_MEMDMA_MCPB_CH1_BTP_STATUS0_BTP0_SLOT1_FULL_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH1_BTP_STATUS0 :: BTP0_SLOT0_FULL [02:02] */
#define BCHP_XPT_MEMDMA_MCPB_CH1_BTP_STATUS0_BTP0_SLOT0_FULL_MASK  0x00000004
#define BCHP_XPT_MEMDMA_MCPB_CH1_BTP_STATUS0_BTP0_SLOT0_FULL_SHIFT 2
#define BCHP_XPT_MEMDMA_MCPB_CH1_BTP_STATUS0_BTP0_SLOT0_FULL_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH1_BTP_STATUS0 :: BTP0_SLOT_WR_POINTER [01:01] */
#define BCHP_XPT_MEMDMA_MCPB_CH1_BTP_STATUS0_BTP0_SLOT_WR_POINTER_MASK 0x00000002
#define BCHP_XPT_MEMDMA_MCPB_CH1_BTP_STATUS0_BTP0_SLOT_WR_POINTER_SHIFT 1
#define BCHP_XPT_MEMDMA_MCPB_CH1_BTP_STATUS0_BTP0_SLOT_WR_POINTER_DEFAULT 0x00000001

/* XPT_MEMDMA_MCPB :: CH1_BTP_STATUS0 :: BTP0_SLOT_RD_POINTER [00:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH1_BTP_STATUS0_BTP0_SLOT_RD_POINTER_MASK 0x00000001
#define BCHP_XPT_MEMDMA_MCPB_CH1_BTP_STATUS0_BTP0_SLOT_RD_POINTER_SHIFT 0
#define BCHP_XPT_MEMDMA_MCPB_CH1_BTP_STATUS0_BTP0_SLOT_RD_POINTER_DEFAULT 0x00000000

/***************************************************************************
 *CH2_BTP_STATUS0 - BTP slot status register for channel 2
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: CH2_BTP_STATUS0 :: reserved0 [31:12] */
#define BCHP_XPT_MEMDMA_MCPB_CH2_BTP_STATUS0_reserved0_MASK        0xfffff000
#define BCHP_XPT_MEMDMA_MCPB_CH2_BTP_STATUS0_reserved0_SHIFT       12

/* XPT_MEMDMA_MCPB :: CH2_BTP_STATUS0 :: BTP2_SLOT1_FULL [11:11] */
#define BCHP_XPT_MEMDMA_MCPB_CH2_BTP_STATUS0_BTP2_SLOT1_FULL_MASK  0x00000800
#define BCHP_XPT_MEMDMA_MCPB_CH2_BTP_STATUS0_BTP2_SLOT1_FULL_SHIFT 11
#define BCHP_XPT_MEMDMA_MCPB_CH2_BTP_STATUS0_BTP2_SLOT1_FULL_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH2_BTP_STATUS0 :: BTP2_SLOT0_FULL [10:10] */
#define BCHP_XPT_MEMDMA_MCPB_CH2_BTP_STATUS0_BTP2_SLOT0_FULL_MASK  0x00000400
#define BCHP_XPT_MEMDMA_MCPB_CH2_BTP_STATUS0_BTP2_SLOT0_FULL_SHIFT 10
#define BCHP_XPT_MEMDMA_MCPB_CH2_BTP_STATUS0_BTP2_SLOT0_FULL_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH2_BTP_STATUS0 :: BTP2_SLOT_WR_POINTER [09:09] */
#define BCHP_XPT_MEMDMA_MCPB_CH2_BTP_STATUS0_BTP2_SLOT_WR_POINTER_MASK 0x00000200
#define BCHP_XPT_MEMDMA_MCPB_CH2_BTP_STATUS0_BTP2_SLOT_WR_POINTER_SHIFT 9
#define BCHP_XPT_MEMDMA_MCPB_CH2_BTP_STATUS0_BTP2_SLOT_WR_POINTER_DEFAULT 0x00000001

/* XPT_MEMDMA_MCPB :: CH2_BTP_STATUS0 :: BTP2_SLOT_RD_POINTER [08:08] */
#define BCHP_XPT_MEMDMA_MCPB_CH2_BTP_STATUS0_BTP2_SLOT_RD_POINTER_MASK 0x00000100
#define BCHP_XPT_MEMDMA_MCPB_CH2_BTP_STATUS0_BTP2_SLOT_RD_POINTER_SHIFT 8
#define BCHP_XPT_MEMDMA_MCPB_CH2_BTP_STATUS0_BTP2_SLOT_RD_POINTER_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH2_BTP_STATUS0 :: BTP1_SLOT1_FULL [07:07] */
#define BCHP_XPT_MEMDMA_MCPB_CH2_BTP_STATUS0_BTP1_SLOT1_FULL_MASK  0x00000080
#define BCHP_XPT_MEMDMA_MCPB_CH2_BTP_STATUS0_BTP1_SLOT1_FULL_SHIFT 7
#define BCHP_XPT_MEMDMA_MCPB_CH2_BTP_STATUS0_BTP1_SLOT1_FULL_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH2_BTP_STATUS0 :: BTP1_SLOT0_FULL [06:06] */
#define BCHP_XPT_MEMDMA_MCPB_CH2_BTP_STATUS0_BTP1_SLOT0_FULL_MASK  0x00000040
#define BCHP_XPT_MEMDMA_MCPB_CH2_BTP_STATUS0_BTP1_SLOT0_FULL_SHIFT 6
#define BCHP_XPT_MEMDMA_MCPB_CH2_BTP_STATUS0_BTP1_SLOT0_FULL_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH2_BTP_STATUS0 :: BTP1_SLOT_WR_POINTER [05:05] */
#define BCHP_XPT_MEMDMA_MCPB_CH2_BTP_STATUS0_BTP1_SLOT_WR_POINTER_MASK 0x00000020
#define BCHP_XPT_MEMDMA_MCPB_CH2_BTP_STATUS0_BTP1_SLOT_WR_POINTER_SHIFT 5
#define BCHP_XPT_MEMDMA_MCPB_CH2_BTP_STATUS0_BTP1_SLOT_WR_POINTER_DEFAULT 0x00000001

/* XPT_MEMDMA_MCPB :: CH2_BTP_STATUS0 :: BTP1_SLOT_RD_POINTER [04:04] */
#define BCHP_XPT_MEMDMA_MCPB_CH2_BTP_STATUS0_BTP1_SLOT_RD_POINTER_MASK 0x00000010
#define BCHP_XPT_MEMDMA_MCPB_CH2_BTP_STATUS0_BTP1_SLOT_RD_POINTER_SHIFT 4
#define BCHP_XPT_MEMDMA_MCPB_CH2_BTP_STATUS0_BTP1_SLOT_RD_POINTER_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH2_BTP_STATUS0 :: BTP0_SLOT1_FULL [03:03] */
#define BCHP_XPT_MEMDMA_MCPB_CH2_BTP_STATUS0_BTP0_SLOT1_FULL_MASK  0x00000008
#define BCHP_XPT_MEMDMA_MCPB_CH2_BTP_STATUS0_BTP0_SLOT1_FULL_SHIFT 3
#define BCHP_XPT_MEMDMA_MCPB_CH2_BTP_STATUS0_BTP0_SLOT1_FULL_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH2_BTP_STATUS0 :: BTP0_SLOT0_FULL [02:02] */
#define BCHP_XPT_MEMDMA_MCPB_CH2_BTP_STATUS0_BTP0_SLOT0_FULL_MASK  0x00000004
#define BCHP_XPT_MEMDMA_MCPB_CH2_BTP_STATUS0_BTP0_SLOT0_FULL_SHIFT 2
#define BCHP_XPT_MEMDMA_MCPB_CH2_BTP_STATUS0_BTP0_SLOT0_FULL_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH2_BTP_STATUS0 :: BTP0_SLOT_WR_POINTER [01:01] */
#define BCHP_XPT_MEMDMA_MCPB_CH2_BTP_STATUS0_BTP0_SLOT_WR_POINTER_MASK 0x00000002
#define BCHP_XPT_MEMDMA_MCPB_CH2_BTP_STATUS0_BTP0_SLOT_WR_POINTER_SHIFT 1
#define BCHP_XPT_MEMDMA_MCPB_CH2_BTP_STATUS0_BTP0_SLOT_WR_POINTER_DEFAULT 0x00000001

/* XPT_MEMDMA_MCPB :: CH2_BTP_STATUS0 :: BTP0_SLOT_RD_POINTER [00:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH2_BTP_STATUS0_BTP0_SLOT_RD_POINTER_MASK 0x00000001
#define BCHP_XPT_MEMDMA_MCPB_CH2_BTP_STATUS0_BTP0_SLOT_RD_POINTER_SHIFT 0
#define BCHP_XPT_MEMDMA_MCPB_CH2_BTP_STATUS0_BTP0_SLOT_RD_POINTER_DEFAULT 0x00000000

/***************************************************************************
 *CH3_BTP_STATUS0 - BTP slot status register for channel 3
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: CH3_BTP_STATUS0 :: reserved0 [31:12] */
#define BCHP_XPT_MEMDMA_MCPB_CH3_BTP_STATUS0_reserved0_MASK        0xfffff000
#define BCHP_XPT_MEMDMA_MCPB_CH3_BTP_STATUS0_reserved0_SHIFT       12

/* XPT_MEMDMA_MCPB :: CH3_BTP_STATUS0 :: BTP2_SLOT1_FULL [11:11] */
#define BCHP_XPT_MEMDMA_MCPB_CH3_BTP_STATUS0_BTP2_SLOT1_FULL_MASK  0x00000800
#define BCHP_XPT_MEMDMA_MCPB_CH3_BTP_STATUS0_BTP2_SLOT1_FULL_SHIFT 11
#define BCHP_XPT_MEMDMA_MCPB_CH3_BTP_STATUS0_BTP2_SLOT1_FULL_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH3_BTP_STATUS0 :: BTP2_SLOT0_FULL [10:10] */
#define BCHP_XPT_MEMDMA_MCPB_CH3_BTP_STATUS0_BTP2_SLOT0_FULL_MASK  0x00000400
#define BCHP_XPT_MEMDMA_MCPB_CH3_BTP_STATUS0_BTP2_SLOT0_FULL_SHIFT 10
#define BCHP_XPT_MEMDMA_MCPB_CH3_BTP_STATUS0_BTP2_SLOT0_FULL_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH3_BTP_STATUS0 :: BTP2_SLOT_WR_POINTER [09:09] */
#define BCHP_XPT_MEMDMA_MCPB_CH3_BTP_STATUS0_BTP2_SLOT_WR_POINTER_MASK 0x00000200
#define BCHP_XPT_MEMDMA_MCPB_CH3_BTP_STATUS0_BTP2_SLOT_WR_POINTER_SHIFT 9
#define BCHP_XPT_MEMDMA_MCPB_CH3_BTP_STATUS0_BTP2_SLOT_WR_POINTER_DEFAULT 0x00000001

/* XPT_MEMDMA_MCPB :: CH3_BTP_STATUS0 :: BTP2_SLOT_RD_POINTER [08:08] */
#define BCHP_XPT_MEMDMA_MCPB_CH3_BTP_STATUS0_BTP2_SLOT_RD_POINTER_MASK 0x00000100
#define BCHP_XPT_MEMDMA_MCPB_CH3_BTP_STATUS0_BTP2_SLOT_RD_POINTER_SHIFT 8
#define BCHP_XPT_MEMDMA_MCPB_CH3_BTP_STATUS0_BTP2_SLOT_RD_POINTER_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH3_BTP_STATUS0 :: BTP1_SLOT1_FULL [07:07] */
#define BCHP_XPT_MEMDMA_MCPB_CH3_BTP_STATUS0_BTP1_SLOT1_FULL_MASK  0x00000080
#define BCHP_XPT_MEMDMA_MCPB_CH3_BTP_STATUS0_BTP1_SLOT1_FULL_SHIFT 7
#define BCHP_XPT_MEMDMA_MCPB_CH3_BTP_STATUS0_BTP1_SLOT1_FULL_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH3_BTP_STATUS0 :: BTP1_SLOT0_FULL [06:06] */
#define BCHP_XPT_MEMDMA_MCPB_CH3_BTP_STATUS0_BTP1_SLOT0_FULL_MASK  0x00000040
#define BCHP_XPT_MEMDMA_MCPB_CH3_BTP_STATUS0_BTP1_SLOT0_FULL_SHIFT 6
#define BCHP_XPT_MEMDMA_MCPB_CH3_BTP_STATUS0_BTP1_SLOT0_FULL_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH3_BTP_STATUS0 :: BTP1_SLOT_WR_POINTER [05:05] */
#define BCHP_XPT_MEMDMA_MCPB_CH3_BTP_STATUS0_BTP1_SLOT_WR_POINTER_MASK 0x00000020
#define BCHP_XPT_MEMDMA_MCPB_CH3_BTP_STATUS0_BTP1_SLOT_WR_POINTER_SHIFT 5
#define BCHP_XPT_MEMDMA_MCPB_CH3_BTP_STATUS0_BTP1_SLOT_WR_POINTER_DEFAULT 0x00000001

/* XPT_MEMDMA_MCPB :: CH3_BTP_STATUS0 :: BTP1_SLOT_RD_POINTER [04:04] */
#define BCHP_XPT_MEMDMA_MCPB_CH3_BTP_STATUS0_BTP1_SLOT_RD_POINTER_MASK 0x00000010
#define BCHP_XPT_MEMDMA_MCPB_CH3_BTP_STATUS0_BTP1_SLOT_RD_POINTER_SHIFT 4
#define BCHP_XPT_MEMDMA_MCPB_CH3_BTP_STATUS0_BTP1_SLOT_RD_POINTER_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH3_BTP_STATUS0 :: BTP0_SLOT1_FULL [03:03] */
#define BCHP_XPT_MEMDMA_MCPB_CH3_BTP_STATUS0_BTP0_SLOT1_FULL_MASK  0x00000008
#define BCHP_XPT_MEMDMA_MCPB_CH3_BTP_STATUS0_BTP0_SLOT1_FULL_SHIFT 3
#define BCHP_XPT_MEMDMA_MCPB_CH3_BTP_STATUS0_BTP0_SLOT1_FULL_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH3_BTP_STATUS0 :: BTP0_SLOT0_FULL [02:02] */
#define BCHP_XPT_MEMDMA_MCPB_CH3_BTP_STATUS0_BTP0_SLOT0_FULL_MASK  0x00000004
#define BCHP_XPT_MEMDMA_MCPB_CH3_BTP_STATUS0_BTP0_SLOT0_FULL_SHIFT 2
#define BCHP_XPT_MEMDMA_MCPB_CH3_BTP_STATUS0_BTP0_SLOT0_FULL_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH3_BTP_STATUS0 :: BTP0_SLOT_WR_POINTER [01:01] */
#define BCHP_XPT_MEMDMA_MCPB_CH3_BTP_STATUS0_BTP0_SLOT_WR_POINTER_MASK 0x00000002
#define BCHP_XPT_MEMDMA_MCPB_CH3_BTP_STATUS0_BTP0_SLOT_WR_POINTER_SHIFT 1
#define BCHP_XPT_MEMDMA_MCPB_CH3_BTP_STATUS0_BTP0_SLOT_WR_POINTER_DEFAULT 0x00000001

/* XPT_MEMDMA_MCPB :: CH3_BTP_STATUS0 :: BTP0_SLOT_RD_POINTER [00:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH3_BTP_STATUS0_BTP0_SLOT_RD_POINTER_MASK 0x00000001
#define BCHP_XPT_MEMDMA_MCPB_CH3_BTP_STATUS0_BTP0_SLOT_RD_POINTER_SHIFT 0
#define BCHP_XPT_MEMDMA_MCPB_CH3_BTP_STATUS0_BTP0_SLOT_RD_POINTER_DEFAULT 0x00000000

/***************************************************************************
 *CH4_BTP_STATUS0 - BTP slot status register for channel 4
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: CH4_BTP_STATUS0 :: reserved0 [31:12] */
#define BCHP_XPT_MEMDMA_MCPB_CH4_BTP_STATUS0_reserved0_MASK        0xfffff000
#define BCHP_XPT_MEMDMA_MCPB_CH4_BTP_STATUS0_reserved0_SHIFT       12

/* XPT_MEMDMA_MCPB :: CH4_BTP_STATUS0 :: BTP2_SLOT1_FULL [11:11] */
#define BCHP_XPT_MEMDMA_MCPB_CH4_BTP_STATUS0_BTP2_SLOT1_FULL_MASK  0x00000800
#define BCHP_XPT_MEMDMA_MCPB_CH4_BTP_STATUS0_BTP2_SLOT1_FULL_SHIFT 11
#define BCHP_XPT_MEMDMA_MCPB_CH4_BTP_STATUS0_BTP2_SLOT1_FULL_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH4_BTP_STATUS0 :: BTP2_SLOT0_FULL [10:10] */
#define BCHP_XPT_MEMDMA_MCPB_CH4_BTP_STATUS0_BTP2_SLOT0_FULL_MASK  0x00000400
#define BCHP_XPT_MEMDMA_MCPB_CH4_BTP_STATUS0_BTP2_SLOT0_FULL_SHIFT 10
#define BCHP_XPT_MEMDMA_MCPB_CH4_BTP_STATUS0_BTP2_SLOT0_FULL_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH4_BTP_STATUS0 :: BTP2_SLOT_WR_POINTER [09:09] */
#define BCHP_XPT_MEMDMA_MCPB_CH4_BTP_STATUS0_BTP2_SLOT_WR_POINTER_MASK 0x00000200
#define BCHP_XPT_MEMDMA_MCPB_CH4_BTP_STATUS0_BTP2_SLOT_WR_POINTER_SHIFT 9
#define BCHP_XPT_MEMDMA_MCPB_CH4_BTP_STATUS0_BTP2_SLOT_WR_POINTER_DEFAULT 0x00000001

/* XPT_MEMDMA_MCPB :: CH4_BTP_STATUS0 :: BTP2_SLOT_RD_POINTER [08:08] */
#define BCHP_XPT_MEMDMA_MCPB_CH4_BTP_STATUS0_BTP2_SLOT_RD_POINTER_MASK 0x00000100
#define BCHP_XPT_MEMDMA_MCPB_CH4_BTP_STATUS0_BTP2_SLOT_RD_POINTER_SHIFT 8
#define BCHP_XPT_MEMDMA_MCPB_CH4_BTP_STATUS0_BTP2_SLOT_RD_POINTER_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH4_BTP_STATUS0 :: BTP1_SLOT1_FULL [07:07] */
#define BCHP_XPT_MEMDMA_MCPB_CH4_BTP_STATUS0_BTP1_SLOT1_FULL_MASK  0x00000080
#define BCHP_XPT_MEMDMA_MCPB_CH4_BTP_STATUS0_BTP1_SLOT1_FULL_SHIFT 7
#define BCHP_XPT_MEMDMA_MCPB_CH4_BTP_STATUS0_BTP1_SLOT1_FULL_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH4_BTP_STATUS0 :: BTP1_SLOT0_FULL [06:06] */
#define BCHP_XPT_MEMDMA_MCPB_CH4_BTP_STATUS0_BTP1_SLOT0_FULL_MASK  0x00000040
#define BCHP_XPT_MEMDMA_MCPB_CH4_BTP_STATUS0_BTP1_SLOT0_FULL_SHIFT 6
#define BCHP_XPT_MEMDMA_MCPB_CH4_BTP_STATUS0_BTP1_SLOT0_FULL_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH4_BTP_STATUS0 :: BTP1_SLOT_WR_POINTER [05:05] */
#define BCHP_XPT_MEMDMA_MCPB_CH4_BTP_STATUS0_BTP1_SLOT_WR_POINTER_MASK 0x00000020
#define BCHP_XPT_MEMDMA_MCPB_CH4_BTP_STATUS0_BTP1_SLOT_WR_POINTER_SHIFT 5
#define BCHP_XPT_MEMDMA_MCPB_CH4_BTP_STATUS0_BTP1_SLOT_WR_POINTER_DEFAULT 0x00000001

/* XPT_MEMDMA_MCPB :: CH4_BTP_STATUS0 :: BTP1_SLOT_RD_POINTER [04:04] */
#define BCHP_XPT_MEMDMA_MCPB_CH4_BTP_STATUS0_BTP1_SLOT_RD_POINTER_MASK 0x00000010
#define BCHP_XPT_MEMDMA_MCPB_CH4_BTP_STATUS0_BTP1_SLOT_RD_POINTER_SHIFT 4
#define BCHP_XPT_MEMDMA_MCPB_CH4_BTP_STATUS0_BTP1_SLOT_RD_POINTER_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH4_BTP_STATUS0 :: BTP0_SLOT1_FULL [03:03] */
#define BCHP_XPT_MEMDMA_MCPB_CH4_BTP_STATUS0_BTP0_SLOT1_FULL_MASK  0x00000008
#define BCHP_XPT_MEMDMA_MCPB_CH4_BTP_STATUS0_BTP0_SLOT1_FULL_SHIFT 3
#define BCHP_XPT_MEMDMA_MCPB_CH4_BTP_STATUS0_BTP0_SLOT1_FULL_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH4_BTP_STATUS0 :: BTP0_SLOT0_FULL [02:02] */
#define BCHP_XPT_MEMDMA_MCPB_CH4_BTP_STATUS0_BTP0_SLOT0_FULL_MASK  0x00000004
#define BCHP_XPT_MEMDMA_MCPB_CH4_BTP_STATUS0_BTP0_SLOT0_FULL_SHIFT 2
#define BCHP_XPT_MEMDMA_MCPB_CH4_BTP_STATUS0_BTP0_SLOT0_FULL_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH4_BTP_STATUS0 :: BTP0_SLOT_WR_POINTER [01:01] */
#define BCHP_XPT_MEMDMA_MCPB_CH4_BTP_STATUS0_BTP0_SLOT_WR_POINTER_MASK 0x00000002
#define BCHP_XPT_MEMDMA_MCPB_CH4_BTP_STATUS0_BTP0_SLOT_WR_POINTER_SHIFT 1
#define BCHP_XPT_MEMDMA_MCPB_CH4_BTP_STATUS0_BTP0_SLOT_WR_POINTER_DEFAULT 0x00000001

/* XPT_MEMDMA_MCPB :: CH4_BTP_STATUS0 :: BTP0_SLOT_RD_POINTER [00:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH4_BTP_STATUS0_BTP0_SLOT_RD_POINTER_MASK 0x00000001
#define BCHP_XPT_MEMDMA_MCPB_CH4_BTP_STATUS0_BTP0_SLOT_RD_POINTER_SHIFT 0
#define BCHP_XPT_MEMDMA_MCPB_CH4_BTP_STATUS0_BTP0_SLOT_RD_POINTER_DEFAULT 0x00000000

/***************************************************************************
 *CH5_BTP_STATUS0 - BTP slot status register for channel 5
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: CH5_BTP_STATUS0 :: reserved0 [31:12] */
#define BCHP_XPT_MEMDMA_MCPB_CH5_BTP_STATUS0_reserved0_MASK        0xfffff000
#define BCHP_XPT_MEMDMA_MCPB_CH5_BTP_STATUS0_reserved0_SHIFT       12

/* XPT_MEMDMA_MCPB :: CH5_BTP_STATUS0 :: BTP2_SLOT1_FULL [11:11] */
#define BCHP_XPT_MEMDMA_MCPB_CH5_BTP_STATUS0_BTP2_SLOT1_FULL_MASK  0x00000800
#define BCHP_XPT_MEMDMA_MCPB_CH5_BTP_STATUS0_BTP2_SLOT1_FULL_SHIFT 11
#define BCHP_XPT_MEMDMA_MCPB_CH5_BTP_STATUS0_BTP2_SLOT1_FULL_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH5_BTP_STATUS0 :: BTP2_SLOT0_FULL [10:10] */
#define BCHP_XPT_MEMDMA_MCPB_CH5_BTP_STATUS0_BTP2_SLOT0_FULL_MASK  0x00000400
#define BCHP_XPT_MEMDMA_MCPB_CH5_BTP_STATUS0_BTP2_SLOT0_FULL_SHIFT 10
#define BCHP_XPT_MEMDMA_MCPB_CH5_BTP_STATUS0_BTP2_SLOT0_FULL_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH5_BTP_STATUS0 :: BTP2_SLOT_WR_POINTER [09:09] */
#define BCHP_XPT_MEMDMA_MCPB_CH5_BTP_STATUS0_BTP2_SLOT_WR_POINTER_MASK 0x00000200
#define BCHP_XPT_MEMDMA_MCPB_CH5_BTP_STATUS0_BTP2_SLOT_WR_POINTER_SHIFT 9
#define BCHP_XPT_MEMDMA_MCPB_CH5_BTP_STATUS0_BTP2_SLOT_WR_POINTER_DEFAULT 0x00000001

/* XPT_MEMDMA_MCPB :: CH5_BTP_STATUS0 :: BTP2_SLOT_RD_POINTER [08:08] */
#define BCHP_XPT_MEMDMA_MCPB_CH5_BTP_STATUS0_BTP2_SLOT_RD_POINTER_MASK 0x00000100
#define BCHP_XPT_MEMDMA_MCPB_CH5_BTP_STATUS0_BTP2_SLOT_RD_POINTER_SHIFT 8
#define BCHP_XPT_MEMDMA_MCPB_CH5_BTP_STATUS0_BTP2_SLOT_RD_POINTER_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH5_BTP_STATUS0 :: BTP1_SLOT1_FULL [07:07] */
#define BCHP_XPT_MEMDMA_MCPB_CH5_BTP_STATUS0_BTP1_SLOT1_FULL_MASK  0x00000080
#define BCHP_XPT_MEMDMA_MCPB_CH5_BTP_STATUS0_BTP1_SLOT1_FULL_SHIFT 7
#define BCHP_XPT_MEMDMA_MCPB_CH5_BTP_STATUS0_BTP1_SLOT1_FULL_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH5_BTP_STATUS0 :: BTP1_SLOT0_FULL [06:06] */
#define BCHP_XPT_MEMDMA_MCPB_CH5_BTP_STATUS0_BTP1_SLOT0_FULL_MASK  0x00000040
#define BCHP_XPT_MEMDMA_MCPB_CH5_BTP_STATUS0_BTP1_SLOT0_FULL_SHIFT 6
#define BCHP_XPT_MEMDMA_MCPB_CH5_BTP_STATUS0_BTP1_SLOT0_FULL_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH5_BTP_STATUS0 :: BTP1_SLOT_WR_POINTER [05:05] */
#define BCHP_XPT_MEMDMA_MCPB_CH5_BTP_STATUS0_BTP1_SLOT_WR_POINTER_MASK 0x00000020
#define BCHP_XPT_MEMDMA_MCPB_CH5_BTP_STATUS0_BTP1_SLOT_WR_POINTER_SHIFT 5
#define BCHP_XPT_MEMDMA_MCPB_CH5_BTP_STATUS0_BTP1_SLOT_WR_POINTER_DEFAULT 0x00000001

/* XPT_MEMDMA_MCPB :: CH5_BTP_STATUS0 :: BTP1_SLOT_RD_POINTER [04:04] */
#define BCHP_XPT_MEMDMA_MCPB_CH5_BTP_STATUS0_BTP1_SLOT_RD_POINTER_MASK 0x00000010
#define BCHP_XPT_MEMDMA_MCPB_CH5_BTP_STATUS0_BTP1_SLOT_RD_POINTER_SHIFT 4
#define BCHP_XPT_MEMDMA_MCPB_CH5_BTP_STATUS0_BTP1_SLOT_RD_POINTER_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH5_BTP_STATUS0 :: BTP0_SLOT1_FULL [03:03] */
#define BCHP_XPT_MEMDMA_MCPB_CH5_BTP_STATUS0_BTP0_SLOT1_FULL_MASK  0x00000008
#define BCHP_XPT_MEMDMA_MCPB_CH5_BTP_STATUS0_BTP0_SLOT1_FULL_SHIFT 3
#define BCHP_XPT_MEMDMA_MCPB_CH5_BTP_STATUS0_BTP0_SLOT1_FULL_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH5_BTP_STATUS0 :: BTP0_SLOT0_FULL [02:02] */
#define BCHP_XPT_MEMDMA_MCPB_CH5_BTP_STATUS0_BTP0_SLOT0_FULL_MASK  0x00000004
#define BCHP_XPT_MEMDMA_MCPB_CH5_BTP_STATUS0_BTP0_SLOT0_FULL_SHIFT 2
#define BCHP_XPT_MEMDMA_MCPB_CH5_BTP_STATUS0_BTP0_SLOT0_FULL_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH5_BTP_STATUS0 :: BTP0_SLOT_WR_POINTER [01:01] */
#define BCHP_XPT_MEMDMA_MCPB_CH5_BTP_STATUS0_BTP0_SLOT_WR_POINTER_MASK 0x00000002
#define BCHP_XPT_MEMDMA_MCPB_CH5_BTP_STATUS0_BTP0_SLOT_WR_POINTER_SHIFT 1
#define BCHP_XPT_MEMDMA_MCPB_CH5_BTP_STATUS0_BTP0_SLOT_WR_POINTER_DEFAULT 0x00000001

/* XPT_MEMDMA_MCPB :: CH5_BTP_STATUS0 :: BTP0_SLOT_RD_POINTER [00:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH5_BTP_STATUS0_BTP0_SLOT_RD_POINTER_MASK 0x00000001
#define BCHP_XPT_MEMDMA_MCPB_CH5_BTP_STATUS0_BTP0_SLOT_RD_POINTER_SHIFT 0
#define BCHP_XPT_MEMDMA_MCPB_CH5_BTP_STATUS0_BTP0_SLOT_RD_POINTER_DEFAULT 0x00000000

/***************************************************************************
 *CH6_BTP_STATUS0 - BTP slot status register for channel 6
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: CH6_BTP_STATUS0 :: reserved0 [31:12] */
#define BCHP_XPT_MEMDMA_MCPB_CH6_BTP_STATUS0_reserved0_MASK        0xfffff000
#define BCHP_XPT_MEMDMA_MCPB_CH6_BTP_STATUS0_reserved0_SHIFT       12

/* XPT_MEMDMA_MCPB :: CH6_BTP_STATUS0 :: BTP2_SLOT1_FULL [11:11] */
#define BCHP_XPT_MEMDMA_MCPB_CH6_BTP_STATUS0_BTP2_SLOT1_FULL_MASK  0x00000800
#define BCHP_XPT_MEMDMA_MCPB_CH6_BTP_STATUS0_BTP2_SLOT1_FULL_SHIFT 11
#define BCHP_XPT_MEMDMA_MCPB_CH6_BTP_STATUS0_BTP2_SLOT1_FULL_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH6_BTP_STATUS0 :: BTP2_SLOT0_FULL [10:10] */
#define BCHP_XPT_MEMDMA_MCPB_CH6_BTP_STATUS0_BTP2_SLOT0_FULL_MASK  0x00000400
#define BCHP_XPT_MEMDMA_MCPB_CH6_BTP_STATUS0_BTP2_SLOT0_FULL_SHIFT 10
#define BCHP_XPT_MEMDMA_MCPB_CH6_BTP_STATUS0_BTP2_SLOT0_FULL_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH6_BTP_STATUS0 :: BTP2_SLOT_WR_POINTER [09:09] */
#define BCHP_XPT_MEMDMA_MCPB_CH6_BTP_STATUS0_BTP2_SLOT_WR_POINTER_MASK 0x00000200
#define BCHP_XPT_MEMDMA_MCPB_CH6_BTP_STATUS0_BTP2_SLOT_WR_POINTER_SHIFT 9
#define BCHP_XPT_MEMDMA_MCPB_CH6_BTP_STATUS0_BTP2_SLOT_WR_POINTER_DEFAULT 0x00000001

/* XPT_MEMDMA_MCPB :: CH6_BTP_STATUS0 :: BTP2_SLOT_RD_POINTER [08:08] */
#define BCHP_XPT_MEMDMA_MCPB_CH6_BTP_STATUS0_BTP2_SLOT_RD_POINTER_MASK 0x00000100
#define BCHP_XPT_MEMDMA_MCPB_CH6_BTP_STATUS0_BTP2_SLOT_RD_POINTER_SHIFT 8
#define BCHP_XPT_MEMDMA_MCPB_CH6_BTP_STATUS0_BTP2_SLOT_RD_POINTER_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH6_BTP_STATUS0 :: BTP1_SLOT1_FULL [07:07] */
#define BCHP_XPT_MEMDMA_MCPB_CH6_BTP_STATUS0_BTP1_SLOT1_FULL_MASK  0x00000080
#define BCHP_XPT_MEMDMA_MCPB_CH6_BTP_STATUS0_BTP1_SLOT1_FULL_SHIFT 7
#define BCHP_XPT_MEMDMA_MCPB_CH6_BTP_STATUS0_BTP1_SLOT1_FULL_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH6_BTP_STATUS0 :: BTP1_SLOT0_FULL [06:06] */
#define BCHP_XPT_MEMDMA_MCPB_CH6_BTP_STATUS0_BTP1_SLOT0_FULL_MASK  0x00000040
#define BCHP_XPT_MEMDMA_MCPB_CH6_BTP_STATUS0_BTP1_SLOT0_FULL_SHIFT 6
#define BCHP_XPT_MEMDMA_MCPB_CH6_BTP_STATUS0_BTP1_SLOT0_FULL_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH6_BTP_STATUS0 :: BTP1_SLOT_WR_POINTER [05:05] */
#define BCHP_XPT_MEMDMA_MCPB_CH6_BTP_STATUS0_BTP1_SLOT_WR_POINTER_MASK 0x00000020
#define BCHP_XPT_MEMDMA_MCPB_CH6_BTP_STATUS0_BTP1_SLOT_WR_POINTER_SHIFT 5
#define BCHP_XPT_MEMDMA_MCPB_CH6_BTP_STATUS0_BTP1_SLOT_WR_POINTER_DEFAULT 0x00000001

/* XPT_MEMDMA_MCPB :: CH6_BTP_STATUS0 :: BTP1_SLOT_RD_POINTER [04:04] */
#define BCHP_XPT_MEMDMA_MCPB_CH6_BTP_STATUS0_BTP1_SLOT_RD_POINTER_MASK 0x00000010
#define BCHP_XPT_MEMDMA_MCPB_CH6_BTP_STATUS0_BTP1_SLOT_RD_POINTER_SHIFT 4
#define BCHP_XPT_MEMDMA_MCPB_CH6_BTP_STATUS0_BTP1_SLOT_RD_POINTER_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH6_BTP_STATUS0 :: BTP0_SLOT1_FULL [03:03] */
#define BCHP_XPT_MEMDMA_MCPB_CH6_BTP_STATUS0_BTP0_SLOT1_FULL_MASK  0x00000008
#define BCHP_XPT_MEMDMA_MCPB_CH6_BTP_STATUS0_BTP0_SLOT1_FULL_SHIFT 3
#define BCHP_XPT_MEMDMA_MCPB_CH6_BTP_STATUS0_BTP0_SLOT1_FULL_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH6_BTP_STATUS0 :: BTP0_SLOT0_FULL [02:02] */
#define BCHP_XPT_MEMDMA_MCPB_CH6_BTP_STATUS0_BTP0_SLOT0_FULL_MASK  0x00000004
#define BCHP_XPT_MEMDMA_MCPB_CH6_BTP_STATUS0_BTP0_SLOT0_FULL_SHIFT 2
#define BCHP_XPT_MEMDMA_MCPB_CH6_BTP_STATUS0_BTP0_SLOT0_FULL_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH6_BTP_STATUS0 :: BTP0_SLOT_WR_POINTER [01:01] */
#define BCHP_XPT_MEMDMA_MCPB_CH6_BTP_STATUS0_BTP0_SLOT_WR_POINTER_MASK 0x00000002
#define BCHP_XPT_MEMDMA_MCPB_CH6_BTP_STATUS0_BTP0_SLOT_WR_POINTER_SHIFT 1
#define BCHP_XPT_MEMDMA_MCPB_CH6_BTP_STATUS0_BTP0_SLOT_WR_POINTER_DEFAULT 0x00000001

/* XPT_MEMDMA_MCPB :: CH6_BTP_STATUS0 :: BTP0_SLOT_RD_POINTER [00:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH6_BTP_STATUS0_BTP0_SLOT_RD_POINTER_MASK 0x00000001
#define BCHP_XPT_MEMDMA_MCPB_CH6_BTP_STATUS0_BTP0_SLOT_RD_POINTER_SHIFT 0
#define BCHP_XPT_MEMDMA_MCPB_CH6_BTP_STATUS0_BTP0_SLOT_RD_POINTER_DEFAULT 0x00000000

/***************************************************************************
 *CH7_BTP_STATUS0 - BTP slot status register for channel 7
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: CH7_BTP_STATUS0 :: reserved0 [31:12] */
#define BCHP_XPT_MEMDMA_MCPB_CH7_BTP_STATUS0_reserved0_MASK        0xfffff000
#define BCHP_XPT_MEMDMA_MCPB_CH7_BTP_STATUS0_reserved0_SHIFT       12

/* XPT_MEMDMA_MCPB :: CH7_BTP_STATUS0 :: BTP2_SLOT1_FULL [11:11] */
#define BCHP_XPT_MEMDMA_MCPB_CH7_BTP_STATUS0_BTP2_SLOT1_FULL_MASK  0x00000800
#define BCHP_XPT_MEMDMA_MCPB_CH7_BTP_STATUS0_BTP2_SLOT1_FULL_SHIFT 11
#define BCHP_XPT_MEMDMA_MCPB_CH7_BTP_STATUS0_BTP2_SLOT1_FULL_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH7_BTP_STATUS0 :: BTP2_SLOT0_FULL [10:10] */
#define BCHP_XPT_MEMDMA_MCPB_CH7_BTP_STATUS0_BTP2_SLOT0_FULL_MASK  0x00000400
#define BCHP_XPT_MEMDMA_MCPB_CH7_BTP_STATUS0_BTP2_SLOT0_FULL_SHIFT 10
#define BCHP_XPT_MEMDMA_MCPB_CH7_BTP_STATUS0_BTP2_SLOT0_FULL_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH7_BTP_STATUS0 :: BTP2_SLOT_WR_POINTER [09:09] */
#define BCHP_XPT_MEMDMA_MCPB_CH7_BTP_STATUS0_BTP2_SLOT_WR_POINTER_MASK 0x00000200
#define BCHP_XPT_MEMDMA_MCPB_CH7_BTP_STATUS0_BTP2_SLOT_WR_POINTER_SHIFT 9
#define BCHP_XPT_MEMDMA_MCPB_CH7_BTP_STATUS0_BTP2_SLOT_WR_POINTER_DEFAULT 0x00000001

/* XPT_MEMDMA_MCPB :: CH7_BTP_STATUS0 :: BTP2_SLOT_RD_POINTER [08:08] */
#define BCHP_XPT_MEMDMA_MCPB_CH7_BTP_STATUS0_BTP2_SLOT_RD_POINTER_MASK 0x00000100
#define BCHP_XPT_MEMDMA_MCPB_CH7_BTP_STATUS0_BTP2_SLOT_RD_POINTER_SHIFT 8
#define BCHP_XPT_MEMDMA_MCPB_CH7_BTP_STATUS0_BTP2_SLOT_RD_POINTER_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH7_BTP_STATUS0 :: BTP1_SLOT1_FULL [07:07] */
#define BCHP_XPT_MEMDMA_MCPB_CH7_BTP_STATUS0_BTP1_SLOT1_FULL_MASK  0x00000080
#define BCHP_XPT_MEMDMA_MCPB_CH7_BTP_STATUS0_BTP1_SLOT1_FULL_SHIFT 7
#define BCHP_XPT_MEMDMA_MCPB_CH7_BTP_STATUS0_BTP1_SLOT1_FULL_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH7_BTP_STATUS0 :: BTP1_SLOT0_FULL [06:06] */
#define BCHP_XPT_MEMDMA_MCPB_CH7_BTP_STATUS0_BTP1_SLOT0_FULL_MASK  0x00000040
#define BCHP_XPT_MEMDMA_MCPB_CH7_BTP_STATUS0_BTP1_SLOT0_FULL_SHIFT 6
#define BCHP_XPT_MEMDMA_MCPB_CH7_BTP_STATUS0_BTP1_SLOT0_FULL_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH7_BTP_STATUS0 :: BTP1_SLOT_WR_POINTER [05:05] */
#define BCHP_XPT_MEMDMA_MCPB_CH7_BTP_STATUS0_BTP1_SLOT_WR_POINTER_MASK 0x00000020
#define BCHP_XPT_MEMDMA_MCPB_CH7_BTP_STATUS0_BTP1_SLOT_WR_POINTER_SHIFT 5
#define BCHP_XPT_MEMDMA_MCPB_CH7_BTP_STATUS0_BTP1_SLOT_WR_POINTER_DEFAULT 0x00000001

/* XPT_MEMDMA_MCPB :: CH7_BTP_STATUS0 :: BTP1_SLOT_RD_POINTER [04:04] */
#define BCHP_XPT_MEMDMA_MCPB_CH7_BTP_STATUS0_BTP1_SLOT_RD_POINTER_MASK 0x00000010
#define BCHP_XPT_MEMDMA_MCPB_CH7_BTP_STATUS0_BTP1_SLOT_RD_POINTER_SHIFT 4
#define BCHP_XPT_MEMDMA_MCPB_CH7_BTP_STATUS0_BTP1_SLOT_RD_POINTER_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH7_BTP_STATUS0 :: BTP0_SLOT1_FULL [03:03] */
#define BCHP_XPT_MEMDMA_MCPB_CH7_BTP_STATUS0_BTP0_SLOT1_FULL_MASK  0x00000008
#define BCHP_XPT_MEMDMA_MCPB_CH7_BTP_STATUS0_BTP0_SLOT1_FULL_SHIFT 3
#define BCHP_XPT_MEMDMA_MCPB_CH7_BTP_STATUS0_BTP0_SLOT1_FULL_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH7_BTP_STATUS0 :: BTP0_SLOT0_FULL [02:02] */
#define BCHP_XPT_MEMDMA_MCPB_CH7_BTP_STATUS0_BTP0_SLOT0_FULL_MASK  0x00000004
#define BCHP_XPT_MEMDMA_MCPB_CH7_BTP_STATUS0_BTP0_SLOT0_FULL_SHIFT 2
#define BCHP_XPT_MEMDMA_MCPB_CH7_BTP_STATUS0_BTP0_SLOT0_FULL_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH7_BTP_STATUS0 :: BTP0_SLOT_WR_POINTER [01:01] */
#define BCHP_XPT_MEMDMA_MCPB_CH7_BTP_STATUS0_BTP0_SLOT_WR_POINTER_MASK 0x00000002
#define BCHP_XPT_MEMDMA_MCPB_CH7_BTP_STATUS0_BTP0_SLOT_WR_POINTER_SHIFT 1
#define BCHP_XPT_MEMDMA_MCPB_CH7_BTP_STATUS0_BTP0_SLOT_WR_POINTER_DEFAULT 0x00000001

/* XPT_MEMDMA_MCPB :: CH7_BTP_STATUS0 :: BTP0_SLOT_RD_POINTER [00:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH7_BTP_STATUS0_BTP0_SLOT_RD_POINTER_MASK 0x00000001
#define BCHP_XPT_MEMDMA_MCPB_CH7_BTP_STATUS0_BTP0_SLOT_RD_POINTER_SHIFT 0
#define BCHP_XPT_MEMDMA_MCPB_CH7_BTP_STATUS0_BTP0_SLOT_RD_POINTER_DEFAULT 0x00000000

/***************************************************************************
 *CH8_BTP_STATUS0 - BTP slot status register for channel 8
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: CH8_BTP_STATUS0 :: reserved0 [31:12] */
#define BCHP_XPT_MEMDMA_MCPB_CH8_BTP_STATUS0_reserved0_MASK        0xfffff000
#define BCHP_XPT_MEMDMA_MCPB_CH8_BTP_STATUS0_reserved0_SHIFT       12

/* XPT_MEMDMA_MCPB :: CH8_BTP_STATUS0 :: BTP2_SLOT1_FULL [11:11] */
#define BCHP_XPT_MEMDMA_MCPB_CH8_BTP_STATUS0_BTP2_SLOT1_FULL_MASK  0x00000800
#define BCHP_XPT_MEMDMA_MCPB_CH8_BTP_STATUS0_BTP2_SLOT1_FULL_SHIFT 11
#define BCHP_XPT_MEMDMA_MCPB_CH8_BTP_STATUS0_BTP2_SLOT1_FULL_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH8_BTP_STATUS0 :: BTP2_SLOT0_FULL [10:10] */
#define BCHP_XPT_MEMDMA_MCPB_CH8_BTP_STATUS0_BTP2_SLOT0_FULL_MASK  0x00000400
#define BCHP_XPT_MEMDMA_MCPB_CH8_BTP_STATUS0_BTP2_SLOT0_FULL_SHIFT 10
#define BCHP_XPT_MEMDMA_MCPB_CH8_BTP_STATUS0_BTP2_SLOT0_FULL_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH8_BTP_STATUS0 :: BTP2_SLOT_WR_POINTER [09:09] */
#define BCHP_XPT_MEMDMA_MCPB_CH8_BTP_STATUS0_BTP2_SLOT_WR_POINTER_MASK 0x00000200
#define BCHP_XPT_MEMDMA_MCPB_CH8_BTP_STATUS0_BTP2_SLOT_WR_POINTER_SHIFT 9
#define BCHP_XPT_MEMDMA_MCPB_CH8_BTP_STATUS0_BTP2_SLOT_WR_POINTER_DEFAULT 0x00000001

/* XPT_MEMDMA_MCPB :: CH8_BTP_STATUS0 :: BTP2_SLOT_RD_POINTER [08:08] */
#define BCHP_XPT_MEMDMA_MCPB_CH8_BTP_STATUS0_BTP2_SLOT_RD_POINTER_MASK 0x00000100
#define BCHP_XPT_MEMDMA_MCPB_CH8_BTP_STATUS0_BTP2_SLOT_RD_POINTER_SHIFT 8
#define BCHP_XPT_MEMDMA_MCPB_CH8_BTP_STATUS0_BTP2_SLOT_RD_POINTER_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH8_BTP_STATUS0 :: BTP1_SLOT1_FULL [07:07] */
#define BCHP_XPT_MEMDMA_MCPB_CH8_BTP_STATUS0_BTP1_SLOT1_FULL_MASK  0x00000080
#define BCHP_XPT_MEMDMA_MCPB_CH8_BTP_STATUS0_BTP1_SLOT1_FULL_SHIFT 7
#define BCHP_XPT_MEMDMA_MCPB_CH8_BTP_STATUS0_BTP1_SLOT1_FULL_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH8_BTP_STATUS0 :: BTP1_SLOT0_FULL [06:06] */
#define BCHP_XPT_MEMDMA_MCPB_CH8_BTP_STATUS0_BTP1_SLOT0_FULL_MASK  0x00000040
#define BCHP_XPT_MEMDMA_MCPB_CH8_BTP_STATUS0_BTP1_SLOT0_FULL_SHIFT 6
#define BCHP_XPT_MEMDMA_MCPB_CH8_BTP_STATUS0_BTP1_SLOT0_FULL_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH8_BTP_STATUS0 :: BTP1_SLOT_WR_POINTER [05:05] */
#define BCHP_XPT_MEMDMA_MCPB_CH8_BTP_STATUS0_BTP1_SLOT_WR_POINTER_MASK 0x00000020
#define BCHP_XPT_MEMDMA_MCPB_CH8_BTP_STATUS0_BTP1_SLOT_WR_POINTER_SHIFT 5
#define BCHP_XPT_MEMDMA_MCPB_CH8_BTP_STATUS0_BTP1_SLOT_WR_POINTER_DEFAULT 0x00000001

/* XPT_MEMDMA_MCPB :: CH8_BTP_STATUS0 :: BTP1_SLOT_RD_POINTER [04:04] */
#define BCHP_XPT_MEMDMA_MCPB_CH8_BTP_STATUS0_BTP1_SLOT_RD_POINTER_MASK 0x00000010
#define BCHP_XPT_MEMDMA_MCPB_CH8_BTP_STATUS0_BTP1_SLOT_RD_POINTER_SHIFT 4
#define BCHP_XPT_MEMDMA_MCPB_CH8_BTP_STATUS0_BTP1_SLOT_RD_POINTER_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH8_BTP_STATUS0 :: BTP0_SLOT1_FULL [03:03] */
#define BCHP_XPT_MEMDMA_MCPB_CH8_BTP_STATUS0_BTP0_SLOT1_FULL_MASK  0x00000008
#define BCHP_XPT_MEMDMA_MCPB_CH8_BTP_STATUS0_BTP0_SLOT1_FULL_SHIFT 3
#define BCHP_XPT_MEMDMA_MCPB_CH8_BTP_STATUS0_BTP0_SLOT1_FULL_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH8_BTP_STATUS0 :: BTP0_SLOT0_FULL [02:02] */
#define BCHP_XPT_MEMDMA_MCPB_CH8_BTP_STATUS0_BTP0_SLOT0_FULL_MASK  0x00000004
#define BCHP_XPT_MEMDMA_MCPB_CH8_BTP_STATUS0_BTP0_SLOT0_FULL_SHIFT 2
#define BCHP_XPT_MEMDMA_MCPB_CH8_BTP_STATUS0_BTP0_SLOT0_FULL_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH8_BTP_STATUS0 :: BTP0_SLOT_WR_POINTER [01:01] */
#define BCHP_XPT_MEMDMA_MCPB_CH8_BTP_STATUS0_BTP0_SLOT_WR_POINTER_MASK 0x00000002
#define BCHP_XPT_MEMDMA_MCPB_CH8_BTP_STATUS0_BTP0_SLOT_WR_POINTER_SHIFT 1
#define BCHP_XPT_MEMDMA_MCPB_CH8_BTP_STATUS0_BTP0_SLOT_WR_POINTER_DEFAULT 0x00000001

/* XPT_MEMDMA_MCPB :: CH8_BTP_STATUS0 :: BTP0_SLOT_RD_POINTER [00:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH8_BTP_STATUS0_BTP0_SLOT_RD_POINTER_MASK 0x00000001
#define BCHP_XPT_MEMDMA_MCPB_CH8_BTP_STATUS0_BTP0_SLOT_RD_POINTER_SHIFT 0
#define BCHP_XPT_MEMDMA_MCPB_CH8_BTP_STATUS0_BTP0_SLOT_RD_POINTER_DEFAULT 0x00000000

/***************************************************************************
 *CH9_BTP_STATUS0 - BTP slot status register for channel 9
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: CH9_BTP_STATUS0 :: reserved0 [31:12] */
#define BCHP_XPT_MEMDMA_MCPB_CH9_BTP_STATUS0_reserved0_MASK        0xfffff000
#define BCHP_XPT_MEMDMA_MCPB_CH9_BTP_STATUS0_reserved0_SHIFT       12

/* XPT_MEMDMA_MCPB :: CH9_BTP_STATUS0 :: BTP2_SLOT1_FULL [11:11] */
#define BCHP_XPT_MEMDMA_MCPB_CH9_BTP_STATUS0_BTP2_SLOT1_FULL_MASK  0x00000800
#define BCHP_XPT_MEMDMA_MCPB_CH9_BTP_STATUS0_BTP2_SLOT1_FULL_SHIFT 11
#define BCHP_XPT_MEMDMA_MCPB_CH9_BTP_STATUS0_BTP2_SLOT1_FULL_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH9_BTP_STATUS0 :: BTP2_SLOT0_FULL [10:10] */
#define BCHP_XPT_MEMDMA_MCPB_CH9_BTP_STATUS0_BTP2_SLOT0_FULL_MASK  0x00000400
#define BCHP_XPT_MEMDMA_MCPB_CH9_BTP_STATUS0_BTP2_SLOT0_FULL_SHIFT 10
#define BCHP_XPT_MEMDMA_MCPB_CH9_BTP_STATUS0_BTP2_SLOT0_FULL_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH9_BTP_STATUS0 :: BTP2_SLOT_WR_POINTER [09:09] */
#define BCHP_XPT_MEMDMA_MCPB_CH9_BTP_STATUS0_BTP2_SLOT_WR_POINTER_MASK 0x00000200
#define BCHP_XPT_MEMDMA_MCPB_CH9_BTP_STATUS0_BTP2_SLOT_WR_POINTER_SHIFT 9
#define BCHP_XPT_MEMDMA_MCPB_CH9_BTP_STATUS0_BTP2_SLOT_WR_POINTER_DEFAULT 0x00000001

/* XPT_MEMDMA_MCPB :: CH9_BTP_STATUS0 :: BTP2_SLOT_RD_POINTER [08:08] */
#define BCHP_XPT_MEMDMA_MCPB_CH9_BTP_STATUS0_BTP2_SLOT_RD_POINTER_MASK 0x00000100
#define BCHP_XPT_MEMDMA_MCPB_CH9_BTP_STATUS0_BTP2_SLOT_RD_POINTER_SHIFT 8
#define BCHP_XPT_MEMDMA_MCPB_CH9_BTP_STATUS0_BTP2_SLOT_RD_POINTER_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH9_BTP_STATUS0 :: BTP1_SLOT1_FULL [07:07] */
#define BCHP_XPT_MEMDMA_MCPB_CH9_BTP_STATUS0_BTP1_SLOT1_FULL_MASK  0x00000080
#define BCHP_XPT_MEMDMA_MCPB_CH9_BTP_STATUS0_BTP1_SLOT1_FULL_SHIFT 7
#define BCHP_XPT_MEMDMA_MCPB_CH9_BTP_STATUS0_BTP1_SLOT1_FULL_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH9_BTP_STATUS0 :: BTP1_SLOT0_FULL [06:06] */
#define BCHP_XPT_MEMDMA_MCPB_CH9_BTP_STATUS0_BTP1_SLOT0_FULL_MASK  0x00000040
#define BCHP_XPT_MEMDMA_MCPB_CH9_BTP_STATUS0_BTP1_SLOT0_FULL_SHIFT 6
#define BCHP_XPT_MEMDMA_MCPB_CH9_BTP_STATUS0_BTP1_SLOT0_FULL_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH9_BTP_STATUS0 :: BTP1_SLOT_WR_POINTER [05:05] */
#define BCHP_XPT_MEMDMA_MCPB_CH9_BTP_STATUS0_BTP1_SLOT_WR_POINTER_MASK 0x00000020
#define BCHP_XPT_MEMDMA_MCPB_CH9_BTP_STATUS0_BTP1_SLOT_WR_POINTER_SHIFT 5
#define BCHP_XPT_MEMDMA_MCPB_CH9_BTP_STATUS0_BTP1_SLOT_WR_POINTER_DEFAULT 0x00000001

/* XPT_MEMDMA_MCPB :: CH9_BTP_STATUS0 :: BTP1_SLOT_RD_POINTER [04:04] */
#define BCHP_XPT_MEMDMA_MCPB_CH9_BTP_STATUS0_BTP1_SLOT_RD_POINTER_MASK 0x00000010
#define BCHP_XPT_MEMDMA_MCPB_CH9_BTP_STATUS0_BTP1_SLOT_RD_POINTER_SHIFT 4
#define BCHP_XPT_MEMDMA_MCPB_CH9_BTP_STATUS0_BTP1_SLOT_RD_POINTER_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH9_BTP_STATUS0 :: BTP0_SLOT1_FULL [03:03] */
#define BCHP_XPT_MEMDMA_MCPB_CH9_BTP_STATUS0_BTP0_SLOT1_FULL_MASK  0x00000008
#define BCHP_XPT_MEMDMA_MCPB_CH9_BTP_STATUS0_BTP0_SLOT1_FULL_SHIFT 3
#define BCHP_XPT_MEMDMA_MCPB_CH9_BTP_STATUS0_BTP0_SLOT1_FULL_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH9_BTP_STATUS0 :: BTP0_SLOT0_FULL [02:02] */
#define BCHP_XPT_MEMDMA_MCPB_CH9_BTP_STATUS0_BTP0_SLOT0_FULL_MASK  0x00000004
#define BCHP_XPT_MEMDMA_MCPB_CH9_BTP_STATUS0_BTP0_SLOT0_FULL_SHIFT 2
#define BCHP_XPT_MEMDMA_MCPB_CH9_BTP_STATUS0_BTP0_SLOT0_FULL_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH9_BTP_STATUS0 :: BTP0_SLOT_WR_POINTER [01:01] */
#define BCHP_XPT_MEMDMA_MCPB_CH9_BTP_STATUS0_BTP0_SLOT_WR_POINTER_MASK 0x00000002
#define BCHP_XPT_MEMDMA_MCPB_CH9_BTP_STATUS0_BTP0_SLOT_WR_POINTER_SHIFT 1
#define BCHP_XPT_MEMDMA_MCPB_CH9_BTP_STATUS0_BTP0_SLOT_WR_POINTER_DEFAULT 0x00000001

/* XPT_MEMDMA_MCPB :: CH9_BTP_STATUS0 :: BTP0_SLOT_RD_POINTER [00:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH9_BTP_STATUS0_BTP0_SLOT_RD_POINTER_MASK 0x00000001
#define BCHP_XPT_MEMDMA_MCPB_CH9_BTP_STATUS0_BTP0_SLOT_RD_POINTER_SHIFT 0
#define BCHP_XPT_MEMDMA_MCPB_CH9_BTP_STATUS0_BTP0_SLOT_RD_POINTER_DEFAULT 0x00000000

/***************************************************************************
 *CH10_BTP_STATUS0 - BTP slot status register for channel 10
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: CH10_BTP_STATUS0 :: reserved0 [31:12] */
#define BCHP_XPT_MEMDMA_MCPB_CH10_BTP_STATUS0_reserved0_MASK       0xfffff000
#define BCHP_XPT_MEMDMA_MCPB_CH10_BTP_STATUS0_reserved0_SHIFT      12

/* XPT_MEMDMA_MCPB :: CH10_BTP_STATUS0 :: BTP2_SLOT1_FULL [11:11] */
#define BCHP_XPT_MEMDMA_MCPB_CH10_BTP_STATUS0_BTP2_SLOT1_FULL_MASK 0x00000800
#define BCHP_XPT_MEMDMA_MCPB_CH10_BTP_STATUS0_BTP2_SLOT1_FULL_SHIFT 11
#define BCHP_XPT_MEMDMA_MCPB_CH10_BTP_STATUS0_BTP2_SLOT1_FULL_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH10_BTP_STATUS0 :: BTP2_SLOT0_FULL [10:10] */
#define BCHP_XPT_MEMDMA_MCPB_CH10_BTP_STATUS0_BTP2_SLOT0_FULL_MASK 0x00000400
#define BCHP_XPT_MEMDMA_MCPB_CH10_BTP_STATUS0_BTP2_SLOT0_FULL_SHIFT 10
#define BCHP_XPT_MEMDMA_MCPB_CH10_BTP_STATUS0_BTP2_SLOT0_FULL_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH10_BTP_STATUS0 :: BTP2_SLOT_WR_POINTER [09:09] */
#define BCHP_XPT_MEMDMA_MCPB_CH10_BTP_STATUS0_BTP2_SLOT_WR_POINTER_MASK 0x00000200
#define BCHP_XPT_MEMDMA_MCPB_CH10_BTP_STATUS0_BTP2_SLOT_WR_POINTER_SHIFT 9
#define BCHP_XPT_MEMDMA_MCPB_CH10_BTP_STATUS0_BTP2_SLOT_WR_POINTER_DEFAULT 0x00000001

/* XPT_MEMDMA_MCPB :: CH10_BTP_STATUS0 :: BTP2_SLOT_RD_POINTER [08:08] */
#define BCHP_XPT_MEMDMA_MCPB_CH10_BTP_STATUS0_BTP2_SLOT_RD_POINTER_MASK 0x00000100
#define BCHP_XPT_MEMDMA_MCPB_CH10_BTP_STATUS0_BTP2_SLOT_RD_POINTER_SHIFT 8
#define BCHP_XPT_MEMDMA_MCPB_CH10_BTP_STATUS0_BTP2_SLOT_RD_POINTER_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH10_BTP_STATUS0 :: BTP1_SLOT1_FULL [07:07] */
#define BCHP_XPT_MEMDMA_MCPB_CH10_BTP_STATUS0_BTP1_SLOT1_FULL_MASK 0x00000080
#define BCHP_XPT_MEMDMA_MCPB_CH10_BTP_STATUS0_BTP1_SLOT1_FULL_SHIFT 7
#define BCHP_XPT_MEMDMA_MCPB_CH10_BTP_STATUS0_BTP1_SLOT1_FULL_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH10_BTP_STATUS0 :: BTP1_SLOT0_FULL [06:06] */
#define BCHP_XPT_MEMDMA_MCPB_CH10_BTP_STATUS0_BTP1_SLOT0_FULL_MASK 0x00000040
#define BCHP_XPT_MEMDMA_MCPB_CH10_BTP_STATUS0_BTP1_SLOT0_FULL_SHIFT 6
#define BCHP_XPT_MEMDMA_MCPB_CH10_BTP_STATUS0_BTP1_SLOT0_FULL_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH10_BTP_STATUS0 :: BTP1_SLOT_WR_POINTER [05:05] */
#define BCHP_XPT_MEMDMA_MCPB_CH10_BTP_STATUS0_BTP1_SLOT_WR_POINTER_MASK 0x00000020
#define BCHP_XPT_MEMDMA_MCPB_CH10_BTP_STATUS0_BTP1_SLOT_WR_POINTER_SHIFT 5
#define BCHP_XPT_MEMDMA_MCPB_CH10_BTP_STATUS0_BTP1_SLOT_WR_POINTER_DEFAULT 0x00000001

/* XPT_MEMDMA_MCPB :: CH10_BTP_STATUS0 :: BTP1_SLOT_RD_POINTER [04:04] */
#define BCHP_XPT_MEMDMA_MCPB_CH10_BTP_STATUS0_BTP1_SLOT_RD_POINTER_MASK 0x00000010
#define BCHP_XPT_MEMDMA_MCPB_CH10_BTP_STATUS0_BTP1_SLOT_RD_POINTER_SHIFT 4
#define BCHP_XPT_MEMDMA_MCPB_CH10_BTP_STATUS0_BTP1_SLOT_RD_POINTER_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH10_BTP_STATUS0 :: BTP0_SLOT1_FULL [03:03] */
#define BCHP_XPT_MEMDMA_MCPB_CH10_BTP_STATUS0_BTP0_SLOT1_FULL_MASK 0x00000008
#define BCHP_XPT_MEMDMA_MCPB_CH10_BTP_STATUS0_BTP0_SLOT1_FULL_SHIFT 3
#define BCHP_XPT_MEMDMA_MCPB_CH10_BTP_STATUS0_BTP0_SLOT1_FULL_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH10_BTP_STATUS0 :: BTP0_SLOT0_FULL [02:02] */
#define BCHP_XPT_MEMDMA_MCPB_CH10_BTP_STATUS0_BTP0_SLOT0_FULL_MASK 0x00000004
#define BCHP_XPT_MEMDMA_MCPB_CH10_BTP_STATUS0_BTP0_SLOT0_FULL_SHIFT 2
#define BCHP_XPT_MEMDMA_MCPB_CH10_BTP_STATUS0_BTP0_SLOT0_FULL_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH10_BTP_STATUS0 :: BTP0_SLOT_WR_POINTER [01:01] */
#define BCHP_XPT_MEMDMA_MCPB_CH10_BTP_STATUS0_BTP0_SLOT_WR_POINTER_MASK 0x00000002
#define BCHP_XPT_MEMDMA_MCPB_CH10_BTP_STATUS0_BTP0_SLOT_WR_POINTER_SHIFT 1
#define BCHP_XPT_MEMDMA_MCPB_CH10_BTP_STATUS0_BTP0_SLOT_WR_POINTER_DEFAULT 0x00000001

/* XPT_MEMDMA_MCPB :: CH10_BTP_STATUS0 :: BTP0_SLOT_RD_POINTER [00:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH10_BTP_STATUS0_BTP0_SLOT_RD_POINTER_MASK 0x00000001
#define BCHP_XPT_MEMDMA_MCPB_CH10_BTP_STATUS0_BTP0_SLOT_RD_POINTER_SHIFT 0
#define BCHP_XPT_MEMDMA_MCPB_CH10_BTP_STATUS0_BTP0_SLOT_RD_POINTER_DEFAULT 0x00000000

/***************************************************************************
 *CH11_BTP_STATUS0 - BTP slot status register for channel 11
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: CH11_BTP_STATUS0 :: reserved0 [31:12] */
#define BCHP_XPT_MEMDMA_MCPB_CH11_BTP_STATUS0_reserved0_MASK       0xfffff000
#define BCHP_XPT_MEMDMA_MCPB_CH11_BTP_STATUS0_reserved0_SHIFT      12

/* XPT_MEMDMA_MCPB :: CH11_BTP_STATUS0 :: BTP2_SLOT1_FULL [11:11] */
#define BCHP_XPT_MEMDMA_MCPB_CH11_BTP_STATUS0_BTP2_SLOT1_FULL_MASK 0x00000800
#define BCHP_XPT_MEMDMA_MCPB_CH11_BTP_STATUS0_BTP2_SLOT1_FULL_SHIFT 11
#define BCHP_XPT_MEMDMA_MCPB_CH11_BTP_STATUS0_BTP2_SLOT1_FULL_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH11_BTP_STATUS0 :: BTP2_SLOT0_FULL [10:10] */
#define BCHP_XPT_MEMDMA_MCPB_CH11_BTP_STATUS0_BTP2_SLOT0_FULL_MASK 0x00000400
#define BCHP_XPT_MEMDMA_MCPB_CH11_BTP_STATUS0_BTP2_SLOT0_FULL_SHIFT 10
#define BCHP_XPT_MEMDMA_MCPB_CH11_BTP_STATUS0_BTP2_SLOT0_FULL_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH11_BTP_STATUS0 :: BTP2_SLOT_WR_POINTER [09:09] */
#define BCHP_XPT_MEMDMA_MCPB_CH11_BTP_STATUS0_BTP2_SLOT_WR_POINTER_MASK 0x00000200
#define BCHP_XPT_MEMDMA_MCPB_CH11_BTP_STATUS0_BTP2_SLOT_WR_POINTER_SHIFT 9
#define BCHP_XPT_MEMDMA_MCPB_CH11_BTP_STATUS0_BTP2_SLOT_WR_POINTER_DEFAULT 0x00000001

/* XPT_MEMDMA_MCPB :: CH11_BTP_STATUS0 :: BTP2_SLOT_RD_POINTER [08:08] */
#define BCHP_XPT_MEMDMA_MCPB_CH11_BTP_STATUS0_BTP2_SLOT_RD_POINTER_MASK 0x00000100
#define BCHP_XPT_MEMDMA_MCPB_CH11_BTP_STATUS0_BTP2_SLOT_RD_POINTER_SHIFT 8
#define BCHP_XPT_MEMDMA_MCPB_CH11_BTP_STATUS0_BTP2_SLOT_RD_POINTER_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH11_BTP_STATUS0 :: BTP1_SLOT1_FULL [07:07] */
#define BCHP_XPT_MEMDMA_MCPB_CH11_BTP_STATUS0_BTP1_SLOT1_FULL_MASK 0x00000080
#define BCHP_XPT_MEMDMA_MCPB_CH11_BTP_STATUS0_BTP1_SLOT1_FULL_SHIFT 7
#define BCHP_XPT_MEMDMA_MCPB_CH11_BTP_STATUS0_BTP1_SLOT1_FULL_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH11_BTP_STATUS0 :: BTP1_SLOT0_FULL [06:06] */
#define BCHP_XPT_MEMDMA_MCPB_CH11_BTP_STATUS0_BTP1_SLOT0_FULL_MASK 0x00000040
#define BCHP_XPT_MEMDMA_MCPB_CH11_BTP_STATUS0_BTP1_SLOT0_FULL_SHIFT 6
#define BCHP_XPT_MEMDMA_MCPB_CH11_BTP_STATUS0_BTP1_SLOT0_FULL_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH11_BTP_STATUS0 :: BTP1_SLOT_WR_POINTER [05:05] */
#define BCHP_XPT_MEMDMA_MCPB_CH11_BTP_STATUS0_BTP1_SLOT_WR_POINTER_MASK 0x00000020
#define BCHP_XPT_MEMDMA_MCPB_CH11_BTP_STATUS0_BTP1_SLOT_WR_POINTER_SHIFT 5
#define BCHP_XPT_MEMDMA_MCPB_CH11_BTP_STATUS0_BTP1_SLOT_WR_POINTER_DEFAULT 0x00000001

/* XPT_MEMDMA_MCPB :: CH11_BTP_STATUS0 :: BTP1_SLOT_RD_POINTER [04:04] */
#define BCHP_XPT_MEMDMA_MCPB_CH11_BTP_STATUS0_BTP1_SLOT_RD_POINTER_MASK 0x00000010
#define BCHP_XPT_MEMDMA_MCPB_CH11_BTP_STATUS0_BTP1_SLOT_RD_POINTER_SHIFT 4
#define BCHP_XPT_MEMDMA_MCPB_CH11_BTP_STATUS0_BTP1_SLOT_RD_POINTER_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH11_BTP_STATUS0 :: BTP0_SLOT1_FULL [03:03] */
#define BCHP_XPT_MEMDMA_MCPB_CH11_BTP_STATUS0_BTP0_SLOT1_FULL_MASK 0x00000008
#define BCHP_XPT_MEMDMA_MCPB_CH11_BTP_STATUS0_BTP0_SLOT1_FULL_SHIFT 3
#define BCHP_XPT_MEMDMA_MCPB_CH11_BTP_STATUS0_BTP0_SLOT1_FULL_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH11_BTP_STATUS0 :: BTP0_SLOT0_FULL [02:02] */
#define BCHP_XPT_MEMDMA_MCPB_CH11_BTP_STATUS0_BTP0_SLOT0_FULL_MASK 0x00000004
#define BCHP_XPT_MEMDMA_MCPB_CH11_BTP_STATUS0_BTP0_SLOT0_FULL_SHIFT 2
#define BCHP_XPT_MEMDMA_MCPB_CH11_BTP_STATUS0_BTP0_SLOT0_FULL_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH11_BTP_STATUS0 :: BTP0_SLOT_WR_POINTER [01:01] */
#define BCHP_XPT_MEMDMA_MCPB_CH11_BTP_STATUS0_BTP0_SLOT_WR_POINTER_MASK 0x00000002
#define BCHP_XPT_MEMDMA_MCPB_CH11_BTP_STATUS0_BTP0_SLOT_WR_POINTER_SHIFT 1
#define BCHP_XPT_MEMDMA_MCPB_CH11_BTP_STATUS0_BTP0_SLOT_WR_POINTER_DEFAULT 0x00000001

/* XPT_MEMDMA_MCPB :: CH11_BTP_STATUS0 :: BTP0_SLOT_RD_POINTER [00:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH11_BTP_STATUS0_BTP0_SLOT_RD_POINTER_MASK 0x00000001
#define BCHP_XPT_MEMDMA_MCPB_CH11_BTP_STATUS0_BTP0_SLOT_RD_POINTER_SHIFT 0
#define BCHP_XPT_MEMDMA_MCPB_CH11_BTP_STATUS0_BTP0_SLOT_RD_POINTER_DEFAULT 0x00000000

/***************************************************************************
 *CH12_BTP_STATUS0 - BTP slot status register for channel 12
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: CH12_BTP_STATUS0 :: reserved0 [31:12] */
#define BCHP_XPT_MEMDMA_MCPB_CH12_BTP_STATUS0_reserved0_MASK       0xfffff000
#define BCHP_XPT_MEMDMA_MCPB_CH12_BTP_STATUS0_reserved0_SHIFT      12

/* XPT_MEMDMA_MCPB :: CH12_BTP_STATUS0 :: BTP2_SLOT1_FULL [11:11] */
#define BCHP_XPT_MEMDMA_MCPB_CH12_BTP_STATUS0_BTP2_SLOT1_FULL_MASK 0x00000800
#define BCHP_XPT_MEMDMA_MCPB_CH12_BTP_STATUS0_BTP2_SLOT1_FULL_SHIFT 11
#define BCHP_XPT_MEMDMA_MCPB_CH12_BTP_STATUS0_BTP2_SLOT1_FULL_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH12_BTP_STATUS0 :: BTP2_SLOT0_FULL [10:10] */
#define BCHP_XPT_MEMDMA_MCPB_CH12_BTP_STATUS0_BTP2_SLOT0_FULL_MASK 0x00000400
#define BCHP_XPT_MEMDMA_MCPB_CH12_BTP_STATUS0_BTP2_SLOT0_FULL_SHIFT 10
#define BCHP_XPT_MEMDMA_MCPB_CH12_BTP_STATUS0_BTP2_SLOT0_FULL_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH12_BTP_STATUS0 :: BTP2_SLOT_WR_POINTER [09:09] */
#define BCHP_XPT_MEMDMA_MCPB_CH12_BTP_STATUS0_BTP2_SLOT_WR_POINTER_MASK 0x00000200
#define BCHP_XPT_MEMDMA_MCPB_CH12_BTP_STATUS0_BTP2_SLOT_WR_POINTER_SHIFT 9
#define BCHP_XPT_MEMDMA_MCPB_CH12_BTP_STATUS0_BTP2_SLOT_WR_POINTER_DEFAULT 0x00000001

/* XPT_MEMDMA_MCPB :: CH12_BTP_STATUS0 :: BTP2_SLOT_RD_POINTER [08:08] */
#define BCHP_XPT_MEMDMA_MCPB_CH12_BTP_STATUS0_BTP2_SLOT_RD_POINTER_MASK 0x00000100
#define BCHP_XPT_MEMDMA_MCPB_CH12_BTP_STATUS0_BTP2_SLOT_RD_POINTER_SHIFT 8
#define BCHP_XPT_MEMDMA_MCPB_CH12_BTP_STATUS0_BTP2_SLOT_RD_POINTER_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH12_BTP_STATUS0 :: BTP1_SLOT1_FULL [07:07] */
#define BCHP_XPT_MEMDMA_MCPB_CH12_BTP_STATUS0_BTP1_SLOT1_FULL_MASK 0x00000080
#define BCHP_XPT_MEMDMA_MCPB_CH12_BTP_STATUS0_BTP1_SLOT1_FULL_SHIFT 7
#define BCHP_XPT_MEMDMA_MCPB_CH12_BTP_STATUS0_BTP1_SLOT1_FULL_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH12_BTP_STATUS0 :: BTP1_SLOT0_FULL [06:06] */
#define BCHP_XPT_MEMDMA_MCPB_CH12_BTP_STATUS0_BTP1_SLOT0_FULL_MASK 0x00000040
#define BCHP_XPT_MEMDMA_MCPB_CH12_BTP_STATUS0_BTP1_SLOT0_FULL_SHIFT 6
#define BCHP_XPT_MEMDMA_MCPB_CH12_BTP_STATUS0_BTP1_SLOT0_FULL_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH12_BTP_STATUS0 :: BTP1_SLOT_WR_POINTER [05:05] */
#define BCHP_XPT_MEMDMA_MCPB_CH12_BTP_STATUS0_BTP1_SLOT_WR_POINTER_MASK 0x00000020
#define BCHP_XPT_MEMDMA_MCPB_CH12_BTP_STATUS0_BTP1_SLOT_WR_POINTER_SHIFT 5
#define BCHP_XPT_MEMDMA_MCPB_CH12_BTP_STATUS0_BTP1_SLOT_WR_POINTER_DEFAULT 0x00000001

/* XPT_MEMDMA_MCPB :: CH12_BTP_STATUS0 :: BTP1_SLOT_RD_POINTER [04:04] */
#define BCHP_XPT_MEMDMA_MCPB_CH12_BTP_STATUS0_BTP1_SLOT_RD_POINTER_MASK 0x00000010
#define BCHP_XPT_MEMDMA_MCPB_CH12_BTP_STATUS0_BTP1_SLOT_RD_POINTER_SHIFT 4
#define BCHP_XPT_MEMDMA_MCPB_CH12_BTP_STATUS0_BTP1_SLOT_RD_POINTER_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH12_BTP_STATUS0 :: BTP0_SLOT1_FULL [03:03] */
#define BCHP_XPT_MEMDMA_MCPB_CH12_BTP_STATUS0_BTP0_SLOT1_FULL_MASK 0x00000008
#define BCHP_XPT_MEMDMA_MCPB_CH12_BTP_STATUS0_BTP0_SLOT1_FULL_SHIFT 3
#define BCHP_XPT_MEMDMA_MCPB_CH12_BTP_STATUS0_BTP0_SLOT1_FULL_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH12_BTP_STATUS0 :: BTP0_SLOT0_FULL [02:02] */
#define BCHP_XPT_MEMDMA_MCPB_CH12_BTP_STATUS0_BTP0_SLOT0_FULL_MASK 0x00000004
#define BCHP_XPT_MEMDMA_MCPB_CH12_BTP_STATUS0_BTP0_SLOT0_FULL_SHIFT 2
#define BCHP_XPT_MEMDMA_MCPB_CH12_BTP_STATUS0_BTP0_SLOT0_FULL_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH12_BTP_STATUS0 :: BTP0_SLOT_WR_POINTER [01:01] */
#define BCHP_XPT_MEMDMA_MCPB_CH12_BTP_STATUS0_BTP0_SLOT_WR_POINTER_MASK 0x00000002
#define BCHP_XPT_MEMDMA_MCPB_CH12_BTP_STATUS0_BTP0_SLOT_WR_POINTER_SHIFT 1
#define BCHP_XPT_MEMDMA_MCPB_CH12_BTP_STATUS0_BTP0_SLOT_WR_POINTER_DEFAULT 0x00000001

/* XPT_MEMDMA_MCPB :: CH12_BTP_STATUS0 :: BTP0_SLOT_RD_POINTER [00:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH12_BTP_STATUS0_BTP0_SLOT_RD_POINTER_MASK 0x00000001
#define BCHP_XPT_MEMDMA_MCPB_CH12_BTP_STATUS0_BTP0_SLOT_RD_POINTER_SHIFT 0
#define BCHP_XPT_MEMDMA_MCPB_CH12_BTP_STATUS0_BTP0_SLOT_RD_POINTER_DEFAULT 0x00000000

/***************************************************************************
 *CH13_BTP_STATUS0 - BTP slot status register for channel 13
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: CH13_BTP_STATUS0 :: reserved0 [31:12] */
#define BCHP_XPT_MEMDMA_MCPB_CH13_BTP_STATUS0_reserved0_MASK       0xfffff000
#define BCHP_XPT_MEMDMA_MCPB_CH13_BTP_STATUS0_reserved0_SHIFT      12

/* XPT_MEMDMA_MCPB :: CH13_BTP_STATUS0 :: BTP2_SLOT1_FULL [11:11] */
#define BCHP_XPT_MEMDMA_MCPB_CH13_BTP_STATUS0_BTP2_SLOT1_FULL_MASK 0x00000800
#define BCHP_XPT_MEMDMA_MCPB_CH13_BTP_STATUS0_BTP2_SLOT1_FULL_SHIFT 11
#define BCHP_XPT_MEMDMA_MCPB_CH13_BTP_STATUS0_BTP2_SLOT1_FULL_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH13_BTP_STATUS0 :: BTP2_SLOT0_FULL [10:10] */
#define BCHP_XPT_MEMDMA_MCPB_CH13_BTP_STATUS0_BTP2_SLOT0_FULL_MASK 0x00000400
#define BCHP_XPT_MEMDMA_MCPB_CH13_BTP_STATUS0_BTP2_SLOT0_FULL_SHIFT 10
#define BCHP_XPT_MEMDMA_MCPB_CH13_BTP_STATUS0_BTP2_SLOT0_FULL_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH13_BTP_STATUS0 :: BTP2_SLOT_WR_POINTER [09:09] */
#define BCHP_XPT_MEMDMA_MCPB_CH13_BTP_STATUS0_BTP2_SLOT_WR_POINTER_MASK 0x00000200
#define BCHP_XPT_MEMDMA_MCPB_CH13_BTP_STATUS0_BTP2_SLOT_WR_POINTER_SHIFT 9
#define BCHP_XPT_MEMDMA_MCPB_CH13_BTP_STATUS0_BTP2_SLOT_WR_POINTER_DEFAULT 0x00000001

/* XPT_MEMDMA_MCPB :: CH13_BTP_STATUS0 :: BTP2_SLOT_RD_POINTER [08:08] */
#define BCHP_XPT_MEMDMA_MCPB_CH13_BTP_STATUS0_BTP2_SLOT_RD_POINTER_MASK 0x00000100
#define BCHP_XPT_MEMDMA_MCPB_CH13_BTP_STATUS0_BTP2_SLOT_RD_POINTER_SHIFT 8
#define BCHP_XPT_MEMDMA_MCPB_CH13_BTP_STATUS0_BTP2_SLOT_RD_POINTER_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH13_BTP_STATUS0 :: BTP1_SLOT1_FULL [07:07] */
#define BCHP_XPT_MEMDMA_MCPB_CH13_BTP_STATUS0_BTP1_SLOT1_FULL_MASK 0x00000080
#define BCHP_XPT_MEMDMA_MCPB_CH13_BTP_STATUS0_BTP1_SLOT1_FULL_SHIFT 7
#define BCHP_XPT_MEMDMA_MCPB_CH13_BTP_STATUS0_BTP1_SLOT1_FULL_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH13_BTP_STATUS0 :: BTP1_SLOT0_FULL [06:06] */
#define BCHP_XPT_MEMDMA_MCPB_CH13_BTP_STATUS0_BTP1_SLOT0_FULL_MASK 0x00000040
#define BCHP_XPT_MEMDMA_MCPB_CH13_BTP_STATUS0_BTP1_SLOT0_FULL_SHIFT 6
#define BCHP_XPT_MEMDMA_MCPB_CH13_BTP_STATUS0_BTP1_SLOT0_FULL_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH13_BTP_STATUS0 :: BTP1_SLOT_WR_POINTER [05:05] */
#define BCHP_XPT_MEMDMA_MCPB_CH13_BTP_STATUS0_BTP1_SLOT_WR_POINTER_MASK 0x00000020
#define BCHP_XPT_MEMDMA_MCPB_CH13_BTP_STATUS0_BTP1_SLOT_WR_POINTER_SHIFT 5
#define BCHP_XPT_MEMDMA_MCPB_CH13_BTP_STATUS0_BTP1_SLOT_WR_POINTER_DEFAULT 0x00000001

/* XPT_MEMDMA_MCPB :: CH13_BTP_STATUS0 :: BTP1_SLOT_RD_POINTER [04:04] */
#define BCHP_XPT_MEMDMA_MCPB_CH13_BTP_STATUS0_BTP1_SLOT_RD_POINTER_MASK 0x00000010
#define BCHP_XPT_MEMDMA_MCPB_CH13_BTP_STATUS0_BTP1_SLOT_RD_POINTER_SHIFT 4
#define BCHP_XPT_MEMDMA_MCPB_CH13_BTP_STATUS0_BTP1_SLOT_RD_POINTER_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH13_BTP_STATUS0 :: BTP0_SLOT1_FULL [03:03] */
#define BCHP_XPT_MEMDMA_MCPB_CH13_BTP_STATUS0_BTP0_SLOT1_FULL_MASK 0x00000008
#define BCHP_XPT_MEMDMA_MCPB_CH13_BTP_STATUS0_BTP0_SLOT1_FULL_SHIFT 3
#define BCHP_XPT_MEMDMA_MCPB_CH13_BTP_STATUS0_BTP0_SLOT1_FULL_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH13_BTP_STATUS0 :: BTP0_SLOT0_FULL [02:02] */
#define BCHP_XPT_MEMDMA_MCPB_CH13_BTP_STATUS0_BTP0_SLOT0_FULL_MASK 0x00000004
#define BCHP_XPT_MEMDMA_MCPB_CH13_BTP_STATUS0_BTP0_SLOT0_FULL_SHIFT 2
#define BCHP_XPT_MEMDMA_MCPB_CH13_BTP_STATUS0_BTP0_SLOT0_FULL_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH13_BTP_STATUS0 :: BTP0_SLOT_WR_POINTER [01:01] */
#define BCHP_XPT_MEMDMA_MCPB_CH13_BTP_STATUS0_BTP0_SLOT_WR_POINTER_MASK 0x00000002
#define BCHP_XPT_MEMDMA_MCPB_CH13_BTP_STATUS0_BTP0_SLOT_WR_POINTER_SHIFT 1
#define BCHP_XPT_MEMDMA_MCPB_CH13_BTP_STATUS0_BTP0_SLOT_WR_POINTER_DEFAULT 0x00000001

/* XPT_MEMDMA_MCPB :: CH13_BTP_STATUS0 :: BTP0_SLOT_RD_POINTER [00:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH13_BTP_STATUS0_BTP0_SLOT_RD_POINTER_MASK 0x00000001
#define BCHP_XPT_MEMDMA_MCPB_CH13_BTP_STATUS0_BTP0_SLOT_RD_POINTER_SHIFT 0
#define BCHP_XPT_MEMDMA_MCPB_CH13_BTP_STATUS0_BTP0_SLOT_RD_POINTER_DEFAULT 0x00000000

/***************************************************************************
 *CH14_BTP_STATUS0 - BTP slot status register for channel 14
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: CH14_BTP_STATUS0 :: reserved0 [31:12] */
#define BCHP_XPT_MEMDMA_MCPB_CH14_BTP_STATUS0_reserved0_MASK       0xfffff000
#define BCHP_XPT_MEMDMA_MCPB_CH14_BTP_STATUS0_reserved0_SHIFT      12

/* XPT_MEMDMA_MCPB :: CH14_BTP_STATUS0 :: BTP2_SLOT1_FULL [11:11] */
#define BCHP_XPT_MEMDMA_MCPB_CH14_BTP_STATUS0_BTP2_SLOT1_FULL_MASK 0x00000800
#define BCHP_XPT_MEMDMA_MCPB_CH14_BTP_STATUS0_BTP2_SLOT1_FULL_SHIFT 11
#define BCHP_XPT_MEMDMA_MCPB_CH14_BTP_STATUS0_BTP2_SLOT1_FULL_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH14_BTP_STATUS0 :: BTP2_SLOT0_FULL [10:10] */
#define BCHP_XPT_MEMDMA_MCPB_CH14_BTP_STATUS0_BTP2_SLOT0_FULL_MASK 0x00000400
#define BCHP_XPT_MEMDMA_MCPB_CH14_BTP_STATUS0_BTP2_SLOT0_FULL_SHIFT 10
#define BCHP_XPT_MEMDMA_MCPB_CH14_BTP_STATUS0_BTP2_SLOT0_FULL_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH14_BTP_STATUS0 :: BTP2_SLOT_WR_POINTER [09:09] */
#define BCHP_XPT_MEMDMA_MCPB_CH14_BTP_STATUS0_BTP2_SLOT_WR_POINTER_MASK 0x00000200
#define BCHP_XPT_MEMDMA_MCPB_CH14_BTP_STATUS0_BTP2_SLOT_WR_POINTER_SHIFT 9
#define BCHP_XPT_MEMDMA_MCPB_CH14_BTP_STATUS0_BTP2_SLOT_WR_POINTER_DEFAULT 0x00000001

/* XPT_MEMDMA_MCPB :: CH14_BTP_STATUS0 :: BTP2_SLOT_RD_POINTER [08:08] */
#define BCHP_XPT_MEMDMA_MCPB_CH14_BTP_STATUS0_BTP2_SLOT_RD_POINTER_MASK 0x00000100
#define BCHP_XPT_MEMDMA_MCPB_CH14_BTP_STATUS0_BTP2_SLOT_RD_POINTER_SHIFT 8
#define BCHP_XPT_MEMDMA_MCPB_CH14_BTP_STATUS0_BTP2_SLOT_RD_POINTER_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH14_BTP_STATUS0 :: BTP1_SLOT1_FULL [07:07] */
#define BCHP_XPT_MEMDMA_MCPB_CH14_BTP_STATUS0_BTP1_SLOT1_FULL_MASK 0x00000080
#define BCHP_XPT_MEMDMA_MCPB_CH14_BTP_STATUS0_BTP1_SLOT1_FULL_SHIFT 7
#define BCHP_XPT_MEMDMA_MCPB_CH14_BTP_STATUS0_BTP1_SLOT1_FULL_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH14_BTP_STATUS0 :: BTP1_SLOT0_FULL [06:06] */
#define BCHP_XPT_MEMDMA_MCPB_CH14_BTP_STATUS0_BTP1_SLOT0_FULL_MASK 0x00000040
#define BCHP_XPT_MEMDMA_MCPB_CH14_BTP_STATUS0_BTP1_SLOT0_FULL_SHIFT 6
#define BCHP_XPT_MEMDMA_MCPB_CH14_BTP_STATUS0_BTP1_SLOT0_FULL_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH14_BTP_STATUS0 :: BTP1_SLOT_WR_POINTER [05:05] */
#define BCHP_XPT_MEMDMA_MCPB_CH14_BTP_STATUS0_BTP1_SLOT_WR_POINTER_MASK 0x00000020
#define BCHP_XPT_MEMDMA_MCPB_CH14_BTP_STATUS0_BTP1_SLOT_WR_POINTER_SHIFT 5
#define BCHP_XPT_MEMDMA_MCPB_CH14_BTP_STATUS0_BTP1_SLOT_WR_POINTER_DEFAULT 0x00000001

/* XPT_MEMDMA_MCPB :: CH14_BTP_STATUS0 :: BTP1_SLOT_RD_POINTER [04:04] */
#define BCHP_XPT_MEMDMA_MCPB_CH14_BTP_STATUS0_BTP1_SLOT_RD_POINTER_MASK 0x00000010
#define BCHP_XPT_MEMDMA_MCPB_CH14_BTP_STATUS0_BTP1_SLOT_RD_POINTER_SHIFT 4
#define BCHP_XPT_MEMDMA_MCPB_CH14_BTP_STATUS0_BTP1_SLOT_RD_POINTER_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH14_BTP_STATUS0 :: BTP0_SLOT1_FULL [03:03] */
#define BCHP_XPT_MEMDMA_MCPB_CH14_BTP_STATUS0_BTP0_SLOT1_FULL_MASK 0x00000008
#define BCHP_XPT_MEMDMA_MCPB_CH14_BTP_STATUS0_BTP0_SLOT1_FULL_SHIFT 3
#define BCHP_XPT_MEMDMA_MCPB_CH14_BTP_STATUS0_BTP0_SLOT1_FULL_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH14_BTP_STATUS0 :: BTP0_SLOT0_FULL [02:02] */
#define BCHP_XPT_MEMDMA_MCPB_CH14_BTP_STATUS0_BTP0_SLOT0_FULL_MASK 0x00000004
#define BCHP_XPT_MEMDMA_MCPB_CH14_BTP_STATUS0_BTP0_SLOT0_FULL_SHIFT 2
#define BCHP_XPT_MEMDMA_MCPB_CH14_BTP_STATUS0_BTP0_SLOT0_FULL_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH14_BTP_STATUS0 :: BTP0_SLOT_WR_POINTER [01:01] */
#define BCHP_XPT_MEMDMA_MCPB_CH14_BTP_STATUS0_BTP0_SLOT_WR_POINTER_MASK 0x00000002
#define BCHP_XPT_MEMDMA_MCPB_CH14_BTP_STATUS0_BTP0_SLOT_WR_POINTER_SHIFT 1
#define BCHP_XPT_MEMDMA_MCPB_CH14_BTP_STATUS0_BTP0_SLOT_WR_POINTER_DEFAULT 0x00000001

/* XPT_MEMDMA_MCPB :: CH14_BTP_STATUS0 :: BTP0_SLOT_RD_POINTER [00:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH14_BTP_STATUS0_BTP0_SLOT_RD_POINTER_MASK 0x00000001
#define BCHP_XPT_MEMDMA_MCPB_CH14_BTP_STATUS0_BTP0_SLOT_RD_POINTER_SHIFT 0
#define BCHP_XPT_MEMDMA_MCPB_CH14_BTP_STATUS0_BTP0_SLOT_RD_POINTER_DEFAULT 0x00000000

/***************************************************************************
 *CH15_BTP_STATUS0 - BTP slot status register for channel 15
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: CH15_BTP_STATUS0 :: reserved0 [31:12] */
#define BCHP_XPT_MEMDMA_MCPB_CH15_BTP_STATUS0_reserved0_MASK       0xfffff000
#define BCHP_XPT_MEMDMA_MCPB_CH15_BTP_STATUS0_reserved0_SHIFT      12

/* XPT_MEMDMA_MCPB :: CH15_BTP_STATUS0 :: BTP2_SLOT1_FULL [11:11] */
#define BCHP_XPT_MEMDMA_MCPB_CH15_BTP_STATUS0_BTP2_SLOT1_FULL_MASK 0x00000800
#define BCHP_XPT_MEMDMA_MCPB_CH15_BTP_STATUS0_BTP2_SLOT1_FULL_SHIFT 11
#define BCHP_XPT_MEMDMA_MCPB_CH15_BTP_STATUS0_BTP2_SLOT1_FULL_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH15_BTP_STATUS0 :: BTP2_SLOT0_FULL [10:10] */
#define BCHP_XPT_MEMDMA_MCPB_CH15_BTP_STATUS0_BTP2_SLOT0_FULL_MASK 0x00000400
#define BCHP_XPT_MEMDMA_MCPB_CH15_BTP_STATUS0_BTP2_SLOT0_FULL_SHIFT 10
#define BCHP_XPT_MEMDMA_MCPB_CH15_BTP_STATUS0_BTP2_SLOT0_FULL_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH15_BTP_STATUS0 :: BTP2_SLOT_WR_POINTER [09:09] */
#define BCHP_XPT_MEMDMA_MCPB_CH15_BTP_STATUS0_BTP2_SLOT_WR_POINTER_MASK 0x00000200
#define BCHP_XPT_MEMDMA_MCPB_CH15_BTP_STATUS0_BTP2_SLOT_WR_POINTER_SHIFT 9
#define BCHP_XPT_MEMDMA_MCPB_CH15_BTP_STATUS0_BTP2_SLOT_WR_POINTER_DEFAULT 0x00000001

/* XPT_MEMDMA_MCPB :: CH15_BTP_STATUS0 :: BTP2_SLOT_RD_POINTER [08:08] */
#define BCHP_XPT_MEMDMA_MCPB_CH15_BTP_STATUS0_BTP2_SLOT_RD_POINTER_MASK 0x00000100
#define BCHP_XPT_MEMDMA_MCPB_CH15_BTP_STATUS0_BTP2_SLOT_RD_POINTER_SHIFT 8
#define BCHP_XPT_MEMDMA_MCPB_CH15_BTP_STATUS0_BTP2_SLOT_RD_POINTER_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH15_BTP_STATUS0 :: BTP1_SLOT1_FULL [07:07] */
#define BCHP_XPT_MEMDMA_MCPB_CH15_BTP_STATUS0_BTP1_SLOT1_FULL_MASK 0x00000080
#define BCHP_XPT_MEMDMA_MCPB_CH15_BTP_STATUS0_BTP1_SLOT1_FULL_SHIFT 7
#define BCHP_XPT_MEMDMA_MCPB_CH15_BTP_STATUS0_BTP1_SLOT1_FULL_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH15_BTP_STATUS0 :: BTP1_SLOT0_FULL [06:06] */
#define BCHP_XPT_MEMDMA_MCPB_CH15_BTP_STATUS0_BTP1_SLOT0_FULL_MASK 0x00000040
#define BCHP_XPT_MEMDMA_MCPB_CH15_BTP_STATUS0_BTP1_SLOT0_FULL_SHIFT 6
#define BCHP_XPT_MEMDMA_MCPB_CH15_BTP_STATUS0_BTP1_SLOT0_FULL_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH15_BTP_STATUS0 :: BTP1_SLOT_WR_POINTER [05:05] */
#define BCHP_XPT_MEMDMA_MCPB_CH15_BTP_STATUS0_BTP1_SLOT_WR_POINTER_MASK 0x00000020
#define BCHP_XPT_MEMDMA_MCPB_CH15_BTP_STATUS0_BTP1_SLOT_WR_POINTER_SHIFT 5
#define BCHP_XPT_MEMDMA_MCPB_CH15_BTP_STATUS0_BTP1_SLOT_WR_POINTER_DEFAULT 0x00000001

/* XPT_MEMDMA_MCPB :: CH15_BTP_STATUS0 :: BTP1_SLOT_RD_POINTER [04:04] */
#define BCHP_XPT_MEMDMA_MCPB_CH15_BTP_STATUS0_BTP1_SLOT_RD_POINTER_MASK 0x00000010
#define BCHP_XPT_MEMDMA_MCPB_CH15_BTP_STATUS0_BTP1_SLOT_RD_POINTER_SHIFT 4
#define BCHP_XPT_MEMDMA_MCPB_CH15_BTP_STATUS0_BTP1_SLOT_RD_POINTER_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH15_BTP_STATUS0 :: BTP0_SLOT1_FULL [03:03] */
#define BCHP_XPT_MEMDMA_MCPB_CH15_BTP_STATUS0_BTP0_SLOT1_FULL_MASK 0x00000008
#define BCHP_XPT_MEMDMA_MCPB_CH15_BTP_STATUS0_BTP0_SLOT1_FULL_SHIFT 3
#define BCHP_XPT_MEMDMA_MCPB_CH15_BTP_STATUS0_BTP0_SLOT1_FULL_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH15_BTP_STATUS0 :: BTP0_SLOT0_FULL [02:02] */
#define BCHP_XPT_MEMDMA_MCPB_CH15_BTP_STATUS0_BTP0_SLOT0_FULL_MASK 0x00000004
#define BCHP_XPT_MEMDMA_MCPB_CH15_BTP_STATUS0_BTP0_SLOT0_FULL_SHIFT 2
#define BCHP_XPT_MEMDMA_MCPB_CH15_BTP_STATUS0_BTP0_SLOT0_FULL_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH15_BTP_STATUS0 :: BTP0_SLOT_WR_POINTER [01:01] */
#define BCHP_XPT_MEMDMA_MCPB_CH15_BTP_STATUS0_BTP0_SLOT_WR_POINTER_MASK 0x00000002
#define BCHP_XPT_MEMDMA_MCPB_CH15_BTP_STATUS0_BTP0_SLOT_WR_POINTER_SHIFT 1
#define BCHP_XPT_MEMDMA_MCPB_CH15_BTP_STATUS0_BTP0_SLOT_WR_POINTER_DEFAULT 0x00000001

/* XPT_MEMDMA_MCPB :: CH15_BTP_STATUS0 :: BTP0_SLOT_RD_POINTER [00:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH15_BTP_STATUS0_BTP0_SLOT_RD_POINTER_MASK 0x00000001
#define BCHP_XPT_MEMDMA_MCPB_CH15_BTP_STATUS0_BTP0_SLOT_RD_POINTER_SHIFT 0
#define BCHP_XPT_MEMDMA_MCPB_CH15_BTP_STATUS0_BTP0_SLOT_RD_POINTER_DEFAULT 0x00000000

/***************************************************************************
 *CH16_BTP_STATUS0 - BTP slot status register for channel 16
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: CH16_BTP_STATUS0 :: reserved0 [31:12] */
#define BCHP_XPT_MEMDMA_MCPB_CH16_BTP_STATUS0_reserved0_MASK       0xfffff000
#define BCHP_XPT_MEMDMA_MCPB_CH16_BTP_STATUS0_reserved0_SHIFT      12

/* XPT_MEMDMA_MCPB :: CH16_BTP_STATUS0 :: BTP2_SLOT1_FULL [11:11] */
#define BCHP_XPT_MEMDMA_MCPB_CH16_BTP_STATUS0_BTP2_SLOT1_FULL_MASK 0x00000800
#define BCHP_XPT_MEMDMA_MCPB_CH16_BTP_STATUS0_BTP2_SLOT1_FULL_SHIFT 11
#define BCHP_XPT_MEMDMA_MCPB_CH16_BTP_STATUS0_BTP2_SLOT1_FULL_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH16_BTP_STATUS0 :: BTP2_SLOT0_FULL [10:10] */
#define BCHP_XPT_MEMDMA_MCPB_CH16_BTP_STATUS0_BTP2_SLOT0_FULL_MASK 0x00000400
#define BCHP_XPT_MEMDMA_MCPB_CH16_BTP_STATUS0_BTP2_SLOT0_FULL_SHIFT 10
#define BCHP_XPT_MEMDMA_MCPB_CH16_BTP_STATUS0_BTP2_SLOT0_FULL_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH16_BTP_STATUS0 :: BTP2_SLOT_WR_POINTER [09:09] */
#define BCHP_XPT_MEMDMA_MCPB_CH16_BTP_STATUS0_BTP2_SLOT_WR_POINTER_MASK 0x00000200
#define BCHP_XPT_MEMDMA_MCPB_CH16_BTP_STATUS0_BTP2_SLOT_WR_POINTER_SHIFT 9
#define BCHP_XPT_MEMDMA_MCPB_CH16_BTP_STATUS0_BTP2_SLOT_WR_POINTER_DEFAULT 0x00000001

/* XPT_MEMDMA_MCPB :: CH16_BTP_STATUS0 :: BTP2_SLOT_RD_POINTER [08:08] */
#define BCHP_XPT_MEMDMA_MCPB_CH16_BTP_STATUS0_BTP2_SLOT_RD_POINTER_MASK 0x00000100
#define BCHP_XPT_MEMDMA_MCPB_CH16_BTP_STATUS0_BTP2_SLOT_RD_POINTER_SHIFT 8
#define BCHP_XPT_MEMDMA_MCPB_CH16_BTP_STATUS0_BTP2_SLOT_RD_POINTER_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH16_BTP_STATUS0 :: BTP1_SLOT1_FULL [07:07] */
#define BCHP_XPT_MEMDMA_MCPB_CH16_BTP_STATUS0_BTP1_SLOT1_FULL_MASK 0x00000080
#define BCHP_XPT_MEMDMA_MCPB_CH16_BTP_STATUS0_BTP1_SLOT1_FULL_SHIFT 7
#define BCHP_XPT_MEMDMA_MCPB_CH16_BTP_STATUS0_BTP1_SLOT1_FULL_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH16_BTP_STATUS0 :: BTP1_SLOT0_FULL [06:06] */
#define BCHP_XPT_MEMDMA_MCPB_CH16_BTP_STATUS0_BTP1_SLOT0_FULL_MASK 0x00000040
#define BCHP_XPT_MEMDMA_MCPB_CH16_BTP_STATUS0_BTP1_SLOT0_FULL_SHIFT 6
#define BCHP_XPT_MEMDMA_MCPB_CH16_BTP_STATUS0_BTP1_SLOT0_FULL_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH16_BTP_STATUS0 :: BTP1_SLOT_WR_POINTER [05:05] */
#define BCHP_XPT_MEMDMA_MCPB_CH16_BTP_STATUS0_BTP1_SLOT_WR_POINTER_MASK 0x00000020
#define BCHP_XPT_MEMDMA_MCPB_CH16_BTP_STATUS0_BTP1_SLOT_WR_POINTER_SHIFT 5
#define BCHP_XPT_MEMDMA_MCPB_CH16_BTP_STATUS0_BTP1_SLOT_WR_POINTER_DEFAULT 0x00000001

/* XPT_MEMDMA_MCPB :: CH16_BTP_STATUS0 :: BTP1_SLOT_RD_POINTER [04:04] */
#define BCHP_XPT_MEMDMA_MCPB_CH16_BTP_STATUS0_BTP1_SLOT_RD_POINTER_MASK 0x00000010
#define BCHP_XPT_MEMDMA_MCPB_CH16_BTP_STATUS0_BTP1_SLOT_RD_POINTER_SHIFT 4
#define BCHP_XPT_MEMDMA_MCPB_CH16_BTP_STATUS0_BTP1_SLOT_RD_POINTER_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH16_BTP_STATUS0 :: BTP0_SLOT1_FULL [03:03] */
#define BCHP_XPT_MEMDMA_MCPB_CH16_BTP_STATUS0_BTP0_SLOT1_FULL_MASK 0x00000008
#define BCHP_XPT_MEMDMA_MCPB_CH16_BTP_STATUS0_BTP0_SLOT1_FULL_SHIFT 3
#define BCHP_XPT_MEMDMA_MCPB_CH16_BTP_STATUS0_BTP0_SLOT1_FULL_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH16_BTP_STATUS0 :: BTP0_SLOT0_FULL [02:02] */
#define BCHP_XPT_MEMDMA_MCPB_CH16_BTP_STATUS0_BTP0_SLOT0_FULL_MASK 0x00000004
#define BCHP_XPT_MEMDMA_MCPB_CH16_BTP_STATUS0_BTP0_SLOT0_FULL_SHIFT 2
#define BCHP_XPT_MEMDMA_MCPB_CH16_BTP_STATUS0_BTP0_SLOT0_FULL_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH16_BTP_STATUS0 :: BTP0_SLOT_WR_POINTER [01:01] */
#define BCHP_XPT_MEMDMA_MCPB_CH16_BTP_STATUS0_BTP0_SLOT_WR_POINTER_MASK 0x00000002
#define BCHP_XPT_MEMDMA_MCPB_CH16_BTP_STATUS0_BTP0_SLOT_WR_POINTER_SHIFT 1
#define BCHP_XPT_MEMDMA_MCPB_CH16_BTP_STATUS0_BTP0_SLOT_WR_POINTER_DEFAULT 0x00000001

/* XPT_MEMDMA_MCPB :: CH16_BTP_STATUS0 :: BTP0_SLOT_RD_POINTER [00:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH16_BTP_STATUS0_BTP0_SLOT_RD_POINTER_MASK 0x00000001
#define BCHP_XPT_MEMDMA_MCPB_CH16_BTP_STATUS0_BTP0_SLOT_RD_POINTER_SHIFT 0
#define BCHP_XPT_MEMDMA_MCPB_CH16_BTP_STATUS0_BTP0_SLOT_RD_POINTER_DEFAULT 0x00000000

/***************************************************************************
 *CH17_BTP_STATUS0 - BTP slot status register for channel 17
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: CH17_BTP_STATUS0 :: reserved0 [31:12] */
#define BCHP_XPT_MEMDMA_MCPB_CH17_BTP_STATUS0_reserved0_MASK       0xfffff000
#define BCHP_XPT_MEMDMA_MCPB_CH17_BTP_STATUS0_reserved0_SHIFT      12

/* XPT_MEMDMA_MCPB :: CH17_BTP_STATUS0 :: BTP2_SLOT1_FULL [11:11] */
#define BCHP_XPT_MEMDMA_MCPB_CH17_BTP_STATUS0_BTP2_SLOT1_FULL_MASK 0x00000800
#define BCHP_XPT_MEMDMA_MCPB_CH17_BTP_STATUS0_BTP2_SLOT1_FULL_SHIFT 11
#define BCHP_XPT_MEMDMA_MCPB_CH17_BTP_STATUS0_BTP2_SLOT1_FULL_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH17_BTP_STATUS0 :: BTP2_SLOT0_FULL [10:10] */
#define BCHP_XPT_MEMDMA_MCPB_CH17_BTP_STATUS0_BTP2_SLOT0_FULL_MASK 0x00000400
#define BCHP_XPT_MEMDMA_MCPB_CH17_BTP_STATUS0_BTP2_SLOT0_FULL_SHIFT 10
#define BCHP_XPT_MEMDMA_MCPB_CH17_BTP_STATUS0_BTP2_SLOT0_FULL_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH17_BTP_STATUS0 :: BTP2_SLOT_WR_POINTER [09:09] */
#define BCHP_XPT_MEMDMA_MCPB_CH17_BTP_STATUS0_BTP2_SLOT_WR_POINTER_MASK 0x00000200
#define BCHP_XPT_MEMDMA_MCPB_CH17_BTP_STATUS0_BTP2_SLOT_WR_POINTER_SHIFT 9
#define BCHP_XPT_MEMDMA_MCPB_CH17_BTP_STATUS0_BTP2_SLOT_WR_POINTER_DEFAULT 0x00000001

/* XPT_MEMDMA_MCPB :: CH17_BTP_STATUS0 :: BTP2_SLOT_RD_POINTER [08:08] */
#define BCHP_XPT_MEMDMA_MCPB_CH17_BTP_STATUS0_BTP2_SLOT_RD_POINTER_MASK 0x00000100
#define BCHP_XPT_MEMDMA_MCPB_CH17_BTP_STATUS0_BTP2_SLOT_RD_POINTER_SHIFT 8
#define BCHP_XPT_MEMDMA_MCPB_CH17_BTP_STATUS0_BTP2_SLOT_RD_POINTER_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH17_BTP_STATUS0 :: BTP1_SLOT1_FULL [07:07] */
#define BCHP_XPT_MEMDMA_MCPB_CH17_BTP_STATUS0_BTP1_SLOT1_FULL_MASK 0x00000080
#define BCHP_XPT_MEMDMA_MCPB_CH17_BTP_STATUS0_BTP1_SLOT1_FULL_SHIFT 7
#define BCHP_XPT_MEMDMA_MCPB_CH17_BTP_STATUS0_BTP1_SLOT1_FULL_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH17_BTP_STATUS0 :: BTP1_SLOT0_FULL [06:06] */
#define BCHP_XPT_MEMDMA_MCPB_CH17_BTP_STATUS0_BTP1_SLOT0_FULL_MASK 0x00000040
#define BCHP_XPT_MEMDMA_MCPB_CH17_BTP_STATUS0_BTP1_SLOT0_FULL_SHIFT 6
#define BCHP_XPT_MEMDMA_MCPB_CH17_BTP_STATUS0_BTP1_SLOT0_FULL_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH17_BTP_STATUS0 :: BTP1_SLOT_WR_POINTER [05:05] */
#define BCHP_XPT_MEMDMA_MCPB_CH17_BTP_STATUS0_BTP1_SLOT_WR_POINTER_MASK 0x00000020
#define BCHP_XPT_MEMDMA_MCPB_CH17_BTP_STATUS0_BTP1_SLOT_WR_POINTER_SHIFT 5
#define BCHP_XPT_MEMDMA_MCPB_CH17_BTP_STATUS0_BTP1_SLOT_WR_POINTER_DEFAULT 0x00000001

/* XPT_MEMDMA_MCPB :: CH17_BTP_STATUS0 :: BTP1_SLOT_RD_POINTER [04:04] */
#define BCHP_XPT_MEMDMA_MCPB_CH17_BTP_STATUS0_BTP1_SLOT_RD_POINTER_MASK 0x00000010
#define BCHP_XPT_MEMDMA_MCPB_CH17_BTP_STATUS0_BTP1_SLOT_RD_POINTER_SHIFT 4
#define BCHP_XPT_MEMDMA_MCPB_CH17_BTP_STATUS0_BTP1_SLOT_RD_POINTER_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH17_BTP_STATUS0 :: BTP0_SLOT1_FULL [03:03] */
#define BCHP_XPT_MEMDMA_MCPB_CH17_BTP_STATUS0_BTP0_SLOT1_FULL_MASK 0x00000008
#define BCHP_XPT_MEMDMA_MCPB_CH17_BTP_STATUS0_BTP0_SLOT1_FULL_SHIFT 3
#define BCHP_XPT_MEMDMA_MCPB_CH17_BTP_STATUS0_BTP0_SLOT1_FULL_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH17_BTP_STATUS0 :: BTP0_SLOT0_FULL [02:02] */
#define BCHP_XPT_MEMDMA_MCPB_CH17_BTP_STATUS0_BTP0_SLOT0_FULL_MASK 0x00000004
#define BCHP_XPT_MEMDMA_MCPB_CH17_BTP_STATUS0_BTP0_SLOT0_FULL_SHIFT 2
#define BCHP_XPT_MEMDMA_MCPB_CH17_BTP_STATUS0_BTP0_SLOT0_FULL_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH17_BTP_STATUS0 :: BTP0_SLOT_WR_POINTER [01:01] */
#define BCHP_XPT_MEMDMA_MCPB_CH17_BTP_STATUS0_BTP0_SLOT_WR_POINTER_MASK 0x00000002
#define BCHP_XPT_MEMDMA_MCPB_CH17_BTP_STATUS0_BTP0_SLOT_WR_POINTER_SHIFT 1
#define BCHP_XPT_MEMDMA_MCPB_CH17_BTP_STATUS0_BTP0_SLOT_WR_POINTER_DEFAULT 0x00000001

/* XPT_MEMDMA_MCPB :: CH17_BTP_STATUS0 :: BTP0_SLOT_RD_POINTER [00:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH17_BTP_STATUS0_BTP0_SLOT_RD_POINTER_MASK 0x00000001
#define BCHP_XPT_MEMDMA_MCPB_CH17_BTP_STATUS0_BTP0_SLOT_RD_POINTER_SHIFT 0
#define BCHP_XPT_MEMDMA_MCPB_CH17_BTP_STATUS0_BTP0_SLOT_RD_POINTER_DEFAULT 0x00000000

/***************************************************************************
 *CH18_BTP_STATUS0 - BTP slot status register for channel 18
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: CH18_BTP_STATUS0 :: reserved0 [31:12] */
#define BCHP_XPT_MEMDMA_MCPB_CH18_BTP_STATUS0_reserved0_MASK       0xfffff000
#define BCHP_XPT_MEMDMA_MCPB_CH18_BTP_STATUS0_reserved0_SHIFT      12

/* XPT_MEMDMA_MCPB :: CH18_BTP_STATUS0 :: BTP2_SLOT1_FULL [11:11] */
#define BCHP_XPT_MEMDMA_MCPB_CH18_BTP_STATUS0_BTP2_SLOT1_FULL_MASK 0x00000800
#define BCHP_XPT_MEMDMA_MCPB_CH18_BTP_STATUS0_BTP2_SLOT1_FULL_SHIFT 11
#define BCHP_XPT_MEMDMA_MCPB_CH18_BTP_STATUS0_BTP2_SLOT1_FULL_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH18_BTP_STATUS0 :: BTP2_SLOT0_FULL [10:10] */
#define BCHP_XPT_MEMDMA_MCPB_CH18_BTP_STATUS0_BTP2_SLOT0_FULL_MASK 0x00000400
#define BCHP_XPT_MEMDMA_MCPB_CH18_BTP_STATUS0_BTP2_SLOT0_FULL_SHIFT 10
#define BCHP_XPT_MEMDMA_MCPB_CH18_BTP_STATUS0_BTP2_SLOT0_FULL_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH18_BTP_STATUS0 :: BTP2_SLOT_WR_POINTER [09:09] */
#define BCHP_XPT_MEMDMA_MCPB_CH18_BTP_STATUS0_BTP2_SLOT_WR_POINTER_MASK 0x00000200
#define BCHP_XPT_MEMDMA_MCPB_CH18_BTP_STATUS0_BTP2_SLOT_WR_POINTER_SHIFT 9
#define BCHP_XPT_MEMDMA_MCPB_CH18_BTP_STATUS0_BTP2_SLOT_WR_POINTER_DEFAULT 0x00000001

/* XPT_MEMDMA_MCPB :: CH18_BTP_STATUS0 :: BTP2_SLOT_RD_POINTER [08:08] */
#define BCHP_XPT_MEMDMA_MCPB_CH18_BTP_STATUS0_BTP2_SLOT_RD_POINTER_MASK 0x00000100
#define BCHP_XPT_MEMDMA_MCPB_CH18_BTP_STATUS0_BTP2_SLOT_RD_POINTER_SHIFT 8
#define BCHP_XPT_MEMDMA_MCPB_CH18_BTP_STATUS0_BTP2_SLOT_RD_POINTER_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH18_BTP_STATUS0 :: BTP1_SLOT1_FULL [07:07] */
#define BCHP_XPT_MEMDMA_MCPB_CH18_BTP_STATUS0_BTP1_SLOT1_FULL_MASK 0x00000080
#define BCHP_XPT_MEMDMA_MCPB_CH18_BTP_STATUS0_BTP1_SLOT1_FULL_SHIFT 7
#define BCHP_XPT_MEMDMA_MCPB_CH18_BTP_STATUS0_BTP1_SLOT1_FULL_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH18_BTP_STATUS0 :: BTP1_SLOT0_FULL [06:06] */
#define BCHP_XPT_MEMDMA_MCPB_CH18_BTP_STATUS0_BTP1_SLOT0_FULL_MASK 0x00000040
#define BCHP_XPT_MEMDMA_MCPB_CH18_BTP_STATUS0_BTP1_SLOT0_FULL_SHIFT 6
#define BCHP_XPT_MEMDMA_MCPB_CH18_BTP_STATUS0_BTP1_SLOT0_FULL_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH18_BTP_STATUS0 :: BTP1_SLOT_WR_POINTER [05:05] */
#define BCHP_XPT_MEMDMA_MCPB_CH18_BTP_STATUS0_BTP1_SLOT_WR_POINTER_MASK 0x00000020
#define BCHP_XPT_MEMDMA_MCPB_CH18_BTP_STATUS0_BTP1_SLOT_WR_POINTER_SHIFT 5
#define BCHP_XPT_MEMDMA_MCPB_CH18_BTP_STATUS0_BTP1_SLOT_WR_POINTER_DEFAULT 0x00000001

/* XPT_MEMDMA_MCPB :: CH18_BTP_STATUS0 :: BTP1_SLOT_RD_POINTER [04:04] */
#define BCHP_XPT_MEMDMA_MCPB_CH18_BTP_STATUS0_BTP1_SLOT_RD_POINTER_MASK 0x00000010
#define BCHP_XPT_MEMDMA_MCPB_CH18_BTP_STATUS0_BTP1_SLOT_RD_POINTER_SHIFT 4
#define BCHP_XPT_MEMDMA_MCPB_CH18_BTP_STATUS0_BTP1_SLOT_RD_POINTER_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH18_BTP_STATUS0 :: BTP0_SLOT1_FULL [03:03] */
#define BCHP_XPT_MEMDMA_MCPB_CH18_BTP_STATUS0_BTP0_SLOT1_FULL_MASK 0x00000008
#define BCHP_XPT_MEMDMA_MCPB_CH18_BTP_STATUS0_BTP0_SLOT1_FULL_SHIFT 3
#define BCHP_XPT_MEMDMA_MCPB_CH18_BTP_STATUS0_BTP0_SLOT1_FULL_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH18_BTP_STATUS0 :: BTP0_SLOT0_FULL [02:02] */
#define BCHP_XPT_MEMDMA_MCPB_CH18_BTP_STATUS0_BTP0_SLOT0_FULL_MASK 0x00000004
#define BCHP_XPT_MEMDMA_MCPB_CH18_BTP_STATUS0_BTP0_SLOT0_FULL_SHIFT 2
#define BCHP_XPT_MEMDMA_MCPB_CH18_BTP_STATUS0_BTP0_SLOT0_FULL_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH18_BTP_STATUS0 :: BTP0_SLOT_WR_POINTER [01:01] */
#define BCHP_XPT_MEMDMA_MCPB_CH18_BTP_STATUS0_BTP0_SLOT_WR_POINTER_MASK 0x00000002
#define BCHP_XPT_MEMDMA_MCPB_CH18_BTP_STATUS0_BTP0_SLOT_WR_POINTER_SHIFT 1
#define BCHP_XPT_MEMDMA_MCPB_CH18_BTP_STATUS0_BTP0_SLOT_WR_POINTER_DEFAULT 0x00000001

/* XPT_MEMDMA_MCPB :: CH18_BTP_STATUS0 :: BTP0_SLOT_RD_POINTER [00:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH18_BTP_STATUS0_BTP0_SLOT_RD_POINTER_MASK 0x00000001
#define BCHP_XPT_MEMDMA_MCPB_CH18_BTP_STATUS0_BTP0_SLOT_RD_POINTER_SHIFT 0
#define BCHP_XPT_MEMDMA_MCPB_CH18_BTP_STATUS0_BTP0_SLOT_RD_POINTER_DEFAULT 0x00000000

/***************************************************************************
 *CH19_BTP_STATUS0 - BTP slot status register for channel 19
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: CH19_BTP_STATUS0 :: reserved0 [31:12] */
#define BCHP_XPT_MEMDMA_MCPB_CH19_BTP_STATUS0_reserved0_MASK       0xfffff000
#define BCHP_XPT_MEMDMA_MCPB_CH19_BTP_STATUS0_reserved0_SHIFT      12

/* XPT_MEMDMA_MCPB :: CH19_BTP_STATUS0 :: BTP2_SLOT1_FULL [11:11] */
#define BCHP_XPT_MEMDMA_MCPB_CH19_BTP_STATUS0_BTP2_SLOT1_FULL_MASK 0x00000800
#define BCHP_XPT_MEMDMA_MCPB_CH19_BTP_STATUS0_BTP2_SLOT1_FULL_SHIFT 11
#define BCHP_XPT_MEMDMA_MCPB_CH19_BTP_STATUS0_BTP2_SLOT1_FULL_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH19_BTP_STATUS0 :: BTP2_SLOT0_FULL [10:10] */
#define BCHP_XPT_MEMDMA_MCPB_CH19_BTP_STATUS0_BTP2_SLOT0_FULL_MASK 0x00000400
#define BCHP_XPT_MEMDMA_MCPB_CH19_BTP_STATUS0_BTP2_SLOT0_FULL_SHIFT 10
#define BCHP_XPT_MEMDMA_MCPB_CH19_BTP_STATUS0_BTP2_SLOT0_FULL_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH19_BTP_STATUS0 :: BTP2_SLOT_WR_POINTER [09:09] */
#define BCHP_XPT_MEMDMA_MCPB_CH19_BTP_STATUS0_BTP2_SLOT_WR_POINTER_MASK 0x00000200
#define BCHP_XPT_MEMDMA_MCPB_CH19_BTP_STATUS0_BTP2_SLOT_WR_POINTER_SHIFT 9
#define BCHP_XPT_MEMDMA_MCPB_CH19_BTP_STATUS0_BTP2_SLOT_WR_POINTER_DEFAULT 0x00000001

/* XPT_MEMDMA_MCPB :: CH19_BTP_STATUS0 :: BTP2_SLOT_RD_POINTER [08:08] */
#define BCHP_XPT_MEMDMA_MCPB_CH19_BTP_STATUS0_BTP2_SLOT_RD_POINTER_MASK 0x00000100
#define BCHP_XPT_MEMDMA_MCPB_CH19_BTP_STATUS0_BTP2_SLOT_RD_POINTER_SHIFT 8
#define BCHP_XPT_MEMDMA_MCPB_CH19_BTP_STATUS0_BTP2_SLOT_RD_POINTER_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH19_BTP_STATUS0 :: BTP1_SLOT1_FULL [07:07] */
#define BCHP_XPT_MEMDMA_MCPB_CH19_BTP_STATUS0_BTP1_SLOT1_FULL_MASK 0x00000080
#define BCHP_XPT_MEMDMA_MCPB_CH19_BTP_STATUS0_BTP1_SLOT1_FULL_SHIFT 7
#define BCHP_XPT_MEMDMA_MCPB_CH19_BTP_STATUS0_BTP1_SLOT1_FULL_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH19_BTP_STATUS0 :: BTP1_SLOT0_FULL [06:06] */
#define BCHP_XPT_MEMDMA_MCPB_CH19_BTP_STATUS0_BTP1_SLOT0_FULL_MASK 0x00000040
#define BCHP_XPT_MEMDMA_MCPB_CH19_BTP_STATUS0_BTP1_SLOT0_FULL_SHIFT 6
#define BCHP_XPT_MEMDMA_MCPB_CH19_BTP_STATUS0_BTP1_SLOT0_FULL_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH19_BTP_STATUS0 :: BTP1_SLOT_WR_POINTER [05:05] */
#define BCHP_XPT_MEMDMA_MCPB_CH19_BTP_STATUS0_BTP1_SLOT_WR_POINTER_MASK 0x00000020
#define BCHP_XPT_MEMDMA_MCPB_CH19_BTP_STATUS0_BTP1_SLOT_WR_POINTER_SHIFT 5
#define BCHP_XPT_MEMDMA_MCPB_CH19_BTP_STATUS0_BTP1_SLOT_WR_POINTER_DEFAULT 0x00000001

/* XPT_MEMDMA_MCPB :: CH19_BTP_STATUS0 :: BTP1_SLOT_RD_POINTER [04:04] */
#define BCHP_XPT_MEMDMA_MCPB_CH19_BTP_STATUS0_BTP1_SLOT_RD_POINTER_MASK 0x00000010
#define BCHP_XPT_MEMDMA_MCPB_CH19_BTP_STATUS0_BTP1_SLOT_RD_POINTER_SHIFT 4
#define BCHP_XPT_MEMDMA_MCPB_CH19_BTP_STATUS0_BTP1_SLOT_RD_POINTER_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH19_BTP_STATUS0 :: BTP0_SLOT1_FULL [03:03] */
#define BCHP_XPT_MEMDMA_MCPB_CH19_BTP_STATUS0_BTP0_SLOT1_FULL_MASK 0x00000008
#define BCHP_XPT_MEMDMA_MCPB_CH19_BTP_STATUS0_BTP0_SLOT1_FULL_SHIFT 3
#define BCHP_XPT_MEMDMA_MCPB_CH19_BTP_STATUS0_BTP0_SLOT1_FULL_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH19_BTP_STATUS0 :: BTP0_SLOT0_FULL [02:02] */
#define BCHP_XPT_MEMDMA_MCPB_CH19_BTP_STATUS0_BTP0_SLOT0_FULL_MASK 0x00000004
#define BCHP_XPT_MEMDMA_MCPB_CH19_BTP_STATUS0_BTP0_SLOT0_FULL_SHIFT 2
#define BCHP_XPT_MEMDMA_MCPB_CH19_BTP_STATUS0_BTP0_SLOT0_FULL_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH19_BTP_STATUS0 :: BTP0_SLOT_WR_POINTER [01:01] */
#define BCHP_XPT_MEMDMA_MCPB_CH19_BTP_STATUS0_BTP0_SLOT_WR_POINTER_MASK 0x00000002
#define BCHP_XPT_MEMDMA_MCPB_CH19_BTP_STATUS0_BTP0_SLOT_WR_POINTER_SHIFT 1
#define BCHP_XPT_MEMDMA_MCPB_CH19_BTP_STATUS0_BTP0_SLOT_WR_POINTER_DEFAULT 0x00000001

/* XPT_MEMDMA_MCPB :: CH19_BTP_STATUS0 :: BTP0_SLOT_RD_POINTER [00:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH19_BTP_STATUS0_BTP0_SLOT_RD_POINTER_MASK 0x00000001
#define BCHP_XPT_MEMDMA_MCPB_CH19_BTP_STATUS0_BTP0_SLOT_RD_POINTER_SHIFT 0
#define BCHP_XPT_MEMDMA_MCPB_CH19_BTP_STATUS0_BTP0_SLOT_RD_POINTER_DEFAULT 0x00000000

/***************************************************************************
 *CH20_BTP_STATUS0 - BTP slot status register for channel 20
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: CH20_BTP_STATUS0 :: reserved0 [31:12] */
#define BCHP_XPT_MEMDMA_MCPB_CH20_BTP_STATUS0_reserved0_MASK       0xfffff000
#define BCHP_XPT_MEMDMA_MCPB_CH20_BTP_STATUS0_reserved0_SHIFT      12

/* XPT_MEMDMA_MCPB :: CH20_BTP_STATUS0 :: BTP2_SLOT1_FULL [11:11] */
#define BCHP_XPT_MEMDMA_MCPB_CH20_BTP_STATUS0_BTP2_SLOT1_FULL_MASK 0x00000800
#define BCHP_XPT_MEMDMA_MCPB_CH20_BTP_STATUS0_BTP2_SLOT1_FULL_SHIFT 11
#define BCHP_XPT_MEMDMA_MCPB_CH20_BTP_STATUS0_BTP2_SLOT1_FULL_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH20_BTP_STATUS0 :: BTP2_SLOT0_FULL [10:10] */
#define BCHP_XPT_MEMDMA_MCPB_CH20_BTP_STATUS0_BTP2_SLOT0_FULL_MASK 0x00000400
#define BCHP_XPT_MEMDMA_MCPB_CH20_BTP_STATUS0_BTP2_SLOT0_FULL_SHIFT 10
#define BCHP_XPT_MEMDMA_MCPB_CH20_BTP_STATUS0_BTP2_SLOT0_FULL_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH20_BTP_STATUS0 :: BTP2_SLOT_WR_POINTER [09:09] */
#define BCHP_XPT_MEMDMA_MCPB_CH20_BTP_STATUS0_BTP2_SLOT_WR_POINTER_MASK 0x00000200
#define BCHP_XPT_MEMDMA_MCPB_CH20_BTP_STATUS0_BTP2_SLOT_WR_POINTER_SHIFT 9
#define BCHP_XPT_MEMDMA_MCPB_CH20_BTP_STATUS0_BTP2_SLOT_WR_POINTER_DEFAULT 0x00000001

/* XPT_MEMDMA_MCPB :: CH20_BTP_STATUS0 :: BTP2_SLOT_RD_POINTER [08:08] */
#define BCHP_XPT_MEMDMA_MCPB_CH20_BTP_STATUS0_BTP2_SLOT_RD_POINTER_MASK 0x00000100
#define BCHP_XPT_MEMDMA_MCPB_CH20_BTP_STATUS0_BTP2_SLOT_RD_POINTER_SHIFT 8
#define BCHP_XPT_MEMDMA_MCPB_CH20_BTP_STATUS0_BTP2_SLOT_RD_POINTER_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH20_BTP_STATUS0 :: BTP1_SLOT1_FULL [07:07] */
#define BCHP_XPT_MEMDMA_MCPB_CH20_BTP_STATUS0_BTP1_SLOT1_FULL_MASK 0x00000080
#define BCHP_XPT_MEMDMA_MCPB_CH20_BTP_STATUS0_BTP1_SLOT1_FULL_SHIFT 7
#define BCHP_XPT_MEMDMA_MCPB_CH20_BTP_STATUS0_BTP1_SLOT1_FULL_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH20_BTP_STATUS0 :: BTP1_SLOT0_FULL [06:06] */
#define BCHP_XPT_MEMDMA_MCPB_CH20_BTP_STATUS0_BTP1_SLOT0_FULL_MASK 0x00000040
#define BCHP_XPT_MEMDMA_MCPB_CH20_BTP_STATUS0_BTP1_SLOT0_FULL_SHIFT 6
#define BCHP_XPT_MEMDMA_MCPB_CH20_BTP_STATUS0_BTP1_SLOT0_FULL_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH20_BTP_STATUS0 :: BTP1_SLOT_WR_POINTER [05:05] */
#define BCHP_XPT_MEMDMA_MCPB_CH20_BTP_STATUS0_BTP1_SLOT_WR_POINTER_MASK 0x00000020
#define BCHP_XPT_MEMDMA_MCPB_CH20_BTP_STATUS0_BTP1_SLOT_WR_POINTER_SHIFT 5
#define BCHP_XPT_MEMDMA_MCPB_CH20_BTP_STATUS0_BTP1_SLOT_WR_POINTER_DEFAULT 0x00000001

/* XPT_MEMDMA_MCPB :: CH20_BTP_STATUS0 :: BTP1_SLOT_RD_POINTER [04:04] */
#define BCHP_XPT_MEMDMA_MCPB_CH20_BTP_STATUS0_BTP1_SLOT_RD_POINTER_MASK 0x00000010
#define BCHP_XPT_MEMDMA_MCPB_CH20_BTP_STATUS0_BTP1_SLOT_RD_POINTER_SHIFT 4
#define BCHP_XPT_MEMDMA_MCPB_CH20_BTP_STATUS0_BTP1_SLOT_RD_POINTER_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH20_BTP_STATUS0 :: BTP0_SLOT1_FULL [03:03] */
#define BCHP_XPT_MEMDMA_MCPB_CH20_BTP_STATUS0_BTP0_SLOT1_FULL_MASK 0x00000008
#define BCHP_XPT_MEMDMA_MCPB_CH20_BTP_STATUS0_BTP0_SLOT1_FULL_SHIFT 3
#define BCHP_XPT_MEMDMA_MCPB_CH20_BTP_STATUS0_BTP0_SLOT1_FULL_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH20_BTP_STATUS0 :: BTP0_SLOT0_FULL [02:02] */
#define BCHP_XPT_MEMDMA_MCPB_CH20_BTP_STATUS0_BTP0_SLOT0_FULL_MASK 0x00000004
#define BCHP_XPT_MEMDMA_MCPB_CH20_BTP_STATUS0_BTP0_SLOT0_FULL_SHIFT 2
#define BCHP_XPT_MEMDMA_MCPB_CH20_BTP_STATUS0_BTP0_SLOT0_FULL_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH20_BTP_STATUS0 :: BTP0_SLOT_WR_POINTER [01:01] */
#define BCHP_XPT_MEMDMA_MCPB_CH20_BTP_STATUS0_BTP0_SLOT_WR_POINTER_MASK 0x00000002
#define BCHP_XPT_MEMDMA_MCPB_CH20_BTP_STATUS0_BTP0_SLOT_WR_POINTER_SHIFT 1
#define BCHP_XPT_MEMDMA_MCPB_CH20_BTP_STATUS0_BTP0_SLOT_WR_POINTER_DEFAULT 0x00000001

/* XPT_MEMDMA_MCPB :: CH20_BTP_STATUS0 :: BTP0_SLOT_RD_POINTER [00:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH20_BTP_STATUS0_BTP0_SLOT_RD_POINTER_MASK 0x00000001
#define BCHP_XPT_MEMDMA_MCPB_CH20_BTP_STATUS0_BTP0_SLOT_RD_POINTER_SHIFT 0
#define BCHP_XPT_MEMDMA_MCPB_CH20_BTP_STATUS0_BTP0_SLOT_RD_POINTER_DEFAULT 0x00000000

/***************************************************************************
 *CH21_BTP_STATUS0 - BTP slot status register for channel 21
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: CH21_BTP_STATUS0 :: reserved0 [31:12] */
#define BCHP_XPT_MEMDMA_MCPB_CH21_BTP_STATUS0_reserved0_MASK       0xfffff000
#define BCHP_XPT_MEMDMA_MCPB_CH21_BTP_STATUS0_reserved0_SHIFT      12

/* XPT_MEMDMA_MCPB :: CH21_BTP_STATUS0 :: BTP2_SLOT1_FULL [11:11] */
#define BCHP_XPT_MEMDMA_MCPB_CH21_BTP_STATUS0_BTP2_SLOT1_FULL_MASK 0x00000800
#define BCHP_XPT_MEMDMA_MCPB_CH21_BTP_STATUS0_BTP2_SLOT1_FULL_SHIFT 11
#define BCHP_XPT_MEMDMA_MCPB_CH21_BTP_STATUS0_BTP2_SLOT1_FULL_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH21_BTP_STATUS0 :: BTP2_SLOT0_FULL [10:10] */
#define BCHP_XPT_MEMDMA_MCPB_CH21_BTP_STATUS0_BTP2_SLOT0_FULL_MASK 0x00000400
#define BCHP_XPT_MEMDMA_MCPB_CH21_BTP_STATUS0_BTP2_SLOT0_FULL_SHIFT 10
#define BCHP_XPT_MEMDMA_MCPB_CH21_BTP_STATUS0_BTP2_SLOT0_FULL_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH21_BTP_STATUS0 :: BTP2_SLOT_WR_POINTER [09:09] */
#define BCHP_XPT_MEMDMA_MCPB_CH21_BTP_STATUS0_BTP2_SLOT_WR_POINTER_MASK 0x00000200
#define BCHP_XPT_MEMDMA_MCPB_CH21_BTP_STATUS0_BTP2_SLOT_WR_POINTER_SHIFT 9
#define BCHP_XPT_MEMDMA_MCPB_CH21_BTP_STATUS0_BTP2_SLOT_WR_POINTER_DEFAULT 0x00000001

/* XPT_MEMDMA_MCPB :: CH21_BTP_STATUS0 :: BTP2_SLOT_RD_POINTER [08:08] */
#define BCHP_XPT_MEMDMA_MCPB_CH21_BTP_STATUS0_BTP2_SLOT_RD_POINTER_MASK 0x00000100
#define BCHP_XPT_MEMDMA_MCPB_CH21_BTP_STATUS0_BTP2_SLOT_RD_POINTER_SHIFT 8
#define BCHP_XPT_MEMDMA_MCPB_CH21_BTP_STATUS0_BTP2_SLOT_RD_POINTER_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH21_BTP_STATUS0 :: BTP1_SLOT1_FULL [07:07] */
#define BCHP_XPT_MEMDMA_MCPB_CH21_BTP_STATUS0_BTP1_SLOT1_FULL_MASK 0x00000080
#define BCHP_XPT_MEMDMA_MCPB_CH21_BTP_STATUS0_BTP1_SLOT1_FULL_SHIFT 7
#define BCHP_XPT_MEMDMA_MCPB_CH21_BTP_STATUS0_BTP1_SLOT1_FULL_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH21_BTP_STATUS0 :: BTP1_SLOT0_FULL [06:06] */
#define BCHP_XPT_MEMDMA_MCPB_CH21_BTP_STATUS0_BTP1_SLOT0_FULL_MASK 0x00000040
#define BCHP_XPT_MEMDMA_MCPB_CH21_BTP_STATUS0_BTP1_SLOT0_FULL_SHIFT 6
#define BCHP_XPT_MEMDMA_MCPB_CH21_BTP_STATUS0_BTP1_SLOT0_FULL_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH21_BTP_STATUS0 :: BTP1_SLOT_WR_POINTER [05:05] */
#define BCHP_XPT_MEMDMA_MCPB_CH21_BTP_STATUS0_BTP1_SLOT_WR_POINTER_MASK 0x00000020
#define BCHP_XPT_MEMDMA_MCPB_CH21_BTP_STATUS0_BTP1_SLOT_WR_POINTER_SHIFT 5
#define BCHP_XPT_MEMDMA_MCPB_CH21_BTP_STATUS0_BTP1_SLOT_WR_POINTER_DEFAULT 0x00000001

/* XPT_MEMDMA_MCPB :: CH21_BTP_STATUS0 :: BTP1_SLOT_RD_POINTER [04:04] */
#define BCHP_XPT_MEMDMA_MCPB_CH21_BTP_STATUS0_BTP1_SLOT_RD_POINTER_MASK 0x00000010
#define BCHP_XPT_MEMDMA_MCPB_CH21_BTP_STATUS0_BTP1_SLOT_RD_POINTER_SHIFT 4
#define BCHP_XPT_MEMDMA_MCPB_CH21_BTP_STATUS0_BTP1_SLOT_RD_POINTER_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH21_BTP_STATUS0 :: BTP0_SLOT1_FULL [03:03] */
#define BCHP_XPT_MEMDMA_MCPB_CH21_BTP_STATUS0_BTP0_SLOT1_FULL_MASK 0x00000008
#define BCHP_XPT_MEMDMA_MCPB_CH21_BTP_STATUS0_BTP0_SLOT1_FULL_SHIFT 3
#define BCHP_XPT_MEMDMA_MCPB_CH21_BTP_STATUS0_BTP0_SLOT1_FULL_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH21_BTP_STATUS0 :: BTP0_SLOT0_FULL [02:02] */
#define BCHP_XPT_MEMDMA_MCPB_CH21_BTP_STATUS0_BTP0_SLOT0_FULL_MASK 0x00000004
#define BCHP_XPT_MEMDMA_MCPB_CH21_BTP_STATUS0_BTP0_SLOT0_FULL_SHIFT 2
#define BCHP_XPT_MEMDMA_MCPB_CH21_BTP_STATUS0_BTP0_SLOT0_FULL_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH21_BTP_STATUS0 :: BTP0_SLOT_WR_POINTER [01:01] */
#define BCHP_XPT_MEMDMA_MCPB_CH21_BTP_STATUS0_BTP0_SLOT_WR_POINTER_MASK 0x00000002
#define BCHP_XPT_MEMDMA_MCPB_CH21_BTP_STATUS0_BTP0_SLOT_WR_POINTER_SHIFT 1
#define BCHP_XPT_MEMDMA_MCPB_CH21_BTP_STATUS0_BTP0_SLOT_WR_POINTER_DEFAULT 0x00000001

/* XPT_MEMDMA_MCPB :: CH21_BTP_STATUS0 :: BTP0_SLOT_RD_POINTER [00:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH21_BTP_STATUS0_BTP0_SLOT_RD_POINTER_MASK 0x00000001
#define BCHP_XPT_MEMDMA_MCPB_CH21_BTP_STATUS0_BTP0_SLOT_RD_POINTER_SHIFT 0
#define BCHP_XPT_MEMDMA_MCPB_CH21_BTP_STATUS0_BTP0_SLOT_RD_POINTER_DEFAULT 0x00000000

/***************************************************************************
 *CH22_BTP_STATUS0 - BTP slot status register for channel 22
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: CH22_BTP_STATUS0 :: reserved0 [31:12] */
#define BCHP_XPT_MEMDMA_MCPB_CH22_BTP_STATUS0_reserved0_MASK       0xfffff000
#define BCHP_XPT_MEMDMA_MCPB_CH22_BTP_STATUS0_reserved0_SHIFT      12

/* XPT_MEMDMA_MCPB :: CH22_BTP_STATUS0 :: BTP2_SLOT1_FULL [11:11] */
#define BCHP_XPT_MEMDMA_MCPB_CH22_BTP_STATUS0_BTP2_SLOT1_FULL_MASK 0x00000800
#define BCHP_XPT_MEMDMA_MCPB_CH22_BTP_STATUS0_BTP2_SLOT1_FULL_SHIFT 11
#define BCHP_XPT_MEMDMA_MCPB_CH22_BTP_STATUS0_BTP2_SLOT1_FULL_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH22_BTP_STATUS0 :: BTP2_SLOT0_FULL [10:10] */
#define BCHP_XPT_MEMDMA_MCPB_CH22_BTP_STATUS0_BTP2_SLOT0_FULL_MASK 0x00000400
#define BCHP_XPT_MEMDMA_MCPB_CH22_BTP_STATUS0_BTP2_SLOT0_FULL_SHIFT 10
#define BCHP_XPT_MEMDMA_MCPB_CH22_BTP_STATUS0_BTP2_SLOT0_FULL_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH22_BTP_STATUS0 :: BTP2_SLOT_WR_POINTER [09:09] */
#define BCHP_XPT_MEMDMA_MCPB_CH22_BTP_STATUS0_BTP2_SLOT_WR_POINTER_MASK 0x00000200
#define BCHP_XPT_MEMDMA_MCPB_CH22_BTP_STATUS0_BTP2_SLOT_WR_POINTER_SHIFT 9
#define BCHP_XPT_MEMDMA_MCPB_CH22_BTP_STATUS0_BTP2_SLOT_WR_POINTER_DEFAULT 0x00000001

/* XPT_MEMDMA_MCPB :: CH22_BTP_STATUS0 :: BTP2_SLOT_RD_POINTER [08:08] */
#define BCHP_XPT_MEMDMA_MCPB_CH22_BTP_STATUS0_BTP2_SLOT_RD_POINTER_MASK 0x00000100
#define BCHP_XPT_MEMDMA_MCPB_CH22_BTP_STATUS0_BTP2_SLOT_RD_POINTER_SHIFT 8
#define BCHP_XPT_MEMDMA_MCPB_CH22_BTP_STATUS0_BTP2_SLOT_RD_POINTER_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH22_BTP_STATUS0 :: BTP1_SLOT1_FULL [07:07] */
#define BCHP_XPT_MEMDMA_MCPB_CH22_BTP_STATUS0_BTP1_SLOT1_FULL_MASK 0x00000080
#define BCHP_XPT_MEMDMA_MCPB_CH22_BTP_STATUS0_BTP1_SLOT1_FULL_SHIFT 7
#define BCHP_XPT_MEMDMA_MCPB_CH22_BTP_STATUS0_BTP1_SLOT1_FULL_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH22_BTP_STATUS0 :: BTP1_SLOT0_FULL [06:06] */
#define BCHP_XPT_MEMDMA_MCPB_CH22_BTP_STATUS0_BTP1_SLOT0_FULL_MASK 0x00000040
#define BCHP_XPT_MEMDMA_MCPB_CH22_BTP_STATUS0_BTP1_SLOT0_FULL_SHIFT 6
#define BCHP_XPT_MEMDMA_MCPB_CH22_BTP_STATUS0_BTP1_SLOT0_FULL_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH22_BTP_STATUS0 :: BTP1_SLOT_WR_POINTER [05:05] */
#define BCHP_XPT_MEMDMA_MCPB_CH22_BTP_STATUS0_BTP1_SLOT_WR_POINTER_MASK 0x00000020
#define BCHP_XPT_MEMDMA_MCPB_CH22_BTP_STATUS0_BTP1_SLOT_WR_POINTER_SHIFT 5
#define BCHP_XPT_MEMDMA_MCPB_CH22_BTP_STATUS0_BTP1_SLOT_WR_POINTER_DEFAULT 0x00000001

/* XPT_MEMDMA_MCPB :: CH22_BTP_STATUS0 :: BTP1_SLOT_RD_POINTER [04:04] */
#define BCHP_XPT_MEMDMA_MCPB_CH22_BTP_STATUS0_BTP1_SLOT_RD_POINTER_MASK 0x00000010
#define BCHP_XPT_MEMDMA_MCPB_CH22_BTP_STATUS0_BTP1_SLOT_RD_POINTER_SHIFT 4
#define BCHP_XPT_MEMDMA_MCPB_CH22_BTP_STATUS0_BTP1_SLOT_RD_POINTER_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH22_BTP_STATUS0 :: BTP0_SLOT1_FULL [03:03] */
#define BCHP_XPT_MEMDMA_MCPB_CH22_BTP_STATUS0_BTP0_SLOT1_FULL_MASK 0x00000008
#define BCHP_XPT_MEMDMA_MCPB_CH22_BTP_STATUS0_BTP0_SLOT1_FULL_SHIFT 3
#define BCHP_XPT_MEMDMA_MCPB_CH22_BTP_STATUS0_BTP0_SLOT1_FULL_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH22_BTP_STATUS0 :: BTP0_SLOT0_FULL [02:02] */
#define BCHP_XPT_MEMDMA_MCPB_CH22_BTP_STATUS0_BTP0_SLOT0_FULL_MASK 0x00000004
#define BCHP_XPT_MEMDMA_MCPB_CH22_BTP_STATUS0_BTP0_SLOT0_FULL_SHIFT 2
#define BCHP_XPT_MEMDMA_MCPB_CH22_BTP_STATUS0_BTP0_SLOT0_FULL_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH22_BTP_STATUS0 :: BTP0_SLOT_WR_POINTER [01:01] */
#define BCHP_XPT_MEMDMA_MCPB_CH22_BTP_STATUS0_BTP0_SLOT_WR_POINTER_MASK 0x00000002
#define BCHP_XPT_MEMDMA_MCPB_CH22_BTP_STATUS0_BTP0_SLOT_WR_POINTER_SHIFT 1
#define BCHP_XPT_MEMDMA_MCPB_CH22_BTP_STATUS0_BTP0_SLOT_WR_POINTER_DEFAULT 0x00000001

/* XPT_MEMDMA_MCPB :: CH22_BTP_STATUS0 :: BTP0_SLOT_RD_POINTER [00:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH22_BTP_STATUS0_BTP0_SLOT_RD_POINTER_MASK 0x00000001
#define BCHP_XPT_MEMDMA_MCPB_CH22_BTP_STATUS0_BTP0_SLOT_RD_POINTER_SHIFT 0
#define BCHP_XPT_MEMDMA_MCPB_CH22_BTP_STATUS0_BTP0_SLOT_RD_POINTER_DEFAULT 0x00000000

/***************************************************************************
 *CH23_BTP_STATUS0 - BTP slot status register for channel 23
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: CH23_BTP_STATUS0 :: reserved0 [31:12] */
#define BCHP_XPT_MEMDMA_MCPB_CH23_BTP_STATUS0_reserved0_MASK       0xfffff000
#define BCHP_XPT_MEMDMA_MCPB_CH23_BTP_STATUS0_reserved0_SHIFT      12

/* XPT_MEMDMA_MCPB :: CH23_BTP_STATUS0 :: BTP2_SLOT1_FULL [11:11] */
#define BCHP_XPT_MEMDMA_MCPB_CH23_BTP_STATUS0_BTP2_SLOT1_FULL_MASK 0x00000800
#define BCHP_XPT_MEMDMA_MCPB_CH23_BTP_STATUS0_BTP2_SLOT1_FULL_SHIFT 11
#define BCHP_XPT_MEMDMA_MCPB_CH23_BTP_STATUS0_BTP2_SLOT1_FULL_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH23_BTP_STATUS0 :: BTP2_SLOT0_FULL [10:10] */
#define BCHP_XPT_MEMDMA_MCPB_CH23_BTP_STATUS0_BTP2_SLOT0_FULL_MASK 0x00000400
#define BCHP_XPT_MEMDMA_MCPB_CH23_BTP_STATUS0_BTP2_SLOT0_FULL_SHIFT 10
#define BCHP_XPT_MEMDMA_MCPB_CH23_BTP_STATUS0_BTP2_SLOT0_FULL_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH23_BTP_STATUS0 :: BTP2_SLOT_WR_POINTER [09:09] */
#define BCHP_XPT_MEMDMA_MCPB_CH23_BTP_STATUS0_BTP2_SLOT_WR_POINTER_MASK 0x00000200
#define BCHP_XPT_MEMDMA_MCPB_CH23_BTP_STATUS0_BTP2_SLOT_WR_POINTER_SHIFT 9
#define BCHP_XPT_MEMDMA_MCPB_CH23_BTP_STATUS0_BTP2_SLOT_WR_POINTER_DEFAULT 0x00000001

/* XPT_MEMDMA_MCPB :: CH23_BTP_STATUS0 :: BTP2_SLOT_RD_POINTER [08:08] */
#define BCHP_XPT_MEMDMA_MCPB_CH23_BTP_STATUS0_BTP2_SLOT_RD_POINTER_MASK 0x00000100
#define BCHP_XPT_MEMDMA_MCPB_CH23_BTP_STATUS0_BTP2_SLOT_RD_POINTER_SHIFT 8
#define BCHP_XPT_MEMDMA_MCPB_CH23_BTP_STATUS0_BTP2_SLOT_RD_POINTER_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH23_BTP_STATUS0 :: BTP1_SLOT1_FULL [07:07] */
#define BCHP_XPT_MEMDMA_MCPB_CH23_BTP_STATUS0_BTP1_SLOT1_FULL_MASK 0x00000080
#define BCHP_XPT_MEMDMA_MCPB_CH23_BTP_STATUS0_BTP1_SLOT1_FULL_SHIFT 7
#define BCHP_XPT_MEMDMA_MCPB_CH23_BTP_STATUS0_BTP1_SLOT1_FULL_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH23_BTP_STATUS0 :: BTP1_SLOT0_FULL [06:06] */
#define BCHP_XPT_MEMDMA_MCPB_CH23_BTP_STATUS0_BTP1_SLOT0_FULL_MASK 0x00000040
#define BCHP_XPT_MEMDMA_MCPB_CH23_BTP_STATUS0_BTP1_SLOT0_FULL_SHIFT 6
#define BCHP_XPT_MEMDMA_MCPB_CH23_BTP_STATUS0_BTP1_SLOT0_FULL_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH23_BTP_STATUS0 :: BTP1_SLOT_WR_POINTER [05:05] */
#define BCHP_XPT_MEMDMA_MCPB_CH23_BTP_STATUS0_BTP1_SLOT_WR_POINTER_MASK 0x00000020
#define BCHP_XPT_MEMDMA_MCPB_CH23_BTP_STATUS0_BTP1_SLOT_WR_POINTER_SHIFT 5
#define BCHP_XPT_MEMDMA_MCPB_CH23_BTP_STATUS0_BTP1_SLOT_WR_POINTER_DEFAULT 0x00000001

/* XPT_MEMDMA_MCPB :: CH23_BTP_STATUS0 :: BTP1_SLOT_RD_POINTER [04:04] */
#define BCHP_XPT_MEMDMA_MCPB_CH23_BTP_STATUS0_BTP1_SLOT_RD_POINTER_MASK 0x00000010
#define BCHP_XPT_MEMDMA_MCPB_CH23_BTP_STATUS0_BTP1_SLOT_RD_POINTER_SHIFT 4
#define BCHP_XPT_MEMDMA_MCPB_CH23_BTP_STATUS0_BTP1_SLOT_RD_POINTER_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH23_BTP_STATUS0 :: BTP0_SLOT1_FULL [03:03] */
#define BCHP_XPT_MEMDMA_MCPB_CH23_BTP_STATUS0_BTP0_SLOT1_FULL_MASK 0x00000008
#define BCHP_XPT_MEMDMA_MCPB_CH23_BTP_STATUS0_BTP0_SLOT1_FULL_SHIFT 3
#define BCHP_XPT_MEMDMA_MCPB_CH23_BTP_STATUS0_BTP0_SLOT1_FULL_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH23_BTP_STATUS0 :: BTP0_SLOT0_FULL [02:02] */
#define BCHP_XPT_MEMDMA_MCPB_CH23_BTP_STATUS0_BTP0_SLOT0_FULL_MASK 0x00000004
#define BCHP_XPT_MEMDMA_MCPB_CH23_BTP_STATUS0_BTP0_SLOT0_FULL_SHIFT 2
#define BCHP_XPT_MEMDMA_MCPB_CH23_BTP_STATUS0_BTP0_SLOT0_FULL_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH23_BTP_STATUS0 :: BTP0_SLOT_WR_POINTER [01:01] */
#define BCHP_XPT_MEMDMA_MCPB_CH23_BTP_STATUS0_BTP0_SLOT_WR_POINTER_MASK 0x00000002
#define BCHP_XPT_MEMDMA_MCPB_CH23_BTP_STATUS0_BTP0_SLOT_WR_POINTER_SHIFT 1
#define BCHP_XPT_MEMDMA_MCPB_CH23_BTP_STATUS0_BTP0_SLOT_WR_POINTER_DEFAULT 0x00000001

/* XPT_MEMDMA_MCPB :: CH23_BTP_STATUS0 :: BTP0_SLOT_RD_POINTER [00:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH23_BTP_STATUS0_BTP0_SLOT_RD_POINTER_MASK 0x00000001
#define BCHP_XPT_MEMDMA_MCPB_CH23_BTP_STATUS0_BTP0_SLOT_RD_POINTER_SHIFT 0
#define BCHP_XPT_MEMDMA_MCPB_CH23_BTP_STATUS0_BTP0_SLOT_RD_POINTER_DEFAULT 0x00000000

/***************************************************************************
 *CH24_BTP_STATUS0 - BTP slot status register for channel 24
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: CH24_BTP_STATUS0 :: reserved0 [31:12] */
#define BCHP_XPT_MEMDMA_MCPB_CH24_BTP_STATUS0_reserved0_MASK       0xfffff000
#define BCHP_XPT_MEMDMA_MCPB_CH24_BTP_STATUS0_reserved0_SHIFT      12

/* XPT_MEMDMA_MCPB :: CH24_BTP_STATUS0 :: BTP2_SLOT1_FULL [11:11] */
#define BCHP_XPT_MEMDMA_MCPB_CH24_BTP_STATUS0_BTP2_SLOT1_FULL_MASK 0x00000800
#define BCHP_XPT_MEMDMA_MCPB_CH24_BTP_STATUS0_BTP2_SLOT1_FULL_SHIFT 11
#define BCHP_XPT_MEMDMA_MCPB_CH24_BTP_STATUS0_BTP2_SLOT1_FULL_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH24_BTP_STATUS0 :: BTP2_SLOT0_FULL [10:10] */
#define BCHP_XPT_MEMDMA_MCPB_CH24_BTP_STATUS0_BTP2_SLOT0_FULL_MASK 0x00000400
#define BCHP_XPT_MEMDMA_MCPB_CH24_BTP_STATUS0_BTP2_SLOT0_FULL_SHIFT 10
#define BCHP_XPT_MEMDMA_MCPB_CH24_BTP_STATUS0_BTP2_SLOT0_FULL_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH24_BTP_STATUS0 :: BTP2_SLOT_WR_POINTER [09:09] */
#define BCHP_XPT_MEMDMA_MCPB_CH24_BTP_STATUS0_BTP2_SLOT_WR_POINTER_MASK 0x00000200
#define BCHP_XPT_MEMDMA_MCPB_CH24_BTP_STATUS0_BTP2_SLOT_WR_POINTER_SHIFT 9
#define BCHP_XPT_MEMDMA_MCPB_CH24_BTP_STATUS0_BTP2_SLOT_WR_POINTER_DEFAULT 0x00000001

/* XPT_MEMDMA_MCPB :: CH24_BTP_STATUS0 :: BTP2_SLOT_RD_POINTER [08:08] */
#define BCHP_XPT_MEMDMA_MCPB_CH24_BTP_STATUS0_BTP2_SLOT_RD_POINTER_MASK 0x00000100
#define BCHP_XPT_MEMDMA_MCPB_CH24_BTP_STATUS0_BTP2_SLOT_RD_POINTER_SHIFT 8
#define BCHP_XPT_MEMDMA_MCPB_CH24_BTP_STATUS0_BTP2_SLOT_RD_POINTER_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH24_BTP_STATUS0 :: BTP1_SLOT1_FULL [07:07] */
#define BCHP_XPT_MEMDMA_MCPB_CH24_BTP_STATUS0_BTP1_SLOT1_FULL_MASK 0x00000080
#define BCHP_XPT_MEMDMA_MCPB_CH24_BTP_STATUS0_BTP1_SLOT1_FULL_SHIFT 7
#define BCHP_XPT_MEMDMA_MCPB_CH24_BTP_STATUS0_BTP1_SLOT1_FULL_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH24_BTP_STATUS0 :: BTP1_SLOT0_FULL [06:06] */
#define BCHP_XPT_MEMDMA_MCPB_CH24_BTP_STATUS0_BTP1_SLOT0_FULL_MASK 0x00000040
#define BCHP_XPT_MEMDMA_MCPB_CH24_BTP_STATUS0_BTP1_SLOT0_FULL_SHIFT 6
#define BCHP_XPT_MEMDMA_MCPB_CH24_BTP_STATUS0_BTP1_SLOT0_FULL_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH24_BTP_STATUS0 :: BTP1_SLOT_WR_POINTER [05:05] */
#define BCHP_XPT_MEMDMA_MCPB_CH24_BTP_STATUS0_BTP1_SLOT_WR_POINTER_MASK 0x00000020
#define BCHP_XPT_MEMDMA_MCPB_CH24_BTP_STATUS0_BTP1_SLOT_WR_POINTER_SHIFT 5
#define BCHP_XPT_MEMDMA_MCPB_CH24_BTP_STATUS0_BTP1_SLOT_WR_POINTER_DEFAULT 0x00000001

/* XPT_MEMDMA_MCPB :: CH24_BTP_STATUS0 :: BTP1_SLOT_RD_POINTER [04:04] */
#define BCHP_XPT_MEMDMA_MCPB_CH24_BTP_STATUS0_BTP1_SLOT_RD_POINTER_MASK 0x00000010
#define BCHP_XPT_MEMDMA_MCPB_CH24_BTP_STATUS0_BTP1_SLOT_RD_POINTER_SHIFT 4
#define BCHP_XPT_MEMDMA_MCPB_CH24_BTP_STATUS0_BTP1_SLOT_RD_POINTER_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH24_BTP_STATUS0 :: BTP0_SLOT1_FULL [03:03] */
#define BCHP_XPT_MEMDMA_MCPB_CH24_BTP_STATUS0_BTP0_SLOT1_FULL_MASK 0x00000008
#define BCHP_XPT_MEMDMA_MCPB_CH24_BTP_STATUS0_BTP0_SLOT1_FULL_SHIFT 3
#define BCHP_XPT_MEMDMA_MCPB_CH24_BTP_STATUS0_BTP0_SLOT1_FULL_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH24_BTP_STATUS0 :: BTP0_SLOT0_FULL [02:02] */
#define BCHP_XPT_MEMDMA_MCPB_CH24_BTP_STATUS0_BTP0_SLOT0_FULL_MASK 0x00000004
#define BCHP_XPT_MEMDMA_MCPB_CH24_BTP_STATUS0_BTP0_SLOT0_FULL_SHIFT 2
#define BCHP_XPT_MEMDMA_MCPB_CH24_BTP_STATUS0_BTP0_SLOT0_FULL_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH24_BTP_STATUS0 :: BTP0_SLOT_WR_POINTER [01:01] */
#define BCHP_XPT_MEMDMA_MCPB_CH24_BTP_STATUS0_BTP0_SLOT_WR_POINTER_MASK 0x00000002
#define BCHP_XPT_MEMDMA_MCPB_CH24_BTP_STATUS0_BTP0_SLOT_WR_POINTER_SHIFT 1
#define BCHP_XPT_MEMDMA_MCPB_CH24_BTP_STATUS0_BTP0_SLOT_WR_POINTER_DEFAULT 0x00000001

/* XPT_MEMDMA_MCPB :: CH24_BTP_STATUS0 :: BTP0_SLOT_RD_POINTER [00:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH24_BTP_STATUS0_BTP0_SLOT_RD_POINTER_MASK 0x00000001
#define BCHP_XPT_MEMDMA_MCPB_CH24_BTP_STATUS0_BTP0_SLOT_RD_POINTER_SHIFT 0
#define BCHP_XPT_MEMDMA_MCPB_CH24_BTP_STATUS0_BTP0_SLOT_RD_POINTER_DEFAULT 0x00000000

/***************************************************************************
 *CH25_BTP_STATUS0 - BTP slot status register for channel 25
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: CH25_BTP_STATUS0 :: reserved0 [31:12] */
#define BCHP_XPT_MEMDMA_MCPB_CH25_BTP_STATUS0_reserved0_MASK       0xfffff000
#define BCHP_XPT_MEMDMA_MCPB_CH25_BTP_STATUS0_reserved0_SHIFT      12

/* XPT_MEMDMA_MCPB :: CH25_BTP_STATUS0 :: BTP2_SLOT1_FULL [11:11] */
#define BCHP_XPT_MEMDMA_MCPB_CH25_BTP_STATUS0_BTP2_SLOT1_FULL_MASK 0x00000800
#define BCHP_XPT_MEMDMA_MCPB_CH25_BTP_STATUS0_BTP2_SLOT1_FULL_SHIFT 11
#define BCHP_XPT_MEMDMA_MCPB_CH25_BTP_STATUS0_BTP2_SLOT1_FULL_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH25_BTP_STATUS0 :: BTP2_SLOT0_FULL [10:10] */
#define BCHP_XPT_MEMDMA_MCPB_CH25_BTP_STATUS0_BTP2_SLOT0_FULL_MASK 0x00000400
#define BCHP_XPT_MEMDMA_MCPB_CH25_BTP_STATUS0_BTP2_SLOT0_FULL_SHIFT 10
#define BCHP_XPT_MEMDMA_MCPB_CH25_BTP_STATUS0_BTP2_SLOT0_FULL_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH25_BTP_STATUS0 :: BTP2_SLOT_WR_POINTER [09:09] */
#define BCHP_XPT_MEMDMA_MCPB_CH25_BTP_STATUS0_BTP2_SLOT_WR_POINTER_MASK 0x00000200
#define BCHP_XPT_MEMDMA_MCPB_CH25_BTP_STATUS0_BTP2_SLOT_WR_POINTER_SHIFT 9
#define BCHP_XPT_MEMDMA_MCPB_CH25_BTP_STATUS0_BTP2_SLOT_WR_POINTER_DEFAULT 0x00000001

/* XPT_MEMDMA_MCPB :: CH25_BTP_STATUS0 :: BTP2_SLOT_RD_POINTER [08:08] */
#define BCHP_XPT_MEMDMA_MCPB_CH25_BTP_STATUS0_BTP2_SLOT_RD_POINTER_MASK 0x00000100
#define BCHP_XPT_MEMDMA_MCPB_CH25_BTP_STATUS0_BTP2_SLOT_RD_POINTER_SHIFT 8
#define BCHP_XPT_MEMDMA_MCPB_CH25_BTP_STATUS0_BTP2_SLOT_RD_POINTER_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH25_BTP_STATUS0 :: BTP1_SLOT1_FULL [07:07] */
#define BCHP_XPT_MEMDMA_MCPB_CH25_BTP_STATUS0_BTP1_SLOT1_FULL_MASK 0x00000080
#define BCHP_XPT_MEMDMA_MCPB_CH25_BTP_STATUS0_BTP1_SLOT1_FULL_SHIFT 7
#define BCHP_XPT_MEMDMA_MCPB_CH25_BTP_STATUS0_BTP1_SLOT1_FULL_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH25_BTP_STATUS0 :: BTP1_SLOT0_FULL [06:06] */
#define BCHP_XPT_MEMDMA_MCPB_CH25_BTP_STATUS0_BTP1_SLOT0_FULL_MASK 0x00000040
#define BCHP_XPT_MEMDMA_MCPB_CH25_BTP_STATUS0_BTP1_SLOT0_FULL_SHIFT 6
#define BCHP_XPT_MEMDMA_MCPB_CH25_BTP_STATUS0_BTP1_SLOT0_FULL_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH25_BTP_STATUS0 :: BTP1_SLOT_WR_POINTER [05:05] */
#define BCHP_XPT_MEMDMA_MCPB_CH25_BTP_STATUS0_BTP1_SLOT_WR_POINTER_MASK 0x00000020
#define BCHP_XPT_MEMDMA_MCPB_CH25_BTP_STATUS0_BTP1_SLOT_WR_POINTER_SHIFT 5
#define BCHP_XPT_MEMDMA_MCPB_CH25_BTP_STATUS0_BTP1_SLOT_WR_POINTER_DEFAULT 0x00000001

/* XPT_MEMDMA_MCPB :: CH25_BTP_STATUS0 :: BTP1_SLOT_RD_POINTER [04:04] */
#define BCHP_XPT_MEMDMA_MCPB_CH25_BTP_STATUS0_BTP1_SLOT_RD_POINTER_MASK 0x00000010
#define BCHP_XPT_MEMDMA_MCPB_CH25_BTP_STATUS0_BTP1_SLOT_RD_POINTER_SHIFT 4
#define BCHP_XPT_MEMDMA_MCPB_CH25_BTP_STATUS0_BTP1_SLOT_RD_POINTER_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH25_BTP_STATUS0 :: BTP0_SLOT1_FULL [03:03] */
#define BCHP_XPT_MEMDMA_MCPB_CH25_BTP_STATUS0_BTP0_SLOT1_FULL_MASK 0x00000008
#define BCHP_XPT_MEMDMA_MCPB_CH25_BTP_STATUS0_BTP0_SLOT1_FULL_SHIFT 3
#define BCHP_XPT_MEMDMA_MCPB_CH25_BTP_STATUS0_BTP0_SLOT1_FULL_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH25_BTP_STATUS0 :: BTP0_SLOT0_FULL [02:02] */
#define BCHP_XPT_MEMDMA_MCPB_CH25_BTP_STATUS0_BTP0_SLOT0_FULL_MASK 0x00000004
#define BCHP_XPT_MEMDMA_MCPB_CH25_BTP_STATUS0_BTP0_SLOT0_FULL_SHIFT 2
#define BCHP_XPT_MEMDMA_MCPB_CH25_BTP_STATUS0_BTP0_SLOT0_FULL_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH25_BTP_STATUS0 :: BTP0_SLOT_WR_POINTER [01:01] */
#define BCHP_XPT_MEMDMA_MCPB_CH25_BTP_STATUS0_BTP0_SLOT_WR_POINTER_MASK 0x00000002
#define BCHP_XPT_MEMDMA_MCPB_CH25_BTP_STATUS0_BTP0_SLOT_WR_POINTER_SHIFT 1
#define BCHP_XPT_MEMDMA_MCPB_CH25_BTP_STATUS0_BTP0_SLOT_WR_POINTER_DEFAULT 0x00000001

/* XPT_MEMDMA_MCPB :: CH25_BTP_STATUS0 :: BTP0_SLOT_RD_POINTER [00:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH25_BTP_STATUS0_BTP0_SLOT_RD_POINTER_MASK 0x00000001
#define BCHP_XPT_MEMDMA_MCPB_CH25_BTP_STATUS0_BTP0_SLOT_RD_POINTER_SHIFT 0
#define BCHP_XPT_MEMDMA_MCPB_CH25_BTP_STATUS0_BTP0_SLOT_RD_POINTER_DEFAULT 0x00000000

/***************************************************************************
 *CH26_BTP_STATUS0 - BTP slot status register for channel 26
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: CH26_BTP_STATUS0 :: reserved0 [31:12] */
#define BCHP_XPT_MEMDMA_MCPB_CH26_BTP_STATUS0_reserved0_MASK       0xfffff000
#define BCHP_XPT_MEMDMA_MCPB_CH26_BTP_STATUS0_reserved0_SHIFT      12

/* XPT_MEMDMA_MCPB :: CH26_BTP_STATUS0 :: BTP2_SLOT1_FULL [11:11] */
#define BCHP_XPT_MEMDMA_MCPB_CH26_BTP_STATUS0_BTP2_SLOT1_FULL_MASK 0x00000800
#define BCHP_XPT_MEMDMA_MCPB_CH26_BTP_STATUS0_BTP2_SLOT1_FULL_SHIFT 11
#define BCHP_XPT_MEMDMA_MCPB_CH26_BTP_STATUS0_BTP2_SLOT1_FULL_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH26_BTP_STATUS0 :: BTP2_SLOT0_FULL [10:10] */
#define BCHP_XPT_MEMDMA_MCPB_CH26_BTP_STATUS0_BTP2_SLOT0_FULL_MASK 0x00000400
#define BCHP_XPT_MEMDMA_MCPB_CH26_BTP_STATUS0_BTP2_SLOT0_FULL_SHIFT 10
#define BCHP_XPT_MEMDMA_MCPB_CH26_BTP_STATUS0_BTP2_SLOT0_FULL_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH26_BTP_STATUS0 :: BTP2_SLOT_WR_POINTER [09:09] */
#define BCHP_XPT_MEMDMA_MCPB_CH26_BTP_STATUS0_BTP2_SLOT_WR_POINTER_MASK 0x00000200
#define BCHP_XPT_MEMDMA_MCPB_CH26_BTP_STATUS0_BTP2_SLOT_WR_POINTER_SHIFT 9
#define BCHP_XPT_MEMDMA_MCPB_CH26_BTP_STATUS0_BTP2_SLOT_WR_POINTER_DEFAULT 0x00000001

/* XPT_MEMDMA_MCPB :: CH26_BTP_STATUS0 :: BTP2_SLOT_RD_POINTER [08:08] */
#define BCHP_XPT_MEMDMA_MCPB_CH26_BTP_STATUS0_BTP2_SLOT_RD_POINTER_MASK 0x00000100
#define BCHP_XPT_MEMDMA_MCPB_CH26_BTP_STATUS0_BTP2_SLOT_RD_POINTER_SHIFT 8
#define BCHP_XPT_MEMDMA_MCPB_CH26_BTP_STATUS0_BTP2_SLOT_RD_POINTER_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH26_BTP_STATUS0 :: BTP1_SLOT1_FULL [07:07] */
#define BCHP_XPT_MEMDMA_MCPB_CH26_BTP_STATUS0_BTP1_SLOT1_FULL_MASK 0x00000080
#define BCHP_XPT_MEMDMA_MCPB_CH26_BTP_STATUS0_BTP1_SLOT1_FULL_SHIFT 7
#define BCHP_XPT_MEMDMA_MCPB_CH26_BTP_STATUS0_BTP1_SLOT1_FULL_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH26_BTP_STATUS0 :: BTP1_SLOT0_FULL [06:06] */
#define BCHP_XPT_MEMDMA_MCPB_CH26_BTP_STATUS0_BTP1_SLOT0_FULL_MASK 0x00000040
#define BCHP_XPT_MEMDMA_MCPB_CH26_BTP_STATUS0_BTP1_SLOT0_FULL_SHIFT 6
#define BCHP_XPT_MEMDMA_MCPB_CH26_BTP_STATUS0_BTP1_SLOT0_FULL_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH26_BTP_STATUS0 :: BTP1_SLOT_WR_POINTER [05:05] */
#define BCHP_XPT_MEMDMA_MCPB_CH26_BTP_STATUS0_BTP1_SLOT_WR_POINTER_MASK 0x00000020
#define BCHP_XPT_MEMDMA_MCPB_CH26_BTP_STATUS0_BTP1_SLOT_WR_POINTER_SHIFT 5
#define BCHP_XPT_MEMDMA_MCPB_CH26_BTP_STATUS0_BTP1_SLOT_WR_POINTER_DEFAULT 0x00000001

/* XPT_MEMDMA_MCPB :: CH26_BTP_STATUS0 :: BTP1_SLOT_RD_POINTER [04:04] */
#define BCHP_XPT_MEMDMA_MCPB_CH26_BTP_STATUS0_BTP1_SLOT_RD_POINTER_MASK 0x00000010
#define BCHP_XPT_MEMDMA_MCPB_CH26_BTP_STATUS0_BTP1_SLOT_RD_POINTER_SHIFT 4
#define BCHP_XPT_MEMDMA_MCPB_CH26_BTP_STATUS0_BTP1_SLOT_RD_POINTER_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH26_BTP_STATUS0 :: BTP0_SLOT1_FULL [03:03] */
#define BCHP_XPT_MEMDMA_MCPB_CH26_BTP_STATUS0_BTP0_SLOT1_FULL_MASK 0x00000008
#define BCHP_XPT_MEMDMA_MCPB_CH26_BTP_STATUS0_BTP0_SLOT1_FULL_SHIFT 3
#define BCHP_XPT_MEMDMA_MCPB_CH26_BTP_STATUS0_BTP0_SLOT1_FULL_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH26_BTP_STATUS0 :: BTP0_SLOT0_FULL [02:02] */
#define BCHP_XPT_MEMDMA_MCPB_CH26_BTP_STATUS0_BTP0_SLOT0_FULL_MASK 0x00000004
#define BCHP_XPT_MEMDMA_MCPB_CH26_BTP_STATUS0_BTP0_SLOT0_FULL_SHIFT 2
#define BCHP_XPT_MEMDMA_MCPB_CH26_BTP_STATUS0_BTP0_SLOT0_FULL_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH26_BTP_STATUS0 :: BTP0_SLOT_WR_POINTER [01:01] */
#define BCHP_XPT_MEMDMA_MCPB_CH26_BTP_STATUS0_BTP0_SLOT_WR_POINTER_MASK 0x00000002
#define BCHP_XPT_MEMDMA_MCPB_CH26_BTP_STATUS0_BTP0_SLOT_WR_POINTER_SHIFT 1
#define BCHP_XPT_MEMDMA_MCPB_CH26_BTP_STATUS0_BTP0_SLOT_WR_POINTER_DEFAULT 0x00000001

/* XPT_MEMDMA_MCPB :: CH26_BTP_STATUS0 :: BTP0_SLOT_RD_POINTER [00:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH26_BTP_STATUS0_BTP0_SLOT_RD_POINTER_MASK 0x00000001
#define BCHP_XPT_MEMDMA_MCPB_CH26_BTP_STATUS0_BTP0_SLOT_RD_POINTER_SHIFT 0
#define BCHP_XPT_MEMDMA_MCPB_CH26_BTP_STATUS0_BTP0_SLOT_RD_POINTER_DEFAULT 0x00000000

/***************************************************************************
 *CH27_BTP_STATUS0 - BTP slot status register for channel 27
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: CH27_BTP_STATUS0 :: reserved0 [31:12] */
#define BCHP_XPT_MEMDMA_MCPB_CH27_BTP_STATUS0_reserved0_MASK       0xfffff000
#define BCHP_XPT_MEMDMA_MCPB_CH27_BTP_STATUS0_reserved0_SHIFT      12

/* XPT_MEMDMA_MCPB :: CH27_BTP_STATUS0 :: BTP2_SLOT1_FULL [11:11] */
#define BCHP_XPT_MEMDMA_MCPB_CH27_BTP_STATUS0_BTP2_SLOT1_FULL_MASK 0x00000800
#define BCHP_XPT_MEMDMA_MCPB_CH27_BTP_STATUS0_BTP2_SLOT1_FULL_SHIFT 11
#define BCHP_XPT_MEMDMA_MCPB_CH27_BTP_STATUS0_BTP2_SLOT1_FULL_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH27_BTP_STATUS0 :: BTP2_SLOT0_FULL [10:10] */
#define BCHP_XPT_MEMDMA_MCPB_CH27_BTP_STATUS0_BTP2_SLOT0_FULL_MASK 0x00000400
#define BCHP_XPT_MEMDMA_MCPB_CH27_BTP_STATUS0_BTP2_SLOT0_FULL_SHIFT 10
#define BCHP_XPT_MEMDMA_MCPB_CH27_BTP_STATUS0_BTP2_SLOT0_FULL_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH27_BTP_STATUS0 :: BTP2_SLOT_WR_POINTER [09:09] */
#define BCHP_XPT_MEMDMA_MCPB_CH27_BTP_STATUS0_BTP2_SLOT_WR_POINTER_MASK 0x00000200
#define BCHP_XPT_MEMDMA_MCPB_CH27_BTP_STATUS0_BTP2_SLOT_WR_POINTER_SHIFT 9
#define BCHP_XPT_MEMDMA_MCPB_CH27_BTP_STATUS0_BTP2_SLOT_WR_POINTER_DEFAULT 0x00000001

/* XPT_MEMDMA_MCPB :: CH27_BTP_STATUS0 :: BTP2_SLOT_RD_POINTER [08:08] */
#define BCHP_XPT_MEMDMA_MCPB_CH27_BTP_STATUS0_BTP2_SLOT_RD_POINTER_MASK 0x00000100
#define BCHP_XPT_MEMDMA_MCPB_CH27_BTP_STATUS0_BTP2_SLOT_RD_POINTER_SHIFT 8
#define BCHP_XPT_MEMDMA_MCPB_CH27_BTP_STATUS0_BTP2_SLOT_RD_POINTER_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH27_BTP_STATUS0 :: BTP1_SLOT1_FULL [07:07] */
#define BCHP_XPT_MEMDMA_MCPB_CH27_BTP_STATUS0_BTP1_SLOT1_FULL_MASK 0x00000080
#define BCHP_XPT_MEMDMA_MCPB_CH27_BTP_STATUS0_BTP1_SLOT1_FULL_SHIFT 7
#define BCHP_XPT_MEMDMA_MCPB_CH27_BTP_STATUS0_BTP1_SLOT1_FULL_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH27_BTP_STATUS0 :: BTP1_SLOT0_FULL [06:06] */
#define BCHP_XPT_MEMDMA_MCPB_CH27_BTP_STATUS0_BTP1_SLOT0_FULL_MASK 0x00000040
#define BCHP_XPT_MEMDMA_MCPB_CH27_BTP_STATUS0_BTP1_SLOT0_FULL_SHIFT 6
#define BCHP_XPT_MEMDMA_MCPB_CH27_BTP_STATUS0_BTP1_SLOT0_FULL_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH27_BTP_STATUS0 :: BTP1_SLOT_WR_POINTER [05:05] */
#define BCHP_XPT_MEMDMA_MCPB_CH27_BTP_STATUS0_BTP1_SLOT_WR_POINTER_MASK 0x00000020
#define BCHP_XPT_MEMDMA_MCPB_CH27_BTP_STATUS0_BTP1_SLOT_WR_POINTER_SHIFT 5
#define BCHP_XPT_MEMDMA_MCPB_CH27_BTP_STATUS0_BTP1_SLOT_WR_POINTER_DEFAULT 0x00000001

/* XPT_MEMDMA_MCPB :: CH27_BTP_STATUS0 :: BTP1_SLOT_RD_POINTER [04:04] */
#define BCHP_XPT_MEMDMA_MCPB_CH27_BTP_STATUS0_BTP1_SLOT_RD_POINTER_MASK 0x00000010
#define BCHP_XPT_MEMDMA_MCPB_CH27_BTP_STATUS0_BTP1_SLOT_RD_POINTER_SHIFT 4
#define BCHP_XPT_MEMDMA_MCPB_CH27_BTP_STATUS0_BTP1_SLOT_RD_POINTER_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH27_BTP_STATUS0 :: BTP0_SLOT1_FULL [03:03] */
#define BCHP_XPT_MEMDMA_MCPB_CH27_BTP_STATUS0_BTP0_SLOT1_FULL_MASK 0x00000008
#define BCHP_XPT_MEMDMA_MCPB_CH27_BTP_STATUS0_BTP0_SLOT1_FULL_SHIFT 3
#define BCHP_XPT_MEMDMA_MCPB_CH27_BTP_STATUS0_BTP0_SLOT1_FULL_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH27_BTP_STATUS0 :: BTP0_SLOT0_FULL [02:02] */
#define BCHP_XPT_MEMDMA_MCPB_CH27_BTP_STATUS0_BTP0_SLOT0_FULL_MASK 0x00000004
#define BCHP_XPT_MEMDMA_MCPB_CH27_BTP_STATUS0_BTP0_SLOT0_FULL_SHIFT 2
#define BCHP_XPT_MEMDMA_MCPB_CH27_BTP_STATUS0_BTP0_SLOT0_FULL_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH27_BTP_STATUS0 :: BTP0_SLOT_WR_POINTER [01:01] */
#define BCHP_XPT_MEMDMA_MCPB_CH27_BTP_STATUS0_BTP0_SLOT_WR_POINTER_MASK 0x00000002
#define BCHP_XPT_MEMDMA_MCPB_CH27_BTP_STATUS0_BTP0_SLOT_WR_POINTER_SHIFT 1
#define BCHP_XPT_MEMDMA_MCPB_CH27_BTP_STATUS0_BTP0_SLOT_WR_POINTER_DEFAULT 0x00000001

/* XPT_MEMDMA_MCPB :: CH27_BTP_STATUS0 :: BTP0_SLOT_RD_POINTER [00:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH27_BTP_STATUS0_BTP0_SLOT_RD_POINTER_MASK 0x00000001
#define BCHP_XPT_MEMDMA_MCPB_CH27_BTP_STATUS0_BTP0_SLOT_RD_POINTER_SHIFT 0
#define BCHP_XPT_MEMDMA_MCPB_CH27_BTP_STATUS0_BTP0_SLOT_RD_POINTER_DEFAULT 0x00000000

/***************************************************************************
 *CH28_BTP_STATUS0 - BTP slot status register for channel 28
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: CH28_BTP_STATUS0 :: reserved0 [31:12] */
#define BCHP_XPT_MEMDMA_MCPB_CH28_BTP_STATUS0_reserved0_MASK       0xfffff000
#define BCHP_XPT_MEMDMA_MCPB_CH28_BTP_STATUS0_reserved0_SHIFT      12

/* XPT_MEMDMA_MCPB :: CH28_BTP_STATUS0 :: BTP2_SLOT1_FULL [11:11] */
#define BCHP_XPT_MEMDMA_MCPB_CH28_BTP_STATUS0_BTP2_SLOT1_FULL_MASK 0x00000800
#define BCHP_XPT_MEMDMA_MCPB_CH28_BTP_STATUS0_BTP2_SLOT1_FULL_SHIFT 11
#define BCHP_XPT_MEMDMA_MCPB_CH28_BTP_STATUS0_BTP2_SLOT1_FULL_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH28_BTP_STATUS0 :: BTP2_SLOT0_FULL [10:10] */
#define BCHP_XPT_MEMDMA_MCPB_CH28_BTP_STATUS0_BTP2_SLOT0_FULL_MASK 0x00000400
#define BCHP_XPT_MEMDMA_MCPB_CH28_BTP_STATUS0_BTP2_SLOT0_FULL_SHIFT 10
#define BCHP_XPT_MEMDMA_MCPB_CH28_BTP_STATUS0_BTP2_SLOT0_FULL_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH28_BTP_STATUS0 :: BTP2_SLOT_WR_POINTER [09:09] */
#define BCHP_XPT_MEMDMA_MCPB_CH28_BTP_STATUS0_BTP2_SLOT_WR_POINTER_MASK 0x00000200
#define BCHP_XPT_MEMDMA_MCPB_CH28_BTP_STATUS0_BTP2_SLOT_WR_POINTER_SHIFT 9
#define BCHP_XPT_MEMDMA_MCPB_CH28_BTP_STATUS0_BTP2_SLOT_WR_POINTER_DEFAULT 0x00000001

/* XPT_MEMDMA_MCPB :: CH28_BTP_STATUS0 :: BTP2_SLOT_RD_POINTER [08:08] */
#define BCHP_XPT_MEMDMA_MCPB_CH28_BTP_STATUS0_BTP2_SLOT_RD_POINTER_MASK 0x00000100
#define BCHP_XPT_MEMDMA_MCPB_CH28_BTP_STATUS0_BTP2_SLOT_RD_POINTER_SHIFT 8
#define BCHP_XPT_MEMDMA_MCPB_CH28_BTP_STATUS0_BTP2_SLOT_RD_POINTER_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH28_BTP_STATUS0 :: BTP1_SLOT1_FULL [07:07] */
#define BCHP_XPT_MEMDMA_MCPB_CH28_BTP_STATUS0_BTP1_SLOT1_FULL_MASK 0x00000080
#define BCHP_XPT_MEMDMA_MCPB_CH28_BTP_STATUS0_BTP1_SLOT1_FULL_SHIFT 7
#define BCHP_XPT_MEMDMA_MCPB_CH28_BTP_STATUS0_BTP1_SLOT1_FULL_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH28_BTP_STATUS0 :: BTP1_SLOT0_FULL [06:06] */
#define BCHP_XPT_MEMDMA_MCPB_CH28_BTP_STATUS0_BTP1_SLOT0_FULL_MASK 0x00000040
#define BCHP_XPT_MEMDMA_MCPB_CH28_BTP_STATUS0_BTP1_SLOT0_FULL_SHIFT 6
#define BCHP_XPT_MEMDMA_MCPB_CH28_BTP_STATUS0_BTP1_SLOT0_FULL_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH28_BTP_STATUS0 :: BTP1_SLOT_WR_POINTER [05:05] */
#define BCHP_XPT_MEMDMA_MCPB_CH28_BTP_STATUS0_BTP1_SLOT_WR_POINTER_MASK 0x00000020
#define BCHP_XPT_MEMDMA_MCPB_CH28_BTP_STATUS0_BTP1_SLOT_WR_POINTER_SHIFT 5
#define BCHP_XPT_MEMDMA_MCPB_CH28_BTP_STATUS0_BTP1_SLOT_WR_POINTER_DEFAULT 0x00000001

/* XPT_MEMDMA_MCPB :: CH28_BTP_STATUS0 :: BTP1_SLOT_RD_POINTER [04:04] */
#define BCHP_XPT_MEMDMA_MCPB_CH28_BTP_STATUS0_BTP1_SLOT_RD_POINTER_MASK 0x00000010
#define BCHP_XPT_MEMDMA_MCPB_CH28_BTP_STATUS0_BTP1_SLOT_RD_POINTER_SHIFT 4
#define BCHP_XPT_MEMDMA_MCPB_CH28_BTP_STATUS0_BTP1_SLOT_RD_POINTER_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH28_BTP_STATUS0 :: BTP0_SLOT1_FULL [03:03] */
#define BCHP_XPT_MEMDMA_MCPB_CH28_BTP_STATUS0_BTP0_SLOT1_FULL_MASK 0x00000008
#define BCHP_XPT_MEMDMA_MCPB_CH28_BTP_STATUS0_BTP0_SLOT1_FULL_SHIFT 3
#define BCHP_XPT_MEMDMA_MCPB_CH28_BTP_STATUS0_BTP0_SLOT1_FULL_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH28_BTP_STATUS0 :: BTP0_SLOT0_FULL [02:02] */
#define BCHP_XPT_MEMDMA_MCPB_CH28_BTP_STATUS0_BTP0_SLOT0_FULL_MASK 0x00000004
#define BCHP_XPT_MEMDMA_MCPB_CH28_BTP_STATUS0_BTP0_SLOT0_FULL_SHIFT 2
#define BCHP_XPT_MEMDMA_MCPB_CH28_BTP_STATUS0_BTP0_SLOT0_FULL_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH28_BTP_STATUS0 :: BTP0_SLOT_WR_POINTER [01:01] */
#define BCHP_XPT_MEMDMA_MCPB_CH28_BTP_STATUS0_BTP0_SLOT_WR_POINTER_MASK 0x00000002
#define BCHP_XPT_MEMDMA_MCPB_CH28_BTP_STATUS0_BTP0_SLOT_WR_POINTER_SHIFT 1
#define BCHP_XPT_MEMDMA_MCPB_CH28_BTP_STATUS0_BTP0_SLOT_WR_POINTER_DEFAULT 0x00000001

/* XPT_MEMDMA_MCPB :: CH28_BTP_STATUS0 :: BTP0_SLOT_RD_POINTER [00:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH28_BTP_STATUS0_BTP0_SLOT_RD_POINTER_MASK 0x00000001
#define BCHP_XPT_MEMDMA_MCPB_CH28_BTP_STATUS0_BTP0_SLOT_RD_POINTER_SHIFT 0
#define BCHP_XPT_MEMDMA_MCPB_CH28_BTP_STATUS0_BTP0_SLOT_RD_POINTER_DEFAULT 0x00000000

/***************************************************************************
 *CH29_BTP_STATUS0 - BTP slot status register for channel 29
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: CH29_BTP_STATUS0 :: reserved0 [31:12] */
#define BCHP_XPT_MEMDMA_MCPB_CH29_BTP_STATUS0_reserved0_MASK       0xfffff000
#define BCHP_XPT_MEMDMA_MCPB_CH29_BTP_STATUS0_reserved0_SHIFT      12

/* XPT_MEMDMA_MCPB :: CH29_BTP_STATUS0 :: BTP2_SLOT1_FULL [11:11] */
#define BCHP_XPT_MEMDMA_MCPB_CH29_BTP_STATUS0_BTP2_SLOT1_FULL_MASK 0x00000800
#define BCHP_XPT_MEMDMA_MCPB_CH29_BTP_STATUS0_BTP2_SLOT1_FULL_SHIFT 11
#define BCHP_XPT_MEMDMA_MCPB_CH29_BTP_STATUS0_BTP2_SLOT1_FULL_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH29_BTP_STATUS0 :: BTP2_SLOT0_FULL [10:10] */
#define BCHP_XPT_MEMDMA_MCPB_CH29_BTP_STATUS0_BTP2_SLOT0_FULL_MASK 0x00000400
#define BCHP_XPT_MEMDMA_MCPB_CH29_BTP_STATUS0_BTP2_SLOT0_FULL_SHIFT 10
#define BCHP_XPT_MEMDMA_MCPB_CH29_BTP_STATUS0_BTP2_SLOT0_FULL_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH29_BTP_STATUS0 :: BTP2_SLOT_WR_POINTER [09:09] */
#define BCHP_XPT_MEMDMA_MCPB_CH29_BTP_STATUS0_BTP2_SLOT_WR_POINTER_MASK 0x00000200
#define BCHP_XPT_MEMDMA_MCPB_CH29_BTP_STATUS0_BTP2_SLOT_WR_POINTER_SHIFT 9
#define BCHP_XPT_MEMDMA_MCPB_CH29_BTP_STATUS0_BTP2_SLOT_WR_POINTER_DEFAULT 0x00000001

/* XPT_MEMDMA_MCPB :: CH29_BTP_STATUS0 :: BTP2_SLOT_RD_POINTER [08:08] */
#define BCHP_XPT_MEMDMA_MCPB_CH29_BTP_STATUS0_BTP2_SLOT_RD_POINTER_MASK 0x00000100
#define BCHP_XPT_MEMDMA_MCPB_CH29_BTP_STATUS0_BTP2_SLOT_RD_POINTER_SHIFT 8
#define BCHP_XPT_MEMDMA_MCPB_CH29_BTP_STATUS0_BTP2_SLOT_RD_POINTER_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH29_BTP_STATUS0 :: BTP1_SLOT1_FULL [07:07] */
#define BCHP_XPT_MEMDMA_MCPB_CH29_BTP_STATUS0_BTP1_SLOT1_FULL_MASK 0x00000080
#define BCHP_XPT_MEMDMA_MCPB_CH29_BTP_STATUS0_BTP1_SLOT1_FULL_SHIFT 7
#define BCHP_XPT_MEMDMA_MCPB_CH29_BTP_STATUS0_BTP1_SLOT1_FULL_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH29_BTP_STATUS0 :: BTP1_SLOT0_FULL [06:06] */
#define BCHP_XPT_MEMDMA_MCPB_CH29_BTP_STATUS0_BTP1_SLOT0_FULL_MASK 0x00000040
#define BCHP_XPT_MEMDMA_MCPB_CH29_BTP_STATUS0_BTP1_SLOT0_FULL_SHIFT 6
#define BCHP_XPT_MEMDMA_MCPB_CH29_BTP_STATUS0_BTP1_SLOT0_FULL_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH29_BTP_STATUS0 :: BTP1_SLOT_WR_POINTER [05:05] */
#define BCHP_XPT_MEMDMA_MCPB_CH29_BTP_STATUS0_BTP1_SLOT_WR_POINTER_MASK 0x00000020
#define BCHP_XPT_MEMDMA_MCPB_CH29_BTP_STATUS0_BTP1_SLOT_WR_POINTER_SHIFT 5
#define BCHP_XPT_MEMDMA_MCPB_CH29_BTP_STATUS0_BTP1_SLOT_WR_POINTER_DEFAULT 0x00000001

/* XPT_MEMDMA_MCPB :: CH29_BTP_STATUS0 :: BTP1_SLOT_RD_POINTER [04:04] */
#define BCHP_XPT_MEMDMA_MCPB_CH29_BTP_STATUS0_BTP1_SLOT_RD_POINTER_MASK 0x00000010
#define BCHP_XPT_MEMDMA_MCPB_CH29_BTP_STATUS0_BTP1_SLOT_RD_POINTER_SHIFT 4
#define BCHP_XPT_MEMDMA_MCPB_CH29_BTP_STATUS0_BTP1_SLOT_RD_POINTER_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH29_BTP_STATUS0 :: BTP0_SLOT1_FULL [03:03] */
#define BCHP_XPT_MEMDMA_MCPB_CH29_BTP_STATUS0_BTP0_SLOT1_FULL_MASK 0x00000008
#define BCHP_XPT_MEMDMA_MCPB_CH29_BTP_STATUS0_BTP0_SLOT1_FULL_SHIFT 3
#define BCHP_XPT_MEMDMA_MCPB_CH29_BTP_STATUS0_BTP0_SLOT1_FULL_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH29_BTP_STATUS0 :: BTP0_SLOT0_FULL [02:02] */
#define BCHP_XPT_MEMDMA_MCPB_CH29_BTP_STATUS0_BTP0_SLOT0_FULL_MASK 0x00000004
#define BCHP_XPT_MEMDMA_MCPB_CH29_BTP_STATUS0_BTP0_SLOT0_FULL_SHIFT 2
#define BCHP_XPT_MEMDMA_MCPB_CH29_BTP_STATUS0_BTP0_SLOT0_FULL_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH29_BTP_STATUS0 :: BTP0_SLOT_WR_POINTER [01:01] */
#define BCHP_XPT_MEMDMA_MCPB_CH29_BTP_STATUS0_BTP0_SLOT_WR_POINTER_MASK 0x00000002
#define BCHP_XPT_MEMDMA_MCPB_CH29_BTP_STATUS0_BTP0_SLOT_WR_POINTER_SHIFT 1
#define BCHP_XPT_MEMDMA_MCPB_CH29_BTP_STATUS0_BTP0_SLOT_WR_POINTER_DEFAULT 0x00000001

/* XPT_MEMDMA_MCPB :: CH29_BTP_STATUS0 :: BTP0_SLOT_RD_POINTER [00:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH29_BTP_STATUS0_BTP0_SLOT_RD_POINTER_MASK 0x00000001
#define BCHP_XPT_MEMDMA_MCPB_CH29_BTP_STATUS0_BTP0_SLOT_RD_POINTER_SHIFT 0
#define BCHP_XPT_MEMDMA_MCPB_CH29_BTP_STATUS0_BTP0_SLOT_RD_POINTER_DEFAULT 0x00000000

/***************************************************************************
 *CH30_BTP_STATUS0 - BTP slot status register for channel 30
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: CH30_BTP_STATUS0 :: reserved0 [31:12] */
#define BCHP_XPT_MEMDMA_MCPB_CH30_BTP_STATUS0_reserved0_MASK       0xfffff000
#define BCHP_XPT_MEMDMA_MCPB_CH30_BTP_STATUS0_reserved0_SHIFT      12

/* XPT_MEMDMA_MCPB :: CH30_BTP_STATUS0 :: BTP2_SLOT1_FULL [11:11] */
#define BCHP_XPT_MEMDMA_MCPB_CH30_BTP_STATUS0_BTP2_SLOT1_FULL_MASK 0x00000800
#define BCHP_XPT_MEMDMA_MCPB_CH30_BTP_STATUS0_BTP2_SLOT1_FULL_SHIFT 11
#define BCHP_XPT_MEMDMA_MCPB_CH30_BTP_STATUS0_BTP2_SLOT1_FULL_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH30_BTP_STATUS0 :: BTP2_SLOT0_FULL [10:10] */
#define BCHP_XPT_MEMDMA_MCPB_CH30_BTP_STATUS0_BTP2_SLOT0_FULL_MASK 0x00000400
#define BCHP_XPT_MEMDMA_MCPB_CH30_BTP_STATUS0_BTP2_SLOT0_FULL_SHIFT 10
#define BCHP_XPT_MEMDMA_MCPB_CH30_BTP_STATUS0_BTP2_SLOT0_FULL_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH30_BTP_STATUS0 :: BTP2_SLOT_WR_POINTER [09:09] */
#define BCHP_XPT_MEMDMA_MCPB_CH30_BTP_STATUS0_BTP2_SLOT_WR_POINTER_MASK 0x00000200
#define BCHP_XPT_MEMDMA_MCPB_CH30_BTP_STATUS0_BTP2_SLOT_WR_POINTER_SHIFT 9
#define BCHP_XPT_MEMDMA_MCPB_CH30_BTP_STATUS0_BTP2_SLOT_WR_POINTER_DEFAULT 0x00000001

/* XPT_MEMDMA_MCPB :: CH30_BTP_STATUS0 :: BTP2_SLOT_RD_POINTER [08:08] */
#define BCHP_XPT_MEMDMA_MCPB_CH30_BTP_STATUS0_BTP2_SLOT_RD_POINTER_MASK 0x00000100
#define BCHP_XPT_MEMDMA_MCPB_CH30_BTP_STATUS0_BTP2_SLOT_RD_POINTER_SHIFT 8
#define BCHP_XPT_MEMDMA_MCPB_CH30_BTP_STATUS0_BTP2_SLOT_RD_POINTER_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH30_BTP_STATUS0 :: BTP1_SLOT1_FULL [07:07] */
#define BCHP_XPT_MEMDMA_MCPB_CH30_BTP_STATUS0_BTP1_SLOT1_FULL_MASK 0x00000080
#define BCHP_XPT_MEMDMA_MCPB_CH30_BTP_STATUS0_BTP1_SLOT1_FULL_SHIFT 7
#define BCHP_XPT_MEMDMA_MCPB_CH30_BTP_STATUS0_BTP1_SLOT1_FULL_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH30_BTP_STATUS0 :: BTP1_SLOT0_FULL [06:06] */
#define BCHP_XPT_MEMDMA_MCPB_CH30_BTP_STATUS0_BTP1_SLOT0_FULL_MASK 0x00000040
#define BCHP_XPT_MEMDMA_MCPB_CH30_BTP_STATUS0_BTP1_SLOT0_FULL_SHIFT 6
#define BCHP_XPT_MEMDMA_MCPB_CH30_BTP_STATUS0_BTP1_SLOT0_FULL_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH30_BTP_STATUS0 :: BTP1_SLOT_WR_POINTER [05:05] */
#define BCHP_XPT_MEMDMA_MCPB_CH30_BTP_STATUS0_BTP1_SLOT_WR_POINTER_MASK 0x00000020
#define BCHP_XPT_MEMDMA_MCPB_CH30_BTP_STATUS0_BTP1_SLOT_WR_POINTER_SHIFT 5
#define BCHP_XPT_MEMDMA_MCPB_CH30_BTP_STATUS0_BTP1_SLOT_WR_POINTER_DEFAULT 0x00000001

/* XPT_MEMDMA_MCPB :: CH30_BTP_STATUS0 :: BTP1_SLOT_RD_POINTER [04:04] */
#define BCHP_XPT_MEMDMA_MCPB_CH30_BTP_STATUS0_BTP1_SLOT_RD_POINTER_MASK 0x00000010
#define BCHP_XPT_MEMDMA_MCPB_CH30_BTP_STATUS0_BTP1_SLOT_RD_POINTER_SHIFT 4
#define BCHP_XPT_MEMDMA_MCPB_CH30_BTP_STATUS0_BTP1_SLOT_RD_POINTER_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH30_BTP_STATUS0 :: BTP0_SLOT1_FULL [03:03] */
#define BCHP_XPT_MEMDMA_MCPB_CH30_BTP_STATUS0_BTP0_SLOT1_FULL_MASK 0x00000008
#define BCHP_XPT_MEMDMA_MCPB_CH30_BTP_STATUS0_BTP0_SLOT1_FULL_SHIFT 3
#define BCHP_XPT_MEMDMA_MCPB_CH30_BTP_STATUS0_BTP0_SLOT1_FULL_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH30_BTP_STATUS0 :: BTP0_SLOT0_FULL [02:02] */
#define BCHP_XPT_MEMDMA_MCPB_CH30_BTP_STATUS0_BTP0_SLOT0_FULL_MASK 0x00000004
#define BCHP_XPT_MEMDMA_MCPB_CH30_BTP_STATUS0_BTP0_SLOT0_FULL_SHIFT 2
#define BCHP_XPT_MEMDMA_MCPB_CH30_BTP_STATUS0_BTP0_SLOT0_FULL_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH30_BTP_STATUS0 :: BTP0_SLOT_WR_POINTER [01:01] */
#define BCHP_XPT_MEMDMA_MCPB_CH30_BTP_STATUS0_BTP0_SLOT_WR_POINTER_MASK 0x00000002
#define BCHP_XPT_MEMDMA_MCPB_CH30_BTP_STATUS0_BTP0_SLOT_WR_POINTER_SHIFT 1
#define BCHP_XPT_MEMDMA_MCPB_CH30_BTP_STATUS0_BTP0_SLOT_WR_POINTER_DEFAULT 0x00000001

/* XPT_MEMDMA_MCPB :: CH30_BTP_STATUS0 :: BTP0_SLOT_RD_POINTER [00:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH30_BTP_STATUS0_BTP0_SLOT_RD_POINTER_MASK 0x00000001
#define BCHP_XPT_MEMDMA_MCPB_CH30_BTP_STATUS0_BTP0_SLOT_RD_POINTER_SHIFT 0
#define BCHP_XPT_MEMDMA_MCPB_CH30_BTP_STATUS0_BTP0_SLOT_RD_POINTER_DEFAULT 0x00000000

/***************************************************************************
 *CH31_BTP_STATUS0 - BTP slot status register for channel 31
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: CH31_BTP_STATUS0 :: reserved0 [31:12] */
#define BCHP_XPT_MEMDMA_MCPB_CH31_BTP_STATUS0_reserved0_MASK       0xfffff000
#define BCHP_XPT_MEMDMA_MCPB_CH31_BTP_STATUS0_reserved0_SHIFT      12

/* XPT_MEMDMA_MCPB :: CH31_BTP_STATUS0 :: BTP2_SLOT1_FULL [11:11] */
#define BCHP_XPT_MEMDMA_MCPB_CH31_BTP_STATUS0_BTP2_SLOT1_FULL_MASK 0x00000800
#define BCHP_XPT_MEMDMA_MCPB_CH31_BTP_STATUS0_BTP2_SLOT1_FULL_SHIFT 11
#define BCHP_XPT_MEMDMA_MCPB_CH31_BTP_STATUS0_BTP2_SLOT1_FULL_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH31_BTP_STATUS0 :: BTP2_SLOT0_FULL [10:10] */
#define BCHP_XPT_MEMDMA_MCPB_CH31_BTP_STATUS0_BTP2_SLOT0_FULL_MASK 0x00000400
#define BCHP_XPT_MEMDMA_MCPB_CH31_BTP_STATUS0_BTP2_SLOT0_FULL_SHIFT 10
#define BCHP_XPT_MEMDMA_MCPB_CH31_BTP_STATUS0_BTP2_SLOT0_FULL_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH31_BTP_STATUS0 :: BTP2_SLOT_WR_POINTER [09:09] */
#define BCHP_XPT_MEMDMA_MCPB_CH31_BTP_STATUS0_BTP2_SLOT_WR_POINTER_MASK 0x00000200
#define BCHP_XPT_MEMDMA_MCPB_CH31_BTP_STATUS0_BTP2_SLOT_WR_POINTER_SHIFT 9
#define BCHP_XPT_MEMDMA_MCPB_CH31_BTP_STATUS0_BTP2_SLOT_WR_POINTER_DEFAULT 0x00000001

/* XPT_MEMDMA_MCPB :: CH31_BTP_STATUS0 :: BTP2_SLOT_RD_POINTER [08:08] */
#define BCHP_XPT_MEMDMA_MCPB_CH31_BTP_STATUS0_BTP2_SLOT_RD_POINTER_MASK 0x00000100
#define BCHP_XPT_MEMDMA_MCPB_CH31_BTP_STATUS0_BTP2_SLOT_RD_POINTER_SHIFT 8
#define BCHP_XPT_MEMDMA_MCPB_CH31_BTP_STATUS0_BTP2_SLOT_RD_POINTER_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH31_BTP_STATUS0 :: BTP1_SLOT1_FULL [07:07] */
#define BCHP_XPT_MEMDMA_MCPB_CH31_BTP_STATUS0_BTP1_SLOT1_FULL_MASK 0x00000080
#define BCHP_XPT_MEMDMA_MCPB_CH31_BTP_STATUS0_BTP1_SLOT1_FULL_SHIFT 7
#define BCHP_XPT_MEMDMA_MCPB_CH31_BTP_STATUS0_BTP1_SLOT1_FULL_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH31_BTP_STATUS0 :: BTP1_SLOT0_FULL [06:06] */
#define BCHP_XPT_MEMDMA_MCPB_CH31_BTP_STATUS0_BTP1_SLOT0_FULL_MASK 0x00000040
#define BCHP_XPT_MEMDMA_MCPB_CH31_BTP_STATUS0_BTP1_SLOT0_FULL_SHIFT 6
#define BCHP_XPT_MEMDMA_MCPB_CH31_BTP_STATUS0_BTP1_SLOT0_FULL_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH31_BTP_STATUS0 :: BTP1_SLOT_WR_POINTER [05:05] */
#define BCHP_XPT_MEMDMA_MCPB_CH31_BTP_STATUS0_BTP1_SLOT_WR_POINTER_MASK 0x00000020
#define BCHP_XPT_MEMDMA_MCPB_CH31_BTP_STATUS0_BTP1_SLOT_WR_POINTER_SHIFT 5
#define BCHP_XPT_MEMDMA_MCPB_CH31_BTP_STATUS0_BTP1_SLOT_WR_POINTER_DEFAULT 0x00000001

/* XPT_MEMDMA_MCPB :: CH31_BTP_STATUS0 :: BTP1_SLOT_RD_POINTER [04:04] */
#define BCHP_XPT_MEMDMA_MCPB_CH31_BTP_STATUS0_BTP1_SLOT_RD_POINTER_MASK 0x00000010
#define BCHP_XPT_MEMDMA_MCPB_CH31_BTP_STATUS0_BTP1_SLOT_RD_POINTER_SHIFT 4
#define BCHP_XPT_MEMDMA_MCPB_CH31_BTP_STATUS0_BTP1_SLOT_RD_POINTER_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH31_BTP_STATUS0 :: BTP0_SLOT1_FULL [03:03] */
#define BCHP_XPT_MEMDMA_MCPB_CH31_BTP_STATUS0_BTP0_SLOT1_FULL_MASK 0x00000008
#define BCHP_XPT_MEMDMA_MCPB_CH31_BTP_STATUS0_BTP0_SLOT1_FULL_SHIFT 3
#define BCHP_XPT_MEMDMA_MCPB_CH31_BTP_STATUS0_BTP0_SLOT1_FULL_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH31_BTP_STATUS0 :: BTP0_SLOT0_FULL [02:02] */
#define BCHP_XPT_MEMDMA_MCPB_CH31_BTP_STATUS0_BTP0_SLOT0_FULL_MASK 0x00000004
#define BCHP_XPT_MEMDMA_MCPB_CH31_BTP_STATUS0_BTP0_SLOT0_FULL_SHIFT 2
#define BCHP_XPT_MEMDMA_MCPB_CH31_BTP_STATUS0_BTP0_SLOT0_FULL_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: CH31_BTP_STATUS0 :: BTP0_SLOT_WR_POINTER [01:01] */
#define BCHP_XPT_MEMDMA_MCPB_CH31_BTP_STATUS0_BTP0_SLOT_WR_POINTER_MASK 0x00000002
#define BCHP_XPT_MEMDMA_MCPB_CH31_BTP_STATUS0_BTP0_SLOT_WR_POINTER_SHIFT 1
#define BCHP_XPT_MEMDMA_MCPB_CH31_BTP_STATUS0_BTP0_SLOT_WR_POINTER_DEFAULT 0x00000001

/* XPT_MEMDMA_MCPB :: CH31_BTP_STATUS0 :: BTP0_SLOT_RD_POINTER [00:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH31_BTP_STATUS0_BTP0_SLOT_RD_POINTER_MASK 0x00000001
#define BCHP_XPT_MEMDMA_MCPB_CH31_BTP_STATUS0_BTP0_SLOT_RD_POINTER_SHIFT 0
#define BCHP_XPT_MEMDMA_MCPB_CH31_BTP_STATUS0_BTP0_SLOT_RD_POINTER_DEFAULT 0x00000000

/***************************************************************************
 *BTP0_COUNT_IN_PROGRESS_STATUS_0_31 - BTP packet/byte counting in progress for channels 0 - 31. Debug only register
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: BTP0_COUNT_IN_PROGRESS_STATUS_0_31 :: BTP_COUNT_IN_PROGRESS [31:00] */
#define BCHP_XPT_MEMDMA_MCPB_BTP0_COUNT_IN_PROGRESS_STATUS_0_31_BTP_COUNT_IN_PROGRESS_MASK 0xffffffff
#define BCHP_XPT_MEMDMA_MCPB_BTP0_COUNT_IN_PROGRESS_STATUS_0_31_BTP_COUNT_IN_PROGRESS_SHIFT 0
#define BCHP_XPT_MEMDMA_MCPB_BTP0_COUNT_IN_PROGRESS_STATUS_0_31_BTP_COUNT_IN_PROGRESS_DEFAULT 0x00000000

/***************************************************************************
 *BTP1_COUNT_IN_PROGRESS_STATUS_0_31 - BTP packet/byte counting in progress for channels 0 - 31. Debug only register
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: BTP1_COUNT_IN_PROGRESS_STATUS_0_31 :: BTP_COUNT_IN_PROGRESS [31:00] */
#define BCHP_XPT_MEMDMA_MCPB_BTP1_COUNT_IN_PROGRESS_STATUS_0_31_BTP_COUNT_IN_PROGRESS_MASK 0xffffffff
#define BCHP_XPT_MEMDMA_MCPB_BTP1_COUNT_IN_PROGRESS_STATUS_0_31_BTP_COUNT_IN_PROGRESS_SHIFT 0
#define BCHP_XPT_MEMDMA_MCPB_BTP1_COUNT_IN_PROGRESS_STATUS_0_31_BTP_COUNT_IN_PROGRESS_DEFAULT 0x00000000

/***************************************************************************
 *BTP2_COUNT_IN_PROGRESS_STATUS_0_31 - BTP packet/byte counting in progress for channels 0 - 31. Debug only register
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: BTP2_COUNT_IN_PROGRESS_STATUS_0_31 :: BTP_COUNT_IN_PROGRESS [31:00] */
#define BCHP_XPT_MEMDMA_MCPB_BTP2_COUNT_IN_PROGRESS_STATUS_0_31_BTP_COUNT_IN_PROGRESS_MASK 0xffffffff
#define BCHP_XPT_MEMDMA_MCPB_BTP2_COUNT_IN_PROGRESS_STATUS_0_31_BTP_COUNT_IN_PROGRESS_SHIFT 0
#define BCHP_XPT_MEMDMA_MCPB_BTP2_COUNT_IN_PROGRESS_STATUS_0_31_BTP_COUNT_IN_PROGRESS_DEFAULT 0x00000000

/***************************************************************************
 *TCPIP_WINDOW_PAUSE_STATUS_0_31 - TCPIP window pause status for channels 0 - 31. Debug only register.
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: TCPIP_WINDOW_PAUSE_STATUS_0_31 :: TCPIP_WINDOW_PAUSE_STATUS [31:00] */
#define BCHP_XPT_MEMDMA_MCPB_TCPIP_WINDOW_PAUSE_STATUS_0_31_TCPIP_WINDOW_PAUSE_STATUS_MASK 0xffffffff
#define BCHP_XPT_MEMDMA_MCPB_TCPIP_WINDOW_PAUSE_STATUS_0_31_TCPIP_WINDOW_PAUSE_STATUS_SHIFT 0
#define BCHP_XPT_MEMDMA_MCPB_TCPIP_WINDOW_PAUSE_STATUS_0_31_TCPIP_WINDOW_PAUSE_STATUS_DEFAULT 0x00000000

/***************************************************************************
 *BTP0_WAIT_FOR_CONFIG_STATUS_0_31 - AV pause status for channels 0 - 31 when the next BTP is not programmed in BTP0 configuration space. Debug only register.
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: BTP0_WAIT_FOR_CONFIG_STATUS_0_31 :: BTP_WAIT_FOR_CONFIG_STATUS [31:00] */
#define BCHP_XPT_MEMDMA_MCPB_BTP0_WAIT_FOR_CONFIG_STATUS_0_31_BTP_WAIT_FOR_CONFIG_STATUS_MASK 0xffffffff
#define BCHP_XPT_MEMDMA_MCPB_BTP0_WAIT_FOR_CONFIG_STATUS_0_31_BTP_WAIT_FOR_CONFIG_STATUS_SHIFT 0
#define BCHP_XPT_MEMDMA_MCPB_BTP0_WAIT_FOR_CONFIG_STATUS_0_31_BTP_WAIT_FOR_CONFIG_STATUS_DEFAULT 0x00000000

/***************************************************************************
 *BTP1_WAIT_FOR_CONFIG_STATUS_0_31 - AV pause status for channels 0 - 31 when the next BTP is not programmed in BTP1 configuration space. Debug only register.
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: BTP1_WAIT_FOR_CONFIG_STATUS_0_31 :: BTP_WAIT_FOR_CONFIG_STATUS [31:00] */
#define BCHP_XPT_MEMDMA_MCPB_BTP1_WAIT_FOR_CONFIG_STATUS_0_31_BTP_WAIT_FOR_CONFIG_STATUS_MASK 0xffffffff
#define BCHP_XPT_MEMDMA_MCPB_BTP1_WAIT_FOR_CONFIG_STATUS_0_31_BTP_WAIT_FOR_CONFIG_STATUS_SHIFT 0
#define BCHP_XPT_MEMDMA_MCPB_BTP1_WAIT_FOR_CONFIG_STATUS_0_31_BTP_WAIT_FOR_CONFIG_STATUS_DEFAULT 0x00000000

/***************************************************************************
 *BTP2_WAIT_FOR_CONFIG_STATUS_0_31 - AV pause status for channels 0 - 31 when the next BTP is not programmed in BTP2 configuration space. Debug only register.
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: BTP2_WAIT_FOR_CONFIG_STATUS_0_31 :: BTP_WAIT_FOR_CONFIG_STATUS [31:00] */
#define BCHP_XPT_MEMDMA_MCPB_BTP2_WAIT_FOR_CONFIG_STATUS_0_31_BTP_WAIT_FOR_CONFIG_STATUS_MASK 0xffffffff
#define BCHP_XPT_MEMDMA_MCPB_BTP2_WAIT_FOR_CONFIG_STATUS_0_31_BTP_WAIT_FOR_CONFIG_STATUS_SHIFT 0
#define BCHP_XPT_MEMDMA_MCPB_BTP2_WAIT_FOR_CONFIG_STATUS_0_31_BTP_WAIT_FOR_CONFIG_STATUS_DEFAULT 0x00000000

/***************************************************************************
 *SOF_EOF_FROM_DMA_STATUS_0_31 - Status flag for channels 0 - 31 to indicate that SOF and EOF are sent by descriptors. Debug only register
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: SOF_EOF_FROM_DMA_STATUS_0_31 :: SOF_EOF_FROM_DMA_STATUS [31:00] */
#define BCHP_XPT_MEMDMA_MCPB_SOF_EOF_FROM_DMA_STATUS_0_31_SOF_EOF_FROM_DMA_STATUS_MASK 0xffffffff
#define BCHP_XPT_MEMDMA_MCPB_SOF_EOF_FROM_DMA_STATUS_0_31_SOF_EOF_FROM_DMA_STATUS_SHIFT 0
#define BCHP_XPT_MEMDMA_MCPB_SOF_EOF_FROM_DMA_STATUS_0_31_SOF_EOF_FROM_DMA_STATUS_DEFAULT 0x00000000

/***************************************************************************
 *ESCD2TMEU_PACING_BYPASS_STATUS_0_31 - Status flag for channels 0 - 31 to indicate that channels that are currently not pacing packets due to epacket delivery.
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: ESCD2TMEU_PACING_BYPASS_STATUS_0_31 :: ESCD2TMEU_PACING_BYPASS_STATUS [31:00] */
#define BCHP_XPT_MEMDMA_MCPB_ESCD2TMEU_PACING_BYPASS_STATUS_0_31_ESCD2TMEU_PACING_BYPASS_STATUS_MASK 0xffffffff
#define BCHP_XPT_MEMDMA_MCPB_ESCD2TMEU_PACING_BYPASS_STATUS_0_31_ESCD2TMEU_PACING_BYPASS_STATUS_SHIFT 0
#define BCHP_XPT_MEMDMA_MCPB_ESCD2TMEU_PACING_BYPASS_STATUS_0_31_ESCD2TMEU_PACING_BYPASS_STATUS_DEFAULT 0x00000000

/***************************************************************************
 *TAGID_TRACKER_STATUS - TagID tracker information
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: TAGID_TRACKER_STATUS :: reserved0 [31:11] */
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_STATUS_reserved0_MASK   0xfffff800
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_STATUS_reserved0_SHIFT  11

/* XPT_MEMDMA_MCPB :: TAGID_TRACKER_STATUS :: RESET [10:10] */
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_STATUS_RESET_MASK       0x00000400
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_STATUS_RESET_SHIFT      10
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_STATUS_RESET_DEFAULT    0x00000000

/* XPT_MEMDMA_MCPB :: TAGID_TRACKER_STATUS :: RD_PTR [09:05] */
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_STATUS_RD_PTR_MASK      0x000003e0
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_STATUS_RD_PTR_SHIFT     5

/* XPT_MEMDMA_MCPB :: TAGID_TRACKER_STATUS :: WR_PTR [04:00] */
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_STATUS_WR_PTR_MASK      0x0000001f
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_STATUS_WR_PTR_SHIFT     0

/***************************************************************************
 *TAGID_TRACKER_DATA_0 - Data present in TagID tracker location 0
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: TAGID_TRACKER_DATA_0 :: reserved0 [31:17] */
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_0_reserved0_MASK   0xfffe0000
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_0_reserved0_SHIFT  17

/* XPT_MEMDMA_MCPB :: TAGID_TRACKER_DATA_0 :: NUM_SLOTS [16:11] */
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_0_NUM_SLOTS_MASK   0x0001f800
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_0_NUM_SLOTS_SHIFT  11

/* XPT_MEMDMA_MCPB :: TAGID_TRACKER_DATA_0 :: QUEUE_NUMBER [10:05] */
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_0_QUEUE_NUMBER_MASK 0x000007e0
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_0_QUEUE_NUMBER_SHIFT 5

/* XPT_MEMDMA_MCPB :: TAGID_TRACKER_DATA_0 :: CHANNEL_NUMBER [04:00] */
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_0_CHANNEL_NUMBER_MASK 0x0000001f
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_0_CHANNEL_NUMBER_SHIFT 0

/***************************************************************************
 *TAGID_TRACKER_DATA_1 - Data present in TagID tracker location 1
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: TAGID_TRACKER_DATA_1 :: reserved0 [31:17] */
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_1_reserved0_MASK   0xfffe0000
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_1_reserved0_SHIFT  17

/* XPT_MEMDMA_MCPB :: TAGID_TRACKER_DATA_1 :: NUM_SLOTS [16:11] */
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_1_NUM_SLOTS_MASK   0x0001f800
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_1_NUM_SLOTS_SHIFT  11

/* XPT_MEMDMA_MCPB :: TAGID_TRACKER_DATA_1 :: QUEUE_NUMBER [10:05] */
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_1_QUEUE_NUMBER_MASK 0x000007e0
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_1_QUEUE_NUMBER_SHIFT 5

/* XPT_MEMDMA_MCPB :: TAGID_TRACKER_DATA_1 :: CHANNEL_NUMBER [04:00] */
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_1_CHANNEL_NUMBER_MASK 0x0000001f
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_1_CHANNEL_NUMBER_SHIFT 0

/***************************************************************************
 *TAGID_TRACKER_DATA_2 - Data present in TagID tracker location 2
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: TAGID_TRACKER_DATA_2 :: reserved0 [31:17] */
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_2_reserved0_MASK   0xfffe0000
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_2_reserved0_SHIFT  17

/* XPT_MEMDMA_MCPB :: TAGID_TRACKER_DATA_2 :: NUM_SLOTS [16:11] */
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_2_NUM_SLOTS_MASK   0x0001f800
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_2_NUM_SLOTS_SHIFT  11

/* XPT_MEMDMA_MCPB :: TAGID_TRACKER_DATA_2 :: QUEUE_NUMBER [10:05] */
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_2_QUEUE_NUMBER_MASK 0x000007e0
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_2_QUEUE_NUMBER_SHIFT 5

/* XPT_MEMDMA_MCPB :: TAGID_TRACKER_DATA_2 :: CHANNEL_NUMBER [04:00] */
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_2_CHANNEL_NUMBER_MASK 0x0000001f
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_2_CHANNEL_NUMBER_SHIFT 0

/***************************************************************************
 *TAGID_TRACKER_DATA_3 - Data present in TagID tracker location 3
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: TAGID_TRACKER_DATA_3 :: reserved0 [31:17] */
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_3_reserved0_MASK   0xfffe0000
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_3_reserved0_SHIFT  17

/* XPT_MEMDMA_MCPB :: TAGID_TRACKER_DATA_3 :: NUM_SLOTS [16:11] */
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_3_NUM_SLOTS_MASK   0x0001f800
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_3_NUM_SLOTS_SHIFT  11

/* XPT_MEMDMA_MCPB :: TAGID_TRACKER_DATA_3 :: QUEUE_NUMBER [10:05] */
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_3_QUEUE_NUMBER_MASK 0x000007e0
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_3_QUEUE_NUMBER_SHIFT 5

/* XPT_MEMDMA_MCPB :: TAGID_TRACKER_DATA_3 :: CHANNEL_NUMBER [04:00] */
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_3_CHANNEL_NUMBER_MASK 0x0000001f
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_3_CHANNEL_NUMBER_SHIFT 0

/***************************************************************************
 *TAGID_TRACKER_DATA_4 - Data present in TagID tracker location 4
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: TAGID_TRACKER_DATA_4 :: reserved0 [31:17] */
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_4_reserved0_MASK   0xfffe0000
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_4_reserved0_SHIFT  17

/* XPT_MEMDMA_MCPB :: TAGID_TRACKER_DATA_4 :: NUM_SLOTS [16:11] */
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_4_NUM_SLOTS_MASK   0x0001f800
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_4_NUM_SLOTS_SHIFT  11

/* XPT_MEMDMA_MCPB :: TAGID_TRACKER_DATA_4 :: QUEUE_NUMBER [10:05] */
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_4_QUEUE_NUMBER_MASK 0x000007e0
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_4_QUEUE_NUMBER_SHIFT 5

/* XPT_MEMDMA_MCPB :: TAGID_TRACKER_DATA_4 :: CHANNEL_NUMBER [04:00] */
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_4_CHANNEL_NUMBER_MASK 0x0000001f
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_4_CHANNEL_NUMBER_SHIFT 0

/***************************************************************************
 *TAGID_TRACKER_DATA_5 - Data present in TagID tracker location 5
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: TAGID_TRACKER_DATA_5 :: reserved0 [31:17] */
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_5_reserved0_MASK   0xfffe0000
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_5_reserved0_SHIFT  17

/* XPT_MEMDMA_MCPB :: TAGID_TRACKER_DATA_5 :: NUM_SLOTS [16:11] */
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_5_NUM_SLOTS_MASK   0x0001f800
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_5_NUM_SLOTS_SHIFT  11

/* XPT_MEMDMA_MCPB :: TAGID_TRACKER_DATA_5 :: QUEUE_NUMBER [10:05] */
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_5_QUEUE_NUMBER_MASK 0x000007e0
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_5_QUEUE_NUMBER_SHIFT 5

/* XPT_MEMDMA_MCPB :: TAGID_TRACKER_DATA_5 :: CHANNEL_NUMBER [04:00] */
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_5_CHANNEL_NUMBER_MASK 0x0000001f
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_5_CHANNEL_NUMBER_SHIFT 0

/***************************************************************************
 *TAGID_TRACKER_DATA_6 - Data present in TagID tracker location 6
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: TAGID_TRACKER_DATA_6 :: reserved0 [31:17] */
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_6_reserved0_MASK   0xfffe0000
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_6_reserved0_SHIFT  17

/* XPT_MEMDMA_MCPB :: TAGID_TRACKER_DATA_6 :: NUM_SLOTS [16:11] */
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_6_NUM_SLOTS_MASK   0x0001f800
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_6_NUM_SLOTS_SHIFT  11

/* XPT_MEMDMA_MCPB :: TAGID_TRACKER_DATA_6 :: QUEUE_NUMBER [10:05] */
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_6_QUEUE_NUMBER_MASK 0x000007e0
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_6_QUEUE_NUMBER_SHIFT 5

/* XPT_MEMDMA_MCPB :: TAGID_TRACKER_DATA_6 :: CHANNEL_NUMBER [04:00] */
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_6_CHANNEL_NUMBER_MASK 0x0000001f
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_6_CHANNEL_NUMBER_SHIFT 0

/***************************************************************************
 *TAGID_TRACKER_DATA_7 - Data present in TagID tracker location 7
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: TAGID_TRACKER_DATA_7 :: reserved0 [31:17] */
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_7_reserved0_MASK   0xfffe0000
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_7_reserved0_SHIFT  17

/* XPT_MEMDMA_MCPB :: TAGID_TRACKER_DATA_7 :: NUM_SLOTS [16:11] */
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_7_NUM_SLOTS_MASK   0x0001f800
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_7_NUM_SLOTS_SHIFT  11

/* XPT_MEMDMA_MCPB :: TAGID_TRACKER_DATA_7 :: QUEUE_NUMBER [10:05] */
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_7_QUEUE_NUMBER_MASK 0x000007e0
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_7_QUEUE_NUMBER_SHIFT 5

/* XPT_MEMDMA_MCPB :: TAGID_TRACKER_DATA_7 :: CHANNEL_NUMBER [04:00] */
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_7_CHANNEL_NUMBER_MASK 0x0000001f
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_7_CHANNEL_NUMBER_SHIFT 0

/***************************************************************************
 *TAGID_TRACKER_DATA_8 - Data present in TagID tracker location 8
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: TAGID_TRACKER_DATA_8 :: reserved0 [31:17] */
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_8_reserved0_MASK   0xfffe0000
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_8_reserved0_SHIFT  17

/* XPT_MEMDMA_MCPB :: TAGID_TRACKER_DATA_8 :: NUM_SLOTS [16:11] */
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_8_NUM_SLOTS_MASK   0x0001f800
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_8_NUM_SLOTS_SHIFT  11

/* XPT_MEMDMA_MCPB :: TAGID_TRACKER_DATA_8 :: QUEUE_NUMBER [10:05] */
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_8_QUEUE_NUMBER_MASK 0x000007e0
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_8_QUEUE_NUMBER_SHIFT 5

/* XPT_MEMDMA_MCPB :: TAGID_TRACKER_DATA_8 :: CHANNEL_NUMBER [04:00] */
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_8_CHANNEL_NUMBER_MASK 0x0000001f
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_8_CHANNEL_NUMBER_SHIFT 0

/***************************************************************************
 *TAGID_TRACKER_DATA_9 - Data present in TagID tracker location 9
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: TAGID_TRACKER_DATA_9 :: reserved0 [31:17] */
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_9_reserved0_MASK   0xfffe0000
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_9_reserved0_SHIFT  17

/* XPT_MEMDMA_MCPB :: TAGID_TRACKER_DATA_9 :: NUM_SLOTS [16:11] */
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_9_NUM_SLOTS_MASK   0x0001f800
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_9_NUM_SLOTS_SHIFT  11

/* XPT_MEMDMA_MCPB :: TAGID_TRACKER_DATA_9 :: QUEUE_NUMBER [10:05] */
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_9_QUEUE_NUMBER_MASK 0x000007e0
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_9_QUEUE_NUMBER_SHIFT 5

/* XPT_MEMDMA_MCPB :: TAGID_TRACKER_DATA_9 :: CHANNEL_NUMBER [04:00] */
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_9_CHANNEL_NUMBER_MASK 0x0000001f
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_9_CHANNEL_NUMBER_SHIFT 0

/***************************************************************************
 *TAGID_TRACKER_DATA_10 - Data present in TagID tracker location 10
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: TAGID_TRACKER_DATA_10 :: reserved0 [31:17] */
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_10_reserved0_MASK  0xfffe0000
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_10_reserved0_SHIFT 17

/* XPT_MEMDMA_MCPB :: TAGID_TRACKER_DATA_10 :: NUM_SLOTS [16:11] */
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_10_NUM_SLOTS_MASK  0x0001f800
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_10_NUM_SLOTS_SHIFT 11

/* XPT_MEMDMA_MCPB :: TAGID_TRACKER_DATA_10 :: QUEUE_NUMBER [10:05] */
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_10_QUEUE_NUMBER_MASK 0x000007e0
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_10_QUEUE_NUMBER_SHIFT 5

/* XPT_MEMDMA_MCPB :: TAGID_TRACKER_DATA_10 :: CHANNEL_NUMBER [04:00] */
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_10_CHANNEL_NUMBER_MASK 0x0000001f
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_10_CHANNEL_NUMBER_SHIFT 0

/***************************************************************************
 *TAGID_TRACKER_DATA_11 - Data present in TagID tracker location 11
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: TAGID_TRACKER_DATA_11 :: reserved0 [31:17] */
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_11_reserved0_MASK  0xfffe0000
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_11_reserved0_SHIFT 17

/* XPT_MEMDMA_MCPB :: TAGID_TRACKER_DATA_11 :: NUM_SLOTS [16:11] */
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_11_NUM_SLOTS_MASK  0x0001f800
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_11_NUM_SLOTS_SHIFT 11

/* XPT_MEMDMA_MCPB :: TAGID_TRACKER_DATA_11 :: QUEUE_NUMBER [10:05] */
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_11_QUEUE_NUMBER_MASK 0x000007e0
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_11_QUEUE_NUMBER_SHIFT 5

/* XPT_MEMDMA_MCPB :: TAGID_TRACKER_DATA_11 :: CHANNEL_NUMBER [04:00] */
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_11_CHANNEL_NUMBER_MASK 0x0000001f
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_11_CHANNEL_NUMBER_SHIFT 0

/***************************************************************************
 *TAGID_TRACKER_DATA_12 - Data present in TagID tracker location 12
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: TAGID_TRACKER_DATA_12 :: reserved0 [31:17] */
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_12_reserved0_MASK  0xfffe0000
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_12_reserved0_SHIFT 17

/* XPT_MEMDMA_MCPB :: TAGID_TRACKER_DATA_12 :: NUM_SLOTS [16:11] */
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_12_NUM_SLOTS_MASK  0x0001f800
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_12_NUM_SLOTS_SHIFT 11

/* XPT_MEMDMA_MCPB :: TAGID_TRACKER_DATA_12 :: QUEUE_NUMBER [10:05] */
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_12_QUEUE_NUMBER_MASK 0x000007e0
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_12_QUEUE_NUMBER_SHIFT 5

/* XPT_MEMDMA_MCPB :: TAGID_TRACKER_DATA_12 :: CHANNEL_NUMBER [04:00] */
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_12_CHANNEL_NUMBER_MASK 0x0000001f
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_12_CHANNEL_NUMBER_SHIFT 0

/***************************************************************************
 *TAGID_TRACKER_DATA_13 - Data present in TagID tracker location 13
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: TAGID_TRACKER_DATA_13 :: reserved0 [31:17] */
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_13_reserved0_MASK  0xfffe0000
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_13_reserved0_SHIFT 17

/* XPT_MEMDMA_MCPB :: TAGID_TRACKER_DATA_13 :: NUM_SLOTS [16:11] */
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_13_NUM_SLOTS_MASK  0x0001f800
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_13_NUM_SLOTS_SHIFT 11

/* XPT_MEMDMA_MCPB :: TAGID_TRACKER_DATA_13 :: QUEUE_NUMBER [10:05] */
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_13_QUEUE_NUMBER_MASK 0x000007e0
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_13_QUEUE_NUMBER_SHIFT 5

/* XPT_MEMDMA_MCPB :: TAGID_TRACKER_DATA_13 :: CHANNEL_NUMBER [04:00] */
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_13_CHANNEL_NUMBER_MASK 0x0000001f
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_13_CHANNEL_NUMBER_SHIFT 0

/***************************************************************************
 *TAGID_TRACKER_DATA_14 - Data present in TagID tracker location 14
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: TAGID_TRACKER_DATA_14 :: reserved0 [31:17] */
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_14_reserved0_MASK  0xfffe0000
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_14_reserved0_SHIFT 17

/* XPT_MEMDMA_MCPB :: TAGID_TRACKER_DATA_14 :: NUM_SLOTS [16:11] */
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_14_NUM_SLOTS_MASK  0x0001f800
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_14_NUM_SLOTS_SHIFT 11

/* XPT_MEMDMA_MCPB :: TAGID_TRACKER_DATA_14 :: QUEUE_NUMBER [10:05] */
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_14_QUEUE_NUMBER_MASK 0x000007e0
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_14_QUEUE_NUMBER_SHIFT 5

/* XPT_MEMDMA_MCPB :: TAGID_TRACKER_DATA_14 :: CHANNEL_NUMBER [04:00] */
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_14_CHANNEL_NUMBER_MASK 0x0000001f
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_14_CHANNEL_NUMBER_SHIFT 0

/***************************************************************************
 *TAGID_TRACKER_DATA_15 - Data present in TagID tracker location 15
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: TAGID_TRACKER_DATA_15 :: reserved0 [31:17] */
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_15_reserved0_MASK  0xfffe0000
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_15_reserved0_SHIFT 17

/* XPT_MEMDMA_MCPB :: TAGID_TRACKER_DATA_15 :: NUM_SLOTS [16:11] */
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_15_NUM_SLOTS_MASK  0x0001f800
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_15_NUM_SLOTS_SHIFT 11

/* XPT_MEMDMA_MCPB :: TAGID_TRACKER_DATA_15 :: QUEUE_NUMBER [10:05] */
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_15_QUEUE_NUMBER_MASK 0x000007e0
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_15_QUEUE_NUMBER_SHIFT 5

/* XPT_MEMDMA_MCPB :: TAGID_TRACKER_DATA_15 :: CHANNEL_NUMBER [04:00] */
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_15_CHANNEL_NUMBER_MASK 0x0000001f
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_15_CHANNEL_NUMBER_SHIFT 0

/***************************************************************************
 *TAGID_TRACKER_DATA_16 - Data present in TagID tracker location 16
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: TAGID_TRACKER_DATA_16 :: reserved0 [31:17] */
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_16_reserved0_MASK  0xfffe0000
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_16_reserved0_SHIFT 17

/* XPT_MEMDMA_MCPB :: TAGID_TRACKER_DATA_16 :: NUM_SLOTS [16:11] */
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_16_NUM_SLOTS_MASK  0x0001f800
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_16_NUM_SLOTS_SHIFT 11

/* XPT_MEMDMA_MCPB :: TAGID_TRACKER_DATA_16 :: QUEUE_NUMBER [10:05] */
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_16_QUEUE_NUMBER_MASK 0x000007e0
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_16_QUEUE_NUMBER_SHIFT 5

/* XPT_MEMDMA_MCPB :: TAGID_TRACKER_DATA_16 :: CHANNEL_NUMBER [04:00] */
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_16_CHANNEL_NUMBER_MASK 0x0000001f
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_16_CHANNEL_NUMBER_SHIFT 0

/***************************************************************************
 *TAGID_TRACKER_DATA_17 - Data present in TagID tracker location 17
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: TAGID_TRACKER_DATA_17 :: reserved0 [31:17] */
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_17_reserved0_MASK  0xfffe0000
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_17_reserved0_SHIFT 17

/* XPT_MEMDMA_MCPB :: TAGID_TRACKER_DATA_17 :: NUM_SLOTS [16:11] */
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_17_NUM_SLOTS_MASK  0x0001f800
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_17_NUM_SLOTS_SHIFT 11

/* XPT_MEMDMA_MCPB :: TAGID_TRACKER_DATA_17 :: QUEUE_NUMBER [10:05] */
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_17_QUEUE_NUMBER_MASK 0x000007e0
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_17_QUEUE_NUMBER_SHIFT 5

/* XPT_MEMDMA_MCPB :: TAGID_TRACKER_DATA_17 :: CHANNEL_NUMBER [04:00] */
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_17_CHANNEL_NUMBER_MASK 0x0000001f
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_17_CHANNEL_NUMBER_SHIFT 0

/***************************************************************************
 *TAGID_TRACKER_DATA_18 - Data present in TagID tracker location 18
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: TAGID_TRACKER_DATA_18 :: reserved0 [31:17] */
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_18_reserved0_MASK  0xfffe0000
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_18_reserved0_SHIFT 17

/* XPT_MEMDMA_MCPB :: TAGID_TRACKER_DATA_18 :: NUM_SLOTS [16:11] */
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_18_NUM_SLOTS_MASK  0x0001f800
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_18_NUM_SLOTS_SHIFT 11

/* XPT_MEMDMA_MCPB :: TAGID_TRACKER_DATA_18 :: QUEUE_NUMBER [10:05] */
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_18_QUEUE_NUMBER_MASK 0x000007e0
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_18_QUEUE_NUMBER_SHIFT 5

/* XPT_MEMDMA_MCPB :: TAGID_TRACKER_DATA_18 :: CHANNEL_NUMBER [04:00] */
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_18_CHANNEL_NUMBER_MASK 0x0000001f
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_18_CHANNEL_NUMBER_SHIFT 0

/***************************************************************************
 *TAGID_TRACKER_DATA_19 - Data present in TagID tracker location 19
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: TAGID_TRACKER_DATA_19 :: reserved0 [31:17] */
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_19_reserved0_MASK  0xfffe0000
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_19_reserved0_SHIFT 17

/* XPT_MEMDMA_MCPB :: TAGID_TRACKER_DATA_19 :: NUM_SLOTS [16:11] */
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_19_NUM_SLOTS_MASK  0x0001f800
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_19_NUM_SLOTS_SHIFT 11

/* XPT_MEMDMA_MCPB :: TAGID_TRACKER_DATA_19 :: QUEUE_NUMBER [10:05] */
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_19_QUEUE_NUMBER_MASK 0x000007e0
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_19_QUEUE_NUMBER_SHIFT 5

/* XPT_MEMDMA_MCPB :: TAGID_TRACKER_DATA_19 :: CHANNEL_NUMBER [04:00] */
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_19_CHANNEL_NUMBER_MASK 0x0000001f
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_19_CHANNEL_NUMBER_SHIFT 0

/***************************************************************************
 *TAGID_TRACKER_DATA_20 - Data present in TagID tracker location 20
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: TAGID_TRACKER_DATA_20 :: reserved0 [31:17] */
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_20_reserved0_MASK  0xfffe0000
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_20_reserved0_SHIFT 17

/* XPT_MEMDMA_MCPB :: TAGID_TRACKER_DATA_20 :: NUM_SLOTS [16:11] */
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_20_NUM_SLOTS_MASK  0x0001f800
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_20_NUM_SLOTS_SHIFT 11

/* XPT_MEMDMA_MCPB :: TAGID_TRACKER_DATA_20 :: QUEUE_NUMBER [10:05] */
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_20_QUEUE_NUMBER_MASK 0x000007e0
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_20_QUEUE_NUMBER_SHIFT 5

/* XPT_MEMDMA_MCPB :: TAGID_TRACKER_DATA_20 :: CHANNEL_NUMBER [04:00] */
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_20_CHANNEL_NUMBER_MASK 0x0000001f
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_20_CHANNEL_NUMBER_SHIFT 0

/***************************************************************************
 *TAGID_TRACKER_DATA_21 - Data present in TagID tracker location 21
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: TAGID_TRACKER_DATA_21 :: reserved0 [31:17] */
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_21_reserved0_MASK  0xfffe0000
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_21_reserved0_SHIFT 17

/* XPT_MEMDMA_MCPB :: TAGID_TRACKER_DATA_21 :: NUM_SLOTS [16:11] */
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_21_NUM_SLOTS_MASK  0x0001f800
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_21_NUM_SLOTS_SHIFT 11

/* XPT_MEMDMA_MCPB :: TAGID_TRACKER_DATA_21 :: QUEUE_NUMBER [10:05] */
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_21_QUEUE_NUMBER_MASK 0x000007e0
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_21_QUEUE_NUMBER_SHIFT 5

/* XPT_MEMDMA_MCPB :: TAGID_TRACKER_DATA_21 :: CHANNEL_NUMBER [04:00] */
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_21_CHANNEL_NUMBER_MASK 0x0000001f
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_21_CHANNEL_NUMBER_SHIFT 0

/***************************************************************************
 *TAGID_TRACKER_DATA_22 - Data present in TagID tracker location 22
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: TAGID_TRACKER_DATA_22 :: reserved0 [31:17] */
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_22_reserved0_MASK  0xfffe0000
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_22_reserved0_SHIFT 17

/* XPT_MEMDMA_MCPB :: TAGID_TRACKER_DATA_22 :: NUM_SLOTS [16:11] */
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_22_NUM_SLOTS_MASK  0x0001f800
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_22_NUM_SLOTS_SHIFT 11

/* XPT_MEMDMA_MCPB :: TAGID_TRACKER_DATA_22 :: QUEUE_NUMBER [10:05] */
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_22_QUEUE_NUMBER_MASK 0x000007e0
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_22_QUEUE_NUMBER_SHIFT 5

/* XPT_MEMDMA_MCPB :: TAGID_TRACKER_DATA_22 :: CHANNEL_NUMBER [04:00] */
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_22_CHANNEL_NUMBER_MASK 0x0000001f
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_22_CHANNEL_NUMBER_SHIFT 0

/***************************************************************************
 *TAGID_TRACKER_DATA_23 - Data present in TagID tracker location 23
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: TAGID_TRACKER_DATA_23 :: reserved0 [31:17] */
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_23_reserved0_MASK  0xfffe0000
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_23_reserved0_SHIFT 17

/* XPT_MEMDMA_MCPB :: TAGID_TRACKER_DATA_23 :: NUM_SLOTS [16:11] */
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_23_NUM_SLOTS_MASK  0x0001f800
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_23_NUM_SLOTS_SHIFT 11

/* XPT_MEMDMA_MCPB :: TAGID_TRACKER_DATA_23 :: QUEUE_NUMBER [10:05] */
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_23_QUEUE_NUMBER_MASK 0x000007e0
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_23_QUEUE_NUMBER_SHIFT 5

/* XPT_MEMDMA_MCPB :: TAGID_TRACKER_DATA_23 :: CHANNEL_NUMBER [04:00] */
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_23_CHANNEL_NUMBER_MASK 0x0000001f
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_23_CHANNEL_NUMBER_SHIFT 0

/***************************************************************************
 *TAGID_TRACKER_DATA_24 - Data present in TagID tracker location 24
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: TAGID_TRACKER_DATA_24 :: reserved0 [31:17] */
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_24_reserved0_MASK  0xfffe0000
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_24_reserved0_SHIFT 17

/* XPT_MEMDMA_MCPB :: TAGID_TRACKER_DATA_24 :: NUM_SLOTS [16:11] */
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_24_NUM_SLOTS_MASK  0x0001f800
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_24_NUM_SLOTS_SHIFT 11

/* XPT_MEMDMA_MCPB :: TAGID_TRACKER_DATA_24 :: QUEUE_NUMBER [10:05] */
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_24_QUEUE_NUMBER_MASK 0x000007e0
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_24_QUEUE_NUMBER_SHIFT 5

/* XPT_MEMDMA_MCPB :: TAGID_TRACKER_DATA_24 :: CHANNEL_NUMBER [04:00] */
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_24_CHANNEL_NUMBER_MASK 0x0000001f
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_24_CHANNEL_NUMBER_SHIFT 0

/***************************************************************************
 *TAGID_TRACKER_DATA_25 - Data present in TagID tracker location 25
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: TAGID_TRACKER_DATA_25 :: reserved0 [31:17] */
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_25_reserved0_MASK  0xfffe0000
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_25_reserved0_SHIFT 17

/* XPT_MEMDMA_MCPB :: TAGID_TRACKER_DATA_25 :: NUM_SLOTS [16:11] */
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_25_NUM_SLOTS_MASK  0x0001f800
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_25_NUM_SLOTS_SHIFT 11

/* XPT_MEMDMA_MCPB :: TAGID_TRACKER_DATA_25 :: QUEUE_NUMBER [10:05] */
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_25_QUEUE_NUMBER_MASK 0x000007e0
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_25_QUEUE_NUMBER_SHIFT 5

/* XPT_MEMDMA_MCPB :: TAGID_TRACKER_DATA_25 :: CHANNEL_NUMBER [04:00] */
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_25_CHANNEL_NUMBER_MASK 0x0000001f
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_25_CHANNEL_NUMBER_SHIFT 0

/***************************************************************************
 *TAGID_TRACKER_DATA_26 - Data present in TagID tracker location 26
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: TAGID_TRACKER_DATA_26 :: reserved0 [31:17] */
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_26_reserved0_MASK  0xfffe0000
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_26_reserved0_SHIFT 17

/* XPT_MEMDMA_MCPB :: TAGID_TRACKER_DATA_26 :: NUM_SLOTS [16:11] */
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_26_NUM_SLOTS_MASK  0x0001f800
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_26_NUM_SLOTS_SHIFT 11

/* XPT_MEMDMA_MCPB :: TAGID_TRACKER_DATA_26 :: QUEUE_NUMBER [10:05] */
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_26_QUEUE_NUMBER_MASK 0x000007e0
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_26_QUEUE_NUMBER_SHIFT 5

/* XPT_MEMDMA_MCPB :: TAGID_TRACKER_DATA_26 :: CHANNEL_NUMBER [04:00] */
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_26_CHANNEL_NUMBER_MASK 0x0000001f
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_26_CHANNEL_NUMBER_SHIFT 0

/***************************************************************************
 *TAGID_TRACKER_DATA_27 - Data present in TagID tracker location 27
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: TAGID_TRACKER_DATA_27 :: reserved0 [31:17] */
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_27_reserved0_MASK  0xfffe0000
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_27_reserved0_SHIFT 17

/* XPT_MEMDMA_MCPB :: TAGID_TRACKER_DATA_27 :: NUM_SLOTS [16:11] */
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_27_NUM_SLOTS_MASK  0x0001f800
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_27_NUM_SLOTS_SHIFT 11

/* XPT_MEMDMA_MCPB :: TAGID_TRACKER_DATA_27 :: QUEUE_NUMBER [10:05] */
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_27_QUEUE_NUMBER_MASK 0x000007e0
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_27_QUEUE_NUMBER_SHIFT 5

/* XPT_MEMDMA_MCPB :: TAGID_TRACKER_DATA_27 :: CHANNEL_NUMBER [04:00] */
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_27_CHANNEL_NUMBER_MASK 0x0000001f
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_27_CHANNEL_NUMBER_SHIFT 0

/***************************************************************************
 *TAGID_TRACKER_DATA_28 - Data present in TagID tracker location 28
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: TAGID_TRACKER_DATA_28 :: reserved0 [31:17] */
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_28_reserved0_MASK  0xfffe0000
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_28_reserved0_SHIFT 17

/* XPT_MEMDMA_MCPB :: TAGID_TRACKER_DATA_28 :: NUM_SLOTS [16:11] */
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_28_NUM_SLOTS_MASK  0x0001f800
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_28_NUM_SLOTS_SHIFT 11

/* XPT_MEMDMA_MCPB :: TAGID_TRACKER_DATA_28 :: QUEUE_NUMBER [10:05] */
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_28_QUEUE_NUMBER_MASK 0x000007e0
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_28_QUEUE_NUMBER_SHIFT 5

/* XPT_MEMDMA_MCPB :: TAGID_TRACKER_DATA_28 :: CHANNEL_NUMBER [04:00] */
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_28_CHANNEL_NUMBER_MASK 0x0000001f
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_28_CHANNEL_NUMBER_SHIFT 0

/***************************************************************************
 *TAGID_TRACKER_DATA_29 - Data present in TagID tracker location 29
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: TAGID_TRACKER_DATA_29 :: reserved0 [31:17] */
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_29_reserved0_MASK  0xfffe0000
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_29_reserved0_SHIFT 17

/* XPT_MEMDMA_MCPB :: TAGID_TRACKER_DATA_29 :: NUM_SLOTS [16:11] */
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_29_NUM_SLOTS_MASK  0x0001f800
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_29_NUM_SLOTS_SHIFT 11

/* XPT_MEMDMA_MCPB :: TAGID_TRACKER_DATA_29 :: QUEUE_NUMBER [10:05] */
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_29_QUEUE_NUMBER_MASK 0x000007e0
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_29_QUEUE_NUMBER_SHIFT 5

/* XPT_MEMDMA_MCPB :: TAGID_TRACKER_DATA_29 :: CHANNEL_NUMBER [04:00] */
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_29_CHANNEL_NUMBER_MASK 0x0000001f
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_29_CHANNEL_NUMBER_SHIFT 0

/***************************************************************************
 *TAGID_TRACKER_DATA_30 - Data present in TagID tracker location 30
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: TAGID_TRACKER_DATA_30 :: reserved0 [31:17] */
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_30_reserved0_MASK  0xfffe0000
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_30_reserved0_SHIFT 17

/* XPT_MEMDMA_MCPB :: TAGID_TRACKER_DATA_30 :: NUM_SLOTS [16:11] */
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_30_NUM_SLOTS_MASK  0x0001f800
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_30_NUM_SLOTS_SHIFT 11

/* XPT_MEMDMA_MCPB :: TAGID_TRACKER_DATA_30 :: QUEUE_NUMBER [10:05] */
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_30_QUEUE_NUMBER_MASK 0x000007e0
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_30_QUEUE_NUMBER_SHIFT 5

/* XPT_MEMDMA_MCPB :: TAGID_TRACKER_DATA_30 :: CHANNEL_NUMBER [04:00] */
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_30_CHANNEL_NUMBER_MASK 0x0000001f
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_30_CHANNEL_NUMBER_SHIFT 0

/***************************************************************************
 *TAGID_TRACKER_DATA_31 - Data present in TagID tracker location 31
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: TAGID_TRACKER_DATA_31 :: reserved0 [31:17] */
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_31_reserved0_MASK  0xfffe0000
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_31_reserved0_SHIFT 17

/* XPT_MEMDMA_MCPB :: TAGID_TRACKER_DATA_31 :: NUM_SLOTS [16:11] */
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_31_NUM_SLOTS_MASK  0x0001f800
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_31_NUM_SLOTS_SHIFT 11

/* XPT_MEMDMA_MCPB :: TAGID_TRACKER_DATA_31 :: QUEUE_NUMBER [10:05] */
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_31_QUEUE_NUMBER_MASK 0x000007e0
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_31_QUEUE_NUMBER_SHIFT 5

/* XPT_MEMDMA_MCPB :: TAGID_TRACKER_DATA_31 :: CHANNEL_NUMBER [04:00] */
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_31_CHANNEL_NUMBER_MASK 0x0000001f
#define BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_31_CHANNEL_NUMBER_SHIFT 0

/***************************************************************************
 *DEBUG_0 - Debug Register
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: DEBUG_0 :: VALUE [31:00] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_0_VALUE_MASK                    0xffffffff
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_0_VALUE_SHIFT                   0

/***************************************************************************
 *DEBUG_1 - Debug Register
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: DEBUG_1 :: VALUE [31:00] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_1_VALUE_MASK                    0xffffffff
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_1_VALUE_SHIFT                   0

/***************************************************************************
 *DEBUG_2 - Debug Register
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: DEBUG_2 :: VALUE [31:00] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_2_VALUE_MASK                    0xffffffff
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_2_VALUE_SHIFT                   0

/***************************************************************************
 *DEBUG_3 - Debug Register
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: DEBUG_3 :: VALUE [31:00] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_3_VALUE_MASK                    0xffffffff
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_3_VALUE_SHIFT                   0

/***************************************************************************
 *DEBUG_4 - Debug Register
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: DEBUG_4 :: VALUE [31:00] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_4_VALUE_MASK                    0xffffffff
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_4_VALUE_SHIFT                   0

/***************************************************************************
 *DEBUG_5 - Debug Register
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: DEBUG_5 :: VALUE_8 [31:27] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_5_VALUE_8_MASK                  0xf8000000
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_5_VALUE_8_SHIFT                 27

/* XPT_MEMDMA_MCPB :: DEBUG_5 :: reserved0 [26:22] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_5_reserved0_MASK                0x07c00000
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_5_reserved0_SHIFT               22

/* XPT_MEMDMA_MCPB :: DEBUG_5 :: VALUE_7 [21:19] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_5_VALUE_7_MASK                  0x00380000
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_5_VALUE_7_SHIFT                 19

/* XPT_MEMDMA_MCPB :: DEBUG_5 :: VALUE_6 [18:18] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_5_VALUE_6_MASK                  0x00040000
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_5_VALUE_6_SHIFT                 18

/* XPT_MEMDMA_MCPB :: DEBUG_5 :: VALUE_5 [17:17] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_5_VALUE_5_MASK                  0x00020000
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_5_VALUE_5_SHIFT                 17

/* XPT_MEMDMA_MCPB :: DEBUG_5 :: VALUE_4 [16:16] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_5_VALUE_4_MASK                  0x00010000
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_5_VALUE_4_SHIFT                 16

/* XPT_MEMDMA_MCPB :: DEBUG_5 :: reserved1 [15:10] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_5_reserved1_MASK                0x0000fc00
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_5_reserved1_SHIFT               10

/* XPT_MEMDMA_MCPB :: DEBUG_5 :: VALUE_3 [09:05] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_5_VALUE_3_MASK                  0x000003e0
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_5_VALUE_3_SHIFT                 5

/* XPT_MEMDMA_MCPB :: DEBUG_5 :: VALUE_2 [04:02] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_5_VALUE_2_MASK                  0x0000001c
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_5_VALUE_2_SHIFT                 2

/* XPT_MEMDMA_MCPB :: DEBUG_5 :: VALUE_1 [01:01] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_5_VALUE_1_MASK                  0x00000002
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_5_VALUE_1_SHIFT                 1

/* XPT_MEMDMA_MCPB :: DEBUG_5 :: VALUE_0 [00:00] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_5_VALUE_0_MASK                  0x00000001
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_5_VALUE_0_SHIFT                 0

/***************************************************************************
 *DEBUG_6 - Debug Register
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: DEBUG_6 :: VALUE [31:00] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_6_VALUE_MASK                    0xffffffff
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_6_VALUE_SHIFT                   0

/***************************************************************************
 *DEBUG_7 - Debug Register
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: DEBUG_7 :: reserved0 [31:28] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_7_reserved0_MASK                0xf0000000
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_7_reserved0_SHIFT               28

/* XPT_MEMDMA_MCPB :: DEBUG_7 :: VALUE_9 [27:23] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_7_VALUE_9_MASK                  0x0f800000
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_7_VALUE_9_SHIFT                 23

/* XPT_MEMDMA_MCPB :: DEBUG_7 :: VALUE_8 [22:22] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_7_VALUE_8_MASK                  0x00400000
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_7_VALUE_8_SHIFT                 22

/* XPT_MEMDMA_MCPB :: DEBUG_7 :: VALUE_7 [21:21] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_7_VALUE_7_MASK                  0x00200000
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_7_VALUE_7_SHIFT                 21

/* XPT_MEMDMA_MCPB :: DEBUG_7 :: VALUE_6 [20:20] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_7_VALUE_6_MASK                  0x00100000
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_7_VALUE_6_SHIFT                 20

/* XPT_MEMDMA_MCPB :: DEBUG_7 :: VALUE_5 [19:19] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_7_VALUE_5_MASK                  0x00080000
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_7_VALUE_5_SHIFT                 19

/* XPT_MEMDMA_MCPB :: DEBUG_7 :: VALUE_4 [18:16] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_7_VALUE_4_MASK                  0x00070000
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_7_VALUE_4_SHIFT                 16

/* XPT_MEMDMA_MCPB :: DEBUG_7 :: reserved1 [15:11] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_7_reserved1_MASK                0x0000f800
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_7_reserved1_SHIFT               11

/* XPT_MEMDMA_MCPB :: DEBUG_7 :: VALUE_3 [10:06] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_7_VALUE_3_MASK                  0x000007c0
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_7_VALUE_3_SHIFT                 6

/* XPT_MEMDMA_MCPB :: DEBUG_7 :: VALUE_2 [05:02] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_7_VALUE_2_MASK                  0x0000003c
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_7_VALUE_2_SHIFT                 2

/* XPT_MEMDMA_MCPB :: DEBUG_7 :: VALUE_1 [01:01] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_7_VALUE_1_MASK                  0x00000002
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_7_VALUE_1_SHIFT                 1

/* XPT_MEMDMA_MCPB :: DEBUG_7 :: VALUE_0 [00:00] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_7_VALUE_0_MASK                  0x00000001
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_7_VALUE_0_SHIFT                 0

/***************************************************************************
 *DEBUG_8 - Debug Register
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: DEBUG_8 :: VALUE [31:00] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_8_VALUE_MASK                    0xffffffff
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_8_VALUE_SHIFT                   0

/***************************************************************************
 *DEBUG_9 - Debug Register
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: DEBUG_9 :: reserved0 [31:13] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_9_reserved0_MASK                0xffffe000
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_9_reserved0_SHIFT               13

/* XPT_MEMDMA_MCPB :: DEBUG_9 :: VALUE_3 [12:12] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_9_VALUE_3_MASK                  0x00001000
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_9_VALUE_3_SHIFT                 12

/* XPT_MEMDMA_MCPB :: DEBUG_9 :: VALUE_2 [11:08] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_9_VALUE_2_MASK                  0x00000f00
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_9_VALUE_2_SHIFT                 8

/* XPT_MEMDMA_MCPB :: DEBUG_9 :: VALUE_1 [07:03] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_9_VALUE_1_MASK                  0x000000f8
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_9_VALUE_1_SHIFT                 3

/* XPT_MEMDMA_MCPB :: DEBUG_9 :: VALUE_0 [02:00] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_9_VALUE_0_MASK                  0x00000007
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_9_VALUE_0_SHIFT                 0

/***************************************************************************
 *DEBUG_10 - Debug Register
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: DEBUG_10 :: TS_W0_OUT_DMA_END [31:31] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_10_TS_W0_OUT_DMA_END_MASK       0x80000000
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_10_TS_W0_OUT_DMA_END_SHIFT      31

/* XPT_MEMDMA_MCPB :: DEBUG_10 :: TS_W1_OUT_DMA_END [30:30] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_10_TS_W1_OUT_DMA_END_MASK       0x40000000
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_10_TS_W1_OUT_DMA_END_SHIFT      30

/* XPT_MEMDMA_MCPB :: DEBUG_10 :: TS_W2_OUT_DMA_END [29:29] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_10_TS_W2_OUT_DMA_END_MASK       0x20000000
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_10_TS_W2_OUT_DMA_END_SHIFT      29

/* XPT_MEMDMA_MCPB :: DEBUG_10 :: TS_W3_OUT_DMA_END [28:28] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_10_TS_W3_OUT_DMA_END_MASK       0x10000000
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_10_TS_W3_OUT_DMA_END_SHIFT      28

/* XPT_MEMDMA_MCPB :: DEBUG_10 :: TS_W4_OUT_DMA_END [27:27] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_10_TS_W4_OUT_DMA_END_MASK       0x08000000
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_10_TS_W4_OUT_DMA_END_SHIFT      27

/* XPT_MEMDMA_MCPB :: DEBUG_10 :: TS_W0_OUT_READY [26:26] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_10_TS_W0_OUT_READY_MASK         0x04000000
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_10_TS_W0_OUT_READY_SHIFT        26

/* XPT_MEMDMA_MCPB :: DEBUG_10 :: TS_W1_OUT_READY [25:25] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_10_TS_W1_OUT_READY_MASK         0x02000000
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_10_TS_W1_OUT_READY_SHIFT        25

/* XPT_MEMDMA_MCPB :: DEBUG_10 :: TS_W2_OUT_READY [24:24] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_10_TS_W2_OUT_READY_MASK         0x01000000
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_10_TS_W2_OUT_READY_SHIFT        24

/* XPT_MEMDMA_MCPB :: DEBUG_10 :: TS_W3_OUT_READY [23:23] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_10_TS_W3_OUT_READY_MASK         0x00800000
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_10_TS_W3_OUT_READY_SHIFT        23

/* XPT_MEMDMA_MCPB :: DEBUG_10 :: TS_W4_OUT_READY [22:22] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_10_TS_W4_OUT_READY_MASK         0x00400000
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_10_TS_W4_OUT_READY_SHIFT        22

/* XPT_MEMDMA_MCPB :: DEBUG_10 :: TS_W4_OUT_ACCEPT [21:21] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_10_TS_W4_OUT_ACCEPT_MASK        0x00200000
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_10_TS_W4_OUT_ACCEPT_SHIFT       21

/* XPT_MEMDMA_MCPB :: DEBUG_10 :: TS_W5_IN_ACCEPT [20:20] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_10_TS_W5_IN_ACCEPT_MASK         0x00100000
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_10_TS_W5_IN_ACCEPT_SHIFT        20

/* XPT_MEMDMA_MCPB :: DEBUG_10 :: TS_W5_IN_READY [19:19] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_10_TS_W5_IN_READY_MASK          0x00080000
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_10_TS_W5_IN_READY_SHIFT         19

/* XPT_MEMDMA_MCPB :: DEBUG_10 :: TS_STATE [18:13] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_10_TS_STATE_MASK                0x0007e000
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_10_TS_STATE_SHIFT               13

/* XPT_MEMDMA_MCPB :: DEBUG_10 :: TS_BAND_ID [12:05] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_10_TS_BAND_ID_MASK              0x00001fe0
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_10_TS_BAND_ID_SHIFT             5

/* XPT_MEMDMA_MCPB :: DEBUG_10 :: TS_PKT_BUF2SP_DONE [04:04] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_10_TS_PKT_BUF2SP_DONE_MASK      0x00000010
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_10_TS_PKT_BUF2SP_DONE_SHIFT     4

/* XPT_MEMDMA_MCPB :: DEBUG_10 :: TS_CFG_DCP2SP_DONE [03:03] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_10_TS_CFG_DCP2SP_DONE_MASK      0x00000008
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_10_TS_CFG_DCP2SP_DONE_SHIFT     3

/* XPT_MEMDMA_MCPB :: DEBUG_10 :: TS_CFG_DMA_SP2SP_DONE [02:02] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_10_TS_CFG_DMA_SP2SP_DONE_MASK   0x00000004
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_10_TS_CFG_DMA_SP2SP_DONE_SHIFT  2

/* XPT_MEMDMA_MCPB :: DEBUG_10 :: TS_SMU2SP_DONE [01:01] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_10_TS_SMU2SP_DONE_MASK          0x00000002
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_10_TS_SMU2SP_DONE_SHIFT         1

/* XPT_MEMDMA_MCPB :: DEBUG_10 :: TS_SP2DMA_START [00:00] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_10_TS_SP2DMA_START_MASK         0x00000001
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_10_TS_SP2DMA_START_SHIFT        0

/***************************************************************************
 *DEBUG_11 - Debug Register
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: DEBUG_11 :: reserved0 [31:08] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_11_reserved0_MASK               0xffffff00
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_11_reserved0_SHIFT              8

/* XPT_MEMDMA_MCPB :: DEBUG_11 :: TS_PT_SEARCH_IN_PROGRESS [07:07] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_11_TS_PT_SEARCH_IN_PROGRESS_MASK 0x00000080
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_11_TS_PT_SEARCH_IN_PROGRESS_SHIFT 7

/* XPT_MEMDMA_MCPB :: DEBUG_11 :: TS_PT_SEARCH_DONE [06:06] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_11_TS_PT_SEARCH_DONE_MASK       0x00000040
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_11_TS_PT_SEARCH_DONE_SHIFT      6

/* XPT_MEMDMA_MCPB :: DEBUG_11 :: TS_DMA_END [05:05] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_11_TS_DMA_END_MASK              0x00000020
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_11_TS_DMA_END_SHIFT             5

/* XPT_MEMDMA_MCPB :: DEBUG_11 :: TS_PKT_END [04:04] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_11_TS_PKT_END_MASK              0x00000010
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_11_TS_PKT_END_SHIFT             4

/* XPT_MEMDMA_MCPB :: DEBUG_11 :: TS_PKT_DONE [03:03] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_11_TS_PKT_DONE_MASK             0x00000008
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_11_TS_PKT_DONE_SHIFT            3

/* XPT_MEMDMA_MCPB :: DEBUG_11 :: TS_LAST_TRANS [02:02] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_11_TS_LAST_TRANS_MASK           0x00000004
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_11_TS_LAST_TRANS_SHIFT          2

/* XPT_MEMDMA_MCPB :: DEBUG_11 :: TS_SKIP_PKT_BUF2SP_DONE [01:01] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_11_TS_SKIP_PKT_BUF2SP_DONE_MASK 0x00000002
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_11_TS_SKIP_PKT_BUF2SP_DONE_SHIFT 1

/* XPT_MEMDMA_MCPB :: DEBUG_11 :: TS_PARSING_IN_PROGRESS [00:00] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_11_TS_PARSING_IN_PROGRESS_MASK  0x00000001
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_11_TS_PARSING_IN_PROGRESS_SHIFT 0

/***************************************************************************
 *DEBUG_12 - Debug Register
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: DEBUG_12 :: PES_W0_OUT_DMA_END [31:31] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_12_PES_W0_OUT_DMA_END_MASK      0x80000000
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_12_PES_W0_OUT_DMA_END_SHIFT     31

/* XPT_MEMDMA_MCPB :: DEBUG_12 :: PES_W1_OUT_DMA_END [30:30] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_12_PES_W1_OUT_DMA_END_MASK      0x40000000
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_12_PES_W1_OUT_DMA_END_SHIFT     30

/* XPT_MEMDMA_MCPB :: DEBUG_12 :: PES_W2_OUT_DMA_END [29:29] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_12_PES_W2_OUT_DMA_END_MASK      0x20000000
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_12_PES_W2_OUT_DMA_END_SHIFT     29

/* XPT_MEMDMA_MCPB :: DEBUG_12 :: PES_W3_OUT_DMA_END [28:28] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_12_PES_W3_OUT_DMA_END_MASK      0x10000000
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_12_PES_W3_OUT_DMA_END_SHIFT     28

/* XPT_MEMDMA_MCPB :: DEBUG_12 :: PES_W4_OUT_DMA_END [27:27] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_12_PES_W4_OUT_DMA_END_MASK      0x08000000
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_12_PES_W4_OUT_DMA_END_SHIFT     27

/* XPT_MEMDMA_MCPB :: DEBUG_12 :: PES_W0_OUT_READY [26:26] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_12_PES_W0_OUT_READY_MASK        0x04000000
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_12_PES_W0_OUT_READY_SHIFT       26

/* XPT_MEMDMA_MCPB :: DEBUG_12 :: PES_W1_OUT_READY [25:25] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_12_PES_W1_OUT_READY_MASK        0x02000000
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_12_PES_W1_OUT_READY_SHIFT       25

/* XPT_MEMDMA_MCPB :: DEBUG_12 :: PES_W2_OUT_READY [24:24] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_12_PES_W2_OUT_READY_MASK        0x01000000
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_12_PES_W2_OUT_READY_SHIFT       24

/* XPT_MEMDMA_MCPB :: DEBUG_12 :: PES_W3_OUT_READY [23:23] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_12_PES_W3_OUT_READY_MASK        0x00800000
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_12_PES_W3_OUT_READY_SHIFT       23

/* XPT_MEMDMA_MCPB :: DEBUG_12 :: PES_W4_OUT_READY [22:22] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_12_PES_W4_OUT_READY_MASK        0x00400000
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_12_PES_W4_OUT_READY_SHIFT       22

/* XPT_MEMDMA_MCPB :: DEBUG_12 :: PES_W4_OUT_ACCEPT [21:21] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_12_PES_W4_OUT_ACCEPT_MASK       0x00200000
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_12_PES_W4_OUT_ACCEPT_SHIFT      21

/* XPT_MEMDMA_MCPB :: DEBUG_12 :: PES_W5_IN_ACCEPT [20:20] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_12_PES_W5_IN_ACCEPT_MASK        0x00100000
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_12_PES_W5_IN_ACCEPT_SHIFT       20

/* XPT_MEMDMA_MCPB :: DEBUG_12 :: PES_W5_IN_READY [19:19] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_12_PES_W5_IN_READY_MASK         0x00080000
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_12_PES_W5_IN_READY_SHIFT        19

/* XPT_MEMDMA_MCPB :: DEBUG_12 :: PES_STATE [18:13] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_12_PES_STATE_MASK               0x0007e000
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_12_PES_STATE_SHIFT              13

/* XPT_MEMDMA_MCPB :: DEBUG_12 :: PES_BAND_ID [12:05] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_12_PES_BAND_ID_MASK             0x00001fe0
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_12_PES_BAND_ID_SHIFT            5

/* XPT_MEMDMA_MCPB :: DEBUG_12 :: PES_PKT_BUF2SP_DONE [04:04] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_12_PES_PKT_BUF2SP_DONE_MASK     0x00000010
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_12_PES_PKT_BUF2SP_DONE_SHIFT    4

/* XPT_MEMDMA_MCPB :: DEBUG_12 :: PES_CFG_DCP2SP_DONE [03:03] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_12_PES_CFG_DCP2SP_DONE_MASK     0x00000008
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_12_PES_CFG_DCP2SP_DONE_SHIFT    3

/* XPT_MEMDMA_MCPB :: DEBUG_12 :: PES_CFG_DMA_SP2SP_DONE [02:02] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_12_PES_CFG_DMA_SP2SP_DONE_MASK  0x00000004
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_12_PES_CFG_DMA_SP2SP_DONE_SHIFT 2

/* XPT_MEMDMA_MCPB :: DEBUG_12 :: PES_SMU2SP_DONE [01:01] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_12_PES_SMU2SP_DONE_MASK         0x00000002
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_12_PES_SMU2SP_DONE_SHIFT        1

/* XPT_MEMDMA_MCPB :: DEBUG_12 :: PES_SP2DMA_START [00:00] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_12_PES_SP2DMA_START_MASK        0x00000001
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_12_PES_SP2DMA_START_SHIFT       0

/***************************************************************************
 *DEBUG_13 - Debug Register
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: DEBUG_13 :: reserved0 [31:10] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_13_reserved0_MASK               0xfffffc00
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_13_reserved0_SHIFT              10

/* XPT_MEMDMA_MCPB :: DEBUG_13 :: PES_SET_START_DCP [09:09] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_13_PES_SET_START_DCP_MASK       0x00000200
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_13_PES_SET_START_DCP_SHIFT      9

/* XPT_MEMDMA_MCPB :: DEBUG_13 :: PES_VALID_PUSH_RESIDUAL_DATA [08:08] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_13_PES_VALID_PUSH_RESIDUAL_DATA_MASK 0x00000100
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_13_PES_VALID_PUSH_RESIDUAL_DATA_SHIFT 8

/* XPT_MEMDMA_MCPB :: DEBUG_13 :: PES_PT_SEARCH_IN_PROGRESS [07:07] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_13_PES_PT_SEARCH_IN_PROGRESS_MASK 0x00000080
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_13_PES_PT_SEARCH_IN_PROGRESS_SHIFT 7

/* XPT_MEMDMA_MCPB :: DEBUG_13 :: PES_PT_SEARCH_DONE [06:06] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_13_PES_PT_SEARCH_DONE_MASK      0x00000040
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_13_PES_PT_SEARCH_DONE_SHIFT     6

/* XPT_MEMDMA_MCPB :: DEBUG_13 :: PES_DMA_END [05:05] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_13_PES_DMA_END_MASK             0x00000020
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_13_PES_DMA_END_SHIFT            5

/* XPT_MEMDMA_MCPB :: DEBUG_13 :: PES_PKT_END [04:04] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_13_PES_PKT_END_MASK             0x00000010
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_13_PES_PKT_END_SHIFT            4

/* XPT_MEMDMA_MCPB :: DEBUG_13 :: PES_PKT_DONE [03:03] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_13_PES_PKT_DONE_MASK            0x00000008
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_13_PES_PKT_DONE_SHIFT           3

/* XPT_MEMDMA_MCPB :: DEBUG_13 :: PES_LAST_TRANS [02:02] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_13_PES_LAST_TRANS_MASK          0x00000004
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_13_PES_LAST_TRANS_SHIFT         2

/* XPT_MEMDMA_MCPB :: DEBUG_13 :: PES_SKIP_PKT_BUF2SP_DONE [01:01] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_13_PES_SKIP_PKT_BUF2SP_DONE_MASK 0x00000002
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_13_PES_SKIP_PKT_BUF2SP_DONE_SHIFT 1

/* XPT_MEMDMA_MCPB :: DEBUG_13 :: PES_PARSING_IN_PROGRESS [00:00] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_13_PES_PARSING_IN_PROGRESS_MASK 0x00000001
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_13_PES_PARSING_IN_PROGRESS_SHIFT 0

/***************************************************************************
 *DEBUG_14 - Debug Register
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: DEBUG_14 :: reserved0 [31:27] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_14_reserved0_MASK               0xf8000000
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_14_reserved0_SHIFT              27

/* XPT_MEMDMA_MCPB :: DEBUG_14 :: VALUE_13 [26:22] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_14_VALUE_13_MASK                0x07c00000
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_14_VALUE_13_SHIFT               22

/* XPT_MEMDMA_MCPB :: DEBUG_14 :: VALUE_12 [21:19] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_14_VALUE_12_MASK                0x00380000
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_14_VALUE_12_SHIFT               19

/* XPT_MEMDMA_MCPB :: DEBUG_14 :: reserved1 [18:18] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_14_reserved1_MASK               0x00040000
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_14_reserved1_SHIFT              18

/* XPT_MEMDMA_MCPB :: DEBUG_14 :: VALUE_11 [17:17] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_14_VALUE_11_MASK                0x00020000
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_14_VALUE_11_SHIFT               17

/* XPT_MEMDMA_MCPB :: DEBUG_14 :: VALUE_10 [16:16] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_14_VALUE_10_MASK                0x00010000
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_14_VALUE_10_SHIFT               16

/* XPT_MEMDMA_MCPB :: DEBUG_14 :: VALUE_9 [15:15] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_14_VALUE_9_MASK                 0x00008000
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_14_VALUE_9_SHIFT                15

/* XPT_MEMDMA_MCPB :: DEBUG_14 :: VALUE_8 [14:14] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_14_VALUE_8_MASK                 0x00004000
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_14_VALUE_8_SHIFT                14

/* XPT_MEMDMA_MCPB :: DEBUG_14 :: VALUE_7 [13:13] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_14_VALUE_7_MASK                 0x00002000
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_14_VALUE_7_SHIFT                13

/* XPT_MEMDMA_MCPB :: DEBUG_14 :: VALUE_6 [12:12] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_14_VALUE_6_MASK                 0x00001000
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_14_VALUE_6_SHIFT                12

/* XPT_MEMDMA_MCPB :: DEBUG_14 :: VALUE_5 [11:11] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_14_VALUE_5_MASK                 0x00000800
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_14_VALUE_5_SHIFT                11

/* XPT_MEMDMA_MCPB :: DEBUG_14 :: VALUE_4 [10:10] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_14_VALUE_4_MASK                 0x00000400
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_14_VALUE_4_SHIFT                10

/* XPT_MEMDMA_MCPB :: DEBUG_14 :: VALUE_3 [09:09] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_14_VALUE_3_MASK                 0x00000200
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_14_VALUE_3_SHIFT                9

/* XPT_MEMDMA_MCPB :: DEBUG_14 :: VALUE_2 [08:08] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_14_VALUE_2_MASK                 0x00000100
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_14_VALUE_2_SHIFT                8

/* XPT_MEMDMA_MCPB :: DEBUG_14 :: VALUE_1 [07:03] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_14_VALUE_1_MASK                 0x000000f8
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_14_VALUE_1_SHIFT                3

/* XPT_MEMDMA_MCPB :: DEBUG_14 :: VALUE_0 [02:00] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_14_VALUE_0_MASK                 0x00000007
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_14_VALUE_0_SHIFT                0

/***************************************************************************
 *DEBUG_15 - Debug Register
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: DEBUG_15 :: reserved0 [31:28] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_15_reserved0_MASK               0xf0000000
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_15_reserved0_SHIFT              28

/* XPT_MEMDMA_MCPB :: DEBUG_15 :: VALUE_5 [27:22] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_15_VALUE_5_MASK                 0x0fc00000
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_15_VALUE_5_SHIFT                22

/* XPT_MEMDMA_MCPB :: DEBUG_15 :: VALUE_4 [21:18] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_15_VALUE_4_MASK                 0x003c0000
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_15_VALUE_4_SHIFT                18

/* XPT_MEMDMA_MCPB :: DEBUG_15 :: VALUE_3 [17:16] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_15_VALUE_3_MASK                 0x00030000
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_15_VALUE_3_SHIFT                16

/* XPT_MEMDMA_MCPB :: DEBUG_15 :: reserved1 [15:11] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_15_reserved1_MASK               0x0000f800
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_15_reserved1_SHIFT              11

/* XPT_MEMDMA_MCPB :: DEBUG_15 :: VALUE_2 [10:06] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_15_VALUE_2_MASK                 0x000007c0
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_15_VALUE_2_SHIFT                6

/* XPT_MEMDMA_MCPB :: DEBUG_15 :: VALUE_1 [05:02] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_15_VALUE_1_MASK                 0x0000003c
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_15_VALUE_1_SHIFT                2

/* XPT_MEMDMA_MCPB :: DEBUG_15 :: VALUE_0 [01:00] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_15_VALUE_0_MASK                 0x00000003
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_15_VALUE_0_SHIFT                0

/***************************************************************************
 *DEBUG_16 - Debug Register
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: DEBUG_16 :: VALUE [31:00] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_16_VALUE_MASK                   0xffffffff
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_16_VALUE_SHIFT                  0

/***************************************************************************
 *DEBUG_17 - Debug Register
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: DEBUG_17 :: VALUE [31:00] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_17_VALUE_MASK                   0xffffffff
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_17_VALUE_SHIFT                  0

/***************************************************************************
 *DEBUG_18 - Debug Register
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: DEBUG_18 :: VALUE [31:00] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_18_VALUE_MASK                   0xffffffff
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_18_VALUE_SHIFT                  0

/***************************************************************************
 *DEBUG_19 - Debug Register
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: DEBUG_19 :: VALUE [31:00] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_19_VALUE_MASK                   0xffffffff
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_19_VALUE_SHIFT                  0

/***************************************************************************
 *DEBUG_20 - Debug Register
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: DEBUG_20 :: VALUE [31:00] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_20_VALUE_MASK                   0xffffffff
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_20_VALUE_SHIFT                  0

/***************************************************************************
 *DEBUG_21 - Debug Register
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: DEBUG_21 :: VALUE [31:00] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_21_VALUE_MASK                   0xffffffff
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_21_VALUE_SHIFT                  0

/***************************************************************************
 *DEBUG_22 - Debug Register
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: DEBUG_22 :: VALUE [31:00] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_22_VALUE_MASK                   0xffffffff
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_22_VALUE_SHIFT                  0

/***************************************************************************
 *DEBUG_23 - Debug Register
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: DEBUG_23 :: VALUE [31:00] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_23_VALUE_MASK                   0xffffffff
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_23_VALUE_SHIFT                  0

/***************************************************************************
 *DEBUG_24 - Debug Register
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: DEBUG_24 :: VALUE [31:00] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_24_VALUE_MASK                   0xffffffff
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_24_VALUE_SHIFT                  0

/***************************************************************************
 *DEBUG_25 - Debug Register
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: DEBUG_25 :: VALUE [31:00] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_25_VALUE_MASK                   0xffffffff
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_25_VALUE_SHIFT                  0

/***************************************************************************
 *DEBUG_26 - Debug Register
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: DEBUG_26 :: reserved0 [31:28] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_26_reserved0_MASK               0xf0000000
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_26_reserved0_SHIFT              28

/* XPT_MEMDMA_MCPB :: DEBUG_26 :: VALUE_5 [27:22] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_26_VALUE_5_MASK                 0x0fc00000
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_26_VALUE_5_SHIFT                22

/* XPT_MEMDMA_MCPB :: DEBUG_26 :: VALUE_4 [21:18] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_26_VALUE_4_MASK                 0x003c0000
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_26_VALUE_4_SHIFT                18

/* XPT_MEMDMA_MCPB :: DEBUG_26 :: VALUE_3 [17:16] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_26_VALUE_3_MASK                 0x00030000
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_26_VALUE_3_SHIFT                16

/* XPT_MEMDMA_MCPB :: DEBUG_26 :: reserved1 [15:11] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_26_reserved1_MASK               0x0000f800
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_26_reserved1_SHIFT              11

/* XPT_MEMDMA_MCPB :: DEBUG_26 :: VALUE_2 [10:06] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_26_VALUE_2_MASK                 0x000007c0
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_26_VALUE_2_SHIFT                6

/* XPT_MEMDMA_MCPB :: DEBUG_26 :: VALUE_1 [05:02] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_26_VALUE_1_MASK                 0x0000003c
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_26_VALUE_1_SHIFT                2

/* XPT_MEMDMA_MCPB :: DEBUG_26 :: VALUE_0 [01:00] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_26_VALUE_0_MASK                 0x00000003
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_26_VALUE_0_SHIFT                0

/***************************************************************************
 *DEBUG_27 - Debug Register
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: DEBUG_27 :: BM_W0_OUT_DMA_END [31:31] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_27_BM_W0_OUT_DMA_END_MASK       0x80000000
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_27_BM_W0_OUT_DMA_END_SHIFT      31

/* XPT_MEMDMA_MCPB :: DEBUG_27 :: BM_W1_OUT_DMA_END [30:30] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_27_BM_W1_OUT_DMA_END_MASK       0x40000000
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_27_BM_W1_OUT_DMA_END_SHIFT      30

/* XPT_MEMDMA_MCPB :: DEBUG_27 :: BM_W2_OUT_DMA_END [29:29] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_27_BM_W2_OUT_DMA_END_MASK       0x20000000
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_27_BM_W2_OUT_DMA_END_SHIFT      29

/* XPT_MEMDMA_MCPB :: DEBUG_27 :: BM_W3_OUT_DMA_END [28:28] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_27_BM_W3_OUT_DMA_END_MASK       0x10000000
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_27_BM_W3_OUT_DMA_END_SHIFT      28

/* XPT_MEMDMA_MCPB :: DEBUG_27 :: BM_W4_OUT_DMA_END [27:27] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_27_BM_W4_OUT_DMA_END_MASK       0x08000000
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_27_BM_W4_OUT_DMA_END_SHIFT      27

/* XPT_MEMDMA_MCPB :: DEBUG_27 :: BM_W5_OUT_DMA_END [26:26] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_27_BM_W5_OUT_DMA_END_MASK       0x04000000
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_27_BM_W5_OUT_DMA_END_SHIFT      26

/* XPT_MEMDMA_MCPB :: DEBUG_27 :: BM_W0_OUT_READY [25:25] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_27_BM_W0_OUT_READY_MASK         0x02000000
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_27_BM_W0_OUT_READY_SHIFT        25

/* XPT_MEMDMA_MCPB :: DEBUG_27 :: BM_W1_OUT_READY [24:24] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_27_BM_W1_OUT_READY_MASK         0x01000000
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_27_BM_W1_OUT_READY_SHIFT        24

/* XPT_MEMDMA_MCPB :: DEBUG_27 :: BM_W2_OUT_READY [23:23] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_27_BM_W2_OUT_READY_MASK         0x00800000
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_27_BM_W2_OUT_READY_SHIFT        23

/* XPT_MEMDMA_MCPB :: DEBUG_27 :: BM_W3_OUT_READY [22:22] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_27_BM_W3_OUT_READY_MASK         0x00400000
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_27_BM_W3_OUT_READY_SHIFT        22

/* XPT_MEMDMA_MCPB :: DEBUG_27 :: BM_W4_OUT_READY [21:21] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_27_BM_W4_OUT_READY_MASK         0x00200000
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_27_BM_W4_OUT_READY_SHIFT        21

/* XPT_MEMDMA_MCPB :: DEBUG_27 :: BM_W5_OUT_READY [20:20] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_27_BM_W5_OUT_READY_MASK         0x00100000
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_27_BM_W5_OUT_READY_SHIFT        20

/* XPT_MEMDMA_MCPB :: DEBUG_27 :: BM_W5_OUT_ACCEPT [19:19] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_27_BM_W5_OUT_ACCEPT_MASK        0x00080000
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_27_BM_W5_OUT_ACCEPT_SHIFT       19

/* XPT_MEMDMA_MCPB :: DEBUG_27 :: BM_W6_IN_ACCEPT [18:18] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_27_BM_W6_IN_ACCEPT_MASK         0x00040000
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_27_BM_W6_IN_ACCEPT_SHIFT        18

/* XPT_MEMDMA_MCPB :: DEBUG_27 :: BM_W6_IN_READY [17:17] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_27_BM_W6_IN_READY_MASK          0x00020000
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_27_BM_W6_IN_READY_SHIFT         17

/* XPT_MEMDMA_MCPB :: DEBUG_27 :: BM_STATE [16:13] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_27_BM_STATE_MASK                0x0001e000
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_27_BM_STATE_SHIFT               13

/* XPT_MEMDMA_MCPB :: DEBUG_27 :: BM_BAND_ID [12:05] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_27_BM_BAND_ID_MASK              0x00001fe0
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_27_BM_BAND_ID_SHIFT             5

/* XPT_MEMDMA_MCPB :: DEBUG_27 :: BM_PKT_BUF2SP_DONE [04:04] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_27_BM_PKT_BUF2SP_DONE_MASK      0x00000010
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_27_BM_PKT_BUF2SP_DONE_SHIFT     4

/* XPT_MEMDMA_MCPB :: DEBUG_27 :: BM_CFG_DCP2SP_DONE [03:03] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_27_BM_CFG_DCP2SP_DONE_MASK      0x00000008
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_27_BM_CFG_DCP2SP_DONE_SHIFT     3

/* XPT_MEMDMA_MCPB :: DEBUG_27 :: BM_CFG_DMA_SP2SP_DONE [02:02] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_27_BM_CFG_DMA_SP2SP_DONE_MASK   0x00000004
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_27_BM_CFG_DMA_SP2SP_DONE_SHIFT  2

/* XPT_MEMDMA_MCPB :: DEBUG_27 :: BM_SMU2SP_DONE [01:01] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_27_BM_SMU2SP_DONE_MASK          0x00000002
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_27_BM_SMU2SP_DONE_SHIFT         1

/* XPT_MEMDMA_MCPB :: DEBUG_27 :: BM_SP2DMA_START [00:00] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_27_BM_SP2DMA_START_MASK         0x00000001
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_27_BM_SP2DMA_START_SHIFT        0

/***************************************************************************
 *DEBUG_28 - Debug Register
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: DEBUG_28 :: reserved0 [31:12] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_28_reserved0_MASK               0xfffff000
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_28_reserved0_SHIFT              12

/* XPT_MEMDMA_MCPB :: DEBUG_28 :: BM_NUM_BYTES [11:04] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_28_BM_NUM_BYTES_MASK            0x00000ff0
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_28_BM_NUM_BYTES_SHIFT           4

/* XPT_MEMDMA_MCPB :: DEBUG_28 :: BM_PT_SEARCH_DONE [03:03] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_28_BM_PT_SEARCH_DONE_MASK       0x00000008
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_28_BM_PT_SEARCH_DONE_SHIFT      3

/* XPT_MEMDMA_MCPB :: DEBUG_28 :: BM_DMA_END [02:02] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_28_BM_DMA_END_MASK              0x00000004
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_28_BM_DMA_END_SHIFT             2

/* XPT_MEMDMA_MCPB :: DEBUG_28 :: BM_LAST_TRANS [01:01] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_28_BM_LAST_TRANS_MASK           0x00000002
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_28_BM_LAST_TRANS_SHIFT          1

/* XPT_MEMDMA_MCPB :: DEBUG_28 :: BM_PARSING_IN_PROGRESS [00:00] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_28_BM_PARSING_IN_PROGRESS_MASK  0x00000001
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_28_BM_PARSING_IN_PROGRESS_SHIFT 0

/***************************************************************************
 *DEBUG_29 - Debug Register
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: DEBUG_29 :: reserved0 [31:11] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_29_reserved0_MASK               0xfffff800
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_29_reserved0_SHIFT              11

/* XPT_MEMDMA_MCPB :: DEBUG_29 :: VALUE_2 [10:06] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_29_VALUE_2_MASK                 0x000007c0
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_29_VALUE_2_SHIFT                6

/* XPT_MEMDMA_MCPB :: DEBUG_29 :: VALUE_1 [05:02] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_29_VALUE_1_MASK                 0x0000003c
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_29_VALUE_1_SHIFT                2

/* XPT_MEMDMA_MCPB :: DEBUG_29 :: VALUE_0 [01:00] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_29_VALUE_0_MASK                 0x00000003
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_29_VALUE_0_SHIFT                0

/***************************************************************************
 *DEBUG_30 - Debug Register
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: DEBUG_30 :: VALUE [31:00] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_30_VALUE_MASK                   0xffffffff
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_30_VALUE_SHIFT                  0

/***************************************************************************
 *DEBUG_31 - Debug Register
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: DEBUG_31 :: VALUE_12 [31:27] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_31_VALUE_12_MASK                0xf8000000
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_31_VALUE_12_SHIFT               27

/* XPT_MEMDMA_MCPB :: DEBUG_31 :: VALUE_11 [26:18] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_31_VALUE_11_MASK                0x07fc0000
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_31_VALUE_11_SHIFT               18

/* XPT_MEMDMA_MCPB :: DEBUG_31 :: VALUE_10 [17:17] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_31_VALUE_10_MASK                0x00020000
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_31_VALUE_10_SHIFT               17

/* XPT_MEMDMA_MCPB :: DEBUG_31 :: VALUE_9 [16:16] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_31_VALUE_9_MASK                 0x00010000
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_31_VALUE_9_SHIFT                16

/* XPT_MEMDMA_MCPB :: DEBUG_31 :: VALUE_8 [15:15] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_31_VALUE_8_MASK                 0x00008000
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_31_VALUE_8_SHIFT                15

/* XPT_MEMDMA_MCPB :: DEBUG_31 :: VALUE_7 [14:14] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_31_VALUE_7_MASK                 0x00004000
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_31_VALUE_7_SHIFT                14

/* XPT_MEMDMA_MCPB :: DEBUG_31 :: VALUE_6 [13:13] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_31_VALUE_6_MASK                 0x00002000
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_31_VALUE_6_SHIFT                13

/* XPT_MEMDMA_MCPB :: DEBUG_31 :: VALUE_5 [12:12] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_31_VALUE_5_MASK                 0x00001000
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_31_VALUE_5_SHIFT                12

/* XPT_MEMDMA_MCPB :: DEBUG_31 :: VALUE_4 [11:04] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_31_VALUE_4_MASK                 0x00000ff0
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_31_VALUE_4_SHIFT                4

/* XPT_MEMDMA_MCPB :: DEBUG_31 :: VALUE_3 [03:03] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_31_VALUE_3_MASK                 0x00000008
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_31_VALUE_3_SHIFT                3

/* XPT_MEMDMA_MCPB :: DEBUG_31 :: VALUE_2 [02:02] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_31_VALUE_2_MASK                 0x00000004
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_31_VALUE_2_SHIFT                2

/* XPT_MEMDMA_MCPB :: DEBUG_31 :: VALUE_1 [01:01] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_31_VALUE_1_MASK                 0x00000002
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_31_VALUE_1_SHIFT                1

/* XPT_MEMDMA_MCPB :: DEBUG_31 :: VALUE_0 [00:00] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_31_VALUE_0_MASK                 0x00000001
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_31_VALUE_0_SHIFT                0

/***************************************************************************
 *DEBUG_32 - Debug Register
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: DEBUG_32 :: reserved0 [31:21] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_32_reserved0_MASK               0xffe00000
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_32_reserved0_SHIFT              21

/* XPT_MEMDMA_MCPB :: DEBUG_32 :: VALUE_8 [20:16] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_32_VALUE_8_MASK                 0x001f0000
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_32_VALUE_8_SHIFT                16

/* XPT_MEMDMA_MCPB :: DEBUG_32 :: VALUE_7 [15:07] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_32_VALUE_7_MASK                 0x0000ff80
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_32_VALUE_7_SHIFT                7

/* XPT_MEMDMA_MCPB :: DEBUG_32 :: VALUE_6 [06:06] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_32_VALUE_6_MASK                 0x00000040
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_32_VALUE_6_SHIFT                6

/* XPT_MEMDMA_MCPB :: DEBUG_32 :: VALUE_5 [05:05] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_32_VALUE_5_MASK                 0x00000020
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_32_VALUE_5_SHIFT                5

/* XPT_MEMDMA_MCPB :: DEBUG_32 :: VALUE_4 [04:04] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_32_VALUE_4_MASK                 0x00000010
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_32_VALUE_4_SHIFT                4

/* XPT_MEMDMA_MCPB :: DEBUG_32 :: VALUE_3 [03:03] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_32_VALUE_3_MASK                 0x00000008
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_32_VALUE_3_SHIFT                3

/* XPT_MEMDMA_MCPB :: DEBUG_32 :: VALUE_2 [02:02] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_32_VALUE_2_MASK                 0x00000004
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_32_VALUE_2_SHIFT                2

/* XPT_MEMDMA_MCPB :: DEBUG_32 :: VALUE_1 [01:01] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_32_VALUE_1_MASK                 0x00000002
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_32_VALUE_1_SHIFT                1

/* XPT_MEMDMA_MCPB :: DEBUG_32 :: VALUE_0 [00:00] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_32_VALUE_0_MASK                 0x00000001
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_32_VALUE_0_SHIFT                0

/***************************************************************************
 *DEBUG_33 - Debug Register
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: DEBUG_33 :: reserved0 [31:26] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_33_reserved0_MASK               0xfc000000
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_33_reserved0_SHIFT              26

/* XPT_MEMDMA_MCPB :: DEBUG_33 :: ASF_W0_OUT_DMA_END [25:25] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_33_ASF_W0_OUT_DMA_END_MASK      0x02000000
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_33_ASF_W0_OUT_DMA_END_SHIFT     25

/* XPT_MEMDMA_MCPB :: DEBUG_33 :: ASF_W1_OUT_DMA_END [24:24] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_33_ASF_W1_OUT_DMA_END_MASK      0x01000000
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_33_ASF_W1_OUT_DMA_END_SHIFT     24

/* XPT_MEMDMA_MCPB :: DEBUG_33 :: ASF_W2_OUT_DMA_END [23:23] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_33_ASF_W2_OUT_DMA_END_MASK      0x00800000
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_33_ASF_W2_OUT_DMA_END_SHIFT     23

/* XPT_MEMDMA_MCPB :: DEBUG_33 :: ASF_W3_OUT_DMA_END [22:22] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_33_ASF_W3_OUT_DMA_END_MASK      0x00400000
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_33_ASF_W3_OUT_DMA_END_SHIFT     22

/* XPT_MEMDMA_MCPB :: DEBUG_33 :: ASF_W4_OUT_DMA_END [21:21] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_33_ASF_W4_OUT_DMA_END_MASK      0x00200000
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_33_ASF_W4_OUT_DMA_END_SHIFT     21

/* XPT_MEMDMA_MCPB :: DEBUG_33 :: ASF_W0_OUT_READY [20:20] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_33_ASF_W0_OUT_READY_MASK        0x00100000
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_33_ASF_W0_OUT_READY_SHIFT       20

/* XPT_MEMDMA_MCPB :: DEBUG_33 :: ASF_W1_OUT_READY [19:19] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_33_ASF_W1_OUT_READY_MASK        0x00080000
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_33_ASF_W1_OUT_READY_SHIFT       19

/* XPT_MEMDMA_MCPB :: DEBUG_33 :: ASF_W2_OUT_READY [18:18] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_33_ASF_W2_OUT_READY_MASK        0x00040000
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_33_ASF_W2_OUT_READY_SHIFT       18

/* XPT_MEMDMA_MCPB :: DEBUG_33 :: ASF_W3_OUT_READY [17:17] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_33_ASF_W3_OUT_READY_MASK        0x00020000
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_33_ASF_W3_OUT_READY_SHIFT       17

/* XPT_MEMDMA_MCPB :: DEBUG_33 :: ASF_W4_OUT_READY [16:16] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_33_ASF_W4_OUT_READY_MASK        0x00010000
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_33_ASF_W4_OUT_READY_SHIFT       16

/* XPT_MEMDMA_MCPB :: DEBUG_33 :: ASF_W4_OUT_ACCEPT [15:15] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_33_ASF_W4_OUT_ACCEPT_MASK       0x00008000
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_33_ASF_W4_OUT_ACCEPT_SHIFT      15

/* XPT_MEMDMA_MCPB :: DEBUG_33 :: ASF_W5_IN_ACCEPT [14:14] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_33_ASF_W5_IN_ACCEPT_MASK        0x00004000
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_33_ASF_W5_IN_ACCEPT_SHIFT       14

/* XPT_MEMDMA_MCPB :: DEBUG_33 :: ASF_W5_IN_READY [13:13] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_33_ASF_W5_IN_READY_MASK         0x00002000
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_33_ASF_W5_IN_READY_SHIFT        13

/* XPT_MEMDMA_MCPB :: DEBUG_33 :: ASF_BAND_ID [12:05] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_33_ASF_BAND_ID_MASK             0x00001fe0
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_33_ASF_BAND_ID_SHIFT            5

/* XPT_MEMDMA_MCPB :: DEBUG_33 :: ASF_PKT_BUF2SP_DONE [04:04] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_33_ASF_PKT_BUF2SP_DONE_MASK     0x00000010
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_33_ASF_PKT_BUF2SP_DONE_SHIFT    4

/* XPT_MEMDMA_MCPB :: DEBUG_33 :: ASF_CFG_DCP2SP_DONE [03:03] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_33_ASF_CFG_DCP2SP_DONE_MASK     0x00000008
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_33_ASF_CFG_DCP2SP_DONE_SHIFT    3

/* XPT_MEMDMA_MCPB :: DEBUG_33 :: ASF_CFG_DMA_SP2SP_DONE [02:02] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_33_ASF_CFG_DMA_SP2SP_DONE_MASK  0x00000004
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_33_ASF_CFG_DMA_SP2SP_DONE_SHIFT 2

/* XPT_MEMDMA_MCPB :: DEBUG_33 :: ASF_SMU2SP_DONE [01:01] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_33_ASF_SMU2SP_DONE_MASK         0x00000002
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_33_ASF_SMU2SP_DONE_SHIFT        1

/* XPT_MEMDMA_MCPB :: DEBUG_33 :: ASF_SP2DMA_START [00:00] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_33_ASF_SP2DMA_START_MASK        0x00000001
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_33_ASF_SP2DMA_START_SHIFT       0

/***************************************************************************
 *DEBUG_34 - Debug Register
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: DEBUG_34 :: reserved0 [31:15] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_34_reserved0_MASK               0xffff8000
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_34_reserved0_SHIFT              15

/* XPT_MEMDMA_MCPB :: DEBUG_34 :: ASF_STATE [14:08] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_34_ASF_STATE_MASK               0x00007f00
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_34_ASF_STATE_SHIFT              8

/* XPT_MEMDMA_MCPB :: DEBUG_34 :: ASF_PT_SEARCH_IN_PROGRESS [07:07] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_34_ASF_PT_SEARCH_IN_PROGRESS_MASK 0x00000080
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_34_ASF_PT_SEARCH_IN_PROGRESS_SHIFT 7

/* XPT_MEMDMA_MCPB :: DEBUG_34 :: ASF_PT_SEARCH_DONE [06:06] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_34_ASF_PT_SEARCH_DONE_MASK      0x00000040
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_34_ASF_PT_SEARCH_DONE_SHIFT     6

/* XPT_MEMDMA_MCPB :: DEBUG_34 :: ASF_DMA_END [05:05] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_34_ASF_DMA_END_MASK             0x00000020
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_34_ASF_DMA_END_SHIFT            5

/* XPT_MEMDMA_MCPB :: DEBUG_34 :: ASF_PKT_END [04:04] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_34_ASF_PKT_END_MASK             0x00000010
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_34_ASF_PKT_END_SHIFT            4

/* XPT_MEMDMA_MCPB :: DEBUG_34 :: ASF_PKT_DONE [03:03] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_34_ASF_PKT_DONE_MASK            0x00000008
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_34_ASF_PKT_DONE_SHIFT           3

/* XPT_MEMDMA_MCPB :: DEBUG_34 :: ASF_LAST_TRANS [02:02] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_34_ASF_LAST_TRANS_MASK          0x00000004
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_34_ASF_LAST_TRANS_SHIFT         2

/* XPT_MEMDMA_MCPB :: DEBUG_34 :: ASF_SKIP_PKT_BUF2SP_DONE [01:01] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_34_ASF_SKIP_PKT_BUF2SP_DONE_MASK 0x00000002
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_34_ASF_SKIP_PKT_BUF2SP_DONE_SHIFT 1

/* XPT_MEMDMA_MCPB :: DEBUG_34 :: ASF_PARSING_IN_PROGRESS [00:00] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_34_ASF_PARSING_IN_PROGRESS_MASK 0x00000001
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_34_ASF_PARSING_IN_PROGRESS_SHIFT 0

/***************************************************************************
 *DEBUG_35 - Debug Register
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: DEBUG_35 :: reserved0 [31:29] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_35_reserved0_MASK               0xe0000000
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_35_reserved0_SHIFT              29

/* XPT_MEMDMA_MCPB :: DEBUG_35 :: SP_SLOT_BUS_DCP_SLOT_VALID [28:28] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_35_SP_SLOT_BUS_DCP_SLOT_VALID_MASK 0x10000000
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_35_SP_SLOT_BUS_DCP_SLOT_VALID_SHIFT 28

/* XPT_MEMDMA_MCPB :: DEBUG_35 :: SP_TIME_OUT [27:27] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_35_SP_TIME_OUT_MASK             0x08000000
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_35_SP_TIME_OUT_SHIFT            27

/* XPT_MEMDMA_MCPB :: DEBUG_35 :: DMA2SP_MCPB_CH_NUM [26:22] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_35_DMA2SP_MCPB_CH_NUM_MASK      0x07c00000
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_35_DMA2SP_MCPB_CH_NUM_SHIFT     22

/* XPT_MEMDMA_MCPB :: DEBUG_35 :: PARSER_STREAM_TYPE [21:19] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_35_PARSER_STREAM_TYPE_MASK      0x00380000
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_35_PARSER_STREAM_TYPE_SHIFT     19

/* XPT_MEMDMA_MCPB :: DEBUG_35 :: DMA2SP_PKT_SLOT_NUM [18:18] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_35_DMA2SP_PKT_SLOT_NUM_MASK     0x00040000
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_35_DMA2SP_PKT_SLOT_NUM_SHIFT    18

/* XPT_MEMDMA_MCPB :: DEBUG_35 :: DMA2SP_DCP_SLOT_NUM [17:17] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_35_DMA2SP_DCP_SLOT_NUM_MASK     0x00020000
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_35_DMA2SP_DCP_SLOT_NUM_SHIFT    17

/* XPT_MEMDMA_MCPB :: DEBUG_35 :: DMA2SP_DESC_SLOT_NUM [16:16] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_35_DMA2SP_DESC_SLOT_NUM_MASK    0x00010000
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_35_DMA2SP_DESC_SLOT_NUM_SHIFT   16

/* XPT_MEMDMA_MCPB :: DEBUG_35 :: DMA2SP_PKT_SLOT_IN_USE [15:15] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_35_DMA2SP_PKT_SLOT_IN_USE_MASK  0x00008000
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_35_DMA2SP_PKT_SLOT_IN_USE_SHIFT 15

/* XPT_MEMDMA_MCPB :: DEBUG_35 :: DMA2SP_D_REGION [14:07] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_35_DMA2SP_D_REGION_MASK         0x00007f80
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_35_DMA2SP_D_REGION_SHIFT        7

/* XPT_MEMDMA_MCPB :: DEBUG_35 :: DMA2SP_ZERO_BYTE_TRANS [06:06] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_35_DMA2SP_ZERO_BYTE_TRANS_MASK  0x00000040
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_35_DMA2SP_ZERO_BYTE_TRANS_SHIFT 6

/* XPT_MEMDMA_MCPB :: DEBUG_35 :: DMA2SP_FIRST_PKT_AFT_RUN_ASSERT [05:05] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_35_DMA2SP_FIRST_PKT_AFT_RUN_ASSERT_MASK 0x00000020
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_35_DMA2SP_FIRST_PKT_AFT_RUN_ASSERT_SHIFT 5

/* XPT_MEMDMA_MCPB :: DEBUG_35 :: DMA2SP_LAST_TRANS [04:04] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_35_DMA2SP_LAST_TRANS_MASK       0x00000010
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_35_DMA2SP_LAST_TRANS_SHIFT      4

/* XPT_MEMDMA_MCPB :: DEBUG_35 :: DMA2SP_RESET_PARSER [03:03] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_35_DMA2SP_RESET_PARSER_MASK     0x00000008
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_35_DMA2SP_RESET_PARSER_SHIFT    3

/* XPT_MEMDMA_MCPB :: DEBUG_35 :: DMA2SP_PUSH_RESIDUAL_BYTES [02:02] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_35_DMA2SP_PUSH_RESIDUAL_BYTES_MASK 0x00000004
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_35_DMA2SP_PUSH_RESIDUAL_BYTES_SHIFT 2

/* XPT_MEMDMA_MCPB :: DEBUG_35 :: DMA2SP_FORCE_TS_CFG [01:01] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_35_DMA2SP_FORCE_TS_CFG_MASK     0x00000002
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_35_DMA2SP_FORCE_TS_CFG_SHIFT    1

/* XPT_MEMDMA_MCPB :: DEBUG_35 :: DMA2SP_GEN_BTP_PKT [00:00] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_35_DMA2SP_GEN_BTP_PKT_MASK      0x00000001
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_35_DMA2SP_GEN_BTP_PKT_SHIFT     0

/***************************************************************************
 *DEBUG_36 - Debug Register
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: DEBUG_36 :: DMA2SP_NUM_BYTES [31:23] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_36_DMA2SP_NUM_BYTES_MASK        0xff800000
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_36_DMA2SP_NUM_BYTES_SHIFT       23

/* XPT_MEMDMA_MCPB :: DEBUG_36 :: SP_SLOT_BYS_PKT_SLOT_VALID [22:22] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_36_SP_SLOT_BYS_PKT_SLOT_VALID_MASK 0x00400000
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_36_SP_SLOT_BYS_PKT_SLOT_VALID_SHIFT 22

/* XPT_MEMDMA_MCPB :: DEBUG_36 :: SP_SLOT_BUS_PKT_SLOT_IN_USE [21:21] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_36_SP_SLOT_BUS_PKT_SLOT_IN_USE_MASK 0x00200000
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_36_SP_SLOT_BUS_PKT_SLOT_IN_USE_SHIFT 21

/* XPT_MEMDMA_MCPB :: DEBUG_36 :: SP_SLOT_BUS_OP_PIPE_SEL [20:18] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_36_SP_SLOT_BUS_OP_PIPE_SEL_MASK 0x001c0000
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_36_SP_SLOT_BUS_OP_PIPE_SEL_SHIFT 18

/* XPT_MEMDMA_MCPB :: DEBUG_36 :: SP_SLOT_BUS_NUM_OF_DUP [17:14] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_36_SP_SLOT_BUS_NUM_OF_DUP_MASK  0x0003c000
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_36_SP_SLOT_BUS_NUM_OF_DUP_SHIFT 14

/* XPT_MEMDMA_MCPB :: DEBUG_36 :: SP_SLOT_BUS_DCP_ONLY_FOR_PES_PACING [13:13] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_36_SP_SLOT_BUS_DCP_ONLY_FOR_PES_PACING_MASK 0x00002000
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_36_SP_SLOT_BUS_DCP_ONLY_FOR_PES_PACING_SHIFT 13

/* XPT_MEMDMA_MCPB :: DEBUG_36 :: SP_SLOT_BUS_DROP_THE_PKT [12:12] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_36_SP_SLOT_BUS_DROP_THE_PKT_MASK 0x00001000
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_36_SP_SLOT_BUS_DROP_THE_PKT_SHIFT 12

/* XPT_MEMDMA_MCPB :: DEBUG_36 :: SP_SLOT_BUS_PKT_SLOT_IN_USE_FOR_PES_PACING [11:11] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_36_SP_SLOT_BUS_PKT_SLOT_IN_USE_FOR_PES_PACING_MASK 0x00000800
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_36_SP_SLOT_BUS_PKT_SLOT_IN_USE_FOR_PES_PACING_SHIFT 11

/* XPT_MEMDMA_MCPB :: DEBUG_36 :: SP_SLOT_BUS_ASF_PD_PKT_COMPLETE [10:10] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_36_SP_SLOT_BUS_ASF_PD_PKT_COMPLETE_MASK 0x00000400
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_36_SP_SLOT_BUS_ASF_PD_PKT_COMPLETE_SHIFT 10

/* XPT_MEMDMA_MCPB :: DEBUG_36 :: SP_SLOT_BUS_PKT_DROP_AS_RUN_INVALID [09:09] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_36_SP_SLOT_BUS_PKT_DROP_AS_RUN_INVALID_MASK 0x00000200
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_36_SP_SLOT_BUS_PKT_DROP_AS_RUN_INVALID_SHIFT 9

/* XPT_MEMDMA_MCPB :: DEBUG_36 :: SP_SLOT_BUS_NUM_BYTES [08:00] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_36_SP_SLOT_BUS_NUM_BYTES_MASK   0x000001ff
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_36_SP_SLOT_BUS_NUM_BYTES_SHIFT  0

/***************************************************************************
 *DEBUG_37 - Debug Register
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: DEBUG_37 :: reserved0 [31:25] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_37_reserved0_MASK               0xfe000000
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_37_reserved0_SHIFT              25

/* XPT_MEMDMA_MCPB :: DEBUG_37 :: PKT_BUF_32_SP_READY [24:24] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_37_PKT_BUF_32_SP_READY_MASK     0x01000000
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_37_PKT_BUF_32_SP_READY_SHIFT    24

/* XPT_MEMDMA_MCPB :: DEBUG_37 :: PKT_BUF_32_SP_ACCEPT [23:23] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_37_PKT_BUF_32_SP_ACCEPT_MASK    0x00800000
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_37_PKT_BUF_32_SP_ACCEPT_SHIFT   23

/* XPT_MEMDMA_MCPB :: DEBUG_37 :: PKT_BUF_32_SP_DROP_FLAG [22:22] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_37_PKT_BUF_32_SP_DROP_FLAG_MASK 0x00400000
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_37_PKT_BUF_32_SP_DROP_FLAG_SHIFT 22

/* XPT_MEMDMA_MCPB :: DEBUG_37 :: PKT_BUF_32_SP_DMA_END [21:21] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_37_PKT_BUF_32_SP_DMA_END_MASK   0x00200000
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_37_PKT_BUF_32_SP_DMA_END_SHIFT  21

/* XPT_MEMDMA_MCPB :: DEBUG_37 :: PKT_BUF_32_OUT_BYTE_EN [20:13] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_37_PKT_BUF_32_OUT_BYTE_EN_MASK  0x001fe000
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_37_PKT_BUF_32_OUT_BYTE_EN_SHIFT 13

/* XPT_MEMDMA_MCPB :: DEBUG_37 :: PKT_BUF_32_OUT_READY [12:12] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_37_PKT_BUF_32_OUT_READY_MASK    0x00001000
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_37_PKT_BUF_32_OUT_READY_SHIFT   12

/* XPT_MEMDMA_MCPB :: DEBUG_37 :: PKT_BUF_32_OUT_ACCEPT [11:11] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_37_PKT_BUF_32_OUT_ACCEPT_MASK   0x00000800
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_37_PKT_BUF_32_OUT_ACCEPT_SHIFT  11

/* XPT_MEMDMA_MCPB :: DEBUG_37 :: PKT_BUF_32_OFFSET_ADDR [10:03] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_37_PKT_BUF_32_OFFSET_ADDR_MASK  0x000007f8
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_37_PKT_BUF_32_OFFSET_ADDR_SHIFT 3

/* XPT_MEMDMA_MCPB :: DEBUG_37 :: PKT_BUF_32_IN_STATE [02:00] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_37_PKT_BUF_32_IN_STATE_MASK     0x00000007
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_37_PKT_BUF_32_IN_STATE_SHIFT    0

/***************************************************************************
 *DEBUG_38 - Debug Register
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: DEBUG_38 :: reserved0 [31:26] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_38_reserved0_MASK               0xfc000000
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_38_reserved0_SHIFT              26

/* XPT_MEMDMA_MCPB :: DEBUG_38 :: PKT_BUF_8_SP_READY [25:25] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_38_PKT_BUF_8_SP_READY_MASK      0x02000000
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_38_PKT_BUF_8_SP_READY_SHIFT     25

/* XPT_MEMDMA_MCPB :: DEBUG_38 :: PKT_BUF_8_SP_ACCEPT [24:24] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_38_PKT_BUF_8_SP_ACCEPT_MASK     0x01000000
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_38_PKT_BUF_8_SP_ACCEPT_SHIFT    24

/* XPT_MEMDMA_MCPB :: DEBUG_38 :: PKT_BUF_8_SP_DROP_FLAG [23:23] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_38_PKT_BUF_8_SP_DROP_FLAG_MASK  0x00800000
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_38_PKT_BUF_8_SP_DROP_FLAG_SHIFT 23

/* XPT_MEMDMA_MCPB :: DEBUG_38 :: PKT_BUF_8_SP_DMA_END [22:22] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_38_PKT_BUF_8_SP_DMA_END_MASK    0x00400000
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_38_PKT_BUF_8_SP_DMA_END_SHIFT   22

/* XPT_MEMDMA_MCPB :: DEBUG_38 :: PKT_BUF_8_OUT_BYTE_EN [21:14] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_38_PKT_BUF_8_OUT_BYTE_EN_MASK   0x003fc000
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_38_PKT_BUF_8_OUT_BYTE_EN_SHIFT  14

/* XPT_MEMDMA_MCPB :: DEBUG_38 :: PKT_BUF_8_OUT_READY [13:13] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_38_PKT_BUF_8_OUT_READY_MASK     0x00002000
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_38_PKT_BUF_8_OUT_READY_SHIFT    13

/* XPT_MEMDMA_MCPB :: DEBUG_38 :: PKT_BUF_8_OUT_ACCEPT [12:12] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_38_PKT_BUF_8_OUT_ACCEPT_MASK    0x00001000
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_38_PKT_BUF_8_OUT_ACCEPT_SHIFT   12

/* XPT_MEMDMA_MCPB :: DEBUG_38 :: PKT_BUF_8_OFFSET_ADDR [11:04] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_38_PKT_BUF_8_OFFSET_ADDR_MASK   0x00000ff0
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_38_PKT_BUF_8_OFFSET_ADDR_SHIFT  4

/* XPT_MEMDMA_MCPB :: DEBUG_38 :: PKT_BUF_8_IN_STATE [03:00] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_38_PKT_BUF_8_IN_STATE_MASK      0x0000000f
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_38_PKT_BUF_8_IN_STATE_SHIFT     0

/***************************************************************************
 *SP_TIME_OUT_THRESHOLD - SP Timeout Threshold
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: SP_TIME_OUT_THRESHOLD :: reserved0 [31:14] */
#define BCHP_XPT_MEMDMA_MCPB_SP_TIME_OUT_THRESHOLD_reserved0_MASK  0xffffc000
#define BCHP_XPT_MEMDMA_MCPB_SP_TIME_OUT_THRESHOLD_reserved0_SHIFT 14

/* XPT_MEMDMA_MCPB :: SP_TIME_OUT_THRESHOLD :: AUTO_RECOVER_EN [13:13] */
#define BCHP_XPT_MEMDMA_MCPB_SP_TIME_OUT_THRESHOLD_AUTO_RECOVER_EN_MASK 0x00002000
#define BCHP_XPT_MEMDMA_MCPB_SP_TIME_OUT_THRESHOLD_AUTO_RECOVER_EN_SHIFT 13
#define BCHP_XPT_MEMDMA_MCPB_SP_TIME_OUT_THRESHOLD_AUTO_RECOVER_EN_DEFAULT 0x00000001

/* XPT_MEMDMA_MCPB :: SP_TIME_OUT_THRESHOLD :: TIMEOUT_INTR_EN [12:12] */
#define BCHP_XPT_MEMDMA_MCPB_SP_TIME_OUT_THRESHOLD_TIMEOUT_INTR_EN_MASK 0x00001000
#define BCHP_XPT_MEMDMA_MCPB_SP_TIME_OUT_THRESHOLD_TIMEOUT_INTR_EN_SHIFT 12
#define BCHP_XPT_MEMDMA_MCPB_SP_TIME_OUT_THRESHOLD_TIMEOUT_INTR_EN_DEFAULT 0x00000001

/* XPT_MEMDMA_MCPB :: SP_TIME_OUT_THRESHOLD :: SP_TIMEOUT_THRESHOLD [11:00] */
#define BCHP_XPT_MEMDMA_MCPB_SP_TIME_OUT_THRESHOLD_SP_TIMEOUT_THRESHOLD_MASK 0x00000fff
#define BCHP_XPT_MEMDMA_MCPB_SP_TIME_OUT_THRESHOLD_SP_TIMEOUT_THRESHOLD_SHIFT 0
#define BCHP_XPT_MEMDMA_MCPB_SP_TIME_OUT_THRESHOLD_SP_TIMEOUT_THRESHOLD_DEFAULT 0x00000400

/***************************************************************************
 *DEBUG_SP_FORCE_RECOVER - Debug SP Force Recover
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: DEBUG_SP_FORCE_RECOVER :: reserved0 [31:05] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_SP_FORCE_RECOVER_reserved0_MASK 0xffffffe0
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_SP_FORCE_RECOVER_reserved0_SHIFT 5

/* XPT_MEMDMA_MCPB :: DEBUG_SP_FORCE_RECOVER :: SP_FORCE_AUTO_RECOVER [04:04] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_SP_FORCE_RECOVER_SP_FORCE_AUTO_RECOVER_MASK 0x00000010
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_SP_FORCE_RECOVER_SP_FORCE_AUTO_RECOVER_SHIFT 4
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_SP_FORCE_RECOVER_SP_FORCE_AUTO_RECOVER_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: DEBUG_SP_FORCE_RECOVER :: SP_FORCE_CFG_DCP_WRITE [03:03] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_SP_FORCE_RECOVER_SP_FORCE_CFG_DCP_WRITE_MASK 0x00000008
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_SP_FORCE_RECOVER_SP_FORCE_CFG_DCP_WRITE_SHIFT 3
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_SP_FORCE_RECOVER_SP_FORCE_CFG_DCP_WRITE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: DEBUG_SP_FORCE_RECOVER :: SP_FORCE_CFG_DMA_SP_WRITE [02:02] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_SP_FORCE_RECOVER_SP_FORCE_CFG_DMA_SP_WRITE_MASK 0x00000004
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_SP_FORCE_RECOVER_SP_FORCE_CFG_DMA_SP_WRITE_SHIFT 2
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_SP_FORCE_RECOVER_SP_FORCE_CFG_DMA_SP_WRITE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: DEBUG_SP_FORCE_RECOVER :: SP_FORCE_SMU_SLOT_BUS_START [01:01] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_SP_FORCE_RECOVER_SP_FORCE_SMU_SLOT_BUS_START_MASK 0x00000002
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_SP_FORCE_RECOVER_SP_FORCE_SMU_SLOT_BUS_START_SHIFT 1
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_SP_FORCE_RECOVER_SP_FORCE_SMU_SLOT_BUS_START_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: DEBUG_SP_FORCE_RECOVER :: SP_FORCE_DMA_SLOT_BUS_START [00:00] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_SP_FORCE_RECOVER_SP_FORCE_DMA_SLOT_BUS_START_MASK 0x00000001
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_SP_FORCE_RECOVER_SP_FORCE_DMA_SLOT_BUS_START_SHIFT 0
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_SP_FORCE_RECOVER_SP_FORCE_DMA_SLOT_BUS_START_DEFAULT 0x00000000

/***************************************************************************
 *DEBUG_SP_TX_SLOT_CMD_AUTO_RECOVER_OVERWR - Debug SP TX Overwrite Slot command Auto Recover Overwrite
 ***************************************************************************/
/* XPT_MEMDMA_MCPB :: DEBUG_SP_TX_SLOT_CMD_AUTO_RECOVER_OVERWR :: reserved0 [31:14] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_SP_TX_SLOT_CMD_AUTO_RECOVER_OVERWR_reserved0_MASK 0xffffc000
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_SP_TX_SLOT_CMD_AUTO_RECOVER_OVERWR_reserved0_SHIFT 14

/* XPT_MEMDMA_MCPB :: DEBUG_SP_TX_SLOT_CMD_AUTO_RECOVER_OVERWR :: PKT_SLOT_VALID [13:12] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_SP_TX_SLOT_CMD_AUTO_RECOVER_OVERWR_PKT_SLOT_VALID_MASK 0x00003000
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_SP_TX_SLOT_CMD_AUTO_RECOVER_OVERWR_PKT_SLOT_VALID_SHIFT 12
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_SP_TX_SLOT_CMD_AUTO_RECOVER_OVERWR_PKT_SLOT_VALID_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: DEBUG_SP_TX_SLOT_CMD_AUTO_RECOVER_OVERWR :: PKT_SLOT_IN_USE [11:10] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_SP_TX_SLOT_CMD_AUTO_RECOVER_OVERWR_PKT_SLOT_IN_USE_MASK 0x00000c00
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_SP_TX_SLOT_CMD_AUTO_RECOVER_OVERWR_PKT_SLOT_IN_USE_SHIFT 10
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_SP_TX_SLOT_CMD_AUTO_RECOVER_OVERWR_PKT_SLOT_IN_USE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: DEBUG_SP_TX_SLOT_CMD_AUTO_RECOVER_OVERWR :: RETRANSMIT_SLOT_CMD [09:08] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_SP_TX_SLOT_CMD_AUTO_RECOVER_OVERWR_RETRANSMIT_SLOT_CMD_MASK 0x00000300
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_SP_TX_SLOT_CMD_AUTO_RECOVER_OVERWR_RETRANSMIT_SLOT_CMD_SHIFT 8
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_SP_TX_SLOT_CMD_AUTO_RECOVER_OVERWR_RETRANSMIT_SLOT_CMD_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: DEBUG_SP_TX_SLOT_CMD_AUTO_RECOVER_OVERWR :: LAST_DATA_TRANS [07:06] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_SP_TX_SLOT_CMD_AUTO_RECOVER_OVERWR_LAST_DATA_TRANS_MASK 0x000000c0
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_SP_TX_SLOT_CMD_AUTO_RECOVER_OVERWR_LAST_DATA_TRANS_SHIFT 6
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_SP_TX_SLOT_CMD_AUTO_RECOVER_OVERWR_LAST_DATA_TRANS_DEFAULT 0x00000002

/* XPT_MEMDMA_MCPB :: DEBUG_SP_TX_SLOT_CMD_AUTO_RECOVER_OVERWR :: DROP_THE_PACKET [05:04] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_SP_TX_SLOT_CMD_AUTO_RECOVER_OVERWR_DROP_THE_PACKET_MASK 0x00000030
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_SP_TX_SLOT_CMD_AUTO_RECOVER_OVERWR_DROP_THE_PACKET_SHIFT 4
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_SP_TX_SLOT_CMD_AUTO_RECOVER_OVERWR_DROP_THE_PACKET_DEFAULT 0x00000001

/* XPT_MEMDMA_MCPB :: DEBUG_SP_TX_SLOT_CMD_AUTO_RECOVER_OVERWR :: ASF_PD_PKT_COMPLETE [03:02] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_SP_TX_SLOT_CMD_AUTO_RECOVER_OVERWR_ASF_PD_PKT_COMPLETE_MASK 0x0000000c
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_SP_TX_SLOT_CMD_AUTO_RECOVER_OVERWR_ASF_PD_PKT_COMPLETE_SHIFT 2
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_SP_TX_SLOT_CMD_AUTO_RECOVER_OVERWR_ASF_PD_PKT_COMPLETE_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB :: DEBUG_SP_TX_SLOT_CMD_AUTO_RECOVER_OVERWR :: PKT_DROP_AS_RUN_INVALID [01:00] */
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_SP_TX_SLOT_CMD_AUTO_RECOVER_OVERWR_PKT_DROP_AS_RUN_INVALID_MASK 0x00000003
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_SP_TX_SLOT_CMD_AUTO_RECOVER_OVERWR_PKT_DROP_AS_RUN_INVALID_SHIFT 0
#define BCHP_XPT_MEMDMA_MCPB_DEBUG_SP_TX_SLOT_CMD_AUTO_RECOVER_OVERWR_PKT_DROP_AS_RUN_INVALID_DEFAULT 0x00000002

#endif /* #ifndef BCHP_XPT_MEMDMA_MCPB_H__ */

/* End of File */
