{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1654092117990 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1654092117991 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 01 09:01:57 2022 " "Processing started: Wed Jun 01 09:01:57 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1654092117991 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1654092117991 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ram_test -c ram_test " "Command: quartus_map --read_settings_files=on --write_settings_files=off ram_test -c ram_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1654092117991 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1654092118317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/dig_proyecto/dig_proyecto/rw_96x8_sync/rw_96x8_sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /dig_proyecto/dig_proyecto/rw_96x8_sync/rw_96x8_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rw_96x8_sync-arch_rw_96x8_sync " "Found design unit 1: rw_96x8_sync-arch_rw_96x8_sync" {  } { { "../rw_96x8_sync/rw_96x8_sync.vhd" "" { Text "D:/DIG_PROYECTO/DIG_PROYECTO/rw_96x8_sync/rw_96x8_sync.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654092118654 ""} { "Info" "ISGN_ENTITY_NAME" "1 rw_96x8_sync " "Found entity 1: rw_96x8_sync" {  } { { "../rw_96x8_sync/rw_96x8_sync.vhd" "" { Text "D:/DIG_PROYECTO/DIG_PROYECTO/rw_96x8_sync/rw_96x8_sync.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654092118654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654092118654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/dig_proyecto/dig_proyecto/deco7segv1/deco7segv1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /dig_proyecto/dig_proyecto/deco7segv1/deco7segv1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 deco7segV1-behavioral " "Found design unit 1: deco7segV1-behavioral" {  } { { "../../deco7segV1/deco7segV1.vhd" "" { Text "D:/DIG_PROYECTO/DIG_PROYECTO/deco7segV1/deco7segV1.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654092118656 ""} { "Info" "ISGN_ENTITY_NAME" "1 deco7segV1 " "Found entity 1: deco7segV1" {  } { { "../../deco7segV1/deco7segV1.vhd" "" { Text "D:/DIG_PROYECTO/DIG_PROYECTO/deco7segV1/deco7segV1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654092118656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654092118656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_test-arch_ram_test " "Found design unit 1: ram_test-arch_ram_test" {  } { { "ram_test.vhd" "" { Text "D:/DIG_PROYECTO/DIG_PROYECTO/ram_test/ram_test.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654092118657 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram_test " "Found entity 1: ram_test" {  } { { "ram_test.vhd" "" { Text "D:/DIG_PROYECTO/DIG_PROYECTO/ram_test/ram_test.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654092118657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654092118657 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ram_test " "Elaborating entity \"ram_test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1654092118685 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "data_out1 ram_test.vhd(35) " "VHDL Signal Declaration warning at ram_test.vhd(35): used explicit default value for signal \"data_out1\" because signal was never assigned a value" {  } { { "ram_test.vhd" "" { Text "D:/DIG_PROYECTO/DIG_PROYECTO/ram_test/ram_test.vhd" 35 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1654092118686 "|ram_test"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "data_out2 ram_test.vhd(36) " "VHDL Signal Declaration warning at ram_test.vhd(36): used explicit default value for signal \"data_out2\" because signal was never assigned a value" {  } { { "ram_test.vhd" "" { Text "D:/DIG_PROYECTO/DIG_PROYECTO/ram_test/ram_test.vhd" 36 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1654092118686 "|ram_test"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_96x8_sync rw_96x8_sync:ram " "Elaborating entity \"rw_96x8_sync\" for hierarchy \"rw_96x8_sync:ram\"" {  } { { "ram_test.vhd" "ram" { Text "D:/DIG_PROYECTO/DIG_PROYECTO/ram_test/ram_test.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654092118687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "deco7segV1 deco7segV1:S0 " "Elaborating entity \"deco7segV1\" for hierarchy \"deco7segV1:S0\"" {  } { { "ram_test.vhd" "S0" { Text "D:/DIG_PROYECTO/DIG_PROYECTO/ram_test/ram_test.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654092118689 ""}
{ "Error" "ESGN_PORT_INTERFACE_INCOMPATIBLE" "HEX deco7segV1:S1 7 8 " "Actual width (7) of port \"HEX\" on instance \"deco7segV1:S1\" is not compatible with the formal port width (8) declared by the instantiated entity" {  } { { "ram_test.vhd" "S1" { Text "D:/DIG_PROYECTO/DIG_PROYECTO/ram_test/ram_test.vhd" 41 0 0 } }  } 0 12005 "Actual width (%3!d!) of port \"%1!s!\" on instance \"%2!s!\" is not compatible with the formal port width (%4!d!) declared by the instantiated entity" 0 0 "Quartus II" 0 -1 1654092118700 ""}
{ "Error" "ESGN_PORT_INTERFACE_INCOMPATIBLE" "HEX deco7segV1:S0 7 8 " "Actual width (7) of port \"HEX\" on instance \"deco7segV1:S0\" is not compatible with the formal port width (8) declared by the instantiated entity" {  } { { "ram_test.vhd" "S0" { Text "D:/DIG_PROYECTO/DIG_PROYECTO/ram_test/ram_test.vhd" 40 0 0 } }  } 0 12005 "Actual width (%3!d!) of port \"%1!s!\" on instance \"%2!s!\" is not compatible with the formal port width (%4!d!) declared by the instantiated entity" 0 0 "Quartus II" 0 -1 1654092118700 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1654092118703 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4650 " "Peak virtual memory: 4650 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1654092118796 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Jun 01 09:01:58 2022 " "Processing ended: Wed Jun 01 09:01:58 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1654092118796 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1654092118796 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1654092118796 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1654092118796 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1654092117990 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1654092117991 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 01 09:01:57 2022 " "Processing started: Wed Jun 01 09:01:57 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1654092117991 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1654092117991 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ram_test -c ram_test " "Command: quartus_map --read_settings_files=on --write_settings_files=off ram_test -c ram_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1654092117991 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1654092118317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/dig_proyecto/dig_proyecto/rw_96x8_sync/rw_96x8_sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /dig_proyecto/dig_proyecto/rw_96x8_sync/rw_96x8_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rw_96x8_sync-arch_rw_96x8_sync " "Found design unit 1: rw_96x8_sync-arch_rw_96x8_sync" {  } { { "../rw_96x8_sync/rw_96x8_sync.vhd" "" { Text "D:/DIG_PROYECTO/DIG_PROYECTO/rw_96x8_sync/rw_96x8_sync.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654092118654 ""} { "Info" "ISGN_ENTITY_NAME" "1 rw_96x8_sync " "Found entity 1: rw_96x8_sync" {  } { { "../rw_96x8_sync/rw_96x8_sync.vhd" "" { Text "D:/DIG_PROYECTO/DIG_PROYECTO/rw_96x8_sync/rw_96x8_sync.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654092118654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654092118654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/dig_proyecto/dig_proyecto/deco7segv1/deco7segv1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /dig_proyecto/dig_proyecto/deco7segv1/deco7segv1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 deco7segV1-behavioral " "Found design unit 1: deco7segV1-behavioral" {  } { { "../../deco7segV1/deco7segV1.vhd" "" { Text "D:/DIG_PROYECTO/DIG_PROYECTO/deco7segV1/deco7segV1.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654092118656 ""} { "Info" "ISGN_ENTITY_NAME" "1 deco7segV1 " "Found entity 1: deco7segV1" {  } { { "../../deco7segV1/deco7segV1.vhd" "" { Text "D:/DIG_PROYECTO/DIG_PROYECTO/deco7segV1/deco7segV1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654092118656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654092118656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_test-arch_ram_test " "Found design unit 1: ram_test-arch_ram_test" {  } { { "ram_test.vhd" "" { Text "D:/DIG_PROYECTO/DIG_PROYECTO/ram_test/ram_test.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654092118657 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram_test " "Found entity 1: ram_test" {  } { { "ram_test.vhd" "" { Text "D:/DIG_PROYECTO/DIG_PROYECTO/ram_test/ram_test.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654092118657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654092118657 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ram_test " "Elaborating entity \"ram_test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1654092118685 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "data_out1 ram_test.vhd(35) " "VHDL Signal Declaration warning at ram_test.vhd(35): used explicit default value for signal \"data_out1\" because signal was never assigned a value" {  } { { "ram_test.vhd" "" { Text "D:/DIG_PROYECTO/DIG_PROYECTO/ram_test/ram_test.vhd" 35 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1654092118686 "|ram_test"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "data_out2 ram_test.vhd(36) " "VHDL Signal Declaration warning at ram_test.vhd(36): used explicit default value for signal \"data_out2\" because signal was never assigned a value" {  } { { "ram_test.vhd" "" { Text "D:/DIG_PROYECTO/DIG_PROYECTO/ram_test/ram_test.vhd" 36 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1654092118686 "|ram_test"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_96x8_sync rw_96x8_sync:ram " "Elaborating entity \"rw_96x8_sync\" for hierarchy \"rw_96x8_sync:ram\"" {  } { { "ram_test.vhd" "ram" { Text "D:/DIG_PROYECTO/DIG_PROYECTO/ram_test/ram_test.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654092118687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "deco7segV1 deco7segV1:S0 " "Elaborating entity \"deco7segV1\" for hierarchy \"deco7segV1:S0\"" {  } { { "ram_test.vhd" "S0" { Text "D:/DIG_PROYECTO/DIG_PROYECTO/ram_test/ram_test.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654092118689 ""}
{ "Error" "ESGN_PORT_INTERFACE_INCOMPATIBLE" "HEX deco7segV1:S1 7 8 " "Actual width (7) of port \"HEX\" on instance \"deco7segV1:S1\" is not compatible with the formal port width (8) declared by the instantiated entity" {  } { { "ram_test.vhd" "S1" { Text "D:/DIG_PROYECTO/DIG_PROYECTO/ram_test/ram_test.vhd" 41 0 0 } }  } 0 12005 "Actual width (%3!d!) of port \"%1!s!\" on instance \"%2!s!\" is not compatible with the formal port width (%4!d!) declared by the instantiated entity" 0 0 "Quartus II" 0 -1 1654092118700 ""}
{ "Error" "ESGN_PORT_INTERFACE_INCOMPATIBLE" "HEX deco7segV1:S0 7 8 " "Actual width (7) of port \"HEX\" on instance \"deco7segV1:S0\" is not compatible with the formal port width (8) declared by the instantiated entity" {  } { { "ram_test.vhd" "S0" { Text "D:/DIG_PROYECTO/DIG_PROYECTO/ram_test/ram_test.vhd" 40 0 0 } }  } 0 12005 "Actual width (%3!d!) of port \"%1!s!\" on instance \"%2!s!\" is not compatible with the formal port width (%4!d!) declared by the instantiated entity" 0 0 "Quartus II" 0 -1 1654092118700 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1654092118703 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4650 " "Peak virtual memory: 4650 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1654092118796 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Jun 01 09:01:58 2022 " "Processing ended: Wed Jun 01 09:01:58 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1654092118796 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1654092118796 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1654092118796 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1654092118796 ""}
