#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_000001d61c457cf0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000001d61c457e80 .scope module, "tb_riscv_processor" "tb_riscv_processor" 3 4;
 .timescale -9 -12;
L_000001d61c469160 .functor BUFZ 32, L_000001d61c4de210, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001d61c4dab20_0 .net *"_ivl_0", 31 0, L_000001d61c4de210;  1 drivers
v000001d61c4d97c0_0 .net *"_ivl_2", 31 0, L_000001d61c4de670;  1 drivers
v000001d61c4d9400_0 .net *"_ivl_4", 29 0, L_000001d61c4de350;  1 drivers
L_000001d61c4e0478 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001d61c4d9a40_0 .net *"_ivl_6", 1 0, L_000001d61c4e0478;  1 drivers
v000001d61c4dabc0_0 .net "alu_result_out", 31 0, L_000001d61c4697f0;  1 drivers
v000001d61c4dac60_0 .var "clk", 0 0;
v000001d61c4dad00 .array "instr_mem", 63 0, 31 0;
v000001d61c4d9360_0 .net "instruction_in", 31 0, L_000001d61c469160;  1 drivers
v000001d61c4dae40_0 .net "mem_read_data_out", 31 0, L_000001d61c469390;  1 drivers
v000001d61c4daf80_0 .net "pc_out", 31 0, L_000001d61c4698d0;  1 drivers
L_000001d61c4de210 .array/port v000001d61c4dad00, L_000001d61c4de670;
L_000001d61c4de350 .part L_000001d61c4698d0, 2, 30;
L_000001d61c4de670 .concat [ 30 2 0 0], L_000001d61c4de350, L_000001d61c4e0478;
S_000001d61c44a950 .scope module, "dut" "riscv_processor" 3 13, 4 9 0, S_000001d61c457e80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "Instruction";
    .port_info 2 /OUTPUT 32 "PC_out";
    .port_info 3 /OUTPUT 32 "ALUResult_out";
    .port_info 4 /OUTPUT 32 "Mem_ReadData_out";
L_000001d61c4690f0 .functor BUFZ 32, L_000001d61c4dd090, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001d61c469470 .functor AND 1, v000001d61c473070_0, L_000001d61c4dd3b0, C4<1>, C4<1>;
L_000001d61c469630 .functor OR 1, L_000001d61c469470, v000001d61c473610_0, C4<0>, C4<0>;
L_000001d61c4698d0 .functor BUFZ 32, v000001d61c4d77b0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001d61c4697f0 .functor BUFZ 32, v000001d61c4734d0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001d61c469390 .functor BUFZ 32, L_000001d61c4de030, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001d61c4da3a0_0 .net "ALUControl", 2 0, v000001d61c473b10_0;  1 drivers
v000001d61c4da940_0 .net "ALUResult_out", 31 0, L_000001d61c4697f0;  alias, 1 drivers
v000001d61c4daee0_0 .net "ALUSrc", 0 0, v000001d61c473c50_0;  1 drivers
v000001d61c4d9ea0_0 .net "ALU_InputA", 31 0, L_000001d61c4690f0;  1 drivers
v000001d61c4da080_0 .net "ALU_InputB", 31 0, L_000001d61c4dd810;  1 drivers
v000001d61c4da1c0_0 .net "ALU_Result", 31 0, v000001d61c4734d0_0;  1 drivers
v000001d61c4d9f40_0 .net "ALU_Zero", 0 0, L_000001d61c4dd3b0;  1 drivers
v000001d61c4da260_0 .net "Branch", 0 0, v000001d61c473070_0;  1 drivers
v000001d61c4d9540_0 .net "ImmExtended", 31 0, v000001d61c472490_0;  1 drivers
v000001d61c4da620_0 .net "ImmSrc", 1 0, v000001d61c472df0_0;  1 drivers
v000001d61c4d9cc0_0 .net "Instruction", 31 0, L_000001d61c469160;  alias, 1 drivers
v000001d61c4da6c0_0 .net "Jump", 0 0, v000001d61c473610_0;  1 drivers
v000001d61c4d9220_0 .net "MemWrite", 0 0, v000001d61c472e90_0;  1 drivers
v000001d61c4dada0_0 .net "Mem_ReadData", 31 0, L_000001d61c4de030;  1 drivers
v000001d61c4da440_0 .net "Mem_ReadData_out", 31 0, L_000001d61c469390;  alias, 1 drivers
v000001d61c4da4e0_0 .net "PCSrc", 0 0, L_000001d61c469630;  1 drivers
v000001d61c4d9c20_0 .net "PC_current", 31 0, v000001d61c4d77b0_0;  1 drivers
v000001d61c4d9b80_0 .net "PC_next", 31 0, L_000001d61c4de2b0;  1 drivers
v000001d61c4da580_0 .net "PC_out", 31 0, L_000001d61c4698d0;  alias, 1 drivers
v000001d61c4d9e00_0 .net "PC_plus4", 31 0, L_000001d61c4de170;  1 drivers
v000001d61c4db020_0 .net "PC_target", 31 0, L_000001d61c4dca50;  1 drivers
v000001d61c4d9ae0_0 .net "RegWrite", 0 0, v000001d61c4737f0_0;  1 drivers
v000001d61c4d95e0_0 .net "Reg_ReadData1", 31 0, L_000001d61c4dd090;  1 drivers
v000001d61c4da120_0 .net "Reg_ReadData2", 31 0, L_000001d61c4dcaf0;  1 drivers
v000001d61c4d9900_0 .net "ResultSrc", 1 0, v000001d61c4736b0_0;  1 drivers
v000001d61c4d9d60_0 .var "Result_WriteData", 31 0;
L_000001d61c4e0430 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000001d61c4d9680_0 .net/2u *"_ivl_16", 31 0, L_000001d61c4e0430;  1 drivers
v000001d61c4d9720_0 .net *"_ivl_22", 0 0, L_000001d61c469470;  1 drivers
v000001d61c4d9fe0_0 .net "clk", 0 0, v000001d61c4dac60_0;  1 drivers
v000001d61c4da760_0 .net "funct3", 2 0, L_000001d61c4dcff0;  1 drivers
v000001d61c4d9860_0 .net "funct7b5", 0 0, L_000001d61c4dceb0;  1 drivers
v000001d61c4da800_0 .net "opcode", 6 0, L_000001d61c4d94a0;  1 drivers
v000001d61c4da8a0_0 .net "rd_addr", 4 0, L_000001d61c4d99a0;  1 drivers
v000001d61c4da9e0_0 .net "rs1_addr", 4 0, L_000001d61c4db0c0;  1 drivers
v000001d61c4daa80_0 .net "rs2_addr", 4 0, L_000001d61c4d92c0;  1 drivers
E_000001d61c4625d0 .event anyedge, v000001d61c4736b0_0, v000001d61c4734d0_0, v000001d61c473750_0, v000001d61c4d9e00_0;
L_000001d61c4d94a0 .part L_000001d61c469160, 0, 7;
L_000001d61c4db0c0 .part L_000001d61c469160, 15, 5;
L_000001d61c4d92c0 .part L_000001d61c469160, 20, 5;
L_000001d61c4d99a0 .part L_000001d61c469160, 7, 5;
L_000001d61c4dcff0 .part L_000001d61c469160, 12, 3;
L_000001d61c4dceb0 .part L_000001d61c469160, 30, 1;
L_000001d61c4dd810 .functor MUXZ 32, L_000001d61c4dcaf0, v000001d61c472490_0, v000001d61c473c50_0, C4<>;
L_000001d61c4de170 .arith/sum 32, v000001d61c4d77b0_0, L_000001d61c4e0430;
L_000001d61c4dca50 .arith/sum 32, v000001d61c4d77b0_0, v000001d61c472490_0;
L_000001d61c4de2b0 .functor MUXZ 32, L_000001d61c4de170, L_000001d61c4dca50, L_000001d61c469630, C4<>;
S_000001d61c44aae0 .scope module, "alu_unit" "alu" 4 115, 5 1 0, S_000001d61c44a950;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 3 "ALUControl";
    .port_info 3 /OUTPUT 32 "Result";
    .port_info 4 /OUTPUT 1 "Zero";
v000001d61c473430_0 .net "A", 31 0, L_000001d61c4690f0;  alias, 1 drivers
v000001d61c4725d0_0 .net "ALUControl", 2 0, v000001d61c473b10_0;  alias, 1 drivers
v000001d61c472670_0 .net "B", 31 0, L_000001d61c4dd810;  alias, 1 drivers
v000001d61c4734d0_0 .var "Result", 31 0;
v000001d61c472ad0_0 .net "Zero", 0 0, L_000001d61c4dd3b0;  alias, 1 drivers
L_000001d61c4e02c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d61c473930_0 .net/2u *"_ivl_0", 31 0, L_000001d61c4e02c8;  1 drivers
E_000001d61c4620d0 .event anyedge, v000001d61c4725d0_0, v000001d61c473430_0, v000001d61c472670_0;
L_000001d61c4dd3b0 .cmp/eq 32, v000001d61c4734d0_0, L_000001d61c4e02c8;
S_000001d61c440970 .scope module, "ctrl_unit" "control_unit" 4 77, 6 1 0, S_000001d61c44a950;
 .timescale -9 -12;
    .port_info 0 /INPUT 7 "Opcode";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 1 "funct7b5";
    .port_info 3 /OUTPUT 1 "RegWrite";
    .port_info 4 /OUTPUT 2 "ImmSrc";
    .port_info 5 /OUTPUT 1 "ALUSrc";
    .port_info 6 /OUTPUT 1 "MemWrite";
    .port_info 7 /OUTPUT 2 "ResultSrc";
    .port_info 8 /OUTPUT 1 "Branch";
    .port_info 9 /OUTPUT 1 "Jump";
    .port_info 10 /OUTPUT 3 "ALUControl";
P_000001d61c44ac70 .param/l "BEQ" 1 6 23, C4<1100011>;
P_000001d61c44aca8 .param/l "ITYPE_ALU" 1 6 24, C4<0010011>;
P_000001d61c44ace0 .param/l "JAL" 1 6 25, C4<1101111>;
P_000001d61c44ad18 .param/l "LW" 1 6 20, C4<0000011>;
P_000001d61c44ad50 .param/l "RTYPE" 1 6 22, C4<0110011>;
P_000001d61c44ad88 .param/l "SW" 1 6 21, C4<0100011>;
v000001d61c473b10_0 .var "ALUControl", 2 0;
v000001d61c473570_0 .var "ALUOp", 1 0;
v000001d61c473c50_0 .var "ALUSrc", 0 0;
v000001d61c473070_0 .var "Branch", 0 0;
v000001d61c472df0_0 .var "ImmSrc", 1 0;
v000001d61c473610_0 .var "Jump", 0 0;
v000001d61c472e90_0 .var "MemWrite", 0 0;
v000001d61c4728f0_0 .net "Opcode", 6 0, L_000001d61c4d94a0;  alias, 1 drivers
v000001d61c4737f0_0 .var "RegWrite", 0 0;
v000001d61c4736b0_0 .var "ResultSrc", 1 0;
v000001d61c473cf0_0 .net "funct3", 2 0, L_000001d61c4dcff0;  alias, 1 drivers
v000001d61c472170_0 .net "funct7b5", 0 0, L_000001d61c4dceb0;  alias, 1 drivers
E_000001d61c462310 .event anyedge, v000001d61c473570_0, v000001d61c473cf0_0, v000001d61c472170_0, v000001d61c4728f0_0;
E_000001d61c462e50 .event anyedge, v000001d61c4728f0_0;
S_000001d61c440b00 .scope module, "data_mem" "data_memory" 4 124, 7 1 0, S_000001d61c44a950;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "MemWrite";
    .port_info 2 /INPUT 32 "Address";
    .port_info 3 /INPUT 32 "WriteData";
    .port_info 4 /OUTPUT 32 "ReadData";
P_000001d61c3da620 .param/l "ADDR_WIDTH" 1 7 10, +C4<00000000000000000000000000001010>;
P_000001d61c3da658 .param/l "MEM_WORDS" 0 7 9, +C4<00000000000000000000010000000000>;
v000001d61c472b70_0 .net "Address", 31 0, v000001d61c4734d0_0;  alias, 1 drivers
v000001d61c473d90_0 .net "MemWrite", 0 0, v000001d61c472e90_0;  alias, 1 drivers
v000001d61c473750_0 .net "ReadData", 31 0, L_000001d61c4de030;  alias, 1 drivers
v000001d61c473e30_0 .net "WriteData", 31 0, L_000001d61c4dcaf0;  alias, 1 drivers
v000001d61c473ed0_0 .net *"_ivl_10", 31 0, L_000001d61c4ddd10;  1 drivers
v000001d61c473250_0 .net *"_ivl_12", 11 0, L_000001d61c4dddb0;  1 drivers
L_000001d61c4e03a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001d61c4732f0_0 .net *"_ivl_15", 1 0, L_000001d61c4e03a0;  1 drivers
L_000001d61c4e03e8 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v000001d61c472710_0 .net *"_ivl_16", 31 0, L_000001d61c4e03e8;  1 drivers
v000001d61c472850_0 .net *"_ivl_2", 31 0, L_000001d61c4ddc70;  1 drivers
L_000001d61c4e0310 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d61c4722b0_0 .net *"_ivl_5", 21 0, L_000001d61c4e0310;  1 drivers
L_000001d61c4e0358 .functor BUFT 1, C4<00000000000000000000010000000000>, C4<0>, C4<0>, C4<0>;
v000001d61c4727b0_0 .net/2u *"_ivl_6", 31 0, L_000001d61c4e0358;  1 drivers
v000001d61c473390_0 .net *"_ivl_8", 0 0, L_000001d61c4ddbd0;  1 drivers
v000001d61c473f70_0 .net "clk", 0 0, v000001d61c4dac60_0;  alias, 1 drivers
v000001d61c472210 .array "memory", 0 1023, 31 0;
v000001d61c4723f0_0 .net "word_addr", 9 0, L_000001d61c4dda90;  1 drivers
E_000001d61c462f90 .event posedge, v000001d61c473f70_0;
L_000001d61c4dda90 .part v000001d61c4734d0_0, 2, 10;
L_000001d61c4ddc70 .concat [ 10 22 0 0], L_000001d61c4dda90, L_000001d61c4e0310;
L_000001d61c4ddbd0 .cmp/gt 32, L_000001d61c4e0358, L_000001d61c4ddc70;
L_000001d61c4ddd10 .array/port v000001d61c472210, L_000001d61c4dddb0;
L_000001d61c4dddb0 .concat [ 10 2 0 0], L_000001d61c4dda90, L_000001d61c4e03a0;
L_000001d61c4de030 .functor MUXZ 32, L_000001d61c4e03e8, L_000001d61c4ddd10, L_000001d61c4ddbd0, C4<>;
S_000001d61c439100 .scope module, "imm_gen" "immediate_generator" 4 104, 8 1 0, S_000001d61c44a950;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "Instruction";
    .port_info 1 /INPUT 2 "ImmSrc";
    .port_info 2 /OUTPUT 32 "ImmExt";
P_000001d61c440c90 .param/l "B_TYPE" 1 8 9, C4<10>;
P_000001d61c440cc8 .param/l "I_TYPE" 1 8 7, C4<00>;
P_000001d61c440d00 .param/l "J_TYPE" 1 8 10, C4<11>;
P_000001d61c440d38 .param/l "S_TYPE" 1 8 8, C4<01>;
v000001d61c472490_0 .var "ImmExt", 31 0;
v000001d61c472530_0 .net "ImmSrc", 1 0, v000001d61c472df0_0;  alias, 1 drivers
v000001d61c46a590_0 .net "Instruction", 31 0, L_000001d61c469160;  alias, 1 drivers
v000001d61c4d8f70_0 .net *"_ivl_1", 0 0, L_000001d61c4dd4f0;  1 drivers
v000001d61c4d8070_0 .net *"_ivl_10", 19 0, L_000001d61c4dd450;  1 drivers
v000001d61c4d8250_0 .net *"_ivl_13", 6 0, L_000001d61c4de7b0;  1 drivers
v000001d61c4d72b0_0 .net *"_ivl_15", 4 0, L_000001d61c4dd270;  1 drivers
v000001d61c4d8610_0 .net *"_ivl_19", 0 0, L_000001d61c4de530;  1 drivers
v000001d61c4d7cb0_0 .net *"_ivl_2", 19 0, L_000001d61c4ddef0;  1 drivers
v000001d61c4d73f0_0 .net *"_ivl_21", 0 0, L_000001d61c4de8f0;  1 drivers
v000001d61c4d8cf0_0 .net *"_ivl_23", 5 0, L_000001d61c4dd130;  1 drivers
v000001d61c4d8110_0 .net *"_ivl_25", 3 0, L_000001d61c4dd8b0;  1 drivers
L_000001d61c4e0238 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001d61c4d82f0_0 .net/2u *"_ivl_26", 0 0, L_000001d61c4e0238;  1 drivers
v000001d61c4d84d0_0 .net *"_ivl_31", 0 0, L_000001d61c4de5d0;  1 drivers
v000001d61c4d7210_0 .net *"_ivl_32", 18 0, L_000001d61c4dd310;  1 drivers
v000001d61c4d81b0_0 .net *"_ivl_37", 0 0, L_000001d61c4ddf90;  1 drivers
v000001d61c4d7e90_0 .net *"_ivl_39", 7 0, L_000001d61c4dcf50;  1 drivers
v000001d61c4d89d0_0 .net *"_ivl_41", 0 0, L_000001d61c4dd6d0;  1 drivers
v000001d61c4d7350_0 .net *"_ivl_43", 9 0, L_000001d61c4dd1d0;  1 drivers
L_000001d61c4e0280 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001d61c4d7710_0 .net/2u *"_ivl_44", 0 0, L_000001d61c4e0280;  1 drivers
v000001d61c4d8390_0 .net *"_ivl_49", 0 0, L_000001d61c4dccd0;  1 drivers
v000001d61c4d7ad0_0 .net *"_ivl_5", 11 0, L_000001d61c4dd950;  1 drivers
v000001d61c4d7df0_0 .net *"_ivl_50", 10 0, L_000001d61c4dd770;  1 drivers
v000001d61c4d86b0_0 .net *"_ivl_9", 0 0, L_000001d61c4dce10;  1 drivers
v000001d61c4d8430_0 .net "imm_b_ext", 31 0, L_000001d61c4dd630;  1 drivers
v000001d61c4d7f30_0 .net "imm_b_val", 12 0, L_000001d61c4dd590;  1 drivers
v000001d61c4d7fd0_0 .net "imm_i_ext", 31 0, L_000001d61c4ddb30;  1 drivers
v000001d61c4d8e30_0 .net "imm_j_ext", 31 0, L_000001d61c4dcc30;  1 drivers
v000001d61c4d7490_0 .net "imm_j_val", 20 0, L_000001d61c4de850;  1 drivers
v000001d61c4d9010_0 .net "imm_s_ext", 31 0, L_000001d61c4dd9f0;  1 drivers
E_000001d61c462c50/0 .event anyedge, v000001d61c472df0_0, v000001d61c4d7fd0_0, v000001d61c4d9010_0, v000001d61c4d8430_0;
E_000001d61c462c50/1 .event anyedge, v000001d61c4d8e30_0;
E_000001d61c462c50 .event/or E_000001d61c462c50/0, E_000001d61c462c50/1;
L_000001d61c4dd4f0 .part L_000001d61c469160, 31, 1;
LS_000001d61c4ddef0_0_0 .concat [ 1 1 1 1], L_000001d61c4dd4f0, L_000001d61c4dd4f0, L_000001d61c4dd4f0, L_000001d61c4dd4f0;
LS_000001d61c4ddef0_0_4 .concat [ 1 1 1 1], L_000001d61c4dd4f0, L_000001d61c4dd4f0, L_000001d61c4dd4f0, L_000001d61c4dd4f0;
LS_000001d61c4ddef0_0_8 .concat [ 1 1 1 1], L_000001d61c4dd4f0, L_000001d61c4dd4f0, L_000001d61c4dd4f0, L_000001d61c4dd4f0;
LS_000001d61c4ddef0_0_12 .concat [ 1 1 1 1], L_000001d61c4dd4f0, L_000001d61c4dd4f0, L_000001d61c4dd4f0, L_000001d61c4dd4f0;
LS_000001d61c4ddef0_0_16 .concat [ 1 1 1 1], L_000001d61c4dd4f0, L_000001d61c4dd4f0, L_000001d61c4dd4f0, L_000001d61c4dd4f0;
LS_000001d61c4ddef0_1_0 .concat [ 4 4 4 4], LS_000001d61c4ddef0_0_0, LS_000001d61c4ddef0_0_4, LS_000001d61c4ddef0_0_8, LS_000001d61c4ddef0_0_12;
LS_000001d61c4ddef0_1_4 .concat [ 4 0 0 0], LS_000001d61c4ddef0_0_16;
L_000001d61c4ddef0 .concat [ 16 4 0 0], LS_000001d61c4ddef0_1_0, LS_000001d61c4ddef0_1_4;
L_000001d61c4dd950 .part L_000001d61c469160, 20, 12;
L_000001d61c4ddb30 .concat [ 12 20 0 0], L_000001d61c4dd950, L_000001d61c4ddef0;
L_000001d61c4dce10 .part L_000001d61c469160, 31, 1;
LS_000001d61c4dd450_0_0 .concat [ 1 1 1 1], L_000001d61c4dce10, L_000001d61c4dce10, L_000001d61c4dce10, L_000001d61c4dce10;
LS_000001d61c4dd450_0_4 .concat [ 1 1 1 1], L_000001d61c4dce10, L_000001d61c4dce10, L_000001d61c4dce10, L_000001d61c4dce10;
LS_000001d61c4dd450_0_8 .concat [ 1 1 1 1], L_000001d61c4dce10, L_000001d61c4dce10, L_000001d61c4dce10, L_000001d61c4dce10;
LS_000001d61c4dd450_0_12 .concat [ 1 1 1 1], L_000001d61c4dce10, L_000001d61c4dce10, L_000001d61c4dce10, L_000001d61c4dce10;
LS_000001d61c4dd450_0_16 .concat [ 1 1 1 1], L_000001d61c4dce10, L_000001d61c4dce10, L_000001d61c4dce10, L_000001d61c4dce10;
LS_000001d61c4dd450_1_0 .concat [ 4 4 4 4], LS_000001d61c4dd450_0_0, LS_000001d61c4dd450_0_4, LS_000001d61c4dd450_0_8, LS_000001d61c4dd450_0_12;
LS_000001d61c4dd450_1_4 .concat [ 4 0 0 0], LS_000001d61c4dd450_0_16;
L_000001d61c4dd450 .concat [ 16 4 0 0], LS_000001d61c4dd450_1_0, LS_000001d61c4dd450_1_4;
L_000001d61c4de7b0 .part L_000001d61c469160, 25, 7;
L_000001d61c4dd270 .part L_000001d61c469160, 7, 5;
L_000001d61c4dd9f0 .concat [ 5 7 20 0], L_000001d61c4dd270, L_000001d61c4de7b0, L_000001d61c4dd450;
L_000001d61c4de530 .part L_000001d61c469160, 31, 1;
L_000001d61c4de8f0 .part L_000001d61c469160, 7, 1;
L_000001d61c4dd130 .part L_000001d61c469160, 25, 6;
L_000001d61c4dd8b0 .part L_000001d61c469160, 8, 4;
LS_000001d61c4dd590_0_0 .concat [ 1 4 6 1], L_000001d61c4e0238, L_000001d61c4dd8b0, L_000001d61c4dd130, L_000001d61c4de8f0;
LS_000001d61c4dd590_0_4 .concat [ 1 0 0 0], L_000001d61c4de530;
L_000001d61c4dd590 .concat [ 12 1 0 0], LS_000001d61c4dd590_0_0, LS_000001d61c4dd590_0_4;
L_000001d61c4de5d0 .part L_000001d61c4dd590, 12, 1;
LS_000001d61c4dd310_0_0 .concat [ 1 1 1 1], L_000001d61c4de5d0, L_000001d61c4de5d0, L_000001d61c4de5d0, L_000001d61c4de5d0;
LS_000001d61c4dd310_0_4 .concat [ 1 1 1 1], L_000001d61c4de5d0, L_000001d61c4de5d0, L_000001d61c4de5d0, L_000001d61c4de5d0;
LS_000001d61c4dd310_0_8 .concat [ 1 1 1 1], L_000001d61c4de5d0, L_000001d61c4de5d0, L_000001d61c4de5d0, L_000001d61c4de5d0;
LS_000001d61c4dd310_0_12 .concat [ 1 1 1 1], L_000001d61c4de5d0, L_000001d61c4de5d0, L_000001d61c4de5d0, L_000001d61c4de5d0;
LS_000001d61c4dd310_0_16 .concat [ 1 1 1 0], L_000001d61c4de5d0, L_000001d61c4de5d0, L_000001d61c4de5d0;
LS_000001d61c4dd310_1_0 .concat [ 4 4 4 4], LS_000001d61c4dd310_0_0, LS_000001d61c4dd310_0_4, LS_000001d61c4dd310_0_8, LS_000001d61c4dd310_0_12;
LS_000001d61c4dd310_1_4 .concat [ 3 0 0 0], LS_000001d61c4dd310_0_16;
L_000001d61c4dd310 .concat [ 16 3 0 0], LS_000001d61c4dd310_1_0, LS_000001d61c4dd310_1_4;
L_000001d61c4dd630 .concat [ 13 19 0 0], L_000001d61c4dd590, L_000001d61c4dd310;
L_000001d61c4ddf90 .part L_000001d61c469160, 31, 1;
L_000001d61c4dcf50 .part L_000001d61c469160, 12, 8;
L_000001d61c4dd6d0 .part L_000001d61c469160, 20, 1;
L_000001d61c4dd1d0 .part L_000001d61c469160, 21, 10;
LS_000001d61c4de850_0_0 .concat [ 1 10 1 8], L_000001d61c4e0280, L_000001d61c4dd1d0, L_000001d61c4dd6d0, L_000001d61c4dcf50;
LS_000001d61c4de850_0_4 .concat [ 1 0 0 0], L_000001d61c4ddf90;
L_000001d61c4de850 .concat [ 20 1 0 0], LS_000001d61c4de850_0_0, LS_000001d61c4de850_0_4;
L_000001d61c4dccd0 .part L_000001d61c4de850, 20, 1;
LS_000001d61c4dd770_0_0 .concat [ 1 1 1 1], L_000001d61c4dccd0, L_000001d61c4dccd0, L_000001d61c4dccd0, L_000001d61c4dccd0;
LS_000001d61c4dd770_0_4 .concat [ 1 1 1 1], L_000001d61c4dccd0, L_000001d61c4dccd0, L_000001d61c4dccd0, L_000001d61c4dccd0;
LS_000001d61c4dd770_0_8 .concat [ 1 1 1 0], L_000001d61c4dccd0, L_000001d61c4dccd0, L_000001d61c4dccd0;
L_000001d61c4dd770 .concat [ 4 4 3 0], LS_000001d61c4dd770_0_0, LS_000001d61c4dd770_0_4, LS_000001d61c4dd770_0_8;
L_000001d61c4dcc30 .concat [ 21 11 0 0], L_000001d61c4de850, L_000001d61c4dd770;
S_000001d61c4393a0 .scope module, "pc_reg" "pc_register" 4 70, 9 1 0, S_000001d61c44a950;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "NextPC";
    .port_info 2 /OUTPUT 32 "PC";
v000001d61c4d8570_0 .net "NextPC", 31 0, L_000001d61c4de2b0;  alias, 1 drivers
v000001d61c4d77b0_0 .var "PC", 31 0;
v000001d61c4d78f0_0 .net "clk", 0 0, v000001d61c4dac60_0;  alias, 1 drivers
S_000001d61c435200 .scope module, "reg_file" "register_file" 4 92, 10 1 0, S_000001d61c44a950;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "RegWrite";
    .port_info 2 /INPUT 5 "rs1_addr";
    .port_info 3 /INPUT 5 "rs2_addr";
    .port_info 4 /INPUT 5 "rd_addr";
    .port_info 5 /INPUT 32 "WriteData";
    .port_info 6 /OUTPUT 32 "ReadData1";
    .port_info 7 /OUTPUT 32 "ReadData2";
v000001d61c4d7530_0 .net "ReadData1", 31 0, L_000001d61c4dd090;  alias, 1 drivers
v000001d61c4d8750_0 .net "ReadData2", 31 0, L_000001d61c4dcaf0;  alias, 1 drivers
v000001d61c4d7850_0 .net "RegWrite", 0 0, v000001d61c4737f0_0;  alias, 1 drivers
v000001d61c4d87f0_0 .net "WriteData", 31 0, v000001d61c4d9d60_0;  1 drivers
L_000001d61c4e0088 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001d61c4d8ed0_0 .net/2u *"_ivl_0", 4 0, L_000001d61c4e0088;  1 drivers
L_000001d61c4e0118 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001d61c4d8a70_0 .net *"_ivl_11", 1 0, L_000001d61c4e0118;  1 drivers
L_000001d61c4e0160 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001d61c4d7990_0 .net/2u *"_ivl_14", 4 0, L_000001d61c4e0160;  1 drivers
v000001d61c4d7d50_0 .net *"_ivl_16", 0 0, L_000001d61c4dcd70;  1 drivers
L_000001d61c4e01a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d61c4d7c10_0 .net/2u *"_ivl_18", 31 0, L_000001d61c4e01a8;  1 drivers
v000001d61c4d7b70_0 .net *"_ivl_2", 0 0, L_000001d61c4dde50;  1 drivers
v000001d61c4d8890_0 .net *"_ivl_20", 31 0, L_000001d61c4de710;  1 drivers
v000001d61c4d8930_0 .net *"_ivl_22", 6 0, L_000001d61c4de0d0;  1 drivers
L_000001d61c4e01f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001d61c4d8b10_0 .net *"_ivl_25", 1 0, L_000001d61c4e01f0;  1 drivers
L_000001d61c4e00d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d61c4d8bb0_0 .net/2u *"_ivl_4", 31 0, L_000001d61c4e00d0;  1 drivers
v000001d61c4d8c50_0 .net *"_ivl_6", 31 0, L_000001d61c4de490;  1 drivers
v000001d61c4d8d90_0 .net *"_ivl_8", 6 0, L_000001d61c4dcb90;  1 drivers
v000001d61c4d75d0_0 .net "clk", 0 0, v000001d61c4dac60_0;  alias, 1 drivers
v000001d61c4d90b0_0 .net "rd_addr", 4 0, L_000001d61c4d99a0;  alias, 1 drivers
v000001d61c4d7670 .array "registers", 0 31, 31 0;
v000001d61c4d7a30_0 .net "rs1_addr", 4 0, L_000001d61c4db0c0;  alias, 1 drivers
v000001d61c4da300_0 .net "rs2_addr", 4 0, L_000001d61c4d92c0;  alias, 1 drivers
L_000001d61c4dde50 .cmp/eq 5, L_000001d61c4db0c0, L_000001d61c4e0088;
L_000001d61c4de490 .array/port v000001d61c4d7670, L_000001d61c4dcb90;
L_000001d61c4dcb90 .concat [ 5 2 0 0], L_000001d61c4db0c0, L_000001d61c4e0118;
L_000001d61c4dd090 .functor MUXZ 32, L_000001d61c4de490, L_000001d61c4e00d0, L_000001d61c4dde50, C4<>;
L_000001d61c4dcd70 .cmp/eq 5, L_000001d61c4d92c0, L_000001d61c4e0160;
L_000001d61c4de710 .array/port v000001d61c4d7670, L_000001d61c4de0d0;
L_000001d61c4de0d0 .concat [ 5 2 0 0], L_000001d61c4d92c0, L_000001d61c4e01f0;
L_000001d61c4dcaf0 .functor MUXZ 32, L_000001d61c4de710, L_000001d61c4e01a8, L_000001d61c4dcd70, C4<>;
    .scope S_000001d61c4393a0;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d61c4d77b0_0, 0, 32;
    %end;
    .thread T_0;
    .scope S_000001d61c4393a0;
T_1 ;
    %wait E_000001d61c462f90;
    %load/vec4 v000001d61c4d8570_0;
    %assign/vec4 v000001d61c4d77b0_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_000001d61c440970;
T_2 ;
Ewait_0 .event/or E_000001d61c462e50, E_0x0;
    %wait Ewait_0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d61c4737f0_0, 0, 1;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v000001d61c472df0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d61c473c50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d61c472e90_0, 0, 1;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v000001d61c4736b0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d61c473070_0, 0, 1;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v000001d61c473570_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d61c473610_0, 0, 1;
    %load/vec4 v000001d61c4728f0_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %jmp T_2.7;
T_2.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d61c4737f0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001d61c472df0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d61c473c50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d61c472e90_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001d61c4736b0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d61c473070_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001d61c473570_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d61c473610_0, 0, 1;
    %jmp T_2.7;
T_2.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d61c4737f0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001d61c472df0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d61c473c50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d61c472e90_0, 0, 1;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v000001d61c4736b0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d61c473070_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001d61c473570_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d61c473610_0, 0, 1;
    %jmp T_2.7;
T_2.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d61c4737f0_0, 0, 1;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v000001d61c472df0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d61c473c50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d61c472e90_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001d61c4736b0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d61c473070_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001d61c473570_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d61c473610_0, 0, 1;
    %jmp T_2.7;
T_2.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d61c4737f0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001d61c472df0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d61c473c50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d61c472e90_0, 0, 1;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v000001d61c4736b0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d61c473070_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001d61c473570_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d61c473610_0, 0, 1;
    %jmp T_2.7;
T_2.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d61c4737f0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001d61c472df0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d61c473c50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d61c472e90_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001d61c4736b0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d61c473070_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001d61c473570_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d61c473610_0, 0, 1;
    %jmp T_2.7;
T_2.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d61c4737f0_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000001d61c472df0_0, 0, 2;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v000001d61c473c50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d61c472e90_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001d61c4736b0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d61c473070_0, 0, 1;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v000001d61c473570_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d61c473610_0, 0, 1;
    %jmp T_2.7;
T_2.7 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000001d61c440970;
T_3 ;
Ewait_1 .event/or E_000001d61c462310, E_0x0;
    %wait Ewait_1;
    %load/vec4 v000001d61c473570_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %pushi/vec4 7, 7, 3;
    %store/vec4 v000001d61c473b10_0, 0, 3;
    %jmp T_3.4;
T_3.0 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001d61c473b10_0, 0, 3;
    %jmp T_3.4;
T_3.1 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001d61c473b10_0, 0, 3;
    %jmp T_3.4;
T_3.2 ;
    %load/vec4 v000001d61c473cf0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %pushi/vec4 7, 7, 3;
    %store/vec4 v000001d61c473b10_0, 0, 3;
    %jmp T_3.10;
T_3.5 ;
    %load/vec4 v000001d61c472170_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_3.13, 4;
    %load/vec4 v000001d61c4728f0_0;
    %pushi/vec4 51, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_3.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.11, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001d61c473b10_0, 0, 3;
    %jmp T_3.12;
T_3.11 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001d61c473b10_0, 0, 3;
T_3.12 ;
    %jmp T_3.10;
T_3.6 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v000001d61c473b10_0, 0, 3;
    %jmp T_3.10;
T_3.7 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000001d61c473b10_0, 0, 3;
    %jmp T_3.10;
T_3.8 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000001d61c473b10_0, 0, 3;
    %jmp T_3.10;
T_3.10 ;
    %pop/vec4 1;
    %jmp T_3.4;
T_3.4 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001d61c435200;
T_4 ;
    %wait E_000001d61c462f90;
    %load/vec4 v000001d61c4d7850_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.2, 9;
    %load/vec4 v000001d61c4d90b0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_4.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v000001d61c4d87f0_0;
    %load/vec4 v000001d61c4d90b0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d61c4d7670, 0, 4;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000001d61c439100;
T_5 ;
Ewait_2 .event/or E_000001d61c462c50, E_0x0;
    %wait Ewait_2;
    %load/vec4 v000001d61c472530_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v000001d61c472490_0, 0, 32;
    %jmp T_5.5;
T_5.0 ;
    %load/vec4 v000001d61c4d7fd0_0;
    %store/vec4 v000001d61c472490_0, 0, 32;
    %jmp T_5.5;
T_5.1 ;
    %load/vec4 v000001d61c4d9010_0;
    %store/vec4 v000001d61c472490_0, 0, 32;
    %jmp T_5.5;
T_5.2 ;
    %load/vec4 v000001d61c4d8430_0;
    %store/vec4 v000001d61c472490_0, 0, 32;
    %jmp T_5.5;
T_5.3 ;
    %load/vec4 v000001d61c4d8e30_0;
    %store/vec4 v000001d61c472490_0, 0, 32;
    %jmp T_5.5;
T_5.5 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_000001d61c44aae0;
T_6 ;
Ewait_3 .event/or E_000001d61c4620d0, E_0x0;
    %wait Ewait_3;
    %load/vec4 v000001d61c4725d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v000001d61c4734d0_0, 0, 32;
    %jmp T_6.6;
T_6.0 ;
    %load/vec4 v000001d61c473430_0;
    %load/vec4 v000001d61c472670_0;
    %add;
    %store/vec4 v000001d61c4734d0_0, 0, 32;
    %jmp T_6.6;
T_6.1 ;
    %load/vec4 v000001d61c473430_0;
    %load/vec4 v000001d61c472670_0;
    %sub;
    %store/vec4 v000001d61c4734d0_0, 0, 32;
    %jmp T_6.6;
T_6.2 ;
    %load/vec4 v000001d61c473430_0;
    %load/vec4 v000001d61c472670_0;
    %and;
    %store/vec4 v000001d61c4734d0_0, 0, 32;
    %jmp T_6.6;
T_6.3 ;
    %load/vec4 v000001d61c473430_0;
    %load/vec4 v000001d61c472670_0;
    %or;
    %store/vec4 v000001d61c4734d0_0, 0, 32;
    %jmp T_6.6;
T_6.4 ;
    %load/vec4 v000001d61c473430_0;
    %load/vec4 v000001d61c472670_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.7, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.8, 8;
T_6.7 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.8, 8;
 ; End of false expr.
    %blend;
T_6.8;
    %store/vec4 v000001d61c4734d0_0, 0, 32;
    %jmp T_6.6;
T_6.6 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001d61c440b00;
T_7 ;
    %wait E_000001d61c462f90;
    %load/vec4 v000001d61c473d90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000001d61c4723f0_0;
    %pad/u 32;
    %cmpi/u 1024, 0, 32;
    %jmp/0xz  T_7.2, 5;
    %load/vec4 v000001d61c473e30_0;
    %load/vec4 v000001d61c4723f0_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d61c472210, 0, 4;
T_7.2 ;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001d61c44a950;
T_8 ;
Ewait_4 .event/or E_000001d61c4625d0, E_0x0;
    %wait Ewait_4;
    %load/vec4 v000001d61c4d9900_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v000001d61c4d9d60_0, 0, 32;
    %jmp T_8.4;
T_8.0 ;
    %load/vec4 v000001d61c4da1c0_0;
    %store/vec4 v000001d61c4d9d60_0, 0, 32;
    %jmp T_8.4;
T_8.1 ;
    %load/vec4 v000001d61c4dada0_0;
    %store/vec4 v000001d61c4d9d60_0, 0, 32;
    %jmp T_8.4;
T_8.2 ;
    %load/vec4 v000001d61c4d9e00_0;
    %store/vec4 v000001d61c4d9d60_0, 0, 32;
    %jmp T_8.4;
T_8.4 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_000001d61c457e80;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d61c4dac60_0, 0, 1;
T_9.0 ;
    %delay 5000, 0;
    %load/vec4 v000001d61c4dac60_0;
    %inv;
    %store/vec4 v000001d61c4dac60_0, 0, 1;
    %jmp T_9.0;
    %end;
    .thread T_9;
    .scope S_000001d61c457e80;
T_10 ;
    %pushi/vec4 10485907, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d61c4dad00, 4, 0;
    %pushi/vec4 20971795, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d61c4dad00, 4, 0;
    %pushi/vec4 2130355, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d61c4dad00, 4, 0;
    %pushi/vec4 1074856499, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d61c4dad00, 4, 0;
    %pushi/vec4 2138803, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d61c4dad00, 4, 0;
    %pushi/vec4 4252467, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d61c4dad00, 4, 0;
    %pushi/vec4 2159539, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d61c4dad00, 4, 0;
    %pushi/vec4 4289823763, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d61c4dad00, 4, 0;
    %pushi/vec4 10626195, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d61c4dad00, 4, 0;
    %pushi/vec4 89351443, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d61c4dad00, 4, 0;
    %pushi/vec4 15955347, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d61c4dad00, 4, 0;
    %pushi/vec4 3154979, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d61c4dad00, 4, 0;
    %pushi/vec4 8398339, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d61c4dad00, 4, 0;
    %pushi/vec4 4228195, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d61c4dad00, 4, 0;
    %pushi/vec4 103810707, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d61c4dad00, 4, 0;
    %pushi/vec4 8388847, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d61c4dad00, 4, 0;
    %pushi/vec4 92276499, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d61c4dad00, 4, 0;
    %pushi/vec4 2099091, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d61c4dad00, 4, 0;
    %pushi/vec4 4294412179, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d61c4dad00, 4, 0;
    %pushi/vec4 492643, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d61c4dad00, 4, 0;
    %pushi/vec4 4288671983, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d61c4dad00, 4, 0;
    %vpi_call/w 3 52 "$dumpfile", "wave_q1.vcd" {0 0 0};
    %vpi_call/w 3 53 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001d61c457e80 {0 0 0};
    %delay 210000, 0;
    %vpi_call/w 3 57 "$display", "Simulasyon tamamlandi!" {0 0 0};
    %vpi_call/w 3 58 "$finish" {0 0 0};
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "-";
    "tb_riscv_processor.v";
    "./riscv_processor.v";
    "./alu.v";
    "./control_unit.v";
    "./data_memory.v";
    "./immediate_generator.v";
    "./pc_register.v";
    "./register_file.v";
