--------------- Build Started: 01/16/2017 23:25:55 Project: 02_USB_UART, Configuration: ARM GCC 4.9-2015-q1-update Debug ---------------
cydsfit.exe -.appdatapath "C:\Users\LL_W530\AppData\Local\Cypress Semiconductor\PSoC Creator\4.0" -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p D:\LLGD\3LLWork\0PrjSyn\PSOC\HNP3_ECB_WS\02_USB_UART.cydsn\02_USB_UART.cyprj -d CY8C5888AXI-LP096 -s D:\LLGD\3LLWork\0PrjSyn\PSOC\HNP3_ECB_WS\02_USB_UART.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
Elaborating Design...
ADD: sdb.M0065: information: Analog terminal "AIO_4.analog_0" on TopDesign is unconnected.
 * D:\LLGD\3LLWork\0PrjSyn\PSOC\HNP3_ECB_WS\02_USB_UART.cydsn\TopDesign\TopDesign.cysch (Signal: Net_312)
 * D:\LLGD\3LLWork\0PrjSyn\PSOC\HNP3_ECB_WS\02_USB_UART.cydsn\TopDesign\TopDesign.cysch (Shape_20.1)
ADD: sdb.M0065: information: Analog terminal "AIO_5.analog_0" on TopDesign is unconnected.
 * D:\LLGD\3LLWork\0PrjSyn\PSOC\HNP3_ECB_WS\02_USB_UART.cydsn\TopDesign\TopDesign.cysch (Signal: Net_314)
 * D:\LLGD\3LLWork\0PrjSyn\PSOC\HNP3_ECB_WS\02_USB_UART.cydsn\TopDesign\TopDesign.cysch (Shape_21.1)
ADD: sdb.M0065: information: Analog terminal "AIO_6.analog_0" on TopDesign is unconnected.
 * D:\LLGD\3LLWork\0PrjSyn\PSOC\HNP3_ECB_WS\02_USB_UART.cydsn\TopDesign\TopDesign.cysch (Signal: Net_315)
 * D:\LLGD\3LLWork\0PrjSyn\PSOC\HNP3_ECB_WS\02_USB_UART.cydsn\TopDesign\TopDesign.cysch (Shape_22.1)
ADD: sdb.M0065: information: Analog terminal "AIO_7.analog_0" on TopDesign is unconnected.
 * D:\LLGD\3LLWork\0PrjSyn\PSOC\HNP3_ECB_WS\02_USB_UART.cydsn\TopDesign\TopDesign.cysch (Signal: Net_317)
 * D:\LLGD\3LLWork\0PrjSyn\PSOC\HNP3_ECB_WS\02_USB_UART.cydsn\TopDesign\TopDesign.cysch (Shape_23.1)
ADD: sdb.M0065: information: Analog terminal "AIO_15.analog_0" on TopDesign is unconnected.
 * D:\LLGD\3LLWork\0PrjSyn\PSOC\HNP3_ECB_WS\02_USB_UART.cydsn\TopDesign\TopDesign.cysch (Signal: Net_2953)
 * D:\LLGD\3LLWork\0PrjSyn\PSOC\HNP3_ECB_WS\02_USB_UART.cydsn\TopDesign\TopDesign.cysch (Shape_31.1)
ADD: sdb.M0065: information: Analog terminal "AIO_14.analog_0" on TopDesign is unconnected.
 * D:\LLGD\3LLWork\0PrjSyn\PSOC\HNP3_ECB_WS\02_USB_UART.cydsn\TopDesign\TopDesign.cysch (Signal: Net_2952)
 * D:\LLGD\3LLWork\0PrjSyn\PSOC\HNP3_ECB_WS\02_USB_UART.cydsn\TopDesign\TopDesign.cysch (Shape_30.1)
ADD: sdb.M0065: information: Analog terminal "AIO_13.analog_0" on TopDesign is unconnected.
 * D:\LLGD\3LLWork\0PrjSyn\PSOC\HNP3_ECB_WS\02_USB_UART.cydsn\TopDesign\TopDesign.cysch (Signal: Net_2951)
 * D:\LLGD\3LLWork\0PrjSyn\PSOC\HNP3_ECB_WS\02_USB_UART.cydsn\TopDesign\TopDesign.cysch (Shape_29.1)
ADD: sdb.M0065: information: Analog terminal "AIO_12.analog_0" on TopDesign is unconnected.
 * D:\LLGD\3LLWork\0PrjSyn\PSOC\HNP3_ECB_WS\02_USB_UART.cydsn\TopDesign\TopDesign.cysch (Signal: Net_2950)
 * D:\LLGD\3LLWork\0PrjSyn\PSOC\HNP3_ECB_WS\02_USB_UART.cydsn\TopDesign\TopDesign.cysch (Shape_28.1)
ADD: sdb.M0065: information: Analog terminal "AIO_11.analog_0" on TopDesign is unconnected.
 * D:\LLGD\3LLWork\0PrjSyn\PSOC\HNP3_ECB_WS\02_USB_UART.cydsn\TopDesign\TopDesign.cysch (Signal: Net_2949)
 * D:\LLGD\3LLWork\0PrjSyn\PSOC\HNP3_ECB_WS\02_USB_UART.cydsn\TopDesign\TopDesign.cysch (Shape_27.1)
ADD: sdb.M0065: information: Analog terminal "AIO_10.analog_0" on TopDesign is unconnected.
 * D:\LLGD\3LLWork\0PrjSyn\PSOC\HNP3_ECB_WS\02_USB_UART.cydsn\TopDesign\TopDesign.cysch (Signal: Net_2948)
 * D:\LLGD\3LLWork\0PrjSyn\PSOC\HNP3_ECB_WS\02_USB_UART.cydsn\TopDesign\TopDesign.cysch (Shape_26.1)
ADD: sdb.M0065: information: Analog terminal "AIO_9.analog_0" on TopDesign is unconnected.
 * D:\LLGD\3LLWork\0PrjSyn\PSOC\HNP3_ECB_WS\02_USB_UART.cydsn\TopDesign\TopDesign.cysch (Signal: Net_2947)
 * D:\LLGD\3LLWork\0PrjSyn\PSOC\HNP3_ECB_WS\02_USB_UART.cydsn\TopDesign\TopDesign.cysch (Shape_25.1)
ADD: sdb.M0065: information: Analog terminal "AIO_8.analog_0" on TopDesign is unconnected.
 * D:\LLGD\3LLWork\0PrjSyn\PSOC\HNP3_ECB_WS\02_USB_UART.cydsn\TopDesign\TopDesign.cysch (Signal: Net_2946)
 * D:\LLGD\3LLWork\0PrjSyn\PSOC\HNP3_ECB_WS\02_USB_UART.cydsn\TopDesign\TopDesign.cysch (Shape_24.1)
ADD: sdb.M0065: information: Analog terminal "AIO_3.analog_0" on TopDesign is unconnected.
 * D:\LLGD\3LLWork\0PrjSyn\PSOC\HNP3_ECB_WS\02_USB_UART.cydsn\TopDesign\TopDesign.cysch (Signal: Net_310)
 * D:\LLGD\3LLWork\0PrjSyn\PSOC\HNP3_ECB_WS\02_USB_UART.cydsn\TopDesign\TopDesign.cysch (Shape_19.1)
ADD: sdb.M0065: information: Analog terminal "AIO_2.analog_0" on TopDesign is unconnected.
 * D:\LLGD\3LLWork\0PrjSyn\PSOC\HNP3_ECB_WS\02_USB_UART.cydsn\TopDesign\TopDesign.cysch (Signal: Net_309)
 * D:\LLGD\3LLWork\0PrjSyn\PSOC\HNP3_ECB_WS\02_USB_UART.cydsn\TopDesign\TopDesign.cysch (Shape_18.1)
ADD: sdb.M0065: information: Analog terminal "AIO_1.analog_0" on TopDesign is unconnected.
 * D:\LLGD\3LLWork\0PrjSyn\PSOC\HNP3_ECB_WS\02_USB_UART.cydsn\TopDesign\TopDesign.cysch (Signal: Net_307)
 * D:\LLGD\3LLWork\0PrjSyn\PSOC\HNP3_ECB_WS\02_USB_UART.cydsn\TopDesign\TopDesign.cysch (Shape_17.1)
ADD: sdb.M0065: information: Analog terminal "AIO_0.analog_0" on TopDesign is unconnected.
 * D:\LLGD\3LLWork\0PrjSyn\PSOC\HNP3_ECB_WS\02_USB_UART.cydsn\TopDesign\TopDesign.cysch (Signal: Net_306)
 * D:\LLGD\3LLWork\0PrjSyn\PSOC\HNP3_ECB_WS\02_USB_UART.cydsn\TopDesign\TopDesign.cysch (Shape_7.1)
HDL Generation...
Synthesis...
Tech Mapping...
Analog Placement...
Analog Routing...
Analog Code Generation...
Digital Placement...
Digital Routing...
Bitstream Generation...
Bitstream Verification...
Static timing analysis...
API Generation...
Dependency Generation...
Cleanup...
--------------- Build Succeeded: 01/16/2017 23:26:17 ---------------
