#pragma once

// ============================================================================
// WhiteoutFlakes — internal gfx pipeline descriptors.
//
// Buffer / texture / sampler / PSO descriptors and the enums that feed them.
// Used by the gfx backend (D3D11 / D3D12) and the pipeline layer that builds
// PSOs. NOT part of the public API surface — the public set lives in
// include/whiteout/flakes/gfx_types.h.
// ============================================================================

#include "whiteout/flakes/gfx_types.h"

#include <span>

namespace whiteout::flakes::gfx {

enum class BufferUsage : u32 {
    None = 0,
    Vertex = 1 << 0,
    Index = 1 << 1,
    Constant = 1 << 2,
    ShaderResource = 1 << 3,
    UnorderedAccess = 1 << 4,
    CpuWritable = 1 << 5,
    GpuWritable = 1 << 6,
    CpuReadable = 1 << 7,
};

inline BufferUsage operator|(BufferUsage a, BufferUsage b) {
    return static_cast<BufferUsage>(static_cast<u32>(a) | static_cast<u32>(b));
}
inline BufferUsage operator&(BufferUsage a, BufferUsage b) {
    return static_cast<BufferUsage>(static_cast<u32>(a) & static_cast<u32>(b));
}
inline BufferUsage& operator|=(BufferUsage& a, BufferUsage b) {
    a = a | b;
    return a;
}
inline bool hasFlag(BufferUsage v, BufferUsage f) {
    return (static_cast<u32>(v) & static_cast<u32>(f)) != 0;
}

enum class TextureUsage : u32 {
    None = 0,
    ShaderResource = 1 << 0,
    RenderTarget = 1 << 1,
    DepthStencil = 1 << 2,
    CopySrc = 1 << 3, ///< can be the source of a texture→buffer copy (readback)
};

inline TextureUsage operator|(TextureUsage a, TextureUsage b) {
    return static_cast<TextureUsage>(static_cast<u32>(a) | static_cast<u32>(b));
}
inline TextureUsage operator&(TextureUsage a, TextureUsage b) {
    return static_cast<TextureUsage>(static_cast<u32>(a) & static_cast<u32>(b));
}
inline TextureUsage& operator|=(TextureUsage& a, TextureUsage b) {
    a = a | b;
    return a;
}
inline bool hasFlag(TextureUsage v, TextureUsage f) {
    return (static_cast<u32>(v) & static_cast<u32>(f)) != 0;
}

enum class PrimitiveTopology { TriangleList, TriangleStrip, LineList, PatchList3 };

enum class CullMode { None, Back, Front };
enum class FillMode { Solid, Wireframe };
enum class CompareOp { Never, Less, LessEqual, Equal, Greater, GreaterEqual, Always };

enum class BlendFactor {
    Zero,
    One,
    SrcAlpha,
    InvSrcAlpha,
    SrcColor,
    DstColor,
    InvSrcColor,
    InvDstColor,
    DstAlpha,
    InvDstAlpha
};
enum class BlendOp { Add, Subtract };

enum class Filter { Point, Linear };
enum class AddressMode { Wrap, Clamp, Mirror };

enum class ShaderStage { Vertex, Hull, Domain, Pixel, Compute };

struct BufferDesc {
    u64 size = 0;
    u32 elementStride = 0;
    BufferUsage usage = BufferUsage::None;

    // Hint: number of CB-ring slots the Vulkan backend should reserve
    // for CpuWritable+Constant buffers. The ring wraps when a buffer
    // gets mapped this many times in a row, so it must be at least
    // (max_maps_per_frame * kFramesInFlight) for buffers mapped many
    // times per frame (BLS HdVsCb / HdPsCb / etc — hundreds of draws).
    // For buffers mapped once per frame per instance (per-actor bone
    // palette, etc.), kFramesInFlight is enough; setting a small hint
    // saves the per-instance memory blow-up. 0 = use backend default.
    // Ignored by the d3d backends (they manage their own upload ring).
    u32 ringSlotsHint = 0;
};

struct TextureDesc {
    i32 width = 0;
    i32 height = 0;
    i32 mipLevels = 1;

    i32 arraySize = 1;
    Format format = Format::R8G8B8A8_UNORM;
    TextureUsage usage = TextureUsage::ShaderResource;

    bool isCube = false;
};

struct SamplerDesc {
    Filter minFilter = Filter::Linear;
    Filter magFilter = Filter::Linear;
    AddressMode addressU = AddressMode::Wrap;
    AddressMode addressV = AddressMode::Wrap;
    AddressMode addressW = AddressMode::Wrap;

    bool comparison = false;
    CompareOp comparisonFunc = CompareOp::LessEqual;
};

enum class ShaderHandle : u64;

struct InputElement {
    const char* semantic = nullptr;
    u32 semanticIndex = 0;
    Format format = Format::Unknown;
    u32 offset = 0;
    u32 inputSlot = 0;
};

struct BlendDesc {
    bool enable = false;
    BlendFactor srcColor = BlendFactor::One;
    BlendFactor dstColor = BlendFactor::Zero;
    BlendOp opColor = BlendOp::Add;
    BlendFactor srcAlpha = BlendFactor::One;
    BlendFactor dstAlpha = BlendFactor::Zero;
    BlendOp opAlpha = BlendOp::Add;
    bool alphaToCoverage = false;

    bool colorWrite = true;
};

struct DepthStencilDesc {
    bool depthTest = true;
    bool depthWrite = true;
    CompareOp depthCompare = CompareOp::LessEqual;
};

struct RasterizerDesc {
    CullMode cull = CullMode::Back;
    FillMode fill = FillMode::Solid;
    bool frontCCW = false;
    bool scissorEnable = false;

    i32 depthBias = 0;
    f32 slopeScaledDepthBias = 0.0f;
    f32 depthBiasClamp = 0.0f;
};

// Maximum number of color render-target slots a GraphicsPipelineDesc /
// BeginRenderPass call can address. Matches the WebGPU minimum (4) and
// the smallest desktop limit. Bumping it requires the same change in
// every backend's PSO and render-pass setup.
constexpr u32 kMaxColorAttachments = 4;

struct GraphicsPipelineDesc {
    ShaderHandle vs = ShaderHandle{0};
    ShaderHandle hs = ShaderHandle{0};
    ShaderHandle ds = ShaderHandle{0};
    ShaderHandle ps = ShaderHandle{0};
    std::span<const InputElement> inputLayout;
    PrimitiveTopology topology = PrimitiveTopology::TriangleList;
    // Tessellation (PN-Triangle) — off by default, preserves all existing PSOs.
    bool tessellationEnabled = false;
    u32 patchControlPoints = 3;
    f32 tessFactor = 1.0f;
    BlendDesc blend;
    DepthStencilDesc depthStencil;
    RasterizerDesc rasterizer;

    // Color-attachment formats. Slot 0 lives on `rtvFormat` (kept as a
    // first-class field so single-RT callers — every existing call site
    // up to the G-buffer change — read like before). Slots 1..N-1 live in
    // `extraRtvFormats` in order; the active total is `1 + extraRtvCount`.
    // Backends iterate the formats virtually as the concatenated list
    // `{rtvFormat, extraRtvFormats[0], …, extraRtvFormats[extraRtvCount-1]}`
    // when building the PSO. SD / single-RT paths leave `extraRtvCount`
    // at 0 and the layout is unchanged.
    Format rtvFormat = Format::R8G8B8A8_UNORM;
    static constexpr u32 kMaxExtraColorAttachments = kMaxColorAttachments - 1;
    Format extraRtvFormats[kMaxExtraColorAttachments] = {};
    u32 extraRtvCount = 0;

    // Extra-slot write enable. Off by default: callers that bump
    // `extraRtvCount` only to satisfy the host render pass's attachment
    // count (transparent / line / debug draws inside the HD G-buffer
    // pass) get writeMask=None on slots 1..N-1, so the cleared
    // G-buffer data survives. The BLS HD opaque MRT permutation, which
    // does emit SV_Target1/SV_Target2, sets this true so the depth +
    // normal buffers actually get populated.
    bool extraColorWrite = false;

    Format dsvFormat = Format::D24_UNORM_S8_UINT;
};

struct ComputePipelineDesc {
    ShaderHandle cs = ShaderHandle{0};
};

} // namespace whiteout::flakes::gfx
