// Seed: 1711174750
module module_0 (
    output wand id_0
);
  wire id_2;
  assign id_2 = id_2;
  reg [1 : -1] id_3, id_4, id_5, id_6, id_7, id_8, id_9, id_10, id_11, id_12, id_13;
  assign id_13 = id_8;
  assign module_1.id_5 = 0;
  assign id_3 = id_10 + id_8;
  logic id_14, id_15, id_16, id_17, id_18, id_19, id_20;
  wire id_21;
  initial #(1'h0) id_4 = 1 - id_18;
endmodule
module module_1 (
    input supply0 id_0,
    input supply1 id_1
    , id_13,
    input supply1 id_2,
    output uwire id_3,
    input tri1 id_4,
    input wire id_5,
    output logic id_6,
    output wor id_7,
    output supply0 id_8,
    output wire id_9,
    input supply0 id_10,
    output wand id_11
);
  assign id_9 = (1) ** id_13;
  wire id_14;
  module_0 modCall_1 (id_8);
  assign id_9 = id_4 == id_13;
  initial begin : LABEL_0
    id_6 = -1;
    disable id_15;
  end
endmodule
