* Z:\mnt\design.r\spice\examples\7101.asc
L1 N002 OUT 47µ Rser=5m
C1 OUT 0 47µ Rser=15m
V1 IN 0 50
Rload OUT 0 10
C6 N003 0 1µ IC=0 Rser=20m
C2 N001 N002 0.1µ Rser=15m
XU1 MP_01 MP_02 IN MP_03 MP_04 0 0 NC_05 N003 OUT 0 0 NC_06 NC_07 NC_08 NC_09 NC_10 NC_11 0 OUT N003 MP_12 MP_13 N002 MP_14 MP_15 N001 MP_16 MP_17 IN MP_18 MP_19 MP_20 MP_21 0 LT7101
.tran 1.8m startup
.lib LT7101.sub
.backanno
.end
