# Reading C:/altera/12.1/modelsim_ase/tcl/vsim/pref.tcl 
# do PROJETO_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\12.1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\12.1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Jean/Downloads/Nova\ pasta {C:/Users/Jean/Downloads/Nova pasta/PROJETO.v}
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module expresso
# -- Compiling module medio
# -- Compiling module cheio
# 
# Top level modules:
# 	expresso
# 	medio
# 	cheio
# 
