// Seed: 1546369515
module module_0 (
    output uwire id_0,
    output wand id_1,
    output logic id_2
    , id_5,
    output supply1 id_3
);
  integer ["" : -1] id_6;
  ;
  initial id_2 = id_6 ? id_6 & id_6 : (1'b0) - -1 < -1;
endmodule
module module_1 #(
    parameter id_0  = 32'd28,
    parameter id_11 = 32'd89,
    parameter id_12 = 32'd72
) (
    input  wire  _id_0,
    input  wor   id_1,
    output logic id_2,
    input  wor   id_3,
    input  tri1  id_4,
    input  tri1  id_5,
    input  tri   id_6,
    output tri0  id_7,
    input  wor   id_8,
    input  tri   id_9
);
  wire _id_11;
  always @(posedge 1) disable _id_12;
  always @(posedge ~-1 or posedge id_0) id_2 <= id_3;
  wire [id_11 : id_0] id_13;
  wire id_14;
  logic [1 'd0 : 1] id_15[id_12 : -1];
  ;
  logic [-1 'b0 : 1] id_16 = -1;
  xor primCall (id_7, id_4, id_16, id_15, id_13, id_6, id_8, id_14, id_1, id_9);
  module_0 modCall_1 (
      id_7,
      id_7,
      id_2,
      id_7
  );
  assign modCall_1.id_2 = 0;
  localparam id_17 = -1;
endmodule
