Prathima Agrawal , Debashis Bhattacharya , Vishwani D. Agrawal, Test Generation for Path Delay Faults Using Binary Decision Diagrams, IEEE Transactions on Computers, v.44 n.3, p.434-447, March 1995[doi>10.1109/12.372035]
Robert King Brayton , Alberto L. Sangiovanni-Vincentelli , Curtis T. McMullen , Gary D. Hachtel, Logic Minimization Algorithms for VLSI Synthesis, Kluwer Academic Publishers, Norwell, MA, 1984
Randal E. Bryant, Graph-Based Algorithms for Boolean Function Manipulation, IEEE Transactions on Computers, v.35 n.8, p.677-691, August 1986[doi>10.1109/TC.1986.1676819]
Chih-Wei Jim Chang , Malgorzata Marek-Sadowska, ATPG-based logic synthesis: an overview, Proceedings of the 2002 IEEE/ACM international conference on Computer-aided design, p.786-789, November 10-14, 2002, San Jose, California[doi>10.1145/774572.774688]
Shih-Chieh Chang , Malgorzata Marek-Sadowska, Perturb and simplify: multi-level boolean network optimizer, Proceedings of the 1994 IEEE/ACM international conference on Computer-aided design, p.2-5, November 06-10, 1994, San Jose, California, USA
Shih-Chieh Chang , Lukas P. P. P. van Ginneken , Malgorzata Marek-Sadowska, Fast Boolean optimization by rewiring, Proceedings of the 1996 IEEE/ACM international conference on Computer-aided design, p.262-269, November 10-14, 1996, San Jose, California, USA
H. Fujiwara , T. Shimono, On the Acceleration of Test Generation Algorithms, IEEE Transactions on Computers, v.32 n.12, p.1137-1144, December 1983[doi>10.1109/TC.1983.1676174]
Michael R. Garey , David S. Johnson, Computers and Intractability: A Guide to the Theory of NP-Completeness, W. H. Freeman & Co., New York, NY, 1979
E. Gizdarski , H. Fujiwara, Spirit: satisfiability problem implementation for redundancy identification and test generation, Proceedings of the 9th Asian Test Symposium, p.171, December 04-06, 2000
E. Gizdarski , H. Fujiwara, SPIRIT: a highly robust combinational test generation algorithm, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.21 n.12, p.1446-1458, November 2006[doi>10.1109/TCAD.2002.804387]
P. Goel, An Implicit Enumeration Algorithm to Generate Tests for Combinational Logic Circuits, IEEE Transactions on Computers, v.30 n.3, p.215-222, March 1981[doi>10.1109/TC.1981.1675757]
Aarti Gupta , Anubhav Gupta , Zijiang Yang , Pranav Ashar, Dynamic detection and removal of inactive clauses in SAT with application in image computation, Proceedings of the 38th annual Design Automation Conference, p.536-541, June 2001, Las Vegas, Nevada, USA[doi>10.1145/378239.379018]
Chung-Yang (Ric) Huang , Bwolen Yang , Huan-Chih Tsai , Kwang-Ting (Tim) Cheng, Static Property Checking Using ATPG v.s. BDD Techniques, Proceedings of the 2000 IEEE International Test Conference, p.309, October 03-05, 2000
Shi-Yu Huang , Kwang-Ting Cheng , Kuang-Chien Chen, Verifying sequential equivalence using ATPG techniques, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.6 n.2, p.244-275, April 2001[doi>10.1145/375977.376022]
Tom Kirkland , M. Ray Mercer, Algorithms for Automatic Test-Pattern Generation, IEEE Design & Test, v.5 n.3, p.43-55, May 1988[doi>10.1109/54.7962]
Wolfgang Kunz , Prem R. Menon, Multi-level logic optimization by implication analysis, Proceedings of the 1994 IEEE/ACM international conference on Computer-aided design, p.6-13, November 06-10, 1994, San Jose, California, USA
Kunz, W. and Pradhan, D. 1994. Recursive learning: a new implication technique for efficient solutions to CAD problems-test, verification, and optimization. IEEE Trans. Comput.-Aid. Des. Integ. Circ. Syst. 13, 9, 1143--1158.
Larrabee, T. 1992. Test pattern generation using boolean satisfiability. IEEE Trans. Comput.-Aid. Des. 11, 4--15.
Edward J. McCluskey, Logic design principles with emphasis on testable semicustom circuits, Prentice-Hall, Inc., Upper Saddle River, NJ, 1986
Matthew W. Moskewicz , Conor F. Madigan , Ying Zhao , Lintao Zhang , Sharad Malik, Chaff: engineering an efficient SAT solver, Proceedings of the 38th annual Design Automation Conference, p.530-535, June 2001, Las Vegas, Nevada, USA[doi>10.1145/378239.379017]
Zeljko Zilic , Katarzyna Radecka, Identifying redundant gate replacements in verification by error modeling, Proceedings of the IEEE International Test Conference 2001, p.803-812, October 30-November 01, 2001
Katarzyna Radecka , Zeljko Zilic, Identifying Redundant Wire Replacements for Synthesis and Verification, Proceedings of the 2002 Asia and South Pacific Design Automation Conference, p.517, January 07-11, 2002
Roth, J. 1966. Diagnosis of automata failures: A calculus and a method. IBM J. Res. Develop. 10, 278--291.
Sean Safarpour , Andreas Veneris , Rolf Drechsler , Joanne Lee, Managing Don't Cares in Boolean Satisfiability, Proceedings of the conference on Design, automation and test in Europe, p.10260, February 16-20, 2004
Nikhil Saluja , Sunil P. Khatri, A robust algorithm for approximate compatible observability don't care (CODC) computation, Proceedings of the 41st annual Design Automation Conference, June 07-11, 2004, San Diego, CA, USA[doi>10.1145/996566.996688]
Hamid Savoj , Robert K. Brayton, The use of observability and external don't cares for the simplification of multi-level networks, Proceedings of the 27th ACM/IEEE Design Automation Conference, p.297-301, June 24-27, 1990, Orlando, Florida, USA[doi>10.1145/123186.123280]
Schulz, M. H., Trischler, E., and Sarfert, T. M. 1988. Socrates: A highly efficient automatic test pattern generation system. IEEE Trans. Comput.-Aid. Des. 7, 126--137.
F. F. Sellers , M. Y. Hsiao , L. W. Bearnson, Analyzing Errors with the Boolean Difference, IEEE Transactions on Computers, v.17 n.7, p.676-683, July 1968[doi>10.1109/TC.1968.227417]
Sentovich, E. M., Singh, K. J., Lavagno, L., Moon, C., Murgai, R., Saldanha, A., Savoj, H., Stephan, P. R., Brayton, R. K., and Sangiovanni-Vincentelli, A. L. 1992. SIS: A system for sequential circuit synthesis. Tech. rep. UCB/ERL M92/41, Electronics Research Lab, University of California, Berkeley.
Junhao Shi , Gorschwin Fey , Rolf Drechsler , Andreas Glowatz , Friedrich Hapke , Jurgen Schloffel, PASSAT: Efficient SAT-Based Test Pattern Generation for Industrial Circuits, Proceedings of the IEEE Computer Society Annual Symposium on VLSI: New Frontiers in VLSI Design, p.212-217, May 11-12, 2005[doi>10.1109/ISVLSI.2005.55]
João P. Marques Silva , Karem A. Sakallah, GRASP—a new search algorithm for satisfiability, Proceedings of the 1996 IEEE/ACM international conference on Computer-aided design, p.220-227, November 10-14, 1996, San Jose, California, USA
P. Stephan , R. K. Brayton , A. L. Sangiovanni-Vincentelli, Combinational test generation using satisfiability, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.15 n.9, p.1167-1176, November 2006[doi>10.1109/43.536723]
Paul Tafertshofer , Andreas Ganz , Manfred Henftling, A SAT-based implication engine for efficient ATPG, equivalence checking, and optimization of netlists, Proceedings of the 1997 IEEE/ACM international conference on Computer-aided design, p.648-655, November 09-13, 1997, San Jose, California, USA
Tarjan, R. 1974. Finding dominators in directed graphs. SIAM J. Comput. 3, 62--89.
Velev, M. 2004. Encoding global unobservability for efficient translation to SAT. In Proceedings of the International Conference on Theory and Applications of Satisfiability Testing. 197--204.
Zhaohui Fu , Yinlei Yu , Sharad Malik, Considering Circuit Observability Don't Cares in CNF Satisfiability, Proceedings of the conference on Design, Automation and Test in Europe, p.1108-1113, March 07-11, 2005[doi>10.1109/DATE.2005.102]
