@INPROCEEDINGS{razor, 
    author={D. Ernst and Nam Sung Kim and S. Das and S. Pant and R. Rao and Toan
        Pham and C. Ziesler and D. Blaauw and T. Austin and K. Flautner and T.
            Mudge}, 
    booktitle={Microarchitecture, 2003. MICRO-36. Proceedings. 36th Annual
        IEEE/ACM International Symposium on}, 
    title={Razor: a low-power pipeline based on circuit-level timing
        speculation}, 
    year={2003}, 
    pages={7-18}, 
    keywords={comparators (circuits);flip-flops;logic design;low-power
        electronics;pipeline processing;system-on-chip;timing circuits;0.18
            microns;Razor;SPICE-level Kogge-Stone adder model;circuit
            delay;circuit timing errors;circuit-level timing
            speculation;clock frequencies;critical voltage;data
            dependence;double-samples pipeline stage;dymanic
            correction;dynamic detection;dynamic voltage scaling;embedded
            processors;environmental variations;error rate
            monitoring;error recovery;full-custom multiplier;low-power
            pipeline;maximum power savings;metastability-tolerant
            comparator;pipeline mispeculation recovery mechanism;power aware
            computing;process variations;program state;silicon
            integration;supply voltage;systems-on-chip design;time-borrowing
            delayed clock;voltage margins;Clocks;Delay;Dynamic voltage
            scaling;Error correction;Frequency;Pipelines;Silicon;Timing;Tuned
            circuits;Voltage control}, 
    doi={10.1109/MICRO.2003.1253179}, 
    month={Dec},
}

