Quartus II
Version 11.0 Build 157 04/27/2011 SJ Full Version
49
4364
OFF
OFF
OFF
ON
ON
OFF
FV_OFF
Level2
0
0
VRSM_ON
VHSM_ON
0
-- Start Library Paths --
-- End Library Paths --
-- Start VHDL Libraries --
-- End VHDL Libraries --
# entity
spidac
# storage
db|spidac.(0).cnf
db|spidac.(0).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
spidac.v
c16c3168d47ca2d2940cdd52ffe17e6
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
DAC_HIGH
111111111100
PARAMETER_UNSIGNED_BIN
DEF
DAC_LOW
111111111100
PARAMETER_UNSIGNED_BIN
DEF
IDLE
0010
PARAMETER_UNSIGNED_BIN
DEF
LOAD
0110
PARAMETER_UNSIGNED_BIN
DEF
CSDAC
0000
PARAMETER_UNSIGNED_BIN
DEF
TxD0
0001
PARAMETER_UNSIGNED_BIN
DEF
TxD1
0101
PARAMETER_UNSIGNED_BIN
DEF
TXD2
0100
PARAMETER_UNSIGNED_BIN
DEF
shift
1000
PARAMETER_UNSIGNED_BIN
DEF
spiend1
1100
PARAMETER_UNSIGNED_BIN
DEF
spiend2
1010
PARAMETER_UNSIGNED_BIN
DEF
}
# hierarchies {
|
}
# macro_sequence

# end
# complete
