

================================================================
== Vitis HLS Report for 'writemem5'
================================================================
* Date:           Tue Jan  9 15:54:11 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        stream2mem
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval  | Pipeline|
    |   min   |   max   |    min    |    max    | min |  max |   Type  |
    +---------+---------+-----------+-----------+-----+------+---------+
    |        2|     8203|  20.000 ns|  82.030 us|    2|  8203|       no|
    +---------+---------+-----------+-----------+-----+------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------+----------------------+---------+---------+-----------+-----------+-----+------+---------+
        |                                |                      |  Latency (cycles) |   Latency (absolute)  |  Interval  | Pipeline|
        |            Instance            |        Module        |   min   |   max   |    min    |    max    | min |  max |   Type  |
        +--------------------------------+----------------------+---------+---------+-----------+-----------+-----+------+---------+
        |grp_writemem5_Pipeline_1_fu_95  |writemem5_Pipeline_1  |        6|     8194|  60.000 ns|  81.940 us|    6|  8194|       no|
        +--------------------------------+----------------------+---------+---------+-----------+-----------+-----+------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    133|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|      52|    121|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    241|    -|
|Register         |        -|    -|     172|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     224|    495|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------+----------------------+---------+----+----+-----+-----+
    |            Instance            |        Module        | BRAM_18K| DSP| FF | LUT | URAM|
    +--------------------------------+----------------------+---------+----+----+-----+-----+
    |grp_writemem5_Pipeline_1_fu_95  |writemem5_Pipeline_1  |        0|   0|  52|  121|    0|
    +--------------------------------+----------------------+---------+----+----+-----+-----+
    |Total                           |                      |        0|   0|  52|  121|    0|
    +--------------------------------+----------------------+---------+----+----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln8_fu_207_p2     |         +|   0|  0|  64|          64|          64|
    |sub_ln19_1_fu_141_p2  |         -|   0|  0|  14|           1|          14|
    |sub_ln19_2_fu_161_p2  |         -|   0|  0|  13|           1|          13|
    |sub_ln19_fu_127_p2    |         -|   0|  0|  14|          14|          14|
    |ap_block_state10      |       and|   0|  0|   1|           1|           1|
    |icmp_ln6_fu_189_p2    |      icmp|   0|  0|  13|          13|           1|
    |ap_block_state1       |        or|   0|  0|   1|           1|           1|
    |select_ln8_fu_181_p3  |    select|   0|  0|  13|           1|          13|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0| 133|          96|         121|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------+----+-----------+-----+-----------+
    |         Name        | LUT| Input Size| Bits| Total Bits|
    +---------------------+----+-----------+-----+-----------+
    |ap_NS_fsm            |  45|         11|    1|         11|
    |ap_done              |   9|          2|    1|          2|
    |cacheBuff_i_read     |   9|          2|    1|          2|
    |gmem_blk_n_AW        |   9|          2|    1|          2|
    |gmem_blk_n_B         |   9|          2|    1|          2|
    |img_cols_blk_n       |   9|          2|    1|          2|
    |m_axi_gmem_AWADDR    |  13|          3|   64|        192|
    |m_axi_gmem_AWBURST   |   9|          2|    2|          4|
    |m_axi_gmem_AWCACHE   |   9|          2|    4|          8|
    |m_axi_gmem_AWID      |   9|          2|    1|          2|
    |m_axi_gmem_AWLEN     |  13|          3|   32|         96|
    |m_axi_gmem_AWLOCK    |   9|          2|    2|          4|
    |m_axi_gmem_AWPROT    |   9|          2|    3|          6|
    |m_axi_gmem_AWQOS     |   9|          2|    4|          8|
    |m_axi_gmem_AWREGION  |   9|          2|    4|          8|
    |m_axi_gmem_AWSIZE    |   9|          2|    3|          6|
    |m_axi_gmem_AWUSER    |   9|          2|    1|          2|
    |m_axi_gmem_AWVALID   |  13|          3|    1|          3|
    |m_axi_gmem_BREADY    |  13|          3|    1|          3|
    |m_axi_gmem_WVALID    |   9|          2|    1|          2|
    |pMemPort_blk_n       |   9|          2|    1|          2|
    +---------------------+----+-----------+-----+-----------+
    |Total                | 241|         55|  130|        367|
    +---------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------+----+----+-----+-----------+
    |                     Name                    | FF | LUT| Bits| Const Bits|
    +---------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                    |  10|   0|   10|          0|
    |ap_done_reg                                  |   1|   0|    1|          0|
    |empty_reg_266                                |  12|   0|   12|          0|
    |grp_writemem5_Pipeline_1_fu_95_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln6_reg_256                             |   1|   0|    1|          0|
    |img_cols_read_reg_244                        |   8|   0|    8|          0|
    |pMemPort_1_reg_239                           |  64|   0|   64|          0|
    |p_cast_i_reg_260                             |  62|   0|   62|          0|
    |select_ln8_reg_250                           |  13|   0|   13|          0|
    +---------------------------------------------+----+----+-----+-----------+
    |Total                                        | 172|   0|  172|          0|
    +---------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+--------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------------------+-----+-----+------------+--------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|     writemem5|  return value|
|ap_rst                      |   in|    1|  ap_ctrl_hs|     writemem5|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|     writemem5|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|     writemem5|  return value|
|ap_continue                 |   in|    1|  ap_ctrl_hs|     writemem5|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|     writemem5|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|     writemem5|  return value|
|m_axi_gmem_AWVALID          |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWREADY          |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWADDR           |  out|   64|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWID             |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWLEN            |  out|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWSIZE           |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWBURST          |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWLOCK           |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWCACHE          |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWPROT           |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWQOS            |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWREGION         |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWUSER           |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WVALID           |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WREADY           |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WDATA            |  out|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_WSTRB            |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_WLAST            |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WID              |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WUSER            |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARVALID          |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARREADY          |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARADDR           |  out|   64|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARID             |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARLEN            |  out|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARSIZE           |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARBURST          |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARLOCK           |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARCACHE          |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARPROT           |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARQOS            |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARREGION         |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARUSER           |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RVALID           |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RREADY           |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RDATA            |   in|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_RLAST            |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RID              |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RFIFONUM         |   in|    9|       m_axi|          gmem|       pointer|
|m_axi_gmem_RUSER            |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RRESP            |   in|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_BVALID           |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BREADY           |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BRESP            |   in|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_BID              |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BUSER            |   in|    1|       m_axi|          gmem|       pointer|
|pMemPort_dout               |   in|   64|     ap_fifo|      pMemPort|       pointer|
|pMemPort_num_data_valid     |   in|    3|     ap_fifo|      pMemPort|       pointer|
|pMemPort_fifo_cap           |   in|    3|     ap_fifo|      pMemPort|       pointer|
|pMemPort_empty_n            |   in|    1|     ap_fifo|      pMemPort|       pointer|
|pMemPort_read               |  out|    1|     ap_fifo|      pMemPort|       pointer|
|p_read                      |   in|   32|     ap_none|        p_read|        scalar|
|cacheBuff_i_dout            |   in|    8|     ap_fifo|   cacheBuff_i|       pointer|
|cacheBuff_i_num_data_valid  |   in|   10|     ap_fifo|   cacheBuff_i|       pointer|
|cacheBuff_i_fifo_cap        |   in|   10|     ap_fifo|   cacheBuff_i|       pointer|
|cacheBuff_i_empty_n         |   in|    1|     ap_fifo|   cacheBuff_i|       pointer|
|cacheBuff_i_read            |  out|    1|     ap_fifo|   cacheBuff_i|       pointer|
|img_cols_dout               |   in|    8|     ap_fifo|      img_cols|       pointer|
|img_cols_num_data_valid     |   in|    2|     ap_fifo|      img_cols|       pointer|
|img_cols_fifo_cap           |   in|    2|     ap_fifo|      img_cols|       pointer|
|img_cols_empty_n            |   in|    1|     ap_fifo|      img_cols|       pointer|
|img_cols_read               |  out|    1|     ap_fifo|      img_cols|       pointer|
+----------------------------+-----+-----+------------+--------------+--------------+

