// Seed: 2919202755
module module_0 #(
    parameter id_13 = 32'd54
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    _id_13
);
  inout wire _id_13;
  input wire id_12;
  output wire id_11;
  inout wire id_10;
  input wire id_9;
  input wire id_8;
  input wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  output reg id_2;
  inout wire id_1;
  localparam id_14 = 1, id_15 = id_7, id_16 = -1;
  initial id_2 <= -1;
  wire [id_13 : !  -1] id_17;
endmodule
module module_1 #(
    parameter id_2 = 32'd89
) (
    id_1
);
  inout logic [7:0] id_1;
  parameter id_2 = -1;
  `define pp_3 0
  bit   [-1 : -1] id_4;
  logic ['b0 : 1] id_5;
  always begin : LABEL_0
    if (-1)
      if (~1 / id_2#(
              .id_2(id_2),
              .id_2((1'b0)),
              .id_2(id_2),
              .id_2(-1),
              .id_2(id_2),
              .id_2(id_2),
              .id_2(1),
              .id_2(1 & -1),
              .id_2(id_2)
          )) begin : LABEL_1
        id_1[1 : id_2] <= 1 == id_2;
      end else
        fork
          id_4 = (`pp_3);
        join_none
  end
  module_0 modCall_1 (
      id_5,
      id_4,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_2
  );
endmodule
