{
  "module_name": "mcde_drm.h",
  "hash_id": "8efe4705bc13fc20caa359dd3f919a4270db3c096606c53b5656869fe96ac3d6",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/mcde/mcde_drm.h",
  "human_readable_source": " \n \n#include <drm/drm_simple_kms_helper.h>\n\n#ifndef _MCDE_DRM_H_\n#define _MCDE_DRM_H_\n\n \n#define MCDE_CR 0x00000000\n#define MCDE_CR_IFIFOEMPTYLINECOUNT_V422_SHIFT 0\n#define MCDE_CR_IFIFOEMPTYLINECOUNT_V422_MASK 0x0000003F\n#define MCDE_CR_IFIFOCTRLEN BIT(15)\n#define MCDE_CR_UFRECOVERY_MODE_V422 BIT(16)\n#define MCDE_CR_WRAP_MODE_V422_SHIFT BIT(17)\n#define MCDE_CR_AUTOCLKG_EN BIT(30)\n#define MCDE_CR_MCDEEN BIT(31)\n\n#define MCDE_CONF0 0x00000004\n#define MCDE_CONF0_SYNCMUX0 BIT(0)\n#define MCDE_CONF0_SYNCMUX1 BIT(1)\n#define MCDE_CONF0_SYNCMUX2 BIT(2)\n#define MCDE_CONF0_SYNCMUX3 BIT(3)\n#define MCDE_CONF0_SYNCMUX4 BIT(4)\n#define MCDE_CONF0_SYNCMUX5 BIT(5)\n#define MCDE_CONF0_SYNCMUX6 BIT(6)\n#define MCDE_CONF0_SYNCMUX7 BIT(7)\n#define MCDE_CONF0_IFIFOCTRLWTRMRKLVL_SHIFT 12\n#define MCDE_CONF0_IFIFOCTRLWTRMRKLVL_MASK 0x00007000\n#define MCDE_CONF0_OUTMUX0_SHIFT 16\n#define MCDE_CONF0_OUTMUX0_MASK 0x00070000\n#define MCDE_CONF0_OUTMUX1_SHIFT 19\n#define MCDE_CONF0_OUTMUX1_MASK 0x00380000\n#define MCDE_CONF0_OUTMUX2_SHIFT 22\n#define MCDE_CONF0_OUTMUX2_MASK 0x01C00000\n#define MCDE_CONF0_OUTMUX3_SHIFT 25\n#define MCDE_CONF0_OUTMUX3_MASK 0x0E000000\n#define MCDE_CONF0_OUTMUX4_SHIFT 28\n#define MCDE_CONF0_OUTMUX4_MASK 0x70000000\n\n#define MCDE_SSP 0x00000008\n#define MCDE_AIS 0x00000100\n#define MCDE_IMSCERR 0x00000110\n#define MCDE_RISERR 0x00000120\n#define MCDE_MISERR 0x00000130\n#define MCDE_SISERR 0x00000140\n\nenum mcde_flow_mode {\n\t \n\tMCDE_COMMAND_ONESHOT_FLOW,\n\t \n\tMCDE_COMMAND_TE_FLOW,\n\t \n\tMCDE_COMMAND_BTA_TE_FLOW,\n\t \n\tMCDE_VIDEO_TE_FLOW,\n\t \n\tMCDE_VIDEO_FORMATTER_FLOW,\n\t \n\tMCDE_DPI_FORMATTER_FLOW,\n};\n\nstruct mcde {\n\tstruct drm_device drm;\n\tstruct device *dev;\n\tstruct drm_panel *panel;\n\tstruct drm_bridge *bridge;\n\tstruct drm_connector *connector;\n\tstruct drm_simple_display_pipe pipe;\n\tstruct mipi_dsi_device *mdsi;\n\tbool dpi_output;\n\ts16 stride;\n\tenum mcde_flow_mode flow_mode;\n\tunsigned int flow_active;\n\tspinlock_t flow_lock;  \n\n\tvoid __iomem *regs;\n\n\tstruct clk *mcde_clk;\n\tstruct clk *lcd_clk;\n\tstruct clk *hdmi_clk;\n\t \n\tstruct clk *fifoa_clk;\n\tstruct clk *fifob_clk;\n\t \n\tspinlock_t fifo_crx1_lock;\n\n\tstruct regulator *epod;\n\tstruct regulator *vana;\n};\n\n#define to_mcde(dev) container_of(dev, struct mcde, drm)\n\nstatic inline bool mcde_flow_is_video(struct mcde *mcde)\n{\n\treturn (mcde->flow_mode == MCDE_VIDEO_TE_FLOW ||\n\t\tmcde->flow_mode == MCDE_VIDEO_FORMATTER_FLOW);\n}\n\nbool mcde_dsi_irq(struct mipi_dsi_device *mdsi);\nvoid mcde_dsi_te_request(struct mipi_dsi_device *mdsi);\nvoid mcde_dsi_enable(struct drm_bridge *bridge);\nvoid mcde_dsi_disable(struct drm_bridge *bridge);\nextern struct platform_driver mcde_dsi_driver;\n\nvoid mcde_display_irq(struct mcde *mcde);\nvoid mcde_display_disable_irqs(struct mcde *mcde);\nint mcde_display_init(struct drm_device *drm);\n\nint mcde_init_clock_divider(struct mcde *mcde);\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}