LRUqueens20

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.047050                       # Number of seconds simulated
sim_ticks                                 47050334500                       # Number of ticks simulated
host_seconds                                    27.14                       # Real time elapsed on the host
sim_insts                                    40556533                       # Number of instructions simulated
sim_ops                                      82338382                       # Number of ops (including micro ops) simulated


 ----- L1 Data Cache

system.cpu.dcache.tags.replacements             89687                       # number of replacements
system.cpu.dcache.overall_hits::cpu.data     10727052                       # number of overall hits
system.cpu.dcache.overall_misses::cpu.data        89719                       # number of overall misses
system.cpu.dcache.overall_accesses::cpu.data     10816771                       # number of overall (read+write) accesses
system.cpu.dcache.overall_miss_rate::total     0.008294                       # miss rate for overall accesses

 ----- L1 Instruction Cache

system.cpu.icache.tags.replacements              4534                       # number of replacements
system.cpu.icache.overall_hits::cpu.inst     52314255                       # number of overall hits
system.cpu.icache.overall_misses::cpu.inst         4566                       # number of overall misses
system.cpu.icache.overall_accesses::cpu.inst     52318821                       # number of overall (read+write) accesses
system.cpu.icache.overall_miss_rate::total     0.000087                       # miss rate for overall accesses

 ----- L2 Cache

system.l2.tags.replacements                      9948                       # number of replacements
system.l2.overall_hits::total                   87307                       # number of overall hits
system.l2.overall_misses::total                  6978                       # number of overall misses
system.l2.overall_accesses::total               94285                       # number of overall (read+write) accesses
system.l2.overall_miss_rate::total           0.074010                       # miss rate for overall accesses
