// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module run_run_test (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        regions_address0,
        regions_ce0,
        regions_q0,
        p_read1,
        regions_1_address0,
        regions_1_ce0,
        regions_1_q0,
        regions_2_address0,
        regions_2_ce0,
        regions_2_q0,
        regions_3_address0,
        regions_3_ce0,
        regions_3_q0,
        p_read2,
        p_read3,
        p_read4,
        p_read5,
        p_read6,
        p_read7,
        p_read8,
        p_read9,
        p_read10,
        contr_AOV_c_din,
        contr_AOV_c_num_data_valid,
        contr_AOV_c_fifo_cap,
        contr_AOV_c_full_n,
        contr_AOV_c_write,
        contr_AOV_1_c_din,
        contr_AOV_1_c_num_data_valid,
        contr_AOV_1_c_fifo_cap,
        contr_AOV_1_c_full_n,
        contr_AOV_1_c_write,
        contr_AOV_2_c_din,
        contr_AOV_2_c_num_data_valid,
        contr_AOV_2_c_fifo_cap,
        contr_AOV_2_c_full_n,
        contr_AOV_2_c_write,
        contr_AOV_3_c_din,
        contr_AOV_3_c_num_data_valid,
        contr_AOV_3_c_fifo_cap,
        contr_AOV_3_c_full_n,
        contr_AOV_3_c_write,
        contr_AOV_4_c_din,
        contr_AOV_4_c_num_data_valid,
        contr_AOV_4_c_fifo_cap,
        contr_AOV_4_c_full_n,
        contr_AOV_4_c_write,
        contr_AOV_5_c_din,
        contr_AOV_5_c_num_data_valid,
        contr_AOV_5_c_fifo_cap,
        contr_AOV_5_c_full_n,
        contr_AOV_5_c_write,
        contr_AOV_6_c_din,
        contr_AOV_6_c_num_data_valid,
        contr_AOV_6_c_fifo_cap,
        contr_AOV_6_c_full_n,
        contr_AOV_6_c_write,
        contr_AOV_7_c_din,
        contr_AOV_7_c_num_data_valid,
        contr_AOV_7_c_fifo_cap,
        contr_AOV_7_c_full_n,
        contr_AOV_7_c_write,
        ap_return
);

parameter    ap_ST_fsm_state1 = 3'd1;
parameter    ap_ST_fsm_state2 = 3'd2;
parameter    ap_ST_fsm_state3 = 3'd4;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output  [11:0] regions_address0;
output   regions_ce0;
input  [31:0] regions_q0;
input  [5:0] p_read1;
output  [11:0] regions_1_address0;
output   regions_1_ce0;
input  [31:0] regions_1_q0;
output  [11:0] regions_2_address0;
output   regions_2_ce0;
input  [31:0] regions_2_q0;
output  [11:0] regions_3_address0;
output   regions_3_ce0;
input  [31:0] regions_3_q0;
input  [7:0] p_read2;
input  [31:0] p_read3;
input  [31:0] p_read4;
input  [31:0] p_read5;
input  [31:0] p_read6;
input  [31:0] p_read7;
input  [31:0] p_read8;
input  [31:0] p_read9;
input  [31:0] p_read10;
output  [31:0] contr_AOV_c_din;
input  [1:0] contr_AOV_c_num_data_valid;
input  [1:0] contr_AOV_c_fifo_cap;
input   contr_AOV_c_full_n;
output   contr_AOV_c_write;
output  [31:0] contr_AOV_1_c_din;
input  [1:0] contr_AOV_1_c_num_data_valid;
input  [1:0] contr_AOV_1_c_fifo_cap;
input   contr_AOV_1_c_full_n;
output   contr_AOV_1_c_write;
output  [31:0] contr_AOV_2_c_din;
input  [1:0] contr_AOV_2_c_num_data_valid;
input  [1:0] contr_AOV_2_c_fifo_cap;
input   contr_AOV_2_c_full_n;
output   contr_AOV_2_c_write;
output  [31:0] contr_AOV_3_c_din;
input  [1:0] contr_AOV_3_c_num_data_valid;
input  [1:0] contr_AOV_3_c_fifo_cap;
input   contr_AOV_3_c_full_n;
output   contr_AOV_3_c_write;
output  [31:0] contr_AOV_4_c_din;
input  [1:0] contr_AOV_4_c_num_data_valid;
input  [1:0] contr_AOV_4_c_fifo_cap;
input   contr_AOV_4_c_full_n;
output   contr_AOV_4_c_write;
output  [31:0] contr_AOV_5_c_din;
input  [1:0] contr_AOV_5_c_num_data_valid;
input  [1:0] contr_AOV_5_c_fifo_cap;
input   contr_AOV_5_c_full_n;
output   contr_AOV_5_c_write;
output  [31:0] contr_AOV_6_c_din;
input  [1:0] contr_AOV_6_c_num_data_valid;
input  [1:0] contr_AOV_6_c_fifo_cap;
input   contr_AOV_6_c_full_n;
output   contr_AOV_6_c_write;
output  [31:0] contr_AOV_7_c_din;
input  [1:0] contr_AOV_7_c_num_data_valid;
input  [1:0] contr_AOV_7_c_fifo_cap;
input   contr_AOV_7_c_full_n;
output   contr_AOV_7_c_write;
output  [0:0] ap_return;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg contr_AOV_c_write;
reg contr_AOV_1_c_write;
reg contr_AOV_2_c_write;
reg contr_AOV_3_c_write;
reg contr_AOV_4_c_write;
reg contr_AOV_5_c_write;
reg contr_AOV_6_c_write;
reg contr_AOV_7_c_write;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [2:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    contr_AOV_c_blk_n;
reg    contr_AOV_1_c_blk_n;
reg    contr_AOV_2_c_blk_n;
reg    contr_AOV_3_c_blk_n;
reg    contr_AOV_4_c_blk_n;
reg    contr_AOV_5_c_blk_n;
reg    contr_AOV_6_c_blk_n;
reg    contr_AOV_7_c_blk_n;
wire    ap_CS_fsm_state2;
wire   [8:0] tmp_3_fu_284_p3;
reg   [8:0] tmp_3_reg_518;
wire   [0:0] grp_run_test_Pipeline_is_valid_label2_fu_225_ap_return;
reg   [0:0] targetBlock_reg_523;
wire   [0:0] icmp_ln1073_fu_293_p2;
reg   [0:0] icmp_ln1073_reg_527;
wire   [30:0] trunc_ln76_fu_302_p1;
reg   [30:0] trunc_ln76_reg_531;
wire   [0:0] icmp_ln76_3_fu_311_p2;
reg   [0:0] icmp_ln76_3_reg_536;
wire   [30:0] trunc_ln76_17_fu_321_p1;
reg   [30:0] trunc_ln76_17_reg_541;
wire   [0:0] icmp_ln76_6_fu_330_p2;
reg   [0:0] icmp_ln76_6_reg_546;
wire   [30:0] trunc_ln76_19_fu_340_p1;
reg   [30:0] trunc_ln76_19_reg_551;
wire   [0:0] icmp_ln76_7_fu_349_p2;
reg   [0:0] icmp_ln76_7_reg_556;
wire   [30:0] trunc_ln76_21_fu_359_p1;
reg   [30:0] trunc_ln76_21_reg_561;
wire   [0:0] icmp_ln76_11_fu_368_p2;
reg   [0:0] icmp_ln76_11_reg_566;
wire   [30:0] trunc_ln76_23_fu_378_p1;
reg   [30:0] trunc_ln76_23_reg_571;
wire   [0:0] icmp_ln76_14_fu_387_p2;
reg   [0:0] icmp_ln76_14_reg_576;
wire   [30:0] trunc_ln76_25_fu_397_p1;
reg   [30:0] trunc_ln76_25_reg_581;
wire   [0:0] icmp_ln76_15_fu_406_p2;
reg   [0:0] icmp_ln76_15_reg_586;
wire   [30:0] trunc_ln76_27_fu_416_p1;
reg   [30:0] trunc_ln76_27_reg_591;
wire   [0:0] icmp_ln76_19_fu_425_p2;
reg   [0:0] icmp_ln76_19_reg_596;
wire   [30:0] trunc_ln76_29_fu_435_p1;
reg   [30:0] trunc_ln76_29_reg_601;
wire   [0:0] icmp_ln76_22_fu_444_p2;
reg   [0:0] icmp_ln76_22_reg_606;
wire    grp_run_test_Pipeline_is_valid_label2_fu_225_ap_start;
wire    grp_run_test_Pipeline_is_valid_label2_fu_225_ap_done;
wire    grp_run_test_Pipeline_is_valid_label2_fu_225_ap_idle;
wire    grp_run_test_Pipeline_is_valid_label2_fu_225_ap_ready;
wire   [31:0] grp_run_test_Pipeline_is_valid_label2_fu_225_grp_fu_614_p_din0;
wire   [31:0] grp_run_test_Pipeline_is_valid_label2_fu_225_grp_fu_614_p_din1;
wire   [4:0] grp_run_test_Pipeline_is_valid_label2_fu_225_grp_fu_614_p_opcode;
wire    grp_run_test_Pipeline_is_valid_label2_fu_225_grp_fu_614_p_ce;
wire    grp_run_test_Pipeline_VITIS_LOOP_72_1_fu_245_ap_start;
wire    grp_run_test_Pipeline_VITIS_LOOP_72_1_fu_245_ap_done;
wire    grp_run_test_Pipeline_VITIS_LOOP_72_1_fu_245_ap_idle;
wire    grp_run_test_Pipeline_VITIS_LOOP_72_1_fu_245_ap_ready;
wire   [11:0] grp_run_test_Pipeline_VITIS_LOOP_72_1_fu_245_regions_address0;
wire    grp_run_test_Pipeline_VITIS_LOOP_72_1_fu_245_regions_ce0;
wire   [11:0] grp_run_test_Pipeline_VITIS_LOOP_72_1_fu_245_regions_1_address0;
wire    grp_run_test_Pipeline_VITIS_LOOP_72_1_fu_245_regions_1_ce0;
wire   [11:0] grp_run_test_Pipeline_VITIS_LOOP_72_1_fu_245_regions_2_address0;
wire    grp_run_test_Pipeline_VITIS_LOOP_72_1_fu_245_regions_2_ce0;
wire   [11:0] grp_run_test_Pipeline_VITIS_LOOP_72_1_fu_245_regions_3_address0;
wire    grp_run_test_Pipeline_VITIS_LOOP_72_1_fu_245_regions_3_ce0;
wire   [3:0] grp_run_test_Pipeline_VITIS_LOOP_72_1_fu_245_ap_return;
wire   [31:0] grp_run_test_Pipeline_VITIS_LOOP_72_1_fu_245_grp_fu_614_p_din0;
wire   [31:0] grp_run_test_Pipeline_VITIS_LOOP_72_1_fu_245_grp_fu_614_p_din1;
wire   [4:0] grp_run_test_Pipeline_VITIS_LOOP_72_1_fu_245_grp_fu_614_p_opcode;
wire    grp_run_test_Pipeline_VITIS_LOOP_72_1_fu_245_grp_fu_614_p_ce;
reg   [0:0] ap_phi_mux_phi_ln550_phi_fu_214_p6;
reg   [0:0] phi_ln550_reg_210;
wire    ap_CS_fsm_state3;
reg    ap_predicate_op69_call_state3;
reg    ap_block_state3_on_subcall_done;
wire   [0:0] cond_fu_451_p2;
reg    grp_run_test_Pipeline_is_valid_label2_fu_225_ap_start_reg;
reg    ap_block_state1_ignore_call27;
reg    grp_run_test_Pipeline_VITIS_LOOP_72_1_fu_245_ap_start_reg;
reg    ap_block_state1;
wire   [31:0] bitcast_ln76_1_fu_299_p1;
wire   [22:0] trunc_ln76_16_fu_307_p1;
wire   [31:0] bitcast_ln76_3_fu_318_p1;
wire   [22:0] trunc_ln76_18_fu_326_p1;
wire   [31:0] bitcast_ln76_5_fu_337_p1;
wire   [22:0] trunc_ln76_20_fu_345_p1;
wire   [31:0] bitcast_ln76_7_fu_356_p1;
wire   [22:0] trunc_ln76_22_fu_364_p1;
wire   [31:0] bitcast_ln76_9_fu_375_p1;
wire   [22:0] trunc_ln76_24_fu_383_p1;
wire   [31:0] bitcast_ln76_11_fu_394_p1;
wire   [22:0] trunc_ln76_26_fu_402_p1;
wire   [31:0] bitcast_ln76_13_fu_413_p1;
wire   [22:0] trunc_ln76_28_fu_421_p1;
wire   [31:0] bitcast_ln76_15_fu_432_p1;
wire   [22:0] trunc_ln76_30_fu_440_p1;
wire   [0:0] grp_fu_614_p2;
reg   [31:0] grp_fu_614_p0;
reg   [31:0] grp_fu_614_p1;
reg    grp_fu_614_ce;
reg   [4:0] grp_fu_614_opcode;
reg   [2:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
reg    ap_ST_fsm_state3_blk;
reg    ap_condition_281;
reg    ap_condition_291;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 3'd1;
#0 grp_run_test_Pipeline_is_valid_label2_fu_225_ap_start_reg = 1'b0;
#0 grp_run_test_Pipeline_VITIS_LOOP_72_1_fu_245_ap_start_reg = 1'b0;
end

run_run_test_Pipeline_is_valid_label2 grp_run_test_Pipeline_is_valid_label2_fu_225(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_run_test_Pipeline_is_valid_label2_fu_225_ap_start),
    .ap_done(grp_run_test_Pipeline_is_valid_label2_fu_225_ap_done),
    .ap_idle(grp_run_test_Pipeline_is_valid_label2_fu_225_ap_idle),
    .ap_ready(grp_run_test_Pipeline_is_valid_label2_fu_225_ap_ready),
    .p_read3(p_read3),
    .p_read4(p_read4),
    .p_read5(p_read5),
    .p_read6(p_read6),
    .p_read7(p_read7),
    .p_read8(p_read8),
    .p_read9(p_read9),
    .p_read10(p_read10),
    .ap_return(grp_run_test_Pipeline_is_valid_label2_fu_225_ap_return),
    .grp_fu_614_p_din0(grp_run_test_Pipeline_is_valid_label2_fu_225_grp_fu_614_p_din0),
    .grp_fu_614_p_din1(grp_run_test_Pipeline_is_valid_label2_fu_225_grp_fu_614_p_din1),
    .grp_fu_614_p_opcode(grp_run_test_Pipeline_is_valid_label2_fu_225_grp_fu_614_p_opcode),
    .grp_fu_614_p_dout0(grp_fu_614_p2),
    .grp_fu_614_p_ce(grp_run_test_Pipeline_is_valid_label2_fu_225_grp_fu_614_p_ce)
);

run_run_test_Pipeline_VITIS_LOOP_72_1 grp_run_test_Pipeline_VITIS_LOOP_72_1_fu_245(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_run_test_Pipeline_VITIS_LOOP_72_1_fu_245_ap_start),
    .ap_done(grp_run_test_Pipeline_VITIS_LOOP_72_1_fu_245_ap_done),
    .ap_idle(grp_run_test_Pipeline_VITIS_LOOP_72_1_fu_245_ap_idle),
    .ap_ready(grp_run_test_Pipeline_VITIS_LOOP_72_1_fu_245_ap_ready),
    .p_read2(p_read2),
    .bitcast_ln76_15(trunc_ln76_29_reg_601),
    .icmp_ln76_22(icmp_ln76_22_reg_606),
    .p_read10(p_read10),
    .bitcast_ln76_13(trunc_ln76_27_reg_591),
    .icmp_ln76_19(icmp_ln76_19_reg_596),
    .p_read9(p_read9),
    .bitcast_ln76_11(trunc_ln76_25_reg_581),
    .icmp_ln76_15(icmp_ln76_15_reg_586),
    .p_read8(p_read8),
    .bitcast_ln76_9(trunc_ln76_23_reg_571),
    .icmp_ln76_14(icmp_ln76_14_reg_576),
    .p_read7(p_read7),
    .bitcast_ln76_7(trunc_ln76_21_reg_561),
    .icmp_ln76_11(icmp_ln76_11_reg_566),
    .p_read6(p_read6),
    .bitcast_ln76_5(trunc_ln76_19_reg_551),
    .icmp_ln76_7(icmp_ln76_7_reg_556),
    .p_read5(p_read5),
    .bitcast_ln76_3(trunc_ln76_17_reg_541),
    .icmp_ln76_6(icmp_ln76_6_reg_546),
    .p_read4(p_read4),
    .zext_ln76_1(tmp_3_reg_518),
    .regions_address0(grp_run_test_Pipeline_VITIS_LOOP_72_1_fu_245_regions_address0),
    .regions_ce0(grp_run_test_Pipeline_VITIS_LOOP_72_1_fu_245_regions_ce0),
    .regions_q0(regions_q0),
    .regions_1_address0(grp_run_test_Pipeline_VITIS_LOOP_72_1_fu_245_regions_1_address0),
    .regions_1_ce0(grp_run_test_Pipeline_VITIS_LOOP_72_1_fu_245_regions_1_ce0),
    .regions_1_q0(regions_1_q0),
    .regions_2_address0(grp_run_test_Pipeline_VITIS_LOOP_72_1_fu_245_regions_2_address0),
    .regions_2_ce0(grp_run_test_Pipeline_VITIS_LOOP_72_1_fu_245_regions_2_ce0),
    .regions_2_q0(regions_2_q0),
    .regions_3_address0(grp_run_test_Pipeline_VITIS_LOOP_72_1_fu_245_regions_3_address0),
    .regions_3_ce0(grp_run_test_Pipeline_VITIS_LOOP_72_1_fu_245_regions_3_ce0),
    .regions_3_q0(regions_3_q0),
    .bitcast_ln76_1(trunc_ln76_reg_531),
    .icmp_ln76_3(icmp_ln76_3_reg_536),
    .p_read3(p_read3),
    .ap_return(grp_run_test_Pipeline_VITIS_LOOP_72_1_fu_245_ap_return),
    .grp_fu_614_p_din0(grp_run_test_Pipeline_VITIS_LOOP_72_1_fu_245_grp_fu_614_p_din0),
    .grp_fu_614_p_din1(grp_run_test_Pipeline_VITIS_LOOP_72_1_fu_245_grp_fu_614_p_din1),
    .grp_fu_614_p_opcode(grp_run_test_Pipeline_VITIS_LOOP_72_1_fu_245_grp_fu_614_p_opcode),
    .grp_fu_614_p_dout0(grp_fu_614_p2),
    .grp_fu_614_p_ce(grp_run_test_Pipeline_VITIS_LOOP_72_1_fu_245_grp_fu_614_p_ce)
);

run_fcmp_32ns_32ns_1_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
fcmp_32ns_32ns_1_2_no_dsp_1_U52(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_614_p0),
    .din1(grp_fu_614_p1),
    .ce(grp_fu_614_ce),
    .opcode(grp_fu_614_opcode),
    .dout(grp_fu_614_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_state3_on_subcall_done) & (1'b1 == ap_CS_fsm_state3))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_run_test_Pipeline_VITIS_LOOP_72_1_fu_245_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & (grp_run_test_Pipeline_is_valid_label2_fu_225_ap_done == 1'b1) & (icmp_ln1073_fu_293_p2 == 1'd0) & (grp_run_test_Pipeline_is_valid_label2_fu_225_ap_return == 1'd1))) begin
            grp_run_test_Pipeline_VITIS_LOOP_72_1_fu_245_ap_start_reg <= 1'b1;
        end else if ((grp_run_test_Pipeline_VITIS_LOOP_72_1_fu_245_ap_ready == 1'b1)) begin
            grp_run_test_Pipeline_VITIS_LOOP_72_1_fu_245_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_run_test_Pipeline_is_valid_label2_fu_225_ap_start_reg <= 1'b0;
    end else begin
        if ((~((contr_AOV_6_c_full_n == 1'b0) | (contr_AOV_5_c_full_n == 1'b0) | (ap_start == 1'b0) | (contr_AOV_4_c_full_n == 1'b0) | (contr_AOV_3_c_full_n == 1'b0) | (contr_AOV_2_c_full_n == 1'b0) | (contr_AOV_1_c_full_n == 1'b0) | (contr_AOV_c_full_n == 1'b0) | (ap_done_reg == 1'b1) | (contr_AOV_7_c_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
            grp_run_test_Pipeline_is_valid_label2_fu_225_ap_start_reg <= 1'b1;
        end else if ((grp_run_test_Pipeline_is_valid_label2_fu_225_ap_ready == 1'b1)) begin
            grp_run_test_Pipeline_is_valid_label2_fu_225_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((cond_fu_451_p2 == 1'd0) & (1'b0 == ap_block_state3_on_subcall_done) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln1073_reg_527 == 1'd0) & (targetBlock_reg_523 == 1'd1))) begin
        phi_ln550_reg_210 <= 1'd0;
    end else if ((((1'b0 == ap_block_state3_on_subcall_done) & (1'b1 == ap_CS_fsm_state3) & (((icmp_ln1073_reg_527 == 1'd1) & (targetBlock_reg_523 == 1'd1)) | ((cond_fu_451_p2 == 1'd1) & (targetBlock_reg_523 == 1'd1)))) | ((1'b1 == ap_CS_fsm_state2) & (grp_run_test_Pipeline_is_valid_label2_fu_225_ap_done == 1'b1) & (grp_run_test_Pipeline_is_valid_label2_fu_225_ap_return == 1'd0)))) begin
        phi_ln550_reg_210 <= 1'd1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (grp_run_test_Pipeline_is_valid_label2_fu_225_ap_return == 1'd1))) begin
        icmp_ln1073_reg_527 <= icmp_ln1073_fu_293_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln1073_fu_293_p2 == 1'd0) & (grp_run_test_Pipeline_is_valid_label2_fu_225_ap_return == 1'd1))) begin
        icmp_ln76_11_reg_566 <= icmp_ln76_11_fu_368_p2;
        icmp_ln76_14_reg_576 <= icmp_ln76_14_fu_387_p2;
        icmp_ln76_15_reg_586 <= icmp_ln76_15_fu_406_p2;
        icmp_ln76_19_reg_596 <= icmp_ln76_19_fu_425_p2;
        icmp_ln76_22_reg_606 <= icmp_ln76_22_fu_444_p2;
        icmp_ln76_3_reg_536 <= icmp_ln76_3_fu_311_p2;
        icmp_ln76_6_reg_546 <= icmp_ln76_6_fu_330_p2;
        icmp_ln76_7_reg_556 <= icmp_ln76_7_fu_349_p2;
        trunc_ln76_17_reg_541 <= trunc_ln76_17_fu_321_p1;
        trunc_ln76_19_reg_551 <= trunc_ln76_19_fu_340_p1;
        trunc_ln76_21_reg_561 <= trunc_ln76_21_fu_359_p1;
        trunc_ln76_23_reg_571 <= trunc_ln76_23_fu_378_p1;
        trunc_ln76_25_reg_581 <= trunc_ln76_25_fu_397_p1;
        trunc_ln76_27_reg_591 <= trunc_ln76_27_fu_416_p1;
        trunc_ln76_29_reg_601 <= trunc_ln76_29_fu_435_p1;
        trunc_ln76_reg_531 <= trunc_ln76_fu_302_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        targetBlock_reg_523 <= grp_run_test_Pipeline_is_valid_label2_fu_225_ap_return;
        tmp_3_reg_518[8 : 3] <= tmp_3_fu_284_p3[8 : 3];
    end
end

always @ (*) begin
    if (((contr_AOV_6_c_full_n == 1'b0) | (contr_AOV_5_c_full_n == 1'b0) | (ap_start == 1'b0) | (contr_AOV_4_c_full_n == 1'b0) | (contr_AOV_3_c_full_n == 1'b0) | (contr_AOV_2_c_full_n == 1'b0) | (contr_AOV_1_c_full_n == 1'b0) | (contr_AOV_c_full_n == 1'b0) | (ap_done_reg == 1'b1) | (contr_AOV_7_c_full_n == 1'b0))) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_run_test_Pipeline_is_valid_label2_fu_225_ap_done == 1'b0)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state3_on_subcall_done)) begin
        ap_ST_fsm_state3_blk = 1'b1;
    end else begin
        ap_ST_fsm_state3_blk = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state3_on_subcall_done) & (1'b1 == ap_CS_fsm_state3))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        if ((1'b1 == ap_condition_291)) begin
            ap_phi_mux_phi_ln550_phi_fu_214_p6 = 1'd0;
        end else if ((1'b1 == ap_condition_281)) begin
            ap_phi_mux_phi_ln550_phi_fu_214_p6 = 1'd1;
        end else begin
            ap_phi_mux_phi_ln550_phi_fu_214_p6 = phi_ln550_reg_210;
        end
    end else begin
        ap_phi_mux_phi_ln550_phi_fu_214_p6 = phi_ln550_reg_210;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state3_on_subcall_done) & (1'b1 == ap_CS_fsm_state3))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        contr_AOV_1_c_blk_n = contr_AOV_1_c_full_n;
    end else begin
        contr_AOV_1_c_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((contr_AOV_6_c_full_n == 1'b0) | (contr_AOV_5_c_full_n == 1'b0) | (ap_start == 1'b0) | (contr_AOV_4_c_full_n == 1'b0) | (contr_AOV_3_c_full_n == 1'b0) | (contr_AOV_2_c_full_n == 1'b0) | (contr_AOV_1_c_full_n == 1'b0) | (contr_AOV_c_full_n == 1'b0) | (ap_done_reg == 1'b1) | (contr_AOV_7_c_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        contr_AOV_1_c_write = 1'b1;
    end else begin
        contr_AOV_1_c_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        contr_AOV_2_c_blk_n = contr_AOV_2_c_full_n;
    end else begin
        contr_AOV_2_c_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((contr_AOV_6_c_full_n == 1'b0) | (contr_AOV_5_c_full_n == 1'b0) | (ap_start == 1'b0) | (contr_AOV_4_c_full_n == 1'b0) | (contr_AOV_3_c_full_n == 1'b0) | (contr_AOV_2_c_full_n == 1'b0) | (contr_AOV_1_c_full_n == 1'b0) | (contr_AOV_c_full_n == 1'b0) | (ap_done_reg == 1'b1) | (contr_AOV_7_c_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        contr_AOV_2_c_write = 1'b1;
    end else begin
        contr_AOV_2_c_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        contr_AOV_3_c_blk_n = contr_AOV_3_c_full_n;
    end else begin
        contr_AOV_3_c_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((contr_AOV_6_c_full_n == 1'b0) | (contr_AOV_5_c_full_n == 1'b0) | (ap_start == 1'b0) | (contr_AOV_4_c_full_n == 1'b0) | (contr_AOV_3_c_full_n == 1'b0) | (contr_AOV_2_c_full_n == 1'b0) | (contr_AOV_1_c_full_n == 1'b0) | (contr_AOV_c_full_n == 1'b0) | (ap_done_reg == 1'b1) | (contr_AOV_7_c_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        contr_AOV_3_c_write = 1'b1;
    end else begin
        contr_AOV_3_c_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        contr_AOV_4_c_blk_n = contr_AOV_4_c_full_n;
    end else begin
        contr_AOV_4_c_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((contr_AOV_6_c_full_n == 1'b0) | (contr_AOV_5_c_full_n == 1'b0) | (ap_start == 1'b0) | (contr_AOV_4_c_full_n == 1'b0) | (contr_AOV_3_c_full_n == 1'b0) | (contr_AOV_2_c_full_n == 1'b0) | (contr_AOV_1_c_full_n == 1'b0) | (contr_AOV_c_full_n == 1'b0) | (ap_done_reg == 1'b1) | (contr_AOV_7_c_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        contr_AOV_4_c_write = 1'b1;
    end else begin
        contr_AOV_4_c_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        contr_AOV_5_c_blk_n = contr_AOV_5_c_full_n;
    end else begin
        contr_AOV_5_c_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((contr_AOV_6_c_full_n == 1'b0) | (contr_AOV_5_c_full_n == 1'b0) | (ap_start == 1'b0) | (contr_AOV_4_c_full_n == 1'b0) | (contr_AOV_3_c_full_n == 1'b0) | (contr_AOV_2_c_full_n == 1'b0) | (contr_AOV_1_c_full_n == 1'b0) | (contr_AOV_c_full_n == 1'b0) | (ap_done_reg == 1'b1) | (contr_AOV_7_c_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        contr_AOV_5_c_write = 1'b1;
    end else begin
        contr_AOV_5_c_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        contr_AOV_6_c_blk_n = contr_AOV_6_c_full_n;
    end else begin
        contr_AOV_6_c_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((contr_AOV_6_c_full_n == 1'b0) | (contr_AOV_5_c_full_n == 1'b0) | (ap_start == 1'b0) | (contr_AOV_4_c_full_n == 1'b0) | (contr_AOV_3_c_full_n == 1'b0) | (contr_AOV_2_c_full_n == 1'b0) | (contr_AOV_1_c_full_n == 1'b0) | (contr_AOV_c_full_n == 1'b0) | (ap_done_reg == 1'b1) | (contr_AOV_7_c_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        contr_AOV_6_c_write = 1'b1;
    end else begin
        contr_AOV_6_c_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        contr_AOV_7_c_blk_n = contr_AOV_7_c_full_n;
    end else begin
        contr_AOV_7_c_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((contr_AOV_6_c_full_n == 1'b0) | (contr_AOV_5_c_full_n == 1'b0) | (ap_start == 1'b0) | (contr_AOV_4_c_full_n == 1'b0) | (contr_AOV_3_c_full_n == 1'b0) | (contr_AOV_2_c_full_n == 1'b0) | (contr_AOV_1_c_full_n == 1'b0) | (contr_AOV_c_full_n == 1'b0) | (ap_done_reg == 1'b1) | (contr_AOV_7_c_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        contr_AOV_7_c_write = 1'b1;
    end else begin
        contr_AOV_7_c_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        contr_AOV_c_blk_n = contr_AOV_c_full_n;
    end else begin
        contr_AOV_c_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((contr_AOV_6_c_full_n == 1'b0) | (contr_AOV_5_c_full_n == 1'b0) | (ap_start == 1'b0) | (contr_AOV_4_c_full_n == 1'b0) | (contr_AOV_3_c_full_n == 1'b0) | (contr_AOV_2_c_full_n == 1'b0) | (contr_AOV_1_c_full_n == 1'b0) | (contr_AOV_c_full_n == 1'b0) | (ap_done_reg == 1'b1) | (contr_AOV_7_c_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        contr_AOV_c_write = 1'b1;
    end else begin
        contr_AOV_c_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_fu_614_ce = grp_run_test_Pipeline_VITIS_LOOP_72_1_fu_245_grp_fu_614_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_614_ce = grp_run_test_Pipeline_is_valid_label2_fu_225_grp_fu_614_p_ce;
    end else begin
        grp_fu_614_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_fu_614_opcode = grp_run_test_Pipeline_VITIS_LOOP_72_1_fu_245_grp_fu_614_p_opcode;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_614_opcode = grp_run_test_Pipeline_is_valid_label2_fu_225_grp_fu_614_p_opcode;
    end else begin
        grp_fu_614_opcode = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_fu_614_p0 = grp_run_test_Pipeline_VITIS_LOOP_72_1_fu_245_grp_fu_614_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_614_p0 = grp_run_test_Pipeline_is_valid_label2_fu_225_grp_fu_614_p_din0;
    end else begin
        grp_fu_614_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_fu_614_p1 = grp_run_test_Pipeline_VITIS_LOOP_72_1_fu_245_grp_fu_614_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_614_p1 = grp_run_test_Pipeline_is_valid_label2_fu_225_grp_fu_614_p_din1;
    end else begin
        grp_fu_614_p1 = 'bx;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((contr_AOV_6_c_full_n == 1'b0) | (contr_AOV_5_c_full_n == 1'b0) | (ap_start == 1'b0) | (contr_AOV_4_c_full_n == 1'b0) | (contr_AOV_3_c_full_n == 1'b0) | (contr_AOV_2_c_full_n == 1'b0) | (contr_AOV_1_c_full_n == 1'b0) | (contr_AOV_c_full_n == 1'b0) | (ap_done_reg == 1'b1) | (contr_AOV_7_c_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (grp_run_test_Pipeline_is_valid_label2_fu_225_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((1'b0 == ap_block_state3_on_subcall_done) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

always @ (*) begin
    ap_block_state1 = ((contr_AOV_6_c_full_n == 1'b0) | (contr_AOV_5_c_full_n == 1'b0) | (ap_start == 1'b0) | (contr_AOV_4_c_full_n == 1'b0) | (contr_AOV_3_c_full_n == 1'b0) | (contr_AOV_2_c_full_n == 1'b0) | (contr_AOV_1_c_full_n == 1'b0) | (contr_AOV_c_full_n == 1'b0) | (ap_done_reg == 1'b1) | (contr_AOV_7_c_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state1_ignore_call27 = ((contr_AOV_6_c_full_n == 1'b0) | (contr_AOV_5_c_full_n == 1'b0) | (ap_start == 1'b0) | (contr_AOV_4_c_full_n == 1'b0) | (contr_AOV_3_c_full_n == 1'b0) | (contr_AOV_2_c_full_n == 1'b0) | (contr_AOV_1_c_full_n == 1'b0) | (contr_AOV_c_full_n == 1'b0) | (ap_done_reg == 1'b1) | (contr_AOV_7_c_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state3_on_subcall_done = ((ap_predicate_op69_call_state3 == 1'b1) & (grp_run_test_Pipeline_VITIS_LOOP_72_1_fu_245_ap_done == 1'b0));
end

always @ (*) begin
    ap_condition_281 = (((icmp_ln1073_reg_527 == 1'd1) & (targetBlock_reg_523 == 1'd1)) | ((cond_fu_451_p2 == 1'd1) & (targetBlock_reg_523 == 1'd1)));
end

always @ (*) begin
    ap_condition_291 = ((cond_fu_451_p2 == 1'd0) & (icmp_ln1073_reg_527 == 1'd0) & (targetBlock_reg_523 == 1'd1));
end

always @ (*) begin
    ap_predicate_op69_call_state3 = ((icmp_ln1073_reg_527 == 1'd0) & (targetBlock_reg_523 == 1'd1));
end

assign ap_return = ap_phi_mux_phi_ln550_phi_fu_214_p6;

assign bitcast_ln76_11_fu_394_p1 = p_read8;

assign bitcast_ln76_13_fu_413_p1 = p_read9;

assign bitcast_ln76_15_fu_432_p1 = p_read10;

assign bitcast_ln76_1_fu_299_p1 = p_read3;

assign bitcast_ln76_3_fu_318_p1 = p_read4;

assign bitcast_ln76_5_fu_337_p1 = p_read5;

assign bitcast_ln76_7_fu_356_p1 = p_read6;

assign bitcast_ln76_9_fu_375_p1 = p_read7;

assign cond_fu_451_p2 = ((grp_run_test_Pipeline_VITIS_LOOP_72_1_fu_245_ap_return == 4'd0) ? 1'b1 : 1'b0);

assign contr_AOV_1_c_din = p_read4;

assign contr_AOV_2_c_din = p_read5;

assign contr_AOV_3_c_din = p_read6;

assign contr_AOV_4_c_din = p_read7;

assign contr_AOV_5_c_din = p_read8;

assign contr_AOV_6_c_din = p_read9;

assign contr_AOV_7_c_din = p_read10;

assign contr_AOV_c_din = p_read3;

assign grp_run_test_Pipeline_VITIS_LOOP_72_1_fu_245_ap_start = grp_run_test_Pipeline_VITIS_LOOP_72_1_fu_245_ap_start_reg;

assign grp_run_test_Pipeline_is_valid_label2_fu_225_ap_start = grp_run_test_Pipeline_is_valid_label2_fu_225_ap_start_reg;

assign icmp_ln1073_fu_293_p2 = ((p_read2 == 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln76_11_fu_368_p2 = ((trunc_ln76_22_fu_364_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln76_14_fu_387_p2 = ((trunc_ln76_24_fu_383_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln76_15_fu_406_p2 = ((trunc_ln76_26_fu_402_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln76_19_fu_425_p2 = ((trunc_ln76_28_fu_421_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln76_22_fu_444_p2 = ((trunc_ln76_30_fu_440_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln76_3_fu_311_p2 = ((trunc_ln76_16_fu_307_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln76_6_fu_330_p2 = ((trunc_ln76_18_fu_326_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln76_7_fu_349_p2 = ((trunc_ln76_20_fu_345_p1 == 23'd0) ? 1'b1 : 1'b0);

assign regions_1_address0 = grp_run_test_Pipeline_VITIS_LOOP_72_1_fu_245_regions_1_address0;

assign regions_1_ce0 = grp_run_test_Pipeline_VITIS_LOOP_72_1_fu_245_regions_1_ce0;

assign regions_2_address0 = grp_run_test_Pipeline_VITIS_LOOP_72_1_fu_245_regions_2_address0;

assign regions_2_ce0 = grp_run_test_Pipeline_VITIS_LOOP_72_1_fu_245_regions_2_ce0;

assign regions_3_address0 = grp_run_test_Pipeline_VITIS_LOOP_72_1_fu_245_regions_3_address0;

assign regions_3_ce0 = grp_run_test_Pipeline_VITIS_LOOP_72_1_fu_245_regions_3_ce0;

assign regions_address0 = grp_run_test_Pipeline_VITIS_LOOP_72_1_fu_245_regions_address0;

assign regions_ce0 = grp_run_test_Pipeline_VITIS_LOOP_72_1_fu_245_regions_ce0;

assign tmp_3_fu_284_p3 = {{p_read1}, {3'd0}};

assign trunc_ln76_16_fu_307_p1 = bitcast_ln76_1_fu_299_p1[22:0];

assign trunc_ln76_17_fu_321_p1 = bitcast_ln76_3_fu_318_p1[30:0];

assign trunc_ln76_18_fu_326_p1 = bitcast_ln76_3_fu_318_p1[22:0];

assign trunc_ln76_19_fu_340_p1 = bitcast_ln76_5_fu_337_p1[30:0];

assign trunc_ln76_20_fu_345_p1 = bitcast_ln76_5_fu_337_p1[22:0];

assign trunc_ln76_21_fu_359_p1 = bitcast_ln76_7_fu_356_p1[30:0];

assign trunc_ln76_22_fu_364_p1 = bitcast_ln76_7_fu_356_p1[22:0];

assign trunc_ln76_23_fu_378_p1 = bitcast_ln76_9_fu_375_p1[30:0];

assign trunc_ln76_24_fu_383_p1 = bitcast_ln76_9_fu_375_p1[22:0];

assign trunc_ln76_25_fu_397_p1 = bitcast_ln76_11_fu_394_p1[30:0];

assign trunc_ln76_26_fu_402_p1 = bitcast_ln76_11_fu_394_p1[22:0];

assign trunc_ln76_27_fu_416_p1 = bitcast_ln76_13_fu_413_p1[30:0];

assign trunc_ln76_28_fu_421_p1 = bitcast_ln76_13_fu_413_p1[22:0];

assign trunc_ln76_29_fu_435_p1 = bitcast_ln76_15_fu_432_p1[30:0];

assign trunc_ln76_30_fu_440_p1 = bitcast_ln76_15_fu_432_p1[22:0];

assign trunc_ln76_fu_302_p1 = bitcast_ln76_1_fu_299_p1[30:0];

always @ (posedge ap_clk) begin
    tmp_3_reg_518[2:0] <= 3'b000;
end

endmodule //run_run_test
