

================================================================
== Vitis HLS Report for 'compute_rows_Pipeline_UNPK_W'
================================================================
* Date:           Wed Oct  1 10:14:49 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        activation_accelerator
* Solution:       baseline (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.794 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       26|       26|  0.260 us|  0.260 us|   26|   26|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- UNPK_W  |       24|       24|         2|          1|          1|    24|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      27|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      54|    -|
|Register         |        -|     -|      13|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      13|      81|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln456_fu_1416_p2              |         +|   0|  0|  12|           5|           1|
    |ap_block_pp0_stage0_11001         |       and|   0|  0|   2|           1|           1|
    |icmp_ln456_fu_1410_p2             |      icmp|   0|  0|   9|           5|           5|
    |ap_block_state2_pp0_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  27|          13|          10|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_w_1     |   9|          2|    5|         10|
    |s_in01_blk_n             |   9|          2|    1|          2|
    |s_in12_blk_n             |   9|          2|    1|          2|
    |w_fu_298                 |   9|          2|    5|         10|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  54|         12|   14|         28|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |w_1_reg_2193             |  5|   0|    5|          0|
    |w_fu_298                 |  5|   0|    5|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    | 13|   0|   13|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |         Source Object        |    C Type    |
+-----------------------+-----+-----+------------+------------------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  compute_rows_Pipeline_UNPK_W|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  compute_rows_Pipeline_UNPK_W|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  compute_rows_Pipeline_UNPK_W|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  compute_rows_Pipeline_UNPK_W|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  compute_rows_Pipeline_UNPK_W|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  compute_rows_Pipeline_UNPK_W|  return value|
|s_in01_dout            |   in|  512|     ap_fifo|                        s_in01|       pointer|
|s_in01_num_data_valid  |   in|    7|     ap_fifo|                        s_in01|       pointer|
|s_in01_fifo_cap        |   in|    7|     ap_fifo|                        s_in01|       pointer|
|s_in01_empty_n         |   in|    1|     ap_fifo|                        s_in01|       pointer|
|s_in01_read            |  out|    1|     ap_fifo|                        s_in01|       pointer|
|s_in12_dout            |   in|  512|     ap_fifo|                        s_in12|       pointer|
|s_in12_num_data_valid  |   in|    7|     ap_fifo|                        s_in12|       pointer|
|s_in12_fifo_cap        |   in|    7|     ap_fifo|                        s_in12|       pointer|
|s_in12_empty_n         |   in|    1|     ap_fifo|                        s_in12|       pointer|
|s_in12_read            |  out|    1|     ap_fifo|                        s_in12|       pointer|
|tile1_V_62_address1    |  out|    5|   ap_memory|                    tile1_V_62|         array|
|tile1_V_62_ce1         |  out|    1|   ap_memory|                    tile1_V_62|         array|
|tile1_V_62_we1         |  out|    1|   ap_memory|                    tile1_V_62|         array|
|tile1_V_62_d1          |  out|   16|   ap_memory|                    tile1_V_62|         array|
|tile1_V_61_address1    |  out|    5|   ap_memory|                    tile1_V_61|         array|
|tile1_V_61_ce1         |  out|    1|   ap_memory|                    tile1_V_61|         array|
|tile1_V_61_we1         |  out|    1|   ap_memory|                    tile1_V_61|         array|
|tile1_V_61_d1          |  out|   16|   ap_memory|                    tile1_V_61|         array|
|tile1_V_60_address1    |  out|    5|   ap_memory|                    tile1_V_60|         array|
|tile1_V_60_ce1         |  out|    1|   ap_memory|                    tile1_V_60|         array|
|tile1_V_60_we1         |  out|    1|   ap_memory|                    tile1_V_60|         array|
|tile1_V_60_d1          |  out|   16|   ap_memory|                    tile1_V_60|         array|
|tile1_V_59_address1    |  out|    5|   ap_memory|                    tile1_V_59|         array|
|tile1_V_59_ce1         |  out|    1|   ap_memory|                    tile1_V_59|         array|
|tile1_V_59_we1         |  out|    1|   ap_memory|                    tile1_V_59|         array|
|tile1_V_59_d1          |  out|   16|   ap_memory|                    tile1_V_59|         array|
|tile1_V_58_address1    |  out|    5|   ap_memory|                    tile1_V_58|         array|
|tile1_V_58_ce1         |  out|    1|   ap_memory|                    tile1_V_58|         array|
|tile1_V_58_we1         |  out|    1|   ap_memory|                    tile1_V_58|         array|
|tile1_V_58_d1          |  out|   16|   ap_memory|                    tile1_V_58|         array|
|tile1_V_57_address1    |  out|    5|   ap_memory|                    tile1_V_57|         array|
|tile1_V_57_ce1         |  out|    1|   ap_memory|                    tile1_V_57|         array|
|tile1_V_57_we1         |  out|    1|   ap_memory|                    tile1_V_57|         array|
|tile1_V_57_d1          |  out|   16|   ap_memory|                    tile1_V_57|         array|
|tile1_V_56_address1    |  out|    5|   ap_memory|                    tile1_V_56|         array|
|tile1_V_56_ce1         |  out|    1|   ap_memory|                    tile1_V_56|         array|
|tile1_V_56_we1         |  out|    1|   ap_memory|                    tile1_V_56|         array|
|tile1_V_56_d1          |  out|   16|   ap_memory|                    tile1_V_56|         array|
|tile1_V_55_address1    |  out|    5|   ap_memory|                    tile1_V_55|         array|
|tile1_V_55_ce1         |  out|    1|   ap_memory|                    tile1_V_55|         array|
|tile1_V_55_we1         |  out|    1|   ap_memory|                    tile1_V_55|         array|
|tile1_V_55_d1          |  out|   16|   ap_memory|                    tile1_V_55|         array|
|tile1_V_54_address1    |  out|    5|   ap_memory|                    tile1_V_54|         array|
|tile1_V_54_ce1         |  out|    1|   ap_memory|                    tile1_V_54|         array|
|tile1_V_54_we1         |  out|    1|   ap_memory|                    tile1_V_54|         array|
|tile1_V_54_d1          |  out|   16|   ap_memory|                    tile1_V_54|         array|
|tile1_V_53_address1    |  out|    5|   ap_memory|                    tile1_V_53|         array|
|tile1_V_53_ce1         |  out|    1|   ap_memory|                    tile1_V_53|         array|
|tile1_V_53_we1         |  out|    1|   ap_memory|                    tile1_V_53|         array|
|tile1_V_53_d1          |  out|   16|   ap_memory|                    tile1_V_53|         array|
|tile1_V_52_address1    |  out|    5|   ap_memory|                    tile1_V_52|         array|
|tile1_V_52_ce1         |  out|    1|   ap_memory|                    tile1_V_52|         array|
|tile1_V_52_we1         |  out|    1|   ap_memory|                    tile1_V_52|         array|
|tile1_V_52_d1          |  out|   16|   ap_memory|                    tile1_V_52|         array|
|tile1_V_51_address1    |  out|    5|   ap_memory|                    tile1_V_51|         array|
|tile1_V_51_ce1         |  out|    1|   ap_memory|                    tile1_V_51|         array|
|tile1_V_51_we1         |  out|    1|   ap_memory|                    tile1_V_51|         array|
|tile1_V_51_d1          |  out|   16|   ap_memory|                    tile1_V_51|         array|
|tile1_V_50_address1    |  out|    5|   ap_memory|                    tile1_V_50|         array|
|tile1_V_50_ce1         |  out|    1|   ap_memory|                    tile1_V_50|         array|
|tile1_V_50_we1         |  out|    1|   ap_memory|                    tile1_V_50|         array|
|tile1_V_50_d1          |  out|   16|   ap_memory|                    tile1_V_50|         array|
|tile1_V_49_address1    |  out|    5|   ap_memory|                    tile1_V_49|         array|
|tile1_V_49_ce1         |  out|    1|   ap_memory|                    tile1_V_49|         array|
|tile1_V_49_we1         |  out|    1|   ap_memory|                    tile1_V_49|         array|
|tile1_V_49_d1          |  out|   16|   ap_memory|                    tile1_V_49|         array|
|tile1_V_48_address1    |  out|    5|   ap_memory|                    tile1_V_48|         array|
|tile1_V_48_ce1         |  out|    1|   ap_memory|                    tile1_V_48|         array|
|tile1_V_48_we1         |  out|    1|   ap_memory|                    tile1_V_48|         array|
|tile1_V_48_d1          |  out|   16|   ap_memory|                    tile1_V_48|         array|
|tile1_V_47_address1    |  out|    5|   ap_memory|                    tile1_V_47|         array|
|tile1_V_47_ce1         |  out|    1|   ap_memory|                    tile1_V_47|         array|
|tile1_V_47_we1         |  out|    1|   ap_memory|                    tile1_V_47|         array|
|tile1_V_47_d1          |  out|   16|   ap_memory|                    tile1_V_47|         array|
|tile1_V_46_address1    |  out|    5|   ap_memory|                    tile1_V_46|         array|
|tile1_V_46_ce1         |  out|    1|   ap_memory|                    tile1_V_46|         array|
|tile1_V_46_we1         |  out|    1|   ap_memory|                    tile1_V_46|         array|
|tile1_V_46_d1          |  out|   16|   ap_memory|                    tile1_V_46|         array|
|tile1_V_45_address1    |  out|    5|   ap_memory|                    tile1_V_45|         array|
|tile1_V_45_ce1         |  out|    1|   ap_memory|                    tile1_V_45|         array|
|tile1_V_45_we1         |  out|    1|   ap_memory|                    tile1_V_45|         array|
|tile1_V_45_d1          |  out|   16|   ap_memory|                    tile1_V_45|         array|
|tile1_V_44_address1    |  out|    5|   ap_memory|                    tile1_V_44|         array|
|tile1_V_44_ce1         |  out|    1|   ap_memory|                    tile1_V_44|         array|
|tile1_V_44_we1         |  out|    1|   ap_memory|                    tile1_V_44|         array|
|tile1_V_44_d1          |  out|   16|   ap_memory|                    tile1_V_44|         array|
|tile1_V_43_address1    |  out|    5|   ap_memory|                    tile1_V_43|         array|
|tile1_V_43_ce1         |  out|    1|   ap_memory|                    tile1_V_43|         array|
|tile1_V_43_we1         |  out|    1|   ap_memory|                    tile1_V_43|         array|
|tile1_V_43_d1          |  out|   16|   ap_memory|                    tile1_V_43|         array|
|tile1_V_42_address1    |  out|    5|   ap_memory|                    tile1_V_42|         array|
|tile1_V_42_ce1         |  out|    1|   ap_memory|                    tile1_V_42|         array|
|tile1_V_42_we1         |  out|    1|   ap_memory|                    tile1_V_42|         array|
|tile1_V_42_d1          |  out|   16|   ap_memory|                    tile1_V_42|         array|
|tile1_V_41_address1    |  out|    5|   ap_memory|                    tile1_V_41|         array|
|tile1_V_41_ce1         |  out|    1|   ap_memory|                    tile1_V_41|         array|
|tile1_V_41_we1         |  out|    1|   ap_memory|                    tile1_V_41|         array|
|tile1_V_41_d1          |  out|   16|   ap_memory|                    tile1_V_41|         array|
|tile1_V_40_address1    |  out|    5|   ap_memory|                    tile1_V_40|         array|
|tile1_V_40_ce1         |  out|    1|   ap_memory|                    tile1_V_40|         array|
|tile1_V_40_we1         |  out|    1|   ap_memory|                    tile1_V_40|         array|
|tile1_V_40_d1          |  out|   16|   ap_memory|                    tile1_V_40|         array|
|tile1_V_39_address1    |  out|    5|   ap_memory|                    tile1_V_39|         array|
|tile1_V_39_ce1         |  out|    1|   ap_memory|                    tile1_V_39|         array|
|tile1_V_39_we1         |  out|    1|   ap_memory|                    tile1_V_39|         array|
|tile1_V_39_d1          |  out|   16|   ap_memory|                    tile1_V_39|         array|
|tile1_V_38_address1    |  out|    5|   ap_memory|                    tile1_V_38|         array|
|tile1_V_38_ce1         |  out|    1|   ap_memory|                    tile1_V_38|         array|
|tile1_V_38_we1         |  out|    1|   ap_memory|                    tile1_V_38|         array|
|tile1_V_38_d1          |  out|   16|   ap_memory|                    tile1_V_38|         array|
|tile1_V_37_address1    |  out|    5|   ap_memory|                    tile1_V_37|         array|
|tile1_V_37_ce1         |  out|    1|   ap_memory|                    tile1_V_37|         array|
|tile1_V_37_we1         |  out|    1|   ap_memory|                    tile1_V_37|         array|
|tile1_V_37_d1          |  out|   16|   ap_memory|                    tile1_V_37|         array|
|tile1_V_36_address1    |  out|    5|   ap_memory|                    tile1_V_36|         array|
|tile1_V_36_ce1         |  out|    1|   ap_memory|                    tile1_V_36|         array|
|tile1_V_36_we1         |  out|    1|   ap_memory|                    tile1_V_36|         array|
|tile1_V_36_d1          |  out|   16|   ap_memory|                    tile1_V_36|         array|
|tile1_V_35_address1    |  out|    5|   ap_memory|                    tile1_V_35|         array|
|tile1_V_35_ce1         |  out|    1|   ap_memory|                    tile1_V_35|         array|
|tile1_V_35_we1         |  out|    1|   ap_memory|                    tile1_V_35|         array|
|tile1_V_35_d1          |  out|   16|   ap_memory|                    tile1_V_35|         array|
|tile1_V_34_address1    |  out|    5|   ap_memory|                    tile1_V_34|         array|
|tile1_V_34_ce1         |  out|    1|   ap_memory|                    tile1_V_34|         array|
|tile1_V_34_we1         |  out|    1|   ap_memory|                    tile1_V_34|         array|
|tile1_V_34_d1          |  out|   16|   ap_memory|                    tile1_V_34|         array|
|tile1_V_33_address1    |  out|    5|   ap_memory|                    tile1_V_33|         array|
|tile1_V_33_ce1         |  out|    1|   ap_memory|                    tile1_V_33|         array|
|tile1_V_33_we1         |  out|    1|   ap_memory|                    tile1_V_33|         array|
|tile1_V_33_d1          |  out|   16|   ap_memory|                    tile1_V_33|         array|
|tile1_V_32_address1    |  out|    5|   ap_memory|                    tile1_V_32|         array|
|tile1_V_32_ce1         |  out|    1|   ap_memory|                    tile1_V_32|         array|
|tile1_V_32_we1         |  out|    1|   ap_memory|                    tile1_V_32|         array|
|tile1_V_32_d1          |  out|   16|   ap_memory|                    tile1_V_32|         array|
|tile1_V_address1       |  out|    5|   ap_memory|                       tile1_V|         array|
|tile1_V_ce1            |  out|    1|   ap_memory|                       tile1_V|         array|
|tile1_V_we1            |  out|    1|   ap_memory|                       tile1_V|         array|
|tile1_V_d1             |  out|   16|   ap_memory|                       tile1_V|         array|
|tile0_V_62_address1    |  out|    5|   ap_memory|                    tile0_V_62|         array|
|tile0_V_62_ce1         |  out|    1|   ap_memory|                    tile0_V_62|         array|
|tile0_V_62_we1         |  out|    1|   ap_memory|                    tile0_V_62|         array|
|tile0_V_62_d1          |  out|   16|   ap_memory|                    tile0_V_62|         array|
|tile0_V_61_address1    |  out|    5|   ap_memory|                    tile0_V_61|         array|
|tile0_V_61_ce1         |  out|    1|   ap_memory|                    tile0_V_61|         array|
|tile0_V_61_we1         |  out|    1|   ap_memory|                    tile0_V_61|         array|
|tile0_V_61_d1          |  out|   16|   ap_memory|                    tile0_V_61|         array|
|tile0_V_60_address1    |  out|    5|   ap_memory|                    tile0_V_60|         array|
|tile0_V_60_ce1         |  out|    1|   ap_memory|                    tile0_V_60|         array|
|tile0_V_60_we1         |  out|    1|   ap_memory|                    tile0_V_60|         array|
|tile0_V_60_d1          |  out|   16|   ap_memory|                    tile0_V_60|         array|
|tile0_V_59_address1    |  out|    5|   ap_memory|                    tile0_V_59|         array|
|tile0_V_59_ce1         |  out|    1|   ap_memory|                    tile0_V_59|         array|
|tile0_V_59_we1         |  out|    1|   ap_memory|                    tile0_V_59|         array|
|tile0_V_59_d1          |  out|   16|   ap_memory|                    tile0_V_59|         array|
|tile0_V_58_address1    |  out|    5|   ap_memory|                    tile0_V_58|         array|
|tile0_V_58_ce1         |  out|    1|   ap_memory|                    tile0_V_58|         array|
|tile0_V_58_we1         |  out|    1|   ap_memory|                    tile0_V_58|         array|
|tile0_V_58_d1          |  out|   16|   ap_memory|                    tile0_V_58|         array|
|tile0_V_57_address1    |  out|    5|   ap_memory|                    tile0_V_57|         array|
|tile0_V_57_ce1         |  out|    1|   ap_memory|                    tile0_V_57|         array|
|tile0_V_57_we1         |  out|    1|   ap_memory|                    tile0_V_57|         array|
|tile0_V_57_d1          |  out|   16|   ap_memory|                    tile0_V_57|         array|
|tile0_V_56_address1    |  out|    5|   ap_memory|                    tile0_V_56|         array|
|tile0_V_56_ce1         |  out|    1|   ap_memory|                    tile0_V_56|         array|
|tile0_V_56_we1         |  out|    1|   ap_memory|                    tile0_V_56|         array|
|tile0_V_56_d1          |  out|   16|   ap_memory|                    tile0_V_56|         array|
|tile0_V_55_address1    |  out|    5|   ap_memory|                    tile0_V_55|         array|
|tile0_V_55_ce1         |  out|    1|   ap_memory|                    tile0_V_55|         array|
|tile0_V_55_we1         |  out|    1|   ap_memory|                    tile0_V_55|         array|
|tile0_V_55_d1          |  out|   16|   ap_memory|                    tile0_V_55|         array|
|tile0_V_54_address1    |  out|    5|   ap_memory|                    tile0_V_54|         array|
|tile0_V_54_ce1         |  out|    1|   ap_memory|                    tile0_V_54|         array|
|tile0_V_54_we1         |  out|    1|   ap_memory|                    tile0_V_54|         array|
|tile0_V_54_d1          |  out|   16|   ap_memory|                    tile0_V_54|         array|
|tile0_V_53_address1    |  out|    5|   ap_memory|                    tile0_V_53|         array|
|tile0_V_53_ce1         |  out|    1|   ap_memory|                    tile0_V_53|         array|
|tile0_V_53_we1         |  out|    1|   ap_memory|                    tile0_V_53|         array|
|tile0_V_53_d1          |  out|   16|   ap_memory|                    tile0_V_53|         array|
|tile0_V_52_address1    |  out|    5|   ap_memory|                    tile0_V_52|         array|
|tile0_V_52_ce1         |  out|    1|   ap_memory|                    tile0_V_52|         array|
|tile0_V_52_we1         |  out|    1|   ap_memory|                    tile0_V_52|         array|
|tile0_V_52_d1          |  out|   16|   ap_memory|                    tile0_V_52|         array|
|tile0_V_51_address1    |  out|    5|   ap_memory|                    tile0_V_51|         array|
|tile0_V_51_ce1         |  out|    1|   ap_memory|                    tile0_V_51|         array|
|tile0_V_51_we1         |  out|    1|   ap_memory|                    tile0_V_51|         array|
|tile0_V_51_d1          |  out|   16|   ap_memory|                    tile0_V_51|         array|
|tile0_V_50_address1    |  out|    5|   ap_memory|                    tile0_V_50|         array|
|tile0_V_50_ce1         |  out|    1|   ap_memory|                    tile0_V_50|         array|
|tile0_V_50_we1         |  out|    1|   ap_memory|                    tile0_V_50|         array|
|tile0_V_50_d1          |  out|   16|   ap_memory|                    tile0_V_50|         array|
|tile0_V_49_address1    |  out|    5|   ap_memory|                    tile0_V_49|         array|
|tile0_V_49_ce1         |  out|    1|   ap_memory|                    tile0_V_49|         array|
|tile0_V_49_we1         |  out|    1|   ap_memory|                    tile0_V_49|         array|
|tile0_V_49_d1          |  out|   16|   ap_memory|                    tile0_V_49|         array|
|tile0_V_48_address1    |  out|    5|   ap_memory|                    tile0_V_48|         array|
|tile0_V_48_ce1         |  out|    1|   ap_memory|                    tile0_V_48|         array|
|tile0_V_48_we1         |  out|    1|   ap_memory|                    tile0_V_48|         array|
|tile0_V_48_d1          |  out|   16|   ap_memory|                    tile0_V_48|         array|
|tile0_V_47_address1    |  out|    5|   ap_memory|                    tile0_V_47|         array|
|tile0_V_47_ce1         |  out|    1|   ap_memory|                    tile0_V_47|         array|
|tile0_V_47_we1         |  out|    1|   ap_memory|                    tile0_V_47|         array|
|tile0_V_47_d1          |  out|   16|   ap_memory|                    tile0_V_47|         array|
|tile0_V_46_address1    |  out|    5|   ap_memory|                    tile0_V_46|         array|
|tile0_V_46_ce1         |  out|    1|   ap_memory|                    tile0_V_46|         array|
|tile0_V_46_we1         |  out|    1|   ap_memory|                    tile0_V_46|         array|
|tile0_V_46_d1          |  out|   16|   ap_memory|                    tile0_V_46|         array|
|tile0_V_45_address1    |  out|    5|   ap_memory|                    tile0_V_45|         array|
|tile0_V_45_ce1         |  out|    1|   ap_memory|                    tile0_V_45|         array|
|tile0_V_45_we1         |  out|    1|   ap_memory|                    tile0_V_45|         array|
|tile0_V_45_d1          |  out|   16|   ap_memory|                    tile0_V_45|         array|
|tile0_V_44_address1    |  out|    5|   ap_memory|                    tile0_V_44|         array|
|tile0_V_44_ce1         |  out|    1|   ap_memory|                    tile0_V_44|         array|
|tile0_V_44_we1         |  out|    1|   ap_memory|                    tile0_V_44|         array|
|tile0_V_44_d1          |  out|   16|   ap_memory|                    tile0_V_44|         array|
|tile0_V_43_address1    |  out|    5|   ap_memory|                    tile0_V_43|         array|
|tile0_V_43_ce1         |  out|    1|   ap_memory|                    tile0_V_43|         array|
|tile0_V_43_we1         |  out|    1|   ap_memory|                    tile0_V_43|         array|
|tile0_V_43_d1          |  out|   16|   ap_memory|                    tile0_V_43|         array|
|tile0_V_42_address1    |  out|    5|   ap_memory|                    tile0_V_42|         array|
|tile0_V_42_ce1         |  out|    1|   ap_memory|                    tile0_V_42|         array|
|tile0_V_42_we1         |  out|    1|   ap_memory|                    tile0_V_42|         array|
|tile0_V_42_d1          |  out|   16|   ap_memory|                    tile0_V_42|         array|
|tile0_V_41_address1    |  out|    5|   ap_memory|                    tile0_V_41|         array|
|tile0_V_41_ce1         |  out|    1|   ap_memory|                    tile0_V_41|         array|
|tile0_V_41_we1         |  out|    1|   ap_memory|                    tile0_V_41|         array|
|tile0_V_41_d1          |  out|   16|   ap_memory|                    tile0_V_41|         array|
|tile0_V_40_address1    |  out|    5|   ap_memory|                    tile0_V_40|         array|
|tile0_V_40_ce1         |  out|    1|   ap_memory|                    tile0_V_40|         array|
|tile0_V_40_we1         |  out|    1|   ap_memory|                    tile0_V_40|         array|
|tile0_V_40_d1          |  out|   16|   ap_memory|                    tile0_V_40|         array|
|tile0_V_39_address1    |  out|    5|   ap_memory|                    tile0_V_39|         array|
|tile0_V_39_ce1         |  out|    1|   ap_memory|                    tile0_V_39|         array|
|tile0_V_39_we1         |  out|    1|   ap_memory|                    tile0_V_39|         array|
|tile0_V_39_d1          |  out|   16|   ap_memory|                    tile0_V_39|         array|
|tile0_V_38_address1    |  out|    5|   ap_memory|                    tile0_V_38|         array|
|tile0_V_38_ce1         |  out|    1|   ap_memory|                    tile0_V_38|         array|
|tile0_V_38_we1         |  out|    1|   ap_memory|                    tile0_V_38|         array|
|tile0_V_38_d1          |  out|   16|   ap_memory|                    tile0_V_38|         array|
|tile0_V_37_address1    |  out|    5|   ap_memory|                    tile0_V_37|         array|
|tile0_V_37_ce1         |  out|    1|   ap_memory|                    tile0_V_37|         array|
|tile0_V_37_we1         |  out|    1|   ap_memory|                    tile0_V_37|         array|
|tile0_V_37_d1          |  out|   16|   ap_memory|                    tile0_V_37|         array|
|tile0_V_36_address1    |  out|    5|   ap_memory|                    tile0_V_36|         array|
|tile0_V_36_ce1         |  out|    1|   ap_memory|                    tile0_V_36|         array|
|tile0_V_36_we1         |  out|    1|   ap_memory|                    tile0_V_36|         array|
|tile0_V_36_d1          |  out|   16|   ap_memory|                    tile0_V_36|         array|
|tile0_V_35_address1    |  out|    5|   ap_memory|                    tile0_V_35|         array|
|tile0_V_35_ce1         |  out|    1|   ap_memory|                    tile0_V_35|         array|
|tile0_V_35_we1         |  out|    1|   ap_memory|                    tile0_V_35|         array|
|tile0_V_35_d1          |  out|   16|   ap_memory|                    tile0_V_35|         array|
|tile0_V_34_address1    |  out|    5|   ap_memory|                    tile0_V_34|         array|
|tile0_V_34_ce1         |  out|    1|   ap_memory|                    tile0_V_34|         array|
|tile0_V_34_we1         |  out|    1|   ap_memory|                    tile0_V_34|         array|
|tile0_V_34_d1          |  out|   16|   ap_memory|                    tile0_V_34|         array|
|tile0_V_33_address1    |  out|    5|   ap_memory|                    tile0_V_33|         array|
|tile0_V_33_ce1         |  out|    1|   ap_memory|                    tile0_V_33|         array|
|tile0_V_33_we1         |  out|    1|   ap_memory|                    tile0_V_33|         array|
|tile0_V_33_d1          |  out|   16|   ap_memory|                    tile0_V_33|         array|
|tile0_V_32_address1    |  out|    5|   ap_memory|                    tile0_V_32|         array|
|tile0_V_32_ce1         |  out|    1|   ap_memory|                    tile0_V_32|         array|
|tile0_V_32_we1         |  out|    1|   ap_memory|                    tile0_V_32|         array|
|tile0_V_32_d1          |  out|   16|   ap_memory|                    tile0_V_32|         array|
|tile0_V_address1       |  out|    5|   ap_memory|                       tile0_V|         array|
|tile0_V_ce1            |  out|    1|   ap_memory|                       tile0_V|         array|
|tile0_V_we1            |  out|    1|   ap_memory|                       tile0_V|         array|
|tile0_V_d1             |  out|   16|   ap_memory|                       tile0_V|         array|
+-----------------------+-----+-----+------------+------------------------------+--------------+

