// Test bench
#include "arrays.h"
#include "intN_t.h"
#include "uintN_t.h"
#pragma PART "xc7a100tcsg324-1"

// Functions to test
#include "../fm_radio.h"

// IQ samples generated by python script
// Script not setup to generate+check other than i16
#define in_data_t int16_t
#define out_data_format "%d"
#include "samples.h"

// Configure IO for the unit under test
#define in_stream_t interp_24x_in_t
#define out_stream_t interp_24x_out_t
#define DO_IQ_IN_IQ_OUT \
interp_24x_in_t audio_interp_in = {.data=i_input.data, .valid=q_input.valid}; \
interp_24x_out_t audio_interp_out = interp_24x(audio_interp_in); \
i_output.data = audio_interp_out.data; \
i_output.valid = audio_interp_out.valid; \
q_output.data = 0; \
q_output.valid = 1;

// The test bench sending samples into a module and printing output sampples
#pragma MAIN tb
void tb()
{
  static uint32_t cycle_counter;
  static in_data_t i_samples[I_SAMPLES_SIZE] = I_SAMPLES;
  static in_data_t q_samples[Q_SAMPLES_SIZE] = Q_SAMPLES;
  static uint1_t samples_valid[SAMPLES_VALID_SIZE] = SAMPLES_VALID;

  // Prepare input sample into DUT
  in_stream_t i_input;
  i_input.data = i_samples[0];
  i_input.valid = samples_valid[0];
  in_stream_t q_input;
  q_input.data = q_samples[0];
  q_input.valid = samples_valid[0];

  // Do one clock cycle, input valid and get output
  out_stream_t i_output;
  out_stream_t q_output;
  DO_IQ_IN_IQ_OUT

  // Print valid output samples
  if(i_output.valid&q_output.valid){
    printf("Cycle %d,Sample IQ =,"out_data_format","out_data_format"\n", cycle_counter, i_output.data, q_output.data);
  }

  // Prepare for next sample
  ARRAY_SHIFT_DOWN(i_samples, I_SAMPLES_SIZE, 1)
  ARRAY_SHIFT_DOWN(q_samples, Q_SAMPLES_SIZE, 1)
  cycle_counter+=1;
}