#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sat Mar 14 13:05:25 2020
# Process ID: 5740
# Current directory: C:/Documenti/GitHub/project_reti_logiche/project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5992 C:\Documenti\GitHub\project_reti_logiche\project\project.xpr
# Log file: C:/Documenti/GitHub/project_reti_logiche/project/vivado.log
# Journal file: C:/Documenti/GitHub/project_reti_logiche/project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Documenti/GitHub/project_reti_logiche/project/project.xpr
update_compile_order -fileset sources_1
set_property -name {xsim.simulate.runtime} -value {2000ns} -objects [get_filesets sim_1]
set_property -name {xsim.simulate.log_all_signals} -value {true} -objects [get_filesets sim_1]
set_property -name {xsim.simulate.log_all_signals} -value {false} -objects [get_filesets sim_1]
launch_simulation
source project_tb.tcl
step
close_sim
launch_simulation
source project_tb.tcl
run 50 us
set_property -name {xsim.simulate.runtime} -value {2000us} -objects [get_filesets sim_1]
restart
run all
set_property -name {xsim.simulate.runtime} -value {1000ns} -objects [get_filesets sim_1]
close_sim
launch_simulation
source project_tb.tcl
run 1 us
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
close_sim
launch_simulation
source project_tb.tcl
run all
restart
run 1 us
run 1 us
step
step
step
restart
run 700 ns
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
close_sim
launch_simulation
source project_tb.tcl
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
current_wave_config {Untitled 5}
add_wave {{/project_tb/UUT/ram}} 
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
restart
run 1800 ns
step
step
step
step
step
step
step
step
step
step
step
current_wave_config {Untitled 5}
add_wave {{/project_tb/UUT/offset}} 
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
restart
run 1800 ns
step
step
step
step
restart
run 1700 ns
step
step
step
step
step
step
step
step
step
step
close_sim
launch_simulation
source project_tb.tcl
restart
run 1700 ns
step
step
step
step
step
step
step
step
step
step
step
step
step
close_sim
launch_simulation
source project_tb.tcl
restart
run 1700 ns
step
step
step
step
step
current_wave_config {Untitled 7}
add_wave {{/project_tb/UUT/offset}} 
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
close_sim
launch_simulation
source project_tb.tcl
restart
run 1700 ns
restart
run 1400 ns
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
close_sim
launch_simulation
source project_tb.tcl
run 750 ns
step
step
close_sim
launch_simulation
source project_tb.tcl
run 750 ns
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
close_sim
set_property is_enabled false [get_files  {{C:/Users/Alex/OneDrive - Politecnico di Milano/Università/PoliDesk/Progetto Reti Logiche/tb_pfrl_2020_no_wz.vhd}}]
set_property is_enabled true [get_files  {{C:/Users/Alex/OneDrive - Politecnico di Milano/Università/PoliDesk/Progetto Reti Logiche/tb_pfrl_2020_in_wz.vhd}}]
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
source project_tb.tcl
run 750 ns
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
current_wave_config {Untitled 11}
add_wave {{/project_tb/UUT/i}} 
current_wave_config {Untitled 11}
add_wave {{/project_tb/UUT/offset}} 
step
step
step
step
step
restart
run 1950 ns
step
step
step
step
step
current_wave_config {Untitled 11}
add_wave {{/project_tb/RAM[8]}} 
current_wave_config {Untitled 11}
add_wave {{/project_tb/RAM[9]}} 
step
step
step
step
restart
run 1950 ns
restart
run 1950 ns
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
restart
run 2500 ns
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
close_sim
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
open_run synth_1 -name synth_1
launch_runs impl_1 -jobs 2
wait_on_run impl_1
close_design
open_run impl_1
launch_simulation -mode post-implementation -type timing
source project_tb.tcl
run 2500 ns
restart
run 2800 ns
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
launch_simulation -mode post-implementation -type functional
source project_tb.tcl
run 2800 ns
launch_simulation -mode post-synthesis -type timing
source project_tb.tcl
run 2800 ns
launch_simulation -mode post-synthesis -type functional
source project_tb.tcl
run 2800 ns
launch_simulation
source project_tb.tcl
run 2800 ns
run 3300 ns
restart
run 3300 ns
current_wave_config {Untitled 16}
add_wave {{/project_tb/mem_i_data}} 
restart
run 2800 ns
step
step
step
restart
run 2500 ns
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
current_sim simulation_12
close_sim
close_sim
close_sim
close_sim
close_sim
close_design
close_design
launch_simulation
source project_tb.tcl
run 2500 ns
run 2500 ns
restart
run 1500 ns
run 500 ns
step
step
step
step
step
step
step
step
step
close_sim
launch_simulation
source project_tb.tcl
run 500 ns
run 500 ns
run 500 ns
run 500 ns
close_sim
launch_simulation
source project_tb.tcl
run 500 ns
run 500 ns
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
restart
run 2700 ns
run 50 ns
run 50 ns
run 50 ns
step
step
step
current_wave_config {Untitled 19}
add_wave {{/project_tb/UUT/wz_num}} 
current_wave_config {Untitled 19}
add_wave {{/project_tb/UUT/coded_address}} 
restart
run 50 ns
run 2650 ns
restart
run 2600 ns
restart
run 2550 ns
step
step
step
restart
run 2450 ns
step
step
step
restart
run 2150 ns
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
close_sim
launch_simulation
source project_tb.tcl
run 2150 ns
run 2150 ns
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
launch_simulation -mode post-synthesis -type functional
source project_tb.tcl
run 2150 ns
run 2150 ns
launch_simulation -mode post-synthesis -type timing
source project_tb.tcl
run 2150 ns
run 2150 ns
launch_runs impl_1 -jobs 2
wait_on_run impl_1
open_run impl_1
create_clock -period 4.000 -name i_clk -waveform {0.000 2.000}
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
close_design
close_design
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
current_sim simulation_21
close_sim
launch_simulation -mode post-synthesis -type functional
source project_tb.tcl
run 4000 ns
launch_runs impl_1 -jobs 2
wait_on_run impl_1
launch_simulation -mode post-implementation -type timing
source project_tb.tcl
run 4000 ns
restart
run 2900 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
run 10 ns
relaunch_sim
run 1900 ns
step
current_sim simulation_20
close_sim
launch_simulation
source project_tb.tcl
run 1900 ns
run 1900 ns
current_sim simulation_24
close_sim
current_sim simulation_25
close_sim
current_sim simulation_23
close_sim
close_sim
close_design
close_design
set_property is_enabled false [get_files  {{C:/Users/Alex/OneDrive - Politecnico di Milano/Università/PoliDesk/Progetto Reti Logiche/tb_pfrl_2020_in_wz.vhd}}]
file mkdir C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd w ]
add_files -fileset sim_1 C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
source project_tb.tcl
run 1900 ns
run all
close_sim
launch_simulation
source project_tb.tcl
run 10 s
run 10 s
step
step
step
restart
run 7 us
close_sim
