<dec f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.h' l='779' type='bool llvm::PPCTargetLowering::SelectAddressRegRegOnly(llvm::SDValue N, llvm::SDValue &amp; Base, llvm::SDValue &amp; Index, llvm::SelectionDAG &amp; DAG) const'/>
<doc f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.h' l='777'>/// SelectAddressRegRegOnly - Given the specified addressed, force it to be
    /// represented as an indexed [r+r] operation.</doc>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelDAGToDAG.cpp' l='267' u='c' c='_ZN12_GLOBAL__N_115PPCDAGToDAGISel17SelectAddrIdxOnlyEN4llvm7SDValueERS2_S3_'/>
<def f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='2710' ll='2738' type='bool llvm::PPCTargetLowering::SelectAddressRegRegOnly(llvm::SDValue N, llvm::SDValue &amp; Base, llvm::SDValue &amp; Index, llvm::SelectionDAG &amp; DAG) const'/>
<doc f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='2708'>/// SelectAddressRegRegOnly - Given the specified addressed, force it to be
/// represented as an indexed [r+r] operation.</doc>
