<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Nexys4.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_SYNPLIFY_MISC" xil_pn:name="MBlaze.ncf"/>
    <file xil_pn:fileType="FILE_NGC" xil_pn:name="MBlaze.ngc">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="PostSynthSim"/>
    </file>
    <file xil_pn:fileType="FILE_MHS" xil_pn:name="MBlaze/MBlaze.mhs" xil_pn:origination="imported" xil_pn:subbranch="FPGAConfiguration">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITINIT_OPT" xil_pn:name="MBlaze/__xps/bitinit.opt" xil_pn:origination="imported" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPS_SIM" xil_pn:name="MBlaze/__xps/ise/MBlaze.xpssim" xil_pn:origination="imported" xil_pn:subbranch="Par">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XPS_SYN" xil_pn:name="MBlaze/__xps/ise/MBlaze.xpssyn" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XPS_UPB" xil_pn:name="MBlaze/__xps/ise/MBlaze.xpsupb" xil_pn:origination="imported" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PLATGEN_OPT" xil_pn:name="MBlaze/__xps/platgen.opt" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XPS_UCF" xil_pn:name="MBlaze/data/MBlaze.ucf" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYNPLIFY_MISC" xil_pn:name="MBlaze_axi4_0_wrapper.ncf"/>
    <file xil_pn:fileType="FILE_NGC" xil_pn:name="MBlaze_axi4_0_wrapper.ngc">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="PostSynthSim"/>
    </file>
    <file xil_pn:fileType="FILE_SYNPLIFY_MISC" xil_pn:name="MBlaze_axi4lite_0_wrapper.ncf"/>
    <file xil_pn:fileType="FILE_NGC" xil_pn:name="MBlaze_axi4lite_0_wrapper.ngc">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="PostSynthSim"/>
    </file>
    <file xil_pn:fileType="FILE_NGC" xil_pn:name="MBlaze_axi_bram_ctrl_0_bram_block_wrapper.ngc">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="PostSynthSim"/>
    </file>
    <file xil_pn:fileType="FILE_NGC" xil_pn:name="MBlaze_axi_bram_ctrl_0_wrapper.ngc">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="PostSynthSim"/>
    </file>
    <file xil_pn:fileType="FILE_NGC" xil_pn:name="MBlaze_axi_gpio_sb_addr_wrapper.ngc">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="PostSynthSim"/>
    </file>
    <file xil_pn:fileType="FILE_NGC" xil_pn:name="MBlaze_axi_gpio_sb_ctrl_wrapper.ngc">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="PostSynthSim"/>
    </file>
    <file xil_pn:fileType="FILE_NGC" xil_pn:name="MBlaze_axi_gpio_sb_data_wrapper.ngc">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="PostSynthSim"/>
    </file>
    <file xil_pn:fileType="FILE_NGC" xil_pn:name="MBlaze_axi_gpio_sb_leds_wrapper.ngc">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="PostSynthSim"/>
    </file>
    <file xil_pn:fileType="FILE_NGC" xil_pn:name="MBlaze_axi_gpio_sb_status_wrapper.ngc">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="PostSynthSim"/>
    </file>
    <file xil_pn:fileType="FILE_NGC" xil_pn:name="MBlaze_axi_gpio_sb_switches_wrapper.ngc">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="PostSynthSim"/>
    </file>
    <file xil_pn:fileType="FILE_SYNPLIFY_MISC" xil_pn:name="MBlaze_clock_generator_0_wrapper.ncf"/>
    <file xil_pn:fileType="FILE_NGC" xil_pn:name="MBlaze_clock_generator_0_wrapper.ngc">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="PostSynthSim"/>
    </file>
    <file xil_pn:fileType="FILE_NGC" xil_pn:name="MBlaze_debug_module_wrapper.ngc">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="PostSynthSim"/>
    </file>
    <file xil_pn:fileType="FILE_NGC" xil_pn:name="MBlaze_microblaze_0_bram_block_wrapper.ngc">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="PostSynthSim"/>
    </file>
    <file xil_pn:fileType="FILE_NGC" xil_pn:name="MBlaze_microblaze_0_d_bram_ctrl_wrapper.ngc">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="PostSynthSim"/>
    </file>
    <file xil_pn:fileType="FILE_SYNPLIFY_MISC" xil_pn:name="MBlaze_microblaze_0_dlmb_wrapper.ncf"/>
    <file xil_pn:fileType="FILE_NGC" xil_pn:name="MBlaze_microblaze_0_dlmb_wrapper.ngc">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="PostSynthSim"/>
    </file>
    <file xil_pn:fileType="FILE_NGC" xil_pn:name="MBlaze_microblaze_0_i_bram_ctrl_wrapper.ngc">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="PostSynthSim"/>
    </file>
    <file xil_pn:fileType="FILE_SYNPLIFY_MISC" xil_pn:name="MBlaze_microblaze_0_ilmb_wrapper.ncf"/>
    <file xil_pn:fileType="FILE_NGC" xil_pn:name="MBlaze_microblaze_0_ilmb_wrapper.ngc">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="PostSynthSim"/>
    </file>
    <file xil_pn:fileType="FILE_SYNPLIFY_MISC" xil_pn:name="MBlaze_microblaze_0_intc_wrapper.ncf"/>
    <file xil_pn:fileType="FILE_NGC" xil_pn:name="MBlaze_microblaze_0_intc_wrapper.ngc">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="PostSynthSim"/>
    </file>
    <file xil_pn:fileType="FILE_SYNPLIFY_MISC" xil_pn:name="MBlaze_microblaze_0_wrapper.ncf"/>
    <file xil_pn:fileType="FILE_NGC" xil_pn:name="MBlaze_microblaze_0_wrapper.ngc">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="PostSynthSim"/>
    </file>
    <file xil_pn:fileType="FILE_NGC" xil_pn:name="MBlaze_proc_sys_reset_0_wrapper.ngc">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="PostSynthSim"/>
    </file>
    <file xil_pn:fileType="FILE_NGC" xil_pn:name="MBlaze_rs232_wrapper.ngc">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="PostSynthSim"/>
    </file>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="tripole_nexys4.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="tripole_nexys4.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="tripole_nexys4.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="tripole_nexys4.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="tripole_nexys4.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="tripole_nexys4.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="tripole_nexys4.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="tripole_nexys4.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="tripole_nexys4.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="tripole_nexys4.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="tripole_nexys4.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="tripole_nexys4.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="tripole_nexys4.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tripole_nexys4.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="tripole_nexys4.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="tripole_nexys4.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="tripole_nexys4.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="tripole_nexys4.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="tripole_nexys4.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="tripole_nexys4.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="tripole_nexys4.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="tripole_nexys4.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="tripole_nexys4.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="tripole_nexys4_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="tripole_nexys4_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="tripole_nexys4_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="tripole_nexys4_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="tripole_nexys4_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="tripole_nexys4_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="tripole_nexys4_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="tripole_nexys4_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="tripole_nexys4_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="tripole_nexys4_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="tripole_nexys4_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="tripole_nexys4_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="tripole_nexys4_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="tripole_nexys4_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="tripole_nexys4_xst.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1475537220" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-7434851167907413474" xil_pn:start_ts="1475537219">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1475537220" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="6281032617620326373" xil_pn:start_ts="1475537220">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1475537220" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1475537220">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1475537220" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="7292660139039963392" xil_pn:start_ts="1475537220">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1475537220" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="3206529612922900429" xil_pn:start_ts="1475537220">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1484258245" xil_pn:in_ck="7903872032447477819" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="836762115856652847" xil_pn:start_ts="1484258238">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="MBlaze.ngc"/>
      <outfile xil_pn:name="MBlaze_axi4_0_wrapper.ncf"/>
      <outfile xil_pn:name="MBlaze_axi4_0_wrapper.ngc"/>
      <outfile xil_pn:name="MBlaze_axi4lite_0_wrapper.ncf"/>
      <outfile xil_pn:name="MBlaze_axi4lite_0_wrapper.ngc"/>
      <outfile xil_pn:name="MBlaze_axi_bram_ctrl_0_bram_block_wrapper.ngc"/>
      <outfile xil_pn:name="MBlaze_axi_bram_ctrl_0_wrapper.ngc"/>
      <outfile xil_pn:name="MBlaze_axi_gpio_sb_addr_wrapper.ngc"/>
      <outfile xil_pn:name="MBlaze_axi_gpio_sb_ctrl_wrapper.ngc"/>
      <outfile xil_pn:name="MBlaze_axi_gpio_sb_data_wrapper.ngc"/>
      <outfile xil_pn:name="MBlaze_axi_gpio_sb_leds_wrapper.ngc"/>
      <outfile xil_pn:name="MBlaze_axi_gpio_sb_status_wrapper.ngc"/>
      <outfile xil_pn:name="MBlaze_axi_gpio_sb_switches_wrapper.ngc"/>
      <outfile xil_pn:name="MBlaze_clock_generator_0_wrapper.ncf"/>
      <outfile xil_pn:name="MBlaze_clock_generator_0_wrapper.ngc"/>
      <outfile xil_pn:name="MBlaze_debug_module_wrapper.ngc"/>
      <outfile xil_pn:name="MBlaze_microblaze_0_bram_block_wrapper.ngc"/>
      <outfile xil_pn:name="MBlaze_microblaze_0_d_bram_ctrl_wrapper.ngc"/>
      <outfile xil_pn:name="MBlaze_microblaze_0_dlmb_wrapper.ncf"/>
      <outfile xil_pn:name="MBlaze_microblaze_0_dlmb_wrapper.ngc"/>
      <outfile xil_pn:name="MBlaze_microblaze_0_i_bram_ctrl_wrapper.ngc"/>
      <outfile xil_pn:name="MBlaze_microblaze_0_ilmb_wrapper.ncf"/>
      <outfile xil_pn:name="MBlaze_microblaze_0_ilmb_wrapper.ngc"/>
      <outfile xil_pn:name="MBlaze_microblaze_0_intc_wrapper.ncf"/>
      <outfile xil_pn:name="MBlaze_microblaze_0_intc_wrapper.ngc"/>
      <outfile xil_pn:name="MBlaze_microblaze_0_wrapper.ncf"/>
      <outfile xil_pn:name="MBlaze_microblaze_0_wrapper.ngc"/>
      <outfile xil_pn:name="MBlaze_proc_sys_reset_0_wrapper.ngc"/>
      <outfile xil_pn:name="MBlaze_rs232_wrapper.ngc"/>
    </transform>
    <transform xil_pn:end_ts="1484256551" xil_pn:in_ck="-249523495940822670" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="-9106941880436341012" xil_pn:start_ts="1484256499">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="tripole_nexys4.lso"/>
      <outfile xil_pn:name="tripole_nexys4.ngc"/>
      <outfile xil_pn:name="tripole_nexys4.ngr"/>
      <outfile xil_pn:name="tripole_nexys4.prj"/>
      <outfile xil_pn:name="tripole_nexys4.stx"/>
      <outfile xil_pn:name="tripole_nexys4.syr"/>
      <outfile xil_pn:name="tripole_nexys4.xst"/>
      <outfile xil_pn:name="tripole_nexys4_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1481833464" xil_pn:in_ck="1087524649951808247" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="3459233859440724277" xil_pn:start_ts="1481833464">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1484258337" xil_pn:in_ck="-8516664678389111075" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="4624918027679944704" xil_pn:start_ts="1484258245">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="MBlaze.ncf"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="tripole_nexys4.bld"/>
      <outfile xil_pn:name="tripole_nexys4.ngd"/>
      <outfile xil_pn:name="tripole_nexys4_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1484258532" xil_pn:in_ck="-3527324143646638777" xil_pn:name="TRANEXT_map_virtex7" xil_pn:prop_ck="-2543691145936091892" xil_pn:start_ts="1484258337">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="tripole_nexys4.pcf"/>
      <outfile xil_pn:name="tripole_nexys4_map.map"/>
      <outfile xil_pn:name="tripole_nexys4_map.mrp"/>
      <outfile xil_pn:name="tripole_nexys4_map.ncd"/>
      <outfile xil_pn:name="tripole_nexys4_map.ngm"/>
      <outfile xil_pn:name="tripole_nexys4_map.xrpt"/>
      <outfile xil_pn:name="tripole_nexys4_summary.xml"/>
      <outfile xil_pn:name="tripole_nexys4_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1484258881" xil_pn:in_ck="3484351488889231328" xil_pn:name="TRANEXT_par_virtex5" xil_pn:prop_ck="-2283627392121029586" xil_pn:start_ts="1484258532">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="tripole_nexys4.ncd"/>
      <outfile xil_pn:name="tripole_nexys4.pad"/>
      <outfile xil_pn:name="tripole_nexys4.par"/>
      <outfile xil_pn:name="tripole_nexys4.ptwx"/>
      <outfile xil_pn:name="tripole_nexys4.unroutes"/>
      <outfile xil_pn:name="tripole_nexys4.xpi"/>
      <outfile xil_pn:name="tripole_nexys4_pad.csv"/>
      <outfile xil_pn:name="tripole_nexys4_pad.txt"/>
      <outfile xil_pn:name="tripole_nexys4_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1484258993" xil_pn:in_ck="-2554244153965442548" xil_pn:name="TRANEXT_bitFile_virtex7" xil_pn:prop_ck="-8509111891294559600" xil_pn:start_ts="1484258881">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="tripole_nexys4.bgn"/>
      <outfile xil_pn:name="tripole_nexys4.bit"/>
      <outfile xil_pn:name="tripole_nexys4.drc"/>
      <outfile xil_pn:name="tripole_nexys4.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1475538132" xil_pn:in_ck="-8853679310447055919" xil_pn:name="TRAN_exportToSDK" xil_pn:prop_ck="4296800" xil_pn:start_ts="1475538094">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1484258881" xil_pn:in_ck="-3527324143646638909" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416184" xil_pn:start_ts="1484258846">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="tripole_nexys4.twr"/>
      <outfile xil_pn:name="tripole_nexys4.twx"/>
    </transform>
    <transform xil_pn:name="TRAN_exportToSDKnobit">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
    </transform>
  </transforms>

</generated_project>
