LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.all;
USE  IEEE.STD_LOGIC_ARITH.all;
USE  IEEE.STD_LOGIC_UNSIGNED.all;

entity lfsr is 
port (clk, enable : in std_logic;
		num : out std_logic_vector(6 downto 0));
end lfsr;