Verilator Tree Dump (format 0x3900) from <e338> to <e397>
     NETLIST 0x555556188f80 <e1> {a0aa}  $root [1ps/1ps]
    1: MODULE 0x5555561a2430 <e222> {c1ai}  __024root  L1 [P] [1ps]
    1:1: CELLINLINE 0x55555619c620 <e339#> {c1ai}  SubCounter -> SubCounter [scopep=0]
    1:2: VAR 0x5555561a26b0 <e226> {c2al} @dt=0x5555561a10a0@(G/w1)  clk [PI] INPUT [P] [VSTATIC]  PORT
    1:2: VAR 0x5555561a2a50 <e231> {c3al} @dt=0x5555561a10a0@(G/w1)  en [PI] INPUT [P] [VSTATIC]  PORT
    1:2: VAR 0x5555561a2df0 <e237> {c4aw} @dt=0x555556197690@(G/w3)  out_q [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x5555561a9690 <e348#> {c2al} @dt=0x5555561a10a0@(G/w1)
    1:2:1: VARREF 0x5555561a9570 <e345#> {c2al} @dt=0x5555561a10a0@(G/w1)  clk [RV] <- VAR 0x5555561a26b0 <e226> {c2al} @dt=0x5555561a10a0@(G/w1)  clk [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2: VARREF 0x5555561a9450 <e346#> {c2al} @dt=0x5555561a10a0@(G/w1)  clk [LV] => VAR 0x5555561a83f0 <e368#> {c2al} @dt=0x5555561a10a0@(G/w1)  SubCounter__DOT__clk [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x5555561a9990 <e357#> {c3al} @dt=0x5555561a10a0@(G/w1)
    1:2:1: VARREF 0x5555561a9870 <e354#> {c3al} @dt=0x5555561a10a0@(G/w1)  en [RV] <- VAR 0x5555561a2a50 <e231> {c3al} @dt=0x5555561a10a0@(G/w1)  en [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2: VARREF 0x5555561a9750 <e355#> {c3al} @dt=0x5555561a10a0@(G/w1)  en [LV] => VAR 0x5555561a8570 <e139> {c3al} @dt=0x5555561a10a0@(G/w1)  SubCounter__DOT__en [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x5555561a9c90 <e366#> {c4aw} @dt=0x555556197690@(G/w3)
    1:2:1: VARREF 0x5555561a9b70 <e363#> {c4aw} @dt=0x555556197690@(G/w3)  out_q [RV] <- VAR 0x5555561a2df0 <e237> {c4aw} @dt=0x555556197690@(G/w3)  out_q [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2: VARREF 0x5555561a9a50 <e364#> {c4aw} @dt=0x555556197690@(G/w3)  out_q [LV] => VAR 0x5555561a86f0 <e147> {c4aw} @dt=0x555556197690@(G/w3)  SubCounter__DOT__out_q [VSTATIC]  PORT
    1:2: VAR 0x5555561a83f0 <e368#> {c2al} @dt=0x5555561a10a0@(G/w1)  SubCounter__DOT__clk [VSTATIC]  PORT
    1:2: VAR 0x5555561a8570 <e139> {c3al} @dt=0x5555561a10a0@(G/w1)  SubCounter__DOT__en [VSTATIC]  PORT
    1:2: VAR 0x5555561a86f0 <e147> {c4aw} @dt=0x555556197690@(G/w3)  SubCounter__DOT__out_q [VSTATIC]  PORT
    1:2: ALWAYS 0x5555561a8870 <e76> {c6af}
    1:2:1: SENTREE 0x5555561a8930 <e85> {c6am}
    1:2:1:1: SENITEM 0x5555561a89f0 <e41> {c6ao} [POS]
    1:2:1:1:1: VARREF 0x5555561a8ab0 <e148> {c6aw} @dt=0x5555561a10a0@(G/w1)  clk [RV] <- VAR 0x5555561a26b0 <e226> {c2al} @dt=0x5555561a10a0@(G/w1)  clk [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2: ASSIGNDLY 0x5555561a8bd0 <e336> {c7ax} @dt=0x555556197690@(G/w3)
    1:2:2:1: COND 0x5555561a8c90 <e327> {c7bg} @dt=0x555556197690@(G/w3)
    1:2:2:1:1: VARREF 0x5555561a8e70 <e323> {c7an} @dt=0x5555561a10a0@(G/w1)  en [RV] <- VAR 0x5555561a2a50 <e231> {c3al} @dt=0x5555561a10a0@(G/w1)  en [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:1:2: SUB 0x5555561a8d50 <e324> {c7bg} @dt=0x555556197690@(G/w3)
    1:2:2:1:2:1: VARREF 0x5555561a8f90 <e299> {c7ba} @dt=0x555556197690@(G/w3)  out_q [RV] <- VAR 0x5555561a2df0 <e237> {c4aw} @dt=0x555556197690@(G/w3)  out_q [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:1:2:2: CONST 0x5555561a90b0 <e312> {c7bg} @dt=0x555556197690@(G/w3)  3'h1
    1:2:2:1:3: CONST 0x5555561a91f0 <e325> {c8ax} @dt=0x555556197690@(G/w3)  3'h0
    1:2:2:2: VARREF 0x5555561a9330 <e149> {c7ar} @dt=0x555556197690@(G/w3)  out_q [LV] => VAR 0x5555561a2df0 <e237> {c4aw} @dt=0x555556197690@(G/w3)  out_q [PO] OUTPUT [P] [VSTATIC]  PORT
    3: TYPETABLE 0x555556189620 <e2> {a0aa}
		detailed  ->  BASICDTYPE 0x5555561a10a0 <e130> {c2al} @dt=this@(G/w1)  logic [GENERIC] kwd=logic
		detailed  ->  BASICDTYPE 0x555556197690 <e146> {c4am} @dt=this@(G/w3)  logic [GENERIC] kwd=logic range=[2:0]
		detailed  ->  BASICDTYPE 0x5555561a1260 <e154> {c7bg} @dt=this@(G/w32)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x55555619fec0 <e212> {c7bi} @dt=this@(G/sw32)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555556197010 <e26> {c4ar} @dt=this@(sw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5555561973b0 <e31> {c4at} @dt=this@(sw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555556196700 <e126> {c2al} @dt=this@(w1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x5555561a10a0 <e130> {c2al} @dt=this@(G/w1)  logic [GENERIC] kwd=logic
    3:1: BASICDTYPE 0x555556196a50 <e133> {c3al} @dt=this@(w1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x555556197690 <e146> {c4am} @dt=this@(G/w3)  logic [GENERIC] kwd=logic range=[2:0]
    3:1: BASICDTYPE 0x5555561a1260 <e154> {c7bg} @dt=this@(G/w32)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5555561a1630 <e170> {c7bg} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5555561a1930 <e184> {c7bg} @dt=this@(w3)  logic kwd=logic range=[2:0]
    3:1: BASICDTYPE 0x5555561a1b70 <e192> {c8au} @dt=this@(sw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55555619fec0 <e212> {c7bi} @dt=this@(G/sw32)  logic [GENERIC] kwd=logic range=[31:0]
    3: CONSTPOOL 0x5555561897d0 <e6> {a0aa}
    3:1: MODULE 0x555556189960 <e4> {a0aa} u1=0x1  @CONST-POOL@  L0 [NONE]
    3:1:2: SCOPE 0x555556189aa0 <e5> {a0aa}  @CONST-POOL@ [abovep=0] [cellp=0] [modp=0x555556189960]
