# -----------------------------------------------------------------------
# Last updated: 03/29/23
# Created By: Ken H
# Design Configuration File
# Comments:
# 1) The Intel GPIO libraries are still incomplete for the TT analysis.
#    Final integrator must remember to obtain the real TT libraries.
#    Examine all comments with WARNING as a result.
# 2) Top/bottom margin is potentially very inefficient if Q1/Q2 are not
#    fully utilized.
# -----------------------------------------------------------------------

# Set generic namespace values.

# Set hierarchical settings
vlsi.inputs.hierarchical:
  mode: hierarchical
  top_module: ChipTop
  config_source: manual
  manual_modules:
    - ChipTop:
      - RocketTile

  # Constrain ChipTop
  constraints:
    - ChipTop:
      - vlsi.inputs.power_spec_mode: "manual"
      - vlsi.inputs.power_spec_type: "cpf"
      - vlsi.inputs.power_spec_contents: "specs/cpf/ChipTop.cpf"
      - vlsi.inputs.power_spec_contents_meta: transclude
      - par.blockage_spacing: 2.7
      ## Check the name of VDD and VSS with the intel process names (if it is vcc, ...)
      ## --> VDD and GND (vlsi/hammer-intech22-plugin/hammer/intech22/intech22.tech.json)
      ## Later, add real pins (in cpf)
      - vlsi.inputs.supplies.power: [{name: "VCC", pin: "VDD"}]
      - vlsi.inputs.supplies.ground: [{name: "VSS", pin: "GND"}]
      - vlsi.inputs.clocks: [
          {name: "clock_clock", port: "clock_clock", period: "1.25ns", uncertainty: "0.13ns"},
          {name: "jtag_TCK", port: "jtag_TCK", period: "200ns", uncertainty: "0.13ns"},
          {name: "serial_tl_clock", port: "serial_tl_clock", period: "1.25ns", uncertainty: "0.13ns"},

          {name: "selector_tile_0_clock", path: "[get_pins hpin:ChipTop/system/prci_ctrl_domain/clockSelector/auto_clock_out_member_allClocks_tileClockGroup_tile_0_clock]", period: "1.25ns", uncertainty: "0.13ns"},

          {name: "divider_tile_0_clock", path: "[get_pins hpin:ChipTop/system/prci_ctrl_domain/clockDivider/auto_clock_out_member_allClocks_tileClockGroup_tile_0_clock]", period: "1.25ns", uncertainty: "0.13ns"},

          {name: "selector_uncore_clock", path: "[get_pins hpin:ChipTop/system/prci_ctrl_domain/clockSelector/auto_clock_out_member_allClocks_uncore_clock]", period: "1.25ns", uncertainty: "0.13ns"},
          # {name: "selector_fbus_clock", path: "[get_pins hpin:ChipTop/system/prci_ctrl_domain/clockSelector/auto_clock_out_member_allClocks_fbus_clock]", period: "1.25ns", uncertainty: "0.13ns"},

          {name: "divider_uncore_clock", path: "[get_pins hpin:ChipTop/system/prci_ctrl_domain/clockDivider/auto_clock_out_member_allClocks_uncore_clock]", period: "1.25ns", uncertainty: "0.13ns"},
          #  {name: "divider_fbus_clock", path: "[get_pins hpin:ChipTop/system/prci_ctrl_domain/clockDivider/auto_clock_out_member_allClocks_fbus_clock]", period: "1.25ns", uncertainty: "0.13ns"},

          #uart ? do we need it
          {name: "uart_domain", path: "[get_pins hpin:ChipTop/system/uartClockDomainWrapper/auto_clock_in_clock]", period: "1.25ns", uncertainty: "0.13ns"},

          # tile prci domains after clock gate
          {name: "tile_0_clock", path: "[get_pins hpin:ChipTop/system/prci_ctrl_domain/clock_gater/auto_clock_gater_out_member_allClocks_tileClockGroup_tile_0_clock]", period: "1.25ns", uncertainty: "0.13ns"},

          {name: "uncore_clock", path: "[get_pins hpin:ChipTop/system/prci_ctrl_domain/clock_gater/auto_clock_gater_out_member_allClocks_uncore_clock]", period: "1.25ns", uncertainty: "0.13ns"},
          #  {name: "fbus_clock", path: "[get_pins hpin:ChipTop/system/prci_ctrl_domain/clock_gater/auto_clock_gater_out_member_allClocks_fbus_clock]", period: "1.25ns", uncertainty: "0.13ns"},

          # debug mux
          # {name: "debug_mux_0", path: "[get_pins hpin:ChipTop/system/clockSelector/debug_mux/io_clocksIn_0]", period: "10ns", uncertainty: "0.1ns"},
          # {name: "debug_mux_1", path: "[get_pins hpin:ChipTop/system/clockSelector/debug_mux/io_clocksIn_0]", period: "10ns", uncertainty: "0.1ns"},
          # {name: "debug_mux_2", path: "[get_pins hpin:ChipTop/system/clockSelector/debug_mux/io_clocksIn_0]", period: "10ns", uncertainty: "0.1ns"},
          # {name: "debug_mux_3", path: "[get_pins hpin:ChipTop/system/clockSelector/debug_mux/io_clocksIn_0]", period: "10ns", uncertainty: "0.1ns"},

      ]

          #- {name: "tile_1_clock", path: "[get_pins hpin:ChipTop/system/prci_ctrl_domain/clockSelector_auto_clock_out_member_allClocks_tileClockGroup_tile_1_clock]", period: "5ns", uncertainty: "0.13ns"}

      - vlsi.inputs.pin_mode: none
      - vlsi.inputs.custom_sdc_constraints: [
        # false path
        "set_false_path -from reset",
        "set_false_path -from custom_boot",
        "set_false_path -from uart_0_txd",
        "set_false_path -from uart_0_rxd"
      ]
    - RocketTile:
      - vlsi.inputs.pin_mode: generated
      - vlsi.inputs.pin.generate_mode: semi_auto
      - vlsi.inputs.pin.assignments: [{pins: "*", layers: ["m4", "m6"], side: "left"}]
      - vlsi.inputs.power_spec_mode: "manual"
      - vlsi.inputs.power_spec_type: "cpf"
      - vlsi.inputs.power_spec_contents: "specs/cpf/ChipTop.cpf"
      - vlsi.inputs.power_spec_contents_meta: transclude
      - vlsi.inputs.supplies.power: [{name: "VCC", pin: "VDD"}]
      - vlsi.inputs.clocks:
        - {name: "clock", period: "1.25ns", uncertainty: "0.13ns"}
      ## Copy everything under ChipTop here - done
      ## Adding par power strap constraints below
      - par.generate_power_straps_options.by_tracks.strap_layers: [m3, m4, m5, m6, m7, m8]
      - par.generate_power_straps_options.by_tracks.pin_layers: [m8]
      - vlsi.inputs.delays: [
        { name: "reset", direction: "input", clock: "clock", delay: "300ps" },
        { name: "auto_buffer_out_a_ready", direction: "input", clock: "clock", delay: "300ps" },
        { name: "auto_buffer_out_b_valid", direction: "input", clock: "clock", delay: "300ps" },
        { name: "auto_buffer_out_b_bits_*", direction: "input", clock: "clock", delay: "300ps" },
        { name: "auto_buffer_out_c_ready", direction: "input", clock: "clock", delay: "300ps" },
        { name: "auto_buffer_out_d_valid", direction: "input", clock: "clock", delay: "300ps" },
        { name: "auto_buffer_out_d_bits_*", direction: "input", clock: "clock", delay: "300ps" },
        { name: "auto_buffer_out_e_ready", direction: "input", clock: "clock", delay: "300ps" },
        { name: "auto_int_local_in_3_0", direction: "input", clock: "clock", delay: "300ps" },
        { name: "auto_int_local_in_2_0", direction: "input", clock: "clock", delay: "300ps" },
        { name: "auto_int_local_in_1_0", direction: "input", clock: "clock", delay: "300ps" },
        { name: "auto_int_local_in_1_1", direction: "input", clock: "clock", delay: "300ps" },
        { name: "auto_int_local_in_0_0", direction: "input", clock: "clock", delay: "300ps" },
        { name: "auto_hartid_in", direction: "input", clock: "clock", delay: "300ps" },
        { name: "auto_buffer_out_a_valid", direction: "output", clock: "clock", delay: "300ps" },
        { name: "auto_buffer_out_a_bits_*", direction: "output", clock: "clock", delay: "300ps" },
        { name: "auto_buffer_out_b_ready", direction: "output", clock: "clock", delay: "300ps" },
        { name: "auto_buffer_out_c_valid", direction: "output", clock: "clock", delay: "300ps" },
        { name: "auto_buffer_out_c_bits_*", direction: "output", clock: "clock", delay: "300ps" },
        { name: "auto_buffer_out_d_ready", direction: "output", clock: "clock", delay: "300ps" },
        { name: "auto_buffer_out_e_valid", direction: "output", clock: "clock", delay: "300ps" },
        { name: "auto_buffer_out_e_bits_*", direction: "output", clock: "clock", delay: "300ps" },
        { name: "auto_wfi_out_0", direction: "output", clock: "clock", delay: "300ps" },

      ]
# Set hierarchical manual placements
  manual_placement_constraints_meta: append
  manual_placement_constraints:
    # Set top-level

    - ChipTop:
      - {path: ChipTop, type: toplevel, x: 0, y: 0, width: 3924.72, height: 4084.92, margins: {left: 17.28, right: 17.28, top: 18.9, bottom: 18.9}}

      - {path: ChipTop/UROBS, x: 3847.5, y: 4009.3045, width: 60.48, height: 57.42, type: obstruction, obs_types: ["place", "route", "power"], layers: [m1, m2, m3, m4, m5, m6, m7, m8]}
      - {path: ChipTop/UROBS2, x: 16.74, y: 18.18, width: 60.48, height: 57.4355, type: obstruction, obs_types: ["place", "route", "power"], layers: [m1, m2, m3, m4, m5, m6, m7, m8]}

      # RocketTile placement
      # X = 1000.08 (LPDDR) + 1.296 (padding) + 1000.08 (L2) + 1.296 (padding) = 2002.752
      #   (which then becomes: 2002.752 + 1860.192 (RT width) + 1.296 (padding) + 60.48 (top-right PRS obstruct) = 3924.72 (chip width)
      # OLD XVAL: 1949.4
      # Y = 18.9 (die ring bottom) + 1.26 (padding) = 20.16
      #   (which then becomes: 20.16 + 2002.41 (RT height) + 1.26 (padding) + 2002.41 (another RT height) + 1.26 (padding) + 57.42 (top-right PRS obstruct) = 4084.92
      - {path: ChipTop/system/tile_prci_domain/tile_reset_domain_tile, x: 2002.752, y: 20.16, type: hardmacro}

      # below sram properties: width: 247.148, height: 117.54, sram: ip224uhdlp1p11rf_4096x64m4b2c1s0_t0r0p0d0a1m1h, x_end: 1247.508, y_end: 217.89
      - {path: ChipTop/system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/bankedStore/cc_banks_15/cc_banks_0_ext/mem_0_0, type: hardmacro, x: 1000.188, y: 100.17}
      # below sram properties: width: 247.148, height: 117.54, sram: ip224uhdlp1p11rf_4096x64m4b2c1s0_t0r0p0d0a1m1h, x_end: 1247.508, y_end: 335.52
      - {path: ChipTop/system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/bankedStore/cc_banks_14/cc_banks_0_ext/mem_0_0, type: hardmacro, x: 1000.188, y: 217.8}
      # below sram properties: width: 247.148, height: 117.54, sram: ip224uhdlp1p11rf_4096x64m4b2c1s0_t0r0p0d0a1m1h, x_end: 1247.508, y_end: 453.15
      - {path: ChipTop/system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/bankedStore/cc_banks_13/cc_banks_0_ext/mem_0_0, type: hardmacro, x: 1000.188, y: 335.43}
      # below sram properties: width: 247.148, height: 117.54, sram: ip224uhdlp1p11rf_4096x64m4b2c1s0_t0r0p0d0a1m1h, x_end: 1247.508, y_end: 570.78
      - {path: ChipTop/system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/bankedStore/cc_banks_12/cc_banks_0_ext/mem_0_0, type: hardmacro, x: 1000.188, y: 453.06}
      # below sram properties: width: 247.148, height: 117.54, sram: ip224uhdlp1p11rf_4096x64m4b2c1s0_t0r0p0d0a1m1h, x_end: 1247.508, y_end: 688.41
      - {path: ChipTop/system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/bankedStore/cc_banks_11/cc_banks_0_ext/mem_0_0, type: hardmacro, x: 1000.188, y: 570.69}
      # below sram properties: width: 247.148, height: 117.54, sram: ip224uhdlp1p11rf_4096x64m4b2c1s0_t0r0p0d0a1m1h, x_end: 1247.508, y_end: 806.04
      - {path: ChipTop/system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/bankedStore/cc_banks_10/cc_banks_0_ext/mem_0_0, type: hardmacro, x: 1000.188, y: 688.32}
      # below sram properties: width: 247.148, height: 117.54, sram: ip224uhdlp1p11rf_4096x64m4b2c1s0_t0r0p0d0a1m1h, x_end: 1247.508, y_end: 923.67
      - {path: ChipTop/system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/bankedStore/cc_banks_9/cc_banks_0_ext/mem_0_0, type: hardmacro, x: 1000.188, y: 805.95}
      # below sram properties: width: 247.148, height: 117.54, sram: ip224uhdlp1p11rf_4096x64m4b2c1s0_t0r0p0d0a1m1h, x_end: 1247.508, y_end: 1041.3
      - {path: ChipTop/system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/bankedStore/cc_banks_8/cc_banks_0_ext/mem_0_0, type: hardmacro, x: 1000.188, y: 923.58}
      # below sram properties: width: 247.148, height: 117.54, sram: ip224uhdlp1p11rf_4096x64m4b2c1s0_t0r0p0d0a1m1h, x_end: 1494.72, y_end: 217.89
      - {path: ChipTop/system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/bankedStore/cc_banks_7/cc_banks_0_ext/mem_0_0, type: hardmacro, x: 1247.4, y: 100.17}
      # below sram properties: width: 247.148, height: 117.54, sram: ip224uhdlp1p11rf_4096x64m4b2c1s0_t0r0p0d0a1m1h, x_end: 1494.72, y_end: 335.52
      - {path: ChipTop/system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/bankedStore/cc_banks_6/cc_banks_0_ext/mem_0_0, type: hardmacro, x: 1247.4, y: 217.8}
      # below sram properties: width: 247.148, height: 117.54, sram: ip224uhdlp1p11rf_4096x64m4b2c1s0_t0r0p0d0a1m1h, x_end: 1494.72, y_end: 453.15
      - {path: ChipTop/system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/bankedStore/cc_banks_5/cc_banks_0_ext/mem_0_0, type: hardmacro, x: 1247.4, y: 335.43}
      # below sram properties: width: 247.148, height: 117.54, sram: ip224uhdlp1p11rf_4096x64m4b2c1s0_t0r0p0d0a1m1h, x_end: 1494.72, y_end: 570.78
      - {path: ChipTop/system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/bankedStore/cc_banks_4/cc_banks_0_ext/mem_0_0, type: hardmacro, x: 1247.4, y: 453.06}
      # below sram properties: width: 247.148, height: 117.54, sram: ip224uhdlp1p11rf_4096x64m4b2c1s0_t0r0p0d0a1m1h, x_end: 1494.72, y_end: 688.41
      - {path: ChipTop/system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/bankedStore/cc_banks_3/cc_banks_0_ext/mem_0_0, type: hardmacro, x: 1247.4, y: 570.69}
      # below sram properties: width: 247.148, height: 117.54, sram: ip224uhdlp1p11rf_4096x64m4b2c1s0_t0r0p0d0a1m1h, x_end: 1494.72, y_end: 806.04
      - {path: ChipTop/system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/bankedStore/cc_banks_2/cc_banks_0_ext/mem_0_0, type: hardmacro, x: 1247.4, y: 688.32}
      # below sram properties: width: 247.148, height: 117.54, sram: ip224uhdlp1p11rf_4096x64m4b2c1s0_t0r0p0d0a1m1h, x_end: 1494.72, y_end: 923.67
      - {path: ChipTop/system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/bankedStore/cc_banks_1/cc_banks_0_ext/mem_0_0, type: hardmacro, x: 1247.4, y: 805.95}
      # below sram properties: width: 247.148, height: 117.54, sram: ip224uhdlp1p11rf_4096x64m4b2c1s0_t0r0p0d0a1m1h, x_end: 1494.72, y_end: 1041.3
      - {path: ChipTop/system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/bankedStore/cc_banks_0/cc_banks_0_ext/mem_0_0, type: hardmacro, x: 1247.4, y: 923.58}
      # below sram properties: width: 79.1, height: 88.38, sram: ip224uhdlp1p11rf_1024x46m4b2c1s1_t0r0p0d0a1m1h, x_end: 1623.996, y_end: 659.34
      - {path: ChipTop/system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/directory/cc_dir/cc_dir_ext/mem_0_0, type: hardmacro, x: 1544.724, y: 570.78}
      # below sram properties: width: 79.1, height: 88.38, sram: ip224uhdlp1p11rf_1024x46m4b2c1s1_t0r0p0d0a1m1h, x_end: 1623.996, y_end: 747.81
      - {path: ChipTop/system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/directory/cc_dir/cc_dir_ext/mem_0_1, type: hardmacro, x: 1544.724, y: 659.25}
      # below sram properties: width: 79.1, height: 88.38, sram: ip224uhdlp1p11rf_1024x46m4b2c1s1_t0r0p0d0a1m1h, x_end: 1703.16, y_end: 659.34
      - {path: ChipTop/system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/directory/cc_dir/cc_dir_ext/mem_0_2, type: hardmacro, x: 1623.888, y: 570.78}
      # below sram properties: width: 79.1, height: 88.38, sram: ip224uhdlp1p11rf_1024x46m4b2c1s1_t0r0p0d0a1m1h, x_end: 1703.16, y_end: 747.81
      - {path: ChipTop/system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/directory/cc_dir/cc_dir_ext/mem_0_3, type: hardmacro, x: 1623.888, y: 659.25}


      # PAIR MUST BE PLACED IN ChipTop.
      - {path: ChipTop/DICCD0, type: hardmacro, master: "fdk22tic4m1_diccd_cont", create_physical: true, x: 1308.312,   y: 1361.7, top_layer: m6}
      - {path: ChipTop/DICREG0, type: hardmacro, master: "fdk22tic4m1_dicreg_cont", create_physical: true, x: 1357.992,   y: 1361.7, top_layer: m6}
      # PAIR MUST BE PLACED IN ChipTop.
      - {path: ChipTop/DICCD1, type: hardmacro, master: "fdk22tic4m1_diccd_cont", create_physical: true, x: 1308.312,   y: 2723.4, top_layer: m6}
      - {path: ChipTop/DICREG1, type: hardmacro, master: "fdk22tic4m1_dicreg_cont", create_physical: true, x: 1357.992,   y: 2723.4, top_layer: m6}
      # PAIR MUST BE PLACED IN ChipTop.
      - {path: ChipTop/DICCD3, type: hardmacro, master: "fdk22tic4m1_diccd_cont", create_physical: true, x: 2616.624,   y: 2723.4, top_layer: m6}
      - {path: ChipTop/DICREG3, type: hardmacro, master: "fdk22tic4m1_dicreg_cont", create_physical: true, x: 2666.304,   y: 2723.4, top_layer: m6}


      # Set DR construct
      - {path: ChipTop/die_ring, type: overlap, master: "uni2_4x4_c4_er_edm_prs_top", x: 0, y: 0, create_physical: true}
      # Set IO constructs for Q3
      #- {path: ChipTop/corner_q3_io, type: hardmacro, master: "hl_corner_io", x: 17.28, y: 18.9, top_layer: gmb}
      #- {path: ChipTop/west_io_q3_0, type: hardmacro, master: "hl_4slice_west_io", x: 17.28, y: 595.98, top_layer: gmb}
      #- {path: ChipTop/west_io_q3_1, type: hardmacro, master: "hl_4slice_west_io", x: 17.28, y: 752.22, top_layer: gmb}
      #- {path: ChipTop/west_io_q3_2, type: hardmacro, master: "hl_4slice_west_io", x: 17.28, y: 908.46, top_layer: gmb}
      #- {path: ChipTop/west_io_q3_3, type: hardmacro, master: "hl_4slice_west_io", x: 17.28, y: 1064.7, top_layer: gmb}
      #- {path: ChipTop/west_io_q3_4, type: hardmacro, master: "hl_4slice_west_io", x: 17.28, y: 1220.94, top_layer: gmb}
      #- {path: ChipTop/west_io_q3_5, type: hardmacro, master: "hl_4slice_west_io", x: 17.28, y: 1377.18, top_layer: gmb}
      #- {path: ChipTop/west_io_q3_6, type: hardmacro, master: "hl_4slice_west_io", x: 17.28, y: 1533.42, top_layer: gmb}
      #- {path: ChipTop/west_io_q3_7, type: hardmacro, master: "hl_4slice_west_io", x: 17.28, y: 1689.66, top_layer: gmb}
      #- {path: ChipTop/west_io_q3_8, type: hardmacro, master: "hl_4slice_west_io", x: 17.28, y: 1845.9, top_layer: gmb}
      #- {path: ChipTop/south_io_q3_0, type: hardmacro, master: "hl_8slice_south_io", x: 518.832, y: 18.9, top_layer: gmb}
      #- {path: ChipTop/south_io_q3_1, type: hardmacro, master: "hl_8slice_south_io", x: 674.784, y: 18.9, top_layer: gmb}
      #- {path: ChipTop/south_io_q3_2, type: hardmacro, master: "hl_8slice_south_io", x: 830.736, y: 18.9, top_layer: gmb}
      #- {path: ChipTop/south_io_q3_3, type: hardmacro, master: "hl_8slice_south_io", x: 986.688, y: 18.9, top_layer: gmb}
      #- {path: ChipTop/south_io_q3_4, type: hardmacro, master: "hl_8slice_south_io", x: 1142.64, y: 18.9, top_layer: gmb}
      #- {path: ChipTop/south_io_q3_5, type: hardmacro, master: "hl_8slice_south_io", x: 1298.59, y: 18.9, top_layer: gmb}
      #- {path: ChipTop/south_io_q3_6, type: hardmacro, master: "hl_8slice_south_io", x: 1454.54, y: 18.9, top_layer: gmb}
      #- {path: ChipTop/south_io_q3_7, type: hardmacro, master: "hl_8slice_south_io", x: 1610.5, y: 18.9, top_layer: gmb}
      #- {path: ChipTop/south_io_q3_8, type: hardmacro, master: "hl_8slice_south_io", x: 1766.45, y: 18.9, top_layer: gmb}




    - RocketTile:

      - {path: RocketTile, type: toplevel, x: 0, y: 0, width: 1860.192, height: 2002.41, margins: {left: 0, right: 0, top: 0, bottom: 0}}

      # PAIR MUST BE PLACED IN RocketTile (assumed to be at: (2002.752,20.16)).
      # EXPECTED ABSOLUTE PLACEMENT: CD : (2616.624, 1361.7)
      # EXPECTED ABSOLUTE PLACEMENT: REG: (2666.304, 1361.7)
      - {path: ChipTop/DICCD2, type: hardmacro, master: "fdk22tic4m1_diccd_cont", create_physical: true, x: 613.872,   y: 1341.54, top_layer: m6}
      - {path: ChipTop/DICREG2, type: hardmacro, master: "fdk22tic4m1_dicreg_cont", create_physical: true, x: 663.552,   y: 1341.54, top_layer: m6}

      # below sram properties: width: 47.996, height: 16.38, sram: ip224rfsbhpm1r1w128x8m1, x_end: 198.288, y_end: 26.73
      - {path: RocketTile/compress_accel_decompressor/command_expander/MEM_31/MEM_ext/mem_0_0, type: hardmacro, x: 150.12, y: 10.17}
      # below sram properties: width: 47.996, height: 16.38, sram: ip224rfsbhpm1r1w128x8m1, x_end: 198.288, y_end: 43.2
      - {path: RocketTile/compress_accel_decompressor/command_expander/MEM_30/MEM_ext/mem_0_0, type: hardmacro, x: 150.12, y: 26.64}
      # below sram properties: width: 47.996, height: 16.38, sram: ip224rfsbhpm1r1w128x8m1, x_end: 198.288, y_end: 59.67
      - {path: RocketTile/compress_accel_decompressor/command_expander/MEM_29/MEM_ext/mem_0_0, type: hardmacro, x: 150.12, y: 43.11}
      # below sram properties: width: 47.996, height: 16.38, sram: ip224rfsbhpm1r1w128x8m1, x_end: 198.288, y_end: 76.14
      - {path: RocketTile/compress_accel_decompressor/command_expander/MEM_28/MEM_ext/mem_0_0, type: hardmacro, x: 150.12, y: 59.58}
      # below sram properties: width: 47.996, height: 16.38, sram: ip224rfsbhpm1r1w128x8m1, x_end: 246.348, y_end: 26.73
      - {path: RocketTile/compress_accel_decompressor/command_expander/MEM_27/MEM_ext/mem_0_0, type: hardmacro, x: 198.18, y: 10.17}
      # below sram properties: width: 47.996, height: 16.38, sram: ip224rfsbhpm1r1w128x8m1, x_end: 246.348, y_end: 43.2
      - {path: RocketTile/compress_accel_decompressor/command_expander/MEM_26/MEM_ext/mem_0_0, type: hardmacro, x: 198.18, y: 26.64}
      # below sram properties: width: 47.996, height: 16.38, sram: ip224rfsbhpm1r1w128x8m1, x_end: 246.348, y_end: 59.67
      - {path: RocketTile/compress_accel_decompressor/command_expander/MEM_25/MEM_ext/mem_0_0, type: hardmacro, x: 198.18, y: 43.11}
      # below sram properties: width: 47.996, height: 16.38, sram: ip224rfsbhpm1r1w128x8m1, x_end: 246.348, y_end: 76.14
      - {path: RocketTile/compress_accel_decompressor/command_expander/MEM_24/MEM_ext/mem_0_0, type: hardmacro, x: 198.18, y: 59.58}
      # below sram properties: width: 47.996, height: 16.38, sram: ip224rfsbhpm1r1w128x8m1, x_end: 294.408, y_end: 26.73
      - {path: RocketTile/compress_accel_decompressor/command_expander/MEM_23/MEM_ext/mem_0_0, type: hardmacro, x: 246.24, y: 10.17}
      # below sram properties: width: 47.996, height: 16.38, sram: ip224rfsbhpm1r1w128x8m1, x_end: 294.408, y_end: 43.2
      - {path: RocketTile/compress_accel_decompressor/command_expander/MEM_22/MEM_ext/mem_0_0, type: hardmacro, x: 246.24, y: 26.64}
      # below sram properties: width: 47.996, height: 16.38, sram: ip224rfsbhpm1r1w128x8m1, x_end: 294.408, y_end: 59.67
      - {path: RocketTile/compress_accel_decompressor/command_expander/MEM_21/MEM_ext/mem_0_0, type: hardmacro, x: 246.24, y: 43.11}
      # below sram properties: width: 47.996, height: 16.38, sram: ip224rfsbhpm1r1w128x8m1, x_end: 294.408, y_end: 76.14
      - {path: RocketTile/compress_accel_decompressor/command_expander/MEM_20/MEM_ext/mem_0_0, type: hardmacro, x: 246.24, y: 59.58}
      # below sram properties: width: 47.996, height: 16.38, sram: ip224rfsbhpm1r1w128x8m1, x_end: 342.468, y_end: 26.73
      - {path: RocketTile/compress_accel_decompressor/command_expander/MEM_19/MEM_ext/mem_0_0, type: hardmacro, x: 294.3, y: 10.17}
      # below sram properties: width: 47.996, height: 16.38, sram: ip224rfsbhpm1r1w128x8m1, x_end: 342.468, y_end: 43.2
      - {path: RocketTile/compress_accel_decompressor/command_expander/MEM_18/MEM_ext/mem_0_0, type: hardmacro, x: 294.3, y: 26.64}
      # below sram properties: width: 47.996, height: 16.38, sram: ip224rfsbhpm1r1w128x8m1, x_end: 342.468, y_end: 59.67
      - {path: RocketTile/compress_accel_decompressor/command_expander/MEM_17/MEM_ext/mem_0_0, type: hardmacro, x: 294.3, y: 43.11}
      # below sram properties: width: 47.996, height: 16.38, sram: ip224rfsbhpm1r1w128x8m1, x_end: 342.468, y_end: 76.14
      - {path: RocketTile/compress_accel_decompressor/command_expander/MEM_16/MEM_ext/mem_0_0, type: hardmacro, x: 294.3, y: 59.58}
      # below sram properties: width: 47.996, height: 16.38, sram: ip224rfsbhpm1r1w128x8m1, x_end: 390.528, y_end: 26.73
      - {path: RocketTile/compress_accel_decompressor/command_expander/MEM_15/MEM_ext/mem_0_0, type: hardmacro, x: 342.36, y: 10.17}
      # below sram properties: width: 47.996, height: 16.38, sram: ip224rfsbhpm1r1w128x8m1, x_end: 390.528, y_end: 43.2
      - {path: RocketTile/compress_accel_decompressor/command_expander/MEM_14/MEM_ext/mem_0_0, type: hardmacro, x: 342.36, y: 26.64}
      # below sram properties: width: 47.996, height: 16.38, sram: ip224rfsbhpm1r1w128x8m1, x_end: 390.528, y_end: 59.67
      - {path: RocketTile/compress_accel_decompressor/command_expander/MEM_13/MEM_ext/mem_0_0, type: hardmacro, x: 342.36, y: 43.11}
      # below sram properties: width: 47.996, height: 16.38, sram: ip224rfsbhpm1r1w128x8m1, x_end: 390.528, y_end: 76.14
      - {path: RocketTile/compress_accel_decompressor/command_expander/MEM_12/MEM_ext/mem_0_0, type: hardmacro, x: 342.36, y: 59.58}
      # below sram properties: width: 47.996, height: 16.38, sram: ip224rfsbhpm1r1w128x8m1, x_end: 438.588, y_end: 26.73
      - {path: RocketTile/compress_accel_decompressor/command_expander/MEM_11/MEM_ext/mem_0_0, type: hardmacro, x: 390.42, y: 10.17}
      # below sram properties: width: 47.996, height: 16.38, sram: ip224rfsbhpm1r1w128x8m1, x_end: 438.588, y_end: 43.2
      - {path: RocketTile/compress_accel_decompressor/command_expander/MEM_10/MEM_ext/mem_0_0, type: hardmacro, x: 390.42, y: 26.64}
      # below sram properties: width: 47.996, height: 16.38, sram: ip224rfsbhpm1r1w128x8m1, x_end: 438.588, y_end: 59.67
      - {path: RocketTile/compress_accel_decompressor/command_expander/MEM_9/MEM_ext/mem_0_0, type: hardmacro, x: 390.42, y: 43.11}
      # below sram properties: width: 47.996, height: 16.38, sram: ip224rfsbhpm1r1w128x8m1, x_end: 438.588, y_end: 76.14
      - {path: RocketTile/compress_accel_decompressor/command_expander/MEM_8/MEM_ext/mem_0_0, type: hardmacro, x: 390.42, y: 59.58}
      # below sram properties: width: 47.996, height: 16.38, sram: ip224rfsbhpm1r1w128x8m1, x_end: 486.648, y_end: 26.73
      - {path: RocketTile/compress_accel_decompressor/command_expander/MEM_7/MEM_ext/mem_0_0, type: hardmacro, x: 438.48, y: 10.17}
      # below sram properties: width: 47.996, height: 16.38, sram: ip224rfsbhpm1r1w128x8m1, x_end: 486.648, y_end: 43.2
      - {path: RocketTile/compress_accel_decompressor/command_expander/MEM_6/MEM_ext/mem_0_0, type: hardmacro, x: 438.48, y: 26.64}
      # below sram properties: width: 47.996, height: 16.38, sram: ip224rfsbhpm1r1w128x8m1, x_end: 486.648, y_end: 59.67
      - {path: RocketTile/compress_accel_decompressor/command_expander/MEM_5/MEM_ext/mem_0_0, type: hardmacro, x: 438.48, y: 43.11}
      # below sram properties: width: 47.996, height: 16.38, sram: ip224rfsbhpm1r1w128x8m1, x_end: 486.648, y_end: 76.14
      - {path: RocketTile/compress_accel_decompressor/command_expander/MEM_4/MEM_ext/mem_0_0, type: hardmacro, x: 438.48, y: 59.58}
      # below sram properties: width: 47.996, height: 16.38, sram: ip224rfsbhpm1r1w128x8m1, x_end: 534.708, y_end: 26.73
      - {path: RocketTile/compress_accel_decompressor/command_expander/MEM_3/MEM_ext/mem_0_0, type: hardmacro, x: 486.54, y: 10.17}
      # below sram properties: width: 47.996, height: 16.38, sram: ip224rfsbhpm1r1w128x8m1, x_end: 534.708, y_end: 43.2
      - {path: RocketTile/compress_accel_decompressor/command_expander/MEM_2/MEM_ext/mem_0_0, type: hardmacro, x: 486.54, y: 26.64}
      # below sram properties: width: 47.996, height: 16.38, sram: ip224rfsbhpm1r1w128x8m1, x_end: 534.708, y_end: 59.67
      - {path: RocketTile/compress_accel_decompressor/command_expander/MEM_1/MEM_ext/mem_0_0, type: hardmacro, x: 486.54, y: 43.11}
      # below sram properties: width: 47.996, height: 16.38, sram: ip224rfsbhpm1r1w128x8m1, x_end: 534.708, y_end: 76.14
      - {path: RocketTile/compress_accel_decompressor/command_expander/MEM/MEM_ext/mem_0_0, type: hardmacro, x: 486.54, y: 59.58}
      # below sram properties: width: 146.924, height: 35.82, sram: ip224rfsbhpm1r1w2048x8m4, x_end: 747.252, y_end: 46.17
      - {path: RocketTile/compress_accel_compressor/lz77hashmatcher/history_buffer/MEM_31/MEM_0_ext/mem_0_0, type: hardmacro, x: 600.156, y: 10.17}
      # below sram properties: width: 146.924, height: 35.82, sram: ip224rfsbhpm1r1w2048x8m4, x_end: 747.252, y_end: 81.99
      - {path: RocketTile/compress_accel_compressor/lz77hashmatcher/history_buffer/MEM_30/MEM_0_ext/mem_0_0, type: hardmacro, x: 600.156, y: 45.99}
      # below sram properties: width: 146.924, height: 35.82, sram: ip224rfsbhpm1r1w2048x8m4, x_end: 747.252, y_end: 117.9
      - {path: RocketTile/compress_accel_compressor/lz77hashmatcher/history_buffer/MEM_29/MEM_0_ext/mem_0_0, type: hardmacro, x: 600.156, y: 81.9}
      # below sram properties: width: 146.924, height: 35.82, sram: ip224rfsbhpm1r1w2048x8m4, x_end: 747.252, y_end: 153.9
      - {path: RocketTile/compress_accel_compressor/lz77hashmatcher/history_buffer/MEM_28/MEM_0_ext/mem_0_0, type: hardmacro, x: 600.156, y: 117.9}
      # below sram properties: width: 146.924, height: 35.82, sram: ip224rfsbhpm1r1w2048x8m4, x_end: 894.24, y_end: 46.17
      - {path: RocketTile/compress_accel_compressor/lz77hashmatcher/history_buffer/MEM_27/MEM_0_ext/mem_0_0, type: hardmacro, x: 747.144, y: 10.17}
      # below sram properties: width: 146.924, height: 35.82, sram: ip224rfsbhpm1r1w2048x8m4, x_end: 894.24, y_end: 81.99
      - {path: RocketTile/compress_accel_compressor/lz77hashmatcher/history_buffer/MEM_26/MEM_0_ext/mem_0_0, type: hardmacro, x: 747.144, y: 45.99}
      # below sram properties: width: 146.924, height: 35.82, sram: ip224rfsbhpm1r1w2048x8m4, x_end: 894.24, y_end: 117.9
      - {path: RocketTile/compress_accel_compressor/lz77hashmatcher/history_buffer/MEM_25/MEM_0_ext/mem_0_0, type: hardmacro, x: 747.144, y: 81.9}
      # below sram properties: width: 146.924, height: 35.82, sram: ip224rfsbhpm1r1w2048x8m4, x_end: 894.24, y_end: 153.9
      - {path: RocketTile/compress_accel_compressor/lz77hashmatcher/history_buffer/MEM_24/MEM_0_ext/mem_0_0, type: hardmacro, x: 747.144, y: 117.9}
      # below sram properties: width: 146.924, height: 35.82, sram: ip224rfsbhpm1r1w2048x8m4, x_end: 1041.228, y_end: 46.17
      - {path: RocketTile/compress_accel_compressor/lz77hashmatcher/history_buffer/MEM_23/MEM_0_ext/mem_0_0, type: hardmacro, x: 894.132, y: 10.17}
      # below sram properties: width: 146.924, height: 35.82, sram: ip224rfsbhpm1r1w2048x8m4, x_end: 1041.228, y_end: 81.99
      - {path: RocketTile/compress_accel_compressor/lz77hashmatcher/history_buffer/MEM_22/MEM_0_ext/mem_0_0, type: hardmacro, x: 894.132, y: 45.99}
      # below sram properties: width: 146.924, height: 35.82, sram: ip224rfsbhpm1r1w2048x8m4, x_end: 1041.228, y_end: 117.9
      - {path: RocketTile/compress_accel_compressor/lz77hashmatcher/history_buffer/MEM_21/MEM_0_ext/mem_0_0, type: hardmacro, x: 894.132, y: 81.9}
      # below sram properties: width: 146.924, height: 35.82, sram: ip224rfsbhpm1r1w2048x8m4, x_end: 1041.228, y_end: 153.9
      - {path: RocketTile/compress_accel_compressor/lz77hashmatcher/history_buffer/MEM_20/MEM_0_ext/mem_0_0, type: hardmacro, x: 894.132, y: 117.9}
      # below sram properties: width: 146.924, height: 35.82, sram: ip224rfsbhpm1r1w2048x8m4, x_end: 1188.216, y_end: 46.17
      - {path: RocketTile/compress_accel_compressor/lz77hashmatcher/history_buffer/MEM_19/MEM_0_ext/mem_0_0, type: hardmacro, x: 1041.12, y: 10.17}
      # below sram properties: width: 146.924, height: 35.82, sram: ip224rfsbhpm1r1w2048x8m4, x_end: 1188.216, y_end: 81.99
      - {path: RocketTile/compress_accel_compressor/lz77hashmatcher/history_buffer/MEM_18/MEM_0_ext/mem_0_0, type: hardmacro, x: 1041.12, y: 45.99}
      # below sram properties: width: 146.924, height: 35.82, sram: ip224rfsbhpm1r1w2048x8m4, x_end: 1188.216, y_end: 117.9
      - {path: RocketTile/compress_accel_compressor/lz77hashmatcher/history_buffer/MEM_17/MEM_0_ext/mem_0_0, type: hardmacro, x: 1041.12, y: 81.9}
      # below sram properties: width: 146.924, height: 35.82, sram: ip224rfsbhpm1r1w2048x8m4, x_end: 1188.216, y_end: 153.9
      - {path: RocketTile/compress_accel_compressor/lz77hashmatcher/history_buffer/MEM_16/MEM_0_ext/mem_0_0, type: hardmacro, x: 1041.12, y: 117.9}
      # below sram properties: width: 146.924, height: 35.82, sram: ip224rfsbhpm1r1w2048x8m4, x_end: 1335.204, y_end: 46.17
      - {path: RocketTile/compress_accel_compressor/lz77hashmatcher/history_buffer/MEM_15/MEM_0_ext/mem_0_0, type: hardmacro, x: 1188.108, y: 10.17}
      # below sram properties: width: 146.924, height: 35.82, sram: ip224rfsbhpm1r1w2048x8m4, x_end: 1335.204, y_end: 81.99
      - {path: RocketTile/compress_accel_compressor/lz77hashmatcher/history_buffer/MEM_14/MEM_0_ext/mem_0_0, type: hardmacro, x: 1188.108, y: 45.99}
      # below sram properties: width: 146.924, height: 35.82, sram: ip224rfsbhpm1r1w2048x8m4, x_end: 1335.204, y_end: 117.9
      - {path: RocketTile/compress_accel_compressor/lz77hashmatcher/history_buffer/MEM_13/MEM_0_ext/mem_0_0, type: hardmacro, x: 1188.108, y: 81.9}
      # below sram properties: width: 146.924, height: 35.82, sram: ip224rfsbhpm1r1w2048x8m4, x_end: 1335.204, y_end: 153.9
      - {path: RocketTile/compress_accel_compressor/lz77hashmatcher/history_buffer/MEM_12/MEM_0_ext/mem_0_0, type: hardmacro, x: 1188.108, y: 117.9}
      # below sram properties: width: 146.924, height: 35.82, sram: ip224rfsbhpm1r1w2048x8m4, x_end: 1482.192, y_end: 46.17
      - {path: RocketTile/compress_accel_compressor/lz77hashmatcher/history_buffer/MEM_11/MEM_0_ext/mem_0_0, type: hardmacro, x: 1335.096, y: 10.17}
      # below sram properties: width: 146.924, height: 35.82, sram: ip224rfsbhpm1r1w2048x8m4, x_end: 1482.192, y_end: 81.99
      - {path: RocketTile/compress_accel_compressor/lz77hashmatcher/history_buffer/MEM_10/MEM_0_ext/mem_0_0, type: hardmacro, x: 1335.096, y: 45.99}
      # below sram properties: width: 146.924, height: 35.82, sram: ip224rfsbhpm1r1w2048x8m4, x_end: 1482.192, y_end: 117.9
      - {path: RocketTile/compress_accel_compressor/lz77hashmatcher/history_buffer/MEM_9/MEM_0_ext/mem_0_0, type: hardmacro, x: 1335.096, y: 81.9}
      # below sram properties: width: 146.924, height: 35.82, sram: ip224rfsbhpm1r1w2048x8m4, x_end: 1482.192, y_end: 153.9
      - {path: RocketTile/compress_accel_compressor/lz77hashmatcher/history_buffer/MEM_8/MEM_0_ext/mem_0_0, type: hardmacro, x: 1335.096, y: 117.9}
      # below sram properties: width: 146.924, height: 35.82, sram: ip224rfsbhpm1r1w2048x8m4, x_end: 1629.18, y_end: 46.17
      - {path: RocketTile/compress_accel_compressor/lz77hashmatcher/history_buffer/MEM_7/MEM_0_ext/mem_0_0, type: hardmacro, x: 1482.084, y: 10.17}
      # below sram properties: width: 146.924, height: 35.82, sram: ip224rfsbhpm1r1w2048x8m4, x_end: 1629.18, y_end: 81.99
      - {path: RocketTile/compress_accel_compressor/lz77hashmatcher/history_buffer/MEM_6/MEM_0_ext/mem_0_0, type: hardmacro, x: 1482.084, y: 45.99}
      # below sram properties: width: 146.924, height: 35.82, sram: ip224rfsbhpm1r1w2048x8m4, x_end: 1629.18, y_end: 117.9
      - {path: RocketTile/compress_accel_compressor/lz77hashmatcher/history_buffer/MEM_5/MEM_0_ext/mem_0_0, type: hardmacro, x: 1482.084, y: 81.9}
      # below sram properties: width: 146.924, height: 35.82, sram: ip224rfsbhpm1r1w2048x8m4, x_end: 1629.18, y_end: 153.9
      - {path: RocketTile/compress_accel_compressor/lz77hashmatcher/history_buffer/MEM_4/MEM_0_ext/mem_0_0, type: hardmacro, x: 1482.084, y: 117.9}
      # below sram properties: width: 146.924, height: 35.82, sram: ip224rfsbhpm1r1w2048x8m4, x_end: 1776.168, y_end: 46.17
      - {path: RocketTile/compress_accel_compressor/lz77hashmatcher/history_buffer/MEM_3/MEM_0_ext/mem_0_0, type: hardmacro, x: 1629.072, y: 10.17}
      # below sram properties: width: 146.924, height: 35.82, sram: ip224rfsbhpm1r1w2048x8m4, x_end: 1776.168, y_end: 81.99
      - {path: RocketTile/compress_accel_compressor/lz77hashmatcher/history_buffer/MEM_2/MEM_0_ext/mem_0_0, type: hardmacro, x: 1629.072, y: 45.99}
      # below sram properties: width: 146.924, height: 35.82, sram: ip224rfsbhpm1r1w2048x8m4, x_end: 1776.168, y_end: 117.9
      - {path: RocketTile/compress_accel_compressor/lz77hashmatcher/history_buffer/MEM_1/MEM_0_ext/mem_0_0, type: hardmacro, x: 1629.072, y: 81.9}
      # below sram properties: width: 146.924, height: 35.82, sram: ip224rfsbhpm1r1w2048x8m4, x_end: 1776.168, y_end: 153.9
      - {path: RocketTile/compress_accel_compressor/lz77hashmatcher/history_buffer/MEM/MEM_0_ext/mem_0_0, type: hardmacro, x: 1629.072, y: 117.9}
      # below sram properties: width: 45.296, height: 113.58, sram: ip224rfsbhpm1r1w512x32m4, x_end: 1735.668, y_end: 413.91
      - {path: RocketTile/compress_accel_compressor/lz77hashmatcher/hash_table/hash_mem/hash_mem_ext/mem_0_0, type: hardmacro, x: 1690.2, y: 300.15}
      # below sram properties: width: 45.296, height: 113.58, sram: ip224rfsbhpm1r1w512x32m4, x_end: 1735.668, y_end: 527.58
      - {path: RocketTile/compress_accel_compressor/lz77hashmatcher/hash_table/hash_mem/hash_mem_ext/mem_0_1, type: hardmacro, x: 1690.2, y: 413.82}
      # below sram properties: width: 45.296, height: 113.58, sram: ip224rfsbhpm1r1w512x32m4, x_end: 1735.668, y_end: 641.25
      - {path: RocketTile/compress_accel_compressor/lz77hashmatcher/hash_table/hash_mem/hash_mem_ext/mem_0_2, type: hardmacro, x: 1690.2, y: 527.49}
      # below sram properties: width: 51.452, height: 117.54, sram: ip224uhdlp1p11rf_512x64m4b2c1s1_t0r0p0d0a1m1h, x_end: 1101.816, y_end: 1717.83
      - {path: RocketTile/dcache/data/data_arrays_3/data_arrays_0_ext/mem_0_0, type: hardmacro, x: 1050.192, y: 1600.11}
      # below sram properties: width: 51.452, height: 117.54, sram: ip224uhdlp1p11rf_512x64m4b2c1s1_t0r0p0d0a1m1h, x_end: 1101.816, y_end: 1835.46
      - {path: RocketTile/dcache/data/data_arrays_3/data_arrays_0_ext/mem_0_1, type: hardmacro, x: 1050.192, y: 1717.74}
      # below sram properties: width: 51.452, height: 117.54, sram: ip224uhdlp1p11rf_512x64m4b2c1s1_t0r0p0d0a1m1h, x_end: 1101.816, y_end: 1953.09
      - {path: RocketTile/dcache/data/data_arrays_3/data_arrays_0_ext/mem_0_2, type: hardmacro, x: 1050.192, y: 1835.37}
      # below sram properties: width: 51.452, height: 117.54, sram: ip224uhdlp1p11rf_512x64m4b2c1s1_t0r0p0d0a1m1h, x_end: 1101.816, y_end: 2070.72
      - {path: RocketTile/dcache/data/data_arrays_3/data_arrays_0_ext/mem_0_3, type: hardmacro, x: 1050.192, y: 1953.0}
      # below sram properties: width: 51.452, height: 117.54, sram: ip224uhdlp1p11rf_512x64m4b2c1s1_t0r0p0d0a1m1h, x_end: 1153.332, y_end: 1717.83
      - {path: RocketTile/dcache/data/data_arrays_2/data_arrays_0_ext/mem_0_0, type: hardmacro, x: 1101.708, y: 1600.11}
      # below sram properties: width: 51.452, height: 117.54, sram: ip224uhdlp1p11rf_512x64m4b2c1s1_t0r0p0d0a1m1h, x_end: 1153.332, y_end: 1835.46
      - {path: RocketTile/dcache/data/data_arrays_2/data_arrays_0_ext/mem_0_1, type: hardmacro, x: 1101.708, y: 1717.74}
      # below sram properties: width: 51.452, height: 117.54, sram: ip224uhdlp1p11rf_512x64m4b2c1s1_t0r0p0d0a1m1h, x_end: 1153.332, y_end: 1953.09
      - {path: RocketTile/dcache/data/data_arrays_2/data_arrays_0_ext/mem_0_2, type: hardmacro, x: 1101.708, y: 1835.37}
      # below sram properties: width: 51.452, height: 117.54, sram: ip224uhdlp1p11rf_512x64m4b2c1s1_t0r0p0d0a1m1h, x_end: 1153.332, y_end: 2070.72
      - {path: RocketTile/dcache/data/data_arrays_2/data_arrays_0_ext/mem_0_3, type: hardmacro, x: 1101.708, y: 1953.0}
      # below sram properties: width: 51.452, height: 117.54, sram: ip224uhdlp1p11rf_512x64m4b2c1s1_t0r0p0d0a1m1h, x_end: 1204.848, y_end: 1717.83
      - {path: RocketTile/dcache/data/data_arrays_1/data_arrays_0_ext/mem_0_0, type: hardmacro, x: 1153.224, y: 1600.11}
      # below sram properties: width: 51.452, height: 117.54, sram: ip224uhdlp1p11rf_512x64m4b2c1s1_t0r0p0d0a1m1h, x_end: 1204.848, y_end: 1835.46
      - {path: RocketTile/dcache/data/data_arrays_1/data_arrays_0_ext/mem_0_1, type: hardmacro, x: 1153.224, y: 1717.74}
      # below sram properties: width: 51.452, height: 117.54, sram: ip224uhdlp1p11rf_512x64m4b2c1s1_t0r0p0d0a1m1h, x_end: 1204.848, y_end: 1953.09
      - {path: RocketTile/dcache/data/data_arrays_1/data_arrays_0_ext/mem_0_2, type: hardmacro, x: 1153.224, y: 1835.37}
      # below sram properties: width: 51.452, height: 117.54, sram: ip224uhdlp1p11rf_512x64m4b2c1s1_t0r0p0d0a1m1h, x_end: 1204.848, y_end: 2070.72
      - {path: RocketTile/dcache/data/data_arrays_1/data_arrays_0_ext/mem_0_3, type: hardmacro, x: 1153.224, y: 1953.0}
      # below sram properties: width: 51.452, height: 117.54, sram: ip224uhdlp1p11rf_512x64m4b2c1s1_t0r0p0d0a1m1h, x_end: 1256.364, y_end: 1717.83
      - {path: RocketTile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_0, type: hardmacro, x: 1204.74, y: 1600.11}
      # below sram properties: width: 51.452, height: 117.54, sram: ip224uhdlp1p11rf_512x64m4b2c1s1_t0r0p0d0a1m1h, x_end: 1256.364, y_end: 1835.46
      - {path: RocketTile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_1, type: hardmacro, x: 1204.74, y: 1717.74}
      # below sram properties: width: 51.452, height: 117.54, sram: ip224uhdlp1p11rf_512x64m4b2c1s1_t0r0p0d0a1m1h, x_end: 1256.364, y_end: 1953.09
      - {path: RocketTile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_2, type: hardmacro, x: 1204.74, y: 1835.37}
      # below sram properties: width: 51.452, height: 117.54, sram: ip224uhdlp1p11rf_512x64m4b2c1s1_t0r0p0d0a1m1h, x_end: 1256.364, y_end: 2070.72
      - {path: RocketTile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_3, type: hardmacro, x: 1204.74, y: 1953.0}
      # below sram properties: width: 51.452, height: 88.38, sram: ip224uhdlp1p11rf_512x46m4b2c1s1_t0r0p0d0a1m1h, x_end: 1001.808, y_end: 1924.02
      - {path: RocketTile/dcache/tag_array/tag_array_ext/mem_0_0, type: hardmacro, x: 950.184, y: 1835.46}
      # below sram properties: width: 51.452, height: 88.38, sram: ip224uhdlp1p11rf_512x46m4b2c1s1_t0r0p0d0a1m1h, x_end: 1001.808, y_end: 2012.49
      - {path: RocketTile/dcache/tag_array/tag_array_ext/mem_0_1, type: hardmacro, x: 950.184, y: 1923.93}
      # below sram properties: width: 51.452, height: 117.54, sram: ip224uhdlp1p11rf_512x64m4b2c1s1_t0r0p0d0a1m1h, x_end: 1601.748, y_end: 1617.84
      - {path: RocketTile/frontend/icache/data_arrays_7/data_arrays_0_0_ext/mem_0_0, type: hardmacro, x: 1550.124, y: 1500.12}
      # below sram properties: width: 51.452, height: 117.54, sram: ip224uhdlp1p11rf_512x64m4b2c1s1_t0r0p0d0a1m1h, x_end: 1601.748, y_end: 1735.47
      - {path: RocketTile/frontend/icache/data_arrays_7/data_arrays_0_0_ext/mem_0_1, type: hardmacro, x: 1550.124, y: 1617.75}
      # below sram properties: width: 51.452, height: 117.54, sram: ip224uhdlp1p11rf_512x64m4b2c1s1_t0r0p0d0a1m1h, x_end: 1601.748, y_end: 1853.1
      - {path: RocketTile/frontend/icache/data_arrays_6/data_arrays_0_0_ext/mem_0_0, type: hardmacro, x: 1550.124, y: 1735.38}
      # below sram properties: width: 51.452, height: 117.54, sram: ip224uhdlp1p11rf_512x64m4b2c1s1_t0r0p0d0a1m1h, x_end: 1601.748, y_end: 1970.73
      - {path: RocketTile/frontend/icache/data_arrays_6/data_arrays_0_0_ext/mem_0_1, type: hardmacro, x: 1550.124, y: 1853.01}
      # below sram properties: width: 51.452, height: 117.54, sram: ip224uhdlp1p11rf_512x64m4b2c1s1_t0r0p0d0a1m1h, x_end: 1653.264, y_end: 1617.84
      - {path: RocketTile/frontend/icache/data_arrays_5/data_arrays_0_0_ext/mem_0_0, type: hardmacro, x: 1601.64, y: 1500.12}
      # below sram properties: width: 51.452, height: 117.54, sram: ip224uhdlp1p11rf_512x64m4b2c1s1_t0r0p0d0a1m1h, x_end: 1653.264, y_end: 1735.47
      - {path: RocketTile/frontend/icache/data_arrays_5/data_arrays_0_0_ext/mem_0_1, type: hardmacro, x: 1601.64, y: 1617.75}
      # below sram properties: width: 51.452, height: 117.54, sram: ip224uhdlp1p11rf_512x64m4b2c1s1_t0r0p0d0a1m1h, x_end: 1653.264, y_end: 1853.1
      - {path: RocketTile/frontend/icache/data_arrays_4/data_arrays_0_0_ext/mem_0_0, type: hardmacro, x: 1601.64, y: 1735.38}
      # below sram properties: width: 51.452, height: 117.54, sram: ip224uhdlp1p11rf_512x64m4b2c1s1_t0r0p0d0a1m1h, x_end: 1653.264, y_end: 1970.73
      - {path: RocketTile/frontend/icache/data_arrays_4/data_arrays_0_0_ext/mem_0_1, type: hardmacro, x: 1601.64, y: 1853.01}
      # below sram properties: width: 51.452, height: 117.54, sram: ip224uhdlp1p11rf_512x64m4b2c1s1_t0r0p0d0a1m1h, x_end: 1704.78, y_end: 1617.84
      - {path: RocketTile/frontend/icache/data_arrays_3/data_arrays_0_0_ext/mem_0_0, type: hardmacro, x: 1653.156, y: 1500.12}
      # below sram properties: width: 51.452, height: 117.54, sram: ip224uhdlp1p11rf_512x64m4b2c1s1_t0r0p0d0a1m1h, x_end: 1704.78, y_end: 1735.47
      - {path: RocketTile/frontend/icache/data_arrays_3/data_arrays_0_0_ext/mem_0_1, type: hardmacro, x: 1653.156, y: 1617.75}
      # below sram properties: width: 51.452, height: 117.54, sram: ip224uhdlp1p11rf_512x64m4b2c1s1_t0r0p0d0a1m1h, x_end: 1704.78, y_end: 1853.1
      - {path: RocketTile/frontend/icache/data_arrays_2/data_arrays_0_0_ext/mem_0_0, type: hardmacro, x: 1653.156, y: 1735.38}
      # below sram properties: width: 51.452, height: 117.54, sram: ip224uhdlp1p11rf_512x64m4b2c1s1_t0r0p0d0a1m1h, x_end: 1704.78, y_end: 1970.73
      - {path: RocketTile/frontend/icache/data_arrays_2/data_arrays_0_0_ext/mem_0_1, type: hardmacro, x: 1653.156, y: 1853.01}
      # below sram properties: width: 51.452, height: 117.54, sram: ip224uhdlp1p11rf_512x64m4b2c1s1_t0r0p0d0a1m1h, x_end: 1756.296, y_end: 1617.84
      - {path: RocketTile/frontend/icache/data_arrays_1/data_arrays_0_0_ext/mem_0_0, type: hardmacro, x: 1704.672, y: 1500.12}
      # below sram properties: width: 51.452, height: 117.54, sram: ip224uhdlp1p11rf_512x64m4b2c1s1_t0r0p0d0a1m1h, x_end: 1756.296, y_end: 1735.47
      - {path: RocketTile/frontend/icache/data_arrays_1/data_arrays_0_0_ext/mem_0_1, type: hardmacro, x: 1704.672, y: 1617.75}
      # below sram properties: width: 51.452, height: 117.54, sram: ip224uhdlp1p11rf_512x64m4b2c1s1_t0r0p0d0a1m1h, x_end: 1756.296, y_end: 1853.1
      - {path: RocketTile/frontend/icache/data_arrays_0/data_arrays_0_0_ext/mem_0_0, type: hardmacro, x: 1704.672, y: 1735.38}
      # below sram properties: width: 51.452, height: 117.54, sram: ip224uhdlp1p11rf_512x64m4b2c1s1_t0r0p0d0a1m1h, x_end: 1756.296, y_end: 1970.73
      - {path: RocketTile/frontend/icache/data_arrays_0/data_arrays_0_0_ext/mem_0_1, type: hardmacro, x: 1704.672, y: 1853.01}
      # below sram properties: width: 51.452, height: 85.14, sram: ip224uhdlp1p11rf_512x44m4b2c1s1_t0r0p0d0a1m1h, x_end: 1501.74, y_end: 1820.79
      - {path: RocketTile/frontend/icache/tag_array/tag_array_0_ext/mem_0_0, type: hardmacro, x: 1450.116, y: 1735.47}
      # below sram properties: width: 51.452, height: 85.14, sram: ip224uhdlp1p11rf_512x44m4b2c1s1_t0r0p0d0a1m1h, x_end: 1501.74, y_end: 1906.02
      - {path: RocketTile/frontend/icache/tag_array/tag_array_0_ext/mem_0_1, type: hardmacro, x: 1450.116, y: 1820.7}


# Include extra libraries
vlsi.technology.extra_libraries_meta: "append"
vlsi.technology.extra_libraries:
  # 4x4 Die Ring
  - library:
      gds_file: "/tools/intech22/local/shared_resources/frame_4x4/uni2_4x4_c4_er_edm_prs_top.gds"
      lef_file: "/tools/intech22/local/shared_resources/frame_4x4/uni2_4x4_c4_er_edm_prs_top.lef"

  # hl_4slice_west_io
  # Analyzed at corner: psss_0p765_1p080_max.PS_125.prcs
  - library:
      gds_file: "/tools/intech22/local/shared_resources/gpio_univ/hl_4slice_west_io.gds"
      nldm_liberty_file: "/tools/intech22/local/UCB1222/USP/design_challenge/Final_2mar2023/USP_IO_HIP/hl_4slice_west_io/lib/hl_4slice_west_io.max.etm.lib.lib"
      lef_file: "/tools/intech22/local/UCB1222/USP/design_challenge/Final_2mar2023/USP_IO_HIP/hl_4slice_west_io/lef/hl_4slice_west_io.fill.lef"
      spice_file: "/tools/intech22/local/UCB1222/USP/design_challenge/Final_2mar2023/USP_IO_HIP/rtl/hl_4slice_west_io.sp"
      verilog_synth: "/tools/intech22/local/shared_resources/gpio_univ/hl_4slice_west_io_container.v"
      verilog_sim: "/tools/intech22/local/UCB1222/USP/design_challenge/Final_2mar2023/USP_IO_HIP/hl_4slice_west_io/rtl/hl_4slice_west_io.v"
      corner:
        nmos: slow
        pmos: slow
        temperature: "125 C"
      supplies:
        VDD: "0.765 V"
        GND: "0 V"
  # Analyzed at corner: pfff_1p050_1p320_min.PF_m40.prcf
  - library:
      gds_file: "/tools/intech22/local/shared_resources/gpio_univ/hl_4slice_west_io.gds"
      nldm_liberty_file: "/tools/intech22/local/UCB1222/USP/design_challenge/Final_2mar2023/USP_IO_HIP/hl_4slice_west_io/lib/hl_4slice_west_io.min.etm.lib.lib"
      lef_file: "/tools/intech22/local/UCB1222/USP/design_challenge/Final_2mar2023/USP_IO_HIP/hl_4slice_west_io/lef/hl_4slice_west_io.fill.lef"
      spice_file: "/tools/intech22/local/UCB1222/USP/design_challenge/Final_2mar2023/USP_IO_HIP/rtl/hl_4slice_west_io.sp"
      verilog_synth: "/tools/intech22/local/shared_resources/gpio_univ/hl_4slice_west_io_container.v"
      verilog_sim: "/tools/intech22/local/UCB1222/USP/design_challenge/Final_2mar2023/USP_IO_HIP/hl_4slice_west_io/rtl/hl_4slice_west_io.v"
      corner:
        nmos: fast
        pmos: fast
        temperature: "-40 C"
      supplies:
        VDD: "0.890 V"
        GND: "0 V"
  # WARNING: This is a repurposed lib for TT.
  # This is merely to get MMMC to function.
  - library:
      gds_file: "/tools/intech22/local/shared_resources/gpio_univ/hl_4slice_west_io.gds"
      nldm_liberty_file: "/tools/intech22/local/UCB1222/USP/design_challenge/Final_2mar2023/USP_IO_HIP/hl_4slice_west_io/lib/hl_4slice_west_io.min.etm.lib.lib"
      lef_file: "/tools/intech22/local/UCB1222/USP/design_challenge/Final_2mar2023/USP_IO_HIP/hl_4slice_west_io/lef/hl_4slice_west_io.fill.lef"
      spice_file: "/tools/intech22/local/UCB1222/USP/design_challenge/Final_2mar2023/USP_IO_HIP/rtl/hl_4slice_west_io.sp"
      verilog_synth: "/tools/intech22/local/shared_resources/gpio_univ/hl_4slice_west_io_container.v"
      verilog_sim: "/tools/intech22/local/UCB1222/USP/design_challenge/Final_2mar2023/USP_IO_HIP/hl_4slice_west_io/rtl/hl_4slice_west_io.v"
      corner:
        nmos: typical
        pmos: typical
        temperature: "25 C"
      supplies:
        VDD: "0.850 V"
        GND: "0 V"

  # hl_8slice_south_io
  # Analyzed at corner: psss_0p765_1p080_max.PS_125.prcs
  - library:
      gds_file: "/tools/intech22/local/shared_resources/gpio_univ/hl_8slice_south_io.gds"
      nldm_liberty_file: "/tools/intech22/local/UCB1222/USP/design_challenge/Final_2mar2023/USP_IO_HIP/hl_8slice_south_io/lib/hl_8slice_south_io.max.etm.lib.lib"
      lef_file: "/tools/intech22/local/UCB1222/USP/design_challenge/Final_2mar2023/USP_IO_HIP/hl_8slice_south_io/lef/hl_8slice_south_io.fill.lef"
      spice_file: "/tools/intech22/local/UCB1222/USP/design_challenge/Final_2mar2023/USP_IO_HIP/hl_8slice_south_io/spice_netlist/hl_8slice_south_io.sp"
      verilog_synth: "/tools/intech22/local/shared_resources/gpio_univ/hl_4slice_south_io_container.v"
      verilog_sim: "/tools/intech22/local/UCB1222/USP/design_challenge/Final_2mar2023/USP_IO_HIP/hl_8slice_south_io/rtl/hl_8slice_south_io.v"
      corner:
        nmos: slow
        pmos: slow
        temperature: "125 C"
      supplies:
        VDD: "0.765 V"
        GND: "0 V"
  # Analyzed at corner: pfff_1p050_1p320_min.PF_m40.prcf
  - library:
      gds_file: "/tools/intech22/local/shared_resources/gpio_univ/hl_8slice_south_io.gds"
      nldm_liberty_file: "/tools/intech22/local/UCB1222/USP/design_challenge/Final_2mar2023/USP_IO_HIP/hl_8slice_south_io/lib/hl_8slice_south_io.min.etm.lib.lib"
      lef_file: "/tools/intech22/local/UCB1222/USP/design_challenge/Final_2mar2023/USP_IO_HIP/hl_8slice_south_io/lef/hl_8slice_south_io.fill.lef"
      spice_file: "/tools/intech22/local/UCB1222/USP/design_challenge/Final_2mar2023/USP_IO_HIP/hl_8slice_south_io/spice_netlist/hl_8slice_south_io.sp"
      verilog_synth: "/tools/intech22/local/shared_resources/gpio_univ/hl_4slice_south_io_container.v"
      verilog_sim: "/tools/intech22/local/UCB1222/USP/design_challenge/Final_2mar2023/USP_IO_HIP/hl_8slice_south_io/rtl/hl_8slice_south_io.v"
      corner:
        nmos: fast
        pmos: fast
        temperature: "-40 C"
      supplies:
        "VDD": "0.89 V"
        "GND": "0 V"
  # WARNING: This is a repurposed lib for TT.
  # This is merely to get MMMC to function.
  - library:
      gds_file: "/tools/intech22/local/shared_resources/gpio_univ/hl_8slice_south_io.gds"
      nldm_liberty_file: "/tools/intech22/local/UCB1222/USP/design_challenge/Final_2mar2023/USP_IO_HIP/hl_8slice_south_io/lib/hl_8slice_south_io.min.etm.lib.lib"
      lef_file: "/tools/intech22/local/UCB1222/USP/design_challenge/Final_2mar2023/USP_IO_HIP/hl_8slice_south_io/lef/hl_8slice_south_io.fill.lef"
      spice_file: "/tools/intech22/local/UCB1222/USP/design_challenge/Final_2mar2023/USP_IO_HIP/hl_8slice_south_io/spice_netlist/hl_8slice_south_io.sp"
      verilog_synth: "/tools/intech22/local/shared_resources/gpio_univ/hl_4slice_south_io_container.v"
      verilog_sim: "/tools/intech22/local/UCB1222/USP/design_challenge/Final_2mar2023/USP_IO_HIP/hl_8slice_south_io/rtl/hl_8slice_south_io.v"
      corner:
        nmos: typical
        pmos: typical
        temperature: "25 C"
      supplies:
        VDD: "0.850 V"
        GND: "0 V"

  # hl_corner_io
  # Analyzed at corner: psss_0p765_1p080_max.PS_125.prcs
  - library:
      gds_file: "/tools/intech22/local/shared_resources/gpio_univ/hl_corner_io.gds"
      nldm_liberty_file: "/tools/intech22/local/UCB1222/USP/design_challenge/Final_2mar2023/USP_IO_HIP/hl_corner_io/lib/hl_corner_io.max.etm.lib.lib"
      lef_file: "/tools/intech22/local/UCB1222/USP/design_challenge/Final_2mar2023/USP_IO_HIP/hl_corner_io/lef/hl_corner_io.fill.lef"
      spice_file: "/tools/intech22/local/UCB1222/USP/design_challenge/Final_2mar2023/USP_IO_HIP/hl_corner_io/spice_netlist/hl_corner_io.sp"
      verilog_synth: "/tools/intech22/local/shared_resources/gpio_univ/hl_corner_io_container.v"
      verilog_sim: "/tools/intech22/local/UCB1222/USP/design_challenge/Final_2mar2023/USP_IO_HIP/hl_corner_io/rtl/hl_corner_io.v"
      corner:
        nmos: "slow"
        pmos: "slow"
        temperature: "125 C"
      supplies:
        VDD: "0.765 V"
        GND: "0 V"
  # Analyzed at corner: pfff_1p050_1p320_min.PF_m40.prcf
  - library:
      gds_file: "/tools/intech22/local/shared_resources/gpio_univ/hl_corner_io.gds"
      nldm_liberty_file: "/tools/intech22/local/UCB1222/USP/design_challenge/Final_2mar2023/USP_IO_HIP/hl_corner_io/lib/hl_corner_io.max.etm.lib.lib"
      lef_file: "/tools/intech22/local/UCB1222/USP/design_challenge/Final_2mar2023/USP_IO_HIP/hl_corner_io/lef/hl_corner_io.fill.lef"
      spice_file: "/tools/intech22/local/UCB1222/USP/design_challenge/Final_2mar2023/USP_IO_HIP/hl_corner_io/spice_netlist/hl_corner_io.sp"
      verilog_synth: "/tools/intech22/local/shared_resources/gpio_univ/hl_corner_io_container.v"
      verilog_sim: "/tools/intech22/local/UCB1222/USP/design_challenge/Final_2mar2023/USP_IO_HIP/hl_corner_io/rtl/hl_corner_io.v"
      corner:
        nmos: "fast"
        pmos: "fast"
        temperature: "-40 C"
      supplies:
        VDD: "0.89 V"
        GND: "0 V"
  # WARNING: This is a repurposed lib for TT.
  # This is merely to get MMMC to function.
  - library:
      gds_file: "/tools/intech22/local/shared_resources/gpio_univ/hl_corner_io.gds"
      nldm_liberty_file: "/tools/intech22/local/UCB1222/USP/design_challenge/Final_2mar2023/USP_IO_HIP/hl_corner_io/lib/hl_corner_io.max.etm.lib.lib"
      lef_file: "/tools/intech22/local/UCB1222/USP/design_challenge/Final_2mar2023/USP_IO_HIP/hl_corner_io/lef/hl_corner_io.fill.lef"
      spice_file: "/tools/intech22/local/UCB1222/USP/design_challenge/Final_2mar2023/USP_IO_HIP/hl_corner_io/spice_netlist/hl_corner_io.sp"
      verilog_synth: "/tools/intech22/local/shared_resources/gpio_univ/hl_corner_io_container.v"
      verilog_sim: "/tools/intech22/local/UCB1222/USP/design_challenge/Final_2mar2023/USP_IO_HIP/hl_corner_io/rtl/hl_corner_io.v"
      corner:
        nmos: typical
        pmos: typical
        temperature: "25 C"
      supplies:
        VDD: "0.850 V"
        GND: "0 V"

