#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Apr  4 18:19:56 2023
# Process ID: 5724
# Current directory: d:/BaiduNetdiskDownload/K7325_676_hdmi_inout/gtx_125M_IBERT/ibert_7series_gtx_0_ex/ibert_7series_gtx_0_ex.runs/synth_1
# Command line: vivado.exe -log example_ibert_7series_gtx_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source example_ibert_7series_gtx_0.tcl
# Log file: d:/BaiduNetdiskDownload/K7325_676_hdmi_inout/gtx_125M_IBERT/ibert_7series_gtx_0_ex/ibert_7series_gtx_0_ex.runs/synth_1/example_ibert_7series_gtx_0.vds
# Journal file: d:/BaiduNetdiskDownload/K7325_676_hdmi_inout/gtx_125M_IBERT/ibert_7series_gtx_0_ex/ibert_7series_gtx_0_ex.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source example_ibert_7series_gtx_0.tcl -notrace
Command: synth_design -top example_ibert_7series_gtx_0 -part xc7k325tffg676-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Device 21-403] Loading part xc7k325tffg676-2
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6664 
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [d:/BaiduNetdiskDownload/K7325_676_hdmi_inout/gtx_125M_IBERT/ibert_7series_gtx_0_ex/ibert_7series_gtx_0_ex.srcs/sources_1/ip/ibert_7series_gtx_0/hdl/ibert_7series_gtx_v3_0_syn_rfs.v:1217]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [d:/BaiduNetdiskDownload/K7325_676_hdmi_inout/gtx_125M_IBERT/ibert_7series_gtx_0_ex/ibert_7series_gtx_0_ex.srcs/sources_1/ip/ibert_7series_gtx_0/hdl/ibert_7series_gtx_v3_0_syn_rfs.v:1218]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [d:/BaiduNetdiskDownload/K7325_676_hdmi_inout/gtx_125M_IBERT/ibert_7series_gtx_0_ex/ibert_7series_gtx_0_ex.srcs/sources_1/ip/ibert_7series_gtx_0/hdl/ibert_7series_gtx_v3_0_syn_rfs.v:1219]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [d:/BaiduNetdiskDownload/K7325_676_hdmi_inout/gtx_125M_IBERT/ibert_7series_gtx_0_ex/ibert_7series_gtx_0_ex.srcs/sources_1/ip/ibert_7series_gtx_0/hdl/ibert_7series_gtx_v3_0_syn_rfs.v:1220]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [d:/BaiduNetdiskDownload/K7325_676_hdmi_inout/gtx_125M_IBERT/ibert_7series_gtx_0_ex/ibert_7series_gtx_0_ex.srcs/sources_1/ip/ibert_7series_gtx_0/hdl/ibert_7series_gtx_v3_0_syn_rfs.v:1221]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [d:/BaiduNetdiskDownload/K7325_676_hdmi_inout/gtx_125M_IBERT/ibert_7series_gtx_0_ex/ibert_7series_gtx_0_ex.srcs/sources_1/ip/ibert_7series_gtx_0/hdl/ibert_7series_gtx_v3_0_syn_rfs.v:1222]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [d:/BaiduNetdiskDownload/K7325_676_hdmi_inout/gtx_125M_IBERT/ibert_7series_gtx_0_ex/ibert_7series_gtx_0_ex.srcs/sources_1/ip/ibert_7series_gtx_0/hdl/ibert_7series_gtx_v3_0_syn_rfs.v:1223]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [d:/BaiduNetdiskDownload/K7325_676_hdmi_inout/gtx_125M_IBERT/ibert_7series_gtx_0_ex/ibert_7series_gtx_0_ex.srcs/sources_1/ip/ibert_7series_gtx_0/hdl/ibert_7series_gtx_v3_0_syn_rfs.v:1224]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [d:/BaiduNetdiskDownload/K7325_676_hdmi_inout/gtx_125M_IBERT/ibert_7series_gtx_0_ex/ibert_7series_gtx_0_ex.srcs/sources_1/ip/ibert_7series_gtx_0/hdl/ibert_7series_gtx_v3_0_syn_rfs.v:1225]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [d:/BaiduNetdiskDownload/K7325_676_hdmi_inout/gtx_125M_IBERT/ibert_7series_gtx_0_ex/ibert_7series_gtx_0_ex.srcs/sources_1/ip/ibert_7series_gtx_0/hdl/ibert_7series_gtx_v3_0_syn_rfs.v:1226]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [d:/BaiduNetdiskDownload/K7325_676_hdmi_inout/gtx_125M_IBERT/ibert_7series_gtx_0_ex/ibert_7series_gtx_0_ex.srcs/sources_1/ip/ibert_7series_gtx_0/hdl/ibert_7series_gtx_v3_0_syn_rfs.v:1227]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [d:/BaiduNetdiskDownload/K7325_676_hdmi_inout/gtx_125M_IBERT/ibert_7series_gtx_0_ex/ibert_7series_gtx_0_ex.srcs/sources_1/ip/ibert_7series_gtx_0/hdl/ibert_7series_gtx_v3_0_syn_rfs.v:1228]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [d:/BaiduNetdiskDownload/K7325_676_hdmi_inout/gtx_125M_IBERT/ibert_7series_gtx_0_ex/ibert_7series_gtx_0_ex.srcs/sources_1/ip/ibert_7series_gtx_0/hdl/ibert_7series_gtx_v3_0_syn_rfs.v:1229]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [d:/BaiduNetdiskDownload/K7325_676_hdmi_inout/gtx_125M_IBERT/ibert_7series_gtx_0_ex/ibert_7series_gtx_0_ex.srcs/sources_1/ip/ibert_7series_gtx_0/hdl/ibert_7series_gtx_v3_0_syn_rfs.v:1230]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [d:/BaiduNetdiskDownload/K7325_676_hdmi_inout/gtx_125M_IBERT/ibert_7series_gtx_0_ex/ibert_7series_gtx_0_ex.srcs/sources_1/ip/ibert_7series_gtx_0/hdl/ibert_7series_gtx_v3_0_syn_rfs.v:1231]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [d:/BaiduNetdiskDownload/K7325_676_hdmi_inout/gtx_125M_IBERT/ibert_7series_gtx_0_ex/ibert_7series_gtx_0_ex.srcs/sources_1/ip/ibert_7series_gtx_0/hdl/ibert_7series_gtx_v3_0_syn_rfs.v:1232]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [d:/BaiduNetdiskDownload/K7325_676_hdmi_inout/gtx_125M_IBERT/ibert_7series_gtx_0_ex/ibert_7series_gtx_0_ex.srcs/sources_1/ip/ibert_7series_gtx_0/hdl/ibert_7series_gtx_v3_0_syn_rfs.v:1233]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [d:/BaiduNetdiskDownload/K7325_676_hdmi_inout/gtx_125M_IBERT/ibert_7series_gtx_0_ex/ibert_7series_gtx_0_ex.srcs/sources_1/ip/ibert_7series_gtx_0/hdl/ibert_7series_gtx_v3_0_syn_rfs.v:1234]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [d:/BaiduNetdiskDownload/K7325_676_hdmi_inout/gtx_125M_IBERT/ibert_7series_gtx_0_ex/ibert_7series_gtx_0_ex.srcs/sources_1/ip/ibert_7series_gtx_0/hdl/ibert_7series_gtx_v3_0_syn_rfs.v:1235]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [d:/BaiduNetdiskDownload/K7325_676_hdmi_inout/gtx_125M_IBERT/ibert_7series_gtx_0_ex/ibert_7series_gtx_0_ex.srcs/sources_1/ip/ibert_7series_gtx_0/hdl/ibert_7series_gtx_v3_0_syn_rfs.v:1236]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [d:/BaiduNetdiskDownload/K7325_676_hdmi_inout/gtx_125M_IBERT/ibert_7series_gtx_0_ex/ibert_7series_gtx_0_ex.srcs/sources_1/ip/ibert_7series_gtx_0/hdl/ibert_7series_gtx_v3_0_syn_rfs.v:1237]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [d:/BaiduNetdiskDownload/K7325_676_hdmi_inout/gtx_125M_IBERT/ibert_7series_gtx_0_ex/ibert_7series_gtx_0_ex.srcs/sources_1/ip/ibert_7series_gtx_0/hdl/ibert_7series_gtx_v3_0_syn_rfs.v:1238]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [d:/BaiduNetdiskDownload/K7325_676_hdmi_inout/gtx_125M_IBERT/ibert_7series_gtx_0_ex/ibert_7series_gtx_0_ex.srcs/sources_1/ip/ibert_7series_gtx_0/hdl/ibert_7series_gtx_v3_0_syn_rfs.v:1239]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [d:/BaiduNetdiskDownload/K7325_676_hdmi_inout/gtx_125M_IBERT/ibert_7series_gtx_0_ex/ibert_7series_gtx_0_ex.srcs/sources_1/ip/ibert_7series_gtx_0/hdl/ibert_7series_gtx_v3_0_syn_rfs.v:1240]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [d:/BaiduNetdiskDownload/K7325_676_hdmi_inout/gtx_125M_IBERT/ibert_7series_gtx_0_ex/ibert_7series_gtx_0_ex.srcs/sources_1/ip/ibert_7series_gtx_0/hdl/ibert_7series_gtx_v3_0_syn_rfs.v:1241]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [d:/BaiduNetdiskDownload/K7325_676_hdmi_inout/gtx_125M_IBERT/ibert_7series_gtx_0_ex/ibert_7series_gtx_0_ex.srcs/sources_1/ip/ibert_7series_gtx_0/hdl/ibert_7series_gtx_v3_0_syn_rfs.v:1242]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [d:/BaiduNetdiskDownload/K7325_676_hdmi_inout/gtx_125M_IBERT/ibert_7series_gtx_0_ex/ibert_7series_gtx_0_ex.srcs/sources_1/ip/ibert_7series_gtx_0/hdl/ibert_7series_gtx_v3_0_syn_rfs.v:1243]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [d:/BaiduNetdiskDownload/K7325_676_hdmi_inout/gtx_125M_IBERT/ibert_7series_gtx_0_ex/ibert_7series_gtx_0_ex.srcs/sources_1/ip/ibert_7series_gtx_0/hdl/ibert_7series_gtx_v3_0_syn_rfs.v:1244]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [d:/BaiduNetdiskDownload/K7325_676_hdmi_inout/gtx_125M_IBERT/ibert_7series_gtx_0_ex/ibert_7series_gtx_0_ex.srcs/sources_1/ip/ibert_7series_gtx_0/hdl/ibert_7series_gtx_v3_0_syn_rfs.v:1245]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [d:/BaiduNetdiskDownload/K7325_676_hdmi_inout/gtx_125M_IBERT/ibert_7series_gtx_0_ex/ibert_7series_gtx_0_ex.srcs/sources_1/ip/ibert_7series_gtx_0/hdl/ibert_7series_gtx_v3_0_syn_rfs.v:1246]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [d:/BaiduNetdiskDownload/K7325_676_hdmi_inout/gtx_125M_IBERT/ibert_7series_gtx_0_ex/ibert_7series_gtx_0_ex.srcs/sources_1/ip/ibert_7series_gtx_0/hdl/ibert_7series_gtx_v3_0_syn_rfs.v:1247]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [d:/BaiduNetdiskDownload/K7325_676_hdmi_inout/gtx_125M_IBERT/ibert_7series_gtx_0_ex/ibert_7series_gtx_0_ex.srcs/sources_1/ip/ibert_7series_gtx_0/hdl/ibert_7series_gtx_v3_0_syn_rfs.v:1248]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [d:/BaiduNetdiskDownload/K7325_676_hdmi_inout/gtx_125M_IBERT/ibert_7series_gtx_0_ex/ibert_7series_gtx_0_ex.srcs/sources_1/ip/ibert_7series_gtx_0/hdl/ibert_7series_gtx_v3_0_syn_rfs.v:1249]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [d:/BaiduNetdiskDownload/K7325_676_hdmi_inout/gtx_125M_IBERT/ibert_7series_gtx_0_ex/ibert_7series_gtx_0_ex.srcs/sources_1/ip/ibert_7series_gtx_0/hdl/ibert_7series_gtx_v3_0_syn_rfs.v:1250]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [d:/BaiduNetdiskDownload/K7325_676_hdmi_inout/gtx_125M_IBERT/ibert_7series_gtx_0_ex/ibert_7series_gtx_0_ex.srcs/sources_1/ip/ibert_7series_gtx_0/hdl/ibert_7series_gtx_v3_0_syn_rfs.v:1251]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [d:/BaiduNetdiskDownload/K7325_676_hdmi_inout/gtx_125M_IBERT/ibert_7series_gtx_0_ex/ibert_7series_gtx_0_ex.srcs/sources_1/ip/ibert_7series_gtx_0/hdl/ibert_7series_gtx_v3_0_syn_rfs.v:1252]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [d:/BaiduNetdiskDownload/K7325_676_hdmi_inout/gtx_125M_IBERT/ibert_7series_gtx_0_ex/ibert_7series_gtx_0_ex.srcs/sources_1/ip/ibert_7series_gtx_0/hdl/ibert_7series_gtx_v3_0_syn_rfs.v:1253]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [d:/BaiduNetdiskDownload/K7325_676_hdmi_inout/gtx_125M_IBERT/ibert_7series_gtx_0_ex/ibert_7series_gtx_0_ex.srcs/sources_1/ip/ibert_7series_gtx_0/hdl/ibert_7series_gtx_v3_0_syn_rfs.v:1254]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [d:/BaiduNetdiskDownload/K7325_676_hdmi_inout/gtx_125M_IBERT/ibert_7series_gtx_0_ex/ibert_7series_gtx_0_ex.srcs/sources_1/ip/ibert_7series_gtx_0/hdl/ibert_7series_gtx_v3_0_syn_rfs.v:1255]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [d:/BaiduNetdiskDownload/K7325_676_hdmi_inout/gtx_125M_IBERT/ibert_7series_gtx_0_ex/ibert_7series_gtx_0_ex.srcs/sources_1/ip/ibert_7series_gtx_0/hdl/ibert_7series_gtx_v3_0_syn_rfs.v:1256]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [d:/BaiduNetdiskDownload/K7325_676_hdmi_inout/gtx_125M_IBERT/ibert_7series_gtx_0_ex/ibert_7series_gtx_0_ex.srcs/sources_1/ip/ibert_7series_gtx_0/hdl/ibert_7series_gtx_v3_0_syn_rfs.v:1257]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [d:/BaiduNetdiskDownload/K7325_676_hdmi_inout/gtx_125M_IBERT/ibert_7series_gtx_0_ex/ibert_7series_gtx_0_ex.srcs/sources_1/ip/ibert_7series_gtx_0/hdl/ibert_7series_gtx_v3_0_syn_rfs.v:1258]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [d:/BaiduNetdiskDownload/K7325_676_hdmi_inout/gtx_125M_IBERT/ibert_7series_gtx_0_ex/ibert_7series_gtx_0_ex.srcs/sources_1/ip/ibert_7series_gtx_0/hdl/ibert_7series_gtx_v3_0_syn_rfs.v:1259]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [d:/BaiduNetdiskDownload/K7325_676_hdmi_inout/gtx_125M_IBERT/ibert_7series_gtx_0_ex/ibert_7series_gtx_0_ex.srcs/sources_1/ip/ibert_7series_gtx_0/hdl/ibert_7series_gtx_v3_0_syn_rfs.v:1260]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [d:/BaiduNetdiskDownload/K7325_676_hdmi_inout/gtx_125M_IBERT/ibert_7series_gtx_0_ex/ibert_7series_gtx_0_ex.srcs/sources_1/ip/ibert_7series_gtx_0/hdl/ibert_7series_gtx_v3_0_syn_rfs.v:1261]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [d:/BaiduNetdiskDownload/K7325_676_hdmi_inout/gtx_125M_IBERT/ibert_7series_gtx_0_ex/ibert_7series_gtx_0_ex.srcs/sources_1/ip/ibert_7series_gtx_0/hdl/ibert_7series_gtx_v3_0_syn_rfs.v:1262]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [d:/BaiduNetdiskDownload/K7325_676_hdmi_inout/gtx_125M_IBERT/ibert_7series_gtx_0_ex/ibert_7series_gtx_0_ex.srcs/sources_1/ip/ibert_7series_gtx_0/hdl/ibert_7series_gtx_v3_0_syn_rfs.v:1263]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [d:/BaiduNetdiskDownload/K7325_676_hdmi_inout/gtx_125M_IBERT/ibert_7series_gtx_0_ex/ibert_7series_gtx_0_ex.srcs/sources_1/ip/ibert_7series_gtx_0/hdl/ibert_7series_gtx_v3_0_syn_rfs.v:1264]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [d:/BaiduNetdiskDownload/K7325_676_hdmi_inout/gtx_125M_IBERT/ibert_7series_gtx_0_ex/ibert_7series_gtx_0_ex.srcs/sources_1/ip/ibert_7series_gtx_0/hdl/ibert_7series_gtx_v3_0_syn_rfs.v:1265]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [d:/BaiduNetdiskDownload/K7325_676_hdmi_inout/gtx_125M_IBERT/ibert_7series_gtx_0_ex/ibert_7series_gtx_0_ex.srcs/sources_1/ip/ibert_7series_gtx_0/hdl/ibert_7series_gtx_v3_0_syn_rfs.v:1266]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [d:/BaiduNetdiskDownload/K7325_676_hdmi_inout/gtx_125M_IBERT/ibert_7series_gtx_0_ex/ibert_7series_gtx_0_ex.srcs/sources_1/ip/ibert_7series_gtx_0/hdl/ibert_7series_gtx_v3_0_syn_rfs.v:1267]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [d:/BaiduNetdiskDownload/K7325_676_hdmi_inout/gtx_125M_IBERT/ibert_7series_gtx_0_ex/ibert_7series_gtx_0_ex.srcs/sources_1/ip/ibert_7series_gtx_0/hdl/ibert_7series_gtx_v3_0_syn_rfs.v:1268]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [d:/BaiduNetdiskDownload/K7325_676_hdmi_inout/gtx_125M_IBERT/ibert_7series_gtx_0_ex/ibert_7series_gtx_0_ex.srcs/sources_1/ip/ibert_7series_gtx_0/hdl/ibert_7series_gtx_v3_0_syn_rfs.v:1269]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [d:/BaiduNetdiskDownload/K7325_676_hdmi_inout/gtx_125M_IBERT/ibert_7series_gtx_0_ex/ibert_7series_gtx_0_ex.srcs/sources_1/ip/ibert_7series_gtx_0/hdl/ibert_7series_gtx_v3_0_syn_rfs.v:1270]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [d:/BaiduNetdiskDownload/K7325_676_hdmi_inout/gtx_125M_IBERT/ibert_7series_gtx_0_ex/ibert_7series_gtx_0_ex.srcs/sources_1/ip/ibert_7series_gtx_0/hdl/ibert_7series_gtx_v3_0_syn_rfs.v:1271]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [d:/BaiduNetdiskDownload/K7325_676_hdmi_inout/gtx_125M_IBERT/ibert_7series_gtx_0_ex/ibert_7series_gtx_0_ex.srcs/sources_1/ip/ibert_7series_gtx_0/hdl/ibert_7series_gtx_v3_0_syn_rfs.v:1272]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [d:/BaiduNetdiskDownload/K7325_676_hdmi_inout/gtx_125M_IBERT/ibert_7series_gtx_0_ex/ibert_7series_gtx_0_ex.srcs/sources_1/ip/ibert_7series_gtx_0/hdl/ibert_7series_gtx_v3_0_syn_rfs.v:1273]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [d:/BaiduNetdiskDownload/K7325_676_hdmi_inout/gtx_125M_IBERT/ibert_7series_gtx_0_ex/ibert_7series_gtx_0_ex.srcs/sources_1/ip/ibert_7series_gtx_0/hdl/ibert_7series_gtx_v3_0_syn_rfs.v:1274]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [d:/BaiduNetdiskDownload/K7325_676_hdmi_inout/gtx_125M_IBERT/ibert_7series_gtx_0_ex/ibert_7series_gtx_0_ex.srcs/sources_1/ip/ibert_7series_gtx_0/hdl/ibert_7series_gtx_v3_0_syn_rfs.v:1275]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [d:/BaiduNetdiskDownload/K7325_676_hdmi_inout/gtx_125M_IBERT/ibert_7series_gtx_0_ex/ibert_7series_gtx_0_ex.srcs/sources_1/ip/ibert_7series_gtx_0/hdl/ibert_7series_gtx_v3_0_syn_rfs.v:1276]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [d:/BaiduNetdiskDownload/K7325_676_hdmi_inout/gtx_125M_IBERT/ibert_7series_gtx_0_ex/ibert_7series_gtx_0_ex.srcs/sources_1/ip/ibert_7series_gtx_0/hdl/ibert_7series_gtx_v3_0_syn_rfs.v:1277]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [d:/BaiduNetdiskDownload/K7325_676_hdmi_inout/gtx_125M_IBERT/ibert_7series_gtx_0_ex/ibert_7series_gtx_0_ex.srcs/sources_1/ip/ibert_7series_gtx_0/hdl/ibert_7series_gtx_v3_0_syn_rfs.v:1278]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [d:/BaiduNetdiskDownload/K7325_676_hdmi_inout/gtx_125M_IBERT/ibert_7series_gtx_0_ex/ibert_7series_gtx_0_ex.srcs/sources_1/ip/ibert_7series_gtx_0/hdl/ibert_7series_gtx_v3_0_syn_rfs.v:1279]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [d:/BaiduNetdiskDownload/K7325_676_hdmi_inout/gtx_125M_IBERT/ibert_7series_gtx_0_ex/ibert_7series_gtx_0_ex.srcs/sources_1/ip/ibert_7series_gtx_0/hdl/ibert_7series_gtx_v3_0_syn_rfs.v:1280]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [d:/BaiduNetdiskDownload/K7325_676_hdmi_inout/gtx_125M_IBERT/ibert_7series_gtx_0_ex/ibert_7series_gtx_0_ex.srcs/sources_1/ip/ibert_7series_gtx_0/hdl/ibert_7series_gtx_v3_0_syn_rfs.v:1281]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [d:/BaiduNetdiskDownload/K7325_676_hdmi_inout/gtx_125M_IBERT/ibert_7series_gtx_0_ex/ibert_7series_gtx_0_ex.srcs/sources_1/ip/ibert_7series_gtx_0/hdl/ibert_7series_gtx_v3_0_syn_rfs.v:1282]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [d:/BaiduNetdiskDownload/K7325_676_hdmi_inout/gtx_125M_IBERT/ibert_7series_gtx_0_ex/ibert_7series_gtx_0_ex.srcs/sources_1/ip/ibert_7series_gtx_0/hdl/ibert_7series_gtx_v3_0_syn_rfs.v:1283]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [d:/BaiduNetdiskDownload/K7325_676_hdmi_inout/gtx_125M_IBERT/ibert_7series_gtx_0_ex/ibert_7series_gtx_0_ex.srcs/sources_1/ip/ibert_7series_gtx_0/hdl/ibert_7series_gtx_v3_0_syn_rfs.v:1284]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [d:/BaiduNetdiskDownload/K7325_676_hdmi_inout/gtx_125M_IBERT/ibert_7series_gtx_0_ex/ibert_7series_gtx_0_ex.srcs/sources_1/ip/ibert_7series_gtx_0/hdl/ibert_7series_gtx_v3_0_syn_rfs.v:1285]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [d:/BaiduNetdiskDownload/K7325_676_hdmi_inout/gtx_125M_IBERT/ibert_7series_gtx_0_ex/ibert_7series_gtx_0_ex.srcs/sources_1/ip/ibert_7series_gtx_0/hdl/ibert_7series_gtx_v3_0_syn_rfs.v:1286]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [d:/BaiduNetdiskDownload/K7325_676_hdmi_inout/gtx_125M_IBERT/ibert_7series_gtx_0_ex/ibert_7series_gtx_0_ex.srcs/sources_1/ip/ibert_7series_gtx_0/hdl/ibert_7series_gtx_v3_0_syn_rfs.v:1287]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [d:/BaiduNetdiskDownload/K7325_676_hdmi_inout/gtx_125M_IBERT/ibert_7series_gtx_0_ex/ibert_7series_gtx_0_ex.srcs/sources_1/ip/ibert_7series_gtx_0/hdl/ibert_7series_gtx_v3_0_syn_rfs.v:1288]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [d:/BaiduNetdiskDownload/K7325_676_hdmi_inout/gtx_125M_IBERT/ibert_7series_gtx_0_ex/ibert_7series_gtx_0_ex.srcs/sources_1/ip/ibert_7series_gtx_0/hdl/ibert_7series_gtx_v3_0_syn_rfs.v:1289]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [d:/BaiduNetdiskDownload/K7325_676_hdmi_inout/gtx_125M_IBERT/ibert_7series_gtx_0_ex/ibert_7series_gtx_0_ex.srcs/sources_1/ip/ibert_7series_gtx_0/hdl/ibert_7series_gtx_v3_0_syn_rfs.v:1290]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [d:/BaiduNetdiskDownload/K7325_676_hdmi_inout/gtx_125M_IBERT/ibert_7series_gtx_0_ex/ibert_7series_gtx_0_ex.srcs/sources_1/ip/ibert_7series_gtx_0/hdl/ibert_7series_gtx_v3_0_syn_rfs.v:1291]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [d:/BaiduNetdiskDownload/K7325_676_hdmi_inout/gtx_125M_IBERT/ibert_7series_gtx_0_ex/ibert_7series_gtx_0_ex.srcs/sources_1/ip/ibert_7series_gtx_0/hdl/ibert_7series_gtx_v3_0_syn_rfs.v:1292]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [d:/BaiduNetdiskDownload/K7325_676_hdmi_inout/gtx_125M_IBERT/ibert_7series_gtx_0_ex/ibert_7series_gtx_0_ex.srcs/sources_1/ip/ibert_7series_gtx_0/hdl/ibert_7series_gtx_v3_0_syn_rfs.v:1293]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [d:/BaiduNetdiskDownload/K7325_676_hdmi_inout/gtx_125M_IBERT/ibert_7series_gtx_0_ex/ibert_7series_gtx_0_ex.srcs/sources_1/ip/ibert_7series_gtx_0/hdl/ibert_7series_gtx_v3_0_syn_rfs.v:1294]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [d:/BaiduNetdiskDownload/K7325_676_hdmi_inout/gtx_125M_IBERT/ibert_7series_gtx_0_ex/ibert_7series_gtx_0_ex.srcs/sources_1/ip/ibert_7series_gtx_0/hdl/ibert_7series_gtx_v3_0_syn_rfs.v:1295]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [d:/BaiduNetdiskDownload/K7325_676_hdmi_inout/gtx_125M_IBERT/ibert_7series_gtx_0_ex/ibert_7series_gtx_0_ex.srcs/sources_1/ip/ibert_7series_gtx_0/hdl/ibert_7series_gtx_v3_0_syn_rfs.v:1296]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [d:/BaiduNetdiskDownload/K7325_676_hdmi_inout/gtx_125M_IBERT/ibert_7series_gtx_0_ex/ibert_7series_gtx_0_ex.srcs/sources_1/ip/ibert_7series_gtx_0/hdl/ibert_7series_gtx_v3_0_syn_rfs.v:1297]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [d:/BaiduNetdiskDownload/K7325_676_hdmi_inout/gtx_125M_IBERT/ibert_7series_gtx_0_ex/ibert_7series_gtx_0_ex.srcs/sources_1/ip/ibert_7series_gtx_0/hdl/ibert_7series_gtx_v3_0_syn_rfs.v:1298]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [d:/BaiduNetdiskDownload/K7325_676_hdmi_inout/gtx_125M_IBERT/ibert_7series_gtx_0_ex/ibert_7series_gtx_0_ex.srcs/sources_1/ip/ibert_7series_gtx_0/hdl/ibert_7series_gtx_v3_0_syn_rfs.v:1299]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [d:/BaiduNetdiskDownload/K7325_676_hdmi_inout/gtx_125M_IBERT/ibert_7series_gtx_0_ex/ibert_7series_gtx_0_ex.srcs/sources_1/ip/ibert_7series_gtx_0/hdl/ibert_7series_gtx_v3_0_syn_rfs.v:1300]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [d:/BaiduNetdiskDownload/K7325_676_hdmi_inout/gtx_125M_IBERT/ibert_7series_gtx_0_ex/ibert_7series_gtx_0_ex.srcs/sources_1/ip/ibert_7series_gtx_0/hdl/ibert_7series_gtx_v3_0_syn_rfs.v:1301]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [d:/BaiduNetdiskDownload/K7325_676_hdmi_inout/gtx_125M_IBERT/ibert_7series_gtx_0_ex/ibert_7series_gtx_0_ex.srcs/sources_1/ip/ibert_7series_gtx_0/hdl/ibert_7series_gtx_v3_0_syn_rfs.v:1302]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [d:/BaiduNetdiskDownload/K7325_676_hdmi_inout/gtx_125M_IBERT/ibert_7series_gtx_0_ex/ibert_7series_gtx_0_ex.srcs/sources_1/ip/ibert_7series_gtx_0/hdl/ibert_7series_gtx_v3_0_syn_rfs.v:1303]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [d:/BaiduNetdiskDownload/K7325_676_hdmi_inout/gtx_125M_IBERT/ibert_7series_gtx_0_ex/ibert_7series_gtx_0_ex.srcs/sources_1/ip/ibert_7series_gtx_0/hdl/ibert_7series_gtx_v3_0_syn_rfs.v:1304]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [d:/BaiduNetdiskDownload/K7325_676_hdmi_inout/gtx_125M_IBERT/ibert_7series_gtx_0_ex/ibert_7series_gtx_0_ex.srcs/sources_1/ip/ibert_7series_gtx_0/hdl/ibert_7series_gtx_v3_0_syn_rfs.v:1305]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [d:/BaiduNetdiskDownload/K7325_676_hdmi_inout/gtx_125M_IBERT/ibert_7series_gtx_0_ex/ibert_7series_gtx_0_ex.srcs/sources_1/ip/ibert_7series_gtx_0/hdl/ibert_7series_gtx_v3_0_syn_rfs.v:1306]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [d:/BaiduNetdiskDownload/K7325_676_hdmi_inout/gtx_125M_IBERT/ibert_7series_gtx_0_ex/ibert_7series_gtx_0_ex.srcs/sources_1/ip/ibert_7series_gtx_0/hdl/ibert_7series_gtx_v3_0_syn_rfs.v:1307]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [d:/BaiduNetdiskDownload/K7325_676_hdmi_inout/gtx_125M_IBERT/ibert_7series_gtx_0_ex/ibert_7series_gtx_0_ex.srcs/sources_1/ip/ibert_7series_gtx_0/hdl/ibert_7series_gtx_v3_0_syn_rfs.v:1308]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [d:/BaiduNetdiskDownload/K7325_676_hdmi_inout/gtx_125M_IBERT/ibert_7series_gtx_0_ex/ibert_7series_gtx_0_ex.srcs/sources_1/ip/ibert_7series_gtx_0/hdl/ibert_7series_gtx_v3_0_syn_rfs.v:1309]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [d:/BaiduNetdiskDownload/K7325_676_hdmi_inout/gtx_125M_IBERT/ibert_7series_gtx_0_ex/ibert_7series_gtx_0_ex.srcs/sources_1/ip/ibert_7series_gtx_0/hdl/ibert_7series_gtx_v3_0_syn_rfs.v:1310]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [d:/BaiduNetdiskDownload/K7325_676_hdmi_inout/gtx_125M_IBERT/ibert_7series_gtx_0_ex/ibert_7series_gtx_0_ex.srcs/sources_1/ip/ibert_7series_gtx_0/hdl/ibert_7series_gtx_v3_0_syn_rfs.v:1311]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [d:/BaiduNetdiskDownload/K7325_676_hdmi_inout/gtx_125M_IBERT/ibert_7series_gtx_0_ex/ibert_7series_gtx_0_ex.srcs/sources_1/ip/ibert_7series_gtx_0/hdl/ibert_7series_gtx_v3_0_syn_rfs.v:1312]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [d:/BaiduNetdiskDownload/K7325_676_hdmi_inout/gtx_125M_IBERT/ibert_7series_gtx_0_ex/ibert_7series_gtx_0_ex.srcs/sources_1/ip/ibert_7series_gtx_0/hdl/ibert_7series_gtx_v3_0_syn_rfs.v:1313]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [d:/BaiduNetdiskDownload/K7325_676_hdmi_inout/gtx_125M_IBERT/ibert_7series_gtx_0_ex/ibert_7series_gtx_0_ex.srcs/sources_1/ip/ibert_7series_gtx_0/hdl/ibert_7series_gtx_v3_0_syn_rfs.v:1314]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [d:/BaiduNetdiskDownload/K7325_676_hdmi_inout/gtx_125M_IBERT/ibert_7series_gtx_0_ex/ibert_7series_gtx_0_ex.srcs/sources_1/ip/ibert_7series_gtx_0/hdl/ibert_7series_gtx_v3_0_syn_rfs.v:1315]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [d:/BaiduNetdiskDownload/K7325_676_hdmi_inout/gtx_125M_IBERT/ibert_7series_gtx_0_ex/ibert_7series_gtx_0_ex.srcs/sources_1/ip/ibert_7series_gtx_0/hdl/ibert_7series_gtx_v3_0_syn_rfs.v:1316]
INFO: [Common 17-14] Message 'Synth 8-2644' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 871.195 ; gain = 185.008
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'example_ibert_7series_gtx_0' [d:/BaiduNetdiskDownload/K7325_676_hdmi_inout/gtx_125M_IBERT/ibert_7series_gtx_0_ex/imports/example_ibert_7series_gtx_0.v:21]
INFO: [Synth 8-6157] synthesizing module 'IBUFDS_GTE2' [D:/vivado2019/Vivado/2019.1/scripts/rt/data/unisim_comp.v:33009]
	Parameter CLKCM_CFG bound to: TRUE - type: string 
	Parameter CLKRCV_TRST bound to: TRUE - type: string 
	Parameter CLKSWING_CFG bound to: 2'b11 
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS_GTE2' (1#1) [D:/vivado2019/Vivado/2019.1/scripts/rt/data/unisim_comp.v:33009]
INFO: [Synth 8-6157] synthesizing module 'IBUFGDS' [D:/vivado2019/Vivado/2019.1/scripts/rt/data/unisim_comp.v:33335]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUFGDS' (2#1) [D:/vivado2019/Vivado/2019.1/scripts/rt/data/unisim_comp.v:33335]
INFO: [Synth 8-6157] synthesizing module 'ibert_7series_gtx_0' [d:/BaiduNetdiskDownload/K7325_676_hdmi_inout/gtx_125M_IBERT/ibert_7series_gtx_0_ex/ibert_7series_gtx_0_ex.srcs/sources_1/ip/ibert_7series_gtx_0/synth/ibert_7series_gtx_0.v:81]
INFO: [Synth 8-6157] synthesizing module 'GTXE2_CHANNEL' [D:/vivado2019/Vivado/2019.1/scripts/rt/data/unisim_comp.v:21274]
INFO: [Synth 8-6155] done synthesizing module 'GTXE2_CHANNEL' (28#1) [D:/vivado2019/Vivado/2019.1/scripts/rt/data/unisim_comp.v:21274]
INFO: [Synth 8-6157] synthesizing module 'BUFH' [D:/vivado2019/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1311]
INFO: [Synth 8-6155] done synthesizing module 'BUFH' (31#1) [D:/vivado2019/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1311]
INFO: [Synth 8-6157] synthesizing module 'GTXE2_COMMON' [D:/vivado2019/Vivado/2019.1/scripts/rt/data/unisim_comp.v:21947]
INFO: [Synth 8-6155] done synthesizing module 'GTXE2_COMMON' (33#1) [D:/vivado2019/Vivado/2019.1/scripts/rt/data/unisim_comp.v:21947]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [D:/vivado2019/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1075]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (36#1) [D:/vivado2019/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1075]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [D:/vivado2019/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39813]
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (37#1) [D:/vivado2019/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39813]
INFO: [Synth 8-6157] synthesizing module 'BSCANE2' [D:/vivado2019/Vivado/2019.1/scripts/rt/data/unisim_comp.v:876]
INFO: [Synth 8-6155] done synthesizing module 'BSCANE2' (38#1) [D:/vivado2019/Vivado/2019.1/scripts/rt/data/unisim_comp.v:876]
INFO: [Synth 8-6157] synthesizing module 'BUFR' [D:/vivado2019/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1402]
INFO: [Synth 8-6155] done synthesizing module 'BUFR' (40#1) [D:/vivado2019/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1402]
INFO: [Synth 8-6155] done synthesizing module 'ibert_7series_gtx_0' (87#1) [d:/BaiduNetdiskDownload/K7325_676_hdmi_inout/gtx_125M_IBERT/ibert_7series_gtx_0_ex/ibert_7series_gtx_0_ex.srcs/sources_1/ip/ibert_7series_gtx_0/synth/ibert_7series_gtx_0.v:81]
WARNING: [Synth 8-7023] instance 'u_ibert_core' of module 'ibert_7series_gtx_0' has 8 connections declared, but only 7 given [d:/BaiduNetdiskDownload/K7325_676_hdmi_inout/gtx_125M_IBERT/ibert_7series_gtx_0_ex/imports/example_ibert_7series_gtx_0.v:93]
INFO: [Synth 8-6155] done synthesizing module 'example_ibert_7series_gtx_0' (88#1) [d:/BaiduNetdiskDownload/K7325_676_hdmi_inout/gtx_125M_IBERT/ibert_7series_gtx_0_ex/imports/example_ibert_7series_gtx_0.v:21]
WARNING: [Synth 8-3331] design clk_20bit has unconnected port en_i
WARNING: [Synth 8-3331] design clk_20bit has unconnected port seed_i[9]
WARNING: [Synth 8-3331] design clk_20bit has unconnected port seed_i[8]
WARNING: [Synth 8-3331] design ibert_pat_gen has unconnected port SEED_I[39]
WARNING: [Synth 8-3331] design ibert_pat_gen has unconnected port SEED_I[38]
WARNING: [Synth 8-3331] design ibert_pat_gen has unconnected port SEED_I[37]
WARNING: [Synth 8-3331] design ibert_pat_gen has unconnected port SEED_I[36]
WARNING: [Synth 8-3331] design ibert_pat_gen has unconnected port SEED_I[35]
WARNING: [Synth 8-3331] design ibert_pat_gen has unconnected port SEED_I[34]
WARNING: [Synth 8-3331] design ibert_pat_gen has unconnected port SEED_I[33]
WARNING: [Synth 8-3331] design ibert_pat_gen has unconnected port SEED_I[32]
WARNING: [Synth 8-3331] design ibert_pat_gen has unconnected port SEED_I[31]
WARNING: [Synth 8-3331] design pattern_handler has unconnected port TX_CHARISK_O[7]
WARNING: [Synth 8-3331] design pattern_handler has unconnected port TX_CHARISK_O[6]
WARNING: [Synth 8-3331] design pattern_handler has unconnected port TX_CHARISK_O[5]
WARNING: [Synth 8-3331] design pattern_handler has unconnected port TX_CHARISK_O[4]
WARNING: [Synth 8-3331] design pattern_handler has unconnected port TX_CHARISK_O[3]
WARNING: [Synth 8-3331] design pattern_handler has unconnected port TX_CHARISK_O[2]
WARNING: [Synth 8-3331] design pattern_handler has unconnected port TX_CHARISK_O[1]
WARNING: [Synth 8-3331] design pattern_handler has unconnected port TX_CHARISK_O[0]
WARNING: [Synth 8-3331] design pattern_handler has unconnected port TX_DATA_WIDTH_I[2]
WARNING: [Synth 8-3331] design pattern_handler has unconnected port TX_DATA_WIDTH_I[1]
WARNING: [Synth 8-3331] design pattern_handler has unconnected port TX_DATA_WIDTH_I[0]
WARNING: [Synth 8-3331] design pattern_handler has unconnected port TXERRFWD_SEL_I[7]
WARNING: [Synth 8-3331] design pattern_handler has unconnected port TXERRFWD_SEL_I[6]
WARNING: [Synth 8-3331] design pattern_handler has unconnected port TXERRFWD_SEL_I[5]
WARNING: [Synth 8-3331] design pattern_handler has unconnected port TXERRFWD_SEL_I[4]
WARNING: [Synth 8-3331] design pattern_handler has unconnected port TXERRFWD_SEL_I[3]
WARNING: [Synth 8-3331] design pattern_handler has unconnected port RX_DATA_I[79]
WARNING: [Synth 8-3331] design pattern_handler has unconnected port RX_DATA_I[78]
WARNING: [Synth 8-3331] design pattern_handler has unconnected port RX_DATA_I[77]
WARNING: [Synth 8-3331] design pattern_handler has unconnected port RX_DATA_I[76]
WARNING: [Synth 8-3331] design pattern_handler has unconnected port RX_DATA_I[75]
WARNING: [Synth 8-3331] design pattern_handler has unconnected port RX_DATA_I[74]
WARNING: [Synth 8-3331] design pattern_handler has unconnected port RX_DATA_I[73]
WARNING: [Synth 8-3331] design pattern_handler has unconnected port RX_DATA_I[72]
WARNING: [Synth 8-3331] design pattern_handler has unconnected port RX_DATA_I[71]
WARNING: [Synth 8-3331] design pattern_handler has unconnected port RX_DATA_I[70]
WARNING: [Synth 8-3331] design pattern_handler has unconnected port RX_DATA_I[69]
WARNING: [Synth 8-3331] design pattern_handler has unconnected port RX_DATA_I[68]
WARNING: [Synth 8-3331] design pattern_handler has unconnected port RX_DATA_I[67]
WARNING: [Synth 8-3331] design pattern_handler has unconnected port RX_DATA_I[66]
WARNING: [Synth 8-3331] design pattern_handler has unconnected port RX_DATA_I[65]
WARNING: [Synth 8-3331] design pattern_handler has unconnected port RX_DATA_I[64]
WARNING: [Synth 8-3331] design pattern_handler has unconnected port RX_DATA_I[63]
WARNING: [Synth 8-3331] design pattern_handler has unconnected port RX_DATA_I[62]
WARNING: [Synth 8-3331] design pattern_handler has unconnected port RX_DATA_I[61]
WARNING: [Synth 8-3331] design pattern_handler has unconnected port RX_DATA_I[60]
WARNING: [Synth 8-3331] design pattern_handler has unconnected port RX_DATA_I[59]
WARNING: [Synth 8-3331] design pattern_handler has unconnected port RX_DATA_I[58]
WARNING: [Synth 8-3331] design pattern_handler has unconnected port RX_DATA_I[57]
WARNING: [Synth 8-3331] design pattern_handler has unconnected port RX_DATA_I[56]
WARNING: [Synth 8-3331] design pattern_handler has unconnected port RX_DATA_I[55]
WARNING: [Synth 8-3331] design pattern_handler has unconnected port RX_DATA_I[54]
WARNING: [Synth 8-3331] design pattern_handler has unconnected port RX_DATA_I[53]
WARNING: [Synth 8-3331] design pattern_handler has unconnected port RX_DATA_I[52]
WARNING: [Synth 8-3331] design pattern_handler has unconnected port RX_DATA_I[51]
WARNING: [Synth 8-3331] design pattern_handler has unconnected port RX_DATA_I[50]
WARNING: [Synth 8-3331] design pattern_handler has unconnected port RX_DATA_I[49]
WARNING: [Synth 8-3331] design pattern_handler has unconnected port RX_DATA_I[48]
WARNING: [Synth 8-3331] design pattern_handler has unconnected port RX_DATA_I[47]
WARNING: [Synth 8-3331] design pattern_handler has unconnected port RX_DATA_I[46]
WARNING: [Synth 8-3331] design pattern_handler has unconnected port RX_DATA_I[45]
WARNING: [Synth 8-3331] design pattern_handler has unconnected port RX_DATA_I[44]
WARNING: [Synth 8-3331] design pattern_handler has unconnected port RX_DATA_I[43]
WARNING: [Synth 8-3331] design pattern_handler has unconnected port RX_DATA_I[42]
WARNING: [Synth 8-3331] design pattern_handler has unconnected port RX_DATA_I[41]
WARNING: [Synth 8-3331] design pattern_handler has unconnected port RX_DATA_I[40]
WARNING: [Synth 8-3331] design pattern_handler has unconnected port RX_DATA_I[39]
WARNING: [Synth 8-3331] design pattern_handler has unconnected port RX_DATA_I[38]
WARNING: [Synth 8-3331] design pattern_handler has unconnected port RX_DATA_I[29]
WARNING: [Synth 8-3331] design pattern_handler has unconnected port RX_DATA_I[28]
WARNING: [Synth 8-3331] design pattern_handler has unconnected port RX_DATA_I[19]
WARNING: [Synth 8-3331] design pattern_handler has unconnected port RX_DATA_I[18]
WARNING: [Synth 8-3331] design pattern_handler has unconnected port RX_DATA_I[9]
WARNING: [Synth 8-3331] design pattern_handler has unconnected port RX_DATA_I[8]
WARNING: [Synth 8-3331] design pattern_handler has unconnected port RX_DATA_WIDTH_I[2]
WARNING: [Synth 8-3331] design pattern_handler has unconnected port RX_DATA_WIDTH_I[1]
WARNING: [Synth 8-3331] design pattern_handler has unconnected port RX_DATA_WIDTH_I[0]
WARNING: [Synth 8-3331] design gtxe2_reset_controller has unconnected port TX_CLK_I
WARNING: [Synth 8-3331] design xsdb_register__parameterized76 has unconnected port RST_REG_I
WARNING: [Synth 8-3331] design xsdb_register__parameterized76 has unconnected port S_DADDR_I[16]
WARNING: [Synth 8-3331] design xsdb_register__parameterized76 has unconnected port S_DADDR_I[15]
WARNING: [Synth 8-3331] design xsdb_register__parameterized76 has unconnected port S_DADDR_I[14]
WARNING: [Synth 8-3331] design xsdb_register__parameterized76 has unconnected port S_DADDR_I[13]
WARNING: [Synth 8-3331] design xsdb_register__parameterized76 has unconnected port S_DADDR_I[12]
WARNING: [Synth 8-3331] design xsdb_register__parameterized76 has unconnected port S_DADDR_I[11]
WARNING: [Synth 8-3331] design xsdb_register__parameterized76 has unconnected port S_DADDR_I[10]
WARNING: [Synth 8-3331] design xsdb_register__parameterized76 has unconnected port S_DADDR_I[9]
WARNING: [Synth 8-3331] design xsdb_register__parameterized76 has unconnected port S_DADDR_I[8]
WARNING: [Synth 8-3331] design xsdb_register__parameterized76 has unconnected port S_DADDR_I[7]
WARNING: [Synth 8-3331] design xsdb_register__parameterized76 has unconnected port S_DADDR_I[6]
WARNING: [Synth 8-3331] design xsdb_register__parameterized76 has unconnected port S_DADDR_I[5]
WARNING: [Synth 8-3331] design xsdb_register__parameterized76 has unconnected port S_DADDR_I[4]
WARNING: [Synth 8-3331] design xsdb_register__parameterized76 has unconnected port S_DADDR_I[3]
WARNING: [Synth 8-3331] design xsdb_register__parameterized76 has unconnected port S_DADDR_I[2]
WARNING: [Synth 8-3331] design xsdb_register__parameterized76 has unconnected port S_DADDR_I[1]
WARNING: [Synth 8-3331] design xsdb_register__parameterized76 has unconnected port S_DADDR_I[0]
WARNING: [Synth 8-3331] design xsdb_register__parameterized76 has unconnected port S_DI_I[15]
WARNING: [Synth 8-3331] design xsdb_register__parameterized76 has unconnected port S_DI_I[14]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:41 ; elapsed = 00:00:44 . Memory (MB): peak = 1094.453 ; gain = 408.266
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:43 ; elapsed = 00:00:46 . Memory (MB): peak = 1094.453 ; gain = 408.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:43 ; elapsed = 00:00:46 . Memory (MB): peak = 1094.453 ; gain = 408.266
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/BaiduNetdiskDownload/K7325_676_hdmi_inout/gtx_125M_IBERT/ibert_7series_gtx_0_ex/imports/example_ibert_7series_gtx_0.xdc]
INFO: [Timing 38-2] Deriving generated clocks [d:/BaiduNetdiskDownload/K7325_676_hdmi_inout/gtx_125M_IBERT/ibert_7series_gtx_0_ex/imports/example_ibert_7series_gtx_0.xdc:39]
Finished Parsing XDC File [d:/BaiduNetdiskDownload/K7325_676_hdmi_inout/gtx_125M_IBERT/ibert_7series_gtx_0_ex/imports/example_ibert_7series_gtx_0.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/BaiduNetdiskDownload/K7325_676_hdmi_inout/gtx_125M_IBERT/ibert_7series_gtx_0_ex/imports/example_ibert_7series_gtx_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/example_ibert_7series_gtx_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/example_ibert_7series_gtx_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [d:/BaiduNetdiskDownload/K7325_676_hdmi_inout/gtx_125M_IBERT/ibert_7series_gtx_0_ex/ibert_7series_gtx_0_ex.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [d:/BaiduNetdiskDownload/K7325_676_hdmi_inout/gtx_125M_IBERT/ibert_7series_gtx_0_ex/ibert_7series_gtx_0_ex.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 1235.660 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IBUFGDS => IBUFDS: 1 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.553 . Memory (MB): peak = 1235.660 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:42 ; elapsed = 00:01:44 . Memory (MB): peak = 1235.660 ; gain = 549.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k325tffg676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:42 ; elapsed = 00:01:44 . Memory (MB): peak = 1235.660 ; gain = 549.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for u_ibert_core. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:43 ; elapsed = 00:01:45 . Memory (MB): peak = 1235.660 ; gain = 549.473
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'rh_state_reg' in module 'gtxe2_reset_controller'
INFO: [Synth 8-5544] ROM "rh_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gttxreset_s" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'ibert_rxcdr_reset'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                       0000000001 |                             0001
               PLL_RESET |                       0000000010 |                             0010
         WAIT_QPLLUNLOCK |                       0000000100 |                             0100
         WAIT_CPLLUNLOCK |                       0000001000 |                             0011
          ASSERT_GTRESET |                       0000010000 |                             0101
       DEASSERT_PLLRESET |                       0000100000 |                             0110
           WAIT_QPLLLOCK |                       0001000000 |                             1000
           WAIT_CPLLLOCK |                       0010000000 |                             0111
        DEASSERT_GTRESET |                       0100000000 |                             1001
           CHK_RESETDONE |                       1000000000 |                             1010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rh_state_reg' using encoding 'one-hot' in module 'gtxe2_reset_controller'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   READY |                               00 |                               00
         ASSERT_CDRRESET |                               01 |                               01
                    WAIT |                               10 |                               10
        WAIT_RXRESETDONE |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'ibert_rxcdr_reset'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:05 ; elapsed = 00:02:08 . Memory (MB): peak = 1235.660 ; gain = 549.473
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------------------+------------+----------+
|      |RTL Partition                    |Replication |Instances |
+------+---------------------------------+------------+----------+
|1     |gtxe2_quad__GB0                  |           1|     26754|
|2     |gtxe2_quad__GB1                  |           1|     25458|
|3     |gtxe2_quad__parameterized0__GB0  |           1|     26754|
|4     |gtxe2_quad__parameterized0__GB1  |           1|     25385|
|5     |ibert_7series_gtx__GC0           |           1|      3197|
|6     |example_ibert_7series_gtx_0__GC0 |           1|         2|
+------+---------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     48 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 9     
	   9 Input     32 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 32    
	   3 Input      8 Bit       Adders := 8     
	   3 Input      7 Bit       Adders := 8     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 25    
	   2 Input      5 Bit       Adders := 56    
	   2 Input      4 Bit       Adders := 48    
+---XORs : 
	   2 Input     80 Bit         XORs := 16    
	   2 Input     32 Bit         XORs := 8     
	   2 Input      1 Bit         XORs := 2140  
	   3 Input      1 Bit         XORs := 16    
+---XORs : 
	                4 Bit    Wide XORs := 4     
	                3 Bit    Wide XORs := 4     
	                2 Bit    Wide XORs := 4     
+---Registers : 
	              128 Bit    Registers := 1     
	               80 Bit    Registers := 8     
	               64 Bit    Registers := 1     
	               48 Bit    Registers := 73    
	               40 Bit    Registers := 16    
	               32 Bit    Registers := 176   
	               31 Bit    Registers := 32    
	               28 Bit    Registers := 2     
	               23 Bit    Registers := 16    
	               18 Bit    Registers := 2     
	               17 Bit    Registers := 10    
	               16 Bit    Registers := 834   
	               15 Bit    Registers := 16    
	               12 Bit    Registers := 2     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 6     
	                8 Bit    Registers := 24    
	                7 Bit    Registers := 27    
	                6 Bit    Registers := 33    
	                5 Bit    Registers := 57    
	                4 Bit    Registers := 153   
	                3 Bit    Registers := 22    
	                2 Bit    Registers := 27    
	                1 Bit    Registers := 736   
+---Muxes : 
	   2 Input     80 Bit        Muxes := 16    
	   2 Input     32 Bit        Muxes := 17    
	   4 Input     32 Bit        Muxes := 8     
	   2 Input     31 Bit        Muxes := 16    
	   2 Input     23 Bit        Muxes := 16    
	   8 Input     16 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 27    
	  28 Input     16 Bit        Muxes := 2     
	   4 Input     16 Bit        Muxes := 2     
	  25 Input     16 Bit        Muxes := 7     
	   2 Input     15 Bit        Muxes := 16    
	   2 Input     12 Bit        Muxes := 1     
	  10 Input     10 Bit        Muxes := 8     
	   2 Input     10 Bit        Muxes := 64    
	  20 Input     10 Bit        Muxes := 5     
	   2 Input      7 Bit        Muxes := 16    
	   2 Input      6 Bit        Muxes := 40    
	  28 Input      5 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 41    
	   3 Input      4 Bit        Muxes := 1     
	  20 Input      4 Bit        Muxes := 1     
	  25 Input      3 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 35    
	   2 Input      2 Bit        Muxes := 61    
	   4 Input      2 Bit        Muxes := 8     
	   5 Input      2 Bit        Muxes := 1     
	  20 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 134   
	   4 Input      1 Bit        Muxes := 20    
	  10 Input      1 Bit        Muxes := 40    
	   5 Input      1 Bit        Muxes := 32    
	  16 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	  20 Input      1 Bit        Muxes := 12    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module chipscope_xsdb_slave__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	                1 Bit    Registers := 4     
+---Muxes : 
	   8 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	  25 Input      3 Bit        Muxes := 1     
Module xsdb_register_ctl__parameterized16__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized77__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_ctl__parameterized0__23 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized17__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized0__12 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__100 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__53 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__52 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__51 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized0__11 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__50 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__49 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__48 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__47 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module gtxe2_common_regs 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	  28 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	  28 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module gtxe2_common_slave 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module chipscope_xsdb_slave__2 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	                1 Bit    Registers := 4     
+---Muxes : 
	  25 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
Module xsdb_register_ctl__4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized0__10 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized1__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized2__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized3__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized4__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized5__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized0__9 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized0__8 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized6__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized7__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized8__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized9__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized10__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized11__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized12__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized13__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized0__7 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized0__6 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__46 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__45 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__44 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__43 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__42 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__41 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__40 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__39 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__38 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__37 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized14__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized0__5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__36 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__35 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__34 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__33 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__32 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__31 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__30 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__29 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized15__12 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__28 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized15__5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__27 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized15__4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__26 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized15__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__25 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized15__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__24 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized15__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__23 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__22 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__21 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__20 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__19 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__18 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__17 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__16 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__15 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__14 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__13 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized0__4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__12 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__11 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__10 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__9 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__8 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__7 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__6 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module gtxe2_channel_regs__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module gtxe2_reset_controller__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 30    
+---Muxes : 
	  10 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 5     
Module prbs7_32__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 35    
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                7 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module prbs15_32__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 32    
+---Registers : 
	               32 Bit    Registers := 1     
	               15 Bit    Registers := 1     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module prbs23_32__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 32    
+---Registers : 
	               32 Bit    Registers := 1     
	               23 Bit    Registers := 1     
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module prbs31_32__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 32    
+---Registers : 
	               32 Bit    Registers := 1     
	               31 Bit    Registers := 1     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module clk_2bit__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module clk_20bit__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
Module ibert_pat_gen__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               31 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module prbs7_32__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 35    
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                7 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module prbs15_32__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 32    
+---Registers : 
	               32 Bit    Registers := 1     
	               15 Bit    Registers := 1     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module prbs23_32__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 32    
+---Registers : 
	               32 Bit    Registers := 1     
	               23 Bit    Registers := 1     
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module prbs31_32__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 32    
+---Registers : 
	               32 Bit    Registers := 1     
	               31 Bit    Registers := 1     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module clk_2bit__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module clk_20bit__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
Module ibert_pat_gen__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               31 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module ibert_ones_counter__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 1     
	   3 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 7     
+---Registers : 
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 7     
	                1 Bit    Registers := 2     
Module ibert_pat_chk__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               40 Bit    Registers := 2     
	               32 Bit    Registers := 7     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module xfer_level__2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module ibert_accumulator__1 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 4     
	                1 Bit    Registers := 2     
Module ibert_accumulator__4 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 4     
	                1 Bit    Registers := 2     
Module pattern_handler__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     80 Bit         XORs := 2     
+---Registers : 
	               80 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 2     
Module ibert_freq_counter__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
Module ibert_freq_counter__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
Module ibert_freq_counter__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
Module ibert_freq_counter__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
Module ibert_rxcdr_reset__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
Module gtxe2_channel_slave__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
Module chipscope_xsdb_slave__1 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	                1 Bit    Registers := 4     
+---Muxes : 
	  25 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
Module xsdb_register_ctl__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized0__22 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized2__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized3__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized4__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized5__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized0__21 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized0__20 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized6__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized7__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized8__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized9__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized10__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized11__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized12__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized13__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized0__19 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized0__18 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__99 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__98 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__97 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__96 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__95 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__94 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__93 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__92 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__91 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__90 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized14__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized0__17 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__89 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__88 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__87 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__86 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__85 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__84 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__83 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__82 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized15__11 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__81 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized15__10 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__80 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized15__9 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__79 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized15__8 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__78 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized15__7 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__77 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized15__6 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__76 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__75 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__74 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__73 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__72 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__71 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__70 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__69 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__68 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__67 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__66 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized0__16 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__65 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__64 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized0__15 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized0__14 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized0__13 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__63 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__62 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__61 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__60 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__59 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__58 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__57 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__56 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__55 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__54 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module gtxe2_channel_regs__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module gtxe2_reset_controller__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 30    
+---Muxes : 
	  10 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 5     
Module prbs7_32__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 35    
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                7 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module prbs15_32__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 32    
+---Registers : 
	               32 Bit    Registers := 1     
	               15 Bit    Registers := 1     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module prbs23_32__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 32    
+---Registers : 
	               32 Bit    Registers := 1     
	               23 Bit    Registers := 1     
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module prbs31_32__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 32    
+---Registers : 
	               32 Bit    Registers := 1     
	               31 Bit    Registers := 1     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module clk_2bit__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module clk_20bit__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
Module ibert_pat_gen__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               31 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module prbs7_32__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 35    
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                7 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module prbs15_32__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 32    
+---Registers : 
	               32 Bit    Registers := 1     
	               15 Bit    Registers := 1     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module prbs23_32__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 32    
+---Registers : 
	               32 Bit    Registers := 1     
	               23 Bit    Registers := 1     
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module prbs31_32__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 32    
+---Registers : 
	               32 Bit    Registers := 1     
	               31 Bit    Registers := 1     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module clk_2bit__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module clk_20bit__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
Module ibert_pat_gen__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               31 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module ibert_ones_counter__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 1     
	   3 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 7     
+---Registers : 
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 7     
	                1 Bit    Registers := 2     
Module ibert_pat_chk__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               40 Bit    Registers := 2     
	               32 Bit    Registers := 7     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module xfer_level__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module ibert_accumulator__3 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 4     
	                1 Bit    Registers := 2     
Module ibert_accumulator__2 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 4     
	                1 Bit    Registers := 2     
Module pattern_handler__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     80 Bit         XORs := 2     
+---Registers : 
	               80 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 2     
Module ibert_freq_counter__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
Module ibert_freq_counter__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
Module ibert_freq_counter__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
Module ibert_freq_counter__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
Module ibert_rxcdr_reset__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
Module gtxe2_channel_slave__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
Module chipscope_xsdb_slave__4 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	                1 Bit    Registers := 4     
+---Muxes : 
	  25 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
Module xsdb_register_ctl__8 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized0__43 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized1__4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized2__4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized3__4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized4__4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized5__4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized0__32 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized0__31 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized6__4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized7__4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized8__4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized9__4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized10__4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized11__4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized12__4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized13__4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized0__30 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized0__29 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__192 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__145 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__144 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__143 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__142 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__141 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__140 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__139 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__138 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__137 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized14__4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized0__28 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__136 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__135 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__134 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__133 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__132 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__131 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__130 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__129 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized15__24 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__128 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized15__17 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__127 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized15__16 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__126 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized15__15 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__125 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized15__14 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__124 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized15__13 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__123 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__122 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__121 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__120 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__119 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__118 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__117 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__116 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__115 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__114 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__113 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized0__27 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__112 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__111 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized0__26 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized0__25 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized0__24 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__110 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__109 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__108 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__107 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__106 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__105 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__104 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__103 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__102 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__101 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module gtxe2_channel_regs 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module gtxe2_reset_controller__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 30    
+---Muxes : 
	  10 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 5     
Module prbs7_32__8 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 35    
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                7 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module prbs15_32__8 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 32    
+---Registers : 
	               32 Bit    Registers := 1     
	               15 Bit    Registers := 1     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module prbs23_32__8 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 32    
+---Registers : 
	               32 Bit    Registers := 1     
	               23 Bit    Registers := 1     
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module prbs31_32__8 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 32    
+---Registers : 
	               32 Bit    Registers := 1     
	               31 Bit    Registers := 1     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module clk_2bit__8 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module clk_20bit__8 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
Module ibert_pat_gen__8 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               31 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module prbs7_32__5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 35    
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                7 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module prbs15_32__5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 32    
+---Registers : 
	               32 Bit    Registers := 1     
	               15 Bit    Registers := 1     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module prbs23_32__5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 32    
+---Registers : 
	               32 Bit    Registers := 1     
	               23 Bit    Registers := 1     
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module prbs31_32__5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 32    
+---Registers : 
	               32 Bit    Registers := 1     
	               31 Bit    Registers := 1     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module clk_2bit__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module clk_20bit__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
Module ibert_pat_gen__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               31 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module ibert_ones_counter__4 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 1     
	   3 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 7     
+---Registers : 
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 7     
	                1 Bit    Registers := 2     
Module ibert_pat_chk__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               40 Bit    Registers := 2     
	               32 Bit    Registers := 7     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module xfer_level__4 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module ibert_accumulator__5 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 4     
	                1 Bit    Registers := 2     
Module ibert_accumulator__8 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 4     
	                1 Bit    Registers := 2     
Module pattern_handler__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     80 Bit         XORs := 2     
+---Registers : 
	               80 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 2     
Module ibert_freq_counter__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
Module ibert_freq_counter__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
Module ibert_freq_counter__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
Module ibert_freq_counter__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
Module ibert_rxcdr_reset__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
Module gtxe2_channel_slave 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
Module chipscope_xsdb_slave__3 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	                1 Bit    Registers := 4     
+---Muxes : 
	  25 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
Module xsdb_register_ctl__7 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized0__42 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized1__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized2__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized3__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized4__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized5__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized0__41 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized0__40 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized6__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized7__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized8__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized9__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized10__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__6 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized11__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized12__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized13__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized0__39 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized0__38 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__191 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__190 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__189 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__188 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__187 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__186 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__185 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__184 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__183 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__182 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized14__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized0__37 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__181 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__180 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__179 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__178 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__177 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__176 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__175 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__174 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized15__23 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__173 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized15__22 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__172 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized15__21 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__171 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized15__20 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__170 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized15__19 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__169 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized15__18 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__168 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__167 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__166 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__165 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__164 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__163 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__162 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__161 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__160 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__159 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__158 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized0__36 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__157 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__156 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized0__35 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized0__34 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized0__33 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__155 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__154 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__153 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__152 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__151 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__150 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__149 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__148 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__147 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__146 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module gtxe2_channel_regs__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module gtxe2_reset_controller__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 30    
+---Muxes : 
	  10 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 5     
Module prbs7_32__7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 35    
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                7 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module prbs15_32__7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 32    
+---Registers : 
	               32 Bit    Registers := 1     
	               15 Bit    Registers := 1     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module prbs23_32__7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 32    
+---Registers : 
	               32 Bit    Registers := 1     
	               23 Bit    Registers := 1     
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module prbs31_32__7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 32    
+---Registers : 
	               32 Bit    Registers := 1     
	               31 Bit    Registers := 1     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module clk_2bit__7 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module clk_20bit__7 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
Module ibert_pat_gen__7 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               31 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module prbs7_32__6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 35    
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                7 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module prbs15_32__6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 32    
+---Registers : 
	               32 Bit    Registers := 1     
	               15 Bit    Registers := 1     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module prbs23_32__6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 32    
+---Registers : 
	               32 Bit    Registers := 1     
	               23 Bit    Registers := 1     
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module prbs31_32__6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 32    
+---Registers : 
	               32 Bit    Registers := 1     
	               31 Bit    Registers := 1     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module clk_2bit__6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module clk_20bit__6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
Module ibert_pat_gen__6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               31 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module ibert_ones_counter__3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 1     
	   3 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 7     
+---Registers : 
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 7     
	                1 Bit    Registers := 2     
Module ibert_pat_chk__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               40 Bit    Registers := 2     
	               32 Bit    Registers := 7     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module xfer_level__3 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module ibert_accumulator__7 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 4     
	                1 Bit    Registers := 2     
Module ibert_accumulator__6 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 4     
	                1 Bit    Registers := 2     
Module pattern_handler__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     80 Bit         XORs := 2     
+---Registers : 
	               80 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 2     
Module ibert_freq_counter__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
Module ibert_freq_counter__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
Module ibert_freq_counter__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
Module ibert_freq_counter__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
Module ibert_rxcdr_reset__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
Module gtxe2_channel_slave__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
Module chipscope_xsdb_slave__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	                1 Bit    Registers := 4     
+---Muxes : 
	   8 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	  25 Input      3 Bit        Muxes := 1     
Module xsdb_register_ctl__parameterized16 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized77 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_ctl__parameterized0__66 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized17 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized0__55 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__292 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__245 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__244 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__243 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized0__54 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__242 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__241 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__240 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__239 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module gtxe2_common_regs__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	  28 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	  28 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module gtxe2_common_slave__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module chipscope_xsdb_slave__6 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	                1 Bit    Registers := 4     
+---Muxes : 
	  25 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
Module xsdb_register_ctl__12 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized0__53 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized1__6 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized2__6 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized3__6 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized4__6 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized5__6 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized0__52 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized0__51 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized6__6 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized7__6 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized8__6 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized9__6 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized10__6 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__9 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized11__6 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized12__6 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized13__6 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized0__50 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized0__49 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__238 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__237 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__236 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__235 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__234 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__233 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__232 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__231 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__230 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__229 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized14__6 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized0__48 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__228 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__227 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__226 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__225 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__224 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__223 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__222 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__221 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized15__36 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__220 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized15__29 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__219 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized15__28 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__218 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized15__27 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__217 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized15__26 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__216 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized15__25 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__215 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__214 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__213 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__212 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__211 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__210 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__209 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__208 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__207 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__206 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__205 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized0__47 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__204 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__203 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized0__46 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized0__45 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized0__44 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__202 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__201 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__200 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__199 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__198 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__197 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__196 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__195 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__194 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__193 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module gtxe2_channel_regs__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module gtxe2_reset_controller__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 30    
+---Muxes : 
	  10 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 5     
Module prbs7_32__12 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 35    
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                7 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module prbs15_32__12 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 32    
+---Registers : 
	               32 Bit    Registers := 1     
	               15 Bit    Registers := 1     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module prbs23_32__12 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 32    
+---Registers : 
	               32 Bit    Registers := 1     
	               23 Bit    Registers := 1     
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module prbs31_32__12 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 32    
+---Registers : 
	               32 Bit    Registers := 1     
	               31 Bit    Registers := 1     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module clk_2bit__12 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module clk_20bit__12 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
Module ibert_pat_gen__12 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               31 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module prbs7_32__9 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 35    
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                7 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module prbs15_32__9 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 32    
+---Registers : 
	               32 Bit    Registers := 1     
	               15 Bit    Registers := 1     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module prbs23_32__9 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 32    
+---Registers : 
	               32 Bit    Registers := 1     
	               23 Bit    Registers := 1     
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module prbs31_32__9 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 32    
+---Registers : 
	               32 Bit    Registers := 1     
	               31 Bit    Registers := 1     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module clk_2bit__9 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module clk_20bit__9 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
Module ibert_pat_gen__9 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               31 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module ibert_ones_counter__6 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 1     
	   3 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 7     
+---Registers : 
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 7     
	                1 Bit    Registers := 2     
Module ibert_pat_chk__6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               40 Bit    Registers := 2     
	               32 Bit    Registers := 7     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module xfer_level__6 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module ibert_accumulator__9 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 4     
	                1 Bit    Registers := 2     
Module ibert_accumulator__12 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 4     
	                1 Bit    Registers := 2     
Module pattern_handler__6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     80 Bit         XORs := 2     
+---Registers : 
	               80 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 2     
Module ibert_freq_counter__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
Module ibert_freq_counter__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
Module ibert_freq_counter__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
Module ibert_freq_counter__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
Module ibert_rxcdr_reset__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
Module gtxe2_channel_slave__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
Module chipscope_xsdb_slave__5 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	                1 Bit    Registers := 4     
+---Muxes : 
	  25 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
Module xsdb_register_ctl__11 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized0__65 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized1__5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized2__5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized3__5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized4__5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized5__5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized0__64 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized0__63 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized6__5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized7__5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized8__5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized9__5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized10__5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__10 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized11__5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized12__5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized13__5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized0__62 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized0__61 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__291 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__290 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__289 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__288 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__287 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__286 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__285 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__284 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__283 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__282 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized14__5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized0__60 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__281 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__280 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__279 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__278 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__277 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__276 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__275 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__274 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized15__35 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__273 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized15__34 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__272 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized15__33 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__271 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized15__32 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__270 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized15__31 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__269 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized15__30 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__268 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__267 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__266 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__265 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__264 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__263 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__262 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__261 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__260 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__259 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__258 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized0__59 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__257 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__256 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized0__58 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized0__57 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized0__56 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__255 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__254 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__253 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__252 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__251 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__250 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__249 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__248 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__247 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__246 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module gtxe2_channel_regs__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module gtxe2_reset_controller__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 30    
+---Muxes : 
	  10 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 5     
Module prbs7_32__11 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 35    
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                7 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module prbs15_32__11 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 32    
+---Registers : 
	               32 Bit    Registers := 1     
	               15 Bit    Registers := 1     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module prbs23_32__11 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 32    
+---Registers : 
	               32 Bit    Registers := 1     
	               23 Bit    Registers := 1     
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module prbs31_32__11 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 32    
+---Registers : 
	               32 Bit    Registers := 1     
	               31 Bit    Registers := 1     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module clk_2bit__11 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module clk_20bit__11 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
Module ibert_pat_gen__11 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               31 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module prbs7_32__10 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 35    
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                7 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module prbs15_32__10 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 32    
+---Registers : 
	               32 Bit    Registers := 1     
	               15 Bit    Registers := 1     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module prbs23_32__10 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 32    
+---Registers : 
	               32 Bit    Registers := 1     
	               23 Bit    Registers := 1     
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module prbs31_32__10 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 32    
+---Registers : 
	               32 Bit    Registers := 1     
	               31 Bit    Registers := 1     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module clk_2bit__10 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module clk_20bit__10 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
Module ibert_pat_gen__10 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               31 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module ibert_ones_counter__5 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 1     
	   3 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 7     
+---Registers : 
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 7     
	                1 Bit    Registers := 2     
Module ibert_pat_chk__5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               40 Bit    Registers := 2     
	               32 Bit    Registers := 7     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module xfer_level__5 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module ibert_accumulator__11 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 4     
	                1 Bit    Registers := 2     
Module ibert_accumulator__10 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 4     
	                1 Bit    Registers := 2     
Module pattern_handler__5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     80 Bit         XORs := 2     
+---Registers : 
	               80 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 2     
Module ibert_freq_counter__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
Module ibert_freq_counter__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
Module ibert_freq_counter__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
Module ibert_freq_counter__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
Module ibert_rxcdr_reset__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
Module gtxe2_channel_slave__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
Module chipscope_xsdb_slave 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	                1 Bit    Registers := 4     
+---Muxes : 
	  25 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
Module xsdb_register_ctl 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized0__75 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized0__74 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized10 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__13 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized11 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized12 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized13 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized0__73 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized0__72 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__337 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__336 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__335 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__334 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__333 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__332 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__331 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__330 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__329 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized14 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized0__71 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__328 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__327 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__326 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__325 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__324 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__323 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__322 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__321 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized15 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__320 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized15__41 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__319 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized15__40 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__318 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized15__39 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__317 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized15__38 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__316 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized15__37 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__315 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__314 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__313 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__312 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__311 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__310 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__309 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__308 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__307 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__306 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__305 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized0__70 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__304 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__303 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized0__69 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized0__68 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized0__67 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__302 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__301 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__300 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__299 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__298 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__297 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__296 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__295 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__294 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__293 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module gtxe2_channel_regs__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module gtxe2_reset_controller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 30    
+---Muxes : 
	  10 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 5     
Module prbs7_32 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 35    
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                7 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module prbs15_32 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 32    
+---Registers : 
	               32 Bit    Registers := 1     
	               15 Bit    Registers := 1     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module prbs23_32 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 32    
+---Registers : 
	               32 Bit    Registers := 1     
	               23 Bit    Registers := 1     
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module prbs31_32 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 32    
+---Registers : 
	               32 Bit    Registers := 1     
	               31 Bit    Registers := 1     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module clk_2bit 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module clk_20bit 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
Module ibert_pat_gen 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               31 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module prbs7_32__13 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 35    
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                7 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module prbs15_32__13 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 32    
+---Registers : 
	               32 Bit    Registers := 1     
	               15 Bit    Registers := 1     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module prbs23_32__13 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 32    
+---Registers : 
	               32 Bit    Registers := 1     
	               23 Bit    Registers := 1     
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module prbs31_32__13 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 32    
+---Registers : 
	               32 Bit    Registers := 1     
	               31 Bit    Registers := 1     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module clk_2bit__13 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module clk_20bit__13 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
Module ibert_pat_gen__13 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               31 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module ibert_ones_counter 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 1     
	   3 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 7     
+---Registers : 
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 7     
	                1 Bit    Registers := 2     
Module ibert_pat_chk 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               40 Bit    Registers := 2     
	               32 Bit    Registers := 7     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module xfer_level 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module ibert_accumulator__13 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 4     
	                1 Bit    Registers := 2     
Module ibert_accumulator 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 4     
	                1 Bit    Registers := 2     
Module pattern_handler 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     80 Bit         XORs := 2     
+---Registers : 
	               80 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 2     
Module ibert_freq_counter__29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
Module ibert_freq_counter__30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
Module ibert_freq_counter__31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
Module ibert_freq_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
Module ibert_rxcdr_reset 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
Module gtxe2_channel_slave__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
Module chipscope_xsdb_slave__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	                1 Bit    Registers := 4     
+---Muxes : 
	   8 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	  25 Input      3 Bit        Muxes := 1     
Module xsdb_register_ctl__15 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized0__85 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized1__7 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized2__7 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized3__7 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized4__7 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized5__7 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized0__84 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized0__83 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized6__7 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized7__7 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized8__7 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized9__7 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized10__7 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__14 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized11__7 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized12__7 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized13__7 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized0__82 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized0__81 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__383 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__382 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__381 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__380 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__379 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__378 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__377 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__376 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__375 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__374 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized14__7 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized0__80 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__373 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__372 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__371 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__370 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__369 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__368 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__367 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__366 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized15__47 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__365 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized15__46 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__364 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized15__45 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__363 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized15__44 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__362 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized15__43 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__361 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized15__42 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__360 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__359 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__358 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__357 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__356 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__355 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__354 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__353 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__352 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__351 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__350 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized0__79 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__349 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__348 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized0__78 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized0__77 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized0__76 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__347 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__346 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__345 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__344 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__343 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__342 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__341 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__340 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__339 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__338 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module gtxe2_channel_regs__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module gtxe2_reset_controller__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 30    
+---Muxes : 
	  10 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 5     
Module prbs7_32__15 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 35    
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                7 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module prbs15_32__15 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 32    
+---Registers : 
	               32 Bit    Registers := 1     
	               15 Bit    Registers := 1     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module prbs23_32__15 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 32    
+---Registers : 
	               32 Bit    Registers := 1     
	               23 Bit    Registers := 1     
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module prbs31_32__15 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 32    
+---Registers : 
	               32 Bit    Registers := 1     
	               31 Bit    Registers := 1     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module clk_2bit__15 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module clk_20bit__15 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
Module ibert_pat_gen__15 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               31 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module prbs7_32__14 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 35    
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                7 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module prbs15_32__14 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 32    
+---Registers : 
	               32 Bit    Registers := 1     
	               15 Bit    Registers := 1     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module prbs23_32__14 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 32    
+---Registers : 
	               32 Bit    Registers := 1     
	               23 Bit    Registers := 1     
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module prbs31_32__14 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 32    
+---Registers : 
	               32 Bit    Registers := 1     
	               31 Bit    Registers := 1     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module clk_2bit__14 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module clk_20bit__14 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
Module ibert_pat_gen__14 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               31 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module ibert_ones_counter__7 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 1     
	   3 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 7     
+---Registers : 
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 7     
	                1 Bit    Registers := 2     
Module ibert_pat_chk__7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               40 Bit    Registers := 2     
	               32 Bit    Registers := 7     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module xfer_level__7 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module ibert_accumulator__15 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 4     
	                1 Bit    Registers := 2     
Module ibert_accumulator__14 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 4     
	                1 Bit    Registers := 2     
Module pattern_handler__7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     80 Bit         XORs := 2     
+---Registers : 
	               80 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 2     
Module ibert_freq_counter__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
Module ibert_freq_counter__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
Module ibert_freq_counter__27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
Module ibert_freq_counter__28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
Module ibert_rxcdr_reset__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
Module gtxe2_channel_slave__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
Module icon_cmd_decode 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module icon_sync 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module icon_status 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module icon_core 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	  16 Input      1 Bit        Muxes := 1     
Module icon_interface_static_status 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	              128 Bit    Registers := 1     
	                7 Bit    Registers := 1     
Module icon_ctl_reg 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 2     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module icon_stat_reg 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module icon_stat_reg__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module icon_ctl_reg__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 2     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module icon_interface_sel_mask 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 10    
Module icon_ctl_reg__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module reset_blk_ramfifo 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 13    
Module reset_blk_ramfifo__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 10    
Module dmem 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module synchronizer_ff__1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module synchronizer_ff__2 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module synchronizer_ff__3 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module synchronizer_ff 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module clk_x_pntrs 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
+---XORs : 
	                4 Bit    Wide XORs := 2     
	                3 Bit    Wide XORs := 2     
	                2 Bit    Wide XORs := 2     
+---Registers : 
	                4 Bit    Registers := 4     
Module rd_bin_cntr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 2     
Module compare__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module compare 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module rd_status_flags_as 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module rd_handshaking_flags 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module wr_bin_cntr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 3     
Module compare__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module compare__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module wr_status_flags_as 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module wr_handshaking_flags 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module icon_datawr_reg 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module reset_blk_ramfifo__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 13    
Module reset_blk_ramfifo__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 10    
Module dmem__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module memory__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module synchronizer_ff__7 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module synchronizer_ff__6 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module synchronizer_ff__5 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module synchronizer_ff__4 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module clk_x_pntrs__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
+---XORs : 
	                4 Bit    Wide XORs := 2     
	                3 Bit    Wide XORs := 2     
	                2 Bit    Wide XORs := 2     
+---Registers : 
	                4 Bit    Registers := 4     
Module rd_bin_cntr__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 2     
Module compare__7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module compare__6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module rd_status_flags_as__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module rd_handshaking_flags__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module rd_fwft 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
Module wr_bin_cntr__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 3     
Module compare__5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module compare__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module wr_status_flags_as__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module wr_handshaking_flags__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module icon_datard_reg 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module icon_stat_reg__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module icon_ctl_reg__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module icon_interface 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_bus_controller_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_bus_controller_flag__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module xsdb_bus_controller_flag__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module xsdb_bus_controller_flag 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module xsdb_bus_controller 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 5     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	  20 Input     10 Bit        Muxes := 5     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 8     
	   3 Input      4 Bit        Muxes := 1     
	  20 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	  20 Input      2 Bit        Muxes := 1     
	  20 Input      1 Bit        Muxes := 12    
Module xsdb_address_controller 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_burst_wd_len_controller 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_bus_mstr2sl_port_iface 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   9 Input     32 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module ibert_7series_gtx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     48 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 840 (col length:140)
BRAMs: 890 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ibert_core/inst/\QUAD[0].u_q /i_251_0/u_common/U_COMPLEX_REGS/tx_drp_range_dly_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ibert_core/inst/\QUAD[0].u_q /i_251_0/u_common/U_COMPLEX_REGS/tx_drp_range_den_reg)
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/i_251_0/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/i_ones_counter/ONES_CNT_O_reg[7]' (FD) to 'u_ibert_core/inst/QUAD[0].u_q/i_251_0/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/i_ones_counter/cnt_d_reg[3]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/i_251_0/CH[2].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[1]' (FDR) to 'u_ibert_core/inst/QUAD[0].u_q/i_251_0/CH[2].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[47]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/i_251_0/CH[2].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[2]' (FDR) to 'u_ibert_core/inst/QUAD[0].u_q/i_251_0/CH[2].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[47]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/i_251_0/CH[2].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[3]' (FDR) to 'u_ibert_core/inst/QUAD[0].u_q/i_251_0/CH[2].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[47]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/i_251_0/CH[2].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[4]' (FDR) to 'u_ibert_core/inst/QUAD[0].u_q/i_251_0/CH[2].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[47]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/i_251_0/CH[2].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[5]' (FDR) to 'u_ibert_core/inst/QUAD[0].u_q/i_251_0/CH[2].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[47]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/i_251_0/CH[2].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[6]' (FDR) to 'u_ibert_core/inst/QUAD[0].u_q/i_251_0/CH[2].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[47]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/i_251_0/CH[2].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[7]' (FDR) to 'u_ibert_core/inst/QUAD[0].u_q/i_251_0/CH[2].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[47]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/i_251_0/CH[2].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[8]' (FDR) to 'u_ibert_core/inst/QUAD[0].u_q/i_251_0/CH[2].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[47]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/i_251_0/CH[2].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[9]' (FDR) to 'u_ibert_core/inst/QUAD[0].u_q/i_251_0/CH[2].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[47]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/i_251_0/CH[2].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[10]' (FDR) to 'u_ibert_core/inst/QUAD[0].u_q/i_251_0/CH[2].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[47]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/i_251_0/CH[2].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[11]' (FDR) to 'u_ibert_core/inst/QUAD[0].u_q/i_251_0/CH[2].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[47]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/i_251_0/CH[2].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[12]' (FDR) to 'u_ibert_core/inst/QUAD[0].u_q/i_251_0/CH[2].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[47]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/i_251_0/CH[2].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[13]' (FDR) to 'u_ibert_core/inst/QUAD[0].u_q/i_251_0/CH[2].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[47]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/i_251_0/CH[2].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[14]' (FDR) to 'u_ibert_core/inst/QUAD[0].u_q/i_251_0/CH[2].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[47]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/i_251_0/CH[2].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[15]' (FDR) to 'u_ibert_core/inst/QUAD[0].u_q/i_251_0/CH[2].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[47]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/i_251_0/CH[2].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[16]' (FDR) to 'u_ibert_core/inst/QUAD[0].u_q/i_251_0/CH[2].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[47]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/i_251_0/CH[2].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[17]' (FDR) to 'u_ibert_core/inst/QUAD[0].u_q/i_251_0/CH[2].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[47]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/i_251_0/CH[2].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[18]' (FDR) to 'u_ibert_core/inst/QUAD[0].u_q/i_251_0/CH[2].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[47]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/i_251_0/CH[2].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[19]' (FDR) to 'u_ibert_core/inst/QUAD[0].u_q/i_251_0/CH[2].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[47]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/i_251_0/CH[2].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[20]' (FDR) to 'u_ibert_core/inst/QUAD[0].u_q/i_251_0/CH[2].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[47]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/i_251_0/CH[2].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[21]' (FDR) to 'u_ibert_core/inst/QUAD[0].u_q/i_251_0/CH[2].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[47]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/i_251_0/CH[2].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[22]' (FDR) to 'u_ibert_core/inst/QUAD[0].u_q/i_251_0/CH[2].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[47]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/i_251_0/CH[2].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[23]' (FDR) to 'u_ibert_core/inst/QUAD[0].u_q/i_251_0/CH[2].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[47]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/i_251_0/CH[2].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[24]' (FDR) to 'u_ibert_core/inst/QUAD[0].u_q/i_251_0/CH[2].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[47]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/i_251_0/CH[2].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[25]' (FDR) to 'u_ibert_core/inst/QUAD[0].u_q/i_251_0/CH[2].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[47]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/i_251_0/CH[2].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[26]' (FDR) to 'u_ibert_core/inst/QUAD[0].u_q/i_251_0/CH[2].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[47]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/i_251_0/CH[2].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[27]' (FDR) to 'u_ibert_core/inst/QUAD[0].u_q/i_251_0/CH[2].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[47]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/i_251_0/CH[2].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[28]' (FDR) to 'u_ibert_core/inst/QUAD[0].u_q/i_251_0/CH[2].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[47]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/i_251_0/CH[2].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[29]' (FDR) to 'u_ibert_core/inst/QUAD[0].u_q/i_251_0/CH[2].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[47]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/i_251_0/CH[2].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[30]' (FDR) to 'u_ibert_core/inst/QUAD[0].u_q/i_251_0/CH[2].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[47]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/i_251_0/CH[2].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[31]' (FDR) to 'u_ibert_core/inst/QUAD[0].u_q/i_251_0/CH[2].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[47]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/i_251_0/CH[2].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[32]' (FDR) to 'u_ibert_core/inst/QUAD[0].u_q/i_251_0/CH[2].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[47]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/i_251_0/CH[2].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[33]' (FDR) to 'u_ibert_core/inst/QUAD[0].u_q/i_251_0/CH[2].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[47]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/i_251_0/CH[2].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[34]' (FDR) to 'u_ibert_core/inst/QUAD[0].u_q/i_251_0/CH[2].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[47]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/i_251_0/CH[2].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[35]' (FDR) to 'u_ibert_core/inst/QUAD[0].u_q/i_251_0/CH[2].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[47]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/i_251_0/CH[2].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[36]' (FDR) to 'u_ibert_core/inst/QUAD[0].u_q/i_251_0/CH[2].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[47]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/i_251_0/CH[2].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[37]' (FDR) to 'u_ibert_core/inst/QUAD[0].u_q/i_251_0/CH[2].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[47]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/i_251_0/CH[2].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[38]' (FDR) to 'u_ibert_core/inst/QUAD[0].u_q/i_251_0/CH[2].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[47]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/i_251_0/CH[2].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[39]' (FDR) to 'u_ibert_core/inst/QUAD[0].u_q/i_251_0/CH[2].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[47]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/i_251_0/CH[2].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[40]' (FDR) to 'u_ibert_core/inst/QUAD[0].u_q/i_251_0/CH[2].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[47]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/i_251_0/CH[2].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[41]' (FDR) to 'u_ibert_core/inst/QUAD[0].u_q/i_251_0/CH[2].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[47]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/i_251_0/CH[2].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[42]' (FDR) to 'u_ibert_core/inst/QUAD[0].u_q/i_251_0/CH[2].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[47]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/i_251_0/CH[2].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[43]' (FDR) to 'u_ibert_core/inst/QUAD[0].u_q/i_251_0/CH[2].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[47]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/i_251_0/CH[2].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[44]' (FDR) to 'u_ibert_core/inst/QUAD[0].u_q/i_251_0/CH[2].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[47]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/i_251_0/CH[2].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[45]' (FDR) to 'u_ibert_core/inst/QUAD[0].u_q/i_251_0/CH[2].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[47]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/i_251_0/CH[2].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[46]' (FDR) to 'u_ibert_core/inst/QUAD[0].u_q/i_251_0/CH[2].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[47]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ibert_core/inst/\QUAD[0].u_q /i_251_0/\CH[2].u_ch /U_PATTERN_HANDLER/\rx_word_counter/b_reg[47] )
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/i_251_0/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_clk20/seed_r_reg[0]' (FD) to 'u_ibert_core/inst/QUAD[0].u_q/i_251_0/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_clk2/seed_r_reg'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/i_251_0/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_clk20/div8.data_o_reg[31]' (FDE) to 'u_ibert_core/inst/QUAD[0].u_q/i_251_0/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_clk20/div8.data_o_reg[15]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/i_251_0/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_clk2/data_o_reg[31]' (FDE) to 'u_ibert_core/inst/QUAD[0].u_q/i_251_0/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_clk2/data_o_reg[29]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/i_251_0/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_clk20/div8.data_o_reg[30]' (FDE) to 'u_ibert_core/inst/QUAD[0].u_q/i_251_0/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_clk20/div8.data_o_reg[14]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/i_251_0/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_clk2/data_o_reg[30]' (FDE) to 'u_ibert_core/inst/QUAD[0].u_q/i_251_0/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_clk2/data_o_reg[28]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/i_251_0/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_clk20/div8.data_o_reg[29]' (FDE) to 'u_ibert_core/inst/QUAD[0].u_q/i_251_0/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_clk20/div8.data_o_reg[13]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/i_251_0/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_clk2/data_o_reg[29]' (FDE) to 'u_ibert_core/inst/QUAD[0].u_q/i_251_0/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_clk2/data_o_reg[27]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/i_251_0/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_clk20/div8.data_o_reg[28]' (FDE) to 'u_ibert_core/inst/QUAD[0].u_q/i_251_0/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_clk20/div8.data_o_reg[12]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/i_251_0/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_clk2/data_o_reg[28]' (FDE) to 'u_ibert_core/inst/QUAD[0].u_q/i_251_0/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_clk2/data_o_reg[26]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/i_251_0/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_clk20/div8.data_o_reg[27]' (FDE) to 'u_ibert_core/inst/QUAD[0].u_q/i_251_0/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_clk20/div8.data_o_reg[11]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/i_251_0/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_clk2/data_o_reg[27]' (FDE) to 'u_ibert_core/inst/QUAD[0].u_q/i_251_0/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_clk2/data_o_reg[25]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/i_251_0/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_clk20/div8.data_o_reg[26]' (FDE) to 'u_ibert_core/inst/QUAD[0].u_q/i_251_0/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_clk20/div8.data_o_reg[10]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/i_251_0/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_clk2/data_o_reg[26]' (FDE) to 'u_ibert_core/inst/QUAD[0].u_q/i_251_0/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_clk2/data_o_reg[24]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/i_251_0/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_clk20/div8.data_o_reg[25]' (FDE) to 'u_ibert_core/inst/QUAD[0].u_q/i_251_0/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_clk20/div8.data_o_reg[9]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/i_251_0/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_clk2/data_o_reg[25]' (FDE) to 'u_ibert_core/inst/QUAD[0].u_q/i_251_0/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_clk2/data_o_reg[23]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/i_251_0/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_clk20/div8.data_o_reg[24]' (FDE) to 'u_ibert_core/inst/QUAD[0].u_q/i_251_0/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_clk20/div8.data_o_reg[8]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/i_251_0/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_clk2/data_o_reg[24]' (FDE) to 'u_ibert_core/inst/QUAD[0].u_q/i_251_0/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_clk2/data_o_reg[22]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/i_251_0/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_clk20/div8.data_o_reg[23]' (FDE) to 'u_ibert_core/inst/QUAD[0].u_q/i_251_0/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_clk20/div8.data_o_reg[7]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/i_251_0/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_clk2/data_o_reg[23]' (FDE) to 'u_ibert_core/inst/QUAD[0].u_q/i_251_0/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_clk2/data_o_reg[21]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/i_251_0/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_clk20/div8.data_o_reg[22]' (FDE) to 'u_ibert_core/inst/QUAD[0].u_q/i_251_0/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_clk20/div8.data_o_reg[6]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/i_251_0/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_clk2/data_o_reg[22]' (FDE) to 'u_ibert_core/inst/QUAD[0].u_q/i_251_0/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_clk2/data_o_reg[20]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/i_251_0/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_clk20/div8.data_o_reg[21]' (FDE) to 'u_ibert_core/inst/QUAD[0].u_q/i_251_0/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_clk20/div8.data_o_reg[5]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/i_251_0/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_clk2/data_o_reg[21]' (FDE) to 'u_ibert_core/inst/QUAD[0].u_q/i_251_0/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_clk2/data_o_reg[19]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/i_251_0/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_clk20/div8.data_o_reg[20]' (FDE) to 'u_ibert_core/inst/QUAD[0].u_q/i_251_0/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_clk20/div8.data_o_reg[4]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/i_251_0/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_clk2/data_o_reg[20]' (FDE) to 'u_ibert_core/inst/QUAD[0].u_q/i_251_0/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_clk2/data_o_reg[18]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/i_251_0/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_clk20/div8.data_o_reg[19]' (FDE) to 'u_ibert_core/inst/QUAD[0].u_q/i_251_0/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_clk20/div8.data_o_reg[3]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/i_251_0/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_clk2/data_o_reg[19]' (FDE) to 'u_ibert_core/inst/QUAD[0].u_q/i_251_0/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_clk2/data_o_reg[17]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/i_251_0/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_clk20/div8.data_o_reg[18]' (FDE) to 'u_ibert_core/inst/QUAD[0].u_q/i_251_0/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_clk20/div8.data_o_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/i_251_0/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_clk2/data_o_reg[18]' (FDE) to 'u_ibert_core/inst/QUAD[0].u_q/i_251_0/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_clk2/data_o_reg[16]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/i_251_0/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_clk20/div8.data_o_reg[17]' (FDE) to 'u_ibert_core/inst/QUAD[0].u_q/i_251_0/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_clk20/div8.data_o_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/i_251_0/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_clk2/data_o_reg[17]' (FDE) to 'u_ibert_core/inst/QUAD[0].u_q/i_251_0/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_clk2/data_o_reg[15]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/i_251_0/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_clk20/div8.data_o_reg[16]' (FDE) to 'u_ibert_core/inst/QUAD[0].u_q/i_251_0/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_clk20/div8.data_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/i_251_0/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_clk2/data_o_reg[16]' (FDE) to 'u_ibert_core/inst/QUAD[0].u_q/i_251_0/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_clk2/data_o_reg[14]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/i_251_0/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_clk2/data_o_reg[15]' (FDE) to 'u_ibert_core/inst/QUAD[0].u_q/i_251_0/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_clk2/data_o_reg[13]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/i_251_0/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_clk2/data_o_reg[14]' (FDE) to 'u_ibert_core/inst/QUAD[0].u_q/i_251_0/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_clk2/data_o_reg[12]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/i_251_0/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_clk2/data_o_reg[13]' (FDE) to 'u_ibert_core/inst/QUAD[0].u_q/i_251_0/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_clk2/data_o_reg[11]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/i_251_0/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_clk2/data_o_reg[12]' (FDE) to 'u_ibert_core/inst/QUAD[0].u_q/i_251_0/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_clk2/data_o_reg[10]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/i_251_0/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_clk2/data_o_reg[11]' (FDE) to 'u_ibert_core/inst/QUAD[0].u_q/i_251_0/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_clk2/data_o_reg[9]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/i_251_0/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_clk2/data_o_reg[10]' (FDE) to 'u_ibert_core/inst/QUAD[0].u_q/i_251_0/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_clk2/data_o_reg[8]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/i_251_0/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_clk2/data_o_reg[9]' (FDE) to 'u_ibert_core/inst/QUAD[0].u_q/i_251_0/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_clk2/data_o_reg[7]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/i_251_0/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_clk2/data_o_reg[8]' (FDE) to 'u_ibert_core/inst/QUAD[0].u_q/i_251_0/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_clk2/data_o_reg[6]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/i_251_0/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_clk2/data_o_reg[7]' (FDE) to 'u_ibert_core/inst/QUAD[0].u_q/i_251_0/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_clk2/data_o_reg[5]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/i_251_0/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_clk2/data_o_reg[6]' (FDE) to 'u_ibert_core/inst/QUAD[0].u_q/i_251_0/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_clk2/data_o_reg[4]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/i_251_0/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_clk2/data_o_reg[5]' (FDE) to 'u_ibert_core/inst/QUAD[0].u_q/i_251_0/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_clk2/data_o_reg[3]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/i_251_0/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_clk2/data_o_reg[4]' (FDE) to 'u_ibert_core/inst/QUAD[0].u_q/i_251_0/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_clk2/data_o_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/i_251_0/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_clk2/data_o_reg[3]' (FDE) to 'u_ibert_core/inst/QUAD[0].u_q/i_251_0/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_clk2/data_o_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/i_251_0/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_clk2/data_o_reg[2]' (FDE) to 'u_ibert_core/inst/QUAD[0].u_q/i_251_0/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_clk2/data_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/i_251_0/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/seed_r1_reg[23]' (FD) to 'u_ibert_core/inst/QUAD[0].u_q/i_251_0/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/seed_r1_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/i_251_0/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/seed_r1_reg[22]' (FD) to 'u_ibert_core/inst/QUAD[0].u_q/i_251_0/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/seed_r1_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/i_251_0/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/seed_r1_reg[21]' (FD) to 'u_ibert_core/inst/QUAD[0].u_q/i_251_0/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/seed_r1_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/i_251_0/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/seed_r1_reg[20]' (FD) to 'u_ibert_core/inst/QUAD[0].u_q/i_251_0/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/seed_r1_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/i_251_0/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/seed_r1_reg[9]' (FD) to 'u_ibert_core/inst/QUAD[0].u_q/i_251_0/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/seed_r1_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/i_251_0/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/seed_r1_reg[19]' (FD) to 'u_ibert_core/inst/QUAD[0].u_q/i_251_0/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/seed_r1_reg[1]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_ibert_core/inst/\QUAD[0].u_q /i_251_0/\CH[2].u_ch /U_PATTERN_HANDLER/\gen32.patgen32/seed_r1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ibert_core/inst/\QUAD[0].u_q /i_251_0/\CH[2].u_ch /U_PATTERN_HANDLER/\gen32.patchk20/i_ones_counter/cnt_d_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ibert_core/inst/\QUAD[0].u_q /i_251_0/\CH[2].u_ch /U_PATTERN_HANDLER/\TX_DATA_O_reg[79] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ibert_core/inst/\QUAD[0].u_q /i_251_0/\CH[2].u_ch /U_PATTERN_HANDLER/\gen32.patgen32/pattern_clk20/seed_r_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_ibert_core/inst/\QUAD[0].u_q /i_251_0/\CH[2].u_ch /U_PATTERN_HANDLER/\gen32.patgen32/seed_r1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ibert_core/inst/\QUAD[0].u_q /i_251_0/\CH[2].u_ch /U_PATTERN_HANDLER/\gen32.patchk20/i_ones_counter/cnt_ii_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ibert_core/inst/\QUAD[0].u_q /i_251_0/\CH[2].u_ch /U_PATTERN_HANDLER/\gen32.patchk20/i_ones_counter/ONES_CNT_O_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ibert_core/inst/\QUAD[0].u_q /i_251_0/\CH[2].u_ch /U_PATTERN_HANDLER/\gen32.patgen32/pattern_clk20/div8.data_o_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ibert_core/inst/\QUAD[0].u_q /i_251_0/\CH[2].u_ch /U_PATTERN_HANDLER/\gen32.patgen32/pattern_clk2/data_o_reg[30] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_ibert_core/inst/\QUAD[0].u_q /i_251_0/\CH[2].u_ch /U_PATTERN_HANDLER/\gen32.patgen32/pattern_clk20/div8.data_o_reg[31] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_ibert_core/inst/\QUAD[0].u_q /i_251_0/\CH[2].u_ch /U_PATTERN_HANDLER/\gen32.patgen32/pattern_clk2/data_o_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ibert_core/inst/\QUAD[0].u_q /i_251_0/\CH[1].u_ch /U_PATTERN_HANDLER/\rx_word_counter/b_reg[47] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_ibert_core/inst/\QUAD[0].u_q /i_251_0/\CH[1].u_ch /U_PATTERN_HANDLER/\gen32.patgen32/seed_r1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ibert_core/inst/\QUAD[0].u_q /i_251_0/\CH[1].u_ch /U_PATTERN_HANDLER/\gen32.patchk20/i_ones_counter/cnt_d_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ibert_core/inst/\QUAD[0].u_q /i_251_0/\CH[1].u_ch /U_PATTERN_HANDLER/\TX_DATA_O_reg[79] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ibert_core/inst/\QUAD[0].u_q /i_251_0/\CH[1].u_ch /U_PATTERN_HANDLER/\gen32.patgen32/pattern_clk20/seed_r_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_ibert_core/inst/\QUAD[0].u_q /i_251_0/\CH[1].u_ch /U_PATTERN_HANDLER/\gen32.patgen32/seed_r1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ibert_core/inst/\QUAD[0].u_q /i_251_0/\CH[1].u_ch /U_PATTERN_HANDLER/\gen32.patchk20/i_ones_counter/cnt_ii_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ibert_core/inst/\QUAD[0].u_q /i_251_0/\CH[1].u_ch /U_PATTERN_HANDLER/\gen32.patchk20/i_ones_counter/ONES_CNT_O_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ibert_core/inst/\QUAD[0].u_q /i_251_0/\CH[1].u_ch /U_PATTERN_HANDLER/\gen32.patgen32/pattern_clk20/div8.data_o_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ibert_core/inst/\QUAD[0].u_q /i_251_0/\CH[1].u_ch /U_PATTERN_HANDLER/\gen32.patgen32/pattern_clk2/data_o_reg[30] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_ibert_core/inst/\QUAD[0].u_q /i_251_0/\CH[1].u_ch /U_PATTERN_HANDLER/\gen32.patgen32/pattern_clk20/div8.data_o_reg[31] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_ibert_core/inst/\QUAD[0].u_q /i_251_0/\CH[1].u_ch /U_PATTERN_HANDLER/\gen32.patgen32/pattern_clk2/data_o_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ibert_core/inst/\QUAD[0].u_q /i_251_1/\CH[0].u_ch /U_PATTERN_HANDLER/\rx_word_counter/b_reg[47] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_ibert_core/inst/\QUAD[0].u_q /i_251_1/\CH[0].u_ch /U_PATTERN_HANDLER/\gen32.patgen32/seed_r1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ibert_core/inst/\QUAD[0].u_q /i_251_1/\CH[0].u_ch /U_PATTERN_HANDLER/\gen32.patchk20/i_ones_counter/cnt_d_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ibert_core/inst/\QUAD[0].u_q /i_251_1/\CH[0].u_ch /U_PATTERN_HANDLER/\TX_DATA_O_reg[79] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ibert_core/inst/\QUAD[0].u_q /i_251_1/\CH[0].u_ch /U_PATTERN_HANDLER/\gen32.patgen32/pattern_clk20/seed_r_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_ibert_core/inst/\QUAD[0].u_q /i_251_1/\CH[0].u_ch /U_PATTERN_HANDLER/\gen32.patgen32/seed_r1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ibert_core/inst/\QUAD[0].u_q /i_251_1/\CH[0].u_ch /U_PATTERN_HANDLER/\gen32.patchk20/i_ones_counter/cnt_ii_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ibert_core/inst/\QUAD[0].u_q /i_251_1/\CH[0].u_ch /U_PATTERN_HANDLER/\gen32.patchk20/i_ones_counter/ONES_CNT_O_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ibert_core/inst/\QUAD[0].u_q /i_251_1/\CH[0].u_ch /U_PATTERN_HANDLER/\gen32.patgen32/pattern_clk20/div8.data_o_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ibert_core/inst/\QUAD[0].u_q /i_251_1/\CH[0].u_ch /U_PATTERN_HANDLER/\gen32.patgen32/pattern_clk2/data_o_reg[30] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_ibert_core/inst/\QUAD[0].u_q /i_251_1/\CH[0].u_ch /U_PATTERN_HANDLER/\gen32.patgen32/pattern_clk20/div8.data_o_reg[31] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_ibert_core/inst/\QUAD[0].u_q /i_251_1/\CH[0].u_ch /U_PATTERN_HANDLER/\gen32.patgen32/pattern_clk2/data_o_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ibert_core/inst/\QUAD[0].u_q /i_251_1/\CH[3].u_ch /U_PATTERN_HANDLER/\rx_word_counter/b_reg[47] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_ibert_core/inst/\QUAD[0].u_q /i_251_1/\CH[3].u_ch /U_PATTERN_HANDLER/\gen32.patgen32/seed_r1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ibert_core/inst/\QUAD[0].u_q /i_251_1/\CH[3].u_ch /U_PATTERN_HANDLER/\gen32.patchk20/i_ones_counter/cnt_d_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ibert_core/inst/\QUAD[0].u_q /i_251_1/\CH[3].u_ch /U_PATTERN_HANDLER/\TX_DATA_O_reg[79] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ibert_core/inst/\QUAD[0].u_q /i_251_1/\CH[3].u_ch /U_PATTERN_HANDLER/\gen32.patgen32/pattern_clk20/seed_r_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_ibert_core/inst/\QUAD[0].u_q /i_251_1/\CH[3].u_ch /U_PATTERN_HANDLER/\gen32.patgen32/seed_r1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ibert_core/inst/\QUAD[0].u_q /i_251_1/\CH[3].u_ch /U_PATTERN_HANDLER/\gen32.patchk20/i_ones_counter/cnt_ii_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ibert_core/inst/\QUAD[0].u_q /i_251_1/\CH[3].u_ch /U_PATTERN_HANDLER/\gen32.patchk20/i_ones_counter/ONES_CNT_O_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ibert_core/inst/\QUAD[0].u_q /i_251_1/\CH[3].u_ch /U_PATTERN_HANDLER/\gen32.patgen32/pattern_clk20/div8.data_o_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ibert_core/inst/\QUAD[0].u_q /i_251_1/\CH[3].u_ch /U_PATTERN_HANDLER/\gen32.patgen32/pattern_clk2/data_o_reg[30] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_ibert_core/inst/\QUAD[0].u_q /i_251_1/\CH[3].u_ch /U_PATTERN_HANDLER/\gen32.patgen32/pattern_clk20/div8.data_o_reg[31] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_ibert_core/inst/\QUAD[0].u_q /i_251_1/\CH[3].u_ch /U_PATTERN_HANDLER/\gen32.patgen32/pattern_clk2/data_o_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ibert_core/inst/\QUAD[1].u_q /i_251_0/u_common/U_COMPLEX_REGS/tx_drp_range_dly_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ibert_core/inst/\QUAD[1].u_q /i_251_0/u_common/U_COMPLEX_REGS/tx_drp_range_den_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ibert_core/inst/\QUAD[1].u_q /i_251_0/\CH[2].u_ch /U_PATTERN_HANDLER/\rx_word_counter/b_reg[47] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_ibert_core/inst/\QUAD[1].u_q /i_251_0/\CH[2].u_ch /U_PATTERN_HANDLER/\gen32.patgen32/seed_r1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ibert_core/inst/\QUAD[1].u_q /i_251_0/\CH[2].u_ch /U_PATTERN_HANDLER/\gen32.patchk20/i_ones_counter/cnt_d_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ibert_core/inst/\QUAD[1].u_q /i_251_0/\CH[2].u_ch /U_PATTERN_HANDLER/\TX_DATA_O_reg[79] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ibert_core/inst/\QUAD[1].u_q /i_251_0/\CH[2].u_ch /U_PATTERN_HANDLER/\gen32.patgen32/pattern_clk20/seed_r_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_ibert_core/inst/\QUAD[1].u_q /i_251_0/\CH[2].u_ch /U_PATTERN_HANDLER/\gen32.patgen32/seed_r1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ibert_core/inst/\QUAD[1].u_q /i_251_0/\CH[2].u_ch /U_PATTERN_HANDLER/\gen32.patchk20/i_ones_counter/cnt_ii_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ibert_core/inst/\QUAD[1].u_q /i_251_0/\CH[2].u_ch /U_PATTERN_HANDLER/\gen32.patchk20/i_ones_counter/ONES_CNT_O_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ibert_core/inst/\QUAD[1].u_q /i_251_0/\CH[2].u_ch /U_PATTERN_HANDLER/\gen32.patgen32/pattern_clk20/div8.data_o_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ibert_core/inst/\QUAD[1].u_q /i_251_0/\CH[2].u_ch /U_PATTERN_HANDLER/\gen32.patgen32/pattern_clk2/data_o_reg[30] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_ibert_core/inst/\QUAD[1].u_q /i_251_0/\CH[2].u_ch /U_PATTERN_HANDLER/\gen32.patgen32/pattern_clk20/div8.data_o_reg[31] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_ibert_core/inst/\QUAD[1].u_q /i_251_0/\CH[2].u_ch /U_PATTERN_HANDLER/\gen32.patgen32/pattern_clk2/data_o_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ibert_core/inst/\QUAD[1].u_q /i_251_0/\CH[1].u_ch /U_PATTERN_HANDLER/\rx_word_counter/b_reg[47] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_ibert_core/inst/\QUAD[1].u_q /i_251_0/\CH[1].u_ch /U_PATTERN_HANDLER/\gen32.patgen32/seed_r1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ibert_core/inst/\QUAD[1].u_q /i_251_0/\CH[1].u_ch /U_PATTERN_HANDLER/\gen32.patchk20/i_ones_counter/cnt_d_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ibert_core/inst/\QUAD[1].u_q /i_251_0/\CH[1].u_ch /U_PATTERN_HANDLER/\TX_DATA_O_reg[79] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ibert_core/inst/\QUAD[1].u_q /i_251_0/\CH[1].u_ch /U_PATTERN_HANDLER/\gen32.patgen32/pattern_clk20/seed_r_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_ibert_core/inst/\QUAD[1].u_q /i_251_0/\CH[1].u_ch /U_PATTERN_HANDLER/\gen32.patgen32/seed_r1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ibert_core/inst/\QUAD[1].u_q /i_251_0/\CH[1].u_ch /U_PATTERN_HANDLER/\gen32.patchk20/i_ones_counter/cnt_ii_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ibert_core/inst/\QUAD[1].u_q /i_251_0/\CH[1].u_ch /U_PATTERN_HANDLER/\gen32.patchk20/i_ones_counter/ONES_CNT_O_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ibert_core/inst/\QUAD[1].u_q /i_251_0/\CH[1].u_ch /U_PATTERN_HANDLER/\gen32.patgen32/pattern_clk20/div8.data_o_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ibert_core/inst/\QUAD[1].u_q /i_251_0/\CH[1].u_ch /U_PATTERN_HANDLER/\gen32.patgen32/pattern_clk2/data_o_reg[30] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_ibert_core/inst/\QUAD[1].u_q /i_251_0/\CH[1].u_ch /U_PATTERN_HANDLER/\gen32.patgen32/pattern_clk20/div8.data_o_reg[31] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_ibert_core/inst/\QUAD[1].u_q /i_251_0/\CH[1].u_ch /U_PATTERN_HANDLER/\gen32.patgen32/pattern_clk2/data_o_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ibert_core/inst/\QUAD[1].u_q /i_251_1/\CH[0].u_ch /U_PATTERN_HANDLER/\rx_word_counter/b_reg[47] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_ibert_core/inst/\QUAD[1].u_q /i_251_1/\CH[0].u_ch /U_PATTERN_HANDLER/\gen32.patgen32/seed_r1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ibert_core/inst/\QUAD[1].u_q /i_251_1/\CH[0].u_ch /U_PATTERN_HANDLER/\gen32.patchk20/i_ones_counter/cnt_d_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ibert_core/inst/\QUAD[1].u_q /i_251_1/\CH[0].u_ch /U_PATTERN_HANDLER/\TX_DATA_O_reg[79] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ibert_core/inst/\QUAD[1].u_q /i_251_1/\CH[0].u_ch /U_PATTERN_HANDLER/\gen32.patgen32/pattern_clk20/seed_r_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_ibert_core/inst/\QUAD[1].u_q /i_251_1/\CH[0].u_ch /U_PATTERN_HANDLER/\gen32.patgen32/seed_r1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ibert_core/inst/\QUAD[1].u_q /i_251_1/\CH[0].u_ch /U_PATTERN_HANDLER/\gen32.patchk20/i_ones_counter/cnt_ii_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ibert_core/inst/\QUAD[1].u_q /i_251_1/\CH[0].u_ch /U_PATTERN_HANDLER/\gen32.patchk20/i_ones_counter/ONES_CNT_O_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ibert_core/inst/\QUAD[1].u_q /i_251_1/\CH[0].u_ch /U_PATTERN_HANDLER/\gen32.patgen32/pattern_clk20/div8.data_o_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ibert_core/inst/\QUAD[1].u_q /i_251_1/\CH[0].u_ch /U_PATTERN_HANDLER/\gen32.patgen32/pattern_clk2/data_o_reg[30] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_ibert_core/inst/\QUAD[1].u_q /i_251_1/\CH[0].u_ch /U_PATTERN_HANDLER/\gen32.patgen32/pattern_clk20/div8.data_o_reg[31] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_ibert_core/inst/\QUAD[1].u_q /i_251_1/\CH[0].u_ch /U_PATTERN_HANDLER/\gen32.patgen32/pattern_clk2/data_o_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ibert_core/inst/\QUAD[1].u_q /i_251_1/\CH[3].u_ch /U_PATTERN_HANDLER/\rx_word_counter/b_reg[47] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_ibert_core/inst/\QUAD[1].u_q /i_251_1/\CH[3].u_ch /U_PATTERN_HANDLER/\gen32.patgen32/seed_r1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ibert_core/inst/\QUAD[1].u_q /i_251_1/\CH[3].u_ch /U_PATTERN_HANDLER/\gen32.patchk20/i_ones_counter/cnt_d_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ibert_core/inst/\QUAD[1].u_q /i_251_1/\CH[3].u_ch /U_PATTERN_HANDLER/\TX_DATA_O_reg[79] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ibert_core/inst/\QUAD[1].u_q /i_251_1/\CH[3].u_ch /U_PATTERN_HANDLER/\gen32.patgen32/pattern_clk20/seed_r_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_ibert_core/inst/\QUAD[1].u_q /i_251_1/\CH[3].u_ch /U_PATTERN_HANDLER/\gen32.patgen32/seed_r1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ibert_core/inst/\QUAD[1].u_q /i_251_1/\CH[3].u_ch /U_PATTERN_HANDLER/\gen32.patchk20/i_ones_counter/cnt_ii_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ibert_core/inst/\QUAD[1].u_q /i_251_1/\CH[3].u_ch /U_PATTERN_HANDLER/\gen32.patchk20/i_ones_counter/ONES_CNT_O_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ibert_core/inst/\QUAD[1].u_q /i_251_1/\CH[3].u_ch /U_PATTERN_HANDLER/\gen32.patgen32/pattern_clk20/div8.data_o_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ibert_core/inst/\QUAD[1].u_q /i_251_1/\CH[3].u_ch /U_PATTERN_HANDLER/\gen32.patgen32/pattern_clk2/data_o_reg[30] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_ibert_core/inst/\QUAD[1].u_q /i_251_1/\CH[3].u_ch /U_PATTERN_HANDLER/\gen32.patgen32/pattern_clk20/div8.data_o_reg[31] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_ibert_core/inst/\QUAD[1].u_q /i_251_1/\CH[3].u_ch /U_PATTERN_HANDLER/\gen32.patgen32/pattern_clk2/data_o_reg[31] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:03:29 ; elapsed = 00:03:41 . Memory (MB): peak = 1235.660 ; gain = 549.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+---------------------------+----------------------------------------+---------------+----------------+
|Module Name                | RTL Object                             | Depth x Width | Implemented As | 
+---------------------------+----------------------------------------+---------------+----------------+
|xsdb_bus_controller        | auto_sl_drdy                           | 32x1          | LUT            | 
|xsdb_bus_controller        | auto_sl_drdy                           | 32x1          | LUT            | 
|xsdb_bus_controller        | inc_addr_r                             | 32x1          | LUT            | 
|xsdb_bus_controller        | inc_addr_r                             | 32x1          | LUT            | 
|xsdb_bus_controller        | dec_wdc_r                              | 32x1          | LUT            | 
|xsdb_bus_controller        | dec_wdc_r                              | 32x1          | LUT            | 
|xsdb_bus_controller        | sl_den_r                               | 32x1          | LUT            | 
|xsdb_bus_controller        | sl_dwe_r                               | 32x1          | LUT            | 
|xsdb_bus_controller        | sl_rdmux_sel_r                         | 32x1          | LUT            | 
|xsdb_bus_controller        | sl_berr_r                              | 32x1          | LUT            | 
|xsdb_bus_controller        | ma_err_r                               | 32x2          | LUT            | 
|xsdb_bus_controller        | timer_rst                              | 32x1          | LUT            | 
|ones_counter_lut6          | EXP_O                                  | 64x3          | LUT            | 
|pattern_handler            | gen32.patchk20/i_ones_counter/c5/EXP_O | 64x3          | LUT            | 
|pattern_handler            | gen32.patchk20/i_ones_counter/c4/EXP_O | 64x3          | LUT            | 
|pattern_handler            | gen32.patchk20/i_ones_counter/c3/EXP_O | 64x3          | LUT            | 
|pattern_handler            | gen32.patchk20/i_ones_counter/c2/EXP_O | 64x3          | LUT            | 
|pattern_handler            | gen32.patchk20/i_ones_counter/c1/EXP_O | 64x3          | LUT            | 
|pattern_handler            | gen32.patchk20/i_ones_counter/c0/EXP_O | 64x3          | LUT            | 
|pattern_handler            | gen32.patchk20/i_ones_counter/c5/EXP_O | 64x3          | LUT            | 
|pattern_handler            | gen32.patchk20/i_ones_counter/c4/EXP_O | 64x3          | LUT            | 
|pattern_handler            | gen32.patchk20/i_ones_counter/c3/EXP_O | 64x3          | LUT            | 
|pattern_handler            | gen32.patchk20/i_ones_counter/c2/EXP_O | 64x3          | LUT            | 
|pattern_handler            | gen32.patchk20/i_ones_counter/c1/EXP_O | 64x3          | LUT            | 
|pattern_handler            | gen32.patchk20/i_ones_counter/c0/EXP_O | 64x3          | LUT            | 
|pattern_handler            | gen32.patchk20/i_ones_counter/c5/EXP_O | 64x3          | LUT            | 
|pattern_handler            | gen32.patchk20/i_ones_counter/c4/EXP_O | 64x3          | LUT            | 
|pattern_handler            | gen32.patchk20/i_ones_counter/c3/EXP_O | 64x3          | LUT            | 
|pattern_handler            | gen32.patchk20/i_ones_counter/c2/EXP_O | 64x3          | LUT            | 
|pattern_handler            | gen32.patchk20/i_ones_counter/c1/EXP_O | 64x3          | LUT            | 
|pattern_handler            | gen32.patchk20/i_ones_counter/c0/EXP_O | 64x3          | LUT            | 
|pattern_handler            | gen32.patchk20/i_ones_counter/c5/EXP_O | 64x3          | LUT            | 
|pattern_handler            | gen32.patchk20/i_ones_counter/c4/EXP_O | 64x3          | LUT            | 
|pattern_handler            | gen32.patchk20/i_ones_counter/c3/EXP_O | 64x3          | LUT            | 
|pattern_handler            | gen32.patchk20/i_ones_counter/c2/EXP_O | 64x3          | LUT            | 
|pattern_handler            | gen32.patchk20/i_ones_counter/c1/EXP_O | 64x3          | LUT            | 
|pattern_handler            | gen32.patchk20/i_ones_counter/c0/EXP_O | 64x3          | LUT            | 
|pattern_handler            | gen32.patchk20/i_ones_counter/c5/EXP_O | 64x3          | LUT            | 
|pattern_handler            | gen32.patchk20/i_ones_counter/c4/EXP_O | 64x3          | LUT            | 
|pattern_handler            | gen32.patchk20/i_ones_counter/c3/EXP_O | 64x3          | LUT            | 
|pattern_handler            | gen32.patchk20/i_ones_counter/c2/EXP_O | 64x3          | LUT            | 
|pattern_handler            | gen32.patchk20/i_ones_counter/c1/EXP_O | 64x3          | LUT            | 
|pattern_handler            | gen32.patchk20/i_ones_counter/c0/EXP_O | 64x3          | LUT            | 
|pattern_handler            | gen32.patchk20/i_ones_counter/c5/EXP_O | 64x3          | LUT            | 
|pattern_handler            | gen32.patchk20/i_ones_counter/c4/EXP_O | 64x3          | LUT            | 
|pattern_handler            | gen32.patchk20/i_ones_counter/c3/EXP_O | 64x3          | LUT            | 
|pattern_handler            | gen32.patchk20/i_ones_counter/c2/EXP_O | 64x3          | LUT            | 
|pattern_handler            | gen32.patchk20/i_ones_counter/c1/EXP_O | 64x3          | LUT            | 
|pattern_handler            | gen32.patchk20/i_ones_counter/c0/EXP_O | 64x3          | LUT            | 
|pattern_handler            | gen32.patchk20/i_ones_counter/c5/EXP_O | 64x3          | LUT            | 
|pattern_handler            | gen32.patchk20/i_ones_counter/c4/EXP_O | 64x3          | LUT            | 
|pattern_handler            | gen32.patchk20/i_ones_counter/c3/EXP_O | 64x3          | LUT            | 
|pattern_handler            | gen32.patchk20/i_ones_counter/c2/EXP_O | 64x3          | LUT            | 
|pattern_handler            | gen32.patchk20/i_ones_counter/c1/EXP_O | 64x3          | LUT            | 
|pattern_handler            | gen32.patchk20/i_ones_counter/c0/EXP_O | 64x3          | LUT            | 
|pattern_handler            | gen32.patchk20/i_ones_counter/c5/EXP_O | 64x3          | LUT            | 
|pattern_handler            | gen32.patchk20/i_ones_counter/c4/EXP_O | 64x3          | LUT            | 
|pattern_handler            | gen32.patchk20/i_ones_counter/c3/EXP_O | 64x3          | LUT            | 
|pattern_handler            | gen32.patchk20/i_ones_counter/c2/EXP_O | 64x3          | LUT            | 
|pattern_handler            | gen32.patchk20/i_ones_counter/c1/EXP_O | 64x3          | LUT            | 
|pattern_handler            | gen32.patchk20/i_ones_counter/c0/EXP_O | 64x3          | LUT            | 
|chipscope_icon2xsdb_mstrbr | U_XSDB_BUS_CONTROLLER/ma_err_r         | 32x2          | LUT            | 
|chipscope_icon2xsdb_mstrbr | U_XSDB_BUS_CONTROLLER/sl_berr_r        | 32x1          | LUT            | 
|chipscope_icon2xsdb_mstrbr | U_XSDB_BUS_CONTROLLER/sl_rdmux_sel_r   | 32x1          | LUT            | 
|chipscope_icon2xsdb_mstrbr | U_XSDB_BUS_CONTROLLER/auto_sl_drdy     | 32x1          | LUT            | 
|chipscope_icon2xsdb_mstrbr | U_XSDB_BUS_CONTROLLER/auto_sl_drdy     | 32x1          | LUT            | 
|chipscope_icon2xsdb_mstrbr | U_XSDB_BUS_CONTROLLER/inc_addr_r       | 32x1          | LUT            | 
|chipscope_icon2xsdb_mstrbr | U_XSDB_BUS_CONTROLLER/inc_addr_r       | 32x1          | LUT            | 
|chipscope_icon2xsdb_mstrbr | U_XSDB_BUS_CONTROLLER/dec_wdc_r        | 32x1          | LUT            | 
|chipscope_icon2xsdb_mstrbr | U_XSDB_BUS_CONTROLLER/dec_wdc_r        | 32x1          | LUT            | 
|chipscope_icon2xsdb_mstrbr | U_XSDB_BUS_CONTROLLER/sl_den_r         | 32x1          | LUT            | 
|chipscope_icon2xsdb_mstrbr | U_XSDB_BUS_CONTROLLER/sl_dwe_r         | 32x1          | LUT            | 
|chipscope_icon2xsdb_mstrbr | U_XSDB_BUS_CONTROLLER/timer_rst        | 32x1          | LUT            | 
+---------------------------+----------------------------------------+---------------+----------------+


Distributed RAM: Preliminary Mapping  Report (see note below)
+-------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+--------------+
|Module Name                          | RTL Object                                                                                                                                | Inference      | Size (Depth x Width) | Primitives   | 
+-------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+--------------+
|u_ibert_core/inst/i_251_0/UUT_MASTER | U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg | User Attribute | 16 x 16              | RAM32M x 3   | 
|u_ibert_core/inst/i_251_0/UUT_MASTER | U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg | User Attribute | 16 x 16              | RAM32M x 3   | 
+-------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+--------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------------------+------------+----------+
|      |RTL Partition                    |Replication |Instances |
+------+---------------------------------+------------+----------+
|1     |gtxe2_quad__GB0                  |           1|     16910|
|2     |gtxe2_quad__GB1                  |           1|     15876|
|3     |gtxe2_quad__parameterized0__GB0  |           1|     16910|
|4     |gtxe2_quad__parameterized0__GB1  |           1|     15873|
|5     |ibert_7series_gtx__GC0           |           1|      1799|
|6     |example_ibert_7series_gtx_0__GC0 |           1|         2|
+------+---------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:44 ; elapsed = 00:03:55 . Memory (MB): peak = 1235.660 ; gain = 549.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:52 ; elapsed = 00:04:04 . Memory (MB): peak = 1240.406 ; gain = 554.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
+-------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+--------------+
|Module Name                          | RTL Object                                                                                                                                | Inference      | Size (Depth x Width) | Primitives   | 
+-------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+--------------+
|u_ibert_core/inst/i_251_0/UUT_MASTER | U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg | User Attribute | 16 x 16              | RAM32M x 3   | 
|u_ibert_core/inst/i_251_0/UUT_MASTER | U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg | User Attribute | 16 x 16              | RAM32M x 3   | 
+-------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+--------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------------------+------------+----------+
|      |RTL Partition                    |Replication |Instances |
+------+---------------------------------+------------+----------+
|1     |gtxe2_quad__GB0                  |           1|     16910|
|2     |gtxe2_quad__GB1                  |           1|     15876|
|3     |gtxe2_quad__parameterized0__GB0  |           1|     16910|
|4     |gtxe2_quad__parameterized0__GB1  |           1|     15873|
|5     |ibert_7series_gtx__GC0           |           1|      1799|
|6     |example_ibert_7series_gtx_0__GC0 |           1|         2|
+------+---------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:04:19 ; elapsed = 00:04:36 . Memory (MB): peak = 1245.156 ; gain = 558.969
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin reg_204:DIN_I[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin reg_204:DIN_I[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin reg_204:DIN_I[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin reg_204:DIN_I[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin reg_204:DIN_I[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin reg_303:DIN_I[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin reg_303:DIN_I[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin reg_303:DIN_I[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin reg_303:DIN_I[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin reg_303:DIN_I[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin reg_303:DIN_I[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin reg_303:DIN_I[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin reg_303:DIN_I[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin reg_303:DIN_I[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin reg_303:DIN_I[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin reg_303:DIN_I[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin reg_303:DIN_I[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin reg_303:DIN_I[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin reg_303:DIN_I[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin u_common:GTNORTHREFCLK0_I to constant 0
WARNING: [Synth 8-3295] tying undriven pin u_common:GTNORTHREFCLK1_I to constant 0
WARNING: [Synth 8-3295] tying undriven pin u_common:GTSOUTHREFCLK0_I to constant 0
WARNING: [Synth 8-3295] tying undriven pin u_common:GTSOUTHREFCLK1_I to constant 0
WARNING: [Synth 8-3295] tying undriven pin reg_21E:DIN_I[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin reg_220:DIN_I[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin reg_220:DIN_I[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin reg_220:DIN_I[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin reg_220:DIN_I[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin reg_220:DIN_I[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin reg_220:DIN_I[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin reg_220:DIN_I[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin reg_222:DIN_I[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin reg_222:DIN_I[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin reg_222:DIN_I[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin reg_223:DIN_I[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin reg_224:DIN_I[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin reg_227:DIN_I[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin reg_227:DIN_I[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin reg_227:DIN_I[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin reg_227:DIN_I[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin reg_227:DIN_I[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin reg_227:DIN_I[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin reg_302:DIN_I[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin reg_302:DIN_I[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin reg_302:DIN_I[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin reg_302:DIN_I[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin reg_302:DIN_I[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin reg_302:DIN_I[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin reg_332:DIN_I[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin reg_332:DIN_I[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin reg_332:DIN_I[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin reg_332:DIN_I[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin reg_332:DIN_I[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin reg_332:DIN_I[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin reg_332:DIN_I[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin reg_332:DIN_I[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin reg_332:DIN_I[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin reg_332:DIN_I[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin reg_332:DIN_I[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin reg_332:DIN_I[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin reg_332:DIN_I[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin reg_332:DIN_I[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin reg_332:DIN_I[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin reg_337:DIN_I[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin reg_337:DIN_I[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin reg_337:DIN_I[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin reg_337:DIN_I[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin reg_337:DIN_I[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin reg_337:DIN_I[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin reg_337:DIN_I[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin reg_337:DIN_I[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin reg_338:DIN_I[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin reg_338:DIN_I[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin reg_339:DIN_I[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin reg_339:DIN_I[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin reg_340:DIN_I[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin reg_340:DIN_I[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin reg_341:DIN_I[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin reg_341:DIN_I[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin reg_341:DIN_I[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin reg_343:DIN_I[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin reg_343:DIN_I[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin reg_343:DIN_I[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin reg_343:DIN_I[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin reg_343:DIN_I[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin reg_343:DIN_I[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin reg_343:DIN_I[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin reg_343:DIN_I[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin reg_343:DIN_I[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin reg_343:DIN_I[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin reg_343:DIN_I[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_CHANNEL_REGS:IDLE_DETECTED_I to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_CHANNEL_REGS:TXOUTCLK_FREQ_CNT_I[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_CHANNEL_REGS:TXOUTCLK_FREQ_CNT_I[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_CHANNEL_REGS:TXOUTCLK_FREQ_CNT_I[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_CHANNEL_REGS:TXOUTCLK_FREQ_CNT_I[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_CHANNEL_REGS:TXOUTCLK_FREQ_CNT_I[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_CHANNEL_REGS:TXOUTCLK_FREQ_CNT_I[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_CHANNEL_REGS:TXOUTCLK_FREQ_CNT_I[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_CHANNEL_REGS:TXOUTCLK_FREQ_CNT_I[8] to constant 0
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:04:26 ; elapsed = 00:04:42 . Memory (MB): peak = 1252.184 ; gain = 565.996
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:04:27 ; elapsed = 00:04:43 . Memory (MB): peak = 1252.184 ; gain = 565.996
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:04:32 ; elapsed = 00:04:48 . Memory (MB): peak = 1252.184 ; gain = 565.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:04:32 ; elapsed = 00:04:49 . Memory (MB): peak = 1252.184 ; gain = 565.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:04:34 ; elapsed = 00:04:50 . Memory (MB): peak = 1252.184 ; gain = 565.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:04:34 ; elapsed = 00:04:51 . Memory (MB): peak = 1252.184 ; gain = 565.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+----------------+--------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name     | RTL Name                       | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+----------------+--------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|pattern_handler | gen32.patchk20/data_r6_reg[31] | 4      | 256   | NO           | NO                 | YES               | 256    | 0       | 
+----------------+--------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |BSCANE2       |     1|
|2     |BUFG          |     2|
|3     |BUFH          |    10|
|4     |BUFR          |     1|
|5     |CARRY4        |   622|
|6     |GTXE2_CHANNEL |     8|
|7     |GTXE2_COMMON  |     2|
|8     |IBUFDS_GTE2   |     2|
|9     |LUT1          |   945|
|10    |LUT2          |  2517|
|11    |LUT3          |   864|
|12    |LUT4          |   810|
|13    |LUT5          |  2062|
|14    |LUT6          |  6145|
|15    |MMCME2_ADV    |     1|
|16    |RAM32M        |     6|
|17    |SRL16E        |   256|
|18    |FDCE          |   317|
|19    |FDPE          |    79|
|20    |FDRE          | 24996|
|21    |FDSE          |   595|
|22    |IBUF          |     4|
|23    |IBUFGDS       |     1|
+------+--------------+------+

Report Instance Areas: 
+------+-----------------------------------------------------+---------------------------------------------+------+
|      |Instance                                             |Module                                       |Cells |
+------+-----------------------------------------------------+---------------------------------------------+------+
|1     |top                                                  |                                             | 40246|
|2     |  u_ibert_core                                       |ibert_7series_gtx_0                          | 40239|
|3     |    inst                                             |ibert_7series_gtx                            | 40239|
|4     |      \QUAD[0].u_q                                   |gtxe2_quad                                   | 19538|
|5     |        u_common                                     |gtxe2_common_slave                           |   486|
|6     |          U_COMPLEX_REGS                             |gtxe2_common_regs                            |   466|
|7     |            reg_200                                  |xsdb_register__parameterized77__1            |    19|
|8     |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized16__1        |    17|
|9     |            reg_201                                  |xsdb_register__parameterized78__1            |    19|
|10    |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized0__23        |    17|
|11    |            reg_202                                  |xsdb_register__parameterized79__1            |    19|
|12    |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized17__1        |    17|
|13    |            reg_203                                  |xsdb_register__parameterized80__1            |    19|
|14    |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized0__12        |    17|
|15    |            reg_204                                  |xsdb_register__parameterized81__1            |    16|
|16    |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__100                      |    16|
|17    |            reg_205                                  |xsdb_register__parameterized82__1            |    16|
|18    |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__53                       |    16|
|19    |            reg_300                                  |xsdb_register__parameterized83               |    16|
|20    |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__52                       |    16|
|21    |            reg_301                                  |xsdb_register__parameterized84               |    16|
|22    |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__51                       |    16|
|23    |            reg_302                                  |xsdb_register__parameterized85__1            |    19|
|24    |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized0__11        |    17|
|25    |            reg_303                                  |xsdb_register__parameterized86__1            |    16|
|26    |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__50                       |    16|
|27    |            reg_344                                  |xsdb_register__parameterized87__1            |    16|
|28    |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__49                       |    16|
|29    |            reg_345                                  |xsdb_register__parameterized88__1            |    16|
|30    |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__48                       |    16|
|31    |            reg_346                                  |xsdb_register__parameterized89__1            |    16|
|32    |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__47                       |    16|
|33    |            U_XSDB_SLAVE                             |chipscope_xsdb_slave__parameterized0_244     |   220|
|34    |          u_clocking                                 |gtxe2_quad_clocking__1                       |     5|
|35    |        \CH[2].u_ch                                  |gtxe2_channel_slave__parameterized1          |  4763|
|36    |          U_CHANNEL_REGS                             |gtxe2_channel_regs__parameterized1           |  2092|
|37    |            reg_20A                                  |xsdb_register__2                             |    21|
|38    |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__4                         |    17|
|39    |            reg_20B                                  |xsdb_register__parameterized0__2             |    21|
|40    |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized0__10        |    17|
|41    |            reg_20C                                  |xsdb_register__parameterized1__2             |    21|
|42    |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized1__2         |    17|
|43    |            reg_20D                                  |xsdb_register__parameterized2__2             |    21|
|44    |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized2__2         |    17|
|45    |            reg_20E                                  |xsdb_register__parameterized3__2             |    21|
|46    |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized3__2         |    17|
|47    |            reg_20F                                  |xsdb_register__parameterized4__2             |    21|
|48    |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized4__2         |    17|
|49    |            reg_210                                  |xsdb_register__parameterized5__2             |    21|
|50    |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized5__2         |    17|
|51    |            reg_211                                  |xsdb_register__parameterized6__2             |    21|
|52    |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized0__9         |    17|
|53    |            reg_212                                  |xsdb_register__parameterized7__2             |    21|
|54    |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized0__8         |    17|
|55    |            reg_213                                  |xsdb_register__parameterized8__2             |    21|
|56    |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized6__2         |    17|
|57    |            reg_214                                  |xsdb_register__parameterized9__2             |    21|
|58    |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized7__2         |    17|
|59    |            reg_215                                  |xsdb_register__parameterized10__2            |    21|
|60    |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized8__2         |    17|
|61    |            reg_216                                  |xsdb_register__parameterized11__2            |    21|
|62    |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized9__2         |    17|
|63    |            reg_217                                  |xsdb_register__parameterized12__2            |    21|
|64    |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized10__2        |    17|
|65    |            reg_218                                  |xsdb_register__parameterized13__2            |    21|
|66    |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__1                         |    17|
|67    |            reg_219                                  |xsdb_register__parameterized14__2            |    21|
|68    |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized11__2        |    17|
|69    |            reg_21A                                  |xsdb_register__parameterized15__2            |    21|
|70    |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized12__2        |    17|
|71    |            reg_21B                                  |xsdb_register__parameterized16__2            |    21|
|72    |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized13__2        |    17|
|73    |            reg_21C                                  |xsdb_register__parameterized17__2            |    21|
|74    |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized0__7         |    17|
|75    |            reg_21D                                  |xsdb_register__parameterized18__2            |    21|
|76    |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized0__6         |    17|
|77    |            reg_21E                                  |xsdb_register__parameterized19__2            |    16|
|78    |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__46                       |    16|
|79    |            reg_21F                                  |xsdb_register__parameterized20__2            |    16|
|80    |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__45                       |    16|
|81    |            reg_220                                  |xsdb_register__parameterized21__2            |    16|
|82    |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__44                       |    16|
|83    |            reg_221                                  |xsdb_register__parameterized22__2            |    16|
|84    |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__43                       |    16|
|85    |            reg_222                                  |xsdb_register__parameterized23__2            |    16|
|86    |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__42                       |    16|
|87    |            reg_223                                  |xsdb_register__parameterized24__2            |    16|
|88    |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__41                       |    16|
|89    |            reg_224                                  |xsdb_register__parameterized25__2            |    16|
|90    |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__40                       |    16|
|91    |            reg_225                                  |xsdb_register__parameterized26__2            |    16|
|92    |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__39                       |    16|
|93    |            reg_226                                  |xsdb_register__parameterized27__2            |    16|
|94    |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__38                       |    16|
|95    |            reg_227                                  |xsdb_register__parameterized28__2            |    16|
|96    |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__37                       |    16|
|97    |            reg_300                                  |xsdb_register__parameterized29__2            |    21|
|98    |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized14__2        |    17|
|99    |            reg_301                                  |xsdb_register__parameterized30__2            |    21|
|100   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized0__5         |    17|
|101   |            reg_302                                  |xsdb_register__parameterized31__2            |    16|
|102   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__36                       |    16|
|103   |            reg_303                                  |xsdb_register__parameterized32__2            |    16|
|104   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__35                       |    16|
|105   |            reg_304                                  |xsdb_register__parameterized33__2            |    16|
|106   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__34                       |    16|
|107   |            reg_305                                  |xsdb_register__parameterized34__2            |    16|
|108   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__33                       |    16|
|109   |            reg_306                                  |xsdb_register__parameterized35__2            |    16|
|110   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__32                       |    16|
|111   |            reg_307                                  |xsdb_register__parameterized36__2            |    16|
|112   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__31                       |    16|
|113   |            reg_308                                  |xsdb_register__parameterized37__2            |    16|
|114   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__30                       |    16|
|115   |            reg_309                                  |xsdb_register__parameterized38__2            |    16|
|116   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__29                       |    16|
|117   |            reg_30A                                  |xsdb_register__parameterized39__2            |    21|
|118   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized15__12       |    17|
|119   |            reg_30B                                  |xsdb_register__parameterized40__2            |    16|
|120   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__28                       |    16|
|121   |            reg_30C                                  |xsdb_register__parameterized41__2            |    21|
|122   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized15__5        |    17|
|123   |            reg_30E                                  |xsdb_register__parameterized42__2            |    16|
|124   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__27                       |    16|
|125   |            reg_30F                                  |xsdb_register__parameterized43__2            |    21|
|126   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized15__4        |    17|
|127   |            reg_310                                  |xsdb_register__parameterized44__2            |    16|
|128   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__26                       |    16|
|129   |            reg_311                                  |xsdb_register__parameterized45__2            |    21|
|130   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized15__3        |    17|
|131   |            reg_312                                  |xsdb_register__parameterized46__2            |    16|
|132   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__25                       |    16|
|133   |            reg_313                                  |xsdb_register__parameterized47__2            |    21|
|134   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized15__2        |    17|
|135   |            reg_314                                  |xsdb_register__parameterized48__2            |    16|
|136   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__24                       |    16|
|137   |            reg_315                                  |xsdb_register__parameterized49__2            |    21|
|138   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized15__1        |    17|
|139   |            reg_316                                  |xsdb_register__parameterized50__2            |    16|
|140   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__23                       |    16|
|141   |            reg_317                                  |xsdb_register__parameterized51__2            |    16|
|142   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__22                       |    16|
|143   |            reg_318                                  |xsdb_register__parameterized52__2            |    16|
|144   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__21                       |    16|
|145   |            reg_319                                  |xsdb_register__parameterized53__2            |    16|
|146   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__20                       |    16|
|147   |            reg_31A                                  |xsdb_register__parameterized54__2            |    16|
|148   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__19                       |    16|
|149   |            reg_31B                                  |xsdb_register__parameterized55__2            |    16|
|150   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__18                       |    16|
|151   |            reg_31C                                  |xsdb_register__parameterized56__2            |    16|
|152   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__17                       |    16|
|153   |            reg_31D                                  |xsdb_register__parameterized57__2            |    16|
|154   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__16                       |    16|
|155   |            reg_31E                                  |xsdb_register__parameterized58__2            |    16|
|156   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__15                       |    16|
|157   |            reg_31F                                  |xsdb_register__parameterized59__2            |    16|
|158   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__14                       |    16|
|159   |            reg_320                                  |xsdb_register__parameterized60__2            |    16|
|160   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__13                       |    16|
|161   |            reg_321                                  |xsdb_register__parameterized61__2            |    21|
|162   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized0__4         |    17|
|163   |            reg_332                                  |xsdb_register__parameterized62__2            |    16|
|164   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__12                       |    16|
|165   |            reg_333                                  |xsdb_register__parameterized63__2            |    16|
|166   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__11                       |    16|
|167   |            reg_334                                  |xsdb_register__parameterized64__2            |    21|
|168   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized0__3         |    17|
|169   |            reg_335                                  |xsdb_register__parameterized65__2            |    21|
|170   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized0__2         |    17|
|171   |            reg_336                                  |xsdb_register__parameterized66__2            |    21|
|172   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized0__1         |    17|
|173   |            reg_337                                  |xsdb_register__parameterized67__2            |    16|
|174   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__10                       |    16|
|175   |            reg_338                                  |xsdb_register__parameterized68__2            |    16|
|176   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__9                        |    16|
|177   |            reg_339                                  |xsdb_register__parameterized69__2            |    16|
|178   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__8                        |    16|
|179   |            reg_340                                  |xsdb_register__parameterized70__2            |    16|
|180   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__7                        |    16|
|181   |            reg_341                                  |xsdb_register__parameterized71__2            |    16|
|182   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__6                        |    16|
|183   |            reg_342                                  |xsdb_register__parameterized72__2            |    16|
|184   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__5                        |    16|
|185   |            reg_343                                  |xsdb_register__parameterized73__2            |    16|
|186   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__4                        |    16|
|187   |            reg_344                                  |xsdb_register__parameterized74__2            |    16|
|188   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__3                        |    16|
|189   |            reg_345                                  |xsdb_register__parameterized75__2            |    16|
|190   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__2                        |    16|
|191   |            reg_346                                  |xsdb_register__parameterized76__2            |    16|
|192   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__1                        |    16|
|193   |            U_XSDB_SLAVE                             |chipscope_xsdb_slave_243                     |   661|
|194   |          U_RESET_CONTROLLER                         |gtxe2_reset_controller__2                    |    88|
|195   |          U_PATTERN_HANDLER                          |pattern_handler__2                           |  1963|
|196   |            bit_err_counter                          |ibert_accumulator_218                        |   218|
|197   |            \gen32.patchk20                          |ibert_pat_chk_219                            |   957|
|198   |              i_ones_counter                         |ibert_ones_counter_231                       |    73|
|199   |              patgen_rx                              |ibert_pat_gen_232                            |   590|
|200   |                pattern_15bit                        |prbs15_233                                   |    97|
|201   |                  \bit32.p15_32                      |prbs15_32_242                                |    97|
|202   |                pattern_23bit                        |prbs23_234                                   |   112|
|203   |                  \bit32.p23_32                      |prbs23_32_241                                |   112|
|204   |                pattern_31bit                        |prbs31_235                                   |   192|
|205   |                  \bit32.p31_32                      |prbs31_32_240                                |   192|
|206   |                pattern_7bit                         |prbs7_236                                    |    81|
|207   |                  \bit32.p7_32                       |prbs7_32_239                                 |    81|
|208   |                pattern_clk2                         |clk_2bit_237                                 |     9|
|209   |                pattern_clk20                        |clk_20bit_238                                |    30|
|210   |            \gen32.patgen32                          |ibert_pat_gen_220                            |   451|
|211   |              pattern_15bit                          |prbs15_223                                   |    99|
|212   |                \bit32.p15_32                        |prbs15_32_230                                |    99|
|213   |              pattern_23bit                          |prbs23_224                                   |   107|
|214   |                \bit32.p23_32                        |prbs23_32_229                                |   107|
|215   |              pattern_31bit                          |prbs31_225                                   |   131|
|216   |                \bit32.p31_32                        |prbs31_32_228                                |   131|
|217   |              pattern_7bit                           |prbs7_226                                    |    75|
|218   |                \bit32.p7_32                         |prbs7_32_227                                 |    75|
|219   |            rx_word_counter                          |ibert_accumulator_221                        |   208|
|220   |            u_lev                                    |xfer_level_222                               |     4|
|221   |          U_RXCDR_RESET                              |ibert_rxcdr_reset_213                        |    59|
|222   |          U_RXUSRCLK2_FREQ_COUNTER                   |ibert_freq_counter_214                       |   128|
|223   |          U_RXUSRCLK_FREQ_COUNTER                    |ibert_freq_counter_215                       |   128|
|224   |          U_TXUSRCLK2_FREQ_COUNTER                   |ibert_freq_counter_216                       |   128|
|225   |          U_TXUSRCLK_FREQ_COUNTER                    |ibert_freq_counter_217                       |   128|
|226   |        \CH[1].u_ch                                  |gtxe2_channel_slave__parameterized0          |  4763|
|227   |          U_CHANNEL_REGS                             |gtxe2_channel_regs__parameterized0           |  2092|
|228   |            reg_20A                                  |xsdb_register__1                             |    21|
|229   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__3                         |    17|
|230   |            reg_20B                                  |xsdb_register__parameterized0__1             |    21|
|231   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized0__22        |    17|
|232   |            reg_20C                                  |xsdb_register__parameterized1__1             |    21|
|233   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized1__1         |    17|
|234   |            reg_20D                                  |xsdb_register__parameterized2__1             |    21|
|235   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized2__1         |    17|
|236   |            reg_20E                                  |xsdb_register__parameterized3__1             |    21|
|237   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized3__1         |    17|
|238   |            reg_20F                                  |xsdb_register__parameterized4__1             |    21|
|239   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized4__1         |    17|
|240   |            reg_210                                  |xsdb_register__parameterized5__1             |    21|
|241   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized5__1         |    17|
|242   |            reg_211                                  |xsdb_register__parameterized6__1             |    21|
|243   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized0__21        |    17|
|244   |            reg_212                                  |xsdb_register__parameterized7__1             |    21|
|245   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized0__20        |    17|
|246   |            reg_213                                  |xsdb_register__parameterized8__1             |    21|
|247   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized6__1         |    17|
|248   |            reg_214                                  |xsdb_register__parameterized9__1             |    21|
|249   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized7__1         |    17|
|250   |            reg_215                                  |xsdb_register__parameterized10__1            |    21|
|251   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized8__1         |    17|
|252   |            reg_216                                  |xsdb_register__parameterized11__1            |    21|
|253   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized9__1         |    17|
|254   |            reg_217                                  |xsdb_register__parameterized12__1            |    21|
|255   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized10__1        |    17|
|256   |            reg_218                                  |xsdb_register__parameterized13__1            |    21|
|257   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__2                         |    17|
|258   |            reg_219                                  |xsdb_register__parameterized14__1            |    21|
|259   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized11__1        |    17|
|260   |            reg_21A                                  |xsdb_register__parameterized15__1            |    21|
|261   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized12__1        |    17|
|262   |            reg_21B                                  |xsdb_register__parameterized16__1            |    21|
|263   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized13__1        |    17|
|264   |            reg_21C                                  |xsdb_register__parameterized17__1            |    21|
|265   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized0__19        |    17|
|266   |            reg_21D                                  |xsdb_register__parameterized18__1            |    21|
|267   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized0__18        |    17|
|268   |            reg_21E                                  |xsdb_register__parameterized19__1            |    16|
|269   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__99                       |    16|
|270   |            reg_21F                                  |xsdb_register__parameterized20__1            |    16|
|271   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__98                       |    16|
|272   |            reg_220                                  |xsdb_register__parameterized21__1            |    16|
|273   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__97                       |    16|
|274   |            reg_221                                  |xsdb_register__parameterized22__1            |    16|
|275   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__96                       |    16|
|276   |            reg_222                                  |xsdb_register__parameterized23__1            |    16|
|277   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__95                       |    16|
|278   |            reg_223                                  |xsdb_register__parameterized24__1            |    16|
|279   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__94                       |    16|
|280   |            reg_224                                  |xsdb_register__parameterized25__1            |    16|
|281   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__93                       |    16|
|282   |            reg_225                                  |xsdb_register__parameterized26__1            |    16|
|283   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__92                       |    16|
|284   |            reg_226                                  |xsdb_register__parameterized27__1            |    16|
|285   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__91                       |    16|
|286   |            reg_227                                  |xsdb_register__parameterized28__1            |    16|
|287   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__90                       |    16|
|288   |            reg_300                                  |xsdb_register__parameterized29__1            |    21|
|289   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized14__1        |    17|
|290   |            reg_301                                  |xsdb_register__parameterized30__1            |    21|
|291   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized0__17        |    17|
|292   |            reg_302                                  |xsdb_register__parameterized31__1            |    16|
|293   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__89                       |    16|
|294   |            reg_303                                  |xsdb_register__parameterized32__1            |    16|
|295   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__88                       |    16|
|296   |            reg_304                                  |xsdb_register__parameterized33__1            |    16|
|297   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__87                       |    16|
|298   |            reg_305                                  |xsdb_register__parameterized34__1            |    16|
|299   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__86                       |    16|
|300   |            reg_306                                  |xsdb_register__parameterized35__1            |    16|
|301   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__85                       |    16|
|302   |            reg_307                                  |xsdb_register__parameterized36__1            |    16|
|303   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__84                       |    16|
|304   |            reg_308                                  |xsdb_register__parameterized37__1            |    16|
|305   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__83                       |    16|
|306   |            reg_309                                  |xsdb_register__parameterized38__1            |    16|
|307   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__82                       |    16|
|308   |            reg_30A                                  |xsdb_register__parameterized39__1            |    21|
|309   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized15__11       |    17|
|310   |            reg_30B                                  |xsdb_register__parameterized40__1            |    16|
|311   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__81                       |    16|
|312   |            reg_30C                                  |xsdb_register__parameterized41__1            |    21|
|313   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized15__10       |    17|
|314   |            reg_30E                                  |xsdb_register__parameterized42__1            |    16|
|315   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__80                       |    16|
|316   |            reg_30F                                  |xsdb_register__parameterized43__1            |    21|
|317   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized15__9        |    17|
|318   |            reg_310                                  |xsdb_register__parameterized44__1            |    16|
|319   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__79                       |    16|
|320   |            reg_311                                  |xsdb_register__parameterized45__1            |    21|
|321   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized15__8        |    17|
|322   |            reg_312                                  |xsdb_register__parameterized46__1            |    16|
|323   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__78                       |    16|
|324   |            reg_313                                  |xsdb_register__parameterized47__1            |    21|
|325   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized15__7        |    17|
|326   |            reg_314                                  |xsdb_register__parameterized48__1            |    16|
|327   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__77                       |    16|
|328   |            reg_315                                  |xsdb_register__parameterized49__1            |    21|
|329   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized15__6        |    17|
|330   |            reg_316                                  |xsdb_register__parameterized50__1            |    16|
|331   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__76                       |    16|
|332   |            reg_317                                  |xsdb_register__parameterized51__1            |    16|
|333   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__75                       |    16|
|334   |            reg_318                                  |xsdb_register__parameterized52__1            |    16|
|335   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__74                       |    16|
|336   |            reg_319                                  |xsdb_register__parameterized53__1            |    16|
|337   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__73                       |    16|
|338   |            reg_31A                                  |xsdb_register__parameterized54__1            |    16|
|339   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__72                       |    16|
|340   |            reg_31B                                  |xsdb_register__parameterized55__1            |    16|
|341   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__71                       |    16|
|342   |            reg_31C                                  |xsdb_register__parameterized56__1            |    16|
|343   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__70                       |    16|
|344   |            reg_31D                                  |xsdb_register__parameterized57__1            |    16|
|345   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__69                       |    16|
|346   |            reg_31E                                  |xsdb_register__parameterized58__1            |    16|
|347   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__68                       |    16|
|348   |            reg_31F                                  |xsdb_register__parameterized59__1            |    16|
|349   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__67                       |    16|
|350   |            reg_320                                  |xsdb_register__parameterized60__1            |    16|
|351   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__66                       |    16|
|352   |            reg_321                                  |xsdb_register__parameterized61__1            |    21|
|353   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized0__16        |    17|
|354   |            reg_332                                  |xsdb_register__parameterized62__1            |    16|
|355   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__65                       |    16|
|356   |            reg_333                                  |xsdb_register__parameterized63__1            |    16|
|357   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__64                       |    16|
|358   |            reg_334                                  |xsdb_register__parameterized64__1            |    21|
|359   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized0__15        |    17|
|360   |            reg_335                                  |xsdb_register__parameterized65__1            |    21|
|361   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized0__14        |    17|
|362   |            reg_336                                  |xsdb_register__parameterized66__1            |    21|
|363   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized0__13        |    17|
|364   |            reg_337                                  |xsdb_register__parameterized67__1            |    16|
|365   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__63                       |    16|
|366   |            reg_338                                  |xsdb_register__parameterized68__1            |    16|
|367   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__62                       |    16|
|368   |            reg_339                                  |xsdb_register__parameterized69__1            |    16|
|369   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__61                       |    16|
|370   |            reg_340                                  |xsdb_register__parameterized70__1            |    16|
|371   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__60                       |    16|
|372   |            reg_341                                  |xsdb_register__parameterized71__1            |    16|
|373   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__59                       |    16|
|374   |            reg_342                                  |xsdb_register__parameterized72__1            |    16|
|375   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__58                       |    16|
|376   |            reg_343                                  |xsdb_register__parameterized73__1            |    16|
|377   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__57                       |    16|
|378   |            reg_344                                  |xsdb_register__parameterized74__1            |    16|
|379   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__56                       |    16|
|380   |            reg_345                                  |xsdb_register__parameterized75__1            |    16|
|381   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__55                       |    16|
|382   |            reg_346                                  |xsdb_register__parameterized76__1            |    16|
|383   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__54                       |    16|
|384   |            U_XSDB_SLAVE                             |chipscope_xsdb_slave_212                     |   661|
|385   |          U_RESET_CONTROLLER                         |gtxe2_reset_controller__1                    |    88|
|386   |          U_PATTERN_HANDLER                          |pattern_handler__1                           |  1963|
|387   |            bit_err_counter                          |ibert_accumulator_187                        |   218|
|388   |            \gen32.patchk20                          |ibert_pat_chk_188                            |   957|
|389   |              i_ones_counter                         |ibert_ones_counter_200                       |    73|
|390   |              patgen_rx                              |ibert_pat_gen_201                            |   590|
|391   |                pattern_15bit                        |prbs15_202                                   |    97|
|392   |                  \bit32.p15_32                      |prbs15_32_211                                |    97|
|393   |                pattern_23bit                        |prbs23_203                                   |   112|
|394   |                  \bit32.p23_32                      |prbs23_32_210                                |   112|
|395   |                pattern_31bit                        |prbs31_204                                   |   192|
|396   |                  \bit32.p31_32                      |prbs31_32_209                                |   192|
|397   |                pattern_7bit                         |prbs7_205                                    |    81|
|398   |                  \bit32.p7_32                       |prbs7_32_208                                 |    81|
|399   |                pattern_clk2                         |clk_2bit_206                                 |     9|
|400   |                pattern_clk20                        |clk_20bit_207                                |    30|
|401   |            \gen32.patgen32                          |ibert_pat_gen_189                            |   451|
|402   |              pattern_15bit                          |prbs15_192                                   |    99|
|403   |                \bit32.p15_32                        |prbs15_32_199                                |    99|
|404   |              pattern_23bit                          |prbs23_193                                   |   107|
|405   |                \bit32.p23_32                        |prbs23_32_198                                |   107|
|406   |              pattern_31bit                          |prbs31_194                                   |   131|
|407   |                \bit32.p31_32                        |prbs31_32_197                                |   131|
|408   |              pattern_7bit                           |prbs7_195                                    |    75|
|409   |                \bit32.p7_32                         |prbs7_32_196                                 |    75|
|410   |            rx_word_counter                          |ibert_accumulator_190                        |   208|
|411   |            u_lev                                    |xfer_level_191                               |     4|
|412   |          U_RXCDR_RESET                              |ibert_rxcdr_reset_182                        |    59|
|413   |          U_RXUSRCLK2_FREQ_COUNTER                   |ibert_freq_counter_183                       |   128|
|414   |          U_RXUSRCLK_FREQ_COUNTER                    |ibert_freq_counter_184                       |   128|
|415   |          U_TXUSRCLK2_FREQ_COUNTER                   |ibert_freq_counter_185                       |   128|
|416   |          U_TXUSRCLK_FREQ_COUNTER                    |ibert_freq_counter_186                       |   128|
|417   |        \CH[0].u_ch                                  |gtxe2_channel_slave                          |  4763|
|418   |          U_CHANNEL_REGS                             |gtxe2_channel_regs                           |  2092|
|419   |            reg_20A                                  |xsdb_register__4                             |    21|
|420   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__8                         |    17|
|421   |            reg_20B                                  |xsdb_register__parameterized0__4             |    21|
|422   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized0__43        |    17|
|423   |            reg_20C                                  |xsdb_register__parameterized1__4             |    21|
|424   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized1__4         |    17|
|425   |            reg_20D                                  |xsdb_register__parameterized2__4             |    21|
|426   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized2__4         |    17|
|427   |            reg_20E                                  |xsdb_register__parameterized3__4             |    21|
|428   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized3__4         |    17|
|429   |            reg_20F                                  |xsdb_register__parameterized4__4             |    21|
|430   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized4__4         |    17|
|431   |            reg_210                                  |xsdb_register__parameterized5__4             |    21|
|432   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized5__4         |    17|
|433   |            reg_211                                  |xsdb_register__parameterized6__4             |    21|
|434   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized0__32        |    17|
|435   |            reg_212                                  |xsdb_register__parameterized7__4             |    21|
|436   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized0__31        |    17|
|437   |            reg_213                                  |xsdb_register__parameterized8__4             |    21|
|438   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized6__4         |    17|
|439   |            reg_214                                  |xsdb_register__parameterized9__4             |    21|
|440   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized7__4         |    17|
|441   |            reg_215                                  |xsdb_register__parameterized10__4            |    21|
|442   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized8__4         |    17|
|443   |            reg_216                                  |xsdb_register__parameterized11__4            |    21|
|444   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized9__4         |    17|
|445   |            reg_217                                  |xsdb_register__parameterized12__4            |    21|
|446   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized10__4        |    17|
|447   |            reg_218                                  |xsdb_register__parameterized13__4            |    21|
|448   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__5                         |    17|
|449   |            reg_219                                  |xsdb_register__parameterized14__4            |    21|
|450   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized11__4        |    17|
|451   |            reg_21A                                  |xsdb_register__parameterized15__4            |    21|
|452   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized12__4        |    17|
|453   |            reg_21B                                  |xsdb_register__parameterized16__4            |    21|
|454   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized13__4        |    17|
|455   |            reg_21C                                  |xsdb_register__parameterized17__4            |    21|
|456   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized0__30        |    17|
|457   |            reg_21D                                  |xsdb_register__parameterized18__4            |    21|
|458   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized0__29        |    17|
|459   |            reg_21E                                  |xsdb_register__parameterized19__4            |    16|
|460   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__192                      |    16|
|461   |            reg_21F                                  |xsdb_register__parameterized20__4            |    16|
|462   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__145                      |    16|
|463   |            reg_220                                  |xsdb_register__parameterized21__4            |    16|
|464   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__144                      |    16|
|465   |            reg_221                                  |xsdb_register__parameterized22__4            |    16|
|466   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__143                      |    16|
|467   |            reg_222                                  |xsdb_register__parameterized23__4            |    16|
|468   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__142                      |    16|
|469   |            reg_223                                  |xsdb_register__parameterized24__4            |    16|
|470   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__141                      |    16|
|471   |            reg_224                                  |xsdb_register__parameterized25__4            |    16|
|472   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__140                      |    16|
|473   |            reg_225                                  |xsdb_register__parameterized26__4            |    16|
|474   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__139                      |    16|
|475   |            reg_226                                  |xsdb_register__parameterized27__4            |    16|
|476   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__138                      |    16|
|477   |            reg_227                                  |xsdb_register__parameterized28__4            |    16|
|478   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__137                      |    16|
|479   |            reg_300                                  |xsdb_register__parameterized29__4            |    21|
|480   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized14__4        |    17|
|481   |            reg_301                                  |xsdb_register__parameterized30__4            |    21|
|482   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized0__28        |    17|
|483   |            reg_302                                  |xsdb_register__parameterized31__4            |    16|
|484   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__136                      |    16|
|485   |            reg_303                                  |xsdb_register__parameterized32__4            |    16|
|486   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__135                      |    16|
|487   |            reg_304                                  |xsdb_register__parameterized33__4            |    16|
|488   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__134                      |    16|
|489   |            reg_305                                  |xsdb_register__parameterized34__4            |    16|
|490   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__133                      |    16|
|491   |            reg_306                                  |xsdb_register__parameterized35__4            |    16|
|492   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__132                      |    16|
|493   |            reg_307                                  |xsdb_register__parameterized36__4            |    16|
|494   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__131                      |    16|
|495   |            reg_308                                  |xsdb_register__parameterized37__4            |    16|
|496   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__130                      |    16|
|497   |            reg_309                                  |xsdb_register__parameterized38__4            |    16|
|498   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__129                      |    16|
|499   |            reg_30A                                  |xsdb_register__parameterized39__4            |    21|
|500   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized15__24       |    17|
|501   |            reg_30B                                  |xsdb_register__parameterized40__4            |    16|
|502   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__128                      |    16|
|503   |            reg_30C                                  |xsdb_register__parameterized41__4            |    21|
|504   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized15__17       |    17|
|505   |            reg_30E                                  |xsdb_register__parameterized42__4            |    16|
|506   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__127                      |    16|
|507   |            reg_30F                                  |xsdb_register__parameterized43__4            |    21|
|508   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized15__16       |    17|
|509   |            reg_310                                  |xsdb_register__parameterized44__4            |    16|
|510   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__126                      |    16|
|511   |            reg_311                                  |xsdb_register__parameterized45__4            |    21|
|512   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized15__15       |    17|
|513   |            reg_312                                  |xsdb_register__parameterized46__4            |    16|
|514   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__125                      |    16|
|515   |            reg_313                                  |xsdb_register__parameterized47__4            |    21|
|516   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized15__14       |    17|
|517   |            reg_314                                  |xsdb_register__parameterized48__4            |    16|
|518   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__124                      |    16|
|519   |            reg_315                                  |xsdb_register__parameterized49__4            |    21|
|520   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized15__13       |    17|
|521   |            reg_316                                  |xsdb_register__parameterized50__4            |    16|
|522   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__123                      |    16|
|523   |            reg_317                                  |xsdb_register__parameterized51__4            |    16|
|524   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__122                      |    16|
|525   |            reg_318                                  |xsdb_register__parameterized52__4            |    16|
|526   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__121                      |    16|
|527   |            reg_319                                  |xsdb_register__parameterized53__4            |    16|
|528   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__120                      |    16|
|529   |            reg_31A                                  |xsdb_register__parameterized54__4            |    16|
|530   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__119                      |    16|
|531   |            reg_31B                                  |xsdb_register__parameterized55__4            |    16|
|532   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__118                      |    16|
|533   |            reg_31C                                  |xsdb_register__parameterized56__4            |    16|
|534   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__117                      |    16|
|535   |            reg_31D                                  |xsdb_register__parameterized57__4            |    16|
|536   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__116                      |    16|
|537   |            reg_31E                                  |xsdb_register__parameterized58__4            |    16|
|538   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__115                      |    16|
|539   |            reg_31F                                  |xsdb_register__parameterized59__4            |    16|
|540   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__114                      |    16|
|541   |            reg_320                                  |xsdb_register__parameterized60__4            |    16|
|542   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__113                      |    16|
|543   |            reg_321                                  |xsdb_register__parameterized61__4            |    21|
|544   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized0__27        |    17|
|545   |            reg_332                                  |xsdb_register__parameterized62__4            |    16|
|546   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__112                      |    16|
|547   |            reg_333                                  |xsdb_register__parameterized63__4            |    16|
|548   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__111                      |    16|
|549   |            reg_334                                  |xsdb_register__parameterized64__4            |    21|
|550   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized0__26        |    17|
|551   |            reg_335                                  |xsdb_register__parameterized65__4            |    21|
|552   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized0__25        |    17|
|553   |            reg_336                                  |xsdb_register__parameterized66__4            |    21|
|554   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized0__24        |    17|
|555   |            reg_337                                  |xsdb_register__parameterized67__4            |    16|
|556   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__110                      |    16|
|557   |            reg_338                                  |xsdb_register__parameterized68__4            |    16|
|558   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__109                      |    16|
|559   |            reg_339                                  |xsdb_register__parameterized69__4            |    16|
|560   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__108                      |    16|
|561   |            reg_340                                  |xsdb_register__parameterized70__4            |    16|
|562   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__107                      |    16|
|563   |            reg_341                                  |xsdb_register__parameterized71__4            |    16|
|564   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__106                      |    16|
|565   |            reg_342                                  |xsdb_register__parameterized72__4            |    16|
|566   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__105                      |    16|
|567   |            reg_343                                  |xsdb_register__parameterized73__4            |    16|
|568   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__104                      |    16|
|569   |            reg_344                                  |xsdb_register__parameterized74__4            |    16|
|570   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__103                      |    16|
|571   |            reg_345                                  |xsdb_register__parameterized75__4            |    16|
|572   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__102                      |    16|
|573   |            reg_346                                  |xsdb_register__parameterized76__4            |    16|
|574   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__101                      |    16|
|575   |            U_XSDB_SLAVE                             |chipscope_xsdb_slave_181                     |   661|
|576   |          U_RESET_CONTROLLER                         |gtxe2_reset_controller__4                    |    88|
|577   |          U_PATTERN_HANDLER                          |pattern_handler__4                           |  1963|
|578   |            bit_err_counter                          |ibert_accumulator_156                        |   218|
|579   |            \gen32.patchk20                          |ibert_pat_chk_157                            |   957|
|580   |              i_ones_counter                         |ibert_ones_counter_169                       |    73|
|581   |              patgen_rx                              |ibert_pat_gen_170                            |   590|
|582   |                pattern_15bit                        |prbs15_171                                   |    97|
|583   |                  \bit32.p15_32                      |prbs15_32_180                                |    97|
|584   |                pattern_23bit                        |prbs23_172                                   |   112|
|585   |                  \bit32.p23_32                      |prbs23_32_179                                |   112|
|586   |                pattern_31bit                        |prbs31_173                                   |   192|
|587   |                  \bit32.p31_32                      |prbs31_32_178                                |   192|
|588   |                pattern_7bit                         |prbs7_174                                    |    81|
|589   |                  \bit32.p7_32                       |prbs7_32_177                                 |    81|
|590   |                pattern_clk2                         |clk_2bit_175                                 |     9|
|591   |                pattern_clk20                        |clk_20bit_176                                |    30|
|592   |            \gen32.patgen32                          |ibert_pat_gen_158                            |   451|
|593   |              pattern_15bit                          |prbs15_161                                   |    99|
|594   |                \bit32.p15_32                        |prbs15_32_168                                |    99|
|595   |              pattern_23bit                          |prbs23_162                                   |   107|
|596   |                \bit32.p23_32                        |prbs23_32_167                                |   107|
|597   |              pattern_31bit                          |prbs31_163                                   |   131|
|598   |                \bit32.p31_32                        |prbs31_32_166                                |   131|
|599   |              pattern_7bit                           |prbs7_164                                    |    75|
|600   |                \bit32.p7_32                         |prbs7_32_165                                 |    75|
|601   |            rx_word_counter                          |ibert_accumulator_159                        |   208|
|602   |            u_lev                                    |xfer_level_160                               |     4|
|603   |          U_RXCDR_RESET                              |ibert_rxcdr_reset_151                        |    59|
|604   |          U_RXUSRCLK2_FREQ_COUNTER                   |ibert_freq_counter_152                       |   128|
|605   |          U_RXUSRCLK_FREQ_COUNTER                    |ibert_freq_counter_153                       |   128|
|606   |          U_TXUSRCLK2_FREQ_COUNTER                   |ibert_freq_counter_154                       |   128|
|607   |          U_TXUSRCLK_FREQ_COUNTER                    |ibert_freq_counter_155                       |   128|
|608   |        \CH[3].u_ch                                  |gtxe2_channel_slave__parameterized2          |  4763|
|609   |          U_CHANNEL_REGS                             |gtxe2_channel_regs__parameterized2           |  2092|
|610   |            reg_20A                                  |xsdb_register__3                             |    21|
|611   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__7                         |    17|
|612   |            reg_20B                                  |xsdb_register__parameterized0__3             |    21|
|613   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized0__42        |    17|
|614   |            reg_20C                                  |xsdb_register__parameterized1__3             |    21|
|615   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized1__3         |    17|
|616   |            reg_20D                                  |xsdb_register__parameterized2__3             |    21|
|617   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized2__3         |    17|
|618   |            reg_20E                                  |xsdb_register__parameterized3__3             |    21|
|619   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized3__3         |    17|
|620   |            reg_20F                                  |xsdb_register__parameterized4__3             |    21|
|621   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized4__3         |    17|
|622   |            reg_210                                  |xsdb_register__parameterized5__3             |    21|
|623   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized5__3         |    17|
|624   |            reg_211                                  |xsdb_register__parameterized6__3             |    21|
|625   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized0__41        |    17|
|626   |            reg_212                                  |xsdb_register__parameterized7__3             |    21|
|627   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized0__40        |    17|
|628   |            reg_213                                  |xsdb_register__parameterized8__3             |    21|
|629   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized6__3         |    17|
|630   |            reg_214                                  |xsdb_register__parameterized9__3             |    21|
|631   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized7__3         |    17|
|632   |            reg_215                                  |xsdb_register__parameterized10__3            |    21|
|633   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized8__3         |    17|
|634   |            reg_216                                  |xsdb_register__parameterized11__3            |    21|
|635   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized9__3         |    17|
|636   |            reg_217                                  |xsdb_register__parameterized12__3            |    21|
|637   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized10__3        |    17|
|638   |            reg_218                                  |xsdb_register__parameterized13__3            |    21|
|639   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__6                         |    17|
|640   |            reg_219                                  |xsdb_register__parameterized14__3            |    21|
|641   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized11__3        |    17|
|642   |            reg_21A                                  |xsdb_register__parameterized15__3            |    21|
|643   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized12__3        |    17|
|644   |            reg_21B                                  |xsdb_register__parameterized16__3            |    21|
|645   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized13__3        |    17|
|646   |            reg_21C                                  |xsdb_register__parameterized17__3            |    21|
|647   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized0__39        |    17|
|648   |            reg_21D                                  |xsdb_register__parameterized18__3            |    21|
|649   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized0__38        |    17|
|650   |            reg_21E                                  |xsdb_register__parameterized19__3            |    16|
|651   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__191                      |    16|
|652   |            reg_21F                                  |xsdb_register__parameterized20__3            |    16|
|653   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__190                      |    16|
|654   |            reg_220                                  |xsdb_register__parameterized21__3            |    16|
|655   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__189                      |    16|
|656   |            reg_221                                  |xsdb_register__parameterized22__3            |    16|
|657   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__188                      |    16|
|658   |            reg_222                                  |xsdb_register__parameterized23__3            |    16|
|659   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__187                      |    16|
|660   |            reg_223                                  |xsdb_register__parameterized24__3            |    16|
|661   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__186                      |    16|
|662   |            reg_224                                  |xsdb_register__parameterized25__3            |    16|
|663   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__185                      |    16|
|664   |            reg_225                                  |xsdb_register__parameterized26__3            |    16|
|665   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__184                      |    16|
|666   |            reg_226                                  |xsdb_register__parameterized27__3            |    16|
|667   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__183                      |    16|
|668   |            reg_227                                  |xsdb_register__parameterized28__3            |    16|
|669   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__182                      |    16|
|670   |            reg_300                                  |xsdb_register__parameterized29__3            |    21|
|671   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized14__3        |    17|
|672   |            reg_301                                  |xsdb_register__parameterized30__3            |    21|
|673   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized0__37        |    17|
|674   |            reg_302                                  |xsdb_register__parameterized31__3            |    16|
|675   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__181                      |    16|
|676   |            reg_303                                  |xsdb_register__parameterized32__3            |    16|
|677   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__180                      |    16|
|678   |            reg_304                                  |xsdb_register__parameterized33__3            |    16|
|679   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__179                      |    16|
|680   |            reg_305                                  |xsdb_register__parameterized34__3            |    16|
|681   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__178                      |    16|
|682   |            reg_306                                  |xsdb_register__parameterized35__3            |    16|
|683   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__177                      |    16|
|684   |            reg_307                                  |xsdb_register__parameterized36__3            |    16|
|685   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__176                      |    16|
|686   |            reg_308                                  |xsdb_register__parameterized37__3            |    16|
|687   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__175                      |    16|
|688   |            reg_309                                  |xsdb_register__parameterized38__3            |    16|
|689   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__174                      |    16|
|690   |            reg_30A                                  |xsdb_register__parameterized39__3            |    21|
|691   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized15__23       |    17|
|692   |            reg_30B                                  |xsdb_register__parameterized40__3            |    16|
|693   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__173                      |    16|
|694   |            reg_30C                                  |xsdb_register__parameterized41__3            |    21|
|695   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized15__22       |    17|
|696   |            reg_30E                                  |xsdb_register__parameterized42__3            |    16|
|697   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__172                      |    16|
|698   |            reg_30F                                  |xsdb_register__parameterized43__3            |    21|
|699   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized15__21       |    17|
|700   |            reg_310                                  |xsdb_register__parameterized44__3            |    16|
|701   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__171                      |    16|
|702   |            reg_311                                  |xsdb_register__parameterized45__3            |    21|
|703   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized15__20       |    17|
|704   |            reg_312                                  |xsdb_register__parameterized46__3            |    16|
|705   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__170                      |    16|
|706   |            reg_313                                  |xsdb_register__parameterized47__3            |    21|
|707   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized15__19       |    17|
|708   |            reg_314                                  |xsdb_register__parameterized48__3            |    16|
|709   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__169                      |    16|
|710   |            reg_315                                  |xsdb_register__parameterized49__3            |    21|
|711   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized15__18       |    17|
|712   |            reg_316                                  |xsdb_register__parameterized50__3            |    16|
|713   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__168                      |    16|
|714   |            reg_317                                  |xsdb_register__parameterized51__3            |    16|
|715   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__167                      |    16|
|716   |            reg_318                                  |xsdb_register__parameterized52__3            |    16|
|717   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__166                      |    16|
|718   |            reg_319                                  |xsdb_register__parameterized53__3            |    16|
|719   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__165                      |    16|
|720   |            reg_31A                                  |xsdb_register__parameterized54__3            |    16|
|721   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__164                      |    16|
|722   |            reg_31B                                  |xsdb_register__parameterized55__3            |    16|
|723   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__163                      |    16|
|724   |            reg_31C                                  |xsdb_register__parameterized56__3            |    16|
|725   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__162                      |    16|
|726   |            reg_31D                                  |xsdb_register__parameterized57__3            |    16|
|727   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__161                      |    16|
|728   |            reg_31E                                  |xsdb_register__parameterized58__3            |    16|
|729   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__160                      |    16|
|730   |            reg_31F                                  |xsdb_register__parameterized59__3            |    16|
|731   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__159                      |    16|
|732   |            reg_320                                  |xsdb_register__parameterized60__3            |    16|
|733   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__158                      |    16|
|734   |            reg_321                                  |xsdb_register__parameterized61__3            |    21|
|735   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized0__36        |    17|
|736   |            reg_332                                  |xsdb_register__parameterized62__3            |    16|
|737   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__157                      |    16|
|738   |            reg_333                                  |xsdb_register__parameterized63__3            |    16|
|739   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__156                      |    16|
|740   |            reg_334                                  |xsdb_register__parameterized64__3            |    21|
|741   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized0__35        |    17|
|742   |            reg_335                                  |xsdb_register__parameterized65__3            |    21|
|743   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized0__34        |    17|
|744   |            reg_336                                  |xsdb_register__parameterized66__3            |    21|
|745   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized0__33        |    17|
|746   |            reg_337                                  |xsdb_register__parameterized67__3            |    16|
|747   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__155                      |    16|
|748   |            reg_338                                  |xsdb_register__parameterized68__3            |    16|
|749   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__154                      |    16|
|750   |            reg_339                                  |xsdb_register__parameterized69__3            |    16|
|751   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__153                      |    16|
|752   |            reg_340                                  |xsdb_register__parameterized70__3            |    16|
|753   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__152                      |    16|
|754   |            reg_341                                  |xsdb_register__parameterized71__3            |    16|
|755   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__151                      |    16|
|756   |            reg_342                                  |xsdb_register__parameterized72__3            |    16|
|757   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__150                      |    16|
|758   |            reg_343                                  |xsdb_register__parameterized73__3            |    16|
|759   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__149                      |    16|
|760   |            reg_344                                  |xsdb_register__parameterized74__3            |    16|
|761   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__148                      |    16|
|762   |            reg_345                                  |xsdb_register__parameterized75__3            |    16|
|763   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__147                      |    16|
|764   |            reg_346                                  |xsdb_register__parameterized76__3            |    16|
|765   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__146                      |    16|
|766   |            U_XSDB_SLAVE                             |chipscope_xsdb_slave_150                     |   661|
|767   |          U_RESET_CONTROLLER                         |gtxe2_reset_controller__3                    |    88|
|768   |          U_PATTERN_HANDLER                          |pattern_handler__3                           |  1963|
|769   |            bit_err_counter                          |ibert_accumulator_125                        |   218|
|770   |            \gen32.patchk20                          |ibert_pat_chk_126                            |   957|
|771   |              i_ones_counter                         |ibert_ones_counter_138                       |    73|
|772   |              patgen_rx                              |ibert_pat_gen_139                            |   590|
|773   |                pattern_15bit                        |prbs15_140                                   |    97|
|774   |                  \bit32.p15_32                      |prbs15_32_149                                |    97|
|775   |                pattern_23bit                        |prbs23_141                                   |   112|
|776   |                  \bit32.p23_32                      |prbs23_32_148                                |   112|
|777   |                pattern_31bit                        |prbs31_142                                   |   192|
|778   |                  \bit32.p31_32                      |prbs31_32_147                                |   192|
|779   |                pattern_7bit                         |prbs7_143                                    |    81|
|780   |                  \bit32.p7_32                       |prbs7_32_146                                 |    81|
|781   |                pattern_clk2                         |clk_2bit_144                                 |     9|
|782   |                pattern_clk20                        |clk_20bit_145                                |    30|
|783   |            \gen32.patgen32                          |ibert_pat_gen_127                            |   451|
|784   |              pattern_15bit                          |prbs15_130                                   |    99|
|785   |                \bit32.p15_32                        |prbs15_32_137                                |    99|
|786   |              pattern_23bit                          |prbs23_131                                   |   107|
|787   |                \bit32.p23_32                        |prbs23_32_136                                |   107|
|788   |              pattern_31bit                          |prbs31_132                                   |   131|
|789   |                \bit32.p31_32                        |prbs31_32_135                                |   131|
|790   |              pattern_7bit                           |prbs7_133                                    |    75|
|791   |                \bit32.p7_32                         |prbs7_32_134                                 |    75|
|792   |            rx_word_counter                          |ibert_accumulator_128                        |   208|
|793   |            u_lev                                    |xfer_level_129                               |     4|
|794   |          U_RXCDR_RESET                              |ibert_rxcdr_reset_120                        |    59|
|795   |          U_RXUSRCLK2_FREQ_COUNTER                   |ibert_freq_counter_121                       |   128|
|796   |          U_RXUSRCLK_FREQ_COUNTER                    |ibert_freq_counter_122                       |   128|
|797   |          U_TXUSRCLK2_FREQ_COUNTER                   |ibert_freq_counter_123                       |   128|
|798   |          U_TXUSRCLK_FREQ_COUNTER                    |ibert_freq_counter_124                       |   128|
|799   |      \QUAD[1].u_q                                   |gtxe2_quad__parameterized0                   | 19544|
|800   |        u_common                                     |gtxe2_common_slave__parameterized0           |   486|
|801   |          U_COMPLEX_REGS                             |gtxe2_common_regs__parameterized0            |   466|
|802   |            reg_200                                  |xsdb_register__parameterized77               |    19|
|803   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized16           |    17|
|804   |            reg_201                                  |xsdb_register__parameterized78               |    19|
|805   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized0__66        |    17|
|806   |            reg_202                                  |xsdb_register__parameterized79               |    19|
|807   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized17           |    17|
|808   |            reg_203                                  |xsdb_register__parameterized80               |    19|
|809   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized0__55        |    17|
|810   |            reg_204                                  |xsdb_register__parameterized81               |    16|
|811   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__292                      |    16|
|812   |            reg_205                                  |xsdb_register__parameterized82               |    16|
|813   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__245                      |    16|
|814   |            reg_300                                  |xsdb_register__parameterized90               |    16|
|815   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__244                      |    16|
|816   |            reg_301                                  |xsdb_register__parameterized91               |    16|
|817   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__243                      |    16|
|818   |            reg_302                                  |xsdb_register__parameterized85               |    19|
|819   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized0__54        |    17|
|820   |            reg_303                                  |xsdb_register__parameterized86               |    16|
|821   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__242                      |    16|
|822   |            reg_344                                  |xsdb_register__parameterized87               |    16|
|823   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__241                      |    16|
|824   |            reg_345                                  |xsdb_register__parameterized88               |    16|
|825   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__240                      |    16|
|826   |            reg_346                                  |xsdb_register__parameterized89               |    16|
|827   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__239                      |    16|
|828   |            U_XSDB_SLAVE                             |chipscope_xsdb_slave__parameterized0         |   220|
|829   |          u_clocking                                 |gtxe2_quad_clocking                          |     5|
|830   |        \CH[2].u_ch                                  |gtxe2_channel_slave__parameterized5          |  4763|
|831   |          U_CHANNEL_REGS                             |gtxe2_channel_regs__parameterized5           |  2092|
|832   |            reg_20A                                  |xsdb_register__6                             |    21|
|833   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__12                        |    17|
|834   |            reg_20B                                  |xsdb_register__parameterized0__6             |    21|
|835   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized0__53        |    17|
|836   |            reg_20C                                  |xsdb_register__parameterized1__6             |    21|
|837   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized1__6         |    17|
|838   |            reg_20D                                  |xsdb_register__parameterized2__6             |    21|
|839   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized2__6         |    17|
|840   |            reg_20E                                  |xsdb_register__parameterized3__6             |    21|
|841   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized3__6         |    17|
|842   |            reg_20F                                  |xsdb_register__parameterized4__6             |    21|
|843   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized4__6         |    17|
|844   |            reg_210                                  |xsdb_register__parameterized5__6             |    21|
|845   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized5__6         |    17|
|846   |            reg_211                                  |xsdb_register__parameterized6__6             |    21|
|847   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized0__52        |    17|
|848   |            reg_212                                  |xsdb_register__parameterized7__6             |    21|
|849   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized0__51        |    17|
|850   |            reg_213                                  |xsdb_register__parameterized8__6             |    21|
|851   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized6__6         |    17|
|852   |            reg_214                                  |xsdb_register__parameterized9__6             |    21|
|853   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized7__6         |    17|
|854   |            reg_215                                  |xsdb_register__parameterized10__6            |    21|
|855   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized8__6         |    17|
|856   |            reg_216                                  |xsdb_register__parameterized11__6            |    21|
|857   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized9__6         |    17|
|858   |            reg_217                                  |xsdb_register__parameterized12__6            |    21|
|859   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized10__6        |    17|
|860   |            reg_218                                  |xsdb_register__parameterized13__6            |    21|
|861   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__9                         |    17|
|862   |            reg_219                                  |xsdb_register__parameterized14__6            |    21|
|863   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized11__6        |    17|
|864   |            reg_21A                                  |xsdb_register__parameterized15__6            |    21|
|865   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized12__6        |    17|
|866   |            reg_21B                                  |xsdb_register__parameterized16__6            |    21|
|867   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized13__6        |    17|
|868   |            reg_21C                                  |xsdb_register__parameterized17__6            |    21|
|869   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized0__50        |    17|
|870   |            reg_21D                                  |xsdb_register__parameterized18__6            |    21|
|871   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized0__49        |    17|
|872   |            reg_21E                                  |xsdb_register__parameterized19__6            |    16|
|873   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__238                      |    16|
|874   |            reg_21F                                  |xsdb_register__parameterized20__6            |    16|
|875   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__237                      |    16|
|876   |            reg_220                                  |xsdb_register__parameterized21__6            |    16|
|877   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__236                      |    16|
|878   |            reg_221                                  |xsdb_register__parameterized22__6            |    16|
|879   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__235                      |    16|
|880   |            reg_222                                  |xsdb_register__parameterized23__6            |    16|
|881   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__234                      |    16|
|882   |            reg_223                                  |xsdb_register__parameterized24__6            |    16|
|883   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__233                      |    16|
|884   |            reg_224                                  |xsdb_register__parameterized25__6            |    16|
|885   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__232                      |    16|
|886   |            reg_225                                  |xsdb_register__parameterized26__6            |    16|
|887   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__231                      |    16|
|888   |            reg_226                                  |xsdb_register__parameterized27__6            |    16|
|889   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__230                      |    16|
|890   |            reg_227                                  |xsdb_register__parameterized28__6            |    16|
|891   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__229                      |    16|
|892   |            reg_300                                  |xsdb_register__parameterized29__6            |    21|
|893   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized14__6        |    17|
|894   |            reg_301                                  |xsdb_register__parameterized30__6            |    21|
|895   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized0__48        |    17|
|896   |            reg_302                                  |xsdb_register__parameterized31__6            |    16|
|897   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__228                      |    16|
|898   |            reg_303                                  |xsdb_register__parameterized32__6            |    16|
|899   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__227                      |    16|
|900   |            reg_304                                  |xsdb_register__parameterized33__6            |    16|
|901   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__226                      |    16|
|902   |            reg_305                                  |xsdb_register__parameterized34__6            |    16|
|903   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__225                      |    16|
|904   |            reg_306                                  |xsdb_register__parameterized35__6            |    16|
|905   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__224                      |    16|
|906   |            reg_307                                  |xsdb_register__parameterized36__6            |    16|
|907   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__223                      |    16|
|908   |            reg_308                                  |xsdb_register__parameterized37__6            |    16|
|909   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__222                      |    16|
|910   |            reg_309                                  |xsdb_register__parameterized38__6            |    16|
|911   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__221                      |    16|
|912   |            reg_30A                                  |xsdb_register__parameterized39__6            |    21|
|913   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized15__36       |    17|
|914   |            reg_30B                                  |xsdb_register__parameterized40__6            |    16|
|915   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__220                      |    16|
|916   |            reg_30C                                  |xsdb_register__parameterized41__6            |    21|
|917   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized15__29       |    17|
|918   |            reg_30E                                  |xsdb_register__parameterized42__6            |    16|
|919   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__219                      |    16|
|920   |            reg_30F                                  |xsdb_register__parameterized43__6            |    21|
|921   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized15__28       |    17|
|922   |            reg_310                                  |xsdb_register__parameterized44__6            |    16|
|923   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__218                      |    16|
|924   |            reg_311                                  |xsdb_register__parameterized45__6            |    21|
|925   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized15__27       |    17|
|926   |            reg_312                                  |xsdb_register__parameterized46__6            |    16|
|927   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__217                      |    16|
|928   |            reg_313                                  |xsdb_register__parameterized47__6            |    21|
|929   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized15__26       |    17|
|930   |            reg_314                                  |xsdb_register__parameterized48__6            |    16|
|931   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__216                      |    16|
|932   |            reg_315                                  |xsdb_register__parameterized49__6            |    21|
|933   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized15__25       |    17|
|934   |            reg_316                                  |xsdb_register__parameterized50__6            |    16|
|935   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__215                      |    16|
|936   |            reg_317                                  |xsdb_register__parameterized51__6            |    16|
|937   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__214                      |    16|
|938   |            reg_318                                  |xsdb_register__parameterized52__6            |    16|
|939   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__213                      |    16|
|940   |            reg_319                                  |xsdb_register__parameterized53__6            |    16|
|941   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__212                      |    16|
|942   |            reg_31A                                  |xsdb_register__parameterized54__6            |    16|
|943   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__211                      |    16|
|944   |            reg_31B                                  |xsdb_register__parameterized55__6            |    16|
|945   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__210                      |    16|
|946   |            reg_31C                                  |xsdb_register__parameterized56__6            |    16|
|947   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__209                      |    16|
|948   |            reg_31D                                  |xsdb_register__parameterized57__6            |    16|
|949   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__208                      |    16|
|950   |            reg_31E                                  |xsdb_register__parameterized58__6            |    16|
|951   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__207                      |    16|
|952   |            reg_31F                                  |xsdb_register__parameterized59__6            |    16|
|953   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__206                      |    16|
|954   |            reg_320                                  |xsdb_register__parameterized60__6            |    16|
|955   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__205                      |    16|
|956   |            reg_321                                  |xsdb_register__parameterized61__6            |    21|
|957   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized0__47        |    17|
|958   |            reg_332                                  |xsdb_register__parameterized62__6            |    16|
|959   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__204                      |    16|
|960   |            reg_333                                  |xsdb_register__parameterized63__6            |    16|
|961   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__203                      |    16|
|962   |            reg_334                                  |xsdb_register__parameterized64__6            |    21|
|963   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized0__46        |    17|
|964   |            reg_335                                  |xsdb_register__parameterized65__6            |    21|
|965   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized0__45        |    17|
|966   |            reg_336                                  |xsdb_register__parameterized66__6            |    21|
|967   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized0__44        |    17|
|968   |            reg_337                                  |xsdb_register__parameterized67__6            |    16|
|969   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__202                      |    16|
|970   |            reg_338                                  |xsdb_register__parameterized68__6            |    16|
|971   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__201                      |    16|
|972   |            reg_339                                  |xsdb_register__parameterized69__6            |    16|
|973   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__200                      |    16|
|974   |            reg_340                                  |xsdb_register__parameterized70__6            |    16|
|975   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__199                      |    16|
|976   |            reg_341                                  |xsdb_register__parameterized71__6            |    16|
|977   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__198                      |    16|
|978   |            reg_342                                  |xsdb_register__parameterized72__6            |    16|
|979   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__197                      |    16|
|980   |            reg_343                                  |xsdb_register__parameterized73__6            |    16|
|981   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__196                      |    16|
|982   |            reg_344                                  |xsdb_register__parameterized74__6            |    16|
|983   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__195                      |    16|
|984   |            reg_345                                  |xsdb_register__parameterized75__6            |    16|
|985   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__194                      |    16|
|986   |            reg_346                                  |xsdb_register__parameterized76__6            |    16|
|987   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__193                      |    16|
|988   |            U_XSDB_SLAVE                             |chipscope_xsdb_slave_119                     |   661|
|989   |          U_RESET_CONTROLLER                         |gtxe2_reset_controller__6                    |    88|
|990   |          U_PATTERN_HANDLER                          |pattern_handler__6                           |  1963|
|991   |            bit_err_counter                          |ibert_accumulator_94                         |   218|
|992   |            \gen32.patchk20                          |ibert_pat_chk_95                             |   957|
|993   |              i_ones_counter                         |ibert_ones_counter_107                       |    73|
|994   |              patgen_rx                              |ibert_pat_gen_108                            |   590|
|995   |                pattern_15bit                        |prbs15_109                                   |    97|
|996   |                  \bit32.p15_32                      |prbs15_32_118                                |    97|
|997   |                pattern_23bit                        |prbs23_110                                   |   112|
|998   |                  \bit32.p23_32                      |prbs23_32_117                                |   112|
|999   |                pattern_31bit                        |prbs31_111                                   |   192|
|1000  |                  \bit32.p31_32                      |prbs31_32_116                                |   192|
|1001  |                pattern_7bit                         |prbs7_112                                    |    81|
|1002  |                  \bit32.p7_32                       |prbs7_32_115                                 |    81|
|1003  |                pattern_clk2                         |clk_2bit_113                                 |     9|
|1004  |                pattern_clk20                        |clk_20bit_114                                |    30|
|1005  |            \gen32.patgen32                          |ibert_pat_gen_96                             |   451|
|1006  |              pattern_15bit                          |prbs15_99                                    |    99|
|1007  |                \bit32.p15_32                        |prbs15_32_106                                |    99|
|1008  |              pattern_23bit                          |prbs23_100                                   |   107|
|1009  |                \bit32.p23_32                        |prbs23_32_105                                |   107|
|1010  |              pattern_31bit                          |prbs31_101                                   |   131|
|1011  |                \bit32.p31_32                        |prbs31_32_104                                |   131|
|1012  |              pattern_7bit                           |prbs7_102                                    |    75|
|1013  |                \bit32.p7_32                         |prbs7_32_103                                 |    75|
|1014  |            rx_word_counter                          |ibert_accumulator_97                         |   208|
|1015  |            u_lev                                    |xfer_level_98                                |     4|
|1016  |          U_RXCDR_RESET                              |ibert_rxcdr_reset_89                         |    59|
|1017  |          U_RXUSRCLK2_FREQ_COUNTER                   |ibert_freq_counter_90                        |   128|
|1018  |          U_RXUSRCLK_FREQ_COUNTER                    |ibert_freq_counter_91                        |   128|
|1019  |          U_TXUSRCLK2_FREQ_COUNTER                   |ibert_freq_counter_92                        |   128|
|1020  |          U_TXUSRCLK_FREQ_COUNTER                    |ibert_freq_counter_93                        |   128|
|1021  |        \CH[1].u_ch                                  |gtxe2_channel_slave__parameterized4          |  4763|
|1022  |          U_CHANNEL_REGS                             |gtxe2_channel_regs__parameterized4           |  2092|
|1023  |            reg_20A                                  |xsdb_register__5                             |    21|
|1024  |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__11                        |    17|
|1025  |            reg_20B                                  |xsdb_register__parameterized0__5             |    21|
|1026  |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized0__65        |    17|
|1027  |            reg_20C                                  |xsdb_register__parameterized1__5             |    21|
|1028  |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized1__5         |    17|
|1029  |            reg_20D                                  |xsdb_register__parameterized2__5             |    21|
|1030  |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized2__5         |    17|
|1031  |            reg_20E                                  |xsdb_register__parameterized3__5             |    21|
|1032  |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized3__5         |    17|
|1033  |            reg_20F                                  |xsdb_register__parameterized4__5             |    21|
|1034  |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized4__5         |    17|
|1035  |            reg_210                                  |xsdb_register__parameterized5__5             |    21|
|1036  |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized5__5         |    17|
|1037  |            reg_211                                  |xsdb_register__parameterized6__5             |    21|
|1038  |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized0__64        |    17|
|1039  |            reg_212                                  |xsdb_register__parameterized7__5             |    21|
|1040  |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized0__63        |    17|
|1041  |            reg_213                                  |xsdb_register__parameterized8__5             |    21|
|1042  |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized6__5         |    17|
|1043  |            reg_214                                  |xsdb_register__parameterized9__5             |    21|
|1044  |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized7__5         |    17|
|1045  |            reg_215                                  |xsdb_register__parameterized10__5            |    21|
|1046  |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized8__5         |    17|
|1047  |            reg_216                                  |xsdb_register__parameterized11__5            |    21|
|1048  |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized9__5         |    17|
|1049  |            reg_217                                  |xsdb_register__parameterized12__5            |    21|
|1050  |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized10__5        |    17|
|1051  |            reg_218                                  |xsdb_register__parameterized13__5            |    21|
|1052  |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__10                        |    17|
|1053  |            reg_219                                  |xsdb_register__parameterized14__5            |    21|
|1054  |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized11__5        |    17|
|1055  |            reg_21A                                  |xsdb_register__parameterized15__5            |    21|
|1056  |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized12__5        |    17|
|1057  |            reg_21B                                  |xsdb_register__parameterized16__5            |    21|
|1058  |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized13__5        |    17|
|1059  |            reg_21C                                  |xsdb_register__parameterized17__5            |    21|
|1060  |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized0__62        |    17|
|1061  |            reg_21D                                  |xsdb_register__parameterized18__5            |    21|
|1062  |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized0__61        |    17|
|1063  |            reg_21E                                  |xsdb_register__parameterized19__5            |    16|
|1064  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__291                      |    16|
|1065  |            reg_21F                                  |xsdb_register__parameterized20__5            |    16|
|1066  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__290                      |    16|
|1067  |            reg_220                                  |xsdb_register__parameterized21__5            |    16|
|1068  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__289                      |    16|
|1069  |            reg_221                                  |xsdb_register__parameterized22__5            |    16|
|1070  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__288                      |    16|
|1071  |            reg_222                                  |xsdb_register__parameterized23__5            |    16|
|1072  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__287                      |    16|
|1073  |            reg_223                                  |xsdb_register__parameterized24__5            |    16|
|1074  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__286                      |    16|
|1075  |            reg_224                                  |xsdb_register__parameterized25__5            |    16|
|1076  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__285                      |    16|
|1077  |            reg_225                                  |xsdb_register__parameterized26__5            |    16|
|1078  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__284                      |    16|
|1079  |            reg_226                                  |xsdb_register__parameterized27__5            |    16|
|1080  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__283                      |    16|
|1081  |            reg_227                                  |xsdb_register__parameterized28__5            |    16|
|1082  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__282                      |    16|
|1083  |            reg_300                                  |xsdb_register__parameterized29__5            |    21|
|1084  |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized14__5        |    17|
|1085  |            reg_301                                  |xsdb_register__parameterized30__5            |    21|
|1086  |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized0__60        |    17|
|1087  |            reg_302                                  |xsdb_register__parameterized31__5            |    16|
|1088  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__281                      |    16|
|1089  |            reg_303                                  |xsdb_register__parameterized32__5            |    16|
|1090  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__280                      |    16|
|1091  |            reg_304                                  |xsdb_register__parameterized33__5            |    16|
|1092  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__279                      |    16|
|1093  |            reg_305                                  |xsdb_register__parameterized34__5            |    16|
|1094  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__278                      |    16|
|1095  |            reg_306                                  |xsdb_register__parameterized35__5            |    16|
|1096  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__277                      |    16|
|1097  |            reg_307                                  |xsdb_register__parameterized36__5            |    16|
|1098  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__276                      |    16|
|1099  |            reg_308                                  |xsdb_register__parameterized37__5            |    16|
|1100  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__275                      |    16|
|1101  |            reg_309                                  |xsdb_register__parameterized38__5            |    16|
|1102  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__274                      |    16|
|1103  |            reg_30A                                  |xsdb_register__parameterized39__5            |    21|
|1104  |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized15__35       |    17|
|1105  |            reg_30B                                  |xsdb_register__parameterized40__5            |    16|
|1106  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__273                      |    16|
|1107  |            reg_30C                                  |xsdb_register__parameterized41__5            |    21|
|1108  |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized15__34       |    17|
|1109  |            reg_30E                                  |xsdb_register__parameterized42__5            |    16|
|1110  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__272                      |    16|
|1111  |            reg_30F                                  |xsdb_register__parameterized43__5            |    21|
|1112  |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized15__33       |    17|
|1113  |            reg_310                                  |xsdb_register__parameterized44__5            |    16|
|1114  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__271                      |    16|
|1115  |            reg_311                                  |xsdb_register__parameterized45__5            |    21|
|1116  |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized15__32       |    17|
|1117  |            reg_312                                  |xsdb_register__parameterized46__5            |    16|
|1118  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__270                      |    16|
|1119  |            reg_313                                  |xsdb_register__parameterized47__5            |    21|
|1120  |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized15__31       |    17|
|1121  |            reg_314                                  |xsdb_register__parameterized48__5            |    16|
|1122  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__269                      |    16|
|1123  |            reg_315                                  |xsdb_register__parameterized49__5            |    21|
|1124  |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized15__30       |    17|
|1125  |            reg_316                                  |xsdb_register__parameterized50__5            |    16|
|1126  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__268                      |    16|
|1127  |            reg_317                                  |xsdb_register__parameterized51__5            |    16|
|1128  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__267                      |    16|
|1129  |            reg_318                                  |xsdb_register__parameterized52__5            |    16|
|1130  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__266                      |    16|
|1131  |            reg_319                                  |xsdb_register__parameterized53__5            |    16|
|1132  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__265                      |    16|
|1133  |            reg_31A                                  |xsdb_register__parameterized54__5            |    16|
|1134  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__264                      |    16|
|1135  |            reg_31B                                  |xsdb_register__parameterized55__5            |    16|
|1136  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__263                      |    16|
|1137  |            reg_31C                                  |xsdb_register__parameterized56__5            |    16|
|1138  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__262                      |    16|
|1139  |            reg_31D                                  |xsdb_register__parameterized57__5            |    16|
|1140  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__261                      |    16|
|1141  |            reg_31E                                  |xsdb_register__parameterized58__5            |    16|
|1142  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__260                      |    16|
|1143  |            reg_31F                                  |xsdb_register__parameterized59__5            |    16|
|1144  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__259                      |    16|
|1145  |            reg_320                                  |xsdb_register__parameterized60__5            |    16|
|1146  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__258                      |    16|
|1147  |            reg_321                                  |xsdb_register__parameterized61__5            |    21|
|1148  |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized0__59        |    17|
|1149  |            reg_332                                  |xsdb_register__parameterized62__5            |    16|
|1150  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__257                      |    16|
|1151  |            reg_333                                  |xsdb_register__parameterized63__5            |    16|
|1152  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__256                      |    16|
|1153  |            reg_334                                  |xsdb_register__parameterized64__5            |    21|
|1154  |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized0__58        |    17|
|1155  |            reg_335                                  |xsdb_register__parameterized65__5            |    21|
|1156  |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized0__57        |    17|
|1157  |            reg_336                                  |xsdb_register__parameterized66__5            |    21|
|1158  |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized0__56        |    17|
|1159  |            reg_337                                  |xsdb_register__parameterized67__5            |    16|
|1160  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__255                      |    16|
|1161  |            reg_338                                  |xsdb_register__parameterized68__5            |    16|
|1162  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__254                      |    16|
|1163  |            reg_339                                  |xsdb_register__parameterized69__5            |    16|
|1164  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__253                      |    16|
|1165  |            reg_340                                  |xsdb_register__parameterized70__5            |    16|
|1166  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__252                      |    16|
|1167  |            reg_341                                  |xsdb_register__parameterized71__5            |    16|
|1168  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__251                      |    16|
|1169  |            reg_342                                  |xsdb_register__parameterized72__5            |    16|
|1170  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__250                      |    16|
|1171  |            reg_343                                  |xsdb_register__parameterized73__5            |    16|
|1172  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__249                      |    16|
|1173  |            reg_344                                  |xsdb_register__parameterized74__5            |    16|
|1174  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__248                      |    16|
|1175  |            reg_345                                  |xsdb_register__parameterized75__5            |    16|
|1176  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__247                      |    16|
|1177  |            reg_346                                  |xsdb_register__parameterized76__5            |    16|
|1178  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__246                      |    16|
|1179  |            U_XSDB_SLAVE                             |chipscope_xsdb_slave_88                      |   661|
|1180  |          U_RESET_CONTROLLER                         |gtxe2_reset_controller__5                    |    88|
|1181  |          U_PATTERN_HANDLER                          |pattern_handler__5                           |  1963|
|1182  |            bit_err_counter                          |ibert_accumulator_63                         |   218|
|1183  |            \gen32.patchk20                          |ibert_pat_chk_64                             |   957|
|1184  |              i_ones_counter                         |ibert_ones_counter_76                        |    73|
|1185  |              patgen_rx                              |ibert_pat_gen_77                             |   590|
|1186  |                pattern_15bit                        |prbs15_78                                    |    97|
|1187  |                  \bit32.p15_32                      |prbs15_32_87                                 |    97|
|1188  |                pattern_23bit                        |prbs23_79                                    |   112|
|1189  |                  \bit32.p23_32                      |prbs23_32_86                                 |   112|
|1190  |                pattern_31bit                        |prbs31_80                                    |   192|
|1191  |                  \bit32.p31_32                      |prbs31_32_85                                 |   192|
|1192  |                pattern_7bit                         |prbs7_81                                     |    81|
|1193  |                  \bit32.p7_32                       |prbs7_32_84                                  |    81|
|1194  |                pattern_clk2                         |clk_2bit_82                                  |     9|
|1195  |                pattern_clk20                        |clk_20bit_83                                 |    30|
|1196  |            \gen32.patgen32                          |ibert_pat_gen_65                             |   451|
|1197  |              pattern_15bit                          |prbs15_68                                    |    99|
|1198  |                \bit32.p15_32                        |prbs15_32_75                                 |    99|
|1199  |              pattern_23bit                          |prbs23_69                                    |   107|
|1200  |                \bit32.p23_32                        |prbs23_32_74                                 |   107|
|1201  |              pattern_31bit                          |prbs31_70                                    |   131|
|1202  |                \bit32.p31_32                        |prbs31_32_73                                 |   131|
|1203  |              pattern_7bit                           |prbs7_71                                     |    75|
|1204  |                \bit32.p7_32                         |prbs7_32_72                                  |    75|
|1205  |            rx_word_counter                          |ibert_accumulator_66                         |   208|
|1206  |            u_lev                                    |xfer_level_67                                |     4|
|1207  |          U_RXCDR_RESET                              |ibert_rxcdr_reset_58                         |    59|
|1208  |          U_RXUSRCLK2_FREQ_COUNTER                   |ibert_freq_counter_59                        |   128|
|1209  |          U_RXUSRCLK_FREQ_COUNTER                    |ibert_freq_counter_60                        |   128|
|1210  |          U_TXUSRCLK2_FREQ_COUNTER                   |ibert_freq_counter_61                        |   128|
|1211  |          U_TXUSRCLK_FREQ_COUNTER                    |ibert_freq_counter_62                        |   128|
|1212  |        \CH[0].u_ch                                  |gtxe2_channel_slave__parameterized3          |  4763|
|1213  |          U_CHANNEL_REGS                             |gtxe2_channel_regs__parameterized3           |  2092|
|1214  |            reg_20A                                  |xsdb_register                                |    21|
|1215  |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl                            |    17|
|1216  |            reg_20B                                  |xsdb_register__parameterized0                |    21|
|1217  |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized0            |    17|
|1218  |            reg_20C                                  |xsdb_register__parameterized1                |    21|
|1219  |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized1            |    17|
|1220  |            reg_20D                                  |xsdb_register__parameterized2                |    21|
|1221  |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized2            |    17|
|1222  |            reg_20E                                  |xsdb_register__parameterized3                |    21|
|1223  |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized3            |    17|
|1224  |            reg_20F                                  |xsdb_register__parameterized4                |    21|
|1225  |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized4            |    17|
|1226  |            reg_210                                  |xsdb_register__parameterized5                |    21|
|1227  |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized5            |    17|
|1228  |            reg_211                                  |xsdb_register__parameterized6                |    21|
|1229  |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized0__75        |    17|
|1230  |            reg_212                                  |xsdb_register__parameterized7                |    21|
|1231  |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized0__74        |    17|
|1232  |            reg_213                                  |xsdb_register__parameterized8                |    21|
|1233  |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized6            |    17|
|1234  |            reg_214                                  |xsdb_register__parameterized9                |    21|
|1235  |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized7            |    17|
|1236  |            reg_215                                  |xsdb_register__parameterized10               |    21|
|1237  |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized8            |    17|
|1238  |            reg_216                                  |xsdb_register__parameterized11               |    21|
|1239  |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized9            |    17|
|1240  |            reg_217                                  |xsdb_register__parameterized12               |    21|
|1241  |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized10           |    17|
|1242  |            reg_218                                  |xsdb_register__parameterized13               |    21|
|1243  |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__13                        |    17|
|1244  |            reg_219                                  |xsdb_register__parameterized14               |    21|
|1245  |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized11           |    17|
|1246  |            reg_21A                                  |xsdb_register__parameterized15               |    21|
|1247  |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized12           |    17|
|1248  |            reg_21B                                  |xsdb_register__parameterized16               |    21|
|1249  |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized13           |    17|
|1250  |            reg_21C                                  |xsdb_register__parameterized17               |    21|
|1251  |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized0__73        |    17|
|1252  |            reg_21D                                  |xsdb_register__parameterized18               |    21|
|1253  |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized0__72        |    17|
|1254  |            reg_21E                                  |xsdb_register__parameterized19               |    16|
|1255  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat                           |    16|
|1256  |            reg_21F                                  |xsdb_register__parameterized20               |    16|
|1257  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__337                      |    16|
|1258  |            reg_220                                  |xsdb_register__parameterized21               |    16|
|1259  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__336                      |    16|
|1260  |            reg_221                                  |xsdb_register__parameterized22               |    16|
|1261  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__335                      |    16|
|1262  |            reg_222                                  |xsdb_register__parameterized23               |    16|
|1263  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__334                      |    16|
|1264  |            reg_223                                  |xsdb_register__parameterized24               |    16|
|1265  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__333                      |    16|
|1266  |            reg_224                                  |xsdb_register__parameterized25               |    16|
|1267  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__332                      |    16|
|1268  |            reg_225                                  |xsdb_register__parameterized26               |    16|
|1269  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__331                      |    16|
|1270  |            reg_226                                  |xsdb_register__parameterized27               |    16|
|1271  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__330                      |    16|
|1272  |            reg_227                                  |xsdb_register__parameterized28               |    16|
|1273  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__329                      |    16|
|1274  |            reg_300                                  |xsdb_register__parameterized29               |    21|
|1275  |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized14           |    17|
|1276  |            reg_301                                  |xsdb_register__parameterized30               |    21|
|1277  |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized0__71        |    17|
|1278  |            reg_302                                  |xsdb_register__parameterized31               |    16|
|1279  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__328                      |    16|
|1280  |            reg_303                                  |xsdb_register__parameterized32               |    16|
|1281  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__327                      |    16|
|1282  |            reg_304                                  |xsdb_register__parameterized33               |    16|
|1283  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__326                      |    16|
|1284  |            reg_305                                  |xsdb_register__parameterized34               |    16|
|1285  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__325                      |    16|
|1286  |            reg_306                                  |xsdb_register__parameterized35               |    16|
|1287  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__324                      |    16|
|1288  |            reg_307                                  |xsdb_register__parameterized36               |    16|
|1289  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__323                      |    16|
|1290  |            reg_308                                  |xsdb_register__parameterized37               |    16|
|1291  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__322                      |    16|
|1292  |            reg_309                                  |xsdb_register__parameterized38               |    16|
|1293  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__321                      |    16|
|1294  |            reg_30A                                  |xsdb_register__parameterized39               |    21|
|1295  |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized15           |    17|
|1296  |            reg_30B                                  |xsdb_register__parameterized40               |    16|
|1297  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__320                      |    16|
|1298  |            reg_30C                                  |xsdb_register__parameterized41               |    21|
|1299  |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized15__41       |    17|
|1300  |            reg_30E                                  |xsdb_register__parameterized42               |    16|
|1301  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__319                      |    16|
|1302  |            reg_30F                                  |xsdb_register__parameterized43               |    21|
|1303  |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized15__40       |    17|
|1304  |            reg_310                                  |xsdb_register__parameterized44               |    16|
|1305  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__318                      |    16|
|1306  |            reg_311                                  |xsdb_register__parameterized45               |    21|
|1307  |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized15__39       |    17|
|1308  |            reg_312                                  |xsdb_register__parameterized46               |    16|
|1309  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__317                      |    16|
|1310  |            reg_313                                  |xsdb_register__parameterized47               |    21|
|1311  |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized15__38       |    17|
|1312  |            reg_314                                  |xsdb_register__parameterized48               |    16|
|1313  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__316                      |    16|
|1314  |            reg_315                                  |xsdb_register__parameterized49               |    21|
|1315  |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized15__37       |    17|
|1316  |            reg_316                                  |xsdb_register__parameterized50               |    16|
|1317  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__315                      |    16|
|1318  |            reg_317                                  |xsdb_register__parameterized51               |    16|
|1319  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__314                      |    16|
|1320  |            reg_318                                  |xsdb_register__parameterized52               |    16|
|1321  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__313                      |    16|
|1322  |            reg_319                                  |xsdb_register__parameterized53               |    16|
|1323  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__312                      |    16|
|1324  |            reg_31A                                  |xsdb_register__parameterized54               |    16|
|1325  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__311                      |    16|
|1326  |            reg_31B                                  |xsdb_register__parameterized55               |    16|
|1327  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__310                      |    16|
|1328  |            reg_31C                                  |xsdb_register__parameterized56               |    16|
|1329  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__309                      |    16|
|1330  |            reg_31D                                  |xsdb_register__parameterized57               |    16|
|1331  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__308                      |    16|
|1332  |            reg_31E                                  |xsdb_register__parameterized58               |    16|
|1333  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__307                      |    16|
|1334  |            reg_31F                                  |xsdb_register__parameterized59               |    16|
|1335  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__306                      |    16|
|1336  |            reg_320                                  |xsdb_register__parameterized60               |    16|
|1337  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__305                      |    16|
|1338  |            reg_321                                  |xsdb_register__parameterized61               |    21|
|1339  |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized0__70        |    17|
|1340  |            reg_332                                  |xsdb_register__parameterized62               |    16|
|1341  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__304                      |    16|
|1342  |            reg_333                                  |xsdb_register__parameterized63               |    16|
|1343  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__303                      |    16|
|1344  |            reg_334                                  |xsdb_register__parameterized64               |    21|
|1345  |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized0__69        |    17|
|1346  |            reg_335                                  |xsdb_register__parameterized65               |    21|
|1347  |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized0__68        |    17|
|1348  |            reg_336                                  |xsdb_register__parameterized66               |    21|
|1349  |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized0__67        |    17|
|1350  |            reg_337                                  |xsdb_register__parameterized67               |    16|
|1351  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__302                      |    16|
|1352  |            reg_338                                  |xsdb_register__parameterized68               |    16|
|1353  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__301                      |    16|
|1354  |            reg_339                                  |xsdb_register__parameterized69               |    16|
|1355  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__300                      |    16|
|1356  |            reg_340                                  |xsdb_register__parameterized70               |    16|
|1357  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__299                      |    16|
|1358  |            reg_341                                  |xsdb_register__parameterized71               |    16|
|1359  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__298                      |    16|
|1360  |            reg_342                                  |xsdb_register__parameterized72               |    16|
|1361  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__297                      |    16|
|1362  |            reg_343                                  |xsdb_register__parameterized73               |    16|
|1363  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__296                      |    16|
|1364  |            reg_344                                  |xsdb_register__parameterized74               |    16|
|1365  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__295                      |    16|
|1366  |            reg_345                                  |xsdb_register__parameterized75               |    16|
|1367  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__294                      |    16|
|1368  |            reg_346                                  |xsdb_register__parameterized76               |    16|
|1369  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__293                      |    16|
|1370  |            U_XSDB_SLAVE                             |chipscope_xsdb_slave                         |   661|
|1371  |          U_RESET_CONTROLLER                         |gtxe2_reset_controller                       |    88|
|1372  |          U_PATTERN_HANDLER                          |pattern_handler                              |  1963|
|1373  |            bit_err_counter                          |ibert_accumulator_33                         |   218|
|1374  |            \gen32.patchk20                          |ibert_pat_chk_34                             |   957|
|1375  |              i_ones_counter                         |ibert_ones_counter_46                        |    73|
|1376  |              patgen_rx                              |ibert_pat_gen_47                             |   590|
|1377  |                pattern_15bit                        |prbs15_48                                    |    97|
|1378  |                  \bit32.p15_32                      |prbs15_32_57                                 |    97|
|1379  |                pattern_23bit                        |prbs23_49                                    |   112|
|1380  |                  \bit32.p23_32                      |prbs23_32_56                                 |   112|
|1381  |                pattern_31bit                        |prbs31_50                                    |   192|
|1382  |                  \bit32.p31_32                      |prbs31_32_55                                 |   192|
|1383  |                pattern_7bit                         |prbs7_51                                     |    81|
|1384  |                  \bit32.p7_32                       |prbs7_32_54                                  |    81|
|1385  |                pattern_clk2                         |clk_2bit_52                                  |     9|
|1386  |                pattern_clk20                        |clk_20bit_53                                 |    30|
|1387  |            \gen32.patgen32                          |ibert_pat_gen_35                             |   451|
|1388  |              pattern_15bit                          |prbs15_38                                    |    99|
|1389  |                \bit32.p15_32                        |prbs15_32_45                                 |    99|
|1390  |              pattern_23bit                          |prbs23_39                                    |   107|
|1391  |                \bit32.p23_32                        |prbs23_32_44                                 |   107|
|1392  |              pattern_31bit                          |prbs31_40                                    |   131|
|1393  |                \bit32.p31_32                        |prbs31_32_43                                 |   131|
|1394  |              pattern_7bit                           |prbs7_41                                     |    75|
|1395  |                \bit32.p7_32                         |prbs7_32_42                                  |    75|
|1396  |            rx_word_counter                          |ibert_accumulator_36                         |   208|
|1397  |            u_lev                                    |xfer_level_37                                |     4|
|1398  |          U_RXCDR_RESET                              |ibert_rxcdr_reset_28                         |    59|
|1399  |          U_RXUSRCLK2_FREQ_COUNTER                   |ibert_freq_counter_29                        |   128|
|1400  |          U_RXUSRCLK_FREQ_COUNTER                    |ibert_freq_counter_30                        |   128|
|1401  |          U_TXUSRCLK2_FREQ_COUNTER                   |ibert_freq_counter_31                        |   128|
|1402  |          U_TXUSRCLK_FREQ_COUNTER                    |ibert_freq_counter_32                        |   128|
|1403  |        \CH[3].u_ch                                  |gtxe2_channel_slave__parameterized6          |  4769|
|1404  |          U_CHANNEL_REGS                             |gtxe2_channel_regs__parameterized6           |  2098|
|1405  |            reg_20A                                  |xsdb_register__7                             |    21|
|1406  |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__15                        |    17|
|1407  |            reg_20B                                  |xsdb_register__parameterized0__7             |    21|
|1408  |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized0__85        |    17|
|1409  |            reg_20C                                  |xsdb_register__parameterized1__7             |    21|
|1410  |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized1__7         |    17|
|1411  |            reg_20D                                  |xsdb_register__parameterized2__7             |    21|
|1412  |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized2__7         |    17|
|1413  |            reg_20E                                  |xsdb_register__parameterized3__7             |    21|
|1414  |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized3__7         |    17|
|1415  |            reg_20F                                  |xsdb_register__parameterized4__7             |    21|
|1416  |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized4__7         |    17|
|1417  |            reg_210                                  |xsdb_register__parameterized5__7             |    21|
|1418  |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized5__7         |    17|
|1419  |            reg_211                                  |xsdb_register__parameterized6__7             |    21|
|1420  |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized0__84        |    17|
|1421  |            reg_212                                  |xsdb_register__parameterized7__7             |    21|
|1422  |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized0__83        |    17|
|1423  |            reg_213                                  |xsdb_register__parameterized8__7             |    21|
|1424  |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized6__7         |    17|
|1425  |            reg_214                                  |xsdb_register__parameterized9__7             |    21|
|1426  |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized7__7         |    17|
|1427  |            reg_215                                  |xsdb_register__parameterized10__7            |    21|
|1428  |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized8__7         |    17|
|1429  |            reg_216                                  |xsdb_register__parameterized11__7            |    21|
|1430  |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized9__7         |    17|
|1431  |            reg_217                                  |xsdb_register__parameterized12__7            |    21|
|1432  |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized10__7        |    17|
|1433  |            reg_218                                  |xsdb_register__parameterized13__7            |    21|
|1434  |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__14                        |    17|
|1435  |            reg_219                                  |xsdb_register__parameterized14__7            |    21|
|1436  |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized11__7        |    17|
|1437  |            reg_21A                                  |xsdb_register__parameterized15__7            |    21|
|1438  |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized12__7        |    17|
|1439  |            reg_21B                                  |xsdb_register__parameterized16__7            |    21|
|1440  |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized13__7        |    17|
|1441  |            reg_21C                                  |xsdb_register__parameterized17__7            |    21|
|1442  |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized0__82        |    17|
|1443  |            reg_21D                                  |xsdb_register__parameterized18__7            |    21|
|1444  |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized0__81        |    17|
|1445  |            reg_21E                                  |xsdb_register__parameterized19__7            |    16|
|1446  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__383                      |    16|
|1447  |            reg_21F                                  |xsdb_register__parameterized20__7            |    16|
|1448  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__382                      |    16|
|1449  |            reg_220                                  |xsdb_register__parameterized21__7            |    16|
|1450  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__381                      |    16|
|1451  |            reg_221                                  |xsdb_register__parameterized22__7            |    16|
|1452  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__380                      |    16|
|1453  |            reg_222                                  |xsdb_register__parameterized23__7            |    16|
|1454  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__379                      |    16|
|1455  |            reg_223                                  |xsdb_register__parameterized24__7            |    16|
|1456  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__378                      |    16|
|1457  |            reg_224                                  |xsdb_register__parameterized25__7            |    16|
|1458  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__377                      |    16|
|1459  |            reg_225                                  |xsdb_register__parameterized26__7            |    16|
|1460  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__376                      |    16|
|1461  |            reg_226                                  |xsdb_register__parameterized27__7            |    16|
|1462  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__375                      |    16|
|1463  |            reg_227                                  |xsdb_register__parameterized28__7            |    16|
|1464  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__374                      |    16|
|1465  |            reg_300                                  |xsdb_register__parameterized29__7            |    21|
|1466  |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized14__7        |    17|
|1467  |            reg_301                                  |xsdb_register__parameterized30__7            |    21|
|1468  |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized0__80        |    17|
|1469  |            reg_302                                  |xsdb_register__parameterized31__7            |    16|
|1470  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__373                      |    16|
|1471  |            reg_303                                  |xsdb_register__parameterized32__7            |    16|
|1472  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__372                      |    16|
|1473  |            reg_304                                  |xsdb_register__parameterized33__7            |    16|
|1474  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__371                      |    16|
|1475  |            reg_305                                  |xsdb_register__parameterized34__7            |    16|
|1476  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__370                      |    16|
|1477  |            reg_306                                  |xsdb_register__parameterized35__7            |    16|
|1478  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__369                      |    16|
|1479  |            reg_307                                  |xsdb_register__parameterized36__7            |    16|
|1480  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__368                      |    16|
|1481  |            reg_308                                  |xsdb_register__parameterized37__7            |    16|
|1482  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__367                      |    16|
|1483  |            reg_309                                  |xsdb_register__parameterized38__7            |    16|
|1484  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__366                      |    16|
|1485  |            reg_30A                                  |xsdb_register__parameterized39__7            |    21|
|1486  |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized15__47       |    17|
|1487  |            reg_30B                                  |xsdb_register__parameterized40__7            |    16|
|1488  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__365                      |    16|
|1489  |            reg_30C                                  |xsdb_register__parameterized41__7            |    21|
|1490  |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized15__46       |    17|
|1491  |            reg_30E                                  |xsdb_register__parameterized42__7            |    16|
|1492  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__364                      |    16|
|1493  |            reg_30F                                  |xsdb_register__parameterized43__7            |    21|
|1494  |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized15__45       |    17|
|1495  |            reg_310                                  |xsdb_register__parameterized44__7            |    16|
|1496  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__363                      |    16|
|1497  |            reg_311                                  |xsdb_register__parameterized45__7            |    21|
|1498  |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized15__44       |    17|
|1499  |            reg_312                                  |xsdb_register__parameterized46__7            |    16|
|1500  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__362                      |    16|
|1501  |            reg_313                                  |xsdb_register__parameterized47__7            |    21|
|1502  |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized15__43       |    17|
|1503  |            reg_314                                  |xsdb_register__parameterized48__7            |    16|
|1504  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__361                      |    16|
|1505  |            reg_315                                  |xsdb_register__parameterized49__7            |    21|
|1506  |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized15__42       |    17|
|1507  |            reg_316                                  |xsdb_register__parameterized50__7            |    16|
|1508  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__360                      |    16|
|1509  |            reg_317                                  |xsdb_register__parameterized51__7            |    16|
|1510  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__359                      |    16|
|1511  |            reg_318                                  |xsdb_register__parameterized52__7            |    16|
|1512  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__358                      |    16|
|1513  |            reg_319                                  |xsdb_register__parameterized53__7            |    16|
|1514  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__357                      |    16|
|1515  |            reg_31A                                  |xsdb_register__parameterized54__7            |    16|
|1516  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__356                      |    16|
|1517  |            reg_31B                                  |xsdb_register__parameterized55__7            |    16|
|1518  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__355                      |    16|
|1519  |            reg_31C                                  |xsdb_register__parameterized56__7            |    16|
|1520  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__354                      |    16|
|1521  |            reg_31D                                  |xsdb_register__parameterized57__7            |    16|
|1522  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__353                      |    16|
|1523  |            reg_31E                                  |xsdb_register__parameterized58__7            |    16|
|1524  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__352                      |    16|
|1525  |            reg_31F                                  |xsdb_register__parameterized59__7            |    16|
|1526  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__351                      |    16|
|1527  |            reg_320                                  |xsdb_register__parameterized60__7            |    16|
|1528  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__350                      |    16|
|1529  |            reg_321                                  |xsdb_register__parameterized61__7            |    21|
|1530  |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized0__79        |    17|
|1531  |            reg_332                                  |xsdb_register__parameterized62__7            |    16|
|1532  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__349                      |    16|
|1533  |            reg_333                                  |xsdb_register__parameterized63__7            |    16|
|1534  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__348                      |    16|
|1535  |            reg_334                                  |xsdb_register__parameterized64__7            |    21|
|1536  |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized0__78        |    17|
|1537  |            reg_335                                  |xsdb_register__parameterized65__7            |    21|
|1538  |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized0__77        |    17|
|1539  |            reg_336                                  |xsdb_register__parameterized66__7            |    21|
|1540  |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized0__76        |    17|
|1541  |            reg_337                                  |xsdb_register__parameterized67__7            |    16|
|1542  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__347                      |    16|
|1543  |            reg_338                                  |xsdb_register__parameterized68__7            |    16|
|1544  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__346                      |    16|
|1545  |            reg_339                                  |xsdb_register__parameterized69__7            |    16|
|1546  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__345                      |    16|
|1547  |            reg_340                                  |xsdb_register__parameterized70__7            |    16|
|1548  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__344                      |    16|
|1549  |            reg_341                                  |xsdb_register__parameterized71__7            |    16|
|1550  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__343                      |    16|
|1551  |            reg_342                                  |xsdb_register__parameterized72__7            |    16|
|1552  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__342                      |    16|
|1553  |            reg_343                                  |xsdb_register__parameterized73__7            |    16|
|1554  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__341                      |    16|
|1555  |            reg_344                                  |xsdb_register__parameterized74__7            |    16|
|1556  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__340                      |    16|
|1557  |            reg_345                                  |xsdb_register__parameterized75__7            |    16|
|1558  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__339                      |    16|
|1559  |            reg_346                                  |xsdb_register__parameterized76__7            |    16|
|1560  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__338                      |    16|
|1561  |            U_XSDB_SLAVE                             |chipscope_xsdb_slave__parameterized1         |   667|
|1562  |          U_RESET_CONTROLLER                         |gtxe2_reset_controller__7                    |    88|
|1563  |          U_PATTERN_HANDLER                          |pattern_handler__7                           |  1963|
|1564  |            bit_err_counter                          |ibert_accumulator                            |   218|
|1565  |            \gen32.patchk20                          |ibert_pat_chk                                |   957|
|1566  |              i_ones_counter                         |ibert_ones_counter                           |    73|
|1567  |              patgen_rx                              |ibert_pat_gen_19                             |   590|
|1568  |                pattern_15bit                        |prbs15_20                                    |    97|
|1569  |                  \bit32.p15_32                      |prbs15_32_27                                 |    97|
|1570  |                pattern_23bit                        |prbs23_21                                    |   112|
|1571  |                  \bit32.p23_32                      |prbs23_32_26                                 |   112|
|1572  |                pattern_31bit                        |prbs31_22                                    |   192|
|1573  |                  \bit32.p31_32                      |prbs31_32_25                                 |   192|
|1574  |                pattern_7bit                         |prbs7_23                                     |    81|
|1575  |                  \bit32.p7_32                       |prbs7_32_24                                  |    81|
|1576  |                pattern_clk2                         |clk_2bit                                     |     9|
|1577  |                pattern_clk20                        |clk_20bit                                    |    30|
|1578  |            \gen32.patgen32                          |ibert_pat_gen                                |   451|
|1579  |              pattern_15bit                          |prbs15                                       |    99|
|1580  |                \bit32.p15_32                        |prbs15_32                                    |    99|
|1581  |              pattern_23bit                          |prbs23                                       |   107|
|1582  |                \bit32.p23_32                        |prbs23_32                                    |   107|
|1583  |              pattern_31bit                          |prbs31                                       |   131|
|1584  |                \bit32.p31_32                        |prbs31_32                                    |   131|
|1585  |              pattern_7bit                           |prbs7                                        |    75|
|1586  |                \bit32.p7_32                         |prbs7_32                                     |    75|
|1587  |            rx_word_counter                          |ibert_accumulator_18                         |   208|
|1588  |            u_lev                                    |xfer_level                                   |     4|
|1589  |          U_RXCDR_RESET                              |ibert_rxcdr_reset                            |    59|
|1590  |          U_RXUSRCLK2_FREQ_COUNTER                   |ibert_freq_counter                           |   128|
|1591  |          U_RXUSRCLK_FREQ_COUNTER                    |ibert_freq_counter_15                        |   128|
|1592  |          U_TXUSRCLK2_FREQ_COUNTER                   |ibert_freq_counter_16                        |   128|
|1593  |          U_TXUSRCLK_FREQ_COUNTER                    |ibert_freq_counter_17                        |   128|
|1594  |      U_ICON                                         |icon_core                                    |    79|
|1595  |        U_CMD                                        |icon_cmd_decode                              |    50|
|1596  |        U_STAT                                       |icon_status                                  |    14|
|1597  |        U_SYNC                                       |icon_sync                                    |    12|
|1598  |      UUT_MASTER                                     |chipscope_icon2xsdb_mstrbr                   |   976|
|1599  |        U_ICON_INTERFACE                             |icon_interface                               |   618|
|1600  |          U_CMD1                                     |icon_ctl_reg                                 |    37|
|1601  |          U_CMD2                                     |icon_stat_reg                                |    16|
|1602  |          U_CMD3                                     |icon_stat_reg__parameterized0                |    40|
|1603  |          U_CMD4                                     |icon_ctl_reg__parameterized0                 |    84|
|1604  |          U_CMD5                                     |icon_ctl_reg__parameterized1                 |    48|
|1605  |          U_CMD6_RD                                  |icon_datard_reg                              |   197|
|1606  |            U_RD_FIFO                                |xsdb_rdfifo                                  |   173|
|1607  |              \SUBCORE_FIFO.xsdb_rdfifo_inst         |fifo_generator_v13_0_6__parameterized0       |   173|
|1608  |                inst_fifo_gen                        |fifo_generator_v13_0_6_synth__parameterized0 |   173|
|1609  |                  \gconvfifo.rf                      |fifo_generator_top__parameterized0           |   166|
|1610  |                    \grf.rf                          |fifo_generator_ramfifo__parameterized0       |   166|
|1611  |                      \gntv_or_sync_fifo.gcx.clkx    |clk_x_pntrs_4                                |    45|
|1612  |                        \gsync_stage[1].rd_stg_inst  |synchronizer_ff_11                           |     4|
|1613  |                        \gsync_stage[1].wr_stg_inst  |synchronizer_ff_12                           |     4|
|1614  |                        \gsync_stage[2].rd_stg_inst  |synchronizer_ff_13                           |     5|
|1615  |                        \gsync_stage[2].wr_stg_inst  |synchronizer_ff_14                           |     5|
|1616  |                      \gntv_or_sync_fifo.gl0.rd      |rd_logic__parameterized0                     |    43|
|1617  |                        \gr1.rfwft                   |rd_fwft                                      |    27|
|1618  |                        \gras.rsts                   |rd_status_flags_as_9                         |     1|
|1619  |                        rpntr                        |rd_bin_cntr_10                               |    15|
|1620  |                      \gntv_or_sync_fifo.gl0.wr      |wr_logic__parameterized0                     |    23|
|1621  |                        \gwas.wsts                   |wr_status_flags_as_7                         |     3|
|1622  |                        wpntr                        |wr_bin_cntr_8                                |    20|
|1623  |                      \gntv_or_sync_fifo.mem         |memory__parameterized0                       |    36|
|1624  |                        \gdm.dm                      |dmem_6                                       |    19|
|1625  |                      rstblk                         |reset_blk_ramfifo__parameterized0_5          |    19|
|1626  |                  \reset_gen_ic.rstblk_cc            |reset_blk_ramfifo_3                          |     7|
|1627  |          U_CMD6_WR                                  |icon_datawr_reg                              |   153|
|1628  |            U_WR_FIFO                                |xsdb_wrfifo                                  |   129|
|1629  |              \SUBCORE_FIFO.xsdb_wrfifo_inst         |fifo_generator_v13_0_6                       |   129|
|1630  |                inst_fifo_gen                        |fifo_generator_v13_0_6_synth                 |   129|
|1631  |                  \gconvfifo.rf                      |fifo_generator_top                           |   122|
|1632  |                    \grf.rf                          |fifo_generator_ramfifo                       |   122|
|1633  |                      \gntv_or_sync_fifo.gcx.clkx    |clk_x_pntrs                                  |    44|
|1634  |                        \gsync_stage[1].rd_stg_inst  |synchronizer_ff                              |     4|
|1635  |                        \gsync_stage[1].wr_stg_inst  |synchronizer_ff_0                            |     4|
|1636  |                        \gsync_stage[2].rd_stg_inst  |synchronizer_ff_1                            |     5|
|1637  |                        \gsync_stage[2].wr_stg_inst  |synchronizer_ff_2                            |     5|
|1638  |                      \gntv_or_sync_fifo.gl0.rd      |rd_logic                                     |    19|
|1639  |                        \gras.rsts                   |rd_status_flags_as                           |     3|
|1640  |                        rpntr                        |rd_bin_cntr                                  |    16|
|1641  |                      \gntv_or_sync_fifo.gl0.wr      |wr_logic                                     |    22|
|1642  |                        \gwas.wsts                   |wr_status_flags_as                           |     2|
|1643  |                        wpntr                        |wr_bin_cntr                                  |    20|
|1644  |                      \gntv_or_sync_fifo.mem         |memory                                       |    19|
|1645  |                        \gdm.dm                      |dmem                                         |    19|
|1646  |                      rstblk                         |reset_blk_ramfifo__parameterized0            |    18|
|1647  |                  \reset_gen_ic.rstblk_cc            |reset_blk_ramfifo                            |     7|
|1648  |          U_CMD7_CTL                                 |icon_ctl_reg__parameterized2                 |     3|
|1649  |          U_CMD7_STAT                                |icon_stat_reg__parameterized1                |    13|
|1650  |          U_STATIC_STATUS                            |icon_interface_static_status                 |    21|
|1651  |        U_XSDB_ADDRESS_CONTROLLER                    |xsdb_address_controller                      |    42|
|1652  |        U_XSDB_BURST_WD_LEN_CONTROLLER               |xsdb_burst_wd_len_controller                 |    63|
|1653  |        U_XSDB_BUS_CONTROLLER                        |xsdb_bus_controller                          |   184|
|1654  |          U_RD_ABORT_FLAG                            |xsdb_bus_controller_flag__parameterized0     |     2|
|1655  |          U_RD_REQ_FLAG                              |xsdb_bus_controller_flag                     |     8|
|1656  |          U_TIMER                                    |xsdb_bus_controller_counter                  |    88|
|1657  |        U_XSDB_BUS_MSTR2SL_PORT_IFACE                |xsdb_bus_mstr2sl_port_iface                  |    69|
|1658  |          U_RD_DIN_BUS_MUX                           |cs_generic_mux                               |    49|
|1659  |      bscan_inst                                     |cs_bscan                                     |     1|
|1660  |      u_bufr                                         |cs_bufr                                      |     1|
+------+-----------------------------------------------------+---------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:04:35 ; elapsed = 00:04:51 . Memory (MB): peak = 1252.184 ; gain = 565.996
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1499 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:03:00 ; elapsed = 00:04:00 . Memory (MB): peak = 1252.184 ; gain = 424.789
Synthesis Optimization Complete : Time (s): cpu = 00:04:35 ; elapsed = 00:04:51 . Memory (MB): peak = 1252.184 ; gain = 565.996
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 631 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 16 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 16 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 1335.039 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 7 instances were transformed.
  IBUFGDS => IBUFDS: 1 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 6 instances

INFO: [Common 17-83] Releasing license: Synthesis
250 Infos, 301 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:05:01 ; elapsed = 00:05:19 . Memory (MB): peak = 1335.039 ; gain = 946.414
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.061 . Memory (MB): peak = 1335.039 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'd:/BaiduNetdiskDownload/K7325_676_hdmi_inout/gtx_125M_IBERT/ibert_7series_gtx_0_ex/ibert_7series_gtx_0_ex.runs/synth_1/example_ibert_7series_gtx_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 1335.039 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file example_ibert_7series_gtx_0_utilization_synth.rpt -pb example_ibert_7series_gtx_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Apr  4 18:25:39 2023...
