

================================================================
== Vivado HLS Report for 'Stream2Mem_Batch'
================================================================
* Date:           Wed Jan 27 06:08:43 2021

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        project_StreamingDataflowPartition_2_IODMA_0
* Solution:       sol1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.750 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |        ?|        ?|  9 ~ 26  |          -|          -|     ?|    no    |
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 11 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 2 
11 --> 10 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.81>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%rep_2 = alloca i32"   --->   Operation 12 'alloca' 'rep_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %out_V, [6 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [5 x i8]* @p_str6, [6 x i8]* @p_str7, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 13 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %in_V_V, [5 x i8]* @p_str3, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind"   --->   Operation 14 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%numReps_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %numReps)" [/workspace/finn-hlslib/dma.h:182]   --->   Operation 15 'read' 'numReps_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%out_V_offset_read = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %out_V_offset)" [/workspace/finn-hlslib/dma.h:182]   --->   Operation 16 'read' 'out_V_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.81ns)   --->   "store i32 0, i32* %rep_2" [/workspace/finn-hlslib/dma.h:187]   --->   Operation 17 'store' <Predicate = true> <Delay = 1.81>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "br label %.backedge" [/workspace/finn-hlslib/dma.h:187]   --->   Operation 18 'br' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.85>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%rep_2_load = load i32* %rep_2" [/workspace/finn-hlslib/dma.h:192]   --->   Operation 19 'load' 'rep_2_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (2.47ns)   --->   "%icmp_ln187 = icmp eq i32 %rep_2_load, %numReps_read" [/workspace/finn-hlslib/dma.h:187]   --->   Operation 20 'icmp' 'icmp_ln187' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "br i1 %icmp_ln187, label %4, label %1" [/workspace/finn-hlslib/dma.h:187]   --->   Operation 21 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (2.55ns)   --->   "%repsLeft = sub i32 %numReps_read, %rep_2_load" [/workspace/finn-hlslib/dma.h:188]   --->   Operation 22 'sub' 'repsLeft' <Predicate = (!icmp_ln187)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln188 = trunc i32 %repsLeft to i4" [/workspace/finn-hlslib/dma.h:188]   --->   Operation 23 'trunc' 'trunc_ln188' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (1.30ns)   --->   "%icmp_ln189 = icmp eq i4 %trunc_ln188, 0" [/workspace/finn-hlslib/dma.h:189]   --->   Operation 24 'icmp' 'icmp_ln189' <Predicate = (!icmp_ln187)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "br i1 %icmp_ln189, label %2, label %3" [/workspace/finn-hlslib/dma.h:189]   --->   Operation 25 'br' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_2 : Operation 26 [2/2] (3.52ns)   --->   "call fastcc void @"Stream2Mem<8u, 16u>"(i8* %in_V_V, i8* %out_V, i64 %out_V_offset_read, i32 %rep_2_load)" [/workspace/finn-hlslib/dma.h:191]   --->   Operation 26 'call' <Predicate = (!icmp_ln187 & icmp_ln189)> <Delay = 3.52> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "ret void" [/workspace/finn-hlslib/dma.h:199]   --->   Operation 27 'ret' <Predicate = (icmp_ln187)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.36>
ST_3 : Operation 28 [8/8] (3.52ns)   --->   "call fastcc void @"Stream2Mem<8u, 1u>"(i8* %in_V_V, i8* %out_V, i64 %out_V_offset_read, i32 %rep_2_load)" [/workspace/finn-hlslib/dma.h:195]   --->   Operation 28 'call' <Predicate = true> <Delay = 3.52> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 29 [1/1] (2.55ns)   --->   "%rep_3 = add i32 %rep_2_load, 1" [/workspace/finn-hlslib/dma.h:196]   --->   Operation 29 'add' 'rep_3' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (1.81ns)   --->   "store i32 %rep_3, i32* %rep_2" [/workspace/finn-hlslib/dma.h:196]   --->   Operation 30 'store' <Predicate = true> <Delay = 1.81>

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 31 [7/8] (0.00ns)   --->   "call fastcc void @"Stream2Mem<8u, 1u>"(i8* %in_V_V, i8* %out_V, i64 %out_V_offset_read, i32 %rep_2_load)" [/workspace/finn-hlslib/dma.h:195]   --->   Operation 31 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 32 [6/8] (0.00ns)   --->   "call fastcc void @"Stream2Mem<8u, 1u>"(i8* %in_V_V, i8* %out_V, i64 %out_V_offset_read, i32 %rep_2_load)" [/workspace/finn-hlslib/dma.h:195]   --->   Operation 32 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 33 [5/8] (0.00ns)   --->   "call fastcc void @"Stream2Mem<8u, 1u>"(i8* %in_V_V, i8* %out_V, i64 %out_V_offset_read, i32 %rep_2_load)" [/workspace/finn-hlslib/dma.h:195]   --->   Operation 33 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 34 [4/8] (0.00ns)   --->   "call fastcc void @"Stream2Mem<8u, 1u>"(i8* %in_V_V, i8* %out_V, i64 %out_V_offset_read, i32 %rep_2_load)" [/workspace/finn-hlslib/dma.h:195]   --->   Operation 34 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 35 [3/8] (0.00ns)   --->   "call fastcc void @"Stream2Mem<8u, 1u>"(i8* %in_V_V, i8* %out_V, i64 %out_V_offset_read, i32 %rep_2_load)" [/workspace/finn-hlslib/dma.h:195]   --->   Operation 35 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 36 [2/8] (0.00ns)   --->   "call fastcc void @"Stream2Mem<8u, 1u>"(i8* %in_V_V, i8* %out_V, i64 %out_V_offset_read, i32 %rep_2_load)" [/workspace/finn-hlslib/dma.h:195]   --->   Operation 36 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 37 [1/8] (0.00ns)   --->   "call fastcc void @"Stream2Mem<8u, 1u>"(i8* %in_V_V, i8* %out_V, i64 %out_V_offset_read, i32 %rep_2_load)" [/workspace/finn-hlslib/dma.h:195]   --->   Operation 37 'call' <Predicate = (!icmp_ln189)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 38 [1/1] (0.00ns)   --->   "br label %.backedge.backedge"   --->   Operation 38 'br' <Predicate = (!icmp_ln189)> <Delay = 0.00>
ST_10 : Operation 39 [1/1] (0.00ns)   --->   "br label %.backedge"   --->   Operation 39 'br' <Predicate = true> <Delay = 0.00>

State 11 <SV = 2> <Delay = 4.36>
ST_11 : Operation 40 [1/2] (0.00ns)   --->   "call fastcc void @"Stream2Mem<8u, 16u>"(i8* %in_V_V, i8* %out_V, i64 %out_V_offset_read, i32 %rep_2_load)" [/workspace/finn-hlslib/dma.h:191]   --->   Operation 40 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 41 [1/1] (2.55ns)   --->   "%rep = add i32 %rep_2_load, 16" [/workspace/finn-hlslib/dma.h:192]   --->   Operation 41 'add' 'rep' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 42 [1/1] (1.81ns)   --->   "store i32 %rep, i32* %rep_2" [/workspace/finn-hlslib/dma.h:193]   --->   Operation 42 'store' <Predicate = true> <Delay = 1.81>
ST_11 : Operation 43 [1/1] (0.00ns)   --->   "br label %.backedge.backedge" [/workspace/finn-hlslib/dma.h:193]   --->   Operation 43 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.81ns
The critical path consists of the following:
	'alloca' operation ('rep') [5]  (0 ns)
	'store' operation ('store_ln187', /workspace/finn-hlslib/dma.h:187) of constant 0 on local variable 'rep' [10]  (1.81 ns)

 <State 2>: 3.85ns
The critical path consists of the following:
	'load' operation ('rep_2_load', /workspace/finn-hlslib/dma.h:192) on local variable 'rep' [13]  (0 ns)
	'sub' operation ('repsLeft', /workspace/finn-hlslib/dma.h:188) [17]  (2.55 ns)
	'icmp' operation ('icmp_ln189', /workspace/finn-hlslib/dma.h:189) [19]  (1.3 ns)

 <State 3>: 4.37ns
The critical path consists of the following:
	'add' operation ('rep', /workspace/finn-hlslib/dma.h:196) [23]  (2.55 ns)
	'store' operation ('store_ln196', /workspace/finn-hlslib/dma.h:196) of variable 'rep', /workspace/finn-hlslib/dma.h:196 on local variable 'rep' [24]  (1.81 ns)

 <State 4>: 0ns
The critical path consists of the following:

 <State 5>: 0ns
The critical path consists of the following:

 <State 6>: 0ns
The critical path consists of the following:

 <State 7>: 0ns
The critical path consists of the following:

 <State 8>: 0ns
The critical path consists of the following:

 <State 9>: 0ns
The critical path consists of the following:

 <State 10>: 0ns
The critical path consists of the following:

 <State 11>: 4.37ns
The critical path consists of the following:
	'add' operation ('rep', /workspace/finn-hlslib/dma.h:192) [28]  (2.55 ns)
	'store' operation ('store_ln193', /workspace/finn-hlslib/dma.h:193) of variable 'rep', /workspace/finn-hlslib/dma.h:192 on local variable 'rep' [29]  (1.81 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
