{
 "cells": [
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# Tensorflow to Qkeras to Hls4ml\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 1,
   "metadata": {},
   "outputs": [
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "2024-02-07 21:13:19.885107: I tensorflow/core/util/port.cc:113] oneDNN custom operations are on. You may see slightly different numerical results due to floating-point round-off errors from different computation orders. To turn them off, set the environment variable `TF_ENABLE_ONEDNN_OPTS=0`.\n",
      "2024-02-07 21:13:19.907874: E external/local_xla/xla/stream_executor/cuda/cuda_dnn.cc:9261] Unable to register cuDNN factory: Attempting to register factory for plugin cuDNN when one has already been registered\n",
      "2024-02-07 21:13:19.907894: E external/local_xla/xla/stream_executor/cuda/cuda_fft.cc:607] Unable to register cuFFT factory: Attempting to register factory for plugin cuFFT when one has already been registered\n",
      "2024-02-07 21:13:19.908550: E external/local_xla/xla/stream_executor/cuda/cuda_blas.cc:1515] Unable to register cuBLAS factory: Attempting to register factory for plugin cuBLAS when one has already been registered\n",
      "2024-02-07 21:13:19.912955: I tensorflow/core/platform/cpu_feature_guard.cc:182] This TensorFlow binary is optimized to use available CPU instructions in performance-critical operations.\n",
      "To enable the following instructions: AVX2 AVX_VNNI FMA, in other operations, rebuild TensorFlow with the appropriate compiler flags.\n",
      "2024-02-07 21:13:20.329019: W tensorflow/compiler/tf2tensorrt/utils/py_utils.cc:38] TF-TRT Warning: Could not find TensorRT\n"
     ]
    }
   ],
   "source": [
    "import numpy as np\n",
    "\n",
    "seed = 0\n",
    "np.random.seed(seed)\n",
    "\n",
    "import tensorflow as tf\n",
    "\n",
    "tf.random.set_seed(seed)\n",
    "\n",
    "\n",
    "import sys\n",
    "\n",
    "sys.path.append(\"/home/webphy/Desktop/dnn_processor/\")  # just to enable `dataset`\n",
    "sys.path.append(\n",
    "    \"/home/webphy/Desktop/dnn_processor/dataset/\"\n",
    ")  # just to enable `dataset`\n",
    "\n",
    "import dataset\n",
    "import plotting\n",
    "import qkeras\n",
    "import keras"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# fetch dataset\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "metadata": {},
   "outputs": [
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "2024-02-07 21:13:21.187270: I external/local_xla/xla/stream_executor/cuda/cuda_executor.cc:901] successful NUMA node read from SysFS had negative value (-1), but there must be at least one NUMA node, so returning NUMA node zero. See more at https://github.com/torvalds/linux/blob/v6.0/Documentation/ABI/testing/sysfs-bus-pci#L344-L355\n",
      "2024-02-07 21:13:21.210067: I external/local_xla/xla/stream_executor/cuda/cuda_executor.cc:901] successful NUMA node read from SysFS had negative value (-1), but there must be at least one NUMA node, so returning NUMA node zero. See more at https://github.com/torvalds/linux/blob/v6.0/Documentation/ABI/testing/sysfs-bus-pci#L344-L355\n",
      "2024-02-07 21:13:21.210199: I external/local_xla/xla/stream_executor/cuda/cuda_executor.cc:901] successful NUMA node read from SysFS had negative value (-1), but there must be at least one NUMA node, so returning NUMA node zero. See more at https://github.com/torvalds/linux/blob/v6.0/Documentation/ABI/testing/sysfs-bus-pci#L344-L355\n",
      "2024-02-07 21:13:21.211560: I external/local_xla/xla/stream_executor/cuda/cuda_executor.cc:901] successful NUMA node read from SysFS had negative value (-1), but there must be at least one NUMA node, so returning NUMA node zero. See more at https://github.com/torvalds/linux/blob/v6.0/Documentation/ABI/testing/sysfs-bus-pci#L344-L355\n",
      "2024-02-07 21:13:21.212271: I external/local_xla/xla/stream_executor/cuda/cuda_executor.cc:901] successful NUMA node read from SysFS had negative value (-1), but there must be at least one NUMA node, so returning NUMA node zero. See more at https://github.com/torvalds/linux/blob/v6.0/Documentation/ABI/testing/sysfs-bus-pci#L344-L355\n",
      "2024-02-07 21:13:21.212323: I external/local_xla/xla/stream_executor/cuda/cuda_executor.cc:901] successful NUMA node read from SysFS had negative value (-1), but there must be at least one NUMA node, so returning NUMA node zero. See more at https://github.com/torvalds/linux/blob/v6.0/Documentation/ABI/testing/sysfs-bus-pci#L344-L355\n",
      "2024-02-07 21:13:22.013779: I external/local_xla/xla/stream_executor/cuda/cuda_executor.cc:901] successful NUMA node read from SysFS had negative value (-1), but there must be at least one NUMA node, so returning NUMA node zero. See more at https://github.com/torvalds/linux/blob/v6.0/Documentation/ABI/testing/sysfs-bus-pci#L344-L355\n",
      "2024-02-07 21:13:22.013896: I external/local_xla/xla/stream_executor/cuda/cuda_executor.cc:901] successful NUMA node read from SysFS had negative value (-1), but there must be at least one NUMA node, so returning NUMA node zero. See more at https://github.com/torvalds/linux/blob/v6.0/Documentation/ABI/testing/sysfs-bus-pci#L344-L355\n",
      "2024-02-07 21:13:22.013953: I external/local_xla/xla/stream_executor/cuda/cuda_executor.cc:901] successful NUMA node read from SysFS had negative value (-1), but there must be at least one NUMA node, so returning NUMA node zero. See more at https://github.com/torvalds/linux/blob/v6.0/Documentation/ABI/testing/sysfs-bus-pci#L344-L355\n",
      "2024-02-07 21:13:22.014000: I tensorflow/core/common_runtime/gpu/gpu_device.cc:1929] Created device /job:localhost/replica:0/task:0/device:GPU:0 with 9528 MB memory:  -> device: 0, name: NVIDIA GeForce RTX 3060, pci bus id: 0000:01:00.0, compute capability: 8.6\n"
     ]
    }
   ],
   "source": [
    "BATCH_SIZE = 64\n",
    "train_images_rgx = \"../dataset/train_set_4x/*/*.jpeg\"\n",
    "valid_images_rgx = \"../dataset/test_set_4x/*/*.jpeg\"\n",
    "\n",
    "train_ds, val_ds, nclasses = dataset.create_datasets(\n",
    "    train_images_rgx, valid_images_rgx, BATCH_SIZE, 128\n",
    ")"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# load the model\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "metadata": {},
   "outputs": [
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "2024-02-07 21:13:25.327375: I external/local_xla/xla/stream_executor/cuda/cuda_dnn.cc:454] Loaded cuDNN version 8904\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "5/5 [==============================] - 2s 33ms/step - loss: 0.4842 - accuracy: 0.8238\n",
      "Accuracy: 0.8237547874450684\n",
      "WARNING:tensorflow:From /home/webphy/Desktop/dnn_processor/.venv/lib/python3.10/site-packages/qkeras/estimate.py:345: Tensor.experimental_ref (from tensorflow.python.framework.tensor) is deprecated and will be removed in a future version.\n",
      "Instructions for updating:\n",
      "Use ref() instead.\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "/home/webphy/Desktop/dnn_processor/.venv/lib/python3.10/site-packages/keras/src/constraints.py:365: UserWarning: The `keras.constraints.serialize()` API should only be used for objects of type `keras.constraints.Constraint`. Found an instance of type <class 'qkeras.quantizers.quantized_bits'>, which may lead to improper serialization.\n",
      "  warnings.warn(\n",
      "WARNING:tensorflow:From /home/webphy/Desktop/dnn_processor/.venv/lib/python3.10/site-packages/qkeras/estimate.py:345: Tensor.experimental_ref (from tensorflow.python.framework.tensor) is deprecated and will be removed in a future version.\n",
      "Instructions for updating:\n",
      "Use ref() instead.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "Number of operations in model:\n",
      "    q_conv2d                      : 196608 (smult_8_8)\n",
      "    q_conv2d_1                    : 129600 (smult_8_8)\n",
      "    q_conv2d_2                    : 18000 (smult_8_8)\n",
      "    q_dense                       : 5625  (smult_8_4)\n",
      "\n",
      "Number of operation types in model:\n",
      "    smult_8_4                     : 5625\n",
      "    smult_8_8                     : 344208\n",
      "\n",
      "Weight profiling:\n",
      "    q_conv2d_weights               : 192   (8-bit unit)\n",
      "    q_conv2d_bias                  : 4     (8-bit unit)\n",
      "    q_conv2d_1_weights             : 576   (8-bit unit)\n",
      "    q_conv2d_1_bias                : 16    (8-bit unit)\n",
      "    q_conv2d_2_weights             : 80    (8-bit unit)\n",
      "    q_conv2d_2_bias                : 5     (8-bit unit)\n",
      "    q_dense_weights                : 5625  (8-bit unit)\n",
      "    q_dense_bias                   : 5     (8-bit unit)\n",
      "\n",
      "Weight sparsity:\n",
      "... quantizing model\n",
      "    q_conv2d                       : 0.0102\n",
      "    q_conv2d_1                     : 0.0203\n",
      "    q_conv2d_2                     : 0.0118\n",
      "    q_dense                        : 0.0206\n",
      "    ----------------------------------------\n",
      "    Total Sparsity                 : 0.0201\n"
     ]
    }
   ],
   "source": [
    "from qkeras.utils import load_qmodel\n",
    "from qkeras.estimate import print_qstats\n",
    "\n",
    "model_path = \"/home/webphy/Desktop/dnn_processor/hls4ml/saved_qmodels/handmade_model.h5\"\n",
    "\n",
    "qmodel = load_qmodel(\n",
    "    model_path,\n",
    "    compile=False,\n",
    ")\n",
    "qmodel.compile(\n",
    "    \"adam\", loss=tf.keras.losses.CategoricalCrossentropy(True), metrics=[\"accuracy\"]\n",
    ")\n",
    "\n",
    "score = qmodel.evaluate(val_ds)\n",
    "print(\"Accuracy: {}\".format(score[1]))\n",
    "\n",
    "print_qstats(qmodel)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# extract one layer\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 4,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Model: \"model\"\n",
      "_________________________________________________________________\n",
      " Layer (type)                Output Shape              Param #   \n",
      "=================================================================\n",
      " input_1 (InputLayer)        [(None, 128, 128, 3)]     0         \n",
      "                                                                 \n",
      " q_activation (QActivation)  (None, 128, 128, 3)       0         \n",
      "                                                                 \n",
      " q_conv2d (QConv2D)          (None, 32, 32, 4)         196       \n",
      "                                                                 \n",
      " q_activation_1 (QActivatio  (None, 32, 32, 4)         0         \n",
      " n)                                                              \n",
      "                                                                 \n",
      " q_conv2d_1 (QConv2D)        (None, 15, 15, 16)        592       \n",
      "                                                                 \n",
      " q_activation_2 (QActivatio  (None, 15, 15, 16)        0         \n",
      " n)                                                              \n",
      "                                                                 \n",
      " q_conv2d_2 (QConv2D)        (None, 15, 15, 5)         85        \n",
      "                                                                 \n",
      " q_activation_3 (QActivatio  (None, 15, 15, 5)         0         \n",
      " n)                                                              \n",
      "                                                                 \n",
      " flatten (Flatten)           (None, 1125)              0         \n",
      "                                                                 \n",
      " q_dense (QDense)            (None, 5)                 5630      \n",
      "                                                                 \n",
      "=================================================================\n",
      "Total params: 6503 (25.40 KB)\n",
      "Trainable params: 6503 (25.40 KB)\n",
      "Non-trainable params: 0 (0.00 Byte)\n",
      "_________________________________________________________________\n",
      "Model: \"model\"\n",
      "_________________________________________________________________\n",
      " Layer (type)                Output Shape              Param #   \n",
      "=================================================================\n",
      " input_2 (InputLayer)        [(None, 128, 128, 3)]     0         \n",
      "                                                                 \n",
      " q_activation (QActivation)  (None, 128, 128, 3)       0         \n",
      "                                                                 \n",
      " q_conv2d (QConv2D)          (None, 32, 32, 4)         196       \n",
      "                                                                 \n",
      " q_activation_1 (QActivatio  (None, 32, 32, 4)         0         \n",
      " n)                                                              \n",
      "                                                                 \n",
      "=================================================================\n",
      "Total params: 196 (784.00 Byte)\n",
      "Trainable params: 196 (784.00 Byte)\n",
      "Non-trainable params: 0 (0.00 Byte)\n",
      "_________________________________________________________________\n"
     ]
    }
   ],
   "source": [
    "x = x_in = keras.layers.Input(shape=(128,128,3))\n",
    "\n",
    "x = qmodel.layers[1](x)\n",
    "x = qmodel.layers[2](x)\n",
    "x = qmodel.layers[3](x)\n",
    "\n",
    "qmodel.summary()\n",
    "\n",
    "one_layer_model = keras.models.Model(x_in, x)\n",
    "one_layer_model.summary()\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 5,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "5/5 [==============================] - 0s 21ms/step - loss: 0.3979 - accuracy: 0.8697\n",
      "conv2d_4\n",
      "activation_3\n",
      "conv2d_5\n",
      "flatten_1\n",
      "dense_1\n",
      "Model: \"model_1\"\n",
      "_________________________________________________________________\n",
      " Layer (type)                Output Shape              Param #   \n",
      "=================================================================\n",
      " input_3 (InputLayer)        [(None, 32, 32, 4)]       0         \n",
      "                                                                 \n",
      " conv2d_4 (Conv2D)           (None, 15, 15, 16)        592       \n",
      "                                                                 \n",
      " activation_3 (Activation)   (None, 15, 15, 16)        0         \n",
      "                                                                 \n",
      " conv2d_5 (Conv2D)           (None, 15, 15, 5)         85        \n",
      "                                                                 \n",
      " flatten_1 (Flatten)         (None, 1125)              0         \n",
      "                                                                 \n",
      " dense_1 (Dense)             (None, 5)                 5630      \n",
      "                                                                 \n",
      "=================================================================\n",
      "Total params: 6307 (24.64 KB)\n",
      "Trainable params: 6307 (24.64 KB)\n",
      "Non-trainable params: 0 (0.00 Byte)\n",
      "_________________________________________________________________\n"
     ]
    }
   ],
   "source": [
    "model = keras.models.load_model(\n",
    "    \"/home/webphy/Desktop/dnn_processor/neural_network/handmade/saved_models/manual_test_4x/model.h5\"\n",
    ")\n",
    "model.evaluate(val_ds)\n",
    "\n",
    "x = x_in = keras.layers.Input(shape=(32, 32, 4))\n",
    "for l in model.layers[3:]:\n",
    "    print(l.name)\n",
    "    x = l(x)\n",
    "\n",
    "last_layer_model = keras.models.Model(x_in, x)\n",
    "last_layer_model.summary()"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# convert quantized model to HLS4ml\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 6,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "WARNING: Failed to import handlers from reshape.py: No module named 'torch'.\n",
      "WARNING: Failed to import handlers from merge.py: No module named 'torch'.\n",
      "WARNING: Failed to import handlers from convolution.py: No module named 'torch'.\n",
      "WARNING: Failed to import handlers from core.py: No module named 'torch'.\n",
      "WARNING: Failed to import handlers from pooling.py: No module named 'torch'.\n",
      "Interpreting Model\n",
      "Topology:\n",
      "Layer name: input_2, layer type: InputLayer, input shapes: [[None, 128, 128, 3]], output shape: [None, 128, 128, 3]\n",
      "Layer name: q_activation, layer type: Activation, input shapes: [[None, 128, 128, 3]], output shape: [None, 128, 128, 3]\n",
      "Layer name: q_conv2d, layer type: QConv2D, input shapes: [[None, 128, 128, 3]], output shape: [None, 32, 32, 4]\n",
      "Layer name: q_activation_1, layer type: Activation, input shapes: [[None, 32, 32, 4]], output shape: [None, 32, 32, 4]\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "/home/webphy/Desktop/dnn_processor/.venv/lib/python3.10/site-packages/hls4ml/converters/__init__.py:27: UserWarning: WARNING: Pytorch converter is not enabled!\n",
      "  warnings.warn(\"WARNING: Pytorch converter is not enabled!\", stacklevel=1)\n",
      "/home/webphy/Desktop/dnn_processor/.venv/lib/python3.10/site-packages/keras/src/constraints.py:365: UserWarning: The `keras.constraints.serialize()` API should only be used for objects of type `keras.constraints.Constraint`. Found an instance of type <class 'qkeras.quantizers.quantized_bits'>, which may lead to improper serialization.\n",
      "  warnings.warn(\n"
     ]
    }
   ],
   "source": [
    "import hls4ml\n",
    "\n",
    "config = hls4ml.utils.config_from_keras_model(\n",
    "    one_layer_model,\n",
    "    granularity=\"name\",\n",
    "    default_precision=\"fixed<32,16>\",\n",
    "    default_reuse_factor=9000,\n",
    ")\n",
    "\n",
    "config[\"Model\"][\"Strategy\"] = \"Resource\"\n",
    "\n",
    "for layer in config[\"LayerName\"].keys():\n",
    "    config[\"LayerName\"][layer][\"Strategy\"] = \"Resource\"\n",
    "\n",
    "#config[\"LayerName\"][\"q_dense\"][\"Strategy\"] = \"Resource\"\n",
    "#config[\"LayerName\"][\"q_dense\"][\"Precision\"] = \"fixed<4,1>\"\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 7,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Model\n",
      "  Precision:         fixed<32,16>\n",
      "  ReuseFactor:       9000\n",
      "  Strategy:          Resource\n",
      "  BramFactor:        1000000000\n",
      "  TraceOutput:       False\n",
      "LayerName\n",
      "  input_2\n",
      "    Trace:           False\n",
      "    Precision\n",
      "      result:        fixed<32,16>\n",
      "    Strategy:        Resource\n",
      "  q_activation\n",
      "    Trace:           False\n",
      "    Precision\n",
      "      result:        ufixed<8,0,RND_CONV,SAT>\n",
      "    Strategy:        Resource\n",
      "  q_conv2d\n",
      "    Trace:           False\n",
      "    Precision\n",
      "      result:        fixed<32,16>\n",
      "      weight:        fixed<8,1>\n",
      "      bias:          fixed<8,1>\n",
      "    Strategy:        Resource\n",
      "  q_conv2d_linear\n",
      "    Trace:           False\n",
      "    Precision\n",
      "      result:        fixed<32,16>\n",
      "    Strategy:        Resource\n",
      "  q_activation_1\n",
      "    Trace:           False\n",
      "    Precision\n",
      "      result:        ufixed<8,0,RND_CONV,SAT>\n",
      "    Strategy:        Resource\n"
     ]
    }
   ],
   "source": [
    "plotting.print_dict(config)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# build for pynq without DMA"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "\n",
    "hls_model = hls4ml.converters.convert_from_keras_model(\n",
    "    one_layer_model,\n",
    "    hls_config=config,\n",
    "    output_dir=f\"one_layer_model/hls4ml_prj\",\n",
    "    part=\"xc7z020-clg400-1\",\n",
    "    io_type=\"io_stream\",\n",
    ")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "hls4ml.utils.plot_model(hls_model, show_shapes=True, show_precision=True, to_file=None)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "hls_model.compile()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "classes = [\"acf_alv\", \"acf_chap\", \"reboco\", \"tijolo_alv\", \"tijolo_chap\"]\n",
    "X_test = np.load(\"../dataset/x_test_set_4x.npy\")\n",
    "y_test = np.load(\"../dataset/y_test_set_4x.npy\")\n",
    "\n",
    "y_hls = hls_model.predict(np.ascontiguousarray(X_test))\n",
    "y_hls = y_hls.reshape((-1, 32, 32, 4))\n",
    "y_last_layers = last_layer_model.predict(y_hls)\n",
    "\n",
    "np.save(\"one_layer_model/y_hls.npy\", y_hls)\n",
    "np.save(\"one_layer_model/y_last_layers.npy\", y_last_layers)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "import matplotlib.pyplot as plt\n",
    "from sklearn.metrics import accuracy_score\n",
    "\n",
    "\n",
    "print(\n",
    "    \"Accuracy hls4ml: {}\".format(\n",
    "        accuracy_score(np.argmax(y_test, axis=1), np.argmax(y_last_layers, axis=1))\n",
    "    )\n",
    ")\n",
    "\n",
    "fig, ax = plt.subplots(figsize=(9, 9))\n",
    "plt.gca().set_prop_cycle(None)  # reset the colors\n",
    "_ = plotting.makeRoc(y_test, y_last_layers, classes, linestyle=\":\")\n",
    "\n",
    "from matplotlib.lines import Line2D\n",
    "\n",
    "lines = [Line2D([0], [0], ls=\"-\")]\n",
    "from matplotlib.legend import Legend\n",
    "\n",
    "leg = Legend(\n",
    "    ax,\n",
    "    lines,\n",
    "    labels=[\"hls4ml\"],\n",
    "    loc=\"lower right\",\n",
    "    frameon=False,\n",
    ")\n",
    "ax.add_artist(leg)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "hls_model.build(csim=False)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "hls4ml.report.read_vivado_report(f\"one_layer_model/hls4ml_prj\")"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# build for Pynq"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 8,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Interpreting Model\n",
      "Topology:\n",
      "Layer name: input_2, layer type: InputLayer, input shapes: [[None, 128, 128, 3]], output shape: [None, 128, 128, 3]\n",
      "Layer name: q_activation, layer type: Activation, input shapes: [[None, 128, 128, 3]], output shape: [None, 128, 128, 3]\n",
      "Layer name: q_conv2d, layer type: QConv2D, input shapes: [[None, 128, 128, 3]], output shape: [None, 32, 32, 4]\n",
      "Layer name: q_activation_1, layer type: Activation, input shapes: [[None, 32, 32, 4]], output shape: [None, 32, 32, 4]\n",
      "Creating HLS model\n",
      "WARNING: Strategy for layer input_2 set to \"Resource\", while pipeline style set to \"pipeline\".\n",
      "WARNING: Strategy for layer q_activation set to \"Resource\", while pipeline style set to \"pipeline\".\n",
      "WARNING: Strategy for layer q_conv2d set to \"Resource\", while pipeline style set to \"pipeline\".\n",
      "WARNING: Strategy for layer q_conv2d_linear set to \"Resource\", while pipeline style set to \"pipeline\".\n",
      "WARNING: Strategy for layer q_activation_1 set to \"Resource\", while pipeline style set to \"pipeline\".\n",
      "WARNING: Changing pipeline style to \"dataflow\".\n",
      "WARNING: Invalid ReuseFactor=9000 in layer \"q_conv2d\".Using ReuseFactor=192 instead. Valid ReuseFactor(s): 1,2,3,4,6,8,12,16,24,48,96,192.\n",
      "WARNING: You set a Part that does not correspond to the Board you specified. The correct Part is now set.\n",
      "Writing HLS project\n",
      "WARNING:tensorflow:Compiled the loaded model, but the compiled metrics have yet to be built. `model.compile_metrics` will be empty until you train or evaluate the model.\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "/home/webphy/Desktop/dnn_processor/.venv/lib/python3.10/site-packages/keras/src/engine/training.py:3103: UserWarning: You are saving your model as an HDF5 file via `model.save()`. This file format is considered legacy. We recommend using instead the native Keras format, e.g. `model.save('my_model.keras')`.\n",
      "  saving_api.save_model(\n",
      "WARNING:tensorflow:Compiled the loaded model, but the compiled metrics have yet to be built. `model.compile_metrics` will be empty until you train or evaluate the model.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Done\n",
      "\n",
      "****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)\n",
      "  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020\n",
      "  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020\n",
      "    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /opt/Xilinx/Vivado/2020.1/scripts/vivado_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/opt/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/vivado_hls'\n",
      "INFO: [HLS 200-10] For user 'webphy' on host 'wesley-XPS-8950' (Linux_x86_64 version 6.5.0-17-generic) on Wed Feb 07 21:13:52 -03 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 22.04.3 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/webphy/Desktop/dnn_processor/hls4ml/deploy/one_layer_model/hls4ml_prj'\n",
      "Sourcing Tcl script 'build_prj.tcl'\n",
      "INFO: [HLS 200-10] Creating and opening project '/home/webphy/Desktop/dnn_processor/hls4ml/deploy/one_layer_model/hls4ml_prj/myproject_prj'.\n",
      "INFO: [HLS 200-10] Adding design file 'firmware/myproject_axi.cpp' to the project\n",
      "INFO: [HLS 200-10] Adding design file 'firmware/myproject.cpp' to the project\n",
      "INFO: [HLS 200-10] Adding test bench file 'myproject_test.cpp' to the project\n",
      "INFO: [HLS 200-10] Adding test bench file 'firmware/weights' to the project\n",
      "INFO: [HLS 200-10] Adding test bench file 'tb_data' to the project\n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/webphy/Desktop/dnn_processor/hls4ml/deploy/one_layer_model/hls4ml_prj/myproject_prj/solution1'.\n",
      "INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.\n",
      "INFO: [XFORM 203-1161] The maximum of name length is set into 80.\n",
      "INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'\n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.\n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.625ns.\n",
      "***** C/RTL SYNTHESIS *****\n",
      "INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.\n",
      "INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... \n",
      "WARNING: [HLS 200-40] In file included from firmware/myproject.cpp:1:\n",
      "In file included from firmware/myproject.cpp:4:\n",
      "In file included from firmware/parameters.h:13:\n",
      "In file included from firmware/nnet_utils/nnet_conv2d_stream.h:7:\n",
      "firmware/nnet_utils/nnet_conv_stream.h:19:10: warning: comparison of unsigned expression < 0 is always false [-Wtautological-compare]\n",
      " if (idx < K - S) {\n",
      "     ~~~ ^ ~~~~~\n",
      "firmware/nnet_utils/nnet_conv_stream.h:64:20: note: in instantiation of function template specialization 'nnet::scale_index_K_gte_S<4, 4, 128>' requested here\n",
      "            return scale_index_K_gte_S<K, S, W>(idx);\n",
      "                   ^\n",
      "firmware/nnet_utils/nnet_conv2d_stream.h:15:89: note: in instantiation of member function 'nnet::scale_index_regular<4, 4, 128>::scale_index' requested here\n",
      "                                                                  CONFIG_T::in_height>::scale_index(h_idx);\n",
      "                                                                                        ^\n",
      "firmware/nnet_utils/nnet_conv2d_stream.h:59:13: note: in instantiation of function template specialization 'nnet::compute_scaled_indices_2d<nnet::array<ap_ufixed<8, 0, 4, 0, 0>, 3>, config3>' requested here\n",
      "            compute_scaled_indices_2d<data_T, CONFIG_T>(i_ih, i_iw, pixel_idx);\n",
      "            ^\n",
      "firmware/nnet_utils/nnet_conv2d_stream.h:106:9: note: in instantiation of function template specialization 'nnet::conv_2d_encoded_cl<nnet::array<ap_ufixed<8, 0, 4, 0, 0>, 3>, nnet::array<ap_fixed<32, 16, 5, 3, 0>, 4>, config3>' requested here\n",
      "        conv_2d_encoded_cl<data_T, res_T, CONFIG_T>(data, res, weights, biases);\n",
      "        ^\n",
      "firmware/myproject.cpp:37:2: note: in instantiation of function template specialization 'nnet::conv_2d_cl<nnet::array<ap_ufixed<8, 0, 4, 0, 0>, 3>, nnet::array<ap_fixed<32, 16, 5, 3, 0>, 4>, config3>' requested here\n",
      " nnet::conv_2d_cl<layer2_t, layer3_t, config3>(layer2_out, layer3_out, w3, b3);\n",
      " ^\n",
      "In file included from firmware/myproject.cpp:1:\n",
      "In file included from firmware/myproject.cpp:4:\n",
      "In file included from firmware/parameters.h:13:\n",
      "In file included from firmware/nnet_utils/nnet_conv2d_stream.h:7:\n",
      "firmware/nnet_utils/nnet_conv_stream.h:40:10: warning: comparison of unsigned expression < 0 is always false [-Wtautological-compare]\n",
      " if (idx < S - K) {\n",
      "     ~~~ ^ ~~~~~\n",
      "firmware/nnet_utils/nnet_conv_stream.h:66:20: note: in instantiation of function template specialization 'nnet::scale_index_K_lt_S<4, 4, 128>' requested here\n",
      "            return scale_index_K_lt_S<K, S, W>(idx);\n",
      "                   ^\n",
      "firmware/nnet_utils/nnet_conv2d_stream.h:15:89: note: in instantiation of member function 'nnet::scale_index_regular<4, 4, 128>::scale_index' requested here\n",
      "                                                                  CONFIG_T::in_height>::scale_index(h_idx);\n",
      "                                                                                        ^\n",
      "firmware/nnet_utils/nnet_conv2d_stream.h:59:13: note: in instantiation of function template specialization 'nnet::compute_scaled_indices_2d<nnet::array<ap_ufixed<8, 0, 4, 0, 0>, 3>, config3>' requested here\n",
      "            compute_scaled_indices_2d<data_T, CONFIG_T>(i_ih, i_iw, pixel_idx);\n",
      "            ^\n",
      "firmware/nnet_utils/nnet_conv2d_stream.h:106:9: note: in instantiation of function template specialization 'nnet::conv_2d_encoded_cl<nnet::array<ap_ufixed<8, 0, 4, 0, 0>, 3>, nnet::array<ap_fixed<32, 16, 5, 3, 0>, 4>, config3>' requested here\n",
      "        conv_2d_encoded_cl<data_T, res_T, CONFIG_T>(data, res, weights, biases);\n",
      "        ^\n",
      "firmware/myproject.cpp:37:2: note: in instantiation of function template specialization 'nnet::conv_2d_cl<nnet::array<ap_ufixed<8, 0, 4, 0, 0>, 3>, nnet::array<ap_fixed<32, 16, 5, 3, 0>, 4>, config3>' requested here\n",
      " nnet::conv_2d_cl<layer2_t, layer3_t, config3>(layer2_out, layer3_out, w3, b3);\n",
      " ^\n",
      "2 warnings generated.\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:37:72\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:37:76\n",
      "WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file firmware/myproject.cpp\n",
      "INFO: [HLS 200-10] Analyzing design file 'firmware/myproject_axi.cpp' ... \n",
      "WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/myproject_axi.cpp:17:2\n",
      "WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/myproject_axi.cpp:29:5\n",
      "WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file firmware/myproject_axi.cpp\n",
      "INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1647.832 ; gain = 1225.754 ; free physical = 4972 ; free virtual = 39141\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1647.832 ; gain = 1225.754 ; free physical = 4972 ; free virtual = 39141\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-489] Unrolling loop 'MultLoop' (firmware/nnet_utils/nnet_dense_resource.h:136) in function 'void nnet::dense_resource_rf_gt_nin_rem0<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_mult>(FORWARD_REFERENCE*, FORWARD_REFERENCE*, FORWARD_REFERENCE::weight_t*, FORWARD_REFERENCE::bias_t*)' completely with a factor of 1.\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>::operator[]' into 'myproject_axi' (firmware/myproject_axi.cpp:21).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 3u>, relu_config2>' (firmware/nnet_utils/nnet_activation_stream.h:52).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 3u>, relu_config2>' (firmware/nnet_utils/nnet_activation_stream.h:51).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 3u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 3u>, relu_config2>' (firmware/nnet_utils/nnet_activation_stream.h:54).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 3u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 3u>, relu_config2>' (firmware/nnet_utils/nnet_activation_stream.h:52).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 3u>::operator[]' into 'nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 3u>, config3>' (firmware/nnet_utils/nnet_conv_stream.h:237).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::kernel_shift_2d<nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 3u>, config3>' into 'nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 3u>, config3>' (firmware/nnet_utils/nnet_conv_stream.h:252).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_resource_rf_gt_nin_rem0<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_mult>' (firmware/nnet_utils/nnet_dense_resource.h:139).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource_rf_gt_nin_rem0<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_mult>' into 'nnet::dense_resource<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_mult>' (firmware/nnet_utils/nnet_dense_resource.h:255).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_mult>' into 'nnet::dense_resource<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_mult>' (firmware/nnet_utils/nnet_dense_resource.h:158->firmware/nnet_utils/nnet_dense_resource.h:255).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::operator[]' into 'nnet::compute_output_buffer_2d<nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 3u>, nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config3>' (firmware/nnet_utils/nnet_conv_stream.h:305).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, relu_config5>' (firmware/nnet_utils/nnet_activation_stream.h:52).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, relu_config5>' (firmware/nnet_utils/nnet_activation_stream.h:51).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::conv_2d_buffer_cl<nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 3u>, nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config3>' into 'nnet::conv_2d_cl<nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 3u>, nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config3>' (firmware/nnet_utils/nnet_conv2d_stream.h:103).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>::operator[]' into 'myproject_axi' (firmware/myproject_axi.cpp:33).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, relu_config5>' (firmware/nnet_utils/nnet_activation_stream.h:54).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, relu_config5>' (firmware/nnet_utils/nnet_activation_stream.h:52).\n",
      "INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1647.832 ; gain = 1225.754 ; free physical = 4937 ; free virtual = 39118\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "WARNING: [SYNCHK 200-23] firmware/myproject_axi.cpp:33: variable-indexed range selection may cause suboptimal QoR.\n",
      "INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1647.832 ; gain = 1225.754 ; free physical = 4919 ; free virtual = 39102\n",
      "WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' on argument 'res.V.data.V' . This interface directive will be discarded. Please apply it on an argument of top module.\n",
      "WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' on argument 'data.V.data.V' . This interface directive will be discarded. Please apply it on an argument of top module.\n",
      "WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' (firmware/myproject.cpp:12:1) on argument 'input_2.V.data.V' (firmware/myproject.cpp:7). This interface directive will be discarded. Please apply it on an argument of top module.\n",
      "WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' (firmware/myproject.cpp:12:94) on argument 'layer5_out.V.data.V' (firmware/myproject.cpp:8). This interface directive will be discarded. Please apply it on an argument of top module.\n",
      "WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out.data' (firmware/myproject_axi.cpp:3).\n",
      "WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in.data' (firmware/myproject_axi.cpp:3).\n",
      "INFO: [XFORM 203-1101] Packing variable 'out_data.data.V' (firmware/nnet_utils/nnet_activation_stream.h:45) into a 32-bit variable.\n",
      "INFO: [XFORM 203-1101] Packing variable 'out_data.data.V' (firmware/nnet_utils/nnet_activation_stream.h:45) into a 24-bit variable.\n",
      "INFO: [XFORM 203-1101] Packing variable 'ctype.data.V' (firmware/myproject_axi.cpp:18) into a 96-bit variable.\n",
      "INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_conv_stream.h:282) into a 128-bit variable.\n",
      "INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReLUActLoop' (firmware/nnet_utils/nnet_activation_stream.h:41) in function 'nnet::relu<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, relu_config5>' for pipelining.\n",
      "INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReLUActLoop' (firmware/nnet_utils/nnet_activation_stream.h:41) in function 'nnet::relu<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 3u>, relu_config2>' for pipelining.\n",
      "INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 3u>, config3>' (firmware/nnet_utils/nnet_conv_stream.h:194:62).\n",
      "WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194) because its parent loop or function is pipelined.\n",
      "INFO: [HLS 200-489] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:49) in function 'nnet::relu<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, relu_config5>' completely with a factor of 4.\n",
      "INFO: [HLS 200-489] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:49) in function 'nnet::relu<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 3u>, relu_config2>' completely with a factor of 3.\n",
      "INFO: [HLS 200-489] Unrolling loop 'CastLoop' (firmware/nnet_utils/nnet_conv_stream.h:303) in function 'nnet::compute_output_buffer_2d<nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 3u>, nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config3>' completely with a factor of 4.\n",
      "INFO: [HLS 200-489] Unrolling loop 'InitAccum' (firmware/nnet_utils/nnet_dense_resource.h:108) in function 'nnet::dense_resource<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_mult>' completely with a factor of 4.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_resource.h:156) in function 'nnet::dense_resource<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_mult>' completely with a factor of 4.\n",
      "INFO: [HLS 200-489] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:233) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 3u>, config3>' completely with a factor of 3.\n",
      "INFO: [HLS 200-489] Unrolling loop 'LineBufferDataIn' (firmware/nnet_utils/nnet_conv_stream.h:241) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 3u>, config3>' completely with a factor of 3.\n",
      "INFO: [HLS 200-489] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:244) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 3u>, config3>' completely with a factor of 3.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 3u>, config3>' completely with a factor of 3.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:197) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 3u>, config3>' completely with a factor of 4.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelShiftChannel' (firmware/nnet_utils/nnet_conv_stream.h:199) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 3u>, config3>' completely with a factor of 3.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:210) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 3u>, config3>' completely with a factor of 4.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelPushChannel' (firmware/nnet_utils/nnet_conv_stream.h:213) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 3u>, config3>' completely with a factor of 3.\n",
      "WARNING: [XFORM 203-135] Cannot reshape array 'w3.V' : incorrect reshape factor 1.\n",
      "WARNING: [XFORM 203-135] Cannot reshape array 'w3.V' : incorrect reshape factor 1.\n",
      "INFO: [XFORM 203-102] Automatically partitioning shift register array 'line_buffer.Array.V' .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer3_out.V.data.V' (firmware/myproject.cpp:35) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'out_local.V.data.V' (firmware/myproject_axi.cpp:12) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'in_local.V.data.V' (firmware/myproject_axi.cpp:11) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer2_out.V.data.V' (firmware/myproject.cpp:31) .\n",
      "INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V' in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'kernel_data.V'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'res_out.V' (firmware/nnet_utils/nnet_conv_stream.h:279) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'b3.V'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_resource.h:104) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'layer3_out.V.data.V' (firmware/myproject.cpp:35) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'out_local.V.data.V' (firmware/myproject_axi.cpp:12) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'in_local.V.data.V' (firmware/myproject_axi.cpp:11) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'layer2_out.V.data.V' (firmware/myproject.cpp:31) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V'  in dimension 2 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 2 completely.\n",
      "WARNING: [XFORM 203-104] Completely partitioning array 'kernel_data.V'  accessed through non-constant indices on dimension 1 (firmware/nnet_utils/nnet_dense_resource.h:139:17), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.\n",
      "INFO: [XFORM 203-721] Changing loop 'Loop_1_proc' (firmware/myproject_axi.cpp:17) to a process function for dataflow in function 'myproject_axi'.\n",
      "INFO: [XFORM 203-721] Changing loop 'Loop_2_proc' (firmware/myproject_axi.cpp:29) to a process function for dataflow in function 'myproject_axi'.\n",
      "INFO: [XFORM 203-712] Applying dataflow to function 'myproject', detected/extracted 3 process function(s): \n",
      "\t 'nnet::relu<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 3u>, relu_config2>'\n",
      "\t 'nnet::conv_2d_cl<nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 3u>, nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config3>'\n",
      "\t 'nnet::relu<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, relu_config5>'.\n",
      "INFO: [XFORM 203-712] Applying dataflow to function 'myproject_axi', detected/extracted 3 process function(s): \n",
      "\t 'Loop_1_proc124'\n",
      "\t 'myproject'\n",
      "\t 'Loop_2_proc'.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_activation_stream.h:41:61) to (firmware/nnet_utils/nnet_activation_stream.h:41:55) in function 'nnet::relu<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, relu_config5>'... converting 13 basic blocks.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_activation_stream.h:41:61) to (firmware/nnet_utils/nnet_activation_stream.h:41:55) in function 'nnet::relu<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 3u>, relu_config2>'... converting 10 basic blocks.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/myproject_axi.cpp:32:90) to (firmware/myproject_axi.cpp:31:49) in function 'Loop_2_proc'... converting 12 basic blocks.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/myproject_axi.cpp:22:25) to (firmware/myproject_axi.cpp:20:41) in function 'Loop_1_proc124'... converting 10 basic blocks.\n",
      "INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.48i8P.i6' into 'nnet::dense_resource<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_mult>' (firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255).\n",
      "INFO: [XFORM 203-11] Balancing expressions in function 'nnet::compute_output_buffer_2d<nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 3u>, nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config3>' (firmware/nnet_utils/nnet_conv_stream.h:286:5)...3 expression(s) balanced.\n",
      "INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1647.832 ; gain = 1225.754 ; free physical = 4875 ; free virtual = 39062\n",
      "INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_conv2d_stream.h:79:66) in function 'nnet::conv_2d_cl<nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 3u>, nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config3>'.\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 3u>, config3>' to 'shift_line_buffer<array<ap_ufixed<8, 0, 4, 0, 0>, 3u>, config3>' (firmware/nnet_utils/nnet_conv_stream.h:226:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::relu<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, relu_config5>' to 'relu<array<ap_fixed,4u>,array<ap_ufixed<8,0,4,0,0>,4u>,relu_config5>' (firmware/nnet_utils/nnet_activation_stream.h:41:55)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::relu<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 3u>, relu_config2>' to 'relu<array<ap_fixed,3u>,array<ap_ufixed<8,0,4,0,0>,3u>,relu_config2>' (firmware/nnet_utils/nnet_activation_stream.h:41:55)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::dense_resource<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_mult>' to 'dense_resource<ap_ufixed,ap_fixed<32,16,5,3,0>,config3_mult>' (firmware/nnet_utils/nnet_dense_resource.h:1:17)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::conv_2d_cl<nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 3u>, nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config3>' to 'conv_2d_cl<array<ap_ufixed,3u>,array<ap_fixed<32,16,5,3,0>,4u>,config3>' (firmware/nnet_utils/nnet_conv2d_stream.h:79:27)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::compute_output_buffer_2d<nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 3u>, nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config3>' to 'compute_output_buffer_2d<array,array<ap_fixed<32,16,5,3,0>,4u>,config3>' (firmware/nnet_utils/nnet_conv_stream.h:286:5)\n",
      "INFO: [XFORM 203-531] Rewinding loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_resource.h:129) in function 'dense_resource<ap_ufixed,ap_fixed<32,16,5,3,0>,config3_mult>'.\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'ReuseLoop' in function 'dense_resource<ap_ufixed,ap_fixed<32,16,5,3,0>,config3_mult>'.\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1647.832 ; gain = 1225.754 ; free physical = 4792 ; free virtual = 38981\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'myproject_axi' ...\n",
      "WARNING: [SYN 201-103] Legalizing function name 'relu<array<ap_fixed,3u>,array<ap_ufixed<8,0,4,0,0>,3u>,relu_config2>' to 'relu_array_ap_fixed_3u_array_ap_ufixed_8_0_4_0_0_3u_relu_config2_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'shift_line_buffer<array<ap_ufixed<8, 0, 4, 0, 0>, 3u>, config3>' to 'shift_line_buffer_array_ap_ufixed_8_0_4_0_0_3u_config3_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'dense_resource<ap_ufixed,ap_fixed<32,16,5,3,0>,config3_mult>' to 'dense_resource_ap_ufixed_ap_fixed_32_16_5_3_0_config3_mult_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'compute_output_buffer_2d<array,array<ap_fixed<32,16,5,3,0>,4u>,config3>' to 'compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_4u_config3_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'conv_2d_cl<array<ap_ufixed,3u>,array<ap_fixed<32,16,5,3,0>,4u>,config3>' to 'conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_32_16_5_3_0_4u_config3_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'relu<array<ap_fixed,4u>,array<ap_ufixed<8,0,4,0,0>,4u>,relu_config5>' to 'relu_array_ap_fixed_4u_array_ap_ufixed_8_0_4_0_0_4u_relu_config5_s'.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Loop_1_proc124' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 16.79 seconds; current allocated memory: 313.653 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 314.206 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'relu_array_ap_fixed_3u_array_ap_ufixed_8_0_4_0_0_3u_relu_config2_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'ReLUActLoop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 314.570 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 314.983 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'shift_line_buffer_array_ap_ufixed_8_0_4_0_0_3u_config3_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining function 'shift_line_buffer<array<ap_ufixed<8, 0, 4, 0, 0>, 3u>, config3>'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 315.350 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 315.792 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'dense_resource_ap_ufixed_ap_fixed_32_16_5_3_0_config3_mult_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'ReuseLoop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.\n",
      "WARNING: [SCHED 204-21] Estimated clock period (6.279ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).\n",
      "WARNING: [SCHED 204-21] The critical path in module 'dense_resource_ap_ufixed_ap_fixed_32_16_5_3_0_config3_mult_s' consists of the following:\n",
      "\t'phi' operation ('acc_0_V_020', firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255) with incoming values : ('acc[0].V', firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255) [63]  (0 ns)\n",
      "\t'mux' operation ('tmp', firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255) [233]  (1.96 ns)\n",
      "\t'add' operation ('acc[0].V', firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255) [234]  (2.55 ns)\n",
      "\tmultiplexor before 'phi' operation ('acc[3].V') with incoming values : ('acc[0].V', firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255) [243]  (1.77 ns)\n",
      "\t'phi' operation ('acc[3].V') with incoming values : ('acc[0].V', firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255) [243]  (0 ns)\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 316.518 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 317.541 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_4u_config3_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "WARNING: [SCHED 204-21] Estimated clock period (6.279ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).\n",
      "WARNING: [SCHED 204-21] The critical path in module 'compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_4u_config3_s' consists of the following:\n",
      "\t'call' operation ('tmp', firmware/nnet_utils/nnet_conv_stream.h:297) to 'dense_resource<ap_ufixed,ap_fixed<32,16,5,3,0>,config3_mult>' [229]  (6.28 ns)\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 318.100 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 318.817 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_32_16_5_3_0_4u_config3_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 318.954 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 319.234 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'relu_array_ap_fixed_4u_array_ap_ufixed_8_0_4_0_0_4u_relu_config5_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'ReLUActLoop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 319.614 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 320.125 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'myproject' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 320.297 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 320.774 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Loop_2_proc' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 321.144 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 321.544 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'myproject_axi' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 321.740 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 322.236 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Loop_1_proc124' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Generating core module 'myproject_axi_ashr_54ns_32ns_54_2_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'myproject_axi_fpext_32ns_64_3_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'myproject_axi_shl_32ns_32s_32_2_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'myproject_axi_shl_96ns_7ns_96_2_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_1_proc124'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 323.326 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'relu_array_ap_fixed_3u_array_ap_ufixed_8_0_4_0_0_3u_relu_config2_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_array_ap_fixed_3u_array_ap_ufixed_8_0_4_0_0_3u_relu_config2_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 326.066 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'shift_line_buffer_array_ap_ufixed_8_0_4_0_0_3u_config3_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_0_4_0_0_3u_config3_s_line_buffer_Array_V_0_0' to 'shift_line_buffer_array_ap_ufixed_8_0_4_0_0_3u_config3_s_line_buffer_Array_V_bkb' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_0_4_0_0_3u_config3_s_line_buffer_Array_V_1_0' to 'shift_line_buffer_array_ap_ufixed_8_0_4_0_0_3u_config3_s_line_buffer_Array_V_cud' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_0_4_0_0_3u_config3_s_line_buffer_Array_V_2_0' to 'shift_line_buffer_array_ap_ufixed_8_0_4_0_0_3u_config3_s_line_buffer_Array_V_dEe' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_0_4_0_0_3u_config3_s_line_buffer_Array_V_0_1' to 'shift_line_buffer_array_ap_ufixed_8_0_4_0_0_3u_config3_s_line_buffer_Array_V_eOg' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_0_4_0_0_3u_config3_s_line_buffer_Array_V_1_1' to 'shift_line_buffer_array_ap_ufixed_8_0_4_0_0_3u_config3_s_line_buffer_Array_V_fYi' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_0_4_0_0_3u_config3_s_line_buffer_Array_V_2_1' to 'shift_line_buffer_array_ap_ufixed_8_0_4_0_0_3u_config3_s_line_buffer_Array_V_g8j' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_0_4_0_0_3u_config3_s_line_buffer_Array_V_0_2' to 'shift_line_buffer_array_ap_ufixed_8_0_4_0_0_3u_config3_s_line_buffer_Array_V_hbi' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_0_4_0_0_3u_config3_s_line_buffer_Array_V_1_2' to 'shift_line_buffer_array_ap_ufixed_8_0_4_0_0_3u_config3_s_line_buffer_Array_V_ibs' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_0_4_0_0_3u_config3_s_line_buffer_Array_V_2_2' to 'shift_line_buffer_array_ap_ufixed_8_0_4_0_0_3u_config3_s_line_buffer_Array_V_jbC' due to the length limit 80\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'shift_line_buffer_array_ap_ufixed_8_0_4_0_0_3u_config3_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 333.469 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'dense_resource_ap_ufixed_ap_fixed_32_16_5_3_0_config3_mult_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mux_42_32_1_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_resource_ap_ufixed_ap_fixed_32_16_5_3_0_config3_mult_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 336.085 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_4u_config3_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_3' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_6' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_7' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_8' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_9' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_10' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_11' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_15' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_16' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_17' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_18' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_19' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_20' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_21' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_22' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_23' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_27' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_28' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_29' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_30' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_31' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_32' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_33' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_34' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_35' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_39' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_40' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_41' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_42' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_43' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_44' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_45' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_46' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_47' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_0' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_12' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_13' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_14' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_24' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_25' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_26' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_36' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_37' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_38' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'sX' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'sY' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'pY' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'pX' is power-on initialization.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_4u_config3_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 343.460 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_32_16_5_3_0_4u_config3_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_32_16_5_3_0_4u_config3_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 346.825 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'relu_array_ap_fixed_4u_array_ap_ufixed_8_0_4_0_0_4u_relu_config5_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_array_ap_fixed_4u_array_ap_ufixed_8_0_4_0_0_4u_relu_config5_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 348.140 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'myproject' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SYN 201-210] Renamed object name 'start_for_conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_32_16_5_3_0_4u_config3_U0' to 'start_for_conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_32_16_5_3_0_4u_config3kbM' due to the length limit 80\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'myproject'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 350.478 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Loop_2_proc' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Generating core module 'myproject_axi_lshr_32ns_32ns_32_2_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mux_42_8_1_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'myproject_axi_shl_64ns_32ns_64_2_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_2_proc'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 351.997 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'myproject_axi' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'myproject_axi/in_data' to 'axis' (register, both mode).\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'myproject_axi/in_last_V' to 'axis' (register, both mode).\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'myproject_axi/out_data' to 'axis' (register, both mode).\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'myproject_axi/out_last_V' to 'axis' (register, both mode).\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'myproject_axi' to 'ap_ctrl_none'.\n",
      "INFO: [HLS 200-633] Setting ap_ctrl_none interface for myproject_axi\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'myproject_axi'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 353.935 MB.\n",
      "INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 159.26 MHz\n",
      "INFO: [RTMG 210-286] Generating pipelined shifter : 'myproject_axi_ashr_54ns_32ns_54_2_1'\n",
      "INFO: [RTMG 210-286] Generating pipelined shifter : 'myproject_axi_shl_32ns_32s_32_2_1'\n",
      "INFO: [RTMG 210-286] Generating pipelined shifter : 'myproject_axi_shl_96ns_7ns_96_2_1'\n",
      "INFO: [RTMG 210-279] Implementing memory 'dense_resource_ap_ufixed_ap_fixed_32_16_5_3_0_config3_mult_s_outidx_rom' using distributed ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'dense_resource_ap_ufixed_ap_fixed_32_16_5_3_0_config3_mult_s_w3_V_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_0_V_U(fifo_w8_d16384_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_1_V_U(fifo_w8_d16384_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_2_V_U(fifo_w8_d16384_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_0_V_U(fifo_w32_d1024_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_1_V_U(fifo_w32_d1024_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_2_V_U(fifo_w32_d1024_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_3_V_U(fifo_w32_d1024_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_32_16_5_3_0_4u_config3kbM_U(start_for_conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_32_16_5_3_0_4u_config3kbM)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_relu_array_ap_fixed_4u_array_ap_ufixed_8_0_4_0_0_4u_relu_config5_U0_U(start_for_relu_array_ap_fixed_4u_array_ap_ufixed_8_0_4_0_0_4u_relu_config5_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-286] Generating pipelined shifter : 'myproject_axi_lshr_32ns_32ns_32_2_1'\n",
      "INFO: [RTMG 210-286] Generating pipelined shifter : 'myproject_axi_shl_64ns_32ns_64_2_1'\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'in_local_V_data_0_V_U(fifo_w32_d16384_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'in_local_V_data_1_V_U(fifo_w32_d16384_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'in_local_V_data_2_V_U(fifo_w32_d16384_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'is_last_0_i_loc_c_U(fifo_w1_d3_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'out_local_V_data_0_V_U(fifo_w8_d1024_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'out_local_V_data_1_V_U(fifo_w8_d1024_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'out_local_V_data_2_V_U(fifo_w8_d1024_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'out_local_V_data_3_V_U(fifo_w8_d1024_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_myproject_U0_U(start_for_myproject_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Loop_2_proc_U0_U(start_for_Loop_2_proc_U0)' using Shift Registers.\n",
      "INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1647.832 ; gain = 1225.754 ; free physical = 4698 ; free virtual = 38907\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for myproject_axi.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for myproject_axi.\n",
      "***** C/RTL SYNTHESIS COMPLETED IN 0h0m18s *****\n",
      "***** EXPORT IP *****\n",
      "INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.\n",
      "\n",
      "****** Vivado v2020.1 (64-bit)\n",
      "  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020\n",
      "  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020\n",
      "    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source run_ippack.tcl -notrace\n",
      "INFO: [IP_Flow 19-234] Refreshing IP repositories\n",
      "INFO: [IP_Flow 19-1704] No user IP repositories specified\n",
      "INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2020.1/data/ip'.\n",
      "WARNING: [IP_Flow 19-4832] The IP name 'myproject_axi_ap_fpext_1_no_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.\n",
      "INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'myproject_axi_ap_fpext_1_no_dsp_32'...\n",
      "INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'myproject_axi_ap_fpext_1_no_dsp_32'...\n",
      "INFO: [IP_Flow 19-234] Refreshing IP repositories\n",
      "INFO: [IP_Flow 19-1704] No user IP repositories specified\n",
      "INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2020.1/data/ip'.\n",
      "INFO: [Common 17-206] Exiting Vivado at Wed Feb  7 21:14:19 2024...\n",
      "***** EXPORT IP COMPLETED IN 0h0m10s *****\n",
      "INFO: [HLS 200-112] Total elapsed time: 30.34 seconds; peak allocated memory: 353.935 MB.\n",
      "INFO: [Common 17-206] Exiting vivado_hls at Wed Feb  7 21:14:22 2024...\n",
      "Vivado synthesis report not found.\n",
      "Cosim report not found.\n",
      "Timing report not found.\n",
      "\n",
      "****** Vivado v2020.1 (64-bit)\n",
      "  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020\n",
      "  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020\n",
      "    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source design.tcl\n",
      "# set tcldir [file dirname [info script]]\n",
      "# source [file join $tcldir project.tcl]\n",
      "## variable project_name\n",
      "## set project_name \"myproject\"\n",
      "## variable backend\n",
      "## set backend \"vivadoaccelerator\"\n",
      "## variable part\n",
      "## set part \"xc7z020clg400-1\"\n",
      "## variable clock_period\n",
      "## set clock_period 5\n",
      "## variable clock_uncertainty\n",
      "## set clock_uncertainty 12.5%\n",
      "## variable version\n",
      "## set version \"1.0.0\"\n",
      "## set bit_width_hls_output 32\n",
      "## set bit_width_hls_input 32\n",
      "# create_project project_1 ${project_name}_vivado_accelerator -part xc7z020clg400-1 -force\n",
      "# set_property board_part tul.com.tw:pynq-z2:part0:1.0 [current_project]\n",
      "# set_property  ip_repo_paths  ${project_name}_prj [current_project]\n",
      "# update_ip_catalog\n",
      "INFO: [IP_Flow 19-234] Refreshing IP repositories\n",
      "INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/webphy/Desktop/dnn_processor/hls4ml/deploy/one_layer_model/hls4ml_prj/myproject_prj'.\n",
      "INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2020.1/data/ip'.\n",
      "# create_bd_design \"design_1\"\n",
      "Wrote  : </home/webphy/Desktop/dnn_processor/hls4ml/deploy/one_layer_model/hls4ml_prj/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/design_1.bd> \n",
      "# startgroup\n",
      "# create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0\n",
      "WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! \n",
      "WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! \n",
      "WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! \n",
      "WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! \n",
      "# endgroup\n",
      "# apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external \"FIXED_IO, DDR\" apply_board_preset \"1\" Master \"Disable\" Slave \"Disable\" }  [get_bd_cells processing_system7_0]\n",
      "# startgroup\n",
      "# set_property -dict [list CONFIG.PCW_USE_S_AXI_HP0 {1}] [get_bd_cells processing_system7_0]\n",
      "CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.051 . PS DDR interfaces might fail when entering negative DQS skew values. \n",
      "CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.006 . PS DDR interfaces might fail when entering negative DQS skew values. \n",
      "CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. \n",
      "CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. \n",
      "WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! \n",
      "WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! \n",
      "WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! \n",
      "WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! \n",
      "# endgroup\n",
      "# startgroup\n",
      "# create_bd_cell -type ip -vlnv xilinx.com:ip:axi_dma:7.1 axi_dma_0\n",
      "# endgroup\n",
      "# set_property -dict [list CONFIG.c_s_axis_s2mm_tdata_width.VALUE_SRC USER] [get_bd_cells axi_dma_0]\n",
      "# set_property -dict [list CONFIG.c_include_sg {0} CONFIG.c_sg_length_width {26} CONFIG.c_sg_include_stscntrl_strm {0} CONFIG.c_m_axi_mm2s_data_width ${bit_width_hls_input} CONFIG.c_m_axis_mm2s_tdata_width ${bit_width_hls_input} CONFIG.c_mm2s_burst_size {256} CONFIG.c_s_axis_s2mm_tdata_width ${bit_width_hls_output} CONFIG.c_s_axis_s2mm_data_width ${bit_width_hls_output} CONFIG.c_s2mm_burst_size {256}] [get_bd_cells axi_dma_0]\n",
      "CRITICAL WARNING: [BD 41-1276] Cannot set the parameter c_s_axis_s2mm_data_width on /axi_dma_0. Parameter does not exist\n",
      "# startgroup\n",
      "# apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_dma_0/S_AXI_LITE} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_dma_0/S_AXI_LITE]\n",
      "INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI\n",
      "Slave segment '/axi_dma_0/S_AXI_LITE/Reg' is being assigned into address space '/processing_system7_0/Data' at <0x4040_0000 [ 64K ]>.\n",
      "# apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/axi_dma_0/M_AXI_MM2S} Slave {/processing_system7_0/S_AXI_HP0} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins processing_system7_0/S_AXI_HP0]\n",
      "Slave segment '/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM' is being assigned into address space '/axi_dma_0/Data_MM2S' at <0x0000_0000 [ 512M ]>.\n",
      "# endgroup\n",
      "# apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/axi_dma_0/M_AXI_S2MM} Slave {/processing_system7_0/S_AXI_HP0} ddr_seg {Auto} intc_ip {/axi_mem_intercon} master_apm {0}}  [get_bd_intf_pins axi_dma_0/M_AXI_S2MM]\n",
      "Slave segment '/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM' is being assigned into address space '/axi_dma_0/Data_S2MM' at <0x0000_0000 [ 512M ]>.\n",
      "# startgroup\n",
      "# create_bd_cell -type ip -vlnv xilinx.com:hls:${project_name}_axi:1.0 ${project_name}_axi_0\n",
      "# endgroup\n",
      "# connect_bd_intf_net [get_bd_intf_pins axi_dma_0/M_AXIS_MM2S] [get_bd_intf_pins ${project_name}_axi_0/in_r]\n",
      "# connect_bd_intf_net [get_bd_intf_pins ${project_name}_axi_0/out_r] [get_bd_intf_pins axi_dma_0/S_AXIS_S2MM]\n",
      "# apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins ${project_name}_axi_0/ap_clk]\n",
      "# group_bd_cells hier_0 [get_bd_cells axi_dma_0] [get_bd_cells ${project_name}_axi_0]\n",
      "# make_wrapper -files [get_files ./${project_name}_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/design_1.bd] -top\n",
      "WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored\n",
      "WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_S_AXI_HP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored\n",
      "Wrote  : </home/webphy/Desktop/dnn_processor/hls4ml/deploy/one_layer_model/hls4ml_prj/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/design_1.bd> \n",
      "WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.\n",
      "WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.\n",
      "WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(1) - Only lower order bits will be connected.\n",
      "WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(1) - Only lower order bits will be connected.\n",
      "WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(1) - Only lower order bits will be connected.\n",
      "VHDL Output written to : /home/webphy/Desktop/dnn_processor/hls4ml/deploy/one_layer_model/hls4ml_prj/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/synth/design_1.v\n",
      "WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.\n",
      "WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.\n",
      "WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(1) - Only lower order bits will be connected.\n",
      "WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(1) - Only lower order bits will be connected.\n",
      "WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(1) - Only lower order bits will be connected.\n",
      "VHDL Output written to : /home/webphy/Desktop/dnn_processor/hls4ml/deploy/one_layer_model/hls4ml_prj/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/sim/design_1.v\n",
      "VHDL Output written to : /home/webphy/Desktop/dnn_processor/hls4ml/deploy/one_layer_model/hls4ml_prj/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v\n",
      "# add_files -norecurse ./${project_name}_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v\n",
      "# reset_run impl_1\n",
      "# reset_run synth_1\n",
      "# launch_runs impl_1 -to_step write_bitstream -jobs 6\n",
      "INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.\n",
      "WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.\n",
      "WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.\n",
      "WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(1) - Only lower order bits will be connected.\n",
      "WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(1) - Only lower order bits will be connected.\n",
      "WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(1) - Only lower order bits will be connected.\n",
      "VHDL Output written to : /home/webphy/Desktop/dnn_processor/hls4ml/deploy/one_layer_model/hls4ml_prj/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/synth/design_1.v\n",
      "WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.\n",
      "WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.\n",
      "WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(1) - Only lower order bits will be connected.\n",
      "WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(1) - Only lower order bits will be connected.\n",
      "WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(1) - Only lower order bits will be connected.\n",
      "VHDL Output written to : /home/webphy/Desktop/dnn_processor/hls4ml/deploy/one_layer_model/hls4ml_prj/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/sim/design_1.v\n",
      "VHDL Output written to : /home/webphy/Desktop/dnn_processor/hls4ml/deploy/one_layer_model/hls4ml_prj/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v\n",
      "WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_GP0'. A default connection has been created.\n",
      "WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI_HP0'. A default connection has been created.\n",
      "INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .\n",
      "WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/webphy/Desktop/dnn_processor/hls4ml/deploy/one_layer_model/hls4ml_prj/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'\n",
      "INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .\n",
      "INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .\n",
      "INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .\n",
      "WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/webphy/Desktop/dnn_processor/hls4ml/deploy/one_layer_model/hls4ml_prj/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_ooc.xdc'\n",
      "WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.\n",
      "WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.\n",
      "INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_us .\n",
      "WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/webphy/Desktop/dnn_processor/hls4ml/deploy/one_layer_model/hls4ml_prj/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_ooc.xdc'\n",
      "WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.\n",
      "WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.\n",
      "INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s01_couplers/auto_us .\n",
      "WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/webphy/Desktop/dnn_processor/hls4ml/deploy/one_layer_model/hls4ml_prj/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc'\n",
      "INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_pc .\n",
      "INFO: [BD 41-1029] Generation completed for the IP Integrator block hier_0/axi_dma_0 .\n",
      "WARNING: [IP_Flow 19-519] IP 'design_1_myproject_axi_0_0' detected a language mismatch between 'VHDL Simulation Wrapper' and 'Verilog Simulation' output products. Please check with the IP provider to see if this is expected.\n",
      "INFO: [BD 41-1029] Generation completed for the IP Integrator block hier_0/myproject_axi_0 .\n",
      "Exporting to file /home/webphy/Desktop/dnn_processor/hls4ml/deploy/one_layer_model/hls4ml_prj/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh\n",
      "Generated Block Design Tcl file /home/webphy/Desktop/dnn_processor/hls4ml/deploy/one_layer_model/hls4ml_prj/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl\n",
      "Generated Hardware Definition File /home/webphy/Desktop/dnn_processor/hls4ml/deploy/one_layer_model/hls4ml_prj/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/synth/design_1.hwdef\n",
      "[Wed Feb  7 21:14:43 2024] Launched design_1_myproject_axi_0_0_synth_1, design_1_axi_dma_0_0_synth_1, design_1_auto_pc_1_synth_1, design_1_auto_pc_0_synth_1, design_1_processing_system7_0_0_synth_1, design_1_rst_ps7_0_100M_0_synth_1, design_1_auto_us_0_synth_1, design_1_xbar_0_synth_1, design_1_auto_us_1_synth_1, synth_1...\n",
      "Run output will be captured here:\n",
      "design_1_myproject_axi_0_0_synth_1: /home/webphy/Desktop/dnn_processor/hls4ml/deploy/one_layer_model/hls4ml_prj/myproject_vivado_accelerator/project_1.runs/design_1_myproject_axi_0_0_synth_1/runme.log\n",
      "design_1_axi_dma_0_0_synth_1: /home/webphy/Desktop/dnn_processor/hls4ml/deploy/one_layer_model/hls4ml_prj/myproject_vivado_accelerator/project_1.runs/design_1_axi_dma_0_0_synth_1/runme.log\n",
      "design_1_auto_pc_1_synth_1: /home/webphy/Desktop/dnn_processor/hls4ml/deploy/one_layer_model/hls4ml_prj/myproject_vivado_accelerator/project_1.runs/design_1_auto_pc_1_synth_1/runme.log\n",
      "design_1_auto_pc_0_synth_1: /home/webphy/Desktop/dnn_processor/hls4ml/deploy/one_layer_model/hls4ml_prj/myproject_vivado_accelerator/project_1.runs/design_1_auto_pc_0_synth_1/runme.log\n",
      "design_1_processing_system7_0_0_synth_1: /home/webphy/Desktop/dnn_processor/hls4ml/deploy/one_layer_model/hls4ml_prj/myproject_vivado_accelerator/project_1.runs/design_1_processing_system7_0_0_synth_1/runme.log\n",
      "design_1_rst_ps7_0_100M_0_synth_1: /home/webphy/Desktop/dnn_processor/hls4ml/deploy/one_layer_model/hls4ml_prj/myproject_vivado_accelerator/project_1.runs/design_1_rst_ps7_0_100M_0_synth_1/runme.log\n",
      "design_1_auto_us_0_synth_1: /home/webphy/Desktop/dnn_processor/hls4ml/deploy/one_layer_model/hls4ml_prj/myproject_vivado_accelerator/project_1.runs/design_1_auto_us_0_synth_1/runme.log\n",
      "design_1_xbar_0_synth_1: /home/webphy/Desktop/dnn_processor/hls4ml/deploy/one_layer_model/hls4ml_prj/myproject_vivado_accelerator/project_1.runs/design_1_xbar_0_synth_1/runme.log\n",
      "design_1_auto_us_1_synth_1: /home/webphy/Desktop/dnn_processor/hls4ml/deploy/one_layer_model/hls4ml_prj/myproject_vivado_accelerator/project_1.runs/design_1_auto_us_1_synth_1/runme.log\n",
      "synth_1: /home/webphy/Desktop/dnn_processor/hls4ml/deploy/one_layer_model/hls4ml_prj/myproject_vivado_accelerator/project_1.runs/synth_1/runme.log\n",
      "[Wed Feb  7 21:14:43 2024] Launched impl_1...\n",
      "Run output will be captured here: /home/webphy/Desktop/dnn_processor/hls4ml/deploy/one_layer_model/hls4ml_prj/myproject_vivado_accelerator/project_1.runs/impl_1/runme.log\n",
      "launch_runs: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2433.863 ; gain = 214.105 ; free physical = 4304 ; free virtual = 38662\n",
      "# wait_on_run -timeout 360 impl_1\n",
      "[Wed Feb  7 21:14:43 2024] Waiting for impl_1 to finish (timeout in 360 minutes)...\n",
      "\n",
      "*** Running vivado\n",
      "    with args -log design_1_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace\n",
      "\n",
      "\n",
      "****** Vivado v2020.1 (64-bit)\n",
      "  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020\n",
      "  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020\n",
      "    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source design_1_wrapper.tcl -notrace\n",
      "INFO: [IP_Flow 19-234] Refreshing IP repositories\n",
      "INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/webphy/Desktop/dnn_processor/hls4ml/deploy/one_layer_model/hls4ml_prj/myproject_prj'.\n",
      "INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2020.1/data/ip'.\n",
      "Command: link_design -top design_1_wrapper -part xc7z020clg400-1\n",
      "Design is defaulting to srcset: sources_1\n",
      "Design is defaulting to constrset: constrs_1\n",
      "INFO: [Device 21-403] Loading part xc7z020clg400-1\n",
      "INFO: [Project 1-454] Reading design checkpoint '/home/webphy/Desktop/dnn_processor/hls4ml/deploy/one_layer_model/hls4ml_prj/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp' for cell 'design_1_i/processing_system7_0'\n",
      "INFO: [Project 1-454] Reading design checkpoint '/home/webphy/Desktop/dnn_processor/hls4ml/deploy/one_layer_model/hls4ml_prj/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.dcp' for cell 'design_1_i/rst_ps7_0_100M'\n",
      "INFO: [Project 1-454] Reading design checkpoint '/home/webphy/Desktop/dnn_processor/hls4ml/deploy/one_layer_model/hls4ml_prj/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0.dcp' for cell 'design_1_i/axi_mem_intercon/xbar'\n",
      "INFO: [Project 1-454] Reading design checkpoint '/home/webphy/Desktop/dnn_processor/hls4ml/deploy/one_layer_model/hls4ml_prj/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1.dcp' for cell 'design_1_i/axi_mem_intercon/m00_couplers/auto_pc'\n",
      "INFO: [Project 1-454] Reading design checkpoint '/home/webphy/Desktop/dnn_processor/hls4ml/deploy/one_layer_model/hls4ml_prj/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0.dcp' for cell 'design_1_i/axi_mem_intercon/s00_couplers/auto_us'\n",
      "INFO: [Project 1-454] Reading design checkpoint '/home/webphy/Desktop/dnn_processor/hls4ml/deploy/one_layer_model/hls4ml_prj/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1.dcp' for cell 'design_1_i/axi_mem_intercon/s01_couplers/auto_us'\n",
      "INFO: [Project 1-454] Reading design checkpoint '/home/webphy/Desktop/dnn_processor/hls4ml/deploy/one_layer_model/hls4ml_prj/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.dcp' for cell 'design_1_i/hier_0/axi_dma_0'\n",
      "INFO: [Project 1-454] Reading design checkpoint '/home/webphy/Desktop/dnn_processor/hls4ml/deploy/one_layer_model/hls4ml_prj/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_myproject_axi_0_0/design_1_myproject_axi_0_0.dcp' for cell 'design_1_i/hier_0/myproject_axi_0'\n",
      "INFO: [Project 1-454] Reading design checkpoint '/home/webphy/Desktop/dnn_processor/hls4ml/deploy/one_layer_model/hls4ml_prj/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'\n",
      "Netlist sorting complete. Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2155.883 ; gain = 0.000 ; free physical = 7034 ; free virtual = 37812\n",
      "INFO: [Netlist 29-17] Analyzing 574 Unisim elements for replacement\n",
      "INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds\n",
      "INFO: [Project 1-479] Netlist was created with Vivado 2020.1\n",
      "INFO: [Project 1-570] Preparing netlist for logic optimization\n",
      "Parsing XDC File [/home/webphy/Desktop/dnn_processor/hls4ml/deploy/one_layer_model/hls4ml_prj/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'\n",
      "Finished Parsing XDC File [/home/webphy/Desktop/dnn_processor/hls4ml/deploy/one_layer_model/hls4ml_prj/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'\n",
      "Parsing XDC File [/home/webphy/Desktop/dnn_processor/hls4ml/deploy/one_layer_model/hls4ml_prj/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'\n",
      "Finished Parsing XDC File [/home/webphy/Desktop/dnn_processor/hls4ml/deploy/one_layer_model/hls4ml_prj/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'\n",
      "Parsing XDC File [/home/webphy/Desktop/dnn_processor/hls4ml/deploy/one_layer_model/hls4ml_prj/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'\n",
      "Finished Parsing XDC File [/home/webphy/Desktop/dnn_processor/hls4ml/deploy/one_layer_model/hls4ml_prj/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'\n",
      "Parsing XDC File [/home/webphy/Desktop/dnn_processor/hls4ml/deploy/one_layer_model/hls4ml_prj/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc] for cell 'design_1_i/hier_0/axi_dma_0/U0'\n",
      "WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/webphy/Desktop/dnn_processor/hls4ml/deploy/one_layer_model/hls4ml_prj/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc:52]\n",
      "WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/webphy/Desktop/dnn_processor/hls4ml/deploy/one_layer_model/hls4ml_prj/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc:56]\n",
      "WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [/home/webphy/Desktop/dnn_processor/hls4ml/deploy/one_layer_model/hls4ml_prj/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc:61]\n",
      "Finished Parsing XDC File [/home/webphy/Desktop/dnn_processor/hls4ml/deploy/one_layer_model/hls4ml_prj/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc] for cell 'design_1_i/hier_0/axi_dma_0/U0'\n",
      "Parsing XDC File [/home/webphy/Desktop/dnn_processor/hls4ml/deploy/one_layer_model/hls4ml_prj/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst'\n",
      "Finished Parsing XDC File [/home/webphy/Desktop/dnn_processor/hls4ml/deploy/one_layer_model/hls4ml_prj/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst'\n",
      "Parsing XDC File [/home/webphy/Desktop/dnn_processor/hls4ml/deploy/one_layer_model/hls4ml_prj/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst'\n",
      "Finished Parsing XDC File [/home/webphy/Desktop/dnn_processor/hls4ml/deploy/one_layer_model/hls4ml_prj/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst'\n",
      "Parsing XDC File [/home/webphy/Desktop/dnn_processor/hls4ml/deploy/one_layer_model/hls4ml_prj/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0_clocks.xdc] for cell 'design_1_i/hier_0/axi_dma_0/U0'\n",
      "Finished Parsing XDC File [/home/webphy/Desktop/dnn_processor/hls4ml/deploy/one_layer_model/hls4ml_prj/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0_clocks.xdc] for cell 'design_1_i/hier_0/axi_dma_0/U0'\n",
      "Sourcing Tcl File [/opt/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'\n",
      "Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'\n",
      "Sourcing Tcl File [/opt/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'\n",
      "Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'\n",
      "Sourcing Tcl File [/opt/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'\n",
      "Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'\n",
      "Sourcing Tcl File [/opt/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'\n",
      "Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'\n",
      "Sourcing Tcl File [/opt/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'\n",
      "Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'\n",
      "Sourcing Tcl File [/opt/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'\n",
      "Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'\n",
      "INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).\n",
      "Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2362.008 ; gain = 0.000 ; free physical = 6917 ; free virtual = 37705\n",
      "INFO: [Project 1-111] Unisim Transformation Summary:\n",
      "  A total of 6 instances were transformed.\n",
      "  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 5 instances\n",
      "  RAM32X1D => RAM32X1D (RAMD32(x2)): 1 instance \n",
      "\n",
      "19 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.\n",
      "link_design completed successfully\n",
      "link_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2362.008 ; gain = 206.125 ; free physical = 6917 ; free virtual = 37705\n",
      "Command: opt_design\n",
      "Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'\n",
      "INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'\n",
      "Running DRC as a precondition to command opt_design\n",
      "\n",
      "Starting DRC Task\n",
      "INFO: [DRC 23-27] Running DRC with 8 threads\n",
      "INFO: [Project 1-461] DRC finished with 0 Errors\n",
      "INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.\n",
      "\n",
      "Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.84 . Memory (MB): peak = 2362.008 ; gain = 0.000 ; free physical = 6903 ; free virtual = 37692\n",
      "\n",
      "Starting Cache Timing Information Task\n",
      "INFO: [Timing 38-35] Done setting XDC timing constraints.\n",
      "Ending Cache Timing Information Task | Checksum: 1a253eda8\n",
      "\n",
      "Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2683.824 ; gain = 321.816 ; free physical = 6514 ; free virtual = 37317\n",
      "\n",
      "Starting Logic Optimization Task\n",
      "\n",
      "Phase 1 Retarget\n",
      "INFO: [Opt 31-138] Pushed 2 inverter(s) to 12 load pin(s).\n",
      "INFO: [Opt 31-49] Retargeted 0 cell(s).\n",
      "Phase 1 Retarget | Checksum: 1bac85549\n",
      "\n",
      "Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2849.730 ; gain = 0.000 ; free physical = 6361 ; free virtual = 37164\n",
      "INFO: [Opt 31-389] Phase Retarget created 24 cells and removed 100 cells\n",
      "INFO: [Opt 31-1021] In phase Retarget, 24 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. \n",
      "\n",
      "Phase 2 Constant propagation\n",
      "INFO: [Opt 31-138] Pushed 2 inverter(s) to 9 load pin(s).\n",
      "Phase 2 Constant propagation | Checksum: 15f3d20e0\n",
      "\n",
      "Time (s): cpu = 00:00:00.61 ; elapsed = 00:00:00.37 . Memory (MB): peak = 2849.730 ; gain = 0.000 ; free physical = 6359 ; free virtual = 37163\n",
      "INFO: [Opt 31-389] Phase Constant propagation created 320 cells and removed 713 cells\n",
      "INFO: [Opt 31-1021] In phase Constant propagation, 24 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. \n",
      "\n",
      "Phase 3 Sweep\n",
      "Phase 3 Sweep | Checksum: 19b4ca3e7\n",
      "\n",
      "Time (s): cpu = 00:00:00.87 ; elapsed = 00:00:00.63 . Memory (MB): peak = 2849.730 ; gain = 0.000 ; free physical = 6359 ; free virtual = 37159\n",
      "INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 690 cells\n",
      "INFO: [Opt 31-1021] In phase Sweep, 96 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. \n",
      "\n",
      "Phase 4 BUFG optimization\n",
      "Phase 4 BUFG optimization | Checksum: 19b4ca3e7\n",
      "\n",
      "Time (s): cpu = 00:00:00.95 ; elapsed = 00:00:00.71 . Memory (MB): peak = 2849.730 ; gain = 0.000 ; free physical = 6359 ; free virtual = 37159\n",
      "INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.\n",
      "\n",
      "Phase 5 Shift Register Optimization\n",
      "INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs\n",
      "Phase 5 Shift Register Optimization | Checksum: 19b4ca3e7\n",
      "\n",
      "Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.78 . Memory (MB): peak = 2849.730 ; gain = 0.000 ; free physical = 6359 ; free virtual = 37159\n",
      "INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells\n",
      "\n",
      "Phase 6 Post Processing Netlist\n",
      "Phase 6 Post Processing Netlist | Checksum: 19b4ca3e7\n",
      "\n",
      "Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.83 . Memory (MB): peak = 2849.730 ; gain = 0.000 ; free physical = 6358 ; free virtual = 37159\n",
      "INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells\n",
      "INFO: [Opt 31-1021] In phase Post Processing Netlist, 33 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. \n",
      "Opt_design Change Summary\n",
      "=========================\n",
      "\n",
      "\n",
      "-------------------------------------------------------------------------------------------------------------------------\n",
      "|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |\n",
      "-------------------------------------------------------------------------------------------------------------------------\n",
      "|  Retarget                     |              24  |             100  |                                             24  |\n",
      "|  Constant propagation         |             320  |             713  |                                             24  |\n",
      "|  Sweep                        |               0  |             690  |                                             96  |\n",
      "|  BUFG optimization            |               0  |               0  |                                              0  |\n",
      "|  Shift Register Optimization  |               0  |               0  |                                              0  |\n",
      "|  Post Processing Netlist      |               0  |               0  |                                             33  |\n",
      "-------------------------------------------------------------------------------------------------------------------------\n",
      "\n",
      "\n",
      "\n",
      "Starting Connectivity Check Task\n",
      "\n",
      "Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2849.730 ; gain = 0.000 ; free physical = 6358 ; free virtual = 37159\n",
      "Ending Logic Optimization Task | Checksum: 1a5201d22\n",
      "\n",
      "Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.97 . Memory (MB): peak = 2849.730 ; gain = 0.000 ; free physical = 6358 ; free virtual = 37159\n",
      "\n",
      "Starting Power Optimization Task\n",
      "INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.\n",
      "INFO: [Timing 38-35] Done setting XDC timing constraints.\n",
      "Running Vector-less Activity Propagation...\n",
      "\n",
      "Finished Running Vector-less Activity Propagation\n",
      "INFO: [Pwropt 34-9] Applying IDT optimizations ...\n",
      "INFO: [Pwropt 34-10] Applying ODC optimizations ...\n",
      "\n",
      "\n",
      "Starting PowerOpt Patch Enables Task\n",
      "INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 75 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.\n",
      "INFO: [Pwropt 34-201] Structural ODC has moved 68 WE to EN ports\n",
      "Number of BRAM Ports augmented: 3 newly gated: 68 Total Ports: 150\n",
      "Ending PowerOpt Patch Enables Task | Checksum: 2007ce648\n",
      "\n",
      "Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3214.746 ; gain = 0.000 ; free physical = 6310 ; free virtual = 37117\n",
      "Ending Power Optimization Task | Checksum: 2007ce648\n",
      "\n",
      "Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3214.746 ; gain = 365.016 ; free physical = 6328 ; free virtual = 37135\n",
      "\n",
      "Starting Final Cleanup Task\n",
      "Ending Final Cleanup Task | Checksum: 2007ce648\n",
      "\n",
      "Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3214.746 ; gain = 0.000 ; free physical = 6328 ; free virtual = 37135\n",
      "\n",
      "Starting Netlist Obfuscation Task\n",
      "Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3214.746 ; gain = 0.000 ; free physical = 6328 ; free virtual = 37135\n",
      "Ending Netlist Obfuscation Task | Checksum: 1bce8af64\n",
      "\n",
      "Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3214.746 ; gain = 0.000 ; free physical = 6328 ; free virtual = 37135\n",
      "INFO: [Common 17-83] Releasing license: Implementation\n",
      "45 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.\n",
      "opt_design completed successfully\n",
      "opt_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 3214.746 ; gain = 852.738 ; free physical = 6328 ; free virtual = 37135\n",
      "INFO: [Timing 38-480] Writing timing data to binary archive.\n",
      "Writing placer database...\n",
      "Writing XDEF routing.\n",
      "Writing XDEF routing logical nets.\n",
      "Writing XDEF routing special nets.\n",
      "Write XDEF Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3214.746 ; gain = 0.000 ; free physical = 6327 ; free virtual = 37137\n",
      "INFO: [Common 17-1381] The checkpoint '/home/webphy/Desktop/dnn_processor/hls4ml/deploy/one_layer_model/hls4ml_prj/myproject_vivado_accelerator/project_1.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.\n",
      "INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx\n",
      "Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx\n",
      "INFO: [IP_Flow 19-1839] IP Catalog is up to date.\n",
      "INFO: [DRC 23-27] Running DRC with 8 threads\n",
      "INFO: [Coretcl 2-168] The results of DRC are in file /home/webphy/Desktop/dnn_processor/hls4ml/deploy/one_layer_model/hls4ml_prj/myproject_vivado_accelerator/project_1.runs/impl_1/design_1_wrapper_drc_opted.rpt.\n",
      "report_drc completed successfully\n",
      "Command: place_design\n",
      "Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'\n",
      "INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'\n",
      "INFO: [DRC 23-27] Running DRC with 8 threads\n",
      "INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors\n",
      "INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.\n",
      "Running DRC as a precondition to command place_design\n",
      "INFO: [DRC 23-27] Running DRC with 8 threads\n",
      "INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors\n",
      "INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.\n",
      "\n",
      "Starting Placer Task\n",
      "INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs\n",
      "\n",
      "Phase 1 Placer Initialization\n",
      "\n",
      "Phase 1.1 Placer Initialization Netlist Sorting\n",
      "Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3214.746 ; gain = 0.000 ; free physical = 6321 ; free virtual = 37132\n",
      "Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 11a4fe5f2\n",
      "\n",
      "Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3214.746 ; gain = 0.000 ; free physical = 6321 ; free virtual = 37132\n",
      "Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3214.746 ; gain = 0.000 ; free physical = 6321 ; free virtual = 37132\n",
      "\n",
      "Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device\n",
      "INFO: [Timing 38-35] Done setting XDC timing constraints.\n",
      "Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: d73fcc08\n",
      "\n",
      "Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.53 . Memory (MB): peak = 3214.746 ; gain = 0.000 ; free physical = 6302 ; free virtual = 37113\n",
      "\n",
      "Phase 1.3 Build Placer Netlist Model\n",
      "Phase 1.3 Build Placer Netlist Model | Checksum: 909e3cd9\n",
      "\n",
      "Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3214.746 ; gain = 0.000 ; free physical = 6296 ; free virtual = 37108\n",
      "\n",
      "Phase 1.4 Constrain Clocks/Macros\n",
      "Phase 1.4 Constrain Clocks/Macros | Checksum: 909e3cd9\n",
      "\n",
      "Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3214.746 ; gain = 0.000 ; free physical = 6296 ; free virtual = 37108\n",
      "Phase 1 Placer Initialization | Checksum: 909e3cd9\n",
      "\n",
      "Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3214.746 ; gain = 0.000 ; free physical = 6296 ; free virtual = 37108\n",
      "\n",
      "Phase 2 Global Placement\n",
      "\n",
      "Phase 2.1 Floorplanning\n",
      "Phase 2.1 Floorplanning | Checksum: 71784e9e\n",
      "\n",
      "Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3214.746 ; gain = 0.000 ; free physical = 6249 ; free virtual = 37062\n",
      "\n",
      "Phase 2.2 Global Placement Core\n",
      "\n",
      "Phase 2.2.1 Physical Synthesis In Placer\n",
      "INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 558 LUT instances to create LUTNM shape\n",
      "INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0\n",
      "INFO: [Physopt 32-775] End 1 Pass. Optimized 208 nets or cells. Created 0 new cell, deleted 208 existing cells and moved 0 existing cell\n",
      "INFO: [Physopt 32-65] No nets found for high-fanout optimization.\n",
      "INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.\n",
      "INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell\n",
      "INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.\n",
      "INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell\n",
      "INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization\n",
      "INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell\n",
      "INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design\n",
      "INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell\n",
      "INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design\n",
      "INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell\n",
      "INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design\n",
      "INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell\n",
      "INFO: [Physopt 32-949] No candidate nets found for HD net replication\n",
      "INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell\n",
      "Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3214.746 ; gain = 0.000 ; free physical = 6238 ; free virtual = 37054\n",
      "\n",
      "Summary of Physical Synthesis Optimizations\n",
      "============================================\n",
      "\n",
      "\n",
      "-----------------------------------------------------------------------------------------------------------------------------------------------------------\n",
      "|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |\n",
      "-----------------------------------------------------------------------------------------------------------------------------------------------------------\n",
      "|  LUT Combining                                    |            0  |            208  |                   208  |           0  |           1  |  00:00:00  |\n",
      "|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |\n",
      "|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |\n",
      "|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |\n",
      "|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |\n",
      "|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |\n",
      "|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |\n",
      "|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |\n",
      "|  Total                                            |            0  |            208  |                   208  |           0  |           8  |  00:00:00  |\n",
      "-----------------------------------------------------------------------------------------------------------------------------------------------------------\n",
      "\n",
      "\n",
      "Phase 2.2.1 Physical Synthesis In Placer | Checksum: 10b8761fb\n",
      "\n",
      "Time (s): cpu = 00:00:18 ; elapsed = 00:00:05 . Memory (MB): peak = 3214.746 ; gain = 0.000 ; free physical = 6238 ; free virtual = 37054\n",
      "Phase 2.2 Global Placement Core | Checksum: 1b03d92dc\n",
      "\n",
      "Time (s): cpu = 00:00:19 ; elapsed = 00:00:05 . Memory (MB): peak = 3214.746 ; gain = 0.000 ; free physical = 6235 ; free virtual = 37051\n",
      "Phase 2 Global Placement | Checksum: 1b03d92dc\n",
      "\n",
      "Time (s): cpu = 00:00:19 ; elapsed = 00:00:05 . Memory (MB): peak = 3214.746 ; gain = 0.000 ; free physical = 6237 ; free virtual = 37053\n",
      "\n",
      "Phase 3 Detail Placement\n",
      "\n",
      "Phase 3.1 Commit Multi Column Macros\n",
      "Phase 3.1 Commit Multi Column Macros | Checksum: 1bb607745\n",
      "\n",
      "Time (s): cpu = 00:00:19 ; elapsed = 00:00:05 . Memory (MB): peak = 3214.746 ; gain = 0.000 ; free physical = 6237 ; free virtual = 37053\n",
      "\n",
      "Phase 3.2 Commit Most Macros & LUTRAMs\n",
      "Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1223dc905\n",
      "\n",
      "Time (s): cpu = 00:00:20 ; elapsed = 00:00:06 . Memory (MB): peak = 3214.746 ; gain = 0.000 ; free physical = 6235 ; free virtual = 37052\n",
      "\n",
      "Phase 3.3 Area Swap Optimization\n",
      "Phase 3.3 Area Swap Optimization | Checksum: 170fbe17f\n",
      "\n",
      "Time (s): cpu = 00:00:20 ; elapsed = 00:00:06 . Memory (MB): peak = 3214.746 ; gain = 0.000 ; free physical = 6235 ; free virtual = 37052\n",
      "\n",
      "Phase 3.4 Pipeline Register Optimization\n",
      "Phase 3.4 Pipeline Register Optimization | Checksum: 1997665c3\n",
      "\n",
      "Time (s): cpu = 00:00:20 ; elapsed = 00:00:06 . Memory (MB): peak = 3214.746 ; gain = 0.000 ; free physical = 6235 ; free virtual = 37052\n",
      "\n",
      "Phase 3.5 Fast Optimization\n",
      "Phase 3.5 Fast Optimization | Checksum: 1c3bd846c\n",
      "\n",
      "Time (s): cpu = 00:00:21 ; elapsed = 00:00:06 . Memory (MB): peak = 3214.746 ; gain = 0.000 ; free physical = 6233 ; free virtual = 37050\n",
      "\n",
      "Phase 3.6 Small Shape Detail Placement\n",
      "Phase 3.6 Small Shape Detail Placement | Checksum: 1562350a4\n",
      "\n",
      "Time (s): cpu = 00:00:23 ; elapsed = 00:00:07 . Memory (MB): peak = 3214.746 ; gain = 0.000 ; free physical = 6220 ; free virtual = 37040\n",
      "\n",
      "Phase 3.7 Re-assign LUT pins\n",
      "Phase 3.7 Re-assign LUT pins | Checksum: 1879ae4dc\n",
      "\n",
      "Time (s): cpu = 00:00:23 ; elapsed = 00:00:07 . Memory (MB): peak = 3214.746 ; gain = 0.000 ; free physical = 6220 ; free virtual = 37040\n",
      "\n",
      "Phase 3.8 Pipeline Register Optimization\n",
      "Phase 3.8 Pipeline Register Optimization | Checksum: d5cbeea6\n",
      "\n",
      "Time (s): cpu = 00:00:23 ; elapsed = 00:00:07 . Memory (MB): peak = 3214.746 ; gain = 0.000 ; free physical = 6220 ; free virtual = 37040\n",
      "\n",
      "Phase 3.9 Fast Optimization\n",
      "Phase 3.9 Fast Optimization | Checksum: 7698bc6f\n",
      "\n",
      "Time (s): cpu = 00:00:24 ; elapsed = 00:00:08 . Memory (MB): peak = 3214.746 ; gain = 0.000 ; free physical = 6224 ; free virtual = 37044\n",
      "Phase 3 Detail Placement | Checksum: 7698bc6f\n",
      "\n",
      "Time (s): cpu = 00:00:24 ; elapsed = 00:00:08 . Memory (MB): peak = 3214.746 ; gain = 0.000 ; free physical = 6223 ; free virtual = 37044\n",
      "\n",
      "Phase 4 Post Placement Optimization and Clean-Up\n",
      "\n",
      "Phase 4.1 Post Commit Optimization\n",
      "INFO: [Timing 38-35] Done setting XDC timing constraints.\n",
      "\n",
      "Phase 4.1.1 Post Placement Optimization\n",
      "Post Placement Optimization Initialization | Checksum: 17fe7334a\n",
      "\n",
      "Phase 4.1.1.1 BUFG Insertion\n",
      "\n",
      "Starting Physical Synthesis Task\n",
      "\n",
      "Phase 1 Physical Synthesis Initialization\n",
      "INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs\n",
      "INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.915 | TNS=-38.401 |\n",
      "Phase 1 Physical Synthesis Initialization | Checksum: 21f674686\n",
      "\n",
      "Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3214.746 ; gain = 0.000 ; free physical = 6216 ; free virtual = 37034\n",
      "INFO: [Place 46-33] Processed net design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_32_16_5_3_0_4u_config3_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_4u_config3_s_fu_193/grp_dense_resource_ap_ufixed_ap_fixed_32_16_5_3_0_config3_mult_s_fu_211/ap_rst_n_0, BUFG insertion was skipped due to placement/routing conflicts.\n",
      "INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.\n",
      "Ending Physical Synthesis Task | Checksum: 154152807\n",
      "\n",
      "Time (s): cpu = 00:00:00.52 ; elapsed = 00:00:00.16 . Memory (MB): peak = 3214.746 ; gain = 0.000 ; free physical = 6215 ; free virtual = 37034\n",
      "Phase 4.1.1.1 BUFG Insertion | Checksum: 17fe7334a\n",
      "\n",
      "Time (s): cpu = 00:00:27 ; elapsed = 00:00:09 . Memory (MB): peak = 3214.746 ; gain = 0.000 ; free physical = 6215 ; free virtual = 37034\n",
      "INFO: [Place 30-746] Post Placement Timing Summary WNS=0.526. For the most accurate timing information please run report_timing.\n",
      "Phase 4.1.1 Post Placement Optimization | Checksum: 1e42e19bb\n",
      "\n",
      "Time (s): cpu = 00:00:27 ; elapsed = 00:00:09 . Memory (MB): peak = 3214.746 ; gain = 0.000 ; free physical = 6215 ; free virtual = 37033\n",
      "Phase 4.1 Post Commit Optimization | Checksum: 1e42e19bb\n",
      "\n",
      "Time (s): cpu = 00:00:27 ; elapsed = 00:00:09 . Memory (MB): peak = 3214.746 ; gain = 0.000 ; free physical = 6215 ; free virtual = 37033\n",
      "\n",
      "Phase 4.2 Post Placement Cleanup\n",
      "Phase 4.2 Post Placement Cleanup | Checksum: 1e42e19bb\n",
      "\n",
      "Time (s): cpu = 00:00:27 ; elapsed = 00:00:09 . Memory (MB): peak = 3214.746 ; gain = 0.000 ; free physical = 6213 ; free virtual = 37032\n",
      "\n",
      "Phase 4.3 Placer Reporting\n",
      "Phase 4.3 Placer Reporting | Checksum: 1e42e19bb\n",
      "\n",
      "Time (s): cpu = 00:00:28 ; elapsed = 00:00:09 . Memory (MB): peak = 3214.746 ; gain = 0.000 ; free physical = 6212 ; free virtual = 37032\n",
      "\n",
      "Phase 4.4 Final Placement Cleanup\n",
      "Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3214.746 ; gain = 0.000 ; free physical = 6212 ; free virtual = 37032\n",
      "Phase 4.4 Final Placement Cleanup | Checksum: 1638fe7cf\n",
      "\n",
      "Time (s): cpu = 00:00:28 ; elapsed = 00:00:09 . Memory (MB): peak = 3214.746 ; gain = 0.000 ; free physical = 6212 ; free virtual = 37032\n",
      "Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1638fe7cf\n",
      "\n",
      "Time (s): cpu = 00:00:28 ; elapsed = 00:00:09 . Memory (MB): peak = 3214.746 ; gain = 0.000 ; free physical = 6212 ; free virtual = 37032\n",
      "Ending Placer Task | Checksum: 7592735d\n",
      "\n",
      "Time (s): cpu = 00:00:28 ; elapsed = 00:00:09 . Memory (MB): peak = 3214.746 ; gain = 0.000 ; free physical = 6212 ; free virtual = 37032\n",
      "INFO: [Common 17-83] Releasing license: Implementation\n",
      "85 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.\n",
      "place_design completed successfully\n",
      "place_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:10 . Memory (MB): peak = 3214.746 ; gain = 0.000 ; free physical = 6230 ; free virtual = 37049\n",
      "INFO: [Timing 38-480] Writing timing data to binary archive.\n",
      "Writing placer database...\n",
      "Writing XDEF routing.\n",
      "Writing XDEF routing logical nets.\n",
      "Writing XDEF routing special nets.\n",
      "Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.33 . Memory (MB): peak = 3214.746 ; gain = 0.000 ; free physical = 6192 ; free virtual = 37034\n",
      "INFO: [Common 17-1381] The checkpoint '/home/webphy/Desktop/dnn_processor/hls4ml/deploy/one_layer_model/hls4ml_prj/myproject_vivado_accelerator/project_1.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.\n",
      "INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt\n",
      "report_io: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3214.746 ; gain = 0.000 ; free physical = 6208 ; free virtual = 37034\n",
      "INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb\n",
      "INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt\n",
      "report_control_sets: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3214.746 ; gain = 0.000 ; free physical = 6217 ; free virtual = 37043\n",
      "Command: phys_opt_design\n",
      "Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'\n",
      "INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'\n",
      "INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.\n",
      "INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.\n",
      "INFO: [Common 17-83] Releasing license: Implementation\n",
      "94 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.\n",
      "phys_opt_design completed successfully\n",
      "INFO: [Timing 38-480] Writing timing data to binary archive.\n",
      "Writing placer database...\n",
      "Writing XDEF routing.\n",
      "Writing XDEF routing logical nets.\n",
      "Writing XDEF routing special nets.\n",
      "Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.34 . Memory (MB): peak = 3214.746 ; gain = 0.000 ; free physical = 6133 ; free virtual = 36988\n",
      "INFO: [Common 17-1381] The checkpoint '/home/webphy/Desktop/dnn_processor/hls4ml/deploy/one_layer_model/hls4ml_prj/myproject_vivado_accelerator/project_1.runs/impl_1/design_1_wrapper_physopt.dcp' has been generated.\n",
      "Command: route_design\n",
      "Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'\n",
      "INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'\n",
      "Running DRC as a precondition to command route_design\n",
      "INFO: [DRC 23-27] Running DRC with 8 threads\n",
      "INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors\n",
      "INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.\n",
      "\n",
      "\n",
      "Starting Routing Task\n",
      "INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs\n",
      "Checksum: PlaceDB: 47ccfcea ConstDB: 0 ShapeSum: 2dc57673 RouteDB: 0\n",
      "\n",
      "Phase 1 Build RT Design\n",
      "Phase 1 Build RT Design | Checksum: 71c65f48\n",
      "\n",
      "Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 3214.746 ; gain = 0.000 ; free physical = 6036 ; free virtual = 36876\n",
      "Post Restoration Checksum: NetGraph: 56448647 NumContArr: 1b81d901 Constraints: 0 Timing: 0\n",
      "\n",
      "Phase 2 Router Initialization\n",
      "\n",
      "Phase 2.1 Create Timer\n",
      "Phase 2.1 Create Timer | Checksum: 71c65f48\n",
      "\n",
      "Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 3214.746 ; gain = 0.000 ; free physical = 6039 ; free virtual = 36879\n",
      "\n",
      "Phase 2.2 Fix Topology Constraints\n",
      "Phase 2.2 Fix Topology Constraints | Checksum: 71c65f48\n",
      "\n",
      "Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 3214.746 ; gain = 0.000 ; free physical = 6005 ; free virtual = 36846\n",
      "\n",
      "Phase 2.3 Pre Route Cleanup\n",
      "Phase 2.3 Pre Route Cleanup | Checksum: 71c65f48\n",
      "\n",
      "Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 3214.746 ; gain = 0.000 ; free physical = 6005 ; free virtual = 36846\n",
      " Number of Nodes with overlaps = 0\n",
      "\n",
      "Phase 2.4 Update Timing\n",
      "Phase 2.4 Update Timing | Checksum: adb12f16\n",
      "\n",
      "Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 3214.746 ; gain = 0.000 ; free physical = 5993 ; free virtual = 36835\n",
      "INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.837  | TNS=0.000  | WHS=-0.272 | THS=-209.336|\n",
      "\n",
      "Phase 2 Router Initialization | Checksum: f63e5ddf\n",
      "\n",
      "Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 3214.746 ; gain = 0.000 ; free physical = 5991 ; free virtual = 36833\n",
      "\n",
      "Router Utilization Summary\n",
      "  Global Vertical Routing Utilization    = 0 %\n",
      "  Global Horizontal Routing Utilization  = 0 %\n",
      "  Routable Net Status*\n",
      "  *Does not include unroutable nets such as driverless and loadless.\n",
      "  Run report_route_status for detailed report.\n",
      "  Number of Failed Nets               = 12021\n",
      "    (Failed Nets is the sum of unrouted and partially routed nets)\n",
      "  Number of Unrouted Nets             = 12021\n",
      "  Number of Partially Routed Nets     = 0\n",
      "  Number of Node Overlaps             = 0\n",
      "\n",
      "\n",
      "Phase 3 Initial Routing\n",
      "Phase 3 Initial Routing | Checksum: 1b04d8b0a\n",
      "\n",
      "Time (s): cpu = 00:00:25 ; elapsed = 00:00:11 . Memory (MB): peak = 3308.070 ; gain = 93.324 ; free physical = 5982 ; free virtual = 36823\n",
      "\n",
      "Phase 4 Rip-up And Reroute\n",
      "\n",
      "Phase 4.1 Global Iteration 0\n",
      " Number of Nodes with overlaps = 1070\n",
      " Number of Nodes with overlaps = 96\n",
      " Number of Nodes with overlaps = 19\n",
      " Number of Nodes with overlaps = 6\n",
      " Number of Nodes with overlaps = 4\n",
      " Number of Nodes with overlaps = 3\n",
      " Number of Nodes with overlaps = 2\n",
      " Number of Nodes with overlaps = 1\n",
      " Number of Nodes with overlaps = 0\n",
      "INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.969  | TNS=0.000  | WHS=N/A    | THS=N/A    |\n",
      "\n",
      "Phase 4.1 Global Iteration 0 | Checksum: 133b943af\n",
      "\n",
      "Time (s): cpu = 00:00:34 ; elapsed = 00:00:15 . Memory (MB): peak = 3308.070 ; gain = 93.324 ; free physical = 5983 ; free virtual = 36824\n",
      "\n",
      "Phase 4.2 Global Iteration 1\n",
      " Number of Nodes with overlaps = 5\n",
      " Number of Nodes with overlaps = 1\n",
      " Number of Nodes with overlaps = 0\n",
      "INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.951  | TNS=0.000  | WHS=N/A    | THS=N/A    |\n",
      "\n",
      "Phase 4.2 Global Iteration 1 | Checksum: 150f18ccd\n",
      "\n",
      "Time (s): cpu = 00:00:34 ; elapsed = 00:00:16 . Memory (MB): peak = 3308.070 ; gain = 93.324 ; free physical = 5979 ; free virtual = 36821\n",
      "Phase 4 Rip-up And Reroute | Checksum: 150f18ccd\n",
      "\n",
      "Time (s): cpu = 00:00:34 ; elapsed = 00:00:16 . Memory (MB): peak = 3308.070 ; gain = 93.324 ; free physical = 5979 ; free virtual = 36821\n",
      "\n",
      "Phase 5 Delay and Skew Optimization\n",
      "\n",
      "Phase 5.1 Delay CleanUp\n",
      "Phase 5.1 Delay CleanUp | Checksum: 150f18ccd\n",
      "\n",
      "Time (s): cpu = 00:00:34 ; elapsed = 00:00:16 . Memory (MB): peak = 3308.070 ; gain = 93.324 ; free physical = 5979 ; free virtual = 36821\n",
      "\n",
      "Phase 5.2 Clock Skew Optimization\n",
      "Phase 5.2 Clock Skew Optimization | Checksum: 150f18ccd\n",
      "\n",
      "Time (s): cpu = 00:00:35 ; elapsed = 00:00:16 . Memory (MB): peak = 3308.070 ; gain = 93.324 ; free physical = 5979 ; free virtual = 36821\n",
      "Phase 5 Delay and Skew Optimization | Checksum: 150f18ccd\n",
      "\n",
      "Time (s): cpu = 00:00:35 ; elapsed = 00:00:16 . Memory (MB): peak = 3308.070 ; gain = 93.324 ; free physical = 5979 ; free virtual = 36821\n",
      "\n",
      "Phase 6 Post Hold Fix\n",
      "\n",
      "Phase 6.1 Hold Fix Iter\n",
      "\n",
      "Phase 6.1.1 Update Timing\n",
      "Phase 6.1.1 Update Timing | Checksum: 171d4e5c2\n",
      "\n",
      "Time (s): cpu = 00:00:35 ; elapsed = 00:00:16 . Memory (MB): peak = 3308.070 ; gain = 93.324 ; free physical = 5979 ; free virtual = 36821\n",
      "INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.964  | TNS=0.000  | WHS=0.022  | THS=0.000  |\n",
      "\n",
      "Phase 6.1 Hold Fix Iter | Checksum: c5393dbc\n",
      "\n",
      "Time (s): cpu = 00:00:35 ; elapsed = 00:00:16 . Memory (MB): peak = 3308.070 ; gain = 93.324 ; free physical = 5979 ; free virtual = 36821\n",
      "Phase 6 Post Hold Fix | Checksum: c5393dbc\n",
      "\n",
      "Time (s): cpu = 00:00:35 ; elapsed = 00:00:16 . Memory (MB): peak = 3308.070 ; gain = 93.324 ; free physical = 5979 ; free virtual = 36821\n",
      "\n",
      "Phase 7 Route finalize\n",
      "\n",
      "Router Utilization Summary\n",
      "  Global Vertical Routing Utilization    = 2.54494 %\n",
      "  Global Horizontal Routing Utilization  = 3.5857 %\n",
      "  Routable Net Status*\n",
      "  *Does not include unroutable nets such as driverless and loadless.\n",
      "  Run report_route_status for detailed report.\n",
      "  Number of Failed Nets               = 0\n",
      "    (Failed Nets is the sum of unrouted and partially routed nets)\n",
      "  Number of Unrouted Nets             = 0\n",
      "  Number of Partially Routed Nets     = 0\n",
      "  Number of Node Overlaps             = 0\n",
      "\n",
      "Phase 7 Route finalize | Checksum: 14a66fbfc\n",
      "\n",
      "Time (s): cpu = 00:00:35 ; elapsed = 00:00:17 . Memory (MB): peak = 3308.070 ; gain = 93.324 ; free physical = 5982 ; free virtual = 36824\n",
      "\n",
      "Phase 8 Verifying routed nets\n",
      "\n",
      " Verification completed successfully\n",
      "Phase 8 Verifying routed nets | Checksum: 14a66fbfc\n",
      "\n",
      "Time (s): cpu = 00:00:35 ; elapsed = 00:00:17 . Memory (MB): peak = 3308.070 ; gain = 93.324 ; free physical = 5982 ; free virtual = 36824\n",
      "\n",
      "Phase 9 Depositing Routes\n",
      "Phase 9 Depositing Routes | Checksum: 152ab1a55\n",
      "\n",
      "Time (s): cpu = 00:00:36 ; elapsed = 00:00:17 . Memory (MB): peak = 3308.070 ; gain = 93.324 ; free physical = 5982 ; free virtual = 36823\n",
      "\n",
      "Phase 10 Post Router Timing\n",
      "INFO: [Route 35-57] Estimated Timing Summary | WNS=0.964  | TNS=0.000  | WHS=0.022  | THS=0.000  |\n",
      "\n",
      "INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.\n",
      "Phase 10 Post Router Timing | Checksum: 152ab1a55\n",
      "\n",
      "Time (s): cpu = 00:00:36 ; elapsed = 00:00:17 . Memory (MB): peak = 3308.070 ; gain = 93.324 ; free physical = 5981 ; free virtual = 36823\n",
      "INFO: [Route 35-16] Router Completed Successfully\n",
      "\n",
      "Time (s): cpu = 00:00:36 ; elapsed = 00:00:17 . Memory (MB): peak = 3308.070 ; gain = 93.324 ; free physical = 6024 ; free virtual = 36866\n",
      "\n",
      "Routing Is Done.\n",
      "INFO: [Common 17-83] Releasing license: Implementation\n",
      "109 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.\n",
      "route_design completed successfully\n",
      "route_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:18 . Memory (MB): peak = 3308.070 ; gain = 93.324 ; free physical = 6024 ; free virtual = 36866\n",
      "INFO: [Timing 38-480] Writing timing data to binary archive.\n",
      "Writing placer database...\n",
      "Writing XDEF routing.\n",
      "Writing XDEF routing logical nets.\n",
      "Writing XDEF routing special nets.\n",
      "Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.37 . Memory (MB): peak = 3316.074 ; gain = 0.000 ; free physical = 5986 ; free virtual = 36856\n",
      "INFO: [Common 17-1381] The checkpoint '/home/webphy/Desktop/dnn_processor/hls4ml/deploy/one_layer_model/hls4ml_prj/myproject_vivado_accelerator/project_1.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.\n",
      "INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx\n",
      "Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx\n",
      "INFO: [IP_Flow 19-1839] IP Catalog is up to date.\n",
      "INFO: [DRC 23-27] Running DRC with 8 threads\n",
      "INFO: [Coretcl 2-168] The results of DRC are in file /home/webphy/Desktop/dnn_processor/hls4ml/deploy/one_layer_model/hls4ml_prj/myproject_vivado_accelerator/project_1.runs/impl_1/design_1_wrapper_drc_routed.rpt.\n",
      "report_drc completed successfully\n",
      "INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx\n",
      "Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx\n",
      "INFO: [Timing 38-35] Done setting XDC timing constraints.\n",
      "INFO: [DRC 23-133] Running Methodology with 8 threads\n",
      "INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/webphy/Desktop/dnn_processor/hls4ml/deploy/one_layer_model/hls4ml_prj/myproject_vivado_accelerator/project_1.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.\n",
      "report_methodology completed successfully\n",
      "INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx\n",
      "Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx\n",
      "INFO: [Timing 38-35] Done setting XDC timing constraints.\n",
      "Running Vector-less Activity Propagation...\n",
      "\n",
      "Finished Running Vector-less Activity Propagation\n",
      "WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.\n",
      "Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.\n",
      "121 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.\n",
      "report_power completed successfully\n",
      "INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb\n",
      "INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation \n",
      "INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.\n",
      "INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs\n",
      "INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt\n",
      "INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.\n",
      "INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt\n",
      "INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx\n",
      "INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.\n",
      "INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs\n",
      "INFO: [Memdata 28-167] Found XPM memory block design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.\n",
      "INFO: [Memdata 28-208] The XPM instance: <design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <design_1_i/hier_0/axi_dma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.\n",
      "INFO: [Memdata 28-208] The XPM instance: <design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <design_1_i/hier_0/axi_dma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.\n",
      "Command: write_bitstream -force design_1_wrapper.bit\n",
      "Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'\n",
      "INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'\n",
      "Running DRC as a precondition to command write_bitstream\n",
      "INFO: [IP_Flow 19-1839] IP Catalog is up to date.\n",
      "INFO: [DRC 23-27] Running DRC with 8 threads\n",
      "WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_32_16_5_3_0_4u_config3_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_4u_config3_s_fu_193/grp_dense_resource_ap_ufixed_ap_fixed_32_16_5_3_0_config3_mult_s_fu_211/r_V_reg_1274_reg multiplier stage design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_32_16_5_3_0_4u_config3_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_4u_config3_s_fu_193/grp_dense_resource_ap_ufixed_ap_fixed_32_16_5_3_0_config3_mult_s_fu_211/r_V_reg_1274_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC RTSTAT-10] No routable loads: 33 net(s) have no routable loads. The problem bus(es) and/or net(s) are design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i, design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i, design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i, design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2:0], design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2:0], design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2:0]... and (the first 15 of 21 listed).\n",
      "INFO: [Vivado 12-3199] DRC finished with 0 Errors, 2 Warnings\n",
      "INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.\n",
      "INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.\n",
      "Loading data files...\n",
      "Loading site data...\n",
      "Loading route data...\n",
      "Processing options...\n",
      "Creating bitmap...\n",
      "Creating bitstream...\n",
      "Writing bitstream ./design_1_wrapper.bit...\n",
      "INFO: [Vivado 12-1842] Bitgen Completed Successfully.\n",
      "INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.\n",
      "INFO: [Common 17-83] Releasing license: Implementation\n",
      "143 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.\n",
      "write_bitstream completed successfully\n",
      "write_bitstream: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 3562.402 ; gain = 166.289 ; free physical = 5932 ; free virtual = 36806\n",
      "INFO: [Common 17-206] Exiting Vivado at Wed Feb  7 21:17:40 2024...\n",
      "[Wed Feb  7 21:17:40 2024] impl_1 finished\n",
      "wait_on_run: Time (s): cpu = 00:07:09 ; elapsed = 00:02:57 . Memory (MB): peak = 2433.863 ; gain = 0.000 ; free physical = 7638 ; free virtual = 38511\n",
      "# open_run impl_1\n",
      "INFO: [Device 21-403] Loading part xc7z020clg400-1\n",
      "Netlist sorting complete. Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2433.863 ; gain = 0.000 ; free physical = 7480 ; free virtual = 38352\n",
      "INFO: [Netlist 29-17] Analyzing 548 Unisim elements for replacement\n",
      "INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds\n",
      "INFO: [Project 1-479] Netlist was created with Vivado 2020.1\n",
      "INFO: [Project 1-570] Preparing netlist for logic optimization\n",
      "INFO: [Timing 38-478] Restoring timing data from binary archive.\n",
      "INFO: [Timing 38-479] Binary timing data restore complete.\n",
      "INFO: [Project 1-856] Restoring constraints from binary archive.\n",
      "INFO: [Project 1-853] Binary constraint restore complete.\n",
      "Reading XDEF placement.\n",
      "Reading placer database...\n",
      "Reading XDEF routing.\n",
      "Read XDEF File: Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.51 . Memory (MB): peak = 2815.297 ; gain = 6.938 ; free physical = 6897 ; free virtual = 37772\n",
      "Restored from archive | CPU: 0.520000 secs | Memory: 17.630600 MB |\n",
      "Finished XDEF File Restore: Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.51 . Memory (MB): peak = 2815.297 ; gain = 6.938 ; free physical = 6897 ; free virtual = 37772\n",
      "Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2815.297 ; gain = 0.000 ; free physical = 6896 ; free virtual = 37772\n",
      "INFO: [Project 1-111] Unisim Transformation Summary:\n",
      "  A total of 9 instances were transformed.\n",
      "  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 5 instances\n",
      "  RAM32X1D => RAM32X1D (RAMD32(x2)): 1 instance \n",
      "  SRLC32E => SRL16E: 3 instances\n",
      "\n",
      "open_run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2815.297 ; gain = 381.434 ; free physical = 6896 ; free virtual = 37771\n",
      "# report_utilization -file util.rpt -hierarchical -hierarchical_percentages\n",
      "INFO: [Common 17-206] Exiting Vivado at Wed Feb  7 21:17:49 2024...\n",
      "Vivado synthesis report not found.\n",
      "Cosim report not found.\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "{'CSynthesisReport': {'TargetClockPeriod': '5.00',\n",
       "  'EstimatedClockPeriod': '6.279',\n",
       "  'BestLatency': '3292996',\n",
       "  'WorstLatency': '3293190',\n",
       "  'IntervalMin': '475138',\n",
       "  'IntervalMax': '3293186',\n",
       "  'BRAM_18K': '133',\n",
       "  'DSP': '0',\n",
       "  'FF': '6594',\n",
       "  'LUT': '12135',\n",
       "  'URAM': '0',\n",
       "  'AvailableBRAM_18K': '280',\n",
       "  'AvailableDSP': '220',\n",
       "  'AvailableFF': '106400',\n",
       "  'AvailableLUT': '53200',\n",
       "  'AvailableURAM': '0'},\n",
       " 'TimingReport': {'WNS': 0.969,\n",
       "  'TNS': 0.0,\n",
       "  'WHS': 0.021,\n",
       "  'THS': 0.0,\n",
       "  'WPWS': 3.75,\n",
       "  'TPWS': 0.0}}"
      ]
     },
     "execution_count": 8,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "output_dir=f\"deploy/one_layer_model/hls4ml_prj\"\n",
    "\n",
    "hls_model = hls4ml.converters.convert_from_keras_model(\n",
    "    one_layer_model,\n",
    "    hls_config=config,\n",
    "    output_dir=output_dir,\n",
    "    part=\"xc7z020-clg400-1\",\n",
    "    io_type=\"io_stream\",\n",
    "    backend='VivadoAccelerator',\n",
    "    board='pynq-z2'\n",
    ")\n",
    "\n",
    "hls_model.compile()\n",
    "hls_model.build(csim=False, export=True, bitfile=True)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 9,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Found 1 solution(s) in deploy/one_layer_model/hls4ml_prj/myproject_prj.\n",
      "Reports for solution \"solution1\":\n",
      "\n",
      "C simulation report not found.\n",
      "SYNTHESIS REPORT:\n",
      "================================================================\n",
      "== Vivado HLS Report for 'myproject_axi'\n",
      "================================================================\n",
      "* Date:           Wed Feb  7 21:14:10 2024\n",
      "\n",
      "* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)\n",
      "* Project:        myproject_prj\n",
      "* Solution:       solution1\n",
      "* Product family: zynq\n",
      "* Target device:  xc7z020-clg400-1\n",
      "\n",
      "\n",
      "================================================================\n",
      "== Performance Estimates\n",
      "================================================================\n",
      "+ Timing: \n",
      "    * Summary: \n",
      "    +--------+---------+----------+------------+\n",
      "    |  Clock |  Target | Estimated| Uncertainty|\n",
      "    +--------+---------+----------+------------+\n",
      "    |ap_clk  | 5.00 ns | 6.279 ns |   0.62 ns  |\n",
      "    +--------+---------+----------+------------+\n",
      "\n",
      "+ Latency: \n",
      "    * Summary: \n",
      "    +---------+---------+-----------+-----------+--------+---------+----------+\n",
      "    |  Latency (cycles) |   Latency (absolute)  |     Interval     | Pipeline |\n",
      "    |   min   |   max   |    min    |    max    |   min  |   max   |   Type   |\n",
      "    +---------+---------+-----------+-----------+--------+---------+----------+\n",
      "    |  3292996|  3293190| 20.677 ms | 20.678 ms |  475138|  3293186| dataflow |\n",
      "    +---------+---------+-----------+-----------+--------+---------+----------+\n",
      "\n",
      "    + Detail: \n",
      "        * Instance: \n",
      "        +-------------------+----------------+---------+---------+-----------+-----------+--------+---------+----------+\n",
      "        |                   |                |  Latency (cycles) |   Latency (absolute)  |     Interval     | Pipeline |\n",
      "        |      Instance     |     Module     |   min   |   max   |    min    |    max    |   min  |   max   |   Type   |\n",
      "        +-------------------+----------------+---------+---------+-----------+-----------+--------+---------+----------+\n",
      "        |myproject_U0       |myproject       |  3292995|  3293189| 20.677 ms | 20.678 ms |   81922|  3293186| dataflow |\n",
      "        |Loop_1_proc124_U0  |Loop_1_proc124  |   475137|   475137|  2.983 ms |  2.983 ms |  475137|   475137|   none   |\n",
      "        |Loop_2_proc_U0     |Loop_2_proc     |    38913|    38913|  0.244 ms |  0.244 ms |   38913|    38913|   none   |\n",
      "        +-------------------+----------------+---------+---------+-----------+-----------+--------+---------+----------+\n",
      "\n",
      "        * Loop: \n",
      "        N/A\n",
      "\n",
      "\n",
      "\n",
      "================================================================\n",
      "== Utilization Estimates\n",
      "================================================================\n",
      "* Summary: \n",
      "+-----------------+---------+-------+--------+-------+-----+\n",
      "|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|\n",
      "+-----------------+---------+-------+--------+-------+-----+\n",
      "|DSP              |        -|      -|       -|      -|    -|\n",
      "|Expression       |        -|      -|       0|      2|    -|\n",
      "|FIFO             |      100|      -|     735|   2868|    -|\n",
      "|Instance         |       33|      0|    5859|   9265|    -|\n",
      "|Memory           |        -|      -|       -|      -|    -|\n",
      "|Multiplexer      |        -|      -|       -|      -|    -|\n",
      "|Register         |        -|      -|       -|      -|    -|\n",
      "+-----------------+---------+-------+--------+-------+-----+\n",
      "|Total            |      133|      0|    6594|  12135|    0|\n",
      "+-----------------+---------+-------+--------+-------+-----+\n",
      "|Available        |      280|    220|  106400|  53200|    0|\n",
      "+-----------------+---------+-------+--------+-------+-----+\n",
      "|Utilization (%)  |       47|      0|       6|     22|    0|\n",
      "+-----------------+---------+-------+--------+-------+-----+\n",
      "\n",
      "+ Detail: \n",
      "    * Instance: \n",
      "    +-------------------+----------------+---------+-------+------+------+-----+\n",
      "    |      Instance     |     Module     | BRAM_18K| DSP48E|  FF  |  LUT | URAM|\n",
      "    +-------------------+----------------+---------+-------+------+------+-----+\n",
      "    |Loop_1_proc124_U0  |Loop_1_proc124  |        0|      0|  1242|  2478|    0|\n",
      "    |Loop_2_proc_U0     |Loop_2_proc     |        0|      0|   804|  1005|    0|\n",
      "    |myproject_U0       |myproject       |       33|      0|  3813|  5782|    0|\n",
      "    +-------------------+----------------+---------+-------+------+------+-----+\n",
      "    |Total              |                |       33|      0|  5859|  9265|    0|\n",
      "    +-------------------+----------------+---------+-------+------+------+-----+\n",
      "\n",
      "Co-simulation report not found.\n"
     ]
    }
   ],
   "source": [
    "hls4ml.report.read_vivado_report(output_dir)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# FIFO depth optimization"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "import hls4ml\n",
    "\n",
    "\n",
    "config[\"Flows\"] = [\"vivado:fifo_depth_optimization\"]\n",
    "hls4ml.model.optimizer.get_optimizer(\"vivado:fifo_depth_optimization\").configure(\n",
    "    profiling_fifo_depth=100_000\n",
    ")\n",
    "\n",
    "\n",
    "hls_model = hls4ml.converters.convert_from_keras_model(\n",
    "    qkeras_model,\n",
    "    hls_config=config,\n",
    "    io_type=\"io_stream\",\n",
    "    output_dir=f\"deploy/qmodel_{trial_id}_fifo_opt/hls4ml_prj\",\n",
    "    part=\"xc7z020clg400-1\",\n",
    "    backend=\"Vivado\",\n",
    ")\n",
    "\n",
    "hls_model.build(reset=False, csim=True, synth=True, cosim=True)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "hls4ml.report.read_vivado_report(f\"deploy/qmodel_{trial_id}_fifo_opt/hls4ml_prj\")"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# FIFO depth optimization for PYNQ"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "hls_model = hls4ml.converters.convert_from_keras_model(\n",
    "    qkeras_model,\n",
    "    hls_config=config,\n",
    "    output_dir=f\"deploy/qmodel_{trial_id}_fifo_opt_pynq/hls4ml_prj\",\n",
    "    part=\"xc7z020clg400-1\",\n",
    "    io_type=\"io_stream\",\n",
    "    backend='VivadoAccelerator',\n",
    "    board='pynq-z2'\n",
    ")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "hls_model.compile()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "hls_model.build(\n",
    "    reset=False, csim=True, synth=True, cosim=True, export=True, bitfile=True\n",
    ")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "hls4ml.report.read_vivado_report(f\"deploy/qmodel_{trial_id}_fifo_opt_pynq/hls4ml_prj\")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": ".venv",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.10.12"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
