
BackupPlan.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b834  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000108  0800ba04  0800ba04  0001ba04  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800bb0c  0800bb0c  0002020c  2**0
                  CONTENTS
  4 .ARM          00000008  0800bb0c  0800bb0c  0001bb0c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800bb14  0800bb14  0002020c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800bb14  0800bb14  0001bb14  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800bb18  0800bb18  0001bb18  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000020c  20000000  0800bb1c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000068b8  2000020c  0800bd28  0002020c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20006ac4  0800bd28  00026ac4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002020c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00030661  00000000  00000000  0002023c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000605c  00000000  00000000  0005089d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001de0  00000000  00000000  00056900  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001ba8  00000000  00000000  000586e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002fbc4  00000000  00000000  0005a288  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002510f  00000000  00000000  00089e4c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0010b5bb  00000000  00000000  000aef5b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  001ba516  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007ecc  00000000  00000000  001ba56c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	2000020c 	.word	0x2000020c
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800b9ec 	.word	0x0800b9ec

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000210 	.word	0x20000210
 800020c:	0800b9ec 	.word	0x0800b9ec

08000210 <__aeabi_uldivmod>:
 8000210:	b953      	cbnz	r3, 8000228 <__aeabi_uldivmod+0x18>
 8000212:	b94a      	cbnz	r2, 8000228 <__aeabi_uldivmod+0x18>
 8000214:	2900      	cmp	r1, #0
 8000216:	bf08      	it	eq
 8000218:	2800      	cmpeq	r0, #0
 800021a:	bf1c      	itt	ne
 800021c:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000220:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000224:	f000 b96e 	b.w	8000504 <__aeabi_idiv0>
 8000228:	f1ad 0c08 	sub.w	ip, sp, #8
 800022c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000230:	f000 f806 	bl	8000240 <__udivmoddi4>
 8000234:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000238:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800023c:	b004      	add	sp, #16
 800023e:	4770      	bx	lr

08000240 <__udivmoddi4>:
 8000240:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000244:	9d08      	ldr	r5, [sp, #32]
 8000246:	4604      	mov	r4, r0
 8000248:	468c      	mov	ip, r1
 800024a:	2b00      	cmp	r3, #0
 800024c:	f040 8083 	bne.w	8000356 <__udivmoddi4+0x116>
 8000250:	428a      	cmp	r2, r1
 8000252:	4617      	mov	r7, r2
 8000254:	d947      	bls.n	80002e6 <__udivmoddi4+0xa6>
 8000256:	fab2 f282 	clz	r2, r2
 800025a:	b142      	cbz	r2, 800026e <__udivmoddi4+0x2e>
 800025c:	f1c2 0020 	rsb	r0, r2, #32
 8000260:	fa24 f000 	lsr.w	r0, r4, r0
 8000264:	4091      	lsls	r1, r2
 8000266:	4097      	lsls	r7, r2
 8000268:	ea40 0c01 	orr.w	ip, r0, r1
 800026c:	4094      	lsls	r4, r2
 800026e:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000272:	0c23      	lsrs	r3, r4, #16
 8000274:	fbbc f6f8 	udiv	r6, ip, r8
 8000278:	fa1f fe87 	uxth.w	lr, r7
 800027c:	fb08 c116 	mls	r1, r8, r6, ip
 8000280:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000284:	fb06 f10e 	mul.w	r1, r6, lr
 8000288:	4299      	cmp	r1, r3
 800028a:	d909      	bls.n	80002a0 <__udivmoddi4+0x60>
 800028c:	18fb      	adds	r3, r7, r3
 800028e:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000292:	f080 8119 	bcs.w	80004c8 <__udivmoddi4+0x288>
 8000296:	4299      	cmp	r1, r3
 8000298:	f240 8116 	bls.w	80004c8 <__udivmoddi4+0x288>
 800029c:	3e02      	subs	r6, #2
 800029e:	443b      	add	r3, r7
 80002a0:	1a5b      	subs	r3, r3, r1
 80002a2:	b2a4      	uxth	r4, r4
 80002a4:	fbb3 f0f8 	udiv	r0, r3, r8
 80002a8:	fb08 3310 	mls	r3, r8, r0, r3
 80002ac:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80002b0:	fb00 fe0e 	mul.w	lr, r0, lr
 80002b4:	45a6      	cmp	lr, r4
 80002b6:	d909      	bls.n	80002cc <__udivmoddi4+0x8c>
 80002b8:	193c      	adds	r4, r7, r4
 80002ba:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80002be:	f080 8105 	bcs.w	80004cc <__udivmoddi4+0x28c>
 80002c2:	45a6      	cmp	lr, r4
 80002c4:	f240 8102 	bls.w	80004cc <__udivmoddi4+0x28c>
 80002c8:	3802      	subs	r0, #2
 80002ca:	443c      	add	r4, r7
 80002cc:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80002d0:	eba4 040e 	sub.w	r4, r4, lr
 80002d4:	2600      	movs	r6, #0
 80002d6:	b11d      	cbz	r5, 80002e0 <__udivmoddi4+0xa0>
 80002d8:	40d4      	lsrs	r4, r2
 80002da:	2300      	movs	r3, #0
 80002dc:	e9c5 4300 	strd	r4, r3, [r5]
 80002e0:	4631      	mov	r1, r6
 80002e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002e6:	b902      	cbnz	r2, 80002ea <__udivmoddi4+0xaa>
 80002e8:	deff      	udf	#255	; 0xff
 80002ea:	fab2 f282 	clz	r2, r2
 80002ee:	2a00      	cmp	r2, #0
 80002f0:	d150      	bne.n	8000394 <__udivmoddi4+0x154>
 80002f2:	1bcb      	subs	r3, r1, r7
 80002f4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002f8:	fa1f f887 	uxth.w	r8, r7
 80002fc:	2601      	movs	r6, #1
 80002fe:	fbb3 fcfe 	udiv	ip, r3, lr
 8000302:	0c21      	lsrs	r1, r4, #16
 8000304:	fb0e 331c 	mls	r3, lr, ip, r3
 8000308:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800030c:	fb08 f30c 	mul.w	r3, r8, ip
 8000310:	428b      	cmp	r3, r1
 8000312:	d907      	bls.n	8000324 <__udivmoddi4+0xe4>
 8000314:	1879      	adds	r1, r7, r1
 8000316:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 800031a:	d202      	bcs.n	8000322 <__udivmoddi4+0xe2>
 800031c:	428b      	cmp	r3, r1
 800031e:	f200 80e9 	bhi.w	80004f4 <__udivmoddi4+0x2b4>
 8000322:	4684      	mov	ip, r0
 8000324:	1ac9      	subs	r1, r1, r3
 8000326:	b2a3      	uxth	r3, r4
 8000328:	fbb1 f0fe 	udiv	r0, r1, lr
 800032c:	fb0e 1110 	mls	r1, lr, r0, r1
 8000330:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000334:	fb08 f800 	mul.w	r8, r8, r0
 8000338:	45a0      	cmp	r8, r4
 800033a:	d907      	bls.n	800034c <__udivmoddi4+0x10c>
 800033c:	193c      	adds	r4, r7, r4
 800033e:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000342:	d202      	bcs.n	800034a <__udivmoddi4+0x10a>
 8000344:	45a0      	cmp	r8, r4
 8000346:	f200 80d9 	bhi.w	80004fc <__udivmoddi4+0x2bc>
 800034a:	4618      	mov	r0, r3
 800034c:	eba4 0408 	sub.w	r4, r4, r8
 8000350:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000354:	e7bf      	b.n	80002d6 <__udivmoddi4+0x96>
 8000356:	428b      	cmp	r3, r1
 8000358:	d909      	bls.n	800036e <__udivmoddi4+0x12e>
 800035a:	2d00      	cmp	r5, #0
 800035c:	f000 80b1 	beq.w	80004c2 <__udivmoddi4+0x282>
 8000360:	2600      	movs	r6, #0
 8000362:	e9c5 0100 	strd	r0, r1, [r5]
 8000366:	4630      	mov	r0, r6
 8000368:	4631      	mov	r1, r6
 800036a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800036e:	fab3 f683 	clz	r6, r3
 8000372:	2e00      	cmp	r6, #0
 8000374:	d14a      	bne.n	800040c <__udivmoddi4+0x1cc>
 8000376:	428b      	cmp	r3, r1
 8000378:	d302      	bcc.n	8000380 <__udivmoddi4+0x140>
 800037a:	4282      	cmp	r2, r0
 800037c:	f200 80b8 	bhi.w	80004f0 <__udivmoddi4+0x2b0>
 8000380:	1a84      	subs	r4, r0, r2
 8000382:	eb61 0103 	sbc.w	r1, r1, r3
 8000386:	2001      	movs	r0, #1
 8000388:	468c      	mov	ip, r1
 800038a:	2d00      	cmp	r5, #0
 800038c:	d0a8      	beq.n	80002e0 <__udivmoddi4+0xa0>
 800038e:	e9c5 4c00 	strd	r4, ip, [r5]
 8000392:	e7a5      	b.n	80002e0 <__udivmoddi4+0xa0>
 8000394:	f1c2 0320 	rsb	r3, r2, #32
 8000398:	fa20 f603 	lsr.w	r6, r0, r3
 800039c:	4097      	lsls	r7, r2
 800039e:	fa01 f002 	lsl.w	r0, r1, r2
 80003a2:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003a6:	40d9      	lsrs	r1, r3
 80003a8:	4330      	orrs	r0, r6
 80003aa:	0c03      	lsrs	r3, r0, #16
 80003ac:	fbb1 f6fe 	udiv	r6, r1, lr
 80003b0:	fa1f f887 	uxth.w	r8, r7
 80003b4:	fb0e 1116 	mls	r1, lr, r6, r1
 80003b8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80003bc:	fb06 f108 	mul.w	r1, r6, r8
 80003c0:	4299      	cmp	r1, r3
 80003c2:	fa04 f402 	lsl.w	r4, r4, r2
 80003c6:	d909      	bls.n	80003dc <__udivmoddi4+0x19c>
 80003c8:	18fb      	adds	r3, r7, r3
 80003ca:	f106 3cff 	add.w	ip, r6, #4294967295	; 0xffffffff
 80003ce:	f080 808d 	bcs.w	80004ec <__udivmoddi4+0x2ac>
 80003d2:	4299      	cmp	r1, r3
 80003d4:	f240 808a 	bls.w	80004ec <__udivmoddi4+0x2ac>
 80003d8:	3e02      	subs	r6, #2
 80003da:	443b      	add	r3, r7
 80003dc:	1a5b      	subs	r3, r3, r1
 80003de:	b281      	uxth	r1, r0
 80003e0:	fbb3 f0fe 	udiv	r0, r3, lr
 80003e4:	fb0e 3310 	mls	r3, lr, r0, r3
 80003e8:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80003ec:	fb00 f308 	mul.w	r3, r0, r8
 80003f0:	428b      	cmp	r3, r1
 80003f2:	d907      	bls.n	8000404 <__udivmoddi4+0x1c4>
 80003f4:	1879      	adds	r1, r7, r1
 80003f6:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 80003fa:	d273      	bcs.n	80004e4 <__udivmoddi4+0x2a4>
 80003fc:	428b      	cmp	r3, r1
 80003fe:	d971      	bls.n	80004e4 <__udivmoddi4+0x2a4>
 8000400:	3802      	subs	r0, #2
 8000402:	4439      	add	r1, r7
 8000404:	1acb      	subs	r3, r1, r3
 8000406:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 800040a:	e778      	b.n	80002fe <__udivmoddi4+0xbe>
 800040c:	f1c6 0c20 	rsb	ip, r6, #32
 8000410:	fa03 f406 	lsl.w	r4, r3, r6
 8000414:	fa22 f30c 	lsr.w	r3, r2, ip
 8000418:	431c      	orrs	r4, r3
 800041a:	fa20 f70c 	lsr.w	r7, r0, ip
 800041e:	fa01 f306 	lsl.w	r3, r1, r6
 8000422:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000426:	fa21 f10c 	lsr.w	r1, r1, ip
 800042a:	431f      	orrs	r7, r3
 800042c:	0c3b      	lsrs	r3, r7, #16
 800042e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000432:	fa1f f884 	uxth.w	r8, r4
 8000436:	fb0e 1119 	mls	r1, lr, r9, r1
 800043a:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 800043e:	fb09 fa08 	mul.w	sl, r9, r8
 8000442:	458a      	cmp	sl, r1
 8000444:	fa02 f206 	lsl.w	r2, r2, r6
 8000448:	fa00 f306 	lsl.w	r3, r0, r6
 800044c:	d908      	bls.n	8000460 <__udivmoddi4+0x220>
 800044e:	1861      	adds	r1, r4, r1
 8000450:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 8000454:	d248      	bcs.n	80004e8 <__udivmoddi4+0x2a8>
 8000456:	458a      	cmp	sl, r1
 8000458:	d946      	bls.n	80004e8 <__udivmoddi4+0x2a8>
 800045a:	f1a9 0902 	sub.w	r9, r9, #2
 800045e:	4421      	add	r1, r4
 8000460:	eba1 010a 	sub.w	r1, r1, sl
 8000464:	b2bf      	uxth	r7, r7
 8000466:	fbb1 f0fe 	udiv	r0, r1, lr
 800046a:	fb0e 1110 	mls	r1, lr, r0, r1
 800046e:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000472:	fb00 f808 	mul.w	r8, r0, r8
 8000476:	45b8      	cmp	r8, r7
 8000478:	d907      	bls.n	800048a <__udivmoddi4+0x24a>
 800047a:	19e7      	adds	r7, r4, r7
 800047c:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 8000480:	d22e      	bcs.n	80004e0 <__udivmoddi4+0x2a0>
 8000482:	45b8      	cmp	r8, r7
 8000484:	d92c      	bls.n	80004e0 <__udivmoddi4+0x2a0>
 8000486:	3802      	subs	r0, #2
 8000488:	4427      	add	r7, r4
 800048a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800048e:	eba7 0708 	sub.w	r7, r7, r8
 8000492:	fba0 8902 	umull	r8, r9, r0, r2
 8000496:	454f      	cmp	r7, r9
 8000498:	46c6      	mov	lr, r8
 800049a:	4649      	mov	r1, r9
 800049c:	d31a      	bcc.n	80004d4 <__udivmoddi4+0x294>
 800049e:	d017      	beq.n	80004d0 <__udivmoddi4+0x290>
 80004a0:	b15d      	cbz	r5, 80004ba <__udivmoddi4+0x27a>
 80004a2:	ebb3 020e 	subs.w	r2, r3, lr
 80004a6:	eb67 0701 	sbc.w	r7, r7, r1
 80004aa:	fa07 fc0c 	lsl.w	ip, r7, ip
 80004ae:	40f2      	lsrs	r2, r6
 80004b0:	ea4c 0202 	orr.w	r2, ip, r2
 80004b4:	40f7      	lsrs	r7, r6
 80004b6:	e9c5 2700 	strd	r2, r7, [r5]
 80004ba:	2600      	movs	r6, #0
 80004bc:	4631      	mov	r1, r6
 80004be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004c2:	462e      	mov	r6, r5
 80004c4:	4628      	mov	r0, r5
 80004c6:	e70b      	b.n	80002e0 <__udivmoddi4+0xa0>
 80004c8:	4606      	mov	r6, r0
 80004ca:	e6e9      	b.n	80002a0 <__udivmoddi4+0x60>
 80004cc:	4618      	mov	r0, r3
 80004ce:	e6fd      	b.n	80002cc <__udivmoddi4+0x8c>
 80004d0:	4543      	cmp	r3, r8
 80004d2:	d2e5      	bcs.n	80004a0 <__udivmoddi4+0x260>
 80004d4:	ebb8 0e02 	subs.w	lr, r8, r2
 80004d8:	eb69 0104 	sbc.w	r1, r9, r4
 80004dc:	3801      	subs	r0, #1
 80004de:	e7df      	b.n	80004a0 <__udivmoddi4+0x260>
 80004e0:	4608      	mov	r0, r1
 80004e2:	e7d2      	b.n	800048a <__udivmoddi4+0x24a>
 80004e4:	4660      	mov	r0, ip
 80004e6:	e78d      	b.n	8000404 <__udivmoddi4+0x1c4>
 80004e8:	4681      	mov	r9, r0
 80004ea:	e7b9      	b.n	8000460 <__udivmoddi4+0x220>
 80004ec:	4666      	mov	r6, ip
 80004ee:	e775      	b.n	80003dc <__udivmoddi4+0x19c>
 80004f0:	4630      	mov	r0, r6
 80004f2:	e74a      	b.n	800038a <__udivmoddi4+0x14a>
 80004f4:	f1ac 0c02 	sub.w	ip, ip, #2
 80004f8:	4439      	add	r1, r7
 80004fa:	e713      	b.n	8000324 <__udivmoddi4+0xe4>
 80004fc:	3802      	subs	r0, #2
 80004fe:	443c      	add	r4, r7
 8000500:	e724      	b.n	800034c <__udivmoddi4+0x10c>
 8000502:	bf00      	nop

08000504 <__aeabi_idiv0>:
 8000504:	4770      	bx	lr
 8000506:	bf00      	nop

08000508 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000508:	b580      	push	{r7, lr}
 800050a:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800050c:	2003      	movs	r0, #3
 800050e:	f000 f8fa 	bl	8000706 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000512:	200f      	movs	r0, #15
 8000514:	f00a f9c6 	bl	800a8a4 <HAL_InitTick>
  
  /* Init the low level hardware */
  HAL_MspInit();
 8000518:	f00a f8a0 	bl	800a65c <HAL_MspInit>
  
  /* Return function status */
  return HAL_OK;
 800051c:	2300      	movs	r3, #0
}
 800051e:	4618      	mov	r0, r3
 8000520:	bd80      	pop	{r7, pc}
	...

08000524 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000524:	b480      	push	{r7}
 8000526:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000528:	4b06      	ldr	r3, [pc, #24]	; (8000544 <HAL_IncTick+0x20>)
 800052a:	781b      	ldrb	r3, [r3, #0]
 800052c:	461a      	mov	r2, r3
 800052e:	4b06      	ldr	r3, [pc, #24]	; (8000548 <HAL_IncTick+0x24>)
 8000530:	681b      	ldr	r3, [r3, #0]
 8000532:	4413      	add	r3, r2
 8000534:	4a04      	ldr	r2, [pc, #16]	; (8000548 <HAL_IncTick+0x24>)
 8000536:	6013      	str	r3, [r2, #0]
}
 8000538:	bf00      	nop
 800053a:	46bd      	mov	sp, r7
 800053c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000540:	4770      	bx	lr
 8000542:	bf00      	nop
 8000544:	20000004 	.word	0x20000004
 8000548:	20004cf0 	.word	0x20004cf0

0800054c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800054c:	b480      	push	{r7}
 800054e:	af00      	add	r7, sp, #0
  return uwTick;
 8000550:	4b03      	ldr	r3, [pc, #12]	; (8000560 <HAL_GetTick+0x14>)
 8000552:	681b      	ldr	r3, [r3, #0]
}
 8000554:	4618      	mov	r0, r3
 8000556:	46bd      	mov	sp, r7
 8000558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800055c:	4770      	bx	lr
 800055e:	bf00      	nop
 8000560:	20004cf0 	.word	0x20004cf0

08000564 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000564:	b580      	push	{r7, lr}
 8000566:	b084      	sub	sp, #16
 8000568:	af00      	add	r7, sp, #0
 800056a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800056c:	f7ff ffee 	bl	800054c <HAL_GetTick>
 8000570:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000572:	687b      	ldr	r3, [r7, #4]
 8000574:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000576:	68fb      	ldr	r3, [r7, #12]
 8000578:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800057c:	d005      	beq.n	800058a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800057e:	4b0a      	ldr	r3, [pc, #40]	; (80005a8 <HAL_Delay+0x44>)
 8000580:	781b      	ldrb	r3, [r3, #0]
 8000582:	461a      	mov	r2, r3
 8000584:	68fb      	ldr	r3, [r7, #12]
 8000586:	4413      	add	r3, r2
 8000588:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800058a:	bf00      	nop
 800058c:	f7ff ffde 	bl	800054c <HAL_GetTick>
 8000590:	4602      	mov	r2, r0
 8000592:	68bb      	ldr	r3, [r7, #8]
 8000594:	1ad3      	subs	r3, r2, r3
 8000596:	68fa      	ldr	r2, [r7, #12]
 8000598:	429a      	cmp	r2, r3
 800059a:	d8f7      	bhi.n	800058c <HAL_Delay+0x28>
  {
  }
}
 800059c:	bf00      	nop
 800059e:	bf00      	nop
 80005a0:	3710      	adds	r7, #16
 80005a2:	46bd      	mov	sp, r7
 80005a4:	bd80      	pop	{r7, pc}
 80005a6:	bf00      	nop
 80005a8:	20000004 	.word	0x20000004

080005ac <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80005ac:	b480      	push	{r7}
 80005ae:	b085      	sub	sp, #20
 80005b0:	af00      	add	r7, sp, #0
 80005b2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80005b4:	687b      	ldr	r3, [r7, #4]
 80005b6:	f003 0307 	and.w	r3, r3, #7
 80005ba:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80005bc:	4b0b      	ldr	r3, [pc, #44]	; (80005ec <__NVIC_SetPriorityGrouping+0x40>)
 80005be:	68db      	ldr	r3, [r3, #12]
 80005c0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80005c2:	68ba      	ldr	r2, [r7, #8]
 80005c4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80005c8:	4013      	ands	r3, r2
 80005ca:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80005cc:	68fb      	ldr	r3, [r7, #12]
 80005ce:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80005d0:	68bb      	ldr	r3, [r7, #8]
 80005d2:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80005d4:	4b06      	ldr	r3, [pc, #24]	; (80005f0 <__NVIC_SetPriorityGrouping+0x44>)
 80005d6:	4313      	orrs	r3, r2
 80005d8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80005da:	4a04      	ldr	r2, [pc, #16]	; (80005ec <__NVIC_SetPriorityGrouping+0x40>)
 80005dc:	68bb      	ldr	r3, [r7, #8]
 80005de:	60d3      	str	r3, [r2, #12]
}
 80005e0:	bf00      	nop
 80005e2:	3714      	adds	r7, #20
 80005e4:	46bd      	mov	sp, r7
 80005e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005ea:	4770      	bx	lr
 80005ec:	e000ed00 	.word	0xe000ed00
 80005f0:	05fa0000 	.word	0x05fa0000

080005f4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80005f4:	b480      	push	{r7}
 80005f6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80005f8:	4b04      	ldr	r3, [pc, #16]	; (800060c <__NVIC_GetPriorityGrouping+0x18>)
 80005fa:	68db      	ldr	r3, [r3, #12]
 80005fc:	0a1b      	lsrs	r3, r3, #8
 80005fe:	f003 0307 	and.w	r3, r3, #7
}
 8000602:	4618      	mov	r0, r3
 8000604:	46bd      	mov	sp, r7
 8000606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800060a:	4770      	bx	lr
 800060c:	e000ed00 	.word	0xe000ed00

08000610 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000610:	b480      	push	{r7}
 8000612:	b083      	sub	sp, #12
 8000614:	af00      	add	r7, sp, #0
 8000616:	4603      	mov	r3, r0
 8000618:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800061a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800061e:	2b00      	cmp	r3, #0
 8000620:	db0b      	blt.n	800063a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000622:	79fb      	ldrb	r3, [r7, #7]
 8000624:	f003 021f 	and.w	r2, r3, #31
 8000628:	4907      	ldr	r1, [pc, #28]	; (8000648 <__NVIC_EnableIRQ+0x38>)
 800062a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800062e:	095b      	lsrs	r3, r3, #5
 8000630:	2001      	movs	r0, #1
 8000632:	fa00 f202 	lsl.w	r2, r0, r2
 8000636:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800063a:	bf00      	nop
 800063c:	370c      	adds	r7, #12
 800063e:	46bd      	mov	sp, r7
 8000640:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000644:	4770      	bx	lr
 8000646:	bf00      	nop
 8000648:	e000e100 	.word	0xe000e100

0800064c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800064c:	b480      	push	{r7}
 800064e:	b083      	sub	sp, #12
 8000650:	af00      	add	r7, sp, #0
 8000652:	4603      	mov	r3, r0
 8000654:	6039      	str	r1, [r7, #0]
 8000656:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000658:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800065c:	2b00      	cmp	r3, #0
 800065e:	db0a      	blt.n	8000676 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000660:	683b      	ldr	r3, [r7, #0]
 8000662:	b2da      	uxtb	r2, r3
 8000664:	490c      	ldr	r1, [pc, #48]	; (8000698 <__NVIC_SetPriority+0x4c>)
 8000666:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800066a:	0112      	lsls	r2, r2, #4
 800066c:	b2d2      	uxtb	r2, r2
 800066e:	440b      	add	r3, r1
 8000670:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000674:	e00a      	b.n	800068c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000676:	683b      	ldr	r3, [r7, #0]
 8000678:	b2da      	uxtb	r2, r3
 800067a:	4908      	ldr	r1, [pc, #32]	; (800069c <__NVIC_SetPriority+0x50>)
 800067c:	79fb      	ldrb	r3, [r7, #7]
 800067e:	f003 030f 	and.w	r3, r3, #15
 8000682:	3b04      	subs	r3, #4
 8000684:	0112      	lsls	r2, r2, #4
 8000686:	b2d2      	uxtb	r2, r2
 8000688:	440b      	add	r3, r1
 800068a:	761a      	strb	r2, [r3, #24]
}
 800068c:	bf00      	nop
 800068e:	370c      	adds	r7, #12
 8000690:	46bd      	mov	sp, r7
 8000692:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000696:	4770      	bx	lr
 8000698:	e000e100 	.word	0xe000e100
 800069c:	e000ed00 	.word	0xe000ed00

080006a0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80006a0:	b480      	push	{r7}
 80006a2:	b089      	sub	sp, #36	; 0x24
 80006a4:	af00      	add	r7, sp, #0
 80006a6:	60f8      	str	r0, [r7, #12]
 80006a8:	60b9      	str	r1, [r7, #8]
 80006aa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80006ac:	68fb      	ldr	r3, [r7, #12]
 80006ae:	f003 0307 	and.w	r3, r3, #7
 80006b2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80006b4:	69fb      	ldr	r3, [r7, #28]
 80006b6:	f1c3 0307 	rsb	r3, r3, #7
 80006ba:	2b04      	cmp	r3, #4
 80006bc:	bf28      	it	cs
 80006be:	2304      	movcs	r3, #4
 80006c0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80006c2:	69fb      	ldr	r3, [r7, #28]
 80006c4:	3304      	adds	r3, #4
 80006c6:	2b06      	cmp	r3, #6
 80006c8:	d902      	bls.n	80006d0 <NVIC_EncodePriority+0x30>
 80006ca:	69fb      	ldr	r3, [r7, #28]
 80006cc:	3b03      	subs	r3, #3
 80006ce:	e000      	b.n	80006d2 <NVIC_EncodePriority+0x32>
 80006d0:	2300      	movs	r3, #0
 80006d2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80006d4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80006d8:	69bb      	ldr	r3, [r7, #24]
 80006da:	fa02 f303 	lsl.w	r3, r2, r3
 80006de:	43da      	mvns	r2, r3
 80006e0:	68bb      	ldr	r3, [r7, #8]
 80006e2:	401a      	ands	r2, r3
 80006e4:	697b      	ldr	r3, [r7, #20]
 80006e6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80006e8:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80006ec:	697b      	ldr	r3, [r7, #20]
 80006ee:	fa01 f303 	lsl.w	r3, r1, r3
 80006f2:	43d9      	mvns	r1, r3
 80006f4:	687b      	ldr	r3, [r7, #4]
 80006f6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80006f8:	4313      	orrs	r3, r2
         );
}
 80006fa:	4618      	mov	r0, r3
 80006fc:	3724      	adds	r7, #36	; 0x24
 80006fe:	46bd      	mov	sp, r7
 8000700:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000704:	4770      	bx	lr

08000706 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000706:	b580      	push	{r7, lr}
 8000708:	b082      	sub	sp, #8
 800070a:	af00      	add	r7, sp, #0
 800070c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800070e:	6878      	ldr	r0, [r7, #4]
 8000710:	f7ff ff4c 	bl	80005ac <__NVIC_SetPriorityGrouping>
}
 8000714:	bf00      	nop
 8000716:	3708      	adds	r7, #8
 8000718:	46bd      	mov	sp, r7
 800071a:	bd80      	pop	{r7, pc}

0800071c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800071c:	b580      	push	{r7, lr}
 800071e:	b086      	sub	sp, #24
 8000720:	af00      	add	r7, sp, #0
 8000722:	4603      	mov	r3, r0
 8000724:	60b9      	str	r1, [r7, #8]
 8000726:	607a      	str	r2, [r7, #4]
 8000728:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800072a:	2300      	movs	r3, #0
 800072c:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800072e:	f7ff ff61 	bl	80005f4 <__NVIC_GetPriorityGrouping>
 8000732:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000734:	687a      	ldr	r2, [r7, #4]
 8000736:	68b9      	ldr	r1, [r7, #8]
 8000738:	6978      	ldr	r0, [r7, #20]
 800073a:	f7ff ffb1 	bl	80006a0 <NVIC_EncodePriority>
 800073e:	4602      	mov	r2, r0
 8000740:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000744:	4611      	mov	r1, r2
 8000746:	4618      	mov	r0, r3
 8000748:	f7ff ff80 	bl	800064c <__NVIC_SetPriority>
}
 800074c:	bf00      	nop
 800074e:	3718      	adds	r7, #24
 8000750:	46bd      	mov	sp, r7
 8000752:	bd80      	pop	{r7, pc}

08000754 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000754:	b580      	push	{r7, lr}
 8000756:	b082      	sub	sp, #8
 8000758:	af00      	add	r7, sp, #0
 800075a:	4603      	mov	r3, r0
 800075c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800075e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000762:	4618      	mov	r0, r3
 8000764:	f7ff ff54 	bl	8000610 <__NVIC_EnableIRQ>
}
 8000768:	bf00      	nop
 800076a:	3708      	adds	r7, #8
 800076c:	46bd      	mov	sp, r7
 800076e:	bd80      	pop	{r7, pc}

08000770 <HAL_ETH_Init>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 8000770:	b580      	push	{r7, lr}
 8000772:	b088      	sub	sp, #32
 8000774:	af00      	add	r7, sp, #0
 8000776:	6078      	str	r0, [r7, #4]
  uint32_t tempreg = 0, phyreg = 0;
 8000778:	2300      	movs	r3, #0
 800077a:	61fb      	str	r3, [r7, #28]
 800077c:	2300      	movs	r3, #0
 800077e:	60fb      	str	r3, [r7, #12]
  uint32_t hclk = 60000000;
 8000780:	4ba9      	ldr	r3, [pc, #676]	; (8000a28 <HAL_ETH_Init+0x2b8>)
 8000782:	61bb      	str	r3, [r7, #24]
  uint32_t tickstart = 0;
 8000784:	2300      	movs	r3, #0
 8000786:	617b      	str	r3, [r7, #20]
  uint32_t err = ETH_SUCCESS;
 8000788:	2300      	movs	r3, #0
 800078a:	613b      	str	r3, [r7, #16]
  
  /* Check the ETH peripheral state */
  if(heth == NULL)
 800078c:	687b      	ldr	r3, [r7, #4]
 800078e:	2b00      	cmp	r3, #0
 8000790:	d101      	bne.n	8000796 <HAL_ETH_Init+0x26>
  {
    return HAL_ERROR;
 8000792:	2301      	movs	r3, #1
 8000794:	e181      	b.n	8000a9a <HAL_ETH_Init+0x32a>
  assert_param(IS_ETH_AUTONEGOTIATION(heth->Init.AutoNegotiation));
  assert_param(IS_ETH_RX_MODE(heth->Init.RxMode));
  assert_param(IS_ETH_CHECKSUM_MODE(heth->Init.ChecksumMode));
  assert_param(IS_ETH_MEDIA_INTERFACE(heth->Init.MediaInterface));  
  
  if(heth->State == HAL_ETH_STATE_RESET)
 8000796:	687b      	ldr	r3, [r7, #4]
 8000798:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800079c:	b2db      	uxtb	r3, r3
 800079e:	2b00      	cmp	r3, #0
 80007a0:	d106      	bne.n	80007b0 <HAL_ETH_Init+0x40>
  {
    /* Allocate lock resource and initialize it */
    heth->Lock = HAL_UNLOCKED;
 80007a2:	687b      	ldr	r3, [r7, #4]
 80007a4:	2200      	movs	r2, #0
 80007a6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    }
    heth->MspInitCallback(heth);

#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 80007aa:	6878      	ldr	r0, [r7, #4]
 80007ac:	f009 ff7e 	bl	800a6ac <HAL_ETH_MspInit>
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }
  
  /* Enable SYSCFG Clock */
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80007b0:	4b9e      	ldr	r3, [pc, #632]	; (8000a2c <HAL_ETH_Init+0x2bc>)
 80007b2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80007b4:	4a9d      	ldr	r2, [pc, #628]	; (8000a2c <HAL_ETH_Init+0x2bc>)
 80007b6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80007ba:	6453      	str	r3, [r2, #68]	; 0x44
 80007bc:	4b9b      	ldr	r3, [pc, #620]	; (8000a2c <HAL_ETH_Init+0x2bc>)
 80007be:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80007c0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80007c4:	60bb      	str	r3, [r7, #8]
 80007c6:	68bb      	ldr	r3, [r7, #8]
  
  /* Select MII or RMII Mode*/
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 80007c8:	4b99      	ldr	r3, [pc, #612]	; (8000a30 <HAL_ETH_Init+0x2c0>)
 80007ca:	685b      	ldr	r3, [r3, #4]
 80007cc:	4a98      	ldr	r2, [pc, #608]	; (8000a30 <HAL_ETH_Init+0x2c0>)
 80007ce:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 80007d2:	6053      	str	r3, [r2, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 80007d4:	4b96      	ldr	r3, [pc, #600]	; (8000a30 <HAL_ETH_Init+0x2c0>)
 80007d6:	685a      	ldr	r2, [r3, #4]
 80007d8:	687b      	ldr	r3, [r7, #4]
 80007da:	6a1b      	ldr	r3, [r3, #32]
 80007dc:	4994      	ldr	r1, [pc, #592]	; (8000a30 <HAL_ETH_Init+0x2c0>)
 80007de:	4313      	orrs	r3, r2
 80007e0:	604b      	str	r3, [r1, #4]
  
  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  (heth->Instance)->DMABMR |= ETH_DMABMR_SR;
 80007e2:	687b      	ldr	r3, [r7, #4]
 80007e4:	681b      	ldr	r3, [r3, #0]
 80007e6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80007ea:	681a      	ldr	r2, [r3, #0]
 80007ec:	687b      	ldr	r3, [r7, #4]
 80007ee:	681b      	ldr	r3, [r3, #0]
 80007f0:	f042 0201 	orr.w	r2, r2, #1
 80007f4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80007f8:	601a      	str	r2, [r3, #0]
  
  /* Get tick */
  tickstart = HAL_GetTick();
 80007fa:	f7ff fea7 	bl	800054c <HAL_GetTick>
 80007fe:	6178      	str	r0, [r7, #20]
  
  /* Wait for software reset */
  while (((heth->Instance)->DMABMR & ETH_DMABMR_SR) != (uint32_t)RESET)
 8000800:	e011      	b.n	8000826 <HAL_ETH_Init+0xb6>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > ETH_TIMEOUT_SWRESET)
 8000802:	f7ff fea3 	bl	800054c <HAL_GetTick>
 8000806:	4602      	mov	r2, r0
 8000808:	697b      	ldr	r3, [r7, #20]
 800080a:	1ad3      	subs	r3, r2, r3
 800080c:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8000810:	d909      	bls.n	8000826 <HAL_ETH_Init+0xb6>
    {     
      heth->State= HAL_ETH_STATE_TIMEOUT;
 8000812:	687b      	ldr	r3, [r7, #4]
 8000814:	2203      	movs	r2, #3
 8000816:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
      /* Process Unlocked */
      __HAL_UNLOCK(heth);
 800081a:	687b      	ldr	r3, [r7, #4]
 800081c:	2200      	movs	r2, #0
 800081e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
      /* Note: The SWR is not performed if the ETH_RX_CLK or the ETH_TX_CLK are  
         not available, please check your external PHY or the IO configuration */
               
      return HAL_TIMEOUT;
 8000822:	2303      	movs	r3, #3
 8000824:	e139      	b.n	8000a9a <HAL_ETH_Init+0x32a>
  while (((heth->Instance)->DMABMR & ETH_DMABMR_SR) != (uint32_t)RESET)
 8000826:	687b      	ldr	r3, [r7, #4]
 8000828:	681b      	ldr	r3, [r3, #0]
 800082a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800082e:	681b      	ldr	r3, [r3, #0]
 8000830:	f003 0301 	and.w	r3, r3, #1
 8000834:	2b00      	cmp	r3, #0
 8000836:	d1e4      	bne.n	8000802 <HAL_ETH_Init+0x92>
    }
  }
  
  /*-------------------------------- MAC Initialization ----------------------*/
  /* Get the ETHERNET MACMIIAR value */
  tempreg = (heth->Instance)->MACMIIAR;
 8000838:	687b      	ldr	r3, [r7, #4]
 800083a:	681b      	ldr	r3, [r3, #0]
 800083c:	691b      	ldr	r3, [r3, #16]
 800083e:	61fb      	str	r3, [r7, #28]
  /* Clear CSR Clock Range CR[2:0] bits */
  tempreg &= ETH_MACMIIAR_CR_MASK;
 8000840:	69fb      	ldr	r3, [r7, #28]
 8000842:	f023 031c 	bic.w	r3, r3, #28
 8000846:	61fb      	str	r3, [r7, #28]
  
  /* Get hclk frequency value */
  hclk = HAL_RCC_GetHCLKFreq();
 8000848:	f002 fc1c 	bl	8003084 <HAL_RCC_GetHCLKFreq>
 800084c:	61b8      	str	r0, [r7, #24]
  
  /* Set CR bits depending on hclk value */
  if((hclk >= 20000000)&&(hclk < 35000000))
 800084e:	69bb      	ldr	r3, [r7, #24]
 8000850:	4a78      	ldr	r2, [pc, #480]	; (8000a34 <HAL_ETH_Init+0x2c4>)
 8000852:	4293      	cmp	r3, r2
 8000854:	d908      	bls.n	8000868 <HAL_ETH_Init+0xf8>
 8000856:	69bb      	ldr	r3, [r7, #24]
 8000858:	4a77      	ldr	r2, [pc, #476]	; (8000a38 <HAL_ETH_Init+0x2c8>)
 800085a:	4293      	cmp	r3, r2
 800085c:	d804      	bhi.n	8000868 <HAL_ETH_Init+0xf8>
  {
    /* CSR Clock Range between 20-35 MHz */
    tempreg |= (uint32_t)ETH_MACMIIAR_CR_Div16;
 800085e:	69fb      	ldr	r3, [r7, #28]
 8000860:	f043 0308 	orr.w	r3, r3, #8
 8000864:	61fb      	str	r3, [r7, #28]
 8000866:	e027      	b.n	80008b8 <HAL_ETH_Init+0x148>
  }
  else if((hclk >= 35000000)&&(hclk < 60000000))
 8000868:	69bb      	ldr	r3, [r7, #24]
 800086a:	4a73      	ldr	r2, [pc, #460]	; (8000a38 <HAL_ETH_Init+0x2c8>)
 800086c:	4293      	cmp	r3, r2
 800086e:	d908      	bls.n	8000882 <HAL_ETH_Init+0x112>
 8000870:	69bb      	ldr	r3, [r7, #24]
 8000872:	4a6d      	ldr	r2, [pc, #436]	; (8000a28 <HAL_ETH_Init+0x2b8>)
 8000874:	4293      	cmp	r3, r2
 8000876:	d204      	bcs.n	8000882 <HAL_ETH_Init+0x112>
  {
    /* CSR Clock Range between 35-60 MHz */ 
    tempreg |= (uint32_t)ETH_MACMIIAR_CR_Div26;
 8000878:	69fb      	ldr	r3, [r7, #28]
 800087a:	f043 030c 	orr.w	r3, r3, #12
 800087e:	61fb      	str	r3, [r7, #28]
 8000880:	e01a      	b.n	80008b8 <HAL_ETH_Init+0x148>
  }  
  else if((hclk >= 60000000)&&(hclk < 100000000))
 8000882:	69bb      	ldr	r3, [r7, #24]
 8000884:	4a68      	ldr	r2, [pc, #416]	; (8000a28 <HAL_ETH_Init+0x2b8>)
 8000886:	4293      	cmp	r3, r2
 8000888:	d303      	bcc.n	8000892 <HAL_ETH_Init+0x122>
 800088a:	69bb      	ldr	r3, [r7, #24]
 800088c:	4a6b      	ldr	r2, [pc, #428]	; (8000a3c <HAL_ETH_Init+0x2cc>)
 800088e:	4293      	cmp	r3, r2
 8000890:	d911      	bls.n	80008b6 <HAL_ETH_Init+0x146>
  {
    /* CSR Clock Range between 60-100 MHz */ 
    tempreg |= (uint32_t)ETH_MACMIIAR_CR_Div42;
  }  
  else if((hclk >= 100000000)&&(hclk < 150000000))
 8000892:	69bb      	ldr	r3, [r7, #24]
 8000894:	4a69      	ldr	r2, [pc, #420]	; (8000a3c <HAL_ETH_Init+0x2cc>)
 8000896:	4293      	cmp	r3, r2
 8000898:	d908      	bls.n	80008ac <HAL_ETH_Init+0x13c>
 800089a:	69bb      	ldr	r3, [r7, #24]
 800089c:	4a68      	ldr	r2, [pc, #416]	; (8000a40 <HAL_ETH_Init+0x2d0>)
 800089e:	4293      	cmp	r3, r2
 80008a0:	d804      	bhi.n	80008ac <HAL_ETH_Init+0x13c>
  {
    /* CSR Clock Range between 100-150 MHz */ 
    tempreg |= (uint32_t)ETH_MACMIIAR_CR_Div62;
 80008a2:	69fb      	ldr	r3, [r7, #28]
 80008a4:	f043 0304 	orr.w	r3, r3, #4
 80008a8:	61fb      	str	r3, [r7, #28]
 80008aa:	e005      	b.n	80008b8 <HAL_ETH_Init+0x148>
  }
  else /* ((hclk >= 150000000)&&(hclk <= 216000000)) */
  {
    /* CSR Clock Range between 150-216 MHz */ 
    tempreg |= (uint32_t)ETH_MACMIIAR_CR_Div102;    
 80008ac:	69fb      	ldr	r3, [r7, #28]
 80008ae:	f043 0310 	orr.w	r3, r3, #16
 80008b2:	61fb      	str	r3, [r7, #28]
 80008b4:	e000      	b.n	80008b8 <HAL_ETH_Init+0x148>
    tempreg |= (uint32_t)ETH_MACMIIAR_CR_Div42;
 80008b6:	bf00      	nop
  }
  
  /* Write to ETHERNET MAC MIIAR: Configure the ETHERNET CSR Clock Range */
  (heth->Instance)->MACMIIAR = (uint32_t)tempreg;
 80008b8:	687b      	ldr	r3, [r7, #4]
 80008ba:	681b      	ldr	r3, [r3, #0]
 80008bc:	69fa      	ldr	r2, [r7, #28]
 80008be:	611a      	str	r2, [r3, #16]
  
  /*-------------------- PHY initialization and configuration ----------------*/
  /* Put the PHY in reset mode */
  if((HAL_ETH_WritePHYRegister(heth, PHY_BCR, PHY_RESET)) != HAL_OK)
 80008c0:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80008c4:	2100      	movs	r1, #0
 80008c6:	6878      	ldr	r0, [r7, #4]
 80008c8:	f000 f954 	bl	8000b74 <HAL_ETH_WritePHYRegister>
 80008cc:	4603      	mov	r3, r0
 80008ce:	2b00      	cmp	r3, #0
 80008d0:	d00b      	beq.n	80008ea <HAL_ETH_Init+0x17a>
  {
    /* In case of write timeout */
    err = ETH_ERROR;
 80008d2:	2301      	movs	r3, #1
 80008d4:	613b      	str	r3, [r7, #16]
    
    /* Config MAC and DMA */
    ETH_MACDMAConfig(heth, err);
 80008d6:	6939      	ldr	r1, [r7, #16]
 80008d8:	6878      	ldr	r0, [r7, #4]
 80008da:	f000 f9b1 	bl	8000c40 <ETH_MACDMAConfig>
    
    /* Set the ETH peripheral state to READY */
    heth->State = HAL_ETH_STATE_READY;
 80008de:	687b      	ldr	r3, [r7, #4]
 80008e0:	2201      	movs	r2, #1
 80008e2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    
    /* Return HAL_ERROR */
    return HAL_ERROR;
 80008e6:	2301      	movs	r3, #1
 80008e8:	e0d7      	b.n	8000a9a <HAL_ETH_Init+0x32a>
  }
  
  /* Delay to assure PHY reset */
  HAL_Delay(PHY_RESET_DELAY);
 80008ea:	20ff      	movs	r0, #255	; 0xff
 80008ec:	f7ff fe3a 	bl	8000564 <HAL_Delay>
  
  if((heth->Init).AutoNegotiation != ETH_AUTONEGOTIATION_DISABLE)
 80008f0:	687b      	ldr	r3, [r7, #4]
 80008f2:	685b      	ldr	r3, [r3, #4]
 80008f4:	2b00      	cmp	r3, #0
 80008f6:	f000 80a5 	beq.w	8000a44 <HAL_ETH_Init+0x2d4>
  {
    /* Get tick */
    tickstart = HAL_GetTick();
 80008fa:	f7ff fe27 	bl	800054c <HAL_GetTick>
 80008fe:	6178      	str	r0, [r7, #20]
    
    /* We wait for linked status */
    do
    {
      HAL_ETH_ReadPHYRegister(heth, PHY_BSR, &phyreg);
 8000900:	f107 030c 	add.w	r3, r7, #12
 8000904:	461a      	mov	r2, r3
 8000906:	2101      	movs	r1, #1
 8000908:	6878      	ldr	r0, [r7, #4]
 800090a:	f000 f8cb 	bl	8000aa4 <HAL_ETH_ReadPHYRegister>
      
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > ETH_TIMEOUT_LINKED_STATE)
 800090e:	f7ff fe1d 	bl	800054c <HAL_GetTick>
 8000912:	4602      	mov	r2, r0
 8000914:	697b      	ldr	r3, [r7, #20]
 8000916:	1ad3      	subs	r3, r2, r3
 8000918:	f241 3288 	movw	r2, #5000	; 0x1388
 800091c:	4293      	cmp	r3, r2
 800091e:	d90f      	bls.n	8000940 <HAL_ETH_Init+0x1d0>
      {
        /* In case of write timeout */
        err = ETH_ERROR;
 8000920:	2301      	movs	r3, #1
 8000922:	613b      	str	r3, [r7, #16]
      
        /* Config MAC and DMA */
        ETH_MACDMAConfig(heth, err);
 8000924:	6939      	ldr	r1, [r7, #16]
 8000926:	6878      	ldr	r0, [r7, #4]
 8000928:	f000 f98a 	bl	8000c40 <ETH_MACDMAConfig>
        
        heth->State= HAL_ETH_STATE_READY;
 800092c:	687b      	ldr	r3, [r7, #4]
 800092e:	2201      	movs	r2, #1
 8000930:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
        /* Process Unlocked */
        __HAL_UNLOCK(heth);
 8000934:	687b      	ldr	r3, [r7, #4]
 8000936:	2200      	movs	r2, #0
 8000938:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
        return HAL_TIMEOUT;
 800093c:	2303      	movs	r3, #3
 800093e:	e0ac      	b.n	8000a9a <HAL_ETH_Init+0x32a>
      }
    } while (((phyreg & PHY_LINKED_STATUS) != PHY_LINKED_STATUS));
 8000940:	68fb      	ldr	r3, [r7, #12]
 8000942:	f003 0304 	and.w	r3, r3, #4
 8000946:	2b00      	cmp	r3, #0
 8000948:	d0da      	beq.n	8000900 <HAL_ETH_Init+0x190>

    
    /* Enable Auto-Negotiation */
    if((HAL_ETH_WritePHYRegister(heth, PHY_BCR, PHY_AUTONEGOTIATION)) != HAL_OK)
 800094a:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800094e:	2100      	movs	r1, #0
 8000950:	6878      	ldr	r0, [r7, #4]
 8000952:	f000 f90f 	bl	8000b74 <HAL_ETH_WritePHYRegister>
 8000956:	4603      	mov	r3, r0
 8000958:	2b00      	cmp	r3, #0
 800095a:	d00b      	beq.n	8000974 <HAL_ETH_Init+0x204>
    {
      /* In case of write timeout */
      err = ETH_ERROR;
 800095c:	2301      	movs	r3, #1
 800095e:	613b      	str	r3, [r7, #16]
      
      /* Config MAC and DMA */
      ETH_MACDMAConfig(heth, err);
 8000960:	6939      	ldr	r1, [r7, #16]
 8000962:	6878      	ldr	r0, [r7, #4]
 8000964:	f000 f96c 	bl	8000c40 <ETH_MACDMAConfig>
      
      /* Set the ETH peripheral state to READY */
      heth->State = HAL_ETH_STATE_READY;
 8000968:	687b      	ldr	r3, [r7, #4]
 800096a:	2201      	movs	r2, #1
 800096c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      
      /* Return HAL_ERROR */
      return HAL_ERROR;   
 8000970:	2301      	movs	r3, #1
 8000972:	e092      	b.n	8000a9a <HAL_ETH_Init+0x32a>
    }
    
    /* Get tick */
    tickstart = HAL_GetTick();
 8000974:	f7ff fdea 	bl	800054c <HAL_GetTick>
 8000978:	6178      	str	r0, [r7, #20]
    
    /* Wait until the auto-negotiation will be completed */
    do
    {
      HAL_ETH_ReadPHYRegister(heth, PHY_BSR, &phyreg);
 800097a:	f107 030c 	add.w	r3, r7, #12
 800097e:	461a      	mov	r2, r3
 8000980:	2101      	movs	r1, #1
 8000982:	6878      	ldr	r0, [r7, #4]
 8000984:	f000 f88e 	bl	8000aa4 <HAL_ETH_ReadPHYRegister>
      
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > ETH_TIMEOUT_AUTONEGO_COMPLETED)
 8000988:	f7ff fde0 	bl	800054c <HAL_GetTick>
 800098c:	4602      	mov	r2, r0
 800098e:	697b      	ldr	r3, [r7, #20]
 8000990:	1ad3      	subs	r3, r2, r3
 8000992:	f241 3288 	movw	r2, #5000	; 0x1388
 8000996:	4293      	cmp	r3, r2
 8000998:	d90f      	bls.n	80009ba <HAL_ETH_Init+0x24a>
      {
        /* In case of write timeout */
        err = ETH_ERROR;
 800099a:	2301      	movs	r3, #1
 800099c:	613b      	str	r3, [r7, #16]
      
        /* Config MAC and DMA */
        ETH_MACDMAConfig(heth, err);
 800099e:	6939      	ldr	r1, [r7, #16]
 80009a0:	6878      	ldr	r0, [r7, #4]
 80009a2:	f000 f94d 	bl	8000c40 <ETH_MACDMAConfig>
        
        heth->State= HAL_ETH_STATE_READY;
 80009a6:	687b      	ldr	r3, [r7, #4]
 80009a8:	2201      	movs	r2, #1
 80009aa:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
        /* Process Unlocked */
        __HAL_UNLOCK(heth);
 80009ae:	687b      	ldr	r3, [r7, #4]
 80009b0:	2200      	movs	r2, #0
 80009b2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
        return HAL_TIMEOUT;
 80009b6:	2303      	movs	r3, #3
 80009b8:	e06f      	b.n	8000a9a <HAL_ETH_Init+0x32a>
      }
      
    } while (((phyreg & PHY_AUTONEGO_COMPLETE) != PHY_AUTONEGO_COMPLETE));
 80009ba:	68fb      	ldr	r3, [r7, #12]
 80009bc:	f003 0320 	and.w	r3, r3, #32
 80009c0:	2b00      	cmp	r3, #0
 80009c2:	d0da      	beq.n	800097a <HAL_ETH_Init+0x20a>
    
    /* Read the result of the auto-negotiation */
    if((HAL_ETH_ReadPHYRegister(heth, PHY_SR, &phyreg)) != HAL_OK)
 80009c4:	f107 030c 	add.w	r3, r7, #12
 80009c8:	461a      	mov	r2, r3
 80009ca:	2110      	movs	r1, #16
 80009cc:	6878      	ldr	r0, [r7, #4]
 80009ce:	f000 f869 	bl	8000aa4 <HAL_ETH_ReadPHYRegister>
 80009d2:	4603      	mov	r3, r0
 80009d4:	2b00      	cmp	r3, #0
 80009d6:	d00b      	beq.n	80009f0 <HAL_ETH_Init+0x280>
    {
      /* In case of write timeout */
      err = ETH_ERROR;
 80009d8:	2301      	movs	r3, #1
 80009da:	613b      	str	r3, [r7, #16]
      
      /* Config MAC and DMA */
      ETH_MACDMAConfig(heth, err);
 80009dc:	6939      	ldr	r1, [r7, #16]
 80009de:	6878      	ldr	r0, [r7, #4]
 80009e0:	f000 f92e 	bl	8000c40 <ETH_MACDMAConfig>
      
      /* Set the ETH peripheral state to READY */
      heth->State = HAL_ETH_STATE_READY;
 80009e4:	687b      	ldr	r3, [r7, #4]
 80009e6:	2201      	movs	r2, #1
 80009e8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      
      /* Return HAL_ERROR */
      return HAL_ERROR;   
 80009ec:	2301      	movs	r3, #1
 80009ee:	e054      	b.n	8000a9a <HAL_ETH_Init+0x32a>
    }
    
    /* Configure the MAC with the Duplex Mode fixed by the auto-negotiation process */
    if((phyreg & PHY_DUPLEX_STATUS) != (uint32_t)RESET)
 80009f0:	68fb      	ldr	r3, [r7, #12]
 80009f2:	f003 0304 	and.w	r3, r3, #4
 80009f6:	2b00      	cmp	r3, #0
 80009f8:	d004      	beq.n	8000a04 <HAL_ETH_Init+0x294>
    {
      /* Set Ethernet duplex mode to Full-duplex following the auto-negotiation */
      (heth->Init).DuplexMode = ETH_MODE_FULLDUPLEX;  
 80009fa:	687b      	ldr	r3, [r7, #4]
 80009fc:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000a00:	60da      	str	r2, [r3, #12]
 8000a02:	e002      	b.n	8000a0a <HAL_ETH_Init+0x29a>
    }
    else
    {
      /* Set Ethernet duplex mode to Half-duplex following the auto-negotiation */
      (heth->Init).DuplexMode = ETH_MODE_HALFDUPLEX;           
 8000a04:	687b      	ldr	r3, [r7, #4]
 8000a06:	2200      	movs	r2, #0
 8000a08:	60da      	str	r2, [r3, #12]
    }
    /* Configure the MAC with the speed fixed by the auto-negotiation process */
    if((phyreg & PHY_SPEED_STATUS) == PHY_SPEED_STATUS)
 8000a0a:	68fb      	ldr	r3, [r7, #12]
 8000a0c:	f003 0302 	and.w	r3, r3, #2
 8000a10:	2b00      	cmp	r3, #0
 8000a12:	d003      	beq.n	8000a1c <HAL_ETH_Init+0x2ac>
    {  
      /* Set Ethernet speed to 10M following the auto-negotiation */
      (heth->Init).Speed = ETH_SPEED_10M; 
 8000a14:	687b      	ldr	r3, [r7, #4]
 8000a16:	2200      	movs	r2, #0
 8000a18:	609a      	str	r2, [r3, #8]
 8000a1a:	e035      	b.n	8000a88 <HAL_ETH_Init+0x318>
    }
    else
    {   
      /* Set Ethernet speed to 100M following the auto-negotiation */ 
      (heth->Init).Speed = ETH_SPEED_100M;
 8000a1c:	687b      	ldr	r3, [r7, #4]
 8000a1e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000a22:	609a      	str	r2, [r3, #8]
 8000a24:	e030      	b.n	8000a88 <HAL_ETH_Init+0x318>
 8000a26:	bf00      	nop
 8000a28:	03938700 	.word	0x03938700
 8000a2c:	40023800 	.word	0x40023800
 8000a30:	40013800 	.word	0x40013800
 8000a34:	01312cff 	.word	0x01312cff
 8000a38:	02160ebf 	.word	0x02160ebf
 8000a3c:	05f5e0ff 	.word	0x05f5e0ff
 8000a40:	08f0d17f 	.word	0x08f0d17f
    /* Check parameters */
    assert_param(IS_ETH_SPEED(heth->Init.Speed));
    assert_param(IS_ETH_DUPLEX_MODE(heth->Init.DuplexMode));
    
    /* Set MAC Speed and Duplex Mode */
    if(HAL_ETH_WritePHYRegister(heth, PHY_BCR, ((uint16_t)((heth->Init).DuplexMode >> 3) |
 8000a44:	687b      	ldr	r3, [r7, #4]
 8000a46:	68db      	ldr	r3, [r3, #12]
 8000a48:	08db      	lsrs	r3, r3, #3
 8000a4a:	b29a      	uxth	r2, r3
                                                (uint16_t)((heth->Init).Speed >> 1))) != HAL_OK)
 8000a4c:	687b      	ldr	r3, [r7, #4]
 8000a4e:	689b      	ldr	r3, [r3, #8]
 8000a50:	085b      	lsrs	r3, r3, #1
 8000a52:	b29b      	uxth	r3, r3
    if(HAL_ETH_WritePHYRegister(heth, PHY_BCR, ((uint16_t)((heth->Init).DuplexMode >> 3) |
 8000a54:	4313      	orrs	r3, r2
 8000a56:	b29b      	uxth	r3, r3
 8000a58:	461a      	mov	r2, r3
 8000a5a:	2100      	movs	r1, #0
 8000a5c:	6878      	ldr	r0, [r7, #4]
 8000a5e:	f000 f889 	bl	8000b74 <HAL_ETH_WritePHYRegister>
 8000a62:	4603      	mov	r3, r0
 8000a64:	2b00      	cmp	r3, #0
 8000a66:	d00b      	beq.n	8000a80 <HAL_ETH_Init+0x310>
    {
      /* In case of write timeout */
      err = ETH_ERROR;
 8000a68:	2301      	movs	r3, #1
 8000a6a:	613b      	str	r3, [r7, #16]
      
      /* Config MAC and DMA */
      ETH_MACDMAConfig(heth, err);
 8000a6c:	6939      	ldr	r1, [r7, #16]
 8000a6e:	6878      	ldr	r0, [r7, #4]
 8000a70:	f000 f8e6 	bl	8000c40 <ETH_MACDMAConfig>
      
      /* Set the ETH peripheral state to READY */
      heth->State = HAL_ETH_STATE_READY;
 8000a74:	687b      	ldr	r3, [r7, #4]
 8000a76:	2201      	movs	r2, #1
 8000a78:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      
      /* Return HAL_ERROR */
      return HAL_ERROR;
 8000a7c:	2301      	movs	r3, #1
 8000a7e:	e00c      	b.n	8000a9a <HAL_ETH_Init+0x32a>
    }  
    
    /* Delay to assure PHY configuration */
    HAL_Delay(PHY_CONFIG_DELAY);
 8000a80:	f640 70ff 	movw	r0, #4095	; 0xfff
 8000a84:	f7ff fd6e 	bl	8000564 <HAL_Delay>
  }
  
  /* Config MAC and DMA */
  ETH_MACDMAConfig(heth, err);
 8000a88:	6939      	ldr	r1, [r7, #16]
 8000a8a:	6878      	ldr	r0, [r7, #4]
 8000a8c:	f000 f8d8 	bl	8000c40 <ETH_MACDMAConfig>
  
  /* Set ETH HAL State to Ready */
  heth->State= HAL_ETH_STATE_READY;
 8000a90:	687b      	ldr	r3, [r7, #4]
 8000a92:	2201      	movs	r2, #1
 8000a94:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Return function status */
  return HAL_OK;
 8000a98:	2300      	movs	r3, #0
}
 8000a9a:	4618      	mov	r0, r3
 8000a9c:	3720      	adds	r7, #32
 8000a9e:	46bd      	mov	sp, r7
 8000aa0:	bd80      	pop	{r7, pc}
 8000aa2:	bf00      	nop

08000aa4 <HAL_ETH_ReadPHYRegister>:
  *                   More PHY register could be read depending on the used PHY
  * @param RegValue PHY register value                  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ReadPHYRegister(ETH_HandleTypeDef *heth, uint16_t PHYReg, uint32_t *RegValue)
{
 8000aa4:	b580      	push	{r7, lr}
 8000aa6:	b086      	sub	sp, #24
 8000aa8:	af00      	add	r7, sp, #0
 8000aaa:	60f8      	str	r0, [r7, #12]
 8000aac:	460b      	mov	r3, r1
 8000aae:	607a      	str	r2, [r7, #4]
 8000ab0:	817b      	strh	r3, [r7, #10]
  uint32_t tmpreg = 0;     
 8000ab2:	2300      	movs	r3, #0
 8000ab4:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = 0;
 8000ab6:	2300      	movs	r3, #0
 8000ab8:	613b      	str	r3, [r7, #16]
  
  /* Check parameters */
  assert_param(IS_ETH_PHY_ADDRESS(heth->Init.PhyAddress));
  
  /* Check the ETH peripheral state */
  if(heth->State == HAL_ETH_STATE_BUSY_RD)
 8000aba:	68fb      	ldr	r3, [r7, #12]
 8000abc:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8000ac0:	b2db      	uxtb	r3, r3
 8000ac2:	2b82      	cmp	r3, #130	; 0x82
 8000ac4:	d101      	bne.n	8000aca <HAL_ETH_ReadPHYRegister+0x26>
  {
    return HAL_BUSY;
 8000ac6:	2302      	movs	r3, #2
 8000ac8:	e050      	b.n	8000b6c <HAL_ETH_ReadPHYRegister+0xc8>
  }
  /* Set ETH HAL State to BUSY_RD */
  heth->State = HAL_ETH_STATE_BUSY_RD;
 8000aca:	68fb      	ldr	r3, [r7, #12]
 8000acc:	2282      	movs	r2, #130	; 0x82
 8000ace:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Get the ETHERNET MACMIIAR value */
  tmpreg = heth->Instance->MACMIIAR;
 8000ad2:	68fb      	ldr	r3, [r7, #12]
 8000ad4:	681b      	ldr	r3, [r3, #0]
 8000ad6:	691b      	ldr	r3, [r3, #16]
 8000ad8:	617b      	str	r3, [r7, #20]
  
  /* Keep only the CSR Clock Range CR[2:0] bits value */
  tmpreg &= ~ETH_MACMIIAR_CR_MASK;
 8000ada:	697b      	ldr	r3, [r7, #20]
 8000adc:	f003 031c 	and.w	r3, r3, #28
 8000ae0:	617b      	str	r3, [r7, #20]
  
  /* Prepare the MII address register value */
  tmpreg |=(((uint32_t)heth->Init.PhyAddress << 11) & ETH_MACMIIAR_PA); /* Set the PHY device address   */
 8000ae2:	68fb      	ldr	r3, [r7, #12]
 8000ae4:	8a1b      	ldrh	r3, [r3, #16]
 8000ae6:	02db      	lsls	r3, r3, #11
 8000ae8:	b29b      	uxth	r3, r3
 8000aea:	697a      	ldr	r2, [r7, #20]
 8000aec:	4313      	orrs	r3, r2
 8000aee:	617b      	str	r3, [r7, #20]
  tmpreg |=(((uint32_t)PHYReg<<6) & ETH_MACMIIAR_MR);                   /* Set the PHY register address */
 8000af0:	897b      	ldrh	r3, [r7, #10]
 8000af2:	019b      	lsls	r3, r3, #6
 8000af4:	f403 63f8 	and.w	r3, r3, #1984	; 0x7c0
 8000af8:	697a      	ldr	r2, [r7, #20]
 8000afa:	4313      	orrs	r3, r2
 8000afc:	617b      	str	r3, [r7, #20]
  tmpreg &= ~ETH_MACMIIAR_MW;                                           /* Set the read mode            */
 8000afe:	697b      	ldr	r3, [r7, #20]
 8000b00:	f023 0302 	bic.w	r3, r3, #2
 8000b04:	617b      	str	r3, [r7, #20]
  tmpreg |= ETH_MACMIIAR_MB;                                            /* Set the MII Busy bit         */
 8000b06:	697b      	ldr	r3, [r7, #20]
 8000b08:	f043 0301 	orr.w	r3, r3, #1
 8000b0c:	617b      	str	r3, [r7, #20]
  
  /* Write the result value into the MII Address register */
  heth->Instance->MACMIIAR = tmpreg;
 8000b0e:	68fb      	ldr	r3, [r7, #12]
 8000b10:	681b      	ldr	r3, [r3, #0]
 8000b12:	697a      	ldr	r2, [r7, #20]
 8000b14:	611a      	str	r2, [r3, #16]
  
  /* Get tick */
  tickstart = HAL_GetTick();
 8000b16:	f7ff fd19 	bl	800054c <HAL_GetTick>
 8000b1a:	6138      	str	r0, [r7, #16]
  
  /* Check for the Busy flag */
  while((tmpreg & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8000b1c:	e015      	b.n	8000b4a <HAL_ETH_ReadPHYRegister+0xa6>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > PHY_READ_TO)
 8000b1e:	f7ff fd15 	bl	800054c <HAL_GetTick>
 8000b22:	4602      	mov	r2, r0
 8000b24:	693b      	ldr	r3, [r7, #16]
 8000b26:	1ad3      	subs	r3, r2, r3
 8000b28:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000b2c:	d309      	bcc.n	8000b42 <HAL_ETH_ReadPHYRegister+0x9e>
    {
      heth->State= HAL_ETH_STATE_READY;
 8000b2e:	68fb      	ldr	r3, [r7, #12]
 8000b30:	2201      	movs	r2, #1
 8000b32:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
      /* Process Unlocked */
      __HAL_UNLOCK(heth);
 8000b36:	68fb      	ldr	r3, [r7, #12]
 8000b38:	2200      	movs	r2, #0
 8000b3a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
      return HAL_TIMEOUT;
 8000b3e:	2303      	movs	r3, #3
 8000b40:	e014      	b.n	8000b6c <HAL_ETH_ReadPHYRegister+0xc8>
    }
    
    tmpreg = heth->Instance->MACMIIAR;
 8000b42:	68fb      	ldr	r3, [r7, #12]
 8000b44:	681b      	ldr	r3, [r3, #0]
 8000b46:	691b      	ldr	r3, [r3, #16]
 8000b48:	617b      	str	r3, [r7, #20]
  while((tmpreg & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8000b4a:	697b      	ldr	r3, [r7, #20]
 8000b4c:	f003 0301 	and.w	r3, r3, #1
 8000b50:	2b00      	cmp	r3, #0
 8000b52:	d1e4      	bne.n	8000b1e <HAL_ETH_ReadPHYRegister+0x7a>
  }
  
  /* Get MACMIIDR value */
  *RegValue = (uint16_t)(heth->Instance->MACMIIDR);
 8000b54:	68fb      	ldr	r3, [r7, #12]
 8000b56:	681b      	ldr	r3, [r3, #0]
 8000b58:	695b      	ldr	r3, [r3, #20]
 8000b5a:	b29b      	uxth	r3, r3
 8000b5c:	461a      	mov	r2, r3
 8000b5e:	687b      	ldr	r3, [r7, #4]
 8000b60:	601a      	str	r2, [r3, #0]
  
  /* Set ETH HAL State to READY */
  heth->State = HAL_ETH_STATE_READY;
 8000b62:	68fb      	ldr	r3, [r7, #12]
 8000b64:	2201      	movs	r2, #1
 8000b66:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Return function status */
  return HAL_OK;
 8000b6a:	2300      	movs	r3, #0
}
 8000b6c:	4618      	mov	r0, r3
 8000b6e:	3718      	adds	r7, #24
 8000b70:	46bd      	mov	sp, r7
 8000b72:	bd80      	pop	{r7, pc}

08000b74 <HAL_ETH_WritePHYRegister>:
  *             More PHY register could be written depending on the used PHY
  * @param  RegValue the value to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_WritePHYRegister(ETH_HandleTypeDef *heth, uint16_t PHYReg, uint32_t RegValue)
{
 8000b74:	b580      	push	{r7, lr}
 8000b76:	b086      	sub	sp, #24
 8000b78:	af00      	add	r7, sp, #0
 8000b7a:	60f8      	str	r0, [r7, #12]
 8000b7c:	460b      	mov	r3, r1
 8000b7e:	607a      	str	r2, [r7, #4]
 8000b80:	817b      	strh	r3, [r7, #10]
  uint32_t tmpreg = 0;
 8000b82:	2300      	movs	r3, #0
 8000b84:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = 0;
 8000b86:	2300      	movs	r3, #0
 8000b88:	613b      	str	r3, [r7, #16]
  
  /* Check parameters */
  assert_param(IS_ETH_PHY_ADDRESS(heth->Init.PhyAddress));
  
  /* Check the ETH peripheral state */
  if(heth->State == HAL_ETH_STATE_BUSY_WR)
 8000b8a:	68fb      	ldr	r3, [r7, #12]
 8000b8c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8000b90:	b2db      	uxtb	r3, r3
 8000b92:	2b42      	cmp	r3, #66	; 0x42
 8000b94:	d101      	bne.n	8000b9a <HAL_ETH_WritePHYRegister+0x26>
  {
    return HAL_BUSY;
 8000b96:	2302      	movs	r3, #2
 8000b98:	e04e      	b.n	8000c38 <HAL_ETH_WritePHYRegister+0xc4>
  }
  /* Set ETH HAL State to BUSY_WR */
  heth->State = HAL_ETH_STATE_BUSY_WR;
 8000b9a:	68fb      	ldr	r3, [r7, #12]
 8000b9c:	2242      	movs	r2, #66	; 0x42
 8000b9e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Get the ETHERNET MACMIIAR value */
  tmpreg = heth->Instance->MACMIIAR;
 8000ba2:	68fb      	ldr	r3, [r7, #12]
 8000ba4:	681b      	ldr	r3, [r3, #0]
 8000ba6:	691b      	ldr	r3, [r3, #16]
 8000ba8:	617b      	str	r3, [r7, #20]
  
  /* Keep only the CSR Clock Range CR[2:0] bits value */
  tmpreg &= ~ETH_MACMIIAR_CR_MASK;
 8000baa:	697b      	ldr	r3, [r7, #20]
 8000bac:	f003 031c 	and.w	r3, r3, #28
 8000bb0:	617b      	str	r3, [r7, #20]
  
  /* Prepare the MII register address value */
  tmpreg |=(((uint32_t)heth->Init.PhyAddress<<11) & ETH_MACMIIAR_PA); /* Set the PHY device address */
 8000bb2:	68fb      	ldr	r3, [r7, #12]
 8000bb4:	8a1b      	ldrh	r3, [r3, #16]
 8000bb6:	02db      	lsls	r3, r3, #11
 8000bb8:	b29b      	uxth	r3, r3
 8000bba:	697a      	ldr	r2, [r7, #20]
 8000bbc:	4313      	orrs	r3, r2
 8000bbe:	617b      	str	r3, [r7, #20]
  tmpreg |=(((uint32_t)PHYReg<<6) & ETH_MACMIIAR_MR);                 /* Set the PHY register address */
 8000bc0:	897b      	ldrh	r3, [r7, #10]
 8000bc2:	019b      	lsls	r3, r3, #6
 8000bc4:	f403 63f8 	and.w	r3, r3, #1984	; 0x7c0
 8000bc8:	697a      	ldr	r2, [r7, #20]
 8000bca:	4313      	orrs	r3, r2
 8000bcc:	617b      	str	r3, [r7, #20]
  tmpreg |= ETH_MACMIIAR_MW;                                          /* Set the write mode */
 8000bce:	697b      	ldr	r3, [r7, #20]
 8000bd0:	f043 0302 	orr.w	r3, r3, #2
 8000bd4:	617b      	str	r3, [r7, #20]
  tmpreg |= ETH_MACMIIAR_MB;                                          /* Set the MII Busy bit */
 8000bd6:	697b      	ldr	r3, [r7, #20]
 8000bd8:	f043 0301 	orr.w	r3, r3, #1
 8000bdc:	617b      	str	r3, [r7, #20]
  
  /* Give the value to the MII data register */
  heth->Instance->MACMIIDR = (uint16_t)RegValue;
 8000bde:	687b      	ldr	r3, [r7, #4]
 8000be0:	b29a      	uxth	r2, r3
 8000be2:	68fb      	ldr	r3, [r7, #12]
 8000be4:	681b      	ldr	r3, [r3, #0]
 8000be6:	615a      	str	r2, [r3, #20]
  
  /* Write the result value into the MII Address register */
  heth->Instance->MACMIIAR = tmpreg;
 8000be8:	68fb      	ldr	r3, [r7, #12]
 8000bea:	681b      	ldr	r3, [r3, #0]
 8000bec:	697a      	ldr	r2, [r7, #20]
 8000bee:	611a      	str	r2, [r3, #16]
  
  /* Get tick */
  tickstart = HAL_GetTick();
 8000bf0:	f7ff fcac 	bl	800054c <HAL_GetTick>
 8000bf4:	6138      	str	r0, [r7, #16]
  
  /* Check for the Busy flag */
  while((tmpreg & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8000bf6:	e015      	b.n	8000c24 <HAL_ETH_WritePHYRegister+0xb0>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > PHY_WRITE_TO)
 8000bf8:	f7ff fca8 	bl	800054c <HAL_GetTick>
 8000bfc:	4602      	mov	r2, r0
 8000bfe:	693b      	ldr	r3, [r7, #16]
 8000c00:	1ad3      	subs	r3, r2, r3
 8000c02:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000c06:	d309      	bcc.n	8000c1c <HAL_ETH_WritePHYRegister+0xa8>
    {
      heth->State= HAL_ETH_STATE_READY;
 8000c08:	68fb      	ldr	r3, [r7, #12]
 8000c0a:	2201      	movs	r2, #1
 8000c0c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
      /* Process Unlocked */
      __HAL_UNLOCK(heth);
 8000c10:	68fb      	ldr	r3, [r7, #12]
 8000c12:	2200      	movs	r2, #0
 8000c14:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
      return HAL_TIMEOUT;
 8000c18:	2303      	movs	r3, #3
 8000c1a:	e00d      	b.n	8000c38 <HAL_ETH_WritePHYRegister+0xc4>
    }
    
    tmpreg = heth->Instance->MACMIIAR;
 8000c1c:	68fb      	ldr	r3, [r7, #12]
 8000c1e:	681b      	ldr	r3, [r3, #0]
 8000c20:	691b      	ldr	r3, [r3, #16]
 8000c22:	617b      	str	r3, [r7, #20]
  while((tmpreg & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8000c24:	697b      	ldr	r3, [r7, #20]
 8000c26:	f003 0301 	and.w	r3, r3, #1
 8000c2a:	2b00      	cmp	r3, #0
 8000c2c:	d1e4      	bne.n	8000bf8 <HAL_ETH_WritePHYRegister+0x84>
  }
  
  /* Set ETH HAL State to READY */
  heth->State = HAL_ETH_STATE_READY;
 8000c2e:	68fb      	ldr	r3, [r7, #12]
 8000c30:	2201      	movs	r2, #1
 8000c32:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Return function status */
  return HAL_OK; 
 8000c36:	2300      	movs	r3, #0
}
 8000c38:	4618      	mov	r0, r3
 8000c3a:	3718      	adds	r7, #24
 8000c3c:	46bd      	mov	sp, r7
 8000c3e:	bd80      	pop	{r7, pc}

08000c40 <ETH_MACDMAConfig>:
  *         the configuration information for ETHERNET module
  * @param  err Ethernet Init error
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth, uint32_t err)
{
 8000c40:	b580      	push	{r7, lr}
 8000c42:	b0b0      	sub	sp, #192	; 0xc0
 8000c44:	af00      	add	r7, sp, #0
 8000c46:	6078      	str	r0, [r7, #4]
 8000c48:	6039      	str	r1, [r7, #0]
  ETH_MACInitTypeDef macinit;
  ETH_DMAInitTypeDef dmainit;
  uint32_t tmpreg = 0;
 8000c4a:	2300      	movs	r3, #0
 8000c4c:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  
  if (err != ETH_SUCCESS) /* Auto-negotiation failed */
 8000c50:	683b      	ldr	r3, [r7, #0]
 8000c52:	2b00      	cmp	r3, #0
 8000c54:	d007      	beq.n	8000c66 <ETH_MACDMAConfig+0x26>
  {
    /* Set Ethernet duplex mode to Full-duplex */
    (heth->Init).DuplexMode = ETH_MODE_FULLDUPLEX;
 8000c56:	687b      	ldr	r3, [r7, #4]
 8000c58:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000c5c:	60da      	str	r2, [r3, #12]
    
    /* Set Ethernet speed to 100M */
    (heth->Init).Speed = ETH_SPEED_100M;
 8000c5e:	687b      	ldr	r3, [r7, #4]
 8000c60:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000c64:	609a      	str	r2, [r3, #8]
  }
  
  /* Ethernet MAC default initialization **************************************/
  macinit.Watchdog = ETH_WATCHDOG_ENABLE;
 8000c66:	2300      	movs	r3, #0
 8000c68:	64bb      	str	r3, [r7, #72]	; 0x48
  macinit.Jabber = ETH_JABBER_ENABLE;
 8000c6a:	2300      	movs	r3, #0
 8000c6c:	64fb      	str	r3, [r7, #76]	; 0x4c
  macinit.InterFrameGap = ETH_INTERFRAMEGAP_96BIT;
 8000c6e:	2300      	movs	r3, #0
 8000c70:	653b      	str	r3, [r7, #80]	; 0x50
  macinit.CarrierSense = ETH_CARRIERSENCE_ENABLE;
 8000c72:	2300      	movs	r3, #0
 8000c74:	657b      	str	r3, [r7, #84]	; 0x54
  macinit.ReceiveOwn = ETH_RECEIVEOWN_ENABLE;
 8000c76:	2300      	movs	r3, #0
 8000c78:	65bb      	str	r3, [r7, #88]	; 0x58
  macinit.LoopbackMode = ETH_LOOPBACKMODE_DISABLE;
 8000c7a:	2300      	movs	r3, #0
 8000c7c:	65fb      	str	r3, [r7, #92]	; 0x5c
  if(heth->Init.ChecksumMode == ETH_CHECKSUM_BY_HARDWARE)
 8000c7e:	687b      	ldr	r3, [r7, #4]
 8000c80:	69db      	ldr	r3, [r3, #28]
 8000c82:	2b00      	cmp	r3, #0
 8000c84:	d103      	bne.n	8000c8e <ETH_MACDMAConfig+0x4e>
  {
    macinit.ChecksumOffload = ETH_CHECKSUMOFFLAOD_ENABLE;
 8000c86:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000c8a:	663b      	str	r3, [r7, #96]	; 0x60
 8000c8c:	e001      	b.n	8000c92 <ETH_MACDMAConfig+0x52>
  }
  else
  {
    macinit.ChecksumOffload = ETH_CHECKSUMOFFLAOD_DISABLE;
 8000c8e:	2300      	movs	r3, #0
 8000c90:	663b      	str	r3, [r7, #96]	; 0x60
  }
  macinit.RetryTransmission = ETH_RETRYTRANSMISSION_DISABLE;
 8000c92:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000c96:	667b      	str	r3, [r7, #100]	; 0x64
  macinit.AutomaticPadCRCStrip = ETH_AUTOMATICPADCRCSTRIP_DISABLE;
 8000c98:	2300      	movs	r3, #0
 8000c9a:	66bb      	str	r3, [r7, #104]	; 0x68
  macinit.BackOffLimit = ETH_BACKOFFLIMIT_10;
 8000c9c:	2300      	movs	r3, #0
 8000c9e:	66fb      	str	r3, [r7, #108]	; 0x6c
  macinit.DeferralCheck = ETH_DEFFERRALCHECK_DISABLE;
 8000ca0:	2300      	movs	r3, #0
 8000ca2:	673b      	str	r3, [r7, #112]	; 0x70
  macinit.ReceiveAll = ETH_RECEIVEAll_DISABLE;
 8000ca4:	2300      	movs	r3, #0
 8000ca6:	677b      	str	r3, [r7, #116]	; 0x74
  macinit.SourceAddrFilter = ETH_SOURCEADDRFILTER_DISABLE;
 8000ca8:	2300      	movs	r3, #0
 8000caa:	67bb      	str	r3, [r7, #120]	; 0x78
  macinit.PassControlFrames = ETH_PASSCONTROLFRAMES_BLOCKALL;
 8000cac:	2340      	movs	r3, #64	; 0x40
 8000cae:	67fb      	str	r3, [r7, #124]	; 0x7c
  macinit.BroadcastFramesReception = ETH_BROADCASTFRAMESRECEPTION_ENABLE;
 8000cb0:	2300      	movs	r3, #0
 8000cb2:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  macinit.DestinationAddrFilter = ETH_DESTINATIONADDRFILTER_NORMAL;
 8000cb6:	2300      	movs	r3, #0
 8000cb8:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  macinit.PromiscuousMode = ETH_PROMISCUOUS_MODE_DISABLE;
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  macinit.MulticastFramesFilter = ETH_MULTICASTFRAMESFILTER_PERFECT;
 8000cc2:	2300      	movs	r3, #0
 8000cc4:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  macinit.UnicastFramesFilter = ETH_UNICASTFRAMESFILTER_PERFECT;
 8000cc8:	2300      	movs	r3, #0
 8000cca:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  macinit.HashTableHigh = 0x0;
 8000cce:	2300      	movs	r3, #0
 8000cd0:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  macinit.HashTableLow = 0x0;
 8000cd4:	2300      	movs	r3, #0
 8000cd6:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  macinit.PauseTime = 0x0;
 8000cda:	2300      	movs	r3, #0
 8000cdc:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  macinit.ZeroQuantaPause = ETH_ZEROQUANTAPAUSE_DISABLE;
 8000ce0:	2380      	movs	r3, #128	; 0x80
 8000ce2:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  macinit.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 8000ce6:	2300      	movs	r3, #0
 8000ce8:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  macinit.UnicastPauseFrameDetect = ETH_UNICASTPAUSEFRAMEDETECT_DISABLE;
 8000cec:	2300      	movs	r3, #0
 8000cee:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  macinit.ReceiveFlowControl = ETH_RECEIVEFLOWCONTROL_DISABLE;
 8000cf2:	2300      	movs	r3, #0
 8000cf4:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  macinit.TransmitFlowControl = ETH_TRANSMITFLOWCONTROL_DISABLE;
 8000cf8:	2300      	movs	r3, #0
 8000cfa:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  macinit.VLANTagComparison = ETH_VLANTAGCOMPARISON_16BIT;
 8000cfe:	2300      	movs	r3, #0
 8000d00:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  macinit.VLANTagIdentifier = 0x0;
 8000d04:	2300      	movs	r3, #0
 8000d06:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  
  /*------------------------ ETHERNET MACCR Configuration --------------------*/
  /* Get the ETHERNET MACCR value */
  tmpreg = (heth->Instance)->MACCR;
 8000d0a:	687b      	ldr	r3, [r7, #4]
 8000d0c:	681b      	ldr	r3, [r3, #0]
 8000d0e:	681b      	ldr	r3, [r3, #0]
 8000d10:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  /* Clear WD, PCE, PS, TE and RE bits */
  tmpreg &= ETH_MACCR_CLEAR_MASK;
 8000d14:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8000d18:	4bab      	ldr	r3, [pc, #684]	; (8000fc8 <ETH_MACDMAConfig+0x388>)
 8000d1a:	4013      	ands	r3, r2
 8000d1c:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  /* Set the IPCO bit according to ETH ChecksumOffload value */
  /* Set the DR bit according to ETH RetryTransmission value */
  /* Set the ACS bit according to ETH AutomaticPadCRCStrip value */
  /* Set the BL bit according to ETH BackOffLimit value */
  /* Set the DC bit according to ETH DeferralCheck value */
  tmpreg |= (uint32_t)(macinit.Watchdog | 
 8000d20:	6cba      	ldr	r2, [r7, #72]	; 0x48
                       macinit.Jabber | 
 8000d22:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  tmpreg |= (uint32_t)(macinit.Watchdog | 
 8000d24:	431a      	orrs	r2, r3
                       macinit.InterFrameGap |
 8000d26:	6d3b      	ldr	r3, [r7, #80]	; 0x50
                       macinit.Jabber | 
 8000d28:	431a      	orrs	r2, r3
                       macinit.CarrierSense |
 8000d2a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
                       macinit.InterFrameGap |
 8000d2c:	431a      	orrs	r2, r3
                       (heth->Init).Speed | 
 8000d2e:	687b      	ldr	r3, [r7, #4]
 8000d30:	689b      	ldr	r3, [r3, #8]
                       macinit.CarrierSense |
 8000d32:	431a      	orrs	r2, r3
                       macinit.ReceiveOwn |
 8000d34:	6dbb      	ldr	r3, [r7, #88]	; 0x58
                       (heth->Init).Speed | 
 8000d36:	431a      	orrs	r2, r3
                       macinit.LoopbackMode |
 8000d38:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
                       macinit.ReceiveOwn |
 8000d3a:	431a      	orrs	r2, r3
                       (heth->Init).DuplexMode | 
 8000d3c:	687b      	ldr	r3, [r7, #4]
 8000d3e:	68db      	ldr	r3, [r3, #12]
                       macinit.LoopbackMode |
 8000d40:	431a      	orrs	r2, r3
                       macinit.ChecksumOffload |    
 8000d42:	6e3b      	ldr	r3, [r7, #96]	; 0x60
                       (heth->Init).DuplexMode | 
 8000d44:	431a      	orrs	r2, r3
                       macinit.RetryTransmission | 
 8000d46:	6e7b      	ldr	r3, [r7, #100]	; 0x64
                       macinit.ChecksumOffload |    
 8000d48:	431a      	orrs	r2, r3
                       macinit.AutomaticPadCRCStrip | 
 8000d4a:	6ebb      	ldr	r3, [r7, #104]	; 0x68
                       macinit.RetryTransmission | 
 8000d4c:	431a      	orrs	r2, r3
                       macinit.BackOffLimit | 
 8000d4e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
                       macinit.AutomaticPadCRCStrip | 
 8000d50:	431a      	orrs	r2, r3
                       macinit.DeferralCheck);
 8000d52:	6f3b      	ldr	r3, [r7, #112]	; 0x70
                       macinit.BackOffLimit | 
 8000d54:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(macinit.Watchdog | 
 8000d56:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8000d5a:	4313      	orrs	r3, r2
 8000d5c:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  
  /* Write to ETHERNET MACCR */
  (heth->Instance)->MACCR = (uint32_t)tmpreg;
 8000d60:	687b      	ldr	r3, [r7, #4]
 8000d62:	681b      	ldr	r3, [r3, #0]
 8000d64:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8000d68:	601a      	str	r2, [r3, #0]
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg = (heth->Instance)->MACCR;
 8000d6a:	687b      	ldr	r3, [r7, #4]
 8000d6c:	681b      	ldr	r3, [r3, #0]
 8000d6e:	681b      	ldr	r3, [r3, #0]
 8000d70:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8000d74:	2001      	movs	r0, #1
 8000d76:	f7ff fbf5 	bl	8000564 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg; 
 8000d7a:	687b      	ldr	r3, [r7, #4]
 8000d7c:	681b      	ldr	r3, [r3, #0]
 8000d7e:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8000d82:	601a      	str	r2, [r3, #0]
  /* Set the DAIF bit according to ETH DestinationAddrFilter value */
  /* Set the PR bit according to ETH PromiscuousMode value */
  /* Set the PM, HMC and HPF bits according to ETH MulticastFramesFilter value */
  /* Set the HUC and HPF bits according to ETH UnicastFramesFilter value */
  /* Write to ETHERNET MACFFR */  
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll | 
 8000d84:	6f7a      	ldr	r2, [r7, #116]	; 0x74
                                        macinit.SourceAddrFilter |
 8000d86:	6fbb      	ldr	r3, [r7, #120]	; 0x78
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll | 
 8000d88:	431a      	orrs	r2, r3
                                        macinit.PassControlFrames |
 8000d8a:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
                                        macinit.SourceAddrFilter |
 8000d8c:	431a      	orrs	r2, r3
                                        macinit.BroadcastFramesReception | 
 8000d8e:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
                                        macinit.PassControlFrames |
 8000d92:	431a      	orrs	r2, r3
                                        macinit.DestinationAddrFilter |
 8000d94:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
                                        macinit.BroadcastFramesReception | 
 8000d98:	431a      	orrs	r2, r3
                                        macinit.PromiscuousMode |
 8000d9a:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
                                        macinit.DestinationAddrFilter |
 8000d9e:	431a      	orrs	r2, r3
                                        macinit.MulticastFramesFilter |
 8000da0:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
                                        macinit.PromiscuousMode |
 8000da4:	ea42 0103 	orr.w	r1, r2, r3
                                        macinit.UnicastFramesFilter);
 8000da8:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll | 
 8000dac:	687b      	ldr	r3, [r7, #4]
 8000dae:	681b      	ldr	r3, [r3, #0]
                                        macinit.MulticastFramesFilter |
 8000db0:	430a      	orrs	r2, r1
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll | 
 8000db2:	605a      	str	r2, [r3, #4]
   
   /* Wait until the write operation will be taken into account:
      at least four TX_CLK/RX_CLK clock cycles */
   tmpreg = (heth->Instance)->MACFFR;
 8000db4:	687b      	ldr	r3, [r7, #4]
 8000db6:	681b      	ldr	r3, [r3, #0]
 8000db8:	685b      	ldr	r3, [r3, #4]
 8000dba:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   HAL_Delay(ETH_REG_WRITE_DELAY);
 8000dbe:	2001      	movs	r0, #1
 8000dc0:	f7ff fbd0 	bl	8000564 <HAL_Delay>
   (heth->Instance)->MACFFR = tmpreg;
 8000dc4:	687b      	ldr	r3, [r7, #4]
 8000dc6:	681b      	ldr	r3, [r3, #0]
 8000dc8:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8000dcc:	605a      	str	r2, [r3, #4]
   
   /*--------------- ETHERNET MACHTHR and MACHTLR Configuration --------------*/
   /* Write to ETHERNET MACHTHR */
   (heth->Instance)->MACHTHR = (uint32_t)macinit.HashTableHigh;
 8000dce:	687b      	ldr	r3, [r7, #4]
 8000dd0:	681b      	ldr	r3, [r3, #0]
 8000dd2:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8000dd6:	609a      	str	r2, [r3, #8]
   
   /* Write to ETHERNET MACHTLR */
   (heth->Instance)->MACHTLR = (uint32_t)macinit.HashTableLow;
 8000dd8:	687b      	ldr	r3, [r7, #4]
 8000dda:	681b      	ldr	r3, [r3, #0]
 8000ddc:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 8000de0:	60da      	str	r2, [r3, #12]
   /*----------------------- ETHERNET MACFCR Configuration -------------------*/
   
   /* Get the ETHERNET MACFCR value */  
   tmpreg = (heth->Instance)->MACFCR;
 8000de2:	687b      	ldr	r3, [r7, #4]
 8000de4:	681b      	ldr	r3, [r3, #0]
 8000de6:	699b      	ldr	r3, [r3, #24]
 8000de8:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   /* Clear xx bits */
   tmpreg &= ETH_MACFCR_CLEAR_MASK;
 8000dec:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8000df0:	f64f 7341 	movw	r3, #65345	; 0xff41
 8000df4:	4013      	ands	r3, r2
 8000df6:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   /* Set the DZPQ bit according to ETH ZeroQuantaPause value */
   /* Set the PLT bit according to ETH PauseLowThreshold value */
   /* Set the UP bit according to ETH UnicastPauseFrameDetect value */
   /* Set the RFE bit according to ETH ReceiveFlowControl value */
   /* Set the TFE bit according to ETH TransmitFlowControl value */ 
   tmpreg |= (uint32_t)((macinit.PauseTime << 16) | 
 8000dfa:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8000dfe:	041a      	lsls	r2, r3, #16
                        macinit.ZeroQuantaPause |
 8000e00:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
   tmpreg |= (uint32_t)((macinit.PauseTime << 16) | 
 8000e04:	431a      	orrs	r2, r3
                        macinit.PauseLowThreshold |
 8000e06:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
                        macinit.ZeroQuantaPause |
 8000e0a:	431a      	orrs	r2, r3
                        macinit.UnicastPauseFrameDetect | 
 8000e0c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
                        macinit.PauseLowThreshold |
 8000e10:	431a      	orrs	r2, r3
                        macinit.ReceiveFlowControl |
 8000e12:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
                        macinit.UnicastPauseFrameDetect | 
 8000e16:	431a      	orrs	r2, r3
                        macinit.TransmitFlowControl); 
 8000e18:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
                        macinit.ReceiveFlowControl |
 8000e1c:	4313      	orrs	r3, r2
   tmpreg |= (uint32_t)((macinit.PauseTime << 16) | 
 8000e1e:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8000e22:	4313      	orrs	r3, r2
 8000e24:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   
   /* Write to ETHERNET MACFCR */
   (heth->Instance)->MACFCR = (uint32_t)tmpreg;
 8000e28:	687b      	ldr	r3, [r7, #4]
 8000e2a:	681b      	ldr	r3, [r3, #0]
 8000e2c:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8000e30:	619a      	str	r2, [r3, #24]
   
   /* Wait until the write operation will be taken into account:
   at least four TX_CLK/RX_CLK clock cycles */
   tmpreg = (heth->Instance)->MACFCR;
 8000e32:	687b      	ldr	r3, [r7, #4]
 8000e34:	681b      	ldr	r3, [r3, #0]
 8000e36:	699b      	ldr	r3, [r3, #24]
 8000e38:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   HAL_Delay(ETH_REG_WRITE_DELAY);
 8000e3c:	2001      	movs	r0, #1
 8000e3e:	f7ff fb91 	bl	8000564 <HAL_Delay>
   (heth->Instance)->MACFCR = tmpreg;
 8000e42:	687b      	ldr	r3, [r7, #4]
 8000e44:	681b      	ldr	r3, [r3, #0]
 8000e46:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8000e4a:	619a      	str	r2, [r3, #24]
   
   /*----------------------- ETHERNET MACVLANTR Configuration ----------------*/
   /* Set the ETV bit according to ETH VLANTagComparison value */
   /* Set the VL bit according to ETH VLANTagIdentifier value */  
   (heth->Instance)->MACVLANTR = (uint32_t)(macinit.VLANTagComparison | 
 8000e4c:	f8d7 10b4 	ldr.w	r1, [r7, #180]	; 0xb4
                                            macinit.VLANTagIdentifier);
 8000e50:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
   (heth->Instance)->MACVLANTR = (uint32_t)(macinit.VLANTagComparison | 
 8000e54:	687b      	ldr	r3, [r7, #4]
 8000e56:	681b      	ldr	r3, [r3, #0]
 8000e58:	430a      	orrs	r2, r1
 8000e5a:	61da      	str	r2, [r3, #28]
    
    /* Wait until the write operation will be taken into account:
       at least four TX_CLK/RX_CLK clock cycles */
    tmpreg = (heth->Instance)->MACVLANTR;
 8000e5c:	687b      	ldr	r3, [r7, #4]
 8000e5e:	681b      	ldr	r3, [r3, #0]
 8000e60:	69db      	ldr	r3, [r3, #28]
 8000e62:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8000e66:	2001      	movs	r0, #1
 8000e68:	f7ff fb7c 	bl	8000564 <HAL_Delay>
    (heth->Instance)->MACVLANTR = tmpreg;
 8000e6c:	687b      	ldr	r3, [r7, #4]
 8000e6e:	681b      	ldr	r3, [r3, #0]
 8000e70:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8000e74:	61da      	str	r2, [r3, #28]
    
    /* Ethernet DMA default initialization ************************************/
    dmainit.DropTCPIPChecksumErrorFrame = ETH_DROPTCPIPCHECKSUMERRORFRAME_ENABLE;
 8000e76:	2300      	movs	r3, #0
 8000e78:	60bb      	str	r3, [r7, #8]
    dmainit.ReceiveStoreForward = ETH_RECEIVESTOREFORWARD_ENABLE;
 8000e7a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8000e7e:	60fb      	str	r3, [r7, #12]
    dmainit.FlushReceivedFrame = ETH_FLUSHRECEIVEDFRAME_ENABLE;
 8000e80:	2300      	movs	r3, #0
 8000e82:	613b      	str	r3, [r7, #16]
    dmainit.TransmitStoreForward = ETH_TRANSMITSTOREFORWARD_ENABLE;  
 8000e84:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8000e88:	617b      	str	r3, [r7, #20]
    dmainit.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 8000e8a:	2300      	movs	r3, #0
 8000e8c:	61bb      	str	r3, [r7, #24]
    dmainit.ForwardErrorFrames = ETH_FORWARDERRORFRAMES_DISABLE;
 8000e8e:	2300      	movs	r3, #0
 8000e90:	61fb      	str	r3, [r7, #28]
    dmainit.ForwardUndersizedGoodFrames = ETH_FORWARDUNDERSIZEDGOODFRAMES_DISABLE;
 8000e92:	2300      	movs	r3, #0
 8000e94:	623b      	str	r3, [r7, #32]
    dmainit.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 8000e96:	2300      	movs	r3, #0
 8000e98:	627b      	str	r3, [r7, #36]	; 0x24
    dmainit.SecondFrameOperate = ETH_SECONDFRAMEOPERARTE_ENABLE;
 8000e9a:	2304      	movs	r3, #4
 8000e9c:	62bb      	str	r3, [r7, #40]	; 0x28
    dmainit.AddressAlignedBeats = ETH_ADDRESSALIGNEDBEATS_ENABLE;
 8000e9e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8000ea2:	62fb      	str	r3, [r7, #44]	; 0x2c
    dmainit.FixedBurst = ETH_FIXEDBURST_ENABLE;
 8000ea4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000ea8:	633b      	str	r3, [r7, #48]	; 0x30
    dmainit.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 8000eaa:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000eae:	637b      	str	r3, [r7, #52]	; 0x34
    dmainit.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 8000eb0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000eb4:	63bb      	str	r3, [r7, #56]	; 0x38
    dmainit.EnhancedDescriptorFormat = ETH_DMAENHANCEDDESCRIPTOR_ENABLE;
 8000eb6:	2380      	movs	r3, #128	; 0x80
 8000eb8:	63fb      	str	r3, [r7, #60]	; 0x3c
    dmainit.DescriptorSkipLength = 0x0;
 8000eba:	2300      	movs	r3, #0
 8000ebc:	643b      	str	r3, [r7, #64]	; 0x40
    dmainit.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 8000ebe:	2300      	movs	r3, #0
 8000ec0:	647b      	str	r3, [r7, #68]	; 0x44
    
    /* Get the ETHERNET DMAOMR value */
    tmpreg = (heth->Instance)->DMAOMR;
 8000ec2:	687b      	ldr	r3, [r7, #4]
 8000ec4:	681a      	ldr	r2, [r3, #0]
 8000ec6:	f241 0318 	movw	r3, #4120	; 0x1018
 8000eca:	4413      	add	r3, r2
 8000ecc:	681b      	ldr	r3, [r3, #0]
 8000ece:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    /* Clear xx bits */
    tmpreg &= ETH_DMAOMR_CLEAR_MASK;
 8000ed2:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8000ed6:	4b3d      	ldr	r3, [pc, #244]	; (8000fcc <ETH_MACDMAConfig+0x38c>)
 8000ed8:	4013      	ands	r3, r2
 8000eda:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    /* Set the TTC bit according to ETH TransmitThresholdControl value */
    /* Set the FEF bit according to ETH ForwardErrorFrames value */
    /* Set the FUF bit according to ETH ForwardUndersizedGoodFrames value */
    /* Set the RTC bit according to ETH ReceiveThresholdControl value */
    /* Set the OSF bit according to ETH SecondFrameOperate value */
    tmpreg |= (uint32_t)(dmainit.DropTCPIPChecksumErrorFrame | 
 8000ede:	68ba      	ldr	r2, [r7, #8]
                         dmainit.ReceiveStoreForward |
 8000ee0:	68fb      	ldr	r3, [r7, #12]
    tmpreg |= (uint32_t)(dmainit.DropTCPIPChecksumErrorFrame | 
 8000ee2:	431a      	orrs	r2, r3
                         dmainit.FlushReceivedFrame |
 8000ee4:	693b      	ldr	r3, [r7, #16]
                         dmainit.ReceiveStoreForward |
 8000ee6:	431a      	orrs	r2, r3
                         dmainit.TransmitStoreForward | 
 8000ee8:	697b      	ldr	r3, [r7, #20]
                         dmainit.FlushReceivedFrame |
 8000eea:	431a      	orrs	r2, r3
                         dmainit.TransmitThresholdControl |
 8000eec:	69bb      	ldr	r3, [r7, #24]
                         dmainit.TransmitStoreForward | 
 8000eee:	431a      	orrs	r2, r3
                         dmainit.ForwardErrorFrames |
 8000ef0:	69fb      	ldr	r3, [r7, #28]
                         dmainit.TransmitThresholdControl |
 8000ef2:	431a      	orrs	r2, r3
                         dmainit.ForwardUndersizedGoodFrames |
 8000ef4:	6a3b      	ldr	r3, [r7, #32]
                         dmainit.ForwardErrorFrames |
 8000ef6:	431a      	orrs	r2, r3
                         dmainit.ReceiveThresholdControl |
 8000ef8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
                         dmainit.ForwardUndersizedGoodFrames |
 8000efa:	431a      	orrs	r2, r3
                         dmainit.SecondFrameOperate);
 8000efc:	6abb      	ldr	r3, [r7, #40]	; 0x28
                         dmainit.ReceiveThresholdControl |
 8000efe:	4313      	orrs	r3, r2
    tmpreg |= (uint32_t)(dmainit.DropTCPIPChecksumErrorFrame | 
 8000f00:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8000f04:	4313      	orrs	r3, r2
 8000f06:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    
    /* Write to ETHERNET DMAOMR */
    (heth->Instance)->DMAOMR = (uint32_t)tmpreg;
 8000f0a:	687b      	ldr	r3, [r7, #4]
 8000f0c:	681a      	ldr	r2, [r3, #0]
 8000f0e:	f241 0318 	movw	r3, #4120	; 0x1018
 8000f12:	4413      	add	r3, r2
 8000f14:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8000f18:	601a      	str	r2, [r3, #0]
    
    /* Wait until the write operation will be taken into account:
       at least four TX_CLK/RX_CLK clock cycles */
    tmpreg = (heth->Instance)->DMAOMR;
 8000f1a:	687b      	ldr	r3, [r7, #4]
 8000f1c:	681a      	ldr	r2, [r3, #0]
 8000f1e:	f241 0318 	movw	r3, #4120	; 0x1018
 8000f22:	4413      	add	r3, r2
 8000f24:	681b      	ldr	r3, [r3, #0]
 8000f26:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8000f2a:	2001      	movs	r0, #1
 8000f2c:	f7ff fb1a 	bl	8000564 <HAL_Delay>
    (heth->Instance)->DMAOMR = tmpreg;
 8000f30:	687b      	ldr	r3, [r7, #4]
 8000f32:	681a      	ldr	r2, [r3, #0]
 8000f34:	f241 0318 	movw	r3, #4120	; 0x1018
 8000f38:	4413      	add	r3, r2
 8000f3a:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8000f3e:	601a      	str	r2, [r3, #0]
    /* Set the RPBL and 4*PBL bits according to ETH RxDMABurstLength value */
    /* Set the PBL and 4*PBL bits according to ETH TxDMABurstLength value */
    /* Set the Enhanced DMA descriptors bit according to ETH EnhancedDescriptorFormat value*/
    /* Set the DSL bit according to ETH DesciptorSkipLength value */
    /* Set the PR and DA bits according to ETH DMAArbitration value */
    (heth->Instance)->DMABMR = (uint32_t)(dmainit.AddressAlignedBeats | 
 8000f40:	6afa      	ldr	r2, [r7, #44]	; 0x2c
                                          dmainit.FixedBurst |
 8000f42:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    (heth->Instance)->DMABMR = (uint32_t)(dmainit.AddressAlignedBeats | 
 8000f44:	431a      	orrs	r2, r3
                                          dmainit.RxDMABurstLength |    /* !! if 4xPBL is selected for Tx or Rx it is applied for the other */
 8000f46:	6b7b      	ldr	r3, [r7, #52]	; 0x34
                                          dmainit.FixedBurst |
 8000f48:	431a      	orrs	r2, r3
                                          dmainit.TxDMABurstLength |
 8000f4a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
                                          dmainit.RxDMABurstLength |    /* !! if 4xPBL is selected for Tx or Rx it is applied for the other */
 8000f4c:	431a      	orrs	r2, r3
                                          dmainit.EnhancedDescriptorFormat |
 8000f4e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
                                          dmainit.TxDMABurstLength |
 8000f50:	431a      	orrs	r2, r3
                                          (dmainit.DescriptorSkipLength << 2) |
 8000f52:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8000f54:	009b      	lsls	r3, r3, #2
                                          dmainit.EnhancedDescriptorFormat |
 8000f56:	431a      	orrs	r2, r3
                                          dmainit.DMAArbitration |
 8000f58:	6c7b      	ldr	r3, [r7, #68]	; 0x44
                                          (dmainit.DescriptorSkipLength << 2) |
 8000f5a:	431a      	orrs	r2, r3
    (heth->Instance)->DMABMR = (uint32_t)(dmainit.AddressAlignedBeats | 
 8000f5c:	687b      	ldr	r3, [r7, #4]
 8000f5e:	681b      	ldr	r3, [r3, #0]
 8000f60:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8000f64:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8000f68:	601a      	str	r2, [r3, #0]
                                          ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */
     
     /* Wait until the write operation will be taken into account:
        at least four TX_CLK/RX_CLK clock cycles */
     tmpreg = (heth->Instance)->DMABMR;
 8000f6a:	687b      	ldr	r3, [r7, #4]
 8000f6c:	681b      	ldr	r3, [r3, #0]
 8000f6e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8000f72:	681b      	ldr	r3, [r3, #0]
 8000f74:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
     HAL_Delay(ETH_REG_WRITE_DELAY);
 8000f78:	2001      	movs	r0, #1
 8000f7a:	f7ff faf3 	bl	8000564 <HAL_Delay>
     (heth->Instance)->DMABMR = tmpreg;
 8000f7e:	687b      	ldr	r3, [r7, #4]
 8000f80:	681b      	ldr	r3, [r3, #0]
 8000f82:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8000f86:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8000f8a:	601a      	str	r2, [r3, #0]

     if((heth->Init).RxMode == ETH_RXINTERRUPT_MODE)
 8000f8c:	687b      	ldr	r3, [r7, #4]
 8000f8e:	699b      	ldr	r3, [r3, #24]
 8000f90:	2b01      	cmp	r3, #1
 8000f92:	d10d      	bne.n	8000fb0 <ETH_MACDMAConfig+0x370>
     {
       /* Enable the Ethernet Rx Interrupt */
       __HAL_ETH_DMA_ENABLE_IT((heth), ETH_DMA_IT_NIS | ETH_DMA_IT_R);
 8000f94:	687b      	ldr	r3, [r7, #4]
 8000f96:	681a      	ldr	r2, [r3, #0]
 8000f98:	f241 031c 	movw	r3, #4124	; 0x101c
 8000f9c:	4413      	add	r3, r2
 8000f9e:	681b      	ldr	r3, [r3, #0]
 8000fa0:	687a      	ldr	r2, [r7, #4]
 8000fa2:	6811      	ldr	r1, [r2, #0]
 8000fa4:	4a0a      	ldr	r2, [pc, #40]	; (8000fd0 <ETH_MACDMAConfig+0x390>)
 8000fa6:	431a      	orrs	r2, r3
 8000fa8:	f241 031c 	movw	r3, #4124	; 0x101c
 8000fac:	440b      	add	r3, r1
 8000fae:	601a      	str	r2, [r3, #0]
     }

     /* Initialize MAC address in ethernet MAC */ 
     ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 8000fb0:	687b      	ldr	r3, [r7, #4]
 8000fb2:	695b      	ldr	r3, [r3, #20]
 8000fb4:	461a      	mov	r2, r3
 8000fb6:	2100      	movs	r1, #0
 8000fb8:	6878      	ldr	r0, [r7, #4]
 8000fba:	f000 f80b 	bl	8000fd4 <ETH_MACAddressConfig>
}
 8000fbe:	bf00      	nop
 8000fc0:	37c0      	adds	r7, #192	; 0xc0
 8000fc2:	46bd      	mov	sp, r7
 8000fc4:	bd80      	pop	{r7, pc}
 8000fc6:	bf00      	nop
 8000fc8:	ff20810f 	.word	0xff20810f
 8000fcc:	f8de3f23 	.word	0xf8de3f23
 8000fd0:	00010040 	.word	0x00010040

08000fd4 <ETH_MACAddressConfig>:
  *             @arg ETH_MAC_Address3: MAC Address3
  * @param  Addr Pointer to MAC address buffer data (6 bytes)
  * @retval HAL status
  */
static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
{
 8000fd4:	b480      	push	{r7}
 8000fd6:	b087      	sub	sp, #28
 8000fd8:	af00      	add	r7, sp, #0
 8000fda:	60f8      	str	r0, [r7, #12]
 8000fdc:	60b9      	str	r1, [r7, #8]
 8000fde:	607a      	str	r2, [r7, #4]
  
  /* Check the parameters */
  assert_param(IS_ETH_MAC_ADDRESS0123(MacAddr));
  
  /* Calculate the selected MAC address high register */
  tmpreg = ((uint32_t)Addr[5] << 8) | (uint32_t)Addr[4];
 8000fe0:	687b      	ldr	r3, [r7, #4]
 8000fe2:	3305      	adds	r3, #5
 8000fe4:	781b      	ldrb	r3, [r3, #0]
 8000fe6:	021b      	lsls	r3, r3, #8
 8000fe8:	687a      	ldr	r2, [r7, #4]
 8000fea:	3204      	adds	r2, #4
 8000fec:	7812      	ldrb	r2, [r2, #0]
 8000fee:	4313      	orrs	r3, r2
 8000ff0:	617b      	str	r3, [r7, #20]
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg;
 8000ff2:	68ba      	ldr	r2, [r7, #8]
 8000ff4:	4b11      	ldr	r3, [pc, #68]	; (800103c <ETH_MACAddressConfig+0x68>)
 8000ff6:	4413      	add	r3, r2
 8000ff8:	461a      	mov	r2, r3
 8000ffa:	697b      	ldr	r3, [r7, #20]
 8000ffc:	6013      	str	r3, [r2, #0]
  /* Calculate the selected MAC address low register */
  tmpreg = ((uint32_t)Addr[3] << 24) | ((uint32_t)Addr[2] << 16) | ((uint32_t)Addr[1] << 8) | Addr[0];
 8000ffe:	687b      	ldr	r3, [r7, #4]
 8001000:	3303      	adds	r3, #3
 8001002:	781b      	ldrb	r3, [r3, #0]
 8001004:	061a      	lsls	r2, r3, #24
 8001006:	687b      	ldr	r3, [r7, #4]
 8001008:	3302      	adds	r3, #2
 800100a:	781b      	ldrb	r3, [r3, #0]
 800100c:	041b      	lsls	r3, r3, #16
 800100e:	431a      	orrs	r2, r3
 8001010:	687b      	ldr	r3, [r7, #4]
 8001012:	3301      	adds	r3, #1
 8001014:	781b      	ldrb	r3, [r3, #0]
 8001016:	021b      	lsls	r3, r3, #8
 8001018:	4313      	orrs	r3, r2
 800101a:	687a      	ldr	r2, [r7, #4]
 800101c:	7812      	ldrb	r2, [r2, #0]
 800101e:	4313      	orrs	r3, r2
 8001020:	617b      	str	r3, [r7, #20]
  
  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg;
 8001022:	68ba      	ldr	r2, [r7, #8]
 8001024:	4b06      	ldr	r3, [pc, #24]	; (8001040 <ETH_MACAddressConfig+0x6c>)
 8001026:	4413      	add	r3, r2
 8001028:	461a      	mov	r2, r3
 800102a:	697b      	ldr	r3, [r7, #20]
 800102c:	6013      	str	r3, [r2, #0]
}
 800102e:	bf00      	nop
 8001030:	371c      	adds	r7, #28
 8001032:	46bd      	mov	sp, r7
 8001034:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001038:	4770      	bx	lr
 800103a:	bf00      	nop
 800103c:	40028040 	.word	0x40028040
 8001040:	40028044 	.word	0x40028044

08001044 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001044:	b480      	push	{r7}
 8001046:	b089      	sub	sp, #36	; 0x24
 8001048:	af00      	add	r7, sp, #0
 800104a:	6078      	str	r0, [r7, #4]
 800104c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 800104e:	2300      	movs	r3, #0
 8001050:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8001052:	2300      	movs	r3, #0
 8001054:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8001056:	2300      	movs	r3, #0
 8001058:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 800105a:	2300      	movs	r3, #0
 800105c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 800105e:	2300      	movs	r3, #0
 8001060:	61fb      	str	r3, [r7, #28]
 8001062:	e175      	b.n	8001350 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8001064:	2201      	movs	r2, #1
 8001066:	69fb      	ldr	r3, [r7, #28]
 8001068:	fa02 f303 	lsl.w	r3, r2, r3
 800106c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800106e:	683b      	ldr	r3, [r7, #0]
 8001070:	681b      	ldr	r3, [r3, #0]
 8001072:	697a      	ldr	r2, [r7, #20]
 8001074:	4013      	ands	r3, r2
 8001076:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001078:	693a      	ldr	r2, [r7, #16]
 800107a:	697b      	ldr	r3, [r7, #20]
 800107c:	429a      	cmp	r2, r3
 800107e:	f040 8164 	bne.w	800134a <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001082:	683b      	ldr	r3, [r7, #0]
 8001084:	685b      	ldr	r3, [r3, #4]
 8001086:	2b01      	cmp	r3, #1
 8001088:	d00b      	beq.n	80010a2 <HAL_GPIO_Init+0x5e>
 800108a:	683b      	ldr	r3, [r7, #0]
 800108c:	685b      	ldr	r3, [r3, #4]
 800108e:	2b02      	cmp	r3, #2
 8001090:	d007      	beq.n	80010a2 <HAL_GPIO_Init+0x5e>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001092:	683b      	ldr	r3, [r7, #0]
 8001094:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001096:	2b11      	cmp	r3, #17
 8001098:	d003      	beq.n	80010a2 <HAL_GPIO_Init+0x5e>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800109a:	683b      	ldr	r3, [r7, #0]
 800109c:	685b      	ldr	r3, [r3, #4]
 800109e:	2b12      	cmp	r3, #18
 80010a0:	d130      	bne.n	8001104 <HAL_GPIO_Init+0xc0>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80010a2:	687b      	ldr	r3, [r7, #4]
 80010a4:	689b      	ldr	r3, [r3, #8]
 80010a6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 80010a8:	69fb      	ldr	r3, [r7, #28]
 80010aa:	005b      	lsls	r3, r3, #1
 80010ac:	2203      	movs	r2, #3
 80010ae:	fa02 f303 	lsl.w	r3, r2, r3
 80010b2:	43db      	mvns	r3, r3
 80010b4:	69ba      	ldr	r2, [r7, #24]
 80010b6:	4013      	ands	r3, r2
 80010b8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 80010ba:	683b      	ldr	r3, [r7, #0]
 80010bc:	68da      	ldr	r2, [r3, #12]
 80010be:	69fb      	ldr	r3, [r7, #28]
 80010c0:	005b      	lsls	r3, r3, #1
 80010c2:	fa02 f303 	lsl.w	r3, r2, r3
 80010c6:	69ba      	ldr	r2, [r7, #24]
 80010c8:	4313      	orrs	r3, r2
 80010ca:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80010cc:	687b      	ldr	r3, [r7, #4]
 80010ce:	69ba      	ldr	r2, [r7, #24]
 80010d0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80010d2:	687b      	ldr	r3, [r7, #4]
 80010d4:	685b      	ldr	r3, [r3, #4]
 80010d6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80010d8:	2201      	movs	r2, #1
 80010da:	69fb      	ldr	r3, [r7, #28]
 80010dc:	fa02 f303 	lsl.w	r3, r2, r3
 80010e0:	43db      	mvns	r3, r3
 80010e2:	69ba      	ldr	r2, [r7, #24]
 80010e4:	4013      	ands	r3, r2
 80010e6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 80010e8:	683b      	ldr	r3, [r7, #0]
 80010ea:	685b      	ldr	r3, [r3, #4]
 80010ec:	091b      	lsrs	r3, r3, #4
 80010ee:	f003 0201 	and.w	r2, r3, #1
 80010f2:	69fb      	ldr	r3, [r7, #28]
 80010f4:	fa02 f303 	lsl.w	r3, r2, r3
 80010f8:	69ba      	ldr	r2, [r7, #24]
 80010fa:	4313      	orrs	r3, r2
 80010fc:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	69ba      	ldr	r2, [r7, #24]
 8001102:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	68db      	ldr	r3, [r3, #12]
 8001108:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 800110a:	69fb      	ldr	r3, [r7, #28]
 800110c:	005b      	lsls	r3, r3, #1
 800110e:	2203      	movs	r2, #3
 8001110:	fa02 f303 	lsl.w	r3, r2, r3
 8001114:	43db      	mvns	r3, r3
 8001116:	69ba      	ldr	r2, [r7, #24]
 8001118:	4013      	ands	r3, r2
 800111a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2));
 800111c:	683b      	ldr	r3, [r7, #0]
 800111e:	689a      	ldr	r2, [r3, #8]
 8001120:	69fb      	ldr	r3, [r7, #28]
 8001122:	005b      	lsls	r3, r3, #1
 8001124:	fa02 f303 	lsl.w	r3, r2, r3
 8001128:	69ba      	ldr	r2, [r7, #24]
 800112a:	4313      	orrs	r3, r2
 800112c:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800112e:	687b      	ldr	r3, [r7, #4]
 8001130:	69ba      	ldr	r2, [r7, #24]
 8001132:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001134:	683b      	ldr	r3, [r7, #0]
 8001136:	685b      	ldr	r3, [r3, #4]
 8001138:	2b02      	cmp	r3, #2
 800113a:	d003      	beq.n	8001144 <HAL_GPIO_Init+0x100>
 800113c:	683b      	ldr	r3, [r7, #0]
 800113e:	685b      	ldr	r3, [r3, #4]
 8001140:	2b12      	cmp	r3, #18
 8001142:	d123      	bne.n	800118c <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8001144:	69fb      	ldr	r3, [r7, #28]
 8001146:	08da      	lsrs	r2, r3, #3
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	3208      	adds	r2, #8
 800114c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001150:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8001152:	69fb      	ldr	r3, [r7, #28]
 8001154:	f003 0307 	and.w	r3, r3, #7
 8001158:	009b      	lsls	r3, r3, #2
 800115a:	220f      	movs	r2, #15
 800115c:	fa02 f303 	lsl.w	r3, r2, r3
 8001160:	43db      	mvns	r3, r3
 8001162:	69ba      	ldr	r2, [r7, #24]
 8001164:	4013      	ands	r3, r2
 8001166:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8001168:	683b      	ldr	r3, [r7, #0]
 800116a:	691a      	ldr	r2, [r3, #16]
 800116c:	69fb      	ldr	r3, [r7, #28]
 800116e:	f003 0307 	and.w	r3, r3, #7
 8001172:	009b      	lsls	r3, r3, #2
 8001174:	fa02 f303 	lsl.w	r3, r2, r3
 8001178:	69ba      	ldr	r2, [r7, #24]
 800117a:	4313      	orrs	r3, r2
 800117c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 800117e:	69fb      	ldr	r3, [r7, #28]
 8001180:	08da      	lsrs	r2, r3, #3
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	3208      	adds	r2, #8
 8001186:	69b9      	ldr	r1, [r7, #24]
 8001188:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800118c:	687b      	ldr	r3, [r7, #4]
 800118e:	681b      	ldr	r3, [r3, #0]
 8001190:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8001192:	69fb      	ldr	r3, [r7, #28]
 8001194:	005b      	lsls	r3, r3, #1
 8001196:	2203      	movs	r2, #3
 8001198:	fa02 f303 	lsl.w	r3, r2, r3
 800119c:	43db      	mvns	r3, r3
 800119e:	69ba      	ldr	r2, [r7, #24]
 80011a0:	4013      	ands	r3, r2
 80011a2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 80011a4:	683b      	ldr	r3, [r7, #0]
 80011a6:	685b      	ldr	r3, [r3, #4]
 80011a8:	f003 0203 	and.w	r2, r3, #3
 80011ac:	69fb      	ldr	r3, [r7, #28]
 80011ae:	005b      	lsls	r3, r3, #1
 80011b0:	fa02 f303 	lsl.w	r3, r2, r3
 80011b4:	69ba      	ldr	r2, [r7, #24]
 80011b6:	4313      	orrs	r3, r2
 80011b8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80011ba:	687b      	ldr	r3, [r7, #4]
 80011bc:	69ba      	ldr	r2, [r7, #24]
 80011be:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80011c0:	683b      	ldr	r3, [r7, #0]
 80011c2:	685b      	ldr	r3, [r3, #4]
 80011c4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80011c8:	2b00      	cmp	r3, #0
 80011ca:	f000 80be 	beq.w	800134a <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80011ce:	4b66      	ldr	r3, [pc, #408]	; (8001368 <HAL_GPIO_Init+0x324>)
 80011d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80011d2:	4a65      	ldr	r2, [pc, #404]	; (8001368 <HAL_GPIO_Init+0x324>)
 80011d4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80011d8:	6453      	str	r3, [r2, #68]	; 0x44
 80011da:	4b63      	ldr	r3, [pc, #396]	; (8001368 <HAL_GPIO_Init+0x324>)
 80011dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80011de:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80011e2:	60fb      	str	r3, [r7, #12]
 80011e4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 80011e6:	4a61      	ldr	r2, [pc, #388]	; (800136c <HAL_GPIO_Init+0x328>)
 80011e8:	69fb      	ldr	r3, [r7, #28]
 80011ea:	089b      	lsrs	r3, r3, #2
 80011ec:	3302      	adds	r3, #2
 80011ee:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80011f2:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 80011f4:	69fb      	ldr	r3, [r7, #28]
 80011f6:	f003 0303 	and.w	r3, r3, #3
 80011fa:	009b      	lsls	r3, r3, #2
 80011fc:	220f      	movs	r2, #15
 80011fe:	fa02 f303 	lsl.w	r3, r2, r3
 8001202:	43db      	mvns	r3, r3
 8001204:	69ba      	ldr	r2, [r7, #24]
 8001206:	4013      	ands	r3, r2
 8001208:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 800120a:	687b      	ldr	r3, [r7, #4]
 800120c:	4a58      	ldr	r2, [pc, #352]	; (8001370 <HAL_GPIO_Init+0x32c>)
 800120e:	4293      	cmp	r3, r2
 8001210:	d037      	beq.n	8001282 <HAL_GPIO_Init+0x23e>
 8001212:	687b      	ldr	r3, [r7, #4]
 8001214:	4a57      	ldr	r2, [pc, #348]	; (8001374 <HAL_GPIO_Init+0x330>)
 8001216:	4293      	cmp	r3, r2
 8001218:	d031      	beq.n	800127e <HAL_GPIO_Init+0x23a>
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	4a56      	ldr	r2, [pc, #344]	; (8001378 <HAL_GPIO_Init+0x334>)
 800121e:	4293      	cmp	r3, r2
 8001220:	d02b      	beq.n	800127a <HAL_GPIO_Init+0x236>
 8001222:	687b      	ldr	r3, [r7, #4]
 8001224:	4a55      	ldr	r2, [pc, #340]	; (800137c <HAL_GPIO_Init+0x338>)
 8001226:	4293      	cmp	r3, r2
 8001228:	d025      	beq.n	8001276 <HAL_GPIO_Init+0x232>
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	4a54      	ldr	r2, [pc, #336]	; (8001380 <HAL_GPIO_Init+0x33c>)
 800122e:	4293      	cmp	r3, r2
 8001230:	d01f      	beq.n	8001272 <HAL_GPIO_Init+0x22e>
 8001232:	687b      	ldr	r3, [r7, #4]
 8001234:	4a53      	ldr	r2, [pc, #332]	; (8001384 <HAL_GPIO_Init+0x340>)
 8001236:	4293      	cmp	r3, r2
 8001238:	d019      	beq.n	800126e <HAL_GPIO_Init+0x22a>
 800123a:	687b      	ldr	r3, [r7, #4]
 800123c:	4a52      	ldr	r2, [pc, #328]	; (8001388 <HAL_GPIO_Init+0x344>)
 800123e:	4293      	cmp	r3, r2
 8001240:	d013      	beq.n	800126a <HAL_GPIO_Init+0x226>
 8001242:	687b      	ldr	r3, [r7, #4]
 8001244:	4a51      	ldr	r2, [pc, #324]	; (800138c <HAL_GPIO_Init+0x348>)
 8001246:	4293      	cmp	r3, r2
 8001248:	d00d      	beq.n	8001266 <HAL_GPIO_Init+0x222>
 800124a:	687b      	ldr	r3, [r7, #4]
 800124c:	4a50      	ldr	r2, [pc, #320]	; (8001390 <HAL_GPIO_Init+0x34c>)
 800124e:	4293      	cmp	r3, r2
 8001250:	d007      	beq.n	8001262 <HAL_GPIO_Init+0x21e>
 8001252:	687b      	ldr	r3, [r7, #4]
 8001254:	4a4f      	ldr	r2, [pc, #316]	; (8001394 <HAL_GPIO_Init+0x350>)
 8001256:	4293      	cmp	r3, r2
 8001258:	d101      	bne.n	800125e <HAL_GPIO_Init+0x21a>
 800125a:	2309      	movs	r3, #9
 800125c:	e012      	b.n	8001284 <HAL_GPIO_Init+0x240>
 800125e:	230a      	movs	r3, #10
 8001260:	e010      	b.n	8001284 <HAL_GPIO_Init+0x240>
 8001262:	2308      	movs	r3, #8
 8001264:	e00e      	b.n	8001284 <HAL_GPIO_Init+0x240>
 8001266:	2307      	movs	r3, #7
 8001268:	e00c      	b.n	8001284 <HAL_GPIO_Init+0x240>
 800126a:	2306      	movs	r3, #6
 800126c:	e00a      	b.n	8001284 <HAL_GPIO_Init+0x240>
 800126e:	2305      	movs	r3, #5
 8001270:	e008      	b.n	8001284 <HAL_GPIO_Init+0x240>
 8001272:	2304      	movs	r3, #4
 8001274:	e006      	b.n	8001284 <HAL_GPIO_Init+0x240>
 8001276:	2303      	movs	r3, #3
 8001278:	e004      	b.n	8001284 <HAL_GPIO_Init+0x240>
 800127a:	2302      	movs	r3, #2
 800127c:	e002      	b.n	8001284 <HAL_GPIO_Init+0x240>
 800127e:	2301      	movs	r3, #1
 8001280:	e000      	b.n	8001284 <HAL_GPIO_Init+0x240>
 8001282:	2300      	movs	r3, #0
 8001284:	69fa      	ldr	r2, [r7, #28]
 8001286:	f002 0203 	and.w	r2, r2, #3
 800128a:	0092      	lsls	r2, r2, #2
 800128c:	4093      	lsls	r3, r2
 800128e:	69ba      	ldr	r2, [r7, #24]
 8001290:	4313      	orrs	r3, r2
 8001292:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8001294:	4935      	ldr	r1, [pc, #212]	; (800136c <HAL_GPIO_Init+0x328>)
 8001296:	69fb      	ldr	r3, [r7, #28]
 8001298:	089b      	lsrs	r3, r3, #2
 800129a:	3302      	adds	r3, #2
 800129c:	69ba      	ldr	r2, [r7, #24]
 800129e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80012a2:	4b3d      	ldr	r3, [pc, #244]	; (8001398 <HAL_GPIO_Init+0x354>)
 80012a4:	681b      	ldr	r3, [r3, #0]
 80012a6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80012a8:	693b      	ldr	r3, [r7, #16]
 80012aa:	43db      	mvns	r3, r3
 80012ac:	69ba      	ldr	r2, [r7, #24]
 80012ae:	4013      	ands	r3, r2
 80012b0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80012b2:	683b      	ldr	r3, [r7, #0]
 80012b4:	685b      	ldr	r3, [r3, #4]
 80012b6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80012ba:	2b00      	cmp	r3, #0
 80012bc:	d003      	beq.n	80012c6 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 80012be:	69ba      	ldr	r2, [r7, #24]
 80012c0:	693b      	ldr	r3, [r7, #16]
 80012c2:	4313      	orrs	r3, r2
 80012c4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80012c6:	4a34      	ldr	r2, [pc, #208]	; (8001398 <HAL_GPIO_Init+0x354>)
 80012c8:	69bb      	ldr	r3, [r7, #24]
 80012ca:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80012cc:	4b32      	ldr	r3, [pc, #200]	; (8001398 <HAL_GPIO_Init+0x354>)
 80012ce:	685b      	ldr	r3, [r3, #4]
 80012d0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80012d2:	693b      	ldr	r3, [r7, #16]
 80012d4:	43db      	mvns	r3, r3
 80012d6:	69ba      	ldr	r2, [r7, #24]
 80012d8:	4013      	ands	r3, r2
 80012da:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80012dc:	683b      	ldr	r3, [r7, #0]
 80012de:	685b      	ldr	r3, [r3, #4]
 80012e0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80012e4:	2b00      	cmp	r3, #0
 80012e6:	d003      	beq.n	80012f0 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80012e8:	69ba      	ldr	r2, [r7, #24]
 80012ea:	693b      	ldr	r3, [r7, #16]
 80012ec:	4313      	orrs	r3, r2
 80012ee:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80012f0:	4a29      	ldr	r2, [pc, #164]	; (8001398 <HAL_GPIO_Init+0x354>)
 80012f2:	69bb      	ldr	r3, [r7, #24]
 80012f4:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80012f6:	4b28      	ldr	r3, [pc, #160]	; (8001398 <HAL_GPIO_Init+0x354>)
 80012f8:	689b      	ldr	r3, [r3, #8]
 80012fa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80012fc:	693b      	ldr	r3, [r7, #16]
 80012fe:	43db      	mvns	r3, r3
 8001300:	69ba      	ldr	r2, [r7, #24]
 8001302:	4013      	ands	r3, r2
 8001304:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001306:	683b      	ldr	r3, [r7, #0]
 8001308:	685b      	ldr	r3, [r3, #4]
 800130a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800130e:	2b00      	cmp	r3, #0
 8001310:	d003      	beq.n	800131a <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8001312:	69ba      	ldr	r2, [r7, #24]
 8001314:	693b      	ldr	r3, [r7, #16]
 8001316:	4313      	orrs	r3, r2
 8001318:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800131a:	4a1f      	ldr	r2, [pc, #124]	; (8001398 <HAL_GPIO_Init+0x354>)
 800131c:	69bb      	ldr	r3, [r7, #24]
 800131e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001320:	4b1d      	ldr	r3, [pc, #116]	; (8001398 <HAL_GPIO_Init+0x354>)
 8001322:	68db      	ldr	r3, [r3, #12]
 8001324:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001326:	693b      	ldr	r3, [r7, #16]
 8001328:	43db      	mvns	r3, r3
 800132a:	69ba      	ldr	r2, [r7, #24]
 800132c:	4013      	ands	r3, r2
 800132e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001330:	683b      	ldr	r3, [r7, #0]
 8001332:	685b      	ldr	r3, [r3, #4]
 8001334:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001338:	2b00      	cmp	r3, #0
 800133a:	d003      	beq.n	8001344 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 800133c:	69ba      	ldr	r2, [r7, #24]
 800133e:	693b      	ldr	r3, [r7, #16]
 8001340:	4313      	orrs	r3, r2
 8001342:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001344:	4a14      	ldr	r2, [pc, #80]	; (8001398 <HAL_GPIO_Init+0x354>)
 8001346:	69bb      	ldr	r3, [r7, #24]
 8001348:	60d3      	str	r3, [r2, #12]
  for(position = 0; position < GPIO_NUMBER; position++)
 800134a:	69fb      	ldr	r3, [r7, #28]
 800134c:	3301      	adds	r3, #1
 800134e:	61fb      	str	r3, [r7, #28]
 8001350:	69fb      	ldr	r3, [r7, #28]
 8001352:	2b0f      	cmp	r3, #15
 8001354:	f67f ae86 	bls.w	8001064 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8001358:	bf00      	nop
 800135a:	bf00      	nop
 800135c:	3724      	adds	r7, #36	; 0x24
 800135e:	46bd      	mov	sp, r7
 8001360:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001364:	4770      	bx	lr
 8001366:	bf00      	nop
 8001368:	40023800 	.word	0x40023800
 800136c:	40013800 	.word	0x40013800
 8001370:	40020000 	.word	0x40020000
 8001374:	40020400 	.word	0x40020400
 8001378:	40020800 	.word	0x40020800
 800137c:	40020c00 	.word	0x40020c00
 8001380:	40021000 	.word	0x40021000
 8001384:	40021400 	.word	0x40021400
 8001388:	40021800 	.word	0x40021800
 800138c:	40021c00 	.word	0x40021c00
 8001390:	40022000 	.word	0x40022000
 8001394:	40022400 	.word	0x40022400
 8001398:	40013c00 	.word	0x40013c00

0800139c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800139c:	b480      	push	{r7}
 800139e:	b083      	sub	sp, #12
 80013a0:	af00      	add	r7, sp, #0
 80013a2:	6078      	str	r0, [r7, #4]
 80013a4:	460b      	mov	r3, r1
 80013a6:	807b      	strh	r3, [r7, #2]
 80013a8:	4613      	mov	r3, r2
 80013aa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80013ac:	787b      	ldrb	r3, [r7, #1]
 80013ae:	2b00      	cmp	r3, #0
 80013b0:	d003      	beq.n	80013ba <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80013b2:	887a      	ldrh	r2, [r7, #2]
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 80013b8:	e003      	b.n	80013c2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 80013ba:	887b      	ldrh	r3, [r7, #2]
 80013bc:	041a      	lsls	r2, r3, #16
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	619a      	str	r2, [r3, #24]
}
 80013c2:	bf00      	nop
 80013c4:	370c      	adds	r7, #12
 80013c6:	46bd      	mov	sp, r7
 80013c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013cc:	4770      	bx	lr

080013ce <HAL_GPIO_TogglePin>:
  * @param  GPIOx Where x can be (A..I) to select the GPIO peripheral.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80013ce:	b480      	push	{r7}
 80013d0:	b085      	sub	sp, #20
 80013d2:	af00      	add	r7, sp, #0
 80013d4:	6078      	str	r0, [r7, #4]
 80013d6:	460b      	mov	r3, r1
 80013d8:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	695b      	ldr	r3, [r3, #20]
 80013de:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80013e0:	887a      	ldrh	r2, [r7, #2]
 80013e2:	68fb      	ldr	r3, [r7, #12]
 80013e4:	4013      	ands	r3, r2
 80013e6:	041a      	lsls	r2, r3, #16
 80013e8:	68fb      	ldr	r3, [r7, #12]
 80013ea:	43d9      	mvns	r1, r3
 80013ec:	887b      	ldrh	r3, [r7, #2]
 80013ee:	400b      	ands	r3, r1
 80013f0:	431a      	orrs	r2, r3
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	619a      	str	r2, [r3, #24]
}
 80013f6:	bf00      	nop
 80013f8:	3714      	adds	r7, #20
 80013fa:	46bd      	mov	sp, r7
 80013fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001400:	4770      	bx	lr

08001402 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8001402:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001404:	b08f      	sub	sp, #60	; 0x3c
 8001406:	af0a      	add	r7, sp, #40	; 0x28
 8001408:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	2b00      	cmp	r3, #0
 800140e:	d101      	bne.n	8001414 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8001410:	2301      	movs	r3, #1
 8001412:	e116      	b.n	8001642 <HAL_PCD_Init+0x240>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	681b      	ldr	r3, [r3, #0]
 8001418:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	f893 33bd 	ldrb.w	r3, [r3, #957]	; 0x3bd
 8001420:	b2db      	uxtb	r3, r3
 8001422:	2b00      	cmp	r3, #0
 8001424:	d106      	bne.n	8001434 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	2200      	movs	r2, #0
 800142a:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800142e:	6878      	ldr	r0, [r7, #4]
 8001430:	f009 fbd2 	bl	800abd8 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	2203      	movs	r2, #3
 8001438:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 800143c:	68bb      	ldr	r3, [r7, #8]
 800143e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001440:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001444:	2b00      	cmp	r3, #0
 8001446:	d102      	bne.n	800144e <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	2200      	movs	r2, #0
 800144c:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	681b      	ldr	r3, [r3, #0]
 8001452:	4618      	mov	r0, r3
 8001454:	f003 fa59 	bl	800490a <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	681b      	ldr	r3, [r3, #0]
 800145c:	603b      	str	r3, [r7, #0]
 800145e:	687e      	ldr	r6, [r7, #4]
 8001460:	466d      	mov	r5, sp
 8001462:	f106 0410 	add.w	r4, r6, #16
 8001466:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001468:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800146a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800146c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800146e:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001472:	e885 0003 	stmia.w	r5, {r0, r1}
 8001476:	1d33      	adds	r3, r6, #4
 8001478:	cb0e      	ldmia	r3, {r1, r2, r3}
 800147a:	6838      	ldr	r0, [r7, #0]
 800147c:	f003 f93a 	bl	80046f4 <USB_CoreInit>
 8001480:	4603      	mov	r3, r0
 8001482:	2b00      	cmp	r3, #0
 8001484:	d005      	beq.n	8001492 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	2202      	movs	r2, #2
 800148a:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 800148e:	2301      	movs	r3, #1
 8001490:	e0d7      	b.n	8001642 <HAL_PCD_Init+0x240>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	681b      	ldr	r3, [r3, #0]
 8001496:	2100      	movs	r1, #0
 8001498:	4618      	mov	r0, r3
 800149a:	f003 fa47 	bl	800492c <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800149e:	2300      	movs	r3, #0
 80014a0:	73fb      	strb	r3, [r7, #15]
 80014a2:	e04a      	b.n	800153a <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80014a4:	7bfa      	ldrb	r2, [r7, #15]
 80014a6:	6879      	ldr	r1, [r7, #4]
 80014a8:	4613      	mov	r3, r2
 80014aa:	00db      	lsls	r3, r3, #3
 80014ac:	1a9b      	subs	r3, r3, r2
 80014ae:	009b      	lsls	r3, r3, #2
 80014b0:	440b      	add	r3, r1
 80014b2:	333d      	adds	r3, #61	; 0x3d
 80014b4:	2201      	movs	r2, #1
 80014b6:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80014b8:	7bfa      	ldrb	r2, [r7, #15]
 80014ba:	6879      	ldr	r1, [r7, #4]
 80014bc:	4613      	mov	r3, r2
 80014be:	00db      	lsls	r3, r3, #3
 80014c0:	1a9b      	subs	r3, r3, r2
 80014c2:	009b      	lsls	r3, r3, #2
 80014c4:	440b      	add	r3, r1
 80014c6:	333c      	adds	r3, #60	; 0x3c
 80014c8:	7bfa      	ldrb	r2, [r7, #15]
 80014ca:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 80014cc:	7bfa      	ldrb	r2, [r7, #15]
 80014ce:	7bfb      	ldrb	r3, [r7, #15]
 80014d0:	b298      	uxth	r0, r3
 80014d2:	6879      	ldr	r1, [r7, #4]
 80014d4:	4613      	mov	r3, r2
 80014d6:	00db      	lsls	r3, r3, #3
 80014d8:	1a9b      	subs	r3, r3, r2
 80014da:	009b      	lsls	r3, r3, #2
 80014dc:	440b      	add	r3, r1
 80014de:	3342      	adds	r3, #66	; 0x42
 80014e0:	4602      	mov	r2, r0
 80014e2:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80014e4:	7bfa      	ldrb	r2, [r7, #15]
 80014e6:	6879      	ldr	r1, [r7, #4]
 80014e8:	4613      	mov	r3, r2
 80014ea:	00db      	lsls	r3, r3, #3
 80014ec:	1a9b      	subs	r3, r3, r2
 80014ee:	009b      	lsls	r3, r3, #2
 80014f0:	440b      	add	r3, r1
 80014f2:	333f      	adds	r3, #63	; 0x3f
 80014f4:	2200      	movs	r2, #0
 80014f6:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80014f8:	7bfa      	ldrb	r2, [r7, #15]
 80014fa:	6879      	ldr	r1, [r7, #4]
 80014fc:	4613      	mov	r3, r2
 80014fe:	00db      	lsls	r3, r3, #3
 8001500:	1a9b      	subs	r3, r3, r2
 8001502:	009b      	lsls	r3, r3, #2
 8001504:	440b      	add	r3, r1
 8001506:	3344      	adds	r3, #68	; 0x44
 8001508:	2200      	movs	r2, #0
 800150a:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 800150c:	7bfa      	ldrb	r2, [r7, #15]
 800150e:	6879      	ldr	r1, [r7, #4]
 8001510:	4613      	mov	r3, r2
 8001512:	00db      	lsls	r3, r3, #3
 8001514:	1a9b      	subs	r3, r3, r2
 8001516:	009b      	lsls	r3, r3, #2
 8001518:	440b      	add	r3, r1
 800151a:	3348      	adds	r3, #72	; 0x48
 800151c:	2200      	movs	r2, #0
 800151e:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8001520:	7bfa      	ldrb	r2, [r7, #15]
 8001522:	6879      	ldr	r1, [r7, #4]
 8001524:	4613      	mov	r3, r2
 8001526:	00db      	lsls	r3, r3, #3
 8001528:	1a9b      	subs	r3, r3, r2
 800152a:	009b      	lsls	r3, r3, #2
 800152c:	440b      	add	r3, r1
 800152e:	3350      	adds	r3, #80	; 0x50
 8001530:	2200      	movs	r2, #0
 8001532:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001534:	7bfb      	ldrb	r3, [r7, #15]
 8001536:	3301      	adds	r3, #1
 8001538:	73fb      	strb	r3, [r7, #15]
 800153a:	7bfa      	ldrb	r2, [r7, #15]
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	685b      	ldr	r3, [r3, #4]
 8001540:	429a      	cmp	r2, r3
 8001542:	d3af      	bcc.n	80014a4 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001544:	2300      	movs	r3, #0
 8001546:	73fb      	strb	r3, [r7, #15]
 8001548:	e044      	b.n	80015d4 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800154a:	7bfa      	ldrb	r2, [r7, #15]
 800154c:	6879      	ldr	r1, [r7, #4]
 800154e:	4613      	mov	r3, r2
 8001550:	00db      	lsls	r3, r3, #3
 8001552:	1a9b      	subs	r3, r3, r2
 8001554:	009b      	lsls	r3, r3, #2
 8001556:	440b      	add	r3, r1
 8001558:	f203 13fd 	addw	r3, r3, #509	; 0x1fd
 800155c:	2200      	movs	r2, #0
 800155e:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8001560:	7bfa      	ldrb	r2, [r7, #15]
 8001562:	6879      	ldr	r1, [r7, #4]
 8001564:	4613      	mov	r3, r2
 8001566:	00db      	lsls	r3, r3, #3
 8001568:	1a9b      	subs	r3, r3, r2
 800156a:	009b      	lsls	r3, r3, #2
 800156c:	440b      	add	r3, r1
 800156e:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
 8001572:	7bfa      	ldrb	r2, [r7, #15]
 8001574:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8001576:	7bfa      	ldrb	r2, [r7, #15]
 8001578:	6879      	ldr	r1, [r7, #4]
 800157a:	4613      	mov	r3, r2
 800157c:	00db      	lsls	r3, r3, #3
 800157e:	1a9b      	subs	r3, r3, r2
 8001580:	009b      	lsls	r3, r3, #2
 8001582:	440b      	add	r3, r1
 8001584:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 8001588:	2200      	movs	r2, #0
 800158a:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800158c:	7bfa      	ldrb	r2, [r7, #15]
 800158e:	6879      	ldr	r1, [r7, #4]
 8001590:	4613      	mov	r3, r2
 8001592:	00db      	lsls	r3, r3, #3
 8001594:	1a9b      	subs	r3, r3, r2
 8001596:	009b      	lsls	r3, r3, #2
 8001598:	440b      	add	r3, r1
 800159a:	f503 7301 	add.w	r3, r3, #516	; 0x204
 800159e:	2200      	movs	r2, #0
 80015a0:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80015a2:	7bfa      	ldrb	r2, [r7, #15]
 80015a4:	6879      	ldr	r1, [r7, #4]
 80015a6:	4613      	mov	r3, r2
 80015a8:	00db      	lsls	r3, r3, #3
 80015aa:	1a9b      	subs	r3, r3, r2
 80015ac:	009b      	lsls	r3, r3, #2
 80015ae:	440b      	add	r3, r1
 80015b0:	f503 7302 	add.w	r3, r3, #520	; 0x208
 80015b4:	2200      	movs	r2, #0
 80015b6:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80015b8:	7bfa      	ldrb	r2, [r7, #15]
 80015ba:	6879      	ldr	r1, [r7, #4]
 80015bc:	4613      	mov	r3, r2
 80015be:	00db      	lsls	r3, r3, #3
 80015c0:	1a9b      	subs	r3, r3, r2
 80015c2:	009b      	lsls	r3, r3, #2
 80015c4:	440b      	add	r3, r1
 80015c6:	f503 7304 	add.w	r3, r3, #528	; 0x210
 80015ca:	2200      	movs	r2, #0
 80015cc:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80015ce:	7bfb      	ldrb	r3, [r7, #15]
 80015d0:	3301      	adds	r3, #1
 80015d2:	73fb      	strb	r3, [r7, #15]
 80015d4:	7bfa      	ldrb	r2, [r7, #15]
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	685b      	ldr	r3, [r3, #4]
 80015da:	429a      	cmp	r2, r3
 80015dc:	d3b5      	bcc.n	800154a <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	681b      	ldr	r3, [r3, #0]
 80015e2:	603b      	str	r3, [r7, #0]
 80015e4:	687e      	ldr	r6, [r7, #4]
 80015e6:	466d      	mov	r5, sp
 80015e8:	f106 0410 	add.w	r4, r6, #16
 80015ec:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80015ee:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80015f0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80015f2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80015f4:	e894 0003 	ldmia.w	r4, {r0, r1}
 80015f8:	e885 0003 	stmia.w	r5, {r0, r1}
 80015fc:	1d33      	adds	r3, r6, #4
 80015fe:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001600:	6838      	ldr	r0, [r7, #0]
 8001602:	f003 f9bd 	bl	8004980 <USB_DevInit>
 8001606:	4603      	mov	r3, r0
 8001608:	2b00      	cmp	r3, #0
 800160a:	d005      	beq.n	8001618 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	2202      	movs	r2, #2
 8001610:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 8001614:	2301      	movs	r3, #1
 8001616:	e014      	b.n	8001642 <HAL_PCD_Init+0x240>
  }

  hpcd->USB_Address = 0U;
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	2200      	movs	r2, #0
 800161c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	2201      	movs	r2, #1
 8001624:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
  
  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800162c:	2b01      	cmp	r3, #1
 800162e:	d102      	bne.n	8001636 <HAL_PCD_Init+0x234>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8001630:	6878      	ldr	r0, [r7, #4]
 8001632:	f001 f881 	bl	8002738 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	681b      	ldr	r3, [r3, #0]
 800163a:	4618      	mov	r0, r3
 800163c:	f004 fa15 	bl	8005a6a <USB_DevDisconnect>

  return HAL_OK;
 8001640:	2300      	movs	r3, #0
}
 8001642:	4618      	mov	r0, r3
 8001644:	3714      	adds	r7, #20
 8001646:	46bd      	mov	sp, r7
 8001648:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800164a <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 800164a:	b580      	push	{r7, lr}
 800164c:	b082      	sub	sp, #8
 800164e:	af00      	add	r7, sp, #0
 8001650:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8001658:	2b01      	cmp	r3, #1
 800165a:	d101      	bne.n	8001660 <HAL_PCD_Start+0x16>
 800165c:	2302      	movs	r3, #2
 800165e:	e012      	b.n	8001686 <HAL_PCD_Start+0x3c>
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	2201      	movs	r2, #1
 8001664:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  __HAL_PCD_ENABLE(hpcd);
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	681b      	ldr	r3, [r3, #0]
 800166c:	4618      	mov	r0, r3
 800166e:	f003 f93b 	bl	80048e8 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	681b      	ldr	r3, [r3, #0]
 8001676:	4618      	mov	r0, r3
 8001678:	f004 f9d6 	bl	8005a28 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	2200      	movs	r2, #0
 8001680:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8001684:	2300      	movs	r3, #0
}
 8001686:	4618      	mov	r0, r3
 8001688:	3708      	adds	r7, #8
 800168a:	46bd      	mov	sp, r7
 800168c:	bd80      	pop	{r7, pc}

0800168e <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 800168e:	b590      	push	{r4, r7, lr}
 8001690:	b08d      	sub	sp, #52	; 0x34
 8001692:	af00      	add	r7, sp, #0
 8001694:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	681b      	ldr	r3, [r3, #0]
 800169a:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800169c:	6a3b      	ldr	r3, [r7, #32]
 800169e:	61fb      	str	r3, [r7, #28]
  uint32_t i, ep_intr, epint, epnum;
  uint32_t fifoemptymsk, temp;
  USB_OTG_EPTypeDef *ep;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	681b      	ldr	r3, [r3, #0]
 80016a4:	4618      	mov	r0, r3
 80016a6:	f004 fa94 	bl	8005bd2 <USB_GetMode>
 80016aa:	4603      	mov	r3, r0
 80016ac:	2b00      	cmp	r3, #0
 80016ae:	f040 83ca 	bne.w	8001e46 <HAL_PCD_IRQHandler+0x7b8>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	681b      	ldr	r3, [r3, #0]
 80016b6:	4618      	mov	r0, r3
 80016b8:	f004 f9f8 	bl	8005aac <USB_ReadInterrupts>
 80016bc:	4603      	mov	r3, r0
 80016be:	2b00      	cmp	r3, #0
 80016c0:	f000 83c0 	beq.w	8001e44 <HAL_PCD_IRQHandler+0x7b6>
    {
      return;
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	681b      	ldr	r3, [r3, #0]
 80016c8:	4618      	mov	r0, r3
 80016ca:	f004 f9ef 	bl	8005aac <USB_ReadInterrupts>
 80016ce:	4603      	mov	r3, r0
 80016d0:	f003 0302 	and.w	r3, r3, #2
 80016d4:	2b02      	cmp	r3, #2
 80016d6:	d107      	bne.n	80016e8 <HAL_PCD_IRQHandler+0x5a>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	681b      	ldr	r3, [r3, #0]
 80016dc:	695a      	ldr	r2, [r3, #20]
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	681b      	ldr	r3, [r3, #0]
 80016e2:	f002 0202 	and.w	r2, r2, #2
 80016e6:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	681b      	ldr	r3, [r3, #0]
 80016ec:	4618      	mov	r0, r3
 80016ee:	f004 f9dd 	bl	8005aac <USB_ReadInterrupts>
 80016f2:	4603      	mov	r3, r0
 80016f4:	f003 0310 	and.w	r3, r3, #16
 80016f8:	2b10      	cmp	r3, #16
 80016fa:	d161      	bne.n	80017c0 <HAL_PCD_IRQHandler+0x132>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	681b      	ldr	r3, [r3, #0]
 8001700:	699a      	ldr	r2, [r3, #24]
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	681b      	ldr	r3, [r3, #0]
 8001706:	f022 0210 	bic.w	r2, r2, #16
 800170a:	619a      	str	r2, [r3, #24]

      temp = USBx->GRXSTSP;
 800170c:	6a3b      	ldr	r3, [r7, #32]
 800170e:	6a1b      	ldr	r3, [r3, #32]
 8001710:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[temp & USB_OTG_GRXSTSP_EPNUM];
 8001712:	69bb      	ldr	r3, [r7, #24]
 8001714:	f003 020f 	and.w	r2, r3, #15
 8001718:	4613      	mov	r3, r2
 800171a:	00db      	lsls	r3, r3, #3
 800171c:	1a9b      	subs	r3, r3, r2
 800171e:	009b      	lsls	r3, r3, #2
 8001720:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8001724:	687a      	ldr	r2, [r7, #4]
 8001726:	4413      	add	r3, r2
 8001728:	3304      	adds	r3, #4
 800172a:	617b      	str	r3, [r7, #20]

      if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 800172c:	69bb      	ldr	r3, [r7, #24]
 800172e:	0c5b      	lsrs	r3, r3, #17
 8001730:	f003 030f 	and.w	r3, r3, #15
 8001734:	2b02      	cmp	r3, #2
 8001736:	d124      	bne.n	8001782 <HAL_PCD_IRQHandler+0xf4>
      {
        if ((temp & USB_OTG_GRXSTSP_BCNT) != 0U)
 8001738:	69ba      	ldr	r2, [r7, #24]
 800173a:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 800173e:	4013      	ands	r3, r2
 8001740:	2b00      	cmp	r3, #0
 8001742:	d035      	beq.n	80017b0 <HAL_PCD_IRQHandler+0x122>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8001744:	697b      	ldr	r3, [r7, #20]
 8001746:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((temp & USB_OTG_GRXSTSP_BCNT) >> 4));
 8001748:	69bb      	ldr	r3, [r7, #24]
 800174a:	091b      	lsrs	r3, r3, #4
 800174c:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 800174e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001752:	b29b      	uxth	r3, r3
 8001754:	461a      	mov	r2, r3
 8001756:	6a38      	ldr	r0, [r7, #32]
 8001758:	f004 f843 	bl	80057e2 <USB_ReadPacket>

          ep->xfer_buff += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 800175c:	697b      	ldr	r3, [r7, #20]
 800175e:	68da      	ldr	r2, [r3, #12]
 8001760:	69bb      	ldr	r3, [r7, #24]
 8001762:	091b      	lsrs	r3, r3, #4
 8001764:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001768:	441a      	add	r2, r3
 800176a:	697b      	ldr	r3, [r7, #20]
 800176c:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 800176e:	697b      	ldr	r3, [r7, #20]
 8001770:	699a      	ldr	r2, [r3, #24]
 8001772:	69bb      	ldr	r3, [r7, #24]
 8001774:	091b      	lsrs	r3, r3, #4
 8001776:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800177a:	441a      	add	r2, r3
 800177c:	697b      	ldr	r3, [r7, #20]
 800177e:	619a      	str	r2, [r3, #24]
 8001780:	e016      	b.n	80017b0 <HAL_PCD_IRQHandler+0x122>
        }
      }
      else if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_SETUP_UPDT)
 8001782:	69bb      	ldr	r3, [r7, #24]
 8001784:	0c5b      	lsrs	r3, r3, #17
 8001786:	f003 030f 	and.w	r3, r3, #15
 800178a:	2b06      	cmp	r3, #6
 800178c:	d110      	bne.n	80017b0 <HAL_PCD_IRQHandler+0x122>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8001794:	2208      	movs	r2, #8
 8001796:	4619      	mov	r1, r3
 8001798:	6a38      	ldr	r0, [r7, #32]
 800179a:	f004 f822 	bl	80057e2 <USB_ReadPacket>
        ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 800179e:	697b      	ldr	r3, [r7, #20]
 80017a0:	699a      	ldr	r2, [r3, #24]
 80017a2:	69bb      	ldr	r3, [r7, #24]
 80017a4:	091b      	lsrs	r3, r3, #4
 80017a6:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80017aa:	441a      	add	r2, r3
 80017ac:	697b      	ldr	r3, [r7, #20]
 80017ae:	619a      	str	r2, [r3, #24]
      }
      else
      {
        /* ... */
      }
      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	681b      	ldr	r3, [r3, #0]
 80017b4:	699a      	ldr	r2, [r3, #24]
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	681b      	ldr	r3, [r3, #0]
 80017ba:	f042 0210 	orr.w	r2, r2, #16
 80017be:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	681b      	ldr	r3, [r3, #0]
 80017c4:	4618      	mov	r0, r3
 80017c6:	f004 f971 	bl	8005aac <USB_ReadInterrupts>
 80017ca:	4603      	mov	r3, r0
 80017cc:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80017d0:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 80017d4:	d16e      	bne.n	80018b4 <HAL_PCD_IRQHandler+0x226>
    {
      epnum = 0U;
 80017d6:	2300      	movs	r3, #0
 80017d8:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	681b      	ldr	r3, [r3, #0]
 80017de:	4618      	mov	r0, r3
 80017e0:	f004 f977 	bl	8005ad2 <USB_ReadDevAllOutEpInterrupt>
 80017e4:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 80017e6:	e062      	b.n	80018ae <HAL_PCD_IRQHandler+0x220>
      {
        if ((ep_intr & 0x1U) != 0U)
 80017e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80017ea:	f003 0301 	and.w	r3, r3, #1
 80017ee:	2b00      	cmp	r3, #0
 80017f0:	d057      	beq.n	80018a2 <HAL_PCD_IRQHandler+0x214>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	681b      	ldr	r3, [r3, #0]
 80017f6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80017f8:	b2d2      	uxtb	r2, r2
 80017fa:	4611      	mov	r1, r2
 80017fc:	4618      	mov	r0, r3
 80017fe:	f004 f99c 	bl	8005b3a <USB_ReadDevOutEPInterrupt>
 8001802:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8001804:	693b      	ldr	r3, [r7, #16]
 8001806:	f003 0301 	and.w	r3, r3, #1
 800180a:	2b00      	cmp	r3, #0
 800180c:	d00c      	beq.n	8001828 <HAL_PCD_IRQHandler+0x19a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 800180e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001810:	015a      	lsls	r2, r3, #5
 8001812:	69fb      	ldr	r3, [r7, #28]
 8001814:	4413      	add	r3, r2
 8001816:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800181a:	461a      	mov	r2, r3
 800181c:	2301      	movs	r3, #1
 800181e:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8001820:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8001822:	6878      	ldr	r0, [r7, #4]
 8001824:	f000 fdde 	bl	80023e4 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8001828:	693b      	ldr	r3, [r7, #16]
 800182a:	f003 0308 	and.w	r3, r3, #8
 800182e:	2b00      	cmp	r3, #0
 8001830:	d00c      	beq.n	800184c <HAL_PCD_IRQHandler+0x1be>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8001832:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001834:	015a      	lsls	r2, r3, #5
 8001836:	69fb      	ldr	r3, [r7, #28]
 8001838:	4413      	add	r3, r2
 800183a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800183e:	461a      	mov	r2, r3
 8001840:	2308      	movs	r3, #8
 8001842:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8001844:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8001846:	6878      	ldr	r0, [r7, #4]
 8001848:	f000 fed8 	bl	80025fc <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 800184c:	693b      	ldr	r3, [r7, #16]
 800184e:	f003 0310 	and.w	r3, r3, #16
 8001852:	2b00      	cmp	r3, #0
 8001854:	d008      	beq.n	8001868 <HAL_PCD_IRQHandler+0x1da>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8001856:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001858:	015a      	lsls	r2, r3, #5
 800185a:	69fb      	ldr	r3, [r7, #28]
 800185c:	4413      	add	r3, r2
 800185e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8001862:	461a      	mov	r2, r3
 8001864:	2310      	movs	r3, #16
 8001866:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8001868:	693b      	ldr	r3, [r7, #16]
 800186a:	f003 0320 	and.w	r3, r3, #32
 800186e:	2b00      	cmp	r3, #0
 8001870:	d008      	beq.n	8001884 <HAL_PCD_IRQHandler+0x1f6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8001872:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001874:	015a      	lsls	r2, r3, #5
 8001876:	69fb      	ldr	r3, [r7, #28]
 8001878:	4413      	add	r3, r2
 800187a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800187e:	461a      	mov	r2, r3
 8001880:	2320      	movs	r3, #32
 8001882:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8001884:	693b      	ldr	r3, [r7, #16]
 8001886:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800188a:	2b00      	cmp	r3, #0
 800188c:	d009      	beq.n	80018a2 <HAL_PCD_IRQHandler+0x214>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 800188e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001890:	015a      	lsls	r2, r3, #5
 8001892:	69fb      	ldr	r3, [r7, #28]
 8001894:	4413      	add	r3, r2
 8001896:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800189a:	461a      	mov	r2, r3
 800189c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80018a0:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 80018a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018a4:	3301      	adds	r3, #1
 80018a6:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 80018a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80018aa:	085b      	lsrs	r3, r3, #1
 80018ac:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 80018ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80018b0:	2b00      	cmp	r3, #0
 80018b2:	d199      	bne.n	80017e8 <HAL_PCD_IRQHandler+0x15a>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	681b      	ldr	r3, [r3, #0]
 80018b8:	4618      	mov	r0, r3
 80018ba:	f004 f8f7 	bl	8005aac <USB_ReadInterrupts>
 80018be:	4603      	mov	r3, r0
 80018c0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80018c4:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80018c8:	f040 80c0 	bne.w	8001a4c <HAL_PCD_IRQHandler+0x3be>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	681b      	ldr	r3, [r3, #0]
 80018d0:	4618      	mov	r0, r3
 80018d2:	f004 f918 	bl	8005b06 <USB_ReadDevAllInEpInterrupt>
 80018d6:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 80018d8:	2300      	movs	r3, #0
 80018da:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 80018dc:	e0b2      	b.n	8001a44 <HAL_PCD_IRQHandler+0x3b6>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 80018de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80018e0:	f003 0301 	and.w	r3, r3, #1
 80018e4:	2b00      	cmp	r3, #0
 80018e6:	f000 80a7 	beq.w	8001a38 <HAL_PCD_IRQHandler+0x3aa>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	681b      	ldr	r3, [r3, #0]
 80018ee:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80018f0:	b2d2      	uxtb	r2, r2
 80018f2:	4611      	mov	r1, r2
 80018f4:	4618      	mov	r0, r3
 80018f6:	f004 f93e 	bl	8005b76 <USB_ReadDevInEPInterrupt>
 80018fa:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 80018fc:	693b      	ldr	r3, [r7, #16]
 80018fe:	f003 0301 	and.w	r3, r3, #1
 8001902:	2b00      	cmp	r3, #0
 8001904:	d057      	beq.n	80019b6 <HAL_PCD_IRQHandler+0x328>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8001906:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001908:	f003 030f 	and.w	r3, r3, #15
 800190c:	2201      	movs	r2, #1
 800190e:	fa02 f303 	lsl.w	r3, r2, r3
 8001912:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8001914:	69fb      	ldr	r3, [r7, #28]
 8001916:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800191a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800191c:	68fb      	ldr	r3, [r7, #12]
 800191e:	43db      	mvns	r3, r3
 8001920:	69f9      	ldr	r1, [r7, #28]
 8001922:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8001926:	4013      	ands	r3, r2
 8001928:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 800192a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800192c:	015a      	lsls	r2, r3, #5
 800192e:	69fb      	ldr	r3, [r7, #28]
 8001930:	4413      	add	r3, r2
 8001932:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8001936:	461a      	mov	r2, r3
 8001938:	2301      	movs	r3, #1
 800193a:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	691b      	ldr	r3, [r3, #16]
 8001940:	2b01      	cmp	r3, #1
 8001942:	d132      	bne.n	80019aa <HAL_PCD_IRQHandler+0x31c>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8001944:	6879      	ldr	r1, [r7, #4]
 8001946:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001948:	4613      	mov	r3, r2
 800194a:	00db      	lsls	r3, r3, #3
 800194c:	1a9b      	subs	r3, r3, r2
 800194e:	009b      	lsls	r3, r3, #2
 8001950:	440b      	add	r3, r1
 8001952:	3348      	adds	r3, #72	; 0x48
 8001954:	6819      	ldr	r1, [r3, #0]
 8001956:	6878      	ldr	r0, [r7, #4]
 8001958:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800195a:	4613      	mov	r3, r2
 800195c:	00db      	lsls	r3, r3, #3
 800195e:	1a9b      	subs	r3, r3, r2
 8001960:	009b      	lsls	r3, r3, #2
 8001962:	4403      	add	r3, r0
 8001964:	3344      	adds	r3, #68	; 0x44
 8001966:	681b      	ldr	r3, [r3, #0]
 8001968:	4419      	add	r1, r3
 800196a:	6878      	ldr	r0, [r7, #4]
 800196c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800196e:	4613      	mov	r3, r2
 8001970:	00db      	lsls	r3, r3, #3
 8001972:	1a9b      	subs	r3, r3, r2
 8001974:	009b      	lsls	r3, r3, #2
 8001976:	4403      	add	r3, r0
 8001978:	3348      	adds	r3, #72	; 0x48
 800197a:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 800197c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800197e:	2b00      	cmp	r3, #0
 8001980:	d113      	bne.n	80019aa <HAL_PCD_IRQHandler+0x31c>
 8001982:	6879      	ldr	r1, [r7, #4]
 8001984:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001986:	4613      	mov	r3, r2
 8001988:	00db      	lsls	r3, r3, #3
 800198a:	1a9b      	subs	r3, r3, r2
 800198c:	009b      	lsls	r3, r3, #2
 800198e:	440b      	add	r3, r1
 8001990:	3350      	adds	r3, #80	; 0x50
 8001992:	681b      	ldr	r3, [r3, #0]
 8001994:	2b00      	cmp	r3, #0
 8001996:	d108      	bne.n	80019aa <HAL_PCD_IRQHandler+0x31c>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	6818      	ldr	r0, [r3, #0]
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 80019a2:	461a      	mov	r2, r3
 80019a4:	2101      	movs	r1, #1
 80019a6:	f004 f947 	bl	8005c38 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 80019aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019ac:	b2db      	uxtb	r3, r3
 80019ae:	4619      	mov	r1, r3
 80019b0:	6878      	ldr	r0, [r7, #4]
 80019b2:	f009 f9a2 	bl	800acfa <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 80019b6:	693b      	ldr	r3, [r7, #16]
 80019b8:	f003 0308 	and.w	r3, r3, #8
 80019bc:	2b00      	cmp	r3, #0
 80019be:	d008      	beq.n	80019d2 <HAL_PCD_IRQHandler+0x344>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 80019c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019c2:	015a      	lsls	r2, r3, #5
 80019c4:	69fb      	ldr	r3, [r7, #28]
 80019c6:	4413      	add	r3, r2
 80019c8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80019cc:	461a      	mov	r2, r3
 80019ce:	2308      	movs	r3, #8
 80019d0:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 80019d2:	693b      	ldr	r3, [r7, #16]
 80019d4:	f003 0310 	and.w	r3, r3, #16
 80019d8:	2b00      	cmp	r3, #0
 80019da:	d008      	beq.n	80019ee <HAL_PCD_IRQHandler+0x360>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 80019dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019de:	015a      	lsls	r2, r3, #5
 80019e0:	69fb      	ldr	r3, [r7, #28]
 80019e2:	4413      	add	r3, r2
 80019e4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80019e8:	461a      	mov	r2, r3
 80019ea:	2310      	movs	r3, #16
 80019ec:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 80019ee:	693b      	ldr	r3, [r7, #16]
 80019f0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80019f4:	2b00      	cmp	r3, #0
 80019f6:	d008      	beq.n	8001a0a <HAL_PCD_IRQHandler+0x37c>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 80019f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019fa:	015a      	lsls	r2, r3, #5
 80019fc:	69fb      	ldr	r3, [r7, #28]
 80019fe:	4413      	add	r3, r2
 8001a00:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8001a04:	461a      	mov	r2, r3
 8001a06:	2340      	movs	r3, #64	; 0x40
 8001a08:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8001a0a:	693b      	ldr	r3, [r7, #16]
 8001a0c:	f003 0302 	and.w	r3, r3, #2
 8001a10:	2b00      	cmp	r3, #0
 8001a12:	d008      	beq.n	8001a26 <HAL_PCD_IRQHandler+0x398>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8001a14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a16:	015a      	lsls	r2, r3, #5
 8001a18:	69fb      	ldr	r3, [r7, #28]
 8001a1a:	4413      	add	r3, r2
 8001a1c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8001a20:	461a      	mov	r2, r3
 8001a22:	2302      	movs	r3, #2
 8001a24:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8001a26:	693b      	ldr	r3, [r7, #16]
 8001a28:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001a2c:	2b00      	cmp	r3, #0
 8001a2e:	d003      	beq.n	8001a38 <HAL_PCD_IRQHandler+0x3aa>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8001a30:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8001a32:	6878      	ldr	r0, [r7, #4]
 8001a34:	f000 fc48 	bl	80022c8 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8001a38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a3a:	3301      	adds	r3, #1
 8001a3c:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8001a3e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001a40:	085b      	lsrs	r3, r3, #1
 8001a42:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8001a44:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001a46:	2b00      	cmp	r3, #0
 8001a48:	f47f af49 	bne.w	80018de <HAL_PCD_IRQHandler+0x250>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	681b      	ldr	r3, [r3, #0]
 8001a50:	4618      	mov	r0, r3
 8001a52:	f004 f82b 	bl	8005aac <USB_ReadInterrupts>
 8001a56:	4603      	mov	r3, r0
 8001a58:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8001a5c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8001a60:	d122      	bne.n	8001aa8 <HAL_PCD_IRQHandler+0x41a>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8001a62:	69fb      	ldr	r3, [r7, #28]
 8001a64:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8001a68:	685b      	ldr	r3, [r3, #4]
 8001a6a:	69fa      	ldr	r2, [r7, #28]
 8001a6c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8001a70:	f023 0301 	bic.w	r3, r3, #1
 8001a74:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	f893 33f4 	ldrb.w	r3, [r3, #1012]	; 0x3f4
 8001a7c:	2b01      	cmp	r3, #1
 8001a7e:	d108      	bne.n	8001a92 <HAL_PCD_IRQHandler+0x404>
      {
        hpcd->LPM_State = LPM_L0;
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	2200      	movs	r2, #0
 8001a84:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8001a88:	2100      	movs	r1, #0
 8001a8a:	6878      	ldr	r0, [r7, #4]
 8001a8c:	f009 fb84 	bl	800b198 <HAL_PCDEx_LPM_Callback>
 8001a90:	e002      	b.n	8001a98 <HAL_PCD_IRQHandler+0x40a>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8001a92:	6878      	ldr	r0, [r7, #4]
 8001a94:	f009 f9a8 	bl	800ade8 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	681b      	ldr	r3, [r3, #0]
 8001a9c:	695a      	ldr	r2, [r3, #20]
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	681b      	ldr	r3, [r3, #0]
 8001aa2:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 8001aa6:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	681b      	ldr	r3, [r3, #0]
 8001aac:	4618      	mov	r0, r3
 8001aae:	f003 fffd 	bl	8005aac <USB_ReadInterrupts>
 8001ab2:	4603      	mov	r3, r0
 8001ab4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001ab8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8001abc:	d112      	bne.n	8001ae4 <HAL_PCD_IRQHandler+0x456>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8001abe:	69fb      	ldr	r3, [r7, #28]
 8001ac0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8001ac4:	689b      	ldr	r3, [r3, #8]
 8001ac6:	f003 0301 	and.w	r3, r3, #1
 8001aca:	2b01      	cmp	r3, #1
 8001acc:	d102      	bne.n	8001ad4 <HAL_PCD_IRQHandler+0x446>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8001ace:	6878      	ldr	r0, [r7, #4]
 8001ad0:	f009 f964 	bl	800ad9c <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	681b      	ldr	r3, [r3, #0]
 8001ad8:	695a      	ldr	r2, [r3, #20]
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	681b      	ldr	r3, [r3, #0]
 8001ade:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 8001ae2:	615a      	str	r2, [r3, #20]
    }

    /* Handle LPM Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	681b      	ldr	r3, [r3, #0]
 8001ae8:	4618      	mov	r0, r3
 8001aea:	f003 ffdf 	bl	8005aac <USB_ReadInterrupts>
 8001aee:	4603      	mov	r3, r0
 8001af0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8001af4:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8001af8:	d121      	bne.n	8001b3e <HAL_PCD_IRQHandler+0x4b0>
    {
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	681b      	ldr	r3, [r3, #0]
 8001afe:	695a      	ldr	r2, [r3, #20]
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	681b      	ldr	r3, [r3, #0]
 8001b04:	f002 6200 	and.w	r2, r2, #134217728	; 0x8000000
 8001b08:	615a      	str	r2, [r3, #20]

      if (hpcd->LPM_State == LPM_L0)
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	f893 33f4 	ldrb.w	r3, [r3, #1012]	; 0x3f4
 8001b10:	2b00      	cmp	r3, #0
 8001b12:	d111      	bne.n	8001b38 <HAL_PCD_IRQHandler+0x4aa>
      {
        hpcd->LPM_State = LPM_L1;
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	2201      	movs	r2, #1
 8001b18:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	681b      	ldr	r3, [r3, #0]
 8001b20:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001b22:	089b      	lsrs	r3, r3, #2
 8001b24:	f003 020f 	and.w	r2, r3, #15
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	f8c3 23f8 	str.w	r2, [r3, #1016]	; 0x3f8

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 8001b2e:	2101      	movs	r1, #1
 8001b30:	6878      	ldr	r0, [r7, #4]
 8001b32:	f009 fb31 	bl	800b198 <HAL_PCDEx_LPM_Callback>
 8001b36:	e002      	b.n	8001b3e <HAL_PCD_IRQHandler+0x4b0>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8001b38:	6878      	ldr	r0, [r7, #4]
 8001b3a:	f009 f92f 	bl	800ad9c <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	681b      	ldr	r3, [r3, #0]
 8001b42:	4618      	mov	r0, r3
 8001b44:	f003 ffb2 	bl	8005aac <USB_ReadInterrupts>
 8001b48:	4603      	mov	r3, r0
 8001b4a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001b4e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001b52:	f040 80c7 	bne.w	8001ce4 <HAL_PCD_IRQHandler+0x656>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8001b56:	69fb      	ldr	r3, [r7, #28]
 8001b58:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8001b5c:	685b      	ldr	r3, [r3, #4]
 8001b5e:	69fa      	ldr	r2, [r7, #28]
 8001b60:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8001b64:	f023 0301 	bic.w	r3, r3, #1
 8001b68:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	681b      	ldr	r3, [r3, #0]
 8001b6e:	2110      	movs	r1, #16
 8001b70:	4618      	mov	r0, r3
 8001b72:	f003 f873 	bl	8004c5c <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001b76:	2300      	movs	r3, #0
 8001b78:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001b7a:	e056      	b.n	8001c2a <HAL_PCD_IRQHandler+0x59c>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8001b7c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001b7e:	015a      	lsls	r2, r3, #5
 8001b80:	69fb      	ldr	r3, [r7, #28]
 8001b82:	4413      	add	r3, r2
 8001b84:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8001b88:	461a      	mov	r2, r3
 8001b8a:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8001b8e:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8001b90:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001b92:	015a      	lsls	r2, r3, #5
 8001b94:	69fb      	ldr	r3, [r7, #28]
 8001b96:	4413      	add	r3, r2
 8001b98:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8001b9c:	681b      	ldr	r3, [r3, #0]
 8001b9e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001ba0:	0151      	lsls	r1, r2, #5
 8001ba2:	69fa      	ldr	r2, [r7, #28]
 8001ba4:	440a      	add	r2, r1
 8001ba6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8001baa:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8001bae:	6013      	str	r3, [r2, #0]
        USBx_INEP(i)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8001bb0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001bb2:	015a      	lsls	r2, r3, #5
 8001bb4:	69fb      	ldr	r3, [r7, #28]
 8001bb6:	4413      	add	r3, r2
 8001bb8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8001bbc:	681b      	ldr	r3, [r3, #0]
 8001bbe:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001bc0:	0151      	lsls	r1, r2, #5
 8001bc2:	69fa      	ldr	r2, [r7, #28]
 8001bc4:	440a      	add	r2, r1
 8001bc6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8001bca:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8001bce:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8001bd0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001bd2:	015a      	lsls	r2, r3, #5
 8001bd4:	69fb      	ldr	r3, [r7, #28]
 8001bd6:	4413      	add	r3, r2
 8001bd8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8001bdc:	461a      	mov	r2, r3
 8001bde:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8001be2:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8001be4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001be6:	015a      	lsls	r2, r3, #5
 8001be8:	69fb      	ldr	r3, [r7, #28]
 8001bea:	4413      	add	r3, r2
 8001bec:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8001bf0:	681b      	ldr	r3, [r3, #0]
 8001bf2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001bf4:	0151      	lsls	r1, r2, #5
 8001bf6:	69fa      	ldr	r2, [r7, #28]
 8001bf8:	440a      	add	r2, r1
 8001bfa:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8001bfe:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8001c02:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8001c04:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001c06:	015a      	lsls	r2, r3, #5
 8001c08:	69fb      	ldr	r3, [r7, #28]
 8001c0a:	4413      	add	r3, r2
 8001c0c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8001c10:	681b      	ldr	r3, [r3, #0]
 8001c12:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001c14:	0151      	lsls	r1, r2, #5
 8001c16:	69fa      	ldr	r2, [r7, #28]
 8001c18:	440a      	add	r2, r1
 8001c1a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8001c1e:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8001c22:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001c24:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001c26:	3301      	adds	r3, #1
 8001c28:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	685b      	ldr	r3, [r3, #4]
 8001c2e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001c30:	429a      	cmp	r2, r3
 8001c32:	d3a3      	bcc.n	8001b7c <HAL_PCD_IRQHandler+0x4ee>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8001c34:	69fb      	ldr	r3, [r7, #28]
 8001c36:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8001c3a:	69db      	ldr	r3, [r3, #28]
 8001c3c:	69fa      	ldr	r2, [r7, #28]
 8001c3e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8001c42:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 8001c46:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c4c:	2b00      	cmp	r3, #0
 8001c4e:	d016      	beq.n	8001c7e <HAL_PCD_IRQHandler+0x5f0>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8001c50:	69fb      	ldr	r3, [r7, #28]
 8001c52:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8001c56:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8001c5a:	69fa      	ldr	r2, [r7, #28]
 8001c5c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8001c60:	f043 030b 	orr.w	r3, r3, #11
 8001c64:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8001c68:	69fb      	ldr	r3, [r7, #28]
 8001c6a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8001c6e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c70:	69fa      	ldr	r2, [r7, #28]
 8001c72:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8001c76:	f043 030b 	orr.w	r3, r3, #11
 8001c7a:	6453      	str	r3, [r2, #68]	; 0x44
 8001c7c:	e015      	b.n	8001caa <HAL_PCD_IRQHandler+0x61c>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8001c7e:	69fb      	ldr	r3, [r7, #28]
 8001c80:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8001c84:	695a      	ldr	r2, [r3, #20]
 8001c86:	69fb      	ldr	r3, [r7, #28]
 8001c88:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8001c8c:	4619      	mov	r1, r3
 8001c8e:	f242 032b 	movw	r3, #8235	; 0x202b
 8001c92:	4313      	orrs	r3, r2
 8001c94:	614b      	str	r3, [r1, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8001c96:	69fb      	ldr	r3, [r7, #28]
 8001c98:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8001c9c:	691b      	ldr	r3, [r3, #16]
 8001c9e:	69fa      	ldr	r2, [r7, #28]
 8001ca0:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8001ca4:	f043 030b 	orr.w	r3, r3, #11
 8001ca8:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8001caa:	69fb      	ldr	r3, [r7, #28]
 8001cac:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	69fa      	ldr	r2, [r7, #28]
 8001cb4:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8001cb8:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8001cbc:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	6818      	ldr	r0, [r3, #0]
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	691b      	ldr	r3, [r3, #16]
 8001cc6:	b2d9      	uxtb	r1, r3
                             (uint8_t *)hpcd->Setup);
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8001cce:	461a      	mov	r2, r3
 8001cd0:	f003 ffb2 	bl	8005c38 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	681b      	ldr	r3, [r3, #0]
 8001cd8:	695a      	ldr	r2, [r3, #20]
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	681b      	ldr	r3, [r3, #0]
 8001cde:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 8001ce2:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	681b      	ldr	r3, [r3, #0]
 8001ce8:	4618      	mov	r0, r3
 8001cea:	f003 fedf 	bl	8005aac <USB_ReadInterrupts>
 8001cee:	4603      	mov	r3, r0
 8001cf0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001cf4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001cf8:	d124      	bne.n	8001d44 <HAL_PCD_IRQHandler+0x6b6>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	681b      	ldr	r3, [r3, #0]
 8001cfe:	4618      	mov	r0, r3
 8001d00:	f003 ff76 	bl	8005bf0 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	4618      	mov	r0, r3
 8001d0a:	f003 f808 	bl	8004d1e <USB_GetDevSpeed>
 8001d0e:	4603      	mov	r3, r0
 8001d10:	461a      	mov	r2, r3
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	60da      	str	r2, [r3, #12]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	681c      	ldr	r4, [r3, #0]
 8001d1a:	f001 f9b3 	bl	8003084 <HAL_RCC_GetHCLKFreq>
 8001d1e:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	68db      	ldr	r3, [r3, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8001d24:	b2db      	uxtb	r3, r3
 8001d26:	461a      	mov	r2, r3
 8001d28:	4620      	mov	r0, r4
 8001d2a:	f002 fd3b 	bl	80047a4 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8001d2e:	6878      	ldr	r0, [r7, #4]
 8001d30:	f009 f80b 	bl	800ad4a <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	681b      	ldr	r3, [r3, #0]
 8001d38:	695a      	ldr	r2, [r3, #20]
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	681b      	ldr	r3, [r3, #0]
 8001d3e:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 8001d42:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	681b      	ldr	r3, [r3, #0]
 8001d48:	4618      	mov	r0, r3
 8001d4a:	f003 feaf 	bl	8005aac <USB_ReadInterrupts>
 8001d4e:	4603      	mov	r3, r0
 8001d50:	f003 0308 	and.w	r3, r3, #8
 8001d54:	2b08      	cmp	r3, #8
 8001d56:	d10a      	bne.n	8001d6e <HAL_PCD_IRQHandler+0x6e0>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8001d58:	6878      	ldr	r0, [r7, #4]
 8001d5a:	f008 ffe8 	bl	800ad2e <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	695a      	ldr	r2, [r3, #20]
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	f002 0208 	and.w	r2, r2, #8
 8001d6c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	681b      	ldr	r3, [r3, #0]
 8001d72:	4618      	mov	r0, r3
 8001d74:	f003 fe9a 	bl	8005aac <USB_ReadInterrupts>
 8001d78:	4603      	mov	r3, r0
 8001d7a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001d7e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8001d82:	d10f      	bne.n	8001da4 <HAL_PCD_IRQHandler+0x716>
    {
      /* Keep application checking the corresponding Iso IN endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 8001d84:	2300      	movs	r3, #0
 8001d86:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8001d88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d8a:	b2db      	uxtb	r3, r3
 8001d8c:	4619      	mov	r1, r3
 8001d8e:	6878      	ldr	r0, [r7, #4]
 8001d90:	f009 f84a 	bl	800ae28 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	695a      	ldr	r2, [r3, #20]
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	681b      	ldr	r3, [r3, #0]
 8001d9e:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 8001da2:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	4618      	mov	r0, r3
 8001daa:	f003 fe7f 	bl	8005aac <USB_ReadInterrupts>
 8001dae:	4603      	mov	r3, r0
 8001db0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001db4:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8001db8:	d10f      	bne.n	8001dda <HAL_PCD_IRQHandler+0x74c>
    {
      /* Keep application checking the corresponding Iso OUT endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 8001dba:	2300      	movs	r3, #0
 8001dbc:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8001dbe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001dc0:	b2db      	uxtb	r3, r3
 8001dc2:	4619      	mov	r1, r3
 8001dc4:	6878      	ldr	r0, [r7, #4]
 8001dc6:	f009 f81d 	bl	800ae04 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	695a      	ldr	r2, [r3, #20]
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 8001dd8:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	681b      	ldr	r3, [r3, #0]
 8001dde:	4618      	mov	r0, r3
 8001de0:	f003 fe64 	bl	8005aac <USB_ReadInterrupts>
 8001de4:	4603      	mov	r3, r0
 8001de6:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8001dea:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001dee:	d10a      	bne.n	8001e06 <HAL_PCD_IRQHandler+0x778>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8001df0:	6878      	ldr	r0, [r7, #4]
 8001df2:	f009 f82b 	bl	800ae4c <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	681b      	ldr	r3, [r3, #0]
 8001dfa:	695a      	ldr	r2, [r3, #20]
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8001e04:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	4618      	mov	r0, r3
 8001e0c:	f003 fe4e 	bl	8005aac <USB_ReadInterrupts>
 8001e10:	4603      	mov	r3, r0
 8001e12:	f003 0304 	and.w	r3, r3, #4
 8001e16:	2b04      	cmp	r3, #4
 8001e18:	d115      	bne.n	8001e46 <HAL_PCD_IRQHandler+0x7b8>
    {
      temp = hpcd->Instance->GOTGINT;
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	681b      	ldr	r3, [r3, #0]
 8001e1e:	685b      	ldr	r3, [r3, #4]
 8001e20:	61bb      	str	r3, [r7, #24]

      if ((temp & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8001e22:	69bb      	ldr	r3, [r7, #24]
 8001e24:	f003 0304 	and.w	r3, r3, #4
 8001e28:	2b00      	cmp	r3, #0
 8001e2a:	d002      	beq.n	8001e32 <HAL_PCD_IRQHandler+0x7a4>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8001e2c:	6878      	ldr	r0, [r7, #4]
 8001e2e:	f009 f81b 	bl	800ae68 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= temp;
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	681b      	ldr	r3, [r3, #0]
 8001e36:	6859      	ldr	r1, [r3, #4]
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	69ba      	ldr	r2, [r7, #24]
 8001e3e:	430a      	orrs	r2, r1
 8001e40:	605a      	str	r2, [r3, #4]
 8001e42:	e000      	b.n	8001e46 <HAL_PCD_IRQHandler+0x7b8>
      return;
 8001e44:	bf00      	nop
    }
  }
}
 8001e46:	3734      	adds	r7, #52	; 0x34
 8001e48:	46bd      	mov	sp, r7
 8001e4a:	bd90      	pop	{r4, r7, pc}

08001e4c <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8001e4c:	b580      	push	{r7, lr}
 8001e4e:	b082      	sub	sp, #8
 8001e50:	af00      	add	r7, sp, #0
 8001e52:	6078      	str	r0, [r7, #4]
 8001e54:	460b      	mov	r3, r1
 8001e56:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8001e5e:	2b01      	cmp	r3, #1
 8001e60:	d101      	bne.n	8001e66 <HAL_PCD_SetAddress+0x1a>
 8001e62:	2302      	movs	r3, #2
 8001e64:	e013      	b.n	8001e8e <HAL_PCD_SetAddress+0x42>
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	2201      	movs	r2, #1
 8001e6a:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  hpcd->USB_Address = address;
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	78fa      	ldrb	r2, [r7, #3]
 8001e72:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	681b      	ldr	r3, [r3, #0]
 8001e7a:	78fa      	ldrb	r2, [r7, #3]
 8001e7c:	4611      	mov	r1, r2
 8001e7e:	4618      	mov	r0, r3
 8001e80:	f003 fdac 	bl	80059dc <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	2200      	movs	r2, #0
 8001e88:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8001e8c:	2300      	movs	r3, #0
}
 8001e8e:	4618      	mov	r0, r3
 8001e90:	3708      	adds	r7, #8
 8001e92:	46bd      	mov	sp, r7
 8001e94:	bd80      	pop	{r7, pc}

08001e96 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8001e96:	b580      	push	{r7, lr}
 8001e98:	b084      	sub	sp, #16
 8001e9a:	af00      	add	r7, sp, #0
 8001e9c:	6078      	str	r0, [r7, #4]
 8001e9e:	4608      	mov	r0, r1
 8001ea0:	4611      	mov	r1, r2
 8001ea2:	461a      	mov	r2, r3
 8001ea4:	4603      	mov	r3, r0
 8001ea6:	70fb      	strb	r3, [r7, #3]
 8001ea8:	460b      	mov	r3, r1
 8001eaa:	803b      	strh	r3, [r7, #0]
 8001eac:	4613      	mov	r3, r2
 8001eae:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8001eb0:	2300      	movs	r3, #0
 8001eb2:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8001eb4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001eb8:	2b00      	cmp	r3, #0
 8001eba:	da0f      	bge.n	8001edc <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001ebc:	78fb      	ldrb	r3, [r7, #3]
 8001ebe:	f003 020f 	and.w	r2, r3, #15
 8001ec2:	4613      	mov	r3, r2
 8001ec4:	00db      	lsls	r3, r3, #3
 8001ec6:	1a9b      	subs	r3, r3, r2
 8001ec8:	009b      	lsls	r3, r3, #2
 8001eca:	3338      	adds	r3, #56	; 0x38
 8001ecc:	687a      	ldr	r2, [r7, #4]
 8001ece:	4413      	add	r3, r2
 8001ed0:	3304      	adds	r3, #4
 8001ed2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8001ed4:	68fb      	ldr	r3, [r7, #12]
 8001ed6:	2201      	movs	r2, #1
 8001ed8:	705a      	strb	r2, [r3, #1]
 8001eda:	e00f      	b.n	8001efc <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8001edc:	78fb      	ldrb	r3, [r7, #3]
 8001ede:	f003 020f 	and.w	r2, r3, #15
 8001ee2:	4613      	mov	r3, r2
 8001ee4:	00db      	lsls	r3, r3, #3
 8001ee6:	1a9b      	subs	r3, r3, r2
 8001ee8:	009b      	lsls	r3, r3, #2
 8001eea:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8001eee:	687a      	ldr	r2, [r7, #4]
 8001ef0:	4413      	add	r3, r2
 8001ef2:	3304      	adds	r3, #4
 8001ef4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8001ef6:	68fb      	ldr	r3, [r7, #12]
 8001ef8:	2200      	movs	r2, #0
 8001efa:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8001efc:	78fb      	ldrb	r3, [r7, #3]
 8001efe:	f003 030f 	and.w	r3, r3, #15
 8001f02:	b2da      	uxtb	r2, r3
 8001f04:	68fb      	ldr	r3, [r7, #12]
 8001f06:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8001f08:	883a      	ldrh	r2, [r7, #0]
 8001f0a:	68fb      	ldr	r3, [r7, #12]
 8001f0c:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8001f0e:	68fb      	ldr	r3, [r7, #12]
 8001f10:	78ba      	ldrb	r2, [r7, #2]
 8001f12:	70da      	strb	r2, [r3, #3]

  if (ep->is_in != 0U)
 8001f14:	68fb      	ldr	r3, [r7, #12]
 8001f16:	785b      	ldrb	r3, [r3, #1]
 8001f18:	2b00      	cmp	r3, #0
 8001f1a:	d004      	beq.n	8001f26 <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8001f1c:	68fb      	ldr	r3, [r7, #12]
 8001f1e:	781b      	ldrb	r3, [r3, #0]
 8001f20:	b29a      	uxth	r2, r3
 8001f22:	68fb      	ldr	r3, [r7, #12]
 8001f24:	80da      	strh	r2, [r3, #6]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8001f26:	78bb      	ldrb	r3, [r7, #2]
 8001f28:	2b02      	cmp	r3, #2
 8001f2a:	d102      	bne.n	8001f32 <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 8001f2c:	68fb      	ldr	r3, [r7, #12]
 8001f2e:	2200      	movs	r2, #0
 8001f30:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8001f38:	2b01      	cmp	r3, #1
 8001f3a:	d101      	bne.n	8001f40 <HAL_PCD_EP_Open+0xaa>
 8001f3c:	2302      	movs	r3, #2
 8001f3e:	e00e      	b.n	8001f5e <HAL_PCD_EP_Open+0xc8>
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	2201      	movs	r2, #1
 8001f44:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	68f9      	ldr	r1, [r7, #12]
 8001f4e:	4618      	mov	r0, r3
 8001f50:	f002 ff0a 	bl	8004d68 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	2200      	movs	r2, #0
 8001f58:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return ret;
 8001f5c:	7afb      	ldrb	r3, [r7, #11]
}
 8001f5e:	4618      	mov	r0, r3
 8001f60:	3710      	adds	r7, #16
 8001f62:	46bd      	mov	sp, r7
 8001f64:	bd80      	pop	{r7, pc}

08001f66 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8001f66:	b580      	push	{r7, lr}
 8001f68:	b084      	sub	sp, #16
 8001f6a:	af00      	add	r7, sp, #0
 8001f6c:	6078      	str	r0, [r7, #4]
 8001f6e:	460b      	mov	r3, r1
 8001f70:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8001f72:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001f76:	2b00      	cmp	r3, #0
 8001f78:	da0f      	bge.n	8001f9a <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001f7a:	78fb      	ldrb	r3, [r7, #3]
 8001f7c:	f003 020f 	and.w	r2, r3, #15
 8001f80:	4613      	mov	r3, r2
 8001f82:	00db      	lsls	r3, r3, #3
 8001f84:	1a9b      	subs	r3, r3, r2
 8001f86:	009b      	lsls	r3, r3, #2
 8001f88:	3338      	adds	r3, #56	; 0x38
 8001f8a:	687a      	ldr	r2, [r7, #4]
 8001f8c:	4413      	add	r3, r2
 8001f8e:	3304      	adds	r3, #4
 8001f90:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8001f92:	68fb      	ldr	r3, [r7, #12]
 8001f94:	2201      	movs	r2, #1
 8001f96:	705a      	strb	r2, [r3, #1]
 8001f98:	e00f      	b.n	8001fba <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8001f9a:	78fb      	ldrb	r3, [r7, #3]
 8001f9c:	f003 020f 	and.w	r2, r3, #15
 8001fa0:	4613      	mov	r3, r2
 8001fa2:	00db      	lsls	r3, r3, #3
 8001fa4:	1a9b      	subs	r3, r3, r2
 8001fa6:	009b      	lsls	r3, r3, #2
 8001fa8:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8001fac:	687a      	ldr	r2, [r7, #4]
 8001fae:	4413      	add	r3, r2
 8001fb0:	3304      	adds	r3, #4
 8001fb2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8001fb4:	68fb      	ldr	r3, [r7, #12]
 8001fb6:	2200      	movs	r2, #0
 8001fb8:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 8001fba:	78fb      	ldrb	r3, [r7, #3]
 8001fbc:	f003 030f 	and.w	r3, r3, #15
 8001fc0:	b2da      	uxtb	r2, r3
 8001fc2:	68fb      	ldr	r3, [r7, #12]
 8001fc4:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8001fcc:	2b01      	cmp	r3, #1
 8001fce:	d101      	bne.n	8001fd4 <HAL_PCD_EP_Close+0x6e>
 8001fd0:	2302      	movs	r3, #2
 8001fd2:	e00e      	b.n	8001ff2 <HAL_PCD_EP_Close+0x8c>
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	2201      	movs	r2, #1
 8001fd8:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	68f9      	ldr	r1, [r7, #12]
 8001fe2:	4618      	mov	r0, r3
 8001fe4:	f002 ff48 	bl	8004e78 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	2200      	movs	r2, #0
 8001fec:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  return HAL_OK;
 8001ff0:	2300      	movs	r3, #0
}
 8001ff2:	4618      	mov	r0, r3
 8001ff4:	3710      	adds	r7, #16
 8001ff6:	46bd      	mov	sp, r7
 8001ff8:	bd80      	pop	{r7, pc}

08001ffa <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8001ffa:	b580      	push	{r7, lr}
 8001ffc:	b086      	sub	sp, #24
 8001ffe:	af00      	add	r7, sp, #0
 8002000:	60f8      	str	r0, [r7, #12]
 8002002:	607a      	str	r2, [r7, #4]
 8002004:	603b      	str	r3, [r7, #0]
 8002006:	460b      	mov	r3, r1
 8002008:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800200a:	7afb      	ldrb	r3, [r7, #11]
 800200c:	f003 020f 	and.w	r2, r3, #15
 8002010:	4613      	mov	r3, r2
 8002012:	00db      	lsls	r3, r3, #3
 8002014:	1a9b      	subs	r3, r3, r2
 8002016:	009b      	lsls	r3, r3, #2
 8002018:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 800201c:	68fa      	ldr	r2, [r7, #12]
 800201e:	4413      	add	r3, r2
 8002020:	3304      	adds	r3, #4
 8002022:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8002024:	697b      	ldr	r3, [r7, #20]
 8002026:	687a      	ldr	r2, [r7, #4]
 8002028:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 800202a:	697b      	ldr	r3, [r7, #20]
 800202c:	683a      	ldr	r2, [r7, #0]
 800202e:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 8002030:	697b      	ldr	r3, [r7, #20]
 8002032:	2200      	movs	r2, #0
 8002034:	619a      	str	r2, [r3, #24]
  ep->is_in = 0U;
 8002036:	697b      	ldr	r3, [r7, #20]
 8002038:	2200      	movs	r2, #0
 800203a:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800203c:	7afb      	ldrb	r3, [r7, #11]
 800203e:	f003 030f 	and.w	r3, r3, #15
 8002042:	b2da      	uxtb	r2, r3
 8002044:	697b      	ldr	r3, [r7, #20]
 8002046:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8002048:	68fb      	ldr	r3, [r7, #12]
 800204a:	691b      	ldr	r3, [r3, #16]
 800204c:	2b01      	cmp	r3, #1
 800204e:	d102      	bne.n	8002056 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8002050:	687a      	ldr	r2, [r7, #4]
 8002052:	697b      	ldr	r3, [r7, #20]
 8002054:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8002056:	7afb      	ldrb	r3, [r7, #11]
 8002058:	f003 030f 	and.w	r3, r3, #15
 800205c:	2b00      	cmp	r3, #0
 800205e:	d109      	bne.n	8002074 <HAL_PCD_EP_Receive+0x7a>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8002060:	68fb      	ldr	r3, [r7, #12]
 8002062:	6818      	ldr	r0, [r3, #0]
 8002064:	68fb      	ldr	r3, [r7, #12]
 8002066:	691b      	ldr	r3, [r3, #16]
 8002068:	b2db      	uxtb	r3, r3
 800206a:	461a      	mov	r2, r3
 800206c:	6979      	ldr	r1, [r7, #20]
 800206e:	f003 fa2b 	bl	80054c8 <USB_EP0StartXfer>
 8002072:	e008      	b.n	8002086 <HAL_PCD_EP_Receive+0x8c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8002074:	68fb      	ldr	r3, [r7, #12]
 8002076:	6818      	ldr	r0, [r3, #0]
 8002078:	68fb      	ldr	r3, [r7, #12]
 800207a:	691b      	ldr	r3, [r3, #16]
 800207c:	b2db      	uxtb	r3, r3
 800207e:	461a      	mov	r2, r3
 8002080:	6979      	ldr	r1, [r7, #20]
 8002082:	f002 ffd5 	bl	8005030 <USB_EPStartXfer>
  }

  return HAL_OK;
 8002086:	2300      	movs	r3, #0
}
 8002088:	4618      	mov	r0, r3
 800208a:	3718      	adds	r7, #24
 800208c:	46bd      	mov	sp, r7
 800208e:	bd80      	pop	{r7, pc}

08002090 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002090:	b480      	push	{r7}
 8002092:	b083      	sub	sp, #12
 8002094:	af00      	add	r7, sp, #0
 8002096:	6078      	str	r0, [r7, #4]
 8002098:	460b      	mov	r3, r1
 800209a:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 800209c:	78fb      	ldrb	r3, [r7, #3]
 800209e:	f003 020f 	and.w	r2, r3, #15
 80020a2:	6879      	ldr	r1, [r7, #4]
 80020a4:	4613      	mov	r3, r2
 80020a6:	00db      	lsls	r3, r3, #3
 80020a8:	1a9b      	subs	r3, r3, r2
 80020aa:	009b      	lsls	r3, r3, #2
 80020ac:	440b      	add	r3, r1
 80020ae:	f503 7305 	add.w	r3, r3, #532	; 0x214
 80020b2:	681b      	ldr	r3, [r3, #0]
}
 80020b4:	4618      	mov	r0, r3
 80020b6:	370c      	adds	r7, #12
 80020b8:	46bd      	mov	sp, r7
 80020ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020be:	4770      	bx	lr

080020c0 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80020c0:	b580      	push	{r7, lr}
 80020c2:	b086      	sub	sp, #24
 80020c4:	af00      	add	r7, sp, #0
 80020c6:	60f8      	str	r0, [r7, #12]
 80020c8:	607a      	str	r2, [r7, #4]
 80020ca:	603b      	str	r3, [r7, #0]
 80020cc:	460b      	mov	r3, r1
 80020ce:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80020d0:	7afb      	ldrb	r3, [r7, #11]
 80020d2:	f003 020f 	and.w	r2, r3, #15
 80020d6:	4613      	mov	r3, r2
 80020d8:	00db      	lsls	r3, r3, #3
 80020da:	1a9b      	subs	r3, r3, r2
 80020dc:	009b      	lsls	r3, r3, #2
 80020de:	3338      	adds	r3, #56	; 0x38
 80020e0:	68fa      	ldr	r2, [r7, #12]
 80020e2:	4413      	add	r3, r2
 80020e4:	3304      	adds	r3, #4
 80020e6:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80020e8:	697b      	ldr	r3, [r7, #20]
 80020ea:	687a      	ldr	r2, [r7, #4]
 80020ec:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 80020ee:	697b      	ldr	r3, [r7, #20]
 80020f0:	683a      	ldr	r2, [r7, #0]
 80020f2:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 80020f4:	697b      	ldr	r3, [r7, #20]
 80020f6:	2200      	movs	r2, #0
 80020f8:	619a      	str	r2, [r3, #24]
  ep->is_in = 1U;
 80020fa:	697b      	ldr	r3, [r7, #20]
 80020fc:	2201      	movs	r2, #1
 80020fe:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002100:	7afb      	ldrb	r3, [r7, #11]
 8002102:	f003 030f 	and.w	r3, r3, #15
 8002106:	b2da      	uxtb	r2, r3
 8002108:	697b      	ldr	r3, [r7, #20]
 800210a:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 800210c:	68fb      	ldr	r3, [r7, #12]
 800210e:	691b      	ldr	r3, [r3, #16]
 8002110:	2b01      	cmp	r3, #1
 8002112:	d102      	bne.n	800211a <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8002114:	687a      	ldr	r2, [r7, #4]
 8002116:	697b      	ldr	r3, [r7, #20]
 8002118:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800211a:	7afb      	ldrb	r3, [r7, #11]
 800211c:	f003 030f 	and.w	r3, r3, #15
 8002120:	2b00      	cmp	r3, #0
 8002122:	d109      	bne.n	8002138 <HAL_PCD_EP_Transmit+0x78>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8002124:	68fb      	ldr	r3, [r7, #12]
 8002126:	6818      	ldr	r0, [r3, #0]
 8002128:	68fb      	ldr	r3, [r7, #12]
 800212a:	691b      	ldr	r3, [r3, #16]
 800212c:	b2db      	uxtb	r3, r3
 800212e:	461a      	mov	r2, r3
 8002130:	6979      	ldr	r1, [r7, #20]
 8002132:	f003 f9c9 	bl	80054c8 <USB_EP0StartXfer>
 8002136:	e008      	b.n	800214a <HAL_PCD_EP_Transmit+0x8a>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8002138:	68fb      	ldr	r3, [r7, #12]
 800213a:	6818      	ldr	r0, [r3, #0]
 800213c:	68fb      	ldr	r3, [r7, #12]
 800213e:	691b      	ldr	r3, [r3, #16]
 8002140:	b2db      	uxtb	r3, r3
 8002142:	461a      	mov	r2, r3
 8002144:	6979      	ldr	r1, [r7, #20]
 8002146:	f002 ff73 	bl	8005030 <USB_EPStartXfer>
  }

  return HAL_OK;
 800214a:	2300      	movs	r3, #0
}
 800214c:	4618      	mov	r0, r3
 800214e:	3718      	adds	r7, #24
 8002150:	46bd      	mov	sp, r7
 8002152:	bd80      	pop	{r7, pc}

08002154 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002154:	b580      	push	{r7, lr}
 8002156:	b084      	sub	sp, #16
 8002158:	af00      	add	r7, sp, #0
 800215a:	6078      	str	r0, [r7, #4]
 800215c:	460b      	mov	r3, r1
 800215e:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8002160:	78fb      	ldrb	r3, [r7, #3]
 8002162:	f003 020f 	and.w	r2, r3, #15
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	685b      	ldr	r3, [r3, #4]
 800216a:	429a      	cmp	r2, r3
 800216c:	d901      	bls.n	8002172 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 800216e:	2301      	movs	r3, #1
 8002170:	e050      	b.n	8002214 <HAL_PCD_EP_SetStall+0xc0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8002172:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002176:	2b00      	cmp	r3, #0
 8002178:	da0f      	bge.n	800219a <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800217a:	78fb      	ldrb	r3, [r7, #3]
 800217c:	f003 020f 	and.w	r2, r3, #15
 8002180:	4613      	mov	r3, r2
 8002182:	00db      	lsls	r3, r3, #3
 8002184:	1a9b      	subs	r3, r3, r2
 8002186:	009b      	lsls	r3, r3, #2
 8002188:	3338      	adds	r3, #56	; 0x38
 800218a:	687a      	ldr	r2, [r7, #4]
 800218c:	4413      	add	r3, r2
 800218e:	3304      	adds	r3, #4
 8002190:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002192:	68fb      	ldr	r3, [r7, #12]
 8002194:	2201      	movs	r2, #1
 8002196:	705a      	strb	r2, [r3, #1]
 8002198:	e00d      	b.n	80021b6 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800219a:	78fa      	ldrb	r2, [r7, #3]
 800219c:	4613      	mov	r3, r2
 800219e:	00db      	lsls	r3, r3, #3
 80021a0:	1a9b      	subs	r3, r3, r2
 80021a2:	009b      	lsls	r3, r3, #2
 80021a4:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 80021a8:	687a      	ldr	r2, [r7, #4]
 80021aa:	4413      	add	r3, r2
 80021ac:	3304      	adds	r3, #4
 80021ae:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80021b0:	68fb      	ldr	r3, [r7, #12]
 80021b2:	2200      	movs	r2, #0
 80021b4:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 80021b6:	68fb      	ldr	r3, [r7, #12]
 80021b8:	2201      	movs	r2, #1
 80021ba:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80021bc:	78fb      	ldrb	r3, [r7, #3]
 80021be:	f003 030f 	and.w	r3, r3, #15
 80021c2:	b2da      	uxtb	r2, r3
 80021c4:	68fb      	ldr	r3, [r7, #12]
 80021c6:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 80021ce:	2b01      	cmp	r3, #1
 80021d0:	d101      	bne.n	80021d6 <HAL_PCD_EP_SetStall+0x82>
 80021d2:	2302      	movs	r3, #2
 80021d4:	e01e      	b.n	8002214 <HAL_PCD_EP_SetStall+0xc0>
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	2201      	movs	r2, #1
 80021da:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	68f9      	ldr	r1, [r7, #12]
 80021e4:	4618      	mov	r0, r3
 80021e6:	f003 fb25 	bl	8005834 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80021ea:	78fb      	ldrb	r3, [r7, #3]
 80021ec:	f003 030f 	and.w	r3, r3, #15
 80021f0:	2b00      	cmp	r3, #0
 80021f2:	d10a      	bne.n	800220a <HAL_PCD_EP_SetStall+0xb6>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	6818      	ldr	r0, [r3, #0]
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	691b      	ldr	r3, [r3, #16]
 80021fc:	b2d9      	uxtb	r1, r3
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8002204:	461a      	mov	r2, r3
 8002206:	f003 fd17 	bl	8005c38 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	2200      	movs	r2, #0
 800220e:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8002212:	2300      	movs	r3, #0
}
 8002214:	4618      	mov	r0, r3
 8002216:	3710      	adds	r7, #16
 8002218:	46bd      	mov	sp, r7
 800221a:	bd80      	pop	{r7, pc}

0800221c <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800221c:	b580      	push	{r7, lr}
 800221e:	b084      	sub	sp, #16
 8002220:	af00      	add	r7, sp, #0
 8002222:	6078      	str	r0, [r7, #4]
 8002224:	460b      	mov	r3, r1
 8002226:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8002228:	78fb      	ldrb	r3, [r7, #3]
 800222a:	f003 020f 	and.w	r2, r3, #15
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	685b      	ldr	r3, [r3, #4]
 8002232:	429a      	cmp	r2, r3
 8002234:	d901      	bls.n	800223a <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8002236:	2301      	movs	r3, #1
 8002238:	e042      	b.n	80022c0 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800223a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800223e:	2b00      	cmp	r3, #0
 8002240:	da0f      	bge.n	8002262 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002242:	78fb      	ldrb	r3, [r7, #3]
 8002244:	f003 020f 	and.w	r2, r3, #15
 8002248:	4613      	mov	r3, r2
 800224a:	00db      	lsls	r3, r3, #3
 800224c:	1a9b      	subs	r3, r3, r2
 800224e:	009b      	lsls	r3, r3, #2
 8002250:	3338      	adds	r3, #56	; 0x38
 8002252:	687a      	ldr	r2, [r7, #4]
 8002254:	4413      	add	r3, r2
 8002256:	3304      	adds	r3, #4
 8002258:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800225a:	68fb      	ldr	r3, [r7, #12]
 800225c:	2201      	movs	r2, #1
 800225e:	705a      	strb	r2, [r3, #1]
 8002260:	e00f      	b.n	8002282 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002262:	78fb      	ldrb	r3, [r7, #3]
 8002264:	f003 020f 	and.w	r2, r3, #15
 8002268:	4613      	mov	r3, r2
 800226a:	00db      	lsls	r3, r3, #3
 800226c:	1a9b      	subs	r3, r3, r2
 800226e:	009b      	lsls	r3, r3, #2
 8002270:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8002274:	687a      	ldr	r2, [r7, #4]
 8002276:	4413      	add	r3, r2
 8002278:	3304      	adds	r3, #4
 800227a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800227c:	68fb      	ldr	r3, [r7, #12]
 800227e:	2200      	movs	r2, #0
 8002280:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8002282:	68fb      	ldr	r3, [r7, #12]
 8002284:	2200      	movs	r2, #0
 8002286:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002288:	78fb      	ldrb	r3, [r7, #3]
 800228a:	f003 030f 	and.w	r3, r3, #15
 800228e:	b2da      	uxtb	r2, r3
 8002290:	68fb      	ldr	r3, [r7, #12]
 8002292:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 800229a:	2b01      	cmp	r3, #1
 800229c:	d101      	bne.n	80022a2 <HAL_PCD_EP_ClrStall+0x86>
 800229e:	2302      	movs	r3, #2
 80022a0:	e00e      	b.n	80022c0 <HAL_PCD_EP_ClrStall+0xa4>
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	2201      	movs	r2, #1
 80022a6:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	68f9      	ldr	r1, [r7, #12]
 80022b0:	4618      	mov	r0, r3
 80022b2:	f003 fb2d 	bl	8005910 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	2200      	movs	r2, #0
 80022ba:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 80022be:	2300      	movs	r3, #0
}
 80022c0:	4618      	mov	r0, r3
 80022c2:	3710      	adds	r7, #16
 80022c4:	46bd      	mov	sp, r7
 80022c6:	bd80      	pop	{r7, pc}

080022c8 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80022c8:	b580      	push	{r7, lr}
 80022ca:	b08a      	sub	sp, #40	; 0x28
 80022cc:	af02      	add	r7, sp, #8
 80022ce:	6078      	str	r0, [r7, #4]
 80022d0:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80022d8:	697b      	ldr	r3, [r7, #20]
 80022da:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 80022dc:	683a      	ldr	r2, [r7, #0]
 80022de:	4613      	mov	r3, r2
 80022e0:	00db      	lsls	r3, r3, #3
 80022e2:	1a9b      	subs	r3, r3, r2
 80022e4:	009b      	lsls	r3, r3, #2
 80022e6:	3338      	adds	r3, #56	; 0x38
 80022e8:	687a      	ldr	r2, [r7, #4]
 80022ea:	4413      	add	r3, r2
 80022ec:	3304      	adds	r3, #4
 80022ee:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 80022f0:	68fb      	ldr	r3, [r7, #12]
 80022f2:	699a      	ldr	r2, [r3, #24]
 80022f4:	68fb      	ldr	r3, [r7, #12]
 80022f6:	695b      	ldr	r3, [r3, #20]
 80022f8:	429a      	cmp	r2, r3
 80022fa:	d901      	bls.n	8002300 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 80022fc:	2301      	movs	r3, #1
 80022fe:	e06c      	b.n	80023da <PCD_WriteEmptyTxFifo+0x112>
  }

  len = ep->xfer_len - ep->xfer_count;
 8002300:	68fb      	ldr	r3, [r7, #12]
 8002302:	695a      	ldr	r2, [r3, #20]
 8002304:	68fb      	ldr	r3, [r7, #12]
 8002306:	699b      	ldr	r3, [r3, #24]
 8002308:	1ad3      	subs	r3, r2, r3
 800230a:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 800230c:	68fb      	ldr	r3, [r7, #12]
 800230e:	689b      	ldr	r3, [r3, #8]
 8002310:	69fa      	ldr	r2, [r7, #28]
 8002312:	429a      	cmp	r2, r3
 8002314:	d902      	bls.n	800231c <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8002316:	68fb      	ldr	r3, [r7, #12]
 8002318:	689b      	ldr	r3, [r3, #8]
 800231a:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 800231c:	69fb      	ldr	r3, [r7, #28]
 800231e:	3303      	adds	r3, #3
 8002320:	089b      	lsrs	r3, r3, #2
 8002322:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8002324:	e02b      	b.n	800237e <PCD_WriteEmptyTxFifo+0xb6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8002326:	68fb      	ldr	r3, [r7, #12]
 8002328:	695a      	ldr	r2, [r3, #20]
 800232a:	68fb      	ldr	r3, [r7, #12]
 800232c:	699b      	ldr	r3, [r3, #24]
 800232e:	1ad3      	subs	r3, r2, r3
 8002330:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8002332:	68fb      	ldr	r3, [r7, #12]
 8002334:	689b      	ldr	r3, [r3, #8]
 8002336:	69fa      	ldr	r2, [r7, #28]
 8002338:	429a      	cmp	r2, r3
 800233a:	d902      	bls.n	8002342 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 800233c:	68fb      	ldr	r3, [r7, #12]
 800233e:	689b      	ldr	r3, [r3, #8]
 8002340:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8002342:	69fb      	ldr	r3, [r7, #28]
 8002344:	3303      	adds	r3, #3
 8002346:	089b      	lsrs	r3, r3, #2
 8002348:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800234a:	68fb      	ldr	r3, [r7, #12]
 800234c:	68d9      	ldr	r1, [r3, #12]
 800234e:	683b      	ldr	r3, [r7, #0]
 8002350:	b2da      	uxtb	r2, r3
 8002352:	69fb      	ldr	r3, [r7, #28]
 8002354:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	691b      	ldr	r3, [r3, #16]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800235a:	b2db      	uxtb	r3, r3
 800235c:	9300      	str	r3, [sp, #0]
 800235e:	4603      	mov	r3, r0
 8002360:	6978      	ldr	r0, [r7, #20]
 8002362:	f003 fa09 	bl	8005778 <USB_WritePacket>

    ep->xfer_buff  += len;
 8002366:	68fb      	ldr	r3, [r7, #12]
 8002368:	68da      	ldr	r2, [r3, #12]
 800236a:	69fb      	ldr	r3, [r7, #28]
 800236c:	441a      	add	r2, r3
 800236e:	68fb      	ldr	r3, [r7, #12]
 8002370:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8002372:	68fb      	ldr	r3, [r7, #12]
 8002374:	699a      	ldr	r2, [r3, #24]
 8002376:	69fb      	ldr	r3, [r7, #28]
 8002378:	441a      	add	r2, r3
 800237a:	68fb      	ldr	r3, [r7, #12]
 800237c:	619a      	str	r2, [r3, #24]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800237e:	683b      	ldr	r3, [r7, #0]
 8002380:	015a      	lsls	r2, r3, #5
 8002382:	693b      	ldr	r3, [r7, #16]
 8002384:	4413      	add	r3, r2
 8002386:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800238a:	699b      	ldr	r3, [r3, #24]
 800238c:	b29b      	uxth	r3, r3
 800238e:	69ba      	ldr	r2, [r7, #24]
 8002390:	429a      	cmp	r2, r3
 8002392:	d809      	bhi.n	80023a8 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8002394:	68fb      	ldr	r3, [r7, #12]
 8002396:	699a      	ldr	r2, [r3, #24]
 8002398:	68fb      	ldr	r3, [r7, #12]
 800239a:	695b      	ldr	r3, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800239c:	429a      	cmp	r2, r3
 800239e:	d203      	bcs.n	80023a8 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80023a0:	68fb      	ldr	r3, [r7, #12]
 80023a2:	695b      	ldr	r3, [r3, #20]
 80023a4:	2b00      	cmp	r3, #0
 80023a6:	d1be      	bne.n	8002326 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 80023a8:	68fb      	ldr	r3, [r7, #12]
 80023aa:	695a      	ldr	r2, [r3, #20]
 80023ac:	68fb      	ldr	r3, [r7, #12]
 80023ae:	699b      	ldr	r3, [r3, #24]
 80023b0:	429a      	cmp	r2, r3
 80023b2:	d811      	bhi.n	80023d8 <PCD_WriteEmptyTxFifo+0x110>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80023b4:	683b      	ldr	r3, [r7, #0]
 80023b6:	f003 030f 	and.w	r3, r3, #15
 80023ba:	2201      	movs	r2, #1
 80023bc:	fa02 f303 	lsl.w	r3, r2, r3
 80023c0:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80023c2:	693b      	ldr	r3, [r7, #16]
 80023c4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80023c8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80023ca:	68bb      	ldr	r3, [r7, #8]
 80023cc:	43db      	mvns	r3, r3
 80023ce:	6939      	ldr	r1, [r7, #16]
 80023d0:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80023d4:	4013      	ands	r3, r2
 80023d6:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 80023d8:	2300      	movs	r3, #0
}
 80023da:	4618      	mov	r0, r3
 80023dc:	3720      	adds	r7, #32
 80023de:	46bd      	mov	sp, r7
 80023e0:	bd80      	pop	{r7, pc}
	...

080023e4 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80023e4:	b580      	push	{r7, lr}
 80023e6:	b086      	sub	sp, #24
 80023e8:	af00      	add	r7, sp, #0
 80023ea:	6078      	str	r0, [r7, #4]
 80023ec:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80023f4:	697b      	ldr	r3, [r7, #20]
 80023f6:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 80023f8:	697b      	ldr	r3, [r7, #20]
 80023fa:	333c      	adds	r3, #60	; 0x3c
 80023fc:	3304      	adds	r3, #4
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8002402:	683b      	ldr	r3, [r7, #0]
 8002404:	015a      	lsls	r2, r3, #5
 8002406:	693b      	ldr	r3, [r7, #16]
 8002408:	4413      	add	r3, r2
 800240a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800240e:	689b      	ldr	r3, [r3, #8]
 8002410:	60bb      	str	r3, [r7, #8]

  if (hpcd->Init.dma_enable == 1U)
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	691b      	ldr	r3, [r3, #16]
 8002416:	2b01      	cmp	r3, #1
 8002418:	f040 80a0 	bne.w	800255c <PCD_EP_OutXfrComplete_int+0x178>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 800241c:	68bb      	ldr	r3, [r7, #8]
 800241e:	f003 0308 	and.w	r3, r3, #8
 8002422:	2b00      	cmp	r3, #0
 8002424:	d015      	beq.n	8002452 <PCD_EP_OutXfrComplete_int+0x6e>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8002426:	68fb      	ldr	r3, [r7, #12]
 8002428:	4a72      	ldr	r2, [pc, #456]	; (80025f4 <PCD_EP_OutXfrComplete_int+0x210>)
 800242a:	4293      	cmp	r3, r2
 800242c:	f240 80dd 	bls.w	80025ea <PCD_EP_OutXfrComplete_int+0x206>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8002430:	68bb      	ldr	r3, [r7, #8]
 8002432:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8002436:	2b00      	cmp	r3, #0
 8002438:	f000 80d7 	beq.w	80025ea <PCD_EP_OutXfrComplete_int+0x206>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800243c:	683b      	ldr	r3, [r7, #0]
 800243e:	015a      	lsls	r2, r3, #5
 8002440:	693b      	ldr	r3, [r7, #16]
 8002442:	4413      	add	r3, r2
 8002444:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002448:	461a      	mov	r2, r3
 800244a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800244e:	6093      	str	r3, [r2, #8]
 8002450:	e0cb      	b.n	80025ea <PCD_EP_OutXfrComplete_int+0x206>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8002452:	68bb      	ldr	r3, [r7, #8]
 8002454:	f003 0320 	and.w	r3, r3, #32
 8002458:	2b00      	cmp	r3, #0
 800245a:	d009      	beq.n	8002470 <PCD_EP_OutXfrComplete_int+0x8c>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800245c:	683b      	ldr	r3, [r7, #0]
 800245e:	015a      	lsls	r2, r3, #5
 8002460:	693b      	ldr	r3, [r7, #16]
 8002462:	4413      	add	r3, r2
 8002464:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002468:	461a      	mov	r2, r3
 800246a:	2320      	movs	r3, #32
 800246c:	6093      	str	r3, [r2, #8]
 800246e:	e0bc      	b.n	80025ea <PCD_EP_OutXfrComplete_int+0x206>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8002470:	68bb      	ldr	r3, [r7, #8]
 8002472:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8002476:	2b00      	cmp	r3, #0
 8002478:	f040 80b7 	bne.w	80025ea <PCD_EP_OutXfrComplete_int+0x206>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800247c:	68fb      	ldr	r3, [r7, #12]
 800247e:	4a5d      	ldr	r2, [pc, #372]	; (80025f4 <PCD_EP_OutXfrComplete_int+0x210>)
 8002480:	4293      	cmp	r3, r2
 8002482:	d90f      	bls.n	80024a4 <PCD_EP_OutXfrComplete_int+0xc0>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8002484:	68bb      	ldr	r3, [r7, #8]
 8002486:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800248a:	2b00      	cmp	r3, #0
 800248c:	d00a      	beq.n	80024a4 <PCD_EP_OutXfrComplete_int+0xc0>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800248e:	683b      	ldr	r3, [r7, #0]
 8002490:	015a      	lsls	r2, r3, #5
 8002492:	693b      	ldr	r3, [r7, #16]
 8002494:	4413      	add	r3, r2
 8002496:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800249a:	461a      	mov	r2, r3
 800249c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80024a0:	6093      	str	r3, [r2, #8]
 80024a2:	e0a2      	b.n	80025ea <PCD_EP_OutXfrComplete_int+0x206>
      }
      else
      {
        /* out data packet received over EP0 */
        hpcd->OUT_ep[epnum].xfer_count =
          hpcd->OUT_ep[epnum].maxpacket -
 80024a4:	6879      	ldr	r1, [r7, #4]
 80024a6:	683a      	ldr	r2, [r7, #0]
 80024a8:	4613      	mov	r3, r2
 80024aa:	00db      	lsls	r3, r3, #3
 80024ac:	1a9b      	subs	r3, r3, r2
 80024ae:	009b      	lsls	r3, r3, #2
 80024b0:	440b      	add	r3, r1
 80024b2:	f503 7301 	add.w	r3, r3, #516	; 0x204
 80024b6:	681a      	ldr	r2, [r3, #0]
          (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 80024b8:	683b      	ldr	r3, [r7, #0]
 80024ba:	0159      	lsls	r1, r3, #5
 80024bc:	693b      	ldr	r3, [r7, #16]
 80024be:	440b      	add	r3, r1
 80024c0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80024c4:	691b      	ldr	r3, [r3, #16]
 80024c6:	f3c3 0312 	ubfx	r3, r3, #0, #19
          hpcd->OUT_ep[epnum].maxpacket -
 80024ca:	1ad1      	subs	r1, r2, r3
        hpcd->OUT_ep[epnum].xfer_count =
 80024cc:	6878      	ldr	r0, [r7, #4]
 80024ce:	683a      	ldr	r2, [r7, #0]
 80024d0:	4613      	mov	r3, r2
 80024d2:	00db      	lsls	r3, r3, #3
 80024d4:	1a9b      	subs	r3, r3, r2
 80024d6:	009b      	lsls	r3, r3, #2
 80024d8:	4403      	add	r3, r0
 80024da:	f503 7305 	add.w	r3, r3, #532	; 0x214
 80024de:	6019      	str	r1, [r3, #0]

        hpcd->OUT_ep[epnum].xfer_buff += hpcd->OUT_ep[epnum].maxpacket;
 80024e0:	6879      	ldr	r1, [r7, #4]
 80024e2:	683a      	ldr	r2, [r7, #0]
 80024e4:	4613      	mov	r3, r2
 80024e6:	00db      	lsls	r3, r3, #3
 80024e8:	1a9b      	subs	r3, r3, r2
 80024ea:	009b      	lsls	r3, r3, #2
 80024ec:	440b      	add	r3, r1
 80024ee:	f503 7302 	add.w	r3, r3, #520	; 0x208
 80024f2:	6819      	ldr	r1, [r3, #0]
 80024f4:	6878      	ldr	r0, [r7, #4]
 80024f6:	683a      	ldr	r2, [r7, #0]
 80024f8:	4613      	mov	r3, r2
 80024fa:	00db      	lsls	r3, r3, #3
 80024fc:	1a9b      	subs	r3, r3, r2
 80024fe:	009b      	lsls	r3, r3, #2
 8002500:	4403      	add	r3, r0
 8002502:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	4419      	add	r1, r3
 800250a:	6878      	ldr	r0, [r7, #4]
 800250c:	683a      	ldr	r2, [r7, #0]
 800250e:	4613      	mov	r3, r2
 8002510:	00db      	lsls	r3, r3, #3
 8002512:	1a9b      	subs	r3, r3, r2
 8002514:	009b      	lsls	r3, r3, #2
 8002516:	4403      	add	r3, r0
 8002518:	f503 7302 	add.w	r3, r3, #520	; 0x208
 800251c:	6019      	str	r1, [r3, #0]

        if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 800251e:	683b      	ldr	r3, [r7, #0]
 8002520:	2b00      	cmp	r3, #0
 8002522:	d114      	bne.n	800254e <PCD_EP_OutXfrComplete_int+0x16a>
 8002524:	6879      	ldr	r1, [r7, #4]
 8002526:	683a      	ldr	r2, [r7, #0]
 8002528:	4613      	mov	r3, r2
 800252a:	00db      	lsls	r3, r3, #3
 800252c:	1a9b      	subs	r3, r3, r2
 800252e:	009b      	lsls	r3, r3, #2
 8002530:	440b      	add	r3, r1
 8002532:	f503 7304 	add.w	r3, r3, #528	; 0x210
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	2b00      	cmp	r3, #0
 800253a:	d108      	bne.n	800254e <PCD_EP_OutXfrComplete_int+0x16a>
        {
          /* this is ZLP, so prepare EP0 for next setup */
          (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	6818      	ldr	r0, [r3, #0]
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8002546:	461a      	mov	r2, r3
 8002548:	2101      	movs	r1, #1
 800254a:	f003 fb75 	bl	8005c38 <USB_EP0_OutStart>
        }
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800254e:	683b      	ldr	r3, [r7, #0]
 8002550:	b2db      	uxtb	r3, r3
 8002552:	4619      	mov	r1, r3
 8002554:	6878      	ldr	r0, [r7, #4]
 8002556:	f008 fbb5 	bl	800acc4 <HAL_PCD_DataOutStageCallback>
 800255a:	e046      	b.n	80025ea <PCD_EP_OutXfrComplete_int+0x206>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 800255c:	68fb      	ldr	r3, [r7, #12]
 800255e:	4a26      	ldr	r2, [pc, #152]	; (80025f8 <PCD_EP_OutXfrComplete_int+0x214>)
 8002560:	4293      	cmp	r3, r2
 8002562:	d124      	bne.n	80025ae <PCD_EP_OutXfrComplete_int+0x1ca>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8002564:	68bb      	ldr	r3, [r7, #8]
 8002566:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800256a:	2b00      	cmp	r3, #0
 800256c:	d00a      	beq.n	8002584 <PCD_EP_OutXfrComplete_int+0x1a0>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800256e:	683b      	ldr	r3, [r7, #0]
 8002570:	015a      	lsls	r2, r3, #5
 8002572:	693b      	ldr	r3, [r7, #16]
 8002574:	4413      	add	r3, r2
 8002576:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800257a:	461a      	mov	r2, r3
 800257c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002580:	6093      	str	r3, [r2, #8]
 8002582:	e032      	b.n	80025ea <PCD_EP_OutXfrComplete_int+0x206>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8002584:	68bb      	ldr	r3, [r7, #8]
 8002586:	f003 0320 	and.w	r3, r3, #32
 800258a:	2b00      	cmp	r3, #0
 800258c:	d008      	beq.n	80025a0 <PCD_EP_OutXfrComplete_int+0x1bc>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800258e:	683b      	ldr	r3, [r7, #0]
 8002590:	015a      	lsls	r2, r3, #5
 8002592:	693b      	ldr	r3, [r7, #16]
 8002594:	4413      	add	r3, r2
 8002596:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800259a:	461a      	mov	r2, r3
 800259c:	2320      	movs	r3, #32
 800259e:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80025a0:	683b      	ldr	r3, [r7, #0]
 80025a2:	b2db      	uxtb	r3, r3
 80025a4:	4619      	mov	r1, r3
 80025a6:	6878      	ldr	r0, [r7, #4]
 80025a8:	f008 fb8c 	bl	800acc4 <HAL_PCD_DataOutStageCallback>
 80025ac:	e01d      	b.n	80025ea <PCD_EP_OutXfrComplete_int+0x206>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 80025ae:	683b      	ldr	r3, [r7, #0]
 80025b0:	2b00      	cmp	r3, #0
 80025b2:	d114      	bne.n	80025de <PCD_EP_OutXfrComplete_int+0x1fa>
 80025b4:	6879      	ldr	r1, [r7, #4]
 80025b6:	683a      	ldr	r2, [r7, #0]
 80025b8:	4613      	mov	r3, r2
 80025ba:	00db      	lsls	r3, r3, #3
 80025bc:	1a9b      	subs	r3, r3, r2
 80025be:	009b      	lsls	r3, r3, #2
 80025c0:	440b      	add	r3, r1
 80025c2:	f503 7304 	add.w	r3, r3, #528	; 0x210
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	2b00      	cmp	r3, #0
 80025ca:	d108      	bne.n	80025de <PCD_EP_OutXfrComplete_int+0x1fa>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	6818      	ldr	r0, [r3, #0]
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 80025d6:	461a      	mov	r2, r3
 80025d8:	2100      	movs	r1, #0
 80025da:	f003 fb2d 	bl	8005c38 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80025de:	683b      	ldr	r3, [r7, #0]
 80025e0:	b2db      	uxtb	r3, r3
 80025e2:	4619      	mov	r1, r3
 80025e4:	6878      	ldr	r0, [r7, #4]
 80025e6:	f008 fb6d 	bl	800acc4 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 80025ea:	2300      	movs	r3, #0
}
 80025ec:	4618      	mov	r0, r3
 80025ee:	3718      	adds	r7, #24
 80025f0:	46bd      	mov	sp, r7
 80025f2:	bd80      	pop	{r7, pc}
 80025f4:	4f54300a 	.word	0x4f54300a
 80025f8:	4f54310a 	.word	0x4f54310a

080025fc <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80025fc:	b580      	push	{r7, lr}
 80025fe:	b086      	sub	sp, #24
 8002600:	af00      	add	r7, sp, #0
 8002602:	6078      	str	r0, [r7, #4]
 8002604:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800260c:	697b      	ldr	r3, [r7, #20]
 800260e:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8002610:	697b      	ldr	r3, [r7, #20]
 8002612:	333c      	adds	r3, #60	; 0x3c
 8002614:	3304      	adds	r3, #4
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800261a:	683b      	ldr	r3, [r7, #0]
 800261c:	015a      	lsls	r2, r3, #5
 800261e:	693b      	ldr	r3, [r7, #16]
 8002620:	4413      	add	r3, r2
 8002622:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002626:	689b      	ldr	r3, [r3, #8]
 8002628:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800262a:	68fb      	ldr	r3, [r7, #12]
 800262c:	4a15      	ldr	r2, [pc, #84]	; (8002684 <PCD_EP_OutSetupPacket_int+0x88>)
 800262e:	4293      	cmp	r3, r2
 8002630:	d90e      	bls.n	8002650 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8002632:	68bb      	ldr	r3, [r7, #8]
 8002634:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8002638:	2b00      	cmp	r3, #0
 800263a:	d009      	beq.n	8002650 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800263c:	683b      	ldr	r3, [r7, #0]
 800263e:	015a      	lsls	r2, r3, #5
 8002640:	693b      	ldr	r3, [r7, #16]
 8002642:	4413      	add	r3, r2
 8002644:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002648:	461a      	mov	r2, r3
 800264a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800264e:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8002650:	6878      	ldr	r0, [r7, #4]
 8002652:	f008 fb25 	bl	800aca0 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8002656:	68fb      	ldr	r3, [r7, #12]
 8002658:	4a0a      	ldr	r2, [pc, #40]	; (8002684 <PCD_EP_OutSetupPacket_int+0x88>)
 800265a:	4293      	cmp	r3, r2
 800265c:	d90c      	bls.n	8002678 <PCD_EP_OutSetupPacket_int+0x7c>
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	691b      	ldr	r3, [r3, #16]
 8002662:	2b01      	cmp	r3, #1
 8002664:	d108      	bne.n	8002678 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	6818      	ldr	r0, [r3, #0]
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8002670:	461a      	mov	r2, r3
 8002672:	2101      	movs	r1, #1
 8002674:	f003 fae0 	bl	8005c38 <USB_EP0_OutStart>
  }

  return HAL_OK;
 8002678:	2300      	movs	r3, #0
}
 800267a:	4618      	mov	r0, r3
 800267c:	3718      	adds	r7, #24
 800267e:	46bd      	mov	sp, r7
 8002680:	bd80      	pop	{r7, pc}
 8002682:	bf00      	nop
 8002684:	4f54300a 	.word	0x4f54300a

08002688 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8002688:	b480      	push	{r7}
 800268a:	b085      	sub	sp, #20
 800268c:	af00      	add	r7, sp, #0
 800268e:	6078      	str	r0, [r7, #4]
 8002690:	460b      	mov	r3, r1
 8002692:	70fb      	strb	r3, [r7, #3]
 8002694:	4613      	mov	r3, r2
 8002696:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800269e:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 80026a0:	78fb      	ldrb	r3, [r7, #3]
 80026a2:	2b00      	cmp	r3, #0
 80026a4:	d107      	bne.n	80026b6 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 80026a6:	883b      	ldrh	r3, [r7, #0]
 80026a8:	0419      	lsls	r1, r3, #16
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	68ba      	ldr	r2, [r7, #8]
 80026b0:	430a      	orrs	r2, r1
 80026b2:	629a      	str	r2, [r3, #40]	; 0x28
 80026b4:	e028      	b.n	8002708 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80026bc:	0c1b      	lsrs	r3, r3, #16
 80026be:	68ba      	ldr	r2, [r7, #8]
 80026c0:	4413      	add	r3, r2
 80026c2:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 80026c4:	2300      	movs	r3, #0
 80026c6:	73fb      	strb	r3, [r7, #15]
 80026c8:	e00d      	b.n	80026e6 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	681a      	ldr	r2, [r3, #0]
 80026ce:	7bfb      	ldrb	r3, [r7, #15]
 80026d0:	3340      	adds	r3, #64	; 0x40
 80026d2:	009b      	lsls	r3, r3, #2
 80026d4:	4413      	add	r3, r2
 80026d6:	685b      	ldr	r3, [r3, #4]
 80026d8:	0c1b      	lsrs	r3, r3, #16
 80026da:	68ba      	ldr	r2, [r7, #8]
 80026dc:	4413      	add	r3, r2
 80026de:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 80026e0:	7bfb      	ldrb	r3, [r7, #15]
 80026e2:	3301      	adds	r3, #1
 80026e4:	73fb      	strb	r3, [r7, #15]
 80026e6:	7bfa      	ldrb	r2, [r7, #15]
 80026e8:	78fb      	ldrb	r3, [r7, #3]
 80026ea:	3b01      	subs	r3, #1
 80026ec:	429a      	cmp	r2, r3
 80026ee:	d3ec      	bcc.n	80026ca <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 80026f0:	883b      	ldrh	r3, [r7, #0]
 80026f2:	0418      	lsls	r0, r3, #16
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	6819      	ldr	r1, [r3, #0]
 80026f8:	78fb      	ldrb	r3, [r7, #3]
 80026fa:	3b01      	subs	r3, #1
 80026fc:	68ba      	ldr	r2, [r7, #8]
 80026fe:	4302      	orrs	r2, r0
 8002700:	3340      	adds	r3, #64	; 0x40
 8002702:	009b      	lsls	r3, r3, #2
 8002704:	440b      	add	r3, r1
 8002706:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8002708:	2300      	movs	r3, #0
}
 800270a:	4618      	mov	r0, r3
 800270c:	3714      	adds	r7, #20
 800270e:	46bd      	mov	sp, r7
 8002710:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002714:	4770      	bx	lr

08002716 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8002716:	b480      	push	{r7}
 8002718:	b083      	sub	sp, #12
 800271a:	af00      	add	r7, sp, #0
 800271c:	6078      	str	r0, [r7, #4]
 800271e:	460b      	mov	r3, r1
 8002720:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	887a      	ldrh	r2, [r7, #2]
 8002728:	625a      	str	r2, [r3, #36]	; 0x24

  return HAL_OK;
 800272a:	2300      	movs	r3, #0
}
 800272c:	4618      	mov	r0, r3
 800272e:	370c      	adds	r7, #12
 8002730:	46bd      	mov	sp, r7
 8002732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002736:	4770      	bx	lr

08002738 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8002738:	b480      	push	{r7}
 800273a:	b085      	sub	sp, #20
 800273c:	af00      	add	r7, sp, #0
 800273e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	2201      	movs	r2, #1
 800274a:	f8c3 23fc 	str.w	r2, [r3, #1020]	; 0x3fc
  hpcd->LPM_State = LPM_L0;
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	2200      	movs	r2, #0
 8002752:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8002756:	68fb      	ldr	r3, [r7, #12]
 8002758:	699b      	ldr	r3, [r3, #24]
 800275a:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 800275e:	68fb      	ldr	r3, [r7, #12]
 8002760:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8002762:	68fb      	ldr	r3, [r7, #12]
 8002764:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8002766:	4b05      	ldr	r3, [pc, #20]	; (800277c <HAL_PCDEx_ActivateLPM+0x44>)
 8002768:	4313      	orrs	r3, r2
 800276a:	68fa      	ldr	r2, [r7, #12]
 800276c:	6553      	str	r3, [r2, #84]	; 0x54

  return HAL_OK;
 800276e:	2300      	movs	r3, #0
}
 8002770:	4618      	mov	r0, r3
 8002772:	3714      	adds	r7, #20
 8002774:	46bd      	mov	sp, r7
 8002776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800277a:	4770      	bx	lr
 800277c:	10000003 	.word	0x10000003

08002780 <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8002780:	b480      	push	{r7}
 8002782:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002784:	4b05      	ldr	r3, [pc, #20]	; (800279c <HAL_PWR_EnableBkUpAccess+0x1c>)
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	4a04      	ldr	r2, [pc, #16]	; (800279c <HAL_PWR_EnableBkUpAccess+0x1c>)
 800278a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800278e:	6013      	str	r3, [r2, #0]
}
 8002790:	bf00      	nop
 8002792:	46bd      	mov	sp, r7
 8002794:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002798:	4770      	bx	lr
 800279a:	bf00      	nop
 800279c:	40007000 	.word	0x40007000

080027a0 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80027a0:	b580      	push	{r7, lr}
 80027a2:	b086      	sub	sp, #24
 80027a4:	af00      	add	r7, sp, #0
 80027a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 80027a8:	2300      	movs	r3, #0
 80027aa:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	2b00      	cmp	r3, #0
 80027b0:	d101      	bne.n	80027b6 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 80027b2:	2301      	movs	r3, #1
 80027b4:	e291      	b.n	8002cda <HAL_RCC_OscConfig+0x53a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	f003 0301 	and.w	r3, r3, #1
 80027be:	2b00      	cmp	r3, #0
 80027c0:	f000 8087 	beq.w	80028d2 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80027c4:	4b96      	ldr	r3, [pc, #600]	; (8002a20 <HAL_RCC_OscConfig+0x280>)
 80027c6:	689b      	ldr	r3, [r3, #8]
 80027c8:	f003 030c 	and.w	r3, r3, #12
 80027cc:	2b04      	cmp	r3, #4
 80027ce:	d00c      	beq.n	80027ea <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80027d0:	4b93      	ldr	r3, [pc, #588]	; (8002a20 <HAL_RCC_OscConfig+0x280>)
 80027d2:	689b      	ldr	r3, [r3, #8]
 80027d4:	f003 030c 	and.w	r3, r3, #12
 80027d8:	2b08      	cmp	r3, #8
 80027da:	d112      	bne.n	8002802 <HAL_RCC_OscConfig+0x62>
 80027dc:	4b90      	ldr	r3, [pc, #576]	; (8002a20 <HAL_RCC_OscConfig+0x280>)
 80027de:	685b      	ldr	r3, [r3, #4]
 80027e0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80027e4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80027e8:	d10b      	bne.n	8002802 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80027ea:	4b8d      	ldr	r3, [pc, #564]	; (8002a20 <HAL_RCC_OscConfig+0x280>)
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80027f2:	2b00      	cmp	r3, #0
 80027f4:	d06c      	beq.n	80028d0 <HAL_RCC_OscConfig+0x130>
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	685b      	ldr	r3, [r3, #4]
 80027fa:	2b00      	cmp	r3, #0
 80027fc:	d168      	bne.n	80028d0 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 80027fe:	2301      	movs	r3, #1
 8002800:	e26b      	b.n	8002cda <HAL_RCC_OscConfig+0x53a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	685b      	ldr	r3, [r3, #4]
 8002806:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800280a:	d106      	bne.n	800281a <HAL_RCC_OscConfig+0x7a>
 800280c:	4b84      	ldr	r3, [pc, #528]	; (8002a20 <HAL_RCC_OscConfig+0x280>)
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	4a83      	ldr	r2, [pc, #524]	; (8002a20 <HAL_RCC_OscConfig+0x280>)
 8002812:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002816:	6013      	str	r3, [r2, #0]
 8002818:	e02e      	b.n	8002878 <HAL_RCC_OscConfig+0xd8>
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	685b      	ldr	r3, [r3, #4]
 800281e:	2b00      	cmp	r3, #0
 8002820:	d10c      	bne.n	800283c <HAL_RCC_OscConfig+0x9c>
 8002822:	4b7f      	ldr	r3, [pc, #508]	; (8002a20 <HAL_RCC_OscConfig+0x280>)
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	4a7e      	ldr	r2, [pc, #504]	; (8002a20 <HAL_RCC_OscConfig+0x280>)
 8002828:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800282c:	6013      	str	r3, [r2, #0]
 800282e:	4b7c      	ldr	r3, [pc, #496]	; (8002a20 <HAL_RCC_OscConfig+0x280>)
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	4a7b      	ldr	r2, [pc, #492]	; (8002a20 <HAL_RCC_OscConfig+0x280>)
 8002834:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002838:	6013      	str	r3, [r2, #0]
 800283a:	e01d      	b.n	8002878 <HAL_RCC_OscConfig+0xd8>
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	685b      	ldr	r3, [r3, #4]
 8002840:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002844:	d10c      	bne.n	8002860 <HAL_RCC_OscConfig+0xc0>
 8002846:	4b76      	ldr	r3, [pc, #472]	; (8002a20 <HAL_RCC_OscConfig+0x280>)
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	4a75      	ldr	r2, [pc, #468]	; (8002a20 <HAL_RCC_OscConfig+0x280>)
 800284c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002850:	6013      	str	r3, [r2, #0]
 8002852:	4b73      	ldr	r3, [pc, #460]	; (8002a20 <HAL_RCC_OscConfig+0x280>)
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	4a72      	ldr	r2, [pc, #456]	; (8002a20 <HAL_RCC_OscConfig+0x280>)
 8002858:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800285c:	6013      	str	r3, [r2, #0]
 800285e:	e00b      	b.n	8002878 <HAL_RCC_OscConfig+0xd8>
 8002860:	4b6f      	ldr	r3, [pc, #444]	; (8002a20 <HAL_RCC_OscConfig+0x280>)
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	4a6e      	ldr	r2, [pc, #440]	; (8002a20 <HAL_RCC_OscConfig+0x280>)
 8002866:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800286a:	6013      	str	r3, [r2, #0]
 800286c:	4b6c      	ldr	r3, [pc, #432]	; (8002a20 <HAL_RCC_OscConfig+0x280>)
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	4a6b      	ldr	r2, [pc, #428]	; (8002a20 <HAL_RCC_OscConfig+0x280>)
 8002872:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002876:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	685b      	ldr	r3, [r3, #4]
 800287c:	2b00      	cmp	r3, #0
 800287e:	d013      	beq.n	80028a8 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002880:	f7fd fe64 	bl	800054c <HAL_GetTick>
 8002884:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002886:	e008      	b.n	800289a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002888:	f7fd fe60 	bl	800054c <HAL_GetTick>
 800288c:	4602      	mov	r2, r0
 800288e:	693b      	ldr	r3, [r7, #16]
 8002890:	1ad3      	subs	r3, r2, r3
 8002892:	2b64      	cmp	r3, #100	; 0x64
 8002894:	d901      	bls.n	800289a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002896:	2303      	movs	r3, #3
 8002898:	e21f      	b.n	8002cda <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800289a:	4b61      	ldr	r3, [pc, #388]	; (8002a20 <HAL_RCC_OscConfig+0x280>)
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80028a2:	2b00      	cmp	r3, #0
 80028a4:	d0f0      	beq.n	8002888 <HAL_RCC_OscConfig+0xe8>
 80028a6:	e014      	b.n	80028d2 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80028a8:	f7fd fe50 	bl	800054c <HAL_GetTick>
 80028ac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80028ae:	e008      	b.n	80028c2 <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80028b0:	f7fd fe4c 	bl	800054c <HAL_GetTick>
 80028b4:	4602      	mov	r2, r0
 80028b6:	693b      	ldr	r3, [r7, #16]
 80028b8:	1ad3      	subs	r3, r2, r3
 80028ba:	2b64      	cmp	r3, #100	; 0x64
 80028bc:	d901      	bls.n	80028c2 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 80028be:	2303      	movs	r3, #3
 80028c0:	e20b      	b.n	8002cda <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80028c2:	4b57      	ldr	r3, [pc, #348]	; (8002a20 <HAL_RCC_OscConfig+0x280>)
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80028ca:	2b00      	cmp	r3, #0
 80028cc:	d1f0      	bne.n	80028b0 <HAL_RCC_OscConfig+0x110>
 80028ce:	e000      	b.n	80028d2 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80028d0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	f003 0302 	and.w	r3, r3, #2
 80028da:	2b00      	cmp	r3, #0
 80028dc:	d069      	beq.n	80029b2 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80028de:	4b50      	ldr	r3, [pc, #320]	; (8002a20 <HAL_RCC_OscConfig+0x280>)
 80028e0:	689b      	ldr	r3, [r3, #8]
 80028e2:	f003 030c 	and.w	r3, r3, #12
 80028e6:	2b00      	cmp	r3, #0
 80028e8:	d00b      	beq.n	8002902 <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80028ea:	4b4d      	ldr	r3, [pc, #308]	; (8002a20 <HAL_RCC_OscConfig+0x280>)
 80028ec:	689b      	ldr	r3, [r3, #8]
 80028ee:	f003 030c 	and.w	r3, r3, #12
 80028f2:	2b08      	cmp	r3, #8
 80028f4:	d11c      	bne.n	8002930 <HAL_RCC_OscConfig+0x190>
 80028f6:	4b4a      	ldr	r3, [pc, #296]	; (8002a20 <HAL_RCC_OscConfig+0x280>)
 80028f8:	685b      	ldr	r3, [r3, #4]
 80028fa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80028fe:	2b00      	cmp	r3, #0
 8002900:	d116      	bne.n	8002930 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002902:	4b47      	ldr	r3, [pc, #284]	; (8002a20 <HAL_RCC_OscConfig+0x280>)
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	f003 0302 	and.w	r3, r3, #2
 800290a:	2b00      	cmp	r3, #0
 800290c:	d005      	beq.n	800291a <HAL_RCC_OscConfig+0x17a>
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	68db      	ldr	r3, [r3, #12]
 8002912:	2b01      	cmp	r3, #1
 8002914:	d001      	beq.n	800291a <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8002916:	2301      	movs	r3, #1
 8002918:	e1df      	b.n	8002cda <HAL_RCC_OscConfig+0x53a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800291a:	4b41      	ldr	r3, [pc, #260]	; (8002a20 <HAL_RCC_OscConfig+0x280>)
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	691b      	ldr	r3, [r3, #16]
 8002926:	00db      	lsls	r3, r3, #3
 8002928:	493d      	ldr	r1, [pc, #244]	; (8002a20 <HAL_RCC_OscConfig+0x280>)
 800292a:	4313      	orrs	r3, r2
 800292c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800292e:	e040      	b.n	80029b2 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	68db      	ldr	r3, [r3, #12]
 8002934:	2b00      	cmp	r3, #0
 8002936:	d023      	beq.n	8002980 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002938:	4b39      	ldr	r3, [pc, #228]	; (8002a20 <HAL_RCC_OscConfig+0x280>)
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	4a38      	ldr	r2, [pc, #224]	; (8002a20 <HAL_RCC_OscConfig+0x280>)
 800293e:	f043 0301 	orr.w	r3, r3, #1
 8002942:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002944:	f7fd fe02 	bl	800054c <HAL_GetTick>
 8002948:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800294a:	e008      	b.n	800295e <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800294c:	f7fd fdfe 	bl	800054c <HAL_GetTick>
 8002950:	4602      	mov	r2, r0
 8002952:	693b      	ldr	r3, [r7, #16]
 8002954:	1ad3      	subs	r3, r2, r3
 8002956:	2b02      	cmp	r3, #2
 8002958:	d901      	bls.n	800295e <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 800295a:	2303      	movs	r3, #3
 800295c:	e1bd      	b.n	8002cda <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800295e:	4b30      	ldr	r3, [pc, #192]	; (8002a20 <HAL_RCC_OscConfig+0x280>)
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	f003 0302 	and.w	r3, r3, #2
 8002966:	2b00      	cmp	r3, #0
 8002968:	d0f0      	beq.n	800294c <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800296a:	4b2d      	ldr	r3, [pc, #180]	; (8002a20 <HAL_RCC_OscConfig+0x280>)
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	691b      	ldr	r3, [r3, #16]
 8002976:	00db      	lsls	r3, r3, #3
 8002978:	4929      	ldr	r1, [pc, #164]	; (8002a20 <HAL_RCC_OscConfig+0x280>)
 800297a:	4313      	orrs	r3, r2
 800297c:	600b      	str	r3, [r1, #0]
 800297e:	e018      	b.n	80029b2 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002980:	4b27      	ldr	r3, [pc, #156]	; (8002a20 <HAL_RCC_OscConfig+0x280>)
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	4a26      	ldr	r2, [pc, #152]	; (8002a20 <HAL_RCC_OscConfig+0x280>)
 8002986:	f023 0301 	bic.w	r3, r3, #1
 800298a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800298c:	f7fd fdde 	bl	800054c <HAL_GetTick>
 8002990:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002992:	e008      	b.n	80029a6 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002994:	f7fd fdda 	bl	800054c <HAL_GetTick>
 8002998:	4602      	mov	r2, r0
 800299a:	693b      	ldr	r3, [r7, #16]
 800299c:	1ad3      	subs	r3, r2, r3
 800299e:	2b02      	cmp	r3, #2
 80029a0:	d901      	bls.n	80029a6 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80029a2:	2303      	movs	r3, #3
 80029a4:	e199      	b.n	8002cda <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80029a6:	4b1e      	ldr	r3, [pc, #120]	; (8002a20 <HAL_RCC_OscConfig+0x280>)
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	f003 0302 	and.w	r3, r3, #2
 80029ae:	2b00      	cmp	r3, #0
 80029b0:	d1f0      	bne.n	8002994 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	f003 0308 	and.w	r3, r3, #8
 80029ba:	2b00      	cmp	r3, #0
 80029bc:	d038      	beq.n	8002a30 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	695b      	ldr	r3, [r3, #20]
 80029c2:	2b00      	cmp	r3, #0
 80029c4:	d019      	beq.n	80029fa <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80029c6:	4b16      	ldr	r3, [pc, #88]	; (8002a20 <HAL_RCC_OscConfig+0x280>)
 80029c8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80029ca:	4a15      	ldr	r2, [pc, #84]	; (8002a20 <HAL_RCC_OscConfig+0x280>)
 80029cc:	f043 0301 	orr.w	r3, r3, #1
 80029d0:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80029d2:	f7fd fdbb 	bl	800054c <HAL_GetTick>
 80029d6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80029d8:	e008      	b.n	80029ec <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80029da:	f7fd fdb7 	bl	800054c <HAL_GetTick>
 80029de:	4602      	mov	r2, r0
 80029e0:	693b      	ldr	r3, [r7, #16]
 80029e2:	1ad3      	subs	r3, r2, r3
 80029e4:	2b02      	cmp	r3, #2
 80029e6:	d901      	bls.n	80029ec <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80029e8:	2303      	movs	r3, #3
 80029ea:	e176      	b.n	8002cda <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80029ec:	4b0c      	ldr	r3, [pc, #48]	; (8002a20 <HAL_RCC_OscConfig+0x280>)
 80029ee:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80029f0:	f003 0302 	and.w	r3, r3, #2
 80029f4:	2b00      	cmp	r3, #0
 80029f6:	d0f0      	beq.n	80029da <HAL_RCC_OscConfig+0x23a>
 80029f8:	e01a      	b.n	8002a30 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80029fa:	4b09      	ldr	r3, [pc, #36]	; (8002a20 <HAL_RCC_OscConfig+0x280>)
 80029fc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80029fe:	4a08      	ldr	r2, [pc, #32]	; (8002a20 <HAL_RCC_OscConfig+0x280>)
 8002a00:	f023 0301 	bic.w	r3, r3, #1
 8002a04:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002a06:	f7fd fda1 	bl	800054c <HAL_GetTick>
 8002a0a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002a0c:	e00a      	b.n	8002a24 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002a0e:	f7fd fd9d 	bl	800054c <HAL_GetTick>
 8002a12:	4602      	mov	r2, r0
 8002a14:	693b      	ldr	r3, [r7, #16]
 8002a16:	1ad3      	subs	r3, r2, r3
 8002a18:	2b02      	cmp	r3, #2
 8002a1a:	d903      	bls.n	8002a24 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8002a1c:	2303      	movs	r3, #3
 8002a1e:	e15c      	b.n	8002cda <HAL_RCC_OscConfig+0x53a>
 8002a20:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002a24:	4b91      	ldr	r3, [pc, #580]	; (8002c6c <HAL_RCC_OscConfig+0x4cc>)
 8002a26:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002a28:	f003 0302 	and.w	r3, r3, #2
 8002a2c:	2b00      	cmp	r3, #0
 8002a2e:	d1ee      	bne.n	8002a0e <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	f003 0304 	and.w	r3, r3, #4
 8002a38:	2b00      	cmp	r3, #0
 8002a3a:	f000 80a4 	beq.w	8002b86 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002a3e:	4b8b      	ldr	r3, [pc, #556]	; (8002c6c <HAL_RCC_OscConfig+0x4cc>)
 8002a40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a42:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	d10d      	bne.n	8002a66 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8002a4a:	4b88      	ldr	r3, [pc, #544]	; (8002c6c <HAL_RCC_OscConfig+0x4cc>)
 8002a4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a4e:	4a87      	ldr	r2, [pc, #540]	; (8002c6c <HAL_RCC_OscConfig+0x4cc>)
 8002a50:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002a54:	6413      	str	r3, [r2, #64]	; 0x40
 8002a56:	4b85      	ldr	r3, [pc, #532]	; (8002c6c <HAL_RCC_OscConfig+0x4cc>)
 8002a58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a5a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002a5e:	60bb      	str	r3, [r7, #8]
 8002a60:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002a62:	2301      	movs	r3, #1
 8002a64:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002a66:	4b82      	ldr	r3, [pc, #520]	; (8002c70 <HAL_RCC_OscConfig+0x4d0>)
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002a6e:	2b00      	cmp	r3, #0
 8002a70:	d118      	bne.n	8002aa4 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8002a72:	4b7f      	ldr	r3, [pc, #508]	; (8002c70 <HAL_RCC_OscConfig+0x4d0>)
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	4a7e      	ldr	r2, [pc, #504]	; (8002c70 <HAL_RCC_OscConfig+0x4d0>)
 8002a78:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002a7c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002a7e:	f7fd fd65 	bl	800054c <HAL_GetTick>
 8002a82:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002a84:	e008      	b.n	8002a98 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002a86:	f7fd fd61 	bl	800054c <HAL_GetTick>
 8002a8a:	4602      	mov	r2, r0
 8002a8c:	693b      	ldr	r3, [r7, #16]
 8002a8e:	1ad3      	subs	r3, r2, r3
 8002a90:	2b64      	cmp	r3, #100	; 0x64
 8002a92:	d901      	bls.n	8002a98 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8002a94:	2303      	movs	r3, #3
 8002a96:	e120      	b.n	8002cda <HAL_RCC_OscConfig+0x53a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002a98:	4b75      	ldr	r3, [pc, #468]	; (8002c70 <HAL_RCC_OscConfig+0x4d0>)
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002aa0:	2b00      	cmp	r3, #0
 8002aa2:	d0f0      	beq.n	8002a86 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	689b      	ldr	r3, [r3, #8]
 8002aa8:	2b01      	cmp	r3, #1
 8002aaa:	d106      	bne.n	8002aba <HAL_RCC_OscConfig+0x31a>
 8002aac:	4b6f      	ldr	r3, [pc, #444]	; (8002c6c <HAL_RCC_OscConfig+0x4cc>)
 8002aae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002ab0:	4a6e      	ldr	r2, [pc, #440]	; (8002c6c <HAL_RCC_OscConfig+0x4cc>)
 8002ab2:	f043 0301 	orr.w	r3, r3, #1
 8002ab6:	6713      	str	r3, [r2, #112]	; 0x70
 8002ab8:	e02d      	b.n	8002b16 <HAL_RCC_OscConfig+0x376>
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	689b      	ldr	r3, [r3, #8]
 8002abe:	2b00      	cmp	r3, #0
 8002ac0:	d10c      	bne.n	8002adc <HAL_RCC_OscConfig+0x33c>
 8002ac2:	4b6a      	ldr	r3, [pc, #424]	; (8002c6c <HAL_RCC_OscConfig+0x4cc>)
 8002ac4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002ac6:	4a69      	ldr	r2, [pc, #420]	; (8002c6c <HAL_RCC_OscConfig+0x4cc>)
 8002ac8:	f023 0301 	bic.w	r3, r3, #1
 8002acc:	6713      	str	r3, [r2, #112]	; 0x70
 8002ace:	4b67      	ldr	r3, [pc, #412]	; (8002c6c <HAL_RCC_OscConfig+0x4cc>)
 8002ad0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002ad2:	4a66      	ldr	r2, [pc, #408]	; (8002c6c <HAL_RCC_OscConfig+0x4cc>)
 8002ad4:	f023 0304 	bic.w	r3, r3, #4
 8002ad8:	6713      	str	r3, [r2, #112]	; 0x70
 8002ada:	e01c      	b.n	8002b16 <HAL_RCC_OscConfig+0x376>
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	689b      	ldr	r3, [r3, #8]
 8002ae0:	2b05      	cmp	r3, #5
 8002ae2:	d10c      	bne.n	8002afe <HAL_RCC_OscConfig+0x35e>
 8002ae4:	4b61      	ldr	r3, [pc, #388]	; (8002c6c <HAL_RCC_OscConfig+0x4cc>)
 8002ae6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002ae8:	4a60      	ldr	r2, [pc, #384]	; (8002c6c <HAL_RCC_OscConfig+0x4cc>)
 8002aea:	f043 0304 	orr.w	r3, r3, #4
 8002aee:	6713      	str	r3, [r2, #112]	; 0x70
 8002af0:	4b5e      	ldr	r3, [pc, #376]	; (8002c6c <HAL_RCC_OscConfig+0x4cc>)
 8002af2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002af4:	4a5d      	ldr	r2, [pc, #372]	; (8002c6c <HAL_RCC_OscConfig+0x4cc>)
 8002af6:	f043 0301 	orr.w	r3, r3, #1
 8002afa:	6713      	str	r3, [r2, #112]	; 0x70
 8002afc:	e00b      	b.n	8002b16 <HAL_RCC_OscConfig+0x376>
 8002afe:	4b5b      	ldr	r3, [pc, #364]	; (8002c6c <HAL_RCC_OscConfig+0x4cc>)
 8002b00:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002b02:	4a5a      	ldr	r2, [pc, #360]	; (8002c6c <HAL_RCC_OscConfig+0x4cc>)
 8002b04:	f023 0301 	bic.w	r3, r3, #1
 8002b08:	6713      	str	r3, [r2, #112]	; 0x70
 8002b0a:	4b58      	ldr	r3, [pc, #352]	; (8002c6c <HAL_RCC_OscConfig+0x4cc>)
 8002b0c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002b0e:	4a57      	ldr	r2, [pc, #348]	; (8002c6c <HAL_RCC_OscConfig+0x4cc>)
 8002b10:	f023 0304 	bic.w	r3, r3, #4
 8002b14:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	689b      	ldr	r3, [r3, #8]
 8002b1a:	2b00      	cmp	r3, #0
 8002b1c:	d015      	beq.n	8002b4a <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002b1e:	f7fd fd15 	bl	800054c <HAL_GetTick>
 8002b22:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002b24:	e00a      	b.n	8002b3c <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002b26:	f7fd fd11 	bl	800054c <HAL_GetTick>
 8002b2a:	4602      	mov	r2, r0
 8002b2c:	693b      	ldr	r3, [r7, #16]
 8002b2e:	1ad3      	subs	r3, r2, r3
 8002b30:	f241 3288 	movw	r2, #5000	; 0x1388
 8002b34:	4293      	cmp	r3, r2
 8002b36:	d901      	bls.n	8002b3c <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8002b38:	2303      	movs	r3, #3
 8002b3a:	e0ce      	b.n	8002cda <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002b3c:	4b4b      	ldr	r3, [pc, #300]	; (8002c6c <HAL_RCC_OscConfig+0x4cc>)
 8002b3e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002b40:	f003 0302 	and.w	r3, r3, #2
 8002b44:	2b00      	cmp	r3, #0
 8002b46:	d0ee      	beq.n	8002b26 <HAL_RCC_OscConfig+0x386>
 8002b48:	e014      	b.n	8002b74 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002b4a:	f7fd fcff 	bl	800054c <HAL_GetTick>
 8002b4e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002b50:	e00a      	b.n	8002b68 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002b52:	f7fd fcfb 	bl	800054c <HAL_GetTick>
 8002b56:	4602      	mov	r2, r0
 8002b58:	693b      	ldr	r3, [r7, #16]
 8002b5a:	1ad3      	subs	r3, r2, r3
 8002b5c:	f241 3288 	movw	r2, #5000	; 0x1388
 8002b60:	4293      	cmp	r3, r2
 8002b62:	d901      	bls.n	8002b68 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8002b64:	2303      	movs	r3, #3
 8002b66:	e0b8      	b.n	8002cda <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002b68:	4b40      	ldr	r3, [pc, #256]	; (8002c6c <HAL_RCC_OscConfig+0x4cc>)
 8002b6a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002b6c:	f003 0302 	and.w	r3, r3, #2
 8002b70:	2b00      	cmp	r3, #0
 8002b72:	d1ee      	bne.n	8002b52 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002b74:	7dfb      	ldrb	r3, [r7, #23]
 8002b76:	2b01      	cmp	r3, #1
 8002b78:	d105      	bne.n	8002b86 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002b7a:	4b3c      	ldr	r3, [pc, #240]	; (8002c6c <HAL_RCC_OscConfig+0x4cc>)
 8002b7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b7e:	4a3b      	ldr	r2, [pc, #236]	; (8002c6c <HAL_RCC_OscConfig+0x4cc>)
 8002b80:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002b84:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	699b      	ldr	r3, [r3, #24]
 8002b8a:	2b00      	cmp	r3, #0
 8002b8c:	f000 80a4 	beq.w	8002cd8 <HAL_RCC_OscConfig+0x538>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002b90:	4b36      	ldr	r3, [pc, #216]	; (8002c6c <HAL_RCC_OscConfig+0x4cc>)
 8002b92:	689b      	ldr	r3, [r3, #8]
 8002b94:	f003 030c 	and.w	r3, r3, #12
 8002b98:	2b08      	cmp	r3, #8
 8002b9a:	d06b      	beq.n	8002c74 <HAL_RCC_OscConfig+0x4d4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	699b      	ldr	r3, [r3, #24]
 8002ba0:	2b02      	cmp	r3, #2
 8002ba2:	d149      	bne.n	8002c38 <HAL_RCC_OscConfig+0x498>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002ba4:	4b31      	ldr	r3, [pc, #196]	; (8002c6c <HAL_RCC_OscConfig+0x4cc>)
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	4a30      	ldr	r2, [pc, #192]	; (8002c6c <HAL_RCC_OscConfig+0x4cc>)
 8002baa:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002bae:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002bb0:	f7fd fccc 	bl	800054c <HAL_GetTick>
 8002bb4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002bb6:	e008      	b.n	8002bca <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002bb8:	f7fd fcc8 	bl	800054c <HAL_GetTick>
 8002bbc:	4602      	mov	r2, r0
 8002bbe:	693b      	ldr	r3, [r7, #16]
 8002bc0:	1ad3      	subs	r3, r2, r3
 8002bc2:	2b02      	cmp	r3, #2
 8002bc4:	d901      	bls.n	8002bca <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8002bc6:	2303      	movs	r3, #3
 8002bc8:	e087      	b.n	8002cda <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002bca:	4b28      	ldr	r3, [pc, #160]	; (8002c6c <HAL_RCC_OscConfig+0x4cc>)
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002bd2:	2b00      	cmp	r3, #0
 8002bd4:	d1f0      	bne.n	8002bb8 <HAL_RCC_OscConfig+0x418>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	69da      	ldr	r2, [r3, #28]
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	6a1b      	ldr	r3, [r3, #32]
 8002bde:	431a      	orrs	r2, r3
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002be4:	019b      	lsls	r3, r3, #6
 8002be6:	431a      	orrs	r2, r3
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002bec:	085b      	lsrs	r3, r3, #1
 8002bee:	3b01      	subs	r3, #1
 8002bf0:	041b      	lsls	r3, r3, #16
 8002bf2:	431a      	orrs	r2, r3
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002bf8:	061b      	lsls	r3, r3, #24
 8002bfa:	4313      	orrs	r3, r2
 8002bfc:	4a1b      	ldr	r2, [pc, #108]	; (8002c6c <HAL_RCC_OscConfig+0x4cc>)
 8002bfe:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8002c02:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002c04:	4b19      	ldr	r3, [pc, #100]	; (8002c6c <HAL_RCC_OscConfig+0x4cc>)
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	4a18      	ldr	r2, [pc, #96]	; (8002c6c <HAL_RCC_OscConfig+0x4cc>)
 8002c0a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002c0e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c10:	f7fd fc9c 	bl	800054c <HAL_GetTick>
 8002c14:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002c16:	e008      	b.n	8002c2a <HAL_RCC_OscConfig+0x48a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002c18:	f7fd fc98 	bl	800054c <HAL_GetTick>
 8002c1c:	4602      	mov	r2, r0
 8002c1e:	693b      	ldr	r3, [r7, #16]
 8002c20:	1ad3      	subs	r3, r2, r3
 8002c22:	2b02      	cmp	r3, #2
 8002c24:	d901      	bls.n	8002c2a <HAL_RCC_OscConfig+0x48a>
          {
            return HAL_TIMEOUT;
 8002c26:	2303      	movs	r3, #3
 8002c28:	e057      	b.n	8002cda <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002c2a:	4b10      	ldr	r3, [pc, #64]	; (8002c6c <HAL_RCC_OscConfig+0x4cc>)
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002c32:	2b00      	cmp	r3, #0
 8002c34:	d0f0      	beq.n	8002c18 <HAL_RCC_OscConfig+0x478>
 8002c36:	e04f      	b.n	8002cd8 <HAL_RCC_OscConfig+0x538>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002c38:	4b0c      	ldr	r3, [pc, #48]	; (8002c6c <HAL_RCC_OscConfig+0x4cc>)
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	4a0b      	ldr	r2, [pc, #44]	; (8002c6c <HAL_RCC_OscConfig+0x4cc>)
 8002c3e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002c42:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c44:	f7fd fc82 	bl	800054c <HAL_GetTick>
 8002c48:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002c4a:	e008      	b.n	8002c5e <HAL_RCC_OscConfig+0x4be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002c4c:	f7fd fc7e 	bl	800054c <HAL_GetTick>
 8002c50:	4602      	mov	r2, r0
 8002c52:	693b      	ldr	r3, [r7, #16]
 8002c54:	1ad3      	subs	r3, r2, r3
 8002c56:	2b02      	cmp	r3, #2
 8002c58:	d901      	bls.n	8002c5e <HAL_RCC_OscConfig+0x4be>
          {
            return HAL_TIMEOUT;
 8002c5a:	2303      	movs	r3, #3
 8002c5c:	e03d      	b.n	8002cda <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002c5e:	4b03      	ldr	r3, [pc, #12]	; (8002c6c <HAL_RCC_OscConfig+0x4cc>)
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002c66:	2b00      	cmp	r3, #0
 8002c68:	d1f0      	bne.n	8002c4c <HAL_RCC_OscConfig+0x4ac>
 8002c6a:	e035      	b.n	8002cd8 <HAL_RCC_OscConfig+0x538>
 8002c6c:	40023800 	.word	0x40023800
 8002c70:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8002c74:	4b1b      	ldr	r3, [pc, #108]	; (8002ce4 <HAL_RCC_OscConfig+0x544>)
 8002c76:	685b      	ldr	r3, [r3, #4]
 8002c78:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	699b      	ldr	r3, [r3, #24]
 8002c7e:	2b01      	cmp	r3, #1
 8002c80:	d028      	beq.n	8002cd4 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002c82:	68fb      	ldr	r3, [r7, #12]
 8002c84:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002c8c:	429a      	cmp	r2, r3
 8002c8e:	d121      	bne.n	8002cd4 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002c90:	68fb      	ldr	r3, [r7, #12]
 8002c92:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002c9a:	429a      	cmp	r2, r3
 8002c9c:	d11a      	bne.n	8002cd4 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002c9e:	68fa      	ldr	r2, [r7, #12]
 8002ca0:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8002ca4:	4013      	ands	r3, r2
 8002ca6:	687a      	ldr	r2, [r7, #4]
 8002ca8:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002caa:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002cac:	4293      	cmp	r3, r2
 8002cae:	d111      	bne.n	8002cd4 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8002cb0:	68fb      	ldr	r3, [r7, #12]
 8002cb2:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002cba:	085b      	lsrs	r3, r3, #1
 8002cbc:	3b01      	subs	r3, #1
 8002cbe:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002cc0:	429a      	cmp	r2, r3
 8002cc2:	d107      	bne.n	8002cd4 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002cc4:	68fb      	ldr	r3, [r7, #12]
 8002cc6:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002cce:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8002cd0:	429a      	cmp	r2, r3
 8002cd2:	d001      	beq.n	8002cd8 <HAL_RCC_OscConfig+0x538>
#endif
      {
        return HAL_ERROR;
 8002cd4:	2301      	movs	r3, #1
 8002cd6:	e000      	b.n	8002cda <HAL_RCC_OscConfig+0x53a>
      }
    }
  }
  return HAL_OK;
 8002cd8:	2300      	movs	r3, #0
}
 8002cda:	4618      	mov	r0, r3
 8002cdc:	3718      	adds	r7, #24
 8002cde:	46bd      	mov	sp, r7
 8002ce0:	bd80      	pop	{r7, pc}
 8002ce2:	bf00      	nop
 8002ce4:	40023800 	.word	0x40023800

08002ce8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002ce8:	b580      	push	{r7, lr}
 8002cea:	b084      	sub	sp, #16
 8002cec:	af00      	add	r7, sp, #0
 8002cee:	6078      	str	r0, [r7, #4]
 8002cf0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8002cf2:	2300      	movs	r3, #0
 8002cf4:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	2b00      	cmp	r3, #0
 8002cfa:	d101      	bne.n	8002d00 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8002cfc:	2301      	movs	r3, #1
 8002cfe:	e0d0      	b.n	8002ea2 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002d00:	4b6a      	ldr	r3, [pc, #424]	; (8002eac <HAL_RCC_ClockConfig+0x1c4>)
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	f003 030f 	and.w	r3, r3, #15
 8002d08:	683a      	ldr	r2, [r7, #0]
 8002d0a:	429a      	cmp	r2, r3
 8002d0c:	d910      	bls.n	8002d30 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002d0e:	4b67      	ldr	r3, [pc, #412]	; (8002eac <HAL_RCC_ClockConfig+0x1c4>)
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	f023 020f 	bic.w	r2, r3, #15
 8002d16:	4965      	ldr	r1, [pc, #404]	; (8002eac <HAL_RCC_ClockConfig+0x1c4>)
 8002d18:	683b      	ldr	r3, [r7, #0]
 8002d1a:	4313      	orrs	r3, r2
 8002d1c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002d1e:	4b63      	ldr	r3, [pc, #396]	; (8002eac <HAL_RCC_ClockConfig+0x1c4>)
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	f003 030f 	and.w	r3, r3, #15
 8002d26:	683a      	ldr	r2, [r7, #0]
 8002d28:	429a      	cmp	r2, r3
 8002d2a:	d001      	beq.n	8002d30 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8002d2c:	2301      	movs	r3, #1
 8002d2e:	e0b8      	b.n	8002ea2 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	f003 0302 	and.w	r3, r3, #2
 8002d38:	2b00      	cmp	r3, #0
 8002d3a:	d020      	beq.n	8002d7e <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	f003 0304 	and.w	r3, r3, #4
 8002d44:	2b00      	cmp	r3, #0
 8002d46:	d005      	beq.n	8002d54 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002d48:	4b59      	ldr	r3, [pc, #356]	; (8002eb0 <HAL_RCC_ClockConfig+0x1c8>)
 8002d4a:	689b      	ldr	r3, [r3, #8]
 8002d4c:	4a58      	ldr	r2, [pc, #352]	; (8002eb0 <HAL_RCC_ClockConfig+0x1c8>)
 8002d4e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8002d52:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	f003 0308 	and.w	r3, r3, #8
 8002d5c:	2b00      	cmp	r3, #0
 8002d5e:	d005      	beq.n	8002d6c <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002d60:	4b53      	ldr	r3, [pc, #332]	; (8002eb0 <HAL_RCC_ClockConfig+0x1c8>)
 8002d62:	689b      	ldr	r3, [r3, #8]
 8002d64:	4a52      	ldr	r2, [pc, #328]	; (8002eb0 <HAL_RCC_ClockConfig+0x1c8>)
 8002d66:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8002d6a:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002d6c:	4b50      	ldr	r3, [pc, #320]	; (8002eb0 <HAL_RCC_ClockConfig+0x1c8>)
 8002d6e:	689b      	ldr	r3, [r3, #8]
 8002d70:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	689b      	ldr	r3, [r3, #8]
 8002d78:	494d      	ldr	r1, [pc, #308]	; (8002eb0 <HAL_RCC_ClockConfig+0x1c8>)
 8002d7a:	4313      	orrs	r3, r2
 8002d7c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	f003 0301 	and.w	r3, r3, #1
 8002d86:	2b00      	cmp	r3, #0
 8002d88:	d040      	beq.n	8002e0c <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	685b      	ldr	r3, [r3, #4]
 8002d8e:	2b01      	cmp	r3, #1
 8002d90:	d107      	bne.n	8002da2 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002d92:	4b47      	ldr	r3, [pc, #284]	; (8002eb0 <HAL_RCC_ClockConfig+0x1c8>)
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002d9a:	2b00      	cmp	r3, #0
 8002d9c:	d115      	bne.n	8002dca <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8002d9e:	2301      	movs	r3, #1
 8002da0:	e07f      	b.n	8002ea2 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	685b      	ldr	r3, [r3, #4]
 8002da6:	2b02      	cmp	r3, #2
 8002da8:	d107      	bne.n	8002dba <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002daa:	4b41      	ldr	r3, [pc, #260]	; (8002eb0 <HAL_RCC_ClockConfig+0x1c8>)
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002db2:	2b00      	cmp	r3, #0
 8002db4:	d109      	bne.n	8002dca <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8002db6:	2301      	movs	r3, #1
 8002db8:	e073      	b.n	8002ea2 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002dba:	4b3d      	ldr	r3, [pc, #244]	; (8002eb0 <HAL_RCC_ClockConfig+0x1c8>)
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	f003 0302 	and.w	r3, r3, #2
 8002dc2:	2b00      	cmp	r3, #0
 8002dc4:	d101      	bne.n	8002dca <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8002dc6:	2301      	movs	r3, #1
 8002dc8:	e06b      	b.n	8002ea2 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002dca:	4b39      	ldr	r3, [pc, #228]	; (8002eb0 <HAL_RCC_ClockConfig+0x1c8>)
 8002dcc:	689b      	ldr	r3, [r3, #8]
 8002dce:	f023 0203 	bic.w	r2, r3, #3
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	685b      	ldr	r3, [r3, #4]
 8002dd6:	4936      	ldr	r1, [pc, #216]	; (8002eb0 <HAL_RCC_ClockConfig+0x1c8>)
 8002dd8:	4313      	orrs	r3, r2
 8002dda:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002ddc:	f7fd fbb6 	bl	800054c <HAL_GetTick>
 8002de0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002de2:	e00a      	b.n	8002dfa <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002de4:	f7fd fbb2 	bl	800054c <HAL_GetTick>
 8002de8:	4602      	mov	r2, r0
 8002dea:	68fb      	ldr	r3, [r7, #12]
 8002dec:	1ad3      	subs	r3, r2, r3
 8002dee:	f241 3288 	movw	r2, #5000	; 0x1388
 8002df2:	4293      	cmp	r3, r2
 8002df4:	d901      	bls.n	8002dfa <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8002df6:	2303      	movs	r3, #3
 8002df8:	e053      	b.n	8002ea2 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002dfa:	4b2d      	ldr	r3, [pc, #180]	; (8002eb0 <HAL_RCC_ClockConfig+0x1c8>)
 8002dfc:	689b      	ldr	r3, [r3, #8]
 8002dfe:	f003 020c 	and.w	r2, r3, #12
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	685b      	ldr	r3, [r3, #4]
 8002e06:	009b      	lsls	r3, r3, #2
 8002e08:	429a      	cmp	r2, r3
 8002e0a:	d1eb      	bne.n	8002de4 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002e0c:	4b27      	ldr	r3, [pc, #156]	; (8002eac <HAL_RCC_ClockConfig+0x1c4>)
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	f003 030f 	and.w	r3, r3, #15
 8002e14:	683a      	ldr	r2, [r7, #0]
 8002e16:	429a      	cmp	r2, r3
 8002e18:	d210      	bcs.n	8002e3c <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002e1a:	4b24      	ldr	r3, [pc, #144]	; (8002eac <HAL_RCC_ClockConfig+0x1c4>)
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	f023 020f 	bic.w	r2, r3, #15
 8002e22:	4922      	ldr	r1, [pc, #136]	; (8002eac <HAL_RCC_ClockConfig+0x1c4>)
 8002e24:	683b      	ldr	r3, [r7, #0]
 8002e26:	4313      	orrs	r3, r2
 8002e28:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002e2a:	4b20      	ldr	r3, [pc, #128]	; (8002eac <HAL_RCC_ClockConfig+0x1c4>)
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	f003 030f 	and.w	r3, r3, #15
 8002e32:	683a      	ldr	r2, [r7, #0]
 8002e34:	429a      	cmp	r2, r3
 8002e36:	d001      	beq.n	8002e3c <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8002e38:	2301      	movs	r3, #1
 8002e3a:	e032      	b.n	8002ea2 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	f003 0304 	and.w	r3, r3, #4
 8002e44:	2b00      	cmp	r3, #0
 8002e46:	d008      	beq.n	8002e5a <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002e48:	4b19      	ldr	r3, [pc, #100]	; (8002eb0 <HAL_RCC_ClockConfig+0x1c8>)
 8002e4a:	689b      	ldr	r3, [r3, #8]
 8002e4c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	68db      	ldr	r3, [r3, #12]
 8002e54:	4916      	ldr	r1, [pc, #88]	; (8002eb0 <HAL_RCC_ClockConfig+0x1c8>)
 8002e56:	4313      	orrs	r3, r2
 8002e58:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	f003 0308 	and.w	r3, r3, #8
 8002e62:	2b00      	cmp	r3, #0
 8002e64:	d009      	beq.n	8002e7a <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002e66:	4b12      	ldr	r3, [pc, #72]	; (8002eb0 <HAL_RCC_ClockConfig+0x1c8>)
 8002e68:	689b      	ldr	r3, [r3, #8]
 8002e6a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	691b      	ldr	r3, [r3, #16]
 8002e72:	00db      	lsls	r3, r3, #3
 8002e74:	490e      	ldr	r1, [pc, #56]	; (8002eb0 <HAL_RCC_ClockConfig+0x1c8>)
 8002e76:	4313      	orrs	r3, r2
 8002e78:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002e7a:	f000 f821 	bl	8002ec0 <HAL_RCC_GetSysClockFreq>
 8002e7e:	4602      	mov	r2, r0
 8002e80:	4b0b      	ldr	r3, [pc, #44]	; (8002eb0 <HAL_RCC_ClockConfig+0x1c8>)
 8002e82:	689b      	ldr	r3, [r3, #8]
 8002e84:	091b      	lsrs	r3, r3, #4
 8002e86:	f003 030f 	and.w	r3, r3, #15
 8002e8a:	490a      	ldr	r1, [pc, #40]	; (8002eb4 <HAL_RCC_ClockConfig+0x1cc>)
 8002e8c:	5ccb      	ldrb	r3, [r1, r3]
 8002e8e:	fa22 f303 	lsr.w	r3, r2, r3
 8002e92:	4a09      	ldr	r2, [pc, #36]	; (8002eb8 <HAL_RCC_ClockConfig+0x1d0>)
 8002e94:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002e96:	4b09      	ldr	r3, [pc, #36]	; (8002ebc <HAL_RCC_ClockConfig+0x1d4>)
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	4618      	mov	r0, r3
 8002e9c:	f007 fd02 	bl	800a8a4 <HAL_InitTick>

  return HAL_OK;
 8002ea0:	2300      	movs	r3, #0
}
 8002ea2:	4618      	mov	r0, r3
 8002ea4:	3710      	adds	r7, #16
 8002ea6:	46bd      	mov	sp, r7
 8002ea8:	bd80      	pop	{r7, pc}
 8002eaa:	bf00      	nop
 8002eac:	40023c00 	.word	0x40023c00
 8002eb0:	40023800 	.word	0x40023800
 8002eb4:	0800ba94 	.word	0x0800ba94
 8002eb8:	2000011c 	.word	0x2000011c
 8002ebc:	20000000 	.word	0x20000000

08002ec0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002ec0:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8002ec4:	b084      	sub	sp, #16
 8002ec6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8002ec8:	2300      	movs	r3, #0
 8002eca:	607b      	str	r3, [r7, #4]
 8002ecc:	2300      	movs	r3, #0
 8002ece:	60fb      	str	r3, [r7, #12]
 8002ed0:	2300      	movs	r3, #0
 8002ed2:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0;
 8002ed4:	2300      	movs	r3, #0
 8002ed6:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002ed8:	4b67      	ldr	r3, [pc, #412]	; (8003078 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8002eda:	689b      	ldr	r3, [r3, #8]
 8002edc:	f003 030c 	and.w	r3, r3, #12
 8002ee0:	2b08      	cmp	r3, #8
 8002ee2:	d00d      	beq.n	8002f00 <HAL_RCC_GetSysClockFreq+0x40>
 8002ee4:	2b08      	cmp	r3, #8
 8002ee6:	f200 80bd 	bhi.w	8003064 <HAL_RCC_GetSysClockFreq+0x1a4>
 8002eea:	2b00      	cmp	r3, #0
 8002eec:	d002      	beq.n	8002ef4 <HAL_RCC_GetSysClockFreq+0x34>
 8002eee:	2b04      	cmp	r3, #4
 8002ef0:	d003      	beq.n	8002efa <HAL_RCC_GetSysClockFreq+0x3a>
 8002ef2:	e0b7      	b.n	8003064 <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002ef4:	4b61      	ldr	r3, [pc, #388]	; (800307c <HAL_RCC_GetSysClockFreq+0x1bc>)
 8002ef6:	60bb      	str	r3, [r7, #8]
      break;
 8002ef8:	e0b7      	b.n	800306a <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002efa:	4b61      	ldr	r3, [pc, #388]	; (8003080 <HAL_RCC_GetSysClockFreq+0x1c0>)
 8002efc:	60bb      	str	r3, [r7, #8]
      break;
 8002efe:	e0b4      	b.n	800306a <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002f00:	4b5d      	ldr	r3, [pc, #372]	; (8003078 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8002f02:	685b      	ldr	r3, [r3, #4]
 8002f04:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002f08:	607b      	str	r3, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8002f0a:	4b5b      	ldr	r3, [pc, #364]	; (8003078 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8002f0c:	685b      	ldr	r3, [r3, #4]
 8002f0e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002f12:	2b00      	cmp	r3, #0
 8002f14:	d04d      	beq.n	8002fb2 <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002f16:	4b58      	ldr	r3, [pc, #352]	; (8003078 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8002f18:	685b      	ldr	r3, [r3, #4]
 8002f1a:	099b      	lsrs	r3, r3, #6
 8002f1c:	461a      	mov	r2, r3
 8002f1e:	f04f 0300 	mov.w	r3, #0
 8002f22:	f240 10ff 	movw	r0, #511	; 0x1ff
 8002f26:	f04f 0100 	mov.w	r1, #0
 8002f2a:	ea02 0800 	and.w	r8, r2, r0
 8002f2e:	ea03 0901 	and.w	r9, r3, r1
 8002f32:	4640      	mov	r0, r8
 8002f34:	4649      	mov	r1, r9
 8002f36:	f04f 0200 	mov.w	r2, #0
 8002f3a:	f04f 0300 	mov.w	r3, #0
 8002f3e:	014b      	lsls	r3, r1, #5
 8002f40:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8002f44:	0142      	lsls	r2, r0, #5
 8002f46:	4610      	mov	r0, r2
 8002f48:	4619      	mov	r1, r3
 8002f4a:	ebb0 0008 	subs.w	r0, r0, r8
 8002f4e:	eb61 0109 	sbc.w	r1, r1, r9
 8002f52:	f04f 0200 	mov.w	r2, #0
 8002f56:	f04f 0300 	mov.w	r3, #0
 8002f5a:	018b      	lsls	r3, r1, #6
 8002f5c:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8002f60:	0182      	lsls	r2, r0, #6
 8002f62:	1a12      	subs	r2, r2, r0
 8002f64:	eb63 0301 	sbc.w	r3, r3, r1
 8002f68:	f04f 0000 	mov.w	r0, #0
 8002f6c:	f04f 0100 	mov.w	r1, #0
 8002f70:	00d9      	lsls	r1, r3, #3
 8002f72:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8002f76:	00d0      	lsls	r0, r2, #3
 8002f78:	4602      	mov	r2, r0
 8002f7a:	460b      	mov	r3, r1
 8002f7c:	eb12 0208 	adds.w	r2, r2, r8
 8002f80:	eb43 0309 	adc.w	r3, r3, r9
 8002f84:	f04f 0000 	mov.w	r0, #0
 8002f88:	f04f 0100 	mov.w	r1, #0
 8002f8c:	0259      	lsls	r1, r3, #9
 8002f8e:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 8002f92:	0250      	lsls	r0, r2, #9
 8002f94:	4602      	mov	r2, r0
 8002f96:	460b      	mov	r3, r1
 8002f98:	4610      	mov	r0, r2
 8002f9a:	4619      	mov	r1, r3
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	461a      	mov	r2, r3
 8002fa0:	f04f 0300 	mov.w	r3, #0
 8002fa4:	f7fd f934 	bl	8000210 <__aeabi_uldivmod>
 8002fa8:	4602      	mov	r2, r0
 8002faa:	460b      	mov	r3, r1
 8002fac:	4613      	mov	r3, r2
 8002fae:	60fb      	str	r3, [r7, #12]
 8002fb0:	e04a      	b.n	8003048 <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002fb2:	4b31      	ldr	r3, [pc, #196]	; (8003078 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8002fb4:	685b      	ldr	r3, [r3, #4]
 8002fb6:	099b      	lsrs	r3, r3, #6
 8002fb8:	461a      	mov	r2, r3
 8002fba:	f04f 0300 	mov.w	r3, #0
 8002fbe:	f240 10ff 	movw	r0, #511	; 0x1ff
 8002fc2:	f04f 0100 	mov.w	r1, #0
 8002fc6:	ea02 0400 	and.w	r4, r2, r0
 8002fca:	ea03 0501 	and.w	r5, r3, r1
 8002fce:	4620      	mov	r0, r4
 8002fd0:	4629      	mov	r1, r5
 8002fd2:	f04f 0200 	mov.w	r2, #0
 8002fd6:	f04f 0300 	mov.w	r3, #0
 8002fda:	014b      	lsls	r3, r1, #5
 8002fdc:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8002fe0:	0142      	lsls	r2, r0, #5
 8002fe2:	4610      	mov	r0, r2
 8002fe4:	4619      	mov	r1, r3
 8002fe6:	1b00      	subs	r0, r0, r4
 8002fe8:	eb61 0105 	sbc.w	r1, r1, r5
 8002fec:	f04f 0200 	mov.w	r2, #0
 8002ff0:	f04f 0300 	mov.w	r3, #0
 8002ff4:	018b      	lsls	r3, r1, #6
 8002ff6:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8002ffa:	0182      	lsls	r2, r0, #6
 8002ffc:	1a12      	subs	r2, r2, r0
 8002ffe:	eb63 0301 	sbc.w	r3, r3, r1
 8003002:	f04f 0000 	mov.w	r0, #0
 8003006:	f04f 0100 	mov.w	r1, #0
 800300a:	00d9      	lsls	r1, r3, #3
 800300c:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8003010:	00d0      	lsls	r0, r2, #3
 8003012:	4602      	mov	r2, r0
 8003014:	460b      	mov	r3, r1
 8003016:	1912      	adds	r2, r2, r4
 8003018:	eb45 0303 	adc.w	r3, r5, r3
 800301c:	f04f 0000 	mov.w	r0, #0
 8003020:	f04f 0100 	mov.w	r1, #0
 8003024:	0299      	lsls	r1, r3, #10
 8003026:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 800302a:	0290      	lsls	r0, r2, #10
 800302c:	4602      	mov	r2, r0
 800302e:	460b      	mov	r3, r1
 8003030:	4610      	mov	r0, r2
 8003032:	4619      	mov	r1, r3
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	461a      	mov	r2, r3
 8003038:	f04f 0300 	mov.w	r3, #0
 800303c:	f7fd f8e8 	bl	8000210 <__aeabi_uldivmod>
 8003040:	4602      	mov	r2, r0
 8003042:	460b      	mov	r3, r1
 8003044:	4613      	mov	r3, r2
 8003046:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8003048:	4b0b      	ldr	r3, [pc, #44]	; (8003078 <HAL_RCC_GetSysClockFreq+0x1b8>)
 800304a:	685b      	ldr	r3, [r3, #4]
 800304c:	0c1b      	lsrs	r3, r3, #16
 800304e:	f003 0303 	and.w	r3, r3, #3
 8003052:	3301      	adds	r3, #1
 8003054:	005b      	lsls	r3, r3, #1
 8003056:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco / pllp;
 8003058:	68fa      	ldr	r2, [r7, #12]
 800305a:	683b      	ldr	r3, [r7, #0]
 800305c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003060:	60bb      	str	r3, [r7, #8]
      break;
 8003062:	e002      	b.n	800306a <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003064:	4b05      	ldr	r3, [pc, #20]	; (800307c <HAL_RCC_GetSysClockFreq+0x1bc>)
 8003066:	60bb      	str	r3, [r7, #8]
      break;
 8003068:	bf00      	nop
    }
  }
  return sysclockfreq;
 800306a:	68bb      	ldr	r3, [r7, #8]
}
 800306c:	4618      	mov	r0, r3
 800306e:	3710      	adds	r7, #16
 8003070:	46bd      	mov	sp, r7
 8003072:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8003076:	bf00      	nop
 8003078:	40023800 	.word	0x40023800
 800307c:	00f42400 	.word	0x00f42400
 8003080:	007a1200 	.word	0x007a1200

08003084 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003084:	b480      	push	{r7}
 8003086:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003088:	4b03      	ldr	r3, [pc, #12]	; (8003098 <HAL_RCC_GetHCLKFreq+0x14>)
 800308a:	681b      	ldr	r3, [r3, #0]
}
 800308c:	4618      	mov	r0, r3
 800308e:	46bd      	mov	sp, r7
 8003090:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003094:	4770      	bx	lr
 8003096:	bf00      	nop
 8003098:	2000011c 	.word	0x2000011c

0800309c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800309c:	b580      	push	{r7, lr}
 800309e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80030a0:	f7ff fff0 	bl	8003084 <HAL_RCC_GetHCLKFreq>
 80030a4:	4602      	mov	r2, r0
 80030a6:	4b05      	ldr	r3, [pc, #20]	; (80030bc <HAL_RCC_GetPCLK1Freq+0x20>)
 80030a8:	689b      	ldr	r3, [r3, #8]
 80030aa:	0a9b      	lsrs	r3, r3, #10
 80030ac:	f003 0307 	and.w	r3, r3, #7
 80030b0:	4903      	ldr	r1, [pc, #12]	; (80030c0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80030b2:	5ccb      	ldrb	r3, [r1, r3]
 80030b4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80030b8:	4618      	mov	r0, r3
 80030ba:	bd80      	pop	{r7, pc}
 80030bc:	40023800 	.word	0x40023800
 80030c0:	0800baa4 	.word	0x0800baa4

080030c4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80030c4:	b580      	push	{r7, lr}
 80030c6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80030c8:	f7ff ffdc 	bl	8003084 <HAL_RCC_GetHCLKFreq>
 80030cc:	4602      	mov	r2, r0
 80030ce:	4b05      	ldr	r3, [pc, #20]	; (80030e4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80030d0:	689b      	ldr	r3, [r3, #8]
 80030d2:	0b5b      	lsrs	r3, r3, #13
 80030d4:	f003 0307 	and.w	r3, r3, #7
 80030d8:	4903      	ldr	r1, [pc, #12]	; (80030e8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80030da:	5ccb      	ldrb	r3, [r1, r3]
 80030dc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80030e0:	4618      	mov	r0, r3
 80030e2:	bd80      	pop	{r7, pc}
 80030e4:	40023800 	.word	0x40023800
 80030e8:	0800baa4 	.word	0x0800baa4

080030ec <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80030ec:	b480      	push	{r7}
 80030ee:	b083      	sub	sp, #12
 80030f0:	af00      	add	r7, sp, #0
 80030f2:	6078      	str	r0, [r7, #4]
 80030f4:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	220f      	movs	r2, #15
 80030fa:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80030fc:	4b12      	ldr	r3, [pc, #72]	; (8003148 <HAL_RCC_GetClockConfig+0x5c>)
 80030fe:	689b      	ldr	r3, [r3, #8]
 8003100:	f003 0203 	and.w	r2, r3, #3
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8003108:	4b0f      	ldr	r3, [pc, #60]	; (8003148 <HAL_RCC_GetClockConfig+0x5c>)
 800310a:	689b      	ldr	r3, [r3, #8]
 800310c:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8003114:	4b0c      	ldr	r3, [pc, #48]	; (8003148 <HAL_RCC_GetClockConfig+0x5c>)
 8003116:	689b      	ldr	r3, [r3, #8]
 8003118:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8003120:	4b09      	ldr	r3, [pc, #36]	; (8003148 <HAL_RCC_GetClockConfig+0x5c>)
 8003122:	689b      	ldr	r3, [r3, #8]
 8003124:	08db      	lsrs	r3, r3, #3
 8003126:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800312e:	4b07      	ldr	r3, [pc, #28]	; (800314c <HAL_RCC_GetClockConfig+0x60>)
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	f003 020f 	and.w	r2, r3, #15
 8003136:	683b      	ldr	r3, [r7, #0]
 8003138:	601a      	str	r2, [r3, #0]
}
 800313a:	bf00      	nop
 800313c:	370c      	adds	r7, #12
 800313e:	46bd      	mov	sp, r7
 8003140:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003144:	4770      	bx	lr
 8003146:	bf00      	nop
 8003148:	40023800 	.word	0x40023800
 800314c:	40023c00 	.word	0x40023c00

08003150 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003150:	b580      	push	{r7, lr}
 8003152:	b088      	sub	sp, #32
 8003154:	af00      	add	r7, sp, #0
 8003156:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8003158:	2300      	movs	r3, #0
 800315a:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 800315c:	2300      	movs	r3, #0
 800315e:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8003160:	2300      	movs	r3, #0
 8003162:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8003164:	2300      	movs	r3, #0
 8003166:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8003168:	2300      	movs	r3, #0
 800316a:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	f003 0301 	and.w	r3, r3, #1
 8003174:	2b00      	cmp	r3, #0
 8003176:	d012      	beq.n	800319e <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8003178:	4b69      	ldr	r3, [pc, #420]	; (8003320 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800317a:	689b      	ldr	r3, [r3, #8]
 800317c:	4a68      	ldr	r2, [pc, #416]	; (8003320 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800317e:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8003182:	6093      	str	r3, [r2, #8]
 8003184:	4b66      	ldr	r3, [pc, #408]	; (8003320 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003186:	689a      	ldr	r2, [r3, #8]
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800318c:	4964      	ldr	r1, [pc, #400]	; (8003320 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800318e:	4313      	orrs	r3, r2
 8003190:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003196:	2b00      	cmp	r3, #0
 8003198:	d101      	bne.n	800319e <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 800319a:	2301      	movs	r3, #1
 800319c:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80031a6:	2b00      	cmp	r3, #0
 80031a8:	d017      	beq.n	80031da <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80031aa:	4b5d      	ldr	r3, [pc, #372]	; (8003320 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80031ac:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80031b0:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80031b8:	4959      	ldr	r1, [pc, #356]	; (8003320 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80031ba:	4313      	orrs	r3, r2
 80031bc:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80031c4:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80031c8:	d101      	bne.n	80031ce <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 80031ca:	2301      	movs	r3, #1
 80031cc:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80031d2:	2b00      	cmp	r3, #0
 80031d4:	d101      	bne.n	80031da <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 80031d6:	2301      	movs	r3, #1
 80031d8:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80031e2:	2b00      	cmp	r3, #0
 80031e4:	d017      	beq.n	8003216 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80031e6:	4b4e      	ldr	r3, [pc, #312]	; (8003320 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80031e8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80031ec:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031f4:	494a      	ldr	r1, [pc, #296]	; (8003320 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80031f6:	4313      	orrs	r3, r2
 80031f8:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003200:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003204:	d101      	bne.n	800320a <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8003206:	2301      	movs	r3, #1
 8003208:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800320e:	2b00      	cmp	r3, #0
 8003210:	d101      	bne.n	8003216 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8003212:	2301      	movs	r3, #1
 8003214:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800321e:	2b00      	cmp	r3, #0
 8003220:	d001      	beq.n	8003226 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8003222:	2301      	movs	r3, #1
 8003224:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	f003 0320 	and.w	r3, r3, #32
 800322e:	2b00      	cmp	r3, #0
 8003230:	f000 808b 	beq.w	800334a <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8003234:	4b3a      	ldr	r3, [pc, #232]	; (8003320 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003236:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003238:	4a39      	ldr	r2, [pc, #228]	; (8003320 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800323a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800323e:	6413      	str	r3, [r2, #64]	; 0x40
 8003240:	4b37      	ldr	r3, [pc, #220]	; (8003320 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003242:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003244:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003248:	60bb      	str	r3, [r7, #8]
 800324a:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 800324c:	4b35      	ldr	r3, [pc, #212]	; (8003324 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	4a34      	ldr	r2, [pc, #208]	; (8003324 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8003252:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003256:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003258:	f7fd f978 	bl	800054c <HAL_GetTick>
 800325c:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800325e:	e008      	b.n	8003272 <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003260:	f7fd f974 	bl	800054c <HAL_GetTick>
 8003264:	4602      	mov	r2, r0
 8003266:	697b      	ldr	r3, [r7, #20]
 8003268:	1ad3      	subs	r3, r2, r3
 800326a:	2b64      	cmp	r3, #100	; 0x64
 800326c:	d901      	bls.n	8003272 <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 800326e:	2303      	movs	r3, #3
 8003270:	e357      	b.n	8003922 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8003272:	4b2c      	ldr	r3, [pc, #176]	; (8003324 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800327a:	2b00      	cmp	r3, #0
 800327c:	d0f0      	beq.n	8003260 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800327e:	4b28      	ldr	r3, [pc, #160]	; (8003320 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003280:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003282:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003286:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003288:	693b      	ldr	r3, [r7, #16]
 800328a:	2b00      	cmp	r3, #0
 800328c:	d035      	beq.n	80032fa <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003292:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003296:	693a      	ldr	r2, [r7, #16]
 8003298:	429a      	cmp	r2, r3
 800329a:	d02e      	beq.n	80032fa <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800329c:	4b20      	ldr	r3, [pc, #128]	; (8003320 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800329e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80032a0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80032a4:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80032a6:	4b1e      	ldr	r3, [pc, #120]	; (8003320 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80032a8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80032aa:	4a1d      	ldr	r2, [pc, #116]	; (8003320 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80032ac:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80032b0:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 80032b2:	4b1b      	ldr	r3, [pc, #108]	; (8003320 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80032b4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80032b6:	4a1a      	ldr	r2, [pc, #104]	; (8003320 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80032b8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80032bc:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 80032be:	4a18      	ldr	r2, [pc, #96]	; (8003320 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80032c0:	693b      	ldr	r3, [r7, #16]
 80032c2:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80032c4:	4b16      	ldr	r3, [pc, #88]	; (8003320 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80032c6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80032c8:	f003 0301 	and.w	r3, r3, #1
 80032cc:	2b01      	cmp	r3, #1
 80032ce:	d114      	bne.n	80032fa <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80032d0:	f7fd f93c 	bl	800054c <HAL_GetTick>
 80032d4:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80032d6:	e00a      	b.n	80032ee <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80032d8:	f7fd f938 	bl	800054c <HAL_GetTick>
 80032dc:	4602      	mov	r2, r0
 80032de:	697b      	ldr	r3, [r7, #20]
 80032e0:	1ad3      	subs	r3, r2, r3
 80032e2:	f241 3288 	movw	r2, #5000	; 0x1388
 80032e6:	4293      	cmp	r3, r2
 80032e8:	d901      	bls.n	80032ee <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 80032ea:	2303      	movs	r3, #3
 80032ec:	e319      	b.n	8003922 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80032ee:	4b0c      	ldr	r3, [pc, #48]	; (8003320 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80032f0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80032f2:	f003 0302 	and.w	r3, r3, #2
 80032f6:	2b00      	cmp	r3, #0
 80032f8:	d0ee      	beq.n	80032d8 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032fe:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003302:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003306:	d111      	bne.n	800332c <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8003308:	4b05      	ldr	r3, [pc, #20]	; (8003320 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800330a:	689b      	ldr	r3, [r3, #8]
 800330c:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003314:	4b04      	ldr	r3, [pc, #16]	; (8003328 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8003316:	400b      	ands	r3, r1
 8003318:	4901      	ldr	r1, [pc, #4]	; (8003320 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800331a:	4313      	orrs	r3, r2
 800331c:	608b      	str	r3, [r1, #8]
 800331e:	e00b      	b.n	8003338 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8003320:	40023800 	.word	0x40023800
 8003324:	40007000 	.word	0x40007000
 8003328:	0ffffcff 	.word	0x0ffffcff
 800332c:	4bb1      	ldr	r3, [pc, #708]	; (80035f4 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800332e:	689b      	ldr	r3, [r3, #8]
 8003330:	4ab0      	ldr	r2, [pc, #704]	; (80035f4 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8003332:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8003336:	6093      	str	r3, [r2, #8]
 8003338:	4bae      	ldr	r3, [pc, #696]	; (80035f4 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800333a:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003340:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003344:	49ab      	ldr	r1, [pc, #684]	; (80035f4 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8003346:	4313      	orrs	r3, r2
 8003348:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	f003 0310 	and.w	r3, r3, #16
 8003352:	2b00      	cmp	r3, #0
 8003354:	d010      	beq.n	8003378 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8003356:	4ba7      	ldr	r3, [pc, #668]	; (80035f4 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8003358:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800335c:	4aa5      	ldr	r2, [pc, #660]	; (80035f4 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800335e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003362:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8003366:	4ba3      	ldr	r3, [pc, #652]	; (80035f4 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8003368:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003370:	49a0      	ldr	r1, [pc, #640]	; (80035f4 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8003372:	4313      	orrs	r3, r2
 8003374:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003380:	2b00      	cmp	r3, #0
 8003382:	d00a      	beq.n	800339a <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003384:	4b9b      	ldr	r3, [pc, #620]	; (80035f4 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8003386:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800338a:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003392:	4998      	ldr	r1, [pc, #608]	; (80035f4 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8003394:	4313      	orrs	r3, r2
 8003396:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80033a2:	2b00      	cmp	r3, #0
 80033a4:	d00a      	beq.n	80033bc <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80033a6:	4b93      	ldr	r3, [pc, #588]	; (80035f4 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80033a8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80033ac:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80033b4:	498f      	ldr	r1, [pc, #572]	; (80035f4 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80033b6:	4313      	orrs	r3, r2
 80033b8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80033c4:	2b00      	cmp	r3, #0
 80033c6:	d00a      	beq.n	80033de <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80033c8:	4b8a      	ldr	r3, [pc, #552]	; (80035f4 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80033ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80033ce:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80033d6:	4987      	ldr	r1, [pc, #540]	; (80035f4 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80033d8:	4313      	orrs	r3, r2
 80033da:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80033e6:	2b00      	cmp	r3, #0
 80033e8:	d00a      	beq.n	8003400 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80033ea:	4b82      	ldr	r3, [pc, #520]	; (80035f4 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80033ec:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80033f0:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80033f8:	497e      	ldr	r1, [pc, #504]	; (80035f4 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80033fa:	4313      	orrs	r3, r2
 80033fc:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003408:	2b00      	cmp	r3, #0
 800340a:	d00a      	beq.n	8003422 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800340c:	4b79      	ldr	r3, [pc, #484]	; (80035f4 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800340e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003412:	f023 0203 	bic.w	r2, r3, #3
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800341a:	4976      	ldr	r1, [pc, #472]	; (80035f4 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800341c:	4313      	orrs	r3, r2
 800341e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800342a:	2b00      	cmp	r3, #0
 800342c:	d00a      	beq.n	8003444 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800342e:	4b71      	ldr	r3, [pc, #452]	; (80035f4 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8003430:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003434:	f023 020c 	bic.w	r2, r3, #12
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800343c:	496d      	ldr	r1, [pc, #436]	; (80035f4 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800343e:	4313      	orrs	r3, r2
 8003440:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800344c:	2b00      	cmp	r3, #0
 800344e:	d00a      	beq.n	8003466 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003450:	4b68      	ldr	r3, [pc, #416]	; (80035f4 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8003452:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003456:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800345e:	4965      	ldr	r1, [pc, #404]	; (80035f4 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8003460:	4313      	orrs	r3, r2
 8003462:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800346e:	2b00      	cmp	r3, #0
 8003470:	d00a      	beq.n	8003488 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003472:	4b60      	ldr	r3, [pc, #384]	; (80035f4 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8003474:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003478:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003480:	495c      	ldr	r1, [pc, #368]	; (80035f4 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8003482:	4313      	orrs	r3, r2
 8003484:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003490:	2b00      	cmp	r3, #0
 8003492:	d00a      	beq.n	80034aa <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003494:	4b57      	ldr	r3, [pc, #348]	; (80035f4 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8003496:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800349a:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80034a2:	4954      	ldr	r1, [pc, #336]	; (80035f4 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80034a4:	4313      	orrs	r3, r2
 80034a6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80034b2:	2b00      	cmp	r3, #0
 80034b4:	d00a      	beq.n	80034cc <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 80034b6:	4b4f      	ldr	r3, [pc, #316]	; (80035f4 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80034b8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80034bc:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80034c4:	494b      	ldr	r1, [pc, #300]	; (80035f4 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80034c6:	4313      	orrs	r3, r2
 80034c8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80034d4:	2b00      	cmp	r3, #0
 80034d6:	d00a      	beq.n	80034ee <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 80034d8:	4b46      	ldr	r3, [pc, #280]	; (80035f4 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80034da:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80034de:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80034e6:	4943      	ldr	r1, [pc, #268]	; (80035f4 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80034e8:	4313      	orrs	r3, r2
 80034ea:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80034f6:	2b00      	cmp	r3, #0
 80034f8:	d00a      	beq.n	8003510 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 80034fa:	4b3e      	ldr	r3, [pc, #248]	; (80035f4 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80034fc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003500:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003508:	493a      	ldr	r1, [pc, #232]	; (80035f4 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800350a:	4313      	orrs	r3, r2
 800350c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003518:	2b00      	cmp	r3, #0
 800351a:	d00a      	beq.n	8003532 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800351c:	4b35      	ldr	r3, [pc, #212]	; (80035f4 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800351e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003522:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800352a:	4932      	ldr	r1, [pc, #200]	; (80035f4 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800352c:	4313      	orrs	r3, r2
 800352e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800353a:	2b00      	cmp	r3, #0
 800353c:	d011      	beq.n	8003562 <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 800353e:	4b2d      	ldr	r3, [pc, #180]	; (80035f4 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8003540:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003544:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800354c:	4929      	ldr	r1, [pc, #164]	; (80035f4 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800354e:	4313      	orrs	r3, r2
 8003550:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003558:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800355c:	d101      	bne.n	8003562 <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 800355e:	2301      	movs	r3, #1
 8003560:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	f003 0308 	and.w	r3, r3, #8
 800356a:	2b00      	cmp	r3, #0
 800356c:	d001      	beq.n	8003572 <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 800356e:	2301      	movs	r3, #1
 8003570:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800357a:	2b00      	cmp	r3, #0
 800357c:	d00a      	beq.n	8003594 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800357e:	4b1d      	ldr	r3, [pc, #116]	; (80035f4 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8003580:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003584:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800358c:	4919      	ldr	r1, [pc, #100]	; (80035f4 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800358e:	4313      	orrs	r3, r2
 8003590:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800359c:	2b00      	cmp	r3, #0
 800359e:	d00b      	beq.n	80035b8 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80035a0:	4b14      	ldr	r3, [pc, #80]	; (80035f4 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80035a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80035a6:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80035b0:	4910      	ldr	r1, [pc, #64]	; (80035f4 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80035b2:	4313      	orrs	r3, r2
 80035b4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 80035b8:	69fb      	ldr	r3, [r7, #28]
 80035ba:	2b01      	cmp	r3, #1
 80035bc:	d006      	beq.n	80035cc <HAL_RCCEx_PeriphCLKConfig+0x47c>
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80035c6:	2b00      	cmp	r3, #0
 80035c8:	f000 80d9 	beq.w	800377e <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80035cc:	4b09      	ldr	r3, [pc, #36]	; (80035f4 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	4a08      	ldr	r2, [pc, #32]	; (80035f4 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80035d2:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80035d6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80035d8:	f7fc ffb8 	bl	800054c <HAL_GetTick>
 80035dc:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80035de:	e00b      	b.n	80035f8 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80035e0:	f7fc ffb4 	bl	800054c <HAL_GetTick>
 80035e4:	4602      	mov	r2, r0
 80035e6:	697b      	ldr	r3, [r7, #20]
 80035e8:	1ad3      	subs	r3, r2, r3
 80035ea:	2b64      	cmp	r3, #100	; 0x64
 80035ec:	d904      	bls.n	80035f8 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80035ee:	2303      	movs	r3, #3
 80035f0:	e197      	b.n	8003922 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
 80035f2:	bf00      	nop
 80035f4:	40023800 	.word	0x40023800
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80035f8:	4b6c      	ldr	r3, [pc, #432]	; (80037ac <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003600:	2b00      	cmp	r3, #0
 8003602:	d1ed      	bne.n	80035e0 <HAL_RCCEx_PeriphCLKConfig+0x490>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	f003 0301 	and.w	r3, r3, #1
 800360c:	2b00      	cmp	r3, #0
 800360e:	d021      	beq.n	8003654 <HAL_RCCEx_PeriphCLKConfig+0x504>
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003614:	2b00      	cmp	r3, #0
 8003616:	d11d      	bne.n	8003654 <HAL_RCCEx_PeriphCLKConfig+0x504>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8003618:	4b64      	ldr	r3, [pc, #400]	; (80037ac <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800361a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800361e:	0c1b      	lsrs	r3, r3, #16
 8003620:	f003 0303 	and.w	r3, r3, #3
 8003624:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8003626:	4b61      	ldr	r3, [pc, #388]	; (80037ac <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003628:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800362c:	0e1b      	lsrs	r3, r3, #24
 800362e:	f003 030f 	and.w	r3, r3, #15
 8003632:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	685b      	ldr	r3, [r3, #4]
 8003638:	019a      	lsls	r2, r3, #6
 800363a:	693b      	ldr	r3, [r7, #16]
 800363c:	041b      	lsls	r3, r3, #16
 800363e:	431a      	orrs	r2, r3
 8003640:	68fb      	ldr	r3, [r7, #12]
 8003642:	061b      	lsls	r3, r3, #24
 8003644:	431a      	orrs	r2, r3
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	689b      	ldr	r3, [r3, #8]
 800364a:	071b      	lsls	r3, r3, #28
 800364c:	4957      	ldr	r1, [pc, #348]	; (80037ac <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800364e:	4313      	orrs	r3, r2
 8003650:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800365c:	2b00      	cmp	r3, #0
 800365e:	d004      	beq.n	800366a <HAL_RCCEx_PeriphCLKConfig+0x51a>
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003664:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003668:	d00a      	beq.n	8003680 <HAL_RCCEx_PeriphCLKConfig+0x530>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8003672:	2b00      	cmp	r3, #0
 8003674:	d02e      	beq.n	80036d4 <HAL_RCCEx_PeriphCLKConfig+0x584>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800367a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800367e:	d129      	bne.n	80036d4 <HAL_RCCEx_PeriphCLKConfig+0x584>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8003680:	4b4a      	ldr	r3, [pc, #296]	; (80037ac <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003682:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003686:	0c1b      	lsrs	r3, r3, #16
 8003688:	f003 0303 	and.w	r3, r3, #3
 800368c:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800368e:	4b47      	ldr	r3, [pc, #284]	; (80037ac <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003690:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003694:	0f1b      	lsrs	r3, r3, #28
 8003696:	f003 0307 	and.w	r3, r3, #7
 800369a:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	685b      	ldr	r3, [r3, #4]
 80036a0:	019a      	lsls	r2, r3, #6
 80036a2:	693b      	ldr	r3, [r7, #16]
 80036a4:	041b      	lsls	r3, r3, #16
 80036a6:	431a      	orrs	r2, r3
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	68db      	ldr	r3, [r3, #12]
 80036ac:	061b      	lsls	r3, r3, #24
 80036ae:	431a      	orrs	r2, r3
 80036b0:	68fb      	ldr	r3, [r7, #12]
 80036b2:	071b      	lsls	r3, r3, #28
 80036b4:	493d      	ldr	r1, [pc, #244]	; (80037ac <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80036b6:	4313      	orrs	r3, r2
 80036b8:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 80036bc:	4b3b      	ldr	r3, [pc, #236]	; (80037ac <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80036be:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80036c2:	f023 021f 	bic.w	r2, r3, #31
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036ca:	3b01      	subs	r3, #1
 80036cc:	4937      	ldr	r1, [pc, #220]	; (80037ac <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80036ce:	4313      	orrs	r3, r2
 80036d0:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80036dc:	2b00      	cmp	r3, #0
 80036de:	d01d      	beq.n	800371c <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80036e0:	4b32      	ldr	r3, [pc, #200]	; (80037ac <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80036e2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80036e6:	0e1b      	lsrs	r3, r3, #24
 80036e8:	f003 030f 	and.w	r3, r3, #15
 80036ec:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80036ee:	4b2f      	ldr	r3, [pc, #188]	; (80037ac <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80036f0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80036f4:	0f1b      	lsrs	r3, r3, #28
 80036f6:	f003 0307 	and.w	r3, r3, #7
 80036fa:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	685b      	ldr	r3, [r3, #4]
 8003700:	019a      	lsls	r2, r3, #6
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	691b      	ldr	r3, [r3, #16]
 8003706:	041b      	lsls	r3, r3, #16
 8003708:	431a      	orrs	r2, r3
 800370a:	693b      	ldr	r3, [r7, #16]
 800370c:	061b      	lsls	r3, r3, #24
 800370e:	431a      	orrs	r2, r3
 8003710:	68fb      	ldr	r3, [r7, #12]
 8003712:	071b      	lsls	r3, r3, #28
 8003714:	4925      	ldr	r1, [pc, #148]	; (80037ac <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003716:	4313      	orrs	r3, r2
 8003718:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003724:	2b00      	cmp	r3, #0
 8003726:	d011      	beq.n	800374c <HAL_RCCEx_PeriphCLKConfig+0x5fc>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	685b      	ldr	r3, [r3, #4]
 800372c:	019a      	lsls	r2, r3, #6
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	691b      	ldr	r3, [r3, #16]
 8003732:	041b      	lsls	r3, r3, #16
 8003734:	431a      	orrs	r2, r3
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	68db      	ldr	r3, [r3, #12]
 800373a:	061b      	lsls	r3, r3, #24
 800373c:	431a      	orrs	r2, r3
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	689b      	ldr	r3, [r3, #8]
 8003742:	071b      	lsls	r3, r3, #28
 8003744:	4919      	ldr	r1, [pc, #100]	; (80037ac <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003746:	4313      	orrs	r3, r2
 8003748:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 800374c:	4b17      	ldr	r3, [pc, #92]	; (80037ac <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	4a16      	ldr	r2, [pc, #88]	; (80037ac <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003752:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8003756:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003758:	f7fc fef8 	bl	800054c <HAL_GetTick>
 800375c:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800375e:	e008      	b.n	8003772 <HAL_RCCEx_PeriphCLKConfig+0x622>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8003760:	f7fc fef4 	bl	800054c <HAL_GetTick>
 8003764:	4602      	mov	r2, r0
 8003766:	697b      	ldr	r3, [r7, #20]
 8003768:	1ad3      	subs	r3, r2, r3
 800376a:	2b64      	cmp	r3, #100	; 0x64
 800376c:	d901      	bls.n	8003772 <HAL_RCCEx_PeriphCLKConfig+0x622>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800376e:	2303      	movs	r3, #3
 8003770:	e0d7      	b.n	8003922 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003772:	4b0e      	ldr	r3, [pc, #56]	; (80037ac <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800377a:	2b00      	cmp	r3, #0
 800377c:	d0f0      	beq.n	8003760 <HAL_RCCEx_PeriphCLKConfig+0x610>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 800377e:	69bb      	ldr	r3, [r7, #24]
 8003780:	2b01      	cmp	r3, #1
 8003782:	f040 80cd 	bne.w	8003920 <HAL_RCCEx_PeriphCLKConfig+0x7d0>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8003786:	4b09      	ldr	r3, [pc, #36]	; (80037ac <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	4a08      	ldr	r2, [pc, #32]	; (80037ac <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800378c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003790:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003792:	f7fc fedb 	bl	800054c <HAL_GetTick>
 8003796:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8003798:	e00a      	b.n	80037b0 <HAL_RCCEx_PeriphCLKConfig+0x660>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800379a:	f7fc fed7 	bl	800054c <HAL_GetTick>
 800379e:	4602      	mov	r2, r0
 80037a0:	697b      	ldr	r3, [r7, #20]
 80037a2:	1ad3      	subs	r3, r2, r3
 80037a4:	2b64      	cmp	r3, #100	; 0x64
 80037a6:	d903      	bls.n	80037b0 <HAL_RCCEx_PeriphCLKConfig+0x660>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80037a8:	2303      	movs	r3, #3
 80037aa:	e0ba      	b.n	8003922 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
 80037ac:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80037b0:	4b5e      	ldr	r3, [pc, #376]	; (800392c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80037b8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80037bc:	d0ed      	beq.n	800379a <HAL_RCCEx_PeriphCLKConfig+0x64a>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80037c6:	2b00      	cmp	r3, #0
 80037c8:	d003      	beq.n	80037d2 <HAL_RCCEx_PeriphCLKConfig+0x682>
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80037ce:	2b00      	cmp	r3, #0
 80037d0:	d009      	beq.n	80037e6 <HAL_RCCEx_PeriphCLKConfig+0x696>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 80037da:	2b00      	cmp	r3, #0
 80037dc:	d02e      	beq.n	800383c <HAL_RCCEx_PeriphCLKConfig+0x6ec>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037e2:	2b00      	cmp	r3, #0
 80037e4:	d12a      	bne.n	800383c <HAL_RCCEx_PeriphCLKConfig+0x6ec>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 80037e6:	4b51      	ldr	r3, [pc, #324]	; (800392c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80037e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80037ec:	0c1b      	lsrs	r3, r3, #16
 80037ee:	f003 0303 	and.w	r3, r3, #3
 80037f2:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80037f4:	4b4d      	ldr	r3, [pc, #308]	; (800392c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80037f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80037fa:	0f1b      	lsrs	r3, r3, #28
 80037fc:	f003 0307 	and.w	r3, r3, #7
 8003800:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	695b      	ldr	r3, [r3, #20]
 8003806:	019a      	lsls	r2, r3, #6
 8003808:	693b      	ldr	r3, [r7, #16]
 800380a:	041b      	lsls	r3, r3, #16
 800380c:	431a      	orrs	r2, r3
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	699b      	ldr	r3, [r3, #24]
 8003812:	061b      	lsls	r3, r3, #24
 8003814:	431a      	orrs	r2, r3
 8003816:	68fb      	ldr	r3, [r7, #12]
 8003818:	071b      	lsls	r3, r3, #28
 800381a:	4944      	ldr	r1, [pc, #272]	; (800392c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800381c:	4313      	orrs	r3, r2
 800381e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8003822:	4b42      	ldr	r3, [pc, #264]	; (800392c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003824:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003828:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003830:	3b01      	subs	r3, #1
 8003832:	021b      	lsls	r3, r3, #8
 8003834:	493d      	ldr	r1, [pc, #244]	; (800392c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003836:	4313      	orrs	r3, r2
 8003838:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003844:	2b00      	cmp	r3, #0
 8003846:	d022      	beq.n	800388e <HAL_RCCEx_PeriphCLKConfig+0x73e>
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800384c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003850:	d11d      	bne.n	800388e <HAL_RCCEx_PeriphCLKConfig+0x73e>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8003852:	4b36      	ldr	r3, [pc, #216]	; (800392c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003854:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003858:	0e1b      	lsrs	r3, r3, #24
 800385a:	f003 030f 	and.w	r3, r3, #15
 800385e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8003860:	4b32      	ldr	r3, [pc, #200]	; (800392c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003862:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003866:	0f1b      	lsrs	r3, r3, #28
 8003868:	f003 0307 	and.w	r3, r3, #7
 800386c:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	695b      	ldr	r3, [r3, #20]
 8003872:	019a      	lsls	r2, r3, #6
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	6a1b      	ldr	r3, [r3, #32]
 8003878:	041b      	lsls	r3, r3, #16
 800387a:	431a      	orrs	r2, r3
 800387c:	693b      	ldr	r3, [r7, #16]
 800387e:	061b      	lsls	r3, r3, #24
 8003880:	431a      	orrs	r2, r3
 8003882:	68fb      	ldr	r3, [r7, #12]
 8003884:	071b      	lsls	r3, r3, #28
 8003886:	4929      	ldr	r1, [pc, #164]	; (800392c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003888:	4313      	orrs	r3, r2
 800388a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	f003 0308 	and.w	r3, r3, #8
 8003896:	2b00      	cmp	r3, #0
 8003898:	d028      	beq.n	80038ec <HAL_RCCEx_PeriphCLKConfig+0x79c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800389a:	4b24      	ldr	r3, [pc, #144]	; (800392c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800389c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80038a0:	0e1b      	lsrs	r3, r3, #24
 80038a2:	f003 030f 	and.w	r3, r3, #15
 80038a6:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 80038a8:	4b20      	ldr	r3, [pc, #128]	; (800392c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80038aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80038ae:	0c1b      	lsrs	r3, r3, #16
 80038b0:	f003 0303 	and.w	r3, r3, #3
 80038b4:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	695b      	ldr	r3, [r3, #20]
 80038ba:	019a      	lsls	r2, r3, #6
 80038bc:	68fb      	ldr	r3, [r7, #12]
 80038be:	041b      	lsls	r3, r3, #16
 80038c0:	431a      	orrs	r2, r3
 80038c2:	693b      	ldr	r3, [r7, #16]
 80038c4:	061b      	lsls	r3, r3, #24
 80038c6:	431a      	orrs	r2, r3
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	69db      	ldr	r3, [r3, #28]
 80038cc:	071b      	lsls	r3, r3, #28
 80038ce:	4917      	ldr	r1, [pc, #92]	; (800392c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80038d0:	4313      	orrs	r3, r2
 80038d2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 80038d6:	4b15      	ldr	r3, [pc, #84]	; (800392c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80038d8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80038dc:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80038e4:	4911      	ldr	r1, [pc, #68]	; (800392c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80038e6:	4313      	orrs	r3, r2
 80038e8:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 80038ec:	4b0f      	ldr	r3, [pc, #60]	; (800392c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	4a0e      	ldr	r2, [pc, #56]	; (800392c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80038f2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80038f6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80038f8:	f7fc fe28 	bl	800054c <HAL_GetTick>
 80038fc:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80038fe:	e008      	b.n	8003912 <HAL_RCCEx_PeriphCLKConfig+0x7c2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8003900:	f7fc fe24 	bl	800054c <HAL_GetTick>
 8003904:	4602      	mov	r2, r0
 8003906:	697b      	ldr	r3, [r7, #20]
 8003908:	1ad3      	subs	r3, r2, r3
 800390a:	2b64      	cmp	r3, #100	; 0x64
 800390c:	d901      	bls.n	8003912 <HAL_RCCEx_PeriphCLKConfig+0x7c2>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800390e:	2303      	movs	r3, #3
 8003910:	e007      	b.n	8003922 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8003912:	4b06      	ldr	r3, [pc, #24]	; (800392c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800391a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800391e:	d1ef      	bne.n	8003900 <HAL_RCCEx_PeriphCLKConfig+0x7b0>
      }
    }
  }
  return HAL_OK;
 8003920:	2300      	movs	r3, #0
}
 8003922:	4618      	mov	r0, r3
 8003924:	3720      	adds	r7, #32
 8003926:	46bd      	mov	sp, r7
 8003928:	bd80      	pop	{r7, pc}
 800392a:	bf00      	nop
 800392c:	40023800 	.word	0x40023800

08003930 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003930:	b580      	push	{r7, lr}
 8003932:	b082      	sub	sp, #8
 8003934:	af00      	add	r7, sp, #0
 8003936:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	2b00      	cmp	r3, #0
 800393c:	d101      	bne.n	8003942 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800393e:	2301      	movs	r3, #1
 8003940:	e049      	b.n	80039d6 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003948:	b2db      	uxtb	r3, r3
 800394a:	2b00      	cmp	r3, #0
 800394c:	d106      	bne.n	800395c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	2200      	movs	r2, #0
 8003952:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003956:	6878      	ldr	r0, [r7, #4]
 8003958:	f000 f841 	bl	80039de <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	2202      	movs	r2, #2
 8003960:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	681a      	ldr	r2, [r3, #0]
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	3304      	adds	r3, #4
 800396c:	4619      	mov	r1, r3
 800396e:	4610      	mov	r0, r2
 8003970:	f000 fa00 	bl	8003d74 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	2201      	movs	r2, #1
 8003978:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	2201      	movs	r2, #1
 8003980:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	2201      	movs	r2, #1
 8003988:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	2201      	movs	r2, #1
 8003990:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	2201      	movs	r2, #1
 8003998:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	2201      	movs	r2, #1
 80039a0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	2201      	movs	r2, #1
 80039a8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	2201      	movs	r2, #1
 80039b0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	2201      	movs	r2, #1
 80039b8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	2201      	movs	r2, #1
 80039c0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	2201      	movs	r2, #1
 80039c8:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	2201      	movs	r2, #1
 80039d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80039d4:	2300      	movs	r3, #0
}
 80039d6:	4618      	mov	r0, r3
 80039d8:	3708      	adds	r7, #8
 80039da:	46bd      	mov	sp, r7
 80039dc:	bd80      	pop	{r7, pc}

080039de <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80039de:	b480      	push	{r7}
 80039e0:	b083      	sub	sp, #12
 80039e2:	af00      	add	r7, sp, #0
 80039e4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80039e6:	bf00      	nop
 80039e8:	370c      	adds	r7, #12
 80039ea:	46bd      	mov	sp, r7
 80039ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039f0:	4770      	bx	lr
	...

080039f4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80039f4:	b480      	push	{r7}
 80039f6:	b085      	sub	sp, #20
 80039f8:	af00      	add	r7, sp, #0
 80039fa:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003a02:	b2db      	uxtb	r3, r3
 8003a04:	2b01      	cmp	r3, #1
 8003a06:	d001      	beq.n	8003a0c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003a08:	2301      	movs	r3, #1
 8003a0a:	e054      	b.n	8003ab6 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	2202      	movs	r2, #2
 8003a10:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	68da      	ldr	r2, [r3, #12]
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	f042 0201 	orr.w	r2, r2, #1
 8003a22:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	4a26      	ldr	r2, [pc, #152]	; (8003ac4 <HAL_TIM_Base_Start_IT+0xd0>)
 8003a2a:	4293      	cmp	r3, r2
 8003a2c:	d022      	beq.n	8003a74 <HAL_TIM_Base_Start_IT+0x80>
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003a36:	d01d      	beq.n	8003a74 <HAL_TIM_Base_Start_IT+0x80>
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	4a22      	ldr	r2, [pc, #136]	; (8003ac8 <HAL_TIM_Base_Start_IT+0xd4>)
 8003a3e:	4293      	cmp	r3, r2
 8003a40:	d018      	beq.n	8003a74 <HAL_TIM_Base_Start_IT+0x80>
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	4a21      	ldr	r2, [pc, #132]	; (8003acc <HAL_TIM_Base_Start_IT+0xd8>)
 8003a48:	4293      	cmp	r3, r2
 8003a4a:	d013      	beq.n	8003a74 <HAL_TIM_Base_Start_IT+0x80>
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	4a1f      	ldr	r2, [pc, #124]	; (8003ad0 <HAL_TIM_Base_Start_IT+0xdc>)
 8003a52:	4293      	cmp	r3, r2
 8003a54:	d00e      	beq.n	8003a74 <HAL_TIM_Base_Start_IT+0x80>
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	4a1e      	ldr	r2, [pc, #120]	; (8003ad4 <HAL_TIM_Base_Start_IT+0xe0>)
 8003a5c:	4293      	cmp	r3, r2
 8003a5e:	d009      	beq.n	8003a74 <HAL_TIM_Base_Start_IT+0x80>
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	4a1c      	ldr	r2, [pc, #112]	; (8003ad8 <HAL_TIM_Base_Start_IT+0xe4>)
 8003a66:	4293      	cmp	r3, r2
 8003a68:	d004      	beq.n	8003a74 <HAL_TIM_Base_Start_IT+0x80>
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	4a1b      	ldr	r2, [pc, #108]	; (8003adc <HAL_TIM_Base_Start_IT+0xe8>)
 8003a70:	4293      	cmp	r3, r2
 8003a72:	d115      	bne.n	8003aa0 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	689a      	ldr	r2, [r3, #8]
 8003a7a:	4b19      	ldr	r3, [pc, #100]	; (8003ae0 <HAL_TIM_Base_Start_IT+0xec>)
 8003a7c:	4013      	ands	r3, r2
 8003a7e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003a80:	68fb      	ldr	r3, [r7, #12]
 8003a82:	2b06      	cmp	r3, #6
 8003a84:	d015      	beq.n	8003ab2 <HAL_TIM_Base_Start_IT+0xbe>
 8003a86:	68fb      	ldr	r3, [r7, #12]
 8003a88:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003a8c:	d011      	beq.n	8003ab2 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	681a      	ldr	r2, [r3, #0]
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	f042 0201 	orr.w	r2, r2, #1
 8003a9c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003a9e:	e008      	b.n	8003ab2 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	681a      	ldr	r2, [r3, #0]
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	f042 0201 	orr.w	r2, r2, #1
 8003aae:	601a      	str	r2, [r3, #0]
 8003ab0:	e000      	b.n	8003ab4 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003ab2:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8003ab4:	2300      	movs	r3, #0
}
 8003ab6:	4618      	mov	r0, r3
 8003ab8:	3714      	adds	r7, #20
 8003aba:	46bd      	mov	sp, r7
 8003abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ac0:	4770      	bx	lr
 8003ac2:	bf00      	nop
 8003ac4:	40010000 	.word	0x40010000
 8003ac8:	40000400 	.word	0x40000400
 8003acc:	40000800 	.word	0x40000800
 8003ad0:	40000c00 	.word	0x40000c00
 8003ad4:	40010400 	.word	0x40010400
 8003ad8:	40014000 	.word	0x40014000
 8003adc:	40001800 	.word	0x40001800
 8003ae0:	00010007 	.word	0x00010007

08003ae4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003ae4:	b580      	push	{r7, lr}
 8003ae6:	b082      	sub	sp, #8
 8003ae8:	af00      	add	r7, sp, #0
 8003aea:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	691b      	ldr	r3, [r3, #16]
 8003af2:	f003 0302 	and.w	r3, r3, #2
 8003af6:	2b02      	cmp	r3, #2
 8003af8:	d122      	bne.n	8003b40 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	68db      	ldr	r3, [r3, #12]
 8003b00:	f003 0302 	and.w	r3, r3, #2
 8003b04:	2b02      	cmp	r3, #2
 8003b06:	d11b      	bne.n	8003b40 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	f06f 0202 	mvn.w	r2, #2
 8003b10:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	2201      	movs	r2, #1
 8003b16:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	699b      	ldr	r3, [r3, #24]
 8003b1e:	f003 0303 	and.w	r3, r3, #3
 8003b22:	2b00      	cmp	r3, #0
 8003b24:	d003      	beq.n	8003b2e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003b26:	6878      	ldr	r0, [r7, #4]
 8003b28:	f000 f905 	bl	8003d36 <HAL_TIM_IC_CaptureCallback>
 8003b2c:	e005      	b.n	8003b3a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003b2e:	6878      	ldr	r0, [r7, #4]
 8003b30:	f000 f8f7 	bl	8003d22 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003b34:	6878      	ldr	r0, [r7, #4]
 8003b36:	f000 f908 	bl	8003d4a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	2200      	movs	r2, #0
 8003b3e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	691b      	ldr	r3, [r3, #16]
 8003b46:	f003 0304 	and.w	r3, r3, #4
 8003b4a:	2b04      	cmp	r3, #4
 8003b4c:	d122      	bne.n	8003b94 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	68db      	ldr	r3, [r3, #12]
 8003b54:	f003 0304 	and.w	r3, r3, #4
 8003b58:	2b04      	cmp	r3, #4
 8003b5a:	d11b      	bne.n	8003b94 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	f06f 0204 	mvn.w	r2, #4
 8003b64:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	2202      	movs	r2, #2
 8003b6a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	699b      	ldr	r3, [r3, #24]
 8003b72:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003b76:	2b00      	cmp	r3, #0
 8003b78:	d003      	beq.n	8003b82 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003b7a:	6878      	ldr	r0, [r7, #4]
 8003b7c:	f000 f8db 	bl	8003d36 <HAL_TIM_IC_CaptureCallback>
 8003b80:	e005      	b.n	8003b8e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003b82:	6878      	ldr	r0, [r7, #4]
 8003b84:	f000 f8cd 	bl	8003d22 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003b88:	6878      	ldr	r0, [r7, #4]
 8003b8a:	f000 f8de 	bl	8003d4a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	2200      	movs	r2, #0
 8003b92:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	691b      	ldr	r3, [r3, #16]
 8003b9a:	f003 0308 	and.w	r3, r3, #8
 8003b9e:	2b08      	cmp	r3, #8
 8003ba0:	d122      	bne.n	8003be8 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	68db      	ldr	r3, [r3, #12]
 8003ba8:	f003 0308 	and.w	r3, r3, #8
 8003bac:	2b08      	cmp	r3, #8
 8003bae:	d11b      	bne.n	8003be8 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	f06f 0208 	mvn.w	r2, #8
 8003bb8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	2204      	movs	r2, #4
 8003bbe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	69db      	ldr	r3, [r3, #28]
 8003bc6:	f003 0303 	and.w	r3, r3, #3
 8003bca:	2b00      	cmp	r3, #0
 8003bcc:	d003      	beq.n	8003bd6 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003bce:	6878      	ldr	r0, [r7, #4]
 8003bd0:	f000 f8b1 	bl	8003d36 <HAL_TIM_IC_CaptureCallback>
 8003bd4:	e005      	b.n	8003be2 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003bd6:	6878      	ldr	r0, [r7, #4]
 8003bd8:	f000 f8a3 	bl	8003d22 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003bdc:	6878      	ldr	r0, [r7, #4]
 8003bde:	f000 f8b4 	bl	8003d4a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	2200      	movs	r2, #0
 8003be6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	691b      	ldr	r3, [r3, #16]
 8003bee:	f003 0310 	and.w	r3, r3, #16
 8003bf2:	2b10      	cmp	r3, #16
 8003bf4:	d122      	bne.n	8003c3c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	68db      	ldr	r3, [r3, #12]
 8003bfc:	f003 0310 	and.w	r3, r3, #16
 8003c00:	2b10      	cmp	r3, #16
 8003c02:	d11b      	bne.n	8003c3c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	f06f 0210 	mvn.w	r2, #16
 8003c0c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	2208      	movs	r2, #8
 8003c12:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	69db      	ldr	r3, [r3, #28]
 8003c1a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003c1e:	2b00      	cmp	r3, #0
 8003c20:	d003      	beq.n	8003c2a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003c22:	6878      	ldr	r0, [r7, #4]
 8003c24:	f000 f887 	bl	8003d36 <HAL_TIM_IC_CaptureCallback>
 8003c28:	e005      	b.n	8003c36 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003c2a:	6878      	ldr	r0, [r7, #4]
 8003c2c:	f000 f879 	bl	8003d22 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003c30:	6878      	ldr	r0, [r7, #4]
 8003c32:	f000 f88a 	bl	8003d4a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	2200      	movs	r2, #0
 8003c3a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	691b      	ldr	r3, [r3, #16]
 8003c42:	f003 0301 	and.w	r3, r3, #1
 8003c46:	2b01      	cmp	r3, #1
 8003c48:	d10e      	bne.n	8003c68 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	68db      	ldr	r3, [r3, #12]
 8003c50:	f003 0301 	and.w	r3, r3, #1
 8003c54:	2b01      	cmp	r3, #1
 8003c56:	d107      	bne.n	8003c68 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	f06f 0201 	mvn.w	r2, #1
 8003c60:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003c62:	6878      	ldr	r0, [r7, #4]
 8003c64:	f006 fce2 	bl	800a62c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	691b      	ldr	r3, [r3, #16]
 8003c6e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003c72:	2b80      	cmp	r3, #128	; 0x80
 8003c74:	d10e      	bne.n	8003c94 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	68db      	ldr	r3, [r3, #12]
 8003c7c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003c80:	2b80      	cmp	r3, #128	; 0x80
 8003c82:	d107      	bne.n	8003c94 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003c8c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003c8e:	6878      	ldr	r0, [r7, #4]
 8003c90:	f000 f91a 	bl	8003ec8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	691b      	ldr	r3, [r3, #16]
 8003c9a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003c9e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003ca2:	d10e      	bne.n	8003cc2 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	68db      	ldr	r3, [r3, #12]
 8003caa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003cae:	2b80      	cmp	r3, #128	; 0x80
 8003cb0:	d107      	bne.n	8003cc2 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8003cba:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8003cbc:	6878      	ldr	r0, [r7, #4]
 8003cbe:	f000 f90d 	bl	8003edc <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	691b      	ldr	r3, [r3, #16]
 8003cc8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003ccc:	2b40      	cmp	r3, #64	; 0x40
 8003cce:	d10e      	bne.n	8003cee <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	68db      	ldr	r3, [r3, #12]
 8003cd6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003cda:	2b40      	cmp	r3, #64	; 0x40
 8003cdc:	d107      	bne.n	8003cee <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8003ce6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003ce8:	6878      	ldr	r0, [r7, #4]
 8003cea:	f000 f838 	bl	8003d5e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	691b      	ldr	r3, [r3, #16]
 8003cf4:	f003 0320 	and.w	r3, r3, #32
 8003cf8:	2b20      	cmp	r3, #32
 8003cfa:	d10e      	bne.n	8003d1a <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	68db      	ldr	r3, [r3, #12]
 8003d02:	f003 0320 	and.w	r3, r3, #32
 8003d06:	2b20      	cmp	r3, #32
 8003d08:	d107      	bne.n	8003d1a <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	f06f 0220 	mvn.w	r2, #32
 8003d12:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003d14:	6878      	ldr	r0, [r7, #4]
 8003d16:	f000 f8cd 	bl	8003eb4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003d1a:	bf00      	nop
 8003d1c:	3708      	adds	r7, #8
 8003d1e:	46bd      	mov	sp, r7
 8003d20:	bd80      	pop	{r7, pc}

08003d22 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003d22:	b480      	push	{r7}
 8003d24:	b083      	sub	sp, #12
 8003d26:	af00      	add	r7, sp, #0
 8003d28:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003d2a:	bf00      	nop
 8003d2c:	370c      	adds	r7, #12
 8003d2e:	46bd      	mov	sp, r7
 8003d30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d34:	4770      	bx	lr

08003d36 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003d36:	b480      	push	{r7}
 8003d38:	b083      	sub	sp, #12
 8003d3a:	af00      	add	r7, sp, #0
 8003d3c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003d3e:	bf00      	nop
 8003d40:	370c      	adds	r7, #12
 8003d42:	46bd      	mov	sp, r7
 8003d44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d48:	4770      	bx	lr

08003d4a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003d4a:	b480      	push	{r7}
 8003d4c:	b083      	sub	sp, #12
 8003d4e:	af00      	add	r7, sp, #0
 8003d50:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003d52:	bf00      	nop
 8003d54:	370c      	adds	r7, #12
 8003d56:	46bd      	mov	sp, r7
 8003d58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d5c:	4770      	bx	lr

08003d5e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003d5e:	b480      	push	{r7}
 8003d60:	b083      	sub	sp, #12
 8003d62:	af00      	add	r7, sp, #0
 8003d64:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003d66:	bf00      	nop
 8003d68:	370c      	adds	r7, #12
 8003d6a:	46bd      	mov	sp, r7
 8003d6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d70:	4770      	bx	lr
	...

08003d74 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8003d74:	b480      	push	{r7}
 8003d76:	b085      	sub	sp, #20
 8003d78:	af00      	add	r7, sp, #0
 8003d7a:	6078      	str	r0, [r7, #4]
 8003d7c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	4a40      	ldr	r2, [pc, #256]	; (8003e88 <TIM_Base_SetConfig+0x114>)
 8003d88:	4293      	cmp	r3, r2
 8003d8a:	d013      	beq.n	8003db4 <TIM_Base_SetConfig+0x40>
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003d92:	d00f      	beq.n	8003db4 <TIM_Base_SetConfig+0x40>
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	4a3d      	ldr	r2, [pc, #244]	; (8003e8c <TIM_Base_SetConfig+0x118>)
 8003d98:	4293      	cmp	r3, r2
 8003d9a:	d00b      	beq.n	8003db4 <TIM_Base_SetConfig+0x40>
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	4a3c      	ldr	r2, [pc, #240]	; (8003e90 <TIM_Base_SetConfig+0x11c>)
 8003da0:	4293      	cmp	r3, r2
 8003da2:	d007      	beq.n	8003db4 <TIM_Base_SetConfig+0x40>
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	4a3b      	ldr	r2, [pc, #236]	; (8003e94 <TIM_Base_SetConfig+0x120>)
 8003da8:	4293      	cmp	r3, r2
 8003daa:	d003      	beq.n	8003db4 <TIM_Base_SetConfig+0x40>
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	4a3a      	ldr	r2, [pc, #232]	; (8003e98 <TIM_Base_SetConfig+0x124>)
 8003db0:	4293      	cmp	r3, r2
 8003db2:	d108      	bne.n	8003dc6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003db4:	68fb      	ldr	r3, [r7, #12]
 8003db6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003dba:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003dbc:	683b      	ldr	r3, [r7, #0]
 8003dbe:	685b      	ldr	r3, [r3, #4]
 8003dc0:	68fa      	ldr	r2, [r7, #12]
 8003dc2:	4313      	orrs	r3, r2
 8003dc4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	4a2f      	ldr	r2, [pc, #188]	; (8003e88 <TIM_Base_SetConfig+0x114>)
 8003dca:	4293      	cmp	r3, r2
 8003dcc:	d02b      	beq.n	8003e26 <TIM_Base_SetConfig+0xb2>
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003dd4:	d027      	beq.n	8003e26 <TIM_Base_SetConfig+0xb2>
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	4a2c      	ldr	r2, [pc, #176]	; (8003e8c <TIM_Base_SetConfig+0x118>)
 8003dda:	4293      	cmp	r3, r2
 8003ddc:	d023      	beq.n	8003e26 <TIM_Base_SetConfig+0xb2>
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	4a2b      	ldr	r2, [pc, #172]	; (8003e90 <TIM_Base_SetConfig+0x11c>)
 8003de2:	4293      	cmp	r3, r2
 8003de4:	d01f      	beq.n	8003e26 <TIM_Base_SetConfig+0xb2>
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	4a2a      	ldr	r2, [pc, #168]	; (8003e94 <TIM_Base_SetConfig+0x120>)
 8003dea:	4293      	cmp	r3, r2
 8003dec:	d01b      	beq.n	8003e26 <TIM_Base_SetConfig+0xb2>
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	4a29      	ldr	r2, [pc, #164]	; (8003e98 <TIM_Base_SetConfig+0x124>)
 8003df2:	4293      	cmp	r3, r2
 8003df4:	d017      	beq.n	8003e26 <TIM_Base_SetConfig+0xb2>
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	4a28      	ldr	r2, [pc, #160]	; (8003e9c <TIM_Base_SetConfig+0x128>)
 8003dfa:	4293      	cmp	r3, r2
 8003dfc:	d013      	beq.n	8003e26 <TIM_Base_SetConfig+0xb2>
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	4a27      	ldr	r2, [pc, #156]	; (8003ea0 <TIM_Base_SetConfig+0x12c>)
 8003e02:	4293      	cmp	r3, r2
 8003e04:	d00f      	beq.n	8003e26 <TIM_Base_SetConfig+0xb2>
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	4a26      	ldr	r2, [pc, #152]	; (8003ea4 <TIM_Base_SetConfig+0x130>)
 8003e0a:	4293      	cmp	r3, r2
 8003e0c:	d00b      	beq.n	8003e26 <TIM_Base_SetConfig+0xb2>
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	4a25      	ldr	r2, [pc, #148]	; (8003ea8 <TIM_Base_SetConfig+0x134>)
 8003e12:	4293      	cmp	r3, r2
 8003e14:	d007      	beq.n	8003e26 <TIM_Base_SetConfig+0xb2>
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	4a24      	ldr	r2, [pc, #144]	; (8003eac <TIM_Base_SetConfig+0x138>)
 8003e1a:	4293      	cmp	r3, r2
 8003e1c:	d003      	beq.n	8003e26 <TIM_Base_SetConfig+0xb2>
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	4a23      	ldr	r2, [pc, #140]	; (8003eb0 <TIM_Base_SetConfig+0x13c>)
 8003e22:	4293      	cmp	r3, r2
 8003e24:	d108      	bne.n	8003e38 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003e26:	68fb      	ldr	r3, [r7, #12]
 8003e28:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003e2c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003e2e:	683b      	ldr	r3, [r7, #0]
 8003e30:	68db      	ldr	r3, [r3, #12]
 8003e32:	68fa      	ldr	r2, [r7, #12]
 8003e34:	4313      	orrs	r3, r2
 8003e36:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003e38:	68fb      	ldr	r3, [r7, #12]
 8003e3a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003e3e:	683b      	ldr	r3, [r7, #0]
 8003e40:	695b      	ldr	r3, [r3, #20]
 8003e42:	4313      	orrs	r3, r2
 8003e44:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	68fa      	ldr	r2, [r7, #12]
 8003e4a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003e4c:	683b      	ldr	r3, [r7, #0]
 8003e4e:	689a      	ldr	r2, [r3, #8]
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003e54:	683b      	ldr	r3, [r7, #0]
 8003e56:	681a      	ldr	r2, [r3, #0]
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	4a0a      	ldr	r2, [pc, #40]	; (8003e88 <TIM_Base_SetConfig+0x114>)
 8003e60:	4293      	cmp	r3, r2
 8003e62:	d003      	beq.n	8003e6c <TIM_Base_SetConfig+0xf8>
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	4a0c      	ldr	r2, [pc, #48]	; (8003e98 <TIM_Base_SetConfig+0x124>)
 8003e68:	4293      	cmp	r3, r2
 8003e6a:	d103      	bne.n	8003e74 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003e6c:	683b      	ldr	r3, [r7, #0]
 8003e6e:	691a      	ldr	r2, [r3, #16]
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	2201      	movs	r2, #1
 8003e78:	615a      	str	r2, [r3, #20]
}
 8003e7a:	bf00      	nop
 8003e7c:	3714      	adds	r7, #20
 8003e7e:	46bd      	mov	sp, r7
 8003e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e84:	4770      	bx	lr
 8003e86:	bf00      	nop
 8003e88:	40010000 	.word	0x40010000
 8003e8c:	40000400 	.word	0x40000400
 8003e90:	40000800 	.word	0x40000800
 8003e94:	40000c00 	.word	0x40000c00
 8003e98:	40010400 	.word	0x40010400
 8003e9c:	40014000 	.word	0x40014000
 8003ea0:	40014400 	.word	0x40014400
 8003ea4:	40014800 	.word	0x40014800
 8003ea8:	40001800 	.word	0x40001800
 8003eac:	40001c00 	.word	0x40001c00
 8003eb0:	40002000 	.word	0x40002000

08003eb4 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003eb4:	b480      	push	{r7}
 8003eb6:	b083      	sub	sp, #12
 8003eb8:	af00      	add	r7, sp, #0
 8003eba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003ebc:	bf00      	nop
 8003ebe:	370c      	adds	r7, #12
 8003ec0:	46bd      	mov	sp, r7
 8003ec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ec6:	4770      	bx	lr

08003ec8 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003ec8:	b480      	push	{r7}
 8003eca:	b083      	sub	sp, #12
 8003ecc:	af00      	add	r7, sp, #0
 8003ece:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003ed0:	bf00      	nop
 8003ed2:	370c      	adds	r7, #12
 8003ed4:	46bd      	mov	sp, r7
 8003ed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eda:	4770      	bx	lr

08003edc <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8003edc:	b480      	push	{r7}
 8003ede:	b083      	sub	sp, #12
 8003ee0:	af00      	add	r7, sp, #0
 8003ee2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8003ee4:	bf00      	nop
 8003ee6:	370c      	adds	r7, #12
 8003ee8:	46bd      	mov	sp, r7
 8003eea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eee:	4770      	bx	lr

08003ef0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003ef0:	b580      	push	{r7, lr}
 8003ef2:	b082      	sub	sp, #8
 8003ef4:	af00      	add	r7, sp, #0
 8003ef6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	2b00      	cmp	r3, #0
 8003efc:	d101      	bne.n	8003f02 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003efe:	2301      	movs	r3, #1
 8003f00:	e040      	b.n	8003f84 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003f06:	2b00      	cmp	r3, #0
 8003f08:	d106      	bne.n	8003f18 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	2200      	movs	r2, #0
 8003f0e:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003f12:	6878      	ldr	r0, [r7, #4]
 8003f14:	f006 fc82 	bl	800a81c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	2224      	movs	r2, #36	; 0x24
 8003f1c:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	681a      	ldr	r2, [r3, #0]
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	f022 0201 	bic.w	r2, r2, #1
 8003f2c:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003f2e:	6878      	ldr	r0, [r7, #4]
 8003f30:	f000 f82c 	bl	8003f8c <UART_SetConfig>
 8003f34:	4603      	mov	r3, r0
 8003f36:	2b01      	cmp	r3, #1
 8003f38:	d101      	bne.n	8003f3e <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8003f3a:	2301      	movs	r3, #1
 8003f3c:	e022      	b.n	8003f84 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f42:	2b00      	cmp	r3, #0
 8003f44:	d002      	beq.n	8003f4c <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8003f46:	6878      	ldr	r0, [r7, #4]
 8003f48:	f000 fa82 	bl	8004450 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	685a      	ldr	r2, [r3, #4]
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003f5a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	689a      	ldr	r2, [r3, #8]
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003f6a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	681a      	ldr	r2, [r3, #0]
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	f042 0201 	orr.w	r2, r2, #1
 8003f7a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003f7c:	6878      	ldr	r0, [r7, #4]
 8003f7e:	f000 fb09 	bl	8004594 <UART_CheckIdleState>
 8003f82:	4603      	mov	r3, r0
}
 8003f84:	4618      	mov	r0, r3
 8003f86:	3708      	adds	r7, #8
 8003f88:	46bd      	mov	sp, r7
 8003f8a:	bd80      	pop	{r7, pc}

08003f8c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003f8c:	b580      	push	{r7, lr}
 8003f8e:	b088      	sub	sp, #32
 8003f90:	af00      	add	r7, sp, #0
 8003f92:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003f94:	2300      	movs	r3, #0
 8003f96:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	689a      	ldr	r2, [r3, #8]
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	691b      	ldr	r3, [r3, #16]
 8003fa0:	431a      	orrs	r2, r3
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	695b      	ldr	r3, [r3, #20]
 8003fa6:	431a      	orrs	r2, r3
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	69db      	ldr	r3, [r3, #28]
 8003fac:	4313      	orrs	r3, r2
 8003fae:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	681a      	ldr	r2, [r3, #0]
 8003fb6:	4ba7      	ldr	r3, [pc, #668]	; (8004254 <UART_SetConfig+0x2c8>)
 8003fb8:	4013      	ands	r3, r2
 8003fba:	687a      	ldr	r2, [r7, #4]
 8003fbc:	6812      	ldr	r2, [r2, #0]
 8003fbe:	6979      	ldr	r1, [r7, #20]
 8003fc0:	430b      	orrs	r3, r1
 8003fc2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	685b      	ldr	r3, [r3, #4]
 8003fca:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	68da      	ldr	r2, [r3, #12]
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	430a      	orrs	r2, r1
 8003fd8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	699b      	ldr	r3, [r3, #24]
 8003fde:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	6a1b      	ldr	r3, [r3, #32]
 8003fe4:	697a      	ldr	r2, [r7, #20]
 8003fe6:	4313      	orrs	r3, r2
 8003fe8:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	689b      	ldr	r3, [r3, #8]
 8003ff0:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	697a      	ldr	r2, [r7, #20]
 8003ffa:	430a      	orrs	r2, r1
 8003ffc:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	4a95      	ldr	r2, [pc, #596]	; (8004258 <UART_SetConfig+0x2cc>)
 8004004:	4293      	cmp	r3, r2
 8004006:	d120      	bne.n	800404a <UART_SetConfig+0xbe>
 8004008:	4b94      	ldr	r3, [pc, #592]	; (800425c <UART_SetConfig+0x2d0>)
 800400a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800400e:	f003 0303 	and.w	r3, r3, #3
 8004012:	2b03      	cmp	r3, #3
 8004014:	d816      	bhi.n	8004044 <UART_SetConfig+0xb8>
 8004016:	a201      	add	r2, pc, #4	; (adr r2, 800401c <UART_SetConfig+0x90>)
 8004018:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800401c:	0800402d 	.word	0x0800402d
 8004020:	08004039 	.word	0x08004039
 8004024:	08004033 	.word	0x08004033
 8004028:	0800403f 	.word	0x0800403f
 800402c:	2301      	movs	r3, #1
 800402e:	77fb      	strb	r3, [r7, #31]
 8004030:	e14f      	b.n	80042d2 <UART_SetConfig+0x346>
 8004032:	2302      	movs	r3, #2
 8004034:	77fb      	strb	r3, [r7, #31]
 8004036:	e14c      	b.n	80042d2 <UART_SetConfig+0x346>
 8004038:	2304      	movs	r3, #4
 800403a:	77fb      	strb	r3, [r7, #31]
 800403c:	e149      	b.n	80042d2 <UART_SetConfig+0x346>
 800403e:	2308      	movs	r3, #8
 8004040:	77fb      	strb	r3, [r7, #31]
 8004042:	e146      	b.n	80042d2 <UART_SetConfig+0x346>
 8004044:	2310      	movs	r3, #16
 8004046:	77fb      	strb	r3, [r7, #31]
 8004048:	e143      	b.n	80042d2 <UART_SetConfig+0x346>
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	4a84      	ldr	r2, [pc, #528]	; (8004260 <UART_SetConfig+0x2d4>)
 8004050:	4293      	cmp	r3, r2
 8004052:	d132      	bne.n	80040ba <UART_SetConfig+0x12e>
 8004054:	4b81      	ldr	r3, [pc, #516]	; (800425c <UART_SetConfig+0x2d0>)
 8004056:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800405a:	f003 030c 	and.w	r3, r3, #12
 800405e:	2b0c      	cmp	r3, #12
 8004060:	d828      	bhi.n	80040b4 <UART_SetConfig+0x128>
 8004062:	a201      	add	r2, pc, #4	; (adr r2, 8004068 <UART_SetConfig+0xdc>)
 8004064:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004068:	0800409d 	.word	0x0800409d
 800406c:	080040b5 	.word	0x080040b5
 8004070:	080040b5 	.word	0x080040b5
 8004074:	080040b5 	.word	0x080040b5
 8004078:	080040a9 	.word	0x080040a9
 800407c:	080040b5 	.word	0x080040b5
 8004080:	080040b5 	.word	0x080040b5
 8004084:	080040b5 	.word	0x080040b5
 8004088:	080040a3 	.word	0x080040a3
 800408c:	080040b5 	.word	0x080040b5
 8004090:	080040b5 	.word	0x080040b5
 8004094:	080040b5 	.word	0x080040b5
 8004098:	080040af 	.word	0x080040af
 800409c:	2300      	movs	r3, #0
 800409e:	77fb      	strb	r3, [r7, #31]
 80040a0:	e117      	b.n	80042d2 <UART_SetConfig+0x346>
 80040a2:	2302      	movs	r3, #2
 80040a4:	77fb      	strb	r3, [r7, #31]
 80040a6:	e114      	b.n	80042d2 <UART_SetConfig+0x346>
 80040a8:	2304      	movs	r3, #4
 80040aa:	77fb      	strb	r3, [r7, #31]
 80040ac:	e111      	b.n	80042d2 <UART_SetConfig+0x346>
 80040ae:	2308      	movs	r3, #8
 80040b0:	77fb      	strb	r3, [r7, #31]
 80040b2:	e10e      	b.n	80042d2 <UART_SetConfig+0x346>
 80040b4:	2310      	movs	r3, #16
 80040b6:	77fb      	strb	r3, [r7, #31]
 80040b8:	e10b      	b.n	80042d2 <UART_SetConfig+0x346>
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	4a69      	ldr	r2, [pc, #420]	; (8004264 <UART_SetConfig+0x2d8>)
 80040c0:	4293      	cmp	r3, r2
 80040c2:	d120      	bne.n	8004106 <UART_SetConfig+0x17a>
 80040c4:	4b65      	ldr	r3, [pc, #404]	; (800425c <UART_SetConfig+0x2d0>)
 80040c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80040ca:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80040ce:	2b30      	cmp	r3, #48	; 0x30
 80040d0:	d013      	beq.n	80040fa <UART_SetConfig+0x16e>
 80040d2:	2b30      	cmp	r3, #48	; 0x30
 80040d4:	d814      	bhi.n	8004100 <UART_SetConfig+0x174>
 80040d6:	2b20      	cmp	r3, #32
 80040d8:	d009      	beq.n	80040ee <UART_SetConfig+0x162>
 80040da:	2b20      	cmp	r3, #32
 80040dc:	d810      	bhi.n	8004100 <UART_SetConfig+0x174>
 80040de:	2b00      	cmp	r3, #0
 80040e0:	d002      	beq.n	80040e8 <UART_SetConfig+0x15c>
 80040e2:	2b10      	cmp	r3, #16
 80040e4:	d006      	beq.n	80040f4 <UART_SetConfig+0x168>
 80040e6:	e00b      	b.n	8004100 <UART_SetConfig+0x174>
 80040e8:	2300      	movs	r3, #0
 80040ea:	77fb      	strb	r3, [r7, #31]
 80040ec:	e0f1      	b.n	80042d2 <UART_SetConfig+0x346>
 80040ee:	2302      	movs	r3, #2
 80040f0:	77fb      	strb	r3, [r7, #31]
 80040f2:	e0ee      	b.n	80042d2 <UART_SetConfig+0x346>
 80040f4:	2304      	movs	r3, #4
 80040f6:	77fb      	strb	r3, [r7, #31]
 80040f8:	e0eb      	b.n	80042d2 <UART_SetConfig+0x346>
 80040fa:	2308      	movs	r3, #8
 80040fc:	77fb      	strb	r3, [r7, #31]
 80040fe:	e0e8      	b.n	80042d2 <UART_SetConfig+0x346>
 8004100:	2310      	movs	r3, #16
 8004102:	77fb      	strb	r3, [r7, #31]
 8004104:	e0e5      	b.n	80042d2 <UART_SetConfig+0x346>
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	4a57      	ldr	r2, [pc, #348]	; (8004268 <UART_SetConfig+0x2dc>)
 800410c:	4293      	cmp	r3, r2
 800410e:	d120      	bne.n	8004152 <UART_SetConfig+0x1c6>
 8004110:	4b52      	ldr	r3, [pc, #328]	; (800425c <UART_SetConfig+0x2d0>)
 8004112:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004116:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800411a:	2bc0      	cmp	r3, #192	; 0xc0
 800411c:	d013      	beq.n	8004146 <UART_SetConfig+0x1ba>
 800411e:	2bc0      	cmp	r3, #192	; 0xc0
 8004120:	d814      	bhi.n	800414c <UART_SetConfig+0x1c0>
 8004122:	2b80      	cmp	r3, #128	; 0x80
 8004124:	d009      	beq.n	800413a <UART_SetConfig+0x1ae>
 8004126:	2b80      	cmp	r3, #128	; 0x80
 8004128:	d810      	bhi.n	800414c <UART_SetConfig+0x1c0>
 800412a:	2b00      	cmp	r3, #0
 800412c:	d002      	beq.n	8004134 <UART_SetConfig+0x1a8>
 800412e:	2b40      	cmp	r3, #64	; 0x40
 8004130:	d006      	beq.n	8004140 <UART_SetConfig+0x1b4>
 8004132:	e00b      	b.n	800414c <UART_SetConfig+0x1c0>
 8004134:	2300      	movs	r3, #0
 8004136:	77fb      	strb	r3, [r7, #31]
 8004138:	e0cb      	b.n	80042d2 <UART_SetConfig+0x346>
 800413a:	2302      	movs	r3, #2
 800413c:	77fb      	strb	r3, [r7, #31]
 800413e:	e0c8      	b.n	80042d2 <UART_SetConfig+0x346>
 8004140:	2304      	movs	r3, #4
 8004142:	77fb      	strb	r3, [r7, #31]
 8004144:	e0c5      	b.n	80042d2 <UART_SetConfig+0x346>
 8004146:	2308      	movs	r3, #8
 8004148:	77fb      	strb	r3, [r7, #31]
 800414a:	e0c2      	b.n	80042d2 <UART_SetConfig+0x346>
 800414c:	2310      	movs	r3, #16
 800414e:	77fb      	strb	r3, [r7, #31]
 8004150:	e0bf      	b.n	80042d2 <UART_SetConfig+0x346>
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	4a45      	ldr	r2, [pc, #276]	; (800426c <UART_SetConfig+0x2e0>)
 8004158:	4293      	cmp	r3, r2
 800415a:	d125      	bne.n	80041a8 <UART_SetConfig+0x21c>
 800415c:	4b3f      	ldr	r3, [pc, #252]	; (800425c <UART_SetConfig+0x2d0>)
 800415e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004162:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004166:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800416a:	d017      	beq.n	800419c <UART_SetConfig+0x210>
 800416c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004170:	d817      	bhi.n	80041a2 <UART_SetConfig+0x216>
 8004172:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004176:	d00b      	beq.n	8004190 <UART_SetConfig+0x204>
 8004178:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800417c:	d811      	bhi.n	80041a2 <UART_SetConfig+0x216>
 800417e:	2b00      	cmp	r3, #0
 8004180:	d003      	beq.n	800418a <UART_SetConfig+0x1fe>
 8004182:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004186:	d006      	beq.n	8004196 <UART_SetConfig+0x20a>
 8004188:	e00b      	b.n	80041a2 <UART_SetConfig+0x216>
 800418a:	2300      	movs	r3, #0
 800418c:	77fb      	strb	r3, [r7, #31]
 800418e:	e0a0      	b.n	80042d2 <UART_SetConfig+0x346>
 8004190:	2302      	movs	r3, #2
 8004192:	77fb      	strb	r3, [r7, #31]
 8004194:	e09d      	b.n	80042d2 <UART_SetConfig+0x346>
 8004196:	2304      	movs	r3, #4
 8004198:	77fb      	strb	r3, [r7, #31]
 800419a:	e09a      	b.n	80042d2 <UART_SetConfig+0x346>
 800419c:	2308      	movs	r3, #8
 800419e:	77fb      	strb	r3, [r7, #31]
 80041a0:	e097      	b.n	80042d2 <UART_SetConfig+0x346>
 80041a2:	2310      	movs	r3, #16
 80041a4:	77fb      	strb	r3, [r7, #31]
 80041a6:	e094      	b.n	80042d2 <UART_SetConfig+0x346>
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	4a30      	ldr	r2, [pc, #192]	; (8004270 <UART_SetConfig+0x2e4>)
 80041ae:	4293      	cmp	r3, r2
 80041b0:	d125      	bne.n	80041fe <UART_SetConfig+0x272>
 80041b2:	4b2a      	ldr	r3, [pc, #168]	; (800425c <UART_SetConfig+0x2d0>)
 80041b4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80041b8:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80041bc:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80041c0:	d017      	beq.n	80041f2 <UART_SetConfig+0x266>
 80041c2:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80041c6:	d817      	bhi.n	80041f8 <UART_SetConfig+0x26c>
 80041c8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80041cc:	d00b      	beq.n	80041e6 <UART_SetConfig+0x25a>
 80041ce:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80041d2:	d811      	bhi.n	80041f8 <UART_SetConfig+0x26c>
 80041d4:	2b00      	cmp	r3, #0
 80041d6:	d003      	beq.n	80041e0 <UART_SetConfig+0x254>
 80041d8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80041dc:	d006      	beq.n	80041ec <UART_SetConfig+0x260>
 80041de:	e00b      	b.n	80041f8 <UART_SetConfig+0x26c>
 80041e0:	2301      	movs	r3, #1
 80041e2:	77fb      	strb	r3, [r7, #31]
 80041e4:	e075      	b.n	80042d2 <UART_SetConfig+0x346>
 80041e6:	2302      	movs	r3, #2
 80041e8:	77fb      	strb	r3, [r7, #31]
 80041ea:	e072      	b.n	80042d2 <UART_SetConfig+0x346>
 80041ec:	2304      	movs	r3, #4
 80041ee:	77fb      	strb	r3, [r7, #31]
 80041f0:	e06f      	b.n	80042d2 <UART_SetConfig+0x346>
 80041f2:	2308      	movs	r3, #8
 80041f4:	77fb      	strb	r3, [r7, #31]
 80041f6:	e06c      	b.n	80042d2 <UART_SetConfig+0x346>
 80041f8:	2310      	movs	r3, #16
 80041fa:	77fb      	strb	r3, [r7, #31]
 80041fc:	e069      	b.n	80042d2 <UART_SetConfig+0x346>
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	4a1c      	ldr	r2, [pc, #112]	; (8004274 <UART_SetConfig+0x2e8>)
 8004204:	4293      	cmp	r3, r2
 8004206:	d137      	bne.n	8004278 <UART_SetConfig+0x2ec>
 8004208:	4b14      	ldr	r3, [pc, #80]	; (800425c <UART_SetConfig+0x2d0>)
 800420a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800420e:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8004212:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8004216:	d017      	beq.n	8004248 <UART_SetConfig+0x2bc>
 8004218:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800421c:	d817      	bhi.n	800424e <UART_SetConfig+0x2c2>
 800421e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004222:	d00b      	beq.n	800423c <UART_SetConfig+0x2b0>
 8004224:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004228:	d811      	bhi.n	800424e <UART_SetConfig+0x2c2>
 800422a:	2b00      	cmp	r3, #0
 800422c:	d003      	beq.n	8004236 <UART_SetConfig+0x2aa>
 800422e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004232:	d006      	beq.n	8004242 <UART_SetConfig+0x2b6>
 8004234:	e00b      	b.n	800424e <UART_SetConfig+0x2c2>
 8004236:	2300      	movs	r3, #0
 8004238:	77fb      	strb	r3, [r7, #31]
 800423a:	e04a      	b.n	80042d2 <UART_SetConfig+0x346>
 800423c:	2302      	movs	r3, #2
 800423e:	77fb      	strb	r3, [r7, #31]
 8004240:	e047      	b.n	80042d2 <UART_SetConfig+0x346>
 8004242:	2304      	movs	r3, #4
 8004244:	77fb      	strb	r3, [r7, #31]
 8004246:	e044      	b.n	80042d2 <UART_SetConfig+0x346>
 8004248:	2308      	movs	r3, #8
 800424a:	77fb      	strb	r3, [r7, #31]
 800424c:	e041      	b.n	80042d2 <UART_SetConfig+0x346>
 800424e:	2310      	movs	r3, #16
 8004250:	77fb      	strb	r3, [r7, #31]
 8004252:	e03e      	b.n	80042d2 <UART_SetConfig+0x346>
 8004254:	efff69f3 	.word	0xefff69f3
 8004258:	40011000 	.word	0x40011000
 800425c:	40023800 	.word	0x40023800
 8004260:	40004400 	.word	0x40004400
 8004264:	40004800 	.word	0x40004800
 8004268:	40004c00 	.word	0x40004c00
 800426c:	40005000 	.word	0x40005000
 8004270:	40011400 	.word	0x40011400
 8004274:	40007800 	.word	0x40007800
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	4a71      	ldr	r2, [pc, #452]	; (8004444 <UART_SetConfig+0x4b8>)
 800427e:	4293      	cmp	r3, r2
 8004280:	d125      	bne.n	80042ce <UART_SetConfig+0x342>
 8004282:	4b71      	ldr	r3, [pc, #452]	; (8004448 <UART_SetConfig+0x4bc>)
 8004284:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004288:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800428c:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8004290:	d017      	beq.n	80042c2 <UART_SetConfig+0x336>
 8004292:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8004296:	d817      	bhi.n	80042c8 <UART_SetConfig+0x33c>
 8004298:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800429c:	d00b      	beq.n	80042b6 <UART_SetConfig+0x32a>
 800429e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80042a2:	d811      	bhi.n	80042c8 <UART_SetConfig+0x33c>
 80042a4:	2b00      	cmp	r3, #0
 80042a6:	d003      	beq.n	80042b0 <UART_SetConfig+0x324>
 80042a8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80042ac:	d006      	beq.n	80042bc <UART_SetConfig+0x330>
 80042ae:	e00b      	b.n	80042c8 <UART_SetConfig+0x33c>
 80042b0:	2300      	movs	r3, #0
 80042b2:	77fb      	strb	r3, [r7, #31]
 80042b4:	e00d      	b.n	80042d2 <UART_SetConfig+0x346>
 80042b6:	2302      	movs	r3, #2
 80042b8:	77fb      	strb	r3, [r7, #31]
 80042ba:	e00a      	b.n	80042d2 <UART_SetConfig+0x346>
 80042bc:	2304      	movs	r3, #4
 80042be:	77fb      	strb	r3, [r7, #31]
 80042c0:	e007      	b.n	80042d2 <UART_SetConfig+0x346>
 80042c2:	2308      	movs	r3, #8
 80042c4:	77fb      	strb	r3, [r7, #31]
 80042c6:	e004      	b.n	80042d2 <UART_SetConfig+0x346>
 80042c8:	2310      	movs	r3, #16
 80042ca:	77fb      	strb	r3, [r7, #31]
 80042cc:	e001      	b.n	80042d2 <UART_SetConfig+0x346>
 80042ce:	2310      	movs	r3, #16
 80042d0:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	69db      	ldr	r3, [r3, #28]
 80042d6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80042da:	d15b      	bne.n	8004394 <UART_SetConfig+0x408>
  {
    switch (clocksource)
 80042dc:	7ffb      	ldrb	r3, [r7, #31]
 80042de:	2b08      	cmp	r3, #8
 80042e0:	d827      	bhi.n	8004332 <UART_SetConfig+0x3a6>
 80042e2:	a201      	add	r2, pc, #4	; (adr r2, 80042e8 <UART_SetConfig+0x35c>)
 80042e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80042e8:	0800430d 	.word	0x0800430d
 80042ec:	08004315 	.word	0x08004315
 80042f0:	0800431d 	.word	0x0800431d
 80042f4:	08004333 	.word	0x08004333
 80042f8:	08004323 	.word	0x08004323
 80042fc:	08004333 	.word	0x08004333
 8004300:	08004333 	.word	0x08004333
 8004304:	08004333 	.word	0x08004333
 8004308:	0800432b 	.word	0x0800432b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800430c:	f7fe fec6 	bl	800309c <HAL_RCC_GetPCLK1Freq>
 8004310:	61b8      	str	r0, [r7, #24]
        break;
 8004312:	e013      	b.n	800433c <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004314:	f7fe fed6 	bl	80030c4 <HAL_RCC_GetPCLK2Freq>
 8004318:	61b8      	str	r0, [r7, #24]
        break;
 800431a:	e00f      	b.n	800433c <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800431c:	4b4b      	ldr	r3, [pc, #300]	; (800444c <UART_SetConfig+0x4c0>)
 800431e:	61bb      	str	r3, [r7, #24]
        break;
 8004320:	e00c      	b.n	800433c <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004322:	f7fe fdcd 	bl	8002ec0 <HAL_RCC_GetSysClockFreq>
 8004326:	61b8      	str	r0, [r7, #24]
        break;
 8004328:	e008      	b.n	800433c <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800432a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800432e:	61bb      	str	r3, [r7, #24]
        break;
 8004330:	e004      	b.n	800433c <UART_SetConfig+0x3b0>
      default:
        pclk = 0U;
 8004332:	2300      	movs	r3, #0
 8004334:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8004336:	2301      	movs	r3, #1
 8004338:	77bb      	strb	r3, [r7, #30]
        break;
 800433a:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800433c:	69bb      	ldr	r3, [r7, #24]
 800433e:	2b00      	cmp	r3, #0
 8004340:	d074      	beq.n	800442c <UART_SetConfig+0x4a0>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8004342:	69bb      	ldr	r3, [r7, #24]
 8004344:	005a      	lsls	r2, r3, #1
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	685b      	ldr	r3, [r3, #4]
 800434a:	085b      	lsrs	r3, r3, #1
 800434c:	441a      	add	r2, r3
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	685b      	ldr	r3, [r3, #4]
 8004352:	fbb2 f3f3 	udiv	r3, r2, r3
 8004356:	b29b      	uxth	r3, r3
 8004358:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800435a:	693b      	ldr	r3, [r7, #16]
 800435c:	2b0f      	cmp	r3, #15
 800435e:	d916      	bls.n	800438e <UART_SetConfig+0x402>
 8004360:	693b      	ldr	r3, [r7, #16]
 8004362:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004366:	d212      	bcs.n	800438e <UART_SetConfig+0x402>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004368:	693b      	ldr	r3, [r7, #16]
 800436a:	b29b      	uxth	r3, r3
 800436c:	f023 030f 	bic.w	r3, r3, #15
 8004370:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004372:	693b      	ldr	r3, [r7, #16]
 8004374:	085b      	lsrs	r3, r3, #1
 8004376:	b29b      	uxth	r3, r3
 8004378:	f003 0307 	and.w	r3, r3, #7
 800437c:	b29a      	uxth	r2, r3
 800437e:	89fb      	ldrh	r3, [r7, #14]
 8004380:	4313      	orrs	r3, r2
 8004382:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	89fa      	ldrh	r2, [r7, #14]
 800438a:	60da      	str	r2, [r3, #12]
 800438c:	e04e      	b.n	800442c <UART_SetConfig+0x4a0>
      }
      else
      {
        ret = HAL_ERROR;
 800438e:	2301      	movs	r3, #1
 8004390:	77bb      	strb	r3, [r7, #30]
 8004392:	e04b      	b.n	800442c <UART_SetConfig+0x4a0>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004394:	7ffb      	ldrb	r3, [r7, #31]
 8004396:	2b08      	cmp	r3, #8
 8004398:	d827      	bhi.n	80043ea <UART_SetConfig+0x45e>
 800439a:	a201      	add	r2, pc, #4	; (adr r2, 80043a0 <UART_SetConfig+0x414>)
 800439c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80043a0:	080043c5 	.word	0x080043c5
 80043a4:	080043cd 	.word	0x080043cd
 80043a8:	080043d5 	.word	0x080043d5
 80043ac:	080043eb 	.word	0x080043eb
 80043b0:	080043db 	.word	0x080043db
 80043b4:	080043eb 	.word	0x080043eb
 80043b8:	080043eb 	.word	0x080043eb
 80043bc:	080043eb 	.word	0x080043eb
 80043c0:	080043e3 	.word	0x080043e3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80043c4:	f7fe fe6a 	bl	800309c <HAL_RCC_GetPCLK1Freq>
 80043c8:	61b8      	str	r0, [r7, #24]
        break;
 80043ca:	e013      	b.n	80043f4 <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80043cc:	f7fe fe7a 	bl	80030c4 <HAL_RCC_GetPCLK2Freq>
 80043d0:	61b8      	str	r0, [r7, #24]
        break;
 80043d2:	e00f      	b.n	80043f4 <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80043d4:	4b1d      	ldr	r3, [pc, #116]	; (800444c <UART_SetConfig+0x4c0>)
 80043d6:	61bb      	str	r3, [r7, #24]
        break;
 80043d8:	e00c      	b.n	80043f4 <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80043da:	f7fe fd71 	bl	8002ec0 <HAL_RCC_GetSysClockFreq>
 80043de:	61b8      	str	r0, [r7, #24]
        break;
 80043e0:	e008      	b.n	80043f4 <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80043e2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80043e6:	61bb      	str	r3, [r7, #24]
        break;
 80043e8:	e004      	b.n	80043f4 <UART_SetConfig+0x468>
      default:
        pclk = 0U;
 80043ea:	2300      	movs	r3, #0
 80043ec:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80043ee:	2301      	movs	r3, #1
 80043f0:	77bb      	strb	r3, [r7, #30]
        break;
 80043f2:	bf00      	nop
    }

    if (pclk != 0U)
 80043f4:	69bb      	ldr	r3, [r7, #24]
 80043f6:	2b00      	cmp	r3, #0
 80043f8:	d018      	beq.n	800442c <UART_SetConfig+0x4a0>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	685b      	ldr	r3, [r3, #4]
 80043fe:	085a      	lsrs	r2, r3, #1
 8004400:	69bb      	ldr	r3, [r7, #24]
 8004402:	441a      	add	r2, r3
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	685b      	ldr	r3, [r3, #4]
 8004408:	fbb2 f3f3 	udiv	r3, r2, r3
 800440c:	b29b      	uxth	r3, r3
 800440e:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004410:	693b      	ldr	r3, [r7, #16]
 8004412:	2b0f      	cmp	r3, #15
 8004414:	d908      	bls.n	8004428 <UART_SetConfig+0x49c>
 8004416:	693b      	ldr	r3, [r7, #16]
 8004418:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800441c:	d204      	bcs.n	8004428 <UART_SetConfig+0x49c>
      {
        huart->Instance->BRR = usartdiv;
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	693a      	ldr	r2, [r7, #16]
 8004424:	60da      	str	r2, [r3, #12]
 8004426:	e001      	b.n	800442c <UART_SetConfig+0x4a0>
      }
      else
      {
        ret = HAL_ERROR;
 8004428:	2301      	movs	r3, #1
 800442a:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	2200      	movs	r2, #0
 8004430:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	2200      	movs	r2, #0
 8004436:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8004438:	7fbb      	ldrb	r3, [r7, #30]
}
 800443a:	4618      	mov	r0, r3
 800443c:	3720      	adds	r7, #32
 800443e:	46bd      	mov	sp, r7
 8004440:	bd80      	pop	{r7, pc}
 8004442:	bf00      	nop
 8004444:	40007c00 	.word	0x40007c00
 8004448:	40023800 	.word	0x40023800
 800444c:	00f42400 	.word	0x00f42400

08004450 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004450:	b480      	push	{r7}
 8004452:	b083      	sub	sp, #12
 8004454:	af00      	add	r7, sp, #0
 8004456:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800445c:	f003 0301 	and.w	r3, r3, #1
 8004460:	2b00      	cmp	r3, #0
 8004462:	d00a      	beq.n	800447a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	685b      	ldr	r3, [r3, #4]
 800446a:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	430a      	orrs	r2, r1
 8004478:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800447e:	f003 0302 	and.w	r3, r3, #2
 8004482:	2b00      	cmp	r3, #0
 8004484:	d00a      	beq.n	800449c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	685b      	ldr	r3, [r3, #4]
 800448c:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	430a      	orrs	r2, r1
 800449a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044a0:	f003 0304 	and.w	r3, r3, #4
 80044a4:	2b00      	cmp	r3, #0
 80044a6:	d00a      	beq.n	80044be <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	685b      	ldr	r3, [r3, #4]
 80044ae:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	430a      	orrs	r2, r1
 80044bc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044c2:	f003 0308 	and.w	r3, r3, #8
 80044c6:	2b00      	cmp	r3, #0
 80044c8:	d00a      	beq.n	80044e0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	685b      	ldr	r3, [r3, #4]
 80044d0:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	430a      	orrs	r2, r1
 80044de:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044e4:	f003 0310 	and.w	r3, r3, #16
 80044e8:	2b00      	cmp	r3, #0
 80044ea:	d00a      	beq.n	8004502 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	689b      	ldr	r3, [r3, #8]
 80044f2:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	430a      	orrs	r2, r1
 8004500:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004506:	f003 0320 	and.w	r3, r3, #32
 800450a:	2b00      	cmp	r3, #0
 800450c:	d00a      	beq.n	8004524 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	689b      	ldr	r3, [r3, #8]
 8004514:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	430a      	orrs	r2, r1
 8004522:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004528:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800452c:	2b00      	cmp	r3, #0
 800452e:	d01a      	beq.n	8004566 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	685b      	ldr	r3, [r3, #4]
 8004536:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	430a      	orrs	r2, r1
 8004544:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800454a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800454e:	d10a      	bne.n	8004566 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	685b      	ldr	r3, [r3, #4]
 8004556:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	430a      	orrs	r2, r1
 8004564:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800456a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800456e:	2b00      	cmp	r3, #0
 8004570:	d00a      	beq.n	8004588 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	685b      	ldr	r3, [r3, #4]
 8004578:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	430a      	orrs	r2, r1
 8004586:	605a      	str	r2, [r3, #4]
  }
}
 8004588:	bf00      	nop
 800458a:	370c      	adds	r7, #12
 800458c:	46bd      	mov	sp, r7
 800458e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004592:	4770      	bx	lr

08004594 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004594:	b580      	push	{r7, lr}
 8004596:	b086      	sub	sp, #24
 8004598:	af02      	add	r7, sp, #8
 800459a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	2200      	movs	r2, #0
 80045a0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80045a4:	f7fb ffd2 	bl	800054c <HAL_GetTick>
 80045a8:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	f003 0308 	and.w	r3, r3, #8
 80045b4:	2b08      	cmp	r3, #8
 80045b6:	d10e      	bne.n	80045d6 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80045b8:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80045bc:	9300      	str	r3, [sp, #0]
 80045be:	68fb      	ldr	r3, [r7, #12]
 80045c0:	2200      	movs	r2, #0
 80045c2:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80045c6:	6878      	ldr	r0, [r7, #4]
 80045c8:	f000 f817 	bl	80045fa <UART_WaitOnFlagUntilTimeout>
 80045cc:	4603      	mov	r3, r0
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	d001      	beq.n	80045d6 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80045d2:	2303      	movs	r3, #3
 80045d4:	e00d      	b.n	80045f2 <UART_CheckIdleState+0x5e>
    }
  }
#endif

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	2220      	movs	r2, #32
 80045da:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	2220      	movs	r2, #32
 80045e0:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	2200      	movs	r2, #0
 80045e6:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	2200      	movs	r2, #0
 80045ec:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 80045f0:	2300      	movs	r3, #0
}
 80045f2:	4618      	mov	r0, r3
 80045f4:	3710      	adds	r7, #16
 80045f6:	46bd      	mov	sp, r7
 80045f8:	bd80      	pop	{r7, pc}

080045fa <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80045fa:	b580      	push	{r7, lr}
 80045fc:	b084      	sub	sp, #16
 80045fe:	af00      	add	r7, sp, #0
 8004600:	60f8      	str	r0, [r7, #12]
 8004602:	60b9      	str	r1, [r7, #8]
 8004604:	603b      	str	r3, [r7, #0]
 8004606:	4613      	mov	r3, r2
 8004608:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800460a:	e05e      	b.n	80046ca <UART_WaitOnFlagUntilTimeout+0xd0>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800460c:	69bb      	ldr	r3, [r7, #24]
 800460e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004612:	d05a      	beq.n	80046ca <UART_WaitOnFlagUntilTimeout+0xd0>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004614:	f7fb ff9a 	bl	800054c <HAL_GetTick>
 8004618:	4602      	mov	r2, r0
 800461a:	683b      	ldr	r3, [r7, #0]
 800461c:	1ad3      	subs	r3, r2, r3
 800461e:	69ba      	ldr	r2, [r7, #24]
 8004620:	429a      	cmp	r2, r3
 8004622:	d302      	bcc.n	800462a <UART_WaitOnFlagUntilTimeout+0x30>
 8004624:	69bb      	ldr	r3, [r7, #24]
 8004626:	2b00      	cmp	r3, #0
 8004628:	d11b      	bne.n	8004662 <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800462a:	68fb      	ldr	r3, [r7, #12]
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	681a      	ldr	r2, [r3, #0]
 8004630:	68fb      	ldr	r3, [r7, #12]
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8004638:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800463a:	68fb      	ldr	r3, [r7, #12]
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	689a      	ldr	r2, [r3, #8]
 8004640:	68fb      	ldr	r3, [r7, #12]
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	f022 0201 	bic.w	r2, r2, #1
 8004648:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 800464a:	68fb      	ldr	r3, [r7, #12]
 800464c:	2220      	movs	r2, #32
 800464e:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8004650:	68fb      	ldr	r3, [r7, #12]
 8004652:	2220      	movs	r2, #32
 8004654:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8004656:	68fb      	ldr	r3, [r7, #12]
 8004658:	2200      	movs	r2, #0
 800465a:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 800465e:	2303      	movs	r3, #3
 8004660:	e043      	b.n	80046ea <UART_WaitOnFlagUntilTimeout+0xf0>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8004662:	68fb      	ldr	r3, [r7, #12]
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	f003 0304 	and.w	r3, r3, #4
 800466c:	2b00      	cmp	r3, #0
 800466e:	d02c      	beq.n	80046ca <UART_WaitOnFlagUntilTimeout+0xd0>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004670:	68fb      	ldr	r3, [r7, #12]
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	69db      	ldr	r3, [r3, #28]
 8004676:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800467a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800467e:	d124      	bne.n	80046ca <UART_WaitOnFlagUntilTimeout+0xd0>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004680:	68fb      	ldr	r3, [r7, #12]
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004688:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800468a:	68fb      	ldr	r3, [r7, #12]
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	681a      	ldr	r2, [r3, #0]
 8004690:	68fb      	ldr	r3, [r7, #12]
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8004698:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800469a:	68fb      	ldr	r3, [r7, #12]
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	689a      	ldr	r2, [r3, #8]
 80046a0:	68fb      	ldr	r3, [r7, #12]
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	f022 0201 	bic.w	r2, r2, #1
 80046a8:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 80046aa:	68fb      	ldr	r3, [r7, #12]
 80046ac:	2220      	movs	r2, #32
 80046ae:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 80046b0:	68fb      	ldr	r3, [r7, #12]
 80046b2:	2220      	movs	r2, #32
 80046b4:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80046b6:	68fb      	ldr	r3, [r7, #12]
 80046b8:	2220      	movs	r2, #32
 80046ba:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80046be:	68fb      	ldr	r3, [r7, #12]
 80046c0:	2200      	movs	r2, #0
 80046c2:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 80046c6:	2303      	movs	r3, #3
 80046c8:	e00f      	b.n	80046ea <UART_WaitOnFlagUntilTimeout+0xf0>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80046ca:	68fb      	ldr	r3, [r7, #12]
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	69da      	ldr	r2, [r3, #28]
 80046d0:	68bb      	ldr	r3, [r7, #8]
 80046d2:	4013      	ands	r3, r2
 80046d4:	68ba      	ldr	r2, [r7, #8]
 80046d6:	429a      	cmp	r2, r3
 80046d8:	bf0c      	ite	eq
 80046da:	2301      	moveq	r3, #1
 80046dc:	2300      	movne	r3, #0
 80046de:	b2db      	uxtb	r3, r3
 80046e0:	461a      	mov	r2, r3
 80046e2:	79fb      	ldrb	r3, [r7, #7]
 80046e4:	429a      	cmp	r2, r3
 80046e6:	d091      	beq.n	800460c <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80046e8:	2300      	movs	r3, #0
}
 80046ea:	4618      	mov	r0, r3
 80046ec:	3710      	adds	r7, #16
 80046ee:	46bd      	mov	sp, r7
 80046f0:	bd80      	pop	{r7, pc}
	...

080046f4 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80046f4:	b084      	sub	sp, #16
 80046f6:	b580      	push	{r7, lr}
 80046f8:	b084      	sub	sp, #16
 80046fa:	af00      	add	r7, sp, #0
 80046fc:	6078      	str	r0, [r7, #4]
 80046fe:	f107 001c 	add.w	r0, r7, #28
 8004702:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8004706:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004708:	2b01      	cmp	r3, #1
 800470a:	d120      	bne.n	800474e <USB_CoreInit+0x5a>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004710:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	68da      	ldr	r2, [r3, #12]
 800471c:	4b20      	ldr	r3, [pc, #128]	; (80047a0 <USB_CoreInit+0xac>)
 800471e:	4013      	ands	r3, r2
 8004720:	687a      	ldr	r2, [r7, #4]
 8004722:	60d3      	str	r3, [r2, #12]
    /* Select ULPI Interface */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPI_UTMI_SEL;
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) || defined(STM32F732xx) || defined(STM32F733xx) */

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	68db      	ldr	r3, [r3, #12]
 8004728:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8004730:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004732:	2b01      	cmp	r3, #1
 8004734:	d105      	bne.n	8004742 <USB_CoreInit+0x4e>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	68db      	ldr	r3, [r3, #12]
 800473a:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	60da      	str	r2, [r3, #12]
    }
    /* Reset after a PHY select  */
    ret = USB_CoreReset(USBx);
 8004742:	6878      	ldr	r0, [r7, #4]
 8004744:	f001 fad6 	bl	8005cf4 <USB_CoreReset>
 8004748:	4603      	mov	r3, r0
 800474a:	73fb      	strb	r3, [r7, #15]
 800474c:	e010      	b.n	8004770 <USB_CoreInit+0x7c>
  }
#endif
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	68db      	ldr	r3, [r3, #12]
 8004752:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800475a:	6878      	ldr	r0, [r7, #4]
 800475c:	f001 faca 	bl	8005cf4 <USB_CoreReset>
 8004760:	4603      	mov	r3, r0
 8004762:	73fb      	strb	r3, [r7, #15]

    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004768:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if (cfg.dma_enable == 1U)
 8004770:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004772:	2b01      	cmp	r3, #1
 8004774:	d10b      	bne.n	800478e <USB_CoreInit+0x9a>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	689b      	ldr	r3, [r3, #8]
 800477a:	f043 0206 	orr.w	r2, r3, #6
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	689b      	ldr	r3, [r3, #8]
 8004786:	f043 0220 	orr.w	r2, r3, #32
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800478e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004790:	4618      	mov	r0, r3
 8004792:	3710      	adds	r7, #16
 8004794:	46bd      	mov	sp, r7
 8004796:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800479a:	b004      	add	sp, #16
 800479c:	4770      	bx	lr
 800479e:	bf00      	nop
 80047a0:	ffbdffbf 	.word	0xffbdffbf

080047a4 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 80047a4:	b480      	push	{r7}
 80047a6:	b087      	sub	sp, #28
 80047a8:	af00      	add	r7, sp, #0
 80047aa:	60f8      	str	r0, [r7, #12]
 80047ac:	60b9      	str	r1, [r7, #8]
 80047ae:	4613      	mov	r3, r2
 80047b0:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 80047b2:	79fb      	ldrb	r3, [r7, #7]
 80047b4:	2b02      	cmp	r3, #2
 80047b6:	d165      	bne.n	8004884 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 80047b8:	68bb      	ldr	r3, [r7, #8]
 80047ba:	4a41      	ldr	r2, [pc, #260]	; (80048c0 <USB_SetTurnaroundTime+0x11c>)
 80047bc:	4293      	cmp	r3, r2
 80047be:	d906      	bls.n	80047ce <USB_SetTurnaroundTime+0x2a>
 80047c0:	68bb      	ldr	r3, [r7, #8]
 80047c2:	4a40      	ldr	r2, [pc, #256]	; (80048c4 <USB_SetTurnaroundTime+0x120>)
 80047c4:	4293      	cmp	r3, r2
 80047c6:	d202      	bcs.n	80047ce <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 80047c8:	230f      	movs	r3, #15
 80047ca:	617b      	str	r3, [r7, #20]
 80047cc:	e062      	b.n	8004894 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 80047ce:	68bb      	ldr	r3, [r7, #8]
 80047d0:	4a3c      	ldr	r2, [pc, #240]	; (80048c4 <USB_SetTurnaroundTime+0x120>)
 80047d2:	4293      	cmp	r3, r2
 80047d4:	d306      	bcc.n	80047e4 <USB_SetTurnaroundTime+0x40>
 80047d6:	68bb      	ldr	r3, [r7, #8]
 80047d8:	4a3b      	ldr	r2, [pc, #236]	; (80048c8 <USB_SetTurnaroundTime+0x124>)
 80047da:	4293      	cmp	r3, r2
 80047dc:	d202      	bcs.n	80047e4 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 80047de:	230e      	movs	r3, #14
 80047e0:	617b      	str	r3, [r7, #20]
 80047e2:	e057      	b.n	8004894 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 80047e4:	68bb      	ldr	r3, [r7, #8]
 80047e6:	4a38      	ldr	r2, [pc, #224]	; (80048c8 <USB_SetTurnaroundTime+0x124>)
 80047e8:	4293      	cmp	r3, r2
 80047ea:	d306      	bcc.n	80047fa <USB_SetTurnaroundTime+0x56>
 80047ec:	68bb      	ldr	r3, [r7, #8]
 80047ee:	4a37      	ldr	r2, [pc, #220]	; (80048cc <USB_SetTurnaroundTime+0x128>)
 80047f0:	4293      	cmp	r3, r2
 80047f2:	d202      	bcs.n	80047fa <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 80047f4:	230d      	movs	r3, #13
 80047f6:	617b      	str	r3, [r7, #20]
 80047f8:	e04c      	b.n	8004894 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 80047fa:	68bb      	ldr	r3, [r7, #8]
 80047fc:	4a33      	ldr	r2, [pc, #204]	; (80048cc <USB_SetTurnaroundTime+0x128>)
 80047fe:	4293      	cmp	r3, r2
 8004800:	d306      	bcc.n	8004810 <USB_SetTurnaroundTime+0x6c>
 8004802:	68bb      	ldr	r3, [r7, #8]
 8004804:	4a32      	ldr	r2, [pc, #200]	; (80048d0 <USB_SetTurnaroundTime+0x12c>)
 8004806:	4293      	cmp	r3, r2
 8004808:	d802      	bhi.n	8004810 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 800480a:	230c      	movs	r3, #12
 800480c:	617b      	str	r3, [r7, #20]
 800480e:	e041      	b.n	8004894 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8004810:	68bb      	ldr	r3, [r7, #8]
 8004812:	4a2f      	ldr	r2, [pc, #188]	; (80048d0 <USB_SetTurnaroundTime+0x12c>)
 8004814:	4293      	cmp	r3, r2
 8004816:	d906      	bls.n	8004826 <USB_SetTurnaroundTime+0x82>
 8004818:	68bb      	ldr	r3, [r7, #8]
 800481a:	4a2e      	ldr	r2, [pc, #184]	; (80048d4 <USB_SetTurnaroundTime+0x130>)
 800481c:	4293      	cmp	r3, r2
 800481e:	d802      	bhi.n	8004826 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8004820:	230b      	movs	r3, #11
 8004822:	617b      	str	r3, [r7, #20]
 8004824:	e036      	b.n	8004894 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8004826:	68bb      	ldr	r3, [r7, #8]
 8004828:	4a2a      	ldr	r2, [pc, #168]	; (80048d4 <USB_SetTurnaroundTime+0x130>)
 800482a:	4293      	cmp	r3, r2
 800482c:	d906      	bls.n	800483c <USB_SetTurnaroundTime+0x98>
 800482e:	68bb      	ldr	r3, [r7, #8]
 8004830:	4a29      	ldr	r2, [pc, #164]	; (80048d8 <USB_SetTurnaroundTime+0x134>)
 8004832:	4293      	cmp	r3, r2
 8004834:	d802      	bhi.n	800483c <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8004836:	230a      	movs	r3, #10
 8004838:	617b      	str	r3, [r7, #20]
 800483a:	e02b      	b.n	8004894 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 800483c:	68bb      	ldr	r3, [r7, #8]
 800483e:	4a26      	ldr	r2, [pc, #152]	; (80048d8 <USB_SetTurnaroundTime+0x134>)
 8004840:	4293      	cmp	r3, r2
 8004842:	d906      	bls.n	8004852 <USB_SetTurnaroundTime+0xae>
 8004844:	68bb      	ldr	r3, [r7, #8]
 8004846:	4a25      	ldr	r2, [pc, #148]	; (80048dc <USB_SetTurnaroundTime+0x138>)
 8004848:	4293      	cmp	r3, r2
 800484a:	d202      	bcs.n	8004852 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 800484c:	2309      	movs	r3, #9
 800484e:	617b      	str	r3, [r7, #20]
 8004850:	e020      	b.n	8004894 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8004852:	68bb      	ldr	r3, [r7, #8]
 8004854:	4a21      	ldr	r2, [pc, #132]	; (80048dc <USB_SetTurnaroundTime+0x138>)
 8004856:	4293      	cmp	r3, r2
 8004858:	d306      	bcc.n	8004868 <USB_SetTurnaroundTime+0xc4>
 800485a:	68bb      	ldr	r3, [r7, #8]
 800485c:	4a20      	ldr	r2, [pc, #128]	; (80048e0 <USB_SetTurnaroundTime+0x13c>)
 800485e:	4293      	cmp	r3, r2
 8004860:	d802      	bhi.n	8004868 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8004862:	2308      	movs	r3, #8
 8004864:	617b      	str	r3, [r7, #20]
 8004866:	e015      	b.n	8004894 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8004868:	68bb      	ldr	r3, [r7, #8]
 800486a:	4a1d      	ldr	r2, [pc, #116]	; (80048e0 <USB_SetTurnaroundTime+0x13c>)
 800486c:	4293      	cmp	r3, r2
 800486e:	d906      	bls.n	800487e <USB_SetTurnaroundTime+0xda>
 8004870:	68bb      	ldr	r3, [r7, #8]
 8004872:	4a1c      	ldr	r2, [pc, #112]	; (80048e4 <USB_SetTurnaroundTime+0x140>)
 8004874:	4293      	cmp	r3, r2
 8004876:	d202      	bcs.n	800487e <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8004878:	2307      	movs	r3, #7
 800487a:	617b      	str	r3, [r7, #20]
 800487c:	e00a      	b.n	8004894 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 800487e:	2306      	movs	r3, #6
 8004880:	617b      	str	r3, [r7, #20]
 8004882:	e007      	b.n	8004894 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8004884:	79fb      	ldrb	r3, [r7, #7]
 8004886:	2b00      	cmp	r3, #0
 8004888:	d102      	bne.n	8004890 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 800488a:	2309      	movs	r3, #9
 800488c:	617b      	str	r3, [r7, #20]
 800488e:	e001      	b.n	8004894 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8004890:	2309      	movs	r3, #9
 8004892:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8004894:	68fb      	ldr	r3, [r7, #12]
 8004896:	68db      	ldr	r3, [r3, #12]
 8004898:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 800489c:	68fb      	ldr	r3, [r7, #12]
 800489e:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 80048a0:	68fb      	ldr	r3, [r7, #12]
 80048a2:	68da      	ldr	r2, [r3, #12]
 80048a4:	697b      	ldr	r3, [r7, #20]
 80048a6:	029b      	lsls	r3, r3, #10
 80048a8:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 80048ac:	431a      	orrs	r2, r3
 80048ae:	68fb      	ldr	r3, [r7, #12]
 80048b0:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80048b2:	2300      	movs	r3, #0
}
 80048b4:	4618      	mov	r0, r3
 80048b6:	371c      	adds	r7, #28
 80048b8:	46bd      	mov	sp, r7
 80048ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048be:	4770      	bx	lr
 80048c0:	00d8acbf 	.word	0x00d8acbf
 80048c4:	00e4e1c0 	.word	0x00e4e1c0
 80048c8:	00f42400 	.word	0x00f42400
 80048cc:	01067380 	.word	0x01067380
 80048d0:	011a499f 	.word	0x011a499f
 80048d4:	01312cff 	.word	0x01312cff
 80048d8:	014ca43f 	.word	0x014ca43f
 80048dc:	016e3600 	.word	0x016e3600
 80048e0:	01a6ab1f 	.word	0x01a6ab1f
 80048e4:	01e84800 	.word	0x01e84800

080048e8 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80048e8:	b480      	push	{r7}
 80048ea:	b083      	sub	sp, #12
 80048ec:	af00      	add	r7, sp, #0
 80048ee:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	689b      	ldr	r3, [r3, #8]
 80048f4:	f043 0201 	orr.w	r2, r3, #1
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80048fc:	2300      	movs	r3, #0
}
 80048fe:	4618      	mov	r0, r3
 8004900:	370c      	adds	r7, #12
 8004902:	46bd      	mov	sp, r7
 8004904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004908:	4770      	bx	lr

0800490a <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800490a:	b480      	push	{r7}
 800490c:	b083      	sub	sp, #12
 800490e:	af00      	add	r7, sp, #0
 8004910:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	689b      	ldr	r3, [r3, #8]
 8004916:	f023 0201 	bic.w	r2, r3, #1
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800491e:	2300      	movs	r3, #0
}
 8004920:	4618      	mov	r0, r3
 8004922:	370c      	adds	r7, #12
 8004924:	46bd      	mov	sp, r7
 8004926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800492a:	4770      	bx	lr

0800492c <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800492c:	b580      	push	{r7, lr}
 800492e:	b082      	sub	sp, #8
 8004930:	af00      	add	r7, sp, #0
 8004932:	6078      	str	r0, [r7, #4]
 8004934:	460b      	mov	r3, r1
 8004936:	70fb      	strb	r3, [r7, #3]
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	68db      	ldr	r3, [r3, #12]
 800493c:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8004944:	78fb      	ldrb	r3, [r7, #3]
 8004946:	2b01      	cmp	r3, #1
 8004948:	d106      	bne.n	8004958 <USB_SetCurrentMode+0x2c>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	68db      	ldr	r3, [r3, #12]
 800494e:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	60da      	str	r2, [r3, #12]
 8004956:	e00b      	b.n	8004970 <USB_SetCurrentMode+0x44>
  }
  else if (mode == USB_DEVICE_MODE)
 8004958:	78fb      	ldrb	r3, [r7, #3]
 800495a:	2b00      	cmp	r3, #0
 800495c:	d106      	bne.n	800496c <USB_SetCurrentMode+0x40>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	68db      	ldr	r3, [r3, #12]
 8004962:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	60da      	str	r2, [r3, #12]
 800496a:	e001      	b.n	8004970 <USB_SetCurrentMode+0x44>
  }
  else
  {
    return HAL_ERROR;
 800496c:	2301      	movs	r3, #1
 800496e:	e003      	b.n	8004978 <USB_SetCurrentMode+0x4c>
  }
  HAL_Delay(50U);
 8004970:	2032      	movs	r0, #50	; 0x32
 8004972:	f7fb fdf7 	bl	8000564 <HAL_Delay>

  return HAL_OK;
 8004976:	2300      	movs	r3, #0
}
 8004978:	4618      	mov	r0, r3
 800497a:	3708      	adds	r7, #8
 800497c:	46bd      	mov	sp, r7
 800497e:	bd80      	pop	{r7, pc}

08004980 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8004980:	b084      	sub	sp, #16
 8004982:	b580      	push	{r7, lr}
 8004984:	b086      	sub	sp, #24
 8004986:	af00      	add	r7, sp, #0
 8004988:	6078      	str	r0, [r7, #4]
 800498a:	f107 0024 	add.w	r0, r7, #36	; 0x24
 800498e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8004992:	2300      	movs	r3, #0
 8004994:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800499a:	2300      	movs	r3, #0
 800499c:	613b      	str	r3, [r7, #16]
 800499e:	e009      	b.n	80049b4 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 80049a0:	687a      	ldr	r2, [r7, #4]
 80049a2:	693b      	ldr	r3, [r7, #16]
 80049a4:	3340      	adds	r3, #64	; 0x40
 80049a6:	009b      	lsls	r3, r3, #2
 80049a8:	4413      	add	r3, r2
 80049aa:	2200      	movs	r2, #0
 80049ac:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 80049ae:	693b      	ldr	r3, [r7, #16]
 80049b0:	3301      	adds	r3, #1
 80049b2:	613b      	str	r3, [r7, #16]
 80049b4:	693b      	ldr	r3, [r7, #16]
 80049b6:	2b0e      	cmp	r3, #14
 80049b8:	d9f2      	bls.n	80049a0 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 80049ba:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80049bc:	2b00      	cmp	r3, #0
 80049be:	d11c      	bne.n	80049fa <USB_DevInit+0x7a>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80049c0:	68fb      	ldr	r3, [r7, #12]
 80049c2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80049c6:	685b      	ldr	r3, [r3, #4]
 80049c8:	68fa      	ldr	r2, [r7, #12]
 80049ca:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80049ce:	f043 0302 	orr.w	r3, r3, #2
 80049d2:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80049d8:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	639a      	str	r2, [r3, #56]	; 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	601a      	str	r2, [r3, #0]
 80049f8:	e005      	b.n	8004a06 <USB_DevInit+0x86>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80049fe:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	639a      	str	r2, [r3, #56]	; 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8004a06:	68fb      	ldr	r3, [r7, #12]
 8004a08:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8004a0c:	461a      	mov	r2, r3
 8004a0e:	2300      	movs	r3, #0
 8004a10:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 8004a12:	68fb      	ldr	r3, [r7, #12]
 8004a14:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004a18:	4619      	mov	r1, r3
 8004a1a:	68fb      	ldr	r3, [r7, #12]
 8004a1c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004a20:	461a      	mov	r2, r3
 8004a22:	680b      	ldr	r3, [r1, #0]
 8004a24:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8004a26:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004a28:	2b01      	cmp	r3, #1
 8004a2a:	d10c      	bne.n	8004a46 <USB_DevInit+0xc6>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8004a2c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004a2e:	2b00      	cmp	r3, #0
 8004a30:	d104      	bne.n	8004a3c <USB_DevInit+0xbc>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8004a32:	2100      	movs	r1, #0
 8004a34:	6878      	ldr	r0, [r7, #4]
 8004a36:	f000 f959 	bl	8004cec <USB_SetDevSpeed>
 8004a3a:	e018      	b.n	8004a6e <USB_DevInit+0xee>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8004a3c:	2101      	movs	r1, #1
 8004a3e:	6878      	ldr	r0, [r7, #4]
 8004a40:	f000 f954 	bl	8004cec <USB_SetDevSpeed>
 8004a44:	e013      	b.n	8004a6e <USB_DevInit+0xee>
    }
  }
  else if (cfg.phy_itface == USB_OTG_HS_EMBEDDED_PHY)
 8004a46:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004a48:	2b03      	cmp	r3, #3
 8004a4a:	d10c      	bne.n	8004a66 <USB_DevInit+0xe6>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8004a4c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004a4e:	2b00      	cmp	r3, #0
 8004a50:	d104      	bne.n	8004a5c <USB_DevInit+0xdc>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8004a52:	2100      	movs	r1, #0
 8004a54:	6878      	ldr	r0, [r7, #4]
 8004a56:	f000 f949 	bl	8004cec <USB_SetDevSpeed>
 8004a5a:	e008      	b.n	8004a6e <USB_DevInit+0xee>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8004a5c:	2101      	movs	r1, #1
 8004a5e:	6878      	ldr	r0, [r7, #4]
 8004a60:	f000 f944 	bl	8004cec <USB_SetDevSpeed>
 8004a64:	e003      	b.n	8004a6e <USB_DevInit+0xee>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8004a66:	2103      	movs	r1, #3
 8004a68:	6878      	ldr	r0, [r7, #4]
 8004a6a:	f000 f93f 	bl	8004cec <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8004a6e:	2110      	movs	r1, #16
 8004a70:	6878      	ldr	r0, [r7, #4]
 8004a72:	f000 f8f3 	bl	8004c5c <USB_FlushTxFifo>
 8004a76:	4603      	mov	r3, r0
 8004a78:	2b00      	cmp	r3, #0
 8004a7a:	d001      	beq.n	8004a80 <USB_DevInit+0x100>
  {
    ret = HAL_ERROR;
 8004a7c:	2301      	movs	r3, #1
 8004a7e:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8004a80:	6878      	ldr	r0, [r7, #4]
 8004a82:	f000 f911 	bl	8004ca8 <USB_FlushRxFifo>
 8004a86:	4603      	mov	r3, r0
 8004a88:	2b00      	cmp	r3, #0
 8004a8a:	d001      	beq.n	8004a90 <USB_DevInit+0x110>
  {
    ret = HAL_ERROR;
 8004a8c:	2301      	movs	r3, #1
 8004a8e:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8004a90:	68fb      	ldr	r3, [r7, #12]
 8004a92:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004a96:	461a      	mov	r2, r3
 8004a98:	2300      	movs	r3, #0
 8004a9a:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8004a9c:	68fb      	ldr	r3, [r7, #12]
 8004a9e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004aa2:	461a      	mov	r2, r3
 8004aa4:	2300      	movs	r3, #0
 8004aa6:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8004aa8:	68fb      	ldr	r3, [r7, #12]
 8004aaa:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004aae:	461a      	mov	r2, r3
 8004ab0:	2300      	movs	r3, #0
 8004ab2:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8004ab4:	2300      	movs	r3, #0
 8004ab6:	613b      	str	r3, [r7, #16]
 8004ab8:	e043      	b.n	8004b42 <USB_DevInit+0x1c2>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8004aba:	693b      	ldr	r3, [r7, #16]
 8004abc:	015a      	lsls	r2, r3, #5
 8004abe:	68fb      	ldr	r3, [r7, #12]
 8004ac0:	4413      	add	r3, r2
 8004ac2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8004acc:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8004ad0:	d118      	bne.n	8004b04 <USB_DevInit+0x184>
    {
      if (i == 0U)
 8004ad2:	693b      	ldr	r3, [r7, #16]
 8004ad4:	2b00      	cmp	r3, #0
 8004ad6:	d10a      	bne.n	8004aee <USB_DevInit+0x16e>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8004ad8:	693b      	ldr	r3, [r7, #16]
 8004ada:	015a      	lsls	r2, r3, #5
 8004adc:	68fb      	ldr	r3, [r7, #12]
 8004ade:	4413      	add	r3, r2
 8004ae0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004ae4:	461a      	mov	r2, r3
 8004ae6:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8004aea:	6013      	str	r3, [r2, #0]
 8004aec:	e013      	b.n	8004b16 <USB_DevInit+0x196>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8004aee:	693b      	ldr	r3, [r7, #16]
 8004af0:	015a      	lsls	r2, r3, #5
 8004af2:	68fb      	ldr	r3, [r7, #12]
 8004af4:	4413      	add	r3, r2
 8004af6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004afa:	461a      	mov	r2, r3
 8004afc:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8004b00:	6013      	str	r3, [r2, #0]
 8004b02:	e008      	b.n	8004b16 <USB_DevInit+0x196>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8004b04:	693b      	ldr	r3, [r7, #16]
 8004b06:	015a      	lsls	r2, r3, #5
 8004b08:	68fb      	ldr	r3, [r7, #12]
 8004b0a:	4413      	add	r3, r2
 8004b0c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004b10:	461a      	mov	r2, r3
 8004b12:	2300      	movs	r3, #0
 8004b14:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8004b16:	693b      	ldr	r3, [r7, #16]
 8004b18:	015a      	lsls	r2, r3, #5
 8004b1a:	68fb      	ldr	r3, [r7, #12]
 8004b1c:	4413      	add	r3, r2
 8004b1e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004b22:	461a      	mov	r2, r3
 8004b24:	2300      	movs	r3, #0
 8004b26:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8004b28:	693b      	ldr	r3, [r7, #16]
 8004b2a:	015a      	lsls	r2, r3, #5
 8004b2c:	68fb      	ldr	r3, [r7, #12]
 8004b2e:	4413      	add	r3, r2
 8004b30:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004b34:	461a      	mov	r2, r3
 8004b36:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8004b3a:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8004b3c:	693b      	ldr	r3, [r7, #16]
 8004b3e:	3301      	adds	r3, #1
 8004b40:	613b      	str	r3, [r7, #16]
 8004b42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b44:	693a      	ldr	r2, [r7, #16]
 8004b46:	429a      	cmp	r2, r3
 8004b48:	d3b7      	bcc.n	8004aba <USB_DevInit+0x13a>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8004b4a:	2300      	movs	r3, #0
 8004b4c:	613b      	str	r3, [r7, #16]
 8004b4e:	e043      	b.n	8004bd8 <USB_DevInit+0x258>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8004b50:	693b      	ldr	r3, [r7, #16]
 8004b52:	015a      	lsls	r2, r3, #5
 8004b54:	68fb      	ldr	r3, [r7, #12]
 8004b56:	4413      	add	r3, r2
 8004b58:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8004b62:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8004b66:	d118      	bne.n	8004b9a <USB_DevInit+0x21a>
    {
      if (i == 0U)
 8004b68:	693b      	ldr	r3, [r7, #16]
 8004b6a:	2b00      	cmp	r3, #0
 8004b6c:	d10a      	bne.n	8004b84 <USB_DevInit+0x204>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8004b6e:	693b      	ldr	r3, [r7, #16]
 8004b70:	015a      	lsls	r2, r3, #5
 8004b72:	68fb      	ldr	r3, [r7, #12]
 8004b74:	4413      	add	r3, r2
 8004b76:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004b7a:	461a      	mov	r2, r3
 8004b7c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8004b80:	6013      	str	r3, [r2, #0]
 8004b82:	e013      	b.n	8004bac <USB_DevInit+0x22c>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8004b84:	693b      	ldr	r3, [r7, #16]
 8004b86:	015a      	lsls	r2, r3, #5
 8004b88:	68fb      	ldr	r3, [r7, #12]
 8004b8a:	4413      	add	r3, r2
 8004b8c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004b90:	461a      	mov	r2, r3
 8004b92:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8004b96:	6013      	str	r3, [r2, #0]
 8004b98:	e008      	b.n	8004bac <USB_DevInit+0x22c>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8004b9a:	693b      	ldr	r3, [r7, #16]
 8004b9c:	015a      	lsls	r2, r3, #5
 8004b9e:	68fb      	ldr	r3, [r7, #12]
 8004ba0:	4413      	add	r3, r2
 8004ba2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004ba6:	461a      	mov	r2, r3
 8004ba8:	2300      	movs	r3, #0
 8004baa:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8004bac:	693b      	ldr	r3, [r7, #16]
 8004bae:	015a      	lsls	r2, r3, #5
 8004bb0:	68fb      	ldr	r3, [r7, #12]
 8004bb2:	4413      	add	r3, r2
 8004bb4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004bb8:	461a      	mov	r2, r3
 8004bba:	2300      	movs	r3, #0
 8004bbc:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8004bbe:	693b      	ldr	r3, [r7, #16]
 8004bc0:	015a      	lsls	r2, r3, #5
 8004bc2:	68fb      	ldr	r3, [r7, #12]
 8004bc4:	4413      	add	r3, r2
 8004bc6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004bca:	461a      	mov	r2, r3
 8004bcc:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8004bd0:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8004bd2:	693b      	ldr	r3, [r7, #16]
 8004bd4:	3301      	adds	r3, #1
 8004bd6:	613b      	str	r3, [r7, #16]
 8004bd8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004bda:	693a      	ldr	r2, [r7, #16]
 8004bdc:	429a      	cmp	r2, r3
 8004bde:	d3b7      	bcc.n	8004b50 <USB_DevInit+0x1d0>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8004be0:	68fb      	ldr	r3, [r7, #12]
 8004be2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004be6:	691b      	ldr	r3, [r3, #16]
 8004be8:	68fa      	ldr	r2, [r7, #12]
 8004bea:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004bee:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004bf2:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	2200      	movs	r2, #0
 8004bf8:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 8004c00:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8004c02:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004c04:	2b00      	cmp	r3, #0
 8004c06:	d105      	bne.n	8004c14 <USB_DevInit+0x294>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	699b      	ldr	r3, [r3, #24]
 8004c0c:	f043 0210 	orr.w	r2, r3, #16
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	699a      	ldr	r2, [r3, #24]
 8004c18:	4b0e      	ldr	r3, [pc, #56]	; (8004c54 <USB_DevInit+0x2d4>)
 8004c1a:	4313      	orrs	r3, r2
 8004c1c:	687a      	ldr	r2, [r7, #4]
 8004c1e:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8004c20:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004c22:	2b00      	cmp	r3, #0
 8004c24:	d005      	beq.n	8004c32 <USB_DevInit+0x2b2>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	699b      	ldr	r3, [r3, #24]
 8004c2a:	f043 0208 	orr.w	r2, r3, #8
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8004c32:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004c34:	2b01      	cmp	r3, #1
 8004c36:	d105      	bne.n	8004c44 <USB_DevInit+0x2c4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	699a      	ldr	r2, [r3, #24]
 8004c3c:	4b06      	ldr	r3, [pc, #24]	; (8004c58 <USB_DevInit+0x2d8>)
 8004c3e:	4313      	orrs	r3, r2
 8004c40:	687a      	ldr	r2, [r7, #4]
 8004c42:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8004c44:	7dfb      	ldrb	r3, [r7, #23]
}
 8004c46:	4618      	mov	r0, r3
 8004c48:	3718      	adds	r7, #24
 8004c4a:	46bd      	mov	sp, r7
 8004c4c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8004c50:	b004      	add	sp, #16
 8004c52:	4770      	bx	lr
 8004c54:	803c3800 	.word	0x803c3800
 8004c58:	40000004 	.word	0x40000004

08004c5c <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8004c5c:	b480      	push	{r7}
 8004c5e:	b085      	sub	sp, #20
 8004c60:	af00      	add	r7, sp, #0
 8004c62:	6078      	str	r0, [r7, #4]
 8004c64:	6039      	str	r1, [r7, #0]
  uint32_t count = 0U;
 8004c66:	2300      	movs	r3, #0
 8004c68:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8004c6a:	683b      	ldr	r3, [r7, #0]
 8004c6c:	019b      	lsls	r3, r3, #6
 8004c6e:	f043 0220 	orr.w	r2, r3, #32
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8004c76:	68fb      	ldr	r3, [r7, #12]
 8004c78:	3301      	adds	r3, #1
 8004c7a:	60fb      	str	r3, [r7, #12]
 8004c7c:	68fb      	ldr	r3, [r7, #12]
 8004c7e:	4a09      	ldr	r2, [pc, #36]	; (8004ca4 <USB_FlushTxFifo+0x48>)
 8004c80:	4293      	cmp	r3, r2
 8004c82:	d901      	bls.n	8004c88 <USB_FlushTxFifo+0x2c>
    {
      return HAL_TIMEOUT;
 8004c84:	2303      	movs	r3, #3
 8004c86:	e006      	b.n	8004c96 <USB_FlushTxFifo+0x3a>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	691b      	ldr	r3, [r3, #16]
 8004c8c:	f003 0320 	and.w	r3, r3, #32
 8004c90:	2b20      	cmp	r3, #32
 8004c92:	d0f0      	beq.n	8004c76 <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 8004c94:	2300      	movs	r3, #0
}
 8004c96:	4618      	mov	r0, r3
 8004c98:	3714      	adds	r7, #20
 8004c9a:	46bd      	mov	sp, r7
 8004c9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ca0:	4770      	bx	lr
 8004ca2:	bf00      	nop
 8004ca4:	00030d40 	.word	0x00030d40

08004ca8 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8004ca8:	b480      	push	{r7}
 8004caa:	b085      	sub	sp, #20
 8004cac:	af00      	add	r7, sp, #0
 8004cae:	6078      	str	r0, [r7, #4]
  uint32_t count = 0;
 8004cb0:	2300      	movs	r3, #0
 8004cb2:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	2210      	movs	r2, #16
 8004cb8:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8004cba:	68fb      	ldr	r3, [r7, #12]
 8004cbc:	3301      	adds	r3, #1
 8004cbe:	60fb      	str	r3, [r7, #12]
 8004cc0:	68fb      	ldr	r3, [r7, #12]
 8004cc2:	4a09      	ldr	r2, [pc, #36]	; (8004ce8 <USB_FlushRxFifo+0x40>)
 8004cc4:	4293      	cmp	r3, r2
 8004cc6:	d901      	bls.n	8004ccc <USB_FlushRxFifo+0x24>
    {
      return HAL_TIMEOUT;
 8004cc8:	2303      	movs	r3, #3
 8004cca:	e006      	b.n	8004cda <USB_FlushRxFifo+0x32>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	691b      	ldr	r3, [r3, #16]
 8004cd0:	f003 0310 	and.w	r3, r3, #16
 8004cd4:	2b10      	cmp	r3, #16
 8004cd6:	d0f0      	beq.n	8004cba <USB_FlushRxFifo+0x12>

  return HAL_OK;
 8004cd8:	2300      	movs	r3, #0
}
 8004cda:	4618      	mov	r0, r3
 8004cdc:	3714      	adds	r7, #20
 8004cde:	46bd      	mov	sp, r7
 8004ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ce4:	4770      	bx	lr
 8004ce6:	bf00      	nop
 8004ce8:	00030d40 	.word	0x00030d40

08004cec <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8004cec:	b480      	push	{r7}
 8004cee:	b085      	sub	sp, #20
 8004cf0:	af00      	add	r7, sp, #0
 8004cf2:	6078      	str	r0, [r7, #4]
 8004cf4:	460b      	mov	r3, r1
 8004cf6:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8004cfc:	68fb      	ldr	r3, [r7, #12]
 8004cfe:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004d02:	681a      	ldr	r2, [r3, #0]
 8004d04:	78fb      	ldrb	r3, [r7, #3]
 8004d06:	68f9      	ldr	r1, [r7, #12]
 8004d08:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8004d0c:	4313      	orrs	r3, r2
 8004d0e:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8004d10:	2300      	movs	r3, #0
}
 8004d12:	4618      	mov	r0, r3
 8004d14:	3714      	adds	r7, #20
 8004d16:	46bd      	mov	sp, r7
 8004d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d1c:	4770      	bx	lr

08004d1e <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 8004d1e:	b480      	push	{r7}
 8004d20:	b087      	sub	sp, #28
 8004d22:	af00      	add	r7, sp, #0
 8004d24:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8004d2a:	693b      	ldr	r3, [r7, #16]
 8004d2c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004d30:	689b      	ldr	r3, [r3, #8]
 8004d32:	f003 0306 	and.w	r3, r3, #6
 8004d36:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8004d38:	68fb      	ldr	r3, [r7, #12]
 8004d3a:	2b00      	cmp	r3, #0
 8004d3c:	d102      	bne.n	8004d44 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 8004d3e:	2300      	movs	r3, #0
 8004d40:	75fb      	strb	r3, [r7, #23]
 8004d42:	e00a      	b.n	8004d5a <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8004d44:	68fb      	ldr	r3, [r7, #12]
 8004d46:	2b02      	cmp	r3, #2
 8004d48:	d002      	beq.n	8004d50 <USB_GetDevSpeed+0x32>
 8004d4a:	68fb      	ldr	r3, [r7, #12]
 8004d4c:	2b06      	cmp	r3, #6
 8004d4e:	d102      	bne.n	8004d56 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8004d50:	2302      	movs	r3, #2
 8004d52:	75fb      	strb	r3, [r7, #23]
 8004d54:	e001      	b.n	8004d5a <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 8004d56:	230f      	movs	r3, #15
 8004d58:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 8004d5a:	7dfb      	ldrb	r3, [r7, #23]
}
 8004d5c:	4618      	mov	r0, r3
 8004d5e:	371c      	adds	r7, #28
 8004d60:	46bd      	mov	sp, r7
 8004d62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d66:	4770      	bx	lr

08004d68 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8004d68:	b480      	push	{r7}
 8004d6a:	b085      	sub	sp, #20
 8004d6c:	af00      	add	r7, sp, #0
 8004d6e:	6078      	str	r0, [r7, #4]
 8004d70:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8004d76:	683b      	ldr	r3, [r7, #0]
 8004d78:	781b      	ldrb	r3, [r3, #0]
 8004d7a:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8004d7c:	683b      	ldr	r3, [r7, #0]
 8004d7e:	785b      	ldrb	r3, [r3, #1]
 8004d80:	2b01      	cmp	r3, #1
 8004d82:	d139      	bne.n	8004df8 <USB_ActivateEndpoint+0x90>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8004d84:	68fb      	ldr	r3, [r7, #12]
 8004d86:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004d8a:	69da      	ldr	r2, [r3, #28]
 8004d8c:	683b      	ldr	r3, [r7, #0]
 8004d8e:	781b      	ldrb	r3, [r3, #0]
 8004d90:	f003 030f 	and.w	r3, r3, #15
 8004d94:	2101      	movs	r1, #1
 8004d96:	fa01 f303 	lsl.w	r3, r1, r3
 8004d9a:	b29b      	uxth	r3, r3
 8004d9c:	68f9      	ldr	r1, [r7, #12]
 8004d9e:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8004da2:	4313      	orrs	r3, r2
 8004da4:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8004da6:	68bb      	ldr	r3, [r7, #8]
 8004da8:	015a      	lsls	r2, r3, #5
 8004daa:	68fb      	ldr	r3, [r7, #12]
 8004dac:	4413      	add	r3, r2
 8004dae:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004db8:	2b00      	cmp	r3, #0
 8004dba:	d153      	bne.n	8004e64 <USB_ActivateEndpoint+0xfc>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8004dbc:	68bb      	ldr	r3, [r7, #8]
 8004dbe:	015a      	lsls	r2, r3, #5
 8004dc0:	68fb      	ldr	r3, [r7, #12]
 8004dc2:	4413      	add	r3, r2
 8004dc4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004dc8:	681a      	ldr	r2, [r3, #0]
 8004dca:	683b      	ldr	r3, [r7, #0]
 8004dcc:	689b      	ldr	r3, [r3, #8]
 8004dce:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8004dd2:	683b      	ldr	r3, [r7, #0]
 8004dd4:	78db      	ldrb	r3, [r3, #3]
 8004dd6:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8004dd8:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8004dda:	68bb      	ldr	r3, [r7, #8]
 8004ddc:	059b      	lsls	r3, r3, #22
 8004dde:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8004de0:	431a      	orrs	r2, r3
 8004de2:	68bb      	ldr	r3, [r7, #8]
 8004de4:	0159      	lsls	r1, r3, #5
 8004de6:	68fb      	ldr	r3, [r7, #12]
 8004de8:	440b      	add	r3, r1
 8004dea:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004dee:	4619      	mov	r1, r3
 8004df0:	4b20      	ldr	r3, [pc, #128]	; (8004e74 <USB_ActivateEndpoint+0x10c>)
 8004df2:	4313      	orrs	r3, r2
 8004df4:	600b      	str	r3, [r1, #0]
 8004df6:	e035      	b.n	8004e64 <USB_ActivateEndpoint+0xfc>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8004df8:	68fb      	ldr	r3, [r7, #12]
 8004dfa:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004dfe:	69da      	ldr	r2, [r3, #28]
 8004e00:	683b      	ldr	r3, [r7, #0]
 8004e02:	781b      	ldrb	r3, [r3, #0]
 8004e04:	f003 030f 	and.w	r3, r3, #15
 8004e08:	2101      	movs	r1, #1
 8004e0a:	fa01 f303 	lsl.w	r3, r1, r3
 8004e0e:	041b      	lsls	r3, r3, #16
 8004e10:	68f9      	ldr	r1, [r7, #12]
 8004e12:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8004e16:	4313      	orrs	r3, r2
 8004e18:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8004e1a:	68bb      	ldr	r3, [r7, #8]
 8004e1c:	015a      	lsls	r2, r3, #5
 8004e1e:	68fb      	ldr	r3, [r7, #12]
 8004e20:	4413      	add	r3, r2
 8004e22:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004e2c:	2b00      	cmp	r3, #0
 8004e2e:	d119      	bne.n	8004e64 <USB_ActivateEndpoint+0xfc>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8004e30:	68bb      	ldr	r3, [r7, #8]
 8004e32:	015a      	lsls	r2, r3, #5
 8004e34:	68fb      	ldr	r3, [r7, #12]
 8004e36:	4413      	add	r3, r2
 8004e38:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004e3c:	681a      	ldr	r2, [r3, #0]
 8004e3e:	683b      	ldr	r3, [r7, #0]
 8004e40:	689b      	ldr	r3, [r3, #8]
 8004e42:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8004e46:	683b      	ldr	r3, [r7, #0]
 8004e48:	78db      	ldrb	r3, [r3, #3]
 8004e4a:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8004e4c:	430b      	orrs	r3, r1
 8004e4e:	431a      	orrs	r2, r3
 8004e50:	68bb      	ldr	r3, [r7, #8]
 8004e52:	0159      	lsls	r1, r3, #5
 8004e54:	68fb      	ldr	r3, [r7, #12]
 8004e56:	440b      	add	r3, r1
 8004e58:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004e5c:	4619      	mov	r1, r3
 8004e5e:	4b05      	ldr	r3, [pc, #20]	; (8004e74 <USB_ActivateEndpoint+0x10c>)
 8004e60:	4313      	orrs	r3, r2
 8004e62:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8004e64:	2300      	movs	r3, #0
}
 8004e66:	4618      	mov	r0, r3
 8004e68:	3714      	adds	r7, #20
 8004e6a:	46bd      	mov	sp, r7
 8004e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e70:	4770      	bx	lr
 8004e72:	bf00      	nop
 8004e74:	10008000 	.word	0x10008000

08004e78 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8004e78:	b480      	push	{r7}
 8004e7a:	b085      	sub	sp, #20
 8004e7c:	af00      	add	r7, sp, #0
 8004e7e:	6078      	str	r0, [r7, #4]
 8004e80:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8004e86:	683b      	ldr	r3, [r7, #0]
 8004e88:	781b      	ldrb	r3, [r3, #0]
 8004e8a:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8004e8c:	683b      	ldr	r3, [r7, #0]
 8004e8e:	785b      	ldrb	r3, [r3, #1]
 8004e90:	2b01      	cmp	r3, #1
 8004e92:	d161      	bne.n	8004f58 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8004e94:	68bb      	ldr	r3, [r7, #8]
 8004e96:	015a      	lsls	r2, r3, #5
 8004e98:	68fb      	ldr	r3, [r7, #12]
 8004e9a:	4413      	add	r3, r2
 8004e9c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8004ea6:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8004eaa:	d11f      	bne.n	8004eec <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8004eac:	68bb      	ldr	r3, [r7, #8]
 8004eae:	015a      	lsls	r2, r3, #5
 8004eb0:	68fb      	ldr	r3, [r7, #12]
 8004eb2:	4413      	add	r3, r2
 8004eb4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004eb8:	681b      	ldr	r3, [r3, #0]
 8004eba:	68ba      	ldr	r2, [r7, #8]
 8004ebc:	0151      	lsls	r1, r2, #5
 8004ebe:	68fa      	ldr	r2, [r7, #12]
 8004ec0:	440a      	add	r2, r1
 8004ec2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004ec6:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8004eca:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8004ecc:	68bb      	ldr	r3, [r7, #8]
 8004ece:	015a      	lsls	r2, r3, #5
 8004ed0:	68fb      	ldr	r3, [r7, #12]
 8004ed2:	4413      	add	r3, r2
 8004ed4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	68ba      	ldr	r2, [r7, #8]
 8004edc:	0151      	lsls	r1, r2, #5
 8004ede:	68fa      	ldr	r2, [r7, #12]
 8004ee0:	440a      	add	r2, r1
 8004ee2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004ee6:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8004eea:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8004eec:	68fb      	ldr	r3, [r7, #12]
 8004eee:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004ef2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004ef4:	683b      	ldr	r3, [r7, #0]
 8004ef6:	781b      	ldrb	r3, [r3, #0]
 8004ef8:	f003 030f 	and.w	r3, r3, #15
 8004efc:	2101      	movs	r1, #1
 8004efe:	fa01 f303 	lsl.w	r3, r1, r3
 8004f02:	b29b      	uxth	r3, r3
 8004f04:	43db      	mvns	r3, r3
 8004f06:	68f9      	ldr	r1, [r7, #12]
 8004f08:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8004f0c:	4013      	ands	r3, r2
 8004f0e:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8004f10:	68fb      	ldr	r3, [r7, #12]
 8004f12:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004f16:	69da      	ldr	r2, [r3, #28]
 8004f18:	683b      	ldr	r3, [r7, #0]
 8004f1a:	781b      	ldrb	r3, [r3, #0]
 8004f1c:	f003 030f 	and.w	r3, r3, #15
 8004f20:	2101      	movs	r1, #1
 8004f22:	fa01 f303 	lsl.w	r3, r1, r3
 8004f26:	b29b      	uxth	r3, r3
 8004f28:	43db      	mvns	r3, r3
 8004f2a:	68f9      	ldr	r1, [r7, #12]
 8004f2c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8004f30:	4013      	ands	r3, r2
 8004f32:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8004f34:	68bb      	ldr	r3, [r7, #8]
 8004f36:	015a      	lsls	r2, r3, #5
 8004f38:	68fb      	ldr	r3, [r7, #12]
 8004f3a:	4413      	add	r3, r2
 8004f3c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004f40:	681a      	ldr	r2, [r3, #0]
 8004f42:	68bb      	ldr	r3, [r7, #8]
 8004f44:	0159      	lsls	r1, r3, #5
 8004f46:	68fb      	ldr	r3, [r7, #12]
 8004f48:	440b      	add	r3, r1
 8004f4a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004f4e:	4619      	mov	r1, r3
 8004f50:	4b35      	ldr	r3, [pc, #212]	; (8005028 <USB_DeactivateEndpoint+0x1b0>)
 8004f52:	4013      	ands	r3, r2
 8004f54:	600b      	str	r3, [r1, #0]
 8004f56:	e060      	b.n	800501a <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8004f58:	68bb      	ldr	r3, [r7, #8]
 8004f5a:	015a      	lsls	r2, r3, #5
 8004f5c:	68fb      	ldr	r3, [r7, #12]
 8004f5e:	4413      	add	r3, r2
 8004f60:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8004f6a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8004f6e:	d11f      	bne.n	8004fb0 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8004f70:	68bb      	ldr	r3, [r7, #8]
 8004f72:	015a      	lsls	r2, r3, #5
 8004f74:	68fb      	ldr	r3, [r7, #12]
 8004f76:	4413      	add	r3, r2
 8004f78:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	68ba      	ldr	r2, [r7, #8]
 8004f80:	0151      	lsls	r1, r2, #5
 8004f82:	68fa      	ldr	r2, [r7, #12]
 8004f84:	440a      	add	r2, r1
 8004f86:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8004f8a:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8004f8e:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8004f90:	68bb      	ldr	r3, [r7, #8]
 8004f92:	015a      	lsls	r2, r3, #5
 8004f94:	68fb      	ldr	r3, [r7, #12]
 8004f96:	4413      	add	r3, r2
 8004f98:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004f9c:	681b      	ldr	r3, [r3, #0]
 8004f9e:	68ba      	ldr	r2, [r7, #8]
 8004fa0:	0151      	lsls	r1, r2, #5
 8004fa2:	68fa      	ldr	r2, [r7, #12]
 8004fa4:	440a      	add	r2, r1
 8004fa6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8004faa:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8004fae:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8004fb0:	68fb      	ldr	r3, [r7, #12]
 8004fb2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004fb6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004fb8:	683b      	ldr	r3, [r7, #0]
 8004fba:	781b      	ldrb	r3, [r3, #0]
 8004fbc:	f003 030f 	and.w	r3, r3, #15
 8004fc0:	2101      	movs	r1, #1
 8004fc2:	fa01 f303 	lsl.w	r3, r1, r3
 8004fc6:	041b      	lsls	r3, r3, #16
 8004fc8:	43db      	mvns	r3, r3
 8004fca:	68f9      	ldr	r1, [r7, #12]
 8004fcc:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8004fd0:	4013      	ands	r3, r2
 8004fd2:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8004fd4:	68fb      	ldr	r3, [r7, #12]
 8004fd6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004fda:	69da      	ldr	r2, [r3, #28]
 8004fdc:	683b      	ldr	r3, [r7, #0]
 8004fde:	781b      	ldrb	r3, [r3, #0]
 8004fe0:	f003 030f 	and.w	r3, r3, #15
 8004fe4:	2101      	movs	r1, #1
 8004fe6:	fa01 f303 	lsl.w	r3, r1, r3
 8004fea:	041b      	lsls	r3, r3, #16
 8004fec:	43db      	mvns	r3, r3
 8004fee:	68f9      	ldr	r1, [r7, #12]
 8004ff0:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8004ff4:	4013      	ands	r3, r2
 8004ff6:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8004ff8:	68bb      	ldr	r3, [r7, #8]
 8004ffa:	015a      	lsls	r2, r3, #5
 8004ffc:	68fb      	ldr	r3, [r7, #12]
 8004ffe:	4413      	add	r3, r2
 8005000:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005004:	681a      	ldr	r2, [r3, #0]
 8005006:	68bb      	ldr	r3, [r7, #8]
 8005008:	0159      	lsls	r1, r3, #5
 800500a:	68fb      	ldr	r3, [r7, #12]
 800500c:	440b      	add	r3, r1
 800500e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005012:	4619      	mov	r1, r3
 8005014:	4b05      	ldr	r3, [pc, #20]	; (800502c <USB_DeactivateEndpoint+0x1b4>)
 8005016:	4013      	ands	r3, r2
 8005018:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 800501a:	2300      	movs	r3, #0
}
 800501c:	4618      	mov	r0, r3
 800501e:	3714      	adds	r7, #20
 8005020:	46bd      	mov	sp, r7
 8005022:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005026:	4770      	bx	lr
 8005028:	ec337800 	.word	0xec337800
 800502c:	eff37800 	.word	0xeff37800

08005030 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8005030:	b580      	push	{r7, lr}
 8005032:	b08a      	sub	sp, #40	; 0x28
 8005034:	af02      	add	r7, sp, #8
 8005036:	60f8      	str	r0, [r7, #12]
 8005038:	60b9      	str	r1, [r7, #8]
 800503a:	4613      	mov	r3, r2
 800503c:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800503e:	68fb      	ldr	r3, [r7, #12]
 8005040:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 8005042:	68bb      	ldr	r3, [r7, #8]
 8005044:	781b      	ldrb	r3, [r3, #0]
 8005046:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8005048:	68bb      	ldr	r3, [r7, #8]
 800504a:	785b      	ldrb	r3, [r3, #1]
 800504c:	2b01      	cmp	r3, #1
 800504e:	f040 8163 	bne.w	8005318 <USB_EPStartXfer+0x2e8>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8005052:	68bb      	ldr	r3, [r7, #8]
 8005054:	695b      	ldr	r3, [r3, #20]
 8005056:	2b00      	cmp	r3, #0
 8005058:	d132      	bne.n	80050c0 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800505a:	69bb      	ldr	r3, [r7, #24]
 800505c:	015a      	lsls	r2, r3, #5
 800505e:	69fb      	ldr	r3, [r7, #28]
 8005060:	4413      	add	r3, r2
 8005062:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005066:	691a      	ldr	r2, [r3, #16]
 8005068:	69bb      	ldr	r3, [r7, #24]
 800506a:	0159      	lsls	r1, r3, #5
 800506c:	69fb      	ldr	r3, [r7, #28]
 800506e:	440b      	add	r3, r1
 8005070:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005074:	4619      	mov	r1, r3
 8005076:	4ba5      	ldr	r3, [pc, #660]	; (800530c <USB_EPStartXfer+0x2dc>)
 8005078:	4013      	ands	r3, r2
 800507a:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800507c:	69bb      	ldr	r3, [r7, #24]
 800507e:	015a      	lsls	r2, r3, #5
 8005080:	69fb      	ldr	r3, [r7, #28]
 8005082:	4413      	add	r3, r2
 8005084:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005088:	691b      	ldr	r3, [r3, #16]
 800508a:	69ba      	ldr	r2, [r7, #24]
 800508c:	0151      	lsls	r1, r2, #5
 800508e:	69fa      	ldr	r2, [r7, #28]
 8005090:	440a      	add	r2, r1
 8005092:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005096:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800509a:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800509c:	69bb      	ldr	r3, [r7, #24]
 800509e:	015a      	lsls	r2, r3, #5
 80050a0:	69fb      	ldr	r3, [r7, #28]
 80050a2:	4413      	add	r3, r2
 80050a4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80050a8:	691a      	ldr	r2, [r3, #16]
 80050aa:	69bb      	ldr	r3, [r7, #24]
 80050ac:	0159      	lsls	r1, r3, #5
 80050ae:	69fb      	ldr	r3, [r7, #28]
 80050b0:	440b      	add	r3, r1
 80050b2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80050b6:	4619      	mov	r1, r3
 80050b8:	4b95      	ldr	r3, [pc, #596]	; (8005310 <USB_EPStartXfer+0x2e0>)
 80050ba:	4013      	ands	r3, r2
 80050bc:	610b      	str	r3, [r1, #16]
 80050be:	e074      	b.n	80051aa <USB_EPStartXfer+0x17a>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80050c0:	69bb      	ldr	r3, [r7, #24]
 80050c2:	015a      	lsls	r2, r3, #5
 80050c4:	69fb      	ldr	r3, [r7, #28]
 80050c6:	4413      	add	r3, r2
 80050c8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80050cc:	691a      	ldr	r2, [r3, #16]
 80050ce:	69bb      	ldr	r3, [r7, #24]
 80050d0:	0159      	lsls	r1, r3, #5
 80050d2:	69fb      	ldr	r3, [r7, #28]
 80050d4:	440b      	add	r3, r1
 80050d6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80050da:	4619      	mov	r1, r3
 80050dc:	4b8c      	ldr	r3, [pc, #560]	; (8005310 <USB_EPStartXfer+0x2e0>)
 80050de:	4013      	ands	r3, r2
 80050e0:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80050e2:	69bb      	ldr	r3, [r7, #24]
 80050e4:	015a      	lsls	r2, r3, #5
 80050e6:	69fb      	ldr	r3, [r7, #28]
 80050e8:	4413      	add	r3, r2
 80050ea:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80050ee:	691a      	ldr	r2, [r3, #16]
 80050f0:	69bb      	ldr	r3, [r7, #24]
 80050f2:	0159      	lsls	r1, r3, #5
 80050f4:	69fb      	ldr	r3, [r7, #28]
 80050f6:	440b      	add	r3, r1
 80050f8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80050fc:	4619      	mov	r1, r3
 80050fe:	4b83      	ldr	r3, [pc, #524]	; (800530c <USB_EPStartXfer+0x2dc>)
 8005100:	4013      	ands	r3, r2
 8005102:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 8005104:	69bb      	ldr	r3, [r7, #24]
 8005106:	015a      	lsls	r2, r3, #5
 8005108:	69fb      	ldr	r3, [r7, #28]
 800510a:	4413      	add	r3, r2
 800510c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005110:	691a      	ldr	r2, [r3, #16]
 8005112:	68bb      	ldr	r3, [r7, #8]
 8005114:	6959      	ldr	r1, [r3, #20]
 8005116:	68bb      	ldr	r3, [r7, #8]
 8005118:	689b      	ldr	r3, [r3, #8]
 800511a:	440b      	add	r3, r1
 800511c:	1e59      	subs	r1, r3, #1
 800511e:	68bb      	ldr	r3, [r7, #8]
 8005120:	689b      	ldr	r3, [r3, #8]
 8005122:	fbb1 f3f3 	udiv	r3, r1, r3
 8005126:	04d9      	lsls	r1, r3, #19
 8005128:	4b7a      	ldr	r3, [pc, #488]	; (8005314 <USB_EPStartXfer+0x2e4>)
 800512a:	400b      	ands	r3, r1
 800512c:	69b9      	ldr	r1, [r7, #24]
 800512e:	0148      	lsls	r0, r1, #5
 8005130:	69f9      	ldr	r1, [r7, #28]
 8005132:	4401      	add	r1, r0
 8005134:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8005138:	4313      	orrs	r3, r2
 800513a:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800513c:	69bb      	ldr	r3, [r7, #24]
 800513e:	015a      	lsls	r2, r3, #5
 8005140:	69fb      	ldr	r3, [r7, #28]
 8005142:	4413      	add	r3, r2
 8005144:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005148:	691a      	ldr	r2, [r3, #16]
 800514a:	68bb      	ldr	r3, [r7, #8]
 800514c:	695b      	ldr	r3, [r3, #20]
 800514e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005152:	69b9      	ldr	r1, [r7, #24]
 8005154:	0148      	lsls	r0, r1, #5
 8005156:	69f9      	ldr	r1, [r7, #28]
 8005158:	4401      	add	r1, r0
 800515a:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800515e:	4313      	orrs	r3, r2
 8005160:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 8005162:	68bb      	ldr	r3, [r7, #8]
 8005164:	78db      	ldrb	r3, [r3, #3]
 8005166:	2b01      	cmp	r3, #1
 8005168:	d11f      	bne.n	80051aa <USB_EPStartXfer+0x17a>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 800516a:	69bb      	ldr	r3, [r7, #24]
 800516c:	015a      	lsls	r2, r3, #5
 800516e:	69fb      	ldr	r3, [r7, #28]
 8005170:	4413      	add	r3, r2
 8005172:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005176:	691b      	ldr	r3, [r3, #16]
 8005178:	69ba      	ldr	r2, [r7, #24]
 800517a:	0151      	lsls	r1, r2, #5
 800517c:	69fa      	ldr	r2, [r7, #28]
 800517e:	440a      	add	r2, r1
 8005180:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005184:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 8005188:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 800518a:	69bb      	ldr	r3, [r7, #24]
 800518c:	015a      	lsls	r2, r3, #5
 800518e:	69fb      	ldr	r3, [r7, #28]
 8005190:	4413      	add	r3, r2
 8005192:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005196:	691b      	ldr	r3, [r3, #16]
 8005198:	69ba      	ldr	r2, [r7, #24]
 800519a:	0151      	lsls	r1, r2, #5
 800519c:	69fa      	ldr	r2, [r7, #28]
 800519e:	440a      	add	r2, r1
 80051a0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80051a4:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80051a8:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 80051aa:	79fb      	ldrb	r3, [r7, #7]
 80051ac:	2b01      	cmp	r3, #1
 80051ae:	d14b      	bne.n	8005248 <USB_EPStartXfer+0x218>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 80051b0:	68bb      	ldr	r3, [r7, #8]
 80051b2:	691b      	ldr	r3, [r3, #16]
 80051b4:	2b00      	cmp	r3, #0
 80051b6:	d009      	beq.n	80051cc <USB_EPStartXfer+0x19c>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 80051b8:	69bb      	ldr	r3, [r7, #24]
 80051ba:	015a      	lsls	r2, r3, #5
 80051bc:	69fb      	ldr	r3, [r7, #28]
 80051be:	4413      	add	r3, r2
 80051c0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80051c4:	461a      	mov	r2, r3
 80051c6:	68bb      	ldr	r3, [r7, #8]
 80051c8:	691b      	ldr	r3, [r3, #16]
 80051ca:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 80051cc:	68bb      	ldr	r3, [r7, #8]
 80051ce:	78db      	ldrb	r3, [r3, #3]
 80051d0:	2b01      	cmp	r3, #1
 80051d2:	d128      	bne.n	8005226 <USB_EPStartXfer+0x1f6>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80051d4:	69fb      	ldr	r3, [r7, #28]
 80051d6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80051da:	689b      	ldr	r3, [r3, #8]
 80051dc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80051e0:	2b00      	cmp	r3, #0
 80051e2:	d110      	bne.n	8005206 <USB_EPStartXfer+0x1d6>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 80051e4:	69bb      	ldr	r3, [r7, #24]
 80051e6:	015a      	lsls	r2, r3, #5
 80051e8:	69fb      	ldr	r3, [r7, #28]
 80051ea:	4413      	add	r3, r2
 80051ec:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80051f0:	681b      	ldr	r3, [r3, #0]
 80051f2:	69ba      	ldr	r2, [r7, #24]
 80051f4:	0151      	lsls	r1, r2, #5
 80051f6:	69fa      	ldr	r2, [r7, #28]
 80051f8:	440a      	add	r2, r1
 80051fa:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80051fe:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8005202:	6013      	str	r3, [r2, #0]
 8005204:	e00f      	b.n	8005226 <USB_EPStartXfer+0x1f6>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8005206:	69bb      	ldr	r3, [r7, #24]
 8005208:	015a      	lsls	r2, r3, #5
 800520a:	69fb      	ldr	r3, [r7, #28]
 800520c:	4413      	add	r3, r2
 800520e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	69ba      	ldr	r2, [r7, #24]
 8005216:	0151      	lsls	r1, r2, #5
 8005218:	69fa      	ldr	r2, [r7, #28]
 800521a:	440a      	add	r2, r1
 800521c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005220:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005224:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8005226:	69bb      	ldr	r3, [r7, #24]
 8005228:	015a      	lsls	r2, r3, #5
 800522a:	69fb      	ldr	r3, [r7, #28]
 800522c:	4413      	add	r3, r2
 800522e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005232:	681b      	ldr	r3, [r3, #0]
 8005234:	69ba      	ldr	r2, [r7, #24]
 8005236:	0151      	lsls	r1, r2, #5
 8005238:	69fa      	ldr	r2, [r7, #28]
 800523a:	440a      	add	r2, r1
 800523c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005240:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8005244:	6013      	str	r3, [r2, #0]
 8005246:	e133      	b.n	80054b0 <USB_EPStartXfer+0x480>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8005248:	69bb      	ldr	r3, [r7, #24]
 800524a:	015a      	lsls	r2, r3, #5
 800524c:	69fb      	ldr	r3, [r7, #28]
 800524e:	4413      	add	r3, r2
 8005250:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005254:	681b      	ldr	r3, [r3, #0]
 8005256:	69ba      	ldr	r2, [r7, #24]
 8005258:	0151      	lsls	r1, r2, #5
 800525a:	69fa      	ldr	r2, [r7, #28]
 800525c:	440a      	add	r2, r1
 800525e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005262:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8005266:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8005268:	68bb      	ldr	r3, [r7, #8]
 800526a:	78db      	ldrb	r3, [r3, #3]
 800526c:	2b01      	cmp	r3, #1
 800526e:	d015      	beq.n	800529c <USB_EPStartXfer+0x26c>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 8005270:	68bb      	ldr	r3, [r7, #8]
 8005272:	695b      	ldr	r3, [r3, #20]
 8005274:	2b00      	cmp	r3, #0
 8005276:	f000 811b 	beq.w	80054b0 <USB_EPStartXfer+0x480>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800527a:	69fb      	ldr	r3, [r7, #28]
 800527c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005280:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005282:	68bb      	ldr	r3, [r7, #8]
 8005284:	781b      	ldrb	r3, [r3, #0]
 8005286:	f003 030f 	and.w	r3, r3, #15
 800528a:	2101      	movs	r1, #1
 800528c:	fa01 f303 	lsl.w	r3, r1, r3
 8005290:	69f9      	ldr	r1, [r7, #28]
 8005292:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8005296:	4313      	orrs	r3, r2
 8005298:	634b      	str	r3, [r1, #52]	; 0x34
 800529a:	e109      	b.n	80054b0 <USB_EPStartXfer+0x480>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800529c:	69fb      	ldr	r3, [r7, #28]
 800529e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80052a2:	689b      	ldr	r3, [r3, #8]
 80052a4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80052a8:	2b00      	cmp	r3, #0
 80052aa:	d110      	bne.n	80052ce <USB_EPStartXfer+0x29e>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 80052ac:	69bb      	ldr	r3, [r7, #24]
 80052ae:	015a      	lsls	r2, r3, #5
 80052b0:	69fb      	ldr	r3, [r7, #28]
 80052b2:	4413      	add	r3, r2
 80052b4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	69ba      	ldr	r2, [r7, #24]
 80052bc:	0151      	lsls	r1, r2, #5
 80052be:	69fa      	ldr	r2, [r7, #28]
 80052c0:	440a      	add	r2, r1
 80052c2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80052c6:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80052ca:	6013      	str	r3, [r2, #0]
 80052cc:	e00f      	b.n	80052ee <USB_EPStartXfer+0x2be>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 80052ce:	69bb      	ldr	r3, [r7, #24]
 80052d0:	015a      	lsls	r2, r3, #5
 80052d2:	69fb      	ldr	r3, [r7, #28]
 80052d4:	4413      	add	r3, r2
 80052d6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	69ba      	ldr	r2, [r7, #24]
 80052de:	0151      	lsls	r1, r2, #5
 80052e0:	69fa      	ldr	r2, [r7, #28]
 80052e2:	440a      	add	r2, r1
 80052e4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80052e8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80052ec:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 80052ee:	68bb      	ldr	r3, [r7, #8]
 80052f0:	68d9      	ldr	r1, [r3, #12]
 80052f2:	68bb      	ldr	r3, [r7, #8]
 80052f4:	781a      	ldrb	r2, [r3, #0]
 80052f6:	68bb      	ldr	r3, [r7, #8]
 80052f8:	695b      	ldr	r3, [r3, #20]
 80052fa:	b298      	uxth	r0, r3
 80052fc:	79fb      	ldrb	r3, [r7, #7]
 80052fe:	9300      	str	r3, [sp, #0]
 8005300:	4603      	mov	r3, r0
 8005302:	68f8      	ldr	r0, [r7, #12]
 8005304:	f000 fa38 	bl	8005778 <USB_WritePacket>
 8005308:	e0d2      	b.n	80054b0 <USB_EPStartXfer+0x480>
 800530a:	bf00      	nop
 800530c:	e007ffff 	.word	0xe007ffff
 8005310:	fff80000 	.word	0xfff80000
 8005314:	1ff80000 	.word	0x1ff80000
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8005318:	69bb      	ldr	r3, [r7, #24]
 800531a:	015a      	lsls	r2, r3, #5
 800531c:	69fb      	ldr	r3, [r7, #28]
 800531e:	4413      	add	r3, r2
 8005320:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005324:	691a      	ldr	r2, [r3, #16]
 8005326:	69bb      	ldr	r3, [r7, #24]
 8005328:	0159      	lsls	r1, r3, #5
 800532a:	69fb      	ldr	r3, [r7, #28]
 800532c:	440b      	add	r3, r1
 800532e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005332:	4619      	mov	r1, r3
 8005334:	4b61      	ldr	r3, [pc, #388]	; (80054bc <USB_EPStartXfer+0x48c>)
 8005336:	4013      	ands	r3, r2
 8005338:	610b      	str	r3, [r1, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800533a:	69bb      	ldr	r3, [r7, #24]
 800533c:	015a      	lsls	r2, r3, #5
 800533e:	69fb      	ldr	r3, [r7, #28]
 8005340:	4413      	add	r3, r2
 8005342:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005346:	691a      	ldr	r2, [r3, #16]
 8005348:	69bb      	ldr	r3, [r7, #24]
 800534a:	0159      	lsls	r1, r3, #5
 800534c:	69fb      	ldr	r3, [r7, #28]
 800534e:	440b      	add	r3, r1
 8005350:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005354:	4619      	mov	r1, r3
 8005356:	4b5a      	ldr	r3, [pc, #360]	; (80054c0 <USB_EPStartXfer+0x490>)
 8005358:	4013      	ands	r3, r2
 800535a:	610b      	str	r3, [r1, #16]

    if (ep->xfer_len == 0U)
 800535c:	68bb      	ldr	r3, [r7, #8]
 800535e:	695b      	ldr	r3, [r3, #20]
 8005360:	2b00      	cmp	r3, #0
 8005362:	d123      	bne.n	80053ac <USB_EPStartXfer+0x37c>
    {
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8005364:	69bb      	ldr	r3, [r7, #24]
 8005366:	015a      	lsls	r2, r3, #5
 8005368:	69fb      	ldr	r3, [r7, #28]
 800536a:	4413      	add	r3, r2
 800536c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005370:	691a      	ldr	r2, [r3, #16]
 8005372:	68bb      	ldr	r3, [r7, #8]
 8005374:	689b      	ldr	r3, [r3, #8]
 8005376:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800537a:	69b9      	ldr	r1, [r7, #24]
 800537c:	0148      	lsls	r0, r1, #5
 800537e:	69f9      	ldr	r1, [r7, #28]
 8005380:	4401      	add	r1, r0
 8005382:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8005386:	4313      	orrs	r3, r2
 8005388:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800538a:	69bb      	ldr	r3, [r7, #24]
 800538c:	015a      	lsls	r2, r3, #5
 800538e:	69fb      	ldr	r3, [r7, #28]
 8005390:	4413      	add	r3, r2
 8005392:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005396:	691b      	ldr	r3, [r3, #16]
 8005398:	69ba      	ldr	r2, [r7, #24]
 800539a:	0151      	lsls	r1, r2, #5
 800539c:	69fa      	ldr	r2, [r7, #28]
 800539e:	440a      	add	r2, r1
 80053a0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80053a4:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80053a8:	6113      	str	r3, [r2, #16]
 80053aa:	e033      	b.n	8005414 <USB_EPStartXfer+0x3e4>
    }
    else
    {
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 80053ac:	68bb      	ldr	r3, [r7, #8]
 80053ae:	695a      	ldr	r2, [r3, #20]
 80053b0:	68bb      	ldr	r3, [r7, #8]
 80053b2:	689b      	ldr	r3, [r3, #8]
 80053b4:	4413      	add	r3, r2
 80053b6:	1e5a      	subs	r2, r3, #1
 80053b8:	68bb      	ldr	r3, [r7, #8]
 80053ba:	689b      	ldr	r3, [r3, #8]
 80053bc:	fbb2 f3f3 	udiv	r3, r2, r3
 80053c0:	82fb      	strh	r3, [r7, #22]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 80053c2:	69bb      	ldr	r3, [r7, #24]
 80053c4:	015a      	lsls	r2, r3, #5
 80053c6:	69fb      	ldr	r3, [r7, #28]
 80053c8:	4413      	add	r3, r2
 80053ca:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80053ce:	691a      	ldr	r2, [r3, #16]
 80053d0:	8afb      	ldrh	r3, [r7, #22]
 80053d2:	04d9      	lsls	r1, r3, #19
 80053d4:	4b3b      	ldr	r3, [pc, #236]	; (80054c4 <USB_EPStartXfer+0x494>)
 80053d6:	400b      	ands	r3, r1
 80053d8:	69b9      	ldr	r1, [r7, #24]
 80053da:	0148      	lsls	r0, r1, #5
 80053dc:	69f9      	ldr	r1, [r7, #28]
 80053de:	4401      	add	r1, r0
 80053e0:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 80053e4:	4313      	orrs	r3, r2
 80053e6:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket * pktcnt);
 80053e8:	69bb      	ldr	r3, [r7, #24]
 80053ea:	015a      	lsls	r2, r3, #5
 80053ec:	69fb      	ldr	r3, [r7, #28]
 80053ee:	4413      	add	r3, r2
 80053f0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80053f4:	691a      	ldr	r2, [r3, #16]
 80053f6:	68bb      	ldr	r3, [r7, #8]
 80053f8:	689b      	ldr	r3, [r3, #8]
 80053fa:	8af9      	ldrh	r1, [r7, #22]
 80053fc:	fb01 f303 	mul.w	r3, r1, r3
 8005400:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005404:	69b9      	ldr	r1, [r7, #24]
 8005406:	0148      	lsls	r0, r1, #5
 8005408:	69f9      	ldr	r1, [r7, #28]
 800540a:	4401      	add	r1, r0
 800540c:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8005410:	4313      	orrs	r3, r2
 8005412:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8005414:	79fb      	ldrb	r3, [r7, #7]
 8005416:	2b01      	cmp	r3, #1
 8005418:	d10d      	bne.n	8005436 <USB_EPStartXfer+0x406>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800541a:	68bb      	ldr	r3, [r7, #8]
 800541c:	68db      	ldr	r3, [r3, #12]
 800541e:	2b00      	cmp	r3, #0
 8005420:	d009      	beq.n	8005436 <USB_EPStartXfer+0x406>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8005422:	68bb      	ldr	r3, [r7, #8]
 8005424:	68d9      	ldr	r1, [r3, #12]
 8005426:	69bb      	ldr	r3, [r7, #24]
 8005428:	015a      	lsls	r2, r3, #5
 800542a:	69fb      	ldr	r3, [r7, #28]
 800542c:	4413      	add	r3, r2
 800542e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005432:	460a      	mov	r2, r1
 8005434:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 8005436:	68bb      	ldr	r3, [r7, #8]
 8005438:	78db      	ldrb	r3, [r3, #3]
 800543a:	2b01      	cmp	r3, #1
 800543c:	d128      	bne.n	8005490 <USB_EPStartXfer+0x460>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800543e:	69fb      	ldr	r3, [r7, #28]
 8005440:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005444:	689b      	ldr	r3, [r3, #8]
 8005446:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800544a:	2b00      	cmp	r3, #0
 800544c:	d110      	bne.n	8005470 <USB_EPStartXfer+0x440>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 800544e:	69bb      	ldr	r3, [r7, #24]
 8005450:	015a      	lsls	r2, r3, #5
 8005452:	69fb      	ldr	r3, [r7, #28]
 8005454:	4413      	add	r3, r2
 8005456:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	69ba      	ldr	r2, [r7, #24]
 800545e:	0151      	lsls	r1, r2, #5
 8005460:	69fa      	ldr	r2, [r7, #28]
 8005462:	440a      	add	r2, r1
 8005464:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005468:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800546c:	6013      	str	r3, [r2, #0]
 800546e:	e00f      	b.n	8005490 <USB_EPStartXfer+0x460>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8005470:	69bb      	ldr	r3, [r7, #24]
 8005472:	015a      	lsls	r2, r3, #5
 8005474:	69fb      	ldr	r3, [r7, #28]
 8005476:	4413      	add	r3, r2
 8005478:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800547c:	681b      	ldr	r3, [r3, #0]
 800547e:	69ba      	ldr	r2, [r7, #24]
 8005480:	0151      	lsls	r1, r2, #5
 8005482:	69fa      	ldr	r2, [r7, #28]
 8005484:	440a      	add	r2, r1
 8005486:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800548a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800548e:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8005490:	69bb      	ldr	r3, [r7, #24]
 8005492:	015a      	lsls	r2, r3, #5
 8005494:	69fb      	ldr	r3, [r7, #28]
 8005496:	4413      	add	r3, r2
 8005498:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800549c:	681b      	ldr	r3, [r3, #0]
 800549e:	69ba      	ldr	r2, [r7, #24]
 80054a0:	0151      	lsls	r1, r2, #5
 80054a2:	69fa      	ldr	r2, [r7, #28]
 80054a4:	440a      	add	r2, r1
 80054a6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80054aa:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80054ae:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80054b0:	2300      	movs	r3, #0
}
 80054b2:	4618      	mov	r0, r3
 80054b4:	3720      	adds	r7, #32
 80054b6:	46bd      	mov	sp, r7
 80054b8:	bd80      	pop	{r7, pc}
 80054ba:	bf00      	nop
 80054bc:	fff80000 	.word	0xfff80000
 80054c0:	e007ffff 	.word	0xe007ffff
 80054c4:	1ff80000 	.word	0x1ff80000

080054c8 <USB_EP0StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 80054c8:	b480      	push	{r7}
 80054ca:	b087      	sub	sp, #28
 80054cc:	af00      	add	r7, sp, #0
 80054ce:	60f8      	str	r0, [r7, #12]
 80054d0:	60b9      	str	r1, [r7, #8]
 80054d2:	4613      	mov	r3, r2
 80054d4:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80054d6:	68fb      	ldr	r3, [r7, #12]
 80054d8:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 80054da:	68bb      	ldr	r3, [r7, #8]
 80054dc:	781b      	ldrb	r3, [r3, #0]
 80054de:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 80054e0:	68bb      	ldr	r3, [r7, #8]
 80054e2:	785b      	ldrb	r3, [r3, #1]
 80054e4:	2b01      	cmp	r3, #1
 80054e6:	f040 80cd 	bne.w	8005684 <USB_EP0StartXfer+0x1bc>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 80054ea:	68bb      	ldr	r3, [r7, #8]
 80054ec:	695b      	ldr	r3, [r3, #20]
 80054ee:	2b00      	cmp	r3, #0
 80054f0:	d132      	bne.n	8005558 <USB_EP0StartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80054f2:	693b      	ldr	r3, [r7, #16]
 80054f4:	015a      	lsls	r2, r3, #5
 80054f6:	697b      	ldr	r3, [r7, #20]
 80054f8:	4413      	add	r3, r2
 80054fa:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80054fe:	691a      	ldr	r2, [r3, #16]
 8005500:	693b      	ldr	r3, [r7, #16]
 8005502:	0159      	lsls	r1, r3, #5
 8005504:	697b      	ldr	r3, [r7, #20]
 8005506:	440b      	add	r3, r1
 8005508:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800550c:	4619      	mov	r1, r3
 800550e:	4b98      	ldr	r3, [pc, #608]	; (8005770 <USB_EP0StartXfer+0x2a8>)
 8005510:	4013      	ands	r3, r2
 8005512:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8005514:	693b      	ldr	r3, [r7, #16]
 8005516:	015a      	lsls	r2, r3, #5
 8005518:	697b      	ldr	r3, [r7, #20]
 800551a:	4413      	add	r3, r2
 800551c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005520:	691b      	ldr	r3, [r3, #16]
 8005522:	693a      	ldr	r2, [r7, #16]
 8005524:	0151      	lsls	r1, r2, #5
 8005526:	697a      	ldr	r2, [r7, #20]
 8005528:	440a      	add	r2, r1
 800552a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800552e:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8005532:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8005534:	693b      	ldr	r3, [r7, #16]
 8005536:	015a      	lsls	r2, r3, #5
 8005538:	697b      	ldr	r3, [r7, #20]
 800553a:	4413      	add	r3, r2
 800553c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005540:	691a      	ldr	r2, [r3, #16]
 8005542:	693b      	ldr	r3, [r7, #16]
 8005544:	0159      	lsls	r1, r3, #5
 8005546:	697b      	ldr	r3, [r7, #20]
 8005548:	440b      	add	r3, r1
 800554a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800554e:	4619      	mov	r1, r3
 8005550:	4b88      	ldr	r3, [pc, #544]	; (8005774 <USB_EP0StartXfer+0x2ac>)
 8005552:	4013      	ands	r3, r2
 8005554:	610b      	str	r3, [r1, #16]
 8005556:	e04e      	b.n	80055f6 <USB_EP0StartXfer+0x12e>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8005558:	693b      	ldr	r3, [r7, #16]
 800555a:	015a      	lsls	r2, r3, #5
 800555c:	697b      	ldr	r3, [r7, #20]
 800555e:	4413      	add	r3, r2
 8005560:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005564:	691a      	ldr	r2, [r3, #16]
 8005566:	693b      	ldr	r3, [r7, #16]
 8005568:	0159      	lsls	r1, r3, #5
 800556a:	697b      	ldr	r3, [r7, #20]
 800556c:	440b      	add	r3, r1
 800556e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005572:	4619      	mov	r1, r3
 8005574:	4b7f      	ldr	r3, [pc, #508]	; (8005774 <USB_EP0StartXfer+0x2ac>)
 8005576:	4013      	ands	r3, r2
 8005578:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800557a:	693b      	ldr	r3, [r7, #16]
 800557c:	015a      	lsls	r2, r3, #5
 800557e:	697b      	ldr	r3, [r7, #20]
 8005580:	4413      	add	r3, r2
 8005582:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005586:	691a      	ldr	r2, [r3, #16]
 8005588:	693b      	ldr	r3, [r7, #16]
 800558a:	0159      	lsls	r1, r3, #5
 800558c:	697b      	ldr	r3, [r7, #20]
 800558e:	440b      	add	r3, r1
 8005590:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005594:	4619      	mov	r1, r3
 8005596:	4b76      	ldr	r3, [pc, #472]	; (8005770 <USB_EP0StartXfer+0x2a8>)
 8005598:	4013      	ands	r3, r2
 800559a:	610b      	str	r3, [r1, #16]

      if (ep->xfer_len > ep->maxpacket)
 800559c:	68bb      	ldr	r3, [r7, #8]
 800559e:	695a      	ldr	r2, [r3, #20]
 80055a0:	68bb      	ldr	r3, [r7, #8]
 80055a2:	689b      	ldr	r3, [r3, #8]
 80055a4:	429a      	cmp	r2, r3
 80055a6:	d903      	bls.n	80055b0 <USB_EP0StartXfer+0xe8>
      {
        ep->xfer_len = ep->maxpacket;
 80055a8:	68bb      	ldr	r3, [r7, #8]
 80055aa:	689a      	ldr	r2, [r3, #8]
 80055ac:	68bb      	ldr	r3, [r7, #8]
 80055ae:	615a      	str	r2, [r3, #20]
      }
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80055b0:	693b      	ldr	r3, [r7, #16]
 80055b2:	015a      	lsls	r2, r3, #5
 80055b4:	697b      	ldr	r3, [r7, #20]
 80055b6:	4413      	add	r3, r2
 80055b8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80055bc:	691b      	ldr	r3, [r3, #16]
 80055be:	693a      	ldr	r2, [r7, #16]
 80055c0:	0151      	lsls	r1, r2, #5
 80055c2:	697a      	ldr	r2, [r7, #20]
 80055c4:	440a      	add	r2, r1
 80055c6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80055ca:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80055ce:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 80055d0:	693b      	ldr	r3, [r7, #16]
 80055d2:	015a      	lsls	r2, r3, #5
 80055d4:	697b      	ldr	r3, [r7, #20]
 80055d6:	4413      	add	r3, r2
 80055d8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80055dc:	691a      	ldr	r2, [r3, #16]
 80055de:	68bb      	ldr	r3, [r7, #8]
 80055e0:	695b      	ldr	r3, [r3, #20]
 80055e2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80055e6:	6939      	ldr	r1, [r7, #16]
 80055e8:	0148      	lsls	r0, r1, #5
 80055ea:	6979      	ldr	r1, [r7, #20]
 80055ec:	4401      	add	r1, r0
 80055ee:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 80055f2:	4313      	orrs	r3, r2
 80055f4:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 80055f6:	79fb      	ldrb	r3, [r7, #7]
 80055f8:	2b01      	cmp	r3, #1
 80055fa:	d11e      	bne.n	800563a <USB_EP0StartXfer+0x172>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 80055fc:	68bb      	ldr	r3, [r7, #8]
 80055fe:	691b      	ldr	r3, [r3, #16]
 8005600:	2b00      	cmp	r3, #0
 8005602:	d009      	beq.n	8005618 <USB_EP0StartXfer+0x150>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8005604:	693b      	ldr	r3, [r7, #16]
 8005606:	015a      	lsls	r2, r3, #5
 8005608:	697b      	ldr	r3, [r7, #20]
 800560a:	4413      	add	r3, r2
 800560c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005610:	461a      	mov	r2, r3
 8005612:	68bb      	ldr	r3, [r7, #8]
 8005614:	691b      	ldr	r3, [r3, #16]
 8005616:	6153      	str	r3, [r2, #20]
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8005618:	693b      	ldr	r3, [r7, #16]
 800561a:	015a      	lsls	r2, r3, #5
 800561c:	697b      	ldr	r3, [r7, #20]
 800561e:	4413      	add	r3, r2
 8005620:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005624:	681b      	ldr	r3, [r3, #0]
 8005626:	693a      	ldr	r2, [r7, #16]
 8005628:	0151      	lsls	r1, r2, #5
 800562a:	697a      	ldr	r2, [r7, #20]
 800562c:	440a      	add	r2, r1
 800562e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005632:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8005636:	6013      	str	r3, [r2, #0]
 8005638:	e092      	b.n	8005760 <USB_EP0StartXfer+0x298>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800563a:	693b      	ldr	r3, [r7, #16]
 800563c:	015a      	lsls	r2, r3, #5
 800563e:	697b      	ldr	r3, [r7, #20]
 8005640:	4413      	add	r3, r2
 8005642:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	693a      	ldr	r2, [r7, #16]
 800564a:	0151      	lsls	r1, r2, #5
 800564c:	697a      	ldr	r2, [r7, #20]
 800564e:	440a      	add	r2, r1
 8005650:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005654:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8005658:	6013      	str	r3, [r2, #0]

      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 800565a:	68bb      	ldr	r3, [r7, #8]
 800565c:	695b      	ldr	r3, [r3, #20]
 800565e:	2b00      	cmp	r3, #0
 8005660:	d07e      	beq.n	8005760 <USB_EP0StartXfer+0x298>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8005662:	697b      	ldr	r3, [r7, #20]
 8005664:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005668:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800566a:	68bb      	ldr	r3, [r7, #8]
 800566c:	781b      	ldrb	r3, [r3, #0]
 800566e:	f003 030f 	and.w	r3, r3, #15
 8005672:	2101      	movs	r1, #1
 8005674:	fa01 f303 	lsl.w	r3, r1, r3
 8005678:	6979      	ldr	r1, [r7, #20]
 800567a:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800567e:	4313      	orrs	r3, r2
 8005680:	634b      	str	r3, [r1, #52]	; 0x34
 8005682:	e06d      	b.n	8005760 <USB_EP0StartXfer+0x298>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8005684:	693b      	ldr	r3, [r7, #16]
 8005686:	015a      	lsls	r2, r3, #5
 8005688:	697b      	ldr	r3, [r7, #20]
 800568a:	4413      	add	r3, r2
 800568c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005690:	691a      	ldr	r2, [r3, #16]
 8005692:	693b      	ldr	r3, [r7, #16]
 8005694:	0159      	lsls	r1, r3, #5
 8005696:	697b      	ldr	r3, [r7, #20]
 8005698:	440b      	add	r3, r1
 800569a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800569e:	4619      	mov	r1, r3
 80056a0:	4b34      	ldr	r3, [pc, #208]	; (8005774 <USB_EP0StartXfer+0x2ac>)
 80056a2:	4013      	ands	r3, r2
 80056a4:	610b      	str	r3, [r1, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 80056a6:	693b      	ldr	r3, [r7, #16]
 80056a8:	015a      	lsls	r2, r3, #5
 80056aa:	697b      	ldr	r3, [r7, #20]
 80056ac:	4413      	add	r3, r2
 80056ae:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80056b2:	691a      	ldr	r2, [r3, #16]
 80056b4:	693b      	ldr	r3, [r7, #16]
 80056b6:	0159      	lsls	r1, r3, #5
 80056b8:	697b      	ldr	r3, [r7, #20]
 80056ba:	440b      	add	r3, r1
 80056bc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80056c0:	4619      	mov	r1, r3
 80056c2:	4b2b      	ldr	r3, [pc, #172]	; (8005770 <USB_EP0StartXfer+0x2a8>)
 80056c4:	4013      	ands	r3, r2
 80056c6:	610b      	str	r3, [r1, #16]

    if (ep->xfer_len > 0U)
 80056c8:	68bb      	ldr	r3, [r7, #8]
 80056ca:	695b      	ldr	r3, [r3, #20]
 80056cc:	2b00      	cmp	r3, #0
 80056ce:	d003      	beq.n	80056d8 <USB_EP0StartXfer+0x210>
    {
      ep->xfer_len = ep->maxpacket;
 80056d0:	68bb      	ldr	r3, [r7, #8]
 80056d2:	689a      	ldr	r2, [r3, #8]
 80056d4:	68bb      	ldr	r3, [r7, #8]
 80056d6:	615a      	str	r2, [r3, #20]
    }

    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80056d8:	693b      	ldr	r3, [r7, #16]
 80056da:	015a      	lsls	r2, r3, #5
 80056dc:	697b      	ldr	r3, [r7, #20]
 80056de:	4413      	add	r3, r2
 80056e0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80056e4:	691b      	ldr	r3, [r3, #16]
 80056e6:	693a      	ldr	r2, [r7, #16]
 80056e8:	0151      	lsls	r1, r2, #5
 80056ea:	697a      	ldr	r2, [r7, #20]
 80056ec:	440a      	add	r2, r1
 80056ee:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80056f2:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80056f6:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket));
 80056f8:	693b      	ldr	r3, [r7, #16]
 80056fa:	015a      	lsls	r2, r3, #5
 80056fc:	697b      	ldr	r3, [r7, #20]
 80056fe:	4413      	add	r3, r2
 8005700:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005704:	691a      	ldr	r2, [r3, #16]
 8005706:	68bb      	ldr	r3, [r7, #8]
 8005708:	689b      	ldr	r3, [r3, #8]
 800570a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800570e:	6939      	ldr	r1, [r7, #16]
 8005710:	0148      	lsls	r0, r1, #5
 8005712:	6979      	ldr	r1, [r7, #20]
 8005714:	4401      	add	r1, r0
 8005716:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800571a:	4313      	orrs	r3, r2
 800571c:	610b      	str	r3, [r1, #16]

    if (dma == 1U)
 800571e:	79fb      	ldrb	r3, [r7, #7]
 8005720:	2b01      	cmp	r3, #1
 8005722:	d10d      	bne.n	8005740 <USB_EP0StartXfer+0x278>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8005724:	68bb      	ldr	r3, [r7, #8]
 8005726:	68db      	ldr	r3, [r3, #12]
 8005728:	2b00      	cmp	r3, #0
 800572a:	d009      	beq.n	8005740 <USB_EP0StartXfer+0x278>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800572c:	68bb      	ldr	r3, [r7, #8]
 800572e:	68d9      	ldr	r1, [r3, #12]
 8005730:	693b      	ldr	r3, [r7, #16]
 8005732:	015a      	lsls	r2, r3, #5
 8005734:	697b      	ldr	r3, [r7, #20]
 8005736:	4413      	add	r3, r2
 8005738:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800573c:	460a      	mov	r2, r1
 800573e:	615a      	str	r2, [r3, #20]
      }
    }

    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8005740:	693b      	ldr	r3, [r7, #16]
 8005742:	015a      	lsls	r2, r3, #5
 8005744:	697b      	ldr	r3, [r7, #20]
 8005746:	4413      	add	r3, r2
 8005748:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	693a      	ldr	r2, [r7, #16]
 8005750:	0151      	lsls	r1, r2, #5
 8005752:	697a      	ldr	r2, [r7, #20]
 8005754:	440a      	add	r2, r1
 8005756:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800575a:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800575e:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8005760:	2300      	movs	r3, #0
}
 8005762:	4618      	mov	r0, r3
 8005764:	371c      	adds	r7, #28
 8005766:	46bd      	mov	sp, r7
 8005768:	f85d 7b04 	ldr.w	r7, [sp], #4
 800576c:	4770      	bx	lr
 800576e:	bf00      	nop
 8005770:	e007ffff 	.word	0xe007ffff
 8005774:	fff80000 	.word	0xfff80000

08005778 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8005778:	b480      	push	{r7}
 800577a:	b089      	sub	sp, #36	; 0x24
 800577c:	af00      	add	r7, sp, #0
 800577e:	60f8      	str	r0, [r7, #12]
 8005780:	60b9      	str	r1, [r7, #8]
 8005782:	4611      	mov	r1, r2
 8005784:	461a      	mov	r2, r3
 8005786:	460b      	mov	r3, r1
 8005788:	71fb      	strb	r3, [r7, #7]
 800578a:	4613      	mov	r3, r2
 800578c:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800578e:	68fb      	ldr	r3, [r7, #12]
 8005790:	617b      	str	r3, [r7, #20]
  uint32_t *pSrc = (uint32_t *)src;
 8005792:	68bb      	ldr	r3, [r7, #8]
 8005794:	61fb      	str	r3, [r7, #28]
  uint32_t count32b, i;

  if (dma == 0U)
 8005796:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800579a:	2b00      	cmp	r3, #0
 800579c:	d11a      	bne.n	80057d4 <USB_WritePacket+0x5c>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800579e:	88bb      	ldrh	r3, [r7, #4]
 80057a0:	3303      	adds	r3, #3
 80057a2:	089b      	lsrs	r3, r3, #2
 80057a4:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 80057a6:	2300      	movs	r3, #0
 80057a8:	61bb      	str	r3, [r7, #24]
 80057aa:	e00f      	b.n	80057cc <USB_WritePacket+0x54>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 80057ac:	79fb      	ldrb	r3, [r7, #7]
 80057ae:	031a      	lsls	r2, r3, #12
 80057b0:	697b      	ldr	r3, [r7, #20]
 80057b2:	4413      	add	r3, r2
 80057b4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80057b8:	461a      	mov	r2, r3
 80057ba:	69fb      	ldr	r3, [r7, #28]
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	6013      	str	r3, [r2, #0]
      pSrc++;
 80057c0:	69fb      	ldr	r3, [r7, #28]
 80057c2:	3304      	adds	r3, #4
 80057c4:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 80057c6:	69bb      	ldr	r3, [r7, #24]
 80057c8:	3301      	adds	r3, #1
 80057ca:	61bb      	str	r3, [r7, #24]
 80057cc:	69ba      	ldr	r2, [r7, #24]
 80057ce:	693b      	ldr	r3, [r7, #16]
 80057d0:	429a      	cmp	r2, r3
 80057d2:	d3eb      	bcc.n	80057ac <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 80057d4:	2300      	movs	r3, #0
}
 80057d6:	4618      	mov	r0, r3
 80057d8:	3724      	adds	r7, #36	; 0x24
 80057da:	46bd      	mov	sp, r7
 80057dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057e0:	4770      	bx	lr

080057e2 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 80057e2:	b480      	push	{r7}
 80057e4:	b089      	sub	sp, #36	; 0x24
 80057e6:	af00      	add	r7, sp, #0
 80057e8:	60f8      	str	r0, [r7, #12]
 80057ea:	60b9      	str	r1, [r7, #8]
 80057ec:	4613      	mov	r3, r2
 80057ee:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80057f0:	68fb      	ldr	r3, [r7, #12]
 80057f2:	617b      	str	r3, [r7, #20]
  uint32_t *pDest = (uint32_t *)dest;
 80057f4:	68bb      	ldr	r3, [r7, #8]
 80057f6:	61fb      	str	r3, [r7, #28]
  uint32_t i;
  uint32_t count32b = ((uint32_t)len + 3U) / 4U;
 80057f8:	88fb      	ldrh	r3, [r7, #6]
 80057fa:	3303      	adds	r3, #3
 80057fc:	089b      	lsrs	r3, r3, #2
 80057fe:	613b      	str	r3, [r7, #16]

  for (i = 0U; i < count32b; i++)
 8005800:	2300      	movs	r3, #0
 8005802:	61bb      	str	r3, [r7, #24]
 8005804:	e00b      	b.n	800581e <USB_ReadPacket+0x3c>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8005806:	697b      	ldr	r3, [r7, #20]
 8005808:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800580c:	681a      	ldr	r2, [r3, #0]
 800580e:	69fb      	ldr	r3, [r7, #28]
 8005810:	601a      	str	r2, [r3, #0]
    pDest++;
 8005812:	69fb      	ldr	r3, [r7, #28]
 8005814:	3304      	adds	r3, #4
 8005816:	61fb      	str	r3, [r7, #28]
  for (i = 0U; i < count32b; i++)
 8005818:	69bb      	ldr	r3, [r7, #24]
 800581a:	3301      	adds	r3, #1
 800581c:	61bb      	str	r3, [r7, #24]
 800581e:	69ba      	ldr	r2, [r7, #24]
 8005820:	693b      	ldr	r3, [r7, #16]
 8005822:	429a      	cmp	r2, r3
 8005824:	d3ef      	bcc.n	8005806 <USB_ReadPacket+0x24>
  }

  return ((void *)pDest);
 8005826:	69fb      	ldr	r3, [r7, #28]
}
 8005828:	4618      	mov	r0, r3
 800582a:	3724      	adds	r7, #36	; 0x24
 800582c:	46bd      	mov	sp, r7
 800582e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005832:	4770      	bx	lr

08005834 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8005834:	b480      	push	{r7}
 8005836:	b085      	sub	sp, #20
 8005838:	af00      	add	r7, sp, #0
 800583a:	6078      	str	r0, [r7, #4]
 800583c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8005842:	683b      	ldr	r3, [r7, #0]
 8005844:	781b      	ldrb	r3, [r3, #0]
 8005846:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8005848:	683b      	ldr	r3, [r7, #0]
 800584a:	785b      	ldrb	r3, [r3, #1]
 800584c:	2b01      	cmp	r3, #1
 800584e:	d12c      	bne.n	80058aa <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8005850:	68bb      	ldr	r3, [r7, #8]
 8005852:	015a      	lsls	r2, r3, #5
 8005854:	68fb      	ldr	r3, [r7, #12]
 8005856:	4413      	add	r3, r2
 8005858:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800585c:	681b      	ldr	r3, [r3, #0]
 800585e:	2b00      	cmp	r3, #0
 8005860:	db12      	blt.n	8005888 <USB_EPSetStall+0x54>
 8005862:	68bb      	ldr	r3, [r7, #8]
 8005864:	2b00      	cmp	r3, #0
 8005866:	d00f      	beq.n	8005888 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8005868:	68bb      	ldr	r3, [r7, #8]
 800586a:	015a      	lsls	r2, r3, #5
 800586c:	68fb      	ldr	r3, [r7, #12]
 800586e:	4413      	add	r3, r2
 8005870:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005874:	681b      	ldr	r3, [r3, #0]
 8005876:	68ba      	ldr	r2, [r7, #8]
 8005878:	0151      	lsls	r1, r2, #5
 800587a:	68fa      	ldr	r2, [r7, #12]
 800587c:	440a      	add	r2, r1
 800587e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005882:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8005886:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8005888:	68bb      	ldr	r3, [r7, #8]
 800588a:	015a      	lsls	r2, r3, #5
 800588c:	68fb      	ldr	r3, [r7, #12]
 800588e:	4413      	add	r3, r2
 8005890:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005894:	681b      	ldr	r3, [r3, #0]
 8005896:	68ba      	ldr	r2, [r7, #8]
 8005898:	0151      	lsls	r1, r2, #5
 800589a:	68fa      	ldr	r2, [r7, #12]
 800589c:	440a      	add	r2, r1
 800589e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80058a2:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80058a6:	6013      	str	r3, [r2, #0]
 80058a8:	e02b      	b.n	8005902 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 80058aa:	68bb      	ldr	r3, [r7, #8]
 80058ac:	015a      	lsls	r2, r3, #5
 80058ae:	68fb      	ldr	r3, [r7, #12]
 80058b0:	4413      	add	r3, r2
 80058b2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80058b6:	681b      	ldr	r3, [r3, #0]
 80058b8:	2b00      	cmp	r3, #0
 80058ba:	db12      	blt.n	80058e2 <USB_EPSetStall+0xae>
 80058bc:	68bb      	ldr	r3, [r7, #8]
 80058be:	2b00      	cmp	r3, #0
 80058c0:	d00f      	beq.n	80058e2 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 80058c2:	68bb      	ldr	r3, [r7, #8]
 80058c4:	015a      	lsls	r2, r3, #5
 80058c6:	68fb      	ldr	r3, [r7, #12]
 80058c8:	4413      	add	r3, r2
 80058ca:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	68ba      	ldr	r2, [r7, #8]
 80058d2:	0151      	lsls	r1, r2, #5
 80058d4:	68fa      	ldr	r2, [r7, #12]
 80058d6:	440a      	add	r2, r1
 80058d8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80058dc:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80058e0:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 80058e2:	68bb      	ldr	r3, [r7, #8]
 80058e4:	015a      	lsls	r2, r3, #5
 80058e6:	68fb      	ldr	r3, [r7, #12]
 80058e8:	4413      	add	r3, r2
 80058ea:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	68ba      	ldr	r2, [r7, #8]
 80058f2:	0151      	lsls	r1, r2, #5
 80058f4:	68fa      	ldr	r2, [r7, #12]
 80058f6:	440a      	add	r2, r1
 80058f8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80058fc:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8005900:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8005902:	2300      	movs	r3, #0
}
 8005904:	4618      	mov	r0, r3
 8005906:	3714      	adds	r7, #20
 8005908:	46bd      	mov	sp, r7
 800590a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800590e:	4770      	bx	lr

08005910 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8005910:	b480      	push	{r7}
 8005912:	b085      	sub	sp, #20
 8005914:	af00      	add	r7, sp, #0
 8005916:	6078      	str	r0, [r7, #4]
 8005918:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800591e:	683b      	ldr	r3, [r7, #0]
 8005920:	781b      	ldrb	r3, [r3, #0]
 8005922:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8005924:	683b      	ldr	r3, [r7, #0]
 8005926:	785b      	ldrb	r3, [r3, #1]
 8005928:	2b01      	cmp	r3, #1
 800592a:	d128      	bne.n	800597e <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800592c:	68bb      	ldr	r3, [r7, #8]
 800592e:	015a      	lsls	r2, r3, #5
 8005930:	68fb      	ldr	r3, [r7, #12]
 8005932:	4413      	add	r3, r2
 8005934:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005938:	681b      	ldr	r3, [r3, #0]
 800593a:	68ba      	ldr	r2, [r7, #8]
 800593c:	0151      	lsls	r1, r2, #5
 800593e:	68fa      	ldr	r2, [r7, #12]
 8005940:	440a      	add	r2, r1
 8005942:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005946:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800594a:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800594c:	683b      	ldr	r3, [r7, #0]
 800594e:	78db      	ldrb	r3, [r3, #3]
 8005950:	2b03      	cmp	r3, #3
 8005952:	d003      	beq.n	800595c <USB_EPClearStall+0x4c>
 8005954:	683b      	ldr	r3, [r7, #0]
 8005956:	78db      	ldrb	r3, [r3, #3]
 8005958:	2b02      	cmp	r3, #2
 800595a:	d138      	bne.n	80059ce <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800595c:	68bb      	ldr	r3, [r7, #8]
 800595e:	015a      	lsls	r2, r3, #5
 8005960:	68fb      	ldr	r3, [r7, #12]
 8005962:	4413      	add	r3, r2
 8005964:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005968:	681b      	ldr	r3, [r3, #0]
 800596a:	68ba      	ldr	r2, [r7, #8]
 800596c:	0151      	lsls	r1, r2, #5
 800596e:	68fa      	ldr	r2, [r7, #12]
 8005970:	440a      	add	r2, r1
 8005972:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005976:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800597a:	6013      	str	r3, [r2, #0]
 800597c:	e027      	b.n	80059ce <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800597e:	68bb      	ldr	r3, [r7, #8]
 8005980:	015a      	lsls	r2, r3, #5
 8005982:	68fb      	ldr	r3, [r7, #12]
 8005984:	4413      	add	r3, r2
 8005986:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800598a:	681b      	ldr	r3, [r3, #0]
 800598c:	68ba      	ldr	r2, [r7, #8]
 800598e:	0151      	lsls	r1, r2, #5
 8005990:	68fa      	ldr	r2, [r7, #12]
 8005992:	440a      	add	r2, r1
 8005994:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005998:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800599c:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800599e:	683b      	ldr	r3, [r7, #0]
 80059a0:	78db      	ldrb	r3, [r3, #3]
 80059a2:	2b03      	cmp	r3, #3
 80059a4:	d003      	beq.n	80059ae <USB_EPClearStall+0x9e>
 80059a6:	683b      	ldr	r3, [r7, #0]
 80059a8:	78db      	ldrb	r3, [r3, #3]
 80059aa:	2b02      	cmp	r3, #2
 80059ac:	d10f      	bne.n	80059ce <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 80059ae:	68bb      	ldr	r3, [r7, #8]
 80059b0:	015a      	lsls	r2, r3, #5
 80059b2:	68fb      	ldr	r3, [r7, #12]
 80059b4:	4413      	add	r3, r2
 80059b6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80059ba:	681b      	ldr	r3, [r3, #0]
 80059bc:	68ba      	ldr	r2, [r7, #8]
 80059be:	0151      	lsls	r1, r2, #5
 80059c0:	68fa      	ldr	r2, [r7, #12]
 80059c2:	440a      	add	r2, r1
 80059c4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80059c8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80059cc:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 80059ce:	2300      	movs	r3, #0
}
 80059d0:	4618      	mov	r0, r3
 80059d2:	3714      	adds	r7, #20
 80059d4:	46bd      	mov	sp, r7
 80059d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059da:	4770      	bx	lr

080059dc <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 80059dc:	b480      	push	{r7}
 80059de:	b085      	sub	sp, #20
 80059e0:	af00      	add	r7, sp, #0
 80059e2:	6078      	str	r0, [r7, #4]
 80059e4:	460b      	mov	r3, r1
 80059e6:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 80059ec:	68fb      	ldr	r3, [r7, #12]
 80059ee:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80059f2:	681b      	ldr	r3, [r3, #0]
 80059f4:	68fa      	ldr	r2, [r7, #12]
 80059f6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80059fa:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 80059fe:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8005a00:	68fb      	ldr	r3, [r7, #12]
 8005a02:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005a06:	681a      	ldr	r2, [r3, #0]
 8005a08:	78fb      	ldrb	r3, [r7, #3]
 8005a0a:	011b      	lsls	r3, r3, #4
 8005a0c:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 8005a10:	68f9      	ldr	r1, [r7, #12]
 8005a12:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8005a16:	4313      	orrs	r3, r2
 8005a18:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 8005a1a:	2300      	movs	r3, #0
}
 8005a1c:	4618      	mov	r0, r3
 8005a1e:	3714      	adds	r7, #20
 8005a20:	46bd      	mov	sp, r7
 8005a22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a26:	4770      	bx	lr

08005a28 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 8005a28:	b480      	push	{r7}
 8005a2a:	b085      	sub	sp, #20
 8005a2c:	af00      	add	r7, sp, #0
 8005a2e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8005a34:	68fb      	ldr	r3, [r7, #12]
 8005a36:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	68fa      	ldr	r2, [r7, #12]
 8005a3e:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8005a42:	f023 0303 	bic.w	r3, r3, #3
 8005a46:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8005a48:	68fb      	ldr	r3, [r7, #12]
 8005a4a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005a4e:	685b      	ldr	r3, [r3, #4]
 8005a50:	68fa      	ldr	r2, [r7, #12]
 8005a52:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005a56:	f023 0302 	bic.w	r3, r3, #2
 8005a5a:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8005a5c:	2300      	movs	r3, #0
}
 8005a5e:	4618      	mov	r0, r3
 8005a60:	3714      	adds	r7, #20
 8005a62:	46bd      	mov	sp, r7
 8005a64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a68:	4770      	bx	lr

08005a6a <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 8005a6a:	b480      	push	{r7}
 8005a6c:	b085      	sub	sp, #20
 8005a6e:	af00      	add	r7, sp, #0
 8005a70:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8005a76:	68fb      	ldr	r3, [r7, #12]
 8005a78:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8005a7c:	681b      	ldr	r3, [r3, #0]
 8005a7e:	68fa      	ldr	r2, [r7, #12]
 8005a80:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8005a84:	f023 0303 	bic.w	r3, r3, #3
 8005a88:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8005a8a:	68fb      	ldr	r3, [r7, #12]
 8005a8c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005a90:	685b      	ldr	r3, [r3, #4]
 8005a92:	68fa      	ldr	r2, [r7, #12]
 8005a94:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005a98:	f043 0302 	orr.w	r3, r3, #2
 8005a9c:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8005a9e:	2300      	movs	r3, #0
}
 8005aa0:	4618      	mov	r0, r3
 8005aa2:	3714      	adds	r7, #20
 8005aa4:	46bd      	mov	sp, r7
 8005aa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aaa:	4770      	bx	lr

08005aac <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 8005aac:	b480      	push	{r7}
 8005aae:	b085      	sub	sp, #20
 8005ab0:	af00      	add	r7, sp, #0
 8005ab2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	695b      	ldr	r3, [r3, #20]
 8005ab8:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	699b      	ldr	r3, [r3, #24]
 8005abe:	68fa      	ldr	r2, [r7, #12]
 8005ac0:	4013      	ands	r3, r2
 8005ac2:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8005ac4:	68fb      	ldr	r3, [r7, #12]
}
 8005ac6:	4618      	mov	r0, r3
 8005ac8:	3714      	adds	r7, #20
 8005aca:	46bd      	mov	sp, r7
 8005acc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ad0:	4770      	bx	lr

08005ad2 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8005ad2:	b480      	push	{r7}
 8005ad4:	b085      	sub	sp, #20
 8005ad6:	af00      	add	r7, sp, #0
 8005ad8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8005ade:	68fb      	ldr	r3, [r7, #12]
 8005ae0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005ae4:	699b      	ldr	r3, [r3, #24]
 8005ae6:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8005ae8:	68fb      	ldr	r3, [r7, #12]
 8005aea:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005aee:	69db      	ldr	r3, [r3, #28]
 8005af0:	68ba      	ldr	r2, [r7, #8]
 8005af2:	4013      	ands	r3, r2
 8005af4:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 8005af6:	68bb      	ldr	r3, [r7, #8]
 8005af8:	0c1b      	lsrs	r3, r3, #16
}
 8005afa:	4618      	mov	r0, r3
 8005afc:	3714      	adds	r7, #20
 8005afe:	46bd      	mov	sp, r7
 8005b00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b04:	4770      	bx	lr

08005b06 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8005b06:	b480      	push	{r7}
 8005b08:	b085      	sub	sp, #20
 8005b0a:	af00      	add	r7, sp, #0
 8005b0c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8005b12:	68fb      	ldr	r3, [r7, #12]
 8005b14:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005b18:	699b      	ldr	r3, [r3, #24]
 8005b1a:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8005b1c:	68fb      	ldr	r3, [r7, #12]
 8005b1e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005b22:	69db      	ldr	r3, [r3, #28]
 8005b24:	68ba      	ldr	r2, [r7, #8]
 8005b26:	4013      	ands	r3, r2
 8005b28:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 8005b2a:	68bb      	ldr	r3, [r7, #8]
 8005b2c:	b29b      	uxth	r3, r3
}
 8005b2e:	4618      	mov	r0, r3
 8005b30:	3714      	adds	r7, #20
 8005b32:	46bd      	mov	sp, r7
 8005b34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b38:	4770      	bx	lr

08005b3a <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8005b3a:	b480      	push	{r7}
 8005b3c:	b085      	sub	sp, #20
 8005b3e:	af00      	add	r7, sp, #0
 8005b40:	6078      	str	r0, [r7, #4]
 8005b42:	460b      	mov	r3, r1
 8005b44:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8005b4a:	78fb      	ldrb	r3, [r7, #3]
 8005b4c:	015a      	lsls	r2, r3, #5
 8005b4e:	68fb      	ldr	r3, [r7, #12]
 8005b50:	4413      	add	r3, r2
 8005b52:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005b56:	689b      	ldr	r3, [r3, #8]
 8005b58:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8005b5a:	68fb      	ldr	r3, [r7, #12]
 8005b5c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005b60:	695b      	ldr	r3, [r3, #20]
 8005b62:	68ba      	ldr	r2, [r7, #8]
 8005b64:	4013      	ands	r3, r2
 8005b66:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8005b68:	68bb      	ldr	r3, [r7, #8]
}
 8005b6a:	4618      	mov	r0, r3
 8005b6c:	3714      	adds	r7, #20
 8005b6e:	46bd      	mov	sp, r7
 8005b70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b74:	4770      	bx	lr

08005b76 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8005b76:	b480      	push	{r7}
 8005b78:	b087      	sub	sp, #28
 8005b7a:	af00      	add	r7, sp, #0
 8005b7c:	6078      	str	r0, [r7, #4]
 8005b7e:	460b      	mov	r3, r1
 8005b80:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg, msk, emp;

  msk = USBx_DEVICE->DIEPMSK;
 8005b86:	697b      	ldr	r3, [r7, #20]
 8005b88:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005b8c:	691b      	ldr	r3, [r3, #16]
 8005b8e:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8005b90:	697b      	ldr	r3, [r7, #20]
 8005b92:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005b96:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005b98:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8005b9a:	78fb      	ldrb	r3, [r7, #3]
 8005b9c:	f003 030f 	and.w	r3, r3, #15
 8005ba0:	68fa      	ldr	r2, [r7, #12]
 8005ba2:	fa22 f303 	lsr.w	r3, r2, r3
 8005ba6:	01db      	lsls	r3, r3, #7
 8005ba8:	b2db      	uxtb	r3, r3
 8005baa:	693a      	ldr	r2, [r7, #16]
 8005bac:	4313      	orrs	r3, r2
 8005bae:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8005bb0:	78fb      	ldrb	r3, [r7, #3]
 8005bb2:	015a      	lsls	r2, r3, #5
 8005bb4:	697b      	ldr	r3, [r7, #20]
 8005bb6:	4413      	add	r3, r2
 8005bb8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005bbc:	689b      	ldr	r3, [r3, #8]
 8005bbe:	693a      	ldr	r2, [r7, #16]
 8005bc0:	4013      	ands	r3, r2
 8005bc2:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8005bc4:	68bb      	ldr	r3, [r7, #8]
}
 8005bc6:	4618      	mov	r0, r3
 8005bc8:	371c      	adds	r7, #28
 8005bca:	46bd      	mov	sp, r7
 8005bcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bd0:	4770      	bx	lr

08005bd2 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8005bd2:	b480      	push	{r7}
 8005bd4:	b083      	sub	sp, #12
 8005bd6:	af00      	add	r7, sp, #0
 8005bd8:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	695b      	ldr	r3, [r3, #20]
 8005bde:	f003 0301 	and.w	r3, r3, #1
}
 8005be2:	4618      	mov	r0, r3
 8005be4:	370c      	adds	r7, #12
 8005be6:	46bd      	mov	sp, r7
 8005be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bec:	4770      	bx	lr
	...

08005bf0 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 8005bf0:	b480      	push	{r7}
 8005bf2:	b085      	sub	sp, #20
 8005bf4:	af00      	add	r7, sp, #0
 8005bf6:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8005bfc:	68fb      	ldr	r3, [r7, #12]
 8005bfe:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005c02:	681a      	ldr	r2, [r3, #0]
 8005c04:	68fb      	ldr	r3, [r7, #12]
 8005c06:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005c0a:	4619      	mov	r1, r3
 8005c0c:	4b09      	ldr	r3, [pc, #36]	; (8005c34 <USB_ActivateSetup+0x44>)
 8005c0e:	4013      	ands	r3, r2
 8005c10:	600b      	str	r3, [r1, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8005c12:	68fb      	ldr	r3, [r7, #12]
 8005c14:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005c18:	685b      	ldr	r3, [r3, #4]
 8005c1a:	68fa      	ldr	r2, [r7, #12]
 8005c1c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005c20:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005c24:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8005c26:	2300      	movs	r3, #0
}
 8005c28:	4618      	mov	r0, r3
 8005c2a:	3714      	adds	r7, #20
 8005c2c:	46bd      	mov	sp, r7
 8005c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c32:	4770      	bx	lr
 8005c34:	fffff800 	.word	0xfffff800

08005c38 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 8005c38:	b480      	push	{r7}
 8005c3a:	b087      	sub	sp, #28
 8005c3c:	af00      	add	r7, sp, #0
 8005c3e:	60f8      	str	r0, [r7, #12]
 8005c40:	460b      	mov	r3, r1
 8005c42:	607a      	str	r2, [r7, #4]
 8005c44:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005c46:	68fb      	ldr	r3, [r7, #12]
 8005c48:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8005c4a:	68fb      	ldr	r3, [r7, #12]
 8005c4c:	333c      	adds	r3, #60	; 0x3c
 8005c4e:	3304      	adds	r3, #4
 8005c50:	681b      	ldr	r3, [r3, #0]
 8005c52:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8005c54:	693b      	ldr	r3, [r7, #16]
 8005c56:	4a26      	ldr	r2, [pc, #152]	; (8005cf0 <USB_EP0_OutStart+0xb8>)
 8005c58:	4293      	cmp	r3, r2
 8005c5a:	d90a      	bls.n	8005c72 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8005c5c:	697b      	ldr	r3, [r7, #20]
 8005c5e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005c62:	681b      	ldr	r3, [r3, #0]
 8005c64:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8005c68:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005c6c:	d101      	bne.n	8005c72 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 8005c6e:	2300      	movs	r3, #0
 8005c70:	e037      	b.n	8005ce2 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8005c72:	697b      	ldr	r3, [r7, #20]
 8005c74:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005c78:	461a      	mov	r2, r3
 8005c7a:	2300      	movs	r3, #0
 8005c7c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8005c7e:	697b      	ldr	r3, [r7, #20]
 8005c80:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005c84:	691b      	ldr	r3, [r3, #16]
 8005c86:	697a      	ldr	r2, [r7, #20]
 8005c88:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005c8c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8005c90:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8005c92:	697b      	ldr	r3, [r7, #20]
 8005c94:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005c98:	691b      	ldr	r3, [r3, #16]
 8005c9a:	697a      	ldr	r2, [r7, #20]
 8005c9c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005ca0:	f043 0318 	orr.w	r3, r3, #24
 8005ca4:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 8005ca6:	697b      	ldr	r3, [r7, #20]
 8005ca8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005cac:	691b      	ldr	r3, [r3, #16]
 8005cae:	697a      	ldr	r2, [r7, #20]
 8005cb0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005cb4:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 8005cb8:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 8005cba:	7afb      	ldrb	r3, [r7, #11]
 8005cbc:	2b01      	cmp	r3, #1
 8005cbe:	d10f      	bne.n	8005ce0 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8005cc0:	697b      	ldr	r3, [r7, #20]
 8005cc2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005cc6:	461a      	mov	r2, r3
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8005ccc:	697b      	ldr	r3, [r7, #20]
 8005cce:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005cd2:	681b      	ldr	r3, [r3, #0]
 8005cd4:	697a      	ldr	r2, [r7, #20]
 8005cd6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005cda:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 8005cde:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8005ce0:	2300      	movs	r3, #0
}
 8005ce2:	4618      	mov	r0, r3
 8005ce4:	371c      	adds	r7, #28
 8005ce6:	46bd      	mov	sp, r7
 8005ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cec:	4770      	bx	lr
 8005cee:	bf00      	nop
 8005cf0:	4f54300a 	.word	0x4f54300a

08005cf4 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8005cf4:	b480      	push	{r7}
 8005cf6:	b085      	sub	sp, #20
 8005cf8:	af00      	add	r7, sp, #0
 8005cfa:	6078      	str	r0, [r7, #4]
  uint32_t count = 0U;
 8005cfc:	2300      	movs	r3, #0
 8005cfe:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 8005d00:	68fb      	ldr	r3, [r7, #12]
 8005d02:	3301      	adds	r3, #1
 8005d04:	60fb      	str	r3, [r7, #12]
 8005d06:	68fb      	ldr	r3, [r7, #12]
 8005d08:	4a13      	ldr	r2, [pc, #76]	; (8005d58 <USB_CoreReset+0x64>)
 8005d0a:	4293      	cmp	r3, r2
 8005d0c:	d901      	bls.n	8005d12 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8005d0e:	2303      	movs	r3, #3
 8005d10:	e01b      	b.n	8005d4a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	691b      	ldr	r3, [r3, #16]
 8005d16:	2b00      	cmp	r3, #0
 8005d18:	daf2      	bge.n	8005d00 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8005d1a:	2300      	movs	r3, #0
 8005d1c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	691b      	ldr	r3, [r3, #16]
 8005d22:	f043 0201 	orr.w	r2, r3, #1
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8005d2a:	68fb      	ldr	r3, [r7, #12]
 8005d2c:	3301      	adds	r3, #1
 8005d2e:	60fb      	str	r3, [r7, #12]
 8005d30:	68fb      	ldr	r3, [r7, #12]
 8005d32:	4a09      	ldr	r2, [pc, #36]	; (8005d58 <USB_CoreReset+0x64>)
 8005d34:	4293      	cmp	r3, r2
 8005d36:	d901      	bls.n	8005d3c <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8005d38:	2303      	movs	r3, #3
 8005d3a:	e006      	b.n	8005d4a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	691b      	ldr	r3, [r3, #16]
 8005d40:	f003 0301 	and.w	r3, r3, #1
 8005d44:	2b01      	cmp	r3, #1
 8005d46:	d0f0      	beq.n	8005d2a <USB_CoreReset+0x36>

  return HAL_OK;
 8005d48:	2300      	movs	r3, #0
}
 8005d4a:	4618      	mov	r0, r3
 8005d4c:	3714      	adds	r7, #20
 8005d4e:	46bd      	mov	sp, r7
 8005d50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d54:	4770      	bx	lr
 8005d56:	bf00      	nop
 8005d58:	00030d40 	.word	0x00030d40

08005d5c <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8005d5c:	b580      	push	{r7, lr}
 8005d5e:	b084      	sub	sp, #16
 8005d60:	af00      	add	r7, sp, #0
 8005d62:	6078      	str	r0, [r7, #4]
 8005d64:	460b      	mov	r3, r1
 8005d66:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8005d68:	f44f 7007 	mov.w	r0, #540	; 0x21c
 8005d6c:	f005 fce8 	bl	800b740 <malloc>
 8005d70:	4603      	mov	r3, r0
 8005d72:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8005d74:	68fb      	ldr	r3, [r7, #12]
 8005d76:	2b00      	cmp	r3, #0
 8005d78:	d105      	bne.n	8005d86 <USBD_CDC_Init+0x2a>
  {
    pdev->pClassData = NULL;
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	2200      	movs	r2, #0
 8005d7e:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
    return (uint8_t)USBD_EMEM;
 8005d82:	2302      	movs	r3, #2
 8005d84:	e066      	b.n	8005e54 <USBD_CDC_Init+0xf8>
  }

  pdev->pClassData = (void *)hcdc;
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	68fa      	ldr	r2, [r7, #12]
 8005d8a:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	7c1b      	ldrb	r3, [r3, #16]
 8005d92:	2b00      	cmp	r3, #0
 8005d94:	d119      	bne.n	8005dca <USBD_CDC_Init+0x6e>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8005d96:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005d9a:	2202      	movs	r2, #2
 8005d9c:	2181      	movs	r1, #129	; 0x81
 8005d9e:	6878      	ldr	r0, [r7, #4]
 8005da0:	f005 f8d7 	bl	800af52 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

     pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	2201      	movs	r2, #1
 8005da8:	871a      	strh	r2, [r3, #56]	; 0x38

     /* Open EP OUT */
     (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8005daa:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005dae:	2202      	movs	r2, #2
 8005db0:	2101      	movs	r1, #1
 8005db2:	6878      	ldr	r0, [r7, #4]
 8005db4:	f005 f8cd 	bl	800af52 <USBD_LL_OpenEP>
                          CDC_DATA_HS_OUT_PACKET_SIZE);

      pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	2201      	movs	r2, #1
 8005dbc:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

      /* Set bInterval for CDC CMD Endpoint */
      pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_HS_BINTERVAL;
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	2210      	movs	r2, #16
 8005dc4:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
 8005dc8:	e016      	b.n	8005df8 <USBD_CDC_Init+0x9c>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8005dca:	2340      	movs	r3, #64	; 0x40
 8005dcc:	2202      	movs	r2, #2
 8005dce:	2181      	movs	r1, #129	; 0x81
 8005dd0:	6878      	ldr	r0, [r7, #4]
 8005dd2:	f005 f8be 	bl	800af52 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

     pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	2201      	movs	r2, #1
 8005dda:	871a      	strh	r2, [r3, #56]	; 0x38

     /* Open EP OUT */
     (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8005ddc:	2340      	movs	r3, #64	; 0x40
 8005dde:	2202      	movs	r2, #2
 8005de0:	2101      	movs	r1, #1
 8005de2:	6878      	ldr	r0, [r7, #4]
 8005de4:	f005 f8b5 	bl	800af52 <USBD_LL_OpenEP>
                          CDC_DATA_FS_OUT_PACKET_SIZE);

      pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	2201      	movs	r2, #1
 8005dec:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

      /* Set bInterval for CMD Endpoint */
      pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_FS_BINTERVAL;
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	2210      	movs	r2, #16
 8005df4:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8005df8:	2308      	movs	r3, #8
 8005dfa:	2203      	movs	r2, #3
 8005dfc:	2182      	movs	r1, #130	; 0x82
 8005dfe:	6878      	ldr	r0, [r7, #4]
 8005e00:	f005 f8a7 	bl	800af52 <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	2201      	movs	r2, #1
 8005e08:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8005e12:	681b      	ldr	r3, [r3, #0]
 8005e14:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 8005e16:	68fb      	ldr	r3, [r7, #12]
 8005e18:	2200      	movs	r2, #0
 8005e1a:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
  hcdc->RxState = 0U;
 8005e1e:	68fb      	ldr	r3, [r7, #12]
 8005e20:	2200      	movs	r2, #0
 8005e22:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	7c1b      	ldrb	r3, [r3, #16]
 8005e2a:	2b00      	cmp	r3, #0
 8005e2c:	d109      	bne.n	8005e42 <USBD_CDC_Init+0xe6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8005e2e:	68fb      	ldr	r3, [r7, #12]
 8005e30:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8005e34:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005e38:	2101      	movs	r1, #1
 8005e3a:	6878      	ldr	r0, [r7, #4]
 8005e3c:	f005 f978 	bl	800b130 <USBD_LL_PrepareReceive>
 8005e40:	e007      	b.n	8005e52 <USBD_CDC_Init+0xf6>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8005e42:	68fb      	ldr	r3, [r7, #12]
 8005e44:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8005e48:	2340      	movs	r3, #64	; 0x40
 8005e4a:	2101      	movs	r1, #1
 8005e4c:	6878      	ldr	r0, [r7, #4]
 8005e4e:	f005 f96f 	bl	800b130 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8005e52:	2300      	movs	r3, #0
}
 8005e54:	4618      	mov	r0, r3
 8005e56:	3710      	adds	r7, #16
 8005e58:	46bd      	mov	sp, r7
 8005e5a:	bd80      	pop	{r7, pc}

08005e5c <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8005e5c:	b580      	push	{r7, lr}
 8005e5e:	b084      	sub	sp, #16
 8005e60:	af00      	add	r7, sp, #0
 8005e62:	6078      	str	r0, [r7, #4]
 8005e64:	460b      	mov	r3, r1
 8005e66:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  uint8_t ret = 0U;
 8005e68:	2300      	movs	r3, #0
 8005e6a:	73fb      	strb	r3, [r7, #15]

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDC_IN_EP);
 8005e6c:	2181      	movs	r1, #129	; 0x81
 8005e6e:	6878      	ldr	r0, [r7, #4]
 8005e70:	f005 f895 	bl	800af9e <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	2200      	movs	r2, #0
 8005e78:	871a      	strh	r2, [r3, #56]	; 0x38

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 8005e7a:	2101      	movs	r1, #1
 8005e7c:	6878      	ldr	r0, [r7, #4]
 8005e7e:	f005 f88e 	bl	800af9e <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	2200      	movs	r2, #0
 8005e86:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 8005e8a:	2182      	movs	r1, #130	; 0x82
 8005e8c:	6878      	ldr	r0, [r7, #4]
 8005e8e:	f005 f886 	bl	800af9e <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	2200      	movs	r2, #0
 8005e96:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
  pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = 0U;
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	2200      	movs	r2, #0
 8005e9e:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8005ea8:	2b00      	cmp	r3, #0
 8005eaa:	d00e      	beq.n	8005eca <USBD_CDC_DeInit+0x6e>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8005eb2:	685b      	ldr	r3, [r3, #4]
 8005eb4:	4798      	blx	r3
    (void)USBD_free(pdev->pClassData);
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8005ebc:	4618      	mov	r0, r3
 8005ebe:	f005 fc47 	bl	800b750 <free>
    pdev->pClassData = NULL;
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	2200      	movs	r2, #0
 8005ec6:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  }

  return ret;
 8005eca:	7bfb      	ldrb	r3, [r7, #15]
}
 8005ecc:	4618      	mov	r0, r3
 8005ece:	3710      	adds	r7, #16
 8005ed0:	46bd      	mov	sp, r7
 8005ed2:	bd80      	pop	{r7, pc}

08005ed4 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 8005ed4:	b580      	push	{r7, lr}
 8005ed6:	b086      	sub	sp, #24
 8005ed8:	af00      	add	r7, sp, #0
 8005eda:	6078      	str	r0, [r7, #4]
 8005edc:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8005ee4:	613b      	str	r3, [r7, #16]
  uint8_t ifalt = 0U;
 8005ee6:	2300      	movs	r3, #0
 8005ee8:	73fb      	strb	r3, [r7, #15]
  uint16_t status_info = 0U;
 8005eea:	2300      	movs	r3, #0
 8005eec:	81bb      	strh	r3, [r7, #12]
  USBD_StatusTypeDef ret = USBD_OK;
 8005eee:	2300      	movs	r3, #0
 8005ef0:	75fb      	strb	r3, [r7, #23]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8005ef2:	683b      	ldr	r3, [r7, #0]
 8005ef4:	781b      	ldrb	r3, [r3, #0]
 8005ef6:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8005efa:	2b00      	cmp	r3, #0
 8005efc:	d03a      	beq.n	8005f74 <USBD_CDC_Setup+0xa0>
 8005efe:	2b20      	cmp	r3, #32
 8005f00:	f040 8097 	bne.w	8006032 <USBD_CDC_Setup+0x15e>
  {
  case USB_REQ_TYPE_CLASS:
    if (req->wLength != 0U)
 8005f04:	683b      	ldr	r3, [r7, #0]
 8005f06:	88db      	ldrh	r3, [r3, #6]
 8005f08:	2b00      	cmp	r3, #0
 8005f0a:	d029      	beq.n	8005f60 <USBD_CDC_Setup+0x8c>
    {
      if ((req->bmRequest & 0x80U) != 0U)
 8005f0c:	683b      	ldr	r3, [r7, #0]
 8005f0e:	781b      	ldrb	r3, [r3, #0]
 8005f10:	b25b      	sxtb	r3, r3
 8005f12:	2b00      	cmp	r3, #0
 8005f14:	da11      	bge.n	8005f3a <USBD_CDC_Setup+0x66>
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8005f1c:	689b      	ldr	r3, [r3, #8]
 8005f1e:	683a      	ldr	r2, [r7, #0]
 8005f20:	7850      	ldrb	r0, [r2, #1]
                                                          (uint8_t *)hcdc->data,
 8005f22:	6939      	ldr	r1, [r7, #16]
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8005f24:	683a      	ldr	r2, [r7, #0]
 8005f26:	88d2      	ldrh	r2, [r2, #6]
 8005f28:	4798      	blx	r3
                                                          req->wLength);

          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, req->wLength);
 8005f2a:	6939      	ldr	r1, [r7, #16]
 8005f2c:	683b      	ldr	r3, [r7, #0]
 8005f2e:	88db      	ldrh	r3, [r3, #6]
 8005f30:	461a      	mov	r2, r3
 8005f32:	6878      	ldr	r0, [r7, #4]
 8005f34:	f001 faa6 	bl	8007484 <USBD_CtlSendData>
    else
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                        (uint8_t *)req, 0U);
    }
    break;
 8005f38:	e082      	b.n	8006040 <USBD_CDC_Setup+0x16c>
        hcdc->CmdOpCode = req->bRequest;
 8005f3a:	683b      	ldr	r3, [r7, #0]
 8005f3c:	785a      	ldrb	r2, [r3, #1]
 8005f3e:	693b      	ldr	r3, [r7, #16]
 8005f40:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
        hcdc->CmdLength = (uint8_t)req->wLength;
 8005f44:	683b      	ldr	r3, [r7, #0]
 8005f46:	88db      	ldrh	r3, [r3, #6]
 8005f48:	b2da      	uxtb	r2, r3
 8005f4a:	693b      	ldr	r3, [r7, #16]
 8005f4c:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
        (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, req->wLength);
 8005f50:	6939      	ldr	r1, [r7, #16]
 8005f52:	683b      	ldr	r3, [r7, #0]
 8005f54:	88db      	ldrh	r3, [r3, #6]
 8005f56:	461a      	mov	r2, r3
 8005f58:	6878      	ldr	r0, [r7, #4]
 8005f5a:	f001 fabf 	bl	80074dc <USBD_CtlPrepareRx>
    break;
 8005f5e:	e06f      	b.n	8006040 <USBD_CDC_Setup+0x16c>
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8005f66:	689b      	ldr	r3, [r3, #8]
 8005f68:	683a      	ldr	r2, [r7, #0]
 8005f6a:	7850      	ldrb	r0, [r2, #1]
 8005f6c:	2200      	movs	r2, #0
 8005f6e:	6839      	ldr	r1, [r7, #0]
 8005f70:	4798      	blx	r3
    break;
 8005f72:	e065      	b.n	8006040 <USBD_CDC_Setup+0x16c>

  case USB_REQ_TYPE_STANDARD:
    switch (req->bRequest)
 8005f74:	683b      	ldr	r3, [r7, #0]
 8005f76:	785b      	ldrb	r3, [r3, #1]
 8005f78:	2b0b      	cmp	r3, #11
 8005f7a:	d84f      	bhi.n	800601c <USBD_CDC_Setup+0x148>
 8005f7c:	a201      	add	r2, pc, #4	; (adr r2, 8005f84 <USBD_CDC_Setup+0xb0>)
 8005f7e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005f82:	bf00      	nop
 8005f84:	08005fb5 	.word	0x08005fb5
 8005f88:	0800602b 	.word	0x0800602b
 8005f8c:	0800601d 	.word	0x0800601d
 8005f90:	0800601d 	.word	0x0800601d
 8005f94:	0800601d 	.word	0x0800601d
 8005f98:	0800601d 	.word	0x0800601d
 8005f9c:	0800601d 	.word	0x0800601d
 8005fa0:	0800601d 	.word	0x0800601d
 8005fa4:	0800601d 	.word	0x0800601d
 8005fa8:	0800601d 	.word	0x0800601d
 8005fac:	08005fdd 	.word	0x08005fdd
 8005fb0:	08006005 	.word	0x08006005
    {
    case USB_REQ_GET_STATUS:
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8005fba:	2b03      	cmp	r3, #3
 8005fbc:	d107      	bne.n	8005fce <USBD_CDC_Setup+0xfa>
      {
        (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8005fbe:	f107 030c 	add.w	r3, r7, #12
 8005fc2:	2202      	movs	r2, #2
 8005fc4:	4619      	mov	r1, r3
 8005fc6:	6878      	ldr	r0, [r7, #4]
 8005fc8:	f001 fa5c 	bl	8007484 <USBD_CtlSendData>
      else
      {
        USBD_CtlError(pdev, req);
        ret = USBD_FAIL;
      }
      break;
 8005fcc:	e030      	b.n	8006030 <USBD_CDC_Setup+0x15c>
        USBD_CtlError(pdev, req);
 8005fce:	6839      	ldr	r1, [r7, #0]
 8005fd0:	6878      	ldr	r0, [r7, #4]
 8005fd2:	f001 f9e6 	bl	80073a2 <USBD_CtlError>
        ret = USBD_FAIL;
 8005fd6:	2303      	movs	r3, #3
 8005fd8:	75fb      	strb	r3, [r7, #23]
      break;
 8005fda:	e029      	b.n	8006030 <USBD_CDC_Setup+0x15c>

    case USB_REQ_GET_INTERFACE:
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8005fe2:	2b03      	cmp	r3, #3
 8005fe4:	d107      	bne.n	8005ff6 <USBD_CDC_Setup+0x122>
      {
        (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 8005fe6:	f107 030f 	add.w	r3, r7, #15
 8005fea:	2201      	movs	r2, #1
 8005fec:	4619      	mov	r1, r3
 8005fee:	6878      	ldr	r0, [r7, #4]
 8005ff0:	f001 fa48 	bl	8007484 <USBD_CtlSendData>
      else
      {
        USBD_CtlError(pdev, req);
        ret = USBD_FAIL;
      }
      break;
 8005ff4:	e01c      	b.n	8006030 <USBD_CDC_Setup+0x15c>
        USBD_CtlError(pdev, req);
 8005ff6:	6839      	ldr	r1, [r7, #0]
 8005ff8:	6878      	ldr	r0, [r7, #4]
 8005ffa:	f001 f9d2 	bl	80073a2 <USBD_CtlError>
        ret = USBD_FAIL;
 8005ffe:	2303      	movs	r3, #3
 8006000:	75fb      	strb	r3, [r7, #23]
      break;
 8006002:	e015      	b.n	8006030 <USBD_CDC_Setup+0x15c>

    case USB_REQ_SET_INTERFACE:
      if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800600a:	2b03      	cmp	r3, #3
 800600c:	d00f      	beq.n	800602e <USBD_CDC_Setup+0x15a>
      {
        USBD_CtlError(pdev, req);
 800600e:	6839      	ldr	r1, [r7, #0]
 8006010:	6878      	ldr	r0, [r7, #4]
 8006012:	f001 f9c6 	bl	80073a2 <USBD_CtlError>
        ret = USBD_FAIL;
 8006016:	2303      	movs	r3, #3
 8006018:	75fb      	strb	r3, [r7, #23]
      }
      break;
 800601a:	e008      	b.n	800602e <USBD_CDC_Setup+0x15a>

    case USB_REQ_CLEAR_FEATURE:
      break;

    default:
      USBD_CtlError(pdev, req);
 800601c:	6839      	ldr	r1, [r7, #0]
 800601e:	6878      	ldr	r0, [r7, #4]
 8006020:	f001 f9bf 	bl	80073a2 <USBD_CtlError>
      ret = USBD_FAIL;
 8006024:	2303      	movs	r3, #3
 8006026:	75fb      	strb	r3, [r7, #23]
      break;
 8006028:	e002      	b.n	8006030 <USBD_CDC_Setup+0x15c>
      break;
 800602a:	bf00      	nop
 800602c:	e008      	b.n	8006040 <USBD_CDC_Setup+0x16c>
      break;
 800602e:	bf00      	nop
    }
    break;
 8006030:	e006      	b.n	8006040 <USBD_CDC_Setup+0x16c>

  default:
    USBD_CtlError(pdev, req);
 8006032:	6839      	ldr	r1, [r7, #0]
 8006034:	6878      	ldr	r0, [r7, #4]
 8006036:	f001 f9b4 	bl	80073a2 <USBD_CtlError>
    ret = USBD_FAIL;
 800603a:	2303      	movs	r3, #3
 800603c:	75fb      	strb	r3, [r7, #23]
    break;
 800603e:	bf00      	nop
  }

  return (uint8_t)ret;
 8006040:	7dfb      	ldrb	r3, [r7, #23]
}
 8006042:	4618      	mov	r0, r3
 8006044:	3718      	adds	r7, #24
 8006046:	46bd      	mov	sp, r7
 8006048:	bd80      	pop	{r7, pc}
 800604a:	bf00      	nop

0800604c <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800604c:	b580      	push	{r7, lr}
 800604e:	b084      	sub	sp, #16
 8006050:	af00      	add	r7, sp, #0
 8006052:	6078      	str	r0, [r7, #4]
 8006054:	460b      	mov	r3, r1
 8006056:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = pdev->pData;
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800605e:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8006066:	2b00      	cmp	r3, #0
 8006068:	d101      	bne.n	800606e <USBD_CDC_DataIn+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800606a:	2303      	movs	r3, #3
 800606c:	e049      	b.n	8006102 <USBD_CDC_DataIn+0xb6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8006074:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum].total_length > 0U) &&
 8006076:	78fa      	ldrb	r2, [r7, #3]
 8006078:	6879      	ldr	r1, [r7, #4]
 800607a:	4613      	mov	r3, r2
 800607c:	009b      	lsls	r3, r3, #2
 800607e:	4413      	add	r3, r2
 8006080:	009b      	lsls	r3, r3, #2
 8006082:	440b      	add	r3, r1
 8006084:	3318      	adds	r3, #24
 8006086:	681b      	ldr	r3, [r3, #0]
 8006088:	2b00      	cmp	r3, #0
 800608a:	d029      	beq.n	80060e0 <USBD_CDC_DataIn+0x94>
      ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 800608c:	78fa      	ldrb	r2, [r7, #3]
 800608e:	6879      	ldr	r1, [r7, #4]
 8006090:	4613      	mov	r3, r2
 8006092:	009b      	lsls	r3, r3, #2
 8006094:	4413      	add	r3, r2
 8006096:	009b      	lsls	r3, r3, #2
 8006098:	440b      	add	r3, r1
 800609a:	3318      	adds	r3, #24
 800609c:	681a      	ldr	r2, [r3, #0]
 800609e:	78f9      	ldrb	r1, [r7, #3]
 80060a0:	68f8      	ldr	r0, [r7, #12]
 80060a2:	460b      	mov	r3, r1
 80060a4:	00db      	lsls	r3, r3, #3
 80060a6:	1a5b      	subs	r3, r3, r1
 80060a8:	009b      	lsls	r3, r3, #2
 80060aa:	4403      	add	r3, r0
 80060ac:	3344      	adds	r3, #68	; 0x44
 80060ae:	681b      	ldr	r3, [r3, #0]
 80060b0:	fbb2 f1f3 	udiv	r1, r2, r3
 80060b4:	fb03 f301 	mul.w	r3, r3, r1
 80060b8:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum].total_length > 0U) &&
 80060ba:	2b00      	cmp	r3, #0
 80060bc:	d110      	bne.n	80060e0 <USBD_CDC_DataIn+0x94>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum].total_length = 0U;
 80060be:	78fa      	ldrb	r2, [r7, #3]
 80060c0:	6879      	ldr	r1, [r7, #4]
 80060c2:	4613      	mov	r3, r2
 80060c4:	009b      	lsls	r3, r3, #2
 80060c6:	4413      	add	r3, r2
 80060c8:	009b      	lsls	r3, r3, #2
 80060ca:	440b      	add	r3, r1
 80060cc:	3318      	adds	r3, #24
 80060ce:	2200      	movs	r2, #0
 80060d0:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 80060d2:	78f9      	ldrb	r1, [r7, #3]
 80060d4:	2300      	movs	r3, #0
 80060d6:	2200      	movs	r2, #0
 80060d8:	6878      	ldr	r0, [r7, #4]
 80060da:	f005 f808 	bl	800b0ee <USBD_LL_Transmit>
 80060de:	e00f      	b.n	8006100 <USBD_CDC_DataIn+0xb4>
  }
  else
  {
    hcdc->TxState = 0U;
 80060e0:	68bb      	ldr	r3, [r7, #8]
 80060e2:	2200      	movs	r2, #0
 80060e4:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80060ee:	691b      	ldr	r3, [r3, #16]
 80060f0:	68ba      	ldr	r2, [r7, #8]
 80060f2:	f8d2 0208 	ldr.w	r0, [r2, #520]	; 0x208
 80060f6:	68ba      	ldr	r2, [r7, #8]
 80060f8:	f502 7104 	add.w	r1, r2, #528	; 0x210
 80060fc:	78fa      	ldrb	r2, [r7, #3]
 80060fe:	4798      	blx	r3
  }

  return (uint8_t)USBD_OK;
 8006100:	2300      	movs	r3, #0
}
 8006102:	4618      	mov	r0, r3
 8006104:	3710      	adds	r7, #16
 8006106:	46bd      	mov	sp, r7
 8006108:	bd80      	pop	{r7, pc}

0800610a <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800610a:	b580      	push	{r7, lr}
 800610c:	b084      	sub	sp, #16
 800610e:	af00      	add	r7, sp, #0
 8006110:	6078      	str	r0, [r7, #4]
 8006112:	460b      	mov	r3, r1
 8006114:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800611c:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8006124:	2b00      	cmp	r3, #0
 8006126:	d101      	bne.n	800612c <USBD_CDC_DataOut+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8006128:	2303      	movs	r3, #3
 800612a:	e015      	b.n	8006158 <USBD_CDC_DataOut+0x4e>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800612c:	78fb      	ldrb	r3, [r7, #3]
 800612e:	4619      	mov	r1, r3
 8006130:	6878      	ldr	r0, [r7, #4]
 8006132:	f005 f81e 	bl	800b172 <USBD_LL_GetRxDataSize>
 8006136:	4602      	mov	r2, r0
 8006138:	68fb      	ldr	r3, [r7, #12]
 800613a:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8006144:	68db      	ldr	r3, [r3, #12]
 8006146:	68fa      	ldr	r2, [r7, #12]
 8006148:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 800614c:	68fa      	ldr	r2, [r7, #12]
 800614e:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 8006152:	4611      	mov	r1, r2
 8006154:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 8006156:	2300      	movs	r3, #0
}
 8006158:	4618      	mov	r0, r3
 800615a:	3710      	adds	r7, #16
 800615c:	46bd      	mov	sp, r7
 800615e:	bd80      	pop	{r7, pc}

08006160 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8006160:	b580      	push	{r7, lr}
 8006162:	b084      	sub	sp, #16
 8006164:	af00      	add	r7, sp, #0
 8006166:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800616e:	60fb      	str	r3, [r7, #12]

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8006176:	2b00      	cmp	r3, #0
 8006178:	d015      	beq.n	80061a6 <USBD_CDC_EP0_RxReady+0x46>
 800617a:	68fb      	ldr	r3, [r7, #12]
 800617c:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 8006180:	2bff      	cmp	r3, #255	; 0xff
 8006182:	d010      	beq.n	80061a6 <USBD_CDC_EP0_RxReady+0x46>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800618a:	689b      	ldr	r3, [r3, #8]
 800618c:	68fa      	ldr	r2, [r7, #12]
 800618e:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                      (uint8_t *)hcdc->data,
 8006192:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 8006194:	68fa      	ldr	r2, [r7, #12]
 8006196:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800619a:	b292      	uxth	r2, r2
 800619c:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800619e:	68fb      	ldr	r3, [r7, #12]
 80061a0:	22ff      	movs	r2, #255	; 0xff
 80061a2:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200

  }

  return (uint8_t)USBD_OK;
 80061a6:	2300      	movs	r3, #0
}
 80061a8:	4618      	mov	r0, r3
 80061aa:	3710      	adds	r7, #16
 80061ac:	46bd      	mov	sp, r7
 80061ae:	bd80      	pop	{r7, pc}

080061b0 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 80061b0:	b480      	push	{r7}
 80061b2:	b083      	sub	sp, #12
 80061b4:	af00      	add	r7, sp, #0
 80061b6:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgFSDesc);
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	2243      	movs	r2, #67	; 0x43
 80061bc:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgFSDesc;
 80061be:	4b03      	ldr	r3, [pc, #12]	; (80061cc <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 80061c0:	4618      	mov	r0, r3
 80061c2:	370c      	adds	r7, #12
 80061c4:	46bd      	mov	sp, r7
 80061c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061ca:	4770      	bx	lr
 80061cc:	20000090 	.word	0x20000090

080061d0 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 80061d0:	b480      	push	{r7}
 80061d2:	b083      	sub	sp, #12
 80061d4:	af00      	add	r7, sp, #0
 80061d6:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgHSDesc);
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	2243      	movs	r2, #67	; 0x43
 80061dc:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgHSDesc;
 80061de:	4b03      	ldr	r3, [pc, #12]	; (80061ec <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 80061e0:	4618      	mov	r0, r3
 80061e2:	370c      	adds	r7, #12
 80061e4:	46bd      	mov	sp, r7
 80061e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061ea:	4770      	bx	lr
 80061ec:	2000004c 	.word	0x2000004c

080061f0 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 80061f0:	b480      	push	{r7}
 80061f2:	b083      	sub	sp, #12
 80061f4:	af00      	add	r7, sp, #0
 80061f6:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_OtherSpeedCfgDesc);
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	2243      	movs	r2, #67	; 0x43
 80061fc:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_OtherSpeedCfgDesc;
 80061fe:	4b03      	ldr	r3, [pc, #12]	; (800620c <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 8006200:	4618      	mov	r0, r3
 8006202:	370c      	adds	r7, #12
 8006204:	46bd      	mov	sp, r7
 8006206:	f85d 7b04 	ldr.w	r7, [sp], #4
 800620a:	4770      	bx	lr
 800620c:	200000d4 	.word	0x200000d4

08006210 <USBD_CDC_GetDeviceQualifierDescriptor>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8006210:	b480      	push	{r7}
 8006212:	b083      	sub	sp, #12
 8006214:	af00      	add	r7, sp, #0
 8006216:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	220a      	movs	r2, #10
 800621c:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 800621e:	4b03      	ldr	r3, [pc, #12]	; (800622c <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8006220:	4618      	mov	r0, r3
 8006222:	370c      	adds	r7, #12
 8006224:	46bd      	mov	sp, r7
 8006226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800622a:	4770      	bx	lr
 800622c:	20000008 	.word	0x20000008

08006230 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 8006230:	b480      	push	{r7}
 8006232:	b083      	sub	sp, #12
 8006234:	af00      	add	r7, sp, #0
 8006236:	6078      	str	r0, [r7, #4]
 8006238:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800623a:	683b      	ldr	r3, [r7, #0]
 800623c:	2b00      	cmp	r3, #0
 800623e:	d101      	bne.n	8006244 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8006240:	2303      	movs	r3, #3
 8006242:	e004      	b.n	800624e <USBD_CDC_RegisterInterface+0x1e>
  }

  pdev->pUserData = fops;
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	683a      	ldr	r2, [r7, #0]
 8006248:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0

  return (uint8_t)USBD_OK;
 800624c:	2300      	movs	r3, #0
}
 800624e:	4618      	mov	r0, r3
 8006250:	370c      	adds	r7, #12
 8006252:	46bd      	mov	sp, r7
 8006254:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006258:	4770      	bx	lr

0800625a <USBD_CDC_SetTxBuffer>:
  * @param  pbuff: Tx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 800625a:	b480      	push	{r7}
 800625c:	b087      	sub	sp, #28
 800625e:	af00      	add	r7, sp, #0
 8006260:	60f8      	str	r0, [r7, #12]
 8006262:	60b9      	str	r1, [r7, #8]
 8006264:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8006266:	68fb      	ldr	r3, [r7, #12]
 8006268:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800626c:	617b      	str	r3, [r7, #20]

  hcdc->TxBuffer = pbuff;
 800626e:	697b      	ldr	r3, [r7, #20]
 8006270:	68ba      	ldr	r2, [r7, #8]
 8006272:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 8006276:	697b      	ldr	r3, [r7, #20]
 8006278:	687a      	ldr	r2, [r7, #4]
 800627a:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return (uint8_t)USBD_OK;
 800627e:	2300      	movs	r3, #0
}
 8006280:	4618      	mov	r0, r3
 8006282:	371c      	adds	r7, #28
 8006284:	46bd      	mov	sp, r7
 8006286:	f85d 7b04 	ldr.w	r7, [sp], #4
 800628a:	4770      	bx	lr

0800628c <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 800628c:	b480      	push	{r7}
 800628e:	b085      	sub	sp, #20
 8006290:	af00      	add	r7, sp, #0
 8006292:	6078      	str	r0, [r7, #4]
 8006294:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800629c:	60fb      	str	r3, [r7, #12]

  hcdc->RxBuffer = pbuff;
 800629e:	68fb      	ldr	r3, [r7, #12]
 80062a0:	683a      	ldr	r2, [r7, #0]
 80062a2:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return (uint8_t)USBD_OK;
 80062a6:	2300      	movs	r3, #0
}
 80062a8:	4618      	mov	r0, r3
 80062aa:	3714      	adds	r7, #20
 80062ac:	46bd      	mov	sp, r7
 80062ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062b2:	4770      	bx	lr

080062b4 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 80062b4:	b580      	push	{r7, lr}
 80062b6:	b084      	sub	sp, #16
 80062b8:	af00      	add	r7, sp, #0
 80062ba:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80062c2:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80062ca:	2b00      	cmp	r3, #0
 80062cc:	d101      	bne.n	80062d2 <USBD_CDC_ReceivePacket+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 80062ce:	2303      	movs	r3, #3
 80062d0:	e016      	b.n	8006300 <USBD_CDC_ReceivePacket+0x4c>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	7c1b      	ldrb	r3, [r3, #16]
 80062d6:	2b00      	cmp	r3, #0
 80062d8:	d109      	bne.n	80062ee <USBD_CDC_ReceivePacket+0x3a>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 80062da:	68fb      	ldr	r3, [r7, #12]
 80062dc:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80062e0:	f44f 7300 	mov.w	r3, #512	; 0x200
 80062e4:	2101      	movs	r1, #1
 80062e6:	6878      	ldr	r0, [r7, #4]
 80062e8:	f004 ff22 	bl	800b130 <USBD_LL_PrepareReceive>
 80062ec:	e007      	b.n	80062fe <USBD_CDC_ReceivePacket+0x4a>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 80062ee:	68fb      	ldr	r3, [r7, #12]
 80062f0:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80062f4:	2340      	movs	r3, #64	; 0x40
 80062f6:	2101      	movs	r1, #1
 80062f8:	6878      	ldr	r0, [r7, #4]
 80062fa:	f004 ff19 	bl	800b130 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 80062fe:	2300      	movs	r3, #0
}
 8006300:	4618      	mov	r0, r3
 8006302:	3710      	adds	r7, #16
 8006304:	46bd      	mov	sp, r7
 8006306:	bd80      	pop	{r7, pc}

08006308 <USBD_Init>:
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8006308:	b580      	push	{r7, lr}
 800630a:	b086      	sub	sp, #24
 800630c:	af00      	add	r7, sp, #0
 800630e:	60f8      	str	r0, [r7, #12]
 8006310:	60b9      	str	r1, [r7, #8]
 8006312:	4613      	mov	r3, r2
 8006314:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8006316:	68fb      	ldr	r3, [r7, #12]
 8006318:	2b00      	cmp	r3, #0
 800631a:	d101      	bne.n	8006320 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 800631c:	2303      	movs	r3, #3
 800631e:	e025      	b.n	800636c <USBD_Init+0x64>
  }

  /* Unlink previous class */
  if (pdev->pClass != NULL)
 8006320:	68fb      	ldr	r3, [r7, #12]
 8006322:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006326:	2b00      	cmp	r3, #0
 8006328:	d003      	beq.n	8006332 <USBD_Init+0x2a>
  {
    pdev->pClass = NULL;
 800632a:	68fb      	ldr	r3, [r7, #12]
 800632c:	2200      	movs	r2, #0
 800632e:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  }

  if (pdev->pConfDesc != NULL)
 8006332:	68fb      	ldr	r3, [r7, #12]
 8006334:	f8d3 32cc 	ldr.w	r3, [r3, #716]	; 0x2cc
 8006338:	2b00      	cmp	r3, #0
 800633a:	d003      	beq.n	8006344 <USBD_Init+0x3c>
  {
    pdev->pConfDesc = NULL;
 800633c:	68fb      	ldr	r3, [r7, #12]
 800633e:	2200      	movs	r2, #0
 8006340:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc
  }

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8006344:	68bb      	ldr	r3, [r7, #8]
 8006346:	2b00      	cmp	r3, #0
 8006348:	d003      	beq.n	8006352 <USBD_Init+0x4a>
  {
    pdev->pDesc = pdesc;
 800634a:	68fb      	ldr	r3, [r7, #12]
 800634c:	68ba      	ldr	r2, [r7, #8]
 800634e:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8006352:	68fb      	ldr	r3, [r7, #12]
 8006354:	2201      	movs	r2, #1
 8006356:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 800635a:	68fb      	ldr	r3, [r7, #12]
 800635c:	79fa      	ldrb	r2, [r7, #7]
 800635e:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8006360:	68f8      	ldr	r0, [r7, #12]
 8006362:	f004 fd8f 	bl	800ae84 <USBD_LL_Init>
 8006366:	4603      	mov	r3, r0
 8006368:	75fb      	strb	r3, [r7, #23]

  return ret;
 800636a:	7dfb      	ldrb	r3, [r7, #23]
}
 800636c:	4618      	mov	r0, r3
 800636e:	3718      	adds	r7, #24
 8006370:	46bd      	mov	sp, r7
 8006372:	bd80      	pop	{r7, pc}

08006374 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8006374:	b580      	push	{r7, lr}
 8006376:	b084      	sub	sp, #16
 8006378:	af00      	add	r7, sp, #0
 800637a:	6078      	str	r0, [r7, #4]
 800637c:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800637e:	2300      	movs	r3, #0
 8006380:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 8006382:	683b      	ldr	r3, [r7, #0]
 8006384:	2b00      	cmp	r3, #0
 8006386:	d101      	bne.n	800638c <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    return USBD_FAIL;
 8006388:	2303      	movs	r3, #3
 800638a:	e010      	b.n	80063ae <USBD_RegisterClass+0x3a>
  }

  /* link the class to the USB Device handle */
  pdev->pClass = pclass;
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	683a      	ldr	r2, [r7, #0]
 8006390:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8

  /* Get Device Configuration Descriptor */
#ifdef USE_USB_FS
  pdev->pConfDesc = (void *)pdev->pClass->GetFSConfigDescriptor(&len);
#else /* USE_USB_HS */
  pdev->pConfDesc = (void *)pdev->pClass->GetHSConfigDescriptor(&len);
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800639a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800639c:	f107 020e 	add.w	r2, r7, #14
 80063a0:	4610      	mov	r0, r2
 80063a2:	4798      	blx	r3
 80063a4:	4602      	mov	r2, r0
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc
#endif /* USE_USB_FS */


  return USBD_OK;
 80063ac:	2300      	movs	r3, #0
}
 80063ae:	4618      	mov	r0, r3
 80063b0:	3710      	adds	r7, #16
 80063b2:	46bd      	mov	sp, r7
 80063b4:	bd80      	pop	{r7, pc}

080063b6 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 80063b6:	b580      	push	{r7, lr}
 80063b8:	b082      	sub	sp, #8
 80063ba:	af00      	add	r7, sp, #0
 80063bc:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 80063be:	6878      	ldr	r0, [r7, #4]
 80063c0:	f004 fdac 	bl	800af1c <USBD_LL_Start>
 80063c4:	4603      	mov	r3, r0
}
 80063c6:	4618      	mov	r0, r3
 80063c8:	3708      	adds	r7, #8
 80063ca:	46bd      	mov	sp, r7
 80063cc:	bd80      	pop	{r7, pc}

080063ce <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 80063ce:	b480      	push	{r7}
 80063d0:	b083      	sub	sp, #12
 80063d2:	af00      	add	r7, sp, #0
 80063d4:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 80063d6:	2300      	movs	r3, #0
}
 80063d8:	4618      	mov	r0, r3
 80063da:	370c      	adds	r7, #12
 80063dc:	46bd      	mov	sp, r7
 80063de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063e2:	4770      	bx	lr

080063e4 <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80063e4:	b580      	push	{r7, lr}
 80063e6:	b084      	sub	sp, #16
 80063e8:	af00      	add	r7, sp, #0
 80063ea:	6078      	str	r0, [r7, #4]
 80063ec:	460b      	mov	r3, r1
 80063ee:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 80063f0:	2303      	movs	r3, #3
 80063f2:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80063fa:	2b00      	cmp	r3, #0
 80063fc:	d009      	beq.n	8006412 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass->Init(pdev, cfgidx);
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006404:	681b      	ldr	r3, [r3, #0]
 8006406:	78fa      	ldrb	r2, [r7, #3]
 8006408:	4611      	mov	r1, r2
 800640a:	6878      	ldr	r0, [r7, #4]
 800640c:	4798      	blx	r3
 800640e:	4603      	mov	r3, r0
 8006410:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 8006412:	7bfb      	ldrb	r3, [r7, #15]
}
 8006414:	4618      	mov	r0, r3
 8006416:	3710      	adds	r7, #16
 8006418:	46bd      	mov	sp, r7
 800641a:	bd80      	pop	{r7, pc}

0800641c <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800641c:	b580      	push	{r7, lr}
 800641e:	b082      	sub	sp, #8
 8006420:	af00      	add	r7, sp, #0
 8006422:	6078      	str	r0, [r7, #4]
 8006424:	460b      	mov	r3, r1
 8006426:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration and De-initialize the Class process */
  if (pdev->pClass != NULL)
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800642e:	2b00      	cmp	r3, #0
 8006430:	d007      	beq.n	8006442 <USBD_ClrClassConfig+0x26>
  {
    pdev->pClass->DeInit(pdev, cfgidx);
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006438:	685b      	ldr	r3, [r3, #4]
 800643a:	78fa      	ldrb	r2, [r7, #3]
 800643c:	4611      	mov	r1, r2
 800643e:	6878      	ldr	r0, [r7, #4]
 8006440:	4798      	blx	r3
  }

  return USBD_OK;
 8006442:	2300      	movs	r3, #0
}
 8006444:	4618      	mov	r0, r3
 8006446:	3708      	adds	r7, #8
 8006448:	46bd      	mov	sp, r7
 800644a:	bd80      	pop	{r7, pc}

0800644c <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800644c:	b580      	push	{r7, lr}
 800644e:	b084      	sub	sp, #16
 8006450:	af00      	add	r7, sp, #0
 8006452:	6078      	str	r0, [r7, #4]
 8006454:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800645c:	6839      	ldr	r1, [r7, #0]
 800645e:	4618      	mov	r0, r3
 8006460:	f000 ff65 	bl	800732e <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	2201      	movs	r2, #1
 8006468:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	; 0x2b0
 8006472:	461a      	mov	r2, r3
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 8006480:	f003 031f 	and.w	r3, r3, #31
 8006484:	2b02      	cmp	r3, #2
 8006486:	d01a      	beq.n	80064be <USBD_LL_SetupStage+0x72>
 8006488:	2b02      	cmp	r3, #2
 800648a:	d822      	bhi.n	80064d2 <USBD_LL_SetupStage+0x86>
 800648c:	2b00      	cmp	r3, #0
 800648e:	d002      	beq.n	8006496 <USBD_LL_SetupStage+0x4a>
 8006490:	2b01      	cmp	r3, #1
 8006492:	d00a      	beq.n	80064aa <USBD_LL_SetupStage+0x5e>
 8006494:	e01d      	b.n	80064d2 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800649c:	4619      	mov	r1, r3
 800649e:	6878      	ldr	r0, [r7, #4]
 80064a0:	f000 fa18 	bl	80068d4 <USBD_StdDevReq>
 80064a4:	4603      	mov	r3, r0
 80064a6:	73fb      	strb	r3, [r7, #15]
      break;
 80064a8:	e020      	b.n	80064ec <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 80064b0:	4619      	mov	r1, r3
 80064b2:	6878      	ldr	r0, [r7, #4]
 80064b4:	f000 fa7c 	bl	80069b0 <USBD_StdItfReq>
 80064b8:	4603      	mov	r3, r0
 80064ba:	73fb      	strb	r3, [r7, #15]
      break;
 80064bc:	e016      	b.n	80064ec <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 80064c4:	4619      	mov	r1, r3
 80064c6:	6878      	ldr	r0, [r7, #4]
 80064c8:	f000 faba 	bl	8006a40 <USBD_StdEPReq>
 80064cc:	4603      	mov	r3, r0
 80064ce:	73fb      	strb	r3, [r7, #15]
      break;
 80064d0:	e00c      	b.n	80064ec <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 80064d8:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 80064dc:	b2db      	uxtb	r3, r3
 80064de:	4619      	mov	r1, r3
 80064e0:	6878      	ldr	r0, [r7, #4]
 80064e2:	f004 fd7b 	bl	800afdc <USBD_LL_StallEP>
 80064e6:	4603      	mov	r3, r0
 80064e8:	73fb      	strb	r3, [r7, #15]
      break;
 80064ea:	bf00      	nop
  }

  return ret;
 80064ec:	7bfb      	ldrb	r3, [r7, #15]
}
 80064ee:	4618      	mov	r0, r3
 80064f0:	3710      	adds	r7, #16
 80064f2:	46bd      	mov	sp, r7
 80064f4:	bd80      	pop	{r7, pc}

080064f6 <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 80064f6:	b580      	push	{r7, lr}
 80064f8:	b086      	sub	sp, #24
 80064fa:	af00      	add	r7, sp, #0
 80064fc:	60f8      	str	r0, [r7, #12]
 80064fe:	460b      	mov	r3, r1
 8006500:	607a      	str	r2, [r7, #4]
 8006502:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 8006504:	7afb      	ldrb	r3, [r7, #11]
 8006506:	2b00      	cmp	r3, #0
 8006508:	d137      	bne.n	800657a <USBD_LL_DataOutStage+0x84>
  {
    pep = &pdev->ep_out[0];
 800650a:	68fb      	ldr	r3, [r7, #12]
 800650c:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 8006510:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8006512:	68fb      	ldr	r3, [r7, #12]
 8006514:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8006518:	2b03      	cmp	r3, #3
 800651a:	d14a      	bne.n	80065b2 <USBD_LL_DataOutStage+0xbc>
    {
      if (pep->rem_length > pep->maxpacket)
 800651c:	693b      	ldr	r3, [r7, #16]
 800651e:	689a      	ldr	r2, [r3, #8]
 8006520:	693b      	ldr	r3, [r7, #16]
 8006522:	68db      	ldr	r3, [r3, #12]
 8006524:	429a      	cmp	r2, r3
 8006526:	d913      	bls.n	8006550 <USBD_LL_DataOutStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8006528:	693b      	ldr	r3, [r7, #16]
 800652a:	689a      	ldr	r2, [r3, #8]
 800652c:	693b      	ldr	r3, [r7, #16]
 800652e:	68db      	ldr	r3, [r3, #12]
 8006530:	1ad2      	subs	r2, r2, r3
 8006532:	693b      	ldr	r3, [r7, #16]
 8006534:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 8006536:	693b      	ldr	r3, [r7, #16]
 8006538:	68da      	ldr	r2, [r3, #12]
 800653a:	693b      	ldr	r3, [r7, #16]
 800653c:	689b      	ldr	r3, [r3, #8]
 800653e:	4293      	cmp	r3, r2
 8006540:	bf28      	it	cs
 8006542:	4613      	movcs	r3, r2
 8006544:	461a      	mov	r2, r3
 8006546:	6879      	ldr	r1, [r7, #4]
 8006548:	68f8      	ldr	r0, [r7, #12]
 800654a:	f000 ffe4 	bl	8007516 <USBD_CtlContinueRx>
 800654e:	e030      	b.n	80065b2 <USBD_LL_DataOutStage+0xbc>
      }
      else
      {
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 8006550:	68fb      	ldr	r3, [r7, #12]
 8006552:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006556:	691b      	ldr	r3, [r3, #16]
 8006558:	2b00      	cmp	r3, #0
 800655a:	d00a      	beq.n	8006572 <USBD_LL_DataOutStage+0x7c>
            (pdev->dev_state == USBD_STATE_CONFIGURED))
 800655c:	68fb      	ldr	r3, [r7, #12]
 800655e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 8006562:	2b03      	cmp	r3, #3
 8006564:	d105      	bne.n	8006572 <USBD_LL_DataOutStage+0x7c>
        {
          pdev->pClass->EP0_RxReady(pdev);
 8006566:	68fb      	ldr	r3, [r7, #12]
 8006568:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800656c:	691b      	ldr	r3, [r3, #16]
 800656e:	68f8      	ldr	r0, [r7, #12]
 8006570:	4798      	blx	r3
        }
        (void)USBD_CtlSendStatus(pdev);
 8006572:	68f8      	ldr	r0, [r7, #12]
 8006574:	f000 ffe0 	bl	8007538 <USBD_CtlSendStatus>
 8006578:	e01b      	b.n	80065b2 <USBD_LL_DataOutStage+0xbc>
        (void)USBD_LL_StallEP(pdev, 0U);
      }
#endif
    }
  }
  else if ((pdev->pClass->DataOut != NULL) &&
 800657a:	68fb      	ldr	r3, [r7, #12]
 800657c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006580:	699b      	ldr	r3, [r3, #24]
 8006582:	2b00      	cmp	r3, #0
 8006584:	d013      	beq.n	80065ae <USBD_LL_DataOutStage+0xb8>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 8006586:	68fb      	ldr	r3, [r7, #12]
 8006588:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataOut != NULL) &&
 800658c:	2b03      	cmp	r3, #3
 800658e:	d10e      	bne.n	80065ae <USBD_LL_DataOutStage+0xb8>
  {
    ret = (USBD_StatusTypeDef)pdev->pClass->DataOut(pdev, epnum);
 8006590:	68fb      	ldr	r3, [r7, #12]
 8006592:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006596:	699b      	ldr	r3, [r3, #24]
 8006598:	7afa      	ldrb	r2, [r7, #11]
 800659a:	4611      	mov	r1, r2
 800659c:	68f8      	ldr	r0, [r7, #12]
 800659e:	4798      	blx	r3
 80065a0:	4603      	mov	r3, r0
 80065a2:	75fb      	strb	r3, [r7, #23]

    if (ret != USBD_OK)
 80065a4:	7dfb      	ldrb	r3, [r7, #23]
 80065a6:	2b00      	cmp	r3, #0
 80065a8:	d003      	beq.n	80065b2 <USBD_LL_DataOutStage+0xbc>
    {
      return ret;
 80065aa:	7dfb      	ldrb	r3, [r7, #23]
 80065ac:	e002      	b.n	80065b4 <USBD_LL_DataOutStage+0xbe>
    }
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 80065ae:	2303      	movs	r3, #3
 80065b0:	e000      	b.n	80065b4 <USBD_LL_DataOutStage+0xbe>
  }

  return USBD_OK;
 80065b2:	2300      	movs	r3, #0
}
 80065b4:	4618      	mov	r0, r3
 80065b6:	3718      	adds	r7, #24
 80065b8:	46bd      	mov	sp, r7
 80065ba:	bd80      	pop	{r7, pc}

080065bc <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 80065bc:	b580      	push	{r7, lr}
 80065be:	b086      	sub	sp, #24
 80065c0:	af00      	add	r7, sp, #0
 80065c2:	60f8      	str	r0, [r7, #12]
 80065c4:	460b      	mov	r3, r1
 80065c6:	607a      	str	r2, [r7, #4]
 80065c8:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 80065ca:	7afb      	ldrb	r3, [r7, #11]
 80065cc:	2b00      	cmp	r3, #0
 80065ce:	d16a      	bne.n	80066a6 <USBD_LL_DataInStage+0xea>
  {
    pep = &pdev->ep_in[0];
 80065d0:	68fb      	ldr	r3, [r7, #12]
 80065d2:	3314      	adds	r3, #20
 80065d4:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 80065d6:	68fb      	ldr	r3, [r7, #12]
 80065d8:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 80065dc:	2b02      	cmp	r3, #2
 80065de:	d155      	bne.n	800668c <USBD_LL_DataInStage+0xd0>
    {
      if (pep->rem_length > pep->maxpacket)
 80065e0:	693b      	ldr	r3, [r7, #16]
 80065e2:	689a      	ldr	r2, [r3, #8]
 80065e4:	693b      	ldr	r3, [r7, #16]
 80065e6:	68db      	ldr	r3, [r3, #12]
 80065e8:	429a      	cmp	r2, r3
 80065ea:	d914      	bls.n	8006616 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 80065ec:	693b      	ldr	r3, [r7, #16]
 80065ee:	689a      	ldr	r2, [r3, #8]
 80065f0:	693b      	ldr	r3, [r7, #16]
 80065f2:	68db      	ldr	r3, [r3, #12]
 80065f4:	1ad2      	subs	r2, r2, r3
 80065f6:	693b      	ldr	r3, [r7, #16]
 80065f8:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 80065fa:	693b      	ldr	r3, [r7, #16]
 80065fc:	689b      	ldr	r3, [r3, #8]
 80065fe:	461a      	mov	r2, r3
 8006600:	6879      	ldr	r1, [r7, #4]
 8006602:	68f8      	ldr	r0, [r7, #12]
 8006604:	f000 ff59 	bl	80074ba <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
       (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8006608:	2300      	movs	r3, #0
 800660a:	2200      	movs	r2, #0
 800660c:	2100      	movs	r1, #0
 800660e:	68f8      	ldr	r0, [r7, #12]
 8006610:	f004 fd8e 	bl	800b130 <USBD_LL_PrepareReceive>
 8006614:	e03a      	b.n	800668c <USBD_LL_DataInStage+0xd0>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 8006616:	693b      	ldr	r3, [r7, #16]
 8006618:	68da      	ldr	r2, [r3, #12]
 800661a:	693b      	ldr	r3, [r7, #16]
 800661c:	689b      	ldr	r3, [r3, #8]
 800661e:	429a      	cmp	r2, r3
 8006620:	d11c      	bne.n	800665c <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 8006622:	693b      	ldr	r3, [r7, #16]
 8006624:	685a      	ldr	r2, [r3, #4]
 8006626:	693b      	ldr	r3, [r7, #16]
 8006628:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800662a:	429a      	cmp	r2, r3
 800662c:	d316      	bcc.n	800665c <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 800662e:	693b      	ldr	r3, [r7, #16]
 8006630:	685a      	ldr	r2, [r3, #4]
 8006632:	68fb      	ldr	r3, [r7, #12]
 8006634:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 8006638:	429a      	cmp	r2, r3
 800663a:	d20f      	bcs.n	800665c <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800663c:	2200      	movs	r2, #0
 800663e:	2100      	movs	r1, #0
 8006640:	68f8      	ldr	r0, [r7, #12]
 8006642:	f000 ff3a 	bl	80074ba <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8006646:	68fb      	ldr	r3, [r7, #12]
 8006648:	2200      	movs	r2, #0
 800664a:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800664e:	2300      	movs	r3, #0
 8006650:	2200      	movs	r2, #0
 8006652:	2100      	movs	r1, #0
 8006654:	68f8      	ldr	r0, [r7, #12]
 8006656:	f004 fd6b 	bl	800b130 <USBD_LL_PrepareReceive>
 800665a:	e017      	b.n	800668c <USBD_LL_DataInStage+0xd0>
        }
        else
        {
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 800665c:	68fb      	ldr	r3, [r7, #12]
 800665e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006662:	68db      	ldr	r3, [r3, #12]
 8006664:	2b00      	cmp	r3, #0
 8006666:	d00a      	beq.n	800667e <USBD_LL_DataInStage+0xc2>
              (pdev->dev_state == USBD_STATE_CONFIGURED))
 8006668:	68fb      	ldr	r3, [r7, #12]
 800666a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 800666e:	2b03      	cmp	r3, #3
 8006670:	d105      	bne.n	800667e <USBD_LL_DataInStage+0xc2>
          {
            pdev->pClass->EP0_TxSent(pdev);
 8006672:	68fb      	ldr	r3, [r7, #12]
 8006674:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006678:	68db      	ldr	r3, [r3, #12]
 800667a:	68f8      	ldr	r0, [r7, #12]
 800667c:	4798      	blx	r3
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800667e:	2180      	movs	r1, #128	; 0x80
 8006680:	68f8      	ldr	r0, [r7, #12]
 8006682:	f004 fcab 	bl	800afdc <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8006686:	68f8      	ldr	r0, [r7, #12]
 8006688:	f000 ff69 	bl	800755e <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode == 1U)
 800668c:	68fb      	ldr	r3, [r7, #12]
 800668e:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 8006692:	2b01      	cmp	r3, #1
 8006694:	d123      	bne.n	80066de <USBD_LL_DataInStage+0x122>
    {
      (void)USBD_RunTestMode(pdev);
 8006696:	68f8      	ldr	r0, [r7, #12]
 8006698:	f7ff fe99 	bl	80063ce <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800669c:	68fb      	ldr	r3, [r7, #12]
 800669e:	2200      	movs	r2, #0
 80066a0:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 80066a4:	e01b      	b.n	80066de <USBD_LL_DataInStage+0x122>
    }
  }
  else if ((pdev->pClass->DataIn != NULL) &&
 80066a6:	68fb      	ldr	r3, [r7, #12]
 80066a8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80066ac:	695b      	ldr	r3, [r3, #20]
 80066ae:	2b00      	cmp	r3, #0
 80066b0:	d013      	beq.n	80066da <USBD_LL_DataInStage+0x11e>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 80066b2:	68fb      	ldr	r3, [r7, #12]
 80066b4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataIn != NULL) &&
 80066b8:	2b03      	cmp	r3, #3
 80066ba:	d10e      	bne.n	80066da <USBD_LL_DataInStage+0x11e>
  {
    ret = (USBD_StatusTypeDef)pdev->pClass->DataIn(pdev, epnum);
 80066bc:	68fb      	ldr	r3, [r7, #12]
 80066be:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80066c2:	695b      	ldr	r3, [r3, #20]
 80066c4:	7afa      	ldrb	r2, [r7, #11]
 80066c6:	4611      	mov	r1, r2
 80066c8:	68f8      	ldr	r0, [r7, #12]
 80066ca:	4798      	blx	r3
 80066cc:	4603      	mov	r3, r0
 80066ce:	75fb      	strb	r3, [r7, #23]

    if (ret != USBD_OK)
 80066d0:	7dfb      	ldrb	r3, [r7, #23]
 80066d2:	2b00      	cmp	r3, #0
 80066d4:	d003      	beq.n	80066de <USBD_LL_DataInStage+0x122>
    {
      return ret;
 80066d6:	7dfb      	ldrb	r3, [r7, #23]
 80066d8:	e002      	b.n	80066e0 <USBD_LL_DataInStage+0x124>
    }
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 80066da:	2303      	movs	r3, #3
 80066dc:	e000      	b.n	80066e0 <USBD_LL_DataInStage+0x124>
  }

  return USBD_OK;
 80066de:	2300      	movs	r3, #0
}
 80066e0:	4618      	mov	r0, r3
 80066e2:	3718      	adds	r7, #24
 80066e4:	46bd      	mov	sp, r7
 80066e6:	bd80      	pop	{r7, pc}

080066e8 <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 80066e8:	b580      	push	{r7, lr}
 80066ea:	b082      	sub	sp, #8
 80066ec:	af00      	add	r7, sp, #0
 80066ee:	6078      	str	r0, [r7, #4]
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	2201      	movs	r2, #1
 80066f4:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	2200      	movs	r2, #0
 80066fc:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	2200      	movs	r2, #0
 8006704:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	2200      	movs	r2, #0
 800670a:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4

  if (pdev->pClassData != NULL)
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8006714:	2b00      	cmp	r3, #0
 8006716:	d009      	beq.n	800672c <USBD_LL_Reset+0x44>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800671e:	685b      	ldr	r3, [r3, #4]
 8006720:	687a      	ldr	r2, [r7, #4]
 8006722:	6852      	ldr	r2, [r2, #4]
 8006724:	b2d2      	uxtb	r2, r2
 8006726:	4611      	mov	r1, r2
 8006728:	6878      	ldr	r0, [r7, #4]
 800672a:	4798      	blx	r3
  }

    /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800672c:	2340      	movs	r3, #64	; 0x40
 800672e:	2200      	movs	r2, #0
 8006730:	2100      	movs	r1, #0
 8006732:	6878      	ldr	r0, [r7, #4]
 8006734:	f004 fc0d 	bl	800af52 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	2201      	movs	r2, #1
 800673c:	f8a3 2164 	strh.w	r2, [r3, #356]	; 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	2240      	movs	r2, #64	; 0x40
 8006744:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8006748:	2340      	movs	r3, #64	; 0x40
 800674a:	2200      	movs	r2, #0
 800674c:	2180      	movs	r1, #128	; 0x80
 800674e:	6878      	ldr	r0, [r7, #4]
 8006750:	f004 fbff 	bl	800af52 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	2201      	movs	r2, #1
 8006758:	849a      	strh	r2, [r3, #36]	; 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	2240      	movs	r2, #64	; 0x40
 800675e:	621a      	str	r2, [r3, #32]

  return USBD_OK;
 8006760:	2300      	movs	r3, #0
}
 8006762:	4618      	mov	r0, r3
 8006764:	3708      	adds	r7, #8
 8006766:	46bd      	mov	sp, r7
 8006768:	bd80      	pop	{r7, pc}

0800676a <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800676a:	b480      	push	{r7}
 800676c:	b083      	sub	sp, #12
 800676e:	af00      	add	r7, sp, #0
 8006770:	6078      	str	r0, [r7, #4]
 8006772:	460b      	mov	r3, r1
 8006774:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	78fa      	ldrb	r2, [r7, #3]
 800677a:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800677c:	2300      	movs	r3, #0
}
 800677e:	4618      	mov	r0, r3
 8006780:	370c      	adds	r7, #12
 8006782:	46bd      	mov	sp, r7
 8006784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006788:	4770      	bx	lr

0800678a <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800678a:	b480      	push	{r7}
 800678c:	b083      	sub	sp, #12
 800678e:	af00      	add	r7, sp, #0
 8006790:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	f893 229c 	ldrb.w	r2, [r3, #668]	; 0x29c
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	2204      	movs	r2, #4
 80067a2:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 80067a6:	2300      	movs	r3, #0
}
 80067a8:	4618      	mov	r0, r3
 80067aa:	370c      	adds	r7, #12
 80067ac:	46bd      	mov	sp, r7
 80067ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067b2:	4770      	bx	lr

080067b4 <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 80067b4:	b480      	push	{r7}
 80067b6:	b083      	sub	sp, #12
 80067b8:	af00      	add	r7, sp, #0
 80067ba:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80067c2:	2b04      	cmp	r3, #4
 80067c4:	d105      	bne.n	80067d2 <USBD_LL_Resume+0x1e>
  {
    pdev->dev_state = pdev->dev_old_state;
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	f893 229d 	ldrb.w	r2, [r3, #669]	; 0x29d
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 80067d2:	2300      	movs	r3, #0
}
 80067d4:	4618      	mov	r0, r3
 80067d6:	370c      	adds	r7, #12
 80067d8:	46bd      	mov	sp, r7
 80067da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067de:	4770      	bx	lr

080067e0 <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 80067e0:	b580      	push	{r7, lr}
 80067e2:	b082      	sub	sp, #8
 80067e4:	af00      	add	r7, sp, #0
 80067e6:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80067ee:	2b03      	cmp	r3, #3
 80067f0:	d10b      	bne.n	800680a <USBD_LL_SOF+0x2a>
  {
    if (pdev->pClass->SOF != NULL)
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80067f8:	69db      	ldr	r3, [r3, #28]
 80067fa:	2b00      	cmp	r3, #0
 80067fc:	d005      	beq.n	800680a <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006804:	69db      	ldr	r3, [r3, #28]
 8006806:	6878      	ldr	r0, [r7, #4]
 8006808:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800680a:	2300      	movs	r3, #0
}
 800680c:	4618      	mov	r0, r3
 800680e:	3708      	adds	r7, #8
 8006810:	46bd      	mov	sp, r7
 8006812:	bd80      	pop	{r7, pc}

08006814 <USBD_LL_IsoINIncomplete>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 8006814:	b480      	push	{r7}
 8006816:	b083      	sub	sp, #12
 8006818:	af00      	add	r7, sp, #0
 800681a:	6078      	str	r0, [r7, #4]
 800681c:	460b      	mov	r3, r1
 800681e:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused arguments compilation warning */
  UNUSED(pdev);
  UNUSED(epnum);

  return USBD_OK;
 8006820:	2300      	movs	r3, #0
}
 8006822:	4618      	mov	r0, r3
 8006824:	370c      	adds	r7, #12
 8006826:	46bd      	mov	sp, r7
 8006828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800682c:	4770      	bx	lr

0800682e <USBD_LL_IsoOUTIncomplete>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800682e:	b480      	push	{r7}
 8006830:	b083      	sub	sp, #12
 8006832:	af00      	add	r7, sp, #0
 8006834:	6078      	str	r0, [r7, #4]
 8006836:	460b      	mov	r3, r1
 8006838:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused arguments compilation warning */
  UNUSED(pdev);
  UNUSED(epnum);

  return USBD_OK;
 800683a:	2300      	movs	r3, #0
}
 800683c:	4618      	mov	r0, r3
 800683e:	370c      	adds	r7, #12
 8006840:	46bd      	mov	sp, r7
 8006842:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006846:	4770      	bx	lr

08006848 <USBD_LL_DevConnected>:
*         Handle device connection event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 8006848:	b480      	push	{r7}
 800684a:	b083      	sub	sp, #12
 800684c:	af00      	add	r7, sp, #0
 800684e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8006850:	2300      	movs	r3, #0
}
 8006852:	4618      	mov	r0, r3
 8006854:	370c      	adds	r7, #12
 8006856:	46bd      	mov	sp, r7
 8006858:	f85d 7b04 	ldr.w	r7, [sp], #4
 800685c:	4770      	bx	lr

0800685e <USBD_LL_DevDisconnected>:
*         Handle device disconnection event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 800685e:	b580      	push	{r7, lr}
 8006860:	b082      	sub	sp, #8
 8006862:	af00      	add	r7, sp, #0
 8006864:	6078      	str	r0, [r7, #4]
  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	2201      	movs	r2, #1
 800686a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  if (pdev->pClass != NULL)
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006874:	2b00      	cmp	r3, #0
 8006876:	d009      	beq.n	800688c <USBD_LL_DevDisconnected+0x2e>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800687e:	685b      	ldr	r3, [r3, #4]
 8006880:	687a      	ldr	r2, [r7, #4]
 8006882:	6852      	ldr	r2, [r2, #4]
 8006884:	b2d2      	uxtb	r2, r2
 8006886:	4611      	mov	r1, r2
 8006888:	6878      	ldr	r0, [r7, #4]
 800688a:	4798      	blx	r3
  }

  return USBD_OK;
 800688c:	2300      	movs	r3, #0
}
 800688e:	4618      	mov	r0, r3
 8006890:	3708      	adds	r7, #8
 8006892:	46bd      	mov	sp, r7
 8006894:	bd80      	pop	{r7, pc}

08006896 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 8006896:	b480      	push	{r7}
 8006898:	b087      	sub	sp, #28
 800689a:	af00      	add	r7, sp, #0
 800689c:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 80068a2:	697b      	ldr	r3, [r7, #20]
 80068a4:	781b      	ldrb	r3, [r3, #0]
 80068a6:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 80068a8:	697b      	ldr	r3, [r7, #20]
 80068aa:	3301      	adds	r3, #1
 80068ac:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 80068ae:	697b      	ldr	r3, [r7, #20]
 80068b0:	781b      	ldrb	r3, [r3, #0]
 80068b2:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 80068b4:	8a3b      	ldrh	r3, [r7, #16]
 80068b6:	021b      	lsls	r3, r3, #8
 80068b8:	b21a      	sxth	r2, r3
 80068ba:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80068be:	4313      	orrs	r3, r2
 80068c0:	b21b      	sxth	r3, r3
 80068c2:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 80068c4:	89fb      	ldrh	r3, [r7, #14]
}
 80068c6:	4618      	mov	r0, r3
 80068c8:	371c      	adds	r7, #28
 80068ca:	46bd      	mov	sp, r7
 80068cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068d0:	4770      	bx	lr
	...

080068d4 <USBD_StdDevReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80068d4:	b580      	push	{r7, lr}
 80068d6:	b084      	sub	sp, #16
 80068d8:	af00      	add	r7, sp, #0
 80068da:	6078      	str	r0, [r7, #4]
 80068dc:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80068de:	2300      	movs	r3, #0
 80068e0:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80068e2:	683b      	ldr	r3, [r7, #0]
 80068e4:	781b      	ldrb	r3, [r3, #0]
 80068e6:	f003 0360 	and.w	r3, r3, #96	; 0x60
 80068ea:	2b40      	cmp	r3, #64	; 0x40
 80068ec:	d005      	beq.n	80068fa <USBD_StdDevReq+0x26>
 80068ee:	2b40      	cmp	r3, #64	; 0x40
 80068f0:	d853      	bhi.n	800699a <USBD_StdDevReq+0xc6>
 80068f2:	2b00      	cmp	r3, #0
 80068f4:	d00b      	beq.n	800690e <USBD_StdDevReq+0x3a>
 80068f6:	2b20      	cmp	r3, #32
 80068f8:	d14f      	bne.n	800699a <USBD_StdDevReq+0xc6>
  {
  case USB_REQ_TYPE_CLASS:
  case USB_REQ_TYPE_VENDOR:
    ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006900:	689b      	ldr	r3, [r3, #8]
 8006902:	6839      	ldr	r1, [r7, #0]
 8006904:	6878      	ldr	r0, [r7, #4]
 8006906:	4798      	blx	r3
 8006908:	4603      	mov	r3, r0
 800690a:	73fb      	strb	r3, [r7, #15]
    break;
 800690c:	e04a      	b.n	80069a4 <USBD_StdDevReq+0xd0>

  case USB_REQ_TYPE_STANDARD:
    switch (req->bRequest)
 800690e:	683b      	ldr	r3, [r7, #0]
 8006910:	785b      	ldrb	r3, [r3, #1]
 8006912:	2b09      	cmp	r3, #9
 8006914:	d83b      	bhi.n	800698e <USBD_StdDevReq+0xba>
 8006916:	a201      	add	r2, pc, #4	; (adr r2, 800691c <USBD_StdDevReq+0x48>)
 8006918:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800691c:	08006971 	.word	0x08006971
 8006920:	08006985 	.word	0x08006985
 8006924:	0800698f 	.word	0x0800698f
 8006928:	0800697b 	.word	0x0800697b
 800692c:	0800698f 	.word	0x0800698f
 8006930:	0800694f 	.word	0x0800694f
 8006934:	08006945 	.word	0x08006945
 8006938:	0800698f 	.word	0x0800698f
 800693c:	08006967 	.word	0x08006967
 8006940:	08006959 	.word	0x08006959
    {
    case USB_REQ_GET_DESCRIPTOR:
      USBD_GetDescriptor(pdev, req);
 8006944:	6839      	ldr	r1, [r7, #0]
 8006946:	6878      	ldr	r0, [r7, #4]
 8006948:	f000 f9d8 	bl	8006cfc <USBD_GetDescriptor>
      break;
 800694c:	e024      	b.n	8006998 <USBD_StdDevReq+0xc4>

    case USB_REQ_SET_ADDRESS:
      USBD_SetAddress(pdev, req);
 800694e:	6839      	ldr	r1, [r7, #0]
 8006950:	6878      	ldr	r0, [r7, #4]
 8006952:	f000 fb67 	bl	8007024 <USBD_SetAddress>
      break;
 8006956:	e01f      	b.n	8006998 <USBD_StdDevReq+0xc4>

    case USB_REQ_SET_CONFIGURATION:
      ret = USBD_SetConfig(pdev, req);
 8006958:	6839      	ldr	r1, [r7, #0]
 800695a:	6878      	ldr	r0, [r7, #4]
 800695c:	f000 fba6 	bl	80070ac <USBD_SetConfig>
 8006960:	4603      	mov	r3, r0
 8006962:	73fb      	strb	r3, [r7, #15]
      break;
 8006964:	e018      	b.n	8006998 <USBD_StdDevReq+0xc4>

    case USB_REQ_GET_CONFIGURATION:
      USBD_GetConfig(pdev, req);
 8006966:	6839      	ldr	r1, [r7, #0]
 8006968:	6878      	ldr	r0, [r7, #4]
 800696a:	f000 fc43 	bl	80071f4 <USBD_GetConfig>
      break;
 800696e:	e013      	b.n	8006998 <USBD_StdDevReq+0xc4>

    case USB_REQ_GET_STATUS:
      USBD_GetStatus(pdev, req);
 8006970:	6839      	ldr	r1, [r7, #0]
 8006972:	6878      	ldr	r0, [r7, #4]
 8006974:	f000 fc73 	bl	800725e <USBD_GetStatus>
      break;
 8006978:	e00e      	b.n	8006998 <USBD_StdDevReq+0xc4>

    case USB_REQ_SET_FEATURE:
      USBD_SetFeature(pdev, req);
 800697a:	6839      	ldr	r1, [r7, #0]
 800697c:	6878      	ldr	r0, [r7, #4]
 800697e:	f000 fca1 	bl	80072c4 <USBD_SetFeature>
      break;
 8006982:	e009      	b.n	8006998 <USBD_StdDevReq+0xc4>

    case USB_REQ_CLEAR_FEATURE:
      USBD_ClrFeature(pdev, req);
 8006984:	6839      	ldr	r1, [r7, #0]
 8006986:	6878      	ldr	r0, [r7, #4]
 8006988:	f000 fcb0 	bl	80072ec <USBD_ClrFeature>
      break;
 800698c:	e004      	b.n	8006998 <USBD_StdDevReq+0xc4>

    default:
      USBD_CtlError(pdev, req);
 800698e:	6839      	ldr	r1, [r7, #0]
 8006990:	6878      	ldr	r0, [r7, #4]
 8006992:	f000 fd06 	bl	80073a2 <USBD_CtlError>
      break;
 8006996:	bf00      	nop
    }
    break;
 8006998:	e004      	b.n	80069a4 <USBD_StdDevReq+0xd0>

  default:
    USBD_CtlError(pdev, req);
 800699a:	6839      	ldr	r1, [r7, #0]
 800699c:	6878      	ldr	r0, [r7, #4]
 800699e:	f000 fd00 	bl	80073a2 <USBD_CtlError>
    break;
 80069a2:	bf00      	nop
  }

  return ret;
 80069a4:	7bfb      	ldrb	r3, [r7, #15]
}
 80069a6:	4618      	mov	r0, r3
 80069a8:	3710      	adds	r7, #16
 80069aa:	46bd      	mov	sp, r7
 80069ac:	bd80      	pop	{r7, pc}
 80069ae:	bf00      	nop

080069b0 <USBD_StdItfReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80069b0:	b580      	push	{r7, lr}
 80069b2:	b084      	sub	sp, #16
 80069b4:	af00      	add	r7, sp, #0
 80069b6:	6078      	str	r0, [r7, #4]
 80069b8:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80069ba:	2300      	movs	r3, #0
 80069bc:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80069be:	683b      	ldr	r3, [r7, #0]
 80069c0:	781b      	ldrb	r3, [r3, #0]
 80069c2:	f003 0360 	and.w	r3, r3, #96	; 0x60
 80069c6:	2b40      	cmp	r3, #64	; 0x40
 80069c8:	d005      	beq.n	80069d6 <USBD_StdItfReq+0x26>
 80069ca:	2b40      	cmp	r3, #64	; 0x40
 80069cc:	d82e      	bhi.n	8006a2c <USBD_StdItfReq+0x7c>
 80069ce:	2b00      	cmp	r3, #0
 80069d0:	d001      	beq.n	80069d6 <USBD_StdItfReq+0x26>
 80069d2:	2b20      	cmp	r3, #32
 80069d4:	d12a      	bne.n	8006a2c <USBD_StdItfReq+0x7c>
  {
  case USB_REQ_TYPE_CLASS:
  case USB_REQ_TYPE_VENDOR:
  case USB_REQ_TYPE_STANDARD:
    switch (pdev->dev_state)
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80069dc:	3b01      	subs	r3, #1
 80069de:	2b02      	cmp	r3, #2
 80069e0:	d81d      	bhi.n	8006a1e <USBD_StdItfReq+0x6e>
    {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:

      if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 80069e2:	683b      	ldr	r3, [r7, #0]
 80069e4:	889b      	ldrh	r3, [r3, #4]
 80069e6:	b2db      	uxtb	r3, r3
 80069e8:	2b01      	cmp	r3, #1
 80069ea:	d813      	bhi.n	8006a14 <USBD_StdItfReq+0x64>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80069f2:	689b      	ldr	r3, [r3, #8]
 80069f4:	6839      	ldr	r1, [r7, #0]
 80069f6:	6878      	ldr	r0, [r7, #4]
 80069f8:	4798      	blx	r3
 80069fa:	4603      	mov	r3, r0
 80069fc:	73fb      	strb	r3, [r7, #15]

        if ((req->wLength == 0U) && (ret == USBD_OK))
 80069fe:	683b      	ldr	r3, [r7, #0]
 8006a00:	88db      	ldrh	r3, [r3, #6]
 8006a02:	2b00      	cmp	r3, #0
 8006a04:	d110      	bne.n	8006a28 <USBD_StdItfReq+0x78>
 8006a06:	7bfb      	ldrb	r3, [r7, #15]
 8006a08:	2b00      	cmp	r3, #0
 8006a0a:	d10d      	bne.n	8006a28 <USBD_StdItfReq+0x78>
        {
          (void)USBD_CtlSendStatus(pdev);
 8006a0c:	6878      	ldr	r0, [r7, #4]
 8006a0e:	f000 fd93 	bl	8007538 <USBD_CtlSendStatus>
      }
      else
      {
        USBD_CtlError(pdev, req);
      }
      break;
 8006a12:	e009      	b.n	8006a28 <USBD_StdItfReq+0x78>
        USBD_CtlError(pdev, req);
 8006a14:	6839      	ldr	r1, [r7, #0]
 8006a16:	6878      	ldr	r0, [r7, #4]
 8006a18:	f000 fcc3 	bl	80073a2 <USBD_CtlError>
      break;
 8006a1c:	e004      	b.n	8006a28 <USBD_StdItfReq+0x78>

    default:
      USBD_CtlError(pdev, req);
 8006a1e:	6839      	ldr	r1, [r7, #0]
 8006a20:	6878      	ldr	r0, [r7, #4]
 8006a22:	f000 fcbe 	bl	80073a2 <USBD_CtlError>
      break;
 8006a26:	e000      	b.n	8006a2a <USBD_StdItfReq+0x7a>
      break;
 8006a28:	bf00      	nop
    }
    break;
 8006a2a:	e004      	b.n	8006a36 <USBD_StdItfReq+0x86>

  default:
    USBD_CtlError(pdev, req);
 8006a2c:	6839      	ldr	r1, [r7, #0]
 8006a2e:	6878      	ldr	r0, [r7, #4]
 8006a30:	f000 fcb7 	bl	80073a2 <USBD_CtlError>
    break;
 8006a34:	bf00      	nop
  }

  return ret;
 8006a36:	7bfb      	ldrb	r3, [r7, #15]
}
 8006a38:	4618      	mov	r0, r3
 8006a3a:	3710      	adds	r7, #16
 8006a3c:	46bd      	mov	sp, r7
 8006a3e:	bd80      	pop	{r7, pc}

08006a40 <USBD_StdEPReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006a40:	b580      	push	{r7, lr}
 8006a42:	b084      	sub	sp, #16
 8006a44:	af00      	add	r7, sp, #0
 8006a46:	6078      	str	r0, [r7, #4]
 8006a48:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 8006a4a:	2300      	movs	r3, #0
 8006a4c:	73fb      	strb	r3, [r7, #15]
  ep_addr = LOBYTE(req->wIndex);
 8006a4e:	683b      	ldr	r3, [r7, #0]
 8006a50:	889b      	ldrh	r3, [r3, #4]
 8006a52:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8006a54:	683b      	ldr	r3, [r7, #0]
 8006a56:	781b      	ldrb	r3, [r3, #0]
 8006a58:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8006a5c:	2b40      	cmp	r3, #64	; 0x40
 8006a5e:	d007      	beq.n	8006a70 <USBD_StdEPReq+0x30>
 8006a60:	2b40      	cmp	r3, #64	; 0x40
 8006a62:	f200 8140 	bhi.w	8006ce6 <USBD_StdEPReq+0x2a6>
 8006a66:	2b00      	cmp	r3, #0
 8006a68:	d00c      	beq.n	8006a84 <USBD_StdEPReq+0x44>
 8006a6a:	2b20      	cmp	r3, #32
 8006a6c:	f040 813b 	bne.w	8006ce6 <USBD_StdEPReq+0x2a6>
  {
  case USB_REQ_TYPE_CLASS:
  case USB_REQ_TYPE_VENDOR:
    ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006a76:	689b      	ldr	r3, [r3, #8]
 8006a78:	6839      	ldr	r1, [r7, #0]
 8006a7a:	6878      	ldr	r0, [r7, #4]
 8006a7c:	4798      	blx	r3
 8006a7e:	4603      	mov	r3, r0
 8006a80:	73fb      	strb	r3, [r7, #15]
    break;
 8006a82:	e135      	b.n	8006cf0 <USBD_StdEPReq+0x2b0>

  case USB_REQ_TYPE_STANDARD:
    switch (req->bRequest)
 8006a84:	683b      	ldr	r3, [r7, #0]
 8006a86:	785b      	ldrb	r3, [r3, #1]
 8006a88:	2b03      	cmp	r3, #3
 8006a8a:	d007      	beq.n	8006a9c <USBD_StdEPReq+0x5c>
 8006a8c:	2b03      	cmp	r3, #3
 8006a8e:	f300 8124 	bgt.w	8006cda <USBD_StdEPReq+0x29a>
 8006a92:	2b00      	cmp	r3, #0
 8006a94:	d07b      	beq.n	8006b8e <USBD_StdEPReq+0x14e>
 8006a96:	2b01      	cmp	r3, #1
 8006a98:	d03b      	beq.n	8006b12 <USBD_StdEPReq+0xd2>
 8006a9a:	e11e      	b.n	8006cda <USBD_StdEPReq+0x29a>
    {
    case USB_REQ_SET_FEATURE:
      switch (pdev->dev_state)
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006aa2:	2b02      	cmp	r3, #2
 8006aa4:	d002      	beq.n	8006aac <USBD_StdEPReq+0x6c>
 8006aa6:	2b03      	cmp	r3, #3
 8006aa8:	d016      	beq.n	8006ad8 <USBD_StdEPReq+0x98>
 8006aaa:	e02c      	b.n	8006b06 <USBD_StdEPReq+0xc6>
      {
      case USBD_STATE_ADDRESSED:
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8006aac:	7bbb      	ldrb	r3, [r7, #14]
 8006aae:	2b00      	cmp	r3, #0
 8006ab0:	d00d      	beq.n	8006ace <USBD_StdEPReq+0x8e>
 8006ab2:	7bbb      	ldrb	r3, [r7, #14]
 8006ab4:	2b80      	cmp	r3, #128	; 0x80
 8006ab6:	d00a      	beq.n	8006ace <USBD_StdEPReq+0x8e>
        {
          (void)USBD_LL_StallEP(pdev, ep_addr);
 8006ab8:	7bbb      	ldrb	r3, [r7, #14]
 8006aba:	4619      	mov	r1, r3
 8006abc:	6878      	ldr	r0, [r7, #4]
 8006abe:	f004 fa8d 	bl	800afdc <USBD_LL_StallEP>
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8006ac2:	2180      	movs	r1, #128	; 0x80
 8006ac4:	6878      	ldr	r0, [r7, #4]
 8006ac6:	f004 fa89 	bl	800afdc <USBD_LL_StallEP>
 8006aca:	bf00      	nop
        }
        else
        {
          USBD_CtlError(pdev, req);
        }
        break;
 8006acc:	e020      	b.n	8006b10 <USBD_StdEPReq+0xd0>
          USBD_CtlError(pdev, req);
 8006ace:	6839      	ldr	r1, [r7, #0]
 8006ad0:	6878      	ldr	r0, [r7, #4]
 8006ad2:	f000 fc66 	bl	80073a2 <USBD_CtlError>
        break;
 8006ad6:	e01b      	b.n	8006b10 <USBD_StdEPReq+0xd0>

      case USBD_STATE_CONFIGURED:
        if (req->wValue == USB_FEATURE_EP_HALT)
 8006ad8:	683b      	ldr	r3, [r7, #0]
 8006ada:	885b      	ldrh	r3, [r3, #2]
 8006adc:	2b00      	cmp	r3, #0
 8006ade:	d10e      	bne.n	8006afe <USBD_StdEPReq+0xbe>
        {
          if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8006ae0:	7bbb      	ldrb	r3, [r7, #14]
 8006ae2:	2b00      	cmp	r3, #0
 8006ae4:	d00b      	beq.n	8006afe <USBD_StdEPReq+0xbe>
 8006ae6:	7bbb      	ldrb	r3, [r7, #14]
 8006ae8:	2b80      	cmp	r3, #128	; 0x80
 8006aea:	d008      	beq.n	8006afe <USBD_StdEPReq+0xbe>
 8006aec:	683b      	ldr	r3, [r7, #0]
 8006aee:	88db      	ldrh	r3, [r3, #6]
 8006af0:	2b00      	cmp	r3, #0
 8006af2:	d104      	bne.n	8006afe <USBD_StdEPReq+0xbe>
          {
            (void)USBD_LL_StallEP(pdev, ep_addr);
 8006af4:	7bbb      	ldrb	r3, [r7, #14]
 8006af6:	4619      	mov	r1, r3
 8006af8:	6878      	ldr	r0, [r7, #4]
 8006afa:	f004 fa6f 	bl	800afdc <USBD_LL_StallEP>
          }
        }
        (void)USBD_CtlSendStatus(pdev);
 8006afe:	6878      	ldr	r0, [r7, #4]
 8006b00:	f000 fd1a 	bl	8007538 <USBD_CtlSendStatus>

        break;
 8006b04:	e004      	b.n	8006b10 <USBD_StdEPReq+0xd0>

      default:
        USBD_CtlError(pdev, req);
 8006b06:	6839      	ldr	r1, [r7, #0]
 8006b08:	6878      	ldr	r0, [r7, #4]
 8006b0a:	f000 fc4a 	bl	80073a2 <USBD_CtlError>
        break;
 8006b0e:	bf00      	nop
      }
      break;
 8006b10:	e0e8      	b.n	8006ce4 <USBD_StdEPReq+0x2a4>

    case USB_REQ_CLEAR_FEATURE:

      switch (pdev->dev_state)
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006b18:	2b02      	cmp	r3, #2
 8006b1a:	d002      	beq.n	8006b22 <USBD_StdEPReq+0xe2>
 8006b1c:	2b03      	cmp	r3, #3
 8006b1e:	d016      	beq.n	8006b4e <USBD_StdEPReq+0x10e>
 8006b20:	e02e      	b.n	8006b80 <USBD_StdEPReq+0x140>
      {
      case USBD_STATE_ADDRESSED:
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8006b22:	7bbb      	ldrb	r3, [r7, #14]
 8006b24:	2b00      	cmp	r3, #0
 8006b26:	d00d      	beq.n	8006b44 <USBD_StdEPReq+0x104>
 8006b28:	7bbb      	ldrb	r3, [r7, #14]
 8006b2a:	2b80      	cmp	r3, #128	; 0x80
 8006b2c:	d00a      	beq.n	8006b44 <USBD_StdEPReq+0x104>
        {
          (void)USBD_LL_StallEP(pdev, ep_addr);
 8006b2e:	7bbb      	ldrb	r3, [r7, #14]
 8006b30:	4619      	mov	r1, r3
 8006b32:	6878      	ldr	r0, [r7, #4]
 8006b34:	f004 fa52 	bl	800afdc <USBD_LL_StallEP>
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8006b38:	2180      	movs	r1, #128	; 0x80
 8006b3a:	6878      	ldr	r0, [r7, #4]
 8006b3c:	f004 fa4e 	bl	800afdc <USBD_LL_StallEP>
 8006b40:	bf00      	nop
        }
        else
        {
          USBD_CtlError(pdev, req);
        }
        break;
 8006b42:	e023      	b.n	8006b8c <USBD_StdEPReq+0x14c>
          USBD_CtlError(pdev, req);
 8006b44:	6839      	ldr	r1, [r7, #0]
 8006b46:	6878      	ldr	r0, [r7, #4]
 8006b48:	f000 fc2b 	bl	80073a2 <USBD_CtlError>
        break;
 8006b4c:	e01e      	b.n	8006b8c <USBD_StdEPReq+0x14c>

      case USBD_STATE_CONFIGURED:
        if (req->wValue == USB_FEATURE_EP_HALT)
 8006b4e:	683b      	ldr	r3, [r7, #0]
 8006b50:	885b      	ldrh	r3, [r3, #2]
 8006b52:	2b00      	cmp	r3, #0
 8006b54:	d119      	bne.n	8006b8a <USBD_StdEPReq+0x14a>
        {
          if ((ep_addr & 0x7FU) != 0x00U)
 8006b56:	7bbb      	ldrb	r3, [r7, #14]
 8006b58:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006b5c:	2b00      	cmp	r3, #0
 8006b5e:	d004      	beq.n	8006b6a <USBD_StdEPReq+0x12a>
          {
            (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 8006b60:	7bbb      	ldrb	r3, [r7, #14]
 8006b62:	4619      	mov	r1, r3
 8006b64:	6878      	ldr	r0, [r7, #4]
 8006b66:	f004 fa58 	bl	800b01a <USBD_LL_ClearStallEP>
          }
          (void)USBD_CtlSendStatus(pdev);
 8006b6a:	6878      	ldr	r0, [r7, #4]
 8006b6c:	f000 fce4 	bl	8007538 <USBD_CtlSendStatus>
          (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006b76:	689b      	ldr	r3, [r3, #8]
 8006b78:	6839      	ldr	r1, [r7, #0]
 8006b7a:	6878      	ldr	r0, [r7, #4]
 8006b7c:	4798      	blx	r3
        }
        break;
 8006b7e:	e004      	b.n	8006b8a <USBD_StdEPReq+0x14a>

      default:
        USBD_CtlError(pdev, req);
 8006b80:	6839      	ldr	r1, [r7, #0]
 8006b82:	6878      	ldr	r0, [r7, #4]
 8006b84:	f000 fc0d 	bl	80073a2 <USBD_CtlError>
        break;
 8006b88:	e000      	b.n	8006b8c <USBD_StdEPReq+0x14c>
        break;
 8006b8a:	bf00      	nop
      }
      break;
 8006b8c:	e0aa      	b.n	8006ce4 <USBD_StdEPReq+0x2a4>

    case USB_REQ_GET_STATUS:
      switch (pdev->dev_state)
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006b94:	2b02      	cmp	r3, #2
 8006b96:	d002      	beq.n	8006b9e <USBD_StdEPReq+0x15e>
 8006b98:	2b03      	cmp	r3, #3
 8006b9a:	d032      	beq.n	8006c02 <USBD_StdEPReq+0x1c2>
 8006b9c:	e097      	b.n	8006cce <USBD_StdEPReq+0x28e>
      {
      case USBD_STATE_ADDRESSED:
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8006b9e:	7bbb      	ldrb	r3, [r7, #14]
 8006ba0:	2b00      	cmp	r3, #0
 8006ba2:	d007      	beq.n	8006bb4 <USBD_StdEPReq+0x174>
 8006ba4:	7bbb      	ldrb	r3, [r7, #14]
 8006ba6:	2b80      	cmp	r3, #128	; 0x80
 8006ba8:	d004      	beq.n	8006bb4 <USBD_StdEPReq+0x174>
        {
          USBD_CtlError(pdev, req);
 8006baa:	6839      	ldr	r1, [r7, #0]
 8006bac:	6878      	ldr	r0, [r7, #4]
 8006bae:	f000 fbf8 	bl	80073a2 <USBD_CtlError>
          break;
 8006bb2:	e091      	b.n	8006cd8 <USBD_StdEPReq+0x298>
        }
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8006bb4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006bb8:	2b00      	cmp	r3, #0
 8006bba:	da0b      	bge.n	8006bd4 <USBD_StdEPReq+0x194>
 8006bbc:	7bbb      	ldrb	r3, [r7, #14]
 8006bbe:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8006bc2:	4613      	mov	r3, r2
 8006bc4:	009b      	lsls	r3, r3, #2
 8006bc6:	4413      	add	r3, r2
 8006bc8:	009b      	lsls	r3, r3, #2
 8006bca:	3310      	adds	r3, #16
 8006bcc:	687a      	ldr	r2, [r7, #4]
 8006bce:	4413      	add	r3, r2
 8006bd0:	3304      	adds	r3, #4
 8006bd2:	e00b      	b.n	8006bec <USBD_StdEPReq+0x1ac>
              &pdev->ep_out[ep_addr & 0x7FU];
 8006bd4:	7bbb      	ldrb	r3, [r7, #14]
 8006bd6:	f003 027f 	and.w	r2, r3, #127	; 0x7f
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8006bda:	4613      	mov	r3, r2
 8006bdc:	009b      	lsls	r3, r3, #2
 8006bde:	4413      	add	r3, r2
 8006be0:	009b      	lsls	r3, r3, #2
 8006be2:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8006be6:	687a      	ldr	r2, [r7, #4]
 8006be8:	4413      	add	r3, r2
 8006bea:	3304      	adds	r3, #4
 8006bec:	60bb      	str	r3, [r7, #8]

        pep->status = 0x0000U;
 8006bee:	68bb      	ldr	r3, [r7, #8]
 8006bf0:	2200      	movs	r2, #0
 8006bf2:	601a      	str	r2, [r3, #0]

        (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8006bf4:	68bb      	ldr	r3, [r7, #8]
 8006bf6:	2202      	movs	r2, #2
 8006bf8:	4619      	mov	r1, r3
 8006bfa:	6878      	ldr	r0, [r7, #4]
 8006bfc:	f000 fc42 	bl	8007484 <USBD_CtlSendData>
        break;
 8006c00:	e06a      	b.n	8006cd8 <USBD_StdEPReq+0x298>

      case USBD_STATE_CONFIGURED:
        if ((ep_addr & 0x80U) == 0x80U)
 8006c02:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006c06:	2b00      	cmp	r3, #0
 8006c08:	da11      	bge.n	8006c2e <USBD_StdEPReq+0x1ee>
        {
          if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8006c0a:	7bbb      	ldrb	r3, [r7, #14]
 8006c0c:	f003 020f 	and.w	r2, r3, #15
 8006c10:	6879      	ldr	r1, [r7, #4]
 8006c12:	4613      	mov	r3, r2
 8006c14:	009b      	lsls	r3, r3, #2
 8006c16:	4413      	add	r3, r2
 8006c18:	009b      	lsls	r3, r3, #2
 8006c1a:	440b      	add	r3, r1
 8006c1c:	3324      	adds	r3, #36	; 0x24
 8006c1e:	881b      	ldrh	r3, [r3, #0]
 8006c20:	2b00      	cmp	r3, #0
 8006c22:	d117      	bne.n	8006c54 <USBD_StdEPReq+0x214>
          {
            USBD_CtlError(pdev, req);
 8006c24:	6839      	ldr	r1, [r7, #0]
 8006c26:	6878      	ldr	r0, [r7, #4]
 8006c28:	f000 fbbb 	bl	80073a2 <USBD_CtlError>
            break;
 8006c2c:	e054      	b.n	8006cd8 <USBD_StdEPReq+0x298>
          }
        }
        else
        {
          if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8006c2e:	7bbb      	ldrb	r3, [r7, #14]
 8006c30:	f003 020f 	and.w	r2, r3, #15
 8006c34:	6879      	ldr	r1, [r7, #4]
 8006c36:	4613      	mov	r3, r2
 8006c38:	009b      	lsls	r3, r3, #2
 8006c3a:	4413      	add	r3, r2
 8006c3c:	009b      	lsls	r3, r3, #2
 8006c3e:	440b      	add	r3, r1
 8006c40:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 8006c44:	881b      	ldrh	r3, [r3, #0]
 8006c46:	2b00      	cmp	r3, #0
 8006c48:	d104      	bne.n	8006c54 <USBD_StdEPReq+0x214>
          {
            USBD_CtlError(pdev, req);
 8006c4a:	6839      	ldr	r1, [r7, #0]
 8006c4c:	6878      	ldr	r0, [r7, #4]
 8006c4e:	f000 fba8 	bl	80073a2 <USBD_CtlError>
            break;
 8006c52:	e041      	b.n	8006cd8 <USBD_StdEPReq+0x298>
          }
        }

        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8006c54:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006c58:	2b00      	cmp	r3, #0
 8006c5a:	da0b      	bge.n	8006c74 <USBD_StdEPReq+0x234>
 8006c5c:	7bbb      	ldrb	r3, [r7, #14]
 8006c5e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8006c62:	4613      	mov	r3, r2
 8006c64:	009b      	lsls	r3, r3, #2
 8006c66:	4413      	add	r3, r2
 8006c68:	009b      	lsls	r3, r3, #2
 8006c6a:	3310      	adds	r3, #16
 8006c6c:	687a      	ldr	r2, [r7, #4]
 8006c6e:	4413      	add	r3, r2
 8006c70:	3304      	adds	r3, #4
 8006c72:	e00b      	b.n	8006c8c <USBD_StdEPReq+0x24c>
              &pdev->ep_out[ep_addr & 0x7FU];
 8006c74:	7bbb      	ldrb	r3, [r7, #14]
 8006c76:	f003 027f 	and.w	r2, r3, #127	; 0x7f
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8006c7a:	4613      	mov	r3, r2
 8006c7c:	009b      	lsls	r3, r3, #2
 8006c7e:	4413      	add	r3, r2
 8006c80:	009b      	lsls	r3, r3, #2
 8006c82:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8006c86:	687a      	ldr	r2, [r7, #4]
 8006c88:	4413      	add	r3, r2
 8006c8a:	3304      	adds	r3, #4
 8006c8c:	60bb      	str	r3, [r7, #8]

          if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8006c8e:	7bbb      	ldrb	r3, [r7, #14]
 8006c90:	2b00      	cmp	r3, #0
 8006c92:	d002      	beq.n	8006c9a <USBD_StdEPReq+0x25a>
 8006c94:	7bbb      	ldrb	r3, [r7, #14]
 8006c96:	2b80      	cmp	r3, #128	; 0x80
 8006c98:	d103      	bne.n	8006ca2 <USBD_StdEPReq+0x262>
          {
            pep->status = 0x0000U;
 8006c9a:	68bb      	ldr	r3, [r7, #8]
 8006c9c:	2200      	movs	r2, #0
 8006c9e:	601a      	str	r2, [r3, #0]
 8006ca0:	e00e      	b.n	8006cc0 <USBD_StdEPReq+0x280>
          }
          else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 8006ca2:	7bbb      	ldrb	r3, [r7, #14]
 8006ca4:	4619      	mov	r1, r3
 8006ca6:	6878      	ldr	r0, [r7, #4]
 8006ca8:	f004 f9d6 	bl	800b058 <USBD_LL_IsStallEP>
 8006cac:	4603      	mov	r3, r0
 8006cae:	2b00      	cmp	r3, #0
 8006cb0:	d003      	beq.n	8006cba <USBD_StdEPReq+0x27a>
          {
            pep->status = 0x0001U;
 8006cb2:	68bb      	ldr	r3, [r7, #8]
 8006cb4:	2201      	movs	r2, #1
 8006cb6:	601a      	str	r2, [r3, #0]
 8006cb8:	e002      	b.n	8006cc0 <USBD_StdEPReq+0x280>
          }
          else
          {
            pep->status = 0x0000U;
 8006cba:	68bb      	ldr	r3, [r7, #8]
 8006cbc:	2200      	movs	r2, #0
 8006cbe:	601a      	str	r2, [r3, #0]
          }

          (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8006cc0:	68bb      	ldr	r3, [r7, #8]
 8006cc2:	2202      	movs	r2, #2
 8006cc4:	4619      	mov	r1, r3
 8006cc6:	6878      	ldr	r0, [r7, #4]
 8006cc8:	f000 fbdc 	bl	8007484 <USBD_CtlSendData>
          break;
 8006ccc:	e004      	b.n	8006cd8 <USBD_StdEPReq+0x298>

      default:
        USBD_CtlError(pdev, req);
 8006cce:	6839      	ldr	r1, [r7, #0]
 8006cd0:	6878      	ldr	r0, [r7, #4]
 8006cd2:	f000 fb66 	bl	80073a2 <USBD_CtlError>
        break;
 8006cd6:	bf00      	nop
      }
      break;
 8006cd8:	e004      	b.n	8006ce4 <USBD_StdEPReq+0x2a4>

    default:
      USBD_CtlError(pdev, req);
 8006cda:	6839      	ldr	r1, [r7, #0]
 8006cdc:	6878      	ldr	r0, [r7, #4]
 8006cde:	f000 fb60 	bl	80073a2 <USBD_CtlError>
      break;
 8006ce2:	bf00      	nop
    }
    break;
 8006ce4:	e004      	b.n	8006cf0 <USBD_StdEPReq+0x2b0>

  default:
    USBD_CtlError(pdev, req);
 8006ce6:	6839      	ldr	r1, [r7, #0]
 8006ce8:	6878      	ldr	r0, [r7, #4]
 8006cea:	f000 fb5a 	bl	80073a2 <USBD_CtlError>
    break;
 8006cee:	bf00      	nop
  }

  return ret;
 8006cf0:	7bfb      	ldrb	r3, [r7, #15]
}
 8006cf2:	4618      	mov	r0, r3
 8006cf4:	3710      	adds	r7, #16
 8006cf6:	46bd      	mov	sp, r7
 8006cf8:	bd80      	pop	{r7, pc}
	...

08006cfc <USBD_GetDescriptor>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006cfc:	b580      	push	{r7, lr}
 8006cfe:	b084      	sub	sp, #16
 8006d00:	af00      	add	r7, sp, #0
 8006d02:	6078      	str	r0, [r7, #4]
 8006d04:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8006d06:	2300      	movs	r3, #0
 8006d08:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8006d0a:	2300      	movs	r3, #0
 8006d0c:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8006d0e:	2300      	movs	r3, #0
 8006d10:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8006d12:	683b      	ldr	r3, [r7, #0]
 8006d14:	885b      	ldrh	r3, [r3, #2]
 8006d16:	0a1b      	lsrs	r3, r3, #8
 8006d18:	b29b      	uxth	r3, r3
 8006d1a:	3b01      	subs	r3, #1
 8006d1c:	2b0e      	cmp	r3, #14
 8006d1e:	f200 8152 	bhi.w	8006fc6 <USBD_GetDescriptor+0x2ca>
 8006d22:	a201      	add	r2, pc, #4	; (adr r2, 8006d28 <USBD_GetDescriptor+0x2c>)
 8006d24:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006d28:	08006d99 	.word	0x08006d99
 8006d2c:	08006db1 	.word	0x08006db1
 8006d30:	08006df1 	.word	0x08006df1
 8006d34:	08006fc7 	.word	0x08006fc7
 8006d38:	08006fc7 	.word	0x08006fc7
 8006d3c:	08006f67 	.word	0x08006f67
 8006d40:	08006f93 	.word	0x08006f93
 8006d44:	08006fc7 	.word	0x08006fc7
 8006d48:	08006fc7 	.word	0x08006fc7
 8006d4c:	08006fc7 	.word	0x08006fc7
 8006d50:	08006fc7 	.word	0x08006fc7
 8006d54:	08006fc7 	.word	0x08006fc7
 8006d58:	08006fc7 	.word	0x08006fc7
 8006d5c:	08006fc7 	.word	0x08006fc7
 8006d60:	08006d65 	.word	0x08006d65
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
  case USB_DESC_TYPE_BOS:
    if (pdev->pDesc->GetBOSDescriptor != NULL)
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006d6a:	69db      	ldr	r3, [r3, #28]
 8006d6c:	2b00      	cmp	r3, #0
 8006d6e:	d00b      	beq.n	8006d88 <USBD_GetDescriptor+0x8c>
    {
      pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006d76:	69db      	ldr	r3, [r3, #28]
 8006d78:	687a      	ldr	r2, [r7, #4]
 8006d7a:	7c12      	ldrb	r2, [r2, #16]
 8006d7c:	f107 0108 	add.w	r1, r7, #8
 8006d80:	4610      	mov	r0, r2
 8006d82:	4798      	blx	r3
 8006d84:	60f8      	str	r0, [r7, #12]
    else
    {
      USBD_CtlError(pdev, req);
      err++;
    }
    break;
 8006d86:	e126      	b.n	8006fd6 <USBD_GetDescriptor+0x2da>
      USBD_CtlError(pdev, req);
 8006d88:	6839      	ldr	r1, [r7, #0]
 8006d8a:	6878      	ldr	r0, [r7, #4]
 8006d8c:	f000 fb09 	bl	80073a2 <USBD_CtlError>
      err++;
 8006d90:	7afb      	ldrb	r3, [r7, #11]
 8006d92:	3301      	adds	r3, #1
 8006d94:	72fb      	strb	r3, [r7, #11]
    break;
 8006d96:	e11e      	b.n	8006fd6 <USBD_GetDescriptor+0x2da>
#endif
  case USB_DESC_TYPE_DEVICE:
    pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006d9e:	681b      	ldr	r3, [r3, #0]
 8006da0:	687a      	ldr	r2, [r7, #4]
 8006da2:	7c12      	ldrb	r2, [r2, #16]
 8006da4:	f107 0108 	add.w	r1, r7, #8
 8006da8:	4610      	mov	r0, r2
 8006daa:	4798      	blx	r3
 8006dac:	60f8      	str	r0, [r7, #12]
    break;
 8006dae:	e112      	b.n	8006fd6 <USBD_GetDescriptor+0x2da>

  case USB_DESC_TYPE_CONFIGURATION:
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	7c1b      	ldrb	r3, [r3, #16]
 8006db4:	2b00      	cmp	r3, #0
 8006db6:	d10d      	bne.n	8006dd4 <USBD_GetDescriptor+0xd8>
    {
      pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006dbe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006dc0:	f107 0208 	add.w	r2, r7, #8
 8006dc4:	4610      	mov	r0, r2
 8006dc6:	4798      	blx	r3
 8006dc8:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8006dca:	68fb      	ldr	r3, [r7, #12]
 8006dcc:	3301      	adds	r3, #1
 8006dce:	2202      	movs	r2, #2
 8006dd0:	701a      	strb	r2, [r3, #0]
    else
    {
      pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
    }
    break;
 8006dd2:	e100      	b.n	8006fd6 <USBD_GetDescriptor+0x2da>
      pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006dda:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006ddc:	f107 0208 	add.w	r2, r7, #8
 8006de0:	4610      	mov	r0, r2
 8006de2:	4798      	blx	r3
 8006de4:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8006de6:	68fb      	ldr	r3, [r7, #12]
 8006de8:	3301      	adds	r3, #1
 8006dea:	2202      	movs	r2, #2
 8006dec:	701a      	strb	r2, [r3, #0]
    break;
 8006dee:	e0f2      	b.n	8006fd6 <USBD_GetDescriptor+0x2da>

  case USB_DESC_TYPE_STRING:
    switch ((uint8_t)(req->wValue))
 8006df0:	683b      	ldr	r3, [r7, #0]
 8006df2:	885b      	ldrh	r3, [r3, #2]
 8006df4:	b2db      	uxtb	r3, r3
 8006df6:	2b05      	cmp	r3, #5
 8006df8:	f200 80ac 	bhi.w	8006f54 <USBD_GetDescriptor+0x258>
 8006dfc:	a201      	add	r2, pc, #4	; (adr r2, 8006e04 <USBD_GetDescriptor+0x108>)
 8006dfe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006e02:	bf00      	nop
 8006e04:	08006e1d 	.word	0x08006e1d
 8006e08:	08006e51 	.word	0x08006e51
 8006e0c:	08006e85 	.word	0x08006e85
 8006e10:	08006eb9 	.word	0x08006eb9
 8006e14:	08006eed 	.word	0x08006eed
 8006e18:	08006f21 	.word	0x08006f21
    {
    case USBD_IDX_LANGID_STR:
      if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006e22:	685b      	ldr	r3, [r3, #4]
 8006e24:	2b00      	cmp	r3, #0
 8006e26:	d00b      	beq.n	8006e40 <USBD_GetDescriptor+0x144>
      {
        pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006e2e:	685b      	ldr	r3, [r3, #4]
 8006e30:	687a      	ldr	r2, [r7, #4]
 8006e32:	7c12      	ldrb	r2, [r2, #16]
 8006e34:	f107 0108 	add.w	r1, r7, #8
 8006e38:	4610      	mov	r0, r2
 8006e3a:	4798      	blx	r3
 8006e3c:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8006e3e:	e091      	b.n	8006f64 <USBD_GetDescriptor+0x268>
        USBD_CtlError(pdev, req);
 8006e40:	6839      	ldr	r1, [r7, #0]
 8006e42:	6878      	ldr	r0, [r7, #4]
 8006e44:	f000 faad 	bl	80073a2 <USBD_CtlError>
        err++;
 8006e48:	7afb      	ldrb	r3, [r7, #11]
 8006e4a:	3301      	adds	r3, #1
 8006e4c:	72fb      	strb	r3, [r7, #11]
      break;
 8006e4e:	e089      	b.n	8006f64 <USBD_GetDescriptor+0x268>

    case USBD_IDX_MFC_STR:
      if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006e56:	689b      	ldr	r3, [r3, #8]
 8006e58:	2b00      	cmp	r3, #0
 8006e5a:	d00b      	beq.n	8006e74 <USBD_GetDescriptor+0x178>
      {
        pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006e62:	689b      	ldr	r3, [r3, #8]
 8006e64:	687a      	ldr	r2, [r7, #4]
 8006e66:	7c12      	ldrb	r2, [r2, #16]
 8006e68:	f107 0108 	add.w	r1, r7, #8
 8006e6c:	4610      	mov	r0, r2
 8006e6e:	4798      	blx	r3
 8006e70:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8006e72:	e077      	b.n	8006f64 <USBD_GetDescriptor+0x268>
        USBD_CtlError(pdev, req);
 8006e74:	6839      	ldr	r1, [r7, #0]
 8006e76:	6878      	ldr	r0, [r7, #4]
 8006e78:	f000 fa93 	bl	80073a2 <USBD_CtlError>
        err++;
 8006e7c:	7afb      	ldrb	r3, [r7, #11]
 8006e7e:	3301      	adds	r3, #1
 8006e80:	72fb      	strb	r3, [r7, #11]
      break;
 8006e82:	e06f      	b.n	8006f64 <USBD_GetDescriptor+0x268>

    case USBD_IDX_PRODUCT_STR:
      if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006e8a:	68db      	ldr	r3, [r3, #12]
 8006e8c:	2b00      	cmp	r3, #0
 8006e8e:	d00b      	beq.n	8006ea8 <USBD_GetDescriptor+0x1ac>
      {
        pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006e96:	68db      	ldr	r3, [r3, #12]
 8006e98:	687a      	ldr	r2, [r7, #4]
 8006e9a:	7c12      	ldrb	r2, [r2, #16]
 8006e9c:	f107 0108 	add.w	r1, r7, #8
 8006ea0:	4610      	mov	r0, r2
 8006ea2:	4798      	blx	r3
 8006ea4:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8006ea6:	e05d      	b.n	8006f64 <USBD_GetDescriptor+0x268>
        USBD_CtlError(pdev, req);
 8006ea8:	6839      	ldr	r1, [r7, #0]
 8006eaa:	6878      	ldr	r0, [r7, #4]
 8006eac:	f000 fa79 	bl	80073a2 <USBD_CtlError>
        err++;
 8006eb0:	7afb      	ldrb	r3, [r7, #11]
 8006eb2:	3301      	adds	r3, #1
 8006eb4:	72fb      	strb	r3, [r7, #11]
      break;
 8006eb6:	e055      	b.n	8006f64 <USBD_GetDescriptor+0x268>

    case USBD_IDX_SERIAL_STR:
      if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006ebe:	691b      	ldr	r3, [r3, #16]
 8006ec0:	2b00      	cmp	r3, #0
 8006ec2:	d00b      	beq.n	8006edc <USBD_GetDescriptor+0x1e0>
      {
        pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006eca:	691b      	ldr	r3, [r3, #16]
 8006ecc:	687a      	ldr	r2, [r7, #4]
 8006ece:	7c12      	ldrb	r2, [r2, #16]
 8006ed0:	f107 0108 	add.w	r1, r7, #8
 8006ed4:	4610      	mov	r0, r2
 8006ed6:	4798      	blx	r3
 8006ed8:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8006eda:	e043      	b.n	8006f64 <USBD_GetDescriptor+0x268>
        USBD_CtlError(pdev, req);
 8006edc:	6839      	ldr	r1, [r7, #0]
 8006ede:	6878      	ldr	r0, [r7, #4]
 8006ee0:	f000 fa5f 	bl	80073a2 <USBD_CtlError>
        err++;
 8006ee4:	7afb      	ldrb	r3, [r7, #11]
 8006ee6:	3301      	adds	r3, #1
 8006ee8:	72fb      	strb	r3, [r7, #11]
      break;
 8006eea:	e03b      	b.n	8006f64 <USBD_GetDescriptor+0x268>

    case USBD_IDX_CONFIG_STR:
      if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8006eec:	687b      	ldr	r3, [r7, #4]
 8006eee:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006ef2:	695b      	ldr	r3, [r3, #20]
 8006ef4:	2b00      	cmp	r3, #0
 8006ef6:	d00b      	beq.n	8006f10 <USBD_GetDescriptor+0x214>
      {
        pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006efe:	695b      	ldr	r3, [r3, #20]
 8006f00:	687a      	ldr	r2, [r7, #4]
 8006f02:	7c12      	ldrb	r2, [r2, #16]
 8006f04:	f107 0108 	add.w	r1, r7, #8
 8006f08:	4610      	mov	r0, r2
 8006f0a:	4798      	blx	r3
 8006f0c:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8006f0e:	e029      	b.n	8006f64 <USBD_GetDescriptor+0x268>
        USBD_CtlError(pdev, req);
 8006f10:	6839      	ldr	r1, [r7, #0]
 8006f12:	6878      	ldr	r0, [r7, #4]
 8006f14:	f000 fa45 	bl	80073a2 <USBD_CtlError>
        err++;
 8006f18:	7afb      	ldrb	r3, [r7, #11]
 8006f1a:	3301      	adds	r3, #1
 8006f1c:	72fb      	strb	r3, [r7, #11]
      break;
 8006f1e:	e021      	b.n	8006f64 <USBD_GetDescriptor+0x268>

    case USBD_IDX_INTERFACE_STR:
      if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006f26:	699b      	ldr	r3, [r3, #24]
 8006f28:	2b00      	cmp	r3, #0
 8006f2a:	d00b      	beq.n	8006f44 <USBD_GetDescriptor+0x248>
      {
        pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006f32:	699b      	ldr	r3, [r3, #24]
 8006f34:	687a      	ldr	r2, [r7, #4]
 8006f36:	7c12      	ldrb	r2, [r2, #16]
 8006f38:	f107 0108 	add.w	r1, r7, #8
 8006f3c:	4610      	mov	r0, r2
 8006f3e:	4798      	blx	r3
 8006f40:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8006f42:	e00f      	b.n	8006f64 <USBD_GetDescriptor+0x268>
        USBD_CtlError(pdev, req);
 8006f44:	6839      	ldr	r1, [r7, #0]
 8006f46:	6878      	ldr	r0, [r7, #4]
 8006f48:	f000 fa2b 	bl	80073a2 <USBD_CtlError>
        err++;
 8006f4c:	7afb      	ldrb	r3, [r7, #11]
 8006f4e:	3301      	adds	r3, #1
 8006f50:	72fb      	strb	r3, [r7, #11]
      break;
 8006f52:	e007      	b.n	8006f64 <USBD_GetDescriptor+0x268>
      {
        USBD_CtlError(pdev, req);
        err++;
      }
#else
      USBD_CtlError(pdev, req);
 8006f54:	6839      	ldr	r1, [r7, #0]
 8006f56:	6878      	ldr	r0, [r7, #4]
 8006f58:	f000 fa23 	bl	80073a2 <USBD_CtlError>
      err++;
 8006f5c:	7afb      	ldrb	r3, [r7, #11]
 8006f5e:	3301      	adds	r3, #1
 8006f60:	72fb      	strb	r3, [r7, #11]
#endif
      break;
 8006f62:	bf00      	nop
    }
    break;
 8006f64:	e037      	b.n	8006fd6 <USBD_GetDescriptor+0x2da>

  case USB_DESC_TYPE_DEVICE_QUALIFIER:
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 8006f66:	687b      	ldr	r3, [r7, #4]
 8006f68:	7c1b      	ldrb	r3, [r3, #16]
 8006f6a:	2b00      	cmp	r3, #0
 8006f6c:	d109      	bne.n	8006f82 <USBD_GetDescriptor+0x286>
    {
      pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006f74:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006f76:	f107 0208 	add.w	r2, r7, #8
 8006f7a:	4610      	mov	r0, r2
 8006f7c:	4798      	blx	r3
 8006f7e:	60f8      	str	r0, [r7, #12]
    else
    {
      USBD_CtlError(pdev, req);
      err++;
    }
    break;
 8006f80:	e029      	b.n	8006fd6 <USBD_GetDescriptor+0x2da>
      USBD_CtlError(pdev, req);
 8006f82:	6839      	ldr	r1, [r7, #0]
 8006f84:	6878      	ldr	r0, [r7, #4]
 8006f86:	f000 fa0c 	bl	80073a2 <USBD_CtlError>
      err++;
 8006f8a:	7afb      	ldrb	r3, [r7, #11]
 8006f8c:	3301      	adds	r3, #1
 8006f8e:	72fb      	strb	r3, [r7, #11]
    break;
 8006f90:	e021      	b.n	8006fd6 <USBD_GetDescriptor+0x2da>

  case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 8006f92:	687b      	ldr	r3, [r7, #4]
 8006f94:	7c1b      	ldrb	r3, [r3, #16]
 8006f96:	2b00      	cmp	r3, #0
 8006f98:	d10d      	bne.n	8006fb6 <USBD_GetDescriptor+0x2ba>
    {
      pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 8006f9a:	687b      	ldr	r3, [r7, #4]
 8006f9c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006fa0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006fa2:	f107 0208 	add.w	r2, r7, #8
 8006fa6:	4610      	mov	r0, r2
 8006fa8:	4798      	blx	r3
 8006faa:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8006fac:	68fb      	ldr	r3, [r7, #12]
 8006fae:	3301      	adds	r3, #1
 8006fb0:	2207      	movs	r2, #7
 8006fb2:	701a      	strb	r2, [r3, #0]
    else
    {
      USBD_CtlError(pdev, req);
      err++;
    }
    break;
 8006fb4:	e00f      	b.n	8006fd6 <USBD_GetDescriptor+0x2da>
      USBD_CtlError(pdev, req);
 8006fb6:	6839      	ldr	r1, [r7, #0]
 8006fb8:	6878      	ldr	r0, [r7, #4]
 8006fba:	f000 f9f2 	bl	80073a2 <USBD_CtlError>
      err++;
 8006fbe:	7afb      	ldrb	r3, [r7, #11]
 8006fc0:	3301      	adds	r3, #1
 8006fc2:	72fb      	strb	r3, [r7, #11]
    break;
 8006fc4:	e007      	b.n	8006fd6 <USBD_GetDescriptor+0x2da>

  default:
    USBD_CtlError(pdev, req);
 8006fc6:	6839      	ldr	r1, [r7, #0]
 8006fc8:	6878      	ldr	r0, [r7, #4]
 8006fca:	f000 f9ea 	bl	80073a2 <USBD_CtlError>
    err++;
 8006fce:	7afb      	ldrb	r3, [r7, #11]
 8006fd0:	3301      	adds	r3, #1
 8006fd2:	72fb      	strb	r3, [r7, #11]
    break;
 8006fd4:	bf00      	nop
  }

  if (err != 0U)
 8006fd6:	7afb      	ldrb	r3, [r7, #11]
 8006fd8:	2b00      	cmp	r3, #0
 8006fda:	d11e      	bne.n	800701a <USBD_GetDescriptor+0x31e>
  {
    return;
  }
  else
  {
    if (req->wLength != 0U)
 8006fdc:	683b      	ldr	r3, [r7, #0]
 8006fde:	88db      	ldrh	r3, [r3, #6]
 8006fe0:	2b00      	cmp	r3, #0
 8006fe2:	d016      	beq.n	8007012 <USBD_GetDescriptor+0x316>
    {
      if (len != 0U)
 8006fe4:	893b      	ldrh	r3, [r7, #8]
 8006fe6:	2b00      	cmp	r3, #0
 8006fe8:	d00e      	beq.n	8007008 <USBD_GetDescriptor+0x30c>
      {
        len = MIN(len, req->wLength);
 8006fea:	683b      	ldr	r3, [r7, #0]
 8006fec:	88da      	ldrh	r2, [r3, #6]
 8006fee:	893b      	ldrh	r3, [r7, #8]
 8006ff0:	4293      	cmp	r3, r2
 8006ff2:	bf28      	it	cs
 8006ff4:	4613      	movcs	r3, r2
 8006ff6:	b29b      	uxth	r3, r3
 8006ff8:	813b      	strh	r3, [r7, #8]
        (void)USBD_CtlSendData(pdev, pbuf, len);
 8006ffa:	893b      	ldrh	r3, [r7, #8]
 8006ffc:	461a      	mov	r2, r3
 8006ffe:	68f9      	ldr	r1, [r7, #12]
 8007000:	6878      	ldr	r0, [r7, #4]
 8007002:	f000 fa3f 	bl	8007484 <USBD_CtlSendData>
 8007006:	e009      	b.n	800701c <USBD_GetDescriptor+0x320>
      }
      else
      {
        USBD_CtlError(pdev, req);
 8007008:	6839      	ldr	r1, [r7, #0]
 800700a:	6878      	ldr	r0, [r7, #4]
 800700c:	f000 f9c9 	bl	80073a2 <USBD_CtlError>
 8007010:	e004      	b.n	800701c <USBD_GetDescriptor+0x320>
      }
    }
    else
    {
      (void)USBD_CtlSendStatus(pdev);
 8007012:	6878      	ldr	r0, [r7, #4]
 8007014:	f000 fa90 	bl	8007538 <USBD_CtlSendStatus>
 8007018:	e000      	b.n	800701c <USBD_GetDescriptor+0x320>
    return;
 800701a:	bf00      	nop
    }
  }
}
 800701c:	3710      	adds	r7, #16
 800701e:	46bd      	mov	sp, r7
 8007020:	bd80      	pop	{r7, pc}
 8007022:	bf00      	nop

08007024 <USBD_SetAddress>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007024:	b580      	push	{r7, lr}
 8007026:	b084      	sub	sp, #16
 8007028:	af00      	add	r7, sp, #0
 800702a:	6078      	str	r0, [r7, #4]
 800702c:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800702e:	683b      	ldr	r3, [r7, #0]
 8007030:	889b      	ldrh	r3, [r3, #4]
 8007032:	2b00      	cmp	r3, #0
 8007034:	d130      	bne.n	8007098 <USBD_SetAddress+0x74>
 8007036:	683b      	ldr	r3, [r7, #0]
 8007038:	88db      	ldrh	r3, [r3, #6]
 800703a:	2b00      	cmp	r3, #0
 800703c:	d12c      	bne.n	8007098 <USBD_SetAddress+0x74>
 800703e:	683b      	ldr	r3, [r7, #0]
 8007040:	885b      	ldrh	r3, [r3, #2]
 8007042:	2b7f      	cmp	r3, #127	; 0x7f
 8007044:	d828      	bhi.n	8007098 <USBD_SetAddress+0x74>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8007046:	683b      	ldr	r3, [r7, #0]
 8007048:	885b      	ldrh	r3, [r3, #2]
 800704a:	b2db      	uxtb	r3, r3
 800704c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007050:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007058:	2b03      	cmp	r3, #3
 800705a:	d104      	bne.n	8007066 <USBD_SetAddress+0x42>
    {
      USBD_CtlError(pdev, req);
 800705c:	6839      	ldr	r1, [r7, #0]
 800705e:	6878      	ldr	r0, [r7, #4]
 8007060:	f000 f99f 	bl	80073a2 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007064:	e01d      	b.n	80070a2 <USBD_SetAddress+0x7e>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	7bfa      	ldrb	r2, [r7, #15]
 800706a:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800706e:	7bfb      	ldrb	r3, [r7, #15]
 8007070:	4619      	mov	r1, r3
 8007072:	6878      	ldr	r0, [r7, #4]
 8007074:	f004 f81c 	bl	800b0b0 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 8007078:	6878      	ldr	r0, [r7, #4]
 800707a:	f000 fa5d 	bl	8007538 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800707e:	7bfb      	ldrb	r3, [r7, #15]
 8007080:	2b00      	cmp	r3, #0
 8007082:	d004      	beq.n	800708e <USBD_SetAddress+0x6a>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8007084:	687b      	ldr	r3, [r7, #4]
 8007086:	2202      	movs	r2, #2
 8007088:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800708c:	e009      	b.n	80070a2 <USBD_SetAddress+0x7e>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	2201      	movs	r2, #1
 8007092:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007096:	e004      	b.n	80070a2 <USBD_SetAddress+0x7e>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8007098:	6839      	ldr	r1, [r7, #0]
 800709a:	6878      	ldr	r0, [r7, #4]
 800709c:	f000 f981 	bl	80073a2 <USBD_CtlError>
  }
}
 80070a0:	bf00      	nop
 80070a2:	bf00      	nop
 80070a4:	3710      	adds	r7, #16
 80070a6:	46bd      	mov	sp, r7
 80070a8:	bd80      	pop	{r7, pc}
	...

080070ac <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80070ac:	b580      	push	{r7, lr}
 80070ae:	b084      	sub	sp, #16
 80070b0:	af00      	add	r7, sp, #0
 80070b2:	6078      	str	r0, [r7, #4]
 80070b4:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80070b6:	2300      	movs	r3, #0
 80070b8:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 80070ba:	683b      	ldr	r3, [r7, #0]
 80070bc:	885b      	ldrh	r3, [r3, #2]
 80070be:	b2da      	uxtb	r2, r3
 80070c0:	4b4b      	ldr	r3, [pc, #300]	; (80071f0 <USBD_SetConfig+0x144>)
 80070c2:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 80070c4:	4b4a      	ldr	r3, [pc, #296]	; (80071f0 <USBD_SetConfig+0x144>)
 80070c6:	781b      	ldrb	r3, [r3, #0]
 80070c8:	2b01      	cmp	r3, #1
 80070ca:	d905      	bls.n	80070d8 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 80070cc:	6839      	ldr	r1, [r7, #0]
 80070ce:	6878      	ldr	r0, [r7, #4]
 80070d0:	f000 f967 	bl	80073a2 <USBD_CtlError>
    return USBD_FAIL;
 80070d4:	2303      	movs	r3, #3
 80070d6:	e087      	b.n	80071e8 <USBD_SetConfig+0x13c>
  }

  switch (pdev->dev_state)
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80070de:	2b02      	cmp	r3, #2
 80070e0:	d002      	beq.n	80070e8 <USBD_SetConfig+0x3c>
 80070e2:	2b03      	cmp	r3, #3
 80070e4:	d025      	beq.n	8007132 <USBD_SetConfig+0x86>
 80070e6:	e071      	b.n	80071cc <USBD_SetConfig+0x120>
  {
  case USBD_STATE_ADDRESSED:
    if (cfgidx != 0U)
 80070e8:	4b41      	ldr	r3, [pc, #260]	; (80071f0 <USBD_SetConfig+0x144>)
 80070ea:	781b      	ldrb	r3, [r3, #0]
 80070ec:	2b00      	cmp	r3, #0
 80070ee:	d01c      	beq.n	800712a <USBD_SetConfig+0x7e>
    {
      pdev->dev_config = cfgidx;
 80070f0:	4b3f      	ldr	r3, [pc, #252]	; (80071f0 <USBD_SetConfig+0x144>)
 80070f2:	781b      	ldrb	r3, [r3, #0]
 80070f4:	461a      	mov	r2, r3
 80070f6:	687b      	ldr	r3, [r7, #4]
 80070f8:	605a      	str	r2, [r3, #4]

      ret = USBD_SetClassConfig(pdev, cfgidx);
 80070fa:	4b3d      	ldr	r3, [pc, #244]	; (80071f0 <USBD_SetConfig+0x144>)
 80070fc:	781b      	ldrb	r3, [r3, #0]
 80070fe:	4619      	mov	r1, r3
 8007100:	6878      	ldr	r0, [r7, #4]
 8007102:	f7ff f96f 	bl	80063e4 <USBD_SetClassConfig>
 8007106:	4603      	mov	r3, r0
 8007108:	73fb      	strb	r3, [r7, #15]

      if (ret != USBD_OK)
 800710a:	7bfb      	ldrb	r3, [r7, #15]
 800710c:	2b00      	cmp	r3, #0
 800710e:	d004      	beq.n	800711a <USBD_SetConfig+0x6e>
      {
        USBD_CtlError(pdev, req);
 8007110:	6839      	ldr	r1, [r7, #0]
 8007112:	6878      	ldr	r0, [r7, #4]
 8007114:	f000 f945 	bl	80073a2 <USBD_CtlError>
    }
    else
    {
      (void)USBD_CtlSendStatus(pdev);
    }
    break;
 8007118:	e065      	b.n	80071e6 <USBD_SetConfig+0x13a>
        (void)USBD_CtlSendStatus(pdev);
 800711a:	6878      	ldr	r0, [r7, #4]
 800711c:	f000 fa0c 	bl	8007538 <USBD_CtlSendStatus>
        pdev->dev_state = USBD_STATE_CONFIGURED;
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	2203      	movs	r2, #3
 8007124:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    break;
 8007128:	e05d      	b.n	80071e6 <USBD_SetConfig+0x13a>
      (void)USBD_CtlSendStatus(pdev);
 800712a:	6878      	ldr	r0, [r7, #4]
 800712c:	f000 fa04 	bl	8007538 <USBD_CtlSendStatus>
    break;
 8007130:	e059      	b.n	80071e6 <USBD_SetConfig+0x13a>

  case USBD_STATE_CONFIGURED:
    if (cfgidx == 0U)
 8007132:	4b2f      	ldr	r3, [pc, #188]	; (80071f0 <USBD_SetConfig+0x144>)
 8007134:	781b      	ldrb	r3, [r3, #0]
 8007136:	2b00      	cmp	r3, #0
 8007138:	d112      	bne.n	8007160 <USBD_SetConfig+0xb4>
    {
      pdev->dev_state = USBD_STATE_ADDRESSED;
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	2202      	movs	r2, #2
 800713e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      pdev->dev_config = cfgidx;
 8007142:	4b2b      	ldr	r3, [pc, #172]	; (80071f0 <USBD_SetConfig+0x144>)
 8007144:	781b      	ldrb	r3, [r3, #0]
 8007146:	461a      	mov	r2, r3
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	605a      	str	r2, [r3, #4]
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800714c:	4b28      	ldr	r3, [pc, #160]	; (80071f0 <USBD_SetConfig+0x144>)
 800714e:	781b      	ldrb	r3, [r3, #0]
 8007150:	4619      	mov	r1, r3
 8007152:	6878      	ldr	r0, [r7, #4]
 8007154:	f7ff f962 	bl	800641c <USBD_ClrClassConfig>
      (void)USBD_CtlSendStatus(pdev);
 8007158:	6878      	ldr	r0, [r7, #4]
 800715a:	f000 f9ed 	bl	8007538 <USBD_CtlSendStatus>
    }
    else
    {
      (void)USBD_CtlSendStatus(pdev);
    }
    break;
 800715e:	e042      	b.n	80071e6 <USBD_SetConfig+0x13a>
    else if (cfgidx != pdev->dev_config)
 8007160:	4b23      	ldr	r3, [pc, #140]	; (80071f0 <USBD_SetConfig+0x144>)
 8007162:	781b      	ldrb	r3, [r3, #0]
 8007164:	461a      	mov	r2, r3
 8007166:	687b      	ldr	r3, [r7, #4]
 8007168:	685b      	ldr	r3, [r3, #4]
 800716a:	429a      	cmp	r2, r3
 800716c:	d02a      	beq.n	80071c4 <USBD_SetConfig+0x118>
      (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	685b      	ldr	r3, [r3, #4]
 8007172:	b2db      	uxtb	r3, r3
 8007174:	4619      	mov	r1, r3
 8007176:	6878      	ldr	r0, [r7, #4]
 8007178:	f7ff f950 	bl	800641c <USBD_ClrClassConfig>
      pdev->dev_config = cfgidx;
 800717c:	4b1c      	ldr	r3, [pc, #112]	; (80071f0 <USBD_SetConfig+0x144>)
 800717e:	781b      	ldrb	r3, [r3, #0]
 8007180:	461a      	mov	r2, r3
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	605a      	str	r2, [r3, #4]
      ret = USBD_SetClassConfig(pdev, cfgidx);
 8007186:	4b1a      	ldr	r3, [pc, #104]	; (80071f0 <USBD_SetConfig+0x144>)
 8007188:	781b      	ldrb	r3, [r3, #0]
 800718a:	4619      	mov	r1, r3
 800718c:	6878      	ldr	r0, [r7, #4]
 800718e:	f7ff f929 	bl	80063e4 <USBD_SetClassConfig>
 8007192:	4603      	mov	r3, r0
 8007194:	73fb      	strb	r3, [r7, #15]
      if (ret != USBD_OK)
 8007196:	7bfb      	ldrb	r3, [r7, #15]
 8007198:	2b00      	cmp	r3, #0
 800719a:	d00f      	beq.n	80071bc <USBD_SetConfig+0x110>
        USBD_CtlError(pdev, req);
 800719c:	6839      	ldr	r1, [r7, #0]
 800719e:	6878      	ldr	r0, [r7, #4]
 80071a0:	f000 f8ff 	bl	80073a2 <USBD_CtlError>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	685b      	ldr	r3, [r3, #4]
 80071a8:	b2db      	uxtb	r3, r3
 80071aa:	4619      	mov	r1, r3
 80071ac:	6878      	ldr	r0, [r7, #4]
 80071ae:	f7ff f935 	bl	800641c <USBD_ClrClassConfig>
        pdev->dev_state = USBD_STATE_ADDRESSED;
 80071b2:	687b      	ldr	r3, [r7, #4]
 80071b4:	2202      	movs	r2, #2
 80071b6:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    break;
 80071ba:	e014      	b.n	80071e6 <USBD_SetConfig+0x13a>
        (void)USBD_CtlSendStatus(pdev);
 80071bc:	6878      	ldr	r0, [r7, #4]
 80071be:	f000 f9bb 	bl	8007538 <USBD_CtlSendStatus>
    break;
 80071c2:	e010      	b.n	80071e6 <USBD_SetConfig+0x13a>
      (void)USBD_CtlSendStatus(pdev);
 80071c4:	6878      	ldr	r0, [r7, #4]
 80071c6:	f000 f9b7 	bl	8007538 <USBD_CtlSendStatus>
    break;
 80071ca:	e00c      	b.n	80071e6 <USBD_SetConfig+0x13a>

  default:
    USBD_CtlError(pdev, req);
 80071cc:	6839      	ldr	r1, [r7, #0]
 80071ce:	6878      	ldr	r0, [r7, #4]
 80071d0:	f000 f8e7 	bl	80073a2 <USBD_CtlError>
    (void)USBD_ClrClassConfig(pdev, cfgidx);
 80071d4:	4b06      	ldr	r3, [pc, #24]	; (80071f0 <USBD_SetConfig+0x144>)
 80071d6:	781b      	ldrb	r3, [r3, #0]
 80071d8:	4619      	mov	r1, r3
 80071da:	6878      	ldr	r0, [r7, #4]
 80071dc:	f7ff f91e 	bl	800641c <USBD_ClrClassConfig>
    ret = USBD_FAIL;
 80071e0:	2303      	movs	r3, #3
 80071e2:	73fb      	strb	r3, [r7, #15]
    break;
 80071e4:	bf00      	nop
  }

  return ret;
 80071e6:	7bfb      	ldrb	r3, [r7, #15]
}
 80071e8:	4618      	mov	r0, r3
 80071ea:	3710      	adds	r7, #16
 80071ec:	46bd      	mov	sp, r7
 80071ee:	bd80      	pop	{r7, pc}
 80071f0:	20000228 	.word	0x20000228

080071f4 <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80071f4:	b580      	push	{r7, lr}
 80071f6:	b082      	sub	sp, #8
 80071f8:	af00      	add	r7, sp, #0
 80071fa:	6078      	str	r0, [r7, #4]
 80071fc:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 80071fe:	683b      	ldr	r3, [r7, #0]
 8007200:	88db      	ldrh	r3, [r3, #6]
 8007202:	2b01      	cmp	r3, #1
 8007204:	d004      	beq.n	8007210 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8007206:	6839      	ldr	r1, [r7, #0]
 8007208:	6878      	ldr	r0, [r7, #4]
 800720a:	f000 f8ca 	bl	80073a2 <USBD_CtlError>
    default:
      USBD_CtlError(pdev, req);
      break;
    }
  }
}
 800720e:	e022      	b.n	8007256 <USBD_GetConfig+0x62>
    switch (pdev->dev_state)
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007216:	2b02      	cmp	r3, #2
 8007218:	dc02      	bgt.n	8007220 <USBD_GetConfig+0x2c>
 800721a:	2b00      	cmp	r3, #0
 800721c:	dc03      	bgt.n	8007226 <USBD_GetConfig+0x32>
 800721e:	e015      	b.n	800724c <USBD_GetConfig+0x58>
 8007220:	2b03      	cmp	r3, #3
 8007222:	d00b      	beq.n	800723c <USBD_GetConfig+0x48>
 8007224:	e012      	b.n	800724c <USBD_GetConfig+0x58>
      pdev->dev_default_config = 0U;
 8007226:	687b      	ldr	r3, [r7, #4]
 8007228:	2200      	movs	r2, #0
 800722a:	609a      	str	r2, [r3, #8]
      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	3308      	adds	r3, #8
 8007230:	2201      	movs	r2, #1
 8007232:	4619      	mov	r1, r3
 8007234:	6878      	ldr	r0, [r7, #4]
 8007236:	f000 f925 	bl	8007484 <USBD_CtlSendData>
      break;
 800723a:	e00c      	b.n	8007256 <USBD_GetConfig+0x62>
      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	3304      	adds	r3, #4
 8007240:	2201      	movs	r2, #1
 8007242:	4619      	mov	r1, r3
 8007244:	6878      	ldr	r0, [r7, #4]
 8007246:	f000 f91d 	bl	8007484 <USBD_CtlSendData>
      break;
 800724a:	e004      	b.n	8007256 <USBD_GetConfig+0x62>
      USBD_CtlError(pdev, req);
 800724c:	6839      	ldr	r1, [r7, #0]
 800724e:	6878      	ldr	r0, [r7, #4]
 8007250:	f000 f8a7 	bl	80073a2 <USBD_CtlError>
      break;
 8007254:	bf00      	nop
}
 8007256:	bf00      	nop
 8007258:	3708      	adds	r7, #8
 800725a:	46bd      	mov	sp, r7
 800725c:	bd80      	pop	{r7, pc}

0800725e <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800725e:	b580      	push	{r7, lr}
 8007260:	b082      	sub	sp, #8
 8007262:	af00      	add	r7, sp, #0
 8007264:	6078      	str	r0, [r7, #4]
 8007266:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8007268:	687b      	ldr	r3, [r7, #4]
 800726a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800726e:	3b01      	subs	r3, #1
 8007270:	2b02      	cmp	r3, #2
 8007272:	d81e      	bhi.n	80072b2 <USBD_GetStatus+0x54>
  {
  case USBD_STATE_DEFAULT:
  case USBD_STATE_ADDRESSED:
  case USBD_STATE_CONFIGURED:
    if (req->wLength != 0x2U)
 8007274:	683b      	ldr	r3, [r7, #0]
 8007276:	88db      	ldrh	r3, [r3, #6]
 8007278:	2b02      	cmp	r3, #2
 800727a:	d004      	beq.n	8007286 <USBD_GetStatus+0x28>
    {
      USBD_CtlError(pdev, req);
 800727c:	6839      	ldr	r1, [r7, #0]
 800727e:	6878      	ldr	r0, [r7, #4]
 8007280:	f000 f88f 	bl	80073a2 <USBD_CtlError>
      break;
 8007284:	e01a      	b.n	80072bc <USBD_GetStatus+0x5e>
    }

#if (USBD_SELF_POWERED == 1U)
    pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	2201      	movs	r2, #1
 800728a:	60da      	str	r2, [r3, #12]
#else
    pdev->dev_config_status = 0U;
#endif

    if (pdev->dev_remote_wakeup != 0U)
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 8007292:	2b00      	cmp	r3, #0
 8007294:	d005      	beq.n	80072a2 <USBD_GetStatus+0x44>
    {
      pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8007296:	687b      	ldr	r3, [r7, #4]
 8007298:	68db      	ldr	r3, [r3, #12]
 800729a:	f043 0202 	orr.w	r2, r3, #2
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	60da      	str	r2, [r3, #12]
    }

    (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 80072a2:	687b      	ldr	r3, [r7, #4]
 80072a4:	330c      	adds	r3, #12
 80072a6:	2202      	movs	r2, #2
 80072a8:	4619      	mov	r1, r3
 80072aa:	6878      	ldr	r0, [r7, #4]
 80072ac:	f000 f8ea 	bl	8007484 <USBD_CtlSendData>
    break;
 80072b0:	e004      	b.n	80072bc <USBD_GetStatus+0x5e>

  default:
    USBD_CtlError(pdev, req);
 80072b2:	6839      	ldr	r1, [r7, #0]
 80072b4:	6878      	ldr	r0, [r7, #4]
 80072b6:	f000 f874 	bl	80073a2 <USBD_CtlError>
    break;
 80072ba:	bf00      	nop
  }
}
 80072bc:	bf00      	nop
 80072be:	3708      	adds	r7, #8
 80072c0:	46bd      	mov	sp, r7
 80072c2:	bd80      	pop	{r7, pc}

080072c4 <USBD_SetFeature>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80072c4:	b580      	push	{r7, lr}
 80072c6:	b082      	sub	sp, #8
 80072c8:	af00      	add	r7, sp, #0
 80072ca:	6078      	str	r0, [r7, #4]
 80072cc:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80072ce:	683b      	ldr	r3, [r7, #0]
 80072d0:	885b      	ldrh	r3, [r3, #2]
 80072d2:	2b01      	cmp	r3, #1
 80072d4:	d106      	bne.n	80072e4 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 80072d6:	687b      	ldr	r3, [r7, #4]
 80072d8:	2201      	movs	r2, #1
 80072da:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 80072de:	6878      	ldr	r0, [r7, #4]
 80072e0:	f000 f92a 	bl	8007538 <USBD_CtlSendStatus>
  }
}
 80072e4:	bf00      	nop
 80072e6:	3708      	adds	r7, #8
 80072e8:	46bd      	mov	sp, r7
 80072ea:	bd80      	pop	{r7, pc}

080072ec <USBD_ClrFeature>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80072ec:	b580      	push	{r7, lr}
 80072ee:	b082      	sub	sp, #8
 80072f0:	af00      	add	r7, sp, #0
 80072f2:	6078      	str	r0, [r7, #4]
 80072f4:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 80072f6:	687b      	ldr	r3, [r7, #4]
 80072f8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80072fc:	3b01      	subs	r3, #1
 80072fe:	2b02      	cmp	r3, #2
 8007300:	d80b      	bhi.n	800731a <USBD_ClrFeature+0x2e>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8007302:	683b      	ldr	r3, [r7, #0]
 8007304:	885b      	ldrh	r3, [r3, #2]
 8007306:	2b01      	cmp	r3, #1
 8007308:	d10c      	bne.n	8007324 <USBD_ClrFeature+0x38>
      {
        pdev->dev_remote_wakeup = 0U;
 800730a:	687b      	ldr	r3, [r7, #4]
 800730c:	2200      	movs	r2, #0
 800730e:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 8007312:	6878      	ldr	r0, [r7, #4]
 8007314:	f000 f910 	bl	8007538 <USBD_CtlSendStatus>
      }
      break;
 8007318:	e004      	b.n	8007324 <USBD_ClrFeature+0x38>

    default:
      USBD_CtlError(pdev, req);
 800731a:	6839      	ldr	r1, [r7, #0]
 800731c:	6878      	ldr	r0, [r7, #4]
 800731e:	f000 f840 	bl	80073a2 <USBD_CtlError>
      break;
 8007322:	e000      	b.n	8007326 <USBD_ClrFeature+0x3a>
      break;
 8007324:	bf00      	nop
  }
}
 8007326:	bf00      	nop
 8007328:	3708      	adds	r7, #8
 800732a:	46bd      	mov	sp, r7
 800732c:	bd80      	pop	{r7, pc}

0800732e <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800732e:	b580      	push	{r7, lr}
 8007330:	b084      	sub	sp, #16
 8007332:	af00      	add	r7, sp, #0
 8007334:	6078      	str	r0, [r7, #4]
 8007336:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 8007338:	683b      	ldr	r3, [r7, #0]
 800733a:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800733c:	68fb      	ldr	r3, [r7, #12]
 800733e:	781a      	ldrb	r2, [r3, #0]
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	701a      	strb	r2, [r3, #0]

  pbuff++;
 8007344:	68fb      	ldr	r3, [r7, #12]
 8007346:	3301      	adds	r3, #1
 8007348:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800734a:	68fb      	ldr	r3, [r7, #12]
 800734c:	781a      	ldrb	r2, [r3, #0]
 800734e:	687b      	ldr	r3, [r7, #4]
 8007350:	705a      	strb	r2, [r3, #1]

  pbuff++;
 8007352:	68fb      	ldr	r3, [r7, #12]
 8007354:	3301      	adds	r3, #1
 8007356:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 8007358:	68f8      	ldr	r0, [r7, #12]
 800735a:	f7ff fa9c 	bl	8006896 <SWAPBYTE>
 800735e:	4603      	mov	r3, r0
 8007360:	461a      	mov	r2, r3
 8007362:	687b      	ldr	r3, [r7, #4]
 8007364:	805a      	strh	r2, [r3, #2]

  pbuff++;
 8007366:	68fb      	ldr	r3, [r7, #12]
 8007368:	3301      	adds	r3, #1
 800736a:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800736c:	68fb      	ldr	r3, [r7, #12]
 800736e:	3301      	adds	r3, #1
 8007370:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 8007372:	68f8      	ldr	r0, [r7, #12]
 8007374:	f7ff fa8f 	bl	8006896 <SWAPBYTE>
 8007378:	4603      	mov	r3, r0
 800737a:	461a      	mov	r2, r3
 800737c:	687b      	ldr	r3, [r7, #4]
 800737e:	809a      	strh	r2, [r3, #4]

  pbuff++;
 8007380:	68fb      	ldr	r3, [r7, #12]
 8007382:	3301      	adds	r3, #1
 8007384:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8007386:	68fb      	ldr	r3, [r7, #12]
 8007388:	3301      	adds	r3, #1
 800738a:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800738c:	68f8      	ldr	r0, [r7, #12]
 800738e:	f7ff fa82 	bl	8006896 <SWAPBYTE>
 8007392:	4603      	mov	r3, r0
 8007394:	461a      	mov	r2, r3
 8007396:	687b      	ldr	r3, [r7, #4]
 8007398:	80da      	strh	r2, [r3, #6]
}
 800739a:	bf00      	nop
 800739c:	3710      	adds	r7, #16
 800739e:	46bd      	mov	sp, r7
 80073a0:	bd80      	pop	{r7, pc}

080073a2 <USBD_CtlError>:
* @param  req: usb request
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80073a2:	b580      	push	{r7, lr}
 80073a4:	b082      	sub	sp, #8
 80073a6:	af00      	add	r7, sp, #0
 80073a8:	6078      	str	r0, [r7, #4]
 80073aa:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 80073ac:	2180      	movs	r1, #128	; 0x80
 80073ae:	6878      	ldr	r0, [r7, #4]
 80073b0:	f003 fe14 	bl	800afdc <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 80073b4:	2100      	movs	r1, #0
 80073b6:	6878      	ldr	r0, [r7, #4]
 80073b8:	f003 fe10 	bl	800afdc <USBD_LL_StallEP>
}
 80073bc:	bf00      	nop
 80073be:	3708      	adds	r7, #8
 80073c0:	46bd      	mov	sp, r7
 80073c2:	bd80      	pop	{r7, pc}

080073c4 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 80073c4:	b580      	push	{r7, lr}
 80073c6:	b086      	sub	sp, #24
 80073c8:	af00      	add	r7, sp, #0
 80073ca:	60f8      	str	r0, [r7, #12]
 80073cc:	60b9      	str	r1, [r7, #8]
 80073ce:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 80073d0:	2300      	movs	r3, #0
 80073d2:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 80073d4:	68fb      	ldr	r3, [r7, #12]
 80073d6:	2b00      	cmp	r3, #0
 80073d8:	d036      	beq.n	8007448 <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 80073da:	68fb      	ldr	r3, [r7, #12]
 80073dc:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 80073de:	6938      	ldr	r0, [r7, #16]
 80073e0:	f000 f836 	bl	8007450 <USBD_GetLen>
 80073e4:	4603      	mov	r3, r0
 80073e6:	3301      	adds	r3, #1
 80073e8:	b29b      	uxth	r3, r3
 80073ea:	005b      	lsls	r3, r3, #1
 80073ec:	b29a      	uxth	r2, r3
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 80073f2:	7dfb      	ldrb	r3, [r7, #23]
 80073f4:	68ba      	ldr	r2, [r7, #8]
 80073f6:	4413      	add	r3, r2
 80073f8:	687a      	ldr	r2, [r7, #4]
 80073fa:	7812      	ldrb	r2, [r2, #0]
 80073fc:	701a      	strb	r2, [r3, #0]
  idx++;
 80073fe:	7dfb      	ldrb	r3, [r7, #23]
 8007400:	3301      	adds	r3, #1
 8007402:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 8007404:	7dfb      	ldrb	r3, [r7, #23]
 8007406:	68ba      	ldr	r2, [r7, #8]
 8007408:	4413      	add	r3, r2
 800740a:	2203      	movs	r2, #3
 800740c:	701a      	strb	r2, [r3, #0]
  idx++;
 800740e:	7dfb      	ldrb	r3, [r7, #23]
 8007410:	3301      	adds	r3, #1
 8007412:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 8007414:	e013      	b.n	800743e <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 8007416:	7dfb      	ldrb	r3, [r7, #23]
 8007418:	68ba      	ldr	r2, [r7, #8]
 800741a:	4413      	add	r3, r2
 800741c:	693a      	ldr	r2, [r7, #16]
 800741e:	7812      	ldrb	r2, [r2, #0]
 8007420:	701a      	strb	r2, [r3, #0]
    pdesc++;
 8007422:	693b      	ldr	r3, [r7, #16]
 8007424:	3301      	adds	r3, #1
 8007426:	613b      	str	r3, [r7, #16]
    idx++;
 8007428:	7dfb      	ldrb	r3, [r7, #23]
 800742a:	3301      	adds	r3, #1
 800742c:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800742e:	7dfb      	ldrb	r3, [r7, #23]
 8007430:	68ba      	ldr	r2, [r7, #8]
 8007432:	4413      	add	r3, r2
 8007434:	2200      	movs	r2, #0
 8007436:	701a      	strb	r2, [r3, #0]
    idx++;
 8007438:	7dfb      	ldrb	r3, [r7, #23]
 800743a:	3301      	adds	r3, #1
 800743c:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800743e:	693b      	ldr	r3, [r7, #16]
 8007440:	781b      	ldrb	r3, [r3, #0]
 8007442:	2b00      	cmp	r3, #0
 8007444:	d1e7      	bne.n	8007416 <USBD_GetString+0x52>
 8007446:	e000      	b.n	800744a <USBD_GetString+0x86>
    return;
 8007448:	bf00      	nop
  }
}
 800744a:	3718      	adds	r7, #24
 800744c:	46bd      	mov	sp, r7
 800744e:	bd80      	pop	{r7, pc}

08007450 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8007450:	b480      	push	{r7}
 8007452:	b085      	sub	sp, #20
 8007454:	af00      	add	r7, sp, #0
 8007456:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8007458:	2300      	movs	r3, #0
 800745a:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 8007460:	e005      	b.n	800746e <USBD_GetLen+0x1e>
  {
    len++;
 8007462:	7bfb      	ldrb	r3, [r7, #15]
 8007464:	3301      	adds	r3, #1
 8007466:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 8007468:	68bb      	ldr	r3, [r7, #8]
 800746a:	3301      	adds	r3, #1
 800746c:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800746e:	68bb      	ldr	r3, [r7, #8]
 8007470:	781b      	ldrb	r3, [r3, #0]
 8007472:	2b00      	cmp	r3, #0
 8007474:	d1f5      	bne.n	8007462 <USBD_GetLen+0x12>
  }

  return len;
 8007476:	7bfb      	ldrb	r3, [r7, #15]
}
 8007478:	4618      	mov	r0, r3
 800747a:	3714      	adds	r7, #20
 800747c:	46bd      	mov	sp, r7
 800747e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007482:	4770      	bx	lr

08007484 <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 8007484:	b580      	push	{r7, lr}
 8007486:	b084      	sub	sp, #16
 8007488:	af00      	add	r7, sp, #0
 800748a:	60f8      	str	r0, [r7, #12]
 800748c:	60b9      	str	r1, [r7, #8]
 800748e:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8007490:	68fb      	ldr	r3, [r7, #12]
 8007492:	2202      	movs	r2, #2
 8007494:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 8007498:	68fb      	ldr	r3, [r7, #12]
 800749a:	687a      	ldr	r2, [r7, #4]
 800749c:	619a      	str	r2, [r3, #24]
  pdev->ep_in[0].rem_length = len;
 800749e:	68fb      	ldr	r3, [r7, #12]
 80074a0:	687a      	ldr	r2, [r7, #4]
 80074a2:	61da      	str	r2, [r3, #28]

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	68ba      	ldr	r2, [r7, #8]
 80074a8:	2100      	movs	r1, #0
 80074aa:	68f8      	ldr	r0, [r7, #12]
 80074ac:	f003 fe1f 	bl	800b0ee <USBD_LL_Transmit>

  return USBD_OK;
 80074b0:	2300      	movs	r3, #0
}
 80074b2:	4618      	mov	r0, r3
 80074b4:	3710      	adds	r7, #16
 80074b6:	46bd      	mov	sp, r7
 80074b8:	bd80      	pop	{r7, pc}

080074ba <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 80074ba:	b580      	push	{r7, lr}
 80074bc:	b084      	sub	sp, #16
 80074be:	af00      	add	r7, sp, #0
 80074c0:	60f8      	str	r0, [r7, #12]
 80074c2:	60b9      	str	r1, [r7, #8]
 80074c4:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 80074c6:	687b      	ldr	r3, [r7, #4]
 80074c8:	68ba      	ldr	r2, [r7, #8]
 80074ca:	2100      	movs	r1, #0
 80074cc:	68f8      	ldr	r0, [r7, #12]
 80074ce:	f003 fe0e 	bl	800b0ee <USBD_LL_Transmit>

  return USBD_OK;
 80074d2:	2300      	movs	r3, #0
}
 80074d4:	4618      	mov	r0, r3
 80074d6:	3710      	adds	r7, #16
 80074d8:	46bd      	mov	sp, r7
 80074da:	bd80      	pop	{r7, pc}

080074dc <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 80074dc:	b580      	push	{r7, lr}
 80074de:	b084      	sub	sp, #16
 80074e0:	af00      	add	r7, sp, #0
 80074e2:	60f8      	str	r0, [r7, #12]
 80074e4:	60b9      	str	r1, [r7, #8]
 80074e6:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 80074e8:	68fb      	ldr	r3, [r7, #12]
 80074ea:	2203      	movs	r2, #3
 80074ec:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 80074f0:	68fb      	ldr	r3, [r7, #12]
 80074f2:	687a      	ldr	r2, [r7, #4]
 80074f4:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158
  pdev->ep_out[0].rem_length = len;
 80074f8:	68fb      	ldr	r3, [r7, #12]
 80074fa:	687a      	ldr	r2, [r7, #4]
 80074fc:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	68ba      	ldr	r2, [r7, #8]
 8007504:	2100      	movs	r1, #0
 8007506:	68f8      	ldr	r0, [r7, #12]
 8007508:	f003 fe12 	bl	800b130 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800750c:	2300      	movs	r3, #0
}
 800750e:	4618      	mov	r0, r3
 8007510:	3710      	adds	r7, #16
 8007512:	46bd      	mov	sp, r7
 8007514:	bd80      	pop	{r7, pc}

08007516 <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 8007516:	b580      	push	{r7, lr}
 8007518:	b084      	sub	sp, #16
 800751a:	af00      	add	r7, sp, #0
 800751c:	60f8      	str	r0, [r7, #12]
 800751e:	60b9      	str	r1, [r7, #8]
 8007520:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8007522:	687b      	ldr	r3, [r7, #4]
 8007524:	68ba      	ldr	r2, [r7, #8]
 8007526:	2100      	movs	r1, #0
 8007528:	68f8      	ldr	r0, [r7, #12]
 800752a:	f003 fe01 	bl	800b130 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800752e:	2300      	movs	r3, #0
}
 8007530:	4618      	mov	r0, r3
 8007532:	3710      	adds	r7, #16
 8007534:	46bd      	mov	sp, r7
 8007536:	bd80      	pop	{r7, pc}

08007538 <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8007538:	b580      	push	{r7, lr}
 800753a:	b082      	sub	sp, #8
 800753c:	af00      	add	r7, sp, #0
 800753e:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8007540:	687b      	ldr	r3, [r7, #4]
 8007542:	2204      	movs	r2, #4
 8007544:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8007548:	2300      	movs	r3, #0
 800754a:	2200      	movs	r2, #0
 800754c:	2100      	movs	r1, #0
 800754e:	6878      	ldr	r0, [r7, #4]
 8007550:	f003 fdcd 	bl	800b0ee <USBD_LL_Transmit>

  return USBD_OK;
 8007554:	2300      	movs	r3, #0
}
 8007556:	4618      	mov	r0, r3
 8007558:	3708      	adds	r7, #8
 800755a:	46bd      	mov	sp, r7
 800755c:	bd80      	pop	{r7, pc}

0800755e <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800755e:	b580      	push	{r7, lr}
 8007560:	b082      	sub	sp, #8
 8007562:	af00      	add	r7, sp, #0
 8007564:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8007566:	687b      	ldr	r3, [r7, #4]
 8007568:	2205      	movs	r2, #5
 800756a:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800756e:	2300      	movs	r3, #0
 8007570:	2200      	movs	r2, #0
 8007572:	2100      	movs	r1, #0
 8007574:	6878      	ldr	r0, [r7, #4]
 8007576:	f003 fddb 	bl	800b130 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800757a:	2300      	movs	r3, #0
}
 800757c:	4618      	mov	r0, r3
 800757e:	3708      	adds	r7, #8
 8007580:	46bd      	mov	sp, r7
 8007582:	bd80      	pop	{r7, pc}

08007584 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 8007584:	b480      	push	{r7}
 8007586:	b087      	sub	sp, #28
 8007588:	af00      	add	r7, sp, #0
 800758a:	60f8      	str	r0, [r7, #12]
 800758c:	60b9      	str	r1, [r7, #8]
 800758e:	4613      	mov	r3, r2
 8007590:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 8007592:	2301      	movs	r3, #1
 8007594:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 8007596:	2300      	movs	r3, #0
 8007598:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800759a:	4b1f      	ldr	r3, [pc, #124]	; (8007618 <FATFS_LinkDriverEx+0x94>)
 800759c:	7a5b      	ldrb	r3, [r3, #9]
 800759e:	b2db      	uxtb	r3, r3
 80075a0:	2b00      	cmp	r3, #0
 80075a2:	d131      	bne.n	8007608 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 80075a4:	4b1c      	ldr	r3, [pc, #112]	; (8007618 <FATFS_LinkDriverEx+0x94>)
 80075a6:	7a5b      	ldrb	r3, [r3, #9]
 80075a8:	b2db      	uxtb	r3, r3
 80075aa:	461a      	mov	r2, r3
 80075ac:	4b1a      	ldr	r3, [pc, #104]	; (8007618 <FATFS_LinkDriverEx+0x94>)
 80075ae:	2100      	movs	r1, #0
 80075b0:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 80075b2:	4b19      	ldr	r3, [pc, #100]	; (8007618 <FATFS_LinkDriverEx+0x94>)
 80075b4:	7a5b      	ldrb	r3, [r3, #9]
 80075b6:	b2db      	uxtb	r3, r3
 80075b8:	4a17      	ldr	r2, [pc, #92]	; (8007618 <FATFS_LinkDriverEx+0x94>)
 80075ba:	009b      	lsls	r3, r3, #2
 80075bc:	4413      	add	r3, r2
 80075be:	68fa      	ldr	r2, [r7, #12]
 80075c0:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 80075c2:	4b15      	ldr	r3, [pc, #84]	; (8007618 <FATFS_LinkDriverEx+0x94>)
 80075c4:	7a5b      	ldrb	r3, [r3, #9]
 80075c6:	b2db      	uxtb	r3, r3
 80075c8:	461a      	mov	r2, r3
 80075ca:	4b13      	ldr	r3, [pc, #76]	; (8007618 <FATFS_LinkDriverEx+0x94>)
 80075cc:	4413      	add	r3, r2
 80075ce:	79fa      	ldrb	r2, [r7, #7]
 80075d0:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 80075d2:	4b11      	ldr	r3, [pc, #68]	; (8007618 <FATFS_LinkDriverEx+0x94>)
 80075d4:	7a5b      	ldrb	r3, [r3, #9]
 80075d6:	b2db      	uxtb	r3, r3
 80075d8:	1c5a      	adds	r2, r3, #1
 80075da:	b2d1      	uxtb	r1, r2
 80075dc:	4a0e      	ldr	r2, [pc, #56]	; (8007618 <FATFS_LinkDriverEx+0x94>)
 80075de:	7251      	strb	r1, [r2, #9]
 80075e0:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 80075e2:	7dbb      	ldrb	r3, [r7, #22]
 80075e4:	3330      	adds	r3, #48	; 0x30
 80075e6:	b2da      	uxtb	r2, r3
 80075e8:	68bb      	ldr	r3, [r7, #8]
 80075ea:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 80075ec:	68bb      	ldr	r3, [r7, #8]
 80075ee:	3301      	adds	r3, #1
 80075f0:	223a      	movs	r2, #58	; 0x3a
 80075f2:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 80075f4:	68bb      	ldr	r3, [r7, #8]
 80075f6:	3302      	adds	r3, #2
 80075f8:	222f      	movs	r2, #47	; 0x2f
 80075fa:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 80075fc:	68bb      	ldr	r3, [r7, #8]
 80075fe:	3303      	adds	r3, #3
 8007600:	2200      	movs	r2, #0
 8007602:	701a      	strb	r2, [r3, #0]
    ret = 0;
 8007604:	2300      	movs	r3, #0
 8007606:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 8007608:	7dfb      	ldrb	r3, [r7, #23]
}
 800760a:	4618      	mov	r0, r3
 800760c:	371c      	adds	r7, #28
 800760e:	46bd      	mov	sp, r7
 8007610:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007614:	4770      	bx	lr
 8007616:	bf00      	nop
 8007618:	2000022c 	.word	0x2000022c

0800761c <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 800761c:	b580      	push	{r7, lr}
 800761e:	b082      	sub	sp, #8
 8007620:	af00      	add	r7, sp, #0
 8007622:	6078      	str	r0, [r7, #4]
 8007624:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 8007626:	2200      	movs	r2, #0
 8007628:	6839      	ldr	r1, [r7, #0]
 800762a:	6878      	ldr	r0, [r7, #4]
 800762c:	f7ff ffaa 	bl	8007584 <FATFS_LinkDriverEx>
 8007630:	4603      	mov	r3, r0
}
 8007632:	4618      	mov	r0, r3
 8007634:	3708      	adds	r7, #8
 8007636:	46bd      	mov	sp, r7
 8007638:	bd80      	pop	{r7, pc}

0800763a <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800763a:	b480      	push	{r7}
 800763c:	af00      	add	r7, sp, #0
  * The issue was logged under:https://github.com/ARM-software/CMSIS-FreeRTOS/issues/35
  * until it is correctly fixed, the code below is commented
  */
/*    NVIC_SetPriority (SVCall_IRQn, 0U); */
#endif
}
 800763e:	bf00      	nop
 8007640:	46bd      	mov	sp, r7
 8007642:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007646:	4770      	bx	lr

08007648 <osKernelInitialize>:

/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8007648:	b480      	push	{r7}
 800764a:	b085      	sub	sp, #20
 800764c:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800764e:	f3ef 8305 	mrs	r3, IPSR
 8007652:	60bb      	str	r3, [r7, #8]
  return(result);
 8007654:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8007656:	2b00      	cmp	r3, #0
 8007658:	d10f      	bne.n	800767a <osKernelInitialize+0x32>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800765a:	f3ef 8310 	mrs	r3, PRIMASK
 800765e:	607b      	str	r3, [r7, #4]
  return(result);
 8007660:	687b      	ldr	r3, [r7, #4]
 8007662:	2b00      	cmp	r3, #0
 8007664:	d105      	bne.n	8007672 <osKernelInitialize+0x2a>
 */
__STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8007666:	f3ef 8311 	mrs	r3, BASEPRI
 800766a:	603b      	str	r3, [r7, #0]
  return(result);
 800766c:	683b      	ldr	r3, [r7, #0]
 800766e:	2b00      	cmp	r3, #0
 8007670:	d007      	beq.n	8007682 <osKernelInitialize+0x3a>
 8007672:	4b0e      	ldr	r3, [pc, #56]	; (80076ac <osKernelInitialize+0x64>)
 8007674:	681b      	ldr	r3, [r3, #0]
 8007676:	2b02      	cmp	r3, #2
 8007678:	d103      	bne.n	8007682 <osKernelInitialize+0x3a>
    stat = osErrorISR;
 800767a:	f06f 0305 	mvn.w	r3, #5
 800767e:	60fb      	str	r3, [r7, #12]
 8007680:	e00c      	b.n	800769c <osKernelInitialize+0x54>
  }
  else {
    if (KernelState == osKernelInactive) {
 8007682:	4b0a      	ldr	r3, [pc, #40]	; (80076ac <osKernelInitialize+0x64>)
 8007684:	681b      	ldr	r3, [r3, #0]
 8007686:	2b00      	cmp	r3, #0
 8007688:	d105      	bne.n	8007696 <osKernelInitialize+0x4e>
      #if defined(USE_FREERTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800768a:	4b08      	ldr	r3, [pc, #32]	; (80076ac <osKernelInitialize+0x64>)
 800768c:	2201      	movs	r2, #1
 800768e:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8007690:	2300      	movs	r3, #0
 8007692:	60fb      	str	r3, [r7, #12]
 8007694:	e002      	b.n	800769c <osKernelInitialize+0x54>
    } else {
      stat = osError;
 8007696:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800769a:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 800769c:	68fb      	ldr	r3, [r7, #12]
}
 800769e:	4618      	mov	r0, r3
 80076a0:	3714      	adds	r7, #20
 80076a2:	46bd      	mov	sp, r7
 80076a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076a8:	4770      	bx	lr
 80076aa:	bf00      	nop
 80076ac:	20000238 	.word	0x20000238

080076b0 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 80076b0:	b580      	push	{r7, lr}
 80076b2:	b084      	sub	sp, #16
 80076b4:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80076b6:	f3ef 8305 	mrs	r3, IPSR
 80076ba:	60bb      	str	r3, [r7, #8]
  return(result);
 80076bc:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 80076be:	2b00      	cmp	r3, #0
 80076c0:	d10f      	bne.n	80076e2 <osKernelStart+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80076c2:	f3ef 8310 	mrs	r3, PRIMASK
 80076c6:	607b      	str	r3, [r7, #4]
  return(result);
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	2b00      	cmp	r3, #0
 80076cc:	d105      	bne.n	80076da <osKernelStart+0x2a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80076ce:	f3ef 8311 	mrs	r3, BASEPRI
 80076d2:	603b      	str	r3, [r7, #0]
  return(result);
 80076d4:	683b      	ldr	r3, [r7, #0]
 80076d6:	2b00      	cmp	r3, #0
 80076d8:	d007      	beq.n	80076ea <osKernelStart+0x3a>
 80076da:	4b0f      	ldr	r3, [pc, #60]	; (8007718 <osKernelStart+0x68>)
 80076dc:	681b      	ldr	r3, [r3, #0]
 80076de:	2b02      	cmp	r3, #2
 80076e0:	d103      	bne.n	80076ea <osKernelStart+0x3a>
    stat = osErrorISR;
 80076e2:	f06f 0305 	mvn.w	r3, #5
 80076e6:	60fb      	str	r3, [r7, #12]
 80076e8:	e010      	b.n	800770c <osKernelStart+0x5c>
  }
  else {
    if (KernelState == osKernelReady) {
 80076ea:	4b0b      	ldr	r3, [pc, #44]	; (8007718 <osKernelStart+0x68>)
 80076ec:	681b      	ldr	r3, [r3, #0]
 80076ee:	2b01      	cmp	r3, #1
 80076f0:	d109      	bne.n	8007706 <osKernelStart+0x56>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 80076f2:	f7ff ffa2 	bl	800763a <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 80076f6:	4b08      	ldr	r3, [pc, #32]	; (8007718 <osKernelStart+0x68>)
 80076f8:	2202      	movs	r2, #2
 80076fa:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 80076fc:	f001 f8ca 	bl	8008894 <vTaskStartScheduler>
      stat = osOK;
 8007700:	2300      	movs	r3, #0
 8007702:	60fb      	str	r3, [r7, #12]
 8007704:	e002      	b.n	800770c <osKernelStart+0x5c>
    } else {
      stat = osError;
 8007706:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800770a:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 800770c:	68fb      	ldr	r3, [r7, #12]
}
 800770e:	4618      	mov	r0, r3
 8007710:	3710      	adds	r7, #16
 8007712:	46bd      	mov	sp, r7
 8007714:	bd80      	pop	{r7, pc}
 8007716:	bf00      	nop
 8007718:	20000238 	.word	0x20000238

0800771c <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800771c:	b580      	push	{r7, lr}
 800771e:	b090      	sub	sp, #64	; 0x40
 8007720:	af04      	add	r7, sp, #16
 8007722:	60f8      	str	r0, [r7, #12]
 8007724:	60b9      	str	r1, [r7, #8]
 8007726:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8007728:	2300      	movs	r3, #0
 800772a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800772c:	f3ef 8305 	mrs	r3, IPSR
 8007730:	61fb      	str	r3, [r7, #28]
  return(result);
 8007732:	69fb      	ldr	r3, [r7, #28]

  if (!IS_IRQ() && (func != NULL)) {
 8007734:	2b00      	cmp	r3, #0
 8007736:	f040 808f 	bne.w	8007858 <osThreadNew+0x13c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800773a:	f3ef 8310 	mrs	r3, PRIMASK
 800773e:	61bb      	str	r3, [r7, #24]
  return(result);
 8007740:	69bb      	ldr	r3, [r7, #24]
 8007742:	2b00      	cmp	r3, #0
 8007744:	d105      	bne.n	8007752 <osThreadNew+0x36>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8007746:	f3ef 8311 	mrs	r3, BASEPRI
 800774a:	617b      	str	r3, [r7, #20]
  return(result);
 800774c:	697b      	ldr	r3, [r7, #20]
 800774e:	2b00      	cmp	r3, #0
 8007750:	d003      	beq.n	800775a <osThreadNew+0x3e>
 8007752:	4b44      	ldr	r3, [pc, #272]	; (8007864 <osThreadNew+0x148>)
 8007754:	681b      	ldr	r3, [r3, #0]
 8007756:	2b02      	cmp	r3, #2
 8007758:	d07e      	beq.n	8007858 <osThreadNew+0x13c>
 800775a:	68fb      	ldr	r3, [r7, #12]
 800775c:	2b00      	cmp	r3, #0
 800775e:	d07b      	beq.n	8007858 <osThreadNew+0x13c>
    stack = configMINIMAL_STACK_SIZE;
 8007760:	2380      	movs	r3, #128	; 0x80
 8007762:	62bb      	str	r3, [r7, #40]	; 0x28
    prio  = (UBaseType_t)osPriorityNormal;
 8007764:	2318      	movs	r3, #24
 8007766:	627b      	str	r3, [r7, #36]	; 0x24

    name = NULL;
 8007768:	2300      	movs	r3, #0
 800776a:	62fb      	str	r3, [r7, #44]	; 0x2c
    mem  = -1;
 800776c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8007770:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 8007772:	687b      	ldr	r3, [r7, #4]
 8007774:	2b00      	cmp	r3, #0
 8007776:	d045      	beq.n	8007804 <osThreadNew+0xe8>
      if (attr->name != NULL) {
 8007778:	687b      	ldr	r3, [r7, #4]
 800777a:	681b      	ldr	r3, [r3, #0]
 800777c:	2b00      	cmp	r3, #0
 800777e:	d002      	beq.n	8007786 <osThreadNew+0x6a>
        name = attr->name;
 8007780:	687b      	ldr	r3, [r7, #4]
 8007782:	681b      	ldr	r3, [r3, #0]
 8007784:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (attr->priority != osPriorityNone) {
 8007786:	687b      	ldr	r3, [r7, #4]
 8007788:	699b      	ldr	r3, [r3, #24]
 800778a:	2b00      	cmp	r3, #0
 800778c:	d002      	beq.n	8007794 <osThreadNew+0x78>
        prio = (UBaseType_t)attr->priority;
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	699b      	ldr	r3, [r3, #24]
 8007792:	627b      	str	r3, [r7, #36]	; 0x24
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8007794:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007796:	2b00      	cmp	r3, #0
 8007798:	d008      	beq.n	80077ac <osThreadNew+0x90>
 800779a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800779c:	2b38      	cmp	r3, #56	; 0x38
 800779e:	d805      	bhi.n	80077ac <osThreadNew+0x90>
 80077a0:	687b      	ldr	r3, [r7, #4]
 80077a2:	685b      	ldr	r3, [r3, #4]
 80077a4:	f003 0301 	and.w	r3, r3, #1
 80077a8:	2b00      	cmp	r3, #0
 80077aa:	d001      	beq.n	80077b0 <osThreadNew+0x94>
        return (NULL);
 80077ac:	2300      	movs	r3, #0
 80077ae:	e054      	b.n	800785a <osThreadNew+0x13e>
      }

      if (attr->stack_size > 0U) {
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	695b      	ldr	r3, [r3, #20]
 80077b4:	2b00      	cmp	r3, #0
 80077b6:	d003      	beq.n	80077c0 <osThreadNew+0xa4>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 80077b8:	687b      	ldr	r3, [r7, #4]
 80077ba:	695b      	ldr	r3, [r3, #20]
 80077bc:	089b      	lsrs	r3, r3, #2
 80077be:	62bb      	str	r3, [r7, #40]	; 0x28
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80077c0:	687b      	ldr	r3, [r7, #4]
 80077c2:	689b      	ldr	r3, [r3, #8]
 80077c4:	2b00      	cmp	r3, #0
 80077c6:	d00e      	beq.n	80077e6 <osThreadNew+0xca>
 80077c8:	687b      	ldr	r3, [r7, #4]
 80077ca:	68db      	ldr	r3, [r3, #12]
 80077cc:	2bbb      	cmp	r3, #187	; 0xbb
 80077ce:	d90a      	bls.n	80077e6 <osThreadNew+0xca>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80077d0:	687b      	ldr	r3, [r7, #4]
 80077d2:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80077d4:	2b00      	cmp	r3, #0
 80077d6:	d006      	beq.n	80077e6 <osThreadNew+0xca>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80077d8:	687b      	ldr	r3, [r7, #4]
 80077da:	695b      	ldr	r3, [r3, #20]
 80077dc:	2b00      	cmp	r3, #0
 80077de:	d002      	beq.n	80077e6 <osThreadNew+0xca>
        mem = 1;
 80077e0:	2301      	movs	r3, #1
 80077e2:	623b      	str	r3, [r7, #32]
 80077e4:	e010      	b.n	8007808 <osThreadNew+0xec>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 80077e6:	687b      	ldr	r3, [r7, #4]
 80077e8:	689b      	ldr	r3, [r3, #8]
 80077ea:	2b00      	cmp	r3, #0
 80077ec:	d10c      	bne.n	8007808 <osThreadNew+0xec>
 80077ee:	687b      	ldr	r3, [r7, #4]
 80077f0:	68db      	ldr	r3, [r3, #12]
 80077f2:	2b00      	cmp	r3, #0
 80077f4:	d108      	bne.n	8007808 <osThreadNew+0xec>
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	691b      	ldr	r3, [r3, #16]
 80077fa:	2b00      	cmp	r3, #0
 80077fc:	d104      	bne.n	8007808 <osThreadNew+0xec>
          mem = 0;
 80077fe:	2300      	movs	r3, #0
 8007800:	623b      	str	r3, [r7, #32]
 8007802:	e001      	b.n	8007808 <osThreadNew+0xec>
        }
      }
    }
    else {
      mem = 0;
 8007804:	2300      	movs	r3, #0
 8007806:	623b      	str	r3, [r7, #32]
    }

    if (mem == 1) {
 8007808:	6a3b      	ldr	r3, [r7, #32]
 800780a:	2b01      	cmp	r3, #1
 800780c:	d110      	bne.n	8007830 <osThreadNew+0x114>
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800780e:	687b      	ldr	r3, [r7, #4]
 8007810:	691b      	ldr	r3, [r3, #16]
                                                                                    (StaticTask_t *)attr->cb_mem);
 8007812:	687a      	ldr	r2, [r7, #4]
 8007814:	6892      	ldr	r2, [r2, #8]
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8007816:	9202      	str	r2, [sp, #8]
 8007818:	9301      	str	r3, [sp, #4]
 800781a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800781c:	9300      	str	r3, [sp, #0]
 800781e:	68bb      	ldr	r3, [r7, #8]
 8007820:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007822:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8007824:	68f8      	ldr	r0, [r7, #12]
 8007826:	f000 fe3f 	bl	80084a8 <xTaskCreateStatic>
 800782a:	4603      	mov	r3, r0
 800782c:	613b      	str	r3, [r7, #16]
 800782e:	e013      	b.n	8007858 <osThreadNew+0x13c>
    }
    else {
      if (mem == 0) {
 8007830:	6a3b      	ldr	r3, [r7, #32]
 8007832:	2b00      	cmp	r3, #0
 8007834:	d110      	bne.n	8007858 <osThreadNew+0x13c>
        if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8007836:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007838:	b29a      	uxth	r2, r3
 800783a:	f107 0310 	add.w	r3, r7, #16
 800783e:	9301      	str	r3, [sp, #4]
 8007840:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007842:	9300      	str	r3, [sp, #0]
 8007844:	68bb      	ldr	r3, [r7, #8]
 8007846:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8007848:	68f8      	ldr	r0, [r7, #12]
 800784a:	f000 fe90 	bl	800856e <xTaskCreate>
 800784e:	4603      	mov	r3, r0
 8007850:	2b01      	cmp	r3, #1
 8007852:	d001      	beq.n	8007858 <osThreadNew+0x13c>
          hTask = NULL;
 8007854:	2300      	movs	r3, #0
 8007856:	613b      	str	r3, [r7, #16]
        }
      }
    }
  }

  return ((osThreadId_t)hTask);
 8007858:	693b      	ldr	r3, [r7, #16]
}
 800785a:	4618      	mov	r0, r3
 800785c:	3730      	adds	r7, #48	; 0x30
 800785e:	46bd      	mov	sp, r7
 8007860:	bd80      	pop	{r7, pc}
 8007862:	bf00      	nop
 8007864:	20000238 	.word	0x20000238

08007868 <osDelay>:

  /* Return flags before clearing */
  return (rflags);
}

osStatus_t osDelay (uint32_t ticks) {
 8007868:	b580      	push	{r7, lr}
 800786a:	b086      	sub	sp, #24
 800786c:	af00      	add	r7, sp, #0
 800786e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007870:	f3ef 8305 	mrs	r3, IPSR
 8007874:	613b      	str	r3, [r7, #16]
  return(result);
 8007876:	693b      	ldr	r3, [r7, #16]
  osStatus_t stat;

  if (IS_IRQ()) {
 8007878:	2b00      	cmp	r3, #0
 800787a:	d10f      	bne.n	800789c <osDelay+0x34>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800787c:	f3ef 8310 	mrs	r3, PRIMASK
 8007880:	60fb      	str	r3, [r7, #12]
  return(result);
 8007882:	68fb      	ldr	r3, [r7, #12]
 8007884:	2b00      	cmp	r3, #0
 8007886:	d105      	bne.n	8007894 <osDelay+0x2c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8007888:	f3ef 8311 	mrs	r3, BASEPRI
 800788c:	60bb      	str	r3, [r7, #8]
  return(result);
 800788e:	68bb      	ldr	r3, [r7, #8]
 8007890:	2b00      	cmp	r3, #0
 8007892:	d007      	beq.n	80078a4 <osDelay+0x3c>
 8007894:	4b0a      	ldr	r3, [pc, #40]	; (80078c0 <osDelay+0x58>)
 8007896:	681b      	ldr	r3, [r3, #0]
 8007898:	2b02      	cmp	r3, #2
 800789a:	d103      	bne.n	80078a4 <osDelay+0x3c>
    stat = osErrorISR;
 800789c:	f06f 0305 	mvn.w	r3, #5
 80078a0:	617b      	str	r3, [r7, #20]
 80078a2:	e007      	b.n	80078b4 <osDelay+0x4c>
  }
  else {
    stat = osOK;
 80078a4:	2300      	movs	r3, #0
 80078a6:	617b      	str	r3, [r7, #20]

    if (ticks != 0U) {
 80078a8:	687b      	ldr	r3, [r7, #4]
 80078aa:	2b00      	cmp	r3, #0
 80078ac:	d002      	beq.n	80078b4 <osDelay+0x4c>
      vTaskDelay(ticks);
 80078ae:	6878      	ldr	r0, [r7, #4]
 80078b0:	f000 ffba 	bl	8008828 <vTaskDelay>
    }
  }

  return (stat);
 80078b4:	697b      	ldr	r3, [r7, #20]
}
 80078b6:	4618      	mov	r0, r3
 80078b8:	3718      	adds	r7, #24
 80078ba:	46bd      	mov	sp, r7
 80078bc:	bd80      	pop	{r7, pc}
 80078be:	bf00      	nop
 80078c0:	20000238 	.word	0x20000238

080078c4 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 80078c4:	b480      	push	{r7}
 80078c6:	b085      	sub	sp, #20
 80078c8:	af00      	add	r7, sp, #0
 80078ca:	60f8      	str	r0, [r7, #12]
 80078cc:	60b9      	str	r1, [r7, #8]
 80078ce:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 80078d0:	68fb      	ldr	r3, [r7, #12]
 80078d2:	4a07      	ldr	r2, [pc, #28]	; (80078f0 <vApplicationGetIdleTaskMemory+0x2c>)
 80078d4:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 80078d6:	68bb      	ldr	r3, [r7, #8]
 80078d8:	4a06      	ldr	r2, [pc, #24]	; (80078f4 <vApplicationGetIdleTaskMemory+0x30>)
 80078da:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 80078dc:	687b      	ldr	r3, [r7, #4]
 80078de:	2280      	movs	r2, #128	; 0x80
 80078e0:	601a      	str	r2, [r3, #0]
}
 80078e2:	bf00      	nop
 80078e4:	3714      	adds	r7, #20
 80078e6:	46bd      	mov	sp, r7
 80078e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078ec:	4770      	bx	lr
 80078ee:	bf00      	nop
 80078f0:	2000023c 	.word	0x2000023c
 80078f4:	200002f8 	.word	0x200002f8

080078f8 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 80078f8:	b480      	push	{r7}
 80078fa:	b085      	sub	sp, #20
 80078fc:	af00      	add	r7, sp, #0
 80078fe:	60f8      	str	r0, [r7, #12]
 8007900:	60b9      	str	r1, [r7, #8]
 8007902:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8007904:	68fb      	ldr	r3, [r7, #12]
 8007906:	4a07      	ldr	r2, [pc, #28]	; (8007924 <vApplicationGetTimerTaskMemory+0x2c>)
 8007908:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800790a:	68bb      	ldr	r3, [r7, #8]
 800790c:	4a06      	ldr	r2, [pc, #24]	; (8007928 <vApplicationGetTimerTaskMemory+0x30>)
 800790e:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8007910:	687b      	ldr	r3, [r7, #4]
 8007912:	f44f 7280 	mov.w	r2, #256	; 0x100
 8007916:	601a      	str	r2, [r3, #0]
}
 8007918:	bf00      	nop
 800791a:	3714      	adds	r7, #20
 800791c:	46bd      	mov	sp, r7
 800791e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007922:	4770      	bx	lr
 8007924:	200004f8 	.word	0x200004f8
 8007928:	200005b4 	.word	0x200005b4

0800792c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800792c:	b480      	push	{r7}
 800792e:	b083      	sub	sp, #12
 8007930:	af00      	add	r7, sp, #0
 8007932:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007934:	687b      	ldr	r3, [r7, #4]
 8007936:	f103 0208 	add.w	r2, r3, #8
 800793a:	687b      	ldr	r3, [r7, #4]
 800793c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800793e:	687b      	ldr	r3, [r7, #4]
 8007940:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8007944:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007946:	687b      	ldr	r3, [r7, #4]
 8007948:	f103 0208 	add.w	r2, r3, #8
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007950:	687b      	ldr	r3, [r7, #4]
 8007952:	f103 0208 	add.w	r2, r3, #8
 8007956:	687b      	ldr	r3, [r7, #4]
 8007958:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800795a:	687b      	ldr	r3, [r7, #4]
 800795c:	2200      	movs	r2, #0
 800795e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8007960:	bf00      	nop
 8007962:	370c      	adds	r7, #12
 8007964:	46bd      	mov	sp, r7
 8007966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800796a:	4770      	bx	lr

0800796c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800796c:	b480      	push	{r7}
 800796e:	b083      	sub	sp, #12
 8007970:	af00      	add	r7, sp, #0
 8007972:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8007974:	687b      	ldr	r3, [r7, #4]
 8007976:	2200      	movs	r2, #0
 8007978:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800797a:	bf00      	nop
 800797c:	370c      	adds	r7, #12
 800797e:	46bd      	mov	sp, r7
 8007980:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007984:	4770      	bx	lr

08007986 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8007986:	b480      	push	{r7}
 8007988:	b085      	sub	sp, #20
 800798a:	af00      	add	r7, sp, #0
 800798c:	6078      	str	r0, [r7, #4]
 800798e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8007990:	687b      	ldr	r3, [r7, #4]
 8007992:	685b      	ldr	r3, [r3, #4]
 8007994:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8007996:	683b      	ldr	r3, [r7, #0]
 8007998:	68fa      	ldr	r2, [r7, #12]
 800799a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800799c:	68fb      	ldr	r3, [r7, #12]
 800799e:	689a      	ldr	r2, [r3, #8]
 80079a0:	683b      	ldr	r3, [r7, #0]
 80079a2:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80079a4:	68fb      	ldr	r3, [r7, #12]
 80079a6:	689b      	ldr	r3, [r3, #8]
 80079a8:	683a      	ldr	r2, [r7, #0]
 80079aa:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80079ac:	68fb      	ldr	r3, [r7, #12]
 80079ae:	683a      	ldr	r2, [r7, #0]
 80079b0:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80079b2:	683b      	ldr	r3, [r7, #0]
 80079b4:	687a      	ldr	r2, [r7, #4]
 80079b6:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80079b8:	687b      	ldr	r3, [r7, #4]
 80079ba:	681b      	ldr	r3, [r3, #0]
 80079bc:	1c5a      	adds	r2, r3, #1
 80079be:	687b      	ldr	r3, [r7, #4]
 80079c0:	601a      	str	r2, [r3, #0]
}
 80079c2:	bf00      	nop
 80079c4:	3714      	adds	r7, #20
 80079c6:	46bd      	mov	sp, r7
 80079c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079cc:	4770      	bx	lr

080079ce <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80079ce:	b480      	push	{r7}
 80079d0:	b085      	sub	sp, #20
 80079d2:	af00      	add	r7, sp, #0
 80079d4:	6078      	str	r0, [r7, #4]
 80079d6:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80079d8:	683b      	ldr	r3, [r7, #0]
 80079da:	681b      	ldr	r3, [r3, #0]
 80079dc:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80079de:	68bb      	ldr	r3, [r7, #8]
 80079e0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80079e4:	d103      	bne.n	80079ee <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80079e6:	687b      	ldr	r3, [r7, #4]
 80079e8:	691b      	ldr	r3, [r3, #16]
 80079ea:	60fb      	str	r3, [r7, #12]
 80079ec:	e00c      	b.n	8007a08 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80079ee:	687b      	ldr	r3, [r7, #4]
 80079f0:	3308      	adds	r3, #8
 80079f2:	60fb      	str	r3, [r7, #12]
 80079f4:	e002      	b.n	80079fc <vListInsert+0x2e>
 80079f6:	68fb      	ldr	r3, [r7, #12]
 80079f8:	685b      	ldr	r3, [r3, #4]
 80079fa:	60fb      	str	r3, [r7, #12]
 80079fc:	68fb      	ldr	r3, [r7, #12]
 80079fe:	685b      	ldr	r3, [r3, #4]
 8007a00:	681b      	ldr	r3, [r3, #0]
 8007a02:	68ba      	ldr	r2, [r7, #8]
 8007a04:	429a      	cmp	r2, r3
 8007a06:	d2f6      	bcs.n	80079f6 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8007a08:	68fb      	ldr	r3, [r7, #12]
 8007a0a:	685a      	ldr	r2, [r3, #4]
 8007a0c:	683b      	ldr	r3, [r7, #0]
 8007a0e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8007a10:	683b      	ldr	r3, [r7, #0]
 8007a12:	685b      	ldr	r3, [r3, #4]
 8007a14:	683a      	ldr	r2, [r7, #0]
 8007a16:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8007a18:	683b      	ldr	r3, [r7, #0]
 8007a1a:	68fa      	ldr	r2, [r7, #12]
 8007a1c:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8007a1e:	68fb      	ldr	r3, [r7, #12]
 8007a20:	683a      	ldr	r2, [r7, #0]
 8007a22:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8007a24:	683b      	ldr	r3, [r7, #0]
 8007a26:	687a      	ldr	r2, [r7, #4]
 8007a28:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8007a2a:	687b      	ldr	r3, [r7, #4]
 8007a2c:	681b      	ldr	r3, [r3, #0]
 8007a2e:	1c5a      	adds	r2, r3, #1
 8007a30:	687b      	ldr	r3, [r7, #4]
 8007a32:	601a      	str	r2, [r3, #0]
}
 8007a34:	bf00      	nop
 8007a36:	3714      	adds	r7, #20
 8007a38:	46bd      	mov	sp, r7
 8007a3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a3e:	4770      	bx	lr

08007a40 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8007a40:	b480      	push	{r7}
 8007a42:	b085      	sub	sp, #20
 8007a44:	af00      	add	r7, sp, #0
 8007a46:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8007a48:	687b      	ldr	r3, [r7, #4]
 8007a4a:	691b      	ldr	r3, [r3, #16]
 8007a4c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8007a4e:	687b      	ldr	r3, [r7, #4]
 8007a50:	685b      	ldr	r3, [r3, #4]
 8007a52:	687a      	ldr	r2, [r7, #4]
 8007a54:	6892      	ldr	r2, [r2, #8]
 8007a56:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8007a58:	687b      	ldr	r3, [r7, #4]
 8007a5a:	689b      	ldr	r3, [r3, #8]
 8007a5c:	687a      	ldr	r2, [r7, #4]
 8007a5e:	6852      	ldr	r2, [r2, #4]
 8007a60:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8007a62:	68fb      	ldr	r3, [r7, #12]
 8007a64:	685b      	ldr	r3, [r3, #4]
 8007a66:	687a      	ldr	r2, [r7, #4]
 8007a68:	429a      	cmp	r2, r3
 8007a6a:	d103      	bne.n	8007a74 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8007a6c:	687b      	ldr	r3, [r7, #4]
 8007a6e:	689a      	ldr	r2, [r3, #8]
 8007a70:	68fb      	ldr	r3, [r7, #12]
 8007a72:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8007a74:	687b      	ldr	r3, [r7, #4]
 8007a76:	2200      	movs	r2, #0
 8007a78:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8007a7a:	68fb      	ldr	r3, [r7, #12]
 8007a7c:	681b      	ldr	r3, [r3, #0]
 8007a7e:	1e5a      	subs	r2, r3, #1
 8007a80:	68fb      	ldr	r3, [r7, #12]
 8007a82:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8007a84:	68fb      	ldr	r3, [r7, #12]
 8007a86:	681b      	ldr	r3, [r3, #0]
}
 8007a88:	4618      	mov	r0, r3
 8007a8a:	3714      	adds	r7, #20
 8007a8c:	46bd      	mov	sp, r7
 8007a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a92:	4770      	bx	lr

08007a94 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8007a94:	b580      	push	{r7, lr}
 8007a96:	b084      	sub	sp, #16
 8007a98:	af00      	add	r7, sp, #0
 8007a9a:	6078      	str	r0, [r7, #4]
 8007a9c:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8007a9e:	687b      	ldr	r3, [r7, #4]
 8007aa0:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8007aa2:	68fb      	ldr	r3, [r7, #12]
 8007aa4:	2b00      	cmp	r3, #0
 8007aa6:	d10c      	bne.n	8007ac2 <xQueueGenericReset+0x2e>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8007aa8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007aac:	b672      	cpsid	i
 8007aae:	f383 8811 	msr	BASEPRI, r3
 8007ab2:	f3bf 8f6f 	isb	sy
 8007ab6:	f3bf 8f4f 	dsb	sy
 8007aba:	b662      	cpsie	i
 8007abc:	60bb      	str	r3, [r7, #8]
		"	isb														\n" \
		"	dsb														\n" \
		"	cpsie i													\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8007abe:	bf00      	nop
 8007ac0:	e7fe      	b.n	8007ac0 <xQueueGenericReset+0x2c>

	taskENTER_CRITICAL();
 8007ac2:	f002 f8a3 	bl	8009c0c <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8007ac6:	68fb      	ldr	r3, [r7, #12]
 8007ac8:	681a      	ldr	r2, [r3, #0]
 8007aca:	68fb      	ldr	r3, [r7, #12]
 8007acc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007ace:	68f9      	ldr	r1, [r7, #12]
 8007ad0:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8007ad2:	fb01 f303 	mul.w	r3, r1, r3
 8007ad6:	441a      	add	r2, r3
 8007ad8:	68fb      	ldr	r3, [r7, #12]
 8007ada:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8007adc:	68fb      	ldr	r3, [r7, #12]
 8007ade:	2200      	movs	r2, #0
 8007ae0:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8007ae2:	68fb      	ldr	r3, [r7, #12]
 8007ae4:	681a      	ldr	r2, [r3, #0]
 8007ae6:	68fb      	ldr	r3, [r7, #12]
 8007ae8:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8007aea:	68fb      	ldr	r3, [r7, #12]
 8007aec:	681a      	ldr	r2, [r3, #0]
 8007aee:	68fb      	ldr	r3, [r7, #12]
 8007af0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007af2:	3b01      	subs	r3, #1
 8007af4:	68f9      	ldr	r1, [r7, #12]
 8007af6:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8007af8:	fb01 f303 	mul.w	r3, r1, r3
 8007afc:	441a      	add	r2, r3
 8007afe:	68fb      	ldr	r3, [r7, #12]
 8007b00:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8007b02:	68fb      	ldr	r3, [r7, #12]
 8007b04:	22ff      	movs	r2, #255	; 0xff
 8007b06:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8007b0a:	68fb      	ldr	r3, [r7, #12]
 8007b0c:	22ff      	movs	r2, #255	; 0xff
 8007b0e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8007b12:	683b      	ldr	r3, [r7, #0]
 8007b14:	2b00      	cmp	r3, #0
 8007b16:	d114      	bne.n	8007b42 <xQueueGenericReset+0xae>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007b18:	68fb      	ldr	r3, [r7, #12]
 8007b1a:	691b      	ldr	r3, [r3, #16]
 8007b1c:	2b00      	cmp	r3, #0
 8007b1e:	d01a      	beq.n	8007b56 <xQueueGenericReset+0xc2>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007b20:	68fb      	ldr	r3, [r7, #12]
 8007b22:	3310      	adds	r3, #16
 8007b24:	4618      	mov	r0, r3
 8007b26:	f001 f95d 	bl	8008de4 <xTaskRemoveFromEventList>
 8007b2a:	4603      	mov	r3, r0
 8007b2c:	2b00      	cmp	r3, #0
 8007b2e:	d012      	beq.n	8007b56 <xQueueGenericReset+0xc2>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8007b30:	4b0c      	ldr	r3, [pc, #48]	; (8007b64 <xQueueGenericReset+0xd0>)
 8007b32:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007b36:	601a      	str	r2, [r3, #0]
 8007b38:	f3bf 8f4f 	dsb	sy
 8007b3c:	f3bf 8f6f 	isb	sy
 8007b40:	e009      	b.n	8007b56 <xQueueGenericReset+0xc2>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8007b42:	68fb      	ldr	r3, [r7, #12]
 8007b44:	3310      	adds	r3, #16
 8007b46:	4618      	mov	r0, r3
 8007b48:	f7ff fef0 	bl	800792c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8007b4c:	68fb      	ldr	r3, [r7, #12]
 8007b4e:	3324      	adds	r3, #36	; 0x24
 8007b50:	4618      	mov	r0, r3
 8007b52:	f7ff feeb 	bl	800792c <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8007b56:	f002 f88d 	bl	8009c74 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8007b5a:	2301      	movs	r3, #1
}
 8007b5c:	4618      	mov	r0, r3
 8007b5e:	3710      	adds	r7, #16
 8007b60:	46bd      	mov	sp, r7
 8007b62:	bd80      	pop	{r7, pc}
 8007b64:	e000ed04 	.word	0xe000ed04

08007b68 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8007b68:	b580      	push	{r7, lr}
 8007b6a:	b08e      	sub	sp, #56	; 0x38
 8007b6c:	af02      	add	r7, sp, #8
 8007b6e:	60f8      	str	r0, [r7, #12]
 8007b70:	60b9      	str	r1, [r7, #8]
 8007b72:	607a      	str	r2, [r7, #4]
 8007b74:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8007b76:	68fb      	ldr	r3, [r7, #12]
 8007b78:	2b00      	cmp	r3, #0
 8007b7a:	d10c      	bne.n	8007b96 <xQueueGenericCreateStatic+0x2e>
	__asm volatile
 8007b7c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007b80:	b672      	cpsid	i
 8007b82:	f383 8811 	msr	BASEPRI, r3
 8007b86:	f3bf 8f6f 	isb	sy
 8007b8a:	f3bf 8f4f 	dsb	sy
 8007b8e:	b662      	cpsie	i
 8007b90:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8007b92:	bf00      	nop
 8007b94:	e7fe      	b.n	8007b94 <xQueueGenericCreateStatic+0x2c>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8007b96:	683b      	ldr	r3, [r7, #0]
 8007b98:	2b00      	cmp	r3, #0
 8007b9a:	d10c      	bne.n	8007bb6 <xQueueGenericCreateStatic+0x4e>
	__asm volatile
 8007b9c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007ba0:	b672      	cpsid	i
 8007ba2:	f383 8811 	msr	BASEPRI, r3
 8007ba6:	f3bf 8f6f 	isb	sy
 8007baa:	f3bf 8f4f 	dsb	sy
 8007bae:	b662      	cpsie	i
 8007bb0:	627b      	str	r3, [r7, #36]	; 0x24
}
 8007bb2:	bf00      	nop
 8007bb4:	e7fe      	b.n	8007bb4 <xQueueGenericCreateStatic+0x4c>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8007bb6:	687b      	ldr	r3, [r7, #4]
 8007bb8:	2b00      	cmp	r3, #0
 8007bba:	d002      	beq.n	8007bc2 <xQueueGenericCreateStatic+0x5a>
 8007bbc:	68bb      	ldr	r3, [r7, #8]
 8007bbe:	2b00      	cmp	r3, #0
 8007bc0:	d001      	beq.n	8007bc6 <xQueueGenericCreateStatic+0x5e>
 8007bc2:	2301      	movs	r3, #1
 8007bc4:	e000      	b.n	8007bc8 <xQueueGenericCreateStatic+0x60>
 8007bc6:	2300      	movs	r3, #0
 8007bc8:	2b00      	cmp	r3, #0
 8007bca:	d10c      	bne.n	8007be6 <xQueueGenericCreateStatic+0x7e>
	__asm volatile
 8007bcc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007bd0:	b672      	cpsid	i
 8007bd2:	f383 8811 	msr	BASEPRI, r3
 8007bd6:	f3bf 8f6f 	isb	sy
 8007bda:	f3bf 8f4f 	dsb	sy
 8007bde:	b662      	cpsie	i
 8007be0:	623b      	str	r3, [r7, #32]
}
 8007be2:	bf00      	nop
 8007be4:	e7fe      	b.n	8007be4 <xQueueGenericCreateStatic+0x7c>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8007be6:	687b      	ldr	r3, [r7, #4]
 8007be8:	2b00      	cmp	r3, #0
 8007bea:	d102      	bne.n	8007bf2 <xQueueGenericCreateStatic+0x8a>
 8007bec:	68bb      	ldr	r3, [r7, #8]
 8007bee:	2b00      	cmp	r3, #0
 8007bf0:	d101      	bne.n	8007bf6 <xQueueGenericCreateStatic+0x8e>
 8007bf2:	2301      	movs	r3, #1
 8007bf4:	e000      	b.n	8007bf8 <xQueueGenericCreateStatic+0x90>
 8007bf6:	2300      	movs	r3, #0
 8007bf8:	2b00      	cmp	r3, #0
 8007bfa:	d10c      	bne.n	8007c16 <xQueueGenericCreateStatic+0xae>
	__asm volatile
 8007bfc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007c00:	b672      	cpsid	i
 8007c02:	f383 8811 	msr	BASEPRI, r3
 8007c06:	f3bf 8f6f 	isb	sy
 8007c0a:	f3bf 8f4f 	dsb	sy
 8007c0e:	b662      	cpsie	i
 8007c10:	61fb      	str	r3, [r7, #28]
}
 8007c12:	bf00      	nop
 8007c14:	e7fe      	b.n	8007c14 <xQueueGenericCreateStatic+0xac>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8007c16:	2350      	movs	r3, #80	; 0x50
 8007c18:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8007c1a:	697b      	ldr	r3, [r7, #20]
 8007c1c:	2b50      	cmp	r3, #80	; 0x50
 8007c1e:	d00c      	beq.n	8007c3a <xQueueGenericCreateStatic+0xd2>
	__asm volatile
 8007c20:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007c24:	b672      	cpsid	i
 8007c26:	f383 8811 	msr	BASEPRI, r3
 8007c2a:	f3bf 8f6f 	isb	sy
 8007c2e:	f3bf 8f4f 	dsb	sy
 8007c32:	b662      	cpsie	i
 8007c34:	61bb      	str	r3, [r7, #24]
}
 8007c36:	bf00      	nop
 8007c38:	e7fe      	b.n	8007c38 <xQueueGenericCreateStatic+0xd0>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8007c3a:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8007c3c:	683b      	ldr	r3, [r7, #0]
 8007c3e:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8007c40:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007c42:	2b00      	cmp	r3, #0
 8007c44:	d00d      	beq.n	8007c62 <xQueueGenericCreateStatic+0xfa>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8007c46:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007c48:	2201      	movs	r2, #1
 8007c4a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8007c4e:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8007c52:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007c54:	9300      	str	r3, [sp, #0]
 8007c56:	4613      	mov	r3, r2
 8007c58:	687a      	ldr	r2, [r7, #4]
 8007c5a:	68b9      	ldr	r1, [r7, #8]
 8007c5c:	68f8      	ldr	r0, [r7, #12]
 8007c5e:	f000 f805 	bl	8007c6c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8007c62:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8007c64:	4618      	mov	r0, r3
 8007c66:	3730      	adds	r7, #48	; 0x30
 8007c68:	46bd      	mov	sp, r7
 8007c6a:	bd80      	pop	{r7, pc}

08007c6c <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8007c6c:	b580      	push	{r7, lr}
 8007c6e:	b084      	sub	sp, #16
 8007c70:	af00      	add	r7, sp, #0
 8007c72:	60f8      	str	r0, [r7, #12]
 8007c74:	60b9      	str	r1, [r7, #8]
 8007c76:	607a      	str	r2, [r7, #4]
 8007c78:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8007c7a:	68bb      	ldr	r3, [r7, #8]
 8007c7c:	2b00      	cmp	r3, #0
 8007c7e:	d103      	bne.n	8007c88 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8007c80:	69bb      	ldr	r3, [r7, #24]
 8007c82:	69ba      	ldr	r2, [r7, #24]
 8007c84:	601a      	str	r2, [r3, #0]
 8007c86:	e002      	b.n	8007c8e <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8007c88:	69bb      	ldr	r3, [r7, #24]
 8007c8a:	687a      	ldr	r2, [r7, #4]
 8007c8c:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8007c8e:	69bb      	ldr	r3, [r7, #24]
 8007c90:	68fa      	ldr	r2, [r7, #12]
 8007c92:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8007c94:	69bb      	ldr	r3, [r7, #24]
 8007c96:	68ba      	ldr	r2, [r7, #8]
 8007c98:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8007c9a:	2101      	movs	r1, #1
 8007c9c:	69b8      	ldr	r0, [r7, #24]
 8007c9e:	f7ff fef9 	bl	8007a94 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8007ca2:	69bb      	ldr	r3, [r7, #24]
 8007ca4:	78fa      	ldrb	r2, [r7, #3]
 8007ca6:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8007caa:	bf00      	nop
 8007cac:	3710      	adds	r7, #16
 8007cae:	46bd      	mov	sp, r7
 8007cb0:	bd80      	pop	{r7, pc}
	...

08007cb4 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8007cb4:	b580      	push	{r7, lr}
 8007cb6:	b08e      	sub	sp, #56	; 0x38
 8007cb8:	af00      	add	r7, sp, #0
 8007cba:	60f8      	str	r0, [r7, #12]
 8007cbc:	60b9      	str	r1, [r7, #8]
 8007cbe:	607a      	str	r2, [r7, #4]
 8007cc0:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8007cc2:	2300      	movs	r3, #0
 8007cc4:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8007cc6:	68fb      	ldr	r3, [r7, #12]
 8007cc8:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8007cca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007ccc:	2b00      	cmp	r3, #0
 8007cce:	d10c      	bne.n	8007cea <xQueueGenericSend+0x36>
	__asm volatile
 8007cd0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007cd4:	b672      	cpsid	i
 8007cd6:	f383 8811 	msr	BASEPRI, r3
 8007cda:	f3bf 8f6f 	isb	sy
 8007cde:	f3bf 8f4f 	dsb	sy
 8007ce2:	b662      	cpsie	i
 8007ce4:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8007ce6:	bf00      	nop
 8007ce8:	e7fe      	b.n	8007ce8 <xQueueGenericSend+0x34>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007cea:	68bb      	ldr	r3, [r7, #8]
 8007cec:	2b00      	cmp	r3, #0
 8007cee:	d103      	bne.n	8007cf8 <xQueueGenericSend+0x44>
 8007cf0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007cf2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007cf4:	2b00      	cmp	r3, #0
 8007cf6:	d101      	bne.n	8007cfc <xQueueGenericSend+0x48>
 8007cf8:	2301      	movs	r3, #1
 8007cfa:	e000      	b.n	8007cfe <xQueueGenericSend+0x4a>
 8007cfc:	2300      	movs	r3, #0
 8007cfe:	2b00      	cmp	r3, #0
 8007d00:	d10c      	bne.n	8007d1c <xQueueGenericSend+0x68>
	__asm volatile
 8007d02:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007d06:	b672      	cpsid	i
 8007d08:	f383 8811 	msr	BASEPRI, r3
 8007d0c:	f3bf 8f6f 	isb	sy
 8007d10:	f3bf 8f4f 	dsb	sy
 8007d14:	b662      	cpsie	i
 8007d16:	627b      	str	r3, [r7, #36]	; 0x24
}
 8007d18:	bf00      	nop
 8007d1a:	e7fe      	b.n	8007d1a <xQueueGenericSend+0x66>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8007d1c:	683b      	ldr	r3, [r7, #0]
 8007d1e:	2b02      	cmp	r3, #2
 8007d20:	d103      	bne.n	8007d2a <xQueueGenericSend+0x76>
 8007d22:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007d24:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007d26:	2b01      	cmp	r3, #1
 8007d28:	d101      	bne.n	8007d2e <xQueueGenericSend+0x7a>
 8007d2a:	2301      	movs	r3, #1
 8007d2c:	e000      	b.n	8007d30 <xQueueGenericSend+0x7c>
 8007d2e:	2300      	movs	r3, #0
 8007d30:	2b00      	cmp	r3, #0
 8007d32:	d10c      	bne.n	8007d4e <xQueueGenericSend+0x9a>
	__asm volatile
 8007d34:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007d38:	b672      	cpsid	i
 8007d3a:	f383 8811 	msr	BASEPRI, r3
 8007d3e:	f3bf 8f6f 	isb	sy
 8007d42:	f3bf 8f4f 	dsb	sy
 8007d46:	b662      	cpsie	i
 8007d48:	623b      	str	r3, [r7, #32]
}
 8007d4a:	bf00      	nop
 8007d4c:	e7fe      	b.n	8007d4c <xQueueGenericSend+0x98>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8007d4e:	f001 fa13 	bl	8009178 <xTaskGetSchedulerState>
 8007d52:	4603      	mov	r3, r0
 8007d54:	2b00      	cmp	r3, #0
 8007d56:	d102      	bne.n	8007d5e <xQueueGenericSend+0xaa>
 8007d58:	687b      	ldr	r3, [r7, #4]
 8007d5a:	2b00      	cmp	r3, #0
 8007d5c:	d101      	bne.n	8007d62 <xQueueGenericSend+0xae>
 8007d5e:	2301      	movs	r3, #1
 8007d60:	e000      	b.n	8007d64 <xQueueGenericSend+0xb0>
 8007d62:	2300      	movs	r3, #0
 8007d64:	2b00      	cmp	r3, #0
 8007d66:	d10c      	bne.n	8007d82 <xQueueGenericSend+0xce>
	__asm volatile
 8007d68:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007d6c:	b672      	cpsid	i
 8007d6e:	f383 8811 	msr	BASEPRI, r3
 8007d72:	f3bf 8f6f 	isb	sy
 8007d76:	f3bf 8f4f 	dsb	sy
 8007d7a:	b662      	cpsie	i
 8007d7c:	61fb      	str	r3, [r7, #28]
}
 8007d7e:	bf00      	nop
 8007d80:	e7fe      	b.n	8007d80 <xQueueGenericSend+0xcc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8007d82:	f001 ff43 	bl	8009c0c <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8007d86:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007d88:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007d8a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007d8c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007d8e:	429a      	cmp	r2, r3
 8007d90:	d302      	bcc.n	8007d98 <xQueueGenericSend+0xe4>
 8007d92:	683b      	ldr	r3, [r7, #0]
 8007d94:	2b02      	cmp	r3, #2
 8007d96:	d129      	bne.n	8007dec <xQueueGenericSend+0x138>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8007d98:	683a      	ldr	r2, [r7, #0]
 8007d9a:	68b9      	ldr	r1, [r7, #8]
 8007d9c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8007d9e:	f000 fa15 	bl	80081cc <prvCopyDataToQueue>
 8007da2:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007da4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007da6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007da8:	2b00      	cmp	r3, #0
 8007daa:	d010      	beq.n	8007dce <xQueueGenericSend+0x11a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007dac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007dae:	3324      	adds	r3, #36	; 0x24
 8007db0:	4618      	mov	r0, r3
 8007db2:	f001 f817 	bl	8008de4 <xTaskRemoveFromEventList>
 8007db6:	4603      	mov	r3, r0
 8007db8:	2b00      	cmp	r3, #0
 8007dba:	d013      	beq.n	8007de4 <xQueueGenericSend+0x130>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8007dbc:	4b3f      	ldr	r3, [pc, #252]	; (8007ebc <xQueueGenericSend+0x208>)
 8007dbe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007dc2:	601a      	str	r2, [r3, #0]
 8007dc4:	f3bf 8f4f 	dsb	sy
 8007dc8:	f3bf 8f6f 	isb	sy
 8007dcc:	e00a      	b.n	8007de4 <xQueueGenericSend+0x130>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8007dce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007dd0:	2b00      	cmp	r3, #0
 8007dd2:	d007      	beq.n	8007de4 <xQueueGenericSend+0x130>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8007dd4:	4b39      	ldr	r3, [pc, #228]	; (8007ebc <xQueueGenericSend+0x208>)
 8007dd6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007dda:	601a      	str	r2, [r3, #0]
 8007ddc:	f3bf 8f4f 	dsb	sy
 8007de0:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8007de4:	f001 ff46 	bl	8009c74 <vPortExitCritical>
				return pdPASS;
 8007de8:	2301      	movs	r3, #1
 8007dea:	e063      	b.n	8007eb4 <xQueueGenericSend+0x200>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8007dec:	687b      	ldr	r3, [r7, #4]
 8007dee:	2b00      	cmp	r3, #0
 8007df0:	d103      	bne.n	8007dfa <xQueueGenericSend+0x146>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8007df2:	f001 ff3f 	bl	8009c74 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8007df6:	2300      	movs	r3, #0
 8007df8:	e05c      	b.n	8007eb4 <xQueueGenericSend+0x200>
				}
				else if( xEntryTimeSet == pdFALSE )
 8007dfa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007dfc:	2b00      	cmp	r3, #0
 8007dfe:	d106      	bne.n	8007e0e <xQueueGenericSend+0x15a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8007e00:	f107 0314 	add.w	r3, r7, #20
 8007e04:	4618      	mov	r0, r3
 8007e06:	f001 f853 	bl	8008eb0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8007e0a:	2301      	movs	r3, #1
 8007e0c:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8007e0e:	f001 ff31 	bl	8009c74 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8007e12:	f000 fdb3 	bl	800897c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8007e16:	f001 fef9 	bl	8009c0c <vPortEnterCritical>
 8007e1a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007e1c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8007e20:	b25b      	sxtb	r3, r3
 8007e22:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007e26:	d103      	bne.n	8007e30 <xQueueGenericSend+0x17c>
 8007e28:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007e2a:	2200      	movs	r2, #0
 8007e2c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007e30:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007e32:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8007e36:	b25b      	sxtb	r3, r3
 8007e38:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007e3c:	d103      	bne.n	8007e46 <xQueueGenericSend+0x192>
 8007e3e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007e40:	2200      	movs	r2, #0
 8007e42:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8007e46:	f001 ff15 	bl	8009c74 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8007e4a:	1d3a      	adds	r2, r7, #4
 8007e4c:	f107 0314 	add.w	r3, r7, #20
 8007e50:	4611      	mov	r1, r2
 8007e52:	4618      	mov	r0, r3
 8007e54:	f001 f842 	bl	8008edc <xTaskCheckForTimeOut>
 8007e58:	4603      	mov	r3, r0
 8007e5a:	2b00      	cmp	r3, #0
 8007e5c:	d124      	bne.n	8007ea8 <xQueueGenericSend+0x1f4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8007e5e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8007e60:	f000 faac 	bl	80083bc <prvIsQueueFull>
 8007e64:	4603      	mov	r3, r0
 8007e66:	2b00      	cmp	r3, #0
 8007e68:	d018      	beq.n	8007e9c <xQueueGenericSend+0x1e8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8007e6a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007e6c:	3310      	adds	r3, #16
 8007e6e:	687a      	ldr	r2, [r7, #4]
 8007e70:	4611      	mov	r1, r2
 8007e72:	4618      	mov	r0, r3
 8007e74:	f000 ff62 	bl	8008d3c <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8007e78:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8007e7a:	f000 fa37 	bl	80082ec <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8007e7e:	f000 fd8b 	bl	8008998 <xTaskResumeAll>
 8007e82:	4603      	mov	r3, r0
 8007e84:	2b00      	cmp	r3, #0
 8007e86:	f47f af7c 	bne.w	8007d82 <xQueueGenericSend+0xce>
				{
					portYIELD_WITHIN_API();
 8007e8a:	4b0c      	ldr	r3, [pc, #48]	; (8007ebc <xQueueGenericSend+0x208>)
 8007e8c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007e90:	601a      	str	r2, [r3, #0]
 8007e92:	f3bf 8f4f 	dsb	sy
 8007e96:	f3bf 8f6f 	isb	sy
 8007e9a:	e772      	b.n	8007d82 <xQueueGenericSend+0xce>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8007e9c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8007e9e:	f000 fa25 	bl	80082ec <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8007ea2:	f000 fd79 	bl	8008998 <xTaskResumeAll>
 8007ea6:	e76c      	b.n	8007d82 <xQueueGenericSend+0xce>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8007ea8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8007eaa:	f000 fa1f 	bl	80082ec <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8007eae:	f000 fd73 	bl	8008998 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8007eb2:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8007eb4:	4618      	mov	r0, r3
 8007eb6:	3738      	adds	r7, #56	; 0x38
 8007eb8:	46bd      	mov	sp, r7
 8007eba:	bd80      	pop	{r7, pc}
 8007ebc:	e000ed04 	.word	0xe000ed04

08007ec0 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8007ec0:	b580      	push	{r7, lr}
 8007ec2:	b08e      	sub	sp, #56	; 0x38
 8007ec4:	af00      	add	r7, sp, #0
 8007ec6:	60f8      	str	r0, [r7, #12]
 8007ec8:	60b9      	str	r1, [r7, #8]
 8007eca:	607a      	str	r2, [r7, #4]
 8007ecc:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8007ece:	68fb      	ldr	r3, [r7, #12]
 8007ed0:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8007ed2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007ed4:	2b00      	cmp	r3, #0
 8007ed6:	d10c      	bne.n	8007ef2 <xQueueGenericSendFromISR+0x32>
	__asm volatile
 8007ed8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007edc:	b672      	cpsid	i
 8007ede:	f383 8811 	msr	BASEPRI, r3
 8007ee2:	f3bf 8f6f 	isb	sy
 8007ee6:	f3bf 8f4f 	dsb	sy
 8007eea:	b662      	cpsie	i
 8007eec:	627b      	str	r3, [r7, #36]	; 0x24
}
 8007eee:	bf00      	nop
 8007ef0:	e7fe      	b.n	8007ef0 <xQueueGenericSendFromISR+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007ef2:	68bb      	ldr	r3, [r7, #8]
 8007ef4:	2b00      	cmp	r3, #0
 8007ef6:	d103      	bne.n	8007f00 <xQueueGenericSendFromISR+0x40>
 8007ef8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007efa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007efc:	2b00      	cmp	r3, #0
 8007efe:	d101      	bne.n	8007f04 <xQueueGenericSendFromISR+0x44>
 8007f00:	2301      	movs	r3, #1
 8007f02:	e000      	b.n	8007f06 <xQueueGenericSendFromISR+0x46>
 8007f04:	2300      	movs	r3, #0
 8007f06:	2b00      	cmp	r3, #0
 8007f08:	d10c      	bne.n	8007f24 <xQueueGenericSendFromISR+0x64>
	__asm volatile
 8007f0a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007f0e:	b672      	cpsid	i
 8007f10:	f383 8811 	msr	BASEPRI, r3
 8007f14:	f3bf 8f6f 	isb	sy
 8007f18:	f3bf 8f4f 	dsb	sy
 8007f1c:	b662      	cpsie	i
 8007f1e:	623b      	str	r3, [r7, #32]
}
 8007f20:	bf00      	nop
 8007f22:	e7fe      	b.n	8007f22 <xQueueGenericSendFromISR+0x62>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8007f24:	683b      	ldr	r3, [r7, #0]
 8007f26:	2b02      	cmp	r3, #2
 8007f28:	d103      	bne.n	8007f32 <xQueueGenericSendFromISR+0x72>
 8007f2a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007f2c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007f2e:	2b01      	cmp	r3, #1
 8007f30:	d101      	bne.n	8007f36 <xQueueGenericSendFromISR+0x76>
 8007f32:	2301      	movs	r3, #1
 8007f34:	e000      	b.n	8007f38 <xQueueGenericSendFromISR+0x78>
 8007f36:	2300      	movs	r3, #0
 8007f38:	2b00      	cmp	r3, #0
 8007f3a:	d10c      	bne.n	8007f56 <xQueueGenericSendFromISR+0x96>
	__asm volatile
 8007f3c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007f40:	b672      	cpsid	i
 8007f42:	f383 8811 	msr	BASEPRI, r3
 8007f46:	f3bf 8f6f 	isb	sy
 8007f4a:	f3bf 8f4f 	dsb	sy
 8007f4e:	b662      	cpsie	i
 8007f50:	61fb      	str	r3, [r7, #28]
}
 8007f52:	bf00      	nop
 8007f54:	e7fe      	b.n	8007f54 <xQueueGenericSendFromISR+0x94>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8007f56:	f001 ff41 	bl	8009ddc <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8007f5a:	f3ef 8211 	mrs	r2, BASEPRI
 8007f5e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007f62:	b672      	cpsid	i
 8007f64:	f383 8811 	msr	BASEPRI, r3
 8007f68:	f3bf 8f6f 	isb	sy
 8007f6c:	f3bf 8f4f 	dsb	sy
 8007f70:	b662      	cpsie	i
 8007f72:	61ba      	str	r2, [r7, #24]
 8007f74:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8007f76:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8007f78:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8007f7a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007f7c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007f7e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007f80:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007f82:	429a      	cmp	r2, r3
 8007f84:	d302      	bcc.n	8007f8c <xQueueGenericSendFromISR+0xcc>
 8007f86:	683b      	ldr	r3, [r7, #0]
 8007f88:	2b02      	cmp	r3, #2
 8007f8a:	d12c      	bne.n	8007fe6 <xQueueGenericSendFromISR+0x126>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8007f8c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007f8e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8007f92:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8007f96:	683a      	ldr	r2, [r7, #0]
 8007f98:	68b9      	ldr	r1, [r7, #8]
 8007f9a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8007f9c:	f000 f916 	bl	80081cc <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8007fa0:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 8007fa4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007fa8:	d112      	bne.n	8007fd0 <xQueueGenericSendFromISR+0x110>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007faa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007fac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007fae:	2b00      	cmp	r3, #0
 8007fb0:	d016      	beq.n	8007fe0 <xQueueGenericSendFromISR+0x120>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007fb2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007fb4:	3324      	adds	r3, #36	; 0x24
 8007fb6:	4618      	mov	r0, r3
 8007fb8:	f000 ff14 	bl	8008de4 <xTaskRemoveFromEventList>
 8007fbc:	4603      	mov	r3, r0
 8007fbe:	2b00      	cmp	r3, #0
 8007fc0:	d00e      	beq.n	8007fe0 <xQueueGenericSendFromISR+0x120>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8007fc2:	687b      	ldr	r3, [r7, #4]
 8007fc4:	2b00      	cmp	r3, #0
 8007fc6:	d00b      	beq.n	8007fe0 <xQueueGenericSendFromISR+0x120>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8007fc8:	687b      	ldr	r3, [r7, #4]
 8007fca:	2201      	movs	r2, #1
 8007fcc:	601a      	str	r2, [r3, #0]
 8007fce:	e007      	b.n	8007fe0 <xQueueGenericSendFromISR+0x120>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8007fd0:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8007fd4:	3301      	adds	r3, #1
 8007fd6:	b2db      	uxtb	r3, r3
 8007fd8:	b25a      	sxtb	r2, r3
 8007fda:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007fdc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8007fe0:	2301      	movs	r3, #1
 8007fe2:	637b      	str	r3, [r7, #52]	; 0x34
		{
 8007fe4:	e001      	b.n	8007fea <xQueueGenericSendFromISR+0x12a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8007fe6:	2300      	movs	r3, #0
 8007fe8:	637b      	str	r3, [r7, #52]	; 0x34
 8007fea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007fec:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8007fee:	693b      	ldr	r3, [r7, #16]
 8007ff0:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8007ff4:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8007ff6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8007ff8:	4618      	mov	r0, r3
 8007ffa:	3738      	adds	r7, #56	; 0x38
 8007ffc:	46bd      	mov	sp, r7
 8007ffe:	bd80      	pop	{r7, pc}

08008000 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8008000:	b580      	push	{r7, lr}
 8008002:	b08c      	sub	sp, #48	; 0x30
 8008004:	af00      	add	r7, sp, #0
 8008006:	60f8      	str	r0, [r7, #12]
 8008008:	60b9      	str	r1, [r7, #8]
 800800a:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800800c:	2300      	movs	r3, #0
 800800e:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8008010:	68fb      	ldr	r3, [r7, #12]
 8008012:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8008014:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008016:	2b00      	cmp	r3, #0
 8008018:	d10c      	bne.n	8008034 <xQueueReceive+0x34>
	__asm volatile
 800801a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800801e:	b672      	cpsid	i
 8008020:	f383 8811 	msr	BASEPRI, r3
 8008024:	f3bf 8f6f 	isb	sy
 8008028:	f3bf 8f4f 	dsb	sy
 800802c:	b662      	cpsie	i
 800802e:	623b      	str	r3, [r7, #32]
}
 8008030:	bf00      	nop
 8008032:	e7fe      	b.n	8008032 <xQueueReceive+0x32>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008034:	68bb      	ldr	r3, [r7, #8]
 8008036:	2b00      	cmp	r3, #0
 8008038:	d103      	bne.n	8008042 <xQueueReceive+0x42>
 800803a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800803c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800803e:	2b00      	cmp	r3, #0
 8008040:	d101      	bne.n	8008046 <xQueueReceive+0x46>
 8008042:	2301      	movs	r3, #1
 8008044:	e000      	b.n	8008048 <xQueueReceive+0x48>
 8008046:	2300      	movs	r3, #0
 8008048:	2b00      	cmp	r3, #0
 800804a:	d10c      	bne.n	8008066 <xQueueReceive+0x66>
	__asm volatile
 800804c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008050:	b672      	cpsid	i
 8008052:	f383 8811 	msr	BASEPRI, r3
 8008056:	f3bf 8f6f 	isb	sy
 800805a:	f3bf 8f4f 	dsb	sy
 800805e:	b662      	cpsie	i
 8008060:	61fb      	str	r3, [r7, #28]
}
 8008062:	bf00      	nop
 8008064:	e7fe      	b.n	8008064 <xQueueReceive+0x64>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8008066:	f001 f887 	bl	8009178 <xTaskGetSchedulerState>
 800806a:	4603      	mov	r3, r0
 800806c:	2b00      	cmp	r3, #0
 800806e:	d102      	bne.n	8008076 <xQueueReceive+0x76>
 8008070:	687b      	ldr	r3, [r7, #4]
 8008072:	2b00      	cmp	r3, #0
 8008074:	d101      	bne.n	800807a <xQueueReceive+0x7a>
 8008076:	2301      	movs	r3, #1
 8008078:	e000      	b.n	800807c <xQueueReceive+0x7c>
 800807a:	2300      	movs	r3, #0
 800807c:	2b00      	cmp	r3, #0
 800807e:	d10c      	bne.n	800809a <xQueueReceive+0x9a>
	__asm volatile
 8008080:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008084:	b672      	cpsid	i
 8008086:	f383 8811 	msr	BASEPRI, r3
 800808a:	f3bf 8f6f 	isb	sy
 800808e:	f3bf 8f4f 	dsb	sy
 8008092:	b662      	cpsie	i
 8008094:	61bb      	str	r3, [r7, #24]
}
 8008096:	bf00      	nop
 8008098:	e7fe      	b.n	8008098 <xQueueReceive+0x98>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800809a:	f001 fdb7 	bl	8009c0c <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800809e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80080a0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80080a2:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80080a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80080a6:	2b00      	cmp	r3, #0
 80080a8:	d01f      	beq.n	80080ea <xQueueReceive+0xea>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80080aa:	68b9      	ldr	r1, [r7, #8]
 80080ac:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80080ae:	f000 f8f7 	bl	80082a0 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80080b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80080b4:	1e5a      	subs	r2, r3, #1
 80080b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80080b8:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80080ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80080bc:	691b      	ldr	r3, [r3, #16]
 80080be:	2b00      	cmp	r3, #0
 80080c0:	d00f      	beq.n	80080e2 <xQueueReceive+0xe2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80080c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80080c4:	3310      	adds	r3, #16
 80080c6:	4618      	mov	r0, r3
 80080c8:	f000 fe8c 	bl	8008de4 <xTaskRemoveFromEventList>
 80080cc:	4603      	mov	r3, r0
 80080ce:	2b00      	cmp	r3, #0
 80080d0:	d007      	beq.n	80080e2 <xQueueReceive+0xe2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80080d2:	4b3d      	ldr	r3, [pc, #244]	; (80081c8 <xQueueReceive+0x1c8>)
 80080d4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80080d8:	601a      	str	r2, [r3, #0]
 80080da:	f3bf 8f4f 	dsb	sy
 80080de:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80080e2:	f001 fdc7 	bl	8009c74 <vPortExitCritical>
				return pdPASS;
 80080e6:	2301      	movs	r3, #1
 80080e8:	e069      	b.n	80081be <xQueueReceive+0x1be>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80080ea:	687b      	ldr	r3, [r7, #4]
 80080ec:	2b00      	cmp	r3, #0
 80080ee:	d103      	bne.n	80080f8 <xQueueReceive+0xf8>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80080f0:	f001 fdc0 	bl	8009c74 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80080f4:	2300      	movs	r3, #0
 80080f6:	e062      	b.n	80081be <xQueueReceive+0x1be>
				}
				else if( xEntryTimeSet == pdFALSE )
 80080f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80080fa:	2b00      	cmp	r3, #0
 80080fc:	d106      	bne.n	800810c <xQueueReceive+0x10c>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80080fe:	f107 0310 	add.w	r3, r7, #16
 8008102:	4618      	mov	r0, r3
 8008104:	f000 fed4 	bl	8008eb0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8008108:	2301      	movs	r3, #1
 800810a:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800810c:	f001 fdb2 	bl	8009c74 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8008110:	f000 fc34 	bl	800897c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8008114:	f001 fd7a 	bl	8009c0c <vPortEnterCritical>
 8008118:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800811a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800811e:	b25b      	sxtb	r3, r3
 8008120:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8008124:	d103      	bne.n	800812e <xQueueReceive+0x12e>
 8008126:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008128:	2200      	movs	r2, #0
 800812a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800812e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008130:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8008134:	b25b      	sxtb	r3, r3
 8008136:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800813a:	d103      	bne.n	8008144 <xQueueReceive+0x144>
 800813c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800813e:	2200      	movs	r2, #0
 8008140:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8008144:	f001 fd96 	bl	8009c74 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8008148:	1d3a      	adds	r2, r7, #4
 800814a:	f107 0310 	add.w	r3, r7, #16
 800814e:	4611      	mov	r1, r2
 8008150:	4618      	mov	r0, r3
 8008152:	f000 fec3 	bl	8008edc <xTaskCheckForTimeOut>
 8008156:	4603      	mov	r3, r0
 8008158:	2b00      	cmp	r3, #0
 800815a:	d123      	bne.n	80081a4 <xQueueReceive+0x1a4>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800815c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800815e:	f000 f917 	bl	8008390 <prvIsQueueEmpty>
 8008162:	4603      	mov	r3, r0
 8008164:	2b00      	cmp	r3, #0
 8008166:	d017      	beq.n	8008198 <xQueueReceive+0x198>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8008168:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800816a:	3324      	adds	r3, #36	; 0x24
 800816c:	687a      	ldr	r2, [r7, #4]
 800816e:	4611      	mov	r1, r2
 8008170:	4618      	mov	r0, r3
 8008172:	f000 fde3 	bl	8008d3c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8008176:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008178:	f000 f8b8 	bl	80082ec <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800817c:	f000 fc0c 	bl	8008998 <xTaskResumeAll>
 8008180:	4603      	mov	r3, r0
 8008182:	2b00      	cmp	r3, #0
 8008184:	d189      	bne.n	800809a <xQueueReceive+0x9a>
				{
					portYIELD_WITHIN_API();
 8008186:	4b10      	ldr	r3, [pc, #64]	; (80081c8 <xQueueReceive+0x1c8>)
 8008188:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800818c:	601a      	str	r2, [r3, #0]
 800818e:	f3bf 8f4f 	dsb	sy
 8008192:	f3bf 8f6f 	isb	sy
 8008196:	e780      	b.n	800809a <xQueueReceive+0x9a>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8008198:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800819a:	f000 f8a7 	bl	80082ec <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800819e:	f000 fbfb 	bl	8008998 <xTaskResumeAll>
 80081a2:	e77a      	b.n	800809a <xQueueReceive+0x9a>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 80081a4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80081a6:	f000 f8a1 	bl	80082ec <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80081aa:	f000 fbf5 	bl	8008998 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80081ae:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80081b0:	f000 f8ee 	bl	8008390 <prvIsQueueEmpty>
 80081b4:	4603      	mov	r3, r0
 80081b6:	2b00      	cmp	r3, #0
 80081b8:	f43f af6f 	beq.w	800809a <xQueueReceive+0x9a>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80081bc:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80081be:	4618      	mov	r0, r3
 80081c0:	3730      	adds	r7, #48	; 0x30
 80081c2:	46bd      	mov	sp, r7
 80081c4:	bd80      	pop	{r7, pc}
 80081c6:	bf00      	nop
 80081c8:	e000ed04 	.word	0xe000ed04

080081cc <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80081cc:	b580      	push	{r7, lr}
 80081ce:	b086      	sub	sp, #24
 80081d0:	af00      	add	r7, sp, #0
 80081d2:	60f8      	str	r0, [r7, #12]
 80081d4:	60b9      	str	r1, [r7, #8]
 80081d6:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80081d8:	2300      	movs	r3, #0
 80081da:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80081dc:	68fb      	ldr	r3, [r7, #12]
 80081de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80081e0:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80081e2:	68fb      	ldr	r3, [r7, #12]
 80081e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80081e6:	2b00      	cmp	r3, #0
 80081e8:	d10d      	bne.n	8008206 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80081ea:	68fb      	ldr	r3, [r7, #12]
 80081ec:	681b      	ldr	r3, [r3, #0]
 80081ee:	2b00      	cmp	r3, #0
 80081f0:	d14d      	bne.n	800828e <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80081f2:	68fb      	ldr	r3, [r7, #12]
 80081f4:	689b      	ldr	r3, [r3, #8]
 80081f6:	4618      	mov	r0, r3
 80081f8:	f000 ffdc 	bl	80091b4 <xTaskPriorityDisinherit>
 80081fc:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80081fe:	68fb      	ldr	r3, [r7, #12]
 8008200:	2200      	movs	r2, #0
 8008202:	609a      	str	r2, [r3, #8]
 8008204:	e043      	b.n	800828e <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8008206:	687b      	ldr	r3, [r7, #4]
 8008208:	2b00      	cmp	r3, #0
 800820a:	d119      	bne.n	8008240 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800820c:	68fb      	ldr	r3, [r7, #12]
 800820e:	6858      	ldr	r0, [r3, #4]
 8008210:	68fb      	ldr	r3, [r7, #12]
 8008212:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008214:	461a      	mov	r2, r3
 8008216:	68b9      	ldr	r1, [r7, #8]
 8008218:	f003 faa2 	bl	800b760 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800821c:	68fb      	ldr	r3, [r7, #12]
 800821e:	685a      	ldr	r2, [r3, #4]
 8008220:	68fb      	ldr	r3, [r7, #12]
 8008222:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008224:	441a      	add	r2, r3
 8008226:	68fb      	ldr	r3, [r7, #12]
 8008228:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800822a:	68fb      	ldr	r3, [r7, #12]
 800822c:	685a      	ldr	r2, [r3, #4]
 800822e:	68fb      	ldr	r3, [r7, #12]
 8008230:	689b      	ldr	r3, [r3, #8]
 8008232:	429a      	cmp	r2, r3
 8008234:	d32b      	bcc.n	800828e <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8008236:	68fb      	ldr	r3, [r7, #12]
 8008238:	681a      	ldr	r2, [r3, #0]
 800823a:	68fb      	ldr	r3, [r7, #12]
 800823c:	605a      	str	r2, [r3, #4]
 800823e:	e026      	b.n	800828e <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8008240:	68fb      	ldr	r3, [r7, #12]
 8008242:	68d8      	ldr	r0, [r3, #12]
 8008244:	68fb      	ldr	r3, [r7, #12]
 8008246:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008248:	461a      	mov	r2, r3
 800824a:	68b9      	ldr	r1, [r7, #8]
 800824c:	f003 fa88 	bl	800b760 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8008250:	68fb      	ldr	r3, [r7, #12]
 8008252:	68da      	ldr	r2, [r3, #12]
 8008254:	68fb      	ldr	r3, [r7, #12]
 8008256:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008258:	425b      	negs	r3, r3
 800825a:	441a      	add	r2, r3
 800825c:	68fb      	ldr	r3, [r7, #12]
 800825e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8008260:	68fb      	ldr	r3, [r7, #12]
 8008262:	68da      	ldr	r2, [r3, #12]
 8008264:	68fb      	ldr	r3, [r7, #12]
 8008266:	681b      	ldr	r3, [r3, #0]
 8008268:	429a      	cmp	r2, r3
 800826a:	d207      	bcs.n	800827c <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800826c:	68fb      	ldr	r3, [r7, #12]
 800826e:	689a      	ldr	r2, [r3, #8]
 8008270:	68fb      	ldr	r3, [r7, #12]
 8008272:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008274:	425b      	negs	r3, r3
 8008276:	441a      	add	r2, r3
 8008278:	68fb      	ldr	r3, [r7, #12]
 800827a:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800827c:	687b      	ldr	r3, [r7, #4]
 800827e:	2b02      	cmp	r3, #2
 8008280:	d105      	bne.n	800828e <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8008282:	693b      	ldr	r3, [r7, #16]
 8008284:	2b00      	cmp	r3, #0
 8008286:	d002      	beq.n	800828e <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8008288:	693b      	ldr	r3, [r7, #16]
 800828a:	3b01      	subs	r3, #1
 800828c:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800828e:	693b      	ldr	r3, [r7, #16]
 8008290:	1c5a      	adds	r2, r3, #1
 8008292:	68fb      	ldr	r3, [r7, #12]
 8008294:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8008296:	697b      	ldr	r3, [r7, #20]
}
 8008298:	4618      	mov	r0, r3
 800829a:	3718      	adds	r7, #24
 800829c:	46bd      	mov	sp, r7
 800829e:	bd80      	pop	{r7, pc}

080082a0 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80082a0:	b580      	push	{r7, lr}
 80082a2:	b082      	sub	sp, #8
 80082a4:	af00      	add	r7, sp, #0
 80082a6:	6078      	str	r0, [r7, #4]
 80082a8:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80082aa:	687b      	ldr	r3, [r7, #4]
 80082ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80082ae:	2b00      	cmp	r3, #0
 80082b0:	d018      	beq.n	80082e4 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80082b2:	687b      	ldr	r3, [r7, #4]
 80082b4:	68da      	ldr	r2, [r3, #12]
 80082b6:	687b      	ldr	r3, [r7, #4]
 80082b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80082ba:	441a      	add	r2, r3
 80082bc:	687b      	ldr	r3, [r7, #4]
 80082be:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80082c0:	687b      	ldr	r3, [r7, #4]
 80082c2:	68da      	ldr	r2, [r3, #12]
 80082c4:	687b      	ldr	r3, [r7, #4]
 80082c6:	689b      	ldr	r3, [r3, #8]
 80082c8:	429a      	cmp	r2, r3
 80082ca:	d303      	bcc.n	80082d4 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80082cc:	687b      	ldr	r3, [r7, #4]
 80082ce:	681a      	ldr	r2, [r3, #0]
 80082d0:	687b      	ldr	r3, [r7, #4]
 80082d2:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80082d4:	687b      	ldr	r3, [r7, #4]
 80082d6:	68d9      	ldr	r1, [r3, #12]
 80082d8:	687b      	ldr	r3, [r7, #4]
 80082da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80082dc:	461a      	mov	r2, r3
 80082de:	6838      	ldr	r0, [r7, #0]
 80082e0:	f003 fa3e 	bl	800b760 <memcpy>
	}
}
 80082e4:	bf00      	nop
 80082e6:	3708      	adds	r7, #8
 80082e8:	46bd      	mov	sp, r7
 80082ea:	bd80      	pop	{r7, pc}

080082ec <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80082ec:	b580      	push	{r7, lr}
 80082ee:	b084      	sub	sp, #16
 80082f0:	af00      	add	r7, sp, #0
 80082f2:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80082f4:	f001 fc8a 	bl	8009c0c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80082f8:	687b      	ldr	r3, [r7, #4]
 80082fa:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80082fe:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8008300:	e011      	b.n	8008326 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008302:	687b      	ldr	r3, [r7, #4]
 8008304:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008306:	2b00      	cmp	r3, #0
 8008308:	d012      	beq.n	8008330 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800830a:	687b      	ldr	r3, [r7, #4]
 800830c:	3324      	adds	r3, #36	; 0x24
 800830e:	4618      	mov	r0, r3
 8008310:	f000 fd68 	bl	8008de4 <xTaskRemoveFromEventList>
 8008314:	4603      	mov	r3, r0
 8008316:	2b00      	cmp	r3, #0
 8008318:	d001      	beq.n	800831e <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800831a:	f000 fe45 	bl	8008fa8 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800831e:	7bfb      	ldrb	r3, [r7, #15]
 8008320:	3b01      	subs	r3, #1
 8008322:	b2db      	uxtb	r3, r3
 8008324:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8008326:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800832a:	2b00      	cmp	r3, #0
 800832c:	dce9      	bgt.n	8008302 <prvUnlockQueue+0x16>
 800832e:	e000      	b.n	8008332 <prvUnlockQueue+0x46>
					break;
 8008330:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8008332:	687b      	ldr	r3, [r7, #4]
 8008334:	22ff      	movs	r2, #255	; 0xff
 8008336:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800833a:	f001 fc9b 	bl	8009c74 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800833e:	f001 fc65 	bl	8009c0c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8008342:	687b      	ldr	r3, [r7, #4]
 8008344:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8008348:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800834a:	e011      	b.n	8008370 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800834c:	687b      	ldr	r3, [r7, #4]
 800834e:	691b      	ldr	r3, [r3, #16]
 8008350:	2b00      	cmp	r3, #0
 8008352:	d012      	beq.n	800837a <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008354:	687b      	ldr	r3, [r7, #4]
 8008356:	3310      	adds	r3, #16
 8008358:	4618      	mov	r0, r3
 800835a:	f000 fd43 	bl	8008de4 <xTaskRemoveFromEventList>
 800835e:	4603      	mov	r3, r0
 8008360:	2b00      	cmp	r3, #0
 8008362:	d001      	beq.n	8008368 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8008364:	f000 fe20 	bl	8008fa8 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8008368:	7bbb      	ldrb	r3, [r7, #14]
 800836a:	3b01      	subs	r3, #1
 800836c:	b2db      	uxtb	r3, r3
 800836e:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8008370:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008374:	2b00      	cmp	r3, #0
 8008376:	dce9      	bgt.n	800834c <prvUnlockQueue+0x60>
 8008378:	e000      	b.n	800837c <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800837a:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800837c:	687b      	ldr	r3, [r7, #4]
 800837e:	22ff      	movs	r2, #255	; 0xff
 8008380:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8008384:	f001 fc76 	bl	8009c74 <vPortExitCritical>
}
 8008388:	bf00      	nop
 800838a:	3710      	adds	r7, #16
 800838c:	46bd      	mov	sp, r7
 800838e:	bd80      	pop	{r7, pc}

08008390 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8008390:	b580      	push	{r7, lr}
 8008392:	b084      	sub	sp, #16
 8008394:	af00      	add	r7, sp, #0
 8008396:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8008398:	f001 fc38 	bl	8009c0c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800839c:	687b      	ldr	r3, [r7, #4]
 800839e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80083a0:	2b00      	cmp	r3, #0
 80083a2:	d102      	bne.n	80083aa <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80083a4:	2301      	movs	r3, #1
 80083a6:	60fb      	str	r3, [r7, #12]
 80083a8:	e001      	b.n	80083ae <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80083aa:	2300      	movs	r3, #0
 80083ac:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80083ae:	f001 fc61 	bl	8009c74 <vPortExitCritical>

	return xReturn;
 80083b2:	68fb      	ldr	r3, [r7, #12]
}
 80083b4:	4618      	mov	r0, r3
 80083b6:	3710      	adds	r7, #16
 80083b8:	46bd      	mov	sp, r7
 80083ba:	bd80      	pop	{r7, pc}

080083bc <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80083bc:	b580      	push	{r7, lr}
 80083be:	b084      	sub	sp, #16
 80083c0:	af00      	add	r7, sp, #0
 80083c2:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80083c4:	f001 fc22 	bl	8009c0c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80083c8:	687b      	ldr	r3, [r7, #4]
 80083ca:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80083cc:	687b      	ldr	r3, [r7, #4]
 80083ce:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80083d0:	429a      	cmp	r2, r3
 80083d2:	d102      	bne.n	80083da <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80083d4:	2301      	movs	r3, #1
 80083d6:	60fb      	str	r3, [r7, #12]
 80083d8:	e001      	b.n	80083de <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80083da:	2300      	movs	r3, #0
 80083dc:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80083de:	f001 fc49 	bl	8009c74 <vPortExitCritical>

	return xReturn;
 80083e2:	68fb      	ldr	r3, [r7, #12]
}
 80083e4:	4618      	mov	r0, r3
 80083e6:	3710      	adds	r7, #16
 80083e8:	46bd      	mov	sp, r7
 80083ea:	bd80      	pop	{r7, pc}

080083ec <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 80083ec:	b480      	push	{r7}
 80083ee:	b085      	sub	sp, #20
 80083f0:	af00      	add	r7, sp, #0
 80083f2:	6078      	str	r0, [r7, #4]
 80083f4:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80083f6:	2300      	movs	r3, #0
 80083f8:	60fb      	str	r3, [r7, #12]
 80083fa:	e014      	b.n	8008426 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 80083fc:	4a0f      	ldr	r2, [pc, #60]	; (800843c <vQueueAddToRegistry+0x50>)
 80083fe:	68fb      	ldr	r3, [r7, #12]
 8008400:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8008404:	2b00      	cmp	r3, #0
 8008406:	d10b      	bne.n	8008420 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8008408:	490c      	ldr	r1, [pc, #48]	; (800843c <vQueueAddToRegistry+0x50>)
 800840a:	68fb      	ldr	r3, [r7, #12]
 800840c:	683a      	ldr	r2, [r7, #0]
 800840e:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8008412:	4a0a      	ldr	r2, [pc, #40]	; (800843c <vQueueAddToRegistry+0x50>)
 8008414:	68fb      	ldr	r3, [r7, #12]
 8008416:	00db      	lsls	r3, r3, #3
 8008418:	4413      	add	r3, r2
 800841a:	687a      	ldr	r2, [r7, #4]
 800841c:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800841e:	e006      	b.n	800842e <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8008420:	68fb      	ldr	r3, [r7, #12]
 8008422:	3301      	adds	r3, #1
 8008424:	60fb      	str	r3, [r7, #12]
 8008426:	68fb      	ldr	r3, [r7, #12]
 8008428:	2b07      	cmp	r3, #7
 800842a:	d9e7      	bls.n	80083fc <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800842c:	bf00      	nop
 800842e:	bf00      	nop
 8008430:	3714      	adds	r7, #20
 8008432:	46bd      	mov	sp, r7
 8008434:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008438:	4770      	bx	lr
 800843a:	bf00      	nop
 800843c:	20004cf4 	.word	0x20004cf4

08008440 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8008440:	b580      	push	{r7, lr}
 8008442:	b086      	sub	sp, #24
 8008444:	af00      	add	r7, sp, #0
 8008446:	60f8      	str	r0, [r7, #12]
 8008448:	60b9      	str	r1, [r7, #8]
 800844a:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800844c:	68fb      	ldr	r3, [r7, #12]
 800844e:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8008450:	f001 fbdc 	bl	8009c0c <vPortEnterCritical>
 8008454:	697b      	ldr	r3, [r7, #20]
 8008456:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800845a:	b25b      	sxtb	r3, r3
 800845c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8008460:	d103      	bne.n	800846a <vQueueWaitForMessageRestricted+0x2a>
 8008462:	697b      	ldr	r3, [r7, #20]
 8008464:	2200      	movs	r2, #0
 8008466:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800846a:	697b      	ldr	r3, [r7, #20]
 800846c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8008470:	b25b      	sxtb	r3, r3
 8008472:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8008476:	d103      	bne.n	8008480 <vQueueWaitForMessageRestricted+0x40>
 8008478:	697b      	ldr	r3, [r7, #20]
 800847a:	2200      	movs	r2, #0
 800847c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8008480:	f001 fbf8 	bl	8009c74 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8008484:	697b      	ldr	r3, [r7, #20]
 8008486:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008488:	2b00      	cmp	r3, #0
 800848a:	d106      	bne.n	800849a <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800848c:	697b      	ldr	r3, [r7, #20]
 800848e:	3324      	adds	r3, #36	; 0x24
 8008490:	687a      	ldr	r2, [r7, #4]
 8008492:	68b9      	ldr	r1, [r7, #8]
 8008494:	4618      	mov	r0, r3
 8008496:	f000 fc77 	bl	8008d88 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800849a:	6978      	ldr	r0, [r7, #20]
 800849c:	f7ff ff26 	bl	80082ec <prvUnlockQueue>
	}
 80084a0:	bf00      	nop
 80084a2:	3718      	adds	r7, #24
 80084a4:	46bd      	mov	sp, r7
 80084a6:	bd80      	pop	{r7, pc}

080084a8 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80084a8:	b580      	push	{r7, lr}
 80084aa:	b08e      	sub	sp, #56	; 0x38
 80084ac:	af04      	add	r7, sp, #16
 80084ae:	60f8      	str	r0, [r7, #12]
 80084b0:	60b9      	str	r1, [r7, #8]
 80084b2:	607a      	str	r2, [r7, #4]
 80084b4:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80084b6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80084b8:	2b00      	cmp	r3, #0
 80084ba:	d10c      	bne.n	80084d6 <xTaskCreateStatic+0x2e>
	__asm volatile
 80084bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80084c0:	b672      	cpsid	i
 80084c2:	f383 8811 	msr	BASEPRI, r3
 80084c6:	f3bf 8f6f 	isb	sy
 80084ca:	f3bf 8f4f 	dsb	sy
 80084ce:	b662      	cpsie	i
 80084d0:	623b      	str	r3, [r7, #32]
}
 80084d2:	bf00      	nop
 80084d4:	e7fe      	b.n	80084d4 <xTaskCreateStatic+0x2c>
		configASSERT( pxTaskBuffer != NULL );
 80084d6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80084d8:	2b00      	cmp	r3, #0
 80084da:	d10c      	bne.n	80084f6 <xTaskCreateStatic+0x4e>
	__asm volatile
 80084dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80084e0:	b672      	cpsid	i
 80084e2:	f383 8811 	msr	BASEPRI, r3
 80084e6:	f3bf 8f6f 	isb	sy
 80084ea:	f3bf 8f4f 	dsb	sy
 80084ee:	b662      	cpsie	i
 80084f0:	61fb      	str	r3, [r7, #28]
}
 80084f2:	bf00      	nop
 80084f4:	e7fe      	b.n	80084f4 <xTaskCreateStatic+0x4c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80084f6:	23bc      	movs	r3, #188	; 0xbc
 80084f8:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80084fa:	693b      	ldr	r3, [r7, #16]
 80084fc:	2bbc      	cmp	r3, #188	; 0xbc
 80084fe:	d00c      	beq.n	800851a <xTaskCreateStatic+0x72>
	__asm volatile
 8008500:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008504:	b672      	cpsid	i
 8008506:	f383 8811 	msr	BASEPRI, r3
 800850a:	f3bf 8f6f 	isb	sy
 800850e:	f3bf 8f4f 	dsb	sy
 8008512:	b662      	cpsie	i
 8008514:	61bb      	str	r3, [r7, #24]
}
 8008516:	bf00      	nop
 8008518:	e7fe      	b.n	8008518 <xTaskCreateStatic+0x70>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800851a:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800851c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800851e:	2b00      	cmp	r3, #0
 8008520:	d01e      	beq.n	8008560 <xTaskCreateStatic+0xb8>
 8008522:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008524:	2b00      	cmp	r3, #0
 8008526:	d01b      	beq.n	8008560 <xTaskCreateStatic+0xb8>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8008528:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800852a:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800852c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800852e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008530:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8008532:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008534:	2202      	movs	r2, #2
 8008536:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800853a:	2300      	movs	r3, #0
 800853c:	9303      	str	r3, [sp, #12]
 800853e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008540:	9302      	str	r3, [sp, #8]
 8008542:	f107 0314 	add.w	r3, r7, #20
 8008546:	9301      	str	r3, [sp, #4]
 8008548:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800854a:	9300      	str	r3, [sp, #0]
 800854c:	683b      	ldr	r3, [r7, #0]
 800854e:	687a      	ldr	r2, [r7, #4]
 8008550:	68b9      	ldr	r1, [r7, #8]
 8008552:	68f8      	ldr	r0, [r7, #12]
 8008554:	f000 f850 	bl	80085f8 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8008558:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800855a:	f000 f8f5 	bl	8008748 <prvAddNewTaskToReadyList>
 800855e:	e001      	b.n	8008564 <xTaskCreateStatic+0xbc>
		}
		else
		{
			xReturn = NULL;
 8008560:	2300      	movs	r3, #0
 8008562:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8008564:	697b      	ldr	r3, [r7, #20]
	}
 8008566:	4618      	mov	r0, r3
 8008568:	3728      	adds	r7, #40	; 0x28
 800856a:	46bd      	mov	sp, r7
 800856c:	bd80      	pop	{r7, pc}

0800856e <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800856e:	b580      	push	{r7, lr}
 8008570:	b08c      	sub	sp, #48	; 0x30
 8008572:	af04      	add	r7, sp, #16
 8008574:	60f8      	str	r0, [r7, #12]
 8008576:	60b9      	str	r1, [r7, #8]
 8008578:	603b      	str	r3, [r7, #0]
 800857a:	4613      	mov	r3, r2
 800857c:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800857e:	88fb      	ldrh	r3, [r7, #6]
 8008580:	009b      	lsls	r3, r3, #2
 8008582:	4618      	mov	r0, r3
 8008584:	f001 fc6e 	bl	8009e64 <pvPortMalloc>
 8008588:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800858a:	697b      	ldr	r3, [r7, #20]
 800858c:	2b00      	cmp	r3, #0
 800858e:	d00e      	beq.n	80085ae <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8008590:	20bc      	movs	r0, #188	; 0xbc
 8008592:	f001 fc67 	bl	8009e64 <pvPortMalloc>
 8008596:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8008598:	69fb      	ldr	r3, [r7, #28]
 800859a:	2b00      	cmp	r3, #0
 800859c:	d003      	beq.n	80085a6 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800859e:	69fb      	ldr	r3, [r7, #28]
 80085a0:	697a      	ldr	r2, [r7, #20]
 80085a2:	631a      	str	r2, [r3, #48]	; 0x30
 80085a4:	e005      	b.n	80085b2 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80085a6:	6978      	ldr	r0, [r7, #20]
 80085a8:	f001 fd26 	bl	8009ff8 <vPortFree>
 80085ac:	e001      	b.n	80085b2 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80085ae:	2300      	movs	r3, #0
 80085b0:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80085b2:	69fb      	ldr	r3, [r7, #28]
 80085b4:	2b00      	cmp	r3, #0
 80085b6:	d017      	beq.n	80085e8 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80085b8:	69fb      	ldr	r3, [r7, #28]
 80085ba:	2200      	movs	r2, #0
 80085bc:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80085c0:	88fa      	ldrh	r2, [r7, #6]
 80085c2:	2300      	movs	r3, #0
 80085c4:	9303      	str	r3, [sp, #12]
 80085c6:	69fb      	ldr	r3, [r7, #28]
 80085c8:	9302      	str	r3, [sp, #8]
 80085ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80085cc:	9301      	str	r3, [sp, #4]
 80085ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80085d0:	9300      	str	r3, [sp, #0]
 80085d2:	683b      	ldr	r3, [r7, #0]
 80085d4:	68b9      	ldr	r1, [r7, #8]
 80085d6:	68f8      	ldr	r0, [r7, #12]
 80085d8:	f000 f80e 	bl	80085f8 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80085dc:	69f8      	ldr	r0, [r7, #28]
 80085de:	f000 f8b3 	bl	8008748 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80085e2:	2301      	movs	r3, #1
 80085e4:	61bb      	str	r3, [r7, #24]
 80085e6:	e002      	b.n	80085ee <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80085e8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80085ec:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80085ee:	69bb      	ldr	r3, [r7, #24]
	}
 80085f0:	4618      	mov	r0, r3
 80085f2:	3720      	adds	r7, #32
 80085f4:	46bd      	mov	sp, r7
 80085f6:	bd80      	pop	{r7, pc}

080085f8 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80085f8:	b580      	push	{r7, lr}
 80085fa:	b088      	sub	sp, #32
 80085fc:	af00      	add	r7, sp, #0
 80085fe:	60f8      	str	r0, [r7, #12]
 8008600:	60b9      	str	r1, [r7, #8]
 8008602:	607a      	str	r2, [r7, #4]
 8008604:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8008606:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008608:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800860a:	687b      	ldr	r3, [r7, #4]
 800860c:	009b      	lsls	r3, r3, #2
 800860e:	461a      	mov	r2, r3
 8008610:	21a5      	movs	r1, #165	; 0xa5
 8008612:	f003 f8b3 	bl	800b77c <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8008616:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008618:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800861a:	6879      	ldr	r1, [r7, #4]
 800861c:	f06f 4340 	mvn.w	r3, #3221225472	; 0xc0000000
 8008620:	440b      	add	r3, r1
 8008622:	009b      	lsls	r3, r3, #2
 8008624:	4413      	add	r3, r2
 8008626:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8008628:	69bb      	ldr	r3, [r7, #24]
 800862a:	f023 0307 	bic.w	r3, r3, #7
 800862e:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8008630:	69bb      	ldr	r3, [r7, #24]
 8008632:	f003 0307 	and.w	r3, r3, #7
 8008636:	2b00      	cmp	r3, #0
 8008638:	d00c      	beq.n	8008654 <prvInitialiseNewTask+0x5c>
	__asm volatile
 800863a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800863e:	b672      	cpsid	i
 8008640:	f383 8811 	msr	BASEPRI, r3
 8008644:	f3bf 8f6f 	isb	sy
 8008648:	f3bf 8f4f 	dsb	sy
 800864c:	b662      	cpsie	i
 800864e:	617b      	str	r3, [r7, #20]
}
 8008650:	bf00      	nop
 8008652:	e7fe      	b.n	8008652 <prvInitialiseNewTask+0x5a>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8008654:	68bb      	ldr	r3, [r7, #8]
 8008656:	2b00      	cmp	r3, #0
 8008658:	d01f      	beq.n	800869a <prvInitialiseNewTask+0xa2>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800865a:	2300      	movs	r3, #0
 800865c:	61fb      	str	r3, [r7, #28]
 800865e:	e012      	b.n	8008686 <prvInitialiseNewTask+0x8e>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8008660:	68ba      	ldr	r2, [r7, #8]
 8008662:	69fb      	ldr	r3, [r7, #28]
 8008664:	4413      	add	r3, r2
 8008666:	7819      	ldrb	r1, [r3, #0]
 8008668:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800866a:	69fb      	ldr	r3, [r7, #28]
 800866c:	4413      	add	r3, r2
 800866e:	3334      	adds	r3, #52	; 0x34
 8008670:	460a      	mov	r2, r1
 8008672:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8008674:	68ba      	ldr	r2, [r7, #8]
 8008676:	69fb      	ldr	r3, [r7, #28]
 8008678:	4413      	add	r3, r2
 800867a:	781b      	ldrb	r3, [r3, #0]
 800867c:	2b00      	cmp	r3, #0
 800867e:	d006      	beq.n	800868e <prvInitialiseNewTask+0x96>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8008680:	69fb      	ldr	r3, [r7, #28]
 8008682:	3301      	adds	r3, #1
 8008684:	61fb      	str	r3, [r7, #28]
 8008686:	69fb      	ldr	r3, [r7, #28]
 8008688:	2b0f      	cmp	r3, #15
 800868a:	d9e9      	bls.n	8008660 <prvInitialiseNewTask+0x68>
 800868c:	e000      	b.n	8008690 <prvInitialiseNewTask+0x98>
			{
				break;
 800868e:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8008690:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008692:	2200      	movs	r2, #0
 8008694:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8008698:	e003      	b.n	80086a2 <prvInitialiseNewTask+0xaa>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800869a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800869c:	2200      	movs	r2, #0
 800869e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80086a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80086a4:	2b37      	cmp	r3, #55	; 0x37
 80086a6:	d901      	bls.n	80086ac <prvInitialiseNewTask+0xb4>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80086a8:	2337      	movs	r3, #55	; 0x37
 80086aa:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80086ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80086ae:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80086b0:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80086b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80086b4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80086b6:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 80086b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80086ba:	2200      	movs	r2, #0
 80086bc:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80086be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80086c0:	3304      	adds	r3, #4
 80086c2:	4618      	mov	r0, r3
 80086c4:	f7ff f952 	bl	800796c <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80086c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80086ca:	3318      	adds	r3, #24
 80086cc:	4618      	mov	r0, r3
 80086ce:	f7ff f94d 	bl	800796c <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80086d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80086d4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80086d6:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80086d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80086da:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 80086de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80086e0:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80086e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80086e4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80086e6:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80086e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80086ea:	2200      	movs	r2, #0
 80086ec:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80086f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80086f2:	2200      	movs	r2, #0
 80086f4:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8
	#endif

	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 80086f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80086fa:	3354      	adds	r3, #84	; 0x54
 80086fc:	2260      	movs	r2, #96	; 0x60
 80086fe:	2100      	movs	r1, #0
 8008700:	4618      	mov	r0, r3
 8008702:	f003 f83b 	bl	800b77c <memset>
 8008706:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008708:	4a0c      	ldr	r2, [pc, #48]	; (800873c <prvInitialiseNewTask+0x144>)
 800870a:	659a      	str	r2, [r3, #88]	; 0x58
 800870c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800870e:	4a0c      	ldr	r2, [pc, #48]	; (8008740 <prvInitialiseNewTask+0x148>)
 8008710:	65da      	str	r2, [r3, #92]	; 0x5c
 8008712:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008714:	4a0b      	ldr	r2, [pc, #44]	; (8008744 <prvInitialiseNewTask+0x14c>)
 8008716:	661a      	str	r2, [r3, #96]	; 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8008718:	683a      	ldr	r2, [r7, #0]
 800871a:	68f9      	ldr	r1, [r7, #12]
 800871c:	69b8      	ldr	r0, [r7, #24]
 800871e:	f001 f96b 	bl	80099f8 <pxPortInitialiseStack>
 8008722:	4602      	mov	r2, r0
 8008724:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008726:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8008728:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800872a:	2b00      	cmp	r3, #0
 800872c:	d002      	beq.n	8008734 <prvInitialiseNewTask+0x13c>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800872e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008730:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008732:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008734:	bf00      	nop
 8008736:	3720      	adds	r7, #32
 8008738:	46bd      	mov	sp, r7
 800873a:	bd80      	pop	{r7, pc}
 800873c:	0800bacc 	.word	0x0800bacc
 8008740:	0800baec 	.word	0x0800baec
 8008744:	0800baac 	.word	0x0800baac

08008748 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8008748:	b580      	push	{r7, lr}
 800874a:	b082      	sub	sp, #8
 800874c:	af00      	add	r7, sp, #0
 800874e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8008750:	f001 fa5c 	bl	8009c0c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8008754:	4b2d      	ldr	r3, [pc, #180]	; (800880c <prvAddNewTaskToReadyList+0xc4>)
 8008756:	681b      	ldr	r3, [r3, #0]
 8008758:	3301      	adds	r3, #1
 800875a:	4a2c      	ldr	r2, [pc, #176]	; (800880c <prvAddNewTaskToReadyList+0xc4>)
 800875c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800875e:	4b2c      	ldr	r3, [pc, #176]	; (8008810 <prvAddNewTaskToReadyList+0xc8>)
 8008760:	681b      	ldr	r3, [r3, #0]
 8008762:	2b00      	cmp	r3, #0
 8008764:	d109      	bne.n	800877a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8008766:	4a2a      	ldr	r2, [pc, #168]	; (8008810 <prvAddNewTaskToReadyList+0xc8>)
 8008768:	687b      	ldr	r3, [r7, #4]
 800876a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800876c:	4b27      	ldr	r3, [pc, #156]	; (800880c <prvAddNewTaskToReadyList+0xc4>)
 800876e:	681b      	ldr	r3, [r3, #0]
 8008770:	2b01      	cmp	r3, #1
 8008772:	d110      	bne.n	8008796 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8008774:	f000 fc3c 	bl	8008ff0 <prvInitialiseTaskLists>
 8008778:	e00d      	b.n	8008796 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800877a:	4b26      	ldr	r3, [pc, #152]	; (8008814 <prvAddNewTaskToReadyList+0xcc>)
 800877c:	681b      	ldr	r3, [r3, #0]
 800877e:	2b00      	cmp	r3, #0
 8008780:	d109      	bne.n	8008796 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8008782:	4b23      	ldr	r3, [pc, #140]	; (8008810 <prvAddNewTaskToReadyList+0xc8>)
 8008784:	681b      	ldr	r3, [r3, #0]
 8008786:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008788:	687b      	ldr	r3, [r7, #4]
 800878a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800878c:	429a      	cmp	r2, r3
 800878e:	d802      	bhi.n	8008796 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8008790:	4a1f      	ldr	r2, [pc, #124]	; (8008810 <prvAddNewTaskToReadyList+0xc8>)
 8008792:	687b      	ldr	r3, [r7, #4]
 8008794:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8008796:	4b20      	ldr	r3, [pc, #128]	; (8008818 <prvAddNewTaskToReadyList+0xd0>)
 8008798:	681b      	ldr	r3, [r3, #0]
 800879a:	3301      	adds	r3, #1
 800879c:	4a1e      	ldr	r2, [pc, #120]	; (8008818 <prvAddNewTaskToReadyList+0xd0>)
 800879e:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 80087a0:	4b1d      	ldr	r3, [pc, #116]	; (8008818 <prvAddNewTaskToReadyList+0xd0>)
 80087a2:	681a      	ldr	r2, [r3, #0]
 80087a4:	687b      	ldr	r3, [r7, #4]
 80087a6:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80087a8:	687b      	ldr	r3, [r7, #4]
 80087aa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80087ac:	4b1b      	ldr	r3, [pc, #108]	; (800881c <prvAddNewTaskToReadyList+0xd4>)
 80087ae:	681b      	ldr	r3, [r3, #0]
 80087b0:	429a      	cmp	r2, r3
 80087b2:	d903      	bls.n	80087bc <prvAddNewTaskToReadyList+0x74>
 80087b4:	687b      	ldr	r3, [r7, #4]
 80087b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80087b8:	4a18      	ldr	r2, [pc, #96]	; (800881c <prvAddNewTaskToReadyList+0xd4>)
 80087ba:	6013      	str	r3, [r2, #0]
 80087bc:	687b      	ldr	r3, [r7, #4]
 80087be:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80087c0:	4613      	mov	r3, r2
 80087c2:	009b      	lsls	r3, r3, #2
 80087c4:	4413      	add	r3, r2
 80087c6:	009b      	lsls	r3, r3, #2
 80087c8:	4a15      	ldr	r2, [pc, #84]	; (8008820 <prvAddNewTaskToReadyList+0xd8>)
 80087ca:	441a      	add	r2, r3
 80087cc:	687b      	ldr	r3, [r7, #4]
 80087ce:	3304      	adds	r3, #4
 80087d0:	4619      	mov	r1, r3
 80087d2:	4610      	mov	r0, r2
 80087d4:	f7ff f8d7 	bl	8007986 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80087d8:	f001 fa4c 	bl	8009c74 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80087dc:	4b0d      	ldr	r3, [pc, #52]	; (8008814 <prvAddNewTaskToReadyList+0xcc>)
 80087de:	681b      	ldr	r3, [r3, #0]
 80087e0:	2b00      	cmp	r3, #0
 80087e2:	d00e      	beq.n	8008802 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80087e4:	4b0a      	ldr	r3, [pc, #40]	; (8008810 <prvAddNewTaskToReadyList+0xc8>)
 80087e6:	681b      	ldr	r3, [r3, #0]
 80087e8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80087ea:	687b      	ldr	r3, [r7, #4]
 80087ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80087ee:	429a      	cmp	r2, r3
 80087f0:	d207      	bcs.n	8008802 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80087f2:	4b0c      	ldr	r3, [pc, #48]	; (8008824 <prvAddNewTaskToReadyList+0xdc>)
 80087f4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80087f8:	601a      	str	r2, [r3, #0]
 80087fa:	f3bf 8f4f 	dsb	sy
 80087fe:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008802:	bf00      	nop
 8008804:	3708      	adds	r7, #8
 8008806:	46bd      	mov	sp, r7
 8008808:	bd80      	pop	{r7, pc}
 800880a:	bf00      	nop
 800880c:	20000e88 	.word	0x20000e88
 8008810:	200009b4 	.word	0x200009b4
 8008814:	20000e94 	.word	0x20000e94
 8008818:	20000ea4 	.word	0x20000ea4
 800881c:	20000e90 	.word	0x20000e90
 8008820:	200009b8 	.word	0x200009b8
 8008824:	e000ed04 	.word	0xe000ed04

08008828 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8008828:	b580      	push	{r7, lr}
 800882a:	b084      	sub	sp, #16
 800882c:	af00      	add	r7, sp, #0
 800882e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8008830:	2300      	movs	r3, #0
 8008832:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8008834:	687b      	ldr	r3, [r7, #4]
 8008836:	2b00      	cmp	r3, #0
 8008838:	d019      	beq.n	800886e <vTaskDelay+0x46>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800883a:	4b14      	ldr	r3, [pc, #80]	; (800888c <vTaskDelay+0x64>)
 800883c:	681b      	ldr	r3, [r3, #0]
 800883e:	2b00      	cmp	r3, #0
 8008840:	d00c      	beq.n	800885c <vTaskDelay+0x34>
	__asm volatile
 8008842:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008846:	b672      	cpsid	i
 8008848:	f383 8811 	msr	BASEPRI, r3
 800884c:	f3bf 8f6f 	isb	sy
 8008850:	f3bf 8f4f 	dsb	sy
 8008854:	b662      	cpsie	i
 8008856:	60bb      	str	r3, [r7, #8]
}
 8008858:	bf00      	nop
 800885a:	e7fe      	b.n	800885a <vTaskDelay+0x32>
			vTaskSuspendAll();
 800885c:	f000 f88e 	bl	800897c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8008860:	2100      	movs	r1, #0
 8008862:	6878      	ldr	r0, [r7, #4]
 8008864:	f000 fd18 	bl	8009298 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8008868:	f000 f896 	bl	8008998 <xTaskResumeAll>
 800886c:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800886e:	68fb      	ldr	r3, [r7, #12]
 8008870:	2b00      	cmp	r3, #0
 8008872:	d107      	bne.n	8008884 <vTaskDelay+0x5c>
		{
			portYIELD_WITHIN_API();
 8008874:	4b06      	ldr	r3, [pc, #24]	; (8008890 <vTaskDelay+0x68>)
 8008876:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800887a:	601a      	str	r2, [r3, #0]
 800887c:	f3bf 8f4f 	dsb	sy
 8008880:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8008884:	bf00      	nop
 8008886:	3710      	adds	r7, #16
 8008888:	46bd      	mov	sp, r7
 800888a:	bd80      	pop	{r7, pc}
 800888c:	20000eb0 	.word	0x20000eb0
 8008890:	e000ed04 	.word	0xe000ed04

08008894 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8008894:	b580      	push	{r7, lr}
 8008896:	b08a      	sub	sp, #40	; 0x28
 8008898:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800889a:	2300      	movs	r3, #0
 800889c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800889e:	2300      	movs	r3, #0
 80088a0:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80088a2:	463a      	mov	r2, r7
 80088a4:	1d39      	adds	r1, r7, #4
 80088a6:	f107 0308 	add.w	r3, r7, #8
 80088aa:	4618      	mov	r0, r3
 80088ac:	f7ff f80a 	bl	80078c4 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80088b0:	6839      	ldr	r1, [r7, #0]
 80088b2:	687b      	ldr	r3, [r7, #4]
 80088b4:	68ba      	ldr	r2, [r7, #8]
 80088b6:	9202      	str	r2, [sp, #8]
 80088b8:	9301      	str	r3, [sp, #4]
 80088ba:	2300      	movs	r3, #0
 80088bc:	9300      	str	r3, [sp, #0]
 80088be:	2300      	movs	r3, #0
 80088c0:	460a      	mov	r2, r1
 80088c2:	4926      	ldr	r1, [pc, #152]	; (800895c <vTaskStartScheduler+0xc8>)
 80088c4:	4826      	ldr	r0, [pc, #152]	; (8008960 <vTaskStartScheduler+0xcc>)
 80088c6:	f7ff fdef 	bl	80084a8 <xTaskCreateStatic>
 80088ca:	4603      	mov	r3, r0
 80088cc:	4a25      	ldr	r2, [pc, #148]	; (8008964 <vTaskStartScheduler+0xd0>)
 80088ce:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80088d0:	4b24      	ldr	r3, [pc, #144]	; (8008964 <vTaskStartScheduler+0xd0>)
 80088d2:	681b      	ldr	r3, [r3, #0]
 80088d4:	2b00      	cmp	r3, #0
 80088d6:	d002      	beq.n	80088de <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80088d8:	2301      	movs	r3, #1
 80088da:	617b      	str	r3, [r7, #20]
 80088dc:	e001      	b.n	80088e2 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80088de:	2300      	movs	r3, #0
 80088e0:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 80088e2:	697b      	ldr	r3, [r7, #20]
 80088e4:	2b01      	cmp	r3, #1
 80088e6:	d102      	bne.n	80088ee <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 80088e8:	f000 fd2a 	bl	8009340 <xTimerCreateTimerTask>
 80088ec:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80088ee:	697b      	ldr	r3, [r7, #20]
 80088f0:	2b01      	cmp	r3, #1
 80088f2:	d11d      	bne.n	8008930 <vTaskStartScheduler+0x9c>
	__asm volatile
 80088f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80088f8:	b672      	cpsid	i
 80088fa:	f383 8811 	msr	BASEPRI, r3
 80088fe:	f3bf 8f6f 	isb	sy
 8008902:	f3bf 8f4f 	dsb	sy
 8008906:	b662      	cpsie	i
 8008908:	613b      	str	r3, [r7, #16]
}
 800890a:	bf00      	nop

		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800890c:	4b16      	ldr	r3, [pc, #88]	; (8008968 <vTaskStartScheduler+0xd4>)
 800890e:	681b      	ldr	r3, [r3, #0]
 8008910:	3354      	adds	r3, #84	; 0x54
 8008912:	4a16      	ldr	r2, [pc, #88]	; (800896c <vTaskStartScheduler+0xd8>)
 8008914:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8008916:	4b16      	ldr	r3, [pc, #88]	; (8008970 <vTaskStartScheduler+0xdc>)
 8008918:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800891c:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800891e:	4b15      	ldr	r3, [pc, #84]	; (8008974 <vTaskStartScheduler+0xe0>)
 8008920:	2201      	movs	r2, #1
 8008922:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8008924:	4b14      	ldr	r3, [pc, #80]	; (8008978 <vTaskStartScheduler+0xe4>)
 8008926:	2200      	movs	r2, #0
 8008928:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800892a:	f001 f8f1 	bl	8009b10 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800892e:	e010      	b.n	8008952 <vTaskStartScheduler+0xbe>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8008930:	697b      	ldr	r3, [r7, #20]
 8008932:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8008936:	d10c      	bne.n	8008952 <vTaskStartScheduler+0xbe>
	__asm volatile
 8008938:	f04f 0350 	mov.w	r3, #80	; 0x50
 800893c:	b672      	cpsid	i
 800893e:	f383 8811 	msr	BASEPRI, r3
 8008942:	f3bf 8f6f 	isb	sy
 8008946:	f3bf 8f4f 	dsb	sy
 800894a:	b662      	cpsie	i
 800894c:	60fb      	str	r3, [r7, #12]
}
 800894e:	bf00      	nop
 8008950:	e7fe      	b.n	8008950 <vTaskStartScheduler+0xbc>
}
 8008952:	bf00      	nop
 8008954:	3718      	adds	r7, #24
 8008956:	46bd      	mov	sp, r7
 8008958:	bd80      	pop	{r7, pc}
 800895a:	bf00      	nop
 800895c:	0800ba04 	.word	0x0800ba04
 8008960:	08008fc1 	.word	0x08008fc1
 8008964:	20000eac 	.word	0x20000eac
 8008968:	200009b4 	.word	0x200009b4
 800896c:	200001a8 	.word	0x200001a8
 8008970:	20000ea8 	.word	0x20000ea8
 8008974:	20000e94 	.word	0x20000e94
 8008978:	20000e8c 	.word	0x20000e8c

0800897c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800897c:	b480      	push	{r7}
 800897e:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8008980:	4b04      	ldr	r3, [pc, #16]	; (8008994 <vTaskSuspendAll+0x18>)
 8008982:	681b      	ldr	r3, [r3, #0]
 8008984:	3301      	adds	r3, #1
 8008986:	4a03      	ldr	r2, [pc, #12]	; (8008994 <vTaskSuspendAll+0x18>)
 8008988:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 800898a:	bf00      	nop
 800898c:	46bd      	mov	sp, r7
 800898e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008992:	4770      	bx	lr
 8008994:	20000eb0 	.word	0x20000eb0

08008998 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8008998:	b580      	push	{r7, lr}
 800899a:	b084      	sub	sp, #16
 800899c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800899e:	2300      	movs	r3, #0
 80089a0:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80089a2:	2300      	movs	r3, #0
 80089a4:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80089a6:	4b43      	ldr	r3, [pc, #268]	; (8008ab4 <xTaskResumeAll+0x11c>)
 80089a8:	681b      	ldr	r3, [r3, #0]
 80089aa:	2b00      	cmp	r3, #0
 80089ac:	d10c      	bne.n	80089c8 <xTaskResumeAll+0x30>
	__asm volatile
 80089ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 80089b2:	b672      	cpsid	i
 80089b4:	f383 8811 	msr	BASEPRI, r3
 80089b8:	f3bf 8f6f 	isb	sy
 80089bc:	f3bf 8f4f 	dsb	sy
 80089c0:	b662      	cpsie	i
 80089c2:	603b      	str	r3, [r7, #0]
}
 80089c4:	bf00      	nop
 80089c6:	e7fe      	b.n	80089c6 <xTaskResumeAll+0x2e>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80089c8:	f001 f920 	bl	8009c0c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80089cc:	4b39      	ldr	r3, [pc, #228]	; (8008ab4 <xTaskResumeAll+0x11c>)
 80089ce:	681b      	ldr	r3, [r3, #0]
 80089d0:	3b01      	subs	r3, #1
 80089d2:	4a38      	ldr	r2, [pc, #224]	; (8008ab4 <xTaskResumeAll+0x11c>)
 80089d4:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80089d6:	4b37      	ldr	r3, [pc, #220]	; (8008ab4 <xTaskResumeAll+0x11c>)
 80089d8:	681b      	ldr	r3, [r3, #0]
 80089da:	2b00      	cmp	r3, #0
 80089dc:	d162      	bne.n	8008aa4 <xTaskResumeAll+0x10c>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80089de:	4b36      	ldr	r3, [pc, #216]	; (8008ab8 <xTaskResumeAll+0x120>)
 80089e0:	681b      	ldr	r3, [r3, #0]
 80089e2:	2b00      	cmp	r3, #0
 80089e4:	d05e      	beq.n	8008aa4 <xTaskResumeAll+0x10c>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80089e6:	e02f      	b.n	8008a48 <xTaskResumeAll+0xb0>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80089e8:	4b34      	ldr	r3, [pc, #208]	; (8008abc <xTaskResumeAll+0x124>)
 80089ea:	68db      	ldr	r3, [r3, #12]
 80089ec:	68db      	ldr	r3, [r3, #12]
 80089ee:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80089f0:	68fb      	ldr	r3, [r7, #12]
 80089f2:	3318      	adds	r3, #24
 80089f4:	4618      	mov	r0, r3
 80089f6:	f7ff f823 	bl	8007a40 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80089fa:	68fb      	ldr	r3, [r7, #12]
 80089fc:	3304      	adds	r3, #4
 80089fe:	4618      	mov	r0, r3
 8008a00:	f7ff f81e 	bl	8007a40 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8008a04:	68fb      	ldr	r3, [r7, #12]
 8008a06:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008a08:	4b2d      	ldr	r3, [pc, #180]	; (8008ac0 <xTaskResumeAll+0x128>)
 8008a0a:	681b      	ldr	r3, [r3, #0]
 8008a0c:	429a      	cmp	r2, r3
 8008a0e:	d903      	bls.n	8008a18 <xTaskResumeAll+0x80>
 8008a10:	68fb      	ldr	r3, [r7, #12]
 8008a12:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008a14:	4a2a      	ldr	r2, [pc, #168]	; (8008ac0 <xTaskResumeAll+0x128>)
 8008a16:	6013      	str	r3, [r2, #0]
 8008a18:	68fb      	ldr	r3, [r7, #12]
 8008a1a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008a1c:	4613      	mov	r3, r2
 8008a1e:	009b      	lsls	r3, r3, #2
 8008a20:	4413      	add	r3, r2
 8008a22:	009b      	lsls	r3, r3, #2
 8008a24:	4a27      	ldr	r2, [pc, #156]	; (8008ac4 <xTaskResumeAll+0x12c>)
 8008a26:	441a      	add	r2, r3
 8008a28:	68fb      	ldr	r3, [r7, #12]
 8008a2a:	3304      	adds	r3, #4
 8008a2c:	4619      	mov	r1, r3
 8008a2e:	4610      	mov	r0, r2
 8008a30:	f7fe ffa9 	bl	8007986 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8008a34:	68fb      	ldr	r3, [r7, #12]
 8008a36:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008a38:	4b23      	ldr	r3, [pc, #140]	; (8008ac8 <xTaskResumeAll+0x130>)
 8008a3a:	681b      	ldr	r3, [r3, #0]
 8008a3c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008a3e:	429a      	cmp	r2, r3
 8008a40:	d302      	bcc.n	8008a48 <xTaskResumeAll+0xb0>
					{
						xYieldPending = pdTRUE;
 8008a42:	4b22      	ldr	r3, [pc, #136]	; (8008acc <xTaskResumeAll+0x134>)
 8008a44:	2201      	movs	r2, #1
 8008a46:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8008a48:	4b1c      	ldr	r3, [pc, #112]	; (8008abc <xTaskResumeAll+0x124>)
 8008a4a:	681b      	ldr	r3, [r3, #0]
 8008a4c:	2b00      	cmp	r3, #0
 8008a4e:	d1cb      	bne.n	80089e8 <xTaskResumeAll+0x50>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8008a50:	68fb      	ldr	r3, [r7, #12]
 8008a52:	2b00      	cmp	r3, #0
 8008a54:	d001      	beq.n	8008a5a <xTaskResumeAll+0xc2>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8008a56:	f000 fb6f 	bl	8009138 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8008a5a:	4b1d      	ldr	r3, [pc, #116]	; (8008ad0 <xTaskResumeAll+0x138>)
 8008a5c:	681b      	ldr	r3, [r3, #0]
 8008a5e:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8008a60:	687b      	ldr	r3, [r7, #4]
 8008a62:	2b00      	cmp	r3, #0
 8008a64:	d010      	beq.n	8008a88 <xTaskResumeAll+0xf0>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8008a66:	f000 f847 	bl	8008af8 <xTaskIncrementTick>
 8008a6a:	4603      	mov	r3, r0
 8008a6c:	2b00      	cmp	r3, #0
 8008a6e:	d002      	beq.n	8008a76 <xTaskResumeAll+0xde>
							{
								xYieldPending = pdTRUE;
 8008a70:	4b16      	ldr	r3, [pc, #88]	; (8008acc <xTaskResumeAll+0x134>)
 8008a72:	2201      	movs	r2, #1
 8008a74:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8008a76:	687b      	ldr	r3, [r7, #4]
 8008a78:	3b01      	subs	r3, #1
 8008a7a:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8008a7c:	687b      	ldr	r3, [r7, #4]
 8008a7e:	2b00      	cmp	r3, #0
 8008a80:	d1f1      	bne.n	8008a66 <xTaskResumeAll+0xce>

						uxPendedTicks = 0;
 8008a82:	4b13      	ldr	r3, [pc, #76]	; (8008ad0 <xTaskResumeAll+0x138>)
 8008a84:	2200      	movs	r2, #0
 8008a86:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8008a88:	4b10      	ldr	r3, [pc, #64]	; (8008acc <xTaskResumeAll+0x134>)
 8008a8a:	681b      	ldr	r3, [r3, #0]
 8008a8c:	2b00      	cmp	r3, #0
 8008a8e:	d009      	beq.n	8008aa4 <xTaskResumeAll+0x10c>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8008a90:	2301      	movs	r3, #1
 8008a92:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8008a94:	4b0f      	ldr	r3, [pc, #60]	; (8008ad4 <xTaskResumeAll+0x13c>)
 8008a96:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008a9a:	601a      	str	r2, [r3, #0]
 8008a9c:	f3bf 8f4f 	dsb	sy
 8008aa0:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8008aa4:	f001 f8e6 	bl	8009c74 <vPortExitCritical>

	return xAlreadyYielded;
 8008aa8:	68bb      	ldr	r3, [r7, #8]
}
 8008aaa:	4618      	mov	r0, r3
 8008aac:	3710      	adds	r7, #16
 8008aae:	46bd      	mov	sp, r7
 8008ab0:	bd80      	pop	{r7, pc}
 8008ab2:	bf00      	nop
 8008ab4:	20000eb0 	.word	0x20000eb0
 8008ab8:	20000e88 	.word	0x20000e88
 8008abc:	20000e48 	.word	0x20000e48
 8008ac0:	20000e90 	.word	0x20000e90
 8008ac4:	200009b8 	.word	0x200009b8
 8008ac8:	200009b4 	.word	0x200009b4
 8008acc:	20000e9c 	.word	0x20000e9c
 8008ad0:	20000e98 	.word	0x20000e98
 8008ad4:	e000ed04 	.word	0xe000ed04

08008ad8 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8008ad8:	b480      	push	{r7}
 8008ada:	b083      	sub	sp, #12
 8008adc:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8008ade:	4b05      	ldr	r3, [pc, #20]	; (8008af4 <xTaskGetTickCount+0x1c>)
 8008ae0:	681b      	ldr	r3, [r3, #0]
 8008ae2:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8008ae4:	687b      	ldr	r3, [r7, #4]
}
 8008ae6:	4618      	mov	r0, r3
 8008ae8:	370c      	adds	r7, #12
 8008aea:	46bd      	mov	sp, r7
 8008aec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008af0:	4770      	bx	lr
 8008af2:	bf00      	nop
 8008af4:	20000e8c 	.word	0x20000e8c

08008af8 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8008af8:	b580      	push	{r7, lr}
 8008afa:	b086      	sub	sp, #24
 8008afc:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8008afe:	2300      	movs	r3, #0
 8008b00:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008b02:	4b50      	ldr	r3, [pc, #320]	; (8008c44 <xTaskIncrementTick+0x14c>)
 8008b04:	681b      	ldr	r3, [r3, #0]
 8008b06:	2b00      	cmp	r3, #0
 8008b08:	f040 808b 	bne.w	8008c22 <xTaskIncrementTick+0x12a>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8008b0c:	4b4e      	ldr	r3, [pc, #312]	; (8008c48 <xTaskIncrementTick+0x150>)
 8008b0e:	681b      	ldr	r3, [r3, #0]
 8008b10:	3301      	adds	r3, #1
 8008b12:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8008b14:	4a4c      	ldr	r2, [pc, #304]	; (8008c48 <xTaskIncrementTick+0x150>)
 8008b16:	693b      	ldr	r3, [r7, #16]
 8008b18:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8008b1a:	693b      	ldr	r3, [r7, #16]
 8008b1c:	2b00      	cmp	r3, #0
 8008b1e:	d122      	bne.n	8008b66 <xTaskIncrementTick+0x6e>
		{
			taskSWITCH_DELAYED_LISTS();
 8008b20:	4b4a      	ldr	r3, [pc, #296]	; (8008c4c <xTaskIncrementTick+0x154>)
 8008b22:	681b      	ldr	r3, [r3, #0]
 8008b24:	681b      	ldr	r3, [r3, #0]
 8008b26:	2b00      	cmp	r3, #0
 8008b28:	d00c      	beq.n	8008b44 <xTaskIncrementTick+0x4c>
	__asm volatile
 8008b2a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008b2e:	b672      	cpsid	i
 8008b30:	f383 8811 	msr	BASEPRI, r3
 8008b34:	f3bf 8f6f 	isb	sy
 8008b38:	f3bf 8f4f 	dsb	sy
 8008b3c:	b662      	cpsie	i
 8008b3e:	603b      	str	r3, [r7, #0]
}
 8008b40:	bf00      	nop
 8008b42:	e7fe      	b.n	8008b42 <xTaskIncrementTick+0x4a>
 8008b44:	4b41      	ldr	r3, [pc, #260]	; (8008c4c <xTaskIncrementTick+0x154>)
 8008b46:	681b      	ldr	r3, [r3, #0]
 8008b48:	60fb      	str	r3, [r7, #12]
 8008b4a:	4b41      	ldr	r3, [pc, #260]	; (8008c50 <xTaskIncrementTick+0x158>)
 8008b4c:	681b      	ldr	r3, [r3, #0]
 8008b4e:	4a3f      	ldr	r2, [pc, #252]	; (8008c4c <xTaskIncrementTick+0x154>)
 8008b50:	6013      	str	r3, [r2, #0]
 8008b52:	4a3f      	ldr	r2, [pc, #252]	; (8008c50 <xTaskIncrementTick+0x158>)
 8008b54:	68fb      	ldr	r3, [r7, #12]
 8008b56:	6013      	str	r3, [r2, #0]
 8008b58:	4b3e      	ldr	r3, [pc, #248]	; (8008c54 <xTaskIncrementTick+0x15c>)
 8008b5a:	681b      	ldr	r3, [r3, #0]
 8008b5c:	3301      	adds	r3, #1
 8008b5e:	4a3d      	ldr	r2, [pc, #244]	; (8008c54 <xTaskIncrementTick+0x15c>)
 8008b60:	6013      	str	r3, [r2, #0]
 8008b62:	f000 fae9 	bl	8009138 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8008b66:	4b3c      	ldr	r3, [pc, #240]	; (8008c58 <xTaskIncrementTick+0x160>)
 8008b68:	681b      	ldr	r3, [r3, #0]
 8008b6a:	693a      	ldr	r2, [r7, #16]
 8008b6c:	429a      	cmp	r2, r3
 8008b6e:	d349      	bcc.n	8008c04 <xTaskIncrementTick+0x10c>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008b70:	4b36      	ldr	r3, [pc, #216]	; (8008c4c <xTaskIncrementTick+0x154>)
 8008b72:	681b      	ldr	r3, [r3, #0]
 8008b74:	681b      	ldr	r3, [r3, #0]
 8008b76:	2b00      	cmp	r3, #0
 8008b78:	d104      	bne.n	8008b84 <xTaskIncrementTick+0x8c>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008b7a:	4b37      	ldr	r3, [pc, #220]	; (8008c58 <xTaskIncrementTick+0x160>)
 8008b7c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8008b80:	601a      	str	r2, [r3, #0]
					break;
 8008b82:	e03f      	b.n	8008c04 <xTaskIncrementTick+0x10c>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008b84:	4b31      	ldr	r3, [pc, #196]	; (8008c4c <xTaskIncrementTick+0x154>)
 8008b86:	681b      	ldr	r3, [r3, #0]
 8008b88:	68db      	ldr	r3, [r3, #12]
 8008b8a:	68db      	ldr	r3, [r3, #12]
 8008b8c:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8008b8e:	68bb      	ldr	r3, [r7, #8]
 8008b90:	685b      	ldr	r3, [r3, #4]
 8008b92:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8008b94:	693a      	ldr	r2, [r7, #16]
 8008b96:	687b      	ldr	r3, [r7, #4]
 8008b98:	429a      	cmp	r2, r3
 8008b9a:	d203      	bcs.n	8008ba4 <xTaskIncrementTick+0xac>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8008b9c:	4a2e      	ldr	r2, [pc, #184]	; (8008c58 <xTaskIncrementTick+0x160>)
 8008b9e:	687b      	ldr	r3, [r7, #4]
 8008ba0:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8008ba2:	e02f      	b.n	8008c04 <xTaskIncrementTick+0x10c>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008ba4:	68bb      	ldr	r3, [r7, #8]
 8008ba6:	3304      	adds	r3, #4
 8008ba8:	4618      	mov	r0, r3
 8008baa:	f7fe ff49 	bl	8007a40 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8008bae:	68bb      	ldr	r3, [r7, #8]
 8008bb0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008bb2:	2b00      	cmp	r3, #0
 8008bb4:	d004      	beq.n	8008bc0 <xTaskIncrementTick+0xc8>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8008bb6:	68bb      	ldr	r3, [r7, #8]
 8008bb8:	3318      	adds	r3, #24
 8008bba:	4618      	mov	r0, r3
 8008bbc:	f7fe ff40 	bl	8007a40 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8008bc0:	68bb      	ldr	r3, [r7, #8]
 8008bc2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008bc4:	4b25      	ldr	r3, [pc, #148]	; (8008c5c <xTaskIncrementTick+0x164>)
 8008bc6:	681b      	ldr	r3, [r3, #0]
 8008bc8:	429a      	cmp	r2, r3
 8008bca:	d903      	bls.n	8008bd4 <xTaskIncrementTick+0xdc>
 8008bcc:	68bb      	ldr	r3, [r7, #8]
 8008bce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008bd0:	4a22      	ldr	r2, [pc, #136]	; (8008c5c <xTaskIncrementTick+0x164>)
 8008bd2:	6013      	str	r3, [r2, #0]
 8008bd4:	68bb      	ldr	r3, [r7, #8]
 8008bd6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008bd8:	4613      	mov	r3, r2
 8008bda:	009b      	lsls	r3, r3, #2
 8008bdc:	4413      	add	r3, r2
 8008bde:	009b      	lsls	r3, r3, #2
 8008be0:	4a1f      	ldr	r2, [pc, #124]	; (8008c60 <xTaskIncrementTick+0x168>)
 8008be2:	441a      	add	r2, r3
 8008be4:	68bb      	ldr	r3, [r7, #8]
 8008be6:	3304      	adds	r3, #4
 8008be8:	4619      	mov	r1, r3
 8008bea:	4610      	mov	r0, r2
 8008bec:	f7fe fecb 	bl	8007986 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8008bf0:	68bb      	ldr	r3, [r7, #8]
 8008bf2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008bf4:	4b1b      	ldr	r3, [pc, #108]	; (8008c64 <xTaskIncrementTick+0x16c>)
 8008bf6:	681b      	ldr	r3, [r3, #0]
 8008bf8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008bfa:	429a      	cmp	r2, r3
 8008bfc:	d3b8      	bcc.n	8008b70 <xTaskIncrementTick+0x78>
						{
							xSwitchRequired = pdTRUE;
 8008bfe:	2301      	movs	r3, #1
 8008c00:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008c02:	e7b5      	b.n	8008b70 <xTaskIncrementTick+0x78>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8008c04:	4b17      	ldr	r3, [pc, #92]	; (8008c64 <xTaskIncrementTick+0x16c>)
 8008c06:	681b      	ldr	r3, [r3, #0]
 8008c08:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008c0a:	4915      	ldr	r1, [pc, #84]	; (8008c60 <xTaskIncrementTick+0x168>)
 8008c0c:	4613      	mov	r3, r2
 8008c0e:	009b      	lsls	r3, r3, #2
 8008c10:	4413      	add	r3, r2
 8008c12:	009b      	lsls	r3, r3, #2
 8008c14:	440b      	add	r3, r1
 8008c16:	681b      	ldr	r3, [r3, #0]
 8008c18:	2b01      	cmp	r3, #1
 8008c1a:	d907      	bls.n	8008c2c <xTaskIncrementTick+0x134>
			{
				xSwitchRequired = pdTRUE;
 8008c1c:	2301      	movs	r3, #1
 8008c1e:	617b      	str	r3, [r7, #20]
 8008c20:	e004      	b.n	8008c2c <xTaskIncrementTick+0x134>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8008c22:	4b11      	ldr	r3, [pc, #68]	; (8008c68 <xTaskIncrementTick+0x170>)
 8008c24:	681b      	ldr	r3, [r3, #0]
 8008c26:	3301      	adds	r3, #1
 8008c28:	4a0f      	ldr	r2, [pc, #60]	; (8008c68 <xTaskIncrementTick+0x170>)
 8008c2a:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8008c2c:	4b0f      	ldr	r3, [pc, #60]	; (8008c6c <xTaskIncrementTick+0x174>)
 8008c2e:	681b      	ldr	r3, [r3, #0]
 8008c30:	2b00      	cmp	r3, #0
 8008c32:	d001      	beq.n	8008c38 <xTaskIncrementTick+0x140>
		{
			xSwitchRequired = pdTRUE;
 8008c34:	2301      	movs	r3, #1
 8008c36:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8008c38:	697b      	ldr	r3, [r7, #20]
}
 8008c3a:	4618      	mov	r0, r3
 8008c3c:	3718      	adds	r7, #24
 8008c3e:	46bd      	mov	sp, r7
 8008c40:	bd80      	pop	{r7, pc}
 8008c42:	bf00      	nop
 8008c44:	20000eb0 	.word	0x20000eb0
 8008c48:	20000e8c 	.word	0x20000e8c
 8008c4c:	20000e40 	.word	0x20000e40
 8008c50:	20000e44 	.word	0x20000e44
 8008c54:	20000ea0 	.word	0x20000ea0
 8008c58:	20000ea8 	.word	0x20000ea8
 8008c5c:	20000e90 	.word	0x20000e90
 8008c60:	200009b8 	.word	0x200009b8
 8008c64:	200009b4 	.word	0x200009b4
 8008c68:	20000e98 	.word	0x20000e98
 8008c6c:	20000e9c 	.word	0x20000e9c

08008c70 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8008c70:	b480      	push	{r7}
 8008c72:	b085      	sub	sp, #20
 8008c74:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8008c76:	4b2b      	ldr	r3, [pc, #172]	; (8008d24 <vTaskSwitchContext+0xb4>)
 8008c78:	681b      	ldr	r3, [r3, #0]
 8008c7a:	2b00      	cmp	r3, #0
 8008c7c:	d003      	beq.n	8008c86 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8008c7e:	4b2a      	ldr	r3, [pc, #168]	; (8008d28 <vTaskSwitchContext+0xb8>)
 8008c80:	2201      	movs	r2, #1
 8008c82:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8008c84:	e048      	b.n	8008d18 <vTaskSwitchContext+0xa8>
		xYieldPending = pdFALSE;
 8008c86:	4b28      	ldr	r3, [pc, #160]	; (8008d28 <vTaskSwitchContext+0xb8>)
 8008c88:	2200      	movs	r2, #0
 8008c8a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008c8c:	4b27      	ldr	r3, [pc, #156]	; (8008d2c <vTaskSwitchContext+0xbc>)
 8008c8e:	681b      	ldr	r3, [r3, #0]
 8008c90:	60fb      	str	r3, [r7, #12]
 8008c92:	e012      	b.n	8008cba <vTaskSwitchContext+0x4a>
 8008c94:	68fb      	ldr	r3, [r7, #12]
 8008c96:	2b00      	cmp	r3, #0
 8008c98:	d10c      	bne.n	8008cb4 <vTaskSwitchContext+0x44>
	__asm volatile
 8008c9a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008c9e:	b672      	cpsid	i
 8008ca0:	f383 8811 	msr	BASEPRI, r3
 8008ca4:	f3bf 8f6f 	isb	sy
 8008ca8:	f3bf 8f4f 	dsb	sy
 8008cac:	b662      	cpsie	i
 8008cae:	607b      	str	r3, [r7, #4]
}
 8008cb0:	bf00      	nop
 8008cb2:	e7fe      	b.n	8008cb2 <vTaskSwitchContext+0x42>
 8008cb4:	68fb      	ldr	r3, [r7, #12]
 8008cb6:	3b01      	subs	r3, #1
 8008cb8:	60fb      	str	r3, [r7, #12]
 8008cba:	491d      	ldr	r1, [pc, #116]	; (8008d30 <vTaskSwitchContext+0xc0>)
 8008cbc:	68fa      	ldr	r2, [r7, #12]
 8008cbe:	4613      	mov	r3, r2
 8008cc0:	009b      	lsls	r3, r3, #2
 8008cc2:	4413      	add	r3, r2
 8008cc4:	009b      	lsls	r3, r3, #2
 8008cc6:	440b      	add	r3, r1
 8008cc8:	681b      	ldr	r3, [r3, #0]
 8008cca:	2b00      	cmp	r3, #0
 8008ccc:	d0e2      	beq.n	8008c94 <vTaskSwitchContext+0x24>
 8008cce:	68fa      	ldr	r2, [r7, #12]
 8008cd0:	4613      	mov	r3, r2
 8008cd2:	009b      	lsls	r3, r3, #2
 8008cd4:	4413      	add	r3, r2
 8008cd6:	009b      	lsls	r3, r3, #2
 8008cd8:	4a15      	ldr	r2, [pc, #84]	; (8008d30 <vTaskSwitchContext+0xc0>)
 8008cda:	4413      	add	r3, r2
 8008cdc:	60bb      	str	r3, [r7, #8]
 8008cde:	68bb      	ldr	r3, [r7, #8]
 8008ce0:	685b      	ldr	r3, [r3, #4]
 8008ce2:	685a      	ldr	r2, [r3, #4]
 8008ce4:	68bb      	ldr	r3, [r7, #8]
 8008ce6:	605a      	str	r2, [r3, #4]
 8008ce8:	68bb      	ldr	r3, [r7, #8]
 8008cea:	685a      	ldr	r2, [r3, #4]
 8008cec:	68bb      	ldr	r3, [r7, #8]
 8008cee:	3308      	adds	r3, #8
 8008cf0:	429a      	cmp	r2, r3
 8008cf2:	d104      	bne.n	8008cfe <vTaskSwitchContext+0x8e>
 8008cf4:	68bb      	ldr	r3, [r7, #8]
 8008cf6:	685b      	ldr	r3, [r3, #4]
 8008cf8:	685a      	ldr	r2, [r3, #4]
 8008cfa:	68bb      	ldr	r3, [r7, #8]
 8008cfc:	605a      	str	r2, [r3, #4]
 8008cfe:	68bb      	ldr	r3, [r7, #8]
 8008d00:	685b      	ldr	r3, [r3, #4]
 8008d02:	68db      	ldr	r3, [r3, #12]
 8008d04:	4a0b      	ldr	r2, [pc, #44]	; (8008d34 <vTaskSwitchContext+0xc4>)
 8008d06:	6013      	str	r3, [r2, #0]
 8008d08:	4a08      	ldr	r2, [pc, #32]	; (8008d2c <vTaskSwitchContext+0xbc>)
 8008d0a:	68fb      	ldr	r3, [r7, #12]
 8008d0c:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8008d0e:	4b09      	ldr	r3, [pc, #36]	; (8008d34 <vTaskSwitchContext+0xc4>)
 8008d10:	681b      	ldr	r3, [r3, #0]
 8008d12:	3354      	adds	r3, #84	; 0x54
 8008d14:	4a08      	ldr	r2, [pc, #32]	; (8008d38 <vTaskSwitchContext+0xc8>)
 8008d16:	6013      	str	r3, [r2, #0]
}
 8008d18:	bf00      	nop
 8008d1a:	3714      	adds	r7, #20
 8008d1c:	46bd      	mov	sp, r7
 8008d1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d22:	4770      	bx	lr
 8008d24:	20000eb0 	.word	0x20000eb0
 8008d28:	20000e9c 	.word	0x20000e9c
 8008d2c:	20000e90 	.word	0x20000e90
 8008d30:	200009b8 	.word	0x200009b8
 8008d34:	200009b4 	.word	0x200009b4
 8008d38:	200001a8 	.word	0x200001a8

08008d3c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8008d3c:	b580      	push	{r7, lr}
 8008d3e:	b084      	sub	sp, #16
 8008d40:	af00      	add	r7, sp, #0
 8008d42:	6078      	str	r0, [r7, #4]
 8008d44:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8008d46:	687b      	ldr	r3, [r7, #4]
 8008d48:	2b00      	cmp	r3, #0
 8008d4a:	d10c      	bne.n	8008d66 <vTaskPlaceOnEventList+0x2a>
	__asm volatile
 8008d4c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008d50:	b672      	cpsid	i
 8008d52:	f383 8811 	msr	BASEPRI, r3
 8008d56:	f3bf 8f6f 	isb	sy
 8008d5a:	f3bf 8f4f 	dsb	sy
 8008d5e:	b662      	cpsie	i
 8008d60:	60fb      	str	r3, [r7, #12]
}
 8008d62:	bf00      	nop
 8008d64:	e7fe      	b.n	8008d64 <vTaskPlaceOnEventList+0x28>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8008d66:	4b07      	ldr	r3, [pc, #28]	; (8008d84 <vTaskPlaceOnEventList+0x48>)
 8008d68:	681b      	ldr	r3, [r3, #0]
 8008d6a:	3318      	adds	r3, #24
 8008d6c:	4619      	mov	r1, r3
 8008d6e:	6878      	ldr	r0, [r7, #4]
 8008d70:	f7fe fe2d 	bl	80079ce <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8008d74:	2101      	movs	r1, #1
 8008d76:	6838      	ldr	r0, [r7, #0]
 8008d78:	f000 fa8e 	bl	8009298 <prvAddCurrentTaskToDelayedList>
}
 8008d7c:	bf00      	nop
 8008d7e:	3710      	adds	r7, #16
 8008d80:	46bd      	mov	sp, r7
 8008d82:	bd80      	pop	{r7, pc}
 8008d84:	200009b4 	.word	0x200009b4

08008d88 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8008d88:	b580      	push	{r7, lr}
 8008d8a:	b086      	sub	sp, #24
 8008d8c:	af00      	add	r7, sp, #0
 8008d8e:	60f8      	str	r0, [r7, #12]
 8008d90:	60b9      	str	r1, [r7, #8]
 8008d92:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8008d94:	68fb      	ldr	r3, [r7, #12]
 8008d96:	2b00      	cmp	r3, #0
 8008d98:	d10c      	bne.n	8008db4 <vTaskPlaceOnEventListRestricted+0x2c>
	__asm volatile
 8008d9a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008d9e:	b672      	cpsid	i
 8008da0:	f383 8811 	msr	BASEPRI, r3
 8008da4:	f3bf 8f6f 	isb	sy
 8008da8:	f3bf 8f4f 	dsb	sy
 8008dac:	b662      	cpsie	i
 8008dae:	617b      	str	r3, [r7, #20]
}
 8008db0:	bf00      	nop
 8008db2:	e7fe      	b.n	8008db2 <vTaskPlaceOnEventListRestricted+0x2a>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8008db4:	4b0a      	ldr	r3, [pc, #40]	; (8008de0 <vTaskPlaceOnEventListRestricted+0x58>)
 8008db6:	681b      	ldr	r3, [r3, #0]
 8008db8:	3318      	adds	r3, #24
 8008dba:	4619      	mov	r1, r3
 8008dbc:	68f8      	ldr	r0, [r7, #12]
 8008dbe:	f7fe fde2 	bl	8007986 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8008dc2:	687b      	ldr	r3, [r7, #4]
 8008dc4:	2b00      	cmp	r3, #0
 8008dc6:	d002      	beq.n	8008dce <vTaskPlaceOnEventListRestricted+0x46>
		{
			xTicksToWait = portMAX_DELAY;
 8008dc8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8008dcc:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8008dce:	6879      	ldr	r1, [r7, #4]
 8008dd0:	68b8      	ldr	r0, [r7, #8]
 8008dd2:	f000 fa61 	bl	8009298 <prvAddCurrentTaskToDelayedList>
	}
 8008dd6:	bf00      	nop
 8008dd8:	3718      	adds	r7, #24
 8008dda:	46bd      	mov	sp, r7
 8008ddc:	bd80      	pop	{r7, pc}
 8008dde:	bf00      	nop
 8008de0:	200009b4 	.word	0x200009b4

08008de4 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8008de4:	b580      	push	{r7, lr}
 8008de6:	b086      	sub	sp, #24
 8008de8:	af00      	add	r7, sp, #0
 8008dea:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008dec:	687b      	ldr	r3, [r7, #4]
 8008dee:	68db      	ldr	r3, [r3, #12]
 8008df0:	68db      	ldr	r3, [r3, #12]
 8008df2:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8008df4:	693b      	ldr	r3, [r7, #16]
 8008df6:	2b00      	cmp	r3, #0
 8008df8:	d10c      	bne.n	8008e14 <xTaskRemoveFromEventList+0x30>
	__asm volatile
 8008dfa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008dfe:	b672      	cpsid	i
 8008e00:	f383 8811 	msr	BASEPRI, r3
 8008e04:	f3bf 8f6f 	isb	sy
 8008e08:	f3bf 8f4f 	dsb	sy
 8008e0c:	b662      	cpsie	i
 8008e0e:	60fb      	str	r3, [r7, #12]
}
 8008e10:	bf00      	nop
 8008e12:	e7fe      	b.n	8008e12 <xTaskRemoveFromEventList+0x2e>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8008e14:	693b      	ldr	r3, [r7, #16]
 8008e16:	3318      	adds	r3, #24
 8008e18:	4618      	mov	r0, r3
 8008e1a:	f7fe fe11 	bl	8007a40 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008e1e:	4b1e      	ldr	r3, [pc, #120]	; (8008e98 <xTaskRemoveFromEventList+0xb4>)
 8008e20:	681b      	ldr	r3, [r3, #0]
 8008e22:	2b00      	cmp	r3, #0
 8008e24:	d11d      	bne.n	8008e62 <xTaskRemoveFromEventList+0x7e>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8008e26:	693b      	ldr	r3, [r7, #16]
 8008e28:	3304      	adds	r3, #4
 8008e2a:	4618      	mov	r0, r3
 8008e2c:	f7fe fe08 	bl	8007a40 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8008e30:	693b      	ldr	r3, [r7, #16]
 8008e32:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008e34:	4b19      	ldr	r3, [pc, #100]	; (8008e9c <xTaskRemoveFromEventList+0xb8>)
 8008e36:	681b      	ldr	r3, [r3, #0]
 8008e38:	429a      	cmp	r2, r3
 8008e3a:	d903      	bls.n	8008e44 <xTaskRemoveFromEventList+0x60>
 8008e3c:	693b      	ldr	r3, [r7, #16]
 8008e3e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008e40:	4a16      	ldr	r2, [pc, #88]	; (8008e9c <xTaskRemoveFromEventList+0xb8>)
 8008e42:	6013      	str	r3, [r2, #0]
 8008e44:	693b      	ldr	r3, [r7, #16]
 8008e46:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008e48:	4613      	mov	r3, r2
 8008e4a:	009b      	lsls	r3, r3, #2
 8008e4c:	4413      	add	r3, r2
 8008e4e:	009b      	lsls	r3, r3, #2
 8008e50:	4a13      	ldr	r2, [pc, #76]	; (8008ea0 <xTaskRemoveFromEventList+0xbc>)
 8008e52:	441a      	add	r2, r3
 8008e54:	693b      	ldr	r3, [r7, #16]
 8008e56:	3304      	adds	r3, #4
 8008e58:	4619      	mov	r1, r3
 8008e5a:	4610      	mov	r0, r2
 8008e5c:	f7fe fd93 	bl	8007986 <vListInsertEnd>
 8008e60:	e005      	b.n	8008e6e <xTaskRemoveFromEventList+0x8a>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8008e62:	693b      	ldr	r3, [r7, #16]
 8008e64:	3318      	adds	r3, #24
 8008e66:	4619      	mov	r1, r3
 8008e68:	480e      	ldr	r0, [pc, #56]	; (8008ea4 <xTaskRemoveFromEventList+0xc0>)
 8008e6a:	f7fe fd8c 	bl	8007986 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8008e6e:	693b      	ldr	r3, [r7, #16]
 8008e70:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008e72:	4b0d      	ldr	r3, [pc, #52]	; (8008ea8 <xTaskRemoveFromEventList+0xc4>)
 8008e74:	681b      	ldr	r3, [r3, #0]
 8008e76:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008e78:	429a      	cmp	r2, r3
 8008e7a:	d905      	bls.n	8008e88 <xTaskRemoveFromEventList+0xa4>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8008e7c:	2301      	movs	r3, #1
 8008e7e:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8008e80:	4b0a      	ldr	r3, [pc, #40]	; (8008eac <xTaskRemoveFromEventList+0xc8>)
 8008e82:	2201      	movs	r2, #1
 8008e84:	601a      	str	r2, [r3, #0]
 8008e86:	e001      	b.n	8008e8c <xTaskRemoveFromEventList+0xa8>
	}
	else
	{
		xReturn = pdFALSE;
 8008e88:	2300      	movs	r3, #0
 8008e8a:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8008e8c:	697b      	ldr	r3, [r7, #20]
}
 8008e8e:	4618      	mov	r0, r3
 8008e90:	3718      	adds	r7, #24
 8008e92:	46bd      	mov	sp, r7
 8008e94:	bd80      	pop	{r7, pc}
 8008e96:	bf00      	nop
 8008e98:	20000eb0 	.word	0x20000eb0
 8008e9c:	20000e90 	.word	0x20000e90
 8008ea0:	200009b8 	.word	0x200009b8
 8008ea4:	20000e48 	.word	0x20000e48
 8008ea8:	200009b4 	.word	0x200009b4
 8008eac:	20000e9c 	.word	0x20000e9c

08008eb0 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8008eb0:	b480      	push	{r7}
 8008eb2:	b083      	sub	sp, #12
 8008eb4:	af00      	add	r7, sp, #0
 8008eb6:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8008eb8:	4b06      	ldr	r3, [pc, #24]	; (8008ed4 <vTaskInternalSetTimeOutState+0x24>)
 8008eba:	681a      	ldr	r2, [r3, #0]
 8008ebc:	687b      	ldr	r3, [r7, #4]
 8008ebe:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8008ec0:	4b05      	ldr	r3, [pc, #20]	; (8008ed8 <vTaskInternalSetTimeOutState+0x28>)
 8008ec2:	681a      	ldr	r2, [r3, #0]
 8008ec4:	687b      	ldr	r3, [r7, #4]
 8008ec6:	605a      	str	r2, [r3, #4]
}
 8008ec8:	bf00      	nop
 8008eca:	370c      	adds	r7, #12
 8008ecc:	46bd      	mov	sp, r7
 8008ece:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ed2:	4770      	bx	lr
 8008ed4:	20000ea0 	.word	0x20000ea0
 8008ed8:	20000e8c 	.word	0x20000e8c

08008edc <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8008edc:	b580      	push	{r7, lr}
 8008ede:	b088      	sub	sp, #32
 8008ee0:	af00      	add	r7, sp, #0
 8008ee2:	6078      	str	r0, [r7, #4]
 8008ee4:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8008ee6:	687b      	ldr	r3, [r7, #4]
 8008ee8:	2b00      	cmp	r3, #0
 8008eea:	d10c      	bne.n	8008f06 <xTaskCheckForTimeOut+0x2a>
	__asm volatile
 8008eec:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008ef0:	b672      	cpsid	i
 8008ef2:	f383 8811 	msr	BASEPRI, r3
 8008ef6:	f3bf 8f6f 	isb	sy
 8008efa:	f3bf 8f4f 	dsb	sy
 8008efe:	b662      	cpsie	i
 8008f00:	613b      	str	r3, [r7, #16]
}
 8008f02:	bf00      	nop
 8008f04:	e7fe      	b.n	8008f04 <xTaskCheckForTimeOut+0x28>
	configASSERT( pxTicksToWait );
 8008f06:	683b      	ldr	r3, [r7, #0]
 8008f08:	2b00      	cmp	r3, #0
 8008f0a:	d10c      	bne.n	8008f26 <xTaskCheckForTimeOut+0x4a>
	__asm volatile
 8008f0c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008f10:	b672      	cpsid	i
 8008f12:	f383 8811 	msr	BASEPRI, r3
 8008f16:	f3bf 8f6f 	isb	sy
 8008f1a:	f3bf 8f4f 	dsb	sy
 8008f1e:	b662      	cpsie	i
 8008f20:	60fb      	str	r3, [r7, #12]
}
 8008f22:	bf00      	nop
 8008f24:	e7fe      	b.n	8008f24 <xTaskCheckForTimeOut+0x48>

	taskENTER_CRITICAL();
 8008f26:	f000 fe71 	bl	8009c0c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8008f2a:	4b1d      	ldr	r3, [pc, #116]	; (8008fa0 <xTaskCheckForTimeOut+0xc4>)
 8008f2c:	681b      	ldr	r3, [r3, #0]
 8008f2e:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8008f30:	687b      	ldr	r3, [r7, #4]
 8008f32:	685b      	ldr	r3, [r3, #4]
 8008f34:	69ba      	ldr	r2, [r7, #24]
 8008f36:	1ad3      	subs	r3, r2, r3
 8008f38:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8008f3a:	683b      	ldr	r3, [r7, #0]
 8008f3c:	681b      	ldr	r3, [r3, #0]
 8008f3e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8008f42:	d102      	bne.n	8008f4a <xTaskCheckForTimeOut+0x6e>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8008f44:	2300      	movs	r3, #0
 8008f46:	61fb      	str	r3, [r7, #28]
 8008f48:	e023      	b.n	8008f92 <xTaskCheckForTimeOut+0xb6>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8008f4a:	687b      	ldr	r3, [r7, #4]
 8008f4c:	681a      	ldr	r2, [r3, #0]
 8008f4e:	4b15      	ldr	r3, [pc, #84]	; (8008fa4 <xTaskCheckForTimeOut+0xc8>)
 8008f50:	681b      	ldr	r3, [r3, #0]
 8008f52:	429a      	cmp	r2, r3
 8008f54:	d007      	beq.n	8008f66 <xTaskCheckForTimeOut+0x8a>
 8008f56:	687b      	ldr	r3, [r7, #4]
 8008f58:	685b      	ldr	r3, [r3, #4]
 8008f5a:	69ba      	ldr	r2, [r7, #24]
 8008f5c:	429a      	cmp	r2, r3
 8008f5e:	d302      	bcc.n	8008f66 <xTaskCheckForTimeOut+0x8a>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8008f60:	2301      	movs	r3, #1
 8008f62:	61fb      	str	r3, [r7, #28]
 8008f64:	e015      	b.n	8008f92 <xTaskCheckForTimeOut+0xb6>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8008f66:	683b      	ldr	r3, [r7, #0]
 8008f68:	681b      	ldr	r3, [r3, #0]
 8008f6a:	697a      	ldr	r2, [r7, #20]
 8008f6c:	429a      	cmp	r2, r3
 8008f6e:	d20b      	bcs.n	8008f88 <xTaskCheckForTimeOut+0xac>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8008f70:	683b      	ldr	r3, [r7, #0]
 8008f72:	681a      	ldr	r2, [r3, #0]
 8008f74:	697b      	ldr	r3, [r7, #20]
 8008f76:	1ad2      	subs	r2, r2, r3
 8008f78:	683b      	ldr	r3, [r7, #0]
 8008f7a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8008f7c:	6878      	ldr	r0, [r7, #4]
 8008f7e:	f7ff ff97 	bl	8008eb0 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8008f82:	2300      	movs	r3, #0
 8008f84:	61fb      	str	r3, [r7, #28]
 8008f86:	e004      	b.n	8008f92 <xTaskCheckForTimeOut+0xb6>
		}
		else
		{
			*pxTicksToWait = 0;
 8008f88:	683b      	ldr	r3, [r7, #0]
 8008f8a:	2200      	movs	r2, #0
 8008f8c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8008f8e:	2301      	movs	r3, #1
 8008f90:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8008f92:	f000 fe6f 	bl	8009c74 <vPortExitCritical>

	return xReturn;
 8008f96:	69fb      	ldr	r3, [r7, #28]
}
 8008f98:	4618      	mov	r0, r3
 8008f9a:	3720      	adds	r7, #32
 8008f9c:	46bd      	mov	sp, r7
 8008f9e:	bd80      	pop	{r7, pc}
 8008fa0:	20000e8c 	.word	0x20000e8c
 8008fa4:	20000ea0 	.word	0x20000ea0

08008fa8 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8008fa8:	b480      	push	{r7}
 8008faa:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8008fac:	4b03      	ldr	r3, [pc, #12]	; (8008fbc <vTaskMissedYield+0x14>)
 8008fae:	2201      	movs	r2, #1
 8008fb0:	601a      	str	r2, [r3, #0]
}
 8008fb2:	bf00      	nop
 8008fb4:	46bd      	mov	sp, r7
 8008fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fba:	4770      	bx	lr
 8008fbc:	20000e9c 	.word	0x20000e9c

08008fc0 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8008fc0:	b580      	push	{r7, lr}
 8008fc2:	b082      	sub	sp, #8
 8008fc4:	af00      	add	r7, sp, #0
 8008fc6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8008fc8:	f000 f852 	bl	8009070 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8008fcc:	4b06      	ldr	r3, [pc, #24]	; (8008fe8 <prvIdleTask+0x28>)
 8008fce:	681b      	ldr	r3, [r3, #0]
 8008fd0:	2b01      	cmp	r3, #1
 8008fd2:	d9f9      	bls.n	8008fc8 <prvIdleTask+0x8>
			{
				taskYIELD();
 8008fd4:	4b05      	ldr	r3, [pc, #20]	; (8008fec <prvIdleTask+0x2c>)
 8008fd6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008fda:	601a      	str	r2, [r3, #0]
 8008fdc:	f3bf 8f4f 	dsb	sy
 8008fe0:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8008fe4:	e7f0      	b.n	8008fc8 <prvIdleTask+0x8>
 8008fe6:	bf00      	nop
 8008fe8:	200009b8 	.word	0x200009b8
 8008fec:	e000ed04 	.word	0xe000ed04

08008ff0 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8008ff0:	b580      	push	{r7, lr}
 8008ff2:	b082      	sub	sp, #8
 8008ff4:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8008ff6:	2300      	movs	r3, #0
 8008ff8:	607b      	str	r3, [r7, #4]
 8008ffa:	e00c      	b.n	8009016 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8008ffc:	687a      	ldr	r2, [r7, #4]
 8008ffe:	4613      	mov	r3, r2
 8009000:	009b      	lsls	r3, r3, #2
 8009002:	4413      	add	r3, r2
 8009004:	009b      	lsls	r3, r3, #2
 8009006:	4a12      	ldr	r2, [pc, #72]	; (8009050 <prvInitialiseTaskLists+0x60>)
 8009008:	4413      	add	r3, r2
 800900a:	4618      	mov	r0, r3
 800900c:	f7fe fc8e 	bl	800792c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8009010:	687b      	ldr	r3, [r7, #4]
 8009012:	3301      	adds	r3, #1
 8009014:	607b      	str	r3, [r7, #4]
 8009016:	687b      	ldr	r3, [r7, #4]
 8009018:	2b37      	cmp	r3, #55	; 0x37
 800901a:	d9ef      	bls.n	8008ffc <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800901c:	480d      	ldr	r0, [pc, #52]	; (8009054 <prvInitialiseTaskLists+0x64>)
 800901e:	f7fe fc85 	bl	800792c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8009022:	480d      	ldr	r0, [pc, #52]	; (8009058 <prvInitialiseTaskLists+0x68>)
 8009024:	f7fe fc82 	bl	800792c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8009028:	480c      	ldr	r0, [pc, #48]	; (800905c <prvInitialiseTaskLists+0x6c>)
 800902a:	f7fe fc7f 	bl	800792c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800902e:	480c      	ldr	r0, [pc, #48]	; (8009060 <prvInitialiseTaskLists+0x70>)
 8009030:	f7fe fc7c 	bl	800792c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8009034:	480b      	ldr	r0, [pc, #44]	; (8009064 <prvInitialiseTaskLists+0x74>)
 8009036:	f7fe fc79 	bl	800792c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800903a:	4b0b      	ldr	r3, [pc, #44]	; (8009068 <prvInitialiseTaskLists+0x78>)
 800903c:	4a05      	ldr	r2, [pc, #20]	; (8009054 <prvInitialiseTaskLists+0x64>)
 800903e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8009040:	4b0a      	ldr	r3, [pc, #40]	; (800906c <prvInitialiseTaskLists+0x7c>)
 8009042:	4a05      	ldr	r2, [pc, #20]	; (8009058 <prvInitialiseTaskLists+0x68>)
 8009044:	601a      	str	r2, [r3, #0]
}
 8009046:	bf00      	nop
 8009048:	3708      	adds	r7, #8
 800904a:	46bd      	mov	sp, r7
 800904c:	bd80      	pop	{r7, pc}
 800904e:	bf00      	nop
 8009050:	200009b8 	.word	0x200009b8
 8009054:	20000e18 	.word	0x20000e18
 8009058:	20000e2c 	.word	0x20000e2c
 800905c:	20000e48 	.word	0x20000e48
 8009060:	20000e5c 	.word	0x20000e5c
 8009064:	20000e74 	.word	0x20000e74
 8009068:	20000e40 	.word	0x20000e40
 800906c:	20000e44 	.word	0x20000e44

08009070 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8009070:	b580      	push	{r7, lr}
 8009072:	b082      	sub	sp, #8
 8009074:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8009076:	e019      	b.n	80090ac <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8009078:	f000 fdc8 	bl	8009c0c <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800907c:	4b10      	ldr	r3, [pc, #64]	; (80090c0 <prvCheckTasksWaitingTermination+0x50>)
 800907e:	68db      	ldr	r3, [r3, #12]
 8009080:	68db      	ldr	r3, [r3, #12]
 8009082:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009084:	687b      	ldr	r3, [r7, #4]
 8009086:	3304      	adds	r3, #4
 8009088:	4618      	mov	r0, r3
 800908a:	f7fe fcd9 	bl	8007a40 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800908e:	4b0d      	ldr	r3, [pc, #52]	; (80090c4 <prvCheckTasksWaitingTermination+0x54>)
 8009090:	681b      	ldr	r3, [r3, #0]
 8009092:	3b01      	subs	r3, #1
 8009094:	4a0b      	ldr	r2, [pc, #44]	; (80090c4 <prvCheckTasksWaitingTermination+0x54>)
 8009096:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8009098:	4b0b      	ldr	r3, [pc, #44]	; (80090c8 <prvCheckTasksWaitingTermination+0x58>)
 800909a:	681b      	ldr	r3, [r3, #0]
 800909c:	3b01      	subs	r3, #1
 800909e:	4a0a      	ldr	r2, [pc, #40]	; (80090c8 <prvCheckTasksWaitingTermination+0x58>)
 80090a0:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80090a2:	f000 fde7 	bl	8009c74 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80090a6:	6878      	ldr	r0, [r7, #4]
 80090a8:	f000 f810 	bl	80090cc <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80090ac:	4b06      	ldr	r3, [pc, #24]	; (80090c8 <prvCheckTasksWaitingTermination+0x58>)
 80090ae:	681b      	ldr	r3, [r3, #0]
 80090b0:	2b00      	cmp	r3, #0
 80090b2:	d1e1      	bne.n	8009078 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80090b4:	bf00      	nop
 80090b6:	bf00      	nop
 80090b8:	3708      	adds	r7, #8
 80090ba:	46bd      	mov	sp, r7
 80090bc:	bd80      	pop	{r7, pc}
 80090be:	bf00      	nop
 80090c0:	20000e5c 	.word	0x20000e5c
 80090c4:	20000e88 	.word	0x20000e88
 80090c8:	20000e70 	.word	0x20000e70

080090cc <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80090cc:	b580      	push	{r7, lr}
 80090ce:	b084      	sub	sp, #16
 80090d0:	af00      	add	r7, sp, #0
 80090d2:	6078      	str	r0, [r7, #4]

		/* Free up the memory allocated by the scheduler for the task.  It is up
		to the task to free any memory allocated at the application level. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 80090d4:	687b      	ldr	r3, [r7, #4]
 80090d6:	3354      	adds	r3, #84	; 0x54
 80090d8:	4618      	mov	r0, r3
 80090da:	f002 fc0f 	bl	800b8fc <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80090de:	687b      	ldr	r3, [r7, #4]
 80090e0:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 80090e4:	2b00      	cmp	r3, #0
 80090e6:	d108      	bne.n	80090fa <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80090e8:	687b      	ldr	r3, [r7, #4]
 80090ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80090ec:	4618      	mov	r0, r3
 80090ee:	f000 ff83 	bl	8009ff8 <vPortFree>
				vPortFree( pxTCB );
 80090f2:	6878      	ldr	r0, [r7, #4]
 80090f4:	f000 ff80 	bl	8009ff8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80090f8:	e01a      	b.n	8009130 <prvDeleteTCB+0x64>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80090fa:	687b      	ldr	r3, [r7, #4]
 80090fc:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 8009100:	2b01      	cmp	r3, #1
 8009102:	d103      	bne.n	800910c <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8009104:	6878      	ldr	r0, [r7, #4]
 8009106:	f000 ff77 	bl	8009ff8 <vPortFree>
	}
 800910a:	e011      	b.n	8009130 <prvDeleteTCB+0x64>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800910c:	687b      	ldr	r3, [r7, #4]
 800910e:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 8009112:	2b02      	cmp	r3, #2
 8009114:	d00c      	beq.n	8009130 <prvDeleteTCB+0x64>
	__asm volatile
 8009116:	f04f 0350 	mov.w	r3, #80	; 0x50
 800911a:	b672      	cpsid	i
 800911c:	f383 8811 	msr	BASEPRI, r3
 8009120:	f3bf 8f6f 	isb	sy
 8009124:	f3bf 8f4f 	dsb	sy
 8009128:	b662      	cpsie	i
 800912a:	60fb      	str	r3, [r7, #12]
}
 800912c:	bf00      	nop
 800912e:	e7fe      	b.n	800912e <prvDeleteTCB+0x62>
	}
 8009130:	bf00      	nop
 8009132:	3710      	adds	r7, #16
 8009134:	46bd      	mov	sp, r7
 8009136:	bd80      	pop	{r7, pc}

08009138 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8009138:	b480      	push	{r7}
 800913a:	b083      	sub	sp, #12
 800913c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800913e:	4b0c      	ldr	r3, [pc, #48]	; (8009170 <prvResetNextTaskUnblockTime+0x38>)
 8009140:	681b      	ldr	r3, [r3, #0]
 8009142:	681b      	ldr	r3, [r3, #0]
 8009144:	2b00      	cmp	r3, #0
 8009146:	d104      	bne.n	8009152 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8009148:	4b0a      	ldr	r3, [pc, #40]	; (8009174 <prvResetNextTaskUnblockTime+0x3c>)
 800914a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800914e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8009150:	e008      	b.n	8009164 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009152:	4b07      	ldr	r3, [pc, #28]	; (8009170 <prvResetNextTaskUnblockTime+0x38>)
 8009154:	681b      	ldr	r3, [r3, #0]
 8009156:	68db      	ldr	r3, [r3, #12]
 8009158:	68db      	ldr	r3, [r3, #12]
 800915a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800915c:	687b      	ldr	r3, [r7, #4]
 800915e:	685b      	ldr	r3, [r3, #4]
 8009160:	4a04      	ldr	r2, [pc, #16]	; (8009174 <prvResetNextTaskUnblockTime+0x3c>)
 8009162:	6013      	str	r3, [r2, #0]
}
 8009164:	bf00      	nop
 8009166:	370c      	adds	r7, #12
 8009168:	46bd      	mov	sp, r7
 800916a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800916e:	4770      	bx	lr
 8009170:	20000e40 	.word	0x20000e40
 8009174:	20000ea8 	.word	0x20000ea8

08009178 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8009178:	b480      	push	{r7}
 800917a:	b083      	sub	sp, #12
 800917c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800917e:	4b0b      	ldr	r3, [pc, #44]	; (80091ac <xTaskGetSchedulerState+0x34>)
 8009180:	681b      	ldr	r3, [r3, #0]
 8009182:	2b00      	cmp	r3, #0
 8009184:	d102      	bne.n	800918c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8009186:	2301      	movs	r3, #1
 8009188:	607b      	str	r3, [r7, #4]
 800918a:	e008      	b.n	800919e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800918c:	4b08      	ldr	r3, [pc, #32]	; (80091b0 <xTaskGetSchedulerState+0x38>)
 800918e:	681b      	ldr	r3, [r3, #0]
 8009190:	2b00      	cmp	r3, #0
 8009192:	d102      	bne.n	800919a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8009194:	2302      	movs	r3, #2
 8009196:	607b      	str	r3, [r7, #4]
 8009198:	e001      	b.n	800919e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800919a:	2300      	movs	r3, #0
 800919c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800919e:	687b      	ldr	r3, [r7, #4]
	}
 80091a0:	4618      	mov	r0, r3
 80091a2:	370c      	adds	r7, #12
 80091a4:	46bd      	mov	sp, r7
 80091a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091aa:	4770      	bx	lr
 80091ac:	20000e94 	.word	0x20000e94
 80091b0:	20000eb0 	.word	0x20000eb0

080091b4 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80091b4:	b580      	push	{r7, lr}
 80091b6:	b086      	sub	sp, #24
 80091b8:	af00      	add	r7, sp, #0
 80091ba:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 80091bc:	687b      	ldr	r3, [r7, #4]
 80091be:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80091c0:	2300      	movs	r3, #0
 80091c2:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80091c4:	687b      	ldr	r3, [r7, #4]
 80091c6:	2b00      	cmp	r3, #0
 80091c8:	d05a      	beq.n	8009280 <xTaskPriorityDisinherit+0xcc>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80091ca:	4b30      	ldr	r3, [pc, #192]	; (800928c <xTaskPriorityDisinherit+0xd8>)
 80091cc:	681b      	ldr	r3, [r3, #0]
 80091ce:	693a      	ldr	r2, [r7, #16]
 80091d0:	429a      	cmp	r2, r3
 80091d2:	d00c      	beq.n	80091ee <xTaskPriorityDisinherit+0x3a>
	__asm volatile
 80091d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80091d8:	b672      	cpsid	i
 80091da:	f383 8811 	msr	BASEPRI, r3
 80091de:	f3bf 8f6f 	isb	sy
 80091e2:	f3bf 8f4f 	dsb	sy
 80091e6:	b662      	cpsie	i
 80091e8:	60fb      	str	r3, [r7, #12]
}
 80091ea:	bf00      	nop
 80091ec:	e7fe      	b.n	80091ec <xTaskPriorityDisinherit+0x38>
			configASSERT( pxTCB->uxMutexesHeld );
 80091ee:	693b      	ldr	r3, [r7, #16]
 80091f0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80091f2:	2b00      	cmp	r3, #0
 80091f4:	d10c      	bne.n	8009210 <xTaskPriorityDisinherit+0x5c>
	__asm volatile
 80091f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80091fa:	b672      	cpsid	i
 80091fc:	f383 8811 	msr	BASEPRI, r3
 8009200:	f3bf 8f6f 	isb	sy
 8009204:	f3bf 8f4f 	dsb	sy
 8009208:	b662      	cpsie	i
 800920a:	60bb      	str	r3, [r7, #8]
}
 800920c:	bf00      	nop
 800920e:	e7fe      	b.n	800920e <xTaskPriorityDisinherit+0x5a>
			( pxTCB->uxMutexesHeld )--;
 8009210:	693b      	ldr	r3, [r7, #16]
 8009212:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009214:	1e5a      	subs	r2, r3, #1
 8009216:	693b      	ldr	r3, [r7, #16]
 8009218:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800921a:	693b      	ldr	r3, [r7, #16]
 800921c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800921e:	693b      	ldr	r3, [r7, #16]
 8009220:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009222:	429a      	cmp	r2, r3
 8009224:	d02c      	beq.n	8009280 <xTaskPriorityDisinherit+0xcc>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8009226:	693b      	ldr	r3, [r7, #16]
 8009228:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800922a:	2b00      	cmp	r3, #0
 800922c:	d128      	bne.n	8009280 <xTaskPriorityDisinherit+0xcc>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800922e:	693b      	ldr	r3, [r7, #16]
 8009230:	3304      	adds	r3, #4
 8009232:	4618      	mov	r0, r3
 8009234:	f7fe fc04 	bl	8007a40 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8009238:	693b      	ldr	r3, [r7, #16]
 800923a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800923c:	693b      	ldr	r3, [r7, #16]
 800923e:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009240:	693b      	ldr	r3, [r7, #16]
 8009242:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009244:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8009248:	693b      	ldr	r3, [r7, #16]
 800924a:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800924c:	693b      	ldr	r3, [r7, #16]
 800924e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009250:	4b0f      	ldr	r3, [pc, #60]	; (8009290 <xTaskPriorityDisinherit+0xdc>)
 8009252:	681b      	ldr	r3, [r3, #0]
 8009254:	429a      	cmp	r2, r3
 8009256:	d903      	bls.n	8009260 <xTaskPriorityDisinherit+0xac>
 8009258:	693b      	ldr	r3, [r7, #16]
 800925a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800925c:	4a0c      	ldr	r2, [pc, #48]	; (8009290 <xTaskPriorityDisinherit+0xdc>)
 800925e:	6013      	str	r3, [r2, #0]
 8009260:	693b      	ldr	r3, [r7, #16]
 8009262:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009264:	4613      	mov	r3, r2
 8009266:	009b      	lsls	r3, r3, #2
 8009268:	4413      	add	r3, r2
 800926a:	009b      	lsls	r3, r3, #2
 800926c:	4a09      	ldr	r2, [pc, #36]	; (8009294 <xTaskPriorityDisinherit+0xe0>)
 800926e:	441a      	add	r2, r3
 8009270:	693b      	ldr	r3, [r7, #16]
 8009272:	3304      	adds	r3, #4
 8009274:	4619      	mov	r1, r3
 8009276:	4610      	mov	r0, r2
 8009278:	f7fe fb85 	bl	8007986 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800927c:	2301      	movs	r3, #1
 800927e:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8009280:	697b      	ldr	r3, [r7, #20]
	}
 8009282:	4618      	mov	r0, r3
 8009284:	3718      	adds	r7, #24
 8009286:	46bd      	mov	sp, r7
 8009288:	bd80      	pop	{r7, pc}
 800928a:	bf00      	nop
 800928c:	200009b4 	.word	0x200009b4
 8009290:	20000e90 	.word	0x20000e90
 8009294:	200009b8 	.word	0x200009b8

08009298 <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8009298:	b580      	push	{r7, lr}
 800929a:	b084      	sub	sp, #16
 800929c:	af00      	add	r7, sp, #0
 800929e:	6078      	str	r0, [r7, #4]
 80092a0:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80092a2:	4b21      	ldr	r3, [pc, #132]	; (8009328 <prvAddCurrentTaskToDelayedList+0x90>)
 80092a4:	681b      	ldr	r3, [r3, #0]
 80092a6:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80092a8:	4b20      	ldr	r3, [pc, #128]	; (800932c <prvAddCurrentTaskToDelayedList+0x94>)
 80092aa:	681b      	ldr	r3, [r3, #0]
 80092ac:	3304      	adds	r3, #4
 80092ae:	4618      	mov	r0, r3
 80092b0:	f7fe fbc6 	bl	8007a40 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80092b4:	687b      	ldr	r3, [r7, #4]
 80092b6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80092ba:	d10a      	bne.n	80092d2 <prvAddCurrentTaskToDelayedList+0x3a>
 80092bc:	683b      	ldr	r3, [r7, #0]
 80092be:	2b00      	cmp	r3, #0
 80092c0:	d007      	beq.n	80092d2 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80092c2:	4b1a      	ldr	r3, [pc, #104]	; (800932c <prvAddCurrentTaskToDelayedList+0x94>)
 80092c4:	681b      	ldr	r3, [r3, #0]
 80092c6:	3304      	adds	r3, #4
 80092c8:	4619      	mov	r1, r3
 80092ca:	4819      	ldr	r0, [pc, #100]	; (8009330 <prvAddCurrentTaskToDelayedList+0x98>)
 80092cc:	f7fe fb5b 	bl	8007986 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80092d0:	e026      	b.n	8009320 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80092d2:	68fa      	ldr	r2, [r7, #12]
 80092d4:	687b      	ldr	r3, [r7, #4]
 80092d6:	4413      	add	r3, r2
 80092d8:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80092da:	4b14      	ldr	r3, [pc, #80]	; (800932c <prvAddCurrentTaskToDelayedList+0x94>)
 80092dc:	681b      	ldr	r3, [r3, #0]
 80092de:	68ba      	ldr	r2, [r7, #8]
 80092e0:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80092e2:	68ba      	ldr	r2, [r7, #8]
 80092e4:	68fb      	ldr	r3, [r7, #12]
 80092e6:	429a      	cmp	r2, r3
 80092e8:	d209      	bcs.n	80092fe <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80092ea:	4b12      	ldr	r3, [pc, #72]	; (8009334 <prvAddCurrentTaskToDelayedList+0x9c>)
 80092ec:	681a      	ldr	r2, [r3, #0]
 80092ee:	4b0f      	ldr	r3, [pc, #60]	; (800932c <prvAddCurrentTaskToDelayedList+0x94>)
 80092f0:	681b      	ldr	r3, [r3, #0]
 80092f2:	3304      	adds	r3, #4
 80092f4:	4619      	mov	r1, r3
 80092f6:	4610      	mov	r0, r2
 80092f8:	f7fe fb69 	bl	80079ce <vListInsert>
}
 80092fc:	e010      	b.n	8009320 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80092fe:	4b0e      	ldr	r3, [pc, #56]	; (8009338 <prvAddCurrentTaskToDelayedList+0xa0>)
 8009300:	681a      	ldr	r2, [r3, #0]
 8009302:	4b0a      	ldr	r3, [pc, #40]	; (800932c <prvAddCurrentTaskToDelayedList+0x94>)
 8009304:	681b      	ldr	r3, [r3, #0]
 8009306:	3304      	adds	r3, #4
 8009308:	4619      	mov	r1, r3
 800930a:	4610      	mov	r0, r2
 800930c:	f7fe fb5f 	bl	80079ce <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8009310:	4b0a      	ldr	r3, [pc, #40]	; (800933c <prvAddCurrentTaskToDelayedList+0xa4>)
 8009312:	681b      	ldr	r3, [r3, #0]
 8009314:	68ba      	ldr	r2, [r7, #8]
 8009316:	429a      	cmp	r2, r3
 8009318:	d202      	bcs.n	8009320 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800931a:	4a08      	ldr	r2, [pc, #32]	; (800933c <prvAddCurrentTaskToDelayedList+0xa4>)
 800931c:	68bb      	ldr	r3, [r7, #8]
 800931e:	6013      	str	r3, [r2, #0]
}
 8009320:	bf00      	nop
 8009322:	3710      	adds	r7, #16
 8009324:	46bd      	mov	sp, r7
 8009326:	bd80      	pop	{r7, pc}
 8009328:	20000e8c 	.word	0x20000e8c
 800932c:	200009b4 	.word	0x200009b4
 8009330:	20000e74 	.word	0x20000e74
 8009334:	20000e44 	.word	0x20000e44
 8009338:	20000e40 	.word	0x20000e40
 800933c:	20000ea8 	.word	0x20000ea8

08009340 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8009340:	b580      	push	{r7, lr}
 8009342:	b08a      	sub	sp, #40	; 0x28
 8009344:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8009346:	2300      	movs	r3, #0
 8009348:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800934a:	f000 fb15 	bl	8009978 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800934e:	4b1d      	ldr	r3, [pc, #116]	; (80093c4 <xTimerCreateTimerTask+0x84>)
 8009350:	681b      	ldr	r3, [r3, #0]
 8009352:	2b00      	cmp	r3, #0
 8009354:	d021      	beq.n	800939a <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8009356:	2300      	movs	r3, #0
 8009358:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800935a:	2300      	movs	r3, #0
 800935c:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800935e:	1d3a      	adds	r2, r7, #4
 8009360:	f107 0108 	add.w	r1, r7, #8
 8009364:	f107 030c 	add.w	r3, r7, #12
 8009368:	4618      	mov	r0, r3
 800936a:	f7fe fac5 	bl	80078f8 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800936e:	6879      	ldr	r1, [r7, #4]
 8009370:	68bb      	ldr	r3, [r7, #8]
 8009372:	68fa      	ldr	r2, [r7, #12]
 8009374:	9202      	str	r2, [sp, #8]
 8009376:	9301      	str	r3, [sp, #4]
 8009378:	2302      	movs	r3, #2
 800937a:	9300      	str	r3, [sp, #0]
 800937c:	2300      	movs	r3, #0
 800937e:	460a      	mov	r2, r1
 8009380:	4911      	ldr	r1, [pc, #68]	; (80093c8 <xTimerCreateTimerTask+0x88>)
 8009382:	4812      	ldr	r0, [pc, #72]	; (80093cc <xTimerCreateTimerTask+0x8c>)
 8009384:	f7ff f890 	bl	80084a8 <xTaskCreateStatic>
 8009388:	4603      	mov	r3, r0
 800938a:	4a11      	ldr	r2, [pc, #68]	; (80093d0 <xTimerCreateTimerTask+0x90>)
 800938c:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800938e:	4b10      	ldr	r3, [pc, #64]	; (80093d0 <xTimerCreateTimerTask+0x90>)
 8009390:	681b      	ldr	r3, [r3, #0]
 8009392:	2b00      	cmp	r3, #0
 8009394:	d001      	beq.n	800939a <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8009396:	2301      	movs	r3, #1
 8009398:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800939a:	697b      	ldr	r3, [r7, #20]
 800939c:	2b00      	cmp	r3, #0
 800939e:	d10c      	bne.n	80093ba <xTimerCreateTimerTask+0x7a>
	__asm volatile
 80093a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80093a4:	b672      	cpsid	i
 80093a6:	f383 8811 	msr	BASEPRI, r3
 80093aa:	f3bf 8f6f 	isb	sy
 80093ae:	f3bf 8f4f 	dsb	sy
 80093b2:	b662      	cpsie	i
 80093b4:	613b      	str	r3, [r7, #16]
}
 80093b6:	bf00      	nop
 80093b8:	e7fe      	b.n	80093b8 <xTimerCreateTimerTask+0x78>
	return xReturn;
 80093ba:	697b      	ldr	r3, [r7, #20]
}
 80093bc:	4618      	mov	r0, r3
 80093be:	3718      	adds	r7, #24
 80093c0:	46bd      	mov	sp, r7
 80093c2:	bd80      	pop	{r7, pc}
 80093c4:	20000ee4 	.word	0x20000ee4
 80093c8:	0800ba0c 	.word	0x0800ba0c
 80093cc:	08009511 	.word	0x08009511
 80093d0:	20000ee8 	.word	0x20000ee8

080093d4 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 80093d4:	b580      	push	{r7, lr}
 80093d6:	b08a      	sub	sp, #40	; 0x28
 80093d8:	af00      	add	r7, sp, #0
 80093da:	60f8      	str	r0, [r7, #12]
 80093dc:	60b9      	str	r1, [r7, #8]
 80093de:	607a      	str	r2, [r7, #4]
 80093e0:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 80093e2:	2300      	movs	r3, #0
 80093e4:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 80093e6:	68fb      	ldr	r3, [r7, #12]
 80093e8:	2b00      	cmp	r3, #0
 80093ea:	d10c      	bne.n	8009406 <xTimerGenericCommand+0x32>
	__asm volatile
 80093ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 80093f0:	b672      	cpsid	i
 80093f2:	f383 8811 	msr	BASEPRI, r3
 80093f6:	f3bf 8f6f 	isb	sy
 80093fa:	f3bf 8f4f 	dsb	sy
 80093fe:	b662      	cpsie	i
 8009400:	623b      	str	r3, [r7, #32]
}
 8009402:	bf00      	nop
 8009404:	e7fe      	b.n	8009404 <xTimerGenericCommand+0x30>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8009406:	4b1a      	ldr	r3, [pc, #104]	; (8009470 <xTimerGenericCommand+0x9c>)
 8009408:	681b      	ldr	r3, [r3, #0]
 800940a:	2b00      	cmp	r3, #0
 800940c:	d02a      	beq.n	8009464 <xTimerGenericCommand+0x90>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800940e:	68bb      	ldr	r3, [r7, #8]
 8009410:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8009412:	687b      	ldr	r3, [r7, #4]
 8009414:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8009416:	68fb      	ldr	r3, [r7, #12]
 8009418:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800941a:	68bb      	ldr	r3, [r7, #8]
 800941c:	2b05      	cmp	r3, #5
 800941e:	dc18      	bgt.n	8009452 <xTimerGenericCommand+0x7e>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8009420:	f7ff feaa 	bl	8009178 <xTaskGetSchedulerState>
 8009424:	4603      	mov	r3, r0
 8009426:	2b02      	cmp	r3, #2
 8009428:	d109      	bne.n	800943e <xTimerGenericCommand+0x6a>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800942a:	4b11      	ldr	r3, [pc, #68]	; (8009470 <xTimerGenericCommand+0x9c>)
 800942c:	6818      	ldr	r0, [r3, #0]
 800942e:	f107 0110 	add.w	r1, r7, #16
 8009432:	2300      	movs	r3, #0
 8009434:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009436:	f7fe fc3d 	bl	8007cb4 <xQueueGenericSend>
 800943a:	6278      	str	r0, [r7, #36]	; 0x24
 800943c:	e012      	b.n	8009464 <xTimerGenericCommand+0x90>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800943e:	4b0c      	ldr	r3, [pc, #48]	; (8009470 <xTimerGenericCommand+0x9c>)
 8009440:	6818      	ldr	r0, [r3, #0]
 8009442:	f107 0110 	add.w	r1, r7, #16
 8009446:	2300      	movs	r3, #0
 8009448:	2200      	movs	r2, #0
 800944a:	f7fe fc33 	bl	8007cb4 <xQueueGenericSend>
 800944e:	6278      	str	r0, [r7, #36]	; 0x24
 8009450:	e008      	b.n	8009464 <xTimerGenericCommand+0x90>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8009452:	4b07      	ldr	r3, [pc, #28]	; (8009470 <xTimerGenericCommand+0x9c>)
 8009454:	6818      	ldr	r0, [r3, #0]
 8009456:	f107 0110 	add.w	r1, r7, #16
 800945a:	2300      	movs	r3, #0
 800945c:	683a      	ldr	r2, [r7, #0]
 800945e:	f7fe fd2f 	bl	8007ec0 <xQueueGenericSendFromISR>
 8009462:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8009464:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8009466:	4618      	mov	r0, r3
 8009468:	3728      	adds	r7, #40	; 0x28
 800946a:	46bd      	mov	sp, r7
 800946c:	bd80      	pop	{r7, pc}
 800946e:	bf00      	nop
 8009470:	20000ee4 	.word	0x20000ee4

08009474 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8009474:	b580      	push	{r7, lr}
 8009476:	b088      	sub	sp, #32
 8009478:	af02      	add	r7, sp, #8
 800947a:	6078      	str	r0, [r7, #4]
 800947c:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800947e:	4b23      	ldr	r3, [pc, #140]	; (800950c <prvProcessExpiredTimer+0x98>)
 8009480:	681b      	ldr	r3, [r3, #0]
 8009482:	68db      	ldr	r3, [r3, #12]
 8009484:	68db      	ldr	r3, [r3, #12]
 8009486:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8009488:	697b      	ldr	r3, [r7, #20]
 800948a:	3304      	adds	r3, #4
 800948c:	4618      	mov	r0, r3
 800948e:	f7fe fad7 	bl	8007a40 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8009492:	697b      	ldr	r3, [r7, #20]
 8009494:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8009498:	f003 0304 	and.w	r3, r3, #4
 800949c:	2b00      	cmp	r3, #0
 800949e:	d024      	beq.n	80094ea <prvProcessExpiredTimer+0x76>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 80094a0:	697b      	ldr	r3, [r7, #20]
 80094a2:	699a      	ldr	r2, [r3, #24]
 80094a4:	687b      	ldr	r3, [r7, #4]
 80094a6:	18d1      	adds	r1, r2, r3
 80094a8:	687b      	ldr	r3, [r7, #4]
 80094aa:	683a      	ldr	r2, [r7, #0]
 80094ac:	6978      	ldr	r0, [r7, #20]
 80094ae:	f000 f8d3 	bl	8009658 <prvInsertTimerInActiveList>
 80094b2:	4603      	mov	r3, r0
 80094b4:	2b00      	cmp	r3, #0
 80094b6:	d021      	beq.n	80094fc <prvProcessExpiredTimer+0x88>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80094b8:	2300      	movs	r3, #0
 80094ba:	9300      	str	r3, [sp, #0]
 80094bc:	2300      	movs	r3, #0
 80094be:	687a      	ldr	r2, [r7, #4]
 80094c0:	2100      	movs	r1, #0
 80094c2:	6978      	ldr	r0, [r7, #20]
 80094c4:	f7ff ff86 	bl	80093d4 <xTimerGenericCommand>
 80094c8:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 80094ca:	693b      	ldr	r3, [r7, #16]
 80094cc:	2b00      	cmp	r3, #0
 80094ce:	d115      	bne.n	80094fc <prvProcessExpiredTimer+0x88>
	__asm volatile
 80094d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80094d4:	b672      	cpsid	i
 80094d6:	f383 8811 	msr	BASEPRI, r3
 80094da:	f3bf 8f6f 	isb	sy
 80094de:	f3bf 8f4f 	dsb	sy
 80094e2:	b662      	cpsie	i
 80094e4:	60fb      	str	r3, [r7, #12]
}
 80094e6:	bf00      	nop
 80094e8:	e7fe      	b.n	80094e8 <prvProcessExpiredTimer+0x74>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80094ea:	697b      	ldr	r3, [r7, #20]
 80094ec:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80094f0:	f023 0301 	bic.w	r3, r3, #1
 80094f4:	b2da      	uxtb	r2, r3
 80094f6:	697b      	ldr	r3, [r7, #20]
 80094f8:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80094fc:	697b      	ldr	r3, [r7, #20]
 80094fe:	6a1b      	ldr	r3, [r3, #32]
 8009500:	6978      	ldr	r0, [r7, #20]
 8009502:	4798      	blx	r3
}
 8009504:	bf00      	nop
 8009506:	3718      	adds	r7, #24
 8009508:	46bd      	mov	sp, r7
 800950a:	bd80      	pop	{r7, pc}
 800950c:	20000edc 	.word	0x20000edc

08009510 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8009510:	b580      	push	{r7, lr}
 8009512:	b084      	sub	sp, #16
 8009514:	af00      	add	r7, sp, #0
 8009516:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8009518:	f107 0308 	add.w	r3, r7, #8
 800951c:	4618      	mov	r0, r3
 800951e:	f000 f857 	bl	80095d0 <prvGetNextExpireTime>
 8009522:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8009524:	68bb      	ldr	r3, [r7, #8]
 8009526:	4619      	mov	r1, r3
 8009528:	68f8      	ldr	r0, [r7, #12]
 800952a:	f000 f803 	bl	8009534 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800952e:	f000 f8d5 	bl	80096dc <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8009532:	e7f1      	b.n	8009518 <prvTimerTask+0x8>

08009534 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8009534:	b580      	push	{r7, lr}
 8009536:	b084      	sub	sp, #16
 8009538:	af00      	add	r7, sp, #0
 800953a:	6078      	str	r0, [r7, #4]
 800953c:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800953e:	f7ff fa1d 	bl	800897c <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8009542:	f107 0308 	add.w	r3, r7, #8
 8009546:	4618      	mov	r0, r3
 8009548:	f000 f866 	bl	8009618 <prvSampleTimeNow>
 800954c:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800954e:	68bb      	ldr	r3, [r7, #8]
 8009550:	2b00      	cmp	r3, #0
 8009552:	d130      	bne.n	80095b6 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8009554:	683b      	ldr	r3, [r7, #0]
 8009556:	2b00      	cmp	r3, #0
 8009558:	d10a      	bne.n	8009570 <prvProcessTimerOrBlockTask+0x3c>
 800955a:	687a      	ldr	r2, [r7, #4]
 800955c:	68fb      	ldr	r3, [r7, #12]
 800955e:	429a      	cmp	r2, r3
 8009560:	d806      	bhi.n	8009570 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8009562:	f7ff fa19 	bl	8008998 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8009566:	68f9      	ldr	r1, [r7, #12]
 8009568:	6878      	ldr	r0, [r7, #4]
 800956a:	f7ff ff83 	bl	8009474 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800956e:	e024      	b.n	80095ba <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8009570:	683b      	ldr	r3, [r7, #0]
 8009572:	2b00      	cmp	r3, #0
 8009574:	d008      	beq.n	8009588 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8009576:	4b13      	ldr	r3, [pc, #76]	; (80095c4 <prvProcessTimerOrBlockTask+0x90>)
 8009578:	681b      	ldr	r3, [r3, #0]
 800957a:	681b      	ldr	r3, [r3, #0]
 800957c:	2b00      	cmp	r3, #0
 800957e:	d101      	bne.n	8009584 <prvProcessTimerOrBlockTask+0x50>
 8009580:	2301      	movs	r3, #1
 8009582:	e000      	b.n	8009586 <prvProcessTimerOrBlockTask+0x52>
 8009584:	2300      	movs	r3, #0
 8009586:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8009588:	4b0f      	ldr	r3, [pc, #60]	; (80095c8 <prvProcessTimerOrBlockTask+0x94>)
 800958a:	6818      	ldr	r0, [r3, #0]
 800958c:	687a      	ldr	r2, [r7, #4]
 800958e:	68fb      	ldr	r3, [r7, #12]
 8009590:	1ad3      	subs	r3, r2, r3
 8009592:	683a      	ldr	r2, [r7, #0]
 8009594:	4619      	mov	r1, r3
 8009596:	f7fe ff53 	bl	8008440 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800959a:	f7ff f9fd 	bl	8008998 <xTaskResumeAll>
 800959e:	4603      	mov	r3, r0
 80095a0:	2b00      	cmp	r3, #0
 80095a2:	d10a      	bne.n	80095ba <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 80095a4:	4b09      	ldr	r3, [pc, #36]	; (80095cc <prvProcessTimerOrBlockTask+0x98>)
 80095a6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80095aa:	601a      	str	r2, [r3, #0]
 80095ac:	f3bf 8f4f 	dsb	sy
 80095b0:	f3bf 8f6f 	isb	sy
}
 80095b4:	e001      	b.n	80095ba <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 80095b6:	f7ff f9ef 	bl	8008998 <xTaskResumeAll>
}
 80095ba:	bf00      	nop
 80095bc:	3710      	adds	r7, #16
 80095be:	46bd      	mov	sp, r7
 80095c0:	bd80      	pop	{r7, pc}
 80095c2:	bf00      	nop
 80095c4:	20000ee0 	.word	0x20000ee0
 80095c8:	20000ee4 	.word	0x20000ee4
 80095cc:	e000ed04 	.word	0xe000ed04

080095d0 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 80095d0:	b480      	push	{r7}
 80095d2:	b085      	sub	sp, #20
 80095d4:	af00      	add	r7, sp, #0
 80095d6:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80095d8:	4b0e      	ldr	r3, [pc, #56]	; (8009614 <prvGetNextExpireTime+0x44>)
 80095da:	681b      	ldr	r3, [r3, #0]
 80095dc:	681b      	ldr	r3, [r3, #0]
 80095de:	2b00      	cmp	r3, #0
 80095e0:	d101      	bne.n	80095e6 <prvGetNextExpireTime+0x16>
 80095e2:	2201      	movs	r2, #1
 80095e4:	e000      	b.n	80095e8 <prvGetNextExpireTime+0x18>
 80095e6:	2200      	movs	r2, #0
 80095e8:	687b      	ldr	r3, [r7, #4]
 80095ea:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 80095ec:	687b      	ldr	r3, [r7, #4]
 80095ee:	681b      	ldr	r3, [r3, #0]
 80095f0:	2b00      	cmp	r3, #0
 80095f2:	d105      	bne.n	8009600 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80095f4:	4b07      	ldr	r3, [pc, #28]	; (8009614 <prvGetNextExpireTime+0x44>)
 80095f6:	681b      	ldr	r3, [r3, #0]
 80095f8:	68db      	ldr	r3, [r3, #12]
 80095fa:	681b      	ldr	r3, [r3, #0]
 80095fc:	60fb      	str	r3, [r7, #12]
 80095fe:	e001      	b.n	8009604 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8009600:	2300      	movs	r3, #0
 8009602:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8009604:	68fb      	ldr	r3, [r7, #12]
}
 8009606:	4618      	mov	r0, r3
 8009608:	3714      	adds	r7, #20
 800960a:	46bd      	mov	sp, r7
 800960c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009610:	4770      	bx	lr
 8009612:	bf00      	nop
 8009614:	20000edc 	.word	0x20000edc

08009618 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8009618:	b580      	push	{r7, lr}
 800961a:	b084      	sub	sp, #16
 800961c:	af00      	add	r7, sp, #0
 800961e:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8009620:	f7ff fa5a 	bl	8008ad8 <xTaskGetTickCount>
 8009624:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8009626:	4b0b      	ldr	r3, [pc, #44]	; (8009654 <prvSampleTimeNow+0x3c>)
 8009628:	681b      	ldr	r3, [r3, #0]
 800962a:	68fa      	ldr	r2, [r7, #12]
 800962c:	429a      	cmp	r2, r3
 800962e:	d205      	bcs.n	800963c <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8009630:	f000 f93c 	bl	80098ac <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8009634:	687b      	ldr	r3, [r7, #4]
 8009636:	2201      	movs	r2, #1
 8009638:	601a      	str	r2, [r3, #0]
 800963a:	e002      	b.n	8009642 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800963c:	687b      	ldr	r3, [r7, #4]
 800963e:	2200      	movs	r2, #0
 8009640:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8009642:	4a04      	ldr	r2, [pc, #16]	; (8009654 <prvSampleTimeNow+0x3c>)
 8009644:	68fb      	ldr	r3, [r7, #12]
 8009646:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8009648:	68fb      	ldr	r3, [r7, #12]
}
 800964a:	4618      	mov	r0, r3
 800964c:	3710      	adds	r7, #16
 800964e:	46bd      	mov	sp, r7
 8009650:	bd80      	pop	{r7, pc}
 8009652:	bf00      	nop
 8009654:	20000eec 	.word	0x20000eec

08009658 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8009658:	b580      	push	{r7, lr}
 800965a:	b086      	sub	sp, #24
 800965c:	af00      	add	r7, sp, #0
 800965e:	60f8      	str	r0, [r7, #12]
 8009660:	60b9      	str	r1, [r7, #8]
 8009662:	607a      	str	r2, [r7, #4]
 8009664:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8009666:	2300      	movs	r3, #0
 8009668:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800966a:	68fb      	ldr	r3, [r7, #12]
 800966c:	68ba      	ldr	r2, [r7, #8]
 800966e:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8009670:	68fb      	ldr	r3, [r7, #12]
 8009672:	68fa      	ldr	r2, [r7, #12]
 8009674:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8009676:	68ba      	ldr	r2, [r7, #8]
 8009678:	687b      	ldr	r3, [r7, #4]
 800967a:	429a      	cmp	r2, r3
 800967c:	d812      	bhi.n	80096a4 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800967e:	687a      	ldr	r2, [r7, #4]
 8009680:	683b      	ldr	r3, [r7, #0]
 8009682:	1ad2      	subs	r2, r2, r3
 8009684:	68fb      	ldr	r3, [r7, #12]
 8009686:	699b      	ldr	r3, [r3, #24]
 8009688:	429a      	cmp	r2, r3
 800968a:	d302      	bcc.n	8009692 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800968c:	2301      	movs	r3, #1
 800968e:	617b      	str	r3, [r7, #20]
 8009690:	e01b      	b.n	80096ca <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8009692:	4b10      	ldr	r3, [pc, #64]	; (80096d4 <prvInsertTimerInActiveList+0x7c>)
 8009694:	681a      	ldr	r2, [r3, #0]
 8009696:	68fb      	ldr	r3, [r7, #12]
 8009698:	3304      	adds	r3, #4
 800969a:	4619      	mov	r1, r3
 800969c:	4610      	mov	r0, r2
 800969e:	f7fe f996 	bl	80079ce <vListInsert>
 80096a2:	e012      	b.n	80096ca <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 80096a4:	687a      	ldr	r2, [r7, #4]
 80096a6:	683b      	ldr	r3, [r7, #0]
 80096a8:	429a      	cmp	r2, r3
 80096aa:	d206      	bcs.n	80096ba <prvInsertTimerInActiveList+0x62>
 80096ac:	68ba      	ldr	r2, [r7, #8]
 80096ae:	683b      	ldr	r3, [r7, #0]
 80096b0:	429a      	cmp	r2, r3
 80096b2:	d302      	bcc.n	80096ba <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 80096b4:	2301      	movs	r3, #1
 80096b6:	617b      	str	r3, [r7, #20]
 80096b8:	e007      	b.n	80096ca <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80096ba:	4b07      	ldr	r3, [pc, #28]	; (80096d8 <prvInsertTimerInActiveList+0x80>)
 80096bc:	681a      	ldr	r2, [r3, #0]
 80096be:	68fb      	ldr	r3, [r7, #12]
 80096c0:	3304      	adds	r3, #4
 80096c2:	4619      	mov	r1, r3
 80096c4:	4610      	mov	r0, r2
 80096c6:	f7fe f982 	bl	80079ce <vListInsert>
		}
	}

	return xProcessTimerNow;
 80096ca:	697b      	ldr	r3, [r7, #20]
}
 80096cc:	4618      	mov	r0, r3
 80096ce:	3718      	adds	r7, #24
 80096d0:	46bd      	mov	sp, r7
 80096d2:	bd80      	pop	{r7, pc}
 80096d4:	20000ee0 	.word	0x20000ee0
 80096d8:	20000edc 	.word	0x20000edc

080096dc <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 80096dc:	b580      	push	{r7, lr}
 80096de:	b08e      	sub	sp, #56	; 0x38
 80096e0:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80096e2:	e0d0      	b.n	8009886 <prvProcessReceivedCommands+0x1aa>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 80096e4:	687b      	ldr	r3, [r7, #4]
 80096e6:	2b00      	cmp	r3, #0
 80096e8:	da1a      	bge.n	8009720 <prvProcessReceivedCommands+0x44>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 80096ea:	1d3b      	adds	r3, r7, #4
 80096ec:	3304      	adds	r3, #4
 80096ee:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 80096f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80096f2:	2b00      	cmp	r3, #0
 80096f4:	d10c      	bne.n	8009710 <prvProcessReceivedCommands+0x34>
	__asm volatile
 80096f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80096fa:	b672      	cpsid	i
 80096fc:	f383 8811 	msr	BASEPRI, r3
 8009700:	f3bf 8f6f 	isb	sy
 8009704:	f3bf 8f4f 	dsb	sy
 8009708:	b662      	cpsie	i
 800970a:	61fb      	str	r3, [r7, #28]
}
 800970c:	bf00      	nop
 800970e:	e7fe      	b.n	800970e <prvProcessReceivedCommands+0x32>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8009710:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009712:	681b      	ldr	r3, [r3, #0]
 8009714:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8009716:	6850      	ldr	r0, [r2, #4]
 8009718:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800971a:	6892      	ldr	r2, [r2, #8]
 800971c:	4611      	mov	r1, r2
 800971e:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8009720:	687b      	ldr	r3, [r7, #4]
 8009722:	2b00      	cmp	r3, #0
 8009724:	f2c0 80ae 	blt.w	8009884 <prvProcessReceivedCommands+0x1a8>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8009728:	68fb      	ldr	r3, [r7, #12]
 800972a:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800972c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800972e:	695b      	ldr	r3, [r3, #20]
 8009730:	2b00      	cmp	r3, #0
 8009732:	d004      	beq.n	800973e <prvProcessReceivedCommands+0x62>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8009734:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009736:	3304      	adds	r3, #4
 8009738:	4618      	mov	r0, r3
 800973a:	f7fe f981 	bl	8007a40 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800973e:	463b      	mov	r3, r7
 8009740:	4618      	mov	r0, r3
 8009742:	f7ff ff69 	bl	8009618 <prvSampleTimeNow>
 8009746:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 8009748:	687b      	ldr	r3, [r7, #4]
 800974a:	2b09      	cmp	r3, #9
 800974c:	f200 809b 	bhi.w	8009886 <prvProcessReceivedCommands+0x1aa>
 8009750:	a201      	add	r2, pc, #4	; (adr r2, 8009758 <prvProcessReceivedCommands+0x7c>)
 8009752:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009756:	bf00      	nop
 8009758:	08009781 	.word	0x08009781
 800975c:	08009781 	.word	0x08009781
 8009760:	08009781 	.word	0x08009781
 8009764:	080097f9 	.word	0x080097f9
 8009768:	0800980d 	.word	0x0800980d
 800976c:	0800985b 	.word	0x0800985b
 8009770:	08009781 	.word	0x08009781
 8009774:	08009781 	.word	0x08009781
 8009778:	080097f9 	.word	0x080097f9
 800977c:	0800980d 	.word	0x0800980d
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8009780:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009782:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8009786:	f043 0301 	orr.w	r3, r3, #1
 800978a:	b2da      	uxtb	r2, r3
 800978c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800978e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8009792:	68ba      	ldr	r2, [r7, #8]
 8009794:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009796:	699b      	ldr	r3, [r3, #24]
 8009798:	18d1      	adds	r1, r2, r3
 800979a:	68bb      	ldr	r3, [r7, #8]
 800979c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800979e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80097a0:	f7ff ff5a 	bl	8009658 <prvInsertTimerInActiveList>
 80097a4:	4603      	mov	r3, r0
 80097a6:	2b00      	cmp	r3, #0
 80097a8:	d06d      	beq.n	8009886 <prvProcessReceivedCommands+0x1aa>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80097aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80097ac:	6a1b      	ldr	r3, [r3, #32]
 80097ae:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80097b0:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80097b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80097b4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80097b8:	f003 0304 	and.w	r3, r3, #4
 80097bc:	2b00      	cmp	r3, #0
 80097be:	d062      	beq.n	8009886 <prvProcessReceivedCommands+0x1aa>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 80097c0:	68ba      	ldr	r2, [r7, #8]
 80097c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80097c4:	699b      	ldr	r3, [r3, #24]
 80097c6:	441a      	add	r2, r3
 80097c8:	2300      	movs	r3, #0
 80097ca:	9300      	str	r3, [sp, #0]
 80097cc:	2300      	movs	r3, #0
 80097ce:	2100      	movs	r1, #0
 80097d0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80097d2:	f7ff fdff 	bl	80093d4 <xTimerGenericCommand>
 80097d6:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 80097d8:	6a3b      	ldr	r3, [r7, #32]
 80097da:	2b00      	cmp	r3, #0
 80097dc:	d153      	bne.n	8009886 <prvProcessReceivedCommands+0x1aa>
	__asm volatile
 80097de:	f04f 0350 	mov.w	r3, #80	; 0x50
 80097e2:	b672      	cpsid	i
 80097e4:	f383 8811 	msr	BASEPRI, r3
 80097e8:	f3bf 8f6f 	isb	sy
 80097ec:	f3bf 8f4f 	dsb	sy
 80097f0:	b662      	cpsie	i
 80097f2:	61bb      	str	r3, [r7, #24]
}
 80097f4:	bf00      	nop
 80097f6:	e7fe      	b.n	80097f6 <prvProcessReceivedCommands+0x11a>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80097f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80097fa:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80097fe:	f023 0301 	bic.w	r3, r3, #1
 8009802:	b2da      	uxtb	r2, r3
 8009804:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009806:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 800980a:	e03c      	b.n	8009886 <prvProcessReceivedCommands+0x1aa>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800980c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800980e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8009812:	f043 0301 	orr.w	r3, r3, #1
 8009816:	b2da      	uxtb	r2, r3
 8009818:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800981a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800981e:	68ba      	ldr	r2, [r7, #8]
 8009820:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009822:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8009824:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009826:	699b      	ldr	r3, [r3, #24]
 8009828:	2b00      	cmp	r3, #0
 800982a:	d10c      	bne.n	8009846 <prvProcessReceivedCommands+0x16a>
	__asm volatile
 800982c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009830:	b672      	cpsid	i
 8009832:	f383 8811 	msr	BASEPRI, r3
 8009836:	f3bf 8f6f 	isb	sy
 800983a:	f3bf 8f4f 	dsb	sy
 800983e:	b662      	cpsie	i
 8009840:	617b      	str	r3, [r7, #20]
}
 8009842:	bf00      	nop
 8009844:	e7fe      	b.n	8009844 <prvProcessReceivedCommands+0x168>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8009846:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009848:	699a      	ldr	r2, [r3, #24]
 800984a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800984c:	18d1      	adds	r1, r2, r3
 800984e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009850:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009852:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009854:	f7ff ff00 	bl	8009658 <prvInsertTimerInActiveList>
					break;
 8009858:	e015      	b.n	8009886 <prvProcessReceivedCommands+0x1aa>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800985a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800985c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8009860:	f003 0302 	and.w	r3, r3, #2
 8009864:	2b00      	cmp	r3, #0
 8009866:	d103      	bne.n	8009870 <prvProcessReceivedCommands+0x194>
						{
							vPortFree( pxTimer );
 8009868:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800986a:	f000 fbc5 	bl	8009ff8 <vPortFree>
 800986e:	e00a      	b.n	8009886 <prvProcessReceivedCommands+0x1aa>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8009870:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009872:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8009876:	f023 0301 	bic.w	r3, r3, #1
 800987a:	b2da      	uxtb	r2, r3
 800987c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800987e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8009882:	e000      	b.n	8009886 <prvProcessReceivedCommands+0x1aa>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 8009884:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8009886:	4b08      	ldr	r3, [pc, #32]	; (80098a8 <prvProcessReceivedCommands+0x1cc>)
 8009888:	681b      	ldr	r3, [r3, #0]
 800988a:	1d39      	adds	r1, r7, #4
 800988c:	2200      	movs	r2, #0
 800988e:	4618      	mov	r0, r3
 8009890:	f7fe fbb6 	bl	8008000 <xQueueReceive>
 8009894:	4603      	mov	r3, r0
 8009896:	2b00      	cmp	r3, #0
 8009898:	f47f af24 	bne.w	80096e4 <prvProcessReceivedCommands+0x8>
	}
}
 800989c:	bf00      	nop
 800989e:	bf00      	nop
 80098a0:	3730      	adds	r7, #48	; 0x30
 80098a2:	46bd      	mov	sp, r7
 80098a4:	bd80      	pop	{r7, pc}
 80098a6:	bf00      	nop
 80098a8:	20000ee4 	.word	0x20000ee4

080098ac <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 80098ac:	b580      	push	{r7, lr}
 80098ae:	b088      	sub	sp, #32
 80098b0:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80098b2:	e04a      	b.n	800994a <prvSwitchTimerLists+0x9e>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80098b4:	4b2e      	ldr	r3, [pc, #184]	; (8009970 <prvSwitchTimerLists+0xc4>)
 80098b6:	681b      	ldr	r3, [r3, #0]
 80098b8:	68db      	ldr	r3, [r3, #12]
 80098ba:	681b      	ldr	r3, [r3, #0]
 80098bc:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80098be:	4b2c      	ldr	r3, [pc, #176]	; (8009970 <prvSwitchTimerLists+0xc4>)
 80098c0:	681b      	ldr	r3, [r3, #0]
 80098c2:	68db      	ldr	r3, [r3, #12]
 80098c4:	68db      	ldr	r3, [r3, #12]
 80098c6:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80098c8:	68fb      	ldr	r3, [r7, #12]
 80098ca:	3304      	adds	r3, #4
 80098cc:	4618      	mov	r0, r3
 80098ce:	f7fe f8b7 	bl	8007a40 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80098d2:	68fb      	ldr	r3, [r7, #12]
 80098d4:	6a1b      	ldr	r3, [r3, #32]
 80098d6:	68f8      	ldr	r0, [r7, #12]
 80098d8:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80098da:	68fb      	ldr	r3, [r7, #12]
 80098dc:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80098e0:	f003 0304 	and.w	r3, r3, #4
 80098e4:	2b00      	cmp	r3, #0
 80098e6:	d030      	beq.n	800994a <prvSwitchTimerLists+0x9e>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 80098e8:	68fb      	ldr	r3, [r7, #12]
 80098ea:	699b      	ldr	r3, [r3, #24]
 80098ec:	693a      	ldr	r2, [r7, #16]
 80098ee:	4413      	add	r3, r2
 80098f0:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 80098f2:	68ba      	ldr	r2, [r7, #8]
 80098f4:	693b      	ldr	r3, [r7, #16]
 80098f6:	429a      	cmp	r2, r3
 80098f8:	d90e      	bls.n	8009918 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 80098fa:	68fb      	ldr	r3, [r7, #12]
 80098fc:	68ba      	ldr	r2, [r7, #8]
 80098fe:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8009900:	68fb      	ldr	r3, [r7, #12]
 8009902:	68fa      	ldr	r2, [r7, #12]
 8009904:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8009906:	4b1a      	ldr	r3, [pc, #104]	; (8009970 <prvSwitchTimerLists+0xc4>)
 8009908:	681a      	ldr	r2, [r3, #0]
 800990a:	68fb      	ldr	r3, [r7, #12]
 800990c:	3304      	adds	r3, #4
 800990e:	4619      	mov	r1, r3
 8009910:	4610      	mov	r0, r2
 8009912:	f7fe f85c 	bl	80079ce <vListInsert>
 8009916:	e018      	b.n	800994a <prvSwitchTimerLists+0x9e>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8009918:	2300      	movs	r3, #0
 800991a:	9300      	str	r3, [sp, #0]
 800991c:	2300      	movs	r3, #0
 800991e:	693a      	ldr	r2, [r7, #16]
 8009920:	2100      	movs	r1, #0
 8009922:	68f8      	ldr	r0, [r7, #12]
 8009924:	f7ff fd56 	bl	80093d4 <xTimerGenericCommand>
 8009928:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800992a:	687b      	ldr	r3, [r7, #4]
 800992c:	2b00      	cmp	r3, #0
 800992e:	d10c      	bne.n	800994a <prvSwitchTimerLists+0x9e>
	__asm volatile
 8009930:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009934:	b672      	cpsid	i
 8009936:	f383 8811 	msr	BASEPRI, r3
 800993a:	f3bf 8f6f 	isb	sy
 800993e:	f3bf 8f4f 	dsb	sy
 8009942:	b662      	cpsie	i
 8009944:	603b      	str	r3, [r7, #0]
}
 8009946:	bf00      	nop
 8009948:	e7fe      	b.n	8009948 <prvSwitchTimerLists+0x9c>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800994a:	4b09      	ldr	r3, [pc, #36]	; (8009970 <prvSwitchTimerLists+0xc4>)
 800994c:	681b      	ldr	r3, [r3, #0]
 800994e:	681b      	ldr	r3, [r3, #0]
 8009950:	2b00      	cmp	r3, #0
 8009952:	d1af      	bne.n	80098b4 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8009954:	4b06      	ldr	r3, [pc, #24]	; (8009970 <prvSwitchTimerLists+0xc4>)
 8009956:	681b      	ldr	r3, [r3, #0]
 8009958:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800995a:	4b06      	ldr	r3, [pc, #24]	; (8009974 <prvSwitchTimerLists+0xc8>)
 800995c:	681b      	ldr	r3, [r3, #0]
 800995e:	4a04      	ldr	r2, [pc, #16]	; (8009970 <prvSwitchTimerLists+0xc4>)
 8009960:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8009962:	4a04      	ldr	r2, [pc, #16]	; (8009974 <prvSwitchTimerLists+0xc8>)
 8009964:	697b      	ldr	r3, [r7, #20]
 8009966:	6013      	str	r3, [r2, #0]
}
 8009968:	bf00      	nop
 800996a:	3718      	adds	r7, #24
 800996c:	46bd      	mov	sp, r7
 800996e:	bd80      	pop	{r7, pc}
 8009970:	20000edc 	.word	0x20000edc
 8009974:	20000ee0 	.word	0x20000ee0

08009978 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8009978:	b580      	push	{r7, lr}
 800997a:	b082      	sub	sp, #8
 800997c:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800997e:	f000 f945 	bl	8009c0c <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8009982:	4b15      	ldr	r3, [pc, #84]	; (80099d8 <prvCheckForValidListAndQueue+0x60>)
 8009984:	681b      	ldr	r3, [r3, #0]
 8009986:	2b00      	cmp	r3, #0
 8009988:	d120      	bne.n	80099cc <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800998a:	4814      	ldr	r0, [pc, #80]	; (80099dc <prvCheckForValidListAndQueue+0x64>)
 800998c:	f7fd ffce 	bl	800792c <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8009990:	4813      	ldr	r0, [pc, #76]	; (80099e0 <prvCheckForValidListAndQueue+0x68>)
 8009992:	f7fd ffcb 	bl	800792c <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8009996:	4b13      	ldr	r3, [pc, #76]	; (80099e4 <prvCheckForValidListAndQueue+0x6c>)
 8009998:	4a10      	ldr	r2, [pc, #64]	; (80099dc <prvCheckForValidListAndQueue+0x64>)
 800999a:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800999c:	4b12      	ldr	r3, [pc, #72]	; (80099e8 <prvCheckForValidListAndQueue+0x70>)
 800999e:	4a10      	ldr	r2, [pc, #64]	; (80099e0 <prvCheckForValidListAndQueue+0x68>)
 80099a0:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 80099a2:	2300      	movs	r3, #0
 80099a4:	9300      	str	r3, [sp, #0]
 80099a6:	4b11      	ldr	r3, [pc, #68]	; (80099ec <prvCheckForValidListAndQueue+0x74>)
 80099a8:	4a11      	ldr	r2, [pc, #68]	; (80099f0 <prvCheckForValidListAndQueue+0x78>)
 80099aa:	2110      	movs	r1, #16
 80099ac:	200a      	movs	r0, #10
 80099ae:	f7fe f8db 	bl	8007b68 <xQueueGenericCreateStatic>
 80099b2:	4603      	mov	r3, r0
 80099b4:	4a08      	ldr	r2, [pc, #32]	; (80099d8 <prvCheckForValidListAndQueue+0x60>)
 80099b6:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 80099b8:	4b07      	ldr	r3, [pc, #28]	; (80099d8 <prvCheckForValidListAndQueue+0x60>)
 80099ba:	681b      	ldr	r3, [r3, #0]
 80099bc:	2b00      	cmp	r3, #0
 80099be:	d005      	beq.n	80099cc <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 80099c0:	4b05      	ldr	r3, [pc, #20]	; (80099d8 <prvCheckForValidListAndQueue+0x60>)
 80099c2:	681b      	ldr	r3, [r3, #0]
 80099c4:	490b      	ldr	r1, [pc, #44]	; (80099f4 <prvCheckForValidListAndQueue+0x7c>)
 80099c6:	4618      	mov	r0, r3
 80099c8:	f7fe fd10 	bl	80083ec <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80099cc:	f000 f952 	bl	8009c74 <vPortExitCritical>
}
 80099d0:	bf00      	nop
 80099d2:	46bd      	mov	sp, r7
 80099d4:	bd80      	pop	{r7, pc}
 80099d6:	bf00      	nop
 80099d8:	20000ee4 	.word	0x20000ee4
 80099dc:	20000eb4 	.word	0x20000eb4
 80099e0:	20000ec8 	.word	0x20000ec8
 80099e4:	20000edc 	.word	0x20000edc
 80099e8:	20000ee0 	.word	0x20000ee0
 80099ec:	20000f90 	.word	0x20000f90
 80099f0:	20000ef0 	.word	0x20000ef0
 80099f4:	0800ba14 	.word	0x0800ba14

080099f8 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80099f8:	b480      	push	{r7}
 80099fa:	b085      	sub	sp, #20
 80099fc:	af00      	add	r7, sp, #0
 80099fe:	60f8      	str	r0, [r7, #12]
 8009a00:	60b9      	str	r1, [r7, #8]
 8009a02:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8009a04:	68fb      	ldr	r3, [r7, #12]
 8009a06:	3b04      	subs	r3, #4
 8009a08:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8009a0a:	68fb      	ldr	r3, [r7, #12]
 8009a0c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8009a10:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8009a12:	68fb      	ldr	r3, [r7, #12]
 8009a14:	3b04      	subs	r3, #4
 8009a16:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8009a18:	68bb      	ldr	r3, [r7, #8]
 8009a1a:	f023 0201 	bic.w	r2, r3, #1
 8009a1e:	68fb      	ldr	r3, [r7, #12]
 8009a20:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8009a22:	68fb      	ldr	r3, [r7, #12]
 8009a24:	3b04      	subs	r3, #4
 8009a26:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8009a28:	4a0c      	ldr	r2, [pc, #48]	; (8009a5c <pxPortInitialiseStack+0x64>)
 8009a2a:	68fb      	ldr	r3, [r7, #12]
 8009a2c:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8009a2e:	68fb      	ldr	r3, [r7, #12]
 8009a30:	3b14      	subs	r3, #20
 8009a32:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8009a34:	687a      	ldr	r2, [r7, #4]
 8009a36:	68fb      	ldr	r3, [r7, #12]
 8009a38:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8009a3a:	68fb      	ldr	r3, [r7, #12]
 8009a3c:	3b04      	subs	r3, #4
 8009a3e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8009a40:	68fb      	ldr	r3, [r7, #12]
 8009a42:	f06f 0202 	mvn.w	r2, #2
 8009a46:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8009a48:	68fb      	ldr	r3, [r7, #12]
 8009a4a:	3b20      	subs	r3, #32
 8009a4c:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8009a4e:	68fb      	ldr	r3, [r7, #12]
}
 8009a50:	4618      	mov	r0, r3
 8009a52:	3714      	adds	r7, #20
 8009a54:	46bd      	mov	sp, r7
 8009a56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a5a:	4770      	bx	lr
 8009a5c:	08009a61 	.word	0x08009a61

08009a60 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8009a60:	b480      	push	{r7}
 8009a62:	b085      	sub	sp, #20
 8009a64:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8009a66:	2300      	movs	r3, #0
 8009a68:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8009a6a:	4b14      	ldr	r3, [pc, #80]	; (8009abc <prvTaskExitError+0x5c>)
 8009a6c:	681b      	ldr	r3, [r3, #0]
 8009a6e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8009a72:	d00c      	beq.n	8009a8e <prvTaskExitError+0x2e>
	__asm volatile
 8009a74:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009a78:	b672      	cpsid	i
 8009a7a:	f383 8811 	msr	BASEPRI, r3
 8009a7e:	f3bf 8f6f 	isb	sy
 8009a82:	f3bf 8f4f 	dsb	sy
 8009a86:	b662      	cpsie	i
 8009a88:	60fb      	str	r3, [r7, #12]
}
 8009a8a:	bf00      	nop
 8009a8c:	e7fe      	b.n	8009a8c <prvTaskExitError+0x2c>
	__asm volatile
 8009a8e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009a92:	b672      	cpsid	i
 8009a94:	f383 8811 	msr	BASEPRI, r3
 8009a98:	f3bf 8f6f 	isb	sy
 8009a9c:	f3bf 8f4f 	dsb	sy
 8009aa0:	b662      	cpsie	i
 8009aa2:	60bb      	str	r3, [r7, #8]
}
 8009aa4:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8009aa6:	bf00      	nop
 8009aa8:	687b      	ldr	r3, [r7, #4]
 8009aaa:	2b00      	cmp	r3, #0
 8009aac:	d0fc      	beq.n	8009aa8 <prvTaskExitError+0x48>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8009aae:	bf00      	nop
 8009ab0:	bf00      	nop
 8009ab2:	3714      	adds	r7, #20
 8009ab4:	46bd      	mov	sp, r7
 8009ab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009aba:	4770      	bx	lr
 8009abc:	20000118 	.word	0x20000118

08009ac0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8009ac0:	4b07      	ldr	r3, [pc, #28]	; (8009ae0 <pxCurrentTCBConst2>)
 8009ac2:	6819      	ldr	r1, [r3, #0]
 8009ac4:	6808      	ldr	r0, [r1, #0]
 8009ac6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009aca:	f380 8809 	msr	PSP, r0
 8009ace:	f3bf 8f6f 	isb	sy
 8009ad2:	f04f 0000 	mov.w	r0, #0
 8009ad6:	f380 8811 	msr	BASEPRI, r0
 8009ada:	4770      	bx	lr
 8009adc:	f3af 8000 	nop.w

08009ae0 <pxCurrentTCBConst2>:
 8009ae0:	200009b4 	.word	0x200009b4
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8009ae4:	bf00      	nop
 8009ae6:	bf00      	nop

08009ae8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8009ae8:	4808      	ldr	r0, [pc, #32]	; (8009b0c <prvPortStartFirstTask+0x24>)
 8009aea:	6800      	ldr	r0, [r0, #0]
 8009aec:	6800      	ldr	r0, [r0, #0]
 8009aee:	f380 8808 	msr	MSP, r0
 8009af2:	f04f 0000 	mov.w	r0, #0
 8009af6:	f380 8814 	msr	CONTROL, r0
 8009afa:	b662      	cpsie	i
 8009afc:	b661      	cpsie	f
 8009afe:	f3bf 8f4f 	dsb	sy
 8009b02:	f3bf 8f6f 	isb	sy
 8009b06:	df00      	svc	0
 8009b08:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8009b0a:	bf00      	nop
 8009b0c:	e000ed08 	.word	0xe000ed08

08009b10 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8009b10:	b580      	push	{r7, lr}
 8009b12:	b084      	sub	sp, #16
 8009b14:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8009b16:	4b37      	ldr	r3, [pc, #220]	; (8009bf4 <xPortStartScheduler+0xe4>)
 8009b18:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8009b1a:	68fb      	ldr	r3, [r7, #12]
 8009b1c:	781b      	ldrb	r3, [r3, #0]
 8009b1e:	b2db      	uxtb	r3, r3
 8009b20:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8009b22:	68fb      	ldr	r3, [r7, #12]
 8009b24:	22ff      	movs	r2, #255	; 0xff
 8009b26:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8009b28:	68fb      	ldr	r3, [r7, #12]
 8009b2a:	781b      	ldrb	r3, [r3, #0]
 8009b2c:	b2db      	uxtb	r3, r3
 8009b2e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8009b30:	78fb      	ldrb	r3, [r7, #3]
 8009b32:	b2db      	uxtb	r3, r3
 8009b34:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8009b38:	b2da      	uxtb	r2, r3
 8009b3a:	4b2f      	ldr	r3, [pc, #188]	; (8009bf8 <xPortStartScheduler+0xe8>)
 8009b3c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8009b3e:	4b2f      	ldr	r3, [pc, #188]	; (8009bfc <xPortStartScheduler+0xec>)
 8009b40:	2207      	movs	r2, #7
 8009b42:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8009b44:	e009      	b.n	8009b5a <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 8009b46:	4b2d      	ldr	r3, [pc, #180]	; (8009bfc <xPortStartScheduler+0xec>)
 8009b48:	681b      	ldr	r3, [r3, #0]
 8009b4a:	3b01      	subs	r3, #1
 8009b4c:	4a2b      	ldr	r2, [pc, #172]	; (8009bfc <xPortStartScheduler+0xec>)
 8009b4e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8009b50:	78fb      	ldrb	r3, [r7, #3]
 8009b52:	b2db      	uxtb	r3, r3
 8009b54:	005b      	lsls	r3, r3, #1
 8009b56:	b2db      	uxtb	r3, r3
 8009b58:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8009b5a:	78fb      	ldrb	r3, [r7, #3]
 8009b5c:	b2db      	uxtb	r3, r3
 8009b5e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009b62:	2b80      	cmp	r3, #128	; 0x80
 8009b64:	d0ef      	beq.n	8009b46 <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8009b66:	4b25      	ldr	r3, [pc, #148]	; (8009bfc <xPortStartScheduler+0xec>)
 8009b68:	681b      	ldr	r3, [r3, #0]
 8009b6a:	f1c3 0307 	rsb	r3, r3, #7
 8009b6e:	2b04      	cmp	r3, #4
 8009b70:	d00c      	beq.n	8009b8c <xPortStartScheduler+0x7c>
	__asm volatile
 8009b72:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009b76:	b672      	cpsid	i
 8009b78:	f383 8811 	msr	BASEPRI, r3
 8009b7c:	f3bf 8f6f 	isb	sy
 8009b80:	f3bf 8f4f 	dsb	sy
 8009b84:	b662      	cpsie	i
 8009b86:	60bb      	str	r3, [r7, #8]
}
 8009b88:	bf00      	nop
 8009b8a:	e7fe      	b.n	8009b8a <xPortStartScheduler+0x7a>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8009b8c:	4b1b      	ldr	r3, [pc, #108]	; (8009bfc <xPortStartScheduler+0xec>)
 8009b8e:	681b      	ldr	r3, [r3, #0]
 8009b90:	021b      	lsls	r3, r3, #8
 8009b92:	4a1a      	ldr	r2, [pc, #104]	; (8009bfc <xPortStartScheduler+0xec>)
 8009b94:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8009b96:	4b19      	ldr	r3, [pc, #100]	; (8009bfc <xPortStartScheduler+0xec>)
 8009b98:	681b      	ldr	r3, [r3, #0]
 8009b9a:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8009b9e:	4a17      	ldr	r2, [pc, #92]	; (8009bfc <xPortStartScheduler+0xec>)
 8009ba0:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8009ba2:	687b      	ldr	r3, [r7, #4]
 8009ba4:	b2da      	uxtb	r2, r3
 8009ba6:	68fb      	ldr	r3, [r7, #12]
 8009ba8:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8009baa:	4b15      	ldr	r3, [pc, #84]	; (8009c00 <xPortStartScheduler+0xf0>)
 8009bac:	681b      	ldr	r3, [r3, #0]
 8009bae:	4a14      	ldr	r2, [pc, #80]	; (8009c00 <xPortStartScheduler+0xf0>)
 8009bb0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8009bb4:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8009bb6:	4b12      	ldr	r3, [pc, #72]	; (8009c00 <xPortStartScheduler+0xf0>)
 8009bb8:	681b      	ldr	r3, [r3, #0]
 8009bba:	4a11      	ldr	r2, [pc, #68]	; (8009c00 <xPortStartScheduler+0xf0>)
 8009bbc:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8009bc0:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8009bc2:	f000 f8dd 	bl	8009d80 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8009bc6:	4b0f      	ldr	r3, [pc, #60]	; (8009c04 <xPortStartScheduler+0xf4>)
 8009bc8:	2200      	movs	r2, #0
 8009bca:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8009bcc:	f000 f8fc 	bl	8009dc8 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8009bd0:	4b0d      	ldr	r3, [pc, #52]	; (8009c08 <xPortStartScheduler+0xf8>)
 8009bd2:	681b      	ldr	r3, [r3, #0]
 8009bd4:	4a0c      	ldr	r2, [pc, #48]	; (8009c08 <xPortStartScheduler+0xf8>)
 8009bd6:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8009bda:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8009bdc:	f7ff ff84 	bl	8009ae8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8009be0:	f7ff f846 	bl	8008c70 <vTaskSwitchContext>
	prvTaskExitError();
 8009be4:	f7ff ff3c 	bl	8009a60 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8009be8:	2300      	movs	r3, #0
}
 8009bea:	4618      	mov	r0, r3
 8009bec:	3710      	adds	r7, #16
 8009bee:	46bd      	mov	sp, r7
 8009bf0:	bd80      	pop	{r7, pc}
 8009bf2:	bf00      	nop
 8009bf4:	e000e400 	.word	0xe000e400
 8009bf8:	20000fe0 	.word	0x20000fe0
 8009bfc:	20000fe4 	.word	0x20000fe4
 8009c00:	e000ed20 	.word	0xe000ed20
 8009c04:	20000118 	.word	0x20000118
 8009c08:	e000ef34 	.word	0xe000ef34

08009c0c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8009c0c:	b480      	push	{r7}
 8009c0e:	b083      	sub	sp, #12
 8009c10:	af00      	add	r7, sp, #0
	__asm volatile
 8009c12:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009c16:	b672      	cpsid	i
 8009c18:	f383 8811 	msr	BASEPRI, r3
 8009c1c:	f3bf 8f6f 	isb	sy
 8009c20:	f3bf 8f4f 	dsb	sy
 8009c24:	b662      	cpsie	i
 8009c26:	607b      	str	r3, [r7, #4]
}
 8009c28:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8009c2a:	4b10      	ldr	r3, [pc, #64]	; (8009c6c <vPortEnterCritical+0x60>)
 8009c2c:	681b      	ldr	r3, [r3, #0]
 8009c2e:	3301      	adds	r3, #1
 8009c30:	4a0e      	ldr	r2, [pc, #56]	; (8009c6c <vPortEnterCritical+0x60>)
 8009c32:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8009c34:	4b0d      	ldr	r3, [pc, #52]	; (8009c6c <vPortEnterCritical+0x60>)
 8009c36:	681b      	ldr	r3, [r3, #0]
 8009c38:	2b01      	cmp	r3, #1
 8009c3a:	d111      	bne.n	8009c60 <vPortEnterCritical+0x54>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8009c3c:	4b0c      	ldr	r3, [pc, #48]	; (8009c70 <vPortEnterCritical+0x64>)
 8009c3e:	681b      	ldr	r3, [r3, #0]
 8009c40:	b2db      	uxtb	r3, r3
 8009c42:	2b00      	cmp	r3, #0
 8009c44:	d00c      	beq.n	8009c60 <vPortEnterCritical+0x54>
	__asm volatile
 8009c46:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009c4a:	b672      	cpsid	i
 8009c4c:	f383 8811 	msr	BASEPRI, r3
 8009c50:	f3bf 8f6f 	isb	sy
 8009c54:	f3bf 8f4f 	dsb	sy
 8009c58:	b662      	cpsie	i
 8009c5a:	603b      	str	r3, [r7, #0]
}
 8009c5c:	bf00      	nop
 8009c5e:	e7fe      	b.n	8009c5e <vPortEnterCritical+0x52>
	}
}
 8009c60:	bf00      	nop
 8009c62:	370c      	adds	r7, #12
 8009c64:	46bd      	mov	sp, r7
 8009c66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c6a:	4770      	bx	lr
 8009c6c:	20000118 	.word	0x20000118
 8009c70:	e000ed04 	.word	0xe000ed04

08009c74 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8009c74:	b480      	push	{r7}
 8009c76:	b083      	sub	sp, #12
 8009c78:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8009c7a:	4b13      	ldr	r3, [pc, #76]	; (8009cc8 <vPortExitCritical+0x54>)
 8009c7c:	681b      	ldr	r3, [r3, #0]
 8009c7e:	2b00      	cmp	r3, #0
 8009c80:	d10c      	bne.n	8009c9c <vPortExitCritical+0x28>
	__asm volatile
 8009c82:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009c86:	b672      	cpsid	i
 8009c88:	f383 8811 	msr	BASEPRI, r3
 8009c8c:	f3bf 8f6f 	isb	sy
 8009c90:	f3bf 8f4f 	dsb	sy
 8009c94:	b662      	cpsie	i
 8009c96:	607b      	str	r3, [r7, #4]
}
 8009c98:	bf00      	nop
 8009c9a:	e7fe      	b.n	8009c9a <vPortExitCritical+0x26>
	uxCriticalNesting--;
 8009c9c:	4b0a      	ldr	r3, [pc, #40]	; (8009cc8 <vPortExitCritical+0x54>)
 8009c9e:	681b      	ldr	r3, [r3, #0]
 8009ca0:	3b01      	subs	r3, #1
 8009ca2:	4a09      	ldr	r2, [pc, #36]	; (8009cc8 <vPortExitCritical+0x54>)
 8009ca4:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8009ca6:	4b08      	ldr	r3, [pc, #32]	; (8009cc8 <vPortExitCritical+0x54>)
 8009ca8:	681b      	ldr	r3, [r3, #0]
 8009caa:	2b00      	cmp	r3, #0
 8009cac:	d105      	bne.n	8009cba <vPortExitCritical+0x46>
 8009cae:	2300      	movs	r3, #0
 8009cb0:	603b      	str	r3, [r7, #0]
	__asm volatile
 8009cb2:	683b      	ldr	r3, [r7, #0]
 8009cb4:	f383 8811 	msr	BASEPRI, r3
}
 8009cb8:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8009cba:	bf00      	nop
 8009cbc:	370c      	adds	r7, #12
 8009cbe:	46bd      	mov	sp, r7
 8009cc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cc4:	4770      	bx	lr
 8009cc6:	bf00      	nop
 8009cc8:	20000118 	.word	0x20000118
 8009ccc:	00000000 	.word	0x00000000

08009cd0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8009cd0:	f3ef 8009 	mrs	r0, PSP
 8009cd4:	f3bf 8f6f 	isb	sy
 8009cd8:	4b15      	ldr	r3, [pc, #84]	; (8009d30 <pxCurrentTCBConst>)
 8009cda:	681a      	ldr	r2, [r3, #0]
 8009cdc:	f01e 0f10 	tst.w	lr, #16
 8009ce0:	bf08      	it	eq
 8009ce2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8009ce6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009cea:	6010      	str	r0, [r2, #0]
 8009cec:	e92d 0009 	stmdb	sp!, {r0, r3}
 8009cf0:	f04f 0050 	mov.w	r0, #80	; 0x50
 8009cf4:	b672      	cpsid	i
 8009cf6:	f380 8811 	msr	BASEPRI, r0
 8009cfa:	f3bf 8f4f 	dsb	sy
 8009cfe:	f3bf 8f6f 	isb	sy
 8009d02:	b662      	cpsie	i
 8009d04:	f7fe ffb4 	bl	8008c70 <vTaskSwitchContext>
 8009d08:	f04f 0000 	mov.w	r0, #0
 8009d0c:	f380 8811 	msr	BASEPRI, r0
 8009d10:	bc09      	pop	{r0, r3}
 8009d12:	6819      	ldr	r1, [r3, #0]
 8009d14:	6808      	ldr	r0, [r1, #0]
 8009d16:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009d1a:	f01e 0f10 	tst.w	lr, #16
 8009d1e:	bf08      	it	eq
 8009d20:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8009d24:	f380 8809 	msr	PSP, r0
 8009d28:	f3bf 8f6f 	isb	sy
 8009d2c:	4770      	bx	lr
 8009d2e:	bf00      	nop

08009d30 <pxCurrentTCBConst>:
 8009d30:	200009b4 	.word	0x200009b4
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8009d34:	bf00      	nop
 8009d36:	bf00      	nop

08009d38 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8009d38:	b580      	push	{r7, lr}
 8009d3a:	b082      	sub	sp, #8
 8009d3c:	af00      	add	r7, sp, #0
	__asm volatile
 8009d3e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009d42:	b672      	cpsid	i
 8009d44:	f383 8811 	msr	BASEPRI, r3
 8009d48:	f3bf 8f6f 	isb	sy
 8009d4c:	f3bf 8f4f 	dsb	sy
 8009d50:	b662      	cpsie	i
 8009d52:	607b      	str	r3, [r7, #4]
}
 8009d54:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8009d56:	f7fe fecf 	bl	8008af8 <xTaskIncrementTick>
 8009d5a:	4603      	mov	r3, r0
 8009d5c:	2b00      	cmp	r3, #0
 8009d5e:	d003      	beq.n	8009d68 <SysTick_Handler+0x30>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8009d60:	4b06      	ldr	r3, [pc, #24]	; (8009d7c <SysTick_Handler+0x44>)
 8009d62:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009d66:	601a      	str	r2, [r3, #0]
 8009d68:	2300      	movs	r3, #0
 8009d6a:	603b      	str	r3, [r7, #0]
	__asm volatile
 8009d6c:	683b      	ldr	r3, [r7, #0]
 8009d6e:	f383 8811 	msr	BASEPRI, r3
}
 8009d72:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8009d74:	bf00      	nop
 8009d76:	3708      	adds	r7, #8
 8009d78:	46bd      	mov	sp, r7
 8009d7a:	bd80      	pop	{r7, pc}
 8009d7c:	e000ed04 	.word	0xe000ed04

08009d80 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8009d80:	b480      	push	{r7}
 8009d82:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8009d84:	4b0b      	ldr	r3, [pc, #44]	; (8009db4 <vPortSetupTimerInterrupt+0x34>)
 8009d86:	2200      	movs	r2, #0
 8009d88:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8009d8a:	4b0b      	ldr	r3, [pc, #44]	; (8009db8 <vPortSetupTimerInterrupt+0x38>)
 8009d8c:	2200      	movs	r2, #0
 8009d8e:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8009d90:	4b0a      	ldr	r3, [pc, #40]	; (8009dbc <vPortSetupTimerInterrupt+0x3c>)
 8009d92:	681b      	ldr	r3, [r3, #0]
 8009d94:	4a0a      	ldr	r2, [pc, #40]	; (8009dc0 <vPortSetupTimerInterrupt+0x40>)
 8009d96:	fba2 2303 	umull	r2, r3, r2, r3
 8009d9a:	099b      	lsrs	r3, r3, #6
 8009d9c:	4a09      	ldr	r2, [pc, #36]	; (8009dc4 <vPortSetupTimerInterrupt+0x44>)
 8009d9e:	3b01      	subs	r3, #1
 8009da0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8009da2:	4b04      	ldr	r3, [pc, #16]	; (8009db4 <vPortSetupTimerInterrupt+0x34>)
 8009da4:	2207      	movs	r2, #7
 8009da6:	601a      	str	r2, [r3, #0]
}
 8009da8:	bf00      	nop
 8009daa:	46bd      	mov	sp, r7
 8009dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009db0:	4770      	bx	lr
 8009db2:	bf00      	nop
 8009db4:	e000e010 	.word	0xe000e010
 8009db8:	e000e018 	.word	0xe000e018
 8009dbc:	2000011c 	.word	0x2000011c
 8009dc0:	10624dd3 	.word	0x10624dd3
 8009dc4:	e000e014 	.word	0xe000e014

08009dc8 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8009dc8:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8009dd8 <vPortEnableVFP+0x10>
 8009dcc:	6801      	ldr	r1, [r0, #0]
 8009dce:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8009dd2:	6001      	str	r1, [r0, #0]
 8009dd4:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8009dd6:	bf00      	nop
 8009dd8:	e000ed88 	.word	0xe000ed88

08009ddc <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8009ddc:	b480      	push	{r7}
 8009dde:	b085      	sub	sp, #20
 8009de0:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8009de2:	f3ef 8305 	mrs	r3, IPSR
 8009de6:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8009de8:	68fb      	ldr	r3, [r7, #12]
 8009dea:	2b0f      	cmp	r3, #15
 8009dec:	d916      	bls.n	8009e1c <vPortValidateInterruptPriority+0x40>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8009dee:	4a19      	ldr	r2, [pc, #100]	; (8009e54 <vPortValidateInterruptPriority+0x78>)
 8009df0:	68fb      	ldr	r3, [r7, #12]
 8009df2:	4413      	add	r3, r2
 8009df4:	781b      	ldrb	r3, [r3, #0]
 8009df6:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8009df8:	4b17      	ldr	r3, [pc, #92]	; (8009e58 <vPortValidateInterruptPriority+0x7c>)
 8009dfa:	781b      	ldrb	r3, [r3, #0]
 8009dfc:	7afa      	ldrb	r2, [r7, #11]
 8009dfe:	429a      	cmp	r2, r3
 8009e00:	d20c      	bcs.n	8009e1c <vPortValidateInterruptPriority+0x40>
	__asm volatile
 8009e02:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009e06:	b672      	cpsid	i
 8009e08:	f383 8811 	msr	BASEPRI, r3
 8009e0c:	f3bf 8f6f 	isb	sy
 8009e10:	f3bf 8f4f 	dsb	sy
 8009e14:	b662      	cpsie	i
 8009e16:	607b      	str	r3, [r7, #4]
}
 8009e18:	bf00      	nop
 8009e1a:	e7fe      	b.n	8009e1a <vPortValidateInterruptPriority+0x3e>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8009e1c:	4b0f      	ldr	r3, [pc, #60]	; (8009e5c <vPortValidateInterruptPriority+0x80>)
 8009e1e:	681b      	ldr	r3, [r3, #0]
 8009e20:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8009e24:	4b0e      	ldr	r3, [pc, #56]	; (8009e60 <vPortValidateInterruptPriority+0x84>)
 8009e26:	681b      	ldr	r3, [r3, #0]
 8009e28:	429a      	cmp	r2, r3
 8009e2a:	d90c      	bls.n	8009e46 <vPortValidateInterruptPriority+0x6a>
	__asm volatile
 8009e2c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009e30:	b672      	cpsid	i
 8009e32:	f383 8811 	msr	BASEPRI, r3
 8009e36:	f3bf 8f6f 	isb	sy
 8009e3a:	f3bf 8f4f 	dsb	sy
 8009e3e:	b662      	cpsie	i
 8009e40:	603b      	str	r3, [r7, #0]
}
 8009e42:	bf00      	nop
 8009e44:	e7fe      	b.n	8009e44 <vPortValidateInterruptPriority+0x68>
	}
 8009e46:	bf00      	nop
 8009e48:	3714      	adds	r7, #20
 8009e4a:	46bd      	mov	sp, r7
 8009e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e50:	4770      	bx	lr
 8009e52:	bf00      	nop
 8009e54:	e000e3f0 	.word	0xe000e3f0
 8009e58:	20000fe0 	.word	0x20000fe0
 8009e5c:	e000ed0c 	.word	0xe000ed0c
 8009e60:	20000fe4 	.word	0x20000fe4

08009e64 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8009e64:	b580      	push	{r7, lr}
 8009e66:	b08a      	sub	sp, #40	; 0x28
 8009e68:	af00      	add	r7, sp, #0
 8009e6a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8009e6c:	2300      	movs	r3, #0
 8009e6e:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8009e70:	f7fe fd84 	bl	800897c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8009e74:	4b5b      	ldr	r3, [pc, #364]	; (8009fe4 <pvPortMalloc+0x180>)
 8009e76:	681b      	ldr	r3, [r3, #0]
 8009e78:	2b00      	cmp	r3, #0
 8009e7a:	d101      	bne.n	8009e80 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8009e7c:	f000 f91a 	bl	800a0b4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8009e80:	4b59      	ldr	r3, [pc, #356]	; (8009fe8 <pvPortMalloc+0x184>)
 8009e82:	681a      	ldr	r2, [r3, #0]
 8009e84:	687b      	ldr	r3, [r7, #4]
 8009e86:	4013      	ands	r3, r2
 8009e88:	2b00      	cmp	r3, #0
 8009e8a:	f040 8092 	bne.w	8009fb2 <pvPortMalloc+0x14e>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8009e8e:	687b      	ldr	r3, [r7, #4]
 8009e90:	2b00      	cmp	r3, #0
 8009e92:	d01f      	beq.n	8009ed4 <pvPortMalloc+0x70>
			{
				xWantedSize += xHeapStructSize;
 8009e94:	2208      	movs	r2, #8
 8009e96:	687b      	ldr	r3, [r7, #4]
 8009e98:	4413      	add	r3, r2
 8009e9a:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8009e9c:	687b      	ldr	r3, [r7, #4]
 8009e9e:	f003 0307 	and.w	r3, r3, #7
 8009ea2:	2b00      	cmp	r3, #0
 8009ea4:	d016      	beq.n	8009ed4 <pvPortMalloc+0x70>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8009ea6:	687b      	ldr	r3, [r7, #4]
 8009ea8:	f023 0307 	bic.w	r3, r3, #7
 8009eac:	3308      	adds	r3, #8
 8009eae:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8009eb0:	687b      	ldr	r3, [r7, #4]
 8009eb2:	f003 0307 	and.w	r3, r3, #7
 8009eb6:	2b00      	cmp	r3, #0
 8009eb8:	d00c      	beq.n	8009ed4 <pvPortMalloc+0x70>
	__asm volatile
 8009eba:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009ebe:	b672      	cpsid	i
 8009ec0:	f383 8811 	msr	BASEPRI, r3
 8009ec4:	f3bf 8f6f 	isb	sy
 8009ec8:	f3bf 8f4f 	dsb	sy
 8009ecc:	b662      	cpsie	i
 8009ece:	617b      	str	r3, [r7, #20]
}
 8009ed0:	bf00      	nop
 8009ed2:	e7fe      	b.n	8009ed2 <pvPortMalloc+0x6e>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8009ed4:	687b      	ldr	r3, [r7, #4]
 8009ed6:	2b00      	cmp	r3, #0
 8009ed8:	d06b      	beq.n	8009fb2 <pvPortMalloc+0x14e>
 8009eda:	4b44      	ldr	r3, [pc, #272]	; (8009fec <pvPortMalloc+0x188>)
 8009edc:	681b      	ldr	r3, [r3, #0]
 8009ede:	687a      	ldr	r2, [r7, #4]
 8009ee0:	429a      	cmp	r2, r3
 8009ee2:	d866      	bhi.n	8009fb2 <pvPortMalloc+0x14e>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8009ee4:	4b42      	ldr	r3, [pc, #264]	; (8009ff0 <pvPortMalloc+0x18c>)
 8009ee6:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8009ee8:	4b41      	ldr	r3, [pc, #260]	; (8009ff0 <pvPortMalloc+0x18c>)
 8009eea:	681b      	ldr	r3, [r3, #0]
 8009eec:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8009eee:	e004      	b.n	8009efa <pvPortMalloc+0x96>
				{
					pxPreviousBlock = pxBlock;
 8009ef0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009ef2:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8009ef4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009ef6:	681b      	ldr	r3, [r3, #0]
 8009ef8:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8009efa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009efc:	685b      	ldr	r3, [r3, #4]
 8009efe:	687a      	ldr	r2, [r7, #4]
 8009f00:	429a      	cmp	r2, r3
 8009f02:	d903      	bls.n	8009f0c <pvPortMalloc+0xa8>
 8009f04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009f06:	681b      	ldr	r3, [r3, #0]
 8009f08:	2b00      	cmp	r3, #0
 8009f0a:	d1f1      	bne.n	8009ef0 <pvPortMalloc+0x8c>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8009f0c:	4b35      	ldr	r3, [pc, #212]	; (8009fe4 <pvPortMalloc+0x180>)
 8009f0e:	681b      	ldr	r3, [r3, #0]
 8009f10:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009f12:	429a      	cmp	r2, r3
 8009f14:	d04d      	beq.n	8009fb2 <pvPortMalloc+0x14e>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8009f16:	6a3b      	ldr	r3, [r7, #32]
 8009f18:	681b      	ldr	r3, [r3, #0]
 8009f1a:	2208      	movs	r2, #8
 8009f1c:	4413      	add	r3, r2
 8009f1e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8009f20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009f22:	681a      	ldr	r2, [r3, #0]
 8009f24:	6a3b      	ldr	r3, [r7, #32]
 8009f26:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8009f28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009f2a:	685a      	ldr	r2, [r3, #4]
 8009f2c:	687b      	ldr	r3, [r7, #4]
 8009f2e:	1ad2      	subs	r2, r2, r3
 8009f30:	2308      	movs	r3, #8
 8009f32:	005b      	lsls	r3, r3, #1
 8009f34:	429a      	cmp	r2, r3
 8009f36:	d921      	bls.n	8009f7c <pvPortMalloc+0x118>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8009f38:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009f3a:	687b      	ldr	r3, [r7, #4]
 8009f3c:	4413      	add	r3, r2
 8009f3e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8009f40:	69bb      	ldr	r3, [r7, #24]
 8009f42:	f003 0307 	and.w	r3, r3, #7
 8009f46:	2b00      	cmp	r3, #0
 8009f48:	d00c      	beq.n	8009f64 <pvPortMalloc+0x100>
	__asm volatile
 8009f4a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009f4e:	b672      	cpsid	i
 8009f50:	f383 8811 	msr	BASEPRI, r3
 8009f54:	f3bf 8f6f 	isb	sy
 8009f58:	f3bf 8f4f 	dsb	sy
 8009f5c:	b662      	cpsie	i
 8009f5e:	613b      	str	r3, [r7, #16]
}
 8009f60:	bf00      	nop
 8009f62:	e7fe      	b.n	8009f62 <pvPortMalloc+0xfe>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8009f64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009f66:	685a      	ldr	r2, [r3, #4]
 8009f68:	687b      	ldr	r3, [r7, #4]
 8009f6a:	1ad2      	subs	r2, r2, r3
 8009f6c:	69bb      	ldr	r3, [r7, #24]
 8009f6e:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8009f70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009f72:	687a      	ldr	r2, [r7, #4]
 8009f74:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8009f76:	69b8      	ldr	r0, [r7, #24]
 8009f78:	f000 f8fe 	bl	800a178 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8009f7c:	4b1b      	ldr	r3, [pc, #108]	; (8009fec <pvPortMalloc+0x188>)
 8009f7e:	681a      	ldr	r2, [r3, #0]
 8009f80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009f82:	685b      	ldr	r3, [r3, #4]
 8009f84:	1ad3      	subs	r3, r2, r3
 8009f86:	4a19      	ldr	r2, [pc, #100]	; (8009fec <pvPortMalloc+0x188>)
 8009f88:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8009f8a:	4b18      	ldr	r3, [pc, #96]	; (8009fec <pvPortMalloc+0x188>)
 8009f8c:	681a      	ldr	r2, [r3, #0]
 8009f8e:	4b19      	ldr	r3, [pc, #100]	; (8009ff4 <pvPortMalloc+0x190>)
 8009f90:	681b      	ldr	r3, [r3, #0]
 8009f92:	429a      	cmp	r2, r3
 8009f94:	d203      	bcs.n	8009f9e <pvPortMalloc+0x13a>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8009f96:	4b15      	ldr	r3, [pc, #84]	; (8009fec <pvPortMalloc+0x188>)
 8009f98:	681b      	ldr	r3, [r3, #0]
 8009f9a:	4a16      	ldr	r2, [pc, #88]	; (8009ff4 <pvPortMalloc+0x190>)
 8009f9c:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8009f9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009fa0:	685a      	ldr	r2, [r3, #4]
 8009fa2:	4b11      	ldr	r3, [pc, #68]	; (8009fe8 <pvPortMalloc+0x184>)
 8009fa4:	681b      	ldr	r3, [r3, #0]
 8009fa6:	431a      	orrs	r2, r3
 8009fa8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009faa:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8009fac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009fae:	2200      	movs	r2, #0
 8009fb0:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8009fb2:	f7fe fcf1 	bl	8008998 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8009fb6:	69fb      	ldr	r3, [r7, #28]
 8009fb8:	f003 0307 	and.w	r3, r3, #7
 8009fbc:	2b00      	cmp	r3, #0
 8009fbe:	d00c      	beq.n	8009fda <pvPortMalloc+0x176>
	__asm volatile
 8009fc0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009fc4:	b672      	cpsid	i
 8009fc6:	f383 8811 	msr	BASEPRI, r3
 8009fca:	f3bf 8f6f 	isb	sy
 8009fce:	f3bf 8f4f 	dsb	sy
 8009fd2:	b662      	cpsie	i
 8009fd4:	60fb      	str	r3, [r7, #12]
}
 8009fd6:	bf00      	nop
 8009fd8:	e7fe      	b.n	8009fd8 <pvPortMalloc+0x174>
	return pvReturn;
 8009fda:	69fb      	ldr	r3, [r7, #28]
}
 8009fdc:	4618      	mov	r0, r3
 8009fde:	3728      	adds	r7, #40	; 0x28
 8009fe0:	46bd      	mov	sp, r7
 8009fe2:	bd80      	pop	{r7, pc}
 8009fe4:	20004bf0 	.word	0x20004bf0
 8009fe8:	20004bfc 	.word	0x20004bfc
 8009fec:	20004bf4 	.word	0x20004bf4
 8009ff0:	20004be8 	.word	0x20004be8
 8009ff4:	20004bf8 	.word	0x20004bf8

08009ff8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8009ff8:	b580      	push	{r7, lr}
 8009ffa:	b086      	sub	sp, #24
 8009ffc:	af00      	add	r7, sp, #0
 8009ffe:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800a000:	687b      	ldr	r3, [r7, #4]
 800a002:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800a004:	687b      	ldr	r3, [r7, #4]
 800a006:	2b00      	cmp	r3, #0
 800a008:	d04c      	beq.n	800a0a4 <vPortFree+0xac>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800a00a:	2308      	movs	r3, #8
 800a00c:	425b      	negs	r3, r3
 800a00e:	697a      	ldr	r2, [r7, #20]
 800a010:	4413      	add	r3, r2
 800a012:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800a014:	697b      	ldr	r3, [r7, #20]
 800a016:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800a018:	693b      	ldr	r3, [r7, #16]
 800a01a:	685a      	ldr	r2, [r3, #4]
 800a01c:	4b23      	ldr	r3, [pc, #140]	; (800a0ac <vPortFree+0xb4>)
 800a01e:	681b      	ldr	r3, [r3, #0]
 800a020:	4013      	ands	r3, r2
 800a022:	2b00      	cmp	r3, #0
 800a024:	d10c      	bne.n	800a040 <vPortFree+0x48>
	__asm volatile
 800a026:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a02a:	b672      	cpsid	i
 800a02c:	f383 8811 	msr	BASEPRI, r3
 800a030:	f3bf 8f6f 	isb	sy
 800a034:	f3bf 8f4f 	dsb	sy
 800a038:	b662      	cpsie	i
 800a03a:	60fb      	str	r3, [r7, #12]
}
 800a03c:	bf00      	nop
 800a03e:	e7fe      	b.n	800a03e <vPortFree+0x46>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800a040:	693b      	ldr	r3, [r7, #16]
 800a042:	681b      	ldr	r3, [r3, #0]
 800a044:	2b00      	cmp	r3, #0
 800a046:	d00c      	beq.n	800a062 <vPortFree+0x6a>
	__asm volatile
 800a048:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a04c:	b672      	cpsid	i
 800a04e:	f383 8811 	msr	BASEPRI, r3
 800a052:	f3bf 8f6f 	isb	sy
 800a056:	f3bf 8f4f 	dsb	sy
 800a05a:	b662      	cpsie	i
 800a05c:	60bb      	str	r3, [r7, #8]
}
 800a05e:	bf00      	nop
 800a060:	e7fe      	b.n	800a060 <vPortFree+0x68>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800a062:	693b      	ldr	r3, [r7, #16]
 800a064:	685a      	ldr	r2, [r3, #4]
 800a066:	4b11      	ldr	r3, [pc, #68]	; (800a0ac <vPortFree+0xb4>)
 800a068:	681b      	ldr	r3, [r3, #0]
 800a06a:	4013      	ands	r3, r2
 800a06c:	2b00      	cmp	r3, #0
 800a06e:	d019      	beq.n	800a0a4 <vPortFree+0xac>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800a070:	693b      	ldr	r3, [r7, #16]
 800a072:	681b      	ldr	r3, [r3, #0]
 800a074:	2b00      	cmp	r3, #0
 800a076:	d115      	bne.n	800a0a4 <vPortFree+0xac>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800a078:	693b      	ldr	r3, [r7, #16]
 800a07a:	685a      	ldr	r2, [r3, #4]
 800a07c:	4b0b      	ldr	r3, [pc, #44]	; (800a0ac <vPortFree+0xb4>)
 800a07e:	681b      	ldr	r3, [r3, #0]
 800a080:	43db      	mvns	r3, r3
 800a082:	401a      	ands	r2, r3
 800a084:	693b      	ldr	r3, [r7, #16]
 800a086:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800a088:	f7fe fc78 	bl	800897c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800a08c:	693b      	ldr	r3, [r7, #16]
 800a08e:	685a      	ldr	r2, [r3, #4]
 800a090:	4b07      	ldr	r3, [pc, #28]	; (800a0b0 <vPortFree+0xb8>)
 800a092:	681b      	ldr	r3, [r3, #0]
 800a094:	4413      	add	r3, r2
 800a096:	4a06      	ldr	r2, [pc, #24]	; (800a0b0 <vPortFree+0xb8>)
 800a098:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800a09a:	6938      	ldr	r0, [r7, #16]
 800a09c:	f000 f86c 	bl	800a178 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 800a0a0:	f7fe fc7a 	bl	8008998 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800a0a4:	bf00      	nop
 800a0a6:	3718      	adds	r7, #24
 800a0a8:	46bd      	mov	sp, r7
 800a0aa:	bd80      	pop	{r7, pc}
 800a0ac:	20004bfc 	.word	0x20004bfc
 800a0b0:	20004bf4 	.word	0x20004bf4

0800a0b4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800a0b4:	b480      	push	{r7}
 800a0b6:	b085      	sub	sp, #20
 800a0b8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800a0ba:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 800a0be:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800a0c0:	4b27      	ldr	r3, [pc, #156]	; (800a160 <prvHeapInit+0xac>)
 800a0c2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800a0c4:	68fb      	ldr	r3, [r7, #12]
 800a0c6:	f003 0307 	and.w	r3, r3, #7
 800a0ca:	2b00      	cmp	r3, #0
 800a0cc:	d00c      	beq.n	800a0e8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800a0ce:	68fb      	ldr	r3, [r7, #12]
 800a0d0:	3307      	adds	r3, #7
 800a0d2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800a0d4:	68fb      	ldr	r3, [r7, #12]
 800a0d6:	f023 0307 	bic.w	r3, r3, #7
 800a0da:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800a0dc:	68ba      	ldr	r2, [r7, #8]
 800a0de:	68fb      	ldr	r3, [r7, #12]
 800a0e0:	1ad3      	subs	r3, r2, r3
 800a0e2:	4a1f      	ldr	r2, [pc, #124]	; (800a160 <prvHeapInit+0xac>)
 800a0e4:	4413      	add	r3, r2
 800a0e6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800a0e8:	68fb      	ldr	r3, [r7, #12]
 800a0ea:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800a0ec:	4a1d      	ldr	r2, [pc, #116]	; (800a164 <prvHeapInit+0xb0>)
 800a0ee:	687b      	ldr	r3, [r7, #4]
 800a0f0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800a0f2:	4b1c      	ldr	r3, [pc, #112]	; (800a164 <prvHeapInit+0xb0>)
 800a0f4:	2200      	movs	r2, #0
 800a0f6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800a0f8:	687b      	ldr	r3, [r7, #4]
 800a0fa:	68ba      	ldr	r2, [r7, #8]
 800a0fc:	4413      	add	r3, r2
 800a0fe:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800a100:	2208      	movs	r2, #8
 800a102:	68fb      	ldr	r3, [r7, #12]
 800a104:	1a9b      	subs	r3, r3, r2
 800a106:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800a108:	68fb      	ldr	r3, [r7, #12]
 800a10a:	f023 0307 	bic.w	r3, r3, #7
 800a10e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800a110:	68fb      	ldr	r3, [r7, #12]
 800a112:	4a15      	ldr	r2, [pc, #84]	; (800a168 <prvHeapInit+0xb4>)
 800a114:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800a116:	4b14      	ldr	r3, [pc, #80]	; (800a168 <prvHeapInit+0xb4>)
 800a118:	681b      	ldr	r3, [r3, #0]
 800a11a:	2200      	movs	r2, #0
 800a11c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800a11e:	4b12      	ldr	r3, [pc, #72]	; (800a168 <prvHeapInit+0xb4>)
 800a120:	681b      	ldr	r3, [r3, #0]
 800a122:	2200      	movs	r2, #0
 800a124:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800a126:	687b      	ldr	r3, [r7, #4]
 800a128:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800a12a:	683b      	ldr	r3, [r7, #0]
 800a12c:	68fa      	ldr	r2, [r7, #12]
 800a12e:	1ad2      	subs	r2, r2, r3
 800a130:	683b      	ldr	r3, [r7, #0]
 800a132:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800a134:	4b0c      	ldr	r3, [pc, #48]	; (800a168 <prvHeapInit+0xb4>)
 800a136:	681a      	ldr	r2, [r3, #0]
 800a138:	683b      	ldr	r3, [r7, #0]
 800a13a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800a13c:	683b      	ldr	r3, [r7, #0]
 800a13e:	685b      	ldr	r3, [r3, #4]
 800a140:	4a0a      	ldr	r2, [pc, #40]	; (800a16c <prvHeapInit+0xb8>)
 800a142:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800a144:	683b      	ldr	r3, [r7, #0]
 800a146:	685b      	ldr	r3, [r3, #4]
 800a148:	4a09      	ldr	r2, [pc, #36]	; (800a170 <prvHeapInit+0xbc>)
 800a14a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800a14c:	4b09      	ldr	r3, [pc, #36]	; (800a174 <prvHeapInit+0xc0>)
 800a14e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800a152:	601a      	str	r2, [r3, #0]
}
 800a154:	bf00      	nop
 800a156:	3714      	adds	r7, #20
 800a158:	46bd      	mov	sp, r7
 800a15a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a15e:	4770      	bx	lr
 800a160:	20000fe8 	.word	0x20000fe8
 800a164:	20004be8 	.word	0x20004be8
 800a168:	20004bf0 	.word	0x20004bf0
 800a16c:	20004bf8 	.word	0x20004bf8
 800a170:	20004bf4 	.word	0x20004bf4
 800a174:	20004bfc 	.word	0x20004bfc

0800a178 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800a178:	b480      	push	{r7}
 800a17a:	b085      	sub	sp, #20
 800a17c:	af00      	add	r7, sp, #0
 800a17e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800a180:	4b28      	ldr	r3, [pc, #160]	; (800a224 <prvInsertBlockIntoFreeList+0xac>)
 800a182:	60fb      	str	r3, [r7, #12]
 800a184:	e002      	b.n	800a18c <prvInsertBlockIntoFreeList+0x14>
 800a186:	68fb      	ldr	r3, [r7, #12]
 800a188:	681b      	ldr	r3, [r3, #0]
 800a18a:	60fb      	str	r3, [r7, #12]
 800a18c:	68fb      	ldr	r3, [r7, #12]
 800a18e:	681b      	ldr	r3, [r3, #0]
 800a190:	687a      	ldr	r2, [r7, #4]
 800a192:	429a      	cmp	r2, r3
 800a194:	d8f7      	bhi.n	800a186 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800a196:	68fb      	ldr	r3, [r7, #12]
 800a198:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800a19a:	68fb      	ldr	r3, [r7, #12]
 800a19c:	685b      	ldr	r3, [r3, #4]
 800a19e:	68ba      	ldr	r2, [r7, #8]
 800a1a0:	4413      	add	r3, r2
 800a1a2:	687a      	ldr	r2, [r7, #4]
 800a1a4:	429a      	cmp	r2, r3
 800a1a6:	d108      	bne.n	800a1ba <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800a1a8:	68fb      	ldr	r3, [r7, #12]
 800a1aa:	685a      	ldr	r2, [r3, #4]
 800a1ac:	687b      	ldr	r3, [r7, #4]
 800a1ae:	685b      	ldr	r3, [r3, #4]
 800a1b0:	441a      	add	r2, r3
 800a1b2:	68fb      	ldr	r3, [r7, #12]
 800a1b4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800a1b6:	68fb      	ldr	r3, [r7, #12]
 800a1b8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800a1ba:	687b      	ldr	r3, [r7, #4]
 800a1bc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800a1be:	687b      	ldr	r3, [r7, #4]
 800a1c0:	685b      	ldr	r3, [r3, #4]
 800a1c2:	68ba      	ldr	r2, [r7, #8]
 800a1c4:	441a      	add	r2, r3
 800a1c6:	68fb      	ldr	r3, [r7, #12]
 800a1c8:	681b      	ldr	r3, [r3, #0]
 800a1ca:	429a      	cmp	r2, r3
 800a1cc:	d118      	bne.n	800a200 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800a1ce:	68fb      	ldr	r3, [r7, #12]
 800a1d0:	681a      	ldr	r2, [r3, #0]
 800a1d2:	4b15      	ldr	r3, [pc, #84]	; (800a228 <prvInsertBlockIntoFreeList+0xb0>)
 800a1d4:	681b      	ldr	r3, [r3, #0]
 800a1d6:	429a      	cmp	r2, r3
 800a1d8:	d00d      	beq.n	800a1f6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800a1da:	687b      	ldr	r3, [r7, #4]
 800a1dc:	685a      	ldr	r2, [r3, #4]
 800a1de:	68fb      	ldr	r3, [r7, #12]
 800a1e0:	681b      	ldr	r3, [r3, #0]
 800a1e2:	685b      	ldr	r3, [r3, #4]
 800a1e4:	441a      	add	r2, r3
 800a1e6:	687b      	ldr	r3, [r7, #4]
 800a1e8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800a1ea:	68fb      	ldr	r3, [r7, #12]
 800a1ec:	681b      	ldr	r3, [r3, #0]
 800a1ee:	681a      	ldr	r2, [r3, #0]
 800a1f0:	687b      	ldr	r3, [r7, #4]
 800a1f2:	601a      	str	r2, [r3, #0]
 800a1f4:	e008      	b.n	800a208 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800a1f6:	4b0c      	ldr	r3, [pc, #48]	; (800a228 <prvInsertBlockIntoFreeList+0xb0>)
 800a1f8:	681a      	ldr	r2, [r3, #0]
 800a1fa:	687b      	ldr	r3, [r7, #4]
 800a1fc:	601a      	str	r2, [r3, #0]
 800a1fe:	e003      	b.n	800a208 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800a200:	68fb      	ldr	r3, [r7, #12]
 800a202:	681a      	ldr	r2, [r3, #0]
 800a204:	687b      	ldr	r3, [r7, #4]
 800a206:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800a208:	68fa      	ldr	r2, [r7, #12]
 800a20a:	687b      	ldr	r3, [r7, #4]
 800a20c:	429a      	cmp	r2, r3
 800a20e:	d002      	beq.n	800a216 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800a210:	68fb      	ldr	r3, [r7, #12]
 800a212:	687a      	ldr	r2, [r7, #4]
 800a214:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800a216:	bf00      	nop
 800a218:	3714      	adds	r7, #20
 800a21a:	46bd      	mov	sp, r7
 800a21c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a220:	4770      	bx	lr
 800a222:	bf00      	nop
 800a224:	20004be8 	.word	0x20004be8
 800a228:	20004bf0 	.word	0x20004bf0

0800a22c <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 800a22c:	b580      	push	{r7, lr}
 800a22e:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 800a230:	4904      	ldr	r1, [pc, #16]	; (800a244 <MX_FATFS_Init+0x18>)
 800a232:	4805      	ldr	r0, [pc, #20]	; (800a248 <MX_FATFS_Init+0x1c>)
 800a234:	f7fd f9f2 	bl	800761c <FATFS_LinkDriver>
 800a238:	4603      	mov	r3, r0
 800a23a:	461a      	mov	r2, r3
 800a23c:	4b03      	ldr	r3, [pc, #12]	; (800a24c <MX_FATFS_Init+0x20>)
 800a23e:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 800a240:	bf00      	nop
 800a242:	bd80      	pop	{r7, pc}
 800a244:	20004d34 	.word	0x20004d34
 800a248:	20000194 	.word	0x20000194
 800a24c:	20004d38 	.word	0x20004d38

0800a250 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800a250:	b580      	push	{r7, lr}
 800a252:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800a254:	f7f6 f958 	bl	8000508 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800a258:	f000 f81c 	bl	800a294 <_Z18SystemClock_Configv>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800a25c:	f000 f934 	bl	800a4c8 <_ZL12MX_GPIO_Initv>
  MX_ETH_Init();
 800a260:	f000 f8b6 	bl	800a3d0 <_ZL11MX_ETH_Initv>
  MX_USART3_UART_Init();
 800a264:	f000 f8fc 	bl	800a460 <_ZL19MX_USART3_UART_Initv>
  MX_FATFS_Init();
 800a268:	f7ff ffe0 	bl	800a22c <MX_FATFS_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 800a26c:	f7fd f9ec 	bl	8007648 <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 800a270:	4a05      	ldr	r2, [pc, #20]	; (800a288 <main+0x38>)
 800a272:	2100      	movs	r1, #0
 800a274:	4805      	ldr	r0, [pc, #20]	; (800a28c <main+0x3c>)
 800a276:	f7fd fa51 	bl	800771c <osThreadNew>
 800a27a:	4603      	mov	r3, r0
 800a27c:	4a04      	ldr	r2, [pc, #16]	; (800a290 <main+0x40>)
 800a27e:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 800a280:	f7fd fa16 	bl	80076b0 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800a284:	e7fe      	b.n	800a284 <main+0x34>
 800a286:	bf00      	nop
 800a288:	0800ba70 	.word	0x0800ba70
 800a28c:	0800a60d 	.word	0x0800a60d
 800a290:	20004ccc 	.word	0x20004ccc

0800a294 <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800a294:	b580      	push	{r7, lr}
 800a296:	b0b4      	sub	sp, #208	; 0xd0
 800a298:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800a29a:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 800a29e:	2230      	movs	r2, #48	; 0x30
 800a2a0:	2100      	movs	r1, #0
 800a2a2:	4618      	mov	r0, r3
 800a2a4:	f001 fa6a 	bl	800b77c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800a2a8:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 800a2ac:	2200      	movs	r2, #0
 800a2ae:	601a      	str	r2, [r3, #0]
 800a2b0:	605a      	str	r2, [r3, #4]
 800a2b2:	609a      	str	r2, [r3, #8]
 800a2b4:	60da      	str	r2, [r3, #12]
 800a2b6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800a2b8:	f107 0308 	add.w	r3, r7, #8
 800a2bc:	2284      	movs	r2, #132	; 0x84
 800a2be:	2100      	movs	r1, #0
 800a2c0:	4618      	mov	r0, r3
 800a2c2:	f001 fa5b 	bl	800b77c <memset>

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 800a2c6:	f7f8 fa5b 	bl	8002780 <HAL_PWR_EnableBkUpAccess>
  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800a2ca:	4b3e      	ldr	r3, [pc, #248]	; (800a3c4 <_Z18SystemClock_Configv+0x130>)
 800a2cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a2ce:	4a3d      	ldr	r2, [pc, #244]	; (800a3c4 <_Z18SystemClock_Configv+0x130>)
 800a2d0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800a2d4:	6413      	str	r3, [r2, #64]	; 0x40
 800a2d6:	4b3b      	ldr	r3, [pc, #236]	; (800a3c4 <_Z18SystemClock_Configv+0x130>)
 800a2d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a2da:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800a2de:	607b      	str	r3, [r7, #4]
 800a2e0:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 800a2e2:	4b39      	ldr	r3, [pc, #228]	; (800a3c8 <_Z18SystemClock_Configv+0x134>)
 800a2e4:	681b      	ldr	r3, [r3, #0]
 800a2e6:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 800a2ea:	4a37      	ldr	r2, [pc, #220]	; (800a3c8 <_Z18SystemClock_Configv+0x134>)
 800a2ec:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800a2f0:	6013      	str	r3, [r2, #0]
 800a2f2:	4b35      	ldr	r3, [pc, #212]	; (800a3c8 <_Z18SystemClock_Configv+0x134>)
 800a2f4:	681b      	ldr	r3, [r3, #0]
 800a2f6:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800a2fa:	603b      	str	r3, [r7, #0]
 800a2fc:	683b      	ldr	r3, [r7, #0]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800a2fe:	2301      	movs	r3, #1
 800a300:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 800a304:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 800a308:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800a30c:	2302      	movs	r3, #2
 800a30e:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800a312:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800a316:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  RCC_OscInitStruct.PLL.PLLM = 4;
 800a31a:	2304      	movs	r3, #4
 800a31c:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
  RCC_OscInitStruct.PLL.PLLN = 72;
 800a320:	2348      	movs	r3, #72	; 0x48
 800a322:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800a326:	2302      	movs	r3, #2
 800a328:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  RCC_OscInitStruct.PLL.PLLQ = 3;
 800a32c:	2303      	movs	r3, #3
 800a32e:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800a332:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 800a336:	4618      	mov	r0, r3
 800a338:	f7f8 fa32 	bl	80027a0 <HAL_RCC_OscConfig>
 800a33c:	4603      	mov	r3, r0
 800a33e:	2b00      	cmp	r3, #0
 800a340:	bf14      	ite	ne
 800a342:	2301      	movne	r3, #1
 800a344:	2300      	moveq	r3, #0
 800a346:	b2db      	uxtb	r3, r3
 800a348:	2b00      	cmp	r3, #0
 800a34a:	d001      	beq.n	800a350 <_Z18SystemClock_Configv+0xbc>
  {
    Error_Handler();
 800a34c:	f000 f980 	bl	800a650 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800a350:	230f      	movs	r3, #15
 800a352:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800a356:	2302      	movs	r3, #2
 800a358:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800a35c:	2300      	movs	r3, #0
 800a35e:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800a362:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800a366:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800a36a:	2300      	movs	r3, #0
 800a36c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800a370:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 800a374:	2102      	movs	r1, #2
 800a376:	4618      	mov	r0, r3
 800a378:	f7f8 fcb6 	bl	8002ce8 <HAL_RCC_ClockConfig>
 800a37c:	4603      	mov	r3, r0
 800a37e:	2b00      	cmp	r3, #0
 800a380:	bf14      	ite	ne
 800a382:	2301      	movne	r3, #1
 800a384:	2300      	moveq	r3, #0
 800a386:	b2db      	uxtb	r3, r3
 800a388:	2b00      	cmp	r3, #0
 800a38a:	d001      	beq.n	800a390 <_Z18SystemClock_Configv+0xfc>
  {
    Error_Handler();
 800a38c:	f000 f960 	bl	800a650 <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3|RCC_PERIPHCLK_CLK48;
 800a390:	4b0e      	ldr	r3, [pc, #56]	; (800a3cc <_Z18SystemClock_Configv+0x138>)
 800a392:	60bb      	str	r3, [r7, #8]
  PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 800a394:	2300      	movs	r3, #0
 800a396:	657b      	str	r3, [r7, #84]	; 0x54
  PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLL;
 800a398:	2300      	movs	r3, #0
 800a39a:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800a39e:	f107 0308 	add.w	r3, r7, #8
 800a3a2:	4618      	mov	r0, r3
 800a3a4:	f7f8 fed4 	bl	8003150 <HAL_RCCEx_PeriphCLKConfig>
 800a3a8:	4603      	mov	r3, r0
 800a3aa:	2b00      	cmp	r3, #0
 800a3ac:	bf14      	ite	ne
 800a3ae:	2301      	movne	r3, #1
 800a3b0:	2300      	moveq	r3, #0
 800a3b2:	b2db      	uxtb	r3, r3
 800a3b4:	2b00      	cmp	r3, #0
 800a3b6:	d001      	beq.n	800a3bc <_Z18SystemClock_Configv+0x128>
  {
    Error_Handler();
 800a3b8:	f000 f94a 	bl	800a650 <Error_Handler>
  }
}
 800a3bc:	bf00      	nop
 800a3be:	37d0      	adds	r7, #208	; 0xd0
 800a3c0:	46bd      	mov	sp, r7
 800a3c2:	bd80      	pop	{r7, pc}
 800a3c4:	40023800 	.word	0x40023800
 800a3c8:	40007000 	.word	0x40007000
 800a3cc:	00200100 	.word	0x00200100

0800a3d0 <_ZL11MX_ETH_Initv>:
  * @brief ETH Initialization Function
  * @param None
  * @retval None
  */
static void MX_ETH_Init(void)
{
 800a3d0:	b580      	push	{r7, lr}
 800a3d2:	af00      	add	r7, sp, #0
   static uint8_t MACAddr[6];

  /* USER CODE BEGIN ETH_Init 1 */

  /* USER CODE END ETH_Init 1 */
  heth.Instance = ETH;
 800a3d4:	4b1f      	ldr	r3, [pc, #124]	; (800a454 <_ZL11MX_ETH_Initv+0x84>)
 800a3d6:	4a20      	ldr	r2, [pc, #128]	; (800a458 <_ZL11MX_ETH_Initv+0x88>)
 800a3d8:	601a      	str	r2, [r3, #0]
  heth.Init.AutoNegotiation = ETH_AUTONEGOTIATION_ENABLE;
 800a3da:	4b1e      	ldr	r3, [pc, #120]	; (800a454 <_ZL11MX_ETH_Initv+0x84>)
 800a3dc:	2201      	movs	r2, #1
 800a3de:	605a      	str	r2, [r3, #4]
  heth.Init.Speed = ETH_SPEED_100M;
 800a3e0:	4b1c      	ldr	r3, [pc, #112]	; (800a454 <_ZL11MX_ETH_Initv+0x84>)
 800a3e2:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800a3e6:	609a      	str	r2, [r3, #8]
  heth.Init.DuplexMode = ETH_MODE_FULLDUPLEX;
 800a3e8:	4b1a      	ldr	r3, [pc, #104]	; (800a454 <_ZL11MX_ETH_Initv+0x84>)
 800a3ea:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800a3ee:	60da      	str	r2, [r3, #12]
  heth.Init.PhyAddress = LAN8742A_PHY_ADDRESS;
 800a3f0:	4b18      	ldr	r3, [pc, #96]	; (800a454 <_ZL11MX_ETH_Initv+0x84>)
 800a3f2:	2200      	movs	r2, #0
 800a3f4:	821a      	strh	r2, [r3, #16]
  MACAddr[0] = 0x00;
 800a3f6:	4b19      	ldr	r3, [pc, #100]	; (800a45c <_ZL11MX_ETH_Initv+0x8c>)
 800a3f8:	2200      	movs	r2, #0
 800a3fa:	701a      	strb	r2, [r3, #0]
  MACAddr[1] = 0x80;
 800a3fc:	4b17      	ldr	r3, [pc, #92]	; (800a45c <_ZL11MX_ETH_Initv+0x8c>)
 800a3fe:	2280      	movs	r2, #128	; 0x80
 800a400:	705a      	strb	r2, [r3, #1]
  MACAddr[2] = 0xE1;
 800a402:	4b16      	ldr	r3, [pc, #88]	; (800a45c <_ZL11MX_ETH_Initv+0x8c>)
 800a404:	22e1      	movs	r2, #225	; 0xe1
 800a406:	709a      	strb	r2, [r3, #2]
  MACAddr[3] = 0x00;
 800a408:	4b14      	ldr	r3, [pc, #80]	; (800a45c <_ZL11MX_ETH_Initv+0x8c>)
 800a40a:	2200      	movs	r2, #0
 800a40c:	70da      	strb	r2, [r3, #3]
  MACAddr[4] = 0x00;
 800a40e:	4b13      	ldr	r3, [pc, #76]	; (800a45c <_ZL11MX_ETH_Initv+0x8c>)
 800a410:	2200      	movs	r2, #0
 800a412:	711a      	strb	r2, [r3, #4]
  MACAddr[5] = 0x00;
 800a414:	4b11      	ldr	r3, [pc, #68]	; (800a45c <_ZL11MX_ETH_Initv+0x8c>)
 800a416:	2200      	movs	r2, #0
 800a418:	715a      	strb	r2, [r3, #5]
  heth.Init.MACAddr = &MACAddr[0];
 800a41a:	4b0e      	ldr	r3, [pc, #56]	; (800a454 <_ZL11MX_ETH_Initv+0x84>)
 800a41c:	4a0f      	ldr	r2, [pc, #60]	; (800a45c <_ZL11MX_ETH_Initv+0x8c>)
 800a41e:	615a      	str	r2, [r3, #20]
  heth.Init.RxMode = ETH_RXPOLLING_MODE;
 800a420:	4b0c      	ldr	r3, [pc, #48]	; (800a454 <_ZL11MX_ETH_Initv+0x84>)
 800a422:	2200      	movs	r2, #0
 800a424:	619a      	str	r2, [r3, #24]
  heth.Init.ChecksumMode = ETH_CHECKSUM_BY_HARDWARE;
 800a426:	4b0b      	ldr	r3, [pc, #44]	; (800a454 <_ZL11MX_ETH_Initv+0x84>)
 800a428:	2200      	movs	r2, #0
 800a42a:	61da      	str	r2, [r3, #28]
  heth.Init.MediaInterface = ETH_MEDIA_INTERFACE_RMII;
 800a42c:	4b09      	ldr	r3, [pc, #36]	; (800a454 <_ZL11MX_ETH_Initv+0x84>)
 800a42e:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 800a432:	621a      	str	r2, [r3, #32]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  if (HAL_ETH_Init(&heth) != HAL_OK)
 800a434:	4807      	ldr	r0, [pc, #28]	; (800a454 <_ZL11MX_ETH_Initv+0x84>)
 800a436:	f7f6 f99b 	bl	8000770 <HAL_ETH_Init>
 800a43a:	4603      	mov	r3, r0
 800a43c:	2b00      	cmp	r3, #0
 800a43e:	bf14      	ite	ne
 800a440:	2301      	movne	r3, #1
 800a442:	2300      	moveq	r3, #0
 800a444:	b2db      	uxtb	r3, r3
 800a446:	2b00      	cmp	r3, #0
 800a448:	d001      	beq.n	800a44e <_ZL11MX_ETH_Initv+0x7e>
  {
    Error_Handler();
 800a44a:	f000 f901 	bl	800a650 <Error_Handler>
  }
  /* USER CODE BEGIN ETH_Init 2 */

  /* USER CODE END ETH_Init 2 */

}
 800a44e:	bf00      	nop
 800a450:	bd80      	pop	{r7, pc}
 800a452:	bf00      	nop
 800a454:	20004c00 	.word	0x20004c00
 800a458:	40028000 	.word	0x40028000
 800a45c:	20004cd0 	.word	0x20004cd0

0800a460 <_ZL19MX_USART3_UART_Initv>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 800a460:	b580      	push	{r7, lr}
 800a462:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 800a464:	4b16      	ldr	r3, [pc, #88]	; (800a4c0 <_ZL19MX_USART3_UART_Initv+0x60>)
 800a466:	4a17      	ldr	r2, [pc, #92]	; (800a4c4 <_ZL19MX_USART3_UART_Initv+0x64>)
 800a468:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 800a46a:	4b15      	ldr	r3, [pc, #84]	; (800a4c0 <_ZL19MX_USART3_UART_Initv+0x60>)
 800a46c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800a470:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800a472:	4b13      	ldr	r3, [pc, #76]	; (800a4c0 <_ZL19MX_USART3_UART_Initv+0x60>)
 800a474:	2200      	movs	r2, #0
 800a476:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 800a478:	4b11      	ldr	r3, [pc, #68]	; (800a4c0 <_ZL19MX_USART3_UART_Initv+0x60>)
 800a47a:	2200      	movs	r2, #0
 800a47c:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800a47e:	4b10      	ldr	r3, [pc, #64]	; (800a4c0 <_ZL19MX_USART3_UART_Initv+0x60>)
 800a480:	2200      	movs	r2, #0
 800a482:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 800a484:	4b0e      	ldr	r3, [pc, #56]	; (800a4c0 <_ZL19MX_USART3_UART_Initv+0x60>)
 800a486:	220c      	movs	r2, #12
 800a488:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800a48a:	4b0d      	ldr	r3, [pc, #52]	; (800a4c0 <_ZL19MX_USART3_UART_Initv+0x60>)
 800a48c:	2200      	movs	r2, #0
 800a48e:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 800a490:	4b0b      	ldr	r3, [pc, #44]	; (800a4c0 <_ZL19MX_USART3_UART_Initv+0x60>)
 800a492:	2200      	movs	r2, #0
 800a494:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800a496:	4b0a      	ldr	r3, [pc, #40]	; (800a4c0 <_ZL19MX_USART3_UART_Initv+0x60>)
 800a498:	2200      	movs	r2, #0
 800a49a:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800a49c:	4b08      	ldr	r3, [pc, #32]	; (800a4c0 <_ZL19MX_USART3_UART_Initv+0x60>)
 800a49e:	2200      	movs	r2, #0
 800a4a0:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800a4a2:	4807      	ldr	r0, [pc, #28]	; (800a4c0 <_ZL19MX_USART3_UART_Initv+0x60>)
 800a4a4:	f7f9 fd24 	bl	8003ef0 <HAL_UART_Init>
 800a4a8:	4603      	mov	r3, r0
 800a4aa:	2b00      	cmp	r3, #0
 800a4ac:	bf14      	ite	ne
 800a4ae:	2301      	movne	r3, #1
 800a4b0:	2300      	moveq	r3, #0
 800a4b2:	b2db      	uxtb	r3, r3
 800a4b4:	2b00      	cmp	r3, #0
 800a4b6:	d001      	beq.n	800a4bc <_ZL19MX_USART3_UART_Initv+0x5c>
  {
    Error_Handler();
 800a4b8:	f000 f8ca 	bl	800a650 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800a4bc:	bf00      	nop
 800a4be:	bd80      	pop	{r7, pc}
 800a4c0:	20004c48 	.word	0x20004c48
 800a4c4:	40004800 	.word	0x40004800

0800a4c8 <_ZL12MX_GPIO_Initv>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800a4c8:	b580      	push	{r7, lr}
 800a4ca:	b08c      	sub	sp, #48	; 0x30
 800a4cc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800a4ce:	f107 031c 	add.w	r3, r7, #28
 800a4d2:	2200      	movs	r2, #0
 800a4d4:	601a      	str	r2, [r3, #0]
 800a4d6:	605a      	str	r2, [r3, #4]
 800a4d8:	609a      	str	r2, [r3, #8]
 800a4da:	60da      	str	r2, [r3, #12]
 800a4dc:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800a4de:	4b46      	ldr	r3, [pc, #280]	; (800a5f8 <_ZL12MX_GPIO_Initv+0x130>)
 800a4e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a4e2:	4a45      	ldr	r2, [pc, #276]	; (800a5f8 <_ZL12MX_GPIO_Initv+0x130>)
 800a4e4:	f043 0304 	orr.w	r3, r3, #4
 800a4e8:	6313      	str	r3, [r2, #48]	; 0x30
 800a4ea:	4b43      	ldr	r3, [pc, #268]	; (800a5f8 <_ZL12MX_GPIO_Initv+0x130>)
 800a4ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a4ee:	f003 0304 	and.w	r3, r3, #4
 800a4f2:	61bb      	str	r3, [r7, #24]
 800a4f4:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800a4f6:	4b40      	ldr	r3, [pc, #256]	; (800a5f8 <_ZL12MX_GPIO_Initv+0x130>)
 800a4f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a4fa:	4a3f      	ldr	r2, [pc, #252]	; (800a5f8 <_ZL12MX_GPIO_Initv+0x130>)
 800a4fc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a500:	6313      	str	r3, [r2, #48]	; 0x30
 800a502:	4b3d      	ldr	r3, [pc, #244]	; (800a5f8 <_ZL12MX_GPIO_Initv+0x130>)
 800a504:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a506:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a50a:	617b      	str	r3, [r7, #20]
 800a50c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800a50e:	4b3a      	ldr	r3, [pc, #232]	; (800a5f8 <_ZL12MX_GPIO_Initv+0x130>)
 800a510:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a512:	4a39      	ldr	r2, [pc, #228]	; (800a5f8 <_ZL12MX_GPIO_Initv+0x130>)
 800a514:	f043 0301 	orr.w	r3, r3, #1
 800a518:	6313      	str	r3, [r2, #48]	; 0x30
 800a51a:	4b37      	ldr	r3, [pc, #220]	; (800a5f8 <_ZL12MX_GPIO_Initv+0x130>)
 800a51c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a51e:	f003 0301 	and.w	r3, r3, #1
 800a522:	613b      	str	r3, [r7, #16]
 800a524:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800a526:	4b34      	ldr	r3, [pc, #208]	; (800a5f8 <_ZL12MX_GPIO_Initv+0x130>)
 800a528:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a52a:	4a33      	ldr	r2, [pc, #204]	; (800a5f8 <_ZL12MX_GPIO_Initv+0x130>)
 800a52c:	f043 0302 	orr.w	r3, r3, #2
 800a530:	6313      	str	r3, [r2, #48]	; 0x30
 800a532:	4b31      	ldr	r3, [pc, #196]	; (800a5f8 <_ZL12MX_GPIO_Initv+0x130>)
 800a534:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a536:	f003 0302 	and.w	r3, r3, #2
 800a53a:	60fb      	str	r3, [r7, #12]
 800a53c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800a53e:	4b2e      	ldr	r3, [pc, #184]	; (800a5f8 <_ZL12MX_GPIO_Initv+0x130>)
 800a540:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a542:	4a2d      	ldr	r2, [pc, #180]	; (800a5f8 <_ZL12MX_GPIO_Initv+0x130>)
 800a544:	f043 0308 	orr.w	r3, r3, #8
 800a548:	6313      	str	r3, [r2, #48]	; 0x30
 800a54a:	4b2b      	ldr	r3, [pc, #172]	; (800a5f8 <_ZL12MX_GPIO_Initv+0x130>)
 800a54c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a54e:	f003 0308 	and.w	r3, r3, #8
 800a552:	60bb      	str	r3, [r7, #8]
 800a554:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800a556:	4b28      	ldr	r3, [pc, #160]	; (800a5f8 <_ZL12MX_GPIO_Initv+0x130>)
 800a558:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a55a:	4a27      	ldr	r2, [pc, #156]	; (800a5f8 <_ZL12MX_GPIO_Initv+0x130>)
 800a55c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a560:	6313      	str	r3, [r2, #48]	; 0x30
 800a562:	4b25      	ldr	r3, [pc, #148]	; (800a5f8 <_ZL12MX_GPIO_Initv+0x130>)
 800a564:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a566:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a56a:	607b      	str	r3, [r7, #4]
 800a56c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 800a56e:	2200      	movs	r2, #0
 800a570:	f244 0181 	movw	r1, #16513	; 0x4081
 800a574:	4821      	ldr	r0, [pc, #132]	; (800a5fc <_ZL12MX_GPIO_Initv+0x134>)
 800a576:	f7f6 ff11 	bl	800139c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 800a57a:	2200      	movs	r2, #0
 800a57c:	2140      	movs	r1, #64	; 0x40
 800a57e:	4820      	ldr	r0, [pc, #128]	; (800a600 <_ZL12MX_GPIO_Initv+0x138>)
 800a580:	f7f6 ff0c 	bl	800139c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USER_Btn_Pin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 800a584:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800a588:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800a58a:	4b1e      	ldr	r3, [pc, #120]	; (800a604 <_ZL12MX_GPIO_Initv+0x13c>)
 800a58c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a58e:	2300      	movs	r3, #0
 800a590:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 800a592:	f107 031c 	add.w	r3, r7, #28
 800a596:	4619      	mov	r1, r3
 800a598:	481b      	ldr	r0, [pc, #108]	; (800a608 <_ZL12MX_GPIO_Initv+0x140>)
 800a59a:	f7f6 fd53 	bl	8001044 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 800a59e:	f244 0381 	movw	r3, #16513	; 0x4081
 800a5a2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800a5a4:	2301      	movs	r3, #1
 800a5a6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a5a8:	2300      	movs	r3, #0
 800a5aa:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800a5ac:	2300      	movs	r3, #0
 800a5ae:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800a5b0:	f107 031c 	add.w	r3, r7, #28
 800a5b4:	4619      	mov	r1, r3
 800a5b6:	4811      	ldr	r0, [pc, #68]	; (800a5fc <_ZL12MX_GPIO_Initv+0x134>)
 800a5b8:	f7f6 fd44 	bl	8001044 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 800a5bc:	2340      	movs	r3, #64	; 0x40
 800a5be:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800a5c0:	2301      	movs	r3, #1
 800a5c2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a5c4:	2300      	movs	r3, #0
 800a5c6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800a5c8:	2300      	movs	r3, #0
 800a5ca:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 800a5cc:	f107 031c 	add.w	r3, r7, #28
 800a5d0:	4619      	mov	r1, r3
 800a5d2:	480b      	ldr	r0, [pc, #44]	; (800a600 <_ZL12MX_GPIO_Initv+0x138>)
 800a5d4:	f7f6 fd36 	bl	8001044 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 800a5d8:	2380      	movs	r3, #128	; 0x80
 800a5da:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800a5dc:	2300      	movs	r3, #0
 800a5de:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a5e0:	2300      	movs	r3, #0
 800a5e2:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 800a5e4:	f107 031c 	add.w	r3, r7, #28
 800a5e8:	4619      	mov	r1, r3
 800a5ea:	4805      	ldr	r0, [pc, #20]	; (800a600 <_ZL12MX_GPIO_Initv+0x138>)
 800a5ec:	f7f6 fd2a 	bl	8001044 <HAL_GPIO_Init>

}
 800a5f0:	bf00      	nop
 800a5f2:	3730      	adds	r7, #48	; 0x30
 800a5f4:	46bd      	mov	sp, r7
 800a5f6:	bd80      	pop	{r7, pc}
 800a5f8:	40023800 	.word	0x40023800
 800a5fc:	40020400 	.word	0x40020400
 800a600:	40021800 	.word	0x40021800
 800a604:	10110000 	.word	0x10110000
 800a608:	40020800 	.word	0x40020800

0800a60c <_Z16StartDefaultTaskPv>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 800a60c:	b580      	push	{r7, lr}
 800a60e:	b082      	sub	sp, #8
 800a610:	af00      	add	r7, sp, #0
 800a612:	6078      	str	r0, [r7, #4]
  /* init code for USB_DEVICE */
  MX_USB_DEVICE_Init();
 800a614:	f000 fa10 	bl	800aa38 <MX_USB_DEVICE_Init>
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
	HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
 800a618:	2120      	movs	r1, #32
 800a61a:	4803      	ldr	r0, [pc, #12]	; (800a628 <_Z16StartDefaultTaskPv+0x1c>)
 800a61c:	f7f6 fed7 	bl	80013ce <HAL_GPIO_TogglePin>
    osDelay(1);
 800a620:	2001      	movs	r0, #1
 800a622:	f7fd f921 	bl	8007868 <osDelay>
	HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
 800a626:	e7f7      	b.n	800a618 <_Z16StartDefaultTaskPv+0xc>
 800a628:	40020000 	.word	0x40020000

0800a62c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800a62c:	b580      	push	{r7, lr}
 800a62e:	b082      	sub	sp, #8
 800a630:	af00      	add	r7, sp, #0
 800a632:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM14) {
 800a634:	687b      	ldr	r3, [r7, #4]
 800a636:	681b      	ldr	r3, [r3, #0]
 800a638:	4a04      	ldr	r2, [pc, #16]	; (800a64c <HAL_TIM_PeriodElapsedCallback+0x20>)
 800a63a:	4293      	cmp	r3, r2
 800a63c:	d101      	bne.n	800a642 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 800a63e:	f7f5 ff71 	bl	8000524 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800a642:	bf00      	nop
 800a644:	3708      	adds	r7, #8
 800a646:	46bd      	mov	sp, r7
 800a648:	bd80      	pop	{r7, pc}
 800a64a:	bf00      	nop
 800a64c:	40002000 	.word	0x40002000

0800a650 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800a650:	b480      	push	{r7}
 800a652:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 800a654:	b672      	cpsid	i
}
 800a656:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800a658:	e7fe      	b.n	800a658 <Error_Handler+0x8>
	...

0800a65c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800a65c:	b580      	push	{r7, lr}
 800a65e:	b082      	sub	sp, #8
 800a660:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 800a662:	4b11      	ldr	r3, [pc, #68]	; (800a6a8 <HAL_MspInit+0x4c>)
 800a664:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a666:	4a10      	ldr	r2, [pc, #64]	; (800a6a8 <HAL_MspInit+0x4c>)
 800a668:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800a66c:	6413      	str	r3, [r2, #64]	; 0x40
 800a66e:	4b0e      	ldr	r3, [pc, #56]	; (800a6a8 <HAL_MspInit+0x4c>)
 800a670:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a672:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800a676:	607b      	str	r3, [r7, #4]
 800a678:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800a67a:	4b0b      	ldr	r3, [pc, #44]	; (800a6a8 <HAL_MspInit+0x4c>)
 800a67c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a67e:	4a0a      	ldr	r2, [pc, #40]	; (800a6a8 <HAL_MspInit+0x4c>)
 800a680:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800a684:	6453      	str	r3, [r2, #68]	; 0x44
 800a686:	4b08      	ldr	r3, [pc, #32]	; (800a6a8 <HAL_MspInit+0x4c>)
 800a688:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a68a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800a68e:	603b      	str	r3, [r7, #0]
 800a690:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800a692:	2200      	movs	r2, #0
 800a694:	210f      	movs	r1, #15
 800a696:	f06f 0001 	mvn.w	r0, #1
 800a69a:	f7f6 f83f 	bl	800071c <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800a69e:	bf00      	nop
 800a6a0:	3708      	adds	r7, #8
 800a6a2:	46bd      	mov	sp, r7
 800a6a4:	bd80      	pop	{r7, pc}
 800a6a6:	bf00      	nop
 800a6a8:	40023800 	.word	0x40023800

0800a6ac <HAL_ETH_MspInit>:
* This function configures the hardware resources used in this example
* @param heth: ETH handle pointer
* @retval None
*/
void HAL_ETH_MspInit(ETH_HandleTypeDef* heth)
{
 800a6ac:	b580      	push	{r7, lr}
 800a6ae:	b08e      	sub	sp, #56	; 0x38
 800a6b0:	af00      	add	r7, sp, #0
 800a6b2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800a6b4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800a6b8:	2200      	movs	r2, #0
 800a6ba:	601a      	str	r2, [r3, #0]
 800a6bc:	605a      	str	r2, [r3, #4]
 800a6be:	609a      	str	r2, [r3, #8]
 800a6c0:	60da      	str	r2, [r3, #12]
 800a6c2:	611a      	str	r2, [r3, #16]
  if(heth->Instance==ETH)
 800a6c4:	687b      	ldr	r3, [r7, #4]
 800a6c6:	681b      	ldr	r3, [r3, #0]
 800a6c8:	4a4e      	ldr	r2, [pc, #312]	; (800a804 <HAL_ETH_MspInit+0x158>)
 800a6ca:	4293      	cmp	r3, r2
 800a6cc:	f040 8096 	bne.w	800a7fc <HAL_ETH_MspInit+0x150>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ETH_CLK_ENABLE();
 800a6d0:	4b4d      	ldr	r3, [pc, #308]	; (800a808 <HAL_ETH_MspInit+0x15c>)
 800a6d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a6d4:	4a4c      	ldr	r2, [pc, #304]	; (800a808 <HAL_ETH_MspInit+0x15c>)
 800a6d6:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800a6da:	6313      	str	r3, [r2, #48]	; 0x30
 800a6dc:	4b4a      	ldr	r3, [pc, #296]	; (800a808 <HAL_ETH_MspInit+0x15c>)
 800a6de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a6e0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a6e4:	623b      	str	r3, [r7, #32]
 800a6e6:	6a3b      	ldr	r3, [r7, #32]
 800a6e8:	4b47      	ldr	r3, [pc, #284]	; (800a808 <HAL_ETH_MspInit+0x15c>)
 800a6ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a6ec:	4a46      	ldr	r2, [pc, #280]	; (800a808 <HAL_ETH_MspInit+0x15c>)
 800a6ee:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800a6f2:	6313      	str	r3, [r2, #48]	; 0x30
 800a6f4:	4b44      	ldr	r3, [pc, #272]	; (800a808 <HAL_ETH_MspInit+0x15c>)
 800a6f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a6f8:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800a6fc:	61fb      	str	r3, [r7, #28]
 800a6fe:	69fb      	ldr	r3, [r7, #28]
 800a700:	4b41      	ldr	r3, [pc, #260]	; (800a808 <HAL_ETH_MspInit+0x15c>)
 800a702:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a704:	4a40      	ldr	r2, [pc, #256]	; (800a808 <HAL_ETH_MspInit+0x15c>)
 800a706:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800a70a:	6313      	str	r3, [r2, #48]	; 0x30
 800a70c:	4b3e      	ldr	r3, [pc, #248]	; (800a808 <HAL_ETH_MspInit+0x15c>)
 800a70e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a710:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800a714:	61bb      	str	r3, [r7, #24]
 800a716:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800a718:	4b3b      	ldr	r3, [pc, #236]	; (800a808 <HAL_ETH_MspInit+0x15c>)
 800a71a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a71c:	4a3a      	ldr	r2, [pc, #232]	; (800a808 <HAL_ETH_MspInit+0x15c>)
 800a71e:	f043 0304 	orr.w	r3, r3, #4
 800a722:	6313      	str	r3, [r2, #48]	; 0x30
 800a724:	4b38      	ldr	r3, [pc, #224]	; (800a808 <HAL_ETH_MspInit+0x15c>)
 800a726:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a728:	f003 0304 	and.w	r3, r3, #4
 800a72c:	617b      	str	r3, [r7, #20]
 800a72e:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800a730:	4b35      	ldr	r3, [pc, #212]	; (800a808 <HAL_ETH_MspInit+0x15c>)
 800a732:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a734:	4a34      	ldr	r2, [pc, #208]	; (800a808 <HAL_ETH_MspInit+0x15c>)
 800a736:	f043 0301 	orr.w	r3, r3, #1
 800a73a:	6313      	str	r3, [r2, #48]	; 0x30
 800a73c:	4b32      	ldr	r3, [pc, #200]	; (800a808 <HAL_ETH_MspInit+0x15c>)
 800a73e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a740:	f003 0301 	and.w	r3, r3, #1
 800a744:	613b      	str	r3, [r7, #16]
 800a746:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800a748:	4b2f      	ldr	r3, [pc, #188]	; (800a808 <HAL_ETH_MspInit+0x15c>)
 800a74a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a74c:	4a2e      	ldr	r2, [pc, #184]	; (800a808 <HAL_ETH_MspInit+0x15c>)
 800a74e:	f043 0302 	orr.w	r3, r3, #2
 800a752:	6313      	str	r3, [r2, #48]	; 0x30
 800a754:	4b2c      	ldr	r3, [pc, #176]	; (800a808 <HAL_ETH_MspInit+0x15c>)
 800a756:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a758:	f003 0302 	and.w	r3, r3, #2
 800a75c:	60fb      	str	r3, [r7, #12]
 800a75e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 800a760:	4b29      	ldr	r3, [pc, #164]	; (800a808 <HAL_ETH_MspInit+0x15c>)
 800a762:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a764:	4a28      	ldr	r2, [pc, #160]	; (800a808 <HAL_ETH_MspInit+0x15c>)
 800a766:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a76a:	6313      	str	r3, [r2, #48]	; 0x30
 800a76c:	4b26      	ldr	r3, [pc, #152]	; (800a808 <HAL_ETH_MspInit+0x15c>)
 800a76e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a770:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a774:	60bb      	str	r3, [r7, #8]
 800a776:	68bb      	ldr	r3, [r7, #8]
    PC5     ------> ETH_RXD1
    PB13     ------> ETH_TXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0
    */
    GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 800a778:	2332      	movs	r3, #50	; 0x32
 800a77a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a77c:	2302      	movs	r3, #2
 800a77e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a780:	2300      	movs	r3, #0
 800a782:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800a784:	2303      	movs	r3, #3
 800a786:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800a788:	230b      	movs	r3, #11
 800a78a:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800a78c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800a790:	4619      	mov	r1, r3
 800a792:	481e      	ldr	r0, [pc, #120]	; (800a80c <HAL_ETH_MspInit+0x160>)
 800a794:	f7f6 fc56 	bl	8001044 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 800a798:	2386      	movs	r3, #134	; 0x86
 800a79a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a79c:	2302      	movs	r3, #2
 800a79e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a7a0:	2300      	movs	r3, #0
 800a7a2:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800a7a4:	2303      	movs	r3, #3
 800a7a6:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800a7a8:	230b      	movs	r3, #11
 800a7aa:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800a7ac:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800a7b0:	4619      	mov	r1, r3
 800a7b2:	4817      	ldr	r0, [pc, #92]	; (800a810 <HAL_ETH_MspInit+0x164>)
 800a7b4:	f7f6 fc46 	bl	8001044 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 800a7b8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800a7bc:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a7be:	2302      	movs	r3, #2
 800a7c0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a7c2:	2300      	movs	r3, #0
 800a7c4:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800a7c6:	2303      	movs	r3, #3
 800a7c8:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800a7ca:	230b      	movs	r3, #11
 800a7cc:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 800a7ce:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800a7d2:	4619      	mov	r1, r3
 800a7d4:	480f      	ldr	r0, [pc, #60]	; (800a814 <HAL_ETH_MspInit+0x168>)
 800a7d6:	f7f6 fc35 	bl	8001044 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 800a7da:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 800a7de:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a7e0:	2302      	movs	r3, #2
 800a7e2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a7e4:	2300      	movs	r3, #0
 800a7e6:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800a7e8:	2303      	movs	r3, #3
 800a7ea:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800a7ec:	230b      	movs	r3, #11
 800a7ee:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800a7f0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800a7f4:	4619      	mov	r1, r3
 800a7f6:	4808      	ldr	r0, [pc, #32]	; (800a818 <HAL_ETH_MspInit+0x16c>)
 800a7f8:	f7f6 fc24 	bl	8001044 <HAL_GPIO_Init>
  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }

}
 800a7fc:	bf00      	nop
 800a7fe:	3738      	adds	r7, #56	; 0x38
 800a800:	46bd      	mov	sp, r7
 800a802:	bd80      	pop	{r7, pc}
 800a804:	40028000 	.word	0x40028000
 800a808:	40023800 	.word	0x40023800
 800a80c:	40020800 	.word	0x40020800
 800a810:	40020000 	.word	0x40020000
 800a814:	40020400 	.word	0x40020400
 800a818:	40021800 	.word	0x40021800

0800a81c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800a81c:	b580      	push	{r7, lr}
 800a81e:	b08a      	sub	sp, #40	; 0x28
 800a820:	af00      	add	r7, sp, #0
 800a822:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800a824:	f107 0314 	add.w	r3, r7, #20
 800a828:	2200      	movs	r2, #0
 800a82a:	601a      	str	r2, [r3, #0]
 800a82c:	605a      	str	r2, [r3, #4]
 800a82e:	609a      	str	r2, [r3, #8]
 800a830:	60da      	str	r2, [r3, #12]
 800a832:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 800a834:	687b      	ldr	r3, [r7, #4]
 800a836:	681b      	ldr	r3, [r3, #0]
 800a838:	4a17      	ldr	r2, [pc, #92]	; (800a898 <HAL_UART_MspInit+0x7c>)
 800a83a:	4293      	cmp	r3, r2
 800a83c:	d128      	bne.n	800a890 <HAL_UART_MspInit+0x74>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 800a83e:	4b17      	ldr	r3, [pc, #92]	; (800a89c <HAL_UART_MspInit+0x80>)
 800a840:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a842:	4a16      	ldr	r2, [pc, #88]	; (800a89c <HAL_UART_MspInit+0x80>)
 800a844:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800a848:	6413      	str	r3, [r2, #64]	; 0x40
 800a84a:	4b14      	ldr	r3, [pc, #80]	; (800a89c <HAL_UART_MspInit+0x80>)
 800a84c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a84e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800a852:	613b      	str	r3, [r7, #16]
 800a854:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 800a856:	4b11      	ldr	r3, [pc, #68]	; (800a89c <HAL_UART_MspInit+0x80>)
 800a858:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a85a:	4a10      	ldr	r2, [pc, #64]	; (800a89c <HAL_UART_MspInit+0x80>)
 800a85c:	f043 0308 	orr.w	r3, r3, #8
 800a860:	6313      	str	r3, [r2, #48]	; 0x30
 800a862:	4b0e      	ldr	r3, [pc, #56]	; (800a89c <HAL_UART_MspInit+0x80>)
 800a864:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a866:	f003 0308 	and.w	r3, r3, #8
 800a86a:	60fb      	str	r3, [r7, #12]
 800a86c:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 800a86e:	f44f 7340 	mov.w	r3, #768	; 0x300
 800a872:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a874:	2302      	movs	r3, #2
 800a876:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a878:	2300      	movs	r3, #0
 800a87a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800a87c:	2303      	movs	r3, #3
 800a87e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 800a880:	2307      	movs	r3, #7
 800a882:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800a884:	f107 0314 	add.w	r3, r7, #20
 800a888:	4619      	mov	r1, r3
 800a88a:	4805      	ldr	r0, [pc, #20]	; (800a8a0 <HAL_UART_MspInit+0x84>)
 800a88c:	f7f6 fbda 	bl	8001044 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 800a890:	bf00      	nop
 800a892:	3728      	adds	r7, #40	; 0x28
 800a894:	46bd      	mov	sp, r7
 800a896:	bd80      	pop	{r7, pc}
 800a898:	40004800 	.word	0x40004800
 800a89c:	40023800 	.word	0x40023800
 800a8a0:	40020c00 	.word	0x40020c00

0800a8a4 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800a8a4:	b580      	push	{r7, lr}
 800a8a6:	b08c      	sub	sp, #48	; 0x30
 800a8a8:	af00      	add	r7, sp, #0
 800a8aa:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 800a8ac:	2300      	movs	r3, #0
 800a8ae:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 800a8b0:	2300      	movs	r3, #0
 800a8b2:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM14 IRQ priority */
  HAL_NVIC_SetPriority(TIM8_TRG_COM_TIM14_IRQn, TickPriority ,0);
 800a8b4:	2200      	movs	r2, #0
 800a8b6:	6879      	ldr	r1, [r7, #4]
 800a8b8:	202d      	movs	r0, #45	; 0x2d
 800a8ba:	f7f5 ff2f 	bl	800071c <HAL_NVIC_SetPriority>

  /* Enable the TIM14 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM8_TRG_COM_TIM14_IRQn);
 800a8be:	202d      	movs	r0, #45	; 0x2d
 800a8c0:	f7f5 ff48 	bl	8000754 <HAL_NVIC_EnableIRQ>

  /* Enable TIM14 clock */
  __HAL_RCC_TIM14_CLK_ENABLE();
 800a8c4:	4b1f      	ldr	r3, [pc, #124]	; (800a944 <HAL_InitTick+0xa0>)
 800a8c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a8c8:	4a1e      	ldr	r2, [pc, #120]	; (800a944 <HAL_InitTick+0xa0>)
 800a8ca:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800a8ce:	6413      	str	r3, [r2, #64]	; 0x40
 800a8d0:	4b1c      	ldr	r3, [pc, #112]	; (800a944 <HAL_InitTick+0xa0>)
 800a8d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a8d4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a8d8:	60fb      	str	r3, [r7, #12]
 800a8da:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800a8dc:	f107 0210 	add.w	r2, r7, #16
 800a8e0:	f107 0314 	add.w	r3, r7, #20
 800a8e4:	4611      	mov	r1, r2
 800a8e6:	4618      	mov	r0, r3
 800a8e8:	f7f8 fc00 	bl	80030ec <HAL_RCC_GetClockConfig>

  /* Compute TIM14 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 800a8ec:	f7f8 fbd6 	bl	800309c <HAL_RCC_GetPCLK1Freq>
 800a8f0:	4603      	mov	r3, r0
 800a8f2:	005b      	lsls	r3, r3, #1
 800a8f4:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM14 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800a8f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a8f8:	4a13      	ldr	r2, [pc, #76]	; (800a948 <HAL_InitTick+0xa4>)
 800a8fa:	fba2 2303 	umull	r2, r3, r2, r3
 800a8fe:	0c9b      	lsrs	r3, r3, #18
 800a900:	3b01      	subs	r3, #1
 800a902:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM14 */
  htim14.Instance = TIM14;
 800a904:	4b11      	ldr	r3, [pc, #68]	; (800a94c <HAL_InitTick+0xa8>)
 800a906:	4a12      	ldr	r2, [pc, #72]	; (800a950 <HAL_InitTick+0xac>)
 800a908:	601a      	str	r2, [r3, #0]
  + Period = [(TIM14CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim14.Init.Period = (1000000U / 1000U) - 1U;
 800a90a:	4b10      	ldr	r3, [pc, #64]	; (800a94c <HAL_InitTick+0xa8>)
 800a90c:	f240 32e7 	movw	r2, #999	; 0x3e7
 800a910:	60da      	str	r2, [r3, #12]
  htim14.Init.Prescaler = uwPrescalerValue;
 800a912:	4a0e      	ldr	r2, [pc, #56]	; (800a94c <HAL_InitTick+0xa8>)
 800a914:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a916:	6053      	str	r3, [r2, #4]
  htim14.Init.ClockDivision = 0;
 800a918:	4b0c      	ldr	r3, [pc, #48]	; (800a94c <HAL_InitTick+0xa8>)
 800a91a:	2200      	movs	r2, #0
 800a91c:	611a      	str	r2, [r3, #16]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 800a91e:	4b0b      	ldr	r3, [pc, #44]	; (800a94c <HAL_InitTick+0xa8>)
 800a920:	2200      	movs	r2, #0
 800a922:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim14) == HAL_OK)
 800a924:	4809      	ldr	r0, [pc, #36]	; (800a94c <HAL_InitTick+0xa8>)
 800a926:	f7f9 f803 	bl	8003930 <HAL_TIM_Base_Init>
 800a92a:	4603      	mov	r3, r0
 800a92c:	2b00      	cmp	r3, #0
 800a92e:	d104      	bne.n	800a93a <HAL_InitTick+0x96>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim14);
 800a930:	4806      	ldr	r0, [pc, #24]	; (800a94c <HAL_InitTick+0xa8>)
 800a932:	f7f9 f85f 	bl	80039f4 <HAL_TIM_Base_Start_IT>
 800a936:	4603      	mov	r3, r0
 800a938:	e000      	b.n	800a93c <HAL_InitTick+0x98>
  }

  /* Return function status */
  return HAL_ERROR;
 800a93a:	2301      	movs	r3, #1
}
 800a93c:	4618      	mov	r0, r3
 800a93e:	3730      	adds	r7, #48	; 0x30
 800a940:	46bd      	mov	sp, r7
 800a942:	bd80      	pop	{r7, pc}
 800a944:	40023800 	.word	0x40023800
 800a948:	431bde83 	.word	0x431bde83
 800a94c:	200051a0 	.word	0x200051a0
 800a950:	40002000 	.word	0x40002000

0800a954 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800a954:	b480      	push	{r7}
 800a956:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800a958:	e7fe      	b.n	800a958 <NMI_Handler+0x4>

0800a95a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800a95a:	b480      	push	{r7}
 800a95c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800a95e:	e7fe      	b.n	800a95e <HardFault_Handler+0x4>

0800a960 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800a960:	b480      	push	{r7}
 800a962:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800a964:	e7fe      	b.n	800a964 <MemManage_Handler+0x4>

0800a966 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800a966:	b480      	push	{r7}
 800a968:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800a96a:	e7fe      	b.n	800a96a <BusFault_Handler+0x4>

0800a96c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800a96c:	b480      	push	{r7}
 800a96e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800a970:	e7fe      	b.n	800a970 <UsageFault_Handler+0x4>

0800a972 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800a972:	b480      	push	{r7}
 800a974:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800a976:	bf00      	nop
 800a978:	46bd      	mov	sp, r7
 800a97a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a97e:	4770      	bx	lr

0800a980 <TIM8_TRG_COM_TIM14_IRQHandler>:

/**
  * @brief This function handles TIM8 trigger and commutation interrupts and TIM14 global interrupt.
  */
void TIM8_TRG_COM_TIM14_IRQHandler(void)
{
 800a980:	b580      	push	{r7, lr}
 800a982:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 0 */

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 0 */
  HAL_TIM_IRQHandler(&htim14);
 800a984:	4802      	ldr	r0, [pc, #8]	; (800a990 <TIM8_TRG_COM_TIM14_IRQHandler+0x10>)
 800a986:	f7f9 f8ad 	bl	8003ae4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 1 */

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 1 */
}
 800a98a:	bf00      	nop
 800a98c:	bd80      	pop	{r7, pc}
 800a98e:	bf00      	nop
 800a990:	200051a0 	.word	0x200051a0

0800a994 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 800a994:	b580      	push	{r7, lr}
 800a996:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 800a998:	4802      	ldr	r0, [pc, #8]	; (800a9a4 <OTG_FS_IRQHandler+0x10>)
 800a99a:	f7f6 fe78 	bl	800168e <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 800a99e:	bf00      	nop
 800a9a0:	bd80      	pop	{r7, pc}
 800a9a2:	bf00      	nop
 800a9a4:	200064bc 	.word	0x200064bc

0800a9a8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800a9a8:	b580      	push	{r7, lr}
 800a9aa:	b086      	sub	sp, #24
 800a9ac:	af00      	add	r7, sp, #0
 800a9ae:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800a9b0:	4a14      	ldr	r2, [pc, #80]	; (800aa04 <_sbrk+0x5c>)
 800a9b2:	4b15      	ldr	r3, [pc, #84]	; (800aa08 <_sbrk+0x60>)
 800a9b4:	1ad3      	subs	r3, r2, r3
 800a9b6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800a9b8:	697b      	ldr	r3, [r7, #20]
 800a9ba:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800a9bc:	4b13      	ldr	r3, [pc, #76]	; (800aa0c <_sbrk+0x64>)
 800a9be:	681b      	ldr	r3, [r3, #0]
 800a9c0:	2b00      	cmp	r3, #0
 800a9c2:	d102      	bne.n	800a9ca <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800a9c4:	4b11      	ldr	r3, [pc, #68]	; (800aa0c <_sbrk+0x64>)
 800a9c6:	4a12      	ldr	r2, [pc, #72]	; (800aa10 <_sbrk+0x68>)
 800a9c8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800a9ca:	4b10      	ldr	r3, [pc, #64]	; (800aa0c <_sbrk+0x64>)
 800a9cc:	681a      	ldr	r2, [r3, #0]
 800a9ce:	687b      	ldr	r3, [r7, #4]
 800a9d0:	4413      	add	r3, r2
 800a9d2:	693a      	ldr	r2, [r7, #16]
 800a9d4:	429a      	cmp	r2, r3
 800a9d6:	d207      	bcs.n	800a9e8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 800a9d8:	f000 fe88 	bl	800b6ec <__errno>
 800a9dc:	4603      	mov	r3, r0
 800a9de:	220c      	movs	r2, #12
 800a9e0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800a9e2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800a9e6:	e009      	b.n	800a9fc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800a9e8:	4b08      	ldr	r3, [pc, #32]	; (800aa0c <_sbrk+0x64>)
 800a9ea:	681b      	ldr	r3, [r3, #0]
 800a9ec:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800a9ee:	4b07      	ldr	r3, [pc, #28]	; (800aa0c <_sbrk+0x64>)
 800a9f0:	681a      	ldr	r2, [r3, #0]
 800a9f2:	687b      	ldr	r3, [r7, #4]
 800a9f4:	4413      	add	r3, r2
 800a9f6:	4a05      	ldr	r2, [pc, #20]	; (800aa0c <_sbrk+0x64>)
 800a9f8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800a9fa:	68fb      	ldr	r3, [r7, #12]
}
 800a9fc:	4618      	mov	r0, r3
 800a9fe:	3718      	adds	r7, #24
 800aa00:	46bd      	mov	sp, r7
 800aa02:	bd80      	pop	{r7, pc}
 800aa04:	20050000 	.word	0x20050000
 800aa08:	00000400 	.word	0x00000400
 800aa0c:	20004cd8 	.word	0x20004cd8
 800aa10:	20006ac8 	.word	0x20006ac8

0800aa14 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800aa14:	b480      	push	{r7}
 800aa16:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800aa18:	4b06      	ldr	r3, [pc, #24]	; (800aa34 <SystemInit+0x20>)
 800aa1a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800aa1e:	4a05      	ldr	r2, [pc, #20]	; (800aa34 <SystemInit+0x20>)
 800aa20:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800aa24:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800aa28:	bf00      	nop
 800aa2a:	46bd      	mov	sp, r7
 800aa2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa30:	4770      	bx	lr
 800aa32:	bf00      	nop
 800aa34:	e000ed00 	.word	0xe000ed00

0800aa38 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800aa38:	b580      	push	{r7, lr}
 800aa3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800aa3c:	2200      	movs	r2, #0
 800aa3e:	4912      	ldr	r1, [pc, #72]	; (800aa88 <MX_USB_DEVICE_Init+0x50>)
 800aa40:	4812      	ldr	r0, [pc, #72]	; (800aa8c <MX_USB_DEVICE_Init+0x54>)
 800aa42:	f7fb fc61 	bl	8006308 <USBD_Init>
 800aa46:	4603      	mov	r3, r0
 800aa48:	2b00      	cmp	r3, #0
 800aa4a:	d001      	beq.n	800aa50 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800aa4c:	f7ff fe00 	bl	800a650 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800aa50:	490f      	ldr	r1, [pc, #60]	; (800aa90 <MX_USB_DEVICE_Init+0x58>)
 800aa52:	480e      	ldr	r0, [pc, #56]	; (800aa8c <MX_USB_DEVICE_Init+0x54>)
 800aa54:	f7fb fc8e 	bl	8006374 <USBD_RegisterClass>
 800aa58:	4603      	mov	r3, r0
 800aa5a:	2b00      	cmp	r3, #0
 800aa5c:	d001      	beq.n	800aa62 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800aa5e:	f7ff fdf7 	bl	800a650 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800aa62:	490c      	ldr	r1, [pc, #48]	; (800aa94 <MX_USB_DEVICE_Init+0x5c>)
 800aa64:	4809      	ldr	r0, [pc, #36]	; (800aa8c <MX_USB_DEVICE_Init+0x54>)
 800aa66:	f7fb fbe3 	bl	8006230 <USBD_CDC_RegisterInterface>
 800aa6a:	4603      	mov	r3, r0
 800aa6c:	2b00      	cmp	r3, #0
 800aa6e:	d001      	beq.n	800aa74 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800aa70:	f7ff fdee 	bl	800a650 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800aa74:	4805      	ldr	r0, [pc, #20]	; (800aa8c <MX_USB_DEVICE_Init+0x54>)
 800aa76:	f7fb fc9e 	bl	80063b6 <USBD_Start>
 800aa7a:	4603      	mov	r3, r0
 800aa7c:	2b00      	cmp	r3, #0
 800aa7e:	d001      	beq.n	800aa84 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800aa80:	f7ff fde6 	bl	800a650 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800aa84:	bf00      	nop
 800aa86:	bd80      	pop	{r7, pc}
 800aa88:	20000134 	.word	0x20000134
 800aa8c:	200051ec 	.word	0x200051ec
 800aa90:	20000014 	.word	0x20000014
 800aa94:	20000120 	.word	0x20000120

0800aa98 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800aa98:	b580      	push	{r7, lr}
 800aa9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800aa9c:	2200      	movs	r2, #0
 800aa9e:	4905      	ldr	r1, [pc, #20]	; (800aab4 <CDC_Init_FS+0x1c>)
 800aaa0:	4805      	ldr	r0, [pc, #20]	; (800aab8 <CDC_Init_FS+0x20>)
 800aaa2:	f7fb fbda 	bl	800625a <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800aaa6:	4905      	ldr	r1, [pc, #20]	; (800aabc <CDC_Init_FS+0x24>)
 800aaa8:	4803      	ldr	r0, [pc, #12]	; (800aab8 <CDC_Init_FS+0x20>)
 800aaaa:	f7fb fbef 	bl	800628c <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800aaae:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800aab0:	4618      	mov	r0, r3
 800aab2:	bd80      	pop	{r7, pc}
 800aab4:	20005cbc 	.word	0x20005cbc
 800aab8:	200051ec 	.word	0x200051ec
 800aabc:	200054bc 	.word	0x200054bc

0800aac0 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800aac0:	b480      	push	{r7}
 800aac2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800aac4:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800aac6:	4618      	mov	r0, r3
 800aac8:	46bd      	mov	sp, r7
 800aaca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aace:	4770      	bx	lr

0800aad0 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800aad0:	b480      	push	{r7}
 800aad2:	b083      	sub	sp, #12
 800aad4:	af00      	add	r7, sp, #0
 800aad6:	4603      	mov	r3, r0
 800aad8:	6039      	str	r1, [r7, #0]
 800aada:	71fb      	strb	r3, [r7, #7]
 800aadc:	4613      	mov	r3, r2
 800aade:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800aae0:	79fb      	ldrb	r3, [r7, #7]
 800aae2:	2b23      	cmp	r3, #35	; 0x23
 800aae4:	d84a      	bhi.n	800ab7c <CDC_Control_FS+0xac>
 800aae6:	a201      	add	r2, pc, #4	; (adr r2, 800aaec <CDC_Control_FS+0x1c>)
 800aae8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800aaec:	0800ab7d 	.word	0x0800ab7d
 800aaf0:	0800ab7d 	.word	0x0800ab7d
 800aaf4:	0800ab7d 	.word	0x0800ab7d
 800aaf8:	0800ab7d 	.word	0x0800ab7d
 800aafc:	0800ab7d 	.word	0x0800ab7d
 800ab00:	0800ab7d 	.word	0x0800ab7d
 800ab04:	0800ab7d 	.word	0x0800ab7d
 800ab08:	0800ab7d 	.word	0x0800ab7d
 800ab0c:	0800ab7d 	.word	0x0800ab7d
 800ab10:	0800ab7d 	.word	0x0800ab7d
 800ab14:	0800ab7d 	.word	0x0800ab7d
 800ab18:	0800ab7d 	.word	0x0800ab7d
 800ab1c:	0800ab7d 	.word	0x0800ab7d
 800ab20:	0800ab7d 	.word	0x0800ab7d
 800ab24:	0800ab7d 	.word	0x0800ab7d
 800ab28:	0800ab7d 	.word	0x0800ab7d
 800ab2c:	0800ab7d 	.word	0x0800ab7d
 800ab30:	0800ab7d 	.word	0x0800ab7d
 800ab34:	0800ab7d 	.word	0x0800ab7d
 800ab38:	0800ab7d 	.word	0x0800ab7d
 800ab3c:	0800ab7d 	.word	0x0800ab7d
 800ab40:	0800ab7d 	.word	0x0800ab7d
 800ab44:	0800ab7d 	.word	0x0800ab7d
 800ab48:	0800ab7d 	.word	0x0800ab7d
 800ab4c:	0800ab7d 	.word	0x0800ab7d
 800ab50:	0800ab7d 	.word	0x0800ab7d
 800ab54:	0800ab7d 	.word	0x0800ab7d
 800ab58:	0800ab7d 	.word	0x0800ab7d
 800ab5c:	0800ab7d 	.word	0x0800ab7d
 800ab60:	0800ab7d 	.word	0x0800ab7d
 800ab64:	0800ab7d 	.word	0x0800ab7d
 800ab68:	0800ab7d 	.word	0x0800ab7d
 800ab6c:	0800ab7d 	.word	0x0800ab7d
 800ab70:	0800ab7d 	.word	0x0800ab7d
 800ab74:	0800ab7d 	.word	0x0800ab7d
 800ab78:	0800ab7d 	.word	0x0800ab7d
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800ab7c:	bf00      	nop
  }

  return (USBD_OK);
 800ab7e:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800ab80:	4618      	mov	r0, r3
 800ab82:	370c      	adds	r7, #12
 800ab84:	46bd      	mov	sp, r7
 800ab86:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab8a:	4770      	bx	lr

0800ab8c <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800ab8c:	b580      	push	{r7, lr}
 800ab8e:	b082      	sub	sp, #8
 800ab90:	af00      	add	r7, sp, #0
 800ab92:	6078      	str	r0, [r7, #4]
 800ab94:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800ab96:	6879      	ldr	r1, [r7, #4]
 800ab98:	4805      	ldr	r0, [pc, #20]	; (800abb0 <CDC_Receive_FS+0x24>)
 800ab9a:	f7fb fb77 	bl	800628c <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800ab9e:	4804      	ldr	r0, [pc, #16]	; (800abb0 <CDC_Receive_FS+0x24>)
 800aba0:	f7fb fb88 	bl	80062b4 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800aba4:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800aba6:	4618      	mov	r0, r3
 800aba8:	3708      	adds	r7, #8
 800abaa:	46bd      	mov	sp, r7
 800abac:	bd80      	pop	{r7, pc}
 800abae:	bf00      	nop
 800abb0:	200051ec 	.word	0x200051ec

0800abb4 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800abb4:	b480      	push	{r7}
 800abb6:	b087      	sub	sp, #28
 800abb8:	af00      	add	r7, sp, #0
 800abba:	60f8      	str	r0, [r7, #12]
 800abbc:	60b9      	str	r1, [r7, #8]
 800abbe:	4613      	mov	r3, r2
 800abc0:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800abc2:	2300      	movs	r3, #0
 800abc4:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800abc6:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800abca:	4618      	mov	r0, r3
 800abcc:	371c      	adds	r7, #28
 800abce:	46bd      	mov	sp, r7
 800abd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abd4:	4770      	bx	lr
	...

0800abd8 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800abd8:	b580      	push	{r7, lr}
 800abda:	b08a      	sub	sp, #40	; 0x28
 800abdc:	af00      	add	r7, sp, #0
 800abde:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800abe0:	f107 0314 	add.w	r3, r7, #20
 800abe4:	2200      	movs	r2, #0
 800abe6:	601a      	str	r2, [r3, #0]
 800abe8:	605a      	str	r2, [r3, #4]
 800abea:	609a      	str	r2, [r3, #8]
 800abec:	60da      	str	r2, [r3, #12]
 800abee:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 800abf0:	687b      	ldr	r3, [r7, #4]
 800abf2:	681b      	ldr	r3, [r3, #0]
 800abf4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800abf8:	d149      	bne.n	800ac8e <HAL_PCD_MspInit+0xb6>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800abfa:	4b27      	ldr	r3, [pc, #156]	; (800ac98 <HAL_PCD_MspInit+0xc0>)
 800abfc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800abfe:	4a26      	ldr	r2, [pc, #152]	; (800ac98 <HAL_PCD_MspInit+0xc0>)
 800ac00:	f043 0301 	orr.w	r3, r3, #1
 800ac04:	6313      	str	r3, [r2, #48]	; 0x30
 800ac06:	4b24      	ldr	r3, [pc, #144]	; (800ac98 <HAL_PCD_MspInit+0xc0>)
 800ac08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ac0a:	f003 0301 	and.w	r3, r3, #1
 800ac0e:	613b      	str	r3, [r7, #16]
 800ac10:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 800ac12:	f44f 53e8 	mov.w	r3, #7424	; 0x1d00
 800ac16:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800ac18:	2302      	movs	r3, #2
 800ac1a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ac1c:	2300      	movs	r3, #0
 800ac1e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800ac20:	2303      	movs	r3, #3
 800ac22:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800ac24:	230a      	movs	r3, #10
 800ac26:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800ac28:	f107 0314 	add.w	r3, r7, #20
 800ac2c:	4619      	mov	r1, r3
 800ac2e:	481b      	ldr	r0, [pc, #108]	; (800ac9c <HAL_PCD_MspInit+0xc4>)
 800ac30:	f7f6 fa08 	bl	8001044 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 800ac34:	f44f 7300 	mov.w	r3, #512	; 0x200
 800ac38:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800ac3a:	2300      	movs	r3, #0
 800ac3c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ac3e:	2300      	movs	r3, #0
 800ac40:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 800ac42:	f107 0314 	add.w	r3, r7, #20
 800ac46:	4619      	mov	r1, r3
 800ac48:	4814      	ldr	r0, [pc, #80]	; (800ac9c <HAL_PCD_MspInit+0xc4>)
 800ac4a:	f7f6 f9fb 	bl	8001044 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800ac4e:	4b12      	ldr	r3, [pc, #72]	; (800ac98 <HAL_PCD_MspInit+0xc0>)
 800ac50:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ac52:	4a11      	ldr	r2, [pc, #68]	; (800ac98 <HAL_PCD_MspInit+0xc0>)
 800ac54:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ac58:	6353      	str	r3, [r2, #52]	; 0x34
 800ac5a:	4b0f      	ldr	r3, [pc, #60]	; (800ac98 <HAL_PCD_MspInit+0xc0>)
 800ac5c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ac5e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ac62:	60fb      	str	r3, [r7, #12]
 800ac64:	68fb      	ldr	r3, [r7, #12]
 800ac66:	4b0c      	ldr	r3, [pc, #48]	; (800ac98 <HAL_PCD_MspInit+0xc0>)
 800ac68:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ac6a:	4a0b      	ldr	r2, [pc, #44]	; (800ac98 <HAL_PCD_MspInit+0xc0>)
 800ac6c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800ac70:	6453      	str	r3, [r2, #68]	; 0x44
 800ac72:	4b09      	ldr	r3, [pc, #36]	; (800ac98 <HAL_PCD_MspInit+0xc0>)
 800ac74:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ac76:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800ac7a:	60bb      	str	r3, [r7, #8]
 800ac7c:	68bb      	ldr	r3, [r7, #8]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 5, 0);
 800ac7e:	2200      	movs	r2, #0
 800ac80:	2105      	movs	r1, #5
 800ac82:	2043      	movs	r0, #67	; 0x43
 800ac84:	f7f5 fd4a 	bl	800071c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800ac88:	2043      	movs	r0, #67	; 0x43
 800ac8a:	f7f5 fd63 	bl	8000754 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800ac8e:	bf00      	nop
 800ac90:	3728      	adds	r7, #40	; 0x28
 800ac92:	46bd      	mov	sp, r7
 800ac94:	bd80      	pop	{r7, pc}
 800ac96:	bf00      	nop
 800ac98:	40023800 	.word	0x40023800
 800ac9c:	40020000 	.word	0x40020000

0800aca0 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800aca0:	b580      	push	{r7, lr}
 800aca2:	b082      	sub	sp, #8
 800aca4:	af00      	add	r7, sp, #0
 800aca6:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800aca8:	687b      	ldr	r3, [r7, #4]
 800acaa:	f8d3 2400 	ldr.w	r2, [r3, #1024]	; 0x400
 800acae:	687b      	ldr	r3, [r7, #4]
 800acb0:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 800acb4:	4619      	mov	r1, r3
 800acb6:	4610      	mov	r0, r2
 800acb8:	f7fb fbc8 	bl	800644c <USBD_LL_SetupStage>
}
 800acbc:	bf00      	nop
 800acbe:	3708      	adds	r7, #8
 800acc0:	46bd      	mov	sp, r7
 800acc2:	bd80      	pop	{r7, pc}

0800acc4 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800acc4:	b580      	push	{r7, lr}
 800acc6:	b082      	sub	sp, #8
 800acc8:	af00      	add	r7, sp, #0
 800acca:	6078      	str	r0, [r7, #4]
 800accc:	460b      	mov	r3, r1
 800acce:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800acd0:	687b      	ldr	r3, [r7, #4]
 800acd2:	f8d3 0400 	ldr.w	r0, [r3, #1024]	; 0x400
 800acd6:	78fa      	ldrb	r2, [r7, #3]
 800acd8:	6879      	ldr	r1, [r7, #4]
 800acda:	4613      	mov	r3, r2
 800acdc:	00db      	lsls	r3, r3, #3
 800acde:	1a9b      	subs	r3, r3, r2
 800ace0:	009b      	lsls	r3, r3, #2
 800ace2:	440b      	add	r3, r1
 800ace4:	f503 7302 	add.w	r3, r3, #520	; 0x208
 800ace8:	681a      	ldr	r2, [r3, #0]
 800acea:	78fb      	ldrb	r3, [r7, #3]
 800acec:	4619      	mov	r1, r3
 800acee:	f7fb fc02 	bl	80064f6 <USBD_LL_DataOutStage>
}
 800acf2:	bf00      	nop
 800acf4:	3708      	adds	r7, #8
 800acf6:	46bd      	mov	sp, r7
 800acf8:	bd80      	pop	{r7, pc}

0800acfa <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800acfa:	b580      	push	{r7, lr}
 800acfc:	b082      	sub	sp, #8
 800acfe:	af00      	add	r7, sp, #0
 800ad00:	6078      	str	r0, [r7, #4]
 800ad02:	460b      	mov	r3, r1
 800ad04:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800ad06:	687b      	ldr	r3, [r7, #4]
 800ad08:	f8d3 0400 	ldr.w	r0, [r3, #1024]	; 0x400
 800ad0c:	78fa      	ldrb	r2, [r7, #3]
 800ad0e:	6879      	ldr	r1, [r7, #4]
 800ad10:	4613      	mov	r3, r2
 800ad12:	00db      	lsls	r3, r3, #3
 800ad14:	1a9b      	subs	r3, r3, r2
 800ad16:	009b      	lsls	r3, r3, #2
 800ad18:	440b      	add	r3, r1
 800ad1a:	3348      	adds	r3, #72	; 0x48
 800ad1c:	681a      	ldr	r2, [r3, #0]
 800ad1e:	78fb      	ldrb	r3, [r7, #3]
 800ad20:	4619      	mov	r1, r3
 800ad22:	f7fb fc4b 	bl	80065bc <USBD_LL_DataInStage>
}
 800ad26:	bf00      	nop
 800ad28:	3708      	adds	r7, #8
 800ad2a:	46bd      	mov	sp, r7
 800ad2c:	bd80      	pop	{r7, pc}

0800ad2e <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ad2e:	b580      	push	{r7, lr}
 800ad30:	b082      	sub	sp, #8
 800ad32:	af00      	add	r7, sp, #0
 800ad34:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800ad36:	687b      	ldr	r3, [r7, #4]
 800ad38:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
 800ad3c:	4618      	mov	r0, r3
 800ad3e:	f7fb fd4f 	bl	80067e0 <USBD_LL_SOF>
}
 800ad42:	bf00      	nop
 800ad44:	3708      	adds	r7, #8
 800ad46:	46bd      	mov	sp, r7
 800ad48:	bd80      	pop	{r7, pc}

0800ad4a <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ad4a:	b580      	push	{r7, lr}
 800ad4c:	b084      	sub	sp, #16
 800ad4e:	af00      	add	r7, sp, #0
 800ad50:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800ad52:	2301      	movs	r3, #1
 800ad54:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 800ad56:	687b      	ldr	r3, [r7, #4]
 800ad58:	68db      	ldr	r3, [r3, #12]
 800ad5a:	2b00      	cmp	r3, #0
 800ad5c:	d102      	bne.n	800ad64 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 800ad5e:	2300      	movs	r3, #0
 800ad60:	73fb      	strb	r3, [r7, #15]
 800ad62:	e008      	b.n	800ad76 <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 800ad64:	687b      	ldr	r3, [r7, #4]
 800ad66:	68db      	ldr	r3, [r3, #12]
 800ad68:	2b02      	cmp	r3, #2
 800ad6a:	d102      	bne.n	800ad72 <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 800ad6c:	2301      	movs	r3, #1
 800ad6e:	73fb      	strb	r3, [r7, #15]
 800ad70:	e001      	b.n	800ad76 <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 800ad72:	f7ff fc6d 	bl	800a650 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800ad76:	687b      	ldr	r3, [r7, #4]
 800ad78:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
 800ad7c:	7bfa      	ldrb	r2, [r7, #15]
 800ad7e:	4611      	mov	r1, r2
 800ad80:	4618      	mov	r0, r3
 800ad82:	f7fb fcf2 	bl	800676a <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800ad86:	687b      	ldr	r3, [r7, #4]
 800ad88:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
 800ad8c:	4618      	mov	r0, r3
 800ad8e:	f7fb fcab 	bl	80066e8 <USBD_LL_Reset>
}
 800ad92:	bf00      	nop
 800ad94:	3710      	adds	r7, #16
 800ad96:	46bd      	mov	sp, r7
 800ad98:	bd80      	pop	{r7, pc}
	...

0800ad9c <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ad9c:	b580      	push	{r7, lr}
 800ad9e:	b082      	sub	sp, #8
 800ada0:	af00      	add	r7, sp, #0
 800ada2:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800ada4:	687b      	ldr	r3, [r7, #4]
 800ada6:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
 800adaa:	4618      	mov	r0, r3
 800adac:	f7fb fced 	bl	800678a <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800adb0:	687b      	ldr	r3, [r7, #4]
 800adb2:	681b      	ldr	r3, [r3, #0]
 800adb4:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800adb8:	681b      	ldr	r3, [r3, #0]
 800adba:	687a      	ldr	r2, [r7, #4]
 800adbc:	6812      	ldr	r2, [r2, #0]
 800adbe:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800adc2:	f043 0301 	orr.w	r3, r3, #1
 800adc6:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800adc8:	687b      	ldr	r3, [r7, #4]
 800adca:	6a1b      	ldr	r3, [r3, #32]
 800adcc:	2b00      	cmp	r3, #0
 800adce:	d005      	beq.n	800addc <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800add0:	4b04      	ldr	r3, [pc, #16]	; (800ade4 <HAL_PCD_SuspendCallback+0x48>)
 800add2:	691b      	ldr	r3, [r3, #16]
 800add4:	4a03      	ldr	r2, [pc, #12]	; (800ade4 <HAL_PCD_SuspendCallback+0x48>)
 800add6:	f043 0306 	orr.w	r3, r3, #6
 800adda:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800addc:	bf00      	nop
 800adde:	3708      	adds	r7, #8
 800ade0:	46bd      	mov	sp, r7
 800ade2:	bd80      	pop	{r7, pc}
 800ade4:	e000ed00 	.word	0xe000ed00

0800ade8 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ade8:	b580      	push	{r7, lr}
 800adea:	b082      	sub	sp, #8
 800adec:	af00      	add	r7, sp, #0
 800adee:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800adf0:	687b      	ldr	r3, [r7, #4]
 800adf2:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
 800adf6:	4618      	mov	r0, r3
 800adf8:	f7fb fcdc 	bl	80067b4 <USBD_LL_Resume>
}
 800adfc:	bf00      	nop
 800adfe:	3708      	adds	r7, #8
 800ae00:	46bd      	mov	sp, r7
 800ae02:	bd80      	pop	{r7, pc}

0800ae04 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ae04:	b580      	push	{r7, lr}
 800ae06:	b082      	sub	sp, #8
 800ae08:	af00      	add	r7, sp, #0
 800ae0a:	6078      	str	r0, [r7, #4]
 800ae0c:	460b      	mov	r3, r1
 800ae0e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800ae10:	687b      	ldr	r3, [r7, #4]
 800ae12:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
 800ae16:	78fa      	ldrb	r2, [r7, #3]
 800ae18:	4611      	mov	r1, r2
 800ae1a:	4618      	mov	r0, r3
 800ae1c:	f7fb fd07 	bl	800682e <USBD_LL_IsoOUTIncomplete>
}
 800ae20:	bf00      	nop
 800ae22:	3708      	adds	r7, #8
 800ae24:	46bd      	mov	sp, r7
 800ae26:	bd80      	pop	{r7, pc}

0800ae28 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ae28:	b580      	push	{r7, lr}
 800ae2a:	b082      	sub	sp, #8
 800ae2c:	af00      	add	r7, sp, #0
 800ae2e:	6078      	str	r0, [r7, #4]
 800ae30:	460b      	mov	r3, r1
 800ae32:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800ae34:	687b      	ldr	r3, [r7, #4]
 800ae36:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
 800ae3a:	78fa      	ldrb	r2, [r7, #3]
 800ae3c:	4611      	mov	r1, r2
 800ae3e:	4618      	mov	r0, r3
 800ae40:	f7fb fce8 	bl	8006814 <USBD_LL_IsoINIncomplete>
}
 800ae44:	bf00      	nop
 800ae46:	3708      	adds	r7, #8
 800ae48:	46bd      	mov	sp, r7
 800ae4a:	bd80      	pop	{r7, pc}

0800ae4c <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ae4c:	b580      	push	{r7, lr}
 800ae4e:	b082      	sub	sp, #8
 800ae50:	af00      	add	r7, sp, #0
 800ae52:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800ae54:	687b      	ldr	r3, [r7, #4]
 800ae56:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
 800ae5a:	4618      	mov	r0, r3
 800ae5c:	f7fb fcf4 	bl	8006848 <USBD_LL_DevConnected>
}
 800ae60:	bf00      	nop
 800ae62:	3708      	adds	r7, #8
 800ae64:	46bd      	mov	sp, r7
 800ae66:	bd80      	pop	{r7, pc}

0800ae68 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ae68:	b580      	push	{r7, lr}
 800ae6a:	b082      	sub	sp, #8
 800ae6c:	af00      	add	r7, sp, #0
 800ae6e:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800ae70:	687b      	ldr	r3, [r7, #4]
 800ae72:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
 800ae76:	4618      	mov	r0, r3
 800ae78:	f7fb fcf1 	bl	800685e <USBD_LL_DevDisconnected>
}
 800ae7c:	bf00      	nop
 800ae7e:	3708      	adds	r7, #8
 800ae80:	46bd      	mov	sp, r7
 800ae82:	bd80      	pop	{r7, pc}

0800ae84 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800ae84:	b580      	push	{r7, lr}
 800ae86:	b082      	sub	sp, #8
 800ae88:	af00      	add	r7, sp, #0
 800ae8a:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800ae8c:	687b      	ldr	r3, [r7, #4]
 800ae8e:	781b      	ldrb	r3, [r3, #0]
 800ae90:	2b00      	cmp	r3, #0
 800ae92:	d13c      	bne.n	800af0e <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800ae94:	4a20      	ldr	r2, [pc, #128]	; (800af18 <USBD_LL_Init+0x94>)
 800ae96:	687b      	ldr	r3, [r7, #4]
 800ae98:	f8c2 3400 	str.w	r3, [r2, #1024]	; 0x400
  pdev->pData = &hpcd_USB_OTG_FS;
 800ae9c:	687b      	ldr	r3, [r7, #4]
 800ae9e:	4a1e      	ldr	r2, [pc, #120]	; (800af18 <USBD_LL_Init+0x94>)
 800aea0:	f8c3 22c4 	str.w	r2, [r3, #708]	; 0x2c4

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800aea4:	4b1c      	ldr	r3, [pc, #112]	; (800af18 <USBD_LL_Init+0x94>)
 800aea6:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 800aeaa:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 800aeac:	4b1a      	ldr	r3, [pc, #104]	; (800af18 <USBD_LL_Init+0x94>)
 800aeae:	2206      	movs	r2, #6
 800aeb0:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800aeb2:	4b19      	ldr	r3, [pc, #100]	; (800af18 <USBD_LL_Init+0x94>)
 800aeb4:	2202      	movs	r2, #2
 800aeb6:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800aeb8:	4b17      	ldr	r3, [pc, #92]	; (800af18 <USBD_LL_Init+0x94>)
 800aeba:	2200      	movs	r2, #0
 800aebc:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800aebe:	4b16      	ldr	r3, [pc, #88]	; (800af18 <USBD_LL_Init+0x94>)
 800aec0:	2202      	movs	r2, #2
 800aec2:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 800aec4:	4b14      	ldr	r3, [pc, #80]	; (800af18 <USBD_LL_Init+0x94>)
 800aec6:	2201      	movs	r2, #1
 800aec8:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800aeca:	4b13      	ldr	r3, [pc, #76]	; (800af18 <USBD_LL_Init+0x94>)
 800aecc:	2200      	movs	r2, #0
 800aece:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800aed0:	4b11      	ldr	r3, [pc, #68]	; (800af18 <USBD_LL_Init+0x94>)
 800aed2:	2200      	movs	r2, #0
 800aed4:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 800aed6:	4b10      	ldr	r3, [pc, #64]	; (800af18 <USBD_LL_Init+0x94>)
 800aed8:	2201      	movs	r2, #1
 800aeda:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800aedc:	4b0e      	ldr	r3, [pc, #56]	; (800af18 <USBD_LL_Init+0x94>)
 800aede:	2200      	movs	r2, #0
 800aee0:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800aee2:	480d      	ldr	r0, [pc, #52]	; (800af18 <USBD_LL_Init+0x94>)
 800aee4:	f7f6 fa8d 	bl	8001402 <HAL_PCD_Init>
 800aee8:	4603      	mov	r3, r0
 800aeea:	2b00      	cmp	r3, #0
 800aeec:	d001      	beq.n	800aef2 <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 800aeee:	f7ff fbaf 	bl	800a650 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800aef2:	2180      	movs	r1, #128	; 0x80
 800aef4:	4808      	ldr	r0, [pc, #32]	; (800af18 <USBD_LL_Init+0x94>)
 800aef6:	f7f7 fc0e 	bl	8002716 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800aefa:	2240      	movs	r2, #64	; 0x40
 800aefc:	2100      	movs	r1, #0
 800aefe:	4806      	ldr	r0, [pc, #24]	; (800af18 <USBD_LL_Init+0x94>)
 800af00:	f7f7 fbc2 	bl	8002688 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800af04:	2280      	movs	r2, #128	; 0x80
 800af06:	2101      	movs	r1, #1
 800af08:	4803      	ldr	r0, [pc, #12]	; (800af18 <USBD_LL_Init+0x94>)
 800af0a:	f7f7 fbbd 	bl	8002688 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800af0e:	2300      	movs	r3, #0
}
 800af10:	4618      	mov	r0, r3
 800af12:	3708      	adds	r7, #8
 800af14:	46bd      	mov	sp, r7
 800af16:	bd80      	pop	{r7, pc}
 800af18:	200064bc 	.word	0x200064bc

0800af1c <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800af1c:	b580      	push	{r7, lr}
 800af1e:	b084      	sub	sp, #16
 800af20:	af00      	add	r7, sp, #0
 800af22:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800af24:	2300      	movs	r3, #0
 800af26:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800af28:	2300      	movs	r3, #0
 800af2a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800af2c:	687b      	ldr	r3, [r7, #4]
 800af2e:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800af32:	4618      	mov	r0, r3
 800af34:	f7f6 fb89 	bl	800164a <HAL_PCD_Start>
 800af38:	4603      	mov	r3, r0
 800af3a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800af3c:	7bfb      	ldrb	r3, [r7, #15]
 800af3e:	4618      	mov	r0, r3
 800af40:	f000 f980 	bl	800b244 <USBD_Get_USB_Status>
 800af44:	4603      	mov	r3, r0
 800af46:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800af48:	7bbb      	ldrb	r3, [r7, #14]
}
 800af4a:	4618      	mov	r0, r3
 800af4c:	3710      	adds	r7, #16
 800af4e:	46bd      	mov	sp, r7
 800af50:	bd80      	pop	{r7, pc}

0800af52 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800af52:	b580      	push	{r7, lr}
 800af54:	b084      	sub	sp, #16
 800af56:	af00      	add	r7, sp, #0
 800af58:	6078      	str	r0, [r7, #4]
 800af5a:	4608      	mov	r0, r1
 800af5c:	4611      	mov	r1, r2
 800af5e:	461a      	mov	r2, r3
 800af60:	4603      	mov	r3, r0
 800af62:	70fb      	strb	r3, [r7, #3]
 800af64:	460b      	mov	r3, r1
 800af66:	70bb      	strb	r3, [r7, #2]
 800af68:	4613      	mov	r3, r2
 800af6a:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800af6c:	2300      	movs	r3, #0
 800af6e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800af70:	2300      	movs	r3, #0
 800af72:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800af74:	687b      	ldr	r3, [r7, #4]
 800af76:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 800af7a:	78bb      	ldrb	r3, [r7, #2]
 800af7c:	883a      	ldrh	r2, [r7, #0]
 800af7e:	78f9      	ldrb	r1, [r7, #3]
 800af80:	f7f6 ff89 	bl	8001e96 <HAL_PCD_EP_Open>
 800af84:	4603      	mov	r3, r0
 800af86:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800af88:	7bfb      	ldrb	r3, [r7, #15]
 800af8a:	4618      	mov	r0, r3
 800af8c:	f000 f95a 	bl	800b244 <USBD_Get_USB_Status>
 800af90:	4603      	mov	r3, r0
 800af92:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800af94:	7bbb      	ldrb	r3, [r7, #14]
}
 800af96:	4618      	mov	r0, r3
 800af98:	3710      	adds	r7, #16
 800af9a:	46bd      	mov	sp, r7
 800af9c:	bd80      	pop	{r7, pc}

0800af9e <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800af9e:	b580      	push	{r7, lr}
 800afa0:	b084      	sub	sp, #16
 800afa2:	af00      	add	r7, sp, #0
 800afa4:	6078      	str	r0, [r7, #4]
 800afa6:	460b      	mov	r3, r1
 800afa8:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800afaa:	2300      	movs	r3, #0
 800afac:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800afae:	2300      	movs	r3, #0
 800afb0:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800afb2:	687b      	ldr	r3, [r7, #4]
 800afb4:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800afb8:	78fa      	ldrb	r2, [r7, #3]
 800afba:	4611      	mov	r1, r2
 800afbc:	4618      	mov	r0, r3
 800afbe:	f7f6 ffd2 	bl	8001f66 <HAL_PCD_EP_Close>
 800afc2:	4603      	mov	r3, r0
 800afc4:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800afc6:	7bfb      	ldrb	r3, [r7, #15]
 800afc8:	4618      	mov	r0, r3
 800afca:	f000 f93b 	bl	800b244 <USBD_Get_USB_Status>
 800afce:	4603      	mov	r3, r0
 800afd0:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800afd2:	7bbb      	ldrb	r3, [r7, #14]
}
 800afd4:	4618      	mov	r0, r3
 800afd6:	3710      	adds	r7, #16
 800afd8:	46bd      	mov	sp, r7
 800afda:	bd80      	pop	{r7, pc}

0800afdc <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800afdc:	b580      	push	{r7, lr}
 800afde:	b084      	sub	sp, #16
 800afe0:	af00      	add	r7, sp, #0
 800afe2:	6078      	str	r0, [r7, #4]
 800afe4:	460b      	mov	r3, r1
 800afe6:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800afe8:	2300      	movs	r3, #0
 800afea:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800afec:	2300      	movs	r3, #0
 800afee:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800aff0:	687b      	ldr	r3, [r7, #4]
 800aff2:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800aff6:	78fa      	ldrb	r2, [r7, #3]
 800aff8:	4611      	mov	r1, r2
 800affa:	4618      	mov	r0, r3
 800affc:	f7f7 f8aa 	bl	8002154 <HAL_PCD_EP_SetStall>
 800b000:	4603      	mov	r3, r0
 800b002:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b004:	7bfb      	ldrb	r3, [r7, #15]
 800b006:	4618      	mov	r0, r3
 800b008:	f000 f91c 	bl	800b244 <USBD_Get_USB_Status>
 800b00c:	4603      	mov	r3, r0
 800b00e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b010:	7bbb      	ldrb	r3, [r7, #14]
}
 800b012:	4618      	mov	r0, r3
 800b014:	3710      	adds	r7, #16
 800b016:	46bd      	mov	sp, r7
 800b018:	bd80      	pop	{r7, pc}

0800b01a <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b01a:	b580      	push	{r7, lr}
 800b01c:	b084      	sub	sp, #16
 800b01e:	af00      	add	r7, sp, #0
 800b020:	6078      	str	r0, [r7, #4]
 800b022:	460b      	mov	r3, r1
 800b024:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b026:	2300      	movs	r3, #0
 800b028:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b02a:	2300      	movs	r3, #0
 800b02c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800b02e:	687b      	ldr	r3, [r7, #4]
 800b030:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800b034:	78fa      	ldrb	r2, [r7, #3]
 800b036:	4611      	mov	r1, r2
 800b038:	4618      	mov	r0, r3
 800b03a:	f7f7 f8ef 	bl	800221c <HAL_PCD_EP_ClrStall>
 800b03e:	4603      	mov	r3, r0
 800b040:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b042:	7bfb      	ldrb	r3, [r7, #15]
 800b044:	4618      	mov	r0, r3
 800b046:	f000 f8fd 	bl	800b244 <USBD_Get_USB_Status>
 800b04a:	4603      	mov	r3, r0
 800b04c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b04e:	7bbb      	ldrb	r3, [r7, #14]
}
 800b050:	4618      	mov	r0, r3
 800b052:	3710      	adds	r7, #16
 800b054:	46bd      	mov	sp, r7
 800b056:	bd80      	pop	{r7, pc}

0800b058 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b058:	b480      	push	{r7}
 800b05a:	b085      	sub	sp, #20
 800b05c:	af00      	add	r7, sp, #0
 800b05e:	6078      	str	r0, [r7, #4]
 800b060:	460b      	mov	r3, r1
 800b062:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800b064:	687b      	ldr	r3, [r7, #4]
 800b066:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800b06a:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800b06c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800b070:	2b00      	cmp	r3, #0
 800b072:	da0b      	bge.n	800b08c <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800b074:	78fb      	ldrb	r3, [r7, #3]
 800b076:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800b07a:	68f9      	ldr	r1, [r7, #12]
 800b07c:	4613      	mov	r3, r2
 800b07e:	00db      	lsls	r3, r3, #3
 800b080:	1a9b      	subs	r3, r3, r2
 800b082:	009b      	lsls	r3, r3, #2
 800b084:	440b      	add	r3, r1
 800b086:	333e      	adds	r3, #62	; 0x3e
 800b088:	781b      	ldrb	r3, [r3, #0]
 800b08a:	e00b      	b.n	800b0a4 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800b08c:	78fb      	ldrb	r3, [r7, #3]
 800b08e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800b092:	68f9      	ldr	r1, [r7, #12]
 800b094:	4613      	mov	r3, r2
 800b096:	00db      	lsls	r3, r3, #3
 800b098:	1a9b      	subs	r3, r3, r2
 800b09a:	009b      	lsls	r3, r3, #2
 800b09c:	440b      	add	r3, r1
 800b09e:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800b0a2:	781b      	ldrb	r3, [r3, #0]
  }
}
 800b0a4:	4618      	mov	r0, r3
 800b0a6:	3714      	adds	r7, #20
 800b0a8:	46bd      	mov	sp, r7
 800b0aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0ae:	4770      	bx	lr

0800b0b0 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800b0b0:	b580      	push	{r7, lr}
 800b0b2:	b084      	sub	sp, #16
 800b0b4:	af00      	add	r7, sp, #0
 800b0b6:	6078      	str	r0, [r7, #4]
 800b0b8:	460b      	mov	r3, r1
 800b0ba:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b0bc:	2300      	movs	r3, #0
 800b0be:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b0c0:	2300      	movs	r3, #0
 800b0c2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800b0c4:	687b      	ldr	r3, [r7, #4]
 800b0c6:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800b0ca:	78fa      	ldrb	r2, [r7, #3]
 800b0cc:	4611      	mov	r1, r2
 800b0ce:	4618      	mov	r0, r3
 800b0d0:	f7f6 febc 	bl	8001e4c <HAL_PCD_SetAddress>
 800b0d4:	4603      	mov	r3, r0
 800b0d6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b0d8:	7bfb      	ldrb	r3, [r7, #15]
 800b0da:	4618      	mov	r0, r3
 800b0dc:	f000 f8b2 	bl	800b244 <USBD_Get_USB_Status>
 800b0e0:	4603      	mov	r3, r0
 800b0e2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b0e4:	7bbb      	ldrb	r3, [r7, #14]
}
 800b0e6:	4618      	mov	r0, r3
 800b0e8:	3710      	adds	r7, #16
 800b0ea:	46bd      	mov	sp, r7
 800b0ec:	bd80      	pop	{r7, pc}

0800b0ee <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800b0ee:	b580      	push	{r7, lr}
 800b0f0:	b086      	sub	sp, #24
 800b0f2:	af00      	add	r7, sp, #0
 800b0f4:	60f8      	str	r0, [r7, #12]
 800b0f6:	607a      	str	r2, [r7, #4]
 800b0f8:	603b      	str	r3, [r7, #0]
 800b0fa:	460b      	mov	r3, r1
 800b0fc:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b0fe:	2300      	movs	r3, #0
 800b100:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b102:	2300      	movs	r3, #0
 800b104:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800b106:	68fb      	ldr	r3, [r7, #12]
 800b108:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 800b10c:	7af9      	ldrb	r1, [r7, #11]
 800b10e:	683b      	ldr	r3, [r7, #0]
 800b110:	687a      	ldr	r2, [r7, #4]
 800b112:	f7f6 ffd5 	bl	80020c0 <HAL_PCD_EP_Transmit>
 800b116:	4603      	mov	r3, r0
 800b118:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b11a:	7dfb      	ldrb	r3, [r7, #23]
 800b11c:	4618      	mov	r0, r3
 800b11e:	f000 f891 	bl	800b244 <USBD_Get_USB_Status>
 800b122:	4603      	mov	r3, r0
 800b124:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800b126:	7dbb      	ldrb	r3, [r7, #22]
}
 800b128:	4618      	mov	r0, r3
 800b12a:	3718      	adds	r7, #24
 800b12c:	46bd      	mov	sp, r7
 800b12e:	bd80      	pop	{r7, pc}

0800b130 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800b130:	b580      	push	{r7, lr}
 800b132:	b086      	sub	sp, #24
 800b134:	af00      	add	r7, sp, #0
 800b136:	60f8      	str	r0, [r7, #12]
 800b138:	607a      	str	r2, [r7, #4]
 800b13a:	603b      	str	r3, [r7, #0]
 800b13c:	460b      	mov	r3, r1
 800b13e:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b140:	2300      	movs	r3, #0
 800b142:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b144:	2300      	movs	r3, #0
 800b146:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800b148:	68fb      	ldr	r3, [r7, #12]
 800b14a:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 800b14e:	7af9      	ldrb	r1, [r7, #11]
 800b150:	683b      	ldr	r3, [r7, #0]
 800b152:	687a      	ldr	r2, [r7, #4]
 800b154:	f7f6 ff51 	bl	8001ffa <HAL_PCD_EP_Receive>
 800b158:	4603      	mov	r3, r0
 800b15a:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b15c:	7dfb      	ldrb	r3, [r7, #23]
 800b15e:	4618      	mov	r0, r3
 800b160:	f000 f870 	bl	800b244 <USBD_Get_USB_Status>
 800b164:	4603      	mov	r3, r0
 800b166:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800b168:	7dbb      	ldrb	r3, [r7, #22]
}
 800b16a:	4618      	mov	r0, r3
 800b16c:	3718      	adds	r7, #24
 800b16e:	46bd      	mov	sp, r7
 800b170:	bd80      	pop	{r7, pc}

0800b172 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b172:	b580      	push	{r7, lr}
 800b174:	b082      	sub	sp, #8
 800b176:	af00      	add	r7, sp, #0
 800b178:	6078      	str	r0, [r7, #4]
 800b17a:	460b      	mov	r3, r1
 800b17c:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800b17e:	687b      	ldr	r3, [r7, #4]
 800b180:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800b184:	78fa      	ldrb	r2, [r7, #3]
 800b186:	4611      	mov	r1, r2
 800b188:	4618      	mov	r0, r3
 800b18a:	f7f6 ff81 	bl	8002090 <HAL_PCD_EP_GetRxCount>
 800b18e:	4603      	mov	r3, r0
}
 800b190:	4618      	mov	r0, r3
 800b192:	3708      	adds	r7, #8
 800b194:	46bd      	mov	sp, r7
 800b196:	bd80      	pop	{r7, pc}

0800b198 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd: PCD handle
  * @param  msg: LPM message
  * @retval None
  */
void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 800b198:	b580      	push	{r7, lr}
 800b19a:	b082      	sub	sp, #8
 800b19c:	af00      	add	r7, sp, #0
 800b19e:	6078      	str	r0, [r7, #4]
 800b1a0:	460b      	mov	r3, r1
 800b1a2:	70fb      	strb	r3, [r7, #3]
  switch (msg)
 800b1a4:	78fb      	ldrb	r3, [r7, #3]
 800b1a6:	2b00      	cmp	r3, #0
 800b1a8:	d002      	beq.n	800b1b0 <HAL_PCDEx_LPM_Callback+0x18>
 800b1aa:	2b01      	cmp	r3, #1
 800b1ac:	d01f      	beq.n	800b1ee <HAL_PCDEx_LPM_Callback+0x56>
      /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
    }
    break;
  }
}
 800b1ae:	e03b      	b.n	800b228 <HAL_PCDEx_LPM_Callback+0x90>
    if (hpcd->Init.low_power_enable)
 800b1b0:	687b      	ldr	r3, [r7, #4]
 800b1b2:	6a1b      	ldr	r3, [r3, #32]
 800b1b4:	2b00      	cmp	r3, #0
 800b1b6:	d007      	beq.n	800b1c8 <HAL_PCDEx_LPM_Callback+0x30>
      SystemClockConfig_Resume();
 800b1b8:	f000 f83c 	bl	800b234 <SystemClockConfig_Resume>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800b1bc:	4b1c      	ldr	r3, [pc, #112]	; (800b230 <HAL_PCDEx_LPM_Callback+0x98>)
 800b1be:	691b      	ldr	r3, [r3, #16]
 800b1c0:	4a1b      	ldr	r2, [pc, #108]	; (800b230 <HAL_PCDEx_LPM_Callback+0x98>)
 800b1c2:	f023 0306 	bic.w	r3, r3, #6
 800b1c6:	6113      	str	r3, [r2, #16]
    __HAL_PCD_UNGATE_PHYCLOCK(hpcd);
 800b1c8:	687b      	ldr	r3, [r7, #4]
 800b1ca:	681b      	ldr	r3, [r3, #0]
 800b1cc:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800b1d0:	681b      	ldr	r3, [r3, #0]
 800b1d2:	687a      	ldr	r2, [r7, #4]
 800b1d4:	6812      	ldr	r2, [r2, #0]
 800b1d6:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800b1da:	f023 0301 	bic.w	r3, r3, #1
 800b1de:	6013      	str	r3, [r2, #0]
    USBD_LL_Resume(hpcd->pData);
 800b1e0:	687b      	ldr	r3, [r7, #4]
 800b1e2:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
 800b1e6:	4618      	mov	r0, r3
 800b1e8:	f7fb fae4 	bl	80067b4 <USBD_LL_Resume>
    break;
 800b1ec:	e01c      	b.n	800b228 <HAL_PCDEx_LPM_Callback+0x90>
    __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800b1ee:	687b      	ldr	r3, [r7, #4]
 800b1f0:	681b      	ldr	r3, [r3, #0]
 800b1f2:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800b1f6:	681b      	ldr	r3, [r3, #0]
 800b1f8:	687a      	ldr	r2, [r7, #4]
 800b1fa:	6812      	ldr	r2, [r2, #0]
 800b1fc:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800b200:	f043 0301 	orr.w	r3, r3, #1
 800b204:	6013      	str	r3, [r2, #0]
    USBD_LL_Suspend(hpcd->pData);
 800b206:	687b      	ldr	r3, [r7, #4]
 800b208:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
 800b20c:	4618      	mov	r0, r3
 800b20e:	f7fb fabc 	bl	800678a <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 800b212:	687b      	ldr	r3, [r7, #4]
 800b214:	6a1b      	ldr	r3, [r3, #32]
 800b216:	2b00      	cmp	r3, #0
 800b218:	d005      	beq.n	800b226 <HAL_PCDEx_LPM_Callback+0x8e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800b21a:	4b05      	ldr	r3, [pc, #20]	; (800b230 <HAL_PCDEx_LPM_Callback+0x98>)
 800b21c:	691b      	ldr	r3, [r3, #16]
 800b21e:	4a04      	ldr	r2, [pc, #16]	; (800b230 <HAL_PCDEx_LPM_Callback+0x98>)
 800b220:	f043 0306 	orr.w	r3, r3, #6
 800b224:	6113      	str	r3, [r2, #16]
    break;
 800b226:	bf00      	nop
}
 800b228:	bf00      	nop
 800b22a:	3708      	adds	r7, #8
 800b22c:	46bd      	mov	sp, r7
 800b22e:	bd80      	pop	{r7, pc}
 800b230:	e000ed00 	.word	0xe000ed00

0800b234 <SystemClockConfig_Resume>:
  * @brief  Configures system clock after wake-up from USB resume callBack:
  *         enable HSI, PLL and select PLL as system clock source.
  * @retval None
  */
static void SystemClockConfig_Resume(void)
{
 800b234:	b480      	push	{r7}
 800b236:	af00      	add	r7, sp, #0
	//SystemClock_Config();
}
 800b238:	bf00      	nop
 800b23a:	46bd      	mov	sp, r7
 800b23c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b240:	4770      	bx	lr
	...

0800b244 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800b244:	b480      	push	{r7}
 800b246:	b085      	sub	sp, #20
 800b248:	af00      	add	r7, sp, #0
 800b24a:	4603      	mov	r3, r0
 800b24c:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b24e:	2300      	movs	r3, #0
 800b250:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800b252:	79fb      	ldrb	r3, [r7, #7]
 800b254:	2b03      	cmp	r3, #3
 800b256:	d817      	bhi.n	800b288 <USBD_Get_USB_Status+0x44>
 800b258:	a201      	add	r2, pc, #4	; (adr r2, 800b260 <USBD_Get_USB_Status+0x1c>)
 800b25a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b25e:	bf00      	nop
 800b260:	0800b271 	.word	0x0800b271
 800b264:	0800b277 	.word	0x0800b277
 800b268:	0800b27d 	.word	0x0800b27d
 800b26c:	0800b283 	.word	0x0800b283
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800b270:	2300      	movs	r3, #0
 800b272:	73fb      	strb	r3, [r7, #15]
    break;
 800b274:	e00b      	b.n	800b28e <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800b276:	2303      	movs	r3, #3
 800b278:	73fb      	strb	r3, [r7, #15]
    break;
 800b27a:	e008      	b.n	800b28e <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800b27c:	2301      	movs	r3, #1
 800b27e:	73fb      	strb	r3, [r7, #15]
    break;
 800b280:	e005      	b.n	800b28e <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800b282:	2303      	movs	r3, #3
 800b284:	73fb      	strb	r3, [r7, #15]
    break;
 800b286:	e002      	b.n	800b28e <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800b288:	2303      	movs	r3, #3
 800b28a:	73fb      	strb	r3, [r7, #15]
    break;
 800b28c:	bf00      	nop
  }
  return usb_status;
 800b28e:	7bfb      	ldrb	r3, [r7, #15]
}
 800b290:	4618      	mov	r0, r3
 800b292:	3714      	adds	r7, #20
 800b294:	46bd      	mov	sp, r7
 800b296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b29a:	4770      	bx	lr

0800b29c <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b29c:	b480      	push	{r7}
 800b29e:	b083      	sub	sp, #12
 800b2a0:	af00      	add	r7, sp, #0
 800b2a2:	4603      	mov	r3, r0
 800b2a4:	6039      	str	r1, [r7, #0]
 800b2a6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800b2a8:	683b      	ldr	r3, [r7, #0]
 800b2aa:	2212      	movs	r2, #18
 800b2ac:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800b2ae:	4b03      	ldr	r3, [pc, #12]	; (800b2bc <USBD_FS_DeviceDescriptor+0x20>)
}
 800b2b0:	4618      	mov	r0, r3
 800b2b2:	370c      	adds	r7, #12
 800b2b4:	46bd      	mov	sp, r7
 800b2b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2ba:	4770      	bx	lr
 800b2bc:	20000154 	.word	0x20000154

0800b2c0 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b2c0:	b480      	push	{r7}
 800b2c2:	b083      	sub	sp, #12
 800b2c4:	af00      	add	r7, sp, #0
 800b2c6:	4603      	mov	r3, r0
 800b2c8:	6039      	str	r1, [r7, #0]
 800b2ca:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800b2cc:	683b      	ldr	r3, [r7, #0]
 800b2ce:	2204      	movs	r2, #4
 800b2d0:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800b2d2:	4b03      	ldr	r3, [pc, #12]	; (800b2e0 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800b2d4:	4618      	mov	r0, r3
 800b2d6:	370c      	adds	r7, #12
 800b2d8:	46bd      	mov	sp, r7
 800b2da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2de:	4770      	bx	lr
 800b2e0:	20000174 	.word	0x20000174

0800b2e4 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b2e4:	b580      	push	{r7, lr}
 800b2e6:	b082      	sub	sp, #8
 800b2e8:	af00      	add	r7, sp, #0
 800b2ea:	4603      	mov	r3, r0
 800b2ec:	6039      	str	r1, [r7, #0]
 800b2ee:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800b2f0:	79fb      	ldrb	r3, [r7, #7]
 800b2f2:	2b00      	cmp	r3, #0
 800b2f4:	d105      	bne.n	800b302 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800b2f6:	683a      	ldr	r2, [r7, #0]
 800b2f8:	4907      	ldr	r1, [pc, #28]	; (800b318 <USBD_FS_ProductStrDescriptor+0x34>)
 800b2fa:	4808      	ldr	r0, [pc, #32]	; (800b31c <USBD_FS_ProductStrDescriptor+0x38>)
 800b2fc:	f7fc f862 	bl	80073c4 <USBD_GetString>
 800b300:	e004      	b.n	800b30c <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800b302:	683a      	ldr	r2, [r7, #0]
 800b304:	4904      	ldr	r1, [pc, #16]	; (800b318 <USBD_FS_ProductStrDescriptor+0x34>)
 800b306:	4805      	ldr	r0, [pc, #20]	; (800b31c <USBD_FS_ProductStrDescriptor+0x38>)
 800b308:	f7fc f85c 	bl	80073c4 <USBD_GetString>
  }
  return USBD_StrDesc;
 800b30c:	4b02      	ldr	r3, [pc, #8]	; (800b318 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800b30e:	4618      	mov	r0, r3
 800b310:	3708      	adds	r7, #8
 800b312:	46bd      	mov	sp, r7
 800b314:	bd80      	pop	{r7, pc}
 800b316:	bf00      	nop
 800b318:	200068c0 	.word	0x200068c0
 800b31c:	0800ba28 	.word	0x0800ba28

0800b320 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b320:	b580      	push	{r7, lr}
 800b322:	b082      	sub	sp, #8
 800b324:	af00      	add	r7, sp, #0
 800b326:	4603      	mov	r3, r0
 800b328:	6039      	str	r1, [r7, #0]
 800b32a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800b32c:	683a      	ldr	r2, [r7, #0]
 800b32e:	4904      	ldr	r1, [pc, #16]	; (800b340 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800b330:	4804      	ldr	r0, [pc, #16]	; (800b344 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800b332:	f7fc f847 	bl	80073c4 <USBD_GetString>
  return USBD_StrDesc;
 800b336:	4b02      	ldr	r3, [pc, #8]	; (800b340 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800b338:	4618      	mov	r0, r3
 800b33a:	3708      	adds	r7, #8
 800b33c:	46bd      	mov	sp, r7
 800b33e:	bd80      	pop	{r7, pc}
 800b340:	200068c0 	.word	0x200068c0
 800b344:	0800ba40 	.word	0x0800ba40

0800b348 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b348:	b580      	push	{r7, lr}
 800b34a:	b082      	sub	sp, #8
 800b34c:	af00      	add	r7, sp, #0
 800b34e:	4603      	mov	r3, r0
 800b350:	6039      	str	r1, [r7, #0]
 800b352:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800b354:	683b      	ldr	r3, [r7, #0]
 800b356:	221a      	movs	r2, #26
 800b358:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800b35a:	f000 f855 	bl	800b408 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800b35e:	4b02      	ldr	r3, [pc, #8]	; (800b368 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800b360:	4618      	mov	r0, r3
 800b362:	3708      	adds	r7, #8
 800b364:	46bd      	mov	sp, r7
 800b366:	bd80      	pop	{r7, pc}
 800b368:	20000178 	.word	0x20000178

0800b36c <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b36c:	b580      	push	{r7, lr}
 800b36e:	b082      	sub	sp, #8
 800b370:	af00      	add	r7, sp, #0
 800b372:	4603      	mov	r3, r0
 800b374:	6039      	str	r1, [r7, #0]
 800b376:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800b378:	79fb      	ldrb	r3, [r7, #7]
 800b37a:	2b00      	cmp	r3, #0
 800b37c:	d105      	bne.n	800b38a <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800b37e:	683a      	ldr	r2, [r7, #0]
 800b380:	4907      	ldr	r1, [pc, #28]	; (800b3a0 <USBD_FS_ConfigStrDescriptor+0x34>)
 800b382:	4808      	ldr	r0, [pc, #32]	; (800b3a4 <USBD_FS_ConfigStrDescriptor+0x38>)
 800b384:	f7fc f81e 	bl	80073c4 <USBD_GetString>
 800b388:	e004      	b.n	800b394 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800b38a:	683a      	ldr	r2, [r7, #0]
 800b38c:	4904      	ldr	r1, [pc, #16]	; (800b3a0 <USBD_FS_ConfigStrDescriptor+0x34>)
 800b38e:	4805      	ldr	r0, [pc, #20]	; (800b3a4 <USBD_FS_ConfigStrDescriptor+0x38>)
 800b390:	f7fc f818 	bl	80073c4 <USBD_GetString>
  }
  return USBD_StrDesc;
 800b394:	4b02      	ldr	r3, [pc, #8]	; (800b3a0 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800b396:	4618      	mov	r0, r3
 800b398:	3708      	adds	r7, #8
 800b39a:	46bd      	mov	sp, r7
 800b39c:	bd80      	pop	{r7, pc}
 800b39e:	bf00      	nop
 800b3a0:	200068c0 	.word	0x200068c0
 800b3a4:	0800ba54 	.word	0x0800ba54

0800b3a8 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b3a8:	b580      	push	{r7, lr}
 800b3aa:	b082      	sub	sp, #8
 800b3ac:	af00      	add	r7, sp, #0
 800b3ae:	4603      	mov	r3, r0
 800b3b0:	6039      	str	r1, [r7, #0]
 800b3b2:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800b3b4:	79fb      	ldrb	r3, [r7, #7]
 800b3b6:	2b00      	cmp	r3, #0
 800b3b8:	d105      	bne.n	800b3c6 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800b3ba:	683a      	ldr	r2, [r7, #0]
 800b3bc:	4907      	ldr	r1, [pc, #28]	; (800b3dc <USBD_FS_InterfaceStrDescriptor+0x34>)
 800b3be:	4808      	ldr	r0, [pc, #32]	; (800b3e0 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800b3c0:	f7fc f800 	bl	80073c4 <USBD_GetString>
 800b3c4:	e004      	b.n	800b3d0 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800b3c6:	683a      	ldr	r2, [r7, #0]
 800b3c8:	4904      	ldr	r1, [pc, #16]	; (800b3dc <USBD_FS_InterfaceStrDescriptor+0x34>)
 800b3ca:	4805      	ldr	r0, [pc, #20]	; (800b3e0 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800b3cc:	f7fb fffa 	bl	80073c4 <USBD_GetString>
  }
  return USBD_StrDesc;
 800b3d0:	4b02      	ldr	r3, [pc, #8]	; (800b3dc <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800b3d2:	4618      	mov	r0, r3
 800b3d4:	3708      	adds	r7, #8
 800b3d6:	46bd      	mov	sp, r7
 800b3d8:	bd80      	pop	{r7, pc}
 800b3da:	bf00      	nop
 800b3dc:	200068c0 	.word	0x200068c0
 800b3e0:	0800ba60 	.word	0x0800ba60

0800b3e4 <USBD_FS_USR_BOSDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_USR_BOSDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b3e4:	b480      	push	{r7}
 800b3e6:	b083      	sub	sp, #12
 800b3e8:	af00      	add	r7, sp, #0
 800b3ea:	4603      	mov	r3, r0
 800b3ec:	6039      	str	r1, [r7, #0]
 800b3ee:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_BOSDesc);
 800b3f0:	683b      	ldr	r3, [r7, #0]
 800b3f2:	220c      	movs	r2, #12
 800b3f4:	801a      	strh	r2, [r3, #0]
  return (uint8_t*)USBD_FS_BOSDesc;
 800b3f6:	4b03      	ldr	r3, [pc, #12]	; (800b404 <USBD_FS_USR_BOSDescriptor+0x20>)
}
 800b3f8:	4618      	mov	r0, r3
 800b3fa:	370c      	adds	r7, #12
 800b3fc:	46bd      	mov	sp, r7
 800b3fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b402:	4770      	bx	lr
 800b404:	20000168 	.word	0x20000168

0800b408 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800b408:	b580      	push	{r7, lr}
 800b40a:	b084      	sub	sp, #16
 800b40c:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800b40e:	4b0f      	ldr	r3, [pc, #60]	; (800b44c <Get_SerialNum+0x44>)
 800b410:	681b      	ldr	r3, [r3, #0]
 800b412:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800b414:	4b0e      	ldr	r3, [pc, #56]	; (800b450 <Get_SerialNum+0x48>)
 800b416:	681b      	ldr	r3, [r3, #0]
 800b418:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800b41a:	4b0e      	ldr	r3, [pc, #56]	; (800b454 <Get_SerialNum+0x4c>)
 800b41c:	681b      	ldr	r3, [r3, #0]
 800b41e:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800b420:	68fa      	ldr	r2, [r7, #12]
 800b422:	687b      	ldr	r3, [r7, #4]
 800b424:	4413      	add	r3, r2
 800b426:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800b428:	68fb      	ldr	r3, [r7, #12]
 800b42a:	2b00      	cmp	r3, #0
 800b42c:	d009      	beq.n	800b442 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800b42e:	2208      	movs	r2, #8
 800b430:	4909      	ldr	r1, [pc, #36]	; (800b458 <Get_SerialNum+0x50>)
 800b432:	68f8      	ldr	r0, [r7, #12]
 800b434:	f000 f814 	bl	800b460 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800b438:	2204      	movs	r2, #4
 800b43a:	4908      	ldr	r1, [pc, #32]	; (800b45c <Get_SerialNum+0x54>)
 800b43c:	68b8      	ldr	r0, [r7, #8]
 800b43e:	f000 f80f 	bl	800b460 <IntToUnicode>
  }
}
 800b442:	bf00      	nop
 800b444:	3710      	adds	r7, #16
 800b446:	46bd      	mov	sp, r7
 800b448:	bd80      	pop	{r7, pc}
 800b44a:	bf00      	nop
 800b44c:	1ff0f420 	.word	0x1ff0f420
 800b450:	1ff0f424 	.word	0x1ff0f424
 800b454:	1ff0f428 	.word	0x1ff0f428
 800b458:	2000017a 	.word	0x2000017a
 800b45c:	2000018a 	.word	0x2000018a

0800b460 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800b460:	b480      	push	{r7}
 800b462:	b087      	sub	sp, #28
 800b464:	af00      	add	r7, sp, #0
 800b466:	60f8      	str	r0, [r7, #12]
 800b468:	60b9      	str	r1, [r7, #8]
 800b46a:	4613      	mov	r3, r2
 800b46c:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800b46e:	2300      	movs	r3, #0
 800b470:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800b472:	2300      	movs	r3, #0
 800b474:	75fb      	strb	r3, [r7, #23]
 800b476:	e027      	b.n	800b4c8 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800b478:	68fb      	ldr	r3, [r7, #12]
 800b47a:	0f1b      	lsrs	r3, r3, #28
 800b47c:	2b09      	cmp	r3, #9
 800b47e:	d80b      	bhi.n	800b498 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800b480:	68fb      	ldr	r3, [r7, #12]
 800b482:	0f1b      	lsrs	r3, r3, #28
 800b484:	b2da      	uxtb	r2, r3
 800b486:	7dfb      	ldrb	r3, [r7, #23]
 800b488:	005b      	lsls	r3, r3, #1
 800b48a:	4619      	mov	r1, r3
 800b48c:	68bb      	ldr	r3, [r7, #8]
 800b48e:	440b      	add	r3, r1
 800b490:	3230      	adds	r2, #48	; 0x30
 800b492:	b2d2      	uxtb	r2, r2
 800b494:	701a      	strb	r2, [r3, #0]
 800b496:	e00a      	b.n	800b4ae <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800b498:	68fb      	ldr	r3, [r7, #12]
 800b49a:	0f1b      	lsrs	r3, r3, #28
 800b49c:	b2da      	uxtb	r2, r3
 800b49e:	7dfb      	ldrb	r3, [r7, #23]
 800b4a0:	005b      	lsls	r3, r3, #1
 800b4a2:	4619      	mov	r1, r3
 800b4a4:	68bb      	ldr	r3, [r7, #8]
 800b4a6:	440b      	add	r3, r1
 800b4a8:	3237      	adds	r2, #55	; 0x37
 800b4aa:	b2d2      	uxtb	r2, r2
 800b4ac:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800b4ae:	68fb      	ldr	r3, [r7, #12]
 800b4b0:	011b      	lsls	r3, r3, #4
 800b4b2:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800b4b4:	7dfb      	ldrb	r3, [r7, #23]
 800b4b6:	005b      	lsls	r3, r3, #1
 800b4b8:	3301      	adds	r3, #1
 800b4ba:	68ba      	ldr	r2, [r7, #8]
 800b4bc:	4413      	add	r3, r2
 800b4be:	2200      	movs	r2, #0
 800b4c0:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800b4c2:	7dfb      	ldrb	r3, [r7, #23]
 800b4c4:	3301      	adds	r3, #1
 800b4c6:	75fb      	strb	r3, [r7, #23]
 800b4c8:	7dfa      	ldrb	r2, [r7, #23]
 800b4ca:	79fb      	ldrb	r3, [r7, #7]
 800b4cc:	429a      	cmp	r2, r3
 800b4ce:	d3d3      	bcc.n	800b478 <IntToUnicode+0x18>
  }
}
 800b4d0:	bf00      	nop
 800b4d2:	bf00      	nop
 800b4d4:	371c      	adds	r7, #28
 800b4d6:	46bd      	mov	sp, r7
 800b4d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4dc:	4770      	bx	lr
	...

0800b4e0 <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 800b4e0:	b480      	push	{r7}
 800b4e2:	b083      	sub	sp, #12
 800b4e4:	af00      	add	r7, sp, #0
 800b4e6:	4603      	mov	r3, r0
 800b4e8:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
    Stat = STA_NOINIT;
 800b4ea:	4b06      	ldr	r3, [pc, #24]	; (800b504 <USER_initialize+0x24>)
 800b4ec:	2201      	movs	r2, #1
 800b4ee:	701a      	strb	r2, [r3, #0]
    return Stat;
 800b4f0:	4b04      	ldr	r3, [pc, #16]	; (800b504 <USER_initialize+0x24>)
 800b4f2:	781b      	ldrb	r3, [r3, #0]
 800b4f4:	b2db      	uxtb	r3, r3
  /* USER CODE END INIT */
}
 800b4f6:	4618      	mov	r0, r3
 800b4f8:	370c      	adds	r7, #12
 800b4fa:	46bd      	mov	sp, r7
 800b4fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b500:	4770      	bx	lr
 800b502:	bf00      	nop
 800b504:	20000192 	.word	0x20000192

0800b508 <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 800b508:	b480      	push	{r7}
 800b50a:	b083      	sub	sp, #12
 800b50c:	af00      	add	r7, sp, #0
 800b50e:	4603      	mov	r3, r0
 800b510:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
    Stat = STA_NOINIT;
 800b512:	4b06      	ldr	r3, [pc, #24]	; (800b52c <USER_status+0x24>)
 800b514:	2201      	movs	r2, #1
 800b516:	701a      	strb	r2, [r3, #0]
    return Stat;
 800b518:	4b04      	ldr	r3, [pc, #16]	; (800b52c <USER_status+0x24>)
 800b51a:	781b      	ldrb	r3, [r3, #0]
 800b51c:	b2db      	uxtb	r3, r3
  /* USER CODE END STATUS */
}
 800b51e:	4618      	mov	r0, r3
 800b520:	370c      	adds	r7, #12
 800b522:	46bd      	mov	sp, r7
 800b524:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b528:	4770      	bx	lr
 800b52a:	bf00      	nop
 800b52c:	20000192 	.word	0x20000192

0800b530 <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 800b530:	b480      	push	{r7}
 800b532:	b085      	sub	sp, #20
 800b534:	af00      	add	r7, sp, #0
 800b536:	60b9      	str	r1, [r7, #8]
 800b538:	607a      	str	r2, [r7, #4]
 800b53a:	603b      	str	r3, [r7, #0]
 800b53c:	4603      	mov	r3, r0
 800b53e:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
    return RES_OK;
 800b540:	2300      	movs	r3, #0
  /* USER CODE END READ */
}
 800b542:	4618      	mov	r0, r3
 800b544:	3714      	adds	r7, #20
 800b546:	46bd      	mov	sp, r7
 800b548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b54c:	4770      	bx	lr

0800b54e <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 800b54e:	b480      	push	{r7}
 800b550:	b085      	sub	sp, #20
 800b552:	af00      	add	r7, sp, #0
 800b554:	60b9      	str	r1, [r7, #8]
 800b556:	607a      	str	r2, [r7, #4]
 800b558:	603b      	str	r3, [r7, #0]
 800b55a:	4603      	mov	r3, r0
 800b55c:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
    return RES_OK;
 800b55e:	2300      	movs	r3, #0
  /* USER CODE END WRITE */
}
 800b560:	4618      	mov	r0, r3
 800b562:	3714      	adds	r7, #20
 800b564:	46bd      	mov	sp, r7
 800b566:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b56a:	4770      	bx	lr

0800b56c <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 800b56c:	b480      	push	{r7}
 800b56e:	b085      	sub	sp, #20
 800b570:	af00      	add	r7, sp, #0
 800b572:	4603      	mov	r3, r0
 800b574:	603a      	str	r2, [r7, #0]
 800b576:	71fb      	strb	r3, [r7, #7]
 800b578:	460b      	mov	r3, r1
 800b57a:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
    DRESULT res = RES_ERROR;
 800b57c:	2301      	movs	r3, #1
 800b57e:	73fb      	strb	r3, [r7, #15]
    return res;
 800b580:	7bfb      	ldrb	r3, [r7, #15]
  /* USER CODE END IOCTL */
}
 800b582:	4618      	mov	r0, r3
 800b584:	3714      	adds	r7, #20
 800b586:	46bd      	mov	sp, r7
 800b588:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b58c:	4770      	bx	lr
	...

0800b590 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 800b590:	f8df d034 	ldr.w	sp, [pc, #52]	; 800b5c8 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800b594:	480d      	ldr	r0, [pc, #52]	; (800b5cc <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800b596:	490e      	ldr	r1, [pc, #56]	; (800b5d0 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 800b598:	4a0e      	ldr	r2, [pc, #56]	; (800b5d4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800b59a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800b59c:	e002      	b.n	800b5a4 <LoopCopyDataInit>

0800b59e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800b59e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800b5a0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800b5a2:	3304      	adds	r3, #4

0800b5a4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800b5a4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800b5a6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800b5a8:	d3f9      	bcc.n	800b59e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800b5aa:	4a0b      	ldr	r2, [pc, #44]	; (800b5d8 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 800b5ac:	4c0b      	ldr	r4, [pc, #44]	; (800b5dc <LoopFillZerobss+0x26>)
  movs r3, #0
 800b5ae:	2300      	movs	r3, #0
  b LoopFillZerobss
 800b5b0:	e001      	b.n	800b5b6 <LoopFillZerobss>

0800b5b2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800b5b2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800b5b4:	3204      	adds	r2, #4

0800b5b6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800b5b6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800b5b8:	d3fb      	bcc.n	800b5b2 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800b5ba:	f7ff fa2b 	bl	800aa14 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800b5be:	f000 f89b 	bl	800b6f8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800b5c2:	f7fe fe45 	bl	800a250 <main>
  bx  lr    
 800b5c6:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800b5c8:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 800b5cc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800b5d0:	2000020c 	.word	0x2000020c
  ldr r2, =_sidata
 800b5d4:	0800bb1c 	.word	0x0800bb1c
  ldr r2, =_sbss
 800b5d8:	2000020c 	.word	0x2000020c
  ldr r4, =_ebss
 800b5dc:	20006ac4 	.word	0x20006ac4

0800b5e0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800b5e0:	e7fe      	b.n	800b5e0 <ADC_IRQHandler>

0800b5e2 <stm32_lock_acquire>:
/**
  * @brief Acquire STM32 lock
  * @param lock The lock to acquire
  */
static inline void stm32_lock_acquire(LockingData_t *lock)
{
 800b5e2:	b580      	push	{r7, lr}
 800b5e4:	b084      	sub	sp, #16
 800b5e6:	af00      	add	r7, sp, #0
 800b5e8:	6078      	str	r0, [r7, #4]
  STM32_LOCK_BLOCK_IF_NULL_ARGUMENT(lock);
 800b5ea:	687b      	ldr	r3, [r7, #4]
 800b5ec:	2b00      	cmp	r3, #0
 800b5ee:	d104      	bne.n	800b5fa <stm32_lock_acquire+0x18>
  __ASM volatile ("cpsid i" : : : "memory");
 800b5f0:	b672      	cpsid	i
}
 800b5f2:	bf00      	nop
 800b5f4:	f7ff f82c 	bl	800a650 <Error_Handler>
 800b5f8:	e7fe      	b.n	800b5f8 <stm32_lock_acquire+0x16>
  STM32_LOCK_ASSERT_VALID_NESTING_LEVEL(lock);
 800b5fa:	687b      	ldr	r3, [r7, #4]
 800b5fc:	7a1b      	ldrb	r3, [r3, #8]
 800b5fe:	2b01      	cmp	r3, #1
 800b600:	d904      	bls.n	800b60c <stm32_lock_acquire+0x2a>
  __ASM volatile ("cpsid i" : : : "memory");
 800b602:	b672      	cpsid	i
}
 800b604:	bf00      	nop
 800b606:	f7ff f823 	bl	800a650 <Error_Handler>
 800b60a:	e7fe      	b.n	800b60a <stm32_lock_acquire+0x28>
  lock->basepri[lock->nesting_level++] = taskENTER_CRITICAL_FROM_ISR();
 800b60c:	687b      	ldr	r3, [r7, #4]
 800b60e:	7a1b      	ldrb	r3, [r3, #8]
 800b610:	1c5a      	adds	r2, r3, #1
 800b612:	b2d1      	uxtb	r1, r2
 800b614:	687a      	ldr	r2, [r7, #4]
 800b616:	7211      	strb	r1, [r2, #8]
 800b618:	4619      	mov	r1, r3
	__asm volatile
 800b61a:	f3ef 8211 	mrs	r2, BASEPRI
 800b61e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b622:	b672      	cpsid	i
 800b624:	f383 8811 	msr	BASEPRI, r3
 800b628:	f3bf 8f6f 	isb	sy
 800b62c:	f3bf 8f4f 	dsb	sy
 800b630:	b662      	cpsie	i
 800b632:	60fa      	str	r2, [r7, #12]
 800b634:	60bb      	str	r3, [r7, #8]
	return ulOriginalBASEPRI;
 800b636:	68fa      	ldr	r2, [r7, #12]
 800b638:	687b      	ldr	r3, [r7, #4]
 800b63a:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
}
 800b63e:	bf00      	nop
 800b640:	3710      	adds	r7, #16
 800b642:	46bd      	mov	sp, r7
 800b644:	bd80      	pop	{r7, pc}

0800b646 <stm32_lock_release>:
/**
  * @brief Release STM32 lock
  * @param lock The lock to release
  */
static inline void stm32_lock_release(LockingData_t *lock)
{
 800b646:	b580      	push	{r7, lr}
 800b648:	b084      	sub	sp, #16
 800b64a:	af00      	add	r7, sp, #0
 800b64c:	6078      	str	r0, [r7, #4]
  STM32_LOCK_BLOCK_IF_NULL_ARGUMENT(lock);
 800b64e:	687b      	ldr	r3, [r7, #4]
 800b650:	2b00      	cmp	r3, #0
 800b652:	d104      	bne.n	800b65e <stm32_lock_release+0x18>
  __ASM volatile ("cpsid i" : : : "memory");
 800b654:	b672      	cpsid	i
}
 800b656:	bf00      	nop
 800b658:	f7fe fffa 	bl	800a650 <Error_Handler>
 800b65c:	e7fe      	b.n	800b65c <stm32_lock_release+0x16>
  lock->nesting_level--;
 800b65e:	687b      	ldr	r3, [r7, #4]
 800b660:	7a1b      	ldrb	r3, [r3, #8]
 800b662:	3b01      	subs	r3, #1
 800b664:	b2da      	uxtb	r2, r3
 800b666:	687b      	ldr	r3, [r7, #4]
 800b668:	721a      	strb	r2, [r3, #8]
  STM32_LOCK_ASSERT_VALID_NESTING_LEVEL(lock);
 800b66a:	687b      	ldr	r3, [r7, #4]
 800b66c:	7a1b      	ldrb	r3, [r3, #8]
 800b66e:	2b01      	cmp	r3, #1
 800b670:	d904      	bls.n	800b67c <stm32_lock_release+0x36>
  __ASM volatile ("cpsid i" : : : "memory");
 800b672:	b672      	cpsid	i
}
 800b674:	bf00      	nop
 800b676:	f7fe ffeb 	bl	800a650 <Error_Handler>
 800b67a:	e7fe      	b.n	800b67a <stm32_lock_release+0x34>
  taskEXIT_CRITICAL_FROM_ISR(lock->basepri[lock->nesting_level]);
 800b67c:	687b      	ldr	r3, [r7, #4]
 800b67e:	7a1b      	ldrb	r3, [r3, #8]
 800b680:	461a      	mov	r2, r3
 800b682:	687b      	ldr	r3, [r7, #4]
 800b684:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b688:	60fb      	str	r3, [r7, #12]
	__asm volatile
 800b68a:	68fb      	ldr	r3, [r7, #12]
 800b68c:	f383 8811 	msr	BASEPRI, r3
}
 800b690:	bf00      	nop
}
 800b692:	bf00      	nop
 800b694:	3710      	adds	r7, #16
 800b696:	46bd      	mov	sp, r7
 800b698:	bd80      	pop	{r7, pc}

0800b69a <__retarget_lock_acquire_recursive>:
/**
  * @brief Acquire recursive lock
  * @param lock The lock
  */
void __retarget_lock_acquire_recursive(_LOCK_T lock)
{
 800b69a:	b580      	push	{r7, lr}
 800b69c:	b082      	sub	sp, #8
 800b69e:	af00      	add	r7, sp, #0
 800b6a0:	6078      	str	r0, [r7, #4]
  STM32_LOCK_BLOCK_IF_NULL_ARGUMENT(lock);
 800b6a2:	687b      	ldr	r3, [r7, #4]
 800b6a4:	2b00      	cmp	r3, #0
 800b6a6:	d104      	bne.n	800b6b2 <__retarget_lock_acquire_recursive+0x18>
  __ASM volatile ("cpsid i" : : : "memory");
 800b6a8:	b672      	cpsid	i
}
 800b6aa:	bf00      	nop
 800b6ac:	f7fe ffd0 	bl	800a650 <Error_Handler>
 800b6b0:	e7fe      	b.n	800b6b0 <__retarget_lock_acquire_recursive+0x16>
  stm32_lock_acquire(STM32_LOCK_PARAMETER(lock));
 800b6b2:	687b      	ldr	r3, [r7, #4]
 800b6b4:	4618      	mov	r0, r3
 800b6b6:	f7ff ff94 	bl	800b5e2 <stm32_lock_acquire>
}
 800b6ba:	bf00      	nop
 800b6bc:	3708      	adds	r7, #8
 800b6be:	46bd      	mov	sp, r7
 800b6c0:	bd80      	pop	{r7, pc}

0800b6c2 <__retarget_lock_release_recursive>:
/**
  * @brief Release recursive lock
  * @param lock The lock
  */
void __retarget_lock_release_recursive(_LOCK_T lock)
{
 800b6c2:	b580      	push	{r7, lr}
 800b6c4:	b082      	sub	sp, #8
 800b6c6:	af00      	add	r7, sp, #0
 800b6c8:	6078      	str	r0, [r7, #4]
  STM32_LOCK_BLOCK_IF_NULL_ARGUMENT(lock);
 800b6ca:	687b      	ldr	r3, [r7, #4]
 800b6cc:	2b00      	cmp	r3, #0
 800b6ce:	d104      	bne.n	800b6da <__retarget_lock_release_recursive+0x18>
  __ASM volatile ("cpsid i" : : : "memory");
 800b6d0:	b672      	cpsid	i
}
 800b6d2:	bf00      	nop
 800b6d4:	f7fe ffbc 	bl	800a650 <Error_Handler>
 800b6d8:	e7fe      	b.n	800b6d8 <__retarget_lock_release_recursive+0x16>
  stm32_lock_release(STM32_LOCK_PARAMETER(lock));
 800b6da:	687b      	ldr	r3, [r7, #4]
 800b6dc:	4618      	mov	r0, r3
 800b6de:	f7ff ffb2 	bl	800b646 <stm32_lock_release>
}
 800b6e2:	bf00      	nop
 800b6e4:	3708      	adds	r7, #8
 800b6e6:	46bd      	mov	sp, r7
 800b6e8:	bd80      	pop	{r7, pc}
	...

0800b6ec <__errno>:
 800b6ec:	4b01      	ldr	r3, [pc, #4]	; (800b6f4 <__errno+0x8>)
 800b6ee:	6818      	ldr	r0, [r3, #0]
 800b6f0:	4770      	bx	lr
 800b6f2:	bf00      	nop
 800b6f4:	200001a8 	.word	0x200001a8

0800b6f8 <__libc_init_array>:
 800b6f8:	b570      	push	{r4, r5, r6, lr}
 800b6fa:	4d0d      	ldr	r5, [pc, #52]	; (800b730 <__libc_init_array+0x38>)
 800b6fc:	4c0d      	ldr	r4, [pc, #52]	; (800b734 <__libc_init_array+0x3c>)
 800b6fe:	1b64      	subs	r4, r4, r5
 800b700:	10a4      	asrs	r4, r4, #2
 800b702:	2600      	movs	r6, #0
 800b704:	42a6      	cmp	r6, r4
 800b706:	d109      	bne.n	800b71c <__libc_init_array+0x24>
 800b708:	4d0b      	ldr	r5, [pc, #44]	; (800b738 <__libc_init_array+0x40>)
 800b70a:	4c0c      	ldr	r4, [pc, #48]	; (800b73c <__libc_init_array+0x44>)
 800b70c:	f000 f96e 	bl	800b9ec <_init>
 800b710:	1b64      	subs	r4, r4, r5
 800b712:	10a4      	asrs	r4, r4, #2
 800b714:	2600      	movs	r6, #0
 800b716:	42a6      	cmp	r6, r4
 800b718:	d105      	bne.n	800b726 <__libc_init_array+0x2e>
 800b71a:	bd70      	pop	{r4, r5, r6, pc}
 800b71c:	f855 3b04 	ldr.w	r3, [r5], #4
 800b720:	4798      	blx	r3
 800b722:	3601      	adds	r6, #1
 800b724:	e7ee      	b.n	800b704 <__libc_init_array+0xc>
 800b726:	f855 3b04 	ldr.w	r3, [r5], #4
 800b72a:	4798      	blx	r3
 800b72c:	3601      	adds	r6, #1
 800b72e:	e7f2      	b.n	800b716 <__libc_init_array+0x1e>
 800b730:	0800bb14 	.word	0x0800bb14
 800b734:	0800bb14 	.word	0x0800bb14
 800b738:	0800bb14 	.word	0x0800bb14
 800b73c:	0800bb18 	.word	0x0800bb18

0800b740 <malloc>:
 800b740:	4b02      	ldr	r3, [pc, #8]	; (800b74c <malloc+0xc>)
 800b742:	4601      	mov	r1, r0
 800b744:	6818      	ldr	r0, [r3, #0]
 800b746:	f000 b871 	b.w	800b82c <_malloc_r>
 800b74a:	bf00      	nop
 800b74c:	200001a8 	.word	0x200001a8

0800b750 <free>:
 800b750:	4b02      	ldr	r3, [pc, #8]	; (800b75c <free+0xc>)
 800b752:	4601      	mov	r1, r0
 800b754:	6818      	ldr	r0, [r3, #0]
 800b756:	f000 b819 	b.w	800b78c <_free_r>
 800b75a:	bf00      	nop
 800b75c:	200001a8 	.word	0x200001a8

0800b760 <memcpy>:
 800b760:	440a      	add	r2, r1
 800b762:	4291      	cmp	r1, r2
 800b764:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800b768:	d100      	bne.n	800b76c <memcpy+0xc>
 800b76a:	4770      	bx	lr
 800b76c:	b510      	push	{r4, lr}
 800b76e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b772:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b776:	4291      	cmp	r1, r2
 800b778:	d1f9      	bne.n	800b76e <memcpy+0xe>
 800b77a:	bd10      	pop	{r4, pc}

0800b77c <memset>:
 800b77c:	4402      	add	r2, r0
 800b77e:	4603      	mov	r3, r0
 800b780:	4293      	cmp	r3, r2
 800b782:	d100      	bne.n	800b786 <memset+0xa>
 800b784:	4770      	bx	lr
 800b786:	f803 1b01 	strb.w	r1, [r3], #1
 800b78a:	e7f9      	b.n	800b780 <memset+0x4>

0800b78c <_free_r>:
 800b78c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800b78e:	2900      	cmp	r1, #0
 800b790:	d048      	beq.n	800b824 <_free_r+0x98>
 800b792:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b796:	9001      	str	r0, [sp, #4]
 800b798:	2b00      	cmp	r3, #0
 800b79a:	f1a1 0404 	sub.w	r4, r1, #4
 800b79e:	bfb8      	it	lt
 800b7a0:	18e4      	addlt	r4, r4, r3
 800b7a2:	f000 f917 	bl	800b9d4 <__malloc_lock>
 800b7a6:	4a20      	ldr	r2, [pc, #128]	; (800b828 <_free_r+0x9c>)
 800b7a8:	9801      	ldr	r0, [sp, #4]
 800b7aa:	6813      	ldr	r3, [r2, #0]
 800b7ac:	4615      	mov	r5, r2
 800b7ae:	b933      	cbnz	r3, 800b7be <_free_r+0x32>
 800b7b0:	6063      	str	r3, [r4, #4]
 800b7b2:	6014      	str	r4, [r2, #0]
 800b7b4:	b003      	add	sp, #12
 800b7b6:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800b7ba:	f000 b911 	b.w	800b9e0 <__malloc_unlock>
 800b7be:	42a3      	cmp	r3, r4
 800b7c0:	d90b      	bls.n	800b7da <_free_r+0x4e>
 800b7c2:	6821      	ldr	r1, [r4, #0]
 800b7c4:	1862      	adds	r2, r4, r1
 800b7c6:	4293      	cmp	r3, r2
 800b7c8:	bf04      	itt	eq
 800b7ca:	681a      	ldreq	r2, [r3, #0]
 800b7cc:	685b      	ldreq	r3, [r3, #4]
 800b7ce:	6063      	str	r3, [r4, #4]
 800b7d0:	bf04      	itt	eq
 800b7d2:	1852      	addeq	r2, r2, r1
 800b7d4:	6022      	streq	r2, [r4, #0]
 800b7d6:	602c      	str	r4, [r5, #0]
 800b7d8:	e7ec      	b.n	800b7b4 <_free_r+0x28>
 800b7da:	461a      	mov	r2, r3
 800b7dc:	685b      	ldr	r3, [r3, #4]
 800b7de:	b10b      	cbz	r3, 800b7e4 <_free_r+0x58>
 800b7e0:	42a3      	cmp	r3, r4
 800b7e2:	d9fa      	bls.n	800b7da <_free_r+0x4e>
 800b7e4:	6811      	ldr	r1, [r2, #0]
 800b7e6:	1855      	adds	r5, r2, r1
 800b7e8:	42a5      	cmp	r5, r4
 800b7ea:	d10b      	bne.n	800b804 <_free_r+0x78>
 800b7ec:	6824      	ldr	r4, [r4, #0]
 800b7ee:	4421      	add	r1, r4
 800b7f0:	1854      	adds	r4, r2, r1
 800b7f2:	42a3      	cmp	r3, r4
 800b7f4:	6011      	str	r1, [r2, #0]
 800b7f6:	d1dd      	bne.n	800b7b4 <_free_r+0x28>
 800b7f8:	681c      	ldr	r4, [r3, #0]
 800b7fa:	685b      	ldr	r3, [r3, #4]
 800b7fc:	6053      	str	r3, [r2, #4]
 800b7fe:	4421      	add	r1, r4
 800b800:	6011      	str	r1, [r2, #0]
 800b802:	e7d7      	b.n	800b7b4 <_free_r+0x28>
 800b804:	d902      	bls.n	800b80c <_free_r+0x80>
 800b806:	230c      	movs	r3, #12
 800b808:	6003      	str	r3, [r0, #0]
 800b80a:	e7d3      	b.n	800b7b4 <_free_r+0x28>
 800b80c:	6825      	ldr	r5, [r4, #0]
 800b80e:	1961      	adds	r1, r4, r5
 800b810:	428b      	cmp	r3, r1
 800b812:	bf04      	itt	eq
 800b814:	6819      	ldreq	r1, [r3, #0]
 800b816:	685b      	ldreq	r3, [r3, #4]
 800b818:	6063      	str	r3, [r4, #4]
 800b81a:	bf04      	itt	eq
 800b81c:	1949      	addeq	r1, r1, r5
 800b81e:	6021      	streq	r1, [r4, #0]
 800b820:	6054      	str	r4, [r2, #4]
 800b822:	e7c7      	b.n	800b7b4 <_free_r+0x28>
 800b824:	b003      	add	sp, #12
 800b826:	bd30      	pop	{r4, r5, pc}
 800b828:	20004ce8 	.word	0x20004ce8

0800b82c <_malloc_r>:
 800b82c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b82e:	1ccd      	adds	r5, r1, #3
 800b830:	f025 0503 	bic.w	r5, r5, #3
 800b834:	3508      	adds	r5, #8
 800b836:	2d0c      	cmp	r5, #12
 800b838:	bf38      	it	cc
 800b83a:	250c      	movcc	r5, #12
 800b83c:	2d00      	cmp	r5, #0
 800b83e:	4606      	mov	r6, r0
 800b840:	db01      	blt.n	800b846 <_malloc_r+0x1a>
 800b842:	42a9      	cmp	r1, r5
 800b844:	d903      	bls.n	800b84e <_malloc_r+0x22>
 800b846:	230c      	movs	r3, #12
 800b848:	6033      	str	r3, [r6, #0]
 800b84a:	2000      	movs	r0, #0
 800b84c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b84e:	f000 f8c1 	bl	800b9d4 <__malloc_lock>
 800b852:	4921      	ldr	r1, [pc, #132]	; (800b8d8 <_malloc_r+0xac>)
 800b854:	680a      	ldr	r2, [r1, #0]
 800b856:	4614      	mov	r4, r2
 800b858:	b99c      	cbnz	r4, 800b882 <_malloc_r+0x56>
 800b85a:	4f20      	ldr	r7, [pc, #128]	; (800b8dc <_malloc_r+0xb0>)
 800b85c:	683b      	ldr	r3, [r7, #0]
 800b85e:	b923      	cbnz	r3, 800b86a <_malloc_r+0x3e>
 800b860:	4621      	mov	r1, r4
 800b862:	4630      	mov	r0, r6
 800b864:	f000 f8a6 	bl	800b9b4 <_sbrk_r>
 800b868:	6038      	str	r0, [r7, #0]
 800b86a:	4629      	mov	r1, r5
 800b86c:	4630      	mov	r0, r6
 800b86e:	f000 f8a1 	bl	800b9b4 <_sbrk_r>
 800b872:	1c43      	adds	r3, r0, #1
 800b874:	d123      	bne.n	800b8be <_malloc_r+0x92>
 800b876:	230c      	movs	r3, #12
 800b878:	6033      	str	r3, [r6, #0]
 800b87a:	4630      	mov	r0, r6
 800b87c:	f000 f8b0 	bl	800b9e0 <__malloc_unlock>
 800b880:	e7e3      	b.n	800b84a <_malloc_r+0x1e>
 800b882:	6823      	ldr	r3, [r4, #0]
 800b884:	1b5b      	subs	r3, r3, r5
 800b886:	d417      	bmi.n	800b8b8 <_malloc_r+0x8c>
 800b888:	2b0b      	cmp	r3, #11
 800b88a:	d903      	bls.n	800b894 <_malloc_r+0x68>
 800b88c:	6023      	str	r3, [r4, #0]
 800b88e:	441c      	add	r4, r3
 800b890:	6025      	str	r5, [r4, #0]
 800b892:	e004      	b.n	800b89e <_malloc_r+0x72>
 800b894:	6863      	ldr	r3, [r4, #4]
 800b896:	42a2      	cmp	r2, r4
 800b898:	bf0c      	ite	eq
 800b89a:	600b      	streq	r3, [r1, #0]
 800b89c:	6053      	strne	r3, [r2, #4]
 800b89e:	4630      	mov	r0, r6
 800b8a0:	f000 f89e 	bl	800b9e0 <__malloc_unlock>
 800b8a4:	f104 000b 	add.w	r0, r4, #11
 800b8a8:	1d23      	adds	r3, r4, #4
 800b8aa:	f020 0007 	bic.w	r0, r0, #7
 800b8ae:	1ac2      	subs	r2, r0, r3
 800b8b0:	d0cc      	beq.n	800b84c <_malloc_r+0x20>
 800b8b2:	1a1b      	subs	r3, r3, r0
 800b8b4:	50a3      	str	r3, [r4, r2]
 800b8b6:	e7c9      	b.n	800b84c <_malloc_r+0x20>
 800b8b8:	4622      	mov	r2, r4
 800b8ba:	6864      	ldr	r4, [r4, #4]
 800b8bc:	e7cc      	b.n	800b858 <_malloc_r+0x2c>
 800b8be:	1cc4      	adds	r4, r0, #3
 800b8c0:	f024 0403 	bic.w	r4, r4, #3
 800b8c4:	42a0      	cmp	r0, r4
 800b8c6:	d0e3      	beq.n	800b890 <_malloc_r+0x64>
 800b8c8:	1a21      	subs	r1, r4, r0
 800b8ca:	4630      	mov	r0, r6
 800b8cc:	f000 f872 	bl	800b9b4 <_sbrk_r>
 800b8d0:	3001      	adds	r0, #1
 800b8d2:	d1dd      	bne.n	800b890 <_malloc_r+0x64>
 800b8d4:	e7cf      	b.n	800b876 <_malloc_r+0x4a>
 800b8d6:	bf00      	nop
 800b8d8:	20004ce8 	.word	0x20004ce8
 800b8dc:	20004cec 	.word	0x20004cec

0800b8e0 <cleanup_glue>:
 800b8e0:	b538      	push	{r3, r4, r5, lr}
 800b8e2:	460c      	mov	r4, r1
 800b8e4:	6809      	ldr	r1, [r1, #0]
 800b8e6:	4605      	mov	r5, r0
 800b8e8:	b109      	cbz	r1, 800b8ee <cleanup_glue+0xe>
 800b8ea:	f7ff fff9 	bl	800b8e0 <cleanup_glue>
 800b8ee:	4621      	mov	r1, r4
 800b8f0:	4628      	mov	r0, r5
 800b8f2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b8f6:	f7ff bf49 	b.w	800b78c <_free_r>
	...

0800b8fc <_reclaim_reent>:
 800b8fc:	4b2c      	ldr	r3, [pc, #176]	; (800b9b0 <_reclaim_reent+0xb4>)
 800b8fe:	681b      	ldr	r3, [r3, #0]
 800b900:	4283      	cmp	r3, r0
 800b902:	b570      	push	{r4, r5, r6, lr}
 800b904:	4604      	mov	r4, r0
 800b906:	d051      	beq.n	800b9ac <_reclaim_reent+0xb0>
 800b908:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800b90a:	b143      	cbz	r3, 800b91e <_reclaim_reent+0x22>
 800b90c:	68db      	ldr	r3, [r3, #12]
 800b90e:	2b00      	cmp	r3, #0
 800b910:	d14a      	bne.n	800b9a8 <_reclaim_reent+0xac>
 800b912:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b914:	6819      	ldr	r1, [r3, #0]
 800b916:	b111      	cbz	r1, 800b91e <_reclaim_reent+0x22>
 800b918:	4620      	mov	r0, r4
 800b91a:	f7ff ff37 	bl	800b78c <_free_r>
 800b91e:	6961      	ldr	r1, [r4, #20]
 800b920:	b111      	cbz	r1, 800b928 <_reclaim_reent+0x2c>
 800b922:	4620      	mov	r0, r4
 800b924:	f7ff ff32 	bl	800b78c <_free_r>
 800b928:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800b92a:	b111      	cbz	r1, 800b932 <_reclaim_reent+0x36>
 800b92c:	4620      	mov	r0, r4
 800b92e:	f7ff ff2d 	bl	800b78c <_free_r>
 800b932:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 800b934:	b111      	cbz	r1, 800b93c <_reclaim_reent+0x40>
 800b936:	4620      	mov	r0, r4
 800b938:	f7ff ff28 	bl	800b78c <_free_r>
 800b93c:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 800b93e:	b111      	cbz	r1, 800b946 <_reclaim_reent+0x4a>
 800b940:	4620      	mov	r0, r4
 800b942:	f7ff ff23 	bl	800b78c <_free_r>
 800b946:	6c21      	ldr	r1, [r4, #64]	; 0x40
 800b948:	b111      	cbz	r1, 800b950 <_reclaim_reent+0x54>
 800b94a:	4620      	mov	r0, r4
 800b94c:	f7ff ff1e 	bl	800b78c <_free_r>
 800b950:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 800b952:	b111      	cbz	r1, 800b95a <_reclaim_reent+0x5e>
 800b954:	4620      	mov	r0, r4
 800b956:	f7ff ff19 	bl	800b78c <_free_r>
 800b95a:	6da1      	ldr	r1, [r4, #88]	; 0x58
 800b95c:	b111      	cbz	r1, 800b964 <_reclaim_reent+0x68>
 800b95e:	4620      	mov	r0, r4
 800b960:	f7ff ff14 	bl	800b78c <_free_r>
 800b964:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b966:	b111      	cbz	r1, 800b96e <_reclaim_reent+0x72>
 800b968:	4620      	mov	r0, r4
 800b96a:	f7ff ff0f 	bl	800b78c <_free_r>
 800b96e:	69a3      	ldr	r3, [r4, #24]
 800b970:	b1e3      	cbz	r3, 800b9ac <_reclaim_reent+0xb0>
 800b972:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800b974:	4620      	mov	r0, r4
 800b976:	4798      	blx	r3
 800b978:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 800b97a:	b1b9      	cbz	r1, 800b9ac <_reclaim_reent+0xb0>
 800b97c:	4620      	mov	r0, r4
 800b97e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800b982:	f7ff bfad 	b.w	800b8e0 <cleanup_glue>
 800b986:	5949      	ldr	r1, [r1, r5]
 800b988:	b941      	cbnz	r1, 800b99c <_reclaim_reent+0xa0>
 800b98a:	3504      	adds	r5, #4
 800b98c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b98e:	2d80      	cmp	r5, #128	; 0x80
 800b990:	68d9      	ldr	r1, [r3, #12]
 800b992:	d1f8      	bne.n	800b986 <_reclaim_reent+0x8a>
 800b994:	4620      	mov	r0, r4
 800b996:	f7ff fef9 	bl	800b78c <_free_r>
 800b99a:	e7ba      	b.n	800b912 <_reclaim_reent+0x16>
 800b99c:	680e      	ldr	r6, [r1, #0]
 800b99e:	4620      	mov	r0, r4
 800b9a0:	f7ff fef4 	bl	800b78c <_free_r>
 800b9a4:	4631      	mov	r1, r6
 800b9a6:	e7ef      	b.n	800b988 <_reclaim_reent+0x8c>
 800b9a8:	2500      	movs	r5, #0
 800b9aa:	e7ef      	b.n	800b98c <_reclaim_reent+0x90>
 800b9ac:	bd70      	pop	{r4, r5, r6, pc}
 800b9ae:	bf00      	nop
 800b9b0:	200001a8 	.word	0x200001a8

0800b9b4 <_sbrk_r>:
 800b9b4:	b538      	push	{r3, r4, r5, lr}
 800b9b6:	4d06      	ldr	r5, [pc, #24]	; (800b9d0 <_sbrk_r+0x1c>)
 800b9b8:	2300      	movs	r3, #0
 800b9ba:	4604      	mov	r4, r0
 800b9bc:	4608      	mov	r0, r1
 800b9be:	602b      	str	r3, [r5, #0]
 800b9c0:	f7fe fff2 	bl	800a9a8 <_sbrk>
 800b9c4:	1c43      	adds	r3, r0, #1
 800b9c6:	d102      	bne.n	800b9ce <_sbrk_r+0x1a>
 800b9c8:	682b      	ldr	r3, [r5, #0]
 800b9ca:	b103      	cbz	r3, 800b9ce <_sbrk_r+0x1a>
 800b9cc:	6023      	str	r3, [r4, #0]
 800b9ce:	bd38      	pop	{r3, r4, r5, pc}
 800b9d0:	20006ac0 	.word	0x20006ac0

0800b9d4 <__malloc_lock>:
 800b9d4:	4801      	ldr	r0, [pc, #4]	; (800b9dc <__malloc_lock+0x8>)
 800b9d6:	f7ff be60 	b.w	800b69a <__retarget_lock_acquire_recursive>
 800b9da:	bf00      	nop
 800b9dc:	20004cdc 	.word	0x20004cdc

0800b9e0 <__malloc_unlock>:
 800b9e0:	4801      	ldr	r0, [pc, #4]	; (800b9e8 <__malloc_unlock+0x8>)
 800b9e2:	f7ff be6e 	b.w	800b6c2 <__retarget_lock_release_recursive>
 800b9e6:	bf00      	nop
 800b9e8:	20004cdc 	.word	0x20004cdc

0800b9ec <_init>:
 800b9ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b9ee:	bf00      	nop
 800b9f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b9f2:	bc08      	pop	{r3}
 800b9f4:	469e      	mov	lr, r3
 800b9f6:	4770      	bx	lr

0800b9f8 <_fini>:
 800b9f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b9fa:	bf00      	nop
 800b9fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b9fe:	bc08      	pop	{r3}
 800ba00:	469e      	mov	lr, r3
 800ba02:	4770      	bx	lr
