{
  "module_name": "qcm2290.c",
  "hash_id": "6cf1466d522951b23d0d498cd3f7b70311da149af93b2f423b6034105f293fff",
  "original_prompt": "Ingested from linux-6.6.14/drivers/interconnect/qcom/qcm2290.c",
  "human_readable_source": "\n \n\n#include <dt-bindings/interconnect/qcom,qcm2290.h>\n#include <linux/device.h>\n#include <linux/interconnect-provider.h>\n#include <linux/io.h>\n#include <linux/mod_devicetable.h>\n#include <linux/module.h>\n#include <linux/platform_device.h>\n#include <linux/regmap.h>\n#include <linux/slab.h>\n\n#include \"icc-rpm.h\"\n\nenum {\n\tQCM2290_MASTER_APPSS_PROC = 1,\n\tQCM2290_MASTER_SNOC_BIMC_RT,\n\tQCM2290_MASTER_SNOC_BIMC_NRT,\n\tQCM2290_MASTER_SNOC_BIMC,\n\tQCM2290_MASTER_TCU_0,\n\tQCM2290_MASTER_GFX3D,\n\tQCM2290_MASTER_SNOC_CNOC,\n\tQCM2290_MASTER_QDSS_DAP,\n\tQCM2290_MASTER_CRYPTO_CORE0,\n\tQCM2290_MASTER_SNOC_CFG,\n\tQCM2290_MASTER_TIC,\n\tQCM2290_MASTER_ANOC_SNOC,\n\tQCM2290_MASTER_BIMC_SNOC,\n\tQCM2290_MASTER_PIMEM,\n\tQCM2290_MASTER_QDSS_BAM,\n\tQCM2290_MASTER_QUP_0,\n\tQCM2290_MASTER_IPA,\n\tQCM2290_MASTER_QDSS_ETR,\n\tQCM2290_MASTER_SDCC_1,\n\tQCM2290_MASTER_SDCC_2,\n\tQCM2290_MASTER_QPIC,\n\tQCM2290_MASTER_USB3_0,\n\tQCM2290_MASTER_QUP_CORE_0,\n\tQCM2290_MASTER_CAMNOC_SF,\n\tQCM2290_MASTER_VIDEO_P0,\n\tQCM2290_MASTER_VIDEO_PROC,\n\tQCM2290_MASTER_CAMNOC_HF,\n\tQCM2290_MASTER_MDP0,\n\n\tQCM2290_SLAVE_EBI1,\n\tQCM2290_SLAVE_BIMC_SNOC,\n\tQCM2290_SLAVE_BIMC_CFG,\n\tQCM2290_SLAVE_CAMERA_NRT_THROTTLE_CFG,\n\tQCM2290_SLAVE_CAMERA_RT_THROTTLE_CFG,\n\tQCM2290_SLAVE_CAMERA_CFG,\n\tQCM2290_SLAVE_CLK_CTL,\n\tQCM2290_SLAVE_CRYPTO_0_CFG,\n\tQCM2290_SLAVE_DISPLAY_CFG,\n\tQCM2290_SLAVE_DISPLAY_THROTTLE_CFG,\n\tQCM2290_SLAVE_GPU_CFG,\n\tQCM2290_SLAVE_HWKM,\n\tQCM2290_SLAVE_IMEM_CFG,\n\tQCM2290_SLAVE_IPA_CFG,\n\tQCM2290_SLAVE_LPASS,\n\tQCM2290_SLAVE_MESSAGE_RAM,\n\tQCM2290_SLAVE_PDM,\n\tQCM2290_SLAVE_PIMEM_CFG,\n\tQCM2290_SLAVE_PKA_WRAPPER,\n\tQCM2290_SLAVE_PMIC_ARB,\n\tQCM2290_SLAVE_PRNG,\n\tQCM2290_SLAVE_QDSS_CFG,\n\tQCM2290_SLAVE_QM_CFG,\n\tQCM2290_SLAVE_QM_MPU_CFG,\n\tQCM2290_SLAVE_QPIC,\n\tQCM2290_SLAVE_QUP_0,\n\tQCM2290_SLAVE_SDCC_1,\n\tQCM2290_SLAVE_SDCC_2,\n\tQCM2290_SLAVE_SNOC_CFG,\n\tQCM2290_SLAVE_TCSR,\n\tQCM2290_SLAVE_USB3,\n\tQCM2290_SLAVE_VENUS_CFG,\n\tQCM2290_SLAVE_VENUS_THROTTLE_CFG,\n\tQCM2290_SLAVE_VSENSE_CTRL_CFG,\n\tQCM2290_SLAVE_SERVICE_CNOC,\n\tQCM2290_SLAVE_APPSS,\n\tQCM2290_SLAVE_SNOC_CNOC,\n\tQCM2290_SLAVE_IMEM,\n\tQCM2290_SLAVE_PIMEM,\n\tQCM2290_SLAVE_SNOC_BIMC,\n\tQCM2290_SLAVE_SERVICE_SNOC,\n\tQCM2290_SLAVE_QDSS_STM,\n\tQCM2290_SLAVE_TCU,\n\tQCM2290_SLAVE_ANOC_SNOC,\n\tQCM2290_SLAVE_QUP_CORE_0,\n\tQCM2290_SLAVE_SNOC_BIMC_NRT,\n\tQCM2290_SLAVE_SNOC_BIMC_RT,\n};\n\n \nstatic const u16 mas_appss_proc_links[] = {\n\tQCM2290_SLAVE_EBI1,\n\tQCM2290_SLAVE_BIMC_SNOC,\n};\n\nstatic struct qcom_icc_node mas_appss_proc = {\n\t.id = QCM2290_MASTER_APPSS_PROC,\n\t.name = \"mas_apps_proc\",\n\t.buswidth = 16,\n\t.qos.ap_owned = true,\n\t.qos.qos_port = 0,\n\t.qos.qos_mode = NOC_QOS_MODE_FIXED,\n\t.qos.prio_level = 0,\n\t.qos.areq_prio = 0,\n\t.mas_rpm_id = 0,\n\t.slv_rpm_id = -1,\n\t.num_links = ARRAY_SIZE(mas_appss_proc_links),\n\t.links = mas_appss_proc_links,\n};\n\nstatic const u16 mas_snoc_bimc_rt_links[] = {\n\tQCM2290_SLAVE_EBI1,\n};\n\nstatic struct qcom_icc_node mas_snoc_bimc_rt = {\n\t.id = QCM2290_MASTER_SNOC_BIMC_RT,\n\t.name = \"mas_snoc_bimc_rt\",\n\t.buswidth = 16,\n\t.qos.ap_owned = true,\n\t.qos.qos_port = 2,\n\t.qos.qos_mode = NOC_QOS_MODE_BYPASS,\n\t.mas_rpm_id = 163,\n\t.slv_rpm_id = -1,\n\t.num_links = ARRAY_SIZE(mas_snoc_bimc_rt_links),\n\t.links = mas_snoc_bimc_rt_links,\n};\n\nstatic const u16 mas_snoc_bimc_nrt_links[] = {\n\tQCM2290_SLAVE_EBI1,\n};\n\nstatic struct qcom_icc_node mas_snoc_bimc_nrt = {\n\t.id = QCM2290_MASTER_SNOC_BIMC_NRT,\n\t.name = \"mas_snoc_bimc_nrt\",\n\t.buswidth = 16,\n\t.qos.ap_owned = true,\n\t.qos.qos_port = 3,\n\t.qos.qos_mode = NOC_QOS_MODE_BYPASS,\n\t.mas_rpm_id = 164,\n\t.slv_rpm_id = -1,\n\t.num_links = ARRAY_SIZE(mas_snoc_bimc_nrt_links),\n\t.links = mas_snoc_bimc_nrt_links,\n};\n\nstatic const u16 mas_snoc_bimc_links[] = {\n\tQCM2290_SLAVE_EBI1,\n};\n\nstatic struct qcom_icc_node mas_snoc_bimc = {\n\t.id = QCM2290_MASTER_SNOC_BIMC,\n\t.name = \"mas_snoc_bimc\",\n\t.buswidth = 16,\n\t.qos.ap_owned = true,\n\t.qos.qos_port = 2,\n\t.qos.qos_mode = NOC_QOS_MODE_BYPASS,\n\t.mas_rpm_id = 164,\n\t.slv_rpm_id = -1,\n\t.num_links = ARRAY_SIZE(mas_snoc_bimc_links),\n\t.links = mas_snoc_bimc_links,\n};\n\nstatic const u16 mas_tcu_0_links[] = {\n\tQCM2290_SLAVE_EBI1,\n\tQCM2290_SLAVE_BIMC_SNOC,\n};\n\nstatic struct qcom_icc_node mas_tcu_0 = {\n\t.id = QCM2290_MASTER_TCU_0,\n\t.name = \"mas_tcu_0\",\n\t.buswidth = 8,\n\t.qos.ap_owned = true,\n\t.qos.qos_port = 4,\n\t.qos.qos_mode = NOC_QOS_MODE_FIXED,\n\t.qos.prio_level = 6,\n\t.qos.areq_prio = 6,\n\t.mas_rpm_id = 102,\n\t.slv_rpm_id = -1,\n\t.num_links = ARRAY_SIZE(mas_tcu_0_links),\n\t.links = mas_tcu_0_links,\n};\n\nstatic const u16 mas_snoc_cnoc_links[] = {\n\tQCM2290_SLAVE_CAMERA_RT_THROTTLE_CFG,\n\tQCM2290_SLAVE_SDCC_2,\n\tQCM2290_SLAVE_SDCC_1,\n\tQCM2290_SLAVE_QM_CFG,\n\tQCM2290_SLAVE_BIMC_CFG,\n\tQCM2290_SLAVE_USB3,\n\tQCM2290_SLAVE_QM_MPU_CFG,\n\tQCM2290_SLAVE_CAMERA_NRT_THROTTLE_CFG,\n\tQCM2290_SLAVE_QDSS_CFG,\n\tQCM2290_SLAVE_PDM,\n\tQCM2290_SLAVE_IPA_CFG,\n\tQCM2290_SLAVE_DISPLAY_THROTTLE_CFG,\n\tQCM2290_SLAVE_TCSR,\n\tQCM2290_SLAVE_MESSAGE_RAM,\n\tQCM2290_SLAVE_PMIC_ARB,\n\tQCM2290_SLAVE_LPASS,\n\tQCM2290_SLAVE_DISPLAY_CFG,\n\tQCM2290_SLAVE_VENUS_CFG,\n\tQCM2290_SLAVE_GPU_CFG,\n\tQCM2290_SLAVE_IMEM_CFG,\n\tQCM2290_SLAVE_SNOC_CFG,\n\tQCM2290_SLAVE_SERVICE_CNOC,\n\tQCM2290_SLAVE_VENUS_THROTTLE_CFG,\n\tQCM2290_SLAVE_PKA_WRAPPER,\n\tQCM2290_SLAVE_HWKM,\n\tQCM2290_SLAVE_PRNG,\n\tQCM2290_SLAVE_VSENSE_CTRL_CFG,\n\tQCM2290_SLAVE_CRYPTO_0_CFG,\n\tQCM2290_SLAVE_PIMEM_CFG,\n\tQCM2290_SLAVE_QUP_0,\n\tQCM2290_SLAVE_CAMERA_CFG,\n\tQCM2290_SLAVE_CLK_CTL,\n\tQCM2290_SLAVE_QPIC,\n};\n\nstatic struct qcom_icc_node mas_snoc_cnoc = {\n\t.id = QCM2290_MASTER_SNOC_CNOC,\n\t.name = \"mas_snoc_cnoc\",\n\t.buswidth = 8,\n\t.qos.ap_owned = true,\n\t.qos.qos_mode = NOC_QOS_MODE_INVALID,\n\t.mas_rpm_id = 52,\n\t.slv_rpm_id = -1,\n\t.num_links = ARRAY_SIZE(mas_snoc_cnoc_links),\n\t.links = mas_snoc_cnoc_links,\n};\n\nstatic const u16 mas_qdss_dap_links[] = {\n\tQCM2290_SLAVE_CAMERA_RT_THROTTLE_CFG,\n\tQCM2290_SLAVE_SDCC_2,\n\tQCM2290_SLAVE_SDCC_1,\n\tQCM2290_SLAVE_QM_CFG,\n\tQCM2290_SLAVE_BIMC_CFG,\n\tQCM2290_SLAVE_USB3,\n\tQCM2290_SLAVE_QM_MPU_CFG,\n\tQCM2290_SLAVE_CAMERA_NRT_THROTTLE_CFG,\n\tQCM2290_SLAVE_QDSS_CFG,\n\tQCM2290_SLAVE_PDM,\n\tQCM2290_SLAVE_IPA_CFG,\n\tQCM2290_SLAVE_DISPLAY_THROTTLE_CFG,\n\tQCM2290_SLAVE_TCSR,\n\tQCM2290_SLAVE_MESSAGE_RAM,\n\tQCM2290_SLAVE_PMIC_ARB,\n\tQCM2290_SLAVE_LPASS,\n\tQCM2290_SLAVE_DISPLAY_CFG,\n\tQCM2290_SLAVE_VENUS_CFG,\n\tQCM2290_SLAVE_GPU_CFG,\n\tQCM2290_SLAVE_IMEM_CFG,\n\tQCM2290_SLAVE_SNOC_CFG,\n\tQCM2290_SLAVE_SERVICE_CNOC,\n\tQCM2290_SLAVE_VENUS_THROTTLE_CFG,\n\tQCM2290_SLAVE_PKA_WRAPPER,\n\tQCM2290_SLAVE_HWKM,\n\tQCM2290_SLAVE_PRNG,\n\tQCM2290_SLAVE_VSENSE_CTRL_CFG,\n\tQCM2290_SLAVE_CRYPTO_0_CFG,\n\tQCM2290_SLAVE_PIMEM_CFG,\n\tQCM2290_SLAVE_QUP_0,\n\tQCM2290_SLAVE_CAMERA_CFG,\n\tQCM2290_SLAVE_CLK_CTL,\n\tQCM2290_SLAVE_QPIC,\n};\n\nstatic struct qcom_icc_node mas_qdss_dap = {\n\t.id = QCM2290_MASTER_QDSS_DAP,\n\t.name = \"mas_qdss_dap\",\n\t.buswidth = 8,\n\t.qos.ap_owned = true,\n\t.qos.qos_mode = NOC_QOS_MODE_INVALID,\n\t.mas_rpm_id = 49,\n\t.slv_rpm_id = -1,\n\t.num_links = ARRAY_SIZE(mas_qdss_dap_links),\n\t.links = mas_qdss_dap_links,\n};\n\nstatic const u16 mas_crypto_core0_links[] = {\n\tQCM2290_SLAVE_ANOC_SNOC\n};\n\nstatic struct qcom_icc_node mas_crypto_core0 = {\n\t.id = QCM2290_MASTER_CRYPTO_CORE0,\n\t.name = \"mas_crypto_core0\",\n\t.buswidth = 8,\n\t.qos.ap_owned = true,\n\t.qos.qos_port = 22,\n\t.qos.qos_mode = NOC_QOS_MODE_FIXED,\n\t.qos.areq_prio = 2,\n\t.mas_rpm_id = 23,\n\t.slv_rpm_id = -1,\n\t.num_links = ARRAY_SIZE(mas_crypto_core0_links),\n\t.links = mas_crypto_core0_links,\n};\n\nstatic const u16 mas_qup_core_0_links[] = {\n\tQCM2290_SLAVE_QUP_CORE_0,\n};\n\nstatic struct qcom_icc_node mas_qup_core_0 = {\n\t.id = QCM2290_MASTER_QUP_CORE_0,\n\t.name = \"mas_qup_core_0\",\n\t.buswidth = 4,\n\t.mas_rpm_id = 170,\n\t.slv_rpm_id = -1,\n\t.num_links = ARRAY_SIZE(mas_qup_core_0_links),\n\t.links = mas_qup_core_0_links,\n};\n\nstatic const u16 mas_camnoc_sf_links[] = {\n\tQCM2290_SLAVE_SNOC_BIMC_NRT,\n};\n\nstatic struct qcom_icc_node mas_camnoc_sf = {\n\t.id = QCM2290_MASTER_CAMNOC_SF,\n\t.name = \"mas_camnoc_sf\",\n\t.buswidth = 32,\n\t.qos.ap_owned = true,\n\t.qos.qos_port = 4,\n\t.qos.qos_mode = NOC_QOS_MODE_FIXED,\n\t.qos.areq_prio = 3,\n\t.mas_rpm_id = 172,\n\t.slv_rpm_id = -1,\n\t.num_links = ARRAY_SIZE(mas_camnoc_sf_links),\n\t.links = mas_camnoc_sf_links,\n};\n\nstatic const u16 mas_camnoc_hf_links[] = {\n\tQCM2290_SLAVE_SNOC_BIMC_RT,\n};\n\nstatic struct qcom_icc_node mas_camnoc_hf = {\n\t.id = QCM2290_MASTER_CAMNOC_HF,\n\t.name = \"mas_camnoc_hf\",\n\t.buswidth = 32,\n\t.qos.ap_owned = true,\n\t.qos.qos_port = 10,\n\t.qos.qos_mode = NOC_QOS_MODE_FIXED,\n\t.qos.areq_prio = 3,\n\t.qos.urg_fwd_en = true,\n\t.mas_rpm_id = 173,\n\t.slv_rpm_id = -1,\n\t.num_links = ARRAY_SIZE(mas_camnoc_hf_links),\n\t.links = mas_camnoc_hf_links,\n};\n\nstatic const u16 mas_mdp0_links[] = {\n\tQCM2290_SLAVE_SNOC_BIMC_RT,\n};\n\nstatic struct qcom_icc_node mas_mdp0 = {\n\t.id = QCM2290_MASTER_MDP0,\n\t.name = \"mas_mdp0\",\n\t.buswidth = 16,\n\t.qos.ap_owned = true,\n\t.qos.qos_port = 5,\n\t.qos.qos_mode = NOC_QOS_MODE_FIXED,\n\t.qos.areq_prio = 3,\n\t.qos.urg_fwd_en = true,\n\t.mas_rpm_id = 8,\n\t.slv_rpm_id = -1,\n\t.num_links = ARRAY_SIZE(mas_mdp0_links),\n\t.links = mas_mdp0_links,\n};\n\nstatic const u16 mas_video_p0_links[] = {\n\tQCM2290_SLAVE_SNOC_BIMC_NRT,\n};\n\nstatic struct qcom_icc_node mas_video_p0 = {\n\t.id = QCM2290_MASTER_VIDEO_P0,\n\t.name = \"mas_video_p0\",\n\t.buswidth = 16,\n\t.qos.ap_owned = true,\n\t.qos.qos_port = 9,\n\t.qos.qos_mode = NOC_QOS_MODE_FIXED,\n\t.qos.areq_prio = 3,\n\t.qos.urg_fwd_en = true,\n\t.mas_rpm_id = 9,\n\t.slv_rpm_id = -1,\n\t.num_links = ARRAY_SIZE(mas_video_p0_links),\n\t.links = mas_video_p0_links,\n};\n\nstatic const u16 mas_video_proc_links[] = {\n\tQCM2290_SLAVE_SNOC_BIMC_NRT,\n};\n\nstatic struct qcom_icc_node mas_video_proc = {\n\t.id = QCM2290_MASTER_VIDEO_PROC,\n\t.name = \"mas_video_proc\",\n\t.buswidth = 8,\n\t.qos.ap_owned = true,\n\t.qos.qos_port = 13,\n\t.qos.qos_mode = NOC_QOS_MODE_FIXED,\n\t.qos.areq_prio = 4,\n\t.mas_rpm_id = 168,\n\t.slv_rpm_id = -1,\n\t.num_links = ARRAY_SIZE(mas_video_proc_links),\n\t.links = mas_video_proc_links,\n};\n\nstatic const u16 mas_snoc_cfg_links[] = {\n\tQCM2290_SLAVE_SERVICE_SNOC,\n};\n\nstatic struct qcom_icc_node mas_snoc_cfg = {\n\t.id = QCM2290_MASTER_SNOC_CFG,\n\t.name = \"mas_snoc_cfg\",\n\t.buswidth = 4,\n\t.qos.ap_owned = true,\n\t.qos.qos_mode = NOC_QOS_MODE_INVALID,\n\t.mas_rpm_id = 20,\n\t.slv_rpm_id = -1,\n\t.num_links = ARRAY_SIZE(mas_snoc_cfg_links),\n\t.links = mas_snoc_cfg_links,\n};\n\nstatic const u16 mas_tic_links[] = {\n\tQCM2290_SLAVE_PIMEM,\n\tQCM2290_SLAVE_IMEM,\n\tQCM2290_SLAVE_APPSS,\n\tQCM2290_SLAVE_SNOC_BIMC,\n\tQCM2290_SLAVE_SNOC_CNOC,\n\tQCM2290_SLAVE_TCU,\n\tQCM2290_SLAVE_QDSS_STM,\n};\n\nstatic struct qcom_icc_node mas_tic = {\n\t.id = QCM2290_MASTER_TIC,\n\t.name = \"mas_tic\",\n\t.buswidth = 4,\n\t.qos.ap_owned = true,\n\t.qos.qos_port = 8,\n\t.qos.qos_mode = NOC_QOS_MODE_FIXED,\n\t.qos.areq_prio = 2,\n\t.mas_rpm_id = 51,\n\t.slv_rpm_id = -1,\n\t.num_links = ARRAY_SIZE(mas_tic_links),\n\t.links = mas_tic_links,\n};\n\nstatic const u16 mas_anoc_snoc_links[] = {\n\tQCM2290_SLAVE_PIMEM,\n\tQCM2290_SLAVE_IMEM,\n\tQCM2290_SLAVE_APPSS,\n\tQCM2290_SLAVE_SNOC_BIMC,\n\tQCM2290_SLAVE_SNOC_CNOC,\n\tQCM2290_SLAVE_TCU,\n\tQCM2290_SLAVE_QDSS_STM,\n};\n\nstatic struct qcom_icc_node mas_anoc_snoc = {\n\t.id = QCM2290_MASTER_ANOC_SNOC,\n\t.name = \"mas_anoc_snoc\",\n\t.buswidth = 16,\n\t.mas_rpm_id = 110,\n\t.slv_rpm_id = -1,\n\t.num_links = ARRAY_SIZE(mas_anoc_snoc_links),\n\t.links = mas_anoc_snoc_links,\n};\n\nstatic const u16 mas_bimc_snoc_links[] = {\n\tQCM2290_SLAVE_PIMEM,\n\tQCM2290_SLAVE_IMEM,\n\tQCM2290_SLAVE_APPSS,\n\tQCM2290_SLAVE_SNOC_CNOC,\n\tQCM2290_SLAVE_TCU,\n\tQCM2290_SLAVE_QDSS_STM,\n};\n\nstatic struct qcom_icc_node mas_bimc_snoc = {\n\t.id = QCM2290_MASTER_BIMC_SNOC,\n\t.name = \"mas_bimc_snoc\",\n\t.buswidth = 8,\n\t.mas_rpm_id = 21,\n\t.slv_rpm_id = -1,\n\t.num_links = ARRAY_SIZE(mas_bimc_snoc_links),\n\t.links = mas_bimc_snoc_links,\n};\n\nstatic const u16 mas_pimem_links[] = {\n\tQCM2290_SLAVE_IMEM,\n\tQCM2290_SLAVE_SNOC_BIMC,\n};\n\nstatic struct qcom_icc_node mas_pimem = {\n\t.id = QCM2290_MASTER_PIMEM,\n\t.name = \"mas_pimem\",\n\t.buswidth = 8,\n\t.qos.ap_owned = true,\n\t.qos.qos_port = 20,\n\t.qos.qos_mode = NOC_QOS_MODE_FIXED,\n\t.qos.areq_prio = 2,\n\t.mas_rpm_id = 113,\n\t.slv_rpm_id = -1,\n\t.num_links = ARRAY_SIZE(mas_pimem_links),\n\t.links = mas_pimem_links,\n};\n\nstatic const u16 mas_qdss_bam_links[] = {\n\tQCM2290_SLAVE_ANOC_SNOC,\n};\n\nstatic struct qcom_icc_node mas_qdss_bam = {\n\t.id = QCM2290_MASTER_QDSS_BAM,\n\t.name = \"mas_qdss_bam\",\n\t.buswidth = 4,\n\t.qos.ap_owned = true,\n\t.qos.qos_port = 2,\n\t.qos.qos_mode = NOC_QOS_MODE_FIXED,\n\t.qos.areq_prio = 2,\n\t.mas_rpm_id = 19,\n\t.slv_rpm_id = -1,\n\t.num_links = ARRAY_SIZE(mas_qdss_bam_links),\n\t.links = mas_qdss_bam_links,\n};\n\nstatic const u16 mas_qup_0_links[] = {\n\tQCM2290_SLAVE_ANOC_SNOC,\n};\n\nstatic struct qcom_icc_node mas_qup_0 = {\n\t.id = QCM2290_MASTER_QUP_0,\n\t.name = \"mas_qup_0\",\n\t.buswidth = 4,\n\t.qos.ap_owned = true,\n\t.qos.qos_port = 0,\n\t.qos.qos_mode = NOC_QOS_MODE_FIXED,\n\t.qos.areq_prio = 2,\n\t.mas_rpm_id = 166,\n\t.slv_rpm_id = -1,\n\t.num_links = ARRAY_SIZE(mas_qup_0_links),\n\t.links = mas_qup_0_links,\n};\n\nstatic const u16 mas_ipa_links[] = {\n\tQCM2290_SLAVE_ANOC_SNOC,\n};\n\nstatic struct qcom_icc_node mas_ipa = {\n\t.id = QCM2290_MASTER_IPA,\n\t.name = \"mas_ipa\",\n\t.buswidth = 8,\n\t.qos.ap_owned = true,\n\t.qos.qos_port = 3,\n\t.qos.qos_mode = NOC_QOS_MODE_FIXED,\n\t.qos.areq_prio = 2,\n\t.mas_rpm_id = 59,\n\t.slv_rpm_id = -1,\n\t.num_links = ARRAY_SIZE(mas_ipa_links),\n\t.links = mas_ipa_links,\n};\n\nstatic const u16 mas_qdss_etr_links[] = {\n\tQCM2290_SLAVE_ANOC_SNOC,\n};\n\nstatic struct qcom_icc_node mas_qdss_etr = {\n\t.id = QCM2290_MASTER_QDSS_ETR,\n\t.name = \"mas_qdss_etr\",\n\t.buswidth = 8,\n\t.qos.ap_owned = true,\n\t.qos.qos_port = 12,\n\t.qos.qos_mode = NOC_QOS_MODE_FIXED,\n\t.qos.areq_prio = 2,\n\t.mas_rpm_id = 31,\n\t.slv_rpm_id = -1,\n\t.num_links = ARRAY_SIZE(mas_qdss_etr_links),\n\t.links = mas_qdss_etr_links,\n};\n\nstatic const u16 mas_sdcc_1_links[] = {\n\tQCM2290_SLAVE_ANOC_SNOC,\n};\n\nstatic struct qcom_icc_node mas_sdcc_1 = {\n\t.id = QCM2290_MASTER_SDCC_1,\n\t.name = \"mas_sdcc_1\",\n\t.buswidth = 8,\n\t.qos.ap_owned = true,\n\t.qos.qos_port = 17,\n\t.qos.qos_mode = NOC_QOS_MODE_FIXED,\n\t.qos.areq_prio = 2,\n\t.mas_rpm_id = 33,\n\t.slv_rpm_id = -1,\n\t.num_links = ARRAY_SIZE(mas_sdcc_1_links),\n\t.links = mas_sdcc_1_links,\n};\n\nstatic const u16 mas_sdcc_2_links[] = {\n\tQCM2290_SLAVE_ANOC_SNOC,\n};\n\nstatic struct qcom_icc_node mas_sdcc_2 = {\n\t.id = QCM2290_MASTER_SDCC_2,\n\t.name = \"mas_sdcc_2\",\n\t.buswidth = 8,\n\t.qos.ap_owned = true,\n\t.qos.qos_port = 23,\n\t.qos.qos_mode = NOC_QOS_MODE_FIXED,\n\t.qos.areq_prio = 2,\n\t.mas_rpm_id = 35,\n\t.slv_rpm_id = -1,\n\t.num_links = ARRAY_SIZE(mas_sdcc_2_links),\n\t.links = mas_sdcc_2_links,\n};\n\nstatic const u16 mas_qpic_links[] = {\n\tQCM2290_SLAVE_ANOC_SNOC,\n};\n\nstatic struct qcom_icc_node mas_qpic = {\n\t.id = QCM2290_MASTER_QPIC,\n\t.name = \"mas_qpic\",\n\t.buswidth = 4,\n\t.qos.ap_owned = true,\n\t.qos.qos_port = 1,\n\t.qos.qos_mode = NOC_QOS_MODE_FIXED,\n\t.qos.areq_prio = 2,\n\t.mas_rpm_id = 58,\n\t.slv_rpm_id = -1,\n\t.num_links = ARRAY_SIZE(mas_qpic_links),\n\t.links = mas_qpic_links,\n};\n\nstatic const u16 mas_usb3_0_links[] = {\n\tQCM2290_SLAVE_ANOC_SNOC,\n};\n\nstatic struct qcom_icc_node mas_usb3_0 = {\n\t.id = QCM2290_MASTER_USB3_0,\n\t.name = \"mas_usb3_0\",\n\t.buswidth = 8,\n\t.qos.ap_owned = true,\n\t.qos.qos_port = 24,\n\t.qos.qos_mode = NOC_QOS_MODE_FIXED,\n\t.qos.areq_prio = 2,\n\t.mas_rpm_id = 32,\n\t.slv_rpm_id = -1,\n\t.num_links = ARRAY_SIZE(mas_usb3_0_links),\n\t.links = mas_usb3_0_links,\n};\n\nstatic const u16 mas_gfx3d_links[] = {\n\tQCM2290_SLAVE_EBI1,\n};\n\nstatic struct qcom_icc_node mas_gfx3d = {\n\t.id = QCM2290_MASTER_GFX3D,\n\t.name = \"mas_gfx3d\",\n\t.buswidth = 32,\n\t.qos.ap_owned = true,\n\t.qos.qos_port = 1,\n\t.qos.qos_mode = NOC_QOS_MODE_FIXED,\n\t.qos.prio_level = 0,\n\t.qos.areq_prio = 0,\n\t.mas_rpm_id = 6,\n\t.slv_rpm_id = -1,\n\t.num_links = ARRAY_SIZE(mas_gfx3d_links),\n\t.links = mas_gfx3d_links,\n};\n\n \nstatic struct qcom_icc_node slv_ebi1 = {\n\t.name = \"slv_ebi1\",\n\t.id = QCM2290_SLAVE_EBI1,\n\t.buswidth = 8,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = 0,\n};\n\nstatic const u16 slv_bimc_snoc_links[] = {\n\tQCM2290_MASTER_BIMC_SNOC,\n};\n\nstatic struct qcom_icc_node slv_bimc_snoc = {\n\t.name = \"slv_bimc_snoc\",\n\t.id = QCM2290_SLAVE_BIMC_SNOC,\n\t.buswidth = 8,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = 2,\n\t.num_links = ARRAY_SIZE(slv_bimc_snoc_links),\n\t.links = slv_bimc_snoc_links,\n};\n\nstatic struct qcom_icc_node slv_bimc_cfg = {\n\t.name = \"slv_bimc_cfg\",\n\t.id = QCM2290_SLAVE_BIMC_CFG,\n\t.buswidth = 4,\n\t.qos.ap_owned = true,\n\t.qos.qos_mode = NOC_QOS_MODE_INVALID,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = 56,\n};\n\nstatic struct qcom_icc_node slv_camera_nrt_throttle_cfg = {\n\t.name = \"slv_camera_nrt_throttle_cfg\",\n\t.id = QCM2290_SLAVE_CAMERA_NRT_THROTTLE_CFG,\n\t.buswidth = 4,\n\t.qos.ap_owned = true,\n\t.qos.qos_mode = NOC_QOS_MODE_INVALID,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = 271,\n};\n\nstatic struct qcom_icc_node slv_camera_rt_throttle_cfg = {\n\t.name = \"slv_camera_rt_throttle_cfg\",\n\t.id = QCM2290_SLAVE_CAMERA_RT_THROTTLE_CFG,\n\t.buswidth = 4,\n\t.qos.ap_owned = true,\n\t.qos.qos_mode = NOC_QOS_MODE_INVALID,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = 279,\n};\n\nstatic struct qcom_icc_node slv_camera_cfg = {\n\t.name = \"slv_camera_cfg\",\n\t.id = QCM2290_SLAVE_CAMERA_CFG,\n\t.buswidth = 4,\n\t.qos.ap_owned = true,\n\t.qos.qos_mode = NOC_QOS_MODE_INVALID,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = 3,\n};\n\nstatic struct qcom_icc_node slv_clk_ctl = {\n\t.name = \"slv_clk_ctl\",\n\t.id = QCM2290_SLAVE_CLK_CTL,\n\t.buswidth = 4,\n\t.qos.ap_owned = true,\n\t.qos.qos_mode = NOC_QOS_MODE_INVALID,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = 47,\n};\n\nstatic struct qcom_icc_node slv_crypto_0_cfg = {\n\t.name = \"slv_crypto_0_cfg\",\n\t.id = QCM2290_SLAVE_CRYPTO_0_CFG,\n\t.buswidth = 4,\n\t.qos.ap_owned = true,\n\t.qos.qos_mode = NOC_QOS_MODE_INVALID,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = 52,\n};\n\nstatic struct qcom_icc_node slv_display_cfg = {\n\t.name = \"slv_display_cfg\",\n\t.id = QCM2290_SLAVE_DISPLAY_CFG,\n\t.buswidth = 4,\n\t.qos.ap_owned = true,\n\t.qos.qos_mode = NOC_QOS_MODE_INVALID,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = 4,\n};\n\nstatic struct qcom_icc_node slv_display_throttle_cfg = {\n\t.name = \"slv_display_throttle_cfg\",\n\t.id = QCM2290_SLAVE_DISPLAY_THROTTLE_CFG,\n\t.buswidth = 4,\n\t.qos.ap_owned = true,\n\t.qos.qos_mode = NOC_QOS_MODE_INVALID,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = 156,\n};\n\nstatic struct qcom_icc_node slv_gpu_cfg = {\n\t.name = \"slv_gpu_cfg\",\n\t.id = QCM2290_SLAVE_GPU_CFG,\n\t.buswidth = 8,\n\t.qos.ap_owned = true,\n\t.qos.qos_mode = NOC_QOS_MODE_INVALID,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = 275,\n};\n\nstatic struct qcom_icc_node slv_hwkm = {\n\t.name = \"slv_hwkm\",\n\t.id = QCM2290_SLAVE_HWKM,\n\t.buswidth = 4,\n\t.qos.ap_owned = true,\n\t.qos.qos_mode = NOC_QOS_MODE_INVALID,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = 280,\n};\n\nstatic struct qcom_icc_node slv_imem_cfg = {\n\t.name = \"slv_imem_cfg\",\n\t.id = QCM2290_SLAVE_IMEM_CFG,\n\t.buswidth = 4,\n\t.qos.ap_owned = true,\n\t.qos.qos_mode = NOC_QOS_MODE_INVALID,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = 54,\n};\n\nstatic struct qcom_icc_node slv_ipa_cfg = {\n\t.name = \"slv_ipa_cfg\",\n\t.id = QCM2290_SLAVE_IPA_CFG,\n\t.buswidth = 4,\n\t.qos.ap_owned = true,\n\t.qos.qos_mode = NOC_QOS_MODE_INVALID,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = 183,\n};\n\nstatic struct qcom_icc_node slv_lpass = {\n\t.name = \"slv_lpass\",\n\t.id = QCM2290_SLAVE_LPASS,\n\t.buswidth = 4,\n\t.qos.ap_owned = true,\n\t.qos.qos_mode = NOC_QOS_MODE_INVALID,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = 21,\n};\n\nstatic struct qcom_icc_node slv_message_ram = {\n\t.name = \"slv_message_ram\",\n\t.id = QCM2290_SLAVE_MESSAGE_RAM,\n\t.buswidth = 4,\n\t.qos.ap_owned = true,\n\t.qos.qos_mode = NOC_QOS_MODE_INVALID,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = 55,\n};\n\nstatic struct qcom_icc_node slv_pdm = {\n\t.name = \"slv_pdm\",\n\t.id = QCM2290_SLAVE_PDM,\n\t.buswidth = 4,\n\t.qos.ap_owned = true,\n\t.qos.qos_mode = NOC_QOS_MODE_INVALID,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = 41,\n};\n\nstatic struct qcom_icc_node slv_pimem_cfg = {\n\t.name = \"slv_pimem_cfg\",\n\t.id = QCM2290_SLAVE_PIMEM_CFG,\n\t.buswidth = 4,\n\t.qos.ap_owned = true,\n\t.qos.qos_mode = NOC_QOS_MODE_INVALID,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = 167,\n};\n\nstatic struct qcom_icc_node slv_pka_wrapper = {\n\t.name = \"slv_pka_wrapper\",\n\t.id = QCM2290_SLAVE_PKA_WRAPPER,\n\t.buswidth = 4,\n\t.qos.ap_owned = true,\n\t.qos.qos_mode = NOC_QOS_MODE_INVALID,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = 281,\n};\n\nstatic struct qcom_icc_node slv_pmic_arb = {\n\t.name = \"slv_pmic_arb\",\n\t.id = QCM2290_SLAVE_PMIC_ARB,\n\t.buswidth = 4,\n\t.qos.ap_owned = true,\n\t.qos.qos_mode = NOC_QOS_MODE_INVALID,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = 59,\n};\n\nstatic struct qcom_icc_node slv_prng = {\n\t.name = \"slv_prng\",\n\t.id = QCM2290_SLAVE_PRNG,\n\t.buswidth = 4,\n\t.qos.ap_owned = true,\n\t.qos.qos_mode = NOC_QOS_MODE_INVALID,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = 44,\n};\n\nstatic struct qcom_icc_node slv_qdss_cfg = {\n\t.name = \"slv_qdss_cfg\",\n\t.id = QCM2290_SLAVE_QDSS_CFG,\n\t.buswidth = 4,\n\t.qos.ap_owned = true,\n\t.qos.qos_mode = NOC_QOS_MODE_INVALID,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = 63,\n};\n\nstatic struct qcom_icc_node slv_qm_cfg = {\n\t.name = \"slv_qm_cfg\",\n\t.id = QCM2290_SLAVE_QM_CFG,\n\t.buswidth = 4,\n\t.qos.ap_owned = true,\n\t.qos.qos_mode = NOC_QOS_MODE_INVALID,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = 212,\n};\n\nstatic struct qcom_icc_node slv_qm_mpu_cfg = {\n\t.name = \"slv_qm_mpu_cfg\",\n\t.id = QCM2290_SLAVE_QM_MPU_CFG,\n\t.buswidth = 4,\n\t.qos.ap_owned = true,\n\t.qos.qos_mode = NOC_QOS_MODE_INVALID,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = 231,\n};\n\nstatic struct qcom_icc_node slv_qpic = {\n\t.name = \"slv_qpic\",\n\t.id = QCM2290_SLAVE_QPIC,\n\t.buswidth = 4,\n\t.qos.ap_owned = true,\n\t.qos.qos_mode = NOC_QOS_MODE_INVALID,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = 80,\n};\n\nstatic struct qcom_icc_node slv_qup_0 = {\n\t.name = \"slv_qup_0\",\n\t.id = QCM2290_SLAVE_QUP_0,\n\t.buswidth = 4,\n\t.qos.ap_owned = true,\n\t.qos.qos_mode = NOC_QOS_MODE_INVALID,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = 261,\n};\n\nstatic struct qcom_icc_node slv_sdcc_1 = {\n\t.name = \"slv_sdcc_1\",\n\t.id = QCM2290_SLAVE_SDCC_1,\n\t.buswidth = 4,\n\t.qos.ap_owned = true,\n\t.qos.qos_mode = NOC_QOS_MODE_INVALID,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = 31,\n};\n\nstatic struct qcom_icc_node slv_sdcc_2 = {\n\t.name = \"slv_sdcc_2\",\n\t.id = QCM2290_SLAVE_SDCC_2,\n\t.buswidth = 4,\n\t.qos.ap_owned = true,\n\t.qos.qos_mode = NOC_QOS_MODE_INVALID,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = 33,\n};\n\nstatic const u16 slv_snoc_cfg_links[] = {\n\tQCM2290_MASTER_SNOC_CFG,\n};\n\nstatic struct qcom_icc_node slv_snoc_cfg = {\n\t.name = \"slv_snoc_cfg\",\n\t.id = QCM2290_SLAVE_SNOC_CFG,\n\t.buswidth = 4,\n\t.qos.ap_owned = true,\n\t.qos.qos_mode = NOC_QOS_MODE_INVALID,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = 70,\n\t.num_links = ARRAY_SIZE(slv_snoc_cfg_links),\n\t.links = slv_snoc_cfg_links,\n};\n\nstatic struct qcom_icc_node slv_tcsr = {\n\t.name = \"slv_tcsr\",\n\t.id = QCM2290_SLAVE_TCSR,\n\t.buswidth = 4,\n\t.qos.ap_owned = true,\n\t.qos.qos_mode = NOC_QOS_MODE_INVALID,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = 50,\n};\n\nstatic struct qcom_icc_node slv_usb3 = {\n\t.name = \"slv_usb3\",\n\t.id = QCM2290_SLAVE_USB3,\n\t.buswidth = 4,\n\t.qos.ap_owned = true,\n\t.qos.qos_mode = NOC_QOS_MODE_INVALID,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = 22,\n};\n\nstatic struct qcom_icc_node slv_venus_cfg = {\n\t.name = \"slv_venus_cfg\",\n\t.id = QCM2290_SLAVE_VENUS_CFG,\n\t.buswidth = 4,\n\t.qos.ap_owned = true,\n\t.qos.qos_mode = NOC_QOS_MODE_INVALID,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = 10,\n};\n\nstatic struct qcom_icc_node slv_venus_throttle_cfg = {\n\t.name = \"slv_venus_throttle_cfg\",\n\t.id = QCM2290_SLAVE_VENUS_THROTTLE_CFG,\n\t.buswidth = 4,\n\t.qos.ap_owned = true,\n\t.qos.qos_mode = NOC_QOS_MODE_INVALID,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = 178,\n};\n\nstatic struct qcom_icc_node slv_vsense_ctrl_cfg = {\n\t.name = \"slv_vsense_ctrl_cfg\",\n\t.id = QCM2290_SLAVE_VSENSE_CTRL_CFG,\n\t.buswidth = 4,\n\t.qos.ap_owned = true,\n\t.qos.qos_mode = NOC_QOS_MODE_INVALID,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = 263,\n};\n\nstatic struct qcom_icc_node slv_service_cnoc = {\n\t.name = \"slv_service_cnoc\",\n\t.id = QCM2290_SLAVE_SERVICE_CNOC,\n\t.buswidth = 4,\n\t.qos.ap_owned = true,\n\t.qos.qos_mode = NOC_QOS_MODE_INVALID,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = 76,\n};\n\nstatic struct qcom_icc_node slv_qup_core_0 = {\n\t.name = \"slv_qup_core_0\",\n\t.id = QCM2290_SLAVE_QUP_CORE_0,\n\t.buswidth = 4,\n\t.qos.ap_owned = true,\n\t.qos.qos_mode = NOC_QOS_MODE_INVALID,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = 264,\n};\n\nstatic const u16 slv_snoc_bimc_nrt_links[] = {\n\tQCM2290_MASTER_SNOC_BIMC_NRT,\n};\n\nstatic struct qcom_icc_node slv_snoc_bimc_nrt = {\n\t.name = \"slv_snoc_bimc_nrt\",\n\t.id = QCM2290_SLAVE_SNOC_BIMC_NRT,\n\t.buswidth = 16,\n\t.qos.ap_owned = true,\n\t.qos.qos_mode = NOC_QOS_MODE_INVALID,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = 259,\n\t.num_links = ARRAY_SIZE(slv_snoc_bimc_nrt_links),\n\t.links = slv_snoc_bimc_nrt_links,\n};\n\nstatic const u16 slv_snoc_bimc_rt_links[] = {\n\tQCM2290_MASTER_SNOC_BIMC_RT,\n};\n\nstatic struct qcom_icc_node slv_snoc_bimc_rt = {\n\t.name = \"slv_snoc_bimc_rt\",\n\t.id = QCM2290_SLAVE_SNOC_BIMC_RT,\n\t.buswidth = 16,\n\t.qos.ap_owned = true,\n\t.qos.qos_mode = NOC_QOS_MODE_INVALID,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = 260,\n\t.num_links = ARRAY_SIZE(slv_snoc_bimc_rt_links),\n\t.links = slv_snoc_bimc_rt_links,\n};\n\nstatic struct qcom_icc_node slv_appss = {\n\t.name = \"slv_appss\",\n\t.id = QCM2290_SLAVE_APPSS,\n\t.buswidth = 8,\n\t.qos.ap_owned = true,\n\t.qos.qos_mode = NOC_QOS_MODE_INVALID,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = 20,\n};\n\nstatic const u16 slv_snoc_cnoc_links[] = {\n\tQCM2290_MASTER_SNOC_CNOC,\n};\n\nstatic struct qcom_icc_node slv_snoc_cnoc = {\n\t.name = \"slv_snoc_cnoc\",\n\t.id = QCM2290_SLAVE_SNOC_CNOC,\n\t.buswidth = 8,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = 25,\n\t.num_links = ARRAY_SIZE(slv_snoc_cnoc_links),\n\t.links = slv_snoc_cnoc_links,\n};\n\nstatic struct qcom_icc_node slv_imem = {\n\t.name = \"slv_imem\",\n\t.id = QCM2290_SLAVE_IMEM,\n\t.buswidth = 8,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = 26,\n};\n\nstatic struct qcom_icc_node slv_pimem = {\n\t.name = \"slv_pimem\",\n\t.id = QCM2290_SLAVE_PIMEM,\n\t.buswidth = 8,\n\t.qos.ap_owned = true,\n\t.qos.qos_mode = NOC_QOS_MODE_INVALID,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = 166,\n};\n\nstatic const u16 slv_snoc_bimc_links[] = {\n\tQCM2290_MASTER_SNOC_BIMC,\n};\n\nstatic struct qcom_icc_node slv_snoc_bimc = {\n\t.name = \"slv_snoc_bimc\",\n\t.id = QCM2290_SLAVE_SNOC_BIMC,\n\t.buswidth = 16,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = 24,\n\t.num_links = ARRAY_SIZE(slv_snoc_bimc_links),\n\t.links = slv_snoc_bimc_links,\n};\n\nstatic struct qcom_icc_node slv_service_snoc = {\n\t.name = \"slv_service_snoc\",\n\t.id = QCM2290_SLAVE_SERVICE_SNOC,\n\t.buswidth = 4,\n\t.qos.ap_owned = true,\n\t.qos.qos_mode = NOC_QOS_MODE_INVALID,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = 29,\n};\n\nstatic struct qcom_icc_node slv_qdss_stm = {\n\t.name = \"slv_qdss_stm\",\n\t.id = QCM2290_SLAVE_QDSS_STM,\n\t.buswidth = 4,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = 30,\n};\n\nstatic struct qcom_icc_node slv_tcu = {\n\t.name = \"slv_tcu\",\n\t.id = QCM2290_SLAVE_TCU,\n\t.buswidth = 8,\n\t.qos.ap_owned = true,\n\t.qos.qos_mode = NOC_QOS_MODE_INVALID,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = 133,\n};\n\nstatic const u16 slv_anoc_snoc_links[] = {\n\tQCM2290_MASTER_ANOC_SNOC,\n};\n\nstatic struct qcom_icc_node slv_anoc_snoc = {\n\t.name = \"slv_anoc_snoc\",\n\t.id = QCM2290_SLAVE_ANOC_SNOC,\n\t.buswidth = 16,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = 141,\n\t.num_links = ARRAY_SIZE(slv_anoc_snoc_links),\n\t.links = slv_anoc_snoc_links,\n};\n\n \nstatic struct qcom_icc_node * const qcm2290_bimc_nodes[] = {\n\t[MASTER_APPSS_PROC] = &mas_appss_proc,\n\t[MASTER_SNOC_BIMC_RT] = &mas_snoc_bimc_rt,\n\t[MASTER_SNOC_BIMC_NRT] = &mas_snoc_bimc_nrt,\n\t[MASTER_SNOC_BIMC] = &mas_snoc_bimc,\n\t[MASTER_TCU_0] = &mas_tcu_0,\n\t[MASTER_GFX3D] = &mas_gfx3d,\n\t[SLAVE_EBI1] = &slv_ebi1,\n\t[SLAVE_BIMC_SNOC] = &slv_bimc_snoc,\n};\n\nstatic const struct regmap_config qcm2290_bimc_regmap_config = {\n\t.reg_bits\t= 32,\n\t.reg_stride\t= 4,\n\t.val_bits\t= 32,\n\t.max_register\t= 0x80000,\n\t.fast_io\t= true,\n};\n\nstatic const struct qcom_icc_desc qcm2290_bimc = {\n\t.type = QCOM_ICC_BIMC,\n\t.nodes = qcm2290_bimc_nodes,\n\t.num_nodes = ARRAY_SIZE(qcm2290_bimc_nodes),\n\t.bus_clk_desc = &bimc_clk,\n\t.regmap_cfg = &qcm2290_bimc_regmap_config,\n\t.keep_alive = true,\n\t \n\t.qos_offset = 0x8000,\n};\n\nstatic struct qcom_icc_node * const qcm2290_cnoc_nodes[] = {\n\t[MASTER_SNOC_CNOC] = &mas_snoc_cnoc,\n\t[MASTER_QDSS_DAP] = &mas_qdss_dap,\n\t[SLAVE_BIMC_CFG] = &slv_bimc_cfg,\n\t[SLAVE_CAMERA_NRT_THROTTLE_CFG] = &slv_camera_nrt_throttle_cfg,\n\t[SLAVE_CAMERA_RT_THROTTLE_CFG] = &slv_camera_rt_throttle_cfg,\n\t[SLAVE_CAMERA_CFG] = &slv_camera_cfg,\n\t[SLAVE_CLK_CTL] = &slv_clk_ctl,\n\t[SLAVE_CRYPTO_0_CFG] = &slv_crypto_0_cfg,\n\t[SLAVE_DISPLAY_CFG] = &slv_display_cfg,\n\t[SLAVE_DISPLAY_THROTTLE_CFG] = &slv_display_throttle_cfg,\n\t[SLAVE_GPU_CFG] = &slv_gpu_cfg,\n\t[SLAVE_HWKM] = &slv_hwkm,\n\t[SLAVE_IMEM_CFG] = &slv_imem_cfg,\n\t[SLAVE_IPA_CFG] = &slv_ipa_cfg,\n\t[SLAVE_LPASS] = &slv_lpass,\n\t[SLAVE_MESSAGE_RAM] = &slv_message_ram,\n\t[SLAVE_PDM] = &slv_pdm,\n\t[SLAVE_PIMEM_CFG] = &slv_pimem_cfg,\n\t[SLAVE_PKA_WRAPPER] = &slv_pka_wrapper,\n\t[SLAVE_PMIC_ARB] = &slv_pmic_arb,\n\t[SLAVE_PRNG] = &slv_prng,\n\t[SLAVE_QDSS_CFG] = &slv_qdss_cfg,\n\t[SLAVE_QM_CFG] = &slv_qm_cfg,\n\t[SLAVE_QM_MPU_CFG] = &slv_qm_mpu_cfg,\n\t[SLAVE_QPIC] = &slv_qpic,\n\t[SLAVE_QUP_0] = &slv_qup_0,\n\t[SLAVE_SDCC_1] = &slv_sdcc_1,\n\t[SLAVE_SDCC_2] = &slv_sdcc_2,\n\t[SLAVE_SNOC_CFG] = &slv_snoc_cfg,\n\t[SLAVE_TCSR] = &slv_tcsr,\n\t[SLAVE_USB3] = &slv_usb3,\n\t[SLAVE_VENUS_CFG] = &slv_venus_cfg,\n\t[SLAVE_VENUS_THROTTLE_CFG] = &slv_venus_throttle_cfg,\n\t[SLAVE_VSENSE_CTRL_CFG] = &slv_vsense_ctrl_cfg,\n\t[SLAVE_SERVICE_CNOC] = &slv_service_cnoc,\n};\n\nstatic const struct regmap_config qcm2290_cnoc_regmap_config = {\n\t.reg_bits\t= 32,\n\t.reg_stride\t= 4,\n\t.val_bits\t= 32,\n\t.max_register\t= 0x8200,\n\t.fast_io\t= true,\n};\n\nstatic const struct qcom_icc_desc qcm2290_cnoc = {\n\t.type = QCOM_ICC_NOC,\n\t.nodes = qcm2290_cnoc_nodes,\n\t.num_nodes = ARRAY_SIZE(qcm2290_cnoc_nodes),\n\t.bus_clk_desc = &bus_1_clk,\n\t.regmap_cfg = &qcm2290_cnoc_regmap_config,\n\t.keep_alive = true,\n};\n\nstatic struct qcom_icc_node * const qcm2290_snoc_nodes[] = {\n\t[MASTER_CRYPTO_CORE0] = &mas_crypto_core0,\n\t[MASTER_SNOC_CFG] = &mas_snoc_cfg,\n\t[MASTER_TIC] = &mas_tic,\n\t[MASTER_ANOC_SNOC] = &mas_anoc_snoc,\n\t[MASTER_BIMC_SNOC] = &mas_bimc_snoc,\n\t[MASTER_PIMEM] = &mas_pimem,\n\t[MASTER_QDSS_BAM] = &mas_qdss_bam,\n\t[MASTER_QUP_0] = &mas_qup_0,\n\t[MASTER_IPA] = &mas_ipa,\n\t[MASTER_QDSS_ETR] = &mas_qdss_etr,\n\t[MASTER_SDCC_1] = &mas_sdcc_1,\n\t[MASTER_SDCC_2] = &mas_sdcc_2,\n\t[MASTER_QPIC] = &mas_qpic,\n\t[MASTER_USB3_0] = &mas_usb3_0,\n\t[SLAVE_APPSS] = &slv_appss,\n\t[SLAVE_SNOC_CNOC] = &slv_snoc_cnoc,\n\t[SLAVE_IMEM] = &slv_imem,\n\t[SLAVE_PIMEM] = &slv_pimem,\n\t[SLAVE_SNOC_BIMC] = &slv_snoc_bimc,\n\t[SLAVE_SERVICE_SNOC] = &slv_service_snoc,\n\t[SLAVE_QDSS_STM] = &slv_qdss_stm,\n\t[SLAVE_TCU] = &slv_tcu,\n\t[SLAVE_ANOC_SNOC] = &slv_anoc_snoc,\n};\n\nstatic const struct regmap_config qcm2290_snoc_regmap_config = {\n\t.reg_bits\t= 32,\n\t.reg_stride\t= 4,\n\t.val_bits\t= 32,\n\t.max_register\t= 0x60200,\n\t.fast_io\t= true,\n};\n\nstatic const struct qcom_icc_desc qcm2290_snoc = {\n\t.type = QCOM_ICC_QNOC,\n\t.nodes = qcm2290_snoc_nodes,\n\t.num_nodes = ARRAY_SIZE(qcm2290_snoc_nodes),\n\t.bus_clk_desc = &bus_2_clk,\n\t.regmap_cfg = &qcm2290_snoc_regmap_config,\n\t.keep_alive = true,\n\t \n\t.qos_offset = 0x15000,\n};\n\nstatic struct qcom_icc_node * const qcm2290_qup_virt_nodes[] = {\n\t[MASTER_QUP_CORE_0] = &mas_qup_core_0,\n\t[SLAVE_QUP_CORE_0] = &slv_qup_core_0\n};\n\nstatic const struct qcom_icc_desc qcm2290_qup_virt = {\n\t.type = QCOM_ICC_QNOC,\n\t.nodes = qcm2290_qup_virt_nodes,\n\t.num_nodes = ARRAY_SIZE(qcm2290_qup_virt_nodes),\n\t.bus_clk_desc = &qup_clk,\n\t.keep_alive = true,\n};\n\nstatic struct qcom_icc_node * const qcm2290_mmnrt_virt_nodes[] = {\n\t[MASTER_CAMNOC_SF] = &mas_camnoc_sf,\n\t[MASTER_VIDEO_P0] = &mas_video_p0,\n\t[MASTER_VIDEO_PROC] = &mas_video_proc,\n\t[SLAVE_SNOC_BIMC_NRT] = &slv_snoc_bimc_nrt,\n};\n\nstatic const struct qcom_icc_desc qcm2290_mmnrt_virt = {\n\t.type = QCOM_ICC_QNOC,\n\t.nodes = qcm2290_mmnrt_virt_nodes,\n\t.num_nodes = ARRAY_SIZE(qcm2290_mmnrt_virt_nodes),\n\t.bus_clk_desc = &mmaxi_0_clk,\n\t.regmap_cfg = &qcm2290_snoc_regmap_config,\n\t.keep_alive = true,\n\t.qos_offset = 0x15000,\n};\n\nstatic struct qcom_icc_node * const qcm2290_mmrt_virt_nodes[] = {\n\t[MASTER_CAMNOC_HF] = &mas_camnoc_hf,\n\t[MASTER_MDP0] = &mas_mdp0,\n\t[SLAVE_SNOC_BIMC_RT] = &slv_snoc_bimc_rt,\n};\n\nstatic const struct qcom_icc_desc qcm2290_mmrt_virt = {\n\t.type = QCOM_ICC_QNOC,\n\t.nodes = qcm2290_mmrt_virt_nodes,\n\t.num_nodes = ARRAY_SIZE(qcm2290_mmrt_virt_nodes),\n\t.bus_clk_desc = &mmaxi_1_clk,\n\t.regmap_cfg = &qcm2290_snoc_regmap_config,\n\t.keep_alive = true,\n\t.qos_offset = 0x15000,\n};\n\nstatic const struct of_device_id qcm2290_noc_of_match[] = {\n\t{ .compatible = \"qcom,qcm2290-bimc\", .data = &qcm2290_bimc },\n\t{ .compatible = \"qcom,qcm2290-cnoc\", .data = &qcm2290_cnoc },\n\t{ .compatible = \"qcom,qcm2290-snoc\", .data = &qcm2290_snoc },\n\t{ .compatible = \"qcom,qcm2290-qup-virt\", .data = &qcm2290_qup_virt },\n\t{ .compatible = \"qcom,qcm2290-mmrt-virt\", .data = &qcm2290_mmrt_virt },\n\t{ .compatible = \"qcom,qcm2290-mmnrt-virt\", .data = &qcm2290_mmnrt_virt },\n\t{ },\n};\nMODULE_DEVICE_TABLE(of, qcm2290_noc_of_match);\n\nstatic struct platform_driver qcm2290_noc_driver = {\n\t.probe = qnoc_probe,\n\t.remove = qnoc_remove,\n\t.driver = {\n\t\t.name = \"qnoc-qcm2290\",\n\t\t.of_match_table = qcm2290_noc_of_match,\n\t\t.sync_state = icc_sync_state,\n\t},\n};\nmodule_platform_driver(qcm2290_noc_driver);\n\nMODULE_DESCRIPTION(\"Qualcomm QCM2290 NoC driver\");\nMODULE_LICENSE(\"GPL v2\");\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}