<profile>
    <ReportVersion>
        <Version>2022.2.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>virtexuplus</ProductFamily>
        <Part>xcu55c-fsvh2892-2L-e</Part>
        <TopModelName>needwun</TopModelName>
        <TargetClockPeriod>5.00</TargetClockPeriod>
        <ClockUncertainty>1.35</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>3.504</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>undef</Best-caseLatency>
            <Average-caseLatency>undef</Average-caseLatency>
            <Worst-caseLatency>undef</Worst-caseLatency>
            <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
            <Interval-min>undef</Interval-min>
            <Interval-max>undef</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <fill_out>
                <Slack>3.65</Slack>
                <TripCount>128</TripCount>
                <Latency>33664</Latency>
                <AbsoluteTimeLatency>168320</AbsoluteTimeLatency>
                <IterationLatency>263</IterationLatency>
                <InstanceList/>
            </fill_out>
        </SummaryOfLoopLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <FF>826</FF>
            <LUT>1828</LUT>
            <BRAM_18K>0</BRAM_18K>
            <DSP>0</DSP>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>4032</BRAM_18K>
            <DSP>9024</DSP>
            <FF>2607360</FF>
            <LUT>1303680</LUT>
            <URAM>960</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>needwun</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>needwun</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>needwun</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>needwun</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>needwun</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>needwun</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>SEQA_address0</name>
            <Object>SEQA</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>7</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>SEQA_ce0</name>
            <Object>SEQA</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>SEQA_q0</name>
            <Object>SEQA</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>SEQB_address0</name>
            <Object>SEQB</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>7</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>SEQB_ce0</name>
            <Object>SEQB</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>SEQB_q0</name>
            <Object>SEQB</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>alignedA_address0</name>
            <Object>alignedA</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>alignedA_ce0</name>
            <Object>alignedA</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>alignedA_we0</name>
            <Object>alignedA</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>alignedA_d0</name>
            <Object>alignedA</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>alignedA_address1</name>
            <Object>alignedA</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>alignedA_ce1</name>
            <Object>alignedA</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>alignedA_we1</name>
            <Object>alignedA</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>alignedA_d1</name>
            <Object>alignedA</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>alignedB_address0</name>
            <Object>alignedB</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>alignedB_ce0</name>
            <Object>alignedB</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>alignedB_we0</name>
            <Object>alignedB</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>alignedB_d0</name>
            <Object>alignedB</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>alignedB_address1</name>
            <Object>alignedB</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>alignedB_ce1</name>
            <Object>alignedB</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>alignedB_we1</name>
            <Object>alignedB</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>alignedB_d1</name>
            <Object>alignedB</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>M_address0</name>
            <Object>M</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>15</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>M_ce0</name>
            <Object>M</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>M_we0</name>
            <Object>M</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>M_d0</name>
            <Object>M</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>M_q0</name>
            <Object>M</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>M_address1</name>
            <Object>M</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>15</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>M_ce1</name>
            <Object>M</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>M_q1</name>
            <Object>M</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>ptr_address0</name>
            <Object>ptr</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>15</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>ptr_ce0</name>
            <Object>ptr</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>ptr_we0</name>
            <Object>ptr</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>ptr_d0</name>
            <Object>ptr</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>ptr_q0</name>
            <Object>ptr</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="3">
            <ModuleName>needwun</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_needwun_Pipeline_init_row_fu_134</InstName>
                    <ModuleName>needwun_Pipeline_init_row</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>134</ID>
                    <BindInstances>add_ln20_fu_65_p2 sub_ln21_fu_76_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_needwun_Pipeline_init_col_fu_140</InstName>
                    <ModuleName>needwun_Pipeline_init_col</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>140</ID>
                    <BindInstances>add_ln23_fu_79_p2 add_ln24_fu_105_p2 sub_ln24_fu_111_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_needwun_Pipeline_trace_fu_146</InstName>
                    <ModuleName>needwun_Pipeline_trace</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>146</ID>
                    <BindInstances>add_ln66_fu_258_p2 grp_fu_162_p2 grp_fu_162_p2 grp_fu_167_p2 grp_fu_167_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_needwun_Pipeline_fill_in_fu_161</InstName>
                    <ModuleName>needwun_Pipeline_fill_in</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>161</ID>
                    <BindInstances>add_ln30_fu_222_p2 add_ln39_fu_233_p2 up_left_fu_293_p2 add_ln40_fu_244_p2 up_fu_299_p2 left_fu_305_p2 add_ln45_1_fu_325_p2 add_ln45_fu_353_p2 add_ln29_fu_330_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_needwun_Pipeline_pad_a_fu_178</InstName>
                    <ModuleName>needwun_Pipeline_pad_a</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>178</ID>
                    <BindInstances>add_ln83_fu_75_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_needwun_Pipeline_pad_b_fu_185</InstName>
                    <ModuleName>needwun_Pipeline_pad_b</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>185</ID>
                    <BindInstances>add_ln86_fu_75_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>add_ln28_1_fu_214_p2 tmp_fu_248_p2 empty_20_fu_258_p2 empty_21_fu_298_p2 add_ln39_2_fu_344_p2 add_ln28_fu_279_p2</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>needwun_Pipeline_init_row</Name>
            <Loops>
                <init_row/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>1.953</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>131</Best-caseLatency>
                    <Average-caseLatency>131</Average-caseLatency>
                    <Worst-caseLatency>131</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.655 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.655 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.655 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>131</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <init_row>
                        <Name>init_row</Name>
                        <Slack>3.65</Slack>
                        <TripCount>129</TripCount>
                        <Latency>129</Latency>
                        <AbsoluteTimeLatency>0.645 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </init_row>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>10</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>68</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="init_row" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_fu_65_p2" SOURCE="nw.c:20" URAM="0" VARIABLE="add_ln20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="init_row" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln21_fu_76_p2" SOURCE="nw.c:21" URAM="0" VARIABLE="sub_ln21"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>needwun_Pipeline_init_col</Name>
            <Loops>
                <init_col/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>2.039</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>131</Best-caseLatency>
                    <Average-caseLatency>131</Average-caseLatency>
                    <Worst-caseLatency>131</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.655 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.655 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.655 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>131</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <init_col>
                        <Name>init_col</Name>
                        <Slack>3.65</Slack>
                        <TripCount>129</TripCount>
                        <Latency>129</Latency>
                        <AbsoluteTimeLatency>0.645 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </init_col>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>10</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>92</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="init_col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln23_fu_79_p2" SOURCE="nw.c:23" URAM="0" VARIABLE="add_ln23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="init_col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln24_fu_105_p2" SOURCE="nw.c:24" URAM="0" VARIABLE="add_ln24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="init_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln24_fu_111_p2" SOURCE="nw.c:24" URAM="0" VARIABLE="sub_ln24"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>needwun_Pipeline_fill_in</Name>
            <Loops>
                <fill_in/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.501</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>259</Best-caseLatency>
                    <Average-caseLatency>259</Average-caseLatency>
                    <Worst-caseLatency>259</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.295 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.295 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.295 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>259</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <fill_in>
                        <Name>fill_in</Name>
                        <Slack>3.65</Slack>
                        <TripCount>128</TripCount>
                        <Latency>257</Latency>
                        <AbsoluteTimeLatency>1.285 us</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </fill_in>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>357</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>575</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="fill_in" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_fu_222_p2" SOURCE="nw.c:30" URAM="0" VARIABLE="add_ln30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="fill_in" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_fu_233_p2" SOURCE="nw.c:39" URAM="0" VARIABLE="add_ln39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="fill_in" OPTYPE="add" PRAGMA="" RTLNAME="up_left_fu_293_p2" SOURCE="nw.c:39" URAM="0" VARIABLE="up_left"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="fill_in" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_fu_244_p2" SOURCE="nw.c:40" URAM="0" VARIABLE="add_ln40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="fill_in" OPTYPE="add" PRAGMA="" RTLNAME="up_fu_299_p2" SOURCE="nw.c:40" URAM="0" VARIABLE="up"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="fill_in" OPTYPE="add" PRAGMA="" RTLNAME="left_fu_305_p2" SOURCE="nw.c:41" URAM="0" VARIABLE="left"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="fill_in" OPTYPE="add" PRAGMA="" RTLNAME="add_ln45_1_fu_325_p2" SOURCE="nw.c:45" URAM="0" VARIABLE="add_ln45_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="fill_in" OPTYPE="add" PRAGMA="" RTLNAME="add_ln45_fu_353_p2" SOURCE="nw.c:45" URAM="0" VARIABLE="add_ln45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="fill_in" OPTYPE="add" PRAGMA="" RTLNAME="add_ln29_fu_330_p2" SOURCE="nw.c:29" URAM="0" VARIABLE="add_ln29"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>needwun_Pipeline_trace</Name>
            <Loops>
                <trace/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>1.943</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <trace>
                        <Name>trace</Name>
                        <Slack>3.65</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </trace>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>223</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>327</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="trace" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_fu_258_p2" SOURCE="nw.c:66" URAM="0" VARIABLE="add_ln66"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="trace" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_162_p2" SOURCE="nw.c:71" URAM="0" VARIABLE="a_idx_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="trace" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_162_p2" SOURCE="nw.c:65" URAM="0" VARIABLE="a_idx_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="trace" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_167_p2" SOURCE="nw.c:66" URAM="0" VARIABLE="b_idx_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="trace" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_167_p2" SOURCE="nw.c:77" URAM="0" VARIABLE="b_idx_2"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>needwun_Pipeline_pad_a</Name>
            <Loops>
                <pad_a/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>1.485</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <pad_a>
                        <Name>pad_a</Name>
                        <Slack>3.65</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </pad_a>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>34</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>86</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="pad_a" OPTYPE="add" PRAGMA="" RTLNAME="add_ln83_fu_75_p2" SOURCE="nw.c:83" URAM="0" VARIABLE="add_ln83"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>needwun_Pipeline_pad_b</Name>
            <Loops>
                <pad_b/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>1.485</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <pad_b>
                        <Name>pad_b</Name>
                        <Slack>3.65</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </pad_b>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>34</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>86</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="pad_b" OPTYPE="add" PRAGMA="" RTLNAME="add_ln86_fu_75_p2" SOURCE="nw.c:86" URAM="0" VARIABLE="add_ln86"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>needwun</Name>
            <Loops>
                <fill_out/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.504</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <fill_out>
                        <Name>fill_out</Name>
                        <Slack>3.65</Slack>
                        <TripCount>128</TripCount>
                        <Latency>33664</Latency>
                        <AbsoluteTimeLatency>0.168 ms</AbsoluteTimeLatency>
                        <IterationLatency>263</IterationLatency>
                        <PipelineDepth>263</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_needwun_Pipeline_fill_in_fu_161</Instance>
                        </InstanceList>
                    </fill_out>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>826</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1828</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="fill_out" OPTYPE="add" PRAGMA="" RTLNAME="add_ln28_1_fu_214_p2" SOURCE="nw.c:28" URAM="0" VARIABLE="add_ln28_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="fill_out" OPTYPE="add" PRAGMA="" RTLNAME="tmp_fu_248_p2" SOURCE="" URAM="0" VARIABLE="tmp"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="fill_out" OPTYPE="add" PRAGMA="" RTLNAME="empty_20_fu_258_p2" SOURCE="" URAM="0" VARIABLE="empty_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="fill_out" OPTYPE="add" PRAGMA="" RTLNAME="empty_21_fu_298_p2" SOURCE="nw.c:28" URAM="0" VARIABLE="empty_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="fill_out" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_2_fu_344_p2" SOURCE="nw.c:39" URAM="0" VARIABLE="add_ln39_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="fill_out" OPTYPE="add" PRAGMA="" RTLNAME="add_ln28_fu_279_p2" SOURCE="nw.c:28" URAM="0" VARIABLE="add_ln28"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="SEQA" index="0" direction="in" srcType="char*" srcSize="8">
            <hwRefs>
                <hwRef type="port" interface="SEQA_address0" name="SEQA_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="SEQA_ce0" name="SEQA_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="SEQA_q0" name="SEQA_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="SEQB" index="1" direction="in" srcType="char*" srcSize="8">
            <hwRefs>
                <hwRef type="port" interface="SEQB_address0" name="SEQB_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="SEQB_ce0" name="SEQB_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="SEQB_q0" name="SEQB_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="alignedA" index="2" direction="out" srcType="char*" srcSize="8">
            <hwRefs>
                <hwRef type="port" interface="alignedA_address0" name="alignedA_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="alignedA_ce0" name="alignedA_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="alignedA_we0" name="alignedA_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="alignedA_d0" name="alignedA_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="alignedA_address1" name="alignedA_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="alignedA_ce1" name="alignedA_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="alignedA_we1" name="alignedA_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="alignedA_d1" name="alignedA_d1" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="alignedB" index="3" direction="out" srcType="char*" srcSize="8">
            <hwRefs>
                <hwRef type="port" interface="alignedB_address0" name="alignedB_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="alignedB_ce0" name="alignedB_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="alignedB_we0" name="alignedB_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="alignedB_d0" name="alignedB_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="alignedB_address1" name="alignedB_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="alignedB_ce1" name="alignedB_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="alignedB_we1" name="alignedB_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="alignedB_d1" name="alignedB_d1" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="M" index="4" direction="inout" srcType="int*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="M_address0" name="M_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="M_ce0" name="M_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="M_we0" name="M_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="M_d0" name="M_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="M_q0" name="M_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="M_address1" name="M_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="M_ce1" name="M_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="M_q1" name="M_q1" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="ptr" index="5" direction="inout" srcType="char*" srcSize="8">
            <hwRefs>
                <hwRef type="port" interface="ptr_address0" name="ptr_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="ptr_ce0" name="ptr_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="ptr_we0" name="ptr_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="ptr_d0" name="ptr_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="ptr_q0" name="ptr_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="SEQA_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="7">
            <portMaps>
                <portMap portMapName="SEQA_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>SEQA_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="SEQA"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="SEQA_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="8">
            <portMaps>
                <portMap portMapName="SEQA_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>SEQA_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="SEQA"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="SEQB_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="7">
            <portMaps>
                <portMap portMapName="SEQB_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>SEQB_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="SEQB"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="SEQB_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="8">
            <portMaps>
                <portMap portMapName="SEQB_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>SEQB_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="SEQB"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="alignedA_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="8">
            <portMaps>
                <portMap portMapName="alignedA_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>alignedA_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="alignedA"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="alignedA_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="8">
            <portMaps>
                <portMap portMapName="alignedA_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>alignedA_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="alignedA"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="alignedA_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="8">
            <portMaps>
                <portMap portMapName="alignedA_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>alignedA_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="alignedA"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="alignedA_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="8">
            <portMaps>
                <portMap portMapName="alignedA_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>alignedA_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="alignedA"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="alignedB_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="8">
            <portMaps>
                <portMap portMapName="alignedB_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>alignedB_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="alignedB"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="alignedB_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="8">
            <portMaps>
                <portMap portMapName="alignedB_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>alignedB_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="alignedB"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="alignedB_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="8">
            <portMaps>
                <portMap portMapName="alignedB_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>alignedB_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="alignedB"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="alignedB_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="8">
            <portMaps>
                <portMap portMapName="alignedB_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>alignedB_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="alignedB"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="M_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="15">
            <portMaps>
                <portMap portMapName="M_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>M_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="M"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="M_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="M_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>M_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="M"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="M_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="M_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>M_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="M"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="M_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="15">
            <portMaps>
                <portMap portMapName="M_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>M_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="M"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="M_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="M_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>M_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="M"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ptr_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="15">
            <portMaps>
                <portMap portMapName="ptr_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>ptr_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="ptr"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ptr_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="8">
            <portMaps>
                <portMap portMapName="ptr_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>ptr_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="ptr"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ptr_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="8">
            <portMaps>
                <portMap portMapName="ptr_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>ptr_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="ptr"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="AP_MEMORY">
                <table isCollapsed="0">
                    <keys size="2">Interface, Bitwidth</keys>
                    <column name="M_address0">15, , </column>
                    <column name="M_address1">15, , </column>
                    <column name="M_d0">32, , </column>
                    <column name="M_q0">32, , </column>
                    <column name="M_q1">32, , </column>
                    <column name="SEQA_address0">7, , </column>
                    <column name="SEQA_q0">8, , </column>
                    <column name="SEQB_address0">7, , </column>
                    <column name="SEQB_q0">8, , </column>
                    <column name="alignedA_address0">8, , </column>
                    <column name="alignedA_address1">8, , </column>
                    <column name="alignedA_d0">8, , </column>
                    <column name="alignedA_d1">8, , </column>
                    <column name="alignedB_address0">8, , </column>
                    <column name="alignedB_address1">8, , </column>
                    <column name="alignedB_d0">8, , </column>
                    <column name="alignedB_d1">8, , </column>
                    <column name="ptr_address0">15, , </column>
                    <column name="ptr_d0">8, , </column>
                    <column name="ptr_q0">8, , </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table isCollapsed="0">
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk, </column>
                    <column name="ap_rst">reset, ap_rst, </column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="SEQA">in, char*</column>
                    <column name="SEQB">in, char*</column>
                    <column name="alignedA">out, char*</column>
                    <column name="alignedB">out, char*</column>
                    <column name="M">inout, int*</column>
                    <column name="ptr">inout, char*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="4">Argument, HW Interface, HW Type, HW Usage</keys>
                    <column name="SEQA">SEQA_address0, port, offset, </column>
                    <column name="SEQA">SEQA_ce0, port, , </column>
                    <column name="SEQA">SEQA_q0, port, , </column>
                    <column name="SEQB">SEQB_address0, port, offset, </column>
                    <column name="SEQB">SEQB_ce0, port, , </column>
                    <column name="SEQB">SEQB_q0, port, , </column>
                    <column name="alignedA">alignedA_address0, port, offset, </column>
                    <column name="alignedA">alignedA_ce0, port, , </column>
                    <column name="alignedA">alignedA_we0, port, , </column>
                    <column name="alignedA">alignedA_d0, port, , </column>
                    <column name="alignedA">alignedA_address1, port, offset, </column>
                    <column name="alignedA">alignedA_ce1, port, , </column>
                    <column name="alignedA">alignedA_we1, port, , </column>
                    <column name="alignedA">alignedA_d1, port, , </column>
                    <column name="alignedB">alignedB_address0, port, offset, </column>
                    <column name="alignedB">alignedB_ce0, port, , </column>
                    <column name="alignedB">alignedB_we0, port, , </column>
                    <column name="alignedB">alignedB_d0, port, , </column>
                    <column name="alignedB">alignedB_address1, port, offset, </column>
                    <column name="alignedB">alignedB_ce1, port, , </column>
                    <column name="alignedB">alignedB_we1, port, , </column>
                    <column name="alignedB">alignedB_d1, port, , </column>
                    <column name="M">M_address0, port, offset, </column>
                    <column name="M">M_ce0, port, , </column>
                    <column name="M">M_we0, port, , </column>
                    <column name="M">M_d0, port, , </column>
                    <column name="M">M_q0, port, , </column>
                    <column name="M">M_address1, port, offset, </column>
                    <column name="M">M_ce1, port, , </column>
                    <column name="M">M_q1, port, , </column>
                    <column name="ptr">ptr_address0, port, offset, </column>
                    <column name="ptr">ptr_ce0, port, , </column>
                    <column name="ptr">ptr_we0, port, , </column>
                    <column name="ptr">ptr_d0, port, , </column>
                    <column name="ptr">ptr_q0, port, , </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings."/>
    </ReportBurst>
    <PragmaReport/>
</profile>

