<stg><name>DoCompute</name>


<trans_list>

<trans id="279" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="280" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="281" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="282" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="283" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="284" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="285" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="286" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="287" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="288" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="289" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="290" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="291" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="292" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="293" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="294" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="295" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="296" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="297" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="298" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="299" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="300" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="301" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="302" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="303" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="304" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="305" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="306" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="307" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="308" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="309" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="310" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="311" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="312" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="313" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="314" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="315" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="316" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="317" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="318" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="319" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="320" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="321" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="322" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="323" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="324" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="325" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="326" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="327" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="328" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="329" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="330" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="331" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="332" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="333" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="334" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="335" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="336" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="337" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="338" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="339" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="340" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="341" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="342" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="343" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="344" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="345" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="346" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="347" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="348" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="349" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="350" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="351" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="352" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="353" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="61" op_0_bw="61" op_1_bw="61">
<![CDATA[
:0  %out_V_offset_read = call i61 @_ssdm_op_Read.ap_auto.i61(i61 %out_V_offset)

]]></Node>
<StgValue><ssdm name="out_V_offset_read"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="61" op_0_bw="61" op_1_bw="61">
<![CDATA[
:1  %in_V_offset_read = call i61 @_ssdm_op_Read.ap_auto.i61(i61 %in_V_offset)

]]></Node>
<StgValue><ssdm name="in_V_offset_read"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="61" op_0_bw="64">
<![CDATA[
:2  %out_V_offset_c = alloca i61, align 8

]]></Node>
<StgValue><ssdm name="out_V_offset_c"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="1" op_0_bw="64">
<![CDATA[
:12  %in2mvu_V_V = alloca i1, align 1

]]></Node>
<StgValue><ssdm name="in2mvu_V_V"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="64" op_0_bw="64">
<![CDATA[
:15  %mvu2out_V_V = alloca i64, align 8

]]></Node>
<StgValue><ssdm name="mvu2out_V_V"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="8" op_0_bw="64">
<![CDATA[
:18  %wa_in_m_target_V_V_1 = alloca i8, align 1

]]></Node>
<StgValue><ssdm name="wa_in_m_target_V_V_1"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="1" op_0_bw="64">
<![CDATA[
:21  %wa_out_m_buffer_V_V_1 = alloca i1, align 1

]]></Node>
<StgValue><ssdm name="wa_out_m_buffer_V_V_1"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="4" op_0_bw="64">
<![CDATA[
:24  %wa_in_m_target_V_V = alloca i4, align 1

]]></Node>
<StgValue><ssdm name="wa_in_m_target_V_V"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="1" op_0_bw="64">
<![CDATA[
:27  %wa_out_m_buffer_V_V = alloca i1, align 1

]]></Node>
<StgValue><ssdm name="wa_out_m_buffer_V_V"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="256" op_0_bw="64">
<![CDATA[
:30  %convInp_V_V_4 = alloca i256, align 8

]]></Node>
<StgValue><ssdm name="convInp_V_V_4"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="1" op_0_bw="64">
<![CDATA[
:33  %mvOut_m_buffer_V_V_5 = alloca i1, align 1

]]></Node>
<StgValue><ssdm name="mvOut_m_buffer_V_V_5"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="32" op_0_bw="64">
<![CDATA[
:36  %mvIn_m_target_V_V_4 = alloca i32, align 4

]]></Node>
<StgValue><ssdm name="mvIn_m_target_V_V_4"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="128" op_0_bw="64">
<![CDATA[
:39  %convInp_V_V_3 = alloca i128, align 8

]]></Node>
<StgValue><ssdm name="convInp_V_V_3"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="4" op_0_bw="64">
<![CDATA[
:42  %mvOut_m_buffer_V_V_4 = alloca i4, align 1

]]></Node>
<StgValue><ssdm name="mvOut_m_buffer_V_V_4"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="32" op_0_bw="64">
<![CDATA[
:45  %mvIn_m_target_V_V_3 = alloca i32, align 4

]]></Node>
<StgValue><ssdm name="mvIn_m_target_V_V_3"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="128" op_0_bw="64">
<![CDATA[
:48  %convInp_V_V_2 = alloca i128, align 8

]]></Node>
<StgValue><ssdm name="convInp_V_V_2"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="16" op_0_bw="64">
<![CDATA[
:51  %mvOut_m_buffer_V_V_3 = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="mvOut_m_buffer_V_V_3"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="32" op_0_bw="64">
<![CDATA[
:54  %mvIn_m_target_V_V_2 = alloca i32, align 4

]]></Node>
<StgValue><ssdm name="mvIn_m_target_V_V_2"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="64" op_0_bw="64">
<![CDATA[
:57  %convInp_V_V_1 = alloca i64, align 8

]]></Node>
<StgValue><ssdm name="convInp_V_V_1"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="16" op_0_bw="64">
<![CDATA[
:60  %mvOut_m_buffer_V_V_2 = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="mvOut_m_buffer_V_V_2"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="32" op_0_bw="64">
<![CDATA[
:63  %mvIn_m_target_V_V_1 = alloca i32, align 4

]]></Node>
<StgValue><ssdm name="mvIn_m_target_V_V_1"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="64" op_0_bw="64">
<![CDATA[
:66  %convInp_V_V = alloca i64, align 8

]]></Node>
<StgValue><ssdm name="convInp_V_V"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="32" op_0_bw="64">
<![CDATA[
:69  %mvOut_m_buffer_V_V_1 = alloca i32, align 4

]]></Node>
<StgValue><ssdm name="mvOut_m_buffer_V_V_1"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="32" op_0_bw="64">
<![CDATA[
:72  %mvIn_m_target_V_V = alloca i32, align 4

]]></Node>
<StgValue><ssdm name="mvIn_m_target_V_V"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="24" op_0_bw="64">
<![CDATA[
:75  %convInp_V_V_6 = alloca i24, align 4

]]></Node>
<StgValue><ssdm name="convInp_V_V_6"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="16" op_0_bw="64">
<![CDATA[
:78  %mvOut_m_buffer_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="mvOut_m_buffer_V_V"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="64" op_0_bw="64">
<![CDATA[
:81  %inter0_V_V = alloca i64, align 8

]]></Node>
<StgValue><ssdm name="inter0_V_V"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="192" op_0_bw="64">
<![CDATA[
:84  %inter0_1_V_V = alloca i192, align 8

]]></Node>
<StgValue><ssdm name="inter0_1_V_V"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="24" op_0_bw="64">
<![CDATA[
:87  %inter0_2_V_V = alloca i24, align 4

]]></Node>
<StgValue><ssdm name="inter0_2_V_V"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="64" op_0_bw="64">
<![CDATA[
:90  %inter1_V_V = alloca i64, align 8

]]></Node>
<StgValue><ssdm name="inter1_V_V"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="64" op_0_bw="64">
<![CDATA[
:93  %inter2_V_V = alloca i64, align 8

]]></Node>
<StgValue><ssdm name="inter2_V_V"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="64" op_0_bw="64">
<![CDATA[
:96  %inter3_V_V = alloca i64, align 8

]]></Node>
<StgValue><ssdm name="inter3_V_V"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="128" op_0_bw="64">
<![CDATA[
:99  %inter4_V_V = alloca i128, align 8

]]></Node>
<StgValue><ssdm name="inter4_V_V"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="128" op_0_bw="64">
<![CDATA[
:102  %inter5_V_V = alloca i128, align 8

]]></Node>
<StgValue><ssdm name="inter5_V_V"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="128" op_0_bw="64">
<![CDATA[
:105  %inter6_V_V = alloca i128, align 8

]]></Node>
<StgValue><ssdm name="inter6_V_V"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="256" op_0_bw="64">
<![CDATA[
:108  %inter7_V_V = alloca i256, align 8

]]></Node>
<StgValue><ssdm name="inter7_V_V"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="256" op_0_bw="64">
<![CDATA[
:111  %inter8_V_V = alloca i256, align 8

]]></Node>
<StgValue><ssdm name="inter8_V_V"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="64" op_0_bw="64">
<![CDATA[
:114  %inter9_V_V = alloca i64, align 8

]]></Node>
<StgValue><ssdm name="inter9_V_V"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="64" op_0_bw="64">
<![CDATA[
:117  %inter10_V_V = alloca i64, align 8

]]></Node>
<StgValue><ssdm name="inter10_V_V"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="64" op_0_bw="64">
<![CDATA[
:120  %memOutStrm_V_V = alloca i64, align 8

]]></Node>
<StgValue><ssdm name="memOutStrm_V_V"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="61" op_3_bw="64" op_4_bw="61" op_5_bw="61">
<![CDATA[
:125  call void @Mem2Stream_Batch10(i64* %in_V, i61 %in_V_offset_read, i64* %inter0_V_V, i61 %out_V_offset_read, i61* %out_V_offset_c)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="118" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="61" op_3_bw="64" op_4_bw="61" op_5_bw="61">
<![CDATA[
:125  call void @Mem2Stream_Batch10(i64* %in_V, i61 %in_V_offset_read, i64* %inter0_V_V, i61 %out_V_offset_read, i61* %out_V_offset_c)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="119" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="192">
<![CDATA[
:126  call fastcc void @StreamingDataWidthCo.1(i64* %inter0_V_V, i192* %inter0_1_V_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="120" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="192">
<![CDATA[
:126  call fastcc void @StreamingDataWidthCo.1(i64* %inter0_V_V, i192* %inter0_1_V_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="121" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="0" op_0_bw="0" op_1_bw="192" op_2_bw="24">
<![CDATA[
:127  call fastcc void @StreamingDataWidthCo.2(i192* %inter0_1_V_V, i24* %inter0_2_V_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="122" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="0" op_0_bw="0" op_1_bw="192" op_2_bw="24">
<![CDATA[
:127  call fastcc void @StreamingDataWidthCo.2(i192* %inter0_1_V_V, i24* %inter0_2_V_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="123" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24">
<![CDATA[
:128  call fastcc void @StreamingConvolution.2(i24* %inter0_2_V_V, i24* %convInp_V_V_6)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="124" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24">
<![CDATA[
:128  call fastcc void @StreamingConvolution.2(i24* %inter0_2_V_V, i24* %convInp_V_V_6)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="125" st_id="9" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="16" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="3" op_7_bw="3" op_8_bw="3" op_9_bw="3" op_10_bw="3" op_11_bw="3" op_12_bw="3" op_13_bw="3" op_14_bw="3" op_15_bw="3" op_16_bw="3" op_17_bw="3" op_18_bw="3" op_19_bw="24" op_20_bw="24" op_21_bw="24" op_22_bw="24" op_23_bw="24" op_24_bw="24" op_25_bw="24" op_26_bw="24" op_27_bw="24" op_28_bw="24" op_29_bw="24" op_30_bw="24" op_31_bw="24" op_32_bw="24" op_33_bw="24" op_34_bw="24" op_35_bw="24" op_36_bw="24" op_37_bw="24" op_38_bw="24" op_39_bw="24" op_40_bw="24" op_41_bw="24" op_42_bw="24" op_43_bw="24" op_44_bw="24" op_45_bw="24" op_46_bw="24" op_47_bw="24" op_48_bw="24" op_49_bw="24" op_50_bw="24">
<![CDATA[
:129  call fastcc void @StreamingFxdMatrixVe(i24* %convInp_V_V_6, i16* %mvOut_m_buffer_V_V, [36 x i3]* @weightMem0_V_0, [36 x i3]* @weightMem0_V_1, [36 x i3]* @weightMem0_V_2, [36 x i3]* @weightMem0_V_3, [36 x i3]* @weightMem0_V_4, [36 x i3]* @weightMem0_V_5, [36 x i3]* @weightMem0_V_6, [36 x i3]* @weightMem0_V_7, [36 x i3]* @weightMem0_V_8, [36 x i3]* @weightMem0_V_9, [36 x i3]* @weightMem0_V_10, [36 x i3]* @weightMem0_V_11, [36 x i3]* @weightMem0_V_12, [36 x i3]* @weightMem0_V_13, [36 x i3]* @weightMem0_V_14, [36 x i3]* @weightMem0_V_15, [4 x i24]* @thresMem0_V_0, [4 x i24]* @thresMem0_V_1, [4 x i24]* @thresMem0_V_2, [4 x i24]* @thresMem0_V_3, [4 x i24]* @thresMem0_V_4, [4 x i24]* @thresMem0_V_5, [4 x i24]* @thresMem0_V_6, [4 x i24]* @thresMem0_V_7, [4 x i24]* @thresMem0_V_8, [4 x i24]* @thresMem0_V_9, [4 x i24]* @thresMem0_V_10, [4 x i24]* @thresMem0_V_11, [4 x i24]* @thresMem0_V_12, [4 x i24]* @thresMem0_V_13, [4 x i24]* @thresMem0_V_14, [4 x i24]* @thresMem0_V_15, [4 x i24]* @alphaMem0_V_0, [4 x i24]* @alphaMem0_V_1, [4 x i24]* @alphaMem0_V_2, [4 x i24]* @alphaMem0_V_3, [4 x i24]* @alphaMem0_V_4, [4 x i24]* @alphaMem0_V_5, [4 x i24]* @alphaMem0_V_6, [4 x i24]* @alphaMem0_V_7, [4 x i24]* @alphaMem0_V_8, [4 x i24]* @alphaMem0_V_9, [4 x i24]* @alphaMem0_V_10, [4 x i24]* @alphaMem0_V_11, [4 x i24]* @alphaMem0_V_12, [4 x i24]* @alphaMem0_V_13, [4 x i24]* @alphaMem0_V_14, [4 x i24]* @alphaMem0_V_15)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="126" st_id="10" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="16" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="3" op_7_bw="3" op_8_bw="3" op_9_bw="3" op_10_bw="3" op_11_bw="3" op_12_bw="3" op_13_bw="3" op_14_bw="3" op_15_bw="3" op_16_bw="3" op_17_bw="3" op_18_bw="3" op_19_bw="24" op_20_bw="24" op_21_bw="24" op_22_bw="24" op_23_bw="24" op_24_bw="24" op_25_bw="24" op_26_bw="24" op_27_bw="24" op_28_bw="24" op_29_bw="24" op_30_bw="24" op_31_bw="24" op_32_bw="24" op_33_bw="24" op_34_bw="24" op_35_bw="24" op_36_bw="24" op_37_bw="24" op_38_bw="24" op_39_bw="24" op_40_bw="24" op_41_bw="24" op_42_bw="24" op_43_bw="24" op_44_bw="24" op_45_bw="24" op_46_bw="24" op_47_bw="24" op_48_bw="24" op_49_bw="24" op_50_bw="24">
<![CDATA[
:129  call fastcc void @StreamingFxdMatrixVe(i24* %convInp_V_V_6, i16* %mvOut_m_buffer_V_V, [36 x i3]* @weightMem0_V_0, [36 x i3]* @weightMem0_V_1, [36 x i3]* @weightMem0_V_2, [36 x i3]* @weightMem0_V_3, [36 x i3]* @weightMem0_V_4, [36 x i3]* @weightMem0_V_5, [36 x i3]* @weightMem0_V_6, [36 x i3]* @weightMem0_V_7, [36 x i3]* @weightMem0_V_8, [36 x i3]* @weightMem0_V_9, [36 x i3]* @weightMem0_V_10, [36 x i3]* @weightMem0_V_11, [36 x i3]* @weightMem0_V_12, [36 x i3]* @weightMem0_V_13, [36 x i3]* @weightMem0_V_14, [36 x i3]* @weightMem0_V_15, [4 x i24]* @thresMem0_V_0, [4 x i24]* @thresMem0_V_1, [4 x i24]* @thresMem0_V_2, [4 x i24]* @thresMem0_V_3, [4 x i24]* @thresMem0_V_4, [4 x i24]* @thresMem0_V_5, [4 x i24]* @thresMem0_V_6, [4 x i24]* @thresMem0_V_7, [4 x i24]* @thresMem0_V_8, [4 x i24]* @thresMem0_V_9, [4 x i24]* @thresMem0_V_10, [4 x i24]* @thresMem0_V_11, [4 x i24]* @thresMem0_V_12, [4 x i24]* @thresMem0_V_13, [4 x i24]* @thresMem0_V_14, [4 x i24]* @thresMem0_V_15, [4 x i24]* @alphaMem0_V_0, [4 x i24]* @alphaMem0_V_1, [4 x i24]* @alphaMem0_V_2, [4 x i24]* @alphaMem0_V_3, [4 x i24]* @alphaMem0_V_4, [4 x i24]* @alphaMem0_V_5, [4 x i24]* @alphaMem0_V_6, [4 x i24]* @alphaMem0_V_7, [4 x i24]* @alphaMem0_V_8, [4 x i24]* @alphaMem0_V_9, [4 x i24]* @alphaMem0_V_10, [4 x i24]* @alphaMem0_V_11, [4 x i24]* @alphaMem0_V_12, [4 x i24]* @alphaMem0_V_13, [4 x i24]* @alphaMem0_V_14, [4 x i24]* @alphaMem0_V_15)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="127" st_id="11" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64">
<![CDATA[
:130  call fastcc void @Resid_StreamingDataW.11(i16* %mvOut_m_buffer_V_V, i64* %inter1_V_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="128" st_id="12" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64">
<![CDATA[
:130  call fastcc void @Resid_StreamingDataW.11(i16* %mvOut_m_buffer_V_V, i64* %inter1_V_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="129" st_id="13" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
:131  call fastcc void @StreamingConvolution(i64* %inter1_V_V, i64* %convInp_V_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="130" st_id="14" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
:131  call fastcc void @StreamingConvolution(i64* %inter1_V_V, i64* %convInp_V_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="131" st_id="15" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="32">
<![CDATA[
:132  call fastcc void @Resid_StreamingDataW.1(i64* %convInp_V_V, i32* %mvIn_m_target_V_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="132" st_id="16" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="32">
<![CDATA[
:132  call fastcc void @Resid_StreamingDataW.1(i64* %convInp_V_V, i32* %mvIn_m_target_V_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="133" st_id="17" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="24" op_36_bw="24" op_37_bw="24" op_38_bw="24" op_39_bw="24" op_40_bw="24" op_41_bw="24" op_42_bw="24" op_43_bw="24" op_44_bw="24" op_45_bw="24" op_46_bw="24" op_47_bw="24" op_48_bw="24" op_49_bw="24" op_50_bw="24" op_51_bw="24" op_52_bw="24" op_53_bw="24" op_54_bw="24" op_55_bw="24" op_56_bw="24" op_57_bw="24" op_58_bw="24" op_59_bw="24" op_60_bw="24" op_61_bw="24" op_62_bw="24" op_63_bw="24" op_64_bw="24" op_65_bw="24" op_66_bw="24" op_67_bw="24" op_68_bw="24" op_69_bw="24" op_70_bw="24" op_71_bw="24" op_72_bw="24" op_73_bw="24" op_74_bw="24" op_75_bw="24" op_76_bw="24" op_77_bw="24" op_78_bw="24" op_79_bw="24" op_80_bw="24" op_81_bw="24" op_82_bw="24" op_83_bw="24" op_84_bw="24" op_85_bw="24" op_86_bw="24" op_87_bw="24" op_88_bw="24" op_89_bw="24" op_90_bw="24" op_91_bw="24" op_92_bw="24" op_93_bw="24" op_94_bw="24" op_95_bw="24" op_96_bw="24" op_97_bw="24" op_98_bw="24">
<![CDATA[
:133  call fastcc void @StreamingMatrixVecto.4(i32* %mvIn_m_target_V_V, i32* %mvOut_m_buffer_V_V_1, [36 x i32]* @weightMem1_V_0, [36 x i32]* @weightMem1_V_1, [36 x i32]* @weightMem1_V_2, [36 x i32]* @weightMem1_V_3, [36 x i32]* @weightMem1_V_4, [36 x i32]* @weightMem1_V_5, [36 x i32]* @weightMem1_V_6, [36 x i32]* @weightMem1_V_7, [36 x i32]* @weightMem1_V_8, [36 x i32]* @weightMem1_V_9, [36 x i32]* @weightMem1_V_10, [36 x i32]* @weightMem1_V_11, [36 x i32]* @weightMem1_V_12, [36 x i32]* @weightMem1_V_13, [36 x i32]* @weightMem1_V_14, [36 x i32]* @weightMem1_V_15, [36 x i32]* @weightMem1_V_16, [36 x i32]* @weightMem1_V_17, [36 x i32]* @weightMem1_V_18, [36 x i32]* @weightMem1_V_19, [36 x i32]* @weightMem1_V_20, [36 x i32]* @weightMem1_V_21, [36 x i32]* @weightMem1_V_22, [36 x i32]* @weightMem1_V_23, [36 x i32]* @weightMem1_V_24, [36 x i32]* @weightMem1_V_25, [36 x i32]* @weightMem1_V_26, [36 x i32]* @weightMem1_V_27, [36 x i32]* @weightMem1_V_28, [36 x i32]* @weightMem1_V_29, [36 x i32]* @weightMem1_V_30, [36 x i32]* @weightMem1_V_31, [2 x i24]* @thresMem1_V_0, [2 x i24]* @thresMem1_V_1, [2 x i24]* @thresMem1_V_2, [2 x i24]* @thresMem1_V_3, [2 x i24]* @thresMem1_V_4, [2 x i24]* @thresMem1_V_5, [2 x i24]* @thresMem1_V_6, [2 x i24]* @thresMem1_V_7, [2 x i24]* @thresMem1_V_8, [2 x i24]* @thresMem1_V_9, [2 x i24]* @thresMem1_V_10, [2 x i24]* @thresMem1_V_11, [2 x i24]* @thresMem1_V_12, [2 x i24]* @thresMem1_V_13, [2 x i24]* @thresMem1_V_14, [2 x i24]* @thresMem1_V_15, [2 x i24]* @thresMem1_V_16, [2 x i24]* @thresMem1_V_17, [2 x i24]* @thresMem1_V_18, [2 x i24]* @thresMem1_V_19, [2 x i24]* @thresMem1_V_20, [2 x i24]* @thresMem1_V_21, [2 x i24]* @thresMem1_V_22, [2 x i24]* @thresMem1_V_23, [2 x i24]* @thresMem1_V_24, [2 x i24]* @thresMem1_V_25, [2 x i24]* @thresMem1_V_26, [2 x i24]* @thresMem1_V_27, [2 x i24]* @thresMem1_V_28, [2 x i24]* @thresMem1_V_29, [2 x i24]* @thresMem1_V_30, [2 x i24]* @thresMem1_V_31, [2 x i24]* @alphaMem1_V_0, [2 x i24]* @alphaMem1_V_1, [2 x i24]* @alphaMem1_V_2, [2 x i24]* @alphaMem1_V_3, [2 x i24]* @alphaMem1_V_4, [2 x i24]* @alphaMem1_V_5, [2 x i24]* @alphaMem1_V_6, [2 x i24]* @alphaMem1_V_7, [2 x i24]* @alphaMem1_V_8, [2 x i24]* @alphaMem1_V_9, [2 x i24]* @alphaMem1_V_10, [2 x i24]* @alphaMem1_V_11, [2 x i24]* @alphaMem1_V_12, [2 x i24]* @alphaMem1_V_13, [2 x i24]* @alphaMem1_V_14, [2 x i24]* @alphaMem1_V_15, [2 x i24]* @alphaMem1_V_16, [2 x i24]* @alphaMem1_V_17, [2 x i24]* @alphaMem1_V_18, [2 x i24]* @alphaMem1_V_19, [2 x i24]* @alphaMem1_V_20, [2 x i24]* @alphaMem1_V_21, [2 x i24]* @alphaMem1_V_22, [2 x i24]* @alphaMem1_V_23, [2 x i24]* @alphaMem1_V_24, [2 x i24]* @alphaMem1_V_25, [2 x i24]* @alphaMem1_V_26, [2 x i24]* @alphaMem1_V_27, [2 x i24]* @alphaMem1_V_28, [2 x i24]* @alphaMem1_V_29, [2 x i24]* @alphaMem1_V_30, [2 x i24]* @alphaMem1_V_31)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="134" st_id="18" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="24" op_36_bw="24" op_37_bw="24" op_38_bw="24" op_39_bw="24" op_40_bw="24" op_41_bw="24" op_42_bw="24" op_43_bw="24" op_44_bw="24" op_45_bw="24" op_46_bw="24" op_47_bw="24" op_48_bw="24" op_49_bw="24" op_50_bw="24" op_51_bw="24" op_52_bw="24" op_53_bw="24" op_54_bw="24" op_55_bw="24" op_56_bw="24" op_57_bw="24" op_58_bw="24" op_59_bw="24" op_60_bw="24" op_61_bw="24" op_62_bw="24" op_63_bw="24" op_64_bw="24" op_65_bw="24" op_66_bw="24" op_67_bw="24" op_68_bw="24" op_69_bw="24" op_70_bw="24" op_71_bw="24" op_72_bw="24" op_73_bw="24" op_74_bw="24" op_75_bw="24" op_76_bw="24" op_77_bw="24" op_78_bw="24" op_79_bw="24" op_80_bw="24" op_81_bw="24" op_82_bw="24" op_83_bw="24" op_84_bw="24" op_85_bw="24" op_86_bw="24" op_87_bw="24" op_88_bw="24" op_89_bw="24" op_90_bw="24" op_91_bw="24" op_92_bw="24" op_93_bw="24" op_94_bw="24" op_95_bw="24" op_96_bw="24" op_97_bw="24" op_98_bw="24">
<![CDATA[
:133  call fastcc void @StreamingMatrixVecto.4(i32* %mvIn_m_target_V_V, i32* %mvOut_m_buffer_V_V_1, [36 x i32]* @weightMem1_V_0, [36 x i32]* @weightMem1_V_1, [36 x i32]* @weightMem1_V_2, [36 x i32]* @weightMem1_V_3, [36 x i32]* @weightMem1_V_4, [36 x i32]* @weightMem1_V_5, [36 x i32]* @weightMem1_V_6, [36 x i32]* @weightMem1_V_7, [36 x i32]* @weightMem1_V_8, [36 x i32]* @weightMem1_V_9, [36 x i32]* @weightMem1_V_10, [36 x i32]* @weightMem1_V_11, [36 x i32]* @weightMem1_V_12, [36 x i32]* @weightMem1_V_13, [36 x i32]* @weightMem1_V_14, [36 x i32]* @weightMem1_V_15, [36 x i32]* @weightMem1_V_16, [36 x i32]* @weightMem1_V_17, [36 x i32]* @weightMem1_V_18, [36 x i32]* @weightMem1_V_19, [36 x i32]* @weightMem1_V_20, [36 x i32]* @weightMem1_V_21, [36 x i32]* @weightMem1_V_22, [36 x i32]* @weightMem1_V_23, [36 x i32]* @weightMem1_V_24, [36 x i32]* @weightMem1_V_25, [36 x i32]* @weightMem1_V_26, [36 x i32]* @weightMem1_V_27, [36 x i32]* @weightMem1_V_28, [36 x i32]* @weightMem1_V_29, [36 x i32]* @weightMem1_V_30, [36 x i32]* @weightMem1_V_31, [2 x i24]* @thresMem1_V_0, [2 x i24]* @thresMem1_V_1, [2 x i24]* @thresMem1_V_2, [2 x i24]* @thresMem1_V_3, [2 x i24]* @thresMem1_V_4, [2 x i24]* @thresMem1_V_5, [2 x i24]* @thresMem1_V_6, [2 x i24]* @thresMem1_V_7, [2 x i24]* @thresMem1_V_8, [2 x i24]* @thresMem1_V_9, [2 x i24]* @thresMem1_V_10, [2 x i24]* @thresMem1_V_11, [2 x i24]* @thresMem1_V_12, [2 x i24]* @thresMem1_V_13, [2 x i24]* @thresMem1_V_14, [2 x i24]* @thresMem1_V_15, [2 x i24]* @thresMem1_V_16, [2 x i24]* @thresMem1_V_17, [2 x i24]* @thresMem1_V_18, [2 x i24]* @thresMem1_V_19, [2 x i24]* @thresMem1_V_20, [2 x i24]* @thresMem1_V_21, [2 x i24]* @thresMem1_V_22, [2 x i24]* @thresMem1_V_23, [2 x i24]* @thresMem1_V_24, [2 x i24]* @thresMem1_V_25, [2 x i24]* @thresMem1_V_26, [2 x i24]* @thresMem1_V_27, [2 x i24]* @thresMem1_V_28, [2 x i24]* @thresMem1_V_29, [2 x i24]* @thresMem1_V_30, [2 x i24]* @thresMem1_V_31, [2 x i24]* @alphaMem1_V_0, [2 x i24]* @alphaMem1_V_1, [2 x i24]* @alphaMem1_V_2, [2 x i24]* @alphaMem1_V_3, [2 x i24]* @alphaMem1_V_4, [2 x i24]* @alphaMem1_V_5, [2 x i24]* @alphaMem1_V_6, [2 x i24]* @alphaMem1_V_7, [2 x i24]* @alphaMem1_V_8, [2 x i24]* @alphaMem1_V_9, [2 x i24]* @alphaMem1_V_10, [2 x i24]* @alphaMem1_V_11, [2 x i24]* @alphaMem1_V_12, [2 x i24]* @alphaMem1_V_13, [2 x i24]* @alphaMem1_V_14, [2 x i24]* @alphaMem1_V_15, [2 x i24]* @alphaMem1_V_16, [2 x i24]* @alphaMem1_V_17, [2 x i24]* @alphaMem1_V_18, [2 x i24]* @alphaMem1_V_19, [2 x i24]* @alphaMem1_V_20, [2 x i24]* @alphaMem1_V_21, [2 x i24]* @alphaMem1_V_22, [2 x i24]* @alphaMem1_V_23, [2 x i24]* @alphaMem1_V_24, [2 x i24]* @alphaMem1_V_25, [2 x i24]* @alphaMem1_V_26, [2 x i24]* @alphaMem1_V_27, [2 x i24]* @alphaMem1_V_28, [2 x i24]* @alphaMem1_V_29, [2 x i24]* @alphaMem1_V_30, [2 x i24]* @alphaMem1_V_31)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="135" st_id="19" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64">
<![CDATA[
:134  call fastcc void @Resid_StreamingDataW.5(i32* %mvOut_m_buffer_V_V_1, i64* %inter2_V_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="136" st_id="20" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64">
<![CDATA[
:134  call fastcc void @Resid_StreamingDataW.5(i32* %mvOut_m_buffer_V_V_1, i64* %inter2_V_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="137" st_id="21" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
:135  call fastcc void @StreamingMaxPool_Bat(i64* %inter2_V_V, i64* %inter3_V_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="138" st_id="22" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
:135  call fastcc void @StreamingMaxPool_Bat(i64* %inter2_V_V, i64* %inter3_V_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="139" st_id="23" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
:136  call fastcc void @StreamingConvolution.1(i64* %inter3_V_V, i64* %convInp_V_V_1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="140" st_id="24" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
:136  call fastcc void @StreamingConvolution.1(i64* %inter3_V_V, i64* %convInp_V_V_1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="141" st_id="25" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="32">
<![CDATA[
:137  call fastcc void @Resid_StreamingDataW.2(i64* %convInp_V_V_1, i32* %mvIn_m_target_V_V_1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="142" st_id="26" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="32">
<![CDATA[
:137  call fastcc void @Resid_StreamingDataW.2(i64* %convInp_V_V_1, i32* %mvIn_m_target_V_V_1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="143" st_id="27" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="16" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="24" op_20_bw="24" op_21_bw="24" op_22_bw="24" op_23_bw="24" op_24_bw="24" op_25_bw="24" op_26_bw="24" op_27_bw="24" op_28_bw="24" op_29_bw="24" op_30_bw="24" op_31_bw="24" op_32_bw="24" op_33_bw="24" op_34_bw="24" op_35_bw="24" op_36_bw="24" op_37_bw="24" op_38_bw="24" op_39_bw="24" op_40_bw="24" op_41_bw="24" op_42_bw="24" op_43_bw="24" op_44_bw="24" op_45_bw="24" op_46_bw="24" op_47_bw="24" op_48_bw="24" op_49_bw="24" op_50_bw="24">
<![CDATA[
:138  call fastcc void @StreamingMatrixVecto.6(i32* %mvIn_m_target_V_V_1, i16* %mvOut_m_buffer_V_V_2, [144 x i32]* @weightMem2_V_0, [144 x i32]* @weightMem2_V_1, [144 x i32]* @weightMem2_V_2, [144 x i32]* @weightMem2_V_3, [144 x i32]* @weightMem2_V_4, [144 x i32]* @weightMem2_V_5, [144 x i32]* @weightMem2_V_6, [144 x i32]* @weightMem2_V_7, [144 x i32]* @weightMem2_V_8, [144 x i32]* @weightMem2_V_9, [144 x i32]* @weightMem2_V_10, [144 x i32]* @weightMem2_V_11, [144 x i32]* @weightMem2_V_12, [144 x i32]* @weightMem2_V_13, [144 x i32]* @weightMem2_V_14, [144 x i32]* @weightMem2_V_15, [8 x i24]* @thresMem2_V_0, [8 x i24]* @thresMem2_V_1, [8 x i24]* @thresMem2_V_2, [8 x i24]* @thresMem2_V_3, [8 x i24]* @thresMem2_V_4, [8 x i24]* @thresMem2_V_5, [8 x i24]* @thresMem2_V_6, [8 x i24]* @thresMem2_V_7, [8 x i24]* @thresMem2_V_8, [8 x i24]* @thresMem2_V_9, [8 x i24]* @thresMem2_V_10, [8 x i24]* @thresMem2_V_11, [8 x i24]* @thresMem2_V_12, [8 x i24]* @thresMem2_V_13, [8 x i24]* @thresMem2_V_14, [8 x i24]* @thresMem2_V_15, [8 x i24]* @alphaMem2_V_0, [8 x i24]* @alphaMem2_V_1, [8 x i24]* @alphaMem2_V_2, [8 x i24]* @alphaMem2_V_3, [8 x i24]* @alphaMem2_V_4, [8 x i24]* @alphaMem2_V_5, [8 x i24]* @alphaMem2_V_6, [8 x i24]* @alphaMem2_V_7, [8 x i24]* @alphaMem2_V_8, [8 x i24]* @alphaMem2_V_9, [8 x i24]* @alphaMem2_V_10, [8 x i24]* @alphaMem2_V_11, [8 x i24]* @alphaMem2_V_12, [8 x i24]* @alphaMem2_V_13, [8 x i24]* @alphaMem2_V_14, [8 x i24]* @alphaMem2_V_15)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="144" st_id="28" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="16" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="24" op_20_bw="24" op_21_bw="24" op_22_bw="24" op_23_bw="24" op_24_bw="24" op_25_bw="24" op_26_bw="24" op_27_bw="24" op_28_bw="24" op_29_bw="24" op_30_bw="24" op_31_bw="24" op_32_bw="24" op_33_bw="24" op_34_bw="24" op_35_bw="24" op_36_bw="24" op_37_bw="24" op_38_bw="24" op_39_bw="24" op_40_bw="24" op_41_bw="24" op_42_bw="24" op_43_bw="24" op_44_bw="24" op_45_bw="24" op_46_bw="24" op_47_bw="24" op_48_bw="24" op_49_bw="24" op_50_bw="24">
<![CDATA[
:138  call fastcc void @StreamingMatrixVecto.6(i32* %mvIn_m_target_V_V_1, i16* %mvOut_m_buffer_V_V_2, [144 x i32]* @weightMem2_V_0, [144 x i32]* @weightMem2_V_1, [144 x i32]* @weightMem2_V_2, [144 x i32]* @weightMem2_V_3, [144 x i32]* @weightMem2_V_4, [144 x i32]* @weightMem2_V_5, [144 x i32]* @weightMem2_V_6, [144 x i32]* @weightMem2_V_7, [144 x i32]* @weightMem2_V_8, [144 x i32]* @weightMem2_V_9, [144 x i32]* @weightMem2_V_10, [144 x i32]* @weightMem2_V_11, [144 x i32]* @weightMem2_V_12, [144 x i32]* @weightMem2_V_13, [144 x i32]* @weightMem2_V_14, [144 x i32]* @weightMem2_V_15, [8 x i24]* @thresMem2_V_0, [8 x i24]* @thresMem2_V_1, [8 x i24]* @thresMem2_V_2, [8 x i24]* @thresMem2_V_3, [8 x i24]* @thresMem2_V_4, [8 x i24]* @thresMem2_V_5, [8 x i24]* @thresMem2_V_6, [8 x i24]* @thresMem2_V_7, [8 x i24]* @thresMem2_V_8, [8 x i24]* @thresMem2_V_9, [8 x i24]* @thresMem2_V_10, [8 x i24]* @thresMem2_V_11, [8 x i24]* @thresMem2_V_12, [8 x i24]* @thresMem2_V_13, [8 x i24]* @thresMem2_V_14, [8 x i24]* @thresMem2_V_15, [8 x i24]* @alphaMem2_V_0, [8 x i24]* @alphaMem2_V_1, [8 x i24]* @alphaMem2_V_2, [8 x i24]* @alphaMem2_V_3, [8 x i24]* @alphaMem2_V_4, [8 x i24]* @alphaMem2_V_5, [8 x i24]* @alphaMem2_V_6, [8 x i24]* @alphaMem2_V_7, [8 x i24]* @alphaMem2_V_8, [8 x i24]* @alphaMem2_V_9, [8 x i24]* @alphaMem2_V_10, [8 x i24]* @alphaMem2_V_11, [8 x i24]* @alphaMem2_V_12, [8 x i24]* @alphaMem2_V_13, [8 x i24]* @alphaMem2_V_14, [8 x i24]* @alphaMem2_V_15)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="145" st_id="29" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="128">
<![CDATA[
:139  call fastcc void @Resid_StreamingDataW.13(i16* %mvOut_m_buffer_V_V_2, i128* %inter4_V_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="146" st_id="30" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="128">
<![CDATA[
:139  call fastcc void @Resid_StreamingDataW.13(i16* %mvOut_m_buffer_V_V_2, i128* %inter4_V_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="147" st_id="31" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128">
<![CDATA[
:140  call fastcc void @StreamingConvolution.5(i128* %inter4_V_V, i128* %convInp_V_V_2)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="148" st_id="32" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128">
<![CDATA[
:140  call fastcc void @StreamingConvolution.5(i128* %inter4_V_V, i128* %convInp_V_V_2)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="149" st_id="33" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="32">
<![CDATA[
:141  call fastcc void @Resid_StreamingDataW.14(i128* %convInp_V_V_2, i32* %mvIn_m_target_V_V_2)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="150" st_id="34" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="32">
<![CDATA[
:141  call fastcc void @Resid_StreamingDataW.14(i128* %convInp_V_V_2, i32* %mvIn_m_target_V_V_2)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="151" st_id="35" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="16" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="24" op_20_bw="24" op_21_bw="24" op_22_bw="24" op_23_bw="24" op_24_bw="24" op_25_bw="24" op_26_bw="24" op_27_bw="24" op_28_bw="24" op_29_bw="24" op_30_bw="24" op_31_bw="24" op_32_bw="24" op_33_bw="24" op_34_bw="24" op_35_bw="24" op_36_bw="24" op_37_bw="24" op_38_bw="24" op_39_bw="24" op_40_bw="24" op_41_bw="24" op_42_bw="24" op_43_bw="24" op_44_bw="24" op_45_bw="24" op_46_bw="24" op_47_bw="24" op_48_bw="24" op_49_bw="24" op_50_bw="24">
<![CDATA[
:142  call fastcc void @StreamingMatrixVecto.7(i32* %mvIn_m_target_V_V_2, i16* %mvOut_m_buffer_V_V_3, [288 x i32]* @weightMem3_V_0, [288 x i32]* @weightMem3_V_1, [288 x i32]* @weightMem3_V_2, [288 x i32]* @weightMem3_V_3, [288 x i32]* @weightMem3_V_4, [288 x i32]* @weightMem3_V_5, [288 x i32]* @weightMem3_V_6, [288 x i32]* @weightMem3_V_7, [288 x i32]* @weightMem3_V_8, [288 x i32]* @weightMem3_V_9, [288 x i32]* @weightMem3_V_10, [288 x i32]* @weightMem3_V_11, [288 x i32]* @weightMem3_V_12, [288 x i32]* @weightMem3_V_13, [288 x i32]* @weightMem3_V_14, [288 x i32]* @weightMem3_V_15, [8 x i24]* @thresMem3_V_0, [8 x i24]* @thresMem3_V_1, [8 x i24]* @thresMem3_V_2, [8 x i24]* @thresMem3_V_3, [8 x i24]* @thresMem3_V_4, [8 x i24]* @thresMem3_V_5, [8 x i24]* @thresMem3_V_6, [8 x i24]* @thresMem3_V_7, [8 x i24]* @thresMem3_V_8, [8 x i24]* @thresMem3_V_9, [8 x i24]* @thresMem3_V_10, [8 x i24]* @thresMem3_V_11, [8 x i24]* @thresMem3_V_12, [8 x i24]* @thresMem3_V_13, [8 x i24]* @thresMem3_V_14, [8 x i24]* @thresMem3_V_15, [8 x i24]* @alphaMem3_V_0, [8 x i24]* @alphaMem3_V_1, [8 x i24]* @alphaMem3_V_2, [8 x i24]* @alphaMem3_V_3, [8 x i24]* @alphaMem3_V_4, [8 x i24]* @alphaMem3_V_5, [8 x i24]* @alphaMem3_V_6, [8 x i24]* @alphaMem3_V_7, [8 x i24]* @alphaMem3_V_8, [8 x i24]* @alphaMem3_V_9, [8 x i24]* @alphaMem3_V_10, [8 x i24]* @alphaMem3_V_11, [8 x i24]* @alphaMem3_V_12, [8 x i24]* @alphaMem3_V_13, [8 x i24]* @alphaMem3_V_14, [8 x i24]* @alphaMem3_V_15)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="152" st_id="36" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="16" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="24" op_20_bw="24" op_21_bw="24" op_22_bw="24" op_23_bw="24" op_24_bw="24" op_25_bw="24" op_26_bw="24" op_27_bw="24" op_28_bw="24" op_29_bw="24" op_30_bw="24" op_31_bw="24" op_32_bw="24" op_33_bw="24" op_34_bw="24" op_35_bw="24" op_36_bw="24" op_37_bw="24" op_38_bw="24" op_39_bw="24" op_40_bw="24" op_41_bw="24" op_42_bw="24" op_43_bw="24" op_44_bw="24" op_45_bw="24" op_46_bw="24" op_47_bw="24" op_48_bw="24" op_49_bw="24" op_50_bw="24">
<![CDATA[
:142  call fastcc void @StreamingMatrixVecto.7(i32* %mvIn_m_target_V_V_2, i16* %mvOut_m_buffer_V_V_3, [288 x i32]* @weightMem3_V_0, [288 x i32]* @weightMem3_V_1, [288 x i32]* @weightMem3_V_2, [288 x i32]* @weightMem3_V_3, [288 x i32]* @weightMem3_V_4, [288 x i32]* @weightMem3_V_5, [288 x i32]* @weightMem3_V_6, [288 x i32]* @weightMem3_V_7, [288 x i32]* @weightMem3_V_8, [288 x i32]* @weightMem3_V_9, [288 x i32]* @weightMem3_V_10, [288 x i32]* @weightMem3_V_11, [288 x i32]* @weightMem3_V_12, [288 x i32]* @weightMem3_V_13, [288 x i32]* @weightMem3_V_14, [288 x i32]* @weightMem3_V_15, [8 x i24]* @thresMem3_V_0, [8 x i24]* @thresMem3_V_1, [8 x i24]* @thresMem3_V_2, [8 x i24]* @thresMem3_V_3, [8 x i24]* @thresMem3_V_4, [8 x i24]* @thresMem3_V_5, [8 x i24]* @thresMem3_V_6, [8 x i24]* @thresMem3_V_7, [8 x i24]* @thresMem3_V_8, [8 x i24]* @thresMem3_V_9, [8 x i24]* @thresMem3_V_10, [8 x i24]* @thresMem3_V_11, [8 x i24]* @thresMem3_V_12, [8 x i24]* @thresMem3_V_13, [8 x i24]* @thresMem3_V_14, [8 x i24]* @thresMem3_V_15, [8 x i24]* @alphaMem3_V_0, [8 x i24]* @alphaMem3_V_1, [8 x i24]* @alphaMem3_V_2, [8 x i24]* @alphaMem3_V_3, [8 x i24]* @alphaMem3_V_4, [8 x i24]* @alphaMem3_V_5, [8 x i24]* @alphaMem3_V_6, [8 x i24]* @alphaMem3_V_7, [8 x i24]* @alphaMem3_V_8, [8 x i24]* @alphaMem3_V_9, [8 x i24]* @alphaMem3_V_10, [8 x i24]* @alphaMem3_V_11, [8 x i24]* @alphaMem3_V_12, [8 x i24]* @alphaMem3_V_13, [8 x i24]* @alphaMem3_V_14, [8 x i24]* @alphaMem3_V_15)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="153" st_id="37" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="128">
<![CDATA[
:143  call fastcc void @Resid_StreamingDataW.12(i16* %mvOut_m_buffer_V_V_3, i128* %inter5_V_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="154" st_id="38" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="128">
<![CDATA[
:143  call fastcc void @Resid_StreamingDataW.12(i16* %mvOut_m_buffer_V_V_3, i128* %inter5_V_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="155" st_id="39" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128">
<![CDATA[
:144  call fastcc void @StreamingMaxPool_Bat.1(i128* %inter5_V_V, i128* %inter6_V_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="156" st_id="40" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128">
<![CDATA[
:144  call fastcc void @StreamingMaxPool_Bat.1(i128* %inter5_V_V, i128* %inter6_V_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="157" st_id="41" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128">
<![CDATA[
:145  call fastcc void @StreamingConvolution.4(i128* %inter6_V_V, i128* %convInp_V_V_3)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="158" st_id="42" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128">
<![CDATA[
:145  call fastcc void @StreamingConvolution.4(i128* %inter6_V_V, i128* %convInp_V_V_3)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="159" st_id="43" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="32">
<![CDATA[
:146  call fastcc void @Resid_StreamingDataW.15(i128* %convInp_V_V_3, i32* %mvIn_m_target_V_V_3)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="160" st_id="44" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="32">
<![CDATA[
:146  call fastcc void @Resid_StreamingDataW.15(i128* %convInp_V_V_3, i32* %mvIn_m_target_V_V_3)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="161" st_id="45" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="24" op_8_bw="24" op_9_bw="24" op_10_bw="24" op_11_bw="24" op_12_bw="24" op_13_bw="24" op_14_bw="24">
<![CDATA[
:147  call fastcc void @StreamingMatrixVecto.3(i32* %mvIn_m_target_V_V_3, i4* %mvOut_m_buffer_V_V_4, [2304 x i32]* @weightMem4_V_0, [2304 x i32]* @weightMem4_V_1, [2304 x i32]* @weightMem4_V_2, [2304 x i32]* @weightMem4_V_3, [64 x i24]* @thresMem4_V_0, [64 x i24]* @thresMem4_V_1, [64 x i24]* @thresMem4_V_2, [64 x i24]* @thresMem4_V_3, [64 x i24]* @alphaMem4_V_0, [64 x i24]* @alphaMem4_V_1, [64 x i24]* @alphaMem4_V_2, [64 x i24]* @alphaMem4_V_3)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="162" st_id="46" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="24" op_8_bw="24" op_9_bw="24" op_10_bw="24" op_11_bw="24" op_12_bw="24" op_13_bw="24" op_14_bw="24">
<![CDATA[
:147  call fastcc void @StreamingMatrixVecto.3(i32* %mvIn_m_target_V_V_3, i4* %mvOut_m_buffer_V_V_4, [2304 x i32]* @weightMem4_V_0, [2304 x i32]* @weightMem4_V_1, [2304 x i32]* @weightMem4_V_2, [2304 x i32]* @weightMem4_V_3, [64 x i24]* @thresMem4_V_0, [64 x i24]* @thresMem4_V_1, [64 x i24]* @thresMem4_V_2, [64 x i24]* @thresMem4_V_3, [64 x i24]* @alphaMem4_V_0, [64 x i24]* @alphaMem4_V_1, [64 x i24]* @alphaMem4_V_2, [64 x i24]* @alphaMem4_V_3)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="163" st_id="47" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="256">
<![CDATA[
:148  call fastcc void @Resid_StreamingDataW.4(i4* %mvOut_m_buffer_V_V_4, i256* %inter7_V_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="164" st_id="48" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="256">
<![CDATA[
:148  call fastcc void @Resid_StreamingDataW.4(i4* %mvOut_m_buffer_V_V_4, i256* %inter7_V_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="165" st_id="49" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256">
<![CDATA[
:149  call fastcc void @StreamingConvolution.3(i256* %inter7_V_V, i256* %convInp_V_V_4)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="166" st_id="50" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256">
<![CDATA[
:149  call fastcc void @StreamingConvolution.3(i256* %inter7_V_V, i256* %convInp_V_V_4)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="167" st_id="51" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="32">
<![CDATA[
:150  call fastcc void @Resid_StreamingDataW.7(i256* %convInp_V_V_4, i32* %mvIn_m_target_V_V_4)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="168" st_id="52" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="32">
<![CDATA[
:150  call fastcc void @Resid_StreamingDataW.7(i256* %convInp_V_V_4, i32* %mvIn_m_target_V_V_4)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="169" st_id="53" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="1" op_3_bw="32" op_4_bw="24" op_5_bw="24">
<![CDATA[
:151  call fastcc void @StreamingMatrixVecto.5(i32* %mvIn_m_target_V_V_4, i1* %mvOut_m_buffer_V_V_5, [18432 x i32]* @weightMem5_V_0, [256 x i24]* @thresMem5_V_0, [256 x i24]* @alphaMem5_V_0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="170" st_id="54" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="1" op_3_bw="32" op_4_bw="24" op_5_bw="24">
<![CDATA[
:151  call fastcc void @StreamingMatrixVecto.5(i32* %mvIn_m_target_V_V_4, i1* %mvOut_m_buffer_V_V_5, [18432 x i32]* @weightMem5_V_0, [256 x i24]* @thresMem5_V_0, [256 x i24]* @alphaMem5_V_0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="171" st_id="55" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="256">
<![CDATA[
:152  call fastcc void @Resid_StreamingDataW.10(i1* %mvOut_m_buffer_V_V_5, i256* %inter8_V_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="172" st_id="56" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="256">
<![CDATA[
:152  call fastcc void @Resid_StreamingDataW.10(i1* %mvOut_m_buffer_V_V_5, i256* %inter8_V_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="173" st_id="57" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="4">
<![CDATA[
:153  call fastcc void @Resid_StreamingDataW.6(i256* %inter8_V_V, i4* %wa_in_m_target_V_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="174" st_id="58" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="4">
<![CDATA[
:153  call fastcc void @Resid_StreamingDataW.6(i256* %inter8_V_V, i4* %wa_in_m_target_V_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="175" st_id="59" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="1" op_3_bw="4" op_4_bw="24" op_5_bw="24">
<![CDATA[
:154  call fastcc void @StreamingMatrixVecto.2(i4* %wa_in_m_target_V_V, i1* %wa_out_m_buffer_V_V, [32768 x i4]* @weightMem6_V_0, [512 x i24]* @thresMem6_V_0, [512 x i24]* @alphaMem6_V_0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="176" st_id="60" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="1" op_3_bw="4" op_4_bw="24" op_5_bw="24">
<![CDATA[
:154  call fastcc void @StreamingMatrixVecto.2(i4* %wa_in_m_target_V_V, i1* %wa_out_m_buffer_V_V, [32768 x i4]* @weightMem6_V_0, [512 x i24]* @thresMem6_V_0, [512 x i24]* @alphaMem6_V_0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="177" st_id="61" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="64">
<![CDATA[
:155  call fastcc void @Resid_StreamingDataW.9(i1* %wa_out_m_buffer_V_V, i64* %inter9_V_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="178" st_id="62" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="64">
<![CDATA[
:155  call fastcc void @Resid_StreamingDataW.9(i1* %wa_out_m_buffer_V_V, i64* %inter9_V_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="179" st_id="63" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8">
<![CDATA[
:156  call fastcc void @Resid_StreamingDataW(i64* %inter9_V_V, i8* %wa_in_m_target_V_V_1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="180" st_id="64" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8">
<![CDATA[
:156  call fastcc void @Resid_StreamingDataW(i64* %inter9_V_V, i8* %wa_in_m_target_V_V_1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="181" st_id="65" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="1" op_3_bw="8" op_4_bw="24" op_5_bw="24">
<![CDATA[
:157  call fastcc void @StreamingMatrixVecto.1(i8* %wa_in_m_target_V_V_1, i1* %wa_out_m_buffer_V_V_1, [32768 x i8]* @weightMem7_V_0, [512 x i24]* @thresMem7_V_0, [512 x i24]* @alphaMem7_V_0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="182" st_id="66" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="1" op_3_bw="8" op_4_bw="24" op_5_bw="24">
<![CDATA[
:157  call fastcc void @StreamingMatrixVecto.1(i8* %wa_in_m_target_V_V_1, i1* %wa_out_m_buffer_V_V_1, [32768 x i8]* @weightMem7_V_0, [512 x i24]* @thresMem7_V_0, [512 x i24]* @alphaMem7_V_0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="183" st_id="67" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="64">
<![CDATA[
:158  call fastcc void @Resid_StreamingDataW.8(i1* %wa_out_m_buffer_V_V_1, i64* %inter10_V_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="184" st_id="68" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="64">
<![CDATA[
:158  call fastcc void @Resid_StreamingDataW.8(i1* %wa_out_m_buffer_V_V_1, i64* %inter10_V_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="185" st_id="69" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="1">
<![CDATA[
:159  call fastcc void @Resid_StreamingDataW.3(i64* %inter10_V_V, i1* %in2mvu_V_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="186" st_id="70" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="1">
<![CDATA[
:159  call fastcc void @Resid_StreamingDataW.3(i64* %inter10_V_V, i1* %in2mvu_V_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="187" st_id="71" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="64" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1">
<![CDATA[
:160  call fastcc void @StreamingMatrixVecto(i1* %in2mvu_V_V, i64* %mvu2out_V_V, [8192 x i1]* @weightMem8_V_0, [8192 x i1]* @weightMem8_V_1, [8192 x i1]* @weightMem8_V_2, [8192 x i1]* @weightMem8_V_3)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="188" st_id="72" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="64" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1">
<![CDATA[
:160  call fastcc void @StreamingMatrixVecto(i1* %in2mvu_V_V, i64* %mvu2out_V_V, [8192 x i1]* @weightMem8_V_0, [8192 x i1]* @weightMem8_V_1, [8192 x i1]* @weightMem8_V_2, [8192 x i1]* @weightMem8_V_3)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="189" st_id="73" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
:161  call fastcc void @StreamingDataWidthCo(i64* %mvu2out_V_V, i64* %memOutStrm_V_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="190" st_id="74" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
:161  call fastcc void @StreamingDataWidthCo(i64* %mvu2out_V_V, i64* %memOutStrm_V_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="191" st_id="75" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="61">
<![CDATA[
:162  call void @Stream2Mem_Batch(i64* %memOutStrm_V_V, i64* %in_V, i61* nocapture %out_V_offset_c)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="192" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecMemCore([512 x i24]* @thresMem6_V_0, [1 x i8]* @p_str, [15 x i8]* @p_str56, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="193" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecMemCore([256 x i24]* @thresMem5_V_0, [1 x i8]* @p_str, [15 x i8]* @p_str56, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="194" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecMemCore([64 x i24]* @thresMem4_V_3, [1 x i8]* @p_str, [15 x i8]* @p_str56, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="195" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecMemCore([64 x i24]* @thresMem4_V_2, [1 x i8]* @p_str, [15 x i8]* @p_str56, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="196" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:7  call void (...)* @_ssdm_op_SpecMemCore([64 x i24]* @thresMem4_V_1, [1 x i8]* @p_str, [15 x i8]* @p_str56, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="197" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:8  call void (...)* @_ssdm_op_SpecMemCore([64 x i24]* @thresMem4_V_0, [1 x i8]* @p_str, [15 x i8]* @p_str56, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="198" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
:9  call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="199" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:10  call void (...)* @_ssdm_op_SpecInterface(i64* %in_V, [6 x i8]* @p_str59, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 256, [8 x i8]* @p_str60, [6 x i8]* @p_str61, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="200" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:11  call void (...)* @_ssdm_op_SpecInterface(i64* %in_V, [6 x i8]* @p_str59, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 256, [8 x i8]* @p_str60, [6 x i8]* @p_str61, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="201" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="1" op_8_bw="1">
<![CDATA[
:13  %empty = call i32 (...)* @_ssdm_op_SpecChannel([11 x i8]* @in2mvu_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i1* %in2mvu_V_V, i1* %in2mvu_V_V)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="202" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:14  call void (...)* @_ssdm_op_SpecInterface(i1* %in2mvu_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="203" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="64" op_8_bw="64">
<![CDATA[
:16  %empty_1235 = call i32 (...)* @_ssdm_op_SpecChannel([12 x i8]* @mvu2out_OC_V_OC_V_st, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i64* %mvu2out_V_V, i64* %mvu2out_V_V)

]]></Node>
<StgValue><ssdm name="empty_1235"/></StgValue>
</operation>

<operation id="204" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:17  call void (...)* @_ssdm_op_SpecInterface(i64* %mvu2out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="205" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8">
<![CDATA[
:19  %empty_1236 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @wa_in_OC_m_target_OC, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i8* %wa_in_m_target_V_V_1, i8* %wa_in_m_target_V_V_1)

]]></Node>
<StgValue><ssdm name="empty_1236"/></StgValue>
</operation>

<operation id="206" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:20  call void (...)* @_ssdm_op_SpecInterface(i8* %wa_in_m_target_V_V_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="207" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="1" op_8_bw="1">
<![CDATA[
:22  %empty_1237 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @wa_out_OC_m_buffer_O, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i1* %wa_out_m_buffer_V_V_1, i1* %wa_out_m_buffer_V_V_1)

]]></Node>
<StgValue><ssdm name="empty_1237"/></StgValue>
</operation>

<operation id="208" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:23  call void (...)* @_ssdm_op_SpecInterface(i1* %wa_out_m_buffer_V_V_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="209" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="4" op_8_bw="4">
<![CDATA[
:25  %empty_1238 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @wa_in_OC_m_target_OC_1, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i4* %wa_in_m_target_V_V, i4* %wa_in_m_target_V_V)

]]></Node>
<StgValue><ssdm name="empty_1238"/></StgValue>
</operation>

<operation id="210" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:26  call void (...)* @_ssdm_op_SpecInterface(i4* %wa_in_m_target_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="211" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="1" op_8_bw="1">
<![CDATA[
:28  %empty_1239 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @wa_out_OC_m_buffer_O_1, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i1* %wa_out_m_buffer_V_V, i1* %wa_out_m_buffer_V_V)

]]></Node>
<StgValue><ssdm name="empty_1239"/></StgValue>
</operation>

<operation id="212" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:29  call void (...)* @_ssdm_op_SpecInterface(i1* %wa_out_m_buffer_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="213" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
:31  %empty_1240 = call i32 (...)* @_ssdm_op_SpecChannel([14 x i8]* @convInp_OC_V_OC_V_OC, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i256* %convInp_V_V_4, i256* %convInp_V_V_4)

]]></Node>
<StgValue><ssdm name="empty_1240"/></StgValue>
</operation>

<operation id="214" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:32  call void (...)* @_ssdm_op_SpecInterface(i256* %convInp_V_V_4, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="215" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="1" op_8_bw="1">
<![CDATA[
:34  %empty_1241 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @mvOut_OC_m_buffer_OC, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i1* %mvOut_m_buffer_V_V_5, i1* %mvOut_m_buffer_V_V_5)

]]></Node>
<StgValue><ssdm name="empty_1241"/></StgValue>
</operation>

<operation id="216" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:35  call void (...)* @_ssdm_op_SpecInterface(i1* %mvOut_m_buffer_V_V_5, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="217" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
:37  %empty_1242 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @mvIn_OC_m_target_OC_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32* %mvIn_m_target_V_V_4, i32* %mvIn_m_target_V_V_4)

]]></Node>
<StgValue><ssdm name="empty_1242"/></StgValue>
</operation>

<operation id="218" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:38  call void (...)* @_ssdm_op_SpecInterface(i32* %mvIn_m_target_V_V_4, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="219" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="128" op_8_bw="128">
<![CDATA[
:40  %empty_1243 = call i32 (...)* @_ssdm_op_SpecChannel([14 x i8]* @convInp_OC_V_OC_V_OC_1, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i128* %convInp_V_V_3, i128* %convInp_V_V_3)

]]></Node>
<StgValue><ssdm name="empty_1243"/></StgValue>
</operation>

<operation id="220" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:41  call void (...)* @_ssdm_op_SpecInterface(i128* %convInp_V_V_3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="221" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="4" op_8_bw="4">
<![CDATA[
:43  %empty_1244 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @mvOut_OC_m_buffer_OC_1, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i4* %mvOut_m_buffer_V_V_4, i4* %mvOut_m_buffer_V_V_4)

]]></Node>
<StgValue><ssdm name="empty_1244"/></StgValue>
</operation>

<operation id="222" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:44  call void (...)* @_ssdm_op_SpecInterface(i4* %mvOut_m_buffer_V_V_4, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="223" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
:46  %empty_1245 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @mvIn_OC_m_target_OC_1, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32* %mvIn_m_target_V_V_3, i32* %mvIn_m_target_V_V_3)

]]></Node>
<StgValue><ssdm name="empty_1245"/></StgValue>
</operation>

<operation id="224" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:47  call void (...)* @_ssdm_op_SpecInterface(i32* %mvIn_m_target_V_V_3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="225" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="128" op_8_bw="128">
<![CDATA[
:49  %empty_1246 = call i32 (...)* @_ssdm_op_SpecChannel([14 x i8]* @convInp_OC_V_OC_V_OC_2, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i128* %convInp_V_V_2, i128* %convInp_V_V_2)

]]></Node>
<StgValue><ssdm name="empty_1246"/></StgValue>
</operation>

<operation id="226" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:50  call void (...)* @_ssdm_op_SpecInterface(i128* %convInp_V_V_2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="227" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:52  %empty_1247 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @mvOut_OC_m_buffer_OC_2, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i16* %mvOut_m_buffer_V_V_3, i16* %mvOut_m_buffer_V_V_3)

]]></Node>
<StgValue><ssdm name="empty_1247"/></StgValue>
</operation>

<operation id="228" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:53  call void (...)* @_ssdm_op_SpecInterface(i16* %mvOut_m_buffer_V_V_3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="229" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
:55  %empty_1248 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @mvIn_OC_m_target_OC_2, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32* %mvIn_m_target_V_V_2, i32* %mvIn_m_target_V_V_2)

]]></Node>
<StgValue><ssdm name="empty_1248"/></StgValue>
</operation>

<operation id="230" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:56  call void (...)* @_ssdm_op_SpecInterface(i32* %mvIn_m_target_V_V_2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="231" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="64" op_8_bw="64">
<![CDATA[
:58  %empty_1249 = call i32 (...)* @_ssdm_op_SpecChannel([14 x i8]* @convInp_OC_V_OC_V_OC_3, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i64* %convInp_V_V_1, i64* %convInp_V_V_1)

]]></Node>
<StgValue><ssdm name="empty_1249"/></StgValue>
</operation>

<operation id="232" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:59  call void (...)* @_ssdm_op_SpecInterface(i64* %convInp_V_V_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="233" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:61  %empty_1250 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @mvOut_OC_m_buffer_OC_3, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i16* %mvOut_m_buffer_V_V_2, i16* %mvOut_m_buffer_V_V_2)

]]></Node>
<StgValue><ssdm name="empty_1250"/></StgValue>
</operation>

<operation id="234" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:62  call void (...)* @_ssdm_op_SpecInterface(i16* %mvOut_m_buffer_V_V_2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="235" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
:64  %empty_1251 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @mvIn_OC_m_target_OC_3, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32* %mvIn_m_target_V_V_1, i32* %mvIn_m_target_V_V_1)

]]></Node>
<StgValue><ssdm name="empty_1251"/></StgValue>
</operation>

<operation id="236" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:65  call void (...)* @_ssdm_op_SpecInterface(i32* %mvIn_m_target_V_V_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="237" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="64" op_8_bw="64">
<![CDATA[
:67  %empty_1252 = call i32 (...)* @_ssdm_op_SpecChannel([14 x i8]* @convInp_OC_V_OC_V_OC_4, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i64* %convInp_V_V, i64* %convInp_V_V)

]]></Node>
<StgValue><ssdm name="empty_1252"/></StgValue>
</operation>

<operation id="238" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:68  call void (...)* @_ssdm_op_SpecInterface(i64* %convInp_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="239" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
:70  %empty_1253 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @mvOut_OC_m_buffer_OC_4, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32* %mvOut_m_buffer_V_V_1, i32* %mvOut_m_buffer_V_V_1)

]]></Node>
<StgValue><ssdm name="empty_1253"/></StgValue>
</operation>

<operation id="240" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:71  call void (...)* @_ssdm_op_SpecInterface(i32* %mvOut_m_buffer_V_V_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="241" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
:73  %empty_1254 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @mvIn_OC_m_target_OC_4, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32* %mvIn_m_target_V_V, i32* %mvIn_m_target_V_V)

]]></Node>
<StgValue><ssdm name="empty_1254"/></StgValue>
</operation>

<operation id="242" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:74  call void (...)* @_ssdm_op_SpecInterface(i32* %mvIn_m_target_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="243" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="24" op_8_bw="24">
<![CDATA[
:76  %empty_1255 = call i32 (...)* @_ssdm_op_SpecChannel([12 x i8]* @convInp_OC_V_OC_V_st, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i24* %convInp_V_V_6, i24* %convInp_V_V_6)

]]></Node>
<StgValue><ssdm name="empty_1255"/></StgValue>
</operation>

<operation id="244" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:77  call void (...)* @_ssdm_op_SpecInterface(i24* %convInp_V_V_6, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="245" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:79  %empty_1256 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @mvOut_OC_m_buffer_OC_5, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i16* %mvOut_m_buffer_V_V, i16* %mvOut_m_buffer_V_V)

]]></Node>
<StgValue><ssdm name="empty_1256"/></StgValue>
</operation>

<operation id="246" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:80  call void (...)* @_ssdm_op_SpecInterface(i16* %mvOut_m_buffer_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="247" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="64" op_8_bw="64">
<![CDATA[
:82  %empty_1257 = call i32 (...)* @_ssdm_op_SpecChannel([11 x i8]* @inter0_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i64* %inter0_V_V, i64* %inter0_V_V)

]]></Node>
<StgValue><ssdm name="empty_1257"/></StgValue>
</operation>

<operation id="248" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:83  call void (...)* @_ssdm_op_SpecInterface(i64* %inter0_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="249" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="192" op_8_bw="192">
<![CDATA[
:85  %empty_1258 = call i32 (...)* @_ssdm_op_SpecChannel([13 x i8]* @inter0_1_OC_V_OC_V_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i192* %inter0_1_V_V, i192* %inter0_1_V_V)

]]></Node>
<StgValue><ssdm name="empty_1258"/></StgValue>
</operation>

<operation id="250" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="0" op_0_bw="0" op_1_bw="192" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:86  call void (...)* @_ssdm_op_SpecInterface(i192* %inter0_1_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="251" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="24" op_8_bw="24">
<![CDATA[
:88  %empty_1259 = call i32 (...)* @_ssdm_op_SpecChannel([13 x i8]* @inter0_2_OC_V_OC_V_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 128, i32 128, i24* %inter0_2_V_V, i24* %inter0_2_V_V)

]]></Node>
<StgValue><ssdm name="empty_1259"/></StgValue>
</operation>

<operation id="252" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:89  call void (...)* @_ssdm_op_SpecInterface(i24* %inter0_2_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="253" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="64" op_8_bw="64">
<![CDATA[
:91  %empty_1260 = call i32 (...)* @_ssdm_op_SpecChannel([11 x i8]* @inter1_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 128, i32 128, i64* %inter1_V_V, i64* %inter1_V_V)

]]></Node>
<StgValue><ssdm name="empty_1260"/></StgValue>
</operation>

<operation id="254" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:92  call void (...)* @_ssdm_op_SpecInterface(i64* %inter1_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="255" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="64" op_8_bw="64">
<![CDATA[
:94  %empty_1261 = call i32 (...)* @_ssdm_op_SpecChannel([11 x i8]* @inter2_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i64* %inter2_V_V, i64* %inter2_V_V)

]]></Node>
<StgValue><ssdm name="empty_1261"/></StgValue>
</operation>

<operation id="256" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:95  call void (...)* @_ssdm_op_SpecInterface(i64* %inter2_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="257" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="64" op_8_bw="64">
<![CDATA[
:97  %empty_1262 = call i32 (...)* @_ssdm_op_SpecChannel([11 x i8]* @inter3_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 128, i32 128, i64* %inter3_V_V, i64* %inter3_V_V)

]]></Node>
<StgValue><ssdm name="empty_1262"/></StgValue>
</operation>

<operation id="258" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:98  call void (...)* @_ssdm_op_SpecInterface(i64* %inter3_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="259" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="128" op_8_bw="128">
<![CDATA[
:100  %empty_1263 = call i32 (...)* @_ssdm_op_SpecChannel([11 x i8]* @inter4_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 128, i32 128, i128* %inter4_V_V, i128* %inter4_V_V)

]]></Node>
<StgValue><ssdm name="empty_1263"/></StgValue>
</operation>

<operation id="260" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:101  call void (...)* @_ssdm_op_SpecInterface(i128* %inter4_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="261" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="128" op_8_bw="128">
<![CDATA[
:103  %empty_1264 = call i32 (...)* @_ssdm_op_SpecChannel([11 x i8]* @inter5_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i128* %inter5_V_V, i128* %inter5_V_V)

]]></Node>
<StgValue><ssdm name="empty_1264"/></StgValue>
</operation>

<operation id="262" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:104  call void (...)* @_ssdm_op_SpecInterface(i128* %inter5_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="263" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="128" op_8_bw="128">
<![CDATA[
:106  %empty_1265 = call i32 (...)* @_ssdm_op_SpecChannel([11 x i8]* @inter6_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 81, i32 81, i128* %inter6_V_V, i128* %inter6_V_V)

]]></Node>
<StgValue><ssdm name="empty_1265"/></StgValue>
</operation>

<operation id="264" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:107  call void (...)* @_ssdm_op_SpecInterface(i128* %inter6_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="265" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
:109  %empty_1266 = call i32 (...)* @_ssdm_op_SpecChannel([11 x i8]* @inter7_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i256* %inter7_V_V, i256* %inter7_V_V)

]]></Node>
<StgValue><ssdm name="empty_1266"/></StgValue>
</operation>

<operation id="266" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:110  call void (...)* @_ssdm_op_SpecInterface(i256* %inter7_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="267" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
:112  %empty_1267 = call i32 (...)* @_ssdm_op_SpecChannel([11 x i8]* @inter8_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i256* %inter8_V_V, i256* %inter8_V_V)

]]></Node>
<StgValue><ssdm name="empty_1267"/></StgValue>
</operation>

<operation id="268" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:113  call void (...)* @_ssdm_op_SpecInterface(i256* %inter8_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="269" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="64" op_8_bw="64">
<![CDATA[
:115  %empty_1268 = call i32 (...)* @_ssdm_op_SpecChannel([11 x i8]* @inter9_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 128, i32 128, i64* %inter9_V_V, i64* %inter9_V_V)

]]></Node>
<StgValue><ssdm name="empty_1268"/></StgValue>
</operation>

<operation id="270" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:116  call void (...)* @_ssdm_op_SpecInterface(i64* %inter9_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="271" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="64" op_8_bw="64">
<![CDATA[
:118  %empty_1269 = call i32 (...)* @_ssdm_op_SpecChannel([12 x i8]* @inter10_OC_V_OC_V_st, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 3, i32 3, i64* %inter10_V_V, i64* %inter10_V_V)

]]></Node>
<StgValue><ssdm name="empty_1269"/></StgValue>
</operation>

<operation id="272" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:119  call void (...)* @_ssdm_op_SpecInterface(i64* %inter10_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="273" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="64" op_8_bw="64">
<![CDATA[
:121  %empty_1270 = call i32 (...)* @_ssdm_op_SpecChannel([15 x i8]* @memOutStrm_OC_V_OC_V, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i64* %memOutStrm_V_V, i64* %memOutStrm_V_V)

]]></Node>
<StgValue><ssdm name="empty_1270"/></StgValue>
</operation>

<operation id="274" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:122  call void (...)* @_ssdm_op_SpecInterface(i64* %memOutStrm_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="275" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="61" op_8_bw="61">
<![CDATA[
:123  %empty_1271 = call i32 (...)* @_ssdm_op_SpecChannel([15 x i8]* @out_OC_V_OC_offset_c, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 38, i32 0, i61* %out_V_offset_c, i61* %out_V_offset_c)

]]></Node>
<StgValue><ssdm name="empty_1271"/></StgValue>
</operation>

<operation id="276" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="0" op_0_bw="0" op_1_bw="61" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:124  call void (...)* @_ssdm_op_SpecInterface(i61* %out_V_offset_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="277" st_id="76" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="61">
<![CDATA[
:162  call void @Stream2Mem_Batch(i64* %memOutStrm_V_V, i64* %in_V, i61* nocapture %out_V_offset_c)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="278" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="0">
<![CDATA[
:163  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
