Timing Analyzer report for quartus_compile
Wed Mar 29 17:18:13 2023
Quartus Prime Version 21.4.0 Build 67 12/06/2021 SC Pro Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Delays: Final Snapshot
  4. Parallel Compilation
  5. SDC File List
  6. Clocks
  7. Timing Closure Summary (BETA)
  8. Fmax Summary
  9. Setup Summary
 10. Hold Summary
 11. Recovery Summary
 12. Removal Summary
 13. Minimum Pulse Width Summary
 14. Metastability Summary Slow 900mV 100C Model
 15. Metastability Summary Slow 900mV -40C Model
 16. Metastability Summary Fast 900mV 100C Model
 17. Metastability Summary Fast 900mV -40C Model
 18. Board Trace Model Assignments
 19. Input Transition Times
 20. Signal Integrity Metrics (Slow 900mv 100c Model)
 21. Setup Transfers
 22. Hold Transfers
 23. Recovery Transfers
 24. Removal Transfers
---- Setup Reports ----
     ---- clock Reports ----
           25. Command Info
           26. Summary of Paths
           27. Path #1: Setup slack is -1.718 (VIOLATED)
           28. Path #2: Setup slack is -1.716 (VIOLATED)
           29. Path #3: Setup slack is -1.707 (VIOLATED)
           30. Path #4: Setup slack is -1.705 (VIOLATED)
           31. Path #5: Setup slack is -1.701 (VIOLATED)
           32. Path #6: Setup slack is -1.699 (VIOLATED)
           33. Path #7: Setup slack is -1.698 (VIOLATED)
           34. Path #8: Setup slack is -1.696 (VIOLATED)
           35. Path #9: Setup slack is -1.691 (VIOLATED)
           36. Path #10: Setup slack is -1.689 (VIOLATED)
---- Hold Reports ----
     ---- clock Reports ----
           37. Command Info
           38. Summary of Paths
           39. Path #1: Hold slack is 0.019 
           40. Path #2: Hold slack is 0.021 
           41. Path #3: Hold slack is 0.021 
           42. Path #4: Hold slack is 0.021 
           43. Path #5: Hold slack is 0.021 
           44. Path #6: Hold slack is 0.021 
           45. Path #7: Hold slack is 0.022 
           46. Path #8: Hold slack is 0.022 
           47. Path #9: Hold slack is 0.022 
           48. Path #10: Hold slack is 0.023 
---- Recovery Reports ----
     ---- clock Reports ----
           49. Command Info
           50. Summary of Paths
           51. Path #1: Recovery slack is -0.453 (VIOLATED)
           52. Path #2: Recovery slack is -0.453 (VIOLATED)
           53. Path #3: Recovery slack is -0.452 (VIOLATED)
           54. Path #4: Recovery slack is -0.452 (VIOLATED)
           55. Path #5: Recovery slack is -0.452 (VIOLATED)
           56. Path #6: Recovery slack is -0.451 (VIOLATED)
           57. Path #7: Recovery slack is -0.451 (VIOLATED)
           58. Path #8: Recovery slack is -0.450 (VIOLATED)
           59. Path #9: Recovery slack is -0.449 (VIOLATED)
           60. Path #10: Recovery slack is -0.448 (VIOLATED)
---- Removal Reports ----
     ---- clock Reports ----
           61. Command Info
           62. Summary of Paths
           63. Path #1: Removal slack is 0.142 
           64. Path #2: Removal slack is 0.143 
           65. Path #3: Removal slack is 0.145 
           66. Path #4: Removal slack is 0.147 
           67. Path #5: Removal slack is 0.148 
           68. Path #6: Removal slack is 0.148 
           69. Path #7: Removal slack is 0.148 
           70. Path #8: Removal slack is 0.148 
           71. Path #9: Removal slack is 0.148 
           72. Path #10: Removal slack is 0.148 
 73. Timing Analyzer Messages
---- Unconstrained Paths Reports ----
      74. Unconstrained Paths Summary
      75. Clock Status Summary
     ---- Setup Analysis Reports ----
           76. Unconstrained Input Ports
           77. Unconstrained Output Ports
     ---- Hold Analysis Reports ----
           78. Unconstrained Input Ports
           79. Unconstrained Output Ports
 80. Multicorner Timing Analysis Summary



----------------
; Legal Notice ;
----------------
Copyright (C) 2021  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+---------------------------------------------------------------------------+
; Timing Analyzer Summary                                                   ;
+-----------------------+---------------------------------------------------+
; Quartus Prime Version ; Version 21.4.0 Build 67 12/06/2021 SC Pro Edition ;
; Timing Analyzer       ; Timing Analyzer                                   ;
; Revision Name         ; quartus_compile                                   ;
; Device Family         ; Arria 10                                          ;
; Device                ; 10AX115U1F45I1SG                                  ;
; Snapshot              ; final                                             ;
; Timing Models         ; Final                                             ;
; Power Models          ; Final                                             ;
; Device Status         ; Final                                             ;
; Rise/Fall Delays      ; Enabled                                           ;
+-----------------------+---------------------------------------------------+


+---------------------------------------------+
; Timing Delays: Final Snapshot               ;
+----------------------------------+----------+
; Snapshot                         ; final    ;
; Periphery block cell delays      ; Sign-off ;
; Core block cell delays           ; Sign-off ;
; Routing interconnect (IC) delays ; Sign-off ;
+----------------------------------+----------+


+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 40     ;
; Maximum allowed            ; 16     ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------+
; SDC File List                                                                        ;
+---------------------+----------+--------+--------------------------+-----------------+
; SDC File Path       ; Instance ; Status ; Read at                  ; Processing Time ;
+---------------------+----------+--------+--------------------------+-----------------+
; quartus_compile.sdc ;          ; OK     ; Wed Mar 29 17:18:12 2023 ; 00:00:00        ;
+---------------------+----------+--------+--------------------------+-----------------+
Note: All paths for non-entity SDC files are reported relative to the project directory (/home/dirren/IntelHLS/stencil2d/test-fpga.prj/quartus/).


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                            ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets   ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; clock      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+


+--------------------------------------------------------------------+
; Timing Closure Summary (BETA)                                      ;
+------------------------------------------------------+-------------+
; Panel Name                                           ; Result Flag ;
+------------------------------------------------------+-------------+
; Timing Closure                                       ; Fail        ;
;   Setup Summary                                      ; Fail        ;
;   Hold Summary                                       ; Pass        ;
;   Recovery Summary                                   ; Fail        ;
;   Removal Summary                                    ; Pass        ;
;   Setup Data Delay Summary                           ; Not Found   ;
;   Recovery Data Delay Summary                        ; Not Found   ;
;   Minimum Pulse Width Summary                        ; Fail        ;
;   Max Skew Summary                                   ; Not Found   ;
;   Max Clock Skew Summary                             ; Not Found   ;
;   Net Delay Summary                                  ; Not Found   ;
;   Metastability Summary                              ; Fail        ;
;   Double Data Rate (DDR) Summary                     ; Not Found   ;
;   Transmitter Channel-to-Channel Skew (TCCS) Summary ; Not Found   ;
;   Receiver Input Skew Margin (RSKM) Summary          ; Not Found   ;
+------------------------------------------------------+-------------+
This report is still in the BETA stage and should not be used as the final timing closure gatekeeper yet, please continue to review all STA reports.


+------------------------------------------------------------------------------------+
; Fmax Summary                                                                       ;
+------------+-----------------+------------+------+---------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ; Worst-Case Operating Conditions ;
+------------+-----------------+------------+------+---------------------------------+
; 367.92 MHz ; 367.92 MHz      ; clock      ;      ; Slow 900mV -40C Model           ;
+------------+-----------------+------------+------+---------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Intel recommends that you always use clock constraints and other slack reports for sign-off analysis.
Delay Models:
Slow 900mV 100C Model
Slow 900mV -40C Model
Fast 900mV 100C Model
Fast 900mV -40C Model


+---------------------------------------------------------------------------------------+
; Setup Summary                                                                         ;
+-------+--------+---------------+--------------------+---------------------------------+
; Clock ; Slack  ; End Point TNS ; Failing End Points ; Worst-Case Operating Conditions ;
+-------+--------+---------------+--------------------+---------------------------------+
; clock ; -1.718 ; -2889.138     ; 4997               ; Slow 900mV -40C Model           ;
+-------+--------+---------------+--------------------+---------------------------------+
Delay Models:
Slow 900mV 100C Model
Slow 900mV -40C Model
Fast 900mV 100C Model
Fast 900mV -40C Model


+--------------------------------------------------------------------------------------+
; Hold Summary                                                                         ;
+-------+-------+---------------+--------------------+---------------------------------+
; Clock ; Slack ; End Point TNS ; Failing End Points ; Worst-Case Operating Conditions ;
+-------+-------+---------------+--------------------+---------------------------------+
; clock ; 0.019 ; 0.000         ; 0                  ; Fast 900mV -40C Model           ;
+-------+-------+---------------+--------------------+---------------------------------+
Delay Models:
Slow 900mV 100C Model
Slow 900mV -40C Model
Fast 900mV 100C Model
Fast 900mV -40C Model


+---------------------------------------------------------------------------------------+
; Recovery Summary                                                                      ;
+-------+--------+---------------+--------------------+---------------------------------+
; Clock ; Slack  ; End Point TNS ; Failing End Points ; Worst-Case Operating Conditions ;
+-------+--------+---------------+--------------------+---------------------------------+
; clock ; -0.453 ; -505.563      ; 2304               ; Slow 900mV 100C Model           ;
+-------+--------+---------------+--------------------+---------------------------------+
Delay Models:
Slow 900mV 100C Model
Slow 900mV -40C Model
Fast 900mV 100C Model
Fast 900mV -40C Model


+--------------------------------------------------------------------------------------+
; Removal Summary                                                                      ;
+-------+-------+---------------+--------------------+---------------------------------+
; Clock ; Slack ; End Point TNS ; Failing End Points ; Worst-Case Operating Conditions ;
+-------+-------+---------------+--------------------+---------------------------------+
; clock ; 0.142 ; 0.000         ; 0                  ; Fast 900mV -40C Model           ;
+-------+-------+---------------+--------------------+---------------------------------+
Delay Models:
Slow 900mV 100C Model
Slow 900mV -40C Model
Fast 900mV 100C Model
Fast 900mV -40C Model


+----------------------------------------------------------------------------------------------------+
; Minimum Pulse Width Summary                                                                        ;
+-------+--------+---------------+--------------------+------------+---------------------------------+
; Clock ; Slack  ; End Point TNS ; Failing End Points ; Type       ; Worst-Case Operating Conditions ;
+-------+--------+---------------+--------------------+------------+---------------------------------+
; clock ; -0.890 ; -495.791      ; 978                ; Min Period ; Slow 900mV -40C Model           ;
+-------+--------+---------------+--------------------+------------+---------------------------------+
Delay Models:
Slow 900mV 100C Model
Slow 900mV -40C Model
Fast 900mV 100C Model
Fast 900mV -40C Model


-----------------------------------------------
; Metastability Summary Slow 900mV 100C Model ;
-----------------------------------------------
Worst-Case MTBF of Design is 375 years or 1.18e+10 seconds.
Typical MTBF of Design is 8.06e+03 years or 2.54e+11 seconds.

MTBF of Design does not meet the minimum MTBF requirement.
Minimum MTBF Requirement is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 48
Number of Synchronizer Chains Found With Unsafe MTBF: 6
Shortest Synchronizer Chain: 3 Registers
Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 0, or 0.0%.
Number of Chains Excluded from MTBF Analysis: 0, or 0.0%

Worst Case Available Settling Time: 0.502 ns

Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2382.8
Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4590.3



-----------------------------------------------
; Metastability Summary Slow 900mV -40C Model ;
-----------------------------------------------
Worst-Case MTBF of Design is 0.0177 years or 5.58e+05 seconds.
Typical MTBF of Design is 3.41e+07 years or 1.07e+15 seconds.

MTBF of Design does not meet the minimum MTBF requirement.
Minimum MTBF Requirement is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 48
Number of Synchronizer Chains Found With Unsafe MTBF: 47
Shortest Synchronizer Chain: 3 Registers
Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 0, or 0.0%.
Number of Chains Excluded from MTBF Analysis: 0, or 0.0%

Worst Case Available Settling Time: 0.601 ns

Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 123.6
Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4590.3



-----------------------------------------------
; Metastability Summary Fast 900mV 100C Model ;
-----------------------------------------------
Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 48
Shortest Synchronizer Chain: 3 Registers
Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 0, or 0.0%.
Number of Chains Excluded from MTBF Analysis: 0, or 0.0%

Worst Case Available Settling Time: 0.839 ns

Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2382.8
Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4590.3



-----------------------------------------------
; Metastability Summary Fast 900mV -40C Model ;
-----------------------------------------------
Worst-Case MTBF of Design is 1.2e+08 years or 3.76e+15 seconds.
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

MTBF of Design does not meet the minimum MTBF requirement.
Minimum MTBF Requirement is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 48
Number of Synchronizer Chains Found With Unsafe MTBF: 1
Shortest Synchronizer Chain: 3 Registers
Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 0, or 0.0%.
Number of Chains Excluded from MTBF Analysis: 0, or 0.0%

Worst Case Available Settling Time: 1.069 ns

Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 123.6
Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4590.3



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                          ;
+-----+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+-----+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+-------------------------------------------------------------------+
; Input Transition Times                                            ;
+----------------+--------------+-----------------+-----------------+
; Pin            ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+----------------+--------------+-----------------+-----------------+
; ~ALTERA_DATA0~ ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
+----------------+--------------+-----------------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 900mv 100c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-----+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                    ;
+------------+----------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ; Clock Pair Classification ; Worst-Case Slack ; Worst-Case Operating Conditions ;
+------------+----------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
; clock      ; clock    ; 23083    ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; -1.718           ; Slow 900mV -40C Model           ;
+------------+----------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
An "Asynchronous (Timed Unsafe)" transfer occurs when the From & To clocks are asynchronous and no timing constraints exist. Entries labeled "false path" only account for clock-to-clock false paths. Path-based false path counts are shown in rows with "Ignored (Not Timed)" classifications


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                     ;
+------------+----------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ; Clock Pair Classification ; Worst-Case Slack ; Worst-Case Operating Conditions ;
+------------+----------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
; clock      ; clock    ; 22971    ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 0.019            ; Fast 900mV -40C Model           ;
+------------+----------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
An "Asynchronous (Timed Unsafe)" transfer occurs when the From & To clocks are asynchronous and no timing constraints exist. Entries labeled "false path" only account for clock-to-clock false paths. Path-based false path counts are shown in rows with "Ignored (Not Timed)" classifications


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                 ;
+------------+----------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ; Clock Pair Classification ; Worst-Case Slack ; Worst-Case Operating Conditions ;
+------------+----------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
; clock      ; clock    ; 3067     ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; -0.453           ; Slow 900mV 100C Model           ;
+------------+----------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
An "Asynchronous (Timed Unsafe)" transfer occurs when the From & To clocks are asynchronous and no timing constraints exist. Entries labeled "false path" only account for clock-to-clock false paths. Path-based false path counts are shown in rows with "Ignored (Not Timed)" classifications


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                  ;
+------------+----------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ; Clock Pair Classification ; Worst-Case Slack ; Worst-Case Operating Conditions ;
+------------+----------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
; clock      ; clock    ; 3067     ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 0.142            ; Fast 900mV -40C Model           ;
+------------+----------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
An "Asynchronous (Timed Unsafe)" transfer occurs when the From & To clocks are asynchronous and no timing constraints exist. Entries labeled "false path" only account for clock-to-clock false paths. Path-based false path counts are shown in rows with "Ignored (Not Timed)" classifications


----------------
; Command Info ;
----------------
Report Timing: Found 10 setup paths (10 violated).  Worst case slack is -1.718 

Tcl Command:
    report_timing -setup -panel_name {Worst-Case Timing Paths||Setup||clock} -to_clock [get_clocks {clock}] -npaths 10 -detail full_path

Options:
    -to_clock [get_clocks {clock}] 
    -setup 
    -npaths 10 
    -detail full_path 
    -panel_name {clock} 

Snapshot:
    final

Delay Models:
    Slow 900mV 100C Model
    Slow 900mV -40C Model
    Fast 900mV 100C Model
    Fast 900mV -40C Model


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                                                                                  ; To Node                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ; Worst-Case Operating Conditions ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; -1.718 ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|redist4_i_llvm_fpga_pop_i32_r_026_pop13_stencil_2d3_out_data_out_1_q[6]~DUPLICATE ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama93~reg0 ; clock        ; clock       ; 1.000        ; -0.044     ; 2.696      ; Slow 900mV -40C Model           ;
; -1.716 ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|redist4_i_llvm_fpga_pop_i32_r_026_pop13_stencil_2d3_out_data_out_1_q[6]~DUPLICATE ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama93~reg0 ; clock        ; clock       ; 1.000        ; -0.044     ; 2.694      ; Slow 900mV -40C Model           ;
; -1.707 ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|redist4_i_llvm_fpga_pop_i32_r_026_pop13_stencil_2d3_out_data_out_1_q[0]~DUPLICATE ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama93~reg0 ; clock        ; clock       ; 1.000        ; -0.044     ; 2.685      ; Slow 900mV -40C Model           ;
; -1.705 ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|redist4_i_llvm_fpga_pop_i32_r_026_pop13_stencil_2d3_out_data_out_1_q[0]~DUPLICATE ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama93~reg0 ; clock        ; clock       ; 1.000        ; -0.044     ; 2.683      ; Slow 900mV -40C Model           ;
; -1.701 ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|redist4_i_llvm_fpga_pop_i32_r_026_pop13_stencil_2d3_out_data_out_1_q[8]~DUPLICATE ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama93~reg0 ; clock        ; clock       ; 1.000        ; -0.044     ; 2.679      ; Slow 900mV -40C Model           ;
; -1.699 ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|redist4_i_llvm_fpga_pop_i32_r_026_pop13_stencil_2d3_out_data_out_1_q[8]~DUPLICATE ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama93~reg0 ; clock        ; clock       ; 1.000        ; -0.044     ; 2.677      ; Slow 900mV -40C Model           ;
; -1.698 ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|redist4_i_llvm_fpga_pop_i32_r_026_pop13_stencil_2d3_out_data_out_1_q[6]~DUPLICATE ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama95~reg0 ; clock        ; clock       ; 1.000        ; -0.044     ; 2.670      ; Slow 900mV -40C Model           ;
; -1.696 ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|redist4_i_llvm_fpga_pop_i32_r_026_pop13_stencil_2d3_out_data_out_1_q[6]~DUPLICATE ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama95~reg0 ; clock        ; clock       ; 1.000        ; -0.044     ; 2.668      ; Slow 900mV -40C Model           ;
; -1.691 ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|redist4_i_llvm_fpga_pop_i32_r_026_pop13_stencil_2d3_out_data_out_1_q[7]           ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama93~reg0 ; clock        ; clock       ; 1.000        ; -0.014     ; 2.699      ; Slow 900mV -40C Model           ;
; -1.689 ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|redist4_i_llvm_fpga_pop_i32_r_026_pop13_stencil_2d3_out_data_out_1_q[7]           ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama93~reg0 ; clock        ; clock       ; 1.000        ; -0.014     ; 2.697      ; Slow 900mV -40C Model           ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+


Path #1: Setup slack is -1.718 (VIOLATED)
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|redist4_i_llvm_fpga_pop_i32_r_026_pop13_stencil_2d3_out_data_out_1_q[6]~DUPLICATE                                                                                                                                                                                                                       ;
; To Node                         ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama93~reg0 ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; Data Arrival Time               ; 6.856                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; Data Required Time              ; 5.138                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; Slack                           ; -1.718 (VIOLATED)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.044 ;       ;             ;            ;       ;       ;
; Data Delay             ; 2.696  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 2     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.690       ; 89         ; 0.000 ; 3.179 ;
;    Cell                ;        ; 3     ; 0.470       ; 11         ; 0.000 ; 0.470 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 0.547       ; 20         ; 0.010 ; 0.209 ;
;    Cell                ;        ; 16    ; 1.940       ; 72         ; 0.000 ; 0.593 ;
;    uTco                ;        ; 1     ; 0.209       ; 8          ; 0.209 ; 0.209 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.322       ; 89         ; 0.000 ; 2.968 ;
;    Cell                ;        ; 3     ; 0.409       ; 11         ; 0.000 ; 0.409 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------+---------+----+--------+--------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location               ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------+---------+----+--------+--------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                        ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                        ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
; 4.160   ; 4.160   ;    ;        ;        ;                        ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ;    ;        ;        ;                        ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12    ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.511 ;   0.511 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0        ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   0.981 ;   0.470 ; RR ; CELL   ; 434    ; CLKCTRL_2A_G_I0        ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;   0.981 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port          ;            ; stencil_2d_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;   0.981 ;   0.000 ; RR ; CELL   ; 6196   ; Boundary Port          ;            ; stencil_2d_inst|clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;   4.160 ;   3.179 ; RR ; IC     ; 1      ; FF_X118_Y118_N41       ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|redist4_i_llvm_fpga_pop_i32_r_026_pop13_stencil_2d3_out_data_out_1_q[6]~DUPLICATE|clk                                                                                                                                                                                                                             ;
;   4.160 ;   0.000 ; RR ; CELL   ; 1      ; FF_X118_Y118_N41       ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|redist4_i_llvm_fpga_pop_i32_r_026_pop13_stencil_2d3_out_data_out_1_q[6]~DUPLICATE                                                                                                                                                                                                                                 ;
; 6.856   ; 2.696   ;    ;        ;        ;                        ;            ; data path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   4.369 ;   0.209 ; RR ; uTco   ; 1      ; FF_X118_Y118_N41       ;            ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|redist4_i_llvm_fpga_pop_i32_r_026_pop13_stencil_2d3_out_data_out_1_q[6]~DUPLICATE|q                                                                                                                                                                                                                               ;
;   4.541 ;   0.172 ; RR ; CELL   ; 2      ; FF_X118_Y118_N41       ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|redist4_i_llvm_fpga_pop_i32_r_026_pop13_stencil_2d3_out_data_out_1_q[6]~DUPLICATE~la_lab/laboutb[7]                                                                                                                                                                                                               ;
;   4.713 ;   0.172 ; RR ; IC     ; 4      ; MLABCELL_X117_Y118_N18 ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|add_2~25|dataf                                                                                                                                                                                                                                                                                                    ;
;   5.261 ;   0.548 ; RR ; CELL   ; 1      ; MLABCELL_X117_Y118_N27 ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|add_2~37|cout                                                                                                                                                                                                                                                                                                     ;
;   5.271 ;   0.010 ; RR ; IC     ; 4      ; MLABCELL_X117_Y117_N0  ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|add_2~41|cin                                                                                                                                                                                                                                                                                                      ;
;   5.378 ;   0.107 ; RR ; CELL   ; 1      ; MLABCELL_X117_Y117_N3  ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|add_2~45|cout                                                                                                                                                                                                                                                                                                     ;
;   5.378 ;   0.000 ; RR ; CELL   ; 3      ; MLABCELL_X117_Y117_N6  ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|add_2~49|cin                                                                                                                                                                                                                                                                                                      ;
;   5.408 ;   0.030 ; RF ; CELL   ; 1      ; MLABCELL_X117_Y117_N9  ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|add_2~53|cout                                                                                                                                                                                                                                                                                                     ;
;   5.408 ;   0.000 ; FF ; CELL   ; 3      ; MLABCELL_X117_Y117_N12 ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|add_2~57|cin                                                                                                                                                                                                                                                                                                      ;
;   5.438 ;   0.030 ; FR ; CELL   ; 1      ; MLABCELL_X117_Y117_N15 ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|add_2~61|cout                                                                                                                                                                                                                                                                                                     ;
;   5.438 ;   0.000 ; RR ; CELL   ; 3      ; MLABCELL_X117_Y117_N18 ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|add_2~65|cin                                                                                                                                                                                                                                                                                                      ;
;   5.469 ;   0.031 ; RF ; CELL   ; 1      ; MLABCELL_X117_Y117_N21 ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|add_2~69|cout                                                                                                                                                                                                                                                                                                     ;
;   5.469 ;   0.000 ; FF ; CELL   ; 3      ; MLABCELL_X117_Y117_N24 ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|add_2~73|cin                                                                                                                                                                                                                                                                                                      ;
;   5.699 ;   0.230 ; FR ; CELL   ; 1      ; MLABCELL_X117_Y117_N27 ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|add_2~77|sumout                                                                                                                                                                                                                                                                                                   ;
;   5.704 ;   0.005 ; RR ; CELL   ; 1      ; MLABCELL_X117_Y117_N27 ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|add_2~77~la_mlab/laboutt[18]                                                                                                                                                                                                                                                                                      ;
;   5.860 ;   0.156 ; RR ; IC     ; 4      ; LABCELL_X118_Y117_N3   ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|add_1~5|datac                                                                                                                                                                                                                                                                                                     ;
;   6.453 ;   0.593 ; RR ; CELL   ; 3      ; LABCELL_X118_Y117_N30  ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|add_1~41|cin                                                                                                                                                                                                                                                                                                      ;
;   6.643 ;   0.190 ; RF ; CELL   ; 1      ; LABCELL_X118_Y117_N30  ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|add_1~41|sumout                                                                                                                                                                                                                                                                                                   ;
;   6.647 ;   0.004 ; FF ; CELL   ; 1      ; LABCELL_X118_Y117_N30  ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|add_1~41~la_lab/laboutb[1]                                                                                                                                                                                                                                                                                        ;
;   6.856 ;   0.209 ; FF ; IC     ; 1      ; MLABCELL_X119_Y117_N54 ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama93|portadatain[0] ;
;   6.856 ;   0.000 ; FF ; CELL   ; 0      ; MLABCELL_X119_Y117_N54 ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama93~reg0           ;
+---------+---------+----+--------+--------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+---------+----+------+--------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location               ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------+---------+----+------+--------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;      ;        ;                        ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; 5.116   ; 4.116   ;    ;      ;        ;                        ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;   1.000 ;   0.000 ;    ;      ;        ;                        ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;   1.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X77_Y29_N12    ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;   1.354 ;   0.354 ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I0        ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   1.763 ;   0.409 ; RR ; CELL ; 434    ; CLKCTRL_2A_G_I0        ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;   1.763 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port          ;            ; stencil_2d_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;   1.763 ;   0.000 ; RR ; CELL ; 6196   ; Boundary Port          ;            ; stencil_2d_inst|clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;   4.731 ;   2.968 ; RR ; IC   ; 1      ; MLABCELL_X119_Y117_N54 ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama93|clk0 ;
;   4.731 ;   0.000 ; RR ; CELL ; 0      ; MLABCELL_X119_Y117_N54 ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama93~reg0 ;
;   5.116 ;   0.385 ;    ;      ;        ;                        ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; 5.138   ; 0.022   ;    ; uTsu ; 0      ; MLABCELL_X119_Y117_N54 ;            ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama93~reg0 ;
+---------+---------+----+------+--------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #2: Setup slack is -1.716 (VIOLATED)
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|redist4_i_llvm_fpga_pop_i32_r_026_pop13_stencil_2d3_out_data_out_1_q[6]~DUPLICATE                                                                                                                                                                                                                       ;
; To Node                         ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama93~reg0 ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; Data Arrival Time               ; 6.854                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; Data Required Time              ; 5.138                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; Slack                           ; -1.716 (VIOLATED)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.044 ;       ;             ;            ;       ;       ;
; Data Delay             ; 2.694  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 2     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.690       ; 89         ; 0.000 ; 3.179 ;
;    Cell                ;        ; 3     ; 0.470       ; 11         ; 0.000 ; 0.470 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 0.547       ; 20         ; 0.010 ; 0.209 ;
;    Cell                ;        ; 18    ; 1.938       ; 72         ; 0.000 ; 0.548 ;
;    uTco                ;        ; 1     ; 0.209       ; 8          ; 0.209 ; 0.209 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.322       ; 89         ; 0.000 ; 2.968 ;
;    Cell                ;        ; 3     ; 0.409       ; 11         ; 0.000 ; 0.409 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------+---------+----+--------+--------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location               ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------+---------+----+--------+--------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                        ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                        ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
; 4.160   ; 4.160   ;    ;        ;        ;                        ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ;    ;        ;        ;                        ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12    ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.511 ;   0.511 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0        ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   0.981 ;   0.470 ; RR ; CELL   ; 434    ; CLKCTRL_2A_G_I0        ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;   0.981 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port          ;            ; stencil_2d_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;   0.981 ;   0.000 ; RR ; CELL   ; 6196   ; Boundary Port          ;            ; stencil_2d_inst|clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;   4.160 ;   3.179 ; RR ; IC     ; 1      ; FF_X118_Y118_N41       ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|redist4_i_llvm_fpga_pop_i32_r_026_pop13_stencil_2d3_out_data_out_1_q[6]~DUPLICATE|clk                                                                                                                                                                                                                             ;
;   4.160 ;   0.000 ; RR ; CELL   ; 1      ; FF_X118_Y118_N41       ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|redist4_i_llvm_fpga_pop_i32_r_026_pop13_stencil_2d3_out_data_out_1_q[6]~DUPLICATE                                                                                                                                                                                                                                 ;
; 6.854   ; 2.694   ;    ;        ;        ;                        ;            ; data path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   4.369 ;   0.209 ; RR ; uTco   ; 1      ; FF_X118_Y118_N41       ;            ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|redist4_i_llvm_fpga_pop_i32_r_026_pop13_stencil_2d3_out_data_out_1_q[6]~DUPLICATE|q                                                                                                                                                                                                                               ;
;   4.541 ;   0.172 ; RR ; CELL   ; 2      ; FF_X118_Y118_N41       ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|redist4_i_llvm_fpga_pop_i32_r_026_pop13_stencil_2d3_out_data_out_1_q[6]~DUPLICATE~la_lab/laboutb[7]                                                                                                                                                                                                               ;
;   4.713 ;   0.172 ; RR ; IC     ; 4      ; MLABCELL_X117_Y118_N18 ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|add_2~25|dataf                                                                                                                                                                                                                                                                                                    ;
;   5.261 ;   0.548 ; RR ; CELL   ; 1      ; MLABCELL_X117_Y118_N27 ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|add_2~37|cout                                                                                                                                                                                                                                                                                                     ;
;   5.271 ;   0.010 ; RR ; IC     ; 4      ; MLABCELL_X117_Y117_N0  ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|add_2~41|cin                                                                                                                                                                                                                                                                                                      ;
;   5.378 ;   0.107 ; RR ; CELL   ; 1      ; MLABCELL_X117_Y117_N3  ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|add_2~45|cout                                                                                                                                                                                                                                                                                                     ;
;   5.378 ;   0.000 ; RR ; CELL   ; 3      ; MLABCELL_X117_Y117_N6  ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|add_2~49|cin                                                                                                                                                                                                                                                                                                      ;
;   5.408 ;   0.030 ; RF ; CELL   ; 1      ; MLABCELL_X117_Y117_N9  ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|add_2~53|cout                                                                                                                                                                                                                                                                                                     ;
;   5.408 ;   0.000 ; FF ; CELL   ; 3      ; MLABCELL_X117_Y117_N12 ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|add_2~57|cin                                                                                                                                                                                                                                                                                                      ;
;   5.438 ;   0.030 ; FR ; CELL   ; 1      ; MLABCELL_X117_Y117_N15 ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|add_2~61|cout                                                                                                                                                                                                                                                                                                     ;
;   5.438 ;   0.000 ; RR ; CELL   ; 3      ; MLABCELL_X117_Y117_N18 ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|add_2~65|cin                                                                                                                                                                                                                                                                                                      ;
;   5.469 ;   0.031 ; RF ; CELL   ; 1      ; MLABCELL_X117_Y117_N21 ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|add_2~69|cout                                                                                                                                                                                                                                                                                                     ;
;   5.469 ;   0.000 ; FF ; CELL   ; 3      ; MLABCELL_X117_Y117_N24 ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|add_2~73|cin                                                                                                                                                                                                                                                                                                      ;
;   5.699 ;   0.230 ; FR ; CELL   ; 1      ; MLABCELL_X117_Y117_N27 ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|add_2~77|sumout                                                                                                                                                                                                                                                                                                   ;
;   5.704 ;   0.005 ; RR ; CELL   ; 1      ; MLABCELL_X117_Y117_N27 ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|add_2~77~la_mlab/laboutt[18]                                                                                                                                                                                                                                                                                      ;
;   5.860 ;   0.156 ; RR ; IC     ; 4      ; LABCELL_X118_Y117_N3   ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|add_1~5|datac                                                                                                                                                                                                                                                                                                     ;
;   5.971 ;   0.111 ; RF ; CELL   ; 1      ; LABCELL_X118_Y117_N3   ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|add_1~5|shareout                                                                                                                                                                                                                                                                                                  ;
;   5.971 ;   0.000 ; FF ; CELL   ; 4      ; LABCELL_X118_Y117_N6   ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|add_1~9|sharein                                                                                                                                                                                                                                                                                                   ;
;   6.451 ;   0.480 ; FR ; CELL   ; 3      ; LABCELL_X118_Y117_N30  ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|add_1~41|cin                                                                                                                                                                                                                                                                                                      ;
;   6.641 ;   0.190 ; RF ; CELL   ; 1      ; LABCELL_X118_Y117_N30  ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|add_1~41|sumout                                                                                                                                                                                                                                                                                                   ;
;   6.645 ;   0.004 ; FF ; CELL   ; 1      ; LABCELL_X118_Y117_N30  ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|add_1~41~la_lab/laboutb[1]                                                                                                                                                                                                                                                                                        ;
;   6.854 ;   0.209 ; FF ; IC     ; 1      ; MLABCELL_X119_Y117_N54 ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama93|portadatain[0] ;
;   6.854 ;   0.000 ; FF ; CELL   ; 0      ; MLABCELL_X119_Y117_N54 ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama93~reg0           ;
+---------+---------+----+--------+--------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+---------+----+------+--------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location               ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------+---------+----+------+--------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;      ;        ;                        ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; 5.116   ; 4.116   ;    ;      ;        ;                        ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;   1.000 ;   0.000 ;    ;      ;        ;                        ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;   1.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X77_Y29_N12    ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;   1.354 ;   0.354 ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I0        ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   1.763 ;   0.409 ; RR ; CELL ; 434    ; CLKCTRL_2A_G_I0        ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;   1.763 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port          ;            ; stencil_2d_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;   1.763 ;   0.000 ; RR ; CELL ; 6196   ; Boundary Port          ;            ; stencil_2d_inst|clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;   4.731 ;   2.968 ; RR ; IC   ; 1      ; MLABCELL_X119_Y117_N54 ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama93|clk0 ;
;   4.731 ;   0.000 ; RR ; CELL ; 0      ; MLABCELL_X119_Y117_N54 ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama93~reg0 ;
;   5.116 ;   0.385 ;    ;      ;        ;                        ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; 5.138   ; 0.022   ;    ; uTsu ; 0      ; MLABCELL_X119_Y117_N54 ;            ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama93~reg0 ;
+---------+---------+----+------+--------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #3: Setup slack is -1.707 (VIOLATED)
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|redist4_i_llvm_fpga_pop_i32_r_026_pop13_stencil_2d3_out_data_out_1_q[0]~DUPLICATE                                                                                                                                                                                                                       ;
; To Node                         ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama93~reg0 ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; Data Arrival Time               ; 6.845                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; Data Required Time              ; 5.138                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; Slack                           ; -1.707 (VIOLATED)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.044 ;       ;             ;            ;       ;       ;
; Data Delay             ; 2.685  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 2     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.690       ; 89         ; 0.000 ; 3.179 ;
;    Cell                ;        ; 3     ; 0.470       ; 11         ; 0.000 ; 0.470 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 0.585       ; 22         ; 0.008 ; 0.212 ;
;    Cell                ;        ; 16    ; 1.891       ; 70         ; 0.000 ; 0.593 ;
;    uTco                ;        ; 1     ; 0.209       ; 8          ; 0.209 ; 0.209 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.322       ; 89         ; 0.000 ; 2.968 ;
;    Cell                ;        ; 3     ; 0.409       ; 11         ; 0.000 ; 0.409 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------+---------+----+--------+--------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location               ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------+---------+----+--------+--------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                        ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                        ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
; 4.160   ; 4.160   ;    ;        ;        ;                        ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ;    ;        ;        ;                        ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12    ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.511 ;   0.511 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0        ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   0.981 ;   0.470 ; RR ; CELL   ; 434    ; CLKCTRL_2A_G_I0        ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;   0.981 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port          ;            ; stencil_2d_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;   0.981 ;   0.000 ; RR ; CELL   ; 6196   ; Boundary Port          ;            ; stencil_2d_inst|clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;   4.160 ;   3.179 ; RR ; IC     ; 1      ; FF_X118_Y118_N56       ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|redist4_i_llvm_fpga_pop_i32_r_026_pop13_stencil_2d3_out_data_out_1_q[0]~DUPLICATE|clk                                                                                                                                                                                                                             ;
;   4.160 ;   0.000 ; RR ; CELL   ; 1      ; FF_X118_Y118_N56       ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|redist4_i_llvm_fpga_pop_i32_r_026_pop13_stencil_2d3_out_data_out_1_q[0]~DUPLICATE                                                                                                                                                                                                                                 ;
; 6.845   ; 2.685   ;    ;        ;        ;                        ;            ; data path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   4.369 ;   0.209 ; RR ; uTco   ; 1      ; FF_X118_Y118_N56       ;            ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|redist4_i_llvm_fpga_pop_i32_r_026_pop13_stencil_2d3_out_data_out_1_q[0]~DUPLICATE|q                                                                                                                                                                                                                               ;
;   4.497 ;   0.128 ; RR ; CELL   ; 2      ; FF_X118_Y118_N56       ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|redist4_i_llvm_fpga_pop_i32_r_026_pop13_stencil_2d3_out_data_out_1_q[0]~DUPLICATE~la_lab/laboutb[17]                                                                                                                                                                                                              ;
;   4.709 ;   0.212 ; RR ; IC     ; 4      ; MLABCELL_X117_Y118_N0  ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|add_2~1|datad                                                                                                                                                                                                                                                                                                     ;
;   5.241 ;   0.532 ; RF ; CELL   ; 1      ; MLABCELL_X117_Y118_N27 ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|add_2~37|cout                                                                                                                                                                                                                                                                                                     ;
;   5.249 ;   0.008 ; FF ; IC     ; 4      ; MLABCELL_X117_Y117_N0  ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|add_2~41|cin                                                                                                                                                                                                                                                                                                      ;
;   5.363 ;   0.114 ; FF ; CELL   ; 1      ; MLABCELL_X117_Y117_N3  ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|add_2~45|cout                                                                                                                                                                                                                                                                                                     ;
;   5.363 ;   0.000 ; FF ; CELL   ; 3      ; MLABCELL_X117_Y117_N6  ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|add_2~49|cin                                                                                                                                                                                                                                                                                                      ;
;   5.396 ;   0.033 ; FR ; CELL   ; 1      ; MLABCELL_X117_Y117_N9  ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|add_2~53|cout                                                                                                                                                                                                                                                                                                     ;
;   5.396 ;   0.000 ; RR ; CELL   ; 3      ; MLABCELL_X117_Y117_N12 ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|add_2~57|cin                                                                                                                                                                                                                                                                                                      ;
;   5.421 ;   0.025 ; RF ; CELL   ; 1      ; MLABCELL_X117_Y117_N15 ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|add_2~61|cout                                                                                                                                                                                                                                                                                                     ;
;   5.421 ;   0.000 ; FF ; CELL   ; 3      ; MLABCELL_X117_Y117_N18 ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|add_2~65|cin                                                                                                                                                                                                                                                                                                      ;
;   5.455 ;   0.034 ; FR ; CELL   ; 1      ; MLABCELL_X117_Y117_N21 ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|add_2~69|cout                                                                                                                                                                                                                                                                                                     ;
;   5.455 ;   0.000 ; RR ; CELL   ; 3      ; MLABCELL_X117_Y117_N24 ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|add_2~73|cin                                                                                                                                                                                                                                                                                                      ;
;   5.688 ;   0.233 ; RR ; CELL   ; 1      ; MLABCELL_X117_Y117_N27 ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|add_2~77|sumout                                                                                                                                                                                                                                                                                                   ;
;   5.693 ;   0.005 ; RR ; CELL   ; 1      ; MLABCELL_X117_Y117_N27 ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|add_2~77~la_mlab/laboutt[18]                                                                                                                                                                                                                                                                                      ;
;   5.849 ;   0.156 ; RR ; IC     ; 4      ; LABCELL_X118_Y117_N3   ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|add_1~5|datac                                                                                                                                                                                                                                                                                                     ;
;   6.442 ;   0.593 ; RR ; CELL   ; 3      ; LABCELL_X118_Y117_N30  ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|add_1~41|cin                                                                                                                                                                                                                                                                                                      ;
;   6.632 ;   0.190 ; RF ; CELL   ; 1      ; LABCELL_X118_Y117_N30  ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|add_1~41|sumout                                                                                                                                                                                                                                                                                                   ;
;   6.636 ;   0.004 ; FF ; CELL   ; 1      ; LABCELL_X118_Y117_N30  ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|add_1~41~la_lab/laboutb[1]                                                                                                                                                                                                                                                                                        ;
;   6.845 ;   0.209 ; FF ; IC     ; 1      ; MLABCELL_X119_Y117_N54 ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama93|portadatain[0] ;
;   6.845 ;   0.000 ; FF ; CELL   ; 0      ; MLABCELL_X119_Y117_N54 ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama93~reg0           ;
+---------+---------+----+--------+--------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+---------+----+------+--------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location               ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------+---------+----+------+--------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;      ;        ;                        ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; 5.116   ; 4.116   ;    ;      ;        ;                        ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;   1.000 ;   0.000 ;    ;      ;        ;                        ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;   1.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X77_Y29_N12    ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;   1.354 ;   0.354 ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I0        ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   1.763 ;   0.409 ; RR ; CELL ; 434    ; CLKCTRL_2A_G_I0        ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;   1.763 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port          ;            ; stencil_2d_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;   1.763 ;   0.000 ; RR ; CELL ; 6196   ; Boundary Port          ;            ; stencil_2d_inst|clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;   4.731 ;   2.968 ; RR ; IC   ; 1      ; MLABCELL_X119_Y117_N54 ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama93|clk0 ;
;   4.731 ;   0.000 ; RR ; CELL ; 0      ; MLABCELL_X119_Y117_N54 ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama93~reg0 ;
;   5.116 ;   0.385 ;    ;      ;        ;                        ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; 5.138   ; 0.022   ;    ; uTsu ; 0      ; MLABCELL_X119_Y117_N54 ;            ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama93~reg0 ;
+---------+---------+----+------+--------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #4: Setup slack is -1.705 (VIOLATED)
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|redist4_i_llvm_fpga_pop_i32_r_026_pop13_stencil_2d3_out_data_out_1_q[0]~DUPLICATE                                                                                                                                                                                                                       ;
; To Node                         ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama93~reg0 ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; Data Arrival Time               ; 6.843                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; Data Required Time              ; 5.138                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; Slack                           ; -1.705 (VIOLATED)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.044 ;       ;             ;            ;       ;       ;
; Data Delay             ; 2.683  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 2     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.690       ; 89         ; 0.000 ; 3.179 ;
;    Cell                ;        ; 3     ; 0.470       ; 11         ; 0.000 ; 0.470 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 0.585       ; 22         ; 0.008 ; 0.212 ;
;    Cell                ;        ; 18    ; 1.889       ; 70         ; 0.000 ; 0.532 ;
;    uTco                ;        ; 1     ; 0.209       ; 8          ; 0.209 ; 0.209 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.322       ; 89         ; 0.000 ; 2.968 ;
;    Cell                ;        ; 3     ; 0.409       ; 11         ; 0.000 ; 0.409 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------+---------+----+--------+--------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location               ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------+---------+----+--------+--------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                        ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                        ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
; 4.160   ; 4.160   ;    ;        ;        ;                        ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ;    ;        ;        ;                        ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12    ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.511 ;   0.511 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0        ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   0.981 ;   0.470 ; RR ; CELL   ; 434    ; CLKCTRL_2A_G_I0        ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;   0.981 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port          ;            ; stencil_2d_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;   0.981 ;   0.000 ; RR ; CELL   ; 6196   ; Boundary Port          ;            ; stencil_2d_inst|clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;   4.160 ;   3.179 ; RR ; IC     ; 1      ; FF_X118_Y118_N56       ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|redist4_i_llvm_fpga_pop_i32_r_026_pop13_stencil_2d3_out_data_out_1_q[0]~DUPLICATE|clk                                                                                                                                                                                                                             ;
;   4.160 ;   0.000 ; RR ; CELL   ; 1      ; FF_X118_Y118_N56       ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|redist4_i_llvm_fpga_pop_i32_r_026_pop13_stencil_2d3_out_data_out_1_q[0]~DUPLICATE                                                                                                                                                                                                                                 ;
; 6.843   ; 2.683   ;    ;        ;        ;                        ;            ; data path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   4.369 ;   0.209 ; RR ; uTco   ; 1      ; FF_X118_Y118_N56       ;            ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|redist4_i_llvm_fpga_pop_i32_r_026_pop13_stencil_2d3_out_data_out_1_q[0]~DUPLICATE|q                                                                                                                                                                                                                               ;
;   4.497 ;   0.128 ; RR ; CELL   ; 2      ; FF_X118_Y118_N56       ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|redist4_i_llvm_fpga_pop_i32_r_026_pop13_stencil_2d3_out_data_out_1_q[0]~DUPLICATE~la_lab/laboutb[17]                                                                                                                                                                                                              ;
;   4.709 ;   0.212 ; RR ; IC     ; 4      ; MLABCELL_X117_Y118_N0  ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|add_2~1|datad                                                                                                                                                                                                                                                                                                     ;
;   5.241 ;   0.532 ; RF ; CELL   ; 1      ; MLABCELL_X117_Y118_N27 ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|add_2~37|cout                                                                                                                                                                                                                                                                                                     ;
;   5.249 ;   0.008 ; FF ; IC     ; 4      ; MLABCELL_X117_Y117_N0  ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|add_2~41|cin                                                                                                                                                                                                                                                                                                      ;
;   5.363 ;   0.114 ; FF ; CELL   ; 1      ; MLABCELL_X117_Y117_N3  ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|add_2~45|cout                                                                                                                                                                                                                                                                                                     ;
;   5.363 ;   0.000 ; FF ; CELL   ; 3      ; MLABCELL_X117_Y117_N6  ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|add_2~49|cin                                                                                                                                                                                                                                                                                                      ;
;   5.396 ;   0.033 ; FR ; CELL   ; 1      ; MLABCELL_X117_Y117_N9  ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|add_2~53|cout                                                                                                                                                                                                                                                                                                     ;
;   5.396 ;   0.000 ; RR ; CELL   ; 3      ; MLABCELL_X117_Y117_N12 ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|add_2~57|cin                                                                                                                                                                                                                                                                                                      ;
;   5.421 ;   0.025 ; RF ; CELL   ; 1      ; MLABCELL_X117_Y117_N15 ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|add_2~61|cout                                                                                                                                                                                                                                                                                                     ;
;   5.421 ;   0.000 ; FF ; CELL   ; 3      ; MLABCELL_X117_Y117_N18 ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|add_2~65|cin                                                                                                                                                                                                                                                                                                      ;
;   5.455 ;   0.034 ; FR ; CELL   ; 1      ; MLABCELL_X117_Y117_N21 ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|add_2~69|cout                                                                                                                                                                                                                                                                                                     ;
;   5.455 ;   0.000 ; RR ; CELL   ; 3      ; MLABCELL_X117_Y117_N24 ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|add_2~73|cin                                                                                                                                                                                                                                                                                                      ;
;   5.688 ;   0.233 ; RR ; CELL   ; 1      ; MLABCELL_X117_Y117_N27 ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|add_2~77|sumout                                                                                                                                                                                                                                                                                                   ;
;   5.693 ;   0.005 ; RR ; CELL   ; 1      ; MLABCELL_X117_Y117_N27 ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|add_2~77~la_mlab/laboutt[18]                                                                                                                                                                                                                                                                                      ;
;   5.849 ;   0.156 ; RR ; IC     ; 4      ; LABCELL_X118_Y117_N3   ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|add_1~5|datac                                                                                                                                                                                                                                                                                                     ;
;   5.960 ;   0.111 ; RF ; CELL   ; 1      ; LABCELL_X118_Y117_N3   ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|add_1~5|shareout                                                                                                                                                                                                                                                                                                  ;
;   5.960 ;   0.000 ; FF ; CELL   ; 4      ; LABCELL_X118_Y117_N6   ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|add_1~9|sharein                                                                                                                                                                                                                                                                                                   ;
;   6.440 ;   0.480 ; FR ; CELL   ; 3      ; LABCELL_X118_Y117_N30  ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|add_1~41|cin                                                                                                                                                                                                                                                                                                      ;
;   6.630 ;   0.190 ; RF ; CELL   ; 1      ; LABCELL_X118_Y117_N30  ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|add_1~41|sumout                                                                                                                                                                                                                                                                                                   ;
;   6.634 ;   0.004 ; FF ; CELL   ; 1      ; LABCELL_X118_Y117_N30  ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|add_1~41~la_lab/laboutb[1]                                                                                                                                                                                                                                                                                        ;
;   6.843 ;   0.209 ; FF ; IC     ; 1      ; MLABCELL_X119_Y117_N54 ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama93|portadatain[0] ;
;   6.843 ;   0.000 ; FF ; CELL   ; 0      ; MLABCELL_X119_Y117_N54 ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama93~reg0           ;
+---------+---------+----+--------+--------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+---------+----+------+--------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location               ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------+---------+----+------+--------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;      ;        ;                        ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; 5.116   ; 4.116   ;    ;      ;        ;                        ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;   1.000 ;   0.000 ;    ;      ;        ;                        ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;   1.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X77_Y29_N12    ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;   1.354 ;   0.354 ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I0        ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   1.763 ;   0.409 ; RR ; CELL ; 434    ; CLKCTRL_2A_G_I0        ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;   1.763 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port          ;            ; stencil_2d_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;   1.763 ;   0.000 ; RR ; CELL ; 6196   ; Boundary Port          ;            ; stencil_2d_inst|clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;   4.731 ;   2.968 ; RR ; IC   ; 1      ; MLABCELL_X119_Y117_N54 ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama93|clk0 ;
;   4.731 ;   0.000 ; RR ; CELL ; 0      ; MLABCELL_X119_Y117_N54 ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama93~reg0 ;
;   5.116 ;   0.385 ;    ;      ;        ;                        ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; 5.138   ; 0.022   ;    ; uTsu ; 0      ; MLABCELL_X119_Y117_N54 ;            ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama93~reg0 ;
+---------+---------+----+------+--------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #5: Setup slack is -1.701 (VIOLATED)
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|redist4_i_llvm_fpga_pop_i32_r_026_pop13_stencil_2d3_out_data_out_1_q[8]~DUPLICATE                                                                                                                                                                                                                       ;
; To Node                         ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama93~reg0 ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; Data Arrival Time               ; 6.839                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; Data Required Time              ; 5.138                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; Slack                           ; -1.701 (VIOLATED)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.044 ;       ;             ;            ;       ;       ;
; Data Delay             ; 2.679  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 2     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.690       ; 89         ; 0.000 ; 3.179 ;
;    Cell                ;        ; 3     ; 0.470       ; 11         ; 0.000 ; 0.470 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 0.531       ; 20         ; 0.008 ; 0.209 ;
;    Cell                ;        ; 16    ; 1.940       ; 72         ; 0.000 ; 0.593 ;
;    uTco                ;        ; 1     ; 0.208       ; 8          ; 0.208 ; 0.208 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.322       ; 89         ; 0.000 ; 2.968 ;
;    Cell                ;        ; 3     ; 0.409       ; 11         ; 0.000 ; 0.409 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------+---------+----+--------+--------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location               ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------+---------+----+--------+--------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                        ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                        ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
; 4.160   ; 4.160   ;    ;        ;        ;                        ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ;    ;        ;        ;                        ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12    ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.511 ;   0.511 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0        ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   0.981 ;   0.470 ; RR ; CELL   ; 434    ; CLKCTRL_2A_G_I0        ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;   0.981 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port          ;            ; stencil_2d_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;   0.981 ;   0.000 ; RR ; CELL   ; 6196   ; Boundary Port          ;            ; stencil_2d_inst|clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;   4.160 ;   3.179 ; RR ; IC     ; 1      ; FF_X118_Y118_N53       ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|redist4_i_llvm_fpga_pop_i32_r_026_pop13_stencil_2d3_out_data_out_1_q[8]~DUPLICATE|clk                                                                                                                                                                                                                             ;
;   4.160 ;   0.000 ; RR ; CELL   ; 1      ; FF_X118_Y118_N53       ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|redist4_i_llvm_fpga_pop_i32_r_026_pop13_stencil_2d3_out_data_out_1_q[8]~DUPLICATE                                                                                                                                                                                                                                 ;
; 6.839   ; 2.679   ;    ;        ;        ;                        ;            ; data path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   4.368 ;   0.208 ; RR ; uTco   ; 1      ; FF_X118_Y118_N53       ;            ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|redist4_i_llvm_fpga_pop_i32_r_026_pop13_stencil_2d3_out_data_out_1_q[8]~DUPLICATE|q                                                                                                                                                                                                                               ;
;   4.540 ;   0.172 ; RR ; CELL   ; 1      ; FF_X118_Y118_N53       ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|redist4_i_llvm_fpga_pop_i32_r_026_pop13_stencil_2d3_out_data_out_1_q[8]~DUPLICATE~la_lab/laboutb[15]                                                                                                                                                                                                              ;
;   4.698 ;   0.158 ; RR ; IC     ; 3      ; MLABCELL_X117_Y118_N24 ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|add_2~33|dataf                                                                                                                                                                                                                                                                                                    ;
;   5.235 ;   0.537 ; RF ; CELL   ; 1      ; MLABCELL_X117_Y118_N27 ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|add_2~37|cout                                                                                                                                                                                                                                                                                                     ;
;   5.243 ;   0.008 ; FF ; IC     ; 4      ; MLABCELL_X117_Y117_N0  ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|add_2~41|cin                                                                                                                                                                                                                                                                                                      ;
;   5.357 ;   0.114 ; FF ; CELL   ; 1      ; MLABCELL_X117_Y117_N3  ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|add_2~45|cout                                                                                                                                                                                                                                                                                                     ;
;   5.357 ;   0.000 ; FF ; CELL   ; 3      ; MLABCELL_X117_Y117_N6  ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|add_2~49|cin                                                                                                                                                                                                                                                                                                      ;
;   5.390 ;   0.033 ; FR ; CELL   ; 1      ; MLABCELL_X117_Y117_N9  ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|add_2~53|cout                                                                                                                                                                                                                                                                                                     ;
;   5.390 ;   0.000 ; RR ; CELL   ; 3      ; MLABCELL_X117_Y117_N12 ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|add_2~57|cin                                                                                                                                                                                                                                                                                                      ;
;   5.415 ;   0.025 ; RF ; CELL   ; 1      ; MLABCELL_X117_Y117_N15 ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|add_2~61|cout                                                                                                                                                                                                                                                                                                     ;
;   5.415 ;   0.000 ; FF ; CELL   ; 3      ; MLABCELL_X117_Y117_N18 ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|add_2~65|cin                                                                                                                                                                                                                                                                                                      ;
;   5.449 ;   0.034 ; FR ; CELL   ; 1      ; MLABCELL_X117_Y117_N21 ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|add_2~69|cout                                                                                                                                                                                                                                                                                                     ;
;   5.449 ;   0.000 ; RR ; CELL   ; 3      ; MLABCELL_X117_Y117_N24 ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|add_2~73|cin                                                                                                                                                                                                                                                                                                      ;
;   5.682 ;   0.233 ; RR ; CELL   ; 1      ; MLABCELL_X117_Y117_N27 ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|add_2~77|sumout                                                                                                                                                                                                                                                                                                   ;
;   5.687 ;   0.005 ; RR ; CELL   ; 1      ; MLABCELL_X117_Y117_N27 ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|add_2~77~la_mlab/laboutt[18]                                                                                                                                                                                                                                                                                      ;
;   5.843 ;   0.156 ; RR ; IC     ; 4      ; LABCELL_X118_Y117_N3   ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|add_1~5|datac                                                                                                                                                                                                                                                                                                     ;
;   6.436 ;   0.593 ; RR ; CELL   ; 3      ; LABCELL_X118_Y117_N30  ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|add_1~41|cin                                                                                                                                                                                                                                                                                                      ;
;   6.626 ;   0.190 ; RF ; CELL   ; 1      ; LABCELL_X118_Y117_N30  ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|add_1~41|sumout                                                                                                                                                                                                                                                                                                   ;
;   6.630 ;   0.004 ; FF ; CELL   ; 1      ; LABCELL_X118_Y117_N30  ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|add_1~41~la_lab/laboutb[1]                                                                                                                                                                                                                                                                                        ;
;   6.839 ;   0.209 ; FF ; IC     ; 1      ; MLABCELL_X119_Y117_N54 ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama93|portadatain[0] ;
;   6.839 ;   0.000 ; FF ; CELL   ; 0      ; MLABCELL_X119_Y117_N54 ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama93~reg0           ;
+---------+---------+----+--------+--------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+---------+----+------+--------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location               ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------+---------+----+------+--------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;      ;        ;                        ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; 5.116   ; 4.116   ;    ;      ;        ;                        ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;   1.000 ;   0.000 ;    ;      ;        ;                        ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;   1.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X77_Y29_N12    ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;   1.354 ;   0.354 ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I0        ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   1.763 ;   0.409 ; RR ; CELL ; 434    ; CLKCTRL_2A_G_I0        ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;   1.763 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port          ;            ; stencil_2d_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;   1.763 ;   0.000 ; RR ; CELL ; 6196   ; Boundary Port          ;            ; stencil_2d_inst|clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;   4.731 ;   2.968 ; RR ; IC   ; 1      ; MLABCELL_X119_Y117_N54 ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama93|clk0 ;
;   4.731 ;   0.000 ; RR ; CELL ; 0      ; MLABCELL_X119_Y117_N54 ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama93~reg0 ;
;   5.116 ;   0.385 ;    ;      ;        ;                        ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; 5.138   ; 0.022   ;    ; uTsu ; 0      ; MLABCELL_X119_Y117_N54 ;            ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama93~reg0 ;
+---------+---------+----+------+--------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #6: Setup slack is -1.699 (VIOLATED)
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|redist4_i_llvm_fpga_pop_i32_r_026_pop13_stencil_2d3_out_data_out_1_q[8]~DUPLICATE                                                                                                                                                                                                                       ;
; To Node                         ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama93~reg0 ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; Data Arrival Time               ; 6.837                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; Data Required Time              ; 5.138                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; Slack                           ; -1.699 (VIOLATED)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.044 ;       ;             ;            ;       ;       ;
; Data Delay             ; 2.677  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 2     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.690       ; 89         ; 0.000 ; 3.179 ;
;    Cell                ;        ; 3     ; 0.470       ; 11         ; 0.000 ; 0.470 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 0.531       ; 20         ; 0.008 ; 0.209 ;
;    Cell                ;        ; 18    ; 1.938       ; 72         ; 0.000 ; 0.537 ;
;    uTco                ;        ; 1     ; 0.208       ; 8          ; 0.208 ; 0.208 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.322       ; 89         ; 0.000 ; 2.968 ;
;    Cell                ;        ; 3     ; 0.409       ; 11         ; 0.000 ; 0.409 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------+---------+----+--------+--------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location               ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------+---------+----+--------+--------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                        ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                        ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
; 4.160   ; 4.160   ;    ;        ;        ;                        ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ;    ;        ;        ;                        ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12    ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.511 ;   0.511 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0        ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   0.981 ;   0.470 ; RR ; CELL   ; 434    ; CLKCTRL_2A_G_I0        ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;   0.981 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port          ;            ; stencil_2d_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;   0.981 ;   0.000 ; RR ; CELL   ; 6196   ; Boundary Port          ;            ; stencil_2d_inst|clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;   4.160 ;   3.179 ; RR ; IC     ; 1      ; FF_X118_Y118_N53       ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|redist4_i_llvm_fpga_pop_i32_r_026_pop13_stencil_2d3_out_data_out_1_q[8]~DUPLICATE|clk                                                                                                                                                                                                                             ;
;   4.160 ;   0.000 ; RR ; CELL   ; 1      ; FF_X118_Y118_N53       ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|redist4_i_llvm_fpga_pop_i32_r_026_pop13_stencil_2d3_out_data_out_1_q[8]~DUPLICATE                                                                                                                                                                                                                                 ;
; 6.837   ; 2.677   ;    ;        ;        ;                        ;            ; data path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   4.368 ;   0.208 ; RR ; uTco   ; 1      ; FF_X118_Y118_N53       ;            ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|redist4_i_llvm_fpga_pop_i32_r_026_pop13_stencil_2d3_out_data_out_1_q[8]~DUPLICATE|q                                                                                                                                                                                                                               ;
;   4.540 ;   0.172 ; RR ; CELL   ; 1      ; FF_X118_Y118_N53       ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|redist4_i_llvm_fpga_pop_i32_r_026_pop13_stencil_2d3_out_data_out_1_q[8]~DUPLICATE~la_lab/laboutb[15]                                                                                                                                                                                                              ;
;   4.698 ;   0.158 ; RR ; IC     ; 3      ; MLABCELL_X117_Y118_N24 ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|add_2~33|dataf                                                                                                                                                                                                                                                                                                    ;
;   5.235 ;   0.537 ; RF ; CELL   ; 1      ; MLABCELL_X117_Y118_N27 ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|add_2~37|cout                                                                                                                                                                                                                                                                                                     ;
;   5.243 ;   0.008 ; FF ; IC     ; 4      ; MLABCELL_X117_Y117_N0  ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|add_2~41|cin                                                                                                                                                                                                                                                                                                      ;
;   5.357 ;   0.114 ; FF ; CELL   ; 1      ; MLABCELL_X117_Y117_N3  ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|add_2~45|cout                                                                                                                                                                                                                                                                                                     ;
;   5.357 ;   0.000 ; FF ; CELL   ; 3      ; MLABCELL_X117_Y117_N6  ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|add_2~49|cin                                                                                                                                                                                                                                                                                                      ;
;   5.390 ;   0.033 ; FR ; CELL   ; 1      ; MLABCELL_X117_Y117_N9  ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|add_2~53|cout                                                                                                                                                                                                                                                                                                     ;
;   5.390 ;   0.000 ; RR ; CELL   ; 3      ; MLABCELL_X117_Y117_N12 ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|add_2~57|cin                                                                                                                                                                                                                                                                                                      ;
;   5.415 ;   0.025 ; RF ; CELL   ; 1      ; MLABCELL_X117_Y117_N15 ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|add_2~61|cout                                                                                                                                                                                                                                                                                                     ;
;   5.415 ;   0.000 ; FF ; CELL   ; 3      ; MLABCELL_X117_Y117_N18 ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|add_2~65|cin                                                                                                                                                                                                                                                                                                      ;
;   5.449 ;   0.034 ; FR ; CELL   ; 1      ; MLABCELL_X117_Y117_N21 ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|add_2~69|cout                                                                                                                                                                                                                                                                                                     ;
;   5.449 ;   0.000 ; RR ; CELL   ; 3      ; MLABCELL_X117_Y117_N24 ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|add_2~73|cin                                                                                                                                                                                                                                                                                                      ;
;   5.682 ;   0.233 ; RR ; CELL   ; 1      ; MLABCELL_X117_Y117_N27 ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|add_2~77|sumout                                                                                                                                                                                                                                                                                                   ;
;   5.687 ;   0.005 ; RR ; CELL   ; 1      ; MLABCELL_X117_Y117_N27 ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|add_2~77~la_mlab/laboutt[18]                                                                                                                                                                                                                                                                                      ;
;   5.843 ;   0.156 ; RR ; IC     ; 4      ; LABCELL_X118_Y117_N3   ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|add_1~5|datac                                                                                                                                                                                                                                                                                                     ;
;   5.954 ;   0.111 ; RF ; CELL   ; 1      ; LABCELL_X118_Y117_N3   ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|add_1~5|shareout                                                                                                                                                                                                                                                                                                  ;
;   5.954 ;   0.000 ; FF ; CELL   ; 4      ; LABCELL_X118_Y117_N6   ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|add_1~9|sharein                                                                                                                                                                                                                                                                                                   ;
;   6.434 ;   0.480 ; FR ; CELL   ; 3      ; LABCELL_X118_Y117_N30  ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|add_1~41|cin                                                                                                                                                                                                                                                                                                      ;
;   6.624 ;   0.190 ; RF ; CELL   ; 1      ; LABCELL_X118_Y117_N30  ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|add_1~41|sumout                                                                                                                                                                                                                                                                                                   ;
;   6.628 ;   0.004 ; FF ; CELL   ; 1      ; LABCELL_X118_Y117_N30  ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|add_1~41~la_lab/laboutb[1]                                                                                                                                                                                                                                                                                        ;
;   6.837 ;   0.209 ; FF ; IC     ; 1      ; MLABCELL_X119_Y117_N54 ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama93|portadatain[0] ;
;   6.837 ;   0.000 ; FF ; CELL   ; 0      ; MLABCELL_X119_Y117_N54 ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama93~reg0           ;
+---------+---------+----+--------+--------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+---------+----+------+--------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location               ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------+---------+----+------+--------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;      ;        ;                        ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; 5.116   ; 4.116   ;    ;      ;        ;                        ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;   1.000 ;   0.000 ;    ;      ;        ;                        ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;   1.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X77_Y29_N12    ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;   1.354 ;   0.354 ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I0        ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   1.763 ;   0.409 ; RR ; CELL ; 434    ; CLKCTRL_2A_G_I0        ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;   1.763 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port          ;            ; stencil_2d_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;   1.763 ;   0.000 ; RR ; CELL ; 6196   ; Boundary Port          ;            ; stencil_2d_inst|clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;   4.731 ;   2.968 ; RR ; IC   ; 1      ; MLABCELL_X119_Y117_N54 ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama93|clk0 ;
;   4.731 ;   0.000 ; RR ; CELL ; 0      ; MLABCELL_X119_Y117_N54 ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama93~reg0 ;
;   5.116 ;   0.385 ;    ;      ;        ;                        ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; 5.138   ; 0.022   ;    ; uTsu ; 0      ; MLABCELL_X119_Y117_N54 ;            ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama93~reg0 ;
+---------+---------+----+------+--------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #7: Setup slack is -1.698 (VIOLATED)
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|redist4_i_llvm_fpga_pop_i32_r_026_pop13_stencil_2d3_out_data_out_1_q[6]~DUPLICATE                                                                                                                                                                                                                       ;
; To Node                         ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama95~reg0 ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; Data Arrival Time               ; 6.830                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; Data Required Time              ; 5.132                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; Slack                           ; -1.698 (VIOLATED)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.044 ;       ;             ;            ;       ;       ;
; Data Delay             ; 2.670  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 2     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.690       ; 89         ; 0.000 ; 3.179 ;
;    Cell                ;        ; 3     ; 0.470       ; 11         ; 0.000 ; 0.470 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 0.482       ; 18         ; 0.010 ; 0.172 ;
;    Cell                ;        ; 18    ; 1.979       ; 74         ; 0.000 ; 0.593 ;
;    uTco                ;        ; 1     ; 0.209       ; 8          ; 0.209 ; 0.209 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.322       ; 89         ; 0.000 ; 2.968 ;
;    Cell                ;        ; 3     ; 0.409       ; 11         ; 0.000 ; 0.409 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------+---------+----+--------+--------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location               ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------+---------+----+--------+--------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                        ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                        ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
; 4.160   ; 4.160   ;    ;        ;        ;                        ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ;    ;        ;        ;                        ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12    ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.511 ;   0.511 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0        ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   0.981 ;   0.470 ; RR ; CELL   ; 434    ; CLKCTRL_2A_G_I0        ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;   0.981 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port          ;            ; stencil_2d_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;   0.981 ;   0.000 ; RR ; CELL   ; 6196   ; Boundary Port          ;            ; stencil_2d_inst|clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;   4.160 ;   3.179 ; RR ; IC     ; 1      ; FF_X118_Y118_N41       ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|redist4_i_llvm_fpga_pop_i32_r_026_pop13_stencil_2d3_out_data_out_1_q[6]~DUPLICATE|clk                                                                                                                                                                                                                             ;
;   4.160 ;   0.000 ; RR ; CELL   ; 1      ; FF_X118_Y118_N41       ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|redist4_i_llvm_fpga_pop_i32_r_026_pop13_stencil_2d3_out_data_out_1_q[6]~DUPLICATE                                                                                                                                                                                                                                 ;
; 6.830   ; 2.670   ;    ;        ;        ;                        ;            ; data path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   4.369 ;   0.209 ; RR ; uTco   ; 1      ; FF_X118_Y118_N41       ;            ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|redist4_i_llvm_fpga_pop_i32_r_026_pop13_stencil_2d3_out_data_out_1_q[6]~DUPLICATE|q                                                                                                                                                                                                                               ;
;   4.541 ;   0.172 ; RR ; CELL   ; 2      ; FF_X118_Y118_N41       ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|redist4_i_llvm_fpga_pop_i32_r_026_pop13_stencil_2d3_out_data_out_1_q[6]~DUPLICATE~la_lab/laboutb[7]                                                                                                                                                                                                               ;
;   4.713 ;   0.172 ; RR ; IC     ; 4      ; MLABCELL_X117_Y118_N18 ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|add_2~25|dataf                                                                                                                                                                                                                                                                                                    ;
;   5.261 ;   0.548 ; RR ; CELL   ; 1      ; MLABCELL_X117_Y118_N27 ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|add_2~37|cout                                                                                                                                                                                                                                                                                                     ;
;   5.271 ;   0.010 ; RR ; IC     ; 4      ; MLABCELL_X117_Y117_N0  ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|add_2~41|cin                                                                                                                                                                                                                                                                                                      ;
;   5.378 ;   0.107 ; RR ; CELL   ; 1      ; MLABCELL_X117_Y117_N3  ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|add_2~45|cout                                                                                                                                                                                                                                                                                                     ;
;   5.378 ;   0.000 ; RR ; CELL   ; 3      ; MLABCELL_X117_Y117_N6  ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|add_2~49|cin                                                                                                                                                                                                                                                                                                      ;
;   5.408 ;   0.030 ; RF ; CELL   ; 1      ; MLABCELL_X117_Y117_N9  ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|add_2~53|cout                                                                                                                                                                                                                                                                                                     ;
;   5.408 ;   0.000 ; FF ; CELL   ; 3      ; MLABCELL_X117_Y117_N12 ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|add_2~57|cin                                                                                                                                                                                                                                                                                                      ;
;   5.438 ;   0.030 ; FR ; CELL   ; 1      ; MLABCELL_X117_Y117_N15 ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|add_2~61|cout                                                                                                                                                                                                                                                                                                     ;
;   5.438 ;   0.000 ; RR ; CELL   ; 3      ; MLABCELL_X117_Y117_N18 ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|add_2~65|cin                                                                                                                                                                                                                                                                                                      ;
;   5.469 ;   0.031 ; RF ; CELL   ; 1      ; MLABCELL_X117_Y117_N21 ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|add_2~69|cout                                                                                                                                                                                                                                                                                                     ;
;   5.469 ;   0.000 ; FF ; CELL   ; 3      ; MLABCELL_X117_Y117_N24 ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|add_2~73|cin                                                                                                                                                                                                                                                                                                      ;
;   5.699 ;   0.230 ; FR ; CELL   ; 1      ; MLABCELL_X117_Y117_N27 ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|add_2~77|sumout                                                                                                                                                                                                                                                                                                   ;
;   5.704 ;   0.005 ; RR ; CELL   ; 1      ; MLABCELL_X117_Y117_N27 ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|add_2~77~la_mlab/laboutt[18]                                                                                                                                                                                                                                                                                      ;
;   5.860 ;   0.156 ; RR ; IC     ; 4      ; LABCELL_X118_Y117_N3   ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|add_1~5|datac                                                                                                                                                                                                                                                                                                     ;
;   6.453 ;   0.593 ; RR ; CELL   ; 3      ; LABCELL_X118_Y117_N30  ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|add_1~41|cin                                                                                                                                                                                                                                                                                                      ;
;   6.483 ;   0.030 ; RF ; CELL   ; 1      ; LABCELL_X118_Y117_N33  ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|add_1~45|cout                                                                                                                                                                                                                                                                                                     ;
;   6.483 ;   0.000 ; FF ; CELL   ; 1      ; LABCELL_X118_Y117_N36  ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|add_1~49|cin                                                                                                                                                                                                                                                                                                      ;
;   6.682 ;   0.199 ; FF ; CELL   ; 1      ; LABCELL_X118_Y117_N36  ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|add_1~49|sumout                                                                                                                                                                                                                                                                                                   ;
;   6.686 ;   0.004 ; FF ; CELL   ; 1      ; LABCELL_X118_Y117_N36  ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|add_1~49~la_lab/laboutb[4]                                                                                                                                                                                                                                                                                        ;
;   6.830 ;   0.144 ; FF ; IC     ; 1      ; MLABCELL_X119_Y117_N9  ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama95|portadatain[0] ;
;   6.830 ;   0.000 ; FF ; CELL   ; 0      ; MLABCELL_X119_Y117_N9  ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama95~reg0           ;
+---------+---------+----+--------+--------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-----------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------+---------+----+------+--------+-----------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;      ;        ;                       ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; 5.116   ; 4.116   ;    ;      ;        ;                       ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;   1.000 ;   0.000 ;    ;      ;        ;                       ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;   1.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X77_Y29_N12   ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;   1.354 ;   0.354 ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I0       ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   1.763 ;   0.409 ; RR ; CELL ; 434    ; CLKCTRL_2A_G_I0       ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;   1.763 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port         ;            ; stencil_2d_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;   1.763 ;   0.000 ; RR ; CELL ; 6196   ; Boundary Port         ;            ; stencil_2d_inst|clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;   4.731 ;   2.968 ; RR ; IC   ; 1      ; MLABCELL_X119_Y117_N9 ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama95|clk0 ;
;   4.731 ;   0.000 ; RR ; CELL ; 0      ; MLABCELL_X119_Y117_N9 ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama95~reg0 ;
;   5.116 ;   0.385 ;    ;      ;        ;                       ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; 5.132   ; 0.016   ;    ; uTsu ; 0      ; MLABCELL_X119_Y117_N9 ;            ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama95~reg0 ;
+---------+---------+----+------+--------+-----------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #8: Setup slack is -1.696 (VIOLATED)
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|redist4_i_llvm_fpga_pop_i32_r_026_pop13_stencil_2d3_out_data_out_1_q[6]~DUPLICATE                                                                                                                                                                                                                       ;
; To Node                         ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama95~reg0 ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; Data Arrival Time               ; 6.828                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; Data Required Time              ; 5.132                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; Slack                           ; -1.696 (VIOLATED)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.044 ;       ;             ;            ;       ;       ;
; Data Delay             ; 2.668  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 2     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.690       ; 89         ; 0.000 ; 3.179 ;
;    Cell                ;        ; 3     ; 0.470       ; 11         ; 0.000 ; 0.470 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 0.482       ; 18         ; 0.010 ; 0.172 ;
;    Cell                ;        ; 20    ; 1.977       ; 74         ; 0.000 ; 0.548 ;
;    uTco                ;        ; 1     ; 0.209       ; 8          ; 0.209 ; 0.209 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.322       ; 89         ; 0.000 ; 2.968 ;
;    Cell                ;        ; 3     ; 0.409       ; 11         ; 0.000 ; 0.409 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------+---------+----+--------+--------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location               ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------+---------+----+--------+--------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                        ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                        ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
; 4.160   ; 4.160   ;    ;        ;        ;                        ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ;    ;        ;        ;                        ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12    ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.511 ;   0.511 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0        ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   0.981 ;   0.470 ; RR ; CELL   ; 434    ; CLKCTRL_2A_G_I0        ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;   0.981 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port          ;            ; stencil_2d_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;   0.981 ;   0.000 ; RR ; CELL   ; 6196   ; Boundary Port          ;            ; stencil_2d_inst|clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;   4.160 ;   3.179 ; RR ; IC     ; 1      ; FF_X118_Y118_N41       ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|redist4_i_llvm_fpga_pop_i32_r_026_pop13_stencil_2d3_out_data_out_1_q[6]~DUPLICATE|clk                                                                                                                                                                                                                             ;
;   4.160 ;   0.000 ; RR ; CELL   ; 1      ; FF_X118_Y118_N41       ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|redist4_i_llvm_fpga_pop_i32_r_026_pop13_stencil_2d3_out_data_out_1_q[6]~DUPLICATE                                                                                                                                                                                                                                 ;
; 6.828   ; 2.668   ;    ;        ;        ;                        ;            ; data path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   4.369 ;   0.209 ; RR ; uTco   ; 1      ; FF_X118_Y118_N41       ;            ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|redist4_i_llvm_fpga_pop_i32_r_026_pop13_stencil_2d3_out_data_out_1_q[6]~DUPLICATE|q                                                                                                                                                                                                                               ;
;   4.541 ;   0.172 ; RR ; CELL   ; 2      ; FF_X118_Y118_N41       ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|redist4_i_llvm_fpga_pop_i32_r_026_pop13_stencil_2d3_out_data_out_1_q[6]~DUPLICATE~la_lab/laboutb[7]                                                                                                                                                                                                               ;
;   4.713 ;   0.172 ; RR ; IC     ; 4      ; MLABCELL_X117_Y118_N18 ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|add_2~25|dataf                                                                                                                                                                                                                                                                                                    ;
;   5.261 ;   0.548 ; RR ; CELL   ; 1      ; MLABCELL_X117_Y118_N27 ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|add_2~37|cout                                                                                                                                                                                                                                                                                                     ;
;   5.271 ;   0.010 ; RR ; IC     ; 4      ; MLABCELL_X117_Y117_N0  ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|add_2~41|cin                                                                                                                                                                                                                                                                                                      ;
;   5.378 ;   0.107 ; RR ; CELL   ; 1      ; MLABCELL_X117_Y117_N3  ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|add_2~45|cout                                                                                                                                                                                                                                                                                                     ;
;   5.378 ;   0.000 ; RR ; CELL   ; 3      ; MLABCELL_X117_Y117_N6  ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|add_2~49|cin                                                                                                                                                                                                                                                                                                      ;
;   5.408 ;   0.030 ; RF ; CELL   ; 1      ; MLABCELL_X117_Y117_N9  ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|add_2~53|cout                                                                                                                                                                                                                                                                                                     ;
;   5.408 ;   0.000 ; FF ; CELL   ; 3      ; MLABCELL_X117_Y117_N12 ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|add_2~57|cin                                                                                                                                                                                                                                                                                                      ;
;   5.438 ;   0.030 ; FR ; CELL   ; 1      ; MLABCELL_X117_Y117_N15 ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|add_2~61|cout                                                                                                                                                                                                                                                                                                     ;
;   5.438 ;   0.000 ; RR ; CELL   ; 3      ; MLABCELL_X117_Y117_N18 ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|add_2~65|cin                                                                                                                                                                                                                                                                                                      ;
;   5.469 ;   0.031 ; RF ; CELL   ; 1      ; MLABCELL_X117_Y117_N21 ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|add_2~69|cout                                                                                                                                                                                                                                                                                                     ;
;   5.469 ;   0.000 ; FF ; CELL   ; 3      ; MLABCELL_X117_Y117_N24 ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|add_2~73|cin                                                                                                                                                                                                                                                                                                      ;
;   5.699 ;   0.230 ; FR ; CELL   ; 1      ; MLABCELL_X117_Y117_N27 ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|add_2~77|sumout                                                                                                                                                                                                                                                                                                   ;
;   5.704 ;   0.005 ; RR ; CELL   ; 1      ; MLABCELL_X117_Y117_N27 ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|add_2~77~la_mlab/laboutt[18]                                                                                                                                                                                                                                                                                      ;
;   5.860 ;   0.156 ; RR ; IC     ; 4      ; LABCELL_X118_Y117_N3   ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|add_1~5|datac                                                                                                                                                                                                                                                                                                     ;
;   5.971 ;   0.111 ; RF ; CELL   ; 1      ; LABCELL_X118_Y117_N3   ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|add_1~5|shareout                                                                                                                                                                                                                                                                                                  ;
;   5.971 ;   0.000 ; FF ; CELL   ; 4      ; LABCELL_X118_Y117_N6   ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|add_1~9|sharein                                                                                                                                                                                                                                                                                                   ;
;   6.451 ;   0.480 ; FR ; CELL   ; 3      ; LABCELL_X118_Y117_N30  ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|add_1~41|cin                                                                                                                                                                                                                                                                                                      ;
;   6.481 ;   0.030 ; RF ; CELL   ; 1      ; LABCELL_X118_Y117_N33  ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|add_1~45|cout                                                                                                                                                                                                                                                                                                     ;
;   6.481 ;   0.000 ; FF ; CELL   ; 1      ; LABCELL_X118_Y117_N36  ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|add_1~49|cin                                                                                                                                                                                                                                                                                                      ;
;   6.680 ;   0.199 ; FF ; CELL   ; 1      ; LABCELL_X118_Y117_N36  ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|add_1~49|sumout                                                                                                                                                                                                                                                                                                   ;
;   6.684 ;   0.004 ; FF ; CELL   ; 1      ; LABCELL_X118_Y117_N36  ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|add_1~49~la_lab/laboutb[4]                                                                                                                                                                                                                                                                                        ;
;   6.828 ;   0.144 ; FF ; IC     ; 1      ; MLABCELL_X119_Y117_N9  ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama95|portadatain[0] ;
;   6.828 ;   0.000 ; FF ; CELL   ; 0      ; MLABCELL_X119_Y117_N9  ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama95~reg0           ;
+---------+---------+----+--------+--------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-----------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------+---------+----+------+--------+-----------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;      ;        ;                       ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; 5.116   ; 4.116   ;    ;      ;        ;                       ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;   1.000 ;   0.000 ;    ;      ;        ;                       ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;   1.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X77_Y29_N12   ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;   1.354 ;   0.354 ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I0       ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   1.763 ;   0.409 ; RR ; CELL ; 434    ; CLKCTRL_2A_G_I0       ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;   1.763 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port         ;            ; stencil_2d_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;   1.763 ;   0.000 ; RR ; CELL ; 6196   ; Boundary Port         ;            ; stencil_2d_inst|clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;   4.731 ;   2.968 ; RR ; IC   ; 1      ; MLABCELL_X119_Y117_N9 ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama95|clk0 ;
;   4.731 ;   0.000 ; RR ; CELL ; 0      ; MLABCELL_X119_Y117_N9 ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama95~reg0 ;
;   5.116 ;   0.385 ;    ;      ;        ;                       ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; 5.132   ; 0.016   ;    ; uTsu ; 0      ; MLABCELL_X119_Y117_N9 ;            ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama95~reg0 ;
+---------+---------+----+------+--------+-----------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #9: Setup slack is -1.691 (VIOLATED)
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|redist4_i_llvm_fpga_pop_i32_r_026_pop13_stencil_2d3_out_data_out_1_q[7]                                                                                                                                                                                                                                 ;
; To Node                         ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama93~reg0 ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; Data Arrival Time               ; 6.861                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; Data Required Time              ; 5.170                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; Slack                           ; -1.691 (VIOLATED)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.014 ;       ;             ;            ;       ;       ;
; Data Delay             ; 2.699  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 2     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.692       ; 89         ; 0.000 ; 3.181 ;
;    Cell                ;        ; 3     ; 0.470       ; 11         ; 0.000 ; 0.470 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 0.643       ; 24         ; 0.010 ; 0.268 ;
;    Cell                ;        ; 16    ; 1.847       ; 68         ; 0.000 ; 0.593 ;
;    uTco                ;        ; 1     ; 0.209       ; 8          ; 0.209 ; 0.209 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.322       ; 89         ; 0.000 ; 2.968 ;
;    Cell                ;        ; 3     ; 0.409       ; 11         ; 0.000 ; 0.409 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------+---------+----+--------+--------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location               ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------+---------+----+--------+--------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                        ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                        ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
; 4.162   ; 4.162   ;    ;        ;        ;                        ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ;    ;        ;        ;                        ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12    ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.511 ;   0.511 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0        ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   0.981 ;   0.470 ; RR ; CELL   ; 434    ; CLKCTRL_2A_G_I0        ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;   0.981 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port          ;            ; stencil_2d_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;   0.981 ;   0.000 ; RR ; CELL   ; 6196   ; Boundary Port          ;            ; stencil_2d_inst|clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;   4.162 ;   3.181 ; RR ; IC     ; 1      ; FF_X118_Y117_N53       ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|redist4_i_llvm_fpga_pop_i32_r_026_pop13_stencil_2d3_out_data_out_1_q[7]|clk                                                                                                                                                                                                                                       ;
;   4.162 ;   0.000 ; RR ; CELL   ; 1      ; FF_X118_Y117_N53       ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|redist4_i_llvm_fpga_pop_i32_r_026_pop13_stencil_2d3_out_data_out_1_q[7]                                                                                                                                                                                                                                           ;
; 6.861   ; 2.699   ;    ;        ;        ;                        ;            ; data path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   4.371 ;   0.209 ; RR ; uTco   ; 1      ; FF_X118_Y117_N53       ;            ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|redist4_i_llvm_fpga_pop_i32_r_026_pop13_stencil_2d3_out_data_out_1_q[7]|q                                                                                                                                                                                                                                         ;
;   4.548 ;   0.177 ; RR ; CELL   ; 4      ; FF_X118_Y117_N53       ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|redist4_i_llvm_fpga_pop_i32_r_026_pop13_stencil_2d3_out_data_out_1_q[7]~la_lab/laboutb[15]                                                                                                                                                                                                                        ;
;   4.816 ;   0.268 ; RR ; IC     ; 3      ; MLABCELL_X117_Y118_N21 ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|add_2~29|datad                                                                                                                                                                                                                                                                                                    ;
;   5.266 ;   0.450 ; RR ; CELL   ; 1      ; MLABCELL_X117_Y118_N27 ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|add_2~37|cout                                                                                                                                                                                                                                                                                                     ;
;   5.276 ;   0.010 ; RR ; IC     ; 4      ; MLABCELL_X117_Y117_N0  ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|add_2~41|cin                                                                                                                                                                                                                                                                                                      ;
;   5.383 ;   0.107 ; RR ; CELL   ; 1      ; MLABCELL_X117_Y117_N3  ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|add_2~45|cout                                                                                                                                                                                                                                                                                                     ;
;   5.383 ;   0.000 ; RR ; CELL   ; 3      ; MLABCELL_X117_Y117_N6  ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|add_2~49|cin                                                                                                                                                                                                                                                                                                      ;
;   5.413 ;   0.030 ; RF ; CELL   ; 1      ; MLABCELL_X117_Y117_N9  ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|add_2~53|cout                                                                                                                                                                                                                                                                                                     ;
;   5.413 ;   0.000 ; FF ; CELL   ; 3      ; MLABCELL_X117_Y117_N12 ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|add_2~57|cin                                                                                                                                                                                                                                                                                                      ;
;   5.443 ;   0.030 ; FR ; CELL   ; 1      ; MLABCELL_X117_Y117_N15 ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|add_2~61|cout                                                                                                                                                                                                                                                                                                     ;
;   5.443 ;   0.000 ; RR ; CELL   ; 3      ; MLABCELL_X117_Y117_N18 ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|add_2~65|cin                                                                                                                                                                                                                                                                                                      ;
;   5.474 ;   0.031 ; RF ; CELL   ; 1      ; MLABCELL_X117_Y117_N21 ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|add_2~69|cout                                                                                                                                                                                                                                                                                                     ;
;   5.474 ;   0.000 ; FF ; CELL   ; 3      ; MLABCELL_X117_Y117_N24 ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|add_2~73|cin                                                                                                                                                                                                                                                                                                      ;
;   5.704 ;   0.230 ; FR ; CELL   ; 1      ; MLABCELL_X117_Y117_N27 ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|add_2~77|sumout                                                                                                                                                                                                                                                                                                   ;
;   5.709 ;   0.005 ; RR ; CELL   ; 1      ; MLABCELL_X117_Y117_N27 ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|add_2~77~la_mlab/laboutt[18]                                                                                                                                                                                                                                                                                      ;
;   5.865 ;   0.156 ; RR ; IC     ; 4      ; LABCELL_X118_Y117_N3   ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|add_1~5|datac                                                                                                                                                                                                                                                                                                     ;
;   6.458 ;   0.593 ; RR ; CELL   ; 3      ; LABCELL_X118_Y117_N30  ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|add_1~41|cin                                                                                                                                                                                                                                                                                                      ;
;   6.648 ;   0.190 ; RF ; CELL   ; 1      ; LABCELL_X118_Y117_N30  ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|add_1~41|sumout                                                                                                                                                                                                                                                                                                   ;
;   6.652 ;   0.004 ; FF ; CELL   ; 1      ; LABCELL_X118_Y117_N30  ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|add_1~41~la_lab/laboutb[1]                                                                                                                                                                                                                                                                                        ;
;   6.861 ;   0.209 ; FF ; IC     ; 1      ; MLABCELL_X119_Y117_N54 ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama93|portadatain[0] ;
;   6.861 ;   0.000 ; FF ; CELL   ; 0      ; MLABCELL_X119_Y117_N54 ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama93~reg0           ;
+---------+---------+----+--------+--------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+---------+----+------+--------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location               ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------+---------+----+------+--------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;      ;        ;                        ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; 5.148   ; 4.148   ;    ;      ;        ;                        ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;   1.000 ;   0.000 ;    ;      ;        ;                        ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;   1.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X77_Y29_N12    ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;   1.354 ;   0.354 ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I0        ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   1.763 ;   0.409 ; RR ; CELL ; 434    ; CLKCTRL_2A_G_I0        ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;   1.763 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port          ;            ; stencil_2d_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;   1.763 ;   0.000 ; RR ; CELL ; 6196   ; Boundary Port          ;            ; stencil_2d_inst|clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;   4.731 ;   2.968 ; RR ; IC   ; 1      ; MLABCELL_X119_Y117_N54 ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama93|clk0 ;
;   4.731 ;   0.000 ; RR ; CELL ; 0      ; MLABCELL_X119_Y117_N54 ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama93~reg0 ;
;   5.148 ;   0.417 ;    ;      ;        ;                        ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; 5.170   ; 0.022   ;    ; uTsu ; 0      ; MLABCELL_X119_Y117_N54 ;            ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama93~reg0 ;
+---------+---------+----+------+--------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #10: Setup slack is -1.689 (VIOLATED)
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|redist4_i_llvm_fpga_pop_i32_r_026_pop13_stencil_2d3_out_data_out_1_q[7]                                                                                                                                                                                                                                 ;
; To Node                         ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama93~reg0 ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; Data Arrival Time               ; 6.859                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; Data Required Time              ; 5.170                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; Slack                           ; -1.689 (VIOLATED)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.014 ;       ;             ;            ;       ;       ;
; Data Delay             ; 2.697  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 2     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.692       ; 89         ; 0.000 ; 3.181 ;
;    Cell                ;        ; 3     ; 0.470       ; 11         ; 0.000 ; 0.470 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 0.643       ; 24         ; 0.010 ; 0.268 ;
;    Cell                ;        ; 18    ; 1.845       ; 68         ; 0.000 ; 0.480 ;
;    uTco                ;        ; 1     ; 0.209       ; 8          ; 0.209 ; 0.209 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.322       ; 89         ; 0.000 ; 2.968 ;
;    Cell                ;        ; 3     ; 0.409       ; 11         ; 0.000 ; 0.409 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------+---------+----+--------+--------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location               ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------+---------+----+--------+--------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                        ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                        ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
; 4.162   ; 4.162   ;    ;        ;        ;                        ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ;    ;        ;        ;                        ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12    ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.511 ;   0.511 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0        ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   0.981 ;   0.470 ; RR ; CELL   ; 434    ; CLKCTRL_2A_G_I0        ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;   0.981 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port          ;            ; stencil_2d_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;   0.981 ;   0.000 ; RR ; CELL   ; 6196   ; Boundary Port          ;            ; stencil_2d_inst|clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;   4.162 ;   3.181 ; RR ; IC     ; 1      ; FF_X118_Y117_N53       ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|redist4_i_llvm_fpga_pop_i32_r_026_pop13_stencil_2d3_out_data_out_1_q[7]|clk                                                                                                                                                                                                                                       ;
;   4.162 ;   0.000 ; RR ; CELL   ; 1      ; FF_X118_Y117_N53       ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|redist4_i_llvm_fpga_pop_i32_r_026_pop13_stencil_2d3_out_data_out_1_q[7]                                                                                                                                                                                                                                           ;
; 6.859   ; 2.697   ;    ;        ;        ;                        ;            ; data path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   4.371 ;   0.209 ; RR ; uTco   ; 1      ; FF_X118_Y117_N53       ;            ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|redist4_i_llvm_fpga_pop_i32_r_026_pop13_stencil_2d3_out_data_out_1_q[7]|q                                                                                                                                                                                                                                         ;
;   4.548 ;   0.177 ; RR ; CELL   ; 4      ; FF_X118_Y117_N53       ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|redist4_i_llvm_fpga_pop_i32_r_026_pop13_stencil_2d3_out_data_out_1_q[7]~la_lab/laboutb[15]                                                                                                                                                                                                                        ;
;   4.816 ;   0.268 ; RR ; IC     ; 3      ; MLABCELL_X117_Y118_N21 ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|add_2~29|datad                                                                                                                                                                                                                                                                                                    ;
;   5.266 ;   0.450 ; RR ; CELL   ; 1      ; MLABCELL_X117_Y118_N27 ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|add_2~37|cout                                                                                                                                                                                                                                                                                                     ;
;   5.276 ;   0.010 ; RR ; IC     ; 4      ; MLABCELL_X117_Y117_N0  ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|add_2~41|cin                                                                                                                                                                                                                                                                                                      ;
;   5.383 ;   0.107 ; RR ; CELL   ; 1      ; MLABCELL_X117_Y117_N3  ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|add_2~45|cout                                                                                                                                                                                                                                                                                                     ;
;   5.383 ;   0.000 ; RR ; CELL   ; 3      ; MLABCELL_X117_Y117_N6  ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|add_2~49|cin                                                                                                                                                                                                                                                                                                      ;
;   5.413 ;   0.030 ; RF ; CELL   ; 1      ; MLABCELL_X117_Y117_N9  ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|add_2~53|cout                                                                                                                                                                                                                                                                                                     ;
;   5.413 ;   0.000 ; FF ; CELL   ; 3      ; MLABCELL_X117_Y117_N12 ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|add_2~57|cin                                                                                                                                                                                                                                                                                                      ;
;   5.443 ;   0.030 ; FR ; CELL   ; 1      ; MLABCELL_X117_Y117_N15 ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|add_2~61|cout                                                                                                                                                                                                                                                                                                     ;
;   5.443 ;   0.000 ; RR ; CELL   ; 3      ; MLABCELL_X117_Y117_N18 ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|add_2~65|cin                                                                                                                                                                                                                                                                                                      ;
;   5.474 ;   0.031 ; RF ; CELL   ; 1      ; MLABCELL_X117_Y117_N21 ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|add_2~69|cout                                                                                                                                                                                                                                                                                                     ;
;   5.474 ;   0.000 ; FF ; CELL   ; 3      ; MLABCELL_X117_Y117_N24 ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|add_2~73|cin                                                                                                                                                                                                                                                                                                      ;
;   5.704 ;   0.230 ; FR ; CELL   ; 1      ; MLABCELL_X117_Y117_N27 ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|add_2~77|sumout                                                                                                                                                                                                                                                                                                   ;
;   5.709 ;   0.005 ; RR ; CELL   ; 1      ; MLABCELL_X117_Y117_N27 ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|add_2~77~la_mlab/laboutt[18]                                                                                                                                                                                                                                                                                      ;
;   5.865 ;   0.156 ; RR ; IC     ; 4      ; LABCELL_X118_Y117_N3   ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|add_1~5|datac                                                                                                                                                                                                                                                                                                     ;
;   5.976 ;   0.111 ; RF ; CELL   ; 1      ; LABCELL_X118_Y117_N3   ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|add_1~5|shareout                                                                                                                                                                                                                                                                                                  ;
;   5.976 ;   0.000 ; FF ; CELL   ; 4      ; LABCELL_X118_Y117_N6   ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|add_1~9|sharein                                                                                                                                                                                                                                                                                                   ;
;   6.456 ;   0.480 ; FR ; CELL   ; 3      ; LABCELL_X118_Y117_N30  ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|add_1~41|cin                                                                                                                                                                                                                                                                                                      ;
;   6.646 ;   0.190 ; RF ; CELL   ; 1      ; LABCELL_X118_Y117_N30  ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|add_1~41|sumout                                                                                                                                                                                                                                                                                                   ;
;   6.650 ;   0.004 ; FF ; CELL   ; 1      ; LABCELL_X118_Y117_N30  ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|add_1~41~la_lab/laboutb[1]                                                                                                                                                                                                                                                                                        ;
;   6.859 ;   0.209 ; FF ; IC     ; 1      ; MLABCELL_X119_Y117_N54 ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama93|portadatain[0] ;
;   6.859 ;   0.000 ; FF ; CELL   ; 0      ; MLABCELL_X119_Y117_N54 ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama93~reg0           ;
+---------+---------+----+--------+--------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+---------+----+------+--------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location               ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------+---------+----+------+--------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;      ;        ;                        ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; 5.148   ; 4.148   ;    ;      ;        ;                        ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;   1.000 ;   0.000 ;    ;      ;        ;                        ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;   1.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X77_Y29_N12    ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;   1.354 ;   0.354 ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I0        ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   1.763 ;   0.409 ; RR ; CELL ; 434    ; CLKCTRL_2A_G_I0        ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;   1.763 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port          ;            ; stencil_2d_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;   1.763 ;   0.000 ; RR ; CELL ; 6196   ; Boundary Port          ;            ; stencil_2d_inst|clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;   4.731 ;   2.968 ; RR ; IC   ; 1      ; MLABCELL_X119_Y117_N54 ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama93|clk0 ;
;   4.731 ;   0.000 ; RR ; CELL ; 0      ; MLABCELL_X119_Y117_N54 ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama93~reg0 ;
;   5.148 ;   0.417 ;    ;      ;        ;                        ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; 5.170   ; 0.022   ;    ; uTsu ; 0      ; MLABCELL_X119_Y117_N54 ;            ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama93~reg0 ;
+---------+---------+----+------+--------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



----------------
; Command Info ;
----------------
Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.019 

Tcl Command:
    report_timing -hold -panel_name {Worst-Case Timing Paths||Hold||clock} -to_clock [get_clocks {clock}] -npaths 10 -detail full_path

Options:
    -to_clock [get_clocks {clock}] 
    -hold 
    -npaths 10 
    -detail full_path 
    -panel_name {clock} 

Snapshot:
    final

Delay Models:
    Slow 900mV 100C Model
    Slow 900mV -40C Model
    Fast 900mV 100C Model
    Fast 900mV -40C Model


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                                  ; To Node                                                                                                                                                                                                                                                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ; Worst-Case Operating Conditions ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; 0.019 ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[3]                                                                                                                                       ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[4]                                                                                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.256      ; Fast 900mV -40C Model           ;
; 0.021 ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d0_aunroll_x|redist9_sync_together95_aunroll_x_in_c0_eni15_3_tpl_3_q[10]       ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d0_aunroll_x|redist9_sync_together95_aunroll_x_in_c0_eni15_3_tpl_3_outputreg0_q[10] ; clock        ; clock       ; 0.000        ; 0.000      ; 0.265      ; Fast 900mV -40C Model           ;
; 0.021 ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d0_aunroll_x|redist9_sync_together95_aunroll_x_in_c0_eni15_3_tpl_3_q[9]        ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d0_aunroll_x|redist9_sync_together95_aunroll_x_in_c0_eni15_3_tpl_3_outputreg0_q[9]  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.265      ; Fast 900mV -40C Model           ;
; 0.021 ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[2]                                                                                                                                       ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[3]                                                                                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.256      ; Fast 900mV -40C Model           ;
; 0.021 ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d7_stencil_2d3|thei_llvm_fpga_mem_unnamed_stencil_2d7_stencil_2d1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[1]                                                    ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d7_stencil_2d3|thei_llvm_fpga_mem_unnamed_stencil_2d7_stencil_2d1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[2]                                                         ; clock        ; clock       ; 0.000        ; 0.000      ; 0.254      ; Fast 900mV -40C Model           ;
; 0.021 ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[2]                                                                                                                                       ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[3]                                                                                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.257      ; Fast 900mV -40C Model           ;
; 0.022 ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d0_aunroll_x|redist9_sync_together95_aunroll_x_in_c0_eni15_3_tpl_3_delay_0[30] ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d0_aunroll_x|redist9_sync_together95_aunroll_x_in_c0_eni15_3_tpl_3_q[30]            ; clock        ; clock       ; 0.000        ; -0.001     ; 0.266      ; Fast 900mV -40C Model           ;
; 0.022 ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d0_aunroll_x|redist9_sync_together95_aunroll_x_in_c0_eni15_3_tpl_3_q[7]        ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d0_aunroll_x|redist9_sync_together95_aunroll_x_in_c0_eni15_3_tpl_3_outputreg0_q[7]  ; clock        ; clock       ; 0.000        ; -0.001     ; 0.272      ; Fast 900mV -40C Model           ;
; 0.022 ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d0_aunroll_x|redist9_sync_together95_aunroll_x_in_c0_eni15_3_tpl_3_q[3]        ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d0_aunroll_x|redist9_sync_together95_aunroll_x_in_c0_eni15_3_tpl_3_outputreg0_q[3]  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.271      ; Fast 900mV -40C Model           ;
; 0.023 ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d0_aunroll_x|redist9_sync_together95_aunroll_x_in_c0_eni15_3_tpl_3_delay_0[26] ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d0_aunroll_x|redist9_sync_together95_aunroll_x_in_c0_eni15_3_tpl_3_q[26]            ; clock        ; clock       ; 0.000        ; -0.001     ; 0.259      ; Fast 900mV -40C Model           ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+


Path #1: Hold slack is 0.019 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                           ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[3] ;
; To Node                         ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[4] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                             ;
; Data Arrival Time               ; 2.484                                                                                                                                                                                                                                                ;
; Data Required Time              ; 2.465                                                                                                                                                                                                                                                ;
; Slack                           ; 0.019                                                                                                                                                                                                                                                ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.256 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.004       ; 90         ; 0.000 ; 1.820 ;
;    Cell                ;       ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    Cell                ;       ; 2     ; 0.156       ; 61         ; 0.000 ; 0.156 ;
;    uTco                ;       ; 1     ; 0.100       ; 39         ; 0.100 ; 0.100 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.237       ; 90         ; 0.000 ; 1.964 ;
;    Cell                ;       ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                      ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                  ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                         ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                            ;
; 2.228   ; 2.228   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                               ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                    ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                      ;
;   0.408 ;   0.224 ; RR ; CELL   ; 434    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                     ;
;   0.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; stencil_2d_inst|clock|input                                                                                                                                                                                                                              ;
;   0.408 ;   0.000 ; RR ; CELL   ; 6196   ; Boundary Port       ;            ; stencil_2d_inst|clock                                                                                                                                                                                                                                    ;
;   2.228 ;   1.820 ; RR ; IC     ; 1      ; FF_X104_Y120_N31    ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[3]|clk ;
;   2.228 ;   0.000 ; RR ; CELL   ; 1      ; FF_X104_Y120_N31    ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[3]     ;
; 2.484   ; 0.256   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                ;
;   2.328 ;   0.100 ; FF ; uTco   ; 2      ; FF_X104_Y120_N31    ;            ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[3]|q   ;
;   2.484 ;   0.156 ; FF ; CELL   ; 1      ; FF_X104_Y120_N32    ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[4]|d   ;
;   2.484 ;   0.000 ; FF ; CELL   ; 1      ; FF_X104_Y120_N32    ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[4]     ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                      ;
+---------+----------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                  ;
+---------+----------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                          ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                            ;
; 2.228   ; 2.228    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                               ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                    ;
;   0.273 ;   0.273  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                      ;
;   0.531 ;   0.258  ; RR ; CELL   ; 434    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                     ;
;   0.531 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; stencil_2d_inst|clock|input                                                                                                                                                                                                                              ;
;   0.531 ;   0.000  ; RR ; CELL   ; 6196   ; Boundary Port       ;            ; stencil_2d_inst|clock                                                                                                                                                                                                                                    ;
;   2.495 ;   1.964  ; RR ; IC     ; 1      ; FF_X104_Y120_N32    ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[4]|clk ;
;   2.495 ;   0.000  ; RR ; CELL   ; 1      ; FF_X104_Y120_N32    ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[4]     ;
;   2.228 ;   -0.267 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                  ;
; 2.465   ; 0.237    ;    ; uTh    ; 1      ; FF_X104_Y120_N32    ;            ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[4]     ;
+---------+----------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #2: Hold slack is 0.021 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d0_aunroll_x|redist9_sync_together95_aunroll_x_in_c0_eni15_3_tpl_3_q[10]            ;
; To Node                         ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d0_aunroll_x|redist9_sync_together95_aunroll_x_in_c0_eni15_3_tpl_3_outputreg0_q[10] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                                                           ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                                                           ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                                                        ;
; Data Arrival Time               ; 2.488                                                                                                                                                                                                                                                                                                                                                                                           ;
; Data Required Time              ; 2.467                                                                                                                                                                                                                                                                                                                                                                                           ;
; Slack                           ; 0.021                                                                                                                                                                                                                                                                                                                                                                                           ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.265 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.999       ; 90         ; 0.000 ; 1.815 ;
;    Cell                ;       ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    Cell                ;       ; 2     ; 0.159       ; 60         ; 0.000 ; 0.159 ;
;    uTco                ;       ; 1     ; 0.106       ; 40         ; 0.106 ; 0.106 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.232       ; 90         ; 0.000 ; 1.959 ;
;    Cell                ;       ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                  ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                     ;
; 2.223   ; 2.223   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                        ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                    ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                             ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                               ;
;   0.408 ;   0.224 ; RR ; CELL   ; 434    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                              ;
;   0.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; stencil_2d_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                       ;
;   0.408 ;   0.000 ; RR ; CELL   ; 6196   ; Boundary Port       ;            ; stencil_2d_inst|clock                                                                                                                                                                                                                                                                                                                                                                             ;
;   2.223 ;   1.815 ; RR ; IC     ; 1      ; FF_X109_Y124_N50    ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d0_aunroll_x|redist9_sync_together95_aunroll_x_in_c0_eni15_3_tpl_3_q[10]|clk          ;
;   2.223 ;   0.000 ; RR ; CELL   ; 1      ; FF_X109_Y124_N50    ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d0_aunroll_x|redist9_sync_together95_aunroll_x_in_c0_eni15_3_tpl_3_q[10]              ;
; 2.488   ; 0.265   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                                                                                         ;
;   2.329 ;   0.106 ; FF ; uTco   ; 1      ; FF_X109_Y124_N50    ;            ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d0_aunroll_x|redist9_sync_together95_aunroll_x_in_c0_eni15_3_tpl_3_q[10]|q            ;
;   2.488 ;   0.159 ; FF ; CELL   ; 1      ; FF_X109_Y124_N49    ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d0_aunroll_x|redist9_sync_together95_aunroll_x_in_c0_eni15_3_tpl_3_outputreg0_q[10]|d ;
;   2.488 ;   0.000 ; FF ; CELL   ; 1      ; FF_X109_Y124_N49    ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d0_aunroll_x|redist9_sync_together95_aunroll_x_in_c0_eni15_3_tpl_3_outputreg0_q[10]   ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+----------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+----------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                     ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                       ;
; 2.223   ; 2.223    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                               ;
;   0.273 ;   0.273  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                 ;
;   0.531 ;   0.258  ; RR ; CELL   ; 434    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                ;
;   0.531 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; stencil_2d_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                         ;
;   0.531 ;   0.000  ; RR ; CELL   ; 6196   ; Boundary Port       ;            ; stencil_2d_inst|clock                                                                                                                                                                                                                                                                                                                                                                               ;
;   2.490 ;   1.959  ; RR ; IC     ; 1      ; FF_X109_Y124_N49    ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d0_aunroll_x|redist9_sync_together95_aunroll_x_in_c0_eni15_3_tpl_3_outputreg0_q[10]|clk ;
;   2.490 ;   0.000  ; RR ; CELL   ; 1      ; FF_X109_Y124_N49    ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d0_aunroll_x|redist9_sync_together95_aunroll_x_in_c0_eni15_3_tpl_3_outputreg0_q[10]     ;
;   2.223 ;   -0.267 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                             ;
; 2.467   ; 0.244    ;    ; uTh    ; 1      ; FF_X109_Y124_N49    ;            ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d0_aunroll_x|redist9_sync_together95_aunroll_x_in_c0_eni15_3_tpl_3_outputreg0_q[10]     ;
+---------+----------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #3: Hold slack is 0.021 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d0_aunroll_x|redist9_sync_together95_aunroll_x_in_c0_eni15_3_tpl_3_q[9]            ;
; To Node                         ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d0_aunroll_x|redist9_sync_together95_aunroll_x_in_c0_eni15_3_tpl_3_outputreg0_q[9] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                                                          ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                                                          ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                                                       ;
; Data Arrival Time               ; 2.487                                                                                                                                                                                                                                                                                                                                                                                          ;
; Data Required Time              ; 2.466                                                                                                                                                                                                                                                                                                                                                                                          ;
; Slack                           ; 0.021                                                                                                                                                                                                                                                                                                                                                                                          ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.265 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.998       ; 90         ; 0.000 ; 1.814 ;
;    Cell                ;       ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    Cell                ;       ; 2     ; 0.159       ; 60         ; 0.000 ; 0.159 ;
;    uTco                ;       ; 1     ; 0.106       ; 40         ; 0.106 ; 0.106 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.231       ; 90         ; 0.000 ; 1.958 ;
;    Cell                ;       ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                 ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                    ;
; 2.222   ; 2.222   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                            ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                              ;
;   0.408 ;   0.224 ; RR ; CELL   ; 434    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                             ;
;   0.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; stencil_2d_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.408 ;   0.000 ; RR ; CELL   ; 6196   ; Boundary Port       ;            ; stencil_2d_inst|clock                                                                                                                                                                                                                                                                                                                                                                            ;
;   2.222 ;   1.814 ; RR ; IC     ; 1      ; FF_X107_Y125_N44    ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d0_aunroll_x|redist9_sync_together95_aunroll_x_in_c0_eni15_3_tpl_3_q[9]|clk          ;
;   2.222 ;   0.000 ; RR ; CELL   ; 1      ; FF_X107_Y125_N44    ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d0_aunroll_x|redist9_sync_together95_aunroll_x_in_c0_eni15_3_tpl_3_q[9]              ;
; 2.487   ; 0.265   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                                                                                        ;
;   2.328 ;   0.106 ; FF ; uTco   ; 1      ; FF_X107_Y125_N44    ;            ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d0_aunroll_x|redist9_sync_together95_aunroll_x_in_c0_eni15_3_tpl_3_q[9]|q            ;
;   2.487 ;   0.159 ; FF ; CELL   ; 1      ; FF_X107_Y125_N43    ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d0_aunroll_x|redist9_sync_together95_aunroll_x_in_c0_eni15_3_tpl_3_outputreg0_q[9]|d ;
;   2.487 ;   0.000 ; FF ; CELL   ; 1      ; FF_X107_Y125_N43    ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d0_aunroll_x|redist9_sync_together95_aunroll_x_in_c0_eni15_3_tpl_3_outputreg0_q[9]   ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------+----------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+----------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                    ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                      ;
; 2.222   ; 2.222    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                         ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                              ;
;   0.273 ;   0.273  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                ;
;   0.531 ;   0.258  ; RR ; CELL   ; 434    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                               ;
;   0.531 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; stencil_2d_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                        ;
;   0.531 ;   0.000  ; RR ; CELL   ; 6196   ; Boundary Port       ;            ; stencil_2d_inst|clock                                                                                                                                                                                                                                                                                                                                                                              ;
;   2.489 ;   1.958  ; RR ; IC     ; 1      ; FF_X107_Y125_N43    ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d0_aunroll_x|redist9_sync_together95_aunroll_x_in_c0_eni15_3_tpl_3_outputreg0_q[9]|clk ;
;   2.489 ;   0.000  ; RR ; CELL   ; 1      ; FF_X107_Y125_N43    ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d0_aunroll_x|redist9_sync_together95_aunroll_x_in_c0_eni15_3_tpl_3_outputreg0_q[9]     ;
;   2.222 ;   -0.267 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                            ;
; 2.466   ; 0.244    ;    ; uTh    ; 1      ; FF_X107_Y125_N43    ;            ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d0_aunroll_x|redist9_sync_together95_aunroll_x_in_c0_eni15_3_tpl_3_outputreg0_q[9]     ;
+---------+----------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #4: Hold slack is 0.021 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                           ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[2] ;
; To Node                         ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[3] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                             ;
; Data Arrival Time               ; 2.485                                                                                                                                                                                                                                                ;
; Data Required Time              ; 2.464                                                                                                                                                                                                                                                ;
; Slack                           ; 0.021                                                                                                                                                                                                                                                ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.256 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.005       ; 90         ; 0.000 ; 1.821 ;
;    Cell                ;       ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    Cell                ;       ; 2     ; 0.159       ; 62         ; 0.000 ; 0.159 ;
;    uTco                ;       ; 1     ; 0.097       ; 38         ; 0.097 ; 0.097 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.238       ; 90         ; 0.000 ; 1.965 ;
;    Cell                ;       ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                      ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                  ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                         ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                            ;
; 2.229   ; 2.229   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                               ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                    ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                      ;
;   0.408 ;   0.224 ; RR ; CELL   ; 434    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                     ;
;   0.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; stencil_2d_inst|clock|input                                                                                                                                                                                                                              ;
;   0.408 ;   0.000 ; RR ; CELL   ; 6196   ; Boundary Port       ;            ; stencil_2d_inst|clock                                                                                                                                                                                                                                    ;
;   2.229 ;   1.821 ; RR ; IC     ; 1      ; FF_X105_Y116_N44    ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[2]|clk ;
;   2.229 ;   0.000 ; RR ; CELL   ; 1      ; FF_X105_Y116_N44    ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[2]     ;
; 2.485   ; 0.256   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                ;
;   2.326 ;   0.097 ; FF ; uTco   ; 2      ; FF_X105_Y116_N44    ;            ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[2]|q   ;
;   2.485 ;   0.159 ; FF ; CELL   ; 1      ; FF_X105_Y116_N43    ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[3]|d   ;
;   2.485 ;   0.000 ; FF ; CELL   ; 1      ; FF_X105_Y116_N43    ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[3]     ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                      ;
+---------+----------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                  ;
+---------+----------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                          ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                            ;
; 2.229   ; 2.229    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                               ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                    ;
;   0.273 ;   0.273  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                      ;
;   0.531 ;   0.258  ; RR ; CELL   ; 434    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                     ;
;   0.531 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; stencil_2d_inst|clock|input                                                                                                                                                                                                                              ;
;   0.531 ;   0.000  ; RR ; CELL   ; 6196   ; Boundary Port       ;            ; stencil_2d_inst|clock                                                                                                                                                                                                                                    ;
;   2.496 ;   1.965  ; RR ; IC     ; 1      ; FF_X105_Y116_N43    ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[3]|clk ;
;   2.496 ;   0.000  ; RR ; CELL   ; 1      ; FF_X105_Y116_N43    ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[3]     ;
;   2.229 ;   -0.267 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                  ;
; 2.464   ; 0.235    ;    ; uTh    ; 1      ; FF_X105_Y116_N43    ;            ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[3]     ;
+---------+----------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #5: Hold slack is 0.021 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                              ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                   ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d7_stencil_2d3|thei_llvm_fpga_mem_unnamed_stencil_2d7_stencil_2d1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[1] ;
; To Node                         ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d7_stencil_2d3|thei_llvm_fpga_mem_unnamed_stencil_2d7_stencil_2d1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[2] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                   ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                   ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                ;
; Data Arrival Time               ; 2.481                                                                                                                                                                                                                                                                                                                                   ;
; Data Required Time              ; 2.460                                                                                                                                                                                                                                                                                                                                   ;
; Slack                           ; 0.021                                                                                                                                                                                                                                                                                                                                   ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                                                                   ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.254 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.003       ; 90         ; 0.000 ; 1.819 ;
;    Cell                ;       ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    Cell                ;       ; 2     ; 0.155       ; 61         ; 0.000 ; 0.155 ;
;    uTco                ;       ; 1     ; 0.099       ; 39         ; 0.099 ; 0.099 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.236       ; 90         ; 0.000 ; 1.963 ;
;    Cell                ;       ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                     ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                            ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                               ;
; 2.227   ; 2.227   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                       ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                         ;
;   0.408 ;   0.224 ; RR ; CELL   ; 434    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                        ;
;   0.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; stencil_2d_inst|clock|input                                                                                                                                                                                                                                                                                                                 ;
;   0.408 ;   0.000 ; RR ; CELL   ; 6196   ; Boundary Port       ;            ; stencil_2d_inst|clock                                                                                                                                                                                                                                                                                                                       ;
;   2.227 ;   1.819 ; RR ; IC     ; 1      ; FF_X101_Y117_N37    ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d7_stencil_2d3|thei_llvm_fpga_mem_unnamed_stencil_2d7_stencil_2d1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[1]|clk ;
;   2.227 ;   0.000 ; RR ; CELL   ; 1      ; FF_X101_Y117_N37    ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d7_stencil_2d3|thei_llvm_fpga_mem_unnamed_stencil_2d7_stencil_2d1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[1]     ;
; 2.481   ; 0.254   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                                   ;
;   2.326 ;   0.099 ; FF ; uTco   ; 2      ; FF_X101_Y117_N37    ;            ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d7_stencil_2d3|thei_llvm_fpga_mem_unnamed_stencil_2d7_stencil_2d1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[1]|q   ;
;   2.481 ;   0.155 ; FF ; CELL   ; 1      ; FF_X101_Y117_N38    ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d7_stencil_2d3|thei_llvm_fpga_mem_unnamed_stencil_2d7_stencil_2d1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[2]|d   ;
;   2.481 ;   0.000 ; FF ; CELL   ; 1      ; FF_X101_Y117_N38    ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d7_stencil_2d3|thei_llvm_fpga_mem_unnamed_stencil_2d7_stencil_2d1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[2]     ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+----------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                     ;
+---------+----------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                             ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                               ;
; 2.227   ; 2.227    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                       ;
;   0.273 ;   0.273  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                         ;
;   0.531 ;   0.258  ; RR ; CELL   ; 434    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                        ;
;   0.531 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; stencil_2d_inst|clock|input                                                                                                                                                                                                                                                                                                                 ;
;   0.531 ;   0.000  ; RR ; CELL   ; 6196   ; Boundary Port       ;            ; stencil_2d_inst|clock                                                                                                                                                                                                                                                                                                                       ;
;   2.494 ;   1.963  ; RR ; IC     ; 1      ; FF_X101_Y117_N38    ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d7_stencil_2d3|thei_llvm_fpga_mem_unnamed_stencil_2d7_stencil_2d1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[2]|clk ;
;   2.494 ;   0.000  ; RR ; CELL   ; 1      ; FF_X101_Y117_N38    ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d7_stencil_2d3|thei_llvm_fpga_mem_unnamed_stencil_2d7_stencil_2d1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[2]     ;
;   2.227 ;   -0.267 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                     ;
; 2.460   ; 0.233    ;    ; uTh    ; 1      ; FF_X101_Y117_N38    ;            ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d7_stencil_2d3|thei_llvm_fpga_mem_unnamed_stencil_2d7_stencil_2d1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[2]     ;
+---------+----------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #6: Hold slack is 0.021 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                           ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[2] ;
; To Node                         ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[3] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                             ;
; Data Arrival Time               ; 2.485                                                                                                                                                                                                                                                ;
; Data Required Time              ; 2.464                                                                                                                                                                                                                                                ;
; Slack                           ; 0.021                                                                                                                                                                                                                                                ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.257 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.004       ; 90         ; 0.000 ; 1.820 ;
;    Cell                ;       ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    Cell                ;       ; 2     ; 0.159       ; 62         ; 0.000 ; 0.159 ;
;    uTco                ;       ; 1     ; 0.098       ; 38         ; 0.098 ; 0.098 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.237       ; 90         ; 0.000 ; 1.964 ;
;    Cell                ;       ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                      ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                  ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                         ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                            ;
; 2.228   ; 2.228   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                               ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                    ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                      ;
;   0.408 ;   0.224 ; RR ; CELL   ; 434    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                     ;
;   0.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; stencil_2d_inst|clock|input                                                                                                                                                                                                                              ;
;   0.408 ;   0.000 ; RR ; CELL   ; 6196   ; Boundary Port       ;            ; stencil_2d_inst|clock                                                                                                                                                                                                                                    ;
;   2.228 ;   1.820 ; RR ; IC     ; 1      ; FF_X109_Y108_N44    ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[2]|clk ;
;   2.228 ;   0.000 ; RR ; CELL   ; 1      ; FF_X109_Y108_N44    ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[2]     ;
; 2.485   ; 0.257   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                ;
;   2.326 ;   0.098 ; FF ; uTco   ; 2      ; FF_X109_Y108_N44    ;            ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[2]|q   ;
;   2.485 ;   0.159 ; FF ; CELL   ; 1      ; FF_X109_Y108_N43    ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[3]|d   ;
;   2.485 ;   0.000 ; FF ; CELL   ; 1      ; FF_X109_Y108_N43    ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[3]     ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                      ;
+---------+----------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                  ;
+---------+----------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                          ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                            ;
; 2.228   ; 2.228    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                               ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                    ;
;   0.273 ;   0.273  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                      ;
;   0.531 ;   0.258  ; RR ; CELL   ; 434    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                     ;
;   0.531 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; stencil_2d_inst|clock|input                                                                                                                                                                                                                              ;
;   0.531 ;   0.000  ; RR ; CELL   ; 6196   ; Boundary Port       ;            ; stencil_2d_inst|clock                                                                                                                                                                                                                                    ;
;   2.495 ;   1.964  ; RR ; IC     ; 1      ; FF_X109_Y108_N43    ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[3]|clk ;
;   2.495 ;   0.000  ; RR ; CELL   ; 1      ; FF_X109_Y108_N43    ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[3]     ;
;   2.228 ;   -0.267 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                  ;
; 2.464   ; 0.236    ;    ; uTh    ; 1      ; FF_X109_Y108_N43    ;            ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[3]     ;
+---------+----------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #7: Hold slack is 0.022 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d0_aunroll_x|redist9_sync_together95_aunroll_x_in_c0_eni15_3_tpl_3_delay_0[30] ;
; To Node                         ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d0_aunroll_x|redist9_sync_together95_aunroll_x_in_c0_eni15_3_tpl_3_q[30]       ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                                                      ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                                                      ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                                                   ;
; Data Arrival Time               ; 2.490                                                                                                                                                                                                                                                                                                                                                                                      ;
; Data Required Time              ; 2.468                                                                                                                                                                                                                                                                                                                                                                                      ;
; Slack                           ; 0.022                                                                                                                                                                                                                                                                                                                                                                                      ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                                                                                                                      ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.001 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.266  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.000       ; 90         ; 0.000 ; 1.816 ;
;    Cell                ;        ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    Cell                ;        ; 2     ; 0.159       ; 60         ; 0.000 ; 0.159 ;
;    uTco                ;        ; 1     ; 0.107       ; 40         ; 0.107 ; 0.107 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.232       ; 90         ; 0.000 ; 1.959 ;
;    Cell                ;        ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                               ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                  ;
; 2.224   ; 2.224   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                            ;
;   0.408 ;   0.224 ; RR ; CELL   ; 434    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                           ;
;   0.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; stencil_2d_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                    ;
;   0.408 ;   0.000 ; RR ; CELL   ; 6196   ; Boundary Port       ;            ; stencil_2d_inst|clock                                                                                                                                                                                                                                                                                                                                                                          ;
;   2.224 ;   1.816 ; RR ; IC     ; 1      ; FF_X109_Y125_N32    ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d0_aunroll_x|redist9_sync_together95_aunroll_x_in_c0_eni15_3_tpl_3_delay_0[30]|clk ;
;   2.224 ;   0.000 ; RR ; CELL   ; 1      ; FF_X109_Y125_N32    ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d0_aunroll_x|redist9_sync_together95_aunroll_x_in_c0_eni15_3_tpl_3_delay_0[30]     ;
; 2.490   ; 0.266   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                                                                                      ;
;   2.331 ;   0.107 ; FF ; uTco   ; 1      ; FF_X109_Y125_N32    ;            ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d0_aunroll_x|redist9_sync_together95_aunroll_x_in_c0_eni15_3_tpl_3_delay_0[30]|q   ;
;   2.490 ;   0.159 ; FF ; CELL   ; 1      ; FF_X109_Y125_N31    ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d0_aunroll_x|redist9_sync_together95_aunroll_x_in_c0_eni15_3_tpl_3_q[30]|d         ;
;   2.490 ;   0.000 ; FF ; CELL   ; 1      ; FF_X109_Y125_N31    ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d0_aunroll_x|redist9_sync_together95_aunroll_x_in_c0_eni15_3_tpl_3_q[30]           ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------+----------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------+----------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                                                          ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                            ;
; 2.223   ; 2.223    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                               ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                    ;
;   0.273 ;   0.273  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.531 ;   0.258  ; RR ; CELL   ; 434    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                     ;
;   0.531 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; stencil_2d_inst|clock|input                                                                                                                                                                                                                                                                                                                                                              ;
;   0.531 ;   0.000  ; RR ; CELL   ; 6196   ; Boundary Port       ;            ; stencil_2d_inst|clock                                                                                                                                                                                                                                                                                                                                                                    ;
;   2.490 ;   1.959  ; RR ; IC     ; 1      ; FF_X109_Y125_N31    ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d0_aunroll_x|redist9_sync_together95_aunroll_x_in_c0_eni15_3_tpl_3_q[30]|clk ;
;   2.490 ;   0.000  ; RR ; CELL   ; 1      ; FF_X109_Y125_N31    ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d0_aunroll_x|redist9_sync_together95_aunroll_x_in_c0_eni15_3_tpl_3_q[30]     ;
;   2.223 ;   -0.267 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                  ;
; 2.468   ; 0.245    ;    ; uTh    ; 1      ; FF_X109_Y125_N31    ;            ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d0_aunroll_x|redist9_sync_together95_aunroll_x_in_c0_eni15_3_tpl_3_q[30]     ;
+---------+----------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #8: Hold slack is 0.022 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d0_aunroll_x|redist9_sync_together95_aunroll_x_in_c0_eni15_3_tpl_3_q[7]            ;
; To Node                         ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d0_aunroll_x|redist9_sync_together95_aunroll_x_in_c0_eni15_3_tpl_3_outputreg0_q[7] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                                                          ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                                                          ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                                                       ;
; Data Arrival Time               ; 2.496                                                                                                                                                                                                                                                                                                                                                                                          ;
; Data Required Time              ; 2.474                                                                                                                                                                                                                                                                                                                                                                                          ;
; Slack                           ; 0.022                                                                                                                                                                                                                                                                                                                                                                                          ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.001 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.272  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.000       ; 90         ; 0.000 ; 1.816 ;
;    Cell                ;        ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    Cell                ;        ; 2     ; 0.159       ; 58         ; 0.000 ; 0.159 ;
;    uTco                ;        ; 1     ; 0.113       ; 42         ; 0.113 ; 0.113 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.232       ; 90         ; 0.000 ; 1.959 ;
;    Cell                ;        ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                 ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                    ;
; 2.224   ; 2.224   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                            ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                              ;
;   0.408 ;   0.224 ; RR ; CELL   ; 434    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                             ;
;   0.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; stencil_2d_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.408 ;   0.000 ; RR ; CELL   ; 6196   ; Boundary Port       ;            ; stencil_2d_inst|clock                                                                                                                                                                                                                                                                                                                                                                            ;
;   2.224 ;   1.816 ; RR ; IC     ; 1      ; FF_X109_Y125_N2     ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d0_aunroll_x|redist9_sync_together95_aunroll_x_in_c0_eni15_3_tpl_3_q[7]|clk          ;
;   2.224 ;   0.000 ; RR ; CELL   ; 1      ; FF_X109_Y125_N2     ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d0_aunroll_x|redist9_sync_together95_aunroll_x_in_c0_eni15_3_tpl_3_q[7]              ;
; 2.496   ; 0.272   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                                                                                        ;
;   2.337 ;   0.113 ; FF ; uTco   ; 1      ; FF_X109_Y125_N2     ;            ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d0_aunroll_x|redist9_sync_together95_aunroll_x_in_c0_eni15_3_tpl_3_q[7]|q            ;
;   2.496 ;   0.159 ; FF ; CELL   ; 1      ; FF_X109_Y125_N1     ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d0_aunroll_x|redist9_sync_together95_aunroll_x_in_c0_eni15_3_tpl_3_outputreg0_q[7]|d ;
;   2.496 ;   0.000 ; FF ; CELL   ; 1      ; FF_X109_Y125_N1     ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d0_aunroll_x|redist9_sync_together95_aunroll_x_in_c0_eni15_3_tpl_3_outputreg0_q[7]   ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------+----------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+----------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                    ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                      ;
; 2.223   ; 2.223    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                         ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                              ;
;   0.273 ;   0.273  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                ;
;   0.531 ;   0.258  ; RR ; CELL   ; 434    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                               ;
;   0.531 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; stencil_2d_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                        ;
;   0.531 ;   0.000  ; RR ; CELL   ; 6196   ; Boundary Port       ;            ; stencil_2d_inst|clock                                                                                                                                                                                                                                                                                                                                                                              ;
;   2.490 ;   1.959  ; RR ; IC     ; 1      ; FF_X109_Y125_N1     ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d0_aunroll_x|redist9_sync_together95_aunroll_x_in_c0_eni15_3_tpl_3_outputreg0_q[7]|clk ;
;   2.490 ;   0.000  ; RR ; CELL   ; 1      ; FF_X109_Y125_N1     ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d0_aunroll_x|redist9_sync_together95_aunroll_x_in_c0_eni15_3_tpl_3_outputreg0_q[7]     ;
;   2.223 ;   -0.267 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                            ;
; 2.474   ; 0.251    ;    ; uTh    ; 1      ; FF_X109_Y125_N1     ;            ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d0_aunroll_x|redist9_sync_together95_aunroll_x_in_c0_eni15_3_tpl_3_outputreg0_q[7]     ;
+---------+----------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #9: Hold slack is 0.022 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d0_aunroll_x|redist9_sync_together95_aunroll_x_in_c0_eni15_3_tpl_3_q[3]            ;
; To Node                         ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d0_aunroll_x|redist9_sync_together95_aunroll_x_in_c0_eni15_3_tpl_3_outputreg0_q[3] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                                                          ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                                                          ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                                                       ;
; Data Arrival Time               ; 2.493                                                                                                                                                                                                                                                                                                                                                                                          ;
; Data Required Time              ; 2.471                                                                                                                                                                                                                                                                                                                                                                                          ;
; Slack                           ; 0.022                                                                                                                                                                                                                                                                                                                                                                                          ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.271 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.998       ; 90         ; 0.000 ; 1.814 ;
;    Cell                ;       ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    Cell                ;       ; 2     ; 0.160       ; 59         ; 0.000 ; 0.160 ;
;    uTco                ;       ; 1     ; 0.111       ; 41         ; 0.111 ; 0.111 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.231       ; 90         ; 0.000 ; 1.958 ;
;    Cell                ;       ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                 ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                    ;
; 2.222   ; 2.222   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                            ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                              ;
;   0.408 ;   0.224 ; RR ; CELL   ; 434    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                             ;
;   0.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; stencil_2d_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.408 ;   0.000 ; RR ; CELL   ; 6196   ; Boundary Port       ;            ; stencil_2d_inst|clock                                                                                                                                                                                                                                                                                                                                                                            ;
;   2.222 ;   1.814 ; RR ; IC     ; 1      ; FF_X107_Y125_N26    ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d0_aunroll_x|redist9_sync_together95_aunroll_x_in_c0_eni15_3_tpl_3_q[3]|clk          ;
;   2.222 ;   0.000 ; RR ; CELL   ; 1      ; FF_X107_Y125_N26    ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d0_aunroll_x|redist9_sync_together95_aunroll_x_in_c0_eni15_3_tpl_3_q[3]              ;
; 2.493   ; 0.271   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                                                                                        ;
;   2.333 ;   0.111 ; FF ; uTco   ; 1      ; FF_X107_Y125_N26    ;            ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d0_aunroll_x|redist9_sync_together95_aunroll_x_in_c0_eni15_3_tpl_3_q[3]|q            ;
;   2.493 ;   0.160 ; FF ; CELL   ; 1      ; FF_X107_Y125_N25    ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d0_aunroll_x|redist9_sync_together95_aunroll_x_in_c0_eni15_3_tpl_3_outputreg0_q[3]|d ;
;   2.493 ;   0.000 ; FF ; CELL   ; 1      ; FF_X107_Y125_N25    ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d0_aunroll_x|redist9_sync_together95_aunroll_x_in_c0_eni15_3_tpl_3_outputreg0_q[3]   ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------+----------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+----------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                    ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                      ;
; 2.222   ; 2.222    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                         ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                              ;
;   0.273 ;   0.273  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                ;
;   0.531 ;   0.258  ; RR ; CELL   ; 434    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                               ;
;   0.531 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; stencil_2d_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                        ;
;   0.531 ;   0.000  ; RR ; CELL   ; 6196   ; Boundary Port       ;            ; stencil_2d_inst|clock                                                                                                                                                                                                                                                                                                                                                                              ;
;   2.489 ;   1.958  ; RR ; IC     ; 1      ; FF_X107_Y125_N25    ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d0_aunroll_x|redist9_sync_together95_aunroll_x_in_c0_eni15_3_tpl_3_outputreg0_q[3]|clk ;
;   2.489 ;   0.000  ; RR ; CELL   ; 1      ; FF_X107_Y125_N25    ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d0_aunroll_x|redist9_sync_together95_aunroll_x_in_c0_eni15_3_tpl_3_outputreg0_q[3]     ;
;   2.222 ;   -0.267 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                            ;
; 2.471   ; 0.249    ;    ; uTh    ; 1      ; FF_X107_Y125_N25    ;            ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d0_aunroll_x|redist9_sync_together95_aunroll_x_in_c0_eni15_3_tpl_3_outputreg0_q[3]     ;
+---------+----------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #10: Hold slack is 0.023 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d0_aunroll_x|redist9_sync_together95_aunroll_x_in_c0_eni15_3_tpl_3_delay_0[26] ;
; To Node                         ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d0_aunroll_x|redist9_sync_together95_aunroll_x_in_c0_eni15_3_tpl_3_q[26]       ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                                                      ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                                                      ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                                                   ;
; Data Arrival Time               ; 2.483                                                                                                                                                                                                                                                                                                                                                                                      ;
; Data Required Time              ; 2.460                                                                                                                                                                                                                                                                                                                                                                                      ;
; Slack                           ; 0.023                                                                                                                                                                                                                                                                                                                                                                                      ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                                                                                                                      ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.001 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.259  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.000       ; 90         ; 0.000 ; 1.816 ;
;    Cell                ;        ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    Cell                ;        ; 2     ; 0.158       ; 61         ; 0.000 ; 0.158 ;
;    uTco                ;        ; 1     ; 0.101       ; 39         ; 0.101 ; 0.101 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.232       ; 90         ; 0.000 ; 1.959 ;
;    Cell                ;        ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                               ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                  ;
; 2.224   ; 2.224   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                            ;
;   0.408 ;   0.224 ; RR ; CELL   ; 434    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                           ;
;   0.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; stencil_2d_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                    ;
;   0.408 ;   0.000 ; RR ; CELL   ; 6196   ; Boundary Port       ;            ; stencil_2d_inst|clock                                                                                                                                                                                                                                                                                                                                                                          ;
;   2.224 ;   1.816 ; RR ; IC     ; 1      ; FF_X110_Y125_N47    ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d0_aunroll_x|redist9_sync_together95_aunroll_x_in_c0_eni15_3_tpl_3_delay_0[26]|clk ;
;   2.224 ;   0.000 ; RR ; CELL   ; 1      ; FF_X110_Y125_N47    ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d0_aunroll_x|redist9_sync_together95_aunroll_x_in_c0_eni15_3_tpl_3_delay_0[26]     ;
; 2.483   ; 0.259   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                                                                                      ;
;   2.325 ;   0.101 ; FF ; uTco   ; 1      ; FF_X110_Y125_N47    ;            ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d0_aunroll_x|redist9_sync_together95_aunroll_x_in_c0_eni15_3_tpl_3_delay_0[26]|q   ;
;   2.483 ;   0.158 ; FF ; CELL   ; 1      ; FF_X110_Y125_N46    ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d0_aunroll_x|redist9_sync_together95_aunroll_x_in_c0_eni15_3_tpl_3_q[26]|d         ;
;   2.483 ;   0.000 ; FF ; CELL   ; 1      ; FF_X110_Y125_N46    ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d0_aunroll_x|redist9_sync_together95_aunroll_x_in_c0_eni15_3_tpl_3_q[26]           ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------+----------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------+----------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                                                          ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                            ;
; 2.223   ; 2.223    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                               ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                    ;
;   0.273 ;   0.273  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.531 ;   0.258  ; RR ; CELL   ; 434    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                     ;
;   0.531 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; stencil_2d_inst|clock|input                                                                                                                                                                                                                                                                                                                                                              ;
;   0.531 ;   0.000  ; RR ; CELL   ; 6196   ; Boundary Port       ;            ; stencil_2d_inst|clock                                                                                                                                                                                                                                                                                                                                                                    ;
;   2.490 ;   1.959  ; RR ; IC     ; 1      ; FF_X110_Y125_N46    ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d0_aunroll_x|redist9_sync_together95_aunroll_x_in_c0_eni15_3_tpl_3_q[26]|clk ;
;   2.490 ;   0.000  ; RR ; CELL   ; 1      ; FF_X110_Y125_N46    ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d0_aunroll_x|redist9_sync_together95_aunroll_x_in_c0_eni15_3_tpl_3_q[26]     ;
;   2.223 ;   -0.267 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                  ;
; 2.460   ; 0.237    ;    ; uTh    ; 1      ; FF_X110_Y125_N46    ;            ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d0_aunroll_x|redist9_sync_together95_aunroll_x_in_c0_eni15_3_tpl_3_q[26]     ;
+---------+----------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



----------------
; Command Info ;
----------------
Report Timing: Found 10 recovery paths (10 violated).  Worst case slack is -0.453 

Tcl Command:
    report_timing -recovery -panel_name {Worst-Case Timing Paths||Recovery||clock} -to_clock [get_clocks {clock}] -npaths 10 -detail full_path

Options:
    -to_clock [get_clocks {clock}] 
    -recovery 
    -npaths 10 
    -detail full_path 
    -panel_name {clock} 

Snapshot:
    final

Delay Models:
    Slow 900mV 100C Model
    Slow 900mV -40C Model
    Fast 900mV 100C Model
    Fast 900mV -40C Model


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; Slack  ; From Node      ; To Node                                                                                                                                                                                                                                                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ; Worst-Case Operating Conditions ;
+--------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; -0.453 ; sync_resetn[2] ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d0_aunroll_x|redist40_i_idxprom_stencil_2d22_vt_select_31_b_1_q[7]       ; clock        ; clock       ; 1.000        ; -0.063     ; 1.265      ; Slow 900mV 100C Model           ;
; -0.453 ; sync_resetn[2] ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d0_aunroll_x|redist40_i_idxprom_stencil_2d22_vt_select_31_b_1_q[3]       ; clock        ; clock       ; 1.000        ; -0.063     ; 1.265      ; Slow 900mV 100C Model           ;
; -0.452 ; sync_resetn[2] ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d0_aunroll_x|redist40_i_idxprom_stencil_2d22_vt_select_31_b_1_q[9]       ; clock        ; clock       ; 1.000        ; -0.063     ; 1.265      ; Slow 900mV 100C Model           ;
; -0.452 ; sync_resetn[2] ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d0_aunroll_x|redist40_i_idxprom_stencil_2d22_vt_select_31_b_1_q[2]       ; clock        ; clock       ; 1.000        ; -0.063     ; 1.265      ; Slow 900mV 100C Model           ;
; -0.452 ; sync_resetn[2] ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d0_aunroll_x|redist40_i_idxprom_stencil_2d22_vt_select_31_b_1_q[1]       ; clock        ; clock       ; 1.000        ; -0.063     ; 1.265      ; Slow 900mV 100C Model           ;
; -0.451 ; sync_resetn[2] ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d0_aunroll_x|redist40_i_idxprom_stencil_2d22_vt_select_31_b_1_q[8]       ; clock        ; clock       ; 1.000        ; -0.063     ; 1.265      ; Slow 900mV 100C Model           ;
; -0.451 ; sync_resetn[2] ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d0_aunroll_x|redist40_i_idxprom_stencil_2d22_vt_select_31_b_1_q[6]       ; clock        ; clock       ; 1.000        ; -0.063     ; 1.265      ; Slow 900mV 100C Model           ;
; -0.450 ; sync_resetn[2] ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d0_aunroll_x|redist40_i_idxprom_stencil_2d22_vt_select_31_b_1_q[0]       ; clock        ; clock       ; 1.000        ; -0.063     ; 1.265      ; Slow 900mV 100C Model           ;
; -0.449 ; sync_resetn[2] ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d0_aunroll_x|redist3_sync_together157_aunroll_x_in_c0_eni29_4_tpl_1_q[4] ; clock        ; clock       ; 1.000        ; -0.063     ; 1.265      ; Slow 900mV 100C Model           ;
; -0.448 ; sync_resetn[2] ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d0_aunroll_x|redist41_i_idxprom18_stencil_2d33_vt_select_31_b_1_q[0]     ; clock        ; clock       ; 1.000        ; -0.058     ; 1.256      ; Slow 900mV 100C Model           ;
+--------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+


Path #1: Recovery slack is -0.453 (VIOLATED)
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                        ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; sync_resetn[2]                                                                                                                                                                                                                                                                                                                                               ;
; To Node                         ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d0_aunroll_x|redist40_i_idxprom_stencil_2d22_vt_select_31_b_1_q[7] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                        ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                        ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                     ;
; Data Arrival Time               ; 5.391                                                                                                                                                                                                                                                                                                                                                        ;
; Data Required Time              ; 4.938                                                                                                                                                                                                                                                                                                                                                        ;
; Slack                           ; -0.453 (VIOLATED)                                                                                                                                                                                                                                                                                                                                            ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                                                                                                                                                                                                                                                        ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.063 ;       ;             ;            ;       ;       ;
; Data Delay             ; 1.265  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 3.700       ; 90         ; 0.486 ; 3.214 ;
;    Cell                ;        ; 2     ; 0.426       ; 10         ; 0.000 ; 0.426 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 0.912       ; 72         ; 0.000 ; 0.912 ;
;    Cell                ;        ; 3     ; 0.148       ; 12         ; 0.000 ; 0.148 ;
;    uTco                ;        ; 1     ; 0.205       ; 16         ; 0.205 ; 0.205 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.299       ; 90         ; 0.000 ; 2.959 ;
;    Cell                ;        ; 3     ; 0.376       ; 10         ; 0.000 ; 0.376 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                           ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                  ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                     ;
; 4.126   ; 4.126   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                        ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                    ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                             ;
;   0.486 ;   0.486 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                               ;
;   0.912 ;   0.426 ; RR ; CELL   ; 434    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                              ;
;   4.126 ;   3.214 ; RR ; IC     ; 1      ; FF_X107_Y118_N5     ; High Speed ; sync_resetn[2]|clk                                                                                                                                                                                                                                                                                                                                                ;
;   4.126 ;   0.000 ; RR ; CELL   ; 1      ; FF_X107_Y118_N5     ; High Speed ; sync_resetn[2]                                                                                                                                                                                                                                                                                                                                                    ;
; 5.391   ; 1.265   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                                                         ;
;   4.331 ;   0.205 ; RR ; uTco   ; 1      ; FF_X107_Y118_N5     ;            ; sync_resetn[2]|q                                                                                                                                                                                                                                                                                                                                                  ;
;   4.479 ;   0.148 ; RR ; CELL   ; 1      ; FF_X107_Y118_N5     ; High Speed ; sync_resetn[2]~la_mlab/laboutt[3]                                                                                                                                                                                                                                                                                                                                 ;
;   4.479 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; stencil_2d_inst|resetn|input                                                                                                                                                                                                                                                                                                                                      ;
;   4.479 ;   0.000 ; RR ; CELL   ; 2390   ; Boundary Port       ;            ; stencil_2d_inst|resetn                                                                                                                                                                                                                                                                                                                                            ;
;   5.391 ;   0.912 ; RR ; IC     ; 1      ; FF_X96_Y119_N23     ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d0_aunroll_x|redist40_i_idxprom_stencil_2d22_vt_select_31_b_1_q[7]|clrn ;
;   5.391 ;   0.000 ; RR ; CELL   ; 1      ; FF_X96_Y119_N23     ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d0_aunroll_x|redist40_i_idxprom_stencil_2d22_vt_select_31_b_1_q[7]      ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                          ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                                  ;
; 1.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                    ;
; 5.063   ; 4.063   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                       ;
;   1.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                   ;
;   1.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                            ;
;   1.340 ;   0.340 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                              ;
;   1.716 ;   0.376 ; RR ; CELL   ; 434    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                             ;
;   1.716 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; stencil_2d_inst|clock|input                                                                                                                                                                                                                                                                                                                                      ;
;   1.716 ;   0.000 ; RR ; CELL   ; 6196   ; Boundary Port       ;            ; stencil_2d_inst|clock                                                                                                                                                                                                                                                                                                                                            ;
;   4.675 ;   2.959 ; RR ; IC     ; 1      ; FF_X96_Y119_N23     ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d0_aunroll_x|redist40_i_idxprom_stencil_2d22_vt_select_31_b_1_q[7]|clk ;
;   4.675 ;   0.000 ; RR ; CELL   ; 1      ; FF_X96_Y119_N23     ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d0_aunroll_x|redist40_i_idxprom_stencil_2d22_vt_select_31_b_1_q[7]     ;
;   5.063 ;   0.388 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                          ;
; 4.938   ; -0.125  ;    ; uTsu   ; 1      ; FF_X96_Y119_N23     ;            ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d0_aunroll_x|redist40_i_idxprom_stencil_2d22_vt_select_31_b_1_q[7]     ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #2: Recovery slack is -0.453 (VIOLATED)
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                        ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; sync_resetn[2]                                                                                                                                                                                                                                                                                                                                               ;
; To Node                         ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d0_aunroll_x|redist40_i_idxprom_stencil_2d22_vt_select_31_b_1_q[3] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                        ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                        ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                     ;
; Data Arrival Time               ; 5.391                                                                                                                                                                                                                                                                                                                                                        ;
; Data Required Time              ; 4.938                                                                                                                                                                                                                                                                                                                                                        ;
; Slack                           ; -0.453 (VIOLATED)                                                                                                                                                                                                                                                                                                                                            ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                                                                                                                                                                                                                                                        ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.063 ;       ;             ;            ;       ;       ;
; Data Delay             ; 1.265  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 3.700       ; 90         ; 0.486 ; 3.214 ;
;    Cell                ;        ; 2     ; 0.426       ; 10         ; 0.000 ; 0.426 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 0.912       ; 72         ; 0.000 ; 0.912 ;
;    Cell                ;        ; 3     ; 0.148       ; 12         ; 0.000 ; 0.148 ;
;    uTco                ;        ; 1     ; 0.205       ; 16         ; 0.205 ; 0.205 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.299       ; 90         ; 0.000 ; 2.959 ;
;    Cell                ;        ; 3     ; 0.376       ; 10         ; 0.000 ; 0.376 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                           ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                  ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                     ;
; 4.126   ; 4.126   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                        ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                    ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                             ;
;   0.486 ;   0.486 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                               ;
;   0.912 ;   0.426 ; RR ; CELL   ; 434    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                              ;
;   4.126 ;   3.214 ; RR ; IC     ; 1      ; FF_X107_Y118_N5     ; High Speed ; sync_resetn[2]|clk                                                                                                                                                                                                                                                                                                                                                ;
;   4.126 ;   0.000 ; RR ; CELL   ; 1      ; FF_X107_Y118_N5     ; High Speed ; sync_resetn[2]                                                                                                                                                                                                                                                                                                                                                    ;
; 5.391   ; 1.265   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                                                         ;
;   4.331 ;   0.205 ; RR ; uTco   ; 1      ; FF_X107_Y118_N5     ;            ; sync_resetn[2]|q                                                                                                                                                                                                                                                                                                                                                  ;
;   4.479 ;   0.148 ; RR ; CELL   ; 1      ; FF_X107_Y118_N5     ; High Speed ; sync_resetn[2]~la_mlab/laboutt[3]                                                                                                                                                                                                                                                                                                                                 ;
;   4.479 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; stencil_2d_inst|resetn|input                                                                                                                                                                                                                                                                                                                                      ;
;   4.479 ;   0.000 ; RR ; CELL   ; 2390   ; Boundary Port       ;            ; stencil_2d_inst|resetn                                                                                                                                                                                                                                                                                                                                            ;
;   5.391 ;   0.912 ; RR ; IC     ; 1      ; FF_X96_Y119_N11     ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d0_aunroll_x|redist40_i_idxprom_stencil_2d22_vt_select_31_b_1_q[3]|clrn ;
;   5.391 ;   0.000 ; RR ; CELL   ; 1      ; FF_X96_Y119_N11     ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d0_aunroll_x|redist40_i_idxprom_stencil_2d22_vt_select_31_b_1_q[3]      ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                          ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                                  ;
; 1.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                    ;
; 5.063   ; 4.063   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                       ;
;   1.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                   ;
;   1.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                            ;
;   1.340 ;   0.340 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                              ;
;   1.716 ;   0.376 ; RR ; CELL   ; 434    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                             ;
;   1.716 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; stencil_2d_inst|clock|input                                                                                                                                                                                                                                                                                                                                      ;
;   1.716 ;   0.000 ; RR ; CELL   ; 6196   ; Boundary Port       ;            ; stencil_2d_inst|clock                                                                                                                                                                                                                                                                                                                                            ;
;   4.675 ;   2.959 ; RR ; IC     ; 1      ; FF_X96_Y119_N11     ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d0_aunroll_x|redist40_i_idxprom_stencil_2d22_vt_select_31_b_1_q[3]|clk ;
;   4.675 ;   0.000 ; RR ; CELL   ; 1      ; FF_X96_Y119_N11     ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d0_aunroll_x|redist40_i_idxprom_stencil_2d22_vt_select_31_b_1_q[3]     ;
;   5.063 ;   0.388 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                          ;
; 4.938   ; -0.125  ;    ; uTsu   ; 1      ; FF_X96_Y119_N11     ;            ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d0_aunroll_x|redist40_i_idxprom_stencil_2d22_vt_select_31_b_1_q[3]     ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #3: Recovery slack is -0.452 (VIOLATED)
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                        ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; sync_resetn[2]                                                                                                                                                                                                                                                                                                                                               ;
; To Node                         ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d0_aunroll_x|redist40_i_idxprom_stencil_2d22_vt_select_31_b_1_q[9] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                        ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                        ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                     ;
; Data Arrival Time               ; 5.391                                                                                                                                                                                                                                                                                                                                                        ;
; Data Required Time              ; 4.939                                                                                                                                                                                                                                                                                                                                                        ;
; Slack                           ; -0.452 (VIOLATED)                                                                                                                                                                                                                                                                                                                                            ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                                                                                                                                                                                                                                                        ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.063 ;       ;             ;            ;       ;       ;
; Data Delay             ; 1.265  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 3.700       ; 90         ; 0.486 ; 3.214 ;
;    Cell                ;        ; 2     ; 0.426       ; 10         ; 0.000 ; 0.426 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 0.912       ; 72         ; 0.000 ; 0.912 ;
;    Cell                ;        ; 3     ; 0.148       ; 12         ; 0.000 ; 0.148 ;
;    uTco                ;        ; 1     ; 0.205       ; 16         ; 0.205 ; 0.205 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.299       ; 90         ; 0.000 ; 2.959 ;
;    Cell                ;        ; 3     ; 0.376       ; 10         ; 0.000 ; 0.376 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                           ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                  ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                     ;
; 4.126   ; 4.126   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                        ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                    ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                             ;
;   0.486 ;   0.486 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                               ;
;   0.912 ;   0.426 ; RR ; CELL   ; 434    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                              ;
;   4.126 ;   3.214 ; RR ; IC     ; 1      ; FF_X107_Y118_N5     ; High Speed ; sync_resetn[2]|clk                                                                                                                                                                                                                                                                                                                                                ;
;   4.126 ;   0.000 ; RR ; CELL   ; 1      ; FF_X107_Y118_N5     ; High Speed ; sync_resetn[2]                                                                                                                                                                                                                                                                                                                                                    ;
; 5.391   ; 1.265   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                                                         ;
;   4.331 ;   0.205 ; RR ; uTco   ; 1      ; FF_X107_Y118_N5     ;            ; sync_resetn[2]|q                                                                                                                                                                                                                                                                                                                                                  ;
;   4.479 ;   0.148 ; RR ; CELL   ; 1      ; FF_X107_Y118_N5     ; High Speed ; sync_resetn[2]~la_mlab/laboutt[3]                                                                                                                                                                                                                                                                                                                                 ;
;   4.479 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; stencil_2d_inst|resetn|input                                                                                                                                                                                                                                                                                                                                      ;
;   4.479 ;   0.000 ; RR ; CELL   ; 2390   ; Boundary Port       ;            ; stencil_2d_inst|resetn                                                                                                                                                                                                                                                                                                                                            ;
;   5.391 ;   0.912 ; RR ; IC     ; 1      ; FF_X96_Y119_N29     ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d0_aunroll_x|redist40_i_idxprom_stencil_2d22_vt_select_31_b_1_q[9]|clrn ;
;   5.391 ;   0.000 ; RR ; CELL   ; 1      ; FF_X96_Y119_N29     ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d0_aunroll_x|redist40_i_idxprom_stencil_2d22_vt_select_31_b_1_q[9]      ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                          ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                                  ;
; 1.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                    ;
; 5.063   ; 4.063   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                       ;
;   1.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                   ;
;   1.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                            ;
;   1.340 ;   0.340 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                              ;
;   1.716 ;   0.376 ; RR ; CELL   ; 434    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                             ;
;   1.716 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; stencil_2d_inst|clock|input                                                                                                                                                                                                                                                                                                                                      ;
;   1.716 ;   0.000 ; RR ; CELL   ; 6196   ; Boundary Port       ;            ; stencil_2d_inst|clock                                                                                                                                                                                                                                                                                                                                            ;
;   4.675 ;   2.959 ; RR ; IC     ; 1      ; FF_X96_Y119_N29     ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d0_aunroll_x|redist40_i_idxprom_stencil_2d22_vt_select_31_b_1_q[9]|clk ;
;   4.675 ;   0.000 ; RR ; CELL   ; 1      ; FF_X96_Y119_N29     ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d0_aunroll_x|redist40_i_idxprom_stencil_2d22_vt_select_31_b_1_q[9]     ;
;   5.063 ;   0.388 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                          ;
; 4.939   ; -0.124  ;    ; uTsu   ; 1      ; FF_X96_Y119_N29     ;            ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d0_aunroll_x|redist40_i_idxprom_stencil_2d22_vt_select_31_b_1_q[9]     ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #4: Recovery slack is -0.452 (VIOLATED)
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                        ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; sync_resetn[2]                                                                                                                                                                                                                                                                                                                                               ;
; To Node                         ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d0_aunroll_x|redist40_i_idxprom_stencil_2d22_vt_select_31_b_1_q[2] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                        ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                        ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                     ;
; Data Arrival Time               ; 5.391                                                                                                                                                                                                                                                                                                                                                        ;
; Data Required Time              ; 4.939                                                                                                                                                                                                                                                                                                                                                        ;
; Slack                           ; -0.452 (VIOLATED)                                                                                                                                                                                                                                                                                                                                            ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                                                                                                                                                                                                                                                        ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.063 ;       ;             ;            ;       ;       ;
; Data Delay             ; 1.265  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 3.700       ; 90         ; 0.486 ; 3.214 ;
;    Cell                ;        ; 2     ; 0.426       ; 10         ; 0.000 ; 0.426 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 0.912       ; 72         ; 0.000 ; 0.912 ;
;    Cell                ;        ; 3     ; 0.148       ; 12         ; 0.000 ; 0.148 ;
;    uTco                ;        ; 1     ; 0.205       ; 16         ; 0.205 ; 0.205 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.299       ; 90         ; 0.000 ; 2.959 ;
;    Cell                ;        ; 3     ; 0.376       ; 10         ; 0.000 ; 0.376 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                           ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                  ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                     ;
; 4.126   ; 4.126   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                        ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                    ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                             ;
;   0.486 ;   0.486 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                               ;
;   0.912 ;   0.426 ; RR ; CELL   ; 434    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                              ;
;   4.126 ;   3.214 ; RR ; IC     ; 1      ; FF_X107_Y118_N5     ; High Speed ; sync_resetn[2]|clk                                                                                                                                                                                                                                                                                                                                                ;
;   4.126 ;   0.000 ; RR ; CELL   ; 1      ; FF_X107_Y118_N5     ; High Speed ; sync_resetn[2]                                                                                                                                                                                                                                                                                                                                                    ;
; 5.391   ; 1.265   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                                                         ;
;   4.331 ;   0.205 ; RR ; uTco   ; 1      ; FF_X107_Y118_N5     ;            ; sync_resetn[2]|q                                                                                                                                                                                                                                                                                                                                                  ;
;   4.479 ;   0.148 ; RR ; CELL   ; 1      ; FF_X107_Y118_N5     ; High Speed ; sync_resetn[2]~la_mlab/laboutt[3]                                                                                                                                                                                                                                                                                                                                 ;
;   4.479 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; stencil_2d_inst|resetn|input                                                                                                                                                                                                                                                                                                                                      ;
;   4.479 ;   0.000 ; RR ; CELL   ; 2390   ; Boundary Port       ;            ; stencil_2d_inst|resetn                                                                                                                                                                                                                                                                                                                                            ;
;   5.391 ;   0.912 ; RR ; IC     ; 1      ; FF_X96_Y119_N8      ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d0_aunroll_x|redist40_i_idxprom_stencil_2d22_vt_select_31_b_1_q[2]|clrn ;
;   5.391 ;   0.000 ; RR ; CELL   ; 1      ; FF_X96_Y119_N8      ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d0_aunroll_x|redist40_i_idxprom_stencil_2d22_vt_select_31_b_1_q[2]      ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                          ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                                  ;
; 1.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                    ;
; 5.063   ; 4.063   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                       ;
;   1.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                   ;
;   1.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                            ;
;   1.340 ;   0.340 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                              ;
;   1.716 ;   0.376 ; RR ; CELL   ; 434    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                             ;
;   1.716 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; stencil_2d_inst|clock|input                                                                                                                                                                                                                                                                                                                                      ;
;   1.716 ;   0.000 ; RR ; CELL   ; 6196   ; Boundary Port       ;            ; stencil_2d_inst|clock                                                                                                                                                                                                                                                                                                                                            ;
;   4.675 ;   2.959 ; RR ; IC     ; 1      ; FF_X96_Y119_N8      ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d0_aunroll_x|redist40_i_idxprom_stencil_2d22_vt_select_31_b_1_q[2]|clk ;
;   4.675 ;   0.000 ; RR ; CELL   ; 1      ; FF_X96_Y119_N8      ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d0_aunroll_x|redist40_i_idxprom_stencil_2d22_vt_select_31_b_1_q[2]     ;
;   5.063 ;   0.388 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                          ;
; 4.939   ; -0.124  ;    ; uTsu   ; 1      ; FF_X96_Y119_N8      ;            ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d0_aunroll_x|redist40_i_idxprom_stencil_2d22_vt_select_31_b_1_q[2]     ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #5: Recovery slack is -0.452 (VIOLATED)
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                        ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; sync_resetn[2]                                                                                                                                                                                                                                                                                                                                               ;
; To Node                         ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d0_aunroll_x|redist40_i_idxprom_stencil_2d22_vt_select_31_b_1_q[1] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                        ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                        ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                     ;
; Data Arrival Time               ; 5.391                                                                                                                                                                                                                                                                                                                                                        ;
; Data Required Time              ; 4.939                                                                                                                                                                                                                                                                                                                                                        ;
; Slack                           ; -0.452 (VIOLATED)                                                                                                                                                                                                                                                                                                                                            ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                                                                                                                                                                                                                                                        ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.063 ;       ;             ;            ;       ;       ;
; Data Delay             ; 1.265  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 3.700       ; 90         ; 0.486 ; 3.214 ;
;    Cell                ;        ; 2     ; 0.426       ; 10         ; 0.000 ; 0.426 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 0.912       ; 72         ; 0.000 ; 0.912 ;
;    Cell                ;        ; 3     ; 0.148       ; 12         ; 0.000 ; 0.148 ;
;    uTco                ;        ; 1     ; 0.205       ; 16         ; 0.205 ; 0.205 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.299       ; 90         ; 0.000 ; 2.959 ;
;    Cell                ;        ; 3     ; 0.376       ; 10         ; 0.000 ; 0.376 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                           ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                  ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                     ;
; 4.126   ; 4.126   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                        ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                    ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                             ;
;   0.486 ;   0.486 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                               ;
;   0.912 ;   0.426 ; RR ; CELL   ; 434    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                              ;
;   4.126 ;   3.214 ; RR ; IC     ; 1      ; FF_X107_Y118_N5     ; High Speed ; sync_resetn[2]|clk                                                                                                                                                                                                                                                                                                                                                ;
;   4.126 ;   0.000 ; RR ; CELL   ; 1      ; FF_X107_Y118_N5     ; High Speed ; sync_resetn[2]                                                                                                                                                                                                                                                                                                                                                    ;
; 5.391   ; 1.265   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                                                         ;
;   4.331 ;   0.205 ; RR ; uTco   ; 1      ; FF_X107_Y118_N5     ;            ; sync_resetn[2]|q                                                                                                                                                                                                                                                                                                                                                  ;
;   4.479 ;   0.148 ; RR ; CELL   ; 1      ; FF_X107_Y118_N5     ; High Speed ; sync_resetn[2]~la_mlab/laboutt[3]                                                                                                                                                                                                                                                                                                                                 ;
;   4.479 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; stencil_2d_inst|resetn|input                                                                                                                                                                                                                                                                                                                                      ;
;   4.479 ;   0.000 ; RR ; CELL   ; 2390   ; Boundary Port       ;            ; stencil_2d_inst|resetn                                                                                                                                                                                                                                                                                                                                            ;
;   5.391 ;   0.912 ; RR ; IC     ; 1      ; FF_X96_Y119_N5      ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d0_aunroll_x|redist40_i_idxprom_stencil_2d22_vt_select_31_b_1_q[1]|clrn ;
;   5.391 ;   0.000 ; RR ; CELL   ; 1      ; FF_X96_Y119_N5      ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d0_aunroll_x|redist40_i_idxprom_stencil_2d22_vt_select_31_b_1_q[1]      ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                          ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                                  ;
; 1.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                    ;
; 5.063   ; 4.063   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                       ;
;   1.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                   ;
;   1.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                            ;
;   1.340 ;   0.340 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                              ;
;   1.716 ;   0.376 ; RR ; CELL   ; 434    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                             ;
;   1.716 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; stencil_2d_inst|clock|input                                                                                                                                                                                                                                                                                                                                      ;
;   1.716 ;   0.000 ; RR ; CELL   ; 6196   ; Boundary Port       ;            ; stencil_2d_inst|clock                                                                                                                                                                                                                                                                                                                                            ;
;   4.675 ;   2.959 ; RR ; IC     ; 1      ; FF_X96_Y119_N5      ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d0_aunroll_x|redist40_i_idxprom_stencil_2d22_vt_select_31_b_1_q[1]|clk ;
;   4.675 ;   0.000 ; RR ; CELL   ; 1      ; FF_X96_Y119_N5      ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d0_aunroll_x|redist40_i_idxprom_stencil_2d22_vt_select_31_b_1_q[1]     ;
;   5.063 ;   0.388 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                          ;
; 4.939   ; -0.124  ;    ; uTsu   ; 1      ; FF_X96_Y119_N5      ;            ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d0_aunroll_x|redist40_i_idxprom_stencil_2d22_vt_select_31_b_1_q[1]     ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #6: Recovery slack is -0.451 (VIOLATED)
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                        ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; sync_resetn[2]                                                                                                                                                                                                                                                                                                                                               ;
; To Node                         ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d0_aunroll_x|redist40_i_idxprom_stencil_2d22_vt_select_31_b_1_q[8] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                        ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                        ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                     ;
; Data Arrival Time               ; 5.391                                                                                                                                                                                                                                                                                                                                                        ;
; Data Required Time              ; 4.940                                                                                                                                                                                                                                                                                                                                                        ;
; Slack                           ; -0.451 (VIOLATED)                                                                                                                                                                                                                                                                                                                                            ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                                                                                                                                                                                                                                                        ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.063 ;       ;             ;            ;       ;       ;
; Data Delay             ; 1.265  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 3.700       ; 90         ; 0.486 ; 3.214 ;
;    Cell                ;        ; 2     ; 0.426       ; 10         ; 0.000 ; 0.426 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 0.912       ; 72         ; 0.000 ; 0.912 ;
;    Cell                ;        ; 3     ; 0.148       ; 12         ; 0.000 ; 0.148 ;
;    uTco                ;        ; 1     ; 0.205       ; 16         ; 0.205 ; 0.205 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.299       ; 90         ; 0.000 ; 2.959 ;
;    Cell                ;        ; 3     ; 0.376       ; 10         ; 0.000 ; 0.376 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                           ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                  ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                     ;
; 4.126   ; 4.126   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                        ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                    ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                             ;
;   0.486 ;   0.486 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                               ;
;   0.912 ;   0.426 ; RR ; CELL   ; 434    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                              ;
;   4.126 ;   3.214 ; RR ; IC     ; 1      ; FF_X107_Y118_N5     ; High Speed ; sync_resetn[2]|clk                                                                                                                                                                                                                                                                                                                                                ;
;   4.126 ;   0.000 ; RR ; CELL   ; 1      ; FF_X107_Y118_N5     ; High Speed ; sync_resetn[2]                                                                                                                                                                                                                                                                                                                                                    ;
; 5.391   ; 1.265   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                                                         ;
;   4.331 ;   0.205 ; RR ; uTco   ; 1      ; FF_X107_Y118_N5     ;            ; sync_resetn[2]|q                                                                                                                                                                                                                                                                                                                                                  ;
;   4.479 ;   0.148 ; RR ; CELL   ; 1      ; FF_X107_Y118_N5     ; High Speed ; sync_resetn[2]~la_mlab/laboutt[3]                                                                                                                                                                                                                                                                                                                                 ;
;   4.479 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; stencil_2d_inst|resetn|input                                                                                                                                                                                                                                                                                                                                      ;
;   4.479 ;   0.000 ; RR ; CELL   ; 2390   ; Boundary Port       ;            ; stencil_2d_inst|resetn                                                                                                                                                                                                                                                                                                                                            ;
;   5.391 ;   0.912 ; RR ; IC     ; 1      ; FF_X96_Y119_N26     ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d0_aunroll_x|redist40_i_idxprom_stencil_2d22_vt_select_31_b_1_q[8]|clrn ;
;   5.391 ;   0.000 ; RR ; CELL   ; 1      ; FF_X96_Y119_N26     ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d0_aunroll_x|redist40_i_idxprom_stencil_2d22_vt_select_31_b_1_q[8]      ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                          ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                                  ;
; 1.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                    ;
; 5.063   ; 4.063   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                       ;
;   1.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                   ;
;   1.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                            ;
;   1.340 ;   0.340 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                              ;
;   1.716 ;   0.376 ; RR ; CELL   ; 434    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                             ;
;   1.716 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; stencil_2d_inst|clock|input                                                                                                                                                                                                                                                                                                                                      ;
;   1.716 ;   0.000 ; RR ; CELL   ; 6196   ; Boundary Port       ;            ; stencil_2d_inst|clock                                                                                                                                                                                                                                                                                                                                            ;
;   4.675 ;   2.959 ; RR ; IC     ; 1      ; FF_X96_Y119_N26     ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d0_aunroll_x|redist40_i_idxprom_stencil_2d22_vt_select_31_b_1_q[8]|clk ;
;   4.675 ;   0.000 ; RR ; CELL   ; 1      ; FF_X96_Y119_N26     ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d0_aunroll_x|redist40_i_idxprom_stencil_2d22_vt_select_31_b_1_q[8]     ;
;   5.063 ;   0.388 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                          ;
; 4.940   ; -0.123  ;    ; uTsu   ; 1      ; FF_X96_Y119_N26     ;            ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d0_aunroll_x|redist40_i_idxprom_stencil_2d22_vt_select_31_b_1_q[8]     ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #7: Recovery slack is -0.451 (VIOLATED)
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                        ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; sync_resetn[2]                                                                                                                                                                                                                                                                                                                                               ;
; To Node                         ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d0_aunroll_x|redist40_i_idxprom_stencil_2d22_vt_select_31_b_1_q[6] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                        ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                        ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                     ;
; Data Arrival Time               ; 5.391                                                                                                                                                                                                                                                                                                                                                        ;
; Data Required Time              ; 4.940                                                                                                                                                                                                                                                                                                                                                        ;
; Slack                           ; -0.451 (VIOLATED)                                                                                                                                                                                                                                                                                                                                            ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                                                                                                                                                                                                                                                        ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.063 ;       ;             ;            ;       ;       ;
; Data Delay             ; 1.265  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 3.700       ; 90         ; 0.486 ; 3.214 ;
;    Cell                ;        ; 2     ; 0.426       ; 10         ; 0.000 ; 0.426 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 0.912       ; 72         ; 0.000 ; 0.912 ;
;    Cell                ;        ; 3     ; 0.148       ; 12         ; 0.000 ; 0.148 ;
;    uTco                ;        ; 1     ; 0.205       ; 16         ; 0.205 ; 0.205 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.299       ; 90         ; 0.000 ; 2.959 ;
;    Cell                ;        ; 3     ; 0.376       ; 10         ; 0.000 ; 0.376 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                           ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                  ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                     ;
; 4.126   ; 4.126   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                        ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                    ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                             ;
;   0.486 ;   0.486 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                               ;
;   0.912 ;   0.426 ; RR ; CELL   ; 434    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                              ;
;   4.126 ;   3.214 ; RR ; IC     ; 1      ; FF_X107_Y118_N5     ; High Speed ; sync_resetn[2]|clk                                                                                                                                                                                                                                                                                                                                                ;
;   4.126 ;   0.000 ; RR ; CELL   ; 1      ; FF_X107_Y118_N5     ; High Speed ; sync_resetn[2]                                                                                                                                                                                                                                                                                                                                                    ;
; 5.391   ; 1.265   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                                                         ;
;   4.331 ;   0.205 ; RR ; uTco   ; 1      ; FF_X107_Y118_N5     ;            ; sync_resetn[2]|q                                                                                                                                                                                                                                                                                                                                                  ;
;   4.479 ;   0.148 ; RR ; CELL   ; 1      ; FF_X107_Y118_N5     ; High Speed ; sync_resetn[2]~la_mlab/laboutt[3]                                                                                                                                                                                                                                                                                                                                 ;
;   4.479 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; stencil_2d_inst|resetn|input                                                                                                                                                                                                                                                                                                                                      ;
;   4.479 ;   0.000 ; RR ; CELL   ; 2390   ; Boundary Port       ;            ; stencil_2d_inst|resetn                                                                                                                                                                                                                                                                                                                                            ;
;   5.391 ;   0.912 ; RR ; IC     ; 1      ; FF_X96_Y119_N20     ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d0_aunroll_x|redist40_i_idxprom_stencil_2d22_vt_select_31_b_1_q[6]|clrn ;
;   5.391 ;   0.000 ; RR ; CELL   ; 1      ; FF_X96_Y119_N20     ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d0_aunroll_x|redist40_i_idxprom_stencil_2d22_vt_select_31_b_1_q[6]      ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                          ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                                  ;
; 1.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                    ;
; 5.063   ; 4.063   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                       ;
;   1.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                   ;
;   1.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                            ;
;   1.340 ;   0.340 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                              ;
;   1.716 ;   0.376 ; RR ; CELL   ; 434    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                             ;
;   1.716 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; stencil_2d_inst|clock|input                                                                                                                                                                                                                                                                                                                                      ;
;   1.716 ;   0.000 ; RR ; CELL   ; 6196   ; Boundary Port       ;            ; stencil_2d_inst|clock                                                                                                                                                                                                                                                                                                                                            ;
;   4.675 ;   2.959 ; RR ; IC     ; 1      ; FF_X96_Y119_N20     ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d0_aunroll_x|redist40_i_idxprom_stencil_2d22_vt_select_31_b_1_q[6]|clk ;
;   4.675 ;   0.000 ; RR ; CELL   ; 1      ; FF_X96_Y119_N20     ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d0_aunroll_x|redist40_i_idxprom_stencil_2d22_vt_select_31_b_1_q[6]     ;
;   5.063 ;   0.388 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                          ;
; 4.940   ; -0.123  ;    ; uTsu   ; 1      ; FF_X96_Y119_N20     ;            ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d0_aunroll_x|redist40_i_idxprom_stencil_2d22_vt_select_31_b_1_q[6]     ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #8: Recovery slack is -0.450 (VIOLATED)
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                        ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; sync_resetn[2]                                                                                                                                                                                                                                                                                                                                               ;
; To Node                         ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d0_aunroll_x|redist40_i_idxprom_stencil_2d22_vt_select_31_b_1_q[0] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                        ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                        ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                     ;
; Data Arrival Time               ; 5.391                                                                                                                                                                                                                                                                                                                                                        ;
; Data Required Time              ; 4.941                                                                                                                                                                                                                                                                                                                                                        ;
; Slack                           ; -0.450 (VIOLATED)                                                                                                                                                                                                                                                                                                                                            ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                                                                                                                                                                                                                                                        ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.063 ;       ;             ;            ;       ;       ;
; Data Delay             ; 1.265  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 3.700       ; 90         ; 0.486 ; 3.214 ;
;    Cell                ;        ; 2     ; 0.426       ; 10         ; 0.000 ; 0.426 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 0.912       ; 72         ; 0.000 ; 0.912 ;
;    Cell                ;        ; 3     ; 0.148       ; 12         ; 0.000 ; 0.148 ;
;    uTco                ;        ; 1     ; 0.205       ; 16         ; 0.205 ; 0.205 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.299       ; 90         ; 0.000 ; 2.959 ;
;    Cell                ;        ; 3     ; 0.376       ; 10         ; 0.000 ; 0.376 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                           ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                  ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                     ;
; 4.126   ; 4.126   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                        ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                    ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                             ;
;   0.486 ;   0.486 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                               ;
;   0.912 ;   0.426 ; RR ; CELL   ; 434    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                              ;
;   4.126 ;   3.214 ; RR ; IC     ; 1      ; FF_X107_Y118_N5     ; High Speed ; sync_resetn[2]|clk                                                                                                                                                                                                                                                                                                                                                ;
;   4.126 ;   0.000 ; RR ; CELL   ; 1      ; FF_X107_Y118_N5     ; High Speed ; sync_resetn[2]                                                                                                                                                                                                                                                                                                                                                    ;
; 5.391   ; 1.265   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                                                         ;
;   4.331 ;   0.205 ; RR ; uTco   ; 1      ; FF_X107_Y118_N5     ;            ; sync_resetn[2]|q                                                                                                                                                                                                                                                                                                                                                  ;
;   4.479 ;   0.148 ; RR ; CELL   ; 1      ; FF_X107_Y118_N5     ; High Speed ; sync_resetn[2]~la_mlab/laboutt[3]                                                                                                                                                                                                                                                                                                                                 ;
;   4.479 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; stencil_2d_inst|resetn|input                                                                                                                                                                                                                                                                                                                                      ;
;   4.479 ;   0.000 ; RR ; CELL   ; 2390   ; Boundary Port       ;            ; stencil_2d_inst|resetn                                                                                                                                                                                                                                                                                                                                            ;
;   5.391 ;   0.912 ; RR ; IC     ; 1      ; FF_X96_Y119_N2      ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d0_aunroll_x|redist40_i_idxprom_stencil_2d22_vt_select_31_b_1_q[0]|clrn ;
;   5.391 ;   0.000 ; RR ; CELL   ; 1      ; FF_X96_Y119_N2      ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d0_aunroll_x|redist40_i_idxprom_stencil_2d22_vt_select_31_b_1_q[0]      ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                          ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                                  ;
; 1.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                    ;
; 5.063   ; 4.063   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                       ;
;   1.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                   ;
;   1.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                            ;
;   1.340 ;   0.340 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                              ;
;   1.716 ;   0.376 ; RR ; CELL   ; 434    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                             ;
;   1.716 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; stencil_2d_inst|clock|input                                                                                                                                                                                                                                                                                                                                      ;
;   1.716 ;   0.000 ; RR ; CELL   ; 6196   ; Boundary Port       ;            ; stencil_2d_inst|clock                                                                                                                                                                                                                                                                                                                                            ;
;   4.675 ;   2.959 ; RR ; IC     ; 1      ; FF_X96_Y119_N2      ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d0_aunroll_x|redist40_i_idxprom_stencil_2d22_vt_select_31_b_1_q[0]|clk ;
;   4.675 ;   0.000 ; RR ; CELL   ; 1      ; FF_X96_Y119_N2      ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d0_aunroll_x|redist40_i_idxprom_stencil_2d22_vt_select_31_b_1_q[0]     ;
;   5.063 ;   0.388 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                          ;
; 4.941   ; -0.122  ;    ; uTsu   ; 1      ; FF_X96_Y119_N2      ;            ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d0_aunroll_x|redist40_i_idxprom_stencil_2d22_vt_select_31_b_1_q[0]     ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #9: Recovery slack is -0.449 (VIOLATED)
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                         ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                              ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; sync_resetn[2]                                                                                                                                                                                                                                                                                                                                                     ;
; To Node                         ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d0_aunroll_x|redist3_sync_together157_aunroll_x_in_c0_eni29_4_tpl_1_q[4] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                              ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                              ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                           ;
; Data Arrival Time               ; 5.391                                                                                                                                                                                                                                                                                                                                                              ;
; Data Required Time              ; 4.942                                                                                                                                                                                                                                                                                                                                                              ;
; Slack                           ; -0.449 (VIOLATED)                                                                                                                                                                                                                                                                                                                                                  ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                                                                                                                                                                                                                                                              ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.063 ;       ;             ;            ;       ;       ;
; Data Delay             ; 1.265  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 3.700       ; 90         ; 0.486 ; 3.214 ;
;    Cell                ;        ; 2     ; 0.426       ; 10         ; 0.000 ; 0.426 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 0.912       ; 72         ; 0.000 ; 0.912 ;
;    Cell                ;        ; 3     ; 0.148       ; 12         ; 0.000 ; 0.148 ;
;    uTco                ;        ; 1     ; 0.205       ; 16         ; 0.205 ; 0.205 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.299       ; 90         ; 0.000 ; 2.959 ;
;    Cell                ;        ; 3     ; 0.376       ; 10         ; 0.000 ; 0.376 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                        ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                           ;
; 4.126   ; 4.126   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                   ;
;   0.486 ;   0.486 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                     ;
;   0.912 ;   0.426 ; RR ; CELL   ; 434    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                    ;
;   4.126 ;   3.214 ; RR ; IC     ; 1      ; FF_X107_Y118_N5     ; High Speed ; sync_resetn[2]|clk                                                                                                                                                                                                                                                                                                                                                      ;
;   4.126 ;   0.000 ; RR ; CELL   ; 1      ; FF_X107_Y118_N5     ; High Speed ; sync_resetn[2]                                                                                                                                                                                                                                                                                                                                                          ;
; 5.391   ; 1.265   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                                                               ;
;   4.331 ;   0.205 ; RR ; uTco   ; 1      ; FF_X107_Y118_N5     ;            ; sync_resetn[2]|q                                                                                                                                                                                                                                                                                                                                                        ;
;   4.479 ;   0.148 ; RR ; CELL   ; 1      ; FF_X107_Y118_N5     ; High Speed ; sync_resetn[2]~la_mlab/laboutt[3]                                                                                                                                                                                                                                                                                                                                       ;
;   4.479 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; stencil_2d_inst|resetn|input                                                                                                                                                                                                                                                                                                                                            ;
;   4.479 ;   0.000 ; RR ; CELL   ; 2390   ; Boundary Port       ;            ; stencil_2d_inst|resetn                                                                                                                                                                                                                                                                                                                                                  ;
;   5.391 ;   0.912 ; RR ; IC     ; 1      ; FF_X96_Y119_N14     ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d0_aunroll_x|redist3_sync_together157_aunroll_x_in_c0_eni29_4_tpl_1_q[4]|clrn ;
;   5.391 ;   0.000 ; RR ; CELL   ; 1      ; FF_X96_Y119_N14     ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d0_aunroll_x|redist3_sync_together157_aunroll_x_in_c0_eni29_4_tpl_1_q[4]      ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                                        ;
; 1.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                          ;
; 5.063   ; 4.063   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                             ;
;   1.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                         ;
;   1.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                  ;
;   1.340 ;   0.340 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                    ;
;   1.716 ;   0.376 ; RR ; CELL   ; 434    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                   ;
;   1.716 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; stencil_2d_inst|clock|input                                                                                                                                                                                                                                                                                                                                            ;
;   1.716 ;   0.000 ; RR ; CELL   ; 6196   ; Boundary Port       ;            ; stencil_2d_inst|clock                                                                                                                                                                                                                                                                                                                                                  ;
;   4.675 ;   2.959 ; RR ; IC     ; 1      ; FF_X96_Y119_N14     ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d0_aunroll_x|redist3_sync_together157_aunroll_x_in_c0_eni29_4_tpl_1_q[4]|clk ;
;   4.675 ;   0.000 ; RR ; CELL   ; 1      ; FF_X96_Y119_N14     ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d0_aunroll_x|redist3_sync_together157_aunroll_x_in_c0_eni29_4_tpl_1_q[4]     ;
;   5.063 ;   0.388 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                ;
; 4.942   ; -0.121  ;    ; uTsu   ; 1      ; FF_X96_Y119_N14     ;            ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d0_aunroll_x|redist3_sync_together157_aunroll_x_in_c0_eni29_4_tpl_1_q[4]     ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #10: Recovery slack is -0.448 (VIOLATED)
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; sync_resetn[2]                                                                                                                                                                                                                                                                                                                                                 ;
; To Node                         ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d0_aunroll_x|redist41_i_idxprom18_stencil_2d33_vt_select_31_b_1_q[0] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                          ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                          ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                       ;
; Data Arrival Time               ; 5.382                                                                                                                                                                                                                                                                                                                                                          ;
; Data Required Time              ; 4.934                                                                                                                                                                                                                                                                                                                                                          ;
; Slack                           ; -0.448 (VIOLATED)                                                                                                                                                                                                                                                                                                                                              ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                                                                                                                                                                                                                                                          ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.058 ;       ;             ;            ;       ;       ;
; Data Delay             ; 1.256  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 3.700       ; 90         ; 0.486 ; 3.214 ;
;    Cell                ;        ; 2     ; 0.426       ; 10         ; 0.000 ; 0.426 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 0.903       ; 72         ; 0.000 ; 0.903 ;
;    Cell                ;        ; 3     ; 0.148       ; 12         ; 0.000 ; 0.148 ;
;    uTco                ;        ; 1     ; 0.205       ; 16         ; 0.205 ; 0.205 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.304       ; 90         ; 0.000 ; 2.964 ;
;    Cell                ;        ; 3     ; 0.376       ; 10         ; 0.000 ; 0.376 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                    ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                       ;
; 4.126   ; 4.126   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                               ;
;   0.486 ;   0.486 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                 ;
;   0.912 ;   0.426 ; RR ; CELL   ; 434    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                ;
;   4.126 ;   3.214 ; RR ; IC     ; 1      ; FF_X107_Y118_N5     ; High Speed ; sync_resetn[2]|clk                                                                                                                                                                                                                                                                                                                                                  ;
;   4.126 ;   0.000 ; RR ; CELL   ; 1      ; FF_X107_Y118_N5     ; High Speed ; sync_resetn[2]                                                                                                                                                                                                                                                                                                                                                      ;
; 5.382   ; 1.256   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                                                           ;
;   4.331 ;   0.205 ; RR ; uTco   ; 1      ; FF_X107_Y118_N5     ;            ; sync_resetn[2]|q                                                                                                                                                                                                                                                                                                                                                    ;
;   4.479 ;   0.148 ; RR ; CELL   ; 1      ; FF_X107_Y118_N5     ; High Speed ; sync_resetn[2]~la_mlab/laboutt[3]                                                                                                                                                                                                                                                                                                                                   ;
;   4.479 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; stencil_2d_inst|resetn|input                                                                                                                                                                                                                                                                                                                                        ;
;   4.479 ;   0.000 ; RR ; CELL   ; 2390   ; Boundary Port       ;            ; stencil_2d_inst|resetn                                                                                                                                                                                                                                                                                                                                              ;
;   5.382 ;   0.903 ; RR ; IC     ; 1      ; FF_X97_Y121_N32     ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d0_aunroll_x|redist41_i_idxprom18_stencil_2d33_vt_select_31_b_1_q[0]|clrn ;
;   5.382 ;   0.000 ; RR ; CELL   ; 1      ; FF_X97_Y121_N32     ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d0_aunroll_x|redist41_i_idxprom18_stencil_2d33_vt_select_31_b_1_q[0]      ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                                    ;
; 1.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                      ;
; 5.068   ; 4.068   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                         ;
;   1.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                     ;
;   1.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                              ;
;   1.340 ;   0.340 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                ;
;   1.716 ;   0.376 ; RR ; CELL   ; 434    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                               ;
;   1.716 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; stencil_2d_inst|clock|input                                                                                                                                                                                                                                                                                                                                        ;
;   1.716 ;   0.000 ; RR ; CELL   ; 6196   ; Boundary Port       ;            ; stencil_2d_inst|clock                                                                                                                                                                                                                                                                                                                                              ;
;   4.680 ;   2.964 ; RR ; IC     ; 1      ; FF_X97_Y121_N32     ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d0_aunroll_x|redist41_i_idxprom18_stencil_2d33_vt_select_31_b_1_q[0]|clk ;
;   4.680 ;   0.000 ; RR ; CELL   ; 1      ; FF_X97_Y121_N32     ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d0_aunroll_x|redist41_i_idxprom18_stencil_2d33_vt_select_31_b_1_q[0]     ;
;   5.068 ;   0.388 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                            ;
; 4.934   ; -0.134  ;    ; uTsu   ; 1      ; FF_X97_Y121_N32     ;            ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d0_aunroll_x|redist41_i_idxprom18_stencil_2d33_vt_select_31_b_1_q[0]     ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



----------------
; Command Info ;
----------------
Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.142 

Tcl Command:
    report_timing -removal -panel_name {Worst-Case Timing Paths||Removal||clock} -to_clock [get_clocks {clock}] -npaths 10 -detail full_path

Options:
    -to_clock [get_clocks {clock}] 
    -removal 
    -npaths 10 
    -detail full_path 
    -panel_name {clock} 

Snapshot:
    final

Delay Models:
    Slow 900mV 100C Model
    Slow 900mV -40C Model
    Fast 900mV 100C Model
    Fast 900mV -40C Model


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; To Node                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ; Worst-Case Operating Conditions ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; 0.142 ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit200_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit200_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit200_stencil_2d0|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit200_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit200_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit200_stencil_2d0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[0]~DUPLICATE ; clock        ; clock       ; 0.000        ; 0.011      ; 0.224      ; Fast 900mV -40C Model           ;
; 0.143 ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit200_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit200_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit200_stencil_2d0|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit200_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit200_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit200_stencil_2d0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[0]           ; clock        ; clock       ; 0.000        ; 0.011      ; 0.224      ; Fast 900mV -40C Model           ;
; 0.145 ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d8_stencil_2d4|thei_llvm_fpga_mem_unnamed_stencil_2d8_stencil_2d1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                                             ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d8_stencil_2d4|thei_llvm_fpga_mem_unnamed_stencil_2d8_stencil_2d1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[0]                                                                                                                                                                                                                                                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 0.218      ; Fast 900mV -40C Model           ;
; 0.147 ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit200_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit200_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit200_stencil_2d0|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit200_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit200_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit200_stencil_2d0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[1]~DUPLICATE ; clock        ; clock       ; 0.000        ; 0.011      ; 0.224      ; Fast 900mV -40C Model           ;
; 0.148 ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit200_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit200_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit200_stencil_2d0|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit200_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit200_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit200_stencil_2d0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[2]           ; clock        ; clock       ; 0.000        ; 0.011      ; 0.224      ; Fast 900mV -40C Model           ;
; 0.148 ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                                                                                                                               ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a49~reg1                                                                                                                                                                                                                                                                                                               ; clock        ; clock       ; 0.000        ; 0.034      ; 0.279      ; Fast 900mV -40C Model           ;
; 0.148 ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                                                                                                                               ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a17~reg1                                                                                                                                                                                                                                                                                                               ; clock        ; clock       ; 0.000        ; 0.034      ; 0.279      ; Fast 900mV -40C Model           ;
; 0.148 ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                                                                                                                               ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a48~reg1                                                                                                                                                                                                                                                                                                               ; clock        ; clock       ; 0.000        ; 0.034      ; 0.279      ; Fast 900mV -40C Model           ;
; 0.148 ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                                                                                                                               ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a16~reg1                                                                                                                                                                                                                                                                                                               ; clock        ; clock       ; 0.000        ; 0.034      ; 0.279      ; Fast 900mV -40C Model           ;
; 0.148 ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                                                                                                                               ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a47~reg1                                                                                                                                                                                                                                                                                                               ; clock        ; clock       ; 0.000        ; 0.034      ; 0.279      ; Fast 900mV -40C Model           ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+


Path #1: Removal slack is 0.142 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit200_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit200_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit200_stencil_2d0|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ;
; To Node                         ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit200_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit200_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit200_stencil_2d0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[0]~DUPLICATE                ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; Data Arrival Time               ; 2.445                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; Data Required Time              ; 2.303                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; Slack                           ; 0.142                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.011 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.224 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.997       ; 90         ; 0.000 ; 1.813 ;
;    Cell                ;       ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.081       ; 36         ; 0.081 ; 0.081 ;
;    Cell                ;       ; 2     ; 0.047       ; 21         ; 0.000 ; 0.047 ;
;    uTco                ;       ; 1     ; 0.096       ; 43         ; 0.096 ; 0.096 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.229       ; 90         ; 0.000 ; 1.956 ;
;    Cell                ;       ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; 2.221   ; 2.221   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;   0.408 ;   0.224 ; RR ; CELL   ; 434    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   0.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; stencil_2d_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   0.408 ;   0.000 ; RR ; CELL   ; 6196   ; Boundary Port       ;            ; stencil_2d_inst|clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   2.221 ;   1.813 ; RR ; IC     ; 1      ; FF_X104_Y125_N56    ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit200_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit200_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit200_stencil_2d0|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clk                ;
;   2.221 ;   0.000 ; RR ; CELL   ; 1      ; FF_X104_Y125_N56    ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit200_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit200_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit200_stencil_2d0|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                    ;
; 2.445   ; 0.224   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;   2.317 ;   0.096 ; RR ; uTco   ; 1      ; FF_X104_Y125_N56    ;            ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit200_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit200_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit200_stencil_2d0|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|q                  ;
;   2.364 ;   0.047 ; RR ; CELL   ; 15     ; FF_X104_Y125_N56    ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit200_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit200_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit200_stencil_2d0|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]~la_lab/laboutb[17] ;
;   2.445 ;   0.081 ; RR ; IC     ; 1      ; FF_X103_Y125_N16    ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit200_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit200_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit200_stencil_2d0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[0]~DUPLICATE|clrn                              ;
;   2.445 ;   0.000 ; RR ; CELL   ; 1      ; FF_X103_Y125_N16    ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit200_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit200_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit200_stencil_2d0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[0]~DUPLICATE                                   ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+----------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------+----------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; 2.232   ; 2.232    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;   0.273 ;   0.273  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   0.531 ;   0.258  ; RR ; CELL   ; 434    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;   0.531 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; stencil_2d_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.531 ;   0.000  ; RR ; CELL   ; 6196   ; Boundary Port       ;            ; stencil_2d_inst|clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;   2.487 ;   1.956  ; RR ; IC     ; 1      ; FF_X103_Y125_N16    ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit200_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit200_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit200_stencil_2d0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[0]~DUPLICATE|clk ;
;   2.487 ;   0.000  ; RR ; CELL   ; 1      ; FF_X103_Y125_N16    ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit200_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit200_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit200_stencil_2d0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[0]~DUPLICATE     ;
;   2.232 ;   -0.255 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; 2.303   ; 0.071    ;    ; uTh    ; 1      ; FF_X103_Y125_N16    ;            ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit200_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit200_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit200_stencil_2d0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[0]~DUPLICATE     ;
+---------+----------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #2: Removal slack is 0.143 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit200_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit200_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit200_stencil_2d0|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ;
; To Node                         ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit200_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit200_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit200_stencil_2d0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[0]                          ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; Data Arrival Time               ; 2.445                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; Data Required Time              ; 2.302                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; Slack                           ; 0.143                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.011 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.224 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.997       ; 90         ; 0.000 ; 1.813 ;
;    Cell                ;       ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.081       ; 36         ; 0.081 ; 0.081 ;
;    Cell                ;       ; 2     ; 0.047       ; 21         ; 0.000 ; 0.047 ;
;    uTco                ;       ; 1     ; 0.096       ; 43         ; 0.096 ; 0.096 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.229       ; 90         ; 0.000 ; 1.956 ;
;    Cell                ;       ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; 2.221   ; 2.221   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;   0.408 ;   0.224 ; RR ; CELL   ; 434    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   0.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; stencil_2d_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   0.408 ;   0.000 ; RR ; CELL   ; 6196   ; Boundary Port       ;            ; stencil_2d_inst|clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   2.221 ;   1.813 ; RR ; IC     ; 1      ; FF_X104_Y125_N56    ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit200_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit200_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit200_stencil_2d0|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clk                ;
;   2.221 ;   0.000 ; RR ; CELL   ; 1      ; FF_X104_Y125_N56    ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit200_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit200_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit200_stencil_2d0|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                    ;
; 2.445   ; 0.224   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;   2.317 ;   0.096 ; RR ; uTco   ; 1      ; FF_X104_Y125_N56    ;            ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit200_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit200_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit200_stencil_2d0|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|q                  ;
;   2.364 ;   0.047 ; RR ; CELL   ; 15     ; FF_X104_Y125_N56    ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit200_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit200_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit200_stencil_2d0|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]~la_lab/laboutb[17] ;
;   2.445 ;   0.081 ; RR ; IC     ; 1      ; FF_X103_Y125_N17    ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit200_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit200_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit200_stencil_2d0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[0]|clrn                                        ;
;   2.445 ;   0.000 ; RR ; CELL   ; 1      ; FF_X103_Y125_N17    ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit200_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit200_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit200_stencil_2d0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[0]                                             ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------+----------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------+----------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; 2.232   ; 2.232    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   0.273 ;   0.273  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   0.531 ;   0.258  ; RR ; CELL   ; 434    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;   0.531 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; stencil_2d_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;   0.531 ;   0.000  ; RR ; CELL   ; 6196   ; Boundary Port       ;            ; stencil_2d_inst|clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   2.487 ;   1.956  ; RR ; IC     ; 1      ; FF_X103_Y125_N17    ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit200_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit200_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit200_stencil_2d0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[0]|clk ;
;   2.487 ;   0.000  ; RR ; CELL   ; 1      ; FF_X103_Y125_N17    ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit200_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit200_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit200_stencil_2d0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[0]     ;
;   2.232 ;   -0.255 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; 2.302   ; 0.070    ;    ; uTh    ; 1      ; FF_X103_Y125_N17    ;            ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit200_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit200_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit200_stencil_2d0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[0]     ;
+---------+----------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #3: Removal slack is 0.145 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                           ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d8_stencil_2d4|thei_llvm_fpga_mem_unnamed_stencil_2d8_stencil_2d1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ;
; To Node                         ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d8_stencil_2d4|thei_llvm_fpga_mem_unnamed_stencil_2d8_stencil_2d1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[0]                          ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                           ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                           ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                        ;
; Data Arrival Time               ; 2.444                                                                                                                                                                                                                                                                                                                                                           ;
; Data Required Time              ; 2.299                                                                                                                                                                                                                                                                                                                                                           ;
; Slack                           ; 0.145                                                                                                                                                                                                                                                                                                                                                           ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                                                                                           ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.218 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.002       ; 90         ; 0.000 ; 1.818 ;
;    Cell                ;       ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.075       ; 34         ; 0.075 ; 0.075 ;
;    Cell                ;       ; 2     ; 0.046       ; 21         ; 0.000 ; 0.046 ;
;    uTco                ;       ; 1     ; 0.097       ; 44         ; 0.097 ; 0.097 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.235       ; 90         ; 0.000 ; 1.962 ;
;    Cell                ;       ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                    ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                       ;
; 2.226   ; 2.226   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                               ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                 ;
;   0.408 ;   0.224 ; RR ; CELL   ; 434    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                ;
;   0.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; stencil_2d_inst|clock|input                                                                                                                                                                                                                                                                                                                                                         ;
;   0.408 ;   0.000 ; RR ; CELL   ; 6196   ; Boundary Port       ;            ; stencil_2d_inst|clock                                                                                                                                                                                                                                                                                                                                                               ;
;   2.226 ;   1.818 ; RR ; IC     ; 1      ; FF_X107_Y110_N50    ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d8_stencil_2d4|thei_llvm_fpga_mem_unnamed_stencil_2d8_stencil_2d1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clk                 ;
;   2.226 ;   0.000 ; RR ; CELL   ; 1      ; FF_X107_Y110_N50    ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d8_stencil_2d4|thei_llvm_fpga_mem_unnamed_stencil_2d8_stencil_2d1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                     ;
; 2.444   ; 0.218   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                                                                           ;
;   2.323 ;   0.097 ; RR ; uTco   ; 1      ; FF_X107_Y110_N50    ;            ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d8_stencil_2d4|thei_llvm_fpga_mem_unnamed_stencil_2d8_stencil_2d1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|q                   ;
;   2.369 ;   0.046 ; RR ; CELL   ; 17     ; FF_X107_Y110_N50    ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d8_stencil_2d4|thei_llvm_fpga_mem_unnamed_stencil_2d8_stencil_2d1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]~la_mlab/laboutb[13] ;
;   2.444 ;   0.075 ; RR ; IC     ; 1      ; FF_X107_Y110_N2     ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d8_stencil_2d4|thei_llvm_fpga_mem_unnamed_stencil_2d8_stencil_2d1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[0]|clrn                                         ;
;   2.444 ;   0.000 ; RR ; CELL   ; 1      ; FF_X107_Y110_N2     ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d8_stencil_2d4|thei_llvm_fpga_mem_unnamed_stencil_2d8_stencil_2d1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[0]                                              ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+----------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                    ;
+---------+----------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                            ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                              ;
; 2.226   ; 2.226    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                             ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                      ;
;   0.273 ;   0.273  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                        ;
;   0.531 ;   0.258  ; RR ; CELL   ; 434    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                       ;
;   0.531 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; stencil_2d_inst|clock|input                                                                                                                                                                                                                                                                                                                ;
;   0.531 ;   0.000  ; RR ; CELL   ; 6196   ; Boundary Port       ;            ; stencil_2d_inst|clock                                                                                                                                                                                                                                                                                                                      ;
;   2.493 ;   1.962  ; RR ; IC     ; 1      ; FF_X107_Y110_N2     ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d8_stencil_2d4|thei_llvm_fpga_mem_unnamed_stencil_2d8_stencil_2d1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[0]|clk ;
;   2.493 ;   0.000  ; RR ; CELL   ; 1      ; FF_X107_Y110_N2     ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d8_stencil_2d4|thei_llvm_fpga_mem_unnamed_stencil_2d8_stencil_2d1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[0]     ;
;   2.226 ;   -0.267 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                    ;
; 2.299   ; 0.073    ;    ; uTh    ; 1      ; FF_X107_Y110_N2     ;            ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d8_stencil_2d4|thei_llvm_fpga_mem_unnamed_stencil_2d8_stencil_2d1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[0]     ;
+---------+----------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #4: Removal slack is 0.147 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit200_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit200_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit200_stencil_2d0|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ;
; To Node                         ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit200_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit200_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit200_stencil_2d0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[1]~DUPLICATE                ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; Data Arrival Time               ; 2.445                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; Data Required Time              ; 2.298                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; Slack                           ; 0.147                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.011 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.224 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.997       ; 90         ; 0.000 ; 1.813 ;
;    Cell                ;       ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.081       ; 36         ; 0.081 ; 0.081 ;
;    Cell                ;       ; 2     ; 0.047       ; 21         ; 0.000 ; 0.047 ;
;    uTco                ;       ; 1     ; 0.096       ; 43         ; 0.096 ; 0.096 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.229       ; 90         ; 0.000 ; 1.956 ;
;    Cell                ;       ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; 2.221   ; 2.221   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;   0.408 ;   0.224 ; RR ; CELL   ; 434    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   0.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; stencil_2d_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   0.408 ;   0.000 ; RR ; CELL   ; 6196   ; Boundary Port       ;            ; stencil_2d_inst|clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   2.221 ;   1.813 ; RR ; IC     ; 1      ; FF_X104_Y125_N56    ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit200_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit200_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit200_stencil_2d0|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clk                ;
;   2.221 ;   0.000 ; RR ; CELL   ; 1      ; FF_X104_Y125_N56    ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit200_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit200_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit200_stencil_2d0|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                    ;
; 2.445   ; 0.224   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;   2.317 ;   0.096 ; RR ; uTco   ; 1      ; FF_X104_Y125_N56    ;            ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit200_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit200_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit200_stencil_2d0|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|q                  ;
;   2.364 ;   0.047 ; RR ; CELL   ; 15     ; FF_X104_Y125_N56    ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit200_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit200_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit200_stencil_2d0|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]~la_lab/laboutb[17] ;
;   2.445 ;   0.081 ; RR ; IC     ; 1      ; FF_X103_Y125_N50    ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit200_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit200_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit200_stencil_2d0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[1]~DUPLICATE|clrn                              ;
;   2.445 ;   0.000 ; RR ; CELL   ; 1      ; FF_X103_Y125_N50    ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit200_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit200_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit200_stencil_2d0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[1]~DUPLICATE                                   ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+----------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------+----------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; 2.232   ; 2.232    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;   0.273 ;   0.273  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   0.531 ;   0.258  ; RR ; CELL   ; 434    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;   0.531 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; stencil_2d_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.531 ;   0.000  ; RR ; CELL   ; 6196   ; Boundary Port       ;            ; stencil_2d_inst|clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;   2.487 ;   1.956  ; RR ; IC     ; 1      ; FF_X103_Y125_N50    ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit200_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit200_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit200_stencil_2d0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[1]~DUPLICATE|clk ;
;   2.487 ;   0.000  ; RR ; CELL   ; 1      ; FF_X103_Y125_N50    ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit200_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit200_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit200_stencil_2d0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[1]~DUPLICATE     ;
;   2.232 ;   -0.255 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; 2.298   ; 0.066    ;    ; uTh    ; 1      ; FF_X103_Y125_N50    ;            ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit200_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit200_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit200_stencil_2d0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[1]~DUPLICATE     ;
+---------+----------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #5: Removal slack is 0.148 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit200_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit200_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit200_stencil_2d0|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ;
; To Node                         ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit200_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit200_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit200_stencil_2d0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[2]                          ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; Data Arrival Time               ; 2.445                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; Data Required Time              ; 2.297                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; Slack                           ; 0.148                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.011 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.224 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.997       ; 90         ; 0.000 ; 1.813 ;
;    Cell                ;       ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.081       ; 36         ; 0.081 ; 0.081 ;
;    Cell                ;       ; 2     ; 0.047       ; 21         ; 0.000 ; 0.047 ;
;    uTco                ;       ; 1     ; 0.096       ; 43         ; 0.096 ; 0.096 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.229       ; 90         ; 0.000 ; 1.956 ;
;    Cell                ;       ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; 2.221   ; 2.221   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;   0.408 ;   0.224 ; RR ; CELL   ; 434    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   0.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; stencil_2d_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   0.408 ;   0.000 ; RR ; CELL   ; 6196   ; Boundary Port       ;            ; stencil_2d_inst|clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   2.221 ;   1.813 ; RR ; IC     ; 1      ; FF_X104_Y125_N56    ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit200_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit200_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit200_stencil_2d0|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clk                ;
;   2.221 ;   0.000 ; RR ; CELL   ; 1      ; FF_X104_Y125_N56    ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit200_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit200_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit200_stencil_2d0|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                    ;
; 2.445   ; 0.224   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;   2.317 ;   0.096 ; RR ; uTco   ; 1      ; FF_X104_Y125_N56    ;            ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit200_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit200_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit200_stencil_2d0|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|q                  ;
;   2.364 ;   0.047 ; RR ; CELL   ; 15     ; FF_X104_Y125_N56    ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit200_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit200_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit200_stencil_2d0|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]~la_lab/laboutb[17] ;
;   2.445 ;   0.081 ; RR ; IC     ; 1      ; FF_X103_Y125_N58    ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit200_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit200_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit200_stencil_2d0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[2]|clrn                                        ;
;   2.445 ;   0.000 ; RR ; CELL   ; 1      ; FF_X103_Y125_N58    ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit200_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit200_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit200_stencil_2d0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[2]                                             ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------+----------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------+----------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; 2.232   ; 2.232    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   0.273 ;   0.273  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   0.531 ;   0.258  ; RR ; CELL   ; 434    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;   0.531 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; stencil_2d_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;   0.531 ;   0.000  ; RR ; CELL   ; 6196   ; Boundary Port       ;            ; stencil_2d_inst|clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   2.487 ;   1.956  ; RR ; IC     ; 1      ; FF_X103_Y125_N58    ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit200_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit200_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit200_stencil_2d0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[2]|clk ;
;   2.487 ;   0.000  ; RR ; CELL   ; 1      ; FF_X103_Y125_N58    ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit200_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit200_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit200_stencil_2d0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[2]     ;
;   2.232 ;   -0.255 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; 2.297   ; 0.065    ;    ; uTh    ; 1      ; FF_X103_Y125_N58    ;            ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit200_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit200_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit200_stencil_2d0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[2]     ;
+---------+----------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #6: Removal slack is 0.148 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                     ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                          ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                  ;
; To Node                         ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a49~reg1 ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                          ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                          ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                       ;
; Data Arrival Time               ; 2.506                                                                                                                                                                                                                                                                                          ;
; Data Required Time              ; 2.358                                                                                                                                                                                                                                                                                          ;
; Slack                           ; 0.148                                                                                                                                                                                                                                                                                          ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                          ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.034 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.279 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.003       ; 90         ; 0.000 ; 1.819 ;
;    Cell                ;       ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.118       ; 42         ; 0.118 ; 0.118 ;
;    Cell                ;       ; 2     ; 0.062       ; 22         ; 0.000 ; 0.062 ;
;    uTco                ;       ; 1     ; 0.099       ; 35         ; 0.099 ; 0.099 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.242       ; 90         ; 0.000 ; 1.969 ;
;    Cell                ;       ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                               ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                           ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                  ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                     ;
; 2.227   ; 2.227   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                        ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                    ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                             ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                               ;
;   0.408 ;   0.224 ; RR ; CELL   ; 434    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                              ;
;   0.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; stencil_2d_inst|clock|input                                                                                                                                                                                                                                                                       ;
;   0.408 ;   0.000 ; RR ; CELL   ; 6196   ; Boundary Port       ;            ; stencil_2d_inst|clock                                                                                                                                                                                                                                                                             ;
;   2.227 ;   1.819 ; RR ; IC     ; 1      ; FF_X105_Y119_N19    ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clk                 ;
;   2.227 ;   0.000 ; RR ; CELL   ; 1      ; FF_X105_Y119_N19    ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                     ;
; 2.506   ; 0.279   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                         ;
;   2.326 ;   0.099 ; RR ; uTco   ; 1      ; FF_X105_Y119_N19    ;            ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|q                   ;
;   2.388 ;   0.062 ; RR ; CELL   ; 88     ; FF_X105_Y119_N19    ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]~la_mlab/laboutt[12] ;
;   2.506 ;   0.118 ; RR ; IC     ; 1      ; EC_X106_Y118_N33    ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a49|clr1    ;
;   2.506 ;   0.000 ; RR ; CELL   ; 1      ; EC_X106_Y118_N33    ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a49~reg1    ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                          ;
+---------+----------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                        ;
+---------+----------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                ;
; 2.261   ; 2.261    ;    ;      ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000  ;    ;      ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000  ;    ;      ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                          ;
;   0.273 ;   0.273  ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                            ;
;   0.531 ;   0.258  ; RR ; CELL ; 434    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                           ;
;   0.531 ;   0.000  ; RR ; IC   ; 1      ; Boundary Port       ;            ; stencil_2d_inst|clock|input                                                                                                                                                                                                                                                                    ;
;   0.531 ;   0.000  ; RR ; CELL ; 6196   ; Boundary Port       ;            ; stencil_2d_inst|clock                                                                                                                                                                                                                                                                          ;
;   2.500 ;   1.969  ; RR ; IC   ; 1      ; EC_X106_Y118_N33    ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a49|clk1 ;
;   2.500 ;   0.000  ; RR ; CELL ; 1      ; EC_X106_Y118_N33    ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a49~reg1 ;
;   2.261 ;   -0.239 ;    ;      ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                        ;
; 2.358   ; 0.097    ;    ; uTh  ; 1      ; EC_X106_Y118_N33    ;            ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a49~reg1 ;
+---------+----------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #7: Removal slack is 0.148 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                     ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                          ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                  ;
; To Node                         ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a17~reg1 ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                          ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                          ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                       ;
; Data Arrival Time               ; 2.506                                                                                                                                                                                                                                                                                          ;
; Data Required Time              ; 2.358                                                                                                                                                                                                                                                                                          ;
; Slack                           ; 0.148                                                                                                                                                                                                                                                                                          ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                          ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.034 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.279 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.003       ; 90         ; 0.000 ; 1.819 ;
;    Cell                ;       ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.118       ; 42         ; 0.118 ; 0.118 ;
;    Cell                ;       ; 2     ; 0.062       ; 22         ; 0.000 ; 0.062 ;
;    uTco                ;       ; 1     ; 0.099       ; 35         ; 0.099 ; 0.099 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.242       ; 90         ; 0.000 ; 1.969 ;
;    Cell                ;       ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                               ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                           ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                  ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                     ;
; 2.227   ; 2.227   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                        ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                    ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                             ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                               ;
;   0.408 ;   0.224 ; RR ; CELL   ; 434    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                              ;
;   0.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; stencil_2d_inst|clock|input                                                                                                                                                                                                                                                                       ;
;   0.408 ;   0.000 ; RR ; CELL   ; 6196   ; Boundary Port       ;            ; stencil_2d_inst|clock                                                                                                                                                                                                                                                                             ;
;   2.227 ;   1.819 ; RR ; IC     ; 1      ; FF_X105_Y119_N19    ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clk                 ;
;   2.227 ;   0.000 ; RR ; CELL   ; 1      ; FF_X105_Y119_N19    ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                     ;
; 2.506   ; 0.279   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                         ;
;   2.326 ;   0.099 ; RR ; uTco   ; 1      ; FF_X105_Y119_N19    ;            ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|q                   ;
;   2.388 ;   0.062 ; RR ; CELL   ; 88     ; FF_X105_Y119_N19    ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]~la_mlab/laboutt[12] ;
;   2.506 ;   0.118 ; RR ; IC     ; 1      ; EC_X106_Y118_N16    ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a17|clr1    ;
;   2.506 ;   0.000 ; RR ; CELL   ; 1      ; EC_X106_Y118_N16    ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a17~reg1    ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                          ;
+---------+----------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                        ;
+---------+----------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                ;
; 2.261   ; 2.261    ;    ;      ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000  ;    ;      ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000  ;    ;      ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                          ;
;   0.273 ;   0.273  ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                            ;
;   0.531 ;   0.258  ; RR ; CELL ; 434    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                           ;
;   0.531 ;   0.000  ; RR ; IC   ; 1      ; Boundary Port       ;            ; stencil_2d_inst|clock|input                                                                                                                                                                                                                                                                    ;
;   0.531 ;   0.000  ; RR ; CELL ; 6196   ; Boundary Port       ;            ; stencil_2d_inst|clock                                                                                                                                                                                                                                                                          ;
;   2.500 ;   1.969  ; RR ; IC   ; 1      ; EC_X106_Y118_N16    ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a17|clk1 ;
;   2.500 ;   0.000  ; RR ; CELL ; 1      ; EC_X106_Y118_N16    ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a17~reg1 ;
;   2.261 ;   -0.239 ;    ;      ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                        ;
; 2.358   ; 0.097    ;    ; uTh  ; 1      ; EC_X106_Y118_N16    ;            ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a17~reg1 ;
+---------+----------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #8: Removal slack is 0.148 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                     ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                          ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                  ;
; To Node                         ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a48~reg1 ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                          ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                          ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                       ;
; Data Arrival Time               ; 2.506                                                                                                                                                                                                                                                                                          ;
; Data Required Time              ; 2.358                                                                                                                                                                                                                                                                                          ;
; Slack                           ; 0.148                                                                                                                                                                                                                                                                                          ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                          ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.034 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.279 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.003       ; 90         ; 0.000 ; 1.819 ;
;    Cell                ;       ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.118       ; 42         ; 0.118 ; 0.118 ;
;    Cell                ;       ; 2     ; 0.062       ; 22         ; 0.000 ; 0.062 ;
;    uTco                ;       ; 1     ; 0.099       ; 35         ; 0.099 ; 0.099 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.242       ; 90         ; 0.000 ; 1.969 ;
;    Cell                ;       ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                               ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                           ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                  ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                     ;
; 2.227   ; 2.227   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                        ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                    ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                             ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                               ;
;   0.408 ;   0.224 ; RR ; CELL   ; 434    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                              ;
;   0.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; stencil_2d_inst|clock|input                                                                                                                                                                                                                                                                       ;
;   0.408 ;   0.000 ; RR ; CELL   ; 6196   ; Boundary Port       ;            ; stencil_2d_inst|clock                                                                                                                                                                                                                                                                             ;
;   2.227 ;   1.819 ; RR ; IC     ; 1      ; FF_X105_Y119_N19    ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clk                 ;
;   2.227 ;   0.000 ; RR ; CELL   ; 1      ; FF_X105_Y119_N19    ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                     ;
; 2.506   ; 0.279   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                         ;
;   2.326 ;   0.099 ; RR ; uTco   ; 1      ; FF_X105_Y119_N19    ;            ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|q                   ;
;   2.388 ;   0.062 ; RR ; CELL   ; 88     ; FF_X105_Y119_N19    ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]~la_mlab/laboutt[12] ;
;   2.506 ;   0.118 ; RR ; IC     ; 1      ; EC_X106_Y118_N32    ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a48|clr1    ;
;   2.506 ;   0.000 ; RR ; CELL   ; 1      ; EC_X106_Y118_N32    ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a48~reg1    ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                          ;
+---------+----------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                        ;
+---------+----------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                ;
; 2.261   ; 2.261    ;    ;      ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000  ;    ;      ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000  ;    ;      ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                          ;
;   0.273 ;   0.273  ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                            ;
;   0.531 ;   0.258  ; RR ; CELL ; 434    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                           ;
;   0.531 ;   0.000  ; RR ; IC   ; 1      ; Boundary Port       ;            ; stencil_2d_inst|clock|input                                                                                                                                                                                                                                                                    ;
;   0.531 ;   0.000  ; RR ; CELL ; 6196   ; Boundary Port       ;            ; stencil_2d_inst|clock                                                                                                                                                                                                                                                                          ;
;   2.500 ;   1.969  ; RR ; IC   ; 1      ; EC_X106_Y118_N32    ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a48|clk1 ;
;   2.500 ;   0.000  ; RR ; CELL ; 1      ; EC_X106_Y118_N32    ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a48~reg1 ;
;   2.261 ;   -0.239 ;    ;      ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                        ;
; 2.358   ; 0.097    ;    ; uTh  ; 1      ; EC_X106_Y118_N32    ;            ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a48~reg1 ;
+---------+----------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #9: Removal slack is 0.148 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                     ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                          ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                  ;
; To Node                         ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a16~reg1 ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                          ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                          ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                       ;
; Data Arrival Time               ; 2.506                                                                                                                                                                                                                                                                                          ;
; Data Required Time              ; 2.358                                                                                                                                                                                                                                                                                          ;
; Slack                           ; 0.148                                                                                                                                                                                                                                                                                          ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                          ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.034 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.279 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.003       ; 90         ; 0.000 ; 1.819 ;
;    Cell                ;       ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.118       ; 42         ; 0.118 ; 0.118 ;
;    Cell                ;       ; 2     ; 0.062       ; 22         ; 0.000 ; 0.062 ;
;    uTco                ;       ; 1     ; 0.099       ; 35         ; 0.099 ; 0.099 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.242       ; 90         ; 0.000 ; 1.969 ;
;    Cell                ;       ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                               ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                           ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                  ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                     ;
; 2.227   ; 2.227   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                        ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                    ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                             ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                               ;
;   0.408 ;   0.224 ; RR ; CELL   ; 434    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                              ;
;   0.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; stencil_2d_inst|clock|input                                                                                                                                                                                                                                                                       ;
;   0.408 ;   0.000 ; RR ; CELL   ; 6196   ; Boundary Port       ;            ; stencil_2d_inst|clock                                                                                                                                                                                                                                                                             ;
;   2.227 ;   1.819 ; RR ; IC     ; 1      ; FF_X105_Y119_N19    ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clk                 ;
;   2.227 ;   0.000 ; RR ; CELL   ; 1      ; FF_X105_Y119_N19    ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                     ;
; 2.506   ; 0.279   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                         ;
;   2.326 ;   0.099 ; RR ; uTco   ; 1      ; FF_X105_Y119_N19    ;            ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|q                   ;
;   2.388 ;   0.062 ; RR ; CELL   ; 88     ; FF_X105_Y119_N19    ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]~la_mlab/laboutt[12] ;
;   2.506 ;   0.118 ; RR ; IC     ; 1      ; EC_X106_Y118_N15    ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a16|clr1    ;
;   2.506 ;   0.000 ; RR ; CELL   ; 1      ; EC_X106_Y118_N15    ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a16~reg1    ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                          ;
+---------+----------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                        ;
+---------+----------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                ;
; 2.261   ; 2.261    ;    ;      ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000  ;    ;      ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000  ;    ;      ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                          ;
;   0.273 ;   0.273  ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                            ;
;   0.531 ;   0.258  ; RR ; CELL ; 434    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                           ;
;   0.531 ;   0.000  ; RR ; IC   ; 1      ; Boundary Port       ;            ; stencil_2d_inst|clock|input                                                                                                                                                                                                                                                                    ;
;   0.531 ;   0.000  ; RR ; CELL ; 6196   ; Boundary Port       ;            ; stencil_2d_inst|clock                                                                                                                                                                                                                                                                          ;
;   2.500 ;   1.969  ; RR ; IC   ; 1      ; EC_X106_Y118_N15    ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a16|clk1 ;
;   2.500 ;   0.000  ; RR ; CELL ; 1      ; EC_X106_Y118_N15    ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a16~reg1 ;
;   2.261 ;   -0.239 ;    ;      ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                        ;
; 2.358   ; 0.097    ;    ; uTh  ; 1      ; EC_X106_Y118_N15    ;            ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a16~reg1 ;
+---------+----------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #10: Removal slack is 0.148 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                     ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                          ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                  ;
; To Node                         ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a47~reg1 ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                          ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                          ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                       ;
; Data Arrival Time               ; 2.506                                                                                                                                                                                                                                                                                          ;
; Data Required Time              ; 2.358                                                                                                                                                                                                                                                                                          ;
; Slack                           ; 0.148                                                                                                                                                                                                                                                                                          ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                          ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.034 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.279 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.003       ; 90         ; 0.000 ; 1.819 ;
;    Cell                ;       ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.118       ; 42         ; 0.118 ; 0.118 ;
;    Cell                ;       ; 2     ; 0.062       ; 22         ; 0.000 ; 0.062 ;
;    uTco                ;       ; 1     ; 0.099       ; 35         ; 0.099 ; 0.099 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.242       ; 90         ; 0.000 ; 1.969 ;
;    Cell                ;       ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                               ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                           ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                  ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                     ;
; 2.227   ; 2.227   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                        ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                    ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                             ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                               ;
;   0.408 ;   0.224 ; RR ; CELL   ; 434    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                              ;
;   0.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; stencil_2d_inst|clock|input                                                                                                                                                                                                                                                                       ;
;   0.408 ;   0.000 ; RR ; CELL   ; 6196   ; Boundary Port       ;            ; stencil_2d_inst|clock                                                                                                                                                                                                                                                                             ;
;   2.227 ;   1.819 ; RR ; IC     ; 1      ; FF_X105_Y119_N19    ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clk                 ;
;   2.227 ;   0.000 ; RR ; CELL   ; 1      ; FF_X105_Y119_N19    ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                     ;
; 2.506   ; 0.279   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                         ;
;   2.326 ;   0.099 ; RR ; uTco   ; 1      ; FF_X105_Y119_N19    ;            ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|q                   ;
;   2.388 ;   0.062 ; RR ; CELL   ; 88     ; FF_X105_Y119_N19    ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]~la_mlab/laboutt[12] ;
;   2.506 ;   0.118 ; RR ; IC     ; 1      ; EC_X106_Y118_N31    ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a47|clr1    ;
;   2.506 ;   0.000 ; RR ; CELL   ; 1      ; EC_X106_Y118_N31    ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a47~reg1    ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                          ;
+---------+----------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                        ;
+---------+----------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                ;
; 2.261   ; 2.261    ;    ;      ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000  ;    ;      ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000  ;    ;      ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                          ;
;   0.273 ;   0.273  ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                            ;
;   0.531 ;   0.258  ; RR ; CELL ; 434    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                           ;
;   0.531 ;   0.000  ; RR ; IC   ; 1      ; Boundary Port       ;            ; stencil_2d_inst|clock|input                                                                                                                                                                                                                                                                    ;
;   0.531 ;   0.000  ; RR ; CELL ; 6196   ; Boundary Port       ;            ; stencil_2d_inst|clock                                                                                                                                                                                                                                                                          ;
;   2.500 ;   1.969  ; RR ; IC   ; 1      ; EC_X106_Y118_N31    ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a47|clk1 ;
;   2.500 ;   0.000  ; RR ; CELL ; 1      ; EC_X106_Y118_N31    ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a47~reg1 ;
;   2.261 ;   -0.239 ;    ;      ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                        ;
; 2.358   ; 0.097    ;    ; uTh  ; 1      ; EC_X106_Y118_N31    ;            ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a47~reg1 ;
+---------+----------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info (20030): Parallel compilation is enabled and will use 16 of the 40 processors detected
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 21.4.0 Build 67 12/06/2021 SC Pro Edition
    Info: Processing started: Wed Mar 29 17:18:04 2023
    Info: System process ID: 104920
Info: Command: quartus_sta quartus_compile -c quartus_compile --mode=finalize
Info: Using INI file /home/dirren/IntelHLS/stencil2d/test-fpga.prj/quartus/quartus.ini
Info: qsta_default_script.tcl version: #1
Info (16677): Loading final database.
Info (16734): Loading "final" snapshot for partition "root_partition".
Info (16734): Loading "final" snapshot for partition "component_stencil_2d".
Info (16678): Successfully loaded final database: elapsed time is 00:00:05.
Info (21076): Core supply voltage operating condition is not set. Assuming a default value of '0.9V'.
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '100'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '-40'.
Info (19539): Reading the HDL-embedded SDC files elapsed 00:00:00.
Info (332104): Reading SDC File: 'quartus_compile.sdc'
Info (19449): Reading SDC files elapsed 00:00:00.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332154): The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -1.718
    Info (332119):     Slack       End Point TNS Failing End Points      Clock Worst-Case Operating Conditions 
    Info (332119): ========= =================== ========= ========== ===================== 
    Info (332119):    -1.718           -2889.138      4997      clock Slow 900mV -40C Model 
Info (332146): Worst-case hold slack is 0.019
    Info (332119):     Slack       End Point TNS Failing End Points      Clock Worst-Case Operating Conditions 
    Info (332119): ========= =================== ========= ========== ===================== 
    Info (332119):     0.019               0.000         0      clock Fast 900mV -40C Model 
Info (332146): Worst-case recovery slack is -0.453
    Info (332119):     Slack       End Point TNS Failing End Points      Clock Worst-Case Operating Conditions 
    Info (332119): ========= =================== ========= ========== ===================== 
    Info (332119):    -0.453            -505.563      2304      clock Slow 900mV 100C Model 
Info (332146): Worst-case removal slack is 0.142
    Info (332119):     Slack       End Point TNS Failing End Points      Clock Worst-Case Operating Conditions 
    Info (332119): ========= =================== ========= ========== ===================== 
    Info (332119):     0.142               0.000         0      clock Fast 900mV -40C Model 
Info (332140): No Setup paths to report
Info (332140): No Recovery paths to report
Info (332146): Worst-case minimum pulse width slack is -0.890
    Info (332119):     Slack       End Point TNS Failing End Points      Clock Worst-Case Operating Conditions 
    Info (332119): ========= =================== ========= ========== ===================== 
    Info (332119):    -0.890            -495.791       978      clock Slow 900mV -40C Model 
Critical Warning (19536): Report Metastability (Slow 900mV 100C Model): Found 48 synchronizer chains, 6 with unsafe MTBF.
    Critical Warning (19536): Worst-Case MTBF of Design is 375 years or 1.18e+10 seconds.
    Critical Warning (19536): Typical MTBF of Design is 8.06e+03 years or 2.54e+11 seconds.

    Critical Warning (19536): MTBF of Design does not meet the minimum MTBF requirement.
    Critical Warning (19536): Minimum MTBF Requirement is 1e+09 years or 3.15e+16 seconds.

    Critical Warning (19536): Number of Synchronizer Chains Found: 48
    Critical Warning (19536): Number of Synchronizer Chains Found With Unsafe MTBF: 6
    Critical Warning (19536): Shortest Synchronizer Chain: 3 Registers
    Critical Warning (19536): Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 0, or 0.0%.
    Critical Warning (19536): Number of Chains Excluded from MTBF Analysis: 0, or 0.0%
    Critical Warning (19536): 
Worst Case Available Settling Time: 0.502 ns

    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2382.8
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4590.3
Critical Warning (19536): Report Metastability (Slow 900mV -40C Model): Found 48 synchronizer chains, 47 with unsafe MTBF.
    Critical Warning (19536): Worst-Case MTBF of Design is 0.0177 years or 5.58e+05 seconds.
    Critical Warning (19536): Typical MTBF of Design is 3.41e+07 years or 1.07e+15 seconds.

    Critical Warning (19536): MTBF of Design does not meet the minimum MTBF requirement.
    Critical Warning (19536): Minimum MTBF Requirement is 1e+09 years or 3.15e+16 seconds.

    Critical Warning (19536): Number of Synchronizer Chains Found: 48
    Critical Warning (19536): Number of Synchronizer Chains Found With Unsafe MTBF: 47
    Critical Warning (19536): Shortest Synchronizer Chain: 3 Registers
    Critical Warning (19536): Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 0, or 0.0%.
    Critical Warning (19536): Number of Chains Excluded from MTBF Analysis: 0, or 0.0%
    Critical Warning (19536): 
Worst Case Available Settling Time: 0.601 ns

    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 123.6
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4590.3
Info (332114): Report Metastability (Fast 900mV 100C Model): Found 48 synchronizer chains.
    Info (332114): Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 48
    Info (332114): Shortest Synchronizer Chain: 3 Registers
    Info (332114): Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 0, or 0.0%.
    Info (332114): Number of Chains Excluded from MTBF Analysis: 0, or 0.0%
    Info (332114): 
Worst Case Available Settling Time: 0.839 ns

    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2382.8
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4590.3
Critical Warning (19536): Report Metastability (Fast 900mV -40C Model): Found 48 synchronizer chains, 1 with unsafe MTBF.
    Critical Warning (19536): Worst-Case MTBF of Design is 1.2e+08 years or 3.76e+15 seconds.
    Critical Warning (19536): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Critical Warning (19536): MTBF of Design does not meet the minimum MTBF requirement.
    Critical Warning (19536): Minimum MTBF Requirement is 1e+09 years or 3.15e+16 seconds.

    Critical Warning (19536): Number of Synchronizer Chains Found: 48
    Critical Warning (19536): Number of Synchronizer Chains Found With Unsafe MTBF: 1
    Critical Warning (19536): Shortest Synchronizer Chain: 3 Registers
    Critical Warning (19536): Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 0, or 0.0%.
    Critical Warning (19536): Number of Chains Excluded from MTBF Analysis: 0, or 0.0%
    Critical Warning (19536): 
Worst Case Available Settling Time: 1.069 ns

    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 123.6
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4590.3
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 34 warnings
    Info: Peak virtual memory: 2596 megabytes
    Info: Processing ended: Wed Mar 29 17:18:14 2023
    Info: Elapsed time: 00:00:10
    Info: System process ID: 104920


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 259   ; 259  ;
; Unconstrained Input Port Paths  ; 261   ; 261  ;
; Unconstrained Output Ports      ; 172   ; 172  ;
; Unconstrained Output Port Paths ; 172   ; 172  ;
+---------------------------------+-------+------+


+-------------------------------------+
; Clock Status Summary                ;
+--------+-------+------+-------------+
; Target ; Clock ; Type ; Status      ;
+--------+-------+------+-------------+
; clock  ; clock ; Base ; Constrained ;
+--------+-------+------+-------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                                ;
+-----------------------------------+--------------------------------------------------------------------------------------+
; Input Port                        ; Comment                                                                              ;
+-----------------------------------+--------------------------------------------------------------------------------------+
; resetn                            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_start[0]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_stall[0]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_orig[0]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_orig[1]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_orig[2]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_orig[3]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_orig[4]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_orig[5]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_orig[6]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_orig[7]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_orig[8]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_orig[9]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_orig[10]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_orig[11]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_orig[12]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_orig[13]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_orig[14]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_orig[15]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_orig[16]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_orig[17]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_orig[18]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_orig[19]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_orig[20]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_orig[21]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_orig[22]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_orig[23]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_orig[24]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_orig[25]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_orig[26]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_orig[27]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_orig[28]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_orig[29]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_orig[30]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_orig[31]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_orig[32]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_orig[33]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_orig[34]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_orig[35]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_orig[36]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_orig[37]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_orig[38]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_orig[39]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_orig[40]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_orig[41]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_orig[42]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_orig[43]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_orig[44]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_orig[45]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_orig[46]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_orig[47]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_orig[48]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_orig[49]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_orig[50]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_orig[51]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_orig[52]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_orig[53]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_orig[54]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_orig[55]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_orig[56]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_orig[57]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_orig[58]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_orig[59]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_orig[60]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_orig[61]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_orig[62]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_orig[63]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_sol[0]                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_sol[1]                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_sol[2]                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_sol[3]                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_sol[4]                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_sol[5]                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_sol[6]                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_sol[7]                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_sol[8]                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_sol[9]                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_sol[10]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_sol[11]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_sol[12]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_sol[13]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_sol[14]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_sol[15]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_sol[16]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_sol[17]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_sol[18]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_sol[19]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_sol[20]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_sol[21]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_sol[22]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_sol[23]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_sol[24]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_sol[25]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_sol[26]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_sol[27]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_sol[28]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_sol[29]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_sol[30]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_sol[31]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_sol[32]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_sol[33]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_sol[34]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_sol[35]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_sol[36]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_sol[37]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_sol[38]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_sol[39]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_sol[40]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_sol[41]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_sol[42]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_sol[43]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_sol[44]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_sol[45]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_sol[46]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_sol[47]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_sol[48]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_sol[49]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_sol[50]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_sol[51]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_sol[52]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_sol[53]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_sol[54]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_sol[55]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_sol[56]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_sol[57]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_sol[58]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_sol[59]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_sol[60]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_sol[61]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_sol[62]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_sol[63]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_filter[0]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_filter[1]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_filter[2]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_filter[3]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_filter[4]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_filter[5]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_filter[6]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_filter[7]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_filter[8]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_filter[9]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_filter[10]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_filter[11]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_filter[12]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_filter[13]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_filter[14]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_filter[15]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_filter[16]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_filter[17]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_filter[18]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_filter[19]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_filter[20]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_filter[21]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_filter[22]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_filter[23]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_filter[24]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_filter[25]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_filter[26]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_filter[27]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_filter[28]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_filter[29]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_filter[30]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_filter[31]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_filter[32]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_filter[33]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_filter[34]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_filter[35]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_filter[36]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_filter[37]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_filter[38]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_filter[39]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_filter[40]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_filter[41]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_filter[42]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_filter[43]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_filter[44]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_filter[45]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_filter[46]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_filter[47]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_filter[48]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_filter[49]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_filter[50]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_filter[51]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_filter[52]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_filter[53]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_filter[54]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_filter[55]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_filter[56]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_filter[57]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_filter[58]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_filter[59]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_filter[60]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_filter[61]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_filter[62]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_filter[63]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_readdata[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_readdata[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_readdata[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_readdata[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_readdata[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_readdata[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_readdata[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_readdata[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_readdata[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_readdata[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_readdata[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_readdata[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_readdata[12] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_readdata[13] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_readdata[14] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_readdata[15] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_readdata[16] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_readdata[17] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_readdata[18] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_readdata[19] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_readdata[20] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_readdata[21] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_readdata[22] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_readdata[23] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_readdata[24] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_readdata[25] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_readdata[26] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_readdata[27] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_readdata[28] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_readdata[29] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_readdata[30] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_readdata[31] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_readdata[32] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_readdata[33] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_readdata[34] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_readdata[35] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_readdata[36] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_readdata[37] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_readdata[38] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_readdata[39] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_readdata[40] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_readdata[41] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_readdata[42] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_readdata[43] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_readdata[44] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_readdata[45] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_readdata[46] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_readdata[47] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_readdata[48] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_readdata[49] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_readdata[50] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_readdata[51] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_readdata[52] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_readdata[53] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_readdata[54] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_readdata[55] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_readdata[56] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_readdata[57] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_readdata[58] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_readdata[59] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_readdata[60] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_readdata[61] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_readdata[62] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_readdata[63] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-----------------------------------+--------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                                 ;
+------------------------------------+---------------------------------------------------------------------------------------+
; Output Port                        ; Comment                                                                               ;
+------------------------------------+---------------------------------------------------------------------------------------+
; stencil_2d_busy[0]                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_done[0]                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_returndata[0]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_returndata[1]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_returndata[2]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_returndata[3]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_returndata[4]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_returndata[5]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_returndata[6]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_returndata[7]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_returndata[8]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_returndata[9]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_returndata[10]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_returndata[11]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_returndata[12]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_returndata[13]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_returndata[14]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_returndata[15]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_returndata[16]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_returndata[17]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_returndata[18]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_returndata[19]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_returndata[20]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_returndata[21]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_returndata[22]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_returndata[23]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_returndata[24]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_returndata[25]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_returndata[26]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_returndata[27]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_returndata[28]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_returndata[29]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_returndata[30]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_returndata[31]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_address[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_address[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_address[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_address[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_address[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_address[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_address[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_address[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_address[8]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_address[9]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_address[10]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_address[11]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_address[12]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_address[13]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_address[14]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_address[15]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_address[16]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_address[17]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_address[18]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_address[19]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_address[20]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_address[21]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_address[22]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_address[23]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_address[24]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_address[25]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_address[26]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_address[27]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_address[28]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_address[29]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_address[30]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_address[31]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_address[32]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_address[33]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_address[34]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_address[35]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_address[36]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_address[37]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_address[38]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_address[39]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_address[40]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_address[41]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_address[42]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_address[43]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_address[44]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_address[45]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_address[46]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_address[47]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_address[48]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_address[49]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_address[50]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_address[51]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_address[52]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_address[53]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_address[54]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_address[55]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_address[56]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_address[57]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_address[58]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_address[59]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_address[60]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_address[61]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_address[62]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_address[63]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_byteenable[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_byteenable[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_byteenable[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_byteenable[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_byteenable[4] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_byteenable[5] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_byteenable[6] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_byteenable[7] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_read[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_write[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_writedata[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_writedata[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_writedata[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_writedata[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_writedata[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_writedata[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_writedata[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_writedata[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_writedata[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_writedata[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_writedata[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_writedata[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_writedata[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_writedata[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_writedata[14] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_writedata[15] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_writedata[16] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_writedata[17] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_writedata[18] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_writedata[19] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_writedata[20] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_writedata[21] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_writedata[22] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_writedata[23] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_writedata[24] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_writedata[25] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_writedata[26] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_writedata[27] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_writedata[28] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_writedata[29] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_writedata[30] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_writedata[31] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_writedata[32] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_writedata[33] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_writedata[34] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_writedata[35] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_writedata[36] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_writedata[37] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_writedata[38] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_writedata[39] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_writedata[40] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_writedata[41] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_writedata[42] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_writedata[43] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_writedata[44] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_writedata[45] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_writedata[46] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_writedata[47] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_writedata[48] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_writedata[49] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_writedata[50] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_writedata[51] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_writedata[52] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_writedata[53] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_writedata[54] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_writedata[55] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_writedata[56] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_writedata[57] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_writedata[58] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_writedata[59] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_writedata[60] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_writedata[61] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_writedata[62] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_writedata[63] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------------------------------+---------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                                ;
+-----------------------------------+--------------------------------------------------------------------------------------+
; Input Port                        ; Comment                                                                              ;
+-----------------------------------+--------------------------------------------------------------------------------------+
; resetn                            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_start[0]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_stall[0]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_orig[0]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_orig[1]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_orig[2]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_orig[3]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_orig[4]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_orig[5]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_orig[6]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_orig[7]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_orig[8]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_orig[9]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_orig[10]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_orig[11]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_orig[12]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_orig[13]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_orig[14]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_orig[15]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_orig[16]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_orig[17]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_orig[18]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_orig[19]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_orig[20]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_orig[21]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_orig[22]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_orig[23]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_orig[24]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_orig[25]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_orig[26]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_orig[27]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_orig[28]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_orig[29]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_orig[30]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_orig[31]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_orig[32]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_orig[33]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_orig[34]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_orig[35]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_orig[36]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_orig[37]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_orig[38]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_orig[39]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_orig[40]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_orig[41]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_orig[42]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_orig[43]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_orig[44]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_orig[45]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_orig[46]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_orig[47]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_orig[48]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_orig[49]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_orig[50]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_orig[51]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_orig[52]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_orig[53]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_orig[54]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_orig[55]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_orig[56]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_orig[57]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_orig[58]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_orig[59]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_orig[60]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_orig[61]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_orig[62]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_orig[63]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_sol[0]                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_sol[1]                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_sol[2]                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_sol[3]                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_sol[4]                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_sol[5]                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_sol[6]                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_sol[7]                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_sol[8]                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_sol[9]                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_sol[10]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_sol[11]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_sol[12]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_sol[13]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_sol[14]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_sol[15]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_sol[16]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_sol[17]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_sol[18]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_sol[19]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_sol[20]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_sol[21]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_sol[22]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_sol[23]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_sol[24]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_sol[25]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_sol[26]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_sol[27]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_sol[28]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_sol[29]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_sol[30]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_sol[31]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_sol[32]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_sol[33]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_sol[34]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_sol[35]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_sol[36]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_sol[37]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_sol[38]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_sol[39]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_sol[40]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_sol[41]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_sol[42]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_sol[43]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_sol[44]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_sol[45]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_sol[46]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_sol[47]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_sol[48]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_sol[49]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_sol[50]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_sol[51]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_sol[52]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_sol[53]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_sol[54]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_sol[55]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_sol[56]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_sol[57]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_sol[58]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_sol[59]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_sol[60]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_sol[61]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_sol[62]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_sol[63]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_filter[0]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_filter[1]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_filter[2]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_filter[3]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_filter[4]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_filter[5]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_filter[6]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_filter[7]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_filter[8]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_filter[9]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_filter[10]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_filter[11]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_filter[12]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_filter[13]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_filter[14]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_filter[15]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_filter[16]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_filter[17]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_filter[18]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_filter[19]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_filter[20]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_filter[21]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_filter[22]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_filter[23]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_filter[24]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_filter[25]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_filter[26]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_filter[27]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_filter[28]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_filter[29]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_filter[30]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_filter[31]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_filter[32]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_filter[33]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_filter[34]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_filter[35]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_filter[36]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_filter[37]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_filter[38]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_filter[39]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_filter[40]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_filter[41]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_filter[42]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_filter[43]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_filter[44]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_filter[45]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_filter[46]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_filter[47]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_filter[48]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_filter[49]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_filter[50]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_filter[51]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_filter[52]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_filter[53]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_filter[54]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_filter[55]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_filter[56]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_filter[57]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_filter[58]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_filter[59]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_filter[60]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_filter[61]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_filter[62]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_filter[63]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_readdata[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_readdata[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_readdata[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_readdata[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_readdata[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_readdata[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_readdata[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_readdata[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_readdata[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_readdata[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_readdata[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_readdata[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_readdata[12] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_readdata[13] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_readdata[14] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_readdata[15] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_readdata[16] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_readdata[17] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_readdata[18] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_readdata[19] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_readdata[20] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_readdata[21] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_readdata[22] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_readdata[23] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_readdata[24] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_readdata[25] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_readdata[26] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_readdata[27] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_readdata[28] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_readdata[29] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_readdata[30] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_readdata[31] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_readdata[32] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_readdata[33] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_readdata[34] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_readdata[35] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_readdata[36] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_readdata[37] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_readdata[38] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_readdata[39] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_readdata[40] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_readdata[41] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_readdata[42] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_readdata[43] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_readdata[44] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_readdata[45] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_readdata[46] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_readdata[47] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_readdata[48] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_readdata[49] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_readdata[50] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_readdata[51] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_readdata[52] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_readdata[53] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_readdata[54] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_readdata[55] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_readdata[56] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_readdata[57] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_readdata[58] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_readdata[59] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_readdata[60] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_readdata[61] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_readdata[62] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_readdata[63] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-----------------------------------+--------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                                 ;
+------------------------------------+---------------------------------------------------------------------------------------+
; Output Port                        ; Comment                                                                               ;
+------------------------------------+---------------------------------------------------------------------------------------+
; stencil_2d_busy[0]                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_done[0]                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_returndata[0]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_returndata[1]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_returndata[2]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_returndata[3]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_returndata[4]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_returndata[5]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_returndata[6]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_returndata[7]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_returndata[8]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_returndata[9]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_returndata[10]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_returndata[11]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_returndata[12]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_returndata[13]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_returndata[14]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_returndata[15]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_returndata[16]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_returndata[17]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_returndata[18]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_returndata[19]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_returndata[20]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_returndata[21]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_returndata[22]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_returndata[23]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_returndata[24]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_returndata[25]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_returndata[26]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_returndata[27]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_returndata[28]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_returndata[29]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_returndata[30]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_returndata[31]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_address[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_address[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_address[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_address[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_address[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_address[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_address[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_address[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_address[8]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_address[9]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_address[10]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_address[11]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_address[12]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_address[13]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_address[14]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_address[15]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_address[16]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_address[17]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_address[18]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_address[19]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_address[20]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_address[21]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_address[22]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_address[23]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_address[24]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_address[25]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_address[26]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_address[27]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_address[28]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_address[29]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_address[30]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_address[31]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_address[32]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_address[33]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_address[34]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_address[35]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_address[36]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_address[37]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_address[38]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_address[39]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_address[40]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_address[41]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_address[42]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_address[43]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_address[44]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_address[45]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_address[46]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_address[47]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_address[48]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_address[49]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_address[50]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_address[51]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_address[52]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_address[53]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_address[54]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_address[55]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_address[56]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_address[57]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_address[58]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_address[59]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_address[60]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_address[61]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_address[62]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_address[63]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_byteenable[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_byteenable[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_byteenable[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_byteenable[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_byteenable[4] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_byteenable[5] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_byteenable[6] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_byteenable[7] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_read[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_write[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_writedata[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_writedata[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_writedata[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_writedata[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_writedata[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_writedata[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_writedata[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_writedata[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_writedata[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_writedata[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_writedata[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_writedata[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_writedata[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_writedata[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_writedata[14] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_writedata[15] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_writedata[16] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_writedata[17] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_writedata[18] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_writedata[19] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_writedata[20] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_writedata[21] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_writedata[22] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_writedata[23] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_writedata[24] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_writedata[25] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_writedata[26] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_writedata[27] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_writedata[28] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_writedata[29] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_writedata[30] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_writedata[31] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_writedata[32] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_writedata[33] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_writedata[34] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_writedata[35] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_writedata[36] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_writedata[37] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_writedata[38] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_writedata[39] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_writedata[40] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_writedata[41] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_writedata[42] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_writedata[43] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_writedata[44] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_writedata[45] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_writedata[46] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_writedata[47] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_writedata[48] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_writedata[49] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_writedata[50] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_writedata[51] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_writedata[52] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_writedata[53] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_writedata[54] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_writedata[55] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_writedata[56] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_writedata[57] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_writedata[58] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_writedata[59] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_writedata[60] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_writedata[61] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_writedata[62] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_avmm_0_rw_writedata[63] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------------------------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                             ;
+------------------+-----------+-------+----------+---------+---------------------+
; Clock            ; Setup     ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+-----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -1.718    ; 0.019 ; -0.453   ; 0.142   ; -0.890              ;
;  clock           ; -1.718    ; 0.019 ; -0.453   ; 0.142   ; -0.890              ;
; Design-wide TNS  ; -2889.138 ; 0.0   ; -505.563 ; 0.0     ; -495.791            ;
;  clock           ; -2889.138 ; 0.000 ; -505.563 ; 0.000   ; -495.791            ;
+------------------+-----------+-------+----------+---------+---------------------+


