{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1411508941364 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1411508941364 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 23 17:49:01 2014 " "Processing started: Tue Sep 23 17:49:01 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1411508941364 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1411508941364 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Timer -c Timer " "Command: quartus_map --read_settings_files=on --write_settings_files=off Timer -c Timer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1411508941364 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1411508941663 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Timer.v(25) " "Verilog HDL information at Timer.v(25): always construct contains both blocking and non-blocking assignments" {  } { { "Timer.v" "" { Text "X:/Users/Adam/Dropbox/Homework/CS 3220/Project 1/Quartus/Timer.v" 25 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1411508941715 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Timer.v(124) " "Verilog HDL information at Timer.v(124): always construct contains both blocking and non-blocking assignments" {  } { { "Timer.v" "" { Text "X:/Users/Adam/Dropbox/Homework/CS 3220/Project 1/Quartus/Timer.v" 124 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1411508941715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer.v 5 5 " "Found 5 design units, including 5 entities, in source file timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Timer " "Found entity 1: Timer" {  } { { "Timer.v" "" { Text "X:/Users/Adam/Dropbox/Homework/CS 3220/Project 1/Quartus/Timer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1411508941716 ""} { "Info" "ISGN_ENTITY_NAME" "2 TFlipFlop " "Found entity 2: TFlipFlop" {  } { { "Timer.v" "" { Text "X:/Users/Adam/Dropbox/Homework/CS 3220/Project 1/Quartus/Timer.v" 85 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1411508941716 ""} { "Info" "ISGN_ENTITY_NAME" "3 dec2_7seg " "Found entity 3: dec2_7seg" {  } { { "Timer.v" "" { Text "X:/Users/Adam/Dropbox/Homework/CS 3220/Project 1/Quartus/Timer.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1411508941716 ""} { "Info" "ISGN_ENTITY_NAME" "4 countSecond " "Found entity 4: countSecond" {  } { { "Timer.v" "" { Text "X:/Users/Adam/Dropbox/Homework/CS 3220/Project 1/Quartus/Timer.v" 116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1411508941716 ""} { "Info" "ISGN_ENTITY_NAME" "5 countDown " "Found entity 5: countDown" {  } { { "Timer.v" "" { Text "X:/Users/Adam/Dropbox/Homework/CS 3220/Project 1/Quartus/Timer.v" 141 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1411508941716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1411508941716 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Timer.v(19) " "Verilog HDL Instantiation warning at Timer.v(19): instance has no name" {  } { { "Timer.v" "" { Text "X:/Users/Adam/Dropbox/Homework/CS 3220/Project 1/Quartus/Timer.v" 19 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1411508941717 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Timer.v(20) " "Verilog HDL Instantiation warning at Timer.v(20): instance has no name" {  } { { "Timer.v" "" { Text "X:/Users/Adam/Dropbox/Homework/CS 3220/Project 1/Quartus/Timer.v" 20 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1411508941717 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Timer.v(21) " "Verilog HDL Instantiation warning at Timer.v(21): instance has no name" {  } { { "Timer.v" "" { Text "X:/Users/Adam/Dropbox/Homework/CS 3220/Project 1/Quartus/Timer.v" 21 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1411508941717 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Timer " "Elaborating entity \"Timer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1411508941744 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Timer.v(40) " "Verilog HDL assignment warning at Timer.v(40): truncated value with size 32 to match size of target (6)" {  } { { "Timer.v" "" { Text "X:/Users/Adam/Dropbox/Homework/CS 3220/Project 1/Quartus/Timer.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1411508941745 "|Timer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Timer.v(43) " "Verilog HDL assignment warning at Timer.v(43): truncated value with size 32 to match size of target (6)" {  } { { "Timer.v" "" { Text "X:/Users/Adam/Dropbox/Homework/CS 3220/Project 1/Quartus/Timer.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1411508941746 "|Timer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 Timer.v(57) " "Verilog HDL assignment warning at Timer.v(57): truncated value with size 32 to match size of target (7)" {  } { { "Timer.v" "" { Text "X:/Users/Adam/Dropbox/Homework/CS 3220/Project 1/Quartus/Timer.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1411508941746 "|Timer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 Timer.v(60) " "Verilog HDL assignment warning at Timer.v(60): truncated value with size 32 to match size of target (7)" {  } { { "Timer.v" "" { Text "X:/Users/Adam/Dropbox/Homework/CS 3220/Project 1/Quartus/Timer.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1411508941746 "|Timer"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Timer.v(29) " "Verilog HDL Case Statement warning at Timer.v(29): incomplete case statement has no default case item" {  } { { "Timer.v" "" { Text "X:/Users/Adam/Dropbox/Homework/CS 3220/Project 1/Quartus/Timer.v" 29 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1411508941746 "|Timer"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "state Timer.v(25) " "Verilog HDL Always Construct warning at Timer.v(25): inferring latch(es) for variable \"state\", which holds its previous value in one or more paths through the always construct" {  } { { "Timer.v" "" { Text "X:/Users/Adam/Dropbox/Homework/CS 3220/Project 1/Quartus/Timer.v" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1411508941747 "|Timer"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "LEDR Timer.v(25) " "Verilog HDL Always Construct warning at Timer.v(25): inferring latch(es) for variable \"LEDR\", which holds its previous value in one or more paths through the always construct" {  } { { "Timer.v" "" { Text "X:/Users/Adam/Dropbox/Homework/CS 3220/Project 1/Quartus/Timer.v" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1411508941747 "|Timer"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "minutes Timer.v(25) " "Verilog HDL Always Construct warning at Timer.v(25): inferring latch(es) for variable \"minutes\", which holds its previous value in one or more paths through the always construct" {  } { { "Timer.v" "" { Text "X:/Users/Adam/Dropbox/Homework/CS 3220/Project 1/Quartus/Timer.v" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1411508941747 "|Timer"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "seconds Timer.v(25) " "Verilog HDL Always Construct warning at Timer.v(25): inferring latch(es) for variable \"seconds\", which holds its previous value in one or more paths through the always construct" {  } { { "Timer.v" "" { Text "X:/Users/Adam/Dropbox/Homework/CS 3220/Project 1/Quartus/Timer.v" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1411508941747 "|Timer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 Timer.v(6) " "Output port \"HEX1\" at Timer.v(6) has no driver" {  } { { "Timer.v" "" { Text "X:/Users/Adam/Dropbox/Homework/CS 3220/Project 1/Quartus/Timer.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1411508941748 "|Timer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 Timer.v(7) " "Output port \"HEX2\" at Timer.v(7) has no driver" {  } { { "Timer.v" "" { Text "X:/Users/Adam/Dropbox/Homework/CS 3220/Project 1/Quartus/Timer.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1411508941748 "|Timer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 Timer.v(8) " "Output port \"HEX3\" at Timer.v(8) has no driver" {  } { { "Timer.v" "" { Text "X:/Users/Adam/Dropbox/Homework/CS 3220/Project 1/Quartus/Timer.v" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1411508941748 "|Timer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG Timer.v(11) " "Output port \"LEDG\" at Timer.v(11) has no driver" {  } { { "Timer.v" "" { Text "X:/Users/Adam/Dropbox/Homework/CS 3220/Project 1/Quartus/Timer.v" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1411508941748 "|Timer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[0\] Timer.v(25) " "Inferred latch for \"LEDR\[0\]\" at Timer.v(25)" {  } { { "Timer.v" "" { Text "X:/Users/Adam/Dropbox/Homework/CS 3220/Project 1/Quartus/Timer.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1411508941748 "|Timer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[1\] Timer.v(25) " "Inferred latch for \"LEDR\[1\]\" at Timer.v(25)" {  } { { "Timer.v" "" { Text "X:/Users/Adam/Dropbox/Homework/CS 3220/Project 1/Quartus/Timer.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1411508941748 "|Timer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[2\] Timer.v(25) " "Inferred latch for \"LEDR\[2\]\" at Timer.v(25)" {  } { { "Timer.v" "" { Text "X:/Users/Adam/Dropbox/Homework/CS 3220/Project 1/Quartus/Timer.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1411508941748 "|Timer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[3\] Timer.v(25) " "Inferred latch for \"LEDR\[3\]\" at Timer.v(25)" {  } { { "Timer.v" "" { Text "X:/Users/Adam/Dropbox/Homework/CS 3220/Project 1/Quartus/Timer.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1411508941748 "|Timer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[4\] Timer.v(25) " "Inferred latch for \"LEDR\[4\]\" at Timer.v(25)" {  } { { "Timer.v" "" { Text "X:/Users/Adam/Dropbox/Homework/CS 3220/Project 1/Quartus/Timer.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1411508941748 "|Timer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[5\] Timer.v(25) " "Inferred latch for \"LEDR\[5\]\" at Timer.v(25)" {  } { { "Timer.v" "" { Text "X:/Users/Adam/Dropbox/Homework/CS 3220/Project 1/Quartus/Timer.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1411508941749 "|Timer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[6\] Timer.v(25) " "Inferred latch for \"LEDR\[6\]\" at Timer.v(25)" {  } { { "Timer.v" "" { Text "X:/Users/Adam/Dropbox/Homework/CS 3220/Project 1/Quartus/Timer.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1411508941749 "|Timer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[7\] Timer.v(25) " "Inferred latch for \"LEDR\[7\]\" at Timer.v(25)" {  } { { "Timer.v" "" { Text "X:/Users/Adam/Dropbox/Homework/CS 3220/Project 1/Quartus/Timer.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1411508941749 "|Timer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[8\] Timer.v(25) " "Inferred latch for \"LEDR\[8\]\" at Timer.v(25)" {  } { { "Timer.v" "" { Text "X:/Users/Adam/Dropbox/Homework/CS 3220/Project 1/Quartus/Timer.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1411508941749 "|Timer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[9\] Timer.v(25) " "Inferred latch for \"LEDR\[9\]\" at Timer.v(25)" {  } { { "Timer.v" "" { Text "X:/Users/Adam/Dropbox/Homework/CS 3220/Project 1/Quartus/Timer.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1411508941749 "|Timer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[0\] Timer.v(25) " "Inferred latch for \"state\[0\]\" at Timer.v(25)" {  } { { "Timer.v" "" { Text "X:/Users/Adam/Dropbox/Homework/CS 3220/Project 1/Quartus/Timer.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1411508941749 "|Timer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1\] Timer.v(25) " "Inferred latch for \"state\[1\]\" at Timer.v(25)" {  } { { "Timer.v" "" { Text "X:/Users/Adam/Dropbox/Homework/CS 3220/Project 1/Quartus/Timer.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1411508941749 "|Timer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2\] Timer.v(25) " "Inferred latch for \"state\[2\]\" at Timer.v(25)" {  } { { "Timer.v" "" { Text "X:/Users/Adam/Dropbox/Homework/CS 3220/Project 1/Quartus/Timer.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1411508941749 "|Timer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TFlipFlop TFlipFlop:comb_6 " "Elaborating entity \"TFlipFlop\" for hierarchy \"TFlipFlop:comb_6\"" {  } { { "Timer.v" "comb_6" { Text "X:/Users/Adam/Dropbox/Homework/CS 3220/Project 1/Quartus/Timer.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411508941763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec2_7seg dec2_7seg:comb_8 " "Elaborating entity \"dec2_7seg\" for hierarchy \"dec2_7seg:comb_8\"" {  } { { "Timer.v" "comb_8" { Text "X:/Users/Adam/Dropbox/Homework/CS 3220/Project 1/Quartus/Timer.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411508941778 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "X\[1\] state\[1\] " "Net \"X\[1\]\", which fans out to \"state\[1\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GND " "Net is fed by \"GND\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1411508942188 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "TFlipFlop:comb_7\|tOut " "Net is fed by \"TFlipFlop:comb_7\|tOut\"" {  } { { "Timer.v" "tOut" { Text "X:/Users/Adam/Dropbox/Homework/CS 3220/Project 1/Quartus/Timer.v" 87 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1411508942188 ""}  } { { "Timer.v" "X\[1\]" { Text "X:/Users/Adam/Dropbox/Homework/CS 3220/Project 1/Quartus/Timer.v" 15 -1 0 } } { "Timer.v" "state\[1\]" { Text "X:/Users/Adam/Dropbox/Homework/CS 3220/Project 1/Quartus/Timer.v" 25 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1411508942188 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "X\[0\] state\[1\] " "Net \"X\[0\]\", which fans out to \"state\[1\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GND " "Net is fed by \"GND\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1411508942189 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "TFlipFlop:comb_6\|tOut " "Net is fed by \"TFlipFlop:comb_6\|tOut\"" {  } { { "Timer.v" "tOut" { Text "X:/Users/Adam/Dropbox/Homework/CS 3220/Project 1/Quartus/Timer.v" 87 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1411508942189 ""}  } { { "Timer.v" "X\[0\]" { Text "X:/Users/Adam/Dropbox/Homework/CS 3220/Project 1/Quartus/Timer.v" 15 -1 0 } } { "Timer.v" "state\[1\]" { Text "X:/Users/Adam/Dropbox/Homework/CS 3220/Project 1/Quartus/Timer.v" 25 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1411508942189 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1411508942189 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "X:/Users/Adam/Dropbox/Homework/CS 3220/Project 1/Quartus/output_files/Timer.map.smsg " "Generated suppressed messages file X:/Users/Adam/Dropbox/Homework/CS 3220/Project 1/Quartus/output_files/Timer.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1411508942229 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 6 s 18 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 6 errors, 18 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "432 " "Peak virtual memory: 432 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1411508942309 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Sep 23 17:49:02 2014 " "Processing ended: Tue Sep 23 17:49:02 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1411508942309 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1411508942309 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1411508942309 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1411508942309 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 8 s 18 s " "Quartus II Full Compilation was unsuccessful. 8 errors, 18 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1411508942891 ""}
