{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1442234784705 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1442234784705 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 14 08:46:24 2015 " "Processing started: Mon Sep 14 08:46:24 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1442234784705 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1442234784705 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab2Problem2 -c Lab2Problem2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab2Problem2 -c Lab2Problem2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1442234784705 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1442234785117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab2problem2.v 1 1 " "Found 1 design units, including 1 entities, in source file lab2problem2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab2Problem2 " "Found entity 1: Lab2Problem2" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1442234785186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1442234785186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.v 1 1 " "Found 1 design units, including 1 entities, in source file fulladder.v" { { "Info" "ISGN_ENTITY_NAME" "1 fulladder " "Found entity 1: fulladder" {  } { { "fulladder.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/fulladder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1442234785189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1442234785189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder3bits.v 1 1 " "Found 1 design units, including 1 entities, in source file fulladder3bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 fulladder3bits " "Found entity 1: fulladder3bits" {  } { { "fulladder3bits.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/fulladder3bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1442234785193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1442234785193 ""}
{ "Error" "EVRFX_VERI_ILLEGAL_PART_SELECT_OF_MEMORY" "sumAB Lab2Problem2.v(73) " "Verilog HDL Expression error at Lab2Problem2.v(73): illegal part select of unpacked array \"sumAB\"" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 73 0 0 } }  } 0 10133 "Verilog HDL Expression error at %2!s!: illegal part select of unpacked array \"%1!s!\"" 0 0 "Quartus II" 0 -1 1442234785194 ""}
{ "Error" "EVRFX_VERI_MEMORY_ACCESS" "sumAB Lab2Problem2.v(75) " "Verilog HDL error at Lab2Problem2.v(75): expression cannot reference entire array \"sumAB\"" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 75 0 0 } }  } 0 10044 "Verilog HDL error at %2!s!: expression cannot reference entire array \"%1!s!\"" 0 0 "Quartus II" 0 -1 1442234785194 ""}
{ "Error" "EVRFX_VERI_MEMORY_ACCESS" "RegOutOne Lab2Problem2.v(80) " "Verilog HDL error at Lab2Problem2.v(80): expression cannot reference entire array \"RegOutOne\"" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 80 0 0 } }  } 0 10044 "Verilog HDL error at %2!s!: expression cannot reference entire array \"%1!s!\"" 0 0 "Quartus II" 0 -1 1442234785194 ""}
{ "Error" "EVRFX_VERI_MEMORY_ASSIGNMENT" "RegOutOne Lab2Problem2.v(80) " "Verilog HDL error at Lab2Problem2.v(80): values cannot be assigned directly to all or part of array \"RegOutOne\" - assignments must be made to individual elements only" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 80 0 0 } }  } 0 10048 "Verilog HDL error at %2!s!: values cannot be assigned directly to all or part of array \"%1!s!\" - assignments must be made to individual elements only" 0 0 "Quartus II" 0 -1 1442234785194 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 4 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "528 " "Peak virtual memory: 528 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1442234785273 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Sep 14 08:46:25 2015 " "Processing ended: Mon Sep 14 08:46:25 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1442234785273 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1442234785273 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1442234785273 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1442234785273 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1442234784705 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1442234784705 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 14 08:46:24 2015 " "Processing started: Mon Sep 14 08:46:24 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1442234784705 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1442234784705 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab2Problem2 -c Lab2Problem2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab2Problem2 -c Lab2Problem2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1442234784705 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1442234785117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab2problem2.v 1 1 " "Found 1 design units, including 1 entities, in source file lab2problem2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab2Problem2 " "Found entity 1: Lab2Problem2" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1442234785186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1442234785186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.v 1 1 " "Found 1 design units, including 1 entities, in source file fulladder.v" { { "Info" "ISGN_ENTITY_NAME" "1 fulladder " "Found entity 1: fulladder" {  } { { "fulladder.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/fulladder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1442234785189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1442234785189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder3bits.v 1 1 " "Found 1 design units, including 1 entities, in source file fulladder3bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 fulladder3bits " "Found entity 1: fulladder3bits" {  } { { "fulladder3bits.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/fulladder3bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1442234785193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1442234785193 ""}
{ "Error" "EVRFX_VERI_ILLEGAL_PART_SELECT_OF_MEMORY" "sumAB Lab2Problem2.v(73) " "Verilog HDL Expression error at Lab2Problem2.v(73): illegal part select of unpacked array \"sumAB\"" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 73 0 0 } }  } 0 10133 "Verilog HDL Expression error at %2!s!: illegal part select of unpacked array \"%1!s!\"" 0 0 "Quartus II" 0 -1 1442234785194 ""}
{ "Error" "EVRFX_VERI_MEMORY_ACCESS" "sumAB Lab2Problem2.v(75) " "Verilog HDL error at Lab2Problem2.v(75): expression cannot reference entire array \"sumAB\"" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 75 0 0 } }  } 0 10044 "Verilog HDL error at %2!s!: expression cannot reference entire array \"%1!s!\"" 0 0 "Quartus II" 0 -1 1442234785194 ""}
{ "Error" "EVRFX_VERI_MEMORY_ACCESS" "RegOutOne Lab2Problem2.v(80) " "Verilog HDL error at Lab2Problem2.v(80): expression cannot reference entire array \"RegOutOne\"" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 80 0 0 } }  } 0 10044 "Verilog HDL error at %2!s!: expression cannot reference entire array \"%1!s!\"" 0 0 "Quartus II" 0 -1 1442234785194 ""}
{ "Error" "EVRFX_VERI_MEMORY_ASSIGNMENT" "RegOutOne Lab2Problem2.v(80) " "Verilog HDL error at Lab2Problem2.v(80): values cannot be assigned directly to all or part of array \"RegOutOne\" - assignments must be made to individual elements only" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 80 0 0 } }  } 0 10048 "Verilog HDL error at %2!s!: values cannot be assigned directly to all or part of array \"%1!s!\" - assignments must be made to individual elements only" 0 0 "Quartus II" 0 -1 1442234785194 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 4 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "528 " "Peak virtual memory: 528 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1442234785273 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Sep 14 08:46:25 2015 " "Processing ended: Mon Sep 14 08:46:25 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1442234785273 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1442234785273 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1442234785273 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1442234785273 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 6 s 1  " "Quartus II Full Compilation was unsuccessful. 6 errors, 1 warning" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1442234785908 ""}
