VCD info: dumpfile sim.vcd opened for output.
                   0: starting stream stimulus
                   0: TEST PASSED

Cycle_count   100,




----TB FINISH:Test Passed----




TEST FINISHED by success write :deadbeef 









             1265000: STOP_sim signal received
riscv32iTB.v:198: $finish called at 1265000 (1ps)
