

Implementation tool: Xilinx Vivado v.2018.2
Project:             myproject_prj
Solution:            solution1
Device target:       xcvu9p-flgb2104-2-i
Report date:         Wed Feb 24 15:36:18 CST 2021

#=== Post-Synthesis Resource usage ===
SLICE:            0
LUT:          17898
FF:           17158
DSP:           1044
BRAM:            16
SRL:           1768
URAM:             0
#=== Final timing ===
CP required:    5.000
CP achieved post-synthesis:    3.204
Timing met
