// Seed: 631580383
module module_0 #(
    parameter id_8 = 32'd83
) (
    input id_2,
    input logic id_3
    , id_4,
    output id_5
);
  logic id_6;
  logic id_7;
  assign id_5 = id_1[1-1 : 1] ? !id_3 : id_1;
  always @(id_2 + 1 or posedge 1) begin
    id_2 = id_1 | 1;
    id_5 = id_7 === 1'd0;
  end
  assign id_4 = id_7 - id_1;
  logic _id_8;
  logic id_9 = id_1 * 1;
  logic id_10;
  always @(id_5) begin
    id_1 <= 1;
  end
  logic id_11;
  assign id_4 = 1 - id_3[id_8];
endmodule
