Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: regfileparam_behav.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "regfileparam_behav.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "regfileparam_behav"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : regfileparam_behav
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\Joseph\Documents\Xilinx\HW2\regfileparam_behav.v" into library work
Parsing module <regfileparam_behav>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <regfileparam_behav>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <regfileparam_behav>.
    Related source file is "C:\Users\Joseph\Documents\Xilinx\HW2\regfileparam_behav.v".
        BITSIZE = 16
        ADDSIZE = 4
    Found 256-bit register for signal <n0028[255:0]>.
    Found 16-bit 16-to-1 multiplexer for signal <adat> created at line 49.
    Found 16-bit 16-to-1 multiplexer for signal <bdat> created at line 50.
    Summary:
	inferred 256 D-type flip-flop(s).
	inferred  18 Multiplexer(s).
Unit <regfileparam_behav> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                                            : 1
 256-bit register                                      : 1
# Multiplexers                                         : 18
 16-bit 16-to-1 multiplexer                            : 2
 16-bit 2-to-1 multiplexer                             : 16

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Registers                                            : 256
 Flip-Flops                                            : 256
# Multiplexers                                         : 18
 16-bit 16-to-1 multiplexer                            : 2
 16-bit 2-to-1 multiplexer                             : 16

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <regfileparam_behav> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block regfileparam_behav, actual ratio is 7.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 256
 Flip-Flops                                            : 256

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : regfileparam_behav.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 481
#      INV                         : 1
#      LUT6                        : 384
#      MUXF7                       : 64
#      MUXF8                       : 32
# FlipFlops/Latches                : 256
#      FDCE                        : 256
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 62
#      IBUF                        : 30
#      OBUF                        : 32

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             256  out of  18224     1%  
 Number of Slice LUTs:                  385  out of   9112     4%  
    Number used as Logic:               385  out of   9112     4%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    385
   Number with an unused Flip Flop:     129  out of    385    33%  
   Number with an unused LUT:             0  out of    385     0%  
   Number of fully used LUT-FF pairs:   256  out of    385    66%  
   Number of unique control sets:         1

IO Utilization: 
 Number of IOs:                          63
 Number of bonded IOBs:                  63  out of    232    27%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 256   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 1.405ns (Maximum Frequency: 711.617MHz)
   Minimum input arrival time before clock: 4.503ns
   Maximum output required time after clock: 4.990ns
   Maximum combinational path delay: 6.871ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 1.405ns (frequency: 711.617MHz)
  Total number of paths / destination ports: 256 / 256
-------------------------------------------------------------------------
Delay:               1.405ns (Levels of Logic = 1)
  Source:            array_reg_0_0 (FF)
  Destination:       array_reg_0_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: array_reg_0_0 to array_reg_0_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.447   0.651  array_reg_0_0 (array_reg_0_0)
     LUT6:I5->O            1   0.205   0.000  Mmux_array_reg[0][15]_wdat[15]_mux_16_OUT11 (array_reg[0][15]_wdat[15]_mux_16_OUT<0>)
     FDCE:D                    0.102          array_reg_0_0
    ----------------------------------------
    Total                      1.405ns (0.754ns logic, 0.651ns route)
                                       (53.7% logic, 46.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 1792 / 768
-------------------------------------------------------------------------
Offset:              4.503ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       array_reg_0_0 (FF)
  Destination Clock: clk rising

  Data Path: rst to array_reg_0_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.579  rst_IBUF (rst_IBUF)
     INV:I->O            256   0.206   2.066  rst_inv1_INV_0 (rst_inv)
     FDCE:CLR                  0.430          array_reg_0_0
    ----------------------------------------
    Total                      4.503ns (1.858ns logic, 2.645ns route)
                                       (41.3% logic, 58.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 512 / 32
-------------------------------------------------------------------------
Offset:              4.990ns (Levels of Logic = 4)
  Source:            array_reg_0_239 (FF)
  Destination:       adat<15> (PAD)
  Source Clock:      clk rising

  Data Path: array_reg_0_239 to adat<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.447   0.898  array_reg_0_239 (array_reg_0_239)
     LUT6:I2->O            1   0.203   0.000  Mmux_adat_46 (Mmux_adat_46)
     MUXF7:I1->O           1   0.140   0.000  Mmux_adat_3_f7_5 (Mmux_adat_3_f76)
     MUXF8:I1->O           1   0.152   0.579  Mmux_adat_2_f8_5 (adat_15_OBUF)
     OBUF:I->O                 2.571          adat_15_OBUF (adat<15>)
    ----------------------------------------
    Total                      4.990ns (3.513ns logic, 1.477ns route)
                                       (70.4% logic, 29.6% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 352 / 32
-------------------------------------------------------------------------
Delay:               6.871ns (Levels of Logic = 5)
  Source:            ra<1> (PAD)
  Destination:       adat<15> (PAD)

  Data Path: ra<1> to adat<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            64   1.222   2.004  ra_1_IBUF (ra_1_IBUF)
     LUT6:I0->O            1   0.203   0.000  Mmux_adat_4 (Mmux_adat_4)
     MUXF7:I1->O           1   0.140   0.000  Mmux_adat_3_f7 (Mmux_adat_3_f7)
     MUXF8:I1->O           1   0.152   0.579  Mmux_adat_2_f8 (adat_0_OBUF)
     OBUF:I->O                 2.571          adat_0_OBUF (adat<0>)
    ----------------------------------------
    Total                      6.871ns (4.288ns logic, 2.583ns route)
                                       (62.4% logic, 37.6% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    1.405|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 6.19 secs
 
--> 

Total memory usage is 263208 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    0 (   0 filtered)

