{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1621165657391 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Design Assistant Quartus II 64-Bit " "Running Quartus II 64-Bit Design Assistant" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1621165657402 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 16 14:47:37 2021 " "Processing started: Sun May 16 14:47:37 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1621165657402 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Assistant" 0 -1 1621165657402 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_drc --read_settings_files=on --write_settings_files=off demodulator -c demodulator " "Command: quartus_drc --read_settings_files=on --write_settings_files=off demodulator -c demodulator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Assistant" 0 -1 1621165657402 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1621165658724 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1621165658724 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1621165658724 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Design Assistant" 0 -1 1621165658724 ""}
{ "Info" "ISTA_SDC_FOUND" "demodulator.sdc " "Reading SDC File: 'demodulator.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Design Assistant" 0 -1 1621165658752 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Design Assistant" 0 -1 1621165658754 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -duty_cycle 50.00 -name \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -duty_cycle 50.00 -name \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1621165658757 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 400 -duty_cycle 50.00 -name \{pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 400 -duty_cycle 50.00 -name \{pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1621165658757 ""}  } {  } 0 332110 "%1!s!" 0 0 "Design Assistant" 0 -1 1621165658757 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Design Assistant" 0 -1 1621165658839 ""}
{ "Critical Warning" "WDRC_IMPROPER_SYNZER_IN_ASYNC_CLK_DOMAIN" "Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains 2 4 " "(High) Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains. (Value defined:2). Found 4 asynchronous clock domain interface structure(s) related to this rule." { { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " dds_generator:dds_generator\|sign_cos " "Node  \"dds_generator:dds_generator\|sign_cos\"" {  } { { "Verilog/dds_generator.v" "" { Text "F:/Program/Quartus/Demodulator/Verilog/dds_generator.v" 10 -1 0 } } { "temporary_test_loc" "" { Generic "F:/Program/Quartus/Demodulator/" { { 0 { 0 ""} 0 893 9695 10437 0 0 }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621165660231 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " dds_generator:dds_generator\|sign_sin " "Node  \"dds_generator:dds_generator\|sign_sin\"" {  } { { "Verilog/dds_generator.v" "" { Text "F:/Program/Quartus/Demodulator/Verilog/dds_generator.v" 10 -1 0 } } { "temporary_test_loc" "" { Generic "F:/Program/Quartus/Demodulator/" { { 0 { 0 ""} 0 894 9695 10437 0 0 }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621165660231 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " debug:debug\|altsource_probe:in_system_sources_probes_0\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_probe_gen:wider_probe_inst\|hold_reg\[7\] " "Node  \"debug:debug\|altsource_probe:in_system_sources_probes_0\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_probe_gen:wider_probe_inst\|hold_reg\[7\]\"" {  } { { "altsource_probe_body.vhd" "" { Text "f:/altera/14.1/quartus/libraries/megafunctions/altsource_probe_body.vhd" 805 -1 0 } } { "temporary_test_loc" "" { Generic "F:/Program/Quartus/Demodulator/" { { 0 { 0 ""} 0 439 9695 10437 0 0 }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621165660231 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " debug:debug\|altsource_probe:in_system_sources_probes_0\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_probe_gen:wider_probe_inst\|hold_reg\[6\] " "Node  \"debug:debug\|altsource_probe:in_system_sources_probes_0\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_probe_gen:wider_probe_inst\|hold_reg\[6\]\"" {  } { { "altsource_probe_body.vhd" "" { Text "f:/altera/14.1/quartus/libraries/megafunctions/altsource_probe_body.vhd" 805 -1 0 } } { "temporary_test_loc" "" { Generic "F:/Program/Quartus/Demodulator/" { { 0 { 0 ""} 0 440 9695 10437 0 0 }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621165660231 ""}  } {  } 1 308067 "(High) %1!s!. (Value defined:%2!d!). Found %3!d! asynchronous clock domain interface structure(s) related to this rule." 0 0 "Design Assistant" 0 -1 1621165660231 ""}
{ "Warning" "WDRC_ILLEGAL_CLOCK_NET" "Rule C104: Clock signal source should drive only clock input ports 1 " "(Medium) Rule C104: Clock signal source should drive only clock input ports. Found 1 nodes related to this rule." { { "Warning" "WDRC_NODES_WARNING" " PLL:pll\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] " "Node  \"PLL:pll\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\]\"" {  } { { "db/pll_altpll.v" "" { Text "F:/Program/Quartus/Demodulator/db/pll_altpll.v" 44 -1 0 } } { "temporary_test_loc" "" { Generic "F:/Program/Quartus/Demodulator/" { { 0 { 0 ""} 0 932 9695 10437 0 0 }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621165660237 ""}  } {  } 0 308040 "(Medium) %1!s!. Found %2!d! nodes related to this rule." 0 0 "Design Assistant" 0 -1 1621165660237 ""}
{ "Warning" "WDRC_MIXED_CLK_EDGE" "Rule C106: Clock signal source should not drive registers triggered by different clock edges 1 " "(Medium) Rule C106: Clock signal source should not drive registers triggered by different clock edges. Found 1 node(s) related to this rule." { { "Warning" "WDRC_NODES_WARNING" " PLL:pll\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] " "Node  \"PLL:pll\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\]\"" {  } { { "db/pll_altpll.v" "" { Text "F:/Program/Quartus/Demodulator/db/pll_altpll.v" 44 -1 0 } } { "temporary_test_loc" "" { Generic "F:/Program/Quartus/Demodulator/" { { 0 { 0 ""} 0 932 9695 10437 0 0 }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621165660242 ""}  } {  } 0 308022 "(Medium) %1!s!. Found %2!d! node(s) related to this rule." 0 0 "Design Assistant" 0 -1 1621165660242 ""}
{ "Warning" "WDRC_SYNZER_IN_ALL_SIGNAL_BTW_ASYNC_CLK_DOMAIN" "Rule D102: Multiple data bits that are transferred across asynchronous clock domains are synchronized, but not all bits may be aligned in the receiving clock domain 2 1 " "(Medium) Rule D102: Multiple data bits that are transferred across asynchronous clock domains are synchronized, but not all bits may be aligned in the receiving clock domain. (Value defined:2). Found 1 asynchronous clock domain interface structure(s) related to this rule." { { "Warning" "WDRC_NODES_WARNING" " debug:debug\|altsource_probe:in_system_sources_probes_0\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_probe_gen:wider_probe_inst\|hold_reg (Bus) " "Node  \"debug:debug\|altsource_probe:in_system_sources_probes_0\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_probe_gen:wider_probe_inst\|hold_reg (Bus)\"" {  } { { "altsource_probe_body.vhd" "" { Text "f:/altera/14.1/quartus/libraries/megafunctions/altsource_probe_body.vhd" 805 -1 0 } } { "temporary_test_loc" "" { Generic "F:/Program/Quartus/Demodulator/" { { 0 { 0 ""} 0 439 9695 10437 0 0 }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621165660245 ""}  } {  } 0 308071 "(Medium) %1!s!. (Value defined:%2!d!). Found %3!d! asynchronous clock domain interface structure(s) related to this rule." 0 0 "Design Assistant" 0 -1 1621165660245 ""}
{ "Info" "IDRC_HIGH_FANOUT" "Rule T101: Nodes with more than the specified number of fan-outs 30 4 " "(Information) Rule T101: Nodes with more than the specified number of fan-outs. (Value defined:30). Found 4 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " PLL:pll\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl " "Node  \"PLL:pll\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl\"" {  } { { "db/pll_altpll.v" "" { Text "F:/Program/Quartus/Demodulator/db/pll_altpll.v" 44 -1 0 } } { "temporary_test_loc" "" { Generic "F:/Program/Quartus/Demodulator/" { { 0 { 0 ""} 0 12705 9695 10437 0 0 }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621165660247 ""} { "Info" "IDRC_NODES_INFO" " approximator:approximator\|comb~0 " "Node  \"approximator:approximator\|comb~0\"" {  } { { "temporary_test_loc" "" { Generic "F:/Program/Quartus/Demodulator/" { { 0 { 0 ""} 0 9791 9695 10437 0 0 }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621165660247 ""} { "Info" "IDRC_NODES_INFO" " approximator:approximator\|accumulator:accum_Fc\|s\[38\]~43 " "Node  \"approximator:approximator\|accumulator:accum_Fc\|s\[38\]~43\"" {  } { { "Verilog/approximator.v" "" { Text "F:/Program/Quartus/Demodulator/Verilog/approximator.v" 182 -1 0 } } { "temporary_test_loc" "" { Generic "F:/Program/Quartus/Demodulator/" { { 0 { 0 ""} 0 11062 9695 10437 0 0 }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621165660247 ""} { "Info" "IDRC_NODES_INFO" " altera_internal_jtag~TCKUTAPclkctrl " "Node  \"altera_internal_jtag~TCKUTAPclkctrl\"" {  } { { "temporary_test_loc" "" { Generic "F:/Program/Quartus/Demodulator/" { { 0 { 0 ""} 0 12702 9695 10437 0 0 }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621165660247 ""}  } {  } 0 308046 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1621165660247 ""}
{ "Info" "IDRC_TOP_FANOUT" "Rule T102: Top nodes with the highest number of fan-outs 50 50 " "(Information) Rule T102: Top nodes with the highest number of fan-outs. (Value defined:50). Found 50 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " PLL:pll\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl " "Node  \"PLL:pll\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl\"" {  } { { "db/pll_altpll.v" "" { Text "F:/Program/Quartus/Demodulator/db/pll_altpll.v" 44 -1 0 } } { "temporary_test_loc" "" { Generic "F:/Program/Quartus/Demodulator/" { { 0 { 0 ""} 0 12705 9695 10437 0 0 }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621165660254 ""} { "Info" "IDRC_NODES_INFO" " approximator:approximator\|comb~0 " "Node  \"approximator:approximator\|comb~0\"" {  } { { "temporary_test_loc" "" { Generic "F:/Program/Quartus/Demodulator/" { { 0 { 0 ""} 0 9791 9695 10437 0 0 }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621165660254 ""} { "Info" "IDRC_NODES_INFO" " approximator:approximator\|accumulator:accum_Fc\|s\[38\]~43 " "Node  \"approximator:approximator\|accumulator:accum_Fc\|s\[38\]~43\"" {  } { { "Verilog/approximator.v" "" { Text "F:/Program/Quartus/Demodulator/Verilog/approximator.v" 182 -1 0 } } { "temporary_test_loc" "" { Generic "F:/Program/Quartus/Demodulator/" { { 0 { 0 ""} 0 11062 9695 10437 0 0 }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621165660254 ""} { "Info" "IDRC_NODES_INFO" " altera_internal_jtag~TCKUTAPclkctrl " "Node  \"altera_internal_jtag~TCKUTAPclkctrl\"" {  } { { "temporary_test_loc" "" { Generic "F:/Program/Quartus/Demodulator/" { { 0 { 0 ""} 0 12702 9695 10437 0 0 }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621165660255 ""} { "Info" "IDRC_NODES_INFO" " sld_hub:auto_hub\|alt_sld_fab:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[3\] " "Node  \"sld_hub:auto_hub\|alt_sld_fab:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[3\]\"" {  } { { "sld_hub.vhd" "" { Text "f:/altera/14.1/quartus/libraries/megafunctions/sld_hub.vhd" 1371 -1 0 } } { "temporary_test_loc" "" { Generic "F:/Program/Quartus/Demodulator/" { { 0 { 0 ""} 0 11910 9695 10437 0 0 }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621165660255 ""} { "Info" "IDRC_NODES_INFO" " adc_control:adc_control\|go_en " "Node  \"adc_control:adc_control\|go_en\"" {  } { { "Verilog/adc_control.v" "" { Text "F:/Program/Quartus/Demodulator/Verilog/adc_control.v" 17 -1 0 } } { "temporary_test_loc" "" { Generic "F:/Program/Quartus/Demodulator/" { { 0 { 0 ""} 0 928 9695 10437 0 0 }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621165660255 ""} { "Info" "IDRC_NODES_INFO" " approximator:approximator\|reg_sin\[8\] " "Node  \"approximator:approximator\|reg_sin\[8\]\"" {  } { { "Verilog/approximator.v" "" { Text "F:/Program/Quartus/Demodulator/Verilog/approximator.v" 28 -1 0 } } { "temporary_test_loc" "" { Generic "F:/Program/Quartus/Demodulator/" { { 0 { 0 ""} 0 675 9695 10437 0 0 }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621165660255 ""} { "Info" "IDRC_NODES_INFO" " approximator:approximator\|reg_cos\[8\] " "Node  \"approximator:approximator\|reg_cos\[8\]\"" {  } { { "Verilog/approximator.v" "" { Text "F:/Program/Quartus/Demodulator/Verilog/approximator.v" 28 -1 0 } } { "temporary_test_loc" "" { Generic "F:/Program/Quartus/Demodulator/" { { 0 { 0 ""} 0 684 9695 10437 0 0 }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621165660255 ""} { "Info" "IDRC_NODES_INFO" " altera_internal_jtag~TMSUTAP " "Node  \"altera_internal_jtag~TMSUTAP\"" {  } { { "temporary_test_loc" "" { Generic "F:/Program/Quartus/Demodulator/" { { 0 { 0 ""} 0 11883 9695 10437 0 0 }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621165660255 ""} { "Info" "IDRC_NODES_INFO" " approximator:approximator\|SQRT:sqrt\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[14\]\|add_sub_gsc:auto_generated\|op_1~34 " "Node  \"approximator:approximator\|SQRT:sqrt\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[14\]\|add_sub_gsc:auto_generated\|op_1~34\"" {  } { { "temporary_test_loc" "" { Generic "F:/Program/Quartus/Demodulator/" { { 0 { 0 ""} 0 9310 9695 10437 0 0 }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621165660255 ""} { "Info" "IDRC_NODES_INFO" " approximator:approximator\|SQRT:sqrt\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[9\]\|add_sub_lsc:auto_generated\|op_1~24 " "Node  \"approximator:approximator\|SQRT:sqrt\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[9\]\|add_sub_lsc:auto_generated\|op_1~24\"" {  } { { "temporary_test_loc" "" { Generic "F:/Program/Quartus/Demodulator/" { { 0 { 0 ""} 0 9085 9695 10437 0 0 }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621165660255 ""} { "Info" "IDRC_NODES_INFO" " sld_hub:auto_hub\|alt_sld_fab:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[4\] " "Node  \"sld_hub:auto_hub\|alt_sld_fab:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[4\]\"" {  } { { "sld_hub.vhd" "" { Text "f:/altera/14.1/quartus/libraries/megafunctions/sld_hub.vhd" 1371 -1 0 } } { "temporary_test_loc" "" { Generic "F:/Program/Quartus/Demodulator/" { { 0 { 0 ""} 0 11911 9695 10437 0 0 }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621165660255 ""} { "Info" "IDRC_NODES_INFO" " approximator:approximator\|SQRT:sqrt\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[17\]\|add_sub_oqc:auto_generated\|op_1~40 " "Node  \"approximator:approximator\|SQRT:sqrt\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[17\]\|add_sub_oqc:auto_generated\|op_1~40\"" {  } { { "temporary_test_loc" "" { Generic "F:/Program/Quartus/Demodulator/" { { 0 { 0 ""} 0 9481 9695 10437 0 0 }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621165660255 ""} { "Info" "IDRC_NODES_INFO" " approximator:approximator\|SQRT:sqrt\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[12\]\|add_sub_isc:auto_generated\|op_1~30 " "Node  \"approximator:approximator\|SQRT:sqrt\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[12\]\|add_sub_isc:auto_generated\|op_1~30\"" {  } { { "temporary_test_loc" "" { Generic "F:/Program/Quartus/Demodulator/" { { 0 { 0 ""} 0 9211 9695 10437 0 0 }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621165660255 ""} { "Info" "IDRC_NODES_INFO" " approximator:approximator\|SQRT:sqrt\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[10\]\|add_sub_ksc:auto_generated\|op_1~26 " "Node  \"approximator:approximator\|SQRT:sqrt\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[10\]\|add_sub_ksc:auto_generated\|op_1~26\"" {  } { { "temporary_test_loc" "" { Generic "F:/Program/Quartus/Demodulator/" { { 0 { 0 ""} 0 9124 9695 10437 0 0 }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621165660255 ""} { "Info" "IDRC_NODES_INFO" " approximator:approximator\|SQRT:sqrt\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[16\]\|add_sub_esc:auto_generated\|op_1~38 " "Node  \"approximator:approximator\|SQRT:sqrt\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[16\]\|add_sub_esc:auto_generated\|op_1~38\"" {  } { { "temporary_test_loc" "" { Generic "F:/Program/Quartus/Demodulator/" { { 0 { 0 ""} 0 9421 9695 10437 0 0 }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621165660255 ""} { "Info" "IDRC_NODES_INFO" " ~GND " "Node  \"~GND\"" {  } { { "temporary_test_loc" "" { Generic "F:/Program/Quartus/Demodulator/" { { 0 { 0 ""} 0 11634 9695 10437 0 0 }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621165660255 ""} { "Info" "IDRC_NODES_INFO" " approximator:approximator\|SQRT:sqrt\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[15\]\|add_sub_fsc:auto_generated\|op_1~36 " "Node  \"approximator:approximator\|SQRT:sqrt\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[15\]\|add_sub_fsc:auto_generated\|op_1~36\"" {  } { { "temporary_test_loc" "" { Generic "F:/Program/Quartus/Demodulator/" { { 0 { 0 ""} 0 9364 9695 10437 0 0 }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621165660255 ""} { "Info" "IDRC_NODES_INFO" " approximator:approximator\|SQRT:sqrt\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[13\]\|add_sub_hsc:auto_generated\|op_1~32 " "Node  \"approximator:approximator\|SQRT:sqrt\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[13\]\|add_sub_hsc:auto_generated\|op_1~32\"" {  } { { "temporary_test_loc" "" { Generic "F:/Program/Quartus/Demodulator/" { { 0 { 0 ""} 0 9259 9695 10437 0 0 }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621165660255 ""} { "Info" "IDRC_NODES_INFO" " approximator:approximator\|SQRT:sqrt\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[11\]\|add_sub_jsc:auto_generated\|op_1~28 " "Node  \"approximator:approximator\|SQRT:sqrt\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[11\]\|add_sub_jsc:auto_generated\|op_1~28\"" {  } { { "temporary_test_loc" "" { Generic "F:/Program/Quartus/Demodulator/" { { 0 { 0 ""} 0 9166 9695 10437 0 0 }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621165660255 ""} { "Info" "IDRC_NODES_INFO" " approximator:approximator\|reg_en " "Node  \"approximator:approximator\|reg_en\"" {  } { { "Verilog/approximator.v" "" { Text "F:/Program/Quartus/Demodulator/Verilog/approximator.v" 25 -1 0 } } { "temporary_test_loc" "" { Generic "F:/Program/Quartus/Demodulator/" { { 0 { 0 ""} 0 836 9695 10437 0 0 }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621165660255 ""} { "Info" "IDRC_NODES_INFO" " approximator:approximator\|SQRT:sqrt\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[5\]\|add_sub_epc:auto_generated\|op_1~16 " "Node  \"approximator:approximator\|SQRT:sqrt\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[5\]\|add_sub_epc:auto_generated\|op_1~16\"" {  } { { "temporary_test_loc" "" { Generic "F:/Program/Quartus/Demodulator/" { { 0 { 0 ""} 0 8961 9695 10437 0 0 }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621165660255 ""} { "Info" "IDRC_NODES_INFO" " approximator:approximator\|SQRT:sqrt\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[2\]\|add_sub_bpc:auto_generated\|op_1~10 " "Node  \"approximator:approximator\|SQRT:sqrt\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[2\]\|add_sub_bpc:auto_generated\|op_1~10\"" {  } { { "temporary_test_loc" "" { Generic "F:/Program/Quartus/Demodulator/" { { 0 { 0 ""} 0 8900 9695 10437 0 0 }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621165660255 ""} { "Info" "IDRC_NODES_INFO" " approximator:approximator\|SQRT:sqrt\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[6\]\|add_sub_fpc:auto_generated\|op_1~18 " "Node  \"approximator:approximator\|SQRT:sqrt\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[6\]\|add_sub_fpc:auto_generated\|op_1~18\"" {  } { { "temporary_test_loc" "" { Generic "F:/Program/Quartus/Demodulator/" { { 0 { 0 ""} 0 8988 9695 10437 0 0 }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621165660255 ""} { "Info" "IDRC_NODES_INFO" " approximator:approximator\|SQRT:sqrt\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[4\]\|add_sub_dpc:auto_generated\|op_1~14 " "Node  \"approximator:approximator\|SQRT:sqrt\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[4\]\|add_sub_dpc:auto_generated\|op_1~14\"" {  } { { "temporary_test_loc" "" { Generic "F:/Program/Quartus/Demodulator/" { { 0 { 0 ""} 0 8937 9695 10437 0 0 }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621165660255 ""} { "Info" "IDRC_NODES_INFO" " approximator:approximator\|SQRT:sqrt\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[8\]\|add_sub_msc:auto_generated\|op_1~22 " "Node  \"approximator:approximator\|SQRT:sqrt\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[8\]\|add_sub_msc:auto_generated\|op_1~22\"" {  } { { "temporary_test_loc" "" { Generic "F:/Program/Quartus/Demodulator/" { { 0 { 0 ""} 0 9049 9695 10437 0 0 }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621165660255 ""} { "Info" "IDRC_NODES_INFO" " approximator:approximator\|SQRT:sqrt\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[3\]\|add_sub_cpc:auto_generated\|op_1~12 " "Node  \"approximator:approximator\|SQRT:sqrt\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[3\]\|add_sub_cpc:auto_generated\|op_1~12\"" {  } { { "temporary_test_loc" "" { Generic "F:/Program/Quartus/Demodulator/" { { 0 { 0 ""} 0 8916 9695 10437 0 0 }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621165660255 ""} { "Info" "IDRC_NODES_INFO" " approximator:approximator\|SQRT:sqrt\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[7\]\|add_sub_nqc:auto_generated\|op_1~20 " "Node  \"approximator:approximator\|SQRT:sqrt\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[7\]\|add_sub_nqc:auto_generated\|op_1~20\"" {  } { { "temporary_test_loc" "" { Generic "F:/Program/Quartus/Demodulator/" { { 0 { 0 ""} 0 9018 9695 10437 0 0 }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621165660255 ""} { "Info" "IDRC_NODES_INFO" " approximator:approximator\|SQRT:sqrt\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[1\]\|add_sub_apc:auto_generated\|op_1~8 " "Node  \"approximator:approximator\|SQRT:sqrt\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[1\]\|add_sub_apc:auto_generated\|op_1~8\"" {  } { { "temporary_test_loc" "" { Generic "F:/Program/Quartus/Demodulator/" { { 0 { 0 ""} 0 8886 9695 10437 0 0 }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621165660255 ""} { "Info" "IDRC_NODES_INFO" " sld_hub:auto_hub\|alt_sld_fab:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|virtual_ir_scan_reg " "Node  \"sld_hub:auto_hub\|alt_sld_fab:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|virtual_ir_scan_reg\"" {  } { { "sld_jtag_hub.vhd" "" { Text "f:/altera/14.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 237 -1 0 } } { "temporary_test_loc" "" { Generic "F:/Program/Quartus/Demodulator/" { { 0 { 0 ""} 0 11984 9695 10437 0 0 }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621165660255 ""} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 308002 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "Quartus II" 0 -1 1621165660255 ""}  } {  } 0 308044 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1621165660254 ""}
{ "Info" "IDRC_REPORT_HEALTH_POST_FITTER" "54 7 " "Design Assistant information: finished post-fitting analysis of current design -- generated 54 information messages and 7 warning messages" {  } {  } 2 308007 "Design Assistant information: finished post-fitting analysis of current design -- generated %1!d! information messages and %2!d! warning messages" 0 0 "Design Assistant" 0 -1 1621165660258 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Design Assistant 0 s 11 s Quartus II 64-Bit " "Quartus II 64-Bit Design Assistant was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4686 " "Peak virtual memory: 4686 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1621165660413 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 16 14:47:40 2021 " "Processing ended: Sun May 16 14:47:40 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1621165660413 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1621165660413 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1621165660413 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Assistant" 0 -1 1621165660413 ""}
