SCUBA, Version Diamond (64-bit) 3.12.1.454
Sat Feb 19 21:22:39 2022
  
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.
  
BEGIN SCUBA Module Synthesis
  
    Issued command   : C:\Program Files\Lattice\diamond\3.12\ispfpga\bin\nt64\scuba.exe -w -n DIV4PLL -lang verilog -synth lse -arch xo2c00 -type pll -fin 10 -mdiv 1 -ndiv 1 -bypassp -bypass_divp -adiv 4 -phase_cntl STATIC -fb_mode 5 -lock 
    Circuit name     : DIV4PLL
    Module type      : pll
    Module Version   : 5.7
    Ports            : 
    Inputs       : CLKI
    Outputs      : CLKOP, LOCK
    I/O buffer       : not inserted
    EDIF output      : DIV4PLL.edn
    Verilog output   : DIV4PLL.v
    Verilog template : DIV4PLL_tmpl.v
    Verilog purpose  : for synthesis and simulation
    Bus notation     : big endian
    Report output    : DIV4PLL.srp
    Estimated Resource Usage:
  
END   SCUBA Module Synthesis

