Protel Design System Design Rule Check
PCB File : D:\Projects_Files\Projects\Altium_Projects\Petroline\Controller_TRK\Controller_TRK.PcbDoc
Date     : 16.12.2016
Time     : 10:32:23

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=0.3mm) (All),(All)
   Violation between Clearance Constraint: (0.299mm < 0.3mm) Between Polygon Track (72.6mm,54.175mm)(72.6mm,55.35mm) on Top Layer And Polygon Track (72.6mm,55.849mm)(72.6mm,58.718mm) on Top Layer 
   Violation between Clearance Constraint: (0.299mm < 0.3mm) Between Polygon Track (61.738mm,55.35mm)(72.625mm,55.35mm) on Top Layer And Polygon Track (72.6mm,55.849mm)(72.6mm,58.718mm) on Top Layer 
   Violation between Clearance Constraint: (0.275mm < 0.3mm) Between Track (73.475mm,54.725mm)(75.825mm,54.725mm) on Top Layer And Track (75.825mm,55.225mm)(75.825mm,56.175mm) on Top Layer 
   Violation between Clearance Constraint: (0.275mm < 0.3mm) Between Track (75.15mm,61.65mm)(77.275mm,61.65mm) on Top Layer And Track (77.275mm,62.15mm)(77.275mm,63.275mm) on Top Layer 
   Violation between Clearance Constraint: (0.275mm < 0.3mm) Between Track (115.575mm,58.2mm)(115.8mm,57.975mm) on Top Layer And Track (116.3mm,57mm)(116.3mm,58.85mm) on Top Layer 
   Violation between Clearance Constraint: (0.275mm < 0.3mm) Between Track (115.8mm,57mm)(115.8mm,57.975mm) on Top Layer And Track (116.3mm,57mm)(116.3mm,58.85mm) on Top Layer 
Rule Violations :6

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=0.508mm) (Conductor Width=0.254mm) (Air Gap=0.254mm) (Entries=4) (All)
Rule Violations :0

Processing Rule : Width Constraint (Min=0.2mm) (Max=7mm) (Preferred=0.5mm) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mm) (Max=25.4mm) (Prefered=12.7mm) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=0.025mm) (Max=10mm) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=0.1mm) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (0.09mm < 0.1mm) Between Region (0 hole(s)) Top Solder And Pad DA2-20(113.35mm,56.05mm) on Top Layer [Top Solder] Mask Sliver [0.09mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.09mm < 0.1mm) Between Region (0 hole(s)) Top Solder And Pad DA2-1(113.35mm,54.55mm) on Top Layer [Top Solder] Mask Sliver [0.09mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.095mm < 0.1mm) Between Region (0 hole(s)) Top Solder And Pad DA2-18(114.3mm,57mm) on Top Layer [Top Solder] Mask Sliver [0.095mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.095mm < 0.1mm) Between Region (0 hole(s)) Top Solder And Pad DA2-17(114.8mm,57mm) on Top Layer [Top Solder] Mask Sliver [0.095mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.095mm < 0.1mm) Between Region (0 hole(s)) Top Solder And Pad DA2-16(115.3mm,57mm) on Top Layer [Top Solder] Mask Sliver [0.095mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.095mm < 0.1mm) Between Region (0 hole(s)) Top Solder And Pad DA2-15(115.8mm,57mm) on Top Layer [Top Solder] Mask Sliver [0.095mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.095mm < 0.1mm) Between Region (0 hole(s)) Top Solder And Pad DA2-14(116.3mm,57mm) on Top Layer [Top Solder] Mask Sliver [0.095mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.095mm < 0.1mm) Between Region (0 hole(s)) Top Solder And Pad DA2-13(116.8mm,57mm) on Top Layer [Top Solder] Mask Sliver [0.095mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.09mm < 0.1mm) Between Region (0 hole(s)) Top Solder And Pad DA2-11(117.75mm,56.05mm) on Top Layer [Top Solder] Mask Sliver [0.09mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.09mm < 0.1mm) Between Region (0 hole(s)) Top Solder And Pad DA2-10(117.75mm,54.55mm) on Top Layer [Top Solder] Mask Sliver [0.09mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.095mm < 0.1mm) Between Region (0 hole(s)) Top Solder And Pad DA2-8(116.8mm,53.6mm) on Top Layer [Top Solder] Mask Sliver [0.095mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.095mm < 0.1mm) Between Region (0 hole(s)) Top Solder And Pad DA2-7(116.3mm,53.6mm) on Top Layer [Top Solder] Mask Sliver [0.095mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.095mm < 0.1mm) Between Region (0 hole(s)) Top Solder And Pad DA2-6(115.8mm,53.6mm) on Top Layer [Top Solder] Mask Sliver [0.095mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.095mm < 0.1mm) Between Region (0 hole(s)) Top Solder And Pad DA2-5(115.3mm,53.6mm) on Top Layer [Top Solder] Mask Sliver [0.095mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.095mm < 0.1mm) Between Region (0 hole(s)) Top Solder And Pad DA2-4(114.8mm,53.6mm) on Top Layer [Top Solder] Mask Sliver [0.095mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.095mm < 0.1mm) Between Region (0 hole(s)) Top Solder And Pad DA2-3(114.3mm,53.6mm) on Top Layer [Top Solder] Mask Sliver [0.095mm]
Rule Violations :16

Processing Rule : Silk To Solder Mask (Clearance=0.254mm) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Arc (76.825mm,62.8mm) on Top Overlay And Pad DA5-1(77.275mm,62.15mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Arc (75.375mm,55.875mm) on Top Overlay And Pad DA3-1(75.825mm,55.225mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Arc (82.612mm,57.075mm) on Top Overlay And Pad C40-2(81.75mm,57.075mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.151mm < 0.254mm) Between Arc (82.586mm,57.075mm) on Top Overlay And Pad C40-1(83.45mm,57.075mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.151mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Arc (82.612mm,58.75mm) on Top Overlay And Pad C39-2(81.75mm,58.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.151mm < 0.254mm) Between Arc (82.586mm,58.75mm) on Top Overlay And Pad C39-1(83.45mm,58.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.151mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Arc (75.15mm,58.412mm) on Top Overlay And Pad C38-2(75.15mm,57.55mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.151mm < 0.254mm) Between Arc (75.15mm,58.386mm) on Top Overlay And Pad C38-1(75.15mm,59.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.151mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Arc (75.15mm,62.488mm) on Top Overlay And Pad C37-2(75.15mm,63.35mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.151mm < 0.254mm) Between Arc (75.15mm,62.514mm) on Top Overlay And Pad C37-1(75.15mm,61.65mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.151mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Arc (109.525mm,55.262mm) on Top Overlay And Pad C34-2(109.525mm,54.4mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.151mm < 0.254mm) Between Arc (109.525mm,55.236mm) on Top Overlay And Pad C34-1(109.525mm,56.1mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.151mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Arc (79.487mm,63.7mm) on Top Overlay And Pad C33-2(78.625mm,63.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.151mm < 0.254mm) Between Arc (79.461mm,63.7mm) on Top Overlay And Pad C33-1(80.325mm,63.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.151mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Arc (109.55mm,61.588mm) on Top Overlay And Pad C32-2(109.55mm,62.45mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.151mm < 0.254mm) Between Arc (109.55mm,61.614mm) on Top Overlay And Pad C32-1(109.55mm,60.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.151mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Arc (110.387mm,65.275mm) on Top Overlay And Pad C29-2(109.525mm,65.275mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.151mm < 0.254mm) Between Arc (110.361mm,65.275mm) on Top Overlay And Pad C29-1(111.225mm,65.275mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.151mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Arc (80.712mm,50.075mm) on Top Overlay And Pad C28-2(79.85mm,50.075mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.151mm < 0.254mm) Between Arc (80.686mm,50.075mm) on Top Overlay And Pad C28-1(81.55mm,50.075mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.151mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Arc (80.737mm,51.65mm) on Top Overlay And Pad C27-2(79.875mm,51.65mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.151mm < 0.254mm) Between Arc (80.711mm,51.65mm) on Top Overlay And Pad C27-1(81.575mm,51.65mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.151mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Arc (72.475mm,51.612mm) on Top Overlay And Pad C26-2(72.475mm,50.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.151mm < 0.254mm) Between Arc (72.475mm,51.586mm) on Top Overlay And Pad C26-1(72.475mm,52.45mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.151mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Arc (73.475mm,55.563mm) on Top Overlay And Pad C25-2(73.475mm,56.425mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.151mm < 0.254mm) Between Arc (73.475mm,55.589mm) on Top Overlay And Pad C25-1(73.475mm,54.725mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.151mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Arc (99.738mm,44.8mm) on Top Overlay And Pad C22-2(100.6mm,44.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.151mm < 0.254mm) Between Arc (99.764mm,44.8mm) on Top Overlay And Pad C22-1(98.9mm,44.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.151mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Arc (78.037mm,56.925mm) on Top Overlay And Pad C21-2(77.175mm,56.925mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.151mm < 0.254mm) Between Arc (78.011mm,56.925mm) on Top Overlay And Pad C21-1(78.875mm,56.925mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.151mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Arc (84.513mm,92.625mm) on Top Overlay And Pad C19-2(85.375mm,92.625mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.151mm < 0.254mm) Between Arc (84.539mm,92.625mm) on Top Overlay And Pad C19-1(83.675mm,92.625mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.151mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Arc (97.175mm,93.812mm) on Top Overlay And Pad C18-2(97.175mm,92.95mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.151mm < 0.254mm) Between Arc (97.175mm,93.786mm) on Top Overlay And Pad C18-1(97.175mm,94.65mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.151mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Arc (76.827mm,79.038mm) on Top Overlay And Pad C17-2(76.827mm,79.9mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.151mm < 0.254mm) Between Arc (76.827mm,79.064mm) on Top Overlay And Pad C17-1(76.827mm,78.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.151mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Arc (76.825mm,75.312mm) on Top Overlay And Pad C16-2(76.825mm,74.45mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.151mm < 0.254mm) Between Arc (76.825mm,75.286mm) on Top Overlay And Pad C16-1(76.825mm,76.15mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.151mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Arc (69.15mm,80.438mm) on Top Overlay And Pad C15-2(69.15mm,81.3mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.151mm < 0.254mm) Between Arc (69.15mm,80.464mm) on Top Overlay And Pad C15-1(69.15mm,79.6mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.151mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Arc (78.525mm,84.063mm) on Top Overlay And Pad C14-2(78.525mm,84.925mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.151mm < 0.254mm) Between Arc (78.525mm,84.089mm) on Top Overlay And Pad C14-1(78.525mm,83.225mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.151mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Arc (103.962mm,69.65mm) on Top Overlay And Pad C13-2(103.1mm,69.65mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.151mm < 0.254mm) Between Arc (103.936mm,69.65mm) on Top Overlay And Pad C13-1(104.8mm,69.65mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.151mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Arc (88.725mm,87.537mm) on Top Overlay And Pad C12-2(88.725mm,86.675mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.151mm < 0.254mm) Between Arc (88.725mm,87.511mm) on Top Overlay And Pad C12-1(88.725mm,88.375mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.151mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Arc (92.337mm,72.225mm) on Top Overlay And Pad C11-2(91.475mm,72.225mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.151mm < 0.254mm) Between Arc (92.311mm,72.225mm) on Top Overlay And Pad C11-1(93.175mm,72.225mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.151mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Arc (87.163mm,72.223mm) on Top Overlay And Pad C10-2(88.025mm,72.223mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.151mm < 0.254mm) Between Arc (87.189mm,72.223mm) on Top Overlay And Pad C10-1(86.325mm,72.223mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.151mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Arc (80.862mm,72.725mm) on Top Overlay And Pad C9-2(80mm,72.725mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.151mm < 0.254mm) Between Arc (80.836mm,72.725mm) on Top Overlay And Pad C9-1(81.7mm,72.725mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.151mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Arc (119.7mm,61.738mm) on Top Overlay And Pad C8-2(119.7mm,62.6mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.151mm < 0.254mm) Between Arc (119.7mm,61.764mm) on Top Overlay And Pad C8-1(119.7mm,60.9mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.151mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Arc (114.85mm,61.612mm) on Top Overlay And Pad C6-2(114.85mm,60.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.151mm < 0.254mm) Between Arc (114.85mm,61.586mm) on Top Overlay And Pad C6-1(114.85mm,62.45mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.151mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Arc (112.85mm,50.538mm) on Top Overlay And Pad C5-2(112.85mm,51.4mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.151mm < 0.254mm) Between Arc (112.85mm,50.564mm) on Top Overlay And Pad C5-1(112.85mm,49.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.151mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Arc (111.45mm,55.388mm) on Top Overlay And Pad C4-2(111.45mm,56.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.151mm < 0.254mm) Between Arc (111.45mm,55.414mm) on Top Overlay And Pad C4-1(111.45mm,54.55mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.151mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Arc (80.7mm,96.938mm) on Top Overlay And Pad C2-2(80.7mm,97.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.151mm < 0.254mm) Between Arc (80.7mm,96.964mm) on Top Overlay And Pad C2-1(80.7mm,96.1mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.151mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.151mm < 0.254mm) Between Arc (93.6mm,94.086mm) on Top Overlay And Pad C36-1(93.6mm,94.95mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.151mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Arc (93.6mm,94.112mm) on Top Overlay And Pad C36-2(93.6mm,93.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Text "R16" (99.8mm,34.725mm) on Top Overlay And Pad Free-0(101.138mm,38.602mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.195mm < 0.254mm) Between Track (104.425mm,112.125mm)(104.425mm,114.775mm) on Top Overlay And Pad Free-0(101.138mm,113.602mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.195mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Area Fill (86.5mm,112.025mm) (97.2mm,112.95mm) on Top Overlay And Pad XP4-1(94.7mm,114.475mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.023mm < 0.254mm) Between Area Fill (86.5mm,112.025mm) (97.2mm,112.95mm) on Top Overlay And Pad XP4-2(89.7mm,114.475mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.023mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Area Fill (76.5mm,112.025mm) (87.2mm,112.95mm) on Top Overlay And Pad XP12-1(84.7mm,114.475mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.023mm < 0.254mm) Between Area Fill (76.5mm,112.025mm) (87.2mm,112.95mm) on Top Overlay And Pad XP12-2(79.7mm,114.475mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.023mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Area Fill (66.5mm,112.025mm) (77.2mm,112.95mm) on Top Overlay And Pad XP15-1(74.7mm,114.475mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.023mm < 0.254mm) Between Area Fill (66.5mm,112.025mm) (77.2mm,112.95mm) on Top Overlay And Pad XP15-2(69.7mm,114.475mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.023mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Area Fill (109.3mm,112.025mm) (120mm,112.95mm) on Top Overlay And Pad XP13-1(117.5mm,114.475mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.023mm < 0.254mm) Between Area Fill (109.3mm,112.025mm) (120mm,112.95mm) on Top Overlay And Pad XP13-2(112.5mm,114.475mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.023mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.023mm < 0.254mm) Between Area Fill (130.575mm,112mm) (145.65mm,112.95mm) on Top Overlay And Pad XP11-3(133.15mm,114.475mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.023mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.023mm < 0.254mm) Between Area Fill (130.575mm,112mm) (145.65mm,112.95mm) on Top Overlay And Pad XP11-2(138.15mm,114.475mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.023mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Area Fill (130.575mm,112mm) (145.65mm,112.95mm) on Top Overlay And Pad XP11-1(143.15mm,114.475mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Area Fill (145.55mm,112.025mm) (156.25mm,112.95mm) on Top Overlay And Pad XP8-1(153.75mm,114.475mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.023mm < 0.254mm) Between Area Fill (145.55mm,112.025mm) (156.25mm,112.95mm) on Top Overlay And Pad XP8-2(148.75mm,114.475mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.023mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Area Fill (86.1mm,39.05mm) (96.8mm,39.975mm) on Top Overlay And Pad XP5-1(88.6mm,37.525mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.023mm < 0.254mm) Between Area Fill (86.1mm,39.05mm) (96.8mm,39.975mm) on Top Overlay And Pad XP5-2(93.6mm,37.525mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.023mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Area Fill (76.1mm,39.05mm) (86.8mm,39.975mm) on Top Overlay And Pad XP3-1(78.6mm,37.525mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.023mm < 0.254mm) Between Area Fill (76.1mm,39.05mm) (86.8mm,39.975mm) on Top Overlay And Pad XP3-2(83.6mm,37.525mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.023mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.22mm < 0.254mm) Between Track (148mm,96.5mm)(148mm,106.6mm) on Top Overlay And Pad K3-14(146.7mm,105.3mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.22mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.22mm < 0.254mm) Between Track (119.5mm,106.6mm)(148mm,106.6mm) on Top Overlay And Pad K3-14(146.7mm,105.3mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.22mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.22mm < 0.254mm) Between Track (119.5mm,96.5mm)(148mm,96.5mm) on Top Overlay And Pad K3-11(143.5mm,97.8mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.22mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.22mm < 0.254mm) Between Track (119.5mm,106.6mm)(148mm,106.6mm) on Top Overlay And Pad K3-12(140.3mm,105.3mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.22mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.22mm < 0.254mm) Between Track (119.5mm,106.6mm)(148mm,106.6mm) on Top Overlay And Pad K3-2(121.4mm,105.3mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.22mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.22mm < 0.254mm) Between Track (119.5mm,96.5mm)(148mm,96.5mm) on Top Overlay And Pad K3-1(121.4mm,97.8mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.22mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.22mm < 0.254mm) Between Track (148mm,85.4mm)(148mm,95.5mm) on Top Overlay And Pad K2-14(146.7mm,94.2mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.22mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.22mm < 0.254mm) Between Track (119.5mm,95.5mm)(148mm,95.5mm) on Top Overlay And Pad K2-14(146.7mm,94.2mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.22mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.22mm < 0.254mm) Between Track (119.5mm,85.4mm)(148mm,85.4mm) on Top Overlay And Pad K2-11(143.5mm,86.7mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.22mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.22mm < 0.254mm) Between Track (119.5mm,95.5mm)(148mm,95.5mm) on Top Overlay And Pad K2-12(140.3mm,94.2mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.22mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.22mm < 0.254mm) Between Track (119.5mm,95.5mm)(148mm,95.5mm) on Top Overlay And Pad K2-2(121.4mm,94.2mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.22mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.22mm < 0.254mm) Between Track (119.5mm,85.4mm)(148mm,85.4mm) on Top Overlay And Pad K2-1(121.4mm,86.7mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.22mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.22mm < 0.254mm) Between Track (148mm,74mm)(148mm,84.1mm) on Top Overlay And Pad K1-14(146.7mm,82.8mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.22mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.22mm < 0.254mm) Between Track (119.5mm,84.1mm)(148mm,84.1mm) on Top Overlay And Pad K1-14(146.7mm,82.8mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.22mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.22mm < 0.254mm) Between Track (119.5mm,74mm)(148mm,74mm) on Top Overlay And Pad K1-11(143.5mm,75.3mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.22mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.22mm < 0.254mm) Between Track (119.5mm,84.1mm)(148mm,84.1mm) on Top Overlay And Pad K1-12(140.3mm,82.8mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.22mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.22mm < 0.254mm) Between Track (119.5mm,84.1mm)(148mm,84.1mm) on Top Overlay And Pad K1-2(121.4mm,82.8mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.22mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.22mm < 0.254mm) Between Track (119.5mm,74mm)(148mm,74mm) on Top Overlay And Pad K1-1(121.4mm,75.3mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.22mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.023mm < 0.254mm) Between Area Fill (110.975mm,39.05mm) (126.05mm,40mm) on Top Overlay And Pad XP14-3(123.475mm,37.525mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.023mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.023mm < 0.254mm) Between Area Fill (110.975mm,39.05mm) (126.05mm,40mm) on Top Overlay And Pad XP14-2(118.475mm,37.525mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.023mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Area Fill (110.975mm,39.05mm) (126.05mm,40mm) on Top Overlay And Pad XP14-1(113.475mm,37.525mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.023mm < 0.254mm) Between Area Fill (133.325mm,39.05mm) (148.4mm,40mm) on Top Overlay And Pad XP10-3(145.825mm,37.525mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.023mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.023mm < 0.254mm) Between Area Fill (133.325mm,39.05mm) (148.4mm,40mm) on Top Overlay And Pad XP10-2(140.825mm,37.525mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.023mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Area Fill (133.325mm,39.05mm) (148.4mm,40mm) on Top Overlay And Pad XP10-1(135.825mm,37.525mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (77.125mm,70.55mm)(77.125mm,71.85mm) on Top Overlay And Pad R61-1(76.575mm,71.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (74.475mm,70.55mm)(77.125mm,70.55mm) on Top Overlay And Pad R61-1(76.575mm,71.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (74.475mm,71.85mm)(77.125mm,71.85mm) on Top Overlay And Pad R61-1(76.575mm,71.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.112mm < 0.254mm) Between Track (74.475mm,70.55mm)(74.475mm,71.85mm) on Top Overlay And Pad R61-2(75.026mm,71.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.112mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (74.475mm,70.55mm)(77.125mm,70.55mm) on Top Overlay And Pad R61-2(75.026mm,71.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (74.475mm,71.85mm)(77.125mm,71.85mm) on Top Overlay And Pad R61-2(75.026mm,71.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (103.775mm,119.625mm)(104.175mm,119.125mm) on Top Overlay And Pad VD23-2(103.775mm,120.325mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Track (102.885mm,117.705mm)(102.885mm,121.045mm) on Top Overlay And Pad VD23-2(103.775mm,120.325mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Track (104.665mm,117.705mm)(104.665mm,121.045mm) on Top Overlay And Pad VD23-2(103.775mm,120.325mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (103.375mm,119.625mm)(104.175mm,119.625mm) on Top Overlay And Pad VD23-2(103.775mm,120.325mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (103.375mm,119.125mm)(103.775mm,119.625mm) on Top Overlay And Pad VD23-2(103.775mm,120.325mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.145mm < 0.254mm) Between Track (102.885mm,121.045mm)(104.665mm,121.045mm) on Top Overlay And Pad VD23-2(103.775mm,120.325mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.145mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.112mm < 0.254mm) Between Track (103.775mm,119.625mm)(104.175mm,119.125mm) on Top Overlay And Pad VD23-1(103.775mm,118.425mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.112mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Track (102.885mm,117.705mm)(102.885mm,121.045mm) on Top Overlay And Pad VD23-1(103.775mm,118.425mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Track (104.665mm,117.705mm)(104.665mm,121.045mm) on Top Overlay And Pad VD23-1(103.775mm,118.425mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.145mm < 0.254mm) Between Track (102.885mm,117.705mm)(104.665mm,117.705mm) on Top Overlay And Pad VD23-1(103.775mm,118.425mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.145mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.112mm < 0.254mm) Between Track (103.375mm,119.125mm)(103.775mm,119.625mm) on Top Overlay And Pad VD23-1(103.775mm,118.425mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.112mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.112mm < 0.254mm) Between Track (103.375mm,119.125mm)(104.175mm,119.125mm) on Top Overlay And Pad VD23-1(103.775mm,118.425mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.112mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (106.475mm,119.625mm)(107.275mm,119.625mm) on Top Overlay And Pad VD22-2(106.875mm,120.325mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (106.475mm,119.125mm)(106.875mm,119.625mm) on Top Overlay And Pad VD22-2(106.875mm,120.325mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (106.875mm,119.625mm)(107.275mm,119.125mm) on Top Overlay And Pad VD22-2(106.875mm,120.325mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Track (105.985mm,117.705mm)(105.985mm,121.045mm) on Top Overlay And Pad VD22-2(106.875mm,120.325mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Track (107.765mm,117.705mm)(107.765mm,121.045mm) on Top Overlay And Pad VD22-2(106.875mm,120.325mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.145mm < 0.254mm) Between Track (105.985mm,121.045mm)(107.765mm,121.045mm) on Top Overlay And Pad VD22-2(106.875mm,120.325mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.145mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.112mm < 0.254mm) Between Track (106.475mm,119.125mm)(106.875mm,119.625mm) on Top Overlay And Pad VD22-1(106.875mm,118.425mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.112mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.112mm < 0.254mm) Between Track (106.475mm,119.125mm)(107.275mm,119.125mm) on Top Overlay And Pad VD22-1(106.875mm,118.425mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.112mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.112mm < 0.254mm) Between Track (106.875mm,119.625mm)(107.275mm,119.125mm) on Top Overlay And Pad VD22-1(106.875mm,118.425mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.112mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Track (105.985mm,117.705mm)(105.985mm,121.045mm) on Top Overlay And Pad VD22-1(106.875mm,118.425mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Track (107.765mm,117.705mm)(107.765mm,121.045mm) on Top Overlay And Pad VD22-1(106.875mm,118.425mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.145mm < 0.254mm) Between Track (105.985mm,117.705mm)(107.765mm,117.705mm) on Top Overlay And Pad VD22-1(106.875mm,118.425mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.145mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (100.325mm,119.625mm)(101.125mm,119.625mm) on Top Overlay And Pad VD21-2(100.725mm,120.325mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (100.325mm,119.125mm)(100.725mm,119.625mm) on Top Overlay And Pad VD21-2(100.725mm,120.325mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (100.725mm,119.625mm)(101.125mm,119.125mm) on Top Overlay And Pad VD21-2(100.725mm,120.325mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Track (99.835mm,117.705mm)(99.835mm,121.045mm) on Top Overlay And Pad VD21-2(100.725mm,120.325mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.145mm < 0.254mm) Between Track (99.835mm,121.045mm)(101.615mm,121.045mm) on Top Overlay And Pad VD21-2(100.725mm,120.325mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.145mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Track (101.615mm,117.705mm)(101.615mm,121.045mm) on Top Overlay And Pad VD21-2(100.725mm,120.325mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.112mm < 0.254mm) Between Track (100.325mm,119.125mm)(100.725mm,119.625mm) on Top Overlay And Pad VD21-1(100.725mm,118.425mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.112mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.112mm < 0.254mm) Between Track (100.325mm,119.125mm)(101.125mm,119.125mm) on Top Overlay And Pad VD21-1(100.725mm,118.425mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.112mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.112mm < 0.254mm) Between Track (100.725mm,119.625mm)(101.125mm,119.125mm) on Top Overlay And Pad VD21-1(100.725mm,118.425mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.112mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Track (99.835mm,117.705mm)(99.835mm,121.045mm) on Top Overlay And Pad VD21-1(100.725mm,118.425mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.145mm < 0.254mm) Between Track (99.835mm,117.705mm)(101.615mm,117.705mm) on Top Overlay And Pad VD21-1(100.725mm,118.425mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.145mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Track (101.615mm,117.705mm)(101.615mm,121.045mm) on Top Overlay And Pad VD21-1(100.725mm,118.425mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (106mm,112.125mm)(107.3mm,112.125mm) on Top Overlay And Pad R57-1(106.65mm,112.675mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (107.3mm,112.125mm)(107.3mm,114.775mm) on Top Overlay And Pad R57-1(106.65mm,112.675mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (106mm,112.125mm)(106mm,114.775mm) on Top Overlay And Pad R57-1(106.65mm,112.675mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.112mm < 0.254mm) Between Track (106mm,114.775mm)(107.3mm,114.775mm) on Top Overlay And Pad R57-2(106.65mm,114.224mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.112mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (107.3mm,112.125mm)(107.3mm,114.775mm) on Top Overlay And Pad R57-2(106.65mm,114.224mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (106mm,112.125mm)(106mm,114.775mm) on Top Overlay And Pad R57-2(106.65mm,114.224mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (107.55mm,112.125mm)(107.55mm,114.775mm) on Top Overlay And Pad R56-1(108.2mm,112.675mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (108.85mm,112.125mm)(108.85mm,114.775mm) on Top Overlay And Pad R56-1(108.2mm,112.675mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (107.55mm,112.125mm)(108.85mm,112.125mm) on Top Overlay And Pad R56-1(108.2mm,112.675mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (107.55mm,112.125mm)(107.55mm,114.775mm) on Top Overlay And Pad R56-2(108.2mm,114.224mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (108.85mm,112.125mm)(108.85mm,114.775mm) on Top Overlay And Pad R56-2(108.2mm,114.224mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.112mm < 0.254mm) Between Track (107.55mm,114.775mm)(108.85mm,114.775mm) on Top Overlay And Pad R56-2(108.2mm,114.224mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.112mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (104.425mm,112.125mm)(104.425mm,114.775mm) on Top Overlay And Pad R55-1(105.075mm,112.675mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (104.425mm,112.125mm)(105.725mm,112.125mm) on Top Overlay And Pad R55-1(105.075mm,112.675mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (105.725mm,112.125mm)(105.725mm,114.775mm) on Top Overlay And Pad R55-1(105.075mm,112.675mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (104.425mm,112.125mm)(104.425mm,114.775mm) on Top Overlay And Pad R55-2(105.075mm,114.224mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.112mm < 0.254mm) Between Track (104.425mm,114.775mm)(105.725mm,114.775mm) on Top Overlay And Pad R55-2(105.075mm,114.224mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.112mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (105.725mm,112.125mm)(105.725mm,114.775mm) on Top Overlay And Pad R55-2(105.075mm,114.224mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.144mm < 0.254mm) Between Track (106.092mm,91.225mm)(106.092mm,92.241mm) on Top Overlay And Pad VT8-1(106.6mm,90.463mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.144mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.144mm < 0.254mm) Between Track (109.14mm,91.225mm)(109.14mm,92.241mm) on Top Overlay And Pad VT8-2(108.632mm,90.463mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.144mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.144mm < 0.254mm) Between Track (116.3mm,96.683mm)(117.316mm,96.683mm) on Top Overlay And Pad VT7-1(115.538mm,96.175mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.144mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.144mm < 0.254mm) Between Track (116.3mm,93.635mm)(117.316mm,93.635mm) on Top Overlay And Pad VT7-2(115.538mm,94.143mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.144mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.144mm < 0.254mm) Between Track (108.458mm,82.134mm)(108.458mm,83.15mm) on Top Overlay And Pad VT6-1(107.95mm,83.912mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.144mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.144mm < 0.254mm) Between Track (105.41mm,82.134mm)(105.41mm,83.15mm) on Top Overlay And Pad VT6-2(105.918mm,83.912mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.144mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.144mm < 0.254mm) Between Track (116.275mm,85.358mm)(117.291mm,85.358mm) on Top Overlay And Pad VT5-1(115.513mm,84.85mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.144mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.144mm < 0.254mm) Between Track (116.275mm,82.31mm)(117.291mm,82.31mm) on Top Overlay And Pad VT5-2(115.513mm,82.818mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.144mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Text "VT5" (117.824mm,84.4mm) on Top Overlay And Pad VT5-3(117.824mm,83.834mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.144mm < 0.254mm) Between Track (111.325mm,72.608mm)(112.341mm,72.608mm) on Top Overlay And Pad VT4-1(110.563mm,72.1mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.144mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.144mm < 0.254mm) Between Track (111.325mm,69.56mm)(112.341mm,69.56mm) on Top Overlay And Pad VT4-2(110.563mm,70.068mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.144mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.144mm < 0.254mm) Between Track (113.034mm,73.142mm)(114.05mm,73.142mm) on Top Overlay And Pad VT3-1(114.812mm,73.65mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.144mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.144mm < 0.254mm) Between Track (113.034mm,76.19mm)(114.05mm,76.19mm) on Top Overlay And Pad VT3-2(114.812mm,75.682mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.144mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.144mm < 0.254mm) Between Track (73.025mm,47.883mm)(74.041mm,47.883mm) on Top Overlay And Pad VT2-1(72.263mm,47.375mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.144mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.144mm < 0.254mm) Between Track (73.025mm,44.835mm)(74.041mm,44.835mm) on Top Overlay And Pad VT2-2(72.263mm,45.343mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.144mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.254mm) Between Track (85.525mm,67.725mm)(85.525mm,68mm) on Top Overlay And Pad VD17-2(84.925mm,66.55mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.254mm) Between Track (85.525mm,65.1mm)(85.525mm,65.375mm) on Top Overlay And Pad VD17-2(84.925mm,66.55mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Track (83.51mm,65.661mm)(83.51mm,67.439mm) on Top Overlay And Pad VD17-2(84.925mm,66.55mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Track (82.24mm,65.661mm)(83.51mm,66.55mm) on Top Overlay And Pad VD17-2(84.925mm,66.55mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Track (82.24mm,67.439mm)(83.51mm,66.55mm) on Top Overlay And Pad VD17-2(84.925mm,66.55mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.254mm) Between Track (80.225mm,67.725mm)(80.225mm,68mm) on Top Overlay And Pad VD17-1(80.825mm,66.55mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.254mm) Between Track (80.225mm,65.1mm)(80.225mm,65.375mm) on Top Overlay And Pad VD17-1(80.825mm,66.55mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Track (82.24mm,65.661mm)(82.24mm,67.439mm) on Top Overlay And Pad VD17-1(80.825mm,66.55mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.254mm) Between Track (92.25mm,57.45mm)(92.25mm,57.725mm) on Top Overlay And Pad VD16-2(92.85mm,56.275mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.254mm) Between Track (92.25mm,54.825mm)(92.25mm,55.1mm) on Top Overlay And Pad VD16-2(92.85mm,56.275mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Track (94.265mm,55.386mm)(94.265mm,57.164mm) on Top Overlay And Pad VD16-2(92.85mm,56.275mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Track (94.265mm,56.275mm)(95.535mm,55.386mm) on Top Overlay And Pad VD16-2(92.85mm,56.275mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Track (94.265mm,56.275mm)(95.535mm,57.164mm) on Top Overlay And Pad VD16-2(92.85mm,56.275mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.254mm) Between Track (97.55mm,57.45mm)(97.55mm,57.725mm) on Top Overlay And Pad VD16-1(96.95mm,56.275mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.254mm) Between Track (97.55mm,54.825mm)(97.55mm,55.1mm) on Top Overlay And Pad VD16-1(96.95mm,56.275mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Track (95.535mm,55.386mm)(95.535mm,57.164mm) on Top Overlay And Pad VD16-1(96.95mm,56.275mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.254mm) Between Track (62.025mm,39.875mm)(62.3mm,39.875mm) on Top Overlay And Pad VD12-2(63.475mm,39.275mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Track (63.475mm,37.86mm)(64.364mm,36.59mm) on Top Overlay And Pad VD12-2(63.475mm,39.275mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Track (62.586mm,37.86mm)(64.364mm,37.86mm) on Top Overlay And Pad VD12-2(63.475mm,39.275mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.254mm) Between Track (64.65mm,39.875mm)(64.925mm,39.875mm) on Top Overlay And Pad VD12-2(63.475mm,39.275mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Track (62.586mm,36.59mm)(63.475mm,37.86mm) on Top Overlay And Pad VD12-2(63.475mm,39.275mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.254mm) Between Track (62.025mm,34.575mm)(62.3mm,34.575mm) on Top Overlay And Pad VD12-1(63.475mm,35.175mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.244mm < 0.254mm) Between Text "VD12" (62.225mm,33.075mm) on Top Overlay And Pad VD12-1(63.475mm,35.175mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.244mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.254mm) Between Track (64.65mm,34.575mm)(64.925mm,34.575mm) on Top Overlay And Pad VD12-1(63.475mm,35.175mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Track (62.586mm,36.59mm)(64.364mm,36.59mm) on Top Overlay And Pad VD12-1(63.475mm,35.175mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.254mm) Between Track (65.425mm,39.875mm)(65.7mm,39.875mm) on Top Overlay And Pad VD11-2(66.875mm,39.275mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.254mm) Between Track (68.05mm,39.875mm)(68.325mm,39.875mm) on Top Overlay And Pad VD11-2(66.875mm,39.275mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Track (65.986mm,36.59mm)(66.875mm,37.86mm) on Top Overlay And Pad VD11-2(66.875mm,39.275mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Track (66.875mm,37.86mm)(67.764mm,36.59mm) on Top Overlay And Pad VD11-2(66.875mm,39.275mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Track (65.986mm,37.86mm)(67.764mm,37.86mm) on Top Overlay And Pad VD11-2(66.875mm,39.275mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.254mm) Between Track (65.425mm,34.575mm)(65.7mm,34.575mm) on Top Overlay And Pad VD11-1(66.875mm,35.175mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.254mm) Between Track (68.05mm,34.575mm)(68.325mm,34.575mm) on Top Overlay And Pad VD11-1(66.875mm,35.175mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.244mm < 0.254mm) Between Text "VD11" (65.675mm,33.075mm) on Top Overlay And Pad VD11-1(66.875mm,35.175mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.244mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Track (65.986mm,36.59mm)(67.764mm,36.59mm) on Top Overlay And Pad VD11-1(66.875mm,35.175mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.144mm < 0.254mm) Between Track (86.865mm,96.75mm)(86.865mm,97.766mm) on Top Overlay And Pad VD10-2(86.357mm,95.988mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.144mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.144mm < 0.254mm) Between Track (83.817mm,96.75mm)(83.817mm,97.766mm) on Top Overlay And Pad VD10-1(84.325mm,95.988mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.144mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.254mm) Between Text "R27" (84.625mm,99.3mm) on Top Overlay And Pad VD10-3(85.341mm,98.299mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.144mm < 0.254mm) Between Track (97.135mm,87.909mm)(97.135mm,88.925mm) on Top Overlay And Pad VD9-2(97.643mm,89.687mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.144mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.144mm < 0.254mm) Between Track (100.183mm,87.909mm)(100.183mm,88.925mm) on Top Overlay And Pad VD9-1(99.675mm,89.687mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.144mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Text "R26" (99.25mm,90.575mm) on Top Overlay And Pad VD9-1(99.675mm,89.687mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (105.975mm,30.675mm)(106.375mm,31.175mm) on Top Overlay And Pad VD8-2(105.975mm,29.975mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Track (105.085mm,29.255mm)(105.085mm,32.595mm) on Top Overlay And Pad VD8-2(105.975mm,29.975mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Track (106.865mm,29.255mm)(106.865mm,32.595mm) on Top Overlay And Pad VD8-2(105.975mm,29.975mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (105.575mm,30.675mm)(106.375mm,30.675mm) on Top Overlay And Pad VD8-2(105.975mm,29.975mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (105.575mm,31.175mm)(105.975mm,30.675mm) on Top Overlay And Pad VD8-2(105.975mm,29.975mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.145mm < 0.254mm) Between Track (105.085mm,29.255mm)(106.865mm,29.255mm) on Top Overlay And Pad VD8-2(105.975mm,29.975mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.145mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.112mm < 0.254mm) Between Track (105.975mm,30.675mm)(106.375mm,31.175mm) on Top Overlay And Pad VD8-1(105.975mm,31.875mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.112mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Track (105.085mm,29.255mm)(105.085mm,32.595mm) on Top Overlay And Pad VD8-1(105.975mm,31.875mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Track (106.865mm,29.255mm)(106.865mm,32.595mm) on Top Overlay And Pad VD8-1(105.975mm,31.875mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.112mm < 0.254mm) Between Track (105.575mm,31.175mm)(106.375mm,31.175mm) on Top Overlay And Pad VD8-1(105.975mm,31.875mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.112mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.112mm < 0.254mm) Between Track (105.575mm,31.175mm)(105.975mm,30.675mm) on Top Overlay And Pad VD8-1(105.975mm,31.875mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.112mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.145mm < 0.254mm) Between Track (105.085mm,32.595mm)(106.865mm,32.595mm) on Top Overlay And Pad VD8-1(105.975mm,31.875mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.145mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (99.975mm,30.675mm)(100.375mm,31.175mm) on Top Overlay And Pad VD7-2(99.975mm,29.975mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Track (99.085mm,29.255mm)(99.085mm,32.595mm) on Top Overlay And Pad VD7-2(99.975mm,29.975mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Track (100.865mm,29.255mm)(100.865mm,32.595mm) on Top Overlay And Pad VD7-2(99.975mm,29.975mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.145mm < 0.254mm) Between Track (99.085mm,29.255mm)(100.865mm,29.255mm) on Top Overlay And Pad VD7-2(99.975mm,29.975mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.145mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (99.575mm,30.675mm)(100.375mm,30.675mm) on Top Overlay And Pad VD7-2(99.975mm,29.975mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (99.575mm,31.175mm)(99.975mm,30.675mm) on Top Overlay And Pad VD7-2(99.975mm,29.975mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.112mm < 0.254mm) Between Track (99.975mm,30.675mm)(100.375mm,31.175mm) on Top Overlay And Pad VD7-1(99.975mm,31.875mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.112mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Track (99.085mm,29.255mm)(99.085mm,32.595mm) on Top Overlay And Pad VD7-1(99.975mm,31.875mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Track (100.865mm,29.255mm)(100.865mm,32.595mm) on Top Overlay And Pad VD7-1(99.975mm,31.875mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.112mm < 0.254mm) Between Track (99.575mm,31.175mm)(100.375mm,31.175mm) on Top Overlay And Pad VD7-1(99.975mm,31.875mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.112mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.112mm < 0.254mm) Between Track (99.575mm,31.175mm)(99.975mm,30.675mm) on Top Overlay And Pad VD7-1(99.975mm,31.875mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.112mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.145mm < 0.254mm) Between Track (99.085mm,32.595mm)(100.865mm,32.595mm) on Top Overlay And Pad VD7-1(99.975mm,31.875mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.145mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.144mm < 0.254mm) Between Track (108.834mm,49.992mm)(109.85mm,49.992mm) on Top Overlay And Pad VD4-1(110.612mm,50.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.144mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.144mm < 0.254mm) Between Track (108.834mm,53.04mm)(109.85mm,53.04mm) on Top Overlay And Pad VD4-2(110.612mm,52.532mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.144mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.206mm < 0.254mm) Between Text "C4" (112.325mm,52.4mm) on Top Overlay And Pad VD4-2(110.612mm,52.532mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.206mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.068mm < 0.254mm) Between Text "VD10" (87.9mm,96mm) on Top Overlay And Pad VD3-2(89.025mm,98.325mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.068mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (106.775mm,87.925mm)(106.775mm,89.225mm) on Top Overlay And Pad R54-1(106.225mm,88.575mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (104.125mm,89.225mm)(106.775mm,89.225mm) on Top Overlay And Pad R54-1(106.225mm,88.575mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (104.125mm,87.925mm)(106.775mm,87.925mm) on Top Overlay And Pad R54-1(106.225mm,88.575mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.112mm < 0.254mm) Between Track (104.125mm,87.925mm)(104.125mm,89.225mm) on Top Overlay And Pad R54-2(104.676mm,88.575mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.112mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (104.125mm,89.225mm)(106.775mm,89.225mm) on Top Overlay And Pad R54-2(104.676mm,88.575mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (104.125mm,87.925mm)(106.775mm,87.925mm) on Top Overlay And Pad R54-2(104.676mm,88.575mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (105.625mm,89.825mm)(105.625mm,91.125mm) on Top Overlay And Pad R53-1(105.075mm,90.475mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (102.975mm,91.125mm)(105.625mm,91.125mm) on Top Overlay And Pad R53-1(105.075mm,90.475mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (102.975mm,89.825mm)(105.625mm,89.825mm) on Top Overlay And Pad R53-1(105.075mm,90.475mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.112mm < 0.254mm) Between Track (102.975mm,89.825mm)(102.975mm,91.125mm) on Top Overlay And Pad R53-2(103.526mm,90.475mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.112mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (102.975mm,91.125mm)(105.625mm,91.125mm) on Top Overlay And Pad R53-2(103.526mm,90.475mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (102.975mm,89.825mm)(105.625mm,89.825mm) on Top Overlay And Pad R53-2(103.526mm,90.475mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (106.975mm,94.525mm)(106.975mm,97.175mm) on Top Overlay And Pad R52-1(107.625mm,95.075mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (108.275mm,94.525mm)(108.275mm,97.175mm) on Top Overlay And Pad R52-1(107.625mm,95.075mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (106.975mm,94.525mm)(108.275mm,94.525mm) on Top Overlay And Pad R52-1(107.625mm,95.075mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (106.975mm,94.525mm)(106.975mm,97.175mm) on Top Overlay And Pad R52-2(107.625mm,96.624mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (108.275mm,94.525mm)(108.275mm,97.175mm) on Top Overlay And Pad R52-2(107.625mm,96.624mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.112mm < 0.254mm) Between Track (106.975mm,97.175mm)(108.275mm,97.175mm) on Top Overlay And Pad R52-2(107.625mm,96.624mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.112mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (114.975mm,97.075mm)(114.975mm,98.375mm) on Top Overlay And Pad R51-1(115.525mm,97.725mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (114.975mm,97.075mm)(117.625mm,97.075mm) on Top Overlay And Pad R51-1(115.525mm,97.725mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (114.975mm,98.375mm)(117.625mm,98.375mm) on Top Overlay And Pad R51-1(115.525mm,97.725mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.112mm < 0.254mm) Between Track (117.625mm,97.075mm)(117.625mm,98.375mm) on Top Overlay And Pad R51-2(117.074mm,97.725mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.112mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (114.975mm,97.075mm)(117.625mm,97.075mm) on Top Overlay And Pad R51-2(117.074mm,97.725mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (114.975mm,98.375mm)(117.625mm,98.375mm) on Top Overlay And Pad R51-2(117.074mm,97.725mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (104.875mm,83.925mm)(104.875mm,86.575mm) on Top Overlay And Pad R50-1(104.225mm,84.475mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (103.575mm,83.925mm)(104.875mm,83.925mm) on Top Overlay And Pad R50-1(104.225mm,84.475mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (103.575mm,83.925mm)(103.575mm,86.575mm) on Top Overlay And Pad R50-1(104.225mm,84.475mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (104.875mm,83.925mm)(104.875mm,86.575mm) on Top Overlay And Pad R50-2(104.225mm,86.024mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.112mm < 0.254mm) Between Track (103.575mm,86.575mm)(104.875mm,86.575mm) on Top Overlay And Pad R50-2(104.225mm,86.024mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.112mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (103.575mm,83.925mm)(103.575mm,86.575mm) on Top Overlay And Pad R50-2(104.225mm,86.024mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (108.525mm,85.375mm)(108.525mm,86.675mm) on Top Overlay And Pad R49-1(107.975mm,86.025mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (105.875mm,86.675mm)(108.525mm,86.675mm) on Top Overlay And Pad R49-1(107.975mm,86.025mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (105.875mm,85.375mm)(108.525mm,85.375mm) on Top Overlay And Pad R49-1(107.975mm,86.025mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.112mm < 0.254mm) Between Track (105.875mm,85.375mm)(105.875mm,86.675mm) on Top Overlay And Pad R49-2(106.426mm,86.025mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.112mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (105.875mm,86.675mm)(108.525mm,86.675mm) on Top Overlay And Pad R49-2(106.426mm,86.025mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (105.875mm,85.375mm)(108.525mm,85.375mm) on Top Overlay And Pad R49-2(106.426mm,86.025mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (109.525mm,76.825mm)(109.525mm,78.125mm) on Top Overlay And Pad R48-1(110.075mm,77.475mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (109.525mm,76.825mm)(112.175mm,76.825mm) on Top Overlay And Pad R48-1(110.075mm,77.475mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (109.525mm,78.125mm)(112.175mm,78.125mm) on Top Overlay And Pad R48-1(110.075mm,77.475mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.112mm < 0.254mm) Between Track (112.175mm,76.825mm)(112.175mm,78.125mm) on Top Overlay And Pad R48-2(111.624mm,77.475mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.112mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (109.525mm,76.825mm)(112.175mm,76.825mm) on Top Overlay And Pad R48-2(111.624mm,77.475mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (109.525mm,78.125mm)(112.175mm,78.125mm) on Top Overlay And Pad R48-2(111.624mm,77.475mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (114.975mm,85.95mm)(114.975mm,87.25mm) on Top Overlay And Pad R47-1(115.525mm,86.6mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (114.975mm,85.95mm)(117.625mm,85.95mm) on Top Overlay And Pad R47-1(115.525mm,86.6mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (114.975mm,87.25mm)(117.625mm,87.25mm) on Top Overlay And Pad R47-1(115.525mm,86.6mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.112mm < 0.254mm) Between Track (117.625mm,85.95mm)(117.625mm,87.25mm) on Top Overlay And Pad R47-2(117.074mm,86.6mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.112mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (114.975mm,85.95mm)(117.625mm,85.95mm) on Top Overlay And Pad R47-2(117.074mm,86.6mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (114.975mm,87.25mm)(117.625mm,87.25mm) on Top Overlay And Pad R47-2(117.074mm,86.6mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (107.975mm,70mm)(109.275mm,70mm) on Top Overlay And Pad R46-1(108.625mm,70.55mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (109.275mm,70mm)(109.275mm,72.65mm) on Top Overlay And Pad R46-1(108.625mm,70.55mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (107.975mm,70mm)(107.975mm,72.65mm) on Top Overlay And Pad R46-1(108.625mm,70.55mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.112mm < 0.254mm) Between Track (107.975mm,72.65mm)(109.275mm,72.65mm) on Top Overlay And Pad R46-2(108.625mm,72.099mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.112mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (109.275mm,70mm)(109.275mm,72.65mm) on Top Overlay And Pad R46-2(108.625mm,72.099mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (107.975mm,70mm)(107.975mm,72.65mm) on Top Overlay And Pad R46-2(108.625mm,72.099mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (110.725mm,73.075mm)(110.725mm,74.375mm) on Top Overlay And Pad R45-1(110.175mm,73.725mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (108.075mm,74.375mm)(110.725mm,74.375mm) on Top Overlay And Pad R45-1(110.175mm,73.725mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (108.075mm,73.075mm)(110.725mm,73.075mm) on Top Overlay And Pad R45-1(110.175mm,73.725mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.112mm < 0.254mm) Between Track (108.075mm,73.075mm)(108.075mm,74.375mm) on Top Overlay And Pad R45-2(108.626mm,73.725mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.112mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (108.075mm,74.375mm)(110.725mm,74.375mm) on Top Overlay And Pad R45-2(108.626mm,73.725mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (108.075mm,73.075mm)(110.725mm,73.075mm) on Top Overlay And Pad R45-2(108.626mm,73.725mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (114.125mm,69.65mm)(115.425mm,69.65mm) on Top Overlay And Pad R44-1(114.775mm,70.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (115.425mm,69.65mm)(115.425mm,72.3mm) on Top Overlay And Pad R44-1(114.775mm,70.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (114.125mm,69.65mm)(114.125mm,72.3mm) on Top Overlay And Pad R44-1(114.775mm,70.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.112mm < 0.254mm) Between Track (114.125mm,72.3mm)(115.425mm,72.3mm) on Top Overlay And Pad R44-2(114.775mm,71.749mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.112mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (115.425mm,69.65mm)(115.425mm,72.3mm) on Top Overlay And Pad R44-2(114.775mm,71.749mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (114.125mm,69.65mm)(114.125mm,72.3mm) on Top Overlay And Pad R44-2(114.775mm,71.749mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (116.45mm,73.1mm)(117.75mm,73.1mm) on Top Overlay And Pad R43-1(117.1mm,73.65mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (117.75mm,73.1mm)(117.75mm,75.75mm) on Top Overlay And Pad R43-1(117.1mm,73.65mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (116.45mm,73.1mm)(116.45mm,75.75mm) on Top Overlay And Pad R43-1(117.1mm,73.65mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.112mm < 0.254mm) Between Track (116.45mm,75.75mm)(117.75mm,75.75mm) on Top Overlay And Pad R43-2(117.1mm,75.199mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.112mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (117.75mm,73.1mm)(117.75mm,75.75mm) on Top Overlay And Pad R43-2(117.1mm,75.199mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (116.45mm,73.1mm)(116.45mm,75.75mm) on Top Overlay And Pad R43-2(117.1mm,75.199mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (98.55mm,55.725mm)(98.55mm,58.375mm) on Top Overlay And Pad R42-1(99.2mm,56.275mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (99.85mm,55.725mm)(99.85mm,58.375mm) on Top Overlay And Pad R42-1(99.2mm,56.275mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (98.55mm,55.725mm)(99.85mm,55.725mm) on Top Overlay And Pad R42-1(99.2mm,56.275mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (98.55mm,55.725mm)(98.55mm,58.375mm) on Top Overlay And Pad R42-2(99.2mm,57.824mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (99.85mm,55.725mm)(99.85mm,58.375mm) on Top Overlay And Pad R42-2(99.2mm,57.824mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.112mm < 0.254mm) Between Track (98.55mm,58.375mm)(99.85mm,58.375mm) on Top Overlay And Pad R42-2(99.2mm,57.824mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.112mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (79.375mm,57.95mm)(79.375mm,59.25mm) on Top Overlay And Pad R41-1(78.825mm,58.6mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (76.725mm,57.95mm)(79.375mm,57.95mm) on Top Overlay And Pad R41-1(78.825mm,58.6mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (76.725mm,59.25mm)(79.375mm,59.25mm) on Top Overlay And Pad R41-1(78.825mm,58.6mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.112mm < 0.254mm) Between Track (76.725mm,57.95mm)(76.725mm,59.25mm) on Top Overlay And Pad R41-2(77.276mm,58.6mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.112mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (76.725mm,57.95mm)(79.375mm,57.95mm) on Top Overlay And Pad R41-2(77.276mm,58.6mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (76.725mm,59.25mm)(79.375mm,59.25mm) on Top Overlay And Pad R41-2(77.276mm,58.6mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (84.925mm,56.575mm)(84.925mm,59.225mm) on Top Overlay And Pad R40-1(85.575mm,57.125mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (86.225mm,56.575mm)(86.225mm,59.225mm) on Top Overlay And Pad R40-1(85.575mm,57.125mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (84.925mm,56.575mm)(86.225mm,56.575mm) on Top Overlay And Pad R40-1(85.575mm,57.125mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (84.925mm,56.575mm)(84.925mm,59.225mm) on Top Overlay And Pad R40-2(85.575mm,58.674mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (86.225mm,56.575mm)(86.225mm,59.225mm) on Top Overlay And Pad R40-2(85.575mm,58.674mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.112mm < 0.254mm) Between Track (84.925mm,59.225mm)(86.225mm,59.225mm) on Top Overlay And Pad R40-2(85.575mm,58.674mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.112mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (97.975mm,58.3mm)(97.975mm,59.6mm) on Top Overlay And Pad R39-1(97.425mm,58.95mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (95.325mm,58.3mm)(97.975mm,58.3mm) on Top Overlay And Pad R39-1(97.425mm,58.95mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (95.325mm,59.6mm)(97.975mm,59.6mm) on Top Overlay And Pad R39-1(97.425mm,58.95mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.112mm < 0.254mm) Between Track (95.325mm,58.3mm)(95.325mm,59.6mm) on Top Overlay And Pad R39-2(95.876mm,58.95mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.112mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (95.325mm,58.3mm)(97.975mm,58.3mm) on Top Overlay And Pad R39-2(95.876mm,58.95mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (95.325mm,59.6mm)(97.975mm,59.6mm) on Top Overlay And Pad R39-2(95.876mm,58.95mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (115.225mm,64.625mm)(115.225mm,65.925mm) on Top Overlay And Pad R38-1(114.675mm,65.275mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (112.575mm,64.625mm)(115.225mm,64.625mm) on Top Overlay And Pad R38-1(114.675mm,65.275mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (112.575mm,65.925mm)(115.225mm,65.925mm) on Top Overlay And Pad R38-1(114.675mm,65.275mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.112mm < 0.254mm) Between Track (112.575mm,64.625mm)(112.575mm,65.925mm) on Top Overlay And Pad R38-2(113.126mm,65.275mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.112mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (112.575mm,64.625mm)(115.225mm,64.625mm) on Top Overlay And Pad R38-2(113.126mm,65.275mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (112.575mm,65.925mm)(115.225mm,65.925mm) on Top Overlay And Pad R38-2(113.126mm,65.275mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Track (103.34mm,46.38mm)(103.34mm,49.72mm) on Top Overlay And Pad R37-1(102.45mm,47.1mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.145mm < 0.254mm) Between Track (101.56mm,46.38mm)(103.34mm,46.38mm) on Top Overlay And Pad R37-1(102.45mm,47.1mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.145mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Track (101.56mm,46.38mm)(101.56mm,49.72mm) on Top Overlay And Pad R37-1(102.45mm,47.1mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Track (103.34mm,46.38mm)(103.34mm,49.72mm) on Top Overlay And Pad R37-2(102.45mm,49mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.145mm < 0.254mm) Between Track (101.56mm,49.72mm)(103.34mm,49.72mm) on Top Overlay And Pad R37-2(102.45mm,49mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.145mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Track (101.56mm,46.38mm)(101.56mm,49.72mm) on Top Overlay And Pad R37-2(102.45mm,49mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (112.475mm,66.25mm)(112.475mm,68.9mm) on Top Overlay And Pad R36-1(113.125mm,66.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (112.475mm,66.25mm)(113.775mm,66.25mm) on Top Overlay And Pad R36-1(113.125mm,66.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (113.775mm,66.25mm)(113.775mm,68.9mm) on Top Overlay And Pad R36-1(113.125mm,66.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (112.475mm,66.25mm)(112.475mm,68.9mm) on Top Overlay And Pad R36-2(113.125mm,68.349mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.112mm < 0.254mm) Between Track (112.475mm,68.9mm)(113.775mm,68.9mm) on Top Overlay And Pad R36-2(113.125mm,68.349mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.112mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (113.775mm,66.25mm)(113.775mm,68.9mm) on Top Overlay And Pad R36-2(113.125mm,68.349mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (80.975mm,44.775mm)(80.975mm,46.075mm) on Top Overlay And Pad R35-1(81.525mm,45.425mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (80.975mm,46.075mm)(83.625mm,46.075mm) on Top Overlay And Pad R35-1(81.525mm,45.425mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (80.975mm,44.775mm)(83.625mm,44.775mm) on Top Overlay And Pad R35-1(81.525mm,45.425mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.112mm < 0.254mm) Between Track (83.625mm,44.775mm)(83.625mm,46.075mm) on Top Overlay And Pad R35-2(83.074mm,45.425mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.112mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (80.975mm,46.075mm)(83.625mm,46.075mm) on Top Overlay And Pad R35-2(83.074mm,45.425mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (80.975mm,44.775mm)(83.625mm,44.775mm) on Top Overlay And Pad R35-2(83.074mm,45.425mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (73.475mm,49.75mm)(74.775mm,49.75mm) on Top Overlay And Pad R34-1(74.125mm,50.3mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (74.775mm,49.75mm)(74.775mm,52.4mm) on Top Overlay And Pad R34-1(74.125mm,50.3mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (73.475mm,49.75mm)(73.475mm,52.4mm) on Top Overlay And Pad R34-1(74.125mm,50.3mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.112mm < 0.254mm) Between Track (73.475mm,52.4mm)(74.775mm,52.4mm) on Top Overlay And Pad R34-2(74.125mm,51.849mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.112mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (74.775mm,49.75mm)(74.775mm,52.4mm) on Top Overlay And Pad R34-2(74.125mm,51.849mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (73.475mm,49.75mm)(73.475mm,52.4mm) on Top Overlay And Pad R34-2(74.125mm,51.849mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (80.925mm,46.45mm)(80.925mm,49.1mm) on Top Overlay And Pad R33-1(81.575mm,48.55mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (82.225mm,46.45mm)(82.225mm,49.1mm) on Top Overlay And Pad R33-1(81.575mm,48.55mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (80.925mm,49.1mm)(82.225mm,49.1mm) on Top Overlay And Pad R33-1(81.575mm,48.55mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (80.925mm,46.45mm)(80.925mm,49.1mm) on Top Overlay And Pad R33-2(81.575mm,47.001mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (82.225mm,46.45mm)(82.225mm,49.1mm) on Top Overlay And Pad R33-2(81.575mm,47.001mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.112mm < 0.254mm) Between Track (80.925mm,46.45mm)(82.225mm,46.45mm) on Top Overlay And Pad R33-2(81.575mm,47.001mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.112mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (83.875mm,44.775mm)(83.875mm,46.075mm) on Top Overlay And Pad R32-1(84.425mm,45.425mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (83.875mm,46.075mm)(86.525mm,46.075mm) on Top Overlay And Pad R32-1(84.425mm,45.425mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (83.875mm,44.775mm)(86.525mm,44.775mm) on Top Overlay And Pad R32-1(84.425mm,45.425mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.112mm < 0.254mm) Between Track (86.525mm,44.775mm)(86.525mm,46.075mm) on Top Overlay And Pad R32-2(85.974mm,45.425mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.112mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (83.875mm,46.075mm)(86.525mm,46.075mm) on Top Overlay And Pad R32-2(85.974mm,45.425mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (83.875mm,44.775mm)(86.525mm,44.775mm) on Top Overlay And Pad R32-2(85.974mm,45.425mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (75.75mm,44.25mm)(77.05mm,44.25mm) on Top Overlay And Pad R31-1(76.4mm,44.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (77.05mm,44.25mm)(77.05mm,46.9mm) on Top Overlay And Pad R31-1(76.4mm,44.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (75.75mm,44.25mm)(75.75mm,46.9mm) on Top Overlay And Pad R31-1(76.4mm,44.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.112mm < 0.254mm) Between Track (75.75mm,46.9mm)(77.05mm,46.9mm) on Top Overlay And Pad R31-2(76.4mm,46.349mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.112mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (77.05mm,44.25mm)(77.05mm,46.9mm) on Top Overlay And Pad R31-2(76.4mm,46.349mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (75.75mm,44.25mm)(75.75mm,46.9mm) on Top Overlay And Pad R31-2(76.4mm,46.349mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (72.3mm,48.15mm)(72.3mm,49.45mm) on Top Overlay And Pad R30-1(71.75mm,48.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (69.65mm,48.15mm)(72.3mm,48.15mm) on Top Overlay And Pad R30-1(71.75mm,48.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (69.65mm,49.45mm)(72.3mm,49.45mm) on Top Overlay And Pad R30-1(71.75mm,48.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.112mm < 0.254mm) Between Track (69.65mm,48.15mm)(69.65mm,49.45mm) on Top Overlay And Pad R30-2(70.201mm,48.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.112mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (69.65mm,48.15mm)(72.3mm,48.15mm) on Top Overlay And Pad R30-2(70.201mm,48.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (69.65mm,49.45mm)(72.3mm,49.45mm) on Top Overlay And Pad R30-2(70.201mm,48.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (69.55mm,47.45mm)(70.85mm,47.45mm) on Top Overlay And Pad R29-1(70.2mm,46.9mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (69.55mm,44.8mm)(69.55mm,47.45mm) on Top Overlay And Pad R29-1(70.2mm,46.9mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (70.85mm,44.8mm)(70.85mm,47.45mm) on Top Overlay And Pad R29-1(70.2mm,46.9mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.112mm < 0.254mm) Between Track (69.55mm,44.8mm)(70.85mm,44.8mm) on Top Overlay And Pad R29-2(70.2mm,45.351mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.112mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (69.55mm,44.8mm)(69.55mm,47.45mm) on Top Overlay And Pad R29-2(70.2mm,45.351mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (70.85mm,44.8mm)(70.85mm,47.45mm) on Top Overlay And Pad R29-2(70.2mm,45.351mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (83.25mm,93.575mm)(83.25mm,94.875mm) on Top Overlay And Pad R28-1(83.8mm,94.225mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (83.25mm,93.575mm)(85.9mm,93.575mm) on Top Overlay And Pad R28-1(83.8mm,94.225mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (83.25mm,94.875mm)(85.9mm,94.875mm) on Top Overlay And Pad R28-1(83.8mm,94.225mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.112mm < 0.254mm) Between Track (85.9mm,93.575mm)(85.9mm,94.875mm) on Top Overlay And Pad R28-2(85.349mm,94.225mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.112mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (83.25mm,93.575mm)(85.9mm,93.575mm) on Top Overlay And Pad R28-2(85.349mm,94.225mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (83.25mm,94.875mm)(85.9mm,94.875mm) on Top Overlay And Pad R28-2(85.349mm,94.225mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (81.625mm,98.975mm)(81.625mm,100.275mm) on Top Overlay And Pad R27-1(82.175mm,99.625mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (81.625mm,98.975mm)(84.275mm,98.975mm) on Top Overlay And Pad R27-1(82.175mm,99.625mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (81.625mm,100.275mm)(84.275mm,100.275mm) on Top Overlay And Pad R27-1(82.175mm,99.625mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.112mm < 0.254mm) Between Track (84.275mm,98.975mm)(84.275mm,100.275mm) on Top Overlay And Pad R27-2(83.724mm,99.625mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.112mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (81.625mm,98.975mm)(84.275mm,98.975mm) on Top Overlay And Pad R27-2(83.724mm,99.625mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (81.625mm,100.275mm)(84.275mm,100.275mm) on Top Overlay And Pad R27-2(83.724mm,99.625mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (98.25mm,92.75mm)(98.25mm,95.4mm) on Top Overlay And Pad R26-1(98.9mm,94.85mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (99.55mm,92.75mm)(99.55mm,95.4mm) on Top Overlay And Pad R26-1(98.9mm,94.85mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (98.25mm,95.4mm)(99.55mm,95.4mm) on Top Overlay And Pad R26-1(98.9mm,94.85mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (98.25mm,92.75mm)(98.25mm,95.4mm) on Top Overlay And Pad R26-2(98.9mm,93.301mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (99.55mm,92.75mm)(99.55mm,95.4mm) on Top Overlay And Pad R26-2(98.9mm,93.301mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.112mm < 0.254mm) Between Track (98.25mm,92.75mm)(99.55mm,92.75mm) on Top Overlay And Pad R26-2(98.9mm,93.301mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.112mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (100mm,95.4mm)(101.3mm,95.4mm) on Top Overlay And Pad R25-1(100.65mm,94.85mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (100mm,92.75mm)(100mm,95.4mm) on Top Overlay And Pad R25-1(100.65mm,94.85mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (101.3mm,92.75mm)(101.3mm,95.4mm) on Top Overlay And Pad R25-1(100.65mm,94.85mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.112mm < 0.254mm) Between Track (100mm,92.75mm)(101.3mm,92.75mm) on Top Overlay And Pad R25-2(100.65mm,93.301mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.112mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (100mm,92.75mm)(100mm,95.4mm) on Top Overlay And Pad R25-2(100.65mm,93.301mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (101.3mm,92.75mm)(101.3mm,95.4mm) on Top Overlay And Pad R25-2(100.65mm,93.301mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (68.525mm,86.7mm)(71.175mm,86.7mm) on Top Overlay And Pad R24-1(70.625mm,86.05mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (71.175mm,85.4mm)(71.175mm,86.7mm) on Top Overlay And Pad R24-1(70.625mm,86.05mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (68.525mm,85.4mm)(71.175mm,85.4mm) on Top Overlay And Pad R24-1(70.625mm,86.05mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.112mm < 0.254mm) Between Track (68.525mm,85.4mm)(68.525mm,86.7mm) on Top Overlay And Pad R24-2(69.076mm,86.05mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.112mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (68.525mm,86.7mm)(71.175mm,86.7mm) on Top Overlay And Pad R24-2(69.076mm,86.05mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (68.525mm,85.4mm)(71.175mm,85.4mm) on Top Overlay And Pad R24-2(69.076mm,86.05mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (68.5mm,82.425mm)(68.5mm,85.075mm) on Top Overlay And Pad R23-1(69.15mm,84.525mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (69.8mm,82.425mm)(69.8mm,85.075mm) on Top Overlay And Pad R23-1(69.15mm,84.525mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (68.5mm,85.075mm)(69.8mm,85.075mm) on Top Overlay And Pad R23-1(69.15mm,84.525mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (68.5mm,82.425mm)(68.5mm,85.075mm) on Top Overlay And Pad R23-2(69.15mm,82.976mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (69.8mm,82.425mm)(69.8mm,85.075mm) on Top Overlay And Pad R23-2(69.15mm,82.976mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.112mm < 0.254mm) Between Track (68.5mm,82.425mm)(69.8mm,82.425mm) on Top Overlay And Pad R23-2(69.15mm,82.976mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.112mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (100.625mm,66.025mm)(100.625mm,68.675mm) on Top Overlay And Pad R22-1(101.275mm,66.575mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (101.925mm,66.025mm)(101.925mm,68.675mm) on Top Overlay And Pad R22-1(101.275mm,66.575mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (100.625mm,66.025mm)(101.925mm,66.025mm) on Top Overlay And Pad R22-1(101.275mm,66.575mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (100.625mm,66.025mm)(100.625mm,68.675mm) on Top Overlay And Pad R22-2(101.275mm,68.124mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (101.925mm,66.025mm)(101.925mm,68.675mm) on Top Overlay And Pad R22-2(101.275mm,68.124mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.112mm < 0.254mm) Between Track (100.625mm,68.675mm)(101.925mm,68.675mm) on Top Overlay And Pad R22-2(101.275mm,68.124mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.112mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (74.525mm,64.6mm)(74.525mm,67.25mm) on Top Overlay And Pad R21-1(75.175mm,65.15mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (75.825mm,64.6mm)(75.825mm,67.25mm) on Top Overlay And Pad R21-1(75.175mm,65.15mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (74.525mm,64.6mm)(75.825mm,64.6mm) on Top Overlay And Pad R21-1(75.175mm,65.15mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (74.525mm,64.6mm)(74.525mm,67.25mm) on Top Overlay And Pad R21-2(75.175mm,66.699mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (75.825mm,64.6mm)(75.825mm,67.25mm) on Top Overlay And Pad R21-2(75.175mm,66.699mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.112mm < 0.254mm) Between Track (74.525mm,67.25mm)(75.825mm,67.25mm) on Top Overlay And Pad R21-2(75.175mm,66.699mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.112mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (102.475mm,66.025mm)(102.475mm,68.675mm) on Top Overlay And Pad R20-1(103.125mm,68.125mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (103.775mm,66.025mm)(103.775mm,68.675mm) on Top Overlay And Pad R20-1(103.125mm,68.125mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (102.475mm,68.675mm)(103.775mm,68.675mm) on Top Overlay And Pad R20-1(103.125mm,68.125mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (102.475mm,66.025mm)(102.475mm,68.675mm) on Top Overlay And Pad R20-2(103.125mm,66.576mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (103.775mm,66.025mm)(103.775mm,68.675mm) on Top Overlay And Pad R20-2(103.125mm,66.576mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.112mm < 0.254mm) Between Track (102.475mm,66.025mm)(103.775mm,66.025mm) on Top Overlay And Pad R20-2(103.125mm,66.576mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.112mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (74.075mm,66.05mm)(74.075mm,67.35mm) on Top Overlay And Pad R19-1(73.525mm,66.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (71.425mm,66.05mm)(74.075mm,66.05mm) on Top Overlay And Pad R19-1(73.525mm,66.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (71.425mm,67.35mm)(74.075mm,67.35mm) on Top Overlay And Pad R19-1(73.525mm,66.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.112mm < 0.254mm) Between Track (71.425mm,66.05mm)(71.425mm,67.35mm) on Top Overlay And Pad R19-2(71.976mm,66.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.112mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (71.425mm,66.05mm)(74.075mm,66.05mm) on Top Overlay And Pad R19-2(71.976mm,66.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (71.425mm,67.35mm)(74.075mm,67.35mm) on Top Overlay And Pad R19-2(71.976mm,66.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (70.475mm,74.125mm)(73.125mm,74.125mm) on Top Overlay And Pad R18-1(72.575mm,74.775mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (70.475mm,75.425mm)(73.125mm,75.425mm) on Top Overlay And Pad R18-1(72.575mm,74.775mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (73.125mm,74.125mm)(73.125mm,75.425mm) on Top Overlay And Pad R18-1(72.575mm,74.775mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.112mm < 0.254mm) Between Track (70.475mm,74.125mm)(70.475mm,75.425mm) on Top Overlay And Pad R18-2(71.026mm,74.775mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.112mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (70.475mm,74.125mm)(73.125mm,74.125mm) on Top Overlay And Pad R18-2(71.026mm,74.775mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (70.475mm,75.425mm)(73.125mm,75.425mm) on Top Overlay And Pad R18-2(71.026mm,74.775mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (103.225mm,33.15mm)(103.225mm,34.45mm) on Top Overlay And Pad R17-1(103.775mm,33.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (103.225mm,33.15mm)(105.875mm,33.15mm) on Top Overlay And Pad R17-1(103.775mm,33.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (103.225mm,34.45mm)(105.875mm,34.45mm) on Top Overlay And Pad R17-1(103.775mm,33.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.112mm < 0.254mm) Between Track (105.875mm,33.15mm)(105.875mm,34.45mm) on Top Overlay And Pad R17-2(105.324mm,33.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.112mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (103.225mm,33.15mm)(105.875mm,33.15mm) on Top Overlay And Pad R17-2(105.324mm,33.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (103.225mm,34.45mm)(105.875mm,34.45mm) on Top Overlay And Pad R17-2(105.324mm,33.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (102.075mm,33.15mm)(102.075mm,34.45mm) on Top Overlay And Pad R16-1(101.525mm,33.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (99.425mm,34.45mm)(102.075mm,34.45mm) on Top Overlay And Pad R16-1(101.525mm,33.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (99.425mm,33.15mm)(102.075mm,33.15mm) on Top Overlay And Pad R16-1(101.525mm,33.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.112mm < 0.254mm) Between Track (99.425mm,33.15mm)(99.425mm,34.45mm) on Top Overlay And Pad R16-2(99.976mm,33.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.112mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (99.425mm,34.45mm)(102.075mm,34.45mm) on Top Overlay And Pad R16-2(99.976mm,33.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (99.425mm,33.15mm)(102.075mm,33.15mm) on Top Overlay And Pad R16-2(99.976mm,33.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (81.625mm,100.625mm)(81.625mm,101.925mm) on Top Overlay And Pad R15-1(82.175mm,101.275mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (81.625mm,100.625mm)(84.275mm,100.625mm) on Top Overlay And Pad R15-1(82.175mm,101.275mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (81.625mm,101.925mm)(84.275mm,101.925mm) on Top Overlay And Pad R15-1(82.175mm,101.275mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.112mm < 0.254mm) Between Track (84.275mm,100.625mm)(84.275mm,101.925mm) on Top Overlay And Pad R15-2(83.724mm,101.275mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.112mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (81.625mm,100.625mm)(84.275mm,100.625mm) on Top Overlay And Pad R15-2(83.724mm,101.275mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (81.625mm,101.925mm)(84.275mm,101.925mm) on Top Overlay And Pad R15-2(83.724mm,101.275mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (84.275mm,102.225mm)(84.275mm,103.525mm) on Top Overlay And Pad R14-1(83.725mm,102.875mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (81.625mm,103.525mm)(84.275mm,103.525mm) on Top Overlay And Pad R14-1(83.725mm,102.875mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (81.625mm,102.225mm)(84.275mm,102.225mm) on Top Overlay And Pad R14-1(83.725mm,102.875mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.112mm < 0.254mm) Between Track (81.625mm,102.225mm)(81.625mm,103.525mm) on Top Overlay And Pad R14-2(82.176mm,102.875mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.112mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (81.625mm,103.525mm)(84.275mm,103.525mm) on Top Overlay And Pad R14-2(82.176mm,102.875mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (81.625mm,102.225mm)(84.275mm,102.225mm) on Top Overlay And Pad R14-2(82.176mm,102.875mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (89.35mm,102.15mm)(89.35mm,103.45mm) on Top Overlay And Pad R13-1(88.8mm,102.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (86.7mm,103.45mm)(89.35mm,103.45mm) on Top Overlay And Pad R13-1(88.8mm,102.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (86.7mm,102.15mm)(89.35mm,102.15mm) on Top Overlay And Pad R13-1(88.8mm,102.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.112mm < 0.254mm) Between Track (86.7mm,102.15mm)(86.7mm,103.45mm) on Top Overlay And Pad R13-2(87.251mm,102.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.112mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (86.7mm,103.45mm)(89.35mm,103.45mm) on Top Overlay And Pad R13-2(87.251mm,102.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (86.7mm,102.15mm)(89.35mm,102.15mm) on Top Overlay And Pad R13-2(87.251mm,102.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (92.825mm,100.875mm)(92.825mm,103.525mm) on Top Overlay And Pad R12-1(92.175mm,101.425mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (91.525mm,100.875mm)(92.825mm,100.875mm) on Top Overlay And Pad R12-1(92.175mm,101.425mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (91.525mm,100.875mm)(91.525mm,103.525mm) on Top Overlay And Pad R12-1(92.175mm,101.425mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (92.825mm,100.875mm)(92.825mm,103.525mm) on Top Overlay And Pad R12-2(92.175mm,102.974mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.112mm < 0.254mm) Between Track (91.525mm,103.525mm)(92.825mm,103.525mm) on Top Overlay And Pad R12-2(92.175mm,102.974mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.112mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (91.525mm,100.875mm)(91.525mm,103.525mm) on Top Overlay And Pad R12-2(92.175mm,102.974mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (101.9mm,105.525mm)(101.9mm,106.825mm) on Top Overlay And Pad R11-1(101.35mm,106.175mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (99.25mm,105.525mm)(101.9mm,105.525mm) on Top Overlay And Pad R11-1(101.35mm,106.175mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (99.25mm,106.825mm)(101.9mm,106.825mm) on Top Overlay And Pad R11-1(101.35mm,106.175mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.112mm < 0.254mm) Between Track (99.25mm,105.525mm)(99.25mm,106.825mm) on Top Overlay And Pad R11-2(99.801mm,106.175mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.112mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (99.25mm,105.525mm)(101.9mm,105.525mm) on Top Overlay And Pad R11-2(99.801mm,106.175mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (99.25mm,106.825mm)(101.9mm,106.825mm) on Top Overlay And Pad R11-2(99.801mm,106.175mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (117.45mm,60.35mm)(117.45mm,63mm) on Top Overlay And Pad R10-1(118.1mm,60.9mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (118.75mm,60.35mm)(118.75mm,63mm) on Top Overlay And Pad R10-1(118.1mm,60.9mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (117.45mm,60.35mm)(118.75mm,60.35mm) on Top Overlay And Pad R10-1(118.1mm,60.9mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (117.45mm,60.35mm)(117.45mm,63mm) on Top Overlay And Pad R10-2(118.1mm,62.449mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (118.75mm,60.35mm)(118.75mm,63mm) on Top Overlay And Pad R10-2(118.1mm,62.449mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.112mm < 0.254mm) Between Track (117.45mm,63mm)(118.75mm,63mm) on Top Overlay And Pad R10-2(118.1mm,62.449mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.112mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (119.75mm,53.775mm)(119.75mm,56.425mm) on Top Overlay And Pad R9-1(120.4mm,54.325mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (121.05mm,53.775mm)(121.05mm,56.425mm) on Top Overlay And Pad R9-1(120.4mm,54.325mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (119.75mm,53.775mm)(121.05mm,53.775mm) on Top Overlay And Pad R9-1(120.4mm,54.325mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (119.75mm,53.775mm)(119.75mm,56.425mm) on Top Overlay And Pad R9-2(120.4mm,55.874mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (121.05mm,53.775mm)(121.05mm,56.425mm) on Top Overlay And Pad R9-2(120.4mm,55.874mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.112mm < 0.254mm) Between Track (119.75mm,56.425mm)(121.05mm,56.425mm) on Top Overlay And Pad R9-2(120.4mm,55.874mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.112mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (116.025mm,51.575mm)(117.325mm,51.575mm) on Top Overlay And Pad R8-1(116.675mm,51.025mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (116.025mm,48.925mm)(116.025mm,51.575mm) on Top Overlay And Pad R8-1(116.675mm,51.025mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (117.325mm,48.925mm)(117.325mm,51.575mm) on Top Overlay And Pad R8-1(116.675mm,51.025mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.112mm < 0.254mm) Between Track (116.025mm,48.925mm)(117.325mm,48.925mm) on Top Overlay And Pad R8-2(116.675mm,49.476mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.112mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (116.025mm,48.925mm)(116.025mm,51.575mm) on Top Overlay And Pad R8-2(116.675mm,49.476mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (117.325mm,48.925mm)(117.325mm,51.575mm) on Top Overlay And Pad R8-2(116.675mm,49.476mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (118.25mm,58.25mm)(118.25mm,59.55mm) on Top Overlay And Pad R7-1(118.8mm,58.9mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (118.25mm,58.25mm)(120.9mm,58.25mm) on Top Overlay And Pad R7-1(118.8mm,58.9mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (118.25mm,59.55mm)(120.9mm,59.55mm) on Top Overlay And Pad R7-1(118.8mm,58.9mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.112mm < 0.254mm) Between Track (120.9mm,58.25mm)(120.9mm,59.55mm) on Top Overlay And Pad R7-2(120.349mm,58.9mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.112mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (118.25mm,58.25mm)(120.9mm,58.25mm) on Top Overlay And Pad R7-2(120.349mm,58.9mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (118.25mm,59.55mm)(120.9mm,59.55mm) on Top Overlay And Pad R7-2(120.349mm,58.9mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (117.625mm,48.925mm)(117.625mm,51.575mm) on Top Overlay And Pad R6-1(118.275mm,51.025mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (118.925mm,48.925mm)(118.925mm,51.575mm) on Top Overlay And Pad R6-1(118.275mm,51.025mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (117.625mm,51.575mm)(118.925mm,51.575mm) on Top Overlay And Pad R6-1(118.275mm,51.025mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (117.625mm,48.925mm)(117.625mm,51.575mm) on Top Overlay And Pad R6-2(118.275mm,49.476mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (118.925mm,48.925mm)(118.925mm,51.575mm) on Top Overlay And Pad R6-2(118.275mm,49.476mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.112mm < 0.254mm) Between Track (117.625mm,48.925mm)(118.925mm,48.925mm) on Top Overlay And Pad R6-2(118.275mm,49.476mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.112mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (114.45mm,48.925mm)(114.45mm,51.575mm) on Top Overlay And Pad R5-1(115.1mm,51.025mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (115.75mm,48.925mm)(115.75mm,51.575mm) on Top Overlay And Pad R5-1(115.1mm,51.025mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (114.45mm,51.575mm)(115.75mm,51.575mm) on Top Overlay And Pad R5-1(115.1mm,51.025mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (114.45mm,48.925mm)(114.45mm,51.575mm) on Top Overlay And Pad R5-2(115.1mm,49.476mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (115.75mm,48.925mm)(115.75mm,51.575mm) on Top Overlay And Pad R5-2(115.1mm,49.476mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.112mm < 0.254mm) Between Track (114.45mm,48.925mm)(115.75mm,48.925mm) on Top Overlay And Pad R5-2(115.1mm,49.476mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.112mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (117.15mm,60.35mm)(117.15mm,63mm) on Top Overlay And Pad R4-1(116.5mm,60.9mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (115.85mm,60.35mm)(117.15mm,60.35mm) on Top Overlay And Pad R4-1(116.5mm,60.9mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (115.85mm,60.35mm)(115.85mm,63mm) on Top Overlay And Pad R4-1(116.5mm,60.9mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (117.15mm,60.35mm)(117.15mm,63mm) on Top Overlay And Pad R4-2(116.5mm,62.449mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.112mm < 0.254mm) Between Track (115.85mm,63mm)(117.15mm,63mm) on Top Overlay And Pad R4-2(116.5mm,62.449mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.112mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (115.85mm,60.35mm)(115.85mm,63mm) on Top Overlay And Pad R4-2(116.5mm,62.449mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (86.375mm,87.075mm)(86.375mm,89.725mm) on Top Overlay And Pad R3-2(87.025mm,89.174mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (87.675mm,87.075mm)(87.675mm,89.725mm) on Top Overlay And Pad R3-2(87.025mm,89.174mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.112mm < 0.254mm) Between Track (86.375mm,89.725mm)(87.675mm,89.725mm) on Top Overlay And Pad R3-2(87.025mm,89.174mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.112mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (86.375mm,87.075mm)(86.375mm,89.725mm) on Top Overlay And Pad R3-1(87.025mm,87.625mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (87.675mm,87.075mm)(87.675mm,89.725mm) on Top Overlay And Pad R3-1(87.025mm,87.625mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (86.375mm,87.075mm)(87.675mm,87.075mm) on Top Overlay And Pad R3-1(87.025mm,87.625mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.112mm < 0.254mm) Between Track (96.7mm,81.625mm)(96.7mm,82.925mm) on Top Overlay And Pad R2-2(97.251mm,82.275mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.112mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (96.7mm,81.625mm)(99.35mm,81.625mm) on Top Overlay And Pad R2-2(97.251mm,82.275mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (96.7mm,82.925mm)(99.35mm,82.925mm) on Top Overlay And Pad R2-2(97.251mm,82.275mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (99.35mm,81.625mm)(99.35mm,82.925mm) on Top Overlay And Pad R2-1(98.8mm,82.275mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (96.7mm,81.625mm)(99.35mm,81.625mm) on Top Overlay And Pad R2-1(98.8mm,82.275mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (96.7mm,82.925mm)(99.35mm,82.925mm) on Top Overlay And Pad R2-1(98.8mm,82.275mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.112mm < 0.254mm) Between Track (93.175mm,85.625mm)(93.175mm,86.925mm) on Top Overlay And Pad R1-2(93.726mm,86.275mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.112mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (93.175mm,85.625mm)(95.825mm,85.625mm) on Top Overlay And Pad R1-2(93.726mm,86.275mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (93.175mm,86.925mm)(95.825mm,86.925mm) on Top Overlay And Pad R1-2(93.726mm,86.275mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (95.825mm,85.625mm)(95.825mm,86.925mm) on Top Overlay And Pad R1-1(95.275mm,86.275mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (93.175mm,85.625mm)(95.825mm,85.625mm) on Top Overlay And Pad R1-1(95.275mm,86.275mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (93.175mm,86.925mm)(95.825mm,86.925mm) on Top Overlay And Pad R1-1(95.275mm,86.275mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Track (78.1mm,79.775mm)(78.2mm,79.775mm) on Top Overlay And Pad QR1-1(79.7mm,79.275mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Track (81.2mm,79.775mm)(81.3mm,79.775mm) on Top Overlay And Pad QR1-1(79.7mm,79.275mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.218mm < 0.254mm) Between Text "QR1" (78.7mm,80.6mm) on Top Overlay And Pad QR1-1(79.7mm,79.275mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.218mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Track (78.1mm,74.775mm)(78.2mm,74.775mm) on Top Overlay And Pad QR1-2(79.7mm,75.275mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Track (81.2mm,74.775mm)(81.3mm,74.775mm) on Top Overlay And Pad QR1-2(79.7mm,75.275mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.244mm < 0.254mm) Between Text "FU3" (110.975mm,46.8mm) on Top Overlay And Pad FU3-1(108.575mm,48.3mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.244mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.254mm) Between Text "FU2" (104.35mm,42.575mm) on Top Overlay And Pad FU2-2(105.25mm,44.275mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.118mm < 0.254mm) Between Text "VD34" (93.125mm,82.5mm) on Top Overlay And Pad DD1-36(93.675mm,82.175mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.118mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.141mm < 0.254mm) Between Track (110.626mm,59.841mm)(113.674mm,59.841mm) on Top Overlay And Pad DA4-2(112.15mm,60.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.141mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.203mm < 0.254mm) Between Track (110.604mm,59.85mm)(110.604mm,64.15mm) on Top Overlay And Pad DA4-5(111.2mm,63.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.203mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.141mm < 0.254mm) Between Track (110.626mm,64.159mm)(113.674mm,64.159mm) on Top Overlay And Pad DA4-5(111.2mm,63.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.141mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.203mm < 0.254mm) Between Track (110.604mm,59.85mm)(110.604mm,64.15mm) on Top Overlay And Pad DA4-1(111.2mm,60.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.203mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.141mm < 0.254mm) Between Track (110.626mm,59.841mm)(113.674mm,59.841mm) on Top Overlay And Pad DA4-1(111.2mm,60.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.141mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.203mm < 0.254mm) Between Track (113.696mm,59.85mm)(113.696mm,64.15mm) on Top Overlay And Pad DA4-4(113.1mm,63.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.203mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.141mm < 0.254mm) Between Track (110.626mm,64.159mm)(113.674mm,64.159mm) on Top Overlay And Pad DA4-4(113.1mm,63.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.141mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.203mm < 0.254mm) Between Track (113.696mm,59.85mm)(113.696mm,64.15mm) on Top Overlay And Pad DA4-3(113.1mm,60.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.203mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.141mm < 0.254mm) Between Track (110.626mm,59.841mm)(113.674mm,59.841mm) on Top Overlay And Pad DA4-3(113.1mm,60.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.141mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (81.075mm,56.425mm)(84.125mm,56.425mm) on Top Overlay And Pad C40-1(83.45mm,57.075mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.254mm) Between Track (81.075mm,57.723mm)(84.123mm,57.723mm) on Top Overlay And Pad C40-1(83.45mm,57.075mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (81.075mm,56.425mm)(84.125mm,56.425mm) on Top Overlay And Pad C40-2(81.75mm,57.075mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.254mm) Between Track (81.075mm,57.723mm)(84.123mm,57.723mm) on Top Overlay And Pad C40-2(81.75mm,57.075mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (81.075mm,58.1mm)(84.125mm,58.1mm) on Top Overlay And Pad C39-1(83.45mm,58.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.254mm) Between Track (81.075mm,59.398mm)(84.123mm,59.398mm) on Top Overlay And Pad C39-1(83.45mm,58.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (81.075mm,58.1mm)(84.125mm,58.1mm) on Top Overlay And Pad C39-2(81.75mm,58.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.254mm) Between Track (81.075mm,59.398mm)(84.123mm,59.398mm) on Top Overlay And Pad C39-2(81.75mm,58.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.254mm) Between Track (74.502mm,56.875mm)(74.502mm,59.923mm) on Top Overlay And Pad C38-1(75.15mm,59.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (75.8mm,56.875mm)(75.8mm,59.925mm) on Top Overlay And Pad C38-1(75.15mm,59.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.254mm) Between Track (74.502mm,56.875mm)(74.502mm,59.923mm) on Top Overlay And Pad C38-2(75.15mm,57.55mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (75.8mm,56.875mm)(75.8mm,59.925mm) on Top Overlay And Pad C38-2(75.15mm,57.55mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (74.5mm,60.975mm)(74.5mm,64.025mm) on Top Overlay And Pad C37-1(75.15mm,61.65mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.254mm) Between Track (75.798mm,60.977mm)(75.798mm,64.025mm) on Top Overlay And Pad C37-1(75.15mm,61.65mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (74.5mm,60.975mm)(74.5mm,64.025mm) on Top Overlay And Pad C37-2(75.15mm,63.35mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.254mm) Between Track (75.798mm,60.977mm)(75.798mm,64.025mm) on Top Overlay And Pad C37-2(75.15mm,63.35mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.254mm) Between Track (108.877mm,53.725mm)(108.877mm,56.773mm) on Top Overlay And Pad C34-1(109.525mm,56.1mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (110.175mm,53.725mm)(110.175mm,56.775mm) on Top Overlay And Pad C34-1(109.525mm,56.1mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.254mm) Between Track (108.877mm,53.725mm)(108.877mm,56.773mm) on Top Overlay And Pad C34-2(109.525mm,54.4mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (110.175mm,53.725mm)(110.175mm,56.775mm) on Top Overlay And Pad C34-2(109.525mm,54.4mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.254mm) Between Track (77.95mm,64.348mm)(80.998mm,64.348mm) on Top Overlay And Pad C33-1(80.325mm,63.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (77.95mm,63.05mm)(81mm,63.05mm) on Top Overlay And Pad C33-1(80.325mm,63.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.254mm) Between Track (77.95mm,64.348mm)(80.998mm,64.348mm) on Top Overlay And Pad C33-2(78.625mm,63.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (77.95mm,63.05mm)(81mm,63.05mm) on Top Overlay And Pad C33-2(78.625mm,63.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (108.9mm,60.075mm)(108.9mm,63.125mm) on Top Overlay And Pad C32-1(109.55mm,60.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.254mm) Between Track (110.198mm,60.077mm)(110.198mm,63.125mm) on Top Overlay And Pad C32-1(109.55mm,60.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (108.9mm,60.075mm)(108.9mm,63.125mm) on Top Overlay And Pad C32-2(109.55mm,62.45mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.254mm) Between Track (110.198mm,60.077mm)(110.198mm,63.125mm) on Top Overlay And Pad C32-2(109.55mm,62.45mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (106.75mm,60mm)(106.75mm,63.3mm) on Top Overlay And Pad C31-1(107.65mm,62.55mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (108.55mm,60mm)(108.55mm,63.3mm) on Top Overlay And Pad C31-1(107.65mm,62.55mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (106.75mm,63.3mm)(108.55mm,63.3mm) on Top Overlay And Pad C31-1(107.65mm,62.55mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (106.75mm,60mm)(106.75mm,63.3mm) on Top Overlay And Pad C31-2(107.65mm,60.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (108.55mm,60mm)(108.55mm,63.3mm) on Top Overlay And Pad C31-2(107.65mm,60.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (106.75mm,60mm)(108.55mm,60mm) on Top Overlay And Pad C31-2(107.65mm,60.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (108.7mm,66.25mm)(108.7mm,68.05mm) on Top Overlay And Pad C30-1(109.45mm,67.15mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (108.7mm,66.25mm)(112mm,66.25mm) on Top Overlay And Pad C30-1(109.45mm,67.15mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (108.7mm,68.05mm)(112mm,68.05mm) on Top Overlay And Pad C30-1(109.45mm,67.15mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (112mm,66.25mm)(112mm,68.05mm) on Top Overlay And Pad C30-2(111.25mm,67.15mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (108.7mm,66.25mm)(112mm,66.25mm) on Top Overlay And Pad C30-2(111.25mm,67.15mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (108.7mm,68.05mm)(112mm,68.05mm) on Top Overlay And Pad C30-2(111.25mm,67.15mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (108.85mm,64.625mm)(111.9mm,64.625mm) on Top Overlay And Pad C29-1(111.225mm,65.275mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.254mm) Between Track (108.85mm,65.923mm)(111.898mm,65.923mm) on Top Overlay And Pad C29-1(111.225mm,65.275mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (108.85mm,64.625mm)(111.9mm,64.625mm) on Top Overlay And Pad C29-2(109.525mm,65.275mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.254mm) Between Track (108.85mm,65.923mm)(111.898mm,65.923mm) on Top Overlay And Pad C29-2(109.525mm,65.275mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (79.175mm,49.425mm)(82.225mm,49.425mm) on Top Overlay And Pad C28-1(81.55mm,50.075mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.254mm) Between Track (79.175mm,50.723mm)(82.223mm,50.723mm) on Top Overlay And Pad C28-1(81.55mm,50.075mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (79.175mm,49.425mm)(82.225mm,49.425mm) on Top Overlay And Pad C28-2(79.85mm,50.075mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.254mm) Between Track (79.175mm,50.723mm)(82.223mm,50.723mm) on Top Overlay And Pad C28-2(79.85mm,50.075mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.254mm) Between Track (79.2mm,52.298mm)(82.248mm,52.298mm) on Top Overlay And Pad C27-1(81.575mm,51.65mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (79.2mm,51mm)(82.25mm,51mm) on Top Overlay And Pad C27-1(81.575mm,51.65mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.254mm) Between Track (79.2mm,52.298mm)(82.248mm,52.298mm) on Top Overlay And Pad C27-2(79.875mm,51.65mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (79.2mm,51mm)(82.25mm,51mm) on Top Overlay And Pad C27-2(79.875mm,51.65mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.254mm) Between Track (71.827mm,50.075mm)(71.827mm,53.123mm) on Top Overlay And Pad C26-1(72.475mm,52.45mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (73.125mm,50.075mm)(73.125mm,53.125mm) on Top Overlay And Pad C26-1(72.475mm,52.45mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.254mm) Between Track (71.827mm,50.075mm)(71.827mm,53.123mm) on Top Overlay And Pad C26-2(72.475mm,50.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (73.125mm,50.075mm)(73.125mm,53.125mm) on Top Overlay And Pad C26-2(72.475mm,50.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (72.825mm,54.05mm)(72.825mm,57.1mm) on Top Overlay And Pad C25-1(73.475mm,54.725mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.254mm) Between Track (74.123mm,54.052mm)(74.123mm,57.1mm) on Top Overlay And Pad C25-1(73.475mm,54.725mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (72.825mm,54.05mm)(72.825mm,57.1mm) on Top Overlay And Pad C25-2(73.475mm,56.425mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.254mm) Between Track (74.123mm,54.052mm)(74.123mm,57.1mm) on Top Overlay And Pad C25-2(73.475mm,56.425mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.254mm) Between Track (98.227mm,44.152mm)(101.275mm,44.152mm) on Top Overlay And Pad C22-1(98.9mm,44.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (98.225mm,45.45mm)(101.275mm,45.45mm) on Top Overlay And Pad C22-1(98.9mm,44.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.254mm) Between Track (98.227mm,44.152mm)(101.275mm,44.152mm) on Top Overlay And Pad C22-2(100.6mm,44.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (98.225mm,45.45mm)(101.275mm,45.45mm) on Top Overlay And Pad C22-2(100.6mm,44.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (76.5mm,56.275mm)(79.55mm,56.275mm) on Top Overlay And Pad C21-1(78.875mm,56.925mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.254mm) Between Track (76.5mm,57.573mm)(79.548mm,57.573mm) on Top Overlay And Pad C21-1(78.875mm,56.925mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (76.5mm,56.275mm)(79.55mm,56.275mm) on Top Overlay And Pad C21-2(77.175mm,56.925mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.254mm) Between Track (76.5mm,57.573mm)(79.548mm,57.573mm) on Top Overlay And Pad C21-2(77.175mm,56.925mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Track (68.925mm,36.15mm)(68.925mm,37.05mm) on Top Overlay And Pad C20-2(69.825mm,38.05mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Track (70.725mm,36.15mm)(70.725mm,37.05mm) on Top Overlay And Pad C20-2(69.825mm,38.05mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Track (68.925mm,36.15mm)(68.925mm,37.05mm) on Top Overlay And Pad C20-1(69.825mm,35.15mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Track (70.725mm,36.15mm)(70.725mm,37.05mm) on Top Overlay And Pad C20-1(69.825mm,35.15mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.254mm) Between Track (83.002mm,91.977mm)(86.05mm,91.977mm) on Top Overlay And Pad C19-1(83.675mm,92.625mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (83mm,93.275mm)(86.05mm,93.275mm) on Top Overlay And Pad C19-1(83.675mm,92.625mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.254mm) Between Track (83.002mm,91.977mm)(86.05mm,91.977mm) on Top Overlay And Pad C19-2(85.375mm,92.625mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (83mm,93.275mm)(86.05mm,93.275mm) on Top Overlay And Pad C19-2(85.375mm,92.625mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.254mm) Between Track (96.527mm,92.275mm)(96.527mm,95.323mm) on Top Overlay And Pad C18-1(97.175mm,94.65mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (97.825mm,92.275mm)(97.825mm,95.325mm) on Top Overlay And Pad C18-1(97.175mm,94.65mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.254mm) Between Track (96.527mm,92.275mm)(96.527mm,95.323mm) on Top Overlay And Pad C18-2(97.175mm,92.95mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (97.825mm,92.275mm)(97.825mm,95.325mm) on Top Overlay And Pad C18-2(97.175mm,92.95mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (76.177mm,77.525mm)(76.177mm,80.575mm) on Top Overlay And Pad C17-1(76.827mm,78.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.254mm) Between Track (77.475mm,77.527mm)(77.475mm,80.575mm) on Top Overlay And Pad C17-1(76.827mm,78.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (76.177mm,77.525mm)(76.177mm,80.575mm) on Top Overlay And Pad C17-2(76.827mm,79.9mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.254mm) Between Track (77.475mm,77.527mm)(77.475mm,80.575mm) on Top Overlay And Pad C17-2(76.827mm,79.9mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.254mm) Between Track (76.177mm,73.775mm)(76.177mm,76.823mm) on Top Overlay And Pad C16-1(76.825mm,76.15mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (77.475mm,73.775mm)(77.475mm,76.825mm) on Top Overlay And Pad C16-1(76.825mm,76.15mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.254mm) Between Track (76.177mm,73.775mm)(76.177mm,76.823mm) on Top Overlay And Pad C16-2(76.825mm,74.45mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (77.475mm,73.775mm)(77.475mm,76.825mm) on Top Overlay And Pad C16-2(76.825mm,74.45mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (68.5mm,78.925mm)(68.5mm,81.975mm) on Top Overlay And Pad C15-1(69.15mm,79.6mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.254mm) Between Track (69.798mm,78.927mm)(69.798mm,81.975mm) on Top Overlay And Pad C15-1(69.15mm,79.6mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (68.5mm,78.925mm)(68.5mm,81.975mm) on Top Overlay And Pad C15-2(69.15mm,81.3mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.254mm) Between Track (69.798mm,78.927mm)(69.798mm,81.975mm) on Top Overlay And Pad C15-2(69.15mm,81.3mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (77.875mm,82.55mm)(77.875mm,85.6mm) on Top Overlay And Pad C14-1(78.525mm,83.225mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.254mm) Between Track (79.173mm,82.552mm)(79.173mm,85.6mm) on Top Overlay And Pad C14-1(78.525mm,83.225mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (77.875mm,82.55mm)(77.875mm,85.6mm) on Top Overlay And Pad C14-2(78.525mm,84.925mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.254mm) Between Track (79.173mm,82.552mm)(79.173mm,85.6mm) on Top Overlay And Pad C14-2(78.525mm,84.925mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.254mm) Between Track (102.425mm,70.298mm)(105.473mm,70.298mm) on Top Overlay And Pad C13-1(104.8mm,69.65mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (102.425mm,69mm)(105.475mm,69mm) on Top Overlay And Pad C13-1(104.8mm,69.65mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.254mm) Between Track (102.425mm,70.298mm)(105.473mm,70.298mm) on Top Overlay And Pad C13-2(103.1mm,69.65mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (102.425mm,69mm)(105.475mm,69mm) on Top Overlay And Pad C13-2(103.1mm,69.65mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.254mm) Between Track (88.077mm,86mm)(88.077mm,89.048mm) on Top Overlay And Pad C12-1(88.725mm,88.375mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (89.375mm,86mm)(89.375mm,89.05mm) on Top Overlay And Pad C12-1(88.725mm,88.375mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.254mm) Between Track (88.077mm,86mm)(88.077mm,89.048mm) on Top Overlay And Pad C12-2(88.725mm,86.675mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (89.375mm,86mm)(89.375mm,89.05mm) on Top Overlay And Pad C12-2(88.725mm,86.675mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.254mm) Between Track (90.8mm,72.873mm)(93.848mm,72.873mm) on Top Overlay And Pad C11-1(93.175mm,72.225mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (90.8mm,71.575mm)(93.85mm,71.575mm) on Top Overlay And Pad C11-1(93.175mm,72.225mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.254mm) Between Track (90.8mm,72.873mm)(93.848mm,72.873mm) on Top Overlay And Pad C11-2(91.475mm,72.225mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (90.8mm,71.575mm)(93.85mm,71.575mm) on Top Overlay And Pad C11-2(91.475mm,72.225mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.254mm) Between Track (85.652mm,71.575mm)(88.7mm,71.575mm) on Top Overlay And Pad C10-1(86.325mm,72.223mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (85.65mm,72.873mm)(88.7mm,72.873mm) on Top Overlay And Pad C10-1(86.325mm,72.223mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.254mm) Between Track (85.652mm,71.575mm)(88.7mm,71.575mm) on Top Overlay And Pad C10-2(88.025mm,72.223mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (85.65mm,72.873mm)(88.7mm,72.873mm) on Top Overlay And Pad C10-2(88.025mm,72.223mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (79.325mm,72.075mm)(82.375mm,72.075mm) on Top Overlay And Pad C9-1(81.7mm,72.725mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.254mm) Between Track (79.325mm,73.373mm)(82.373mm,73.373mm) on Top Overlay And Pad C9-1(81.7mm,72.725mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (79.325mm,72.075mm)(82.375mm,72.075mm) on Top Overlay And Pad C9-2(80mm,72.725mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.254mm) Between Track (79.325mm,73.373mm)(82.373mm,73.373mm) on Top Overlay And Pad C9-2(80mm,72.725mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (119.05mm,60.225mm)(119.05mm,63.275mm) on Top Overlay And Pad C8-1(119.7mm,60.9mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.254mm) Between Track (120.348mm,60.227mm)(120.348mm,63.275mm) on Top Overlay And Pad C8-1(119.7mm,60.9mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (119.05mm,60.225mm)(119.05mm,63.275mm) on Top Overlay And Pad C8-2(119.7mm,62.6mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.254mm) Between Track (120.348mm,60.227mm)(120.348mm,63.275mm) on Top Overlay And Pad C8-2(119.7mm,62.6mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (125.375mm,63.4mm)(125.375mm,65.2mm) on Top Overlay And Pad C7-1(124.625mm,64.3mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (122.075mm,63.4mm)(125.375mm,63.4mm) on Top Overlay And Pad C7-1(124.625mm,64.3mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (122.075mm,65.2mm)(125.375mm,65.2mm) on Top Overlay And Pad C7-1(124.625mm,64.3mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (122.075mm,63.4mm)(122.075mm,65.2mm) on Top Overlay And Pad C7-2(122.825mm,64.3mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (122.075mm,63.4mm)(125.375mm,63.4mm) on Top Overlay And Pad C7-2(122.825mm,64.3mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (122.075mm,65.2mm)(125.375mm,65.2mm) on Top Overlay And Pad C7-2(122.825mm,64.3mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.254mm) Between Track (114.202mm,60.075mm)(114.202mm,63.123mm) on Top Overlay And Pad C6-1(114.85mm,62.45mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (115.5mm,60.075mm)(115.5mm,63.125mm) on Top Overlay And Pad C6-1(114.85mm,62.45mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.254mm) Between Track (114.202mm,60.075mm)(114.202mm,63.123mm) on Top Overlay And Pad C6-2(114.85mm,60.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (115.5mm,60.075mm)(115.5mm,63.125mm) on Top Overlay And Pad C6-2(114.85mm,60.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.254mm) Between Track (113.498mm,49.027mm)(113.498mm,52.075mm) on Top Overlay And Pad C5-1(112.85mm,49.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (112.2mm,49.025mm)(112.2mm,52.075mm) on Top Overlay And Pad C5-1(112.85mm,49.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.254mm) Between Track (113.498mm,49.027mm)(113.498mm,52.075mm) on Top Overlay And Pad C5-2(112.85mm,51.4mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (112.2mm,49.025mm)(112.2mm,52.075mm) on Top Overlay And Pad C5-2(112.85mm,51.4mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (110.8mm,53.875mm)(110.8mm,56.925mm) on Top Overlay And Pad C4-1(111.45mm,54.55mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.254mm) Between Track (112.098mm,53.877mm)(112.098mm,56.925mm) on Top Overlay And Pad C4-1(111.45mm,54.55mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (110.8mm,53.875mm)(110.8mm,56.925mm) on Top Overlay And Pad C4-2(111.45mm,56.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.254mm) Between Track (112.098mm,53.877mm)(112.098mm,56.925mm) on Top Overlay And Pad C4-2(111.45mm,56.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (80.05mm,95.425mm)(80.05mm,98.475mm) on Top Overlay And Pad C2-1(80.7mm,96.1mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.254mm) Between Track (81.348mm,95.427mm)(81.348mm,98.475mm) on Top Overlay And Pad C2-1(80.7mm,96.1mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (80.05mm,95.425mm)(80.05mm,98.475mm) on Top Overlay And Pad C2-2(80.7mm,97.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.254mm) Between Track (81.348mm,95.427mm)(81.348mm,98.475mm) on Top Overlay And Pad C2-2(80.7mm,97.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (81.575mm,95.25mm)(81.575mm,98.55mm) on Top Overlay And Pad C1-1(82.475mm,96mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (83.375mm,95.25mm)(83.375mm,98.55mm) on Top Overlay And Pad C1-1(82.475mm,96mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (81.575mm,95.25mm)(83.375mm,95.25mm) on Top Overlay And Pad C1-1(82.475mm,96mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (81.575mm,95.25mm)(81.575mm,98.55mm) on Top Overlay And Pad C1-2(82.475mm,97.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (83.375mm,95.25mm)(83.375mm,98.55mm) on Top Overlay And Pad C1-2(82.475mm,97.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (81.575mm,98.55mm)(83.375mm,98.55mm) on Top Overlay And Pad C1-2(82.475mm,97.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.254mm) Between Track (92.952mm,92.575mm)(92.952mm,95.623mm) on Top Overlay And Pad C36-2(93.6mm,93.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (94.25mm,92.575mm)(94.25mm,95.625mm) on Top Overlay And Pad C36-2(93.6mm,93.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.254mm) Between Track (92.952mm,92.575mm)(92.952mm,95.623mm) on Top Overlay And Pad C36-1(93.6mm,94.95mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (94.25mm,92.575mm)(94.25mm,95.625mm) on Top Overlay And Pad C36-1(93.6mm,94.95mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.112mm < 0.254mm) Between Track (89.525mm,93.15mm)(90.825mm,93.15mm) on Top Overlay And Pad R58-2(90.175mm,93.701mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.112mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (90.825mm,93.15mm)(90.825mm,95.8mm) on Top Overlay And Pad R58-2(90.175mm,93.701mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (89.525mm,93.15mm)(89.525mm,95.8mm) on Top Overlay And Pad R58-2(90.175mm,93.701mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (89.525mm,95.8mm)(90.825mm,95.8mm) on Top Overlay And Pad R58-1(90.175mm,95.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (90.825mm,93.15mm)(90.825mm,95.8mm) on Top Overlay And Pad R58-1(90.175mm,95.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (89.525mm,93.15mm)(89.525mm,95.8mm) on Top Overlay And Pad R58-1(90.175mm,95.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (91.25mm,93.15mm)(91.25mm,95.8mm) on Top Overlay And Pad R59-2(91.9mm,93.701mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (92.55mm,93.15mm)(92.55mm,95.8mm) on Top Overlay And Pad R59-2(91.9mm,93.701mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.112mm < 0.254mm) Between Track (91.25mm,93.15mm)(92.55mm,93.15mm) on Top Overlay And Pad R59-2(91.9mm,93.701mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.112mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (91.25mm,93.15mm)(91.25mm,95.8mm) on Top Overlay And Pad R59-1(91.9mm,95.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (92.55mm,93.15mm)(92.55mm,95.8mm) on Top Overlay And Pad R59-1(91.9mm,95.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (91.25mm,95.8mm)(92.55mm,95.8mm) on Top Overlay And Pad R59-1(91.9mm,95.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.144mm < 0.254mm) Between Track (93.592mm,90.45mm)(93.592mm,91.466mm) on Top Overlay And Pad VD5-1(94.1mm,89.688mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.144mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Text "VD5" (96.825mm,86.875mm) on Top Overlay And Pad VD5-2(96.132mm,89.688mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.144mm < 0.254mm) Between Track (96.64mm,90.45mm)(96.64mm,91.466mm) on Top Overlay And Pad VD5-2(96.132mm,89.688mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.144mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.112mm < 0.254mm) Between Track (93.175mm,87.2mm)(93.175mm,88.5mm) on Top Overlay And Pad R60-2(93.726mm,87.85mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.112mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (93.175mm,87.2mm)(95.825mm,87.2mm) on Top Overlay And Pad R60-2(93.726mm,87.85mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (93.175mm,88.5mm)(95.825mm,88.5mm) on Top Overlay And Pad R60-2(93.726mm,87.85mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (95.825mm,87.2mm)(95.825mm,88.5mm) on Top Overlay And Pad R60-1(95.275mm,87.85mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (93.175mm,87.2mm)(95.825mm,87.2mm) on Top Overlay And Pad R60-1(95.275mm,87.85mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (93.175mm,88.5mm)(95.825mm,88.5mm) on Top Overlay And Pad R60-1(95.275mm,87.85mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Track (79.6mm,90.875mm)(80.8mm,90.875mm) on Top Overlay And Pad VD25-1(81mm,90.375mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Track (79.6mm,89.875mm)(80.8mm,89.875mm) on Top Overlay And Pad VD25-1(81mm,90.375mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Track (80.5mm,90.075mm)(80.5mm,90.675mm) on Top Overlay And Pad VD25-1(81mm,90.375mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Track (79.9mm,90.375mm)(80.5mm,90.075mm) on Top Overlay And Pad VD25-1(81mm,90.375mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Track (79.9mm,90.375mm)(80.5mm,90.675mm) on Top Overlay And Pad VD25-1(81mm,90.375mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Track (79.6mm,90.875mm)(80.8mm,90.875mm) on Top Overlay And Pad VD25-2(79.4mm,90.375mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Track (79.6mm,89.875mm)(80.8mm,89.875mm) on Top Overlay And Pad VD25-2(79.4mm,90.375mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Track (79.9mm,90.075mm)(79.9mm,90.675mm) on Top Overlay And Pad VD25-2(79.4mm,90.375mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Track (79.9mm,90.375mm)(80.5mm,90.075mm) on Top Overlay And Pad VD25-2(79.4mm,90.375mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Track (79.9mm,90.375mm)(80.5mm,90.675mm) on Top Overlay And Pad VD25-2(79.4mm,90.375mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Track (71.45mm,103.525mm)(71.75mm,102.925mm) on Top Overlay And Pad VD26-1(71.45mm,102.425mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Track (70.95mm,102.625mm)(70.95mm,103.825mm) on Top Overlay And Pad VD26-1(71.45mm,102.425mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Track (71.95mm,102.625mm)(71.95mm,103.825mm) on Top Overlay And Pad VD26-1(71.45mm,102.425mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Track (71.15mm,102.925mm)(71.75mm,102.925mm) on Top Overlay And Pad VD26-1(71.45mm,102.425mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Track (71.15mm,102.925mm)(71.45mm,103.525mm) on Top Overlay And Pad VD26-1(71.45mm,102.425mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Text "VD26" (71.575mm,99.275mm) on Top Overlay And Pad VD26-1(71.45mm,102.425mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Track (71.45mm,103.525mm)(71.75mm,102.925mm) on Top Overlay And Pad VD26-2(71.45mm,104.025mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Track (70.95mm,102.625mm)(70.95mm,103.825mm) on Top Overlay And Pad VD26-2(71.45mm,104.025mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Track (71.95mm,102.625mm)(71.95mm,103.825mm) on Top Overlay And Pad VD26-2(71.45mm,104.025mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Track (71.15mm,103.525mm)(71.75mm,103.525mm) on Top Overlay And Pad VD26-2(71.45mm,104.025mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Track (71.15mm,102.925mm)(71.45mm,103.525mm) on Top Overlay And Pad VD26-2(71.45mm,104.025mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.18mm < 0.254mm) Between Text "+5V" (71.95mm,103.8mm) on Top Overlay And Pad VD26-2(71.45mm,104.025mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.18mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.203mm < 0.254mm) Between Text "VD29" (70.85mm,98.125mm) on Top Overlay And Pad VD27-1(74.324mm,98mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.203mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Track (71.95mm,99.75mm)(71.95mm,100.95mm) on Top Overlay And Pad VD29-1(72.45mm,101.15mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Track (72.95mm,99.75mm)(72.95mm,100.95mm) on Top Overlay And Pad VD29-1(72.45mm,101.15mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Track (72.15mm,100.65mm)(72.75mm,100.65mm) on Top Overlay And Pad VD29-1(72.45mm,101.15mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Track (72.45mm,100.05mm)(72.75mm,100.65mm) on Top Overlay And Pad VD29-1(72.45mm,101.15mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Track (72.15mm,100.65mm)(72.45mm,100.05mm) on Top Overlay And Pad VD29-1(72.45mm,101.15mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Track (71.95mm,99.75mm)(71.95mm,100.95mm) on Top Overlay And Pad VD29-2(72.45mm,99.55mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Track (72.95mm,99.75mm)(72.95mm,100.95mm) on Top Overlay And Pad VD29-2(72.45mm,99.55mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Track (72.15mm,100.05mm)(72.75mm,100.05mm) on Top Overlay And Pad VD29-2(72.45mm,99.55mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Track (72.45mm,100.05mm)(72.75mm,100.65mm) on Top Overlay And Pad VD29-2(72.45mm,99.55mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Track (72.15mm,100.65mm)(72.45mm,100.05mm) on Top Overlay And Pad VD29-2(72.45mm,99.55mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Track (71.425mm,93.3mm)(71.725mm,92.7mm) on Top Overlay And Pad VD30-1(71.425mm,92.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Track (70.925mm,92.4mm)(70.925mm,93.6mm) on Top Overlay And Pad VD30-1(71.425mm,92.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Track (71.925mm,92.4mm)(71.925mm,93.6mm) on Top Overlay And Pad VD30-1(71.425mm,92.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Track (71.125mm,92.7mm)(71.725mm,92.7mm) on Top Overlay And Pad VD30-1(71.425mm,92.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Track (71.125mm,92.7mm)(71.425mm,93.3mm) on Top Overlay And Pad VD30-1(71.425mm,92.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Track (71.425mm,93.3mm)(71.725mm,92.7mm) on Top Overlay And Pad VD30-2(71.425mm,93.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Track (70.925mm,92.4mm)(70.925mm,93.6mm) on Top Overlay And Pad VD30-2(71.425mm,93.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Track (71.925mm,92.4mm)(71.925mm,93.6mm) on Top Overlay And Pad VD30-2(71.425mm,93.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Track (71.125mm,93.3mm)(71.725mm,93.3mm) on Top Overlay And Pad VD30-2(71.425mm,93.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Track (71.125mm,92.7mm)(71.425mm,93.3mm) on Top Overlay And Pad VD30-2(71.425mm,93.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Track (92.15mm,90.1mm)(92.75mm,90.1mm) on Top Overlay And Pad VD31-1(92.45mm,90.6mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Track (92.45mm,89.5mm)(92.75mm,90.1mm) on Top Overlay And Pad VD31-1(92.45mm,90.6mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Track (92.15mm,90.1mm)(92.45mm,89.5mm) on Top Overlay And Pad VD31-1(92.45mm,90.6mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Track (91.95mm,89.2mm)(91.95mm,90.4mm) on Top Overlay And Pad VD31-1(92.45mm,90.6mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Track (92.95mm,89.2mm)(92.95mm,90.4mm) on Top Overlay And Pad VD31-1(92.45mm,90.6mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Track (92.15mm,89.5mm)(92.75mm,89.5mm) on Top Overlay And Pad VD31-2(92.45mm,89mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Track (92.45mm,89.5mm)(92.75mm,90.1mm) on Top Overlay And Pad VD31-2(92.45mm,89mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Track (92.15mm,90.1mm)(92.45mm,89.5mm) on Top Overlay And Pad VD31-2(92.45mm,89mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Track (91.95mm,89.2mm)(91.95mm,90.4mm) on Top Overlay And Pad VD31-2(92.45mm,89mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Track (92.95mm,89.2mm)(92.95mm,90.4mm) on Top Overlay And Pad VD31-2(92.45mm,89mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Track (84.75mm,87.05mm)(84.75mm,88.25mm) on Top Overlay And Pad VD32-1(85.25mm,86.85mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Track (85.75mm,87.05mm)(85.75mm,88.25mm) on Top Overlay And Pad VD32-1(85.25mm,86.85mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Track (84.95mm,87.35mm)(85.55mm,87.35mm) on Top Overlay And Pad VD32-1(85.25mm,86.85mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Track (84.95mm,87.35mm)(85.25mm,87.95mm) on Top Overlay And Pad VD32-1(85.25mm,86.85mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Track (85.25mm,87.95mm)(85.55mm,87.35mm) on Top Overlay And Pad VD32-1(85.25mm,86.85mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Track (84.75mm,87.05mm)(84.75mm,88.25mm) on Top Overlay And Pad VD32-2(85.25mm,88.45mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Track (85.75mm,87.05mm)(85.75mm,88.25mm) on Top Overlay And Pad VD32-2(85.25mm,88.45mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Track (84.95mm,87.95mm)(85.55mm,87.95mm) on Top Overlay And Pad VD32-2(85.25mm,88.45mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Track (84.95mm,87.35mm)(85.25mm,87.95mm) on Top Overlay And Pad VD32-2(85.25mm,88.45mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Track (85.25mm,87.95mm)(85.55mm,87.35mm) on Top Overlay And Pad VD32-2(85.25mm,88.45mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Track (96.65mm,83.625mm)(96.65mm,84.225mm) on Top Overlay And Pad VD33-1(96.15mm,83.925mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Track (96.65mm,84.225mm)(97.25mm,83.925mm) on Top Overlay And Pad VD33-1(96.15mm,83.925mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Track (96.65mm,83.625mm)(97.25mm,83.925mm) on Top Overlay And Pad VD33-1(96.15mm,83.925mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Track (96.35mm,83.425mm)(97.55mm,83.425mm) on Top Overlay And Pad VD33-1(96.15mm,83.925mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Track (96.35mm,84.425mm)(97.55mm,84.425mm) on Top Overlay And Pad VD33-1(96.15mm,83.925mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Track (97.25mm,83.625mm)(97.25mm,84.225mm) on Top Overlay And Pad VD33-2(97.75mm,83.925mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Track (96.65mm,84.225mm)(97.25mm,83.925mm) on Top Overlay And Pad VD33-2(97.75mm,83.925mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Track (96.65mm,83.625mm)(97.25mm,83.925mm) on Top Overlay And Pad VD33-2(97.75mm,83.925mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Track (96.35mm,83.425mm)(97.55mm,83.425mm) on Top Overlay And Pad VD33-2(97.75mm,83.925mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Track (96.35mm,84.425mm)(97.55mm,84.425mm) on Top Overlay And Pad VD33-2(97.75mm,83.925mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Track (93.85mm,84.425mm)(95.05mm,84.425mm) on Top Overlay And Pad VD34-1(95.25mm,83.925mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Track (93.85mm,83.425mm)(95.05mm,83.425mm) on Top Overlay And Pad VD34-1(95.25mm,83.925mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Track (94.75mm,83.625mm)(94.75mm,84.225mm) on Top Overlay And Pad VD34-1(95.25mm,83.925mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Track (94.15mm,83.925mm)(94.75mm,83.625mm) on Top Overlay And Pad VD34-1(95.25mm,83.925mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Track (94.15mm,83.925mm)(94.75mm,84.225mm) on Top Overlay And Pad VD34-1(95.25mm,83.925mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Track (93.85mm,84.425mm)(95.05mm,84.425mm) on Top Overlay And Pad VD34-2(93.65mm,83.925mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Track (93.85mm,83.425mm)(95.05mm,83.425mm) on Top Overlay And Pad VD34-2(93.65mm,83.925mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Track (94.15mm,83.625mm)(94.15mm,84.225mm) on Top Overlay And Pad VD34-2(93.65mm,83.925mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Track (94.15mm,83.925mm)(94.75mm,83.625mm) on Top Overlay And Pad VD34-2(93.65mm,83.925mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Track (94.15mm,83.925mm)(94.75mm,84.225mm) on Top Overlay And Pad VD34-2(93.65mm,83.925mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Track (118.525mm,46.4mm)(119.125mm,46.4mm) on Top Overlay And Pad VD35-1(118.825mm,46.9mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Track (118.825mm,45.8mm)(119.125mm,46.4mm) on Top Overlay And Pad VD35-1(118.825mm,46.9mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Track (118.525mm,46.4mm)(118.825mm,45.8mm) on Top Overlay And Pad VD35-1(118.825mm,46.9mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Track (118.325mm,45.5mm)(118.325mm,46.7mm) on Top Overlay And Pad VD35-1(118.825mm,46.9mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Track (119.325mm,45.5mm)(119.325mm,46.7mm) on Top Overlay And Pad VD35-1(118.825mm,46.9mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.171mm < 0.254mm) Between Text "R6" (118.6mm,47.375mm) on Top Overlay And Pad VD35-1(118.825mm,46.9mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.171mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Track (118.525mm,45.8mm)(119.125mm,45.8mm) on Top Overlay And Pad VD35-2(118.825mm,45.3mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Track (118.825mm,45.8mm)(119.125mm,46.4mm) on Top Overlay And Pad VD35-2(118.825mm,45.3mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Track (118.525mm,46.4mm)(118.825mm,45.8mm) on Top Overlay And Pad VD35-2(118.825mm,45.3mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Track (118.325mm,45.5mm)(118.325mm,46.7mm) on Top Overlay And Pad VD35-2(118.825mm,45.3mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Track (119.325mm,45.5mm)(119.325mm,46.7mm) on Top Overlay And Pad VD35-2(118.825mm,45.3mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Track (125.025mm,44.875mm)(125.625mm,45.175mm) on Top Overlay And Pad VD36-1(126.125mm,44.875mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Track (125.625mm,44.575mm)(125.625mm,45.175mm) on Top Overlay And Pad VD36-1(126.125mm,44.875mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Track (125.025mm,44.875mm)(125.625mm,44.575mm) on Top Overlay And Pad VD36-1(126.125mm,44.875mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Track (124.725mm,44.375mm)(125.925mm,44.375mm) on Top Overlay And Pad VD36-1(126.125mm,44.875mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Track (124.725mm,45.375mm)(125.925mm,45.375mm) on Top Overlay And Pad VD36-1(126.125mm,44.875mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Track (125.025mm,44.875mm)(125.625mm,45.175mm) on Top Overlay And Pad VD36-2(124.525mm,44.875mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Track (125.025mm,44.575mm)(125.025mm,45.175mm) on Top Overlay And Pad VD36-2(124.525mm,44.875mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Track (125.025mm,44.875mm)(125.625mm,44.575mm) on Top Overlay And Pad VD36-2(124.525mm,44.875mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Track (124.725mm,44.375mm)(125.925mm,44.375mm) on Top Overlay And Pad VD36-2(124.525mm,44.875mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Track (124.725mm,45.375mm)(125.925mm,45.375mm) on Top Overlay And Pad VD36-2(124.525mm,44.875mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.144mm < 0.254mm) Between Track (71.509mm,72.69mm)(72.525mm,72.69mm) on Top Overlay And Pad VT9-2(73.287mm,72.182mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.144mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.144mm < 0.254mm) Between Track (71.509mm,69.642mm)(72.525mm,69.642mm) on Top Overlay And Pad VT9-1(73.287mm,70.15mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.144mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (96.05mm,74.1mm)(96.05mm,75.4mm) on Top Overlay And Pad R62-1(96.6mm,74.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (96.05mm,74.1mm)(98.7mm,74.1mm) on Top Overlay And Pad R62-1(96.6mm,74.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (96.05mm,75.4mm)(98.7mm,75.4mm) on Top Overlay And Pad R62-1(96.6mm,74.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.112mm < 0.254mm) Between Track (98.7mm,74.1mm)(98.7mm,75.4mm) on Top Overlay And Pad R62-2(98.149mm,74.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.112mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (96.05mm,74.1mm)(98.7mm,74.1mm) on Top Overlay And Pad R62-2(98.149mm,74.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (96.05mm,75.4mm)(98.7mm,75.4mm) on Top Overlay And Pad R62-2(98.149mm,74.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.144mm < 0.254mm) Between Track (103.867mm,73.15mm)(103.867mm,74.166mm) on Top Overlay And Pad VT10-1(104.375mm,72.388mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.144mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.144mm < 0.254mm) Between Track (106.915mm,73.15mm)(106.915mm,74.166mm) on Top Overlay And Pad VT10-2(106.407mm,72.388mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.144mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.207mm < 0.254mm) Between Text "R46" (107.725mm,70.4mm) on Top Overlay And Pad VT10-2(106.407mm,72.388mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.207mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.119mm < 0.254mm) Between Text "FU7" (111.625mm,44.625mm) on Top Overlay And Pad FU7-1(112.55mm,45.775mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.119mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.144mm < 0.254mm) Between Text "R5" (115.55mm,47.375mm) on Top Overlay And Pad FU7-2(115.75mm,45.775mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.144mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.222mm < 0.254mm) Between Text "R8" (117.125mm,47.375mm) on Top Overlay And Pad FU7-2(115.75mm,45.775mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.222mm]
Rule Violations :882

Processing Rule : Silk to Silk (Clearance=0.05mm) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (0.046mm < 0.05mm) Between Text "COUNTER" (97mm,121.85mm) on Top Overlay And Track (97.2mm,120.775mm)(97.2mm,123.325mm) on Top Overlay Silk Text to Silk Clearance [0.046mm]
   Violation between Silk To Silk Clearance Constraint: (0.04mm < 0.05mm) Between Text "+12V" (75.8mm,103.8mm) on Top Overlay And Track (71.05mm,104.875mm)(78.75mm,104.875mm) on Top Overlay Silk Text to Silk Clearance [0.04mm]
   Violation between Silk To Silk Clearance Constraint: (0.04mm < 0.05mm) Between Text "+5V" (71.95mm,103.8mm) on Top Overlay And Track (71.05mm,104.875mm)(78.75mm,104.875mm) on Top Overlay Silk Text to Silk Clearance [0.04mm]
   Violation between Silk To Silk Clearance Constraint: (0.04mm < 0.05mm) Between Text "VIN" (86.25mm,103.8mm) on Top Overlay And Track (80.85mm,104.875mm)(88.55mm,104.875mm) on Top Overlay Silk Text to Silk Clearance [0.04mm]
   Violation between Silk To Silk Clearance Constraint: (0.04mm < 0.05mm) Between Text "+5V" (81mm,103.8mm) on Top Overlay And Track (80.85mm,104.875mm)(88.55mm,104.875mm) on Top Overlay Silk Text to Silk Clearance [0.04mm]
   Violation between Silk To Silk Clearance Constraint: (0.04mm < 0.05mm) Between Text "+5V" (91mm,103.8mm) on Top Overlay And Track (90.85mm,104.875mm)(98.55mm,104.875mm) on Top Overlay Silk Text to Silk Clearance [0.04mm]
   Violation between Silk To Silk Clearance Constraint: (0.04mm < 0.05mm) Between Text "VIN" (96.4mm,103.8mm) on Top Overlay And Track (90.85mm,104.875mm)(98.55mm,104.875mm) on Top Overlay Silk Text to Silk Clearance [0.04mm]
   Violation between Silk To Silk Clearance Constraint: (0.013mm < 0.05mm) Between Text "R41" (80.275mm,57.85mm) on Top Overlay And Track (78.375mm,59.65mm)(80.575mm,59.65mm) on Top Overlay Silk Text to Silk Clearance [0.013mm]
Rule Violations :8

Processing Rule : Net Antennae (Tolerance=0mm) (All)
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=0.2mm) (InComponent('DA3') OR InComponent('DA5') OR InComponent('DA2') OR InComponent('DD1') OR InNet('NetC7_2')),(All)
Rule Violations :0


Violations Detected : 912
Time Elapsed        : 00:00:12