--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 1 -n 3
-fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf K7.ucf

Design file:              Top.ncd
Physical constraint file: Top.pcf
Device,package,speed:     xc7k160t,ffg676,C,-1 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
clr         |    2.893(R)|      SLOW  |   -0.949(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
AN<0>       |        12.723(R)|      SLOW  |         4.808(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
AN<1>       |        12.822(R)|      SLOW  |         4.836(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
AN<2>       |        12.597(R)|      SLOW  |         4.792(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
AN<3>       |        12.719(R)|      SLOW  |         4.840(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
LED_CLK     |        12.481(R)|      SLOW  |         4.451(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
LED_DO      |        10.474(R)|      SLOW  |         3.933(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
SEGCLK      |        12.349(R)|      SLOW  |         4.471(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
SEGDT       |        10.589(R)|      SLOW  |         3.982(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
SEGMENT<0>  |        15.314(R)|      SLOW  |         5.442(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
SEGMENT<1>  |        14.868(R)|      SLOW  |         5.336(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
SEGMENT<2>  |        15.061(R)|      SLOW  |         5.142(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
SEGMENT<3>  |        14.997(R)|      SLOW  |         5.363(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
SEGMENT<4>  |        14.230(R)|      SLOW  |         5.285(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
SEGMENT<5>  |        14.481(R)|      SLOW  |         5.303(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
SEGMENT<6>  |        14.104(R)|      SLOW  |         5.085(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.316|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
clk            |LED_CLK        |   10.101|
clk            |SEGCLK         |    9.407|
clr            |LED_CLR        |   12.450|
clr            |SEGCLR         |   12.273|
---------------+---------------+---------+


Analysis completed Sat Jan 16 16:50:45 2021 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 541 MB



