###############################################################
#  Generated by:      Cadence Innovus 21.14-s109_1
#  OS:                Linux x86_64(Host ID eecs2420p06.engin.umich.edu)
#  Generated on:      Sun Mar 26 16:31:37 2023
#  Design:            PE_POOL
#  Command:           report_timing -max_paths 1000 > ${REPORT_PATH}/full_setup_timing.rpt
###############################################################
Path 1: MET Setup Check with Pin clk_r_REG99_S2/CK 
Endpoint:   clk_r_REG99_S2/D  (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG446_S2/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.001
- Setup                         0.110
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.290
- Arrival Time                  1.239
= Slack Time                    0.052
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +---------------------------------------------------------------------------+ 
     |    Instance     |     Arc      |    Cell     | Delay | Arrival | Required | 
     |                 |              |             |       |  Time   |   Time   | 
     |-----------------+--------------+-------------+-------+---------+----------| 
     | clk_r_REG446_S2 | CK ^         |             |       |   0.014 |    0.066 | 
     | clk_r_REG446_S2 | CK ^ -> Q v  | DFFQX1TR    | 0.293 |   0.307 |    0.359 | 
     | U687            | B1 v -> Y v  | AO22X4TR    | 0.177 |   0.484 |    0.536 | 
     | U885            | B v -> Y ^   | XNOR2X1TR   | 0.143 |   0.627 |    0.679 | 
     | U886            | A ^ -> Y v   | CLKINVX2TR  | 0.053 |   0.681 |    0.733 | 
     | U887            | A1N v -> Y v | OAI2BB2X2TR | 0.099 |   0.780 |    0.832 | 
     | U897            | B v -> S v   | ADDHX1TR    | 0.084 |   0.864 |    0.916 | 
     | U126            | A v -> Y v   | OR2X4TR     | 0.099 |   0.963 |    1.015 | 
     | U891            | A1 v -> Y ^  | AOI21X2TR   | 0.099 |   1.063 |    1.115 | 
     | U892            | A ^ -> Y v   | INVX2TR     | 0.043 |   1.105 |    1.157 | 
     | U900            | A0 v -> Y ^  | AOI21X2TR   | 0.071 |   1.176 |    1.228 | 
     | U906            | A ^ -> Y ^   | XOR2X1TR    | 0.062 |   1.239 |    1.290 | 
     | clk_r_REG99_S2  | D ^          | DFFQX1TR    | 0.000 |   1.239 |    1.290 | 
     +---------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin clk_r_REG339_S1/CK 
Endpoint:   clk_r_REG339_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: reset             (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.004
- Setup                         0.105
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.299
- Arrival Time                  1.247
= Slack Time                    0.052
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.043
     = Beginpoint Arrival Time            0.143
     +---------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                               |             |            |       |  Time   |   Time   | 
     |-------------------------------+-------------+------------+-------+---------+----------| 
     |                               | reset ^     |            |       |   0.143 |    0.195 | 
     | PLACEDFE_OFC216_reset         | A ^ -> Y v  | INVX4TR    | 0.049 |   0.193 |    0.245 | 
     | PLACEDFE_OFC217_reset         | A v -> Y v  | CLKBUFX3TR | 0.211 |   0.403 |    0.456 | 
     | PLACEDFE_OFC222_reset         | A v -> Y ^  | CLKINVX2TR | 0.105 |   0.509 |    0.561 | 
     | PLACEDFE_OFC227_reset         | A ^ -> Y v  | CLKINVX4TR | 0.091 |   0.600 |    0.652 | 
     | PLACEDFE_OFC29_FE_DBTN3_reset | A v -> Y v  | BUFX4TR    | 0.128 |   0.728 |    0.780 | 
     | U100                          | B0 v -> Y ^ | OAI21X1TR  | 0.137 |   0.865 |    0.917 | 
     | PLACEDFE_OFC145_n935          | A ^ -> Y v  | INVX2TR    | 0.108 |   0.972 |    1.024 | 
     | PLACEDFE_OFC147_n935          | A v -> Y ^  | INVX2TR    | 0.151 |   1.123 |    1.175 | 
     | U1326                         | A0 ^ -> Y ^ | AO22X1TR   | 0.124 |   1.247 |    1.299 | 
     | clk_r_REG339_S1               | D ^         | DFFQX1TR   | 0.000 |   1.247 |    1.299 | 
     +---------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG110_
S2/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG110_S2/D (v) checked with 
leading edge of 'clk'
Beginpoint: clk_r_REG316_S2/Q                                  (v) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.001
- Setup                         0.082
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.320
- Arrival Time                  1.265
= Slack Time                    0.055
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +---------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                  |             |           |       |  Time   |   Time   | 
     |--------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG316_S2                                  | CK ^        |           |       |   0.014 |    0.069 | 
     | clk_r_REG316_S2                                  | CK ^ -> Q v | DFFQX1TR  | 0.307 |   0.321 |    0.376 | 
     | U696                                             | A1 v -> Y v | AO22X2TR  | 0.200 |   0.521 |    0.576 | 
     | U488                                             | B v -> Y ^  | XNOR2X1TR | 0.201 |   0.722 |    0.777 | 
     | U697                                             | A1 ^ -> Y v | OAI22X4TR | 0.081 |   0.804 |    0.858 | 
     | U980                                             | A v -> CO v | ADDFHX4TR | 0.187 |   0.991 |    1.045 | 
     | U47                                              | B v -> Y v  | XOR3X2TR  | 0.180 |   1.171 |    1.226 | 
     | U1108                                            | A v -> Y v  | OR2X4TR   | 0.094 |   1.265 |    1.320 | 
     | PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG110_S2 | D v         | DFFQX1TR  | 0.000 |   1.265 |    1.320 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG84_
S2/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG84_S2/D (^) checked with  
leading edge of 'clk'
Beginpoint: clk_r_REG340_S2/Q                                 (v) triggered by  
leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.002
- Setup                         0.068
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.334
- Arrival Time                  1.279
= Slack Time                    0.055
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.009
     = Beginpoint Arrival Time       0.009
     +--------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                 |             |           |       |  Time   |   Time   | 
     |-------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG340_S2                                 | CK ^        |           |       |   0.009 |    0.064 | 
     | clk_r_REG340_S2                                 | CK ^ -> Q v | DFFQX1TR  | 0.290 |   0.299 |    0.354 | 
     | U793                                            | B1 v -> Y v | AO22X4TR  | 0.175 |   0.475 |    0.530 | 
     | U794                                            | B v -> Y ^  | XNOR2X1TR | 0.208 |   0.683 |    0.738 | 
     | U796                                            | A1 ^ -> Y v | OAI22X2TR | 0.099 |   0.782 |    0.837 | 
     | U382                                            | CI v -> S ^ | ADDFHX4TR | 0.171 |   0.952 |    1.007 | 
     | U1076                                           | CI ^ -> S v | ADDFHX4TR | 0.132 |   1.084 |    1.139 | 
     | U582                                            | A v -> Y ^  | NAND2X1TR | 0.087 |   1.171 |    1.226 | 
     | U1079                                           | A0 ^ -> Y v | OAI21X2TR | 0.046 |   1.217 |    1.272 | 
     | U621                                            | B0 v -> Y ^ | AOI21X2TR | 0.062 |   1.279 |    1.334 | 
     | PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG84_S2 | D ^         | DFFHQX2TR | 0.000 |   1.279 |    1.334 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin clk_r_REG4_S3/CK 
Endpoint:   clk_r_REG4_S3/D  (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG45_S3/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.005
- Setup                         0.115
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.290
- Arrival Time                  1.235
= Slack Time                    0.055
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.005
     = Beginpoint Arrival Time       0.005
     +---------------------------------------------------------------------------+ 
     |    Instance    |      Arc      |    Cell     | Delay | Arrival | Required | 
     |                |               |             |       |  Time   |   Time   | 
     |----------------+---------------+-------------+-------+---------+----------| 
     | clk_r_REG45_S3 | CK ^          |             |       |   0.005 |    0.060 | 
     | clk_r_REG45_S3 | CK ^ -> Q v   | DFFQX1TR    | 0.294 |   0.299 |    0.355 | 
     | U363           | B v -> Y ^    | NAND2X1TR   | 0.122 |   0.421 |    0.476 | 
     | U1137          | CIN ^ -> CO v | AFHCINX2TR  | 0.083 |   0.503 |    0.559 | 
     | U834           | A1 v -> Y ^   | AOI21X1TR   | 0.154 |   0.658 |    0.713 | 
     | U837           | A0 ^ -> Y v   | OAI21X1TR   | 0.075 |   0.732 |    0.788 | 
     | U840           | A0 v -> Y ^   | AOI21X1TR   | 0.130 |   0.863 |    0.918 | 
     | U1090          | A0 ^ -> Y v   | OAI21X1TR   | 0.054 |   0.917 |    0.972 | 
     | U368           | A v -> Y ^    | XNOR2X1TR   | 0.064 |   0.981 |    1.036 | 
     | U367           | A ^ -> Y ^    | AND2X2TR    | 0.095 |   1.076 |    1.131 | 
     | U1093          | A ^ -> Y v    | NAND2X1TR   | 0.031 |   1.107 |    1.162 | 
     | U601           | B0 v -> Y ^   | OAI2BB2XLTR | 0.128 |   1.235 |    1.290 | 
     | clk_r_REG4_S3  | D ^           | DFFQX1TR    | 0.000 |   1.235 |    1.290 | 
     +---------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin clk_r_REG1_S1/CK 
Endpoint:   clk_r_REG1_S1/D                                    (v) checked with 
leading edge of 'clk'
Beginpoint: PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG126_S2/Q (v) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.001
- Setup                         0.069
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.332
- Arrival Time                  1.277
= Slack Time                    0.055
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.002
     = Beginpoint Arrival Time       0.002
     +---------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                  |             |           |       |  Time   |   Time   | 
     |--------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG126_S2 | CK ^        |           |       |   0.002 |    0.057 | 
     | PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG126_S2 | CK ^ -> Q v | DFFQX1TR  | 0.304 |   0.306 |    0.362 | 
     | U1041                                            | B v -> Y v  | OR2X2TR   | 0.127 |   0.433 |    0.489 | 
     | U1043                                            | A1 v -> Y ^ | OAI21X2TR | 0.101 |   0.534 |    0.589 | 
     | U1044                                            | A ^ -> Y ^  | XNOR2X4TR | 0.080 |   0.614 |    0.670 | 
     | U1045                                            | AN ^ -> Y ^ | NOR2BX2TR | 0.091 |   0.705 |    0.760 | 
     | U1046                                            | AN ^ -> Y ^ | NOR2BX2TR | 0.096 |   0.801 |    0.857 | 
     | U1055                                            | A ^ -> Y v  | XOR3X2TR  | 0.239 |   1.040 |    1.095 | 
     | U1056                                            | C v -> Y ^  | XOR3X2TR  | 0.149 |   1.189 |    1.244 | 
     | U1062                                            | A ^ -> Y ^  | OR2X4TR   | 0.063 |   1.252 |    1.307 | 
     | U1063                                            | A ^ -> Y v  | NAND2X2TR | 0.025 |   1.277 |    1.332 | 
     | clk_r_REG1_S1                                    | D v         | DFFHQX4TR | 0.000 |   1.277 |    1.332 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin clk_r_REG36_S1/CK 
Endpoint:   clk_r_REG36_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: reset            (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.004
- Setup                         0.112
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.292
- Arrival Time                  1.236
= Slack Time                    0.056
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.019
     = Beginpoint Arrival Time            0.119
     +-------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+---------+----------| 
     |                       | reset v     |            |       |   0.119 |    0.176 | 
     | PLACEDFE_OFC216_reset | A v -> Y ^  | INVX4TR    | 0.070 |   0.190 |    0.246 | 
     | PLACEDFE_OFC220_reset | A ^ -> Y v  | INVX4TR    | 0.069 |   0.258 |    0.315 | 
     | PLACEDFE_OFC225_reset | A v -> Y ^  | CLKINVX2TR | 0.129 |   0.388 |    0.444 | 
     | PLACEDFE_OFC229_reset | A ^ -> Y v  | CLKINVX2TR | 0.123 |   0.511 |    0.567 | 
     | U358                  | B v -> Y ^  | NOR2BX1TR  | 0.186 |   0.697 |    0.753 | 
     | U823                  | A ^ -> S ^  | ADDHX1TR   | 0.105 |   0.801 |    0.858 | 
     | U1003                 | CI ^ -> S v | ADDFX2TR   | 0.155 |   0.956 |    1.013 | 
     | U529                  | A v -> Y ^  | NOR2X1TR   | 0.118 |   1.075 |    1.131 | 
     | U1006                 | A ^ -> Y v  | CLKINVX2TR | 0.045 |   1.119 |    1.176 | 
     | U1007                 | A v -> Y ^  | NAND2X1TR  | 0.055 |   1.174 |    1.231 | 
     | U356                  | A ^ -> Y ^  | XOR2X1TR   | 0.062 |   1.236 |    1.292 | 
     | clk_r_REG36_S1        | D ^         | DFFQX1TR   | 0.000 |   1.236 |    1.292 | 
     +-------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin clk_r_REG349_S1/CK 
Endpoint:   clk_r_REG349_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__2_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.012
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.324
- Arrival Time                  1.268
= Slack Time                    0.057
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.036
     = Beginpoint Arrival Time            0.136
     +------------------------------------------------------------------------------------+ 
     |    Instance     |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                 |                         |           |       |  Time   |   Time   | 
     |-----------------+-------------------------+-----------+-------+---------+----------| 
     |                 | pe_in_pk_wrb_addr__2_ v |           |       |   0.136 |    0.193 | 
     | U174            | A v -> Y ^              | INVX2TR   | 0.097 |   0.233 |    0.290 | 
     | U1145           | C ^ -> Y v              | NAND3X1TR | 0.063 |   0.297 |    0.353 | 
     | U1146           | A v -> Y ^              | NAND2X2TR | 0.092 |   0.389 |    0.446 | 
     | U137            | B ^ -> Y v              | NAND2X2TR | 0.109 |   0.498 |    0.555 | 
     | U416            | A1 v -> Y ^             | OAI21X1TR | 0.414 |   0.912 |    0.969 | 
     | U536            | A ^ -> Y v              | INVX2TR   | 0.132 |   1.045 |    1.101 | 
     | U569            | B0 v -> Y v             | AO22X1TR  | 0.223 |   1.268 |    1.324 | 
     | clk_r_REG349_S1 | D v                     | DFFQX1TR  | 0.000 |   1.268 |    1.324 | 
     +------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin clk_r_REG11_S1/CK 
Endpoint:   clk_r_REG11_S1/D                                   (v) checked with 
leading edge of 'clk'
Beginpoint: PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG124_S2/Q (v) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.003
- Setup                         0.085
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.318
- Arrival Time                  1.261
= Slack Time                    0.058
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.002
     = Beginpoint Arrival Time       0.002
     +---------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                  |             |           |       |  Time   |   Time   | 
     |--------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG124_S2 | CK ^        |           |       |   0.002 |    0.059 | 
     | PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG124_S2 | CK ^ -> Q v | DFFQX1TR  | 0.305 |   0.307 |    0.364 | 
     | U159                                             | B v -> Y ^  | NAND2X1TR | 0.070 |   0.376 |    0.434 | 
     | U147                                             | B ^ -> Y ^  | XOR2X1TR  | 0.160 |   0.536 |    0.594 | 
     | U927                                             | AN ^ -> Y ^ | NOR2BX1TR | 0.115 |   0.651 |    0.709 | 
     | U928                                             | AN ^ -> Y ^ | NOR2BX1TR | 0.156 |   0.808 |    0.866 | 
     | U1060                                            | CI ^ -> S v | ADDFHX2TR | 0.185 |   0.993 |    1.051 | 
     | U1132                                            | B v -> CO v | ADDFHX2TR | 0.154 |   1.147 |    1.205 | 
     | U1133                                            | B v -> Y v  | OR2X2TR   | 0.114 |   1.261 |    1.318 | 
     | clk_r_REG11_S1                                   | D v         | DFFQX1TR  | 0.000 |   1.261 |    1.318 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG108_
S2/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG108_S2/D (^) checked with 
leading edge of 'clk'
Beginpoint: clk_r_REG446_S2/Q                                  (v) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.001
- Setup                         0.104
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.298
- Arrival Time                  1.240
= Slack Time                    0.058
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +-----------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |    Cell    | Delay | Arrival | Required | 
     |                                                  |              |            |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+------------+-------+---------+----------| 
     | clk_r_REG446_S2                                  | CK ^         |            |       |   0.014 |    0.072 | 
     | clk_r_REG446_S2                                  | CK ^ -> Q v  | DFFQX1TR   | 0.293 |   0.307 |    0.365 | 
     | U687                                             | B1 v -> Y v  | AO22X4TR   | 0.177 |   0.484 |    0.542 | 
     | U689                                             | B v -> Y v   | XNOR2X1TR  | 0.130 |   0.614 |    0.672 | 
     | U706                                             | B0 v -> Y ^  | OAI22X1TR  | 0.208 |   0.822 |    0.880 | 
     | U862                                             | A ^ -> CO ^  | CMPR22X2TR | 0.111 |   0.934 |    0.991 | 
     | U714                                             | CI ^ -> S v  | ADDFHX4TR  | 0.138 |   1.072 |    1.130 | 
     | U1000                                            | CI v -> CO v | ADDFHX4TR  | 0.104 |   1.176 |    1.234 | 
     | U715                                             | B v -> Y ^   | NOR2X1TR   | 0.064 |   1.240 |    1.298 | 
     | PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG108_S2 | D ^          | DFFQX1TR   | 0.000 |   1.240 |    1.298 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin clk_r_REG481_S1/CK 
Endpoint:   clk_r_REG481_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__2_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.012
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.325
- Arrival Time                  1.266
= Slack Time                    0.059
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.036
     = Beginpoint Arrival Time            0.136
     +------------------------------------------------------------------------------------+ 
     |    Instance     |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                 |                         |           |       |  Time   |   Time   | 
     |-----------------+-------------------------+-----------+-------+---------+----------| 
     |                 | pe_in_pk_wrb_addr__2_ v |           |       |   0.136 |    0.195 | 
     | U174            | A v -> Y ^              | INVX2TR   | 0.097 |   0.233 |    0.292 | 
     | U1145           | C ^ -> Y v              | NAND3X1TR | 0.063 |   0.297 |    0.355 | 
     | U1146           | A v -> Y ^              | NAND2X2TR | 0.092 |   0.389 |    0.448 | 
     | U137            | B ^ -> Y v              | NAND2X2TR | 0.109 |   0.498 |    0.557 | 
     | U416            | A1 v -> Y ^             | OAI21X1TR | 0.414 |   0.912 |    0.971 | 
     | U536            | A ^ -> Y v              | INVX2TR   | 0.132 |   1.045 |    1.103 | 
     | U575            | B0 v -> Y v             | AO22X1TR  | 0.221 |   1.266 |    1.325 | 
     | clk_r_REG481_S1 | D v                     | DFFQX1TR  | 0.000 |   1.266 |    1.325 | 
     +------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG127_
S2/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG127_S2/D (^) checked with 
leading edge of 'clk'
Beginpoint: clk_r_REG112_S1/Q                                  (v) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.001
- Setup                         0.102
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.299
- Arrival Time                  1.240
= Slack Time                    0.059
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                  |             |           |       |  Time   |   Time   | 
     |--------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG112_S1                                  | CK ^        |           |       |   0.000 |    0.059 | 
     | clk_r_REG112_S1                                  | CK ^ -> Q v | DFFQX4TR  | 0.317 |   0.317 |    0.376 | 
     | U178                                             | A0 v -> Y v | AO22X4TR  | 0.129 |   0.446 |    0.505 | 
     | U142                                             | B v -> Y ^  | XNOR2X1TR | 0.182 |   0.628 |    0.687 | 
     | U394                                             | B1 ^ -> Y v | OAI22X1TR | 0.115 |   0.744 |    0.802 | 
     | U393                                             | B v -> Y v  | OR2X2TR   | 0.156 |   0.900 |    0.958 | 
     | U973                                             | A v -> CO v | ADDFHX4TR | 0.176 |   1.075 |    1.134 | 
     | U646                                             | B v -> Y v  | OR2X2TR   | 0.119 |   1.194 |    1.253 | 
     | U777                                             | A v -> Y ^  | NAND2X2TR | 0.046 |   1.240 |    1.299 | 
     | PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG127_S2 | D ^         | DFFQX1TR  | 0.000 |   1.240 |    1.299 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin clk_r_REG173_S1/CK 
Endpoint:   clk_r_REG173_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__2_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.012
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.325
- Arrival Time                  1.266
= Slack Time                    0.059
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.036
     = Beginpoint Arrival Time            0.136
     +------------------------------------------------------------------------------------+ 
     |    Instance     |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                 |                         |           |       |  Time   |   Time   | 
     |-----------------+-------------------------+-----------+-------+---------+----------| 
     |                 | pe_in_pk_wrb_addr__2_ v |           |       |   0.136 |    0.195 | 
     | U174            | A v -> Y ^              | INVX2TR   | 0.097 |   0.233 |    0.292 | 
     | U1145           | C ^ -> Y v              | NAND3X1TR | 0.063 |   0.297 |    0.355 | 
     | U1146           | A v -> Y ^              | NAND2X2TR | 0.092 |   0.389 |    0.448 | 
     | U137            | B ^ -> Y v              | NAND2X2TR | 0.109 |   0.498 |    0.557 | 
     | U416            | A1 v -> Y ^             | OAI21X1TR | 0.414 |   0.912 |    0.971 | 
     | U536            | A ^ -> Y v              | INVX2TR   | 0.132 |   1.045 |    1.104 | 
     | U1186           | B0 v -> Y v             | AO22X1TR  | 0.221 |   1.266 |    1.325 | 
     | clk_r_REG173_S1 | D v                     | DFFQX1TR  | 0.000 |   1.266 |    1.325 | 
     +------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin clk_r_REG427_S1/CK 
Endpoint:   clk_r_REG427_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: reset             (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.009
- Setup                         0.103
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.306
- Arrival Time                  1.247
= Slack Time                    0.059
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.043
     = Beginpoint Arrival Time            0.143
     +---------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                               |             |            |       |  Time   |   Time   | 
     |-------------------------------+-------------+------------+-------+---------+----------| 
     |                               | reset ^     |            |       |   0.143 |    0.202 | 
     | PLACEDFE_OFC216_reset         | A ^ -> Y v  | INVX4TR    | 0.049 |   0.193 |    0.252 | 
     | PLACEDFE_OFC217_reset         | A v -> Y v  | CLKBUFX3TR | 0.211 |   0.403 |    0.462 | 
     | PLACEDFE_OFC222_reset         | A v -> Y ^  | CLKINVX2TR | 0.105 |   0.509 |    0.568 | 
     | PLACEDFE_OFC227_reset         | A ^ -> Y v  | CLKINVX4TR | 0.091 |   0.600 |    0.659 | 
     | PLACEDFE_OFC29_FE_DBTN3_reset | A v -> Y v  | BUFX4TR    | 0.128 |   0.728 |    0.787 | 
     | U100                          | B0 v -> Y ^ | OAI21X1TR  | 0.137 |   0.865 |    0.924 | 
     | PLACEDFE_OFC145_n935          | A ^ -> Y v  | INVX2TR    | 0.108 |   0.972 |    1.031 | 
     | PLACEDFE_OFC147_n935          | A v -> Y ^  | INVX2TR    | 0.151 |   1.123 |    1.182 | 
     | U1388                         | A0 ^ -> Y ^ | AO22X1TR   | 0.124 |   1.247 |    1.306 | 
     | clk_r_REG427_S1               | D ^         | DFFQX1TR   | 0.000 |   1.247 |    1.306 | 
     +---------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG104_
S2/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG104_S2/D (^) checked with 
leading edge of 'clk'
Beginpoint: PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG151_S1/Q (v) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.001
- Setup                         0.103
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.299
- Arrival Time                  1.238
= Slack Time                    0.061
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.002
     = Beginpoint Arrival Time       0.002
     +-----------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |    Cell    | Delay | Arrival | Required | 
     |                                                  |              |            |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+------------+-------+---------+----------| 
     | PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG151_S1 | CK ^         |            |       |   0.002 |    0.063 | 
     | PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG151_S1 | CK ^ -> Q v  | DFFQX1TR   | 0.285 |   0.288 |    0.349 | 
     | U701                                             | A v -> Y ^   | INVX2TR    | 0.208 |   0.496 |    0.557 | 
     | U702                                             | B ^ -> Y v   | NAND2X4TR  | 0.106 |   0.603 |    0.664 | 
     | U864                                             | A0 v -> Y ^  | OAI22X2TR  | 0.087 |   0.689 |    0.750 | 
     | U874                                             | B ^ -> S v   | CMPR32X2TR | 0.299 |   0.989 |    1.050 | 
     | U434                                             | CI v -> CO v | ADDFHX2TR  | 0.137 |   1.125 |    1.186 | 
     | U433                                             | A v -> Y ^   | INVX2TR    | 0.036 |   1.162 |    1.223 | 
     | U583                                             | AN ^ -> Y ^  | NAND2BX1TR | 0.076 |   1.238 |    1.299 | 
     | PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG104_S2 | D ^          | DFFQX1TR   | 0.000 |   1.238 |    1.299 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin clk_r_REG393_S1/CK 
Endpoint:   clk_r_REG393_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__2_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.012
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.325
- Arrival Time                  1.263
= Slack Time                    0.062
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.036
     = Beginpoint Arrival Time            0.136
     +------------------------------------------------------------------------------------+ 
     |    Instance     |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                 |                         |           |       |  Time   |   Time   | 
     |-----------------+-------------------------+-----------+-------+---------+----------| 
     |                 | pe_in_pk_wrb_addr__2_ v |           |       |   0.136 |    0.198 | 
     | U174            | A v -> Y ^              | INVX2TR   | 0.097 |   0.233 |    0.295 | 
     | U1145           | C ^ -> Y v              | NAND3X1TR | 0.063 |   0.297 |    0.358 | 
     | U1146           | A v -> Y ^              | NAND2X2TR | 0.092 |   0.389 |    0.451 | 
     | U137            | B ^ -> Y v              | NAND2X2TR | 0.109 |   0.498 |    0.560 | 
     | U416            | A1 v -> Y ^             | OAI21X1TR | 0.414 |   0.912 |    0.974 | 
     | U536            | A ^ -> Y v              | INVX2TR   | 0.132 |   1.045 |    1.106 | 
     | U571            | B0 v -> Y v             | AO22X1TR  | 0.219 |   1.263 |    1.325 | 
     | clk_r_REG393_S1 | D v                     | DFFQX1TR  | 0.000 |   1.263 |    1.325 | 
     +------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin clk_r_REG437_S1/CK 
Endpoint:   clk_r_REG437_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__2_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.012
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.325
- Arrival Time                  1.263
= Slack Time                    0.062
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.036
     = Beginpoint Arrival Time            0.136
     +------------------------------------------------------------------------------------+ 
     |    Instance     |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                 |                         |           |       |  Time   |   Time   | 
     |-----------------+-------------------------+-----------+-------+---------+----------| 
     |                 | pe_in_pk_wrb_addr__2_ v |           |       |   0.136 |    0.199 | 
     | U174            | A v -> Y ^              | INVX2TR   | 0.097 |   0.233 |    0.295 | 
     | U1145           | C ^ -> Y v              | NAND3X1TR | 0.063 |   0.297 |    0.359 | 
     | U1146           | A v -> Y ^              | NAND2X2TR | 0.092 |   0.389 |    0.451 | 
     | U137            | B ^ -> Y v              | NAND2X2TR | 0.109 |   0.498 |    0.560 | 
     | U416            | A1 v -> Y ^             | OAI21X1TR | 0.414 |   0.912 |    0.975 | 
     | U536            | A ^ -> Y v              | INVX2TR   | 0.132 |   1.045 |    1.107 | 
     | U573            | B0 v -> Y v             | AO22X1TR  | 0.218 |   1.263 |    1.325 | 
     | clk_r_REG437_S1 | D v                     | DFFQX1TR  | 0.000 |   1.263 |    1.325 | 
     +------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin clk_r_REG86_S2/CK 
Endpoint:   clk_r_REG86_S2/D  (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG384_S2/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.002
- Setup                         0.113
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.289
- Arrival Time                  1.227
= Slack Time                    0.062
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.010
     = Beginpoint Arrival Time       0.010
     +------------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                 |             |           |       |  Time   |   Time   | 
     |-----------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG384_S2 | CK ^        |           |       |   0.010 |    0.072 | 
     | clk_r_REG384_S2 | CK ^ -> Q v | DFFQX1TR  | 0.286 |   0.296 |    0.359 | 
     | U781            | B1 v -> Y v | AO22X4TR  | 0.167 |   0.464 |    0.526 | 
     | U383            | A v -> Y v  | XNOR2X1TR | 0.132 |   0.596 |    0.658 | 
     | U964            | B1 v -> Y ^ | OAI22X1TR | 0.147 |   0.743 |    0.805 | 
     | U471            | CI ^ -> S v | ADDFHX1TR | 0.213 |   0.956 |    1.018 | 
     | U305            | A v -> Y v  | OR2X4TR   | 0.098 |   1.054 |    1.116 | 
     | U967            | A1 v -> Y ^ | AOI21X1TR | 0.093 |   1.147 |    1.209 | 
     | U970            | A ^ -> Y ^  | XOR2X1TR  | 0.080 |   1.227 |    1.289 | 
     | clk_r_REG86_S2  | D ^         | DFFQX1TR  | 0.000 |   1.227 |    1.289 | 
     +------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin clk_r_REG523_S1/CK 
Endpoint:   clk_r_REG523_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: reset             (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.009
- Setup                         0.102
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.307
- Arrival Time                  1.244
= Slack Time                    0.063
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.043
     = Beginpoint Arrival Time            0.143
     +---------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                               |             |            |       |  Time   |   Time   | 
     |-------------------------------+-------------+------------+-------+---------+----------| 
     |                               | reset ^     |            |       |   0.143 |    0.206 | 
     | PLACEDFE_OFC216_reset         | A ^ -> Y v  | INVX4TR    | 0.049 |   0.193 |    0.255 | 
     | PLACEDFE_OFC217_reset         | A v -> Y v  | CLKBUFX3TR | 0.211 |   0.403 |    0.466 | 
     | PLACEDFE_OFC222_reset         | A v -> Y ^  | CLKINVX2TR | 0.105 |   0.509 |    0.572 | 
     | PLACEDFE_OFC227_reset         | A ^ -> Y v  | CLKINVX4TR | 0.091 |   0.600 |    0.663 | 
     | PLACEDFE_OFC29_FE_DBTN3_reset | A v -> Y v  | BUFX4TR    | 0.128 |   0.728 |    0.790 | 
     | U100                          | B0 v -> Y ^ | OAI21X1TR  | 0.137 |   0.865 |    0.927 | 
     | PLACEDFE_OFC145_n935          | A ^ -> Y v  | INVX2TR    | 0.108 |   0.972 |    1.035 | 
     | PLACEDFE_OFC147_n935          | A v -> Y ^  | INVX2TR    | 0.151 |   1.123 |    1.186 | 
     | U1432                         | A0 ^ -> Y ^ | AO22X1TR   | 0.122 |   1.244 |    1.307 | 
     | clk_r_REG523_S1               | D ^         | DFFQX1TR   | 0.000 |   1.244 |    1.307 | 
     +---------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin clk_r_REG217_S1/CK 
Endpoint:   clk_r_REG217_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__2_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.012
- Setup                         0.086
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.326
- Arrival Time                  1.263
= Slack Time                    0.063
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.036
     = Beginpoint Arrival Time            0.136
     +------------------------------------------------------------------------------------+ 
     |    Instance     |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                 |                         |           |       |  Time   |   Time   | 
     |-----------------+-------------------------+-----------+-------+---------+----------| 
     |                 | pe_in_pk_wrb_addr__2_ v |           |       |   0.136 |    0.199 | 
     | U174            | A v -> Y ^              | INVX2TR   | 0.097 |   0.233 |    0.296 | 
     | U1145           | C ^ -> Y v              | NAND3X1TR | 0.063 |   0.297 |    0.360 | 
     | U1146           | A v -> Y ^              | NAND2X2TR | 0.092 |   0.389 |    0.452 | 
     | U137            | B ^ -> Y v              | NAND2X2TR | 0.109 |   0.498 |    0.561 | 
     | U416            | A1 v -> Y ^             | OAI21X1TR | 0.414 |   0.912 |    0.975 | 
     | U536            | A ^ -> Y v              | INVX2TR   | 0.132 |   1.045 |    1.108 | 
     | U16             | B0 v -> Y v             | AO22X1TR  | 0.218 |   1.263 |    1.326 | 
     | clk_r_REG217_S1 | D v                     | DFFQX1TR  | 0.000 |   1.263 |    1.326 | 
     +------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin clk_r_REG112_S1/CK 
Endpoint:   clk_r_REG112_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_rdb_addr__2_ (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.000
- Setup                         0.084
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.316
- Arrival Time                  1.253
= Slack Time                    0.063
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.052
     = Beginpoint Arrival Time            0.152
     +-----------------------------------------------------------------------------------------------------------+ 
     |               Instance                |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                                       |                         |            |       |  Time   |   Time   | 
     |---------------------------------------+-------------------------+------------+-------+---------+----------| 
     |                                       | pe_in_pk_rdb_addr__2_ ^ |            |       |   0.152 |    0.215 | 
     | PLACEDFE_OCPC232_pe_in_pk_rdb_addr__2 | A ^ -> Y ^              | CLKBUFX2TR | 0.118 |   0.271 |    0.334 | 
     | U649                                  | B ^ -> Y v              | NOR3X1TR   | 0.045 |   0.315 |    0.378 | 
     | PLACEDFE_OFC165_n153                  | A v -> Y v              | CLKBUFX2TR | 0.288 |   0.604 |    0.667 | 
     | PLACEDFE_OFC166_n153                  | A v -> Y v              | CLKBUFX2TR | 0.296 |   0.900 |    0.963 | 
     | U1467                                 | A0 v -> Y ^             | AOI22X1TR  | 0.152 |   1.051 |    1.114 | 
     | U1471                                 | A ^ -> Y v              | NAND4X1TR  | 0.088 |   1.139 |    1.203 | 
     | U1472                                 | B v -> Y v              | AND2X2TR   | 0.113 |   1.252 |    1.316 | 
     | clk_r_REG112_S1                       | D v                     | DFFQX4TR   | 0.000 |   1.253 |    1.316 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin clk_r_REG261_S1/CK 
Endpoint:   clk_r_REG261_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__2_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.012
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.326
- Arrival Time                  1.262
= Slack Time                    0.063
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.036
     = Beginpoint Arrival Time            0.136
     +------------------------------------------------------------------------------------+ 
     |    Instance     |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                 |                         |           |       |  Time   |   Time   | 
     |-----------------+-------------------------+-----------+-------+---------+----------| 
     |                 | pe_in_pk_wrb_addr__2_ v |           |       |   0.136 |    0.200 | 
     | U174            | A v -> Y ^              | INVX2TR   | 0.097 |   0.233 |    0.297 | 
     | U1145           | C ^ -> Y v              | NAND3X1TR | 0.063 |   0.297 |    0.360 | 
     | U1146           | A v -> Y ^              | NAND2X2TR | 0.092 |   0.389 |    0.452 | 
     | U137            | B ^ -> Y v              | NAND2X2TR | 0.109 |   0.498 |    0.561 | 
     | U416            | A1 v -> Y ^             | OAI21X1TR | 0.414 |   0.912 |    0.976 | 
     | U536            | A ^ -> Y v              | INVX2TR   | 0.132 |   1.045 |    1.108 | 
     | U214            | B0 v -> Y v             | AO22X1TR  | 0.217 |   1.262 |    1.326 | 
     | clk_r_REG261_S1 | D v                     | DFFQX1TR  | 0.000 |   1.262 |    1.326 | 
     +------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin clk_r_REG305_S1/CK 
Endpoint:   clk_r_REG305_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__2_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.012
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.325
- Arrival Time                  1.262
= Slack Time                    0.064
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.036
     = Beginpoint Arrival Time            0.136
     +------------------------------------------------------------------------------------+ 
     |    Instance     |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                 |                         |           |       |  Time   |   Time   | 
     |-----------------+-------------------------+-----------+-------+---------+----------| 
     |                 | pe_in_pk_wrb_addr__2_ v |           |       |   0.136 |    0.200 | 
     | U174            | A v -> Y ^              | INVX2TR   | 0.097 |   0.233 |    0.297 | 
     | U1145           | C ^ -> Y v              | NAND3X1TR | 0.063 |   0.297 |    0.360 | 
     | U1146           | A v -> Y ^              | NAND2X2TR | 0.092 |   0.389 |    0.453 | 
     | U137            | B ^ -> Y v              | NAND2X2TR | 0.109 |   0.498 |    0.562 | 
     | U416            | A1 v -> Y ^             | OAI21X1TR | 0.414 |   0.912 |    0.976 | 
     | U536            | A ^ -> Y v              | INVX2TR   | 0.132 |   1.045 |    1.108 | 
     | U15             | B0 v -> Y v             | AO22X1TR  | 0.217 |   1.262 |    1.325 | 
     | clk_r_REG305_S1 | D v                     | DFFQX1TR  | 0.000 |   1.262 |    1.325 | 
     +------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG107_
S2/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG107_S2/D (^) checked with 
leading edge of 'clk'
Beginpoint: clk_r_REG446_S2/Q                                  (v) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.001
- Setup                         0.102
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.299
- Arrival Time                  1.235
= Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +----------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                  |             |            |       |  Time   |   Time   | 
     |--------------------------------------------------+-------------+------------+-------+---------+----------| 
     | clk_r_REG446_S2                                  | CK ^        |            |       |   0.014 |    0.078 | 
     | clk_r_REG446_S2                                  | CK ^ -> Q v | DFFQX1TR   | 0.293 |   0.307 |    0.371 | 
     | U687                                             | B1 v -> Y v | AO22X4TR   | 0.177 |   0.484 |    0.548 | 
     | U689                                             | B v -> Y v  | XNOR2X1TR  | 0.130 |   0.614 |    0.679 | 
     | U706                                             | B0 v -> Y ^ | OAI22X1TR  | 0.208 |   0.822 |    0.886 | 
     | U862                                             | A ^ -> CO ^ | CMPR22X2TR | 0.111 |   0.934 |    0.998 | 
     | U714                                             | CI ^ -> S v | ADDFHX4TR  | 0.138 |   1.072 |    1.136 | 
     | U1000                                            | CI v -> S v | ADDFHX4TR  | 0.110 |   1.182 |    1.246 | 
     | U1102                                            | B v -> Y ^  | NAND2X1TR  | 0.053 |   1.235 |    1.299 | 
     | PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG107_S2 | D ^         | DFFQX1TR   | 0.000 |   1.235 |    1.299 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin clk_r_REG163_S1/CK 
Endpoint:   clk_r_REG163_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: reset             (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.010
- Setup                         0.102
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.308
- Arrival Time                  1.243
= Slack Time                    0.064
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.043
     = Beginpoint Arrival Time            0.143
     +---------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                               |             |            |       |  Time   |   Time   | 
     |-------------------------------+-------------+------------+-------+---------+----------| 
     |                               | reset ^     |            |       |   0.143 |    0.208 | 
     | PLACEDFE_OFC216_reset         | A ^ -> Y v  | INVX4TR    | 0.049 |   0.193 |    0.257 | 
     | PLACEDFE_OFC217_reset         | A v -> Y v  | CLKBUFX3TR | 0.211 |   0.403 |    0.468 | 
     | PLACEDFE_OFC222_reset         | A v -> Y ^  | CLKINVX2TR | 0.105 |   0.509 |    0.573 | 
     | PLACEDFE_OFC227_reset         | A ^ -> Y v  | CLKINVX4TR | 0.091 |   0.600 |    0.664 | 
     | PLACEDFE_OFC29_FE_DBTN3_reset | A v -> Y v  | BUFX4TR    | 0.128 |   0.728 |    0.792 | 
     | U100                          | B0 v -> Y ^ | OAI21X1TR  | 0.137 |   0.865 |    0.929 | 
     | PLACEDFE_OFC145_n935          | A ^ -> Y v  | INVX2TR    | 0.108 |   0.972 |    1.037 | 
     | PLACEDFE_OFC147_n935          | A v -> Y ^  | INVX2TR    | 0.151 |   1.123 |    1.187 | 
     | U1202                         | A0 ^ -> Y ^ | AO22X1TR   | 0.121 |   1.243 |    1.308 | 
     | clk_r_REG163_S1               | D ^         | DFFQX1TR   | 0.000 |   1.243 |    1.308 | 
     +---------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin clk_r_REG471_S1/CK 
Endpoint:   clk_r_REG471_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: reset             (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.010
- Setup                         0.102
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.308
- Arrival Time                  1.243
= Slack Time                    0.064
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.043
     = Beginpoint Arrival Time            0.143
     +---------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                               |             |            |       |  Time   |   Time   | 
     |-------------------------------+-------------+------------+-------+---------+----------| 
     |                               | reset ^     |            |       |   0.143 |    0.208 | 
     | PLACEDFE_OFC216_reset         | A ^ -> Y v  | INVX4TR    | 0.049 |   0.193 |    0.257 | 
     | PLACEDFE_OFC217_reset         | A v -> Y v  | CLKBUFX3TR | 0.211 |   0.403 |    0.468 | 
     | PLACEDFE_OFC222_reset         | A v -> Y ^  | CLKINVX2TR | 0.105 |   0.509 |    0.573 | 
     | PLACEDFE_OFC227_reset         | A ^ -> Y v  | CLKINVX4TR | 0.091 |   0.600 |    0.664 | 
     | PLACEDFE_OFC29_FE_DBTN3_reset | A v -> Y v  | BUFX4TR    | 0.128 |   0.728 |    0.792 | 
     | U100                          | B0 v -> Y ^ | OAI21X1TR  | 0.137 |   0.865 |    0.929 | 
     | PLACEDFE_OFC145_n935          | A ^ -> Y v  | INVX2TR    | 0.108 |   0.972 |    1.037 | 
     | PLACEDFE_OFC147_n935          | A v -> Y ^  | INVX2TR    | 0.151 |   1.123 |    1.187 | 
     | U1419                         | A0 ^ -> Y ^ | AO22X1TR   | 0.121 |   1.243 |    1.308 | 
     | clk_r_REG471_S1               | D ^         | DFFQX1TR   | 0.000 |   1.243 |    1.308 | 
     +---------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin clk_r_REG517_S1/CK 
Endpoint:   clk_r_REG517_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__2_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.012
- Setup                         0.086
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.326
- Arrival Time                  1.262
= Slack Time                    0.065
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.036
     = Beginpoint Arrival Time            0.136
     +------------------------------------------------------------------------------------+ 
     |    Instance     |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                 |                         |           |       |  Time   |   Time   | 
     |-----------------+-------------------------+-----------+-------+---------+----------| 
     |                 | pe_in_pk_wrb_addr__2_ v |           |       |   0.136 |    0.201 | 
     | U174            | A v -> Y ^              | INVX2TR   | 0.097 |   0.233 |    0.298 | 
     | U1145           | C ^ -> Y v              | NAND3X1TR | 0.063 |   0.297 |    0.361 | 
     | U1146           | A v -> Y ^              | NAND2X2TR | 0.092 |   0.389 |    0.454 | 
     | U137            | B ^ -> Y v              | NAND2X2TR | 0.109 |   0.498 |    0.563 | 
     | U416            | A1 v -> Y ^             | OAI21X1TR | 0.414 |   0.912 |    0.977 | 
     | U536            | A ^ -> Y v              | INVX2TR   | 0.132 |   1.045 |    1.109 | 
     | U217            | B0 v -> Y v             | AO22X1TR  | 0.217 |   1.262 |    1.326 | 
     | clk_r_REG517_S1 | D v                     | DFFQX1TR  | 0.000 |   1.262 |    1.326 | 
     +------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG111_
S2/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG111_S2/D (^) checked with 
leading edge of 'clk'
Beginpoint: clk_r_REG316_S2/Q                                  (v) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.001
- Setup                         0.103
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.299
- Arrival Time                  1.234
= Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +---------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                  |             |           |       |  Time   |   Time   | 
     |--------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG316_S2                                  | CK ^        |           |       |   0.014 |    0.079 | 
     | clk_r_REG316_S2                                  | CK ^ -> Q v | DFFQX1TR  | 0.307 |   0.321 |    0.386 | 
     | U696                                             | A1 v -> Y v | AO22X2TR  | 0.200 |   0.521 |    0.586 | 
     | U488                                             | B v -> Y ^  | XNOR2X1TR | 0.201 |   0.722 |    0.787 | 
     | U697                                             | A1 ^ -> Y v | OAI22X4TR | 0.081 |   0.804 |    0.868 | 
     | U980                                             | A v -> CO v | ADDFHX4TR | 0.187 |   0.991 |    1.056 | 
     | U47                                              | B v -> Y v  | XOR3X2TR  | 0.180 |   1.171 |    1.236 | 
     | U552                                             | A v -> Y ^  | NAND2X1TR | 0.063 |   1.234 |    1.298 | 
     | PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG111_S2 | D ^         | DFFQX1TR  | 0.000 |   1.234 |    1.299 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG109_
S2/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG109_S2/D (^) checked with 
leading edge of 'clk'
Beginpoint: clk_r_REG446_S2/Q                                  (v) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.001
- Setup                         0.103
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.298
- Arrival Time                  1.233
= Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +-----------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |    Cell    | Delay | Arrival | Required | 
     |                                                  |              |            |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+------------+-------+---------+----------| 
     | clk_r_REG446_S2                                  | CK ^         |            |       |   0.014 |    0.079 | 
     | clk_r_REG446_S2                                  | CK ^ -> Q v  | DFFQX1TR   | 0.293 |   0.307 |    0.372 | 
     | U687                                             | B1 v -> Y v  | AO22X4TR   | 0.177 |   0.484 |    0.549 | 
     | U689                                             | B v -> Y v   | XNOR2X1TR  | 0.130 |   0.614 |    0.679 | 
     | U706                                             | B0 v -> Y ^  | OAI22X1TR  | 0.208 |   0.822 |    0.887 | 
     | U862                                             | A ^ -> CO ^  | CMPR22X2TR | 0.111 |   0.934 |    0.998 | 
     | U714                                             | CI ^ -> S v  | ADDFHX4TR  | 0.138 |   1.072 |    1.137 | 
     | U1000                                            | CI v -> CO v | ADDFHX4TR  | 0.104 |   1.176 |    1.241 | 
     | U1107                                            | B v -> Y ^   | NAND2X1TR  | 0.057 |   1.233 |    1.298 | 
     | PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG109_S2 | D ^          | DFFQX1TR   | 0.000 |   1.233 |    1.298 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin clk_r_REG101_S2/CK 
Endpoint:   clk_r_REG101_S2/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG404_S2/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.009
- Setup                         0.102
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.307
- Arrival Time                  1.242
= Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +------------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                 |             |           |       |  Time   |   Time   | 
     |-----------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG404_S2 | CK ^        |           |       |   0.014 |    0.079 | 
     | clk_r_REG404_S2 | CK ^ -> Q v | DFFQX1TR  | 0.301 |   0.315 |    0.380 | 
     | U690            | A1 v -> Y v | AO22X2TR  | 0.186 |   0.501 |    0.566 | 
     | U493            | B v -> Y v  | XNOR2X1TR | 0.145 |   0.646 |    0.711 | 
     | U876            | B0 v -> Y ^ | OAI22X1TR | 0.159 |   0.805 |    0.870 | 
     | U475            | A ^ -> Y v  | INVX1TR   | 0.055 |   0.860 |    0.925 | 
     | U878            | A0 v -> Y ^ | OAI21X2TR | 0.118 |   0.978 |    1.043 | 
     | U1484           | B ^ -> Y ^  | XNOR2X1TR | 0.153 |   1.131 |    1.196 | 
     | U234            | A ^ -> Y ^  | AND2X2TR  | 0.111 |   1.242 |    1.307 | 
     | clk_r_REG101_S2 | D ^         | DFFQX1TR  | 0.000 |   1.242 |    1.307 | 
     +------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG106_
S2/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG106_S2/D (^) checked with 
leading edge of 'clk'
Beginpoint: clk_r_REG360_S2/Q                                  (v) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.001
- Setup                         0.101
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.301
- Arrival Time                  1.234
= Slack Time                    0.067
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +----------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                  |             |            |       |  Time   |   Time   | 
     |--------------------------------------------------+-------------+------------+-------+---------+----------| 
     | clk_r_REG360_S2                                  | CK ^        |            |       |   0.014 |    0.081 | 
     | clk_r_REG360_S2                                  | CK ^ -> Q v | DFFQX1TR   | 0.299 |   0.313 |    0.380 | 
     | U698                                             | A1 v -> Y v | AO22X2TR   | 0.200 |   0.513 |    0.580 | 
     | U865                                             | B v -> Y ^  | XNOR2X1TR  | 0.198 |   0.711 |    0.778 | 
     | U866                                             | A1 ^ -> Y v | OAI22X2TR  | 0.085 |   0.797 |    0.863 | 
     | U874                                             | C v -> CO v | CMPR32X2TR | 0.213 |   1.009 |    1.076 | 
     | U1001                                            | B v -> CO v | ADDFHX2TR  | 0.171 |   1.180 |    1.247 | 
     | U1002                                            | B v -> Y ^  | NOR2X2TR   | 0.054 |   1.234 |    1.301 | 
     | PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG106_S2 | D ^         | DFFQX1TR   | 0.000 |   1.234 |    1.301 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin clk_r_REG341_S2/CK 
Endpoint:   clk_r_REG341_S2/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_rdb_addr__1_ (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.009
- Setup                         0.111
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.298
- Arrival Time                  1.232
= Slack Time                    0.067
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.057
     = Beginpoint Arrival Time            0.157
     +-----------------------------------------------------------------------------------------------------------+ 
     |               Instance                |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                                       |                         |            |       |  Time   |   Time   | 
     |---------------------------------------+-------------------------+------------+-------+---------+----------| 
     |                                       | pe_in_pk_rdb_addr__1_ ^ |            |       |   0.157 |    0.224 | 
     | PLACEDFE_OCPC231_pe_in_pk_rdb_addr__1 | A ^ -> Y ^              | CLKBUFX2TR | 0.124 |   0.281 |    0.348 | 
     | U658                                  | C ^ -> Y v              | NOR3X1TR   | 0.047 |   0.328 |    0.395 | 
     | PLACEDFE_OFC136_n60                   | A v -> Y v              | CLKBUFX2TR | 0.233 |   0.561 |    0.628 | 
     | PLACEDFE_OFC137_n60                   | A v -> Y v              | CLKBUFX2TR | 0.260 |   0.821 |    0.888 | 
     | U1556                                 | B0 v -> Y ^             | AOI22X1TR  | 0.267 |   1.089 |    1.155 | 
     | U1558                                 | C ^ -> Y v              | NAND4X1TR  | 0.143 |   1.232 |    1.298 | 
     | clk_r_REG341_S2                       | D v                     | DFFQX1TR   | 0.000 |   1.232 |    1.298 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin clk_r_REG383_S1/CK 
Endpoint:   clk_r_REG383_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: reset             (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.010
- Setup                         0.101
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.309
- Arrival Time                  1.240
= Slack Time                    0.069
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.043
     = Beginpoint Arrival Time            0.143
     +---------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                               |             |            |       |  Time   |   Time   | 
     |-------------------------------+-------------+------------+-------+---------+----------| 
     |                               | reset ^     |            |       |   0.143 |    0.212 | 
     | PLACEDFE_OFC216_reset         | A ^ -> Y v  | INVX4TR    | 0.049 |   0.193 |    0.262 | 
     | PLACEDFE_OFC217_reset         | A v -> Y v  | CLKBUFX3TR | 0.211 |   0.403 |    0.472 | 
     | PLACEDFE_OFC222_reset         | A v -> Y ^  | CLKINVX2TR | 0.105 |   0.509 |    0.578 | 
     | PLACEDFE_OFC227_reset         | A ^ -> Y v  | CLKINVX4TR | 0.091 |   0.600 |    0.669 | 
     | PLACEDFE_OFC29_FE_DBTN3_reset | A v -> Y v  | BUFX4TR    | 0.128 |   0.728 |    0.796 | 
     | U100                          | B0 v -> Y ^ | OAI21X1TR  | 0.137 |   0.865 |    0.933 | 
     | PLACEDFE_OFC145_n935          | A ^ -> Y v  | INVX2TR    | 0.108 |   0.972 |    1.041 | 
     | PLACEDFE_OFC147_n935          | A v -> Y ^  | INVX2TR    | 0.151 |   1.123 |    1.192 | 
     | U1357                         | A0 ^ -> Y ^ | AO22X1TR   | 0.117 |   1.240 |    1.309 | 
     | clk_r_REG383_S1               | D ^         | DFFQX1TR   | 0.000 |   1.240 |    1.309 | 
     +---------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin clk_r_REG300_S1/CK 
Endpoint:   clk_r_REG300_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.010
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.322
- Arrival Time                  1.252
= Slack Time                    0.070
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.019
     = Beginpoint Arrival Time            0.119
     +---------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                               |             |            |       |  Time   |   Time   | 
     |-------------------------------+-------------+------------+-------+---------+----------| 
     |                               | reset v     |            |       |   0.119 |    0.190 | 
     | PLACEDFE_OFC216_reset         | A v -> Y ^  | INVX4TR    | 0.070 |   0.190 |    0.260 | 
     | PLACEDFE_OFC217_reset         | A ^ -> Y ^  | CLKBUFX3TR | 0.218 |   0.408 |    0.478 | 
     | PLACEDFE_OFC222_reset         | A ^ -> Y v  | CLKINVX2TR | 0.095 |   0.503 |    0.573 | 
     | PLACEDFE_OFC227_reset         | A v -> Y ^  | CLKINVX4TR | 0.100 |   0.602 |    0.673 | 
     | PLACEDFE_OFC29_FE_DBTN3_reset | A ^ -> Y ^  | BUFX4TR    | 0.145 |   0.748 |    0.818 | 
     | U1178                         | B0 ^ -> Y v | OAI21X1TR  | 0.061 |   0.809 |    0.879 | 
     | PLACEDFE_OFC205_n903          | A v -> Y ^  | CLKINVX2TR | 0.147 |   0.956 |    1.026 | 
     | PLACEDFE_OFC207_n903          | A ^ -> Y v  | CLKINVX2TR | 0.123 |   1.079 |    1.149 | 
     | U1281                         | A0 v -> Y v | AO22X1TR   | 0.173 |   1.251 |    1.322 | 
     | clk_r_REG300_S1               | D v         | DFFQX1TR   | 0.000 |   1.252 |    1.322 | 
     +---------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin clk_r_REG9_S3/CK 
Endpoint:   clk_r_REG9_S3/D  (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG45_S3/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.005
- Setup                         0.089
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.316
- Arrival Time                  1.244
= Slack Time                    0.071
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.005
     = Beginpoint Arrival Time       0.005
     +--------------------------------------------------------------------------+ 
     |    Instance    |      Arc      |    Cell    | Delay | Arrival | Required | 
     |                |               |            |       |  Time   |   Time   | 
     |----------------+---------------+------------+-------+---------+----------| 
     | clk_r_REG45_S3 | CK ^          |            |       |   0.005 |    0.076 | 
     | clk_r_REG45_S3 | CK ^ -> Q v   | DFFQX1TR   | 0.294 |   0.299 |    0.371 | 
     | U363           | B v -> Y ^    | NAND2X1TR  | 0.122 |   0.421 |    0.492 | 
     | U1137          | CIN ^ -> CO v | AFHCINX2TR | 0.083 |   0.503 |    0.575 | 
     | U834           | A1 v -> Y ^   | AOI21X1TR  | 0.154 |   0.658 |    0.729 | 
     | U837           | A0 ^ -> Y v   | OAI21X1TR  | 0.075 |   0.732 |    0.804 | 
     | U840           | A0 v -> Y ^   | AOI21X1TR  | 0.130 |   0.863 |    0.934 | 
     | U844           | A ^ -> Y v    | XOR2X1TR   | 0.047 |   0.910 |    0.981 | 
     | U267           | A v -> Y v    | AND2X2TR   | 0.099 |   1.009 |    1.080 | 
     | U542           | A v -> Y v    | AND2X2TR   | 0.080 |   1.089 |    1.160 | 
     | U337           | A1 v -> Y v   | AO22X1TR   | 0.156 |   1.244 |    1.316 | 
     | clk_r_REG9_S3  | D v           | DFFQX1TR   | 0.000 |   1.244 |    1.316 | 
     +--------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG66_
S3/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG66_S3/D (v) checked with  
leading edge of 'clk'
Beginpoint: clk_r_REG291_S2/Q                                 (v) triggered by  
leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.002
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.316
- Arrival Time                  1.244
= Slack Time                    0.071
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
     +--------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                 |             |           |       |  Time   |   Time   | 
     |-------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG291_S2                                 | CK ^        |           |       |   0.011 |    0.083 | 
     | clk_r_REG291_S2                                 | CK ^ -> Q v | DFFQX1TR  | 0.308 |   0.320 |    0.391 | 
     | U799                                            | A1 v -> Y v | AO22X4TR  | 0.152 |   0.472 |    0.544 | 
     | U345                                            | B v -> Y v  | XOR2X2TR  | 0.125 |   0.597 |    0.669 | 
     | U219                                            | B0 v -> Y ^ | OAI22X2TR | 0.127 |   0.724 |    0.796 | 
     | U1071                                           | A ^ -> S ^  | ADDFHX2TR | 0.222 |   0.946 |    1.018 | 
     | U615                                            | A ^ -> Y v  | INVX4TR   | 0.030 |   0.976 |    1.048 | 
     | U112                                            | A v -> Y ^  | NOR2X1TR  | 0.113 |   1.090 |    1.161 | 
     | U817                                            | B0 ^ -> Y v | AOI21X2TR | 0.040 |   1.129 |    1.201 | 
     | U306                                            | B v -> Y ^  | NAND2X2TR | 0.068 |   1.198 |    1.269 | 
     | U308                                            | A0 ^ -> Y v | AOI21X1TR | 0.047 |   1.244 |    1.316 | 
     | PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG66_S3 | D v         | DFFHQX2TR | 0.000 |   1.244 |    1.316 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin clk_r_REG295_S1/CK 
Endpoint:   clk_r_REG295_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: reset             (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.010
- Setup                         0.101
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.308
- Arrival Time                  1.237
= Slack Time                    0.072
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.043
     = Beginpoint Arrival Time            0.143
     +---------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                               |             |            |       |  Time   |   Time   | 
     |-------------------------------+-------------+------------+-------+---------+----------| 
     |                               | reset ^     |            |       |   0.143 |    0.215 | 
     | PLACEDFE_OFC216_reset         | A ^ -> Y v  | INVX4TR    | 0.049 |   0.193 |    0.264 | 
     | PLACEDFE_OFC217_reset         | A v -> Y v  | CLKBUFX3TR | 0.211 |   0.403 |    0.475 | 
     | PLACEDFE_OFC222_reset         | A v -> Y ^  | CLKINVX2TR | 0.105 |   0.509 |    0.580 | 
     | PLACEDFE_OFC227_reset         | A ^ -> Y v  | CLKINVX4TR | 0.091 |   0.600 |    0.672 | 
     | PLACEDFE_OFC29_FE_DBTN3_reset | A v -> Y v  | BUFX4TR    | 0.128 |   0.728 |    0.799 | 
     | U100                          | B0 v -> Y ^ | OAI21X1TR  | 0.137 |   0.865 |    0.936 | 
     | PLACEDFE_OFC145_n935          | A ^ -> Y v  | INVX2TR    | 0.108 |   0.972 |    1.044 | 
     | PLACEDFE_OFC147_n935          | A v -> Y ^  | INVX2TR    | 0.151 |   1.123 |    1.194 | 
     | U1295                         | A0 ^ -> Y ^ | AO22X1TR   | 0.114 |   1.237 |    1.308 | 
     | clk_r_REG295_S1               | D ^         | DFFQX1TR   | 0.000 |   1.237 |    1.308 | 
     +---------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG126_
S2/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG126_S2/D (^) checked with 
leading edge of 'clk'
Beginpoint: PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG137_S1/Q (v) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.002
- Setup                         0.104
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.297
- Arrival Time                  1.225
= Slack Time                    0.072
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.002
     = Beginpoint Arrival Time       0.002
     +-----------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |    Cell    | Delay | Arrival | Required | 
     |                                                  |              |            |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+------------+-------+---------+----------| 
     | PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG137_S1 | CK ^         |            |       |   0.002 |    0.074 | 
     | PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG137_S1 | CK ^ -> Q v  | DFFQX4TR   | 0.326 |   0.328 |    0.400 | 
     | U716                                             | B v -> Y ^   | XNOR2X2TR  | 0.210 |   0.537 |    0.609 | 
     | U717                                             | B ^ -> Y v   | NAND2X4TR  | 0.078 |   0.616 |    0.688 | 
     | U725                                             | A0 v -> Y ^  | OAI22X1TR  | 0.140 |   0.756 |    0.828 | 
     | U775                                             | B ^ -> CO ^  | CMPR22X2TR | 0.107 |   0.862 |    0.935 | 
     | U976                                             | C ^ -> S v   | CMPR32X2TR | 0.160 |   1.023 |    1.095 | 
     | U1118                                            | CI v -> CO v | ADDFHX2TR  | 0.133 |   1.156 |    1.228 | 
     | U977                                             | B v -> Y ^   | NOR2X1TR   | 0.070 |   1.225 |    1.297 | 
     | PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG126_S2 | D ^          | DFFQX1TR   | 0.000 |   1.225 |    1.297 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG76_
S3/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG76_S3/D (^) checked with  
leading edge of 'clk'
Beginpoint: clk_r_REG245_S2/Q                                 (v) triggered by  
leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.002
- Setup                         0.103
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.299
- Arrival Time                  1.227
= Slack Time                    0.072
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.004
     = Beginpoint Arrival Time       0.004
     +--------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                 |             |           |       |  Time   |   Time   | 
     |-------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG245_S2                                 | CK ^        |           |       |   0.004 |    0.076 | 
     | clk_r_REG245_S2                                 | CK ^ -> Q v | DFFQX1TR  | 0.283 |   0.287 |    0.359 | 
     | U937                                            | B1 v -> Y v | AO22X4TR  | 0.172 |   0.459 |    0.531 | 
     | U946                                            | B v -> Y v  | XNOR2X1TR | 0.141 |   0.600 |    0.672 | 
     | U947                                            | B1 v -> Y ^ | OAI22X1TR | 0.210 |   0.809 |    0.882 | 
     | U948                                            | B ^ -> Y ^  | XNOR2X1TR | 0.199 |   1.008 |    1.081 | 
     | U1121                                           | B ^ -> S v  | ADDFHX2TR | 0.159 |   1.167 |    1.239 | 
     | U949                                            | B v -> Y ^  | NOR2X2TR  | 0.059 |   1.226 |    1.299 | 
     | PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG76_S3 | D ^         | DFFQX1TR  | 0.000 |   1.227 |    1.299 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin clk_r_REG335_S2/CK 
Endpoint:   clk_r_REG335_S2/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_rdb_addr__2_ (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.011
- Setup                         0.098
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.313
- Arrival Time                  1.241
= Slack Time                    0.072
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.052
     = Beginpoint Arrival Time            0.152
     +-----------------------------------------------------------------------------------------------------------+ 
     |               Instance                |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                                       |                         |            |       |  Time   |   Time   | 
     |---------------------------------------+-------------------------+------------+-------+---------+----------| 
     |                                       | pe_in_pk_rdb_addr__2_ ^ |            |       |   0.152 |    0.225 | 
     | PLACEDFE_OCPC232_pe_in_pk_rdb_addr__2 | A ^ -> Y ^              | CLKBUFX2TR | 0.118 |   0.271 |    0.343 | 
     | U649                                  | B ^ -> Y v              | NOR3X1TR   | 0.045 |   0.315 |    0.388 | 
     | PLACEDFE_OFC165_n153                  | A v -> Y v              | CLKBUFX2TR | 0.288 |   0.604 |    0.676 | 
     | PLACEDFE_OFC167_n153                  | A v -> Y v              | CLKBUFX2TR | 0.273 |   0.876 |    0.948 | 
     | U1673                                 | A0 v -> Y ^             | AOI22X1TR  | 0.285 |   1.161 |    1.234 | 
     | U1677                                 | A ^ -> Y v              | NAND4X1TR  | 0.079 |   1.241 |    1.313 | 
     | clk_r_REG335_S2                       | D v                     | DFFQX1TR   | 0.000 |   1.241 |    1.313 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin clk_r_REG29_S1/CK 
Endpoint:   clk_r_REG29_S1/D                                   (^) checked with 
leading edge of 'clk'
Beginpoint: PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG117_S2/Q (v) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.004
- Setup                         0.109
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.295
- Arrival Time                  1.222
= Slack Time                    0.073
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.001
     = Beginpoint Arrival Time       0.001
     +-----------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |    Cell    | Delay | Arrival | Required | 
     |                                                  |              |            |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+------------+-------+---------+----------| 
     | PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG117_S2 | CK ^         |            |       |   0.001 |    0.074 | 
     | PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG117_S2 | CK ^ -> Q v  | DFFQX1TR   | 0.288 |   0.289 |    0.362 | 
     | U289                                             | B v -> Y ^   | XOR2X2TR   | 0.151 |   0.440 |    0.513 | 
     | U134                                             | AN ^ -> Y ^  | NOR2BX1TR  | 0.171 |   0.611 |    0.684 | 
     | U240                                             | A ^ -> Y ^   | AND2X2TR   | 0.102 |   0.713 |    0.786 | 
     | U679                                             | A ^ -> S v   | CMPR32X2TR | 0.240 |   0.953 |    1.025 | 
     | U818                                             | CI v -> CO v | ADDFX2TR   | 0.174 |   1.127 |    1.199 | 
     | U580                                             | B v -> Y ^   | NOR2X1TR   | 0.095 |   1.222 |    1.295 | 
     | clk_r_REG29_S1                                   | D ^          | DFFQX1TR   | 0.000 |   1.222 |    1.295 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin clk_r_REG207_S1/CK 
Endpoint:   clk_r_REG207_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: reset             (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.010
- Setup                         0.101
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.309
- Arrival Time                  1.236
= Slack Time                    0.073
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.043
     = Beginpoint Arrival Time            0.143
     +---------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                               |             |            |       |  Time   |   Time   | 
     |-------------------------------+-------------+------------+-------+---------+----------| 
     |                               | reset ^     |            |       |   0.143 |    0.216 | 
     | PLACEDFE_OFC216_reset         | A ^ -> Y v  | INVX4TR    | 0.049 |   0.193 |    0.266 | 
     | PLACEDFE_OFC217_reset         | A v -> Y v  | CLKBUFX3TR | 0.211 |   0.403 |    0.476 | 
     | PLACEDFE_OFC222_reset         | A v -> Y ^  | CLKINVX2TR | 0.105 |   0.509 |    0.582 | 
     | PLACEDFE_OFC227_reset         | A ^ -> Y v  | CLKINVX4TR | 0.091 |   0.600 |    0.673 | 
     | PLACEDFE_OFC29_FE_DBTN3_reset | A v -> Y v  | BUFX4TR    | 0.128 |   0.728 |    0.801 | 
     | U100                          | B0 v -> Y ^ | OAI21X1TR  | 0.137 |   0.865 |    0.938 | 
     | PLACEDFE_OFC145_n935          | A ^ -> Y v  | INVX2TR    | 0.108 |   0.972 |    1.045 | 
     | PLACEDFE_OFC147_n935          | A v -> Y ^  | INVX2TR    | 0.151 |   1.123 |    1.196 | 
     | U1233                         | A0 ^ -> Y ^ | AO22X1TR   | 0.113 |   1.236 |    1.309 | 
     | clk_r_REG207_S1               | D ^         | DFFQX1TR   | 0.000 |   1.236 |    1.309 | 
     +---------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin clk_r_REG251_S1/CK 
Endpoint:   clk_r_REG251_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: reset             (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.010
- Setup                         0.101
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.309
- Arrival Time                  1.235
= Slack Time                    0.073
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.043
     = Beginpoint Arrival Time            0.143
     +---------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                               |             |            |       |  Time   |   Time   | 
     |-------------------------------+-------------+------------+-------+---------+----------| 
     |                               | reset ^     |            |       |   0.143 |    0.217 | 
     | PLACEDFE_OFC216_reset         | A ^ -> Y v  | INVX4TR    | 0.049 |   0.193 |    0.266 | 
     | PLACEDFE_OFC217_reset         | A v -> Y v  | CLKBUFX3TR | 0.211 |   0.403 |    0.477 | 
     | PLACEDFE_OFC222_reset         | A v -> Y ^  | CLKINVX2TR | 0.105 |   0.509 |    0.582 | 
     | PLACEDFE_OFC227_reset         | A ^ -> Y v  | CLKINVX4TR | 0.091 |   0.600 |    0.673 | 
     | PLACEDFE_OFC29_FE_DBTN3_reset | A v -> Y v  | BUFX4TR    | 0.128 |   0.728 |    0.801 | 
     | U100                          | B0 v -> Y ^ | OAI21X1TR  | 0.137 |   0.865 |    0.938 | 
     | PLACEDFE_OFC145_n935          | A ^ -> Y v  | INVX2TR    | 0.108 |   0.972 |    1.046 | 
     | PLACEDFE_OFC147_n935          | A v -> Y ^  | INVX2TR    | 0.151 |   1.123 |    1.196 | 
     | U1264                         | A0 ^ -> Y ^ | AO22X1TR   | 0.113 |   1.235 |    1.309 | 
     | clk_r_REG251_S1               | D ^         | DFFQX1TR   | 0.000 |   1.235 |    1.309 | 
     +---------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG96_
S2/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG96_S2/D (^) checked with  
leading edge of 'clk'
Beginpoint: clk_r_REG296_S2/Q                                 (v) triggered by  
leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.001
- Setup                         0.100
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.301
- Arrival Time                  1.227
= Slack Time                    0.074
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.010
     = Beginpoint Arrival Time       0.010
     +--------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                 |             |           |       |  Time   |   Time   | 
     |-------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG296_S2                                 | CK ^        |           |       |   0.010 |    0.084 | 
     | clk_r_REG296_S2                                 | CK ^ -> Q v | DFFQX1TR  | 0.291 |   0.301 |    0.375 | 
     | U795                                            | B1 v -> Y v | AO22X4TR  | 0.166 |   0.467 |    0.541 | 
     | U145                                            | B v -> Y ^  | XNOR2X1TR | 0.163 |   0.630 |    0.704 | 
     | U385                                            | A1 ^ -> Y v | OAI22X2TR | 0.086 |   0.716 |    0.790 | 
     | U450                                            | A v -> CO v | ADDFHX2TR | 0.216 |   0.932 |    1.006 | 
     | U440                                            | B v -> Y v  | XOR3X2TR  | 0.171 |   1.104 |    1.178 | 
     | U376                                            | A v -> Y v  | OR2X4TR   | 0.092 |   1.196 |    1.270 | 
     | U338                                            | A v -> Y ^  | NAND2X2TR | 0.031 |   1.227 |    1.301 | 
     | PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG96_S2 | D ^         | DFFQX1TR  | 0.000 |   1.227 |    1.301 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin clk_r_REG17_S1/CK 
Endpoint:   clk_r_REG17_S1/D                                   (^) checked with 
leading edge of 'clk'
Beginpoint: PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG124_S2/Q (v) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.003
- Setup                         0.107
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.296
- Arrival Time                  1.221
= Slack Time                    0.075
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.002
     = Beginpoint Arrival Time       0.002
     +---------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                  |             |           |       |  Time   |   Time   | 
     |--------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG124_S2 | CK ^        |           |       |   0.002 |    0.076 | 
     | PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG124_S2 | CK ^ -> Q v | DFFQX1TR  | 0.305 |   0.307 |    0.382 | 
     | U159                                             | B v -> Y ^  | NAND2X1TR | 0.070 |   0.376 |    0.451 | 
     | U147                                             | B ^ -> Y ^  | XOR2X1TR  | 0.160 |   0.536 |    0.611 | 
     | U927                                             | AN ^ -> Y ^ | NOR2BX1TR | 0.115 |   0.651 |    0.726 | 
     | U928                                             | AN ^ -> Y ^ | NOR2BX1TR | 0.156 |   0.808 |    0.883 | 
     | U1060                                            | CI ^ -> S v | ADDFHX2TR | 0.185 |   0.993 |    1.068 | 
     | U1132                                            | B v -> S v  | ADDFHX2TR | 0.159 |   1.152 |    1.226 | 
     | U930                                             | A v -> Y ^  | NOR2X1TR  | 0.070 |   1.221 |    1.296 | 
     | clk_r_REG17_S1                                   | D ^         | DFFQX1TR  | 0.000 |   1.221 |    1.296 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin clk_r_REG115_S2/CK 
Endpoint:   clk_r_REG115_S2/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG112_S1/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.000
- Setup                         0.115
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.286
- Arrival Time                  1.211
= Slack Time                    0.075
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
     +------------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                 |             |           |       |  Time   |   Time   | 
     |-----------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG112_S1 | CK ^        |           |       |   0.000 |    0.075 | 
     | clk_r_REG112_S1 | CK ^ -> Q v | DFFQX4TR  | 0.317 |   0.317 |    0.392 | 
     | U733            | A0 v -> Y v | AO22X4TR  | 0.138 |   0.455 |    0.530 | 
     | U1014           | B v -> Y ^  | XNOR2X1TR | 0.166 |   0.621 |    0.696 | 
     | U1020           | A1 ^ -> Y v | OAI22X2TR | 0.081 |   0.702 |    0.777 | 
     | U1111           | B v -> S v  | ADDFHX1TR | 0.209 |   0.911 |    0.986 | 
     | U51             | A v -> Y v  | OR2X2TR   | 0.122 |   1.033 |    1.108 | 
     | U1023           | A v -> Y ^  | NAND2X1TR | 0.064 |   1.097 |    1.172 | 
     | U370            | B ^ -> Y ^  | XNOR2X1TR | 0.114 |   1.211 |    1.286 | 
     | clk_r_REG115_S2 | D ^         | DFFQX1TR  | 0.000 |   1.211 |    1.286 | 
     +------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin clk_r_REG100_S2/CK 
Endpoint:   clk_r_REG100_S2/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG404_S2/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.001
- Setup                         0.114
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.287
- Arrival Time                  1.212
= Slack Time                    0.075
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +------------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                 |             |           |       |  Time   |   Time   | 
     |-----------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG404_S2 | CK ^        |           |       |   0.014 |    0.089 | 
     | clk_r_REG404_S2 | CK ^ -> Q v | DFFQX1TR  | 0.301 |   0.315 |    0.390 | 
     | U690            | A1 v -> Y v | AO22X2TR  | 0.186 |   0.501 |    0.576 | 
     | U895            | B v -> Y v  | XNOR2X1TR | 0.149 |   0.650 |    0.725 | 
     | U896            | B1 v -> Y ^ | OAI22X2TR | 0.142 |   0.792 |    0.867 | 
     | U903            | CI ^ -> S v | ADDFHX2TR | 0.171 |   0.962 |    1.037 | 
     | U898            | A v -> Y v  | OR2X4TR   | 0.100 |   1.063 |    1.138 | 
     | U1105           | A v -> Y ^  | NAND2X1TR | 0.050 |   1.112 |    1.187 | 
     | U1106           | B ^ -> Y ^  | XNOR2X1TR | 0.099 |   1.212 |    1.287 | 
     | clk_r_REG100_S2 | D ^         | DFFQX1TR  | 0.000 |   1.212 |    1.287 | 
     +------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin clk_r_REG209_S2/CK 
Endpoint:   clk_r_REG209_S2/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_rdb_addr__2_ (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.001
- Setup                         0.101
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.299
- Arrival Time                  1.224
= Slack Time                    0.075
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.052
     = Beginpoint Arrival Time            0.152
     +-----------------------------------------------------------------------------------------------------------+ 
     |               Instance                |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                                       |                         |            |       |  Time   |   Time   | 
     |---------------------------------------+-------------------------+------------+-------+---------+----------| 
     |                                       | pe_in_pk_rdb_addr__2_ ^ |            |       |   0.152 |    0.227 | 
     | PLACEDFE_OCPC232_pe_in_pk_rdb_addr__2 | A ^ -> Y ^              | CLKBUFX2TR | 0.118 |   0.271 |    0.346 | 
     | U649                                  | B ^ -> Y v              | NOR3X1TR   | 0.045 |   0.315 |    0.390 | 
     | PLACEDFE_OFC165_n153                  | A v -> Y v              | CLKBUFX2TR | 0.288 |   0.604 |    0.679 | 
     | PLACEDFE_OFC166_n153                  | A v -> Y v              | CLKBUFX2TR | 0.296 |   0.900 |    0.975 | 
     | U1539                                 | A0 v -> Y ^             | AOI22X1TR  | 0.220 |   1.119 |    1.194 | 
     | U1543                                 | A ^ -> Y v              | NAND4X1TR  | 0.105 |   1.224 |    1.299 | 
     | clk_r_REG209_S2                       | D v                     | DFFQX1TR   | 0.000 |   1.224 |    1.299 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG79_
S3/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG79_S3/D (^) checked with  
leading edge of 'clk'
Beginpoint: clk_r_REG509_S2/Q                                 (v) triggered by  
leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.003
- Setup                         0.104
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.299
- Arrival Time                  1.224
= Slack Time                    0.075
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.004
     = Beginpoint Arrival Time       0.004
     +----------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc      |    Cell    | Delay | Arrival | Required | 
     |                                                 |              |            |       |  Time   |   Time   | 
     |-------------------------------------------------+--------------+------------+-------+---------+----------| 
     | clk_r_REG509_S2                                 | CK ^         |            |       |   0.004 |    0.079 | 
     | clk_r_REG509_S2                                 | CK ^ -> Q v  | DFFQX1TR   | 0.290 |   0.294 |    0.369 | 
     | U808                                            | B1 v -> Y v  | AO22X4TR   | 0.191 |   0.485 |    0.560 | 
     | U319                                            | B v -> Y ^   | XNOR2X2TR  | 0.108 |   0.593 |    0.668 | 
     | U933                                            | A1 ^ -> Y v  | OAI22X2TR  | 0.078 |   0.671 |    0.746 | 
     | U362                                            | A v -> CO v  | CMPR22X2TR | 0.111 |   0.782 |    0.857 | 
     | U1089                                           | A v -> CO v  | ADDFHX2TR  | 0.195 |   0.977 |    1.052 | 
     | U1120                                           | CI v -> CO v | ADDFHX4TR  | 0.109 |   1.086 |    1.161 | 
     | U566                                            | B v -> Y v   | OR2X4TR    | 0.092 |   1.178 |    1.253 | 
     | U386                                            | A v -> Y ^   | NAND2X1TR  | 0.046 |   1.224 |    1.299 | 
     | PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG79_S3 | D ^          | DFFQX1TR   | 0.000 |   1.224 |    1.299 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin clk_r_REG254_S1/CK 
Endpoint:   clk_r_REG254_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset             (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.009
- Setup                         0.089
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.321
- Arrival Time                  1.246
= Slack Time                    0.075
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.043
     = Beginpoint Arrival Time            0.143
     +---------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                               |             |            |       |  Time   |   Time   | 
     |-------------------------------+-------------+------------+-------+---------+----------| 
     |                               | reset ^     |            |       |   0.143 |    0.219 | 
     | PLACEDFE_OFC216_reset         | A ^ -> Y v  | INVX4TR    | 0.049 |   0.193 |    0.268 | 
     | PLACEDFE_OFC217_reset         | A v -> Y v  | CLKBUFX3TR | 0.211 |   0.403 |    0.479 | 
     | PLACEDFE_OFC222_reset         | A v -> Y ^  | CLKINVX2TR | 0.105 |   0.509 |    0.584 | 
     | PLACEDFE_OFC227_reset         | A ^ -> Y v  | CLKINVX4TR | 0.091 |   0.600 |    0.675 | 
     | PLACEDFE_OFC29_FE_DBTN3_reset | A v -> Y v  | BUFX4TR    | 0.128 |   0.728 |    0.803 | 
     | U1175                         | B0 v -> Y ^ | OAI21X1TR  | 0.081 |   0.808 |    0.884 | 
     | PLACEDFE_OFC197_n901          | A ^ -> Y v  | CLKINVX2TR | 0.191 |   1.000 |    1.075 | 
     | U1249                         | B0 v -> Y v | AO22X1TR   | 0.246 |   1.246 |    1.321 | 
     | clk_r_REG254_S1               | D v         | DFFQX1TR   | 0.000 |   1.246 |    1.321 | 
     +---------------------------------------------------------------------------------------+ 
Path 51: MET Setup Check with Pin clk_r_REG527_S1/CK 
Endpoint:   clk_r_REG527_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.012
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.325
- Arrival Time                  1.250
= Slack Time                    0.076
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.019
     = Beginpoint Arrival Time            0.119
     +---------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                               |             |            |       |  Time   |   Time   | 
     |-------------------------------+-------------+------------+-------+---------+----------| 
     |                               | reset v     |            |       |   0.119 |    0.195 | 
     | PLACEDFE_OFC216_reset         | A v -> Y ^  | INVX4TR    | 0.070 |   0.190 |    0.265 | 
     | PLACEDFE_OFC217_reset         | A ^ -> Y ^  | CLKBUFX3TR | 0.218 |   0.408 |    0.484 | 
     | PLACEDFE_OFC222_reset         | A ^ -> Y v  | CLKINVX2TR | 0.095 |   0.503 |    0.579 | 
     | PLACEDFE_OFC227_reset         | A v -> Y ^  | CLKINVX4TR | 0.100 |   0.602 |    0.678 | 
     | PLACEDFE_OFC29_FE_DBTN3_reset | A ^ -> Y ^  | BUFX4TR    | 0.145 |   0.748 |    0.823 | 
     | U1175                         | B0 ^ -> Y v | OAI21X1TR  | 0.067 |   0.815 |    0.891 | 
     | PLACEDFE_OFC197_n901          | A v -> Y ^  | CLKINVX2TR | 0.188 |   1.003 |    1.079 | 
     | PLACEDFE_OFC198_n901          | A ^ -> Y v  | CLKINVX2TR | 0.084 |   1.087 |    1.163 | 
     | U1422                         | A0 v -> Y v | AO22X1TR   | 0.162 |   1.250 |    1.325 | 
     | clk_r_REG527_S1               | D v         | DFFQX1TR   | 0.000 |   1.250 |    1.325 | 
     +---------------------------------------------------------------------------------------+ 
Path 52: MET Setup Check with Pin clk_r_REG87_S2/CK 
Endpoint:   clk_r_REG87_S2/D  (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG384_S2/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.002
- Setup                         0.113
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.290
- Arrival Time                  1.213
= Slack Time                    0.076
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.010
     = Beginpoint Arrival Time       0.010
     +------------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                 |             |           |       |  Time   |   Time   | 
     |-----------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG384_S2 | CK ^        |           |       |   0.010 |    0.086 | 
     | clk_r_REG384_S2 | CK ^ -> Q v | DFFQX1TR  | 0.286 |   0.296 |    0.373 | 
     | U781            | B1 v -> Y v | AO22X4TR  | 0.167 |   0.464 |    0.540 | 
     | U383            | A v -> Y v  | XNOR2X1TR | 0.132 |   0.596 |    0.672 | 
     | U964            | B1 v -> Y ^ | OAI22X1TR | 0.147 |   0.743 |    0.819 | 
     | U471            | CI ^ -> S v | ADDFHX1TR | 0.213 |   0.956 |    1.032 | 
     | U305            | A v -> Y v  | OR2X4TR   | 0.098 |   1.054 |    1.130 | 
     | U299            | A v -> Y v  | AND2X2TR  | 0.079 |   1.133 |    1.210 | 
     | U298            | B v -> Y ^  | XOR2X1TR  | 0.080 |   1.213 |    1.290 | 
     | clk_r_REG87_S2  | D ^         | DFFQX1TR  | 0.000 |   1.213 |    1.290 | 
     +------------------------------------------------------------------------+ 
Path 53: MET Setup Check with Pin clk_r_REG430_S1/CK 
Endpoint:   clk_r_REG430_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.011
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.324
- Arrival Time                  1.247
= Slack Time                    0.077
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.019
     = Beginpoint Arrival Time            0.119
     +---------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                               |             |            |       |  Time   |   Time   | 
     |-------------------------------+-------------+------------+-------+---------+----------| 
     |                               | reset v     |            |       |   0.119 |    0.196 | 
     | PLACEDFE_OFC216_reset         | A v -> Y ^  | INVX4TR    | 0.070 |   0.190 |    0.266 | 
     | PLACEDFE_OFC217_reset         | A ^ -> Y ^  | CLKBUFX3TR | 0.218 |   0.408 |    0.485 | 
     | PLACEDFE_OFC222_reset         | A ^ -> Y v  | CLKINVX2TR | 0.095 |   0.503 |    0.580 | 
     | PLACEDFE_OFC227_reset         | A v -> Y ^  | CLKINVX4TR | 0.100 |   0.602 |    0.679 | 
     | PLACEDFE_OFC29_FE_DBTN3_reset | A ^ -> Y ^  | BUFX4TR    | 0.145 |   0.748 |    0.825 | 
     | U1175                         | B0 ^ -> Y v | OAI21X1TR  | 0.067 |   0.815 |    0.892 | 
     | PLACEDFE_OFC197_n901          | A v -> Y ^  | CLKINVX2TR | 0.188 |   1.003 |    1.080 | 
     | PLACEDFE_OFC198_n901          | A ^ -> Y v  | CLKINVX2TR | 0.084 |   1.087 |    1.164 | 
     | U1373                         | A0 v -> Y v | AO22X1TR   | 0.160 |   1.247 |    1.324 | 
     | clk_r_REG430_S1               | D v         | DFFQX1TR   | 0.000 |   1.247 |    1.324 | 
     +---------------------------------------------------------------------------------------+ 
Path 54: MET Setup Check with Pin PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG105_
S2/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG105_S2/D (^) checked with 
leading edge of 'clk'
Beginpoint: clk_r_REG360_S2/Q                                  (v) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.001
- Setup                         0.082
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.320
- Arrival Time                  1.243
= Slack Time                    0.077
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +----------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                  |             |            |       |  Time   |   Time   | 
     |--------------------------------------------------+-------------+------------+-------+---------+----------| 
     | clk_r_REG360_S2                                  | CK ^        |            |       |   0.014 |    0.091 | 
     | clk_r_REG360_S2                                  | CK ^ -> Q v | DFFQX1TR   | 0.299 |   0.313 |    0.390 | 
     | U698                                             | A1 v -> Y v | AO22X2TR   | 0.200 |   0.513 |    0.590 | 
     | U865                                             | B v -> Y ^  | XNOR2X1TR  | 0.198 |   0.711 |    0.788 | 
     | U866                                             | A1 ^ -> Y v | OAI22X2TR  | 0.085 |   0.797 |    0.873 | 
     | U874                                             | C v -> CO v | CMPR32X2TR | 0.213 |   1.009 |    1.086 | 
     | U1001                                            | B v -> S v  | ADDFHX2TR  | 0.172 |   1.181 |    1.258 | 
     | U875                                             | A v -> Y ^  | NOR2X1TR   | 0.062 |   1.243 |    1.320 | 
     | PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG105_S2 | D ^         | DFFHQX1TR  | 0.000 |   1.243 |    1.320 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 55: MET Setup Check with Pin clk_r_REG212_S1/CK 
Endpoint:   clk_r_REG212_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.010
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.323
- Arrival Time                  1.246
= Slack Time                    0.077
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.019
     = Beginpoint Arrival Time            0.119
     +---------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                               |             |            |       |  Time   |   Time   | 
     |-------------------------------+-------------+------------+-------+---------+----------| 
     |                               | reset v     |            |       |   0.119 |    0.196 | 
     | PLACEDFE_OFC216_reset         | A v -> Y ^  | INVX4TR    | 0.070 |   0.190 |    0.267 | 
     | PLACEDFE_OFC217_reset         | A ^ -> Y ^  | CLKBUFX3TR | 0.218 |   0.408 |    0.485 | 
     | PLACEDFE_OFC222_reset         | A ^ -> Y v  | CLKINVX2TR | 0.095 |   0.503 |    0.580 | 
     | PLACEDFE_OFC227_reset         | A v -> Y ^  | CLKINVX4TR | 0.100 |   0.602 |    0.679 | 
     | PLACEDFE_OFC29_FE_DBTN3_reset | A ^ -> Y ^  | BUFX4TR    | 0.145 |   0.748 |    0.825 | 
     | U1178                         | B0 ^ -> Y v | OAI21X1TR  | 0.061 |   0.809 |    0.886 | 
     | PLACEDFE_OFC205_n903          | A v -> Y ^  | CLKINVX2TR | 0.147 |   0.956 |    1.033 | 
     | PLACEDFE_OFC207_n903          | A ^ -> Y v  | CLKINVX2TR | 0.123 |   1.079 |    1.156 | 
     | U1219                         | A0 v -> Y v | AO22X1TR   | 0.167 |   1.246 |    1.323 | 
     | clk_r_REG212_S1               | D v         | DFFQX1TR   | 0.000 |   1.246 |    1.323 | 
     +---------------------------------------------------------------------------------------+ 
Path 56: MET Setup Check with Pin clk_r_REG256_S1/CK 
Endpoint:   clk_r_REG256_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.010
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.323
- Arrival Time                  1.246
= Slack Time                    0.077
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.019
     = Beginpoint Arrival Time            0.119
     +---------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                               |             |            |       |  Time   |   Time   | 
     |-------------------------------+-------------+------------+-------+---------+----------| 
     |                               | reset v     |            |       |   0.119 |    0.197 | 
     | PLACEDFE_OFC216_reset         | A v -> Y ^  | INVX4TR    | 0.070 |   0.190 |    0.267 | 
     | PLACEDFE_OFC217_reset         | A ^ -> Y ^  | CLKBUFX3TR | 0.218 |   0.408 |    0.485 | 
     | PLACEDFE_OFC222_reset         | A ^ -> Y v  | CLKINVX2TR | 0.095 |   0.503 |    0.580 | 
     | PLACEDFE_OFC227_reset         | A v -> Y ^  | CLKINVX4TR | 0.100 |   0.602 |    0.680 | 
     | PLACEDFE_OFC29_FE_DBTN3_reset | A ^ -> Y ^  | BUFX4TR    | 0.145 |   0.748 |    0.825 | 
     | U1178                         | B0 ^ -> Y v | OAI21X1TR  | 0.061 |   0.809 |    0.886 | 
     | PLACEDFE_OFC205_n903          | A v -> Y ^  | CLKINVX2TR | 0.147 |   0.956 |    1.033 | 
     | PLACEDFE_OFC207_n903          | A ^ -> Y v  | CLKINVX2TR | 0.123 |   1.079 |    1.156 | 
     | U1250                         | A0 v -> Y v | AO22X1TR   | 0.167 |   1.246 |    1.323 | 
     | clk_r_REG256_S1               | D v         | DFFQX1TR   | 0.000 |   1.246 |    1.323 | 
     +---------------------------------------------------------------------------------------+ 
Path 57: MET Setup Check with Pin PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG91_
S2/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG91_S2/D (^) checked with  
leading edge of 'clk'
Beginpoint: clk_r_REG340_S2/Q                                 (v) triggered by  
leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.002
- Setup                         0.103
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.298
- Arrival Time                  1.221
= Slack Time                    0.078
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.009
     = Beginpoint Arrival Time       0.009
     +---------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                                 |              |           |       |  Time   |   Time   | 
     |-------------------------------------------------+--------------+-----------+-------+---------+----------| 
     | clk_r_REG340_S2                                 | CK ^         |           |       |   0.009 |    0.087 | 
     | clk_r_REG340_S2                                 | CK ^ -> Q v  | DFFQX1TR  | 0.290 |   0.299 |    0.377 | 
     | U793                                            | B1 v -> Y v  | AO22X4TR  | 0.175 |   0.475 |    0.553 | 
     | U794                                            | B v -> Y ^   | XNOR2X1TR | 0.208 |   0.683 |    0.760 | 
     | U796                                            | A1 ^ -> Y v  | OAI22X2TR | 0.099 |   0.782 |    0.859 | 
     | U382                                            | CI v -> CO v | ADDFHX4TR | 0.154 |   0.936 |    1.014 | 
     | U1098                                           | B v -> S v   | ADDFHX4TR | 0.158 |   1.094 |    1.172 | 
     | U1077                                           | A v -> Y ^   | NOR2X6TR  | 0.063 |   1.157 |    1.235 | 
     | U304                                            | A ^ -> Y v   | INVX2TR   | 0.023 |   1.180 |    1.258 | 
     | U1101                                           | A v -> Y ^   | NAND2X1TR | 0.041 |   1.221 |    1.298 | 
     | PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG91_S2 | D ^          | DFFQX1TR  | 0.000 |   1.221 |    1.298 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 58: MET Setup Check with Pin PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG85_
S2/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG85_S2/D (^) checked with  
leading edge of 'clk'
Beginpoint: clk_r_REG384_S2/Q                                 (v) triggered by  
leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.001
- Setup                         0.100
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.301
- Arrival Time                  1.223
= Slack Time                    0.078
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.010
     = Beginpoint Arrival Time       0.010
     +--------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                 |             |           |       |  Time   |   Time   | 
     |-------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG384_S2                                 | CK ^        |           |       |   0.010 |    0.088 | 
     | clk_r_REG384_S2                                 | CK ^ -> Q v | DFFQX1TR  | 0.286 |   0.296 |    0.374 | 
     | U781                                            | B1 v -> Y v | AO22X4TR  | 0.167 |   0.464 |    0.542 | 
     | U383                                            | A v -> Y v  | XNOR2X1TR | 0.132 |   0.596 |    0.674 | 
     | U964                                            | B1 v -> Y ^ | OAI22X1TR | 0.147 |   0.743 |    0.821 | 
     | U471                                            | CI ^ -> S v | ADDFHX1TR | 0.213 |   0.956 |    1.034 | 
     | U965                                            | A v -> Y ^  | NAND2X2TR | 0.058 |   1.014 |    1.092 | 
     | U966                                            | A ^ -> Y v  | INVX2TR   | 0.033 |   1.047 |    1.125 | 
     | U633                                            | A1 v -> Y ^ | AOI21X2TR | 0.084 |   1.131 |    1.209 | 
     | U972                                            | B0 ^ -> Y v | OAI21X2TR | 0.056 |   1.188 |    1.266 | 
     | U17                                             | A v -> Y ^  | INVX2TR   | 0.035 |   1.223 |    1.301 | 
     | PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG85_S2 | D ^         | DFFQX1TR  | 0.000 |   1.223 |    1.301 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 59: MET Setup Check with Pin clk_r_REG388_S1/CK 
Endpoint:   clk_r_REG388_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.010
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.323
- Arrival Time                  1.245
= Slack Time                    0.078
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.019
     = Beginpoint Arrival Time            0.119
     +---------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                               |             |            |       |  Time   |   Time   | 
     |-------------------------------+-------------+------------+-------+---------+----------| 
     |                               | reset v     |            |       |   0.119 |    0.198 | 
     | PLACEDFE_OFC216_reset         | A v -> Y ^  | INVX4TR    | 0.070 |   0.190 |    0.268 | 
     | PLACEDFE_OFC217_reset         | A ^ -> Y ^  | CLKBUFX3TR | 0.218 |   0.408 |    0.486 | 
     | PLACEDFE_OFC222_reset         | A ^ -> Y v  | CLKINVX2TR | 0.095 |   0.503 |    0.581 | 
     | PLACEDFE_OFC227_reset         | A v -> Y ^  | CLKINVX4TR | 0.100 |   0.602 |    0.681 | 
     | PLACEDFE_OFC29_FE_DBTN3_reset | A ^ -> Y ^  | BUFX4TR    | 0.145 |   0.748 |    0.826 | 
     | U1178                         | B0 ^ -> Y v | OAI21X1TR  | 0.061 |   0.809 |    0.887 | 
     | PLACEDFE_OFC205_n903          | A v -> Y ^  | CLKINVX2TR | 0.147 |   0.956 |    1.034 | 
     | PLACEDFE_OFC207_n903          | A ^ -> Y v  | CLKINVX2TR | 0.123 |   1.079 |    1.157 | 
     | U1343                         | A0 v -> Y v | AO22X1TR   | 0.166 |   1.245 |    1.323 | 
     | clk_r_REG388_S1               | D v         | DFFQX1TR   | 0.000 |   1.245 |    1.323 | 
     +---------------------------------------------------------------------------------------+ 
Path 60: MET Setup Check with Pin clk_r_REG210_S1/CK 
Endpoint:   clk_r_REG210_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.011
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.324
- Arrival Time                  1.246
= Slack Time                    0.079
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.019
     = Beginpoint Arrival Time            0.119
     +---------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                               |             |            |       |  Time   |   Time   | 
     |-------------------------------+-------------+------------+-------+---------+----------| 
     |                               | reset v     |            |       |   0.119 |    0.198 | 
     | PLACEDFE_OFC216_reset         | A v -> Y ^  | INVX4TR    | 0.070 |   0.190 |    0.268 | 
     | PLACEDFE_OFC217_reset         | A ^ -> Y ^  | CLKBUFX3TR | 0.218 |   0.408 |    0.487 | 
     | PLACEDFE_OFC222_reset         | A ^ -> Y v  | CLKINVX2TR | 0.095 |   0.503 |    0.581 | 
     | PLACEDFE_OFC227_reset         | A v -> Y ^  | CLKINVX4TR | 0.100 |   0.602 |    0.681 | 
     | PLACEDFE_OFC29_FE_DBTN3_reset | A ^ -> Y ^  | BUFX4TR    | 0.145 |   0.748 |    0.826 | 
     | U1175                         | B0 ^ -> Y v | OAI21X1TR  | 0.067 |   0.815 |    0.894 | 
     | PLACEDFE_OFC197_n901          | A v -> Y ^  | CLKINVX2TR | 0.188 |   1.003 |    1.082 | 
     | PLACEDFE_OFC198_n901          | A ^ -> Y v  | CLKINVX2TR | 0.084 |   1.087 |    1.166 | 
     | U1218                         | A0 v -> Y v | AO22X1TR   | 0.158 |   1.246 |    1.324 | 
     | clk_r_REG210_S1               | D v         | DFFQX1TR   | 0.000 |   1.246 |    1.324 | 
     +---------------------------------------------------------------------------------------+ 
Path 61: MET Setup Check with Pin clk_r_REG168_S1/CK 
Endpoint:   clk_r_REG168_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.010
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.324
- Arrival Time                  1.244
= Slack Time                    0.080
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.019
     = Beginpoint Arrival Time            0.119
     +---------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                               |             |            |       |  Time   |   Time   | 
     |-------------------------------+-------------+------------+-------+---------+----------| 
     |                               | reset v     |            |       |   0.119 |    0.199 | 
     | PLACEDFE_OFC216_reset         | A v -> Y ^  | INVX4TR    | 0.070 |   0.190 |    0.270 | 
     | PLACEDFE_OFC217_reset         | A ^ -> Y ^  | CLKBUFX3TR | 0.218 |   0.408 |    0.488 | 
     | PLACEDFE_OFC222_reset         | A ^ -> Y v  | CLKINVX2TR | 0.095 |   0.503 |    0.583 | 
     | PLACEDFE_OFC227_reset         | A v -> Y ^  | CLKINVX4TR | 0.100 |   0.602 |    0.682 | 
     | PLACEDFE_OFC29_FE_DBTN3_reset | A ^ -> Y ^  | BUFX4TR    | 0.145 |   0.748 |    0.828 | 
     | U1178                         | B0 ^ -> Y v | OAI21X1TR  | 0.061 |   0.809 |    0.889 | 
     | PLACEDFE_OFC205_n903          | A v -> Y ^  | CLKINVX2TR | 0.147 |   0.956 |    1.036 | 
     | PLACEDFE_OFC207_n903          | A ^ -> Y v  | CLKINVX2TR | 0.123 |   1.079 |    1.159 | 
     | U1179                         | A0 v -> Y v | AO22X1TR   | 0.165 |   1.244 |    1.324 | 
     | clk_r_REG168_S1               | D v         | DFFQX1TR   | 0.000 |   1.244 |    1.324 | 
     +---------------------------------------------------------------------------------------+ 
Path 62: MET Setup Check with Pin clk_r_REG327_S1/CK 
Endpoint:   clk_r_REG327_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.001
- Setup                         0.103
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.298
- Arrival Time                  1.218
= Slack Time                    0.081
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.019
     = Beginpoint Arrival Time            0.119
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                       |             |           |       |  Time   |   Time   | 
     |-----------------------+-------------+-----------+-------+---------+----------| 
     |                       | reset v     |           |       |   0.119 |    0.200 | 
     | PLACEDFE_OFC216_reset | A v -> Y ^  | INVX4TR   | 0.070 |   0.190 |    0.270 | 
     | PLACEDFE_OFC220_reset | A ^ -> Y v  | INVX4TR   | 0.069 |   0.258 |    0.339 | 
     | PLACEDFE_OFC4_reset   | A v -> Y v  | BUFX3TR   | 0.141 |   0.399 |    0.480 | 
     | PLACEDFE_OFC6_reset   | A v -> Y v  | BUFX4TR   | 0.136 |   0.535 |    0.615 | 
     | U283                  | B v -> Y ^  | NOR2BX1TR | 0.315 |   0.850 |    0.930 | 
     | PLACEDFE_OFC84_n941   | A ^ -> Y ^  | BUFX3TR   | 0.233 |   1.082 |    1.163 | 
     | U1275                 | A1 ^ -> Y ^ | AO22X1TR  | 0.135 |   1.218 |    1.298 | 
     | clk_r_REG327_S1       | D ^         | DFFQX1TR  | 0.000 |   1.218 |    1.298 | 
     +------------------------------------------------------------------------------+ 
Path 63: MET Setup Check with Pin PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG113_
S2/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG113_S2/D (^) checked with 
leading edge of 'clk'
Beginpoint: clk_r_REG112_S1/Q                                  (v) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.001
- Setup                         0.085
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.316
- Arrival Time                  1.235
= Slack Time                    0.082
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                  |             |           |       |  Time   |   Time   | 
     |--------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG112_S1                                  | CK ^        |           |       |   0.000 |    0.082 | 
     | clk_r_REG112_S1                                  | CK ^ -> Q v | DFFQX4TR  | 0.317 |   0.317 |    0.398 | 
     | U734                                             | A0 v -> Y v | AO22X4TR  | 0.134 |   0.451 |    0.532 | 
     | U506                                             | B v -> Y v  | XNOR2X1TR | 0.134 |   0.585 |    0.666 | 
     | U1020                                            | B0 v -> Y ^ | OAI22X2TR | 0.127 |   0.712 |    0.793 | 
     | U1111                                            | B ^ -> S ^  | ADDFHX1TR | 0.210 |   0.922 |    1.004 | 
     | U1022                                            | A ^ -> Y v  | NAND2X1TR | 0.067 |   0.989 |    1.070 | 
     | U1114                                            | A1 v -> Y v | OA21XLTR  | 0.188 |   1.177 |    1.258 | 
     | U1115                                            | B0 v -> Y ^ | OAI21X1TR | 0.058 |   1.234 |    1.316 | 
     | PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG113_S2 | D ^         | DFFHQX1TR | 0.000 |   1.235 |    1.316 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 64: MET Setup Check with Pin PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG75_
S3/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG75_S3/D (^) checked with  
leading edge of 'clk'
Beginpoint: clk_r_REG245_S2/Q                                 (v) triggered by  
leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.002
- Setup                         0.103
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.300
- Arrival Time                  1.218
= Slack Time                    0.082
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.004
     = Beginpoint Arrival Time       0.004
     +--------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                 |             |           |       |  Time   |   Time   | 
     |-------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG245_S2                                 | CK ^        |           |       |   0.004 |    0.086 | 
     | clk_r_REG245_S2                                 | CK ^ -> Q v | DFFQX1TR  | 0.283 |   0.287 |    0.369 | 
     | U937                                            | B1 v -> Y v | AO22X4TR  | 0.172 |   0.459 |    0.541 | 
     | U946                                            | B v -> Y v  | XNOR2X1TR | 0.141 |   0.600 |    0.681 | 
     | U947                                            | B1 v -> Y ^ | OAI22X1TR | 0.210 |   0.809 |    0.891 | 
     | U948                                            | B ^ -> Y ^  | XNOR2X1TR | 0.199 |   1.008 |    1.090 | 
     | U1121                                           | B ^ -> S v  | ADDFHX2TR | 0.159 |   1.167 |    1.249 | 
     | U1122                                           | B v -> Y ^  | NAND2X1TR | 0.051 |   1.218 |    1.300 | 
     | PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG75_S3 | D ^         | DFFQX1TR  | 0.000 |   1.218 |    1.300 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 65: MET Setup Check with Pin clk_r_REG344_S1/CK 
Endpoint:   clk_r_REG344_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.013
- Setup                         0.086
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.327
- Arrival Time                  1.245
= Slack Time                    0.082
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.019
     = Beginpoint Arrival Time            0.119
     +---------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                               |             |            |       |  Time   |   Time   | 
     |-------------------------------+-------------+------------+-------+---------+----------| 
     |                               | reset v     |            |       |   0.119 |    0.201 | 
     | PLACEDFE_OFC216_reset         | A v -> Y ^  | INVX4TR    | 0.070 |   0.190 |    0.272 | 
     | PLACEDFE_OFC217_reset         | A ^ -> Y ^  | CLKBUFX3TR | 0.218 |   0.408 |    0.490 | 
     | PLACEDFE_OFC222_reset         | A ^ -> Y v  | CLKINVX2TR | 0.095 |   0.503 |    0.585 | 
     | PLACEDFE_OFC227_reset         | A v -> Y ^  | CLKINVX4TR | 0.100 |   0.602 |    0.684 | 
     | PLACEDFE_OFC29_FE_DBTN3_reset | A ^ -> Y ^  | BUFX4TR    | 0.145 |   0.748 |    0.830 | 
     | U1178                         | B0 ^ -> Y v | OAI21X1TR  | 0.061 |   0.809 |    0.891 | 
     | PLACEDFE_OFC205_n903          | A v -> Y ^  | CLKINVX2TR | 0.147 |   0.956 |    1.038 | 
     | PLACEDFE_OFC207_n903          | A ^ -> Y v  | CLKINVX2TR | 0.123 |   1.079 |    1.161 | 
     | U1312                         | A0 v -> Y v | AO22X1TR   | 0.166 |   1.245 |    1.327 | 
     | clk_r_REG344_S1               | D v         | DFFQX1TR   | 0.000 |   1.245 |    1.327 | 
     +---------------------------------------------------------------------------------------+ 
Path 66: MET Setup Check with Pin clk_r_REG365_S1/CK 
Endpoint:   clk_r_REG365_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset             (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.012
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.323
- Arrival Time                  1.241
= Slack Time                    0.082
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.043
     = Beginpoint Arrival Time            0.143
     +-------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+---------+----------| 
     |                       | reset ^     |            |       |   0.143 |    0.225 | 
     | PLACEDFE_OFC216_reset | A ^ -> Y v  | INVX4TR    | 0.049 |   0.193 |    0.275 | 
     | PLACEDFE_OFC217_reset | A v -> Y v  | CLKBUFX3TR | 0.211 |   0.403 |    0.486 | 
     | PLACEDFE_OFC222_reset | A v -> Y ^  | CLKINVX2TR | 0.105 |   0.509 |    0.591 | 
     | PLACEDFE_OFC227_reset | A ^ -> Y v  | CLKINVX4TR | 0.091 |   0.600 |    0.682 | 
     | U116                  | B0 v -> Y ^ | OAI21X1TR  | 0.108 |   0.708 |    0.790 | 
     | PLACEDFE_OFC212_n880  | A ^ -> Y ^  | CLKBUFX2TR | 0.215 |   0.923 |    1.005 | 
     | PLACEDFE_OFC213_n880  | A ^ -> Y v  | INVX2TR    | 0.111 |   1.034 |    1.116 | 
     | U1300                 | B0 v -> Y v | AO22X1TR   | 0.207 |   1.241 |    1.323 | 
     | clk_r_REG365_S1       | D v         | DFFQX1TR   | 0.000 |   1.241 |    1.323 | 
     +-------------------------------------------------------------------------------+ 
Path 67: MET Setup Check with Pin clk_r_REG379_S2/CK 
Endpoint:   clk_r_REG379_S2/D     (^) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_rdb_addr__1_ (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.011
- Setup                         0.122
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.290
- Arrival Time                  1.206
= Slack Time                    0.083
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.057
     = Beginpoint Arrival Time            0.157
     +-----------------------------------------------------------------------------------------------------------+ 
     |               Instance                |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                                       |                         |            |       |  Time   |   Time   | 
     |---------------------------------------+-------------------------+------------+-------+---------+----------| 
     |                                       | pe_in_pk_rdb_addr__1_ ^ |            |       |   0.157 |    0.240 | 
     | PLACEDFE_OCPC231_pe_in_pk_rdb_addr__1 | A ^ -> Y ^              | CLKBUFX2TR | 0.124 |   0.281 |    0.364 | 
     | U255                                  | A ^ -> Y ^              | AND2X2TR   | 0.079 |   0.360 |    0.443 | 
     | U653                                  | B ^ -> Y ^              | AND2X2TR   | 0.296 |   0.656 |    0.739 | 
     | PLACEDFE_OFC79_n155                   | A ^ -> Y v              | CLKINVX2TR | 0.093 |   0.749 |    0.832 | 
     | PLACEDFE_OFC80_n155                   | A v -> Y ^              | INVX2TR    | 0.217 |   0.965 |    1.048 | 
     | U1679                                 | A0 ^ -> Y v             | AOI22X1TR  | 0.074 |   1.040 |    1.123 | 
     | U1682                                 | B v -> Y ^              | NAND4X1TR  | 0.166 |   1.206 |    1.289 | 
     | clk_r_REG379_S2                       | D ^                     | DFFQX1TR   | 0.001 |   1.206 |    1.290 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 68: MET Setup Check with Pin clk_r_REG277_S1/CK 
Endpoint:   clk_r_REG277_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset             (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.012
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.324
- Arrival Time                  1.241
= Slack Time                    0.083
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.043
     = Beginpoint Arrival Time            0.143
     +-------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+---------+----------| 
     |                       | reset ^     |            |       |   0.143 |    0.227 | 
     | PLACEDFE_OFC216_reset | A ^ -> Y v  | INVX4TR    | 0.049 |   0.193 |    0.276 | 
     | PLACEDFE_OFC217_reset | A v -> Y v  | CLKBUFX3TR | 0.211 |   0.403 |    0.487 | 
     | PLACEDFE_OFC222_reset | A v -> Y ^  | CLKINVX2TR | 0.105 |   0.509 |    0.592 | 
     | PLACEDFE_OFC227_reset | A ^ -> Y v  | CLKINVX4TR | 0.091 |   0.600 |    0.683 | 
     | U116                  | B0 v -> Y ^ | OAI21X1TR  | 0.108 |   0.708 |    0.791 | 
     | PLACEDFE_OFC212_n880  | A ^ -> Y ^  | CLKBUFX2TR | 0.215 |   0.923 |    1.006 | 
     | PLACEDFE_OFC213_n880  | A ^ -> Y v  | INVX2TR    | 0.111 |   1.034 |    1.117 | 
     | U1238                 | B0 v -> Y v | AO22X1TR   | 0.207 |   1.241 |    1.324 | 
     | clk_r_REG277_S1       | D v         | DFFQX1TR   | 0.000 |   1.241 |    1.324 | 
     +-------------------------------------------------------------------------------+ 
Path 69: MET Setup Check with Pin clk_r_REG474_S1/CK 
Endpoint:   clk_r_REG474_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset             (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.012
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.325
- Arrival Time                  1.242
= Slack Time                    0.084
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.043
     = Beginpoint Arrival Time            0.143
     +---------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                               |             |            |       |  Time   |   Time   | 
     |-------------------------------+-------------+------------+-------+---------+----------| 
     |                               | reset ^     |            |       |   0.143 |    0.227 | 
     | PLACEDFE_OFC216_reset         | A ^ -> Y v  | INVX4TR    | 0.049 |   0.193 |    0.276 | 
     | PLACEDFE_OFC217_reset         | A v -> Y v  | CLKBUFX3TR | 0.211 |   0.403 |    0.487 | 
     | PLACEDFE_OFC222_reset         | A v -> Y ^  | CLKINVX2TR | 0.105 |   0.509 |    0.592 | 
     | PLACEDFE_OFC227_reset         | A ^ -> Y v  | CLKINVX4TR | 0.091 |   0.600 |    0.684 | 
     | PLACEDFE_OFC29_FE_DBTN3_reset | A v -> Y v  | BUFX4TR    | 0.128 |   0.728 |    0.811 | 
     | U1175                         | B0 v -> Y ^ | OAI21X1TR  | 0.081 |   0.808 |    0.892 | 
     | PLACEDFE_OFC197_n901          | A ^ -> Y v  | CLKINVX2TR | 0.191 |   0.999 |    1.083 | 
     | U1404                         | B0 v -> Y v | AO22X1TR   | 0.242 |   1.242 |    1.325 | 
     | clk_r_REG474_S1               | D v         | DFFQX1TR   | 0.000 |   1.242 |    1.325 | 
     +---------------------------------------------------------------------------------------+ 
Path 70: MET Setup Check with Pin clk_r_REG298_S1/CK 
Endpoint:   clk_r_REG298_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset             (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.009
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.322
- Arrival Time                  1.239
= Slack Time                    0.084
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.043
     = Beginpoint Arrival Time            0.143
     +---------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                               |             |            |       |  Time   |   Time   | 
     |-------------------------------+-------------+------------+-------+---------+----------| 
     |                               | reset ^     |            |       |   0.143 |    0.227 | 
     | PLACEDFE_OFC216_reset         | A ^ -> Y v  | INVX4TR    | 0.049 |   0.193 |    0.276 | 
     | PLACEDFE_OFC217_reset         | A v -> Y v  | CLKBUFX3TR | 0.211 |   0.403 |    0.487 | 
     | PLACEDFE_OFC222_reset         | A v -> Y ^  | CLKINVX2TR | 0.105 |   0.509 |    0.593 | 
     | PLACEDFE_OFC227_reset         | A ^ -> Y v  | CLKINVX4TR | 0.091 |   0.600 |    0.684 | 
     | PLACEDFE_OFC29_FE_DBTN3_reset | A v -> Y v  | BUFX4TR    | 0.128 |   0.728 |    0.811 | 
     | U1175                         | B0 v -> Y ^ | OAI21X1TR  | 0.081 |   0.808 |    0.892 | 
     | PLACEDFE_OFC197_n901          | A ^ -> Y v  | CLKINVX2TR | 0.191 |   1.000 |    1.083 | 
     | U1280                         | B0 v -> Y v | AO22X1TR   | 0.239 |   1.239 |    1.322 | 
     | clk_r_REG298_S1               | D v         | DFFQX1TR   | 0.000 |   1.239 |    1.322 | 
     +---------------------------------------------------------------------------------------+ 
Path 71: MET Setup Check with Pin clk_r_REG453_S1/CK 
Endpoint:   clk_r_REG453_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset             (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.011
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.323
- Arrival Time                  1.239
= Slack Time                    0.084
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.043
     = Beginpoint Arrival Time            0.143
     +-------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+---------+----------| 
     |                       | reset ^     |            |       |   0.143 |    0.227 | 
     | PLACEDFE_OFC216_reset | A ^ -> Y v  | INVX4TR    | 0.049 |   0.193 |    0.277 | 
     | PLACEDFE_OFC217_reset | A v -> Y v  | CLKBUFX3TR | 0.211 |   0.403 |    0.488 | 
     | PLACEDFE_OFC222_reset | A v -> Y ^  | CLKINVX2TR | 0.105 |   0.509 |    0.593 | 
     | PLACEDFE_OFC227_reset | A ^ -> Y v  | CLKINVX4TR | 0.091 |   0.600 |    0.684 | 
     | U116                  | B0 v -> Y ^ | OAI21X1TR  | 0.108 |   0.708 |    0.792 | 
     | PLACEDFE_OFC212_n880  | A ^ -> Y ^  | CLKBUFX2TR | 0.215 |   0.923 |    1.007 | 
     | PLACEDFE_OFC213_n880  | A ^ -> Y v  | INVX2TR    | 0.111 |   1.034 |    1.118 | 
     | U1362                 | B0 v -> Y v | AO22X1TR   | 0.205 |   1.239 |    1.323 | 
     | clk_r_REG453_S1       | D v         | DFFQX1TR   | 0.000 |   1.239 |    1.323 | 
     +-------------------------------------------------------------------------------+ 
Path 72: MET Setup Check with Pin clk_r_REG166_S1/CK 
Endpoint:   clk_r_REG166_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset             (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.009
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.322
- Arrival Time                  1.238
= Slack Time                    0.084
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.043
     = Beginpoint Arrival Time            0.143
     +---------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                               |             |            |       |  Time   |   Time   | 
     |-------------------------------+-------------+------------+-------+---------+----------| 
     |                               | reset ^     |            |       |   0.143 |    0.228 | 
     | PLACEDFE_OFC216_reset         | A ^ -> Y v  | INVX4TR    | 0.049 |   0.193 |    0.277 | 
     | PLACEDFE_OFC217_reset         | A v -> Y v  | CLKBUFX3TR | 0.211 |   0.403 |    0.488 | 
     | PLACEDFE_OFC222_reset         | A v -> Y ^  | CLKINVX2TR | 0.105 |   0.509 |    0.593 | 
     | PLACEDFE_OFC227_reset         | A ^ -> Y v  | CLKINVX4TR | 0.091 |   0.600 |    0.684 | 
     | PLACEDFE_OFC29_FE_DBTN3_reset | A v -> Y v  | BUFX4TR    | 0.128 |   0.728 |    0.812 | 
     | U1175                         | B0 v -> Y ^ | OAI21X1TR  | 0.081 |   0.808 |    0.893 | 
     | PLACEDFE_OFC197_n901          | A ^ -> Y v  | CLKINVX2TR | 0.191 |   1.000 |    1.084 | 
     | U1176                         | B0 v -> Y v | AO22X1TR   | 0.239 |   1.238 |    1.322 | 
     | clk_r_REG166_S1               | D v         | DFFQX1TR   | 0.000 |   1.238 |    1.322 | 
     +---------------------------------------------------------------------------------------+ 
Path 73: MET Setup Check with Pin clk_r_REG189_S1/CK 
Endpoint:   clk_r_REG189_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset             (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.011
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.324
- Arrival Time                  1.239
= Slack Time                    0.085
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.043
     = Beginpoint Arrival Time            0.143
     +-------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+---------+----------| 
     |                       | reset ^     |            |       |   0.143 |    0.228 | 
     | PLACEDFE_OFC216_reset | A ^ -> Y v  | INVX4TR    | 0.049 |   0.193 |    0.277 | 
     | PLACEDFE_OFC217_reset | A v -> Y v  | CLKBUFX3TR | 0.211 |   0.403 |    0.488 | 
     | PLACEDFE_OFC222_reset | A v -> Y ^  | CLKINVX2TR | 0.105 |   0.509 |    0.593 | 
     | PLACEDFE_OFC227_reset | A ^ -> Y v  | CLKINVX4TR | 0.091 |   0.600 |    0.685 | 
     | U116                  | B0 v -> Y ^ | OAI21X1TR  | 0.108 |   0.708 |    0.792 | 
     | PLACEDFE_OFC212_n880  | A ^ -> Y ^  | CLKBUFX2TR | 0.215 |   0.923 |    1.007 | 
     | PLACEDFE_OFC213_n880  | A ^ -> Y v  | INVX2TR    | 0.111 |   1.034 |    1.118 | 
     | U1156                 | B0 v -> Y v | AO22X1TR   | 0.205 |   1.239 |    1.324 | 
     | clk_r_REG189_S1       | D v         | DFFQX1TR   | 0.000 |   1.239 |    1.324 | 
     +-------------------------------------------------------------------------------+ 
Path 74: MET Setup Check with Pin clk_r_REG312_S1/CK 
Endpoint:   clk_r_REG312_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset             (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.001
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.313
- Arrival Time                  1.228
= Slack Time                    0.085
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.043
     = Beginpoint Arrival Time            0.143
     +---------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                               |             |            |       |  Time   |   Time   | 
     |-------------------------------+-------------+------------+-------+---------+----------| 
     |                               | reset ^     |            |       |   0.143 |    0.229 | 
     | PLACEDFE_OFC216_reset         | A ^ -> Y v  | INVX4TR    | 0.049 |   0.193 |    0.278 | 
     | PLACEDFE_OFC217_reset         | A v -> Y v  | CLKBUFX3TR | 0.211 |   0.403 |    0.489 | 
     | PLACEDFE_OFC31_FE_DBTN3_reset | A v -> Y v  | CLKBUFX2TR | 0.286 |   0.689 |    0.775 | 
     | U103                          | B0 v -> Y ^ | OAI21X2TR  | 0.212 |   0.901 |    0.987 | 
     | PLACEDFE_OFC75_n924           | A ^ -> Y v  | INVX2TR    | 0.116 |   1.017 |    1.103 | 
     | U1291                         | B0 v -> Y v | AO22X1TR   | 0.210 |   1.228 |    1.313 | 
     | clk_r_REG312_S1               | D v         | DFFQX1TR   | 0.000 |   1.228 |    1.313 | 
     +---------------------------------------------------------------------------------------+ 
Path 75: MET Setup Check with Pin clk_r_REG533_S1/CK 
Endpoint:   clk_r_REG533_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset             (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.011
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.324
- Arrival Time                  1.238
= Slack Time                    0.086
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.043
     = Beginpoint Arrival Time            0.143
     +-------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+---------+----------| 
     |                       | reset ^     |            |       |   0.143 |    0.229 | 
     | PLACEDFE_OFC216_reset | A ^ -> Y v  | INVX4TR    | 0.049 |   0.193 |    0.278 | 
     | PLACEDFE_OFC217_reset | A v -> Y v  | CLKBUFX3TR | 0.211 |   0.403 |    0.489 | 
     | PLACEDFE_OFC222_reset | A v -> Y ^  | CLKINVX2TR | 0.105 |   0.509 |    0.595 | 
     | PLACEDFE_OFC227_reset | A ^ -> Y v  | CLKINVX4TR | 0.091 |   0.600 |    0.686 | 
     | U116                  | B0 v -> Y ^ | OAI21X1TR  | 0.108 |   0.708 |    0.793 | 
     | PLACEDFE_OFC212_n880  | A ^ -> Y ^  | CLKBUFX2TR | 0.215 |   0.923 |    1.008 | 
     | PLACEDFE_OFC213_n880  | A ^ -> Y v  | INVX2TR    | 0.111 |   1.034 |    1.119 | 
     | U1445                 | B0 v -> Y v | AO22X1TR   | 0.204 |   1.238 |    1.324 | 
     | clk_r_REG533_S1       | D v         | DFFQX1TR   | 0.000 |   1.238 |    1.324 | 
     +-------------------------------------------------------------------------------+ 
Path 76: MET Setup Check with Pin clk_r_REG380_S1/CK 
Endpoint:   clk_r_REG380_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.001
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.313
- Arrival Time                  1.226
= Slack Time                    0.086
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.019
     = Beginpoint Arrival Time            0.119
     +---------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                               |             |            |       |  Time   |   Time   | 
     |-------------------------------+-------------+------------+-------+---------+----------| 
     |                               | reset v     |            |       |   0.119 |    0.206 | 
     | PLACEDFE_OFC216_reset         | A v -> Y ^  | INVX4TR    | 0.070 |   0.190 |    0.276 | 
     | PLACEDFE_OFC217_reset         | A ^ -> Y ^  | CLKBUFX3TR | 0.218 |   0.408 |    0.494 | 
     | PLACEDFE_OFC222_reset         | A ^ -> Y v  | CLKINVX2TR | 0.095 |   0.503 |    0.589 | 
     | PLACEDFE_OFC227_reset         | A v -> Y ^  | CLKINVX4TR | 0.100 |   0.602 |    0.689 | 
     | PLACEDFE_OFC29_FE_DBTN3_reset | A ^ -> Y ^  | BUFX4TR    | 0.145 |   0.748 |    0.834 | 
     | U300                          | B0 ^ -> Y v | OAI21X1TR  | 0.067 |   0.814 |    0.901 | 
     | PLACEDFE_OFC191_n928          | A v -> Y ^  | INVX2TR    | 0.167 |   0.981 |    1.068 | 
     | PLACEDFE_OFC196_n928          | A ^ -> Y v  | CLKINVX2TR | 0.085 |   1.066 |    1.153 | 
     | U560                          | A0 v -> Y v | AO22X1TR   | 0.160 |   1.226 |    1.313 | 
     | clk_r_REG380_S1               | D v         | DFFQX1TR   | 0.000 |   1.226 |    1.313 | 
     +---------------------------------------------------------------------------------------+ 
Path 77: MET Setup Check with Pin clk_r_REG342_S1/CK 
Endpoint:   clk_r_REG342_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset             (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.011
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.324
- Arrival Time                  1.237
= Slack Time                    0.086
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.043
     = Beginpoint Arrival Time            0.143
     +---------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                               |             |            |       |  Time   |   Time   | 
     |-------------------------------+-------------+------------+-------+---------+----------| 
     |                               | reset ^     |            |       |   0.143 |    0.230 | 
     | PLACEDFE_OFC216_reset         | A ^ -> Y v  | INVX4TR    | 0.049 |   0.193 |    0.279 | 
     | PLACEDFE_OFC217_reset         | A v -> Y v  | CLKBUFX3TR | 0.211 |   0.403 |    0.490 | 
     | PLACEDFE_OFC222_reset         | A v -> Y ^  | CLKINVX2TR | 0.105 |   0.509 |    0.595 | 
     | PLACEDFE_OFC227_reset         | A ^ -> Y v  | CLKINVX4TR | 0.091 |   0.600 |    0.686 | 
     | PLACEDFE_OFC29_FE_DBTN3_reset | A v -> Y v  | BUFX4TR    | 0.128 |   0.728 |    0.814 | 
     | U1175                         | B0 v -> Y ^ | OAI21X1TR  | 0.081 |   0.808 |    0.895 | 
     | PLACEDFE_OFC197_n901          | A ^ -> Y v  | CLKINVX2TR | 0.191 |   1.000 |    1.086 | 
     | U1311                         | B0 v -> Y v | AO22X1TR   | 0.238 |   1.237 |    1.324 | 
     | clk_r_REG342_S1               | D v         | DFFQX1TR   | 0.000 |   1.237 |    1.324 | 
     +---------------------------------------------------------------------------------------+ 
Path 78: MET Setup Check with Pin PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG98_
S2/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG98_S2/D (v) checked with  
leading edge of 'clk'
Beginpoint: clk_r_REG446_S2/Q                                 (v) triggered by  
leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.001
- Setup                         0.086
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.316
- Arrival Time                  1.229
= Slack Time                    0.087
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +--------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                 |             |           |       |  Time   |   Time   | 
     |-------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG446_S2                                 | CK ^        |           |       |   0.014 |    0.101 | 
     | clk_r_REG446_S2                                 | CK ^ -> Q v | DFFQX1TR  | 0.293 |   0.307 |    0.394 | 
     | U687                                            | B1 v -> Y v | AO22X4TR  | 0.177 |   0.484 |    0.571 | 
     | U868                                            | B v -> Y v  | XNOR2X1TR | 0.130 |   0.614 |    0.701 | 
     | U871                                            | B1 v -> Y ^ | OAI22X2TR | 0.123 |   0.737 |    0.824 | 
     | U902                                            | A ^ -> S ^  | ADDHX1TR  | 0.101 |   0.837 |    0.924 | 
     | U1103                                           | CI ^ -> S v | ADDFHX2TR | 0.155 |   0.992 |    1.079 | 
     | U904                                            | A v -> Y ^  | NAND2X1TR | 0.078 |   1.070 |    1.157 | 
     | U908                                            | A ^ -> Y v  | INVX1TR   | 0.033 |   1.103 |    1.190 | 
     | U909                                            | B0 v -> Y ^ | AOI21X1TR | 0.077 |   1.181 |    1.267 | 
     | U910                                            | B0 ^ -> Y v | OAI21X1TR | 0.048 |   1.229 |    1.315 | 
     | PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG98_S2 | D v         | DFFQX1TR  | 0.000 |   1.229 |    1.316 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 79: MET Setup Check with Pin clk_r_REG313_S1/CK 
Endpoint:   clk_r_REG313_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time         -0.000
- Setup                         0.103
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.297
- Arrival Time                  1.210
= Slack Time                    0.087
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.019
     = Beginpoint Arrival Time            0.119
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                       |             |           |       |  Time   |   Time   | 
     |-----------------------+-------------+-----------+-------+---------+----------| 
     |                       | reset v     |           |       |   0.119 |    0.207 | 
     | PLACEDFE_OFC216_reset | A v -> Y ^  | INVX4TR   | 0.070 |   0.190 |    0.277 | 
     | PLACEDFE_OFC220_reset | A ^ -> Y v  | INVX4TR   | 0.069 |   0.258 |    0.346 | 
     | PLACEDFE_OFC4_reset   | A v -> Y v  | BUFX3TR   | 0.141 |   0.399 |    0.486 | 
     | PLACEDFE_OFC6_reset   | A v -> Y v  | BUFX4TR   | 0.136 |   0.535 |    0.622 | 
     | U283                  | B v -> Y ^  | NOR2BX1TR | 0.315 |   0.850 |    0.937 | 
     | PLACEDFE_OFC84_n941   | A ^ -> Y ^  | BUFX3TR   | 0.233 |   1.082 |    1.170 | 
     | U1292                 | A1 ^ -> Y ^ | AO22X1TR  | 0.127 |   1.210 |    1.297 | 
     | clk_r_REG313_S1       | D ^         | DFFQX1TR  | 0.000 |   1.210 |    1.297 | 
     +------------------------------------------------------------------------------+ 
Path 80: MET Setup Check with Pin clk_r_REG398_S1/CK 
Endpoint:   clk_r_REG398_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset             (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.012
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.324
- Arrival Time                  1.237
= Slack Time                    0.087
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.043
     = Beginpoint Arrival Time            0.143
     +-------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+---------+----------| 
     |                       | reset ^     |            |       |   0.143 |    0.231 | 
     | PLACEDFE_OFC216_reset | A ^ -> Y v  | INVX4TR    | 0.049 |   0.193 |    0.280 | 
     | PLACEDFE_OFC220_reset | A v -> Y ^  | INVX4TR    | 0.104 |   0.296 |    0.384 | 
     | PLACEDFE_OFC4_reset   | A ^ -> Y ^  | BUFX3TR    | 0.188 |   0.485 |    0.572 | 
     | PLACEDFE_OFC6_reset   | A ^ -> Y ^  | BUFX4TR    | 0.169 |   0.654 |    0.741 | 
     | U108                  | B ^ -> Y v  | NOR2BX1TR  | 0.113 |   0.767 |    0.854 | 
     | PLACEDFE_OFC89_n945   | A v -> Y v  | CLKBUFX2TR | 0.242 |   1.009 |    1.097 | 
     | U1351                 | A1 v -> Y v | AO22X1TR   | 0.227 |   1.237 |    1.324 | 
     | clk_r_REG398_S1       | D v         | DFFQX1TR   | 0.000 |   1.237 |    1.324 | 
     +-------------------------------------------------------------------------------+ 
Path 81: MET Setup Check with Pin clk_r_REG429_S2/CK 
Endpoint:   clk_r_REG429_S2/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_rdb_addr__2_ (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.009
- Setup                         0.098
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.311
- Arrival Time                  1.224
= Slack Time                    0.087
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.052
     = Beginpoint Arrival Time            0.152
     +-----------------------------------------------------------------------------------------------------------+ 
     |               Instance                |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                                       |                         |            |       |  Time   |   Time   | 
     |---------------------------------------+-------------------------+------------+-------+---------+----------| 
     |                                       | pe_in_pk_rdb_addr__2_ ^ |            |       |   0.152 |    0.240 | 
     | PLACEDFE_OCPC232_pe_in_pk_rdb_addr__2 | A ^ -> Y ^              | CLKBUFX2TR | 0.118 |   0.271 |    0.358 | 
     | U649                                  | B ^ -> Y v              | NOR3X1TR   | 0.045 |   0.315 |    0.403 | 
     | PLACEDFE_OFC165_n153                  | A v -> Y v              | CLKBUFX2TR | 0.288 |   0.604 |    0.691 | 
     | PLACEDFE_OFC166_n153                  | A v -> Y v              | CLKBUFX2TR | 0.296 |   0.900 |    0.987 | 
     | U1564                                 | A0 v -> Y ^             | AOI22X1TR  | 0.228 |   1.128 |    1.215 | 
     | U1568                                 | A ^ -> Y v              | NAND4X1TR  | 0.095 |   1.223 |    1.311 | 
     | clk_r_REG429_S2                       | D v                     | DFFQX1TR   | 0.000 |   1.224 |    1.311 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 82: MET Setup Check with Pin clk_r_REG275_S1/CK 
Endpoint:   clk_r_REG275_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__1_ (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.012
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.325
- Arrival Time                  1.237
= Slack Time                    0.088
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.092
     = Beginpoint Arrival Time            0.192
     +------------------------------------------------------------------------------------------+ 
     |       Instance       |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                      |                         |            |       |  Time   |   Time   | 
     |----------------------+-------------------------+------------+-------+---------+----------| 
     |                      | pe_in_pk_wrb_addr__1_ ^ |            |       |   0.192 |    0.280 | 
     | U378                 | A ^ -> Y v              | INVX2TR    | 0.069 |   0.262 |    0.349 | 
     | U1145                | B v -> Y ^              | NAND3X1TR  | 0.089 |   0.350 |    0.438 | 
     | U1146                | A ^ -> Y v              | NAND2X2TR  | 0.068 |   0.419 |    0.506 | 
     | U634                 | A v -> Y ^              | NAND2X1TR  | 0.281 |   0.699 |    0.787 | 
     | U98                  | A1 ^ -> Y v             | OAI21X1TR  | 0.129 |   0.829 |    0.916 | 
     | PLACEDFE_OFC148_n877 | A v -> Y ^              | INVX2TR    | 0.146 |   0.975 |    1.063 | 
     | PLACEDFE_OFC149_n877 | A ^ -> Y v              | CLKINVX2TR | 0.096 |   1.071 |    1.159 | 
     | U1236                | A0 v -> Y v             | AO22X1TR   | 0.166 |   1.237 |    1.325 | 
     | clk_r_REG275_S1      | D v                     | DFFQX1TR   | 0.000 |   1.237 |    1.325 | 
     +------------------------------------------------------------------------------------------+ 
Path 83: MET Setup Check with Pin clk_r_REG410_S1/CK 
Endpoint:   clk_r_REG410_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset             (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.012
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.324
- Arrival Time                  1.235
= Slack Time                    0.089
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.043
     = Beginpoint Arrival Time            0.143
     +-------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+---------+----------| 
     |                       | reset ^     |            |       |   0.143 |    0.233 | 
     | PLACEDFE_OFC216_reset | A ^ -> Y v  | INVX4TR    | 0.049 |   0.193 |    0.282 | 
     | PLACEDFE_OFC220_reset | A v -> Y ^  | INVX4TR    | 0.104 |   0.296 |    0.386 | 
     | PLACEDFE_OFC4_reset   | A ^ -> Y ^  | BUFX3TR    | 0.188 |   0.485 |    0.574 | 
     | PLACEDFE_OFC6_reset   | A ^ -> Y ^  | BUFX4TR    | 0.169 |   0.654 |    0.743 | 
     | U108                  | B ^ -> Y v  | NOR2BX1TR  | 0.113 |   0.767 |    0.856 | 
     | PLACEDFE_OFC89_n945   | A v -> Y v  | CLKBUFX2TR | 0.242 |   1.009 |    1.099 | 
     | U1332                 | A1 v -> Y v | AO22X1TR   | 0.226 |   1.235 |    1.324 | 
     | clk_r_REG410_S1       | D v         | DFFQX1TR   | 0.000 |   1.235 |    1.324 | 
     +-------------------------------------------------------------------------------+ 
Path 84: MET Setup Check with Pin clk_r_REG288_S1/CK 
Endpoint:   clk_r_REG288_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset             (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.004
- Setup                         0.089
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.315
- Arrival Time                  1.225
= Slack Time                    0.090
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.043
     = Beginpoint Arrival Time            0.143
     +-------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+---------+----------| 
     |                       | reset ^     |            |       |   0.143 |    0.233 | 
     | PLACEDFE_OFC216_reset | A ^ -> Y v  | INVX4TR    | 0.049 |   0.193 |    0.282 | 
     | PLACEDFE_OFC220_reset | A v -> Y ^  | INVX4TR    | 0.104 |   0.296 |    0.386 | 
     | PLACEDFE_OFC4_reset   | A ^ -> Y ^  | BUFX3TR    | 0.188 |   0.485 |    0.574 | 
     | PLACEDFE_OFC6_reset   | A ^ -> Y ^  | BUFX4TR    | 0.169 |   0.654 |    0.743 | 
     | U282                  | B ^ -> Y v  | NOR2BX2TR  | 0.113 |   0.767 |    0.857 | 
     | PLACEDFE_OFC96_n940   | A v -> Y v  | CLKBUFX2TR | 0.238 |   1.005 |    1.094 | 
     | U547                  | A1 v -> Y v | AO22X1TR   | 0.220 |   1.225 |    1.315 | 
     | clk_r_REG288_S1       | D v         | DFFQX1TR   | 0.000 |   1.225 |    1.315 | 
     +-------------------------------------------------------------------------------+ 
Path 85: MET Setup Check with Pin clk_r_REG233_S1/CK 
Endpoint:   clk_r_REG233_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset             (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.011
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.324
- Arrival Time                  1.235
= Slack Time                    0.090
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.043
     = Beginpoint Arrival Time            0.143
     +-------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+---------+----------| 
     |                       | reset ^     |            |       |   0.143 |    0.233 | 
     | PLACEDFE_OFC216_reset | A ^ -> Y v  | INVX4TR    | 0.049 |   0.193 |    0.283 | 
     | PLACEDFE_OFC217_reset | A v -> Y v  | CLKBUFX3TR | 0.211 |   0.403 |    0.493 | 
     | PLACEDFE_OFC222_reset | A v -> Y ^  | CLKINVX2TR | 0.105 |   0.509 |    0.599 | 
     | PLACEDFE_OFC227_reset | A ^ -> Y v  | CLKINVX4TR | 0.091 |   0.600 |    0.690 | 
     | U116                  | B0 v -> Y ^ | OAI21X1TR  | 0.108 |   0.708 |    0.798 | 
     | PLACEDFE_OFC212_n880  | A ^ -> Y ^  | CLKBUFX2TR | 0.215 |   0.923 |    1.012 | 
     | PLACEDFE_OFC213_n880  | A ^ -> Y v  | INVX2TR    | 0.111 |   1.034 |    1.124 | 
     | U1207                 | B0 v -> Y v | AO22X1TR   | 0.201 |   1.235 |    1.324 | 
     | clk_r_REG233_S1       | D v         | DFFQX1TR   | 0.000 |   1.235 |    1.324 | 
     +-------------------------------------------------------------------------------+ 
Path 86: MET Setup Check with Pin clk_r_REG234_S1/CK 
Endpoint:   clk_r_REG234_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__2_ (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.011
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.323
- Arrival Time                  1.233
= Slack Time                    0.090
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.078
     = Beginpoint Arrival Time            0.178
     +------------------------------------------------------------------------------------------+ 
     |       Instance       |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                      |                         |            |       |  Time   |   Time   | 
     |----------------------+-------------------------+------------+-------+---------+----------| 
     |                      | pe_in_pk_wrb_addr__2_ ^ |            |       |   0.178 |    0.268 | 
     | U174                 | A ^ -> Y v              | INVX2TR    | 0.072 |   0.250 |    0.341 | 
     | U377                 | B v -> Y v              | OR3X1TR    | 0.294 |   0.544 |    0.635 | 
     | U322                 | A1 v -> Y ^             | OAI21X1TR  | 0.174 |   0.719 |    0.809 | 
     | PLACEDFE_OFC214_n881 | A ^ -> Y ^              | CLKBUFX2TR | 0.201 |   0.920 |    1.010 | 
     | PLACEDFE_OFC215_n881 | A ^ -> Y v              | INVX2TR    | 0.109 |   1.029 |    1.119 | 
     | U1208                | B0 v -> Y v             | AO22X1TR   | 0.204 |   1.233 |    1.323 | 
     | clk_r_REG234_S1      | D v                     | DFFQX1TR   | 0.000 |   1.233 |    1.323 | 
     +------------------------------------------------------------------------------------------+ 
Path 87: MET Setup Check with Pin PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG102_
S2/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG102_S2/D (^) checked with 
leading edge of 'clk'
Beginpoint: clk_r_REG360_S2/Q                                  (v) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.001
- Setup                         0.104
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.297
- Arrival Time                  1.206
= Slack Time                    0.091
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +----------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                  |             |            |       |  Time   |   Time   | 
     |--------------------------------------------------+-------------+------------+-------+---------+----------| 
     | clk_r_REG360_S2                                  | CK ^        |            |       |   0.014 |    0.105 | 
     | clk_r_REG360_S2                                  | CK ^ -> Q v | DFFQX1TR   | 0.299 |   0.313 |    0.404 | 
     | U698                                             | A1 v -> Y v | AO22X2TR   | 0.200 |   0.513 |    0.604 | 
     | U865                                             | B v -> Y ^  | XNOR2X1TR  | 0.198 |   0.711 |    0.802 | 
     | U866                                             | A1 ^ -> Y v | OAI22X2TR  | 0.085 |   0.797 |    0.887 | 
     | U874                                             | C v -> S ^  | CMPR32X2TR | 0.205 |   1.001 |    1.092 | 
     | U434                                             | CI ^ -> S v | ADDFHX2TR  | 0.145 |   1.146 |    1.237 | 
     | U1104                                            | A v -> Y ^  | NOR2X1TR   | 0.060 |   1.206 |    1.297 | 
     | PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG102_S2 | D ^         | DFFQX1TR   | 0.000 |   1.206 |    1.297 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 88: MET Setup Check with Pin clk_r_REG69_S3/CK 
Endpoint:   clk_r_REG69_S3/D  (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG509_S2/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.003
- Setup                         0.116
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.287
- Arrival Time                  1.196
= Slack Time                    0.091
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.004
     = Beginpoint Arrival Time       0.004
     +------------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                 |             |           |       |  Time   |   Time   | 
     |-----------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG509_S2 | CK ^        |           |       |   0.004 |    0.095 | 
     | clk_r_REG509_S2 | CK ^ -> Q v | DFFQX1TR  | 0.290 |   0.294 |    0.385 | 
     | U808            | B1 v -> Y v | AO22X4TR  | 0.191 |   0.485 |    0.577 | 
     | U516            | B v -> Y v  | XNOR2X1TR | 0.112 |   0.597 |    0.689 | 
     | U432            | A1 v -> Y ^ | OAI22X1TR | 0.161 |   0.758 |    0.850 | 
     | U355            | B ^ -> CO ^ | ADDHX1TR  | 0.149 |   0.908 |    0.999 | 
     | U85             | B ^ -> Y ^  | AND2X2TR  | 0.112 |   1.020 |    1.111 | 
     | U259            | A ^ -> Y v  | INVX2TR   | 0.023 |   1.043 |    1.134 | 
     | U318            | B v -> Y ^  | NAND2X1TR | 0.050 |   1.093 |    1.184 | 
     | U340            | B ^ -> Y ^  | XNOR2X1TR | 0.103 |   1.195 |    1.287 | 
     | clk_r_REG69_S3  | D ^         | DFFQX1TR  | 0.000 |   1.196 |    1.287 | 
     +------------------------------------------------------------------------+ 
Path 89: MET Setup Check with Pin PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG77_
S3/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG77_S3/D (^) checked with  
leading edge of 'clk'
Beginpoint: clk_r_REG509_S2/Q                                 (v) triggered by  
leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.002
- Setup                         0.104
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.298
- Arrival Time                  1.207
= Slack Time                    0.091
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.004
     = Beginpoint Arrival Time       0.004
     +---------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                 |             |            |       |  Time   |   Time   | 
     |-------------------------------------------------+-------------+------------+-------+---------+----------| 
     | clk_r_REG509_S2                                 | CK ^        |            |       |   0.004 |    0.095 | 
     | clk_r_REG509_S2                                 | CK ^ -> Q v | DFFQX1TR   | 0.290 |   0.294 |    0.385 | 
     | U808                                            | B1 v -> Y v | AO22X4TR   | 0.191 |   0.485 |    0.577 | 
     | U319                                            | B v -> Y v  | XNOR2X2TR  | 0.109 |   0.594 |    0.686 | 
     | U933                                            | A1 v -> Y ^ | OAI22X2TR  | 0.121 |   0.715 |    0.807 | 
     | U362                                            | A ^ -> CO ^ | CMPR22X2TR | 0.107 |   0.822 |    0.914 | 
     | U1089                                           | A ^ -> CO ^ | ADDFHX2TR  | 0.200 |   1.022 |    1.113 | 
     | U1120                                           | CI ^ -> S v | ADDFHX4TR  | 0.133 |   1.154 |    1.246 | 
     | U328                                            | A v -> Y ^  | NOR2X1TR   | 0.053 |   1.207 |    1.298 | 
     | PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG77_S3 | D ^         | DFFQX1TR   | 0.000 |   1.207 |    1.298 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 90: MET Setup Check with Pin clk_r_REG396_S1/CK 
Endpoint:   clk_r_REG396_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset             (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.012
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.325
- Arrival Time                  1.234
= Slack Time                    0.091
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.043
     = Beginpoint Arrival Time            0.143
     +-------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+---------+----------| 
     |                       | reset ^     |            |       |   0.143 |    0.235 | 
     | PLACEDFE_OFC216_reset | A ^ -> Y v  | INVX4TR    | 0.049 |   0.193 |    0.284 | 
     | PLACEDFE_OFC220_reset | A v -> Y ^  | INVX4TR    | 0.104 |   0.296 |    0.388 | 
     | PLACEDFE_OFC4_reset   | A ^ -> Y ^  | BUFX3TR    | 0.188 |   0.485 |    0.576 | 
     | PLACEDFE_OFC6_reset   | A ^ -> Y ^  | BUFX4TR    | 0.169 |   0.654 |    0.745 | 
     | U108                  | B ^ -> Y v  | NOR2BX1TR  | 0.113 |   0.767 |    0.858 | 
     | PLACEDFE_OFC89_n945   | A v -> Y v  | CLKBUFX2TR | 0.242 |   1.009 |    1.101 | 
     | U1349                 | A1 v -> Y v | AO22X1TR   | 0.224 |   1.234 |    1.325 | 
     | clk_r_REG396_S1       | D v         | DFFQX1TR   | 0.000 |   1.234 |    1.325 | 
     +-------------------------------------------------------------------------------+ 
Path 91: MET Setup Check with Pin clk_r_REG386_S1/CK 
Endpoint:   clk_r_REG386_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset             (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.011
- Setup                         0.086
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.324
- Arrival Time                  1.233
= Slack Time                    0.092
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.043
     = Beginpoint Arrival Time            0.143
     +---------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                               |             |            |       |  Time   |   Time   | 
     |-------------------------------+-------------+------------+-------+---------+----------| 
     |                               | reset ^     |            |       |   0.143 |    0.235 | 
     | PLACEDFE_OFC216_reset         | A ^ -> Y v  | INVX4TR    | 0.049 |   0.193 |    0.284 | 
     | PLACEDFE_OFC217_reset         | A v -> Y v  | CLKBUFX3TR | 0.211 |   0.403 |    0.495 | 
     | PLACEDFE_OFC222_reset         | A v -> Y ^  | CLKINVX2TR | 0.105 |   0.509 |    0.600 | 
     | PLACEDFE_OFC227_reset         | A ^ -> Y v  | CLKINVX4TR | 0.091 |   0.600 |    0.692 | 
     | PLACEDFE_OFC29_FE_DBTN3_reset | A v -> Y v  | BUFX4TR    | 0.128 |   0.728 |    0.819 | 
     | U1175                         | B0 v -> Y ^ | OAI21X1TR  | 0.081 |   0.808 |    0.900 | 
     | PLACEDFE_OFC197_n901          | A ^ -> Y v  | CLKINVX2TR | 0.191 |   1.000 |    1.091 | 
     | U1342                         | B0 v -> Y v | AO22X1TR   | 0.233 |   1.233 |    1.324 | 
     | clk_r_REG386_S1               | D v         | DFFQX1TR   | 0.000 |   1.233 |    1.324 | 
     +---------------------------------------------------------------------------------------+ 
Path 92: MET Setup Check with Pin clk_r_REG363_S1/CK 
Endpoint:   clk_r_REG363_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__1_ (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.012
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.325
- Arrival Time                  1.234
= Slack Time                    0.092
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.092
     = Beginpoint Arrival Time            0.192
     +------------------------------------------------------------------------------------------+ 
     |       Instance       |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                      |                         |            |       |  Time   |   Time   | 
     |----------------------+-------------------------+------------+-------+---------+----------| 
     |                      | pe_in_pk_wrb_addr__1_ ^ |            |       |   0.192 |    0.284 | 
     | U378                 | A ^ -> Y v              | INVX2TR    | 0.069 |   0.261 |    0.353 | 
     | U1145                | B v -> Y ^              | NAND3X1TR  | 0.089 |   0.350 |    0.442 | 
     | U1146                | A ^ -> Y v              | NAND2X2TR  | 0.068 |   0.418 |    0.510 | 
     | U634                 | A v -> Y ^              | NAND2X1TR  | 0.281 |   0.699 |    0.791 | 
     | U98                  | A1 ^ -> Y v             | OAI21X1TR  | 0.129 |   0.828 |    0.920 | 
     | PLACEDFE_OFC148_n877 | A v -> Y ^              | INVX2TR    | 0.146 |   0.975 |    1.067 | 
     | PLACEDFE_OFC149_n877 | A ^ -> Y v              | CLKINVX2TR | 0.096 |   1.071 |    1.163 | 
     | U1298                | A0 v -> Y v             | AO22X1TR   | 0.163 |   1.234 |    1.325 | 
     | clk_r_REG363_S1      | D v                     | DFFQX1TR   | 0.000 |   1.234 |    1.325 | 
     +------------------------------------------------------------------------------------------+ 
Path 93: MET Setup Check with Pin clk_r_REG411_S1/CK 
Endpoint:   clk_r_REG411_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset             (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.011
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.325
- Arrival Time                  1.233
= Slack Time                    0.092
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.043
     = Beginpoint Arrival Time            0.143
     +-------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+---------+----------| 
     |                       | reset ^     |            |       |   0.143 |    0.235 | 
     | PLACEDFE_OFC216_reset | A ^ -> Y v  | INVX4TR    | 0.049 |   0.193 |    0.284 | 
     | PLACEDFE_OFC220_reset | A v -> Y ^  | INVX4TR    | 0.104 |   0.296 |    0.388 | 
     | PLACEDFE_OFC4_reset   | A ^ -> Y ^  | BUFX3TR    | 0.188 |   0.485 |    0.577 | 
     | PLACEDFE_OFC6_reset   | A ^ -> Y ^  | BUFX4TR    | 0.169 |   0.654 |    0.745 | 
     | U108                  | B ^ -> Y v  | NOR2BX1TR  | 0.113 |   0.767 |    0.859 | 
     | PLACEDFE_OFC89_n945   | A v -> Y v  | CLKBUFX2TR | 0.242 |   1.009 |    1.101 | 
     | U1333                 | A1 v -> Y v | AO22X1TR   | 0.224 |   1.233 |    1.325 | 
     | clk_r_REG411_S1       | D v         | DFFQX1TR   | 0.000 |   1.233 |    1.325 | 
     +-------------------------------------------------------------------------------+ 
Path 94: MET Setup Check with Pin clk_r_REG204_S1/CK 
Endpoint:   clk_r_REG204_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.001
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.314
- Arrival Time                  1.222
= Slack Time                    0.092
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.019
     = Beginpoint Arrival Time            0.119
     +---------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                               |             |            |       |  Time   |   Time   | 
     |-------------------------------+-------------+------------+-------+---------+----------| 
     |                               | reset v     |            |       |   0.119 |    0.211 | 
     | PLACEDFE_OFC216_reset         | A v -> Y ^  | INVX4TR    | 0.070 |   0.190 |    0.281 | 
     | PLACEDFE_OFC217_reset         | A ^ -> Y ^  | CLKBUFX3TR | 0.218 |   0.408 |    0.500 | 
     | PLACEDFE_OFC222_reset         | A ^ -> Y v  | CLKINVX2TR | 0.095 |   0.503 |    0.595 | 
     | PLACEDFE_OFC227_reset         | A v -> Y ^  | CLKINVX4TR | 0.100 |   0.602 |    0.694 | 
     | PLACEDFE_OFC29_FE_DBTN3_reset | A ^ -> Y ^  | BUFX4TR    | 0.145 |   0.748 |    0.840 | 
     | U300                          | B0 ^ -> Y v | OAI21X1TR  | 0.067 |   0.814 |    0.906 | 
     | PLACEDFE_OFC191_n928          | A v -> Y ^  | INVX2TR    | 0.167 |   0.981 |    1.073 | 
     | PLACEDFE_OFC196_n928          | A ^ -> Y v  | CLKINVX2TR | 0.085 |   1.066 |    1.158 | 
     | U20                           | A0 v -> Y v | AO22X1TR   | 0.156 |   1.222 |    1.314 | 
     | clk_r_REG204_S1               | D v         | DFFQX1TR   | 0.000 |   1.222 |    1.314 | 
     +---------------------------------------------------------------------------------------+ 
Path 95: MET Setup Check with Pin PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG122_
S2/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG122_S2/D (^) checked with 
leading edge of 'clk'
Beginpoint: PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG137_S1/Q (v) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.000
- Setup                         0.102
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.299
- Arrival Time                  1.207
= Slack Time                    0.092
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.002
     = Beginpoint Arrival Time       0.002
     +---------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                  |             |           |       |  Time   |   Time   | 
     |--------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG137_S1 | CK ^        |           |       |   0.002 |    0.094 | 
     | PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG137_S1 | CK ^ -> Q v | DFFQX4TR  | 0.326 |   0.328 |    0.420 | 
     | U716                                             | B v -> Y v  | XNOR2X2TR | 0.161 |   0.489 |    0.581 | 
     | U309                                             | B v -> Y ^  | NOR2BX1TR | 0.233 |   0.721 |    0.813 | 
     | U748                                             | A ^ -> CO ^ | ADDFHX4TR | 0.229 |   0.951 |    1.043 | 
     | U1069                                            | B ^ -> S v  | ADDFHX4TR | 0.140 |   1.090 |    1.182 | 
     | U399                                             | A v -> Y ^  | NOR2X6TR  | 0.054 |   1.145 |    1.237 | 
     | U239                                             | A ^ -> Y v  | INVX2TR   | 0.024 |   1.169 |    1.261 | 
     | U437                                             | A v -> Y ^  | NAND2X1TR | 0.038 |   1.207 |    1.299 | 
     | PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG122_S2 | D ^         | DFFQX1TR  | 0.000 |   1.207 |    1.299 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 96: MET Setup Check with Pin clk_r_REG278_S1/CK 
Endpoint:   clk_r_REG278_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__2_ (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.011
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.324
- Arrival Time                  1.232
= Slack Time                    0.092
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.078
     = Beginpoint Arrival Time            0.178
     +------------------------------------------------------------------------------------------+ 
     |       Instance       |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                      |                         |            |       |  Time   |   Time   | 
     |----------------------+-------------------------+------------+-------+---------+----------| 
     |                      | pe_in_pk_wrb_addr__2_ ^ |            |       |   0.178 |    0.270 | 
     | U174                 | A ^ -> Y v              | INVX2TR    | 0.072 |   0.250 |    0.342 | 
     | U377                 | B v -> Y v              | OR3X1TR    | 0.294 |   0.544 |    0.637 | 
     | U322                 | A1 v -> Y ^             | OAI21X1TR  | 0.174 |   0.719 |    0.811 | 
     | PLACEDFE_OFC214_n881 | A ^ -> Y ^              | CLKBUFX2TR | 0.201 |   0.920 |    1.012 | 
     | PLACEDFE_OFC215_n881 | A ^ -> Y v              | INVX2TR    | 0.109 |   1.029 |    1.121 | 
     | U1239                | B0 v -> Y v             | AO22X1TR   | 0.203 |   1.232 |    1.324 | 
     | clk_r_REG278_S1      | D v                     | DFFQX1TR   | 0.000 |   1.232 |    1.324 | 
     +------------------------------------------------------------------------------------------+ 
Path 97: MET Setup Check with Pin clk_r_REG409_S1/CK 
Endpoint:   clk_r_REG409_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset             (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.012
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.325
- Arrival Time                  1.233
= Slack Time                    0.092
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.043
     = Beginpoint Arrival Time            0.143
     +-------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+---------+----------| 
     |                       | reset ^     |            |       |   0.143 |    0.235 | 
     | PLACEDFE_OFC216_reset | A ^ -> Y v  | INVX4TR    | 0.049 |   0.193 |    0.285 | 
     | PLACEDFE_OFC217_reset | A v -> Y v  | CLKBUFX3TR | 0.211 |   0.403 |    0.495 | 
     | PLACEDFE_OFC222_reset | A v -> Y ^  | CLKINVX2TR | 0.105 |   0.509 |    0.601 | 
     | PLACEDFE_OFC227_reset | A ^ -> Y v  | CLKINVX4TR | 0.091 |   0.600 |    0.692 | 
     | U116                  | B0 v -> Y ^ | OAI21X1TR  | 0.108 |   0.708 |    0.800 | 
     | PLACEDFE_OFC212_n880  | A ^ -> Y ^  | CLKBUFX2TR | 0.215 |   0.923 |    1.015 | 
     | PLACEDFE_OFC213_n880  | A ^ -> Y v  | INVX2TR    | 0.111 |   1.034 |    1.126 | 
     | U1331                 | B0 v -> Y v | AO22X1TR   | 0.199 |   1.233 |    1.325 | 
     | clk_r_REG409_S1       | D v         | DFFQX1TR   | 0.000 |   1.233 |    1.325 | 
     +-------------------------------------------------------------------------------+ 
Path 98: MET Setup Check with Pin clk_r_REG414_S1/CK 
Endpoint:   clk_r_REG414_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset             (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.012
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.326
- Arrival Time                  1.234
= Slack Time                    0.092
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.043
     = Beginpoint Arrival Time            0.143
     +-------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+---------+----------| 
     |                       | reset ^     |            |       |   0.143 |    0.235 | 
     | PLACEDFE_OFC216_reset | A ^ -> Y v  | INVX4TR    | 0.049 |   0.193 |    0.285 | 
     | PLACEDFE_OFC220_reset | A v -> Y ^  | INVX4TR    | 0.104 |   0.296 |    0.389 | 
     | PLACEDFE_OFC4_reset   | A ^ -> Y ^  | BUFX3TR    | 0.188 |   0.485 |    0.577 | 
     | PLACEDFE_OFC6_reset   | A ^ -> Y ^  | BUFX4TR    | 0.169 |   0.654 |    0.746 | 
     | U108                  | B ^ -> Y v  | NOR2BX1TR  | 0.113 |   0.767 |    0.859 | 
     | PLACEDFE_OFC89_n945   | A v -> Y v  | CLKBUFX2TR | 0.242 |   1.009 |    1.101 | 
     | U1336                 | A1 v -> Y v | AO22X1TR   | 0.224 |   1.234 |    1.326 | 
     | clk_r_REG414_S1       | D v         | DFFQX1TR   | 0.000 |   1.234 |    1.326 | 
     +-------------------------------------------------------------------------------+ 
Path 99: MET Setup Check with Pin clk_r_REG372_S1/CK 
Endpoint:   clk_r_REG372_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__1_ (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.001
- Setup                         0.089
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.312
- Arrival Time                  1.220
= Slack Time                    0.092
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.092
     = Beginpoint Arrival Time            0.192
     +------------------------------------------------------------------------------------------+ 
     |       Instance       |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                      |                         |            |       |  Time   |   Time   | 
     |----------------------+-------------------------+------------+-------+---------+----------| 
     |                      | pe_in_pk_wrb_addr__1_ ^ |            |       |   0.192 |    0.284 | 
     | U378                 | A ^ -> Y v              | INVX2TR    | 0.069 |   0.261 |    0.354 | 
     | U1145                | B v -> Y ^              | NAND3X1TR  | 0.089 |   0.350 |    0.443 | 
     | U1146                | A ^ -> Y v              | NAND2X2TR  | 0.068 |   0.418 |    0.511 | 
     | U634                 | A v -> Y ^              | NAND2X1TR  | 0.281 |   0.699 |    0.791 | 
     | U115                 | A1 ^ -> Y v             | OAI21X1TR  | 0.079 |   0.778 |    0.870 | 
     | PLACEDFE_OFC99_n894  | A v -> Y ^              | INVX2TR    | 0.159 |   0.937 |    1.029 | 
     | PLACEDFE_OFC100_n894 | A ^ -> Y v              | CLKINVX2TR | 0.111 |   1.048 |    1.140 | 
     | U1307                | A0 v -> Y v             | AO22X1TR   | 0.172 |   1.220 |    1.312 | 
     | clk_r_REG372_S1      | D v                     | DFFQX1TR   | 0.000 |   1.220 |    1.312 | 
     +------------------------------------------------------------------------------------------+ 
Path 100: MET Setup Check with Pin clk_r_REG444_S1/CK 
Endpoint:   clk_r_REG444_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset             (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.001
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.313
- Arrival Time                  1.221
= Slack Time                    0.092
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.043
     = Beginpoint Arrival Time            0.143
     +---------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                               |             |            |       |  Time   |   Time   | 
     |-------------------------------+-------------+------------+-------+---------+----------| 
     |                               | reset ^     |            |       |   0.143 |    0.236 | 
     | PLACEDFE_OFC216_reset         | A ^ -> Y v  | INVX4TR    | 0.049 |   0.193 |    0.285 | 
     | PLACEDFE_OFC217_reset         | A v -> Y v  | CLKBUFX3TR | 0.211 |   0.403 |    0.496 | 
     | PLACEDFE_OFC31_FE_DBTN3_reset | A v -> Y v  | CLKBUFX2TR | 0.286 |   0.689 |    0.782 | 
     | U103                          | B0 v -> Y ^ | OAI21X2TR  | 0.212 |   0.901 |    0.993 | 
     | PLACEDFE_OFC75_n924           | A ^ -> Y v  | INVX2TR    | 0.116 |   1.017 |    1.110 | 
     | U1384                         | B0 v -> Y v | AO22X1TR   | 0.204 |   1.221 |    1.313 | 
     | clk_r_REG444_S1               | D v         | DFFQX1TR   | 0.000 |   1.221 |    1.313 | 
     +---------------------------------------------------------------------------------------+ 
Path 101: MET Setup Check with Pin clk_r_REG497_S1/CK 
Endpoint:   clk_r_REG497_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset             (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.011
- Setup                         0.086
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.325
- Arrival Time                  1.233
= Slack Time                    0.092
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.043
     = Beginpoint Arrival Time            0.143
     +-------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+---------+----------| 
     |                       | reset ^     |            |       |   0.143 |    0.236 | 
     | PLACEDFE_OFC216_reset | A ^ -> Y v  | INVX4TR    | 0.049 |   0.193 |    0.285 | 
     | PLACEDFE_OFC217_reset | A v -> Y v  | CLKBUFX3TR | 0.211 |   0.403 |    0.496 | 
     | PLACEDFE_OFC222_reset | A v -> Y ^  | CLKINVX2TR | 0.105 |   0.509 |    0.601 | 
     | PLACEDFE_OFC227_reset | A ^ -> Y v  | CLKINVX4TR | 0.091 |   0.600 |    0.692 | 
     | U116                  | B0 v -> Y ^ | OAI21X1TR  | 0.108 |   0.708 |    0.800 | 
     | PLACEDFE_OFC212_n880  | A ^ -> Y ^  | CLKBUFX2TR | 0.215 |   0.923 |    1.015 | 
     | PLACEDFE_OFC213_n880  | A ^ -> Y v  | INVX2TR    | 0.111 |   1.034 |    1.126 | 
     | U1393                 | B0 v -> Y v | AO22X1TR   | 0.199 |   1.233 |    1.325 | 
     | clk_r_REG497_S1       | D v         | DFFQX1TR   | 0.000 |   1.233 |    1.325 | 
     +-------------------------------------------------------------------------------+ 
Path 102: MET Setup Check with Pin clk_r_REG231_S1/CK 
Endpoint:   clk_r_REG231_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__1_ (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.012
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.325
- Arrival Time                  1.232
= Slack Time                    0.093
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.092
     = Beginpoint Arrival Time            0.192
     +------------------------------------------------------------------------------------------+ 
     |       Instance       |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                      |                         |            |       |  Time   |   Time   | 
     |----------------------+-------------------------+------------+-------+---------+----------| 
     |                      | pe_in_pk_wrb_addr__1_ ^ |            |       |   0.192 |    0.285 | 
     | U378                 | A ^ -> Y v              | INVX2TR    | 0.069 |   0.262 |    0.354 | 
     | U1145                | B v -> Y ^              | NAND3X1TR  | 0.089 |   0.350 |    0.443 | 
     | U1146                | A ^ -> Y v              | NAND2X2TR  | 0.068 |   0.419 |    0.511 | 
     | U634                 | A v -> Y ^              | NAND2X1TR  | 0.281 |   0.699 |    0.792 | 
     | U98                  | A1 ^ -> Y v             | OAI21X1TR  | 0.129 |   0.829 |    0.921 | 
     | PLACEDFE_OFC148_n877 | A v -> Y ^              | INVX2TR    | 0.146 |   0.975 |    1.068 | 
     | PLACEDFE_OFC149_n877 | A ^ -> Y v              | CLKINVX2TR | 0.096 |   1.071 |    1.164 | 
     | U1205                | A0 v -> Y v             | AO22X1TR   | 0.161 |   1.232 |    1.325 | 
     | clk_r_REG231_S1      | D v                     | DFFQX1TR   | 0.000 |   1.232 |    1.325 | 
     +------------------------------------------------------------------------------------------+ 
Path 103: MET Setup Check with Pin clk_r_REG392_S1/CK 
Endpoint:   clk_r_REG392_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset             (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.012
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.325
- Arrival Time                  1.232
= Slack Time                    0.093
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.043
     = Beginpoint Arrival Time            0.143
     +-------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+---------+----------| 
     |                       | reset ^     |            |       |   0.143 |    0.236 | 
     | PLACEDFE_OFC216_reset | A ^ -> Y v  | INVX4TR    | 0.049 |   0.193 |    0.285 | 
     | PLACEDFE_OFC220_reset | A v -> Y ^  | INVX4TR    | 0.104 |   0.296 |    0.389 | 
     | PLACEDFE_OFC4_reset   | A ^ -> Y ^  | BUFX3TR    | 0.188 |   0.485 |    0.578 | 
     | PLACEDFE_OFC6_reset   | A ^ -> Y ^  | BUFX4TR    | 0.169 |   0.654 |    0.746 | 
     | U108                  | B ^ -> Y v  | NOR2BX1TR  | 0.113 |   0.767 |    0.860 | 
     | PLACEDFE_OFC89_n945   | A v -> Y v  | CLKBUFX2TR | 0.242 |   1.009 |    1.102 | 
     | U1346                 | A1 v -> Y v | AO22X1TR   | 0.223 |   1.232 |    1.325 | 
     | clk_r_REG392_S1       | D v         | DFFQX1TR   | 0.000 |   1.232 |    1.325 | 
     +-------------------------------------------------------------------------------+ 
Path 104: MET Setup Check with Pin clk_r_REG454_S1/CK 
Endpoint:   clk_r_REG454_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__2_ (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.011
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.324
- Arrival Time                  1.231
= Slack Time                    0.093
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.078
     = Beginpoint Arrival Time            0.178
     +------------------------------------------------------------------------------------------+ 
     |       Instance       |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                      |                         |            |       |  Time   |   Time   | 
     |----------------------+-------------------------+------------+-------+---------+----------| 
     |                      | pe_in_pk_wrb_addr__2_ ^ |            |       |   0.178 |    0.271 | 
     | U174                 | A ^ -> Y v              | INVX2TR    | 0.072 |   0.250 |    0.343 | 
     | U377                 | B v -> Y v              | OR3X1TR    | 0.294 |   0.544 |    0.637 | 
     | U322                 | A1 v -> Y ^             | OAI21X1TR  | 0.174 |   0.719 |    0.812 | 
     | PLACEDFE_OFC214_n881 | A ^ -> Y ^              | CLKBUFX2TR | 0.201 |   0.920 |    1.013 | 
     | PLACEDFE_OFC215_n881 | A ^ -> Y v              | INVX2TR    | 0.109 |   1.029 |    1.121 | 
     | U1363                | B0 v -> Y v             | AO22X1TR   | 0.202 |   1.231 |    1.324 | 
     | clk_r_REG454_S1      | D v                     | DFFQX1TR   | 0.000 |   1.231 |    1.324 | 
     +------------------------------------------------------------------------------------------+ 
Path 105: MET Setup Check with Pin clk_r_REG116_S2/CK 
Endpoint:   clk_r_REG116_S2/D                                  (^) checked with 
leading edge of 'clk'
Beginpoint: PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG142_S1/Q (^) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.009
- Setup                         0.112
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.298
- Arrival Time                  1.205
= Slack Time                    0.093
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.002
     = Beginpoint Arrival Time       0.002
     +---------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                  |             |           |       |  Time   |   Time   | 
     |--------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG142_S1 | CK ^        |           |       |   0.002 |    0.095 | 
     | PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG142_S1 | CK ^ -> Q ^ | DFFQX4TR  | 0.329 |   0.331 |    0.424 | 
     | U730                                             | B ^ -> Y ^  | XNOR2X4TR | 0.173 |   0.504 |    0.597 | 
     | U732                                             | B ^ -> Y v  | NAND2X4TR | 0.096 |   0.600 |    0.693 | 
     | U462                                             | A0 v -> Y ^ | OAI22X1TR | 0.148 |   0.749 |    0.841 | 
     | U461                                             | B ^ -> S ^  | ADDHX1TR  | 0.098 |   0.847 |    0.940 | 
     | U1017                                            | A ^ -> Y v  | NAND2X1TR | 0.065 |   0.912 |    1.005 | 
     | U1480                                            | B v -> Y ^  | NAND2X1TR | 0.073 |   0.985 |    1.077 | 
     | U1481                                            | A ^ -> Y ^  | XNOR2X1TR | 0.065 |   1.050 |    1.143 | 
     | U1482                                            | A ^ -> Y ^  | AND2X2TR  | 0.154 |   1.204 |    1.296 | 
     | clk_r_REG116_S2                                  | D ^         | DFFQX1TR  | 0.001 |   1.205 |    1.298 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 106: MET Setup Check with Pin clk_r_REG279_S1/CK 
Endpoint:   clk_r_REG279_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset             (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.011
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.323
- Arrival Time                  1.230
= Slack Time                    0.093
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.043
     = Beginpoint Arrival Time            0.143
     +-------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+---------+----------| 
     |                       | reset ^     |            |       |   0.143 |    0.237 | 
     | PLACEDFE_OFC216_reset | A ^ -> Y v  | INVX4TR    | 0.049 |   0.193 |    0.286 | 
     | PLACEDFE_OFC220_reset | A v -> Y ^  | INVX4TR    | 0.104 |   0.296 |    0.390 | 
     | PLACEDFE_OFC4_reset   | A ^ -> Y ^  | BUFX3TR    | 0.188 |   0.485 |    0.578 | 
     | PLACEDFE_OFC6_reset   | A ^ -> Y ^  | BUFX4TR    | 0.169 |   0.654 |    0.747 | 
     | U282                  | B ^ -> Y v  | NOR2BX2TR  | 0.113 |   0.767 |    0.860 | 
     | PLACEDFE_OFC96_n940   | A v -> Y v  | CLKBUFX2TR | 0.238 |   1.005 |    1.098 | 
     | U1240                 | A1 v -> Y v | AO22X1TR   | 0.225 |   1.230 |    1.323 | 
     | clk_r_REG279_S1       | D v         | DFFQX1TR   | 0.000 |   1.230 |    1.323 | 
     +-------------------------------------------------------------------------------+ 
Path 107: MET Setup Check with Pin clk_r_REG292_S1/CK 
Endpoint:   clk_r_REG292_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.001
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.314
- Arrival Time                  1.221
= Slack Time                    0.093
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.019
     = Beginpoint Arrival Time            0.119
     +---------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                               |             |            |       |  Time   |   Time   | 
     |-------------------------------+-------------+------------+-------+---------+----------| 
     |                               | reset v     |            |       |   0.119 |    0.213 | 
     | PLACEDFE_OFC216_reset         | A v -> Y ^  | INVX4TR    | 0.070 |   0.190 |    0.283 | 
     | PLACEDFE_OFC217_reset         | A ^ -> Y ^  | CLKBUFX3TR | 0.218 |   0.408 |    0.501 | 
     | PLACEDFE_OFC222_reset         | A ^ -> Y v  | CLKINVX2TR | 0.095 |   0.503 |    0.596 | 
     | PLACEDFE_OFC227_reset         | A v -> Y ^  | CLKINVX4TR | 0.100 |   0.602 |    0.696 | 
     | PLACEDFE_OFC29_FE_DBTN3_reset | A ^ -> Y ^  | BUFX4TR    | 0.145 |   0.748 |    0.841 | 
     | U300                          | B0 ^ -> Y v | OAI21X1TR  | 0.067 |   0.814 |    0.908 | 
     | PLACEDFE_OFC191_n928          | A v -> Y ^  | INVX2TR    | 0.167 |   0.981 |    1.075 | 
     | PLACEDFE_OFC196_n928          | A ^ -> Y v  | CLKINVX2TR | 0.085 |   1.066 |    1.159 | 
     | U556                          | A0 v -> Y v | AO22X1TR   | 0.155 |   1.221 |    1.314 | 
     | clk_r_REG292_S1               | D v         | DFFQX1TR   | 0.000 |   1.221 |    1.314 | 
     +---------------------------------------------------------------------------------------+ 
Path 108: MET Setup Check with Pin clk_r_REG413_S1/CK 
Endpoint:   clk_r_REG413_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset             (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.013
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.326
- Arrival Time                  1.232
= Slack Time                    0.094
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.043
     = Beginpoint Arrival Time            0.143
     +-------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+---------+----------| 
     |                       | reset ^     |            |       |   0.143 |    0.237 | 
     | PLACEDFE_OFC216_reset | A ^ -> Y v  | INVX4TR    | 0.049 |   0.193 |    0.286 | 
     | PLACEDFE_OFC220_reset | A v -> Y ^  | INVX4TR    | 0.104 |   0.296 |    0.390 | 
     | PLACEDFE_OFC4_reset   | A ^ -> Y ^  | BUFX3TR    | 0.188 |   0.485 |    0.578 | 
     | PLACEDFE_OFC6_reset   | A ^ -> Y ^  | BUFX4TR    | 0.169 |   0.654 |    0.747 | 
     | U108                  | B ^ -> Y v  | NOR2BX1TR  | 0.113 |   0.767 |    0.861 | 
     | PLACEDFE_OFC89_n945   | A v -> Y v  | CLKBUFX2TR | 0.242 |   1.009 |    1.103 | 
     | U1335                 | A1 v -> Y v | AO22X1TR   | 0.223 |   1.232 |    1.326 | 
     | clk_r_REG413_S1       | D v         | DFFQX1TR   | 0.000 |   1.232 |    1.326 | 
     +-------------------------------------------------------------------------------+ 
Path 109: MET Setup Check with Pin clk_r_REG322_S1/CK 
Endpoint:   clk_r_REG322_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__2_ (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.011
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.324
- Arrival Time                  1.230
= Slack Time                    0.094
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.078
     = Beginpoint Arrival Time            0.178
     +------------------------------------------------------------------------------------------+ 
     |       Instance       |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                      |                         |            |       |  Time   |   Time   | 
     |----------------------+-------------------------+------------+-------+---------+----------| 
     |                      | pe_in_pk_wrb_addr__2_ ^ |            |       |   0.178 |    0.272 | 
     | U174                 | A ^ -> Y v              | INVX2TR    | 0.072 |   0.250 |    0.344 | 
     | U377                 | B v -> Y v              | OR3X1TR    | 0.294 |   0.544 |    0.638 | 
     | U322                 | A1 v -> Y ^             | OAI21X1TR  | 0.174 |   0.719 |    0.813 | 
     | PLACEDFE_OFC214_n881 | A ^ -> Y ^              | CLKBUFX2TR | 0.201 |   0.920 |    1.014 | 
     | PLACEDFE_OFC215_n881 | A ^ -> Y v              | INVX2TR    | 0.109 |   1.029 |    1.122 | 
     | U1270                | B0 v -> Y v             | AO22X1TR   | 0.201 |   1.230 |    1.324 | 
     | clk_r_REG322_S1      | D v                     | DFFQX1TR   | 0.000 |   1.230 |    1.324 | 
     +------------------------------------------------------------------------------------------+ 
Path 110: MET Setup Check with Pin clk_r_REG395_S1/CK 
Endpoint:   clk_r_REG395_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset             (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.012
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.325
- Arrival Time                  1.231
= Slack Time                    0.094
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.043
     = Beginpoint Arrival Time            0.143
     +-------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+---------+----------| 
     |                       | reset ^     |            |       |   0.143 |    0.237 | 
     | PLACEDFE_OFC216_reset | A ^ -> Y v  | INVX4TR    | 0.049 |   0.193 |    0.287 | 
     | PLACEDFE_OFC220_reset | A v -> Y ^  | INVX4TR    | 0.104 |   0.296 |    0.390 | 
     | PLACEDFE_OFC4_reset   | A ^ -> Y ^  | BUFX3TR    | 0.188 |   0.485 |    0.579 | 
     | PLACEDFE_OFC6_reset   | A ^ -> Y ^  | BUFX4TR    | 0.169 |   0.654 |    0.748 | 
     | U108                  | B ^ -> Y v  | NOR2BX1TR  | 0.113 |   0.767 |    0.861 | 
     | PLACEDFE_OFC89_n945   | A v -> Y v  | CLKBUFX2TR | 0.242 |   1.009 |    1.103 | 
     | U1348                 | A1 v -> Y v | AO22X1TR   | 0.222 |   1.231 |    1.325 | 
     | clk_r_REG395_S1       | D v         | DFFQX1TR   | 0.000 |   1.231 |    1.325 | 
     +-------------------------------------------------------------------------------+ 
Path 111: MET Setup Check with Pin clk_r_REG356_S1/CK 
Endpoint:   clk_r_REG356_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset             (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.001
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.314
- Arrival Time                  1.220
= Slack Time                    0.094
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.043
     = Beginpoint Arrival Time            0.143
     +---------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                               |             |            |       |  Time   |   Time   | 
     |-------------------------------+-------------+------------+-------+---------+----------| 
     |                               | reset ^     |            |       |   0.143 |    0.237 | 
     | PLACEDFE_OFC216_reset         | A ^ -> Y v  | INVX4TR    | 0.049 |   0.193 |    0.287 | 
     | PLACEDFE_OFC217_reset         | A v -> Y v  | CLKBUFX3TR | 0.211 |   0.403 |    0.498 | 
     | PLACEDFE_OFC31_FE_DBTN3_reset | A v -> Y v  | CLKBUFX2TR | 0.286 |   0.689 |    0.784 | 
     | U103                          | B0 v -> Y ^ | OAI21X2TR  | 0.212 |   0.901 |    0.995 | 
     | PLACEDFE_OFC75_n924           | A ^ -> Y v  | INVX2TR    | 0.116 |   1.017 |    1.111 | 
     | U1322                         | B0 v -> Y v | AO22X1TR   | 0.203 |   1.220 |    1.314 | 
     | clk_r_REG356_S1               | D v         | DFFQX1TR   | 0.000 |   1.220 |    1.314 | 
     +---------------------------------------------------------------------------------------+ 
Path 112: MET Setup Check with Pin clk_r_REG418_S1/CK 
Endpoint:   clk_r_REG418_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset             (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.012
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.326
- Arrival Time                  1.232
= Slack Time                    0.094
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.043
     = Beginpoint Arrival Time            0.143
     +-------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+---------+----------| 
     |                       | reset ^     |            |       |   0.143 |    0.238 | 
     | PLACEDFE_OFC216_reset | A ^ -> Y v  | INVX4TR    | 0.049 |   0.193 |    0.287 | 
     | PLACEDFE_OFC220_reset | A v -> Y ^  | INVX4TR    | 0.104 |   0.296 |    0.391 | 
     | PLACEDFE_OFC4_reset   | A ^ -> Y ^  | BUFX3TR    | 0.188 |   0.485 |    0.579 | 
     | PLACEDFE_OFC6_reset   | A ^ -> Y ^  | BUFX4TR    | 0.169 |   0.654 |    0.748 | 
     | U108                  | B ^ -> Y v  | NOR2BX1TR  | 0.113 |   0.767 |    0.861 | 
     | PLACEDFE_OFC89_n945   | A v -> Y v  | CLKBUFX2TR | 0.242 |   1.009 |    1.104 | 
     | U1340                 | A1 v -> Y v | AO22X1TR   | 0.222 |   1.232 |    1.326 | 
     | clk_r_REG418_S1       | D v         | DFFQX1TR   | 0.000 |   1.232 |    1.326 | 
     +-------------------------------------------------------------------------------+ 
Path 113: MET Setup Check with Pin clk_r_REG412_S1/CK 
Endpoint:   clk_r_REG412_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset             (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.011
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.325
- Arrival Time                  1.230
= Slack Time                    0.094
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.043
     = Beginpoint Arrival Time            0.143
     +-------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+---------+----------| 
     |                       | reset ^     |            |       |   0.143 |    0.238 | 
     | PLACEDFE_OFC216_reset | A ^ -> Y v  | INVX4TR    | 0.049 |   0.193 |    0.287 | 
     | PLACEDFE_OFC220_reset | A v -> Y ^  | INVX4TR    | 0.104 |   0.296 |    0.391 | 
     | PLACEDFE_OFC4_reset   | A ^ -> Y ^  | BUFX3TR    | 0.188 |   0.485 |    0.579 | 
     | PLACEDFE_OFC6_reset   | A ^ -> Y ^  | BUFX4TR    | 0.169 |   0.654 |    0.748 | 
     | U108                  | B ^ -> Y v  | NOR2BX1TR  | 0.113 |   0.767 |    0.861 | 
     | PLACEDFE_OFC89_n945   | A v -> Y v  | CLKBUFX2TR | 0.242 |   1.009 |    1.104 | 
     | U1334                 | A1 v -> Y v | AO22X1TR   | 0.221 |   1.230 |    1.325 | 
     | clk_r_REG412_S1       | D v         | DFFQX1TR   | 0.000 |   1.230 |    1.325 | 
     +-------------------------------------------------------------------------------+ 
Path 114: MET Setup Check with Pin clk_r_REG534_S1/CK 
Endpoint:   clk_r_REG534_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__2_ (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.011
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.324
- Arrival Time                  1.230
= Slack Time                    0.094
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.078
     = Beginpoint Arrival Time            0.178
     +------------------------------------------------------------------------------------------+ 
     |       Instance       |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                      |                         |            |       |  Time   |   Time   | 
     |----------------------+-------------------------+------------+-------+---------+----------| 
     |                      | pe_in_pk_wrb_addr__2_ ^ |            |       |   0.178 |    0.272 | 
     | U174                 | A ^ -> Y v              | INVX2TR    | 0.072 |   0.250 |    0.345 | 
     | U377                 | B v -> Y v              | OR3X1TR    | 0.294 |   0.544 |    0.639 | 
     | U322                 | A1 v -> Y ^             | OAI21X1TR  | 0.174 |   0.719 |    0.813 | 
     | PLACEDFE_OFC214_n881 | A ^ -> Y ^              | CLKBUFX2TR | 0.201 |   0.920 |    1.014 | 
     | PLACEDFE_OFC215_n881 | A ^ -> Y v              | INVX2TR    | 0.109 |   1.029 |    1.123 | 
     | U1446                | B0 v -> Y v             | AO22X1TR   | 0.201 |   1.230 |    1.324 | 
     | clk_r_REG534_S1      | D v                     | DFFQX1TR   | 0.000 |   1.230 |    1.324 | 
     +------------------------------------------------------------------------------------------+ 
Path 115: MET Setup Check with Pin clk_r_REG299_S1/CK 
Endpoint:   clk_r_REG299_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.010
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.323
- Arrival Time                  1.229
= Slack Time                    0.095
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.019
     = Beginpoint Arrival Time            0.119
     +---------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                               |             |            |       |  Time   |   Time   | 
     |-------------------------------+-------------+------------+-------+---------+----------| 
     |                               | reset v     |            |       |   0.119 |    0.214 | 
     | PLACEDFE_OFC216_reset         | A v -> Y ^  | INVX4TR    | 0.070 |   0.190 |    0.284 | 
     | PLACEDFE_OFC217_reset         | A ^ -> Y ^  | CLKBUFX3TR | 0.218 |   0.408 |    0.503 | 
     | PLACEDFE_OFC222_reset         | A ^ -> Y v  | CLKINVX2TR | 0.095 |   0.503 |    0.597 | 
     | PLACEDFE_OFC227_reset         | A v -> Y ^  | CLKINVX4TR | 0.100 |   0.602 |    0.697 | 
     | PLACEDFE_OFC29_FE_DBTN3_reset | A ^ -> Y ^  | BUFX4TR    | 0.145 |   0.748 |    0.842 | 
     | U645                          | B0 ^ -> Y v | OAI21X1TR  | 0.061 |   0.809 |    0.904 | 
     | PLACEDFE_OFC186_n902          | A v -> Y ^  | CLKINVX2TR | 0.147 |   0.956 |    1.051 | 
     | PLACEDFE_OFC190_n902          | A ^ -> Y v  | CLKINVX2TR | 0.108 |   1.064 |    1.158 | 
     | U215                          | A0 v -> Y v | AO22X1TR   | 0.165 |   1.229 |    1.323 | 
     | clk_r_REG299_S1               | D v         | DFFQX1TR   | 0.000 |   1.229 |    1.323 | 
     +---------------------------------------------------------------------------------------+ 
Path 116: MET Setup Check with Pin clk_r_REG319_S1/CK 
Endpoint:   clk_r_REG319_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__1_ (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.012
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.325
- Arrival Time                  1.231
= Slack Time                    0.095
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.092
     = Beginpoint Arrival Time            0.192
     +------------------------------------------------------------------------------------------+ 
     |       Instance       |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                      |                         |            |       |  Time   |   Time   | 
     |----------------------+-------------------------+------------+-------+---------+----------| 
     |                      | pe_in_pk_wrb_addr__1_ ^ |            |       |   0.192 |    0.287 | 
     | U378                 | A ^ -> Y v              | INVX2TR    | 0.069 |   0.261 |    0.356 | 
     | U1145                | B v -> Y ^              | NAND3X1TR  | 0.089 |   0.350 |    0.445 | 
     | U1146                | A ^ -> Y v              | NAND2X2TR  | 0.068 |   0.418 |    0.513 | 
     | U634                 | A v -> Y ^              | NAND2X1TR  | 0.281 |   0.699 |    0.794 | 
     | U98                  | A1 ^ -> Y v             | OAI21X1TR  | 0.129 |   0.828 |    0.923 | 
     | PLACEDFE_OFC148_n877 | A v -> Y ^              | INVX2TR    | 0.146 |   0.975 |    1.070 | 
     | PLACEDFE_OFC149_n877 | A ^ -> Y v              | CLKINVX2TR | 0.096 |   1.071 |    1.166 | 
     | U1267                | A0 v -> Y v             | AO22X1TR   | 0.160 |   1.231 |    1.325 | 
     | clk_r_REG319_S1      | D v                     | DFFQX1TR   | 0.000 |   1.231 |    1.325 | 
     +------------------------------------------------------------------------------------------+ 
Path 117: MET Setup Check with Pin clk_r_REG97_S1/CK 
Endpoint:   clk_r_REG97_S1/D      (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_rdb_addr__1_ (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.014
- Setup                         0.078
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.336
- Arrival Time                  1.241
= Slack Time                    0.095
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.057
     = Beginpoint Arrival Time            0.157
     +-----------------------------------------------------------------------------------------------------------+ 
     |               Instance                |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                                       |                         |            |       |  Time   |   Time   | 
     |---------------------------------------+-------------------------+------------+-------+---------+----------| 
     |                                       | pe_in_pk_rdb_addr__1_ ^ |            |       |   0.157 |    0.252 | 
     | PLACEDFE_OCPC231_pe_in_pk_rdb_addr__1 | A ^ -> Y ^              | CLKBUFX2TR | 0.124 |   0.281 |    0.376 | 
     | U658                                  | C ^ -> Y v              | NOR3X1TR   | 0.047 |   0.328 |    0.423 | 
     | PLACEDFE_OFC136_n60                   | A v -> Y v              | CLKBUFX2TR | 0.233 |   0.561 |    0.656 | 
     | PLACEDFE_OFC137_n60                   | A v -> Y v              | CLKBUFX2TR | 0.260 |   0.821 |    0.916 | 
     | U589                                  | B0 v -> Y ^             | AOI22X1TR  | 0.224 |   1.046 |    1.140 | 
     | U662                                  | C ^ -> Y v              | NAND4X1TR  | 0.091 |   1.136 |    1.231 | 
     | U588                                  | B v -> Y v              | AND2X2TR   | 0.105 |   1.241 |    1.336 | 
     | clk_r_REG97_S1                        | D v                     | DFFHQX2TR  | 0.000 |   1.241 |    1.336 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 118: MET Setup Check with Pin clk_r_REG407_S1/CK 
Endpoint:   clk_r_REG407_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__1_ (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.012
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.325
- Arrival Time                  1.231
= Slack Time                    0.095
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.092
     = Beginpoint Arrival Time            0.192
     +------------------------------------------------------------------------------------------+ 
     |       Instance       |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                      |                         |            |       |  Time   |   Time   | 
     |----------------------+-------------------------+------------+-------+---------+----------| 
     |                      | pe_in_pk_wrb_addr__1_ ^ |            |       |   0.192 |    0.287 | 
     | U378                 | A ^ -> Y v              | INVX2TR    | 0.069 |   0.261 |    0.356 | 
     | U1145                | B v -> Y ^              | NAND3X1TR  | 0.089 |   0.350 |    0.445 | 
     | U1146                | A ^ -> Y v              | NAND2X2TR  | 0.068 |   0.418 |    0.513 | 
     | U634                 | A v -> Y ^              | NAND2X1TR  | 0.281 |   0.699 |    0.794 | 
     | U98                  | A1 ^ -> Y v             | OAI21X1TR  | 0.129 |   0.828 |    0.923 | 
     | PLACEDFE_OFC148_n877 | A v -> Y ^              | INVX2TR    | 0.146 |   0.975 |    1.070 | 
     | PLACEDFE_OFC149_n877 | A ^ -> Y v              | CLKINVX2TR | 0.096 |   1.071 |    1.166 | 
     | U1329                | A0 v -> Y v             | AO22X1TR   | 0.159 |   1.231 |    1.325 | 
     | clk_r_REG407_S1      | D v                     | DFFQX1TR   | 0.000 |   1.231 |    1.325 | 
     +------------------------------------------------------------------------------------------+ 
Path 119: MET Setup Check with Pin clk_r_REG12_S1/CK 
Endpoint:   clk_r_REG12_S1/D                                   (^) checked with 
leading edge of 'clk'
Beginpoint: PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG124_S2/Q (v) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.003
- Setup                         0.104
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.299
- Arrival Time                  1.204
= Slack Time                    0.095
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.002
     = Beginpoint Arrival Time       0.002
     +---------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                  |             |           |       |  Time   |   Time   | 
     |--------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG124_S2 | CK ^        |           |       |   0.002 |    0.096 | 
     | PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG124_S2 | CK ^ -> Q v | DFFQX1TR  | 0.305 |   0.307 |    0.402 | 
     | U159                                             | B v -> Y ^  | NAND2X1TR | 0.070 |   0.376 |    0.471 | 
     | U147                                             | B ^ -> Y ^  | XOR2X1TR  | 0.160 |   0.536 |    0.631 | 
     | U927                                             | AN ^ -> Y ^ | NOR2BX1TR | 0.115 |   0.651 |    0.746 | 
     | U928                                             | AN ^ -> Y ^ | NOR2BX1TR | 0.156 |   0.808 |    0.903 | 
     | U1060                                            | CI ^ -> S v | ADDFHX2TR | 0.185 |   0.993 |    1.088 | 
     | U1132                                            | B v -> S v  | ADDFHX2TR | 0.159 |   1.152 |    1.247 | 
     | U1473                                            | A v -> Y ^  | NAND2X1TR | 0.052 |   1.204 |    1.299 | 
     | clk_r_REG12_S1                                   | D ^         | DFFQX1TR  | 0.000 |   1.204 |    1.299 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 120: MET Setup Check with Pin clk_r_REG286_S1/CK 
Endpoint:   clk_r_REG286_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset             (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.012
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.324
- Arrival Time                  1.230
= Slack Time                    0.095
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.043
     = Beginpoint Arrival Time            0.143
     +-------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+---------+----------| 
     |                       | reset ^     |            |       |   0.143 |    0.238 | 
     | PLACEDFE_OFC216_reset | A ^ -> Y v  | INVX4TR    | 0.049 |   0.193 |    0.288 | 
     | PLACEDFE_OFC220_reset | A v -> Y ^  | INVX4TR    | 0.104 |   0.296 |    0.391 | 
     | PLACEDFE_OFC4_reset   | A ^ -> Y ^  | BUFX3TR    | 0.188 |   0.485 |    0.580 | 
     | PLACEDFE_OFC6_reset   | A ^ -> Y ^  | BUFX4TR    | 0.169 |   0.654 |    0.749 | 
     | U282                  | B ^ -> Y v  | NOR2BX2TR  | 0.113 |   0.767 |    0.862 | 
     | PLACEDFE_OFC96_n940   | A v -> Y v  | CLKBUFX2TR | 0.238 |   1.005 |    1.100 | 
     | U1247                 | A1 v -> Y v | AO22X1TR   | 0.225 |   1.229 |    1.324 | 
     | clk_r_REG286_S1       | D v         | DFFQX1TR   | 0.000 |   1.230 |    1.324 | 
     +-------------------------------------------------------------------------------+ 
Path 121: MET Setup Check with Pin clk_r_REG190_S1/CK 
Endpoint:   clk_r_REG190_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__2_ (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.011
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.324
- Arrival Time                  1.229
= Slack Time                    0.095
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.078
     = Beginpoint Arrival Time            0.178
     +------------------------------------------------------------------------------------------+ 
     |       Instance       |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                      |                         |            |       |  Time   |   Time   | 
     |----------------------+-------------------------+------------+-------+---------+----------| 
     |                      | pe_in_pk_wrb_addr__2_ ^ |            |       |   0.178 |    0.273 | 
     | U174                 | A ^ -> Y v              | INVX2TR    | 0.072 |   0.250 |    0.345 | 
     | U377                 | B v -> Y v              | OR3X1TR    | 0.294 |   0.544 |    0.640 | 
     | U322                 | A1 v -> Y ^             | OAI21X1TR  | 0.174 |   0.719 |    0.814 | 
     | PLACEDFE_OFC214_n881 | A ^ -> Y ^              | CLKBUFX2TR | 0.201 |   0.920 |    1.015 | 
     | PLACEDFE_OFC215_n881 | A ^ -> Y v              | INVX2TR    | 0.109 |   1.029 |    1.124 | 
     | U1158                | B0 v -> Y v             | AO22X1TR   | 0.201 |   1.229 |    1.324 | 
     | clk_r_REG190_S1      | D v                     | DFFQX1TR   | 0.000 |   1.229 |    1.324 | 
     +------------------------------------------------------------------------------------------+ 
Path 122: MET Setup Check with Pin clk_r_REG488_S1/CK 
Endpoint:   clk_r_REG488_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset             (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.001
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.314
- Arrival Time                  1.219
= Slack Time                    0.095
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.043
     = Beginpoint Arrival Time            0.143
     +---------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                               |             |            |       |  Time   |   Time   | 
     |-------------------------------+-------------+------------+-------+---------+----------| 
     |                               | reset ^     |            |       |   0.143 |    0.238 | 
     | PLACEDFE_OFC216_reset         | A ^ -> Y v  | INVX4TR    | 0.049 |   0.193 |    0.288 | 
     | PLACEDFE_OFC217_reset         | A v -> Y v  | CLKBUFX3TR | 0.211 |   0.403 |    0.499 | 
     | PLACEDFE_OFC31_FE_DBTN3_reset | A v -> Y v  | CLKBUFX2TR | 0.286 |   0.689 |    0.785 | 
     | U103                          | B0 v -> Y ^ | OAI21X2TR  | 0.212 |   0.901 |    0.996 | 
     | PLACEDFE_OFC75_n924           | A ^ -> Y v  | INVX2TR    | 0.116 |   1.017 |    1.112 | 
     | U1415                         | B0 v -> Y v | AO22X1TR   | 0.201 |   1.219 |    1.314 | 
     | clk_r_REG488_S1               | D v         | DFFQX1TR   | 0.000 |   1.219 |    1.314 | 
     +---------------------------------------------------------------------------------------+ 
Path 123: MET Setup Check with Pin clk_r_REG321_S1/CK 
Endpoint:   clk_r_REG321_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset             (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.011
- Setup                         0.086
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.325
- Arrival Time                  1.230
= Slack Time                    0.095
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.043
     = Beginpoint Arrival Time            0.143
     +-------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+---------+----------| 
     |                       | reset ^     |            |       |   0.143 |    0.239 | 
     | PLACEDFE_OFC216_reset | A ^ -> Y v  | INVX4TR    | 0.049 |   0.193 |    0.288 | 
     | PLACEDFE_OFC217_reset | A v -> Y v  | CLKBUFX3TR | 0.211 |   0.403 |    0.499 | 
     | PLACEDFE_OFC222_reset | A v -> Y ^  | CLKINVX2TR | 0.105 |   0.509 |    0.604 | 
     | PLACEDFE_OFC227_reset | A ^ -> Y v  | CLKINVX4TR | 0.091 |   0.600 |    0.695 | 
     | U116                  | B0 v -> Y ^ | OAI21X1TR  | 0.108 |   0.708 |    0.803 | 
     | PLACEDFE_OFC212_n880  | A ^ -> Y ^  | CLKBUFX2TR | 0.215 |   0.923 |    1.018 | 
     | PLACEDFE_OFC213_n880  | A ^ -> Y v  | INVX2TR    | 0.111 |   1.034 |    1.129 | 
     | U1269                 | B0 v -> Y v | AO22X1TR   | 0.196 |   1.230 |    1.325 | 
     | clk_r_REG321_S1       | D v         | DFFQX1TR   | 0.000 |   1.230 |    1.325 | 
     +-------------------------------------------------------------------------------+ 
Path 124: MET Setup Check with Pin clk_r_REG250_S1/CK 
Endpoint:   clk_r_REG250_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset             (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.009
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.322
- Arrival Time                  1.227
= Slack Time                    0.095
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.043
     = Beginpoint Arrival Time            0.143
     +-------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+---------+----------| 
     |                       | reset ^     |            |       |   0.143 |    0.239 | 
     | PLACEDFE_OFC216_reset | A ^ -> Y v  | INVX4TR    | 0.049 |   0.193 |    0.288 | 
     | PLACEDFE_OFC220_reset | A v -> Y ^  | INVX4TR    | 0.104 |   0.296 |    0.392 | 
     | PLACEDFE_OFC4_reset   | A ^ -> Y ^  | BUFX3TR    | 0.188 |   0.485 |    0.580 | 
     | PLACEDFE_OFC6_reset   | A ^ -> Y ^  | BUFX4TR    | 0.169 |   0.654 |    0.749 | 
     | U282                  | B ^ -> Y v  | NOR2BX2TR  | 0.113 |   0.767 |    0.862 | 
     | PLACEDFE_OFC96_n940   | A v -> Y v  | CLKBUFX2TR | 0.238 |   1.005 |    1.100 | 
     | U1263                 | A1 v -> Y v | AO22X1TR   | 0.222 |   1.227 |    1.322 | 
     | clk_r_REG250_S1       | D v         | DFFQX1TR   | 0.000 |   1.227 |    1.322 | 
     +-------------------------------------------------------------------------------+ 
Path 125: MET Setup Check with Pin clk_r_REG293_S1/CK 
Endpoint:   clk_r_REG293_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.010
- Setup                         0.102
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.308
- Arrival Time                  1.213
= Slack Time                    0.095
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.019
     = Beginpoint Arrival Time            0.119
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                       |             |           |       |  Time   |   Time   | 
     |-----------------------+-------------+-----------+-------+---------+----------| 
     |                       | reset v     |           |       |   0.119 |    0.215 | 
     | PLACEDFE_OFC216_reset | A v -> Y ^  | INVX4TR   | 0.070 |   0.190 |    0.285 | 
     | PLACEDFE_OFC220_reset | A ^ -> Y v  | INVX4TR   | 0.069 |   0.258 |    0.354 | 
     | PLACEDFE_OFC4_reset   | A v -> Y v  | BUFX3TR   | 0.141 |   0.399 |    0.494 | 
     | PLACEDFE_OFC6_reset   | A v -> Y v  | BUFX4TR   | 0.136 |   0.535 |    0.630 | 
     | U283                  | B v -> Y ^  | NOR2BX1TR | 0.315 |   0.850 |    0.945 | 
     | PLACEDFE_OFC84_n941   | A ^ -> Y ^  | BUFX3TR   | 0.233 |   1.082 |    1.178 | 
     | U1293                 | A1 ^ -> Y ^ | AO22X1TR  | 0.131 |   1.213 |    1.308 | 
     | clk_r_REG293_S1       | D ^         | DFFQX1TR  | 0.000 |   1.213 |    1.308 | 
     +------------------------------------------------------------------------------+ 
Path 126: MET Setup Check with Pin clk_r_REG285_S1/CK 
Endpoint:   clk_r_REG285_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset             (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.012
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.325
- Arrival Time                  1.229
= Slack Time                    0.095
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.043
     = Beginpoint Arrival Time            0.143
     +-------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+---------+----------| 
     |                       | reset ^     |            |       |   0.143 |    0.239 | 
     | PLACEDFE_OFC216_reset | A ^ -> Y v  | INVX4TR    | 0.049 |   0.193 |    0.288 | 
     | PLACEDFE_OFC220_reset | A v -> Y ^  | INVX4TR    | 0.104 |   0.296 |    0.392 | 
     | PLACEDFE_OFC4_reset   | A ^ -> Y ^  | BUFX3TR    | 0.188 |   0.485 |    0.580 | 
     | PLACEDFE_OFC6_reset   | A ^ -> Y ^  | BUFX4TR    | 0.169 |   0.654 |    0.749 | 
     | U282                  | B ^ -> Y v  | NOR2BX2TR  | 0.113 |   0.767 |    0.863 | 
     | PLACEDFE_OFC96_n940   | A v -> Y v  | CLKBUFX2TR | 0.238 |   1.005 |    1.100 | 
     | U1246                 | A1 v -> Y v | AO22X1TR   | 0.225 |   1.229 |    1.325 | 
     | clk_r_REG285_S1       | D v         | DFFQX1TR   | 0.000 |   1.229 |    1.325 | 
     +-------------------------------------------------------------------------------+ 
Path 127: MET Setup Check with Pin clk_r_REG366_S1/CK 
Endpoint:   clk_r_REG366_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__2_ (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.012
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.325
- Arrival Time                  1.229
= Slack Time                    0.096
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.078
     = Beginpoint Arrival Time            0.178
     +------------------------------------------------------------------------------------------+ 
     |       Instance       |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                      |                         |            |       |  Time   |   Time   | 
     |----------------------+-------------------------+------------+-------+---------+----------| 
     |                      | pe_in_pk_wrb_addr__2_ ^ |            |       |   0.178 |    0.273 | 
     | U174                 | A ^ -> Y v              | INVX2TR    | 0.072 |   0.250 |    0.346 | 
     | U377                 | B v -> Y v              | OR3X1TR    | 0.294 |   0.544 |    0.640 | 
     | U322                 | A1 v -> Y ^             | OAI21X1TR  | 0.174 |   0.719 |    0.814 | 
     | PLACEDFE_OFC214_n881 | A ^ -> Y ^              | CLKBUFX2TR | 0.201 |   0.920 |    1.016 | 
     | PLACEDFE_OFC215_n881 | A ^ -> Y v              | INVX2TR    | 0.109 |   1.029 |    1.124 | 
     | U1301                | B0 v -> Y v             | AO22X1TR   | 0.201 |   1.229 |    1.325 | 
     | clk_r_REG366_S1      | D v                     | DFFQX1TR   | 0.000 |   1.229 |    1.325 | 
     +------------------------------------------------------------------------------------------+ 
Path 128: MET Setup Check with Pin PE_top0_buff_mult_arr0_mult_x_27_clk_r_
REG121_S2/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG121_S2/D (^) checked with 
leading edge of 'clk'
Beginpoint: PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG137_S1/Q (v) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.001
- Setup                         0.105
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.296
- Arrival Time                  1.200
= Slack Time                    0.096
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.002
     = Beginpoint Arrival Time       0.002
     +---------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                  |             |           |       |  Time   |   Time   | 
     |--------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG137_S1 | CK ^        |           |       |   0.002 |    0.098 | 
     | PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG137_S1 | CK ^ -> Q v | DFFQX4TR  | 0.326 |   0.328 |    0.423 | 
     | U716                                             | B v -> Y v  | XNOR2X2TR | 0.161 |   0.489 |    0.584 | 
     | U309                                             | B v -> Y ^  | NOR2BX1TR | 0.233 |   0.721 |    0.817 | 
     | U748                                             | A ^ -> CO ^ | ADDFHX4TR | 0.229 |   0.951 |    1.046 | 
     | U1069                                            | B ^ -> S ^  | ADDFHX4TR | 0.146 |   1.097 |    1.193 | 
     | U33                                              | A ^ -> Y v  | NAND2X1TR | 0.054 |   1.152 |    1.247 | 
     | U398                                             | B0 v -> Y ^ | OAI21X1TR | 0.049 |   1.200 |    1.296 | 
     | PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG121_S2 | D ^         | DFFQX1TR  | 0.000 |   1.200 |    1.296 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 129: MET Setup Check with Pin clk_r_REG397_S1/CK 
Endpoint:   clk_r_REG397_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset             (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.012
- Setup                         0.086
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.325
- Arrival Time                  1.230
= Slack Time                    0.096
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.043
     = Beginpoint Arrival Time            0.143
     +-------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+---------+----------| 
     |                       | reset ^     |            |       |   0.143 |    0.239 | 
     | PLACEDFE_OFC216_reset | A ^ -> Y v  | INVX4TR    | 0.049 |   0.193 |    0.288 | 
     | PLACEDFE_OFC220_reset | A v -> Y ^  | INVX4TR    | 0.104 |   0.296 |    0.392 | 
     | PLACEDFE_OFC4_reset   | A ^ -> Y ^  | BUFX3TR    | 0.188 |   0.485 |    0.580 | 
     | PLACEDFE_OFC6_reset   | A ^ -> Y ^  | BUFX4TR    | 0.169 |   0.654 |    0.749 | 
     | U108                  | B ^ -> Y v  | NOR2BX1TR  | 0.113 |   0.767 |    0.863 | 
     | PLACEDFE_OFC89_n945   | A v -> Y v  | CLKBUFX2TR | 0.242 |   1.009 |    1.105 | 
     | U1350                 | A1 v -> Y v | AO22X1TR   | 0.220 |   1.230 |    1.325 | 
     | clk_r_REG397_S1       | D v         | DFFQX1TR   | 0.000 |   1.230 |    1.325 | 
     +-------------------------------------------------------------------------------+ 
Path 130: MET Setup Check with Pin clk_r_REG547_S1/CK 
Endpoint:   clk_r_REG547_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__1_ (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.001
- Setup                         0.089
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.312
- Arrival Time                  1.216
= Slack Time                    0.096
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.092
     = Beginpoint Arrival Time            0.192
     +------------------------------------------------------------------------------------------+ 
     |       Instance       |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                      |                         |            |       |  Time   |   Time   | 
     |----------------------+-------------------------+------------+-------+---------+----------| 
     |                      | pe_in_pk_wrb_addr__1_ ^ |            |       |   0.192 |    0.288 | 
     | U378                 | A ^ -> Y v              | INVX2TR    | 0.069 |   0.261 |    0.357 | 
     | U1145                | B v -> Y ^              | NAND3X1TR  | 0.089 |   0.350 |    0.446 | 
     | U1146                | A ^ -> Y v              | NAND2X2TR  | 0.068 |   0.418 |    0.514 | 
     | U634                 | A v -> Y ^              | NAND2X1TR  | 0.281 |   0.699 |    0.795 | 
     | U115                 | A1 ^ -> Y v             | OAI21X1TR  | 0.079 |   0.778 |    0.874 | 
     | PLACEDFE_OFC99_n894  | A v -> Y ^              | INVX2TR    | 0.159 |   0.937 |    1.032 | 
     | PLACEDFE_OFC100_n894 | A ^ -> Y v              | CLKINVX2TR | 0.111 |   1.048 |    1.143 | 
     | U1442                | A0 v -> Y v             | AO22X1TR   | 0.169 |   1.216 |    1.312 | 
     | clk_r_REG547_S1      | D v                     | DFFQX1TR   | 0.000 |   1.216 |    1.312 | 
     +------------------------------------------------------------------------------------------+ 
Path 131: MET Setup Check with Pin clk_r_REG485_S1/CK 
Endpoint:   clk_r_REG485_S1/D     (^) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__2_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.012
- Setup                         0.102
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.310
- Arrival Time                  1.214
= Slack Time                    0.096
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.036
     = Beginpoint Arrival Time            0.136
     +------------------------------------------------------------------------------------------+ 
     |       Instance       |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                      |                         |            |       |  Time   |   Time   | 
     |----------------------+-------------------------+------------+-------+---------+----------| 
     |                      | pe_in_pk_wrb_addr__2_ v |            |       |   0.136 |    0.232 | 
     | U174                 | A v -> Y ^              | INVX2TR    | 0.097 |   0.233 |    0.329 | 
     | U1145                | C ^ -> Y v              | NAND3X1TR  | 0.063 |   0.297 |    0.393 | 
     | U1146                | A v -> Y ^              | NAND2X2TR  | 0.092 |   0.389 |    0.485 | 
     | U137                 | B ^ -> Y v              | NAND2X2TR  | 0.109 |   0.498 |    0.594 | 
     | U107                 | A1 v -> Y ^             | OAI21X1TR  | 0.331 |   0.829 |    0.925 | 
     | PLACEDFE_OFC120_n919 | A ^ -> Y v              | INVX2TR    | 0.139 |   0.968 |    1.064 | 
     | PLACEDFE_OFC122_n919 | A v -> Y ^              | CLKINVX1TR | 0.137 |   1.105 |    1.201 | 
     | U1412                | A0 ^ -> Y ^             | AO22X1TR   | 0.109 |   1.214 |    1.310 | 
     | clk_r_REG485_S1      | D ^                     | DFFQX1TR   | 0.000 |   1.214 |    1.310 | 
     +------------------------------------------------------------------------------------------+ 
Path 132: MET Setup Check with Pin clk_r_REG24_S1/CK 
Endpoint:   clk_r_REG24_S1/D                                   (^) checked with 
leading edge of 'clk'
Beginpoint: PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG117_S2/Q (v) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.004
- Setup                         0.105
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.299
- Arrival Time                  1.202
= Slack Time                    0.096
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.001
     = Beginpoint Arrival Time       0.001
     +-----------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |    Cell    | Delay | Arrival | Required | 
     |                                                  |              |            |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+------------+-------+---------+----------| 
     | PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG117_S2 | CK ^         |            |       |   0.001 |    0.097 | 
     | PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG117_S2 | CK ^ -> Q v  | DFFQX1TR   | 0.288 |   0.289 |    0.385 | 
     | U289                                             | B v -> Y ^   | XOR2X2TR   | 0.151 |   0.440 |    0.537 | 
     | U134                                             | AN ^ -> Y ^  | NOR2BX1TR  | 0.171 |   0.611 |    0.707 | 
     | U240                                             | A ^ -> Y ^   | AND2X2TR   | 0.102 |   0.713 |    0.809 | 
     | U679                                             | A ^ -> S v   | CMPR32X2TR | 0.240 |   0.953 |    1.049 | 
     | U818                                             | CI v -> CO v | ADDFX2TR   | 0.174 |   1.127 |    1.223 | 
     | U14                                              | B v -> Y ^   | NAND2X1TR  | 0.076 |   1.202 |    1.298 | 
     | clk_r_REG24_S1                                   | D ^          | DFFQX1TR   | 0.000 |   1.202 |    1.299 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 133: MET Setup Check with Pin clk_r_REG498_S1/CK 
Endpoint:   clk_r_REG498_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__2_ (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.011
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.325
- Arrival Time                  1.228
= Slack Time                    0.096
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.078
     = Beginpoint Arrival Time            0.178
     +------------------------------------------------------------------------------------------+ 
     |       Instance       |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                      |                         |            |       |  Time   |   Time   | 
     |----------------------+-------------------------+------------+-------+---------+----------| 
     |                      | pe_in_pk_wrb_addr__2_ ^ |            |       |   0.178 |    0.274 | 
     | U174                 | A ^ -> Y v              | INVX2TR    | 0.072 |   0.250 |    0.346 | 
     | U377                 | B v -> Y v              | OR3X1TR    | 0.294 |   0.544 |    0.641 | 
     | U322                 | A1 v -> Y ^             | OAI21X1TR  | 0.174 |   0.719 |    0.815 | 
     | PLACEDFE_OFC214_n881 | A ^ -> Y ^              | CLKBUFX2TR | 0.201 |   0.920 |    1.016 | 
     | PLACEDFE_OFC215_n881 | A ^ -> Y v              | INVX2TR    | 0.109 |   1.029 |    1.125 | 
     | U1394                | B0 v -> Y v             | AO22X1TR   | 0.200 |   1.228 |    1.325 | 
     | clk_r_REG498_S1      | D v                     | DFFQX1TR   | 0.000 |   1.228 |    1.325 | 
     +------------------------------------------------------------------------------------------+ 
Path 134: MET Setup Check with Pin clk_r_REG391_S1/CK 
Endpoint:   clk_r_REG391_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset             (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.012
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.326
- Arrival Time                  1.229
= Slack Time                    0.096
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.043
     = Beginpoint Arrival Time            0.143
     +-------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+---------+----------| 
     |                       | reset ^     |            |       |   0.143 |    0.240 | 
     | PLACEDFE_OFC216_reset | A ^ -> Y v  | INVX4TR    | 0.049 |   0.193 |    0.289 | 
     | PLACEDFE_OFC220_reset | A v -> Y ^  | INVX4TR    | 0.104 |   0.296 |    0.393 | 
     | PLACEDFE_OFC4_reset   | A ^ -> Y ^  | BUFX3TR    | 0.188 |   0.485 |    0.581 | 
     | PLACEDFE_OFC6_reset   | A ^ -> Y ^  | BUFX4TR    | 0.169 |   0.654 |    0.750 | 
     | U108                  | B ^ -> Y v  | NOR2BX1TR  | 0.113 |   0.767 |    0.863 | 
     | PLACEDFE_OFC89_n945   | A v -> Y v  | CLKBUFX2TR | 0.242 |   1.009 |    1.106 | 
     | U559                  | A1 v -> Y v | AO22X1TR   | 0.220 |   1.229 |    1.326 | 
     | clk_r_REG391_S1       | D v         | DFFQX1TR   | 0.000 |   1.229 |    1.326 | 
     +-------------------------------------------------------------------------------+ 
Path 135: MET Setup Check with Pin clk_r_REG417_S1/CK 
Endpoint:   clk_r_REG417_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset             (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.013
- Setup                         0.086
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.326
- Arrival Time                  1.230
= Slack Time                    0.096
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.043
     = Beginpoint Arrival Time            0.143
     +-------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+---------+----------| 
     |                       | reset ^     |            |       |   0.143 |    0.240 | 
     | PLACEDFE_OFC216_reset | A ^ -> Y v  | INVX4TR    | 0.049 |   0.193 |    0.289 | 
     | PLACEDFE_OFC220_reset | A v -> Y ^  | INVX4TR    | 0.104 |   0.296 |    0.393 | 
     | PLACEDFE_OFC4_reset   | A ^ -> Y ^  | BUFX3TR    | 0.188 |   0.485 |    0.581 | 
     | PLACEDFE_OFC6_reset   | A ^ -> Y ^  | BUFX4TR    | 0.169 |   0.654 |    0.750 | 
     | U108                  | B ^ -> Y v  | NOR2BX1TR  | 0.113 |   0.767 |    0.863 | 
     | PLACEDFE_OFC89_n945   | A v -> Y v  | CLKBUFX2TR | 0.242 |   1.009 |    1.106 | 
     | U1339                 | A1 v -> Y v | AO22X1TR   | 0.221 |   1.230 |    1.326 | 
     | clk_r_REG417_S1       | D v         | DFFQX1TR   | 0.000 |   1.230 |    1.326 | 
     +-------------------------------------------------------------------------------+ 
Path 136: MET Setup Check with Pin clk_r_REG267_S1/CK 
Endpoint:   clk_r_REG267_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__1_ (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.012
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.325
- Arrival Time                  1.228
= Slack Time                    0.097
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.092
     = Beginpoint Arrival Time            0.192
     +------------------------------------------------------------------------------------------+ 
     |       Instance       |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                      |                         |            |       |  Time   |   Time   | 
     |----------------------+-------------------------+------------+-------+---------+----------| 
     |                      | pe_in_pk_wrb_addr__1_ ^ |            |       |   0.192 |    0.289 | 
     | U378                 | A ^ -> Y v              | INVX2TR    | 0.069 |   0.261 |    0.358 | 
     | U1145                | B v -> Y ^              | NAND3X1TR  | 0.089 |   0.350 |    0.447 | 
     | U1146                | A ^ -> Y v              | NAND2X2TR  | 0.068 |   0.418 |    0.515 | 
     | U634                 | A v -> Y ^              | NAND2X1TR  | 0.281 |   0.699 |    0.796 | 
     | U207                 | A1 ^ -> Y v             | OAI21X1TR  | 0.081 |   0.781 |    0.877 | 
     | PLACEDFE_OFC139_n922 | A v -> Y ^              | INVX2TR    | 0.176 |   0.956 |    1.053 | 
     | PLACEDFE_OFC142_n922 | A ^ -> Y v              | CLKINVX2TR | 0.102 |   1.059 |    1.155 | 
     | U1259                | A0 v -> Y v             | AO22X1TR   | 0.169 |   1.228 |    1.325 | 
     | clk_r_REG267_S1      | D v                     | DFFQX1TR   | 0.000 |   1.228 |    1.325 | 
     +------------------------------------------------------------------------------------------+ 
Path 137: MET Setup Check with Pin clk_r_REG353_S1/CK 
Endpoint:   clk_r_REG353_S1/D     (^) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__2_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.012
- Setup                         0.102
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.311
- Arrival Time                  1.214
= Slack Time                    0.097
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.036
     = Beginpoint Arrival Time            0.136
     +------------------------------------------------------------------------------------------+ 
     |       Instance       |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                      |                         |            |       |  Time   |   Time   | 
     |----------------------+-------------------------+------------+-------+---------+----------| 
     |                      | pe_in_pk_wrb_addr__2_ v |            |       |   0.136 |    0.233 | 
     | U174                 | A v -> Y ^              | INVX2TR    | 0.097 |   0.233 |    0.330 | 
     | U1145                | C ^ -> Y v              | NAND3X1TR  | 0.063 |   0.297 |    0.393 | 
     | U1146                | A v -> Y ^              | NAND2X2TR  | 0.092 |   0.389 |    0.486 | 
     | U137                 | B ^ -> Y v              | NAND2X2TR  | 0.109 |   0.498 |    0.595 | 
     | U107                 | A1 v -> Y ^             | OAI21X1TR  | 0.331 |   0.829 |    0.926 | 
     | PLACEDFE_OFC120_n919 | A ^ -> Y v              | INVX2TR    | 0.139 |   0.968 |    1.065 | 
     | PLACEDFE_OFC122_n919 | A v -> Y ^              | CLKINVX1TR | 0.137 |   1.105 |    1.202 | 
     | U1319                | A0 ^ -> Y ^             | AO22X1TR   | 0.108 |   1.214 |    1.311 | 
     | clk_r_REG353_S1      | D ^                     | DFFQX1TR   | 0.000 |   1.214 |    1.311 | 
     +------------------------------------------------------------------------------------------+ 
Path 138: MET Setup Check with Pin PE_top0_buff_mult_arr0_mult_x_27_clk_r_
REG125_S2/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG125_S2/D (^) checked with 
leading edge of 'clk'
Beginpoint: PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG137_S1/Q (v) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.001
- Setup                         0.101
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.301
- Arrival Time                  1.203
= Slack Time                    0.097
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.002
     = Beginpoint Arrival Time       0.002
     +-----------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |    Cell    | Delay | Arrival | Required | 
     |                                                  |              |            |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+------------+-------+---------+----------| 
     | PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG137_S1 | CK ^         |            |       |   0.002 |    0.099 | 
     | PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG137_S1 | CK ^ -> Q v  | DFFQX4TR   | 0.326 |   0.328 |    0.425 | 
     | U716                                             | B v -> Y ^   | XNOR2X2TR  | 0.210 |   0.537 |    0.635 | 
     | U717                                             | B ^ -> Y v   | NAND2X4TR  | 0.078 |   0.616 |    0.713 | 
     | U725                                             | A0 v -> Y ^  | OAI22X1TR  | 0.140 |   0.756 |    0.853 | 
     | U775                                             | B ^ -> CO ^  | CMPR22X2TR | 0.107 |   0.862 |    0.960 | 
     | U976                                             | C ^ -> S v   | CMPR32X2TR | 0.160 |   1.023 |    1.120 | 
     | U1118                                            | CI v -> CO v | ADDFHX2TR  | 0.133 |   1.156 |    1.253 | 
     | U543                                             | B v -> Y ^   | NAND2X1TR  | 0.048 |   1.203 |    1.301 | 
     | PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG125_S2 | D ^          | DFFQX1TR   | 0.000 |   1.203 |    1.301 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 139: MET Setup Check with Pin clk_r_REG475_S1/CK 
Endpoint:   clk_r_REG475_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.010
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.324
- Arrival Time                  1.226
= Slack Time                    0.097
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.019
     = Beginpoint Arrival Time            0.119
     +---------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                               |             |            |       |  Time   |   Time   | 
     |-------------------------------+-------------+------------+-------+---------+----------| 
     |                               | reset v     |            |       |   0.119 |    0.217 | 
     | PLACEDFE_OFC216_reset         | A v -> Y ^  | INVX4TR    | 0.070 |   0.190 |    0.287 | 
     | PLACEDFE_OFC217_reset         | A ^ -> Y ^  | CLKBUFX3TR | 0.218 |   0.408 |    0.505 | 
     | PLACEDFE_OFC222_reset         | A ^ -> Y v  | CLKINVX2TR | 0.095 |   0.503 |    0.600 | 
     | PLACEDFE_OFC227_reset         | A v -> Y ^  | CLKINVX4TR | 0.100 |   0.602 |    0.700 | 
     | PLACEDFE_OFC29_FE_DBTN3_reset | A ^ -> Y ^  | BUFX4TR    | 0.145 |   0.748 |    0.845 | 
     | U645                          | B0 ^ -> Y v | OAI21X1TR  | 0.061 |   0.809 |    0.906 | 
     | PLACEDFE_OFC186_n902          | A v -> Y ^  | CLKINVX2TR | 0.147 |   0.956 |    1.054 | 
     | PLACEDFE_OFC190_n902          | A ^ -> Y v  | CLKINVX2TR | 0.108 |   1.064 |    1.161 | 
     | U574                          | A0 v -> Y v | AO22X1TR   | 0.162 |   1.226 |    1.324 | 
     | clk_r_REG475_S1               | D v         | DFFQX1TR   | 0.000 |   1.226 |    1.324 | 
     +---------------------------------------------------------------------------------------+ 
Path 140: MET Setup Check with Pin clk_r_REG345_S1/CK 
Endpoint:   clk_r_REG345_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset             (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.014
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.326
- Arrival Time                  1.228
= Slack Time                    0.098
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.043
     = Beginpoint Arrival Time            0.143
     +---------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                               |             |            |       |  Time   |   Time   | 
     |-------------------------------+-------------+------------+-------+---------+----------| 
     |                               | reset ^     |            |       |   0.143 |    0.241 | 
     | PLACEDFE_OFC216_reset         | A ^ -> Y v  | INVX4TR    | 0.049 |   0.193 |    0.290 | 
     | PLACEDFE_OFC217_reset         | A v -> Y v  | CLKBUFX3TR | 0.211 |   0.403 |    0.501 | 
     | PLACEDFE_OFC222_reset         | A v -> Y ^  | CLKINVX2TR | 0.105 |   0.509 |    0.606 | 
     | PLACEDFE_OFC227_reset         | A ^ -> Y v  | CLKINVX4TR | 0.091 |   0.600 |    0.698 | 
     | PLACEDFE_OFC29_FE_DBTN3_reset | A v -> Y v  | BUFX4TR    | 0.128 |   0.728 |    0.825 | 
     | U105                          | B0 v -> Y ^ | OAI21X2TR  | 0.175 |   0.902 |    1.000 | 
     | U1180                         | A ^ -> Y v  | INVX2TR    | 0.111 |   1.013 |    1.110 | 
     | U1313                         | B0 v -> Y v | AO22X1TR   | 0.215 |   1.228 |    1.326 | 
     | clk_r_REG345_S1               | D v         | DFFQX1TR   | 0.000 |   1.228 |    1.326 | 
     +---------------------------------------------------------------------------------------+ 
Path 141: MET Setup Check with Pin clk_r_REG331_S1/CK 
Endpoint:   clk_r_REG331_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.001
- Setup                         0.102
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.299
- Arrival Time                  1.202
= Slack Time                    0.098
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.019
     = Beginpoint Arrival Time            0.119
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                       |             |           |       |  Time   |   Time   | 
     |-----------------------+-------------+-----------+-------+---------+----------| 
     |                       | reset v     |           |       |   0.119 |    0.217 | 
     | PLACEDFE_OFC216_reset | A v -> Y ^  | INVX4TR   | 0.070 |   0.190 |    0.287 | 
     | PLACEDFE_OFC220_reset | A ^ -> Y v  | INVX4TR   | 0.069 |   0.258 |    0.356 | 
     | PLACEDFE_OFC4_reset   | A v -> Y v  | BUFX3TR   | 0.141 |   0.399 |    0.497 | 
     | PLACEDFE_OFC6_reset   | A v -> Y v  | BUFX4TR   | 0.136 |   0.535 |    0.632 | 
     | U283                  | B v -> Y ^  | NOR2BX1TR | 0.315 |   0.850 |    0.947 | 
     | PLACEDFE_OFC84_n941   | A ^ -> Y ^  | BUFX3TR   | 0.233 |   1.082 |    1.180 | 
     | U1279                 | A1 ^ -> Y ^ | AO22X1TR  | 0.119 |   1.202 |    1.299 | 
     | clk_r_REG331_S1       | D ^         | DFFQX1TR  | 0.000 |   1.202 |    1.299 | 
     +------------------------------------------------------------------------------+ 
Path 142: MET Setup Check with Pin clk_r_REG262_S1/CK 
Endpoint:   clk_r_REG262_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset             (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.012
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.325
- Arrival Time                  1.227
= Slack Time                    0.098
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.043
     = Beginpoint Arrival Time            0.143
     +-------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+---------+----------| 
     |                       | reset ^     |            |       |   0.143 |    0.241 | 
     | PLACEDFE_OFC216_reset | A ^ -> Y v  | INVX4TR    | 0.049 |   0.193 |    0.290 | 
     | PLACEDFE_OFC220_reset | A v -> Y ^  | INVX4TR    | 0.104 |   0.296 |    0.394 | 
     | PLACEDFE_OFC4_reset   | A ^ -> Y ^  | BUFX3TR    | 0.188 |   0.485 |    0.583 | 
     | PLACEDFE_OFC6_reset   | A ^ -> Y ^  | BUFX4TR    | 0.169 |   0.654 |    0.751 | 
     | U282                  | B ^ -> Y v  | NOR2BX2TR  | 0.113 |   0.767 |    0.865 | 
     | PLACEDFE_OFC96_n940   | A v -> Y v  | CLKBUFX2TR | 0.238 |   1.005 |    1.103 | 
     | U1254                 | A1 v -> Y v | AO22X1TR   | 0.222 |   1.227 |    1.325 | 
     | clk_r_REG262_S1       | D v         | DFFQX1TR   | 0.000 |   1.227 |    1.325 | 
     +-------------------------------------------------------------------------------+ 
Path 143: MET Setup Check with Pin clk_r_REG180_S1/CK 
Endpoint:   clk_r_REG180_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset             (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.012
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.325
- Arrival Time                  1.227
= Slack Time                    0.098
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.043
     = Beginpoint Arrival Time            0.143
     +---------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                               |             |            |       |  Time   |   Time   | 
     |-------------------------------+-------------+------------+-------+---------+----------| 
     |                               | reset ^     |            |       |   0.143 |    0.241 | 
     | PLACEDFE_OFC216_reset         | A ^ -> Y v  | INVX4TR    | 0.049 |   0.193 |    0.291 | 
     | PLACEDFE_OFC217_reset         | A v -> Y v  | CLKBUFX3TR | 0.211 |   0.403 |    0.501 | 
     | PLACEDFE_OFC31_FE_DBTN3_reset | A v -> Y v  | CLKBUFX2TR | 0.286 |   0.689 |    0.787 | 
     | U103                          | B0 v -> Y ^ | OAI21X2TR  | 0.212 |   0.901 |    0.999 | 
     | PLACEDFE_OFC75_n924           | A ^ -> Y v  | INVX2TR    | 0.116 |   1.017 |    1.115 | 
     | U1195                         | B0 v -> Y v | AO22X1TR   | 0.209 |   1.227 |    1.324 | 
     | clk_r_REG180_S1               | D v         | DFFQX1TR   | 0.000 |   1.227 |    1.325 | 
     +---------------------------------------------------------------------------------------+ 
Path 144: MET Setup Check with Pin clk_r_REG248_S1/CK 
Endpoint:   clk_r_REG248_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.010
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.323
- Arrival Time                  1.225
= Slack Time                    0.098
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.019
     = Beginpoint Arrival Time            0.119
     +---------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                               |             |            |       |  Time   |   Time   | 
     |-------------------------------+-------------+------------+-------+---------+----------| 
     |                               | reset v     |            |       |   0.119 |    0.218 | 
     | PLACEDFE_OFC216_reset         | A v -> Y ^  | INVX4TR    | 0.070 |   0.190 |    0.288 | 
     | PLACEDFE_OFC217_reset         | A ^ -> Y ^  | CLKBUFX3TR | 0.218 |   0.408 |    0.506 | 
     | PLACEDFE_OFC222_reset         | A ^ -> Y v  | CLKINVX2TR | 0.095 |   0.503 |    0.601 | 
     | PLACEDFE_OFC227_reset         | A v -> Y ^  | CLKINVX4TR | 0.100 |   0.602 |    0.701 | 
     | PLACEDFE_OFC29_FE_DBTN3_reset | A ^ -> Y ^  | BUFX4TR    | 0.145 |   0.748 |    0.846 | 
     | U300                          | B0 ^ -> Y v | OAI21X1TR  | 0.067 |   0.814 |    0.913 | 
     | PLACEDFE_OFC191_n928          | A v -> Y ^  | INVX2TR    | 0.167 |   0.981 |    1.079 | 
     | PLACEDFE_OFC196_n928          | A ^ -> Y v  | CLKINVX2TR | 0.085 |   1.066 |    1.164 | 
     | U554                          | A0 v -> Y v | AO22X1TR   | 0.159 |   1.225 |    1.323 | 
     | clk_r_REG248_S1               | D v         | DFFQX1TR   | 0.000 |   1.225 |    1.323 | 
     +---------------------------------------------------------------------------------------+ 
Path 145: MET Setup Check with Pin clk_r_REG425_S1/CK 
Endpoint:   clk_r_REG425_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.010
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.323
- Arrival Time                  1.225
= Slack Time                    0.098
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.019
     = Beginpoint Arrival Time            0.119
     +---------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                               |             |            |       |  Time   |   Time   | 
     |-------------------------------+-------------+------------+-------+---------+----------| 
     |                               | reset v     |            |       |   0.119 |    0.218 | 
     | PLACEDFE_OFC216_reset         | A v -> Y ^  | INVX4TR    | 0.070 |   0.190 |    0.288 | 
     | PLACEDFE_OFC217_reset         | A ^ -> Y ^  | CLKBUFX3TR | 0.218 |   0.408 |    0.506 | 
     | PLACEDFE_OFC222_reset         | A ^ -> Y v  | CLKINVX2TR | 0.095 |   0.503 |    0.601 | 
     | PLACEDFE_OFC227_reset         | A v -> Y ^  | CLKINVX4TR | 0.100 |   0.602 |    0.701 | 
     | PLACEDFE_OFC29_FE_DBTN3_reset | A ^ -> Y ^  | BUFX4TR    | 0.145 |   0.748 |    0.846 | 
     | U97                           | B0 ^ -> Y v | OAI21X1TR  | 0.078 |   0.826 |    0.924 | 
     | PLACEDFE_OFC86_n930           | A v -> Y ^  | INVX2TR    | 0.147 |   0.974 |    1.072 | 
     | PLACEDFE_OFC87_n930           | A ^ -> Y v  | INVX2TR    | 0.088 |   1.062 |    1.160 | 
     | U1386                         | A0 v -> Y v | AO22X1TR   | 0.163 |   1.225 |    1.323 | 
     | clk_r_REG425_S1               | D v         | DFFQX1TR   | 0.000 |   1.225 |    1.323 | 
     +---------------------------------------------------------------------------------------+ 
Path 146: MET Setup Check with Pin clk_r_REG529_S1/CK 
Endpoint:   clk_r_REG529_S1/D     (^) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_rdb_addr__0_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time         -0.000
- Setup                         0.071
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.328
- Arrival Time                  1.230
= Slack Time                    0.098
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.133
     +---------------------------------------------------------------------------------------+ 
     |     Instance      |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                   |                         |            |       |  Time   |   Time   | 
     |-------------------+-------------------------+------------+-------+---------+----------| 
     |                   | pe_in_pk_rdb_addr__0_ v |            |       |   0.133 |    0.231 | 
     | U290              | A v -> Y ^              | INVX2TR    | 0.096 |   0.228 |    0.327 | 
     | U660              | AN ^ -> Y ^             | NOR3BX1TR  | 0.302 |   0.530 |    0.629 | 
     | PLACEDFE_OFC9_n64 | A ^ -> Y ^              | CLKBUFX2TR | 0.338 |   0.868 |    0.966 | 
     | U1569             | B ^ -> Y v              | NAND3X1TR  | 0.249 |   1.117 |    1.215 | 
     | U1652             | B v -> Y ^              | NOR2BX1TR  | 0.113 |   1.230 |    1.328 | 
     | clk_r_REG529_S1   | D ^                     | DFFHQX2TR  | 0.000 |   1.230 |    1.328 | 
     +---------------------------------------------------------------------------------------+ 
Path 147: MET Setup Check with Pin PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG78_
S3/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG78_S3/D (^) checked with  
leading edge of 'clk'
Beginpoint: clk_r_REG509_S2/Q                                 (v) triggered by  
leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.002
- Setup                         0.103
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.299
- Arrival Time                  1.200
= Slack Time                    0.099
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.004
     = Beginpoint Arrival Time       0.004
     +---------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                 |             |            |       |  Time   |   Time   | 
     |-------------------------------------------------+-------------+------------+-------+---------+----------| 
     | clk_r_REG509_S2                                 | CK ^        |            |       |   0.004 |    0.103 | 
     | clk_r_REG509_S2                                 | CK ^ -> Q v | DFFQX1TR   | 0.290 |   0.294 |    0.392 | 
     | U808                                            | B1 v -> Y v | AO22X4TR   | 0.191 |   0.485 |    0.584 | 
     | U319                                            | B v -> Y v  | XNOR2X2TR  | 0.109 |   0.594 |    0.693 | 
     | U933                                            | A1 v -> Y ^ | OAI22X2TR  | 0.121 |   0.715 |    0.814 | 
     | U362                                            | A ^ -> CO ^ | CMPR22X2TR | 0.107 |   0.822 |    0.921 | 
     | U1089                                           | A ^ -> CO ^ | ADDFHX2TR  | 0.200 |   1.022 |    1.120 | 
     | U1120                                           | CI ^ -> S v | ADDFHX4TR  | 0.133 |   1.154 |    1.253 | 
     | U585                                            | A v -> Y ^  | NAND2X1TR  | 0.046 |   1.200 |    1.299 | 
     | PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG78_S3 | D ^         | DFFQX1TR   | 0.000 |   1.200 |    1.299 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 148: MET Setup Check with Pin clk_r_REG309_S1/CK 
Endpoint:   clk_r_REG309_S1/D     (^) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__2_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.012
- Setup                         0.101
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.311
- Arrival Time                  1.212
= Slack Time                    0.099
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.036
     = Beginpoint Arrival Time            0.136
     +------------------------------------------------------------------------------------------+ 
     |       Instance       |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                      |                         |            |       |  Time   |   Time   | 
     |----------------------+-------------------------+------------+-------+---------+----------| 
     |                      | pe_in_pk_wrb_addr__2_ v |            |       |   0.136 |    0.235 | 
     | U174                 | A v -> Y ^              | INVX2TR    | 0.097 |   0.233 |    0.332 | 
     | U1145                | C ^ -> Y v              | NAND3X1TR  | 0.063 |   0.297 |    0.395 | 
     | U1146                | A v -> Y ^              | NAND2X2TR  | 0.092 |   0.389 |    0.488 | 
     | U137                 | B ^ -> Y v              | NAND2X2TR  | 0.109 |   0.498 |    0.597 | 
     | U107                 | A1 v -> Y ^             | OAI21X1TR  | 0.331 |   0.829 |    0.928 | 
     | PLACEDFE_OFC120_n919 | A ^ -> Y v              | INVX2TR    | 0.139 |   0.968 |    1.067 | 
     | PLACEDFE_OFC122_n919 | A v -> Y ^              | CLKINVX1TR | 0.137 |   1.105 |    1.204 | 
     | U1288                | A0 ^ -> Y ^             | AO22X1TR   | 0.107 |   1.212 |    1.311 | 
     | clk_r_REG309_S1      | D ^                     | DFFQX1TR   | 0.000 |   1.212 |    1.311 | 
     +------------------------------------------------------------------------------------------+ 
Path 149: MET Setup Check with Pin clk_r_REG491_S2/CK 
Endpoint:   clk_r_REG491_S2/D     (^) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_rdb_addr__0_ (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.001
- Setup                         0.113
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.287
- Arrival Time                  1.188
= Slack Time                    0.099
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.070
     = Beginpoint Arrival Time            0.170
     +------------------------------------------------------------------------------------------+ 
     |       Instance       |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                      |                         |            |       |  Time   |   Time   | 
     |----------------------+-------------------------+------------+-------+---------+----------| 
     |                      | pe_in_pk_rdb_addr__0_ ^ |            |       |   0.170 |    0.268 | 
     | U290                 | A ^ -> Y v              | INVX2TR    | 0.076 |   0.245 |    0.344 | 
     | U659                 | A v -> Y ^              | NOR3X1TR   | 0.194 |   0.439 |    0.538 | 
     | PLACEDFE_OFC117_n147 | A ^ -> Y ^              | BUFX3TR    | 0.241 |   0.680 |    0.779 | 
     | PLACEDFE_OFC118_n147 | A ^ -> Y ^              | CLKBUFX2TR | 0.250 |   0.930 |    1.029 | 
     | U1656                | A0 ^ -> Y v             | AOI22X1TR  | 0.104 |   1.034 |    1.133 | 
     | U1657                | D v -> Y ^              | NAND4X1TR  | 0.154 |   1.188 |    1.287 | 
     | clk_r_REG491_S2      | D ^                     | DFFQX1TR   | 0.000 |   1.188 |    1.287 | 
     +------------------------------------------------------------------------------------------+ 
Path 150: MET Setup Check with Pin clk_r_REG291_S2/CK 
Endpoint:   clk_r_REG291_S2/D     (^) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_rdb_addr__1_ (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.011
- Setup                         0.120
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.291
- Arrival Time                  1.192
= Slack Time                    0.099
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.057
     = Beginpoint Arrival Time            0.157
     +-----------------------------------------------------------------------------------------------------------+ 
     |               Instance                |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                                       |                         |            |       |  Time   |   Time   | 
     |---------------------------------------+-------------------------+------------+-------+---------+----------| 
     |                                       | pe_in_pk_rdb_addr__1_ ^ |            |       |   0.157 |    0.256 | 
     | PLACEDFE_OCPC231_pe_in_pk_rdb_addr__1 | A ^ -> Y ^              | CLKBUFX2TR | 0.124 |   0.281 |    0.380 | 
     | U255                                  | A ^ -> Y ^              | AND2X2TR   | 0.079 |   0.360 |    0.459 | 
     | U653                                  | B ^ -> Y ^              | AND2X2TR   | 0.296 |   0.656 |    0.755 | 
     | PLACEDFE_OFC79_n155                   | A ^ -> Y v              | CLKINVX2TR | 0.093 |   0.749 |    0.848 | 
     | PLACEDFE_OFC80_n155                   | A v -> Y ^              | INVX2TR    | 0.217 |   0.965 |    1.064 | 
     | U1669                                 | A0 ^ -> Y v             | AOI22X1TR  | 0.069 |   1.034 |    1.133 | 
     | U1672                                 | B v -> Y ^              | NAND4X1TR  | 0.157 |   1.191 |    1.290 | 
     | clk_r_REG291_S2                       | D ^                     | DFFQX1TR   | 0.001 |   1.192 |    1.291 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 151: MET Setup Check with Pin clk_r_REG167_S1/CK 
Endpoint:   clk_r_REG167_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.010
- Setup                         0.086
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.324
- Arrival Time                  1.225
= Slack Time                    0.099
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.019
     = Beginpoint Arrival Time            0.119
     +---------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                               |             |            |       |  Time   |   Time   | 
     |-------------------------------+-------------+------------+-------+---------+----------| 
     |                               | reset v     |            |       |   0.119 |    0.219 | 
     | PLACEDFE_OFC216_reset         | A v -> Y ^  | INVX4TR    | 0.070 |   0.190 |    0.289 | 
     | PLACEDFE_OFC217_reset         | A ^ -> Y ^  | CLKBUFX3TR | 0.218 |   0.408 |    0.507 | 
     | PLACEDFE_OFC222_reset         | A ^ -> Y v  | CLKINVX2TR | 0.095 |   0.503 |    0.602 | 
     | PLACEDFE_OFC227_reset         | A v -> Y ^  | CLKINVX4TR | 0.100 |   0.602 |    0.702 | 
     | PLACEDFE_OFC29_FE_DBTN3_reset | A ^ -> Y ^  | BUFX4TR    | 0.145 |   0.748 |    0.847 | 
     | U645                          | B0 ^ -> Y v | OAI21X1TR  | 0.061 |   0.809 |    0.908 | 
     | PLACEDFE_OFC186_n902          | A v -> Y ^  | CLKINVX2TR | 0.147 |   0.956 |    1.055 | 
     | PLACEDFE_OFC190_n902          | A ^ -> Y v  | CLKINVX2TR | 0.108 |   1.064 |    1.163 | 
     | U577                          | A0 v -> Y v | AO22X1TR   | 0.161 |   1.225 |    1.324 | 
     | clk_r_REG167_S1               | D v         | DFFQX1TR   | 0.000 |   1.225 |    1.324 | 
     +---------------------------------------------------------------------------------------+ 
Path 152: MET Setup Check with Pin clk_r_REG294_S1/CK 
Endpoint:   clk_r_REG294_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.009
- Setup                         0.102
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.308
- Arrival Time                  1.209
= Slack Time                    0.099
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.019
     = Beginpoint Arrival Time            0.119
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                       |             |           |       |  Time   |   Time   | 
     |-----------------------+-------------+-----------+-------+---------+----------| 
     |                       | reset v     |           |       |   0.119 |    0.219 | 
     | PLACEDFE_OFC216_reset | A v -> Y ^  | INVX4TR   | 0.070 |   0.190 |    0.289 | 
     | PLACEDFE_OFC220_reset | A ^ -> Y v  | INVX4TR   | 0.069 |   0.258 |    0.358 | 
     | PLACEDFE_OFC4_reset   | A v -> Y v  | BUFX3TR   | 0.141 |   0.399 |    0.498 | 
     | PLACEDFE_OFC6_reset   | A v -> Y v  | BUFX4TR   | 0.136 |   0.535 |    0.634 | 
     | U283                  | B v -> Y ^  | NOR2BX1TR | 0.315 |   0.850 |    0.949 | 
     | PLACEDFE_OFC84_n941   | A ^ -> Y ^  | BUFX3TR   | 0.233 |   1.082 |    1.182 | 
     | U1294                 | A1 ^ -> Y ^ | AO22X1TR  | 0.126 |   1.209 |    1.308 | 
     | clk_r_REG294_S1       | D ^         | DFFQX1TR  | 0.000 |   1.209 |    1.308 | 
     +------------------------------------------------------------------------------+ 
Path 153: MET Setup Check with Pin clk_r_REG187_S1/CK 
Endpoint:   clk_r_REG187_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__1_ (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.012
- Setup                         0.086
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.326
- Arrival Time                  1.227
= Slack Time                    0.099
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.092
     = Beginpoint Arrival Time            0.192
     +------------------------------------------------------------------------------------------+ 
     |       Instance       |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                      |                         |            |       |  Time   |   Time   | 
     |----------------------+-------------------------+------------+-------+---------+----------| 
     |                      | pe_in_pk_wrb_addr__1_ ^ |            |       |   0.192 |    0.291 | 
     | U378                 | A ^ -> Y v              | INVX2TR    | 0.069 |   0.262 |    0.361 | 
     | U1145                | B v -> Y ^              | NAND3X1TR  | 0.089 |   0.350 |    0.450 | 
     | U1146                | A ^ -> Y v              | NAND2X2TR  | 0.068 |   0.419 |    0.518 | 
     | U634                 | A v -> Y ^              | NAND2X1TR  | 0.281 |   0.699 |    0.798 | 
     | U98                  | A1 ^ -> Y v             | OAI21X1TR  | 0.129 |   0.829 |    0.928 | 
     | PLACEDFE_OFC148_n877 | A v -> Y ^              | INVX2TR    | 0.146 |   0.975 |    1.074 | 
     | PLACEDFE_OFC149_n877 | A ^ -> Y v              | CLKINVX2TR | 0.096 |   1.071 |    1.171 | 
     | U1152                | A0 v -> Y v             | AO22X1TR   | 0.156 |   1.227 |    1.326 | 
     | clk_r_REG187_S1      | D v                     | DFFQX1TR   | 0.000 |   1.227 |    1.326 | 
     +------------------------------------------------------------------------------------------+ 
Path 154: MET Setup Check with Pin clk_r_REG332_S1/CK 
Endpoint:   clk_r_REG332_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.009
- Setup                         0.102
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.307
- Arrival Time                  1.208
= Slack Time                    0.100
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.019
     = Beginpoint Arrival Time            0.119
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                       |             |           |       |  Time   |   Time   | 
     |-----------------------+-------------+-----------+-------+---------+----------| 
     |                       | reset v     |           |       |   0.119 |    0.219 | 
     | PLACEDFE_OFC216_reset | A v -> Y ^  | INVX4TR   | 0.070 |   0.190 |    0.289 | 
     | PLACEDFE_OFC220_reset | A ^ -> Y v  | INVX4TR   | 0.069 |   0.258 |    0.358 | 
     | PLACEDFE_OFC4_reset   | A v -> Y v  | BUFX3TR   | 0.141 |   0.399 |    0.499 | 
     | PLACEDFE_OFC6_reset   | A v -> Y v  | BUFX4TR   | 0.136 |   0.535 |    0.634 | 
     | U283                  | B v -> Y ^  | NOR2BX1TR | 0.315 |   0.850 |    0.949 | 
     | PLACEDFE_OFC84_n941   | A ^ -> Y ^  | BUFX3TR   | 0.233 |   1.082 |    1.182 | 
     | U548                  | A1 ^ -> Y ^ | AO22X1TR  | 0.125 |   1.208 |    1.307 | 
     | clk_r_REG332_S1       | D ^         | DFFQX1TR  | 0.000 |   1.208 |    1.307 | 
     +------------------------------------------------------------------------------+ 
Path 155: MET Setup Check with Pin clk_r_REG83_S1/CK 
Endpoint:   clk_r_REG83_S1/D      (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_rdb_addr__2_ (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.010
- Setup                         0.083
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.327
- Arrival Time                  1.227
= Slack Time                    0.100
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.052
     = Beginpoint Arrival Time            0.152
     +-----------------------------------------------------------------------------------------------------------+ 
     |               Instance                |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                                       |                         |            |       |  Time   |   Time   | 
     |---------------------------------------+-------------------------+------------+-------+---------+----------| 
     |                                       | pe_in_pk_rdb_addr__2_ ^ |            |       |   0.152 |    0.252 | 
     | PLACEDFE_OCPC232_pe_in_pk_rdb_addr__2 | A ^ -> Y ^              | CLKBUFX2TR | 0.118 |   0.271 |    0.370 | 
     | U649                                  | B ^ -> Y v              | NOR3X1TR   | 0.045 |   0.315 |    0.415 | 
     | PLACEDFE_OFC165_n153                  | A v -> Y v              | CLKBUFX2TR | 0.288 |   0.604 |    0.703 | 
     | PLACEDFE_OFC166_n153                  | A v -> Y v              | CLKBUFX2TR | 0.296 |   0.900 |    0.999 | 
     | U759                                  | A0 v -> Y ^             | AOI22X1TR  | 0.153 |   1.053 |    1.153 | 
     | U764                                  | A ^ -> Y v              | NAND4X1TR  | 0.061 |   1.114 |    1.214 | 
     | U765                                  | B v -> Y v              | AND2X2TR   | 0.113 |   1.227 |    1.327 | 
     | clk_r_REG83_S1                        | D v                     | DFFHQX2TR  | 0.000 |   1.227 |    1.327 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 156: MET Setup Check with Pin clk_r_REG394_S1/CK 
Endpoint:   clk_r_REG394_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset             (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.012
- Setup                         0.086
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.326
- Arrival Time                  1.226
= Slack Time                    0.100
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.043
     = Beginpoint Arrival Time            0.143
     +-------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+---------+----------| 
     |                       | reset ^     |            |       |   0.143 |    0.244 | 
     | PLACEDFE_OFC216_reset | A ^ -> Y v  | INVX4TR    | 0.049 |   0.193 |    0.293 | 
     | PLACEDFE_OFC220_reset | A v -> Y ^  | INVX4TR    | 0.104 |   0.296 |    0.397 | 
     | PLACEDFE_OFC4_reset   | A ^ -> Y ^  | BUFX3TR    | 0.188 |   0.485 |    0.585 | 
     | PLACEDFE_OFC6_reset   | A ^ -> Y ^  | BUFX4TR    | 0.169 |   0.654 |    0.754 | 
     | U108                  | B ^ -> Y v  | NOR2BX1TR  | 0.113 |   0.767 |    0.867 | 
     | PLACEDFE_OFC89_n945   | A v -> Y v  | CLKBUFX2TR | 0.242 |   1.009 |    1.110 | 
     | U1347                 | A1 v -> Y v | AO22X1TR   | 0.217 |   1.226 |    1.326 | 
     | clk_r_REG394_S1       | D v         | DFFQX1TR   | 0.000 |   1.226 |    1.326 | 
     +-------------------------------------------------------------------------------+ 
Path 157: MET Setup Check with Pin clk_r_REG280_S1/CK 
Endpoint:   clk_r_REG280_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset             (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.011
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.324
- Arrival Time                  1.224
= Slack Time                    0.100
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.043
     = Beginpoint Arrival Time            0.143
     +-------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+---------+----------| 
     |                       | reset ^     |            |       |   0.143 |    0.244 | 
     | PLACEDFE_OFC216_reset | A ^ -> Y v  | INVX4TR    | 0.049 |   0.193 |    0.293 | 
     | PLACEDFE_OFC220_reset | A v -> Y ^  | INVX4TR    | 0.104 |   0.296 |    0.397 | 
     | PLACEDFE_OFC4_reset   | A ^ -> Y ^  | BUFX3TR    | 0.188 |   0.485 |    0.585 | 
     | PLACEDFE_OFC6_reset   | A ^ -> Y ^  | BUFX4TR    | 0.169 |   0.654 |    0.754 | 
     | U282                  | B ^ -> Y v  | NOR2BX2TR  | 0.113 |   0.767 |    0.867 | 
     | PLACEDFE_OFC96_n940   | A v -> Y v  | CLKBUFX2TR | 0.238 |   1.005 |    1.105 | 
     | U1241                 | A1 v -> Y v | AO22X1TR   | 0.219 |   1.224 |    1.324 | 
     | clk_r_REG280_S1       | D v         | DFFQX1TR   | 0.000 |   1.224 |    1.324 | 
     +-------------------------------------------------------------------------------+ 
Path 158: MET Setup Check with Pin clk_r_REG211_S1/CK 
Endpoint:   clk_r_REG211_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.010
- Setup                         0.086
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.324
- Arrival Time                  1.224
= Slack Time                    0.100
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.019
     = Beginpoint Arrival Time            0.119
     +---------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                               |             |            |       |  Time   |   Time   | 
     |-------------------------------+-------------+------------+-------+---------+----------| 
     |                               | reset v     |            |       |   0.119 |    0.220 | 
     | PLACEDFE_OFC216_reset         | A v -> Y ^  | INVX4TR    | 0.070 |   0.190 |    0.290 | 
     | PLACEDFE_OFC217_reset         | A ^ -> Y ^  | CLKBUFX3TR | 0.218 |   0.408 |    0.508 | 
     | PLACEDFE_OFC222_reset         | A ^ -> Y v  | CLKINVX2TR | 0.095 |   0.503 |    0.603 | 
     | PLACEDFE_OFC227_reset         | A v -> Y ^  | CLKINVX4TR | 0.100 |   0.602 |    0.703 | 
     | PLACEDFE_OFC29_FE_DBTN3_reset | A ^ -> Y ^  | BUFX4TR    | 0.145 |   0.748 |    0.848 | 
     | U645                          | B0 ^ -> Y v | OAI21X1TR  | 0.061 |   0.809 |    0.909 | 
     | PLACEDFE_OFC186_n902          | A v -> Y ^  | CLKINVX2TR | 0.147 |   0.956 |    1.056 | 
     | PLACEDFE_OFC190_n902          | A ^ -> Y v  | CLKINVX2TR | 0.108 |   1.064 |    1.164 | 
     | U212                          | A0 v -> Y v | AO22X1TR   | 0.160 |   1.224 |    1.324 | 
     | clk_r_REG211_S1               | D v         | DFFQX1TR   | 0.000 |   1.224 |    1.324 | 
     +---------------------------------------------------------------------------------------+ 
Path 159: MET Setup Check with Pin clk_r_REG205_S1/CK 
Endpoint:   clk_r_REG205_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.010
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.323
- Arrival Time                  1.223
= Slack Time                    0.100
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.019
     = Beginpoint Arrival Time            0.119
     +---------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                               |             |            |       |  Time   |   Time   | 
     |-------------------------------+-------------+------------+-------+---------+----------| 
     |                               | reset v     |            |       |   0.119 |    0.220 | 
     | PLACEDFE_OFC216_reset         | A v -> Y ^  | INVX4TR    | 0.070 |   0.190 |    0.290 | 
     | PLACEDFE_OFC217_reset         | A ^ -> Y ^  | CLKBUFX3TR | 0.218 |   0.408 |    0.508 | 
     | PLACEDFE_OFC222_reset         | A ^ -> Y v  | CLKINVX2TR | 0.095 |   0.503 |    0.603 | 
     | PLACEDFE_OFC227_reset         | A v -> Y ^  | CLKINVX4TR | 0.100 |   0.602 |    0.703 | 
     | PLACEDFE_OFC29_FE_DBTN3_reset | A ^ -> Y ^  | BUFX4TR    | 0.145 |   0.748 |    0.848 | 
     | U97                           | B0 ^ -> Y v | OAI21X1TR  | 0.078 |   0.826 |    0.927 | 
     | PLACEDFE_OFC86_n930           | A v -> Y ^  | INVX2TR    | 0.147 |   0.974 |    1.074 | 
     | PLACEDFE_OFC87_n930           | A ^ -> Y v  | INVX2TR    | 0.088 |   1.062 |    1.162 | 
     | U1231                         | A0 v -> Y v | AO22X1TR   | 0.161 |   1.223 |    1.323 | 
     | clk_r_REG205_S1               | D v         | DFFQX1TR   | 0.000 |   1.223 |    1.323 | 
     +---------------------------------------------------------------------------------------+ 
Path 160: MET Setup Check with Pin clk_r_REG469_S1/CK 
Endpoint:   clk_r_REG469_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.010
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.323
- Arrival Time                  1.222
= Slack Time                    0.101
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.019
     = Beginpoint Arrival Time            0.119
     +---------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                               |             |            |       |  Time   |   Time   | 
     |-------------------------------+-------------+------------+-------+---------+----------| 
     |                               | reset v     |            |       |   0.119 |    0.220 | 
     | PLACEDFE_OFC216_reset         | A v -> Y ^  | INVX4TR    | 0.070 |   0.190 |    0.290 | 
     | PLACEDFE_OFC217_reset         | A ^ -> Y ^  | CLKBUFX3TR | 0.218 |   0.408 |    0.509 | 
     | PLACEDFE_OFC222_reset         | A ^ -> Y v  | CLKINVX2TR | 0.095 |   0.503 |    0.604 | 
     | PLACEDFE_OFC227_reset         | A v -> Y ^  | CLKINVX4TR | 0.100 |   0.602 |    0.703 | 
     | PLACEDFE_OFC29_FE_DBTN3_reset | A ^ -> Y ^  | BUFX4TR    | 0.145 |   0.748 |    0.848 | 
     | U97                           | B0 ^ -> Y v | OAI21X1TR  | 0.078 |   0.826 |    0.927 | 
     | PLACEDFE_OFC86_n930           | A v -> Y ^  | INVX2TR    | 0.147 |   0.974 |    1.074 | 
     | PLACEDFE_OFC87_n930           | A ^ -> Y v  | INVX2TR    | 0.088 |   1.062 |    1.162 | 
     | U1417                         | A0 v -> Y v | AO22X1TR   | 0.160 |   1.222 |    1.323 | 
     | clk_r_REG469_S1               | D v         | DFFQX1TR   | 0.000 |   1.222 |    1.323 | 
     +---------------------------------------------------------------------------------------+ 
Path 161: MET Setup Check with Pin clk_r_REG387_S1/CK 
Endpoint:   clk_r_REG387_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.010
- Setup                         0.086
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.324
- Arrival Time                  1.223
= Slack Time                    0.101
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.019
     = Beginpoint Arrival Time            0.119
     +---------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                               |             |            |       |  Time   |   Time   | 
     |-------------------------------+-------------+------------+-------+---------+----------| 
     |                               | reset v     |            |       |   0.119 |    0.220 | 
     | PLACEDFE_OFC216_reset         | A v -> Y ^  | INVX4TR    | 0.070 |   0.190 |    0.291 | 
     | PLACEDFE_OFC217_reset         | A ^ -> Y ^  | CLKBUFX3TR | 0.218 |   0.408 |    0.509 | 
     | PLACEDFE_OFC222_reset         | A ^ -> Y v  | CLKINVX2TR | 0.095 |   0.503 |    0.604 | 
     | PLACEDFE_OFC227_reset         | A v -> Y ^  | CLKINVX4TR | 0.100 |   0.602 |    0.703 | 
     | PLACEDFE_OFC29_FE_DBTN3_reset | A ^ -> Y ^  | BUFX4TR    | 0.145 |   0.748 |    0.849 | 
     | U645                          | B0 ^ -> Y v | OAI21X1TR  | 0.061 |   0.809 |    0.910 | 
     | PLACEDFE_OFC186_n902          | A v -> Y ^  | CLKINVX2TR | 0.147 |   0.956 |    1.057 | 
     | PLACEDFE_OFC190_n902          | A ^ -> Y v  | CLKINVX2TR | 0.108 |   1.064 |    1.165 | 
     | U570                          | A0 v -> Y v | AO22X1TR   | 0.160 |   1.223 |    1.324 | 
     | clk_r_REG387_S1               | D v         | DFFQX1TR   | 0.000 |   1.223 |    1.324 | 
     +---------------------------------------------------------------------------------------+ 
Path 162: MET Setup Check with Pin clk_r_REG268_S1/CK 
Endpoint:   clk_r_REG268_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset             (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.012
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.325
- Arrival Time                  1.224
= Slack Time                    0.101
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.043
     = Beginpoint Arrival Time            0.143
     +---------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                               |             |            |       |  Time   |   Time   | 
     |-------------------------------+-------------+------------+-------+---------+----------| 
     |                               | reset ^     |            |       |   0.143 |    0.244 | 
     | PLACEDFE_OFC216_reset         | A ^ -> Y v  | INVX4TR    | 0.049 |   0.193 |    0.294 | 
     | PLACEDFE_OFC217_reset         | A v -> Y v  | CLKBUFX3TR | 0.211 |   0.403 |    0.504 | 
     | PLACEDFE_OFC31_FE_DBTN3_reset | A v -> Y v  | CLKBUFX2TR | 0.286 |   0.690 |    0.790 | 
     | U103                          | B0 v -> Y ^ | OAI21X2TR  | 0.212 |   0.901 |    1.002 | 
     | PLACEDFE_OFC75_n924           | A ^ -> Y v  | INVX2TR    | 0.116 |   1.017 |    1.118 | 
     | U1260                         | B0 v -> Y v | AO22X1TR   | 0.207 |   1.224 |    1.325 | 
     | clk_r_REG268_S1               | D v         | DFFQX1TR   | 0.000 |   1.224 |    1.325 | 
     +---------------------------------------------------------------------------------------+ 
Path 163: MET Setup Check with Pin clk_r_REG224_S1/CK 
Endpoint:   clk_r_REG224_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset             (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.012
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.325
- Arrival Time                  1.224
= Slack Time                    0.101
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.043
     = Beginpoint Arrival Time            0.143
     +---------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                               |             |            |       |  Time   |   Time   | 
     |-------------------------------+-------------+------------+-------+---------+----------| 
     |                               | reset ^     |            |       |   0.143 |    0.244 | 
     | PLACEDFE_OFC216_reset         | A ^ -> Y v  | INVX4TR    | 0.049 |   0.193 |    0.294 | 
     | PLACEDFE_OFC217_reset         | A v -> Y v  | CLKBUFX3TR | 0.211 |   0.403 |    0.504 | 
     | PLACEDFE_OFC31_FE_DBTN3_reset | A v -> Y v  | CLKBUFX2TR | 0.286 |   0.690 |    0.790 | 
     | U103                          | B0 v -> Y ^ | OAI21X2TR  | 0.212 |   0.901 |    1.002 | 
     | PLACEDFE_OFC75_n924           | A ^ -> Y v  | INVX2TR    | 0.116 |   1.017 |    1.118 | 
     | U1229                         | B0 v -> Y v | AO22X1TR   | 0.207 |   1.224 |    1.325 | 
     | clk_r_REG224_S1               | D v         | DFFQX1TR   | 0.000 |   1.224 |    1.325 | 
     +---------------------------------------------------------------------------------------+ 
Path 164: MET Setup Check with Pin clk_r_REG249_S1/CK 
Endpoint:   clk_r_REG249_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.010
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.323
- Arrival Time                  1.221
= Slack Time                    0.101
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.019
     = Beginpoint Arrival Time            0.119
     +---------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                               |             |            |       |  Time   |   Time   | 
     |-------------------------------+-------------+------------+-------+---------+----------| 
     |                               | reset v     |            |       |   0.119 |    0.221 | 
     | PLACEDFE_OFC216_reset         | A v -> Y ^  | INVX4TR    | 0.070 |   0.190 |    0.291 | 
     | PLACEDFE_OFC217_reset         | A ^ -> Y ^  | CLKBUFX3TR | 0.218 |   0.408 |    0.509 | 
     | PLACEDFE_OFC222_reset         | A ^ -> Y v  | CLKINVX2TR | 0.095 |   0.503 |    0.604 | 
     | PLACEDFE_OFC227_reset         | A v -> Y ^  | CLKINVX4TR | 0.100 |   0.602 |    0.704 | 
     | PLACEDFE_OFC29_FE_DBTN3_reset | A ^ -> Y ^  | BUFX4TR    | 0.145 |   0.748 |    0.849 | 
     | U97                           | B0 ^ -> Y v | OAI21X1TR  | 0.078 |   0.826 |    0.927 | 
     | PLACEDFE_OFC86_n930           | A v -> Y ^  | INVX2TR    | 0.147 |   0.974 |    1.075 | 
     | PLACEDFE_OFC87_n930           | A ^ -> Y v  | INVX2TR    | 0.088 |   1.062 |    1.163 | 
     | U1262                         | A0 v -> Y v | AO22X1TR   | 0.160 |   1.221 |    1.323 | 
     | clk_r_REG249_S1               | D v         | DFFQX1TR   | 0.000 |   1.221 |    1.323 | 
     +---------------------------------------------------------------------------------------+ 
Path 165: MET Setup Check with Pin PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG67_
S3/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG67_S3/D (v) checked with  
leading edge of 'clk'
Beginpoint: clk_r_REG291_S2/Q                                 (v) triggered by  
leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.003
- Setup                         0.082
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.321
- Arrival Time                  1.220
= Slack Time                    0.101
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
     +--------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                 |             |           |       |  Time   |   Time   | 
     |-------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG291_S2                                 | CK ^        |           |       |   0.011 |    0.113 | 
     | clk_r_REG291_S2                                 | CK ^ -> Q v | DFFQX1TR  | 0.308 |   0.320 |    0.421 | 
     | U799                                            | A1 v -> Y v | AO22X4TR  | 0.152 |   0.472 |    0.573 | 
     | U345                                            | B v -> Y v  | XOR2X2TR  | 0.125 |   0.597 |    0.699 | 
     | U219                                            | B0 v -> Y ^ | OAI22X2TR | 0.127 |   0.724 |    0.826 | 
     | U1071                                           | A ^ -> S ^  | ADDFHX2TR | 0.222 |   0.946 |    1.048 | 
     | U615                                            | A ^ -> Y v  | INVX4TR   | 0.030 |   0.976 |    1.078 | 
     | U112                                            | A v -> Y ^  | NOR2X1TR  | 0.113 |   1.090 |    1.191 | 
     | U817                                            | B0 ^ -> Y v | AOI21X2TR | 0.040 |   1.129 |    1.230 | 
     | U306                                            | B v -> Y ^  | NAND2X2TR | 0.068 |   1.198 |    1.299 | 
     | U19                                             | A ^ -> Y v  | INVX2TR   | 0.022 |   1.220 |    1.321 | 
     | PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG67_S3 | D v         | DFFQX1TR  | 0.000 |   1.220 |    1.321 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 166: MET Setup Check with Pin clk_r_REG255_S1/CK 
Endpoint:   clk_r_REG255_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.010
- Setup                         0.086
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.324
- Arrival Time                  1.223
= Slack Time                    0.101
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.019
     = Beginpoint Arrival Time            0.119
     +---------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                               |             |            |       |  Time   |   Time   | 
     |-------------------------------+-------------+------------+-------+---------+----------| 
     |                               | reset v     |            |       |   0.119 |    0.221 | 
     | PLACEDFE_OFC216_reset         | A v -> Y ^  | INVX4TR    | 0.070 |   0.190 |    0.291 | 
     | PLACEDFE_OFC217_reset         | A ^ -> Y ^  | CLKBUFX3TR | 0.218 |   0.408 |    0.509 | 
     | PLACEDFE_OFC222_reset         | A ^ -> Y v  | CLKINVX2TR | 0.095 |   0.503 |    0.604 | 
     | PLACEDFE_OFC227_reset         | A v -> Y ^  | CLKINVX4TR | 0.100 |   0.602 |    0.704 | 
     | PLACEDFE_OFC29_FE_DBTN3_reset | A ^ -> Y ^  | BUFX4TR    | 0.145 |   0.748 |    0.849 | 
     | U645                          | B0 ^ -> Y v | OAI21X1TR  | 0.061 |   0.809 |    0.910 | 
     | PLACEDFE_OFC186_n902          | A v -> Y ^  | CLKINVX2TR | 0.147 |   0.956 |    1.057 | 
     | PLACEDFE_OFC190_n902          | A ^ -> Y v  | CLKINVX2TR | 0.108 |   1.064 |    1.165 | 
     | U213                          | A0 v -> Y v | AO22X1TR   | 0.159 |   1.223 |    1.324 | 
     | clk_r_REG255_S1               | D v         | DFFQX1TR   | 0.000 |   1.223 |    1.324 | 
     +---------------------------------------------------------------------------------------+ 
Path 167: MET Setup Check with Pin clk_r_REG360_S2/CK 
Endpoint:   clk_r_REG360_S2/D     (^) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_rdb_addr__1_ (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.014
- Setup                         0.122
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.292
- Arrival Time                  1.191
= Slack Time                    0.102
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.057
     = Beginpoint Arrival Time            0.157
     +------------------------------------------------------------------------------------------+ 
     |       Instance       |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                      |                         |            |       |  Time   |   Time   | 
     |----------------------+-------------------------+------------+-------+---------+----------| 
     |                      | pe_in_pk_rdb_addr__1_ ^ |            |       |   0.157 |    0.259 | 
     | U291                 | A ^ -> Y v              | INVX2TR    | 0.053 |   0.210 |    0.311 | 
     | U657                 | C v -> Y ^              | NOR3X1TR   | 0.156 |   0.366 |    0.468 | 
     | PLACEDFE_OFC113_n157 | A ^ -> Y ^              | CLKBUFX2TR | 0.203 |   0.569 |    0.671 | 
     | PLACEDFE_OFC114_n157 | A ^ -> Y v              | CLKINVX2TR | 0.118 |   0.688 |    0.790 | 
     | PLACEDFE_OFC116_n157 | A v -> Y ^              | INVX4TR    | 0.178 |   0.866 |    0.968 | 
     | U1598                | A0 ^ -> Y v             | AOI22X1TR  | 0.086 |   0.952 |    1.054 | 
     | U1600                | C v -> Y ^              | NAND4X1TR  | 0.238 |   1.190 |    1.291 | 
     | clk_r_REG360_S2      | D ^                     | DFFQX1TR   | 0.001 |   1.191 |    1.292 | 
     +------------------------------------------------------------------------------------------+ 
Path 168: MET Setup Check with Pin clk_r_REG513_S1/CK 
Endpoint:   clk_r_REG513_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.010
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.323
- Arrival Time                  1.221
= Slack Time                    0.102
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.019
     = Beginpoint Arrival Time            0.119
     +---------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                               |             |            |       |  Time   |   Time   | 
     |-------------------------------+-------------+------------+-------+---------+----------| 
     |                               | reset v     |            |       |   0.119 |    0.222 | 
     | PLACEDFE_OFC216_reset         | A v -> Y ^  | INVX4TR    | 0.070 |   0.190 |    0.292 | 
     | PLACEDFE_OFC217_reset         | A ^ -> Y ^  | CLKBUFX3TR | 0.218 |   0.408 |    0.510 | 
     | PLACEDFE_OFC222_reset         | A ^ -> Y v  | CLKINVX2TR | 0.095 |   0.503 |    0.605 | 
     | PLACEDFE_OFC227_reset         | A v -> Y ^  | CLKINVX4TR | 0.100 |   0.602 |    0.705 | 
     | PLACEDFE_OFC29_FE_DBTN3_reset | A ^ -> Y ^  | BUFX4TR    | 0.145 |   0.748 |    0.850 | 
     | U97                           | B0 ^ -> Y v | OAI21X1TR  | 0.078 |   0.826 |    0.928 | 
     | PLACEDFE_OFC86_n930           | A v -> Y ^  | INVX2TR    | 0.147 |   0.974 |    1.076 | 
     | PLACEDFE_OFC87_n930           | A ^ -> Y v  | INVX2TR    | 0.088 |   1.062 |    1.164 | 
     | U1424                         | A0 v -> Y v | AO22X1TR   | 0.159 |   1.221 |    1.323 | 
     | clk_r_REG513_S1               | D v         | DFFQX1TR   | 0.000 |   1.221 |    1.323 | 
     +---------------------------------------------------------------------------------------+ 
Path 169: MET Setup Check with Pin clk_r_REG184_S2/CK 
Endpoint:   clk_r_REG184_S2/D     (^) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_rdb_addr__1_ (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.014
- Setup                         0.117
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.297
- Arrival Time                  1.195
= Slack Time                    0.102
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.057
     = Beginpoint Arrival Time            0.157
     +------------------------------------------------------------------------------------------+ 
     |       Instance       |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                      |                         |            |       |  Time   |   Time   | 
     |----------------------+-------------------------+------------+-------+---------+----------| 
     |                      | pe_in_pk_rdb_addr__1_ ^ |            |       |   0.157 |    0.260 | 
     | U291                 | A ^ -> Y v              | INVX2TR    | 0.053 |   0.210 |    0.312 | 
     | U657                 | C v -> Y ^              | NOR3X1TR   | 0.156 |   0.366 |    0.468 | 
     | PLACEDFE_OFC113_n157 | A ^ -> Y ^              | CLKBUFX2TR | 0.203 |   0.569 |    0.672 | 
     | PLACEDFE_OFC114_n157 | A ^ -> Y v              | CLKINVX2TR | 0.118 |   0.688 |    0.790 | 
     | PLACEDFE_OFC116_n157 | A v -> Y ^              | INVX4TR    | 0.178 |   0.866 |    0.968 | 
     | U1578                | A0 ^ -> Y v             | AOI22X1TR  | 0.092 |   0.958 |    1.060 | 
     | U1580                | C v -> Y ^              | NAND4X1TR  | 0.236 |   1.194 |    1.297 | 
     | clk_r_REG184_S2      | D ^                     | DFFQX1TR   | 0.000 |   1.195 |    1.297 | 
     +------------------------------------------------------------------------------------------+ 
Path 170: MET Setup Check with Pin clk_r_REG161_S1/CK 
Endpoint:   clk_r_REG161_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.010
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.323
- Arrival Time                  1.221
= Slack Time                    0.102
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.019
     = Beginpoint Arrival Time            0.119
     +---------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                               |             |            |       |  Time   |   Time   | 
     |-------------------------------+-------------+------------+-------+---------+----------| 
     |                               | reset v     |            |       |   0.119 |    0.222 | 
     | PLACEDFE_OFC216_reset         | A v -> Y ^  | INVX4TR    | 0.070 |   0.190 |    0.292 | 
     | PLACEDFE_OFC217_reset         | A ^ -> Y ^  | CLKBUFX3TR | 0.218 |   0.408 |    0.510 | 
     | PLACEDFE_OFC222_reset         | A ^ -> Y v  | CLKINVX2TR | 0.095 |   0.503 |    0.605 | 
     | PLACEDFE_OFC227_reset         | A v -> Y ^  | CLKINVX4TR | 0.100 |   0.602 |    0.705 | 
     | PLACEDFE_OFC29_FE_DBTN3_reset | A ^ -> Y ^  | BUFX4TR    | 0.145 |   0.748 |    0.850 | 
     | U97                           | B0 ^ -> Y v | OAI21X1TR  | 0.078 |   0.826 |    0.929 | 
     | PLACEDFE_OFC86_n930           | A v -> Y ^  | INVX2TR    | 0.147 |   0.974 |    1.076 | 
     | PLACEDFE_OFC87_n930           | A ^ -> Y v  | INVX2TR    | 0.088 |   1.062 |    1.164 | 
     | U1199                         | A0 v -> Y v | AO22X1TR   | 0.159 |   1.221 |    1.323 | 
     | clk_r_REG161_S1               | D v         | DFFQX1TR   | 0.000 |   1.221 |    1.323 | 
     +---------------------------------------------------------------------------------------+ 
Path 171: MET Setup Check with Pin clk_r_REG282_S1/CK 
Endpoint:   clk_r_REG282_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset             (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.012
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.325
- Arrival Time                  1.223
= Slack Time                    0.102
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.043
     = Beginpoint Arrival Time            0.143
     +-------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+---------+----------| 
     |                       | reset ^     |            |       |   0.143 |    0.246 | 
     | PLACEDFE_OFC216_reset | A ^ -> Y v  | INVX4TR    | 0.049 |   0.193 |    0.295 | 
     | PLACEDFE_OFC220_reset | A v -> Y ^  | INVX4TR    | 0.104 |   0.296 |    0.399 | 
     | PLACEDFE_OFC4_reset   | A ^ -> Y ^  | BUFX3TR    | 0.188 |   0.485 |    0.587 | 
     | PLACEDFE_OFC6_reset   | A ^ -> Y ^  | BUFX4TR    | 0.169 |   0.654 |    0.756 | 
     | U282                  | B ^ -> Y v  | NOR2BX2TR  | 0.113 |   0.767 |    0.870 | 
     | PLACEDFE_OFC96_n940   | A v -> Y v  | CLKBUFX2TR | 0.238 |   1.005 |    1.107 | 
     | U1243                 | A1 v -> Y v | AO22X1TR   | 0.218 |   1.223 |    1.325 | 
     | clk_r_REG282_S1       | D v         | DFFQX1TR   | 0.000 |   1.223 |    1.325 | 
     +-------------------------------------------------------------------------------+ 
Path 172: MET Setup Check with Pin PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG95_
S2/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG95_S2/D (^) checked with  
leading edge of 'clk'
Beginpoint: clk_r_REG472_S2/Q                                 (v) triggered by  
leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.001
- Setup                         0.104
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.297
- Arrival Time                  1.195
= Slack Time                    0.102
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.010
     = Beginpoint Arrival Time       0.010
     +----------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc      |    Cell    | Delay | Arrival | Required | 
     |                                                 |              |            |       |  Time   |   Time   | 
     |-------------------------------------------------+--------------+------------+-------+---------+----------| 
     | clk_r_REG472_S2                                 | CK ^         |            |       |   0.010 |    0.113 | 
     | clk_r_REG472_S2                                 | CK ^ -> Q v  | DFFQX1TR   | 0.282 |   0.293 |    0.395 | 
     | U782                                            | B1 v -> Y v  | AO22X4TR   | 0.182 |   0.474 |    0.577 | 
     | U999                                            | AN v -> Y v  | NAND2BX1TR | 0.126 |   0.600 |    0.703 | 
     | U371                                            | B1 v -> Y ^  | OAI22X1TR  | 0.163 |   0.763 |    0.866 | 
     | U499                                            | B ^ -> CO ^  | CMPR22X2TR | 0.114 |   0.877 |    0.980 | 
     | U1095                                           | CI ^ -> S v  | ADDFHX4TR  | 0.130 |   1.008 |    1.110 | 
     | U1097                                           | CI v -> CO v | ADDFHX2TR  | 0.118 |   1.126 |    1.228 | 
     | U1096                                           | B v -> Y ^   | NOR2X1TR   | 0.069 |   1.195 |    1.297 | 
     | PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG95_S2 | D ^          | DFFQX1TR   | 0.000 |   1.195 |    1.297 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 173: MET Setup Check with Pin clk_r_REG178_S1/CK 
Endpoint:   clk_r_REG178_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.011
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.324
- Arrival Time                  1.222
= Slack Time                    0.102
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.019
     = Beginpoint Arrival Time            0.119
     +---------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                               |             |            |       |  Time   |   Time   | 
     |-------------------------------+-------------+------------+-------+---------+----------| 
     |                               | reset v     |            |       |   0.119 |    0.222 | 
     | PLACEDFE_OFC216_reset         | A v -> Y ^  | INVX4TR    | 0.070 |   0.190 |    0.292 | 
     | PLACEDFE_OFC217_reset         | A ^ -> Y ^  | CLKBUFX3TR | 0.218 |   0.408 |    0.510 | 
     | PLACEDFE_OFC31_FE_DBTN3_reset | A ^ -> Y ^  | CLKBUFX2TR | 0.268 |   0.676 |    0.779 | 
     | U1192                         | B0 ^ -> Y v | OAI21X1TR  | 0.075 |   0.751 |    0.854 | 
     | PLACEDFE_OFC107_n920          | A v -> Y ^  | INVX2TR    | 0.184 |   0.935 |    1.038 | 
     | PLACEDFE_OFC108_n920          | A ^ -> Y v  | CLKINVX2TR | 0.120 |   1.056 |    1.158 | 
     | U1193                         | A0 v -> Y v | AO22X1TR   | 0.166 |   1.222 |    1.324 | 
     | clk_r_REG178_S1               | D v         | DFFQX1TR   | 0.000 |   1.222 |    1.324 | 
     +---------------------------------------------------------------------------------------+ 
Path 174: MET Setup Check with Pin clk_r_REG328_S1/CK 
Endpoint:   clk_r_REG328_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.001
- Setup                         0.101
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.300
- Arrival Time                  1.197
= Slack Time                    0.103
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.019
     = Beginpoint Arrival Time            0.119
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                       |             |           |       |  Time   |   Time   | 
     |-----------------------+-------------+-----------+-------+---------+----------| 
     |                       | reset v     |           |       |   0.119 |    0.222 | 
     | PLACEDFE_OFC216_reset | A v -> Y ^  | INVX4TR   | 0.070 |   0.190 |    0.292 | 
     | PLACEDFE_OFC220_reset | A ^ -> Y v  | INVX4TR   | 0.069 |   0.258 |    0.361 | 
     | PLACEDFE_OFC4_reset   | A v -> Y v  | BUFX3TR   | 0.141 |   0.399 |    0.502 | 
     | PLACEDFE_OFC6_reset   | A v -> Y v  | BUFX4TR   | 0.136 |   0.535 |    0.637 | 
     | U283                  | B v -> Y ^  | NOR2BX1TR | 0.315 |   0.850 |    0.952 | 
     | PLACEDFE_OFC84_n941   | A ^ -> Y ^  | BUFX3TR   | 0.233 |   1.082 |    1.185 | 
     | U1276                 | A1 ^ -> Y ^ | AO22X1TR  | 0.115 |   1.197 |    1.300 | 
     | clk_r_REG328_S1       | D ^         | DFFQX1TR  | 0.000 |   1.197 |    1.300 | 
     +------------------------------------------------------------------------------+ 
Path 175: MET Setup Check with Pin clk_r_REG355_S1/CK 
Endpoint:   clk_r_REG355_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__1_ (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.012
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.325
- Arrival Time                  1.223
= Slack Time                    0.103
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.092
     = Beginpoint Arrival Time            0.192
     +------------------------------------------------------------------------------------------+ 
     |       Instance       |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                      |                         |            |       |  Time   |   Time   | 
     |----------------------+-------------------------+------------+-------+---------+----------| 
     |                      | pe_in_pk_wrb_addr__1_ ^ |            |       |   0.192 |    0.295 | 
     | U378                 | A ^ -> Y v              | INVX2TR    | 0.069 |   0.261 |    0.364 | 
     | U1145                | B v -> Y ^              | NAND3X1TR  | 0.089 |   0.350 |    0.453 | 
     | U1146                | A ^ -> Y v              | NAND2X2TR  | 0.068 |   0.418 |    0.521 | 
     | U634                 | A v -> Y ^              | NAND2X1TR  | 0.281 |   0.699 |    0.802 | 
     | U207                 | A1 ^ -> Y v             | OAI21X1TR  | 0.081 |   0.781 |    0.883 | 
     | PLACEDFE_OFC139_n922 | A v -> Y ^              | INVX2TR    | 0.176 |   0.956 |    1.059 | 
     | PLACEDFE_OFC142_n922 | A ^ -> Y v              | CLKINVX2TR | 0.102 |   1.059 |    1.161 | 
     | U1321                | A0 v -> Y v             | AO22X1TR   | 0.164 |   1.223 |    1.325 | 
     | clk_r_REG355_S1      | D v                     | DFFQX1TR   | 0.000 |   1.223 |    1.325 | 
     +------------------------------------------------------------------------------------------+ 
Path 176: MET Setup Check with Pin clk_r_REG223_S1/CK 
Endpoint:   clk_r_REG223_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__1_ (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.012
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.325
- Arrival Time                  1.222
= Slack Time                    0.103
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.092
     = Beginpoint Arrival Time            0.192
     +------------------------------------------------------------------------------------------+ 
     |       Instance       |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                      |                         |            |       |  Time   |   Time   | 
     |----------------------+-------------------------+------------+-------+---------+----------| 
     |                      | pe_in_pk_wrb_addr__1_ ^ |            |       |   0.192 |    0.295 | 
     | U378                 | A ^ -> Y v              | INVX2TR    | 0.069 |   0.261 |    0.365 | 
     | U1145                | B v -> Y ^              | NAND3X1TR  | 0.089 |   0.350 |    0.454 | 
     | U1146                | A ^ -> Y v              | NAND2X2TR  | 0.068 |   0.418 |    0.522 | 
     | U634                 | A v -> Y ^              | NAND2X1TR  | 0.281 |   0.699 |    0.802 | 
     | U207                 | A1 ^ -> Y v             | OAI21X1TR  | 0.081 |   0.781 |    0.884 | 
     | PLACEDFE_OFC139_n922 | A v -> Y ^              | INVX2TR    | 0.176 |   0.956 |    1.060 | 
     | PLACEDFE_OFC142_n922 | A ^ -> Y v              | CLKINVX2TR | 0.102 |   1.059 |    1.162 | 
     | U1228                | A0 v -> Y v             | AO22X1TR   | 0.164 |   1.222 |    1.325 | 
     | clk_r_REG223_S1      | D v                     | DFFQX1TR   | 0.000 |   1.222 |    1.325 | 
     +------------------------------------------------------------------------------------------+ 
Path 177: MET Setup Check with Pin clk_r_REG266_S1/CK 
Endpoint:   clk_r_REG266_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.012
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.325
- Arrival Time                  1.221
= Slack Time                    0.104
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.019
     = Beginpoint Arrival Time            0.119
     +---------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                               |             |            |       |  Time   |   Time   | 
     |-------------------------------+-------------+------------+-------+---------+----------| 
     |                               | reset v     |            |       |   0.119 |    0.223 | 
     | PLACEDFE_OFC216_reset         | A v -> Y ^  | INVX4TR    | 0.070 |   0.190 |    0.293 | 
     | PLACEDFE_OFC217_reset         | A ^ -> Y ^  | CLKBUFX3TR | 0.218 |   0.408 |    0.512 | 
     | PLACEDFE_OFC31_FE_DBTN3_reset | A ^ -> Y ^  | CLKBUFX2TR | 0.268 |   0.676 |    0.780 | 
     | U1192                         | B0 ^ -> Y v | OAI21X1TR  | 0.075 |   0.751 |    0.855 | 
     | PLACEDFE_OFC107_n920          | A v -> Y ^  | INVX2TR    | 0.184 |   0.935 |    1.039 | 
     | PLACEDFE_OFC108_n920          | A ^ -> Y v  | CLKINVX2TR | 0.120 |   1.056 |    1.159 | 
     | U1258                         | A0 v -> Y v | AO22X1TR   | 0.166 |   1.221 |    1.325 | 
     | clk_r_REG266_S1               | D v         | DFFQX1TR   | 0.000 |   1.221 |    1.325 | 
     +---------------------------------------------------------------------------------------+ 
Path 178: MET Setup Check with Pin clk_r_REG467_S2/CK 
Endpoint:   clk_r_REG467_S2/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_rdb_addr__2_ (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.011
- Setup                         0.101
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.310
- Arrival Time                  1.206
= Slack Time                    0.104
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.052
     = Beginpoint Arrival Time            0.152
     +-----------------------------------------------------------------------------------------------------------+ 
     |               Instance                |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                                       |                         |            |       |  Time   |   Time   | 
     |---------------------------------------+-------------------------+------------+-------+---------+----------| 
     |                                       | pe_in_pk_rdb_addr__2_ ^ |            |       |   0.152 |    0.256 | 
     | PLACEDFE_OCPC232_pe_in_pk_rdb_addr__2 | A ^ -> Y ^              | CLKBUFX2TR | 0.118 |   0.271 |    0.374 | 
     | U649                                  | B ^ -> Y v              | NOR3X1TR   | 0.045 |   0.315 |    0.419 | 
     | PLACEDFE_OFC165_n153                  | A v -> Y v              | CLKBUFX2TR | 0.288 |   0.604 |    0.707 | 
     | PLACEDFE_OFC167_n153                  | A v -> Y v              | CLKBUFX2TR | 0.273 |   0.876 |    0.980 | 
     | U1688                                 | A0 v -> Y ^             | AOI22X1TR  | 0.233 |   1.109 |    1.213 | 
     | U1692                                 | A ^ -> Y v              | NAND4X1TR  | 0.097 |   1.206 |    1.310 | 
     | clk_r_REG467_S2                       | D v                     | DFFQX1TR   | 0.000 |   1.206 |    1.310 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 179: MET Setup Check with Pin clk_r_REG530_S1/CK 
Endpoint:   clk_r_REG530_S1/D     (^) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_rdb_addr__0_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.004
- Setup                         0.072
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.332
- Arrival Time                  1.228
= Slack Time                    0.104
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.133
     +---------------------------------------------------------------------------------------+ 
     |     Instance      |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                   |                         |            |       |  Time   |   Time   | 
     |-------------------+-------------------------+------------+-------+---------+----------| 
     |                   | pe_in_pk_rdb_addr__0_ v |            |       |   0.133 |    0.237 | 
     | U290              | A v -> Y ^              | INVX2TR    | 0.096 |   0.228 |    0.332 | 
     | U660              | AN ^ -> Y ^             | NOR3BX1TR  | 0.302 |   0.530 |    0.634 | 
     | PLACEDFE_OFC9_n64 | A ^ -> Y ^              | CLKBUFX2TR | 0.338 |   0.868 |    0.972 | 
     | U1569             | B ^ -> Y v              | NAND3X1TR  | 0.249 |   1.117 |    1.221 | 
     | U1693             | B v -> Y ^              | NOR2BX1TR  | 0.111 |   1.228 |    1.332 | 
     | clk_r_REG530_S1   | D ^                     | DFFHQX2TR  | 0.000 |   1.228 |    1.332 | 
     +---------------------------------------------------------------------------------------+ 
Path 180: MET Setup Check with Pin clk_r_REG179_S1/CK 
Endpoint:   clk_r_REG179_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__1_ (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.012
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.326
- Arrival Time                  1.221
= Slack Time                    0.104
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.092
     = Beginpoint Arrival Time            0.192
     +------------------------------------------------------------------------------------------+ 
     |       Instance       |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                      |                         |            |       |  Time   |   Time   | 
     |----------------------+-------------------------+------------+-------+---------+----------| 
     |                      | pe_in_pk_wrb_addr__1_ ^ |            |       |   0.192 |    0.296 | 
     | U378                 | A ^ -> Y v              | INVX2TR    | 0.069 |   0.261 |    0.366 | 
     | U1145                | B v -> Y ^              | NAND3X1TR  | 0.089 |   0.350 |    0.455 | 
     | U1146                | A ^ -> Y v              | NAND2X2TR  | 0.068 |   0.418 |    0.523 | 
     | U634                 | A v -> Y ^              | NAND2X1TR  | 0.281 |   0.699 |    0.803 | 
     | U207                 | A1 ^ -> Y v             | OAI21X1TR  | 0.081 |   0.781 |    0.885 | 
     | PLACEDFE_OFC139_n922 | A v -> Y ^              | INVX2TR    | 0.176 |   0.956 |    1.061 | 
     | PLACEDFE_OFC142_n922 | A ^ -> Y v              | CLKINVX2TR | 0.102 |   1.059 |    1.163 | 
     | U1194                | A0 v -> Y v             | AO22X1TR   | 0.163 |   1.221 |    1.326 | 
     | clk_r_REG179_S1      | D v                     | DFFQX1TR   | 0.000 |   1.221 |    1.326 | 
     +------------------------------------------------------------------------------------------+ 
Path 181: MET Setup Check with Pin clk_r_REG222_S1/CK 
Endpoint:   clk_r_REG222_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.012
- Setup                         0.086
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.326
- Arrival Time                  1.222
= Slack Time                    0.104
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.019
     = Beginpoint Arrival Time            0.119
     +---------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                               |             |            |       |  Time   |   Time   | 
     |-------------------------------+-------------+------------+-------+---------+----------| 
     |                               | reset v     |            |       |   0.119 |    0.224 | 
     | PLACEDFE_OFC216_reset         | A v -> Y ^  | INVX4TR    | 0.070 |   0.190 |    0.294 | 
     | PLACEDFE_OFC217_reset         | A ^ -> Y ^  | CLKBUFX3TR | 0.218 |   0.408 |    0.512 | 
     | PLACEDFE_OFC31_FE_DBTN3_reset | A ^ -> Y ^  | CLKBUFX2TR | 0.268 |   0.676 |    0.781 | 
     | U1192                         | B0 ^ -> Y v | OAI21X1TR  | 0.075 |   0.751 |    0.856 | 
     | PLACEDFE_OFC107_n920          | A v -> Y ^  | INVX2TR    | 0.184 |   0.935 |    1.039 | 
     | PLACEDFE_OFC108_n920          | A ^ -> Y v  | CLKINVX2TR | 0.120 |   1.056 |    1.160 | 
     | U1227                         | A0 v -> Y v | AO22X1TR   | 0.166 |   1.222 |    1.326 | 
     | clk_r_REG222_S1               | D v         | DFFQX1TR   | 0.000 |   1.222 |    1.326 | 
     +---------------------------------------------------------------------------------------+ 
Path 182: MET Setup Check with Pin clk_r_REG477_S1/CK 
Endpoint:   clk_r_REG477_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset             (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.012
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.325
- Arrival Time                  1.221
= Slack Time                    0.105
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.043
     = Beginpoint Arrival Time            0.143
     +---------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                               |             |            |       |  Time   |   Time   | 
     |-------------------------------+-------------+------------+-------+---------+----------| 
     |                               | reset ^     |            |       |   0.143 |    0.248 | 
     | PLACEDFE_OFC216_reset         | A ^ -> Y v  | INVX4TR    | 0.049 |   0.193 |    0.297 | 
     | PLACEDFE_OFC217_reset         | A v -> Y v  | CLKBUFX3TR | 0.211 |   0.403 |    0.508 | 
     | PLACEDFE_OFC222_reset         | A v -> Y ^  | CLKINVX2TR | 0.105 |   0.509 |    0.614 | 
     | PLACEDFE_OFC227_reset         | A ^ -> Y v  | CLKINVX4TR | 0.091 |   0.600 |    0.705 | 
     | PLACEDFE_OFC29_FE_DBTN3_reset | A v -> Y v  | BUFX4TR    | 0.128 |   0.728 |    0.832 | 
     | U105                          | B0 v -> Y ^ | OAI21X2TR  | 0.175 |   0.902 |    1.007 | 
     | U1180                         | A ^ -> Y v  | INVX2TR    | 0.111 |   1.013 |    1.118 | 
     | U1406                         | B0 v -> Y v | AO22X1TR   | 0.208 |   1.221 |    1.325 | 
     | clk_r_REG477_S1               | D v         | DFFQX1TR   | 0.000 |   1.221 |    1.325 | 
     +---------------------------------------------------------------------------------------+ 
Path 183: MET Setup Check with Pin clk_r_REG284_S1/CK 
Endpoint:   clk_r_REG284_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__1_ (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.001
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.314
- Arrival Time                  1.209
= Slack Time                    0.105
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.092
     = Beginpoint Arrival Time            0.192
     +------------------------------------------------------------------------------------------+ 
     |       Instance       |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                      |                         |            |       |  Time   |   Time   | 
     |----------------------+-------------------------+------------+-------+---------+----------| 
     |                      | pe_in_pk_wrb_addr__1_ ^ |            |       |   0.192 |    0.297 | 
     | U378                 | A ^ -> Y v              | INVX2TR    | 0.069 |   0.261 |    0.367 | 
     | U1145                | B v -> Y ^              | NAND3X1TR  | 0.089 |   0.350 |    0.455 | 
     | U1146                | A ^ -> Y v              | NAND2X2TR  | 0.068 |   0.418 |    0.524 | 
     | U634                 | A v -> Y ^              | NAND2X1TR  | 0.281 |   0.699 |    0.804 | 
     | U115                 | A1 ^ -> Y v             | OAI21X1TR  | 0.079 |   0.778 |    0.883 | 
     | PLACEDFE_OFC99_n894  | A v -> Y ^              | INVX2TR    | 0.159 |   0.937 |    1.042 | 
     | PLACEDFE_OFC100_n894 | A ^ -> Y v              | CLKINVX2TR | 0.111 |   1.048 |    1.153 | 
     | U1245                | A0 v -> Y v             | AO22X1TR   | 0.161 |   1.209 |    1.314 | 
     | clk_r_REG284_S1      | D v                     | DFFQX1TR   | 0.000 |   1.209 |    1.314 | 
     +------------------------------------------------------------------------------------------+ 
Path 184: MET Setup Check with Pin clk_r_REG23_S1/CK 
Endpoint:   clk_r_REG23_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: reset            (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.003
- Setup                         0.104
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.299
- Arrival Time                  1.194
= Slack Time                    0.105
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.043
     = Beginpoint Arrival Time            0.143
     +-------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+---------+----------| 
     |                       | reset ^     |            |       |   0.143 |    0.248 | 
     | PLACEDFE_OFC216_reset | A ^ -> Y v  | INVX4TR    | 0.049 |   0.193 |    0.298 | 
     | PLACEDFE_OFC220_reset | A v -> Y ^  | INVX4TR    | 0.104 |   0.296 |    0.401 | 
     | PLACEDFE_OFC225_reset | A ^ -> Y v  | CLKINVX2TR | 0.141 |   0.438 |    0.543 | 
     | PLACEDFE_OFC228_reset | A v -> Y ^  | INVX2TR    | 0.232 |   0.670 |    0.775 | 
     | U667                  | B ^ -> Y v  | NOR2BX2TR  | 0.077 |   0.747 |    0.852 | 
     | U849                  | A v -> CO v | ADDFHX2TR  | 0.234 |   0.981 |    1.086 | 
     | U929                  | B v -> S v  | ADDFHX2TR  | 0.158 |   1.139 |    1.244 | 
     | U861                  | A v -> Y ^  | NOR2X1TR   | 0.055 |   1.194 |    1.299 | 
     | clk_r_REG23_S1        | D ^         | DFFQX1TR   | 0.000 |   1.194 |    1.299 | 
     +-------------------------------------------------------------------------------+ 
Path 185: MET Setup Check with Pin clk_r_REG545_S1/CK 
Endpoint:   clk_r_REG545_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset             (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.014
- Setup                         0.086
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.328
- Arrival Time                  1.223
= Slack Time                    0.105
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.043
     = Beginpoint Arrival Time            0.143
     +---------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                               |             |            |       |  Time   |   Time   | 
     |-------------------------------+-------------+------------+-------+---------+----------| 
     |                               | reset ^     |            |       |   0.143 |    0.248 | 
     | PLACEDFE_OFC216_reset         | A ^ -> Y v  | INVX4TR    | 0.049 |   0.193 |    0.298 | 
     | PLACEDFE_OFC217_reset         | A v -> Y v  | CLKBUFX3TR | 0.211 |   0.403 |    0.509 | 
     | PLACEDFE_OFC31_FE_DBTN3_reset | A v -> Y v  | CLKBUFX2TR | 0.286 |   0.689 |    0.795 | 
     | U103                          | B0 v -> Y ^ | OAI21X2TR  | 0.212 |   0.901 |    1.006 | 
     | PLACEDFE_OFC75_n924           | A ^ -> Y v  | INVX2TR    | 0.116 |   1.017 |    1.122 | 
     | U1440                         | B0 v -> Y v | AO22X1TR   | 0.205 |   1.223 |    1.328 | 
     | clk_r_REG545_S1               | D v         | DFFQX1TR   | 0.000 |   1.223 |    1.328 | 
     +---------------------------------------------------------------------------------------+ 
Path 186: MET Setup Check with Pin clk_r_REG311_S1/CK 
Endpoint:   clk_r_REG311_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__1_ (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.012
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.326
- Arrival Time                  1.221
= Slack Time                    0.105
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.092
     = Beginpoint Arrival Time            0.192
     +------------------------------------------------------------------------------------------+ 
     |       Instance       |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                      |                         |            |       |  Time   |   Time   | 
     |----------------------+-------------------------+------------+-------+---------+----------| 
     |                      | pe_in_pk_wrb_addr__1_ ^ |            |       |   0.192 |    0.297 | 
     | U378                 | A ^ -> Y v              | INVX2TR    | 0.069 |   0.261 |    0.367 | 
     | U1145                | B v -> Y ^              | NAND3X1TR  | 0.089 |   0.350 |    0.456 | 
     | U1146                | A ^ -> Y v              | NAND2X2TR  | 0.068 |   0.418 |    0.524 | 
     | U634                 | A v -> Y ^              | NAND2X1TR  | 0.281 |   0.699 |    0.804 | 
     | U207                 | A1 ^ -> Y v             | OAI21X1TR  | 0.081 |   0.781 |    0.886 | 
     | PLACEDFE_OFC139_n922 | A v -> Y ^              | INVX2TR    | 0.176 |   0.956 |    1.062 | 
     | PLACEDFE_OFC142_n922 | A ^ -> Y v              | CLKINVX2TR | 0.102 |   1.059 |    1.164 | 
     | U1290                | A0 v -> Y v             | AO22X1TR   | 0.162 |   1.221 |    1.326 | 
     | clk_r_REG311_S1      | D v                     | DFFQX1TR   | 0.000 |   1.221 |    1.326 | 
     +------------------------------------------------------------------------------------------+ 
Path 187: MET Setup Check with Pin clk_r_REG389_S1/CK 
Endpoint:   clk_r_REG389_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset             (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.014
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.327
- Arrival Time                  1.221
= Slack Time                    0.106
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.043
     = Beginpoint Arrival Time            0.143
     +---------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                               |             |            |       |  Time   |   Time   | 
     |-------------------------------+-------------+------------+-------+---------+----------| 
     |                               | reset ^     |            |       |   0.143 |    0.249 | 
     | PLACEDFE_OFC216_reset         | A ^ -> Y v  | INVX4TR    | 0.049 |   0.193 |    0.298 | 
     | PLACEDFE_OFC217_reset         | A v -> Y v  | CLKBUFX3TR | 0.211 |   0.403 |    0.509 | 
     | PLACEDFE_OFC222_reset         | A v -> Y ^  | CLKINVX2TR | 0.105 |   0.509 |    0.614 | 
     | PLACEDFE_OFC227_reset         | A ^ -> Y v  | CLKINVX4TR | 0.091 |   0.600 |    0.706 | 
     | PLACEDFE_OFC29_FE_DBTN3_reset | A v -> Y v  | BUFX4TR    | 0.128 |   0.728 |    0.833 | 
     | U105                          | B0 v -> Y ^ | OAI21X2TR  | 0.175 |   0.902 |    1.008 | 
     | U1180                         | A ^ -> Y v  | INVX2TR    | 0.111 |   1.013 |    1.118 | 
     | U1344                         | B0 v -> Y v | AO22X1TR   | 0.208 |   1.221 |    1.327 | 
     | clk_r_REG389_S1               | D v         | DFFQX1TR   | 0.000 |   1.221 |    1.327 | 
     +---------------------------------------------------------------------------------------+ 
Path 188: MET Setup Check with Pin clk_r_REG381_S1/CK 
Endpoint:   clk_r_REG381_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.014
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.327
- Arrival Time                  1.222
= Slack Time                    0.106
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.019
     = Beginpoint Arrival Time            0.119
     +---------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                               |             |            |       |  Time   |   Time   | 
     |-------------------------------+-------------+------------+-------+---------+----------| 
     |                               | reset v     |            |       |   0.119 |    0.225 | 
     | PLACEDFE_OFC216_reset         | A v -> Y ^  | INVX4TR    | 0.070 |   0.190 |    0.295 | 
     | PLACEDFE_OFC217_reset         | A ^ -> Y ^  | CLKBUFX3TR | 0.218 |   0.408 |    0.514 | 
     | PLACEDFE_OFC222_reset         | A ^ -> Y v  | CLKINVX2TR | 0.095 |   0.503 |    0.608 | 
     | PLACEDFE_OFC227_reset         | A v -> Y ^  | CLKINVX4TR | 0.100 |   0.602 |    0.708 | 
     | PLACEDFE_OFC29_FE_DBTN3_reset | A ^ -> Y ^  | BUFX4TR    | 0.145 |   0.748 |    0.853 | 
     | U97                           | B0 ^ -> Y v | OAI21X1TR  | 0.078 |   0.826 |    0.932 | 
     | PLACEDFE_OFC86_n930           | A v -> Y ^  | INVX2TR    | 0.147 |   0.974 |    1.079 | 
     | PLACEDFE_OFC87_n930           | A ^ -> Y v  | INVX2TR    | 0.088 |   1.062 |    1.167 | 
     | U1355                         | A0 v -> Y v | AO22X1TR   | 0.160 |   1.222 |    1.327 | 
     | clk_r_REG381_S1               | D v         | DFFQX1TR   | 0.000 |   1.222 |    1.327 | 
     +---------------------------------------------------------------------------------------+ 
Path 189: MET Setup Check with Pin clk_r_REG423_S2/CK 
Endpoint:   clk_r_REG423_S2/D     (^) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_rdb_addr__1_ (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.011
- Setup                         0.118
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.293
- Arrival Time                  1.187
= Slack Time                    0.106
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.057
     = Beginpoint Arrival Time            0.157
     +-----------------------------------------------------------------------------------------------------------+ 
     |               Instance                |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                                       |                         |            |       |  Time   |   Time   | 
     |---------------------------------------+-------------------------+------------+-------+---------+----------| 
     |                                       | pe_in_pk_rdb_addr__1_ ^ |            |       |   0.157 |    0.263 | 
     | PLACEDFE_OCPC231_pe_in_pk_rdb_addr__1 | A ^ -> Y ^              | CLKBUFX2TR | 0.124 |   0.281 |    0.387 | 
     | U255                                  | A ^ -> Y ^              | AND2X2TR   | 0.079 |   0.360 |    0.466 | 
     | U653                                  | B ^ -> Y ^              | AND2X2TR   | 0.296 |   0.656 |    0.761 | 
     | PLACEDFE_OFC79_n155                   | A ^ -> Y v              | CLKINVX2TR | 0.093 |   0.749 |    0.854 | 
     | PLACEDFE_OFC80_n155                   | A v -> Y ^              | INVX2TR    | 0.217 |   0.965 |    1.071 | 
     | U1684                                 | A0 ^ -> Y v             | AOI22X1TR  | 0.070 |   1.035 |    1.141 | 
     | U1687                                 | B v -> Y ^              | NAND4X1TR  | 0.152 |   1.187 |    1.293 | 
     | clk_r_REG423_S2                       | D ^                     | DFFQX1TR   | 0.000 |   1.187 |    1.293 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 190: MET Setup Check with Pin PE_top0_buff_mult_arr0_mult_x_27_clk_r_
REG123_S2/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG123_S2/D (^) checked with 
leading edge of 'clk'
Beginpoint: PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG137_S1/Q (v) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.002
- Setup                         0.084
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.318
- Arrival Time                  1.212
= Slack Time                    0.106
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.002
     = Beginpoint Arrival Time       0.002
     +----------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                  |             |            |       |  Time   |   Time   | 
     |--------------------------------------------------+-------------+------------+-------+---------+----------| 
     | PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG137_S1 | CK ^        |            |       |   0.002 |    0.108 | 
     | PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG137_S1 | CK ^ -> Q v | DFFQX4TR   | 0.326 |   0.328 |    0.433 | 
     | U716                                             | B v -> Y ^  | XNOR2X2TR  | 0.210 |   0.537 |    0.643 | 
     | U717                                             | B ^ -> Y v  | NAND2X4TR  | 0.078 |   0.616 |    0.722 | 
     | U725                                             | A0 v -> Y ^ | OAI22X1TR  | 0.140 |   0.756 |    0.861 | 
     | U775                                             | B ^ -> CO ^ | CMPR22X2TR | 0.107 |   0.862 |    0.968 | 
     | U976                                             | C ^ -> S v  | CMPR32X2TR | 0.160 |   1.023 |    1.128 | 
     | U626                                             | CI v -> S v | ADDFHX2TR  | 0.122 |   1.144 |    1.250 | 
     | U584                                             | A v -> Y ^  | NOR2X1TR   | 0.068 |   1.212 |    1.318 | 
     | PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG123_S2 | D ^         | DFFHQX1TR  | 0.000 |   1.212 |    1.318 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 191: MET Setup Check with Pin clk_r_REG88_S2/CK 
Endpoint:   clk_r_REG88_S2/D  (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG384_S2/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.003
- Setup                         0.102
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.301
- Arrival Time                  1.195
= Slack Time                    0.106
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.010
     = Beginpoint Arrival Time       0.010
     +------------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                 |             |           |       |  Time   |   Time   | 
     |-----------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG384_S2 | CK ^        |           |       |   0.010 |    0.116 | 
     | clk_r_REG384_S2 | CK ^ -> Q v | DFFQX1TR  | 0.286 |   0.296 |    0.402 | 
     | U781            | B1 v -> Y v | AO22X4TR  | 0.167 |   0.464 |    0.569 | 
     | U492            | B v -> Y v  | XNOR2X1TR | 0.120 |   0.583 |    0.689 | 
     | U950            | B0 v -> Y ^ | OAI22X1TR | 0.143 |   0.727 |    0.832 | 
     | U477            | A ^ -> Y v  | INVX1TR   | 0.039 |   0.765 |    0.871 | 
     | U953            | A0 v -> Y ^ | OAI21X1TR | 0.142 |   0.907 |    1.013 | 
     | U364            | B ^ -> Y ^  | XNOR2X1TR | 0.189 |   1.096 |    1.202 | 
     | U258            | A ^ -> Y ^  | AND2X2TR  | 0.099 |   1.195 |    1.301 | 
     | clk_r_REG88_S2  | D ^         | DFFQX1TR  | 0.000 |   1.195 |    1.301 | 
     +------------------------------------------------------------------------+ 
Path 192: MET Setup Check with Pin clk_r_REG460_S1/CK 
Endpoint:   clk_r_REG460_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__1_ (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.001
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.313
- Arrival Time                  1.208
= Slack Time                    0.106
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.092
     = Beginpoint Arrival Time            0.192
     +------------------------------------------------------------------------------------------+ 
     |       Instance       |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                      |                         |            |       |  Time   |   Time   | 
     |----------------------+-------------------------+------------+-------+---------+----------| 
     |                      | pe_in_pk_wrb_addr__1_ ^ |            |       |   0.192 |    0.298 | 
     | U378                 | A ^ -> Y v              | INVX2TR    | 0.069 |   0.261 |    0.367 | 
     | U1145                | B v -> Y ^              | NAND3X1TR  | 0.089 |   0.350 |    0.456 | 
     | U1146                | A ^ -> Y v              | NAND2X2TR  | 0.068 |   0.418 |    0.524 | 
     | U634                 | A v -> Y ^              | NAND2X1TR  | 0.281 |   0.699 |    0.805 | 
     | U115                 | A1 ^ -> Y v             | OAI21X1TR  | 0.079 |   0.778 |    0.884 | 
     | PLACEDFE_OFC99_n894  | A v -> Y ^              | INVX2TR    | 0.159 |   0.937 |    1.042 | 
     | PLACEDFE_OFC100_n894 | A ^ -> Y v              | CLKINVX2TR | 0.111 |   1.048 |    1.153 | 
     | U1369                | A0 v -> Y v             | AO22X1TR   | 0.160 |   1.208 |    1.313 | 
     | clk_r_REG460_S1      | D v                     | DFFQX1TR   | 0.000 |   1.208 |    1.313 | 
     +------------------------------------------------------------------------------------------+ 
Path 193: MET Setup Check with Pin clk_r_REG196_S1/CK 
Endpoint:   clk_r_REG196_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__1_ (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.001
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.314
- Arrival Time                  1.208
= Slack Time                    0.106
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.092
     = Beginpoint Arrival Time            0.192
     +------------------------------------------------------------------------------------------+ 
     |       Instance       |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                      |                         |            |       |  Time   |   Time   | 
     |----------------------+-------------------------+------------+-------+---------+----------| 
     |                      | pe_in_pk_wrb_addr__1_ ^ |            |       |   0.192 |    0.298 | 
     | U378                 | A ^ -> Y v              | INVX2TR    | 0.069 |   0.261 |    0.367 | 
     | U1145                | B v -> Y ^              | NAND3X1TR  | 0.089 |   0.350 |    0.456 | 
     | U1146                | A ^ -> Y v              | NAND2X2TR  | 0.068 |   0.418 |    0.524 | 
     | U634                 | A v -> Y ^              | NAND2X1TR  | 0.281 |   0.699 |    0.805 | 
     | U115                 | A1 ^ -> Y v             | OAI21X1TR  | 0.079 |   0.778 |    0.884 | 
     | PLACEDFE_OFC99_n894  | A v -> Y ^              | INVX2TR    | 0.159 |   0.937 |    1.043 | 
     | PLACEDFE_OFC100_n894 | A ^ -> Y v              | CLKINVX2TR | 0.111 |   1.048 |    1.154 | 
     | U1168                | A0 v -> Y v             | AO22X1TR   | 0.160 |   1.208 |    1.314 | 
     | clk_r_REG196_S1      | D v                     | DFFQX1TR   | 0.000 |   1.208 |    1.314 | 
     +------------------------------------------------------------------------------------------+ 
Path 194: MET Setup Check with Pin PE_top0_buff_mult_arr0_mult_x_27_clk_r_
REG124_S2/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG124_S2/D (^) checked with 
leading edge of 'clk'
Beginpoint: PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG137_S1/Q (v) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.001
- Setup                         0.102
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.300
- Arrival Time                  1.193
= Slack Time                    0.106
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.002
     = Beginpoint Arrival Time       0.002
     +----------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                  |             |            |       |  Time   |   Time   | 
     |--------------------------------------------------+-------------+------------+-------+---------+----------| 
     | PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG137_S1 | CK ^        |            |       |   0.002 |    0.108 | 
     | PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG137_S1 | CK ^ -> Q v | DFFQX4TR   | 0.326 |   0.328 |    0.434 | 
     | U716                                             | B v -> Y ^  | XNOR2X2TR  | 0.210 |   0.537 |    0.644 | 
     | U717                                             | B ^ -> Y v  | NAND2X4TR  | 0.078 |   0.616 |    0.722 | 
     | U725                                             | A0 v -> Y ^ | OAI22X1TR  | 0.140 |   0.756 |    0.862 | 
     | U775                                             | B ^ -> CO ^ | CMPR22X2TR | 0.107 |   0.862 |    0.969 | 
     | U976                                             | C ^ -> S v  | CMPR32X2TR | 0.160 |   1.023 |    1.129 | 
     | U1118                                            | CI v -> S v | ADDFHX2TR  | 0.122 |   1.144 |    1.251 | 
     | U334                                             | B v -> Y ^  | NAND2X1TR  | 0.049 |   1.193 |    1.300 | 
     | PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG124_S2 | D ^         | DFFQX1TR   | 0.000 |   1.193 |    1.300 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 195: MET Setup Check with Pin clk_r_REG265_S1/CK 
Endpoint:   clk_r_REG265_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset             (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.012
- Setup                         0.086
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.325
- Arrival Time                  1.219
= Slack Time                    0.106
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.043
     = Beginpoint Arrival Time            0.143
     +-------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+---------+----------| 
     |                       | reset ^     |            |       |   0.143 |    0.250 | 
     | PLACEDFE_OFC216_reset | A ^ -> Y v  | INVX4TR    | 0.049 |   0.193 |    0.299 | 
     | PLACEDFE_OFC220_reset | A v -> Y ^  | INVX4TR    | 0.104 |   0.296 |    0.403 | 
     | PLACEDFE_OFC4_reset   | A ^ -> Y ^  | BUFX3TR    | 0.188 |   0.485 |    0.591 | 
     | PLACEDFE_OFC6_reset   | A ^ -> Y ^  | BUFX4TR    | 0.169 |   0.654 |    0.760 | 
     | U282                  | B ^ -> Y v  | NOR2BX2TR  | 0.113 |   0.767 |    0.873 | 
     | PLACEDFE_OFC96_n940   | A v -> Y v  | CLKBUFX2TR | 0.238 |   1.005 |    1.111 | 
     | U1257                 | A1 v -> Y v | AO22X1TR   | 0.214 |   1.219 |    1.325 | 
     | clk_r_REG265_S1       | D v         | DFFQX1TR   | 0.000 |   1.219 |    1.325 | 
     +-------------------------------------------------------------------------------+ 
Path 196: MET Setup Check with Pin clk_r_REG302_S1/CK 
Endpoint:   clk_r_REG302_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.014
- Setup                         0.101
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.313
- Arrival Time                  1.207
= Slack Time                    0.106
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.019
     = Beginpoint Arrival Time            0.119
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                       |             |           |       |  Time   |   Time   | 
     |-----------------------+-------------+-----------+-------+---------+----------| 
     |                       | reset v     |           |       |   0.119 |    0.226 | 
     | PLACEDFE_OFC216_reset | A v -> Y ^  | INVX4TR   | 0.070 |   0.190 |    0.296 | 
     | PLACEDFE_OFC220_reset | A ^ -> Y v  | INVX4TR   | 0.069 |   0.258 |    0.365 | 
     | PLACEDFE_OFC4_reset   | A v -> Y v  | BUFX3TR   | 0.141 |   0.399 |    0.506 | 
     | PLACEDFE_OFC6_reset   | A v -> Y v  | BUFX4TR   | 0.136 |   0.535 |    0.641 | 
     | U283                  | B v -> Y ^  | NOR2BX1TR | 0.315 |   0.850 |    0.956 | 
     | PLACEDFE_OFC84_n941   | A ^ -> Y ^  | BUFX3TR   | 0.233 |   1.082 |    1.189 | 
     | U1283                 | A1 ^ -> Y ^ | AO22X1TR  | 0.124 |   1.207 |    1.313 | 
     | clk_r_REG302_S1       | D ^         | DFFQX1TR  | 0.000 |   1.207 |    1.313 | 
     +------------------------------------------------------------------------------+ 
Path 197: MET Setup Check with Pin clk_r_REG6_S1/CK 
Endpoint:   clk_r_REG6_S1/D                                    (^) checked with 
leading edge of 'clk'
Beginpoint: PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG124_S2/Q (v) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.009
- Setup                         0.101
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.308
- Arrival Time                  1.201
= Slack Time                    0.106
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.002
     = Beginpoint Arrival Time       0.002
     +---------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                  |             |           |       |  Time   |   Time   | 
     |--------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG124_S2 | CK ^        |           |       |   0.002 |    0.108 | 
     | PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG124_S2 | CK ^ -> Q v | DFFQX1TR  | 0.305 |   0.307 |    0.413 | 
     | U159                                             | B v -> Y ^  | NAND2X1TR | 0.070 |   0.376 |    0.483 | 
     | U147                                             | B ^ -> Y ^  | XOR2X1TR  | 0.160 |   0.536 |    0.643 | 
     | U927                                             | AN ^ -> Y ^ | NOR2BX1TR | 0.115 |   0.651 |    0.758 | 
     | U928                                             | AN ^ -> Y ^ | NOR2BX1TR | 0.156 |   0.808 |    0.914 | 
     | U1060                                            | CI ^ -> S v | ADDFHX2TR | 0.185 |   0.993 |    1.099 | 
     | U1132                                            | B v -> CO v | ADDFHX2TR | 0.154 |   1.147 |    1.253 | 
     | U1135                                            | B v -> Y ^  | NAND2X1TR | 0.055 |   1.201 |    1.308 | 
     | clk_r_REG6_S1                                    | D ^         | DFFQX1TR  | 0.000 |   1.201 |    1.308 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 198: MET Setup Check with Pin PE_top0_buff_mult_arr0_mult_x_27_clk_r_
REG114_S2/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG114_S2/D (^) checked with 
leading edge of 'clk'
Beginpoint: PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG142_S1/Q (^) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.000
- Setup                         0.106
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.295
- Arrival Time                  1.188
= Slack Time                    0.107
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.002
     = Beginpoint Arrival Time       0.002
     +---------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                  |             |           |       |  Time   |   Time   | 
     |--------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG142_S1 | CK ^        |           |       |   0.002 |    0.109 | 
     | PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG142_S1 | CK ^ -> Q ^ | DFFQX4TR  | 0.329 |   0.331 |    0.438 | 
     | U730                                             | B ^ -> Y ^  | XNOR2X4TR | 0.173 |   0.504 |    0.611 | 
     | U732                                             | B ^ -> Y v  | NAND2X4TR | 0.096 |   0.600 |    0.707 | 
     | U462                                             | A0 v -> Y ^ | OAI22X1TR | 0.148 |   0.749 |    0.855 | 
     | U461                                             | B ^ -> S v  | ADDHX1TR  | 0.050 |   0.799 |    0.906 | 
     | U1016                                            | A v -> Y v  | OR2X2TR   | 0.117 |   0.916 |    1.023 | 
     | U1018                                            | A1 v -> Y ^ | AOI21X1TR | 0.148 |   1.064 |    1.171 | 
     | U45                                              | A ^ -> Y v  | INVX2TR   | 0.043 |   1.107 |    1.214 | 
     | U1117                                            | A0 v -> Y ^ | AOI21X1TR | 0.081 |   1.188 |    1.295 | 
     | PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG114_S2 | D ^         | DFFQX1TR  | 0.000 |   1.188 |    1.295 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 199: MET Setup Check with Pin clk_r_REG281_S1/CK 
Endpoint:   clk_r_REG281_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset             (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.012
- Setup                         0.086
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.326
- Arrival Time                  1.219
= Slack Time                    0.107
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.043
     = Beginpoint Arrival Time            0.143
     +-------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+---------+----------| 
     |                       | reset ^     |            |       |   0.143 |    0.250 | 
     | PLACEDFE_OFC216_reset | A ^ -> Y v  | INVX4TR    | 0.049 |   0.193 |    0.299 | 
     | PLACEDFE_OFC220_reset | A v -> Y ^  | INVX4TR    | 0.104 |   0.296 |    0.403 | 
     | PLACEDFE_OFC4_reset   | A ^ -> Y ^  | BUFX3TR    | 0.188 |   0.485 |    0.591 | 
     | PLACEDFE_OFC6_reset   | A ^ -> Y ^  | BUFX4TR    | 0.169 |   0.654 |    0.760 | 
     | U282                  | B ^ -> Y v  | NOR2BX2TR  | 0.113 |   0.767 |    0.874 | 
     | PLACEDFE_OFC96_n940   | A v -> Y v  | CLKBUFX2TR | 0.238 |   1.005 |    1.111 | 
     | U1242                 | A1 v -> Y v | AO22X1TR   | 0.215 |   1.219 |    1.326 | 
     | clk_r_REG281_S1       | D v         | DFFQX1TR   | 0.000 |   1.219 |    1.326 | 
     +-------------------------------------------------------------------------------+ 
Path 200: MET Setup Check with Pin clk_r_REG522_S1/CK 
Endpoint:   clk_r_REG522_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.012
- Setup                         0.086
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.327
- Arrival Time                  1.219
= Slack Time                    0.107
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.019
     = Beginpoint Arrival Time            0.119
     +---------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                               |             |            |       |  Time   |   Time   | 
     |-------------------------------+-------------+------------+-------+---------+----------| 
     |                               | reset v     |            |       |   0.119 |    0.227 | 
     | PLACEDFE_OFC216_reset         | A v -> Y ^  | INVX4TR    | 0.070 |   0.190 |    0.297 | 
     | PLACEDFE_OFC217_reset         | A ^ -> Y ^  | CLKBUFX3TR | 0.218 |   0.408 |    0.515 | 
     | PLACEDFE_OFC31_FE_DBTN3_reset | A ^ -> Y ^  | CLKBUFX2TR | 0.268 |   0.676 |    0.784 | 
     | U1192                         | B0 ^ -> Y v | OAI21X1TR  | 0.075 |   0.751 |    0.859 | 
     | PLACEDFE_OFC107_n920          | A v -> Y ^  | INVX2TR    | 0.184 |   0.935 |    1.043 | 
     | PLACEDFE_OFC108_n920          | A ^ -> Y v  | CLKINVX2TR | 0.120 |   1.056 |    1.163 | 
     | U1431                         | A0 v -> Y v | AO22X1TR   | 0.164 |   1.219 |    1.327 | 
     | clk_r_REG522_S1               | D v         | DFFQX1TR   | 0.000 |   1.219 |    1.327 | 
     +---------------------------------------------------------------------------------------+ 
Path 201: MET Setup Check with Pin clk_r_REG301_S1/CK 
Endpoint:   clk_r_REG301_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.014
- Setup                         0.101
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.313
- Arrival Time                  1.205
= Slack Time                    0.108
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.019
     = Beginpoint Arrival Time            0.119
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                       |             |           |       |  Time   |   Time   | 
     |-----------------------+-------------+-----------+-------+---------+----------| 
     |                       | reset v     |           |       |   0.119 |    0.227 | 
     | PLACEDFE_OFC216_reset | A v -> Y ^  | INVX4TR   | 0.070 |   0.190 |    0.297 | 
     | PLACEDFE_OFC220_reset | A ^ -> Y v  | INVX4TR   | 0.069 |   0.258 |    0.366 | 
     | PLACEDFE_OFC4_reset   | A v -> Y v  | BUFX3TR   | 0.141 |   0.399 |    0.507 | 
     | PLACEDFE_OFC6_reset   | A v -> Y v  | BUFX4TR   | 0.136 |   0.535 |    0.642 | 
     | U283                  | B v -> Y ^  | NOR2BX1TR | 0.315 |   0.850 |    0.957 | 
     | PLACEDFE_OFC84_n941   | A ^ -> Y ^  | BUFX3TR   | 0.233 |   1.082 |    1.190 | 
     | U1282                 | A1 ^ -> Y ^ | AO22X1TR  | 0.123 |   1.205 |    1.313 | 
     | clk_r_REG301_S1       | D ^         | DFFQX1TR  | 0.000 |   1.205 |    1.313 | 
     +------------------------------------------------------------------------------+ 
Path 202: MET Setup Check with Pin clk_r_REG400_S1/CK 
Endpoint:   clk_r_REG400_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset             (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.012
- Setup                         0.086
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.326
- Arrival Time                  1.218
= Slack Time                    0.108
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.043
     = Beginpoint Arrival Time            0.143
     +---------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                               |             |            |       |  Time   |   Time   | 
     |-------------------------------+-------------+------------+-------+---------+----------| 
     |                               | reset ^     |            |       |   0.143 |    0.251 | 
     | PLACEDFE_OFC216_reset         | A ^ -> Y v  | INVX4TR    | 0.049 |   0.193 |    0.301 | 
     | PLACEDFE_OFC217_reset         | A v -> Y v  | CLKBUFX3TR | 0.211 |   0.403 |    0.511 | 
     | PLACEDFE_OFC31_FE_DBTN3_reset | A v -> Y v  | CLKBUFX2TR | 0.286 |   0.689 |    0.798 | 
     | U103                          | B0 v -> Y ^ | OAI21X2TR  | 0.212 |   0.901 |    1.009 | 
     | PLACEDFE_OFC75_n924           | A ^ -> Y v  | INVX2TR    | 0.116 |   1.017 |    1.125 | 
     | U1353                         | B0 v -> Y v | AO22X1TR   | 0.201 |   1.218 |    1.326 | 
     | clk_r_REG400_S1               | D v         | DFFQX1TR   | 0.000 |   1.218 |    1.326 | 
     +---------------------------------------------------------------------------------------+ 
Path 203: MET Setup Check with Pin PE_top0_buff_mult_arr0_mult_x_30_clk_r_
REG103_S2/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG103_S2/D (^) checked with 
leading edge of 'clk'
Beginpoint: clk_r_REG360_S2/Q                                  (v) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.001
- Setup                         0.102
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.300
- Arrival Time                  1.191
= Slack Time                    0.108
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +----------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                  |             |            |       |  Time   |   Time   | 
     |--------------------------------------------------+-------------+------------+-------+---------+----------| 
     | clk_r_REG360_S2                                  | CK ^        |            |       |   0.014 |    0.123 | 
     | clk_r_REG360_S2                                  | CK ^ -> Q v | DFFQX1TR   | 0.299 |   0.313 |    0.422 | 
     | U698                                             | A1 v -> Y v | AO22X2TR   | 0.200 |   0.513 |    0.622 | 
     | U865                                             | B v -> Y ^  | XNOR2X1TR  | 0.198 |   0.711 |    0.820 | 
     | U866                                             | A1 ^ -> Y v | OAI22X2TR  | 0.085 |   0.797 |    0.905 | 
     | U874                                             | C v -> S ^  | CMPR32X2TR | 0.205 |   1.001 |    1.110 | 
     | U434                                             | CI ^ -> S v | ADDFHX2TR  | 0.145 |   1.146 |    1.255 | 
     | U1109                                            | A v -> Y ^  | NAND2X1TR  | 0.045 |   1.191 |    1.300 | 
     | PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG103_S2 | D ^         | DFFQX1TR   | 0.000 |   1.191 |    1.300 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 204: MET Setup Check with Pin clk_r_REG526_S2/CK 
Endpoint:   clk_r_REG526_S2/D     (^) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_rdb_addr__0_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.010
- Setup                         0.071
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.339
- Arrival Time                  1.229
= Slack Time                    0.109
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.133
     +---------------------------------------------------------------------------------------+ 
     |     Instance      |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                   |                         |            |       |  Time   |   Time   | 
     |-------------------+-------------------------+------------+-------+---------+----------| 
     |                   | pe_in_pk_rdb_addr__0_ v |            |       |   0.133 |    0.242 | 
     | U290              | A v -> Y ^              | INVX2TR    | 0.096 |   0.228 |    0.338 | 
     | U660              | AN ^ -> Y ^             | NOR3BX1TR  | 0.302 |   0.530 |    0.640 | 
     | PLACEDFE_OFC9_n64 | A ^ -> Y ^              | CLKBUFX2TR | 0.338 |   0.868 |    0.977 | 
     | U1569             | B ^ -> Y v              | NAND3X1TR  | 0.249 |   1.117 |    1.226 | 
     | U1570             | B v -> Y ^              | NOR2BX1TR  | 0.113 |   1.229 |    1.339 | 
     | clk_r_REG526_S2   | D ^                     | DFFHQX2TR  | 0.000 |   1.229 |    1.339 | 
     +---------------------------------------------------------------------------------------+ 
Path 205: MET Setup Check with Pin clk_r_REG297_S2/CK 
Endpoint:   clk_r_REG297_S2/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_rdb_addr__2_ (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.001
- Setup                         0.098
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.303
- Arrival Time                  1.193
= Slack Time                    0.109
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.052
     = Beginpoint Arrival Time            0.152
     +-----------------------------------------------------------------------------------------------------------+ 
     |               Instance                |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                                       |                         |            |       |  Time   |   Time   | 
     |---------------------------------------+-------------------------+------------+-------+---------+----------| 
     |                                       | pe_in_pk_rdb_addr__2_ ^ |            |       |   0.152 |    0.262 | 
     | PLACEDFE_OCPC232_pe_in_pk_rdb_addr__2 | A ^ -> Y ^              | CLKBUFX2TR | 0.118 |   0.271 |    0.380 | 
     | U649                                  | B ^ -> Y v              | NOR3X1TR   | 0.045 |   0.315 |    0.425 | 
     | PLACEDFE_OFC165_n153                  | A v -> Y v              | CLKBUFX2TR | 0.288 |   0.604 |    0.713 | 
     | PLACEDFE_OFC166_n153                  | A v -> Y v              | CLKBUFX2TR | 0.296 |   0.900 |    1.009 | 
     | U1549                                 | A0 v -> Y ^             | AOI22X1TR  | 0.202 |   1.102 |    1.211 | 
     | U1553                                 | A ^ -> Y v              | NAND4X1TR  | 0.092 |   1.193 |    1.303 | 
     | clk_r_REG297_S2                       | D v                     | DFFQX1TR   | 0.000 |   1.193 |    1.303 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 206: MET Setup Check with Pin clk_r_REG337_S1/CK 
Endpoint:   clk_r_REG337_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.014
- Setup                         0.086
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.328
- Arrival Time                  1.219
= Slack Time                    0.110
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.019
     = Beginpoint Arrival Time            0.119
     +---------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                               |             |            |       |  Time   |   Time   | 
     |-------------------------------+-------------+------------+-------+---------+----------| 
     |                               | reset v     |            |       |   0.119 |    0.229 | 
     | PLACEDFE_OFC216_reset         | A v -> Y ^  | INVX4TR    | 0.070 |   0.190 |    0.299 | 
     | PLACEDFE_OFC217_reset         | A ^ -> Y ^  | CLKBUFX3TR | 0.218 |   0.408 |    0.518 | 
     | PLACEDFE_OFC222_reset         | A ^ -> Y v  | CLKINVX2TR | 0.095 |   0.503 |    0.613 | 
     | PLACEDFE_OFC227_reset         | A v -> Y ^  | CLKINVX4TR | 0.100 |   0.602 |    0.712 | 
     | PLACEDFE_OFC29_FE_DBTN3_reset | A ^ -> Y ^  | BUFX4TR    | 0.145 |   0.748 |    0.857 | 
     | U97                           | B0 ^ -> Y v | OAI21X1TR  | 0.078 |   0.826 |    0.936 | 
     | PLACEDFE_OFC86_n930           | A v -> Y ^  | INVX2TR    | 0.147 |   0.974 |    1.083 | 
     | PLACEDFE_OFC87_n930           | A ^ -> Y v  | INVX2TR    | 0.088 |   1.062 |    1.171 | 
     | U1324                         | A0 v -> Y v | AO22X1TR   | 0.157 |   1.219 |    1.328 | 
     | clk_r_REG337_S1               | D v         | DFFQX1TR   | 0.000 |   1.219 |    1.328 | 
     +---------------------------------------------------------------------------------------+ 
Path 207: MET Setup Check with Pin clk_r_REG515_S1/CK 
Endpoint:   clk_r_REG515_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset             (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.012
- Setup                         0.086
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.327
- Arrival Time                  1.216
= Slack Time                    0.110
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.043
     = Beginpoint Arrival Time            0.143
     +---------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                               |             |            |       |  Time   |   Time   | 
     |-------------------------------+-------------+------------+-------+---------+----------| 
     |                               | reset ^     |            |       |   0.143 |    0.254 | 
     | PLACEDFE_OFC216_reset         | A ^ -> Y v  | INVX4TR    | 0.049 |   0.193 |    0.303 | 
     | PLACEDFE_OFC217_reset         | A v -> Y v  | CLKBUFX3TR | 0.211 |   0.403 |    0.514 | 
     | PLACEDFE_OFC222_reset         | A v -> Y ^  | CLKINVX2TR | 0.105 |   0.509 |    0.619 | 
     | PLACEDFE_OFC227_reset         | A ^ -> Y v  | CLKINVX4TR | 0.091 |   0.600 |    0.710 | 
     | PLACEDFE_OFC29_FE_DBTN3_reset | A v -> Y v  | BUFX4TR    | 0.128 |   0.728 |    0.838 | 
     | U105                          | B0 v -> Y ^ | OAI21X2TR  | 0.175 |   0.902 |    1.012 | 
     | U1180                         | A ^ -> Y v  | INVX2TR    | 0.111 |   1.013 |    1.123 | 
     | U1425                         | B0 v -> Y v | AO22X1TR   | 0.203 |   1.216 |    1.327 | 
     | clk_r_REG515_S1               | D v         | DFFQX1TR   | 0.000 |   1.216 |    1.327 | 
     +---------------------------------------------------------------------------------------+ 
Path 208: MET Setup Check with Pin clk_r_REG257_S1/CK 
Endpoint:   clk_r_REG257_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset             (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.013
- Setup                         0.086
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.327
- Arrival Time                  1.216
= Slack Time                    0.110
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.043
     = Beginpoint Arrival Time            0.143
     +---------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                               |             |            |       |  Time   |   Time   | 
     |-------------------------------+-------------+------------+-------+---------+----------| 
     |                               | reset ^     |            |       |   0.143 |    0.254 | 
     | PLACEDFE_OFC216_reset         | A ^ -> Y v  | INVX4TR    | 0.049 |   0.193 |    0.303 | 
     | PLACEDFE_OFC217_reset         | A v -> Y v  | CLKBUFX3TR | 0.211 |   0.403 |    0.514 | 
     | PLACEDFE_OFC222_reset         | A v -> Y ^  | CLKINVX2TR | 0.105 |   0.509 |    0.619 | 
     | PLACEDFE_OFC227_reset         | A ^ -> Y v  | CLKINVX4TR | 0.091 |   0.600 |    0.710 | 
     | PLACEDFE_OFC29_FE_DBTN3_reset | A v -> Y v  | BUFX4TR    | 0.128 |   0.728 |    0.838 | 
     | U105                          | B0 v -> Y ^ | OAI21X2TR  | 0.175 |   0.902 |    1.013 | 
     | U1180                         | A ^ -> Y v  | INVX2TR    | 0.111 |   1.013 |    1.123 | 
     | U1251                         | B0 v -> Y v | AO22X1TR   | 0.203 |   1.216 |    1.327 | 
     | clk_r_REG257_S1               | D v         | DFFQX1TR   | 0.000 |   1.216 |    1.327 | 
     +---------------------------------------------------------------------------------------+ 
Path 209: MET Setup Check with Pin clk_r_REG433_S1/CK 
Endpoint:   clk_r_REG433_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset             (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.013
- Setup                         0.086
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.327
- Arrival Time                  1.216
= Slack Time                    0.111
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.043
     = Beginpoint Arrival Time            0.143
     +---------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                               |             |            |       |  Time   |   Time   | 
     |-------------------------------+-------------+------------+-------+---------+----------| 
     |                               | reset ^     |            |       |   0.143 |    0.254 | 
     | PLACEDFE_OFC216_reset         | A ^ -> Y v  | INVX4TR    | 0.049 |   0.193 |    0.304 | 
     | PLACEDFE_OFC217_reset         | A v -> Y v  | CLKBUFX3TR | 0.211 |   0.403 |    0.514 | 
     | PLACEDFE_OFC222_reset         | A v -> Y ^  | CLKINVX2TR | 0.105 |   0.509 |    0.620 | 
     | PLACEDFE_OFC227_reset         | A ^ -> Y v  | CLKINVX4TR | 0.091 |   0.600 |    0.711 | 
     | PLACEDFE_OFC29_FE_DBTN3_reset | A v -> Y v  | BUFX4TR    | 0.128 |   0.728 |    0.839 | 
     | U105                          | B0 v -> Y ^ | OAI21X2TR  | 0.175 |   0.902 |    1.013 | 
     | U1180                         | A ^ -> Y v  | INVX2TR    | 0.111 |   1.013 |    1.124 | 
     | U1375                         | B0 v -> Y v | AO22X1TR   | 0.203 |   1.216 |    1.327 | 
     | clk_r_REG433_S1               | D v         | DFFQX1TR   | 0.000 |   1.216 |    1.327 | 
     +---------------------------------------------------------------------------------------+ 
Path 210: MET Setup Check with Pin clk_r_REG169_S1/CK 
Endpoint:   clk_r_REG169_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset             (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.013
- Setup                         0.086
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.327
- Arrival Time                  1.215
= Slack Time                    0.112
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.043
     = Beginpoint Arrival Time            0.143
     +---------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                               |             |            |       |  Time   |   Time   | 
     |-------------------------------+-------------+------------+-------+---------+----------| 
     |                               | reset ^     |            |       |   0.143 |    0.255 | 
     | PLACEDFE_OFC216_reset         | A ^ -> Y v  | INVX4TR    | 0.049 |   0.193 |    0.304 | 
     | PLACEDFE_OFC217_reset         | A v -> Y v  | CLKBUFX3TR | 0.211 |   0.403 |    0.515 | 
     | PLACEDFE_OFC222_reset         | A v -> Y ^  | CLKINVX2TR | 0.105 |   0.509 |    0.620 | 
     | PLACEDFE_OFC227_reset         | A ^ -> Y v  | CLKINVX4TR | 0.091 |   0.600 |    0.712 | 
     | PLACEDFE_OFC29_FE_DBTN3_reset | A v -> Y v  | BUFX4TR    | 0.128 |   0.728 |    0.839 | 
     | U105                          | B0 v -> Y ^ | OAI21X2TR  | 0.175 |   0.902 |    1.014 | 
     | U1180                         | A ^ -> Y v  | INVX2TR    | 0.111 |   1.013 |    1.124 | 
     | U1181                         | B0 v -> Y v | AO22X1TR   | 0.202 |   1.215 |    1.327 | 
     | clk_r_REG169_S1               | D v         | DFFQX1TR   | 0.000 |   1.215 |    1.327 | 
     +---------------------------------------------------------------------------------------+ 
Path 211: MET Setup Check with Pin PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG74_
S3/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG74_S3/D (^) checked with  
leading edge of 'clk'
Beginpoint: clk_r_REG423_S2/Q                                 (v) triggered by  
leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.003
- Setup                         0.103
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.300
- Arrival Time                  1.188
= Slack Time                    0.112
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
     +--------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                 |             |           |       |  Time   |   Time   | 
     |-------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG423_S2                                 | CK ^        |           |       |   0.011 |    0.123 | 
     | clk_r_REG423_S2                                 | CK ^ -> Q v | DFFQX1TR  | 0.306 |   0.317 |    0.429 | 
     | U802                                            | A1 v -> Y v | AO22X4TR  | 0.155 |   0.472 |    0.584 | 
     | U940                                            | B v -> Y ^  | XNOR2X1TR | 0.194 |   0.666 |    0.778 | 
     | U618                                            | A0 ^ -> Y v | OAI22X4TR | 0.060 |   0.726 |    0.838 | 
     | U943                                            | A v -> S ^  | ADDFHX2TR | 0.198 |   0.924 |    1.036 | 
     | U1064                                           | CI ^ -> S v | ADDFHX4TR | 0.144 |   1.068 |    1.180 | 
     | U315                                            | A v -> Y ^  | NOR2X4TR  | 0.053 |   1.121 |    1.233 | 
     | U1067                                           | A ^ -> Y v  | INVX1TR   | 0.027 |   1.148 |    1.261 | 
     | U1068                                           | A v -> Y ^  | NAND2X1TR | 0.039 |   1.188 |    1.300 | 
     | PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG74_S3 | D ^         | DFFQX1TR  | 0.000 |   1.188 |    1.300 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 212: MET Setup Check with Pin clk_r_REG213_S1/CK 
Endpoint:   clk_r_REG213_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset             (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.014
- Setup                         0.086
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.328
- Arrival Time                  1.215
= Slack Time                    0.112
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.043
     = Beginpoint Arrival Time            0.143
     +---------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                               |             |            |       |  Time   |   Time   | 
     |-------------------------------+-------------+------------+-------+---------+----------| 
     |                               | reset ^     |            |       |   0.143 |    0.256 | 
     | PLACEDFE_OFC216_reset         | A ^ -> Y v  | INVX4TR    | 0.049 |   0.193 |    0.305 | 
     | PLACEDFE_OFC217_reset         | A v -> Y v  | CLKBUFX3TR | 0.211 |   0.403 |    0.516 | 
     | PLACEDFE_OFC222_reset         | A v -> Y ^  | CLKINVX2TR | 0.105 |   0.509 |    0.621 | 
     | PLACEDFE_OFC227_reset         | A ^ -> Y v  | CLKINVX4TR | 0.091 |   0.600 |    0.712 | 
     | PLACEDFE_OFC29_FE_DBTN3_reset | A v -> Y v  | BUFX4TR    | 0.128 |   0.728 |    0.840 | 
     | U105                          | B0 v -> Y ^ | OAI21X2TR  | 0.175 |   0.902 |    1.015 | 
     | U1180                         | A ^ -> Y v  | INVX2TR    | 0.111 |   1.013 |    1.125 | 
     | U1220                         | B0 v -> Y v | AO22X1TR   | 0.202 |   1.215 |    1.328 | 
     | clk_r_REG213_S1               | D v         | DFFQX1TR   | 0.000 |   1.215 |    1.328 | 
     +---------------------------------------------------------------------------------------+ 
Path 213: MET Setup Check with Pin clk_r_REG18_S1/CK 
Endpoint:   clk_r_REG18_S1/D                                  (v) checked with  
leading edge of 'clk'
Beginpoint: PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG98_S2/Q (^) triggered by  
leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.003
- Setup                         0.083
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.320
- Arrival Time                  1.204
= Slack Time                    0.116
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.001
     = Beginpoint Arrival Time       0.001
     +---------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                 |             |            |       |  Time   |   Time   | 
     |-------------------------------------------------+-------------+------------+-------+---------+----------| 
     | PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG98_S2 | CK ^        |            |       |   0.001 |    0.118 | 
     | PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG98_S2 | CK ^ -> Q ^ | DFFQX1TR   | 0.320 |   0.321 |    0.438 | 
     | U486                                            | A ^ -> Y v  | CLKINVX2TR | 0.066 |   0.387 |    0.503 | 
     | U854                                            | A0 v -> Y ^ | OAI21X1TR  | 0.102 |   0.489 |    0.605 | 
     | U857                                            | A ^ -> Y ^  | XNOR2X1TR  | 0.080 |   0.569 |    0.685 | 
     | U858                                            | AN ^ -> Y ^ | NOR2BX1TR  | 0.104 |   0.672 |    0.788 | 
     | U859                                            | AN ^ -> Y ^ | NOR2BX1TR  | 0.157 |   0.829 |    0.946 | 
     | U341                                            | CI ^ -> S v | ADDFX2TR   | 0.177 |   1.006 |    1.123 | 
     | U929                                            | CI v -> S ^ | ADDFHX2TR  | 0.169 |   1.175 |    1.291 | 
     | U483                                            | A ^ -> Y v  | NAND2X1TR  | 0.029 |   1.204 |    1.320 | 
     | clk_r_REG18_S1                                  | D v         | DFFQX1TR   | 0.000 |   1.204 |    1.320 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 214: MET Setup Check with Pin clk_r_REG492_S2/CK 
Endpoint:   clk_r_REG492_S2/D     (^) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_rdb_addr__1_ (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.014
- Setup                         0.116
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.297
- Arrival Time                  1.181
= Slack Time                    0.117
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.057
     = Beginpoint Arrival Time            0.157
     +------------------------------------------------------------------------------------------+ 
     |       Instance       |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                      |                         |            |       |  Time   |   Time   | 
     |----------------------+-------------------------+------------+-------+---------+----------| 
     |                      | pe_in_pk_rdb_addr__1_ ^ |            |       |   0.157 |    0.274 | 
     | U291                 | A ^ -> Y v              | INVX2TR    | 0.053 |   0.210 |    0.326 | 
     | U657                 | C v -> Y ^              | NOR3X1TR   | 0.156 |   0.366 |    0.483 | 
     | PLACEDFE_OFC113_n157 | A ^ -> Y ^              | CLKBUFX2TR | 0.203 |   0.569 |    0.686 | 
     | PLACEDFE_OFC114_n157 | A ^ -> Y v              | CLKINVX2TR | 0.118 |   0.688 |    0.804 | 
     | PLACEDFE_OFC115_n157 | A v -> Y ^              | INVX2TR    | 0.209 |   0.897 |    1.014 | 
     | U1614                | A0 ^ -> Y v             | AOI22X1TR  | 0.088 |   0.985 |    1.102 | 
     | U1616                | C v -> Y ^              | NAND4X1TR  | 0.195 |   1.180 |    1.297 | 
     | clk_r_REG492_S2      | D ^                     | DFFQX1TR   | 0.001 |   1.181 |    1.297 | 
     +------------------------------------------------------------------------------------------+ 
Path 215: MET Setup Check with Pin clk_r_REG516_S1/CK 
Endpoint:   clk_r_REG516_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset             (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.013
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.325
- Arrival Time                  1.209
= Slack Time                    0.117
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.043
     = Beginpoint Arrival Time            0.143
     +---------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                               |             |            |       |  Time   |   Time   | 
     |-------------------------------+-------------+------------+-------+---------+----------| 
     |                               | reset ^     |            |       |   0.143 |    0.260 | 
     | PLACEDFE_OFC216_reset         | A ^ -> Y v  | INVX4TR    | 0.049 |   0.193 |    0.310 | 
     | PLACEDFE_OFC217_reset         | A v -> Y v  | CLKBUFX3TR | 0.211 |   0.403 |    0.520 | 
     | PLACEDFE_OFC222_reset         | A v -> Y ^  | CLKINVX2TR | 0.105 |   0.509 |    0.626 | 
     | PLACEDFE_OFC227_reset         | A ^ -> Y v  | CLKINVX4TR | 0.091 |   0.600 |    0.717 | 
     | PLACEDFE_OFC29_FE_DBTN3_reset | A v -> Y v  | BUFX4TR    | 0.128 |   0.728 |    0.844 | 
     | U50                           | B0 v -> Y ^ | OAI21X2TR  | 0.164 |   0.891 |    1.008 | 
     | U1182                         | A ^ -> Y v  | INVX2TR    | 0.110 |   1.001 |    1.118 | 
     | U1426                         | B0 v -> Y v | AO22X1TR   | 0.207 |   1.209 |    1.325 | 
     | clk_r_REG516_S1               | D v         | DFFQX1TR   | 0.000 |   1.209 |    1.325 | 
     +---------------------------------------------------------------------------------------+ 
Path 216: MET Setup Check with Pin clk_r_REG508_S1/CK 
Endpoint:   clk_r_REG508_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset             (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.009
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.322
- Arrival Time                  1.205
= Slack Time                    0.117
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.043
     = Beginpoint Arrival Time            0.143
     +---------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                               |             |            |       |  Time   |   Time   | 
     |-------------------------------+-------------+------------+-------+---------+----------| 
     |                               | reset ^     |            |       |   0.143 |    0.260 | 
     | PLACEDFE_OFC216_reset         | A ^ -> Y v  | INVX4TR    | 0.049 |   0.193 |    0.310 | 
     | PLACEDFE_OFC217_reset         | A v -> Y v  | CLKBUFX3TR | 0.211 |   0.403 |    0.520 | 
     | PLACEDFE_OFC222_reset         | A v -> Y ^  | CLKINVX2TR | 0.105 |   0.509 |    0.626 | 
     | PLACEDFE_OFC227_reset         | A ^ -> Y v  | CLKINVX4TR | 0.091 |   0.600 |    0.717 | 
     | PLACEDFE_OFC29_FE_DBTN3_reset | A v -> Y v  | BUFX4TR    | 0.128 |   0.728 |    0.845 | 
     | U522                          | B0 v -> Y ^ | OAI21X2TR  | 0.168 |   0.895 |    1.012 | 
     | PLACEDFE_OFC94_n899           | A ^ -> Y v  | INVX2TR    | 0.100 |   0.995 |    1.112 | 
     | U551                          | B0 v -> Y v | AO22X1TR   | 0.210 |   1.205 |    1.321 | 
     | clk_r_REG508_S1               | D v         | DFFQX1TR   | 0.000 |   1.205 |    1.322 | 
     +---------------------------------------------------------------------------------------+ 
Path 217: MET Setup Check with Pin PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG71_
S3/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG71_S3/D (^) checked with  
leading edge of 'clk'
Beginpoint: clk_r_REG291_S2/Q                                 (v) triggered by  
leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.003
- Setup                         0.103
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.300
- Arrival Time                  1.183
= Slack Time                    0.117
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
     +--------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                 |             |           |       |  Time   |   Time   | 
     |-------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG291_S2                                 | CK ^        |           |       |   0.011 |    0.128 | 
     | clk_r_REG291_S2                                 | CK ^ -> Q v | DFFQX1TR  | 0.308 |   0.320 |    0.437 | 
     | U799                                            | A1 v -> Y v | AO22X4TR  | 0.152 |   0.472 |    0.589 | 
     | U345                                            | B v -> Y v  | XOR2X2TR  | 0.125 |   0.597 |    0.715 | 
     | U219                                            | B0 v -> Y ^ | OAI22X2TR | 0.127 |   0.724 |    0.841 | 
     | U1071                                           | A ^ -> S ^  | ADDFHX2TR | 0.222 |   0.946 |    1.064 | 
     | U615                                            | A ^ -> Y v  | INVX4TR   | 0.030 |   0.976 |    1.093 | 
     | U112                                            | A v -> Y ^  | NOR2X1TR  | 0.113 |   1.090 |    1.207 | 
     | U257                                            | A ^ -> Y v  | INVX1TR   | 0.040 |   1.129 |    1.247 | 
     | U1123                                           | B v -> Y ^  | NAND2X1TR | 0.054 |   1.183 |    1.300 | 
     | PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG71_S3 | D ^         | DFFQX1TR  | 0.000 |   1.183 |    1.300 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 218: MET Setup Check with Pin clk_r_REG200_S1/CK 
Endpoint:   clk_r_REG200_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset             (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.004
- Setup                         0.089
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.315
- Arrival Time                  1.197
= Slack Time                    0.118
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.043
     = Beginpoint Arrival Time            0.143
     +---------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                               |             |            |       |  Time   |   Time   | 
     |-------------------------------+-------------+------------+-------+---------+----------| 
     |                               | reset ^     |            |       |   0.143 |    0.261 | 
     | PLACEDFE_OFC216_reset         | A ^ -> Y v  | INVX4TR    | 0.049 |   0.193 |    0.311 | 
     | PLACEDFE_OFC217_reset         | A v -> Y v  | CLKBUFX3TR | 0.211 |   0.403 |    0.521 | 
     | PLACEDFE_OFC222_reset         | A v -> Y ^  | CLKINVX2TR | 0.105 |   0.509 |    0.627 | 
     | PLACEDFE_OFC227_reset         | A ^ -> Y v  | CLKINVX4TR | 0.091 |   0.600 |    0.718 | 
     | PLACEDFE_OFC29_FE_DBTN3_reset | A v -> Y v  | BUFX4TR    | 0.128 |   0.728 |    0.845 | 
     | U522                          | B0 v -> Y ^ | OAI21X2TR  | 0.168 |   0.895 |    1.013 | 
     | PLACEDFE_OFC94_n899           | A ^ -> Y v  | INVX2TR    | 0.100 |   0.995 |    1.113 | 
     | U576                          | B0 v -> Y v | AO22X1TR   | 0.202 |   1.197 |    1.315 | 
     | clk_r_REG200_S1               | D v         | DFFQX1TR   | 0.000 |   1.197 |    1.315 | 
     +---------------------------------------------------------------------------------------+ 
Path 219: MET Setup Check with Pin clk_r_REG385_S2/CK 
Endpoint:   clk_r_REG385_S2/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_rdb_addr__2_ (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.001
- Setup                         0.098
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.303
- Arrival Time                  1.184
= Slack Time                    0.118
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.052
     = Beginpoint Arrival Time            0.152
     +-----------------------------------------------------------------------------------------------------------+ 
     |               Instance                |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                                       |                         |            |       |  Time   |   Time   | 
     |---------------------------------------+-------------------------+------------+-------+---------+----------| 
     |                                       | pe_in_pk_rdb_addr__2_ ^ |            |       |   0.152 |    0.270 | 
     | PLACEDFE_OCPC232_pe_in_pk_rdb_addr__2 | A ^ -> Y ^              | CLKBUFX2TR | 0.118 |   0.271 |    0.389 | 
     | U649                                  | B ^ -> Y v              | NOR3X1TR   | 0.045 |   0.315 |    0.433 | 
     | PLACEDFE_OFC165_n153                  | A v -> Y v              | CLKBUFX2TR | 0.288 |   0.604 |    0.722 | 
     | PLACEDFE_OFC166_n153                  | A v -> Y v              | CLKBUFX2TR | 0.296 |   0.900 |    1.018 | 
     | U1559                                 | A0 v -> Y ^             | AOI22X1TR  | 0.190 |   1.089 |    1.207 | 
     | U1563                                 | A ^ -> Y v              | NAND4X1TR  | 0.095 |   1.184 |    1.302 | 
     | clk_r_REG385_S2                       | D v                     | DFFQX1TR   | 0.000 |   1.184 |    1.303 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 220: MET Setup Check with Pin PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG93_
S2/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG93_S2/D (^) checked with  
leading edge of 'clk'
Beginpoint: clk_r_REG472_S2/Q                                 (v) triggered by  
leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.002
- Setup                         0.104
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.297
- Arrival Time                  1.179
= Slack Time                    0.118
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.010
     = Beginpoint Arrival Time       0.010
     +---------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                 |             |            |       |  Time   |   Time   | 
     |-------------------------------------------------+-------------+------------+-------+---------+----------| 
     | clk_r_REG472_S2                                 | CK ^        |            |       |   0.010 |    0.129 | 
     | clk_r_REG472_S2                                 | CK ^ -> Q v | DFFQX1TR   | 0.282 |   0.293 |    0.411 | 
     | U782                                            | B1 v -> Y v | AO22X4TR   | 0.182 |   0.474 |    0.593 | 
     | U999                                            | AN v -> Y v | NAND2BX1TR | 0.126 |   0.600 |    0.719 | 
     | U371                                            | B1 v -> Y ^ | OAI22X1TR  | 0.163 |   0.763 |    0.882 | 
     | U499                                            | B ^ -> CO ^ | CMPR22X2TR | 0.114 |   0.877 |    0.996 | 
     | U1095                                           | CI ^ -> S v | ADDFHX4TR  | 0.130 |   1.008 |    1.126 | 
     | U1097                                           | CI v -> S v | ADDFHX2TR  | 0.115 |   1.123 |    1.241 | 
     | U1099                                           | A v -> Y ^  | NOR2X1TR   | 0.056 |   1.179 |    1.297 | 
     | PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG93_S2 | D ^         | DFFQX1TR   | 0.000 |   1.179 |    1.297 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 221: MET Setup Check with Pin PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG90_
S2/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG90_S2/D (^) checked with  
leading edge of 'clk'
Beginpoint: clk_r_REG340_S2/Q                                 (v) triggered by  
leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.002
- Setup                         0.112
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.290
- Arrival Time                  1.172
= Slack Time                    0.119
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.009
     = Beginpoint Arrival Time       0.009
     +--------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                 |             |           |       |  Time   |   Time   | 
     |-------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG340_S2                                 | CK ^        |           |       |   0.009 |    0.128 | 
     | clk_r_REG340_S2                                 | CK ^ -> Q v | DFFQX1TR  | 0.290 |   0.299 |    0.418 | 
     | U793                                            | B1 v -> Y v | AO22X4TR  | 0.175 |   0.475 |    0.594 | 
     | U794                                            | B v -> Y ^  | XNOR2X1TR | 0.208 |   0.683 |    0.801 | 
     | U796                                            | A1 ^ -> Y v | OAI22X2TR | 0.099 |   0.782 |    0.900 | 
     | U382                                            | CI v -> S ^ | ADDFHX4TR | 0.171 |   0.952 |    1.071 | 
     | U1076                                           | CI ^ -> S v | ADDFHX4TR | 0.132 |   1.084 |    1.203 | 
     | U582                                            | A v -> Y ^  | NAND2X1TR | 0.087 |   1.171 |    1.290 | 
     | PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG90_S2 | D ^         | DFFQX1TR  | 0.000 |   1.172 |    1.290 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 222: MET Setup Check with Pin clk_r_REG420_S1/CK 
Endpoint:   clk_r_REG420_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset             (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.009
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.322
- Arrival Time                  1.203
= Slack Time                    0.119
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.043
     = Beginpoint Arrival Time            0.143
     +---------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                               |             |            |       |  Time   |   Time   | 
     |-------------------------------+-------------+------------+-------+---------+----------| 
     |                               | reset ^     |            |       |   0.143 |    0.262 | 
     | PLACEDFE_OFC216_reset         | A ^ -> Y v  | INVX4TR    | 0.049 |   0.193 |    0.311 | 
     | PLACEDFE_OFC217_reset         | A v -> Y v  | CLKBUFX3TR | 0.211 |   0.403 |    0.522 | 
     | PLACEDFE_OFC222_reset         | A v -> Y ^  | CLKINVX2TR | 0.105 |   0.509 |    0.627 | 
     | PLACEDFE_OFC227_reset         | A ^ -> Y v  | CLKINVX4TR | 0.091 |   0.600 |    0.719 | 
     | PLACEDFE_OFC29_FE_DBTN3_reset | A v -> Y v  | BUFX4TR    | 0.128 |   0.728 |    0.846 | 
     | U522                          | B0 v -> Y ^ | OAI21X2TR  | 0.168 |   0.895 |    1.014 | 
     | PLACEDFE_OFC94_n899           | A ^ -> Y v  | INVX2TR    | 0.100 |   0.995 |    1.114 | 
     | U549                          | B0 v -> Y v | AO22X1TR   | 0.208 |   1.203 |    1.322 | 
     | clk_r_REG420_S1               | D v         | DFFQX1TR   | 0.000 |   1.203 |    1.322 | 
     +---------------------------------------------------------------------------------------+ 
Path 223: MET Setup Check with Pin clk_r_REG258_S1/CK 
Endpoint:   clk_r_REG258_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset             (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.014
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.327
- Arrival Time                  1.209
= Slack Time                    0.119
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.043
     = Beginpoint Arrival Time            0.143
     +---------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                               |             |            |       |  Time   |   Time   | 
     |-------------------------------+-------------+------------+-------+---------+----------| 
     |                               | reset ^     |            |       |   0.143 |    0.262 | 
     | PLACEDFE_OFC216_reset         | A ^ -> Y v  | INVX4TR    | 0.049 |   0.193 |    0.312 | 
     | PLACEDFE_OFC217_reset         | A v -> Y v  | CLKBUFX3TR | 0.211 |   0.403 |    0.522 | 
     | PLACEDFE_OFC222_reset         | A v -> Y ^  | CLKINVX2TR | 0.105 |   0.509 |    0.628 | 
     | PLACEDFE_OFC227_reset         | A ^ -> Y v  | CLKINVX4TR | 0.091 |   0.600 |    0.719 | 
     | PLACEDFE_OFC29_FE_DBTN3_reset | A v -> Y v  | BUFX4TR    | 0.128 |   0.728 |    0.846 | 
     | U50                           | B0 v -> Y ^ | OAI21X2TR  | 0.164 |   0.891 |    1.010 | 
     | U1182                         | A ^ -> Y v  | INVX2TR    | 0.110 |   1.001 |    1.120 | 
     | U1252                         | B0 v -> Y v | AO22X1TR   | 0.207 |   1.209 |    1.327 | 
     | clk_r_REG258_S1               | D v         | DFFQX1TR   | 0.000 |   1.209 |    1.327 | 
     +---------------------------------------------------------------------------------------+ 
Path 224: MET Setup Check with Pin clk_r_REG550_S1/CK 
Endpoint:   clk_r_REG550_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset             (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.004
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.315
- Arrival Time                  1.196
= Slack Time                    0.119
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.043
     = Beginpoint Arrival Time            0.143
     +---------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                               |             |            |       |  Time   |   Time   | 
     |-------------------------------+-------------+------------+-------+---------+----------| 
     |                               | reset ^     |            |       |   0.143 |    0.263 | 
     | PLACEDFE_OFC216_reset         | A ^ -> Y v  | INVX4TR    | 0.049 |   0.193 |    0.312 | 
     | PLACEDFE_OFC217_reset         | A v -> Y v  | CLKBUFX3TR | 0.211 |   0.403 |    0.523 | 
     | PLACEDFE_OFC222_reset         | A v -> Y ^  | CLKINVX2TR | 0.105 |   0.509 |    0.628 | 
     | PLACEDFE_OFC227_reset         | A ^ -> Y v  | CLKINVX4TR | 0.091 |   0.600 |    0.719 | 
     | PLACEDFE_OFC29_FE_DBTN3_reset | A v -> Y v  | BUFX4TR    | 0.128 |   0.728 |    0.847 | 
     | U522                          | B0 v -> Y ^ | OAI21X2TR  | 0.168 |   0.895 |    1.014 | 
     | PLACEDFE_OFC94_n899           | A ^ -> Y v  | INVX2TR    | 0.100 |   0.995 |    1.114 | 
     | U545                          | B0 v -> Y v | AO22X1TR   | 0.201 |   1.196 |    1.315 | 
     | clk_r_REG550_S1               | D v         | DFFQX1TR   | 0.000 |   1.196 |    1.315 | 
     +---------------------------------------------------------------------------------------+ 
Path 225: MET Setup Check with Pin clk_r_REG323_S1/CK 
Endpoint:   clk_r_REG323_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.011
- Setup                         0.103
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.308
- Arrival Time                  1.188
= Slack Time                    0.119
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.019
     = Beginpoint Arrival Time            0.119
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                       |             |           |       |  Time   |   Time   | 
     |-----------------------+-------------+-----------+-------+---------+----------| 
     |                       | reset v     |           |       |   0.119 |    0.239 | 
     | PLACEDFE_OFC216_reset | A v -> Y ^  | INVX4TR   | 0.070 |   0.190 |    0.309 | 
     | PLACEDFE_OFC220_reset | A ^ -> Y v  | INVX4TR   | 0.069 |   0.258 |    0.378 | 
     | PLACEDFE_OFC4_reset   | A v -> Y v  | BUFX3TR   | 0.141 |   0.399 |    0.519 | 
     | PLACEDFE_OFC6_reset   | A v -> Y v  | BUFX4TR   | 0.136 |   0.535 |    0.654 | 
     | U283                  | B v -> Y ^  | NOR2BX1TR | 0.315 |   0.850 |    0.969 | 
     | PLACEDFE_OFC85_n941   | A ^ -> Y ^  | BUFX3TR   | 0.207 |   1.056 |    1.176 | 
     | U1271                 | A1 ^ -> Y ^ | AO22X1TR  | 0.132 |   1.188 |    1.308 | 
     | clk_r_REG323_S1       | D ^         | DFFQX1TR  | 0.000 |   1.188 |    1.308 | 
     +------------------------------------------------------------------------------+ 
Path 226: MET Setup Check with Pin clk_r_REG376_S1/CK 
Endpoint:   clk_r_REG376_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset             (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.004
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.315
- Arrival Time                  1.196
= Slack Time                    0.120
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.043
     = Beginpoint Arrival Time            0.143
     +---------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                               |             |            |       |  Time   |   Time   | 
     |-------------------------------+-------------+------------+-------+---------+----------| 
     |                               | reset ^     |            |       |   0.143 |    0.263 | 
     | PLACEDFE_OFC216_reset         | A ^ -> Y v  | INVX4TR    | 0.049 |   0.193 |    0.312 | 
     | PLACEDFE_OFC217_reset         | A v -> Y v  | CLKBUFX3TR | 0.211 |   0.403 |    0.523 | 
     | PLACEDFE_OFC222_reset         | A v -> Y ^  | CLKINVX2TR | 0.105 |   0.509 |    0.628 | 
     | PLACEDFE_OFC227_reset         | A ^ -> Y v  | CLKINVX4TR | 0.091 |   0.600 |    0.720 | 
     | PLACEDFE_OFC29_FE_DBTN3_reset | A v -> Y v  | BUFX4TR    | 0.128 |   0.728 |    0.847 | 
     | U522                          | B0 v -> Y ^ | OAI21X2TR  | 0.168 |   0.895 |    1.015 | 
     | PLACEDFE_OFC94_n899           | A ^ -> Y v  | INVX2TR    | 0.100 |   0.995 |    1.115 | 
     | U211                          | B0 v -> Y v | AO22X1TR   | 0.201 |   1.196 |    1.315 | 
     | clk_r_REG376_S1               | D v         | DFFQX1TR   | 0.000 |   1.196 |    1.315 | 
     +---------------------------------------------------------------------------------------+ 
Path 227: MET Setup Check with Pin clk_r_REG65_S2/CK 
Endpoint:   clk_r_REG65_S2/D      (^) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_rdb_addr__1_ (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.011
- Setup                         0.066
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.345
- Arrival Time                  1.225
= Slack Time                    0.120
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.057
     = Beginpoint Arrival Time            0.157
     +-----------------------------------------------------------------------------------------------------------+ 
     |               Instance                |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                                       |                         |            |       |  Time   |   Time   | 
     |---------------------------------------+-------------------------+------------+-------+---------+----------| 
     |                                       | pe_in_pk_rdb_addr__1_ ^ |            |       |   0.157 |    0.277 | 
     | PLACEDFE_OCPC231_pe_in_pk_rdb_addr__1 | A ^ -> Y ^              | CLKBUFX2TR | 0.124 |   0.281 |    0.401 | 
     | U255                                  | A ^ -> Y ^              | AND2X2TR   | 0.079 |   0.360 |    0.480 | 
     | U653                                  | B ^ -> Y ^              | AND2X2TR   | 0.296 |   0.656 |    0.776 | 
     | PLACEDFE_OFC79_n155                   | A ^ -> Y v              | CLKINVX2TR | 0.093 |   0.749 |    0.869 | 
     | PLACEDFE_OFC80_n155                   | A v -> Y ^              | INVX2TR    | 0.217 |   0.965 |    1.085 | 
     | U752                                  | A0 ^ -> Y v             | AOI22X1TR  | 0.072 |   1.037 |    1.157 | 
     | U756                                  | B v -> Y ^              | NAND4X1TR  | 0.089 |   1.126 |    1.246 | 
     | U757                                  | B ^ -> Y ^              | AND2X2TR   | 0.098 |   1.225 |    1.345 | 
     | clk_r_REG65_S2                        | D ^                     | DFFHQX2TR  | 0.000 |   1.225 |    1.345 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 228: MET Setup Check with Pin clk_r_REG346_S1/CK 
Endpoint:   clk_r_REG346_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset             (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.013
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.326
- Arrival Time                  1.206
= Slack Time                    0.120
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.043
     = Beginpoint Arrival Time            0.143
     +---------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                               |             |            |       |  Time   |   Time   | 
     |-------------------------------+-------------+------------+-------+---------+----------| 
     |                               | reset ^     |            |       |   0.143 |    0.263 | 
     | PLACEDFE_OFC216_reset         | A ^ -> Y v  | INVX4TR    | 0.049 |   0.193 |    0.313 | 
     | PLACEDFE_OFC217_reset         | A v -> Y v  | CLKBUFX3TR | 0.211 |   0.403 |    0.523 | 
     | PLACEDFE_OFC222_reset         | A v -> Y ^  | CLKINVX2TR | 0.105 |   0.509 |    0.629 | 
     | PLACEDFE_OFC227_reset         | A ^ -> Y v  | CLKINVX4TR | 0.091 |   0.600 |    0.720 | 
     | PLACEDFE_OFC29_FE_DBTN3_reset | A v -> Y v  | BUFX4TR    | 0.128 |   0.728 |    0.848 | 
     | U50                           | B0 v -> Y ^ | OAI21X2TR  | 0.164 |   0.891 |    1.011 | 
     | U1182                         | A ^ -> Y v  | INVX2TR    | 0.110 |   1.001 |    1.121 | 
     | U1314                         | B0 v -> Y v | AO22X1TR   | 0.205 |   1.206 |    1.326 | 
     | clk_r_REG346_S1               | D v         | DFFQX1TR   | 0.000 |   1.206 |    1.326 | 
     +---------------------------------------------------------------------------------------+ 
Path 229: MET Setup Check with Pin clk_r_REG478_S1/CK 
Endpoint:   clk_r_REG478_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset             (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.014
- Setup                         0.086
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.327
- Arrival Time                  1.207
= Slack Time                    0.120
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.043
     = Beginpoint Arrival Time            0.143
     +---------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                               |             |            |       |  Time   |   Time   | 
     |-------------------------------+-------------+------------+-------+---------+----------| 
     |                               | reset ^     |            |       |   0.143 |    0.264 | 
     | PLACEDFE_OFC216_reset         | A ^ -> Y v  | INVX4TR    | 0.049 |   0.193 |    0.313 | 
     | PLACEDFE_OFC217_reset         | A v -> Y v  | CLKBUFX3TR | 0.211 |   0.403 |    0.524 | 
     | PLACEDFE_OFC222_reset         | A v -> Y ^  | CLKINVX2TR | 0.105 |   0.509 |    0.629 | 
     | PLACEDFE_OFC227_reset         | A ^ -> Y v  | CLKINVX4TR | 0.091 |   0.600 |    0.720 | 
     | PLACEDFE_OFC29_FE_DBTN3_reset | A v -> Y v  | BUFX4TR    | 0.128 |   0.728 |    0.848 | 
     | U50                           | B0 v -> Y ^ | OAI21X2TR  | 0.164 |   0.891 |    1.012 | 
     | U1182                         | A ^ -> Y v  | INVX2TR    | 0.110 |   1.001 |    1.122 | 
     | U1407                         | B0 v -> Y v | AO22X1TR   | 0.206 |   1.207 |    1.327 | 
     | clk_r_REG478_S1               | D v         | DFFQX1TR   | 0.000 |   1.207 |    1.327 | 
     +---------------------------------------------------------------------------------------+ 
Path 230: MET Setup Check with Pin clk_r_REG214_S1/CK 
Endpoint:   clk_r_REG214_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset             (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.014
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.327
- Arrival Time                  1.207
= Slack Time                    0.121
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.043
     = Beginpoint Arrival Time            0.143
     +---------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                               |             |            |       |  Time   |   Time   | 
     |-------------------------------+-------------+------------+-------+---------+----------| 
     |                               | reset ^     |            |       |   0.143 |    0.264 | 
     | PLACEDFE_OFC216_reset         | A ^ -> Y v  | INVX4TR    | 0.049 |   0.193 |    0.314 | 
     | PLACEDFE_OFC217_reset         | A v -> Y v  | CLKBUFX3TR | 0.211 |   0.403 |    0.524 | 
     | PLACEDFE_OFC222_reset         | A v -> Y ^  | CLKINVX2TR | 0.105 |   0.509 |    0.630 | 
     | PLACEDFE_OFC227_reset         | A ^ -> Y v  | CLKINVX4TR | 0.091 |   0.600 |    0.721 | 
     | PLACEDFE_OFC29_FE_DBTN3_reset | A v -> Y v  | BUFX4TR    | 0.128 |   0.728 |    0.848 | 
     | U50                           | B0 v -> Y ^ | OAI21X2TR  | 0.164 |   0.891 |    1.012 | 
     | U1182                         | A ^ -> Y v  | INVX2TR    | 0.110 |   1.001 |    1.122 | 
     | U1221                         | B0 v -> Y v | AO22X1TR   | 0.205 |   1.207 |    1.327 | 
     | clk_r_REG214_S1               | D v         | DFFQX1TR   | 0.000 |   1.207 |    1.327 | 
     +---------------------------------------------------------------------------------------+ 
Path 231: MET Setup Check with Pin clk_r_REG470_S1/CK 
Endpoint:   clk_r_REG470_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset             (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.011
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.323
- Arrival Time                  1.201
= Slack Time                    0.121
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.043
     = Beginpoint Arrival Time            0.143
     +---------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                               |             |            |       |  Time   |   Time   | 
     |-------------------------------+-------------+------------+-------+---------+----------| 
     |                               | reset ^     |            |       |   0.143 |    0.264 | 
     | PLACEDFE_OFC216_reset         | A ^ -> Y v  | INVX4TR    | 0.049 |   0.193 |    0.314 | 
     | PLACEDFE_OFC217_reset         | A v -> Y v  | CLKBUFX3TR | 0.211 |   0.403 |    0.524 | 
     | PLACEDFE_OFC222_reset         | A v -> Y ^  | CLKINVX2TR | 0.105 |   0.509 |    0.630 | 
     | PLACEDFE_OFC227_reset         | A ^ -> Y v  | CLKINVX4TR | 0.091 |   0.600 |    0.721 | 
     | PLACEDFE_OFC29_FE_DBTN3_reset | A v -> Y v  | BUFX4TR    | 0.128 |   0.728 |    0.849 | 
     | U104                          | B0 v -> Y ^ | OAI21X2TR  | 0.159 |   0.886 |    1.007 | 
     | U1200                         | A ^ -> Y v  | INVX2TR    | 0.104 |   0.991 |    1.112 | 
     | U1418                         | B0 v -> Y v | AO22X1TR   | 0.211 |   1.201 |    1.323 | 
     | clk_r_REG470_S1               | D v         | DFFQX1TR   | 0.000 |   1.201 |    1.323 | 
     +---------------------------------------------------------------------------------------+ 
Path 232: MET Setup Check with Pin clk_r_REG170_S1/CK 
Endpoint:   clk_r_REG170_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset             (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.013
- Setup                         0.086
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.326
- Arrival Time                  1.205
= Slack Time                    0.121
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.043
     = Beginpoint Arrival Time            0.143
     +---------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                               |             |            |       |  Time   |   Time   | 
     |-------------------------------+-------------+------------+-------+---------+----------| 
     |                               | reset ^     |            |       |   0.143 |    0.265 | 
     | PLACEDFE_OFC216_reset         | A ^ -> Y v  | INVX4TR    | 0.049 |   0.193 |    0.314 | 
     | PLACEDFE_OFC217_reset         | A v -> Y v  | CLKBUFX3TR | 0.211 |   0.403 |    0.525 | 
     | PLACEDFE_OFC222_reset         | A v -> Y ^  | CLKINVX2TR | 0.105 |   0.509 |    0.630 | 
     | PLACEDFE_OFC227_reset         | A ^ -> Y v  | CLKINVX4TR | 0.091 |   0.600 |    0.721 | 
     | PLACEDFE_OFC29_FE_DBTN3_reset | A v -> Y v  | BUFX4TR    | 0.128 |   0.728 |    0.849 | 
     | U50                           | B0 v -> Y ^ | OAI21X2TR  | 0.164 |   0.891 |    1.013 | 
     | U1182                         | A ^ -> Y v  | INVX2TR    | 0.110 |   1.001 |    1.122 | 
     | U1183                         | B0 v -> Y v | AO22X1TR   | 0.204 |   1.205 |    1.326 | 
     | clk_r_REG170_S1               | D v         | DFFQX1TR   | 0.000 |   1.205 |    1.326 | 
     +---------------------------------------------------------------------------------------+ 
Path 233: MET Setup Check with Pin clk_r_REG160_S1/CK 
Endpoint:   clk_r_REG160_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.010
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.323
- Arrival Time                  1.201
= Slack Time                    0.121
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.019
     = Beginpoint Arrival Time            0.119
     +---------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                               |             |            |       |  Time   |   Time   | 
     |-------------------------------+-------------+------------+-------+---------+----------| 
     |                               | reset v     |            |       |   0.119 |    0.241 | 
     | PLACEDFE_OFC216_reset         | A v -> Y ^  | INVX4TR    | 0.070 |   0.190 |    0.311 | 
     | PLACEDFE_OFC217_reset         | A ^ -> Y ^  | CLKBUFX3TR | 0.218 |   0.408 |    0.529 | 
     | PLACEDFE_OFC222_reset         | A ^ -> Y v  | CLKINVX2TR | 0.095 |   0.503 |    0.624 | 
     | PLACEDFE_OFC227_reset         | A v -> Y ^  | CLKINVX4TR | 0.100 |   0.602 |    0.724 | 
     | PLACEDFE_OFC29_FE_DBTN3_reset | A ^ -> Y ^  | BUFX4TR    | 0.145 |   0.748 |    0.869 | 
     | U300                          | B0 ^ -> Y v | OAI21X1TR  | 0.067 |   0.814 |    0.936 | 
     | PLACEDFE_OFC191_n928          | A v -> Y ^  | INVX2TR    | 0.167 |   0.981 |    1.103 | 
     | PLACEDFE_OFC192_n928          | A ^ -> Y v  | CLKINVX2TR | 0.061 |   1.043 |    1.164 | 
     | U579                          | A0 v -> Y v | AO22X1TR   | 0.159 |   1.201 |    1.323 | 
     | clk_r_REG160_S1               | D v         | DFFQX1TR   | 0.000 |   1.201 |    1.323 | 
     +---------------------------------------------------------------------------------------+ 
Path 234: MET Setup Check with Pin PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG68_
S3/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG68_S3/D  (^) checked with 
leading edge of 'clk'
Beginpoint: PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG132_S1/Q (^) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.003
- Setup                         0.107
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.297
- Arrival Time                  1.175
= Slack Time                    0.122
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.003
     = Beginpoint Arrival Time       0.003
     +-----------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc     |    Cell     | Delay | Arrival | Required | 
     |                                                  |             |             |       |  Time   |   Time   | 
     |--------------------------------------------------+-------------+-------------+-------+---------+----------| 
     | PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG132_S1 | CK ^        |             |       |   0.003 |    0.125 | 
     | PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG132_S1 | CK ^ -> Q ^ | DFFQX1TR    | 0.294 |   0.298 |    0.420 | 
     | U293                                             | A ^ -> Y v  | CLKXOR2X4TR | 0.214 |   0.512 |    0.634 | 
     | U190                                             | B v -> Y ^  | NAND2X4TR   | 0.122 |   0.634 |    0.756 | 
     | U432                                             | A0 ^ -> Y v | OAI22X1TR   | 0.084 |   0.718 |    0.840 | 
     | U355                                             | B v -> S v  | ADDHX1TR    | 0.098 |   0.815 |    0.937 | 
     | U354                                             | A v -> Y v  | OR2X2TR     | 0.124 |   0.939 |    1.061 | 
     | U816                                             | A1 v -> Y ^ | AOI21X2TR   | 0.103 |   1.042 |    1.164 | 
     | U535                                             | A ^ -> Y v  | CLKINVX2TR  | 0.054 |   1.096 |    1.218 | 
     | U438                                             | A0 v -> Y ^ | AOI21X1TR   | 0.079 |   1.175 |    1.297 | 
     | PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG68_S3  | D ^         | DFFQX1TR    | 0.000 |   1.175 |    1.297 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 235: MET Setup Check with Pin clk_r_REG434_S1/CK 
Endpoint:   clk_r_REG434_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset             (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.013
- Setup                         0.086
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.326
- Arrival Time                  1.204
= Slack Time                    0.122
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.043
     = Beginpoint Arrival Time            0.143
     +---------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                               |             |            |       |  Time   |   Time   | 
     |-------------------------------+-------------+------------+-------+---------+----------| 
     |                               | reset ^     |            |       |   0.143 |    0.265 | 
     | PLACEDFE_OFC216_reset         | A ^ -> Y v  | INVX4TR    | 0.049 |   0.193 |    0.315 | 
     | PLACEDFE_OFC217_reset         | A v -> Y v  | CLKBUFX3TR | 0.211 |   0.403 |    0.525 | 
     | PLACEDFE_OFC222_reset         | A v -> Y ^  | CLKINVX2TR | 0.105 |   0.509 |    0.631 | 
     | PLACEDFE_OFC227_reset         | A ^ -> Y v  | CLKINVX4TR | 0.091 |   0.600 |    0.722 | 
     | PLACEDFE_OFC29_FE_DBTN3_reset | A v -> Y v  | BUFX4TR    | 0.128 |   0.728 |    0.850 | 
     | U50                           | B0 v -> Y ^ | OAI21X2TR  | 0.164 |   0.891 |    1.013 | 
     | U1182                         | A ^ -> Y v  | INVX2TR    | 0.110 |   1.001 |    1.123 | 
     | U1376                         | B0 v -> Y v | AO22X1TR   | 0.203 |   1.204 |    1.326 | 
     | clk_r_REG434_S1               | D v         | DFFQX1TR   | 0.000 |   1.204 |    1.326 | 
     +---------------------------------------------------------------------------------------+ 
Path 236: MET Setup Check with Pin PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG94_
S2/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG94_S2/D (^) checked with  
leading edge of 'clk'
Beginpoint: clk_r_REG472_S2/Q                                 (v) triggered by  
leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.001
- Setup                         0.101
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.300
- Arrival Time                  1.178
= Slack Time                    0.122
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.010
     = Beginpoint Arrival Time       0.010
     +----------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc      |    Cell    | Delay | Arrival | Required | 
     |                                                 |              |            |       |  Time   |   Time   | 
     |-------------------------------------------------+--------------+------------+-------+---------+----------| 
     | clk_r_REG472_S2                                 | CK ^         |            |       |   0.010 |    0.133 | 
     | clk_r_REG472_S2                                 | CK ^ -> Q v  | DFFQX1TR   | 0.282 |   0.293 |    0.415 | 
     | U782                                            | B1 v -> Y v  | AO22X4TR   | 0.182 |   0.474 |    0.596 | 
     | U999                                            | AN v -> Y v  | NAND2BX1TR | 0.126 |   0.600 |    0.722 | 
     | U371                                            | B1 v -> Y ^  | OAI22X1TR  | 0.163 |   0.763 |    0.886 | 
     | U499                                            | B ^ -> CO ^  | CMPR22X2TR | 0.114 |   0.877 |    1.000 | 
     | U1095                                           | CI ^ -> S v  | ADDFHX4TR  | 0.130 |   1.008 |    1.130 | 
     | U1097                                           | CI v -> CO v | ADDFHX2TR  | 0.118 |   1.126 |    1.248 | 
     | U581                                            | B v -> Y ^   | NAND2X1TR  | 0.052 |   1.178 |    1.300 | 
     | PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG94_S2 | D ^          | DFFQX1TR   | 0.000 |   1.178 |    1.300 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 237: MET Setup Check with Pin clk_r_REG165_S2/CK 
Endpoint:   clk_r_REG165_S2/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_rdb_addr__2_ (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.010
- Setup                         0.094
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.316
- Arrival Time                  1.194
= Slack Time                    0.123
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.052
     = Beginpoint Arrival Time            0.152
     +-----------------------------------------------------------------------------------------------------------+ 
     |               Instance                |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                                       |                         |            |       |  Time   |   Time   | 
     |---------------------------------------+-------------------------+------------+-------+---------+----------| 
     |                                       | pe_in_pk_rdb_addr__2_ ^ |            |       |   0.152 |    0.275 | 
     | PLACEDFE_OCPC232_pe_in_pk_rdb_addr__2 | A ^ -> Y ^              | CLKBUFX2TR | 0.118 |   0.271 |    0.393 | 
     | U649                                  | B ^ -> Y v              | NOR3X1TR   | 0.045 |   0.315 |    0.438 | 
     | PLACEDFE_OFC165_n153                  | A v -> Y v              | CLKBUFX2TR | 0.288 |   0.604 |    0.726 | 
     | PLACEDFE_OFC166_n153                  | A v -> Y v              | CLKBUFX2TR | 0.296 |   0.900 |    1.022 | 
     | U1534                                 | A0 v -> Y ^             | AOI22X1TR  | 0.227 |   1.127 |    1.249 | 
     | U1538                                 | A ^ -> Y v              | NAND4X1TR  | 0.067 |   1.194 |    1.316 | 
     | clk_r_REG165_S2                       | D v                     | DFFQX1TR   | 0.000 |   1.194 |    1.316 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 238: MET Setup Check with Pin clk_r_REG464_S1/CK 
Endpoint:   clk_r_REG464_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset             (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.009
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.323
- Arrival Time                  1.200
= Slack Time                    0.123
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.043
     = Beginpoint Arrival Time            0.143
     +---------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                               |             |            |       |  Time   |   Time   | 
     |-------------------------------+-------------+------------+-------+---------+----------| 
     |                               | reset ^     |            |       |   0.143 |    0.266 | 
     | PLACEDFE_OFC216_reset         | A ^ -> Y v  | INVX4TR    | 0.049 |   0.193 |    0.315 | 
     | PLACEDFE_OFC217_reset         | A v -> Y v  | CLKBUFX3TR | 0.211 |   0.403 |    0.526 | 
     | PLACEDFE_OFC222_reset         | A v -> Y ^  | CLKINVX2TR | 0.105 |   0.509 |    0.632 | 
     | PLACEDFE_OFC227_reset         | A ^ -> Y v  | CLKINVX4TR | 0.091 |   0.600 |    0.723 | 
     | PLACEDFE_OFC29_FE_DBTN3_reset | A v -> Y v  | BUFX4TR    | 0.128 |   0.728 |    0.850 | 
     | U522                          | B0 v -> Y ^ | OAI21X2TR  | 0.168 |   0.895 |    1.018 | 
     | PLACEDFE_OFC94_n899           | A ^ -> Y v  | INVX2TR    | 0.100 |   0.995 |    1.118 | 
     | U550                          | B0 v -> Y v | AO22X1TR   | 0.205 |   1.200 |    1.323 | 
     | clk_r_REG464_S1               | D v         | DFFQX1TR   | 0.000 |   1.200 |    1.323 | 
     +---------------------------------------------------------------------------------------+ 
Path 239: MET Setup Check with Pin clk_r_REG424_S1/CK 
Endpoint:   clk_r_REG424_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.010
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.323
- Arrival Time                  1.199
= Slack Time                    0.124
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.019
     = Beginpoint Arrival Time            0.119
     +---------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                               |             |            |       |  Time   |   Time   | 
     |-------------------------------+-------------+------------+-------+---------+----------| 
     |                               | reset v     |            |       |   0.119 |    0.243 | 
     | PLACEDFE_OFC216_reset         | A v -> Y ^  | INVX4TR    | 0.070 |   0.190 |    0.313 | 
     | PLACEDFE_OFC217_reset         | A ^ -> Y ^  | CLKBUFX3TR | 0.218 |   0.408 |    0.532 | 
     | PLACEDFE_OFC222_reset         | A ^ -> Y v  | CLKINVX2TR | 0.095 |   0.503 |    0.627 | 
     | PLACEDFE_OFC227_reset         | A v -> Y ^  | CLKINVX4TR | 0.100 |   0.602 |    0.726 | 
     | PLACEDFE_OFC29_FE_DBTN3_reset | A ^ -> Y ^  | BUFX4TR    | 0.145 |   0.748 |    0.872 | 
     | U300                          | B0 ^ -> Y v | OAI21X1TR  | 0.067 |   0.814 |    0.938 | 
     | PLACEDFE_OFC191_n928          | A v -> Y ^  | INVX2TR    | 0.167 |   0.981 |    1.105 | 
     | PLACEDFE_OFC192_n928          | A ^ -> Y v  | CLKINVX2TR | 0.061 |   1.043 |    1.166 | 
     | U562                          | A0 v -> Y v | AO22X1TR   | 0.156 |   1.199 |    1.323 | 
     | clk_r_REG424_S1               | D v         | DFFQX1TR   | 0.000 |   1.199 |    1.323 | 
     +---------------------------------------------------------------------------------------+ 
Path 240: MET Setup Check with Pin clk_r_REG525_S2/CK 
Endpoint:   clk_r_REG525_S2/D     (^) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_rdb_addr__0_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.014
- Setup                         0.069
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.345
- Arrival Time                  1.221
= Slack Time                    0.124
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.133
     +---------------------------------------------------------------------------------------+ 
     |     Instance      |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                   |                         |            |       |  Time   |   Time   | 
     |-------------------+-------------------------+------------+-------+---------+----------| 
     |                   | pe_in_pk_rdb_addr__0_ v |            |       |   0.133 |    0.257 | 
     | U290              | A v -> Y ^              | INVX2TR    | 0.096 |   0.228 |    0.352 | 
     | U660              | AN ^ -> Y ^             | NOR3BX1TR  | 0.302 |   0.530 |    0.654 | 
     | PLACEDFE_OFC9_n64 | A ^ -> Y ^              | CLKBUFX2TR | 0.338 |   0.868 |    0.992 | 
     | U1569             | B ^ -> Y v              | NAND3X1TR  | 0.249 |   1.117 |    1.241 | 
     | U1611             | B v -> Y ^              | NOR2BX1TR  | 0.104 |   1.221 |    1.345 | 
     | clk_r_REG525_S2   | D ^                     | DFFHQX2TR  | 0.000 |   1.221 |    1.345 | 
     +---------------------------------------------------------------------------------------+ 
Path 241: MET Setup Check with Pin clk_r_REG325_S1/CK 
Endpoint:   clk_r_REG325_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.012
- Setup                         0.102
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.310
- Arrival Time                  1.186
= Slack Time                    0.124
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.019
     = Beginpoint Arrival Time            0.119
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                       |             |           |       |  Time   |   Time   | 
     |-----------------------+-------------+-----------+-------+---------+----------| 
     |                       | reset v     |           |       |   0.119 |    0.243 | 
     | PLACEDFE_OFC216_reset | A v -> Y ^  | INVX4TR   | 0.070 |   0.190 |    0.314 | 
     | PLACEDFE_OFC220_reset | A ^ -> Y v  | INVX4TR   | 0.069 |   0.258 |    0.382 | 
     | PLACEDFE_OFC4_reset   | A v -> Y v  | BUFX3TR   | 0.141 |   0.399 |    0.523 | 
     | PLACEDFE_OFC6_reset   | A v -> Y v  | BUFX4TR   | 0.136 |   0.535 |    0.659 | 
     | U283                  | B v -> Y ^  | NOR2BX1TR | 0.315 |   0.850 |    0.973 | 
     | PLACEDFE_OFC85_n941   | A ^ -> Y ^  | BUFX3TR   | 0.207 |   1.056 |    1.180 | 
     | U1273                 | A1 ^ -> Y ^ | AO22X1TR  | 0.130 |   1.186 |    1.310 | 
     | clk_r_REG325_S1       | D ^         | DFFQX1TR  | 0.000 |   1.186 |    1.310 | 
     +------------------------------------------------------------------------------+ 
Path 242: MET Setup Check with Pin clk_r_REG247_S2/CK 
Endpoint:   clk_r_REG247_S2/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_rdb_addr__2_ (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.011
- Setup                         0.099
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.312
- Arrival Time                  1.188
= Slack Time                    0.125
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.052
     = Beginpoint Arrival Time            0.152
     +-----------------------------------------------------------------------------------------------------------+ 
     |               Instance                |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                                       |                         |            |       |  Time   |   Time   | 
     |---------------------------------------+-------------------------+------------+-------+---------+----------| 
     |                                       | pe_in_pk_rdb_addr__2_ ^ |            |       |   0.152 |    0.277 | 
     | PLACEDFE_OCPC232_pe_in_pk_rdb_addr__2 | A ^ -> Y ^              | CLKBUFX2TR | 0.118 |   0.271 |    0.395 | 
     | U649                                  | B ^ -> Y v              | NOR3X1TR   | 0.045 |   0.315 |    0.440 | 
     | PLACEDFE_OFC165_n153                  | A v -> Y v              | CLKBUFX2TR | 0.288 |   0.604 |    0.728 | 
     | PLACEDFE_OFC167_n153                  | A v -> Y v              | CLKBUFX2TR | 0.273 |   0.876 |    1.001 | 
     | U1663                                 | A0 v -> Y ^             | AOI22X1TR  | 0.227 |   1.103 |    1.228 | 
     | U1667                                 | A ^ -> Y v              | NAND4X1TR  | 0.084 |   1.187 |    1.312 | 
     | clk_r_REG247_S2                       | D v                     | DFFQX1TR   | 0.000 |   1.188 |    1.312 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 243: MET Setup Check with Pin PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG92_
S2/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG92_S2/D (v) checked with  
leading edge of 'clk'
Beginpoint: clk_r_REG472_S2/Q                                 (v) triggered by  
leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.002
- Setup                         0.083
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.319
- Arrival Time                  1.193
= Slack Time                    0.125
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.010
     = Beginpoint Arrival Time       0.010
     +---------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                 |             |            |       |  Time   |   Time   | 
     |-------------------------------------------------+-------------+------------+-------+---------+----------| 
     | clk_r_REG472_S2                                 | CK ^        |            |       |   0.010 |    0.136 | 
     | clk_r_REG472_S2                                 | CK ^ -> Q v | DFFQX1TR   | 0.282 |   0.293 |    0.418 | 
     | U782                                            | B1 v -> Y v | AO22X4TR   | 0.182 |   0.474 |    0.599 | 
     | U999                                            | AN v -> Y v | NAND2BX1TR | 0.126 |   0.600 |    0.725 | 
     | U371                                            | B1 v -> Y ^ | OAI22X1TR  | 0.163 |   0.763 |    0.889 | 
     | U499                                            | B ^ -> CO ^ | CMPR22X2TR | 0.114 |   0.877 |    1.003 | 
     | U1095                                           | CI ^ -> S v | ADDFHX4TR  | 0.130 |   1.008 |    1.133 | 
     | U1097                                           | CI v -> S ^ | ADDFHX2TR  | 0.155 |   1.163 |    1.288 | 
     | U1100                                           | A ^ -> Y v  | NAND2X1TR  | 0.030 |   1.193 |    1.319 | 
     | PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG92_S2 | D v         | DFFQX1TR   | 0.000 |   1.193 |    1.319 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 244: MET Setup Check with Pin clk_r_REG329_S1/CK 
Endpoint:   clk_r_REG329_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.011
- Setup                         0.102
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.309
- Arrival Time                  1.184
= Slack Time                    0.126
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.019
     = Beginpoint Arrival Time            0.119
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                       |             |           |       |  Time   |   Time   | 
     |-----------------------+-------------+-----------+-------+---------+----------| 
     |                       | reset v     |           |       |   0.119 |    0.245 | 
     | PLACEDFE_OFC216_reset | A v -> Y ^  | INVX4TR   | 0.070 |   0.190 |    0.315 | 
     | PLACEDFE_OFC220_reset | A ^ -> Y v  | INVX4TR   | 0.069 |   0.258 |    0.384 | 
     | PLACEDFE_OFC4_reset   | A v -> Y v  | BUFX3TR   | 0.141 |   0.399 |    0.525 | 
     | PLACEDFE_OFC6_reset   | A v -> Y v  | BUFX4TR   | 0.136 |   0.535 |    0.660 | 
     | U283                  | B v -> Y ^  | NOR2BX1TR | 0.315 |   0.850 |    0.975 | 
     | PLACEDFE_OFC85_n941   | A ^ -> Y ^  | BUFX3TR   | 0.207 |   1.056 |    1.182 | 
     | U1277                 | A1 ^ -> Y ^ | AO22X1TR  | 0.127 |   1.184 |    1.309 | 
     | clk_r_REG329_S1       | D ^         | DFFQX1TR  | 0.000 |   1.184 |    1.309 | 
     +------------------------------------------------------------------------------+ 
Path 245: MET Setup Check with Pin clk_r_REG244_S1/CK 
Endpoint:   clk_r_REG244_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset             (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.010
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.324
- Arrival Time                  1.198
= Slack Time                    0.126
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.043
     = Beginpoint Arrival Time            0.143
     +---------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                               |             |            |       |  Time   |   Time   | 
     |-------------------------------+-------------+------------+-------+---------+----------| 
     |                               | reset ^     |            |       |   0.143 |    0.269 | 
     | PLACEDFE_OFC216_reset         | A ^ -> Y v  | INVX4TR    | 0.049 |   0.193 |    0.319 | 
     | PLACEDFE_OFC217_reset         | A v -> Y v  | CLKBUFX3TR | 0.211 |   0.403 |    0.530 | 
     | PLACEDFE_OFC222_reset         | A v -> Y ^  | CLKINVX2TR | 0.105 |   0.509 |    0.635 | 
     | PLACEDFE_OFC227_reset         | A ^ -> Y v  | CLKINVX4TR | 0.091 |   0.600 |    0.726 | 
     | PLACEDFE_OFC29_FE_DBTN3_reset | A v -> Y v  | BUFX4TR    | 0.128 |   0.728 |    0.854 | 
     | U522                          | B0 v -> Y ^ | OAI21X2TR  | 0.168 |   0.895 |    1.021 | 
     | PLACEDFE_OFC94_n899           | A ^ -> Y v  | INVX2TR    | 0.100 |   0.995 |    1.121 | 
     | U546                          | B0 v -> Y v | AO22X1TR   | 0.203 |   1.198 |    1.324 | 
     | clk_r_REG244_S1               | D v         | DFFQX1TR   | 0.000 |   1.198 |    1.324 | 
     +---------------------------------------------------------------------------------------+ 
Path 246: MET Setup Check with Pin clk_r_REG324_S1/CK 
Endpoint:   clk_r_REG324_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.011
- Setup                         0.102
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.309
- Arrival Time                  1.182
= Slack Time                    0.127
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.019
     = Beginpoint Arrival Time            0.119
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                       |             |           |       |  Time   |   Time   | 
     |-----------------------+-------------+-----------+-------+---------+----------| 
     |                       | reset v     |           |       |   0.119 |    0.246 | 
     | PLACEDFE_OFC216_reset | A v -> Y ^  | INVX4TR   | 0.070 |   0.190 |    0.317 | 
     | PLACEDFE_OFC220_reset | A ^ -> Y v  | INVX4TR   | 0.069 |   0.258 |    0.385 | 
     | PLACEDFE_OFC4_reset   | A v -> Y v  | BUFX3TR   | 0.141 |   0.399 |    0.526 | 
     | PLACEDFE_OFC6_reset   | A v -> Y v  | BUFX4TR   | 0.136 |   0.535 |    0.662 | 
     | U283                  | B v -> Y ^  | NOR2BX1TR | 0.315 |   0.850 |    0.976 | 
     | PLACEDFE_OFC85_n941   | A ^ -> Y ^  | BUFX3TR   | 0.207 |   1.056 |    1.183 | 
     | U1272                 | A1 ^ -> Y ^ | AO22X1TR  | 0.126 |   1.182 |    1.309 | 
     | clk_r_REG324_S1       | D ^         | DFFQX1TR  | 0.000 |   1.182 |    1.309 | 
     +------------------------------------------------------------------------------+ 
Path 247: MET Setup Check with Pin clk_r_REG354_S1/CK 
Endpoint:   clk_r_REG354_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.012
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.325
- Arrival Time                  1.198
= Slack Time                    0.127
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.019
     = Beginpoint Arrival Time            0.119
     +---------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                               |             |            |       |  Time   |   Time   | 
     |-------------------------------+-------------+------------+-------+---------+----------| 
     |                               | reset v     |            |       |   0.119 |    0.246 | 
     | PLACEDFE_OFC216_reset         | A v -> Y ^  | INVX4TR    | 0.070 |   0.190 |    0.317 | 
     | PLACEDFE_OFC217_reset         | A ^ -> Y ^  | CLKBUFX3TR | 0.218 |   0.408 |    0.535 | 
     | PLACEDFE_OFC31_FE_DBTN3_reset | A ^ -> Y ^  | CLKBUFX2TR | 0.268 |   0.676 |    0.803 | 
     | U1192                         | B0 ^ -> Y v | OAI21X1TR  | 0.075 |   0.751 |    0.878 | 
     | PLACEDFE_OFC107_n920          | A v -> Y ^  | INVX2TR    | 0.184 |   0.935 |    1.062 | 
     | PLACEDFE_OFC110_n920          | A ^ -> Y v  | CLKINVX2TR | 0.102 |   1.037 |    1.164 | 
     | U1320                         | A0 v -> Y v | AO22X1TR   | 0.162 |   1.198 |    1.325 | 
     | clk_r_REG354_S1               | D v         | DFFQX1TR   | 0.000 |   1.198 |    1.325 | 
     +---------------------------------------------------------------------------------------+ 
Path 248: MET Setup Check with Pin clk_r_REG316_S2/CK 
Endpoint:   clk_r_REG316_S2/D     (^) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_rdb_addr__1_ (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.014
- Setup                         0.123
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.291
- Arrival Time                  1.164
= Slack Time                    0.127
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.057
     = Beginpoint Arrival Time            0.157
     +------------------------------------------------------------------------------------------+ 
     |       Instance       |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                      |                         |            |       |  Time   |   Time   | 
     |----------------------+-------------------------+------------+-------+---------+----------| 
     |                      | pe_in_pk_rdb_addr__1_ ^ |            |       |   0.157 |    0.284 | 
     | U291                 | A ^ -> Y v              | INVX2TR    | 0.053 |   0.210 |    0.337 | 
     | U657                 | C v -> Y ^              | NOR3X1TR   | 0.156 |   0.366 |    0.493 | 
     | PLACEDFE_OFC113_n157 | A ^ -> Y ^              | CLKBUFX2TR | 0.203 |   0.569 |    0.696 | 
     | PLACEDFE_OFC114_n157 | A ^ -> Y v              | CLKINVX2TR | 0.118 |   0.688 |    0.815 | 
     | PLACEDFE_OFC116_n157 | A v -> Y ^              | INVX4TR    | 0.178 |   0.866 |    0.993 | 
     | U1593                | A0 ^ -> Y v             | AOI22X1TR  | 0.092 |   0.958 |    1.085 | 
     | U1595                | C v -> Y ^              | NAND4X1TR  | 0.206 |   1.164 |    1.291 | 
     | clk_r_REG316_S2      | D ^                     | DFFQX1TR   | 0.000 |   1.164 |    1.291 | 
     +------------------------------------------------------------------------------------------+ 
Path 249: MET Setup Check with Pin clk_r_REG390_S1/CK 
Endpoint:   clk_r_REG390_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset             (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.014
- Setup                         0.086
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.328
- Arrival Time                  1.201
= Slack Time                    0.127
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.043
     = Beginpoint Arrival Time            0.143
     +---------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                               |             |            |       |  Time   |   Time   | 
     |-------------------------------+-------------+------------+-------+---------+----------| 
     |                               | reset ^     |            |       |   0.143 |    0.271 | 
     | PLACEDFE_OFC216_reset         | A ^ -> Y v  | INVX4TR    | 0.049 |   0.193 |    0.320 | 
     | PLACEDFE_OFC217_reset         | A v -> Y v  | CLKBUFX3TR | 0.211 |   0.403 |    0.531 | 
     | PLACEDFE_OFC222_reset         | A v -> Y ^  | CLKINVX2TR | 0.105 |   0.509 |    0.636 | 
     | PLACEDFE_OFC227_reset         | A ^ -> Y v  | CLKINVX4TR | 0.091 |   0.600 |    0.727 | 
     | PLACEDFE_OFC29_FE_DBTN3_reset | A v -> Y v  | BUFX4TR    | 0.128 |   0.728 |    0.855 | 
     | U50                           | B0 v -> Y ^ | OAI21X2TR  | 0.164 |   0.891 |    1.019 | 
     | U1182                         | A ^ -> Y v  | INVX2TR    | 0.110 |   1.001 |    1.128 | 
     | U1345                         | B0 v -> Y v | AO22X1TR   | 0.200 |   1.201 |    1.328 | 
     | clk_r_REG390_S1               | D v         | DFFQX1TR   | 0.000 |   1.201 |    1.328 | 
     +---------------------------------------------------------------------------------------+ 
Path 250: MET Setup Check with Pin clk_r_REG408_S1/CK 
Endpoint:   clk_r_REG408_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__2_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.012
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.324
- Arrival Time                  1.196
= Slack Time                    0.128
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.036
     = Beginpoint Arrival Time            0.136
     +------------------------------------------------------------------------------------+ 
     |    Instance     |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                 |                         |           |       |  Time   |   Time   | 
     |-----------------+-------------------------+-----------+-------+---------+----------| 
     |                 | pe_in_pk_wrb_addr__2_ v |           |       |   0.136 |    0.264 | 
     | U174            | A v -> Y ^              | INVX2TR   | 0.097 |   0.233 |    0.361 | 
     | U1145           | C ^ -> Y v              | NAND3X1TR | 0.063 |   0.297 |    0.424 | 
     | U1146           | A v -> Y ^              | NAND2X2TR | 0.092 |   0.389 |    0.517 | 
     | U634            | A ^ -> Y v              | NAND2X1TR | 0.177 |   0.566 |    0.693 | 
     | U53             | A1 v -> Y ^             | OAI21X2TR | 0.294 |   0.860 |    0.988 | 
     | U237            | A ^ -> Y v              | INVX2TR   | 0.120 |   0.980 |    1.107 | 
     | U1330           | B0 v -> Y v             | AO22X1TR  | 0.216 |   1.196 |    1.324 | 
     | clk_r_REG408_S1 | D v                     | DFFQX1TR  | 0.000 |   1.196 |    1.324 | 
     +------------------------------------------------------------------------------------+ 
Path 251: MET Setup Check with Pin clk_r_REG272_S2/CK 
Endpoint:   clk_r_REG272_S2/D     (^) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_rdb_addr__1_ (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.014
- Setup                         0.119
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.295
- Arrival Time                  1.167
= Slack Time                    0.128
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.057
     = Beginpoint Arrival Time            0.157
     +------------------------------------------------------------------------------------------+ 
     |       Instance       |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                      |                         |            |       |  Time   |   Time   | 
     |----------------------+-------------------------+------------+-------+---------+----------| 
     |                      | pe_in_pk_rdb_addr__1_ ^ |            |       |   0.157 |    0.285 | 
     | U291                 | A ^ -> Y v              | INVX2TR    | 0.053 |   0.210 |    0.338 | 
     | U657                 | C v -> Y ^              | NOR3X1TR   | 0.156 |   0.366 |    0.494 | 
     | PLACEDFE_OFC113_n157 | A ^ -> Y ^              | CLKBUFX2TR | 0.203 |   0.569 |    0.697 | 
     | PLACEDFE_OFC114_n157 | A ^ -> Y v              | CLKINVX2TR | 0.118 |   0.688 |    0.816 | 
     | PLACEDFE_OFC116_n157 | A v -> Y ^              | INVX4TR    | 0.178 |   0.866 |    0.994 | 
     | U1588                | A0 ^ -> Y v             | AOI22X1TR  | 0.073 |   0.939 |    1.066 | 
     | U1590                | C v -> Y ^              | NAND4X1TR  | 0.228 |   1.167 |    1.294 | 
     | clk_r_REG272_S2      | D ^                     | DFFQX1TR   | 0.001 |   1.167 |    1.295 | 
     +------------------------------------------------------------------------------------------+ 
Path 252: MET Setup Check with Pin clk_r_REG35_S1/CK 
Endpoint:   clk_r_REG35_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: reset            (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.004
- Setup                         0.105
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.299
- Arrival Time                  1.171
= Slack Time                    0.128
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.019
     = Beginpoint Arrival Time            0.119
     +-------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+---------+----------| 
     |                       | reset v     |            |       |   0.119 |    0.248 | 
     | PLACEDFE_OFC216_reset | A v -> Y ^  | INVX4TR    | 0.070 |   0.190 |    0.318 | 
     | PLACEDFE_OFC220_reset | A ^ -> Y v  | INVX4TR    | 0.069 |   0.258 |    0.387 | 
     | PLACEDFE_OFC225_reset | A v -> Y ^  | CLKINVX2TR | 0.129 |   0.388 |    0.516 | 
     | PLACEDFE_OFC229_reset | A ^ -> Y v  | CLKINVX2TR | 0.123 |   0.511 |    0.639 | 
     | U358                  | B v -> Y ^  | NOR2BX1TR  | 0.186 |   0.697 |    0.825 | 
     | U823                  | A ^ -> CO ^ | ADDHX1TR   | 0.127 |   0.823 |    0.952 | 
     | U818                  | B ^ -> S v  | ADDFX2TR   | 0.276 |   1.099 |    1.227 | 
     | U824                  | A v -> Y ^  | NOR2X1TR   | 0.072 |   1.171 |    1.299 | 
     | clk_r_REG35_S1        | D ^         | DFFQX1TR   | 0.000 |   1.171 |    1.299 | 
     +-------------------------------------------------------------------------------+ 
Path 253: MET Setup Check with Pin clk_r_REG310_S1/CK 
Endpoint:   clk_r_REG310_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.012
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.325
- Arrival Time                  1.197
= Slack Time                    0.128
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.019
     = Beginpoint Arrival Time            0.119
     +---------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                               |             |            |       |  Time   |   Time   | 
     |-------------------------------+-------------+------------+-------+---------+----------| 
     |                               | reset v     |            |       |   0.119 |    0.248 | 
     | PLACEDFE_OFC216_reset         | A v -> Y ^  | INVX4TR    | 0.070 |   0.190 |    0.318 | 
     | PLACEDFE_OFC217_reset         | A ^ -> Y ^  | CLKBUFX3TR | 0.218 |   0.408 |    0.536 | 
     | PLACEDFE_OFC31_FE_DBTN3_reset | A ^ -> Y ^  | CLKBUFX2TR | 0.268 |   0.676 |    0.804 | 
     | U1192                         | B0 ^ -> Y v | OAI21X1TR  | 0.075 |   0.751 |    0.880 | 
     | PLACEDFE_OFC107_n920          | A v -> Y ^  | INVX2TR    | 0.184 |   0.935 |    1.063 | 
     | PLACEDFE_OFC110_n920          | A ^ -> Y v  | CLKINVX2TR | 0.102 |   1.037 |    1.165 | 
     | U1289                         | A0 v -> Y v | AO22X1TR   | 0.161 |   1.197 |    1.325 | 
     | clk_r_REG310_S1               | D v         | DFFQX1TR   | 0.000 |   1.197 |    1.325 | 
     +---------------------------------------------------------------------------------------+ 
Path 254: MET Setup Check with Pin clk_r_REG80_S1/CK 
Endpoint:   clk_r_REG80_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset            (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.011
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.323
- Arrival Time                  1.195
= Slack Time                    0.128
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.043
     = Beginpoint Arrival Time            0.143
     +---------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                               |             |            |       |  Time   |   Time   | 
     |-------------------------------+-------------+------------+-------+---------+----------| 
     |                               | reset ^     |            |       |   0.143 |    0.272 | 
     | PLACEDFE_OFC216_reset         | A ^ -> Y v  | INVX4TR    | 0.049 |   0.193 |    0.321 | 
     | PLACEDFE_OFC217_reset         | A v -> Y v  | CLKBUFX3TR | 0.211 |   0.403 |    0.532 | 
     | PLACEDFE_OFC222_reset         | A v -> Y ^  | CLKINVX2TR | 0.105 |   0.509 |    0.637 | 
     | PLACEDFE_OFC227_reset         | A ^ -> Y v  | CLKINVX4TR | 0.091 |   0.600 |    0.728 | 
     | PLACEDFE_OFC29_FE_DBTN3_reset | A v -> Y v  | BUFX4TR    | 0.128 |   0.728 |    0.856 | 
     | U104                          | B0 v -> Y ^ | OAI21X2TR  | 0.159 |   0.886 |    1.014 | 
     | U1200                         | A ^ -> Y v  | INVX2TR    | 0.104 |   0.991 |    1.119 | 
     | U1421                         | B0 v -> Y v | AO22X1TR   | 0.204 |   1.195 |    1.323 | 
     | clk_r_REG80_S1                | D v         | DFFQX1TR   | 0.000 |   1.195 |    1.323 | 
     +---------------------------------------------------------------------------------------+ 
Path 255: MET Setup Check with Pin clk_r_REG307_S1/CK 
Endpoint:   clk_r_REG307_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.012
- Setup                         0.102
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.310
- Arrival Time                  1.181
= Slack Time                    0.129
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.019
     = Beginpoint Arrival Time            0.119
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                       |             |           |       |  Time   |   Time   | 
     |-----------------------+-------------+-----------+-------+---------+----------| 
     |                       | reset v     |           |       |   0.119 |    0.248 | 
     | PLACEDFE_OFC216_reset | A v -> Y ^  | INVX4TR   | 0.070 |   0.190 |    0.319 | 
     | PLACEDFE_OFC220_reset | A ^ -> Y v  | INVX4TR   | 0.069 |   0.258 |    0.387 | 
     | PLACEDFE_OFC4_reset   | A v -> Y v  | BUFX3TR   | 0.141 |   0.399 |    0.528 | 
     | PLACEDFE_OFC6_reset   | A v -> Y v  | BUFX4TR   | 0.136 |   0.535 |    0.664 | 
     | U283                  | B v -> Y ^  | NOR2BX1TR | 0.315 |   0.850 |    0.978 | 
     | PLACEDFE_OFC85_n941   | A ^ -> Y ^  | BUFX3TR   | 0.207 |   1.056 |    1.185 | 
     | U1286                 | A1 ^ -> Y ^ | AO22X1TR  | 0.125 |   1.181 |    1.310 | 
     | clk_r_REG307_S1       | D ^         | DFFQX1TR  | 0.000 |   1.181 |    1.310 | 
     +------------------------------------------------------------------------------+ 
Path 256: MET Setup Check with Pin clk_r_REG232_S1/CK 
Endpoint:   clk_r_REG232_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__2_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.012
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.324
- Arrival Time                  1.195
= Slack Time                    0.129
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.036
     = Beginpoint Arrival Time            0.136
     +------------------------------------------------------------------------------------+ 
     |    Instance     |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                 |                         |           |       |  Time   |   Time   | 
     |-----------------+-------------------------+-----------+-------+---------+----------| 
     |                 | pe_in_pk_wrb_addr__2_ v |           |       |   0.136 |    0.266 | 
     | U174            | A v -> Y ^              | INVX2TR   | 0.097 |   0.233 |    0.363 | 
     | U1145           | C ^ -> Y v              | NAND3X1TR | 0.063 |   0.297 |    0.426 | 
     | U1146           | A v -> Y ^              | NAND2X2TR | 0.092 |   0.389 |    0.518 | 
     | U634            | A ^ -> Y v              | NAND2X1TR | 0.177 |   0.566 |    0.695 | 
     | U53             | A1 v -> Y ^             | OAI21X2TR | 0.294 |   0.860 |    0.990 | 
     | U237            | A ^ -> Y v              | INVX2TR   | 0.120 |   0.980 |    1.109 | 
     | U1206           | B0 v -> Y v             | AO22X1TR  | 0.215 |   1.195 |    1.324 | 
     | clk_r_REG232_S1 | D v                     | DFFQX1TR  | 0.000 |   1.195 |    1.324 | 
     +------------------------------------------------------------------------------------+ 
Path 257: MET Setup Check with Pin clk_r_REG473_S2/CK 
Endpoint:   clk_r_REG473_S2/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_rdb_addr__2_ (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.009
- Setup                         0.099
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.310
- Arrival Time                  1.181
= Slack Time                    0.129
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.052
     = Beginpoint Arrival Time            0.152
     +-----------------------------------------------------------------------------------------------------------+ 
     |               Instance                |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                                       |                         |            |       |  Time   |   Time   | 
     |---------------------------------------+-------------------------+------------+-------+---------+----------| 
     |                                       | pe_in_pk_rdb_addr__2_ ^ |            |       |   0.152 |    0.282 | 
     | PLACEDFE_OCPC232_pe_in_pk_rdb_addr__2 | A ^ -> Y ^              | CLKBUFX2TR | 0.118 |   0.271 |    0.400 | 
     | U649                                  | B ^ -> Y v              | NOR3X1TR   | 0.045 |   0.315 |    0.445 | 
     | PLACEDFE_OFC165_n153                  | A v -> Y v              | CLKBUFX2TR | 0.288 |   0.604 |    0.733 | 
     | PLACEDFE_OFC166_n153                  | A v -> Y v              | CLKBUFX2TR | 0.296 |   0.900 |    1.029 | 
     | U1571                                 | A0 v -> Y ^             | AOI22X1TR  | 0.184 |   1.083 |    1.213 | 
     | U1575                                 | A ^ -> Y v              | NAND4X1TR  | 0.097 |   1.180 |    1.310 | 
     | clk_r_REG473_S2                       | D v                     | DFFQX1TR   | 0.000 |   1.181 |    1.310 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 258: MET Setup Check with Pin clk_r_REG518_S1/CK 
Endpoint:   clk_r_REG518_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__2_ (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.012
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.326
- Arrival Time                  1.195
= Slack Time                    0.130
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.078
     = Beginpoint Arrival Time            0.178
     +------------------------------------------------------------------------------------------+ 
     |       Instance       |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                      |                         |            |       |  Time   |   Time   | 
     |----------------------+-------------------------+------------+-------+---------+----------| 
     |                      | pe_in_pk_wrb_addr__2_ ^ |            |       |   0.178 |    0.308 | 
     | U174                 | A ^ -> Y v              | INVX2TR    | 0.072 |   0.250 |    0.381 | 
     | U377                 | B v -> Y v              | OR3X1TR    | 0.294 |   0.544 |    0.675 | 
     | U102                 | A0 v -> Y ^             | OAI21X2TR  | 0.255 |   0.799 |    0.930 | 
     | PLACEDFE_OFC125_n914 | A ^ -> Y v              | CLKINVX2TR | 0.173 |   0.972 |    1.103 | 
     | U1427                | B0 v -> Y v             | AO22X1TR   | 0.223 |   1.195 |    1.326 | 
     | clk_r_REG518_S1      | D v                     | DFFQX1TR   | 0.000 |   1.195 |    1.326 | 
     +------------------------------------------------------------------------------------------+ 
Path 259: MET Setup Check with Pin clk_r_REG330_S1/CK 
Endpoint:   clk_r_REG330_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.012
- Setup                         0.102
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.310
- Arrival Time                  1.179
= Slack Time                    0.130
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.019
     = Beginpoint Arrival Time            0.119
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                       |             |           |       |  Time   |   Time   | 
     |-----------------------+-------------+-----------+-------+---------+----------| 
     |                       | reset v     |           |       |   0.119 |    0.250 | 
     | PLACEDFE_OFC216_reset | A v -> Y ^  | INVX4TR   | 0.070 |   0.190 |    0.320 | 
     | PLACEDFE_OFC220_reset | A ^ -> Y v  | INVX4TR   | 0.069 |   0.258 |    0.389 | 
     | PLACEDFE_OFC4_reset   | A v -> Y v  | BUFX3TR   | 0.141 |   0.399 |    0.530 | 
     | PLACEDFE_OFC6_reset   | A v -> Y v  | BUFX4TR   | 0.136 |   0.535 |    0.665 | 
     | U283                  | B v -> Y ^  | NOR2BX1TR | 0.315 |   0.850 |    0.980 | 
     | PLACEDFE_OFC85_n941   | A ^ -> Y ^  | BUFX3TR   | 0.207 |   1.056 |    1.187 | 
     | U1278                 | A1 ^ -> Y ^ | AO22X1TR  | 0.123 |   1.179 |    1.310 | 
     | clk_r_REG330_S1       | D ^         | DFFQX1TR  | 0.000 |   1.179 |    1.310 | 
     +------------------------------------------------------------------------------+ 
Path 260: MET Setup Check with Pin clk_r_REG188_S1/CK 
Endpoint:   clk_r_REG188_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__2_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.012
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.324
- Arrival Time                  1.194
= Slack Time                    0.131
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.036
     = Beginpoint Arrival Time            0.136
     +------------------------------------------------------------------------------------+ 
     |    Instance     |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                 |                         |           |       |  Time   |   Time   | 
     |-----------------+-------------------------+-----------+-------+---------+----------| 
     |                 | pe_in_pk_wrb_addr__2_ v |           |       |   0.136 |    0.267 | 
     | U174            | A v -> Y ^              | INVX2TR   | 0.097 |   0.233 |    0.364 | 
     | U1145           | C ^ -> Y v              | NAND3X1TR | 0.063 |   0.297 |    0.427 | 
     | U1146           | A v -> Y ^              | NAND2X2TR | 0.092 |   0.389 |    0.520 | 
     | U634            | A ^ -> Y v              | NAND2X1TR | 0.177 |   0.566 |    0.696 | 
     | U53             | A1 v -> Y ^             | OAI21X2TR | 0.294 |   0.860 |    0.991 | 
     | U237            | A ^ -> Y v              | INVX2TR   | 0.120 |   0.980 |    1.110 | 
     | U1154           | B0 v -> Y v             | AO22X1TR  | 0.214 |   1.193 |    1.324 | 
     | clk_r_REG188_S1 | D v                     | DFFQX1TR  | 0.000 |   1.194 |    1.324 | 
     +------------------------------------------------------------------------------------+ 
Path 261: MET Setup Check with Pin clk_r_REG304_S1/CK 
Endpoint:   clk_r_REG304_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.012
- Setup                         0.102
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.310
- Arrival Time                  1.179
= Slack Time                    0.131
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.019
     = Beginpoint Arrival Time            0.119
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                       |             |           |       |  Time   |   Time   | 
     |-----------------------+-------------+-----------+-------+---------+----------| 
     |                       | reset v     |           |       |   0.119 |    0.250 | 
     | PLACEDFE_OFC216_reset | A v -> Y ^  | INVX4TR   | 0.070 |   0.190 |    0.321 | 
     | PLACEDFE_OFC220_reset | A ^ -> Y v  | INVX4TR   | 0.069 |   0.258 |    0.389 | 
     | PLACEDFE_OFC4_reset   | A v -> Y v  | BUFX3TR   | 0.141 |   0.399 |    0.530 | 
     | PLACEDFE_OFC6_reset   | A v -> Y v  | BUFX4TR   | 0.136 |   0.535 |    0.666 | 
     | U283                  | B v -> Y ^  | NOR2BX1TR | 0.315 |   0.850 |    0.980 | 
     | PLACEDFE_OFC85_n941   | A ^ -> Y ^  | BUFX3TR   | 0.207 |   1.056 |    1.187 | 
     | U1284                 | A1 ^ -> Y ^ | AO22X1TR  | 0.123 |   1.179 |    1.310 | 
     | clk_r_REG304_S1       | D ^         | DFFQX1TR  | 0.000 |   1.179 |    1.310 | 
     +------------------------------------------------------------------------------+ 
Path 262: MET Setup Check with Pin clk_r_REG253_S2/CK 
Endpoint:   clk_r_REG253_S2/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_rdb_addr__2_ (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.010
- Setup                         0.093
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.317
- Arrival Time                  1.186
= Slack Time                    0.131
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.052
     = Beginpoint Arrival Time            0.152
     +-----------------------------------------------------------------------------------------------------------+ 
     |               Instance                |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                                       |                         |            |       |  Time   |   Time   | 
     |---------------------------------------+-------------------------+------------+-------+---------+----------| 
     |                                       | pe_in_pk_rdb_addr__2_ ^ |            |       |   0.152 |    0.283 | 
     | PLACEDFE_OCPC232_pe_in_pk_rdb_addr__2 | A ^ -> Y ^              | CLKBUFX2TR | 0.118 |   0.271 |    0.402 | 
     | U649                                  | B ^ -> Y v              | NOR3X1TR   | 0.045 |   0.315 |    0.446 | 
     | PLACEDFE_OFC165_n153                  | A v -> Y v              | CLKBUFX2TR | 0.288 |   0.604 |    0.735 | 
     | PLACEDFE_OFC166_n153                  | A v -> Y v              | CLKBUFX2TR | 0.296 |   0.900 |    1.031 | 
     | U1544                                 | A0 v -> Y ^             | AOI22X1TR  | 0.217 |   1.117 |    1.248 | 
     | U1548                                 | A ^ -> Y v              | NAND4X1TR  | 0.069 |   1.186 |    1.317 | 
     | clk_r_REG253_S2                       | D v                     | DFFQX1TR   | 0.000 |   1.186 |    1.317 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 263: MET Setup Check with Pin clk_r_REG228_S2/CK 
Endpoint:   clk_r_REG228_S2/D     (^) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_rdb_addr__0_ (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.014
- Setup                         0.107
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.307
- Arrival Time                  1.176
= Slack Time                    0.131
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.070
     = Beginpoint Arrival Time            0.170
     +------------------------------------------------------------------------------------------+ 
     |       Instance       |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                      |                         |            |       |  Time   |   Time   | 
     |----------------------+-------------------------+------------+-------+---------+----------| 
     |                      | pe_in_pk_rdb_addr__0_ ^ |            |       |   0.170 |    0.301 | 
     | U290                 | A ^ -> Y v              | INVX2TR    | 0.076 |   0.245 |    0.377 | 
     | U659                 | A v -> Y ^              | NOR3X1TR   | 0.194 |   0.439 |    0.571 | 
     | PLACEDFE_OFC117_n147 | A ^ -> Y ^              | BUFX3TR    | 0.241 |   0.680 |    0.811 | 
     | PLACEDFE_OFC119_n147 | A ^ -> Y ^              | CLKBUFX2TR | 0.268 |   0.949 |    1.080 | 
     | U1584                | A0 ^ -> Y v             | AOI22X1TR  | 0.110 |   1.058 |    1.189 | 
     | U1585                | D v -> Y ^              | NAND4X1TR  | 0.118 |   1.176 |    1.307 | 
     | clk_r_REG228_S2      | D ^                     | DFFQX1TR   | 0.000 |   1.176 |    1.307 | 
     +------------------------------------------------------------------------------------------+ 
Path 264: MET Setup Check with Pin clk_r_REG511_S2/CK 
Endpoint:   clk_r_REG511_S2/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_rdb_addr__2_ (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.011
- Setup                         0.099
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.312
- Arrival Time                  1.181
= Slack Time                    0.131
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.052
     = Beginpoint Arrival Time            0.152
     +-----------------------------------------------------------------------------------------------------------+ 
     |               Instance                |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                                       |                         |            |       |  Time   |   Time   | 
     |---------------------------------------+-------------------------+------------+-------+---------+----------| 
     |                                       | pe_in_pk_rdb_addr__2_ ^ |            |       |   0.152 |    0.284 | 
     | PLACEDFE_OCPC232_pe_in_pk_rdb_addr__2 | A ^ -> Y ^              | CLKBUFX2TR | 0.118 |   0.271 |    0.402 | 
     | U649                                  | B ^ -> Y v              | NOR3X1TR   | 0.045 |   0.315 |    0.447 | 
     | PLACEDFE_OFC165_n153                  | A v -> Y v              | CLKBUFX2TR | 0.288 |   0.604 |    0.735 | 
     | PLACEDFE_OFC167_n153                  | A v -> Y v              | CLKBUFX2TR | 0.273 |   0.876 |    1.007 | 
     | U1694                                 | A0 v -> Y ^             | AOI22X1TR  | 0.213 |   1.089 |    1.220 | 
     | U1698                                 | A ^ -> Y v              | NAND4X1TR  | 0.092 |   1.181 |    1.312 | 
     | clk_r_REG511_S2                       | D v                     | DFFQX1TR   | 0.000 |   1.181 |    1.312 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 265: MET Setup Check with Pin clk_r_REG426_S1/CK 
Endpoint:   clk_r_REG426_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset             (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.011
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.324
- Arrival Time                  1.193
= Slack Time                    0.131
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.043
     = Beginpoint Arrival Time            0.143
     +---------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                               |             |            |       |  Time   |   Time   | 
     |-------------------------------+-------------+------------+-------+---------+----------| 
     |                               | reset ^     |            |       |   0.143 |    0.275 | 
     | PLACEDFE_OFC216_reset         | A ^ -> Y v  | INVX4TR    | 0.049 |   0.193 |    0.324 | 
     | PLACEDFE_OFC217_reset         | A v -> Y v  | CLKBUFX3TR | 0.211 |   0.403 |    0.535 | 
     | PLACEDFE_OFC222_reset         | A v -> Y ^  | CLKINVX2TR | 0.105 |   0.509 |    0.640 | 
     | PLACEDFE_OFC227_reset         | A ^ -> Y v  | CLKINVX4TR | 0.091 |   0.600 |    0.731 | 
     | PLACEDFE_OFC29_FE_DBTN3_reset | A v -> Y v  | BUFX4TR    | 0.128 |   0.728 |    0.859 | 
     | U104                          | B0 v -> Y ^ | OAI21X2TR  | 0.159 |   0.886 |    1.018 | 
     | U1200                         | A ^ -> Y v  | INVX2TR    | 0.104 |   0.991 |    1.122 | 
     | U1387                         | B0 v -> Y v | AO22X1TR   | 0.202 |   1.193 |    1.324 | 
     | clk_r_REG426_S1               | D v         | DFFQX1TR   | 0.000 |   1.193 |    1.324 | 
     +---------------------------------------------------------------------------------------+ 
Path 266: MET Setup Check with Pin clk_r_REG326_S1/CK 
Endpoint:   clk_r_REG326_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.012
- Setup                         0.101
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.311
- Arrival Time                  1.179
= Slack Time                    0.131
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.019
     = Beginpoint Arrival Time            0.119
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                       |             |           |       |  Time   |   Time   | 
     |-----------------------+-------------+-----------+-------+---------+----------| 
     |                       | reset v     |           |       |   0.119 |    0.251 | 
     | PLACEDFE_OFC216_reset | A v -> Y ^  | INVX4TR   | 0.070 |   0.190 |    0.321 | 
     | PLACEDFE_OFC220_reset | A ^ -> Y v  | INVX4TR   | 0.069 |   0.258 |    0.390 | 
     | PLACEDFE_OFC4_reset   | A v -> Y v  | BUFX3TR   | 0.141 |   0.399 |    0.531 | 
     | PLACEDFE_OFC6_reset   | A v -> Y v  | BUFX4TR   | 0.136 |   0.535 |    0.666 | 
     | U283                  | B v -> Y ^  | NOR2BX1TR | 0.315 |   0.850 |    0.981 | 
     | PLACEDFE_OFC85_n941   | A ^ -> Y ^  | BUFX3TR   | 0.207 |   1.056 |    1.188 | 
     | U1274                 | A1 ^ -> Y ^ | AO22X1TR  | 0.123 |   1.179 |    1.311 | 
     | clk_r_REG326_S1       | D ^         | DFFQX1TR  | 0.000 |   1.179 |    1.311 | 
     +------------------------------------------------------------------------------+ 
Path 267: MET Setup Check with Pin clk_r_REG338_S1/CK 
Endpoint:   clk_r_REG338_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset             (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.011
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.324
- Arrival Time                  1.192
= Slack Time                    0.132
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.043
     = Beginpoint Arrival Time            0.143
     +---------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                               |             |            |       |  Time   |   Time   | 
     |-------------------------------+-------------+------------+-------+---------+----------| 
     |                               | reset ^     |            |       |   0.143 |    0.275 | 
     | PLACEDFE_OFC216_reset         | A ^ -> Y v  | INVX4TR    | 0.049 |   0.193 |    0.325 | 
     | PLACEDFE_OFC217_reset         | A v -> Y v  | CLKBUFX3TR | 0.211 |   0.403 |    0.535 | 
     | PLACEDFE_OFC222_reset         | A v -> Y ^  | CLKINVX2TR | 0.105 |   0.509 |    0.641 | 
     | PLACEDFE_OFC227_reset         | A ^ -> Y v  | CLKINVX4TR | 0.091 |   0.600 |    0.732 | 
     | PLACEDFE_OFC29_FE_DBTN3_reset | A v -> Y v  | BUFX4TR    | 0.128 |   0.728 |    0.860 | 
     | U104                          | B0 v -> Y ^ | OAI21X2TR  | 0.159 |   0.886 |    1.018 | 
     | U1200                         | A ^ -> Y v  | INVX2TR    | 0.104 |   0.991 |    1.123 | 
     | U1325                         | B0 v -> Y v | AO22X1TR   | 0.202 |   1.192 |    1.324 | 
     | clk_r_REG338_S1               | D v         | DFFQX1TR   | 0.000 |   1.192 |    1.324 | 
     +---------------------------------------------------------------------------------------+ 
Path 268: MET Setup Check with Pin clk_r_REG174_S1/CK 
Endpoint:   clk_r_REG174_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__2_ (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.012
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.325
- Arrival Time                  1.193
= Slack Time                    0.132
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.078
     = Beginpoint Arrival Time            0.178
     +------------------------------------------------------------------------------------------+ 
     |       Instance       |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                      |                         |            |       |  Time   |   Time   | 
     |----------------------+-------------------------+------------+-------+---------+----------| 
     |                      | pe_in_pk_wrb_addr__2_ ^ |            |       |   0.178 |    0.310 | 
     | U174                 | A ^ -> Y v              | INVX2TR    | 0.072 |   0.250 |    0.382 | 
     | U377                 | B v -> Y v              | OR3X1TR    | 0.294 |   0.544 |    0.677 | 
     | U102                 | A0 v -> Y ^             | OAI21X2TR  | 0.255 |   0.799 |    0.931 | 
     | PLACEDFE_OFC125_n914 | A ^ -> Y v              | CLKINVX2TR | 0.173 |   0.972 |    1.104 | 
     | U1187                | B0 v -> Y v             | AO22X1TR   | 0.220 |   1.193 |    1.325 | 
     | clk_r_REG174_S1      | D v                     | DFFQX1TR   | 0.000 |   1.193 |    1.325 | 
     +------------------------------------------------------------------------------------------+ 
Path 269: MET Setup Check with Pin PE_top0_buff_mult_arr0_mult_x_27_clk_r_
REG119_S2/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG119_S2/D (v) checked with 
leading edge of 'clk'
Beginpoint: PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG137_S1/Q (v) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.001
- Setup                         0.082
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.319
- Arrival Time                  1.187
= Slack Time                    0.133
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.002
     = Beginpoint Arrival Time       0.002
     +---------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                  |             |           |       |  Time   |   Time   | 
     |--------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG137_S1 | CK ^        |           |       |   0.002 |    0.135 | 
     | PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG137_S1 | CK ^ -> Q v | DFFQX4TR  | 0.326 |   0.328 |    0.460 | 
     | U716                                             | B v -> Y v  | XNOR2X2TR | 0.161 |   0.489 |    0.621 | 
     | U309                                             | B v -> Y ^  | NOR2BX1TR | 0.233 |   0.721 |    0.854 | 
     | U748                                             | A ^ -> S ^  | ADDFHX4TR | 0.201 |   0.923 |    1.055 | 
     | U825                                             | CI ^ -> S v | ADDFHX4TR | 0.126 |   1.049 |    1.181 | 
     | U228                                             | A v -> Y ^  | NOR2X1TR  | 0.095 |   1.144 |    1.276 | 
     | U397                                             | B ^ -> Y v  | NOR2X1TR  | 0.043 |   1.187 |    1.319 | 
     | PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG119_S2 | D v         | DFFHQX1TR | 0.000 |   1.187 |    1.319 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 270: MET Setup Check with Pin clk_r_REG382_S1/CK 
Endpoint:   clk_r_REG382_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset             (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.011
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.324
- Arrival Time                  1.191
= Slack Time                    0.133
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.043
     = Beginpoint Arrival Time            0.143
     +---------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                               |             |            |       |  Time   |   Time   | 
     |-------------------------------+-------------+------------+-------+---------+----------| 
     |                               | reset ^     |            |       |   0.143 |    0.276 | 
     | PLACEDFE_OFC216_reset         | A ^ -> Y v  | INVX4TR    | 0.049 |   0.193 |    0.325 | 
     | PLACEDFE_OFC217_reset         | A v -> Y v  | CLKBUFX3TR | 0.211 |   0.403 |    0.536 | 
     | PLACEDFE_OFC222_reset         | A v -> Y ^  | CLKINVX2TR | 0.105 |   0.509 |    0.642 | 
     | PLACEDFE_OFC227_reset         | A ^ -> Y v  | CLKINVX4TR | 0.091 |   0.600 |    0.733 | 
     | PLACEDFE_OFC29_FE_DBTN3_reset | A v -> Y v  | BUFX4TR    | 0.128 |   0.728 |    0.860 | 
     | U104                          | B0 v -> Y ^ | OAI21X2TR  | 0.159 |   0.886 |    1.019 | 
     | U1200                         | A ^ -> Y v  | INVX2TR    | 0.104 |   0.991 |    1.123 | 
     | U1356                         | B0 v -> Y v | AO22X1TR   | 0.201 |   1.191 |    1.324 | 
     | clk_r_REG382_S1               | D v         | DFFQX1TR   | 0.000 |   1.191 |    1.324 | 
     +---------------------------------------------------------------------------------------+ 
Path 271: MET Setup Check with Pin clk_r_REG375_S1/CK 
Endpoint:   clk_r_REG375_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.001
- Setup                         0.103
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.298
- Arrival Time                  1.166
= Slack Time                    0.133
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.019
     = Beginpoint Arrival Time            0.119
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                       |             |           |       |  Time   |   Time   | 
     |-----------------------+-------------+-----------+-------+---------+----------| 
     |                       | reset v     |           |       |   0.119 |    0.252 | 
     | PLACEDFE_OFC216_reset | A v -> Y ^  | INVX4TR   | 0.070 |   0.190 |    0.322 | 
     | PLACEDFE_OFC220_reset | A ^ -> Y v  | INVX4TR   | 0.069 |   0.258 |    0.391 | 
     | PLACEDFE_OFC4_reset   | A v -> Y v  | BUFX3TR   | 0.141 |   0.399 |    0.532 | 
     | PLACEDFE_OFC6_reset   | A v -> Y v  | BUFX4TR   | 0.136 |   0.535 |    0.667 | 
     | U281                  | B v -> Y ^  | NOR2BX1TR | 0.266 |   0.800 |    0.933 | 
     | PLACEDFE_OFC82_n944   | A ^ -> Y ^  | BUFX3TR   | 0.239 |   1.039 |    1.172 | 
     | U1310                 | A1 ^ -> Y ^ | AO22X1TR  | 0.127 |   1.166 |    1.298 | 
     | clk_r_REG375_S1       | D ^         | DFFQX1TR  | 0.000 |   1.166 |    1.298 | 
     +------------------------------------------------------------------------------+ 
Path 272: MET Setup Check with Pin clk_r_REG496_S1/CK 
Endpoint:   clk_r_REG496_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__2_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.012
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.325
- Arrival Time                  1.192
= Slack Time                    0.133
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.036
     = Beginpoint Arrival Time            0.136
     +------------------------------------------------------------------------------------+ 
     |    Instance     |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                 |                         |           |       |  Time   |   Time   | 
     |-----------------+-------------------------+-----------+-------+---------+----------| 
     |                 | pe_in_pk_wrb_addr__2_ v |           |       |   0.136 |    0.269 | 
     | U174            | A v -> Y ^              | INVX2TR   | 0.097 |   0.233 |    0.366 | 
     | U1145           | C ^ -> Y v              | NAND3X1TR | 0.063 |   0.297 |    0.429 | 
     | U1146           | A v -> Y ^              | NAND2X2TR | 0.092 |   0.389 |    0.522 | 
     | U634            | A ^ -> Y v              | NAND2X1TR | 0.177 |   0.566 |    0.698 | 
     | U53             | A1 v -> Y ^             | OAI21X2TR | 0.294 |   0.860 |    0.993 | 
     | U237            | A ^ -> Y v              | INVX2TR   | 0.120 |   0.980 |    1.112 | 
     | U1392           | B0 v -> Y v             | AO22X1TR  | 0.212 |   1.192 |    1.325 | 
     | clk_r_REG496_S1 | D v                     | DFFQX1TR  | 0.000 |   1.192 |    1.325 | 
     +------------------------------------------------------------------------------------+ 
Path 273: MET Setup Check with Pin clk_r_REG206_S1/CK 
Endpoint:   clk_r_REG206_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset             (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.011
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.324
- Arrival Time                  1.192
= Slack Time                    0.133
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.043
     = Beginpoint Arrival Time            0.143
     +---------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                               |             |            |       |  Time   |   Time   | 
     |-------------------------------+-------------+------------+-------+---------+----------| 
     |                               | reset ^     |            |       |   0.143 |    0.276 | 
     | PLACEDFE_OFC216_reset         | A ^ -> Y v  | INVX4TR    | 0.049 |   0.193 |    0.325 | 
     | PLACEDFE_OFC217_reset         | A v -> Y v  | CLKBUFX3TR | 0.211 |   0.403 |    0.536 | 
     | PLACEDFE_OFC222_reset         | A v -> Y ^  | CLKINVX2TR | 0.105 |   0.509 |    0.642 | 
     | PLACEDFE_OFC227_reset         | A ^ -> Y v  | CLKINVX4TR | 0.091 |   0.600 |    0.733 | 
     | PLACEDFE_OFC29_FE_DBTN3_reset | A v -> Y v  | BUFX4TR    | 0.128 |   0.728 |    0.860 | 
     | U104                          | B0 v -> Y ^ | OAI21X2TR  | 0.159 |   0.886 |    1.019 | 
     | U1200                         | A ^ -> Y v  | INVX2TR    | 0.104 |   0.991 |    1.123 | 
     | U1232                         | B0 v -> Y v | AO22X1TR   | 0.201 |   1.192 |    1.324 | 
     | clk_r_REG206_S1               | D v         | DFFQX1TR   | 0.000 |   1.192 |    1.324 | 
     +---------------------------------------------------------------------------------------+ 
Path 274: MET Setup Check with Pin clk_r_REG162_S1/CK 
Endpoint:   clk_r_REG162_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset             (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.011
- Setup                         0.086
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.324
- Arrival Time                  1.191
= Slack Time                    0.133
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.043
     = Beginpoint Arrival Time            0.143
     +---------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                               |             |            |       |  Time   |   Time   | 
     |-------------------------------+-------------+------------+-------+---------+----------| 
     |                               | reset ^     |            |       |   0.143 |    0.277 | 
     | PLACEDFE_OFC216_reset         | A ^ -> Y v  | INVX4TR    | 0.049 |   0.193 |    0.326 | 
     | PLACEDFE_OFC217_reset         | A v -> Y v  | CLKBUFX3TR | 0.211 |   0.403 |    0.537 | 
     | PLACEDFE_OFC222_reset         | A v -> Y ^  | CLKINVX2TR | 0.105 |   0.509 |    0.642 | 
     | PLACEDFE_OFC227_reset         | A ^ -> Y v  | CLKINVX4TR | 0.091 |   0.600 |    0.733 | 
     | PLACEDFE_OFC29_FE_DBTN3_reset | A v -> Y v  | BUFX4TR    | 0.128 |   0.728 |    0.861 | 
     | U104                          | B0 v -> Y ^ | OAI21X2TR  | 0.159 |   0.886 |    1.019 | 
     | U1200                         | A ^ -> Y v  | INVX2TR    | 0.104 |   0.991 |    1.124 | 
     | U1201                         | B0 v -> Y v | AO22X1TR   | 0.200 |   1.191 |    1.324 | 
     | clk_r_REG162_S1               | D v         | DFFQX1TR   | 0.000 |   1.191 |    1.324 | 
     +---------------------------------------------------------------------------------------+ 
Path 275: MET Setup Check with Pin clk_r_REG367_S1/CK 
Endpoint:   clk_r_REG367_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__2_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.012
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.324
- Arrival Time                  1.191
= Slack Time                    0.133
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.036
     = Beginpoint Arrival Time            0.136
     +------------------------------------------------------------------------------------+ 
     |    Instance     |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                 |                         |           |       |  Time   |   Time   | 
     |-----------------+-------------------------+-----------+-------+---------+----------| 
     |                 | pe_in_pk_wrb_addr__2_ v |           |       |   0.136 |    0.270 | 
     | U174            | A v -> Y ^              | INVX2TR   | 0.097 |   0.233 |    0.366 | 
     | U1145           | C ^ -> Y v              | NAND3X1TR | 0.063 |   0.297 |    0.430 | 
     | U1146           | A v -> Y ^              | NAND2X2TR | 0.092 |   0.389 |    0.522 | 
     | U129            | B ^ -> Y v              | NAND2X2TR | 0.123 |   0.512 |    0.645 | 
     | U1159           | A0 v -> Y ^             | OAI21X2TR | 0.315 |   0.827 |    0.960 | 
     | U210            | A ^ -> Y v              | INVX2TR   | 0.147 |   0.975 |    1.108 | 
     | U1302           | B0 v -> Y v             | AO22X1TR  | 0.216 |   1.191 |    1.324 | 
     | clk_r_REG367_S1 | D v                     | DFFQX1TR  | 0.000 |   1.191 |    1.324 | 
     +------------------------------------------------------------------------------------+ 
Path 276: MET Setup Check with Pin clk_r_REG230_S1/CK 
Endpoint:   clk_r_REG230_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__1_ (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.012
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.325
- Arrival Time                  1.192
= Slack Time                    0.133
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.092
     = Beginpoint Arrival Time            0.192
     +------------------------------------------------------------------------------------------+ 
     |       Instance       |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                      |                         |            |       |  Time   |   Time   | 
     |----------------------+-------------------------+------------+-------+---------+----------| 
     |                      | pe_in_pk_wrb_addr__1_ ^ |            |       |   0.192 |    0.325 | 
     | U378                 | A ^ -> Y v              | INVX2TR    | 0.069 |   0.261 |    0.395 | 
     | U1145                | B v -> Y ^              | NAND3X1TR  | 0.089 |   0.350 |    0.484 | 
     | U1146                | A ^ -> Y v              | NAND2X2TR  | 0.068 |   0.418 |    0.552 | 
     | U634                 | A v -> Y ^              | NAND2X1TR  | 0.281 |   0.699 |    0.832 | 
     | U113                 | A1 ^ -> Y v             | OAI21X1TR  | 0.085 |   0.784 |    0.918 | 
     | PLACEDFE_OFC150_n876 | A v -> Y ^              | INVX2TR    | 0.186 |   0.970 |    1.103 | 
     | PLACEDFE_OFC153_n876 | A ^ -> Y v              | CLKINVX2TR | 0.063 |   1.033 |    1.167 | 
     | U1204                | A0 v -> Y v             | AO22X1TR   | 0.159 |   1.192 |    1.325 | 
     | clk_r_REG230_S1      | D v                     | DFFQX1TR   | 0.000 |   1.192 |    1.325 | 
     +------------------------------------------------------------------------------------------+ 
Path 277: MET Setup Check with Pin clk_r_REG241_S1/CK 
Endpoint:   clk_r_REG241_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.011
- Setup                         0.102
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.309
- Arrival Time                  1.175
= Slack Time                    0.133
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.019
     = Beginpoint Arrival Time            0.119
     +-------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+---------+----------| 
     |                       | reset v     |            |       |   0.119 |    0.253 | 
     | PLACEDFE_OFC216_reset | A v -> Y ^  | INVX4TR    | 0.070 |   0.190 |    0.323 | 
     | PLACEDFE_OFC220_reset | A ^ -> Y v  | INVX4TR    | 0.069 |   0.258 |    0.392 | 
     | PLACEDFE_OFC4_reset   | A v -> Y v  | BUFX3TR    | 0.141 |   0.399 |    0.533 | 
     | PLACEDFE_OFC6_reset   | A v -> Y v  | BUFX4TR    | 0.136 |   0.535 |    0.668 | 
     | U279                  | B v -> Y ^  | NOR2BX1TR  | 0.123 |   0.658 |    0.791 | 
     | PLACEDFE_OFC58_n938   | A ^ -> Y v  | CLKINVX2TR | 0.080 |   0.738 |    0.871 | 
     | PLACEDFE_OFC59_n938   | A v -> Y ^  | INVX4TR    | 0.156 |   0.894 |    1.028 | 
     | PLACEDFE_OFC61_n938   | A ^ -> Y ^  | BUFX3TR    | 0.165 |   1.059 |    1.193 | 
     | U1215                 | A1 ^ -> Y ^ | AO22X1TR   | 0.116 |   1.175 |    1.309 | 
     | clk_r_REG241_S1       | D ^         | DFFQX1TR   | 0.000 |   1.175 |    1.309 | 
     +-------------------------------------------------------------------------------+ 
Path 278: MET Setup Check with Pin clk_r_REG308_S1/CK 
Endpoint:   clk_r_REG308_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.012
- Setup                         0.101
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.311
- Arrival Time                  1.177
= Slack Time                    0.134
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.019
     = Beginpoint Arrival Time            0.119
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                       |             |           |       |  Time   |   Time   | 
     |-----------------------+-------------+-----------+-------+---------+----------| 
     |                       | reset v     |           |       |   0.119 |    0.253 | 
     | PLACEDFE_OFC216_reset | A v -> Y ^  | INVX4TR   | 0.070 |   0.190 |    0.323 | 
     | PLACEDFE_OFC220_reset | A ^ -> Y v  | INVX4TR   | 0.069 |   0.258 |    0.392 | 
     | PLACEDFE_OFC4_reset   | A v -> Y v  | BUFX3TR   | 0.141 |   0.399 |    0.533 | 
     | PLACEDFE_OFC6_reset   | A v -> Y v  | BUFX4TR   | 0.136 |   0.535 |    0.669 | 
     | U283                  | B v -> Y ^  | NOR2BX1TR | 0.315 |   0.850 |    0.983 | 
     | PLACEDFE_OFC85_n941   | A ^ -> Y ^  | BUFX3TR   | 0.207 |   1.056 |    1.190 | 
     | U1287                 | A1 ^ -> Y ^ | AO22X1TR  | 0.120 |   1.177 |    1.311 | 
     | clk_r_REG308_S1       | D ^         | DFFQX1TR  | 0.000 |   1.177 |    1.311 | 
     +------------------------------------------------------------------------------+ 
Path 279: MET Setup Check with Pin clk_r_REG191_S1/CK 
Endpoint:   clk_r_REG191_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__2_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.011
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.324
- Arrival Time                  1.190
= Slack Time                    0.134
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.036
     = Beginpoint Arrival Time            0.136
     +------------------------------------------------------------------------------------+ 
     |    Instance     |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                 |                         |           |       |  Time   |   Time   | 
     |-----------------+-------------------------+-----------+-------+---------+----------| 
     |                 | pe_in_pk_wrb_addr__2_ v |           |       |   0.136 |    0.270 | 
     | U174            | A v -> Y ^              | INVX2TR   | 0.097 |   0.233 |    0.367 | 
     | U1145           | C ^ -> Y v              | NAND3X1TR | 0.063 |   0.297 |    0.430 | 
     | U1146           | A v -> Y ^              | NAND2X2TR | 0.092 |   0.389 |    0.523 | 
     | U129            | B ^ -> Y v              | NAND2X2TR | 0.123 |   0.512 |    0.646 | 
     | U1159           | A0 v -> Y ^             | OAI21X2TR | 0.315 |   0.827 |    0.961 | 
     | U210            | A ^ -> Y v              | INVX2TR   | 0.147 |   0.975 |    1.109 | 
     | U1160           | B0 v -> Y v             | AO22X1TR  | 0.215 |   1.190 |    1.324 | 
     | clk_r_REG191_S1 | D v                     | DFFQX1TR  | 0.000 |   1.190 |    1.324 | 
     +------------------------------------------------------------------------------------+ 
Path 280: MET Setup Check with Pin clk_r_REG357_S1/CK 
Endpoint:   clk_r_REG357_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time         -0.001
- Setup                         0.102
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.298
- Arrival Time                  1.164
= Slack Time                    0.134
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.019
     = Beginpoint Arrival Time            0.119
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                       |             |           |       |  Time   |   Time   | 
     |-----------------------+-------------+-----------+-------+---------+----------| 
     |                       | reset v     |           |       |   0.119 |    0.253 | 
     | PLACEDFE_OFC216_reset | A v -> Y ^  | INVX4TR   | 0.070 |   0.190 |    0.324 | 
     | PLACEDFE_OFC220_reset | A ^ -> Y v  | INVX4TR   | 0.069 |   0.258 |    0.392 | 
     | PLACEDFE_OFC4_reset   | A v -> Y v  | BUFX3TR   | 0.141 |   0.399 |    0.533 | 
     | PLACEDFE_OFC6_reset   | A v -> Y v  | BUFX4TR   | 0.136 |   0.535 |    0.669 | 
     | U281                  | B v -> Y ^  | NOR2BX1TR | 0.266 |   0.800 |    0.934 | 
     | PLACEDFE_OFC82_n944   | A ^ -> Y ^  | BUFX3TR   | 0.239 |   1.039 |    1.173 | 
     | U1323                 | A1 ^ -> Y ^ | AO22X1TR  | 0.124 |   1.164 |    1.298 | 
     | clk_r_REG357_S1       | D ^         | DFFQX1TR  | 0.000 |   1.164 |    1.298 | 
     +------------------------------------------------------------------------------+ 
Path 281: MET Setup Check with Pin clk_r_REG186_S1/CK 
Endpoint:   clk_r_REG186_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__1_ (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.012
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.325
- Arrival Time                  1.191
= Slack Time                    0.134
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.092
     = Beginpoint Arrival Time            0.192
     +------------------------------------------------------------------------------------------+ 
     |       Instance       |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                      |                         |            |       |  Time   |   Time   | 
     |----------------------+-------------------------+------------+-------+---------+----------| 
     |                      | pe_in_pk_wrb_addr__1_ ^ |            |       |   0.192 |    0.326 | 
     | U378                 | A ^ -> Y v              | INVX2TR    | 0.069 |   0.261 |    0.396 | 
     | U1145                | B v -> Y ^              | NAND3X1TR  | 0.089 |   0.350 |    0.485 | 
     | U1146                | A ^ -> Y v              | NAND2X2TR  | 0.068 |   0.418 |    0.553 | 
     | U634                 | A v -> Y ^              | NAND2X1TR  | 0.281 |   0.699 |    0.833 | 
     | U113                 | A1 ^ -> Y v             | OAI21X1TR  | 0.085 |   0.784 |    0.919 | 
     | PLACEDFE_OFC150_n876 | A v -> Y ^              | INVX2TR    | 0.186 |   0.970 |    1.104 | 
     | PLACEDFE_OFC156_n876 | A ^ -> Y v              | CLKINVX2TR | 0.064 |   1.034 |    1.168 | 
     | U1150                | A0 v -> Y v             | AO22X1TR   | 0.157 |   1.191 |    1.325 | 
     | clk_r_REG186_S1      | D v                     | DFFQX1TR   | 0.000 |   1.191 |    1.325 | 
     +------------------------------------------------------------------------------------------+ 
Path 282: MET Setup Check with Pin clk_r_REG442_S1/CK 
Endpoint:   clk_r_REG442_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.012
- Setup                         0.086
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.326
- Arrival Time                  1.192
= Slack Time                    0.134
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.019
     = Beginpoint Arrival Time            0.119
     +---------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                               |             |            |       |  Time   |   Time   | 
     |-------------------------------+-------------+------------+-------+---------+----------| 
     |                               | reset v     |            |       |   0.119 |    0.254 | 
     | PLACEDFE_OFC216_reset         | A v -> Y ^  | INVX4TR    | 0.070 |   0.190 |    0.324 | 
     | PLACEDFE_OFC217_reset         | A ^ -> Y ^  | CLKBUFX3TR | 0.218 |   0.408 |    0.542 | 
     | PLACEDFE_OFC31_FE_DBTN3_reset | A ^ -> Y ^  | CLKBUFX2TR | 0.268 |   0.676 |    0.810 | 
     | U1192                         | B0 ^ -> Y v | OAI21X1TR  | 0.075 |   0.751 |    0.886 | 
     | PLACEDFE_OFC107_n920          | A v -> Y ^  | INVX2TR    | 0.184 |   0.935 |    1.069 | 
     | PLACEDFE_OFC110_n920          | A ^ -> Y v  | CLKINVX2TR | 0.102 |   1.037 |    1.171 | 
     | U1382                         | A0 v -> Y v | AO22X1TR   | 0.155 |   1.192 |    1.326 | 
     | clk_r_REG442_S1               | D v         | DFFQX1TR   | 0.000 |   1.192 |    1.326 | 
     +---------------------------------------------------------------------------------------+ 
Path 283: MET Setup Check with Pin clk_r_REG185_S1/CK 
Endpoint:   clk_r_REG185_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__1_ (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.012
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.326
- Arrival Time                  1.191
= Slack Time                    0.135
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.092
     = Beginpoint Arrival Time            0.192
     +------------------------------------------------------------------------------------------+ 
     |       Instance       |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                      |                         |            |       |  Time   |   Time   | 
     |----------------------+-------------------------+------------+-------+---------+----------| 
     |                      | pe_in_pk_wrb_addr__1_ ^ |            |       |   0.192 |    0.327 | 
     | U378                 | A ^ -> Y v              | INVX2TR    | 0.069 |   0.261 |    0.396 | 
     | U1145                | B v -> Y ^              | NAND3X1TR  | 0.089 |   0.350 |    0.485 | 
     | U1146                | A ^ -> Y v              | NAND2X2TR  | 0.068 |   0.418 |    0.553 | 
     | U634                 | A v -> Y ^              | NAND2X1TR  | 0.281 |   0.699 |    0.834 | 
     | U117                 | A1 ^ -> Y v             | OAI21X1TR  | 0.086 |   0.785 |    0.919 | 
     | PLACEDFE_OFC130_n875 | A v -> Y ^              | INVX2TR    | 0.164 |   0.949 |    1.083 | 
     | PLACEDFE_OFC135_n875 | A ^ -> Y v              | CLKINVX2TR | 0.084 |   1.033 |    1.167 | 
     | U1149                | A0 v -> Y v             | AO22X1TR   | 0.158 |   1.191 |    1.326 | 
     | clk_r_REG185_S1      | D v                     | DFFQX1TR   | 0.000 |   1.191 |    1.326 | 
     +------------------------------------------------------------------------------------------+ 
Path 284: MET Setup Check with Pin clk_r_REG364_S1/CK 
Endpoint:   clk_r_REG364_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__2_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.012
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.325
- Arrival Time                  1.190
= Slack Time                    0.135
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.036
     = Beginpoint Arrival Time            0.136
     +------------------------------------------------------------------------------------+ 
     |    Instance     |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                 |                         |           |       |  Time   |   Time   | 
     |-----------------+-------------------------+-----------+-------+---------+----------| 
     |                 | pe_in_pk_wrb_addr__2_ v |           |       |   0.136 |    0.271 | 
     | U174            | A v -> Y ^              | INVX2TR   | 0.097 |   0.233 |    0.368 | 
     | U1145           | C ^ -> Y v              | NAND3X1TR | 0.063 |   0.297 |    0.432 | 
     | U1146           | A v -> Y ^              | NAND2X2TR | 0.092 |   0.389 |    0.524 | 
     | U634            | A ^ -> Y v              | NAND2X1TR | 0.177 |   0.566 |    0.701 | 
     | U53             | A1 v -> Y ^             | OAI21X2TR | 0.294 |   0.860 |    0.995 | 
     | U237            | A ^ -> Y v              | INVX2TR   | 0.120 |   0.980 |    1.115 | 
     | U1299           | B0 v -> Y v             | AO22X1TR  | 0.210 |   1.190 |    1.325 | 
     | clk_r_REG364_S1 | D v                     | DFFQX1TR  | 0.000 |   1.190 |    1.325 | 
     +------------------------------------------------------------------------------------+ 
Path 285: MET Setup Check with Pin PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG89_
S2/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG89_S2/D (^) checked with  
leading edge of 'clk'
Beginpoint: clk_r_REG340_S2/Q                                 (v) triggered by  
leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.002
- Setup                         0.108
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.294
- Arrival Time                  1.159
= Slack Time                    0.135
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.009
     = Beginpoint Arrival Time       0.009
     +--------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                 |             |           |       |  Time   |   Time   | 
     |-------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG340_S2                                 | CK ^        |           |       |   0.009 |    0.144 | 
     | clk_r_REG340_S2                                 | CK ^ -> Q v | DFFQX1TR  | 0.290 |   0.299 |    0.435 | 
     | U793                                            | B1 v -> Y v | AO22X4TR  | 0.175 |   0.475 |    0.610 | 
     | U794                                            | B v -> Y ^  | XNOR2X1TR | 0.208 |   0.683 |    0.818 | 
     | U796                                            | A1 ^ -> Y v | OAI22X2TR | 0.099 |   0.782 |    0.917 | 
     | U382                                            | CI v -> S ^ | ADDFHX4TR | 0.171 |   0.952 |    1.087 | 
     | U1076                                           | CI ^ -> S v | ADDFHX4TR | 0.132 |   1.084 |    1.219 | 
     | U1074                                           | A v -> Y ^  | NOR2X2TR  | 0.075 |   1.159 |    1.294 | 
     | PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG89_S2 | D ^         | DFFQX1TR  | 0.000 |   1.159 |    1.294 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 286: MET Setup Check with Pin clk_r_REG320_S1/CK 
Endpoint:   clk_r_REG320_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__2_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.012
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.325
- Arrival Time                  1.190
= Slack Time                    0.135
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.036
     = Beginpoint Arrival Time            0.136
     +------------------------------------------------------------------------------------+ 
     |    Instance     |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                 |                         |           |       |  Time   |   Time   | 
     |-----------------+-------------------------+-----------+-------+---------+----------| 
     |                 | pe_in_pk_wrb_addr__2_ v |           |       |   0.136 |    0.271 | 
     | U174            | A v -> Y ^              | INVX2TR   | 0.097 |   0.233 |    0.368 | 
     | U1145           | C ^ -> Y v              | NAND3X1TR | 0.063 |   0.297 |    0.432 | 
     | U1146           | A v -> Y ^              | NAND2X2TR | 0.092 |   0.389 |    0.524 | 
     | U634            | A ^ -> Y v              | NAND2X1TR | 0.177 |   0.566 |    0.701 | 
     | U53             | A1 v -> Y ^             | OAI21X2TR | 0.294 |   0.860 |    0.995 | 
     | U237            | A ^ -> Y v              | INVX2TR   | 0.120 |   0.980 |    1.115 | 
     | U1268           | B0 v -> Y v             | AO22X1TR  | 0.210 |   1.190 |    1.325 | 
     | clk_r_REG320_S1 | D v                     | DFFQX1TR  | 0.000 |   1.190 |    1.325 | 
     +------------------------------------------------------------------------------------+ 
Path 287: MET Setup Check with Pin clk_r_REG218_S1/CK 
Endpoint:   clk_r_REG218_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__2_ (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.012
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.325
- Arrival Time                  1.190
= Slack Time                    0.135
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.078
     = Beginpoint Arrival Time            0.178
     +------------------------------------------------------------------------------------------+ 
     |       Instance       |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                      |                         |            |       |  Time   |   Time   | 
     |----------------------+-------------------------+------------+-------+---------+----------| 
     |                      | pe_in_pk_wrb_addr__2_ ^ |            |       |   0.178 |    0.313 | 
     | U174                 | A ^ -> Y v              | INVX2TR    | 0.072 |   0.250 |    0.386 | 
     | U377                 | B v -> Y v              | OR3X1TR    | 0.294 |   0.544 |    0.680 | 
     | U102                 | A0 v -> Y ^             | OAI21X2TR  | 0.255 |   0.799 |    0.935 | 
     | PLACEDFE_OFC125_n914 | A ^ -> Y v              | CLKINVX2TR | 0.173 |   0.972 |    1.108 | 
     | U1223                | B0 v -> Y v             | AO22X1TR   | 0.218 |   1.190 |    1.325 | 
     | clk_r_REG218_S1      | D v                     | DFFQX1TR   | 0.000 |   1.190 |    1.325 | 
     +------------------------------------------------------------------------------------------+ 
Path 288: MET Setup Check with Pin clk_r_REG238_S1/CK 
Endpoint:   clk_r_REG238_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.012
- Setup                         0.102
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.310
- Arrival Time                  1.175
= Slack Time                    0.136
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.019
     = Beginpoint Arrival Time            0.119
     +-------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+---------+----------| 
     |                       | reset v     |            |       |   0.119 |    0.255 | 
     | PLACEDFE_OFC216_reset | A v -> Y ^  | INVX4TR    | 0.070 |   0.190 |    0.325 | 
     | PLACEDFE_OFC220_reset | A ^ -> Y v  | INVX4TR    | 0.069 |   0.258 |    0.394 | 
     | PLACEDFE_OFC4_reset   | A v -> Y v  | BUFX3TR    | 0.141 |   0.399 |    0.535 | 
     | PLACEDFE_OFC6_reset   | A v -> Y v  | BUFX4TR    | 0.136 |   0.535 |    0.670 | 
     | U279                  | B v -> Y ^  | NOR2BX1TR  | 0.123 |   0.658 |    0.793 | 
     | PLACEDFE_OFC58_n938   | A ^ -> Y v  | CLKINVX2TR | 0.080 |   0.738 |    0.874 | 
     | PLACEDFE_OFC59_n938   | A v -> Y ^  | INVX4TR    | 0.156 |   0.894 |    1.030 | 
     | PLACEDFE_OFC61_n938   | A ^ -> Y ^  | BUFX3TR    | 0.165 |   1.059 |    1.195 | 
     | U1212                 | A1 ^ -> Y ^ | AO22X1TR   | 0.115 |   1.175 |    1.310 | 
     | clk_r_REG238_S1       | D ^         | DFFQX1TR   | 0.000 |   1.175 |    1.310 | 
     +-------------------------------------------------------------------------------+ 
Path 289: MET Setup Check with Pin clk_r_REG229_S1/CK 
Endpoint:   clk_r_REG229_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__1_ (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.013
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.326
- Arrival Time                  1.190
= Slack Time                    0.136
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.092
     = Beginpoint Arrival Time            0.192
     +------------------------------------------------------------------------------------------+ 
     |       Instance       |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                      |                         |            |       |  Time   |   Time   | 
     |----------------------+-------------------------+------------+-------+---------+----------| 
     |                      | pe_in_pk_wrb_addr__1_ ^ |            |       |   0.192 |    0.328 | 
     | U378                 | A ^ -> Y v              | INVX2TR    | 0.069 |   0.261 |    0.398 | 
     | U1145                | B v -> Y ^              | NAND3X1TR  | 0.089 |   0.350 |    0.486 | 
     | U1146                | A ^ -> Y v              | NAND2X2TR  | 0.068 |   0.418 |    0.555 | 
     | U634                 | A v -> Y ^              | NAND2X1TR  | 0.281 |   0.699 |    0.835 | 
     | U117                 | A1 ^ -> Y v             | OAI21X1TR  | 0.086 |   0.785 |    0.921 | 
     | PLACEDFE_OFC130_n875 | A v -> Y ^              | INVX2TR    | 0.164 |   0.949 |    1.085 | 
     | PLACEDFE_OFC135_n875 | A ^ -> Y v              | CLKINVX2TR | 0.084 |   1.033 |    1.169 | 
     | U1203                | A0 v -> Y v             | AO22X1TR   | 0.157 |   1.190 |    1.326 | 
     | clk_r_REG229_S1      | D v                     | DFFQX1TR   | 0.000 |   1.190 |    1.326 | 
     +------------------------------------------------------------------------------------------+ 
Path 290: MET Setup Check with Pin clk_r_REG303_S1/CK 
Endpoint:   clk_r_REG303_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.012
- Setup                         0.101
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.311
- Arrival Time                  1.175
= Slack Time                    0.136
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.019
     = Beginpoint Arrival Time            0.119
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                       |             |           |       |  Time   |   Time   | 
     |-----------------------+-------------+-----------+-------+---------+----------| 
     |                       | reset v     |           |       |   0.119 |    0.255 | 
     | PLACEDFE_OFC216_reset | A v -> Y ^  | INVX4TR   | 0.070 |   0.190 |    0.326 | 
     | PLACEDFE_OFC220_reset | A ^ -> Y v  | INVX4TR   | 0.069 |   0.258 |    0.394 | 
     | PLACEDFE_OFC4_reset   | A v -> Y v  | BUFX3TR   | 0.141 |   0.399 |    0.535 | 
     | PLACEDFE_OFC6_reset   | A v -> Y v  | BUFX4TR   | 0.136 |   0.535 |    0.671 | 
     | U283                  | B v -> Y ^  | NOR2BX1TR | 0.315 |   0.850 |    0.986 | 
     | PLACEDFE_OFC85_n941   | A ^ -> Y ^  | BUFX3TR   | 0.207 |   1.056 |    1.192 | 
     | U555                  | A1 ^ -> Y ^ | AO22X1TR  | 0.119 |   1.175 |    1.311 | 
     | clk_r_REG303_S1       | D ^         | DFFQX1TR  | 0.000 |   1.175 |    1.311 | 
     +------------------------------------------------------------------------------+ 
Path 291: MET Setup Check with Pin PE_top0_buff_mult_arr0_mult_x_27_clk_r_
REG117_S2/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG117_S2/D (^) checked with 
leading edge of 'clk'
Beginpoint: PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG140_S1/Q (v) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.001
- Setup                         0.103
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.298
- Arrival Time                  1.162
= Slack Time                    0.136
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.002
     = Beginpoint Arrival Time       0.002
     +----------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                  |             |            |       |  Time   |   Time   | 
     |--------------------------------------------------+-------------+------------+-------+---------+----------| 
     | PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG140_S1 | CK ^        |            |       |   0.002 |    0.138 | 
     | PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG140_S1 | CK ^ -> Q v | DFFQX2TR   | 0.331 |   0.333 |    0.469 | 
     | U609                                             | B v -> Y ^  | XNOR2X4TR  | 0.169 |   0.502 |    0.638 | 
     | U738                                             | B ^ -> Y v  | NAND2X4TR  | 0.102 |   0.605 |    0.741 | 
     | U744                                             | A0 v -> Y ^ | OAI22X2TR  | 0.117 |   0.722 |    0.858 | 
     | U828                                             | A ^ -> S ^  | CMPR22X2TR | 0.099 |   0.821 |    0.957 | 
     | U1110                                            | CI ^ -> S v | ADDFHX4TR  | 0.143 |   0.964 |    1.100 | 
     | U360                                             | A v -> Y ^  | NOR2X1TR   | 0.111 |   1.074 |    1.210 | 
     | U198                                             | A ^ -> Y v  | INVX2TR    | 0.038 |   1.112 |    1.248 | 
     | U1119                                            | A v -> Y ^  | NAND2X1TR  | 0.050 |   1.162 |    1.298 | 
     | PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG117_S2 | D ^         | DFFQX1TR   | 0.000 |   1.162 |    1.298 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 292: MET Setup Check with Pin clk_r_REG242_S1/CK 
Endpoint:   clk_r_REG242_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.011
- Setup                         0.102
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.309
- Arrival Time                  1.173
= Slack Time                    0.136
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.019
     = Beginpoint Arrival Time            0.119
     +-------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+---------+----------| 
     |                       | reset v     |            |       |   0.119 |    0.256 | 
     | PLACEDFE_OFC216_reset | A v -> Y ^  | INVX4TR    | 0.070 |   0.190 |    0.326 | 
     | PLACEDFE_OFC220_reset | A ^ -> Y v  | INVX4TR    | 0.069 |   0.258 |    0.395 | 
     | PLACEDFE_OFC4_reset   | A v -> Y v  | BUFX3TR    | 0.141 |   0.399 |    0.536 | 
     | PLACEDFE_OFC6_reset   | A v -> Y v  | BUFX4TR    | 0.136 |   0.535 |    0.671 | 
     | U279                  | B v -> Y ^  | NOR2BX1TR  | 0.123 |   0.658 |    0.794 | 
     | PLACEDFE_OFC58_n938   | A ^ -> Y v  | CLKINVX2TR | 0.080 |   0.738 |    0.874 | 
     | PLACEDFE_OFC59_n938   | A v -> Y ^  | INVX4TR    | 0.156 |   0.894 |    1.031 | 
     | PLACEDFE_OFC61_n938   | A ^ -> Y ^  | BUFX3TR    | 0.165 |   1.059 |    1.196 | 
     | U1216                 | A1 ^ -> Y ^ | AO22X1TR   | 0.113 |   1.173 |    1.309 | 
     | clk_r_REG242_S1       | D ^         | DFFQX1TR   | 0.000 |   1.173 |    1.309 | 
     +-------------------------------------------------------------------------------+ 
Path 293: MET Setup Check with Pin clk_r_REG306_S1/CK 
Endpoint:   clk_r_REG306_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.012
- Setup                         0.101
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.311
- Arrival Time                  1.175
= Slack Time                    0.137
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.019
     = Beginpoint Arrival Time            0.119
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                       |             |           |       |  Time   |   Time   | 
     |-----------------------+-------------+-----------+-------+---------+----------| 
     |                       | reset v     |           |       |   0.119 |    0.256 | 
     | PLACEDFE_OFC216_reset | A v -> Y ^  | INVX4TR   | 0.070 |   0.190 |    0.326 | 
     | PLACEDFE_OFC220_reset | A ^ -> Y v  | INVX4TR   | 0.069 |   0.258 |    0.395 | 
     | PLACEDFE_OFC4_reset   | A v -> Y v  | BUFX3TR   | 0.141 |   0.399 |    0.536 | 
     | PLACEDFE_OFC6_reset   | A v -> Y v  | BUFX4TR   | 0.136 |   0.535 |    0.671 | 
     | U283                  | B v -> Y ^  | NOR2BX1TR | 0.315 |   0.850 |    0.986 | 
     | PLACEDFE_OFC85_n941   | A ^ -> Y ^  | BUFX3TR   | 0.207 |   1.056 |    1.193 | 
     | U1285                 | A1 ^ -> Y ^ | AO22X1TR  | 0.118 |   1.175 |    1.311 | 
     | clk_r_REG306_S1       | D ^         | DFFQX1TR  | 0.000 |   1.175 |    1.311 | 
     +------------------------------------------------------------------------------+ 
Path 294: MET Setup Check with Pin clk_r_REG237_S1/CK 
Endpoint:   clk_r_REG237_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.012
- Setup                         0.102
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.311
- Arrival Time                  1.174
= Slack Time                    0.137
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.019
     = Beginpoint Arrival Time            0.119
     +-------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+---------+----------| 
     |                       | reset v     |            |       |   0.119 |    0.256 | 
     | PLACEDFE_OFC216_reset | A v -> Y ^  | INVX4TR    | 0.070 |   0.190 |    0.326 | 
     | PLACEDFE_OFC220_reset | A ^ -> Y v  | INVX4TR    | 0.069 |   0.258 |    0.395 | 
     | PLACEDFE_OFC4_reset   | A v -> Y v  | BUFX3TR    | 0.141 |   0.399 |    0.536 | 
     | PLACEDFE_OFC6_reset   | A v -> Y v  | BUFX4TR    | 0.136 |   0.535 |    0.671 | 
     | U279                  | B v -> Y ^  | NOR2BX1TR  | 0.123 |   0.658 |    0.794 | 
     | PLACEDFE_OFC58_n938   | A ^ -> Y v  | CLKINVX2TR | 0.080 |   0.738 |    0.874 | 
     | PLACEDFE_OFC59_n938   | A v -> Y ^  | INVX4TR    | 0.156 |   0.894 |    1.031 | 
     | PLACEDFE_OFC61_n938   | A ^ -> Y ^  | BUFX3TR    | 0.165 |   1.059 |    1.196 | 
     | U1211                 | A1 ^ -> Y ^ | AO22X1TR   | 0.115 |   1.174 |    1.311 | 
     | clk_r_REG237_S1       | D ^         | DFFQX1TR   | 0.000 |   1.174 |    1.311 | 
     +-------------------------------------------------------------------------------+ 
Path 295: MET Setup Check with Pin clk_r_REG543_S1/CK 
Endpoint:   clk_r_REG543_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__2_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.012
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.325
- Arrival Time                  1.188
= Slack Time                    0.137
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.036
     = Beginpoint Arrival Time            0.136
     +------------------------------------------------------------------------------------+ 
     |    Instance     |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                 |                         |           |       |  Time   |   Time   | 
     |-----------------+-------------------------+-----------+-------+---------+----------| 
     |                 | pe_in_pk_wrb_addr__2_ v |           |       |   0.136 |    0.273 | 
     | U174            | A v -> Y ^              | INVX2TR   | 0.097 |   0.233 |    0.370 | 
     | U1145           | C ^ -> Y v              | NAND3X1TR | 0.063 |   0.297 |    0.434 | 
     | U1146           | A v -> Y ^              | NAND2X2TR | 0.092 |   0.389 |    0.526 | 
     | U634            | A ^ -> Y v              | NAND2X1TR | 0.177 |   0.566 |    0.703 | 
     | U53             | A1 v -> Y ^             | OAI21X2TR | 0.294 |   0.860 |    0.997 | 
     | U237            | A ^ -> Y v              | INVX2TR   | 0.120 |   0.980 |    1.117 | 
     | U1438           | B0 v -> Y v             | AO22X1TR  | 0.208 |   1.188 |    1.325 | 
     | clk_r_REG543_S1 | D v                     | DFFQX1TR  | 0.000 |   1.188 |    1.325 | 
     +------------------------------------------------------------------------------------+ 
Path 296: MET Setup Check with Pin clk_r_REG236_S1/CK 
Endpoint:   clk_r_REG236_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.010
- Setup                         0.101
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.309
- Arrival Time                  1.172
= Slack Time                    0.137
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.019
     = Beginpoint Arrival Time            0.119
     +-------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+---------+----------| 
     |                       | reset v     |            |       |   0.119 |    0.256 | 
     | PLACEDFE_OFC216_reset | A v -> Y ^  | INVX4TR    | 0.070 |   0.190 |    0.327 | 
     | PLACEDFE_OFC220_reset | A ^ -> Y v  | INVX4TR    | 0.069 |   0.258 |    0.395 | 
     | PLACEDFE_OFC4_reset   | A v -> Y v  | BUFX3TR    | 0.141 |   0.399 |    0.536 | 
     | PLACEDFE_OFC6_reset   | A v -> Y v  | BUFX4TR    | 0.136 |   0.535 |    0.672 | 
     | U279                  | B v -> Y ^  | NOR2BX1TR  | 0.123 |   0.658 |    0.795 | 
     | PLACEDFE_OFC58_n938   | A ^ -> Y v  | CLKINVX2TR | 0.080 |   0.738 |    0.875 | 
     | PLACEDFE_OFC59_n938   | A v -> Y ^  | INVX4TR    | 0.156 |   0.894 |    1.031 | 
     | PLACEDFE_OFC61_n938   | A ^ -> Y ^  | BUFX3TR    | 0.165 |   1.059 |    1.197 | 
     | U1210                 | A1 ^ -> Y ^ | AO22X1TR   | 0.113 |   1.172 |    1.309 | 
     | clk_r_REG236_S1       | D ^         | DFFQX1TR   | 0.000 |   1.172 |    1.309 | 
     +-------------------------------------------------------------------------------+ 
Path 297: MET Setup Check with Pin clk_r_REG276_S1/CK 
Endpoint:   clk_r_REG276_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__2_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.012
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.325
- Arrival Time                  1.188
= Slack Time                    0.137
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.036
     = Beginpoint Arrival Time            0.136
     +------------------------------------------------------------------------------------+ 
     |    Instance     |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                 |                         |           |       |  Time   |   Time   | 
     |-----------------+-------------------------+-----------+-------+---------+----------| 
     |                 | pe_in_pk_wrb_addr__2_ v |           |       |   0.136 |    0.273 | 
     | U174            | A v -> Y ^              | INVX2TR   | 0.097 |   0.233 |    0.370 | 
     | U1145           | C ^ -> Y v              | NAND3X1TR | 0.063 |   0.297 |    0.434 | 
     | U1146           | A v -> Y ^              | NAND2X2TR | 0.092 |   0.389 |    0.526 | 
     | U634            | A ^ -> Y v              | NAND2X1TR | 0.177 |   0.566 |    0.703 | 
     | U53             | A1 v -> Y ^             | OAI21X2TR | 0.294 |   0.860 |    0.997 | 
     | U237            | A ^ -> Y v              | INVX2TR   | 0.120 |   0.980 |    1.117 | 
     | U1237           | B0 v -> Y v             | AO22X1TR  | 0.208 |   1.188 |    1.325 | 
     | clk_r_REG276_S1 | D v                     | DFFQX1TR  | 0.000 |   1.188 |    1.325 | 
     +------------------------------------------------------------------------------------+ 
Path 298: MET Setup Check with Pin clk_r_REG499_S1/CK 
Endpoint:   clk_r_REG499_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__2_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.011
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.324
- Arrival Time                  1.187
= Slack Time                    0.137
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.036
     = Beginpoint Arrival Time            0.136
     +------------------------------------------------------------------------------------+ 
     |    Instance     |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                 |                         |           |       |  Time   |   Time   | 
     |-----------------+-------------------------+-----------+-------+---------+----------| 
     |                 | pe_in_pk_wrb_addr__2_ v |           |       |   0.136 |    0.273 | 
     | U174            | A v -> Y ^              | INVX2TR   | 0.097 |   0.233 |    0.370 | 
     | U1145           | C ^ -> Y v              | NAND3X1TR | 0.063 |   0.297 |    0.434 | 
     | U1146           | A v -> Y ^              | NAND2X2TR | 0.092 |   0.389 |    0.526 | 
     | U129            | B ^ -> Y v              | NAND2X2TR | 0.123 |   0.512 |    0.649 | 
     | U1159           | A0 v -> Y ^             | OAI21X2TR | 0.315 |   0.827 |    0.964 | 
     | U210            | A ^ -> Y v              | INVX2TR   | 0.147 |   0.975 |    1.112 | 
     | U1395           | B0 v -> Y v             | AO22X1TR  | 0.212 |   1.187 |    1.324 | 
     | clk_r_REG499_S1 | D v                     | DFFQX1TR  | 0.000 |   1.187 |    1.324 | 
     +------------------------------------------------------------------------------------+ 
Path 299: MET Setup Check with Pin clk_r_REG362_S1/CK 
Endpoint:   clk_r_REG362_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__1_ (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.013
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.326
- Arrival Time                  1.188
= Slack Time                    0.137
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.092
     = Beginpoint Arrival Time            0.192
     +------------------------------------------------------------------------------------------+ 
     |       Instance       |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                      |                         |            |       |  Time   |   Time   | 
     |----------------------+-------------------------+------------+-------+---------+----------| 
     |                      | pe_in_pk_wrb_addr__1_ ^ |            |       |   0.192 |    0.329 | 
     | U378                 | A ^ -> Y v              | INVX2TR    | 0.069 |   0.261 |    0.399 | 
     | U1145                | B v -> Y ^              | NAND3X1TR  | 0.089 |   0.350 |    0.488 | 
     | U1146                | A ^ -> Y v              | NAND2X2TR  | 0.068 |   0.418 |    0.556 | 
     | U634                 | A v -> Y ^              | NAND2X1TR  | 0.281 |   0.699 |    0.836 | 
     | U113                 | A1 ^ -> Y v             | OAI21X1TR  | 0.085 |   0.784 |    0.922 | 
     | PLACEDFE_OFC150_n876 | A v -> Y ^              | INVX2TR    | 0.186 |   0.970 |    1.107 | 
     | PLACEDFE_OFC153_n876 | A ^ -> Y v              | CLKINVX2TR | 0.063 |   1.033 |    1.171 | 
     | U1297                | A0 v -> Y v             | AO22X1TR   | 0.155 |   1.188 |    1.326 | 
     | clk_r_REG362_S1      | D v                     | DFFQX1TR   | 0.000 |   1.188 |    1.326 | 
     +------------------------------------------------------------------------------------------+ 
Path 300: MET Setup Check with Pin clk_r_REG482_S1/CK 
Endpoint:   clk_r_REG482_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__2_ (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.012
- Setup                         0.086
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.325
- Arrival Time                  1.188
= Slack Time                    0.138
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.078
     = Beginpoint Arrival Time            0.178
     +------------------------------------------------------------------------------------------+ 
     |       Instance       |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                      |                         |            |       |  Time   |   Time   | 
     |----------------------+-------------------------+------------+-------+---------+----------| 
     |                      | pe_in_pk_wrb_addr__2_ ^ |            |       |   0.178 |    0.316 | 
     | U174                 | A ^ -> Y v              | INVX2TR    | 0.072 |   0.250 |    0.388 | 
     | U377                 | B v -> Y v              | OR3X1TR    | 0.294 |   0.544 |    0.682 | 
     | U102                 | A0 v -> Y ^             | OAI21X2TR  | 0.255 |   0.799 |    0.937 | 
     | PLACEDFE_OFC125_n914 | A ^ -> Y v              | CLKINVX2TR | 0.173 |   0.972 |    1.110 | 
     | U1409                | B0 v -> Y v             | AO22X1TR   | 0.215 |   1.188 |    1.325 | 
     | clk_r_REG482_S1      | D v                     | DFFQX1TR   | 0.000 |   1.188 |    1.325 | 
     +------------------------------------------------------------------------------------------+ 
Path 301: MET Setup Check with Pin clk_r_REG371_S1/CK 
Endpoint:   clk_r_REG371_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.001
- Setup                         0.102
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.299
- Arrival Time                  1.161
= Slack Time                    0.138
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.019
     = Beginpoint Arrival Time            0.119
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                       |             |           |       |  Time   |   Time   | 
     |-----------------------+-------------+-----------+-------+---------+----------| 
     |                       | reset v     |           |       |   0.119 |    0.257 | 
     | PLACEDFE_OFC216_reset | A v -> Y ^  | INVX4TR   | 0.070 |   0.190 |    0.328 | 
     | PLACEDFE_OFC220_reset | A ^ -> Y v  | INVX4TR   | 0.069 |   0.258 |    0.396 | 
     | PLACEDFE_OFC4_reset   | A v -> Y v  | BUFX3TR   | 0.141 |   0.399 |    0.537 | 
     | PLACEDFE_OFC6_reset   | A v -> Y v  | BUFX4TR   | 0.136 |   0.535 |    0.673 | 
     | U281                  | B v -> Y ^  | NOR2BX1TR | 0.266 |   0.800 |    0.938 | 
     | PLACEDFE_OFC82_n944   | A ^ -> Y ^  | BUFX3TR   | 0.239 |   1.039 |    1.177 | 
     | U1306                 | A1 ^ -> Y ^ | AO22X1TR  | 0.122 |   1.161 |    1.299 | 
     | clk_r_REG371_S1       | D ^         | DFFQX1TR  | 0.000 |   1.161 |    1.299 | 
     +------------------------------------------------------------------------------+ 
Path 302: MET Setup Check with Pin clk_r_REG235_S1/CK 
Endpoint:   clk_r_REG235_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.010
- Setup                         0.102
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.309
- Arrival Time                  1.171
= Slack Time                    0.138
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.019
     = Beginpoint Arrival Time            0.119
     +-------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+---------+----------| 
     |                       | reset v     |            |       |   0.119 |    0.257 | 
     | PLACEDFE_OFC216_reset | A v -> Y ^  | INVX4TR    | 0.070 |   0.190 |    0.328 | 
     | PLACEDFE_OFC220_reset | A ^ -> Y v  | INVX4TR    | 0.069 |   0.258 |    0.396 | 
     | PLACEDFE_OFC4_reset   | A v -> Y v  | BUFX3TR    | 0.141 |   0.399 |    0.537 | 
     | PLACEDFE_OFC6_reset   | A v -> Y v  | BUFX4TR    | 0.136 |   0.535 |    0.673 | 
     | U279                  | B v -> Y ^  | NOR2BX1TR  | 0.123 |   0.658 |    0.796 | 
     | PLACEDFE_OFC58_n938   | A ^ -> Y v  | CLKINVX2TR | 0.080 |   0.738 |    0.876 | 
     | PLACEDFE_OFC59_n938   | A v -> Y ^  | INVX4TR    | 0.156 |   0.894 |    1.032 | 
     | PLACEDFE_OFC61_n938   | A ^ -> Y ^  | BUFX3TR    | 0.165 |   1.059 |    1.198 | 
     | U1209                 | A1 ^ -> Y ^ | AO22X1TR   | 0.111 |   1.171 |    1.309 | 
     | clk_r_REG235_S1       | D ^         | DFFQX1TR   | 0.000 |   1.171 |    1.309 | 
     +-------------------------------------------------------------------------------+ 
Path 303: MET Setup Check with Pin clk_r_REG350_S1/CK 
Endpoint:   clk_r_REG350_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__2_ (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.012
- Setup                         0.086
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.326
- Arrival Time                  1.188
= Slack Time                    0.138
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.078
     = Beginpoint Arrival Time            0.178
     +------------------------------------------------------------------------------------------+ 
     |       Instance       |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                      |                         |            |       |  Time   |   Time   | 
     |----------------------+-------------------------+------------+-------+---------+----------| 
     |                      | pe_in_pk_wrb_addr__2_ ^ |            |       |   0.178 |    0.316 | 
     | U174                 | A ^ -> Y v              | INVX2TR    | 0.072 |   0.250 |    0.388 | 
     | U377                 | B v -> Y v              | OR3X1TR    | 0.294 |   0.544 |    0.683 | 
     | U102                 | A0 v -> Y ^             | OAI21X2TR  | 0.255 |   0.799 |    0.937 | 
     | PLACEDFE_OFC125_n914 | A ^ -> Y v              | CLKINVX2TR | 0.173 |   0.972 |    1.110 | 
     | U1316                | B0 v -> Y v             | AO22X1TR   | 0.215 |   1.188 |    1.326 | 
     | clk_r_REG350_S1      | D v                     | DFFQX1TR   | 0.000 |   1.188 |    1.326 | 
     +------------------------------------------------------------------------------------------+ 
Path 304: MET Setup Check with Pin clk_r_REG404_S2/CK 
Endpoint:   clk_r_REG404_S2/D     (^) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_rdb_addr__1_ (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.014
- Setup                         0.120
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.294
- Arrival Time                  1.156
= Slack Time                    0.138
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.057
     = Beginpoint Arrival Time            0.157
     +------------------------------------------------------------------------------------------+ 
     |       Instance       |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                      |                         |            |       |  Time   |   Time   | 
     |----------------------+-------------------------+------------+-------+---------+----------| 
     |                      | pe_in_pk_rdb_addr__1_ ^ |            |       |   0.157 |    0.295 | 
     | U291                 | A ^ -> Y v              | INVX2TR    | 0.053 |   0.210 |    0.348 | 
     | U657                 | C v -> Y ^              | NOR3X1TR   | 0.156 |   0.366 |    0.504 | 
     | PLACEDFE_OFC113_n157 | A ^ -> Y ^              | CLKBUFX2TR | 0.203 |   0.569 |    0.708 | 
     | PLACEDFE_OFC114_n157 | A ^ -> Y v              | CLKINVX2TR | 0.118 |   0.688 |    0.826 | 
     | PLACEDFE_OFC116_n157 | A v -> Y ^              | INVX4TR    | 0.178 |   0.866 |    1.004 | 
     | U1603                | A0 ^ -> Y v             | AOI22X1TR  | 0.088 |   0.954 |    1.092 | 
     | U1605                | C v -> Y ^              | NAND4X1TR  | 0.201 |   1.155 |    1.293 | 
     | clk_r_REG404_S2      | D ^                     | DFFQX1TR   | 0.001 |   1.156 |    1.294 | 
     +------------------------------------------------------------------------------------------+ 
Path 305: MET Setup Check with Pin clk_r_REG361_S1/CK 
Endpoint:   clk_r_REG361_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__1_ (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.013
- Setup                         0.086
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.326
- Arrival Time                  1.188
= Slack Time                    0.139
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.092
     = Beginpoint Arrival Time            0.192
     +------------------------------------------------------------------------------------------+ 
     |       Instance       |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                      |                         |            |       |  Time   |   Time   | 
     |----------------------+-------------------------+------------+-------+---------+----------| 
     |                      | pe_in_pk_wrb_addr__1_ ^ |            |       |   0.192 |    0.331 | 
     | U378                 | A ^ -> Y v              | INVX2TR    | 0.069 |   0.261 |    0.400 | 
     | U1145                | B v -> Y ^              | NAND3X1TR  | 0.089 |   0.350 |    0.489 | 
     | U1146                | A ^ -> Y v              | NAND2X2TR  | 0.068 |   0.418 |    0.557 | 
     | U634                 | A v -> Y ^              | NAND2X1TR  | 0.281 |   0.699 |    0.838 | 
     | U117                 | A1 ^ -> Y v             | OAI21X1TR  | 0.086 |   0.785 |    0.923 | 
     | PLACEDFE_OFC130_n875 | A v -> Y ^              | INVX2TR    | 0.164 |   0.949 |    1.087 | 
     | PLACEDFE_OFC135_n875 | A ^ -> Y v              | CLKINVX2TR | 0.084 |   1.033 |    1.171 | 
     | U1296                | A0 v -> Y v             | AO22X1TR   | 0.155 |   1.188 |    1.326 | 
     | clk_r_REG361_S1      | D v                     | DFFQX1TR   | 0.000 |   1.188 |    1.326 | 
     +------------------------------------------------------------------------------------------+ 
Path 306: MET Setup Check with Pin clk_r_REG452_S1/CK 
Endpoint:   clk_r_REG452_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__2_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.012
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.325
- Arrival Time                  1.187
= Slack Time                    0.139
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.036
     = Beginpoint Arrival Time            0.136
     +------------------------------------------------------------------------------------+ 
     |    Instance     |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                 |                         |           |       |  Time   |   Time   | 
     |-----------------+-------------------------+-----------+-------+---------+----------| 
     |                 | pe_in_pk_wrb_addr__2_ v |           |       |   0.136 |    0.275 | 
     | U174            | A v -> Y ^              | INVX2TR   | 0.097 |   0.233 |    0.372 | 
     | U1145           | C ^ -> Y v              | NAND3X1TR | 0.063 |   0.297 |    0.435 | 
     | U1146           | A v -> Y ^              | NAND2X2TR | 0.092 |   0.389 |    0.528 | 
     | U634            | A ^ -> Y v              | NAND2X1TR | 0.177 |   0.566 |    0.705 | 
     | U53             | A1 v -> Y ^             | OAI21X2TR | 0.294 |   0.860 |    0.999 | 
     | U237            | A ^ -> Y v              | INVX2TR   | 0.120 |   0.980 |    1.119 | 
     | U1361           | B0 v -> Y v             | AO22X1TR  | 0.207 |   1.187 |    1.325 | 
     | clk_r_REG452_S1 | D v                     | DFFQX1TR  | 0.000 |   1.187 |    1.325 | 
     +------------------------------------------------------------------------------------+ 
Path 307: MET Setup Check with Pin clk_r_REG441_S1/CK 
Endpoint:   clk_r_REG441_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__2_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.012
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.325
- Arrival Time                  1.186
= Slack Time                    0.139
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.036
     = Beginpoint Arrival Time            0.136
     +-----------------------------------------------------------------------------------------+ 
     |       Instance       |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                      |                         |           |       |  Time   |   Time   | 
     |----------------------+-------------------------+-----------+-------+---------+----------| 
     |                      | pe_in_pk_wrb_addr__2_ v |           |       |   0.136 |    0.275 | 
     | U174                 | A v -> Y ^              | INVX2TR   | 0.097 |   0.233 |    0.372 | 
     | U1145                | C ^ -> Y v              | NAND3X1TR | 0.063 |   0.297 |    0.436 | 
     | U1146                | A v -> Y ^              | NAND2X2TR | 0.092 |   0.389 |    0.528 | 
     | U137                 | B ^ -> Y v              | NAND2X2TR | 0.109 |   0.498 |    0.637 | 
     | U107                 | A1 v -> Y ^             | OAI21X1TR | 0.331 |   0.829 |    0.968 | 
     | PLACEDFE_OFC120_n919 | A ^ -> Y v              | INVX2TR   | 0.139 |   0.968 |    1.107 | 
     | U1381                | B0 v -> Y v             | AO22X1TR  | 0.217 |   1.186 |    1.325 | 
     | clk_r_REG441_S1      | D v                     | DFFQX1TR  | 0.000 |   1.186 |    1.325 | 
     +-----------------------------------------------------------------------------------------+ 
Path 308: MET Setup Check with Pin clk_r_REG455_S1/CK 
Endpoint:   clk_r_REG455_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__2_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.011
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.325
- Arrival Time                  1.185
= Slack Time                    0.139
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.036
     = Beginpoint Arrival Time            0.136
     +------------------------------------------------------------------------------------+ 
     |    Instance     |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                 |                         |           |       |  Time   |   Time   | 
     |-----------------+-------------------------+-----------+-------+---------+----------| 
     |                 | pe_in_pk_wrb_addr__2_ v |           |       |   0.136 |    0.275 | 
     | U174            | A v -> Y ^              | INVX2TR   | 0.097 |   0.233 |    0.372 | 
     | U1145           | C ^ -> Y v              | NAND3X1TR | 0.063 |   0.297 |    0.436 | 
     | U1146           | A v -> Y ^              | NAND2X2TR | 0.092 |   0.389 |    0.528 | 
     | U129            | B ^ -> Y v              | NAND2X2TR | 0.123 |   0.512 |    0.651 | 
     | U1159           | A0 v -> Y ^             | OAI21X2TR | 0.315 |   0.827 |    0.966 | 
     | U210            | A ^ -> Y v              | INVX2TR   | 0.147 |   0.975 |    1.114 | 
     | U1364           | B0 v -> Y v             | AO22X1TR  | 0.211 |   1.185 |    1.325 | 
     | clk_r_REG455_S1 | D v                     | DFFQX1TR  | 0.000 |   1.185 |    1.325 | 
     +------------------------------------------------------------------------------------+ 
Path 309: MET Setup Check with Pin clk_r_REG240_S1/CK 
Endpoint:   clk_r_REG240_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__1_ (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.001
- Setup                         0.089
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.312
- Arrival Time                  1.172
= Slack Time                    0.140
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.092
     = Beginpoint Arrival Time            0.192
     +------------------------------------------------------------------------------------------+ 
     |       Instance       |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                      |                         |            |       |  Time   |   Time   | 
     |----------------------+-------------------------+------------+-------+---------+----------| 
     |                      | pe_in_pk_wrb_addr__1_ ^ |            |       |   0.192 |    0.332 | 
     | U378                 | A ^ -> Y v              | INVX2TR    | 0.069 |   0.261 |    0.401 | 
     | U1145                | B v -> Y ^              | NAND3X1TR  | 0.089 |   0.350 |    0.490 | 
     | U1146                | A ^ -> Y v              | NAND2X2TR  | 0.068 |   0.418 |    0.558 | 
     | U634                 | A v -> Y ^              | NAND2X1TR  | 0.281 |   0.699 |    0.839 | 
     | U115                 | A1 ^ -> Y v             | OAI21X1TR  | 0.079 |   0.778 |    0.918 | 
     | PLACEDFE_OFC99_n894  | A v -> Y ^              | INVX2TR    | 0.159 |   0.937 |    1.077 | 
     | PLACEDFE_OFC102_n894 | A ^ -> Y v              | CLKINVX2TR | 0.075 |   1.011 |    1.151 | 
     | U1214                | A0 v -> Y v             | AO22X1TR   | 0.161 |   1.172 |    1.312 | 
     | clk_r_REG240_S1      | D v                     | DFFQX1TR   | 0.000 |   1.172 |    1.312 | 
     +------------------------------------------------------------------------------------------+ 
Path 310: MET Setup Check with Pin clk_r_REG274_S1/CK 
Endpoint:   clk_r_REG274_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__1_ (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.012
- Setup                         0.086
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.326
- Arrival Time                  1.186
= Slack Time                    0.140
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.092
     = Beginpoint Arrival Time            0.192
     +------------------------------------------------------------------------------------------+ 
     |       Instance       |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                      |                         |            |       |  Time   |   Time   | 
     |----------------------+-------------------------+------------+-------+---------+----------| 
     |                      | pe_in_pk_wrb_addr__1_ ^ |            |       |   0.192 |    0.332 | 
     | U378                 | A ^ -> Y v              | INVX2TR    | 0.069 |   0.261 |    0.401 | 
     | U1145                | B v -> Y ^              | NAND3X1TR  | 0.089 |   0.350 |    0.490 | 
     | U1146                | A ^ -> Y v              | NAND2X2TR  | 0.068 |   0.418 |    0.558 | 
     | U634                 | A v -> Y ^              | NAND2X1TR  | 0.281 |   0.699 |    0.839 | 
     | U113                 | A1 ^ -> Y v             | OAI21X1TR  | 0.085 |   0.784 |    0.924 | 
     | PLACEDFE_OFC150_n876 | A v -> Y ^              | INVX2TR    | 0.186 |   0.970 |    1.110 | 
     | PLACEDFE_OFC156_n876 | A ^ -> Y v              | CLKINVX2TR | 0.064 |   1.034 |    1.174 | 
     | U1235                | A0 v -> Y v             | AO22X1TR   | 0.152 |   1.186 |    1.326 | 
     | clk_r_REG274_S1      | D v                     | DFFQX1TR   | 0.000 |   1.186 |    1.326 | 
     +------------------------------------------------------------------------------------------+ 
Path 311: MET Setup Check with Pin clk_r_REG448_S2/CK 
Endpoint:   clk_r_REG448_S2/D     (^) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_rdb_addr__1_ (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.014
- Setup                         0.121
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.293
- Arrival Time                  1.153
= Slack Time                    0.140
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.057
     = Beginpoint Arrival Time            0.157
     +------------------------------------------------------------------------------------------+ 
     |       Instance       |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                      |                         |            |       |  Time   |   Time   | 
     |----------------------+-------------------------+------------+-------+---------+----------| 
     |                      | pe_in_pk_rdb_addr__1_ ^ |            |       |   0.157 |    0.297 | 
     | U291                 | A ^ -> Y v              | INVX2TR    | 0.053 |   0.210 |    0.350 | 
     | U657                 | C v -> Y ^              | NOR3X1TR   | 0.156 |   0.366 |    0.506 | 
     | PLACEDFE_OFC113_n157 | A ^ -> Y ^              | CLKBUFX2TR | 0.203 |   0.569 |    0.710 | 
     | PLACEDFE_OFC114_n157 | A ^ -> Y v              | CLKINVX2TR | 0.118 |   0.688 |    0.828 | 
     | PLACEDFE_OFC116_n157 | A v -> Y ^              | INVX4TR    | 0.178 |   0.866 |    1.006 | 
     | U1608                | A0 ^ -> Y v             | AOI22X1TR  | 0.074 |   0.939 |    1.080 | 
     | U1610                | C v -> Y ^              | NAND4X1TR  | 0.212 |   1.152 |    1.292 | 
     | clk_r_REG448_S2      | D ^                     | DFFQX1TR   | 0.001 |   1.153 |    1.293 | 
     +------------------------------------------------------------------------------------------+ 
Path 312: MET Setup Check with Pin clk_r_REG438_S1/CK 
Endpoint:   clk_r_REG438_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__2_ (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.012
- Setup                         0.086
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.326
- Arrival Time                  1.186
= Slack Time                    0.140
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.078
     = Beginpoint Arrival Time            0.178
     +------------------------------------------------------------------------------------------+ 
     |       Instance       |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                      |                         |            |       |  Time   |   Time   | 
     |----------------------+-------------------------+------------+-------+---------+----------| 
     |                      | pe_in_pk_wrb_addr__2_ ^ |            |       |   0.178 |    0.318 | 
     | U174                 | A ^ -> Y v              | INVX2TR    | 0.072 |   0.250 |    0.390 | 
     | U377                 | B v -> Y v              | OR3X1TR    | 0.294 |   0.544 |    0.685 | 
     | U102                 | A0 v -> Y ^             | OAI21X2TR  | 0.255 |   0.799 |    0.939 | 
     | PLACEDFE_OFC125_n914 | A ^ -> Y v              | CLKINVX2TR | 0.173 |   0.972 |    1.113 | 
     | U1378                | B0 v -> Y v             | AO22X1TR   | 0.214 |   1.186 |    1.326 | 
     | clk_r_REG438_S1      | D v                     | DFFQX1TR   | 0.000 |   1.186 |    1.326 | 
     +------------------------------------------------------------------------------------------+ 
Path 313: MET Setup Check with Pin clk_r_REG535_S1/CK 
Endpoint:   clk_r_REG535_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__2_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.011
- Setup                         0.086
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.325
- Arrival Time                  1.184
= Slack Time                    0.141
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.036
     = Beginpoint Arrival Time            0.136
     +------------------------------------------------------------------------------------+ 
     |    Instance     |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                 |                         |           |       |  Time   |   Time   | 
     |-----------------+-------------------------+-----------+-------+---------+----------| 
     |                 | pe_in_pk_wrb_addr__2_ v |           |       |   0.136 |    0.277 | 
     | U174            | A v -> Y ^              | INVX2TR   | 0.097 |   0.233 |    0.374 | 
     | U1145           | C ^ -> Y v              | NAND3X1TR | 0.063 |   0.297 |    0.437 | 
     | U1146           | A v -> Y ^              | NAND2X2TR | 0.092 |   0.389 |    0.530 | 
     | U129            | B ^ -> Y v              | NAND2X2TR | 0.123 |   0.512 |    0.652 | 
     | U1159           | A0 v -> Y ^             | OAI21X2TR | 0.315 |   0.827 |    0.968 | 
     | U210            | A ^ -> Y v              | INVX2TR   | 0.147 |   0.975 |    1.115 | 
     | U1447           | B0 v -> Y v             | AO22X1TR  | 0.209 |   1.184 |    1.325 | 
     | clk_r_REG535_S1 | D v                     | DFFQX1TR  | 0.000 |   1.184 |    1.325 | 
     +------------------------------------------------------------------------------------+ 
Path 314: MET Setup Check with Pin clk_r_REG177_S1/CK 
Endpoint:   clk_r_REG177_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__2_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.011
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.325
- Arrival Time                  1.184
= Slack Time                    0.141
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.036
     = Beginpoint Arrival Time            0.136
     +-----------------------------------------------------------------------------------------+ 
     |       Instance       |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                      |                         |           |       |  Time   |   Time   | 
     |----------------------+-------------------------+-----------+-------+---------+----------| 
     |                      | pe_in_pk_wrb_addr__2_ v |           |       |   0.136 |    0.277 | 
     | U174                 | A v -> Y ^              | INVX2TR   | 0.097 |   0.233 |    0.374 | 
     | U1145                | C ^ -> Y v              | NAND3X1TR | 0.063 |   0.297 |    0.437 | 
     | U1146                | A v -> Y ^              | NAND2X2TR | 0.092 |   0.389 |    0.530 | 
     | U137                 | B ^ -> Y v              | NAND2X2TR | 0.109 |   0.498 |    0.639 | 
     | U107                 | A1 v -> Y ^             | OAI21X1TR | 0.331 |   0.829 |    0.970 | 
     | PLACEDFE_OFC120_n919 | A ^ -> Y v              | INVX2TR   | 0.139 |   0.968 |    1.109 | 
     | U1191                | B0 v -> Y v             | AO22X1TR  | 0.216 |   1.184 |    1.325 | 
     | clk_r_REG177_S1      | D v                     | DFFQX1TR  | 0.000 |   1.184 |    1.325 | 
     +-----------------------------------------------------------------------------------------+ 
Path 315: MET Setup Check with Pin clk_r_REG221_S1/CK 
Endpoint:   clk_r_REG221_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__2_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.012
- Setup                         0.086
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.326
- Arrival Time                  1.185
= Slack Time                    0.141
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.036
     = Beginpoint Arrival Time            0.136
     +-----------------------------------------------------------------------------------------+ 
     |       Instance       |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                      |                         |           |       |  Time   |   Time   | 
     |----------------------+-------------------------+-----------+-------+---------+----------| 
     |                      | pe_in_pk_wrb_addr__2_ v |           |       |   0.136 |    0.278 | 
     | U174                 | A v -> Y ^              | INVX2TR   | 0.097 |   0.233 |    0.374 | 
     | U1145                | C ^ -> Y v              | NAND3X1TR | 0.063 |   0.297 |    0.438 | 
     | U1146                | A v -> Y ^              | NAND2X2TR | 0.092 |   0.389 |    0.530 | 
     | U137                 | B ^ -> Y v              | NAND2X2TR | 0.109 |   0.498 |    0.639 | 
     | U107                 | A1 v -> Y ^             | OAI21X1TR | 0.331 |   0.829 |    0.970 | 
     | PLACEDFE_OFC120_n919 | A ^ -> Y v              | INVX2TR   | 0.139 |   0.968 |    1.110 | 
     | U1226                | B0 v -> Y v             | AO22X1TR  | 0.216 |   1.185 |    1.326 | 
     | clk_r_REG221_S1      | D v                     | DFFQX1TR  | 0.000 |   1.185 |    1.326 | 
     +-----------------------------------------------------------------------------------------+ 
Path 316: MET Setup Check with Pin clk_r_REG351_S1/CK 
Endpoint:   clk_r_REG351_S1/D     (^) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__1_ (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.012
- Setup                         0.104
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.308
- Arrival Time                  1.166
= Slack Time                    0.142
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.092
     = Beginpoint Arrival Time            0.192
     +------------------------------------------------------------------------------------------+ 
     |       Instance       |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                      |                         |            |       |  Time   |   Time   | 
     |----------------------+-------------------------+------------+-------+---------+----------| 
     |                      | pe_in_pk_wrb_addr__1_ ^ |            |       |   0.192 |    0.334 | 
     | U378                 | A ^ -> Y v              | INVX2TR    | 0.069 |   0.261 |    0.403 | 
     | U1145                | B v -> Y ^              | NAND3X1TR  | 0.089 |   0.350 |    0.492 | 
     | U1146                | A ^ -> Y v              | NAND2X2TR  | 0.068 |   0.418 |    0.560 | 
     | U137                 | B v -> Y ^              | NAND2X2TR  | 0.162 |   0.581 |    0.723 | 
     | U106                 | A1 ^ -> Y v             | OAI21X1TR  | 0.061 |   0.642 |    0.784 | 
     | PLACEDFE_OFC128_n916 | A v -> Y v              | CLKBUFX2TR | 0.196 |   0.838 |    0.980 | 
     | PLACEDFE_OFC129_n916 | A v -> Y ^              | INVX2TR    | 0.180 |   1.018 |    1.160 | 
     | U1317                | B0 ^ -> Y ^             | AO22X1TR   | 0.148 |   1.166 |    1.308 | 
     | clk_r_REG351_S1      | D ^                     | DFFQX1TR   | 0.000 |   1.166 |    1.308 | 
     +------------------------------------------------------------------------------------------+ 
Path 317: MET Setup Check with Pin clk_r_REG225_S1/CK 
Endpoint:   clk_r_REG225_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: reset             (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.000
- Setup                         0.104
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.297
- Arrival Time                  1.154
= Slack Time                    0.143
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.043
     = Beginpoint Arrival Time            0.143
     +---------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                               |             |            |       |  Time   |   Time   | 
     |-------------------------------+-------------+------------+-------+---------+----------| 
     |                               | reset ^     |            |       |   0.143 |    0.286 | 
     | PLACEDFE_OFC216_reset         | A ^ -> Y v  | INVX4TR    | 0.049 |   0.193 |    0.335 | 
     | PLACEDFE_OFC217_reset         | A v -> Y v  | CLKBUFX3TR | 0.211 |   0.403 |    0.546 | 
     | PLACEDFE_OFC31_FE_DBTN3_reset | A v -> Y v  | CLKBUFX2TR | 0.286 |   0.690 |    0.832 | 
     | U1196                         | B0 v -> Y ^ | OAI21X1TR  | 0.122 |   0.812 |    0.954 | 
     | PLACEDFE_OFC111_n926          | A ^ -> Y v  | INVX2TR    | 0.087 |   0.899 |    1.041 | 
     | PLACEDFE_OFC112_n926          | A v -> Y ^  | INVX2TR    | 0.126 |   1.024 |    1.167 | 
     | U1230                         | A0 ^ -> Y ^ | AO22X1TR   | 0.130 |   1.154 |    1.297 | 
     | clk_r_REG225_S1               | D ^         | DFFQX1TR   | 0.000 |   1.154 |    1.297 | 
     +---------------------------------------------------------------------------------------+ 
Path 318: MET Setup Check with Pin clk_r_REG203_S2/CK 
Endpoint:   clk_r_REG203_S2/D     (^) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_rdb_addr__1_ (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.011
- Setup                         0.110
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.301
- Arrival Time                  1.158
= Slack Time                    0.143
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.057
     = Beginpoint Arrival Time            0.157
     +-----------------------------------------------------------------------------------------------------------+ 
     |               Instance                |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                                       |                         |            |       |  Time   |   Time   | 
     |---------------------------------------+-------------------------+------------+-------+---------+----------| 
     |                                       | pe_in_pk_rdb_addr__1_ ^ |            |       |   0.157 |    0.300 | 
     | PLACEDFE_OCPC231_pe_in_pk_rdb_addr__1 | A ^ -> Y ^              | CLKBUFX2TR | 0.124 |   0.281 |    0.424 | 
     | U255                                  | A ^ -> Y ^              | AND2X2TR   | 0.079 |   0.360 |    0.502 | 
     | U653                                  | B ^ -> Y ^              | AND2X2TR   | 0.296 |   0.656 |    0.798 | 
     | PLACEDFE_OFC79_n155                   | A ^ -> Y v              | CLKINVX2TR | 0.093 |   0.749 |    0.891 | 
     | PLACEDFE_OFC80_n155                   | A v -> Y ^              | INVX2TR    | 0.217 |   0.965 |    1.108 | 
     | U1659                                 | A0 ^ -> Y v             | AOI22X1TR  | 0.083 |   1.048 |    1.190 | 
     | U1662                                 | B v -> Y ^              | NAND4X1TR  | 0.110 |   1.158 |    1.301 | 
     | clk_r_REG203_S2                       | D ^                     | DFFQX1TR   | 0.000 |   1.158 |    1.301 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 319: MET Setup Check with Pin clk_r_REG403_S2/CK 
Endpoint:   clk_r_REG403_S2/D     (^) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_rdb_addr__0_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.001
- Setup                         0.112
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.289
- Arrival Time                  1.146
= Slack Time                    0.143
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.133
     +---------------------------------------------------------------------------------------+ 
     |     Instance      |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                   |                         |            |       |  Time   |   Time   | 
     |-------------------+-------------------------+------------+-------+---------+----------| 
     |                   | pe_in_pk_rdb_addr__0_ v |            |       |   0.133 |    0.275 | 
     | U290              | A v -> Y ^              | INVX2TR    | 0.096 |   0.228 |    0.371 | 
     | U660              | AN ^ -> Y ^             | NOR3BX1TR  | 0.302 |   0.530 |    0.673 | 
     | PLACEDFE_OFC9_n64 | A ^ -> Y ^              | CLKBUFX2TR | 0.338 |   0.868 |    1.011 | 
     | U1645             | B0 ^ -> Y v             | AOI22X1TR  | 0.123 |   0.991 |    1.133 | 
     | U1646             | D v -> Y ^              | NAND4X1TR  | 0.156 |   1.146 |    1.289 | 
     | clk_r_REG403_S2   | D ^                     | DFFQX1TR   | 0.000 |   1.146 |    1.289 | 
     +---------------------------------------------------------------------------------------+ 
Path 320: MET Setup Check with Pin clk_r_REG273_S1/CK 
Endpoint:   clk_r_REG273_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__1_ (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.012
- Setup                         0.086
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.327
- Arrival Time                  1.184
= Slack Time                    0.143
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.092
     = Beginpoint Arrival Time            0.192
     +------------------------------------------------------------------------------------------+ 
     |       Instance       |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                      |                         |            |       |  Time   |   Time   | 
     |----------------------+-------------------------+------------+-------+---------+----------| 
     |                      | pe_in_pk_wrb_addr__1_ ^ |            |       |   0.192 |    0.335 | 
     | U378                 | A ^ -> Y v              | INVX2TR    | 0.069 |   0.261 |    0.405 | 
     | U1145                | B v -> Y ^              | NAND3X1TR  | 0.089 |   0.350 |    0.493 | 
     | U1146                | A ^ -> Y v              | NAND2X2TR  | 0.068 |   0.418 |    0.562 | 
     | U634                 | A v -> Y ^              | NAND2X1TR  | 0.281 |   0.699 |    0.842 | 
     | U117                 | A1 ^ -> Y v             | OAI21X1TR  | 0.086 |   0.785 |    0.928 | 
     | PLACEDFE_OFC130_n875 | A v -> Y ^              | INVX2TR    | 0.164 |   0.949 |    1.092 | 
     | PLACEDFE_OFC135_n875 | A ^ -> Y v              | CLKINVX2TR | 0.084 |   1.033 |    1.176 | 
     | U1234                | A0 v -> Y v             | AO22X1TR   | 0.151 |   1.184 |    1.327 | 
     | clk_r_REG273_S1      | D v                     | DFFQX1TR   | 0.000 |   1.184 |    1.327 | 
     +------------------------------------------------------------------------------------------+ 
Path 321: MET Setup Check with Pin clk_r_REG521_S1/CK 
Endpoint:   clk_r_REG521_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__2_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.012
- Setup                         0.086
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.327
- Arrival Time                  1.183
= Slack Time                    0.144
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.036
     = Beginpoint Arrival Time            0.136
     +-----------------------------------------------------------------------------------------+ 
     |       Instance       |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                      |                         |           |       |  Time   |   Time   | 
     |----------------------+-------------------------+-----------+-------+---------+----------| 
     |                      | pe_in_pk_wrb_addr__2_ v |           |       |   0.136 |    0.280 | 
     | U174                 | A v -> Y ^              | INVX2TR   | 0.097 |   0.233 |    0.377 | 
     | U1145                | C ^ -> Y v              | NAND3X1TR | 0.063 |   0.297 |    0.440 | 
     | U1146                | A v -> Y ^              | NAND2X2TR | 0.092 |   0.389 |    0.533 | 
     | U137                 | B ^ -> Y v              | NAND2X2TR | 0.109 |   0.498 |    0.642 | 
     | U107                 | A1 v -> Y ^             | OAI21X1TR | 0.331 |   0.829 |    0.973 | 
     | PLACEDFE_OFC120_n919 | A ^ -> Y v              | INVX2TR   | 0.139 |   0.968 |    1.112 | 
     | U1430                | B0 v -> Y v             | AO22X1TR  | 0.215 |   1.183 |    1.327 | 
     | clk_r_REG521_S1      | D v                     | DFFQX1TR  | 0.000 |   1.183 |    1.327 | 
     +-----------------------------------------------------------------------------------------+ 
Path 322: MET Setup Check with Pin clk_r_REG70_S3/CK 
Endpoint:   clk_r_REG70_S3/D  (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG509_S2/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.003
- Setup                         0.084
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.320
- Arrival Time                  1.175
= Slack Time                    0.145
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.004
     = Beginpoint Arrival Time       0.004
     +------------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                 |             |           |       |  Time   |   Time   | 
     |-----------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG509_S2 | CK ^        |           |       |   0.004 |    0.149 | 
     | clk_r_REG509_S2 | CK ^ -> Q v | DFFQX1TR  | 0.290 |   0.294 |    0.439 | 
     | U808            | B1 v -> Y v | AO22X4TR  | 0.191 |   0.485 |    0.630 | 
     | U516            | B v -> Y v  | XNOR2X1TR | 0.112 |   0.597 |    0.742 | 
     | U432            | A1 v -> Y ^ | OAI22X1TR | 0.161 |   0.758 |    0.903 | 
     | U355            | B ^ -> S ^  | ADDHX1TR  | 0.105 |   0.863 |    1.008 | 
     | U354            | A ^ -> Y ^  | OR2X2TR   | 0.094 |   0.957 |    1.102 | 
     | U1477           | A ^ -> Y v  | NAND2X1TR | 0.041 |   0.998 |    1.143 | 
     | U1478           | A v -> Y v  | XNOR2X1TR | 0.086 |   1.084 |    1.228 | 
     | U1479           | A v -> Y v  | AND2X2TR  | 0.091 |   1.175 |    1.320 | 
     | clk_r_REG70_S3  | D v         | DFFQX1TR  | 0.000 |   1.175 |    1.320 | 
     +------------------------------------------------------------------------+ 
Path 323: MET Setup Check with Pin clk_r_REG30_S1/CK 
Endpoint:   clk_r_REG30_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: reset            (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.004
- Setup                         0.103
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.301
- Arrival Time                  1.157
= Slack Time                    0.145
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.019
     = Beginpoint Arrival Time            0.119
     +-------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+---------+----------| 
     |                       | reset v     |            |       |   0.119 |    0.264 | 
     | PLACEDFE_OFC216_reset | A v -> Y ^  | INVX4TR    | 0.070 |   0.190 |    0.334 | 
     | PLACEDFE_OFC220_reset | A ^ -> Y v  | INVX4TR    | 0.069 |   0.258 |    0.403 | 
     | PLACEDFE_OFC225_reset | A v -> Y ^  | CLKINVX2TR | 0.129 |   0.388 |    0.532 | 
     | PLACEDFE_OFC229_reset | A ^ -> Y v  | CLKINVX2TR | 0.123 |   0.511 |    0.656 | 
     | U358                  | B v -> Y ^  | NOR2BX1TR  | 0.186 |   0.697 |    0.841 | 
     | U823                  | A ^ -> CO ^ | ADDHX1TR   | 0.127 |   0.823 |    0.968 | 
     | U818                  | B ^ -> S v  | ADDFX2TR   | 0.276 |   1.099 |    1.244 | 
     | U1474                 | A v -> Y ^  | NAND2X1TR  | 0.057 |   1.157 |    1.301 | 
     | clk_r_REG30_S1        | D ^         | DFFQX1TR   | 0.000 |   1.157 |    1.301 | 
     +-------------------------------------------------------------------------------+ 
Path 324: MET Setup Check with Pin clk_r_REG468_S1/CK 
Endpoint:   clk_r_REG468_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.013
- Setup                         0.086
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.327
- Arrival Time                  1.182
= Slack Time                    0.145
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.019
     = Beginpoint Arrival Time            0.119
     +---------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                               |             |            |       |  Time   |   Time   | 
     |-------------------------------+-------------+------------+-------+---------+----------| 
     |                               | reset v     |            |       |   0.119 |    0.264 | 
     | PLACEDFE_OFC216_reset         | A v -> Y ^  | INVX4TR    | 0.070 |   0.190 |    0.335 | 
     | PLACEDFE_OFC217_reset         | A ^ -> Y ^  | CLKBUFX3TR | 0.218 |   0.408 |    0.553 | 
     | PLACEDFE_OFC222_reset         | A ^ -> Y v  | CLKINVX2TR | 0.095 |   0.503 |    0.648 | 
     | PLACEDFE_OFC227_reset         | A v -> Y ^  | CLKINVX4TR | 0.100 |   0.602 |    0.747 | 
     | PLACEDFE_OFC29_FE_DBTN3_reset | A ^ -> Y ^  | BUFX4TR    | 0.145 |   0.748 |    0.893 | 
     | U300                          | B0 ^ -> Y v | OAI21X1TR  | 0.067 |   0.814 |    0.959 | 
     | PLACEDFE_OFC191_n928          | A v -> Y ^  | INVX2TR    | 0.167 |   0.981 |    1.126 | 
     | PLACEDFE_OFC193_n928          | A ^ -> Y v  | CLKINVX2TR | 0.049 |   1.031 |    1.176 | 
     | U564                          | A0 v -> Y v | AO22X1TR   | 0.151 |   1.182 |    1.327 | 
     | clk_r_REG468_S1               | D v         | DFFQX1TR   | 0.000 |   1.182 |    1.327 | 
     +---------------------------------------------------------------------------------------+ 
Path 325: MET Setup Check with Pin clk_r_REG343_S1/CK 
Endpoint:   clk_r_REG343_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.013
- Setup                         0.101
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.312
- Arrival Time                  1.167
= Slack Time                    0.145
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.019
     = Beginpoint Arrival Time            0.119
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                       |             |           |       |  Time   |   Time   | 
     |-----------------------+-------------+-----------+-------+---------+----------| 
     |                       | reset v     |           |       |   0.119 |    0.265 | 
     | PLACEDFE_OFC216_reset | A v -> Y ^  | INVX4TR   | 0.070 |   0.190 |    0.335 | 
     | PLACEDFE_OFC220_reset | A ^ -> Y v  | INVX4TR   | 0.069 |   0.258 |    0.404 | 
     | PLACEDFE_OFC4_reset   | A v -> Y v  | BUFX3TR   | 0.141 |   0.399 |    0.544 | 
     | PLACEDFE_OFC6_reset   | A v -> Y v  | BUFX4TR   | 0.136 |   0.535 |    0.680 | 
     | U281                  | B v -> Y ^  | NOR2BX1TR | 0.266 |   0.800 |    0.945 | 
     | PLACEDFE_OFC82_n944   | A ^ -> Y ^  | BUFX3TR   | 0.239 |   1.039 |    1.184 | 
     | U568                  | A1 ^ -> Y ^ | AO22X1TR  | 0.128 |   1.167 |    1.312 | 
     | clk_r_REG343_S1       | D ^         | DFFQX1TR  | 0.000 |   1.167 |    1.312 | 
     +------------------------------------------------------------------------------+ 
Path 326: MET Setup Check with Pin clk_r_REG192_S1/CK 
Endpoint:   clk_r_REG192_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.011
- Setup                         0.102
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.309
- Arrival Time                  1.163
= Slack Time                    0.146
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.019
     = Beginpoint Arrival Time            0.119
     +-------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+---------+----------| 
     |                       | reset v     |            |       |   0.119 |    0.265 | 
     | PLACEDFE_OFC216_reset | A v -> Y ^  | INVX4TR    | 0.070 |   0.190 |    0.335 | 
     | PLACEDFE_OFC220_reset | A ^ -> Y v  | INVX4TR    | 0.069 |   0.258 |    0.404 | 
     | PLACEDFE_OFC4_reset   | A v -> Y v  | BUFX3TR    | 0.141 |   0.399 |    0.545 | 
     | PLACEDFE_OFC6_reset   | A v -> Y v  | BUFX4TR    | 0.136 |   0.535 |    0.680 | 
     | U1148                 | B v -> Y ^  | NOR2BX2TR  | 0.213 |   0.748 |    0.893 | 
     | PLACEDFE_OFC63_n882   | A ^ -> Y v  | CLKINVX2TR | 0.097 |   0.845 |    0.990 | 
     | PLACEDFE_OFC64_n882   | A v -> Y ^  | INVX2TR    | 0.189 |   1.034 |    1.179 | 
     | U1162                 | A1 ^ -> Y ^ | AO22X1TR   | 0.130 |   1.163 |    1.309 | 
     | clk_r_REG192_S1       | D ^         | DFFQX1TR   | 0.000 |   1.163 |    1.309 | 
     +-------------------------------------------------------------------------------+ 
Path 327: MET Setup Check with Pin clk_r_REG239_S1/CK 
Endpoint:   clk_r_REG239_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__1_ (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.001
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.313
- Arrival Time                  1.168
= Slack Time                    0.146
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.092
     = Beginpoint Arrival Time            0.192
     +-----------------------------------------------------------------------------------------+ 
     |       Instance       |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                      |                         |           |       |  Time   |   Time   | 
     |----------------------+-------------------------+-----------+-------+---------+----------| 
     |                      | pe_in_pk_wrb_addr__1_ ^ |           |       |   0.192 |    0.338 | 
     | U378                 | A ^ -> Y v              | INVX2TR   | 0.069 |   0.262 |    0.407 | 
     | U1145                | B v -> Y ^              | NAND3X1TR | 0.089 |   0.350 |    0.496 | 
     | U1146                | A ^ -> Y v              | NAND2X2TR | 0.068 |   0.419 |    0.564 | 
     | U634                 | A v -> Y ^              | NAND2X1TR | 0.281 |   0.699 |    0.845 | 
     | U303                 | A1 ^ -> Y v             | OAI21X1TR | 0.080 |   0.779 |    0.925 | 
     | PLACEDFE_OFC161_n890 | A v -> Y ^              | INVX2TR   | 0.153 |   0.932 |    1.077 | 
     | PLACEDFE_OFC163_n890 | A ^ -> Y v              | INVX2TR   | 0.077 |   1.009 |    1.154 | 
     | U1213                | A0 v -> Y v             | AO22X1TR  | 0.159 |   1.168 |    1.313 | 
     | clk_r_REG239_S1      | D v                     | DFFQX1TR  | 0.000 |   1.168 |    1.313 | 
     +-----------------------------------------------------------------------------------------+ 
Path 328: MET Setup Check with Pin clk_r_REG336_S1/CK 
Endpoint:   clk_r_REG336_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.014
- Setup                         0.101
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.313
- Arrival Time                  1.167
= Slack Time                    0.146
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.019
     = Beginpoint Arrival Time            0.119
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                       |             |           |       |  Time   |   Time   | 
     |-----------------------+-------------+-----------+-------+---------+----------| 
     |                       | reset v     |           |       |   0.119 |    0.265 | 
     | PLACEDFE_OFC216_reset | A v -> Y ^  | INVX4TR   | 0.070 |   0.190 |    0.335 | 
     | PLACEDFE_OFC220_reset | A ^ -> Y v  | INVX4TR   | 0.069 |   0.258 |    0.404 | 
     | PLACEDFE_OFC4_reset   | A v -> Y v  | BUFX3TR   | 0.141 |   0.399 |    0.545 | 
     | PLACEDFE_OFC6_reset   | A v -> Y v  | BUFX4TR   | 0.136 |   0.535 |    0.680 | 
     | U281                  | B v -> Y ^  | NOR2BX1TR | 0.266 |   0.800 |    0.946 | 
     | PLACEDFE_OFC82_n944   | A ^ -> Y ^  | BUFX3TR   | 0.239 |   1.039 |    1.185 | 
     | U558                  | A1 ^ -> Y ^ | AO22X1TR  | 0.128 |   1.167 |    1.313 | 
     | clk_r_REG336_S1       | D ^         | DFFQX1TR  | 0.000 |   1.167 |    1.313 | 
     +------------------------------------------------------------------------------+ 
Path 329: MET Setup Check with Pin clk_r_REG198_S1/CK 
Endpoint:   clk_r_REG198_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.011
- Setup                         0.102
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.309
- Arrival Time                  1.163
= Slack Time                    0.146
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.019
     = Beginpoint Arrival Time            0.119
     +-------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+---------+----------| 
     |                       | reset v     |            |       |   0.119 |    0.266 | 
     | PLACEDFE_OFC216_reset | A v -> Y ^  | INVX4TR    | 0.070 |   0.190 |    0.336 | 
     | PLACEDFE_OFC220_reset | A ^ -> Y v  | INVX4TR    | 0.069 |   0.258 |    0.405 | 
     | PLACEDFE_OFC4_reset   | A v -> Y v  | BUFX3TR    | 0.141 |   0.399 |    0.545 | 
     | PLACEDFE_OFC6_reset   | A v -> Y v  | BUFX4TR    | 0.136 |   0.535 |    0.681 | 
     | U1148                 | B v -> Y ^  | NOR2BX2TR  | 0.213 |   0.748 |    0.894 | 
     | PLACEDFE_OFC63_n882   | A ^ -> Y v  | CLKINVX2TR | 0.097 |   0.845 |    0.991 | 
     | PLACEDFE_OFC64_n882   | A v -> Y ^  | INVX2TR    | 0.189 |   1.034 |    1.180 | 
     | U1172                 | A1 ^ -> Y ^ | AO22X1TR   | 0.130 |   1.163 |    1.309 | 
     | clk_r_REG198_S1       | D ^         | DFFQX1TR   | 0.000 |   1.163 |    1.309 | 
     +-------------------------------------------------------------------------------+ 
Path 330: MET Setup Check with Pin PE_top0_buff_mult_arr0_mult_x_27_clk_r_
REG118_S2/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG118_S2/D (^) checked with 
leading edge of 'clk'
Beginpoint: PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG137_S1/Q (v) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.001
- Setup                         0.110
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.291
- Arrival Time                  1.144
= Slack Time                    0.147
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.002
     = Beginpoint Arrival Time       0.002
     +---------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                  |             |           |       |  Time   |   Time   | 
     |--------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG137_S1 | CK ^        |           |       |   0.002 |    0.149 | 
     | PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG137_S1 | CK ^ -> Q v | DFFQX4TR  | 0.326 |   0.328 |    0.475 | 
     | U716                                             | B v -> Y v  | XNOR2X2TR | 0.161 |   0.489 |    0.636 | 
     | U309                                             | B v -> Y ^  | NOR2BX1TR | 0.233 |   0.721 |    0.869 | 
     | U748                                             | A ^ -> S ^  | ADDFHX4TR | 0.201 |   0.923 |    1.070 | 
     | U825                                             | CI ^ -> S v | ADDFHX4TR | 0.126 |   1.049 |    1.196 | 
     | U228                                             | A v -> Y ^  | NOR2X1TR  | 0.095 |   1.144 |    1.291 | 
     | PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG118_S2 | D ^         | DFFQX1TR  | 0.000 |   1.144 |    1.291 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 331: MET Setup Check with Pin clk_r_REG283_S1/CK 
Endpoint:   clk_r_REG283_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__1_ (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.001
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.314
- Arrival Time                  1.165
= Slack Time                    0.149
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.092
     = Beginpoint Arrival Time            0.192
     +-----------------------------------------------------------------------------------------+ 
     |       Instance       |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                      |                         |           |       |  Time   |   Time   | 
     |----------------------+-------------------------+-----------+-------+---------+----------| 
     |                      | pe_in_pk_wrb_addr__1_ ^ |           |       |   0.192 |    0.341 | 
     | U378                 | A ^ -> Y v              | INVX2TR   | 0.069 |   0.261 |    0.411 | 
     | U1145                | B v -> Y ^              | NAND3X1TR | 0.089 |   0.350 |    0.499 | 
     | U1146                | A ^ -> Y v              | NAND2X2TR | 0.068 |   0.418 |    0.568 | 
     | U634                 | A v -> Y ^              | NAND2X1TR | 0.281 |   0.699 |    0.848 | 
     | U303                 | A1 ^ -> Y v             | OAI21X1TR | 0.080 |   0.779 |    0.928 | 
     | PLACEDFE_OFC161_n890 | A v -> Y ^              | INVX2TR   | 0.153 |   0.932 |    1.081 | 
     | PLACEDFE_OFC163_n890 | A ^ -> Y v              | INVX2TR   | 0.077 |   1.009 |    1.158 | 
     | U1244                | A0 v -> Y v             | AO22X1TR  | 0.156 |   1.165 |    1.314 | 
     | clk_r_REG283_S1      | D v                     | DFFQX1TR  | 0.000 |   1.165 |    1.314 | 
     +-----------------------------------------------------------------------------------------+ 
Path 332: MET Setup Check with Pin clk_r_REG432_S1/CK 
Endpoint:   clk_r_REG432_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset             (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.011
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.323
- Arrival Time                  1.173
= Slack Time                    0.151
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.043
     = Beginpoint Arrival Time            0.143
     +---------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                               |             |            |       |  Time   |   Time   | 
     |-------------------------------+-------------+------------+-------+---------+----------| 
     |                               | reset ^     |            |       |   0.143 |    0.294 | 
     | PLACEDFE_OFC216_reset         | A ^ -> Y v  | INVX4TR    | 0.049 |   0.193 |    0.343 | 
     | PLACEDFE_OFC217_reset         | A v -> Y v  | CLKBUFX3TR | 0.211 |   0.403 |    0.554 | 
     | PLACEDFE_OFC222_reset         | A v -> Y ^  | CLKINVX2TR | 0.105 |   0.509 |    0.659 | 
     | PLACEDFE_OFC227_reset         | A ^ -> Y v  | CLKINVX4TR | 0.091 |   0.600 |    0.751 | 
     | PLACEDFE_OFC29_FE_DBTN3_reset | A v -> Y v  | BUFX4TR    | 0.128 |   0.728 |    0.878 | 
     | U1178                         | B0 v -> Y ^ | OAI21X1TR  | 0.071 |   0.798 |    0.949 | 
     | PLACEDFE_OFC205_n903          | A ^ -> Y v  | CLKINVX2TR | 0.151 |   0.950 |    1.100 | 
     | U1374                         | B0 v -> Y v | AO22X1TR   | 0.223 |   1.173 |    1.323 | 
     | clk_r_REG432_S1               | D v         | DFFQX1TR   | 0.000 |   1.173 |    1.323 | 
     +---------------------------------------------------------------------------------------+ 
Path 333: MET Setup Check with Pin clk_r_REG195_S1/CK 
Endpoint:   clk_r_REG195_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__1_ (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.001
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.314
- Arrival Time                  1.162
= Slack Time                    0.152
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.092
     = Beginpoint Arrival Time            0.192
     +-----------------------------------------------------------------------------------------+ 
     |       Instance       |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                      |                         |           |       |  Time   |   Time   | 
     |----------------------+-------------------------+-----------+-------+---------+----------| 
     |                      | pe_in_pk_wrb_addr__1_ ^ |           |       |   0.192 |    0.344 | 
     | U378                 | A ^ -> Y v              | INVX2TR   | 0.069 |   0.262 |    0.413 | 
     | U1145                | B v -> Y ^              | NAND3X1TR | 0.089 |   0.350 |    0.502 | 
     | U1146                | A ^ -> Y v              | NAND2X2TR | 0.068 |   0.419 |    0.570 | 
     | U634                 | A v -> Y ^              | NAND2X1TR | 0.281 |   0.699 |    0.851 | 
     | U303                 | A1 ^ -> Y v             | OAI21X1TR | 0.080 |   0.779 |    0.931 | 
     | PLACEDFE_OFC161_n890 | A v -> Y ^              | INVX2TR   | 0.153 |   0.932 |    1.084 | 
     | PLACEDFE_OFC163_n890 | A ^ -> Y v              | INVX2TR   | 0.077 |   1.009 |    1.160 | 
     | U1167                | A0 v -> Y v             | AO22X1TR  | 0.154 |   1.162 |    1.314 | 
     | clk_r_REG195_S1      | D v                     | DFFQX1TR  | 0.000 |   1.162 |    1.314 | 
     +-----------------------------------------------------------------------------------------+ 
Path 334: MET Setup Check with Pin clk_r_REG416_S1/CK 
Endpoint:   clk_r_REG416_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__1_ (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.001
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.314
- Arrival Time                  1.162
= Slack Time                    0.152
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.092
     = Beginpoint Arrival Time            0.192
     +------------------------------------------------------------------------------------------+ 
     |       Instance       |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                      |                         |            |       |  Time   |   Time   | 
     |----------------------+-------------------------+------------+-------+---------+----------| 
     |                      | pe_in_pk_wrb_addr__1_ ^ |            |       |   0.192 |    0.344 | 
     | U378                 | A ^ -> Y v              | INVX2TR    | 0.069 |   0.261 |    0.413 | 
     | U1145                | B v -> Y ^              | NAND3X1TR  | 0.089 |   0.350 |    0.502 | 
     | U1146                | A ^ -> Y v              | NAND2X2TR  | 0.068 |   0.418 |    0.570 | 
     | U634                 | A v -> Y ^              | NAND2X1TR  | 0.281 |   0.699 |    0.851 | 
     | U115                 | A1 ^ -> Y v             | OAI21X1TR  | 0.079 |   0.778 |    0.930 | 
     | PLACEDFE_OFC99_n894  | A v -> Y ^              | INVX2TR    | 0.159 |   0.937 |    1.089 | 
     | PLACEDFE_OFC102_n894 | A ^ -> Y v              | CLKINVX2TR | 0.075 |   1.011 |    1.163 | 
     | U1338                | A0 v -> Y v             | AO22X1TR   | 0.151 |   1.162 |    1.314 | 
     | clk_r_REG416_S1      | D v                     | DFFQX1TR   | 0.000 |   1.162 |    1.314 | 
     +------------------------------------------------------------------------------------------+ 
Path 335: MET Setup Check with Pin clk_r_REG476_S1/CK 
Endpoint:   clk_r_REG476_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset             (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.012
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.326
- Arrival Time                  1.174
= Slack Time                    0.152
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.043
     = Beginpoint Arrival Time            0.143
     +---------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                               |             |            |       |  Time   |   Time   | 
     |-------------------------------+-------------+------------+-------+---------+----------| 
     |                               | reset ^     |            |       |   0.143 |    0.296 | 
     | PLACEDFE_OFC216_reset         | A ^ -> Y v  | INVX4TR    | 0.049 |   0.193 |    0.345 | 
     | PLACEDFE_OFC217_reset         | A v -> Y v  | CLKBUFX3TR | 0.211 |   0.403 |    0.556 | 
     | PLACEDFE_OFC222_reset         | A v -> Y ^  | CLKINVX2TR | 0.105 |   0.509 |    0.661 | 
     | PLACEDFE_OFC227_reset         | A ^ -> Y v  | CLKINVX4TR | 0.091 |   0.600 |    0.752 | 
     | PLACEDFE_OFC29_FE_DBTN3_reset | A v -> Y v  | BUFX4TR    | 0.128 |   0.728 |    0.880 | 
     | U1178                         | B0 v -> Y ^ | OAI21X1TR  | 0.071 |   0.798 |    0.951 | 
     | PLACEDFE_OFC205_n903          | A ^ -> Y v  | CLKINVX2TR | 0.151 |   0.950 |    1.102 | 
     | U1405                         | B0 v -> Y v | AO22X1TR   | 0.224 |   1.174 |    1.326 | 
     | clk_r_REG476_S1               | D v         | DFFQX1TR   | 0.000 |   1.174 |    1.326 | 
     +---------------------------------------------------------------------------------------+ 
Path 336: MET Setup Check with Pin clk_r_REG193_S1/CK 
Endpoint:   clk_r_REG193_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.012
- Setup                         0.102
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.311
- Arrival Time                  1.158
= Slack Time                    0.152
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.019
     = Beginpoint Arrival Time            0.119
     +-------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+---------+----------| 
     |                       | reset v     |            |       |   0.119 |    0.272 | 
     | PLACEDFE_OFC216_reset | A v -> Y ^  | INVX4TR    | 0.070 |   0.190 |    0.342 | 
     | PLACEDFE_OFC220_reset | A ^ -> Y v  | INVX4TR    | 0.069 |   0.258 |    0.411 | 
     | PLACEDFE_OFC4_reset   | A v -> Y v  | BUFX3TR    | 0.141 |   0.399 |    0.552 | 
     | PLACEDFE_OFC6_reset   | A v -> Y v  | BUFX4TR    | 0.136 |   0.535 |    0.687 | 
     | U1148                 | B v -> Y ^  | NOR2BX2TR  | 0.213 |   0.748 |    0.900 | 
     | PLACEDFE_OFC63_n882   | A ^ -> Y v  | CLKINVX2TR | 0.097 |   0.845 |    0.997 | 
     | PLACEDFE_OFC64_n882   | A v -> Y ^  | INVX2TR    | 0.189 |   1.034 |    1.186 | 
     | U1163                 | A1 ^ -> Y ^ | AO22X1TR   | 0.125 |   1.158 |    1.311 | 
     | clk_r_REG193_S1       | D ^         | DFFQX1TR   | 0.000 |   1.158 |    1.311 | 
     +-------------------------------------------------------------------------------+ 
Path 337: MET Setup Check with Pin clk_r_REG541_S1/CK 
Endpoint:   clk_r_REG541_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__1_ (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.012
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.325
- Arrival Time                  1.172
= Slack Time                    0.153
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.092
     = Beginpoint Arrival Time            0.192
     +------------------------------------------------------------------------------------------+ 
     |       Instance       |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                      |                         |            |       |  Time   |   Time   | 
     |----------------------+-------------------------+------------+-------+---------+----------| 
     |                      | pe_in_pk_wrb_addr__1_ ^ |            |       |   0.192 |    0.345 | 
     | U378                 | A ^ -> Y v              | INVX2TR    | 0.069 |   0.261 |    0.414 | 
     | U1145                | B v -> Y ^              | NAND3X1TR  | 0.089 |   0.350 |    0.503 | 
     | U1146                | A ^ -> Y v              | NAND2X2TR  | 0.068 |   0.418 |    0.571 | 
     | U634                 | A v -> Y ^              | NAND2X1TR  | 0.281 |   0.699 |    0.852 | 
     | U113                 | A1 ^ -> Y v             | OAI21X1TR  | 0.085 |   0.784 |    0.937 | 
     | PLACEDFE_OFC150_n876 | A v -> Y ^              | INVX2TR    | 0.186 |   0.970 |    1.123 | 
     | PLACEDFE_OFC151_n876 | A ^ -> Y v              | CLKINVX2TR | 0.049 |   1.019 |    1.172 | 
     | U1436                | A0 v -> Y v             | AO22X1TR   | 0.153 |   1.172 |    1.325 | 
     | clk_r_REG541_S1      | D v                     | DFFQX1TR   | 0.000 |   1.172 |    1.325 | 
     +------------------------------------------------------------------------------------------+ 
Path 338: MET Setup Check with Pin clk_r_REG459_S1/CK 
Endpoint:   clk_r_REG459_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__1_ (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.001
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.314
- Arrival Time                  1.161
= Slack Time                    0.153
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.092
     = Beginpoint Arrival Time            0.192
     +-----------------------------------------------------------------------------------------+ 
     |       Instance       |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                      |                         |           |       |  Time   |   Time   | 
     |----------------------+-------------------------+-----------+-------+---------+----------| 
     |                      | pe_in_pk_wrb_addr__1_ ^ |           |       |   0.192 |    0.345 | 
     | U378                 | A ^ -> Y v              | INVX2TR   | 0.069 |   0.261 |    0.414 | 
     | U1145                | B v -> Y ^              | NAND3X1TR | 0.089 |   0.350 |    0.503 | 
     | U1146                | A ^ -> Y v              | NAND2X2TR | 0.068 |   0.418 |    0.571 | 
     | U634                 | A v -> Y ^              | NAND2X1TR | 0.281 |   0.699 |    0.852 | 
     | U303                 | A1 ^ -> Y v             | OAI21X1TR | 0.080 |   0.779 |    0.932 | 
     | PLACEDFE_OFC161_n890 | A v -> Y ^              | INVX2TR   | 0.153 |   0.932 |    1.085 | 
     | PLACEDFE_OFC163_n890 | A ^ -> Y v              | INVX2TR   | 0.077 |   1.009 |    1.161 | 
     | U1368                | A0 v -> Y v             | AO22X1TR  | 0.152 |   1.161 |    1.314 | 
     | clk_r_REG459_S1      | D v                     | DFFQX1TR  | 0.000 |   1.161 |    1.314 | 
     +-----------------------------------------------------------------------------------------+ 
Path 339: MET Setup Check with Pin clk_r_REG172_S1/CK 
Endpoint:   clk_r_REG172_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.012
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.325
- Arrival Time                  1.172
= Slack Time                    0.153
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.019
     = Beginpoint Arrival Time            0.119
     +---------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                               |             |            |       |  Time   |   Time   | 
     |-------------------------------+-------------+------------+-------+---------+----------| 
     |                               | reset v     |            |       |   0.119 |    0.272 | 
     | PLACEDFE_OFC216_reset         | A v -> Y ^  | INVX4TR    | 0.070 |   0.190 |    0.343 | 
     | PLACEDFE_OFC217_reset         | A ^ -> Y ^  | CLKBUFX3TR | 0.218 |   0.408 |    0.561 | 
     | PLACEDFE_OFC30_FE_DBTN3_reset | A ^ -> Y ^  | CLKBUFX2TR | 0.201 |   0.609 |    0.762 | 
     | U114                          | B0 ^ -> Y v | OAI21X1TR  | 0.076 |   0.685 |    0.838 | 
     | PLACEDFE_OFC168_n909          | A v -> Y ^  | INVX2TR    | 0.199 |   0.885 |    1.038 | 
     | PLACEDFE_OFC170_n909          | A ^ -> Y v  | CLKINVX2TR | 0.117 |   1.002 |    1.155 | 
     | U1185                         | A0 v -> Y v | AO22X1TR   | 0.170 |   1.172 |    1.325 | 
     | clk_r_REG172_S1               | D v         | DFFQX1TR   | 0.000 |   1.172 |    1.325 | 
     +---------------------------------------------------------------------------------------+ 
Path 340: MET Setup Check with Pin clk_r_REG175_S1/CK 
Endpoint:   clk_r_REG175_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.012
- Setup                         0.101
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.312
- Arrival Time                  1.158
= Slack Time                    0.153
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.019
     = Beginpoint Arrival Time            0.119
     +-------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+---------+----------| 
     |                       | reset v     |            |       |   0.119 |    0.273 | 
     | PLACEDFE_OFC216_reset | A v -> Y ^  | INVX4TR    | 0.070 |   0.190 |    0.343 | 
     | PLACEDFE_OFC220_reset | A ^ -> Y v  | INVX4TR    | 0.069 |   0.258 |    0.412 | 
     | PLACEDFE_OFC4_reset   | A v -> Y v  | BUFX3TR    | 0.141 |   0.399 |    0.552 | 
     | PLACEDFE_OFC6_reset   | A v -> Y v  | BUFX4TR    | 0.136 |   0.535 |    0.688 | 
     | U1148                 | B v -> Y ^  | NOR2BX2TR  | 0.213 |   0.748 |    0.901 | 
     | PLACEDFE_OFC63_n882   | A ^ -> Y v  | CLKINVX2TR | 0.097 |   0.845 |    0.998 | 
     | PLACEDFE_OFC64_n882   | A v -> Y ^  | INVX2TR    | 0.189 |   1.034 |    1.187 | 
     | U1188                 | A1 ^ -> Y ^ | AO22X1TR   | 0.125 |   1.158 |    1.312 | 
     | clk_r_REG175_S1       | D ^         | DFFQX1TR   | 0.000 |   1.158 |    1.312 | 
     +-------------------------------------------------------------------------------+ 
Path 341: MET Setup Check with Pin clk_r_REG528_S1/CK 
Endpoint:   clk_r_REG528_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset             (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.012
- Setup                         0.086
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.326
- Arrival Time                  1.172
= Slack Time                    0.154
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.043
     = Beginpoint Arrival Time            0.143
     +---------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                               |             |            |       |  Time   |   Time   | 
     |-------------------------------+-------------+------------+-------+---------+----------| 
     |                               | reset ^     |            |       |   0.143 |    0.297 | 
     | PLACEDFE_OFC216_reset         | A ^ -> Y v  | INVX4TR    | 0.049 |   0.193 |    0.346 | 
     | PLACEDFE_OFC217_reset         | A v -> Y v  | CLKBUFX3TR | 0.211 |   0.403 |    0.557 | 
     | PLACEDFE_OFC222_reset         | A v -> Y ^  | CLKINVX2TR | 0.105 |   0.509 |    0.663 | 
     | PLACEDFE_OFC227_reset         | A ^ -> Y v  | CLKINVX4TR | 0.091 |   0.600 |    0.754 | 
     | PLACEDFE_OFC29_FE_DBTN3_reset | A v -> Y v  | BUFX4TR    | 0.128 |   0.728 |    0.881 | 
     | U1178                         | B0 v -> Y ^ | OAI21X1TR  | 0.071 |   0.798 |    0.952 | 
     | PLACEDFE_OFC205_n903          | A ^ -> Y v  | CLKINVX2TR | 0.151 |   0.950 |    1.103 | 
     | U1423                         | B0 v -> Y v | AO22X1TR   | 0.223 |   1.172 |    1.326 | 
     | clk_r_REG528_S1               | D v         | DFFQX1TR   | 0.000 |   1.172 |    1.326 | 
     +---------------------------------------------------------------------------------------+ 
Path 342: MET Setup Check with Pin clk_r_REG505_S1/CK 
Endpoint:   clk_r_REG505_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__2_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.011
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.323
- Arrival Time                  1.169
= Slack Time                    0.154
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.036
     = Beginpoint Arrival Time            0.136
     +------------------------------------------------------------------------------------+ 
     |    Instance     |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                 |                         |           |       |  Time   |   Time   | 
     |-----------------+-------------------------+-----------+-------+---------+----------| 
     |                 | pe_in_pk_wrb_addr__2_ v |           |       |   0.136 |    0.291 | 
     | U174            | A v -> Y ^              | INVX2TR   | 0.097 |   0.233 |    0.387 | 
     | U1145           | C ^ -> Y v              | NAND3X1TR | 0.063 |   0.297 |    0.451 | 
     | U1146           | A v -> Y ^              | NAND2X2TR | 0.092 |   0.389 |    0.543 | 
     | U129            | B ^ -> Y v              | NAND2X2TR | 0.123 |   0.512 |    0.666 | 
     | U323            | A0 v -> Y ^             | OAI21X2TR | 0.303 |   0.815 |    0.970 | 
     | U1169           | A ^ -> Y v              | INVX2TR   | 0.137 |   0.952 |    1.106 | 
     | U1401           | B0 v -> Y v             | AO22X1TR  | 0.217 |   1.169 |    1.323 | 
     | clk_r_REG505_S1 | D v                     | DFFQX1TR  | 0.000 |   1.169 |    1.323 | 
     +------------------------------------------------------------------------------------+ 
Path 343: MET Setup Check with Pin clk_r_REG128_S1/CK 
Endpoint:   clk_r_REG128_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.013
- Setup                         0.085
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.328
- Arrival Time                  1.173
= Slack Time                    0.155
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.019
     = Beginpoint Arrival Time            0.119
     +---------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                               |             |            |       |  Time   |   Time   | 
     |-------------------------------+-------------+------------+-------+---------+----------| 
     |                               | reset v     |            |       |   0.119 |    0.274 | 
     | PLACEDFE_OFC216_reset         | A v -> Y ^  | INVX4TR    | 0.070 |   0.190 |    0.344 | 
     | PLACEDFE_OFC217_reset         | A ^ -> Y ^  | CLKBUFX3TR | 0.218 |   0.408 |    0.563 | 
     | PLACEDFE_OFC222_reset         | A ^ -> Y v  | CLKINVX2TR | 0.095 |   0.503 |    0.657 | 
     | PLACEDFE_OFC227_reset         | A v -> Y ^  | CLKINVX4TR | 0.100 |   0.602 |    0.757 | 
     | PLACEDFE_OFC29_FE_DBTN3_reset | A ^ -> Y ^  | BUFX4TR    | 0.145 |   0.748 |    0.902 | 
     | U300                          | B0 ^ -> Y v | OAI21X1TR  | 0.067 |   0.814 |    0.969 | 
     | PLACEDFE_OFC191_n928          | A v -> Y ^  | INVX2TR    | 0.167 |   0.981 |    1.136 | 
     | PLACEDFE_OFC194_n928          | A ^ -> Y v  | CLKINVX2TR | 0.045 |   1.027 |    1.181 | 
     | U216                          | A0 v -> Y v | AO22X1TR   | 0.146 |   1.173 |    1.328 | 
     | clk_r_REG128_S1               | D v         | DFFQX1TR   | 0.000 |   1.173 |    1.328 | 
     +---------------------------------------------------------------------------------------+ 
Path 344: MET Setup Check with Pin clk_r_REG431_S1/CK 
Endpoint:   clk_r_REG431_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset             (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.010
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.324
- Arrival Time                  1.169
= Slack Time                    0.155
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.043
     = Beginpoint Arrival Time            0.143
     +---------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                               |             |            |       |  Time   |   Time   | 
     |-------------------------------+-------------+------------+-------+---------+----------| 
     |                               | reset ^     |            |       |   0.143 |    0.298 | 
     | PLACEDFE_OFC216_reset         | A ^ -> Y v  | INVX4TR    | 0.049 |   0.193 |    0.347 | 
     | PLACEDFE_OFC217_reset         | A v -> Y v  | CLKBUFX3TR | 0.211 |   0.403 |    0.558 | 
     | PLACEDFE_OFC222_reset         | A v -> Y ^  | CLKINVX2TR | 0.105 |   0.509 |    0.664 | 
     | PLACEDFE_OFC227_reset         | A ^ -> Y v  | CLKINVX4TR | 0.091 |   0.600 |    0.755 | 
     | PLACEDFE_OFC29_FE_DBTN3_reset | A v -> Y v  | BUFX4TR    | 0.128 |   0.728 |    0.882 | 
     | U645                          | B0 v -> Y ^ | OAI21X1TR  | 0.071 |   0.798 |    0.953 | 
     | PLACEDFE_OFC186_n902          | A ^ -> Y v  | CLKINVX2TR | 0.150 |   0.949 |    1.104 | 
     | U572                          | B0 v -> Y v | AO22X1TR   | 0.220 |   1.169 |    1.324 | 
     | clk_r_REG431_S1               | D v         | DFFQX1TR   | 0.000 |   1.169 |    1.324 | 
     +---------------------------------------------------------------------------------------+ 
Path 345: MET Setup Check with Pin clk_r_REG406_S1/CK 
Endpoint:   clk_r_REG406_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__1_ (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.012
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.326
- Arrival Time                  1.171
= Slack Time                    0.155
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.092
     = Beginpoint Arrival Time            0.192
     +------------------------------------------------------------------------------------------+ 
     |       Instance       |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                      |                         |            |       |  Time   |   Time   | 
     |----------------------+-------------------------+------------+-------+---------+----------| 
     |                      | pe_in_pk_wrb_addr__1_ ^ |            |       |   0.192 |    0.347 | 
     | U378                 | A ^ -> Y v              | INVX2TR    | 0.069 |   0.261 |    0.416 | 
     | U1145                | B v -> Y ^              | NAND3X1TR  | 0.089 |   0.350 |    0.505 | 
     | U1146                | A ^ -> Y v              | NAND2X2TR  | 0.068 |   0.418 |    0.573 | 
     | U634                 | A v -> Y ^              | NAND2X1TR  | 0.281 |   0.699 |    0.854 | 
     | U113                 | A1 ^ -> Y v             | OAI21X1TR  | 0.085 |   0.784 |    0.939 | 
     | PLACEDFE_OFC150_n876 | A v -> Y ^              | INVX2TR    | 0.186 |   0.970 |    1.125 | 
     | PLACEDFE_OFC155_n876 | A ^ -> Y v              | CLKINVX2TR | 0.050 |   1.020 |    1.174 | 
     | U1328                | A0 v -> Y v             | AO22X1TR   | 0.151 |   1.171 |    1.326 | 
     | clk_r_REG406_S1      | D v                     | DFFQX1TR   | 0.000 |   1.171 |    1.326 | 
     +------------------------------------------------------------------------------------------+ 
Path 346: MET Setup Check with Pin clk_r_REG197_S1/CK 
Endpoint:   clk_r_REG197_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.011
- Setup                         0.102
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.310
- Arrival Time                  1.155
= Slack Time                    0.155
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.019
     = Beginpoint Arrival Time            0.119
     +-------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+---------+----------| 
     |                       | reset v     |            |       |   0.119 |    0.274 | 
     | PLACEDFE_OFC216_reset | A v -> Y ^  | INVX4TR    | 0.070 |   0.190 |    0.345 | 
     | PLACEDFE_OFC220_reset | A ^ -> Y v  | INVX4TR    | 0.069 |   0.258 |    0.413 | 
     | PLACEDFE_OFC4_reset   | A v -> Y v  | BUFX3TR    | 0.141 |   0.399 |    0.554 | 
     | PLACEDFE_OFC6_reset   | A v -> Y v  | BUFX4TR    | 0.136 |   0.535 |    0.690 | 
     | U1148                 | B v -> Y ^  | NOR2BX2TR  | 0.213 |   0.748 |    0.903 | 
     | PLACEDFE_OFC63_n882   | A ^ -> Y v  | CLKINVX2TR | 0.097 |   0.845 |    1.000 | 
     | PLACEDFE_OFC64_n882   | A v -> Y ^  | INVX2TR    | 0.189 |   1.034 |    1.189 | 
     | U1170                 | A1 ^ -> Y ^ | AO22X1TR   | 0.121 |   1.155 |    1.310 | 
     | clk_r_REG197_S1       | D ^         | DFFQX1TR   | 0.000 |   1.155 |    1.310 | 
     +-------------------------------------------------------------------------------+ 
Path 347: MET Setup Check with Pin clk_r_REG318_S1/CK 
Endpoint:   clk_r_REG318_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__1_ (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.012
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.326
- Arrival Time                  1.171
= Slack Time                    0.155
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.092
     = Beginpoint Arrival Time            0.192
     +------------------------------------------------------------------------------------------+ 
     |       Instance       |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                      |                         |            |       |  Time   |   Time   | 
     |----------------------+-------------------------+------------+-------+---------+----------| 
     |                      | pe_in_pk_wrb_addr__1_ ^ |            |       |   0.192 |    0.347 | 
     | U378                 | A ^ -> Y v              | INVX2TR    | 0.069 |   0.261 |    0.417 | 
     | U1145                | B v -> Y ^              | NAND3X1TR  | 0.089 |   0.350 |    0.505 | 
     | U1146                | A ^ -> Y v              | NAND2X2TR  | 0.068 |   0.418 |    0.574 | 
     | U634                 | A v -> Y ^              | NAND2X1TR  | 0.281 |   0.699 |    0.854 | 
     | U113                 | A1 ^ -> Y v             | OAI21X1TR  | 0.085 |   0.784 |    0.939 | 
     | PLACEDFE_OFC150_n876 | A v -> Y ^              | INVX2TR    | 0.186 |   0.970 |    1.125 | 
     | PLACEDFE_OFC157_n876 | A ^ -> Y v              | CLKINVX2TR | 0.050 |   1.020 |    1.175 | 
     | U1266                | A0 v -> Y v             | AO22X1TR   | 0.151 |   1.171 |    1.326 | 
     | clk_r_REG318_S1      | D v                     | DFFQX1TR   | 0.000 |   1.171 |    1.326 | 
     +------------------------------------------------------------------------------------------+ 
Path 348: MET Setup Check with Pin clk_r_REG439_S1/CK 
Endpoint:   clk_r_REG439_S1/D     (^) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__1_ (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.012
- Setup                         0.102
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.310
- Arrival Time                  1.154
= Slack Time                    0.156
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.092
     = Beginpoint Arrival Time            0.192
     +------------------------------------------------------------------------------------------+ 
     |       Instance       |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                      |                         |            |       |  Time   |   Time   | 
     |----------------------+-------------------------+------------+-------+---------+----------| 
     |                      | pe_in_pk_wrb_addr__1_ ^ |            |       |   0.192 |    0.348 | 
     | U378                 | A ^ -> Y v              | INVX2TR    | 0.069 |   0.261 |    0.418 | 
     | U1145                | B v -> Y ^              | NAND3X1TR  | 0.089 |   0.350 |    0.506 | 
     | U1146                | A ^ -> Y v              | NAND2X2TR  | 0.068 |   0.418 |    0.575 | 
     | U137                 | B v -> Y ^              | NAND2X2TR  | 0.162 |   0.581 |    0.737 | 
     | U106                 | A1 ^ -> Y v             | OAI21X1TR  | 0.061 |   0.642 |    0.798 | 
     | PLACEDFE_OFC128_n916 | A v -> Y v              | CLKBUFX2TR | 0.196 |   0.838 |    0.994 | 
     | PLACEDFE_OFC129_n916 | A v -> Y ^              | INVX2TR    | 0.180 |   1.018 |    1.174 | 
     | U1379                | B0 ^ -> Y ^             | AO22X1TR   | 0.136 |   1.154 |    1.310 | 
     | clk_r_REG439_S1      | D ^                     | DFFQX1TR   | 0.000 |   1.154 |    1.310 | 
     +------------------------------------------------------------------------------------------+ 
Path 349: MET Setup Check with Pin clk_r_REG194_S1/CK 
Endpoint:   clk_r_REG194_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.012
- Setup                         0.101
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.311
- Arrival Time                  1.155
= Slack Time                    0.156
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.019
     = Beginpoint Arrival Time            0.119
     +-------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+---------+----------| 
     |                       | reset v     |            |       |   0.119 |    0.276 | 
     | PLACEDFE_OFC216_reset | A v -> Y ^  | INVX4TR    | 0.070 |   0.190 |    0.346 | 
     | PLACEDFE_OFC220_reset | A ^ -> Y v  | INVX4TR    | 0.069 |   0.258 |    0.415 | 
     | PLACEDFE_OFC4_reset   | A v -> Y v  | BUFX3TR    | 0.141 |   0.399 |    0.555 | 
     | PLACEDFE_OFC6_reset   | A v -> Y v  | BUFX4TR    | 0.136 |   0.535 |    0.691 | 
     | U1148                 | B v -> Y ^  | NOR2BX2TR  | 0.213 |   0.748 |    0.904 | 
     | PLACEDFE_OFC63_n882   | A ^ -> Y v  | CLKINVX2TR | 0.097 |   0.845 |    1.001 | 
     | PLACEDFE_OFC64_n882   | A v -> Y ^  | INVX2TR    | 0.189 |   1.034 |    1.190 | 
     | U1164                 | A1 ^ -> Y ^ | AO22X1TR   | 0.121 |   1.155 |    1.311 | 
     | clk_r_REG194_S1       | D ^         | DFFQX1TR   | 0.000 |   1.155 |    1.311 | 
     +-------------------------------------------------------------------------------+ 
Path 350: MET Setup Check with Pin clk_r_REG216_S1/CK 
Endpoint:   clk_r_REG216_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.012
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.325
- Arrival Time                  1.168
= Slack Time                    0.157
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.019
     = Beginpoint Arrival Time            0.119
     +---------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                               |             |            |       |  Time   |   Time   | 
     |-------------------------------+-------------+------------+-------+---------+----------| 
     |                               | reset v     |            |       |   0.119 |    0.277 | 
     | PLACEDFE_OFC216_reset         | A v -> Y ^  | INVX4TR    | 0.070 |   0.190 |    0.347 | 
     | PLACEDFE_OFC217_reset         | A ^ -> Y ^  | CLKBUFX3TR | 0.218 |   0.408 |    0.565 | 
     | PLACEDFE_OFC30_FE_DBTN3_reset | A ^ -> Y ^  | CLKBUFX2TR | 0.201 |   0.609 |    0.766 | 
     | U114                          | B0 ^ -> Y v | OAI21X1TR  | 0.076 |   0.685 |    0.843 | 
     | PLACEDFE_OFC168_n909          | A v -> Y ^  | INVX2TR    | 0.199 |   0.885 |    1.042 | 
     | PLACEDFE_OFC170_n909          | A ^ -> Y v  | CLKINVX2TR | 0.117 |   1.002 |    1.159 | 
     | U1222                         | A0 v -> Y v | AO22X1TR   | 0.166 |   1.168 |    1.325 | 
     | clk_r_REG216_S1               | D v         | DFFQX1TR   | 0.000 |   1.168 |    1.325 | 
     +---------------------------------------------------------------------------------------+ 
Path 351: MET Setup Check with Pin clk_r_REG0_S1/CK 
Endpoint:   clk_r_REG0_S1/D       (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__2_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.011
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.324
- Arrival Time                  1.166
= Slack Time                    0.157
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.036
     = Beginpoint Arrival Time            0.136
     +----------------------------------------------------------------------------------+ 
     |   Instance    |           Arc           |   Cell    | Delay | Arrival | Required | 
     |               |                         |           |       |  Time   |   Time   | 
     |---------------+-------------------------+-----------+-------+---------+----------| 
     |               | pe_in_pk_wrb_addr__2_ v |           |       |   0.136 |    0.294 | 
     | U174          | A v -> Y ^              | INVX2TR   | 0.097 |   0.233 |    0.391 | 
     | U1145         | C ^ -> Y v              | NAND3X1TR | 0.063 |   0.297 |    0.454 | 
     | U1146         | A v -> Y ^              | NAND2X2TR | 0.092 |   0.389 |    0.546 | 
     | U129          | B ^ -> Y v              | NAND2X2TR | 0.123 |   0.512 |    0.669 | 
     | U323          | A0 v -> Y ^             | OAI21X2TR | 0.303 |   0.815 |    0.973 | 
     | U1169         | A ^ -> Y v              | INVX2TR   | 0.137 |   0.952 |    1.109 | 
     | U1420         | B0 v -> Y v             | AO22X1TR  | 0.215 |   1.166 |    1.324 | 
     | clk_r_REG0_S1 | D v                     | DFFQX1TR  | 0.000 |   1.166 |    1.324 | 
     +----------------------------------------------------------------------------------+ 
Path 352: MET Setup Check with Pin clk_r_REG461_S1/CK 
Endpoint:   clk_r_REG461_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__2_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.011
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.324
- Arrival Time                  1.166
= Slack Time                    0.158
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.036
     = Beginpoint Arrival Time            0.136
     +------------------------------------------------------------------------------------+ 
     |    Instance     |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                 |                         |           |       |  Time   |   Time   | 
     |-----------------+-------------------------+-----------+-------+---------+----------| 
     |                 | pe_in_pk_wrb_addr__2_ v |           |       |   0.136 |    0.294 | 
     | U174            | A v -> Y ^              | INVX2TR   | 0.097 |   0.233 |    0.391 | 
     | U1145           | C ^ -> Y v              | NAND3X1TR | 0.063 |   0.297 |    0.454 | 
     | U1146           | A v -> Y ^              | NAND2X2TR | 0.092 |   0.389 |    0.547 | 
     | U129            | B ^ -> Y v              | NAND2X2TR | 0.123 |   0.512 |    0.669 | 
     | U323            | A0 v -> Y ^             | OAI21X2TR | 0.303 |   0.815 |    0.973 | 
     | U1169           | A ^ -> Y v              | INVX2TR   | 0.137 |   0.952 |    1.109 | 
     | U1370           | B0 v -> Y v             | AO22X1TR  | 0.214 |   1.166 |    1.324 | 
     | clk_r_REG461_S1 | D v                     | DFFQX1TR  | 0.000 |   1.166 |    1.324 | 
     +------------------------------------------------------------------------------------+ 
Path 353: MET Setup Check with Pin clk_r_REG199_S1/CK 
Endpoint:   clk_r_REG199_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__1_ (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.001
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.313
- Arrival Time                  1.154
= Slack Time                    0.159
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.092
     = Beginpoint Arrival Time            0.192
     +----------------------------------------------------------------------------------------+ 
     |      Instance       |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                     |                         |           |       |  Time   |   Time   | 
     |---------------------+-------------------------+-----------+-------+---------+----------| 
     |                     | pe_in_pk_wrb_addr__1_ ^ |           |       |   0.192 |    0.351 | 
     | U378                | A ^ -> Y v              | INVX2TR   | 0.069 |   0.261 |    0.421 | 
     | U1145               | B v -> Y ^              | NAND3X1TR | 0.089 |   0.350 |    0.510 | 
     | U1146               | A ^ -> Y v              | NAND2X2TR | 0.068 |   0.418 |    0.578 | 
     | U634                | A v -> Y ^              | NAND2X1TR | 0.281 |   0.699 |    0.858 | 
     | U120                | A1 ^ -> Y v             | OAI21X1TR | 0.081 |   0.780 |    0.940 | 
     | PLACEDFE_OFC90_n897 | A v -> Y ^              | INVX2TR   | 0.141 |   0.921 |    1.080 | 
     | PLACEDFE_OFC93_n897 | A ^ -> Y v              | INVX2TR   | 0.072 |   0.994 |    1.153 | 
     | U1173               | A0 v -> Y v             | AO22X1TR  | 0.160 |   1.154 |    1.313 | 
     | clk_r_REG199_S1     | D v                     | DFFQX1TR  | 0.000 |   1.154 |    1.313 | 
     +----------------------------------------------------------------------------------------+ 
Path 354: MET Setup Check with Pin clk_r_REG401_S1/CK 
Endpoint:   clk_r_REG401_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: reset             (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.000
- Setup                         0.102
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.298
- Arrival Time                  1.138
= Slack Time                    0.160
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.043
     = Beginpoint Arrival Time            0.143
     +---------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                               |             |            |       |  Time   |   Time   | 
     |-------------------------------+-------------+------------+-------+---------+----------| 
     |                               | reset ^     |            |       |   0.143 |    0.303 | 
     | PLACEDFE_OFC216_reset         | A ^ -> Y v  | INVX4TR    | 0.049 |   0.193 |    0.352 | 
     | PLACEDFE_OFC217_reset         | A v -> Y v  | CLKBUFX3TR | 0.211 |   0.403 |    0.563 | 
     | PLACEDFE_OFC31_FE_DBTN3_reset | A v -> Y v  | CLKBUFX2TR | 0.286 |   0.690 |    0.849 | 
     | U1196                         | B0 v -> Y ^ | OAI21X1TR  | 0.122 |   0.812 |    0.971 | 
     | PLACEDFE_OFC111_n926          | A ^ -> Y v  | INVX2TR    | 0.087 |   0.899 |    1.058 | 
     | PLACEDFE_OFC112_n926          | A v -> Y ^  | INVX2TR    | 0.126 |   1.024 |    1.184 | 
     | U1354                         | A0 ^ -> Y ^ | AO22X1TR   | 0.114 |   1.138 |    1.298 | 
     | clk_r_REG401_S1               | D ^         | DFFQX1TR   | 0.000 |   1.138 |    1.298 | 
     +---------------------------------------------------------------------------------------+ 
Path 355: MET Setup Check with Pin clk_r_REG483_S1/CK 
Endpoint:   clk_r_REG483_S1/D     (^) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__1_ (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.012
- Setup                         0.102
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.310
- Arrival Time                  1.151
= Slack Time                    0.160
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.092
     = Beginpoint Arrival Time            0.192
     +------------------------------------------------------------------------------------------+ 
     |       Instance       |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                      |                         |            |       |  Time   |   Time   | 
     |----------------------+-------------------------+------------+-------+---------+----------| 
     |                      | pe_in_pk_wrb_addr__1_ ^ |            |       |   0.192 |    0.352 | 
     | U378                 | A ^ -> Y v              | INVX2TR    | 0.069 |   0.261 |    0.421 | 
     | U1145                | B v -> Y ^              | NAND3X1TR  | 0.089 |   0.350 |    0.510 | 
     | U1146                | A ^ -> Y v              | NAND2X2TR  | 0.068 |   0.418 |    0.578 | 
     | U137                 | B v -> Y ^              | NAND2X2TR  | 0.162 |   0.581 |    0.740 | 
     | U106                 | A1 ^ -> Y v             | OAI21X1TR  | 0.061 |   0.642 |    0.801 | 
     | PLACEDFE_OFC128_n916 | A v -> Y v              | CLKBUFX2TR | 0.196 |   0.838 |    0.998 | 
     | PLACEDFE_OFC129_n916 | A v -> Y ^              | INVX2TR    | 0.180 |   1.018 |    1.178 | 
     | U1410                | B0 ^ -> Y ^             | AO22X1TR   | 0.133 |   1.151 |    1.310 | 
     | clk_r_REG483_S1      | D ^                     | DFFQX1TR   | 0.000 |   1.151 |    1.310 | 
     +------------------------------------------------------------------------------------------+ 
Path 356: MET Setup Check with Pin clk_r_REG263_S1/CK 
Endpoint:   clk_r_REG263_S1/D     (^) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__1_ (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.012
- Setup                         0.101
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.311
- Arrival Time                  1.151
= Slack Time                    0.160
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.092
     = Beginpoint Arrival Time            0.192
     +------------------------------------------------------------------------------------------+ 
     |       Instance       |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                      |                         |            |       |  Time   |   Time   | 
     |----------------------+-------------------------+------------+-------+---------+----------| 
     |                      | pe_in_pk_wrb_addr__1_ ^ |            |       |   0.192 |    0.352 | 
     | U378                 | A ^ -> Y v              | INVX2TR    | 0.069 |   0.261 |    0.421 | 
     | U1145                | B v -> Y ^              | NAND3X1TR  | 0.089 |   0.350 |    0.510 | 
     | U1146                | A ^ -> Y v              | NAND2X2TR  | 0.068 |   0.418 |    0.578 | 
     | U137                 | B v -> Y ^              | NAND2X2TR  | 0.162 |   0.581 |    0.741 | 
     | U106                 | A1 ^ -> Y v             | OAI21X1TR  | 0.061 |   0.642 |    0.802 | 
     | PLACEDFE_OFC128_n916 | A v -> Y v              | CLKBUFX2TR | 0.196 |   0.838 |    0.998 | 
     | PLACEDFE_OFC129_n916 | A v -> Y ^              | INVX2TR    | 0.180 |   1.018 |    1.178 | 
     | U1255                | B0 ^ -> Y ^             | AO22X1TR   | 0.133 |   1.151 |    1.311 | 
     | clk_r_REG263_S1      | D ^                     | DFFQX1TR   | 0.000 |   1.151 |    1.311 | 
     +------------------------------------------------------------------------------------------+ 
Path 357: MET Setup Check with Pin clk_r_REG519_S1/CK 
Endpoint:   clk_r_REG519_S1/D     (^) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__1_ (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.013
- Setup                         0.101
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.312
- Arrival Time                  1.152
= Slack Time                    0.160
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.092
     = Beginpoint Arrival Time            0.192
     +------------------------------------------------------------------------------------------+ 
     |       Instance       |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                      |                         |            |       |  Time   |   Time   | 
     |----------------------+-------------------------+------------+-------+---------+----------| 
     |                      | pe_in_pk_wrb_addr__1_ ^ |            |       |   0.192 |    0.352 | 
     | U378                 | A ^ -> Y v              | INVX2TR    | 0.069 |   0.261 |    0.421 | 
     | U1145                | B v -> Y ^              | NAND3X1TR  | 0.089 |   0.350 |    0.510 | 
     | U1146                | A ^ -> Y v              | NAND2X2TR  | 0.068 |   0.418 |    0.578 | 
     | U137                 | B v -> Y ^              | NAND2X2TR  | 0.162 |   0.581 |    0.741 | 
     | U106                 | A1 ^ -> Y v             | OAI21X1TR  | 0.061 |   0.642 |    0.802 | 
     | PLACEDFE_OFC128_n916 | A v -> Y v              | CLKBUFX2TR | 0.196 |   0.838 |    0.998 | 
     | PLACEDFE_OFC129_n916 | A v -> Y ^              | INVX2TR    | 0.180 |   1.018 |    1.178 | 
     | U1428                | B0 ^ -> Y ^             | AO22X1TR   | 0.134 |   1.152 |    1.312 | 
     | clk_r_REG519_S1      | D ^                     | DFFQX1TR   | 0.000 |   1.152 |    1.312 | 
     +------------------------------------------------------------------------------------------+ 
Path 358: MET Setup Check with Pin clk_r_REG352_S1/CK 
Endpoint:   clk_r_REG352_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.012
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.325
- Arrival Time                  1.164
= Slack Time                    0.160
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.019
     = Beginpoint Arrival Time            0.119
     +---------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                               |             |            |       |  Time   |   Time   | 
     |-------------------------------+-------------+------------+-------+---------+----------| 
     |                               | reset v     |            |       |   0.119 |    0.280 | 
     | PLACEDFE_OFC216_reset         | A v -> Y ^  | INVX4TR    | 0.070 |   0.190 |    0.350 | 
     | PLACEDFE_OFC217_reset         | A ^ -> Y ^  | CLKBUFX3TR | 0.218 |   0.408 |    0.568 | 
     | PLACEDFE_OFC31_FE_DBTN3_reset | A ^ -> Y ^  | CLKBUFX2TR | 0.268 |   0.676 |    0.837 | 
     | U1189                         | B0 ^ -> Y v | OAI21X1TR  | 0.072 |   0.748 |    0.909 | 
     | PLACEDFE_OFC174_n918          | A v -> Y ^  | INVX2TR    | 0.179 |   0.927 |    1.088 | 
     | PLACEDFE_OFC179_n918          | A ^ -> Y v  | CLKINVX2TR | 0.076 |   1.004 |    1.164 | 
     | U1318                         | A0 v -> Y v | AO22X1TR   | 0.161 |   1.164 |    1.325 | 
     | clk_r_REG352_S1               | D v         | DFFQX1TR   | 0.000 |   1.164 |    1.325 | 
     +---------------------------------------------------------------------------------------+ 
Path 359: MET Setup Check with Pin clk_r_REG260_S1/CK 
Endpoint:   clk_r_REG260_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.012
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.326
- Arrival Time                  1.165
= Slack Time                    0.161
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.019
     = Beginpoint Arrival Time            0.119
     +---------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                               |             |            |       |  Time   |   Time   | 
     |-------------------------------+-------------+------------+-------+---------+----------| 
     |                               | reset v     |            |       |   0.119 |    0.280 | 
     | PLACEDFE_OFC216_reset         | A v -> Y ^  | INVX4TR    | 0.070 |   0.190 |    0.350 | 
     | PLACEDFE_OFC217_reset         | A ^ -> Y ^  | CLKBUFX3TR | 0.218 |   0.408 |    0.569 | 
     | PLACEDFE_OFC30_FE_DBTN3_reset | A ^ -> Y ^  | CLKBUFX2TR | 0.201 |   0.609 |    0.770 | 
     | U114                          | B0 ^ -> Y v | OAI21X1TR  | 0.076 |   0.685 |    0.846 | 
     | PLACEDFE_OFC168_n909          | A v -> Y ^  | INVX2TR    | 0.199 |   0.885 |    1.045 | 
     | PLACEDFE_OFC170_n909          | A ^ -> Y v  | CLKINVX2TR | 0.117 |   1.002 |    1.162 | 
     | U1253                         | A0 v -> Y v | AO22X1TR   | 0.163 |   1.165 |    1.326 | 
     | clk_r_REG260_S1               | D v         | DFFQX1TR   | 0.000 |   1.165 |    1.326 | 
     +---------------------------------------------------------------------------------------+ 
Path 360: MET Setup Check with Pin clk_r_REG494_S1/CK 
Endpoint:   clk_r_REG494_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__1_ (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.012
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.325
- Arrival Time                  1.164
= Slack Time                    0.161
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.092
     = Beginpoint Arrival Time            0.192
     +------------------------------------------------------------------------------------------+ 
     |       Instance       |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                      |                         |            |       |  Time   |   Time   | 
     |----------------------+-------------------------+------------+-------+---------+----------| 
     |                      | pe_in_pk_wrb_addr__1_ ^ |            |       |   0.192 |    0.353 | 
     | U378                 | A ^ -> Y v              | INVX2TR    | 0.069 |   0.261 |    0.423 | 
     | U1145                | B v -> Y ^              | NAND3X1TR  | 0.089 |   0.350 |    0.512 | 
     | U1146                | A ^ -> Y v              | NAND2X2TR  | 0.068 |   0.418 |    0.580 | 
     | U634                 | A v -> Y ^              | NAND2X1TR  | 0.281 |   0.699 |    0.860 | 
     | U113                 | A1 ^ -> Y v             | OAI21X1TR  | 0.085 |   0.784 |    0.946 | 
     | PLACEDFE_OFC150_n876 | A v -> Y ^              | INVX2TR    | 0.186 |   0.970 |    1.131 | 
     | PLACEDFE_OFC152_n876 | A ^ -> Y v              | CLKINVX2TR | 0.043 |   1.013 |    1.174 | 
     | U1390                | A0 v -> Y v             | AO22X1TR   | 0.151 |   1.164 |    1.325 | 
     | clk_r_REG494_S1      | D v                     | DFFQX1TR   | 0.000 |   1.164 |    1.325 | 
     +------------------------------------------------------------------------------------------+ 
Path 361: MET Setup Check with Pin clk_r_REG514_S1/CK 
Endpoint:   clk_r_REG514_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset             (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.013
- Setup                         0.086
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.328
- Arrival Time                  1.166
= Slack Time                    0.162
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.043
     = Beginpoint Arrival Time            0.143
     +---------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                               |             |            |       |  Time   |   Time   | 
     |-------------------------------+-------------+------------+-------+---------+----------| 
     |                               | reset ^     |            |       |   0.143 |    0.305 | 
     | PLACEDFE_OFC216_reset         | A ^ -> Y v  | INVX4TR    | 0.049 |   0.193 |    0.354 | 
     | PLACEDFE_OFC217_reset         | A v -> Y v  | CLKBUFX3TR | 0.211 |   0.403 |    0.565 | 
     | PLACEDFE_OFC222_reset         | A v -> Y ^  | CLKINVX2TR | 0.105 |   0.509 |    0.670 | 
     | PLACEDFE_OFC227_reset         | A ^ -> Y v  | CLKINVX4TR | 0.091 |   0.600 |    0.762 | 
     | PLACEDFE_OFC29_FE_DBTN3_reset | A v -> Y v  | BUFX4TR    | 0.128 |   0.728 |    0.889 | 
     | U645                          | B0 v -> Y ^ | OAI21X1TR  | 0.071 |   0.798 |    0.960 | 
     | PLACEDFE_OFC186_n902          | A ^ -> Y v  | CLKINVX2TR | 0.150 |   0.949 |    1.110 | 
     | U21                           | B0 v -> Y v | AO22X1TR   | 0.217 |   1.166 |    1.328 | 
     | clk_r_REG514_S1               | D v         | DFFQX1TR   | 0.000 |   1.166 |    1.328 | 
     +---------------------------------------------------------------------------------------+ 
Path 362: MET Setup Check with Pin clk_r_REG287_S1/CK 
Endpoint:   clk_r_REG287_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__1_ (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.001
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.313
- Arrival Time                  1.151
= Slack Time                    0.162
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.092
     = Beginpoint Arrival Time            0.192
     +----------------------------------------------------------------------------------------+ 
     |      Instance       |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                     |                         |           |       |  Time   |   Time   | 
     |---------------------+-------------------------+-----------+-------+---------+----------| 
     |                     | pe_in_pk_wrb_addr__1_ ^ |           |       |   0.192 |    0.354 | 
     | U378                | A ^ -> Y v              | INVX2TR   | 0.069 |   0.261 |    0.423 | 
     | U1145               | B v -> Y ^              | NAND3X1TR | 0.089 |   0.350 |    0.512 | 
     | U1146               | A ^ -> Y v              | NAND2X2TR | 0.068 |   0.418 |    0.580 | 
     | U634                | A v -> Y ^              | NAND2X1TR | 0.281 |   0.699 |    0.861 | 
     | U120                | A1 ^ -> Y v             | OAI21X1TR | 0.081 |   0.780 |    0.942 | 
     | PLACEDFE_OFC90_n897 | A v -> Y ^              | INVX2TR   | 0.141 |   0.921 |    1.083 | 
     | PLACEDFE_OFC93_n897 | A ^ -> Y v              | INVX2TR   | 0.072 |   0.994 |    1.156 | 
     | U1248               | A0 v -> Y v             | AO22X1TR  | 0.157 |   1.151 |    1.313 | 
     | clk_r_REG287_S1     | D v                     | DFFQX1TR  | 0.000 |   1.151 |    1.313 | 
     +----------------------------------------------------------------------------------------+ 
Path 363: MET Setup Check with Pin clk_r_REG219_S1/CK 
Endpoint:   clk_r_REG219_S1/D     (^) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__1_ (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.013
- Setup                         0.101
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.312
- Arrival Time                  1.150
= Slack Time                    0.162
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.092
     = Beginpoint Arrival Time            0.192
     +------------------------------------------------------------------------------------------+ 
     |       Instance       |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                      |                         |            |       |  Time   |   Time   | 
     |----------------------+-------------------------+------------+-------+---------+----------| 
     |                      | pe_in_pk_wrb_addr__1_ ^ |            |       |   0.192 |    0.354 | 
     | U378                 | A ^ -> Y v              | INVX2TR    | 0.069 |   0.261 |    0.424 | 
     | U1145                | B v -> Y ^              | NAND3X1TR  | 0.089 |   0.350 |    0.512 | 
     | U1146                | A ^ -> Y v              | NAND2X2TR  | 0.068 |   0.418 |    0.581 | 
     | U137                 | B v -> Y ^              | NAND2X2TR  | 0.162 |   0.581 |    0.743 | 
     | U106                 | A1 ^ -> Y v             | OAI21X1TR  | 0.061 |   0.642 |    0.804 | 
     | PLACEDFE_OFC128_n916 | A v -> Y v              | CLKBUFX2TR | 0.196 |   0.838 |    1.000 | 
     | PLACEDFE_OFC129_n916 | A v -> Y ^              | INVX2TR    | 0.180 |   1.018 |    1.180 | 
     | U1224                | B0 ^ -> Y ^             | AO22X1TR   | 0.133 |   1.150 |    1.312 | 
     | clk_r_REG219_S1      | D ^                     | DFFQX1TR   | 0.000 |   1.150 |    1.312 | 
     +------------------------------------------------------------------------------------------+ 
Path 364: MET Setup Check with Pin clk_r_REG436_S1/CK 
Endpoint:   clk_r_REG436_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.012
- Setup                         0.086
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.326
- Arrival Time                  1.163
= Slack Time                    0.163
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.019
     = Beginpoint Arrival Time            0.119
     +---------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                               |             |            |       |  Time   |   Time   | 
     |-------------------------------+-------------+------------+-------+---------+----------| 
     |                               | reset v     |            |       |   0.119 |    0.282 | 
     | PLACEDFE_OFC216_reset         | A v -> Y ^  | INVX4TR    | 0.070 |   0.190 |    0.352 | 
     | PLACEDFE_OFC217_reset         | A ^ -> Y ^  | CLKBUFX3TR | 0.218 |   0.408 |    0.571 | 
     | PLACEDFE_OFC30_FE_DBTN3_reset | A ^ -> Y ^  | CLKBUFX2TR | 0.201 |   0.609 |    0.772 | 
     | U114                          | B0 ^ -> Y v | OAI21X1TR  | 0.076 |   0.685 |    0.848 | 
     | PLACEDFE_OFC168_n909          | A v -> Y ^  | INVX2TR    | 0.199 |   0.885 |    1.047 | 
     | PLACEDFE_OFC170_n909          | A ^ -> Y v  | CLKINVX2TR | 0.117 |   1.002 |    1.165 | 
     | U1377                         | A0 v -> Y v | AO22X1TR   | 0.161 |   1.163 |    1.326 | 
     | clk_r_REG436_S1               | D v         | DFFQX1TR   | 0.000 |   1.163 |    1.326 | 
     +---------------------------------------------------------------------------------------+ 
Path 365: MET Setup Check with Pin clk_r_REG450_S1/CK 
Endpoint:   clk_r_REG450_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__1_ (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.012
- Setup                         0.086
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.326
- Arrival Time                  1.163
= Slack Time                    0.163
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.092
     = Beginpoint Arrival Time            0.192
     +------------------------------------------------------------------------------------------+ 
     |       Instance       |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                      |                         |            |       |  Time   |   Time   | 
     |----------------------+-------------------------+------------+-------+---------+----------| 
     |                      | pe_in_pk_wrb_addr__1_ ^ |            |       |   0.192 |    0.355 | 
     | U378                 | A ^ -> Y v              | INVX2TR    | 0.069 |   0.262 |    0.424 | 
     | U1145                | B v -> Y ^              | NAND3X1TR  | 0.089 |   0.350 |    0.513 | 
     | U1146                | A ^ -> Y v              | NAND2X2TR  | 0.068 |   0.419 |    0.581 | 
     | U634                 | A v -> Y ^              | NAND2X1TR  | 0.281 |   0.699 |    0.862 | 
     | U113                 | A1 ^ -> Y v             | OAI21X1TR  | 0.085 |   0.784 |    0.947 | 
     | PLACEDFE_OFC150_n876 | A v -> Y ^              | INVX2TR    | 0.186 |   0.970 |    1.133 | 
     | PLACEDFE_OFC154_n876 | A ^ -> Y v              | CLKINVX2TR | 0.045 |   1.015 |    1.178 | 
     | U1359                | A0 v -> Y v             | AO22X1TR   | 0.148 |   1.163 |    1.326 | 
     | clk_r_REG450_S1      | D v                     | DFFQX1TR   | 0.000 |   1.163 |    1.326 | 
     +------------------------------------------------------------------------------------------+ 
Path 366: MET Setup Check with Pin clk_r_REG443_S1/CK 
Endpoint:   clk_r_REG443_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__1_ (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.012
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.324
- Arrival Time                  1.161
= Slack Time                    0.163
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.092
     = Beginpoint Arrival Time            0.192
     +------------------------------------------------------------------------------------------+ 
     |       Instance       |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                      |                         |            |       |  Time   |   Time   | 
     |----------------------+-------------------------+------------+-------+---------+----------| 
     |                      | pe_in_pk_wrb_addr__1_ ^ |            |       |   0.192 |    0.355 | 
     | U378                 | A ^ -> Y v              | INVX2TR    | 0.069 |   0.261 |    0.424 | 
     | U1145                | B v -> Y ^              | NAND3X1TR  | 0.089 |   0.350 |    0.513 | 
     | U1146                | A ^ -> Y v              | NAND2X2TR  | 0.068 |   0.418 |    0.581 | 
     | U634                 | A v -> Y ^              | NAND2X1TR  | 0.281 |   0.699 |    0.862 | 
     | U207                 | A1 ^ -> Y v             | OAI21X1TR  | 0.081 |   0.781 |    0.944 | 
     | PLACEDFE_OFC139_n922 | A v -> Y ^              | INVX2TR    | 0.176 |   0.956 |    1.119 | 
     | PLACEDFE_OFC143_n922 | A ^ -> Y v              | CLKINVX2TR | 0.050 |   1.007 |    1.170 | 
     | U1383                | A0 v -> Y v             | AO22X1TR   | 0.155 |   1.161 |    1.324 | 
     | clk_r_REG443_S1      | D v                     | DFFQX1TR   | 0.000 |   1.161 |    1.324 | 
     +------------------------------------------------------------------------------------------+ 
Path 367: MET Setup Check with Pin clk_r_REG419_S1/CK 
Endpoint:   clk_r_REG419_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__1_ (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.001
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.313
- Arrival Time                  1.148
= Slack Time                    0.165
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.092
     = Beginpoint Arrival Time            0.192
     +----------------------------------------------------------------------------------------+ 
     |      Instance       |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                     |                         |           |       |  Time   |   Time   | 
     |---------------------+-------------------------+-----------+-------+---------+----------| 
     |                     | pe_in_pk_wrb_addr__1_ ^ |           |       |   0.192 |    0.357 | 
     | U378                | A ^ -> Y v              | INVX2TR   | 0.069 |   0.261 |    0.427 | 
     | U1145               | B v -> Y ^              | NAND3X1TR | 0.089 |   0.350 |    0.516 | 
     | U1146               | A ^ -> Y v              | NAND2X2TR | 0.068 |   0.418 |    0.584 | 
     | U634                | A v -> Y ^              | NAND2X1TR | 0.281 |   0.699 |    0.864 | 
     | U120                | A1 ^ -> Y v             | OAI21X1TR | 0.081 |   0.780 |    0.946 | 
     | PLACEDFE_OFC90_n897 | A v -> Y ^              | INVX2TR   | 0.141 |   0.921 |    1.087 | 
     | PLACEDFE_OFC93_n897 | A ^ -> Y v              | INVX2TR   | 0.072 |   0.994 |    1.159 | 
     | U1341               | A0 v -> Y v             | AO22X1TR  | 0.154 |   1.148 |    1.313 | 
     | clk_r_REG419_S1     | D v                     | DFFQX1TR  | 0.000 |   1.148 |    1.313 | 
     +----------------------------------------------------------------------------------------+ 
Path 368: MET Setup Check with Pin clk_r_REG373_S1/CK 
Endpoint:   clk_r_REG373_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__2_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.012
- Setup                         0.086
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.325
- Arrival Time                  1.160
= Slack Time                    0.166
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.036
     = Beginpoint Arrival Time            0.136
     +------------------------------------------------------------------------------------+ 
     |    Instance     |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                 |                         |           |       |  Time   |   Time   | 
     |-----------------+-------------------------+-----------+-------+---------+----------| 
     |                 | pe_in_pk_wrb_addr__2_ v |           |       |   0.136 |    0.302 | 
     | U174            | A v -> Y ^              | INVX2TR   | 0.097 |   0.233 |    0.399 | 
     | U1145           | C ^ -> Y v              | NAND3X1TR | 0.063 |   0.297 |    0.463 | 
     | U1146           | A v -> Y ^              | NAND2X2TR | 0.092 |   0.389 |    0.555 | 
     | U129            | B ^ -> Y v              | NAND2X2TR | 0.123 |   0.512 |    0.678 | 
     | U323            | A0 v -> Y ^             | OAI21X2TR | 0.303 |   0.815 |    0.981 | 
     | U1169           | A ^ -> Y v              | INVX2TR   | 0.137 |   0.952 |    1.118 | 
     | U1308           | B0 v -> Y v             | AO22X1TR  | 0.208 |   1.160 |    1.325 | 
     | clk_r_REG373_S1 | D v                     | DFFQX1TR  | 0.000 |   1.160 |    1.325 | 
     +------------------------------------------------------------------------------------+ 
Path 369: MET Setup Check with Pin clk_r_REG243_S1/CK 
Endpoint:   clk_r_REG243_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__1_ (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.001
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.314
- Arrival Time                  1.147
= Slack Time                    0.167
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.092
     = Beginpoint Arrival Time            0.192
     +----------------------------------------------------------------------------------------+ 
     |      Instance       |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                     |                         |           |       |  Time   |   Time   | 
     |---------------------+-------------------------+-----------+-------+---------+----------| 
     |                     | pe_in_pk_wrb_addr__1_ ^ |           |       |   0.192 |    0.359 | 
     | U378                | A ^ -> Y v              | INVX2TR   | 0.069 |   0.261 |    0.428 | 
     | U1145               | B v -> Y ^              | NAND3X1TR | 0.089 |   0.350 |    0.517 | 
     | U1146               | A ^ -> Y v              | NAND2X2TR | 0.068 |   0.418 |    0.585 | 
     | U634                | A v -> Y ^              | NAND2X1TR | 0.281 |   0.699 |    0.866 | 
     | U120                | A1 ^ -> Y v             | OAI21X1TR | 0.081 |   0.780 |    0.947 | 
     | PLACEDFE_OFC90_n897 | A v -> Y ^              | INVX2TR   | 0.141 |   0.921 |    1.088 | 
     | PLACEDFE_OFC93_n897 | A ^ -> Y v              | INVX2TR   | 0.072 |   0.994 |    1.160 | 
     | U1217               | A0 v -> Y v             | AO22X1TR  | 0.153 |   1.147 |    1.314 | 
     | clk_r_REG243_S1     | D v                     | DFFQX1TR  | 0.000 |   1.147 |    1.314 | 
     +----------------------------------------------------------------------------------------+ 
Path 370: MET Setup Check with Pin clk_r_REG463_S1/CK 
Endpoint:   clk_r_REG463_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__1_ (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.001
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.313
- Arrival Time                  1.146
= Slack Time                    0.167
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.092
     = Beginpoint Arrival Time            0.192
     +----------------------------------------------------------------------------------------+ 
     |      Instance       |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                     |                         |           |       |  Time   |   Time   | 
     |---------------------+-------------------------+-----------+-------+---------+----------| 
     |                     | pe_in_pk_wrb_addr__1_ ^ |           |       |   0.192 |    0.359 | 
     | U378                | A ^ -> Y v              | INVX2TR   | 0.069 |   0.261 |    0.429 | 
     | U1145               | B v -> Y ^              | NAND3X1TR | 0.089 |   0.350 |    0.518 | 
     | U1146               | A ^ -> Y v              | NAND2X2TR | 0.068 |   0.418 |    0.586 | 
     | U634                | A v -> Y ^              | NAND2X1TR | 0.281 |   0.699 |    0.867 | 
     | U120                | A1 ^ -> Y v             | OAI21X1TR | 0.081 |   0.780 |    0.948 | 
     | PLACEDFE_OFC90_n897 | A v -> Y ^              | INVX2TR   | 0.141 |   0.921 |    1.089 | 
     | PLACEDFE_OFC93_n897 | A ^ -> Y v              | INVX2TR   | 0.072 |   0.994 |    1.161 | 
     | U1372               | A0 v -> Y v             | AO22X1TR  | 0.152 |   1.146 |    1.313 | 
     | clk_r_REG463_S1     | D v                     | DFFQX1TR  | 0.000 |   1.146 |    1.313 | 
     +----------------------------------------------------------------------------------------+ 
Path 371: MET Setup Check with Pin clk_r_REG359_S2/CK 
Endpoint:   clk_r_REG359_S2/D     (^) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_rdb_addr__0_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.001
- Setup                         0.109
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.292
- Arrival Time                  1.123
= Slack Time                    0.169
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.133
     +---------------------------------------------------------------------------------------+ 
     |     Instance      |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                   |                         |            |       |  Time   |   Time   | 
     |-------------------+-------------------------+------------+-------+---------+----------| 
     |                   | pe_in_pk_rdb_addr__0_ v |            |       |   0.133 |    0.302 | 
     | U290              | A v -> Y ^              | INVX2TR    | 0.096 |   0.228 |    0.398 | 
     | U660              | AN ^ -> Y ^             | NOR3BX1TR  | 0.302 |   0.530 |    0.700 | 
     | PLACEDFE_OFC9_n64 | A ^ -> Y ^              | CLKBUFX2TR | 0.338 |   0.868 |    1.037 | 
     | U1640             | B0 ^ -> Y v             | AOI22X1TR  | 0.127 |   0.995 |    1.165 | 
     | U1641             | D v -> Y ^              | NAND4X1TR  | 0.127 |   1.123 |    1.292 | 
     | clk_r_REG359_S2   | D ^                     | DFFQX1TR   | 0.000 |   1.123 |    1.292 | 
     +---------------------------------------------------------------------------------------+ 
Path 372: MET Setup Check with Pin clk_r_REG503_S1/CK 
Endpoint:   clk_r_REG503_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__1_ (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.001
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.313
- Arrival Time                  1.143
= Slack Time                    0.170
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.092
     = Beginpoint Arrival Time            0.192
     +------------------------------------------------------------------------------------------+ 
     |       Instance       |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                      |                         |            |       |  Time   |   Time   | 
     |----------------------+-------------------------+------------+-------+---------+----------| 
     |                      | pe_in_pk_wrb_addr__1_ ^ |            |       |   0.192 |    0.362 | 
     | U378                 | A ^ -> Y v              | INVX2TR    | 0.069 |   0.262 |    0.431 | 
     | U1145                | B v -> Y ^              | NAND3X1TR  | 0.089 |   0.350 |    0.520 | 
     | U1146                | A ^ -> Y v              | NAND2X2TR  | 0.068 |   0.419 |    0.588 | 
     | U634                 | A v -> Y ^              | NAND2X1TR  | 0.281 |   0.699 |    0.869 | 
     | U303                 | A1 ^ -> Y v             | OAI21X1TR  | 0.080 |   0.779 |    0.949 | 
     | PLACEDFE_OFC161_n890 | A v -> Y ^              | INVX2TR    | 0.153 |   0.932 |    1.102 | 
     | PLACEDFE_OFC164_n890 | A ^ -> Y v              | CLKINVX2TR | 0.058 |   0.990 |    1.159 | 
     | U1399                | A0 v -> Y v             | AO22X1TR   | 0.153 |   1.143 |    1.313 | 
     | clk_r_REG503_S1      | D v                     | DFFQX1TR   | 0.000 |   1.143 |    1.313 | 
     +------------------------------------------------------------------------------------------+ 
Path 373: MET Setup Check with Pin clk_r_REG181_S1/CK 
Endpoint:   clk_r_REG181_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.014
- Setup                         0.101
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.313
- Arrival Time                  1.143
= Slack Time                    0.170
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.019
     = Beginpoint Arrival Time            0.119
     +-------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+---------+----------| 
     |                       | reset v     |            |       |   0.119 |    0.289 | 
     | PLACEDFE_OFC216_reset | A v -> Y ^  | INVX4TR    | 0.070 |   0.190 |    0.359 | 
     | PLACEDFE_OFC220_reset | A ^ -> Y v  | INVX4TR    | 0.069 |   0.258 |    0.428 | 
     | PLACEDFE_OFC4_reset   | A v -> Y v  | BUFX3TR    | 0.141 |   0.399 |    0.569 | 
     | PLACEDFE_OFC6_reset   | A v -> Y v  | BUFX4TR    | 0.136 |   0.535 |    0.705 | 
     | U1148                 | B v -> Y ^  | NOR2BX2TR  | 0.213 |   0.748 |    0.917 | 
     | PLACEDFE_OFC63_n882   | A ^ -> Y v  | CLKINVX2TR | 0.097 |   0.845 |    1.015 | 
     | PLACEDFE_OFC65_n882   | A v -> Y ^  | INVX2TR    | 0.177 |   1.021 |    1.191 | 
     | U1197                 | A1 ^ -> Y ^ | AO22X1TR   | 0.122 |   1.143 |    1.313 | 
     | clk_r_REG181_S1       | D ^         | DFFQX1TR   | 0.000 |   1.143 |    1.313 | 
     +-------------------------------------------------------------------------------+ 
Path 374: MET Setup Check with Pin clk_r_REG317_S1/CK 
Endpoint:   clk_r_REG317_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__1_ (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.012
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.326
- Arrival Time                  1.155
= Slack Time                    0.170
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.092
     = Beginpoint Arrival Time            0.192
     +------------------------------------------------------------------------------------------+ 
     |       Instance       |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                      |                         |            |       |  Time   |   Time   | 
     |----------------------+-------------------------+------------+-------+---------+----------| 
     |                      | pe_in_pk_wrb_addr__1_ ^ |            |       |   0.192 |    0.362 | 
     | U378                 | A ^ -> Y v              | INVX2TR    | 0.069 |   0.261 |    0.432 | 
     | U1145                | B v -> Y ^              | NAND3X1TR  | 0.089 |   0.350 |    0.521 | 
     | U1146                | A ^ -> Y v              | NAND2X2TR  | 0.068 |   0.418 |    0.589 | 
     | U634                 | A v -> Y ^              | NAND2X1TR  | 0.281 |   0.699 |    0.869 | 
     | U117                 | A1 ^ -> Y v             | OAI21X1TR  | 0.086 |   0.785 |    0.955 | 
     | PLACEDFE_OFC130_n875 | A v -> Y ^              | INVX2TR    | 0.164 |   0.949 |    1.119 | 
     | PLACEDFE_OFC134_n875 | A ^ -> Y v              | CLKINVX2TR | 0.056 |   1.004 |    1.175 | 
     | U1265                | A0 v -> Y v             | AO22X1TR   | 0.151 |   1.155 |    1.326 | 
     | clk_r_REG317_S1      | D v                     | DFFQX1TR   | 0.000 |   1.155 |    1.326 | 
     +------------------------------------------------------------------------------------------+ 
Path 375: MET Setup Check with Pin clk_r_REG495_S1/CK 
Endpoint:   clk_r_REG495_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset             (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.012
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.324
- Arrival Time                  1.153
= Slack Time                    0.171
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.043
     = Beginpoint Arrival Time            0.143
     +-------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+---------+----------| 
     |                       | reset ^     |            |       |   0.143 |    0.315 | 
     | PLACEDFE_OFC216_reset | A ^ -> Y v  | INVX4TR    | 0.049 |   0.193 |    0.364 | 
     | PLACEDFE_OFC220_reset | A v -> Y ^  | INVX4TR    | 0.104 |   0.296 |    0.468 | 
     | PLACEDFE_OFC4_reset   | A ^ -> Y ^  | BUFX3TR    | 0.188 |   0.485 |    0.656 | 
     | PLACEDFE_OFC6_reset   | A ^ -> Y ^  | BUFX4TR    | 0.169 |   0.654 |    0.825 | 
     | U110                  | B ^ -> Y v  | NOR2BX2TR  | 0.106 |   0.759 |    0.931 | 
     | PLACEDFE_OFC70_n947   | A v -> Y v  | CLKBUFX2TR | 0.195 |   0.954 |    1.126 | 
     | U1391                 | A1 v -> Y v | AO22X1TR   | 0.199 |   1.153 |    1.324 | 
     | clk_r_REG495_S1       | D v         | DFFQX1TR   | 0.000 |   1.153 |    1.324 | 
     +-------------------------------------------------------------------------------+ 
Path 376: MET Setup Check with Pin clk_r_REG399_S1/CK 
Endpoint:   clk_r_REG399_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__1_ (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.012
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.325
- Arrival Time                  1.154
= Slack Time                    0.172
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.092
     = Beginpoint Arrival Time            0.192
     +------------------------------------------------------------------------------------------+ 
     |       Instance       |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                      |                         |            |       |  Time   |   Time   | 
     |----------------------+-------------------------+------------+-------+---------+----------| 
     |                      | pe_in_pk_wrb_addr__1_ ^ |            |       |   0.192 |    0.364 | 
     | U378                 | A ^ -> Y v              | INVX2TR    | 0.069 |   0.261 |    0.433 | 
     | U1145                | B v -> Y ^              | NAND3X1TR  | 0.089 |   0.350 |    0.522 | 
     | U1146                | A ^ -> Y v              | NAND2X2TR  | 0.068 |   0.418 |    0.590 | 
     | U634                 | A v -> Y ^              | NAND2X1TR  | 0.281 |   0.699 |    0.871 | 
     | U207                 | A1 ^ -> Y v             | OAI21X1TR  | 0.081 |   0.781 |    0.952 | 
     | PLACEDFE_OFC139_n922 | A v -> Y ^              | INVX2TR    | 0.176 |   0.956 |    1.128 | 
     | PLACEDFE_OFC144_n922 | A ^ -> Y v              | CLKINVX2TR | 0.047 |   1.003 |    1.175 | 
     | U1352                | A0 v -> Y v             | AO22X1TR   | 0.150 |   1.154 |    1.325 | 
     | clk_r_REG399_S1      | D v                     | DFFQX1TR   | 0.000 |   1.154 |    1.325 | 
     +------------------------------------------------------------------------------------------+ 
Path 377: MET Setup Check with Pin clk_r_REG405_S1/CK 
Endpoint:   clk_r_REG405_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__1_ (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.012
- Setup                         0.086
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.326
- Arrival Time                  1.154
= Slack Time                    0.172
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.092
     = Beginpoint Arrival Time            0.192
     +------------------------------------------------------------------------------------------+ 
     |       Instance       |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                      |                         |            |       |  Time   |   Time   | 
     |----------------------+-------------------------+------------+-------+---------+----------| 
     |                      | pe_in_pk_wrb_addr__1_ ^ |            |       |   0.192 |    0.364 | 
     | U378                 | A ^ -> Y v              | INVX2TR    | 0.069 |   0.261 |    0.434 | 
     | U1145                | B v -> Y ^              | NAND3X1TR  | 0.089 |   0.350 |    0.523 | 
     | U1146                | A ^ -> Y v              | NAND2X2TR  | 0.068 |   0.418 |    0.591 | 
     | U634                 | A v -> Y ^              | NAND2X1TR  | 0.281 |   0.699 |    0.871 | 
     | U117                 | A1 ^ -> Y v             | OAI21X1TR  | 0.086 |   0.785 |    0.957 | 
     | PLACEDFE_OFC130_n875 | A v -> Y ^              | INVX2TR    | 0.164 |   0.949 |    1.121 | 
     | PLACEDFE_OFC134_n875 | A ^ -> Y v              | CLKINVX2TR | 0.056 |   1.004 |    1.177 | 
     | U1327                | A0 v -> Y v             | AO22X1TR   | 0.149 |   1.154 |    1.326 | 
     | clk_r_REG405_S1      | D v                     | DFFQX1TR   | 0.000 |   1.154 |    1.326 | 
     +------------------------------------------------------------------------------------------+ 
Path 378: MET Setup Check with Pin clk_r_REG480_S1/CK 
Endpoint:   clk_r_REG480_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset             (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.012
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.325
- Arrival Time                  1.152
= Slack Time                    0.173
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.043
     = Beginpoint Arrival Time            0.143
     +-------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+---------+----------| 
     |                       | reset ^     |            |       |   0.143 |    0.316 | 
     | PLACEDFE_OFC216_reset | A ^ -> Y v  | INVX4TR    | 0.049 |   0.193 |    0.366 | 
     | PLACEDFE_OFC220_reset | A v -> Y ^  | INVX4TR    | 0.104 |   0.296 |    0.470 | 
     | PLACEDFE_OFC4_reset   | A ^ -> Y ^  | BUFX3TR    | 0.188 |   0.485 |    0.658 | 
     | PLACEDFE_OFC6_reset   | A ^ -> Y ^  | BUFX4TR    | 0.169 |   0.654 |    0.827 | 
     | U110                  | B ^ -> Y v  | NOR2BX2TR  | 0.106 |   0.759 |    0.932 | 
     | PLACEDFE_OFC70_n947   | A v -> Y v  | CLKBUFX2TR | 0.195 |   0.954 |    1.128 | 
     | U1408                 | A1 v -> Y v | AO22X1TR   | 0.198 |   1.152 |    1.325 | 
     | clk_r_REG480_S1       | D v         | DFFQX1TR   | 0.000 |   1.152 |    1.325 | 
     +-------------------------------------------------------------------------------+ 
Path 379: MET Setup Check with Pin clk_r_REG445_S1/CK 
Endpoint:   clk_r_REG445_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: reset             (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.014
- Setup                         0.101
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.313
- Arrival Time                  1.139
= Slack Time                    0.173
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.043
     = Beginpoint Arrival Time            0.143
     +---------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                               |             |            |       |  Time   |   Time   | 
     |-------------------------------+-------------+------------+-------+---------+----------| 
     |                               | reset ^     |            |       |   0.143 |    0.317 | 
     | PLACEDFE_OFC216_reset         | A ^ -> Y v  | INVX4TR    | 0.049 |   0.193 |    0.366 | 
     | PLACEDFE_OFC217_reset         | A v -> Y v  | CLKBUFX3TR | 0.211 |   0.403 |    0.577 | 
     | PLACEDFE_OFC31_FE_DBTN3_reset | A v -> Y v  | CLKBUFX2TR | 0.286 |   0.689 |    0.863 | 
     | U1196                         | B0 v -> Y ^ | OAI21X1TR  | 0.122 |   0.812 |    0.985 | 
     | PLACEDFE_OFC111_n926          | A ^ -> Y v  | INVX2TR    | 0.087 |   0.899 |    1.072 | 
     | PLACEDFE_OFC112_n926          | A v -> Y ^  | INVX2TR    | 0.126 |   1.024 |    1.198 | 
     | U1385                         | A0 ^ -> Y ^ | AO22X1TR   | 0.115 |   1.139 |    1.313 | 
     | clk_r_REG445_S1               | D ^         | DFFQX1TR   | 0.000 |   1.139 |    1.313 | 
     +---------------------------------------------------------------------------------------+ 
Path 380: MET Setup Check with Pin clk_r_REG487_S1/CK 
Endpoint:   clk_r_REG487_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__1_ (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.012
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.325
- Arrival Time                  1.152
= Slack Time                    0.173
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.092
     = Beginpoint Arrival Time            0.192
     +------------------------------------------------------------------------------------------+ 
     |       Instance       |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                      |                         |            |       |  Time   |   Time   | 
     |----------------------+-------------------------+------------+-------+---------+----------| 
     |                      | pe_in_pk_wrb_addr__1_ ^ |            |       |   0.192 |    0.365 | 
     | U378                 | A ^ -> Y v              | INVX2TR    | 0.069 |   0.261 |    0.435 | 
     | U1145                | B v -> Y ^              | NAND3X1TR  | 0.089 |   0.350 |    0.524 | 
     | U1146                | A ^ -> Y v              | NAND2X2TR  | 0.068 |   0.418 |    0.592 | 
     | U634                 | A v -> Y ^              | NAND2X1TR  | 0.281 |   0.699 |    0.873 | 
     | U207                 | A1 ^ -> Y v             | OAI21X1TR  | 0.081 |   0.781 |    0.954 | 
     | PLACEDFE_OFC139_n922 | A v -> Y ^              | INVX2TR    | 0.176 |   0.956 |    1.130 | 
     | PLACEDFE_OFC141_n922 | A ^ -> Y v              | CLKINVX2TR | 0.046 |   1.003 |    1.176 | 
     | U1414                | A0 v -> Y v             | AO22X1TR   | 0.149 |   1.152 |    1.325 | 
     | clk_r_REG487_S1      | D v                     | DFFQX1TR   | 0.000 |   1.152 |    1.325 | 
     +------------------------------------------------------------------------------------------+ 
Path 381: MET Setup Check with Pin clk_r_REG484_S1/CK 
Endpoint:   clk_r_REG484_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset             (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.012
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.325
- Arrival Time                  1.151
= Slack Time                    0.174
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.043
     = Beginpoint Arrival Time            0.143
     +-------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+---------+----------| 
     |                       | reset ^     |            |       |   0.143 |    0.318 | 
     | PLACEDFE_OFC216_reset | A ^ -> Y v  | INVX4TR    | 0.049 |   0.193 |    0.367 | 
     | PLACEDFE_OFC220_reset | A v -> Y ^  | INVX4TR    | 0.104 |   0.296 |    0.471 | 
     | PLACEDFE_OFC4_reset   | A ^ -> Y ^  | BUFX3TR    | 0.188 |   0.485 |    0.659 | 
     | PLACEDFE_OFC6_reset   | A ^ -> Y ^  | BUFX4TR    | 0.169 |   0.654 |    0.828 | 
     | U110                  | B ^ -> Y v  | NOR2BX2TR  | 0.106 |   0.759 |    0.934 | 
     | PLACEDFE_OFC70_n947   | A v -> Y v  | CLKBUFX2TR | 0.195 |   0.954 |    1.129 | 
     | U1411                 | A1 v -> Y v | AO22X1TR   | 0.196 |   1.151 |    1.325 | 
     | clk_r_REG484_S1       | D v         | DFFQX1TR   | 0.000 |   1.151 |    1.325 | 
     +-------------------------------------------------------------------------------+ 
Path 382: MET Setup Check with Pin clk_r_REG506_S1/CK 
Endpoint:   clk_r_REG506_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset             (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.011
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.324
- Arrival Time                  1.150
= Slack Time                    0.175
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.043
     = Beginpoint Arrival Time            0.143
     +-------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+---------+----------| 
     |                       | reset ^     |            |       |   0.143 |    0.318 | 
     | PLACEDFE_OFC216_reset | A ^ -> Y v  | INVX4TR    | 0.049 |   0.193 |    0.367 | 
     | PLACEDFE_OFC220_reset | A v -> Y ^  | INVX4TR    | 0.104 |   0.296 |    0.471 | 
     | PLACEDFE_OFC4_reset   | A ^ -> Y ^  | BUFX3TR    | 0.188 |   0.485 |    0.659 | 
     | PLACEDFE_OFC6_reset   | A ^ -> Y ^  | BUFX4TR    | 0.169 |   0.654 |    0.828 | 
     | U110                  | B ^ -> Y v  | NOR2BX2TR  | 0.106 |   0.759 |    0.934 | 
     | PLACEDFE_OFC71_n947   | A v -> Y v  | CLKBUFX2TR | 0.195 |   0.954 |    1.129 | 
     | U1402                 | A1 v -> Y v | AO22X1TR   | 0.196 |   1.150 |    1.324 | 
     | clk_r_REG506_S1       | D v         | DFFQX1TR   | 0.000 |   1.150 |    1.324 | 
     +-------------------------------------------------------------------------------+ 
Path 383: MET Setup Check with Pin clk_r_REG524_S1/CK 
Endpoint:   clk_r_REG524_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: reset             (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.014
- Setup                         0.101
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.313
- Arrival Time                  1.138
= Slack Time                    0.175
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.043
     = Beginpoint Arrival Time            0.143
     +---------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                               |             |            |       |  Time   |   Time   | 
     |-------------------------------+-------------+------------+-------+---------+----------| 
     |                               | reset ^     |            |       |   0.143 |    0.318 | 
     | PLACEDFE_OFC216_reset         | A ^ -> Y v  | INVX4TR    | 0.049 |   0.193 |    0.368 | 
     | PLACEDFE_OFC217_reset         | A v -> Y v  | CLKBUFX3TR | 0.211 |   0.403 |    0.578 | 
     | PLACEDFE_OFC31_FE_DBTN3_reset | A v -> Y v  | CLKBUFX2TR | 0.286 |   0.690 |    0.864 | 
     | U1196                         | B0 v -> Y ^ | OAI21X1TR  | 0.122 |   0.812 |    0.986 | 
     | PLACEDFE_OFC111_n926          | A ^ -> Y v  | INVX2TR    | 0.087 |   0.899 |    1.074 | 
     | PLACEDFE_OFC112_n926          | A v -> Y ^  | INVX2TR    | 0.126 |   1.024 |    1.199 | 
     | U1433                         | A0 ^ -> Y ^ | AO22X1TR   | 0.113 |   1.138 |    1.313 | 
     | clk_r_REG524_S1               | D ^         | DFFQX1TR   | 0.000 |   1.138 |    1.313 | 
     +---------------------------------------------------------------------------------------+ 
Path 384: MET Setup Check with Pin clk_r_REG440_S1/CK 
Endpoint:   clk_r_REG440_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.012
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.325
- Arrival Time                  1.150
= Slack Time                    0.175
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.019
     = Beginpoint Arrival Time            0.119
     +---------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                               |             |            |       |  Time   |   Time   | 
     |-------------------------------+-------------+------------+-------+---------+----------| 
     |                               | reset v     |            |       |   0.119 |    0.294 | 
     | PLACEDFE_OFC216_reset         | A v -> Y ^  | INVX4TR    | 0.070 |   0.190 |    0.365 | 
     | PLACEDFE_OFC217_reset         | A ^ -> Y ^  | CLKBUFX3TR | 0.218 |   0.408 |    0.583 | 
     | PLACEDFE_OFC31_FE_DBTN3_reset | A ^ -> Y ^  | CLKBUFX2TR | 0.268 |   0.676 |    0.851 | 
     | U1189                         | B0 ^ -> Y v | OAI21X1TR  | 0.072 |   0.748 |    0.923 | 
     | PLACEDFE_OFC174_n918          | A v -> Y ^  | INVX2TR    | 0.179 |   0.927 |    1.102 | 
     | PLACEDFE_OFC178_n918          | A ^ -> Y v  | CLKINVX2TR | 0.066 |   0.993 |    1.168 | 
     | U1380                         | A0 v -> Y v | AO22X1TR   | 0.157 |   1.150 |    1.325 | 
     | clk_r_REG440_S1               | D v         | DFFQX1TR   | 0.000 |   1.150 |    1.325 | 
     +---------------------------------------------------------------------------------------+ 
Path 385: MET Setup Check with Pin PE_top0_buff_mult_arr0_mult_x_27_clk_r_
REG120_S2/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG120_S2/D (^) checked with 
leading edge of 'clk'
Beginpoint: PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG137_S1/Q (v) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.001
- Setup                         0.107
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.294
- Arrival Time                  1.118
= Slack Time                    0.175
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.002
     = Beginpoint Arrival Time       0.002
     +---------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                  |             |           |       |  Time   |   Time   | 
     |--------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG137_S1 | CK ^        |           |       |   0.002 |    0.177 | 
     | PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG137_S1 | CK ^ -> Q v | DFFQX4TR  | 0.326 |   0.328 |    0.503 | 
     | U716                                             | B v -> Y v  | XNOR2X2TR | 0.161 |   0.489 |    0.664 | 
     | U309                                             | B v -> Y ^  | NOR2BX1TR | 0.233 |   0.721 |    0.897 | 
     | U748                                             | A ^ -> S ^  | ADDFHX4TR | 0.201 |   0.923 |    1.098 | 
     | U825                                             | CI ^ -> S v | ADDFHX4TR | 0.126 |   1.049 |    1.224 | 
     | U829                                             | A v -> Y ^  | NAND2X1TR | 0.069 |   1.118 |    1.294 | 
     | PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG120_S2 | D ^         | DFFQX1TR  | 0.000 |   1.118 |    1.294 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 386: MET Setup Check with Pin clk_r_REG264_S1/CK 
Endpoint:   clk_r_REG264_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.012
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.325
- Arrival Time                  1.149
= Slack Time                    0.176
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.019
     = Beginpoint Arrival Time            0.119
     +---------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                               |             |            |       |  Time   |   Time   | 
     |-------------------------------+-------------+------------+-------+---------+----------| 
     |                               | reset v     |            |       |   0.119 |    0.295 | 
     | PLACEDFE_OFC216_reset         | A v -> Y ^  | INVX4TR    | 0.070 |   0.190 |    0.365 | 
     | PLACEDFE_OFC217_reset         | A ^ -> Y ^  | CLKBUFX3TR | 0.218 |   0.408 |    0.584 | 
     | PLACEDFE_OFC31_FE_DBTN3_reset | A ^ -> Y ^  | CLKBUFX2TR | 0.268 |   0.676 |    0.852 | 
     | U1189                         | B0 ^ -> Y v | OAI21X1TR  | 0.072 |   0.748 |    0.924 | 
     | PLACEDFE_OFC174_n918          | A v -> Y ^  | INVX2TR    | 0.179 |   0.927 |    1.103 | 
     | PLACEDFE_OFC178_n918          | A ^ -> Y v  | CLKINVX2TR | 0.066 |   0.993 |    1.168 | 
     | U1256                         | A0 v -> Y v | AO22X1TR   | 0.156 |   1.149 |    1.325 | 
     | clk_r_REG264_S1               | D v         | DFFQX1TR   | 0.000 |   1.149 |    1.325 | 
     +---------------------------------------------------------------------------------------+ 
Path 387: MET Setup Check with Pin clk_r_REG415_S1/CK 
Endpoint:   clk_r_REG415_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__1_ (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.001
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.314
- Arrival Time                  1.138
= Slack Time                    0.176
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.092
     = Beginpoint Arrival Time            0.192
     +------------------------------------------------------------------------------------------+ 
     |       Instance       |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                      |                         |            |       |  Time   |   Time   | 
     |----------------------+-------------------------+------------+-------+---------+----------| 
     |                      | pe_in_pk_wrb_addr__1_ ^ |            |       |   0.192 |    0.368 | 
     | U378                 | A ^ -> Y v              | INVX2TR    | 0.069 |   0.261 |    0.437 | 
     | U1145                | B v -> Y ^              | NAND3X1TR  | 0.089 |   0.350 |    0.526 | 
     | U1146                | A ^ -> Y v              | NAND2X2TR  | 0.068 |   0.418 |    0.594 | 
     | U634                 | A v -> Y ^              | NAND2X1TR  | 0.281 |   0.699 |    0.875 | 
     | U303                 | A1 ^ -> Y v             | OAI21X1TR  | 0.080 |   0.779 |    0.955 | 
     | PLACEDFE_OFC161_n890 | A v -> Y ^              | INVX2TR    | 0.153 |   0.932 |    1.108 | 
     | PLACEDFE_OFC164_n890 | A ^ -> Y v              | CLKINVX2TR | 0.058 |   0.990 |    1.165 | 
     | U1337                | A0 v -> Y v             | AO22X1TR   | 0.149 |   1.138 |    1.314 | 
     | clk_r_REG415_S1      | D v                     | DFFQX1TR   | 0.000 |   1.138 |    1.314 | 
     +------------------------------------------------------------------------------------------+ 
Path 388: MET Setup Check with Pin clk_r_REG502_S1/CK 
Endpoint:   clk_r_REG502_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset             (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.012
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.326
- Arrival Time                  1.149
= Slack Time                    0.176
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.043
     = Beginpoint Arrival Time            0.143
     +-------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+---------+----------| 
     |                       | reset ^     |            |       |   0.143 |    0.320 | 
     | PLACEDFE_OFC216_reset | A ^ -> Y v  | INVX4TR    | 0.049 |   0.193 |    0.369 | 
     | PLACEDFE_OFC220_reset | A v -> Y ^  | INVX4TR    | 0.104 |   0.296 |    0.473 | 
     | PLACEDFE_OFC4_reset   | A ^ -> Y ^  | BUFX3TR    | 0.188 |   0.485 |    0.661 | 
     | PLACEDFE_OFC6_reset   | A ^ -> Y ^  | BUFX4TR    | 0.169 |   0.654 |    0.830 | 
     | U110                  | B ^ -> Y v  | NOR2BX2TR  | 0.106 |   0.759 |    0.936 | 
     | PLACEDFE_OFC71_n947   | A v -> Y v  | CLKBUFX2TR | 0.195 |   0.954 |    1.130 | 
     | U1398                 | A1 v -> Y v | AO22X1TR   | 0.195 |   1.149 |    1.326 | 
     | clk_r_REG502_S1       | D v         | DFFQX1TR   | 0.000 |   1.149 |    1.326 | 
     +-------------------------------------------------------------------------------+ 
Path 389: MET Setup Check with Pin clk_r_REG501_S1/CK 
Endpoint:   clk_r_REG501_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset             (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.012
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.326
- Arrival Time                  1.149
= Slack Time                    0.176
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.043
     = Beginpoint Arrival Time            0.143
     +-------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+---------+----------| 
     |                       | reset ^     |            |       |   0.143 |    0.320 | 
     | PLACEDFE_OFC216_reset | A ^ -> Y v  | INVX4TR    | 0.049 |   0.193 |    0.369 | 
     | PLACEDFE_OFC220_reset | A v -> Y ^  | INVX4TR    | 0.104 |   0.296 |    0.473 | 
     | PLACEDFE_OFC4_reset   | A ^ -> Y ^  | BUFX3TR    | 0.188 |   0.485 |    0.661 | 
     | PLACEDFE_OFC6_reset   | A ^ -> Y ^  | BUFX4TR    | 0.169 |   0.654 |    0.830 | 
     | U110                  | B ^ -> Y v  | NOR2BX2TR  | 0.106 |   0.759 |    0.936 | 
     | PLACEDFE_OFC71_n947   | A v -> Y v  | CLKBUFX2TR | 0.195 |   0.954 |    1.130 | 
     | U1397                 | A1 v -> Y v | AO22X1TR   | 0.195 |   1.149 |    1.326 | 
     | clk_r_REG501_S1       | D v         | DFFQX1TR   | 0.000 |   1.149 |    1.326 | 
     +-------------------------------------------------------------------------------+ 
Path 390: MET Setup Check with Pin clk_r_REG500_S1/CK 
Endpoint:   clk_r_REG500_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset             (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.011
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.324
- Arrival Time                  1.148
= Slack Time                    0.176
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.043
     = Beginpoint Arrival Time            0.143
     +-------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+---------+----------| 
     |                       | reset ^     |            |       |   0.143 |    0.320 | 
     | PLACEDFE_OFC216_reset | A ^ -> Y v  | INVX4TR    | 0.049 |   0.193 |    0.369 | 
     | PLACEDFE_OFC220_reset | A v -> Y ^  | INVX4TR    | 0.104 |   0.296 |    0.473 | 
     | PLACEDFE_OFC4_reset   | A ^ -> Y ^  | BUFX3TR    | 0.188 |   0.485 |    0.661 | 
     | PLACEDFE_OFC6_reset   | A ^ -> Y ^  | BUFX4TR    | 0.169 |   0.654 |    0.830 | 
     | U110                  | B ^ -> Y v  | NOR2BX2TR  | 0.106 |   0.759 |    0.936 | 
     | PLACEDFE_OFC71_n947   | A v -> Y v  | CLKBUFX2TR | 0.195 |   0.954 |    1.130 | 
     | U1396                 | A1 v -> Y v | AO22X1TR   | 0.194 |   1.148 |    1.324 | 
     | clk_r_REG500_S1       | D v         | DFFQX1TR   | 0.000 |   1.148 |    1.324 | 
     +-------------------------------------------------------------------------------+ 
Path 391: MET Setup Check with Pin clk_r_REG269_S1/CK 
Endpoint:   clk_r_REG269_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: reset             (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.014
- Setup                         0.101
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.313
- Arrival Time                  1.137
= Slack Time                    0.176
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.043
     = Beginpoint Arrival Time            0.143
     +---------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                               |             |            |       |  Time   |   Time   | 
     |-------------------------------+-------------+------------+-------+---------+----------| 
     |                               | reset ^     |            |       |   0.143 |    0.320 | 
     | PLACEDFE_OFC216_reset         | A ^ -> Y v  | INVX4TR    | 0.049 |   0.193 |    0.369 | 
     | PLACEDFE_OFC217_reset         | A v -> Y v  | CLKBUFX3TR | 0.211 |   0.403 |    0.580 | 
     | PLACEDFE_OFC31_FE_DBTN3_reset | A v -> Y v  | CLKBUFX2TR | 0.286 |   0.690 |    0.866 | 
     | U1196                         | B0 v -> Y ^ | OAI21X1TR  | 0.122 |   0.812 |    0.988 | 
     | PLACEDFE_OFC111_n926          | A ^ -> Y v  | INVX2TR    | 0.087 |   0.899 |    1.075 | 
     | PLACEDFE_OFC112_n926          | A v -> Y ^  | INVX2TR    | 0.126 |   1.024 |    1.201 | 
     | U1261                         | A0 ^ -> Y ^ | AO22X1TR   | 0.112 |   1.137 |    1.313 | 
     | clk_r_REG269_S1               | D ^         | DFFQX1TR   | 0.000 |   1.137 |    1.313 | 
     +---------------------------------------------------------------------------------------+ 
Path 392: MET Setup Check with Pin clk_r_REG479_S1/CK 
Endpoint:   clk_r_REG479_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset             (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.012
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.326
- Arrival Time                  1.149
= Slack Time                    0.177
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.043
     = Beginpoint Arrival Time            0.143
     +-------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+---------+----------| 
     |                       | reset ^     |            |       |   0.143 |    0.320 | 
     | PLACEDFE_OFC216_reset | A ^ -> Y v  | INVX4TR    | 0.049 |   0.193 |    0.370 | 
     | PLACEDFE_OFC220_reset | A v -> Y ^  | INVX4TR    | 0.104 |   0.296 |    0.473 | 
     | PLACEDFE_OFC4_reset   | A ^ -> Y ^  | BUFX3TR    | 0.188 |   0.485 |    0.662 | 
     | PLACEDFE_OFC6_reset   | A ^ -> Y ^  | BUFX4TR    | 0.169 |   0.654 |    0.831 | 
     | U110                  | B ^ -> Y v  | NOR2BX2TR  | 0.106 |   0.759 |    0.936 | 
     | PLACEDFE_OFC70_n947   | A v -> Y v  | CLKBUFX2TR | 0.195 |   0.954 |    1.131 | 
     | U563                  | A1 v -> Y v | AO22X1TR   | 0.194 |   1.149 |    1.326 | 
     | clk_r_REG479_S1       | D v         | DFFQX1TR   | 0.000 |   1.149 |    1.326 | 
     +-------------------------------------------------------------------------------+ 
Path 393: MET Setup Check with Pin clk_r_REG489_S1/CK 
Endpoint:   clk_r_REG489_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: reset             (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.014
- Setup                         0.101
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.313
- Arrival Time                  1.136
= Slack Time                    0.177
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.043
     = Beginpoint Arrival Time            0.143
     +---------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                               |             |            |       |  Time   |   Time   | 
     |-------------------------------+-------------+------------+-------+---------+----------| 
     |                               | reset ^     |            |       |   0.143 |    0.321 | 
     | PLACEDFE_OFC216_reset         | A ^ -> Y v  | INVX4TR    | 0.049 |   0.193 |    0.370 | 
     | PLACEDFE_OFC217_reset         | A v -> Y v  | CLKBUFX3TR | 0.211 |   0.403 |    0.581 | 
     | PLACEDFE_OFC31_FE_DBTN3_reset | A v -> Y v  | CLKBUFX2TR | 0.286 |   0.690 |    0.867 | 
     | U1196                         | B0 v -> Y ^ | OAI21X1TR  | 0.122 |   0.812 |    0.989 | 
     | PLACEDFE_OFC111_n926          | A ^ -> Y v  | INVX2TR    | 0.087 |   0.899 |    1.076 | 
     | PLACEDFE_OFC112_n926          | A v -> Y ^  | INVX2TR    | 0.126 |   1.024 |    1.202 | 
     | U1416                         | A0 ^ -> Y ^ | AO22X1TR   | 0.112 |   1.136 |    1.313 | 
     | clk_r_REG489_S1               | D ^         | DFFQX1TR   | 0.000 |   1.136 |    1.313 | 
     +---------------------------------------------------------------------------------------+ 
Path 394: MET Setup Check with Pin clk_r_REG486_S1/CK 
Endpoint:   clk_r_REG486_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset             (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.012
- Setup                         0.086
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.326
- Arrival Time                  1.148
= Slack Time                    0.177
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.043
     = Beginpoint Arrival Time            0.143
     +-------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+---------+----------| 
     |                       | reset ^     |            |       |   0.143 |    0.321 | 
     | PLACEDFE_OFC216_reset | A ^ -> Y v  | INVX4TR    | 0.049 |   0.193 |    0.370 | 
     | PLACEDFE_OFC220_reset | A v -> Y ^  | INVX4TR    | 0.104 |   0.296 |    0.474 | 
     | PLACEDFE_OFC4_reset   | A ^ -> Y ^  | BUFX3TR    | 0.188 |   0.485 |    0.662 | 
     | PLACEDFE_OFC6_reset   | A ^ -> Y ^  | BUFX4TR    | 0.169 |   0.654 |    0.831 | 
     | U110                  | B ^ -> Y v  | NOR2BX2TR  | 0.106 |   0.759 |    0.937 | 
     | PLACEDFE_OFC70_n947   | A v -> Y v  | CLKBUFX2TR | 0.195 |   0.954 |    1.132 | 
     | U1413                 | A1 v -> Y v | AO22X1TR   | 0.194 |   1.148 |    1.326 | 
     | clk_r_REG486_S1       | D v         | DFFQX1TR   | 0.000 |   1.148 |    1.326 | 
     +-------------------------------------------------------------------------------+ 
Path 395: MET Setup Check with Pin clk_r_REG493_S1/CK 
Endpoint:   clk_r_REG493_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset             (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.012
- Setup                         0.086
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.326
- Arrival Time                  1.147
= Slack Time                    0.179
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.043
     = Beginpoint Arrival Time            0.143
     +-------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+---------+----------| 
     |                       | reset ^     |            |       |   0.143 |    0.322 | 
     | PLACEDFE_OFC216_reset | A ^ -> Y v  | INVX4TR    | 0.049 |   0.193 |    0.371 | 
     | PLACEDFE_OFC220_reset | A v -> Y ^  | INVX4TR    | 0.104 |   0.296 |    0.475 | 
     | PLACEDFE_OFC4_reset   | A ^ -> Y ^  | BUFX3TR    | 0.188 |   0.485 |    0.663 | 
     | PLACEDFE_OFC6_reset   | A ^ -> Y ^  | BUFX4TR    | 0.169 |   0.654 |    0.832 | 
     | U110                  | B ^ -> Y v  | NOR2BX2TR  | 0.106 |   0.759 |    0.938 | 
     | PLACEDFE_OFC70_n947   | A v -> Y v  | CLKBUFX2TR | 0.195 |   0.954 |    1.133 | 
     | U1389                 | A1 v -> Y v | AO22X1TR   | 0.193 |   1.147 |    1.326 | 
     | clk_r_REG493_S1       | D v         | DFFQX1TR   | 0.000 |   1.147 |    1.326 | 
     +-------------------------------------------------------------------------------+ 
Path 396: MET Setup Check with Pin clk_r_REG462_S1/CK 
Endpoint:   clk_r_REG462_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__1_ (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.011
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.324
- Arrival Time                  1.145
= Slack Time                    0.179
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.092
     = Beginpoint Arrival Time            0.192
     +-----------------------------------------------------------------------------------------+ 
     |       Instance       |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                      |                         |           |       |  Time   |   Time   | 
     |----------------------+-------------------------+-----------+-------+---------+----------| 
     |                      | pe_in_pk_wrb_addr__1_ ^ |           |       |   0.192 |    0.371 | 
     | U378                 | A ^ -> Y v              | INVX2TR   | 0.069 |   0.261 |    0.440 | 
     | U1145                | B v -> Y ^              | NAND3X1TR | 0.089 |   0.350 |    0.529 | 
     | U1146                | A ^ -> Y v              | NAND2X2TR | 0.068 |   0.418 |    0.597 | 
     | U129                 | B v -> Y ^              | NAND2X2TR | 0.187 |   0.605 |    0.784 | 
     | U302                 | A1 ^ -> Y v             | OAI21X1TR | 0.088 |   0.693 |    0.872 | 
     | PLACEDFE_OFC103_n896 | A v -> Y ^              | INVX2TR   | 0.191 |   0.884 |    1.063 | 
     | PLACEDFE_OFC104_n896 | A ^ -> Y v              | INVX2TR   | 0.100 |   0.984 |    1.163 | 
     | U1371                | A0 v -> Y v             | AO22X1TR  | 0.161 |   1.145 |    1.324 | 
     | clk_r_REG462_S1      | D v                     | DFFQX1TR  | 0.000 |   1.145 |    1.324 | 
     +-----------------------------------------------------------------------------------------+ 
Path 397: MET Setup Check with Pin clk_r_REG449_S1/CK 
Endpoint:   clk_r_REG449_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__1_ (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.012
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.325
- Arrival Time                  1.146
= Slack Time                    0.180
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.092
     = Beginpoint Arrival Time            0.192
     +------------------------------------------------------------------------------------------+ 
     |       Instance       |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                      |                         |            |       |  Time   |   Time   | 
     |----------------------+-------------------------+------------+-------+---------+----------| 
     |                      | pe_in_pk_wrb_addr__1_ ^ |            |       |   0.192 |    0.372 | 
     | U378                 | A ^ -> Y v              | INVX2TR    | 0.069 |   0.261 |    0.441 | 
     | U1145                | B v -> Y ^              | NAND3X1TR  | 0.089 |   0.350 |    0.530 | 
     | U1146                | A ^ -> Y v              | NAND2X2TR  | 0.068 |   0.418 |    0.598 | 
     | U634                 | A v -> Y ^              | NAND2X1TR  | 0.281 |   0.699 |    0.879 | 
     | U117                 | A1 ^ -> Y v             | OAI21X1TR  | 0.086 |   0.785 |    0.964 | 
     | PLACEDFE_OFC130_n875 | A v -> Y ^              | INVX2TR    | 0.164 |   0.949 |    1.128 | 
     | PLACEDFE_OFC132_n875 | A ^ -> Y v              | CLKINVX2TR | 0.046 |   0.995 |    1.175 | 
     | U1358                | A0 v -> Y v             | AO22X1TR   | 0.151 |   1.146 |    1.325 | 
     | clk_r_REG449_S1      | D v                     | DFFQX1TR   | 0.000 |   1.146 |    1.325 | 
     +------------------------------------------------------------------------------------------+ 
Path 398: MET Setup Check with Pin clk_r_REG544_S1/CK 
Endpoint:   clk_r_REG544_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__1_ (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.014
- Setup                         0.086
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.328
- Arrival Time                  1.148
= Slack Time                    0.180
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.092
     = Beginpoint Arrival Time            0.192
     +------------------------------------------------------------------------------------------+ 
     |       Instance       |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                      |                         |            |       |  Time   |   Time   | 
     |----------------------+-------------------------+------------+-------+---------+----------| 
     |                      | pe_in_pk_wrb_addr__1_ ^ |            |       |   0.192 |    0.372 | 
     | U378                 | A ^ -> Y v              | INVX2TR    | 0.069 |   0.261 |    0.442 | 
     | U1145                | B v -> Y ^              | NAND3X1TR  | 0.089 |   0.350 |    0.531 | 
     | U1146                | A ^ -> Y v              | NAND2X2TR  | 0.068 |   0.418 |    0.599 | 
     | U634                 | A v -> Y ^              | NAND2X1TR  | 0.281 |   0.699 |    0.879 | 
     | U207                 | A1 ^ -> Y v             | OAI21X1TR  | 0.081 |   0.781 |    0.961 | 
     | PLACEDFE_OFC139_n922 | A v -> Y ^              | INVX2TR    | 0.176 |   0.956 |    1.137 | 
     | PLACEDFE_OFC140_n922 | A ^ -> Y v              | CLKINVX2TR | 0.045 |   1.001 |    1.181 | 
     | U1439                | A0 v -> Y v             | AO22X1TR   | 0.147 |   1.148 |    1.328 | 
     | clk_r_REG544_S1      | D v                     | DFFQX1TR   | 0.000 |   1.148 |    1.328 | 
     +------------------------------------------------------------------------------------------+ 
Path 399: MET Setup Check with Pin clk_r_REG220_S1/CK 
Endpoint:   clk_r_REG220_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.014
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.327
- Arrival Time                  1.146
= Slack Time                    0.180
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.019
     = Beginpoint Arrival Time            0.119
     +---------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                               |             |            |       |  Time   |   Time   | 
     |-------------------------------+-------------+------------+-------+---------+----------| 
     |                               | reset v     |            |       |   0.119 |    0.300 | 
     | PLACEDFE_OFC216_reset         | A v -> Y ^  | INVX4TR    | 0.070 |   0.190 |    0.370 | 
     | PLACEDFE_OFC217_reset         | A ^ -> Y ^  | CLKBUFX3TR | 0.218 |   0.408 |    0.588 | 
     | PLACEDFE_OFC31_FE_DBTN3_reset | A ^ -> Y ^  | CLKBUFX2TR | 0.268 |   0.676 |    0.857 | 
     | U1189                         | B0 ^ -> Y v | OAI21X1TR  | 0.072 |   0.748 |    0.929 | 
     | PLACEDFE_OFC174_n918          | A v -> Y ^  | INVX2TR    | 0.179 |   0.927 |    1.108 | 
     | PLACEDFE_OFC175_n918          | A ^ -> Y v  | CLKINVX2TR | 0.061 |   0.988 |    1.168 | 
     | U1225                         | A0 v -> Y v | AO22X1TR   | 0.158 |   1.146 |    1.327 | 
     | clk_r_REG220_S1               | D v         | DFFQX1TR   | 0.000 |   1.146 |    1.327 | 
     +---------------------------------------------------------------------------------------+ 
Path 400: MET Setup Check with Pin clk_r_REG370_S1/CK 
Endpoint:   clk_r_REG370_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.012
- Setup                         0.102
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.311
- Arrival Time                  1.128
= Slack Time                    0.183
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.019
     = Beginpoint Arrival Time            0.119
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                       |             |           |       |  Time   |   Time   | 
     |-----------------------+-------------+-----------+-------+---------+----------| 
     |                       | reset v     |           |       |   0.119 |    0.302 | 
     | PLACEDFE_OFC216_reset | A v -> Y ^  | INVX4TR   | 0.070 |   0.190 |    0.372 | 
     | PLACEDFE_OFC220_reset | A ^ -> Y v  | INVX4TR   | 0.069 |   0.258 |    0.441 | 
     | PLACEDFE_OFC4_reset   | A v -> Y v  | BUFX3TR   | 0.141 |   0.399 |    0.582 | 
     | PLACEDFE_OFC6_reset   | A v -> Y v  | BUFX4TR   | 0.136 |   0.535 |    0.717 | 
     | U281                  | B v -> Y ^  | NOR2BX1TR | 0.266 |   0.800 |    0.983 | 
     | PLACEDFE_OFC83_n944   | A ^ -> Y ^  | BUFX3TR   | 0.203 |   1.003 |    1.186 | 
     | U1305                 | A1 ^ -> Y ^ | AO22X1TR  | 0.125 |   1.128 |    1.311 | 
     | clk_r_REG370_S1       | D ^         | DFFQX1TR  | 0.000 |   1.128 |    1.311 | 
     +------------------------------------------------------------------------------+ 
Path 401: MET Setup Check with Pin clk_r_REG368_S1/CK 
Endpoint:   clk_r_REG368_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.011
- Setup                         0.102
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.309
- Arrival Time                  1.127
= Slack Time                    0.183
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.019
     = Beginpoint Arrival Time            0.119
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                       |             |           |       |  Time   |   Time   | 
     |-----------------------+-------------+-----------+-------+---------+----------| 
     |                       | reset v     |           |       |   0.119 |    0.302 | 
     | PLACEDFE_OFC216_reset | A v -> Y ^  | INVX4TR   | 0.070 |   0.190 |    0.372 | 
     | PLACEDFE_OFC220_reset | A ^ -> Y v  | INVX4TR   | 0.069 |   0.258 |    0.441 | 
     | PLACEDFE_OFC4_reset   | A v -> Y v  | BUFX3TR   | 0.141 |   0.399 |    0.582 | 
     | PLACEDFE_OFC6_reset   | A v -> Y v  | BUFX4TR   | 0.136 |   0.535 |    0.717 | 
     | U281                  | B v -> Y ^  | NOR2BX1TR | 0.266 |   0.800 |    0.983 | 
     | PLACEDFE_OFC83_n944   | A ^ -> Y ^  | BUFX3TR   | 0.203 |   1.003 |    1.186 | 
     | U1303                 | A1 ^ -> Y ^ | AO22X1TR  | 0.124 |   1.127 |    1.309 | 
     | clk_r_REG368_S1       | D ^         | DFFQX1TR  | 0.000 |   1.127 |    1.309 | 
     +------------------------------------------------------------------------------+ 
Path 402: MET Setup Check with Pin clk_r_REG520_S1/CK 
Endpoint:   clk_r_REG520_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.014
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.327
- Arrival Time                  1.144
= Slack Time                    0.183
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.019
     = Beginpoint Arrival Time            0.119
     +---------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                               |             |            |       |  Time   |   Time   | 
     |-------------------------------+-------------+------------+-------+---------+----------| 
     |                               | reset v     |            |       |   0.119 |    0.302 | 
     | PLACEDFE_OFC216_reset         | A v -> Y ^  | INVX4TR    | 0.070 |   0.190 |    0.372 | 
     | PLACEDFE_OFC217_reset         | A ^ -> Y ^  | CLKBUFX3TR | 0.218 |   0.408 |    0.591 | 
     | PLACEDFE_OFC31_FE_DBTN3_reset | A ^ -> Y ^  | CLKBUFX2TR | 0.268 |   0.676 |    0.859 | 
     | U1189                         | B0 ^ -> Y v | OAI21X1TR  | 0.072 |   0.748 |    0.931 | 
     | PLACEDFE_OFC174_n918          | A v -> Y ^  | INVX2TR    | 0.179 |   0.927 |    1.110 | 
     | PLACEDFE_OFC175_n918          | A ^ -> Y v  | CLKINVX2TR | 0.061 |   0.988 |    1.171 | 
     | U1429                         | A0 v -> Y v | AO22X1TR   | 0.156 |   1.144 |    1.327 | 
     | clk_r_REG520_S1               | D v         | DFFQX1TR   | 0.000 |   1.144 |    1.327 | 
     +---------------------------------------------------------------------------------------+ 
Path 403: MET Setup Check with Pin clk_r_REG348_S1/CK 
Endpoint:   clk_r_REG348_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.012
- Setup                         0.102
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.310
- Arrival Time                  1.126
= Slack Time                    0.184
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.019
     = Beginpoint Arrival Time            0.119
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                       |             |           |       |  Time   |   Time   | 
     |-----------------------+-------------+-----------+-------+---------+----------| 
     |                       | reset v     |           |       |   0.119 |    0.303 | 
     | PLACEDFE_OFC216_reset | A v -> Y ^  | INVX4TR   | 0.070 |   0.190 |    0.374 | 
     | PLACEDFE_OFC220_reset | A ^ -> Y v  | INVX4TR   | 0.069 |   0.258 |    0.442 | 
     | PLACEDFE_OFC4_reset   | A v -> Y v  | BUFX3TR   | 0.141 |   0.399 |    0.583 | 
     | PLACEDFE_OFC6_reset   | A v -> Y v  | BUFX4TR   | 0.136 |   0.535 |    0.719 | 
     | U281                  | B v -> Y ^  | NOR2BX1TR | 0.266 |   0.800 |    0.984 | 
     | PLACEDFE_OFC83_n944   | A ^ -> Y ^  | BUFX3TR   | 0.203 |   1.003 |    1.187 | 
     | U1315                 | A1 ^ -> Y ^ | AO22X1TR  | 0.123 |   1.126 |    1.310 | 
     | clk_r_REG348_S1       | D ^         | DFFQX1TR  | 0.000 |   1.126 |    1.310 | 
     +------------------------------------------------------------------------------+ 
Path 404: MET Setup Check with Pin clk_r_REG456_S1/CK 
Endpoint:   clk_r_REG456_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: reset             (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.011
- Setup                         0.102
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.309
- Arrival Time                  1.123
= Slack Time                    0.187
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.043
     = Beginpoint Arrival Time            0.143
     +-------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+---------+----------| 
     |                       | reset ^     |            |       |   0.143 |    0.330 | 
     | PLACEDFE_OFC216_reset | A ^ -> Y v  | INVX4TR    | 0.049 |   0.193 |    0.379 | 
     | PLACEDFE_OFC217_reset | A v -> Y v  | CLKBUFX3TR | 0.211 |   0.403 |    0.590 | 
     | PLACEDFE_OFC222_reset | A v -> Y ^  | CLKINVX2TR | 0.105 |   0.509 |    0.695 | 
     | PLACEDFE_OFC227_reset | A ^ -> Y v  | CLKINVX4TR | 0.091 |   0.600 |    0.787 | 
     | U101                  | B0 v -> Y ^ | OAI21X1TR  | 0.142 |   0.742 |    0.929 | 
     | PLACEDFE_OFC184_n884  | A ^ -> Y v  | INVX2TR    | 0.113 |   0.855 |    1.041 | 
     | PLACEDFE_OFC185_n884  | A v -> Y ^  | INVX2TR    | 0.150 |   1.005 |    1.192 | 
     | U1365                 | A0 ^ -> Y ^ | AO22X1TR   | 0.118 |   1.123 |    1.309 | 
     | clk_r_REG456_S1       | D ^         | DFFQX1TR   | 0.000 |   1.123 |    1.309 | 
     +-------------------------------------------------------------------------------+ 
Path 405: MET Setup Check with Pin clk_r_REG369_S1/CK 
Endpoint:   clk_r_REG369_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.013
- Setup                         0.101
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.311
- Arrival Time                  1.124
= Slack Time                    0.187
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.019
     = Beginpoint Arrival Time            0.119
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                       |             |           |       |  Time   |   Time   | 
     |-----------------------+-------------+-----------+-------+---------+----------| 
     |                       | reset v     |           |       |   0.119 |    0.306 | 
     | PLACEDFE_OFC216_reset | A v -> Y ^  | INVX4TR   | 0.070 |   0.190 |    0.376 | 
     | PLACEDFE_OFC220_reset | A ^ -> Y v  | INVX4TR   | 0.069 |   0.258 |    0.445 | 
     | PLACEDFE_OFC4_reset   | A v -> Y v  | BUFX3TR   | 0.141 |   0.399 |    0.586 | 
     | PLACEDFE_OFC6_reset   | A v -> Y v  | BUFX4TR   | 0.136 |   0.535 |    0.722 | 
     | U281                  | B v -> Y ^  | NOR2BX1TR | 0.266 |   0.800 |    0.987 | 
     | PLACEDFE_OFC83_n944   | A ^ -> Y ^  | BUFX3TR   | 0.203 |   1.003 |    1.190 | 
     | U1304                 | A1 ^ -> Y ^ | AO22X1TR  | 0.121 |   1.124 |    1.311 | 
     | clk_r_REG369_S1       | D ^         | DFFQX1TR  | 0.000 |   1.124 |    1.311 | 
     +------------------------------------------------------------------------------+ 
Path 406: MET Setup Check with Pin clk_r_REG504_S1/CK 
Endpoint:   clk_r_REG504_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__1_ (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.001
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.314
- Arrival Time                  1.127
= Slack Time                    0.187
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.092
     = Beginpoint Arrival Time            0.192
     +------------------------------------------------------------------------------------------+ 
     |       Instance       |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                      |                         |            |       |  Time   |   Time   | 
     |----------------------+-------------------------+------------+-------+---------+----------| 
     |                      | pe_in_pk_wrb_addr__1_ ^ |            |       |   0.192 |    0.379 | 
     | U378                 | A ^ -> Y v              | INVX2TR    | 0.069 |   0.261 |    0.448 | 
     | U1145                | B v -> Y ^              | NAND3X1TR  | 0.089 |   0.350 |    0.537 | 
     | U1146                | A ^ -> Y v              | NAND2X2TR  | 0.068 |   0.418 |    0.605 | 
     | U634                 | A v -> Y ^              | NAND2X1TR  | 0.281 |   0.699 |    0.886 | 
     | U115                 | A1 ^ -> Y v             | OAI21X1TR  | 0.079 |   0.778 |    0.965 | 
     | PLACEDFE_OFC99_n894  | A v -> Y ^              | INVX2TR    | 0.159 |   0.937 |    1.123 | 
     | PLACEDFE_OFC101_n894 | A ^ -> Y v              | CLKINVX2TR | 0.044 |   0.981 |    1.168 | 
     | U1400                | A0 v -> Y v             | AO22X1TR   | 0.146 |   1.127 |    1.314 | 
     | clk_r_REG504_S1      | D v                     | DFFQX1TR   | 0.000 |   1.127 |    1.314 | 
     +------------------------------------------------------------------------------------------+ 
Path 407: MET Setup Check with Pin clk_r_REG374_S1/CK 
Endpoint:   clk_r_REG374_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__1_ (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.012
- Setup                         0.086
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.326
- Arrival Time                  1.139
= Slack Time                    0.187
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.092
     = Beginpoint Arrival Time            0.192
     +-----------------------------------------------------------------------------------------+ 
     |       Instance       |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                      |                         |           |       |  Time   |   Time   | 
     |----------------------+-------------------------+-----------+-------+---------+----------| 
     |                      | pe_in_pk_wrb_addr__1_ ^ |           |       |   0.192 |    0.379 | 
     | U378                 | A ^ -> Y v              | INVX2TR   | 0.069 |   0.261 |    0.449 | 
     | U1145                | B v -> Y ^              | NAND3X1TR | 0.089 |   0.350 |    0.538 | 
     | U1146                | A ^ -> Y v              | NAND2X2TR | 0.068 |   0.418 |    0.606 | 
     | U129                 | B v -> Y ^              | NAND2X2TR | 0.187 |   0.605 |    0.792 | 
     | U302                 | A1 ^ -> Y v             | OAI21X1TR | 0.088 |   0.693 |    0.881 | 
     | PLACEDFE_OFC103_n896 | A v -> Y ^              | INVX2TR   | 0.191 |   0.884 |    1.071 | 
     | PLACEDFE_OFC104_n896 | A ^ -> Y v              | INVX2TR   | 0.100 |   0.984 |    1.171 | 
     | U1309                | A0 v -> Y v             | AO22X1TR  | 0.155 |   1.139 |    1.326 | 
     | clk_r_REG374_S1      | D v                     | DFFQX1TR  | 0.000 |   1.139 |    1.326 | 
     +-----------------------------------------------------------------------------------------+ 
Path 408: MET Setup Check with Pin clk_r_REG347_S1/CK 
Endpoint:   clk_r_REG347_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.012
- Setup                         0.102
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.311
- Arrival Time                  1.123
= Slack Time                    0.188
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.019
     = Beginpoint Arrival Time            0.119
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                       |             |           |       |  Time   |   Time   | 
     |-----------------------+-------------+-----------+-------+---------+----------| 
     |                       | reset v     |           |       |   0.119 |    0.307 | 
     | PLACEDFE_OFC216_reset | A v -> Y ^  | INVX4TR   | 0.070 |   0.190 |    0.377 | 
     | PLACEDFE_OFC220_reset | A ^ -> Y v  | INVX4TR   | 0.069 |   0.258 |    0.446 | 
     | PLACEDFE_OFC4_reset   | A v -> Y v  | BUFX3TR   | 0.141 |   0.399 |    0.587 | 
     | PLACEDFE_OFC6_reset   | A v -> Y v  | BUFX4TR   | 0.136 |   0.535 |    0.723 | 
     | U281                  | B v -> Y ^  | NOR2BX1TR | 0.266 |   0.800 |    0.988 | 
     | PLACEDFE_OFC83_n944   | A ^ -> Y ^  | BUFX3TR   | 0.203 |   1.003 |    1.191 | 
     | U557                  | A1 ^ -> Y ^ | AO22X1TR  | 0.120 |   1.123 |    1.311 | 
     | clk_r_REG347_S1       | D ^         | DFFQX1TR  | 0.000 |   1.123 |    1.311 | 
     +------------------------------------------------------------------------------+ 
Path 409: MET Setup Check with Pin clk_r_REG540_S1/CK 
Endpoint:   clk_r_REG540_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__1_ (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.012
- Setup                         0.086
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.326
- Arrival Time                  1.136
= Slack Time                    0.190
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.092
     = Beginpoint Arrival Time            0.192
     +------------------------------------------------------------------------------------------+ 
     |       Instance       |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                      |                         |            |       |  Time   |   Time   | 
     |----------------------+-------------------------+------------+-------+---------+----------| 
     |                      | pe_in_pk_wrb_addr__1_ ^ |            |       |   0.192 |    0.382 | 
     | U378                 | A ^ -> Y v              | INVX2TR    | 0.069 |   0.261 |    0.451 | 
     | U1145                | B v -> Y ^              | NAND3X1TR  | 0.089 |   0.350 |    0.540 | 
     | U1146                | A ^ -> Y v              | NAND2X2TR  | 0.068 |   0.418 |    0.608 | 
     | U634                 | A v -> Y ^              | NAND2X1TR  | 0.281 |   0.699 |    0.889 | 
     | U117                 | A1 ^ -> Y v             | OAI21X1TR  | 0.086 |   0.785 |    0.974 | 
     | PLACEDFE_OFC130_n875 | A v -> Y ^              | INVX2TR    | 0.164 |   0.949 |    1.138 | 
     | PLACEDFE_OFC131_n875 | A ^ -> Y v              | CLKINVX2TR | 0.041 |   0.990 |    1.179 | 
     | U1435                | A0 v -> Y v             | AO22X1TR   | 0.147 |   1.136 |    1.326 | 
     | clk_r_REG540_S1      | D v                     | DFFQX1TR   | 0.000 |   1.136 |    1.326 | 
     +------------------------------------------------------------------------------------------+ 
Path 410: MET Setup Check with Pin clk_r_REG536_S1/CK 
Endpoint:   clk_r_REG536_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: reset             (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.011
- Setup                         0.101
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.310
- Arrival Time                  1.119
= Slack Time                    0.191
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.043
     = Beginpoint Arrival Time            0.143
     +-------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+---------+----------| 
     |                       | reset ^     |            |       |   0.143 |    0.334 | 
     | PLACEDFE_OFC216_reset | A ^ -> Y v  | INVX4TR    | 0.049 |   0.193 |    0.384 | 
     | PLACEDFE_OFC217_reset | A v -> Y v  | CLKBUFX3TR | 0.211 |   0.403 |    0.595 | 
     | PLACEDFE_OFC222_reset | A v -> Y ^  | CLKINVX2TR | 0.105 |   0.509 |    0.700 | 
     | PLACEDFE_OFC227_reset | A ^ -> Y v  | CLKINVX4TR | 0.091 |   0.600 |    0.791 | 
     | U101                  | B0 v -> Y ^ | OAI21X1TR  | 0.142 |   0.742 |    0.933 | 
     | PLACEDFE_OFC184_n884  | A ^ -> Y v  | INVX2TR    | 0.113 |   0.855 |    1.046 | 
     | PLACEDFE_OFC185_n884  | A v -> Y ^  | INVX2TR    | 0.150 |   1.005 |    1.196 | 
     | U1448                 | A0 ^ -> Y ^ | AO22X1TR   | 0.114 |   1.119 |    1.310 | 
     | clk_r_REG536_S1       | D ^         | DFFQX1TR   | 0.000 |   1.119 |    1.310 | 
     +-------------------------------------------------------------------------------+ 
Path 411: MET Setup Check with Pin clk_r_REG546_S1/CK 
Endpoint:   clk_r_REG546_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__1_ (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.001
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.314
- Arrival Time                  1.122
= Slack Time                    0.191
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.092
     = Beginpoint Arrival Time            0.192
     +------------------------------------------------------------------------------------------+ 
     |       Instance       |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                      |                         |            |       |  Time   |   Time   | 
     |----------------------+-------------------------+------------+-------+---------+----------| 
     |                      | pe_in_pk_wrb_addr__1_ ^ |            |       |   0.192 |    0.383 | 
     | U378                 | A ^ -> Y v              | INVX2TR    | 0.069 |   0.261 |    0.453 | 
     | U1145                | B v -> Y ^              | NAND3X1TR  | 0.089 |   0.350 |    0.542 | 
     | U1146                | A ^ -> Y v              | NAND2X2TR  | 0.068 |   0.418 |    0.610 | 
     | U634                 | A v -> Y ^              | NAND2X1TR  | 0.281 |   0.699 |    0.890 | 
     | U303                 | A1 ^ -> Y v             | OAI21X1TR  | 0.080 |   0.779 |    0.970 | 
     | PLACEDFE_OFC161_n890 | A v -> Y ^              | INVX2TR    | 0.153 |   0.932 |    1.123 | 
     | PLACEDFE_OFC162_n890 | A ^ -> Y v              | CLKINVX2TR | 0.043 |   0.975 |    1.167 | 
     | U1441                | A0 v -> Y v             | AO22X1TR   | 0.147 |   1.122 |    1.314 | 
     | clk_r_REG546_S1      | D v                     | DFFQX1TR   | 0.000 |   1.122 |    1.314 | 
     +------------------------------------------------------------------------------------------+ 
Path 412: MET Setup Check with Pin clk_r_REG41_S1/CK 
Endpoint:   clk_r_REG41_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset            (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.004
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.317
- Arrival Time                  1.122
= Slack Time                    0.195
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.019
     = Beginpoint Arrival Time            0.119
     +-------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+---------+----------| 
     |                       | reset v     |            |       |   0.119 |    0.315 | 
     | PLACEDFE_OFC216_reset | A v -> Y ^  | INVX4TR    | 0.070 |   0.190 |    0.385 | 
     | PLACEDFE_OFC220_reset | A ^ -> Y v  | INVX4TR    | 0.069 |   0.258 |    0.454 | 
     | PLACEDFE_OFC225_reset | A v -> Y ^  | CLKINVX2TR | 0.129 |   0.388 |    0.583 | 
     | PLACEDFE_OFC229_reset | A ^ -> Y v  | CLKINVX2TR | 0.123 |   0.511 |    0.706 | 
     | U358                  | B v -> Y ^  | NOR2BX1TR  | 0.186 |   0.697 |    0.892 | 
     | U823                  | A ^ -> S ^  | ADDHX1TR   | 0.105 |   0.801 |    0.996 | 
     | U1003                 | CI ^ -> S v | ADDFX2TR   | 0.155 |   0.956 |    1.151 | 
     | U529                  | A v -> Y ^  | NOR2X1TR   | 0.118 |   1.075 |    1.270 | 
     | U1134                 | A0 ^ -> Y v | OAI21X1TR  | 0.048 |   1.122 |    1.317 | 
     | clk_r_REG41_S1        | D v         | DFFQX1TR   | 0.000 |   1.122 |    1.317 | 
     +-------------------------------------------------------------------------------+ 
Path 413: MET Setup Check with Pin clk_r_REG548_S1/CK 
Endpoint:   clk_r_REG548_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__1_ (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.011
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.324
- Arrival Time                  1.124
= Slack Time                    0.200
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.092
     = Beginpoint Arrival Time            0.192
     +------------------------------------------------------------------------------------------+ 
     |       Instance       |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                      |                         |            |       |  Time   |   Time   | 
     |----------------------+-------------------------+------------+-------+---------+----------| 
     |                      | pe_in_pk_wrb_addr__1_ ^ |            |       |   0.192 |    0.392 | 
     | U378                 | A ^ -> Y v              | INVX2TR    | 0.069 |   0.261 |    0.462 | 
     | U1145                | B v -> Y ^              | NAND3X1TR  | 0.089 |   0.350 |    0.550 | 
     | U1146                | A ^ -> Y v              | NAND2X2TR  | 0.068 |   0.418 |    0.619 | 
     | U129                 | B v -> Y ^              | NAND2X2TR  | 0.187 |   0.605 |    0.805 | 
     | U302                 | A1 ^ -> Y v             | OAI21X1TR  | 0.088 |   0.694 |    0.894 | 
     | PLACEDFE_OFC103_n896 | A v -> Y ^              | INVX2TR    | 0.191 |   0.884 |    1.084 | 
     | PLACEDFE_OFC105_n896 | A ^ -> Y v              | CLKINVX1TR | 0.081 |   0.965 |    1.166 | 
     | U1443                | A0 v -> Y v             | AO22X1TR   | 0.158 |   1.124 |    1.324 | 
     | clk_r_REG548_S1      | D v                     | DFFQX1TR   | 0.000 |   1.124 |    1.324 | 
     +------------------------------------------------------------------------------------------+ 
Path 414: MET Setup Check with Pin clk_r_REG507_S1/CK 
Endpoint:   clk_r_REG507_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__1_ (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time         -0.001
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.311
- Arrival Time                  1.108
= Slack Time                    0.203
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.092
     = Beginpoint Arrival Time            0.192
     +-----------------------------------------------------------------------------------------+ 
     |      Instance       |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                     |                         |            |       |  Time   |   Time   | 
     |---------------------+-------------------------+------------+-------+---------+----------| 
     |                     | pe_in_pk_wrb_addr__1_ ^ |            |       |   0.192 |    0.395 | 
     | U378                | A ^ -> Y v              | INVX2TR    | 0.069 |   0.261 |    0.464 | 
     | U1145               | B v -> Y ^              | NAND3X1TR  | 0.089 |   0.350 |    0.553 | 
     | U1146               | A ^ -> Y v              | NAND2X2TR  | 0.068 |   0.418 |    0.621 | 
     | U634                | A v -> Y ^              | NAND2X1TR  | 0.281 |   0.699 |    0.902 | 
     | U120                | A1 ^ -> Y v             | OAI21X1TR  | 0.081 |   0.780 |    0.983 | 
     | PLACEDFE_OFC90_n897 | A v -> Y ^              | INVX2TR    | 0.141 |   0.921 |    1.124 | 
     | PLACEDFE_OFC92_n897 | A ^ -> Y v              | CLKINVX2TR | 0.039 |   0.960 |    1.163 | 
     | U1403               | A0 v -> Y v             | AO22X1TR   | 0.148 |   1.108 |    1.311 | 
     | clk_r_REG507_S1     | D v                     | DFFQX1TR   | 0.000 |   1.108 |    1.311 | 
     +-----------------------------------------------------------------------------------------+ 
Path 415: MET Setup Check with Pin clk_r_REG451_S1/CK 
Endpoint:   clk_r_REG451_S1/D     (^) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__1_ (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.012
- Setup                         0.102
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.310
- Arrival Time                  1.106
= Slack Time                    0.204
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.092
     = Beginpoint Arrival Time            0.192
     +-----------------------------------------------------------------------------------------+ 
     |       Instance       |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                      |                         |           |       |  Time   |   Time   | 
     |----------------------+-------------------------+-----------+-------+---------+----------| 
     |                      | pe_in_pk_wrb_addr__1_ ^ |           |       |   0.192 |    0.396 | 
     | U378                 | A ^ -> Y v              | INVX2TR   | 0.069 |   0.261 |    0.466 | 
     | U1145                | B v -> Y ^              | NAND3X1TR | 0.089 |   0.350 |    0.555 | 
     | U1146                | A ^ -> Y v              | NAND2X2TR | 0.068 |   0.418 |    0.623 | 
     | U634                 | A v -> Y ^              | NAND2X1TR | 0.281 |   0.699 |    0.903 | 
     | U98                  | A1 ^ -> Y v             | OAI21X1TR | 0.129 |   0.828 |    1.033 | 
     | PLACEDFE_OFC148_n877 | A v -> Y ^              | INVX2TR   | 0.146 |   0.975 |    1.179 | 
     | U1360                | B0 ^ -> Y ^             | AO22X1TR  | 0.131 |   1.106 |    1.310 | 
     | clk_r_REG451_S1      | D ^                     | DFFQX1TR  | 0.000 |   1.106 |    1.310 | 
     +-----------------------------------------------------------------------------------------+ 
Path 416: MET Setup Check with Pin clk_r_REG549_S1/CK 
Endpoint:   clk_r_REG549_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__1_ (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time         -0.000
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.312
- Arrival Time                  1.107
= Slack Time                    0.204
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.092
     = Beginpoint Arrival Time            0.192
     +-----------------------------------------------------------------------------------------+ 
     |      Instance       |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                     |                         |            |       |  Time   |   Time   | 
     |---------------------+-------------------------+------------+-------+---------+----------| 
     |                     | pe_in_pk_wrb_addr__1_ ^ |            |       |   0.192 |    0.396 | 
     | U378                | A ^ -> Y v              | INVX2TR    | 0.069 |   0.261 |    0.466 | 
     | U1145               | B v -> Y ^              | NAND3X1TR  | 0.089 |   0.350 |    0.555 | 
     | U1146               | A ^ -> Y v              | NAND2X2TR  | 0.068 |   0.418 |    0.623 | 
     | U634                | A v -> Y ^              | NAND2X1TR  | 0.281 |   0.699 |    0.904 | 
     | U120                | A1 ^ -> Y v             | OAI21X1TR  | 0.081 |   0.780 |    0.985 | 
     | PLACEDFE_OFC90_n897 | A v -> Y ^              | INVX2TR    | 0.141 |   0.921 |    1.126 | 
     | PLACEDFE_OFC91_n897 | A ^ -> Y v              | CLKINVX2TR | 0.039 |   0.960 |    1.164 | 
     | U1444               | A0 v -> Y v             | AO22X1TR   | 0.147 |   1.107 |    1.312 | 
     | clk_r_REG549_S1     | D v                     | DFFQX1TR   | 0.000 |   1.107 |    1.312 | 
     +-----------------------------------------------------------------------------------------+ 
Path 417: MET Setup Check with Pin clk_r_REG176_S1/CK 
Endpoint:   clk_r_REG176_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset             (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.012
- Setup                         0.085
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.327
- Arrival Time                  1.122
= Slack Time                    0.205
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.043
     = Beginpoint Arrival Time            0.143
     +---------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                               |             |            |       |  Time   |   Time   | 
     |-------------------------------+-------------+------------+-------+---------+----------| 
     |                               | reset ^     |            |       |   0.143 |    0.348 | 
     | PLACEDFE_OFC216_reset         | A ^ -> Y v  | INVX4TR    | 0.049 |   0.193 |    0.398 | 
     | PLACEDFE_OFC217_reset         | A v -> Y v  | CLKBUFX3TR | 0.211 |   0.403 |    0.608 | 
     | PLACEDFE_OFC31_FE_DBTN3_reset | A v -> Y v  | CLKBUFX2TR | 0.286 |   0.689 |    0.894 | 
     | U1189                         | B0 v -> Y ^ | OAI21X1TR  | 0.123 |   0.812 |    1.017 | 
     | PLACEDFE_OFC174_n918          | A ^ -> Y v  | INVX2TR    | 0.110 |   0.922 |    1.127 | 
     | U1190                         | B0 v -> Y v | AO22X1TR   | 0.200 |   1.122 |    1.327 | 
     | clk_r_REG176_S1               | D v         | DFFQX1TR   | 0.000 |   1.122 |    1.327 | 
     +---------------------------------------------------------------------------------------+ 
Path 418: MET Setup Check with Pin clk_r_REG542_S1/CK 
Endpoint:   clk_r_REG542_S1/D     (^) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__1_ (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.012
- Setup                         0.102
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.310
- Arrival Time                  1.105
= Slack Time                    0.206
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.092
     = Beginpoint Arrival Time            0.192
     +-----------------------------------------------------------------------------------------+ 
     |       Instance       |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                      |                         |           |       |  Time   |   Time   | 
     |----------------------+-------------------------+-----------+-------+---------+----------| 
     |                      | pe_in_pk_wrb_addr__1_ ^ |           |       |   0.192 |    0.398 | 
     | U378                 | A ^ -> Y v              | INVX2TR   | 0.069 |   0.261 |    0.467 | 
     | U1145                | B v -> Y ^              | NAND3X1TR | 0.089 |   0.350 |    0.556 | 
     | U1146                | A ^ -> Y v              | NAND2X2TR | 0.068 |   0.418 |    0.624 | 
     | U634                 | A v -> Y ^              | NAND2X1TR | 0.281 |   0.699 |    0.905 | 
     | U98                  | A1 ^ -> Y v             | OAI21X1TR | 0.129 |   0.828 |    1.034 | 
     | PLACEDFE_OFC148_n877 | A v -> Y ^              | INVX2TR   | 0.146 |   0.975 |    1.181 | 
     | U1437                | B0 ^ -> Y ^             | AO22X1TR  | 0.130 |   1.105 |    1.310 | 
     | clk_r_REG542_S1      | D ^                     | DFFQX1TR  | 0.000 |   1.105 |    1.310 | 
     +-----------------------------------------------------------------------------------------+ 
Path 419: MET Setup Check with Pin PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG72_
S3/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG72_S3/D (^) checked with  
leading edge of 'clk'
Beginpoint: clk_r_REG245_S2/Q                                 (v) triggered by  
leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.003
- Setup                         0.108
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.295
- Arrival Time                  1.084
= Slack Time                    0.210
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.004
     = Beginpoint Arrival Time       0.004
     +--------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                 |             |           |       |  Time   |   Time   | 
     |-------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG245_S2                                 | CK ^        |           |       |   0.004 |    0.214 | 
     | clk_r_REG245_S2                                 | CK ^ -> Q v | DFFQX1TR  | 0.283 |   0.287 |    0.497 | 
     | U937                                            | B1 v -> Y v | AO22X4TR  | 0.172 |   0.459 |    0.669 | 
     | U331                                            | B v -> Y v  | XNOR2X2TR | 0.126 |   0.585 |    0.795 | 
     | U938                                            | B0 v -> Y ^ | OAI22X4TR | 0.147 |   0.732 |    0.942 | 
     | U1066                                           | B ^ -> S ^  | ADDFHX4TR | 0.142 |   0.874 |    1.084 | 
     | U1070                                           | CI ^ -> S v | ADDFHX2TR | 0.137 |   1.011 |    1.221 | 
     | U567                                            | A v -> Y ^  | NAND2X1TR | 0.074 |   1.084 |    1.294 | 
     | PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG72_S3 | D ^         | DFFQX1TR  | 0.000 |   1.084 |    1.295 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 420: MET Setup Check with Pin clk_r_REG15_S3/CK 
Endpoint:   clk_r_REG15_S3/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG27_S3/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.005
- Setup                         0.114
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.290
- Arrival Time                  1.075
= Slack Time                    0.215
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.005
     = Beginpoint Arrival Time       0.005
     +-------------------------------------------------------------------------+ 
     |    Instance    |     Arc     |    Cell     | Delay | Arrival | Required | 
     |                |             |             |       |  Time   |   Time   | 
     |----------------+-------------+-------------+-------+---------+----------| 
     | clk_r_REG27_S3 | CK ^        |             |       |   0.005 |    0.220 | 
     | clk_r_REG27_S3 | CK ^ -> Q ^ | DFFQX1TR    | 0.336 |   0.341 |    0.556 | 
     | U186           | B ^ -> Y v  | NOR2X2TR    | 0.061 |   0.401 |    0.616 | 
     | U833           | A0 v -> Y ^ | OAI21X1TR   | 0.114 |   0.516 |    0.730 | 
     | U834           | B0 ^ -> Y v | AOI21X1TR   | 0.064 |   0.579 |    0.794 | 
     | U837           | A0 v -> Y ^ | OAI21X1TR   | 0.135 |   0.714 |    0.929 | 
     | U1463          | A ^ -> Y ^  | XNOR2X1TR   | 0.093 |   0.807 |    1.022 | 
     | U1464          | A ^ -> Y ^  | AND2X2TR    | 0.106 |   0.913 |    1.128 | 
     | U1465          | A ^ -> Y v  | NAND2X1TR   | 0.036 |   0.949 |    1.164 | 
     | U1466          | B0 v -> Y ^ | OAI2BB2XLTR | 0.126 |   1.075 |    1.290 | 
     | clk_r_REG15_S3 | D ^         | DFFQX1TR    | 0.000 |   1.075 |    1.290 | 
     +-------------------------------------------------------------------------+ 
Path 421: MET Setup Check with Pin PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG73_
S3/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG73_S3/D (^) checked with  
leading edge of 'clk'
Beginpoint: clk_r_REG245_S2/Q                                 (v) triggered by  
leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.003
- Setup                         0.106
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.297
- Arrival Time                  1.081
= Slack Time                    0.216
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.004
     = Beginpoint Arrival Time       0.004
     +--------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                 |             |           |       |  Time   |   Time   | 
     |-------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG245_S2                                 | CK ^        |           |       |   0.004 |    0.220 | 
     | clk_r_REG245_S2                                 | CK ^ -> Q v | DFFQX1TR  | 0.283 |   0.287 |    0.503 | 
     | U937                                            | B1 v -> Y v | AO22X4TR  | 0.172 |   0.459 |    0.675 | 
     | U331                                            | B v -> Y v  | XNOR2X2TR | 0.126 |   0.585 |    0.801 | 
     | U938                                            | B0 v -> Y ^ | OAI22X4TR | 0.147 |   0.732 |    0.948 | 
     | U1066                                           | B ^ -> S ^  | ADDFHX4TR | 0.142 |   0.874 |    1.089 | 
     | U1070                                           | CI ^ -> S v | ADDFHX2TR | 0.137 |   1.011 |    1.226 | 
     | U1072                                           | A v -> Y ^  | NOR2X2TR  | 0.071 |   1.081 |    1.297 | 
     | PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG73_S3 | D ^         | DFFQX1TR  | 0.000 |   1.081 |    1.297 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 422: MET Setup Check with Pin clk_r_REG3_S3/CK 
Endpoint:   clk_r_REG3_S3/D  (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG45_S3/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.005
- Setup                         0.085
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.320
- Arrival Time                  1.102
= Slack Time                    0.218
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.005
     = Beginpoint Arrival Time       0.005
     +--------------------------------------------------------------------------+ 
     |    Instance    |      Arc      |    Cell    | Delay | Arrival | Required | 
     |                |               |            |       |  Time   |   Time   | 
     |----------------+---------------+------------+-------+---------+----------| 
     | clk_r_REG45_S3 | CK ^          |            |       |   0.005 |    0.223 | 
     | clk_r_REG45_S3 | CK ^ -> Q v   | DFFQX1TR   | 0.294 |   0.299 |    0.517 | 
     | U363           | B v -> Y ^    | NAND2X1TR  | 0.122 |   0.421 |    0.639 | 
     | U1137          | CIN ^ -> CO v | AFHCINX2TR | 0.083 |   0.503 |    0.721 | 
     | U834           | A1 v -> Y ^   | AOI21X1TR  | 0.154 |   0.658 |    0.876 | 
     | U837           | A0 ^ -> Y v   | OAI21X1TR  | 0.075 |   0.732 |    0.950 | 
     | U840           | A0 v -> Y ^   | AOI21X1TR  | 0.130 |   0.863 |    1.081 | 
     | U1090          | A0 ^ -> Y v   | OAI21X1TR  | 0.054 |   0.917 |    1.135 | 
     | U368           | A v -> Y v    | XNOR2X1TR  | 0.087 |   1.004 |    1.222 | 
     | U367           | A v -> Y v    | AND2X2TR   | 0.098 |   1.102 |    1.320 | 
     | clk_r_REG3_S3  | D v           | DFFQX1TR   | 0.000 |   1.102 |    1.320 | 
     +--------------------------------------------------------------------------+ 
Path 423: MET Setup Check with Pin clk_r_REG532_S1/CK 
Endpoint:   clk_r_REG532_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset             (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.012
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.325
- Arrival Time                  1.105
= Slack Time                    0.221
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.043
     = Beginpoint Arrival Time            0.143
     +---------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                               |             |            |       |  Time   |   Time   | 
     |-------------------------------+-------------+------------+-------+---------+----------| 
     |                               | reset ^     |            |       |   0.143 |    0.364 | 
     | PLACEDFE_OFC216_reset         | A ^ -> Y v  | INVX4TR    | 0.049 |   0.193 |    0.413 | 
     | PLACEDFE_OFC217_reset         | A v -> Y v  | CLKBUFX3TR | 0.211 |   0.403 |    0.624 | 
     | PLACEDFE_OFC30_FE_DBTN3_reset | A v -> Y v  | CLKBUFX2TR | 0.226 |   0.630 |    0.850 | 
     | U301                          | B0 v -> Y ^ | OAI21X1TR  | 0.144 |   0.774 |    0.994 | 
     | PLACEDFE_OFC180_n908          | A ^ -> Y v  | INVX2TR    | 0.120 |   0.894 |    1.115 | 
     | U218                          | B0 v -> Y v | AO22X1TR   | 0.211 |   1.105 |    1.325 | 
     | clk_r_REG532_S1               | D v         | DFFQX1TR   | 0.000 |   1.105 |    1.325 | 
     +---------------------------------------------------------------------------------------+ 
Path 424: MET Setup Check with Pin clk_r_REG435_S1/CK 
Endpoint:   clk_r_REG435_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.012
- Setup                         0.102
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.310
- Arrival Time                  1.089
= Slack Time                    0.221
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.019
     = Beginpoint Arrival Time            0.119
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                       |             |           |       |  Time   |   Time   | 
     |-----------------------+-------------+-----------+-------+---------+----------| 
     |                       | reset v     |           |       |   0.119 |    0.340 | 
     | PLACEDFE_OFC216_reset | A v -> Y ^  | INVX4TR   | 0.070 |   0.190 |    0.411 | 
     | PLACEDFE_OFC220_reset | A ^ -> Y v  | INVX4TR   | 0.069 |   0.258 |    0.479 | 
     | PLACEDFE_OFC4_reset   | A v -> Y v  | BUFX3TR   | 0.141 |   0.399 |    0.620 | 
     | PLACEDFE_OFC6_reset   | A v -> Y v  | BUFX4TR   | 0.136 |   0.535 |    0.756 | 
     | U109                  | B v -> Y ^  | NOR2BX1TR | 0.239 |   0.774 |    0.995 | 
     | PLACEDFE_OFC98_n946   | A ^ -> Y ^  | BUFX3TR   | 0.194 |   0.967 |    1.188 | 
     | U561                  | A1 ^ -> Y ^ | AO22X1TR  | 0.122 |   1.089 |    1.310 | 
     | clk_r_REG435_S1       | D ^         | DFFQX1TR  | 0.000 |   1.089 |    1.310 | 
     +------------------------------------------------------------------------------+ 
Path 425: MET Setup Check with Pin clk_r_REG458_S1/CK 
Endpoint:   clk_r_REG458_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.012
- Setup                         0.101
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.310
- Arrival Time                  1.088
= Slack Time                    0.222
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.019
     = Beginpoint Arrival Time            0.119
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                       |             |           |       |  Time   |   Time   | 
     |-----------------------+-------------+-----------+-------+---------+----------| 
     |                       | reset v     |           |       |   0.119 |    0.342 | 
     | PLACEDFE_OFC216_reset | A v -> Y ^  | INVX4TR   | 0.070 |   0.190 |    0.412 | 
     | PLACEDFE_OFC220_reset | A ^ -> Y v  | INVX4TR   | 0.069 |   0.258 |    0.481 | 
     | PLACEDFE_OFC4_reset   | A v -> Y v  | BUFX3TR   | 0.141 |   0.399 |    0.621 | 
     | PLACEDFE_OFC6_reset   | A v -> Y v  | BUFX4TR   | 0.136 |   0.535 |    0.757 | 
     | U109                  | B v -> Y ^  | NOR2BX1TR | 0.239 |   0.774 |    0.996 | 
     | PLACEDFE_OFC98_n946   | A ^ -> Y ^  | BUFX3TR   | 0.194 |   0.967 |    1.189 | 
     | U1367                 | A1 ^ -> Y ^ | AO22X1TR  | 0.121 |   1.088 |    1.310 | 
     | clk_r_REG458_S1       | D ^         | DFFQX1TR  | 0.000 |   1.088 |    1.310 | 
     +------------------------------------------------------------------------------+ 
Path 426: MET Setup Check with Pin clk_r_REG457_S1/CK 
Endpoint:   clk_r_REG457_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.013
- Setup                         0.102
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.311
- Arrival Time                  1.089
= Slack Time                    0.223
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.019
     = Beginpoint Arrival Time            0.119
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                       |             |           |       |  Time   |   Time   | 
     |-----------------------+-------------+-----------+-------+---------+----------| 
     |                       | reset v     |           |       |   0.119 |    0.342 | 
     | PLACEDFE_OFC216_reset | A v -> Y ^  | INVX4TR   | 0.070 |   0.190 |    0.412 | 
     | PLACEDFE_OFC220_reset | A ^ -> Y v  | INVX4TR   | 0.069 |   0.258 |    0.481 | 
     | PLACEDFE_OFC4_reset   | A v -> Y v  | BUFX3TR   | 0.141 |   0.399 |    0.622 | 
     | PLACEDFE_OFC6_reset   | A v -> Y v  | BUFX4TR   | 0.136 |   0.535 |    0.757 | 
     | U109                  | B v -> Y ^  | NOR2BX1TR | 0.239 |   0.773 |    0.996 | 
     | PLACEDFE_OFC98_n946   | A ^ -> Y ^  | BUFX3TR   | 0.194 |   0.967 |    1.190 | 
     | U1366                 | A1 ^ -> Y ^ | AO22X1TR  | 0.121 |   1.089 |    1.311 | 
     | clk_r_REG457_S1       | D ^         | DFFQX1TR  | 0.000 |   1.089 |    1.311 | 
     +------------------------------------------------------------------------------+ 
Path 427: MET Setup Check with Pin clk_r_REG259_S1/CK 
Endpoint:   clk_r_REG259_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.012
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.325
- Arrival Time                  1.100
= Slack Time                    0.225
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.019
     = Beginpoint Arrival Time            0.119
     +---------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                               |             |            |       |  Time   |   Time   | 
     |-------------------------------+-------------+------------+-------+---------+----------| 
     |                               | reset v     |            |       |   0.119 |    0.344 | 
     | PLACEDFE_OFC216_reset         | A v -> Y ^  | INVX4TR    | 0.070 |   0.190 |    0.415 | 
     | PLACEDFE_OFC217_reset         | A ^ -> Y ^  | CLKBUFX3TR | 0.218 |   0.408 |    0.633 | 
     | PLACEDFE_OFC30_FE_DBTN3_reset | A ^ -> Y ^  | CLKBUFX2TR | 0.201 |   0.609 |    0.834 | 
     | U301                          | B0 ^ -> Y v | OAI21X1TR  | 0.094 |   0.704 |    0.929 | 
     | PLACEDFE_OFC180_n908          | A v -> Y ^  | INVX2TR    | 0.177 |   0.881 |    1.106 | 
     | PLACEDFE_OFC182_n908          | A ^ -> Y v  | CLKINVX2TR | 0.065 |   0.946 |    1.171 | 
     | U553                          | A0 v -> Y v | AO22X1TR   | 0.154 |   1.100 |    1.325 | 
     | clk_r_REG259_S1               | D v         | DFFQX1TR   | 0.000 |   1.100 |    1.325 | 
     +---------------------------------------------------------------------------------------+ 
Path 428: MET Setup Check with Pin clk_r_REG215_S1/CK 
Endpoint:   clk_r_REG215_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset             (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.012
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.325
- Arrival Time                  1.099
= Slack Time                    0.227
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.043
     = Beginpoint Arrival Time            0.143
     +---------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                               |             |            |       |  Time   |   Time   | 
     |-------------------------------+-------------+------------+-------+---------+----------| 
     |                               | reset ^     |            |       |   0.143 |    0.370 | 
     | PLACEDFE_OFC216_reset         | A ^ -> Y v  | INVX4TR    | 0.049 |   0.193 |    0.419 | 
     | PLACEDFE_OFC217_reset         | A v -> Y v  | CLKBUFX3TR | 0.211 |   0.403 |    0.630 | 
     | PLACEDFE_OFC30_FE_DBTN3_reset | A v -> Y v  | CLKBUFX2TR | 0.226 |   0.630 |    0.856 | 
     | U301                          | B0 v -> Y ^ | OAI21X1TR  | 0.144 |   0.774 |    1.000 | 
     | PLACEDFE_OFC180_n908          | A ^ -> Y v  | INVX2TR    | 0.120 |   0.894 |    1.120 | 
     | U18                           | B0 v -> Y v | AO22X1TR   | 0.205 |   1.099 |    1.325 | 
     | clk_r_REG215_S1               | D v         | DFFQX1TR   | 0.000 |   1.099 |    1.325 | 
     +---------------------------------------------------------------------------------------+ 
Path 429: MET Setup Check with Pin clk_r_REG171_S1/CK 
Endpoint:   clk_r_REG171_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset             (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.012
- Setup                         0.086
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.327
- Arrival Time                  1.090
= Slack Time                    0.236
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.043
     = Beginpoint Arrival Time            0.143
     +---------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                               |             |            |       |  Time   |   Time   | 
     |-------------------------------+-------------+------------+-------+---------+----------| 
     |                               | reset ^     |            |       |   0.143 |    0.379 | 
     | PLACEDFE_OFC216_reset         | A ^ -> Y v  | INVX4TR    | 0.049 |   0.193 |    0.429 | 
     | PLACEDFE_OFC217_reset         | A v -> Y v  | CLKBUFX3TR | 0.211 |   0.403 |    0.640 | 
     | PLACEDFE_OFC30_FE_DBTN3_reset | A v -> Y v  | CLKBUFX2TR | 0.226 |   0.630 |    0.866 | 
     | U301                          | B0 v -> Y ^ | OAI21X1TR  | 0.144 |   0.774 |    1.010 | 
     | PLACEDFE_OFC180_n908          | A ^ -> Y v  | INVX2TR    | 0.120 |   0.894 |    1.130 | 
     | U578                          | B0 v -> Y v | AO22X1TR   | 0.197 |   1.090 |    1.327 | 
     | clk_r_REG171_S1               | D v         | DFFQX1TR   | 0.000 |   1.090 |    1.327 | 
     +---------------------------------------------------------------------------------------+ 
Path 430: MET Setup Check with Pin clk_r_REG539_S1/CK 
Endpoint:   clk_r_REG539_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.012
- Setup                         0.086
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.326
- Arrival Time                  1.083
= Slack Time                    0.243
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.019
     = Beginpoint Arrival Time            0.119
     +---------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                               |             |            |       |  Time   |   Time   | 
     |-------------------------------+-------------+------------+-------+---------+----------| 
     |                               | reset v     |            |       |   0.119 |    0.362 | 
     | PLACEDFE_OFC216_reset         | A v -> Y ^  | INVX4TR    | 0.070 |   0.190 |    0.433 | 
     | PLACEDFE_OFC217_reset         | A ^ -> Y ^  | CLKBUFX3TR | 0.218 |   0.408 |    0.651 | 
     | PLACEDFE_OFC30_FE_DBTN3_reset | A ^ -> Y ^  | CLKBUFX2TR | 0.201 |   0.609 |    0.852 | 
     | U114                          | B0 ^ -> Y v | OAI21X1TR  | 0.076 |   0.685 |    0.928 | 
     | PLACEDFE_OFC168_n909          | A v -> Y ^  | INVX2TR    | 0.199 |   0.885 |    1.128 | 
     | PLACEDFE_OFC169_n909          | A ^ -> Y v  | CLKINVX2TR | 0.047 |   0.931 |    1.174 | 
     | U1434                         | A0 v -> Y v | AO22X1TR   | 0.152 |   1.083 |    1.326 | 
     | clk_r_REG539_S1               | D v         | DFFQX1TR   | 0.000 |   1.083 |    1.326 | 
     +---------------------------------------------------------------------------------------+ 
Path 431: MET Setup Check with Pin clk_r_REG8_S3/CK 
Endpoint:   clk_r_REG8_S3/D  (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG45_S3/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.005
- Setup                         0.103
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.302
- Arrival Time                  1.051
= Slack Time                    0.251
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.005
     = Beginpoint Arrival Time       0.005
     +--------------------------------------------------------------------------+ 
     |    Instance    |      Arc      |    Cell    | Delay | Arrival | Required | 
     |                |               |            |       |  Time   |   Time   | 
     |----------------+---------------+------------+-------+---------+----------| 
     | clk_r_REG45_S3 | CK ^          |            |       |   0.005 |    0.256 | 
     | clk_r_REG45_S3 | CK ^ -> Q v   | DFFQX1TR   | 0.294 |   0.299 |    0.551 | 
     | U363           | B v -> Y ^    | NAND2X1TR  | 0.122 |   0.421 |    0.672 | 
     | U1137          | CIN ^ -> CO v | AFHCINX2TR | 0.083 |   0.503 |    0.755 | 
     | U834           | A1 v -> Y ^   | AOI21X1TR  | 0.154 |   0.658 |    0.909 | 
     | U837           | A0 ^ -> Y v   | OAI21X1TR  | 0.075 |   0.732 |    0.984 | 
     | U840           | A0 v -> Y ^   | AOI21X1TR  | 0.130 |   0.863 |    1.114 | 
     | U844           | A ^ -> Y ^    | XOR2X1TR   | 0.089 |   0.952 |    1.203 | 
     | U267           | A ^ -> Y ^    | AND2X2TR   | 0.098 |   1.050 |    1.302 | 
     | clk_r_REG8_S3  | D ^           | DFFQX1TR   | 0.000 |   1.051 |    1.302 | 
     +--------------------------------------------------------------------------+ 
Path 432: MET Setup Check with Pin clk_r_REG537_S1/CK 
Endpoint:   clk_r_REG537_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__1_ (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.012
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.325
- Arrival Time                  1.069
= Slack Time                    0.257
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.092
     = Beginpoint Arrival Time            0.192
     +----------------------------------------------------------------------------------------+ 
     |      Instance       |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                     |                         |           |       |  Time   |   Time   | 
     |---------------------+-------------------------+-----------+-------+---------+----------| 
     |                     | pe_in_pk_wrb_addr__1_ ^ |           |       |   0.192 |    0.449 | 
     | U378                | A ^ -> Y v              | INVX2TR   | 0.069 |   0.261 |    0.518 | 
     | U1145               | B v -> Y ^              | NAND3X1TR | 0.089 |   0.350 |    0.607 | 
     | U1146               | A ^ -> Y v              | NAND2X2TR | 0.068 |   0.418 |    0.675 | 
     | U129                | B v -> Y ^              | NAND2X2TR | 0.187 |   0.605 |    0.862 | 
     | U118                | A0 ^ -> Y v             | OAI21X1TR | 0.065 |   0.670 |    0.927 | 
     | PLACEDFE_OFC76_n886 | A v -> Y ^              | INVX2TR   | 0.143 |   0.814 |    1.070 | 
     | PLACEDFE_OFC77_n886 | A ^ -> Y v              | INVX2TR   | 0.095 |   0.909 |    1.165 | 
     | U1449               | A0 v -> Y v             | AO22X1TR  | 0.160 |   1.069 |    1.325 | 
     | clk_r_REG537_S1     | D v                     | DFFQX1TR  | 0.000 |   1.069 |    1.325 | 
     +----------------------------------------------------------------------------------------+ 
Path 433: MET Setup Check with Pin clk_r_REG39_S3/CK 
Endpoint:   clk_r_REG39_S3/D (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG56_S2/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.005
- Setup                         0.089
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.316
- Arrival Time                  1.048
= Slack Time                    0.268
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.003
     = Beginpoint Arrival Time       0.003
     +------------------------------------------------------------------------------+ 
     |       Instance       |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                      |             |            |       |  Time   |   Time   | 
     |----------------------+-------------+------------+-------+---------+----------| 
     | clk_r_REG56_S2       | CK ^        |            |       |   0.003 |    0.271 | 
     | clk_r_REG56_S2       | CK ^ -> Q v | DFFQX1TR   | 0.285 |   0.289 |    0.557 | 
     | U602                 | B v -> Y ^  | NOR2X1TR   | 0.302 |   0.591 |    0.859 | 
     | U244                 | B ^ -> Y v  | NAND3BX1TR | 0.100 |   0.691 |    0.959 | 
     | PLACEDFE_OFC158_n871 | A v -> Y ^  | INVX2TR    | 0.153 |   0.844 |    1.112 | 
     | PLACEDFE_OFC160_n871 | A ^ -> Y v  | CLKINVX2TR | 0.054 |   0.898 |    1.165 | 
     | U1139                | A0 v -> Y v | AO22X1TR   | 0.150 |   1.048 |    1.316 | 
     | clk_r_REG39_S3       | D v         | DFFQX1TR   | 0.000 |   1.048 |    1.316 | 
     +------------------------------------------------------------------------------+ 
Path 434: MET Setup Check with Pin clk_r_REG45_S3/CK 
Endpoint:   clk_r_REG45_S3/D (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG56_S2/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.005
- Setup                         0.089
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.316
- Arrival Time                  1.047
= Slack Time                    0.269
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.003
     = Beginpoint Arrival Time       0.003
     +------------------------------------------------------------------------------+ 
     |       Instance       |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                      |             |            |       |  Time   |   Time   | 
     |----------------------+-------------+------------+-------+---------+----------| 
     | clk_r_REG56_S2       | CK ^        |            |       |   0.003 |    0.273 | 
     | clk_r_REG56_S2       | CK ^ -> Q v | DFFQX1TR   | 0.285 |   0.289 |    0.558 | 
     | U602                 | B v -> Y ^  | NOR2X1TR   | 0.302 |   0.591 |    0.860 | 
     | U244                 | B ^ -> Y v  | NAND3BX1TR | 0.100 |   0.691 |    0.960 | 
     | PLACEDFE_OFC158_n871 | A v -> Y ^  | INVX2TR    | 0.153 |   0.844 |    1.113 | 
     | PLACEDFE_OFC160_n871 | A ^ -> Y v  | CLKINVX2TR | 0.054 |   0.898 |    1.167 | 
     | U1136                | A0 v -> Y v | AO22X1TR   | 0.149 |   1.047 |    1.316 | 
     | clk_r_REG45_S3       | D v         | DFFQX1TR   | 0.000 |   1.047 |    1.316 | 
     +------------------------------------------------------------------------------+ 
Path 435: MET Setup Check with Pin clk_r_REG21_S3/CK 
Endpoint:   clk_r_REG21_S3/D (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG45_S3/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.004
- Setup                         0.089
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.315
- Arrival Time                  1.036
= Slack Time                    0.279
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.005
     = Beginpoint Arrival Time       0.005
     +--------------------------------------------------------------------------+ 
     |    Instance    |      Arc      |    Cell    | Delay | Arrival | Required | 
     |                |               |            |       |  Time   |   Time   | 
     |----------------+---------------+------------+-------+---------+----------| 
     | clk_r_REG45_S3 | CK ^          |            |       |   0.005 |    0.284 | 
     | clk_r_REG45_S3 | CK ^ -> Q v   | DFFQX1TR   | 0.294 |   0.299 |    0.579 | 
     | U363           | B v -> Y ^    | NAND2X1TR  | 0.122 |   0.421 |    0.700 | 
     | U1137          | CIN ^ -> CO v | AFHCINX2TR | 0.083 |   0.503 |    0.783 | 
     | U834           | A1 v -> Y ^   | AOI21X1TR  | 0.154 |   0.658 |    0.937 | 
     | U1141          | A ^ -> Y v    | XOR2X1TR   | 0.045 |   0.703 |    0.982 | 
     | U1142          | A v -> Y v    | AND2X2TR   | 0.099 |   0.802 |    1.081 | 
     | U1143          | A v -> Y v    | AND2X2TR   | 0.078 |   0.880 |    1.159 | 
     | U1144          | A1 v -> Y v   | AO22X1TR   | 0.156 |   1.036 |    1.315 | 
     | clk_r_REG21_S3 | D v           | DFFQX1TR   | 0.000 |   1.036 |    1.315 | 
     +--------------------------------------------------------------------------+ 
Path 436: MET Setup Check with Pin clk_r_REG538_S1/CK 
Endpoint:   clk_r_REG538_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__1_ (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.012
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.326
- Arrival Time                  1.043
= Slack Time                    0.283
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.092
     = Beginpoint Arrival Time            0.192
     +----------------------------------------------------------------------------------------+ 
     |      Instance       |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                     |                         |           |       |  Time   |   Time   | 
     |---------------------+-------------------------+-----------+-------+---------+----------| 
     |                     | pe_in_pk_wrb_addr__1_ ^ |           |       |   0.192 |    0.475 | 
     | U378                | A ^ -> Y v              | INVX2TR   | 0.069 |   0.262 |    0.544 | 
     | U1145               | B v -> Y ^              | NAND3X1TR | 0.089 |   0.350 |    0.633 | 
     | U1146               | A ^ -> Y v              | NAND2X2TR | 0.068 |   0.418 |    0.701 | 
     | U129                | B v -> Y ^              | NAND2X2TR | 0.187 |   0.605 |    0.888 | 
     | U119                | A0 ^ -> Y v             | OAI21X1TR | 0.075 |   0.680 |    0.963 | 
     | PLACEDFE_OFC73_n887 | A v -> Y ^              | INVX2TR   | 0.127 |   0.807 |    1.089 | 
     | PLACEDFE_OFC74_n887 | A ^ -> Y v              | INVX2TR   | 0.082 |   0.889 |    1.171 | 
     | U1450               | A0 v -> Y v             | AO22X1TR  | 0.155 |   1.043 |    1.326 | 
     | clk_r_REG538_S1     | D v                     | DFFQX1TR  | 0.000 |   1.043 |    1.326 | 
     +----------------------------------------------------------------------------------------+ 
Path 437: MET Setup Check with Pin clk_r_REG42_S1/CK 
Endpoint:   clk_r_REG42_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: reset            (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.004
- Setup                         0.115
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.290
- Arrival Time                  1.001
= Slack Time                    0.289
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.019
     = Beginpoint Arrival Time            0.119
     +------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |            |            |       |  Time   |   Time   | 
     |-----------------------+------------+------------+-------+---------+----------| 
     |                       | reset v    |            |       |   0.119 |    0.408 | 
     | PLACEDFE_OFC216_reset | A v -> Y ^ | INVX4TR    | 0.070 |   0.190 |    0.478 | 
     | PLACEDFE_OFC219_reset | A ^ -> Y v | CLKINVX2TR | 0.171 |   0.361 |    0.649 | 
     | PLACEDFE_OFC223_reset | A v -> Y v | CLKBUFX2TR | 0.222 |   0.583 |    0.872 | 
     | U1005                 | B v -> Y ^ | NOR2BX1TR  | 0.158 |   0.741 |    1.030 | 
     | U1010                 | B ^ -> S ^ | ADDHXLTR   | 0.144 |   0.885 |    1.174 | 
     | U1476                 | B ^ -> Y ^ | XNOR2X1TR  | 0.116 |   1.001 |    1.290 | 
     | clk_r_REG42_S1        | D ^        | DFFQX1TR   | 0.000 |   1.001 |    1.290 | 
     +------------------------------------------------------------------------------+ 
Path 438: MET Setup Check with Pin clk_r_REG27_S3/CK 
Endpoint:   clk_r_REG27_S3/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG37_S2/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.004
- Setup                         0.117
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.287
- Arrival Time                  0.980
= Slack Time                    0.308
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.004
     = Beginpoint Arrival Time       0.004
     +-------------------------------------------------------------------------+ 
     |    Instance    |     Arc     |    Cell     | Delay | Arrival | Required | 
     |                |             |             |       |  Time   |   Time   | 
     |----------------+-------------+-------------+-------+---------+----------| 
     | clk_r_REG37_S2 | CK ^        |             |       |   0.004 |    0.312 | 
     | clk_r_REG37_S2 | CK ^ -> Q ^ | DFFQX1TR    | 0.301 |   0.305 |    0.613 | 
     | U1137          | B ^ -> CO ^ | AFHCINX2TR  | 0.172 |   0.477 |    0.785 | 
     | U1455          | A ^ -> Y v  | CLKINVX2TR  | 0.047 |   0.524 |    0.832 | 
     | U1456          | A0 v -> Y ^ | OAI21X1TR   | 0.099 |   0.623 |    0.930 | 
     | U1458          | A ^ -> Y ^  | XNOR2X1TR   | 0.084 |   0.706 |    1.014 | 
     | U1459          | A ^ -> Y ^  | AND2X2TR    | 0.100 |   0.806 |    1.114 | 
     | U1460          | A ^ -> Y v  | NAND2X1TR   | 0.033 |   0.839 |    1.146 | 
     | U1461          | B0 v -> Y ^ | OAI2BB2XLTR | 0.141 |   0.980 |    1.287 | 
     | clk_r_REG27_S3 | D ^         | DFFQX1TR    | 0.000 |   0.980 |    1.287 | 
     +-------------------------------------------------------------------------+ 
Path 439: MET Setup Check with Pin clk_r_REG447_S2/CK 
Endpoint:   clk_r_REG447_S2/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_rdb_addr__1_ (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.001
- Setup                         0.099
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.302
- Arrival Time                  0.988
= Slack Time                    0.313
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.057
     = Beginpoint Arrival Time            0.157
     +-----------------------------------------------------------------------------------------------------------+ 
     |               Instance                |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                                       |                         |            |       |  Time   |   Time   | 
     |---------------------------------------+-------------------------+------------+-------+---------+----------| 
     |                                       | pe_in_pk_rdb_addr__1_ ^ |            |       |   0.157 |    0.470 | 
     | PLACEDFE_OCPC231_pe_in_pk_rdb_addr__1 | A ^ -> Y ^              | CLKBUFX2TR | 0.124 |   0.281 |    0.594 | 
     | U658                                  | C ^ -> Y v              | NOR3X1TR   | 0.047 |   0.328 |    0.641 | 
     | PLACEDFE_OFC136_n60                   | A v -> Y v              | CLKBUFX2TR | 0.233 |   0.561 |    0.875 | 
     | U1649                                 | B0 v -> Y ^             | AOI22X1TR  | 0.320 |   0.882 |    1.195 | 
     | U1651                                 | C ^ -> Y v              | NAND4X1TR  | 0.106 |   0.988 |    1.301 | 
     | clk_r_REG447_S2                       | D v                     | DFFQX1TR   | 0.000 |   0.988 |    1.302 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 440: MET Setup Check with Pin clk_r_REG33_S3/CK 
Endpoint:   clk_r_REG33_S3/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG56_S2/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.004
- Setup                         0.116
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.289
- Arrival Time                  0.957
= Slack Time                    0.331
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.003
     = Beginpoint Arrival Time       0.003
     +--------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |    Cell     | Delay | Arrival | Required | 
     |                      |              |             |       |  Time   |   Time   | 
     |----------------------+--------------+-------------+-------+---------+----------| 
     | clk_r_REG56_S2       | CK ^         |             |       |   0.003 |    0.335 | 
     | clk_r_REG56_S2       | CK ^ -> Q v  | DFFQX1TR    | 0.285 |   0.289 |    0.620 | 
     | U602                 | B v -> Y ^   | NOR2X1TR    | 0.302 |   0.591 |    0.922 | 
     | U244                 | B ^ -> Y v   | NAND3BX1TR  | 0.100 |   0.691 |    1.022 | 
     | PLACEDFE_OFC158_n871 | A v -> Y ^   | INVX2TR     | 0.153 |   0.844 |    1.175 | 
     | U1454                | A0N ^ -> Y ^ | OAI2BB2XLTR | 0.114 |   0.957 |    1.289 | 
     | clk_r_REG33_S3       | D ^          | DFFQX1TR    | 0.000 |   0.957 |    1.289 | 
     +--------------------------------------------------------------------------------+ 
Path 441: MET Setup Check with Pin clk_r_REG271_S2/CK 
Endpoint:   clk_r_REG271_S2/D     (^) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_rdb_addr__0_ (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.001
- Setup                         0.113
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.288
- Arrival Time                  0.922
= Slack Time                    0.367
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.070
     = Beginpoint Arrival Time            0.170
     +-----------------------------------------------------------------------------------------+ 
     |       Instance       |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                      |                         |           |       |  Time   |   Time   | 
     |----------------------+-------------------------+-----------+-------+---------+----------| 
     |                      | pe_in_pk_rdb_addr__0_ ^ |           |       |   0.170 |    0.536 | 
     | U290                 | A ^ -> Y v              | INVX2TR   | 0.076 |   0.245 |    0.612 | 
     | U659                 | A v -> Y ^              | NOR3X1TR  | 0.194 |   0.439 |    0.806 | 
     | PLACEDFE_OFC117_n147 | A ^ -> Y ^              | BUFX3TR   | 0.241 |   0.680 |    1.047 | 
     | U1630                | A0 ^ -> Y v             | AOI22X1TR | 0.095 |   0.775 |    1.142 | 
     | U1631                | D v -> Y ^              | NAND4X1TR | 0.147 |   0.922 |    1.288 | 
     | clk_r_REG271_S2      | D ^                     | DFFQX1TR  | 0.000 |   0.922 |    1.288 | 
     +-----------------------------------------------------------------------------------------+ 
Path 442: MET Setup Check with Pin clk_r_REG183_S2/CK 
Endpoint:   clk_r_REG183_S2/D     (^) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_rdb_addr__0_ (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.001
- Setup                         0.113
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.288
- Arrival Time                  0.907
= Slack Time                    0.382
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.070
     = Beginpoint Arrival Time            0.170
     +-----------------------------------------------------------------------------------------+ 
     |       Instance       |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                      |                         |           |       |  Time   |   Time   | 
     |----------------------+-------------------------+-----------+-------+---------+----------| 
     |                      | pe_in_pk_rdb_addr__0_ ^ |           |       |   0.170 |    0.551 | 
     | U290                 | A ^ -> Y v              | INVX2TR   | 0.076 |   0.245 |    0.627 | 
     | U659                 | A v -> Y ^              | NOR3X1TR  | 0.194 |   0.439 |    0.821 | 
     | PLACEDFE_OFC117_n147 | A ^ -> Y ^              | BUFX3TR   | 0.241 |   0.680 |    1.062 | 
     | U1620                | A0 ^ -> Y v             | AOI22X1TR | 0.077 |   0.757 |    1.139 | 
     | U1621                | D v -> Y ^              | NAND4X1TR | 0.149 |   0.907 |    1.288 | 
     | clk_r_REG183_S2      | D ^                     | DFFQX1TR  | 0.000 |   0.907 |    1.288 | 
     +-----------------------------------------------------------------------------------------+ 
Path 443: MET Setup Check with Pin clk_r_REG14_S3/CK 
Endpoint:   clk_r_REG14_S3/D (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG45_S3/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.005
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.318
- Arrival Time                  0.932
= Slack Time                    0.386
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.005
     = Beginpoint Arrival Time       0.005
     +--------------------------------------------------------------------------+ 
     |    Instance    |      Arc      |    Cell    | Delay | Arrival | Required | 
     |                |               |            |       |  Time   |   Time   | 
     |----------------+---------------+------------+-------+---------+----------| 
     | clk_r_REG45_S3 | CK ^          |            |       |   0.005 |    0.391 | 
     | clk_r_REG45_S3 | CK ^ -> Q v   | DFFQX1TR   | 0.294 |   0.299 |    0.685 | 
     | U363           | B v -> Y ^    | NAND2X1TR  | 0.122 |   0.421 |    0.807 | 
     | U1137          | CIN ^ -> CO v | AFHCINX2TR | 0.083 |   0.503 |    0.889 | 
     | U834           | A1 v -> Y ^   | AOI21X1TR  | 0.154 |   0.658 |    1.044 | 
     | U837           | A0 ^ -> Y v   | OAI21X1TR  | 0.075 |   0.732 |    1.118 | 
     | U1463          | A v -> Y v    | XNOR2X1TR  | 0.095 |   0.827 |    1.213 | 
     | U1464          | A v -> Y v    | AND2X2TR   | 0.105 |   0.932 |    1.318 | 
     | clk_r_REG14_S3 | D v           | DFFQX1TR   | 0.000 |   0.932 |    1.318 | 
     +--------------------------------------------------------------------------+ 
Path 444: MET Setup Check with Pin clk_r_REG315_S2/CK 
Endpoint:   clk_r_REG315_S2/D     (^) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_rdb_addr__1_ (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.001
- Setup                         0.110
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.291
- Arrival Time                  0.898
= Slack Time                    0.394
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.057
     = Beginpoint Arrival Time            0.157
     +-----------------------------------------------------------------------------------------------------------+ 
     |               Instance                |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                                       |                         |            |       |  Time   |   Time   | 
     |---------------------------------------+-------------------------+------------+-------+---------+----------| 
     |                                       | pe_in_pk_rdb_addr__1_ ^ |            |       |   0.157 |    0.551 | 
     | PLACEDFE_OCPC231_pe_in_pk_rdb_addr__1 | A ^ -> Y ^              | CLKBUFX2TR | 0.124 |   0.281 |    0.675 | 
     | U255                                  | A ^ -> Y ^              | AND2X2TR   | 0.079 |   0.360 |    0.754 | 
     | U653                                  | B ^ -> Y ^              | AND2X2TR   | 0.296 |   0.655 |    1.049 | 
     | U1633                                 | A0 ^ -> Y v             | AOI22X1TR  | 0.118 |   0.773 |    1.167 | 
     | U1636                                 | B v -> Y ^              | NAND4X1TR  | 0.124 |   0.898 |    1.291 | 
     | clk_r_REG315_S2                       | D ^                     | DFFQX1TR   | 0.000 |   0.898 |    1.291 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 445: MET Setup Check with Pin clk_r_REG227_S2/CK 
Endpoint:   clk_r_REG227_S2/D     (^) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_rdb_addr__1_ (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.001
- Setup                         0.115
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.286
- Arrival Time                  0.880
= Slack Time                    0.406
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.057
     = Beginpoint Arrival Time            0.157
     +-----------------------------------------------------------------------------------------------------------+ 
     |               Instance                |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                                       |                         |            |       |  Time   |   Time   | 
     |---------------------------------------+-------------------------+------------+-------+---------+----------| 
     |                                       | pe_in_pk_rdb_addr__1_ ^ |            |       |   0.157 |    0.563 | 
     | PLACEDFE_OCPC231_pe_in_pk_rdb_addr__1 | A ^ -> Y ^              | CLKBUFX2TR | 0.124 |   0.281 |    0.687 | 
     | U255                                  | A ^ -> Y ^              | AND2X2TR   | 0.079 |   0.360 |    0.766 | 
     | U653                                  | B ^ -> Y ^              | AND2X2TR   | 0.296 |   0.655 |    1.062 | 
     | U1623                                 | A0 ^ -> Y v             | AOI22X1TR  | 0.068 |   0.724 |    1.130 | 
     | U1626                                 | B v -> Y ^              | NAND4X1TR  | 0.156 |   0.880 |    1.286 | 
     | clk_r_REG227_S2                       | D ^                     | DFFQX1TR   | 0.001 |   0.880 |    1.286 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 446: MET Setup Check with Pin clk_r_REG2_S2/CK 
Endpoint:   clk_r_REG2_S2/D  (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG30_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.004
- Setup                         0.107
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.298
- Arrival Time                  0.886
= Slack Time                    0.412
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.004
     = Beginpoint Arrival Time       0.004
     +-----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                |             |           |       |  Time   |   Time   | 
     |----------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG30_S1 | CK ^        |           |       |   0.004 |    0.416 | 
     | clk_r_REG30_S1 | CK ^ -> Q ^ | DFFQX1TR  | 0.313 |   0.317 |    0.729 | 
     | U1124          | A1 ^ -> Y v | OAI21X1TR | 0.061 |   0.378 |    0.790 | 
     | U1125          | B0 v -> Y ^ | AOI21X1TR | 0.201 |   0.579 |    0.991 | 
     | U1128          | A0 ^ -> Y v | OAI21X1TR | 0.056 |   0.634 |    1.046 | 
     | U1129          | A v -> Y ^  | XNOR2X1TR | 0.124 |   0.758 |    1.170 | 
     | U593           | AN ^ -> Y ^ | NOR2BX1TR | 0.127 |   0.886 |    1.298 | 
     | clk_r_REG2_S2  | D ^         | DFFQX1TR  | 0.000 |   0.886 |    1.298 | 
     +-----------------------------------------------------------------------+ 
Path 447: MET Setup Check with Pin clk_r_REG7_S2/CK 
Endpoint:   clk_r_REG7_S2/D  (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG30_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.004
- Setup                         0.107
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.297
- Arrival Time                  0.860
= Slack Time                    0.437
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.004
     = Beginpoint Arrival Time       0.004
     +-----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                |             |           |       |  Time   |   Time   | 
     |----------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG30_S1 | CK ^        |           |       |   0.004 |    0.441 | 
     | clk_r_REG30_S1 | CK ^ -> Q ^ | DFFQX1TR  | 0.313 |   0.317 |    0.754 | 
     | U1124          | A1 ^ -> Y v | OAI21X1TR | 0.061 |   0.378 |    0.815 | 
     | U1125          | B0 v -> Y ^ | AOI21X1TR | 0.201 |   0.579 |    1.016 | 
     | U1498          | A0 ^ -> Y v | OAI21X1TR | 0.058 |   0.637 |    1.074 | 
     | U1500          | A v -> Y ^  | XNOR2X1TR | 0.103 |   0.740 |    1.177 | 
     | U1501          | AN ^ -> Y ^ | NOR2BX1TR | 0.120 |   0.860 |    1.297 | 
     | clk_r_REG7_S2  | D ^         | DFFQX1TR  | 0.000 |   0.860 |    1.297 | 
     +-----------------------------------------------------------------------+ 
Path 448: MET Setup Check with Pin clk_r_REG20_S3/CK 
Endpoint:   clk_r_REG20_S3/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG45_S3/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.005
- Setup                         0.103
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.302
- Arrival Time                  0.845
= Slack Time                    0.457
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.005
     = Beginpoint Arrival Time       0.005
     +--------------------------------------------------------------------------+ 
     |    Instance    |      Arc      |    Cell    | Delay | Arrival | Required | 
     |                |               |            |       |  Time   |   Time   | 
     |----------------+---------------+------------+-------+---------+----------| 
     | clk_r_REG45_S3 | CK ^          |            |       |   0.005 |    0.462 | 
     | clk_r_REG45_S3 | CK ^ -> Q v   | DFFQX1TR   | 0.294 |   0.299 |    0.756 | 
     | U363           | B v -> Y ^    | NAND2X1TR  | 0.122 |   0.421 |    0.878 | 
     | U1137          | CIN ^ -> CO v | AFHCINX2TR | 0.083 |   0.503 |    0.960 | 
     | U834           | A1 v -> Y ^   | AOI21X1TR  | 0.154 |   0.658 |    1.114 | 
     | U1141          | A ^ -> Y ^    | XOR2X1TR   | 0.089 |   0.747 |    1.204 | 
     | U1142          | A ^ -> Y ^    | AND2X2TR   | 0.098 |   0.845 |    1.302 | 
     | clk_r_REG20_S3 | D ^           | DFFQX1TR   | 0.000 |   0.845 |    1.302 | 
     +--------------------------------------------------------------------------+ 
Path 449: MET Setup Check with Pin clk_r_REG49_S1/CK 
Endpoint:   clk_r_REG49_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: reset            (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.003
- Setup                         0.127
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.276
- Arrival Time                  0.817
= Slack Time                    0.459
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.019
     = Beginpoint Arrival Time            0.119
     +------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |            |            |       |  Time   |   Time   | 
     |-----------------------+------------+------------+-------+---------+----------| 
     |                       | reset v    |            |       |   0.119 |    0.579 | 
     | PLACEDFE_OFC216_reset | A v -> Y ^ | INVX4TR    | 0.070 |   0.190 |    0.649 | 
     | PLACEDFE_OFC220_reset | A ^ -> Y v | INVX4TR    | 0.069 |   0.258 |    0.718 | 
     | PLACEDFE_OFC225_reset | A v -> Y ^ | CLKINVX2TR | 0.129 |   0.388 |    0.847 | 
     | PLACEDFE_OFC228_reset | A ^ -> Y v | INVX2TR    | 0.139 |   0.526 |    0.986 | 
     | U1705                 | B v -> Y ^ | NOR2BX1TR  | 0.289 |   0.815 |    1.275 | 
     | clk_r_REG49_S1        | D ^        | DFFQX1TR   | 0.001 |   0.817 |    1.276 | 
     +------------------------------------------------------------------------------+ 
Path 450: MET Setup Check with Pin clk_r_REG13_S2/CK 
Endpoint:   clk_r_REG13_S2/D (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG30_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.004
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.316
- Arrival Time                  0.851
= Slack Time                    0.464
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.004
     = Beginpoint Arrival Time       0.004
     +-----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                |             |           |       |  Time   |   Time   | 
     |----------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG30_S1 | CK ^        |           |       |   0.004 |    0.469 | 
     | clk_r_REG30_S1 | CK ^ -> Q ^ | DFFQX1TR  | 0.313 |   0.317 |    0.782 | 
     | U1124          | A1 ^ -> Y v | OAI21X1TR | 0.061 |   0.378 |    0.843 | 
     | U1125          | B0 v -> Y ^ | AOI21X1TR | 0.201 |   0.579 |    1.043 | 
     | U1494          | A0 ^ -> Y v | OAI21X1TR | 0.063 |   0.642 |    1.106 | 
     | U1496          | A v -> Y v  | XNOR2X1TR | 0.101 |   0.743 |    1.207 | 
     | U1497          | AN v -> Y v | NOR2BX1TR | 0.109 |   0.851 |    1.316 | 
     | clk_r_REG13_S2 | D v         | DFFQX1TR  | 0.000 |   0.851 |    1.316 | 
     +-----------------------------------------------------------------------+ 
Path 451: MET Setup Check with Pin clk_r_REG55_S1/CK 
Endpoint:   clk_r_REG55_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset            (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.003
- Setup                         0.108
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.295
- Arrival Time                  0.803
= Slack Time                    0.492
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.043
     = Beginpoint Arrival Time            0.143
     +------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |            |            |       |  Time   |   Time   | 
     |-----------------------+------------+------------+-------+---------+----------| 
     |                       | reset ^    |            |       |   0.143 |    0.635 | 
     | PLACEDFE_OFC216_reset | A ^ -> Y v | INVX4TR    | 0.049 |   0.193 |    0.685 | 
     | PLACEDFE_OFC220_reset | A v -> Y ^ | INVX4TR    | 0.104 |   0.296 |    0.788 | 
     | PLACEDFE_OFC225_reset | A ^ -> Y v | CLKINVX2TR | 0.141 |   0.438 |    0.930 | 
     | PLACEDFE_OFC228_reset | A v -> Y ^ | INVX2TR    | 0.232 |   0.670 |    1.162 | 
     | U1706                 | B ^ -> Y v | NOR2BX1TR  | 0.132 |   0.802 |    1.294 | 
     | clk_r_REG55_S1        | D v        | DFFQX1TR   | 0.001 |   0.803 |    1.295 | 
     +------------------------------------------------------------------------------+ 
Path 452: MET Setup Check with Pin clk_r_REG26_S3/CK 
Endpoint:   clk_r_REG26_S3/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG37_S2/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.005
- Setup                         0.103
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.302
- Arrival Time                  0.806
= Slack Time                    0.496
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.004
     = Beginpoint Arrival Time       0.004
     +------------------------------------------------------------------------+ 
     |    Instance    |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                |             |            |       |  Time   |   Time   | 
     |----------------+-------------+------------+-------+---------+----------| 
     | clk_r_REG37_S2 | CK ^        |            |       |   0.004 |    0.500 | 
     | clk_r_REG37_S2 | CK ^ -> Q ^ | DFFQX1TR   | 0.301 |   0.305 |    0.801 | 
     | U1137          | B ^ -> CO ^ | AFHCINX2TR | 0.172 |   0.477 |    0.973 | 
     | U1455          | A ^ -> Y v  | CLKINVX2TR | 0.047 |   0.524 |    1.020 | 
     | U1456          | A0 v -> Y ^ | OAI21X1TR  | 0.099 |   0.623 |    1.119 | 
     | U1458          | A ^ -> Y ^  | XNOR2X1TR  | 0.084 |   0.706 |    1.202 | 
     | U1459          | A ^ -> Y ^  | AND2X2TR   | 0.100 |   0.806 |    1.302 | 
     | clk_r_REG26_S3 | D ^         | DFFQX1TR   | 0.000 |   0.806 |    1.302 | 
     +------------------------------------------------------------------------+ 
Path 453: MET Setup Check with Pin clk_r_REG19_S2/CK 
Endpoint:   clk_r_REG19_S2/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG30_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.004
- Setup                         0.106
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.298
- Arrival Time                  0.802
= Slack Time                    0.497
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.004
     = Beginpoint Arrival Time       0.004
     +-----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                |             |           |       |  Time   |   Time   | 
     |----------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG30_S1 | CK ^        |           |       |   0.004 |    0.501 | 
     | clk_r_REG30_S1 | CK ^ -> Q ^ | DFFQX1TR  | 0.313 |   0.317 |    0.814 | 
     | U1124          | A1 ^ -> Y v | OAI21X1TR | 0.061 |   0.378 |    0.875 | 
     | U1125          | B0 v -> Y ^ | AOI21X1TR | 0.201 |   0.579 |    1.075 | 
     | U1492          | A ^ -> Y ^  | XOR2X1TR  | 0.118 |   0.696 |    1.193 | 
     | U1493          | AN ^ -> Y ^ | NOR2BX1TR | 0.105 |   0.802 |    1.298 | 
     | clk_r_REG19_S2 | D ^         | DFFQX1TR  | 0.000 |   0.802 |    1.298 | 
     +-----------------------------------------------------------------------+ 
Path 454: MET Setup Check with Pin clk_r_REG61_S2/CK 
Endpoint:   clk_r_REG61_S2/D (v) checked with  leading edge of 'clk'
Beginpoint: reset            (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.003
- Setup                         0.105
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.298
- Arrival Time                  0.789
= Slack Time                    0.509
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.043
     = Beginpoint Arrival Time            0.143
     +------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |            |            |       |  Time   |   Time   | 
     |-----------------------+------------+------------+-------+---------+----------| 
     |                       | reset ^    |            |       |   0.143 |    0.653 | 
     | PLACEDFE_OFC216_reset | A ^ -> Y v | INVX4TR    | 0.049 |   0.193 |    0.702 | 
     | PLACEDFE_OFC220_reset | A v -> Y ^ | INVX4TR    | 0.104 |   0.296 |    0.806 | 
     | PLACEDFE_OFC225_reset | A ^ -> Y v | CLKINVX2TR | 0.141 |   0.438 |    0.947 | 
     | PLACEDFE_OFC228_reset | A v -> Y ^ | INVX2TR    | 0.232 |   0.670 |    1.179 | 
     | U1707                 | B ^ -> Y v | NOR2BX1TR  | 0.118 |   0.788 |    1.297 | 
     | clk_r_REG61_S2        | D v        | DFFQX1TR   | 0.001 |   0.789 |    1.298 | 
     +------------------------------------------------------------------------------+ 
Path 455: MET Setup Check with Pin clk_r_REG32_S3/CK 
Endpoint:   clk_r_REG32_S3/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG33_S3/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.005
- Setup                         0.103
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.302
- Arrival Time                  0.740
= Slack Time                    0.562
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.005
     = Beginpoint Arrival Time       0.005
     +-----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                |             |           |       |  Time   |   Time   | 
     |----------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG33_S3 | CK ^        |           |       |   0.005 |    0.567 | 
     | clk_r_REG33_S3 | CK ^ -> Q v | DFFQX1TR  | 0.309 |   0.314 |    0.876 | 
     | U481           | B v -> Y ^  | NOR2X1TR  | 0.137 |   0.451 |    1.013 | 
     | U594           | A ^ -> Y v  | INVX1TR   | 0.035 |   0.486 |    1.048 | 
     | U1451          | A v -> Y ^  | NAND2X1TR | 0.056 |   0.542 |    1.104 | 
     | U1452          | B ^ -> Y ^  | XNOR2X1TR | 0.097 |   0.639 |    1.201 | 
     | U271           | A ^ -> Y ^  | AND2X2TR  | 0.101 |   0.740 |    1.302 | 
     | clk_r_REG32_S3 | D ^         | DFFQX1TR  | 0.000 |   0.740 |    1.302 | 
     +-----------------------------------------------------------------------+ 
Path 456: MET Setup Check with Pin clk_r_REG44_S3/CK 
Endpoint:   clk_r_REG44_S3/D (^) checked with  leading edge of 'clk'
Beginpoint: reset            (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.005
- Setup                         0.112
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.293
- Arrival Time                  0.710
= Slack Time                    0.583
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.019
     = Beginpoint Arrival Time            0.119
     +------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |            |            |       |  Time   |   Time   | 
     |-----------------------+------------+------------+-------+---------+----------| 
     |                       | reset v    |            |       |   0.119 |    0.703 | 
     | PLACEDFE_OFC216_reset | A v -> Y ^ | INVX4TR    | 0.070 |   0.190 |    0.773 | 
     | PLACEDFE_OFC219_reset | A ^ -> Y v | CLKINVX2TR | 0.171 |   0.361 |    0.944 | 
     | PLACEDFE_OFC223_reset | A v -> Y v | CLKBUFX2TR | 0.222 |   0.583 |    1.166 | 
     | U1130                 | B v -> Y ^ | NOR2BX1TR  | 0.126 |   0.709 |    1.293 | 
     | clk_r_REG44_S3        | D ^        | DFFQX1TR   | 0.000 |   0.710 |    1.293 | 
     +------------------------------------------------------------------------------+ 
Path 457: MET Setup Check with Pin clk_r_REG37_S2/CK 
Endpoint:   clk_r_REG37_S2/D (v) checked with  leading edge of 'clk'
Beginpoint: reset            (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.004
- Setup                         0.085
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.319
- Arrival Time                  0.734
= Slack Time                    0.585
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.043
     = Beginpoint Arrival Time            0.143
     +------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |            |            |       |  Time   |   Time   | 
     |-----------------------+------------+------------+-------+---------+----------| 
     |                       | reset ^    |            |       |   0.143 |    0.729 | 
     | PLACEDFE_OFC216_reset | A ^ -> Y v | INVX4TR    | 0.049 |   0.193 |    0.778 | 
     | PLACEDFE_OFC217_reset | A v -> Y v | CLKBUFX3TR | 0.211 |   0.403 |    0.989 | 
     | PLACEDFE_OFC221_reset | A v -> Y v | CLKBUFX2TR | 0.197 |   0.600 |    1.185 | 
     | U590                  | B v -> Y v | AND2X1TR   | 0.134 |   0.734 |    1.319 | 
     | clk_r_REG37_S2        | D v        | DFFQX1TR   | 0.000 |   0.734 |    1.319 | 
     +------------------------------------------------------------------------------+ 
Path 458: MET Setup Check with Pin clk_r_REG25_S2/CK 
Endpoint:   clk_r_REG25_S2/D (v) checked with  leading edge of 'clk'
Beginpoint: reset            (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.004
- Setup                         0.085
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.320
- Arrival Time                  0.733
= Slack Time                    0.587
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.043
     = Beginpoint Arrival Time            0.143
     +------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |            |            |       |  Time   |   Time   | 
     |-----------------------+------------+------------+-------+---------+----------| 
     |                       | reset ^    |            |       |   0.143 |    0.730 | 
     | PLACEDFE_OFC216_reset | A ^ -> Y v | INVX4TR    | 0.049 |   0.193 |    0.780 | 
     | PLACEDFE_OFC217_reset | A v -> Y v | CLKBUFX3TR | 0.211 |   0.403 |    0.990 | 
     | PLACEDFE_OFC221_reset | A v -> Y v | CLKBUFX2TR | 0.197 |   0.600 |    1.187 | 
     | U243                  | B v -> Y v | AND2X1TR   | 0.133 |   0.733 |    1.320 | 
     | clk_r_REG25_S2        | D v        | DFFQX1TR   | 0.000 |   0.733 |    1.320 | 
     +------------------------------------------------------------------------------+ 
Path 459: MET Setup Check with Pin clk_r_REG31_S2/CK 
Endpoint:   clk_r_REG31_S2/D (v) checked with  leading edge of 'clk'
Beginpoint: reset            (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.004
- Setup                         0.084
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.320
- Arrival Time                  0.730
= Slack Time                    0.590
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.043
     = Beginpoint Arrival Time            0.143
     +------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |            |            |       |  Time   |   Time   | 
     |-----------------------+------------+------------+-------+---------+----------| 
     |                       | reset ^    |            |       |   0.143 |    0.733 | 
     | PLACEDFE_OFC216_reset | A ^ -> Y v | INVX4TR    | 0.049 |   0.193 |    0.783 | 
     | PLACEDFE_OFC217_reset | A v -> Y v | CLKBUFX3TR | 0.211 |   0.403 |    0.994 | 
     | PLACEDFE_OFC221_reset | A v -> Y v | CLKBUFX2TR | 0.197 |   0.600 |    1.190 | 
     | U591                  | B v -> Y v | AND2X1TR   | 0.130 |   0.730 |    1.320 | 
     | clk_r_REG31_S2        | D v        | DFFQX1TR   | 0.000 |   0.730 |    1.320 | 
     +------------------------------------------------------------------------------+ 
Path 460: MET Setup Check with Pin clk_r_REG48_S1/CK 
Endpoint:   clk_r_REG48_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset            (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.000
- Setup                         0.091
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.310
- Arrival Time                  0.718
= Slack Time                    0.592
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.043
     = Beginpoint Arrival Time            0.143
     +-----------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |   Cell    | Delay | Arrival | Required | 
     |                       |            |           |       |  Time   |   Time   | 
     |-----------------------+------------+-----------+-------+---------+----------| 
     |                       | reset ^    |           |       |   0.143 |    0.735 | 
     | PLACEDFE_OFC216_reset | A ^ -> Y v | INVX4TR   | 0.049 |   0.193 |    0.785 | 
     | PLACEDFE_OFC220_reset | A v -> Y ^ | INVX4TR   | 0.104 |   0.296 |    0.888 | 
     | PLACEDFE_OFC4_reset   | A ^ -> Y ^ | BUFX3TR   | 0.188 |   0.485 |    1.077 | 
     | PLACEDFE_OFC6_reset   | A ^ -> Y ^ | BUFX4TR   | 0.169 |   0.654 |    1.246 | 
     | U1702                 | B ^ -> Y v | NOR2BX1TR | 0.064 |   0.718 |    1.310 | 
     | clk_r_REG48_S1        | D v        | DFFQX1TR  | 0.000 |   0.718 |    1.310 | 
     +-----------------------------------------------------------------------------+ 
Path 461: MET Setup Check with Pin clk_r_REG54_S1/CK 
Endpoint:   clk_r_REG54_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset            (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.000
- Setup                         0.090
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.310
- Arrival Time                  0.718
= Slack Time                    0.592
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.043
     = Beginpoint Arrival Time            0.143
     +-----------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |   Cell    | Delay | Arrival | Required | 
     |                       |            |           |       |  Time   |   Time   | 
     |-----------------------+------------+-----------+-------+---------+----------| 
     |                       | reset ^    |           |       |   0.143 |    0.735 | 
     | PLACEDFE_OFC216_reset | A ^ -> Y v | INVX4TR   | 0.049 |   0.193 |    0.785 | 
     | PLACEDFE_OFC220_reset | A v -> Y ^ | INVX4TR   | 0.104 |   0.296 |    0.888 | 
     | PLACEDFE_OFC4_reset   | A ^ -> Y ^ | BUFX3TR   | 0.188 |   0.485 |    1.077 | 
     | PLACEDFE_OFC6_reset   | A ^ -> Y ^ | BUFX4TR   | 0.169 |   0.654 |    1.246 | 
     | U1703                 | B ^ -> Y v | NOR2BX1TR | 0.064 |   0.718 |    1.310 | 
     | clk_r_REG54_S1        | D v        | DFFQX1TR  | 0.000 |   0.718 |    1.310 | 
     +-----------------------------------------------------------------------------+ 
Path 462: MET Setup Check with Pin clk_r_REG58_S4/CK 
Endpoint:   clk_r_REG58_S4/D (^) checked with  leading edge of 'clk'
Beginpoint: reset            (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.003
- Setup                         0.109
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.294
- Arrival Time                  0.698
= Slack Time                    0.596
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.019
     = Beginpoint Arrival Time            0.119
     +------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |            |            |       |  Time   |   Time   | 
     |-----------------------+------------+------------+-------+---------+----------| 
     |                       | reset v    |            |       |   0.119 |    0.715 | 
     | PLACEDFE_OFC216_reset | A v -> Y ^ | INVX4TR    | 0.070 |   0.190 |    0.786 | 
     | PLACEDFE_OFC219_reset | A ^ -> Y v | CLKINVX2TR | 0.171 |   0.361 |    0.957 | 
     | PLACEDFE_OFC223_reset | A v -> Y v | CLKBUFX2TR | 0.222 |   0.583 |    1.179 | 
     | U1711                 | B v -> Y ^ | NOR2BX1TR  | 0.115 |   0.698 |    1.294 | 
     | clk_r_REG58_S4        | D ^        | DFFQX1TR   | 0.000 |   0.698 |    1.294 | 
     +------------------------------------------------------------------------------+ 
Path 463: MET Setup Check with Pin clk_r_REG38_S3/CK 
Endpoint:   clk_r_REG38_S3/D (v) checked with  leading edge of 'clk'
Beginpoint: reset            (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.005
- Setup                         0.085
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.320
- Arrival Time                  0.724
= Slack Time                    0.596
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.043
     = Beginpoint Arrival Time            0.143
     +------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |            |            |       |  Time   |   Time   | 
     |-----------------------+------------+------------+-------+---------+----------| 
     |                       | reset ^    |            |       |   0.143 |    0.739 | 
     | PLACEDFE_OFC216_reset | A ^ -> Y v | INVX4TR    | 0.049 |   0.193 |    0.789 | 
     | PLACEDFE_OFC217_reset | A v -> Y v | CLKBUFX3TR | 0.211 |   0.403 |    1.000 | 
     | PLACEDFE_OFC221_reset | A v -> Y v | CLKBUFX2TR | 0.197 |   0.600 |    1.196 | 
     | U1138                 | B v -> Y v | AND2X2TR   | 0.124 |   0.724 |    1.320 | 
     | clk_r_REG38_S3        | D v        | DFFQX1TR   | 0.000 |   0.724 |    1.320 | 
     +------------------------------------------------------------------------------+ 
Path 464: MET Setup Check with Pin clk_r_REG60_S1/CK 
Endpoint:   clk_r_REG60_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset            (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.001
- Setup                         0.089
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.312
- Arrival Time                  0.709
= Slack Time                    0.603
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.043
     = Beginpoint Arrival Time            0.143
     +-----------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |   Cell    | Delay | Arrival | Required | 
     |                       |            |           |       |  Time   |   Time   | 
     |-----------------------+------------+-----------+-------+---------+----------| 
     |                       | reset ^    |           |       |   0.143 |    0.746 | 
     | PLACEDFE_OFC216_reset | A ^ -> Y v | INVX4TR   | 0.049 |   0.193 |    0.796 | 
     | PLACEDFE_OFC220_reset | A v -> Y ^ | INVX4TR   | 0.104 |   0.296 |    0.900 | 
     | PLACEDFE_OFC4_reset   | A ^ -> Y ^ | BUFX3TR   | 0.188 |   0.485 |    1.088 | 
     | PLACEDFE_OFC6_reset   | A ^ -> Y ^ | BUFX4TR   | 0.169 |   0.654 |    1.257 | 
     | U1704                 | B ^ -> Y v | NOR2BX1TR | 0.055 |   0.708 |    1.312 | 
     | clk_r_REG60_S1        | D v        | DFFQX1TR  | 0.000 |   0.709 |    1.312 | 
     +-----------------------------------------------------------------------------+ 
Path 465: MET Setup Check with Pin clk_r_REG82_S1/CK 
Endpoint:   clk_r_REG82_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: reset            (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.002
- Setup                         0.127
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.275
- Arrival Time                  0.672
= Slack Time                    0.603
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.043
     = Beginpoint Arrival Time            0.143
     +------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |            |            |       |  Time   |   Time   | 
     |-----------------------+------------+------------+-------+---------+----------| 
     |                       | reset ^    |            |       |   0.143 |    0.746 | 
     | PLACEDFE_OFC216_reset | A ^ -> Y v | INVX4TR    | 0.049 |   0.193 |    0.796 | 
     | PLACEDFE_OFC220_reset | A v -> Y ^ | INVX4TR    | 0.104 |   0.296 |    0.900 | 
     | PLACEDFE_OFC225_reset | A ^ -> Y v | CLKINVX2TR | 0.141 |   0.438 |    1.041 | 
     | PLACEDFE_OFC228_reset | A v -> Y ^ | INVX2TR    | 0.232 |   0.670 |    1.273 | 
     | clk_r_REG82_S1        | D ^        | DFFQX1TR   | 0.002 |   0.672 |    1.275 | 
     +------------------------------------------------------------------------------+ 
Path 466: MET Setup Check with Pin clk_r_REG5_S4/CK 
Endpoint:   clk_r_REG5_S4/D (^) checked with  leading edge of 'clk'
Beginpoint: reset           (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.005
- Setup                         0.108
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.297
- Arrival Time                  0.688
= Slack Time                    0.609
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.019
     = Beginpoint Arrival Time            0.119
     +------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |            |            |       |  Time   |   Time   | 
     |-----------------------+------------+------------+-------+---------+----------| 
     |                       | reset v    |            |       |   0.119 |    0.728 | 
     | PLACEDFE_OFC216_reset | A v -> Y ^ | INVX4TR    | 0.070 |   0.190 |    0.798 | 
     | PLACEDFE_OFC219_reset | A ^ -> Y v | CLKINVX2TR | 0.171 |   0.361 |    0.970 | 
     | PLACEDFE_OFC223_reset | A v -> Y v | CLKBUFX2TR | 0.222 |   0.583 |    1.192 | 
     | U1709                 | A v -> Y ^ | NOR2X1TR   | 0.105 |   0.688 |    1.297 | 
     | clk_r_REG5_S4         | D ^        | DFFQX1TR   | 0.000 |   0.688 |    1.297 | 
     +------------------------------------------------------------------------------+ 
Path 467: MET Setup Check with Pin clk_r_REG43_S2/CK 
Endpoint:   clk_r_REG43_S2/D (^) checked with  leading edge of 'clk'
Beginpoint: reset            (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.004
- Setup                         0.108
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.297
- Arrival Time                  0.685
= Slack Time                    0.612
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.019
     = Beginpoint Arrival Time            0.119
     +------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |            |            |       |  Time   |   Time   | 
     |-----------------------+------------+------------+-------+---------+----------| 
     |                       | reset v    |            |       |   0.119 |    0.731 | 
     | PLACEDFE_OFC216_reset | A v -> Y ^ | INVX4TR    | 0.070 |   0.190 |    0.802 | 
     | PLACEDFE_OFC219_reset | A ^ -> Y v | CLKINVX2TR | 0.171 |   0.361 |    0.973 | 
     | PLACEDFE_OFC223_reset | A v -> Y v | CLKBUFX2TR | 0.222 |   0.583 |    1.195 | 
     | U1485                 | B v -> Y ^ | NOR2BX1TR  | 0.102 |   0.685 |    1.297 | 
     | clk_r_REG43_S2        | D ^        | DFFQX1TR   | 0.000 |   0.685 |    1.297 | 
     +------------------------------------------------------------------------------+ 
Path 468: MET Setup Check with Pin clk_r_REG64_S5/CK 
Endpoint:   clk_r_REG64_S5/D (^) checked with  leading edge of 'clk'
Beginpoint: reset            (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.003
- Setup                         0.107
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.296
- Arrival Time                  0.679
= Slack Time                    0.617
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.019
     = Beginpoint Arrival Time            0.119
     +------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |            |            |       |  Time   |   Time   | 
     |-----------------------+------------+------------+-------+---------+----------| 
     |                       | reset v    |            |       |   0.119 |    0.736 | 
     | PLACEDFE_OFC216_reset | A v -> Y ^ | INVX4TR    | 0.070 |   0.190 |    0.806 | 
     | PLACEDFE_OFC219_reset | A ^ -> Y v | CLKINVX2TR | 0.171 |   0.361 |    0.978 | 
     | PLACEDFE_OFC223_reset | A v -> Y v | CLKBUFX2TR | 0.222 |   0.583 |    1.200 | 
     | U1710                 | B v -> Y ^ | NOR2BX1TR  | 0.096 |   0.679 |    1.296 | 
     | clk_r_REG64_S5        | D ^        | DFFQX1TR   | 0.000 |   0.679 |    1.296 | 
     +------------------------------------------------------------------------------+ 
Path 469: MET Setup Check with Pin clk_r_REG56_S2/CK 
Endpoint:   clk_r_REG56_S2/D (v) checked with  leading edge of 'clk'
Beginpoint: reset            (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.003
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.317
- Arrival Time                  0.680
= Slack Time                    0.637
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.043
     = Beginpoint Arrival Time            0.143
     +------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |            |            |       |  Time   |   Time   | 
     |-----------------------+------------+------------+-------+---------+----------| 
     |                       | reset ^    |            |       |   0.143 |    0.780 | 
     | PLACEDFE_OFC216_reset | A ^ -> Y v | INVX4TR    | 0.049 |   0.193 |    0.829 | 
     | PLACEDFE_OFC219_reset | A v -> Y ^ | CLKINVX2TR | 0.169 |   0.362 |    0.998 | 
     | PLACEDFE_OFC224_reset | A ^ -> Y v | CLKINVX2TR | 0.164 |   0.526 |    1.163 | 
     | U586                  | B v -> Y v | AND2X1TR   | 0.154 |   0.680 |    1.317 | 
     | clk_r_REG56_S2        | D v        | DFFQX1TR   | 0.000 |   0.680 |    1.317 | 
     +------------------------------------------------------------------------------+ 
Path 470: MET Setup Check with Pin clk_r_REG50_S2/CK 
Endpoint:   clk_r_REG50_S2/D (v) checked with  leading edge of 'clk'
Beginpoint: reset            (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.003
- Setup                         0.086
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.317
- Arrival Time                  0.676
= Slack Time                    0.642
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.043
     = Beginpoint Arrival Time            0.143
     +------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |            |            |       |  Time   |   Time   | 
     |-----------------------+------------+------------+-------+---------+----------| 
     |                       | reset ^    |            |       |   0.143 |    0.785 | 
     | PLACEDFE_OFC216_reset | A ^ -> Y v | INVX4TR    | 0.049 |   0.193 |    0.834 | 
     | PLACEDFE_OFC219_reset | A v -> Y ^ | CLKINVX2TR | 0.169 |   0.362 |    1.004 | 
     | PLACEDFE_OFC224_reset | A ^ -> Y v | CLKINVX2TR | 0.164 |   0.526 |    1.168 | 
     | U587                  | B v -> Y v | AND2X1TR   | 0.150 |   0.676 |    1.317 | 
     | clk_r_REG50_S2        | D v        | DFFQX1TR   | 0.000 |   0.676 |    1.317 | 
     +------------------------------------------------------------------------------+ 
Path 471: MET Setup Check with Pin clk_r_REG51_S3/CK 
Endpoint:   clk_r_REG51_S3/D (v) checked with  leading edge of 'clk'
Beginpoint: reset            (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.003
- Setup                         0.086
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.318
- Arrival Time                  0.674
= Slack Time                    0.643
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.043
     = Beginpoint Arrival Time            0.143
     +------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |            |            |       |  Time   |   Time   | 
     |-----------------------+------------+------------+-------+---------+----------| 
     |                       | reset ^    |            |       |   0.143 |    0.787 | 
     | PLACEDFE_OFC216_reset | A ^ -> Y v | INVX4TR    | 0.049 |   0.193 |    0.836 | 
     | PLACEDFE_OFC219_reset | A v -> Y ^ | CLKINVX2TR | 0.169 |   0.362 |    1.005 | 
     | PLACEDFE_OFC224_reset | A ^ -> Y v | CLKINVX2TR | 0.164 |   0.526 |    1.169 | 
     | U597                  | B v -> Y v | AND2X1TR   | 0.148 |   0.674 |    1.318 | 
     | clk_r_REG51_S3        | D v        | DFFQX1TR   | 0.000 |   0.674 |    1.318 | 
     +------------------------------------------------------------------------------+ 
Path 472: MET Setup Check with Pin clk_r_REG63_S4/CK 
Endpoint:   clk_r_REG63_S4/D (v) checked with  leading edge of 'clk'
Beginpoint: reset            (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.005
- Setup                         0.085
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.319
- Arrival Time                  0.674
= Slack Time                    0.645
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.043
     = Beginpoint Arrival Time            0.143
     +------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |            |            |       |  Time   |   Time   | 
     |-----------------------+------------+------------+-------+---------+----------| 
     |                       | reset ^    |            |       |   0.143 |    0.789 | 
     | PLACEDFE_OFC216_reset | A ^ -> Y v | INVX4TR    | 0.049 |   0.193 |    0.838 | 
     | PLACEDFE_OFC219_reset | A v -> Y ^ | CLKINVX2TR | 0.169 |   0.362 |    1.007 | 
     | PLACEDFE_OFC224_reset | A ^ -> Y v | CLKINVX2TR | 0.164 |   0.526 |    1.171 | 
     | U599                  | B v -> Y v | AND2X1TR   | 0.148 |   0.674 |    1.319 | 
     | clk_r_REG63_S4        | D v        | DFFQX1TR   | 0.000 |   0.674 |    1.319 | 
     +------------------------------------------------------------------------------+ 
Path 473: MET Setup Check with Pin clk_r_REG57_S3/CK 
Endpoint:   clk_r_REG57_S3/D (v) checked with  leading edge of 'clk'
Beginpoint: reset            (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.005
- Setup                         0.084
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.320
- Arrival Time                  0.669
= Slack Time                    0.651
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.043
     = Beginpoint Arrival Time            0.143
     +------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |            |            |       |  Time   |   Time   | 
     |-----------------------+------------+------------+-------+---------+----------| 
     |                       | reset ^    |            |       |   0.143 |    0.795 | 
     | PLACEDFE_OFC216_reset | A ^ -> Y v | INVX4TR    | 0.049 |   0.193 |    0.844 | 
     | PLACEDFE_OFC219_reset | A v -> Y ^ | CLKINVX2TR | 0.169 |   0.362 |    1.013 | 
     | PLACEDFE_OFC224_reset | A ^ -> Y v | CLKINVX2TR | 0.164 |   0.526 |    1.177 | 
     | U598                  | B v -> Y v | AND2X1TR   | 0.143 |   0.669 |    1.320 | 
     | clk_r_REG57_S3        | D v        | DFFQX1TR   | 0.000 |   0.669 |    1.320 | 
     +------------------------------------------------------------------------------+ 
Path 474: MET Setup Check with Pin clk_r_REG62_S3/CK 
Endpoint:   clk_r_REG62_S3/D (v) checked with  leading edge of 'clk'
Beginpoint: reset            (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.003
- Setup                         0.084
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.319
- Arrival Time                  0.667
= Slack Time                    0.652
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.043
     = Beginpoint Arrival Time            0.143
     +------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |            |            |       |  Time   |   Time   | 
     |-----------------------+------------+------------+-------+---------+----------| 
     |                       | reset ^    |            |       |   0.143 |    0.795 | 
     | PLACEDFE_OFC216_reset | A ^ -> Y v | INVX4TR    | 0.049 |   0.193 |    0.845 | 
     | PLACEDFE_OFC219_reset | A v -> Y ^ | CLKINVX2TR | 0.169 |   0.362 |    1.014 | 
     | PLACEDFE_OFC224_reset | A ^ -> Y v | CLKINVX2TR | 0.164 |   0.526 |    1.178 | 
     | U600                  | B v -> Y v | AND2X1TR   | 0.141 |   0.667 |    1.319 | 
     | clk_r_REG62_S3        | D v        | DFFQX1TR   | 0.000 |   0.667 |    1.319 | 
     +------------------------------------------------------------------------------+ 
Path 475: MET Late External Delay Assertion 
Endpoint:   pk_out_data__0_ (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG5_S4/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.000
- External Delay                0.100
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.300
- Arrival Time                  0.549
= Slack Time                    0.751
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.005
     = Beginpoint Arrival Time       0.005
     +---------------------------------------------------------------------------+ 
     |   Instance    |        Arc        |   Cell   | Delay | Arrival | Required | 
     |               |                   |          |       |  Time   |   Time   | 
     |---------------+-------------------+----------+-------+---------+----------| 
     | clk_r_REG5_S4 | CK ^              |          |       |   0.005 |    0.756 | 
     | clk_r_REG5_S4 | CK ^ -> Q ^       | DFFQX1TR | 0.335 |   0.339 |    1.091 | 
     | U248          | A ^ -> Y ^        | AND2X1TR | 0.209 |   0.548 |    1.299 | 
     |               | pk_out_data__0_ ^ |          | 0.001 |   0.549 |    1.300 | 
     +---------------------------------------------------------------------------+ 
Path 476: MET Setup Check with Pin clk_r_REG81_S1/CK 
Endpoint:   clk_r_REG81_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: reset            (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.003
- Setup                         0.118
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.286
- Arrival Time                  0.534
= Slack Time                    0.752
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.019
     = Beginpoint Arrival Time            0.119
     +------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |            |            |       |  Time   |   Time   | 
     |-----------------------+------------+------------+-------+---------+----------| 
     |                       | reset v    |            |       |   0.119 |    0.871 | 
     | PLACEDFE_OFC216_reset | A v -> Y ^ | INVX4TR    | 0.070 |   0.190 |    0.942 | 
     | PLACEDFE_OFC219_reset | A ^ -> Y v | CLKINVX2TR | 0.171 |   0.361 |    1.113 | 
     | PLACEDFE_OFC224_reset | A v -> Y ^ | CLKINVX2TR | 0.172 |   0.533 |    1.285 | 
     | clk_r_REG81_S1        | D ^        | DFFQX1TR   | 0.000 |   0.534 |    1.286 | 
     +------------------------------------------------------------------------------+ 
Path 477: MET Late External Delay Assertion 
Endpoint:   pk_out_data__1_ (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG5_S4/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.000
- External Delay                0.100
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.300
- Arrival Time                  0.547
= Slack Time                    0.753
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.005
     = Beginpoint Arrival Time       0.005
     +---------------------------------------------------------------------------+ 
     |   Instance    |        Arc        |   Cell   | Delay | Arrival | Required | 
     |               |                   |          |       |  Time   |   Time   | 
     |---------------+-------------------+----------+-------+---------+----------| 
     | clk_r_REG5_S4 | CK ^              |          |       |   0.005 |    0.757 | 
     | clk_r_REG5_S4 | CK ^ -> Q ^       | DFFQX1TR | 0.335 |   0.339 |    1.092 | 
     | U249          | A ^ -> Y ^        | AND2X1TR | 0.207 |   0.547 |    1.299 | 
     |               | pk_out_data__1_ ^ |          | 0.001 |   0.547 |    1.300 | 
     +---------------------------------------------------------------------------+ 
Path 478: MET Late External Delay Assertion 
Endpoint:   pk_out_data__2_ (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG5_S4/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.000
- External Delay                0.100
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.300
- Arrival Time                  0.530
= Slack Time                    0.770
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.005
     = Beginpoint Arrival Time       0.005
     +---------------------------------------------------------------------------+ 
     |   Instance    |        Arc        |   Cell   | Delay | Arrival | Required | 
     |               |                   |          |       |  Time   |   Time   | 
     |---------------+-------------------+----------+-------+---------+----------| 
     | clk_r_REG5_S4 | CK ^              |          |       |   0.005 |    0.775 | 
     | clk_r_REG5_S4 | CK ^ -> Q ^       | DFFQX1TR | 0.335 |   0.339 |    1.109 | 
     | U250          | A ^ -> Y ^        | AND2X1TR | 0.191 |   0.530 |    1.300 | 
     |               | pk_out_data__2_ ^ |          | 0.000 |   0.530 |    1.300 | 
     +---------------------------------------------------------------------------+ 
Path 479: MET Setup Check with Pin PE_top0_buff_mult_arr0_mult_x_27_clk_r_
REG142_S1/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG142_S1/D (v) checked with 
leading edge of 'clk'
Beginpoint: reset                                              (^) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.002
- Setup                         0.091
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.311
- Arrival Time                  0.539
= Slack Time                    0.772
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.043
     = Beginpoint Arrival Time            0.143
     +--------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |    Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                  |            |           |       |  Time   |   Time   | 
     |--------------------------------------------------+------------+-----------+-------+---------+----------| 
     |                                                  | reset ^    |           |       |   0.143 |    0.915 | 
     | PLACEDFE_OFC216_reset                            | A ^ -> Y v | INVX4TR   | 0.049 |   0.193 |    0.964 | 
     | PLACEDFE_OFC220_reset                            | A v -> Y ^ | INVX4TR   | 0.104 |   0.296 |    1.068 | 
     | PLACEDFE_OFC4_reset                              | A ^ -> Y ^ | BUFX3TR   | 0.188 |   0.485 |    1.256 | 
     | U1516                                            | B ^ -> Y v | NOR2BX1TR | 0.054 |   0.539 |    1.311 | 
     | PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG142_S1 | D v        | DFFQX4TR  | 0.000 |   0.539 |    1.311 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 480: MET Setup Check with Pin clk_r_REG53_S1/CK 
Endpoint:   clk_r_REG53_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset            (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.002
- Setup                         0.090
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.312
- Arrival Time                  0.538
= Slack Time                    0.774
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.043
     = Beginpoint Arrival Time            0.143
     +-----------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |   Cell    | Delay | Arrival | Required | 
     |                       |            |           |       |  Time   |   Time   | 
     |-----------------------+------------+-----------+-------+---------+----------| 
     |                       | reset ^    |           |       |   0.143 |    0.917 | 
     | PLACEDFE_OFC216_reset | A ^ -> Y v | INVX4TR   | 0.049 |   0.193 |    0.966 | 
     | PLACEDFE_OFC220_reset | A v -> Y ^ | INVX4TR   | 0.104 |   0.296 |    1.070 | 
     | PLACEDFE_OFC4_reset   | A ^ -> Y ^ | BUFX3TR   | 0.188 |   0.485 |    1.258 | 
     | U1700                 | B ^ -> Y v | NOR2BX1TR | 0.053 |   0.538 |    1.312 | 
     | clk_r_REG53_S1        | D v        | DFFQX1TR  | 0.000 |   0.538 |    1.312 | 
     +-----------------------------------------------------------------------------+ 
Path 481: MET Setup Check with Pin clk_r_REG52_S4/CK 
Endpoint:   clk_r_REG52_S4/D (^) checked with  leading edge of 'clk'
Beginpoint: reset            (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.003
- Setup                         0.113
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.291
- Arrival Time                  0.516
= Slack Time                    0.774
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.019
     = Beginpoint Arrival Time            0.119
     +------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |            |            |       |  Time   |   Time   | 
     |-----------------------+------------+------------+-------+---------+----------| 
     |                       | reset v    |            |       |   0.119 |    0.894 | 
     | PLACEDFE_OFC216_reset | A v -> Y ^ | INVX4TR    | 0.070 |   0.190 |    0.964 | 
     | PLACEDFE_OFC219_reset | A ^ -> Y v | CLKINVX2TR | 0.171 |   0.361 |    1.135 | 
     | U1712                 | B v -> Y ^ | NOR2BX1TR  | 0.155 |   0.516 |    1.291 | 
     | clk_r_REG52_S4        | D ^        | DFFQX1TR   | 0.000 |   0.516 |    1.291 | 
     +------------------------------------------------------------------------------+ 
Path 482: MET Setup Check with Pin clk_r_REG47_S1/CK 
Endpoint:   clk_r_REG47_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset            (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.001
- Setup                         0.090
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.312
- Arrival Time                  0.537
= Slack Time                    0.775
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.043
     = Beginpoint Arrival Time            0.143
     +-----------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |   Cell    | Delay | Arrival | Required | 
     |                       |            |           |       |  Time   |   Time   | 
     |-----------------------+------------+-----------+-------+---------+----------| 
     |                       | reset ^    |           |       |   0.143 |    0.918 | 
     | PLACEDFE_OFC216_reset | A ^ -> Y v | INVX4TR   | 0.049 |   0.193 |    0.968 | 
     | PLACEDFE_OFC220_reset | A v -> Y ^ | INVX4TR   | 0.104 |   0.296 |    1.071 | 
     | PLACEDFE_OFC4_reset   | A ^ -> Y ^ | BUFX3TR   | 0.188 |   0.485 |    1.260 | 
     | U1699                 | B ^ -> Y v | NOR2BX1TR | 0.052 |   0.537 |    1.312 | 
     | clk_r_REG47_S1        | D v        | DFFQX1TR  | 0.000 |   0.537 |    1.312 | 
     +-----------------------------------------------------------------------------+ 
Path 483: MET Setup Check with Pin clk_r_REG59_S1/CK 
Endpoint:   clk_r_REG59_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset            (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.002
- Setup                         0.090
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.312
- Arrival Time                  0.536
= Slack Time                    0.776
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.043
     = Beginpoint Arrival Time            0.143
     +-----------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |   Cell    | Delay | Arrival | Required | 
     |                       |            |           |       |  Time   |   Time   | 
     |-----------------------+------------+-----------+-------+---------+----------| 
     |                       | reset ^    |           |       |   0.143 |    0.920 | 
     | PLACEDFE_OFC216_reset | A ^ -> Y v | INVX4TR   | 0.049 |   0.193 |    0.969 | 
     | PLACEDFE_OFC220_reset | A v -> Y ^ | INVX4TR   | 0.104 |   0.296 |    1.073 | 
     | PLACEDFE_OFC4_reset   | A ^ -> Y ^ | BUFX3TR   | 0.188 |   0.485 |    1.261 | 
     | U1701                 | B ^ -> Y v | NOR2BX1TR | 0.051 |   0.536 |    1.312 | 
     | clk_r_REG59_S1        | D v        | DFFQX1TR  | 0.000 |   0.536 |    1.312 | 
     +-----------------------------------------------------------------------------+ 
Path 484: MET Setup Check with Pin PE_top0_buff_mult_arr0_mult_x_27_clk_r_
REG135_S1/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG135_S1/D (v) checked with 
leading edge of 'clk'
Beginpoint: reset                                              (^) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.002
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.315
- Arrival Time                  0.537
= Slack Time                    0.778
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.043
     = Beginpoint Arrival Time            0.143
     +--------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |    Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                  |            |           |       |  Time   |   Time   | 
     |--------------------------------------------------+------------+-----------+-------+---------+----------| 
     |                                                  | reset ^    |           |       |   0.143 |    0.921 | 
     | PLACEDFE_OFC216_reset                            | A ^ -> Y v | INVX4TR   | 0.049 |   0.193 |    0.970 | 
     | PLACEDFE_OFC220_reset                            | A v -> Y ^ | INVX4TR   | 0.104 |   0.296 |    1.074 | 
     | PLACEDFE_OFC4_reset                              | A ^ -> Y ^ | BUFX3TR   | 0.188 |   0.485 |    1.262 | 
     | U1510                                            | B ^ -> Y v | NOR2BX1TR | 0.052 |   0.537 |    1.315 | 
     | PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG135_S1 | D v        | DFFQX2TR  | 0.000 |   0.537 |    1.315 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 485: MET Late External Delay Assertion 
Endpoint:   pk_out_data__4_ (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG5_S4/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.000
- External Delay                0.100
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.300
- Arrival Time                  0.522
= Slack Time                    0.778
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.005
     = Beginpoint Arrival Time       0.005
     +---------------------------------------------------------------------------+ 
     |   Instance    |        Arc        |   Cell   | Delay | Arrival | Required | 
     |               |                   |          |       |  Time   |   Time   | 
     |---------------+-------------------+----------+-------+---------+----------| 
     | clk_r_REG5_S4 | CK ^              |          |       |   0.005 |    0.783 | 
     | clk_r_REG5_S4 | CK ^ -> Q ^       | DFFQX1TR | 0.335 |   0.339 |    1.117 | 
     | U252          | A ^ -> Y ^        | AND2X1TR | 0.183 |   0.522 |    1.300 | 
     |               | pk_out_data__4_ ^ |          | 0.000 |   0.522 |    1.300 | 
     +---------------------------------------------------------------------------+ 
Path 486: MET Setup Check with Pin PE_top0_buff_mult_arr0_mult_x_27_clk_r_
REG136_S1/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG136_S1/D (v) checked with 
leading edge of 'clk'
Beginpoint: reset                                              (^) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.002
- Setup                         0.089
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.313
- Arrival Time                  0.534
= Slack Time                    0.778
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.043
     = Beginpoint Arrival Time            0.143
     +--------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |    Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                  |            |           |       |  Time   |   Time   | 
     |--------------------------------------------------+------------+-----------+-------+---------+----------| 
     |                                                  | reset ^    |           |       |   0.143 |    0.922 | 
     | PLACEDFE_OFC216_reset                            | A ^ -> Y v | INVX4TR   | 0.049 |   0.193 |    0.971 | 
     | PLACEDFE_OFC220_reset                            | A v -> Y ^ | INVX4TR   | 0.104 |   0.296 |    1.075 | 
     | PLACEDFE_OFC4_reset                              | A ^ -> Y ^ | BUFX3TR   | 0.188 |   0.485 |    1.263 | 
     | U1511                                            | B ^ -> Y v | NOR2BX1TR | 0.049 |   0.534 |    1.313 | 
     | PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG136_S1 | D v        | DFFQX1TR  | 0.000 |   0.534 |    1.313 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 487: MET Setup Check with Pin PE_top0_buff_mult_arr0_mult_x_27_clk_r_
REG138_S1/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG138_S1/D (v) checked with 
leading edge of 'clk'
Beginpoint: reset                                              (^) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.002
- Setup                         0.089
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.313
- Arrival Time                  0.534
= Slack Time                    0.779
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.043
     = Beginpoint Arrival Time            0.143
     +--------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |    Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                  |            |           |       |  Time   |   Time   | 
     |--------------------------------------------------+------------+-----------+-------+---------+----------| 
     |                                                  | reset ^    |           |       |   0.143 |    0.922 | 
     | PLACEDFE_OFC216_reset                            | A ^ -> Y v | INVX4TR   | 0.049 |   0.193 |    0.971 | 
     | PLACEDFE_OFC220_reset                            | A v -> Y ^ | INVX4TR   | 0.104 |   0.296 |    1.075 | 
     | PLACEDFE_OFC4_reset                              | A ^ -> Y ^ | BUFX3TR   | 0.188 |   0.485 |    1.263 | 
     | U1513                                            | B ^ -> Y v | NOR2BX1TR | 0.049 |   0.534 |    1.313 | 
     | PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG138_S1 | D v        | DFFQX1TR  | 0.000 |   0.534 |    1.313 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 488: MET Setup Check with Pin PE_top0_buff_mult_arr0_mult_x_27_clk_r_
REG143_S1/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG143_S1/D (v) checked with 
leading edge of 'clk'
Beginpoint: reset                                              (^) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.002
- Setup                         0.089
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.313
- Arrival Time                  0.533
= Slack Time                    0.779
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.043
     = Beginpoint Arrival Time            0.143
     +--------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |    Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                  |            |           |       |  Time   |   Time   | 
     |--------------------------------------------------+------------+-----------+-------+---------+----------| 
     |                                                  | reset ^    |           |       |   0.143 |    0.923 | 
     | PLACEDFE_OFC216_reset                            | A ^ -> Y v | INVX4TR   | 0.049 |   0.193 |    0.972 | 
     | PLACEDFE_OFC220_reset                            | A v -> Y ^ | INVX4TR   | 0.104 |   0.296 |    1.076 | 
     | PLACEDFE_OFC4_reset                              | A ^ -> Y ^ | BUFX3TR   | 0.188 |   0.485 |    1.264 | 
     | U1517                                            | B ^ -> Y v | NOR2BX1TR | 0.049 |   0.533 |    1.313 | 
     | PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG143_S1 | D v        | DFFQX1TR  | 0.000 |   0.533 |    1.313 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 489: MET Setup Check with Pin PE_top0_buff_mult_arr0_mult_x_27_clk_r_
REG141_S1/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG141_S1/D (v) checked with 
leading edge of 'clk'
Beginpoint: reset                                              (^) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.002
- Setup                         0.089
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.313
- Arrival Time                  0.533
= Slack Time                    0.780
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.043
     = Beginpoint Arrival Time            0.143
     +--------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |    Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                  |            |           |       |  Time   |   Time   | 
     |--------------------------------------------------+------------+-----------+-------+---------+----------| 
     |                                                  | reset ^    |           |       |   0.143 |    0.923 | 
     | PLACEDFE_OFC216_reset                            | A ^ -> Y v | INVX4TR   | 0.049 |   0.193 |    0.973 | 
     | PLACEDFE_OFC220_reset                            | A v -> Y ^ | INVX4TR   | 0.104 |   0.296 |    1.076 | 
     | PLACEDFE_OFC4_reset                              | A ^ -> Y ^ | BUFX3TR   | 0.188 |   0.485 |    1.265 | 
     | U1515                                            | B ^ -> Y v | NOR2BX1TR | 0.048 |   0.533 |    1.313 | 
     | PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG141_S1 | D v        | DFFQX1TR  | 0.000 |   0.533 |    1.313 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 490: MET Setup Check with Pin PE_top0_buff_mult_arr0_mult_x_27_clk_r_
REG137_S1/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG137_S1/D (v) checked with 
leading edge of 'clk'
Beginpoint: reset                                              (^) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.002
- Setup                         0.090
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.312
- Arrival Time                  0.531
= Slack Time                    0.780
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.043
     = Beginpoint Arrival Time            0.143
     +--------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |    Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                  |            |           |       |  Time   |   Time   | 
     |--------------------------------------------------+------------+-----------+-------+---------+----------| 
     |                                                  | reset ^    |           |       |   0.143 |    0.924 | 
     | PLACEDFE_OFC216_reset                            | A ^ -> Y v | INVX4TR   | 0.049 |   0.193 |    0.973 | 
     | PLACEDFE_OFC220_reset                            | A v -> Y ^ | INVX4TR   | 0.104 |   0.296 |    1.077 | 
     | PLACEDFE_OFC4_reset                              | A ^ -> Y ^ | BUFX3TR   | 0.188 |   0.485 |    1.265 | 
     | U1512                                            | B ^ -> Y v | NOR2BX1TR | 0.047 |   0.531 |    1.312 | 
     | PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG137_S1 | D v        | DFFQX4TR  | 0.000 |   0.531 |    1.312 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 491: MET Setup Check with Pin PE_top0_buff_mult_arr0_mult_x_30_clk_r_
REG146_S1/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG146_S1/D (v) checked with 
leading edge of 'clk'
Beginpoint: reset                                              (^) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.002
- Setup                         0.090
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.312
- Arrival Time                  0.530
= Slack Time                    0.782
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.043
     = Beginpoint Arrival Time            0.143
     +--------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |    Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                  |            |           |       |  Time   |   Time   | 
     |--------------------------------------------------+------------+-----------+-------+---------+----------| 
     |                                                  | reset ^    |           |       |   0.143 |    0.925 | 
     | PLACEDFE_OFC216_reset                            | A ^ -> Y v | INVX4TR   | 0.049 |   0.193 |    0.974 | 
     | PLACEDFE_OFC220_reset                            | A v -> Y ^ | INVX4TR   | 0.104 |   0.296 |    1.078 | 
     | PLACEDFE_OFC4_reset                              | A ^ -> Y ^ | BUFX3TR   | 0.188 |   0.485 |    1.267 | 
     | U1520                                            | B ^ -> Y v | NOR2BX1TR | 0.046 |   0.530 |    1.312 | 
     | PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG146_S1 | D v        | DFFQX4TR  | 0.000 |   0.530 |    1.312 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 492: MET Late External Delay Assertion 
Endpoint:   pk_out_data__3_ (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG5_S4/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.000
- External Delay                0.100
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.300
- Arrival Time                  0.518
= Slack Time                    0.782
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.005
     = Beginpoint Arrival Time       0.005
     +---------------------------------------------------------------------------+ 
     |   Instance    |        Arc        |   Cell   | Delay | Arrival | Required | 
     |               |                   |          |       |  Time   |   Time   | 
     |---------------+-------------------+----------+-------+---------+----------| 
     | clk_r_REG5_S4 | CK ^              |          |       |   0.005 |    0.787 | 
     | clk_r_REG5_S4 | CK ^ -> Q ^       | DFFQX1TR | 0.335 |   0.339 |    1.121 | 
     | U251          | A ^ -> Y ^        | AND2X1TR | 0.178 |   0.518 |    1.300 | 
     |               | pk_out_data__3_ ^ |          | 0.000 |   0.518 |    1.300 | 
     +---------------------------------------------------------------------------+ 
Path 493: MET Setup Check with Pin PE_top0_buff_mult_arr0_mult_x_30_clk_r_
REG145_S1/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG145_S1/D (v) checked with 
leading edge of 'clk'
Beginpoint: reset                                              (^) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.002
- Setup                         0.089
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.313
- Arrival Time                  0.530
= Slack Time                    0.783
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.043
     = Beginpoint Arrival Time            0.143
     +--------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |    Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                  |            |           |       |  Time   |   Time   | 
     |--------------------------------------------------+------------+-----------+-------+---------+----------| 
     |                                                  | reset ^    |           |       |   0.143 |    0.926 | 
     | PLACEDFE_OFC216_reset                            | A ^ -> Y v | INVX4TR   | 0.049 |   0.193 |    0.976 | 
     | PLACEDFE_OFC220_reset                            | A v -> Y ^ | INVX4TR   | 0.104 |   0.296 |    1.079 | 
     | PLACEDFE_OFC4_reset                              | A ^ -> Y ^ | BUFX3TR   | 0.188 |   0.485 |    1.268 | 
     | U1519                                            | B ^ -> Y v | NOR2BX1TR | 0.046 |   0.530 |    1.313 | 
     | PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG145_S1 | D v        | DFFQX1TR  | 0.000 |   0.530 |    1.313 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 494: MET Setup Check with Pin PE_top0_buff_mult_arr0_mult_x_30_clk_r_
REG144_S1/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG144_S1/D (v) checked with 
leading edge of 'clk'
Beginpoint: reset                                              (^) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.002
- Setup                         0.086
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.316
- Arrival Time                  0.532
= Slack Time                    0.784
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.043
     = Beginpoint Arrival Time            0.143
     +--------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |    Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                  |            |           |       |  Time   |   Time   | 
     |--------------------------------------------------+------------+-----------+-------+---------+----------| 
     |                                                  | reset ^    |           |       |   0.143 |    0.928 | 
     | PLACEDFE_OFC216_reset                            | A ^ -> Y v | INVX4TR   | 0.049 |   0.193 |    0.977 | 
     | PLACEDFE_OFC220_reset                            | A v -> Y ^ | INVX4TR   | 0.104 |   0.296 |    1.081 | 
     | PLACEDFE_OFC4_reset                              | A ^ -> Y ^ | BUFX3TR   | 0.188 |   0.485 |    1.269 | 
     | U1518                                            | B ^ -> Y v | NOR2BX1TR | 0.047 |   0.532 |    1.316 | 
     | PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG144_S1 | D v        | DFFQX2TR  | 0.000 |   0.532 |    1.316 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 495: MET Setup Check with Pin PE_top0_buff_mult_arr0_mult_x_30_clk_r_
REG147_S1/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG147_S1/D (v) checked with 
leading edge of 'clk'
Beginpoint: reset                                              (^) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.002
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.314
- Arrival Time                  0.528
= Slack Time                    0.785
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.043
     = Beginpoint Arrival Time            0.143
     +--------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |    Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                  |            |           |       |  Time   |   Time   | 
     |--------------------------------------------------+------------+-----------+-------+---------+----------| 
     |                                                  | reset ^    |           |       |   0.143 |    0.929 | 
     | PLACEDFE_OFC216_reset                            | A ^ -> Y v | INVX4TR   | 0.049 |   0.193 |    0.978 | 
     | PLACEDFE_OFC220_reset                            | A v -> Y ^ | INVX4TR   | 0.104 |   0.296 |    1.082 | 
     | PLACEDFE_OFC4_reset                              | A ^ -> Y ^ | BUFX3TR   | 0.188 |   0.485 |    1.270 | 
     | U1521                                            | B ^ -> Y v | NOR2BX1TR | 0.044 |   0.528 |    1.314 | 
     | PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG147_S1 | D v        | DFFQX1TR  | 0.000 |   0.528 |    1.314 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 496: MET Late External Delay Assertion 
Endpoint:   pk_out_data__5_ (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG5_S4/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.000
- External Delay                0.100
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.300
- Arrival Time                  0.513
= Slack Time                    0.787
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.005
     = Beginpoint Arrival Time       0.005
     +---------------------------------------------------------------------------+ 
     |   Instance    |        Arc        |   Cell   | Delay | Arrival | Required | 
     |               |                   |          |       |  Time   |   Time   | 
     |---------------+-------------------+----------+-------+---------+----------| 
     | clk_r_REG5_S4 | CK ^              |          |       |   0.005 |    0.792 | 
     | clk_r_REG5_S4 | CK ^ -> Q ^       | DFFQX1TR | 0.335 |   0.339 |    1.126 | 
     | U254          | A ^ -> Y ^        | AND2X1TR | 0.174 |   0.513 |    1.300 | 
     |               | pk_out_data__5_ ^ |          | 0.000 |   0.513 |    1.300 | 
     +---------------------------------------------------------------------------+ 
Path 497: MET Late External Delay Assertion 
Endpoint:   pk_out_data__6_ (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG5_S4/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.000
- External Delay                0.100
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.300
- Arrival Time                  0.512
= Slack Time                    0.788
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.005
     = Beginpoint Arrival Time       0.005
     +---------------------------------------------------------------------------+ 
     |   Instance    |        Arc        |   Cell   | Delay | Arrival | Required | 
     |               |                   |          |       |  Time   |   Time   | 
     |---------------+-------------------+----------+-------+---------+----------| 
     | clk_r_REG5_S4 | CK ^              |          |       |   0.005 |    0.793 | 
     | clk_r_REG5_S4 | CK ^ -> Q ^       | DFFQX1TR | 0.335 |   0.339 |    1.127 | 
     | U253          | A ^ -> Y ^        | AND2X1TR | 0.172 |   0.512 |    1.300 | 
     |               | pk_out_data__6_ ^ |          | 0.000 |   0.512 |    1.300 | 
     +---------------------------------------------------------------------------+ 
Path 498: MET Setup Check with Pin PE_top0_buff_mult_arr0_mult_x_27_clk_r_
REG140_S1/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG140_S1/D (v) checked with 
leading edge of 'clk'
Beginpoint: reset                                              (^) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.002
- Setup                         0.085
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.316
- Arrival Time                  0.528
= Slack Time                    0.788
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.043
     = Beginpoint Arrival Time            0.143
     +--------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |    Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                  |            |           |       |  Time   |   Time   | 
     |--------------------------------------------------+------------+-----------+-------+---------+----------| 
     |                                                  | reset ^    |           |       |   0.143 |    0.932 | 
     | PLACEDFE_OFC216_reset                            | A ^ -> Y v | INVX4TR   | 0.049 |   0.193 |    0.981 | 
     | PLACEDFE_OFC220_reset                            | A v -> Y ^ | INVX4TR   | 0.104 |   0.296 |    1.085 | 
     | PLACEDFE_OFC4_reset                              | A ^ -> Y ^ | BUFX3TR   | 0.188 |   0.485 |    1.273 | 
     | U1514                                            | B ^ -> Y v | NOR2BX1TR | 0.043 |   0.528 |    1.316 | 
     | PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG140_S1 | D v        | DFFQX2TR  | 0.000 |   0.528 |    1.316 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 499: MET Setup Check with Pin clk_r_REG531_S1/CK 
Endpoint:   clk_r_REG531_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset             (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.002
- Setup                         0.113
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.289
- Arrival Time                  0.438
= Slack Time                    0.851
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.043
     = Beginpoint Arrival Time            0.143
     +------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |            |            |       |  Time   |   Time   | 
     |-----------------------+------------+------------+-------+---------+----------| 
     |                       | reset ^    |            |       |   0.143 |    0.995 | 
     | PLACEDFE_OFC216_reset | A ^ -> Y v | INVX4TR    | 0.049 |   0.193 |    1.044 | 
     | PLACEDFE_OFC220_reset | A v -> Y ^ | INVX4TR    | 0.104 |   0.296 |    1.148 | 
     | PLACEDFE_OFC225_reset | A ^ -> Y v | CLKINVX2TR | 0.141 |   0.438 |    1.289 | 
     | clk_r_REG531_S1       | D v        | DFFQX1TR   | 0.000 |   0.438 |    1.289 | 
     +------------------------------------------------------------------------------+ 
Path 500: MET Setup Check with Pin PE_top0_buff_mult_arr0_mult_x_24_clk_r_
REG133_S1/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG133_S1/D (^) checked with 
leading edge of 'clk'
Beginpoint: reset                                              (v) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.003
- Setup                         0.106
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.297
- Arrival Time                  0.409
= Slack Time                    0.888
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.019
     = Beginpoint Arrival Time            0.119
     +---------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                  |            |            |       |  Time   |   Time   | 
     |--------------------------------------------------+------------+------------+-------+---------+----------| 
     |                                                  | reset v    |            |       |   0.119 |    1.007 | 
     | PLACEDFE_OFC216_reset                            | A v -> Y ^ | INVX4TR    | 0.070 |   0.190 |    1.077 | 
     | PLACEDFE_OFC218_reset                            | A ^ -> Y v | CLKINVX2TR | 0.128 |   0.317 |    1.205 | 
     | U1503                                            | B v -> Y ^ | NOR2BX1TR  | 0.092 |   0.409 |    1.297 | 
     | PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG133_S1 | D ^        | DFFQX1TR   | 0.000 |   0.409 |    1.297 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 501: MET Setup Check with Pin PE_top0_buff_mult_arr0_mult_x_33_clk_r_
REG159_S1/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG159_S1/D (^) checked with 
leading edge of 'clk'
Beginpoint: reset                                              (v) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.003
- Setup                         0.106
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.297
- Arrival Time                  0.407
= Slack Time                    0.890
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.019
     = Beginpoint Arrival Time            0.119
     +---------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                  |            |            |       |  Time   |   Time   | 
     |--------------------------------------------------+------------+------------+-------+---------+----------| 
     |                                                  | reset v    |            |       |   0.119 |    1.009 | 
     | PLACEDFE_OFC216_reset                            | A v -> Y ^ | INVX4TR    | 0.070 |   0.190 |    1.079 | 
     | PLACEDFE_OFC218_reset                            | A ^ -> Y v | CLKINVX2TR | 0.128 |   0.317 |    1.207 | 
     | U1533                                            | B v -> Y ^ | NOR2BX1TR  | 0.090 |   0.407 |    1.297 | 
     | PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG159_S1 | D ^        | DFFQX1TR   | 0.000 |   0.407 |    1.297 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 502: MET Setup Check with Pin PE_top0_buff_mult_arr0_mult_x_24_clk_r_
REG130_S1/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG130_S1/D (^) checked with 
leading edge of 'clk'
Beginpoint: reset                                              (v) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.003
- Setup                         0.106
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.297
- Arrival Time                  0.407
= Slack Time                    0.891
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.019
     = Beginpoint Arrival Time            0.119
     +---------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                  |            |            |       |  Time   |   Time   | 
     |--------------------------------------------------+------------+------------+-------+---------+----------| 
     |                                                  | reset v    |            |       |   0.119 |    1.010 | 
     | PLACEDFE_OFC216_reset                            | A v -> Y ^ | INVX4TR    | 0.070 |   0.190 |    1.080 | 
     | PLACEDFE_OFC218_reset                            | A ^ -> Y v | CLKINVX2TR | 0.128 |   0.317 |    1.208 | 
     | U1505                                            | B v -> Y ^ | NOR2BX1TR  | 0.089 |   0.407 |    1.297 | 
     | PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG130_S1 | D ^        | DFFQX1TR   | 0.000 |   0.407 |    1.297 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 503: MET Setup Check with Pin PE_top0_buff_mult_arr0_mult_x_24_clk_r_
REG132_S1/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG132_S1/D (^) checked with 
leading edge of 'clk'
Beginpoint: reset                                              (v) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.003
- Setup                         0.106
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.297
- Arrival Time                  0.405
= Slack Time                    0.893
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.019
     = Beginpoint Arrival Time            0.119
     +---------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                  |            |            |       |  Time   |   Time   | 
     |--------------------------------------------------+------------+------------+-------+---------+----------| 
     |                                                  | reset v    |            |       |   0.119 |    1.012 | 
     | PLACEDFE_OFC216_reset                            | A v -> Y ^ | INVX4TR    | 0.070 |   0.190 |    1.082 | 
     | PLACEDFE_OFC218_reset                            | A ^ -> Y v | CLKINVX2TR | 0.128 |   0.317 |    1.210 | 
     | U1507                                            | B v -> Y ^ | NOR2BX1TR  | 0.087 |   0.405 |    1.297 | 
     | PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG132_S1 | D ^        | DFFQX1TR   | 0.000 |   0.405 |    1.297 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 504: MET Setup Check with Pin PE_top0_buff_mult_arr0_mult_x_24_clk_r_
REG134_S1/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG134_S1/D (^) checked with 
leading edge of 'clk'
Beginpoint: reset                                              (v) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.003
- Setup                         0.106
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.298
- Arrival Time                  0.404
= Slack Time                    0.894
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.019
     = Beginpoint Arrival Time            0.119
     +---------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                  |            |            |       |  Time   |   Time   | 
     |--------------------------------------------------+------------+------------+-------+---------+----------| 
     |                                                  | reset v    |            |       |   0.119 |    1.013 | 
     | PLACEDFE_OFC216_reset                            | A v -> Y ^ | INVX4TR    | 0.070 |   0.190 |    1.083 | 
     | PLACEDFE_OFC218_reset                            | A ^ -> Y v | CLKINVX2TR | 0.128 |   0.317 |    1.211 | 
     | U1509                                            | B v -> Y ^ | NOR2BX1TR  | 0.087 |   0.404 |    1.298 | 
     | PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG134_S1 | D ^        | DFFQX1TR   | 0.000 |   0.404 |    1.298 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 505: MET Setup Check with Pin PE_top0_buff_mult_arr0_mult_x_24_clk_r_
REG131_S1/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG131_S1/D (^) checked with 
leading edge of 'clk'
Beginpoint: reset                                              (v) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.003
- Setup                         0.102
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.301
- Arrival Time                  0.405
= Slack Time                    0.896
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.019
     = Beginpoint Arrival Time            0.119
     +---------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                  |            |            |       |  Time   |   Time   | 
     |--------------------------------------------------+------------+------------+-------+---------+----------| 
     |                                                  | reset v    |            |       |   0.119 |    1.015 | 
     | PLACEDFE_OFC216_reset                            | A v -> Y ^ | INVX4TR    | 0.070 |   0.190 |    1.085 | 
     | PLACEDFE_OFC218_reset                            | A ^ -> Y v | CLKINVX2TR | 0.128 |   0.317 |    1.213 | 
     | U1506                                            | B v -> Y ^ | NOR2BX1TR  | 0.088 |   0.405 |    1.301 | 
     | PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG131_S1 | D ^        | DFFQX4TR   | 0.000 |   0.405 |    1.301 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 506: MET Setup Check with Pin PE_top0_buff_mult_arr0_mult_x_33_clk_r_
REG157_S1/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG157_S1/D (^) checked with 
leading edge of 'clk'
Beginpoint: reset                                              (v) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.003
- Setup                         0.105
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.298
- Arrival Time                  0.402
= Slack Time                    0.896
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.019
     = Beginpoint Arrival Time            0.119
     +---------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                  |            |            |       |  Time   |   Time   | 
     |--------------------------------------------------+------------+------------+-------+---------+----------| 
     |                                                  | reset v    |            |       |   0.119 |    1.015 | 
     | PLACEDFE_OFC216_reset                            | A v -> Y ^ | INVX4TR    | 0.070 |   0.190 |    1.086 | 
     | PLACEDFE_OFC218_reset                            | A ^ -> Y v | CLKINVX2TR | 0.128 |   0.317 |    1.213 | 
     | U1531                                            | B v -> Y ^ | NOR2BX1TR  | 0.084 |   0.402 |    1.298 | 
     | PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG157_S1 | D ^        | DFFQX1TR   | 0.000 |   0.402 |    1.298 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 507: MET Setup Check with Pin PE_top0_buff_mult_arr0_mult_x_24_clk_r_
REG129_S1/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG129_S1/D (^) checked with 
leading edge of 'clk'
Beginpoint: reset                                              (v) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.003
- Setup                         0.102
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.301
- Arrival Time                  0.405
= Slack Time                    0.896
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.019
     = Beginpoint Arrival Time            0.119
     +---------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                  |            |            |       |  Time   |   Time   | 
     |--------------------------------------------------+------------+------------+-------+---------+----------| 
     |                                                  | reset v    |            |       |   0.119 |    1.016 | 
     | PLACEDFE_OFC216_reset                            | A v -> Y ^ | INVX4TR    | 0.070 |   0.190 |    1.086 | 
     | PLACEDFE_OFC218_reset                            | A ^ -> Y v | CLKINVX2TR | 0.128 |   0.317 |    1.214 | 
     | U1504                                            | B v -> Y ^ | NOR2BX1TR  | 0.087 |   0.405 |    1.301 | 
     | PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG129_S1 | D ^        | DFFQX4TR   | 0.000 |   0.405 |    1.301 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 508: MET Setup Check with Pin PE_top0_buff_mult_arr0_mult_x_24_clk_r_
REG512_S1/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG512_S1/D (^) checked with 
leading edge of 'clk'
Beginpoint: reset                                              (v) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.003
- Setup                         0.105
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.299
- Arrival Time                  0.401
= Slack Time                    0.897
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.019
     = Beginpoint Arrival Time            0.119
     +---------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                  |            |            |       |  Time   |   Time   | 
     |--------------------------------------------------+------------+------------+-------+---------+----------| 
     |                                                  | reset v    |            |       |   0.119 |    1.017 | 
     | PLACEDFE_OFC216_reset                            | A v -> Y ^ | INVX4TR    | 0.070 |   0.190 |    1.087 | 
     | PLACEDFE_OFC218_reset                            | A ^ -> Y v | CLKINVX2TR | 0.128 |   0.317 |    1.215 | 
     | U1502                                            | B v -> Y ^ | NOR2BX1TR  | 0.084 |   0.401 |    1.299 | 
     | PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG512_S1 | D ^        | DFFQX2TR   | 0.000 |   0.401 |    1.299 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 509: MET Setup Check with Pin PE_top0_buff_mult_arr0_mult_x_33_clk_r_
REG158_S1/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG158_S1/D (^) checked with 
leading edge of 'clk'
Beginpoint: reset                                              (v) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.003
- Setup                         0.102
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.301
- Arrival Time                  0.401
= Slack Time                    0.900
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.019
     = Beginpoint Arrival Time            0.119
     +---------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                  |            |            |       |  Time   |   Time   | 
     |--------------------------------------------------+------------+------------+-------+---------+----------| 
     |                                                  | reset v    |            |       |   0.119 |    1.020 | 
     | PLACEDFE_OFC216_reset                            | A v -> Y ^ | INVX4TR    | 0.070 |   0.190 |    1.090 | 
     | PLACEDFE_OFC218_reset                            | A ^ -> Y v | CLKINVX2TR | 0.128 |   0.317 |    1.218 | 
     | U1532                                            | B v -> Y ^ | NOR2BX1TR  | 0.084 |   0.401 |    1.301 | 
     | PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG158_S1 | D ^        | DFFQX4TR   | 0.000 |   0.401 |    1.301 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 510: MET Setup Check with Pin PE_top0_buff_mult_arr0_mult_x_24_clk_r_
REG139_S1/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG139_S1/D (^) checked with 
leading edge of 'clk'
Beginpoint: reset                                              (v) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.003
- Setup                         0.069
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.334
- Arrival Time                  0.409
= Slack Time                    0.925
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.019
     = Beginpoint Arrival Time            0.119
     +---------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                  |            |            |       |  Time   |   Time   | 
     |--------------------------------------------------+------------+------------+-------+---------+----------| 
     |                                                  | reset v    |            |       |   0.119 |    1.045 | 
     | PLACEDFE_OFC216_reset                            | A v -> Y ^ | INVX4TR    | 0.070 |   0.190 |    1.115 | 
     | PLACEDFE_OFC218_reset                            | A ^ -> Y v | CLKINVX2TR | 0.128 |   0.317 |    1.242 | 
     | U1508                                            | B v -> Y ^ | NOR2BX1TR  | 0.092 |   0.409 |    1.334 | 
     | PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG139_S1 | D ^        | DFFHQX2TR  | 0.000 |   0.409 |    1.334 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 511: MET Setup Check with Pin PE_top0_buff_mult_arr0_mult_x_33_clk_r_
REG153_S1/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG153_S1/D (^) checked with 
leading edge of 'clk'
Beginpoint: reset                                              (v) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.002
- Setup                         0.106
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.296
- Arrival Time                  0.357
= Slack Time                    0.939
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.019
     = Beginpoint Arrival Time            0.119
     +--------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |    Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                  |            |           |       |  Time   |   Time   | 
     |--------------------------------------------------+------------+-----------+-------+---------+----------| 
     |                                                  | reset v    |           |       |   0.119 |    1.058 | 
     | PLACEDFE_OFC216_reset                            | A v -> Y ^ | INVX4TR   | 0.070 |   0.190 |    1.129 | 
     | PLACEDFE_OFC220_reset                            | A ^ -> Y v | INVX4TR   | 0.069 |   0.258 |    1.197 | 
     | U1527                                            | B v -> Y ^ | NOR2BX1TR | 0.099 |   0.357 |    1.296 | 
     | PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG153_S1 | D ^        | DFFQX1TR  | 0.000 |   0.357 |    1.296 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 512: MET Setup Check with Pin PE_top0_buff_mult_arr0_mult_x_33_clk_r_
REG152_S1/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG152_S1/D (^) checked with 
leading edge of 'clk'
Beginpoint: reset                                              (v) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.002
- Setup                         0.103
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.299
- Arrival Time                  0.339
= Slack Time                    0.960
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.019
     = Beginpoint Arrival Time            0.119
     +--------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |    Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                  |            |           |       |  Time   |   Time   | 
     |--------------------------------------------------+------------+-----------+-------+---------+----------| 
     |                                                  | reset v    |           |       |   0.119 |    1.079 | 
     | PLACEDFE_OFC216_reset                            | A v -> Y ^ | INVX4TR   | 0.070 |   0.190 |    1.149 | 
     | PLACEDFE_OFC220_reset                            | A ^ -> Y v | INVX4TR   | 0.069 |   0.258 |    1.218 | 
     | U1526                                            | B v -> Y ^ | NOR2BX1TR | 0.081 |   0.339 |    1.299 | 
     | PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG152_S1 | D ^        | DFFQX2TR  | 0.000 |   0.339 |    1.299 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 513: MET Setup Check with Pin PE_top0_buff_mult_arr0_mult_x_30_clk_r_
REG151_S1/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG151_S1/D (^) checked with 
leading edge of 'clk'
Beginpoint: reset                                              (v) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.002
- Setup                         0.103
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.299
- Arrival Time                  0.330
= Slack Time                    0.968
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.019
     = Beginpoint Arrival Time            0.119
     +--------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |    Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                  |            |           |       |  Time   |   Time   | 
     |--------------------------------------------------+------------+-----------+-------+---------+----------| 
     |                                                  | reset v    |           |       |   0.119 |    1.088 | 
     | PLACEDFE_OFC216_reset                            | A v -> Y ^ | INVX4TR   | 0.070 |   0.190 |    1.158 | 
     | PLACEDFE_OFC220_reset                            | A ^ -> Y v | INVX4TR   | 0.069 |   0.258 |    1.227 | 
     | U1525                                            | B v -> Y ^ | NOR2BX1TR | 0.072 |   0.330 |    1.299 | 
     | PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG151_S1 | D ^        | DFFQX1TR  | 0.000 |   0.330 |    1.299 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 514: MET Setup Check with Pin PE_top0_buff_mult_arr0_mult_x_33_clk_r_
REG155_S1/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG155_S1/D (^) checked with 
leading edge of 'clk'
Beginpoint: reset                                              (v) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.003
- Setup                         0.105
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.298
- Arrival Time                  0.330
= Slack Time                    0.969
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.019
     = Beginpoint Arrival Time            0.119
     +--------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |    Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                  |            |           |       |  Time   |   Time   | 
     |--------------------------------------------------+------------+-----------+-------+---------+----------| 
     |                                                  | reset v    |           |       |   0.119 |    1.088 | 
     | PLACEDFE_OFC216_reset                            | A v -> Y ^ | INVX4TR   | 0.070 |   0.190 |    1.158 | 
     | PLACEDFE_OFC220_reset                            | A ^ -> Y v | INVX4TR   | 0.069 |   0.258 |    1.227 | 
     | U1529                                            | B v -> Y ^ | NOR2BX1TR | 0.072 |   0.330 |    1.298 | 
     | PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG155_S1 | D ^        | DFFQX1TR  | 0.000 |   0.330 |    1.298 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 515: MET Setup Check with Pin PE_top0_buff_mult_arr0_mult_x_33_clk_r_
REG156_S1/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG156_S1/D (^) checked with 
leading edge of 'clk'
Beginpoint: reset                                              (v) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.003
- Setup                         0.101
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.302
- Arrival Time                  0.331
= Slack Time                    0.971
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.019
     = Beginpoint Arrival Time            0.119
     +--------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |    Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                  |            |           |       |  Time   |   Time   | 
     |--------------------------------------------------+------------+-----------+-------+---------+----------| 
     |                                                  | reset v    |           |       |   0.119 |    1.090 | 
     | PLACEDFE_OFC216_reset                            | A v -> Y ^ | INVX4TR   | 0.070 |   0.190 |    1.161 | 
     | PLACEDFE_OFC220_reset                            | A ^ -> Y v | INVX4TR   | 0.069 |   0.258 |    1.229 | 
     | U1530                                            | B v -> Y ^ | NOR2BX1TR | 0.072 |   0.331 |    1.302 | 
     | PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG156_S1 | D ^        | DFFQX4TR  | 0.000 |   0.331 |    1.302 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 516: MET Setup Check with Pin PE_top0_buff_mult_arr0_mult_x_33_clk_r_
REG154_S1/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG154_S1/D (^) checked with 
leading edge of 'clk'
Beginpoint: reset                                              (v) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.003
- Setup                         0.101
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.302
- Arrival Time                  0.331
= Slack Time                    0.971
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.019
     = Beginpoint Arrival Time            0.119
     +--------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |    Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                  |            |           |       |  Time   |   Time   | 
     |--------------------------------------------------+------------+-----------+-------+---------+----------| 
     |                                                  | reset v    |           |       |   0.119 |    1.091 | 
     | PLACEDFE_OFC216_reset                            | A v -> Y ^ | INVX4TR   | 0.070 |   0.190 |    1.161 | 
     | PLACEDFE_OFC220_reset                            | A ^ -> Y v | INVX4TR   | 0.069 |   0.258 |    1.230 | 
     | U1528                                            | B v -> Y ^ | NOR2BX1TR | 0.073 |   0.331 |    1.302 | 
     | PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG154_S1 | D ^        | DFFQX4TR  | 0.000 |   0.331 |    1.302 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 517: MET Setup Check with Pin PE_top0_buff_mult_arr0_mult_x_30_clk_r_
REG150_S1/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG150_S1/D (^) checked with 
leading edge of 'clk'
Beginpoint: reset                                              (v) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.002
- Setup                         0.099
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.303
- Arrival Time                  0.329
= Slack Time                    0.974
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.019
     = Beginpoint Arrival Time            0.119
     +--------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |    Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                  |            |           |       |  Time   |   Time   | 
     |--------------------------------------------------+------------+-----------+-------+---------+----------| 
     |                                                  | reset v    |           |       |   0.119 |    1.093 | 
     | PLACEDFE_OFC216_reset                            | A v -> Y ^ | INVX4TR   | 0.070 |   0.190 |    1.164 | 
     | PLACEDFE_OFC220_reset                            | A ^ -> Y v | INVX4TR   | 0.069 |   0.258 |    1.232 | 
     | U1524                                            | B v -> Y ^ | NOR2BX1TR | 0.070 |   0.329 |    1.303 | 
     | PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG150_S1 | D ^        | DFFQX4TR  | 0.000 |   0.329 |    1.303 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 518: MET Setup Check with Pin PE_top0_buff_mult_arr0_mult_x_30_clk_r_
REG149_S1/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG149_S1/D (^) checked with 
leading edge of 'clk'
Beginpoint: reset                                              (v) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.002
- Setup                         0.103
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.300
- Arrival Time                  0.326
= Slack Time                    0.974
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.019
     = Beginpoint Arrival Time            0.119
     +--------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |    Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                  |            |           |       |  Time   |   Time   | 
     |--------------------------------------------------+------------+-----------+-------+---------+----------| 
     |                                                  | reset v    |           |       |   0.119 |    1.094 | 
     | PLACEDFE_OFC216_reset                            | A v -> Y ^ | INVX4TR   | 0.070 |   0.190 |    1.164 | 
     | PLACEDFE_OFC220_reset                            | A ^ -> Y v | INVX4TR   | 0.069 |   0.258 |    1.233 | 
     | U1523                                            | B v -> Y ^ | NOR2BX1TR | 0.067 |   0.326 |    1.300 | 
     | PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG149_S1 | D ^        | DFFQX1TR  | 0.000 |   0.326 |    1.300 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 519: MET Setup Check with Pin PE_top0_buff_mult_arr0_mult_x_30_clk_r_
REG148_S1/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG148_S1/D (v) checked with 
leading edge of 'clk'
Beginpoint: reset                                              (^) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.002
- Setup                         0.073
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.329
- Arrival Time                  0.347
= Slack Time                    0.982
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.043
     = Beginpoint Arrival Time            0.143
     +--------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |    Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                  |            |           |       |  Time   |   Time   | 
     |--------------------------------------------------+------------+-----------+-------+---------+----------| 
     |                                                  | reset ^    |           |       |   0.143 |    1.125 | 
     | PLACEDFE_OFC216_reset                            | A ^ -> Y v | INVX4TR   | 0.049 |   0.193 |    1.175 | 
     | PLACEDFE_OFC220_reset                            | A v -> Y ^ | INVX4TR   | 0.104 |   0.296 |    1.278 | 
     | U1522                                            | B ^ -> Y v | NOR2BX1TR | 0.050 |   0.347 |    1.329 | 
     | PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG148_S1 | D v        | DFFHQX4TR | 0.000 |   0.347 |    1.329 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 520: MET Late External Delay Assertion 
Endpoint:   pk_out_PE_state__1_ (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG58_S4/Q    (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.000
- External Delay                0.100
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.300
- Arrival Time                  0.316
= Slack Time                    0.984
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.004
     = Beginpoint Arrival Time       0.004
     +--------------------------------------------------------------------------------+ 
     |    Instance    |          Arc          |   Cell   | Delay | Arrival | Required | 
     |                |                       |          |       |  Time   |   Time   | 
     |----------------+-----------------------+----------+-------+---------+----------| 
     | clk_r_REG58_S4 | CK ^                  |          |       |   0.004 |    0.988 | 
     | clk_r_REG58_S4 | CK ^ -> Q ^           | DFFQX1TR | 0.312 |   0.315 |    1.300 | 
     |                | pk_out_PE_state__1_ ^ |          | 0.000 |   0.316 |    1.300 | 
     +--------------------------------------------------------------------------------+ 
Path 521: MET Late External Delay Assertion 
Endpoint:   pk_out_PE_state__2_ (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG52_S4/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.000
- External Delay                0.100
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.300
- Arrival Time                  0.315
= Slack Time                    0.985
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.004
     = Beginpoint Arrival Time       0.004
     +--------------------------------------------------------------------------------+ 
     |    Instance    |          Arc          |   Cell   | Delay | Arrival | Required | 
     |                |                       |          |       |  Time   |   Time   | 
     |----------------+-----------------------+----------+-------+---------+----------| 
     | clk_r_REG52_S4 | CK ^                  |          |       |   0.004 |    0.988 | 
     | clk_r_REG52_S4 | CK ^ -> Q v           | DFFQX1TR | 0.311 |   0.315 |    1.300 | 
     |                | pk_out_PE_state__2_ v |          | 0.000 |   0.315 |    1.300 | 
     +--------------------------------------------------------------------------------+ 
Path 522: MET Late External Delay Assertion 
Endpoint:   pk_out_PE_state__0_ (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG64_S5/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.000
- External Delay                0.100
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.300
- Arrival Time                  0.315
= Slack Time                    0.985
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.003
     = Beginpoint Arrival Time       0.003
     +--------------------------------------------------------------------------------+ 
     |    Instance    |          Arc          |   Cell   | Delay | Arrival | Required | 
     |                |                       |          |       |  Time   |   Time   | 
     |----------------+-----------------------+----------+-------+---------+----------| 
     | clk_r_REG64_S5 | CK ^                  |          |       |   0.003 |    0.988 | 
     | clk_r_REG64_S5 | CK ^ -> Q v           | DFFQX1TR | 0.311 |   0.315 |    1.300 | 
     |                | pk_out_PE_state__0_ v |          | 0.000 |   0.315 |    1.300 | 
     +--------------------------------------------------------------------------------+ 
Path 523: MET Setup Check with Pin clk_r_REG421_S2/CK 
Endpoint:   clk_r_REG421_S2/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG420_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.004
- Setup                         0.109
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.295
- Arrival Time                  0.303
= Slack Time                    0.992
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.010
     = Beginpoint Arrival Time       0.010
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG420_S1 | CK ^        |          |       |   0.010 |    1.002 | 
     | clk_r_REG420_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.293 |   0.302 |    1.295 | 
     | clk_r_REG421_S2 | D ^         | DFFQX1TR | 0.000 |   0.303 |    1.295 | 
     +-----------------------------------------------------------------------+ 
Path 524: MET Setup Check with Pin clk_r_REG509_S2/CK 
Endpoint:   clk_r_REG509_S2/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG508_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.004
- Setup                         0.108
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.295
- Arrival Time                  0.292
= Slack Time                    1.003
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.010
     = Beginpoint Arrival Time       0.010
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG508_S1 | CK ^        |          |       |   0.010 |    1.013 | 
     | clk_r_REG508_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.283 |   0.292 |    1.295 | 
     | clk_r_REG509_S2 | D ^         | DFFQX1TR | 0.000 |   0.292 |    1.295 | 
     +-----------------------------------------------------------------------+ 
Path 525: MET Setup Check with Pin clk_r_REG226_S2/CK 
Endpoint:   clk_r_REG226_S2/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG225_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.000
- Setup                         0.108
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.293
- Arrival Time                  0.289
= Slack Time                    1.004
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.001
     = Beginpoint Arrival Time       0.001
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG225_S1 | CK ^        |          |       |   0.001 |    1.004 | 
     | clk_r_REG225_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.288 |   0.289 |    1.293 | 
     | clk_r_REG226_S2 | D ^         | DFFQX1TR | 0.000 |   0.289 |    1.293 | 
     +-----------------------------------------------------------------------+ 
Path 526: MET Setup Check with Pin clk_r_REG270_S2/CK 
Endpoint:   clk_r_REG270_S2/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG269_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.014
- Setup                         0.105
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.309
- Arrival Time                  0.302
= Slack Time                    1.007
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG269_S1 | CK ^        |          |       |   0.014 |    1.021 | 
     | clk_r_REG269_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.288 |   0.302 |    1.309 | 
     | clk_r_REG270_S2 | D ^         | DFFQX1TR | 0.000 |   0.302 |    1.309 | 
     +-----------------------------------------------------------------------+ 
Path 527: MET Setup Check with Pin clk_r_REG252_S2/CK 
Endpoint:   clk_r_REG252_S2/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG251_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.010
- Setup                         0.106
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.304
- Arrival Time                  0.294
= Slack Time                    1.010
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.010
     = Beginpoint Arrival Time       0.010
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG251_S1 | CK ^        |          |       |   0.010 |    1.020 | 
     | clk_r_REG251_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.284 |   0.294 |    1.304 | 
     | clk_r_REG252_S2 | D ^         | DFFQX1TR | 0.000 |   0.294 |    1.304 | 
     +-----------------------------------------------------------------------+ 
Path 528: MET Setup Check with Pin clk_r_REG377_S2/CK 
Endpoint:   clk_r_REG377_S2/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG376_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.004
- Setup                         0.107
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.297
- Arrival Time                  0.285
= Slack Time                    1.012
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.004
     = Beginpoint Arrival Time       0.004
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG376_S1 | CK ^        |          |       |   0.004 |    1.016 | 
     | clk_r_REG376_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.281 |   0.285 |    1.297 | 
     | clk_r_REG377_S2 | D ^         | DFFQX1TR | 0.000 |   0.285 |    1.297 | 
     +-----------------------------------------------------------------------+ 
Path 529: MET Setup Check with Pin clk_r_REG472_S2/CK 
Endpoint:   clk_r_REG472_S2/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG471_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.010
- Setup                         0.106
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.304
- Arrival Time                  0.292
= Slack Time                    1.012
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.010
     = Beginpoint Arrival Time       0.010
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG471_S1 | CK ^        |          |       |   0.010 |    1.022 | 
     | clk_r_REG471_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.282 |   0.292 |    1.304 | 
     | clk_r_REG472_S2 | D ^         | DFFQX1TR | 0.000 |   0.292 |    1.304 | 
     +-----------------------------------------------------------------------+ 
Path 530: MET Setup Check with Pin clk_r_REG333_S2/CK 
Endpoint:   clk_r_REG333_S2/D (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG332_S1/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.004
- Setup                         0.089
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.314
- Arrival Time                  0.301
= Slack Time                    1.013
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.009
     = Beginpoint Arrival Time       0.009
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG332_S1 | CK ^        |          |       |   0.009 |    1.022 | 
     | clk_r_REG332_S1 | CK ^ -> Q v | DFFQX1TR | 0.292 |   0.301 |    1.314 | 
     | clk_r_REG333_S2 | D v         | DFFQX1TR | 0.000 |   0.301 |    1.314 | 
     +-----------------------------------------------------------------------+ 
Path 531: MET Setup Check with Pin clk_r_REG446_S2/CK 
Endpoint:   clk_r_REG446_S2/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG445_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.014
- Setup                         0.105
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.309
- Arrival Time                  0.294
= Slack Time                    1.015
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG445_S1 | CK ^        |          |       |   0.014 |    1.029 | 
     | clk_r_REG445_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.280 |   0.294 |    1.309 | 
     | clk_r_REG446_S2 | D ^         | DFFQX1TR | 0.000 |   0.294 |    1.309 | 
     +-----------------------------------------------------------------------+ 
Path 532: MET Setup Check with Pin clk_r_REG246_S2/CK 
Endpoint:   clk_r_REG246_S2/D (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG243_S1/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.001
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.313
- Arrival Time                  0.294
= Slack Time                    1.020
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.001
     = Beginpoint Arrival Time       0.001
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG243_S1 | CK ^        |          |       |   0.001 |    1.021 | 
     | clk_r_REG243_S1 | CK ^ -> Q v | DFFQX1TR | 0.292 |   0.293 |    1.313 | 
     | clk_r_REG246_S2 | D v         | DFFQX1TR | 0.000 |   0.294 |    1.313 | 
     +-----------------------------------------------------------------------+ 
Path 533: MET Setup Check with Pin clk_r_REG245_S2/CK 
Endpoint:   clk_r_REG245_S2/D (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG244_S1/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.004
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.316
- Arrival Time                  0.296
= Slack Time                    1.020
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG244_S1 | CK ^        |          |       |   0.011 |    1.031 | 
     | clk_r_REG244_S1 | CK ^ -> Q v | DFFQX1TR | 0.285 |   0.296 |    1.316 | 
     | clk_r_REG245_S2 | D v         | DFFQX1TR | 0.000 |   0.296 |    1.316 | 
     +-----------------------------------------------------------------------+ 
Path 534: MET Setup Check with Pin clk_r_REG290_S2/CK 
Endpoint:   clk_r_REG290_S2/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG287_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.001
- Setup                         0.106
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.295
- Arrival Time                  0.274
= Slack Time                    1.022
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.001
     = Beginpoint Arrival Time       0.001
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG287_S1 | CK ^        |          |       |   0.001 |    1.023 | 
     | clk_r_REG287_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.272 |   0.274 |    1.295 | 
     | clk_r_REG290_S2 | D ^         | DFFQX1TR | 0.000 |   0.274 |    1.295 | 
     +-----------------------------------------------------------------------+ 
Path 535: MET Setup Check with Pin clk_r_REG428_S2/CK 
Endpoint:   clk_r_REG428_S2/D (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG427_S1/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.003
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.315
- Arrival Time                  0.293
= Slack Time                    1.022
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.009
     = Beginpoint Arrival Time       0.009
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG427_S1 | CK ^        |          |       |   0.009 |    1.032 | 
     | clk_r_REG427_S1 | CK ^ -> Q v | DFFQX1TR | 0.284 |   0.293 |    1.315 | 
     | clk_r_REG428_S2 | D v         | DFFQX1TR | 0.000 |   0.293 |    1.315 | 
     +-----------------------------------------------------------------------+ 
Path 536: MET Setup Check with Pin clk_r_REG490_S2/CK 
Endpoint:   clk_r_REG490_S2/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG489_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.014
- Setup                         0.104
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.310
- Arrival Time                  0.287
= Slack Time                    1.022
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG489_S1 | CK ^        |          |       |   0.014 |    1.036 | 
     | clk_r_REG489_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.273 |   0.287 |    1.309 | 
     | clk_r_REG490_S2 | D ^         | DFFQX1TR | 0.000 |   0.287 |    1.310 | 
     +-----------------------------------------------------------------------+ 
Path 537: MET Setup Check with Pin clk_r_REG465_S2/CK 
Endpoint:   clk_r_REG465_S2/D (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG464_S1/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.004
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.316
- Arrival Time                  0.292
= Slack Time                    1.025
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.010
     = Beginpoint Arrival Time       0.010
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG464_S1 | CK ^        |          |       |   0.010 |    1.034 | 
     | clk_r_REG464_S1 | CK ^ -> Q v | DFFQX1TR | 0.282 |   0.292 |    1.316 | 
     | clk_r_REG465_S2 | D v         | DFFQX1TR | 0.000 |   0.292 |    1.316 | 
     +-----------------------------------------------------------------------+ 
Path 538: MET Setup Check with Pin clk_r_REG296_S2/CK 
Endpoint:   clk_r_REG296_S2/D (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG295_S1/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.010
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.323
- Arrival Time                  0.298
= Slack Time                    1.025
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.010
     = Beginpoint Arrival Time       0.010
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG295_S1 | CK ^        |          |       |   0.010 |    1.035 | 
     | clk_r_REG295_S1 | CK ^ -> Q v | DFFQX1TR | 0.288 |   0.298 |    1.323 | 
     | clk_r_REG296_S2 | D v         | DFFQX1TR | 0.000 |   0.298 |    1.323 | 
     +-----------------------------------------------------------------------+ 
Path 539: MET Setup Check with Pin clk_r_REG384_S2/CK 
Endpoint:   clk_r_REG384_S2/D (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG383_S1/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.010
- Setup                         0.086
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.324
- Arrival Time                  0.297
= Slack Time                    1.026
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.010
     = Beginpoint Arrival Time       0.010
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG383_S1 | CK ^        |          |       |   0.010 |    1.036 | 
     | clk_r_REG383_S1 | CK ^ -> Q v | DFFQX1TR | 0.287 |   0.297 |    1.324 | 
     | clk_r_REG384_S2 | D v         | DFFQX1TR | 0.000 |   0.297 |    1.324 | 
     +-----------------------------------------------------------------------+ 
Path 540: MET Setup Check with Pin clk_r_REG182_S2/CK 
Endpoint:   clk_r_REG182_S2/D (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG181_S1/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.014
- Setup                         0.085
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.329
- Arrival Time                  0.302
= Slack Time                    1.026
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG181_S1 | CK ^        |          |       |   0.014 |    1.040 | 
     | clk_r_REG181_S1 | CK ^ -> Q v | DFFQX1TR | 0.288 |   0.302 |    1.328 | 
     | clk_r_REG182_S2 | D v         | DFFQX1TR | 0.000 |   0.302 |    1.329 | 
     +-----------------------------------------------------------------------+ 
Path 541: MET Setup Check with Pin clk_r_REG46_S4/CK 
Endpoint:   clk_r_REG46_S4/D (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG44_S3/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.005
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.318
- Arrival Time                  0.291
= Slack Time                    1.027
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.005
     = Beginpoint Arrival Time       0.005
     +----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                |             |          |       |  Time   |   Time   | 
     |----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG44_S3 | CK ^        |          |       |   0.005 |    1.032 | 
     | clk_r_REG44_S3 | CK ^ -> Q v | DFFQX1TR | 0.286 |   0.291 |    1.317 | 
     | clk_r_REG46_S4 | D v         | DFFQX1TR | 0.000 |   0.291 |    1.318 | 
     +----------------------------------------------------------------------+ 
Path 542: MET Setup Check with Pin clk_r_REG164_S2/CK 
Endpoint:   clk_r_REG164_S2/D (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG163_S1/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.010
- Setup                         0.086
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.324
- Arrival Time                  0.297
= Slack Time                    1.027
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.010
     = Beginpoint Arrival Time       0.010
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG163_S1 | CK ^        |          |       |   0.010 |    1.037 | 
     | clk_r_REG163_S1 | CK ^ -> Q v | DFFQX1TR | 0.287 |   0.297 |    1.324 | 
     | clk_r_REG164_S2 | D v         | DFFQX1TR | 0.000 |   0.297 |    1.324 | 
     +-----------------------------------------------------------------------+ 
Path 543: MET Setup Check with Pin clk_r_REG289_S2/CK 
Endpoint:   clk_r_REG289_S2/D (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG288_S1/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.004
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.316
- Arrival Time                  0.289
= Slack Time                    1.027
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.004
     = Beginpoint Arrival Time       0.004
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG288_S1 | CK ^        |          |       |   0.004 |    1.031 | 
     | clk_r_REG288_S1 | CK ^ -> Q v | DFFQX1TR | 0.285 |   0.289 |    1.316 | 
     | clk_r_REG289_S2 | D v         | DFFQX1TR | 0.000 |   0.289 |    1.316 | 
     +-----------------------------------------------------------------------+ 
Path 544: MET Setup Check with Pin clk_r_REG40_S4/CK 
Endpoint:   clk_r_REG40_S4/D (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG38_S3/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.005
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.317
- Arrival Time                  0.290
= Slack Time                    1.027
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.005
     = Beginpoint Arrival Time       0.005
     +----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                |             |          |       |  Time   |   Time   | 
     |----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG38_S3 | CK ^        |          |       |   0.005 |    1.032 | 
     | clk_r_REG38_S3 | CK ^ -> Q v | DFFQX1TR | 0.285 |   0.290 |    1.317 | 
     | clk_r_REG40_S4 | D v         | DFFQX1TR | 0.000 |   0.290 |    1.317 | 
     +----------------------------------------------------------------------+ 
Path 545: MET Setup Check with Pin clk_r_REG202_S2/CK 
Endpoint:   clk_r_REG202_S2/D (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG199_S1/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.001
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.314
- Arrival Time                  0.287
= Slack Time                    1.027
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.001
     = Beginpoint Arrival Time       0.001
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG199_S1 | CK ^        |          |       |   0.001 |    1.029 | 
     | clk_r_REG199_S1 | CK ^ -> Q v | DFFQX1TR | 0.285 |   0.287 |    1.314 | 
     | clk_r_REG202_S2 | D v         | DFFQX1TR | 0.000 |   0.287 |    1.314 | 
     +-----------------------------------------------------------------------+ 
Path 546: MET Setup Check with Pin clk_r_REG334_S2/CK 
Endpoint:   clk_r_REG334_S2/D (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG331_S1/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.001
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.314
- Arrival Time                  0.287
= Slack Time                    1.027
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.001
     = Beginpoint Arrival Time       0.001
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG331_S1 | CK ^        |          |       |   0.001 |    1.029 | 
     | clk_r_REG331_S1 | CK ^ -> Q v | DFFQX1TR | 0.285 |   0.287 |    1.314 | 
     | clk_r_REG334_S2 | D v         | DFFQX1TR | 0.000 |   0.287 |    1.314 | 
     +-----------------------------------------------------------------------+ 
Path 547: MET Setup Check with Pin clk_r_REG402_S2/CK 
Endpoint:   clk_r_REG402_S2/D (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG401_S1/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.000
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.314
- Arrival Time                  0.286
= Slack Time                    1.028
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG401_S1 | CK ^        |          |       |   0.000 |    1.028 | 
     | clk_r_REG401_S1 | CK ^ -> Q v | DFFQX1TR | 0.285 |   0.286 |    1.313 | 
     | clk_r_REG402_S2 | D v         | DFFQX1TR | 0.000 |   0.286 |    1.314 | 
     +-----------------------------------------------------------------------+ 
Path 548: MET Setup Check with Pin clk_r_REG422_S2/CK 
Endpoint:   clk_r_REG422_S2/D (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG419_S1/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.001
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.314
- Arrival Time                  0.286
= Slack Time                    1.028
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.001
     = Beginpoint Arrival Time       0.001
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG419_S1 | CK ^        |          |       |   0.001 |    1.029 | 
     | clk_r_REG419_S1 | CK ^ -> Q v | DFFQX1TR | 0.285 |   0.286 |    1.314 | 
     | clk_r_REG422_S2 | D v         | DFFQX1TR | 0.000 |   0.286 |    1.314 | 
     +-----------------------------------------------------------------------+ 
Path 549: MET Setup Check with Pin clk_r_REG201_S2/CK 
Endpoint:   clk_r_REG201_S2/D (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG200_S1/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.004
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.316
- Arrival Time                  0.286
= Slack Time                    1.030
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.004
     = Beginpoint Arrival Time       0.004
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG200_S1 | CK ^        |          |       |   0.004 |    1.034 | 
     | clk_r_REG200_S1 | CK ^ -> Q v | DFFQX1TR | 0.282 |   0.286 |    1.316 | 
     | clk_r_REG201_S2 | D v         | DFFQX1TR | 0.000 |   0.286 |    1.316 | 
     +-----------------------------------------------------------------------+ 
Path 550: MET Setup Check with Pin clk_r_REG358_S2/CK 
Endpoint:   clk_r_REG358_S2/D (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG357_S1/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.000
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.314
- Arrival Time                  0.284
= Slack Time                    1.030
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.000
     = Beginpoint Arrival Time       -0.000
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG357_S1 | CK ^        |          |       |  -0.000 |    1.030 | 
     | clk_r_REG357_S1 | CK ^ -> Q v | DFFQX1TR | 0.284 |   0.283 |    1.314 | 
     | clk_r_REG358_S2 | D v         | DFFQX1TR | 0.000 |   0.284 |    1.314 | 
     +-----------------------------------------------------------------------+ 
Path 551: MET Setup Check with Pin clk_r_REG378_S2/CK 
Endpoint:   clk_r_REG378_S2/D (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG375_S1/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.001
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.315
- Arrival Time                  0.284
= Slack Time                    1.030
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.001
     = Beginpoint Arrival Time       0.001
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG375_S1 | CK ^        |          |       |   0.001 |    1.032 | 
     | clk_r_REG375_S1 | CK ^ -> Q v | DFFQX1TR | 0.283 |   0.284 |    1.315 | 
     | clk_r_REG378_S2 | D v         | DFFQX1TR | 0.000 |   0.284 |    1.315 | 
     +-----------------------------------------------------------------------+ 
Path 552: MET Setup Check with Pin clk_r_REG510_S2/CK 
Endpoint:   clk_r_REG510_S2/D (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG507_S1/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.001
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.314
- Arrival Time                  0.283
= Slack Time                    1.031
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG507_S1 | CK ^        |          |       |  -0.001 |    1.030 | 
     | clk_r_REG507_S1 | CK ^ -> Q v | DFFQX1TR | 0.283 |   0.282 |    1.314 | 
     | clk_r_REG510_S2 | D v         | DFFQX1TR | 0.000 |   0.283 |    1.314 | 
     +-----------------------------------------------------------------------+ 
Path 553: MET Setup Check with Pin clk_r_REG466_S2/CK 
Endpoint:   clk_r_REG466_S2/D (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG463_S1/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.001
- Setup                         0.086
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.315
- Arrival Time                  0.283
= Slack Time                    1.031
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.001
     = Beginpoint Arrival Time       0.001
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG463_S1 | CK ^        |          |       |   0.001 |    1.032 | 
     | clk_r_REG463_S1 | CK ^ -> Q v | DFFQX1TR | 0.282 |   0.283 |    1.314 | 
     | clk_r_REG466_S2 | D v         | DFFQX1TR | 0.000 |   0.283 |    1.315 | 
     +-----------------------------------------------------------------------+ 
Path 554: MET Setup Check with Pin clk_r_REG340_S2/CK 
Endpoint:   clk_r_REG340_S2/D (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG339_S1/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.009
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.322
- Arrival Time                  0.291
= Slack Time                    1.032
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.004
     = Beginpoint Arrival Time       0.004
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG339_S1 | CK ^        |          |       |   0.004 |    1.036 | 
     | clk_r_REG339_S1 | CK ^ -> Q v | DFFQX1TR | 0.287 |   0.291 |    1.322 | 
     | clk_r_REG340_S2 | D v         | DFFQX1TR | 0.000 |   0.291 |    1.322 | 
     +-----------------------------------------------------------------------+ 
Path 555: MET Setup Check with Pin clk_r_REG208_S2/CK 
Endpoint:   clk_r_REG208_S2/D (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG207_S1/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.010
- Setup                         0.085
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.325
- Arrival Time                  0.292
= Slack Time                    1.033
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.010
     = Beginpoint Arrival Time       0.010
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG207_S1 | CK ^        |          |       |   0.010 |    1.043 | 
     | clk_r_REG207_S1 | CK ^ -> Q v | DFFQX1TR | 0.282 |   0.292 |    1.325 | 
     | clk_r_REG208_S2 | D v         | DFFQX1TR | 0.000 |   0.292 |    1.325 | 
     +-----------------------------------------------------------------------+ 
Path 556: MET Setup Check with Pin clk_r_REG28_S4/CK 
Endpoint:   clk_r_REG28_S4/D (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG26_S3/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.005
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.318
- Arrival Time                  0.281
= Slack Time                    1.037
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.005
     = Beginpoint Arrival Time       0.005
     +----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                |             |          |       |  Time   |   Time   | 
     |----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG26_S3 | CK ^        |          |       |   0.005 |    1.042 | 
     | clk_r_REG26_S3 | CK ^ -> Q v | DFFQX1TR | 0.276 |   0.281 |    1.318 | 
     | clk_r_REG28_S4 | D v         | DFFQX1TR | 0.000 |   0.281 |    1.318 | 
     +----------------------------------------------------------------------+ 
Path 557: MET Setup Check with Pin clk_r_REG16_S4/CK 
Endpoint:   clk_r_REG16_S4/D (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG14_S3/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.005
- Setup                         0.086
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.319
- Arrival Time                  0.280
= Slack Time                    1.039
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.005
     = Beginpoint Arrival Time       0.005
     +----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                |             |          |       |  Time   |   Time   | 
     |----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG14_S3 | CK ^        |          |       |   0.005 |    1.043 | 
     | clk_r_REG14_S3 | CK ^ -> Q v | DFFQX1TR | 0.275 |   0.280 |    1.318 | 
     | clk_r_REG16_S4 | D v         | DFFQX1TR | 0.000 |   0.280 |    1.319 | 
     +----------------------------------------------------------------------+ 
Path 558: MET Setup Check with Pin clk_r_REG34_S4/CK 
Endpoint:   clk_r_REG34_S4/D (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG32_S3/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.005
- Setup                         0.086
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.319
- Arrival Time                  0.277
= Slack Time                    1.042
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.005
     = Beginpoint Arrival Time       0.005
     +----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                |             |          |       |  Time   |   Time   | 
     |----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG32_S3 | CK ^        |          |       |   0.005 |    1.047 | 
     | clk_r_REG32_S3 | CK ^ -> Q v | DFFQX1TR | 0.272 |   0.277 |    1.319 | 
     | clk_r_REG34_S4 | D v         | DFFQX1TR | 0.000 |   0.277 |    1.319 | 
     +----------------------------------------------------------------------+ 
Path 559: MET Setup Check with Pin clk_r_REG22_S4/CK 
Endpoint:   clk_r_REG22_S4/D (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG20_S3/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.005
- Setup                         0.085
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.319
- Arrival Time                  0.276
= Slack Time                    1.044
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.005
     = Beginpoint Arrival Time       0.005
     +----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                |             |          |       |  Time   |   Time   | 
     |----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG20_S3 | CK ^        |          |       |   0.005 |    1.049 | 
     | clk_r_REG20_S3 | CK ^ -> Q v | DFFQX1TR | 0.271 |   0.276 |    1.319 | 
     | clk_r_REG22_S4 | D v         | DFFQX1TR | 0.000 |   0.276 |    1.319 | 
     +----------------------------------------------------------------------+ 
Path 560: MET Setup Check with Pin clk_r_REG10_S4/CK 
Endpoint:   clk_r_REG10_S4/D (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG8_S3/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.005
- Setup                         0.085
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.319
- Arrival Time                  0.275
= Slack Time                    1.044
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.005
     = Beginpoint Arrival Time       0.005
     +----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                |             |          |       |  Time   |   Time   | 
     |----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG8_S3  | CK ^        |          |       |   0.005 |    1.049 | 
     | clk_r_REG8_S3  | CK ^ -> Q v | DFFQX1TR | 0.270 |   0.275 |    1.319 | 
     | clk_r_REG10_S4 | D v         | DFFQX1TR | 0.000 |   0.275 |    1.319 | 
     +----------------------------------------------------------------------+ 
Path 561: MET Setup Check with Pin clk_r_REG314_S2/CK 
Endpoint:   clk_r_REG314_S2/D (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG313_S1/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.014
- Setup                         0.085
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.329
- Arrival Time                  0.284
= Slack Time                    1.044
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.000
     = Beginpoint Arrival Time       -0.000
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG313_S1 | CK ^        |          |       |  -0.000 |    1.044 | 
     | clk_r_REG313_S1 | CK ^ -> Q v | DFFQX1TR | 0.284 |   0.284 |    1.329 | 
     | clk_r_REG314_S2 | D v         | DFFQX1TR | 0.000 |   0.284 |    1.329 | 
     +-----------------------------------------------------------------------+ 

