#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5ae05f2f5c50 .scope module, "test_alu" "test_alu" 2 1;
 .timescale 0 0;
v0x5ae05f321950_0 .var "op1", 7 0;
v0x5ae05f321a30_0 .var "op2", 7 0;
v0x5ae05f321af0_0 .net "r", 7 0, v0x5ae05f3213f0_0;  1 drivers
v0x5ae05f321bc0_0 .var "s", 2 0;
S_0x5ae05f2ca490 .scope module, "my_alu" "alu" 2 6, 3 3 0, S_0x5ae05f2f5c50;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "op1";
    .port_info 1 /INPUT 8 "op2";
    .port_info 2 /INPUT 3 "s";
    .port_info 3 /OUTPUT 8 "r";
v0x5ae05f321270_0 .net "op1", 7 0, v0x5ae05f321950_0;  1 drivers
v0x5ae05f321330_0 .net "op2", 7 0, v0x5ae05f321a30_0;  1 drivers
v0x5ae05f3213f0_0 .var "r", 7 0;
v0x5ae05f3214b0_0 .net "r_add", 7 0, L_0x5ae05f321dc0;  1 drivers
v0x5ae05f3215a0_0 .net "r_and", 7 0, L_0x5ae05f321e60;  1 drivers
v0x5ae05f321640_0 .net "r_fwd", 7 0, L_0x5ae05f321c90;  1 drivers
v0x5ae05f321710_0 .net "r_or", 7 0, L_0x5ae05f322110;  1 drivers
v0x5ae05f3217e0_0 .net "s", 2 0, v0x5ae05f321bc0_0;  1 drivers
E_0x5ae05f306730 .event anyedge, v0x5ae05f3217e0_0, v0x5ae05f2f6380_0, v0x5ae05f2f62e0_0;
S_0x5ae05f2ca670 .scope module, "add" "add_f" 3 10, 3 28 0, S_0x5ae05f2ca490;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "op1";
    .port_info 1 /INPUT 8 "op2";
    .port_info 2 /OUTPUT 8 "r";
v0x5ae05f2f62e0_0 .net "op1", 7 0, v0x5ae05f321950_0;  alias, 1 drivers
v0x5ae05f2f6380_0 .net "op2", 7 0, v0x5ae05f321a30_0;  alias, 1 drivers
v0x5ae05f2f6450_0 .net "r", 7 0, L_0x5ae05f321dc0;  alias, 1 drivers
L_0x5ae05f321dc0 .delay 8 (2,2,2) L_0x5ae05f321dc0/d;
L_0x5ae05f321dc0/d .arith/sum 8, v0x5ae05f321950_0, v0x5ae05f321a30_0;
S_0x5ae05f3203e0 .scope module, "and_u" "and_f" 3 11, 3 38 0, S_0x5ae05f2ca490;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "op1";
    .port_info 1 /INPUT 8 "op2";
    .port_info 2 /OUTPUT 8 "r";
L_0x5ae05f321e60/d .functor AND 8, v0x5ae05f321950_0, v0x5ae05f321a30_0, C4<11111111>, C4<11111111>;
L_0x5ae05f321e60 .delay 8 (1,1,1) L_0x5ae05f321e60/d;
v0x5ae05f320610_0 .net "op1", 7 0, v0x5ae05f321950_0;  alias, 1 drivers
v0x5ae05f3206f0_0 .net "op2", 7 0, v0x5ae05f321a30_0;  alias, 1 drivers
v0x5ae05f320790_0 .net "r", 7 0, L_0x5ae05f321e60;  alias, 1 drivers
S_0x5ae05f3208b0 .scope module, "fwd" "fwd_f" 3 9, 3 58 0, S_0x5ae05f2ca490;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "op1";
    .port_info 1 /OUTPUT 8 "r";
L_0x5ae05f321c90/d .functor BUFZ 8, v0x5ae05f321950_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x5ae05f321c90 .delay 8 (1,1,1) L_0x5ae05f321c90/d;
v0x5ae05f320ac0_0 .net "op1", 7 0, v0x5ae05f321950_0;  alias, 1 drivers
v0x5ae05f320bd0_0 .net "r", 7 0, L_0x5ae05f321c90;  alias, 1 drivers
S_0x5ae05f320d10 .scope module, "or_u" "or_f" 3 12, 3 48 0, S_0x5ae05f2ca490;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "op1";
    .port_info 1 /INPUT 8 "op2";
    .port_info 2 /OUTPUT 8 "r";
L_0x5ae05f322110/d .functor OR 8, v0x5ae05f321950_0, v0x5ae05f321a30_0, C4<00000000>, C4<00000000>;
L_0x5ae05f322110 .delay 8 (1,1,1) L_0x5ae05f322110/d;
v0x5ae05f320f40_0 .net "op1", 7 0, v0x5ae05f321950_0;  alias, 1 drivers
v0x5ae05f321020_0 .net "op2", 7 0, v0x5ae05f321a30_0;  alias, 1 drivers
v0x5ae05f321130_0 .net "r", 7 0, L_0x5ae05f322110;  alias, 1 drivers
    .scope S_0x5ae05f2ca490;
T_0 ;
    %wait E_0x5ae05f306730;
    %load/vec4 v0x5ae05f3217e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %jmp T_0.4;
T_0.0 ;
    %load/vec4 v0x5ae05f321640_0;
    %store/vec4 v0x5ae05f3213f0_0, 0, 8;
    %jmp T_0.4;
T_0.1 ;
    %load/vec4 v0x5ae05f3214b0_0;
    %store/vec4 v0x5ae05f3213f0_0, 0, 8;
    %jmp T_0.4;
T_0.2 ;
    %load/vec4 v0x5ae05f3215a0_0;
    %store/vec4 v0x5ae05f3213f0_0, 0, 8;
    %jmp T_0.4;
T_0.3 ;
    %load/vec4 v0x5ae05f321710_0;
    %store/vec4 v0x5ae05f3213f0_0, 0, 8;
    %jmp T_0.4;
T_0.4 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x5ae05f2f5c50;
T_1 ;
    %delay 5, 0;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v0x5ae05f321950_0, 0, 8;
    %pushi/vec4 6, 0, 8;
    %store/vec4 v0x5ae05f321a30_0, 0, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5ae05f321bc0_0, 0, 3;
    %delay 10, 0;
    %pushi/vec4 10, 0, 8;
    %store/vec4 v0x5ae05f321950_0, 0, 8;
    %pushi/vec4 12, 0, 8;
    %store/vec4 v0x5ae05f321a30_0, 0, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5ae05f321bc0_0, 0, 3;
    %delay 10, 0;
    %pushi/vec4 15, 0, 8;
    %store/vec4 v0x5ae05f321950_0, 0, 8;
    %pushi/vec4 13, 0, 8;
    %store/vec4 v0x5ae05f321a30_0, 0, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5ae05f321bc0_0, 0, 3;
    %delay 30, 0;
    %end;
    .thread T_1;
    .scope S_0x5ae05f2f5c50;
T_2 ;
    %wait E_0x5ae05f306730;
    %vpi_call 2 27 "$display", "%d %d %3b %d", v0x5ae05f321950_0, v0x5ae05f321a30_0, v0x5ae05f321bc0_0, v0x5ae05f321af0_0 {0 0 0};
    %jmp T_2;
    .thread T_2, $push;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "test_alu.v";
    "alu.v";
